|top
sys_clk => sys_clk.IN1
sys_rstn => sys_rstn.IN1
key[0] => key[0].IN1
key[1] => key[1].IN1
key[2] => key[2].IN1
key[3] => key[3].IN1
led[0] << led_top:u_led_top.led
led[1] << led_top:u_led_top.led
led[2] << fifo_top:u_fifo_top.fifo_state
led[3] << ram_top:u_ram_top.ram_state


|top|clock_tree:u_clock_tree
sys_clk => sys_clk.IN2
sys_rstn => pll_rstn.IN1
sys_rstn => pll_locked_cnt[0].ACLR
sys_rstn => pll_locked_cnt[1].PRESET
sys_rstn => pll_locked_cnt[2].ACLR
sys_rstn => pll_locked_cnt[3].PRESET
sys_rstn => pll_locked~reg0.ACLR
sys_rstn => pll_locked_d.ACLR
clk_50m <= pll0:pll0_inst.c0
clk_25m <= pll1:pll1_inst.c0
pll_locked <= pll_locked~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|clock_tree:u_clock_tree|pll0:pll0_inst
areset => areset.IN1
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|top|clock_tree:u_clock_tree|pll0:pll0_inst|altpll:altpll_component
inclk[0] => pll0_altpll:auto_generated.inclk[0]
inclk[1] => pll0_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll0_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll0_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|top|clock_tree:u_clock_tree|pll0:pll0_inst|altpll:altpll_component|pll0_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|top|clock_tree:u_clock_tree|pll1:pll1_inst
areset => areset.IN1
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|top|clock_tree:u_clock_tree|pll1:pll1_inst|altpll:altpll_component
inclk[0] => pll1_altpll:auto_generated.inclk[0]
inclk[1] => pll1_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll1_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll1_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|top|clock_tree:u_clock_tree|pll1:pll1_inst|altpll:altpll_component|pll1_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top
clk_25m => clk_25m.IN3
clk_50m => clk_50m.IN3
rstn => ram_enable.IN0
key_press => ram_enable.IN1
ram_state <= ram_data_check:u_ram_data_check.ram_data_error


|top|ram_top:u_ram_top|ram_rd:u_ram_rd
clk => ram_rd_addr[0]~reg0.CLK
clk => ram_rd_addr[1]~reg0.CLK
clk => ram_rd_addr[2]~reg0.CLK
clk => ram_rd_addr[3]~reg0.CLK
clk => ram_rd_addr[4]~reg0.CLK
clk => ram_rd_cnt[0].CLK
clk => ram_rd_cnt[1].CLK
clk => ram_rd_cnt[2].CLK
clk => ram_rd_cnt[3].CLK
clk => ram_rd_cnt[4].CLK
clk => ram_rd_cnt[5].CLK
rstn => ram_rd_en.IN1
rstn => ram_rd_addr[0]~reg0.ACLR
rstn => ram_rd_addr[1]~reg0.ACLR
rstn => ram_rd_addr[2]~reg0.ACLR
rstn => ram_rd_addr[3]~reg0.ACLR
rstn => ram_rd_addr[4]~reg0.ACLR
rstn => ram_rd_cnt[0].ACLR
rstn => ram_rd_cnt[1].ACLR
rstn => ram_rd_cnt[2].ACLR
rstn => ram_rd_cnt[3].ACLR
rstn => ram_rd_cnt[4].ACLR
rstn => ram_rd_cnt[5].ACLR
ram_rd_en <= ram_rd_en.DB_MAX_OUTPUT_PORT_TYPE
ram_rd_addr[0] <= ram_rd_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_rd_addr[1] <= ram_rd_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_rd_addr[2] <= ram_rd_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_rd_addr[3] <= ram_rd_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_rd_addr[4] <= ram_rd_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_rd_data[0] => ~NO_FANOUT~
ram_rd_data[1] => ~NO_FANOUT~
ram_rd_data[2] => ~NO_FANOUT~
ram_rd_data[3] => ~NO_FANOUT~
ram_rd_data[4] => ~NO_FANOUT~
ram_rd_data[5] => ~NO_FANOUT~
ram_rd_data[6] => ~NO_FANOUT~
ram_rd_data[7] => ~NO_FANOUT~


|top|ram_top:u_ram_top|ram_wr:u_ram_wr
clk => ram_wr_addr[0]~reg0.CLK
clk => ram_wr_addr[1]~reg0.CLK
clk => ram_wr_addr[2]~reg0.CLK
clk => ram_wr_addr[3]~reg0.CLK
clk => ram_wr_addr[4]~reg0.CLK
clk => ram_wr_data[0]~reg0.CLK
clk => ram_wr_data[1]~reg0.CLK
clk => ram_wr_data[2]~reg0.CLK
clk => ram_wr_data[3]~reg0.CLK
clk => ram_wr_data[4]~reg0.CLK
clk => ram_wr_data[5]~reg0.CLK
clk => ram_wr_data[6]~reg0.CLK
clk => ram_wr_data[7]~reg0.CLK
clk => ram_wr_cnt[0].CLK
clk => ram_wr_cnt[1].CLK
clk => ram_wr_cnt[2].CLK
clk => ram_wr_cnt[3].CLK
clk => ram_wr_cnt[4].CLK
clk => ram_wr_cnt[5].CLK
rstn => ram_wr_en.IN1
rstn => ram_wr_data[0]~reg0.ACLR
rstn => ram_wr_data[1]~reg0.ACLR
rstn => ram_wr_data[2]~reg0.ACLR
rstn => ram_wr_data[3]~reg0.ACLR
rstn => ram_wr_data[4]~reg0.ACLR
rstn => ram_wr_data[5]~reg0.ACLR
rstn => ram_wr_data[6]~reg0.ACLR
rstn => ram_wr_data[7]~reg0.ACLR
rstn => ram_wr_addr[0]~reg0.ACLR
rstn => ram_wr_addr[1]~reg0.ACLR
rstn => ram_wr_addr[2]~reg0.ACLR
rstn => ram_wr_addr[3]~reg0.ACLR
rstn => ram_wr_addr[4]~reg0.ACLR
rstn => ram_wr_cnt[0].ACLR
rstn => ram_wr_cnt[1].ACLR
rstn => ram_wr_cnt[2].ACLR
rstn => ram_wr_cnt[3].ACLR
rstn => ram_wr_cnt[4].ACLR
rstn => ram_wr_cnt[5].ACLR
ram_wr_en <= ram_wr_en.DB_MAX_OUTPUT_PORT_TYPE
ram_wr_addr[0] <= ram_wr_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_wr_addr[1] <= ram_wr_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_wr_addr[2] <= ram_wr_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_wr_addr[3] <= ram_wr_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_wr_addr[4] <= ram_wr_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_wr_data[0] <= ram_wr_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_wr_data[1] <= ram_wr_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_wr_data[2] <= ram_wr_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_wr_data[3] <= ram_wr_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_wr_data[4] <= ram_wr_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_wr_data[5] <= ram_wr_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_wr_data[6] <= ram_wr_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ram_wr_data[7] <= ram_wr_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|ram0_2port:ram0_2port_inst
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdaddress[0] => rdaddress[0].IN1
rdaddress[1] => rdaddress[1].IN1
rdaddress[2] => rdaddress[2].IN1
rdaddress[3] => rdaddress[3].IN1
rdaddress[4] => rdaddress[4].IN1
rdclock => rdclock.IN1
rden => rden.IN1
wraddress[0] => wraddress[0].IN1
wraddress[1] => wraddress[1].IN1
wraddress[2] => wraddress[2].IN1
wraddress[3] => wraddress[3].IN1
wraddress[4] => wraddress[4].IN1
wrclock => wrclock.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|top|ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component
wren_a => altsyncram_9vm1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => altsyncram_9vm1:auto_generated.rden_b
data_a[0] => altsyncram_9vm1:auto_generated.data_a[0]
data_a[1] => altsyncram_9vm1:auto_generated.data_a[1]
data_a[2] => altsyncram_9vm1:auto_generated.data_a[2]
data_a[3] => altsyncram_9vm1:auto_generated.data_a[3]
data_a[4] => altsyncram_9vm1:auto_generated.data_a[4]
data_a[5] => altsyncram_9vm1:auto_generated.data_a[5]
data_a[6] => altsyncram_9vm1:auto_generated.data_a[6]
data_a[7] => altsyncram_9vm1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_9vm1:auto_generated.address_a[0]
address_a[1] => altsyncram_9vm1:auto_generated.address_a[1]
address_a[2] => altsyncram_9vm1:auto_generated.address_a[2]
address_a[3] => altsyncram_9vm1:auto_generated.address_a[3]
address_a[4] => altsyncram_9vm1:auto_generated.address_a[4]
address_b[0] => altsyncram_9vm1:auto_generated.address_b[0]
address_b[1] => altsyncram_9vm1:auto_generated.address_b[1]
address_b[2] => altsyncram_9vm1:auto_generated.address_b[2]
address_b[3] => altsyncram_9vm1:auto_generated.address_b[3]
address_b[4] => altsyncram_9vm1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_9vm1:auto_generated.clock0
clock1 => altsyncram_9vm1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_b[0] <= altsyncram_9vm1:auto_generated.q_b[0]
q_b[1] <= altsyncram_9vm1:auto_generated.q_b[1]
q_b[2] <= altsyncram_9vm1:auto_generated.q_b[2]
q_b[3] <= altsyncram_9vm1:auto_generated.q_b[3]
q_b[4] <= altsyncram_9vm1:auto_generated.q_b[4]
q_b[5] <= altsyncram_9vm1:auto_generated.q_b[5]
q_b[6] <= altsyncram_9vm1:auto_generated.q_b[6]
q_b[7] <= altsyncram_9vm1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|ram_top:u_ram_top|ram0_2port:ram0_2port_inst|altsyncram:altsyncram_component|altsyncram_9vm1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|top|ram_top:u_ram_top|ram_data_check:u_ram_data_check
clk => clk.IN1
rstn => rstn.IN1
ram_rd_en => always1.IN1
ram_rd_en => always3.IN1
ram_rd_addr[0] => ~NO_FANOUT~
ram_rd_addr[1] => ~NO_FANOUT~
ram_rd_addr[2] => ~NO_FANOUT~
ram_rd_addr[3] => ~NO_FANOUT~
ram_rd_addr[4] => ~NO_FANOUT~
ram_rd_data[0] => Equal1.IN7
ram_rd_data[1] => Equal1.IN6
ram_rd_data[2] => Equal1.IN5
ram_rd_data[3] => Equal1.IN4
ram_rd_data[4] => Equal1.IN3
ram_rd_data[5] => Equal1.IN2
ram_rd_data[6] => Equal1.IN1
ram_rd_data[7] => Equal1.IN0
ram_data_error <= ram_data_error~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|ram_data_check:u_ram_data_check|sync_ff:u_sync_ff
clk => Y[0]~reg0.CLK
clk => Y[1]~reg0.CLK
clk => Y[2]~reg0.CLK
clk => Y[3]~reg0.CLK
clk => Y[4]~reg0.CLK
clk => Y[5]~reg0.CLK
clk => Y[6]~reg0.CLK
clk => Y[7]~reg0.CLK
rstn => Y[0]~reg0.ACLR
rstn => Y[1]~reg0.ACLR
rstn => Y[2]~reg0.ACLR
rstn => Y[3]~reg0.ACLR
rstn => Y[4]~reg0.ACLR
rstn => Y[5]~reg0.ACLR
rstn => Y[6]~reg0.ACLR
rstn => Y[7]~reg0.ACLR
A[0] => Y[0]~reg0.DATAIN
A[1] => Y[1]~reg0.DATAIN
A[2] => Y[2]~reg0.DATAIN
A[3] => Y[3]~reg0.DATAIN
A[4] => Y[4]~reg0.DATAIN
A[5] => Y[5]~reg0.DATAIN
A[6] => Y[6]~reg0.DATAIN
A[7] => Y[7]~reg0.DATAIN
Y[0] <= Y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram
acq_clk => acq_clk.IN1
acq_data_in[0] => acq_data_in[0].IN1
acq_data_in[1] => acq_data_in[1].IN1
acq_data_in[2] => acq_data_in[2].IN1
acq_data_in[3] => acq_data_in[3].IN1
acq_data_in[4] => acq_data_in[4].IN1
acq_data_in[5] => acq_data_in[5].IN1
acq_data_in[6] => acq_data_in[6].IN1
acq_data_in[7] => acq_data_in[7].IN1
acq_data_in[8] => acq_data_in[8].IN1
acq_data_in[9] => acq_data_in[9].IN1
acq_data_in[10] => acq_data_in[10].IN1
acq_data_in[11] => acq_data_in[11].IN1
acq_data_in[12] => acq_data_in[12].IN1
acq_data_in[13] => acq_data_in[13].IN1
acq_data_in[14] => acq_data_in[14].IN1
acq_data_in[15] => acq_data_in[15].IN1
acq_data_in[16] => acq_data_in[16].IN1
acq_data_in[17] => acq_data_in[17].IN1
acq_data_in[18] => acq_data_in[18].IN1
acq_data_in[19] => acq_data_in[19].IN1
acq_data_in[20] => acq_data_in[20].IN1
acq_data_in[21] => acq_data_in[21].IN1
acq_data_in[22] => acq_data_in[22].IN1
acq_data_in[23] => acq_data_in[23].IN1
acq_data_in[24] => acq_data_in[24].IN1
acq_data_in[25] => acq_data_in[25].IN1
acq_data_in[26] => acq_data_in[26].IN1
acq_data_in[27] => acq_data_in[27].IN1
acq_data_in[28] => acq_data_in[28].IN1
acq_data_in[29] => acq_data_in[29].IN1
acq_data_in[30] => acq_data_in[30].IN1
acq_data_in[31] => acq_data_in[31].IN1
acq_data_in[32] => acq_data_in[32].IN1
acq_data_in[33] => acq_data_in[33].IN1
acq_data_in[34] => acq_data_in[34].IN1
acq_data_in[35] => acq_data_in[35].IN1
acq_data_in[36] => acq_data_in[36].IN1
acq_data_in[37] => acq_data_in[37].IN1
acq_data_in[38] => acq_data_in[38].IN1
acq_data_in[39] => acq_data_in[39].IN1
acq_data_in[40] => acq_data_in[40].IN1
acq_data_in[41] => acq_data_in[41].IN1
acq_data_in[42] => acq_data_in[42].IN1
acq_data_in[43] => acq_data_in[43].IN1
acq_data_in[44] => acq_data_in[44].IN1
acq_data_in[45] => acq_data_in[45].IN1
acq_data_in[46] => acq_data_in[46].IN1
acq_data_in[47] => acq_data_in[47].IN1
acq_data_in[48] => acq_data_in[48].IN1
acq_data_in[49] => acq_data_in[49].IN1
acq_data_in[50] => acq_data_in[50].IN1
acq_data_in[51] => acq_data_in[51].IN1
acq_data_in[52] => acq_data_in[52].IN1
acq_data_in[53] => acq_data_in[53].IN1
acq_data_in[54] => acq_data_in[54].IN1
acq_data_in[55] => acq_data_in[55].IN1
acq_data_in[56] => acq_data_in[56].IN1
acq_data_in[57] => acq_data_in[57].IN1
acq_data_in[58] => acq_data_in[58].IN1
acq_data_in[59] => acq_data_in[59].IN1
acq_data_in[60] => acq_data_in[60].IN1
acq_data_in[61] => acq_data_in[61].IN1
acq_data_in[62] => acq_data_in[62].IN1
acq_data_in[63] => acq_data_in[63].IN1
acq_trigger_in[0] => acq_trigger_in[0].IN1
acq_trigger_in[1] => acq_trigger_in[1].IN1
acq_trigger_in[2] => acq_trigger_in[2].IN1
acq_trigger_in[3] => acq_trigger_in[3].IN1
acq_trigger_in[4] => acq_trigger_in[4].IN1
acq_trigger_in[5] => acq_trigger_in[5].IN1
acq_trigger_in[6] => acq_trigger_in[6].IN1
acq_trigger_in[7] => acq_trigger_in[7].IN1
acq_trigger_in[8] => acq_trigger_in[8].IN1
acq_trigger_in[9] => acq_trigger_in[9].IN1
acq_trigger_in[10] => acq_trigger_in[10].IN1
acq_trigger_in[11] => acq_trigger_in[11].IN1
acq_trigger_in[12] => acq_trigger_in[12].IN1
acq_trigger_in[13] => acq_trigger_in[13].IN1
acq_trigger_in[14] => acq_trigger_in[14].IN1
acq_trigger_in[15] => acq_trigger_in[15].IN1
acq_trigger_in[16] => acq_trigger_in[16].IN1
acq_trigger_in[17] => acq_trigger_in[17].IN1
acq_trigger_in[18] => acq_trigger_in[18].IN1
acq_trigger_in[19] => acq_trigger_in[19].IN1
acq_trigger_in[20] => acq_trigger_in[20].IN1
acq_trigger_in[21] => acq_trigger_in[21].IN1
acq_trigger_in[22] => acq_trigger_in[22].IN1
acq_trigger_in[23] => acq_trigger_in[23].IN1
acq_trigger_in[24] => acq_trigger_in[24].IN1
acq_trigger_in[25] => acq_trigger_in[25].IN1
acq_trigger_in[26] => acq_trigger_in[26].IN1
acq_trigger_in[27] => acq_trigger_in[27].IN1
acq_trigger_in[28] => acq_trigger_in[28].IN1
acq_trigger_in[29] => acq_trigger_in[29].IN1
acq_trigger_in[30] => acq_trigger_in[30].IN1
acq_trigger_in[31] => acq_trigger_in[31].IN1
acq_trigger_in[32] => acq_trigger_in[32].IN1
acq_trigger_in[33] => acq_trigger_in[33].IN1
acq_trigger_in[34] => acq_trigger_in[34].IN1
acq_trigger_in[35] => acq_trigger_in[35].IN1
acq_trigger_in[36] => acq_trigger_in[36].IN1
acq_trigger_in[37] => acq_trigger_in[37].IN1
acq_trigger_in[38] => acq_trigger_in[38].IN1
acq_trigger_in[39] => acq_trigger_in[39].IN1
acq_trigger_in[40] => acq_trigger_in[40].IN1
acq_trigger_in[41] => acq_trigger_in[41].IN1
acq_trigger_in[42] => acq_trigger_in[42].IN1
acq_trigger_in[43] => acq_trigger_in[43].IN1
acq_trigger_in[44] => acq_trigger_in[44].IN1
acq_trigger_in[45] => acq_trigger_in[45].IN1
acq_trigger_in[46] => acq_trigger_in[46].IN1
acq_trigger_in[47] => acq_trigger_in[47].IN1
acq_trigger_in[48] => acq_trigger_in[48].IN1
acq_trigger_in[49] => acq_trigger_in[49].IN1
acq_trigger_in[50] => acq_trigger_in[50].IN1
acq_trigger_in[51] => acq_trigger_in[51].IN1
acq_trigger_in[52] => acq_trigger_in[52].IN1
acq_trigger_in[53] => acq_trigger_in[53].IN1
acq_trigger_in[54] => acq_trigger_in[54].IN1
acq_trigger_in[55] => acq_trigger_in[55].IN1
acq_trigger_in[56] => acq_trigger_in[56].IN1
acq_trigger_in[57] => acq_trigger_in[57].IN1
acq_trigger_in[58] => acq_trigger_in[58].IN1
acq_trigger_in[59] => acq_trigger_in[59].IN1
acq_trigger_in[60] => acq_trigger_in[60].IN1
acq_trigger_in[61] => acq_trigger_in[61].IN1
acq_trigger_in[62] => acq_trigger_in[62].IN1
acq_trigger_in[63] => acq_trigger_in[63].IN1


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component
acq_clk => sld_signaltap_impl:sld_signaltap_body.acq_clk
acq_clk => acq_trigger_in_reg[0].CLK
acq_clk => acq_trigger_in_reg[1].CLK
acq_clk => acq_trigger_in_reg[2].CLK
acq_clk => acq_trigger_in_reg[3].CLK
acq_clk => acq_trigger_in_reg[4].CLK
acq_clk => acq_trigger_in_reg[5].CLK
acq_clk => acq_trigger_in_reg[6].CLK
acq_clk => acq_trigger_in_reg[7].CLK
acq_clk => acq_trigger_in_reg[8].CLK
acq_clk => acq_trigger_in_reg[9].CLK
acq_clk => acq_trigger_in_reg[10].CLK
acq_clk => acq_trigger_in_reg[11].CLK
acq_clk => acq_trigger_in_reg[12].CLK
acq_clk => acq_trigger_in_reg[13].CLK
acq_clk => acq_trigger_in_reg[14].CLK
acq_clk => acq_trigger_in_reg[15].CLK
acq_clk => acq_trigger_in_reg[16].CLK
acq_clk => acq_trigger_in_reg[17].CLK
acq_clk => acq_trigger_in_reg[18].CLK
acq_clk => acq_trigger_in_reg[19].CLK
acq_clk => acq_trigger_in_reg[20].CLK
acq_clk => acq_trigger_in_reg[21].CLK
acq_clk => acq_trigger_in_reg[22].CLK
acq_clk => acq_trigger_in_reg[23].CLK
acq_clk => acq_trigger_in_reg[24].CLK
acq_clk => acq_trigger_in_reg[25].CLK
acq_clk => acq_trigger_in_reg[26].CLK
acq_clk => acq_trigger_in_reg[27].CLK
acq_clk => acq_trigger_in_reg[28].CLK
acq_clk => acq_trigger_in_reg[29].CLK
acq_clk => acq_trigger_in_reg[30].CLK
acq_clk => acq_trigger_in_reg[31].CLK
acq_clk => acq_trigger_in_reg[32].CLK
acq_clk => acq_trigger_in_reg[33].CLK
acq_clk => acq_trigger_in_reg[34].CLK
acq_clk => acq_trigger_in_reg[35].CLK
acq_clk => acq_trigger_in_reg[36].CLK
acq_clk => acq_trigger_in_reg[37].CLK
acq_clk => acq_trigger_in_reg[38].CLK
acq_clk => acq_trigger_in_reg[39].CLK
acq_clk => acq_trigger_in_reg[40].CLK
acq_clk => acq_trigger_in_reg[41].CLK
acq_clk => acq_trigger_in_reg[42].CLK
acq_clk => acq_trigger_in_reg[43].CLK
acq_clk => acq_trigger_in_reg[44].CLK
acq_clk => acq_trigger_in_reg[45].CLK
acq_clk => acq_trigger_in_reg[46].CLK
acq_clk => acq_trigger_in_reg[47].CLK
acq_clk => acq_trigger_in_reg[48].CLK
acq_clk => acq_trigger_in_reg[49].CLK
acq_clk => acq_trigger_in_reg[50].CLK
acq_clk => acq_trigger_in_reg[51].CLK
acq_clk => acq_trigger_in_reg[52].CLK
acq_clk => acq_trigger_in_reg[53].CLK
acq_clk => acq_trigger_in_reg[54].CLK
acq_clk => acq_trigger_in_reg[55].CLK
acq_clk => acq_trigger_in_reg[56].CLK
acq_clk => acq_trigger_in_reg[57].CLK
acq_clk => acq_trigger_in_reg[58].CLK
acq_clk => acq_trigger_in_reg[59].CLK
acq_clk => acq_trigger_in_reg[60].CLK
acq_clk => acq_trigger_in_reg[61].CLK
acq_clk => acq_trigger_in_reg[62].CLK
acq_clk => acq_trigger_in_reg[63].CLK
acq_clk => acq_data_in_reg[0].CLK
acq_clk => acq_data_in_reg[1].CLK
acq_clk => acq_data_in_reg[2].CLK
acq_clk => acq_data_in_reg[3].CLK
acq_clk => acq_data_in_reg[4].CLK
acq_clk => acq_data_in_reg[5].CLK
acq_clk => acq_data_in_reg[6].CLK
acq_clk => acq_data_in_reg[7].CLK
acq_clk => acq_data_in_reg[8].CLK
acq_clk => acq_data_in_reg[9].CLK
acq_clk => acq_data_in_reg[10].CLK
acq_clk => acq_data_in_reg[11].CLK
acq_clk => acq_data_in_reg[12].CLK
acq_clk => acq_data_in_reg[13].CLK
acq_clk => acq_data_in_reg[14].CLK
acq_clk => acq_data_in_reg[15].CLK
acq_clk => acq_data_in_reg[16].CLK
acq_clk => acq_data_in_reg[17].CLK
acq_clk => acq_data_in_reg[18].CLK
acq_clk => acq_data_in_reg[19].CLK
acq_clk => acq_data_in_reg[20].CLK
acq_clk => acq_data_in_reg[21].CLK
acq_clk => acq_data_in_reg[22].CLK
acq_clk => acq_data_in_reg[23].CLK
acq_clk => acq_data_in_reg[24].CLK
acq_clk => acq_data_in_reg[25].CLK
acq_clk => acq_data_in_reg[26].CLK
acq_clk => acq_data_in_reg[27].CLK
acq_clk => acq_data_in_reg[28].CLK
acq_clk => acq_data_in_reg[29].CLK
acq_clk => acq_data_in_reg[30].CLK
acq_clk => acq_data_in_reg[31].CLK
acq_clk => acq_data_in_reg[32].CLK
acq_clk => acq_data_in_reg[33].CLK
acq_clk => acq_data_in_reg[34].CLK
acq_clk => acq_data_in_reg[35].CLK
acq_clk => acq_data_in_reg[36].CLK
acq_clk => acq_data_in_reg[37].CLK
acq_clk => acq_data_in_reg[38].CLK
acq_clk => acq_data_in_reg[39].CLK
acq_clk => acq_data_in_reg[40].CLK
acq_clk => acq_data_in_reg[41].CLK
acq_clk => acq_data_in_reg[42].CLK
acq_clk => acq_data_in_reg[43].CLK
acq_clk => acq_data_in_reg[44].CLK
acq_clk => acq_data_in_reg[45].CLK
acq_clk => acq_data_in_reg[46].CLK
acq_clk => acq_data_in_reg[47].CLK
acq_clk => acq_data_in_reg[48].CLK
acq_clk => acq_data_in_reg[49].CLK
acq_clk => acq_data_in_reg[50].CLK
acq_clk => acq_data_in_reg[51].CLK
acq_clk => acq_data_in_reg[52].CLK
acq_clk => acq_data_in_reg[53].CLK
acq_clk => acq_data_in_reg[54].CLK
acq_clk => acq_data_in_reg[55].CLK
acq_clk => acq_data_in_reg[56].CLK
acq_clk => acq_data_in_reg[57].CLK
acq_clk => acq_data_in_reg[58].CLK
acq_clk => acq_data_in_reg[59].CLK
acq_clk => acq_data_in_reg[60].CLK
acq_clk => acq_data_in_reg[61].CLK
acq_clk => acq_data_in_reg[62].CLK
acq_clk => acq_data_in_reg[63].CLK
acq_data_in[0] => acq_data_in_reg[0].DATAIN
acq_data_in[1] => acq_data_in_reg[1].DATAIN
acq_data_in[2] => acq_data_in_reg[2].DATAIN
acq_data_in[3] => acq_data_in_reg[3].DATAIN
acq_data_in[4] => acq_data_in_reg[4].DATAIN
acq_data_in[5] => acq_data_in_reg[5].DATAIN
acq_data_in[6] => acq_data_in_reg[6].DATAIN
acq_data_in[7] => acq_data_in_reg[7].DATAIN
acq_data_in[8] => acq_data_in_reg[8].DATAIN
acq_data_in[9] => acq_data_in_reg[9].DATAIN
acq_data_in[10] => acq_data_in_reg[10].DATAIN
acq_data_in[11] => acq_data_in_reg[11].DATAIN
acq_data_in[12] => acq_data_in_reg[12].DATAIN
acq_data_in[13] => acq_data_in_reg[13].DATAIN
acq_data_in[14] => acq_data_in_reg[14].DATAIN
acq_data_in[15] => acq_data_in_reg[15].DATAIN
acq_data_in[16] => acq_data_in_reg[16].DATAIN
acq_data_in[17] => acq_data_in_reg[17].DATAIN
acq_data_in[18] => acq_data_in_reg[18].DATAIN
acq_data_in[19] => acq_data_in_reg[19].DATAIN
acq_data_in[20] => acq_data_in_reg[20].DATAIN
acq_data_in[21] => acq_data_in_reg[21].DATAIN
acq_data_in[22] => acq_data_in_reg[22].DATAIN
acq_data_in[23] => acq_data_in_reg[23].DATAIN
acq_data_in[24] => acq_data_in_reg[24].DATAIN
acq_data_in[25] => acq_data_in_reg[25].DATAIN
acq_data_in[26] => acq_data_in_reg[26].DATAIN
acq_data_in[27] => acq_data_in_reg[27].DATAIN
acq_data_in[28] => acq_data_in_reg[28].DATAIN
acq_data_in[29] => acq_data_in_reg[29].DATAIN
acq_data_in[30] => acq_data_in_reg[30].DATAIN
acq_data_in[31] => acq_data_in_reg[31].DATAIN
acq_data_in[32] => acq_data_in_reg[32].DATAIN
acq_data_in[33] => acq_data_in_reg[33].DATAIN
acq_data_in[34] => acq_data_in_reg[34].DATAIN
acq_data_in[35] => acq_data_in_reg[35].DATAIN
acq_data_in[36] => acq_data_in_reg[36].DATAIN
acq_data_in[37] => acq_data_in_reg[37].DATAIN
acq_data_in[38] => acq_data_in_reg[38].DATAIN
acq_data_in[39] => acq_data_in_reg[39].DATAIN
acq_data_in[40] => acq_data_in_reg[40].DATAIN
acq_data_in[41] => acq_data_in_reg[41].DATAIN
acq_data_in[42] => acq_data_in_reg[42].DATAIN
acq_data_in[43] => acq_data_in_reg[43].DATAIN
acq_data_in[44] => acq_data_in_reg[44].DATAIN
acq_data_in[45] => acq_data_in_reg[45].DATAIN
acq_data_in[46] => acq_data_in_reg[46].DATAIN
acq_data_in[47] => acq_data_in_reg[47].DATAIN
acq_data_in[48] => acq_data_in_reg[48].DATAIN
acq_data_in[49] => acq_data_in_reg[49].DATAIN
acq_data_in[50] => acq_data_in_reg[50].DATAIN
acq_data_in[51] => acq_data_in_reg[51].DATAIN
acq_data_in[52] => acq_data_in_reg[52].DATAIN
acq_data_in[53] => acq_data_in_reg[53].DATAIN
acq_data_in[54] => acq_data_in_reg[54].DATAIN
acq_data_in[55] => acq_data_in_reg[55].DATAIN
acq_data_in[56] => acq_data_in_reg[56].DATAIN
acq_data_in[57] => acq_data_in_reg[57].DATAIN
acq_data_in[58] => acq_data_in_reg[58].DATAIN
acq_data_in[59] => acq_data_in_reg[59].DATAIN
acq_data_in[60] => acq_data_in_reg[60].DATAIN
acq_data_in[61] => acq_data_in_reg[61].DATAIN
acq_data_in[62] => acq_data_in_reg[62].DATAIN
acq_data_in[63] => acq_data_in_reg[63].DATAIN
acq_trigger_in[0] => acq_trigger_in_reg[0].DATAIN
acq_trigger_in[1] => acq_trigger_in_reg[1].DATAIN
acq_trigger_in[2] => acq_trigger_in_reg[2].DATAIN
acq_trigger_in[3] => acq_trigger_in_reg[3].DATAIN
acq_trigger_in[4] => acq_trigger_in_reg[4].DATAIN
acq_trigger_in[5] => acq_trigger_in_reg[5].DATAIN
acq_trigger_in[6] => acq_trigger_in_reg[6].DATAIN
acq_trigger_in[7] => acq_trigger_in_reg[7].DATAIN
acq_trigger_in[8] => acq_trigger_in_reg[8].DATAIN
acq_trigger_in[9] => acq_trigger_in_reg[9].DATAIN
acq_trigger_in[10] => acq_trigger_in_reg[10].DATAIN
acq_trigger_in[11] => acq_trigger_in_reg[11].DATAIN
acq_trigger_in[12] => acq_trigger_in_reg[12].DATAIN
acq_trigger_in[13] => acq_trigger_in_reg[13].DATAIN
acq_trigger_in[14] => acq_trigger_in_reg[14].DATAIN
acq_trigger_in[15] => acq_trigger_in_reg[15].DATAIN
acq_trigger_in[16] => acq_trigger_in_reg[16].DATAIN
acq_trigger_in[17] => acq_trigger_in_reg[17].DATAIN
acq_trigger_in[18] => acq_trigger_in_reg[18].DATAIN
acq_trigger_in[19] => acq_trigger_in_reg[19].DATAIN
acq_trigger_in[20] => acq_trigger_in_reg[20].DATAIN
acq_trigger_in[21] => acq_trigger_in_reg[21].DATAIN
acq_trigger_in[22] => acq_trigger_in_reg[22].DATAIN
acq_trigger_in[23] => acq_trigger_in_reg[23].DATAIN
acq_trigger_in[24] => acq_trigger_in_reg[24].DATAIN
acq_trigger_in[25] => acq_trigger_in_reg[25].DATAIN
acq_trigger_in[26] => acq_trigger_in_reg[26].DATAIN
acq_trigger_in[27] => acq_trigger_in_reg[27].DATAIN
acq_trigger_in[28] => acq_trigger_in_reg[28].DATAIN
acq_trigger_in[29] => acq_trigger_in_reg[29].DATAIN
acq_trigger_in[30] => acq_trigger_in_reg[30].DATAIN
acq_trigger_in[31] => acq_trigger_in_reg[31].DATAIN
acq_trigger_in[32] => acq_trigger_in_reg[32].DATAIN
acq_trigger_in[33] => acq_trigger_in_reg[33].DATAIN
acq_trigger_in[34] => acq_trigger_in_reg[34].DATAIN
acq_trigger_in[35] => acq_trigger_in_reg[35].DATAIN
acq_trigger_in[36] => acq_trigger_in_reg[36].DATAIN
acq_trigger_in[37] => acq_trigger_in_reg[37].DATAIN
acq_trigger_in[38] => acq_trigger_in_reg[38].DATAIN
acq_trigger_in[39] => acq_trigger_in_reg[39].DATAIN
acq_trigger_in[40] => acq_trigger_in_reg[40].DATAIN
acq_trigger_in[41] => acq_trigger_in_reg[41].DATAIN
acq_trigger_in[42] => acq_trigger_in_reg[42].DATAIN
acq_trigger_in[43] => acq_trigger_in_reg[43].DATAIN
acq_trigger_in[44] => acq_trigger_in_reg[44].DATAIN
acq_trigger_in[45] => acq_trigger_in_reg[45].DATAIN
acq_trigger_in[46] => acq_trigger_in_reg[46].DATAIN
acq_trigger_in[47] => acq_trigger_in_reg[47].DATAIN
acq_trigger_in[48] => acq_trigger_in_reg[48].DATAIN
acq_trigger_in[49] => acq_trigger_in_reg[49].DATAIN
acq_trigger_in[50] => acq_trigger_in_reg[50].DATAIN
acq_trigger_in[51] => acq_trigger_in_reg[51].DATAIN
acq_trigger_in[52] => acq_trigger_in_reg[52].DATAIN
acq_trigger_in[53] => acq_trigger_in_reg[53].DATAIN
acq_trigger_in[54] => acq_trigger_in_reg[54].DATAIN
acq_trigger_in[55] => acq_trigger_in_reg[55].DATAIN
acq_trigger_in[56] => acq_trigger_in_reg[56].DATAIN
acq_trigger_in[57] => acq_trigger_in_reg[57].DATAIN
acq_trigger_in[58] => acq_trigger_in_reg[58].DATAIN
acq_trigger_in[59] => acq_trigger_in_reg[59].DATAIN
acq_trigger_in[60] => acq_trigger_in_reg[60].DATAIN
acq_trigger_in[61] => acq_trigger_in_reg[61].DATAIN
acq_trigger_in[62] => acq_trigger_in_reg[62].DATAIN
acq_trigger_in[63] => acq_trigger_in_reg[63].DATAIN
acq_storage_qualifier_in[0] => sld_signaltap_impl:sld_signaltap_body.acq_storage_qualifier_in[0]
trigger_in => ~NO_FANOUT~
crc[0] => sld_signaltap_impl:sld_signaltap_body.crc[0]
crc[1] => sld_signaltap_impl:sld_signaltap_body.crc[1]
crc[2] => sld_signaltap_impl:sld_signaltap_body.crc[2]
crc[3] => sld_signaltap_impl:sld_signaltap_body.crc[3]
crc[4] => sld_signaltap_impl:sld_signaltap_body.crc[4]
crc[5] => sld_signaltap_impl:sld_signaltap_body.crc[5]
crc[6] => sld_signaltap_impl:sld_signaltap_body.crc[6]
crc[7] => sld_signaltap_impl:sld_signaltap_body.crc[7]
crc[8] => sld_signaltap_impl:sld_signaltap_body.crc[8]
crc[9] => sld_signaltap_impl:sld_signaltap_body.crc[9]
crc[10] => sld_signaltap_impl:sld_signaltap_body.crc[10]
crc[11] => sld_signaltap_impl:sld_signaltap_body.crc[11]
crc[12] => sld_signaltap_impl:sld_signaltap_body.crc[12]
crc[13] => sld_signaltap_impl:sld_signaltap_body.crc[13]
crc[14] => sld_signaltap_impl:sld_signaltap_body.crc[14]
crc[15] => sld_signaltap_impl:sld_signaltap_body.crc[15]
crc[16] => sld_signaltap_impl:sld_signaltap_body.crc[16]
crc[17] => sld_signaltap_impl:sld_signaltap_body.crc[17]
crc[18] => sld_signaltap_impl:sld_signaltap_body.crc[18]
crc[19] => sld_signaltap_impl:sld_signaltap_body.crc[19]
crc[20] => sld_signaltap_impl:sld_signaltap_body.crc[20]
crc[21] => sld_signaltap_impl:sld_signaltap_body.crc[21]
crc[22] => sld_signaltap_impl:sld_signaltap_body.crc[22]
crc[23] => sld_signaltap_impl:sld_signaltap_body.crc[23]
crc[24] => sld_signaltap_impl:sld_signaltap_body.crc[24]
crc[25] => sld_signaltap_impl:sld_signaltap_body.crc[25]
crc[26] => sld_signaltap_impl:sld_signaltap_body.crc[26]
crc[27] => sld_signaltap_impl:sld_signaltap_body.crc[27]
crc[28] => sld_signaltap_impl:sld_signaltap_body.crc[28]
crc[29] => sld_signaltap_impl:sld_signaltap_body.crc[29]
crc[30] => sld_signaltap_impl:sld_signaltap_body.crc[30]
crc[31] => sld_signaltap_impl:sld_signaltap_body.crc[31]
storage_enable => sld_signaltap_impl:sld_signaltap_body.storage_enable
raw_tck => sld_signaltap_impl:sld_signaltap_body.raw_tck
tdi => sld_signaltap_impl:sld_signaltap_body.tdi
usr1 => sld_signaltap_impl:sld_signaltap_body.usr1
rti => sld_signaltap_impl:sld_signaltap_body.rti
shift => sld_signaltap_impl:sld_signaltap_body.shift
update => sld_signaltap_impl:sld_signaltap_body.update
jtag_state_cdr => sld_signaltap_impl:sld_signaltap_body.jtag_state_cdr
jtag_state_sdr => sld_signaltap_impl:sld_signaltap_body.jtag_state_sdr
jtag_state_e1dr => sld_signaltap_impl:sld_signaltap_body.jtag_state_e1dr
jtag_state_udr => sld_signaltap_impl:sld_signaltap_body.jtag_state_udr
jtag_state_uir => sld_signaltap_impl:sld_signaltap_body.jtag_state_uir
clr => sld_signaltap_impl:sld_signaltap_body.clr
ena => sld_signaltap_impl:sld_signaltap_body.ena
ir_in[0] => sld_signaltap_impl:sld_signaltap_body.ir_in[0]
ir_in[1] => sld_signaltap_impl:sld_signaltap_body.ir_in[1]
ir_in[2] => sld_signaltap_impl:sld_signaltap_body.ir_in[2]
ir_in[3] => sld_signaltap_impl:sld_signaltap_body.ir_in[3]
ir_in[4] => sld_signaltap_impl:sld_signaltap_body.ir_in[4]
ir_in[5] => sld_signaltap_impl:sld_signaltap_body.ir_in[5]
ir_in[6] => sld_signaltap_impl:sld_signaltap_body.ir_in[6]
ir_in[7] => sld_signaltap_impl:sld_signaltap_body.ir_in[7]
ir_in[8] => sld_signaltap_impl:sld_signaltap_body.ir_in[8]
ir_in[9] => sld_signaltap_impl:sld_signaltap_body.ir_in[9]
ir_out[0] <= sld_signaltap_impl:sld_signaltap_body.ir_out[0]
ir_out[1] <= sld_signaltap_impl:sld_signaltap_body.ir_out[1]
ir_out[2] <= sld_signaltap_impl:sld_signaltap_body.ir_out[2]
ir_out[3] <= sld_signaltap_impl:sld_signaltap_body.ir_out[3]
ir_out[4] <= sld_signaltap_impl:sld_signaltap_body.ir_out[4]
ir_out[5] <= sld_signaltap_impl:sld_signaltap_body.ir_out[5]
ir_out[6] <= sld_signaltap_impl:sld_signaltap_body.ir_out[6]
ir_out[7] <= sld_signaltap_impl:sld_signaltap_body.ir_out[7]
ir_out[8] <= sld_signaltap_impl:sld_signaltap_body.ir_out[8]
ir_out[9] <= sld_signaltap_impl:sld_signaltap_body.ir_out[9]
tdo <= sld_signaltap_impl:sld_signaltap_body.tdo
acq_data_out[0] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[0]
acq_data_out[1] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[1]
acq_data_out[2] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[2]
acq_data_out[3] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[3]
acq_data_out[4] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[4]
acq_data_out[5] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[5]
acq_data_out[6] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[6]
acq_data_out[7] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[7]
acq_data_out[8] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[8]
acq_data_out[9] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[9]
acq_data_out[10] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[10]
acq_data_out[11] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[11]
acq_data_out[12] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[12]
acq_data_out[13] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[13]
acq_data_out[14] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[14]
acq_data_out[15] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[15]
acq_data_out[16] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[16]
acq_data_out[17] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[17]
acq_data_out[18] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[18]
acq_data_out[19] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[19]
acq_data_out[20] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[20]
acq_data_out[21] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[21]
acq_data_out[22] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[22]
acq_data_out[23] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[23]
acq_data_out[24] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[24]
acq_data_out[25] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[25]
acq_data_out[26] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[26]
acq_data_out[27] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[27]
acq_data_out[28] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[28]
acq_data_out[29] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[29]
acq_data_out[30] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[30]
acq_data_out[31] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[31]
acq_data_out[32] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[32]
acq_data_out[33] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[33]
acq_data_out[34] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[34]
acq_data_out[35] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[35]
acq_data_out[36] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[36]
acq_data_out[37] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[37]
acq_data_out[38] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[38]
acq_data_out[39] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[39]
acq_data_out[40] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[40]
acq_data_out[41] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[41]
acq_data_out[42] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[42]
acq_data_out[43] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[43]
acq_data_out[44] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[44]
acq_data_out[45] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[45]
acq_data_out[46] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[46]
acq_data_out[47] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[47]
acq_data_out[48] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[48]
acq_data_out[49] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[49]
acq_data_out[50] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[50]
acq_data_out[51] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[51]
acq_data_out[52] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[52]
acq_data_out[53] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[53]
acq_data_out[54] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[54]
acq_data_out[55] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[55]
acq_data_out[56] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[56]
acq_data_out[57] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[57]
acq_data_out[58] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[58]
acq_data_out[59] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[59]
acq_data_out[60] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[60]
acq_data_out[61] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[61]
acq_data_out[62] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[62]
acq_data_out[63] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[63]
acq_trigger_out[0] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[0]
acq_trigger_out[1] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[1]
acq_trigger_out[2] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[2]
acq_trigger_out[3] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[3]
acq_trigger_out[4] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[4]
acq_trigger_out[5] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[5]
acq_trigger_out[6] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[6]
acq_trigger_out[7] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[7]
acq_trigger_out[8] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[8]
acq_trigger_out[9] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[9]
acq_trigger_out[10] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[10]
acq_trigger_out[11] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[11]
acq_trigger_out[12] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[12]
acq_trigger_out[13] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[13]
acq_trigger_out[14] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[14]
acq_trigger_out[15] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[15]
acq_trigger_out[16] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[16]
acq_trigger_out[17] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[17]
acq_trigger_out[18] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[18]
acq_trigger_out[19] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[19]
acq_trigger_out[20] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[20]
acq_trigger_out[21] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[21]
acq_trigger_out[22] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[22]
acq_trigger_out[23] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[23]
acq_trigger_out[24] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[24]
acq_trigger_out[25] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[25]
acq_trigger_out[26] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[26]
acq_trigger_out[27] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[27]
acq_trigger_out[28] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[28]
acq_trigger_out[29] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[29]
acq_trigger_out[30] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[30]
acq_trigger_out[31] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[31]
acq_trigger_out[32] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[32]
acq_trigger_out[33] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[33]
acq_trigger_out[34] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[34]
acq_trigger_out[35] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[35]
acq_trigger_out[36] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[36]
acq_trigger_out[37] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[37]
acq_trigger_out[38] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[38]
acq_trigger_out[39] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[39]
acq_trigger_out[40] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[40]
acq_trigger_out[41] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[41]
acq_trigger_out[42] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[42]
acq_trigger_out[43] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[43]
acq_trigger_out[44] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[44]
acq_trigger_out[45] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[45]
acq_trigger_out[46] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[46]
acq_trigger_out[47] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[47]
acq_trigger_out[48] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[48]
acq_trigger_out[49] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[49]
acq_trigger_out[50] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[50]
acq_trigger_out[51] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[51]
acq_trigger_out[52] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[52]
acq_trigger_out[53] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[53]
acq_trigger_out[54] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[54]
acq_trigger_out[55] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[55]
acq_trigger_out[56] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[56]
acq_trigger_out[57] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[57]
acq_trigger_out[58] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[58]
acq_trigger_out[59] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[59]
acq_trigger_out[60] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[60]
acq_trigger_out[61] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[61]
acq_trigger_out[62] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[62]
acq_trigger_out[63] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[63]
trigger_out <= sld_signaltap_impl:sld_signaltap_body.trigger_out


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body
acq_clk => sld_signaltap_implb:sld_signaltap_body.acq_clk
acq_data_in[0] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[0]
acq_data_in[1] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[1]
acq_data_in[2] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[2]
acq_data_in[3] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[3]
acq_data_in[4] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[4]
acq_data_in[5] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[5]
acq_data_in[6] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[6]
acq_data_in[7] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[7]
acq_data_in[8] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[8]
acq_data_in[9] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[9]
acq_data_in[10] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[10]
acq_data_in[11] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[11]
acq_data_in[12] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[12]
acq_data_in[13] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[13]
acq_data_in[14] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[14]
acq_data_in[15] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[15]
acq_data_in[16] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[16]
acq_data_in[17] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[17]
acq_data_in[18] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[18]
acq_data_in[19] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[19]
acq_data_in[20] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[20]
acq_data_in[21] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[21]
acq_data_in[22] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[22]
acq_data_in[23] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[23]
acq_data_in[24] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[24]
acq_data_in[25] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[25]
acq_data_in[26] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[26]
acq_data_in[27] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[27]
acq_data_in[28] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[28]
acq_data_in[29] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[29]
acq_data_in[30] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[30]
acq_data_in[31] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[31]
acq_data_in[32] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[32]
acq_data_in[33] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[33]
acq_data_in[34] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[34]
acq_data_in[35] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[35]
acq_data_in[36] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[36]
acq_data_in[37] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[37]
acq_data_in[38] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[38]
acq_data_in[39] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[39]
acq_data_in[40] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[40]
acq_data_in[41] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[41]
acq_data_in[42] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[42]
acq_data_in[43] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[43]
acq_data_in[44] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[44]
acq_data_in[45] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[45]
acq_data_in[46] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[46]
acq_data_in[47] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[47]
acq_data_in[48] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[48]
acq_data_in[49] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[49]
acq_data_in[50] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[50]
acq_data_in[51] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[51]
acq_data_in[52] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[52]
acq_data_in[53] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[53]
acq_data_in[54] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[54]
acq_data_in[55] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[55]
acq_data_in[56] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[56]
acq_data_in[57] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[57]
acq_data_in[58] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[58]
acq_data_in[59] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[59]
acq_data_in[60] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[60]
acq_data_in[61] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[61]
acq_data_in[62] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[62]
acq_data_in[63] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[63]
acq_trigger_in[0] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[0]
acq_trigger_in[1] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[1]
acq_trigger_in[2] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[2]
acq_trigger_in[3] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[3]
acq_trigger_in[4] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[4]
acq_trigger_in[5] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[5]
acq_trigger_in[6] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[6]
acq_trigger_in[7] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[7]
acq_trigger_in[8] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[8]
acq_trigger_in[9] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[9]
acq_trigger_in[10] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[10]
acq_trigger_in[11] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[11]
acq_trigger_in[12] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[12]
acq_trigger_in[13] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[13]
acq_trigger_in[14] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[14]
acq_trigger_in[15] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[15]
acq_trigger_in[16] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[16]
acq_trigger_in[17] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[17]
acq_trigger_in[18] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[18]
acq_trigger_in[19] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[19]
acq_trigger_in[20] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[20]
acq_trigger_in[21] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[21]
acq_trigger_in[22] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[22]
acq_trigger_in[23] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[23]
acq_trigger_in[24] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[24]
acq_trigger_in[25] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[25]
acq_trigger_in[26] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[26]
acq_trigger_in[27] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[27]
acq_trigger_in[28] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[28]
acq_trigger_in[29] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[29]
acq_trigger_in[30] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[30]
acq_trigger_in[31] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[31]
acq_trigger_in[32] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[32]
acq_trigger_in[33] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[33]
acq_trigger_in[34] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[34]
acq_trigger_in[35] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[35]
acq_trigger_in[36] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[36]
acq_trigger_in[37] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[37]
acq_trigger_in[38] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[38]
acq_trigger_in[39] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[39]
acq_trigger_in[40] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[40]
acq_trigger_in[41] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[41]
acq_trigger_in[42] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[42]
acq_trigger_in[43] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[43]
acq_trigger_in[44] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[44]
acq_trigger_in[45] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[45]
acq_trigger_in[46] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[46]
acq_trigger_in[47] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[47]
acq_trigger_in[48] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[48]
acq_trigger_in[49] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[49]
acq_trigger_in[50] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[50]
acq_trigger_in[51] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[51]
acq_trigger_in[52] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[52]
acq_trigger_in[53] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[53]
acq_trigger_in[54] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[54]
acq_trigger_in[55] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[55]
acq_trigger_in[56] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[56]
acq_trigger_in[57] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[57]
acq_trigger_in[58] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[58]
acq_trigger_in[59] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[59]
acq_trigger_in[60] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[60]
acq_trigger_in[61] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[61]
acq_trigger_in[62] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[62]
acq_trigger_in[63] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[63]
acq_storage_qualifier_in[0] => sld_signaltap_implb:sld_signaltap_body.acq_storage_qualifier_in[0]
trigger_in => sld_signaltap_implb:sld_signaltap_body.trigger_in
crc[0] => sld_signaltap_implb:sld_signaltap_body.crc[0]
crc[1] => sld_signaltap_implb:sld_signaltap_body.crc[1]
crc[2] => sld_signaltap_implb:sld_signaltap_body.crc[2]
crc[3] => sld_signaltap_implb:sld_signaltap_body.crc[3]
crc[4] => sld_signaltap_implb:sld_signaltap_body.crc[4]
crc[5] => sld_signaltap_implb:sld_signaltap_body.crc[5]
crc[6] => sld_signaltap_implb:sld_signaltap_body.crc[6]
crc[7] => sld_signaltap_implb:sld_signaltap_body.crc[7]
crc[8] => sld_signaltap_implb:sld_signaltap_body.crc[8]
crc[9] => sld_signaltap_implb:sld_signaltap_body.crc[9]
crc[10] => sld_signaltap_implb:sld_signaltap_body.crc[10]
crc[11] => sld_signaltap_implb:sld_signaltap_body.crc[11]
crc[12] => sld_signaltap_implb:sld_signaltap_body.crc[12]
crc[13] => sld_signaltap_implb:sld_signaltap_body.crc[13]
crc[14] => sld_signaltap_implb:sld_signaltap_body.crc[14]
crc[15] => sld_signaltap_implb:sld_signaltap_body.crc[15]
crc[16] => sld_signaltap_implb:sld_signaltap_body.crc[16]
crc[17] => sld_signaltap_implb:sld_signaltap_body.crc[17]
crc[18] => sld_signaltap_implb:sld_signaltap_body.crc[18]
crc[19] => sld_signaltap_implb:sld_signaltap_body.crc[19]
crc[20] => sld_signaltap_implb:sld_signaltap_body.crc[20]
crc[21] => sld_signaltap_implb:sld_signaltap_body.crc[21]
crc[22] => sld_signaltap_implb:sld_signaltap_body.crc[22]
crc[23] => sld_signaltap_implb:sld_signaltap_body.crc[23]
crc[24] => sld_signaltap_implb:sld_signaltap_body.crc[24]
crc[25] => sld_signaltap_implb:sld_signaltap_body.crc[25]
crc[26] => sld_signaltap_implb:sld_signaltap_body.crc[26]
crc[27] => sld_signaltap_implb:sld_signaltap_body.crc[27]
crc[28] => sld_signaltap_implb:sld_signaltap_body.crc[28]
crc[29] => sld_signaltap_implb:sld_signaltap_body.crc[29]
crc[30] => sld_signaltap_implb:sld_signaltap_body.crc[30]
crc[31] => sld_signaltap_implb:sld_signaltap_body.crc[31]
storage_enable => sld_signaltap_implb:sld_signaltap_body.storage_enable
raw_tck => sld_signaltap_implb:sld_signaltap_body.raw_tck
tdi => sld_signaltap_implb:sld_signaltap_body.tdi
usr1 => sld_signaltap_implb:sld_signaltap_body.usr1
rti => sld_signaltap_implb:sld_signaltap_body.rti
shift => sld_signaltap_implb:sld_signaltap_body.shift
update => sld_signaltap_implb:sld_signaltap_body.update
jtag_state_cdr => sld_signaltap_implb:sld_signaltap_body.jtag_state_cdr
jtag_state_sdr => sld_signaltap_implb:sld_signaltap_body.jtag_state_sdr
jtag_state_e1dr => sld_signaltap_implb:sld_signaltap_body.jtag_state_e1dr
jtag_state_udr => sld_signaltap_implb:sld_signaltap_body.jtag_state_udr
jtag_state_uir => sld_signaltap_implb:sld_signaltap_body.jtag_state_uir
clr => sld_signaltap_implb:sld_signaltap_body.clr
ena => sld_signaltap_implb:sld_signaltap_body.ena
ir_in[0] => sld_signaltap_implb:sld_signaltap_body.ir_in[0]
ir_in[1] => sld_signaltap_implb:sld_signaltap_body.ir_in[1]
ir_in[2] => sld_signaltap_implb:sld_signaltap_body.ir_in[2]
ir_in[3] => sld_signaltap_implb:sld_signaltap_body.ir_in[3]
ir_in[4] => sld_signaltap_implb:sld_signaltap_body.ir_in[4]
ir_in[5] => sld_signaltap_implb:sld_signaltap_body.ir_in[5]
ir_in[6] => sld_signaltap_implb:sld_signaltap_body.ir_in[6]
ir_in[7] => sld_signaltap_implb:sld_signaltap_body.ir_in[7]
ir_in[8] => sld_signaltap_implb:sld_signaltap_body.ir_in[8]
ir_in[9] => sld_signaltap_implb:sld_signaltap_body.ir_in[9]
ir_out[0] <= sld_signaltap_implb:sld_signaltap_body.ir_out[0]
ir_out[1] <= sld_signaltap_implb:sld_signaltap_body.ir_out[1]
ir_out[2] <= sld_signaltap_implb:sld_signaltap_body.ir_out[2]
ir_out[3] <= sld_signaltap_implb:sld_signaltap_body.ir_out[3]
ir_out[4] <= sld_signaltap_implb:sld_signaltap_body.ir_out[4]
ir_out[5] <= sld_signaltap_implb:sld_signaltap_body.ir_out[5]
ir_out[6] <= sld_signaltap_implb:sld_signaltap_body.ir_out[6]
ir_out[7] <= sld_signaltap_implb:sld_signaltap_body.ir_out[7]
ir_out[8] <= sld_signaltap_implb:sld_signaltap_body.ir_out[8]
ir_out[9] <= sld_signaltap_implb:sld_signaltap_body.ir_out[9]
tdo <= sld_signaltap_implb:sld_signaltap_body.tdo
acq_data_out[0] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[0]
acq_data_out[1] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[1]
acq_data_out[2] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[2]
acq_data_out[3] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[3]
acq_data_out[4] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[4]
acq_data_out[5] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[5]
acq_data_out[6] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[6]
acq_data_out[7] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[7]
acq_data_out[8] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[8]
acq_data_out[9] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[9]
acq_data_out[10] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[10]
acq_data_out[11] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[11]
acq_data_out[12] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[12]
acq_data_out[13] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[13]
acq_data_out[14] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[14]
acq_data_out[15] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[15]
acq_data_out[16] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[16]
acq_data_out[17] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[17]
acq_data_out[18] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[18]
acq_data_out[19] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[19]
acq_data_out[20] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[20]
acq_data_out[21] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[21]
acq_data_out[22] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[22]
acq_data_out[23] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[23]
acq_data_out[24] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[24]
acq_data_out[25] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[25]
acq_data_out[26] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[26]
acq_data_out[27] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[27]
acq_data_out[28] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[28]
acq_data_out[29] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[29]
acq_data_out[30] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[30]
acq_data_out[31] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[31]
acq_data_out[32] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[32]
acq_data_out[33] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[33]
acq_data_out[34] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[34]
acq_data_out[35] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[35]
acq_data_out[36] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[36]
acq_data_out[37] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[37]
acq_data_out[38] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[38]
acq_data_out[39] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[39]
acq_data_out[40] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[40]
acq_data_out[41] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[41]
acq_data_out[42] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[42]
acq_data_out[43] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[43]
acq_data_out[44] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[44]
acq_data_out[45] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[45]
acq_data_out[46] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[46]
acq_data_out[47] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[47]
acq_data_out[48] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[48]
acq_data_out[49] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[49]
acq_data_out[50] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[50]
acq_data_out[51] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[51]
acq_data_out[52] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[52]
acq_data_out[53] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[53]
acq_data_out[54] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[54]
acq_data_out[55] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[55]
acq_data_out[56] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[56]
acq_data_out[57] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[57]
acq_data_out[58] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[58]
acq_data_out[59] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[59]
acq_data_out[60] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[60]
acq_data_out[61] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[61]
acq_data_out[62] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[62]
acq_data_out[63] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[63]
acq_trigger_out[0] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[0]
acq_trigger_out[1] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[1]
acq_trigger_out[2] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[2]
acq_trigger_out[3] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[3]
acq_trigger_out[4] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[4]
acq_trigger_out[5] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[5]
acq_trigger_out[6] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[6]
acq_trigger_out[7] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[7]
acq_trigger_out[8] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[8]
acq_trigger_out[9] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[9]
acq_trigger_out[10] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[10]
acq_trigger_out[11] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[11]
acq_trigger_out[12] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[12]
acq_trigger_out[13] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[13]
acq_trigger_out[14] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[14]
acq_trigger_out[15] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[15]
acq_trigger_out[16] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[16]
acq_trigger_out[17] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[17]
acq_trigger_out[18] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[18]
acq_trigger_out[19] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[19]
acq_trigger_out[20] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[20]
acq_trigger_out[21] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[21]
acq_trigger_out[22] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[22]
acq_trigger_out[23] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[23]
acq_trigger_out[24] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[24]
acq_trigger_out[25] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[25]
acq_trigger_out[26] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[26]
acq_trigger_out[27] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[27]
acq_trigger_out[28] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[28]
acq_trigger_out[29] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[29]
acq_trigger_out[30] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[30]
acq_trigger_out[31] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[31]
acq_trigger_out[32] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[32]
acq_trigger_out[33] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[33]
acq_trigger_out[34] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[34]
acq_trigger_out[35] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[35]
acq_trigger_out[36] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[36]
acq_trigger_out[37] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[37]
acq_trigger_out[38] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[38]
acq_trigger_out[39] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[39]
acq_trigger_out[40] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[40]
acq_trigger_out[41] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[41]
acq_trigger_out[42] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[42]
acq_trigger_out[43] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[43]
acq_trigger_out[44] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[44]
acq_trigger_out[45] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[45]
acq_trigger_out[46] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[46]
acq_trigger_out[47] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[47]
acq_trigger_out[48] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[48]
acq_trigger_out[49] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[49]
acq_trigger_out[50] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[50]
acq_trigger_out[51] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[51]
acq_trigger_out[52] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[52]
acq_trigger_out[53] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[53]
acq_trigger_out[54] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[54]
acq_trigger_out[55] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[55]
acq_trigger_out[56] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[56]
acq_trigger_out[57] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[57]
acq_trigger_out[58] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[58]
acq_trigger_out[59] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[59]
acq_trigger_out[60] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[60]
acq_trigger_out[61] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[61]
acq_trigger_out[62] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[62]
acq_trigger_out[63] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[63]
trigger_out <= sld_signaltap_implb:sld_signaltap_body.trigger_out


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body
acq_clk => sld_ela_control:ela_control.acq_clk
acq_clk => acq_data_in_pipe_reg[0][0].CLK
acq_clk => acq_data_in_pipe_reg[0][1].CLK
acq_clk => acq_data_in_pipe_reg[0][2].CLK
acq_clk => acq_data_in_pipe_reg[0][3].CLK
acq_clk => acq_data_in_pipe_reg[0][4].CLK
acq_clk => acq_data_in_pipe_reg[0][5].CLK
acq_clk => acq_data_in_pipe_reg[0][6].CLK
acq_clk => acq_data_in_pipe_reg[0][7].CLK
acq_clk => acq_data_in_pipe_reg[0][8].CLK
acq_clk => acq_data_in_pipe_reg[0][9].CLK
acq_clk => acq_data_in_pipe_reg[0][10].CLK
acq_clk => acq_data_in_pipe_reg[0][11].CLK
acq_clk => acq_data_in_pipe_reg[0][12].CLK
acq_clk => acq_data_in_pipe_reg[0][13].CLK
acq_clk => acq_data_in_pipe_reg[0][14].CLK
acq_clk => acq_data_in_pipe_reg[0][15].CLK
acq_clk => acq_data_in_pipe_reg[0][16].CLK
acq_clk => acq_data_in_pipe_reg[0][17].CLK
acq_clk => acq_data_in_pipe_reg[0][18].CLK
acq_clk => acq_data_in_pipe_reg[0][19].CLK
acq_clk => acq_data_in_pipe_reg[0][20].CLK
acq_clk => acq_data_in_pipe_reg[0][21].CLK
acq_clk => acq_data_in_pipe_reg[0][22].CLK
acq_clk => acq_data_in_pipe_reg[0][23].CLK
acq_clk => acq_data_in_pipe_reg[0][24].CLK
acq_clk => acq_data_in_pipe_reg[0][25].CLK
acq_clk => acq_data_in_pipe_reg[0][26].CLK
acq_clk => acq_data_in_pipe_reg[0][27].CLK
acq_clk => acq_data_in_pipe_reg[0][28].CLK
acq_clk => acq_data_in_pipe_reg[0][29].CLK
acq_clk => acq_data_in_pipe_reg[0][30].CLK
acq_clk => acq_data_in_pipe_reg[0][31].CLK
acq_clk => acq_data_in_pipe_reg[0][32].CLK
acq_clk => acq_data_in_pipe_reg[0][33].CLK
acq_clk => acq_data_in_pipe_reg[0][34].CLK
acq_clk => acq_data_in_pipe_reg[0][35].CLK
acq_clk => acq_data_in_pipe_reg[0][36].CLK
acq_clk => acq_data_in_pipe_reg[0][37].CLK
acq_clk => acq_data_in_pipe_reg[0][38].CLK
acq_clk => acq_data_in_pipe_reg[0][39].CLK
acq_clk => acq_data_in_pipe_reg[0][40].CLK
acq_clk => acq_data_in_pipe_reg[0][41].CLK
acq_clk => acq_data_in_pipe_reg[0][42].CLK
acq_clk => acq_data_in_pipe_reg[0][43].CLK
acq_clk => acq_data_in_pipe_reg[0][44].CLK
acq_clk => acq_data_in_pipe_reg[0][45].CLK
acq_clk => acq_data_in_pipe_reg[0][46].CLK
acq_clk => acq_data_in_pipe_reg[0][47].CLK
acq_clk => acq_data_in_pipe_reg[0][48].CLK
acq_clk => acq_data_in_pipe_reg[0][49].CLK
acq_clk => acq_data_in_pipe_reg[0][50].CLK
acq_clk => acq_data_in_pipe_reg[0][51].CLK
acq_clk => acq_data_in_pipe_reg[0][52].CLK
acq_clk => acq_data_in_pipe_reg[0][53].CLK
acq_clk => acq_data_in_pipe_reg[0][54].CLK
acq_clk => acq_data_in_pipe_reg[0][55].CLK
acq_clk => acq_data_in_pipe_reg[0][56].CLK
acq_clk => acq_data_in_pipe_reg[0][57].CLK
acq_clk => acq_data_in_pipe_reg[0][58].CLK
acq_clk => acq_data_in_pipe_reg[0][59].CLK
acq_clk => acq_data_in_pipe_reg[0][60].CLK
acq_clk => acq_data_in_pipe_reg[0][61].CLK
acq_clk => acq_data_in_pipe_reg[0][62].CLK
acq_clk => acq_data_in_pipe_reg[0][63].CLK
acq_clk => acq_data_in_pipe_reg[1][0].CLK
acq_clk => acq_data_in_pipe_reg[1][1].CLK
acq_clk => acq_data_in_pipe_reg[1][2].CLK
acq_clk => acq_data_in_pipe_reg[1][3].CLK
acq_clk => acq_data_in_pipe_reg[1][4].CLK
acq_clk => acq_data_in_pipe_reg[1][5].CLK
acq_clk => acq_data_in_pipe_reg[1][6].CLK
acq_clk => acq_data_in_pipe_reg[1][7].CLK
acq_clk => acq_data_in_pipe_reg[1][8].CLK
acq_clk => acq_data_in_pipe_reg[1][9].CLK
acq_clk => acq_data_in_pipe_reg[1][10].CLK
acq_clk => acq_data_in_pipe_reg[1][11].CLK
acq_clk => acq_data_in_pipe_reg[1][12].CLK
acq_clk => acq_data_in_pipe_reg[1][13].CLK
acq_clk => acq_data_in_pipe_reg[1][14].CLK
acq_clk => acq_data_in_pipe_reg[1][15].CLK
acq_clk => acq_data_in_pipe_reg[1][16].CLK
acq_clk => acq_data_in_pipe_reg[1][17].CLK
acq_clk => acq_data_in_pipe_reg[1][18].CLK
acq_clk => acq_data_in_pipe_reg[1][19].CLK
acq_clk => acq_data_in_pipe_reg[1][20].CLK
acq_clk => acq_data_in_pipe_reg[1][21].CLK
acq_clk => acq_data_in_pipe_reg[1][22].CLK
acq_clk => acq_data_in_pipe_reg[1][23].CLK
acq_clk => acq_data_in_pipe_reg[1][24].CLK
acq_clk => acq_data_in_pipe_reg[1][25].CLK
acq_clk => acq_data_in_pipe_reg[1][26].CLK
acq_clk => acq_data_in_pipe_reg[1][27].CLK
acq_clk => acq_data_in_pipe_reg[1][28].CLK
acq_clk => acq_data_in_pipe_reg[1][29].CLK
acq_clk => acq_data_in_pipe_reg[1][30].CLK
acq_clk => acq_data_in_pipe_reg[1][31].CLK
acq_clk => acq_data_in_pipe_reg[1][32].CLK
acq_clk => acq_data_in_pipe_reg[1][33].CLK
acq_clk => acq_data_in_pipe_reg[1][34].CLK
acq_clk => acq_data_in_pipe_reg[1][35].CLK
acq_clk => acq_data_in_pipe_reg[1][36].CLK
acq_clk => acq_data_in_pipe_reg[1][37].CLK
acq_clk => acq_data_in_pipe_reg[1][38].CLK
acq_clk => acq_data_in_pipe_reg[1][39].CLK
acq_clk => acq_data_in_pipe_reg[1][40].CLK
acq_clk => acq_data_in_pipe_reg[1][41].CLK
acq_clk => acq_data_in_pipe_reg[1][42].CLK
acq_clk => acq_data_in_pipe_reg[1][43].CLK
acq_clk => acq_data_in_pipe_reg[1][44].CLK
acq_clk => acq_data_in_pipe_reg[1][45].CLK
acq_clk => acq_data_in_pipe_reg[1][46].CLK
acq_clk => acq_data_in_pipe_reg[1][47].CLK
acq_clk => acq_data_in_pipe_reg[1][48].CLK
acq_clk => acq_data_in_pipe_reg[1][49].CLK
acq_clk => acq_data_in_pipe_reg[1][50].CLK
acq_clk => acq_data_in_pipe_reg[1][51].CLK
acq_clk => acq_data_in_pipe_reg[1][52].CLK
acq_clk => acq_data_in_pipe_reg[1][53].CLK
acq_clk => acq_data_in_pipe_reg[1][54].CLK
acq_clk => acq_data_in_pipe_reg[1][55].CLK
acq_clk => acq_data_in_pipe_reg[1][56].CLK
acq_clk => acq_data_in_pipe_reg[1][57].CLK
acq_clk => acq_data_in_pipe_reg[1][58].CLK
acq_clk => acq_data_in_pipe_reg[1][59].CLK
acq_clk => acq_data_in_pipe_reg[1][60].CLK
acq_clk => acq_data_in_pipe_reg[1][61].CLK
acq_clk => acq_data_in_pipe_reg[1][62].CLK
acq_clk => acq_data_in_pipe_reg[1][63].CLK
acq_clk => acq_data_in_pipe_reg[2][0].CLK
acq_clk => acq_data_in_pipe_reg[2][1].CLK
acq_clk => acq_data_in_pipe_reg[2][2].CLK
acq_clk => acq_data_in_pipe_reg[2][3].CLK
acq_clk => acq_data_in_pipe_reg[2][4].CLK
acq_clk => acq_data_in_pipe_reg[2][5].CLK
acq_clk => acq_data_in_pipe_reg[2][6].CLK
acq_clk => acq_data_in_pipe_reg[2][7].CLK
acq_clk => acq_data_in_pipe_reg[2][8].CLK
acq_clk => acq_data_in_pipe_reg[2][9].CLK
acq_clk => acq_data_in_pipe_reg[2][10].CLK
acq_clk => acq_data_in_pipe_reg[2][11].CLK
acq_clk => acq_data_in_pipe_reg[2][12].CLK
acq_clk => acq_data_in_pipe_reg[2][13].CLK
acq_clk => acq_data_in_pipe_reg[2][14].CLK
acq_clk => acq_data_in_pipe_reg[2][15].CLK
acq_clk => acq_data_in_pipe_reg[2][16].CLK
acq_clk => acq_data_in_pipe_reg[2][17].CLK
acq_clk => acq_data_in_pipe_reg[2][18].CLK
acq_clk => acq_data_in_pipe_reg[2][19].CLK
acq_clk => acq_data_in_pipe_reg[2][20].CLK
acq_clk => acq_data_in_pipe_reg[2][21].CLK
acq_clk => acq_data_in_pipe_reg[2][22].CLK
acq_clk => acq_data_in_pipe_reg[2][23].CLK
acq_clk => acq_data_in_pipe_reg[2][24].CLK
acq_clk => acq_data_in_pipe_reg[2][25].CLK
acq_clk => acq_data_in_pipe_reg[2][26].CLK
acq_clk => acq_data_in_pipe_reg[2][27].CLK
acq_clk => acq_data_in_pipe_reg[2][28].CLK
acq_clk => acq_data_in_pipe_reg[2][29].CLK
acq_clk => acq_data_in_pipe_reg[2][30].CLK
acq_clk => acq_data_in_pipe_reg[2][31].CLK
acq_clk => acq_data_in_pipe_reg[2][32].CLK
acq_clk => acq_data_in_pipe_reg[2][33].CLK
acq_clk => acq_data_in_pipe_reg[2][34].CLK
acq_clk => acq_data_in_pipe_reg[2][35].CLK
acq_clk => acq_data_in_pipe_reg[2][36].CLK
acq_clk => acq_data_in_pipe_reg[2][37].CLK
acq_clk => acq_data_in_pipe_reg[2][38].CLK
acq_clk => acq_data_in_pipe_reg[2][39].CLK
acq_clk => acq_data_in_pipe_reg[2][40].CLK
acq_clk => acq_data_in_pipe_reg[2][41].CLK
acq_clk => acq_data_in_pipe_reg[2][42].CLK
acq_clk => acq_data_in_pipe_reg[2][43].CLK
acq_clk => acq_data_in_pipe_reg[2][44].CLK
acq_clk => acq_data_in_pipe_reg[2][45].CLK
acq_clk => acq_data_in_pipe_reg[2][46].CLK
acq_clk => acq_data_in_pipe_reg[2][47].CLK
acq_clk => acq_data_in_pipe_reg[2][48].CLK
acq_clk => acq_data_in_pipe_reg[2][49].CLK
acq_clk => acq_data_in_pipe_reg[2][50].CLK
acq_clk => acq_data_in_pipe_reg[2][51].CLK
acq_clk => acq_data_in_pipe_reg[2][52].CLK
acq_clk => acq_data_in_pipe_reg[2][53].CLK
acq_clk => acq_data_in_pipe_reg[2][54].CLK
acq_clk => acq_data_in_pipe_reg[2][55].CLK
acq_clk => acq_data_in_pipe_reg[2][56].CLK
acq_clk => acq_data_in_pipe_reg[2][57].CLK
acq_clk => acq_data_in_pipe_reg[2][58].CLK
acq_clk => acq_data_in_pipe_reg[2][59].CLK
acq_clk => acq_data_in_pipe_reg[2][60].CLK
acq_clk => acq_data_in_pipe_reg[2][61].CLK
acq_clk => acq_data_in_pipe_reg[2][62].CLK
acq_clk => acq_data_in_pipe_reg[2][63].CLK
acq_clk => acq_data_in_pipe_reg[3][0].CLK
acq_clk => acq_data_in_pipe_reg[3][1].CLK
acq_clk => acq_data_in_pipe_reg[3][2].CLK
acq_clk => acq_data_in_pipe_reg[3][3].CLK
acq_clk => acq_data_in_pipe_reg[3][4].CLK
acq_clk => acq_data_in_pipe_reg[3][5].CLK
acq_clk => acq_data_in_pipe_reg[3][6].CLK
acq_clk => acq_data_in_pipe_reg[3][7].CLK
acq_clk => acq_data_in_pipe_reg[3][8].CLK
acq_clk => acq_data_in_pipe_reg[3][9].CLK
acq_clk => acq_data_in_pipe_reg[3][10].CLK
acq_clk => acq_data_in_pipe_reg[3][11].CLK
acq_clk => acq_data_in_pipe_reg[3][12].CLK
acq_clk => acq_data_in_pipe_reg[3][13].CLK
acq_clk => acq_data_in_pipe_reg[3][14].CLK
acq_clk => acq_data_in_pipe_reg[3][15].CLK
acq_clk => acq_data_in_pipe_reg[3][16].CLK
acq_clk => acq_data_in_pipe_reg[3][17].CLK
acq_clk => acq_data_in_pipe_reg[3][18].CLK
acq_clk => acq_data_in_pipe_reg[3][19].CLK
acq_clk => acq_data_in_pipe_reg[3][20].CLK
acq_clk => acq_data_in_pipe_reg[3][21].CLK
acq_clk => acq_data_in_pipe_reg[3][22].CLK
acq_clk => acq_data_in_pipe_reg[3][23].CLK
acq_clk => acq_data_in_pipe_reg[3][24].CLK
acq_clk => acq_data_in_pipe_reg[3][25].CLK
acq_clk => acq_data_in_pipe_reg[3][26].CLK
acq_clk => acq_data_in_pipe_reg[3][27].CLK
acq_clk => acq_data_in_pipe_reg[3][28].CLK
acq_clk => acq_data_in_pipe_reg[3][29].CLK
acq_clk => acq_data_in_pipe_reg[3][30].CLK
acq_clk => acq_data_in_pipe_reg[3][31].CLK
acq_clk => acq_data_in_pipe_reg[3][32].CLK
acq_clk => acq_data_in_pipe_reg[3][33].CLK
acq_clk => acq_data_in_pipe_reg[3][34].CLK
acq_clk => acq_data_in_pipe_reg[3][35].CLK
acq_clk => acq_data_in_pipe_reg[3][36].CLK
acq_clk => acq_data_in_pipe_reg[3][37].CLK
acq_clk => acq_data_in_pipe_reg[3][38].CLK
acq_clk => acq_data_in_pipe_reg[3][39].CLK
acq_clk => acq_data_in_pipe_reg[3][40].CLK
acq_clk => acq_data_in_pipe_reg[3][41].CLK
acq_clk => acq_data_in_pipe_reg[3][42].CLK
acq_clk => acq_data_in_pipe_reg[3][43].CLK
acq_clk => acq_data_in_pipe_reg[3][44].CLK
acq_clk => acq_data_in_pipe_reg[3][45].CLK
acq_clk => acq_data_in_pipe_reg[3][46].CLK
acq_clk => acq_data_in_pipe_reg[3][47].CLK
acq_clk => acq_data_in_pipe_reg[3][48].CLK
acq_clk => acq_data_in_pipe_reg[3][49].CLK
acq_clk => acq_data_in_pipe_reg[3][50].CLK
acq_clk => acq_data_in_pipe_reg[3][51].CLK
acq_clk => acq_data_in_pipe_reg[3][52].CLK
acq_clk => acq_data_in_pipe_reg[3][53].CLK
acq_clk => acq_data_in_pipe_reg[3][54].CLK
acq_clk => acq_data_in_pipe_reg[3][55].CLK
acq_clk => acq_data_in_pipe_reg[3][56].CLK
acq_clk => acq_data_in_pipe_reg[3][57].CLK
acq_clk => acq_data_in_pipe_reg[3][58].CLK
acq_clk => acq_data_in_pipe_reg[3][59].CLK
acq_clk => acq_data_in_pipe_reg[3][60].CLK
acq_clk => acq_data_in_pipe_reg[3][61].CLK
acq_clk => acq_data_in_pipe_reg[3][62].CLK
acq_clk => acq_data_in_pipe_reg[3][63].CLK
acq_clk => trigger_out_ff.CLK
acq_clk => trigger_out_mode_ff.CLK
acq_clk => buffer_write_address_delayed[0].CLK
acq_clk => buffer_write_address_delayed[1].CLK
acq_clk => buffer_write_address_delayed[2].CLK
acq_clk => buffer_write_address_delayed[3].CLK
acq_clk => buffer_write_address_delayed[4].CLK
acq_clk => buffer_write_address_delayed[5].CLK
acq_clk => buffer_write_address_delayed[6].CLK
acq_clk => buffer_write_address_delayed[7].CLK
acq_clk => buffer_write_address_delayed[8].CLK
acq_clk => buffer_write_address_delayed[9].CLK
acq_clk => buffer_write_enable_delayed.CLK
acq_clk => segment_shift_clk_ena.CLK
acq_clk => current_segment_delayed[0].CLK
acq_clk => segment_wrapped_delayed.CLK
acq_clk => last_trigger_address_delayed[0].CLK
acq_clk => last_trigger_address_delayed[1].CLK
acq_clk => last_trigger_address_delayed[2].CLK
acq_clk => last_trigger_address_delayed[3].CLK
acq_clk => last_trigger_address_delayed[4].CLK
acq_clk => last_trigger_address_delayed[5].CLK
acq_clk => last_trigger_address_delayed[6].CLK
acq_clk => last_trigger_address_delayed[7].CLK
acq_clk => last_trigger_address_delayed[8].CLK
acq_clk => last_trigger_address_delayed[9].CLK
acq_clk => current_offset_delayed[0].CLK
acq_clk => current_offset_delayed[1].CLK
acq_clk => current_offset_delayed[2].CLK
acq_clk => current_offset_delayed[3].CLK
acq_clk => current_offset_delayed[4].CLK
acq_clk => current_offset_delayed[5].CLK
acq_clk => current_offset_delayed[6].CLK
acq_clk => current_offset_delayed[7].CLK
acq_clk => current_offset_delayed[8].CLK
acq_clk => current_offset_delayed[9].CLK
acq_clk => condition_delay_reg[0].CLK
acq_clk => condition_delay_reg[1].CLK
acq_clk => condition_delay_reg[2].CLK
acq_clk => condition_delay_reg[3].CLK
acq_clk => run.CLK
acq_clk => sld_buffer_manager:sld_buffer_manager_inst.clk
acq_clk => altsyncram:stp_non_zero_ram_gen:stp_buffer_ram.clock0
acq_clk => altdpram:stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem.inclock
acq_data_in[0] => acq_data_in_pipe_reg[0][0].DATAIN
acq_data_in[0] => acq_data_out[0].DATAIN
acq_data_in[1] => acq_data_in_pipe_reg[0][1].DATAIN
acq_data_in[1] => acq_data_out[1].DATAIN
acq_data_in[2] => acq_data_in_pipe_reg[0][2].DATAIN
acq_data_in[2] => acq_data_out[2].DATAIN
acq_data_in[3] => acq_data_in_pipe_reg[0][3].DATAIN
acq_data_in[3] => acq_data_out[3].DATAIN
acq_data_in[4] => acq_data_in_pipe_reg[0][4].DATAIN
acq_data_in[4] => acq_data_out[4].DATAIN
acq_data_in[5] => acq_data_in_pipe_reg[0][5].DATAIN
acq_data_in[5] => acq_data_out[5].DATAIN
acq_data_in[6] => acq_data_in_pipe_reg[0][6].DATAIN
acq_data_in[6] => acq_data_out[6].DATAIN
acq_data_in[7] => acq_data_in_pipe_reg[0][7].DATAIN
acq_data_in[7] => acq_data_out[7].DATAIN
acq_data_in[8] => acq_data_in_pipe_reg[0][8].DATAIN
acq_data_in[8] => acq_data_out[8].DATAIN
acq_data_in[9] => acq_data_in_pipe_reg[0][9].DATAIN
acq_data_in[9] => acq_data_out[9].DATAIN
acq_data_in[10] => acq_data_in_pipe_reg[0][10].DATAIN
acq_data_in[10] => acq_data_out[10].DATAIN
acq_data_in[11] => acq_data_in_pipe_reg[0][11].DATAIN
acq_data_in[11] => acq_data_out[11].DATAIN
acq_data_in[12] => acq_data_in_pipe_reg[0][12].DATAIN
acq_data_in[12] => acq_data_out[12].DATAIN
acq_data_in[13] => acq_data_in_pipe_reg[0][13].DATAIN
acq_data_in[13] => acq_data_out[13].DATAIN
acq_data_in[14] => acq_data_in_pipe_reg[0][14].DATAIN
acq_data_in[14] => acq_data_out[14].DATAIN
acq_data_in[15] => acq_data_in_pipe_reg[0][15].DATAIN
acq_data_in[15] => acq_data_out[15].DATAIN
acq_data_in[16] => acq_data_in_pipe_reg[0][16].DATAIN
acq_data_in[16] => acq_data_out[16].DATAIN
acq_data_in[17] => acq_data_in_pipe_reg[0][17].DATAIN
acq_data_in[17] => acq_data_out[17].DATAIN
acq_data_in[18] => acq_data_in_pipe_reg[0][18].DATAIN
acq_data_in[18] => acq_data_out[18].DATAIN
acq_data_in[19] => acq_data_in_pipe_reg[0][19].DATAIN
acq_data_in[19] => acq_data_out[19].DATAIN
acq_data_in[20] => acq_data_in_pipe_reg[0][20].DATAIN
acq_data_in[20] => acq_data_out[20].DATAIN
acq_data_in[21] => acq_data_in_pipe_reg[0][21].DATAIN
acq_data_in[21] => acq_data_out[21].DATAIN
acq_data_in[22] => acq_data_in_pipe_reg[0][22].DATAIN
acq_data_in[22] => acq_data_out[22].DATAIN
acq_data_in[23] => acq_data_in_pipe_reg[0][23].DATAIN
acq_data_in[23] => acq_data_out[23].DATAIN
acq_data_in[24] => acq_data_in_pipe_reg[0][24].DATAIN
acq_data_in[24] => acq_data_out[24].DATAIN
acq_data_in[25] => acq_data_in_pipe_reg[0][25].DATAIN
acq_data_in[25] => acq_data_out[25].DATAIN
acq_data_in[26] => acq_data_in_pipe_reg[0][26].DATAIN
acq_data_in[26] => acq_data_out[26].DATAIN
acq_data_in[27] => acq_data_in_pipe_reg[0][27].DATAIN
acq_data_in[27] => acq_data_out[27].DATAIN
acq_data_in[28] => acq_data_in_pipe_reg[0][28].DATAIN
acq_data_in[28] => acq_data_out[28].DATAIN
acq_data_in[29] => acq_data_in_pipe_reg[0][29].DATAIN
acq_data_in[29] => acq_data_out[29].DATAIN
acq_data_in[30] => acq_data_in_pipe_reg[0][30].DATAIN
acq_data_in[30] => acq_data_out[30].DATAIN
acq_data_in[31] => acq_data_in_pipe_reg[0][31].DATAIN
acq_data_in[31] => acq_data_out[31].DATAIN
acq_data_in[32] => acq_data_in_pipe_reg[0][32].DATAIN
acq_data_in[32] => acq_data_out[32].DATAIN
acq_data_in[33] => acq_data_in_pipe_reg[0][33].DATAIN
acq_data_in[33] => acq_data_out[33].DATAIN
acq_data_in[34] => acq_data_in_pipe_reg[0][34].DATAIN
acq_data_in[34] => acq_data_out[34].DATAIN
acq_data_in[35] => acq_data_in_pipe_reg[0][35].DATAIN
acq_data_in[35] => acq_data_out[35].DATAIN
acq_data_in[36] => acq_data_in_pipe_reg[0][36].DATAIN
acq_data_in[36] => acq_data_out[36].DATAIN
acq_data_in[37] => acq_data_in_pipe_reg[0][37].DATAIN
acq_data_in[37] => acq_data_out[37].DATAIN
acq_data_in[38] => acq_data_in_pipe_reg[0][38].DATAIN
acq_data_in[38] => acq_data_out[38].DATAIN
acq_data_in[39] => acq_data_in_pipe_reg[0][39].DATAIN
acq_data_in[39] => acq_data_out[39].DATAIN
acq_data_in[40] => acq_data_in_pipe_reg[0][40].DATAIN
acq_data_in[40] => acq_data_out[40].DATAIN
acq_data_in[41] => acq_data_in_pipe_reg[0][41].DATAIN
acq_data_in[41] => acq_data_out[41].DATAIN
acq_data_in[42] => acq_data_in_pipe_reg[0][42].DATAIN
acq_data_in[42] => acq_data_out[42].DATAIN
acq_data_in[43] => acq_data_in_pipe_reg[0][43].DATAIN
acq_data_in[43] => acq_data_out[43].DATAIN
acq_data_in[44] => acq_data_in_pipe_reg[0][44].DATAIN
acq_data_in[44] => acq_data_out[44].DATAIN
acq_data_in[45] => acq_data_in_pipe_reg[0][45].DATAIN
acq_data_in[45] => acq_data_out[45].DATAIN
acq_data_in[46] => acq_data_in_pipe_reg[0][46].DATAIN
acq_data_in[46] => acq_data_out[46].DATAIN
acq_data_in[47] => acq_data_in_pipe_reg[0][47].DATAIN
acq_data_in[47] => acq_data_out[47].DATAIN
acq_data_in[48] => acq_data_in_pipe_reg[0][48].DATAIN
acq_data_in[48] => acq_data_out[48].DATAIN
acq_data_in[49] => acq_data_in_pipe_reg[0][49].DATAIN
acq_data_in[49] => acq_data_out[49].DATAIN
acq_data_in[50] => acq_data_in_pipe_reg[0][50].DATAIN
acq_data_in[50] => acq_data_out[50].DATAIN
acq_data_in[51] => acq_data_in_pipe_reg[0][51].DATAIN
acq_data_in[51] => acq_data_out[51].DATAIN
acq_data_in[52] => acq_data_in_pipe_reg[0][52].DATAIN
acq_data_in[52] => acq_data_out[52].DATAIN
acq_data_in[53] => acq_data_in_pipe_reg[0][53].DATAIN
acq_data_in[53] => acq_data_out[53].DATAIN
acq_data_in[54] => acq_data_in_pipe_reg[0][54].DATAIN
acq_data_in[54] => acq_data_out[54].DATAIN
acq_data_in[55] => acq_data_in_pipe_reg[0][55].DATAIN
acq_data_in[55] => acq_data_out[55].DATAIN
acq_data_in[56] => acq_data_in_pipe_reg[0][56].DATAIN
acq_data_in[56] => acq_data_out[56].DATAIN
acq_data_in[57] => acq_data_in_pipe_reg[0][57].DATAIN
acq_data_in[57] => acq_data_out[57].DATAIN
acq_data_in[58] => acq_data_in_pipe_reg[0][58].DATAIN
acq_data_in[58] => acq_data_out[58].DATAIN
acq_data_in[59] => acq_data_in_pipe_reg[0][59].DATAIN
acq_data_in[59] => acq_data_out[59].DATAIN
acq_data_in[60] => acq_data_in_pipe_reg[0][60].DATAIN
acq_data_in[60] => acq_data_out[60].DATAIN
acq_data_in[61] => acq_data_in_pipe_reg[0][61].DATAIN
acq_data_in[61] => acq_data_out[61].DATAIN
acq_data_in[62] => acq_data_in_pipe_reg[0][62].DATAIN
acq_data_in[62] => acq_data_out[62].DATAIN
acq_data_in[63] => acq_data_in_pipe_reg[0][63].DATAIN
acq_data_in[63] => acq_data_out[63].DATAIN
acq_trigger_in[0] => sld_ela_control:ela_control.acq_trigger_in[0]
acq_trigger_in[0] => acq_trigger_out[0].DATAIN
acq_trigger_in[1] => sld_ela_control:ela_control.acq_trigger_in[1]
acq_trigger_in[1] => acq_trigger_out[1].DATAIN
acq_trigger_in[2] => sld_ela_control:ela_control.acq_trigger_in[2]
acq_trigger_in[2] => acq_trigger_out[2].DATAIN
acq_trigger_in[3] => sld_ela_control:ela_control.acq_trigger_in[3]
acq_trigger_in[3] => acq_trigger_out[3].DATAIN
acq_trigger_in[4] => sld_ela_control:ela_control.acq_trigger_in[4]
acq_trigger_in[4] => acq_trigger_out[4].DATAIN
acq_trigger_in[5] => sld_ela_control:ela_control.acq_trigger_in[5]
acq_trigger_in[5] => acq_trigger_out[5].DATAIN
acq_trigger_in[6] => sld_ela_control:ela_control.acq_trigger_in[6]
acq_trigger_in[6] => acq_trigger_out[6].DATAIN
acq_trigger_in[7] => sld_ela_control:ela_control.acq_trigger_in[7]
acq_trigger_in[7] => acq_trigger_out[7].DATAIN
acq_trigger_in[8] => sld_ela_control:ela_control.acq_trigger_in[8]
acq_trigger_in[8] => acq_trigger_out[8].DATAIN
acq_trigger_in[9] => sld_ela_control:ela_control.acq_trigger_in[9]
acq_trigger_in[9] => acq_trigger_out[9].DATAIN
acq_trigger_in[10] => sld_ela_control:ela_control.acq_trigger_in[10]
acq_trigger_in[10] => acq_trigger_out[10].DATAIN
acq_trigger_in[11] => sld_ela_control:ela_control.acq_trigger_in[11]
acq_trigger_in[11] => acq_trigger_out[11].DATAIN
acq_trigger_in[12] => sld_ela_control:ela_control.acq_trigger_in[12]
acq_trigger_in[12] => acq_trigger_out[12].DATAIN
acq_trigger_in[13] => sld_ela_control:ela_control.acq_trigger_in[13]
acq_trigger_in[13] => acq_trigger_out[13].DATAIN
acq_trigger_in[14] => sld_ela_control:ela_control.acq_trigger_in[14]
acq_trigger_in[14] => acq_trigger_out[14].DATAIN
acq_trigger_in[15] => sld_ela_control:ela_control.acq_trigger_in[15]
acq_trigger_in[15] => acq_trigger_out[15].DATAIN
acq_trigger_in[16] => sld_ela_control:ela_control.acq_trigger_in[16]
acq_trigger_in[16] => acq_trigger_out[16].DATAIN
acq_trigger_in[17] => sld_ela_control:ela_control.acq_trigger_in[17]
acq_trigger_in[17] => acq_trigger_out[17].DATAIN
acq_trigger_in[18] => sld_ela_control:ela_control.acq_trigger_in[18]
acq_trigger_in[18] => acq_trigger_out[18].DATAIN
acq_trigger_in[19] => sld_ela_control:ela_control.acq_trigger_in[19]
acq_trigger_in[19] => acq_trigger_out[19].DATAIN
acq_trigger_in[20] => sld_ela_control:ela_control.acq_trigger_in[20]
acq_trigger_in[20] => acq_trigger_out[20].DATAIN
acq_trigger_in[21] => sld_ela_control:ela_control.acq_trigger_in[21]
acq_trigger_in[21] => acq_trigger_out[21].DATAIN
acq_trigger_in[22] => sld_ela_control:ela_control.acq_trigger_in[22]
acq_trigger_in[22] => acq_trigger_out[22].DATAIN
acq_trigger_in[23] => sld_ela_control:ela_control.acq_trigger_in[23]
acq_trigger_in[23] => acq_trigger_out[23].DATAIN
acq_trigger_in[24] => sld_ela_control:ela_control.acq_trigger_in[24]
acq_trigger_in[24] => acq_trigger_out[24].DATAIN
acq_trigger_in[25] => sld_ela_control:ela_control.acq_trigger_in[25]
acq_trigger_in[25] => acq_trigger_out[25].DATAIN
acq_trigger_in[26] => sld_ela_control:ela_control.acq_trigger_in[26]
acq_trigger_in[26] => acq_trigger_out[26].DATAIN
acq_trigger_in[27] => sld_ela_control:ela_control.acq_trigger_in[27]
acq_trigger_in[27] => acq_trigger_out[27].DATAIN
acq_trigger_in[28] => sld_ela_control:ela_control.acq_trigger_in[28]
acq_trigger_in[28] => acq_trigger_out[28].DATAIN
acq_trigger_in[29] => sld_ela_control:ela_control.acq_trigger_in[29]
acq_trigger_in[29] => acq_trigger_out[29].DATAIN
acq_trigger_in[30] => sld_ela_control:ela_control.acq_trigger_in[30]
acq_trigger_in[30] => acq_trigger_out[30].DATAIN
acq_trigger_in[31] => sld_ela_control:ela_control.acq_trigger_in[31]
acq_trigger_in[31] => acq_trigger_out[31].DATAIN
acq_trigger_in[32] => sld_ela_control:ela_control.acq_trigger_in[32]
acq_trigger_in[32] => acq_trigger_out[32].DATAIN
acq_trigger_in[33] => sld_ela_control:ela_control.acq_trigger_in[33]
acq_trigger_in[33] => acq_trigger_out[33].DATAIN
acq_trigger_in[34] => sld_ela_control:ela_control.acq_trigger_in[34]
acq_trigger_in[34] => acq_trigger_out[34].DATAIN
acq_trigger_in[35] => sld_ela_control:ela_control.acq_trigger_in[35]
acq_trigger_in[35] => acq_trigger_out[35].DATAIN
acq_trigger_in[36] => sld_ela_control:ela_control.acq_trigger_in[36]
acq_trigger_in[36] => acq_trigger_out[36].DATAIN
acq_trigger_in[37] => sld_ela_control:ela_control.acq_trigger_in[37]
acq_trigger_in[37] => acq_trigger_out[37].DATAIN
acq_trigger_in[38] => sld_ela_control:ela_control.acq_trigger_in[38]
acq_trigger_in[38] => acq_trigger_out[38].DATAIN
acq_trigger_in[39] => sld_ela_control:ela_control.acq_trigger_in[39]
acq_trigger_in[39] => acq_trigger_out[39].DATAIN
acq_trigger_in[40] => sld_ela_control:ela_control.acq_trigger_in[40]
acq_trigger_in[40] => acq_trigger_out[40].DATAIN
acq_trigger_in[41] => sld_ela_control:ela_control.acq_trigger_in[41]
acq_trigger_in[41] => acq_trigger_out[41].DATAIN
acq_trigger_in[42] => sld_ela_control:ela_control.acq_trigger_in[42]
acq_trigger_in[42] => acq_trigger_out[42].DATAIN
acq_trigger_in[43] => sld_ela_control:ela_control.acq_trigger_in[43]
acq_trigger_in[43] => acq_trigger_out[43].DATAIN
acq_trigger_in[44] => sld_ela_control:ela_control.acq_trigger_in[44]
acq_trigger_in[44] => acq_trigger_out[44].DATAIN
acq_trigger_in[45] => sld_ela_control:ela_control.acq_trigger_in[45]
acq_trigger_in[45] => acq_trigger_out[45].DATAIN
acq_trigger_in[46] => sld_ela_control:ela_control.acq_trigger_in[46]
acq_trigger_in[46] => acq_trigger_out[46].DATAIN
acq_trigger_in[47] => sld_ela_control:ela_control.acq_trigger_in[47]
acq_trigger_in[47] => acq_trigger_out[47].DATAIN
acq_trigger_in[48] => sld_ela_control:ela_control.acq_trigger_in[48]
acq_trigger_in[48] => acq_trigger_out[48].DATAIN
acq_trigger_in[49] => sld_ela_control:ela_control.acq_trigger_in[49]
acq_trigger_in[49] => acq_trigger_out[49].DATAIN
acq_trigger_in[50] => sld_ela_control:ela_control.acq_trigger_in[50]
acq_trigger_in[50] => acq_trigger_out[50].DATAIN
acq_trigger_in[51] => sld_ela_control:ela_control.acq_trigger_in[51]
acq_trigger_in[51] => acq_trigger_out[51].DATAIN
acq_trigger_in[52] => sld_ela_control:ela_control.acq_trigger_in[52]
acq_trigger_in[52] => acq_trigger_out[52].DATAIN
acq_trigger_in[53] => sld_ela_control:ela_control.acq_trigger_in[53]
acq_trigger_in[53] => acq_trigger_out[53].DATAIN
acq_trigger_in[54] => sld_ela_control:ela_control.acq_trigger_in[54]
acq_trigger_in[54] => acq_trigger_out[54].DATAIN
acq_trigger_in[55] => sld_ela_control:ela_control.acq_trigger_in[55]
acq_trigger_in[55] => acq_trigger_out[55].DATAIN
acq_trigger_in[56] => sld_ela_control:ela_control.acq_trigger_in[56]
acq_trigger_in[56] => acq_trigger_out[56].DATAIN
acq_trigger_in[57] => sld_ela_control:ela_control.acq_trigger_in[57]
acq_trigger_in[57] => acq_trigger_out[57].DATAIN
acq_trigger_in[58] => sld_ela_control:ela_control.acq_trigger_in[58]
acq_trigger_in[58] => acq_trigger_out[58].DATAIN
acq_trigger_in[59] => sld_ela_control:ela_control.acq_trigger_in[59]
acq_trigger_in[59] => acq_trigger_out[59].DATAIN
acq_trigger_in[60] => sld_ela_control:ela_control.acq_trigger_in[60]
acq_trigger_in[60] => acq_trigger_out[60].DATAIN
acq_trigger_in[61] => sld_ela_control:ela_control.acq_trigger_in[61]
acq_trigger_in[61] => acq_trigger_out[61].DATAIN
acq_trigger_in[62] => sld_ela_control:ela_control.acq_trigger_in[62]
acq_trigger_in[62] => acq_trigger_out[62].DATAIN
acq_trigger_in[63] => sld_ela_control:ela_control.acq_trigger_in[63]
acq_trigger_in[63] => acq_trigger_out[63].DATAIN
acq_storage_qualifier_in[0] => sld_ela_control:ela_control.storage_qualifier_in[0]
trigger_in => sld_ela_control:ela_control.single_trigger_in
crc[0] => ~NO_FANOUT~
crc[1] => ~NO_FANOUT~
crc[2] => ~NO_FANOUT~
crc[3] => ~NO_FANOUT~
crc[4] => ~NO_FANOUT~
crc[5] => ~NO_FANOUT~
crc[6] => ~NO_FANOUT~
crc[7] => ~NO_FANOUT~
crc[8] => ~NO_FANOUT~
crc[9] => ~NO_FANOUT~
crc[10] => ~NO_FANOUT~
crc[11] => ~NO_FANOUT~
crc[12] => ~NO_FANOUT~
crc[13] => ~NO_FANOUT~
crc[14] => ~NO_FANOUT~
crc[15] => ~NO_FANOUT~
crc[16] => ~NO_FANOUT~
crc[17] => ~NO_FANOUT~
crc[18] => ~NO_FANOUT~
crc[19] => ~NO_FANOUT~
crc[20] => ~NO_FANOUT~
crc[21] => ~NO_FANOUT~
crc[22] => ~NO_FANOUT~
crc[23] => ~NO_FANOUT~
crc[24] => ~NO_FANOUT~
crc[25] => ~NO_FANOUT~
crc[26] => ~NO_FANOUT~
crc[27] => ~NO_FANOUT~
crc[28] => ~NO_FANOUT~
crc[29] => ~NO_FANOUT~
crc[30] => ~NO_FANOUT~
crc[31] => ~NO_FANOUT~
storage_enable => sld_ela_control:ela_control.storage_qualifier_port_in
raw_tck => tdo_crc_val_shift_reg[0].CLK
raw_tck => tdo_crc_val_shift_reg[1].CLK
raw_tck => tdo_crc_val_shift_reg[2].CLK
raw_tck => tdo_crc_val_shift_reg[3].CLK
raw_tck => tdo_crc_val_shift_reg[4].CLK
raw_tck => tdo_crc_val_shift_reg[5].CLK
raw_tck => tdo_crc_val_shift_reg[6].CLK
raw_tck => tdo_crc_val_shift_reg[7].CLK
raw_tck => tdo_crc_val_shift_reg[8].CLK
raw_tck => tdo_crc_val_shift_reg[9].CLK
raw_tck => tdo_crc_val_shift_reg[10].CLK
raw_tck => tdo_crc_val_shift_reg[11].CLK
raw_tck => tdo_crc_val_shift_reg[12].CLK
raw_tck => tdo_crc_val_shift_reg[13].CLK
raw_tck => tdo_crc_val_shift_reg[14].CLK
raw_tck => tdo_crc_val_shift_reg[15].CLK
raw_tck => tdo_crc_len_reg[0].CLK
raw_tck => tdo_crc_len_reg[1].CLK
raw_tck => tdo_crc_len_reg[2].CLK
raw_tck => tdo_crc_len_reg[3].CLK
raw_tck => tdo_crc_len_reg[4].CLK
raw_tck => tdo_crc_len_reg[5].CLK
raw_tck => tdo_crc_len_reg[6].CLK
raw_tck => tdo_crc_len_reg[7].CLK
raw_tck => tdo_crc_len_reg[8].CLK
raw_tck => tdo_crc_len_reg[9].CLK
raw_tck => tdo_crc_len_reg[10].CLK
raw_tck => tdo_crc_len_reg[11].CLK
raw_tck => tdo_crc_len_reg[12].CLK
raw_tck => tdo_crc_len_reg[13].CLK
raw_tck => tdo_crc_len_reg[14].CLK
raw_tck => tdo_crc_len_reg[15].CLK
raw_tck => tdo_crc_len_reg[16].CLK
raw_tck => tdo_crc_len_reg[17].CLK
raw_tck => tdo_crc_len_reg[18].CLK
raw_tck => tdo_crc_len_reg[19].CLK
raw_tck => tdo_crc_len_reg[20].CLK
raw_tck => tdo_crc_len_reg[21].CLK
raw_tck => tdo_crc_len_reg[22].CLK
raw_tck => tdo_crc_len_reg[23].CLK
raw_tck => tdo_crc_len_reg[24].CLK
raw_tck => tdo_crc_len_reg[25].CLK
raw_tck => tdo_crc_len_reg[26].CLK
raw_tck => tdo_crc_len_reg[27].CLK
raw_tck => tdo_crc_len_reg[28].CLK
raw_tck => tdo_crc_len_reg[29].CLK
raw_tck => tdo_crc_len_reg[30].CLK
raw_tck => tdo_crc_len_reg[31].CLK
raw_tck => bypass_reg_out.CLK
raw_tck => reset_all.CLK
raw_tck => sld_ela_control:ela_control.tck
raw_tck => LPM_SHIFTREG:segment_offset_config_deserialize.CLOCK
raw_tck => altsyncram:stp_non_zero_ram_gen:stp_buffer_ram.clock1
raw_tck => altdpram:stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem.outclock
raw_tck => sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst.tck
raw_tck => sld_rom_sr:crc_rom_sr.TCK
raw_tck => LPM_SHIFTREG:status_register.CLOCK
raw_tck => serial_crc_16:tdo_crc_gen:tdo_crc_calc.clk
tdi => tdo_crc_len_reg.DATAB
tdi => tdo_crc_val_shift_reg.DATAB
tdi => sld_ela_control:ela_control.tdi
tdi => sld_rom_sr:crc_rom_sr.TDI
tdi => LPM_SHIFTREG:status_register.SHIFTIN
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:crc_rom_sr.USR1
usr1 => crc_rom_sr_ena.IN0
usr1 => dr_scan.IN0
rti => ~NO_FANOUT~
shift => ~NO_FANOUT~
update => ~NO_FANOUT~
jtag_state_cdr => crc_rom_sr_ena.IN0
jtag_state_cdr => cdr.IN1
jtag_state_sdr => crc_rom_sr_ena.IN1
jtag_state_sdr => sdr.IN1
jtag_state_sdr => sld_rom_sr:crc_rom_sr.SHIFT
jtag_state_e1dr => ~NO_FANOUT~
jtag_state_udr => sld_rom_sr:crc_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => reset_all.IN1
ena => crc_rom_sr_ena.IN1
ena => dr_scan.IN1
ena => bypass_reg_out.ENA
ir_in[0] => reset_instr_on.IN1
ir_in[0] => ir_out[0].DATAIN
ir_in[1] => process_3.IN1
ir_in[1] => status_load_on.IN0
ir_in[1] => sld_ela_control:ela_control.run_instr_on
ir_in[1] => sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst.run_instr_on
ir_in[1] => ir_out[1].DATAIN
ir_in[2] => save_segment_data.IN1
ir_in[2] => sld_ela_control:ela_control.stop_instr_on
ir_in[2] => ir_out[2].DATAIN
ir_in[3] => trigger_setup_ena.IN1
ir_in[3] => tdo_internal.OUTPUTSELECT
ir_in[3] => sld_ela_control:ela_control.load_instr_on
ir_in[3] => ir_out[3].DATAIN
ir_in[4] => process_7.IN0
ir_in[4] => altsyncram:stp_non_zero_ram_gen:stp_buffer_ram.clocken1
ir_in[4] => sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst.offload_instr_on
ir_in[4] => ir_out[4].DATAIN
ir_in[5] => tdo_internal.OUTPUTSELECT
ir_in[5] => ir_out[5].DATAIN
ir_in[6] => status_load_on.IN1
ir_in[6] => sld_ela_control:ela_control.status_instr_on
ir_in[6] => ir_out[6].DATAIN
ir_in[7] => process_7.IN1
ir_in[7] => altdpram:stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem.outclocken
ir_in[7] => sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst.offload_ex_instr_on
ir_in[7] => ir_out[7].DATAIN
ir_in[8] => tdo_internal.OUTPUTSELECT
ir_in[8] => process_0.IN1
ir_in[8] => process_0.IN1
ir_in[8] => ir_out[8].DATAIN
ir_in[9] => tdo_internal.OUTPUTSELECT
ir_in[9] => ir_out[9].DATAIN
ir_in[9] => tdo_crc_gen.IN1
ir_in[9] => tdo_crc_val_shift_reg[4].ENA
ir_in[9] => tdo_crc_val_shift_reg[3].ENA
ir_in[9] => tdo_crc_val_shift_reg[2].ENA
ir_in[9] => tdo_crc_val_shift_reg[1].ENA
ir_in[9] => tdo_crc_val_shift_reg[0].ENA
ir_in[9] => tdo_crc_val_shift_reg[5].ENA
ir_in[9] => tdo_crc_val_shift_reg[6].ENA
ir_in[9] => tdo_crc_val_shift_reg[7].ENA
ir_in[9] => tdo_crc_val_shift_reg[8].ENA
ir_in[9] => tdo_crc_val_shift_reg[9].ENA
ir_in[9] => tdo_crc_val_shift_reg[10].ENA
ir_in[9] => tdo_crc_val_shift_reg[11].ENA
ir_in[9] => tdo_crc_val_shift_reg[12].ENA
ir_in[9] => tdo_crc_val_shift_reg[13].ENA
ir_in[9] => tdo_crc_val_shift_reg[14].ENA
ir_in[9] => tdo_crc_val_shift_reg[15].ENA
ir_out[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
ir_out[8] <= ir_in[8].DB_MAX_OUTPUT_PORT_TYPE
ir_out[9] <= ir_in[9].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo_internal.DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[0] <= acq_data_in[0].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[1] <= acq_data_in[1].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[2] <= acq_data_in[2].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[3] <= acq_data_in[3].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[4] <= acq_data_in[4].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[5] <= acq_data_in[5].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[6] <= acq_data_in[6].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[7] <= acq_data_in[7].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[8] <= acq_data_in[8].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[9] <= acq_data_in[9].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[10] <= acq_data_in[10].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[11] <= acq_data_in[11].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[12] <= acq_data_in[12].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[13] <= acq_data_in[13].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[14] <= acq_data_in[14].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[15] <= acq_data_in[15].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[16] <= acq_data_in[16].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[17] <= acq_data_in[17].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[18] <= acq_data_in[18].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[19] <= acq_data_in[19].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[20] <= acq_data_in[20].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[21] <= acq_data_in[21].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[22] <= acq_data_in[22].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[23] <= acq_data_in[23].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[24] <= acq_data_in[24].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[25] <= acq_data_in[25].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[26] <= acq_data_in[26].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[27] <= acq_data_in[27].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[28] <= acq_data_in[28].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[29] <= acq_data_in[29].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[30] <= acq_data_in[30].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[31] <= acq_data_in[31].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[32] <= acq_data_in[32].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[33] <= acq_data_in[33].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[34] <= acq_data_in[34].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[35] <= acq_data_in[35].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[36] <= acq_data_in[36].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[37] <= acq_data_in[37].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[38] <= acq_data_in[38].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[39] <= acq_data_in[39].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[40] <= acq_data_in[40].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[41] <= acq_data_in[41].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[42] <= acq_data_in[42].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[43] <= acq_data_in[43].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[44] <= acq_data_in[44].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[45] <= acq_data_in[45].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[46] <= acq_data_in[46].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[47] <= acq_data_in[47].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[48] <= acq_data_in[48].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[49] <= acq_data_in[49].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[50] <= acq_data_in[50].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[51] <= acq_data_in[51].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[52] <= acq_data_in[52].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[53] <= acq_data_in[53].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[54] <= acq_data_in[54].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[55] <= acq_data_in[55].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[56] <= acq_data_in[56].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[57] <= acq_data_in[57].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[58] <= acq_data_in[58].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[59] <= acq_data_in[59].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[60] <= acq_data_in[60].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[61] <= acq_data_in[61].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[62] <= acq_data_in[62].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[63] <= acq_data_in[63].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[0] <= acq_trigger_in[0].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[1] <= acq_trigger_in[1].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[2] <= acq_trigger_in[2].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[3] <= acq_trigger_in[3].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[4] <= acq_trigger_in[4].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[5] <= acq_trigger_in[5].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[6] <= acq_trigger_in[6].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[7] <= acq_trigger_in[7].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[8] <= acq_trigger_in[8].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[9] <= acq_trigger_in[9].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[10] <= acq_trigger_in[10].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[11] <= acq_trigger_in[11].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[12] <= acq_trigger_in[12].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[13] <= acq_trigger_in[13].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[14] <= acq_trigger_in[14].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[15] <= acq_trigger_in[15].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[16] <= acq_trigger_in[16].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[17] <= acq_trigger_in[17].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[18] <= acq_trigger_in[18].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[19] <= acq_trigger_in[19].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[20] <= acq_trigger_in[20].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[21] <= acq_trigger_in[21].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[22] <= acq_trigger_in[22].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[23] <= acq_trigger_in[23].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[24] <= acq_trigger_in[24].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[25] <= acq_trigger_in[25].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[26] <= acq_trigger_in[26].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[27] <= acq_trigger_in[27].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[28] <= acq_trigger_in[28].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[29] <= acq_trigger_in[29].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[30] <= acq_trigger_in[30].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[31] <= acq_trigger_in[31].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[32] <= acq_trigger_in[32].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[33] <= acq_trigger_in[33].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[34] <= acq_trigger_in[34].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[35] <= acq_trigger_in[35].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[36] <= acq_trigger_in[36].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[37] <= acq_trigger_in[37].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[38] <= acq_trigger_in[38].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[39] <= acq_trigger_in[39].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[40] <= acq_trigger_in[40].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[41] <= acq_trigger_in[41].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[42] <= acq_trigger_in[42].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[43] <= acq_trigger_in[43].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[44] <= acq_trigger_in[44].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[45] <= acq_trigger_in[45].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[46] <= acq_trigger_in[46].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[47] <= acq_trigger_in[47].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[48] <= acq_trigger_in[48].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[49] <= acq_trigger_in[49].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[50] <= acq_trigger_in[50].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[51] <= acq_trigger_in[51].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[52] <= acq_trigger_in[52].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[53] <= acq_trigger_in[53].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[54] <= acq_trigger_in[54].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[55] <= acq_trigger_in[55].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[56] <= acq_trigger_in[56].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[57] <= acq_trigger_in[57].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[58] <= acq_trigger_in[58].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[59] <= acq_trigger_in[59].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[60] <= acq_trigger_in[60].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[61] <= acq_trigger_in[61].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[62] <= acq_trigger_in[62].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[63] <= acq_trigger_in[63].DB_MAX_OUTPUT_PORT_TYPE
trigger_out <= trigger_out_ff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control
tck => LPM_SHIFTREG:trigger_config_deserialize.CLOCK
tck => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.tck
tck => sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.config_clk
tdi => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.setup_bit_in
sdr => trigger_setup_ena.IN0
reset_all => LPM_SHIFTREG:trigger_config_deserialize.ACLR
reset_all => run.ACLR
reset_all => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.reset_all
reset_all => sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.reset
load_instr_on => trigger_setup_ena.IN1
run_instr_on => run.IN0
pwr_up_run_instr_on => run.IN1
status_instr_on => ~NO_FANOUT~
stop_instr_on => ~NO_FANOUT~
acq_clk => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.acq_clk
acq_clk => run.CLK
acq_clk => sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.acq_clk
acq_trigger_in[0] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[0]
acq_trigger_in[1] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[1]
acq_trigger_in[2] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[2]
acq_trigger_in[3] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[3]
acq_trigger_in[4] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[4]
acq_trigger_in[5] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[5]
acq_trigger_in[6] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[6]
acq_trigger_in[7] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[7]
acq_trigger_in[8] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[8]
acq_trigger_in[9] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[9]
acq_trigger_in[10] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[10]
acq_trigger_in[11] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[11]
acq_trigger_in[12] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[12]
acq_trigger_in[13] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[13]
acq_trigger_in[14] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[14]
acq_trigger_in[15] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[15]
acq_trigger_in[16] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[16]
acq_trigger_in[17] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[17]
acq_trigger_in[18] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[18]
acq_trigger_in[19] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[19]
acq_trigger_in[20] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[20]
acq_trigger_in[21] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[21]
acq_trigger_in[22] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[22]
acq_trigger_in[23] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[23]
acq_trigger_in[24] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[24]
acq_trigger_in[25] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[25]
acq_trigger_in[26] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[26]
acq_trigger_in[27] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[27]
acq_trigger_in[28] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[28]
acq_trigger_in[29] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[29]
acq_trigger_in[30] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[30]
acq_trigger_in[31] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[31]
acq_trigger_in[32] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[32]
acq_trigger_in[33] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[33]
acq_trigger_in[34] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[34]
acq_trigger_in[35] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[35]
acq_trigger_in[36] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[36]
acq_trigger_in[37] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[37]
acq_trigger_in[38] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[38]
acq_trigger_in[39] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[39]
acq_trigger_in[40] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[40]
acq_trigger_in[41] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[41]
acq_trigger_in[42] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[42]
acq_trigger_in[43] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[43]
acq_trigger_in[44] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[44]
acq_trigger_in[45] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[45]
acq_trigger_in[46] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[46]
acq_trigger_in[47] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[47]
acq_trigger_in[48] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[48]
acq_trigger_in[49] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[49]
acq_trigger_in[50] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[50]
acq_trigger_in[51] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[51]
acq_trigger_in[52] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[52]
acq_trigger_in[53] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[53]
acq_trigger_in[54] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[54]
acq_trigger_in[55] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[55]
acq_trigger_in[56] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[56]
acq_trigger_in[57] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[57]
acq_trigger_in[58] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[58]
acq_trigger_in[59] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[59]
acq_trigger_in[60] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[60]
acq_trigger_in[61] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[61]
acq_trigger_in[62] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[62]
acq_trigger_in[63] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[63]
single_trigger_in => ~NO_FANOUT~
storage_qualifier_port_in => ~NO_FANOUT~
storage_qualifier_in[0] => ~NO_FANOUT~
valid_data_ready => run.IN1
trigger_out_hps => ~NO_FANOUT~
trigger_setup_bit_out <= LPM_SHIFTREG:trigger_config_deserialize.SHIFTOUT
segment_trigger <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.segment_trigger
final_trigger <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.final_trigger
use_post_fill_count <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.use_post_fill_count
post_fill_count[0] <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.post_fill_count[0]
post_fill_count[1] <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.post_fill_count[1]
post_fill_count[2] <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.post_fill_count[2]
post_fill_count[3] <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.post_fill_count[3]
post_fill_count[4] <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.post_fill_count[4]
post_fill_count[5] <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.post_fill_count[5]
post_fill_count[6] <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.post_fill_count[6]
post_fill_count[7] <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.post_fill_count[7]
post_fill_count[8] <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.post_fill_count[8]
post_fill_count[9] <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.post_fill_count[9]
current_state[0] <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.current_state[0]
current_state[1] <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.current_state[1]
current_state[2] <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.current_state[2]
current_state[3] <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.current_state[3]
current_state[4] <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.current_state[4]
current_state[5] <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.current_state[5]
current_state[6] <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.current_state[6]
current_state[7] <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.current_state[7]
current_state[8] <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.current_state[8]
current_state[9] <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.current_state[9]
current_state[10] <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.current_state[10]
trigger_out_mode[0] <= LPM_SHIFTREG:trigger_config_deserialize.Q[0]
current_resource_value[0] <= <GND>
buffer_enable_out <= <VCC>


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|LPM_SHIFTREG:trigger_config_deserialize
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[3].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm
tck => LPM_SHIFTREG:trigger_condition_deserialize.CLOCK
setup_ena => LPM_SHIFTREG:trigger_condition_deserialize.ENABLE
setup_bit_in => LPM_SHIFTREG:trigger_condition_deserialize.SHIFTIN
reset_all => LPM_SHIFTREG:trigger_condition_deserialize.ACLR
acq_clk => sld_mbpmg:trigger_modules_gen:0:trigger_match.acq_clk
data_in[0] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[0]
data_in[1] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[1]
data_in[2] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[2]
data_in[3] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[3]
data_in[4] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[4]
data_in[5] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[5]
data_in[6] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[6]
data_in[7] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[7]
data_in[8] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[8]
data_in[9] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[9]
data_in[10] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[10]
data_in[11] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[11]
data_in[12] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[12]
data_in[13] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[13]
data_in[14] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[14]
data_in[15] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[15]
data_in[16] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[16]
data_in[17] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[17]
data_in[18] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[18]
data_in[19] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[19]
data_in[20] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[20]
data_in[21] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[21]
data_in[22] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[22]
data_in[23] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[23]
data_in[24] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[24]
data_in[25] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[25]
data_in[26] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[26]
data_in[27] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[27]
data_in[28] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[28]
data_in[29] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[29]
data_in[30] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[30]
data_in[31] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[31]
data_in[32] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[32]
data_in[33] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[33]
data_in[34] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[34]
data_in[35] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[35]
data_in[36] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[36]
data_in[37] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[37]
data_in[38] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[38]
data_in[39] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[39]
data_in[40] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[40]
data_in[41] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[41]
data_in[42] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[42]
data_in[43] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[43]
data_in[44] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[44]
data_in[45] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[45]
data_in[46] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[46]
data_in[47] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[47]
data_in[48] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[48]
data_in[49] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[49]
data_in[50] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[50]
data_in[51] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[51]
data_in[52] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[52]
data_in[53] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[53]
data_in[54] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[54]
data_in[55] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[55]
data_in[56] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[56]
data_in[57] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[57]
data_in[58] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[58]
data_in[59] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[59]
data_in[60] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[60]
data_in[61] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[61]
data_in[62] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[62]
data_in[63] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[63]
setup_bit_out <= LPM_SHIFTREG:trigger_condition_deserialize.SHIFTOUT
trigger_level_match_out[0] <= sld_mbpmg:trigger_modules_gen:0:trigger_match.match_out


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[48] => _.IN1
data[49] => _.IN1
data[50] => _.IN1
data[51] => _.IN1
data[52] => _.IN1
data[53] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[56] => _.IN1
data[57] => _.IN1
data[58] => _.IN1
data[59] => _.IN1
data[60] => _.IN1
data[61] => _.IN1
data[62] => _.IN1
data[63] => _.IN1
data[64] => _.IN1
data[65] => _.IN1
data[66] => _.IN1
data[67] => _.IN1
data[68] => _.IN1
data[69] => _.IN1
data[70] => _.IN1
data[71] => _.IN1
data[72] => _.IN1
data[73] => _.IN1
data[74] => _.IN1
data[75] => _.IN1
data[76] => _.IN1
data[77] => _.IN1
data[78] => _.IN1
data[79] => _.IN1
data[80] => _.IN1
data[81] => _.IN1
data[82] => _.IN1
data[83] => _.IN1
data[84] => _.IN1
data[85] => _.IN1
data[86] => _.IN1
data[87] => _.IN1
data[88] => _.IN1
data[89] => _.IN1
data[90] => _.IN1
data[91] => _.IN1
data[92] => _.IN1
data[93] => _.IN1
data[94] => _.IN1
data[95] => _.IN1
data[96] => _.IN1
data[97] => _.IN1
data[98] => _.IN1
data[99] => _.IN1
data[100] => _.IN1
data[101] => _.IN1
data[102] => _.IN1
data[103] => _.IN1
data[104] => _.IN1
data[105] => _.IN1
data[106] => _.IN1
data[107] => _.IN1
data[108] => _.IN1
data[109] => _.IN1
data[110] => _.IN1
data[111] => _.IN1
data[112] => _.IN1
data[113] => _.IN1
data[114] => _.IN1
data[115] => _.IN1
data[116] => _.IN1
data[117] => _.IN1
data[118] => _.IN1
data[119] => _.IN1
data[120] => _.IN1
data[121] => _.IN1
data[122] => _.IN1
data[123] => _.IN1
data[124] => _.IN1
data[125] => _.IN1
data[126] => _.IN1
data[127] => _.IN1
data[128] => _.IN1
data[129] => _.IN1
data[130] => _.IN1
data[131] => _.IN1
data[132] => _.IN1
data[133] => _.IN1
data[134] => _.IN1
data[135] => _.IN1
data[136] => _.IN1
data[137] => _.IN1
data[138] => _.IN1
data[139] => _.IN1
data[140] => _.IN1
data[141] => _.IN1
data[142] => _.IN1
data[143] => _.IN1
data[144] => _.IN1
data[145] => _.IN1
data[146] => _.IN1
data[147] => _.IN1
data[148] => _.IN1
data[149] => _.IN1
data[150] => _.IN1
data[151] => _.IN1
data[152] => _.IN1
data[153] => _.IN1
data[154] => _.IN1
data[155] => _.IN1
data[156] => _.IN1
data[157] => _.IN1
data[158] => _.IN1
data[159] => _.IN1
data[160] => _.IN1
data[161] => _.IN1
data[162] => _.IN1
data[163] => _.IN1
data[164] => _.IN1
data[165] => _.IN1
data[166] => _.IN1
data[167] => _.IN1
data[168] => _.IN1
data[169] => _.IN1
data[170] => _.IN1
data[171] => _.IN1
data[172] => _.IN1
data[173] => _.IN1
data[174] => _.IN1
data[175] => _.IN1
data[176] => _.IN1
data[177] => _.IN1
data[178] => _.IN1
data[179] => _.IN1
data[180] => _.IN1
data[181] => _.IN1
data[182] => _.IN1
data[183] => _.IN1
data[184] => _.IN1
data[185] => _.IN1
data[186] => _.IN1
data[187] => _.IN1
data[188] => _.IN1
data[189] => _.IN1
data[190] => _.IN1
data[191] => _.IN1
clock => dffs[191].CLK
clock => dffs[190].CLK
clock => dffs[189].CLK
clock => dffs[188].CLK
clock => dffs[187].CLK
clock => dffs[186].CLK
clock => dffs[185].CLK
clock => dffs[184].CLK
clock => dffs[183].CLK
clock => dffs[182].CLK
clock => dffs[181].CLK
clock => dffs[180].CLK
clock => dffs[179].CLK
clock => dffs[178].CLK
clock => dffs[177].CLK
clock => dffs[176].CLK
clock => dffs[175].CLK
clock => dffs[174].CLK
clock => dffs[173].CLK
clock => dffs[172].CLK
clock => dffs[171].CLK
clock => dffs[170].CLK
clock => dffs[169].CLK
clock => dffs[168].CLK
clock => dffs[167].CLK
clock => dffs[166].CLK
clock => dffs[165].CLK
clock => dffs[164].CLK
clock => dffs[163].CLK
clock => dffs[162].CLK
clock => dffs[161].CLK
clock => dffs[160].CLK
clock => dffs[159].CLK
clock => dffs[158].CLK
clock => dffs[157].CLK
clock => dffs[156].CLK
clock => dffs[155].CLK
clock => dffs[154].CLK
clock => dffs[153].CLK
clock => dffs[152].CLK
clock => dffs[151].CLK
clock => dffs[150].CLK
clock => dffs[149].CLK
clock => dffs[148].CLK
clock => dffs[147].CLK
clock => dffs[146].CLK
clock => dffs[145].CLK
clock => dffs[144].CLK
clock => dffs[143].CLK
clock => dffs[142].CLK
clock => dffs[141].CLK
clock => dffs[140].CLK
clock => dffs[139].CLK
clock => dffs[138].CLK
clock => dffs[137].CLK
clock => dffs[136].CLK
clock => dffs[135].CLK
clock => dffs[134].CLK
clock => dffs[133].CLK
clock => dffs[132].CLK
clock => dffs[131].CLK
clock => dffs[130].CLK
clock => dffs[129].CLK
clock => dffs[128].CLK
clock => dffs[127].CLK
clock => dffs[126].CLK
clock => dffs[125].CLK
clock => dffs[124].CLK
clock => dffs[123].CLK
clock => dffs[122].CLK
clock => dffs[121].CLK
clock => dffs[120].CLK
clock => dffs[119].CLK
clock => dffs[118].CLK
clock => dffs[117].CLK
clock => dffs[116].CLK
clock => dffs[115].CLK
clock => dffs[114].CLK
clock => dffs[113].CLK
clock => dffs[112].CLK
clock => dffs[111].CLK
clock => dffs[110].CLK
clock => dffs[109].CLK
clock => dffs[108].CLK
clock => dffs[107].CLK
clock => dffs[106].CLK
clock => dffs[105].CLK
clock => dffs[104].CLK
clock => dffs[103].CLK
clock => dffs[102].CLK
clock => dffs[101].CLK
clock => dffs[100].CLK
clock => dffs[99].CLK
clock => dffs[98].CLK
clock => dffs[97].CLK
clock => dffs[96].CLK
clock => dffs[95].CLK
clock => dffs[94].CLK
clock => dffs[93].CLK
clock => dffs[92].CLK
clock => dffs[91].CLK
clock => dffs[90].CLK
clock => dffs[89].CLK
clock => dffs[88].CLK
clock => dffs[87].CLK
clock => dffs[86].CLK
clock => dffs[85].CLK
clock => dffs[84].CLK
clock => dffs[83].CLK
clock => dffs[82].CLK
clock => dffs[81].CLK
clock => dffs[80].CLK
clock => dffs[79].CLK
clock => dffs[78].CLK
clock => dffs[77].CLK
clock => dffs[76].CLK
clock => dffs[75].CLK
clock => dffs[74].CLK
clock => dffs[73].CLK
clock => dffs[72].CLK
clock => dffs[71].CLK
clock => dffs[70].CLK
clock => dffs[69].CLK
clock => dffs[68].CLK
clock => dffs[67].CLK
clock => dffs[66].CLK
clock => dffs[65].CLK
clock => dffs[64].CLK
clock => dffs[63].CLK
clock => dffs[62].CLK
clock => dffs[61].CLK
clock => dffs[60].CLK
clock => dffs[59].CLK
clock => dffs[58].CLK
clock => dffs[57].CLK
clock => dffs[56].CLK
clock => dffs[55].CLK
clock => dffs[54].CLK
clock => dffs[53].CLK
clock => dffs[52].CLK
clock => dffs[51].CLK
clock => dffs[50].CLK
clock => dffs[49].CLK
clock => dffs[48].CLK
clock => dffs[47].CLK
clock => dffs[46].CLK
clock => dffs[45].CLK
clock => dffs[44].CLK
clock => dffs[43].CLK
clock => dffs[42].CLK
clock => dffs[41].CLK
clock => dffs[40].CLK
clock => dffs[39].CLK
clock => dffs[38].CLK
clock => dffs[37].CLK
clock => dffs[36].CLK
clock => dffs[35].CLK
clock => dffs[34].CLK
clock => dffs[33].CLK
clock => dffs[32].CLK
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[191].ENA
enable => dffs[190].ENA
enable => dffs[189].ENA
enable => dffs[188].ENA
enable => dffs[187].ENA
enable => dffs[186].ENA
enable => dffs[185].ENA
enable => dffs[184].ENA
enable => dffs[183].ENA
enable => dffs[182].ENA
enable => dffs[181].ENA
enable => dffs[180].ENA
enable => dffs[179].ENA
enable => dffs[178].ENA
enable => dffs[177].ENA
enable => dffs[176].ENA
enable => dffs[175].ENA
enable => dffs[174].ENA
enable => dffs[173].ENA
enable => dffs[172].ENA
enable => dffs[171].ENA
enable => dffs[170].ENA
enable => dffs[169].ENA
enable => dffs[168].ENA
enable => dffs[167].ENA
enable => dffs[166].ENA
enable => dffs[165].ENA
enable => dffs[164].ENA
enable => dffs[163].ENA
enable => dffs[162].ENA
enable => dffs[161].ENA
enable => dffs[160].ENA
enable => dffs[159].ENA
enable => dffs[158].ENA
enable => dffs[157].ENA
enable => dffs[156].ENA
enable => dffs[155].ENA
enable => dffs[154].ENA
enable => dffs[153].ENA
enable => dffs[152].ENA
enable => dffs[151].ENA
enable => dffs[150].ENA
enable => dffs[149].ENA
enable => dffs[148].ENA
enable => dffs[147].ENA
enable => dffs[146].ENA
enable => dffs[145].ENA
enable => dffs[144].ENA
enable => dffs[143].ENA
enable => dffs[142].ENA
enable => dffs[141].ENA
enable => dffs[140].ENA
enable => dffs[139].ENA
enable => dffs[138].ENA
enable => dffs[137].ENA
enable => dffs[136].ENA
enable => dffs[135].ENA
enable => dffs[134].ENA
enable => dffs[133].ENA
enable => dffs[132].ENA
enable => dffs[131].ENA
enable => dffs[130].ENA
enable => dffs[129].ENA
enable => dffs[128].ENA
enable => dffs[127].ENA
enable => dffs[126].ENA
enable => dffs[125].ENA
enable => dffs[124].ENA
enable => dffs[123].ENA
enable => dffs[122].ENA
enable => dffs[121].ENA
enable => dffs[120].ENA
enable => dffs[119].ENA
enable => dffs[118].ENA
enable => dffs[117].ENA
enable => dffs[116].ENA
enable => dffs[115].ENA
enable => dffs[114].ENA
enable => dffs[113].ENA
enable => dffs[112].ENA
enable => dffs[111].ENA
enable => dffs[110].ENA
enable => dffs[109].ENA
enable => dffs[108].ENA
enable => dffs[107].ENA
enable => dffs[106].ENA
enable => dffs[105].ENA
enable => dffs[104].ENA
enable => dffs[103].ENA
enable => dffs[102].ENA
enable => dffs[101].ENA
enable => dffs[100].ENA
enable => dffs[99].ENA
enable => dffs[98].ENA
enable => dffs[97].ENA
enable => dffs[96].ENA
enable => dffs[95].ENA
enable => dffs[94].ENA
enable => dffs[93].ENA
enable => dffs[92].ENA
enable => dffs[91].ENA
enable => dffs[90].ENA
enable => dffs[89].ENA
enable => dffs[88].ENA
enable => dffs[87].ENA
enable => dffs[86].ENA
enable => dffs[85].ENA
enable => dffs[84].ENA
enable => dffs[83].ENA
enable => dffs[82].ENA
enable => dffs[81].ENA
enable => dffs[80].ENA
enable => dffs[79].ENA
enable => dffs[78].ENA
enable => dffs[77].ENA
enable => dffs[76].ENA
enable => dffs[75].ENA
enable => dffs[74].ENA
enable => dffs[73].ENA
enable => dffs[72].ENA
enable => dffs[71].ENA
enable => dffs[70].ENA
enable => dffs[69].ENA
enable => dffs[68].ENA
enable => dffs[67].ENA
enable => dffs[66].ENA
enable => dffs[65].ENA
enable => dffs[64].ENA
enable => dffs[63].ENA
enable => dffs[62].ENA
enable => dffs[61].ENA
enable => dffs[60].ENA
enable => dffs[59].ENA
enable => dffs[58].ENA
enable => dffs[57].ENA
enable => dffs[56].ENA
enable => dffs[55].ENA
enable => dffs[54].ENA
enable => dffs[53].ENA
enable => dffs[52].ENA
enable => dffs[51].ENA
enable => dffs[50].ENA
enable => dffs[49].ENA
enable => dffs[48].ENA
enable => dffs[47].ENA
enable => dffs[46].ENA
enable => dffs[45].ENA
enable => dffs[44].ENA
enable => dffs[43].ENA
enable => dffs[42].ENA
enable => dffs[41].ENA
enable => dffs[40].ENA
enable => dffs[39].ENA
enable => dffs[38].ENA
enable => dffs[37].ENA
enable => dffs[36].ENA
enable => dffs[35].ENA
enable => dffs[34].ENA
enable => dffs[33].ENA
enable => dffs[32].ENA
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[191].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dffs[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dffs[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dffs[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dffs[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dffs[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dffs[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dffs[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= dffs[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= dffs[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= dffs[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= dffs[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= dffs[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= dffs[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= dffs[38].DB_MAX_OUTPUT_PORT_TYPE
q[39] <= dffs[39].DB_MAX_OUTPUT_PORT_TYPE
q[40] <= dffs[40].DB_MAX_OUTPUT_PORT_TYPE
q[41] <= dffs[41].DB_MAX_OUTPUT_PORT_TYPE
q[42] <= dffs[42].DB_MAX_OUTPUT_PORT_TYPE
q[43] <= dffs[43].DB_MAX_OUTPUT_PORT_TYPE
q[44] <= dffs[44].DB_MAX_OUTPUT_PORT_TYPE
q[45] <= dffs[45].DB_MAX_OUTPUT_PORT_TYPE
q[46] <= dffs[46].DB_MAX_OUTPUT_PORT_TYPE
q[47] <= dffs[47].DB_MAX_OUTPUT_PORT_TYPE
q[48] <= dffs[48].DB_MAX_OUTPUT_PORT_TYPE
q[49] <= dffs[49].DB_MAX_OUTPUT_PORT_TYPE
q[50] <= dffs[50].DB_MAX_OUTPUT_PORT_TYPE
q[51] <= dffs[51].DB_MAX_OUTPUT_PORT_TYPE
q[52] <= dffs[52].DB_MAX_OUTPUT_PORT_TYPE
q[53] <= dffs[53].DB_MAX_OUTPUT_PORT_TYPE
q[54] <= dffs[54].DB_MAX_OUTPUT_PORT_TYPE
q[55] <= dffs[55].DB_MAX_OUTPUT_PORT_TYPE
q[56] <= dffs[56].DB_MAX_OUTPUT_PORT_TYPE
q[57] <= dffs[57].DB_MAX_OUTPUT_PORT_TYPE
q[58] <= dffs[58].DB_MAX_OUTPUT_PORT_TYPE
q[59] <= dffs[59].DB_MAX_OUTPUT_PORT_TYPE
q[60] <= dffs[60].DB_MAX_OUTPUT_PORT_TYPE
q[61] <= dffs[61].DB_MAX_OUTPUT_PORT_TYPE
q[62] <= dffs[62].DB_MAX_OUTPUT_PORT_TYPE
q[63] <= dffs[63].DB_MAX_OUTPUT_PORT_TYPE
q[64] <= dffs[64].DB_MAX_OUTPUT_PORT_TYPE
q[65] <= dffs[65].DB_MAX_OUTPUT_PORT_TYPE
q[66] <= dffs[66].DB_MAX_OUTPUT_PORT_TYPE
q[67] <= dffs[67].DB_MAX_OUTPUT_PORT_TYPE
q[68] <= dffs[68].DB_MAX_OUTPUT_PORT_TYPE
q[69] <= dffs[69].DB_MAX_OUTPUT_PORT_TYPE
q[70] <= dffs[70].DB_MAX_OUTPUT_PORT_TYPE
q[71] <= dffs[71].DB_MAX_OUTPUT_PORT_TYPE
q[72] <= dffs[72].DB_MAX_OUTPUT_PORT_TYPE
q[73] <= dffs[73].DB_MAX_OUTPUT_PORT_TYPE
q[74] <= dffs[74].DB_MAX_OUTPUT_PORT_TYPE
q[75] <= dffs[75].DB_MAX_OUTPUT_PORT_TYPE
q[76] <= dffs[76].DB_MAX_OUTPUT_PORT_TYPE
q[77] <= dffs[77].DB_MAX_OUTPUT_PORT_TYPE
q[78] <= dffs[78].DB_MAX_OUTPUT_PORT_TYPE
q[79] <= dffs[79].DB_MAX_OUTPUT_PORT_TYPE
q[80] <= dffs[80].DB_MAX_OUTPUT_PORT_TYPE
q[81] <= dffs[81].DB_MAX_OUTPUT_PORT_TYPE
q[82] <= dffs[82].DB_MAX_OUTPUT_PORT_TYPE
q[83] <= dffs[83].DB_MAX_OUTPUT_PORT_TYPE
q[84] <= dffs[84].DB_MAX_OUTPUT_PORT_TYPE
q[85] <= dffs[85].DB_MAX_OUTPUT_PORT_TYPE
q[86] <= dffs[86].DB_MAX_OUTPUT_PORT_TYPE
q[87] <= dffs[87].DB_MAX_OUTPUT_PORT_TYPE
q[88] <= dffs[88].DB_MAX_OUTPUT_PORT_TYPE
q[89] <= dffs[89].DB_MAX_OUTPUT_PORT_TYPE
q[90] <= dffs[90].DB_MAX_OUTPUT_PORT_TYPE
q[91] <= dffs[91].DB_MAX_OUTPUT_PORT_TYPE
q[92] <= dffs[92].DB_MAX_OUTPUT_PORT_TYPE
q[93] <= dffs[93].DB_MAX_OUTPUT_PORT_TYPE
q[94] <= dffs[94].DB_MAX_OUTPUT_PORT_TYPE
q[95] <= dffs[95].DB_MAX_OUTPUT_PORT_TYPE
q[96] <= dffs[96].DB_MAX_OUTPUT_PORT_TYPE
q[97] <= dffs[97].DB_MAX_OUTPUT_PORT_TYPE
q[98] <= dffs[98].DB_MAX_OUTPUT_PORT_TYPE
q[99] <= dffs[99].DB_MAX_OUTPUT_PORT_TYPE
q[100] <= dffs[100].DB_MAX_OUTPUT_PORT_TYPE
q[101] <= dffs[101].DB_MAX_OUTPUT_PORT_TYPE
q[102] <= dffs[102].DB_MAX_OUTPUT_PORT_TYPE
q[103] <= dffs[103].DB_MAX_OUTPUT_PORT_TYPE
q[104] <= dffs[104].DB_MAX_OUTPUT_PORT_TYPE
q[105] <= dffs[105].DB_MAX_OUTPUT_PORT_TYPE
q[106] <= dffs[106].DB_MAX_OUTPUT_PORT_TYPE
q[107] <= dffs[107].DB_MAX_OUTPUT_PORT_TYPE
q[108] <= dffs[108].DB_MAX_OUTPUT_PORT_TYPE
q[109] <= dffs[109].DB_MAX_OUTPUT_PORT_TYPE
q[110] <= dffs[110].DB_MAX_OUTPUT_PORT_TYPE
q[111] <= dffs[111].DB_MAX_OUTPUT_PORT_TYPE
q[112] <= dffs[112].DB_MAX_OUTPUT_PORT_TYPE
q[113] <= dffs[113].DB_MAX_OUTPUT_PORT_TYPE
q[114] <= dffs[114].DB_MAX_OUTPUT_PORT_TYPE
q[115] <= dffs[115].DB_MAX_OUTPUT_PORT_TYPE
q[116] <= dffs[116].DB_MAX_OUTPUT_PORT_TYPE
q[117] <= dffs[117].DB_MAX_OUTPUT_PORT_TYPE
q[118] <= dffs[118].DB_MAX_OUTPUT_PORT_TYPE
q[119] <= dffs[119].DB_MAX_OUTPUT_PORT_TYPE
q[120] <= dffs[120].DB_MAX_OUTPUT_PORT_TYPE
q[121] <= dffs[121].DB_MAX_OUTPUT_PORT_TYPE
q[122] <= dffs[122].DB_MAX_OUTPUT_PORT_TYPE
q[123] <= dffs[123].DB_MAX_OUTPUT_PORT_TYPE
q[124] <= dffs[124].DB_MAX_OUTPUT_PORT_TYPE
q[125] <= dffs[125].DB_MAX_OUTPUT_PORT_TYPE
q[126] <= dffs[126].DB_MAX_OUTPUT_PORT_TYPE
q[127] <= dffs[127].DB_MAX_OUTPUT_PORT_TYPE
q[128] <= dffs[128].DB_MAX_OUTPUT_PORT_TYPE
q[129] <= dffs[129].DB_MAX_OUTPUT_PORT_TYPE
q[130] <= dffs[130].DB_MAX_OUTPUT_PORT_TYPE
q[131] <= dffs[131].DB_MAX_OUTPUT_PORT_TYPE
q[132] <= dffs[132].DB_MAX_OUTPUT_PORT_TYPE
q[133] <= dffs[133].DB_MAX_OUTPUT_PORT_TYPE
q[134] <= dffs[134].DB_MAX_OUTPUT_PORT_TYPE
q[135] <= dffs[135].DB_MAX_OUTPUT_PORT_TYPE
q[136] <= dffs[136].DB_MAX_OUTPUT_PORT_TYPE
q[137] <= dffs[137].DB_MAX_OUTPUT_PORT_TYPE
q[138] <= dffs[138].DB_MAX_OUTPUT_PORT_TYPE
q[139] <= dffs[139].DB_MAX_OUTPUT_PORT_TYPE
q[140] <= dffs[140].DB_MAX_OUTPUT_PORT_TYPE
q[141] <= dffs[141].DB_MAX_OUTPUT_PORT_TYPE
q[142] <= dffs[142].DB_MAX_OUTPUT_PORT_TYPE
q[143] <= dffs[143].DB_MAX_OUTPUT_PORT_TYPE
q[144] <= dffs[144].DB_MAX_OUTPUT_PORT_TYPE
q[145] <= dffs[145].DB_MAX_OUTPUT_PORT_TYPE
q[146] <= dffs[146].DB_MAX_OUTPUT_PORT_TYPE
q[147] <= dffs[147].DB_MAX_OUTPUT_PORT_TYPE
q[148] <= dffs[148].DB_MAX_OUTPUT_PORT_TYPE
q[149] <= dffs[149].DB_MAX_OUTPUT_PORT_TYPE
q[150] <= dffs[150].DB_MAX_OUTPUT_PORT_TYPE
q[151] <= dffs[151].DB_MAX_OUTPUT_PORT_TYPE
q[152] <= dffs[152].DB_MAX_OUTPUT_PORT_TYPE
q[153] <= dffs[153].DB_MAX_OUTPUT_PORT_TYPE
q[154] <= dffs[154].DB_MAX_OUTPUT_PORT_TYPE
q[155] <= dffs[155].DB_MAX_OUTPUT_PORT_TYPE
q[156] <= dffs[156].DB_MAX_OUTPUT_PORT_TYPE
q[157] <= dffs[157].DB_MAX_OUTPUT_PORT_TYPE
q[158] <= dffs[158].DB_MAX_OUTPUT_PORT_TYPE
q[159] <= dffs[159].DB_MAX_OUTPUT_PORT_TYPE
q[160] <= dffs[160].DB_MAX_OUTPUT_PORT_TYPE
q[161] <= dffs[161].DB_MAX_OUTPUT_PORT_TYPE
q[162] <= dffs[162].DB_MAX_OUTPUT_PORT_TYPE
q[163] <= dffs[163].DB_MAX_OUTPUT_PORT_TYPE
q[164] <= dffs[164].DB_MAX_OUTPUT_PORT_TYPE
q[165] <= dffs[165].DB_MAX_OUTPUT_PORT_TYPE
q[166] <= dffs[166].DB_MAX_OUTPUT_PORT_TYPE
q[167] <= dffs[167].DB_MAX_OUTPUT_PORT_TYPE
q[168] <= dffs[168].DB_MAX_OUTPUT_PORT_TYPE
q[169] <= dffs[169].DB_MAX_OUTPUT_PORT_TYPE
q[170] <= dffs[170].DB_MAX_OUTPUT_PORT_TYPE
q[171] <= dffs[171].DB_MAX_OUTPUT_PORT_TYPE
q[172] <= dffs[172].DB_MAX_OUTPUT_PORT_TYPE
q[173] <= dffs[173].DB_MAX_OUTPUT_PORT_TYPE
q[174] <= dffs[174].DB_MAX_OUTPUT_PORT_TYPE
q[175] <= dffs[175].DB_MAX_OUTPUT_PORT_TYPE
q[176] <= dffs[176].DB_MAX_OUTPUT_PORT_TYPE
q[177] <= dffs[177].DB_MAX_OUTPUT_PORT_TYPE
q[178] <= dffs[178].DB_MAX_OUTPUT_PORT_TYPE
q[179] <= dffs[179].DB_MAX_OUTPUT_PORT_TYPE
q[180] <= dffs[180].DB_MAX_OUTPUT_PORT_TYPE
q[181] <= dffs[181].DB_MAX_OUTPUT_PORT_TYPE
q[182] <= dffs[182].DB_MAX_OUTPUT_PORT_TYPE
q[183] <= dffs[183].DB_MAX_OUTPUT_PORT_TYPE
q[184] <= dffs[184].DB_MAX_OUTPUT_PORT_TYPE
q[185] <= dffs[185].DB_MAX_OUTPUT_PORT_TYPE
q[186] <= dffs[186].DB_MAX_OUTPUT_PORT_TYPE
q[187] <= dffs[187].DB_MAX_OUTPUT_PORT_TYPE
q[188] <= dffs[188].DB_MAX_OUTPUT_PORT_TYPE
q[189] <= dffs[189].DB_MAX_OUTPUT_PORT_TYPE
q[190] <= dffs[190].DB_MAX_OUTPUT_PORT_TYPE
q[191] <= dffs[191].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:63:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:62:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:61:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:60:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:59:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:58:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:57:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:56:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:55:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:54:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:53:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:52:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:51:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:50:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:49:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:48:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:47:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:46:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:45:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:44:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:43:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:42:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:41:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:40:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:39:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:38:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:37:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:36:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:35:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:34:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:33:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:32:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:31:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:30:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:29:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:28:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:27:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:26:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:25:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:24:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:23:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:22:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:21:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:20:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:19:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:18:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:17:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:16:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:15:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:14:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:13:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:12:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:11:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:10:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:9:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:8:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:7:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:6:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:5:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:4:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:3:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:2:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:1:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:0:sm1.acq_clk
data_in[0] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:0:sm1.data_in
data_in[1] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:1:sm1.data_in
data_in[2] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:2:sm1.data_in
data_in[3] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:3:sm1.data_in
data_in[4] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:4:sm1.data_in
data_in[5] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:5:sm1.data_in
data_in[6] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:6:sm1.data_in
data_in[7] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:7:sm1.data_in
data_in[8] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:8:sm1.data_in
data_in[9] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:9:sm1.data_in
data_in[10] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:10:sm1.data_in
data_in[11] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:11:sm1.data_in
data_in[12] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:12:sm1.data_in
data_in[13] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:13:sm1.data_in
data_in[14] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:14:sm1.data_in
data_in[15] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:15:sm1.data_in
data_in[16] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:16:sm1.data_in
data_in[17] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:17:sm1.data_in
data_in[18] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:18:sm1.data_in
data_in[19] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:19:sm1.data_in
data_in[20] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:20:sm1.data_in
data_in[21] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:21:sm1.data_in
data_in[22] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:22:sm1.data_in
data_in[23] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:23:sm1.data_in
data_in[24] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:24:sm1.data_in
data_in[25] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:25:sm1.data_in
data_in[26] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:26:sm1.data_in
data_in[27] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:27:sm1.data_in
data_in[28] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:28:sm1.data_in
data_in[29] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:29:sm1.data_in
data_in[30] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:30:sm1.data_in
data_in[31] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:31:sm1.data_in
data_in[32] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:32:sm1.data_in
data_in[33] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:33:sm1.data_in
data_in[34] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:34:sm1.data_in
data_in[35] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:35:sm1.data_in
data_in[36] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:36:sm1.data_in
data_in[37] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:37:sm1.data_in
data_in[38] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:38:sm1.data_in
data_in[39] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:39:sm1.data_in
data_in[40] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:40:sm1.data_in
data_in[41] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:41:sm1.data_in
data_in[42] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:42:sm1.data_in
data_in[43] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:43:sm1.data_in
data_in[44] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:44:sm1.data_in
data_in[45] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:45:sm1.data_in
data_in[46] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:46:sm1.data_in
data_in[47] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:47:sm1.data_in
data_in[48] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:48:sm1.data_in
data_in[49] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:49:sm1.data_in
data_in[50] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:50:sm1.data_in
data_in[51] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:51:sm1.data_in
data_in[52] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:52:sm1.data_in
data_in[53] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:53:sm1.data_in
data_in[54] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:54:sm1.data_in
data_in[55] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:55:sm1.data_in
data_in[56] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:56:sm1.data_in
data_in[57] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:57:sm1.data_in
data_in[58] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:58:sm1.data_in
data_in[59] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:59:sm1.data_in
data_in[60] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:60:sm1.data_in
data_in[61] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:61:sm1.data_in
data_in[62] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:62:sm1.data_in
data_in[63] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:63:sm1.data_in
pattern_in[0] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:0:sm1.lfl
pattern_in[1] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:0:sm1.lfh
pattern_in[2] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:0:sm1.lfe
pattern_in[3] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:1:sm1.lfl
pattern_in[4] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:1:sm1.lfh
pattern_in[5] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:1:sm1.lfe
pattern_in[6] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:2:sm1.lfl
pattern_in[7] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:2:sm1.lfh
pattern_in[8] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:2:sm1.lfe
pattern_in[9] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:3:sm1.lfl
pattern_in[10] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:3:sm1.lfh
pattern_in[11] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:3:sm1.lfe
pattern_in[12] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:4:sm1.lfl
pattern_in[13] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:4:sm1.lfh
pattern_in[14] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:4:sm1.lfe
pattern_in[15] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:5:sm1.lfl
pattern_in[16] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:5:sm1.lfh
pattern_in[17] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:5:sm1.lfe
pattern_in[18] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:6:sm1.lfl
pattern_in[19] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:6:sm1.lfh
pattern_in[20] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:6:sm1.lfe
pattern_in[21] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:7:sm1.lfl
pattern_in[22] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:7:sm1.lfh
pattern_in[23] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:7:sm1.lfe
pattern_in[24] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:8:sm1.lfl
pattern_in[25] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:8:sm1.lfh
pattern_in[26] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:8:sm1.lfe
pattern_in[27] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:9:sm1.lfl
pattern_in[28] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:9:sm1.lfh
pattern_in[29] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:9:sm1.lfe
pattern_in[30] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:10:sm1.lfl
pattern_in[31] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:10:sm1.lfh
pattern_in[32] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:10:sm1.lfe
pattern_in[33] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:11:sm1.lfl
pattern_in[34] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:11:sm1.lfh
pattern_in[35] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:11:sm1.lfe
pattern_in[36] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:12:sm1.lfl
pattern_in[37] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:12:sm1.lfh
pattern_in[38] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:12:sm1.lfe
pattern_in[39] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:13:sm1.lfl
pattern_in[40] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:13:sm1.lfh
pattern_in[41] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:13:sm1.lfe
pattern_in[42] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:14:sm1.lfl
pattern_in[43] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:14:sm1.lfh
pattern_in[44] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:14:sm1.lfe
pattern_in[45] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:15:sm1.lfl
pattern_in[46] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:15:sm1.lfh
pattern_in[47] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:15:sm1.lfe
pattern_in[48] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:16:sm1.lfl
pattern_in[49] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:16:sm1.lfh
pattern_in[50] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:16:sm1.lfe
pattern_in[51] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:17:sm1.lfl
pattern_in[52] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:17:sm1.lfh
pattern_in[53] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:17:sm1.lfe
pattern_in[54] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:18:sm1.lfl
pattern_in[55] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:18:sm1.lfh
pattern_in[56] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:18:sm1.lfe
pattern_in[57] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:19:sm1.lfl
pattern_in[58] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:19:sm1.lfh
pattern_in[59] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:19:sm1.lfe
pattern_in[60] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:20:sm1.lfl
pattern_in[61] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:20:sm1.lfh
pattern_in[62] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:20:sm1.lfe
pattern_in[63] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:21:sm1.lfl
pattern_in[64] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:21:sm1.lfh
pattern_in[65] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:21:sm1.lfe
pattern_in[66] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:22:sm1.lfl
pattern_in[67] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:22:sm1.lfh
pattern_in[68] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:22:sm1.lfe
pattern_in[69] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:23:sm1.lfl
pattern_in[70] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:23:sm1.lfh
pattern_in[71] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:23:sm1.lfe
pattern_in[72] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:24:sm1.lfl
pattern_in[73] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:24:sm1.lfh
pattern_in[74] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:24:sm1.lfe
pattern_in[75] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:25:sm1.lfl
pattern_in[76] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:25:sm1.lfh
pattern_in[77] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:25:sm1.lfe
pattern_in[78] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:26:sm1.lfl
pattern_in[79] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:26:sm1.lfh
pattern_in[80] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:26:sm1.lfe
pattern_in[81] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:27:sm1.lfl
pattern_in[82] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:27:sm1.lfh
pattern_in[83] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:27:sm1.lfe
pattern_in[84] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:28:sm1.lfl
pattern_in[85] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:28:sm1.lfh
pattern_in[86] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:28:sm1.lfe
pattern_in[87] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:29:sm1.lfl
pattern_in[88] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:29:sm1.lfh
pattern_in[89] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:29:sm1.lfe
pattern_in[90] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:30:sm1.lfl
pattern_in[91] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:30:sm1.lfh
pattern_in[92] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:30:sm1.lfe
pattern_in[93] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:31:sm1.lfl
pattern_in[94] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:31:sm1.lfh
pattern_in[95] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:31:sm1.lfe
pattern_in[96] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:32:sm1.lfl
pattern_in[97] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:32:sm1.lfh
pattern_in[98] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:32:sm1.lfe
pattern_in[99] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:33:sm1.lfl
pattern_in[100] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:33:sm1.lfh
pattern_in[101] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:33:sm1.lfe
pattern_in[102] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:34:sm1.lfl
pattern_in[103] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:34:sm1.lfh
pattern_in[104] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:34:sm1.lfe
pattern_in[105] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:35:sm1.lfl
pattern_in[106] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:35:sm1.lfh
pattern_in[107] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:35:sm1.lfe
pattern_in[108] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:36:sm1.lfl
pattern_in[109] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:36:sm1.lfh
pattern_in[110] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:36:sm1.lfe
pattern_in[111] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:37:sm1.lfl
pattern_in[112] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:37:sm1.lfh
pattern_in[113] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:37:sm1.lfe
pattern_in[114] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:38:sm1.lfl
pattern_in[115] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:38:sm1.lfh
pattern_in[116] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:38:sm1.lfe
pattern_in[117] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:39:sm1.lfl
pattern_in[118] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:39:sm1.lfh
pattern_in[119] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:39:sm1.lfe
pattern_in[120] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:40:sm1.lfl
pattern_in[121] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:40:sm1.lfh
pattern_in[122] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:40:sm1.lfe
pattern_in[123] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:41:sm1.lfl
pattern_in[124] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:41:sm1.lfh
pattern_in[125] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:41:sm1.lfe
pattern_in[126] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:42:sm1.lfl
pattern_in[127] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:42:sm1.lfh
pattern_in[128] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:42:sm1.lfe
pattern_in[129] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:43:sm1.lfl
pattern_in[130] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:43:sm1.lfh
pattern_in[131] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:43:sm1.lfe
pattern_in[132] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:44:sm1.lfl
pattern_in[133] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:44:sm1.lfh
pattern_in[134] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:44:sm1.lfe
pattern_in[135] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:45:sm1.lfl
pattern_in[136] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:45:sm1.lfh
pattern_in[137] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:45:sm1.lfe
pattern_in[138] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:46:sm1.lfl
pattern_in[139] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:46:sm1.lfh
pattern_in[140] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:46:sm1.lfe
pattern_in[141] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:47:sm1.lfl
pattern_in[142] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:47:sm1.lfh
pattern_in[143] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:47:sm1.lfe
pattern_in[144] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:48:sm1.lfl
pattern_in[145] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:48:sm1.lfh
pattern_in[146] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:48:sm1.lfe
pattern_in[147] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:49:sm1.lfl
pattern_in[148] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:49:sm1.lfh
pattern_in[149] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:49:sm1.lfe
pattern_in[150] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:50:sm1.lfl
pattern_in[151] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:50:sm1.lfh
pattern_in[152] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:50:sm1.lfe
pattern_in[153] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:51:sm1.lfl
pattern_in[154] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:51:sm1.lfh
pattern_in[155] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:51:sm1.lfe
pattern_in[156] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:52:sm1.lfl
pattern_in[157] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:52:sm1.lfh
pattern_in[158] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:52:sm1.lfe
pattern_in[159] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:53:sm1.lfl
pattern_in[160] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:53:sm1.lfh
pattern_in[161] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:53:sm1.lfe
pattern_in[162] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:54:sm1.lfl
pattern_in[163] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:54:sm1.lfh
pattern_in[164] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:54:sm1.lfe
pattern_in[165] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:55:sm1.lfl
pattern_in[166] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:55:sm1.lfh
pattern_in[167] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:55:sm1.lfe
pattern_in[168] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:56:sm1.lfl
pattern_in[169] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:56:sm1.lfh
pattern_in[170] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:56:sm1.lfe
pattern_in[171] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:57:sm1.lfl
pattern_in[172] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:57:sm1.lfh
pattern_in[173] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:57:sm1.lfe
pattern_in[174] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:58:sm1.lfl
pattern_in[175] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:58:sm1.lfh
pattern_in[176] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:58:sm1.lfe
pattern_in[177] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:59:sm1.lfl
pattern_in[178] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:59:sm1.lfh
pattern_in[179] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:59:sm1.lfe
pattern_in[180] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:60:sm1.lfl
pattern_in[181] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:60:sm1.lfh
pattern_in[182] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:60:sm1.lfe
pattern_in[183] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:61:sm1.lfl
pattern_in[184] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:61:sm1.lfh
pattern_in[185] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:61:sm1.lfe
pattern_in[186] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:62:sm1.lfl
pattern_in[187] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:62:sm1.lfh
pattern_in[188] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:62:sm1.lfe
pattern_in[189] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:63:sm1.lfl
pattern_in[190] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:63:sm1.lfh
pattern_in[191] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:63:sm1.lfe
match_out <= all_bits_matched.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity
acq_clk => last_level_delayed.CLK
start_acq => last_level_delayed.ENA
reset => LPM_SHIFTREG:trigger_config_deserialize.ACLR
reset => last_level_delayed.ACLR
condition_met[0] => last_level_delayed.DATAIN
config_in => LPM_SHIFTREG:trigger_config_deserialize.SHIFTIN
config_enable => LPM_SHIFTREG:trigger_config_deserialize.ENABLE
config_clk => LPM_SHIFTREG:trigger_config_deserialize.CLOCK
use_post_fill_count <= <GND>
post_fill_count[0] <= <VCC>
post_fill_count[1] <= <GND>
post_fill_count[2] <= <GND>
post_fill_count[3] <= <GND>
post_fill_count[4] <= <GND>
post_fill_count[5] <= <GND>
post_fill_count[6] <= <GND>
post_fill_count[7] <= <GND>
post_fill_count[8] <= <GND>
post_fill_count[9] <= <GND>
current_state[0] <= <GND>
current_state[1] <= <GND>
current_state[2] <= <GND>
current_state[3] <= <GND>
current_state[4] <= <GND>
current_state[5] <= <GND>
current_state[6] <= <GND>
current_state[7] <= <GND>
current_state[8] <= <GND>
current_state[9] <= <GND>
current_state[10] <= <GND>
segment_trigger <= cascade_drop.DB_MAX_OUTPUT_PORT_TYPE
final_trigger <= <GND>
config_out <= LPM_SHIFTREG:trigger_config_deserialize.SHIFTOUT


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|LPM_SHIFTREG:trigger_config_deserialize
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[9].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst
clk => modified_post_count[0].CLK
clk => modified_post_count[1].CLK
clk => modified_post_count[2].CLK
clk => modified_post_count[3].CLK
clk => modified_post_count[4].CLK
clk => modified_post_count[5].CLK
clk => modified_post_count[6].CLK
clk => modified_post_count[7].CLK
clk => modified_post_count[8].CLK
clk => modified_post_count[9].CLK
clk => modified_post_count[10].CLK
clk => last_buffer_write_address_sig[0].CLK
clk => last_buffer_write_address_sig[1].CLK
clk => last_buffer_write_address_sig[2].CLK
clk => last_buffer_write_address_sig[3].CLK
clk => last_buffer_write_address_sig[4].CLK
clk => last_buffer_write_address_sig[5].CLK
clk => last_buffer_write_address_sig[6].CLK
clk => last_buffer_write_address_sig[7].CLK
clk => last_buffer_write_address_sig[8].CLK
clk => last_buffer_write_address_sig[9].CLK
clk => is_buffer_wrapped_once_sig.CLK
clk => final_trigger_set.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => \buffer_manager:collecting_post_data_var.CLK
clk => \buffer_manager:segment_shift_var.CLK
clk => \buffer_manager:done.CLK
clk => \buffer_manager:is_buffer_wrapped.CLK
clk => \buffer_manager:last_trigger_address_var[0].CLK
clk => \buffer_manager:last_trigger_address_var[1].CLK
clk => \buffer_manager:last_trigger_address_var[2].CLK
clk => \buffer_manager:last_trigger_address_var[3].CLK
clk => \buffer_manager:last_trigger_address_var[4].CLK
clk => \buffer_manager:last_trigger_address_var[5].CLK
clk => \buffer_manager:last_trigger_address_var[6].CLK
clk => \buffer_manager:last_trigger_address_var[7].CLK
clk => \buffer_manager:last_trigger_address_var[8].CLK
clk => \buffer_manager:last_trigger_address_var[9].CLK
clk => \buffer_manager:next_address[0].CLK
clk => \buffer_manager:next_address[1].CLK
clk => \buffer_manager:next_address[2].CLK
clk => \buffer_manager:next_address[3].CLK
clk => \buffer_manager:next_address[4].CLK
clk => \buffer_manager:next_address[5].CLK
clk => \buffer_manager:next_address[6].CLK
clk => \buffer_manager:next_address[7].CLK
clk => \buffer_manager:next_address[8].CLK
clk => \buffer_manager:next_address[9].CLK
clk => \buffer_manager:offset_count[0].CLK
clk => \buffer_manager:offset_count[1].CLK
clk => \buffer_manager:offset_count[2].CLK
clk => \buffer_manager:offset_count[3].CLK
clk => \buffer_manager:offset_count[4].CLK
clk => \buffer_manager:offset_count[5].CLK
clk => \buffer_manager:offset_count[6].CLK
clk => \buffer_manager:offset_count[7].CLK
clk => \buffer_manager:offset_count[8].CLK
clk => \buffer_manager:offset_count[9].CLK
clk => \buffer_manager:base_address[0].CLK
clk_ena => ~NO_FANOUT~
run => modified_post_count[6].ENA
run => modified_post_count[5].ENA
run => modified_post_count[4].ENA
run => modified_post_count[3].ENA
run => modified_post_count[2].ENA
run => modified_post_count[1].ENA
run => modified_post_count[0].ENA
run => modified_post_count[7].ENA
run => modified_post_count[8].ENA
run => modified_post_count[9].ENA
run => modified_post_count[10].ENA
run => last_buffer_write_address_sig[0].ENA
run => last_buffer_write_address_sig[1].ENA
run => last_buffer_write_address_sig[2].ENA
run => last_buffer_write_address_sig[3].ENA
run => last_buffer_write_address_sig[4].ENA
run => last_buffer_write_address_sig[5].ENA
run => last_buffer_write_address_sig[6].ENA
run => last_buffer_write_address_sig[7].ENA
run => last_buffer_write_address_sig[8].ENA
run => last_buffer_write_address_sig[9].ENA
run => is_buffer_wrapped_once_sig.ENA
run => final_trigger_set.ENA
run => counter[0].ENA
run => counter[1].ENA
run => counter[2].ENA
run => counter[3].ENA
run => counter[4].ENA
run => counter[5].ENA
run => counter[6].ENA
run => counter[7].ENA
run => counter[8].ENA
run => counter[9].ENA
run => counter[10].ENA
run => \buffer_manager:collecting_post_data_var.ENA
run => \buffer_manager:segment_shift_var.ENA
run => \buffer_manager:done.ENA
run => \buffer_manager:is_buffer_wrapped.ENA
run => \buffer_manager:last_trigger_address_var[0].ENA
run => \buffer_manager:last_trigger_address_var[1].ENA
run => \buffer_manager:last_trigger_address_var[2].ENA
run => \buffer_manager:last_trigger_address_var[3].ENA
run => \buffer_manager:last_trigger_address_var[4].ENA
run => \buffer_manager:last_trigger_address_var[5].ENA
run => \buffer_manager:last_trigger_address_var[6].ENA
run => \buffer_manager:last_trigger_address_var[7].ENA
run => \buffer_manager:last_trigger_address_var[8].ENA
run => \buffer_manager:last_trigger_address_var[9].ENA
run => \buffer_manager:next_address[0].ENA
run => \buffer_manager:next_address[1].ENA
run => \buffer_manager:next_address[2].ENA
run => \buffer_manager:next_address[3].ENA
run => \buffer_manager:next_address[4].ENA
run => \buffer_manager:next_address[5].ENA
run => \buffer_manager:next_address[6].ENA
run => \buffer_manager:next_address[7].ENA
run => \buffer_manager:next_address[8].ENA
run => \buffer_manager:next_address[9].ENA
run => \buffer_manager:offset_count[0].ENA
run => \buffer_manager:offset_count[1].ENA
run => \buffer_manager:offset_count[2].ENA
run => \buffer_manager:offset_count[3].ENA
run => \buffer_manager:offset_count[4].ENA
run => \buffer_manager:offset_count[5].ENA
run => \buffer_manager:offset_count[6].ENA
run => \buffer_manager:offset_count[7].ENA
run => \buffer_manager:offset_count[8].ENA
run => \buffer_manager:offset_count[9].ENA
run => \buffer_manager:base_address[0].ENA
reset => modified_post_count[0].PRESET
reset => modified_post_count[1].PRESET
reset => modified_post_count[2].PRESET
reset => modified_post_count[3].PRESET
reset => modified_post_count[4].PRESET
reset => modified_post_count[5].PRESET
reset => modified_post_count[6].PRESET
reset => modified_post_count[7].PRESET
reset => modified_post_count[8].PRESET
reset => modified_post_count[9].PRESET
reset => modified_post_count[10].PRESET
reset => last_buffer_write_address_sig[0].ACLR
reset => last_buffer_write_address_sig[1].ACLR
reset => last_buffer_write_address_sig[2].ACLR
reset => last_buffer_write_address_sig[3].ACLR
reset => last_buffer_write_address_sig[4].ACLR
reset => last_buffer_write_address_sig[5].ACLR
reset => last_buffer_write_address_sig[6].ACLR
reset => last_buffer_write_address_sig[7].ACLR
reset => last_buffer_write_address_sig[8].ACLR
reset => last_buffer_write_address_sig[9].ACLR
reset => is_buffer_wrapped_once_sig.ACLR
reset => final_trigger_set.ACLR
reset => counter[0].ACLR
reset => counter[1].ACLR
reset => counter[2].ACLR
reset => counter[3].ACLR
reset => counter[4].ACLR
reset => counter[5].ACLR
reset => counter[6].ACLR
reset => counter[7].ACLR
reset => counter[8].ACLR
reset => counter[9].ACLR
reset => counter[10].ACLR
reset => \buffer_manager:collecting_post_data_var.ACLR
reset => \buffer_manager:segment_shift_var.ACLR
reset => \buffer_manager:done.ACLR
reset => \buffer_manager:is_buffer_wrapped.ACLR
reset => \buffer_manager:last_trigger_address_var[0].ACLR
reset => \buffer_manager:last_trigger_address_var[1].ACLR
reset => \buffer_manager:last_trigger_address_var[2].ACLR
reset => \buffer_manager:last_trigger_address_var[3].ACLR
reset => \buffer_manager:last_trigger_address_var[4].ACLR
reset => \buffer_manager:last_trigger_address_var[5].ACLR
reset => \buffer_manager:last_trigger_address_var[6].ACLR
reset => \buffer_manager:last_trigger_address_var[7].ACLR
reset => \buffer_manager:last_trigger_address_var[8].ACLR
reset => \buffer_manager:last_trigger_address_var[9].ACLR
reset => \buffer_manager:next_address[0].ACLR
reset => \buffer_manager:next_address[1].ACLR
reset => \buffer_manager:next_address[2].ACLR
reset => \buffer_manager:next_address[3].ACLR
reset => \buffer_manager:next_address[4].ACLR
reset => \buffer_manager:next_address[5].ACLR
reset => \buffer_manager:next_address[6].ACLR
reset => \buffer_manager:next_address[7].ACLR
reset => \buffer_manager:next_address[8].ACLR
reset => \buffer_manager:next_address[9].ACLR
reset => \buffer_manager:offset_count[0].ACLR
reset => \buffer_manager:offset_count[1].ACLR
reset => \buffer_manager:offset_count[2].ACLR
reset => \buffer_manager:offset_count[3].ACLR
reset => \buffer_manager:offset_count[4].ACLR
reset => \buffer_manager:offset_count[5].ACLR
reset => \buffer_manager:offset_count[6].ACLR
reset => \buffer_manager:offset_count[7].ACLR
reset => \buffer_manager:offset_count[8].ACLR
reset => \buffer_manager:offset_count[9].ACLR
reset => \buffer_manager:base_address[0].ACLR
final_trigger => process_0.IN0
final_trigger => process_0.IN1
segment_trigger => process_0.IN1
address[0] <= \buffer_manager:next_address[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= \buffer_manager:next_address[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= \buffer_manager:next_address[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= \buffer_manager:next_address[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= \buffer_manager:next_address[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= \buffer_manager:next_address[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= \buffer_manager:next_address[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= \buffer_manager:next_address[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= \buffer_manager:next_address[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= \buffer_manager:next_address[9].DB_MAX_OUTPUT_PORT_TYPE
write_enable <= \buffer_manager:done.DB_MAX_OUTPUT_PORT_TYPE
post_count[0] => Add0.IN20
post_count[1] => Add0.IN19
post_count[2] => Add0.IN18
post_count[3] => Add0.IN17
post_count[4] => Add0.IN16
post_count[5] => Add0.IN15
post_count[6] => Add0.IN14
post_count[7] => Add0.IN13
post_count[8] => Add0.IN12
post_count[9] => Add0.IN11
require_wrap => next_segment.OUTPUTSELECT
require_wrap => modified_post_count.OUTPUTSELECT
require_wrap => modified_post_count.OUTPUTSELECT
require_wrap => modified_post_count.OUTPUTSELECT
require_wrap => modified_post_count.OUTPUTSELECT
require_wrap => modified_post_count.OUTPUTSELECT
require_wrap => modified_post_count.OUTPUTSELECT
require_wrap => modified_post_count.OUTPUTSELECT
require_wrap => modified_post_count.OUTPUTSELECT
require_wrap => modified_post_count.OUTPUTSELECT
require_wrap => modified_post_count.OUTPUTSELECT
require_wrap => modified_post_count.OUTPUTSELECT
require_wrap => process_0.IN1
require_wrap => process_0.IN1
buffer_stop_full => final_trigger_set.OUTPUTSELECT
current_segment[0] <= \buffer_manager:base_address[0].DB_MAX_OUTPUT_PORT_TYPE
current_offset[0] <= \buffer_manager:offset_count[0].DB_MAX_OUTPUT_PORT_TYPE
current_offset[1] <= \buffer_manager:offset_count[1].DB_MAX_OUTPUT_PORT_TYPE
current_offset[2] <= \buffer_manager:offset_count[2].DB_MAX_OUTPUT_PORT_TYPE
current_offset[3] <= \buffer_manager:offset_count[3].DB_MAX_OUTPUT_PORT_TYPE
current_offset[4] <= \buffer_manager:offset_count[4].DB_MAX_OUTPUT_PORT_TYPE
current_offset[5] <= \buffer_manager:offset_count[5].DB_MAX_OUTPUT_PORT_TYPE
current_offset[6] <= \buffer_manager:offset_count[6].DB_MAX_OUTPUT_PORT_TYPE
current_offset[7] <= \buffer_manager:offset_count[7].DB_MAX_OUTPUT_PORT_TYPE
current_offset[8] <= \buffer_manager:offset_count[8].DB_MAX_OUTPUT_PORT_TYPE
current_offset[9] <= \buffer_manager:offset_count[9].DB_MAX_OUTPUT_PORT_TYPE
last_trigger_address[0] <= \buffer_manager:last_trigger_address_var[0].DB_MAX_OUTPUT_PORT_TYPE
last_trigger_address[1] <= \buffer_manager:last_trigger_address_var[1].DB_MAX_OUTPUT_PORT_TYPE
last_trigger_address[2] <= \buffer_manager:last_trigger_address_var[2].DB_MAX_OUTPUT_PORT_TYPE
last_trigger_address[3] <= \buffer_manager:last_trigger_address_var[3].DB_MAX_OUTPUT_PORT_TYPE
last_trigger_address[4] <= \buffer_manager:last_trigger_address_var[4].DB_MAX_OUTPUT_PORT_TYPE
last_trigger_address[5] <= \buffer_manager:last_trigger_address_var[5].DB_MAX_OUTPUT_PORT_TYPE
last_trigger_address[6] <= \buffer_manager:last_trigger_address_var[6].DB_MAX_OUTPUT_PORT_TYPE
last_trigger_address[7] <= \buffer_manager:last_trigger_address_var[7].DB_MAX_OUTPUT_PORT_TYPE
last_trigger_address[8] <= \buffer_manager:last_trigger_address_var[8].DB_MAX_OUTPUT_PORT_TYPE
last_trigger_address[9] <= \buffer_manager:last_trigger_address_var[9].DB_MAX_OUTPUT_PORT_TYPE
segment_wrapped <= \buffer_manager:is_buffer_wrapped.DB_MAX_OUTPUT_PORT_TYPE
segment_shift <= \buffer_manager:segment_shift_var.DB_MAX_OUTPUT_PORT_TYPE
collecting_post_data <= \buffer_manager:collecting_post_data_var.DB_MAX_OUTPUT_PORT_TYPE
last_buffer_write_address[0] <= last_buffer_write_address_sig[0].DB_MAX_OUTPUT_PORT_TYPE
last_buffer_write_address[1] <= last_buffer_write_address_sig[1].DB_MAX_OUTPUT_PORT_TYPE
last_buffer_write_address[2] <= last_buffer_write_address_sig[2].DB_MAX_OUTPUT_PORT_TYPE
last_buffer_write_address[3] <= last_buffer_write_address_sig[3].DB_MAX_OUTPUT_PORT_TYPE
last_buffer_write_address[4] <= last_buffer_write_address_sig[4].DB_MAX_OUTPUT_PORT_TYPE
last_buffer_write_address[5] <= last_buffer_write_address_sig[5].DB_MAX_OUTPUT_PORT_TYPE
last_buffer_write_address[6] <= last_buffer_write_address_sig[6].DB_MAX_OUTPUT_PORT_TYPE
last_buffer_write_address[7] <= last_buffer_write_address_sig[7].DB_MAX_OUTPUT_PORT_TYPE
last_buffer_write_address[8] <= last_buffer_write_address_sig[8].DB_MAX_OUTPUT_PORT_TYPE
last_buffer_write_address[9] <= last_buffer_write_address_sig[9].DB_MAX_OUTPUT_PORT_TYPE
trigger_write_address[0] <= \buffer_manager:last_trigger_address_var[0].DB_MAX_OUTPUT_PORT_TYPE
trigger_write_address[1] <= \buffer_manager:last_trigger_address_var[1].DB_MAX_OUTPUT_PORT_TYPE
trigger_write_address[2] <= \buffer_manager:last_trigger_address_var[2].DB_MAX_OUTPUT_PORT_TYPE
trigger_write_address[3] <= \buffer_manager:last_trigger_address_var[3].DB_MAX_OUTPUT_PORT_TYPE
trigger_write_address[4] <= \buffer_manager:last_trigger_address_var[4].DB_MAX_OUTPUT_PORT_TYPE
trigger_write_address[5] <= \buffer_manager:last_trigger_address_var[5].DB_MAX_OUTPUT_PORT_TYPE
trigger_write_address[6] <= \buffer_manager:last_trigger_address_var[6].DB_MAX_OUTPUT_PORT_TYPE
trigger_write_address[7] <= \buffer_manager:last_trigger_address_var[7].DB_MAX_OUTPUT_PORT_TYPE
trigger_write_address[8] <= \buffer_manager:last_trigger_address_var[8].DB_MAX_OUTPUT_PORT_TYPE
trigger_write_address[9] <= \buffer_manager:last_trigger_address_var[9].DB_MAX_OUTPUT_PORT_TYPE
is_buffer_wrapped_once <= is_buffer_wrapped_once_sig.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LPM_SHIFTREG:segment_offset_config_deserialize
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[9].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram
wren_a => altsyncram_8124:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_8124:auto_generated.data_a[0]
data_a[1] => altsyncram_8124:auto_generated.data_a[1]
data_a[2] => altsyncram_8124:auto_generated.data_a[2]
data_a[3] => altsyncram_8124:auto_generated.data_a[3]
data_a[4] => altsyncram_8124:auto_generated.data_a[4]
data_a[5] => altsyncram_8124:auto_generated.data_a[5]
data_a[6] => altsyncram_8124:auto_generated.data_a[6]
data_a[7] => altsyncram_8124:auto_generated.data_a[7]
data_a[8] => altsyncram_8124:auto_generated.data_a[8]
data_a[9] => altsyncram_8124:auto_generated.data_a[9]
data_a[10] => altsyncram_8124:auto_generated.data_a[10]
data_a[11] => altsyncram_8124:auto_generated.data_a[11]
data_a[12] => altsyncram_8124:auto_generated.data_a[12]
data_a[13] => altsyncram_8124:auto_generated.data_a[13]
data_a[14] => altsyncram_8124:auto_generated.data_a[14]
data_a[15] => altsyncram_8124:auto_generated.data_a[15]
data_a[16] => altsyncram_8124:auto_generated.data_a[16]
data_a[17] => altsyncram_8124:auto_generated.data_a[17]
data_a[18] => altsyncram_8124:auto_generated.data_a[18]
data_a[19] => altsyncram_8124:auto_generated.data_a[19]
data_a[20] => altsyncram_8124:auto_generated.data_a[20]
data_a[21] => altsyncram_8124:auto_generated.data_a[21]
data_a[22] => altsyncram_8124:auto_generated.data_a[22]
data_a[23] => altsyncram_8124:auto_generated.data_a[23]
data_a[24] => altsyncram_8124:auto_generated.data_a[24]
data_a[25] => altsyncram_8124:auto_generated.data_a[25]
data_a[26] => altsyncram_8124:auto_generated.data_a[26]
data_a[27] => altsyncram_8124:auto_generated.data_a[27]
data_a[28] => altsyncram_8124:auto_generated.data_a[28]
data_a[29] => altsyncram_8124:auto_generated.data_a[29]
data_a[30] => altsyncram_8124:auto_generated.data_a[30]
data_a[31] => altsyncram_8124:auto_generated.data_a[31]
data_a[32] => altsyncram_8124:auto_generated.data_a[32]
data_a[33] => altsyncram_8124:auto_generated.data_a[33]
data_a[34] => altsyncram_8124:auto_generated.data_a[34]
data_a[35] => altsyncram_8124:auto_generated.data_a[35]
data_a[36] => altsyncram_8124:auto_generated.data_a[36]
data_a[37] => altsyncram_8124:auto_generated.data_a[37]
data_a[38] => altsyncram_8124:auto_generated.data_a[38]
data_a[39] => altsyncram_8124:auto_generated.data_a[39]
data_a[40] => altsyncram_8124:auto_generated.data_a[40]
data_a[41] => altsyncram_8124:auto_generated.data_a[41]
data_a[42] => altsyncram_8124:auto_generated.data_a[42]
data_a[43] => altsyncram_8124:auto_generated.data_a[43]
data_a[44] => altsyncram_8124:auto_generated.data_a[44]
data_a[45] => altsyncram_8124:auto_generated.data_a[45]
data_a[46] => altsyncram_8124:auto_generated.data_a[46]
data_a[47] => altsyncram_8124:auto_generated.data_a[47]
data_a[48] => altsyncram_8124:auto_generated.data_a[48]
data_a[49] => altsyncram_8124:auto_generated.data_a[49]
data_a[50] => altsyncram_8124:auto_generated.data_a[50]
data_a[51] => altsyncram_8124:auto_generated.data_a[51]
data_a[52] => altsyncram_8124:auto_generated.data_a[52]
data_a[53] => altsyncram_8124:auto_generated.data_a[53]
data_a[54] => altsyncram_8124:auto_generated.data_a[54]
data_a[55] => altsyncram_8124:auto_generated.data_a[55]
data_a[56] => altsyncram_8124:auto_generated.data_a[56]
data_a[57] => altsyncram_8124:auto_generated.data_a[57]
data_a[58] => altsyncram_8124:auto_generated.data_a[58]
data_a[59] => altsyncram_8124:auto_generated.data_a[59]
data_a[60] => altsyncram_8124:auto_generated.data_a[60]
data_a[61] => altsyncram_8124:auto_generated.data_a[61]
data_a[62] => altsyncram_8124:auto_generated.data_a[62]
data_a[63] => altsyncram_8124:auto_generated.data_a[63]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
data_b[36] => ~NO_FANOUT~
data_b[37] => ~NO_FANOUT~
data_b[38] => ~NO_FANOUT~
data_b[39] => ~NO_FANOUT~
data_b[40] => ~NO_FANOUT~
data_b[41] => ~NO_FANOUT~
data_b[42] => ~NO_FANOUT~
data_b[43] => ~NO_FANOUT~
data_b[44] => ~NO_FANOUT~
data_b[45] => ~NO_FANOUT~
data_b[46] => ~NO_FANOUT~
data_b[47] => ~NO_FANOUT~
data_b[48] => ~NO_FANOUT~
data_b[49] => ~NO_FANOUT~
data_b[50] => ~NO_FANOUT~
data_b[51] => ~NO_FANOUT~
data_b[52] => ~NO_FANOUT~
data_b[53] => ~NO_FANOUT~
data_b[54] => ~NO_FANOUT~
data_b[55] => ~NO_FANOUT~
data_b[56] => ~NO_FANOUT~
data_b[57] => ~NO_FANOUT~
data_b[58] => ~NO_FANOUT~
data_b[59] => ~NO_FANOUT~
data_b[60] => ~NO_FANOUT~
data_b[61] => ~NO_FANOUT~
data_b[62] => ~NO_FANOUT~
data_b[63] => ~NO_FANOUT~
address_a[0] => altsyncram_8124:auto_generated.address_a[0]
address_a[1] => altsyncram_8124:auto_generated.address_a[1]
address_a[2] => altsyncram_8124:auto_generated.address_a[2]
address_a[3] => altsyncram_8124:auto_generated.address_a[3]
address_a[4] => altsyncram_8124:auto_generated.address_a[4]
address_a[5] => altsyncram_8124:auto_generated.address_a[5]
address_a[6] => altsyncram_8124:auto_generated.address_a[6]
address_a[7] => altsyncram_8124:auto_generated.address_a[7]
address_a[8] => altsyncram_8124:auto_generated.address_a[8]
address_a[9] => altsyncram_8124:auto_generated.address_a[9]
address_b[0] => altsyncram_8124:auto_generated.address_b[0]
address_b[1] => altsyncram_8124:auto_generated.address_b[1]
address_b[2] => altsyncram_8124:auto_generated.address_b[2]
address_b[3] => altsyncram_8124:auto_generated.address_b[3]
address_b[4] => altsyncram_8124:auto_generated.address_b[4]
address_b[5] => altsyncram_8124:auto_generated.address_b[5]
address_b[6] => altsyncram_8124:auto_generated.address_b[6]
address_b[7] => altsyncram_8124:auto_generated.address_b[7]
address_b[8] => altsyncram_8124:auto_generated.address_b[8]
address_b[9] => altsyncram_8124:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_8124:auto_generated.clock0
clock1 => altsyncram_8124:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altsyncram_8124:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_a[36] <= <GND>
q_a[37] <= <GND>
q_a[38] <= <GND>
q_a[39] <= <GND>
q_a[40] <= <GND>
q_a[41] <= <GND>
q_a[42] <= <GND>
q_a[43] <= <GND>
q_a[44] <= <GND>
q_a[45] <= <GND>
q_a[46] <= <GND>
q_a[47] <= <GND>
q_a[48] <= <GND>
q_a[49] <= <GND>
q_a[50] <= <GND>
q_a[51] <= <GND>
q_a[52] <= <GND>
q_a[53] <= <GND>
q_a[54] <= <GND>
q_a[55] <= <GND>
q_a[56] <= <GND>
q_a[57] <= <GND>
q_a[58] <= <GND>
q_a[59] <= <GND>
q_a[60] <= <GND>
q_a[61] <= <GND>
q_a[62] <= <GND>
q_a[63] <= <GND>
q_b[0] <= altsyncram_8124:auto_generated.q_b[0]
q_b[1] <= altsyncram_8124:auto_generated.q_b[1]
q_b[2] <= altsyncram_8124:auto_generated.q_b[2]
q_b[3] <= altsyncram_8124:auto_generated.q_b[3]
q_b[4] <= altsyncram_8124:auto_generated.q_b[4]
q_b[5] <= altsyncram_8124:auto_generated.q_b[5]
q_b[6] <= altsyncram_8124:auto_generated.q_b[6]
q_b[7] <= altsyncram_8124:auto_generated.q_b[7]
q_b[8] <= altsyncram_8124:auto_generated.q_b[8]
q_b[9] <= altsyncram_8124:auto_generated.q_b[9]
q_b[10] <= altsyncram_8124:auto_generated.q_b[10]
q_b[11] <= altsyncram_8124:auto_generated.q_b[11]
q_b[12] <= altsyncram_8124:auto_generated.q_b[12]
q_b[13] <= altsyncram_8124:auto_generated.q_b[13]
q_b[14] <= altsyncram_8124:auto_generated.q_b[14]
q_b[15] <= altsyncram_8124:auto_generated.q_b[15]
q_b[16] <= altsyncram_8124:auto_generated.q_b[16]
q_b[17] <= altsyncram_8124:auto_generated.q_b[17]
q_b[18] <= altsyncram_8124:auto_generated.q_b[18]
q_b[19] <= altsyncram_8124:auto_generated.q_b[19]
q_b[20] <= altsyncram_8124:auto_generated.q_b[20]
q_b[21] <= altsyncram_8124:auto_generated.q_b[21]
q_b[22] <= altsyncram_8124:auto_generated.q_b[22]
q_b[23] <= altsyncram_8124:auto_generated.q_b[23]
q_b[24] <= altsyncram_8124:auto_generated.q_b[24]
q_b[25] <= altsyncram_8124:auto_generated.q_b[25]
q_b[26] <= altsyncram_8124:auto_generated.q_b[26]
q_b[27] <= altsyncram_8124:auto_generated.q_b[27]
q_b[28] <= altsyncram_8124:auto_generated.q_b[28]
q_b[29] <= altsyncram_8124:auto_generated.q_b[29]
q_b[30] <= altsyncram_8124:auto_generated.q_b[30]
q_b[31] <= altsyncram_8124:auto_generated.q_b[31]
q_b[32] <= altsyncram_8124:auto_generated.q_b[32]
q_b[33] <= altsyncram_8124:auto_generated.q_b[33]
q_b[34] <= altsyncram_8124:auto_generated.q_b[34]
q_b[35] <= altsyncram_8124:auto_generated.q_b[35]
q_b[36] <= altsyncram_8124:auto_generated.q_b[36]
q_b[37] <= altsyncram_8124:auto_generated.q_b[37]
q_b[38] <= altsyncram_8124:auto_generated.q_b[38]
q_b[39] <= altsyncram_8124:auto_generated.q_b[39]
q_b[40] <= altsyncram_8124:auto_generated.q_b[40]
q_b[41] <= altsyncram_8124:auto_generated.q_b[41]
q_b[42] <= altsyncram_8124:auto_generated.q_b[42]
q_b[43] <= altsyncram_8124:auto_generated.q_b[43]
q_b[44] <= altsyncram_8124:auto_generated.q_b[44]
q_b[45] <= altsyncram_8124:auto_generated.q_b[45]
q_b[46] <= altsyncram_8124:auto_generated.q_b[46]
q_b[47] <= altsyncram_8124:auto_generated.q_b[47]
q_b[48] <= altsyncram_8124:auto_generated.q_b[48]
q_b[49] <= altsyncram_8124:auto_generated.q_b[49]
q_b[50] <= altsyncram_8124:auto_generated.q_b[50]
q_b[51] <= altsyncram_8124:auto_generated.q_b[51]
q_b[52] <= altsyncram_8124:auto_generated.q_b[52]
q_b[53] <= altsyncram_8124:auto_generated.q_b[53]
q_b[54] <= altsyncram_8124:auto_generated.q_b[54]
q_b[55] <= altsyncram_8124:auto_generated.q_b[55]
q_b[56] <= altsyncram_8124:auto_generated.q_b[56]
q_b[57] <= altsyncram_8124:auto_generated.q_b[57]
q_b[58] <= altsyncram_8124:auto_generated.q_b[58]
q_b[59] <= altsyncram_8124:auto_generated.q_b[59]
q_b[60] <= altsyncram_8124:auto_generated.q_b[60]
q_b[61] <= altsyncram_8124:auto_generated.q_b[61]
q_b[62] <= altsyncram_8124:auto_generated.q_b[62]
q_b[63] <= altsyncram_8124:auto_generated.q_b[63]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[3] => ram_block1a54.PORTBADDR3
address_b[3] => ram_block1a55.PORTBADDR3
address_b[3] => ram_block1a56.PORTBADDR3
address_b[3] => ram_block1a57.PORTBADDR3
address_b[3] => ram_block1a58.PORTBADDR3
address_b[3] => ram_block1a59.PORTBADDR3
address_b[3] => ram_block1a60.PORTBADDR3
address_b[3] => ram_block1a61.PORTBADDR3
address_b[3] => ram_block1a62.PORTBADDR3
address_b[3] => ram_block1a63.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[4] => ram_block1a48.PORTBADDR4
address_b[4] => ram_block1a49.PORTBADDR4
address_b[4] => ram_block1a50.PORTBADDR4
address_b[4] => ram_block1a51.PORTBADDR4
address_b[4] => ram_block1a52.PORTBADDR4
address_b[4] => ram_block1a53.PORTBADDR4
address_b[4] => ram_block1a54.PORTBADDR4
address_b[4] => ram_block1a55.PORTBADDR4
address_b[4] => ram_block1a56.PORTBADDR4
address_b[4] => ram_block1a57.PORTBADDR4
address_b[4] => ram_block1a58.PORTBADDR4
address_b[4] => ram_block1a59.PORTBADDR4
address_b[4] => ram_block1a60.PORTBADDR4
address_b[4] => ram_block1a61.PORTBADDR4
address_b[4] => ram_block1a62.PORTBADDR4
address_b[4] => ram_block1a63.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[5] => ram_block1a40.PORTBADDR5
address_b[5] => ram_block1a41.PORTBADDR5
address_b[5] => ram_block1a42.PORTBADDR5
address_b[5] => ram_block1a43.PORTBADDR5
address_b[5] => ram_block1a44.PORTBADDR5
address_b[5] => ram_block1a45.PORTBADDR5
address_b[5] => ram_block1a46.PORTBADDR5
address_b[5] => ram_block1a47.PORTBADDR5
address_b[5] => ram_block1a48.PORTBADDR5
address_b[5] => ram_block1a49.PORTBADDR5
address_b[5] => ram_block1a50.PORTBADDR5
address_b[5] => ram_block1a51.PORTBADDR5
address_b[5] => ram_block1a52.PORTBADDR5
address_b[5] => ram_block1a53.PORTBADDR5
address_b[5] => ram_block1a54.PORTBADDR5
address_b[5] => ram_block1a55.PORTBADDR5
address_b[5] => ram_block1a56.PORTBADDR5
address_b[5] => ram_block1a57.PORTBADDR5
address_b[5] => ram_block1a58.PORTBADDR5
address_b[5] => ram_block1a59.PORTBADDR5
address_b[5] => ram_block1a60.PORTBADDR5
address_b[5] => ram_block1a61.PORTBADDR5
address_b[5] => ram_block1a62.PORTBADDR5
address_b[5] => ram_block1a63.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[6] => ram_block1a40.PORTBADDR6
address_b[6] => ram_block1a41.PORTBADDR6
address_b[6] => ram_block1a42.PORTBADDR6
address_b[6] => ram_block1a43.PORTBADDR6
address_b[6] => ram_block1a44.PORTBADDR6
address_b[6] => ram_block1a45.PORTBADDR6
address_b[6] => ram_block1a46.PORTBADDR6
address_b[6] => ram_block1a47.PORTBADDR6
address_b[6] => ram_block1a48.PORTBADDR6
address_b[6] => ram_block1a49.PORTBADDR6
address_b[6] => ram_block1a50.PORTBADDR6
address_b[6] => ram_block1a51.PORTBADDR6
address_b[6] => ram_block1a52.PORTBADDR6
address_b[6] => ram_block1a53.PORTBADDR6
address_b[6] => ram_block1a54.PORTBADDR6
address_b[6] => ram_block1a55.PORTBADDR6
address_b[6] => ram_block1a56.PORTBADDR6
address_b[6] => ram_block1a57.PORTBADDR6
address_b[6] => ram_block1a58.PORTBADDR6
address_b[6] => ram_block1a59.PORTBADDR6
address_b[6] => ram_block1a60.PORTBADDR6
address_b[6] => ram_block1a61.PORTBADDR6
address_b[6] => ram_block1a62.PORTBADDR6
address_b[6] => ram_block1a63.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
address_b[7] => ram_block1a40.PORTBADDR7
address_b[7] => ram_block1a41.PORTBADDR7
address_b[7] => ram_block1a42.PORTBADDR7
address_b[7] => ram_block1a43.PORTBADDR7
address_b[7] => ram_block1a44.PORTBADDR7
address_b[7] => ram_block1a45.PORTBADDR7
address_b[7] => ram_block1a46.PORTBADDR7
address_b[7] => ram_block1a47.PORTBADDR7
address_b[7] => ram_block1a48.PORTBADDR7
address_b[7] => ram_block1a49.PORTBADDR7
address_b[7] => ram_block1a50.PORTBADDR7
address_b[7] => ram_block1a51.PORTBADDR7
address_b[7] => ram_block1a52.PORTBADDR7
address_b[7] => ram_block1a53.PORTBADDR7
address_b[7] => ram_block1a54.PORTBADDR7
address_b[7] => ram_block1a55.PORTBADDR7
address_b[7] => ram_block1a56.PORTBADDR7
address_b[7] => ram_block1a57.PORTBADDR7
address_b[7] => ram_block1a58.PORTBADDR7
address_b[7] => ram_block1a59.PORTBADDR7
address_b[7] => ram_block1a60.PORTBADDR7
address_b[7] => ram_block1a61.PORTBADDR7
address_b[7] => ram_block1a62.PORTBADDR7
address_b[7] => ram_block1a63.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[8] => ram_block1a36.PORTBADDR8
address_b[8] => ram_block1a37.PORTBADDR8
address_b[8] => ram_block1a38.PORTBADDR8
address_b[8] => ram_block1a39.PORTBADDR8
address_b[8] => ram_block1a40.PORTBADDR8
address_b[8] => ram_block1a41.PORTBADDR8
address_b[8] => ram_block1a42.PORTBADDR8
address_b[8] => ram_block1a43.PORTBADDR8
address_b[8] => ram_block1a44.PORTBADDR8
address_b[8] => ram_block1a45.PORTBADDR8
address_b[8] => ram_block1a46.PORTBADDR8
address_b[8] => ram_block1a47.PORTBADDR8
address_b[8] => ram_block1a48.PORTBADDR8
address_b[8] => ram_block1a49.PORTBADDR8
address_b[8] => ram_block1a50.PORTBADDR8
address_b[8] => ram_block1a51.PORTBADDR8
address_b[8] => ram_block1a52.PORTBADDR8
address_b[8] => ram_block1a53.PORTBADDR8
address_b[8] => ram_block1a54.PORTBADDR8
address_b[8] => ram_block1a55.PORTBADDR8
address_b[8] => ram_block1a56.PORTBADDR8
address_b[8] => ram_block1a57.PORTBADDR8
address_b[8] => ram_block1a58.PORTBADDR8
address_b[8] => ram_block1a59.PORTBADDR8
address_b[8] => ram_block1a60.PORTBADDR8
address_b[8] => ram_block1a61.PORTBADDR8
address_b[8] => ram_block1a62.PORTBADDR8
address_b[8] => ram_block1a63.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
address_b[9] => ram_block1a36.PORTBADDR9
address_b[9] => ram_block1a37.PORTBADDR9
address_b[9] => ram_block1a38.PORTBADDR9
address_b[9] => ram_block1a39.PORTBADDR9
address_b[9] => ram_block1a40.PORTBADDR9
address_b[9] => ram_block1a41.PORTBADDR9
address_b[9] => ram_block1a42.PORTBADDR9
address_b[9] => ram_block1a43.PORTBADDR9
address_b[9] => ram_block1a44.PORTBADDR9
address_b[9] => ram_block1a45.PORTBADDR9
address_b[9] => ram_block1a46.PORTBADDR9
address_b[9] => ram_block1a47.PORTBADDR9
address_b[9] => ram_block1a48.PORTBADDR9
address_b[9] => ram_block1a49.PORTBADDR9
address_b[9] => ram_block1a50.PORTBADDR9
address_b[9] => ram_block1a51.PORTBADDR9
address_b[9] => ram_block1a52.PORTBADDR9
address_b[9] => ram_block1a53.PORTBADDR9
address_b[9] => ram_block1a54.PORTBADDR9
address_b[9] => ram_block1a55.PORTBADDR9
address_b[9] => ram_block1a56.PORTBADDR9
address_b[9] => ram_block1a57.PORTBADDR9
address_b[9] => ram_block1a58.PORTBADDR9
address_b[9] => ram_block1a59.PORTBADDR9
address_b[9] => ram_block1a60.PORTBADDR9
address_b[9] => ram_block1a61.PORTBADDR9
address_b[9] => ram_block1a62.PORTBADDR9
address_b[9] => ram_block1a63.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clock1 => ram_block1a44.CLK1
clock1 => ram_block1a45.CLK1
clock1 => ram_block1a46.CLK1
clock1 => ram_block1a47.CLK1
clock1 => ram_block1a48.CLK1
clock1 => ram_block1a49.CLK1
clock1 => ram_block1a50.CLK1
clock1 => ram_block1a51.CLK1
clock1 => ram_block1a52.CLK1
clock1 => ram_block1a53.CLK1
clock1 => ram_block1a54.CLK1
clock1 => ram_block1a55.CLK1
clock1 => ram_block1a56.CLK1
clock1 => ram_block1a57.CLK1
clock1 => ram_block1a58.CLK1
clock1 => ram_block1a59.CLK1
clock1 => ram_block1a60.CLK1
clock1 => ram_block1a61.CLK1
clock1 => ram_block1a62.CLK1
clock1 => ram_block1a63.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
clocken1 => ram_block1a37.ENA1
clocken1 => ram_block1a38.ENA1
clocken1 => ram_block1a39.ENA1
clocken1 => ram_block1a40.ENA1
clocken1 => ram_block1a41.ENA1
clocken1 => ram_block1a42.ENA1
clocken1 => ram_block1a43.ENA1
clocken1 => ram_block1a44.ENA1
clocken1 => ram_block1a45.ENA1
clocken1 => ram_block1a46.ENA1
clocken1 => ram_block1a47.ENA1
clocken1 => ram_block1a48.ENA1
clocken1 => ram_block1a49.ENA1
clocken1 => ram_block1a50.ENA1
clocken1 => ram_block1a51.ENA1
clocken1 => ram_block1a52.ENA1
clocken1 => ram_block1a53.ENA1
clocken1 => ram_block1a54.ENA1
clocken1 => ram_block1a55.ENA1
clocken1 => ram_block1a56.ENA1
clocken1 => ram_block1a57.ENA1
clocken1 => ram_block1a58.ENA1
clocken1 => ram_block1a59.ENA1
clocken1 => ram_block1a60.ENA1
clocken1 => ram_block1a61.ENA1
clocken1 => ram_block1a62.ENA1
clocken1 => ram_block1a63.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
q_b[44] <= ram_block1a44.PORTBDATAOUT
q_b[45] <= ram_block1a45.PORTBDATAOUT
q_b[46] <= ram_block1a46.PORTBDATAOUT
q_b[47] <= ram_block1a47.PORTBDATAOUT
q_b[48] <= ram_block1a48.PORTBDATAOUT
q_b[49] <= ram_block1a49.PORTBDATAOUT
q_b[50] <= ram_block1a50.PORTBDATAOUT
q_b[51] <= ram_block1a51.PORTBDATAOUT
q_b[52] <= ram_block1a52.PORTBDATAOUT
q_b[53] <= ram_block1a53.PORTBDATAOUT
q_b[54] <= ram_block1a54.PORTBDATAOUT
q_b[55] <= ram_block1a55.PORTBDATAOUT
q_b[56] <= ram_block1a56.PORTBDATAOUT
q_b[57] <= ram_block1a57.PORTBDATAOUT
q_b[58] <= ram_block1a58.PORTBDATAOUT
q_b[59] <= ram_block1a59.PORTBDATAOUT
q_b[60] <= ram_block1a60.PORTBDATAOUT
q_b[61] <= ram_block1a61.PORTBDATAOUT
q_b[62] <= ram_block1a62.PORTBDATAOUT
q_b[63] <= ram_block1a63.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a37.ENA0
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a38.ENA0
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a39.ENA0
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a40.ENA0
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a41.ENA0
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a42.ENA0
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a43.ENA0
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a44.ENA0
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a45.ENA0
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a46.ENA0
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a47.ENA0
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a48.ENA0
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a49.ENA0
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a50.ENA0
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a51.ENA0
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a52.ENA0
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a53.ENA0
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a54.ENA0
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a55.ENA0
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a56.ENA0
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a57.ENA0
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a58.ENA0
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a59.ENA0
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a60.ENA0
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a61.ENA0
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a62.ENA0
wren_a => ram_block1a63.PORTAWE
wren_a => ram_block1a63.ENA0


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem
wren => _.IN0
data[0] => cells[1][0].DATAIN
data[0] => cells[0][0].DATAIN
data[1] => cells[1][1].DATAIN
data[1] => cells[0][1].DATAIN
data[2] => cells[1][2].DATAIN
data[2] => cells[0][2].DATAIN
data[3] => cells[1][3].DATAIN
data[3] => cells[0][3].DATAIN
data[4] => cells[1][4].DATAIN
data[4] => cells[0][4].DATAIN
data[5] => cells[1][5].DATAIN
data[5] => cells[0][5].DATAIN
data[6] => cells[1][6].DATAIN
data[6] => cells[0][6].DATAIN
data[7] => cells[1][7].DATAIN
data[7] => cells[0][7].DATAIN
data[8] => cells[1][8].DATAIN
data[8] => cells[0][8].DATAIN
data[9] => cells[1][9].DATAIN
data[9] => cells[0][9].DATAIN
data[10] => cells[1][10].DATAIN
data[10] => cells[0][10].DATAIN
data[11] => cells[1][11].DATAIN
data[11] => cells[0][11].DATAIN
data[12] => cells[1][12].DATAIN
data[12] => cells[0][12].DATAIN
data[13] => cells[1][13].DATAIN
data[13] => cells[0][13].DATAIN
data[14] => cells[1][14].DATAIN
data[14] => cells[0][14].DATAIN
data[15] => cells[1][15].DATAIN
data[15] => cells[0][15].DATAIN
data[16] => cells[1][16].DATAIN
data[16] => cells[0][16].DATAIN
data[17] => cells[1][17].DATAIN
data[17] => cells[0][17].DATAIN
data[18] => cells[1][18].DATAIN
data[18] => cells[0][18].DATAIN
data[19] => cells[1][19].DATAIN
data[19] => cells[0][19].DATAIN
data[20] => cells[1][20].DATAIN
data[20] => cells[0][20].DATAIN
wraddress[0] => lpm_decode:wdecoder.data[0]
inclock => cells[1][20].CLK
inclock => cells[1][19].CLK
inclock => cells[1][18].CLK
inclock => cells[1][17].CLK
inclock => cells[1][16].CLK
inclock => cells[1][15].CLK
inclock => cells[1][14].CLK
inclock => cells[1][13].CLK
inclock => cells[1][12].CLK
inclock => cells[1][11].CLK
inclock => cells[1][10].CLK
inclock => cells[1][9].CLK
inclock => cells[1][8].CLK
inclock => cells[1][7].CLK
inclock => cells[1][6].CLK
inclock => cells[1][5].CLK
inclock => cells[1][4].CLK
inclock => cells[1][3].CLK
inclock => cells[1][2].CLK
inclock => cells[1][1].CLK
inclock => cells[1][0].CLK
inclock => cells[0][20].CLK
inclock => cells[0][19].CLK
inclock => cells[0][18].CLK
inclock => cells[0][17].CLK
inclock => cells[0][16].CLK
inclock => cells[0][15].CLK
inclock => cells[0][14].CLK
inclock => cells[0][13].CLK
inclock => cells[0][12].CLK
inclock => cells[0][11].CLK
inclock => cells[0][10].CLK
inclock => cells[0][9].CLK
inclock => cells[0][8].CLK
inclock => cells[0][7].CLK
inclock => cells[0][6].CLK
inclock => cells[0][5].CLK
inclock => cells[0][4].CLK
inclock => cells[0][3].CLK
inclock => cells[0][2].CLK
inclock => cells[0][1].CLK
inclock => cells[0][0].CLK
inclocken => _.IN1
rden => ~NO_FANOUT~
rdaddress[0] => xraddr[0].DATAIN
outclock => xq[20].CLK
outclock => xq[19].CLK
outclock => xq[18].CLK
outclock => xq[17].CLK
outclock => xq[16].CLK
outclock => xq[15].CLK
outclock => xq[14].CLK
outclock => xq[13].CLK
outclock => xq[12].CLK
outclock => xq[11].CLK
outclock => xq[10].CLK
outclock => xq[9].CLK
outclock => xq[8].CLK
outclock => xq[7].CLK
outclock => xq[6].CLK
outclock => xq[5].CLK
outclock => xq[4].CLK
outclock => xq[3].CLK
outclock => xq[2].CLK
outclock => xq[1].CLK
outclock => xq[0].CLK
outclock => xraddr[0].CLK
outclocken => xq[20].ENA
outclocken => xq[19].ENA
outclocken => xq[18].ENA
outclocken => xq[17].ENA
outclocken => xq[16].ENA
outclocken => xq[15].ENA
outclocken => xq[14].ENA
outclocken => xq[13].ENA
outclocken => xq[12].ENA
outclocken => xq[11].ENA
outclocken => xq[10].ENA
outclocken => xq[9].ENA
outclocken => xq[8].ENA
outclocken => xq[7].ENA
outclocken => xq[6].ENA
outclocken => xq[5].ENA
outclocken => xq[4].ENA
outclocken => xq[3].ENA
outclocken => xq[2].ENA
outclocken => xq[1].ENA
outclocken => xq[0].ENA
outclocken => xraddr[0].ENA
aclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= xq[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= xq[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= xq[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= xq[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= xq[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= xq[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= xq[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= xq[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= xq[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= xq[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= xq[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= xq[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= xq[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= xq[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= xq[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= xq[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= xq[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= xq[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= xq[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= xq[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= xq[20].DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux
data[0][0] => mux_psc:auto_generated.data[0]
data[0][1] => mux_psc:auto_generated.data[1]
data[0][2] => mux_psc:auto_generated.data[2]
data[0][3] => mux_psc:auto_generated.data[3]
data[0][4] => mux_psc:auto_generated.data[4]
data[0][5] => mux_psc:auto_generated.data[5]
data[0][6] => mux_psc:auto_generated.data[6]
data[0][7] => mux_psc:auto_generated.data[7]
data[0][8] => mux_psc:auto_generated.data[8]
data[0][9] => mux_psc:auto_generated.data[9]
data[0][10] => mux_psc:auto_generated.data[10]
data[0][11] => mux_psc:auto_generated.data[11]
data[0][12] => mux_psc:auto_generated.data[12]
data[0][13] => mux_psc:auto_generated.data[13]
data[0][14] => mux_psc:auto_generated.data[14]
data[0][15] => mux_psc:auto_generated.data[15]
data[0][16] => mux_psc:auto_generated.data[16]
data[0][17] => mux_psc:auto_generated.data[17]
data[0][18] => mux_psc:auto_generated.data[18]
data[0][19] => mux_psc:auto_generated.data[19]
data[0][20] => mux_psc:auto_generated.data[20]
data[1][0] => mux_psc:auto_generated.data[21]
data[1][1] => mux_psc:auto_generated.data[22]
data[1][2] => mux_psc:auto_generated.data[23]
data[1][3] => mux_psc:auto_generated.data[24]
data[1][4] => mux_psc:auto_generated.data[25]
data[1][5] => mux_psc:auto_generated.data[26]
data[1][6] => mux_psc:auto_generated.data[27]
data[1][7] => mux_psc:auto_generated.data[28]
data[1][8] => mux_psc:auto_generated.data[29]
data[1][9] => mux_psc:auto_generated.data[30]
data[1][10] => mux_psc:auto_generated.data[31]
data[1][11] => mux_psc:auto_generated.data[32]
data[1][12] => mux_psc:auto_generated.data[33]
data[1][13] => mux_psc:auto_generated.data[34]
data[1][14] => mux_psc:auto_generated.data[35]
data[1][15] => mux_psc:auto_generated.data[36]
data[1][16] => mux_psc:auto_generated.data[37]
data[1][17] => mux_psc:auto_generated.data[38]
data[1][18] => mux_psc:auto_generated.data[39]
data[1][19] => mux_psc:auto_generated.data[40]
data[1][20] => mux_psc:auto_generated.data[41]
sel[0] => mux_psc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_psc:auto_generated.result[0]
result[1] <= mux_psc:auto_generated.result[1]
result[2] <= mux_psc:auto_generated.result[2]
result[3] <= mux_psc:auto_generated.result[3]
result[4] <= mux_psc:auto_generated.result[4]
result[5] <= mux_psc:auto_generated.result[5]
result[6] <= mux_psc:auto_generated.result[6]
result[7] <= mux_psc:auto_generated.result[7]
result[8] <= mux_psc:auto_generated.result[8]
result[9] <= mux_psc:auto_generated.result[9]
result[10] <= mux_psc:auto_generated.result[10]
result[11] <= mux_psc:auto_generated.result[11]
result[12] <= mux_psc:auto_generated.result[12]
result[13] <= mux_psc:auto_generated.result[13]
result[14] <= mux_psc:auto_generated.result[14]
result[15] <= mux_psc:auto_generated.result[15]
result[16] <= mux_psc:auto_generated.result[16]
result[17] <= mux_psc:auto_generated.result[17]
result[18] <= mux_psc:auto_generated.result[18]
result[19] <= mux_psc:auto_generated.result[19]
result[20] <= mux_psc:auto_generated.result[20]


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_psc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[0].IN1
data[22] => result_node[1].IN1
data[23] => result_node[2].IN1
data[24] => result_node[3].IN1
data[25] => result_node[4].IN1
data[26] => result_node[5].IN1
data[27] => result_node[6].IN1
data[28] => result_node[7].IN1
data[29] => result_node[8].IN1
data[30] => result_node[9].IN1
data[31] => result_node[10].IN1
data[32] => result_node[11].IN1
data[33] => result_node[12].IN1
data[34] => result_node[13].IN1
data[35] => result_node[14].IN1
data[36] => result_node[15].IN1
data[37] => result_node[16].IN1
data[38] => result_node[17].IN1
data[39] => result_node[18].IN1
data[40] => result_node[19].IN1
data[41] => result_node[20].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder
data[0] => decode_dvf:auto_generated.data[0]
enable => decode_dvf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_dvf:auto_generated.eq[0]
eq[1] <= decode_dvf:auto_generated.eq[1]


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst
tck => LPM_COUNTER:adv_point_3_and_more:advance_pointer_counter.CLOCK
tck => LPM_COUNTER:read_pointer_counter.CLOCK
tck => LPM_SHIFTREG:ram_data_shift_out.CLOCK
tck => LPM_SHIFTREG:info_data_shift_out.CLOCK
tck => LPM_COUNTER:status_advance_pointer_counter.CLOCK
tck => LPM_COUNTER:status_read_pointer_counter.CLOCK
tck => LPM_SHIFTREG:status_data_shift_out.CLOCK
sdr => offload_shift_ena.IN0
sdr => offload_start.IN0
sdr => status_offload_shift_ena.IN0
sdr => status_offload_start.IN0
sdr => LPM_SHIFTREG:info_data_shift_out.LOAD
cdr => offload_start.IN1
cdr => status_offload_start.IN1
reset_all => acq_buf_read_reset.IN0
reset_all => status_buf_read_reset.IN0
reset_all => LPM_SHIFTREG:ram_data_shift_out.ACLR
reset_all => LPM_SHIFTREG:info_data_shift_out.ACLR
reset_all => LPM_SHIFTREG:status_data_shift_out.ACLR
offload_instr_on => offload_shift_ena.IN1
offload_instr_on => offload_start.IN1
offload_ex_instr_on => status_offload_shift_ena.IN1
offload_ex_instr_on => status_offload_start.IN1
offload_ex_instr_on => offload_data_shift_out.OUTPUTSELECT
run_instr_on => acq_buf_read_reset.IN1
run_instr_on => status_buf_read_reset.IN1
pwr_up_run_instr_on => ~NO_FANOUT~
buffer_read_data_out[0] => LPM_SHIFTREG:ram_data_shift_out.DATA[0]
buffer_read_data_out[1] => LPM_SHIFTREG:ram_data_shift_out.DATA[1]
buffer_read_data_out[2] => LPM_SHIFTREG:ram_data_shift_out.DATA[2]
buffer_read_data_out[3] => LPM_SHIFTREG:ram_data_shift_out.DATA[3]
buffer_read_data_out[4] => LPM_SHIFTREG:ram_data_shift_out.DATA[4]
buffer_read_data_out[5] => LPM_SHIFTREG:ram_data_shift_out.DATA[5]
buffer_read_data_out[6] => LPM_SHIFTREG:ram_data_shift_out.DATA[6]
buffer_read_data_out[7] => LPM_SHIFTREG:ram_data_shift_out.DATA[7]
buffer_read_data_out[8] => LPM_SHIFTREG:ram_data_shift_out.DATA[8]
buffer_read_data_out[9] => LPM_SHIFTREG:ram_data_shift_out.DATA[9]
buffer_read_data_out[10] => LPM_SHIFTREG:ram_data_shift_out.DATA[10]
buffer_read_data_out[11] => LPM_SHIFTREG:ram_data_shift_out.DATA[11]
buffer_read_data_out[12] => LPM_SHIFTREG:ram_data_shift_out.DATA[12]
buffer_read_data_out[13] => LPM_SHIFTREG:ram_data_shift_out.DATA[13]
buffer_read_data_out[14] => LPM_SHIFTREG:ram_data_shift_out.DATA[14]
buffer_read_data_out[15] => LPM_SHIFTREG:ram_data_shift_out.DATA[15]
buffer_read_data_out[16] => LPM_SHIFTREG:ram_data_shift_out.DATA[16]
buffer_read_data_out[17] => LPM_SHIFTREG:ram_data_shift_out.DATA[17]
buffer_read_data_out[18] => LPM_SHIFTREG:ram_data_shift_out.DATA[18]
buffer_read_data_out[19] => LPM_SHIFTREG:ram_data_shift_out.DATA[19]
buffer_read_data_out[20] => LPM_SHIFTREG:ram_data_shift_out.DATA[20]
buffer_read_data_out[21] => LPM_SHIFTREG:ram_data_shift_out.DATA[21]
buffer_read_data_out[22] => LPM_SHIFTREG:ram_data_shift_out.DATA[22]
buffer_read_data_out[23] => LPM_SHIFTREG:ram_data_shift_out.DATA[23]
buffer_read_data_out[24] => LPM_SHIFTREG:ram_data_shift_out.DATA[24]
buffer_read_data_out[25] => LPM_SHIFTREG:ram_data_shift_out.DATA[25]
buffer_read_data_out[26] => LPM_SHIFTREG:ram_data_shift_out.DATA[26]
buffer_read_data_out[27] => LPM_SHIFTREG:ram_data_shift_out.DATA[27]
buffer_read_data_out[28] => LPM_SHIFTREG:ram_data_shift_out.DATA[28]
buffer_read_data_out[29] => LPM_SHIFTREG:ram_data_shift_out.DATA[29]
buffer_read_data_out[30] => LPM_SHIFTREG:ram_data_shift_out.DATA[30]
buffer_read_data_out[31] => LPM_SHIFTREG:ram_data_shift_out.DATA[31]
buffer_read_data_out[32] => LPM_SHIFTREG:ram_data_shift_out.DATA[32]
buffer_read_data_out[33] => LPM_SHIFTREG:ram_data_shift_out.DATA[33]
buffer_read_data_out[34] => LPM_SHIFTREG:ram_data_shift_out.DATA[34]
buffer_read_data_out[35] => LPM_SHIFTREG:ram_data_shift_out.DATA[35]
buffer_read_data_out[36] => LPM_SHIFTREG:ram_data_shift_out.DATA[36]
buffer_read_data_out[37] => LPM_SHIFTREG:ram_data_shift_out.DATA[37]
buffer_read_data_out[38] => LPM_SHIFTREG:ram_data_shift_out.DATA[38]
buffer_read_data_out[39] => LPM_SHIFTREG:ram_data_shift_out.DATA[39]
buffer_read_data_out[40] => LPM_SHIFTREG:ram_data_shift_out.DATA[40]
buffer_read_data_out[41] => LPM_SHIFTREG:ram_data_shift_out.DATA[41]
buffer_read_data_out[42] => LPM_SHIFTREG:ram_data_shift_out.DATA[42]
buffer_read_data_out[43] => LPM_SHIFTREG:ram_data_shift_out.DATA[43]
buffer_read_data_out[44] => LPM_SHIFTREG:ram_data_shift_out.DATA[44]
buffer_read_data_out[45] => LPM_SHIFTREG:ram_data_shift_out.DATA[45]
buffer_read_data_out[46] => LPM_SHIFTREG:ram_data_shift_out.DATA[46]
buffer_read_data_out[47] => LPM_SHIFTREG:ram_data_shift_out.DATA[47]
buffer_read_data_out[48] => LPM_SHIFTREG:ram_data_shift_out.DATA[48]
buffer_read_data_out[49] => LPM_SHIFTREG:ram_data_shift_out.DATA[49]
buffer_read_data_out[50] => LPM_SHIFTREG:ram_data_shift_out.DATA[50]
buffer_read_data_out[51] => LPM_SHIFTREG:ram_data_shift_out.DATA[51]
buffer_read_data_out[52] => LPM_SHIFTREG:ram_data_shift_out.DATA[52]
buffer_read_data_out[53] => LPM_SHIFTREG:ram_data_shift_out.DATA[53]
buffer_read_data_out[54] => LPM_SHIFTREG:ram_data_shift_out.DATA[54]
buffer_read_data_out[55] => LPM_SHIFTREG:ram_data_shift_out.DATA[55]
buffer_read_data_out[56] => LPM_SHIFTREG:ram_data_shift_out.DATA[56]
buffer_read_data_out[57] => LPM_SHIFTREG:ram_data_shift_out.DATA[57]
buffer_read_data_out[58] => LPM_SHIFTREG:ram_data_shift_out.DATA[58]
buffer_read_data_out[59] => LPM_SHIFTREG:ram_data_shift_out.DATA[59]
buffer_read_data_out[60] => LPM_SHIFTREG:ram_data_shift_out.DATA[60]
buffer_read_data_out[61] => LPM_SHIFTREG:ram_data_shift_out.DATA[61]
buffer_read_data_out[62] => LPM_SHIFTREG:ram_data_shift_out.DATA[62]
buffer_read_data_out[63] => LPM_SHIFTREG:ram_data_shift_out.DATA[63]
status_read_data_out[0] => LPM_SHIFTREG:status_data_shift_out.DATA[0]
status_read_data_out[1] => LPM_SHIFTREG:status_data_shift_out.DATA[1]
status_read_data_out[2] => LPM_SHIFTREG:status_data_shift_out.DATA[2]
status_read_data_out[3] => LPM_SHIFTREG:status_data_shift_out.DATA[3]
status_read_data_out[4] => LPM_SHIFTREG:status_data_shift_out.DATA[4]
status_read_data_out[5] => LPM_SHIFTREG:status_data_shift_out.DATA[5]
status_read_data_out[6] => LPM_SHIFTREG:status_data_shift_out.DATA[6]
status_read_data_out[7] => LPM_SHIFTREG:status_data_shift_out.DATA[7]
status_read_data_out[8] => LPM_SHIFTREG:status_data_shift_out.DATA[8]
status_read_data_out[9] => LPM_SHIFTREG:status_data_shift_out.DATA[9]
status_read_data_out[10] => LPM_SHIFTREG:status_data_shift_out.DATA[10]
status_read_data_out[11] => LPM_SHIFTREG:status_data_shift_out.DATA[11]
status_read_data_out[12] => LPM_SHIFTREG:status_data_shift_out.DATA[12]
status_read_data_out[13] => LPM_SHIFTREG:status_data_shift_out.DATA[13]
status_read_data_out[14] => LPM_SHIFTREG:status_data_shift_out.DATA[14]
status_read_data_out[15] => LPM_SHIFTREG:status_data_shift_out.DATA[15]
status_read_data_out[16] => LPM_SHIFTREG:status_data_shift_out.DATA[16]
status_read_data_out[17] => LPM_SHIFTREG:status_data_shift_out.DATA[17]
status_read_data_out[18] => LPM_SHIFTREG:status_data_shift_out.DATA[18]
status_read_data_out[19] => LPM_SHIFTREG:status_data_shift_out.DATA[19]
status_read_data_out[20] => LPM_SHIFTREG:status_data_shift_out.DATA[20]
trigger_write_address[0] => LPM_SHIFTREG:info_data_shift_out.DATA[11]
trigger_write_address[1] => LPM_SHIFTREG:info_data_shift_out.DATA[12]
trigger_write_address[2] => LPM_SHIFTREG:info_data_shift_out.DATA[13]
trigger_write_address[3] => LPM_SHIFTREG:info_data_shift_out.DATA[14]
trigger_write_address[4] => LPM_SHIFTREG:info_data_shift_out.DATA[15]
trigger_write_address[5] => LPM_SHIFTREG:info_data_shift_out.DATA[16]
trigger_write_address[6] => LPM_SHIFTREG:info_data_shift_out.DATA[17]
trigger_write_address[7] => LPM_SHIFTREG:info_data_shift_out.DATA[18]
trigger_write_address[8] => LPM_SHIFTREG:info_data_shift_out.DATA[19]
trigger_write_address[9] => LPM_SHIFTREG:info_data_shift_out.DATA[20]
last_buffer_write_address[0] => LPM_SHIFTREG:info_data_shift_out.DATA[1]
last_buffer_write_address[1] => LPM_SHIFTREG:info_data_shift_out.DATA[2]
last_buffer_write_address[2] => LPM_SHIFTREG:info_data_shift_out.DATA[3]
last_buffer_write_address[3] => LPM_SHIFTREG:info_data_shift_out.DATA[4]
last_buffer_write_address[4] => LPM_SHIFTREG:info_data_shift_out.DATA[5]
last_buffer_write_address[5] => LPM_SHIFTREG:info_data_shift_out.DATA[6]
last_buffer_write_address[6] => LPM_SHIFTREG:info_data_shift_out.DATA[7]
last_buffer_write_address[7] => LPM_SHIFTREG:info_data_shift_out.DATA[8]
last_buffer_write_address[8] => LPM_SHIFTREG:info_data_shift_out.DATA[9]
last_buffer_write_address[9] => LPM_SHIFTREG:info_data_shift_out.DATA[10]
is_buffer_wrapped_once => LPM_SHIFTREG:info_data_shift_out.DATA[0]
buffer_read_address[0] <= LPM_COUNTER:read_pointer_counter.Q[0]
buffer_read_address[1] <= LPM_COUNTER:read_pointer_counter.Q[1]
buffer_read_address[2] <= LPM_COUNTER:read_pointer_counter.Q[2]
buffer_read_address[3] <= LPM_COUNTER:read_pointer_counter.Q[3]
buffer_read_address[4] <= LPM_COUNTER:read_pointer_counter.Q[4]
buffer_read_address[5] <= LPM_COUNTER:read_pointer_counter.Q[5]
buffer_read_address[6] <= LPM_COUNTER:read_pointer_counter.Q[6]
buffer_read_address[7] <= LPM_COUNTER:read_pointer_counter.Q[7]
buffer_read_address[8] <= LPM_COUNTER:read_pointer_counter.Q[8]
buffer_read_address[9] <= LPM_COUNTER:read_pointer_counter.Q[9]
status_read_address[0] <= LPM_COUNTER:status_read_pointer_counter.Q[0]
offload_data_shift_out <= offload_data_shift_out.DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:\adv_point_3_and_more:advance_pointer_counter
clock => cntr_kgi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_kgi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_kgi:auto_generated.q[0]
q[1] <= cntr_kgi:auto_generated.q[1]
q[2] <= cntr_kgi:auto_generated.q[2]
q[3] <= cntr_kgi:auto_generated.q[3]
q[4] <= cntr_kgi:auto_generated.q[4]
q[5] <= cntr_kgi:auto_generated.q[5]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:\adv_point_3_and_more:advance_pointer_counter|cntr_kgi:auto_generated
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter
clock => cntr_89j:auto_generated.clock
clk_en => cntr_89j:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_89j:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_89j:auto_generated.q[0]
q[1] <= cntr_89j:auto_generated.q[1]
q[2] <= cntr_89j:auto_generated.q[2]
q[3] <= cntr_89j:auto_generated.q[3]
q[4] <= cntr_89j:auto_generated.q[4]
q[5] <= cntr_89j:auto_generated.q[5]
q[6] <= cntr_89j:auto_generated.q[6]
q[7] <= cntr_89j:auto_generated.q[7]
q[8] <= cntr_89j:auto_generated.q[8]
q[9] <= cntr_89j:auto_generated.q[9]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter|cntr_89j:auto_generated
clk_en => counter_reg_bit[9].IN0
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:ram_data_shift_out
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[48] => _.IN1
data[49] => _.IN1
data[50] => _.IN1
data[51] => _.IN1
data[52] => _.IN1
data[53] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[56] => _.IN1
data[57] => _.IN1
data[58] => _.IN1
data[59] => _.IN1
data[60] => _.IN1
data[61] => _.IN1
data[62] => _.IN1
data[63] => _.IN1
clock => dffs[63].CLK
clock => dffs[62].CLK
clock => dffs[61].CLK
clock => dffs[60].CLK
clock => dffs[59].CLK
clock => dffs[58].CLK
clock => dffs[57].CLK
clock => dffs[56].CLK
clock => dffs[55].CLK
clock => dffs[54].CLK
clock => dffs[53].CLK
clock => dffs[52].CLK
clock => dffs[51].CLK
clock => dffs[50].CLK
clock => dffs[49].CLK
clock => dffs[48].CLK
clock => dffs[47].CLK
clock => dffs[46].CLK
clock => dffs[45].CLK
clock => dffs[44].CLK
clock => dffs[43].CLK
clock => dffs[42].CLK
clock => dffs[41].CLK
clock => dffs[40].CLK
clock => dffs[39].CLK
clock => dffs[38].CLK
clock => dffs[37].CLK
clock => dffs[36].CLK
clock => dffs[35].CLK
clock => dffs[34].CLK
clock => dffs[33].CLK
clock => dffs[32].CLK
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[63].ENA
enable => dffs[62].ENA
enable => dffs[61].ENA
enable => dffs[60].ENA
enable => dffs[59].ENA
enable => dffs[58].ENA
enable => dffs[57].ENA
enable => dffs[56].ENA
enable => dffs[55].ENA
enable => dffs[54].ENA
enable => dffs[53].ENA
enable => dffs[52].ENA
enable => dffs[51].ENA
enable => dffs[50].ENA
enable => dffs[49].ENA
enable => dffs[48].ENA
enable => dffs[47].ENA
enable => dffs[46].ENA
enable => dffs[45].ENA
enable => dffs[44].ENA
enable => dffs[43].ENA
enable => dffs[42].ENA
enable => dffs[41].ENA
enable => dffs[40].ENA
enable => dffs[39].ENA
enable => dffs[38].ENA
enable => dffs[37].ENA
enable => dffs[36].ENA
enable => dffs[35].ENA
enable => dffs[34].ENA
enable => dffs[33].ENA
enable => dffs[32].ENA
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[63].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= q[38].DB_MAX_OUTPUT_PORT_TYPE
q[39] <= q[39].DB_MAX_OUTPUT_PORT_TYPE
q[40] <= q[40].DB_MAX_OUTPUT_PORT_TYPE
q[41] <= q[41].DB_MAX_OUTPUT_PORT_TYPE
q[42] <= q[42].DB_MAX_OUTPUT_PORT_TYPE
q[43] <= q[43].DB_MAX_OUTPUT_PORT_TYPE
q[44] <= q[44].DB_MAX_OUTPUT_PORT_TYPE
q[45] <= q[45].DB_MAX_OUTPUT_PORT_TYPE
q[46] <= q[46].DB_MAX_OUTPUT_PORT_TYPE
q[47] <= q[47].DB_MAX_OUTPUT_PORT_TYPE
q[48] <= q[48].DB_MAX_OUTPUT_PORT_TYPE
q[49] <= q[49].DB_MAX_OUTPUT_PORT_TYPE
q[50] <= q[50].DB_MAX_OUTPUT_PORT_TYPE
q[51] <= q[51].DB_MAX_OUTPUT_PORT_TYPE
q[52] <= q[52].DB_MAX_OUTPUT_PORT_TYPE
q[53] <= q[53].DB_MAX_OUTPUT_PORT_TYPE
q[54] <= q[54].DB_MAX_OUTPUT_PORT_TYPE
q[55] <= q[55].DB_MAX_OUTPUT_PORT_TYPE
q[56] <= q[56].DB_MAX_OUTPUT_PORT_TYPE
q[57] <= q[57].DB_MAX_OUTPUT_PORT_TYPE
q[58] <= q[58].DB_MAX_OUTPUT_PORT_TYPE
q[59] <= q[59].DB_MAX_OUTPUT_PORT_TYPE
q[60] <= q[60].DB_MAX_OUTPUT_PORT_TYPE
q[61] <= q[61].DB_MAX_OUTPUT_PORT_TYPE
q[62] <= q[62].DB_MAX_OUTPUT_PORT_TYPE
q[63] <= q[63].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:info_data_shift_out
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[20].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter
clock => cntr_cgi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_cgi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_cgi:auto_generated.q[0]
q[1] <= cntr_cgi:auto_generated.q[1]
q[2] <= cntr_cgi:auto_generated.q[2]
q[3] <= cntr_cgi:auto_generated.q[3]
q[4] <= cntr_cgi:auto_generated.q[4]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter|cntr_cgi:auto_generated
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter|cntr_cgi:auto_generated|cmpr_rgc:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_read_pointer_counter
clock => cntr_23j:auto_generated.clock
clk_en => cntr_23j:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_23j:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_23j:auto_generated.q[0]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_read_pointer_counter|cntr_23j:auto_generated
clk_en => counter_reg_bit[0].IN0
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_read_pointer_counter|cntr_23j:auto_generated|cmpr_ngc:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:status_data_shift_out
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[20].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LPM_SHIFTREG:status_register
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|top|ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc
clk => lfsr[0].CLK
clk => lfsr[1].CLK
clk => lfsr[2].CLK
clk => lfsr[3].CLK
clk => lfsr[4].CLK
clk => lfsr[5].CLK
clk => lfsr[6].CLK
clk => lfsr[7].CLK
clk => lfsr[8].CLK
clk => lfsr[9].CLK
clk => lfsr[10].CLK
clk => lfsr[11].CLK
clk => lfsr[12].CLK
clk => lfsr[13].CLK
clk => lfsr[14].CLK
clk => lfsr[15].CLK
reset => lfsr.OUTPUTSELECT
reset => lfsr.OUTPUTSELECT
reset => lfsr.OUTPUTSELECT
reset => lfsr.OUTPUTSELECT
reset => lfsr.OUTPUTSELECT
reset => lfsr.OUTPUTSELECT
reset => lfsr.OUTPUTSELECT
reset => lfsr.OUTPUTSELECT
reset => lfsr.OUTPUTSELECT
reset => lfsr.OUTPUTSELECT
reset => lfsr.OUTPUTSELECT
reset => lfsr.OUTPUTSELECT
reset => lfsr.OUTPUTSELECT
reset => lfsr.OUTPUTSELECT
reset => lfsr.OUTPUTSELECT
reset => lfsr.OUTPUTSELECT
enable => lfsr.OUTPUTSELECT
enable => lfsr.OUTPUTSELECT
enable => lfsr.OUTPUTSELECT
enable => lfsr.OUTPUTSELECT
enable => lfsr.OUTPUTSELECT
enable => lfsr.OUTPUTSELECT
enable => lfsr.OUTPUTSELECT
enable => lfsr.OUTPUTSELECT
enable => lfsr.OUTPUTSELECT
enable => lfsr.OUTPUTSELECT
enable => lfsr.OUTPUTSELECT
enable => lfsr.OUTPUTSELECT
enable => lfsr.OUTPUTSELECT
enable => lfsr.OUTPUTSELECT
enable => lfsr.OUTPUTSELECT
enable => lfsr.OUTPUTSELECT
data_in => lfsr.IN1
data_in => lfsr.IN1
data_in => lfsr.IN1
crc_out[0] <= lfsr[0].DB_MAX_OUTPUT_PORT_TYPE
crc_out[1] <= lfsr[1].DB_MAX_OUTPUT_PORT_TYPE
crc_out[2] <= lfsr[2].DB_MAX_OUTPUT_PORT_TYPE
crc_out[3] <= lfsr[3].DB_MAX_OUTPUT_PORT_TYPE
crc_out[4] <= lfsr[4].DB_MAX_OUTPUT_PORT_TYPE
crc_out[5] <= lfsr[5].DB_MAX_OUTPUT_PORT_TYPE
crc_out[6] <= lfsr[6].DB_MAX_OUTPUT_PORT_TYPE
crc_out[7] <= lfsr[7].DB_MAX_OUTPUT_PORT_TYPE
crc_out[8] <= lfsr[8].DB_MAX_OUTPUT_PORT_TYPE
crc_out[9] <= lfsr[9].DB_MAX_OUTPUT_PORT_TYPE
crc_out[10] <= lfsr[10].DB_MAX_OUTPUT_PORT_TYPE
crc_out[11] <= lfsr[11].DB_MAX_OUTPUT_PORT_TYPE
crc_out[12] <= lfsr[12].DB_MAX_OUTPUT_PORT_TYPE
crc_out[13] <= lfsr[13].DB_MAX_OUTPUT_PORT_TYPE
crc_out[14] <= lfsr[14].DB_MAX_OUTPUT_PORT_TYPE
crc_out[15] <= lfsr[15].DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top
clk_25m => clk_25m.IN2
clk_50m => clk_50m.IN4
rstn => fifo_enable.IN0
key_press => fifo_enable.IN1
fifo_state <= fifo_data_check:u_fifo_data_check.fifo_data_error


|top|fifo_top:u_fifo_top|fifo_rd:u_fifo_rd
clk => ~NO_FANOUT~
rstn => fifo_rd_req.DATAB
fifo_rd_full => ~NO_FANOUT~
fifo_rd_empty => fifo_rd_req.OUTPUTSELECT
fifo_rd_req <= fifo_rd_req.DB_MAX_OUTPUT_PORT_TYPE
fifo_rd_data[0] => ~NO_FANOUT~
fifo_rd_data[1] => ~NO_FANOUT~
fifo_rd_data[2] => ~NO_FANOUT~
fifo_rd_data[3] => ~NO_FANOUT~
fifo_rd_data[4] => ~NO_FANOUT~
fifo_rd_data[5] => ~NO_FANOUT~
fifo_rd_data[6] => ~NO_FANOUT~
fifo_rd_data[7] => ~NO_FANOUT~


|top|fifo_top:u_fifo_top|fifo_wr:u_fifo_wr
clk => fifo_wr_data[0]~reg0.CLK
clk => fifo_wr_data[1]~reg0.CLK
clk => fifo_wr_data[2]~reg0.CLK
clk => fifo_wr_data[3]~reg0.CLK
clk => fifo_wr_data[4]~reg0.CLK
clk => fifo_wr_data[5]~reg0.CLK
clk => fifo_wr_data[6]~reg0.CLK
clk => fifo_wr_data[7]~reg0.CLK
clk => fifo_wr_cnt[0].CLK
clk => fifo_wr_cnt[1].CLK
clk => fifo_wr_cnt[2].CLK
clk => fifo_wr_cnt[3].CLK
clk => fifo_wr_cnt[4].CLK
clk => fifo_wr_cnt[5].CLK
clk => fifo_wr_cnt[6].CLK
clk => fifo_wr_cnt[7].CLK
rstn => fifo_wr_req.IN1
rstn => fifo_wr_data[0]~reg0.ACLR
rstn => fifo_wr_data[1]~reg0.ACLR
rstn => fifo_wr_data[2]~reg0.ACLR
rstn => fifo_wr_data[3]~reg0.ACLR
rstn => fifo_wr_data[4]~reg0.ACLR
rstn => fifo_wr_data[5]~reg0.ACLR
rstn => fifo_wr_data[6]~reg0.ACLR
rstn => fifo_wr_data[7]~reg0.ACLR
rstn => fifo_wr_cnt[0].ACLR
rstn => fifo_wr_cnt[1].ACLR
rstn => fifo_wr_cnt[2].ACLR
rstn => fifo_wr_cnt[3].ACLR
rstn => fifo_wr_cnt[4].ACLR
rstn => fifo_wr_cnt[5].ACLR
rstn => fifo_wr_cnt[6].ACLR
rstn => fifo_wr_cnt[7].ACLR
fifo_wr_empty => ~NO_FANOUT~
fifo_wr_full => always0.IN1
fifo_wr_full => always1.IN1
fifo_wr_full => fifo_wr_req.OUTPUTSELECT
fifo_wr_req <= fifo_wr_req.DB_MAX_OUTPUT_PORT_TYPE
fifo_wr_data[0] <= fifo_wr_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_wr_data[1] <= fifo_wr_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_wr_data[2] <= fifo_wr_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_wr_data[3] <= fifo_wr_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_wr_data[4] <= fifo_wr_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_wr_data[5] <= fifo_wr_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_wr_data[6] <= fifo_wr_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
fifo_wr_data[7] <= fifo_wr_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fifo0:fifo0_inst
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdfull <= dcfifo:dcfifo_component.rdfull
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
wrempty <= dcfifo:dcfifo_component.wrempty
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw


|top|fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component
data[0] => dcfifo_4ii1:auto_generated.data[0]
data[1] => dcfifo_4ii1:auto_generated.data[1]
data[2] => dcfifo_4ii1:auto_generated.data[2]
data[3] => dcfifo_4ii1:auto_generated.data[3]
data[4] => dcfifo_4ii1:auto_generated.data[4]
data[5] => dcfifo_4ii1:auto_generated.data[5]
data[6] => dcfifo_4ii1:auto_generated.data[6]
data[7] => dcfifo_4ii1:auto_generated.data[7]
q[0] <= dcfifo_4ii1:auto_generated.q[0]
q[1] <= dcfifo_4ii1:auto_generated.q[1]
q[2] <= dcfifo_4ii1:auto_generated.q[2]
q[3] <= dcfifo_4ii1:auto_generated.q[3]
q[4] <= dcfifo_4ii1:auto_generated.q[4]
q[5] <= dcfifo_4ii1:auto_generated.q[5]
q[6] <= dcfifo_4ii1:auto_generated.q[6]
q[7] <= dcfifo_4ii1:auto_generated.q[7]
rdclk => dcfifo_4ii1:auto_generated.rdclk
rdreq => dcfifo_4ii1:auto_generated.rdreq
wrclk => dcfifo_4ii1:auto_generated.wrclk
wrreq => dcfifo_4ii1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_4ii1:auto_generated.rdempty
rdfull <= dcfifo_4ii1:auto_generated.rdfull
wrempty <= dcfifo_4ii1:auto_generated.wrempty
wrfull <= dcfifo_4ii1:auto_generated.wrfull
rdusedw[0] <= dcfifo_4ii1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_4ii1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_4ii1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_4ii1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_4ii1:auto_generated.rdusedw[4]
wrusedw[0] <= dcfifo_4ii1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_4ii1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_4ii1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_4ii1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_4ii1:auto_generated.wrusedw[4]


|top|fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated
data[0] => altsyncram_4t01:fifo_ram.data_a[0]
data[1] => altsyncram_4t01:fifo_ram.data_a[1]
data[2] => altsyncram_4t01:fifo_ram.data_a[2]
data[3] => altsyncram_4t01:fifo_ram.data_a[3]
data[4] => altsyncram_4t01:fifo_ram.data_a[4]
data[5] => altsyncram_4t01:fifo_ram.data_a[5]
data[6] => altsyncram_4t01:fifo_ram.data_a[6]
data[7] => altsyncram_4t01:fifo_ram.data_a[7]
q[0] <= altsyncram_4t01:fifo_ram.q_b[0]
q[1] <= altsyncram_4t01:fifo_ram.q_b[1]
q[2] <= altsyncram_4t01:fifo_ram.q_b[2]
q[3] <= altsyncram_4t01:fifo_ram.q_b[3]
q[4] <= altsyncram_4t01:fifo_ram.q_b[4]
q[5] <= altsyncram_4t01:fifo_ram.q_b[5]
q[6] <= altsyncram_4t01:fifo_ram.q_b[6]
q[7] <= altsyncram_4t01:fifo_ram.q_b[7]
rdclk => a_graycounter_on6:rdptr_g1p.clock
rdclk => altsyncram_4t01:fifo_ram.clock1
rdclk => dffpipe_uu8:rs_brp.clock
rdclk => dffpipe_uu8:rs_bwp.clock
rdclk => alt_synch_pipe_06d:rs_dgwp.clock
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdfull <= cmpr_c66:rdfull_eq_comp.aeb
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_k5c:wrptr_g1p.clock
wrclk => altsyncram_4t01:fifo_ram.clock0
wrclk => dffpipe_uu8:ws_brp.clock
wrclk => dffpipe_uu8:ws_bwp.clock
wrclk => alt_synch_pipe_16d:ws_dgrp.clock
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrempty <= cmpr_c66:wrempty_eq_comp.aeb
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_gray2bin_rgb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= gray[5].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN1
gray[5] => bin[5].DATAIN
gray[5] => xor4.IN0


|top|fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_gray2bin_rgb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= gray[5].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN1
gray[5] => bin[5].DATAIN
gray[5] => xor4.IN0


|top|fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_gray2bin_rgb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= gray[5].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN1
gray[5] => bin[5].DATAIN
gray[5] => xor4.IN0


|top|fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_gray2bin_rgb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= gray[5].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN1
gray[5] => bin[5].DATAIN
gray[5] => xor4.IN0


|top|fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_on6:rdptr_g1p
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|a_graycounter_k5c:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|altsyncram_4t01:fifo_ram
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a7.PORTAWE


|top|fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|dffpipe_uu8:rs_brp
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|dffpipe_uu8:rs_bwp
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp
clock => dffpipe_vu8:dffpipe13.clock
d[0] => dffpipe_vu8:dffpipe13.d[0]
d[1] => dffpipe_vu8:dffpipe13.d[1]
d[2] => dffpipe_vu8:dffpipe13.d[2]
d[3] => dffpipe_vu8:dffpipe13.d[3]
d[4] => dffpipe_vu8:dffpipe13.d[4]
d[5] => dffpipe_vu8:dffpipe13.d[5]
q[0] <= dffpipe_vu8:dffpipe13.q[0]
q[1] <= dffpipe_vu8:dffpipe13.q[1]
q[2] <= dffpipe_vu8:dffpipe13.q[2]
q[3] <= dffpipe_vu8:dffpipe13.q[3]
q[4] <= dffpipe_vu8:dffpipe13.q[4]
q[5] <= dffpipe_vu8:dffpipe13.q[5]


|top|fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_06d:rs_dgwp|dffpipe_vu8:dffpipe13
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|dffpipe_uu8:ws_brp
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|dffpipe_uu8:ws_bwp
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp
clock => dffpipe_0v8:dffpipe16.clock
d[0] => dffpipe_0v8:dffpipe16.d[0]
d[1] => dffpipe_0v8:dffpipe16.d[1]
d[2] => dffpipe_0v8:dffpipe16.d[2]
d[3] => dffpipe_0v8:dffpipe16.d[3]
d[4] => dffpipe_0v8:dffpipe16.d[4]
d[5] => dffpipe_0v8:dffpipe16.d[5]
q[0] <= dffpipe_0v8:dffpipe16.q[0]
q[1] <= dffpipe_0v8:dffpipe16.q[1]
q[2] <= dffpipe_0v8:dffpipe16.q[2]
q[3] <= dffpipe_0v8:dffpipe16.q[3]
q[4] <= dffpipe_0v8:dffpipe16.q[4]
q[5] <= dffpipe_0v8:dffpipe16.q[5]


|top|fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|alt_synch_pipe_16d:ws_dgrp|dffpipe_0v8:dffpipe16
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|cmpr_c66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|top|fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|cmpr_c66:rdfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|top|fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|cmpr_c66:wrempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|top|fifo_top:u_fifo_top|fifo0:fifo0_inst|dcfifo:dcfifo_component|dcfifo_4ii1:auto_generated|cmpr_c66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|top|fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check
clk => clk.IN1
rstn => rstn.IN1
fifo_rd_en => always1.IN1
fifo_rd_en => always3.IN1
fifo_rd_en => always0.IN1
fifo_rd_addr[0] => ~NO_FANOUT~
fifo_rd_addr[1] => ~NO_FANOUT~
fifo_rd_addr[2] => ~NO_FANOUT~
fifo_rd_addr[3] => ~NO_FANOUT~
fifo_rd_addr[4] => ~NO_FANOUT~
fifo_rd_data[0] => Equal0.IN7
fifo_rd_data[1] => Equal0.IN6
fifo_rd_data[2] => Equal0.IN5
fifo_rd_data[3] => Equal0.IN4
fifo_rd_data[4] => Equal0.IN3
fifo_rd_data[5] => Equal0.IN2
fifo_rd_data[6] => Equal0.IN1
fifo_rd_data[7] => Equal0.IN0
fifo_data_error <= fifo_data_error~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fifo_data_check:u_fifo_data_check|sync_ff:u_sync_ff_2d
clk => Y[0]~reg0.CLK
clk => Y[1]~reg0.CLK
clk => Y[2]~reg0.CLK
clk => Y[3]~reg0.CLK
clk => Y[4]~reg0.CLK
clk => Y[5]~reg0.CLK
clk => Y[6]~reg0.CLK
clk => Y[7]~reg0.CLK
rstn => Y[0]~reg0.ACLR
rstn => Y[1]~reg0.ACLR
rstn => Y[2]~reg0.ACLR
rstn => Y[3]~reg0.ACLR
rstn => Y[4]~reg0.ACLR
rstn => Y[5]~reg0.ACLR
rstn => Y[6]~reg0.ACLR
rstn => Y[7]~reg0.ACLR
A[0] => Y[0]~reg0.DATAIN
A[1] => Y[1]~reg0.DATAIN
A[2] => Y[2]~reg0.DATAIN
A[3] => Y[3]~reg0.DATAIN
A[4] => Y[4]~reg0.DATAIN
A[5] => Y[5]~reg0.DATAIN
A[6] => Y[6]~reg0.DATAIN
A[7] => Y[7]~reg0.DATAIN
Y[0] <= Y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo
acq_clk => acq_clk.IN1
acq_data_in[0] => acq_data_in[0].IN1
acq_data_in[1] => acq_data_in[1].IN1
acq_data_in[2] => acq_data_in[2].IN1
acq_data_in[3] => acq_data_in[3].IN1
acq_data_in[4] => acq_data_in[4].IN1
acq_data_in[5] => acq_data_in[5].IN1
acq_data_in[6] => acq_data_in[6].IN1
acq_data_in[7] => acq_data_in[7].IN1
acq_data_in[8] => acq_data_in[8].IN1
acq_data_in[9] => acq_data_in[9].IN1
acq_data_in[10] => acq_data_in[10].IN1
acq_data_in[11] => acq_data_in[11].IN1
acq_data_in[12] => acq_data_in[12].IN1
acq_data_in[13] => acq_data_in[13].IN1
acq_data_in[14] => acq_data_in[14].IN1
acq_data_in[15] => acq_data_in[15].IN1
acq_data_in[16] => acq_data_in[16].IN1
acq_data_in[17] => acq_data_in[17].IN1
acq_data_in[18] => acq_data_in[18].IN1
acq_data_in[19] => acq_data_in[19].IN1
acq_data_in[20] => acq_data_in[20].IN1
acq_data_in[21] => acq_data_in[21].IN1
acq_data_in[22] => acq_data_in[22].IN1
acq_data_in[23] => acq_data_in[23].IN1
acq_data_in[24] => acq_data_in[24].IN1
acq_data_in[25] => acq_data_in[25].IN1
acq_data_in[26] => acq_data_in[26].IN1
acq_data_in[27] => acq_data_in[27].IN1
acq_data_in[28] => acq_data_in[28].IN1
acq_data_in[29] => acq_data_in[29].IN1
acq_data_in[30] => acq_data_in[30].IN1
acq_data_in[31] => acq_data_in[31].IN1
acq_data_in[32] => acq_data_in[32].IN1
acq_data_in[33] => acq_data_in[33].IN1
acq_data_in[34] => acq_data_in[34].IN1
acq_data_in[35] => acq_data_in[35].IN1
acq_data_in[36] => acq_data_in[36].IN1
acq_data_in[37] => acq_data_in[37].IN1
acq_data_in[38] => acq_data_in[38].IN1
acq_data_in[39] => acq_data_in[39].IN1
acq_data_in[40] => acq_data_in[40].IN1
acq_data_in[41] => acq_data_in[41].IN1
acq_data_in[42] => acq_data_in[42].IN1
acq_data_in[43] => acq_data_in[43].IN1
acq_data_in[44] => acq_data_in[44].IN1
acq_data_in[45] => acq_data_in[45].IN1
acq_data_in[46] => acq_data_in[46].IN1
acq_data_in[47] => acq_data_in[47].IN1
acq_data_in[48] => acq_data_in[48].IN1
acq_data_in[49] => acq_data_in[49].IN1
acq_data_in[50] => acq_data_in[50].IN1
acq_data_in[51] => acq_data_in[51].IN1
acq_data_in[52] => acq_data_in[52].IN1
acq_data_in[53] => acq_data_in[53].IN1
acq_data_in[54] => acq_data_in[54].IN1
acq_data_in[55] => acq_data_in[55].IN1
acq_data_in[56] => acq_data_in[56].IN1
acq_data_in[57] => acq_data_in[57].IN1
acq_data_in[58] => acq_data_in[58].IN1
acq_data_in[59] => acq_data_in[59].IN1
acq_data_in[60] => acq_data_in[60].IN1
acq_data_in[61] => acq_data_in[61].IN1
acq_data_in[62] => acq_data_in[62].IN1
acq_data_in[63] => acq_data_in[63].IN1
acq_trigger_in[0] => acq_trigger_in[0].IN1
acq_trigger_in[1] => acq_trigger_in[1].IN1
acq_trigger_in[2] => acq_trigger_in[2].IN1
acq_trigger_in[3] => acq_trigger_in[3].IN1
acq_trigger_in[4] => acq_trigger_in[4].IN1
acq_trigger_in[5] => acq_trigger_in[5].IN1
acq_trigger_in[6] => acq_trigger_in[6].IN1
acq_trigger_in[7] => acq_trigger_in[7].IN1
acq_trigger_in[8] => acq_trigger_in[8].IN1
acq_trigger_in[9] => acq_trigger_in[9].IN1
acq_trigger_in[10] => acq_trigger_in[10].IN1
acq_trigger_in[11] => acq_trigger_in[11].IN1
acq_trigger_in[12] => acq_trigger_in[12].IN1
acq_trigger_in[13] => acq_trigger_in[13].IN1
acq_trigger_in[14] => acq_trigger_in[14].IN1
acq_trigger_in[15] => acq_trigger_in[15].IN1
acq_trigger_in[16] => acq_trigger_in[16].IN1
acq_trigger_in[17] => acq_trigger_in[17].IN1
acq_trigger_in[18] => acq_trigger_in[18].IN1
acq_trigger_in[19] => acq_trigger_in[19].IN1
acq_trigger_in[20] => acq_trigger_in[20].IN1
acq_trigger_in[21] => acq_trigger_in[21].IN1
acq_trigger_in[22] => acq_trigger_in[22].IN1
acq_trigger_in[23] => acq_trigger_in[23].IN1
acq_trigger_in[24] => acq_trigger_in[24].IN1
acq_trigger_in[25] => acq_trigger_in[25].IN1
acq_trigger_in[26] => acq_trigger_in[26].IN1
acq_trigger_in[27] => acq_trigger_in[27].IN1
acq_trigger_in[28] => acq_trigger_in[28].IN1
acq_trigger_in[29] => acq_trigger_in[29].IN1
acq_trigger_in[30] => acq_trigger_in[30].IN1
acq_trigger_in[31] => acq_trigger_in[31].IN1
acq_trigger_in[32] => acq_trigger_in[32].IN1
acq_trigger_in[33] => acq_trigger_in[33].IN1
acq_trigger_in[34] => acq_trigger_in[34].IN1
acq_trigger_in[35] => acq_trigger_in[35].IN1
acq_trigger_in[36] => acq_trigger_in[36].IN1
acq_trigger_in[37] => acq_trigger_in[37].IN1
acq_trigger_in[38] => acq_trigger_in[38].IN1
acq_trigger_in[39] => acq_trigger_in[39].IN1
acq_trigger_in[40] => acq_trigger_in[40].IN1
acq_trigger_in[41] => acq_trigger_in[41].IN1
acq_trigger_in[42] => acq_trigger_in[42].IN1
acq_trigger_in[43] => acq_trigger_in[43].IN1
acq_trigger_in[44] => acq_trigger_in[44].IN1
acq_trigger_in[45] => acq_trigger_in[45].IN1
acq_trigger_in[46] => acq_trigger_in[46].IN1
acq_trigger_in[47] => acq_trigger_in[47].IN1
acq_trigger_in[48] => acq_trigger_in[48].IN1
acq_trigger_in[49] => acq_trigger_in[49].IN1
acq_trigger_in[50] => acq_trigger_in[50].IN1
acq_trigger_in[51] => acq_trigger_in[51].IN1
acq_trigger_in[52] => acq_trigger_in[52].IN1
acq_trigger_in[53] => acq_trigger_in[53].IN1
acq_trigger_in[54] => acq_trigger_in[54].IN1
acq_trigger_in[55] => acq_trigger_in[55].IN1
acq_trigger_in[56] => acq_trigger_in[56].IN1
acq_trigger_in[57] => acq_trigger_in[57].IN1
acq_trigger_in[58] => acq_trigger_in[58].IN1
acq_trigger_in[59] => acq_trigger_in[59].IN1
acq_trigger_in[60] => acq_trigger_in[60].IN1
acq_trigger_in[61] => acq_trigger_in[61].IN1
acq_trigger_in[62] => acq_trigger_in[62].IN1
acq_trigger_in[63] => acq_trigger_in[63].IN1


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component
acq_clk => sld_signaltap_impl:sld_signaltap_body.acq_clk
acq_clk => acq_trigger_in_reg[0].CLK
acq_clk => acq_trigger_in_reg[1].CLK
acq_clk => acq_trigger_in_reg[2].CLK
acq_clk => acq_trigger_in_reg[3].CLK
acq_clk => acq_trigger_in_reg[4].CLK
acq_clk => acq_trigger_in_reg[5].CLK
acq_clk => acq_trigger_in_reg[6].CLK
acq_clk => acq_trigger_in_reg[7].CLK
acq_clk => acq_trigger_in_reg[8].CLK
acq_clk => acq_trigger_in_reg[9].CLK
acq_clk => acq_trigger_in_reg[10].CLK
acq_clk => acq_trigger_in_reg[11].CLK
acq_clk => acq_trigger_in_reg[12].CLK
acq_clk => acq_trigger_in_reg[13].CLK
acq_clk => acq_trigger_in_reg[14].CLK
acq_clk => acq_trigger_in_reg[15].CLK
acq_clk => acq_trigger_in_reg[16].CLK
acq_clk => acq_trigger_in_reg[17].CLK
acq_clk => acq_trigger_in_reg[18].CLK
acq_clk => acq_trigger_in_reg[19].CLK
acq_clk => acq_trigger_in_reg[20].CLK
acq_clk => acq_trigger_in_reg[21].CLK
acq_clk => acq_trigger_in_reg[22].CLK
acq_clk => acq_trigger_in_reg[23].CLK
acq_clk => acq_trigger_in_reg[24].CLK
acq_clk => acq_trigger_in_reg[25].CLK
acq_clk => acq_trigger_in_reg[26].CLK
acq_clk => acq_trigger_in_reg[27].CLK
acq_clk => acq_trigger_in_reg[28].CLK
acq_clk => acq_trigger_in_reg[29].CLK
acq_clk => acq_trigger_in_reg[30].CLK
acq_clk => acq_trigger_in_reg[31].CLK
acq_clk => acq_trigger_in_reg[32].CLK
acq_clk => acq_trigger_in_reg[33].CLK
acq_clk => acq_trigger_in_reg[34].CLK
acq_clk => acq_trigger_in_reg[35].CLK
acq_clk => acq_trigger_in_reg[36].CLK
acq_clk => acq_trigger_in_reg[37].CLK
acq_clk => acq_trigger_in_reg[38].CLK
acq_clk => acq_trigger_in_reg[39].CLK
acq_clk => acq_trigger_in_reg[40].CLK
acq_clk => acq_trigger_in_reg[41].CLK
acq_clk => acq_trigger_in_reg[42].CLK
acq_clk => acq_trigger_in_reg[43].CLK
acq_clk => acq_trigger_in_reg[44].CLK
acq_clk => acq_trigger_in_reg[45].CLK
acq_clk => acq_trigger_in_reg[46].CLK
acq_clk => acq_trigger_in_reg[47].CLK
acq_clk => acq_trigger_in_reg[48].CLK
acq_clk => acq_trigger_in_reg[49].CLK
acq_clk => acq_trigger_in_reg[50].CLK
acq_clk => acq_trigger_in_reg[51].CLK
acq_clk => acq_trigger_in_reg[52].CLK
acq_clk => acq_trigger_in_reg[53].CLK
acq_clk => acq_trigger_in_reg[54].CLK
acq_clk => acq_trigger_in_reg[55].CLK
acq_clk => acq_trigger_in_reg[56].CLK
acq_clk => acq_trigger_in_reg[57].CLK
acq_clk => acq_trigger_in_reg[58].CLK
acq_clk => acq_trigger_in_reg[59].CLK
acq_clk => acq_trigger_in_reg[60].CLK
acq_clk => acq_trigger_in_reg[61].CLK
acq_clk => acq_trigger_in_reg[62].CLK
acq_clk => acq_trigger_in_reg[63].CLK
acq_clk => acq_data_in_reg[0].CLK
acq_clk => acq_data_in_reg[1].CLK
acq_clk => acq_data_in_reg[2].CLK
acq_clk => acq_data_in_reg[3].CLK
acq_clk => acq_data_in_reg[4].CLK
acq_clk => acq_data_in_reg[5].CLK
acq_clk => acq_data_in_reg[6].CLK
acq_clk => acq_data_in_reg[7].CLK
acq_clk => acq_data_in_reg[8].CLK
acq_clk => acq_data_in_reg[9].CLK
acq_clk => acq_data_in_reg[10].CLK
acq_clk => acq_data_in_reg[11].CLK
acq_clk => acq_data_in_reg[12].CLK
acq_clk => acq_data_in_reg[13].CLK
acq_clk => acq_data_in_reg[14].CLK
acq_clk => acq_data_in_reg[15].CLK
acq_clk => acq_data_in_reg[16].CLK
acq_clk => acq_data_in_reg[17].CLK
acq_clk => acq_data_in_reg[18].CLK
acq_clk => acq_data_in_reg[19].CLK
acq_clk => acq_data_in_reg[20].CLK
acq_clk => acq_data_in_reg[21].CLK
acq_clk => acq_data_in_reg[22].CLK
acq_clk => acq_data_in_reg[23].CLK
acq_clk => acq_data_in_reg[24].CLK
acq_clk => acq_data_in_reg[25].CLK
acq_clk => acq_data_in_reg[26].CLK
acq_clk => acq_data_in_reg[27].CLK
acq_clk => acq_data_in_reg[28].CLK
acq_clk => acq_data_in_reg[29].CLK
acq_clk => acq_data_in_reg[30].CLK
acq_clk => acq_data_in_reg[31].CLK
acq_clk => acq_data_in_reg[32].CLK
acq_clk => acq_data_in_reg[33].CLK
acq_clk => acq_data_in_reg[34].CLK
acq_clk => acq_data_in_reg[35].CLK
acq_clk => acq_data_in_reg[36].CLK
acq_clk => acq_data_in_reg[37].CLK
acq_clk => acq_data_in_reg[38].CLK
acq_clk => acq_data_in_reg[39].CLK
acq_clk => acq_data_in_reg[40].CLK
acq_clk => acq_data_in_reg[41].CLK
acq_clk => acq_data_in_reg[42].CLK
acq_clk => acq_data_in_reg[43].CLK
acq_clk => acq_data_in_reg[44].CLK
acq_clk => acq_data_in_reg[45].CLK
acq_clk => acq_data_in_reg[46].CLK
acq_clk => acq_data_in_reg[47].CLK
acq_clk => acq_data_in_reg[48].CLK
acq_clk => acq_data_in_reg[49].CLK
acq_clk => acq_data_in_reg[50].CLK
acq_clk => acq_data_in_reg[51].CLK
acq_clk => acq_data_in_reg[52].CLK
acq_clk => acq_data_in_reg[53].CLK
acq_clk => acq_data_in_reg[54].CLK
acq_clk => acq_data_in_reg[55].CLK
acq_clk => acq_data_in_reg[56].CLK
acq_clk => acq_data_in_reg[57].CLK
acq_clk => acq_data_in_reg[58].CLK
acq_clk => acq_data_in_reg[59].CLK
acq_clk => acq_data_in_reg[60].CLK
acq_clk => acq_data_in_reg[61].CLK
acq_clk => acq_data_in_reg[62].CLK
acq_clk => acq_data_in_reg[63].CLK
acq_data_in[0] => acq_data_in_reg[0].DATAIN
acq_data_in[1] => acq_data_in_reg[1].DATAIN
acq_data_in[2] => acq_data_in_reg[2].DATAIN
acq_data_in[3] => acq_data_in_reg[3].DATAIN
acq_data_in[4] => acq_data_in_reg[4].DATAIN
acq_data_in[5] => acq_data_in_reg[5].DATAIN
acq_data_in[6] => acq_data_in_reg[6].DATAIN
acq_data_in[7] => acq_data_in_reg[7].DATAIN
acq_data_in[8] => acq_data_in_reg[8].DATAIN
acq_data_in[9] => acq_data_in_reg[9].DATAIN
acq_data_in[10] => acq_data_in_reg[10].DATAIN
acq_data_in[11] => acq_data_in_reg[11].DATAIN
acq_data_in[12] => acq_data_in_reg[12].DATAIN
acq_data_in[13] => acq_data_in_reg[13].DATAIN
acq_data_in[14] => acq_data_in_reg[14].DATAIN
acq_data_in[15] => acq_data_in_reg[15].DATAIN
acq_data_in[16] => acq_data_in_reg[16].DATAIN
acq_data_in[17] => acq_data_in_reg[17].DATAIN
acq_data_in[18] => acq_data_in_reg[18].DATAIN
acq_data_in[19] => acq_data_in_reg[19].DATAIN
acq_data_in[20] => acq_data_in_reg[20].DATAIN
acq_data_in[21] => acq_data_in_reg[21].DATAIN
acq_data_in[22] => acq_data_in_reg[22].DATAIN
acq_data_in[23] => acq_data_in_reg[23].DATAIN
acq_data_in[24] => acq_data_in_reg[24].DATAIN
acq_data_in[25] => acq_data_in_reg[25].DATAIN
acq_data_in[26] => acq_data_in_reg[26].DATAIN
acq_data_in[27] => acq_data_in_reg[27].DATAIN
acq_data_in[28] => acq_data_in_reg[28].DATAIN
acq_data_in[29] => acq_data_in_reg[29].DATAIN
acq_data_in[30] => acq_data_in_reg[30].DATAIN
acq_data_in[31] => acq_data_in_reg[31].DATAIN
acq_data_in[32] => acq_data_in_reg[32].DATAIN
acq_data_in[33] => acq_data_in_reg[33].DATAIN
acq_data_in[34] => acq_data_in_reg[34].DATAIN
acq_data_in[35] => acq_data_in_reg[35].DATAIN
acq_data_in[36] => acq_data_in_reg[36].DATAIN
acq_data_in[37] => acq_data_in_reg[37].DATAIN
acq_data_in[38] => acq_data_in_reg[38].DATAIN
acq_data_in[39] => acq_data_in_reg[39].DATAIN
acq_data_in[40] => acq_data_in_reg[40].DATAIN
acq_data_in[41] => acq_data_in_reg[41].DATAIN
acq_data_in[42] => acq_data_in_reg[42].DATAIN
acq_data_in[43] => acq_data_in_reg[43].DATAIN
acq_data_in[44] => acq_data_in_reg[44].DATAIN
acq_data_in[45] => acq_data_in_reg[45].DATAIN
acq_data_in[46] => acq_data_in_reg[46].DATAIN
acq_data_in[47] => acq_data_in_reg[47].DATAIN
acq_data_in[48] => acq_data_in_reg[48].DATAIN
acq_data_in[49] => acq_data_in_reg[49].DATAIN
acq_data_in[50] => acq_data_in_reg[50].DATAIN
acq_data_in[51] => acq_data_in_reg[51].DATAIN
acq_data_in[52] => acq_data_in_reg[52].DATAIN
acq_data_in[53] => acq_data_in_reg[53].DATAIN
acq_data_in[54] => acq_data_in_reg[54].DATAIN
acq_data_in[55] => acq_data_in_reg[55].DATAIN
acq_data_in[56] => acq_data_in_reg[56].DATAIN
acq_data_in[57] => acq_data_in_reg[57].DATAIN
acq_data_in[58] => acq_data_in_reg[58].DATAIN
acq_data_in[59] => acq_data_in_reg[59].DATAIN
acq_data_in[60] => acq_data_in_reg[60].DATAIN
acq_data_in[61] => acq_data_in_reg[61].DATAIN
acq_data_in[62] => acq_data_in_reg[62].DATAIN
acq_data_in[63] => acq_data_in_reg[63].DATAIN
acq_trigger_in[0] => acq_trigger_in_reg[0].DATAIN
acq_trigger_in[1] => acq_trigger_in_reg[1].DATAIN
acq_trigger_in[2] => acq_trigger_in_reg[2].DATAIN
acq_trigger_in[3] => acq_trigger_in_reg[3].DATAIN
acq_trigger_in[4] => acq_trigger_in_reg[4].DATAIN
acq_trigger_in[5] => acq_trigger_in_reg[5].DATAIN
acq_trigger_in[6] => acq_trigger_in_reg[6].DATAIN
acq_trigger_in[7] => acq_trigger_in_reg[7].DATAIN
acq_trigger_in[8] => acq_trigger_in_reg[8].DATAIN
acq_trigger_in[9] => acq_trigger_in_reg[9].DATAIN
acq_trigger_in[10] => acq_trigger_in_reg[10].DATAIN
acq_trigger_in[11] => acq_trigger_in_reg[11].DATAIN
acq_trigger_in[12] => acq_trigger_in_reg[12].DATAIN
acq_trigger_in[13] => acq_trigger_in_reg[13].DATAIN
acq_trigger_in[14] => acq_trigger_in_reg[14].DATAIN
acq_trigger_in[15] => acq_trigger_in_reg[15].DATAIN
acq_trigger_in[16] => acq_trigger_in_reg[16].DATAIN
acq_trigger_in[17] => acq_trigger_in_reg[17].DATAIN
acq_trigger_in[18] => acq_trigger_in_reg[18].DATAIN
acq_trigger_in[19] => acq_trigger_in_reg[19].DATAIN
acq_trigger_in[20] => acq_trigger_in_reg[20].DATAIN
acq_trigger_in[21] => acq_trigger_in_reg[21].DATAIN
acq_trigger_in[22] => acq_trigger_in_reg[22].DATAIN
acq_trigger_in[23] => acq_trigger_in_reg[23].DATAIN
acq_trigger_in[24] => acq_trigger_in_reg[24].DATAIN
acq_trigger_in[25] => acq_trigger_in_reg[25].DATAIN
acq_trigger_in[26] => acq_trigger_in_reg[26].DATAIN
acq_trigger_in[27] => acq_trigger_in_reg[27].DATAIN
acq_trigger_in[28] => acq_trigger_in_reg[28].DATAIN
acq_trigger_in[29] => acq_trigger_in_reg[29].DATAIN
acq_trigger_in[30] => acq_trigger_in_reg[30].DATAIN
acq_trigger_in[31] => acq_trigger_in_reg[31].DATAIN
acq_trigger_in[32] => acq_trigger_in_reg[32].DATAIN
acq_trigger_in[33] => acq_trigger_in_reg[33].DATAIN
acq_trigger_in[34] => acq_trigger_in_reg[34].DATAIN
acq_trigger_in[35] => acq_trigger_in_reg[35].DATAIN
acq_trigger_in[36] => acq_trigger_in_reg[36].DATAIN
acq_trigger_in[37] => acq_trigger_in_reg[37].DATAIN
acq_trigger_in[38] => acq_trigger_in_reg[38].DATAIN
acq_trigger_in[39] => acq_trigger_in_reg[39].DATAIN
acq_trigger_in[40] => acq_trigger_in_reg[40].DATAIN
acq_trigger_in[41] => acq_trigger_in_reg[41].DATAIN
acq_trigger_in[42] => acq_trigger_in_reg[42].DATAIN
acq_trigger_in[43] => acq_trigger_in_reg[43].DATAIN
acq_trigger_in[44] => acq_trigger_in_reg[44].DATAIN
acq_trigger_in[45] => acq_trigger_in_reg[45].DATAIN
acq_trigger_in[46] => acq_trigger_in_reg[46].DATAIN
acq_trigger_in[47] => acq_trigger_in_reg[47].DATAIN
acq_trigger_in[48] => acq_trigger_in_reg[48].DATAIN
acq_trigger_in[49] => acq_trigger_in_reg[49].DATAIN
acq_trigger_in[50] => acq_trigger_in_reg[50].DATAIN
acq_trigger_in[51] => acq_trigger_in_reg[51].DATAIN
acq_trigger_in[52] => acq_trigger_in_reg[52].DATAIN
acq_trigger_in[53] => acq_trigger_in_reg[53].DATAIN
acq_trigger_in[54] => acq_trigger_in_reg[54].DATAIN
acq_trigger_in[55] => acq_trigger_in_reg[55].DATAIN
acq_trigger_in[56] => acq_trigger_in_reg[56].DATAIN
acq_trigger_in[57] => acq_trigger_in_reg[57].DATAIN
acq_trigger_in[58] => acq_trigger_in_reg[58].DATAIN
acq_trigger_in[59] => acq_trigger_in_reg[59].DATAIN
acq_trigger_in[60] => acq_trigger_in_reg[60].DATAIN
acq_trigger_in[61] => acq_trigger_in_reg[61].DATAIN
acq_trigger_in[62] => acq_trigger_in_reg[62].DATAIN
acq_trigger_in[63] => acq_trigger_in_reg[63].DATAIN
acq_storage_qualifier_in[0] => sld_signaltap_impl:sld_signaltap_body.acq_storage_qualifier_in[0]
trigger_in => ~NO_FANOUT~
crc[0] => sld_signaltap_impl:sld_signaltap_body.crc[0]
crc[1] => sld_signaltap_impl:sld_signaltap_body.crc[1]
crc[2] => sld_signaltap_impl:sld_signaltap_body.crc[2]
crc[3] => sld_signaltap_impl:sld_signaltap_body.crc[3]
crc[4] => sld_signaltap_impl:sld_signaltap_body.crc[4]
crc[5] => sld_signaltap_impl:sld_signaltap_body.crc[5]
crc[6] => sld_signaltap_impl:sld_signaltap_body.crc[6]
crc[7] => sld_signaltap_impl:sld_signaltap_body.crc[7]
crc[8] => sld_signaltap_impl:sld_signaltap_body.crc[8]
crc[9] => sld_signaltap_impl:sld_signaltap_body.crc[9]
crc[10] => sld_signaltap_impl:sld_signaltap_body.crc[10]
crc[11] => sld_signaltap_impl:sld_signaltap_body.crc[11]
crc[12] => sld_signaltap_impl:sld_signaltap_body.crc[12]
crc[13] => sld_signaltap_impl:sld_signaltap_body.crc[13]
crc[14] => sld_signaltap_impl:sld_signaltap_body.crc[14]
crc[15] => sld_signaltap_impl:sld_signaltap_body.crc[15]
crc[16] => sld_signaltap_impl:sld_signaltap_body.crc[16]
crc[17] => sld_signaltap_impl:sld_signaltap_body.crc[17]
crc[18] => sld_signaltap_impl:sld_signaltap_body.crc[18]
crc[19] => sld_signaltap_impl:sld_signaltap_body.crc[19]
crc[20] => sld_signaltap_impl:sld_signaltap_body.crc[20]
crc[21] => sld_signaltap_impl:sld_signaltap_body.crc[21]
crc[22] => sld_signaltap_impl:sld_signaltap_body.crc[22]
crc[23] => sld_signaltap_impl:sld_signaltap_body.crc[23]
crc[24] => sld_signaltap_impl:sld_signaltap_body.crc[24]
crc[25] => sld_signaltap_impl:sld_signaltap_body.crc[25]
crc[26] => sld_signaltap_impl:sld_signaltap_body.crc[26]
crc[27] => sld_signaltap_impl:sld_signaltap_body.crc[27]
crc[28] => sld_signaltap_impl:sld_signaltap_body.crc[28]
crc[29] => sld_signaltap_impl:sld_signaltap_body.crc[29]
crc[30] => sld_signaltap_impl:sld_signaltap_body.crc[30]
crc[31] => sld_signaltap_impl:sld_signaltap_body.crc[31]
storage_enable => sld_signaltap_impl:sld_signaltap_body.storage_enable
raw_tck => sld_signaltap_impl:sld_signaltap_body.raw_tck
tdi => sld_signaltap_impl:sld_signaltap_body.tdi
usr1 => sld_signaltap_impl:sld_signaltap_body.usr1
rti => sld_signaltap_impl:sld_signaltap_body.rti
shift => sld_signaltap_impl:sld_signaltap_body.shift
update => sld_signaltap_impl:sld_signaltap_body.update
jtag_state_cdr => sld_signaltap_impl:sld_signaltap_body.jtag_state_cdr
jtag_state_sdr => sld_signaltap_impl:sld_signaltap_body.jtag_state_sdr
jtag_state_e1dr => sld_signaltap_impl:sld_signaltap_body.jtag_state_e1dr
jtag_state_udr => sld_signaltap_impl:sld_signaltap_body.jtag_state_udr
jtag_state_uir => sld_signaltap_impl:sld_signaltap_body.jtag_state_uir
clr => sld_signaltap_impl:sld_signaltap_body.clr
ena => sld_signaltap_impl:sld_signaltap_body.ena
ir_in[0] => sld_signaltap_impl:sld_signaltap_body.ir_in[0]
ir_in[1] => sld_signaltap_impl:sld_signaltap_body.ir_in[1]
ir_in[2] => sld_signaltap_impl:sld_signaltap_body.ir_in[2]
ir_in[3] => sld_signaltap_impl:sld_signaltap_body.ir_in[3]
ir_in[4] => sld_signaltap_impl:sld_signaltap_body.ir_in[4]
ir_in[5] => sld_signaltap_impl:sld_signaltap_body.ir_in[5]
ir_in[6] => sld_signaltap_impl:sld_signaltap_body.ir_in[6]
ir_in[7] => sld_signaltap_impl:sld_signaltap_body.ir_in[7]
ir_in[8] => sld_signaltap_impl:sld_signaltap_body.ir_in[8]
ir_in[9] => sld_signaltap_impl:sld_signaltap_body.ir_in[9]
ir_out[0] <= sld_signaltap_impl:sld_signaltap_body.ir_out[0]
ir_out[1] <= sld_signaltap_impl:sld_signaltap_body.ir_out[1]
ir_out[2] <= sld_signaltap_impl:sld_signaltap_body.ir_out[2]
ir_out[3] <= sld_signaltap_impl:sld_signaltap_body.ir_out[3]
ir_out[4] <= sld_signaltap_impl:sld_signaltap_body.ir_out[4]
ir_out[5] <= sld_signaltap_impl:sld_signaltap_body.ir_out[5]
ir_out[6] <= sld_signaltap_impl:sld_signaltap_body.ir_out[6]
ir_out[7] <= sld_signaltap_impl:sld_signaltap_body.ir_out[7]
ir_out[8] <= sld_signaltap_impl:sld_signaltap_body.ir_out[8]
ir_out[9] <= sld_signaltap_impl:sld_signaltap_body.ir_out[9]
tdo <= sld_signaltap_impl:sld_signaltap_body.tdo
acq_data_out[0] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[0]
acq_data_out[1] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[1]
acq_data_out[2] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[2]
acq_data_out[3] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[3]
acq_data_out[4] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[4]
acq_data_out[5] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[5]
acq_data_out[6] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[6]
acq_data_out[7] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[7]
acq_data_out[8] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[8]
acq_data_out[9] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[9]
acq_data_out[10] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[10]
acq_data_out[11] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[11]
acq_data_out[12] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[12]
acq_data_out[13] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[13]
acq_data_out[14] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[14]
acq_data_out[15] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[15]
acq_data_out[16] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[16]
acq_data_out[17] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[17]
acq_data_out[18] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[18]
acq_data_out[19] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[19]
acq_data_out[20] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[20]
acq_data_out[21] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[21]
acq_data_out[22] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[22]
acq_data_out[23] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[23]
acq_data_out[24] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[24]
acq_data_out[25] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[25]
acq_data_out[26] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[26]
acq_data_out[27] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[27]
acq_data_out[28] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[28]
acq_data_out[29] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[29]
acq_data_out[30] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[30]
acq_data_out[31] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[31]
acq_data_out[32] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[32]
acq_data_out[33] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[33]
acq_data_out[34] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[34]
acq_data_out[35] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[35]
acq_data_out[36] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[36]
acq_data_out[37] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[37]
acq_data_out[38] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[38]
acq_data_out[39] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[39]
acq_data_out[40] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[40]
acq_data_out[41] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[41]
acq_data_out[42] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[42]
acq_data_out[43] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[43]
acq_data_out[44] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[44]
acq_data_out[45] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[45]
acq_data_out[46] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[46]
acq_data_out[47] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[47]
acq_data_out[48] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[48]
acq_data_out[49] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[49]
acq_data_out[50] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[50]
acq_data_out[51] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[51]
acq_data_out[52] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[52]
acq_data_out[53] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[53]
acq_data_out[54] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[54]
acq_data_out[55] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[55]
acq_data_out[56] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[56]
acq_data_out[57] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[57]
acq_data_out[58] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[58]
acq_data_out[59] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[59]
acq_data_out[60] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[60]
acq_data_out[61] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[61]
acq_data_out[62] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[62]
acq_data_out[63] <= sld_signaltap_impl:sld_signaltap_body.acq_data_out[63]
acq_trigger_out[0] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[0]
acq_trigger_out[1] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[1]
acq_trigger_out[2] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[2]
acq_trigger_out[3] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[3]
acq_trigger_out[4] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[4]
acq_trigger_out[5] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[5]
acq_trigger_out[6] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[6]
acq_trigger_out[7] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[7]
acq_trigger_out[8] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[8]
acq_trigger_out[9] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[9]
acq_trigger_out[10] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[10]
acq_trigger_out[11] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[11]
acq_trigger_out[12] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[12]
acq_trigger_out[13] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[13]
acq_trigger_out[14] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[14]
acq_trigger_out[15] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[15]
acq_trigger_out[16] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[16]
acq_trigger_out[17] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[17]
acq_trigger_out[18] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[18]
acq_trigger_out[19] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[19]
acq_trigger_out[20] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[20]
acq_trigger_out[21] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[21]
acq_trigger_out[22] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[22]
acq_trigger_out[23] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[23]
acq_trigger_out[24] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[24]
acq_trigger_out[25] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[25]
acq_trigger_out[26] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[26]
acq_trigger_out[27] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[27]
acq_trigger_out[28] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[28]
acq_trigger_out[29] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[29]
acq_trigger_out[30] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[30]
acq_trigger_out[31] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[31]
acq_trigger_out[32] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[32]
acq_trigger_out[33] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[33]
acq_trigger_out[34] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[34]
acq_trigger_out[35] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[35]
acq_trigger_out[36] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[36]
acq_trigger_out[37] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[37]
acq_trigger_out[38] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[38]
acq_trigger_out[39] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[39]
acq_trigger_out[40] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[40]
acq_trigger_out[41] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[41]
acq_trigger_out[42] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[42]
acq_trigger_out[43] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[43]
acq_trigger_out[44] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[44]
acq_trigger_out[45] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[45]
acq_trigger_out[46] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[46]
acq_trigger_out[47] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[47]
acq_trigger_out[48] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[48]
acq_trigger_out[49] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[49]
acq_trigger_out[50] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[50]
acq_trigger_out[51] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[51]
acq_trigger_out[52] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[52]
acq_trigger_out[53] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[53]
acq_trigger_out[54] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[54]
acq_trigger_out[55] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[55]
acq_trigger_out[56] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[56]
acq_trigger_out[57] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[57]
acq_trigger_out[58] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[58]
acq_trigger_out[59] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[59]
acq_trigger_out[60] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[60]
acq_trigger_out[61] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[61]
acq_trigger_out[62] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[62]
acq_trigger_out[63] <= sld_signaltap_impl:sld_signaltap_body.acq_trigger_out[63]
trigger_out <= sld_signaltap_impl:sld_signaltap_body.trigger_out


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body
acq_clk => sld_signaltap_implb:sld_signaltap_body.acq_clk
acq_data_in[0] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[0]
acq_data_in[1] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[1]
acq_data_in[2] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[2]
acq_data_in[3] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[3]
acq_data_in[4] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[4]
acq_data_in[5] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[5]
acq_data_in[6] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[6]
acq_data_in[7] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[7]
acq_data_in[8] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[8]
acq_data_in[9] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[9]
acq_data_in[10] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[10]
acq_data_in[11] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[11]
acq_data_in[12] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[12]
acq_data_in[13] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[13]
acq_data_in[14] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[14]
acq_data_in[15] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[15]
acq_data_in[16] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[16]
acq_data_in[17] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[17]
acq_data_in[18] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[18]
acq_data_in[19] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[19]
acq_data_in[20] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[20]
acq_data_in[21] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[21]
acq_data_in[22] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[22]
acq_data_in[23] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[23]
acq_data_in[24] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[24]
acq_data_in[25] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[25]
acq_data_in[26] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[26]
acq_data_in[27] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[27]
acq_data_in[28] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[28]
acq_data_in[29] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[29]
acq_data_in[30] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[30]
acq_data_in[31] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[31]
acq_data_in[32] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[32]
acq_data_in[33] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[33]
acq_data_in[34] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[34]
acq_data_in[35] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[35]
acq_data_in[36] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[36]
acq_data_in[37] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[37]
acq_data_in[38] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[38]
acq_data_in[39] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[39]
acq_data_in[40] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[40]
acq_data_in[41] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[41]
acq_data_in[42] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[42]
acq_data_in[43] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[43]
acq_data_in[44] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[44]
acq_data_in[45] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[45]
acq_data_in[46] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[46]
acq_data_in[47] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[47]
acq_data_in[48] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[48]
acq_data_in[49] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[49]
acq_data_in[50] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[50]
acq_data_in[51] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[51]
acq_data_in[52] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[52]
acq_data_in[53] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[53]
acq_data_in[54] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[54]
acq_data_in[55] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[55]
acq_data_in[56] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[56]
acq_data_in[57] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[57]
acq_data_in[58] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[58]
acq_data_in[59] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[59]
acq_data_in[60] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[60]
acq_data_in[61] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[61]
acq_data_in[62] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[62]
acq_data_in[63] => sld_signaltap_implb:sld_signaltap_body.acq_data_in[63]
acq_trigger_in[0] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[0]
acq_trigger_in[1] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[1]
acq_trigger_in[2] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[2]
acq_trigger_in[3] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[3]
acq_trigger_in[4] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[4]
acq_trigger_in[5] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[5]
acq_trigger_in[6] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[6]
acq_trigger_in[7] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[7]
acq_trigger_in[8] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[8]
acq_trigger_in[9] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[9]
acq_trigger_in[10] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[10]
acq_trigger_in[11] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[11]
acq_trigger_in[12] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[12]
acq_trigger_in[13] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[13]
acq_trigger_in[14] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[14]
acq_trigger_in[15] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[15]
acq_trigger_in[16] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[16]
acq_trigger_in[17] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[17]
acq_trigger_in[18] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[18]
acq_trigger_in[19] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[19]
acq_trigger_in[20] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[20]
acq_trigger_in[21] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[21]
acq_trigger_in[22] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[22]
acq_trigger_in[23] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[23]
acq_trigger_in[24] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[24]
acq_trigger_in[25] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[25]
acq_trigger_in[26] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[26]
acq_trigger_in[27] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[27]
acq_trigger_in[28] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[28]
acq_trigger_in[29] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[29]
acq_trigger_in[30] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[30]
acq_trigger_in[31] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[31]
acq_trigger_in[32] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[32]
acq_trigger_in[33] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[33]
acq_trigger_in[34] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[34]
acq_trigger_in[35] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[35]
acq_trigger_in[36] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[36]
acq_trigger_in[37] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[37]
acq_trigger_in[38] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[38]
acq_trigger_in[39] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[39]
acq_trigger_in[40] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[40]
acq_trigger_in[41] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[41]
acq_trigger_in[42] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[42]
acq_trigger_in[43] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[43]
acq_trigger_in[44] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[44]
acq_trigger_in[45] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[45]
acq_trigger_in[46] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[46]
acq_trigger_in[47] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[47]
acq_trigger_in[48] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[48]
acq_trigger_in[49] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[49]
acq_trigger_in[50] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[50]
acq_trigger_in[51] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[51]
acq_trigger_in[52] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[52]
acq_trigger_in[53] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[53]
acq_trigger_in[54] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[54]
acq_trigger_in[55] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[55]
acq_trigger_in[56] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[56]
acq_trigger_in[57] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[57]
acq_trigger_in[58] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[58]
acq_trigger_in[59] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[59]
acq_trigger_in[60] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[60]
acq_trigger_in[61] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[61]
acq_trigger_in[62] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[62]
acq_trigger_in[63] => sld_signaltap_implb:sld_signaltap_body.acq_trigger_in[63]
acq_storage_qualifier_in[0] => sld_signaltap_implb:sld_signaltap_body.acq_storage_qualifier_in[0]
trigger_in => sld_signaltap_implb:sld_signaltap_body.trigger_in
crc[0] => sld_signaltap_implb:sld_signaltap_body.crc[0]
crc[1] => sld_signaltap_implb:sld_signaltap_body.crc[1]
crc[2] => sld_signaltap_implb:sld_signaltap_body.crc[2]
crc[3] => sld_signaltap_implb:sld_signaltap_body.crc[3]
crc[4] => sld_signaltap_implb:sld_signaltap_body.crc[4]
crc[5] => sld_signaltap_implb:sld_signaltap_body.crc[5]
crc[6] => sld_signaltap_implb:sld_signaltap_body.crc[6]
crc[7] => sld_signaltap_implb:sld_signaltap_body.crc[7]
crc[8] => sld_signaltap_implb:sld_signaltap_body.crc[8]
crc[9] => sld_signaltap_implb:sld_signaltap_body.crc[9]
crc[10] => sld_signaltap_implb:sld_signaltap_body.crc[10]
crc[11] => sld_signaltap_implb:sld_signaltap_body.crc[11]
crc[12] => sld_signaltap_implb:sld_signaltap_body.crc[12]
crc[13] => sld_signaltap_implb:sld_signaltap_body.crc[13]
crc[14] => sld_signaltap_implb:sld_signaltap_body.crc[14]
crc[15] => sld_signaltap_implb:sld_signaltap_body.crc[15]
crc[16] => sld_signaltap_implb:sld_signaltap_body.crc[16]
crc[17] => sld_signaltap_implb:sld_signaltap_body.crc[17]
crc[18] => sld_signaltap_implb:sld_signaltap_body.crc[18]
crc[19] => sld_signaltap_implb:sld_signaltap_body.crc[19]
crc[20] => sld_signaltap_implb:sld_signaltap_body.crc[20]
crc[21] => sld_signaltap_implb:sld_signaltap_body.crc[21]
crc[22] => sld_signaltap_implb:sld_signaltap_body.crc[22]
crc[23] => sld_signaltap_implb:sld_signaltap_body.crc[23]
crc[24] => sld_signaltap_implb:sld_signaltap_body.crc[24]
crc[25] => sld_signaltap_implb:sld_signaltap_body.crc[25]
crc[26] => sld_signaltap_implb:sld_signaltap_body.crc[26]
crc[27] => sld_signaltap_implb:sld_signaltap_body.crc[27]
crc[28] => sld_signaltap_implb:sld_signaltap_body.crc[28]
crc[29] => sld_signaltap_implb:sld_signaltap_body.crc[29]
crc[30] => sld_signaltap_implb:sld_signaltap_body.crc[30]
crc[31] => sld_signaltap_implb:sld_signaltap_body.crc[31]
storage_enable => sld_signaltap_implb:sld_signaltap_body.storage_enable
raw_tck => sld_signaltap_implb:sld_signaltap_body.raw_tck
tdi => sld_signaltap_implb:sld_signaltap_body.tdi
usr1 => sld_signaltap_implb:sld_signaltap_body.usr1
rti => sld_signaltap_implb:sld_signaltap_body.rti
shift => sld_signaltap_implb:sld_signaltap_body.shift
update => sld_signaltap_implb:sld_signaltap_body.update
jtag_state_cdr => sld_signaltap_implb:sld_signaltap_body.jtag_state_cdr
jtag_state_sdr => sld_signaltap_implb:sld_signaltap_body.jtag_state_sdr
jtag_state_e1dr => sld_signaltap_implb:sld_signaltap_body.jtag_state_e1dr
jtag_state_udr => sld_signaltap_implb:sld_signaltap_body.jtag_state_udr
jtag_state_uir => sld_signaltap_implb:sld_signaltap_body.jtag_state_uir
clr => sld_signaltap_implb:sld_signaltap_body.clr
ena => sld_signaltap_implb:sld_signaltap_body.ena
ir_in[0] => sld_signaltap_implb:sld_signaltap_body.ir_in[0]
ir_in[1] => sld_signaltap_implb:sld_signaltap_body.ir_in[1]
ir_in[2] => sld_signaltap_implb:sld_signaltap_body.ir_in[2]
ir_in[3] => sld_signaltap_implb:sld_signaltap_body.ir_in[3]
ir_in[4] => sld_signaltap_implb:sld_signaltap_body.ir_in[4]
ir_in[5] => sld_signaltap_implb:sld_signaltap_body.ir_in[5]
ir_in[6] => sld_signaltap_implb:sld_signaltap_body.ir_in[6]
ir_in[7] => sld_signaltap_implb:sld_signaltap_body.ir_in[7]
ir_in[8] => sld_signaltap_implb:sld_signaltap_body.ir_in[8]
ir_in[9] => sld_signaltap_implb:sld_signaltap_body.ir_in[9]
ir_out[0] <= sld_signaltap_implb:sld_signaltap_body.ir_out[0]
ir_out[1] <= sld_signaltap_implb:sld_signaltap_body.ir_out[1]
ir_out[2] <= sld_signaltap_implb:sld_signaltap_body.ir_out[2]
ir_out[3] <= sld_signaltap_implb:sld_signaltap_body.ir_out[3]
ir_out[4] <= sld_signaltap_implb:sld_signaltap_body.ir_out[4]
ir_out[5] <= sld_signaltap_implb:sld_signaltap_body.ir_out[5]
ir_out[6] <= sld_signaltap_implb:sld_signaltap_body.ir_out[6]
ir_out[7] <= sld_signaltap_implb:sld_signaltap_body.ir_out[7]
ir_out[8] <= sld_signaltap_implb:sld_signaltap_body.ir_out[8]
ir_out[9] <= sld_signaltap_implb:sld_signaltap_body.ir_out[9]
tdo <= sld_signaltap_implb:sld_signaltap_body.tdo
acq_data_out[0] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[0]
acq_data_out[1] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[1]
acq_data_out[2] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[2]
acq_data_out[3] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[3]
acq_data_out[4] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[4]
acq_data_out[5] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[5]
acq_data_out[6] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[6]
acq_data_out[7] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[7]
acq_data_out[8] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[8]
acq_data_out[9] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[9]
acq_data_out[10] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[10]
acq_data_out[11] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[11]
acq_data_out[12] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[12]
acq_data_out[13] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[13]
acq_data_out[14] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[14]
acq_data_out[15] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[15]
acq_data_out[16] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[16]
acq_data_out[17] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[17]
acq_data_out[18] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[18]
acq_data_out[19] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[19]
acq_data_out[20] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[20]
acq_data_out[21] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[21]
acq_data_out[22] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[22]
acq_data_out[23] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[23]
acq_data_out[24] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[24]
acq_data_out[25] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[25]
acq_data_out[26] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[26]
acq_data_out[27] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[27]
acq_data_out[28] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[28]
acq_data_out[29] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[29]
acq_data_out[30] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[30]
acq_data_out[31] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[31]
acq_data_out[32] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[32]
acq_data_out[33] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[33]
acq_data_out[34] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[34]
acq_data_out[35] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[35]
acq_data_out[36] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[36]
acq_data_out[37] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[37]
acq_data_out[38] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[38]
acq_data_out[39] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[39]
acq_data_out[40] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[40]
acq_data_out[41] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[41]
acq_data_out[42] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[42]
acq_data_out[43] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[43]
acq_data_out[44] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[44]
acq_data_out[45] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[45]
acq_data_out[46] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[46]
acq_data_out[47] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[47]
acq_data_out[48] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[48]
acq_data_out[49] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[49]
acq_data_out[50] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[50]
acq_data_out[51] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[51]
acq_data_out[52] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[52]
acq_data_out[53] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[53]
acq_data_out[54] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[54]
acq_data_out[55] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[55]
acq_data_out[56] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[56]
acq_data_out[57] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[57]
acq_data_out[58] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[58]
acq_data_out[59] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[59]
acq_data_out[60] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[60]
acq_data_out[61] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[61]
acq_data_out[62] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[62]
acq_data_out[63] <= sld_signaltap_implb:sld_signaltap_body.acq_data_out[63]
acq_trigger_out[0] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[0]
acq_trigger_out[1] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[1]
acq_trigger_out[2] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[2]
acq_trigger_out[3] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[3]
acq_trigger_out[4] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[4]
acq_trigger_out[5] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[5]
acq_trigger_out[6] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[6]
acq_trigger_out[7] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[7]
acq_trigger_out[8] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[8]
acq_trigger_out[9] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[9]
acq_trigger_out[10] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[10]
acq_trigger_out[11] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[11]
acq_trigger_out[12] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[12]
acq_trigger_out[13] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[13]
acq_trigger_out[14] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[14]
acq_trigger_out[15] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[15]
acq_trigger_out[16] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[16]
acq_trigger_out[17] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[17]
acq_trigger_out[18] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[18]
acq_trigger_out[19] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[19]
acq_trigger_out[20] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[20]
acq_trigger_out[21] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[21]
acq_trigger_out[22] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[22]
acq_trigger_out[23] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[23]
acq_trigger_out[24] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[24]
acq_trigger_out[25] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[25]
acq_trigger_out[26] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[26]
acq_trigger_out[27] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[27]
acq_trigger_out[28] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[28]
acq_trigger_out[29] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[29]
acq_trigger_out[30] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[30]
acq_trigger_out[31] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[31]
acq_trigger_out[32] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[32]
acq_trigger_out[33] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[33]
acq_trigger_out[34] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[34]
acq_trigger_out[35] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[35]
acq_trigger_out[36] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[36]
acq_trigger_out[37] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[37]
acq_trigger_out[38] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[38]
acq_trigger_out[39] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[39]
acq_trigger_out[40] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[40]
acq_trigger_out[41] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[41]
acq_trigger_out[42] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[42]
acq_trigger_out[43] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[43]
acq_trigger_out[44] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[44]
acq_trigger_out[45] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[45]
acq_trigger_out[46] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[46]
acq_trigger_out[47] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[47]
acq_trigger_out[48] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[48]
acq_trigger_out[49] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[49]
acq_trigger_out[50] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[50]
acq_trigger_out[51] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[51]
acq_trigger_out[52] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[52]
acq_trigger_out[53] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[53]
acq_trigger_out[54] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[54]
acq_trigger_out[55] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[55]
acq_trigger_out[56] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[56]
acq_trigger_out[57] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[57]
acq_trigger_out[58] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[58]
acq_trigger_out[59] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[59]
acq_trigger_out[60] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[60]
acq_trigger_out[61] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[61]
acq_trigger_out[62] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[62]
acq_trigger_out[63] <= sld_signaltap_implb:sld_signaltap_body.acq_trigger_out[63]
trigger_out <= sld_signaltap_implb:sld_signaltap_body.trigger_out


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body
acq_clk => sld_ela_control:ela_control.acq_clk
acq_clk => acq_data_in_pipe_reg[0][0].CLK
acq_clk => acq_data_in_pipe_reg[0][1].CLK
acq_clk => acq_data_in_pipe_reg[0][2].CLK
acq_clk => acq_data_in_pipe_reg[0][3].CLK
acq_clk => acq_data_in_pipe_reg[0][4].CLK
acq_clk => acq_data_in_pipe_reg[0][5].CLK
acq_clk => acq_data_in_pipe_reg[0][6].CLK
acq_clk => acq_data_in_pipe_reg[0][7].CLK
acq_clk => acq_data_in_pipe_reg[0][8].CLK
acq_clk => acq_data_in_pipe_reg[0][9].CLK
acq_clk => acq_data_in_pipe_reg[0][10].CLK
acq_clk => acq_data_in_pipe_reg[0][11].CLK
acq_clk => acq_data_in_pipe_reg[0][12].CLK
acq_clk => acq_data_in_pipe_reg[0][13].CLK
acq_clk => acq_data_in_pipe_reg[0][14].CLK
acq_clk => acq_data_in_pipe_reg[0][15].CLK
acq_clk => acq_data_in_pipe_reg[0][16].CLK
acq_clk => acq_data_in_pipe_reg[0][17].CLK
acq_clk => acq_data_in_pipe_reg[0][18].CLK
acq_clk => acq_data_in_pipe_reg[0][19].CLK
acq_clk => acq_data_in_pipe_reg[0][20].CLK
acq_clk => acq_data_in_pipe_reg[0][21].CLK
acq_clk => acq_data_in_pipe_reg[0][22].CLK
acq_clk => acq_data_in_pipe_reg[0][23].CLK
acq_clk => acq_data_in_pipe_reg[0][24].CLK
acq_clk => acq_data_in_pipe_reg[0][25].CLK
acq_clk => acq_data_in_pipe_reg[0][26].CLK
acq_clk => acq_data_in_pipe_reg[0][27].CLK
acq_clk => acq_data_in_pipe_reg[0][28].CLK
acq_clk => acq_data_in_pipe_reg[0][29].CLK
acq_clk => acq_data_in_pipe_reg[0][30].CLK
acq_clk => acq_data_in_pipe_reg[0][31].CLK
acq_clk => acq_data_in_pipe_reg[0][32].CLK
acq_clk => acq_data_in_pipe_reg[0][33].CLK
acq_clk => acq_data_in_pipe_reg[0][34].CLK
acq_clk => acq_data_in_pipe_reg[0][35].CLK
acq_clk => acq_data_in_pipe_reg[0][36].CLK
acq_clk => acq_data_in_pipe_reg[0][37].CLK
acq_clk => acq_data_in_pipe_reg[0][38].CLK
acq_clk => acq_data_in_pipe_reg[0][39].CLK
acq_clk => acq_data_in_pipe_reg[0][40].CLK
acq_clk => acq_data_in_pipe_reg[0][41].CLK
acq_clk => acq_data_in_pipe_reg[0][42].CLK
acq_clk => acq_data_in_pipe_reg[0][43].CLK
acq_clk => acq_data_in_pipe_reg[0][44].CLK
acq_clk => acq_data_in_pipe_reg[0][45].CLK
acq_clk => acq_data_in_pipe_reg[0][46].CLK
acq_clk => acq_data_in_pipe_reg[0][47].CLK
acq_clk => acq_data_in_pipe_reg[0][48].CLK
acq_clk => acq_data_in_pipe_reg[0][49].CLK
acq_clk => acq_data_in_pipe_reg[0][50].CLK
acq_clk => acq_data_in_pipe_reg[0][51].CLK
acq_clk => acq_data_in_pipe_reg[0][52].CLK
acq_clk => acq_data_in_pipe_reg[0][53].CLK
acq_clk => acq_data_in_pipe_reg[0][54].CLK
acq_clk => acq_data_in_pipe_reg[0][55].CLK
acq_clk => acq_data_in_pipe_reg[0][56].CLK
acq_clk => acq_data_in_pipe_reg[0][57].CLK
acq_clk => acq_data_in_pipe_reg[0][58].CLK
acq_clk => acq_data_in_pipe_reg[0][59].CLK
acq_clk => acq_data_in_pipe_reg[0][60].CLK
acq_clk => acq_data_in_pipe_reg[0][61].CLK
acq_clk => acq_data_in_pipe_reg[0][62].CLK
acq_clk => acq_data_in_pipe_reg[0][63].CLK
acq_clk => acq_data_in_pipe_reg[1][0].CLK
acq_clk => acq_data_in_pipe_reg[1][1].CLK
acq_clk => acq_data_in_pipe_reg[1][2].CLK
acq_clk => acq_data_in_pipe_reg[1][3].CLK
acq_clk => acq_data_in_pipe_reg[1][4].CLK
acq_clk => acq_data_in_pipe_reg[1][5].CLK
acq_clk => acq_data_in_pipe_reg[1][6].CLK
acq_clk => acq_data_in_pipe_reg[1][7].CLK
acq_clk => acq_data_in_pipe_reg[1][8].CLK
acq_clk => acq_data_in_pipe_reg[1][9].CLK
acq_clk => acq_data_in_pipe_reg[1][10].CLK
acq_clk => acq_data_in_pipe_reg[1][11].CLK
acq_clk => acq_data_in_pipe_reg[1][12].CLK
acq_clk => acq_data_in_pipe_reg[1][13].CLK
acq_clk => acq_data_in_pipe_reg[1][14].CLK
acq_clk => acq_data_in_pipe_reg[1][15].CLK
acq_clk => acq_data_in_pipe_reg[1][16].CLK
acq_clk => acq_data_in_pipe_reg[1][17].CLK
acq_clk => acq_data_in_pipe_reg[1][18].CLK
acq_clk => acq_data_in_pipe_reg[1][19].CLK
acq_clk => acq_data_in_pipe_reg[1][20].CLK
acq_clk => acq_data_in_pipe_reg[1][21].CLK
acq_clk => acq_data_in_pipe_reg[1][22].CLK
acq_clk => acq_data_in_pipe_reg[1][23].CLK
acq_clk => acq_data_in_pipe_reg[1][24].CLK
acq_clk => acq_data_in_pipe_reg[1][25].CLK
acq_clk => acq_data_in_pipe_reg[1][26].CLK
acq_clk => acq_data_in_pipe_reg[1][27].CLK
acq_clk => acq_data_in_pipe_reg[1][28].CLK
acq_clk => acq_data_in_pipe_reg[1][29].CLK
acq_clk => acq_data_in_pipe_reg[1][30].CLK
acq_clk => acq_data_in_pipe_reg[1][31].CLK
acq_clk => acq_data_in_pipe_reg[1][32].CLK
acq_clk => acq_data_in_pipe_reg[1][33].CLK
acq_clk => acq_data_in_pipe_reg[1][34].CLK
acq_clk => acq_data_in_pipe_reg[1][35].CLK
acq_clk => acq_data_in_pipe_reg[1][36].CLK
acq_clk => acq_data_in_pipe_reg[1][37].CLK
acq_clk => acq_data_in_pipe_reg[1][38].CLK
acq_clk => acq_data_in_pipe_reg[1][39].CLK
acq_clk => acq_data_in_pipe_reg[1][40].CLK
acq_clk => acq_data_in_pipe_reg[1][41].CLK
acq_clk => acq_data_in_pipe_reg[1][42].CLK
acq_clk => acq_data_in_pipe_reg[1][43].CLK
acq_clk => acq_data_in_pipe_reg[1][44].CLK
acq_clk => acq_data_in_pipe_reg[1][45].CLK
acq_clk => acq_data_in_pipe_reg[1][46].CLK
acq_clk => acq_data_in_pipe_reg[1][47].CLK
acq_clk => acq_data_in_pipe_reg[1][48].CLK
acq_clk => acq_data_in_pipe_reg[1][49].CLK
acq_clk => acq_data_in_pipe_reg[1][50].CLK
acq_clk => acq_data_in_pipe_reg[1][51].CLK
acq_clk => acq_data_in_pipe_reg[1][52].CLK
acq_clk => acq_data_in_pipe_reg[1][53].CLK
acq_clk => acq_data_in_pipe_reg[1][54].CLK
acq_clk => acq_data_in_pipe_reg[1][55].CLK
acq_clk => acq_data_in_pipe_reg[1][56].CLK
acq_clk => acq_data_in_pipe_reg[1][57].CLK
acq_clk => acq_data_in_pipe_reg[1][58].CLK
acq_clk => acq_data_in_pipe_reg[1][59].CLK
acq_clk => acq_data_in_pipe_reg[1][60].CLK
acq_clk => acq_data_in_pipe_reg[1][61].CLK
acq_clk => acq_data_in_pipe_reg[1][62].CLK
acq_clk => acq_data_in_pipe_reg[1][63].CLK
acq_clk => acq_data_in_pipe_reg[2][0].CLK
acq_clk => acq_data_in_pipe_reg[2][1].CLK
acq_clk => acq_data_in_pipe_reg[2][2].CLK
acq_clk => acq_data_in_pipe_reg[2][3].CLK
acq_clk => acq_data_in_pipe_reg[2][4].CLK
acq_clk => acq_data_in_pipe_reg[2][5].CLK
acq_clk => acq_data_in_pipe_reg[2][6].CLK
acq_clk => acq_data_in_pipe_reg[2][7].CLK
acq_clk => acq_data_in_pipe_reg[2][8].CLK
acq_clk => acq_data_in_pipe_reg[2][9].CLK
acq_clk => acq_data_in_pipe_reg[2][10].CLK
acq_clk => acq_data_in_pipe_reg[2][11].CLK
acq_clk => acq_data_in_pipe_reg[2][12].CLK
acq_clk => acq_data_in_pipe_reg[2][13].CLK
acq_clk => acq_data_in_pipe_reg[2][14].CLK
acq_clk => acq_data_in_pipe_reg[2][15].CLK
acq_clk => acq_data_in_pipe_reg[2][16].CLK
acq_clk => acq_data_in_pipe_reg[2][17].CLK
acq_clk => acq_data_in_pipe_reg[2][18].CLK
acq_clk => acq_data_in_pipe_reg[2][19].CLK
acq_clk => acq_data_in_pipe_reg[2][20].CLK
acq_clk => acq_data_in_pipe_reg[2][21].CLK
acq_clk => acq_data_in_pipe_reg[2][22].CLK
acq_clk => acq_data_in_pipe_reg[2][23].CLK
acq_clk => acq_data_in_pipe_reg[2][24].CLK
acq_clk => acq_data_in_pipe_reg[2][25].CLK
acq_clk => acq_data_in_pipe_reg[2][26].CLK
acq_clk => acq_data_in_pipe_reg[2][27].CLK
acq_clk => acq_data_in_pipe_reg[2][28].CLK
acq_clk => acq_data_in_pipe_reg[2][29].CLK
acq_clk => acq_data_in_pipe_reg[2][30].CLK
acq_clk => acq_data_in_pipe_reg[2][31].CLK
acq_clk => acq_data_in_pipe_reg[2][32].CLK
acq_clk => acq_data_in_pipe_reg[2][33].CLK
acq_clk => acq_data_in_pipe_reg[2][34].CLK
acq_clk => acq_data_in_pipe_reg[2][35].CLK
acq_clk => acq_data_in_pipe_reg[2][36].CLK
acq_clk => acq_data_in_pipe_reg[2][37].CLK
acq_clk => acq_data_in_pipe_reg[2][38].CLK
acq_clk => acq_data_in_pipe_reg[2][39].CLK
acq_clk => acq_data_in_pipe_reg[2][40].CLK
acq_clk => acq_data_in_pipe_reg[2][41].CLK
acq_clk => acq_data_in_pipe_reg[2][42].CLK
acq_clk => acq_data_in_pipe_reg[2][43].CLK
acq_clk => acq_data_in_pipe_reg[2][44].CLK
acq_clk => acq_data_in_pipe_reg[2][45].CLK
acq_clk => acq_data_in_pipe_reg[2][46].CLK
acq_clk => acq_data_in_pipe_reg[2][47].CLK
acq_clk => acq_data_in_pipe_reg[2][48].CLK
acq_clk => acq_data_in_pipe_reg[2][49].CLK
acq_clk => acq_data_in_pipe_reg[2][50].CLK
acq_clk => acq_data_in_pipe_reg[2][51].CLK
acq_clk => acq_data_in_pipe_reg[2][52].CLK
acq_clk => acq_data_in_pipe_reg[2][53].CLK
acq_clk => acq_data_in_pipe_reg[2][54].CLK
acq_clk => acq_data_in_pipe_reg[2][55].CLK
acq_clk => acq_data_in_pipe_reg[2][56].CLK
acq_clk => acq_data_in_pipe_reg[2][57].CLK
acq_clk => acq_data_in_pipe_reg[2][58].CLK
acq_clk => acq_data_in_pipe_reg[2][59].CLK
acq_clk => acq_data_in_pipe_reg[2][60].CLK
acq_clk => acq_data_in_pipe_reg[2][61].CLK
acq_clk => acq_data_in_pipe_reg[2][62].CLK
acq_clk => acq_data_in_pipe_reg[2][63].CLK
acq_clk => acq_data_in_pipe_reg[3][0].CLK
acq_clk => acq_data_in_pipe_reg[3][1].CLK
acq_clk => acq_data_in_pipe_reg[3][2].CLK
acq_clk => acq_data_in_pipe_reg[3][3].CLK
acq_clk => acq_data_in_pipe_reg[3][4].CLK
acq_clk => acq_data_in_pipe_reg[3][5].CLK
acq_clk => acq_data_in_pipe_reg[3][6].CLK
acq_clk => acq_data_in_pipe_reg[3][7].CLK
acq_clk => acq_data_in_pipe_reg[3][8].CLK
acq_clk => acq_data_in_pipe_reg[3][9].CLK
acq_clk => acq_data_in_pipe_reg[3][10].CLK
acq_clk => acq_data_in_pipe_reg[3][11].CLK
acq_clk => acq_data_in_pipe_reg[3][12].CLK
acq_clk => acq_data_in_pipe_reg[3][13].CLK
acq_clk => acq_data_in_pipe_reg[3][14].CLK
acq_clk => acq_data_in_pipe_reg[3][15].CLK
acq_clk => acq_data_in_pipe_reg[3][16].CLK
acq_clk => acq_data_in_pipe_reg[3][17].CLK
acq_clk => acq_data_in_pipe_reg[3][18].CLK
acq_clk => acq_data_in_pipe_reg[3][19].CLK
acq_clk => acq_data_in_pipe_reg[3][20].CLK
acq_clk => acq_data_in_pipe_reg[3][21].CLK
acq_clk => acq_data_in_pipe_reg[3][22].CLK
acq_clk => acq_data_in_pipe_reg[3][23].CLK
acq_clk => acq_data_in_pipe_reg[3][24].CLK
acq_clk => acq_data_in_pipe_reg[3][25].CLK
acq_clk => acq_data_in_pipe_reg[3][26].CLK
acq_clk => acq_data_in_pipe_reg[3][27].CLK
acq_clk => acq_data_in_pipe_reg[3][28].CLK
acq_clk => acq_data_in_pipe_reg[3][29].CLK
acq_clk => acq_data_in_pipe_reg[3][30].CLK
acq_clk => acq_data_in_pipe_reg[3][31].CLK
acq_clk => acq_data_in_pipe_reg[3][32].CLK
acq_clk => acq_data_in_pipe_reg[3][33].CLK
acq_clk => acq_data_in_pipe_reg[3][34].CLK
acq_clk => acq_data_in_pipe_reg[3][35].CLK
acq_clk => acq_data_in_pipe_reg[3][36].CLK
acq_clk => acq_data_in_pipe_reg[3][37].CLK
acq_clk => acq_data_in_pipe_reg[3][38].CLK
acq_clk => acq_data_in_pipe_reg[3][39].CLK
acq_clk => acq_data_in_pipe_reg[3][40].CLK
acq_clk => acq_data_in_pipe_reg[3][41].CLK
acq_clk => acq_data_in_pipe_reg[3][42].CLK
acq_clk => acq_data_in_pipe_reg[3][43].CLK
acq_clk => acq_data_in_pipe_reg[3][44].CLK
acq_clk => acq_data_in_pipe_reg[3][45].CLK
acq_clk => acq_data_in_pipe_reg[3][46].CLK
acq_clk => acq_data_in_pipe_reg[3][47].CLK
acq_clk => acq_data_in_pipe_reg[3][48].CLK
acq_clk => acq_data_in_pipe_reg[3][49].CLK
acq_clk => acq_data_in_pipe_reg[3][50].CLK
acq_clk => acq_data_in_pipe_reg[3][51].CLK
acq_clk => acq_data_in_pipe_reg[3][52].CLK
acq_clk => acq_data_in_pipe_reg[3][53].CLK
acq_clk => acq_data_in_pipe_reg[3][54].CLK
acq_clk => acq_data_in_pipe_reg[3][55].CLK
acq_clk => acq_data_in_pipe_reg[3][56].CLK
acq_clk => acq_data_in_pipe_reg[3][57].CLK
acq_clk => acq_data_in_pipe_reg[3][58].CLK
acq_clk => acq_data_in_pipe_reg[3][59].CLK
acq_clk => acq_data_in_pipe_reg[3][60].CLK
acq_clk => acq_data_in_pipe_reg[3][61].CLK
acq_clk => acq_data_in_pipe_reg[3][62].CLK
acq_clk => acq_data_in_pipe_reg[3][63].CLK
acq_clk => trigger_out_ff.CLK
acq_clk => trigger_out_mode_ff.CLK
acq_clk => buffer_write_address_delayed[0].CLK
acq_clk => buffer_write_address_delayed[1].CLK
acq_clk => buffer_write_address_delayed[2].CLK
acq_clk => buffer_write_address_delayed[3].CLK
acq_clk => buffer_write_address_delayed[4].CLK
acq_clk => buffer_write_address_delayed[5].CLK
acq_clk => buffer_write_address_delayed[6].CLK
acq_clk => buffer_write_address_delayed[7].CLK
acq_clk => buffer_write_address_delayed[8].CLK
acq_clk => buffer_write_address_delayed[9].CLK
acq_clk => buffer_write_enable_delayed.CLK
acq_clk => segment_shift_clk_ena.CLK
acq_clk => current_segment_delayed[0].CLK
acq_clk => segment_wrapped_delayed.CLK
acq_clk => last_trigger_address_delayed[0].CLK
acq_clk => last_trigger_address_delayed[1].CLK
acq_clk => last_trigger_address_delayed[2].CLK
acq_clk => last_trigger_address_delayed[3].CLK
acq_clk => last_trigger_address_delayed[4].CLK
acq_clk => last_trigger_address_delayed[5].CLK
acq_clk => last_trigger_address_delayed[6].CLK
acq_clk => last_trigger_address_delayed[7].CLK
acq_clk => last_trigger_address_delayed[8].CLK
acq_clk => last_trigger_address_delayed[9].CLK
acq_clk => current_offset_delayed[0].CLK
acq_clk => current_offset_delayed[1].CLK
acq_clk => current_offset_delayed[2].CLK
acq_clk => current_offset_delayed[3].CLK
acq_clk => current_offset_delayed[4].CLK
acq_clk => current_offset_delayed[5].CLK
acq_clk => current_offset_delayed[6].CLK
acq_clk => current_offset_delayed[7].CLK
acq_clk => current_offset_delayed[8].CLK
acq_clk => current_offset_delayed[9].CLK
acq_clk => condition_delay_reg[0].CLK
acq_clk => condition_delay_reg[1].CLK
acq_clk => condition_delay_reg[2].CLK
acq_clk => condition_delay_reg[3].CLK
acq_clk => run.CLK
acq_clk => sld_buffer_manager:sld_buffer_manager_inst.clk
acq_clk => altsyncram:stp_non_zero_ram_gen:stp_buffer_ram.clock0
acq_clk => altdpram:stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem.inclock
acq_data_in[0] => acq_data_in_pipe_reg[0][0].DATAIN
acq_data_in[0] => acq_data_out[0].DATAIN
acq_data_in[1] => acq_data_in_pipe_reg[0][1].DATAIN
acq_data_in[1] => acq_data_out[1].DATAIN
acq_data_in[2] => acq_data_in_pipe_reg[0][2].DATAIN
acq_data_in[2] => acq_data_out[2].DATAIN
acq_data_in[3] => acq_data_in_pipe_reg[0][3].DATAIN
acq_data_in[3] => acq_data_out[3].DATAIN
acq_data_in[4] => acq_data_in_pipe_reg[0][4].DATAIN
acq_data_in[4] => acq_data_out[4].DATAIN
acq_data_in[5] => acq_data_in_pipe_reg[0][5].DATAIN
acq_data_in[5] => acq_data_out[5].DATAIN
acq_data_in[6] => acq_data_in_pipe_reg[0][6].DATAIN
acq_data_in[6] => acq_data_out[6].DATAIN
acq_data_in[7] => acq_data_in_pipe_reg[0][7].DATAIN
acq_data_in[7] => acq_data_out[7].DATAIN
acq_data_in[8] => acq_data_in_pipe_reg[0][8].DATAIN
acq_data_in[8] => acq_data_out[8].DATAIN
acq_data_in[9] => acq_data_in_pipe_reg[0][9].DATAIN
acq_data_in[9] => acq_data_out[9].DATAIN
acq_data_in[10] => acq_data_in_pipe_reg[0][10].DATAIN
acq_data_in[10] => acq_data_out[10].DATAIN
acq_data_in[11] => acq_data_in_pipe_reg[0][11].DATAIN
acq_data_in[11] => acq_data_out[11].DATAIN
acq_data_in[12] => acq_data_in_pipe_reg[0][12].DATAIN
acq_data_in[12] => acq_data_out[12].DATAIN
acq_data_in[13] => acq_data_in_pipe_reg[0][13].DATAIN
acq_data_in[13] => acq_data_out[13].DATAIN
acq_data_in[14] => acq_data_in_pipe_reg[0][14].DATAIN
acq_data_in[14] => acq_data_out[14].DATAIN
acq_data_in[15] => acq_data_in_pipe_reg[0][15].DATAIN
acq_data_in[15] => acq_data_out[15].DATAIN
acq_data_in[16] => acq_data_in_pipe_reg[0][16].DATAIN
acq_data_in[16] => acq_data_out[16].DATAIN
acq_data_in[17] => acq_data_in_pipe_reg[0][17].DATAIN
acq_data_in[17] => acq_data_out[17].DATAIN
acq_data_in[18] => acq_data_in_pipe_reg[0][18].DATAIN
acq_data_in[18] => acq_data_out[18].DATAIN
acq_data_in[19] => acq_data_in_pipe_reg[0][19].DATAIN
acq_data_in[19] => acq_data_out[19].DATAIN
acq_data_in[20] => acq_data_in_pipe_reg[0][20].DATAIN
acq_data_in[20] => acq_data_out[20].DATAIN
acq_data_in[21] => acq_data_in_pipe_reg[0][21].DATAIN
acq_data_in[21] => acq_data_out[21].DATAIN
acq_data_in[22] => acq_data_in_pipe_reg[0][22].DATAIN
acq_data_in[22] => acq_data_out[22].DATAIN
acq_data_in[23] => acq_data_in_pipe_reg[0][23].DATAIN
acq_data_in[23] => acq_data_out[23].DATAIN
acq_data_in[24] => acq_data_in_pipe_reg[0][24].DATAIN
acq_data_in[24] => acq_data_out[24].DATAIN
acq_data_in[25] => acq_data_in_pipe_reg[0][25].DATAIN
acq_data_in[25] => acq_data_out[25].DATAIN
acq_data_in[26] => acq_data_in_pipe_reg[0][26].DATAIN
acq_data_in[26] => acq_data_out[26].DATAIN
acq_data_in[27] => acq_data_in_pipe_reg[0][27].DATAIN
acq_data_in[27] => acq_data_out[27].DATAIN
acq_data_in[28] => acq_data_in_pipe_reg[0][28].DATAIN
acq_data_in[28] => acq_data_out[28].DATAIN
acq_data_in[29] => acq_data_in_pipe_reg[0][29].DATAIN
acq_data_in[29] => acq_data_out[29].DATAIN
acq_data_in[30] => acq_data_in_pipe_reg[0][30].DATAIN
acq_data_in[30] => acq_data_out[30].DATAIN
acq_data_in[31] => acq_data_in_pipe_reg[0][31].DATAIN
acq_data_in[31] => acq_data_out[31].DATAIN
acq_data_in[32] => acq_data_in_pipe_reg[0][32].DATAIN
acq_data_in[32] => acq_data_out[32].DATAIN
acq_data_in[33] => acq_data_in_pipe_reg[0][33].DATAIN
acq_data_in[33] => acq_data_out[33].DATAIN
acq_data_in[34] => acq_data_in_pipe_reg[0][34].DATAIN
acq_data_in[34] => acq_data_out[34].DATAIN
acq_data_in[35] => acq_data_in_pipe_reg[0][35].DATAIN
acq_data_in[35] => acq_data_out[35].DATAIN
acq_data_in[36] => acq_data_in_pipe_reg[0][36].DATAIN
acq_data_in[36] => acq_data_out[36].DATAIN
acq_data_in[37] => acq_data_in_pipe_reg[0][37].DATAIN
acq_data_in[37] => acq_data_out[37].DATAIN
acq_data_in[38] => acq_data_in_pipe_reg[0][38].DATAIN
acq_data_in[38] => acq_data_out[38].DATAIN
acq_data_in[39] => acq_data_in_pipe_reg[0][39].DATAIN
acq_data_in[39] => acq_data_out[39].DATAIN
acq_data_in[40] => acq_data_in_pipe_reg[0][40].DATAIN
acq_data_in[40] => acq_data_out[40].DATAIN
acq_data_in[41] => acq_data_in_pipe_reg[0][41].DATAIN
acq_data_in[41] => acq_data_out[41].DATAIN
acq_data_in[42] => acq_data_in_pipe_reg[0][42].DATAIN
acq_data_in[42] => acq_data_out[42].DATAIN
acq_data_in[43] => acq_data_in_pipe_reg[0][43].DATAIN
acq_data_in[43] => acq_data_out[43].DATAIN
acq_data_in[44] => acq_data_in_pipe_reg[0][44].DATAIN
acq_data_in[44] => acq_data_out[44].DATAIN
acq_data_in[45] => acq_data_in_pipe_reg[0][45].DATAIN
acq_data_in[45] => acq_data_out[45].DATAIN
acq_data_in[46] => acq_data_in_pipe_reg[0][46].DATAIN
acq_data_in[46] => acq_data_out[46].DATAIN
acq_data_in[47] => acq_data_in_pipe_reg[0][47].DATAIN
acq_data_in[47] => acq_data_out[47].DATAIN
acq_data_in[48] => acq_data_in_pipe_reg[0][48].DATAIN
acq_data_in[48] => acq_data_out[48].DATAIN
acq_data_in[49] => acq_data_in_pipe_reg[0][49].DATAIN
acq_data_in[49] => acq_data_out[49].DATAIN
acq_data_in[50] => acq_data_in_pipe_reg[0][50].DATAIN
acq_data_in[50] => acq_data_out[50].DATAIN
acq_data_in[51] => acq_data_in_pipe_reg[0][51].DATAIN
acq_data_in[51] => acq_data_out[51].DATAIN
acq_data_in[52] => acq_data_in_pipe_reg[0][52].DATAIN
acq_data_in[52] => acq_data_out[52].DATAIN
acq_data_in[53] => acq_data_in_pipe_reg[0][53].DATAIN
acq_data_in[53] => acq_data_out[53].DATAIN
acq_data_in[54] => acq_data_in_pipe_reg[0][54].DATAIN
acq_data_in[54] => acq_data_out[54].DATAIN
acq_data_in[55] => acq_data_in_pipe_reg[0][55].DATAIN
acq_data_in[55] => acq_data_out[55].DATAIN
acq_data_in[56] => acq_data_in_pipe_reg[0][56].DATAIN
acq_data_in[56] => acq_data_out[56].DATAIN
acq_data_in[57] => acq_data_in_pipe_reg[0][57].DATAIN
acq_data_in[57] => acq_data_out[57].DATAIN
acq_data_in[58] => acq_data_in_pipe_reg[0][58].DATAIN
acq_data_in[58] => acq_data_out[58].DATAIN
acq_data_in[59] => acq_data_in_pipe_reg[0][59].DATAIN
acq_data_in[59] => acq_data_out[59].DATAIN
acq_data_in[60] => acq_data_in_pipe_reg[0][60].DATAIN
acq_data_in[60] => acq_data_out[60].DATAIN
acq_data_in[61] => acq_data_in_pipe_reg[0][61].DATAIN
acq_data_in[61] => acq_data_out[61].DATAIN
acq_data_in[62] => acq_data_in_pipe_reg[0][62].DATAIN
acq_data_in[62] => acq_data_out[62].DATAIN
acq_data_in[63] => acq_data_in_pipe_reg[0][63].DATAIN
acq_data_in[63] => acq_data_out[63].DATAIN
acq_trigger_in[0] => sld_ela_control:ela_control.acq_trigger_in[0]
acq_trigger_in[0] => acq_trigger_out[0].DATAIN
acq_trigger_in[1] => sld_ela_control:ela_control.acq_trigger_in[1]
acq_trigger_in[1] => acq_trigger_out[1].DATAIN
acq_trigger_in[2] => sld_ela_control:ela_control.acq_trigger_in[2]
acq_trigger_in[2] => acq_trigger_out[2].DATAIN
acq_trigger_in[3] => sld_ela_control:ela_control.acq_trigger_in[3]
acq_trigger_in[3] => acq_trigger_out[3].DATAIN
acq_trigger_in[4] => sld_ela_control:ela_control.acq_trigger_in[4]
acq_trigger_in[4] => acq_trigger_out[4].DATAIN
acq_trigger_in[5] => sld_ela_control:ela_control.acq_trigger_in[5]
acq_trigger_in[5] => acq_trigger_out[5].DATAIN
acq_trigger_in[6] => sld_ela_control:ela_control.acq_trigger_in[6]
acq_trigger_in[6] => acq_trigger_out[6].DATAIN
acq_trigger_in[7] => sld_ela_control:ela_control.acq_trigger_in[7]
acq_trigger_in[7] => acq_trigger_out[7].DATAIN
acq_trigger_in[8] => sld_ela_control:ela_control.acq_trigger_in[8]
acq_trigger_in[8] => acq_trigger_out[8].DATAIN
acq_trigger_in[9] => sld_ela_control:ela_control.acq_trigger_in[9]
acq_trigger_in[9] => acq_trigger_out[9].DATAIN
acq_trigger_in[10] => sld_ela_control:ela_control.acq_trigger_in[10]
acq_trigger_in[10] => acq_trigger_out[10].DATAIN
acq_trigger_in[11] => sld_ela_control:ela_control.acq_trigger_in[11]
acq_trigger_in[11] => acq_trigger_out[11].DATAIN
acq_trigger_in[12] => sld_ela_control:ela_control.acq_trigger_in[12]
acq_trigger_in[12] => acq_trigger_out[12].DATAIN
acq_trigger_in[13] => sld_ela_control:ela_control.acq_trigger_in[13]
acq_trigger_in[13] => acq_trigger_out[13].DATAIN
acq_trigger_in[14] => sld_ela_control:ela_control.acq_trigger_in[14]
acq_trigger_in[14] => acq_trigger_out[14].DATAIN
acq_trigger_in[15] => sld_ela_control:ela_control.acq_trigger_in[15]
acq_trigger_in[15] => acq_trigger_out[15].DATAIN
acq_trigger_in[16] => sld_ela_control:ela_control.acq_trigger_in[16]
acq_trigger_in[16] => acq_trigger_out[16].DATAIN
acq_trigger_in[17] => sld_ela_control:ela_control.acq_trigger_in[17]
acq_trigger_in[17] => acq_trigger_out[17].DATAIN
acq_trigger_in[18] => sld_ela_control:ela_control.acq_trigger_in[18]
acq_trigger_in[18] => acq_trigger_out[18].DATAIN
acq_trigger_in[19] => sld_ela_control:ela_control.acq_trigger_in[19]
acq_trigger_in[19] => acq_trigger_out[19].DATAIN
acq_trigger_in[20] => sld_ela_control:ela_control.acq_trigger_in[20]
acq_trigger_in[20] => acq_trigger_out[20].DATAIN
acq_trigger_in[21] => sld_ela_control:ela_control.acq_trigger_in[21]
acq_trigger_in[21] => acq_trigger_out[21].DATAIN
acq_trigger_in[22] => sld_ela_control:ela_control.acq_trigger_in[22]
acq_trigger_in[22] => acq_trigger_out[22].DATAIN
acq_trigger_in[23] => sld_ela_control:ela_control.acq_trigger_in[23]
acq_trigger_in[23] => acq_trigger_out[23].DATAIN
acq_trigger_in[24] => sld_ela_control:ela_control.acq_trigger_in[24]
acq_trigger_in[24] => acq_trigger_out[24].DATAIN
acq_trigger_in[25] => sld_ela_control:ela_control.acq_trigger_in[25]
acq_trigger_in[25] => acq_trigger_out[25].DATAIN
acq_trigger_in[26] => sld_ela_control:ela_control.acq_trigger_in[26]
acq_trigger_in[26] => acq_trigger_out[26].DATAIN
acq_trigger_in[27] => sld_ela_control:ela_control.acq_trigger_in[27]
acq_trigger_in[27] => acq_trigger_out[27].DATAIN
acq_trigger_in[28] => sld_ela_control:ela_control.acq_trigger_in[28]
acq_trigger_in[28] => acq_trigger_out[28].DATAIN
acq_trigger_in[29] => sld_ela_control:ela_control.acq_trigger_in[29]
acq_trigger_in[29] => acq_trigger_out[29].DATAIN
acq_trigger_in[30] => sld_ela_control:ela_control.acq_trigger_in[30]
acq_trigger_in[30] => acq_trigger_out[30].DATAIN
acq_trigger_in[31] => sld_ela_control:ela_control.acq_trigger_in[31]
acq_trigger_in[31] => acq_trigger_out[31].DATAIN
acq_trigger_in[32] => sld_ela_control:ela_control.acq_trigger_in[32]
acq_trigger_in[32] => acq_trigger_out[32].DATAIN
acq_trigger_in[33] => sld_ela_control:ela_control.acq_trigger_in[33]
acq_trigger_in[33] => acq_trigger_out[33].DATAIN
acq_trigger_in[34] => sld_ela_control:ela_control.acq_trigger_in[34]
acq_trigger_in[34] => acq_trigger_out[34].DATAIN
acq_trigger_in[35] => sld_ela_control:ela_control.acq_trigger_in[35]
acq_trigger_in[35] => acq_trigger_out[35].DATAIN
acq_trigger_in[36] => sld_ela_control:ela_control.acq_trigger_in[36]
acq_trigger_in[36] => acq_trigger_out[36].DATAIN
acq_trigger_in[37] => sld_ela_control:ela_control.acq_trigger_in[37]
acq_trigger_in[37] => acq_trigger_out[37].DATAIN
acq_trigger_in[38] => sld_ela_control:ela_control.acq_trigger_in[38]
acq_trigger_in[38] => acq_trigger_out[38].DATAIN
acq_trigger_in[39] => sld_ela_control:ela_control.acq_trigger_in[39]
acq_trigger_in[39] => acq_trigger_out[39].DATAIN
acq_trigger_in[40] => sld_ela_control:ela_control.acq_trigger_in[40]
acq_trigger_in[40] => acq_trigger_out[40].DATAIN
acq_trigger_in[41] => sld_ela_control:ela_control.acq_trigger_in[41]
acq_trigger_in[41] => acq_trigger_out[41].DATAIN
acq_trigger_in[42] => sld_ela_control:ela_control.acq_trigger_in[42]
acq_trigger_in[42] => acq_trigger_out[42].DATAIN
acq_trigger_in[43] => sld_ela_control:ela_control.acq_trigger_in[43]
acq_trigger_in[43] => acq_trigger_out[43].DATAIN
acq_trigger_in[44] => sld_ela_control:ela_control.acq_trigger_in[44]
acq_trigger_in[44] => acq_trigger_out[44].DATAIN
acq_trigger_in[45] => sld_ela_control:ela_control.acq_trigger_in[45]
acq_trigger_in[45] => acq_trigger_out[45].DATAIN
acq_trigger_in[46] => sld_ela_control:ela_control.acq_trigger_in[46]
acq_trigger_in[46] => acq_trigger_out[46].DATAIN
acq_trigger_in[47] => sld_ela_control:ela_control.acq_trigger_in[47]
acq_trigger_in[47] => acq_trigger_out[47].DATAIN
acq_trigger_in[48] => sld_ela_control:ela_control.acq_trigger_in[48]
acq_trigger_in[48] => acq_trigger_out[48].DATAIN
acq_trigger_in[49] => sld_ela_control:ela_control.acq_trigger_in[49]
acq_trigger_in[49] => acq_trigger_out[49].DATAIN
acq_trigger_in[50] => sld_ela_control:ela_control.acq_trigger_in[50]
acq_trigger_in[50] => acq_trigger_out[50].DATAIN
acq_trigger_in[51] => sld_ela_control:ela_control.acq_trigger_in[51]
acq_trigger_in[51] => acq_trigger_out[51].DATAIN
acq_trigger_in[52] => sld_ela_control:ela_control.acq_trigger_in[52]
acq_trigger_in[52] => acq_trigger_out[52].DATAIN
acq_trigger_in[53] => sld_ela_control:ela_control.acq_trigger_in[53]
acq_trigger_in[53] => acq_trigger_out[53].DATAIN
acq_trigger_in[54] => sld_ela_control:ela_control.acq_trigger_in[54]
acq_trigger_in[54] => acq_trigger_out[54].DATAIN
acq_trigger_in[55] => sld_ela_control:ela_control.acq_trigger_in[55]
acq_trigger_in[55] => acq_trigger_out[55].DATAIN
acq_trigger_in[56] => sld_ela_control:ela_control.acq_trigger_in[56]
acq_trigger_in[56] => acq_trigger_out[56].DATAIN
acq_trigger_in[57] => sld_ela_control:ela_control.acq_trigger_in[57]
acq_trigger_in[57] => acq_trigger_out[57].DATAIN
acq_trigger_in[58] => sld_ela_control:ela_control.acq_trigger_in[58]
acq_trigger_in[58] => acq_trigger_out[58].DATAIN
acq_trigger_in[59] => sld_ela_control:ela_control.acq_trigger_in[59]
acq_trigger_in[59] => acq_trigger_out[59].DATAIN
acq_trigger_in[60] => sld_ela_control:ela_control.acq_trigger_in[60]
acq_trigger_in[60] => acq_trigger_out[60].DATAIN
acq_trigger_in[61] => sld_ela_control:ela_control.acq_trigger_in[61]
acq_trigger_in[61] => acq_trigger_out[61].DATAIN
acq_trigger_in[62] => sld_ela_control:ela_control.acq_trigger_in[62]
acq_trigger_in[62] => acq_trigger_out[62].DATAIN
acq_trigger_in[63] => sld_ela_control:ela_control.acq_trigger_in[63]
acq_trigger_in[63] => acq_trigger_out[63].DATAIN
acq_storage_qualifier_in[0] => sld_ela_control:ela_control.storage_qualifier_in[0]
trigger_in => sld_ela_control:ela_control.single_trigger_in
crc[0] => ~NO_FANOUT~
crc[1] => ~NO_FANOUT~
crc[2] => ~NO_FANOUT~
crc[3] => ~NO_FANOUT~
crc[4] => ~NO_FANOUT~
crc[5] => ~NO_FANOUT~
crc[6] => ~NO_FANOUT~
crc[7] => ~NO_FANOUT~
crc[8] => ~NO_FANOUT~
crc[9] => ~NO_FANOUT~
crc[10] => ~NO_FANOUT~
crc[11] => ~NO_FANOUT~
crc[12] => ~NO_FANOUT~
crc[13] => ~NO_FANOUT~
crc[14] => ~NO_FANOUT~
crc[15] => ~NO_FANOUT~
crc[16] => ~NO_FANOUT~
crc[17] => ~NO_FANOUT~
crc[18] => ~NO_FANOUT~
crc[19] => ~NO_FANOUT~
crc[20] => ~NO_FANOUT~
crc[21] => ~NO_FANOUT~
crc[22] => ~NO_FANOUT~
crc[23] => ~NO_FANOUT~
crc[24] => ~NO_FANOUT~
crc[25] => ~NO_FANOUT~
crc[26] => ~NO_FANOUT~
crc[27] => ~NO_FANOUT~
crc[28] => ~NO_FANOUT~
crc[29] => ~NO_FANOUT~
crc[30] => ~NO_FANOUT~
crc[31] => ~NO_FANOUT~
storage_enable => sld_ela_control:ela_control.storage_qualifier_port_in
raw_tck => tdo_crc_val_shift_reg[0].CLK
raw_tck => tdo_crc_val_shift_reg[1].CLK
raw_tck => tdo_crc_val_shift_reg[2].CLK
raw_tck => tdo_crc_val_shift_reg[3].CLK
raw_tck => tdo_crc_val_shift_reg[4].CLK
raw_tck => tdo_crc_val_shift_reg[5].CLK
raw_tck => tdo_crc_val_shift_reg[6].CLK
raw_tck => tdo_crc_val_shift_reg[7].CLK
raw_tck => tdo_crc_val_shift_reg[8].CLK
raw_tck => tdo_crc_val_shift_reg[9].CLK
raw_tck => tdo_crc_val_shift_reg[10].CLK
raw_tck => tdo_crc_val_shift_reg[11].CLK
raw_tck => tdo_crc_val_shift_reg[12].CLK
raw_tck => tdo_crc_val_shift_reg[13].CLK
raw_tck => tdo_crc_val_shift_reg[14].CLK
raw_tck => tdo_crc_val_shift_reg[15].CLK
raw_tck => tdo_crc_len_reg[0].CLK
raw_tck => tdo_crc_len_reg[1].CLK
raw_tck => tdo_crc_len_reg[2].CLK
raw_tck => tdo_crc_len_reg[3].CLK
raw_tck => tdo_crc_len_reg[4].CLK
raw_tck => tdo_crc_len_reg[5].CLK
raw_tck => tdo_crc_len_reg[6].CLK
raw_tck => tdo_crc_len_reg[7].CLK
raw_tck => tdo_crc_len_reg[8].CLK
raw_tck => tdo_crc_len_reg[9].CLK
raw_tck => tdo_crc_len_reg[10].CLK
raw_tck => tdo_crc_len_reg[11].CLK
raw_tck => tdo_crc_len_reg[12].CLK
raw_tck => tdo_crc_len_reg[13].CLK
raw_tck => tdo_crc_len_reg[14].CLK
raw_tck => tdo_crc_len_reg[15].CLK
raw_tck => tdo_crc_len_reg[16].CLK
raw_tck => tdo_crc_len_reg[17].CLK
raw_tck => tdo_crc_len_reg[18].CLK
raw_tck => tdo_crc_len_reg[19].CLK
raw_tck => tdo_crc_len_reg[20].CLK
raw_tck => tdo_crc_len_reg[21].CLK
raw_tck => tdo_crc_len_reg[22].CLK
raw_tck => tdo_crc_len_reg[23].CLK
raw_tck => tdo_crc_len_reg[24].CLK
raw_tck => tdo_crc_len_reg[25].CLK
raw_tck => tdo_crc_len_reg[26].CLK
raw_tck => tdo_crc_len_reg[27].CLK
raw_tck => tdo_crc_len_reg[28].CLK
raw_tck => tdo_crc_len_reg[29].CLK
raw_tck => tdo_crc_len_reg[30].CLK
raw_tck => tdo_crc_len_reg[31].CLK
raw_tck => bypass_reg_out.CLK
raw_tck => reset_all.CLK
raw_tck => sld_ela_control:ela_control.tck
raw_tck => LPM_SHIFTREG:segment_offset_config_deserialize.CLOCK
raw_tck => altsyncram:stp_non_zero_ram_gen:stp_buffer_ram.clock1
raw_tck => altdpram:stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem.outclock
raw_tck => sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst.tck
raw_tck => sld_rom_sr:crc_rom_sr.TCK
raw_tck => LPM_SHIFTREG:status_register.CLOCK
raw_tck => serial_crc_16:tdo_crc_gen:tdo_crc_calc.clk
tdi => tdo_crc_len_reg.DATAB
tdi => tdo_crc_val_shift_reg.DATAB
tdi => sld_ela_control:ela_control.tdi
tdi => sld_rom_sr:crc_rom_sr.TDI
tdi => LPM_SHIFTREG:status_register.SHIFTIN
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:crc_rom_sr.USR1
usr1 => crc_rom_sr_ena.IN0
usr1 => dr_scan.IN0
rti => ~NO_FANOUT~
shift => ~NO_FANOUT~
update => ~NO_FANOUT~
jtag_state_cdr => crc_rom_sr_ena.IN0
jtag_state_cdr => cdr.IN1
jtag_state_sdr => crc_rom_sr_ena.IN1
jtag_state_sdr => sdr.IN1
jtag_state_sdr => sld_rom_sr:crc_rom_sr.SHIFT
jtag_state_e1dr => ~NO_FANOUT~
jtag_state_udr => sld_rom_sr:crc_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => reset_all.IN1
ena => crc_rom_sr_ena.IN1
ena => dr_scan.IN1
ena => bypass_reg_out.ENA
ir_in[0] => reset_instr_on.IN1
ir_in[0] => ir_out[0].DATAIN
ir_in[1] => process_3.IN1
ir_in[1] => status_load_on.IN0
ir_in[1] => sld_ela_control:ela_control.run_instr_on
ir_in[1] => sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst.run_instr_on
ir_in[1] => ir_out[1].DATAIN
ir_in[2] => save_segment_data.IN1
ir_in[2] => sld_ela_control:ela_control.stop_instr_on
ir_in[2] => ir_out[2].DATAIN
ir_in[3] => trigger_setup_ena.IN1
ir_in[3] => tdo_internal.OUTPUTSELECT
ir_in[3] => sld_ela_control:ela_control.load_instr_on
ir_in[3] => ir_out[3].DATAIN
ir_in[4] => process_7.IN0
ir_in[4] => altsyncram:stp_non_zero_ram_gen:stp_buffer_ram.clocken1
ir_in[4] => sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst.offload_instr_on
ir_in[4] => ir_out[4].DATAIN
ir_in[5] => tdo_internal.OUTPUTSELECT
ir_in[5] => ir_out[5].DATAIN
ir_in[6] => status_load_on.IN1
ir_in[6] => sld_ela_control:ela_control.status_instr_on
ir_in[6] => ir_out[6].DATAIN
ir_in[7] => process_7.IN1
ir_in[7] => altdpram:stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem.outclocken
ir_in[7] => sld_offload_buffer_mgr:stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst.offload_ex_instr_on
ir_in[7] => ir_out[7].DATAIN
ir_in[8] => tdo_internal.OUTPUTSELECT
ir_in[8] => process_0.IN1
ir_in[8] => process_0.IN1
ir_in[8] => ir_out[8].DATAIN
ir_in[9] => tdo_internal.OUTPUTSELECT
ir_in[9] => ir_out[9].DATAIN
ir_in[9] => tdo_crc_gen.IN1
ir_in[9] => tdo_crc_val_shift_reg[4].ENA
ir_in[9] => tdo_crc_val_shift_reg[3].ENA
ir_in[9] => tdo_crc_val_shift_reg[2].ENA
ir_in[9] => tdo_crc_val_shift_reg[1].ENA
ir_in[9] => tdo_crc_val_shift_reg[0].ENA
ir_in[9] => tdo_crc_val_shift_reg[5].ENA
ir_in[9] => tdo_crc_val_shift_reg[6].ENA
ir_in[9] => tdo_crc_val_shift_reg[7].ENA
ir_in[9] => tdo_crc_val_shift_reg[8].ENA
ir_in[9] => tdo_crc_val_shift_reg[9].ENA
ir_in[9] => tdo_crc_val_shift_reg[10].ENA
ir_in[9] => tdo_crc_val_shift_reg[11].ENA
ir_in[9] => tdo_crc_val_shift_reg[12].ENA
ir_in[9] => tdo_crc_val_shift_reg[13].ENA
ir_in[9] => tdo_crc_val_shift_reg[14].ENA
ir_in[9] => tdo_crc_val_shift_reg[15].ENA
ir_out[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
ir_out[8] <= ir_in[8].DB_MAX_OUTPUT_PORT_TYPE
ir_out[9] <= ir_in[9].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo_internal.DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[0] <= acq_data_in[0].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[1] <= acq_data_in[1].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[2] <= acq_data_in[2].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[3] <= acq_data_in[3].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[4] <= acq_data_in[4].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[5] <= acq_data_in[5].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[6] <= acq_data_in[6].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[7] <= acq_data_in[7].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[8] <= acq_data_in[8].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[9] <= acq_data_in[9].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[10] <= acq_data_in[10].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[11] <= acq_data_in[11].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[12] <= acq_data_in[12].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[13] <= acq_data_in[13].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[14] <= acq_data_in[14].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[15] <= acq_data_in[15].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[16] <= acq_data_in[16].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[17] <= acq_data_in[17].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[18] <= acq_data_in[18].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[19] <= acq_data_in[19].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[20] <= acq_data_in[20].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[21] <= acq_data_in[21].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[22] <= acq_data_in[22].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[23] <= acq_data_in[23].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[24] <= acq_data_in[24].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[25] <= acq_data_in[25].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[26] <= acq_data_in[26].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[27] <= acq_data_in[27].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[28] <= acq_data_in[28].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[29] <= acq_data_in[29].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[30] <= acq_data_in[30].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[31] <= acq_data_in[31].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[32] <= acq_data_in[32].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[33] <= acq_data_in[33].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[34] <= acq_data_in[34].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[35] <= acq_data_in[35].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[36] <= acq_data_in[36].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[37] <= acq_data_in[37].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[38] <= acq_data_in[38].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[39] <= acq_data_in[39].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[40] <= acq_data_in[40].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[41] <= acq_data_in[41].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[42] <= acq_data_in[42].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[43] <= acq_data_in[43].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[44] <= acq_data_in[44].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[45] <= acq_data_in[45].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[46] <= acq_data_in[46].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[47] <= acq_data_in[47].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[48] <= acq_data_in[48].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[49] <= acq_data_in[49].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[50] <= acq_data_in[50].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[51] <= acq_data_in[51].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[52] <= acq_data_in[52].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[53] <= acq_data_in[53].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[54] <= acq_data_in[54].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[55] <= acq_data_in[55].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[56] <= acq_data_in[56].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[57] <= acq_data_in[57].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[58] <= acq_data_in[58].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[59] <= acq_data_in[59].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[60] <= acq_data_in[60].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[61] <= acq_data_in[61].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[62] <= acq_data_in[62].DB_MAX_OUTPUT_PORT_TYPE
acq_data_out[63] <= acq_data_in[63].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[0] <= acq_trigger_in[0].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[1] <= acq_trigger_in[1].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[2] <= acq_trigger_in[2].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[3] <= acq_trigger_in[3].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[4] <= acq_trigger_in[4].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[5] <= acq_trigger_in[5].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[6] <= acq_trigger_in[6].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[7] <= acq_trigger_in[7].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[8] <= acq_trigger_in[8].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[9] <= acq_trigger_in[9].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[10] <= acq_trigger_in[10].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[11] <= acq_trigger_in[11].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[12] <= acq_trigger_in[12].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[13] <= acq_trigger_in[13].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[14] <= acq_trigger_in[14].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[15] <= acq_trigger_in[15].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[16] <= acq_trigger_in[16].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[17] <= acq_trigger_in[17].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[18] <= acq_trigger_in[18].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[19] <= acq_trigger_in[19].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[20] <= acq_trigger_in[20].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[21] <= acq_trigger_in[21].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[22] <= acq_trigger_in[22].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[23] <= acq_trigger_in[23].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[24] <= acq_trigger_in[24].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[25] <= acq_trigger_in[25].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[26] <= acq_trigger_in[26].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[27] <= acq_trigger_in[27].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[28] <= acq_trigger_in[28].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[29] <= acq_trigger_in[29].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[30] <= acq_trigger_in[30].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[31] <= acq_trigger_in[31].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[32] <= acq_trigger_in[32].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[33] <= acq_trigger_in[33].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[34] <= acq_trigger_in[34].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[35] <= acq_trigger_in[35].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[36] <= acq_trigger_in[36].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[37] <= acq_trigger_in[37].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[38] <= acq_trigger_in[38].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[39] <= acq_trigger_in[39].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[40] <= acq_trigger_in[40].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[41] <= acq_trigger_in[41].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[42] <= acq_trigger_in[42].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[43] <= acq_trigger_in[43].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[44] <= acq_trigger_in[44].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[45] <= acq_trigger_in[45].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[46] <= acq_trigger_in[46].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[47] <= acq_trigger_in[47].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[48] <= acq_trigger_in[48].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[49] <= acq_trigger_in[49].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[50] <= acq_trigger_in[50].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[51] <= acq_trigger_in[51].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[52] <= acq_trigger_in[52].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[53] <= acq_trigger_in[53].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[54] <= acq_trigger_in[54].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[55] <= acq_trigger_in[55].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[56] <= acq_trigger_in[56].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[57] <= acq_trigger_in[57].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[58] <= acq_trigger_in[58].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[59] <= acq_trigger_in[59].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[60] <= acq_trigger_in[60].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[61] <= acq_trigger_in[61].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[62] <= acq_trigger_in[62].DB_MAX_OUTPUT_PORT_TYPE
acq_trigger_out[63] <= acq_trigger_in[63].DB_MAX_OUTPUT_PORT_TYPE
trigger_out <= trigger_out_ff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control
tck => LPM_SHIFTREG:trigger_config_deserialize.CLOCK
tck => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.tck
tck => sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.config_clk
tdi => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.setup_bit_in
sdr => trigger_setup_ena.IN0
reset_all => LPM_SHIFTREG:trigger_config_deserialize.ACLR
reset_all => run.ACLR
reset_all => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.reset_all
reset_all => sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.reset
load_instr_on => trigger_setup_ena.IN1
run_instr_on => run.IN0
pwr_up_run_instr_on => run.IN1
status_instr_on => ~NO_FANOUT~
stop_instr_on => ~NO_FANOUT~
acq_clk => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.acq_clk
acq_clk => run.CLK
acq_clk => sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.acq_clk
acq_trigger_in[0] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[0]
acq_trigger_in[1] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[1]
acq_trigger_in[2] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[2]
acq_trigger_in[3] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[3]
acq_trigger_in[4] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[4]
acq_trigger_in[5] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[5]
acq_trigger_in[6] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[6]
acq_trigger_in[7] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[7]
acq_trigger_in[8] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[8]
acq_trigger_in[9] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[9]
acq_trigger_in[10] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[10]
acq_trigger_in[11] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[11]
acq_trigger_in[12] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[12]
acq_trigger_in[13] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[13]
acq_trigger_in[14] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[14]
acq_trigger_in[15] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[15]
acq_trigger_in[16] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[16]
acq_trigger_in[17] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[17]
acq_trigger_in[18] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[18]
acq_trigger_in[19] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[19]
acq_trigger_in[20] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[20]
acq_trigger_in[21] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[21]
acq_trigger_in[22] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[22]
acq_trigger_in[23] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[23]
acq_trigger_in[24] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[24]
acq_trigger_in[25] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[25]
acq_trigger_in[26] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[26]
acq_trigger_in[27] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[27]
acq_trigger_in[28] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[28]
acq_trigger_in[29] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[29]
acq_trigger_in[30] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[30]
acq_trigger_in[31] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[31]
acq_trigger_in[32] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[32]
acq_trigger_in[33] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[33]
acq_trigger_in[34] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[34]
acq_trigger_in[35] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[35]
acq_trigger_in[36] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[36]
acq_trigger_in[37] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[37]
acq_trigger_in[38] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[38]
acq_trigger_in[39] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[39]
acq_trigger_in[40] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[40]
acq_trigger_in[41] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[41]
acq_trigger_in[42] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[42]
acq_trigger_in[43] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[43]
acq_trigger_in[44] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[44]
acq_trigger_in[45] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[45]
acq_trigger_in[46] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[46]
acq_trigger_in[47] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[47]
acq_trigger_in[48] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[48]
acq_trigger_in[49] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[49]
acq_trigger_in[50] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[50]
acq_trigger_in[51] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[51]
acq_trigger_in[52] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[52]
acq_trigger_in[53] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[53]
acq_trigger_in[54] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[54]
acq_trigger_in[55] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[55]
acq_trigger_in[56] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[56]
acq_trigger_in[57] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[57]
acq_trigger_in[58] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[58]
acq_trigger_in[59] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[59]
acq_trigger_in[60] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[60]
acq_trigger_in[61] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[61]
acq_trigger_in[62] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[62]
acq_trigger_in[63] => sld_ela_basic_multi_level_trigger:basic_multi_level_mbpm_trigger_gen:multi_level_mbpm.data_in[63]
single_trigger_in => ~NO_FANOUT~
storage_qualifier_port_in => ~NO_FANOUT~
storage_qualifier_in[0] => ~NO_FANOUT~
valid_data_ready => run.IN1
trigger_out_hps => ~NO_FANOUT~
trigger_setup_bit_out <= LPM_SHIFTREG:trigger_config_deserialize.SHIFTOUT
segment_trigger <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.segment_trigger
final_trigger <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.final_trigger
use_post_fill_count <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.use_post_fill_count
post_fill_count[0] <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.post_fill_count[0]
post_fill_count[1] <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.post_fill_count[1]
post_fill_count[2] <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.post_fill_count[2]
post_fill_count[3] <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.post_fill_count[3]
post_fill_count[4] <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.post_fill_count[4]
post_fill_count[5] <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.post_fill_count[5]
post_fill_count[6] <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.post_fill_count[6]
post_fill_count[7] <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.post_fill_count[7]
post_fill_count[8] <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.post_fill_count[8]
post_fill_count[9] <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.post_fill_count[9]
current_state[0] <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.current_state[0]
current_state[1] <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.current_state[1]
current_state[2] <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.current_state[2]
current_state[3] <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.current_state[3]
current_state[4] <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.current_state[4]
current_state[5] <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.current_state[5]
current_state[6] <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.current_state[6]
current_state[7] <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.current_state[7]
current_state[8] <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.current_state[8]
current_state[9] <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.current_state[9]
current_state[10] <= sld_ela_trigger_flow_mgr:builtin:ela_trigger_flow_mgr_entity.current_state[10]
trigger_out_mode[0] <= LPM_SHIFTREG:trigger_config_deserialize.Q[0]
current_resource_value[0] <= <GND>
buffer_enable_out <= <VCC>


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|LPM_SHIFTREG:trigger_config_deserialize
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[3].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm
tck => LPM_SHIFTREG:trigger_condition_deserialize.CLOCK
setup_ena => LPM_SHIFTREG:trigger_condition_deserialize.ENABLE
setup_bit_in => LPM_SHIFTREG:trigger_condition_deserialize.SHIFTIN
reset_all => LPM_SHIFTREG:trigger_condition_deserialize.ACLR
acq_clk => sld_mbpmg:trigger_modules_gen:0:trigger_match.acq_clk
data_in[0] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[0]
data_in[1] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[1]
data_in[2] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[2]
data_in[3] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[3]
data_in[4] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[4]
data_in[5] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[5]
data_in[6] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[6]
data_in[7] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[7]
data_in[8] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[8]
data_in[9] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[9]
data_in[10] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[10]
data_in[11] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[11]
data_in[12] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[12]
data_in[13] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[13]
data_in[14] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[14]
data_in[15] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[15]
data_in[16] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[16]
data_in[17] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[17]
data_in[18] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[18]
data_in[19] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[19]
data_in[20] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[20]
data_in[21] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[21]
data_in[22] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[22]
data_in[23] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[23]
data_in[24] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[24]
data_in[25] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[25]
data_in[26] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[26]
data_in[27] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[27]
data_in[28] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[28]
data_in[29] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[29]
data_in[30] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[30]
data_in[31] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[31]
data_in[32] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[32]
data_in[33] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[33]
data_in[34] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[34]
data_in[35] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[35]
data_in[36] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[36]
data_in[37] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[37]
data_in[38] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[38]
data_in[39] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[39]
data_in[40] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[40]
data_in[41] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[41]
data_in[42] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[42]
data_in[43] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[43]
data_in[44] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[44]
data_in[45] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[45]
data_in[46] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[46]
data_in[47] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[47]
data_in[48] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[48]
data_in[49] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[49]
data_in[50] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[50]
data_in[51] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[51]
data_in[52] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[52]
data_in[53] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[53]
data_in[54] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[54]
data_in[55] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[55]
data_in[56] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[56]
data_in[57] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[57]
data_in[58] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[58]
data_in[59] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[59]
data_in[60] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[60]
data_in[61] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[61]
data_in[62] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[62]
data_in[63] => sld_mbpmg:trigger_modules_gen:0:trigger_match.data_in[63]
setup_bit_out <= LPM_SHIFTREG:trigger_condition_deserialize.SHIFTOUT
trigger_level_match_out[0] <= sld_mbpmg:trigger_modules_gen:0:trigger_match.match_out


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|LPM_SHIFTREG:trigger_condition_deserialize
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[48] => _.IN1
data[49] => _.IN1
data[50] => _.IN1
data[51] => _.IN1
data[52] => _.IN1
data[53] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[56] => _.IN1
data[57] => _.IN1
data[58] => _.IN1
data[59] => _.IN1
data[60] => _.IN1
data[61] => _.IN1
data[62] => _.IN1
data[63] => _.IN1
data[64] => _.IN1
data[65] => _.IN1
data[66] => _.IN1
data[67] => _.IN1
data[68] => _.IN1
data[69] => _.IN1
data[70] => _.IN1
data[71] => _.IN1
data[72] => _.IN1
data[73] => _.IN1
data[74] => _.IN1
data[75] => _.IN1
data[76] => _.IN1
data[77] => _.IN1
data[78] => _.IN1
data[79] => _.IN1
data[80] => _.IN1
data[81] => _.IN1
data[82] => _.IN1
data[83] => _.IN1
data[84] => _.IN1
data[85] => _.IN1
data[86] => _.IN1
data[87] => _.IN1
data[88] => _.IN1
data[89] => _.IN1
data[90] => _.IN1
data[91] => _.IN1
data[92] => _.IN1
data[93] => _.IN1
data[94] => _.IN1
data[95] => _.IN1
data[96] => _.IN1
data[97] => _.IN1
data[98] => _.IN1
data[99] => _.IN1
data[100] => _.IN1
data[101] => _.IN1
data[102] => _.IN1
data[103] => _.IN1
data[104] => _.IN1
data[105] => _.IN1
data[106] => _.IN1
data[107] => _.IN1
data[108] => _.IN1
data[109] => _.IN1
data[110] => _.IN1
data[111] => _.IN1
data[112] => _.IN1
data[113] => _.IN1
data[114] => _.IN1
data[115] => _.IN1
data[116] => _.IN1
data[117] => _.IN1
data[118] => _.IN1
data[119] => _.IN1
data[120] => _.IN1
data[121] => _.IN1
data[122] => _.IN1
data[123] => _.IN1
data[124] => _.IN1
data[125] => _.IN1
data[126] => _.IN1
data[127] => _.IN1
data[128] => _.IN1
data[129] => _.IN1
data[130] => _.IN1
data[131] => _.IN1
data[132] => _.IN1
data[133] => _.IN1
data[134] => _.IN1
data[135] => _.IN1
data[136] => _.IN1
data[137] => _.IN1
data[138] => _.IN1
data[139] => _.IN1
data[140] => _.IN1
data[141] => _.IN1
data[142] => _.IN1
data[143] => _.IN1
data[144] => _.IN1
data[145] => _.IN1
data[146] => _.IN1
data[147] => _.IN1
data[148] => _.IN1
data[149] => _.IN1
data[150] => _.IN1
data[151] => _.IN1
data[152] => _.IN1
data[153] => _.IN1
data[154] => _.IN1
data[155] => _.IN1
data[156] => _.IN1
data[157] => _.IN1
data[158] => _.IN1
data[159] => _.IN1
data[160] => _.IN1
data[161] => _.IN1
data[162] => _.IN1
data[163] => _.IN1
data[164] => _.IN1
data[165] => _.IN1
data[166] => _.IN1
data[167] => _.IN1
data[168] => _.IN1
data[169] => _.IN1
data[170] => _.IN1
data[171] => _.IN1
data[172] => _.IN1
data[173] => _.IN1
data[174] => _.IN1
data[175] => _.IN1
data[176] => _.IN1
data[177] => _.IN1
data[178] => _.IN1
data[179] => _.IN1
data[180] => _.IN1
data[181] => _.IN1
data[182] => _.IN1
data[183] => _.IN1
data[184] => _.IN1
data[185] => _.IN1
data[186] => _.IN1
data[187] => _.IN1
data[188] => _.IN1
data[189] => _.IN1
data[190] => _.IN1
data[191] => _.IN1
clock => dffs[191].CLK
clock => dffs[190].CLK
clock => dffs[189].CLK
clock => dffs[188].CLK
clock => dffs[187].CLK
clock => dffs[186].CLK
clock => dffs[185].CLK
clock => dffs[184].CLK
clock => dffs[183].CLK
clock => dffs[182].CLK
clock => dffs[181].CLK
clock => dffs[180].CLK
clock => dffs[179].CLK
clock => dffs[178].CLK
clock => dffs[177].CLK
clock => dffs[176].CLK
clock => dffs[175].CLK
clock => dffs[174].CLK
clock => dffs[173].CLK
clock => dffs[172].CLK
clock => dffs[171].CLK
clock => dffs[170].CLK
clock => dffs[169].CLK
clock => dffs[168].CLK
clock => dffs[167].CLK
clock => dffs[166].CLK
clock => dffs[165].CLK
clock => dffs[164].CLK
clock => dffs[163].CLK
clock => dffs[162].CLK
clock => dffs[161].CLK
clock => dffs[160].CLK
clock => dffs[159].CLK
clock => dffs[158].CLK
clock => dffs[157].CLK
clock => dffs[156].CLK
clock => dffs[155].CLK
clock => dffs[154].CLK
clock => dffs[153].CLK
clock => dffs[152].CLK
clock => dffs[151].CLK
clock => dffs[150].CLK
clock => dffs[149].CLK
clock => dffs[148].CLK
clock => dffs[147].CLK
clock => dffs[146].CLK
clock => dffs[145].CLK
clock => dffs[144].CLK
clock => dffs[143].CLK
clock => dffs[142].CLK
clock => dffs[141].CLK
clock => dffs[140].CLK
clock => dffs[139].CLK
clock => dffs[138].CLK
clock => dffs[137].CLK
clock => dffs[136].CLK
clock => dffs[135].CLK
clock => dffs[134].CLK
clock => dffs[133].CLK
clock => dffs[132].CLK
clock => dffs[131].CLK
clock => dffs[130].CLK
clock => dffs[129].CLK
clock => dffs[128].CLK
clock => dffs[127].CLK
clock => dffs[126].CLK
clock => dffs[125].CLK
clock => dffs[124].CLK
clock => dffs[123].CLK
clock => dffs[122].CLK
clock => dffs[121].CLK
clock => dffs[120].CLK
clock => dffs[119].CLK
clock => dffs[118].CLK
clock => dffs[117].CLK
clock => dffs[116].CLK
clock => dffs[115].CLK
clock => dffs[114].CLK
clock => dffs[113].CLK
clock => dffs[112].CLK
clock => dffs[111].CLK
clock => dffs[110].CLK
clock => dffs[109].CLK
clock => dffs[108].CLK
clock => dffs[107].CLK
clock => dffs[106].CLK
clock => dffs[105].CLK
clock => dffs[104].CLK
clock => dffs[103].CLK
clock => dffs[102].CLK
clock => dffs[101].CLK
clock => dffs[100].CLK
clock => dffs[99].CLK
clock => dffs[98].CLK
clock => dffs[97].CLK
clock => dffs[96].CLK
clock => dffs[95].CLK
clock => dffs[94].CLK
clock => dffs[93].CLK
clock => dffs[92].CLK
clock => dffs[91].CLK
clock => dffs[90].CLK
clock => dffs[89].CLK
clock => dffs[88].CLK
clock => dffs[87].CLK
clock => dffs[86].CLK
clock => dffs[85].CLK
clock => dffs[84].CLK
clock => dffs[83].CLK
clock => dffs[82].CLK
clock => dffs[81].CLK
clock => dffs[80].CLK
clock => dffs[79].CLK
clock => dffs[78].CLK
clock => dffs[77].CLK
clock => dffs[76].CLK
clock => dffs[75].CLK
clock => dffs[74].CLK
clock => dffs[73].CLK
clock => dffs[72].CLK
clock => dffs[71].CLK
clock => dffs[70].CLK
clock => dffs[69].CLK
clock => dffs[68].CLK
clock => dffs[67].CLK
clock => dffs[66].CLK
clock => dffs[65].CLK
clock => dffs[64].CLK
clock => dffs[63].CLK
clock => dffs[62].CLK
clock => dffs[61].CLK
clock => dffs[60].CLK
clock => dffs[59].CLK
clock => dffs[58].CLK
clock => dffs[57].CLK
clock => dffs[56].CLK
clock => dffs[55].CLK
clock => dffs[54].CLK
clock => dffs[53].CLK
clock => dffs[52].CLK
clock => dffs[51].CLK
clock => dffs[50].CLK
clock => dffs[49].CLK
clock => dffs[48].CLK
clock => dffs[47].CLK
clock => dffs[46].CLK
clock => dffs[45].CLK
clock => dffs[44].CLK
clock => dffs[43].CLK
clock => dffs[42].CLK
clock => dffs[41].CLK
clock => dffs[40].CLK
clock => dffs[39].CLK
clock => dffs[38].CLK
clock => dffs[37].CLK
clock => dffs[36].CLK
clock => dffs[35].CLK
clock => dffs[34].CLK
clock => dffs[33].CLK
clock => dffs[32].CLK
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[191].ENA
enable => dffs[190].ENA
enable => dffs[189].ENA
enable => dffs[188].ENA
enable => dffs[187].ENA
enable => dffs[186].ENA
enable => dffs[185].ENA
enable => dffs[184].ENA
enable => dffs[183].ENA
enable => dffs[182].ENA
enable => dffs[181].ENA
enable => dffs[180].ENA
enable => dffs[179].ENA
enable => dffs[178].ENA
enable => dffs[177].ENA
enable => dffs[176].ENA
enable => dffs[175].ENA
enable => dffs[174].ENA
enable => dffs[173].ENA
enable => dffs[172].ENA
enable => dffs[171].ENA
enable => dffs[170].ENA
enable => dffs[169].ENA
enable => dffs[168].ENA
enable => dffs[167].ENA
enable => dffs[166].ENA
enable => dffs[165].ENA
enable => dffs[164].ENA
enable => dffs[163].ENA
enable => dffs[162].ENA
enable => dffs[161].ENA
enable => dffs[160].ENA
enable => dffs[159].ENA
enable => dffs[158].ENA
enable => dffs[157].ENA
enable => dffs[156].ENA
enable => dffs[155].ENA
enable => dffs[154].ENA
enable => dffs[153].ENA
enable => dffs[152].ENA
enable => dffs[151].ENA
enable => dffs[150].ENA
enable => dffs[149].ENA
enable => dffs[148].ENA
enable => dffs[147].ENA
enable => dffs[146].ENA
enable => dffs[145].ENA
enable => dffs[144].ENA
enable => dffs[143].ENA
enable => dffs[142].ENA
enable => dffs[141].ENA
enable => dffs[140].ENA
enable => dffs[139].ENA
enable => dffs[138].ENA
enable => dffs[137].ENA
enable => dffs[136].ENA
enable => dffs[135].ENA
enable => dffs[134].ENA
enable => dffs[133].ENA
enable => dffs[132].ENA
enable => dffs[131].ENA
enable => dffs[130].ENA
enable => dffs[129].ENA
enable => dffs[128].ENA
enable => dffs[127].ENA
enable => dffs[126].ENA
enable => dffs[125].ENA
enable => dffs[124].ENA
enable => dffs[123].ENA
enable => dffs[122].ENA
enable => dffs[121].ENA
enable => dffs[120].ENA
enable => dffs[119].ENA
enable => dffs[118].ENA
enable => dffs[117].ENA
enable => dffs[116].ENA
enable => dffs[115].ENA
enable => dffs[114].ENA
enable => dffs[113].ENA
enable => dffs[112].ENA
enable => dffs[111].ENA
enable => dffs[110].ENA
enable => dffs[109].ENA
enable => dffs[108].ENA
enable => dffs[107].ENA
enable => dffs[106].ENA
enable => dffs[105].ENA
enable => dffs[104].ENA
enable => dffs[103].ENA
enable => dffs[102].ENA
enable => dffs[101].ENA
enable => dffs[100].ENA
enable => dffs[99].ENA
enable => dffs[98].ENA
enable => dffs[97].ENA
enable => dffs[96].ENA
enable => dffs[95].ENA
enable => dffs[94].ENA
enable => dffs[93].ENA
enable => dffs[92].ENA
enable => dffs[91].ENA
enable => dffs[90].ENA
enable => dffs[89].ENA
enable => dffs[88].ENA
enable => dffs[87].ENA
enable => dffs[86].ENA
enable => dffs[85].ENA
enable => dffs[84].ENA
enable => dffs[83].ENA
enable => dffs[82].ENA
enable => dffs[81].ENA
enable => dffs[80].ENA
enable => dffs[79].ENA
enable => dffs[78].ENA
enable => dffs[77].ENA
enable => dffs[76].ENA
enable => dffs[75].ENA
enable => dffs[74].ENA
enable => dffs[73].ENA
enable => dffs[72].ENA
enable => dffs[71].ENA
enable => dffs[70].ENA
enable => dffs[69].ENA
enable => dffs[68].ENA
enable => dffs[67].ENA
enable => dffs[66].ENA
enable => dffs[65].ENA
enable => dffs[64].ENA
enable => dffs[63].ENA
enable => dffs[62].ENA
enable => dffs[61].ENA
enable => dffs[60].ENA
enable => dffs[59].ENA
enable => dffs[58].ENA
enable => dffs[57].ENA
enable => dffs[56].ENA
enable => dffs[55].ENA
enable => dffs[54].ENA
enable => dffs[53].ENA
enable => dffs[52].ENA
enable => dffs[51].ENA
enable => dffs[50].ENA
enable => dffs[49].ENA
enable => dffs[48].ENA
enable => dffs[47].ENA
enable => dffs[46].ENA
enable => dffs[45].ENA
enable => dffs[44].ENA
enable => dffs[43].ENA
enable => dffs[42].ENA
enable => dffs[41].ENA
enable => dffs[40].ENA
enable => dffs[39].ENA
enable => dffs[38].ENA
enable => dffs[37].ENA
enable => dffs[36].ENA
enable => dffs[35].ENA
enable => dffs[34].ENA
enable => dffs[33].ENA
enable => dffs[32].ENA
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[191].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dffs[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dffs[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dffs[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dffs[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dffs[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dffs[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dffs[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= dffs[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= dffs[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= dffs[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= dffs[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= dffs[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= dffs[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= dffs[38].DB_MAX_OUTPUT_PORT_TYPE
q[39] <= dffs[39].DB_MAX_OUTPUT_PORT_TYPE
q[40] <= dffs[40].DB_MAX_OUTPUT_PORT_TYPE
q[41] <= dffs[41].DB_MAX_OUTPUT_PORT_TYPE
q[42] <= dffs[42].DB_MAX_OUTPUT_PORT_TYPE
q[43] <= dffs[43].DB_MAX_OUTPUT_PORT_TYPE
q[44] <= dffs[44].DB_MAX_OUTPUT_PORT_TYPE
q[45] <= dffs[45].DB_MAX_OUTPUT_PORT_TYPE
q[46] <= dffs[46].DB_MAX_OUTPUT_PORT_TYPE
q[47] <= dffs[47].DB_MAX_OUTPUT_PORT_TYPE
q[48] <= dffs[48].DB_MAX_OUTPUT_PORT_TYPE
q[49] <= dffs[49].DB_MAX_OUTPUT_PORT_TYPE
q[50] <= dffs[50].DB_MAX_OUTPUT_PORT_TYPE
q[51] <= dffs[51].DB_MAX_OUTPUT_PORT_TYPE
q[52] <= dffs[52].DB_MAX_OUTPUT_PORT_TYPE
q[53] <= dffs[53].DB_MAX_OUTPUT_PORT_TYPE
q[54] <= dffs[54].DB_MAX_OUTPUT_PORT_TYPE
q[55] <= dffs[55].DB_MAX_OUTPUT_PORT_TYPE
q[56] <= dffs[56].DB_MAX_OUTPUT_PORT_TYPE
q[57] <= dffs[57].DB_MAX_OUTPUT_PORT_TYPE
q[58] <= dffs[58].DB_MAX_OUTPUT_PORT_TYPE
q[59] <= dffs[59].DB_MAX_OUTPUT_PORT_TYPE
q[60] <= dffs[60].DB_MAX_OUTPUT_PORT_TYPE
q[61] <= dffs[61].DB_MAX_OUTPUT_PORT_TYPE
q[62] <= dffs[62].DB_MAX_OUTPUT_PORT_TYPE
q[63] <= dffs[63].DB_MAX_OUTPUT_PORT_TYPE
q[64] <= dffs[64].DB_MAX_OUTPUT_PORT_TYPE
q[65] <= dffs[65].DB_MAX_OUTPUT_PORT_TYPE
q[66] <= dffs[66].DB_MAX_OUTPUT_PORT_TYPE
q[67] <= dffs[67].DB_MAX_OUTPUT_PORT_TYPE
q[68] <= dffs[68].DB_MAX_OUTPUT_PORT_TYPE
q[69] <= dffs[69].DB_MAX_OUTPUT_PORT_TYPE
q[70] <= dffs[70].DB_MAX_OUTPUT_PORT_TYPE
q[71] <= dffs[71].DB_MAX_OUTPUT_PORT_TYPE
q[72] <= dffs[72].DB_MAX_OUTPUT_PORT_TYPE
q[73] <= dffs[73].DB_MAX_OUTPUT_PORT_TYPE
q[74] <= dffs[74].DB_MAX_OUTPUT_PORT_TYPE
q[75] <= dffs[75].DB_MAX_OUTPUT_PORT_TYPE
q[76] <= dffs[76].DB_MAX_OUTPUT_PORT_TYPE
q[77] <= dffs[77].DB_MAX_OUTPUT_PORT_TYPE
q[78] <= dffs[78].DB_MAX_OUTPUT_PORT_TYPE
q[79] <= dffs[79].DB_MAX_OUTPUT_PORT_TYPE
q[80] <= dffs[80].DB_MAX_OUTPUT_PORT_TYPE
q[81] <= dffs[81].DB_MAX_OUTPUT_PORT_TYPE
q[82] <= dffs[82].DB_MAX_OUTPUT_PORT_TYPE
q[83] <= dffs[83].DB_MAX_OUTPUT_PORT_TYPE
q[84] <= dffs[84].DB_MAX_OUTPUT_PORT_TYPE
q[85] <= dffs[85].DB_MAX_OUTPUT_PORT_TYPE
q[86] <= dffs[86].DB_MAX_OUTPUT_PORT_TYPE
q[87] <= dffs[87].DB_MAX_OUTPUT_PORT_TYPE
q[88] <= dffs[88].DB_MAX_OUTPUT_PORT_TYPE
q[89] <= dffs[89].DB_MAX_OUTPUT_PORT_TYPE
q[90] <= dffs[90].DB_MAX_OUTPUT_PORT_TYPE
q[91] <= dffs[91].DB_MAX_OUTPUT_PORT_TYPE
q[92] <= dffs[92].DB_MAX_OUTPUT_PORT_TYPE
q[93] <= dffs[93].DB_MAX_OUTPUT_PORT_TYPE
q[94] <= dffs[94].DB_MAX_OUTPUT_PORT_TYPE
q[95] <= dffs[95].DB_MAX_OUTPUT_PORT_TYPE
q[96] <= dffs[96].DB_MAX_OUTPUT_PORT_TYPE
q[97] <= dffs[97].DB_MAX_OUTPUT_PORT_TYPE
q[98] <= dffs[98].DB_MAX_OUTPUT_PORT_TYPE
q[99] <= dffs[99].DB_MAX_OUTPUT_PORT_TYPE
q[100] <= dffs[100].DB_MAX_OUTPUT_PORT_TYPE
q[101] <= dffs[101].DB_MAX_OUTPUT_PORT_TYPE
q[102] <= dffs[102].DB_MAX_OUTPUT_PORT_TYPE
q[103] <= dffs[103].DB_MAX_OUTPUT_PORT_TYPE
q[104] <= dffs[104].DB_MAX_OUTPUT_PORT_TYPE
q[105] <= dffs[105].DB_MAX_OUTPUT_PORT_TYPE
q[106] <= dffs[106].DB_MAX_OUTPUT_PORT_TYPE
q[107] <= dffs[107].DB_MAX_OUTPUT_PORT_TYPE
q[108] <= dffs[108].DB_MAX_OUTPUT_PORT_TYPE
q[109] <= dffs[109].DB_MAX_OUTPUT_PORT_TYPE
q[110] <= dffs[110].DB_MAX_OUTPUT_PORT_TYPE
q[111] <= dffs[111].DB_MAX_OUTPUT_PORT_TYPE
q[112] <= dffs[112].DB_MAX_OUTPUT_PORT_TYPE
q[113] <= dffs[113].DB_MAX_OUTPUT_PORT_TYPE
q[114] <= dffs[114].DB_MAX_OUTPUT_PORT_TYPE
q[115] <= dffs[115].DB_MAX_OUTPUT_PORT_TYPE
q[116] <= dffs[116].DB_MAX_OUTPUT_PORT_TYPE
q[117] <= dffs[117].DB_MAX_OUTPUT_PORT_TYPE
q[118] <= dffs[118].DB_MAX_OUTPUT_PORT_TYPE
q[119] <= dffs[119].DB_MAX_OUTPUT_PORT_TYPE
q[120] <= dffs[120].DB_MAX_OUTPUT_PORT_TYPE
q[121] <= dffs[121].DB_MAX_OUTPUT_PORT_TYPE
q[122] <= dffs[122].DB_MAX_OUTPUT_PORT_TYPE
q[123] <= dffs[123].DB_MAX_OUTPUT_PORT_TYPE
q[124] <= dffs[124].DB_MAX_OUTPUT_PORT_TYPE
q[125] <= dffs[125].DB_MAX_OUTPUT_PORT_TYPE
q[126] <= dffs[126].DB_MAX_OUTPUT_PORT_TYPE
q[127] <= dffs[127].DB_MAX_OUTPUT_PORT_TYPE
q[128] <= dffs[128].DB_MAX_OUTPUT_PORT_TYPE
q[129] <= dffs[129].DB_MAX_OUTPUT_PORT_TYPE
q[130] <= dffs[130].DB_MAX_OUTPUT_PORT_TYPE
q[131] <= dffs[131].DB_MAX_OUTPUT_PORT_TYPE
q[132] <= dffs[132].DB_MAX_OUTPUT_PORT_TYPE
q[133] <= dffs[133].DB_MAX_OUTPUT_PORT_TYPE
q[134] <= dffs[134].DB_MAX_OUTPUT_PORT_TYPE
q[135] <= dffs[135].DB_MAX_OUTPUT_PORT_TYPE
q[136] <= dffs[136].DB_MAX_OUTPUT_PORT_TYPE
q[137] <= dffs[137].DB_MAX_OUTPUT_PORT_TYPE
q[138] <= dffs[138].DB_MAX_OUTPUT_PORT_TYPE
q[139] <= dffs[139].DB_MAX_OUTPUT_PORT_TYPE
q[140] <= dffs[140].DB_MAX_OUTPUT_PORT_TYPE
q[141] <= dffs[141].DB_MAX_OUTPUT_PORT_TYPE
q[142] <= dffs[142].DB_MAX_OUTPUT_PORT_TYPE
q[143] <= dffs[143].DB_MAX_OUTPUT_PORT_TYPE
q[144] <= dffs[144].DB_MAX_OUTPUT_PORT_TYPE
q[145] <= dffs[145].DB_MAX_OUTPUT_PORT_TYPE
q[146] <= dffs[146].DB_MAX_OUTPUT_PORT_TYPE
q[147] <= dffs[147].DB_MAX_OUTPUT_PORT_TYPE
q[148] <= dffs[148].DB_MAX_OUTPUT_PORT_TYPE
q[149] <= dffs[149].DB_MAX_OUTPUT_PORT_TYPE
q[150] <= dffs[150].DB_MAX_OUTPUT_PORT_TYPE
q[151] <= dffs[151].DB_MAX_OUTPUT_PORT_TYPE
q[152] <= dffs[152].DB_MAX_OUTPUT_PORT_TYPE
q[153] <= dffs[153].DB_MAX_OUTPUT_PORT_TYPE
q[154] <= dffs[154].DB_MAX_OUTPUT_PORT_TYPE
q[155] <= dffs[155].DB_MAX_OUTPUT_PORT_TYPE
q[156] <= dffs[156].DB_MAX_OUTPUT_PORT_TYPE
q[157] <= dffs[157].DB_MAX_OUTPUT_PORT_TYPE
q[158] <= dffs[158].DB_MAX_OUTPUT_PORT_TYPE
q[159] <= dffs[159].DB_MAX_OUTPUT_PORT_TYPE
q[160] <= dffs[160].DB_MAX_OUTPUT_PORT_TYPE
q[161] <= dffs[161].DB_MAX_OUTPUT_PORT_TYPE
q[162] <= dffs[162].DB_MAX_OUTPUT_PORT_TYPE
q[163] <= dffs[163].DB_MAX_OUTPUT_PORT_TYPE
q[164] <= dffs[164].DB_MAX_OUTPUT_PORT_TYPE
q[165] <= dffs[165].DB_MAX_OUTPUT_PORT_TYPE
q[166] <= dffs[166].DB_MAX_OUTPUT_PORT_TYPE
q[167] <= dffs[167].DB_MAX_OUTPUT_PORT_TYPE
q[168] <= dffs[168].DB_MAX_OUTPUT_PORT_TYPE
q[169] <= dffs[169].DB_MAX_OUTPUT_PORT_TYPE
q[170] <= dffs[170].DB_MAX_OUTPUT_PORT_TYPE
q[171] <= dffs[171].DB_MAX_OUTPUT_PORT_TYPE
q[172] <= dffs[172].DB_MAX_OUTPUT_PORT_TYPE
q[173] <= dffs[173].DB_MAX_OUTPUT_PORT_TYPE
q[174] <= dffs[174].DB_MAX_OUTPUT_PORT_TYPE
q[175] <= dffs[175].DB_MAX_OUTPUT_PORT_TYPE
q[176] <= dffs[176].DB_MAX_OUTPUT_PORT_TYPE
q[177] <= dffs[177].DB_MAX_OUTPUT_PORT_TYPE
q[178] <= dffs[178].DB_MAX_OUTPUT_PORT_TYPE
q[179] <= dffs[179].DB_MAX_OUTPUT_PORT_TYPE
q[180] <= dffs[180].DB_MAX_OUTPUT_PORT_TYPE
q[181] <= dffs[181].DB_MAX_OUTPUT_PORT_TYPE
q[182] <= dffs[182].DB_MAX_OUTPUT_PORT_TYPE
q[183] <= dffs[183].DB_MAX_OUTPUT_PORT_TYPE
q[184] <= dffs[184].DB_MAX_OUTPUT_PORT_TYPE
q[185] <= dffs[185].DB_MAX_OUTPUT_PORT_TYPE
q[186] <= dffs[186].DB_MAX_OUTPUT_PORT_TYPE
q[187] <= dffs[187].DB_MAX_OUTPUT_PORT_TYPE
q[188] <= dffs[188].DB_MAX_OUTPUT_PORT_TYPE
q[189] <= dffs[189].DB_MAX_OUTPUT_PORT_TYPE
q[190] <= dffs[190].DB_MAX_OUTPUT_PORT_TYPE
q[191] <= dffs[191].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:63:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:62:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:61:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:60:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:59:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:58:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:57:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:56:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:55:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:54:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:53:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:52:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:51:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:50:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:49:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:48:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:47:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:46:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:45:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:44:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:43:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:42:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:41:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:40:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:39:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:38:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:37:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:36:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:35:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:34:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:33:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:32:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:31:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:30:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:29:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:28:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:27:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:26:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:25:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:24:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:23:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:22:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:21:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:20:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:19:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:18:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:17:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:16:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:15:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:14:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:13:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:12:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:11:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:10:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:9:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:8:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:7:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:6:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:5:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:4:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:3:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:2:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:1:sm1.acq_clk
acq_clk => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:0:sm1.acq_clk
data_in[0] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:0:sm1.data_in
data_in[1] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:1:sm1.data_in
data_in[2] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:2:sm1.data_in
data_in[3] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:3:sm1.data_in
data_in[4] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:4:sm1.data_in
data_in[5] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:5:sm1.data_in
data_in[6] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:6:sm1.data_in
data_in[7] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:7:sm1.data_in
data_in[8] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:8:sm1.data_in
data_in[9] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:9:sm1.data_in
data_in[10] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:10:sm1.data_in
data_in[11] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:11:sm1.data_in
data_in[12] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:12:sm1.data_in
data_in[13] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:13:sm1.data_in
data_in[14] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:14:sm1.data_in
data_in[15] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:15:sm1.data_in
data_in[16] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:16:sm1.data_in
data_in[17] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:17:sm1.data_in
data_in[18] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:18:sm1.data_in
data_in[19] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:19:sm1.data_in
data_in[20] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:20:sm1.data_in
data_in[21] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:21:sm1.data_in
data_in[22] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:22:sm1.data_in
data_in[23] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:23:sm1.data_in
data_in[24] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:24:sm1.data_in
data_in[25] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:25:sm1.data_in
data_in[26] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:26:sm1.data_in
data_in[27] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:27:sm1.data_in
data_in[28] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:28:sm1.data_in
data_in[29] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:29:sm1.data_in
data_in[30] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:30:sm1.data_in
data_in[31] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:31:sm1.data_in
data_in[32] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:32:sm1.data_in
data_in[33] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:33:sm1.data_in
data_in[34] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:34:sm1.data_in
data_in[35] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:35:sm1.data_in
data_in[36] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:36:sm1.data_in
data_in[37] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:37:sm1.data_in
data_in[38] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:38:sm1.data_in
data_in[39] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:39:sm1.data_in
data_in[40] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:40:sm1.data_in
data_in[41] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:41:sm1.data_in
data_in[42] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:42:sm1.data_in
data_in[43] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:43:sm1.data_in
data_in[44] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:44:sm1.data_in
data_in[45] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:45:sm1.data_in
data_in[46] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:46:sm1.data_in
data_in[47] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:47:sm1.data_in
data_in[48] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:48:sm1.data_in
data_in[49] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:49:sm1.data_in
data_in[50] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:50:sm1.data_in
data_in[51] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:51:sm1.data_in
data_in[52] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:52:sm1.data_in
data_in[53] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:53:sm1.data_in
data_in[54] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:54:sm1.data_in
data_in[55] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:55:sm1.data_in
data_in[56] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:56:sm1.data_in
data_in[57] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:57:sm1.data_in
data_in[58] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:58:sm1.data_in
data_in[59] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:59:sm1.data_in
data_in[60] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:60:sm1.data_in
data_in[61] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:61:sm1.data_in
data_in[62] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:62:sm1.data_in
data_in[63] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:63:sm1.data_in
pattern_in[0] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:0:sm1.lfl
pattern_in[1] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:0:sm1.lfh
pattern_in[2] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:0:sm1.lfe
pattern_in[3] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:1:sm1.lfl
pattern_in[4] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:1:sm1.lfh
pattern_in[5] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:1:sm1.lfe
pattern_in[6] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:2:sm1.lfl
pattern_in[7] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:2:sm1.lfh
pattern_in[8] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:2:sm1.lfe
pattern_in[9] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:3:sm1.lfl
pattern_in[10] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:3:sm1.lfh
pattern_in[11] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:3:sm1.lfe
pattern_in[12] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:4:sm1.lfl
pattern_in[13] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:4:sm1.lfh
pattern_in[14] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:4:sm1.lfe
pattern_in[15] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:5:sm1.lfl
pattern_in[16] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:5:sm1.lfh
pattern_in[17] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:5:sm1.lfe
pattern_in[18] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:6:sm1.lfl
pattern_in[19] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:6:sm1.lfh
pattern_in[20] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:6:sm1.lfe
pattern_in[21] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:7:sm1.lfl
pattern_in[22] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:7:sm1.lfh
pattern_in[23] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:7:sm1.lfe
pattern_in[24] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:8:sm1.lfl
pattern_in[25] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:8:sm1.lfh
pattern_in[26] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:8:sm1.lfe
pattern_in[27] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:9:sm1.lfl
pattern_in[28] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:9:sm1.lfh
pattern_in[29] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:9:sm1.lfe
pattern_in[30] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:10:sm1.lfl
pattern_in[31] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:10:sm1.lfh
pattern_in[32] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:10:sm1.lfe
pattern_in[33] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:11:sm1.lfl
pattern_in[34] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:11:sm1.lfh
pattern_in[35] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:11:sm1.lfe
pattern_in[36] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:12:sm1.lfl
pattern_in[37] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:12:sm1.lfh
pattern_in[38] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:12:sm1.lfe
pattern_in[39] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:13:sm1.lfl
pattern_in[40] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:13:sm1.lfh
pattern_in[41] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:13:sm1.lfe
pattern_in[42] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:14:sm1.lfl
pattern_in[43] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:14:sm1.lfh
pattern_in[44] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:14:sm1.lfe
pattern_in[45] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:15:sm1.lfl
pattern_in[46] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:15:sm1.lfh
pattern_in[47] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:15:sm1.lfe
pattern_in[48] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:16:sm1.lfl
pattern_in[49] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:16:sm1.lfh
pattern_in[50] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:16:sm1.lfe
pattern_in[51] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:17:sm1.lfl
pattern_in[52] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:17:sm1.lfh
pattern_in[53] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:17:sm1.lfe
pattern_in[54] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:18:sm1.lfl
pattern_in[55] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:18:sm1.lfh
pattern_in[56] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:18:sm1.lfe
pattern_in[57] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:19:sm1.lfl
pattern_in[58] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:19:sm1.lfh
pattern_in[59] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:19:sm1.lfe
pattern_in[60] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:20:sm1.lfl
pattern_in[61] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:20:sm1.lfh
pattern_in[62] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:20:sm1.lfe
pattern_in[63] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:21:sm1.lfl
pattern_in[64] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:21:sm1.lfh
pattern_in[65] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:21:sm1.lfe
pattern_in[66] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:22:sm1.lfl
pattern_in[67] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:22:sm1.lfh
pattern_in[68] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:22:sm1.lfe
pattern_in[69] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:23:sm1.lfl
pattern_in[70] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:23:sm1.lfh
pattern_in[71] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:23:sm1.lfe
pattern_in[72] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:24:sm1.lfl
pattern_in[73] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:24:sm1.lfh
pattern_in[74] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:24:sm1.lfe
pattern_in[75] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:25:sm1.lfl
pattern_in[76] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:25:sm1.lfh
pattern_in[77] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:25:sm1.lfe
pattern_in[78] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:26:sm1.lfl
pattern_in[79] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:26:sm1.lfh
pattern_in[80] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:26:sm1.lfe
pattern_in[81] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:27:sm1.lfl
pattern_in[82] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:27:sm1.lfh
pattern_in[83] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:27:sm1.lfe
pattern_in[84] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:28:sm1.lfl
pattern_in[85] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:28:sm1.lfh
pattern_in[86] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:28:sm1.lfe
pattern_in[87] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:29:sm1.lfl
pattern_in[88] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:29:sm1.lfh
pattern_in[89] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:29:sm1.lfe
pattern_in[90] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:30:sm1.lfl
pattern_in[91] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:30:sm1.lfh
pattern_in[92] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:30:sm1.lfe
pattern_in[93] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:31:sm1.lfl
pattern_in[94] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:31:sm1.lfh
pattern_in[95] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:31:sm1.lfe
pattern_in[96] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:32:sm1.lfl
pattern_in[97] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:32:sm1.lfh
pattern_in[98] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:32:sm1.lfe
pattern_in[99] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:33:sm1.lfl
pattern_in[100] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:33:sm1.lfh
pattern_in[101] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:33:sm1.lfe
pattern_in[102] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:34:sm1.lfl
pattern_in[103] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:34:sm1.lfh
pattern_in[104] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:34:sm1.lfe
pattern_in[105] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:35:sm1.lfl
pattern_in[106] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:35:sm1.lfh
pattern_in[107] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:35:sm1.lfe
pattern_in[108] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:36:sm1.lfl
pattern_in[109] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:36:sm1.lfh
pattern_in[110] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:36:sm1.lfe
pattern_in[111] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:37:sm1.lfl
pattern_in[112] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:37:sm1.lfh
pattern_in[113] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:37:sm1.lfe
pattern_in[114] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:38:sm1.lfl
pattern_in[115] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:38:sm1.lfh
pattern_in[116] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:38:sm1.lfe
pattern_in[117] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:39:sm1.lfl
pattern_in[118] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:39:sm1.lfh
pattern_in[119] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:39:sm1.lfe
pattern_in[120] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:40:sm1.lfl
pattern_in[121] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:40:sm1.lfh
pattern_in[122] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:40:sm1.lfe
pattern_in[123] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:41:sm1.lfl
pattern_in[124] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:41:sm1.lfh
pattern_in[125] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:41:sm1.lfe
pattern_in[126] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:42:sm1.lfl
pattern_in[127] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:42:sm1.lfh
pattern_in[128] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:42:sm1.lfe
pattern_in[129] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:43:sm1.lfl
pattern_in[130] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:43:sm1.lfh
pattern_in[131] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:43:sm1.lfe
pattern_in[132] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:44:sm1.lfl
pattern_in[133] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:44:sm1.lfh
pattern_in[134] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:44:sm1.lfe
pattern_in[135] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:45:sm1.lfl
pattern_in[136] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:45:sm1.lfh
pattern_in[137] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:45:sm1.lfe
pattern_in[138] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:46:sm1.lfl
pattern_in[139] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:46:sm1.lfh
pattern_in[140] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:46:sm1.lfe
pattern_in[141] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:47:sm1.lfl
pattern_in[142] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:47:sm1.lfh
pattern_in[143] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:47:sm1.lfe
pattern_in[144] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:48:sm1.lfl
pattern_in[145] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:48:sm1.lfh
pattern_in[146] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:48:sm1.lfe
pattern_in[147] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:49:sm1.lfl
pattern_in[148] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:49:sm1.lfh
pattern_in[149] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:49:sm1.lfe
pattern_in[150] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:50:sm1.lfl
pattern_in[151] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:50:sm1.lfh
pattern_in[152] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:50:sm1.lfe
pattern_in[153] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:51:sm1.lfl
pattern_in[154] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:51:sm1.lfh
pattern_in[155] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:51:sm1.lfe
pattern_in[156] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:52:sm1.lfl
pattern_in[157] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:52:sm1.lfh
pattern_in[158] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:52:sm1.lfe
pattern_in[159] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:53:sm1.lfl
pattern_in[160] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:53:sm1.lfh
pattern_in[161] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:53:sm1.lfe
pattern_in[162] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:54:sm1.lfl
pattern_in[163] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:54:sm1.lfh
pattern_in[164] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:54:sm1.lfe
pattern_in[165] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:55:sm1.lfl
pattern_in[166] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:55:sm1.lfh
pattern_in[167] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:55:sm1.lfe
pattern_in[168] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:56:sm1.lfl
pattern_in[169] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:56:sm1.lfh
pattern_in[170] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:56:sm1.lfe
pattern_in[171] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:57:sm1.lfl
pattern_in[172] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:57:sm1.lfh
pattern_in[173] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:57:sm1.lfe
pattern_in[174] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:58:sm1.lfl
pattern_in[175] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:58:sm1.lfh
pattern_in[176] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:58:sm1.lfe
pattern_in[177] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:59:sm1.lfl
pattern_in[178] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:59:sm1.lfh
pattern_in[179] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:59:sm1.lfe
pattern_in[180] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:60:sm1.lfl
pattern_in[181] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:60:sm1.lfh
pattern_in[182] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:60:sm1.lfe
pattern_in[183] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:61:sm1.lfl
pattern_in[184] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:61:sm1.lfh
pattern_in[185] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:61:sm1.lfe
pattern_in[186] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:62:sm1.lfl
pattern_in[187] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:62:sm1.lfh
pattern_in[188] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:62:sm1.lfe
pattern_in[189] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:63:sm1.lfl
pattern_in[190] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:63:sm1.lfh
pattern_in[191] => sld_sbpmg:gen_sbpmg_pipeline_less_than_two:sm0:63:sm1.lfe
match_out <= all_bits_matched.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1
acq_clk => regoutff.CLK
acq_clk => holdff.CLK
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => p_match_out.IN1
data_in => holdff.DATAIN
data_in => p_match_out.IN1
data_in => p_match_out.IN1
lfg => p_match_out.IN0
lfg => p_match_out.IN0
lfe => p_match_out.IN1
lfe => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfh => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
lfl => p_match_out.IN1
match_out <= regoutff.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity
acq_clk => last_level_delayed.CLK
start_acq => last_level_delayed.ENA
reset => LPM_SHIFTREG:trigger_config_deserialize.ACLR
reset => last_level_delayed.ACLR
condition_met[0] => last_level_delayed.DATAIN
config_in => LPM_SHIFTREG:trigger_config_deserialize.SHIFTIN
config_enable => LPM_SHIFTREG:trigger_config_deserialize.ENABLE
config_clk => LPM_SHIFTREG:trigger_config_deserialize.CLOCK
use_post_fill_count <= <GND>
post_fill_count[0] <= <VCC>
post_fill_count[1] <= <GND>
post_fill_count[2] <= <GND>
post_fill_count[3] <= <GND>
post_fill_count[4] <= <GND>
post_fill_count[5] <= <GND>
post_fill_count[6] <= <GND>
post_fill_count[7] <= <GND>
post_fill_count[8] <= <GND>
post_fill_count[9] <= <GND>
current_state[0] <= <GND>
current_state[1] <= <GND>
current_state[2] <= <GND>
current_state[3] <= <GND>
current_state[4] <= <GND>
current_state[5] <= <GND>
current_state[6] <= <GND>
current_state[7] <= <GND>
current_state[8] <= <GND>
current_state[9] <= <GND>
current_state[10] <= <GND>
segment_trigger <= cascade_drop.DB_MAX_OUTPUT_PORT_TYPE
final_trigger <= <GND>
config_out <= LPM_SHIFTREG:trigger_config_deserialize.SHIFTOUT


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|LPM_SHIFTREG:trigger_config_deserialize
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[9].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst
clk => modified_post_count[0].CLK
clk => modified_post_count[1].CLK
clk => modified_post_count[2].CLK
clk => modified_post_count[3].CLK
clk => modified_post_count[4].CLK
clk => modified_post_count[5].CLK
clk => modified_post_count[6].CLK
clk => modified_post_count[7].CLK
clk => modified_post_count[8].CLK
clk => modified_post_count[9].CLK
clk => modified_post_count[10].CLK
clk => last_buffer_write_address_sig[0].CLK
clk => last_buffer_write_address_sig[1].CLK
clk => last_buffer_write_address_sig[2].CLK
clk => last_buffer_write_address_sig[3].CLK
clk => last_buffer_write_address_sig[4].CLK
clk => last_buffer_write_address_sig[5].CLK
clk => last_buffer_write_address_sig[6].CLK
clk => last_buffer_write_address_sig[7].CLK
clk => last_buffer_write_address_sig[8].CLK
clk => last_buffer_write_address_sig[9].CLK
clk => is_buffer_wrapped_once_sig.CLK
clk => final_trigger_set.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => \buffer_manager:collecting_post_data_var.CLK
clk => \buffer_manager:segment_shift_var.CLK
clk => \buffer_manager:done.CLK
clk => \buffer_manager:is_buffer_wrapped.CLK
clk => \buffer_manager:last_trigger_address_var[0].CLK
clk => \buffer_manager:last_trigger_address_var[1].CLK
clk => \buffer_manager:last_trigger_address_var[2].CLK
clk => \buffer_manager:last_trigger_address_var[3].CLK
clk => \buffer_manager:last_trigger_address_var[4].CLK
clk => \buffer_manager:last_trigger_address_var[5].CLK
clk => \buffer_manager:last_trigger_address_var[6].CLK
clk => \buffer_manager:last_trigger_address_var[7].CLK
clk => \buffer_manager:last_trigger_address_var[8].CLK
clk => \buffer_manager:last_trigger_address_var[9].CLK
clk => \buffer_manager:next_address[0].CLK
clk => \buffer_manager:next_address[1].CLK
clk => \buffer_manager:next_address[2].CLK
clk => \buffer_manager:next_address[3].CLK
clk => \buffer_manager:next_address[4].CLK
clk => \buffer_manager:next_address[5].CLK
clk => \buffer_manager:next_address[6].CLK
clk => \buffer_manager:next_address[7].CLK
clk => \buffer_manager:next_address[8].CLK
clk => \buffer_manager:next_address[9].CLK
clk => \buffer_manager:offset_count[0].CLK
clk => \buffer_manager:offset_count[1].CLK
clk => \buffer_manager:offset_count[2].CLK
clk => \buffer_manager:offset_count[3].CLK
clk => \buffer_manager:offset_count[4].CLK
clk => \buffer_manager:offset_count[5].CLK
clk => \buffer_manager:offset_count[6].CLK
clk => \buffer_manager:offset_count[7].CLK
clk => \buffer_manager:offset_count[8].CLK
clk => \buffer_manager:offset_count[9].CLK
clk => \buffer_manager:base_address[0].CLK
clk_ena => ~NO_FANOUT~
run => modified_post_count[6].ENA
run => modified_post_count[5].ENA
run => modified_post_count[4].ENA
run => modified_post_count[3].ENA
run => modified_post_count[2].ENA
run => modified_post_count[1].ENA
run => modified_post_count[0].ENA
run => modified_post_count[7].ENA
run => modified_post_count[8].ENA
run => modified_post_count[9].ENA
run => modified_post_count[10].ENA
run => last_buffer_write_address_sig[0].ENA
run => last_buffer_write_address_sig[1].ENA
run => last_buffer_write_address_sig[2].ENA
run => last_buffer_write_address_sig[3].ENA
run => last_buffer_write_address_sig[4].ENA
run => last_buffer_write_address_sig[5].ENA
run => last_buffer_write_address_sig[6].ENA
run => last_buffer_write_address_sig[7].ENA
run => last_buffer_write_address_sig[8].ENA
run => last_buffer_write_address_sig[9].ENA
run => is_buffer_wrapped_once_sig.ENA
run => final_trigger_set.ENA
run => counter[0].ENA
run => counter[1].ENA
run => counter[2].ENA
run => counter[3].ENA
run => counter[4].ENA
run => counter[5].ENA
run => counter[6].ENA
run => counter[7].ENA
run => counter[8].ENA
run => counter[9].ENA
run => counter[10].ENA
run => \buffer_manager:collecting_post_data_var.ENA
run => \buffer_manager:segment_shift_var.ENA
run => \buffer_manager:done.ENA
run => \buffer_manager:is_buffer_wrapped.ENA
run => \buffer_manager:last_trigger_address_var[0].ENA
run => \buffer_manager:last_trigger_address_var[1].ENA
run => \buffer_manager:last_trigger_address_var[2].ENA
run => \buffer_manager:last_trigger_address_var[3].ENA
run => \buffer_manager:last_trigger_address_var[4].ENA
run => \buffer_manager:last_trigger_address_var[5].ENA
run => \buffer_manager:last_trigger_address_var[6].ENA
run => \buffer_manager:last_trigger_address_var[7].ENA
run => \buffer_manager:last_trigger_address_var[8].ENA
run => \buffer_manager:last_trigger_address_var[9].ENA
run => \buffer_manager:next_address[0].ENA
run => \buffer_manager:next_address[1].ENA
run => \buffer_manager:next_address[2].ENA
run => \buffer_manager:next_address[3].ENA
run => \buffer_manager:next_address[4].ENA
run => \buffer_manager:next_address[5].ENA
run => \buffer_manager:next_address[6].ENA
run => \buffer_manager:next_address[7].ENA
run => \buffer_manager:next_address[8].ENA
run => \buffer_manager:next_address[9].ENA
run => \buffer_manager:offset_count[0].ENA
run => \buffer_manager:offset_count[1].ENA
run => \buffer_manager:offset_count[2].ENA
run => \buffer_manager:offset_count[3].ENA
run => \buffer_manager:offset_count[4].ENA
run => \buffer_manager:offset_count[5].ENA
run => \buffer_manager:offset_count[6].ENA
run => \buffer_manager:offset_count[7].ENA
run => \buffer_manager:offset_count[8].ENA
run => \buffer_manager:offset_count[9].ENA
run => \buffer_manager:base_address[0].ENA
reset => modified_post_count[0].PRESET
reset => modified_post_count[1].PRESET
reset => modified_post_count[2].PRESET
reset => modified_post_count[3].PRESET
reset => modified_post_count[4].PRESET
reset => modified_post_count[5].PRESET
reset => modified_post_count[6].PRESET
reset => modified_post_count[7].PRESET
reset => modified_post_count[8].PRESET
reset => modified_post_count[9].PRESET
reset => modified_post_count[10].PRESET
reset => last_buffer_write_address_sig[0].ACLR
reset => last_buffer_write_address_sig[1].ACLR
reset => last_buffer_write_address_sig[2].ACLR
reset => last_buffer_write_address_sig[3].ACLR
reset => last_buffer_write_address_sig[4].ACLR
reset => last_buffer_write_address_sig[5].ACLR
reset => last_buffer_write_address_sig[6].ACLR
reset => last_buffer_write_address_sig[7].ACLR
reset => last_buffer_write_address_sig[8].ACLR
reset => last_buffer_write_address_sig[9].ACLR
reset => is_buffer_wrapped_once_sig.ACLR
reset => final_trigger_set.ACLR
reset => counter[0].ACLR
reset => counter[1].ACLR
reset => counter[2].ACLR
reset => counter[3].ACLR
reset => counter[4].ACLR
reset => counter[5].ACLR
reset => counter[6].ACLR
reset => counter[7].ACLR
reset => counter[8].ACLR
reset => counter[9].ACLR
reset => counter[10].ACLR
reset => \buffer_manager:collecting_post_data_var.ACLR
reset => \buffer_manager:segment_shift_var.ACLR
reset => \buffer_manager:done.ACLR
reset => \buffer_manager:is_buffer_wrapped.ACLR
reset => \buffer_manager:last_trigger_address_var[0].ACLR
reset => \buffer_manager:last_trigger_address_var[1].ACLR
reset => \buffer_manager:last_trigger_address_var[2].ACLR
reset => \buffer_manager:last_trigger_address_var[3].ACLR
reset => \buffer_manager:last_trigger_address_var[4].ACLR
reset => \buffer_manager:last_trigger_address_var[5].ACLR
reset => \buffer_manager:last_trigger_address_var[6].ACLR
reset => \buffer_manager:last_trigger_address_var[7].ACLR
reset => \buffer_manager:last_trigger_address_var[8].ACLR
reset => \buffer_manager:last_trigger_address_var[9].ACLR
reset => \buffer_manager:next_address[0].ACLR
reset => \buffer_manager:next_address[1].ACLR
reset => \buffer_manager:next_address[2].ACLR
reset => \buffer_manager:next_address[3].ACLR
reset => \buffer_manager:next_address[4].ACLR
reset => \buffer_manager:next_address[5].ACLR
reset => \buffer_manager:next_address[6].ACLR
reset => \buffer_manager:next_address[7].ACLR
reset => \buffer_manager:next_address[8].ACLR
reset => \buffer_manager:next_address[9].ACLR
reset => \buffer_manager:offset_count[0].ACLR
reset => \buffer_manager:offset_count[1].ACLR
reset => \buffer_manager:offset_count[2].ACLR
reset => \buffer_manager:offset_count[3].ACLR
reset => \buffer_manager:offset_count[4].ACLR
reset => \buffer_manager:offset_count[5].ACLR
reset => \buffer_manager:offset_count[6].ACLR
reset => \buffer_manager:offset_count[7].ACLR
reset => \buffer_manager:offset_count[8].ACLR
reset => \buffer_manager:offset_count[9].ACLR
reset => \buffer_manager:base_address[0].ACLR
final_trigger => process_0.IN0
final_trigger => process_0.IN1
segment_trigger => process_0.IN1
address[0] <= \buffer_manager:next_address[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= \buffer_manager:next_address[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= \buffer_manager:next_address[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= \buffer_manager:next_address[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= \buffer_manager:next_address[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= \buffer_manager:next_address[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= \buffer_manager:next_address[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= \buffer_manager:next_address[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= \buffer_manager:next_address[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= \buffer_manager:next_address[9].DB_MAX_OUTPUT_PORT_TYPE
write_enable <= \buffer_manager:done.DB_MAX_OUTPUT_PORT_TYPE
post_count[0] => Add0.IN20
post_count[1] => Add0.IN19
post_count[2] => Add0.IN18
post_count[3] => Add0.IN17
post_count[4] => Add0.IN16
post_count[5] => Add0.IN15
post_count[6] => Add0.IN14
post_count[7] => Add0.IN13
post_count[8] => Add0.IN12
post_count[9] => Add0.IN11
require_wrap => next_segment.OUTPUTSELECT
require_wrap => modified_post_count.OUTPUTSELECT
require_wrap => modified_post_count.OUTPUTSELECT
require_wrap => modified_post_count.OUTPUTSELECT
require_wrap => modified_post_count.OUTPUTSELECT
require_wrap => modified_post_count.OUTPUTSELECT
require_wrap => modified_post_count.OUTPUTSELECT
require_wrap => modified_post_count.OUTPUTSELECT
require_wrap => modified_post_count.OUTPUTSELECT
require_wrap => modified_post_count.OUTPUTSELECT
require_wrap => modified_post_count.OUTPUTSELECT
require_wrap => modified_post_count.OUTPUTSELECT
require_wrap => process_0.IN1
require_wrap => process_0.IN1
buffer_stop_full => final_trigger_set.OUTPUTSELECT
current_segment[0] <= \buffer_manager:base_address[0].DB_MAX_OUTPUT_PORT_TYPE
current_offset[0] <= \buffer_manager:offset_count[0].DB_MAX_OUTPUT_PORT_TYPE
current_offset[1] <= \buffer_manager:offset_count[1].DB_MAX_OUTPUT_PORT_TYPE
current_offset[2] <= \buffer_manager:offset_count[2].DB_MAX_OUTPUT_PORT_TYPE
current_offset[3] <= \buffer_manager:offset_count[3].DB_MAX_OUTPUT_PORT_TYPE
current_offset[4] <= \buffer_manager:offset_count[4].DB_MAX_OUTPUT_PORT_TYPE
current_offset[5] <= \buffer_manager:offset_count[5].DB_MAX_OUTPUT_PORT_TYPE
current_offset[6] <= \buffer_manager:offset_count[6].DB_MAX_OUTPUT_PORT_TYPE
current_offset[7] <= \buffer_manager:offset_count[7].DB_MAX_OUTPUT_PORT_TYPE
current_offset[8] <= \buffer_manager:offset_count[8].DB_MAX_OUTPUT_PORT_TYPE
current_offset[9] <= \buffer_manager:offset_count[9].DB_MAX_OUTPUT_PORT_TYPE
last_trigger_address[0] <= \buffer_manager:last_trigger_address_var[0].DB_MAX_OUTPUT_PORT_TYPE
last_trigger_address[1] <= \buffer_manager:last_trigger_address_var[1].DB_MAX_OUTPUT_PORT_TYPE
last_trigger_address[2] <= \buffer_manager:last_trigger_address_var[2].DB_MAX_OUTPUT_PORT_TYPE
last_trigger_address[3] <= \buffer_manager:last_trigger_address_var[3].DB_MAX_OUTPUT_PORT_TYPE
last_trigger_address[4] <= \buffer_manager:last_trigger_address_var[4].DB_MAX_OUTPUT_PORT_TYPE
last_trigger_address[5] <= \buffer_manager:last_trigger_address_var[5].DB_MAX_OUTPUT_PORT_TYPE
last_trigger_address[6] <= \buffer_manager:last_trigger_address_var[6].DB_MAX_OUTPUT_PORT_TYPE
last_trigger_address[7] <= \buffer_manager:last_trigger_address_var[7].DB_MAX_OUTPUT_PORT_TYPE
last_trigger_address[8] <= \buffer_manager:last_trigger_address_var[8].DB_MAX_OUTPUT_PORT_TYPE
last_trigger_address[9] <= \buffer_manager:last_trigger_address_var[9].DB_MAX_OUTPUT_PORT_TYPE
segment_wrapped <= \buffer_manager:is_buffer_wrapped.DB_MAX_OUTPUT_PORT_TYPE
segment_shift <= \buffer_manager:segment_shift_var.DB_MAX_OUTPUT_PORT_TYPE
collecting_post_data <= \buffer_manager:collecting_post_data_var.DB_MAX_OUTPUT_PORT_TYPE
last_buffer_write_address[0] <= last_buffer_write_address_sig[0].DB_MAX_OUTPUT_PORT_TYPE
last_buffer_write_address[1] <= last_buffer_write_address_sig[1].DB_MAX_OUTPUT_PORT_TYPE
last_buffer_write_address[2] <= last_buffer_write_address_sig[2].DB_MAX_OUTPUT_PORT_TYPE
last_buffer_write_address[3] <= last_buffer_write_address_sig[3].DB_MAX_OUTPUT_PORT_TYPE
last_buffer_write_address[4] <= last_buffer_write_address_sig[4].DB_MAX_OUTPUT_PORT_TYPE
last_buffer_write_address[5] <= last_buffer_write_address_sig[5].DB_MAX_OUTPUT_PORT_TYPE
last_buffer_write_address[6] <= last_buffer_write_address_sig[6].DB_MAX_OUTPUT_PORT_TYPE
last_buffer_write_address[7] <= last_buffer_write_address_sig[7].DB_MAX_OUTPUT_PORT_TYPE
last_buffer_write_address[8] <= last_buffer_write_address_sig[8].DB_MAX_OUTPUT_PORT_TYPE
last_buffer_write_address[9] <= last_buffer_write_address_sig[9].DB_MAX_OUTPUT_PORT_TYPE
trigger_write_address[0] <= \buffer_manager:last_trigger_address_var[0].DB_MAX_OUTPUT_PORT_TYPE
trigger_write_address[1] <= \buffer_manager:last_trigger_address_var[1].DB_MAX_OUTPUT_PORT_TYPE
trigger_write_address[2] <= \buffer_manager:last_trigger_address_var[2].DB_MAX_OUTPUT_PORT_TYPE
trigger_write_address[3] <= \buffer_manager:last_trigger_address_var[3].DB_MAX_OUTPUT_PORT_TYPE
trigger_write_address[4] <= \buffer_manager:last_trigger_address_var[4].DB_MAX_OUTPUT_PORT_TYPE
trigger_write_address[5] <= \buffer_manager:last_trigger_address_var[5].DB_MAX_OUTPUT_PORT_TYPE
trigger_write_address[6] <= \buffer_manager:last_trigger_address_var[6].DB_MAX_OUTPUT_PORT_TYPE
trigger_write_address[7] <= \buffer_manager:last_trigger_address_var[7].DB_MAX_OUTPUT_PORT_TYPE
trigger_write_address[8] <= \buffer_manager:last_trigger_address_var[8].DB_MAX_OUTPUT_PORT_TYPE
trigger_write_address[9] <= \buffer_manager:last_trigger_address_var[9].DB_MAX_OUTPUT_PORT_TYPE
is_buffer_wrapped_once <= is_buffer_wrapped_once_sig.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LPM_SHIFTREG:segment_offset_config_deserialize
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[9].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram
wren_a => altsyncram_8124:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_8124:auto_generated.data_a[0]
data_a[1] => altsyncram_8124:auto_generated.data_a[1]
data_a[2] => altsyncram_8124:auto_generated.data_a[2]
data_a[3] => altsyncram_8124:auto_generated.data_a[3]
data_a[4] => altsyncram_8124:auto_generated.data_a[4]
data_a[5] => altsyncram_8124:auto_generated.data_a[5]
data_a[6] => altsyncram_8124:auto_generated.data_a[6]
data_a[7] => altsyncram_8124:auto_generated.data_a[7]
data_a[8] => altsyncram_8124:auto_generated.data_a[8]
data_a[9] => altsyncram_8124:auto_generated.data_a[9]
data_a[10] => altsyncram_8124:auto_generated.data_a[10]
data_a[11] => altsyncram_8124:auto_generated.data_a[11]
data_a[12] => altsyncram_8124:auto_generated.data_a[12]
data_a[13] => altsyncram_8124:auto_generated.data_a[13]
data_a[14] => altsyncram_8124:auto_generated.data_a[14]
data_a[15] => altsyncram_8124:auto_generated.data_a[15]
data_a[16] => altsyncram_8124:auto_generated.data_a[16]
data_a[17] => altsyncram_8124:auto_generated.data_a[17]
data_a[18] => altsyncram_8124:auto_generated.data_a[18]
data_a[19] => altsyncram_8124:auto_generated.data_a[19]
data_a[20] => altsyncram_8124:auto_generated.data_a[20]
data_a[21] => altsyncram_8124:auto_generated.data_a[21]
data_a[22] => altsyncram_8124:auto_generated.data_a[22]
data_a[23] => altsyncram_8124:auto_generated.data_a[23]
data_a[24] => altsyncram_8124:auto_generated.data_a[24]
data_a[25] => altsyncram_8124:auto_generated.data_a[25]
data_a[26] => altsyncram_8124:auto_generated.data_a[26]
data_a[27] => altsyncram_8124:auto_generated.data_a[27]
data_a[28] => altsyncram_8124:auto_generated.data_a[28]
data_a[29] => altsyncram_8124:auto_generated.data_a[29]
data_a[30] => altsyncram_8124:auto_generated.data_a[30]
data_a[31] => altsyncram_8124:auto_generated.data_a[31]
data_a[32] => altsyncram_8124:auto_generated.data_a[32]
data_a[33] => altsyncram_8124:auto_generated.data_a[33]
data_a[34] => altsyncram_8124:auto_generated.data_a[34]
data_a[35] => altsyncram_8124:auto_generated.data_a[35]
data_a[36] => altsyncram_8124:auto_generated.data_a[36]
data_a[37] => altsyncram_8124:auto_generated.data_a[37]
data_a[38] => altsyncram_8124:auto_generated.data_a[38]
data_a[39] => altsyncram_8124:auto_generated.data_a[39]
data_a[40] => altsyncram_8124:auto_generated.data_a[40]
data_a[41] => altsyncram_8124:auto_generated.data_a[41]
data_a[42] => altsyncram_8124:auto_generated.data_a[42]
data_a[43] => altsyncram_8124:auto_generated.data_a[43]
data_a[44] => altsyncram_8124:auto_generated.data_a[44]
data_a[45] => altsyncram_8124:auto_generated.data_a[45]
data_a[46] => altsyncram_8124:auto_generated.data_a[46]
data_a[47] => altsyncram_8124:auto_generated.data_a[47]
data_a[48] => altsyncram_8124:auto_generated.data_a[48]
data_a[49] => altsyncram_8124:auto_generated.data_a[49]
data_a[50] => altsyncram_8124:auto_generated.data_a[50]
data_a[51] => altsyncram_8124:auto_generated.data_a[51]
data_a[52] => altsyncram_8124:auto_generated.data_a[52]
data_a[53] => altsyncram_8124:auto_generated.data_a[53]
data_a[54] => altsyncram_8124:auto_generated.data_a[54]
data_a[55] => altsyncram_8124:auto_generated.data_a[55]
data_a[56] => altsyncram_8124:auto_generated.data_a[56]
data_a[57] => altsyncram_8124:auto_generated.data_a[57]
data_a[58] => altsyncram_8124:auto_generated.data_a[58]
data_a[59] => altsyncram_8124:auto_generated.data_a[59]
data_a[60] => altsyncram_8124:auto_generated.data_a[60]
data_a[61] => altsyncram_8124:auto_generated.data_a[61]
data_a[62] => altsyncram_8124:auto_generated.data_a[62]
data_a[63] => altsyncram_8124:auto_generated.data_a[63]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
data_b[31] => ~NO_FANOUT~
data_b[32] => ~NO_FANOUT~
data_b[33] => ~NO_FANOUT~
data_b[34] => ~NO_FANOUT~
data_b[35] => ~NO_FANOUT~
data_b[36] => ~NO_FANOUT~
data_b[37] => ~NO_FANOUT~
data_b[38] => ~NO_FANOUT~
data_b[39] => ~NO_FANOUT~
data_b[40] => ~NO_FANOUT~
data_b[41] => ~NO_FANOUT~
data_b[42] => ~NO_FANOUT~
data_b[43] => ~NO_FANOUT~
data_b[44] => ~NO_FANOUT~
data_b[45] => ~NO_FANOUT~
data_b[46] => ~NO_FANOUT~
data_b[47] => ~NO_FANOUT~
data_b[48] => ~NO_FANOUT~
data_b[49] => ~NO_FANOUT~
data_b[50] => ~NO_FANOUT~
data_b[51] => ~NO_FANOUT~
data_b[52] => ~NO_FANOUT~
data_b[53] => ~NO_FANOUT~
data_b[54] => ~NO_FANOUT~
data_b[55] => ~NO_FANOUT~
data_b[56] => ~NO_FANOUT~
data_b[57] => ~NO_FANOUT~
data_b[58] => ~NO_FANOUT~
data_b[59] => ~NO_FANOUT~
data_b[60] => ~NO_FANOUT~
data_b[61] => ~NO_FANOUT~
data_b[62] => ~NO_FANOUT~
data_b[63] => ~NO_FANOUT~
address_a[0] => altsyncram_8124:auto_generated.address_a[0]
address_a[1] => altsyncram_8124:auto_generated.address_a[1]
address_a[2] => altsyncram_8124:auto_generated.address_a[2]
address_a[3] => altsyncram_8124:auto_generated.address_a[3]
address_a[4] => altsyncram_8124:auto_generated.address_a[4]
address_a[5] => altsyncram_8124:auto_generated.address_a[5]
address_a[6] => altsyncram_8124:auto_generated.address_a[6]
address_a[7] => altsyncram_8124:auto_generated.address_a[7]
address_a[8] => altsyncram_8124:auto_generated.address_a[8]
address_a[9] => altsyncram_8124:auto_generated.address_a[9]
address_b[0] => altsyncram_8124:auto_generated.address_b[0]
address_b[1] => altsyncram_8124:auto_generated.address_b[1]
address_b[2] => altsyncram_8124:auto_generated.address_b[2]
address_b[3] => altsyncram_8124:auto_generated.address_b[3]
address_b[4] => altsyncram_8124:auto_generated.address_b[4]
address_b[5] => altsyncram_8124:auto_generated.address_b[5]
address_b[6] => altsyncram_8124:auto_generated.address_b[6]
address_b[7] => altsyncram_8124:auto_generated.address_b[7]
address_b[8] => altsyncram_8124:auto_generated.address_b[8]
address_b[9] => altsyncram_8124:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_8124:auto_generated.clock0
clock1 => altsyncram_8124:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => altsyncram_8124:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_a[31] <= <GND>
q_a[32] <= <GND>
q_a[33] <= <GND>
q_a[34] <= <GND>
q_a[35] <= <GND>
q_a[36] <= <GND>
q_a[37] <= <GND>
q_a[38] <= <GND>
q_a[39] <= <GND>
q_a[40] <= <GND>
q_a[41] <= <GND>
q_a[42] <= <GND>
q_a[43] <= <GND>
q_a[44] <= <GND>
q_a[45] <= <GND>
q_a[46] <= <GND>
q_a[47] <= <GND>
q_a[48] <= <GND>
q_a[49] <= <GND>
q_a[50] <= <GND>
q_a[51] <= <GND>
q_a[52] <= <GND>
q_a[53] <= <GND>
q_a[54] <= <GND>
q_a[55] <= <GND>
q_a[56] <= <GND>
q_a[57] <= <GND>
q_a[58] <= <GND>
q_a[59] <= <GND>
q_a[60] <= <GND>
q_a[61] <= <GND>
q_a[62] <= <GND>
q_a[63] <= <GND>
q_b[0] <= altsyncram_8124:auto_generated.q_b[0]
q_b[1] <= altsyncram_8124:auto_generated.q_b[1]
q_b[2] <= altsyncram_8124:auto_generated.q_b[2]
q_b[3] <= altsyncram_8124:auto_generated.q_b[3]
q_b[4] <= altsyncram_8124:auto_generated.q_b[4]
q_b[5] <= altsyncram_8124:auto_generated.q_b[5]
q_b[6] <= altsyncram_8124:auto_generated.q_b[6]
q_b[7] <= altsyncram_8124:auto_generated.q_b[7]
q_b[8] <= altsyncram_8124:auto_generated.q_b[8]
q_b[9] <= altsyncram_8124:auto_generated.q_b[9]
q_b[10] <= altsyncram_8124:auto_generated.q_b[10]
q_b[11] <= altsyncram_8124:auto_generated.q_b[11]
q_b[12] <= altsyncram_8124:auto_generated.q_b[12]
q_b[13] <= altsyncram_8124:auto_generated.q_b[13]
q_b[14] <= altsyncram_8124:auto_generated.q_b[14]
q_b[15] <= altsyncram_8124:auto_generated.q_b[15]
q_b[16] <= altsyncram_8124:auto_generated.q_b[16]
q_b[17] <= altsyncram_8124:auto_generated.q_b[17]
q_b[18] <= altsyncram_8124:auto_generated.q_b[18]
q_b[19] <= altsyncram_8124:auto_generated.q_b[19]
q_b[20] <= altsyncram_8124:auto_generated.q_b[20]
q_b[21] <= altsyncram_8124:auto_generated.q_b[21]
q_b[22] <= altsyncram_8124:auto_generated.q_b[22]
q_b[23] <= altsyncram_8124:auto_generated.q_b[23]
q_b[24] <= altsyncram_8124:auto_generated.q_b[24]
q_b[25] <= altsyncram_8124:auto_generated.q_b[25]
q_b[26] <= altsyncram_8124:auto_generated.q_b[26]
q_b[27] <= altsyncram_8124:auto_generated.q_b[27]
q_b[28] <= altsyncram_8124:auto_generated.q_b[28]
q_b[29] <= altsyncram_8124:auto_generated.q_b[29]
q_b[30] <= altsyncram_8124:auto_generated.q_b[30]
q_b[31] <= altsyncram_8124:auto_generated.q_b[31]
q_b[32] <= altsyncram_8124:auto_generated.q_b[32]
q_b[33] <= altsyncram_8124:auto_generated.q_b[33]
q_b[34] <= altsyncram_8124:auto_generated.q_b[34]
q_b[35] <= altsyncram_8124:auto_generated.q_b[35]
q_b[36] <= altsyncram_8124:auto_generated.q_b[36]
q_b[37] <= altsyncram_8124:auto_generated.q_b[37]
q_b[38] <= altsyncram_8124:auto_generated.q_b[38]
q_b[39] <= altsyncram_8124:auto_generated.q_b[39]
q_b[40] <= altsyncram_8124:auto_generated.q_b[40]
q_b[41] <= altsyncram_8124:auto_generated.q_b[41]
q_b[42] <= altsyncram_8124:auto_generated.q_b[42]
q_b[43] <= altsyncram_8124:auto_generated.q_b[43]
q_b[44] <= altsyncram_8124:auto_generated.q_b[44]
q_b[45] <= altsyncram_8124:auto_generated.q_b[45]
q_b[46] <= altsyncram_8124:auto_generated.q_b[46]
q_b[47] <= altsyncram_8124:auto_generated.q_b[47]
q_b[48] <= altsyncram_8124:auto_generated.q_b[48]
q_b[49] <= altsyncram_8124:auto_generated.q_b[49]
q_b[50] <= altsyncram_8124:auto_generated.q_b[50]
q_b[51] <= altsyncram_8124:auto_generated.q_b[51]
q_b[52] <= altsyncram_8124:auto_generated.q_b[52]
q_b[53] <= altsyncram_8124:auto_generated.q_b[53]
q_b[54] <= altsyncram_8124:auto_generated.q_b[54]
q_b[55] <= altsyncram_8124:auto_generated.q_b[55]
q_b[56] <= altsyncram_8124:auto_generated.q_b[56]
q_b[57] <= altsyncram_8124:auto_generated.q_b[57]
q_b[58] <= altsyncram_8124:auto_generated.q_b[58]
q_b[59] <= altsyncram_8124:auto_generated.q_b[59]
q_b[60] <= altsyncram_8124:auto_generated.q_b[60]
q_b[61] <= altsyncram_8124:auto_generated.q_b[61]
q_b[62] <= altsyncram_8124:auto_generated.q_b[62]
q_b[63] <= altsyncram_8124:auto_generated.q_b[63]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_8124:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[3] => ram_block1a54.PORTBADDR3
address_b[3] => ram_block1a55.PORTBADDR3
address_b[3] => ram_block1a56.PORTBADDR3
address_b[3] => ram_block1a57.PORTBADDR3
address_b[3] => ram_block1a58.PORTBADDR3
address_b[3] => ram_block1a59.PORTBADDR3
address_b[3] => ram_block1a60.PORTBADDR3
address_b[3] => ram_block1a61.PORTBADDR3
address_b[3] => ram_block1a62.PORTBADDR3
address_b[3] => ram_block1a63.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[4] => ram_block1a48.PORTBADDR4
address_b[4] => ram_block1a49.PORTBADDR4
address_b[4] => ram_block1a50.PORTBADDR4
address_b[4] => ram_block1a51.PORTBADDR4
address_b[4] => ram_block1a52.PORTBADDR4
address_b[4] => ram_block1a53.PORTBADDR4
address_b[4] => ram_block1a54.PORTBADDR4
address_b[4] => ram_block1a55.PORTBADDR4
address_b[4] => ram_block1a56.PORTBADDR4
address_b[4] => ram_block1a57.PORTBADDR4
address_b[4] => ram_block1a58.PORTBADDR4
address_b[4] => ram_block1a59.PORTBADDR4
address_b[4] => ram_block1a60.PORTBADDR4
address_b[4] => ram_block1a61.PORTBADDR4
address_b[4] => ram_block1a62.PORTBADDR4
address_b[4] => ram_block1a63.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[5] => ram_block1a40.PORTBADDR5
address_b[5] => ram_block1a41.PORTBADDR5
address_b[5] => ram_block1a42.PORTBADDR5
address_b[5] => ram_block1a43.PORTBADDR5
address_b[5] => ram_block1a44.PORTBADDR5
address_b[5] => ram_block1a45.PORTBADDR5
address_b[5] => ram_block1a46.PORTBADDR5
address_b[5] => ram_block1a47.PORTBADDR5
address_b[5] => ram_block1a48.PORTBADDR5
address_b[5] => ram_block1a49.PORTBADDR5
address_b[5] => ram_block1a50.PORTBADDR5
address_b[5] => ram_block1a51.PORTBADDR5
address_b[5] => ram_block1a52.PORTBADDR5
address_b[5] => ram_block1a53.PORTBADDR5
address_b[5] => ram_block1a54.PORTBADDR5
address_b[5] => ram_block1a55.PORTBADDR5
address_b[5] => ram_block1a56.PORTBADDR5
address_b[5] => ram_block1a57.PORTBADDR5
address_b[5] => ram_block1a58.PORTBADDR5
address_b[5] => ram_block1a59.PORTBADDR5
address_b[5] => ram_block1a60.PORTBADDR5
address_b[5] => ram_block1a61.PORTBADDR5
address_b[5] => ram_block1a62.PORTBADDR5
address_b[5] => ram_block1a63.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[6] => ram_block1a40.PORTBADDR6
address_b[6] => ram_block1a41.PORTBADDR6
address_b[6] => ram_block1a42.PORTBADDR6
address_b[6] => ram_block1a43.PORTBADDR6
address_b[6] => ram_block1a44.PORTBADDR6
address_b[6] => ram_block1a45.PORTBADDR6
address_b[6] => ram_block1a46.PORTBADDR6
address_b[6] => ram_block1a47.PORTBADDR6
address_b[6] => ram_block1a48.PORTBADDR6
address_b[6] => ram_block1a49.PORTBADDR6
address_b[6] => ram_block1a50.PORTBADDR6
address_b[6] => ram_block1a51.PORTBADDR6
address_b[6] => ram_block1a52.PORTBADDR6
address_b[6] => ram_block1a53.PORTBADDR6
address_b[6] => ram_block1a54.PORTBADDR6
address_b[6] => ram_block1a55.PORTBADDR6
address_b[6] => ram_block1a56.PORTBADDR6
address_b[6] => ram_block1a57.PORTBADDR6
address_b[6] => ram_block1a58.PORTBADDR6
address_b[6] => ram_block1a59.PORTBADDR6
address_b[6] => ram_block1a60.PORTBADDR6
address_b[6] => ram_block1a61.PORTBADDR6
address_b[6] => ram_block1a62.PORTBADDR6
address_b[6] => ram_block1a63.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
address_b[7] => ram_block1a40.PORTBADDR7
address_b[7] => ram_block1a41.PORTBADDR7
address_b[7] => ram_block1a42.PORTBADDR7
address_b[7] => ram_block1a43.PORTBADDR7
address_b[7] => ram_block1a44.PORTBADDR7
address_b[7] => ram_block1a45.PORTBADDR7
address_b[7] => ram_block1a46.PORTBADDR7
address_b[7] => ram_block1a47.PORTBADDR7
address_b[7] => ram_block1a48.PORTBADDR7
address_b[7] => ram_block1a49.PORTBADDR7
address_b[7] => ram_block1a50.PORTBADDR7
address_b[7] => ram_block1a51.PORTBADDR7
address_b[7] => ram_block1a52.PORTBADDR7
address_b[7] => ram_block1a53.PORTBADDR7
address_b[7] => ram_block1a54.PORTBADDR7
address_b[7] => ram_block1a55.PORTBADDR7
address_b[7] => ram_block1a56.PORTBADDR7
address_b[7] => ram_block1a57.PORTBADDR7
address_b[7] => ram_block1a58.PORTBADDR7
address_b[7] => ram_block1a59.PORTBADDR7
address_b[7] => ram_block1a60.PORTBADDR7
address_b[7] => ram_block1a61.PORTBADDR7
address_b[7] => ram_block1a62.PORTBADDR7
address_b[7] => ram_block1a63.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[8] => ram_block1a36.PORTBADDR8
address_b[8] => ram_block1a37.PORTBADDR8
address_b[8] => ram_block1a38.PORTBADDR8
address_b[8] => ram_block1a39.PORTBADDR8
address_b[8] => ram_block1a40.PORTBADDR8
address_b[8] => ram_block1a41.PORTBADDR8
address_b[8] => ram_block1a42.PORTBADDR8
address_b[8] => ram_block1a43.PORTBADDR8
address_b[8] => ram_block1a44.PORTBADDR8
address_b[8] => ram_block1a45.PORTBADDR8
address_b[8] => ram_block1a46.PORTBADDR8
address_b[8] => ram_block1a47.PORTBADDR8
address_b[8] => ram_block1a48.PORTBADDR8
address_b[8] => ram_block1a49.PORTBADDR8
address_b[8] => ram_block1a50.PORTBADDR8
address_b[8] => ram_block1a51.PORTBADDR8
address_b[8] => ram_block1a52.PORTBADDR8
address_b[8] => ram_block1a53.PORTBADDR8
address_b[8] => ram_block1a54.PORTBADDR8
address_b[8] => ram_block1a55.PORTBADDR8
address_b[8] => ram_block1a56.PORTBADDR8
address_b[8] => ram_block1a57.PORTBADDR8
address_b[8] => ram_block1a58.PORTBADDR8
address_b[8] => ram_block1a59.PORTBADDR8
address_b[8] => ram_block1a60.PORTBADDR8
address_b[8] => ram_block1a61.PORTBADDR8
address_b[8] => ram_block1a62.PORTBADDR8
address_b[8] => ram_block1a63.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
address_b[9] => ram_block1a36.PORTBADDR9
address_b[9] => ram_block1a37.PORTBADDR9
address_b[9] => ram_block1a38.PORTBADDR9
address_b[9] => ram_block1a39.PORTBADDR9
address_b[9] => ram_block1a40.PORTBADDR9
address_b[9] => ram_block1a41.PORTBADDR9
address_b[9] => ram_block1a42.PORTBADDR9
address_b[9] => ram_block1a43.PORTBADDR9
address_b[9] => ram_block1a44.PORTBADDR9
address_b[9] => ram_block1a45.PORTBADDR9
address_b[9] => ram_block1a46.PORTBADDR9
address_b[9] => ram_block1a47.PORTBADDR9
address_b[9] => ram_block1a48.PORTBADDR9
address_b[9] => ram_block1a49.PORTBADDR9
address_b[9] => ram_block1a50.PORTBADDR9
address_b[9] => ram_block1a51.PORTBADDR9
address_b[9] => ram_block1a52.PORTBADDR9
address_b[9] => ram_block1a53.PORTBADDR9
address_b[9] => ram_block1a54.PORTBADDR9
address_b[9] => ram_block1a55.PORTBADDR9
address_b[9] => ram_block1a56.PORTBADDR9
address_b[9] => ram_block1a57.PORTBADDR9
address_b[9] => ram_block1a58.PORTBADDR9
address_b[9] => ram_block1a59.PORTBADDR9
address_b[9] => ram_block1a60.PORTBADDR9
address_b[9] => ram_block1a61.PORTBADDR9
address_b[9] => ram_block1a62.PORTBADDR9
address_b[9] => ram_block1a63.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clock1 => ram_block1a44.CLK1
clock1 => ram_block1a45.CLK1
clock1 => ram_block1a46.CLK1
clock1 => ram_block1a47.CLK1
clock1 => ram_block1a48.CLK1
clock1 => ram_block1a49.CLK1
clock1 => ram_block1a50.CLK1
clock1 => ram_block1a51.CLK1
clock1 => ram_block1a52.CLK1
clock1 => ram_block1a53.CLK1
clock1 => ram_block1a54.CLK1
clock1 => ram_block1a55.CLK1
clock1 => ram_block1a56.CLK1
clock1 => ram_block1a57.CLK1
clock1 => ram_block1a58.CLK1
clock1 => ram_block1a59.CLK1
clock1 => ram_block1a60.CLK1
clock1 => ram_block1a61.CLK1
clock1 => ram_block1a62.CLK1
clock1 => ram_block1a63.CLK1
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
clocken1 => ram_block1a37.ENA1
clocken1 => ram_block1a38.ENA1
clocken1 => ram_block1a39.ENA1
clocken1 => ram_block1a40.ENA1
clocken1 => ram_block1a41.ENA1
clocken1 => ram_block1a42.ENA1
clocken1 => ram_block1a43.ENA1
clocken1 => ram_block1a44.ENA1
clocken1 => ram_block1a45.ENA1
clocken1 => ram_block1a46.ENA1
clocken1 => ram_block1a47.ENA1
clocken1 => ram_block1a48.ENA1
clocken1 => ram_block1a49.ENA1
clocken1 => ram_block1a50.ENA1
clocken1 => ram_block1a51.ENA1
clocken1 => ram_block1a52.ENA1
clocken1 => ram_block1a53.ENA1
clocken1 => ram_block1a54.ENA1
clocken1 => ram_block1a55.ENA1
clocken1 => ram_block1a56.ENA1
clocken1 => ram_block1a57.ENA1
clocken1 => ram_block1a58.ENA1
clocken1 => ram_block1a59.ENA1
clocken1 => ram_block1a60.ENA1
clocken1 => ram_block1a61.ENA1
clocken1 => ram_block1a62.ENA1
clocken1 => ram_block1a63.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[32] => ram_block1a32.PORTADATAIN
data_a[33] => ram_block1a33.PORTADATAIN
data_a[34] => ram_block1a34.PORTADATAIN
data_a[35] => ram_block1a35.PORTADATAIN
data_a[36] => ram_block1a36.PORTADATAIN
data_a[37] => ram_block1a37.PORTADATAIN
data_a[38] => ram_block1a38.PORTADATAIN
data_a[39] => ram_block1a39.PORTADATAIN
data_a[40] => ram_block1a40.PORTADATAIN
data_a[41] => ram_block1a41.PORTADATAIN
data_a[42] => ram_block1a42.PORTADATAIN
data_a[43] => ram_block1a43.PORTADATAIN
data_a[44] => ram_block1a44.PORTADATAIN
data_a[45] => ram_block1a45.PORTADATAIN
data_a[46] => ram_block1a46.PORTADATAIN
data_a[47] => ram_block1a47.PORTADATAIN
data_a[48] => ram_block1a48.PORTADATAIN
data_a[49] => ram_block1a49.PORTADATAIN
data_a[50] => ram_block1a50.PORTADATAIN
data_a[51] => ram_block1a51.PORTADATAIN
data_a[52] => ram_block1a52.PORTADATAIN
data_a[53] => ram_block1a53.PORTADATAIN
data_a[54] => ram_block1a54.PORTADATAIN
data_a[55] => ram_block1a55.PORTADATAIN
data_a[56] => ram_block1a56.PORTADATAIN
data_a[57] => ram_block1a57.PORTADATAIN
data_a[58] => ram_block1a58.PORTADATAIN
data_a[59] => ram_block1a59.PORTADATAIN
data_a[60] => ram_block1a60.PORTADATAIN
data_a[61] => ram_block1a61.PORTADATAIN
data_a[62] => ram_block1a62.PORTADATAIN
data_a[63] => ram_block1a63.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a32.PORTBDATAOUT
q_b[33] <= ram_block1a33.PORTBDATAOUT
q_b[34] <= ram_block1a34.PORTBDATAOUT
q_b[35] <= ram_block1a35.PORTBDATAOUT
q_b[36] <= ram_block1a36.PORTBDATAOUT
q_b[37] <= ram_block1a37.PORTBDATAOUT
q_b[38] <= ram_block1a38.PORTBDATAOUT
q_b[39] <= ram_block1a39.PORTBDATAOUT
q_b[40] <= ram_block1a40.PORTBDATAOUT
q_b[41] <= ram_block1a41.PORTBDATAOUT
q_b[42] <= ram_block1a42.PORTBDATAOUT
q_b[43] <= ram_block1a43.PORTBDATAOUT
q_b[44] <= ram_block1a44.PORTBDATAOUT
q_b[45] <= ram_block1a45.PORTBDATAOUT
q_b[46] <= ram_block1a46.PORTBDATAOUT
q_b[47] <= ram_block1a47.PORTBDATAOUT
q_b[48] <= ram_block1a48.PORTBDATAOUT
q_b[49] <= ram_block1a49.PORTBDATAOUT
q_b[50] <= ram_block1a50.PORTBDATAOUT
q_b[51] <= ram_block1a51.PORTBDATAOUT
q_b[52] <= ram_block1a52.PORTBDATAOUT
q_b[53] <= ram_block1a53.PORTBDATAOUT
q_b[54] <= ram_block1a54.PORTBDATAOUT
q_b[55] <= ram_block1a55.PORTBDATAOUT
q_b[56] <= ram_block1a56.PORTBDATAOUT
q_b[57] <= ram_block1a57.PORTBDATAOUT
q_b[58] <= ram_block1a58.PORTBDATAOUT
q_b[59] <= ram_block1a59.PORTBDATAOUT
q_b[60] <= ram_block1a60.PORTBDATAOUT
q_b[61] <= ram_block1a61.PORTBDATAOUT
q_b[62] <= ram_block1a62.PORTBDATAOUT
q_b[63] <= ram_block1a63.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a0.ENA0
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a1.ENA0
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a2.ENA0
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a3.ENA0
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a4.ENA0
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a5.ENA0
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a6.ENA0
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a7.ENA0
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a8.ENA0
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a9.ENA0
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a10.ENA0
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a11.ENA0
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a12.ENA0
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a13.ENA0
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a14.ENA0
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a15.ENA0
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a16.ENA0
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a17.ENA0
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a18.ENA0
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a19.ENA0
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a20.ENA0
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a21.ENA0
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a22.ENA0
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a23.ENA0
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a24.ENA0
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a25.ENA0
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a26.ENA0
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a27.ENA0
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a28.ENA0
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a29.ENA0
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a30.ENA0
wren_a => ram_block1a31.PORTAWE
wren_a => ram_block1a31.ENA0
wren_a => ram_block1a32.PORTAWE
wren_a => ram_block1a32.ENA0
wren_a => ram_block1a33.PORTAWE
wren_a => ram_block1a33.ENA0
wren_a => ram_block1a34.PORTAWE
wren_a => ram_block1a34.ENA0
wren_a => ram_block1a35.PORTAWE
wren_a => ram_block1a35.ENA0
wren_a => ram_block1a36.PORTAWE
wren_a => ram_block1a36.ENA0
wren_a => ram_block1a37.PORTAWE
wren_a => ram_block1a37.ENA0
wren_a => ram_block1a38.PORTAWE
wren_a => ram_block1a38.ENA0
wren_a => ram_block1a39.PORTAWE
wren_a => ram_block1a39.ENA0
wren_a => ram_block1a40.PORTAWE
wren_a => ram_block1a40.ENA0
wren_a => ram_block1a41.PORTAWE
wren_a => ram_block1a41.ENA0
wren_a => ram_block1a42.PORTAWE
wren_a => ram_block1a42.ENA0
wren_a => ram_block1a43.PORTAWE
wren_a => ram_block1a43.ENA0
wren_a => ram_block1a44.PORTAWE
wren_a => ram_block1a44.ENA0
wren_a => ram_block1a45.PORTAWE
wren_a => ram_block1a45.ENA0
wren_a => ram_block1a46.PORTAWE
wren_a => ram_block1a46.ENA0
wren_a => ram_block1a47.PORTAWE
wren_a => ram_block1a47.ENA0
wren_a => ram_block1a48.PORTAWE
wren_a => ram_block1a48.ENA0
wren_a => ram_block1a49.PORTAWE
wren_a => ram_block1a49.ENA0
wren_a => ram_block1a50.PORTAWE
wren_a => ram_block1a50.ENA0
wren_a => ram_block1a51.PORTAWE
wren_a => ram_block1a51.ENA0
wren_a => ram_block1a52.PORTAWE
wren_a => ram_block1a52.ENA0
wren_a => ram_block1a53.PORTAWE
wren_a => ram_block1a53.ENA0
wren_a => ram_block1a54.PORTAWE
wren_a => ram_block1a54.ENA0
wren_a => ram_block1a55.PORTAWE
wren_a => ram_block1a55.ENA0
wren_a => ram_block1a56.PORTAWE
wren_a => ram_block1a56.ENA0
wren_a => ram_block1a57.PORTAWE
wren_a => ram_block1a57.ENA0
wren_a => ram_block1a58.PORTAWE
wren_a => ram_block1a58.ENA0
wren_a => ram_block1a59.PORTAWE
wren_a => ram_block1a59.ENA0
wren_a => ram_block1a60.PORTAWE
wren_a => ram_block1a60.ENA0
wren_a => ram_block1a61.PORTAWE
wren_a => ram_block1a61.ENA0
wren_a => ram_block1a62.PORTAWE
wren_a => ram_block1a62.ENA0
wren_a => ram_block1a63.PORTAWE
wren_a => ram_block1a63.ENA0


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem
wren => _.IN0
data[0] => cells[1][0].DATAIN
data[0] => cells[0][0].DATAIN
data[1] => cells[1][1].DATAIN
data[1] => cells[0][1].DATAIN
data[2] => cells[1][2].DATAIN
data[2] => cells[0][2].DATAIN
data[3] => cells[1][3].DATAIN
data[3] => cells[0][3].DATAIN
data[4] => cells[1][4].DATAIN
data[4] => cells[0][4].DATAIN
data[5] => cells[1][5].DATAIN
data[5] => cells[0][5].DATAIN
data[6] => cells[1][6].DATAIN
data[6] => cells[0][6].DATAIN
data[7] => cells[1][7].DATAIN
data[7] => cells[0][7].DATAIN
data[8] => cells[1][8].DATAIN
data[8] => cells[0][8].DATAIN
data[9] => cells[1][9].DATAIN
data[9] => cells[0][9].DATAIN
data[10] => cells[1][10].DATAIN
data[10] => cells[0][10].DATAIN
data[11] => cells[1][11].DATAIN
data[11] => cells[0][11].DATAIN
data[12] => cells[1][12].DATAIN
data[12] => cells[0][12].DATAIN
data[13] => cells[1][13].DATAIN
data[13] => cells[0][13].DATAIN
data[14] => cells[1][14].DATAIN
data[14] => cells[0][14].DATAIN
data[15] => cells[1][15].DATAIN
data[15] => cells[0][15].DATAIN
data[16] => cells[1][16].DATAIN
data[16] => cells[0][16].DATAIN
data[17] => cells[1][17].DATAIN
data[17] => cells[0][17].DATAIN
data[18] => cells[1][18].DATAIN
data[18] => cells[0][18].DATAIN
data[19] => cells[1][19].DATAIN
data[19] => cells[0][19].DATAIN
data[20] => cells[1][20].DATAIN
data[20] => cells[0][20].DATAIN
wraddress[0] => lpm_decode:wdecoder.data[0]
inclock => cells[1][20].CLK
inclock => cells[1][19].CLK
inclock => cells[1][18].CLK
inclock => cells[1][17].CLK
inclock => cells[1][16].CLK
inclock => cells[1][15].CLK
inclock => cells[1][14].CLK
inclock => cells[1][13].CLK
inclock => cells[1][12].CLK
inclock => cells[1][11].CLK
inclock => cells[1][10].CLK
inclock => cells[1][9].CLK
inclock => cells[1][8].CLK
inclock => cells[1][7].CLK
inclock => cells[1][6].CLK
inclock => cells[1][5].CLK
inclock => cells[1][4].CLK
inclock => cells[1][3].CLK
inclock => cells[1][2].CLK
inclock => cells[1][1].CLK
inclock => cells[1][0].CLK
inclock => cells[0][20].CLK
inclock => cells[0][19].CLK
inclock => cells[0][18].CLK
inclock => cells[0][17].CLK
inclock => cells[0][16].CLK
inclock => cells[0][15].CLK
inclock => cells[0][14].CLK
inclock => cells[0][13].CLK
inclock => cells[0][12].CLK
inclock => cells[0][11].CLK
inclock => cells[0][10].CLK
inclock => cells[0][9].CLK
inclock => cells[0][8].CLK
inclock => cells[0][7].CLK
inclock => cells[0][6].CLK
inclock => cells[0][5].CLK
inclock => cells[0][4].CLK
inclock => cells[0][3].CLK
inclock => cells[0][2].CLK
inclock => cells[0][1].CLK
inclock => cells[0][0].CLK
inclocken => _.IN1
rden => ~NO_FANOUT~
rdaddress[0] => xraddr[0].DATAIN
outclock => xq[20].CLK
outclock => xq[19].CLK
outclock => xq[18].CLK
outclock => xq[17].CLK
outclock => xq[16].CLK
outclock => xq[15].CLK
outclock => xq[14].CLK
outclock => xq[13].CLK
outclock => xq[12].CLK
outclock => xq[11].CLK
outclock => xq[10].CLK
outclock => xq[9].CLK
outclock => xq[8].CLK
outclock => xq[7].CLK
outclock => xq[6].CLK
outclock => xq[5].CLK
outclock => xq[4].CLK
outclock => xq[3].CLK
outclock => xq[2].CLK
outclock => xq[1].CLK
outclock => xq[0].CLK
outclock => xraddr[0].CLK
outclocken => xq[20].ENA
outclocken => xq[19].ENA
outclocken => xq[18].ENA
outclocken => xq[17].ENA
outclocken => xq[16].ENA
outclocken => xq[15].ENA
outclocken => xq[14].ENA
outclocken => xq[13].ENA
outclocken => xq[12].ENA
outclocken => xq[11].ENA
outclocken => xq[10].ENA
outclocken => xq[9].ENA
outclocken => xq[8].ENA
outclocken => xq[7].ENA
outclocken => xq[6].ENA
outclocken => xq[5].ENA
outclocken => xq[4].ENA
outclocken => xq[3].ENA
outclocken => xq[2].ENA
outclocken => xq[1].ENA
outclocken => xq[0].ENA
outclocken => xraddr[0].ENA
aclr => ~NO_FANOUT~
byteena[0] => ~NO_FANOUT~
wraddressstall => ~NO_FANOUT~
rdaddressstall => ~NO_FANOUT~
q[0] <= xq[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= xq[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= xq[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= xq[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= xq[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= xq[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= xq[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= xq[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= xq[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= xq[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= xq[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= xq[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= xq[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= xq[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= xq[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= xq[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= xq[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= xq[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= xq[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= xq[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= xq[20].DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux
data[0][0] => mux_psc:auto_generated.data[0]
data[0][1] => mux_psc:auto_generated.data[1]
data[0][2] => mux_psc:auto_generated.data[2]
data[0][3] => mux_psc:auto_generated.data[3]
data[0][4] => mux_psc:auto_generated.data[4]
data[0][5] => mux_psc:auto_generated.data[5]
data[0][6] => mux_psc:auto_generated.data[6]
data[0][7] => mux_psc:auto_generated.data[7]
data[0][8] => mux_psc:auto_generated.data[8]
data[0][9] => mux_psc:auto_generated.data[9]
data[0][10] => mux_psc:auto_generated.data[10]
data[0][11] => mux_psc:auto_generated.data[11]
data[0][12] => mux_psc:auto_generated.data[12]
data[0][13] => mux_psc:auto_generated.data[13]
data[0][14] => mux_psc:auto_generated.data[14]
data[0][15] => mux_psc:auto_generated.data[15]
data[0][16] => mux_psc:auto_generated.data[16]
data[0][17] => mux_psc:auto_generated.data[17]
data[0][18] => mux_psc:auto_generated.data[18]
data[0][19] => mux_psc:auto_generated.data[19]
data[0][20] => mux_psc:auto_generated.data[20]
data[1][0] => mux_psc:auto_generated.data[21]
data[1][1] => mux_psc:auto_generated.data[22]
data[1][2] => mux_psc:auto_generated.data[23]
data[1][3] => mux_psc:auto_generated.data[24]
data[1][4] => mux_psc:auto_generated.data[25]
data[1][5] => mux_psc:auto_generated.data[26]
data[1][6] => mux_psc:auto_generated.data[27]
data[1][7] => mux_psc:auto_generated.data[28]
data[1][8] => mux_psc:auto_generated.data[29]
data[1][9] => mux_psc:auto_generated.data[30]
data[1][10] => mux_psc:auto_generated.data[31]
data[1][11] => mux_psc:auto_generated.data[32]
data[1][12] => mux_psc:auto_generated.data[33]
data[1][13] => mux_psc:auto_generated.data[34]
data[1][14] => mux_psc:auto_generated.data[35]
data[1][15] => mux_psc:auto_generated.data[36]
data[1][16] => mux_psc:auto_generated.data[37]
data[1][17] => mux_psc:auto_generated.data[38]
data[1][18] => mux_psc:auto_generated.data[39]
data[1][19] => mux_psc:auto_generated.data[40]
data[1][20] => mux_psc:auto_generated.data[41]
sel[0] => mux_psc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_psc:auto_generated.result[0]
result[1] <= mux_psc:auto_generated.result[1]
result[2] <= mux_psc:auto_generated.result[2]
result[3] <= mux_psc:auto_generated.result[3]
result[4] <= mux_psc:auto_generated.result[4]
result[5] <= mux_psc:auto_generated.result[5]
result[6] <= mux_psc:auto_generated.result[6]
result[7] <= mux_psc:auto_generated.result[7]
result[8] <= mux_psc:auto_generated.result[8]
result[9] <= mux_psc:auto_generated.result[9]
result[10] <= mux_psc:auto_generated.result[10]
result[11] <= mux_psc:auto_generated.result[11]
result[12] <= mux_psc:auto_generated.result[12]
result[13] <= mux_psc:auto_generated.result[13]
result[14] <= mux_psc:auto_generated.result[14]
result[15] <= mux_psc:auto_generated.result[15]
result[16] <= mux_psc:auto_generated.result[16]
result[17] <= mux_psc:auto_generated.result[17]
result[18] <= mux_psc:auto_generated.result[18]
result[19] <= mux_psc:auto_generated.result[19]
result[20] <= mux_psc:auto_generated.result[20]


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_psc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[0].IN1
data[22] => result_node[1].IN1
data[23] => result_node[2].IN1
data[24] => result_node[3].IN1
data[25] => result_node[4].IN1
data[26] => result_node[5].IN1
data[27] => result_node[6].IN1
data[28] => result_node[7].IN1
data[29] => result_node[8].IN1
data[30] => result_node[9].IN1
data[31] => result_node[10].IN1
data[32] => result_node[11].IN1
data[33] => result_node[12].IN1
data[34] => result_node[13].IN1
data[35] => result_node[14].IN1
data[36] => result_node[15].IN1
data[37] => result_node[16].IN1
data[38] => result_node[17].IN1
data[39] => result_node[18].IN1
data[40] => result_node[19].IN1
data[41] => result_node[20].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder
data[0] => decode_dvf:auto_generated.data[0]
enable => decode_dvf:auto_generated.enable
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_dvf:auto_generated.eq[0]
eq[1] <= decode_dvf:auto_generated.eq[1]


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst
tck => LPM_COUNTER:adv_point_3_and_more:advance_pointer_counter.CLOCK
tck => LPM_COUNTER:read_pointer_counter.CLOCK
tck => LPM_SHIFTREG:ram_data_shift_out.CLOCK
tck => LPM_SHIFTREG:info_data_shift_out.CLOCK
tck => LPM_COUNTER:status_advance_pointer_counter.CLOCK
tck => LPM_COUNTER:status_read_pointer_counter.CLOCK
tck => LPM_SHIFTREG:status_data_shift_out.CLOCK
sdr => offload_shift_ena.IN0
sdr => offload_start.IN0
sdr => status_offload_shift_ena.IN0
sdr => status_offload_start.IN0
sdr => LPM_SHIFTREG:info_data_shift_out.LOAD
cdr => offload_start.IN1
cdr => status_offload_start.IN1
reset_all => acq_buf_read_reset.IN0
reset_all => status_buf_read_reset.IN0
reset_all => LPM_SHIFTREG:ram_data_shift_out.ACLR
reset_all => LPM_SHIFTREG:info_data_shift_out.ACLR
reset_all => LPM_SHIFTREG:status_data_shift_out.ACLR
offload_instr_on => offload_shift_ena.IN1
offload_instr_on => offload_start.IN1
offload_ex_instr_on => status_offload_shift_ena.IN1
offload_ex_instr_on => status_offload_start.IN1
offload_ex_instr_on => offload_data_shift_out.OUTPUTSELECT
run_instr_on => acq_buf_read_reset.IN1
run_instr_on => status_buf_read_reset.IN1
pwr_up_run_instr_on => ~NO_FANOUT~
buffer_read_data_out[0] => LPM_SHIFTREG:ram_data_shift_out.DATA[0]
buffer_read_data_out[1] => LPM_SHIFTREG:ram_data_shift_out.DATA[1]
buffer_read_data_out[2] => LPM_SHIFTREG:ram_data_shift_out.DATA[2]
buffer_read_data_out[3] => LPM_SHIFTREG:ram_data_shift_out.DATA[3]
buffer_read_data_out[4] => LPM_SHIFTREG:ram_data_shift_out.DATA[4]
buffer_read_data_out[5] => LPM_SHIFTREG:ram_data_shift_out.DATA[5]
buffer_read_data_out[6] => LPM_SHIFTREG:ram_data_shift_out.DATA[6]
buffer_read_data_out[7] => LPM_SHIFTREG:ram_data_shift_out.DATA[7]
buffer_read_data_out[8] => LPM_SHIFTREG:ram_data_shift_out.DATA[8]
buffer_read_data_out[9] => LPM_SHIFTREG:ram_data_shift_out.DATA[9]
buffer_read_data_out[10] => LPM_SHIFTREG:ram_data_shift_out.DATA[10]
buffer_read_data_out[11] => LPM_SHIFTREG:ram_data_shift_out.DATA[11]
buffer_read_data_out[12] => LPM_SHIFTREG:ram_data_shift_out.DATA[12]
buffer_read_data_out[13] => LPM_SHIFTREG:ram_data_shift_out.DATA[13]
buffer_read_data_out[14] => LPM_SHIFTREG:ram_data_shift_out.DATA[14]
buffer_read_data_out[15] => LPM_SHIFTREG:ram_data_shift_out.DATA[15]
buffer_read_data_out[16] => LPM_SHIFTREG:ram_data_shift_out.DATA[16]
buffer_read_data_out[17] => LPM_SHIFTREG:ram_data_shift_out.DATA[17]
buffer_read_data_out[18] => LPM_SHIFTREG:ram_data_shift_out.DATA[18]
buffer_read_data_out[19] => LPM_SHIFTREG:ram_data_shift_out.DATA[19]
buffer_read_data_out[20] => LPM_SHIFTREG:ram_data_shift_out.DATA[20]
buffer_read_data_out[21] => LPM_SHIFTREG:ram_data_shift_out.DATA[21]
buffer_read_data_out[22] => LPM_SHIFTREG:ram_data_shift_out.DATA[22]
buffer_read_data_out[23] => LPM_SHIFTREG:ram_data_shift_out.DATA[23]
buffer_read_data_out[24] => LPM_SHIFTREG:ram_data_shift_out.DATA[24]
buffer_read_data_out[25] => LPM_SHIFTREG:ram_data_shift_out.DATA[25]
buffer_read_data_out[26] => LPM_SHIFTREG:ram_data_shift_out.DATA[26]
buffer_read_data_out[27] => LPM_SHIFTREG:ram_data_shift_out.DATA[27]
buffer_read_data_out[28] => LPM_SHIFTREG:ram_data_shift_out.DATA[28]
buffer_read_data_out[29] => LPM_SHIFTREG:ram_data_shift_out.DATA[29]
buffer_read_data_out[30] => LPM_SHIFTREG:ram_data_shift_out.DATA[30]
buffer_read_data_out[31] => LPM_SHIFTREG:ram_data_shift_out.DATA[31]
buffer_read_data_out[32] => LPM_SHIFTREG:ram_data_shift_out.DATA[32]
buffer_read_data_out[33] => LPM_SHIFTREG:ram_data_shift_out.DATA[33]
buffer_read_data_out[34] => LPM_SHIFTREG:ram_data_shift_out.DATA[34]
buffer_read_data_out[35] => LPM_SHIFTREG:ram_data_shift_out.DATA[35]
buffer_read_data_out[36] => LPM_SHIFTREG:ram_data_shift_out.DATA[36]
buffer_read_data_out[37] => LPM_SHIFTREG:ram_data_shift_out.DATA[37]
buffer_read_data_out[38] => LPM_SHIFTREG:ram_data_shift_out.DATA[38]
buffer_read_data_out[39] => LPM_SHIFTREG:ram_data_shift_out.DATA[39]
buffer_read_data_out[40] => LPM_SHIFTREG:ram_data_shift_out.DATA[40]
buffer_read_data_out[41] => LPM_SHIFTREG:ram_data_shift_out.DATA[41]
buffer_read_data_out[42] => LPM_SHIFTREG:ram_data_shift_out.DATA[42]
buffer_read_data_out[43] => LPM_SHIFTREG:ram_data_shift_out.DATA[43]
buffer_read_data_out[44] => LPM_SHIFTREG:ram_data_shift_out.DATA[44]
buffer_read_data_out[45] => LPM_SHIFTREG:ram_data_shift_out.DATA[45]
buffer_read_data_out[46] => LPM_SHIFTREG:ram_data_shift_out.DATA[46]
buffer_read_data_out[47] => LPM_SHIFTREG:ram_data_shift_out.DATA[47]
buffer_read_data_out[48] => LPM_SHIFTREG:ram_data_shift_out.DATA[48]
buffer_read_data_out[49] => LPM_SHIFTREG:ram_data_shift_out.DATA[49]
buffer_read_data_out[50] => LPM_SHIFTREG:ram_data_shift_out.DATA[50]
buffer_read_data_out[51] => LPM_SHIFTREG:ram_data_shift_out.DATA[51]
buffer_read_data_out[52] => LPM_SHIFTREG:ram_data_shift_out.DATA[52]
buffer_read_data_out[53] => LPM_SHIFTREG:ram_data_shift_out.DATA[53]
buffer_read_data_out[54] => LPM_SHIFTREG:ram_data_shift_out.DATA[54]
buffer_read_data_out[55] => LPM_SHIFTREG:ram_data_shift_out.DATA[55]
buffer_read_data_out[56] => LPM_SHIFTREG:ram_data_shift_out.DATA[56]
buffer_read_data_out[57] => LPM_SHIFTREG:ram_data_shift_out.DATA[57]
buffer_read_data_out[58] => LPM_SHIFTREG:ram_data_shift_out.DATA[58]
buffer_read_data_out[59] => LPM_SHIFTREG:ram_data_shift_out.DATA[59]
buffer_read_data_out[60] => LPM_SHIFTREG:ram_data_shift_out.DATA[60]
buffer_read_data_out[61] => LPM_SHIFTREG:ram_data_shift_out.DATA[61]
buffer_read_data_out[62] => LPM_SHIFTREG:ram_data_shift_out.DATA[62]
buffer_read_data_out[63] => LPM_SHIFTREG:ram_data_shift_out.DATA[63]
status_read_data_out[0] => LPM_SHIFTREG:status_data_shift_out.DATA[0]
status_read_data_out[1] => LPM_SHIFTREG:status_data_shift_out.DATA[1]
status_read_data_out[2] => LPM_SHIFTREG:status_data_shift_out.DATA[2]
status_read_data_out[3] => LPM_SHIFTREG:status_data_shift_out.DATA[3]
status_read_data_out[4] => LPM_SHIFTREG:status_data_shift_out.DATA[4]
status_read_data_out[5] => LPM_SHIFTREG:status_data_shift_out.DATA[5]
status_read_data_out[6] => LPM_SHIFTREG:status_data_shift_out.DATA[6]
status_read_data_out[7] => LPM_SHIFTREG:status_data_shift_out.DATA[7]
status_read_data_out[8] => LPM_SHIFTREG:status_data_shift_out.DATA[8]
status_read_data_out[9] => LPM_SHIFTREG:status_data_shift_out.DATA[9]
status_read_data_out[10] => LPM_SHIFTREG:status_data_shift_out.DATA[10]
status_read_data_out[11] => LPM_SHIFTREG:status_data_shift_out.DATA[11]
status_read_data_out[12] => LPM_SHIFTREG:status_data_shift_out.DATA[12]
status_read_data_out[13] => LPM_SHIFTREG:status_data_shift_out.DATA[13]
status_read_data_out[14] => LPM_SHIFTREG:status_data_shift_out.DATA[14]
status_read_data_out[15] => LPM_SHIFTREG:status_data_shift_out.DATA[15]
status_read_data_out[16] => LPM_SHIFTREG:status_data_shift_out.DATA[16]
status_read_data_out[17] => LPM_SHIFTREG:status_data_shift_out.DATA[17]
status_read_data_out[18] => LPM_SHIFTREG:status_data_shift_out.DATA[18]
status_read_data_out[19] => LPM_SHIFTREG:status_data_shift_out.DATA[19]
status_read_data_out[20] => LPM_SHIFTREG:status_data_shift_out.DATA[20]
trigger_write_address[0] => LPM_SHIFTREG:info_data_shift_out.DATA[11]
trigger_write_address[1] => LPM_SHIFTREG:info_data_shift_out.DATA[12]
trigger_write_address[2] => LPM_SHIFTREG:info_data_shift_out.DATA[13]
trigger_write_address[3] => LPM_SHIFTREG:info_data_shift_out.DATA[14]
trigger_write_address[4] => LPM_SHIFTREG:info_data_shift_out.DATA[15]
trigger_write_address[5] => LPM_SHIFTREG:info_data_shift_out.DATA[16]
trigger_write_address[6] => LPM_SHIFTREG:info_data_shift_out.DATA[17]
trigger_write_address[7] => LPM_SHIFTREG:info_data_shift_out.DATA[18]
trigger_write_address[8] => LPM_SHIFTREG:info_data_shift_out.DATA[19]
trigger_write_address[9] => LPM_SHIFTREG:info_data_shift_out.DATA[20]
last_buffer_write_address[0] => LPM_SHIFTREG:info_data_shift_out.DATA[1]
last_buffer_write_address[1] => LPM_SHIFTREG:info_data_shift_out.DATA[2]
last_buffer_write_address[2] => LPM_SHIFTREG:info_data_shift_out.DATA[3]
last_buffer_write_address[3] => LPM_SHIFTREG:info_data_shift_out.DATA[4]
last_buffer_write_address[4] => LPM_SHIFTREG:info_data_shift_out.DATA[5]
last_buffer_write_address[5] => LPM_SHIFTREG:info_data_shift_out.DATA[6]
last_buffer_write_address[6] => LPM_SHIFTREG:info_data_shift_out.DATA[7]
last_buffer_write_address[7] => LPM_SHIFTREG:info_data_shift_out.DATA[8]
last_buffer_write_address[8] => LPM_SHIFTREG:info_data_shift_out.DATA[9]
last_buffer_write_address[9] => LPM_SHIFTREG:info_data_shift_out.DATA[10]
is_buffer_wrapped_once => LPM_SHIFTREG:info_data_shift_out.DATA[0]
buffer_read_address[0] <= LPM_COUNTER:read_pointer_counter.Q[0]
buffer_read_address[1] <= LPM_COUNTER:read_pointer_counter.Q[1]
buffer_read_address[2] <= LPM_COUNTER:read_pointer_counter.Q[2]
buffer_read_address[3] <= LPM_COUNTER:read_pointer_counter.Q[3]
buffer_read_address[4] <= LPM_COUNTER:read_pointer_counter.Q[4]
buffer_read_address[5] <= LPM_COUNTER:read_pointer_counter.Q[5]
buffer_read_address[6] <= LPM_COUNTER:read_pointer_counter.Q[6]
buffer_read_address[7] <= LPM_COUNTER:read_pointer_counter.Q[7]
buffer_read_address[8] <= LPM_COUNTER:read_pointer_counter.Q[8]
buffer_read_address[9] <= LPM_COUNTER:read_pointer_counter.Q[9]
status_read_address[0] <= LPM_COUNTER:status_read_pointer_counter.Q[0]
offload_data_shift_out <= offload_data_shift_out.DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:\adv_point_3_and_more:advance_pointer_counter
clock => cntr_kgi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_kgi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_kgi:auto_generated.q[0]
q[1] <= cntr_kgi:auto_generated.q[1]
q[2] <= cntr_kgi:auto_generated.q[2]
q[3] <= cntr_kgi:auto_generated.q[3]
q[4] <= cntr_kgi:auto_generated.q[4]
q[5] <= cntr_kgi:auto_generated.q[5]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:\adv_point_3_and_more:advance_pointer_counter|cntr_kgi:auto_generated
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter
clock => cntr_89j:auto_generated.clock
clk_en => cntr_89j:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_89j:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_89j:auto_generated.q[0]
q[1] <= cntr_89j:auto_generated.q[1]
q[2] <= cntr_89j:auto_generated.q[2]
q[3] <= cntr_89j:auto_generated.q[3]
q[4] <= cntr_89j:auto_generated.q[4]
q[5] <= cntr_89j:auto_generated.q[5]
q[6] <= cntr_89j:auto_generated.q[6]
q[7] <= cntr_89j:auto_generated.q[7]
q[8] <= cntr_89j:auto_generated.q[8]
q[9] <= cntr_89j:auto_generated.q[9]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:read_pointer_counter|cntr_89j:auto_generated
clk_en => counter_reg_bit[9].IN0
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:ram_data_shift_out
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[48] => _.IN1
data[49] => _.IN1
data[50] => _.IN1
data[51] => _.IN1
data[52] => _.IN1
data[53] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[56] => _.IN1
data[57] => _.IN1
data[58] => _.IN1
data[59] => _.IN1
data[60] => _.IN1
data[61] => _.IN1
data[62] => _.IN1
data[63] => _.IN1
clock => dffs[63].CLK
clock => dffs[62].CLK
clock => dffs[61].CLK
clock => dffs[60].CLK
clock => dffs[59].CLK
clock => dffs[58].CLK
clock => dffs[57].CLK
clock => dffs[56].CLK
clock => dffs[55].CLK
clock => dffs[54].CLK
clock => dffs[53].CLK
clock => dffs[52].CLK
clock => dffs[51].CLK
clock => dffs[50].CLK
clock => dffs[49].CLK
clock => dffs[48].CLK
clock => dffs[47].CLK
clock => dffs[46].CLK
clock => dffs[45].CLK
clock => dffs[44].CLK
clock => dffs[43].CLK
clock => dffs[42].CLK
clock => dffs[41].CLK
clock => dffs[40].CLK
clock => dffs[39].CLK
clock => dffs[38].CLK
clock => dffs[37].CLK
clock => dffs[36].CLK
clock => dffs[35].CLK
clock => dffs[34].CLK
clock => dffs[33].CLK
clock => dffs[32].CLK
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[63].ENA
enable => dffs[62].ENA
enable => dffs[61].ENA
enable => dffs[60].ENA
enable => dffs[59].ENA
enable => dffs[58].ENA
enable => dffs[57].ENA
enable => dffs[56].ENA
enable => dffs[55].ENA
enable => dffs[54].ENA
enable => dffs[53].ENA
enable => dffs[52].ENA
enable => dffs[51].ENA
enable => dffs[50].ENA
enable => dffs[49].ENA
enable => dffs[48].ENA
enable => dffs[47].ENA
enable => dffs[46].ENA
enable => dffs[45].ENA
enable => dffs[44].ENA
enable => dffs[43].ENA
enable => dffs[42].ENA
enable => dffs[41].ENA
enable => dffs[40].ENA
enable => dffs[39].ENA
enable => dffs[38].ENA
enable => dffs[37].ENA
enable => dffs[36].ENA
enable => dffs[35].ENA
enable => dffs[34].ENA
enable => dffs[33].ENA
enable => dffs[32].ENA
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[63].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= q[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= q[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= q[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= q[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= q[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= q[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= q[38].DB_MAX_OUTPUT_PORT_TYPE
q[39] <= q[39].DB_MAX_OUTPUT_PORT_TYPE
q[40] <= q[40].DB_MAX_OUTPUT_PORT_TYPE
q[41] <= q[41].DB_MAX_OUTPUT_PORT_TYPE
q[42] <= q[42].DB_MAX_OUTPUT_PORT_TYPE
q[43] <= q[43].DB_MAX_OUTPUT_PORT_TYPE
q[44] <= q[44].DB_MAX_OUTPUT_PORT_TYPE
q[45] <= q[45].DB_MAX_OUTPUT_PORT_TYPE
q[46] <= q[46].DB_MAX_OUTPUT_PORT_TYPE
q[47] <= q[47].DB_MAX_OUTPUT_PORT_TYPE
q[48] <= q[48].DB_MAX_OUTPUT_PORT_TYPE
q[49] <= q[49].DB_MAX_OUTPUT_PORT_TYPE
q[50] <= q[50].DB_MAX_OUTPUT_PORT_TYPE
q[51] <= q[51].DB_MAX_OUTPUT_PORT_TYPE
q[52] <= q[52].DB_MAX_OUTPUT_PORT_TYPE
q[53] <= q[53].DB_MAX_OUTPUT_PORT_TYPE
q[54] <= q[54].DB_MAX_OUTPUT_PORT_TYPE
q[55] <= q[55].DB_MAX_OUTPUT_PORT_TYPE
q[56] <= q[56].DB_MAX_OUTPUT_PORT_TYPE
q[57] <= q[57].DB_MAX_OUTPUT_PORT_TYPE
q[58] <= q[58].DB_MAX_OUTPUT_PORT_TYPE
q[59] <= q[59].DB_MAX_OUTPUT_PORT_TYPE
q[60] <= q[60].DB_MAX_OUTPUT_PORT_TYPE
q[61] <= q[61].DB_MAX_OUTPUT_PORT_TYPE
q[62] <= q[62].DB_MAX_OUTPUT_PORT_TYPE
q[63] <= q[63].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:info_data_shift_out
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[20].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter
clock => cntr_cgi:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_cgi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_cgi:auto_generated.q[0]
q[1] <= cntr_cgi:auto_generated.q[1]
q[2] <= cntr_cgi:auto_generated.q[2]
q[3] <= cntr_cgi:auto_generated.q[3]
q[4] <= cntr_cgi:auto_generated.q[4]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter|cntr_cgi:auto_generated
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_advance_pointer_counter|cntr_cgi:auto_generated|cmpr_rgc:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_read_pointer_counter
clock => cntr_23j:auto_generated.clock
clk_en => cntr_23j:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_23j:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_23j:auto_generated.q[0]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_read_pointer_counter|cntr_23j:auto_generated
clk_en => counter_reg_bit[0].IN0
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_COUNTER:status_read_pointer_counter|cntr_23j:auto_generated|cmpr_ngc:cmpr1
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => aneb_result_wire[0].IN0
datab[0] => aneb_result_wire[0].IN1


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|LPM_SHIFTREG:status_data_shift_out
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[20].IN0
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LPM_SHIFTREG:status_register
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= q[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE


|top|fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc
clk => lfsr[0].CLK
clk => lfsr[1].CLK
clk => lfsr[2].CLK
clk => lfsr[3].CLK
clk => lfsr[4].CLK
clk => lfsr[5].CLK
clk => lfsr[6].CLK
clk => lfsr[7].CLK
clk => lfsr[8].CLK
clk => lfsr[9].CLK
clk => lfsr[10].CLK
clk => lfsr[11].CLK
clk => lfsr[12].CLK
clk => lfsr[13].CLK
clk => lfsr[14].CLK
clk => lfsr[15].CLK
reset => lfsr.OUTPUTSELECT
reset => lfsr.OUTPUTSELECT
reset => lfsr.OUTPUTSELECT
reset => lfsr.OUTPUTSELECT
reset => lfsr.OUTPUTSELECT
reset => lfsr.OUTPUTSELECT
reset => lfsr.OUTPUTSELECT
reset => lfsr.OUTPUTSELECT
reset => lfsr.OUTPUTSELECT
reset => lfsr.OUTPUTSELECT
reset => lfsr.OUTPUTSELECT
reset => lfsr.OUTPUTSELECT
reset => lfsr.OUTPUTSELECT
reset => lfsr.OUTPUTSELECT
reset => lfsr.OUTPUTSELECT
reset => lfsr.OUTPUTSELECT
enable => lfsr.OUTPUTSELECT
enable => lfsr.OUTPUTSELECT
enable => lfsr.OUTPUTSELECT
enable => lfsr.OUTPUTSELECT
enable => lfsr.OUTPUTSELECT
enable => lfsr.OUTPUTSELECT
enable => lfsr.OUTPUTSELECT
enable => lfsr.OUTPUTSELECT
enable => lfsr.OUTPUTSELECT
enable => lfsr.OUTPUTSELECT
enable => lfsr.OUTPUTSELECT
enable => lfsr.OUTPUTSELECT
enable => lfsr.OUTPUTSELECT
enable => lfsr.OUTPUTSELECT
enable => lfsr.OUTPUTSELECT
enable => lfsr.OUTPUTSELECT
data_in => lfsr.IN1
data_in => lfsr.IN1
data_in => lfsr.IN1
crc_out[0] <= lfsr[0].DB_MAX_OUTPUT_PORT_TYPE
crc_out[1] <= lfsr[1].DB_MAX_OUTPUT_PORT_TYPE
crc_out[2] <= lfsr[2].DB_MAX_OUTPUT_PORT_TYPE
crc_out[3] <= lfsr[3].DB_MAX_OUTPUT_PORT_TYPE
crc_out[4] <= lfsr[4].DB_MAX_OUTPUT_PORT_TYPE
crc_out[5] <= lfsr[5].DB_MAX_OUTPUT_PORT_TYPE
crc_out[6] <= lfsr[6].DB_MAX_OUTPUT_PORT_TYPE
crc_out[7] <= lfsr[7].DB_MAX_OUTPUT_PORT_TYPE
crc_out[8] <= lfsr[8].DB_MAX_OUTPUT_PORT_TYPE
crc_out[9] <= lfsr[9].DB_MAX_OUTPUT_PORT_TYPE
crc_out[10] <= lfsr[10].DB_MAX_OUTPUT_PORT_TYPE
crc_out[11] <= lfsr[11].DB_MAX_OUTPUT_PORT_TYPE
crc_out[12] <= lfsr[12].DB_MAX_OUTPUT_PORT_TYPE
crc_out[13] <= lfsr[13].DB_MAX_OUTPUT_PORT_TYPE
crc_out[14] <= lfsr[14].DB_MAX_OUTPUT_PORT_TYPE
crc_out[15] <= lfsr[15].DB_MAX_OUTPUT_PORT_TYPE


|top|key_top:u_key_top
clk => clk.IN4
rstn => rstn.IN4
key[0] => key[0].IN1
key[1] => key[1].IN1
key[2] => key[2].IN1
key[3] => key[3].IN1
key_value[0] <= key:key_lable[0].u_key.key_value
key_value[1] <= key:key_lable[1].u_key.key_value
key_value[2] <= key:key_lable[2].u_key.key_value
key_value[3] <= key:key_lable[3].u_key.key_value
key_press[0] <= key:key_lable[0].u_key.key_press
key_press[1] <= key:key_lable[1].u_key.key_press
key_press[2] <= key:key_lable[2].u_key.key_press
key_press[3] <= key:key_lable[3].u_key.key_press


|top|key_top:u_key_top|key:key_lable[0].u_key
clk => clk.IN1
rstn => rstn.IN1
key => always0.IN1
key => key_value.DATAB
key => key_reg.DATAIN
key_value <= key_value.DB_MAX_OUTPUT_PORT_TYPE
key_press <= key_press.DB_MAX_OUTPUT_PORT_TYPE


|top|key_top:u_key_top|key:key_lable[0].u_key|negedge_detect:u_negedge_detect
clk => A_d.CLK
rstn => A_d.ACLR
A => A_d.DATAIN
A => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top|key_top:u_key_top|key:key_lable[1].u_key
clk => clk.IN1
rstn => rstn.IN1
key => always0.IN1
key => key_value.DATAB
key => key_reg.DATAIN
key_value <= key_value.DB_MAX_OUTPUT_PORT_TYPE
key_press <= key_press.DB_MAX_OUTPUT_PORT_TYPE


|top|key_top:u_key_top|key:key_lable[1].u_key|negedge_detect:u_negedge_detect
clk => A_d.CLK
rstn => A_d.ACLR
A => A_d.DATAIN
A => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top|key_top:u_key_top|key:key_lable[2].u_key
clk => clk.IN1
rstn => rstn.IN1
key => always0.IN1
key => key_value.DATAB
key => key_reg.DATAIN
key_value <= key_value.DB_MAX_OUTPUT_PORT_TYPE
key_press <= key_press.DB_MAX_OUTPUT_PORT_TYPE


|top|key_top:u_key_top|key:key_lable[2].u_key|negedge_detect:u_negedge_detect
clk => A_d.CLK
rstn => A_d.ACLR
A => A_d.DATAIN
A => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top|key_top:u_key_top|key:key_lable[3].u_key
clk => clk.IN1
rstn => rstn.IN1
key => always0.IN1
key => key_value.DATAB
key => key_reg.DATAIN
key_value <= key_value.DB_MAX_OUTPUT_PORT_TYPE
key_press <= key_press.DB_MAX_OUTPUT_PORT_TYPE


|top|key_top:u_key_top|key:key_lable[3].u_key|negedge_detect:u_negedge_detect
clk => A_d.CLK
rstn => A_d.ACLR
A => A_d.DATAIN
A => Y.IN1
Y <= Y.DB_MAX_OUTPUT_PORT_TYPE


|top|led_top:u_led_top
clk => led[0]~reg0.CLK
clk => led[1]~reg0.CLK
clk => curr_st~1.DATAIN
rstn => next_st.S0.IN0
rstn => led[0]~reg0.ACLR
rstn => led[1]~reg0.ACLR
rstn => next_st.S4.ACLR
rstn => next_st.S3.ACLR
rstn => next_st.S2.ACLR
rstn => next_st.S1.ACLR
rstn => next_st.S0.PRESET
rstn => curr_st~3.DATAIN
key_up => next_st.S0.IN1
key_down => next_st.S4.CLK
key_down => next_st.S3.CLK
key_down => next_st.S2.CLK
key_down => next_st.S1.CLK
key_down => next_st.S0.CLK
led[0] <= led[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
led[1] <= led[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


