# Bank 34, Vcco = Vadj
# Set the bank voltage for bank 34.

#set_property PACKAGE_PIN T10 [get_ports {FA_RESET}];       # FA_RESET
#set_property PACKAGE_PIN T11 [get_ports {FA_LED2}];        # FA_LED2
#set_property PACKAGE_PIN U12 [get_ports {FA_SCK}];         # FA_SCK
#set_property PACKAGE_PIN T12 [get_ports {FA_MOSI}];        # FA_MOSI
#set_property PACKAGE_PIN U15 [get_ports {JX1_LVDS_10_N}];  # JX1_LVDS_10_N
#set_property PACKAGE_PIN U14 [get_ports {JX1_LVDS_10_P}];  # N/C
#set_property PACKAGE_PIN U19 [get_ports {JX1_LVDS_11_N}];  # N/C
#set_property PACKAGE_PIN U18 [get_ports {R_CLK_ENC}];      # R_CLK_ENC
#set_property PACKAGE_PIN P19 [get_ports {JX1_LVDS_12_N}];  # N/C
#set_property PACKAGE_PIN N18 [get_ports {JX1_LVDS_12_P}];  # N/C
#set_property PACKAGE_PIN P20 [get_ports {JX1_LVDS_13_N}];  # N/C
#set_property PACKAGE_PIN N20 [get_ports {JX1_LVDS_13_P}];  # N/C
#set_property PACKAGE_PIN U20 [get_ports {JX1_LVDS_14_N}];  # N/C
#set_property PACKAGE_PIN T20 [get_ports {JX1_LVDS_14_P}];  # N/C
#set_property PACKAGE_PIN W20 [get_ports {JX1_LVDS_15_N}];  # N/C
#set_property PACKAGE_PIN V20 [get_ports {JX1_LVDS_15_P}];  # N/C
#set_property PACKAGE_PIN Y19 [get_ports {JX1_LVDS_16_N}];  # N/C
#set_property PACKAGE_PIN Y18 [get_ports {JX1_LVDS_16_P}];  # N/C
#set_property PACKAGE_PIN W16 [get_ports {R_SDO_RES}];      # R_SDO_RES
#set_property PACKAGE_PIN V16 [get_ports {JX1_LVDS_17_P}];  # N/C
#set_property PACKAGE_PIN R17 [get_ports {JX1_LVDS_18_N}];  # N/C
#set_property PACKAGE_PIN R16 [get_ports {JX1_LVDS_18_P}];  # N/C
#set_property PACKAGE_PIN R18 [get_ports {R_SDI_RES}];      # R_SDI_RES
#set_property PACKAGE_PIN T17 [get_ports {R_SCK_RES}];      # R_SCK_RES
#set_property PACKAGE_PIN V13 [get_ports {FA_LED1}];        # FA_LED1
#set_property PACKAGE_PIN U13 [get_ports {FA_START}];       # FA_START
#set_property PACKAGE_PIN V18 [get_ports {JX1_LVDS_20_N}];  # N/C
#set_property PACKAGE_PIN V17 [get_ports {JX1_LVDS_20_P}];  # N/C
#set_property PACKAGE_PIN W19 [get_ports {R_WR}];           # R_WR
#set_property PACKAGE_PIN W18 [get_ports {R_SAMPLE}];       # R_SAMPLE
#set_property PACKAGE_PIN P18 [get_ports {JX1_LVDS_22_N}];  # N/C
#set_property PACKAGE_PIN N17 [get_ports {JX1_LVDS_22_P}];  # N/C
#set_property PACKAGE_PIN P16 [get_ports {R_RE0}];          # R_RE0
#set_property PACKAGE_PIN P15 [get_ports {R_RE1}];          # R_RE1
#set_property PACKAGE_PIN W13 [get_ports {FA_MISO}];        # FA_MISO
#set_property PACKAGE_PIN V12 [get_ports {FA_CS}];          # FA_CS
#set_property PACKAGE_PIN T15 [get_ports {A_INTB}];         # A_INTB
#set_property PACKAGE_PIN T14 [get_ports {A_INTA}];         # A_INTA
#set_property PACKAGE_PIN R14 [get_ports {R_A_ENC}];        # R_A_ENC
#set_property PACKAGE_PIN P14 [get_ports {R_Z_ENC}];        # R_Z_ENC
#set_property PACKAGE_PIN Y17 [get_ports {JX1_LVDS_6_N}];   # N/C
#set_property PACKAGE_PIN Y16 [get_ports {JX1_LVDS_6_P}];   # N/C
#set_property PACKAGE_PIN Y14 [get_ports {R_A0}];           # R_A0
#set_property PACKAGE_PIN W14 [get_ports {R_B_ENC}];        # R_B_ENC
#set_property PACKAGE_PIN U17 [get_ports {JX1_LVDS_8_N}];   # N/C
#set_property PACKAGE_PIN T16 [get_ports {JX1_LVDS_8_P}];   # N/C
#set_property PACKAGE_PIN W15 [get_ports {R_RESET}];        # R_RESET
#set_property PACKAGE_PIN V15 [get_ports {R_A1}];           # R_A1
#set_property PACKAGE_PIN R19 [get_ports {JX1_SE_0}];       # N/C
#set_property PACKAGE_PIN T19 [get_ports {JX1_SE_1}];       # N/C

# Bank 35, Vcco = Vadj
# Set the bank voltage for bank 35.


#set_property PACKAGE_PIN B20 [get_ports {A_SCLK_0104}];    # A_SCLK_0104
#set_property PACKAGE_PIN C20 [get_ports {A_CONV_0104}];    # A_CONV_0104
#set_property PACKAGE_PIN A20 [get_ports {F_F23}];          # F_F23
#set_property PACKAGE_PIN B19 [get_ports {F_F24}];          # F_F24
#set_property PACKAGE_PIN L17 [get_ports {A_SDO_08}];       # A_SDO_08
#set_property PACKAGE_PIN L16 [get_ports {A_SCLK_0508}];    # A_SCLK_0508
set_property PACKAGE_PIN K18 [get_ports {pwm_out[4]}]
set_property PACKAGE_PIN K17 [get_ports {pwm_out[5]}]
#set_property PACKAGE_PIN H17 [get_ports {A_SCLK_0912}];    # A_SCLK_0912
#set_property PACKAGE_PIN H16 [get_ports {A_CONV_0912}];    # A_CONV_0912
set_property PACKAGE_PIN H18 [get_ports {pwm_out[2]}]
set_property PACKAGE_PIN J18 [get_ports {pwm_out[3]}]
#set_property PACKAGE_PIN G18 [get_ports {A_SDO_10}];       # A_SDO_10
#set_property PACKAGE_PIN G17 [get_ports {A_SDO_09}];       # A_SDO_09
set_property PACKAGE_PIN F20 [get_ports {pwm_out[0]}]
set_property PACKAGE_PIN F19 [get_ports {pwm_out[1]}]
#set_property PACKAGE_PIN G20 [get_ports {A_SDO_12}];       # A_SDO_12
#set_property PACKAGE_PIN G19 [get_ports {A_SDO_11}];       # A_SDO_11
set_property PACKAGE_PIN H20 [get_ports {pwm_out[6]}]
set_property PACKAGE_PIN J20 [get_ports {pwm_out[7]}]
#set_property PACKAGE_PIN J14 [get_ports {A_SCLK_1316}];    # A_SCLK_1316
#set_property PACKAGE_PIN K14 [get_ports {A_CONV_1316}];    # A_CONV_1316
set_property PACKAGE_PIN G15 [get_ports {pwm_out[8]}]
set_property PACKAGE_PIN H15 [get_ports {pwm_out[9]}]
#set_property PACKAGE_PIN D18 [get_ports {A_SDO_02}];       # A_SDO_02
#set_property PACKAGE_PIN E17 [get_ports {A_SDO_01}];       # A_SDO_01
#set_property PACKAGE_PIN N16 [get_ports {A_SDO_14}];       # A_SDO_14
#set_property PACKAGE_PIN N15 [get_ports {A_SDO_01}];       # A_SDO_01
set_property PACKAGE_PIN L15 [get_ports {pwm_out[10]}]
set_property PACKAGE_PIN L14 [get_ports {pwm_out[11]}]
#set_property PACKAGE_PIN M15 [get_ports {A_SDO_16}];       # A_SDO_16
#set_property PACKAGE_PIN M14 [get_ports {A_SDO_15}];       # A_SDO_15
#set_property PACKAGE_PIN J16 [get_ports {F_F1}];           # F_F1
#set_property PACKAGE_PIN K16 [get_ports {F_F2}];           # F_F2
#set_property PACKAGE_PIN D20 [get_ports {F_F21}];          # F_F21
#set_property PACKAGE_PIN D19 [get_ports {F_F22}];          # F_F22
#set_property PACKAGE_PIN E19 [get_ports {A_SDO_04}];       # A_SDO_04
#set_property PACKAGE_PIN E18 [get_ports {A_SDO_03}];       # A_SDO_03
#set_property PACKAGE_PIN F17 [get_ports {F_F19}];          # F_F19
#set_property PACKAGE_PIN F16 [get_ports {F_F20}];          # F_F20
#set_property PACKAGE_PIN L20 [get_ports {A_SDO_06}];       # A_SDO_06
#set_property PACKAGE_PIN L19 [get_ports {A_SDO_05}];       # A_SDO_05
#set_property PACKAGE_PIN M20 [get_ports {F_F17}];          # F_F17
#set_property PACKAGE_PIN M19 [get_ports {F_F18}];          # F_F18
#set_property PACKAGE_PIN M18 [get_ports {A_CONV_0508}];    # A_CONV_0508
#set_property PACKAGE_PIN M17 [get_ports {A_SDO_07}];       # A_SDO_07
#set_property PACKAGE_PIN J19 [get_ports {F_F15}];          # F_F15
#set_property PACKAGE_PIN K19 [get_ports {F_F16}];          # F_F16
#set_property PACKAGE_PIN G14 [get_ports {JX2_SE_0}];       # N/C
#set_property PACKAGE_PIN J15 [get_ports {JX2_SE_1}];       # N/C

set_property IOSTANDARD LVCMOS33 [get_ports {pwm_out[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {pwm_out[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {pwm_out[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {pwm_out[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {pwm_out[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {pwm_out[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {pwm_out[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {pwm_out[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {pwm_out[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {pwm_out[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {pwm_out[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {pwm_out[0]}]
