<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>TRN_FFT_VAL_TRNSMTR</spirit:name>
  <spirit:version>1.4</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>TRN_FFT_VAL_TRNSMTR_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>28e00c88</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>TRN_FFT_VAL_TRNSMTR_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>28e00c88</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>fb82544d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>513abb03</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>rstp_fft</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk_fft</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fft_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fft_sum</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fft_index</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>G_FFT_SIZE</spirit:name>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.G_FFT_SIZE">4096</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_4eb7eb8f</spirit:name>
      <spirit:enumeration>64</spirit:enumeration>
      <spirit:enumeration>128</spirit:enumeration>
      <spirit:enumeration>256</spirit:enumeration>
      <spirit:enumeration>512</spirit:enumeration>
      <spirit:enumeration>1024</spirit:enumeration>
      <spirit:enumeration>2048</spirit:enumeration>
      <spirit:enumeration>4096</spirit:enumeration>
      <spirit:enumeration>8192</spirit:enumeration>
      <spirit:enumeration>16384</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/TRN_FFT_VAL_TRNSMTR_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/TRN_FFT_VAL_TRNSMTR_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_739a2e72</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/TRN_FFT_VAL_TRNSMTR_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/TRN_FFT_VAL_TRNSMTR_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/TRN_FFT_VAL_TRNSMTR_v1_0/data/TRN_FFT_VAL_TRNSMTR.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/TRN_FFT_VAL_TRNSMTR_v1_0/data/TRN_FFT_VAL_TRNSMTR.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/TRN_FFT_VAL_TRNSMTR_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/TRN_FFT_VAL_TRNSMTR_v1_0/src/TRN_FFT_VAL_TRNSMTR.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/TRN_FFT_VAL_TRNSMTR_v1_0/src/TRN_FFT_VAL_TRNSMTR.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/TRN_FFT_VAL_TRNSMTR_v1_0/src/TRN_FFT_VAL_TRNSMTR_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/TRN_FFT_VAL_TRNSMTR_v1_4.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_513abb03</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>This Block Read Xilinx FFT Values and Transmit them Through AXI Slave</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">TRN_FFT_VAL_TRNSMTR_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>G_FFT_SIZE</spirit:name>
      <spirit:displayName>G Fft Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.G_FFT_SIZE" spirit:choiceRef="choice_list_4eb7eb8f">4096</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>TRN_FFT_VAL_TRNSMTR_v1.4</xilinx:displayName>
      <xilinx:coreRevision>1</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>xilinx.com:user:TRN_FFT_VAL_TRNSMTR:1.0</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>xilinx.com:user:TRN_FFT_VAL_TRNSMTR:1.1</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>xilinx.com:user:TRN_FFT_VAL_TRNSMTR:1.2</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>xilinx.com:user:TRN_FFT_VAL_TRNSMTR:1.3</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2023-06-17T20:00:00Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@157b270d_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34b248e7_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30f8a320_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b476c6f_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7172e243_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c513108_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40472aca_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b4467f5_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d6797cf_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49cbab42_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@337a1aa7_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b488824_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@165c0196_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60f98c3_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1edd4508_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44b305bf_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76d55c2a_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@342d7309_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f2b996a_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37847c3e_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6613678a_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55b8f253_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6940b31d_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@85e071a_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@211e0051_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1fad8b14_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e4ff3bd_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ae36b4_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a719864_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4063d216_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69d1f765_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71b37dc0_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@481b36c6_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78f13cf_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ce9679e_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e61ff5c_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1bc2851d_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74edfcf7_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e51b94e_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@549f5e60_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e27219a_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b78699a_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35389505_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54e7e132_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49130dd2_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44865fe5_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ad32552_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a4a6ee1_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5111252a_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67c4433e_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71d3450b_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8faa2b7_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71dc016f_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ddf955b_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74515daa_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d967b23_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f971f3c_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b50acc0_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7270ca4e_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6357c85e_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30ebbeec_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15a6212_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50ef4e5e_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@647d5b47_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b014504_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65aee3ea_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@222952b8_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4dd5dce2_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@427b686b_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38d4889f_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d2cf70f_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3cdafb01_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7978aeb9_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32c5fa9_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c23e131_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@508eb0d6_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@fa1f992_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6abd3884_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3bec26f_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c389557_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b97be8_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d0564e2_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ba22866_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72aa3043_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@241c9709_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10144df6_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a5fb878_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b2ddfe1_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6aeaee48_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17bb1bb6_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b600307_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3070e360_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@213b7651_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@765a1556_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2318e8e9_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22b2f4ee_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@701ffd46_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c304a4c_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14988c03_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@302423c7_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ea7ef1b_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c8e7547_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7883fdf1_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4910f9d_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37a0fcc3_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18fb1ec_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fcc8fe2_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6be50f5d_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29f34594_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@216b746_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@163e49b8_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7879c3d3_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38e68966_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ffa20e1_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@585f0218_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e08b590_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7730f97d_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@728f68ef_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@543b6e8b_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51b5863c_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@384db961_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23f38b0d_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6dfa7551_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c1e9949_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5de635ea_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@463e629d_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@708e59b1_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61679933_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1be997dd_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47a075ab_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5479c604_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c718be7_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35524400_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45599b07_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e81383e_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77176bdd_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e70b39_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c58c12d_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@629d69d0_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@263c43bf_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4200ffa_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34f2f5fe_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2bf5144a_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25d1e508_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ac83fde_ARCHIVE_LOCATION">c:/Users/Matlap/Desktop/Workspace_FPGA/Xilinx_IP_Repo_Master/ip_repo/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e154f87_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1eb94f05_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3753d84d_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@787df288_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8e9d9a5_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8efd860_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e9da258_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d4710a_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4cc57915_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b2e2b3c_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b350c10_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13920358_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18f6e30a_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@832f8bb_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2cf2cd03_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f8c64df_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@132f6da0_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@169aa7a_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@689c482a_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5065ab52_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46fa715c_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a9aef0e_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@354e911b_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29185658_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15738021_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e6440db_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@299aba0a_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49d4738a_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@746d50f8_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12834f6d_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a096aa2_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33c86833_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@507d5786_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6960a391_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@500e217c_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c56af5a_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@359f2694_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d5ca6aa_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4eee1f8c_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7603db7f_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@715fa796_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b6c1013_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e41292a_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3bd11d7a_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b0f647e_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d2a5cf4_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2947bbbe_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@207a16fa_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51e41246_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@259a6c3e_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5daf675e_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65887acc_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b1b7a07_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5603d2cd_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6aa38f72_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@798d4392_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f8a74c0_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ced764f_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1680bb5a_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63ddbd3a_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@653f86b1_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b9ba1a8_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40f272b_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1590d4b_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15d28d6f_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ecff877_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d6cb454_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51c3cafc_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35eecf68_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@516082f7_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38ee3238_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b94e25c_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a667380_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@337a85d3_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b0b878b_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e27c95b_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@324083d4_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f3b7792_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b7d9ee6_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@279ac57_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@462d7eb_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fc0fec5_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a14aa4b_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e5d0020_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71a02c94_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37c186b8_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@547e0130_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b0573a7_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@256af425_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a28d2f5_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20b67f6d_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7be5d09c_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3540a461_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d92c083_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@580bc13c_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34171042_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1633cc68_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58adddbc_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@595f32ee_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5609ac57_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@367f65b2_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d5b2480_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d6784f5_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a57add5_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47dcfa02_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f6aa93f_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3769a71d_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6bbd62af_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57f9e35_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50d7c7c2_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f189bef_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a296bd5_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d806c69_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78f747e_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26ea055b_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7469eca5_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b8b7590_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@145da09_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37f3a60a_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d45d03a_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21872cdb_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2857e868_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23811607_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58093bcb_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5021423d_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60f61f0f_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a38a6fe_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66038170_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@432f843a_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ab2f75a_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68bef26b_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@472251f5_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5771b472_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e95677e_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@390f38c_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53b157d3_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c21f6c5_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3cfb558a_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65a341e_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@bd271da_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34c25c20_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54087278_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@338d6366_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7fc6b954_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2767731c_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@566495a2_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46386ae7_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25cff7eb_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39ba652b_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e3c14a2_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@617c74ef_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5029c237_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7cb44a80_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2be21527_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b168856_ARCHIVE_LOCATION">c:/Xilinx_IP_Repo_Timing/TRN_FFT_VAL_TRNSMTR_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.1.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7a63f3fc"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="c80d7a08"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="768aff26"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="c73c21a1"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="0efef0a1"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
