0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/dreia/GitHubRepos/ECE-366-Projects/project_1/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1741120442,verilog,,,,glbl,,,,,,,,
C:/Users/dreia/GitHubRepos/ECE-366-Projects/project_1/project_1/project_1.srcs/sim_1/imports/Downloads/four_bit_RCS_tb.v,1741142841,verilog,,,,four_bit_RCS_tb,,,,,,,,
C:/Users/dreia/GitHubRepos/ECE-366-Projects/project_1/project_1/project_1.srcs/sim_1/new/CLA32_tb.v,1741143985,verilog,,,,CLA32_tb,,,,,,,,
C:/Users/dreia/GitHubRepos/ECE-366-Projects/project_1/project_1/project_1.srcs/sources_1/new/CLA32.v,1741129306,verilog,,C:/Users/dreia/GitHubRepos/ECE-366-Projects/project_1/project_1/project_1.srcs/sources_1/new/CLA4.v,,CLA32,,,,,,,,
C:/Users/dreia/GitHubRepos/ECE-366-Projects/project_1/project_1/project_1.srcs/sources_1/new/CLA4.v,1741129306,verilog,,C:/Users/dreia/GitHubRepos/ECE-366-Projects/project_1/project_1/project_1.srcs/sim_1/new/CLA32_tb.v,,CLA4,,,,,,,,
C:/Users/dreia/GitHubRepos/ECE-366-Projects/project_1/project_1/project_1.srcs/sources_1/new/four_bit_RCS.v,1741129263,verilog,,C:/Users/dreia/GitHubRepos/ECE-366-Projects/project_1/project_1/project_1.srcs/sources_1/new/fulladder_structural.v,,four_bit_RCS,,,,,,,,
C:/Users/dreia/GitHubRepos/ECE-366-Projects/project_1/project_1/project_1.srcs/sources_1/new/fulladder_structural.v,1741120442,verilog,,C:/Users/dreia/GitHubRepos/ECE-366-Projects/project_1/project_1/project_1.srcs/sim_1/imports/Downloads/four_bit_RCS_tb.v,,fulladder_structural,,,,,,,,
