Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: DK_2_LUONG_8LED_8CT_ENA_SS.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DK_2_LUONG_8LED_8CT_ENA_SS.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DK_2_LUONG_8LED_8CT_ENA_SS"
Output Format                      : NGC
Target Device                      : xc3s500e-5-pq208

---- Source Options
Top Module Name                    : DK_2_LUONG_8LED_8CT_ENA_SS
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/TOSHIBA/Documents/TT_Xilinx/TTTKVMS_CHIEU_T5_NHOM_2/BAI_452_6_DK_2_LUONG_8LED_8CT_ENA_SS/DEBOUNCE_BTN.vhd" in Library work.
Architecture behavioral of Entity debounce_btn is up to date.
Compiling vhdl file "C:/Users/TOSHIBA/Documents/TT_Xilinx/TTTKVMS_CHIEU_T5_NHOM_2/BAI_452_6_DK_2_LUONG_8LED_8CT_ENA_SS/LAM_HEP_XUNG.vhd" in Library work.
Architecture behavioral of Entity lam_hep_xung is up to date.
Compiling vhdl file "C:/Users/TOSHIBA/Documents/TT_Xilinx/TTTKVMS_CHIEU_T5_NHOM_2/BAI_452_6_DK_2_LUONG_8LED_8CT_ENA_SS/CHIA_10ENA.vhd" in Library work.
Architecture behavioral of Entity chia_10ena is up to date.
Compiling vhdl file "C:/Users/TOSHIBA/Documents/TT_Xilinx/TTTKVMS_CHIEU_T5_NHOM_2/BAI_452_6_DK_2_LUONG_8LED_8CT_ENA_SS/LED_STD_PST.vhd" in Library work.
Architecture behavioral of Entity led_std_pst is up to date.
Compiling vhdl file "C:/Users/TOSHIBA/Documents/TT_Xilinx/TTTKVMS_CHIEU_T5_NHOM_2/BAI_452_6_DK_2_LUONG_8LED_8CT_ENA_SS/LED_STD_TSP.vhd" in Library work.
Architecture behavioral of Entity led_std_tsp is up to date.
Compiling vhdl file "C:/Users/TOSHIBA/Documents/TT_Xilinx/TTTKVMS_CHIEU_T5_NHOM_2/BAI_452_6_DK_2_LUONG_8LED_8CT_ENA_SS/LED_STD_TNV.vhd" in Library work.
Architecture behavioral of Entity led_std_tnv is up to date.
Compiling vhdl file "C:/Users/TOSHIBA/Documents/TT_Xilinx/TTTKVMS_CHIEU_T5_NHOM_2/BAI_452_6_DK_2_LUONG_8LED_8CT_ENA_SS/LED_STD_TTR.vhd" in Library work.
Architecture behavioral of Entity led_std_ttr is up to date.
Compiling vhdl file "C:/Users/TOSHIBA/Documents/TT_Xilinx/TTTKVMS_CHIEU_T5_NHOM_2/BAI_452_6_DK_2_LUONG_8LED_8CT_ENA_SS/LED_DSDC_PST.vhd" in Library work.
Architecture behavioral of Entity led_dsdc_pst is up to date.
Compiling vhdl file "C:/Users/TOSHIBA/Documents/TT_Xilinx/TTTKVMS_CHIEU_T5_NHOM_2/BAI_452_6_DK_2_LUONG_8LED_8CT_ENA_SS/LED_DSDC_TSP.vhd" in Library work.
Architecture behavioral of Entity led_dsdc_tsp is up to date.
Compiling vhdl file "C:/Users/TOSHIBA/Documents/TT_Xilinx/TTTKVMS_CHIEU_T5_NHOM_2/BAI_452_6_DK_2_LUONG_8LED_8CT_ENA_SS/LED_SANGDON_PST.vhd" in Library work.
Architecture behavioral of Entity led_sangdon_pst is up to date.
Compiling vhdl file "C:/Users/TOSHIBA/Documents/TT_Xilinx/TTTKVMS_CHIEU_T5_NHOM_2/BAI_452_6_DK_2_LUONG_8LED_8CT_ENA_SS/LED_SANGDON_TSP.vhd" in Library work.
Architecture behavioral of Entity led_sangdon_tsp is up to date.
Compiling vhdl file "C:/Users/TOSHIBA/Documents/TT_Xilinx/TTTKVMS_CHIEU_T5_NHOM_2/BAI_452_6_DK_2_LUONG_8LED_8CT_ENA_SS/DIEUKHIEN_CHOPHEP.vhd" in Library work.
Architecture behavioral of Entity dieukhien_chophep is up to date.
Compiling vhdl file "C:/Users/TOSHIBA/Documents/TT_Xilinx/TTTKVMS_CHIEU_T5_NHOM_2/BAI_452_6_DK_2_LUONG_8LED_8CT_ENA_SS/CD_LAM_HEP_BTN.vhd" in Library work.
Architecture behavioral of Entity cd_lam_hep_btn is up to date.
Compiling vhdl file "C:/Users/TOSHIBA/Documents/TT_Xilinx/TTTKVMS_CHIEU_T5_NHOM_2/BAI_452_6_DK_2_LUONG_8LED_8CT_ENA_SS/DK_2_LUONG_8LED_8CT_ENA_SS.vhd" in Library work.
Entity <dk_2_luong_8led_8ct_ena_ss> compiled.
Entity <dk_2_luong_8led_8ct_ena_ss> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <DK_2_LUONG_8LED_8CT_ENA_SS> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CHIA_10ENA> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <LED_STD_PST> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <LED_STD_TSP> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <LED_STD_TNV> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <LED_STD_TTR> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <LED_DSDC_PST> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <LED_DSDC_TSP> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <LED_SANGDON_PST> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <LED_SANGDON_TSP> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <DIEUKHIEN_CHOPHEP> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <CD_LAM_HEP_BTN> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <DEBOUNCE_BTN> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <LAM_HEP_XUNG> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <DK_2_LUONG_8LED_8CT_ENA_SS> in library <work> (Architecture <behavioral>).
Entity <DK_2_LUONG_8LED_8CT_ENA_SS> analyzed. Unit <DK_2_LUONG_8LED_8CT_ENA_SS> generated.

Analyzing Entity <CHIA_10ENA> in library <work> (Architecture <Behavioral>).
Entity <CHIA_10ENA> analyzed. Unit <CHIA_10ENA> generated.

Analyzing Entity <LED_STD_PST> in library <work> (Architecture <Behavioral>).
Entity <LED_STD_PST> analyzed. Unit <LED_STD_PST> generated.

Analyzing Entity <LED_STD_TSP> in library <work> (Architecture <Behavioral>).
Entity <LED_STD_TSP> analyzed. Unit <LED_STD_TSP> generated.

Analyzing Entity <LED_STD_TNV> in library <work> (Architecture <Behavioral>).
Entity <LED_STD_TNV> analyzed. Unit <LED_STD_TNV> generated.

Analyzing Entity <LED_STD_TTR> in library <work> (Architecture <Behavioral>).
Entity <LED_STD_TTR> analyzed. Unit <LED_STD_TTR> generated.

Analyzing Entity <LED_DSDC_PST> in library <work> (Architecture <Behavioral>).
Entity <LED_DSDC_PST> analyzed. Unit <LED_DSDC_PST> generated.

Analyzing Entity <LED_DSDC_TSP> in library <work> (Architecture <Behavioral>).
Entity <LED_DSDC_TSP> analyzed. Unit <LED_DSDC_TSP> generated.

Analyzing Entity <LED_SANGDON_PST> in library <work> (Architecture <Behavioral>).
Entity <LED_SANGDON_PST> analyzed. Unit <LED_SANGDON_PST> generated.

Analyzing Entity <LED_SANGDON_TSP> in library <work> (Architecture <Behavioral>).
Entity <LED_SANGDON_TSP> analyzed. Unit <LED_SANGDON_TSP> generated.

Analyzing Entity <DIEUKHIEN_CHOPHEP> in library <work> (Architecture <Behavioral>).
Entity <DIEUKHIEN_CHOPHEP> analyzed. Unit <DIEUKHIEN_CHOPHEP> generated.

Analyzing Entity <CD_LAM_HEP_BTN> in library <work> (Architecture <Behavioral>).
Entity <CD_LAM_HEP_BTN> analyzed. Unit <CD_LAM_HEP_BTN> generated.

Analyzing Entity <DEBOUNCE_BTN> in library <work> (Architecture <Behavioral>).
Entity <DEBOUNCE_BTN> analyzed. Unit <DEBOUNCE_BTN> generated.

Analyzing Entity <LAM_HEP_XUNG> in library <work> (Architecture <Behavioral>).
Entity <LAM_HEP_XUNG> analyzed. Unit <LAM_HEP_XUNG> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <CHIA_10ENA>.
    Related source file is "C:/Users/TOSHIBA/Documents/TT_Xilinx/TTTKVMS_CHIEU_T5_NHOM_2/BAI_452_6_DK_2_LUONG_8LED_8CT_ENA_SS/CHIA_10ENA.vhd".
    Found 22-bit adder for signal <D20HZ_N$addsub0000> created at line 97.
    Found 22-bit register for signal <D20HZ_R>.
    Found 24-bit adder for signal <D5HZ_N$addsub0000> created at line 99.
    Found 24-bit register for signal <D5HZ_R>.
    Summary:
	inferred  46 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <CHIA_10ENA> synthesized.


Synthesizing Unit <LED_STD_PST>.
    Related source file is "C:/Users/TOSHIBA/Documents/TT_Xilinx/TTTKVMS_CHIEU_T5_NHOM_2/BAI_452_6_DK_2_LUONG_8LED_8CT_ENA_SS/LED_STD_PST.vhd".
    Found 8-bit register for signal <Q_R>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <LED_STD_PST> synthesized.


Synthesizing Unit <LED_STD_TSP>.
    Related source file is "C:/Users/TOSHIBA/Documents/TT_Xilinx/TTTKVMS_CHIEU_T5_NHOM_2/BAI_452_6_DK_2_LUONG_8LED_8CT_ENA_SS/LED_STD_TSP.vhd".
    Found 8-bit register for signal <Q_R>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <LED_STD_TSP> synthesized.


Synthesizing Unit <LED_STD_TNV>.
    Related source file is "C:/Users/TOSHIBA/Documents/TT_Xilinx/TTTKVMS_CHIEU_T5_NHOM_2/BAI_452_6_DK_2_LUONG_8LED_8CT_ENA_SS/LED_STD_TNV.vhd".
    Found 8-bit register for signal <Q_R>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <LED_STD_TNV> synthesized.


Synthesizing Unit <LED_STD_TTR>.
    Related source file is "C:/Users/TOSHIBA/Documents/TT_Xilinx/TTTKVMS_CHIEU_T5_NHOM_2/BAI_452_6_DK_2_LUONG_8LED_8CT_ENA_SS/LED_STD_TTR.vhd".
    Found 8-bit register for signal <Q_R>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <LED_STD_TTR> synthesized.


Synthesizing Unit <LED_DSDC_PST>.
    Related source file is "C:/Users/TOSHIBA/Documents/TT_Xilinx/TTTKVMS_CHIEU_T5_NHOM_2/BAI_452_6_DK_2_LUONG_8LED_8CT_ENA_SS/LED_DSDC_PST.vhd".
    Found 8-bit register for signal <Q_R>.
Unit <LED_DSDC_PST> synthesized.


Synthesizing Unit <LED_DSDC_TSP>.
    Related source file is "C:/Users/TOSHIBA/Documents/TT_Xilinx/TTTKVMS_CHIEU_T5_NHOM_2/BAI_452_6_DK_2_LUONG_8LED_8CT_ENA_SS/LED_DSDC_TSP.vhd".
    Found 8-bit register for signal <Q_R>.
Unit <LED_DSDC_TSP> synthesized.


Synthesizing Unit <LED_SANGDON_PST>.
    Related source file is "C:/Users/TOSHIBA/Documents/TT_Xilinx/TTTKVMS_CHIEU_T5_NHOM_2/BAI_452_6_DK_2_LUONG_8LED_8CT_ENA_SS/LED_SANGDON_PST.vhd".
    Found 3-bit register for signal <DC_R>.
    Found 3-bit subtractor for signal <DC_R$addsub0000> created at line 88.
    Found 3-bit subtractor for signal <DC_R$sub0000> created at line 85.
    Found 3-bit register for signal <DL_R>.
    Found 8-bit register for signal <X_R>.
    Found 8-bit register for signal <Y_R>.
    Summary:
	inferred  22 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <LED_SANGDON_PST> synthesized.


Synthesizing Unit <LED_SANGDON_TSP>.
    Related source file is "C:/Users/TOSHIBA/Documents/TT_Xilinx/TTTKVMS_CHIEU_T5_NHOM_2/BAI_452_6_DK_2_LUONG_8LED_8CT_ENA_SS/LED_SANGDON_TSP.vhd".
    Found 3-bit register for signal <DC_R>.
    Found 3-bit subtractor for signal <DC_R$addsub0000> created at line 88.
    Found 3-bit subtractor for signal <DC_R$sub0000> created at line 85.
    Found 3-bit register for signal <DL_R>.
    Found 8-bit register for signal <X_R>.
    Found 8-bit register for signal <Y_R>.
    Summary:
	inferred  22 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <LED_SANGDON_TSP> synthesized.


Synthesizing Unit <DIEUKHIEN_CHOPHEP>.
    Related source file is "C:/Users/TOSHIBA/Documents/TT_Xilinx/TTTKVMS_CHIEU_T5_NHOM_2/BAI_452_6_DK_2_LUONG_8LED_8CT_ENA_SS/DIEUKHIEN_CHOPHEP.vhd".
    Found 8-bit up counter for signal <DEM_R>.
    Found 8-bit comparator less for signal <OE$cmp_lt0000> created at line 58.
    Found 8-bit comparator less for signal <OE$cmp_lt0001> created at line 59.
    Found 8-bit comparator less for signal <OE$cmp_lt0002> created at line 60.
    Found 8-bit comparator less for signal <OE$cmp_lt0003> created at line 61.
    Found 8-bit comparator less for signal <OE$cmp_lt0004> created at line 62.
    Found 8-bit comparator less for signal <OE$cmp_lt0005> created at line 63.
    Found 8-bit comparator less for signal <OE$cmp_lt0006> created at line 64.
    Summary:
	inferred   1 Counter(s).
	inferred   7 Comparator(s).
Unit <DIEUKHIEN_CHOPHEP> synthesized.


Synthesizing Unit <DEBOUNCE_BTN>.
    Related source file is "C:/Users/TOSHIBA/Documents/TT_Xilinx/TTTKVMS_CHIEU_T5_NHOM_2/BAI_452_6_DK_2_LUONG_8LED_8CT_ENA_SS/DEBOUNCE_BTN.vhd".
    Found finite state machine <FSM_0> for signal <DB_R>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | CKHT                      (falling_edge)       |
    | Power Up State     | zero                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 20-bit register for signal <DL_R>.
    Found 20-bit subtractor for signal <DL_R$addsub0000>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <DEBOUNCE_BTN> synthesized.


Synthesizing Unit <LAM_HEP_XUNG>.
    Related source file is "C:/Users/TOSHIBA/Documents/TT_Xilinx/TTTKVMS_CHIEU_T5_NHOM_2/BAI_452_6_DK_2_LUONG_8LED_8CT_ENA_SS/LAM_HEP_XUNG.vhd".
    Found 1-bit register for signal <QFF>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <LAM_HEP_XUNG> synthesized.


Synthesizing Unit <CD_LAM_HEP_BTN>.
    Related source file is "C:/Users/TOSHIBA/Documents/TT_Xilinx/TTTKVMS_CHIEU_T5_NHOM_2/BAI_452_6_DK_2_LUONG_8LED_8CT_ENA_SS/CD_LAM_HEP_BTN.vhd".
Unit <CD_LAM_HEP_BTN> synthesized.


Synthesizing Unit <DK_2_LUONG_8LED_8CT_ENA_SS>.
    Related source file is "C:/Users/TOSHIBA/Documents/TT_Xilinx/TTTKVMS_CHIEU_T5_NHOM_2/BAI_452_6_DK_2_LUONG_8LED_8CT_ENA_SS/DK_2_LUONG_8LED_8CT_ENA_SS.vhd".
Unit <DK_2_LUONG_8LED_8CT_ENA_SS> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 11
 20-bit subtractor                                     : 1
 22-bit adder                                          : 1
 24-bit adder                                          : 1
 3-bit subtractor                                      : 8
# Counters                                             : 2
 8-bit up counter                                      : 2
# Registers                                            : 32
 1-bit register                                        : 1
 20-bit register                                       : 1
 22-bit register                                       : 1
 24-bit register                                       : 1
 3-bit register                                        : 8
 8-bit register                                        : 20
# Comparators                                          : 14
 8-bit comparator less                                 : 14

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <IC12/IC3/DB_R/FSM> on signal <DB_R[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 zero  | 00
 wait0 | 11
 one   | 10
 wait1 | 01
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 11
 20-bit subtractor                                     : 1
 22-bit adder                                          : 1
 24-bit adder                                          : 1
 3-bit subtractor                                      : 8
# Counters                                             : 2
 8-bit up counter                                      : 2
# Registers                                            : 251
 Flip-Flops                                            : 251
# Comparators                                          : 14
 8-bit comparator less                                 : 14

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <DK_2_LUONG_8LED_8CT_ENA_SS> ...

Optimizing unit <CHIA_10ENA> ...

Optimizing unit <LED_STD_PST> ...

Optimizing unit <LED_STD_TSP> ...

Optimizing unit <LED_STD_TNV> ...

Optimizing unit <LED_STD_TTR> ...

Optimizing unit <LED_SANGDON_PST> ...

Optimizing unit <LED_SANGDON_TSP> ...

Optimizing unit <DIEUKHIEN_CHOPHEP> ...

Optimizing unit <DEBOUNCE_BTN> ...

Optimizing unit <LED_DSDC_PST> ...

Optimizing unit <LED_DSDC_TSP> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block DK_2_LUONG_8LED_8CT_ENA_SS, actual ratio is 6.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 269
 Flip-Flops                                            : 269

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : DK_2_LUONG_8LED_8CT_ENA_SS.ngr
Top Level Output File Name         : DK_2_LUONG_8LED_8CT_ENA_SS
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 22

Cell Usage :
# BELS                             : 658
#      GND                         : 1
#      INV                         : 24
#      LUT1                        : 59
#      LUT2                        : 90
#      LUT2_D                      : 3
#      LUT2_L                      : 3
#      LUT3                        : 105
#      LUT3_D                      : 10
#      LUT4                        : 171
#      LUT4_D                      : 16
#      LUT4_L                      : 11
#      MUXCY                       : 82
#      VCC                         : 1
#      XORCY                       : 82
# FlipFlops/Latches                : 269
#      FD_1                        : 2
#      FDCE                        : 16
#      FDCE_1                      : 156
#      FDPE_1                      : 28
#      FDR_1                       : 44
#      FDS_1                       : 2
#      FDSE_1                      : 21
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 5
#      OBUF                        : 16
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500epq208-5 

 Number of Slices:                      269  out of   4656     5%  
 Number of Slice Flip Flops:            269  out of   9312     2%  
 Number of 4 input LUTs:                492  out of   9312     5%  
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of    158    13%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CKHT                               | BUFGP                  | 269   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
BTN<0>                             | IBUF                   | 200   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.486ns (Maximum Frequency: 154.177MHz)
   Minimum input arrival time before clock: 7.301ns
   Maximum output required time after clock: 11.436ns
   Maximum combinational path delay: 12.669ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CKHT'
  Clock period: 6.486ns (frequency: 154.177MHz)
  Total number of paths / destination ports: 11008 / 556
-------------------------------------------------------------------------
Delay:               6.486ns (Levels of Logic = 4)
  Source:            IC1/D20HZ_R_7 (FF)
  Destination:       IC8/DL_R_2 (FF)
  Source Clock:      CKHT falling
  Destination Clock: CKHT falling

  Data Path: IC1/D20HZ_R_7 to IC8/DL_R_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR_1:C->Q            2   0.514   0.532  IC1/D20HZ_R_7 (IC1/D20HZ_R_7)
     LUT4:I0->O            1   0.612   0.360  IC1/D20HZ_N_cmp_eq0000123 (IC1/D20HZ_N_cmp_eq0000123)
     LUT4:I3->O            3   0.612   0.603  IC1/D20HZ_N_cmp_eq0000137 (IC1/N11)
     LUT4_D:I0->O         10   0.612   0.753  ENA_DB164_1 (ENA_DB164)
     LUT4:I3->O           11   0.612   0.793  IC8/X_R_not000141 (IC8/X_R_not0001)
     FDCE_1:CE                 0.483          IC8/X_R_0
    ----------------------------------------
    Total                      6.486ns (3.445ns logic, 3.041ns route)
                                       (53.1% logic, 46.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CKHT'
  Total number of paths / destination ports: 826 / 422
-------------------------------------------------------------------------
Offset:              7.301ns (Levels of Logic = 5)
  Source:            BTN<0> (PAD)
  Destination:       IC8/Y_R_7 (FF)
  Destination Clock: CKHT falling

  Data Path: BTN<0> to IC8/Y_R_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           209   1.106   1.272  BTN_0_IBUF (BTN_0_IBUF)
     LUT3:I0->O            1   0.612   0.387  IC10/OE<6>36 (IC10/OE<6>36)
     LUT4:I2->O           16   0.612   0.882  IC10/OE<6>40 (OE<6>)
     LUT4_D:I3->O         18   0.612   0.938  IC8/DC_R_mux0000<0>11 (IC8/N2)
     LUT3:I2->O            1   0.612   0.000  IC8/Y_R_mux0000<5>1 (IC8/Y_R_mux0000<5>)
     FDCE_1:D                  0.268          IC8/Y_R_2
    ----------------------------------------
    Total                      7.301ns (3.822ns logic, 3.479ns route)
                                       (52.3% logic, 47.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CKHT'
  Total number of paths / destination ports: 864 / 16
-------------------------------------------------------------------------
Offset:              11.436ns (Levels of Logic = 7)
  Source:            IC102/DEM_R_7 (FF)
  Destination:       LED<15> (PAD)
  Source Clock:      CKHT falling

  Data Path: IC102/DEM_R_7 to LED<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             7   0.514   0.632  IC102/DEM_R_7 (IC102/DEM_R_7)
     LUT3_D:I2->O         21   0.612   0.962  IC102/OE<2>11 (IC102/N2)
     LUT4_D:I3->O         10   0.612   0.902  IC102/OE<3>1 (OE2<3>)
     LUT4:I0->O            1   0.612   0.509  LED_8_or00004 (LED_8_or00004)
     LUT4:I0->O            1   0.612   0.360  LED_8_or000036_SW0_SW0 (N72)
     LUT4:I3->O            1   0.612   0.360  LED_8_or000036_SW0 (N36)
     LUT4:I3->O            1   0.612   0.357  LED_8_or000036 (LED_8_OBUF)
     OBUF:I->O                 3.169          LED_8_OBUF (LED<8>)
    ----------------------------------------
    Total                     11.436ns (7.355ns logic, 4.081ns route)
                                       (64.3% logic, 35.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 128 / 16
-------------------------------------------------------------------------
Delay:               12.669ns (Levels of Logic = 8)
  Source:            BTN<0> (PAD)
  Destination:       LED<15> (PAD)

  Data Path: BTN<0> to LED<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           209   1.106   1.272  BTN_0_IBUF (BTN_0_IBUF)
     LUT3_D:I0->O         21   0.612   0.962  IC102/OE<2>11 (IC102/N2)
     LUT4_D:I3->O         10   0.612   0.902  IC102/OE<3>1 (OE2<3>)
     LUT4:I0->O            1   0.612   0.509  LED_8_or00004 (LED_8_or00004)
     LUT4:I0->O            1   0.612   0.360  LED_8_or000036_SW0_SW0 (N72)
     LUT4:I3->O            1   0.612   0.360  LED_8_or000036_SW0 (N36)
     LUT4:I3->O            1   0.612   0.357  LED_8_or000036 (LED_8_OBUF)
     OBUF:I->O                 3.169          LED_8_OBUF (LED<8>)
    ----------------------------------------
    Total                     12.669ns (7.947ns logic, 4.722ns route)
                                       (62.7% logic, 37.3% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.09 secs
 
--> 

Total memory usage is 4536776 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

