<?xml version="1.0" encoding="UTF-8"?>
<root versionMajor="1" versionMinor="5">
  <kernel name="krnl_write" language="clc" vlnv="xilinx.com:hls:krnl_write:1.0" attributes="" hash="TmLA4WCSOVO8oR.T6GWj61" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" compileOptions="" profileType="">
    <ports>
      <port name="M_AXI_GMEM" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x0"/>
      <port name="S_AXI_CONTROL" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
      <port name="PIPE_C" mode="read_only" dataWidth="32" portType="stream"/>
    </ports>
    <args>
      <arg name="c" addressQualifier="1" id="0" port="M_AXI_GMEM" size="0x8" offset="0x10" hostOffset="0x0" hostSize="0x8" type="int*"/>
      <arg name="n_elements" addressQualifier="0" id="1" port="S_AXI_CONTROL" size="0x4" offset="0x1C" hostOffset="0x0" hostSize="0x4" type="int"/>
      <arg name="__xcl_gv_pipe_c" addressQualifier="4" id="" port="PIPE_C" size="0x4" offset="0x24" hostOffset="0x0" hostSize="0x4" type="" memSize="0x200" origName="pipe_c" origUse="variable"/>
    </args>
    <compileWorkGroupSize x="1" y="1" z="1"/>
    <maxWorkGroupSize x="0" y="0" z="0"/>
  </kernel>
  <pipe name="xcl_pipe_pipe_c" width="0x4" depth="0x80" linkage="internal"/>
  <connection srcInst="krnl_write" srcPort="PIPE_C" dstInst="xcl_pipe_pipe_c" dstPort="M_AXIS" srcType="kernel" dstType="pipe"/>
</root>
