{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1614213877747 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614213877747 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 24 18:44:37 2021 " "Processing started: Wed Feb 24 18:44:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614213877747 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614213877747 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off practice3 -c practice3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off practice3 -c practice3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614213877747 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1614213878187 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1614213878187 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "practice3.v(24) " "Verilog HDL Module Instantiation warning at practice3.v(24): ignored dangling comma in List of Port Connections" {  } { { "practice3.v" "" { Text "D:/Quartus/intelFPGA_lite/practice3/practice3.v" 24 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1614213888109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practice3.v 1 1 " "Found 1 design units, including 1 entities, in source file practice3.v" { { "Info" "ISGN_ENTITY_NAME" "1 practice3 " "Found entity 1: practice3" {  } { { "practice3.v" "" { Text "D:/Quartus/intelFPGA_lite/practice3/practice3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614213888110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614213888110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frec_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file frec_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 frec_divider " "Found entity 1: frec_divider" {  } { { "frec_divider.v" "" { Text "D:/Quartus/intelFPGA_lite/practice3/frec_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614213888112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614213888112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "D:/Quartus/intelFPGA_lite/practice3/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614213888114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614213888114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_counters " "Found entity 1: testbench_counters" {  } { { "testbench_counters.v" "" { Text "D:/Quartus/intelFPGA_lite/practice3/testbench_counters.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614213888116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614213888116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.v" "" { Text "D:/Quartus/intelFPGA_lite/practice3/BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614213888118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614213888118 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "practice3(1).v " "Can't analyze file -- file practice3(1).v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1614213888120 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "practice3 " "Elaborating entity \"practice3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1614213888157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frec_divider frec_divider:Module1 " "Elaborating entity \"frec_divider\" for hierarchy \"frec_divider:Module1\"" {  } { { "practice3.v" "Module1" { Text "D:/Quartus/intelFPGA_lite/practice3/practice3.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614213888159 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rSignal_d frec_divider.v(22) " "Verilog HDL Always Construct warning at frec_divider.v(22): inferring latch(es) for variable \"rSignal_d\", which holds its previous value in one or more paths through the always construct" {  } { { "frec_divider.v" "" { Text "D:/Quartus/intelFPGA_lite/practice3/frec_divider.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1614213888160 "|practice3|frec_divider:Module1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rSignal_d frec_divider.v(30) " "Inferred latch for \"rSignal_d\" at frec_divider.v(30)" {  } { { "frec_divider.v" "" { Text "D:/Quartus/intelFPGA_lite/practice3/frec_divider.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1614213888160 "|practice3|frec_divider:Module1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:Unidades " "Elaborating entity \"counter\" for hierarchy \"counter:Unidades\"" {  } { { "practice3.v" "Unidades" { Text "D:/Quartus/intelFPGA_lite/practice3/practice3.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614213888179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD BCD:DUnidades " "Elaborating entity \"BCD\" for hierarchy \"BCD:DUnidades\"" {  } { { "practice3.v" "DUnidades" { Text "D:/Quartus/intelFPGA_lite/practice3/practice3.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614213888182 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "iRst Module1 " "Port \"iRst\" does not exist in macrofunction \"Module1\"" {  } { { "practice3.v" "Module1" { Text "D:/Quartus/intelFPGA_lite/practice3/practice3.v" 24 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614213888211 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1614213888231 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614213888340 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 24 18:44:48 2021 " "Processing ended: Wed Feb 24 18:44:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614213888340 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614213888340 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614213888340 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1614213888340 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1614213888964 ""}
