diff a/Pipeline.vhd b/Pipeline.vhd	(rejected hunks)
@@ -158,23 +158,14 @@
 					ir_out : out std_logic_vector (31 downto 0));
 	END component;
 
-	--Hazard Detection and Forwarding
+	--Hazard Detection
 	component hazard_detection is
-		PORT( idex_IR : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
+		PORT( exmem_IR : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
 	        rs : IN STD_LOGIC_VECTOR(4 DOWNTO 0);
 	        rt : IN STD_LOGIC_VECTOR(4 DOWNTO 0);
 	        STALL_REQUEST : OUT STD_LOGIC);
 	end component;
 
-	component forwarding is
-		PORT( exmem_ir : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
-		      memwb_ir : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
-		      rs : IN STD_LOGIC_VECTOR(4 DOWNTO 0);
-		      rt : IN STD_LOGIC_VECTOR(4 DOWNTO 0);
-		      forward_A : OUT STD_LOGIC_VECTOR(1 DOWNTO 0);
-		      forward_B : OUT STD_LOGIC_VECTOR(1 DOWNTO 0));
-	end component;
-
 -- Signals connecting the stages and buffers together
 -- IF stage
 SIGNAL if_NEXT_PC , if_InstructionValue : STD_LOGIC_VECTOR(31 DOWNTO 0);
