Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
ERROR:DesignEntry:30 - Instance "XLXI_1" referencing symbol "or5" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_2" referencing symbol "and4b2" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_3" referencing symbol "and3" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_4" referencing symbol "and3" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_5" referencing symbol "and3b1" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_6" referencing symbol "and3b1" is out of
   date.
Error: 
Process "View VHDL Functional Model" did not complete.



Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
ERROR:DesignEntry:30 - Instance "XLXI_1" referencing symbol "or3" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_2" referencing symbol "and3" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_3" referencing symbol "and3b1" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_4" referencing symbol "and4b3" is out of
   date.
Error: 
Process "View VHDL Functional Model" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
ERROR:DesignEntry:30 - Instance "XLXI_1" referencing symbol "or5" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_2" referencing symbol "and4b2" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_3" referencing symbol "and3" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_4" referencing symbol "and3" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_5" referencing symbol "and3b1" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_6" referencing symbol "and3b1" is out of
   date.
Error: 
Process "View VHDL Functional Model" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
ERROR:DesignEntry:30 - Instance "XLXI_1" referencing symbol "or5" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_2" referencing symbol "and4b2" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_3" referencing symbol "and3" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_4" referencing symbol "and3" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_5" referencing symbol "and3b1" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_6" referencing symbol "and3b1" is out of
   date.
Error: 
Process "View VHDL Functional Model" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
ERROR:DesignEntry:30 - Instance "XLXI_1" referencing symbol "or5" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_2" referencing symbol "and4b2" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_3" referencing symbol "and3" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_4" referencing symbol "and3" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_5" referencing symbol "and3b1" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_6" referencing symbol "and3b1" is out of
   date.
Error: 
Process "View VHDL Functional Model" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Release 6.3i - sch2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
ERROR:DesignEntry:30 - Instance "XLXI_1" referencing symbol "or5" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_2" referencing symbol "and4b2" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_3" referencing symbol "and3" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_4" referencing symbol "and3" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_5" referencing symbol "and3b1" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_6" referencing symbol "and3b1" is out of
   date.
Error: 
Process "View VHDL Functional Model" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
ERROR:DesignEntry:30 - Instance "XLXI_1" referencing symbol "or5" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_3" referencing symbol "and3" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_4" referencing symbol "and3" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_5" referencing symbol "and3b1" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_6" referencing symbol "and3b1" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_7" referencing symbol "and4b2" is out of
   date.
Error: 
Process "View VHDL Functional Model" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
ERROR:DesignEntry:30 - Instance "XLXI_1" referencing symbol "or5" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_3" referencing symbol "and3" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_4" referencing symbol "and3" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_5" referencing symbol "and3b1" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_6" referencing symbol "and3b1" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_7" referencing symbol "and4b2" is out of
   date.
Error: 
Process "View VHDL Functional Model" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Update All Schematic Files".

ERROR: 
Process "Update All Schematic Files" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "HDL Converter".


ERROR: No input file specified for the "HDL Converter" process.
Please select an input file (ABEL or AHDL) from the property menu.
(Right click on the "HDL Converter" process name and select 'Properties')
Process "HDL Converter" did not complete due to error(s) reported by internal script.


Project Navigator Auto-Make Log File
-------------------------------------

ERROR : Please specify a 'TDO Input File' in the 'TDO Converter' process properties window.

Project Navigator Auto-Make Log File
-------------------------------------


Started process "Update All Schematic Files".

ERROR: 
Process "Update All Schematic Files" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
ERROR:DesignEntry:30 - Instance "XLXI_1" referencing symbol "or5" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_3" referencing symbol "and3" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_4" referencing symbol "and3" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_5" referencing symbol "and3b1" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_6" referencing symbol "and3b1" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_7" referencing symbol "and4b2" is out of
   date.
Error: 
Process "View VHDL Functional Model" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/dc_7_16/seg_a.vhf in Library work.
Entity <seg_a> (Architecture <BEHAVIORAL>) compiled.
Completed process "Check Syntax".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
ERROR:DesignEntry:30 - Instance "XLXI_1" referencing symbol "or5" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_3" referencing symbol "and3" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_4" referencing symbol "and3" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_5" referencing symbol "and3b1" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_6" referencing symbol "and3b1" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_7" referencing symbol "and4b2" is out of
   date.
Error: 
Process "View VHDL Functional Model" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
ERROR:DesignEntry:30 - Instance "XLXI_1" referencing symbol "or3" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_2" referencing symbol "and3" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_3" referencing symbol "and3b1" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_4" referencing symbol "and4b3" is out of
   date.
Error: 
Process "View VHDL Functional Model" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
ERROR:DesignEntry:30 - Instance "XLXI_1" referencing symbol "or3" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_2" referencing symbol "and3" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_3" referencing symbol "and3b1" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_4" referencing symbol "and4b3" is out of
   date.
Error: 
Process "View VHDL Functional Model" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
ERROR:DesignEntry:30 - Instance "XLXI_1" referencing symbol "or4" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_6" referencing symbol "and4b3" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_7" referencing symbol "and4b3" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_8" referencing symbol "and3" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_9" referencing symbol "and4b2" is out of
   date.
Error: 
Process "View VHDL Functional Model" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
ERROR:DesignEntry:30 - Instance "XLXI_1" referencing symbol "or3" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_2" referencing symbol "and3b2" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_3" referencing symbol "and3b2" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_4" referencing symbol "and2b1" is out of
   date.
Error: 
Process "View VHDL Functional Model" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/dc_7_16/Seg_aa.vhf in Library work.
Entity <seg_aa> (Architecture <BEHAVIORAL>) compiled.
Completed process "Check Syntax".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
ERROR:DesignEntry:30 - Instance "XLXI_1" referencing symbol "or5" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_3" referencing symbol "and3" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_4" referencing symbol "and3" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_5" referencing symbol "and3b1" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_6" referencing symbol "and3b1" is out of
   date.
ERROR:DesignEntry:30 - Instance "XLXI_7" referencing symbol "and4b2" is out of
   date.
Error: 
Process "View VHDL Functional Model" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/dc_7_16/Seg_bb.vhf in Library work.
Entity <seg_bb> (Architecture <BEHAVIORAL>) compiled.
Completed process "Check Syntax".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/dc_7_16/Seg_cc.vhf in Library work.
Entity <seg_cc> (Architecture <BEHAVIORAL>) compiled.
Completed process "Check Syntax".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/dc_7_16/Seg_dd.vhf in Library work.
Entity <seg_dd> (Architecture <BEHAVIORAL>) compiled.
Completed process "Check Syntax".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/dc_7_16/Seg_ff.vhf in Library work.
Entity <seg_ff> (Architecture <BEHAVIORAL>) compiled.
Completed process "Check Syntax".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/dc_7_16/Seg_gg.vhf in Library work.
Entity <seg_gg> (Architecture <BEHAVIORAL>) compiled.
Completed process "Check Syntax".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/dc_7_16/Seg_aa.vhf in Library work.
Architecture behavioral of Entity seg_aa is up to date.
Compiling vhdl file c:/dc_7_16/Seg_bb.vhf in Library work.
Architecture behavioral of Entity seg_bb is up to date.
Compiling vhdl file c:/dc_7_16/Seg_cc.vhf in Library work.
Architecture behavioral of Entity seg_cc is up to date.
Compiling vhdl file c:/dc_7_16/Seg_dd.vhf in Library work.
Architecture behavioral of Entity seg_dd is up to date.
Compiling vhdl file c:/dc_7_16/Seg_ee.vhf in Library work.
Entity <seg_ee> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file c:/dc_7_16/Seg_ff.vhf in Library work.
Architecture behavioral of Entity seg_ff is up to date.
Compiling vhdl file c:/dc_7_16/Seg_gg.vhf in Library work.
Architecture behavioral of Entity seg_gg is up to date.
Compiling vhdl file c:/dc_7_16/DC_7_16.vhf in Library work.
Entity <dc_7_16> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file c:/dc_7_16/schema1.vhf in Library work.
Entity <FTCE_MXILINX_schema1> (Architecture <BEHAVIORAL>) compiled.
Entity <CB4CE_MXILINX_schema1> (Architecture <BEHAVIORAL>) compiled.
Entity <schema1> (Architecture <BEHAVIORAL>) compiled.
Completed process "Check Syntax".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/dc_7_16/Seg_aa.vhf in Library work.
Architecture behavioral of Entity seg_aa is up to date.
Compiling vhdl file c:/dc_7_16/Seg_bb.vhf in Library work.
Architecture behavioral of Entity seg_bb is up to date.
Compiling vhdl file c:/dc_7_16/Seg_cc.vhf in Library work.
Architecture behavioral of Entity seg_cc is up to date.
Compiling vhdl file c:/dc_7_16/Seg_dd.vhf in Library work.
Architecture behavioral of Entity seg_dd is up to date.
Compiling vhdl file c:/dc_7_16/Seg_ee.vhf in Library work.
Architecture behavioral of Entity seg_ee is up to date.
Compiling vhdl file c:/dc_7_16/Seg_ff.vhf in Library work.
Architecture behavioral of Entity seg_ff is up to date.
Compiling vhdl file c:/dc_7_16/Seg_gg.vhf in Library work.
Architecture behavioral of Entity seg_gg is up to date.
Compiling vhdl file c:/dc_7_16/DC_7_16.vhf in Library work.
Architecture behavioral of Entity dc_7_16 is up to date.
Compiling vhdl file c:/dc_7_16/schema1.vhf in Library work.
Architecture behavioral of Entity ftce_mxilinx_schema1 is up to date.
Architecture behavioral of Entity cb4ce_mxilinx_schema1 is up to date.
Architecture behavioral of Entity schema1 is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <schema1> (Architecture <behavioral>).
WARNING:Xst:753 - c:/dc_7_16/schema1.vhf line 298: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_schema1'.
WARNING:Xst:753 - c:/dc_7_16/schema1.vhf line 298: Unconnected output port 'TC' of component 'CB4CE_MXILINX_schema1'.
    Set user-defined property "HU_SET =  XLXI_2_4" for instance <XLXI_2> in unit <schema1>.
Entity <schema1> analyzed. Unit <schema1> generated.

Analyzing Entity <CB4CE_MXILINX_schema1> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  U0_0" for instance <U0> in unit <CB4CE_MXILINX_schema1>.
    Set user-defined property "HU_SET =  U1_1" for instance <U1> in unit <CB4CE_MXILINX_schema1>.
    Set user-defined property "HU_SET =  U2_2" for instance <U2> in unit <CB4CE_MXILINX_schema1>.
    Set user-defined property "HU_SET =  U3_3" for instance <U3> in unit <CB4CE_MXILINX_schema1>.
Entity <CB4CE_MXILINX_schema1> analyzed. Unit <CB4CE_MXILINX_schema1> generated.

Analyzing Entity <FTCE_MXILINX_schema1> (Architecture <behavioral>).
Entity <FTCE_MXILINX_schema1> analyzed. Unit <FTCE_MXILINX_schema1> generated.

Analyzing Entity <dc_7_16> (Architecture <behavioral>).
Entity <dc_7_16> analyzed. Unit <dc_7_16> generated.

Analyzing Entity <seg_aa> (Architecture <behavioral>).
Entity <seg_aa> analyzed. Unit <seg_aa> generated.

Analyzing Entity <seg_bb> (Architecture <behavioral>).
Entity <seg_bb> analyzed. Unit <seg_bb> generated.

Analyzing Entity <seg_cc> (Architecture <behavioral>).
Entity <seg_cc> analyzed. Unit <seg_cc> generated.

Analyzing Entity <seg_dd> (Architecture <behavioral>).
Entity <seg_dd> analyzed. Unit <seg_dd> generated.

Analyzing Entity <seg_ee> (Architecture <behavioral>).
Entity <seg_ee> analyzed. Unit <seg_ee> generated.

Analyzing Entity <seg_ff> (Architecture <behavioral>).
Entity <seg_ff> analyzed. Unit <seg_ff> generated.

Analyzing Entity <seg_gg> (Architecture <behavioral>).
Entity <seg_gg> analyzed. Unit <seg_gg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <seg_gg>.
    Related source file is c:/dc_7_16/Seg_gg.vhf.
Unit <seg_gg> synthesized.


Synthesizing Unit <seg_ff>.
    Related source file is c:/dc_7_16/Seg_ff.vhf.
Unit <seg_ff> synthesized.


Synthesizing Unit <seg_ee>.
    Related source file is c:/dc_7_16/Seg_ee.vhf.
Unit <seg_ee> synthesized.


Synthesizing Unit <seg_dd>.
    Related source file is c:/dc_7_16/Seg_dd.vhf.
Unit <seg_dd> synthesized.


Synthesizing Unit <seg_cc>.
    Related source file is c:/dc_7_16/Seg_cc.vhf.
Unit <seg_cc> synthesized.


Synthesizing Unit <seg_bb>.
    Related source file is c:/dc_7_16/Seg_bb.vhf.
Unit <seg_bb> synthesized.


Synthesizing Unit <seg_aa>.
    Related source file is c:/dc_7_16/Seg_aa.vhf.
Unit <seg_aa> synthesized.


Synthesizing Unit <FTCE_MXILINX_schema1>.
    Related source file is c:/dc_7_16/schema1.vhf.
Unit <FTCE_MXILINX_schema1> synthesized.


Synthesizing Unit <dc_7_16>.
    Related source file is c:/dc_7_16/DC_7_16.vhf.
Unit <dc_7_16> synthesized.


Synthesizing Unit <CB4CE_MXILINX_schema1>.
    Related source file is c:/dc_7_16/schema1.vhf.
Unit <CB4CE_MXILINX_schema1> synthesized.


Synthesizing Unit <schema1>.
    Related source file is c:/dc_7_16/schema1.vhf.
Unit <schema1> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <schema1> ...

Optimizing unit <FTCE_MXILINX_schema1> ...

Optimizing unit <seg_aa> ...

Optimizing unit <seg_bb> ...

Optimizing unit <seg_cc> ...

Optimizing unit <seg_dd> ...

Optimizing unit <seg_ee> ...

Optimizing unit <seg_ff> ...

Optimizing unit <seg_gg> ...

Optimizing unit <CB4CE_MXILINX_schema1> ...

Optimizing unit <dc_7_16> ...
Completed process "Synthesize".



Started process "Translate".

Extracting independent architecture files...
Release  - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc bind.ucf -p xc9500xl schema1.ngc schema1.ngd

Reading NGO file "c:/dc_7_16/schema1.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "bind.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_2/CEO' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Total memory usage is 75732 kilobytes

Writing NGD file "schema1.ngd" ...

Writing NGDBUILD log file "schema1.bld"...

NGDBUILD done.
Completed process "Translate".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file c:/dc_7_16/Seg_aa.vhf in Library work.
Architecture behavioral of Entity seg_aa is up to date.
Compiling vhdl file c:/dc_7_16/Seg_bb.vhf in Library work.
Architecture behavioral of Entity seg_bb is up to date.
Compiling vhdl file c:/dc_7_16/Seg_cc.vhf in Library work.
Architecture behavioral of Entity seg_cc is up to date.
Compiling vhdl file c:/dc_7_16/Seg_dd.vhf in Library work.
Architecture behavioral of Entity seg_dd is up to date.
Compiling vhdl file c:/dc_7_16/Seg_ee.vhf in Library work.
Architecture behavioral of Entity seg_ee is up to date.
Compiling vhdl file c:/dc_7_16/Seg_ff.vhf in Library work.
Architecture behavioral of Entity seg_ff is up to date.
Compiling vhdl file c:/dc_7_16/Seg_gg.vhf in Library work.
Architecture behavioral of Entity seg_gg is up to date.
Compiling vhdl file c:/dc_7_16/DC_7_16.vhf in Library work.
Architecture behavioral of Entity dc_7_16 is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <dc_7_16> (Architecture <behavioral>).
Entity <dc_7_16> analyzed. Unit <dc_7_16> generated.

Analyzing Entity <seg_aa> (Architecture <behavioral>).
Entity <seg_aa> analyzed. Unit <seg_aa> generated.

Analyzing Entity <seg_bb> (Architecture <behavioral>).
Entity <seg_bb> analyzed. Unit <seg_bb> generated.

Analyzing Entity <seg_cc> (Architecture <behavioral>).
Entity <seg_cc> analyzed. Unit <seg_cc> generated.

Analyzing Entity <seg_dd> (Architecture <behavioral>).
Entity <seg_dd> analyzed. Unit <seg_dd> generated.

Analyzing Entity <seg_ee> (Architecture <behavioral>).
Entity <seg_ee> analyzed. Unit <seg_ee> generated.

Analyzing Entity <seg_ff> (Architecture <behavioral>).
Entity <seg_ff> analyzed. Unit <seg_ff> generated.

Analyzing Entity <seg_gg> (Architecture <behavioral>).
Entity <seg_gg> analyzed. Unit <seg_gg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <seg_gg>.
    Related source file is c:/dc_7_16/Seg_gg.vhf.
Unit <seg_gg> synthesized.


Synthesizing Unit <seg_ff>.
    Related source file is c:/dc_7_16/Seg_ff.vhf.
Unit <seg_ff> synthesized.


Synthesizing Unit <seg_ee>.
    Related source file is c:/dc_7_16/Seg_ee.vhf.
Unit <seg_ee> synthesized.


Synthesizing Unit <seg_dd>.
    Related source file is c:/dc_7_16/Seg_dd.vhf.
Unit <seg_dd> synthesized.


Synthesizing Unit <seg_cc>.
    Related source file is c:/dc_7_16/Seg_cc.vhf.
Unit <seg_cc> synthesized.


Synthesizing Unit <seg_bb>.
    Related source file is c:/dc_7_16/Seg_bb.vhf.
Unit <seg_bb> synthesized.


Synthesizing Unit <seg_aa>.
    Related source file is c:/dc_7_16/Seg_aa.vhf.
Unit <seg_aa> synthesized.


Synthesizing Unit <dc_7_16>.
    Related source file is c:/dc_7_16/DC_7_16.vhf.
Unit <dc_7_16> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <dc_7_16> ...

Optimizing unit <seg_aa> ...

Optimizing unit <seg_bb> ...

Optimizing unit <seg_cc> ...

Optimizing unit <seg_dd> ...

Optimizing unit <seg_ee> ...

Optimizing unit <seg_ff> ...

Optimizing unit <seg_gg> ...
Completed process "Synthesize".



Started process "Translate".

Extracting independent architecture files...
Release  - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -i -p xc9500xl dc_7_16.ngc dc_7_16.ngd 

Reading NGO file "c:/dc_7_16/dc_7_16.ngc" ...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 75796 kilobytes

Writing NGD file "dc_7_16.ngd" ...

Writing NGDBUILD log file "dc_7_16.bld"...

NGDBUILD done.
Completed process "Translate".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3215 - Unit work/FTCE_MXILINX_SCHEMA1 is now defined in a different file: was c:/dc_7_16/schema1.vhf, now is F:/dc_7_16/schema1.vhf
WARNING:HDLParsers:3215 - Unit work/FTCE_MXILINX_SCHEMA1/BEHAVIORAL is now defined in a different file: was c:/dc_7_16/schema1.vhf, now is F:/dc_7_16/schema1.vhf
WARNING:HDLParsers:3215 - Unit work/CB4CE_MXILINX_SCHEMA1 is now defined in a different file: was c:/dc_7_16/schema1.vhf, now is F:/dc_7_16/schema1.vhf
WARNING:HDLParsers:3215 - Unit work/CB4CE_MXILINX_SCHEMA1/BEHAVIORAL is now defined in a different file: was c:/dc_7_16/schema1.vhf, now is F:/dc_7_16/schema1.vhf
WARNING:HDLParsers:3215 - Unit work/SCHEMA1 is now defined in a different file: was c:/dc_7_16/schema1.vhf, now is F:/dc_7_16/schema1.vhf
WARNING:HDLParsers:3215 - Unit work/SCHEMA1/BEHAVIORAL is now defined in a different file: was c:/dc_7_16/schema1.vhf, now is F:/dc_7_16/schema1.vhf
WARNING:HDLParsers:3215 - Unit work/DC_7_16 is now defined in a different file: was c:/dc_7_16/DC_7_16.vhf, now is F:/dc_7_16/DC_7_16.vhf
WARNING:HDLParsers:3215 - Unit work/DC_7_16/BEHAVIORAL is now defined in a different file: was c:/dc_7_16/DC_7_16.vhf, now is F:/dc_7_16/DC_7_16.vhf
WARNING:HDLParsers:3215 - Unit work/SEG_GG is now defined in a different file: was c:/dc_7_16/Seg_gg.vhf, now is F:/dc_7_16/Seg_gg.vhf
WARNING:HDLParsers:3215 - Unit work/SEG_GG/BEHAVIORAL is now defined in a different file: was c:/dc_7_16/Seg_gg.vhf, now is F:/dc_7_16/Seg_gg.vhf
WARNING:HDLParsers:3215 - Unit work/SEG_FF is now defined in a different file: was c:/dc_7_16/Seg_ff.vhf, now is F:/dc_7_16/Seg_ff.vhf
WARNING:HDLParsers:3215 - Unit work/SEG_FF/BEHAVIORAL is now defined in a different file: was c:/dc_7_16/Seg_ff.vhf, now is F:/dc_7_16/Seg_ff.vhf
WARNING:HDLParsers:3215 - Unit work/SEG_EE is now defined in a different file: was c:/dc_7_16/Seg_ee.vhf, now is F:/dc_7_16/Seg_ee.vhf
WARNING:HDLParsers:3215 - Unit work/SEG_EE/BEHAVIORAL is now defined in a different file: was c:/dc_7_16/Seg_ee.vhf, now is F:/dc_7_16/Seg_ee.vhf
WARNING:HDLParsers:3215 - Unit work/SEG_DD is now defined in a different file: was c:/dc_7_16/Seg_dd.vhf, now is F:/dc_7_16/Seg_dd.vhf
WARNING:HDLParsers:3215 - Unit work/SEG_DD/BEHAVIORAL is now defined in a different file: was c:/dc_7_16/Seg_dd.vhf, now is F:/dc_7_16/Seg_dd.vhf
WARNING:HDLParsers:3215 - Unit work/SEG_CC is now defined in a different file: was c:/dc_7_16/Seg_cc.vhf, now is F:/dc_7_16/Seg_cc.vhf
WARNING:HDLParsers:3215 - Unit work/SEG_CC/BEHAVIORAL is now defined in a different file: was c:/dc_7_16/Seg_cc.vhf, now is F:/dc_7_16/Seg_cc.vhf
WARNING:HDLParsers:3215 - Unit work/SEG_BB is now defined in a different file: was c:/dc_7_16/Seg_bb.vhf, now is F:/dc_7_16/Seg_bb.vhf
WARNING:HDLParsers:3215 - Unit work/SEG_BB/BEHAVIORAL is now defined in a different file: was c:/dc_7_16/Seg_bb.vhf, now is F:/dc_7_16/Seg_bb.vhf
WARNING:HDLParsers:3215 - Unit work/SEG_AA is now defined in a different file: was c:/dc_7_16/Seg_aa.vhf, now is F:/dc_7_16/Seg_aa.vhf
WARNING:HDLParsers:3215 - Unit work/SEG_AA/BEHAVIORAL is now defined in a different file: was c:/dc_7_16/Seg_aa.vhf, now is F:/dc_7_16/Seg_aa.vhf
Compiling vhdl file F:/dc_7_16/Seg_aa.vhf in Library work.
Entity <seg_aa> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/dc_7_16/Seg_bb.vhf in Library work.
Entity <seg_bb> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/dc_7_16/Seg_cc.vhf in Library work.
Entity <seg_cc> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/dc_7_16/Seg_dd.vhf in Library work.
Entity <seg_dd> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/dc_7_16/Seg_ee.vhf in Library work.
Architecture behavioral of Entity seg_ee is up to date.
Compiling vhdl file F:/dc_7_16/Seg_ff.vhf in Library work.
Architecture behavioral of Entity seg_ff is up to date.
Compiling vhdl file F:/dc_7_16/Seg_gg.vhf in Library work.
Architecture behavioral of Entity seg_gg is up to date.
Compiling vhdl file F:/dc_7_16/DC_7_16.vhf in Library work.
Architecture behavioral of Entity dc_7_16 is up to date.
Compiling vhdl file F:/dc_7_16/schema1.vhf in Library work.
Entity <ftce_mxilinx_schema1> (Architecture <behavioral>) compiled.
Entity <cb4ce_mxilinx_schema1> (Architecture <behavioral>) compiled.
Entity <schema1> (Architecture <behavioral>) compiled.
Completed process "Check Syntax".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/dc_7_16/Seg_aa.vhf in Library work.
Architecture behavioral of Entity seg_aa is up to date.
Compiling vhdl file F:/dc_7_16/Seg_bb.vhf in Library work.
Architecture behavioral of Entity seg_bb is up to date.
Compiling vhdl file F:/dc_7_16/Seg_cc.vhf in Library work.
Architecture behavioral of Entity seg_cc is up to date.
Compiling vhdl file F:/dc_7_16/Seg_dd.vhf in Library work.
Architecture behavioral of Entity seg_dd is up to date.
Compiling vhdl file F:/dc_7_16/Seg_ee.vhf in Library work.
Architecture behavioral of Entity seg_ee is up to date.
Compiling vhdl file F:/dc_7_16/Seg_ff.vhf in Library work.
Architecture behavioral of Entity seg_ff is up to date.
Compiling vhdl file F:/dc_7_16/Seg_gg.vhf in Library work.
Architecture behavioral of Entity seg_gg is up to date.
Compiling vhdl file F:/dc_7_16/DC_7_16.vhf in Library work.
Architecture behavioral of Entity dc_7_16 is up to date.
Compiling vhdl file F:/dc_7_16/schema1.vhf in Library work.
Architecture behavioral of Entity ftce_mxilinx_schema1 is up to date.
Architecture behavioral of Entity cb4ce_mxilinx_schema1 is up to date.
Architecture behavioral of Entity schema1 is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <schema1> (Architecture <behavioral>).
WARNING:Xst:753 - F:/dc_7_16/schema1.vhf line 298: Unconnected output port 'CEO' of component 'CB4CE_MXILINX_schema1'.
WARNING:Xst:753 - F:/dc_7_16/schema1.vhf line 298: Unconnected output port 'TC' of component 'CB4CE_MXILINX_schema1'.
    Set user-defined property "HU_SET =  XLXI_2_4" for instance <XLXI_2> in unit <schema1>.
Entity <schema1> analyzed. Unit <schema1> generated.

Analyzing Entity <CB4CE_MXILINX_schema1> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  U0_0" for instance <U0> in unit <CB4CE_MXILINX_schema1>.
    Set user-defined property "HU_SET =  U1_1" for instance <U1> in unit <CB4CE_MXILINX_schema1>.
    Set user-defined property "HU_SET =  U2_2" for instance <U2> in unit <CB4CE_MXILINX_schema1>.
    Set user-defined property "HU_SET =  U3_3" for instance <U3> in unit <CB4CE_MXILINX_schema1>.
Entity <CB4CE_MXILINX_schema1> analyzed. Unit <CB4CE_MXILINX_schema1> generated.

Analyzing Entity <FTCE_MXILINX_schema1> (Architecture <behavioral>).
Entity <FTCE_MXILINX_schema1> analyzed. Unit <FTCE_MXILINX_schema1> generated.

Analyzing Entity <dc_7_16> (Architecture <behavioral>).
Entity <dc_7_16> analyzed. Unit <dc_7_16> generated.

Analyzing Entity <seg_aa> (Architecture <behavioral>).
Entity <seg_aa> analyzed. Unit <seg_aa> generated.

Analyzing Entity <seg_bb> (Architecture <behavioral>).
Entity <seg_bb> analyzed. Unit <seg_bb> generated.

Analyzing Entity <seg_cc> (Architecture <behavioral>).
Entity <seg_cc> analyzed. Unit <seg_cc> generated.

Analyzing Entity <seg_dd> (Architecture <behavioral>).
Entity <seg_dd> analyzed. Unit <seg_dd> generated.

Analyzing Entity <seg_ee> (Architecture <behavioral>).
Entity <seg_ee> analyzed. Unit <seg_ee> generated.

Analyzing Entity <seg_ff> (Architecture <behavioral>).
Entity <seg_ff> analyzed. Unit <seg_ff> generated.

Analyzing Entity <seg_gg> (Architecture <behavioral>).
Entity <seg_gg> analyzed. Unit <seg_gg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <seg_gg>.
    Related source file is F:/dc_7_16/Seg_gg.vhf.
Unit <seg_gg> synthesized.


Synthesizing Unit <seg_ff>.
    Related source file is F:/dc_7_16/Seg_ff.vhf.
Unit <seg_ff> synthesized.


Synthesizing Unit <seg_ee>.
    Related source file is F:/dc_7_16/Seg_ee.vhf.
Unit <seg_ee> synthesized.


Synthesizing Unit <seg_dd>.
    Related source file is F:/dc_7_16/Seg_dd.vhf.
Unit <seg_dd> synthesized.


Synthesizing Unit <seg_cc>.
    Related source file is F:/dc_7_16/Seg_cc.vhf.
Unit <seg_cc> synthesized.


Synthesizing Unit <seg_bb>.
    Related source file is F:/dc_7_16/Seg_bb.vhf.
Unit <seg_bb> synthesized.


Synthesizing Unit <seg_aa>.
    Related source file is F:/dc_7_16/Seg_aa.vhf.
Unit <seg_aa> synthesized.


Synthesizing Unit <FTCE_MXILINX_schema1>.
    Related source file is F:/dc_7_16/schema1.vhf.
Unit <FTCE_MXILINX_schema1> synthesized.


Synthesizing Unit <dc_7_16>.
    Related source file is F:/dc_7_16/DC_7_16.vhf.
Unit <dc_7_16> synthesized.


Synthesizing Unit <CB4CE_MXILINX_schema1>.
    Related source file is F:/dc_7_16/schema1.vhf.
Unit <CB4CE_MXILINX_schema1> synthesized.


Synthesizing Unit <schema1>.
    Related source file is F:/dc_7_16/schema1.vhf.
Unit <schema1> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <schema1> ...

Optimizing unit <FTCE_MXILINX_schema1> ...

Optimizing unit <seg_aa> ...

Optimizing unit <seg_bb> ...

Optimizing unit <seg_cc> ...

Optimizing unit <seg_dd> ...

Optimizing unit <seg_ee> ...

Optimizing unit <seg_ff> ...

Optimizing unit <seg_gg> ...

Optimizing unit <CB4CE_MXILINX_schema1> ...

Optimizing unit <dc_7_16> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3.03i - ngdbuild G.38
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc bind.ucf -p xc9500xl schema1.ngc schema1.ngd

Reading NGO file "F:/dc_7_16/schema1.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "bind.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_2/CEO' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Total memory usage is 37660 kilobytes

Writing NGD file "schema1.ngd" ...

Writing NGDBUILD log file "schema1.bld"...

NGDBUILD done.
Completed process "Translate".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".

Release 6.3.03i - ngdbuild G.38
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc bind.ucf -p xc9500xl schema1.ngc schema1.ngd

Reading NGO file "F:/dc_7_16/schema1.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "bind.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_2/CEO' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Total memory usage is 38684 kilobytes

Writing NGD file "schema1.ngd" ...

Writing NGDBUILD log file "schema1.bld"...

NGDBUILD done.
Completed process "Translate".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Fit".

Release 6.3.03i - CPLD Optimizer/Partitioner G.38
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC95288XL-6-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 11 equations into 16 function blocks...


Design schema1 has been optimized and fit into device XC95288XL-6-TQ144.
Completed process "Fit".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Generate Programming File".

Release 6.3.03i - Programming File Generator G.38
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Release 6.3.03i - sch2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/dc_7_16/Seg_aa.vhf in Library work.
Architecture behavioral of Entity seg_aa is up to date.
Compiling vhdl file F:/dc_7_16/Seg_bb.vhf in Library work.
Architecture behavioral of Entity seg_bb is up to date.
Compiling vhdl file F:/dc_7_16/Seg_cc.vhf in Library work.
Architecture behavioral of Entity seg_cc is up to date.
Compiling vhdl file F:/dc_7_16/Seg_dd.vhf in Library work.
Architecture behavioral of Entity seg_dd is up to date.
Compiling vhdl file F:/dc_7_16/Seg_ee.vhf in Library work.
Architecture behavioral of Entity seg_ee is up to date.
Compiling vhdl file F:/dc_7_16/Seg_ff.vhf in Library work.
Architecture behavioral of Entity seg_ff is up to date.
Compiling vhdl file F:/dc_7_16/Seg_gg.vhf in Library work.
Architecture behavioral of Entity seg_gg is up to date.
Compiling vhdl file F:/dc_7_16/DC_7_16.vhf in Library work.
Architecture behavioral of Entity dc_7_16 is up to date.
Completed process "Check Syntax".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/dc_7_16/Seg_aa.vhf in Library work.
Architecture behavioral of Entity seg_aa is up to date.
Compiling vhdl file F:/dc_7_16/Seg_bb.vhf in Library work.
Architecture behavioral of Entity seg_bb is up to date.
Compiling vhdl file F:/dc_7_16/Seg_cc.vhf in Library work.
Architecture behavioral of Entity seg_cc is up to date.
Compiling vhdl file F:/dc_7_16/Seg_dd.vhf in Library work.
Architecture behavioral of Entity seg_dd is up to date.
Compiling vhdl file F:/dc_7_16/Seg_ee.vhf in Library work.
Architecture behavioral of Entity seg_ee is up to date.
Compiling vhdl file F:/dc_7_16/Seg_ff.vhf in Library work.
Architecture behavioral of Entity seg_ff is up to date.
Compiling vhdl file F:/dc_7_16/Seg_gg.vhf in Library work.
Architecture behavioral of Entity seg_gg is up to date.
Compiling vhdl file F:/dc_7_16/DC_7_16.vhf in Library work.
Architecture behavioral of Entity dc_7_16 is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <dc_7_16> (Architecture <behavioral>).
Entity <dc_7_16> analyzed. Unit <dc_7_16> generated.

Analyzing Entity <seg_aa> (Architecture <behavioral>).
Entity <seg_aa> analyzed. Unit <seg_aa> generated.

Analyzing Entity <seg_bb> (Architecture <behavioral>).
Entity <seg_bb> analyzed. Unit <seg_bb> generated.

Analyzing Entity <seg_cc> (Architecture <behavioral>).
Entity <seg_cc> analyzed. Unit <seg_cc> generated.

Analyzing Entity <seg_dd> (Architecture <behavioral>).
Entity <seg_dd> analyzed. Unit <seg_dd> generated.

Analyzing Entity <seg_ee> (Architecture <behavioral>).
Entity <seg_ee> analyzed. Unit <seg_ee> generated.

Analyzing Entity <seg_ff> (Architecture <behavioral>).
Entity <seg_ff> analyzed. Unit <seg_ff> generated.

Analyzing Entity <seg_gg> (Architecture <behavioral>).
Entity <seg_gg> analyzed. Unit <seg_gg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <seg_gg>.
    Related source file is F:/dc_7_16/Seg_gg.vhf.
Unit <seg_gg> synthesized.


Synthesizing Unit <seg_ff>.
    Related source file is F:/dc_7_16/Seg_ff.vhf.
Unit <seg_ff> synthesized.


Synthesizing Unit <seg_ee>.
    Related source file is F:/dc_7_16/Seg_ee.vhf.
Unit <seg_ee> synthesized.


Synthesizing Unit <seg_dd>.
    Related source file is F:/dc_7_16/Seg_dd.vhf.
Unit <seg_dd> synthesized.


Synthesizing Unit <seg_cc>.
    Related source file is F:/dc_7_16/Seg_cc.vhf.
Unit <seg_cc> synthesized.


Synthesizing Unit <seg_bb>.
    Related source file is F:/dc_7_16/Seg_bb.vhf.
Unit <seg_bb> synthesized.


Synthesizing Unit <seg_aa>.
    Related source file is F:/dc_7_16/Seg_aa.vhf.
Unit <seg_aa> synthesized.


Synthesizing Unit <dc_7_16>.
    Related source file is F:/dc_7_16/DC_7_16.vhf.
Unit <dc_7_16> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <dc_7_16> ...

Optimizing unit <seg_aa> ...

Optimizing unit <seg_bb> ...

Optimizing unit <seg_cc> ...

Optimizing unit <seg_dd> ...

Optimizing unit <seg_ee> ...

Optimizing unit <seg_ff> ...

Optimizing unit <seg_gg> ...
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".

Release 6.3.03i - ngdbuild G.38
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -i -p xc9500xl dc_7_16.ngc dc_7_16.ngd 

Reading NGO file "F:/dc_7_16/dc_7_16.ngc" ...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 36636 kilobytes

Writing NGD file "dc_7_16.ngd" ...

Writing NGDBUILD log file "dc_7_16.bld"...

NGDBUILD done.
Completed process "Translate".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Fit".

Release 6.3.03i - CPLD Optimizer/Partitioner G.38
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC95288XL-6-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 7 equations into 16 function blocks....................


Design dc_7_16 has been optimized and fit into device XC95288XL-6-TQ144.
Completed process "Fit".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Generate Programming File".

Release 6.3.03i - Programming File Generator G.38
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".

Release 6.3.03i - ngdbuild G.38
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc bind.ucf -p xc9500xl schema1.ngc schema1.ngd

Reading NGO file "F:/dc_7_16/schema1.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "bind.ucf" ...

Checking timing specifications ...
Checking expanded design ...
WARNING:NgdBuild:454 - logical net 'XLXI_2/CEO' has no load

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   1

Total memory usage is 38684 kilobytes

Writing NGD file "schema1.ngd" ...

Writing NGDBUILD log file "schema1.bld"...

NGDBUILD done.
Completed process "Translate".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
ERROR:DesignEntry:30 - Instance "XLXI_7" referencing symbol "dc_7_16" is out of
   date.
Error: 
Process "View VHDL Functional Model" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/dc_7_16/Seg_aa.vhf in Library work.
Architecture behavioral of Entity seg_aa is up to date.
Completed process "Check Syntax".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/dc_7_16/Seg_bb.vhf in Library work.
Architecture behavioral of Entity seg_bb is up to date.
Completed process "Check Syntax".



Project Navigator Auto-Make Log File
-------------------------------------



Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/dc_7_16/Seg_bb.vhf in Library work.
Architecture behavioral of Entity seg_bb is up to date.
Completed process "Check Syntax".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/dc_7_16/Seg_cc.vhf in Library work.
Architecture behavioral of Entity seg_cc is up to date.
Completed process "Check Syntax".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/dc_7_16/Seg_dd.vhf in Library work.
Architecture behavioral of Entity seg_dd is up to date.
Completed process "Check Syntax".



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/dc_7_16/Seg_ee.vhf in Library work.
Architecture behavioral of Entity seg_ee is up to date.
Completed process "Check Syntax".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
ERROR:DesignEntry:30 - Instance "XLXI_7" referencing symbol "dc_7_16" is out of
   date.
Error: 
Process "View VHDL Functional Model" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/dc_7_16/Seg_aa.vhf in Library work.
Architecture behavioral of Entity seg_aa is up to date.
Compiling vhdl file F:/dc_7_16/Seg_bb.vhf in Library work.
Entity <seg_bb> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/dc_7_16/Seg_cc.vhf in Library work.
Entity <seg_cc> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/dc_7_16/Seg_dd.vhf in Library work.
Entity <seg_dd> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/dc_7_16/Seg_ee.vhf in Library work.
Entity <seg_ee> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/dc_7_16/Seg_ff.vhf in Library work.
Architecture behavioral of Entity seg_ff is up to date.
Compiling vhdl file F:/dc_7_16/Seg_gg.vhf in Library work.
Entity <seg_gg> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/dc_7_16/DC_7_16.vhf in Library work.
Entity <dc_7_16> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/dc_7_16/schema1.vhf in Library work.
Entity <schema1> (Architecture <behavioral>) compiled.
Completed process "Check Syntax".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/dc_7_16/Seg_aa.vhf in Library work.
Architecture behavioral of Entity seg_aa is up to date.
Compiling vhdl file F:/dc_7_16/Seg_bb.vhf in Library work.
Architecture behavioral of Entity seg_bb is up to date.
Compiling vhdl file F:/dc_7_16/Seg_cc.vhf in Library work.
Architecture behavioral of Entity seg_cc is up to date.
Compiling vhdl file F:/dc_7_16/Seg_dd.vhf in Library work.
Architecture behavioral of Entity seg_dd is up to date.
Compiling vhdl file F:/dc_7_16/Seg_ee.vhf in Library work.
Architecture behavioral of Entity seg_ee is up to date.
Compiling vhdl file F:/dc_7_16/Seg_ff.vhf in Library work.
Architecture behavioral of Entity seg_ff is up to date.
Compiling vhdl file F:/dc_7_16/Seg_gg.vhf in Library work.
Architecture behavioral of Entity seg_gg is up to date.
Compiling vhdl file F:/dc_7_16/DC_7_16.vhf in Library work.
Architecture behavioral of Entity dc_7_16 is up to date.
Compiling vhdl file F:/dc_7_16/schema1.vhf in Library work.
Architecture behavioral of Entity schema1 is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <schema1> (Architecture <behavioral>).
Entity <schema1> analyzed. Unit <schema1> generated.

Analyzing Entity <dc_7_16> (Architecture <behavioral>).
Entity <dc_7_16> analyzed. Unit <dc_7_16> generated.

Analyzing Entity <seg_aa> (Architecture <behavioral>).
Entity <seg_aa> analyzed. Unit <seg_aa> generated.

Analyzing Entity <seg_bb> (Architecture <behavioral>).
Entity <seg_bb> analyzed. Unit <seg_bb> generated.

Analyzing Entity <seg_cc> (Architecture <behavioral>).
Entity <seg_cc> analyzed. Unit <seg_cc> generated.

Analyzing Entity <seg_dd> (Architecture <behavioral>).
Entity <seg_dd> analyzed. Unit <seg_dd> generated.

Analyzing Entity <seg_ee> (Architecture <behavioral>).
Entity <seg_ee> analyzed. Unit <seg_ee> generated.

Analyzing Entity <seg_ff> (Architecture <behavioral>).
Entity <seg_ff> analyzed. Unit <seg_ff> generated.

Analyzing Entity <seg_gg> (Architecture <behavioral>).
Entity <seg_gg> analyzed. Unit <seg_gg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <seg_gg>.
    Related source file is F:/dc_7_16/Seg_gg.vhf.
Unit <seg_gg> synthesized.


Synthesizing Unit <seg_ff>.
    Related source file is F:/dc_7_16/Seg_ff.vhf.
Unit <seg_ff> synthesized.


Synthesizing Unit <seg_ee>.
    Related source file is F:/dc_7_16/Seg_ee.vhf.
Unit <seg_ee> synthesized.


Synthesizing Unit <seg_dd>.
    Related source file is F:/dc_7_16/Seg_dd.vhf.
Unit <seg_dd> synthesized.


Synthesizing Unit <seg_cc>.
    Related source file is F:/dc_7_16/Seg_cc.vhf.
Unit <seg_cc> synthesized.


Synthesizing Unit <seg_bb>.
    Related source file is F:/dc_7_16/Seg_bb.vhf.
Unit <seg_bb> synthesized.


Synthesizing Unit <seg_aa>.
    Related source file is F:/dc_7_16/Seg_aa.vhf.
Unit <seg_aa> synthesized.


Synthesizing Unit <dc_7_16>.
    Related source file is F:/dc_7_16/DC_7_16.vhf.
Unit <dc_7_16> synthesized.


Synthesizing Unit <schema1>.
    Related source file is F:/dc_7_16/schema1.vhf.
Unit <schema1> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <schema1> ...

Optimizing unit <seg_aa> ...

Optimizing unit <seg_bb> ...

Optimizing unit <seg_cc> ...

Optimizing unit <seg_dd> ...

Optimizing unit <seg_ee> ...

Optimizing unit <seg_ff> ...

Optimizing unit <seg_gg> ...

Optimizing unit <dc_7_16> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3.03i - ngdbuild G.38
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc bind.ucf -p xc9500xl schema1.ngc schema1.ngd

Reading NGO file "F:/dc_7_16/schema1.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "bind.ucf" ...
ERROR:NgdBuild:755 - Line 4 in 'bind.ucf': Could not find net(s) 'CLK' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 5 in 'bind.ucf': Could not find net(s) 'EN' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 6 in 'bind.ucf': Could not find net(s) 'Out_Q<0>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 7 in 'bind.ucf': Could not find net(s) 'Out_Q<1>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 8 in 'bind.ucf': Could not find net(s) 'Out_Q<2>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 9 in 'bind.ucf': Could not find net(s) 'Out_Q<3>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 10 in 'bind.ucf': Could not find net(s) 'Out_Q<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 11 in 'bind.ucf': Could not find net(s) 'Out_Q<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 12 in 'bind.ucf': Could not find net(s) 'Out_Q<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "bind.ucf".

Writing NGDBUILD log file "schema1.bld"...
Error: 
Process "Translate" did not complete.



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".

Release 6.3.03i - ngdbuild G.38
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc bind.ucf -p xc9500xl schema1.ngc schema1.ngd

Reading NGO file "F:/dc_7_16/schema1.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "bind.ucf" ...
ERROR:NgdBuild:755 - Line 4 in 'bind.ucf': Could not find net(s) 'CLK' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 5 in 'bind.ucf': Could not find net(s) 'EN' in the
   design.  To suppress this error specify the correct net name or remove the
   constraint.  The 'Ignore I\O constraints on Invalid Object Names' property
   can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 6 in 'bind.ucf': Could not find net(s) 'Out_Q<0>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 7 in 'bind.ucf': Could not find net(s) 'Out_Q<1>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 8 in 'bind.ucf': Could not find net(s) 'Out_Q<2>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 9 in 'bind.ucf': Could not find net(s) 'Out_Q<3>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 10 in 'bind.ucf': Could not find net(s) 'Out_Q<4>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 11 in 'bind.ucf': Could not find net(s) 'Out_Q<5>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:NgdBuild:755 - Line 12 in 'bind.ucf': Could not find net(s) 'Out_Q<6>' in
   the design.  To suppress this error specify the correct net name or remove
   the constraint.  The 'Ignore I\O constraints on Invalid Object Names'
   property can also be set ( -aul switch for command line users).
ERROR:Parsers:11 - Encountered unrecognized constraint while parsing.
ERROR:NgdBuild:19 - Errors found while parsing constraint file "bind.ucf".

Writing NGDBUILD log file "schema1.bld"...
Error: 
Process "Translate" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".

Release 6.3.03i - ngdbuild G.38
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc bind.ucf -p xc9500xl schema1.ngc schema1.ngd

Reading NGO file "F:/dc_7_16/schema1.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "bind.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 38684 kilobytes

Writing NGD file "schema1.ngd" ...

Writing NGDBUILD log file "schema1.bld"...

NGDBUILD done.
Completed process "Translate".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Fit".

Release 6.3.03i - CPLD Optimizer/Partitioner G.38
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC95288XL-6-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 7 equations into 16 function blocks


Design schema1 has been optimized and fit into device XC95288XL-6-TQ144.
Completed process "Fit".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Generate Programming File".

Release 6.3.03i - Programming File Generator G.38
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/dc_7_16/Seg_aa.vhf in Library work.
Entity <seg_aa> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/dc_7_16/Seg_bb.vhf in Library work.
Architecture behavioral of Entity seg_bb is up to date.
Compiling vhdl file F:/dc_7_16/Seg_cc.vhf in Library work.
Architecture behavioral of Entity seg_cc is up to date.
Compiling vhdl file F:/dc_7_16/Seg_dd.vhf in Library work.
Architecture behavioral of Entity seg_dd is up to date.
Compiling vhdl file F:/dc_7_16/Seg_ee.vhf in Library work.
Architecture behavioral of Entity seg_ee is up to date.
Compiling vhdl file F:/dc_7_16/Seg_ff.vhf in Library work.
Architecture behavioral of Entity seg_ff is up to date.
Compiling vhdl file F:/dc_7_16/Seg_gg.vhf in Library work.
Architecture behavioral of Entity seg_gg is up to date.
Compiling vhdl file F:/dc_7_16/DC_7_16.vhf in Library work.
Entity <dc_7_16> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/dc_7_16/schema1.vhf in Library work.
Entity <schema1> (Architecture <behavioral>) compiled.
Completed process "Check Syntax".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/dc_7_16/Seg_aa.vhf in Library work.
Architecture behavioral of Entity seg_aa is up to date.
Compiling vhdl file F:/dc_7_16/Seg_bb.vhf in Library work.
Architecture behavioral of Entity seg_bb is up to date.
Compiling vhdl file F:/dc_7_16/Seg_cc.vhf in Library work.
Architecture behavioral of Entity seg_cc is up to date.
Compiling vhdl file F:/dc_7_16/Seg_dd.vhf in Library work.
Architecture behavioral of Entity seg_dd is up to date.
Compiling vhdl file F:/dc_7_16/Seg_ee.vhf in Library work.
Architecture behavioral of Entity seg_ee is up to date.
Compiling vhdl file F:/dc_7_16/Seg_ff.vhf in Library work.
Architecture behavioral of Entity seg_ff is up to date.
Compiling vhdl file F:/dc_7_16/Seg_gg.vhf in Library work.
Architecture behavioral of Entity seg_gg is up to date.
Compiling vhdl file F:/dc_7_16/DC_7_16.vhf in Library work.
Architecture behavioral of Entity dc_7_16 is up to date.
Compiling vhdl file F:/dc_7_16/schema1.vhf in Library work.
Architecture behavioral of Entity schema1 is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <schema1> (Architecture <behavioral>).
Entity <schema1> analyzed. Unit <schema1> generated.

Analyzing Entity <dc_7_16> (Architecture <behavioral>).
Entity <dc_7_16> analyzed. Unit <dc_7_16> generated.

Analyzing Entity <seg_aa> (Architecture <behavioral>).
Entity <seg_aa> analyzed. Unit <seg_aa> generated.

Analyzing Entity <seg_bb> (Architecture <behavioral>).
Entity <seg_bb> analyzed. Unit <seg_bb> generated.

Analyzing Entity <seg_cc> (Architecture <behavioral>).
Entity <seg_cc> analyzed. Unit <seg_cc> generated.

Analyzing Entity <seg_dd> (Architecture <behavioral>).
Entity <seg_dd> analyzed. Unit <seg_dd> generated.

Analyzing Entity <seg_ee> (Architecture <behavioral>).
Entity <seg_ee> analyzed. Unit <seg_ee> generated.

Analyzing Entity <seg_ff> (Architecture <behavioral>).
Entity <seg_ff> analyzed. Unit <seg_ff> generated.

Analyzing Entity <seg_gg> (Architecture <behavioral>).
Entity <seg_gg> analyzed. Unit <seg_gg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <seg_gg>.
    Related source file is F:/dc_7_16/Seg_gg.vhf.
Unit <seg_gg> synthesized.


Synthesizing Unit <seg_ff>.
    Related source file is F:/dc_7_16/Seg_ff.vhf.
Unit <seg_ff> synthesized.


Synthesizing Unit <seg_ee>.
    Related source file is F:/dc_7_16/Seg_ee.vhf.
Unit <seg_ee> synthesized.


Synthesizing Unit <seg_dd>.
    Related source file is F:/dc_7_16/Seg_dd.vhf.
Unit <seg_dd> synthesized.


Synthesizing Unit <seg_cc>.
    Related source file is F:/dc_7_16/Seg_cc.vhf.
Unit <seg_cc> synthesized.


Synthesizing Unit <seg_bb>.
    Related source file is F:/dc_7_16/Seg_bb.vhf.
Unit <seg_bb> synthesized.


Synthesizing Unit <seg_aa>.
    Related source file is F:/dc_7_16/Seg_aa.vhf.
Unit <seg_aa> synthesized.


Synthesizing Unit <dc_7_16>.
    Related source file is F:/dc_7_16/DC_7_16.vhf.
Unit <dc_7_16> synthesized.


Synthesizing Unit <schema1>.
    Related source file is F:/dc_7_16/schema1.vhf.
Unit <schema1> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <schema1> ...

Optimizing unit <seg_aa> ...

Optimizing unit <seg_bb> ...

Optimizing unit <seg_cc> ...

Optimizing unit <seg_dd> ...

Optimizing unit <seg_ee> ...

Optimizing unit <seg_ff> ...

Optimizing unit <seg_gg> ...

Optimizing unit <dc_7_16> ...
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".

Release 6.3.03i - ngdbuild G.38
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc bind.ucf -p xc9500xl schema1.ngc schema1.ngd

Reading NGO file "F:/dc_7_16/schema1.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "bind.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 38684 kilobytes

Writing NGD file "schema1.ngd" ...

Writing NGDBUILD log file "schema1.bld"...

NGDBUILD done.
Completed process "Translate".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Fit".

Release 6.3.03i - CPLD Optimizer/Partitioner G.38
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC95288XL-6-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 7 equations into 16 function blocks


Design schema1 has been optimized and fit into device XC95288XL-6-TQ144.
Completed process "Fit".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Generate Programming File".

Release 6.3.03i - Programming File Generator G.38
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3.03i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Check Syntax".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/dc_7_16/Seg_aa.vhf in Library work.
Entity <seg_aa> (Architecture <behavioral>) compiled.
Compiling vhdl file F:/dc_7_16/Seg_bb.vhf in Library work.
Architecture behavioral of Entity seg_bb is up to date.
Compiling vhdl file F:/dc_7_16/Seg_cc.vhf in Library work.
Architecture behavioral of Entity seg_cc is up to date.
Compiling vhdl file F:/dc_7_16/Seg_dd.vhf in Library work.
Architecture behavioral of Entity seg_dd is up to date.
Compiling vhdl file F:/dc_7_16/Seg_ee.vhf in Library work.
Architecture behavioral of Entity seg_ee is up to date.
Compiling vhdl file F:/dc_7_16/Seg_ff.vhf in Library work.
Architecture behavioral of Entity seg_ff is up to date.
Compiling vhdl file F:/dc_7_16/Seg_gg.vhf in Library work.
Architecture behavioral of Entity seg_gg is up to date.
Compiling vhdl file F:/dc_7_16/DC_7_16.vhf in Library work.
Architecture behavioral of Entity dc_7_16 is up to date.
Compiling vhdl file F:/dc_7_16/schema1.vhf in Library work.
Architecture behavioral of Entity schema1 is up to date.
Completed process "Check Syntax".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file F:/dc_7_16/Seg_aa.vhf in Library work.
Architecture behavioral of Entity seg_aa is up to date.
Compiling vhdl file F:/dc_7_16/Seg_bb.vhf in Library work.
Architecture behavioral of Entity seg_bb is up to date.
Compiling vhdl file F:/dc_7_16/Seg_cc.vhf in Library work.
Architecture behavioral of Entity seg_cc is up to date.
Compiling vhdl file F:/dc_7_16/Seg_dd.vhf in Library work.
Architecture behavioral of Entity seg_dd is up to date.
Compiling vhdl file F:/dc_7_16/Seg_ee.vhf in Library work.
Architecture behavioral of Entity seg_ee is up to date.
Compiling vhdl file F:/dc_7_16/Seg_ff.vhf in Library work.
Architecture behavioral of Entity seg_ff is up to date.
Compiling vhdl file F:/dc_7_16/Seg_gg.vhf in Library work.
Architecture behavioral of Entity seg_gg is up to date.
Compiling vhdl file F:/dc_7_16/DC_7_16.vhf in Library work.
Architecture behavioral of Entity dc_7_16 is up to date.
Compiling vhdl file F:/dc_7_16/schema1.vhf in Library work.
Architecture behavioral of Entity schema1 is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <schema1> (Architecture <behavioral>).
Entity <schema1> analyzed. Unit <schema1> generated.

Analyzing Entity <dc_7_16> (Architecture <behavioral>).
Entity <dc_7_16> analyzed. Unit <dc_7_16> generated.

Analyzing Entity <seg_aa> (Architecture <behavioral>).
Entity <seg_aa> analyzed. Unit <seg_aa> generated.

Analyzing Entity <seg_bb> (Architecture <behavioral>).
Entity <seg_bb> analyzed. Unit <seg_bb> generated.

Analyzing Entity <seg_cc> (Architecture <behavioral>).
Entity <seg_cc> analyzed. Unit <seg_cc> generated.

Analyzing Entity <seg_dd> (Architecture <behavioral>).
Entity <seg_dd> analyzed. Unit <seg_dd> generated.

Analyzing Entity <seg_ee> (Architecture <behavioral>).
Entity <seg_ee> analyzed. Unit <seg_ee> generated.

Analyzing Entity <seg_ff> (Architecture <behavioral>).
Entity <seg_ff> analyzed. Unit <seg_ff> generated.

Analyzing Entity <seg_gg> (Architecture <behavioral>).
Entity <seg_gg> analyzed. Unit <seg_gg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <seg_gg>.
    Related source file is F:/dc_7_16/Seg_gg.vhf.
Unit <seg_gg> synthesized.


Synthesizing Unit <seg_ff>.
    Related source file is F:/dc_7_16/Seg_ff.vhf.
Unit <seg_ff> synthesized.


Synthesizing Unit <seg_ee>.
    Related source file is F:/dc_7_16/Seg_ee.vhf.
Unit <seg_ee> synthesized.


Synthesizing Unit <seg_dd>.
    Related source file is F:/dc_7_16/Seg_dd.vhf.
Unit <seg_dd> synthesized.


Synthesizing Unit <seg_cc>.
    Related source file is F:/dc_7_16/Seg_cc.vhf.
Unit <seg_cc> synthesized.


Synthesizing Unit <seg_bb>.
    Related source file is F:/dc_7_16/Seg_bb.vhf.
Unit <seg_bb> synthesized.


Synthesizing Unit <seg_aa>.
    Related source file is F:/dc_7_16/Seg_aa.vhf.
Unit <seg_aa> synthesized.


Synthesizing Unit <dc_7_16>.
    Related source file is F:/dc_7_16/DC_7_16.vhf.
Unit <dc_7_16> synthesized.


Synthesizing Unit <schema1>.
    Related source file is F:/dc_7_16/schema1.vhf.
Unit <schema1> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <schema1> ...

Optimizing unit <seg_aa> ...

Optimizing unit <seg_bb> ...

Optimizing unit <seg_cc> ...

Optimizing unit <seg_dd> ...

Optimizing unit <seg_ee> ...

Optimizing unit <seg_ff> ...

Optimizing unit <seg_gg> ...

Optimizing unit <dc_7_16> ...
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".

Release 6.3.03i - ngdbuild G.38
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc bind.ucf -p xc9500xl schema1.ngc schema1.ngd

Reading NGO file "F:/dc_7_16/schema1.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "bind.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 38684 kilobytes

Writing NGD file "schema1.ngd" ...

Writing NGDBUILD log file "schema1.bld"...

NGDBUILD done.
Completed process "Translate".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Fit".

Release 6.3.03i - CPLD Optimizer/Partitioner G.38
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC95288XL-6-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 7 equations into 16 function blocks


Design schema1 has been optimized and fit into device XC95288XL-6-TQ144.
Completed process "Fit".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Generate Programming File".

Release 6.3.03i - Programming File Generator G.38
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Generate HTML report".

Release 6.3i - CPLD HTML Report Processor G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
ERROR:Cpld:1137 - Child process failed -mode 1



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Update All Schematic Files".

ERROR: 
Process "Update All Schematic Files" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Release 6.3i - sch2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Update All Schematic Files".

ERROR: 
Process "Update All Schematic Files" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Compile HDL Simulation Libraries".

Process "Compile HDL Simulation Libraries" did not complete.



Project Navigator Auto-Make Log File
-------------------------------------


Started process "HDL Converter".


ERROR: No input file specified for the "HDL Converter" process.
Please select an input file (ABEL or AHDL) from the property menu.
(Right click on the "HDL Converter" process name and select 'Properties')
Process "HDL Converter" did not complete due to error(s) reported by internal script.


Project Navigator Auto-Make Log File
-------------------------------------

ERROR : Please specify a 'TDO Input File' in the 'TDO Converter' process properties window.

Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3215 - Unit work/DC_7_16 is now defined in a different file: was F:/dc_7_16/DC_7_16.vhf, now is C:/Users//Desktop/dc_7_16/DC_7_16.vhf
WARNING:HDLParsers:3215 - Unit work/DC_7_16/BEHAVIORAL is now defined in a different file: was F:/dc_7_16/DC_7_16.vhf, now is C:/Users//Desktop/dc_7_16/DC_7_16.vhf
WARNING:HDLParsers:3215 - Unit work/SEG_GG is now defined in a different file: was F:/dc_7_16/Seg_gg.vhf, now is C:/Users//Desktop/dc_7_16/Seg_gg.vhf
WARNING:HDLParsers:3215 - Unit work/SEG_GG/BEHAVIORAL is now defined in a different file: was F:/dc_7_16/Seg_gg.vhf, now is C:/Users//Desktop/dc_7_16/Seg_gg.vhf
WARNING:HDLParsers:3215 - Unit work/SEG_FF is now defined in a different file: was F:/dc_7_16/Seg_ff.vhf, now is C:/Users//Desktop/dc_7_16/Seg_ff.vhf
WARNING:HDLParsers:3215 - Unit work/SEG_FF/BEHAVIORAL is now defined in a different file: was F:/dc_7_16/Seg_ff.vhf, now is C:/Users//Desktop/dc_7_16/Seg_ff.vhf
WARNING:HDLParsers:3215 - Unit work/SEG_EE is now defined in a different file: was F:/dc_7_16/Seg_ee.vhf, now is C:/Users//Desktop/dc_7_16/Seg_ee.vhf
WARNING:HDLParsers:3215 - Unit work/SEG_EE/BEHAVIORAL is now defined in a different file: was F:/dc_7_16/Seg_ee.vhf, now is C:/Users//Desktop/dc_7_16/Seg_ee.vhf
WARNING:HDLParsers:3215 - Unit work/SEG_DD is now defined in a different file: was F:/dc_7_16/Seg_dd.vhf, now is C:/Users//Desktop/dc_7_16/Seg_dd.vhf
WARNING:HDLParsers:3215 - Unit work/SEG_DD/BEHAVIORAL is now defined in a different file: was F:/dc_7_16/Seg_dd.vhf, now is C:/Users//Desktop/dc_7_16/Seg_dd.vhf
WARNING:HDLParsers:3215 - Unit work/SEG_CC is now defined in a different file: was F:/dc_7_16/Seg_cc.vhf, now is C:/Users//Desktop/dc_7_16/Seg_cc.vhf
WARNING:HDLParsers:3215 - Unit work/SEG_CC/BEHAVIORAL is now defined in a different file: was F:/dc_7_16/Seg_cc.vhf, now is C:/Users//Desktop/dc_7_16/Seg_cc.vhf
WARNING:HDLParsers:3215 - Unit work/SEG_BB is now defined in a different file: was F:/dc_7_16/Seg_bb.vhf, now is C:/Users//Desktop/dc_7_16/Seg_bb.vhf
WARNING:HDLParsers:3215 - Unit work/SEG_BB/BEHAVIORAL is now defined in a different file: was F:/dc_7_16/Seg_bb.vhf, now is C:/Users//Desktop/dc_7_16/Seg_bb.vhf
WARNING:HDLParsers:3215 - Unit work/SEG_AA is now defined in a different file: was F:/dc_7_16/Seg_aa.vhf, now is C:/Users//Desktop/dc_7_16/Seg_aa.vhf
WARNING:HDLParsers:3215 - Unit work/SEG_AA/BEHAVIORAL is now defined in a different file: was F:/dc_7_16/Seg_aa.vhf, now is C:/Users//Desktop/dc_7_16/Seg_aa.vhf
Compiling vhdl file C:/Users//Desktop/dc_7_16/Seg_aa.vhf in Library work.
Architecture behavioral of Entity seg_aa is up to date.
Compiling vhdl file C:/Users//Desktop/dc_7_16/Seg_bb.vhf in Library work.
Architecture behavioral of Entity seg_bb is up to date.
Compiling vhdl file C:/Users//Desktop/dc_7_16/Seg_cc.vhf in Library work.
Architecture behavioral of Entity seg_cc is up to date.
Compiling vhdl file C:/Users//Desktop/dc_7_16/Seg_dd.vhf in Library work.
Architecture behavioral of Entity seg_dd is up to date.
Compiling vhdl file C:/Users//Desktop/dc_7_16/Seg_ee.vhf in Library work.
Architecture behavioral of Entity seg_ee is up to date.
Compiling vhdl file C:/Users//Desktop/dc_7_16/Seg_ff.vhf in Library work.
Architecture behavioral of Entity seg_ff is up to date.
Compiling vhdl file C:/Users//Desktop/dc_7_16/Seg_gg.vhf in Library work.
Architecture behavioral of Entity seg_gg is up to date.
Compiling vhdl file C:/Users//Desktop/dc_7_16/DC_7_16.vhf in Library work.
Architecture behavioral of Entity dc_7_16 is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <dc_7_16> (Architecture <behavioral>).
Entity <dc_7_16> analyzed. Unit <dc_7_16> generated.

Analyzing Entity <seg_aa> (Architecture <behavioral>).
Entity <seg_aa> analyzed. Unit <seg_aa> generated.

Analyzing Entity <seg_bb> (Architecture <behavioral>).
Entity <seg_bb> analyzed. Unit <seg_bb> generated.

Analyzing Entity <seg_cc> (Architecture <behavioral>).
Entity <seg_cc> analyzed. Unit <seg_cc> generated.

Analyzing Entity <seg_dd> (Architecture <behavioral>).
Entity <seg_dd> analyzed. Unit <seg_dd> generated.

Analyzing Entity <seg_ee> (Architecture <behavioral>).
Entity <seg_ee> analyzed. Unit <seg_ee> generated.

Analyzing Entity <seg_ff> (Architecture <behavioral>).
Entity <seg_ff> analyzed. Unit <seg_ff> generated.

Analyzing Entity <seg_gg> (Architecture <behavioral>).
Entity <seg_gg> analyzed. Unit <seg_gg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <seg_gg>.
    Related source file is C:/Users//Desktop/dc_7_16/Seg_gg.vhf.
Unit <seg_gg> synthesized.


Synthesizing Unit <seg_ff>.
    Related source file is C:/Users//Desktop/dc_7_16/Seg_ff.vhf.
Unit <seg_ff> synthesized.


Synthesizing Unit <seg_ee>.
    Related source file is C:/Users//Desktop/dc_7_16/Seg_ee.vhf.
Unit <seg_ee> synthesized.


Synthesizing Unit <seg_dd>.
    Related source file is C:/Users//Desktop/dc_7_16/Seg_dd.vhf.
Unit <seg_dd> synthesized.


Synthesizing Unit <seg_cc>.
    Related source file is C:/Users//Desktop/dc_7_16/Seg_cc.vhf.
Unit <seg_cc> synthesized.


Synthesizing Unit <seg_bb>.
    Related source file is C:/Users//Desktop/dc_7_16/Seg_bb.vhf.
Unit <seg_bb> synthesized.


Synthesizing Unit <seg_aa>.
    Related source file is C:/Users//Desktop/dc_7_16/Seg_aa.vhf.
Unit <seg_aa> synthesized.


Synthesizing Unit <dc_7_16>.
    Related source file is C:/Users//Desktop/dc_7_16/DC_7_16.vhf.
Unit <dc_7_16> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <dc_7_16> ...

Optimizing unit <seg_aa> ...

Optimizing unit <seg_bb> ...

Optimizing unit <seg_cc> ...

Optimizing unit <seg_dd> ...

Optimizing unit <seg_ee> ...

Optimizing unit <seg_ff> ...

Optimizing unit <seg_gg> ...
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".

Release  - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -i -p xc9500xl dc_7_16.ngc dc_7_16.ngd 

Reading NGO file "C:/Users//Desktop/dc_7_16/dc_7_16.ngc" ...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 74680 kilobytes

Writing NGD file "dc_7_16.ngd" ...

Writing NGDBUILD log file "dc_7_16.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC95288XL-6-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 7 equations into 16 function blocks....................

Design dc_7_16 has been optimized and fit into device XC95288XL-6-TQ144.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Started process "Generate HTML report".

Release 6.3i - CPLD HTML Report Processor G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
ERROR:Cpld:1137 - Child process failed -mode 1



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/Users//Desktop/dc_7_16/Seg_aa.vhf in Library work.
Entity <seg_aa> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Users//Desktop/dc_7_16/Seg_bb.vhf in Library work.
Entity <seg_bb> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Users//Desktop/dc_7_16/Seg_cc.vhf in Library work.
Entity <seg_cc> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Users//Desktop/dc_7_16/Seg_dd.vhf in Library work.
Entity <seg_dd> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Users//Desktop/dc_7_16/Seg_ee.vhf in Library work.
Entity <seg_ee> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Users//Desktop/dc_7_16/Seg_ff.vhf in Library work.
Entity <seg_ff> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Users//Desktop/dc_7_16/Seg_gg.vhf in Library work.
Entity <seg_gg> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Users//Desktop/dc_7_16/DC_7_16.vhf in Library work.
Entity <dc_7_16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <dc_7_16> (Architecture <behavioral>).
Entity <dc_7_16> analyzed. Unit <dc_7_16> generated.

Analyzing Entity <seg_aa> (Architecture <behavioral>).
Entity <seg_aa> analyzed. Unit <seg_aa> generated.

Analyzing Entity <seg_bb> (Architecture <behavioral>).
Entity <seg_bb> analyzed. Unit <seg_bb> generated.

Analyzing Entity <seg_cc> (Architecture <behavioral>).
Entity <seg_cc> analyzed. Unit <seg_cc> generated.

Analyzing Entity <seg_dd> (Architecture <behavioral>).
Entity <seg_dd> analyzed. Unit <seg_dd> generated.

Analyzing Entity <seg_ee> (Architecture <behavioral>).
Entity <seg_ee> analyzed. Unit <seg_ee> generated.

Analyzing Entity <seg_ff> (Architecture <behavioral>).
Entity <seg_ff> analyzed. Unit <seg_ff> generated.

Analyzing Entity <seg_gg> (Architecture <behavioral>).
Entity <seg_gg> analyzed. Unit <seg_gg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <seg_gg>.
    Related source file is C:/Users//Desktop/dc_7_16/Seg_gg.vhf.
Unit <seg_gg> synthesized.


Synthesizing Unit <seg_ff>.
    Related source file is C:/Users//Desktop/dc_7_16/Seg_ff.vhf.
Unit <seg_ff> synthesized.


Synthesizing Unit <seg_ee>.
    Related source file is C:/Users//Desktop/dc_7_16/Seg_ee.vhf.
Unit <seg_ee> synthesized.


Synthesizing Unit <seg_dd>.
    Related source file is C:/Users//Desktop/dc_7_16/Seg_dd.vhf.
Unit <seg_dd> synthesized.


Synthesizing Unit <seg_cc>.
    Related source file is C:/Users//Desktop/dc_7_16/Seg_cc.vhf.
Unit <seg_cc> synthesized.


Synthesizing Unit <seg_bb>.
    Related source file is C:/Users//Desktop/dc_7_16/Seg_bb.vhf.
Unit <seg_bb> synthesized.


Synthesizing Unit <seg_aa>.
    Related source file is C:/Users//Desktop/dc_7_16/Seg_aa.vhf.
Unit <seg_aa> synthesized.


Synthesizing Unit <dc_7_16>.
    Related source file is C:/Users//Desktop/dc_7_16/DC_7_16.vhf.
Unit <dc_7_16> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <dc_7_16> ...

Optimizing unit <seg_aa> ...

Optimizing unit <seg_bb> ...

Optimizing unit <seg_cc> ...

Optimizing unit <seg_dd> ...

Optimizing unit <seg_ee> ...

Optimizing unit <seg_ff> ...

Optimizing unit <seg_gg> ...
Completed process "Synthesize".



Started process "Translate".

Release  - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -i -p xc9500xl dc_7_16.ngc dc_7_16.ngd 

Reading NGO file "C:/Users//Desktop/dc_7_16/dc_7_16.ngc" ...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 74680 kilobytes

Writing NGD file "dc_7_16.ngd" ...

Writing NGDBUILD log file "dc_7_16.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC95288XL-6-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 7 equations into 16 function blocks....................

Design dc_7_16 has been optimized and fit into device XC95288XL-6-TQ144.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Started process "Generate HTML report".

Release 6.3i - CPLD HTML Report Processor G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
ERROR:Cpld:1137 - Child process failed -mode 1



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3215 - Unit work/SCHEMA1 is now defined in a different file: was F:/dc_7_16/schema1.vhf, now is C:/Users//Desktop/dc_7_16/schema1.vhf
WARNING:HDLParsers:3215 - Unit work/SCHEMA1/BEHAVIORAL is now defined in a different file: was F:/dc_7_16/schema1.vhf, now is C:/Users//Desktop/dc_7_16/schema1.vhf
Compiling vhdl file C:/Users//Desktop/dc_7_16/Seg_aa.vhf in Library work.
Architecture behavioral of Entity seg_aa is up to date.
Compiling vhdl file C:/Users//Desktop/dc_7_16/Seg_bb.vhf in Library work.
Architecture behavioral of Entity seg_bb is up to date.
Compiling vhdl file C:/Users//Desktop/dc_7_16/Seg_cc.vhf in Library work.
Architecture behavioral of Entity seg_cc is up to date.
Compiling vhdl file C:/Users//Desktop/dc_7_16/Seg_dd.vhf in Library work.
Architecture behavioral of Entity seg_dd is up to date.
Compiling vhdl file C:/Users//Desktop/dc_7_16/Seg_ee.vhf in Library work.
Architecture behavioral of Entity seg_ee is up to date.
Compiling vhdl file C:/Users//Desktop/dc_7_16/Seg_ff.vhf in Library work.
Architecture behavioral of Entity seg_ff is up to date.
Compiling vhdl file C:/Users//Desktop/dc_7_16/Seg_gg.vhf in Library work.
Architecture behavioral of Entity seg_gg is up to date.
Compiling vhdl file C:/Users//Desktop/dc_7_16/DC_7_16.vhf in Library work.
Architecture behavioral of Entity dc_7_16 is up to date.
Compiling vhdl file C:/Users//Desktop/dc_7_16/schema1.vhf in Library work.
Architecture behavioral of Entity schema1 is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <schema1> (Architecture <behavioral>).
Entity <schema1> analyzed. Unit <schema1> generated.

Analyzing Entity <dc_7_16> (Architecture <behavioral>).
Entity <dc_7_16> analyzed. Unit <dc_7_16> generated.

Analyzing Entity <seg_aa> (Architecture <behavioral>).
Entity <seg_aa> analyzed. Unit <seg_aa> generated.

Analyzing Entity <seg_bb> (Architecture <behavioral>).
Entity <seg_bb> analyzed. Unit <seg_bb> generated.

Analyzing Entity <seg_cc> (Architecture <behavioral>).
Entity <seg_cc> analyzed. Unit <seg_cc> generated.

Analyzing Entity <seg_dd> (Architecture <behavioral>).
Entity <seg_dd> analyzed. Unit <seg_dd> generated.

Analyzing Entity <seg_ee> (Architecture <behavioral>).
Entity <seg_ee> analyzed. Unit <seg_ee> generated.

Analyzing Entity <seg_ff> (Architecture <behavioral>).
Entity <seg_ff> analyzed. Unit <seg_ff> generated.

Analyzing Entity <seg_gg> (Architecture <behavioral>).
Entity <seg_gg> analyzed. Unit <seg_gg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <seg_gg>.
    Related source file is C:/Users//Desktop/dc_7_16/Seg_gg.vhf.
Unit <seg_gg> synthesized.


Synthesizing Unit <seg_ff>.
    Related source file is C:/Users//Desktop/dc_7_16/Seg_ff.vhf.
Unit <seg_ff> synthesized.


Synthesizing Unit <seg_ee>.
    Related source file is C:/Users//Desktop/dc_7_16/Seg_ee.vhf.
Unit <seg_ee> synthesized.


Synthesizing Unit <seg_dd>.
    Related source file is C:/Users//Desktop/dc_7_16/Seg_dd.vhf.
Unit <seg_dd> synthesized.


Synthesizing Unit <seg_cc>.
    Related source file is C:/Users//Desktop/dc_7_16/Seg_cc.vhf.
Unit <seg_cc> synthesized.


Synthesizing Unit <seg_bb>.
    Related source file is C:/Users//Desktop/dc_7_16/Seg_bb.vhf.
Unit <seg_bb> synthesized.


Synthesizing Unit <seg_aa>.
    Related source file is C:/Users//Desktop/dc_7_16/Seg_aa.vhf.
Unit <seg_aa> synthesized.


Synthesizing Unit <dc_7_16>.
    Related source file is C:/Users//Desktop/dc_7_16/DC_7_16.vhf.
Unit <dc_7_16> synthesized.


Synthesizing Unit <schema1>.
    Related source file is C:/Users//Desktop/dc_7_16/schema1.vhf.
Unit <schema1> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <schema1> ...

Optimizing unit <seg_aa> ...

Optimizing unit <seg_bb> ...

Optimizing unit <seg_cc> ...

Optimizing unit <seg_dd> ...

Optimizing unit <seg_ee> ...

Optimizing unit <seg_ff> ...

Optimizing unit <seg_gg> ...

Optimizing unit <dc_7_16> ...
Completed process "Synthesize".



Started process "Translate".

Release  - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc bind.ucf -p xc9500xl schema1.ngc schema1.ngd

Reading NGO file "C:/Users//Desktop/dc_7_16/schema1.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "bind.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 76728 kilobytes

Writing NGD file "schema1.ngd" ...

Writing NGDBUILD log file "schema1.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC95288XL-6-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 7 equations into 16 function blocks

Design schema1 has been optimized and fit into device XC95288XL-6-TQ144.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Started process "Generate HTML report".

Release 6.3i - CPLD HTML Report Processor G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
ERROR:Cpld:1137 - Child process failed -mode 1



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3215 - Unit work/SCHEMA1 is now defined in a different file: was C:/Users//Desktop/dc_7_16/schema1.vhf, now is C:/Users/FORVARD/Desktop/dc_7_16/schema1.vhf
WARNING:HDLParsers:3215 - Unit work/SCHEMA1/BEHAVIORAL is now defined in a different file: was C:/Users//Desktop/dc_7_16/schema1.vhf, now is C:/Users/FORVARD/Desktop/dc_7_16/schema1.vhf
WARNING:HDLParsers:3215 - Unit work/DC_7_16 is now defined in a different file: was C:/Users//Desktop/dc_7_16/DC_7_16.vhf, now is C:/Users/FORVARD/Desktop/dc_7_16/DC_7_16.vhf
WARNING:HDLParsers:3215 - Unit work/DC_7_16/BEHAVIORAL is now defined in a different file: was C:/Users//Desktop/dc_7_16/DC_7_16.vhf, now is C:/Users/FORVARD/Desktop/dc_7_16/DC_7_16.vhf
WARNING:HDLParsers:3215 - Unit work/SEG_GG is now defined in a different file: was C:/Users//Desktop/dc_7_16/Seg_gg.vhf, now is C:/Users/FORVARD/Desktop/dc_7_16/Seg_gg.vhf
WARNING:HDLParsers:3215 - Unit work/SEG_GG/BEHAVIORAL is now defined in a different file: was C:/Users//Desktop/dc_7_16/Seg_gg.vhf, now is C:/Users/FORVARD/Desktop/dc_7_16/Seg_gg.vhf
WARNING:HDLParsers:3215 - Unit work/SEG_FF is now defined in a different file: was C:/Users//Desktop/dc_7_16/Seg_ff.vhf, now is C:/Users/FORVARD/Desktop/dc_7_16/Seg_ff.vhf
WARNING:HDLParsers:3215 - Unit work/SEG_FF/BEHAVIORAL is now defined in a different file: was C:/Users//Desktop/dc_7_16/Seg_ff.vhf, now is C:/Users/FORVARD/Desktop/dc_7_16/Seg_ff.vhf
WARNING:HDLParsers:3215 - Unit work/SEG_EE is now defined in a different file: was C:/Users//Desktop/dc_7_16/Seg_ee.vhf, now is C:/Users/FORVARD/Desktop/dc_7_16/Seg_ee.vhf
WARNING:HDLParsers:3215 - Unit work/SEG_EE/BEHAVIORAL is now defined in a different file: was C:/Users//Desktop/dc_7_16/Seg_ee.vhf, now is C:/Users/FORVARD/Desktop/dc_7_16/Seg_ee.vhf
WARNING:HDLParsers:3215 - Unit work/SEG_DD is now defined in a different file: was C:/Users//Desktop/dc_7_16/Seg_dd.vhf, now is C:/Users/FORVARD/Desktop/dc_7_16/Seg_dd.vhf
WARNING:HDLParsers:3215 - Unit work/SEG_DD/BEHAVIORAL is now defined in a different file: was C:/Users//Desktop/dc_7_16/Seg_dd.vhf, now is C:/Users/FORVARD/Desktop/dc_7_16/Seg_dd.vhf
WARNING:HDLParsers:3215 - Unit work/SEG_CC is now defined in a different file: was C:/Users//Desktop/dc_7_16/Seg_cc.vhf, now is C:/Users/FORVARD/Desktop/dc_7_16/Seg_cc.vhf
WARNING:HDLParsers:3215 - Unit work/SEG_CC/BEHAVIORAL is now defined in a different file: was C:/Users//Desktop/dc_7_16/Seg_cc.vhf, now is C:/Users/FORVARD/Desktop/dc_7_16/Seg_cc.vhf
WARNING:HDLParsers:3215 - Unit work/SEG_BB is now defined in a different file: was C:/Users//Desktop/dc_7_16/Seg_bb.vhf, now is C:/Users/FORVARD/Desktop/dc_7_16/Seg_bb.vhf
WARNING:HDLParsers:3215 - Unit work/SEG_BB/BEHAVIORAL is now defined in a different file: was C:/Users//Desktop/dc_7_16/Seg_bb.vhf, now is C:/Users/FORVARD/Desktop/dc_7_16/Seg_bb.vhf
WARNING:HDLParsers:3215 - Unit work/SEG_AA is now defined in a different file: was C:/Users//Desktop/dc_7_16/Seg_aa.vhf, now is C:/Users/FORVARD/Desktop/dc_7_16/Seg_aa.vhf
WARNING:HDLParsers:3215 - Unit work/SEG_AA/BEHAVIORAL is now defined in a different file: was C:/Users//Desktop/dc_7_16/Seg_aa.vhf, now is C:/Users/FORVARD/Desktop/dc_7_16/Seg_aa.vhf
Compiling vhdl file C:/Users/FORVARD/Desktop/dc_7_16/Seg_aa.vhf in Library work.
Architecture behavioral of Entity seg_aa is up to date.
Compiling vhdl file C:/Users/FORVARD/Desktop/dc_7_16/Seg_bb.vhf in Library work.
Architecture behavioral of Entity seg_bb is up to date.
Compiling vhdl file C:/Users/FORVARD/Desktop/dc_7_16/Seg_cc.vhf in Library work.
Architecture behavioral of Entity seg_cc is up to date.
Compiling vhdl file C:/Users/FORVARD/Desktop/dc_7_16/Seg_dd.vhf in Library work.
Architecture behavioral of Entity seg_dd is up to date.
Compiling vhdl file C:/Users/FORVARD/Desktop/dc_7_16/Seg_ee.vhf in Library work.
Architecture behavioral of Entity seg_ee is up to date.
Compiling vhdl file C:/Users/FORVARD/Desktop/dc_7_16/Seg_ff.vhf in Library work.
Architecture behavioral of Entity seg_ff is up to date.
Compiling vhdl file C:/Users/FORVARD/Desktop/dc_7_16/Seg_gg.vhf in Library work.
Architecture behavioral of Entity seg_gg is up to date.
Compiling vhdl file C:/Users/FORVARD/Desktop/dc_7_16/DC_7_16.vhf in Library work.
Architecture behavioral of Entity dc_7_16 is up to date.
Compiling vhdl file C:/Users/FORVARD/Desktop/dc_7_16/schema1.vhf in Library work.
Architecture behavioral of Entity schema1 is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <schema1> (Architecture <behavioral>).
Entity <schema1> analyzed. Unit <schema1> generated.

Analyzing Entity <dc_7_16> (Architecture <behavioral>).
Entity <dc_7_16> analyzed. Unit <dc_7_16> generated.

Analyzing Entity <seg_aa> (Architecture <behavioral>).
Entity <seg_aa> analyzed. Unit <seg_aa> generated.

Analyzing Entity <seg_bb> (Architecture <behavioral>).
Entity <seg_bb> analyzed. Unit <seg_bb> generated.

Analyzing Entity <seg_cc> (Architecture <behavioral>).
Entity <seg_cc> analyzed. Unit <seg_cc> generated.

Analyzing Entity <seg_dd> (Architecture <behavioral>).
Entity <seg_dd> analyzed. Unit <seg_dd> generated.

Analyzing Entity <seg_ee> (Architecture <behavioral>).
Entity <seg_ee> analyzed. Unit <seg_ee> generated.

Analyzing Entity <seg_ff> (Architecture <behavioral>).
Entity <seg_ff> analyzed. Unit <seg_ff> generated.

Analyzing Entity <seg_gg> (Architecture <behavioral>).
Entity <seg_gg> analyzed. Unit <seg_gg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <seg_gg>.
    Related source file is C:/Users/FORVARD/Desktop/dc_7_16/Seg_gg.vhf.
Unit <seg_gg> synthesized.


Synthesizing Unit <seg_ff>.
    Related source file is C:/Users/FORVARD/Desktop/dc_7_16/Seg_ff.vhf.
Unit <seg_ff> synthesized.


Synthesizing Unit <seg_ee>.
    Related source file is C:/Users/FORVARD/Desktop/dc_7_16/Seg_ee.vhf.
Unit <seg_ee> synthesized.


Synthesizing Unit <seg_dd>.
    Related source file is C:/Users/FORVARD/Desktop/dc_7_16/Seg_dd.vhf.
Unit <seg_dd> synthesized.


Synthesizing Unit <seg_cc>.
    Related source file is C:/Users/FORVARD/Desktop/dc_7_16/Seg_cc.vhf.
Unit <seg_cc> synthesized.


Synthesizing Unit <seg_bb>.
    Related source file is C:/Users/FORVARD/Desktop/dc_7_16/Seg_bb.vhf.
Unit <seg_bb> synthesized.


Synthesizing Unit <seg_aa>.
    Related source file is C:/Users/FORVARD/Desktop/dc_7_16/Seg_aa.vhf.
Unit <seg_aa> synthesized.


Synthesizing Unit <dc_7_16>.
    Related source file is C:/Users/FORVARD/Desktop/dc_7_16/DC_7_16.vhf.
Unit <dc_7_16> synthesized.


Synthesizing Unit <schema1>.
    Related source file is C:/Users/FORVARD/Desktop/dc_7_16/schema1.vhf.
Unit <schema1> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <schema1> ...

Optimizing unit <seg_aa> ...

Optimizing unit <seg_bb> ...

Optimizing unit <seg_cc> ...

Optimizing unit <seg_dd> ...

Optimizing unit <seg_ee> ...

Optimizing unit <seg_ff> ...

Optimizing unit <seg_gg> ...

Optimizing unit <dc_7_16> ...
Completed process "Synthesize".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".

Release  - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc bind.ucf -p xc9500xl schema1.ngc schema1.ngd

Reading NGO file "C:/Users/FORVARD/Desktop/dc_7_16/schema1.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "bind.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 76728 kilobytes

Writing NGD file "schema1.ngd" ...

Writing NGDBUILD log file "schema1.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC95288XL-6-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 7 equations into 16 function blocks

Design schema1 has been optimized and fit into device XC95288XL-6-TQ144.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Started process "Generate HTML report".

Release 6.3i - CPLD HTML Report Processor G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
ERROR:Cpld:1137 - Child process failed -mode 1



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/Users/FORVARD/Desktop/dc_7_16/Seg_aa.vhf in Library work.
Entity <seg_aa> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Users/FORVARD/Desktop/dc_7_16/Seg_bb.vhf in Library work.
Entity <seg_bb> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Users/FORVARD/Desktop/dc_7_16/Seg_cc.vhf in Library work.
Entity <seg_cc> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Users/FORVARD/Desktop/dc_7_16/Seg_dd.vhf in Library work.
Entity <seg_dd> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Users/FORVARD/Desktop/dc_7_16/Seg_ee.vhf in Library work.
Entity <seg_ee> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Users/FORVARD/Desktop/dc_7_16/Seg_ff.vhf in Library work.
Entity <seg_ff> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Users/FORVARD/Desktop/dc_7_16/Seg_gg.vhf in Library work.
Entity <seg_gg> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/Users/FORVARD/Desktop/dc_7_16/DC_7_16.vhf in Library work.
Entity <dc_7_16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <dc_7_16> (Architecture <behavioral>).
Entity <dc_7_16> analyzed. Unit <dc_7_16> generated.

Analyzing Entity <seg_aa> (Architecture <behavioral>).
Entity <seg_aa> analyzed. Unit <seg_aa> generated.

Analyzing Entity <seg_bb> (Architecture <behavioral>).
Entity <seg_bb> analyzed. Unit <seg_bb> generated.

Analyzing Entity <seg_cc> (Architecture <behavioral>).
Entity <seg_cc> analyzed. Unit <seg_cc> generated.

Analyzing Entity <seg_dd> (Architecture <behavioral>).
Entity <seg_dd> analyzed. Unit <seg_dd> generated.

Analyzing Entity <seg_ee> (Architecture <behavioral>).
Entity <seg_ee> analyzed. Unit <seg_ee> generated.

Analyzing Entity <seg_ff> (Architecture <behavioral>).
Entity <seg_ff> analyzed. Unit <seg_ff> generated.

Analyzing Entity <seg_gg> (Architecture <behavioral>).
Entity <seg_gg> analyzed. Unit <seg_gg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <seg_gg>.
    Related source file is C:/Users/FORVARD/Desktop/dc_7_16/Seg_gg.vhf.
Unit <seg_gg> synthesized.


Synthesizing Unit <seg_ff>.
    Related source file is C:/Users/FORVARD/Desktop/dc_7_16/Seg_ff.vhf.
Unit <seg_ff> synthesized.


Synthesizing Unit <seg_ee>.
    Related source file is C:/Users/FORVARD/Desktop/dc_7_16/Seg_ee.vhf.
Unit <seg_ee> synthesized.


Synthesizing Unit <seg_dd>.
    Related source file is C:/Users/FORVARD/Desktop/dc_7_16/Seg_dd.vhf.
Unit <seg_dd> synthesized.


Synthesizing Unit <seg_cc>.
    Related source file is C:/Users/FORVARD/Desktop/dc_7_16/Seg_cc.vhf.
Unit <seg_cc> synthesized.


Synthesizing Unit <seg_bb>.
    Related source file is C:/Users/FORVARD/Desktop/dc_7_16/Seg_bb.vhf.
Unit <seg_bb> synthesized.


Synthesizing Unit <seg_aa>.
    Related source file is C:/Users/FORVARD/Desktop/dc_7_16/Seg_aa.vhf.
Unit <seg_aa> synthesized.


Synthesizing Unit <dc_7_16>.
    Related source file is C:/Users/FORVARD/Desktop/dc_7_16/DC_7_16.vhf.
Unit <dc_7_16> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <dc_7_16> ...

Optimizing unit <seg_aa> ...

Optimizing unit <seg_bb> ...

Optimizing unit <seg_cc> ...

Optimizing unit <seg_dd> ...

Optimizing unit <seg_ee> ...

Optimizing unit <seg_ff> ...

Optimizing unit <seg_gg> ...
Completed process "Synthesize".



Started process "Translate".

Release  - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -i -p xc9500xl dc_7_16.ngc dc_7_16.ngd 

Reading NGO file "C:/Users/FORVARD/Desktop/dc_7_16/dc_7_16.ngc" ...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 74680 kilobytes

Writing NGD file "dc_7_16.ngd" ...

Writing NGDBUILD log file "dc_7_16.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC95288XL-6-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 7 equations into 16 function blocks....................

Design dc_7_16 has been optimized and fit into device XC95288XL-6-TQ144.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Started process "Generate HTML report".

Release 6.3i - CPLD HTML Report Processor G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
ERROR:Cpld:1137 - Child process failed -mode 1



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Release 6.3i - sch2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
ERROR:DesignEntry:30 - Instance "XLXI_18" referencing symbol "dc_7_16" is out of
   date.
Error: 
Process "View VHDL Functional Model" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
ERROR:DesignEntry:30 - Instance "XLXI_18" referencing symbol "dc_7_16" is out of
   date.
Error: 
Process "View VHDL Functional Model" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "Create Schematic Symbol".

Release 6.3i - sch2sym G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Create Schematic Symbol".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
ERROR:DesignEntry:30 - Instance "XLXI_18" referencing symbol "dc_7_16" is out of
   date.
Error: 
Process "View VHDL Functional Model" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
ERROR:DesignEntry:30 - Instance "XLXI_18" referencing symbol "dc_7_16" is out of
   date.
Error: 
Process "View VHDL Functional Model" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
ERROR:DesignEntry:30 - Instance "XLXI_18" referencing symbol "dc_7_16" is out of
   date.
Error: 
Process "View VHDL Functional Model" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
ERROR:DesignEntry:30 - Instance "XLXI_18" referencing symbol "dc_7_16" is out of
   date.
Error: 
Process "View VHDL Functional Model" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
ERROR:DesignEntry:30 - Instance "XLXI_18" referencing symbol "dc_7_16" is out of
   date.
Error: 
Process "View VHDL Functional Model" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/Users/FORVARD/Desktop/dc_7_16/Seg_aa.vhf in Library work.
Architecture behavioral of Entity seg_aa is up to date.
Compiling vhdl file C:/Users/FORVARD/Desktop/dc_7_16/Seg_bb.vhf in Library work.
Architecture behavioral of Entity seg_bb is up to date.
Compiling vhdl file C:/Users/FORVARD/Desktop/dc_7_16/Seg_cc.vhf in Library work.
Architecture behavioral of Entity seg_cc is up to date.
Compiling vhdl file C:/Users/FORVARD/Desktop/dc_7_16/Seg_dd.vhf in Library work.
Architecture behavioral of Entity seg_dd is up to date.
Compiling vhdl file C:/Users/FORVARD/Desktop/dc_7_16/Seg_ee.vhf in Library work.
Architecture behavioral of Entity seg_ee is up to date.
Compiling vhdl file C:/Users/FORVARD/Desktop/dc_7_16/Seg_ff.vhf in Library work.
Architecture behavioral of Entity seg_ff is up to date.
Compiling vhdl file C:/Users/FORVARD/Desktop/dc_7_16/Seg_gg.vhf in Library work.
Architecture behavioral of Entity seg_gg is up to date.
Compiling vhdl file C:/Users/FORVARD/Desktop/dc_7_16/DC_7_16.vhf in Library work.
Architecture behavioral of Entity dc_7_16 is up to date.
Compiling vhdl file C:/Users/FORVARD/Desktop/dc_7_16/shem1.vhf in Library work.
Entity <shem1> (Architecture <BEHAVIORAL>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <shem1> (Architecture <BEHAVIORAL>).
Entity <shem1> analyzed. Unit <shem1> generated.

Analyzing Entity <dc_7_16> (Architecture <behavioral>).
Entity <dc_7_16> analyzed. Unit <dc_7_16> generated.

Analyzing Entity <seg_aa> (Architecture <behavioral>).
Entity <seg_aa> analyzed. Unit <seg_aa> generated.

Analyzing Entity <seg_bb> (Architecture <behavioral>).
Entity <seg_bb> analyzed. Unit <seg_bb> generated.

Analyzing Entity <seg_cc> (Architecture <behavioral>).
Entity <seg_cc> analyzed. Unit <seg_cc> generated.

Analyzing Entity <seg_dd> (Architecture <behavioral>).
Entity <seg_dd> analyzed. Unit <seg_dd> generated.

Analyzing Entity <seg_ee> (Architecture <behavioral>).
Entity <seg_ee> analyzed. Unit <seg_ee> generated.

Analyzing Entity <seg_ff> (Architecture <behavioral>).
Entity <seg_ff> analyzed. Unit <seg_ff> generated.

Analyzing Entity <seg_gg> (Architecture <behavioral>).
Entity <seg_gg> analyzed. Unit <seg_gg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <seg_gg>.
    Related source file is C:/Users/FORVARD/Desktop/dc_7_16/Seg_gg.vhf.
Unit <seg_gg> synthesized.


Synthesizing Unit <seg_ff>.
    Related source file is C:/Users/FORVARD/Desktop/dc_7_16/Seg_ff.vhf.
Unit <seg_ff> synthesized.


Synthesizing Unit <seg_ee>.
    Related source file is C:/Users/FORVARD/Desktop/dc_7_16/Seg_ee.vhf.
Unit <seg_ee> synthesized.


Synthesizing Unit <seg_dd>.
    Related source file is C:/Users/FORVARD/Desktop/dc_7_16/Seg_dd.vhf.
Unit <seg_dd> synthesized.


Synthesizing Unit <seg_cc>.
    Related source file is C:/Users/FORVARD/Desktop/dc_7_16/Seg_cc.vhf.
Unit <seg_cc> synthesized.


Synthesizing Unit <seg_bb>.
    Related source file is C:/Users/FORVARD/Desktop/dc_7_16/Seg_bb.vhf.
Unit <seg_bb> synthesized.


Synthesizing Unit <seg_aa>.
    Related source file is C:/Users/FORVARD/Desktop/dc_7_16/Seg_aa.vhf.
Unit <seg_aa> synthesized.


Synthesizing Unit <dc_7_16>.
    Related source file is C:/Users/FORVARD/Desktop/dc_7_16/DC_7_16.vhf.
Unit <dc_7_16> synthesized.


Synthesizing Unit <shem1>.
    Related source file is C:/Users/FORVARD/Desktop/dc_7_16/shem1.vhf.
Unit <shem1> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <shem1> ...

Optimizing unit <seg_aa> ...

Optimizing unit <seg_bb> ...

Optimizing unit <seg_cc> ...

Optimizing unit <seg_dd> ...

Optimizing unit <seg_ee> ...

Optimizing unit <seg_ff> ...

Optimizing unit <seg_gg> ...

Optimizing unit <dc_7_16> ...
Completed process "Synthesize".



Started process "Translate".

Extracting independent architecture files...
Release  - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc button.ucf -p xc9500xl shem1.ngc shem1.ngd 

Reading NGO file "C:/Users/FORVARD/Desktop/dc_7_16/shem1.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "button.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 75704 kilobytes

Writing NGD file "shem1.ngd" ...

Writing NGDBUILD log file "shem1.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC95288XL-6-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 7 equations into 16 function blocks....................

Design shem1 has been optimized and fit into device XC95288XL-6-TQ144.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Started process "Generate HTML report".

Release 6.3i - CPLD HTML Report Processor G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
ERROR:Cpld:1137 - Child process failed -mode 1



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/Users/FORVARD/Desktop/dc_7_16/Seg_ee.vhf in Library work.
Architecture behavioral of Entity seg_ee is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <seg_ee> (Architecture <behavioral>).
Entity <seg_ee> analyzed. Unit <seg_ee> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <seg_ee>.
    Related source file is C:/Users/FORVARD/Desktop/dc_7_16/Seg_ee.vhf.
Unit <seg_ee> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <seg_ee> ...
Completed process "Synthesize".



Started process "Translate".

Extracting independent architecture files...
Release  - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -i -p xc9500xl seg_ee.ngc seg_ee.ngd 

Reading NGO file "C:/Users/FORVARD/Desktop/dc_7_16/seg_ee.ngc" ...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 74680 kilobytes

Writing NGD file "seg_ee.ngd" ...

Writing NGDBUILD log file "seg_ee.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC95288XL-6-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 1 equations into 16 function blocks.....

Design seg_ee has been optimized and fit into device XC95288XL-6-TQ144.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Started process "Generate HTML report".

Release 6.3i - CPLD HTML Report Processor G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
ERROR:Cpld:1137 - Child process failed -mode 1



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3215 - Unit work/SHEM1 is now defined in a different file: was C:/Users/FORVARD/Desktop/dc_7_16/shem1.vhf, now is C:/project/dc_7_16/shem1.vhf
WARNING:HDLParsers:3215 - Unit work/SHEM1/BEHAVIORAL is now defined in a different file: was C:/Users/FORVARD/Desktop/dc_7_16/shem1.vhf, now is C:/project/dc_7_16/shem1.vhf
WARNING:HDLParsers:3215 - Unit work/DC_7_16 is now defined in a different file: was C:/Users/FORVARD/Desktop/dc_7_16/DC_7_16.vhf, now is C:/project/dc_7_16/DC_7_16.vhf
WARNING:HDLParsers:3215 - Unit work/DC_7_16/BEHAVIORAL is now defined in a different file: was C:/Users/FORVARD/Desktop/dc_7_16/DC_7_16.vhf, now is C:/project/dc_7_16/DC_7_16.vhf
WARNING:HDLParsers:3215 - Unit work/SEG_GG is now defined in a different file: was C:/Users/FORVARD/Desktop/dc_7_16/Seg_gg.vhf, now is C:/project/dc_7_16/Seg_gg.vhf
WARNING:HDLParsers:3215 - Unit work/SEG_GG/BEHAVIORAL is now defined in a different file: was C:/Users/FORVARD/Desktop/dc_7_16/Seg_gg.vhf, now is C:/project/dc_7_16/Seg_gg.vhf
WARNING:HDLParsers:3215 - Unit work/SEG_FF is now defined in a different file: was C:/Users/FORVARD/Desktop/dc_7_16/Seg_ff.vhf, now is C:/project/dc_7_16/Seg_ff.vhf
WARNING:HDLParsers:3215 - Unit work/SEG_FF/BEHAVIORAL is now defined in a different file: was C:/Users/FORVARD/Desktop/dc_7_16/Seg_ff.vhf, now is C:/project/dc_7_16/Seg_ff.vhf
WARNING:HDLParsers:3215 - Unit work/SEG_EE is now defined in a different file: was C:/Users/FORVARD/Desktop/dc_7_16/Seg_ee.vhf, now is C:/project/dc_7_16/Seg_ee.vhf
WARNING:HDLParsers:3215 - Unit work/SEG_EE/BEHAVIORAL is now defined in a different file: was C:/Users/FORVARD/Desktop/dc_7_16/Seg_ee.vhf, now is C:/project/dc_7_16/Seg_ee.vhf
WARNING:HDLParsers:3215 - Unit work/SEG_DD is now defined in a different file: was C:/Users/FORVARD/Desktop/dc_7_16/Seg_dd.vhf, now is C:/project/dc_7_16/Seg_dd.vhf
WARNING:HDLParsers:3215 - Unit work/SEG_DD/BEHAVIORAL is now defined in a different file: was C:/Users/FORVARD/Desktop/dc_7_16/Seg_dd.vhf, now is C:/project/dc_7_16/Seg_dd.vhf
WARNING:HDLParsers:3215 - Unit work/SEG_CC is now defined in a different file: was C:/Users/FORVARD/Desktop/dc_7_16/Seg_cc.vhf, now is C:/project/dc_7_16/Seg_cc.vhf
WARNING:HDLParsers:3215 - Unit work/SEG_CC/BEHAVIORAL is now defined in a different file: was C:/Users/FORVARD/Desktop/dc_7_16/Seg_cc.vhf, now is C:/project/dc_7_16/Seg_cc.vhf
WARNING:HDLParsers:3215 - Unit work/SEG_BB is now defined in a different file: was C:/Users/FORVARD/Desktop/dc_7_16/Seg_bb.vhf, now is C:/project/dc_7_16/Seg_bb.vhf
WARNING:HDLParsers:3215 - Unit work/SEG_BB/BEHAVIORAL is now defined in a different file: was C:/Users/FORVARD/Desktop/dc_7_16/Seg_bb.vhf, now is C:/project/dc_7_16/Seg_bb.vhf
WARNING:HDLParsers:3215 - Unit work/SEG_AA is now defined in a different file: was C:/Users/FORVARD/Desktop/dc_7_16/Seg_aa.vhf, now is C:/project/dc_7_16/Seg_aa.vhf
WARNING:HDLParsers:3215 - Unit work/SEG_AA/BEHAVIORAL is now defined in a different file: was C:/Users/FORVARD/Desktop/dc_7_16/Seg_aa.vhf, now is C:/project/dc_7_16/Seg_aa.vhf
Compiling vhdl file C:/project/dc_7_16/Seg_aa.vhf in Library work.
Architecture behavioral of Entity seg_aa is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_bb.vhf in Library work.
Architecture behavioral of Entity seg_bb is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_cc.vhf in Library work.
Architecture behavioral of Entity seg_cc is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_dd.vhf in Library work.
Architecture behavioral of Entity seg_dd is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_ee.vhf in Library work.
Architecture behavioral of Entity seg_ee is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_ff.vhf in Library work.
Architecture behavioral of Entity seg_ff is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_gg.vhf in Library work.
Architecture behavioral of Entity seg_gg is up to date.
Compiling vhdl file C:/project/dc_7_16/DC_7_16.vhf in Library work.
Architecture behavioral of Entity dc_7_16 is up to date.
Compiling vhdl file C:/project/dc_7_16/shem1.vhf in Library work.
Architecture behavioral of Entity shem1 is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <shem1> (Architecture <behavioral>).
Entity <shem1> analyzed. Unit <shem1> generated.

Analyzing Entity <dc_7_16> (Architecture <behavioral>).
Entity <dc_7_16> analyzed. Unit <dc_7_16> generated.

Analyzing Entity <seg_aa> (Architecture <behavioral>).
Entity <seg_aa> analyzed. Unit <seg_aa> generated.

Analyzing Entity <seg_bb> (Architecture <behavioral>).
Entity <seg_bb> analyzed. Unit <seg_bb> generated.

Analyzing Entity <seg_cc> (Architecture <behavioral>).
Entity <seg_cc> analyzed. Unit <seg_cc> generated.

Analyzing Entity <seg_dd> (Architecture <behavioral>).
Entity <seg_dd> analyzed. Unit <seg_dd> generated.

Analyzing Entity <seg_ee> (Architecture <behavioral>).
Entity <seg_ee> analyzed. Unit <seg_ee> generated.

Analyzing Entity <seg_ff> (Architecture <behavioral>).
Entity <seg_ff> analyzed. Unit <seg_ff> generated.

Analyzing Entity <seg_gg> (Architecture <behavioral>).
Entity <seg_gg> analyzed. Unit <seg_gg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <seg_gg>.
    Related source file is C:/project/dc_7_16/Seg_gg.vhf.
Unit <seg_gg> synthesized.


Synthesizing Unit <seg_ff>.
    Related source file is C:/project/dc_7_16/Seg_ff.vhf.
Unit <seg_ff> synthesized.


Synthesizing Unit <seg_ee>.
    Related source file is C:/project/dc_7_16/Seg_ee.vhf.
Unit <seg_ee> synthesized.


Synthesizing Unit <seg_dd>.
    Related source file is C:/project/dc_7_16/Seg_dd.vhf.
Unit <seg_dd> synthesized.


Synthesizing Unit <seg_cc>.
    Related source file is C:/project/dc_7_16/Seg_cc.vhf.
Unit <seg_cc> synthesized.


Synthesizing Unit <seg_bb>.
    Related source file is C:/project/dc_7_16/Seg_bb.vhf.
Unit <seg_bb> synthesized.


Synthesizing Unit <seg_aa>.
    Related source file is C:/project/dc_7_16/Seg_aa.vhf.
Unit <seg_aa> synthesized.


Synthesizing Unit <dc_7_16>.
    Related source file is C:/project/dc_7_16/DC_7_16.vhf.
Unit <dc_7_16> synthesized.


Synthesizing Unit <shem1>.
    Related source file is C:/project/dc_7_16/shem1.vhf.
Unit <shem1> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <shem1> ...

Optimizing unit <seg_aa> ...

Optimizing unit <seg_bb> ...

Optimizing unit <seg_cc> ...

Optimizing unit <seg_dd> ...

Optimizing unit <seg_ee> ...

Optimizing unit <seg_ff> ...

Optimizing unit <seg_gg> ...

Optimizing unit <dc_7_16> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc button.ucf -p xc9500xl shem1.ngc shem1.ngd 

Reading NGO file "C:/project/dc_7_16/shem1.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "button.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 37436 kilobytes

Writing NGD file "shem1.ngd" ...

Writing NGDBUILD log file "shem1.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC95288XL-6-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 7 equations into 16 function blocks....................
java.lang.RuntimeException: Attempting to format number '0.0' using pattern ''.
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1063)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1071)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.formatNumber(BasisLibrary.java:922)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.realToString(BasisLibrary.java:870)
	at summary.PrintSummaryResources()
	at summary.PrintSummary()
	at summary.applyTemplates()
	at summary.transform()
	at org.apache.xalan.xsltc.runtime.AbstractTranslet.transform(AbstractTranslet.java:540)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.doTransform(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.ProcessXML(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.main(Unknown Source)


Design shem1 has been optimized and fit into device XC95288XL-6-TQ144.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Started process "Generate HTML report".

Release 6.3i - CPLD HTML Report Processor G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
java.lang.RuntimeException: Attempting to format number '0.0' using pattern ''.
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1063)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1071)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.formatNumber(BasisLibrary.java:922)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.realToString(BasisLibrary.java:870)
	at summary.PrintSummaryResources()
	at summary.PrintSummary()
	at summary.applyTemplates()
	at summary.transform()
	at org.apache.xalan.xsltc.runtime.AbstractTranslet.transform(AbstractTranslet.java:540)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.doTransform(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.ProcessXML(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.main(Unknown Source)
ERROR:Cpld:1137 - Child process failed -mode 1



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/project/dc_7_16/Seg_aa.vhf in Library work.
Architecture behavioral of Entity seg_aa is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_bb.vhf in Library work.
Architecture behavioral of Entity seg_bb is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_cc.vhf in Library work.
Architecture behavioral of Entity seg_cc is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_dd.vhf in Library work.
Architecture behavioral of Entity seg_dd is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_ee.vhf in Library work.
Architecture behavioral of Entity seg_ee is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_ff.vhf in Library work.
Architecture behavioral of Entity seg_ff is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_gg.vhf in Library work.
Architecture behavioral of Entity seg_gg is up to date.
Compiling vhdl file C:/project/dc_7_16/DC_7_16.vhf in Library work.
Architecture behavioral of Entity dc_7_16 is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <dc_7_16> (Architecture <behavioral>).
Entity <dc_7_16> analyzed. Unit <dc_7_16> generated.

Analyzing Entity <seg_aa> (Architecture <behavioral>).
Entity <seg_aa> analyzed. Unit <seg_aa> generated.

Analyzing Entity <seg_bb> (Architecture <behavioral>).
Entity <seg_bb> analyzed. Unit <seg_bb> generated.

Analyzing Entity <seg_cc> (Architecture <behavioral>).
Entity <seg_cc> analyzed. Unit <seg_cc> generated.

Analyzing Entity <seg_dd> (Architecture <behavioral>).
Entity <seg_dd> analyzed. Unit <seg_dd> generated.

Analyzing Entity <seg_ee> (Architecture <behavioral>).
Entity <seg_ee> analyzed. Unit <seg_ee> generated.

Analyzing Entity <seg_ff> (Architecture <behavioral>).
Entity <seg_ff> analyzed. Unit <seg_ff> generated.

Analyzing Entity <seg_gg> (Architecture <behavioral>).
Entity <seg_gg> analyzed. Unit <seg_gg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <seg_gg>.
    Related source file is C:/project/dc_7_16/Seg_gg.vhf.
Unit <seg_gg> synthesized.


Synthesizing Unit <seg_ff>.
    Related source file is C:/project/dc_7_16/Seg_ff.vhf.
Unit <seg_ff> synthesized.


Synthesizing Unit <seg_ee>.
    Related source file is C:/project/dc_7_16/Seg_ee.vhf.
Unit <seg_ee> synthesized.


Synthesizing Unit <seg_dd>.
    Related source file is C:/project/dc_7_16/Seg_dd.vhf.
Unit <seg_dd> synthesized.


Synthesizing Unit <seg_cc>.
    Related source file is C:/project/dc_7_16/Seg_cc.vhf.
Unit <seg_cc> synthesized.


Synthesizing Unit <seg_bb>.
    Related source file is C:/project/dc_7_16/Seg_bb.vhf.
Unit <seg_bb> synthesized.


Synthesizing Unit <seg_aa>.
    Related source file is C:/project/dc_7_16/Seg_aa.vhf.
Unit <seg_aa> synthesized.


Synthesizing Unit <dc_7_16>.
    Related source file is C:/project/dc_7_16/DC_7_16.vhf.
Unit <dc_7_16> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <dc_7_16> ...

Optimizing unit <seg_aa> ...

Optimizing unit <seg_bb> ...

Optimizing unit <seg_cc> ...

Optimizing unit <seg_dd> ...

Optimizing unit <seg_ee> ...

Optimizing unit <seg_ff> ...

Optimizing unit <seg_gg> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -i -p xc9500xl dc_7_16.ngc dc_7_16.ngd 

Reading NGO file "C:/project/dc_7_16/dc_7_16.ngc" ...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 36412 kilobytes

Writing NGD file "dc_7_16.ngd" ...

Writing NGDBUILD log file "dc_7_16.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC95288XL-6-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 7 equations into 16 function blocks....................
java.lang.RuntimeException: Attempting to format number '0.0' using pattern ''.
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1063)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1071)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.formatNumber(BasisLibrary.java:922)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.realToString(BasisLibrary.java:870)
	at summary.PrintSummaryResources()
	at summary.PrintSummary()
	at summary.applyTemplates()
	at summary.transform()
	at org.apache.xalan.xsltc.runtime.AbstractTranslet.transform(AbstractTranslet.java:540)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.doTransform(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.ProcessXML(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.main(Unknown Source)


Design dc_7_16 has been optimized and fit into device XC95288XL-6-TQ144.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Started process "Generate HTML report".

Release 6.3i - CPLD HTML Report Processor G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
java.lang.RuntimeException: Attempting to format number '0.0' using pattern ''.
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1063)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1071)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.formatNumber(BasisLibrary.java:922)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.realToString(BasisLibrary.java:870)
	at summary.PrintSummaryResources()
	at summary.PrintSummary()
	at summary.applyTemplates()
	at summary.transform()
	at org.apache.xalan.xsltc.runtime.AbstractTranslet.transform(AbstractTranslet.java:540)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.doTransform(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.ProcessXML(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.main(Unknown Source)
ERROR:Cpld:1137 - Child process failed -mode 1



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/project/dc_7_16/Seg_aa.vhf in Library work.
Architecture behavioral of Entity seg_aa is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_bb.vhf in Library work.
Architecture behavioral of Entity seg_bb is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_cc.vhf in Library work.
Architecture behavioral of Entity seg_cc is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_dd.vhf in Library work.
Architecture behavioral of Entity seg_dd is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_ee.vhf in Library work.
Architecture behavioral of Entity seg_ee is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_ff.vhf in Library work.
Architecture behavioral of Entity seg_ff is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_gg.vhf in Library work.
Architecture behavioral of Entity seg_gg is up to date.
Compiling vhdl file C:/project/dc_7_16/DC_7_16.vhf in Library work.
Architecture behavioral of Entity dc_7_16 is up to date.
Compiling vhdl file C:/project/dc_7_16/shem1.vhf in Library work.
Architecture behavioral of Entity shem1 is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <shem1> (Architecture <behavioral>).
Entity <shem1> analyzed. Unit <shem1> generated.

Analyzing Entity <dc_7_16> (Architecture <behavioral>).
Entity <dc_7_16> analyzed. Unit <dc_7_16> generated.

Analyzing Entity <seg_aa> (Architecture <behavioral>).
Entity <seg_aa> analyzed. Unit <seg_aa> generated.

Analyzing Entity <seg_bb> (Architecture <behavioral>).
Entity <seg_bb> analyzed. Unit <seg_bb> generated.

Analyzing Entity <seg_cc> (Architecture <behavioral>).
Entity <seg_cc> analyzed. Unit <seg_cc> generated.

Analyzing Entity <seg_dd> (Architecture <behavioral>).
Entity <seg_dd> analyzed. Unit <seg_dd> generated.

Analyzing Entity <seg_ee> (Architecture <behavioral>).
Entity <seg_ee> analyzed. Unit <seg_ee> generated.

Analyzing Entity <seg_ff> (Architecture <behavioral>).
Entity <seg_ff> analyzed. Unit <seg_ff> generated.

Analyzing Entity <seg_gg> (Architecture <behavioral>).
Entity <seg_gg> analyzed. Unit <seg_gg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <seg_gg>.
    Related source file is C:/project/dc_7_16/Seg_gg.vhf.
Unit <seg_gg> synthesized.


Synthesizing Unit <seg_ff>.
    Related source file is C:/project/dc_7_16/Seg_ff.vhf.
Unit <seg_ff> synthesized.


Synthesizing Unit <seg_ee>.
    Related source file is C:/project/dc_7_16/Seg_ee.vhf.
Unit <seg_ee> synthesized.


Synthesizing Unit <seg_dd>.
    Related source file is C:/project/dc_7_16/Seg_dd.vhf.
Unit <seg_dd> synthesized.


Synthesizing Unit <seg_cc>.
    Related source file is C:/project/dc_7_16/Seg_cc.vhf.
Unit <seg_cc> synthesized.


Synthesizing Unit <seg_bb>.
    Related source file is C:/project/dc_7_16/Seg_bb.vhf.
Unit <seg_bb> synthesized.


Synthesizing Unit <seg_aa>.
    Related source file is C:/project/dc_7_16/Seg_aa.vhf.
Unit <seg_aa> synthesized.


Synthesizing Unit <dc_7_16>.
    Related source file is C:/project/dc_7_16/DC_7_16.vhf.
Unit <dc_7_16> synthesized.


Synthesizing Unit <shem1>.
    Related source file is C:/project/dc_7_16/shem1.vhf.
Unit <shem1> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <shem1> ...

Optimizing unit <seg_aa> ...

Optimizing unit <seg_bb> ...

Optimizing unit <seg_cc> ...

Optimizing unit <seg_dd> ...

Optimizing unit <seg_ee> ...

Optimizing unit <seg_ff> ...

Optimizing unit <seg_gg> ...

Optimizing unit <dc_7_16> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc button.ucf -p xc9500xl shem1.ngc shem1.ngd 

Reading NGO file "C:/project/dc_7_16/shem1.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "button.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 37436 kilobytes

Writing NGD file "shem1.ngd" ...

Writing NGDBUILD log file "shem1.bld"...

NGDBUILD done.
Completed process "Translate".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Update All Schematic Files".

Release 6.3i - updatesch G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Update All Schematic Files".



Started process "Update All Schematic Files".

Release 6.3i - updatesch G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Update All Schematic Files".



Started process "Update All Schematic Files".

Release 6.3i - updatesch G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Update All Schematic Files".



Started process "Update All Schematic Files".

Release 6.3i - updatesch G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Update All Schematic Files".



Started process "Update All Schematic Files".

Release 6.3i - updatesch G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Update All Schematic Files".



Started process "Update All Schematic Files".

Release 6.3i - updatesch G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Update All Schematic Files".



Started process "Update All Schematic Files".

Release 6.3i - updatesch G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Update All Schematic Files".



Started process "Update All Schematic Files".

Release 6.3i - updatesch G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Update All Schematic Files".



Started process "Update All Schematic Files".

Release 6.3i - updatesch G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Update All Schematic Files".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Compile HDL Simulation Libraries".

Process "Compile HDL Simulation Libraries" did not complete.



Project Navigator Auto-Make Log File
-------------------------------------


Started process "HDL Converter".


ERROR: No input file specified for the "HDL Converter" process.
Please select an input file (ABEL or AHDL) from the property menu.
(Right click on the "HDL Converter" process name and select 'Properties')
Process "HDL Converter" did not complete due to error(s) reported by internal script.


Project Navigator Auto-Make Log File
-------------------------------------

ERROR : Please specify a 'TDO Input File' in the 'TDO Converter' process properties window.

Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".


Compiling vhdl file C:/project/dc_7_16/dc_7_16.vhf in Library work.
Entity <dc_7_16> (Architecture <behavioral>) compiled.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/project/dc_7_16/Seg_aa.vhf in Library work.
Architecture behavioral of Entity seg_aa is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_bb.vhf in Library work.
Architecture behavioral of Entity seg_bb is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_cc.vhf in Library work.
Architecture behavioral of Entity seg_cc is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_dd.vhf in Library work.
Architecture behavioral of Entity seg_dd is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_ee.vhf in Library work.
Architecture behavioral of Entity seg_ee is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_ff.vhf in Library work.
Architecture behavioral of Entity seg_ff is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_gg.vhf in Library work.
Architecture behavioral of Entity seg_gg is up to date.
Compiling vhdl file C:/project/dc_7_16/DC_7_16.vhf in Library work.
Architecture behavioral of Entity dc_7_16 is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <dc_7_16> (Architecture <behavioral>).
Entity <dc_7_16> analyzed. Unit <dc_7_16> generated.

Analyzing Entity <seg_aa> (Architecture <behavioral>).
Entity <seg_aa> analyzed. Unit <seg_aa> generated.

Analyzing Entity <seg_bb> (Architecture <behavioral>).
Entity <seg_bb> analyzed. Unit <seg_bb> generated.

Analyzing Entity <seg_cc> (Architecture <behavioral>).
Entity <seg_cc> analyzed. Unit <seg_cc> generated.

Analyzing Entity <seg_dd> (Architecture <behavioral>).
Entity <seg_dd> analyzed. Unit <seg_dd> generated.

Analyzing Entity <seg_ee> (Architecture <behavioral>).
Entity <seg_ee> analyzed. Unit <seg_ee> generated.

Analyzing Entity <seg_ff> (Architecture <behavioral>).
Entity <seg_ff> analyzed. Unit <seg_ff> generated.

Analyzing Entity <seg_gg> (Architecture <behavioral>).
Entity <seg_gg> analyzed. Unit <seg_gg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <seg_gg>.
    Related source file is C:/project/dc_7_16/Seg_gg.vhf.
Unit <seg_gg> synthesized.


Synthesizing Unit <seg_ff>.
    Related source file is C:/project/dc_7_16/Seg_ff.vhf.
Unit <seg_ff> synthesized.


Synthesizing Unit <seg_ee>.
    Related source file is C:/project/dc_7_16/Seg_ee.vhf.
Unit <seg_ee> synthesized.


Synthesizing Unit <seg_dd>.
    Related source file is C:/project/dc_7_16/Seg_dd.vhf.
Unit <seg_dd> synthesized.


Synthesizing Unit <seg_cc>.
    Related source file is C:/project/dc_7_16/Seg_cc.vhf.
Unit <seg_cc> synthesized.


Synthesizing Unit <seg_bb>.
    Related source file is C:/project/dc_7_16/Seg_bb.vhf.
Unit <seg_bb> synthesized.


Synthesizing Unit <seg_aa>.
    Related source file is C:/project/dc_7_16/Seg_aa.vhf.
Unit <seg_aa> synthesized.


Synthesizing Unit <dc_7_16>.
    Related source file is C:/project/dc_7_16/DC_7_16.vhf.
Unit <dc_7_16> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <dc_7_16> ...

Optimizing unit <seg_aa> ...

Optimizing unit <seg_bb> ...

Optimizing unit <seg_cc> ...

Optimizing unit <seg_dd> ...

Optimizing unit <seg_ee> ...

Optimizing unit <seg_ff> ...

Optimizing unit <seg_gg> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -i -p xc9500xl dc_7_16.ngc dc_7_16.ngd 

Reading NGO file "C:/project/dc_7_16/dc_7_16.ngc" ...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 36412 kilobytes

Writing NGD file "dc_7_16.ngd" ...

Writing NGDBUILD log file "dc_7_16.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC95288XL-6-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 7 equations into 16 function blocks....................
java.lang.RuntimeException: Attempting to format number '0.0' using pattern ''.
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1063)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1071)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.formatNumber(BasisLibrary.java:922)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.realToString(BasisLibrary.java:870)
	at summary.PrintSummaryResources()
	at summary.PrintSummary()
	at summary.applyTemplates()
	at summary.transform()
	at org.apache.xalan.xsltc.runtime.AbstractTranslet.transform(AbstractTranslet.java:540)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.doTransform(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.ProcessXML(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.main(Unknown Source)


Design dc_7_16 has been optimized and fit into device XC95288XL-6-TQ144.
Completed process "Fit".



Started process "Generate Post-Fit Simulation Model".

Release 6.3i - CPLD Timing Simulation Interface G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Creating NGA for simulation.
Speed File: Version 3.0
Completed process "Generate Post-Fit Simulation Model".


Release 6.3i - netgen G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Reading design dc_7_16.nga ...
  Flattening design ...
  Flattening design completed.
  Specializing design ...
  Specializing design completed.
  Preping physical only global signals ...
  Preping design's networks ...
  Preping design's macros ...
Writing VHDL netlist dc_7_16_timesim.vhd ...
Writing VHDL SDF file dc_7_16_timesim.sdf ...
Total memory usage is 34352 kilobytes

Created netgen log file 'dc_7_16_timesim.nlf'.
Completed process "Generate Post-Fit Simulation Model".


Compiling vhdl file C:/project/dc_7_16/dc_7_16.vhf in Library work.
Entity <dc_7_16> (Architecture <behavioral>) compiled.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/project/dc_7_16/Seg_aa.vhf in Library work.
Architecture behavioral of Entity seg_aa is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_bb.vhf in Library work.
Architecture behavioral of Entity seg_bb is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_cc.vhf in Library work.
Architecture behavioral of Entity seg_cc is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_dd.vhf in Library work.
Architecture behavioral of Entity seg_dd is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_ee.vhf in Library work.
Architecture behavioral of Entity seg_ee is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_ff.vhf in Library work.
Architecture behavioral of Entity seg_ff is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_gg.vhf in Library work.
Architecture behavioral of Entity seg_gg is up to date.
Compiling vhdl file C:/project/dc_7_16/DC_7_16.vhf in Library work.
Architecture behavioral of Entity dc_7_16 is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <dc_7_16> (Architecture <behavioral>).
Entity <dc_7_16> analyzed. Unit <dc_7_16> generated.

Analyzing Entity <seg_aa> (Architecture <behavioral>).
Entity <seg_aa> analyzed. Unit <seg_aa> generated.

Analyzing Entity <seg_bb> (Architecture <behavioral>).
Entity <seg_bb> analyzed. Unit <seg_bb> generated.

Analyzing Entity <seg_cc> (Architecture <behavioral>).
Entity <seg_cc> analyzed. Unit <seg_cc> generated.

Analyzing Entity <seg_dd> (Architecture <behavioral>).
Entity <seg_dd> analyzed. Unit <seg_dd> generated.

Analyzing Entity <seg_ee> (Architecture <behavioral>).
Entity <seg_ee> analyzed. Unit <seg_ee> generated.

Analyzing Entity <seg_ff> (Architecture <behavioral>).
Entity <seg_ff> analyzed. Unit <seg_ff> generated.

Analyzing Entity <seg_gg> (Architecture <behavioral>).
Entity <seg_gg> analyzed. Unit <seg_gg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <seg_gg>.
    Related source file is C:/project/dc_7_16/Seg_gg.vhf.
Unit <seg_gg> synthesized.


Synthesizing Unit <seg_ff>.
    Related source file is C:/project/dc_7_16/Seg_ff.vhf.
Unit <seg_ff> synthesized.


Synthesizing Unit <seg_ee>.
    Related source file is C:/project/dc_7_16/Seg_ee.vhf.
Unit <seg_ee> synthesized.


Synthesizing Unit <seg_dd>.
    Related source file is C:/project/dc_7_16/Seg_dd.vhf.
Unit <seg_dd> synthesized.


Synthesizing Unit <seg_cc>.
    Related source file is C:/project/dc_7_16/Seg_cc.vhf.
Unit <seg_cc> synthesized.


Synthesizing Unit <seg_bb>.
    Related source file is C:/project/dc_7_16/Seg_bb.vhf.
Unit <seg_bb> synthesized.


Synthesizing Unit <seg_aa>.
    Related source file is C:/project/dc_7_16/Seg_aa.vhf.
Unit <seg_aa> synthesized.


Synthesizing Unit <dc_7_16>.
    Related source file is C:/project/dc_7_16/DC_7_16.vhf.
Unit <dc_7_16> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <dc_7_16> ...

Optimizing unit <seg_aa> ...

Optimizing unit <seg_bb> ...

Optimizing unit <seg_cc> ...

Optimizing unit <seg_dd> ...

Optimizing unit <seg_ee> ...

Optimizing unit <seg_ff> ...

Optimizing unit <seg_gg> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -i -p xc9500xl dc_7_16.ngc dc_7_16.ngd 

Reading NGO file "C:/project/dc_7_16/dc_7_16.ngc" ...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 36412 kilobytes

Writing NGD file "dc_7_16.ngd" ...

Writing NGDBUILD log file "dc_7_16.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC95288XL-6-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 7 equations into 16 function blocks....................
java.lang.RuntimeException: Attempting to format number '0.0' using pattern ''.
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1063)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1071)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.formatNumber(BasisLibrary.java:922)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.realToString(BasisLibrary.java:870)
	at summary.PrintSummaryResources()
	at summary.PrintSummary()
	at summary.applyTemplates()
	at summary.transform()
	at org.apache.xalan.xsltc.runtime.AbstractTranslet.transform(AbstractTranslet.java:540)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.doTransform(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.ProcessXML(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.main(Unknown Source)


Design dc_7_16 has been optimized and fit into device XC95288XL-6-TQ144.
Completed process "Fit".



Started process "Generate Post-Fit Simulation Model".

Release 6.3i - CPLD Timing Simulation Interface G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Creating NGA for simulation.
Speed File: Version 3.0
Completed process "Generate Post-Fit Simulation Model".


Release 6.3i - netgen G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Reading design dc_7_16.nga ...
  Flattening design ...
  Flattening design completed.
  Specializing design ...
  Specializing design completed.
  Preping physical only global signals ...
  Preping design's networks ...
  Preping design's macros ...
Writing VHDL netlist dc_7_16_timesim.vhd ...
Writing VHDL SDF file dc_7_16_timesim.sdf ...
Total memory usage is 34352 kilobytes

Created netgen log file 'dc_7_16_timesim.nlf'.
Completed process "Generate Post-Fit Simulation Model".


Compiling vhdl file C:/project/dc_7_16/dc_7_16.vhf in Library work.
Entity <dc_7_16> (Architecture <behavioral>) compiled.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
dc_7_16.sch : Error : File open error
Error: 
Process "View VHDL Functional Model" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
dc_7_16.sch : Error : File open error
Error: 
Process "View VHDL Functional Model" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
dc_7_16.sch : Error : File open error
Error: 
Process "View VHDL Functional Model" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
dc_7_16.sch : Error : File open error
Error: 
Process "View VHDL Functional Model" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
dc_7_16.sch : Error : File open error
Error: 
Process "View VHDL Functional Model" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
shem1.sch : Error : File open error
Error: 
Process "View VHDL Functional Model" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
shem1.sch : Error : File open error
Error: 
Process "View VHDL Functional Model" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
shem1.sch : Error : File open error
Error: 
Process "View VHDL Functional Model" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
shem1.sch : Error : File open error
Error: 
Process "View VHDL Functional Model" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/project/dc_7_16/Seg_aa.vhf in Library work.
Architecture behavioral of Entity seg_aa is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_bb.vhf in Library work.
Architecture behavioral of Entity seg_bb is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_cc.vhf in Library work.
Architecture behavioral of Entity seg_cc is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_dd.vhf in Library work.
Architecture behavioral of Entity seg_dd is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_ee.vhf in Library work.
Architecture behavioral of Entity seg_ee is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_ff.vhf in Library work.
Architecture behavioral of Entity seg_ff is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_gg.vhf in Library work.
Architecture behavioral of Entity seg_gg is up to date.
Compiling vhdl file C:/project/dc_7_16/DC_7_16.vhf in Library work.
Architecture behavioral of Entity dc_7_16 is up to date.
Compiling vhdl file C:/project/dc_7_16/shem1.vhf in Library work.
Architecture behavioral of Entity shem1 is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <shem1> (Architecture <behavioral>).
Entity <shem1> analyzed. Unit <shem1> generated.

Analyzing Entity <dc_7_16> (Architecture <behavioral>).
Entity <dc_7_16> analyzed. Unit <dc_7_16> generated.

Analyzing Entity <seg_aa> (Architecture <behavioral>).
Entity <seg_aa> analyzed. Unit <seg_aa> generated.

Analyzing Entity <seg_bb> (Architecture <behavioral>).
Entity <seg_bb> analyzed. Unit <seg_bb> generated.

Analyzing Entity <seg_cc> (Architecture <behavioral>).
Entity <seg_cc> analyzed. Unit <seg_cc> generated.

Analyzing Entity <seg_dd> (Architecture <behavioral>).
Entity <seg_dd> analyzed. Unit <seg_dd> generated.

Analyzing Entity <seg_ee> (Architecture <behavioral>).
Entity <seg_ee> analyzed. Unit <seg_ee> generated.

Analyzing Entity <seg_ff> (Architecture <behavioral>).
Entity <seg_ff> analyzed. Unit <seg_ff> generated.

Analyzing Entity <seg_gg> (Architecture <behavioral>).
Entity <seg_gg> analyzed. Unit <seg_gg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <seg_gg>.
    Related source file is C:/project/dc_7_16/Seg_gg.vhf.
Unit <seg_gg> synthesized.


Synthesizing Unit <seg_ff>.
    Related source file is C:/project/dc_7_16/Seg_ff.vhf.
Unit <seg_ff> synthesized.


Synthesizing Unit <seg_ee>.
    Related source file is C:/project/dc_7_16/Seg_ee.vhf.
Unit <seg_ee> synthesized.


Synthesizing Unit <seg_dd>.
    Related source file is C:/project/dc_7_16/Seg_dd.vhf.
Unit <seg_dd> synthesized.


Synthesizing Unit <seg_cc>.
    Related source file is C:/project/dc_7_16/Seg_cc.vhf.
Unit <seg_cc> synthesized.


Synthesizing Unit <seg_bb>.
    Related source file is C:/project/dc_7_16/Seg_bb.vhf.
Unit <seg_bb> synthesized.


Synthesizing Unit <seg_aa>.
    Related source file is C:/project/dc_7_16/Seg_aa.vhf.
Unit <seg_aa> synthesized.


Synthesizing Unit <dc_7_16>.
    Related source file is C:/project/dc_7_16/DC_7_16.vhf.
Unit <dc_7_16> synthesized.


Synthesizing Unit <shem1>.
    Related source file is C:/project/dc_7_16/shem1.vhf.
Unit <shem1> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <shem1> ...

Optimizing unit <seg_aa> ...

Optimizing unit <seg_bb> ...

Optimizing unit <seg_cc> ...

Optimizing unit <seg_dd> ...

Optimizing unit <seg_ee> ...

Optimizing unit <seg_ff> ...

Optimizing unit <seg_gg> ...

Optimizing unit <dc_7_16> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc button.ucf -p xc9500xl shem1.ngc shem1.ngd 

Reading NGO file "C:/project/dc_7_16/shem1.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "button.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 38460 kilobytes

Writing NGD file "shem1.ngd" ...

Writing NGDBUILD log file "shem1.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC95288XL-6-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 7 equations into 16 function blocks
java.lang.RuntimeException: Attempting to format number '0.0' using pattern ''.
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1063)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1071)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.formatNumber(BasisLibrary.java:922)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.realToString(BasisLibrary.java:870)
	at summary.PrintSummaryResources()
	at summary.PrintSummary()
	at summary.applyTemplates()
	at summary.transform()
	at org.apache.xalan.xsltc.runtime.AbstractTranslet.transform(AbstractTranslet.java:540)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.doTransform(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.ProcessXML(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.main(Unknown Source)


Design shem1 has been optimized and fit into device XC95288XL-6-TQ144.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Started process "Generate HTML report".

Release 6.3i - CPLD HTML Report Processor G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
java.lang.RuntimeException: Attempting to format number '0.0' using pattern ''.
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1063)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1071)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.formatNumber(BasisLibrary.java:922)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.realToString(BasisLibrary.java:870)
	at summary.PrintSummaryResources()
	at summary.PrintSummary()
	at summary.applyTemplates()
	at summary.transform()
	at org.apache.xalan.xsltc.runtime.AbstractTranslet.transform(AbstractTranslet.java:540)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.doTransform(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.ProcessXML(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.main(Unknown Source)
ERROR:Cpld:1137 - Child process failed -mode 1



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".


Compiling vhdl file C:/project/dc_7_16/dc_7_16.vhf in Library work.
Entity <dc_7_16> (Architecture <behavioral>) compiled.



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/project/dc_7_16/Seg_aa.vhf in Library work.
Architecture behavioral of Entity seg_aa is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_bb.vhf in Library work.
Architecture behavioral of Entity seg_bb is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_cc.vhf in Library work.
Architecture behavioral of Entity seg_cc is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_dd.vhf in Library work.
Architecture behavioral of Entity seg_dd is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_ee.vhf in Library work.
Architecture behavioral of Entity seg_ee is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_ff.vhf in Library work.
Architecture behavioral of Entity seg_ff is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_gg.vhf in Library work.
Architecture behavioral of Entity seg_gg is up to date.
Compiling vhdl file C:/project/dc_7_16/DC_7_16.vhf in Library work.
Architecture behavioral of Entity dc_7_16 is up to date.
Compiling vhdl file C:/project/dc_7_16/shem1.vhf in Library work.
Architecture behavioral of Entity shem1 is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <shem1> (Architecture <behavioral>).
Entity <shem1> analyzed. Unit <shem1> generated.

Analyzing Entity <dc_7_16> (Architecture <behavioral>).
Entity <dc_7_16> analyzed. Unit <dc_7_16> generated.

Analyzing Entity <seg_aa> (Architecture <behavioral>).
Entity <seg_aa> analyzed. Unit <seg_aa> generated.

Analyzing Entity <seg_bb> (Architecture <behavioral>).
Entity <seg_bb> analyzed. Unit <seg_bb> generated.

Analyzing Entity <seg_cc> (Architecture <behavioral>).
Entity <seg_cc> analyzed. Unit <seg_cc> generated.

Analyzing Entity <seg_dd> (Architecture <behavioral>).
Entity <seg_dd> analyzed. Unit <seg_dd> generated.

Analyzing Entity <seg_ee> (Architecture <behavioral>).
Entity <seg_ee> analyzed. Unit <seg_ee> generated.

Analyzing Entity <seg_ff> (Architecture <behavioral>).
Entity <seg_ff> analyzed. Unit <seg_ff> generated.

Analyzing Entity <seg_gg> (Architecture <behavioral>).
Entity <seg_gg> analyzed. Unit <seg_gg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <seg_gg>.
    Related source file is C:/project/dc_7_16/Seg_gg.vhf.
Unit <seg_gg> synthesized.


Synthesizing Unit <seg_ff>.
    Related source file is C:/project/dc_7_16/Seg_ff.vhf.
Unit <seg_ff> synthesized.


Synthesizing Unit <seg_ee>.
    Related source file is C:/project/dc_7_16/Seg_ee.vhf.
Unit <seg_ee> synthesized.


Synthesizing Unit <seg_dd>.
    Related source file is C:/project/dc_7_16/Seg_dd.vhf.
Unit <seg_dd> synthesized.


Synthesizing Unit <seg_cc>.
    Related source file is C:/project/dc_7_16/Seg_cc.vhf.
Unit <seg_cc> synthesized.


Synthesizing Unit <seg_bb>.
    Related source file is C:/project/dc_7_16/Seg_bb.vhf.
Unit <seg_bb> synthesized.


Synthesizing Unit <seg_aa>.
    Related source file is C:/project/dc_7_16/Seg_aa.vhf.
Unit <seg_aa> synthesized.


Synthesizing Unit <dc_7_16>.
    Related source file is C:/project/dc_7_16/DC_7_16.vhf.
Unit <dc_7_16> synthesized.


Synthesizing Unit <shem1>.
    Related source file is C:/project/dc_7_16/shem1.vhf.
Unit <shem1> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <shem1> ...

Optimizing unit <seg_aa> ...

Optimizing unit <seg_bb> ...

Optimizing unit <seg_cc> ...

Optimizing unit <seg_dd> ...

Optimizing unit <seg_ee> ...

Optimizing unit <seg_ff> ...

Optimizing unit <seg_gg> ...

Optimizing unit <dc_7_16> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc button.ucf -p xc9500xl shem1.ngc shem1.ngd 

Reading NGO file "C:/project/dc_7_16/shem1.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "button.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 38460 kilobytes

Writing NGD file "shem1.ngd" ...

Writing NGDBUILD log file "shem1.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC95288XL-6-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 7 equations into 16 function blocks
java.lang.RuntimeException: Attempting to format number '0.0' using pattern ''.
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1063)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1071)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.formatNumber(BasisLibrary.java:922)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.realToString(BasisLibrary.java:870)
	at summary.PrintSummaryResources()
	at summary.PrintSummary()
	at summary.applyTemplates()
	at summary.transform()
	at org.apache.xalan.xsltc.runtime.AbstractTranslet.transform(AbstractTranslet.java:540)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.doTransform(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.ProcessXML(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.main(Unknown Source)


Design shem1 has been optimized and fit into device XC95288XL-6-TQ144.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Started process "Generate HTML report".

Release 6.3i - CPLD HTML Report Processor G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
java.lang.RuntimeException: Attempting to format number '0.0' using pattern ''.
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1063)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1071)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.formatNumber(BasisLibrary.java:922)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.realToString(BasisLibrary.java:870)
	at summary.PrintSummaryResources()
	at summary.PrintSummary()
	at summary.applyTemplates()
	at summary.transform()
	at org.apache.xalan.xsltc.runtime.AbstractTranslet.transform(AbstractTranslet.java:540)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.doTransform(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.ProcessXML(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.main(Unknown Source)
ERROR:Cpld:1137 - Child process failed -mode 1



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/project/dc_7_16/Seg_aa.vhf in Library work.
Architecture behavioral of Entity seg_aa is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_bb.vhf in Library work.
Architecture behavioral of Entity seg_bb is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_cc.vhf in Library work.
Architecture behavioral of Entity seg_cc is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_dd.vhf in Library work.
Architecture behavioral of Entity seg_dd is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_ee.vhf in Library work.
Architecture behavioral of Entity seg_ee is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_ff.vhf in Library work.
Architecture behavioral of Entity seg_ff is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_gg.vhf in Library work.
Architecture behavioral of Entity seg_gg is up to date.
Compiling vhdl file C:/project/dc_7_16/DC_7_16.vhf in Library work.
Entity <dc_7_16> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <dc_7_16> (Architecture <behavioral>).
Entity <dc_7_16> analyzed. Unit <dc_7_16> generated.

Analyzing Entity <seg_aa> (Architecture <behavioral>).
Entity <seg_aa> analyzed. Unit <seg_aa> generated.

Analyzing Entity <seg_bb> (Architecture <behavioral>).
Entity <seg_bb> analyzed. Unit <seg_bb> generated.

Analyzing Entity <seg_cc> (Architecture <behavioral>).
Entity <seg_cc> analyzed. Unit <seg_cc> generated.

Analyzing Entity <seg_dd> (Architecture <behavioral>).
Entity <seg_dd> analyzed. Unit <seg_dd> generated.

Analyzing Entity <seg_ee> (Architecture <behavioral>).
Entity <seg_ee> analyzed. Unit <seg_ee> generated.

Analyzing Entity <seg_ff> (Architecture <behavioral>).
Entity <seg_ff> analyzed. Unit <seg_ff> generated.

Analyzing Entity <seg_gg> (Architecture <behavioral>).
Entity <seg_gg> analyzed. Unit <seg_gg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <seg_gg>.
    Related source file is C:/project/dc_7_16/Seg_gg.vhf.
Unit <seg_gg> synthesized.


Synthesizing Unit <seg_ff>.
    Related source file is C:/project/dc_7_16/Seg_ff.vhf.
Unit <seg_ff> synthesized.


Synthesizing Unit <seg_ee>.
    Related source file is C:/project/dc_7_16/Seg_ee.vhf.
Unit <seg_ee> synthesized.


Synthesizing Unit <seg_dd>.
    Related source file is C:/project/dc_7_16/Seg_dd.vhf.
Unit <seg_dd> synthesized.


Synthesizing Unit <seg_cc>.
    Related source file is C:/project/dc_7_16/Seg_cc.vhf.
Unit <seg_cc> synthesized.


Synthesizing Unit <seg_bb>.
    Related source file is C:/project/dc_7_16/Seg_bb.vhf.
Unit <seg_bb> synthesized.


Synthesizing Unit <seg_aa>.
    Related source file is C:/project/dc_7_16/Seg_aa.vhf.
Unit <seg_aa> synthesized.


Synthesizing Unit <dc_7_16>.
    Related source file is C:/project/dc_7_16/DC_7_16.vhf.
Unit <dc_7_16> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <dc_7_16> ...

Optimizing unit <seg_aa> ...

Optimizing unit <seg_bb> ...

Optimizing unit <seg_cc> ...

Optimizing unit <seg_dd> ...

Optimizing unit <seg_ee> ...

Optimizing unit <seg_ff> ...

Optimizing unit <seg_gg> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -i -p xc9500xl dc_7_16.ngc dc_7_16.ngd 

Reading NGO file "C:/project/dc_7_16/dc_7_16.ngc" ...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 36412 kilobytes

Writing NGD file "dc_7_16.ngd" ...

Writing NGDBUILD log file "dc_7_16.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC95288XL-6-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 7 equations into 16 function blocks....................
java.lang.RuntimeException: Attempting to format number '0.0' using pattern ''.
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1063)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1071)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.formatNumber(BasisLibrary.java:922)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.realToString(BasisLibrary.java:870)
	at summary.PrintSummaryResources()
	at summary.PrintSummary()
	at summary.applyTemplates()
	at summary.transform()
	at org.apache.xalan.xsltc.runtime.AbstractTranslet.transform(AbstractTranslet.java:540)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.doTransform(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.ProcessXML(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.main(Unknown Source)


Design dc_7_16 has been optimized and fit into device XC95288XL-6-TQ144.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Started process "Generate HTML report".

Release 6.3i - CPLD HTML Report Processor G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
java.lang.RuntimeException: Attempting to format number '0.0' using pattern ''.
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1063)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1071)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.formatNumber(BasisLibrary.java:922)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.realToString(BasisLibrary.java:870)
	at summary.PrintSummaryResources()
	at summary.PrintSummary()
	at summary.applyTemplates()
	at summary.transform()
	at org.apache.xalan.xsltc.runtime.AbstractTranslet.transform(AbstractTranslet.java:540)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.doTransform(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.ProcessXML(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.main(Unknown Source)
ERROR:Cpld:1137 - Child process failed -mode 1



Project Navigator Auto-Make Log File
-------------------------------------

Compiling vhdl file C:/project/dc_7_16/dc_7_16.vhf in Library work.
Entity <dc_7_16> (Architecture <behavioral>) compiled.



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:13 - Net "XLXN_1" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "XLXN_2" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "XLXN_3" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "XLXN_4" is connected to source pins and/or IO
   ports while there is no load pin connected to it
ERROR:DesignEntry:2 - Net "F" needs to be connected to pins or IO Ports.
Error: 
Process "View VHDL Functional Model" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:13 - Net "XLXN_1" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "XLXN_2" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "XLXN_3" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "XLXN_4" is connected to source pins and/or IO
   ports while there is no load pin connected to it
ERROR:DesignEntry:2 - Net "F" needs to be connected to pins or IO Ports.
Error: 
Process "View VHDL Functional Model" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:13 - Net "XLXN_1" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "XLXN_2" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "XLXN_3" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "XLXN_4" is connected to source pins and/or IO
   ports while there is no load pin connected to it
ERROR:DesignEntry:2 - Net "F" needs to be connected to pins or IO Ports.
Error: 
Process "View VHDL Functional Model" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
WARNING:DesignEntry:13 - Net "XLXN_1" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "XLXN_2" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "XLXN_3" is connected to source pins and/or IO
   ports while there is no load pin connected to it
WARNING:DesignEntry:13 - Net "XLXN_4" is connected to source pins and/or IO
   ports while there is no load pin connected to it
ERROR:DesignEntry:2 - Net "F" needs to be connected to pins or IO Ports.
Error: 
Process "View VHDL Functional Model" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/project/dc_7_16/Seg_aa.vhf in Library work.
Architecture behavioral of Entity seg_aa is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_bb.vhf in Library work.
Architecture behavioral of Entity seg_bb is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_cc.vhf in Library work.
Architecture behavioral of Entity seg_cc is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_dd.vhf in Library work.
Architecture behavioral of Entity seg_dd is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_ee.vhf in Library work.
Architecture behavioral of Entity seg_ee is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_ff.vhf in Library work.
Entity <seg_ff> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/project/dc_7_16/Seg_gg.vhf in Library work.
Architecture behavioral of Entity seg_gg is up to date.
Compiling vhdl file C:/project/dc_7_16/DC_7_16.vhf in Library work.
Entity <dc_7_16> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/project/dc_7_16/schema1verB.vhf in Library work.
Entity <schema1verb> (Architecture <BEHAVIORAL>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <schema1verb> (Architecture <BEHAVIORAL>).
Entity <schema1verb> analyzed. Unit <schema1verb> generated.

Analyzing Entity <dc_7_16> (Architecture <behavioral>).
Entity <dc_7_16> analyzed. Unit <dc_7_16> generated.

Analyzing Entity <seg_aa> (Architecture <behavioral>).
Entity <seg_aa> analyzed. Unit <seg_aa> generated.

Analyzing Entity <seg_bb> (Architecture <behavioral>).
Entity <seg_bb> analyzed. Unit <seg_bb> generated.

Analyzing Entity <seg_cc> (Architecture <behavioral>).
Entity <seg_cc> analyzed. Unit <seg_cc> generated.

Analyzing Entity <seg_dd> (Architecture <behavioral>).
Entity <seg_dd> analyzed. Unit <seg_dd> generated.

Analyzing Entity <seg_ee> (Architecture <behavioral>).
Entity <seg_ee> analyzed. Unit <seg_ee> generated.

Analyzing Entity <seg_ff> (Architecture <behavioral>).
Entity <seg_ff> analyzed. Unit <seg_ff> generated.

Analyzing Entity <seg_gg> (Architecture <behavioral>).
Entity <seg_gg> analyzed. Unit <seg_gg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <seg_gg>.
    Related source file is C:/project/dc_7_16/Seg_gg.vhf.
Unit <seg_gg> synthesized.


Synthesizing Unit <seg_ff>.
    Related source file is C:/project/dc_7_16/Seg_ff.vhf.
Unit <seg_ff> synthesized.


Synthesizing Unit <seg_ee>.
    Related source file is C:/project/dc_7_16/Seg_ee.vhf.
Unit <seg_ee> synthesized.


Synthesizing Unit <seg_dd>.
    Related source file is C:/project/dc_7_16/Seg_dd.vhf.
Unit <seg_dd> synthesized.


Synthesizing Unit <seg_cc>.
    Related source file is C:/project/dc_7_16/Seg_cc.vhf.
Unit <seg_cc> synthesized.


Synthesizing Unit <seg_bb>.
    Related source file is C:/project/dc_7_16/Seg_bb.vhf.
Unit <seg_bb> synthesized.


Synthesizing Unit <seg_aa>.
    Related source file is C:/project/dc_7_16/Seg_aa.vhf.
Unit <seg_aa> synthesized.


Synthesizing Unit <dc_7_16>.
    Related source file is C:/project/dc_7_16/DC_7_16.vhf.
Unit <dc_7_16> synthesized.


Synthesizing Unit <schema1verb>.
    Related source file is C:/project/dc_7_16/schema1verB.vhf.
Unit <schema1verb> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <schema1verb> ...

Optimizing unit <seg_aa> ...

Optimizing unit <seg_bb> ...

Optimizing unit <seg_cc> ...

Optimizing unit <seg_dd> ...

Optimizing unit <seg_ee> ...

Optimizing unit <seg_ff> ...

Optimizing unit <seg_gg> ...

Optimizing unit <dc_7_16> ...
Completed process "Synthesize".



Started process "Translate".

Extracting independent architecture files...
Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -i -p xc9500xl schema1verb.ngc schema1verb.ngd 

Reading NGO file "C:/project/dc_7_16/schema1verb.ngc" ...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 36412 kilobytes

Writing NGD file "schema1verb.ngd" ...

Writing NGDBUILD log file "schema1verb.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC95288XL-6-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 7 equations into 16 function blocks....................
java.lang.RuntimeException: Attempting to format number '0.0' using pattern ''.
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1063)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1071)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.formatNumber(BasisLibrary.java:922)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.realToString(BasisLibrary.java:870)
	at summary.PrintSummaryResources()
	at summary.PrintSummary()
	at summary.applyTemplates()
	at summary.transform()
	at org.apache.xalan.xsltc.runtime.AbstractTranslet.transform(AbstractTranslet.java:540)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.doTransform(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.ProcessXML(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.main(Unknown Source)


Design schema1verb has been optimized and fit into device XC95288XL-6-TQ144.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Started process "Generate HTML report".

Release 6.3i - CPLD HTML Report Processor G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
java.lang.RuntimeException: Attempting to format number '0.0' using pattern ''.
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1063)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1071)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.formatNumber(BasisLibrary.java:922)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.realToString(BasisLibrary.java:870)
	at summary.PrintSummaryResources()
	at summary.PrintSummary()
	at summary.applyTemplates()
	at summary.transform()
	at org.apache.xalan.xsltc.runtime.AbstractTranslet.transform(AbstractTranslet.java:540)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.doTransform(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.ProcessXML(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.main(Unknown Source)
ERROR:Cpld:1137 - Child process failed -mode 1



Project Navigator Auto-Make Log File
-------------------------------------

Compiling vhdl file C:/project/dc_7_16/dc_7_16.vhf in Library work.
Entity <dc_7_16> (Architecture <behavioral>) compiled.



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/project/dc_7_16/Seg_aa.vhf in Library work.
Architecture behavioral of Entity seg_aa is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_bb.vhf in Library work.
Architecture behavioral of Entity seg_bb is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_cc.vhf in Library work.
Architecture behavioral of Entity seg_cc is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_dd.vhf in Library work.
Entity <seg_dd> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/project/dc_7_16/Seg_ee.vhf in Library work.
Architecture behavioral of Entity seg_ee is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_ff.vhf in Library work.
Architecture behavioral of Entity seg_ff is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_gg.vhf in Library work.
Architecture behavioral of Entity seg_gg is up to date.
Compiling vhdl file C:/project/dc_7_16/DC_7_16.vhf in Library work.
Entity <dc_7_16> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/project/dc_7_16/schema1verB.vhf in Library work.
Architecture behavioral of Entity schema1verb is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <schema1verb> (Architecture <behavioral>).
Entity <schema1verb> analyzed. Unit <schema1verb> generated.

Analyzing Entity <dc_7_16> (Architecture <behavioral>).
Entity <dc_7_16> analyzed. Unit <dc_7_16> generated.

Analyzing Entity <seg_aa> (Architecture <behavioral>).
Entity <seg_aa> analyzed. Unit <seg_aa> generated.

Analyzing Entity <seg_bb> (Architecture <behavioral>).
Entity <seg_bb> analyzed. Unit <seg_bb> generated.

Analyzing Entity <seg_cc> (Architecture <behavioral>).
Entity <seg_cc> analyzed. Unit <seg_cc> generated.

Analyzing Entity <seg_dd> (Architecture <behavioral>).
Entity <seg_dd> analyzed. Unit <seg_dd> generated.

Analyzing Entity <seg_ee> (Architecture <behavioral>).
Entity <seg_ee> analyzed. Unit <seg_ee> generated.

Analyzing Entity <seg_ff> (Architecture <behavioral>).
Entity <seg_ff> analyzed. Unit <seg_ff> generated.

Analyzing Entity <seg_gg> (Architecture <behavioral>).
Entity <seg_gg> analyzed. Unit <seg_gg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <seg_gg>.
    Related source file is C:/project/dc_7_16/Seg_gg.vhf.
Unit <seg_gg> synthesized.


Synthesizing Unit <seg_ff>.
    Related source file is C:/project/dc_7_16/Seg_ff.vhf.
Unit <seg_ff> synthesized.


Synthesizing Unit <seg_ee>.
    Related source file is C:/project/dc_7_16/Seg_ee.vhf.
Unit <seg_ee> synthesized.


Synthesizing Unit <seg_dd>.
    Related source file is C:/project/dc_7_16/Seg_dd.vhf.
Unit <seg_dd> synthesized.


Synthesizing Unit <seg_cc>.
    Related source file is C:/project/dc_7_16/Seg_cc.vhf.
Unit <seg_cc> synthesized.


Synthesizing Unit <seg_bb>.
    Related source file is C:/project/dc_7_16/Seg_bb.vhf.
Unit <seg_bb> synthesized.


Synthesizing Unit <seg_aa>.
    Related source file is C:/project/dc_7_16/Seg_aa.vhf.
Unit <seg_aa> synthesized.


Synthesizing Unit <dc_7_16>.
    Related source file is C:/project/dc_7_16/DC_7_16.vhf.
Unit <dc_7_16> synthesized.


Synthesizing Unit <schema1verb>.
    Related source file is C:/project/dc_7_16/schema1verB.vhf.
Unit <schema1verb> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <schema1verb> ...

Optimizing unit <seg_aa> ...

Optimizing unit <seg_bb> ...

Optimizing unit <seg_cc> ...

Optimizing unit <seg_dd> ...

Optimizing unit <seg_ee> ...

Optimizing unit <seg_ff> ...

Optimizing unit <seg_gg> ...

Optimizing unit <dc_7_16> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -i -p xc9500xl schema1verb.ngc schema1verb.ngd 

Reading NGO file "C:/project/dc_7_16/schema1verb.ngc" ...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 36412 kilobytes

Writing NGD file "schema1verb.ngd" ...

Writing NGDBUILD log file "schema1verb.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC95288XL-6-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 7 equations into 16 function blocks....................
java.lang.RuntimeException: Attempting to format number '0.0' using pattern ''.
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1063)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1071)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.formatNumber(BasisLibrary.java:922)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.realToString(BasisLibrary.java:870)
	at summary.PrintSummaryResources()
	at summary.PrintSummary()
	at summary.applyTemplates()
	at summary.transform()
	at org.apache.xalan.xsltc.runtime.AbstractTranslet.transform(AbstractTranslet.java:540)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.doTransform(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.ProcessXML(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.main(Unknown Source)


Design schema1verb has been optimized and fit into device XC95288XL-6-TQ144.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Started process "Generate HTML report".

Release 6.3i - CPLD HTML Report Processor G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
java.lang.RuntimeException: Attempting to format number '0.0' using pattern ''.
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1063)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1071)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.formatNumber(BasisLibrary.java:922)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.realToString(BasisLibrary.java:870)
	at summary.PrintSummaryResources()
	at summary.PrintSummary()
	at summary.applyTemplates()
	at summary.transform()
	at org.apache.xalan.xsltc.runtime.AbstractTranslet.transform(AbstractTranslet.java:540)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.doTransform(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.ProcessXML(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.main(Unknown Source)
ERROR:Cpld:1137 - Child process failed -mode 1



Project Navigator Auto-Make Log File
-------------------------------------

Compiling vhdl file C:/project/dc_7_16/dc_7_16.vhf in Library work.
Entity <dc_7_16> (Architecture <behavioral>) compiled.



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/project/dc_7_16/Seg_aa.vhf in Library work.
Architecture behavioral of Entity seg_aa is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_bb.vhf in Library work.
Architecture behavioral of Entity seg_bb is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_cc.vhf in Library work.
Architecture behavioral of Entity seg_cc is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_dd.vhf in Library work.
Entity <seg_dd> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/project/dc_7_16/Seg_ee.vhf in Library work.
Architecture behavioral of Entity seg_ee is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_ff.vhf in Library work.
Architecture behavioral of Entity seg_ff is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_gg.vhf in Library work.
Architecture behavioral of Entity seg_gg is up to date.
Compiling vhdl file C:/project/dc_7_16/DC_7_16.vhf in Library work.
Entity <dc_7_16> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/project/dc_7_16/schema1verB.vhf in Library work.
Entity <schema1verb> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <schema1verb> (Architecture <behavioral>).
Entity <schema1verb> analyzed. Unit <schema1verb> generated.

Analyzing Entity <dc_7_16> (Architecture <behavioral>).
Entity <dc_7_16> analyzed. Unit <dc_7_16> generated.

Analyzing Entity <seg_aa> (Architecture <behavioral>).
Entity <seg_aa> analyzed. Unit <seg_aa> generated.

Analyzing Entity <seg_bb> (Architecture <behavioral>).
Entity <seg_bb> analyzed. Unit <seg_bb> generated.

Analyzing Entity <seg_cc> (Architecture <behavioral>).
Entity <seg_cc> analyzed. Unit <seg_cc> generated.

Analyzing Entity <seg_dd> (Architecture <behavioral>).
Entity <seg_dd> analyzed. Unit <seg_dd> generated.

Analyzing Entity <seg_ee> (Architecture <behavioral>).
Entity <seg_ee> analyzed. Unit <seg_ee> generated.

Analyzing Entity <seg_ff> (Architecture <behavioral>).
Entity <seg_ff> analyzed. Unit <seg_ff> generated.

Analyzing Entity <seg_gg> (Architecture <behavioral>).
Entity <seg_gg> analyzed. Unit <seg_gg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <seg_gg>.
    Related source file is C:/project/dc_7_16/Seg_gg.vhf.
Unit <seg_gg> synthesized.


Synthesizing Unit <seg_ff>.
    Related source file is C:/project/dc_7_16/Seg_ff.vhf.
Unit <seg_ff> synthesized.


Synthesizing Unit <seg_ee>.
    Related source file is C:/project/dc_7_16/Seg_ee.vhf.
Unit <seg_ee> synthesized.


Synthesizing Unit <seg_dd>.
    Related source file is C:/project/dc_7_16/Seg_dd.vhf.
Unit <seg_dd> synthesized.


Synthesizing Unit <seg_cc>.
    Related source file is C:/project/dc_7_16/Seg_cc.vhf.
Unit <seg_cc> synthesized.


Synthesizing Unit <seg_bb>.
    Related source file is C:/project/dc_7_16/Seg_bb.vhf.
Unit <seg_bb> synthesized.


Synthesizing Unit <seg_aa>.
    Related source file is C:/project/dc_7_16/Seg_aa.vhf.
Unit <seg_aa> synthesized.


Synthesizing Unit <dc_7_16>.
    Related source file is C:/project/dc_7_16/DC_7_16.vhf.
Unit <dc_7_16> synthesized.


Synthesizing Unit <schema1verb>.
    Related source file is C:/project/dc_7_16/schema1verB.vhf.
Unit <schema1verb> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <schema1verb> ...

Optimizing unit <seg_aa> ...

Optimizing unit <seg_bb> ...

Optimizing unit <seg_cc> ...

Optimizing unit <seg_dd> ...

Optimizing unit <seg_ee> ...

Optimizing unit <seg_ff> ...

Optimizing unit <seg_gg> ...

Optimizing unit <dc_7_16> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -i -p xc9500xl schema1verb.ngc schema1verb.ngd 

Reading NGO file "C:/project/dc_7_16/schema1verb.ngc" ...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 36412 kilobytes

Writing NGD file "schema1verb.ngd" ...

Writing NGDBUILD log file "schema1verb.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC95288XL-6-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 7 equations into 16 function blocks....................
java.lang.RuntimeException: Attempting to format number '0.0' using pattern ''.
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1063)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1071)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.formatNumber(BasisLibrary.java:922)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.realToString(BasisLibrary.java:870)
	at summary.PrintSummaryResources()
	at summary.PrintSummary()
	at summary.applyTemplates()
	at summary.transform()
	at org.apache.xalan.xsltc.runtime.AbstractTranslet.transform(AbstractTranslet.java:540)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.doTransform(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.ProcessXML(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.main(Unknown Source)


Design schema1verb has been optimized and fit into device XC95288XL-6-TQ144.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Started process "Generate HTML report".

Release 6.3i - CPLD HTML Report Processor G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
java.lang.RuntimeException: Attempting to format number '0.0' using pattern ''.
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1063)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1071)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.formatNumber(BasisLibrary.java:922)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.realToString(BasisLibrary.java:870)
	at summary.PrintSummaryResources()
	at summary.PrintSummary()
	at summary.applyTemplates()
	at summary.transform()
	at org.apache.xalan.xsltc.runtime.AbstractTranslet.transform(AbstractTranslet.java:540)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.doTransform(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.ProcessXML(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.main(Unknown Source)
ERROR:Cpld:1137 - Child process failed -mode 1



Project Navigator Auto-Make Log File
-------------------------------------

Compiling vhdl file C:/project/dc_7_16/dc_7_16.vhf in Library work.
Entity <dc_7_16> (Architecture <behavioral>) compiled.



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".


Compiling vhdl file C:/project/dc_7_16/dc_7_16.vhf in Library work.
Entity <dc_7_16> (Architecture <behavioral>) compiled.



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/project/dc_7_16/Seg_aa.vhf in Library work.
Architecture behavioral of Entity seg_aa is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_bb.vhf in Library work.
Architecture behavioral of Entity seg_bb is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_cc.vhf in Library work.
Architecture behavioral of Entity seg_cc is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_dd.vhf in Library work.
Architecture behavioral of Entity seg_dd is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_ee.vhf in Library work.
Architecture behavioral of Entity seg_ee is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_ff.vhf in Library work.
Architecture behavioral of Entity seg_ff is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_gg.vhf in Library work.
Architecture behavioral of Entity seg_gg is up to date.
Compiling vhdl file C:/project/dc_7_16/DC_7_16.vhf in Library work.
Entity <dc_7_16> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/project/dc_7_16/schema1verB.vhf in Library work.
Entity <schema1verb> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <schema1verb> (Architecture <behavioral>).
Entity <schema1verb> analyzed. Unit <schema1verb> generated.

Analyzing Entity <dc_7_16> (Architecture <behavioral>).
Entity <dc_7_16> analyzed. Unit <dc_7_16> generated.

Analyzing Entity <seg_aa> (Architecture <behavioral>).
Entity <seg_aa> analyzed. Unit <seg_aa> generated.

Analyzing Entity <seg_bb> (Architecture <behavioral>).
Entity <seg_bb> analyzed. Unit <seg_bb> generated.

Analyzing Entity <seg_cc> (Architecture <behavioral>).
Entity <seg_cc> analyzed. Unit <seg_cc> generated.

Analyzing Entity <seg_dd> (Architecture <behavioral>).
Entity <seg_dd> analyzed. Unit <seg_dd> generated.

Analyzing Entity <seg_ee> (Architecture <behavioral>).
Entity <seg_ee> analyzed. Unit <seg_ee> generated.

Analyzing Entity <seg_ff> (Architecture <behavioral>).
Entity <seg_ff> analyzed. Unit <seg_ff> generated.

Analyzing Entity <seg_gg> (Architecture <behavioral>).
Entity <seg_gg> analyzed. Unit <seg_gg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <seg_gg>.
    Related source file is C:/project/dc_7_16/Seg_gg.vhf.
Unit <seg_gg> synthesized.


Synthesizing Unit <seg_ff>.
    Related source file is C:/project/dc_7_16/Seg_ff.vhf.
Unit <seg_ff> synthesized.


Synthesizing Unit <seg_ee>.
    Related source file is C:/project/dc_7_16/Seg_ee.vhf.
Unit <seg_ee> synthesized.


Synthesizing Unit <seg_dd>.
    Related source file is C:/project/dc_7_16/Seg_dd.vhf.
Unit <seg_dd> synthesized.


Synthesizing Unit <seg_cc>.
    Related source file is C:/project/dc_7_16/Seg_cc.vhf.
Unit <seg_cc> synthesized.


Synthesizing Unit <seg_bb>.
    Related source file is C:/project/dc_7_16/Seg_bb.vhf.
Unit <seg_bb> synthesized.


Synthesizing Unit <seg_aa>.
    Related source file is C:/project/dc_7_16/Seg_aa.vhf.
Unit <seg_aa> synthesized.


Synthesizing Unit <dc_7_16>.
    Related source file is C:/project/dc_7_16/DC_7_16.vhf.
Unit <dc_7_16> synthesized.


Synthesizing Unit <schema1verb>.
    Related source file is C:/project/dc_7_16/schema1verB.vhf.
Unit <schema1verb> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <schema1verb> ...

Optimizing unit <seg_aa> ...

Optimizing unit <seg_bb> ...

Optimizing unit <seg_cc> ...

Optimizing unit <seg_dd> ...

Optimizing unit <seg_ee> ...

Optimizing unit <seg_ff> ...

Optimizing unit <seg_gg> ...

Optimizing unit <dc_7_16> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -i -p xc9500xl schema1verb.ngc schema1verb.ngd 

Reading NGO file "C:/project/dc_7_16/schema1verb.ngc" ...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 36412 kilobytes

Writing NGD file "schema1verb.ngd" ...

Writing NGDBUILD log file "schema1verb.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC95288XL-6-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 7 equations into 16 function blocks....................
java.lang.RuntimeException: Attempting to format number '0.0' using pattern ''.
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1063)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1071)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.formatNumber(BasisLibrary.java:922)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.realToString(BasisLibrary.java:870)
	at summary.PrintSummaryResources()
	at summary.PrintSummary()
	at summary.applyTemplates()
	at summary.transform()
	at org.apache.xalan.xsltc.runtime.AbstractTranslet.transform(AbstractTranslet.java:540)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.doTransform(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.ProcessXML(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.main(Unknown Source)


Design schema1verb has been optimized and fit into device XC95288XL-6-TQ144.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Started process "Generate HTML report".

Release 6.3i - CPLD HTML Report Processor G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
java.lang.RuntimeException: Attempting to format number '0.0' using pattern ''.
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1063)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1071)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.formatNumber(BasisLibrary.java:922)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.realToString(BasisLibrary.java:870)
	at summary.PrintSummaryResources()
	at summary.PrintSummary()
	at summary.applyTemplates()
	at summary.transform()
	at org.apache.xalan.xsltc.runtime.AbstractTranslet.transform(AbstractTranslet.java:540)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.doTransform(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.ProcessXML(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.main(Unknown Source)
ERROR:Cpld:1137 - Child process failed -mode 1



Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/project/dc_7_16/Seg_aa.vhf in Library work.
Architecture behavioral of Entity seg_aa is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_bb.vhf in Library work.
Entity <seg_bb> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/project/dc_7_16/Seg_cc.vhf in Library work.
Architecture behavioral of Entity seg_cc is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_dd.vhf in Library work.
Architecture behavioral of Entity seg_dd is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_ee.vhf in Library work.
Architecture behavioral of Entity seg_ee is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_ff.vhf in Library work.
Architecture behavioral of Entity seg_ff is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_gg.vhf in Library work.
Architecture behavioral of Entity seg_gg is up to date.
Compiling vhdl file C:/project/dc_7_16/DC_7_16.vhf in Library work.
Entity <dc_7_16> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/project/dc_7_16/schema1verB.vhf in Library work.
Entity <schema1verb> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <schema1verb> (Architecture <behavioral>).
Entity <schema1verb> analyzed. Unit <schema1verb> generated.

Analyzing Entity <dc_7_16> (Architecture <behavioral>).
Entity <dc_7_16> analyzed. Unit <dc_7_16> generated.

Analyzing Entity <seg_aa> (Architecture <behavioral>).
Entity <seg_aa> analyzed. Unit <seg_aa> generated.

Analyzing Entity <seg_bb> (Architecture <behavioral>).
Entity <seg_bb> analyzed. Unit <seg_bb> generated.

Analyzing Entity <seg_cc> (Architecture <behavioral>).
Entity <seg_cc> analyzed. Unit <seg_cc> generated.

Analyzing Entity <seg_dd> (Architecture <behavioral>).
Entity <seg_dd> analyzed. Unit <seg_dd> generated.

Analyzing Entity <seg_ee> (Architecture <behavioral>).
Entity <seg_ee> analyzed. Unit <seg_ee> generated.

Analyzing Entity <seg_ff> (Architecture <behavioral>).
Entity <seg_ff> analyzed. Unit <seg_ff> generated.

Analyzing Entity <seg_gg> (Architecture <behavioral>).
Entity <seg_gg> analyzed. Unit <seg_gg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <seg_gg>.
    Related source file is C:/project/dc_7_16/Seg_gg.vhf.
Unit <seg_gg> synthesized.


Synthesizing Unit <seg_ff>.
    Related source file is C:/project/dc_7_16/Seg_ff.vhf.
Unit <seg_ff> synthesized.


Synthesizing Unit <seg_ee>.
    Related source file is C:/project/dc_7_16/Seg_ee.vhf.
Unit <seg_ee> synthesized.


Synthesizing Unit <seg_dd>.
    Related source file is C:/project/dc_7_16/Seg_dd.vhf.
Unit <seg_dd> synthesized.


Synthesizing Unit <seg_cc>.
    Related source file is C:/project/dc_7_16/Seg_cc.vhf.
Unit <seg_cc> synthesized.


Synthesizing Unit <seg_bb>.
    Related source file is C:/project/dc_7_16/Seg_bb.vhf.
Unit <seg_bb> synthesized.


Synthesizing Unit <seg_aa>.
    Related source file is C:/project/dc_7_16/Seg_aa.vhf.
Unit <seg_aa> synthesized.


Synthesizing Unit <dc_7_16>.
    Related source file is C:/project/dc_7_16/DC_7_16.vhf.
Unit <dc_7_16> synthesized.


Synthesizing Unit <schema1verb>.
    Related source file is C:/project/dc_7_16/schema1verB.vhf.
Unit <schema1verb> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <schema1verb> ...

Optimizing unit <seg_aa> ...

Optimizing unit <seg_bb> ...

Optimizing unit <seg_cc> ...

Optimizing unit <seg_dd> ...

Optimizing unit <seg_ee> ...

Optimizing unit <seg_ff> ...

Optimizing unit <seg_gg> ...

Optimizing unit <dc_7_16> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -i -p xc9500xl schema1verb.ngc schema1verb.ngd 

Reading NGO file "C:/project/dc_7_16/schema1verb.ngc" ...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 36412 kilobytes

Writing NGD file "schema1verb.ngd" ...

Writing NGDBUILD log file "schema1verb.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC95288XL-6-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 7 equations into 16 function blocks....................
java.lang.RuntimeException: Attempting to format number '0.0' using pattern ''.
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1063)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1071)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.formatNumber(BasisLibrary.java:922)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.realToString(BasisLibrary.java:870)
	at summary.PrintSummaryResources()
	at summary.PrintSummary()
	at summary.applyTemplates()
	at summary.transform()
	at org.apache.xalan.xsltc.runtime.AbstractTranslet.transform(AbstractTranslet.java:540)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.doTransform(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.ProcessXML(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.main(Unknown Source)


Design schema1verb has been optimized and fit into device XC95288XL-6-TQ144.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Started process "Generate HTML report".

Release 6.3i - CPLD HTML Report Processor G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
java.lang.RuntimeException: Attempting to format number '0.0' using pattern ''.
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1063)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1071)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.formatNumber(BasisLibrary.java:922)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.realToString(BasisLibrary.java:870)
	at summary.PrintSummaryResources()
	at summary.PrintSummary()
	at summary.applyTemplates()
	at summary.transform()
	at org.apache.xalan.xsltc.runtime.AbstractTranslet.transform(AbstractTranslet.java:540)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.doTransform(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.ProcessXML(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.main(Unknown Source)
ERROR:Cpld:1137 - Child process failed -mode 1



Project Navigator Auto-Make Log File
-------------------------------------

Compiling vhdl file C:/project/dc_7_16/dc_7_16.vhf in Library work.
Entity <dc_7_16> (Architecture <behavioral>) compiled.



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/project/dc_7_16/Seg_aa.vhf in Library work.
Architecture behavioral of Entity seg_aa is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_bb.vhf in Library work.
Entity <seg_bb> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/project/dc_7_16/Seg_cc.vhf in Library work.
Architecture behavioral of Entity seg_cc is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_dd.vhf in Library work.
Architecture behavioral of Entity seg_dd is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_ee.vhf in Library work.
Architecture behavioral of Entity seg_ee is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_ff.vhf in Library work.
Architecture behavioral of Entity seg_ff is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_gg.vhf in Library work.
Architecture behavioral of Entity seg_gg is up to date.
Compiling vhdl file C:/project/dc_7_16/DC_7_16.vhf in Library work.
Architecture behavioral of Entity dc_7_16 is up to date.
Compiling vhdl file C:/project/dc_7_16/schema1verB.vhf in Library work.
Architecture behavioral of Entity schema1verb is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <schema1verb> (Architecture <behavioral>).
Entity <schema1verb> analyzed. Unit <schema1verb> generated.

Analyzing Entity <dc_7_16> (Architecture <behavioral>).
Entity <dc_7_16> analyzed. Unit <dc_7_16> generated.

Analyzing Entity <seg_aa> (Architecture <behavioral>).
Entity <seg_aa> analyzed. Unit <seg_aa> generated.

Analyzing Entity <seg_bb> (Architecture <behavioral>).
Entity <seg_bb> analyzed. Unit <seg_bb> generated.

Analyzing Entity <seg_cc> (Architecture <behavioral>).
Entity <seg_cc> analyzed. Unit <seg_cc> generated.

Analyzing Entity <seg_dd> (Architecture <behavioral>).
Entity <seg_dd> analyzed. Unit <seg_dd> generated.

Analyzing Entity <seg_ee> (Architecture <behavioral>).
Entity <seg_ee> analyzed. Unit <seg_ee> generated.

Analyzing Entity <seg_ff> (Architecture <behavioral>).
Entity <seg_ff> analyzed. Unit <seg_ff> generated.

Analyzing Entity <seg_gg> (Architecture <behavioral>).
Entity <seg_gg> analyzed. Unit <seg_gg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <seg_gg>.
    Related source file is C:/project/dc_7_16/Seg_gg.vhf.
Unit <seg_gg> synthesized.


Synthesizing Unit <seg_ff>.
    Related source file is C:/project/dc_7_16/Seg_ff.vhf.
Unit <seg_ff> synthesized.


Synthesizing Unit <seg_ee>.
    Related source file is C:/project/dc_7_16/Seg_ee.vhf.
Unit <seg_ee> synthesized.


Synthesizing Unit <seg_dd>.
    Related source file is C:/project/dc_7_16/Seg_dd.vhf.
Unit <seg_dd> synthesized.


Synthesizing Unit <seg_cc>.
    Related source file is C:/project/dc_7_16/Seg_cc.vhf.
Unit <seg_cc> synthesized.


Synthesizing Unit <seg_bb>.
    Related source file is C:/project/dc_7_16/Seg_bb.vhf.
Unit <seg_bb> synthesized.


Synthesizing Unit <seg_aa>.
    Related source file is C:/project/dc_7_16/Seg_aa.vhf.
Unit <seg_aa> synthesized.


Synthesizing Unit <dc_7_16>.
    Related source file is C:/project/dc_7_16/DC_7_16.vhf.
Unit <dc_7_16> synthesized.


Synthesizing Unit <schema1verb>.
    Related source file is C:/project/dc_7_16/schema1verB.vhf.
Unit <schema1verb> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <schema1verb> ...

Optimizing unit <seg_aa> ...

Optimizing unit <seg_bb> ...

Optimizing unit <seg_cc> ...

Optimizing unit <seg_dd> ...

Optimizing unit <seg_ee> ...

Optimizing unit <seg_ff> ...

Optimizing unit <seg_gg> ...

Optimizing unit <dc_7_16> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -i -p xc9500xl schema1verb.ngc schema1verb.ngd 

Reading NGO file "C:/project/dc_7_16/schema1verb.ngc" ...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 36412 kilobytes

Writing NGD file "schema1verb.ngd" ...

Writing NGDBUILD log file "schema1verb.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC95288XL-6-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 7 equations into 16 function blocks....................
java.lang.RuntimeException: Attempting to format number '0.0' using pattern ''.
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1063)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1071)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.formatNumber(BasisLibrary.java:922)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.realToString(BasisLibrary.java:870)
	at summary.PrintSummaryResources()
	at summary.PrintSummary()
	at summary.applyTemplates()
	at summary.transform()
	at org.apache.xalan.xsltc.runtime.AbstractTranslet.transform(AbstractTranslet.java:540)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.doTransform(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.ProcessXML(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.main(Unknown Source)


Design schema1verb has been optimized and fit into device XC95288XL-6-TQ144.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Started process "Generate HTML report".

Release 6.3i - CPLD HTML Report Processor G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
java.lang.RuntimeException: Attempting to format number '0.0' using pattern ''.
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1063)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1071)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.formatNumber(BasisLibrary.java:922)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.realToString(BasisLibrary.java:870)
	at summary.PrintSummaryResources()
	at summary.PrintSummary()
	at summary.applyTemplates()
	at summary.transform()
	at org.apache.xalan.xsltc.runtime.AbstractTranslet.transform(AbstractTranslet.java:540)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.doTransform(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.ProcessXML(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.main(Unknown Source)
ERROR:Cpld:1137 - Child process failed -mode 1



Project Navigator Auto-Make Log File
-------------------------------------




Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/project/dc_7_16/Seg_aa.vhf in Library work.
Architecture behavioral of Entity seg_aa is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_bb.vhf in Library work.
Architecture behavioral of Entity seg_bb is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_cc.vhf in Library work.
Architecture behavioral of Entity seg_cc is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_dd.vhf in Library work.
Entity <seg_dd> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/project/dc_7_16/Seg_ee.vhf in Library work.
Architecture behavioral of Entity seg_ee is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_ff.vhf in Library work.
Architecture behavioral of Entity seg_ff is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_gg.vhf in Library work.
Architecture behavioral of Entity seg_gg is up to date.
Compiling vhdl file C:/project/dc_7_16/DC_7_16.vhf in Library work.
Entity <dc_7_16> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/project/dc_7_16/schema1verB.vhf in Library work.
Entity <schema1verb> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <schema1verb> (Architecture <behavioral>).
Entity <schema1verb> analyzed. Unit <schema1verb> generated.

Analyzing Entity <dc_7_16> (Architecture <behavioral>).
Entity <dc_7_16> analyzed. Unit <dc_7_16> generated.

Analyzing Entity <seg_aa> (Architecture <behavioral>).
Entity <seg_aa> analyzed. Unit <seg_aa> generated.

Analyzing Entity <seg_bb> (Architecture <behavioral>).
Entity <seg_bb> analyzed. Unit <seg_bb> generated.

Analyzing Entity <seg_cc> (Architecture <behavioral>).
Entity <seg_cc> analyzed. Unit <seg_cc> generated.

Analyzing Entity <seg_dd> (Architecture <behavioral>).
Entity <seg_dd> analyzed. Unit <seg_dd> generated.

Analyzing Entity <seg_ee> (Architecture <behavioral>).
Entity <seg_ee> analyzed. Unit <seg_ee> generated.

Analyzing Entity <seg_ff> (Architecture <behavioral>).
Entity <seg_ff> analyzed. Unit <seg_ff> generated.

Analyzing Entity <seg_gg> (Architecture <behavioral>).
Entity <seg_gg> analyzed. Unit <seg_gg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <seg_gg>.
    Related source file is C:/project/dc_7_16/Seg_gg.vhf.
Unit <seg_gg> synthesized.


Synthesizing Unit <seg_ff>.
    Related source file is C:/project/dc_7_16/Seg_ff.vhf.
Unit <seg_ff> synthesized.


Synthesizing Unit <seg_ee>.
    Related source file is C:/project/dc_7_16/Seg_ee.vhf.
Unit <seg_ee> synthesized.


Synthesizing Unit <seg_dd>.
    Related source file is C:/project/dc_7_16/Seg_dd.vhf.
Unit <seg_dd> synthesized.


Synthesizing Unit <seg_cc>.
    Related source file is C:/project/dc_7_16/Seg_cc.vhf.
Unit <seg_cc> synthesized.


Synthesizing Unit <seg_bb>.
    Related source file is C:/project/dc_7_16/Seg_bb.vhf.
Unit <seg_bb> synthesized.


Synthesizing Unit <seg_aa>.
    Related source file is C:/project/dc_7_16/Seg_aa.vhf.
Unit <seg_aa> synthesized.


Synthesizing Unit <dc_7_16>.
    Related source file is C:/project/dc_7_16/DC_7_16.vhf.
Unit <dc_7_16> synthesized.


Synthesizing Unit <schema1verb>.
    Related source file is C:/project/dc_7_16/schema1verB.vhf.
Unit <schema1verb> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <schema1verb> ...

Optimizing unit <seg_aa> ...

Optimizing unit <seg_bb> ...

Optimizing unit <seg_cc> ...

Optimizing unit <seg_dd> ...

Optimizing unit <seg_ee> ...

Optimizing unit <seg_ff> ...

Optimizing unit <seg_gg> ...

Optimizing unit <dc_7_16> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -i -p xc9500xl schema1verb.ngc schema1verb.ngd 

Reading NGO file "C:/project/dc_7_16/schema1verb.ngc" ...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 36412 kilobytes

Writing NGD file "schema1verb.ngd" ...

Writing NGDBUILD log file "schema1verb.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC95288XL-6-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 7 equations into 16 function blocks....................
java.lang.RuntimeException: Attempting to format number '0.0' using pattern ''.
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1063)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1071)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.formatNumber(BasisLibrary.java:922)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.realToString(BasisLibrary.java:870)
	at summary.PrintSummaryResources()
	at summary.PrintSummary()
	at summary.applyTemplates()
	at summary.transform()
	at org.apache.xalan.xsltc.runtime.AbstractTranslet.transform(AbstractTranslet.java:540)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.doTransform(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.ProcessXML(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.main(Unknown Source)


Design schema1verb has been optimized and fit into device XC95288XL-6-TQ144.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Started process "Generate HTML report".

Release 6.3i - CPLD HTML Report Processor G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
java.lang.RuntimeException: Attempting to format number '0.0' using pattern ''.
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1063)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1071)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.formatNumber(BasisLibrary.java:922)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.realToString(BasisLibrary.java:870)
	at summary.PrintSummaryResources()
	at summary.PrintSummary()
	at summary.applyTemplates()
	at summary.transform()
	at org.apache.xalan.xsltc.runtime.AbstractTranslet.transform(AbstractTranslet.java:540)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.doTransform(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.ProcessXML(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.main(Unknown Source)
ERROR:Cpld:1137 - Child process failed -mode 1



Project Navigator Auto-Make Log File
-------------------------------------

Compiling vhdl file C:/project/dc_7_16/dc_7_16.vhf in Library work.
Entity <dc_7_16> (Architecture <behavioral>) compiled.



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/project/dc_7_16/Seg_aa.vhf in Library work.
Architecture behavioral of Entity seg_aa is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_bb.vhf in Library work.
Entity <seg_bb> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/project/dc_7_16/Seg_cc.vhf in Library work.
Architecture behavioral of Entity seg_cc is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_dd.vhf in Library work.
Architecture behavioral of Entity seg_dd is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_ee.vhf in Library work.
Architecture behavioral of Entity seg_ee is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_ff.vhf in Library work.
Architecture behavioral of Entity seg_ff is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_gg.vhf in Library work.
Architecture behavioral of Entity seg_gg is up to date.
Compiling vhdl file C:/project/dc_7_16/DC_7_16.vhf in Library work.
Entity <dc_7_16> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/project/dc_7_16/schema1verB.vhf in Library work.
Entity <schema1verb> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <schema1verb> (Architecture <behavioral>).
Entity <schema1verb> analyzed. Unit <schema1verb> generated.

Analyzing Entity <dc_7_16> (Architecture <behavioral>).
Entity <dc_7_16> analyzed. Unit <dc_7_16> generated.

Analyzing Entity <seg_aa> (Architecture <behavioral>).
Entity <seg_aa> analyzed. Unit <seg_aa> generated.

Analyzing Entity <seg_bb> (Architecture <behavioral>).
Entity <seg_bb> analyzed. Unit <seg_bb> generated.

Analyzing Entity <seg_cc> (Architecture <behavioral>).
Entity <seg_cc> analyzed. Unit <seg_cc> generated.

Analyzing Entity <seg_dd> (Architecture <behavioral>).
Entity <seg_dd> analyzed. Unit <seg_dd> generated.

Analyzing Entity <seg_ee> (Architecture <behavioral>).
Entity <seg_ee> analyzed. Unit <seg_ee> generated.

Analyzing Entity <seg_ff> (Architecture <behavioral>).
Entity <seg_ff> analyzed. Unit <seg_ff> generated.

Analyzing Entity <seg_gg> (Architecture <behavioral>).
Entity <seg_gg> analyzed. Unit <seg_gg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <seg_gg>.
    Related source file is C:/project/dc_7_16/Seg_gg.vhf.
Unit <seg_gg> synthesized.


Synthesizing Unit <seg_ff>.
    Related source file is C:/project/dc_7_16/Seg_ff.vhf.
Unit <seg_ff> synthesized.


Synthesizing Unit <seg_ee>.
    Related source file is C:/project/dc_7_16/Seg_ee.vhf.
Unit <seg_ee> synthesized.


Synthesizing Unit <seg_dd>.
    Related source file is C:/project/dc_7_16/Seg_dd.vhf.
Unit <seg_dd> synthesized.


Synthesizing Unit <seg_cc>.
    Related source file is C:/project/dc_7_16/Seg_cc.vhf.
Unit <seg_cc> synthesized.


Synthesizing Unit <seg_bb>.
    Related source file is C:/project/dc_7_16/Seg_bb.vhf.
Unit <seg_bb> synthesized.


Synthesizing Unit <seg_aa>.
    Related source file is C:/project/dc_7_16/Seg_aa.vhf.
Unit <seg_aa> synthesized.


Synthesizing Unit <dc_7_16>.
    Related source file is C:/project/dc_7_16/DC_7_16.vhf.
Unit <dc_7_16> synthesized.


Synthesizing Unit <schema1verb>.
    Related source file is C:/project/dc_7_16/schema1verB.vhf.
Unit <schema1verb> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <schema1verb> ...

Optimizing unit <seg_aa> ...

Optimizing unit <seg_bb> ...

Optimizing unit <seg_cc> ...

Optimizing unit <seg_dd> ...

Optimizing unit <seg_ee> ...

Optimizing unit <seg_ff> ...

Optimizing unit <seg_gg> ...

Optimizing unit <dc_7_16> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -i -p xc9500xl schema1verb.ngc schema1verb.ngd 

Reading NGO file "C:/project/dc_7_16/schema1verb.ngc" ...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 36412 kilobytes

Writing NGD file "schema1verb.ngd" ...

Writing NGDBUILD log file "schema1verb.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC95288XL-6-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 7 equations into 16 function blocks....................
java.lang.RuntimeException: Attempting to format number '0.0' using pattern ''.
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1063)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1071)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.formatNumber(BasisLibrary.java:922)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.realToString(BasisLibrary.java:870)
	at summary.PrintSummaryResources()
	at summary.PrintSummary()
	at summary.applyTemplates()
	at summary.transform()
	at org.apache.xalan.xsltc.runtime.AbstractTranslet.transform(AbstractTranslet.java:540)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.doTransform(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.ProcessXML(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.main(Unknown Source)


Design schema1verb has been optimized and fit into device XC95288XL-6-TQ144.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Started process "Generate HTML report".

Release 6.3i - CPLD HTML Report Processor G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
java.lang.RuntimeException: Attempting to format number '0.0' using pattern ''.
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1063)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1071)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.formatNumber(BasisLibrary.java:922)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.realToString(BasisLibrary.java:870)
	at summary.PrintSummaryResources()
	at summary.PrintSummary()
	at summary.applyTemplates()
	at summary.transform()
	at org.apache.xalan.xsltc.runtime.AbstractTranslet.transform(AbstractTranslet.java:540)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.doTransform(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.ProcessXML(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.main(Unknown Source)
ERROR:Cpld:1137 - Child process failed -mode 1



Project Navigator Auto-Make Log File
-------------------------------------

Compiling vhdl file C:/project/dc_7_16/dc_7_16.vhf in Library work.
Entity <dc_7_16> (Architecture <behavioral>) compiled.



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/project/dc_7_16/Seg_aa.vhf in Library work.
Architecture behavioral of Entity seg_aa is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_bb.vhf in Library work.
Entity <seg_bb> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/project/dc_7_16/Seg_cc.vhf in Library work.
Architecture behavioral of Entity seg_cc is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_dd.vhf in Library work.
Architecture behavioral of Entity seg_dd is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_ee.vhf in Library work.
Architecture behavioral of Entity seg_ee is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_ff.vhf in Library work.
Architecture behavioral of Entity seg_ff is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_gg.vhf in Library work.
Architecture behavioral of Entity seg_gg is up to date.
Compiling vhdl file C:/project/dc_7_16/DC_7_16.vhf in Library work.
Entity <dc_7_16> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/project/dc_7_16/schema1verB.vhf in Library work.
Entity <schema1verb> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <schema1verb> (Architecture <behavioral>).
Entity <schema1verb> analyzed. Unit <schema1verb> generated.

Analyzing Entity <dc_7_16> (Architecture <behavioral>).
Entity <dc_7_16> analyzed. Unit <dc_7_16> generated.

Analyzing Entity <seg_aa> (Architecture <behavioral>).
Entity <seg_aa> analyzed. Unit <seg_aa> generated.

Analyzing Entity <seg_bb> (Architecture <behavioral>).
Entity <seg_bb> analyzed. Unit <seg_bb> generated.

Analyzing Entity <seg_cc> (Architecture <behavioral>).
Entity <seg_cc> analyzed. Unit <seg_cc> generated.

Analyzing Entity <seg_dd> (Architecture <behavioral>).
Entity <seg_dd> analyzed. Unit <seg_dd> generated.

Analyzing Entity <seg_ee> (Architecture <behavioral>).
Entity <seg_ee> analyzed. Unit <seg_ee> generated.

Analyzing Entity <seg_ff> (Architecture <behavioral>).
Entity <seg_ff> analyzed. Unit <seg_ff> generated.

Analyzing Entity <seg_gg> (Architecture <behavioral>).
Entity <seg_gg> analyzed. Unit <seg_gg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <seg_gg>.
    Related source file is C:/project/dc_7_16/Seg_gg.vhf.
Unit <seg_gg> synthesized.


Synthesizing Unit <seg_ff>.
    Related source file is C:/project/dc_7_16/Seg_ff.vhf.
Unit <seg_ff> synthesized.


Synthesizing Unit <seg_ee>.
    Related source file is C:/project/dc_7_16/Seg_ee.vhf.
Unit <seg_ee> synthesized.


Synthesizing Unit <seg_dd>.
    Related source file is C:/project/dc_7_16/Seg_dd.vhf.
Unit <seg_dd> synthesized.


Synthesizing Unit <seg_cc>.
    Related source file is C:/project/dc_7_16/Seg_cc.vhf.
Unit <seg_cc> synthesized.


Synthesizing Unit <seg_bb>.
    Related source file is C:/project/dc_7_16/Seg_bb.vhf.
Unit <seg_bb> synthesized.


Synthesizing Unit <seg_aa>.
    Related source file is C:/project/dc_7_16/Seg_aa.vhf.
Unit <seg_aa> synthesized.


Synthesizing Unit <dc_7_16>.
    Related source file is C:/project/dc_7_16/DC_7_16.vhf.
Unit <dc_7_16> synthesized.


Synthesizing Unit <schema1verb>.
    Related source file is C:/project/dc_7_16/schema1verB.vhf.
Unit <schema1verb> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <schema1verb> ...

Optimizing unit <seg_aa> ...

Optimizing unit <seg_bb> ...

Optimizing unit <seg_cc> ...

Optimizing unit <seg_dd> ...

Optimizing unit <seg_ee> ...

Optimizing unit <seg_ff> ...

Optimizing unit <seg_gg> ...

Optimizing unit <dc_7_16> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -i -p xc9500xl schema1verb.ngc schema1verb.ngd 

Reading NGO file "C:/project/dc_7_16/schema1verb.ngc" ...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 36412 kilobytes

Writing NGD file "schema1verb.ngd" ...

Writing NGDBUILD log file "schema1verb.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC95288XL-6-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 7 equations into 16 function blocks....................
java.lang.RuntimeException: Attempting to format number '0.0' using pattern ''.
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1063)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1071)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.formatNumber(BasisLibrary.java:922)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.realToString(BasisLibrary.java:870)
	at summary.PrintSummaryResources()
	at summary.PrintSummary()
	at summary.applyTemplates()
	at summary.transform()
	at org.apache.xalan.xsltc.runtime.AbstractTranslet.transform(AbstractTranslet.java:540)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.doTransform(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.ProcessXML(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.main(Unknown Source)


Design schema1verb has been optimized and fit into device XC95288XL-6-TQ144.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Started process "Generate HTML report".

Release 6.3i - CPLD HTML Report Processor G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
java.lang.RuntimeException: Attempting to format number '0.0' using pattern ''.
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1063)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1071)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.formatNumber(BasisLibrary.java:922)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.realToString(BasisLibrary.java:870)
	at summary.PrintSummaryResources()
	at summary.PrintSummary()
	at summary.applyTemplates()
	at summary.transform()
	at org.apache.xalan.xsltc.runtime.AbstractTranslet.transform(AbstractTranslet.java:540)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.doTransform(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.ProcessXML(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.main(Unknown Source)
ERROR:Cpld:1137 - Child process failed -mode 1



Project Navigator Auto-Make Log File
-------------------------------------

Compiling vhdl file C:/project/dc_7_16/dc_7_16.vhf in Library work.
Entity <dc_7_16> (Architecture <behavioral>) compiled.



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc button.ucf -p xc9500xl schema1verb.ngc
schema1verb.ngd 

Reading NGO file "C:/project/dc_7_16/schema1verb.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "button.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 38460 kilobytes

Writing NGD file "schema1verb.ngd" ...

Writing NGDBUILD log file "schema1verb.bld"...

NGDBUILD done.
Completed process "Translate".



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".



Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/project/dc_7_16/Seg_aa.vhf in Library work.
Architecture behavioral of Entity seg_aa is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_bb.vhf in Library work.
Architecture behavioral of Entity seg_bb is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_cc.vhf in Library work.
Architecture behavioral of Entity seg_cc is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_dd.vhf in Library work.
Architecture behavioral of Entity seg_dd is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_ee.vhf in Library work.
Architecture behavioral of Entity seg_ee is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_ff.vhf in Library work.
Architecture behavioral of Entity seg_ff is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_gg.vhf in Library work.
Architecture behavioral of Entity seg_gg is up to date.
Compiling vhdl file C:/project/dc_7_16/DC_7_16.vhf in Library work.
Architecture behavioral of Entity dc_7_16 is up to date.
Compiling vhdl file C:/project/dc_7_16/block_A.vhf in Library work.
Entity <block_a> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file C:/project/dc_7_16/block_b.vhf in Library work.
Entity <block_b> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file C:/project/dc_7_16/block_C.vhf in Library work.
Entity <block_c> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file C:/project/dc_7_16/block_D.vhf in Library work.
Entity <block_d> (Architecture <BEHAVIORAL>) compiled.
Compiling vhdl file C:/project/dc_7_16/schema1verB.vhf in Library work.
Entity <schema1verb> (Architecture <behavioral>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <schema1verb> (Architecture <behavioral>).
Entity <schema1verb> analyzed. Unit <schema1verb> generated.

Analyzing Entity <dc_7_16> (Architecture <behavioral>).
Entity <dc_7_16> analyzed. Unit <dc_7_16> generated.

Analyzing Entity <seg_aa> (Architecture <behavioral>).
Entity <seg_aa> analyzed. Unit <seg_aa> generated.

Analyzing Entity <seg_bb> (Architecture <behavioral>).
Entity <seg_bb> analyzed. Unit <seg_bb> generated.

Analyzing Entity <seg_cc> (Architecture <behavioral>).
Entity <seg_cc> analyzed. Unit <seg_cc> generated.

Analyzing Entity <seg_dd> (Architecture <behavioral>).
Entity <seg_dd> analyzed. Unit <seg_dd> generated.

Analyzing Entity <seg_ee> (Architecture <behavioral>).
Entity <seg_ee> analyzed. Unit <seg_ee> generated.

Analyzing Entity <seg_ff> (Architecture <behavioral>).
Entity <seg_ff> analyzed. Unit <seg_ff> generated.

Analyzing Entity <seg_gg> (Architecture <behavioral>).
Entity <seg_gg> analyzed. Unit <seg_gg> generated.

Analyzing Entity <block_a> (Architecture <behavioral>).
Entity <block_a> analyzed. Unit <block_a> generated.

Analyzing Entity <block_b> (Architecture <behavioral>).
Entity <block_b> analyzed. Unit <block_b> generated.

Analyzing Entity <block_c> (Architecture <behavioral>).
Entity <block_c> analyzed. Unit <block_c> generated.

Analyzing Entity <block_d> (Architecture <behavioral>).
Entity <block_d> analyzed. Unit <block_d> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <seg_gg>.
    Related source file is C:/project/dc_7_16/Seg_gg.vhf.
Unit <seg_gg> synthesized.


Synthesizing Unit <seg_ff>.
    Related source file is C:/project/dc_7_16/Seg_ff.vhf.
Unit <seg_ff> synthesized.


Synthesizing Unit <seg_ee>.
    Related source file is C:/project/dc_7_16/Seg_ee.vhf.
Unit <seg_ee> synthesized.


Synthesizing Unit <seg_dd>.
    Related source file is C:/project/dc_7_16/Seg_dd.vhf.
Unit <seg_dd> synthesized.


Synthesizing Unit <seg_cc>.
    Related source file is C:/project/dc_7_16/Seg_cc.vhf.
Unit <seg_cc> synthesized.


Synthesizing Unit <seg_bb>.
    Related source file is C:/project/dc_7_16/Seg_bb.vhf.
Unit <seg_bb> synthesized.


Synthesizing Unit <seg_aa>.
    Related source file is C:/project/dc_7_16/Seg_aa.vhf.
Unit <seg_aa> synthesized.


Synthesizing Unit <block_d>.
    Related source file is C:/project/dc_7_16/block_D.vhf.
Unit <block_d> synthesized.


Synthesizing Unit <block_c>.
    Related source file is C:/project/dc_7_16/block_C.vhf.
Unit <block_c> synthesized.


Synthesizing Unit <block_b>.
    Related source file is C:/project/dc_7_16/block_b.vhf.
Unit <block_b> synthesized.


Synthesizing Unit <block_a>.
    Related source file is C:/project/dc_7_16/block_A.vhf.
Unit <block_a> synthesized.


Synthesizing Unit <dc_7_16>.
    Related source file is C:/project/dc_7_16/DC_7_16.vhf.
Unit <dc_7_16> synthesized.


Synthesizing Unit <schema1verb>.
    Related source file is C:/project/dc_7_16/schema1verB.vhf.
Unit <schema1verb> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <schema1verb> ...

Optimizing unit <block_a> ...

Optimizing unit <block_b> ...

Optimizing unit <block_c> ...

Optimizing unit <block_d> ...

Optimizing unit <seg_aa> ...

Optimizing unit <seg_bb> ...

Optimizing unit <seg_cc> ...

Optimizing unit <seg_dd> ...

Optimizing unit <seg_ee> ...

Optimizing unit <seg_ff> ...

Optimizing unit <seg_gg> ...

Optimizing unit <dc_7_16> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc button.ucf -p xc9500xl schema1verb.ngc
schema1verb.ngd 

Reading NGO file "C:/project/dc_7_16/schema1verb.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "button.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 38460 kilobytes

Writing NGD file "schema1verb.ngd" ...

Writing NGDBUILD log file "schema1verb.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC95288XL-6-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 7 equations into 16 function blocks
java.lang.RuntimeException: Attempting to format number '0.0' using pattern ''.
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1063)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1071)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.formatNumber(BasisLibrary.java:922)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.realToString(BasisLibrary.java:870)
	at summary.PrintSummaryResources()
	at summary.PrintSummary()
	at summary.applyTemplates()
	at summary.transform()
	at org.apache.xalan.xsltc.runtime.AbstractTranslet.transform(AbstractTranslet.java:540)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.doTransform(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.ProcessXML(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.main(Unknown Source)


Design schema1verb has been optimized and fit into device XC95288XL-6-TQ144.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Started process "Generate HTML report".

Release 6.3i - CPLD HTML Report Processor G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
java.lang.RuntimeException: Attempting to format number '0.0' using pattern ''.
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1063)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1071)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.formatNumber(BasisLibrary.java:922)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.realToString(BasisLibrary.java:870)
	at summary.PrintSummaryResources()
	at summary.PrintSummary()
	at summary.applyTemplates()
	at summary.transform()
	at org.apache.xalan.xsltc.runtime.AbstractTranslet.transform(AbstractTranslet.java:540)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.doTransform(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.ProcessXML(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.main(Unknown Source)
ERROR:Cpld:1137 - Child process failed -mode 1



Project Navigator Auto-Make Log File
-------------------------------------


Started process "View VHDL Functional Model".

Release 6.3i - sch2vhdl G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
DRC Check completed: No Error found.
Vhdl netlist file generated.
Completed process "View VHDL Functional Model".





Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/project/dc_7_16/Seg_aa.vhf in Library work.
Architecture behavioral of Entity seg_aa is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_bb.vhf in Library work.
Architecture behavioral of Entity seg_bb is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_cc.vhf in Library work.
Architecture behavioral of Entity seg_cc is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_dd.vhf in Library work.
Architecture behavioral of Entity seg_dd is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_ee.vhf in Library work.
Architecture behavioral of Entity seg_ee is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_ff.vhf in Library work.
Architecture behavioral of Entity seg_ff is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_gg.vhf in Library work.
Architecture behavioral of Entity seg_gg is up to date.
Compiling vhdl file C:/project/dc_7_16/DC_7_16.vhf in Library work.
Architecture behavioral of Entity dc_7_16 is up to date.
Compiling vhdl file C:/project/dc_7_16/block_A.vhf in Library work.
Architecture behavioral of Entity block_a is up to date.
Compiling vhdl file C:/project/dc_7_16/block_b.vhf in Library work.
Architecture behavioral of Entity block_b is up to date.
Compiling vhdl file C:/project/dc_7_16/block_C.vhf in Library work.
Entity <block_c> (Architecture <behavioral>) compiled.
Compiling vhdl file C:/project/dc_7_16/block_D.vhf in Library work.
Architecture behavioral of Entity block_d is up to date.
Compiling vhdl file C:/project/dc_7_16/schema1verB.vhf in Library work.
Architecture behavioral of Entity schema1verb is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <schema1verb> (Architecture <behavioral>).
Entity <schema1verb> analyzed. Unit <schema1verb> generated.

Analyzing Entity <dc_7_16> (Architecture <behavioral>).
Entity <dc_7_16> analyzed. Unit <dc_7_16> generated.

Analyzing Entity <seg_aa> (Architecture <behavioral>).
Entity <seg_aa> analyzed. Unit <seg_aa> generated.

Analyzing Entity <seg_bb> (Architecture <behavioral>).
Entity <seg_bb> analyzed. Unit <seg_bb> generated.

Analyzing Entity <seg_cc> (Architecture <behavioral>).
Entity <seg_cc> analyzed. Unit <seg_cc> generated.

Analyzing Entity <seg_dd> (Architecture <behavioral>).
Entity <seg_dd> analyzed. Unit <seg_dd> generated.

Analyzing Entity <seg_ee> (Architecture <behavioral>).
Entity <seg_ee> analyzed. Unit <seg_ee> generated.

Analyzing Entity <seg_ff> (Architecture <behavioral>).
Entity <seg_ff> analyzed. Unit <seg_ff> generated.

Analyzing Entity <seg_gg> (Architecture <behavioral>).
Entity <seg_gg> analyzed. Unit <seg_gg> generated.

Analyzing Entity <block_a> (Architecture <behavioral>).
Entity <block_a> analyzed. Unit <block_a> generated.

Analyzing Entity <block_b> (Architecture <behavioral>).
Entity <block_b> analyzed. Unit <block_b> generated.

Analyzing Entity <block_c> (Architecture <behavioral>).
Entity <block_c> analyzed. Unit <block_c> generated.

Analyzing Entity <block_d> (Architecture <behavioral>).
Entity <block_d> analyzed. Unit <block_d> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <seg_gg>.
    Related source file is C:/project/dc_7_16/Seg_gg.vhf.
Unit <seg_gg> synthesized.


Synthesizing Unit <seg_ff>.
    Related source file is C:/project/dc_7_16/Seg_ff.vhf.
Unit <seg_ff> synthesized.


Synthesizing Unit <seg_ee>.
    Related source file is C:/project/dc_7_16/Seg_ee.vhf.
Unit <seg_ee> synthesized.


Synthesizing Unit <seg_dd>.
    Related source file is C:/project/dc_7_16/Seg_dd.vhf.
Unit <seg_dd> synthesized.


Synthesizing Unit <seg_cc>.
    Related source file is C:/project/dc_7_16/Seg_cc.vhf.
Unit <seg_cc> synthesized.


Synthesizing Unit <seg_bb>.
    Related source file is C:/project/dc_7_16/Seg_bb.vhf.
Unit <seg_bb> synthesized.


Synthesizing Unit <seg_aa>.
    Related source file is C:/project/dc_7_16/Seg_aa.vhf.
Unit <seg_aa> synthesized.


Synthesizing Unit <block_d>.
    Related source file is C:/project/dc_7_16/block_D.vhf.
Unit <block_d> synthesized.


Synthesizing Unit <block_c>.
    Related source file is C:/project/dc_7_16/block_C.vhf.
Unit <block_c> synthesized.


Synthesizing Unit <block_b>.
    Related source file is C:/project/dc_7_16/block_b.vhf.
Unit <block_b> synthesized.


Synthesizing Unit <block_a>.
    Related source file is C:/project/dc_7_16/block_A.vhf.
Unit <block_a> synthesized.


Synthesizing Unit <dc_7_16>.
    Related source file is C:/project/dc_7_16/DC_7_16.vhf.
Unit <dc_7_16> synthesized.


Synthesizing Unit <schema1verb>.
    Related source file is C:/project/dc_7_16/schema1verB.vhf.
Unit <schema1verb> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <schema1verb> ...

Optimizing unit <block_a> ...

Optimizing unit <block_b> ...

Optimizing unit <block_c> ...

Optimizing unit <block_d> ...

Optimizing unit <seg_aa> ...

Optimizing unit <seg_bb> ...

Optimizing unit <seg_cc> ...

Optimizing unit <seg_dd> ...

Optimizing unit <seg_ee> ...

Optimizing unit <seg_ff> ...

Optimizing unit <seg_gg> ...

Optimizing unit <dc_7_16> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc button.ucf -p xc9500xl schema1verb.ngc
schema1verb.ngd 

Reading NGO file "C:/project/dc_7_16/schema1verb.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "button.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 38460 kilobytes

Writing NGD file "schema1verb.ngd" ...

Writing NGDBUILD log file "schema1verb.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC95288XL-6-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 7 equations into 16 function blocks
java.lang.RuntimeException: Attempting to format number '0.0' using pattern ''.
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1063)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1071)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.formatNumber(BasisLibrary.java:922)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.realToString(BasisLibrary.java:870)
	at summary.PrintSummaryResources()
	at summary.PrintSummary()
	at summary.applyTemplates()
	at summary.transform()
	at org.apache.xalan.xsltc.runtime.AbstractTranslet.transform(AbstractTranslet.java:540)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.doTransform(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.ProcessXML(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.main(Unknown Source)


Design schema1verb has been optimized and fit into device XC95288XL-6-TQ144.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Started process "Generate HTML report".

Release 6.3i - CPLD HTML Report Processor G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
java.lang.RuntimeException: Attempting to format number '0.0' using pattern ''.
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1063)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1071)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.formatNumber(BasisLibrary.java:922)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.realToString(BasisLibrary.java:870)
	at summary.PrintSummaryResources()
	at summary.PrintSummary()
	at summary.applyTemplates()
	at summary.transform()
	at org.apache.xalan.xsltc.runtime.AbstractTranslet.transform(AbstractTranslet.java:540)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.doTransform(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.ProcessXML(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.main(Unknown Source)
ERROR:Cpld:1137 - Child process failed -mode 1



Project Navigator Auto-Make Log File
-------------------------------------


Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -uc button.ucf -p xc9500xl schema1verb.ngc
schema1verb.ngd 

Reading NGO file "C:/project/dc_7_16/schema1verb.ngc" ...
Reading component libraries for design expansion...

Annotating constraints to design from file "button.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 38460 kilobytes

Writing NGD file "schema1verb.ngd" ...

Writing NGDBUILD log file "schema1verb.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC95288XL-6-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 7 equations into 16 function blocks
java.lang.RuntimeException: Attempting to format number '0.0' using pattern ''.
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1063)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1071)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.formatNumber(BasisLibrary.java:922)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.realToString(BasisLibrary.java:870)
	at summary.PrintSummaryResources()
	at summary.PrintSummary()
	at summary.applyTemplates()
	at summary.transform()
	at org.apache.xalan.xsltc.runtime.AbstractTranslet.transform(AbstractTranslet.java:540)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.doTransform(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.ProcessXML(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.main(Unknown Source)


Design schema1verb has been optimized and fit into device XC95288XL-6-TQ144.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".



Started process "Generate HTML report".

Release 6.3i - CPLD HTML Report Processor G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
java.lang.RuntimeException: Attempting to format number '0.0' using pattern ''.
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1063)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.runTimeError(BasisLibrary.java:1071)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.formatNumber(BasisLibrary.java:922)
	at org.apache.xalan.xsltc.runtime.BasisLibrary.realToString(BasisLibrary.java:870)
	at summary.PrintSummaryResources()
	at summary.PrintSummary()
	at summary.applyTemplates()
	at summary.transform()
	at org.apache.xalan.xsltc.runtime.AbstractTranslet.transform(AbstractTranslet.java:540)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.doTransform(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.ProcessXML(Unknown Source)
	at com.xilinx.chipviewer.inout.xslt.XSLTProcess.main(Unknown Source)
ERROR:Cpld:1137 - Child process failed -mode 1



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file C:/project/dc_7_16/Seg_aa.vhf in Library work.
Architecture behavioral of Entity seg_aa is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_bb.vhf in Library work.
Architecture behavioral of Entity seg_bb is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_cc.vhf in Library work.
Architecture behavioral of Entity seg_cc is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_dd.vhf in Library work.
Architecture behavioral of Entity seg_dd is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_ee.vhf in Library work.
Architecture behavioral of Entity seg_ee is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_ff.vhf in Library work.
Architecture behavioral of Entity seg_ff is up to date.
Compiling vhdl file C:/project/dc_7_16/Seg_gg.vhf in Library work.
Architecture behavioral of Entity seg_gg is up to date.
Compiling vhdl file C:/project/dc_7_16/DC_7_16.vhf in Library work.
Architecture behavioral of Entity dc_7_16 is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <dc_7_16> (Architecture <behavioral>).
Entity <dc_7_16> analyzed. Unit <dc_7_16> generated.

Analyzing Entity <seg_aa> (Architecture <behavioral>).
Entity <seg_aa> analyzed. Unit <seg_aa> generated.

Analyzing Entity <seg_bb> (Architecture <behavioral>).
Entity <seg_bb> analyzed. Unit <seg_bb> generated.

Analyzing Entity <seg_cc> (Architecture <behavioral>).
Entity <seg_cc> analyzed. Unit <seg_cc> generated.

Analyzing Entity <seg_dd> (Architecture <behavioral>).
Entity <seg_dd> analyzed. Unit <seg_dd> generated.

Analyzing Entity <seg_ee> (Architecture <behavioral>).
Entity <seg_ee> analyzed. Unit <seg_ee> generated.

Analyzing Entity <seg_ff> (Architecture <behavioral>).
Entity <seg_ff> analyzed. Unit <seg_ff> generated.

Analyzing Entity <seg_gg> (Architecture <behavioral>).
Entity <seg_gg> analyzed. Unit <seg_gg> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <seg_gg>.
    Related source file is C:/project/dc_7_16/Seg_gg.vhf.
Unit <seg_gg> synthesized.


Synthesizing Unit <seg_ff>.
    Related source file is C:/project/dc_7_16/Seg_ff.vhf.
Unit <seg_ff> synthesized.


Synthesizing Unit <seg_ee>.
    Related source file is C:/project/dc_7_16/Seg_ee.vhf.
Unit <seg_ee> synthesized.


Synthesizing Unit <seg_dd>.
    Related source file is C:/project/dc_7_16/Seg_dd.vhf.
Unit <seg_dd> synthesized.


Synthesizing Unit <seg_cc>.
    Related source file is C:/project/dc_7_16/Seg_cc.vhf.
Unit <seg_cc> synthesized.


Synthesizing Unit <seg_bb>.
    Related source file is C:/project/dc_7_16/Seg_bb.vhf.
Unit <seg_bb> synthesized.


Synthesizing Unit <seg_aa>.
    Related source file is C:/project/dc_7_16/Seg_aa.vhf.
Unit <seg_aa> synthesized.


Synthesizing Unit <dc_7_16>.
    Related source file is C:/project/dc_7_16/DC_7_16.vhf.
Unit <dc_7_16> synthesized.


=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <dc_7_16> ...

Optimizing unit <seg_aa> ...

Optimizing unit <seg_bb> ...

Optimizing unit <seg_cc> ...

Optimizing unit <seg_dd> ...

Optimizing unit <seg_ee> ...

Optimizing unit <seg_ff> ...

Optimizing unit <seg_gg> ...
Completed process "Synthesize".



Started process "Translate".

Release 6.3i - ngdbuild G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd _ngo -i -p xc9500xl dc_7_16.ngc dc_7_16.ngd 

Reading NGO file "C:/project/dc_7_16/dc_7_16.ngc" ...
Reading component libraries for design expansion...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Total memory usage is 36412 kilobytes

Writing NGD file "dc_7_16.ngd" ...

Writing NGDBUILD log file "dc_7_16.bld"...

NGDBUILD done.
Completed process "Translate".



Started process "Fit".

Release 6.3i - CPLD Optimizer/Partitioner G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Considering device XC95288XL-6-TQ144.
Flattening design..
Timing optimization
Timing driven global resource optimization
General global resource optimization........
Re-checking device resources ...
Mapping a total of 7 equations into 16 function blocks....................


Design dc_7_16 has been optimized and fit into device XC95288XL-6-TQ144.
Completed process "Fit".



Started process "Generate Programming File".

Release 6.3i - Programming File Generator G.35
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.
Completed process "Generate Programming File".




