/* AUTOMATICALLY GENERATED VERILOG-2001 SOURCE CODE.
** GENERATED BY CLASH 0.99.3. DO NOT MODIFY.
*/
module TestTypes_testBench
    ( // No inputs

      // Outputs
      output wire [7:0] result 
    );
  wire [7:0] \#app_arg ;
  wire  \#app_arg_0 ;
  wire  \#app_arg_1 ;
  wire  clk;
  wire  rst;
  wire [9:0] sigIn;
  wire [7:0] sigOut;

  assign clk = \#app_arg_1 ;

  assign rst = \#app_arg_0 ;

  assign sigIn = {\#app_arg ,1'b0,1'b0};

  test test_result
    ( .clk (clk)
    , .rst (rst)
    , .sigIn (sigIn)
    , .sigOut (sigOut) );

  assign result = sigOut;

  TestTypes_stimuliGenerator TestTypes_stimuliGenerator_app_arg
    ( .result (\#app_arg )
    , .clk (\#app_arg_1 )
    , .rst (\#app_arg_0 ) );

  // pragma translate_off
  reg  rst_0;
  initial begin
    #1    rst_0 = 1;
    #1999 rst_0 = 0;
  end
  assign \#app_arg_0  = rst_0;
  // pragma translate_on

  // pragma translate_off
  reg  clk_0;
  // 1 = 0.1ps
  localparam half_period = (90000 / 2);
  always begin
    clk_0 = 0;
    #3000 forever begin
      if (~ 1'b1) begin
        $finish;
      end
      clk_0 = ~ clk_0;
      #half_period;
      clk_0 = ~ clk_0;
      #half_period;
    end
  end
  assign \#app_arg_1  = clk_0;
  // pragma translate_on
endmodule

