Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Tue Apr 23 13:38:22 2024
| Host         : vihangamuthumala-HP-Laptop-15s-eq1xxx running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_control_sets -verbose -file Main_Process_control_sets_placed.rpt
| Design       : Main_Process
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      3 |            2 |
|      4 |            3 |
|      8 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            1 |
| No           | No                    | Yes                    |               3 |            2 |
| No           | Yes                   | No                     |              31 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              20 |            5 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+---------------------------------------------------------------+------------------------------+------------------+----------------+
|    Clock Signal   |                         Enable Signal                         |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+-------------------+---------------------------------------------------------------+------------------------------+------------------+----------------+
|  slow_clock/CLK   |                                                               | Reset_IBUF                   |                2 |              3 |
|  Clk_In_IBUF_BUFG |                                                               |                              |                1 |              3 |
|  slow_clock/CLK   | Register_Bank_0/Decode_3_to_8_0/Decode_2_to_4_0/reg_en_out[0] | Reset_IBUF                   |                2 |              4 |
|  slow_clock/CLK   | Register_Bank_0/Decode_3_to_8_0/Decode_2_to_4_0/reg_en_out[1] | Reset_IBUF                   |                1 |              4 |
|  slow_clock/CLK   | Register_Bank_0/Decode_3_to_8_0/Decode_2_to_4_0/reg_en_out[2] | Reset_IBUF                   |                1 |              4 |
|  slow_clock/CLK   | Register_Bank_0/Decode_3_to_8_0/Decode_2_to_4_1/reg_en_out[0] | Reset_IBUF                   |                1 |              8 |
|  Clk_In_IBUF_BUFG |                                                               | slow_clock/count[31]_i_1_n_0 |                8 |             31 |
+-------------------+---------------------------------------------------------------+------------------------------+------------------+----------------+


