#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Mar 28 12:37:18 2024
# Process ID: 6616
# Current directory: D:/programming/RLCBC_BROD/project/Ethernet10G.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/programming/RLCBC_BROD/project/Ethernet10G.runs/synth_1/top.vds
# Journal file: D:/programming/RLCBC_BROD/project/Ethernet10G.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xczu9eg-ffvb1156-3-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-3-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4836 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1573.926 ; gain = 64.184
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/programming/RLCBC_BROD/project/rtl/top.v:1]
INFO: [Synth 8-6157] synthesizing module 'clock_generator' [D:/programming/RLCBC_BROD/project/rtl/clock_generator.v:1]
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [D:/Programs/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:33416]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (1#1) [D:/Programs/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:33416]
INFO: [Synth 8-6157] synthesizing module 'pll_74_25_clk' [D:/programming/RLCBC_BROD/project/Ethernet10G.runs/synth_1/.Xil/Vivado-6616-LAPTOP-3EF4A3RH/realtime/pll_74_25_clk_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pll_74_25_clk' (2#1) [D:/programming/RLCBC_BROD/project/Ethernet10G.runs/synth_1/.Xil/Vivado-6616-LAPTOP-3EF4A3RH/realtime/pll_74_25_clk_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clock_generator' (3#1) [D:/programming/RLCBC_BROD/project/rtl/clock_generator.v:1]
INFO: [Synth 8-6157] synthesizing module 'reset_init_block' [D:/programming/RLCBC_BROD/project/rtl/reset_init_block.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [D:/programming/RLCBC_BROD/project/rtl/reset_init_block.v:18]
INFO: [Synth 8-6155] done synthesizing module 'reset_init_block' (4#1) [D:/programming/RLCBC_BROD/project/rtl/reset_init_block.v:1]
INFO: [Synth 8-6157] synthesizing module 'ethernet' [D:/programming/RLCBC_BROD/project/rtl/ethernet/ethernet.v:1]
	Parameter FPGA_MAC bound to: 48'b001000010001101010111100110111101111000100010010 
	Parameter FPGA_IP bound to: -1073741434 - type: integer 
	Parameter UDP_port_dst bound to: 16'b0000000000000000 
INFO: [Synth 8-6157] synthesizing module 'axi4_stream_sfp_ethernet_controller' [D:/programming/RLCBC_BROD/project/Ethernet10G.runs/synth_1/.Xil/Vivado-6616-LAPTOP-3EF4A3RH/realtime/axi4_stream_sfp_ethernet_controller_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axi4_stream_sfp_ethernet_controller' (5#1) [D:/programming/RLCBC_BROD/project/Ethernet10G.runs/synth_1/.Xil/Vivado-6616-LAPTOP-3EF4A3RH/realtime/axi4_stream_sfp_ethernet_controller_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'ethernet_controller' [D:/programming/RLCBC_BROD/project/rtl/ethernet/ethernet_controller/ethernet_controller.v:1]
	Parameter FPGA_MAC bound to: 48'b001000010001101010111100110111101111000100010010 
	Parameter FPGA_IP bound to: -1073741434 - type: integer 
	Parameter UDP_port_dst bound to: 16'b0000000000000000 
INFO: [Synth 8-6157] synthesizing module 'ethernet_receiver' [D:/programming/RLCBC_BROD/project/rtl/ethernet/ethernet_controller/ethernet_receiver_lib/ethernet_receiver.v:1]
	Parameter FPGA_MAC bound to: 48'b001000010001101010111100110111101111000100010010 
	Parameter FPGA_IP bound to: -1073741434 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ethernet_header_receiver' [D:/programming/RLCBC_BROD/project/rtl/ethernet/ethernet_controller/ethernet_receiver_lib/ethernet_header_receiver.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ethernet_header_receiver' (6#1) [D:/programming/RLCBC_BROD/project/rtl/ethernet/ethernet_controller/ethernet_receiver_lib/ethernet_header_receiver.v:1]
WARNING: [Synth 8-5788] Register o_icmp_crc_part_ready_reg in module ethernet_receiver is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/programming/RLCBC_BROD/project/rtl/ethernet/ethernet_controller/ethernet_receiver_lib/ethernet_receiver.v:121]
INFO: [Synth 8-6155] done synthesizing module 'ethernet_receiver' (7#1) [D:/programming/RLCBC_BROD/project/rtl/ethernet/ethernet_controller/ethernet_receiver_lib/ethernet_receiver.v:1]
INFO: [Synth 8-6157] synthesizing module 'ethernet_head_reply_builder' [D:/programming/RLCBC_BROD/project/rtl/ethernet/ethernet_controller/ethernet_head_reply_builder.v:1]
	Parameter FPGA_MAC bound to: 48'b001000010001101010111100110111101111000100010010 
	Parameter FPGA_IP bound to: -1073741434 - type: integer 
	Parameter UDP_port_dst bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'ethernet_head_reply_builder' (8#1) [D:/programming/RLCBC_BROD/project/rtl/ethernet/ethernet_controller/ethernet_head_reply_builder.v:1]
INFO: [Synth 8-6157] synthesizing module 'ethernet_icmp_checksum_counter' [D:/programming/RLCBC_BROD/project/rtl/ethernet/ethernet_controller/ethernet_icmp_checksum_counter.v:1]
WARNING: [Synth 8-6014] Unused sequential element enable_r_reg was removed.  [D:/programming/RLCBC_BROD/project/rtl/ethernet/ethernet_controller/ethernet_icmp_checksum_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ethernet_icmp_checksum_counter' (9#1) [D:/programming/RLCBC_BROD/project/rtl/ethernet/ethernet_controller/ethernet_icmp_checksum_counter.v:1]
INFO: [Synth 8-6157] synthesizing module 'ethernet_reply_transmitter' [D:/programming/RLCBC_BROD/project/rtl/ethernet/ethernet_controller/ethernet_reply_transmitter.v:1]
INFO: [Synth 8-6157] synthesizing module 'fifo_ethernet_payload' [D:/programming/RLCBC_BROD/project/Ethernet10G.runs/synth_1/.Xil/Vivado-6616-LAPTOP-3EF4A3RH/realtime/fifo_ethernet_payload_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_ethernet_payload' (10#1) [D:/programming/RLCBC_BROD/project/Ethernet10G.runs/synth_1/.Xil/Vivado-6616-LAPTOP-3EF4A3RH/realtime/fifo_ethernet_payload_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fifo_ethernet_payload_keep' [D:/programming/RLCBC_BROD/project/Ethernet10G.runs/synth_1/.Xil/Vivado-6616-LAPTOP-3EF4A3RH/realtime/fifo_ethernet_payload_keep_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_ethernet_payload_keep' (11#1) [D:/programming/RLCBC_BROD/project/Ethernet10G.runs/synth_1/.Xil/Vivado-6616-LAPTOP-3EF4A3RH/realtime/fifo_ethernet_payload_keep_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element data_head_sent_reg was removed.  [D:/programming/RLCBC_BROD/project/rtl/ethernet/ethernet_controller/ethernet_reply_transmitter.v:151]
INFO: [Synth 8-6155] done synthesizing module 'ethernet_reply_transmitter' (12#1) [D:/programming/RLCBC_BROD/project/rtl/ethernet/ethernet_controller/ethernet_reply_transmitter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ethernet_controller' (13#1) [D:/programming/RLCBC_BROD/project/rtl/ethernet/ethernet_controller/ethernet_controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'ethernet_controller_axi_stream_bridge' [D:/programming/RLCBC_BROD/project/rtl/ethernet/ethernet_controller_axi_stream_bridge.v:1]
INFO: [Synth 8-6157] synthesizing module 'fifo_72_72' [D:/programming/RLCBC_BROD/project/Ethernet10G.runs/synth_1/.Xil/Vivado-6616-LAPTOP-3EF4A3RH/realtime/fifo_72_72_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_72_72' (14#1) [D:/programming/RLCBC_BROD/project/Ethernet10G.runs/synth_1/.Xil/Vivado-6616-LAPTOP-3EF4A3RH/realtime/fifo_72_72_stub.v:6]
WARNING: [Synth 8-5788] Register fifo_tx_rd_en_reg in module ethernet_controller_axi_stream_bridge is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/programming/RLCBC_BROD/project/rtl/ethernet/ethernet_controller_axi_stream_bridge.v:52]
WARNING: [Synth 8-5788] Register fifo_rx_rd_en_reg in module ethernet_controller_axi_stream_bridge is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/programming/RLCBC_BROD/project/rtl/ethernet/ethernet_controller_axi_stream_bridge.v:104]
INFO: [Synth 8-6155] done synthesizing module 'ethernet_controller_axi_stream_bridge' (15#1) [D:/programming/RLCBC_BROD/project/rtl/ethernet/ethernet_controller_axi_stream_bridge.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ethernet' (16#1) [D:/programming/RLCBC_BROD/project/rtl/ethernet/ethernet.v:1]
WARNING: [Synth 8-689] width (64) of port connection 'ila_dout_axis_tx_64' does not match port width (72) of module 'ethernet' [D:/programming/RLCBC_BROD/project/rtl/top.v:192]
WARNING: [Synth 8-689] width (64) of port connection 'ila_dout_contr_rx_64' does not match port width (72) of module 'ethernet' [D:/programming/RLCBC_BROD/project/rtl/top.v:198]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/programming/RLCBC_BROD/project/rtl/top.v:217]
INFO: [Synth 8-6157] synthesizing module 'ila_ethernet' [D:/programming/RLCBC_BROD/project/Ethernet10G.runs/synth_1/.Xil/Vivado-6616-LAPTOP-3EF4A3RH/realtime/ila_ethernet_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_ethernet' (17#1) [D:/programming/RLCBC_BROD/project/Ethernet10G.runs/synth_1/.Xil/Vivado-6616-LAPTOP-3EF4A3RH/realtime/ila_ethernet_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'status_led_control' [D:/programming/RLCBC_BROD/project/rtl/status_led_control.v:1]
INFO: [Synth 8-6155] done synthesizing module 'status_led_control' (18#1) [D:/programming/RLCBC_BROD/project/rtl/status_led_control.v:1]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ethernet_inst'. This will prevent further optimization [D:/programming/RLCBC_BROD/project/rtl/top.v:134]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_ethernet_inst'. This will prevent further optimization [D:/programming/RLCBC_BROD/project/rtl/top.v:217]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'reset_init_block_inst'. This will prevent further optimization [D:/programming/RLCBC_BROD/project/rtl/top.v:46]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'status_led_control_inst'. This will prevent further optimization [D:/programming/RLCBC_BROD/project/rtl/top.v:290]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'clock_generator_inst'. This will prevent further optimization [D:/programming/RLCBC_BROD/project/rtl/top.v:34]
INFO: [Synth 8-6155] done synthesizing module 'top' (19#1) [D:/programming/RLCBC_BROD/project/rtl/top.v:1]
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_tx_contr_tlast
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_tx_axis_tready
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_axis_tlast
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_preambleout[55]
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_preambleout[54]
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_preambleout[53]
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_preambleout[52]
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_preambleout[51]
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_preambleout[50]
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_preambleout[49]
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_preambleout[48]
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_preambleout[47]
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_preambleout[46]
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_preambleout[45]
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_preambleout[44]
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_preambleout[43]
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_preambleout[42]
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_preambleout[41]
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_preambleout[40]
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_preambleout[39]
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_preambleout[38]
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_preambleout[37]
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_preambleout[36]
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_preambleout[35]
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_preambleout[34]
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_preambleout[33]
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_preambleout[32]
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_preambleout[31]
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_preambleout[30]
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_preambleout[29]
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_preambleout[28]
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_preambleout[27]
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_preambleout[26]
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_preambleout[25]
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_preambleout[24]
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_preambleout[23]
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_preambleout[22]
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_preambleout[21]
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_preambleout[20]
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_preambleout[19]
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_preambleout[18]
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_preambleout[17]
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_preambleout[16]
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_preambleout[15]
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_preambleout[14]
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_preambleout[13]
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_preambleout[12]
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_preambleout[11]
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_preambleout[10]
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_preambleout[9]
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_preambleout[8]
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_preambleout[7]
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_preambleout[6]
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_preambleout[5]
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_preambleout[4]
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_preambleout[3]
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_preambleout[2]
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_preambleout[1]
WARNING: [Synth 8-3331] design ethernet_controller_axi_stream_bridge has unconnected port i_rx_preambleout[0]
WARNING: [Synth 8-3331] design ethernet_reply_transmitter has unconnected port data_head_frame_payload_keep[5]
WARNING: [Synth 8-3331] design ethernet_reply_transmitter has unconnected port data_head_frame_payload_keep[4]
WARNING: [Synth 8-3331] design ethernet_reply_transmitter has unconnected port data_head_frame_payload_keep[3]
WARNING: [Synth 8-3331] design ethernet_reply_transmitter has unconnected port data_head_frame_payload_keep[2]
WARNING: [Synth 8-3331] design ethernet_reply_transmitter has unconnected port data_head_frame_payload_keep[1]
WARNING: [Synth 8-3331] design ethernet_reply_transmitter has unconnected port data_head_frame_payload_keep[0]
WARNING: [Synth 8-3331] design ethernet_reply_transmitter has unconnected port rx_axis_tvalid
WARNING: [Synth 8-3331] design ethernet_icmp_checksum_counter has unconnected port i_rx_axis_tdata[63]
WARNING: [Synth 8-3331] design ethernet_icmp_checksum_counter has unconnected port i_rx_axis_tdata[62]
WARNING: [Synth 8-3331] design ethernet_icmp_checksum_counter has unconnected port i_rx_axis_tdata[61]
WARNING: [Synth 8-3331] design ethernet_icmp_checksum_counter has unconnected port i_rx_axis_tdata[60]
WARNING: [Synth 8-3331] design ethernet_icmp_checksum_counter has unconnected port i_rx_axis_tdata[59]
WARNING: [Synth 8-3331] design ethernet_icmp_checksum_counter has unconnected port i_rx_axis_tdata[58]
WARNING: [Synth 8-3331] design ethernet_icmp_checksum_counter has unconnected port i_rx_axis_tdata[57]
WARNING: [Synth 8-3331] design ethernet_icmp_checksum_counter has unconnected port i_rx_axis_tdata[56]
WARNING: [Synth 8-3331] design ethernet_icmp_checksum_counter has unconnected port i_rx_axis_tdata[55]
WARNING: [Synth 8-3331] design ethernet_icmp_checksum_counter has unconnected port i_rx_axis_tdata[54]
WARNING: [Synth 8-3331] design ethernet_icmp_checksum_counter has unconnected port i_rx_axis_tdata[53]
WARNING: [Synth 8-3331] design ethernet_icmp_checksum_counter has unconnected port i_rx_axis_tdata[52]
WARNING: [Synth 8-3331] design ethernet_icmp_checksum_counter has unconnected port i_rx_axis_tdata[51]
WARNING: [Synth 8-3331] design ethernet_icmp_checksum_counter has unconnected port i_rx_axis_tdata[50]
WARNING: [Synth 8-3331] design ethernet_icmp_checksum_counter has unconnected port i_rx_axis_tdata[49]
WARNING: [Synth 8-3331] design ethernet_icmp_checksum_counter has unconnected port i_rx_axis_tdata[48]
WARNING: [Synth 8-3331] design ethernet_icmp_checksum_counter has unconnected port i_rx_axis_tdata[47]
WARNING: [Synth 8-3331] design ethernet_icmp_checksum_counter has unconnected port i_rx_axis_tdata[46]
WARNING: [Synth 8-3331] design ethernet_icmp_checksum_counter has unconnected port i_rx_axis_tdata[45]
WARNING: [Synth 8-3331] design ethernet_icmp_checksum_counter has unconnected port i_rx_axis_tdata[44]
WARNING: [Synth 8-3331] design ethernet_icmp_checksum_counter has unconnected port i_rx_axis_tdata[43]
WARNING: [Synth 8-3331] design ethernet_icmp_checksum_counter has unconnected port i_rx_axis_tdata[42]
WARNING: [Synth 8-3331] design ethernet_icmp_checksum_counter has unconnected port i_rx_axis_tdata[41]
WARNING: [Synth 8-3331] design ethernet_icmp_checksum_counter has unconnected port i_rx_axis_tdata[40]
WARNING: [Synth 8-3331] design ethernet_icmp_checksum_counter has unconnected port i_rx_axis_tdata[39]
WARNING: [Synth 8-3331] design ethernet_icmp_checksum_counter has unconnected port i_rx_axis_tdata[38]
WARNING: [Synth 8-3331] design ethernet_icmp_checksum_counter has unconnected port i_rx_axis_tdata[37]
WARNING: [Synth 8-3331] design ethernet_icmp_checksum_counter has unconnected port i_rx_axis_tdata[36]
WARNING: [Synth 8-3331] design ethernet_icmp_checksum_counter has unconnected port i_rx_axis_tdata[35]
WARNING: [Synth 8-3331] design ethernet_icmp_checksum_counter has unconnected port i_rx_axis_tdata[34]
WARNING: [Synth 8-3331] design ethernet_icmp_checksum_counter has unconnected port i_rx_axis_tdata[33]
WARNING: [Synth 8-3331] design ethernet_icmp_checksum_counter has unconnected port i_rx_axis_tdata[32]
WARNING: [Synth 8-3331] design ethernet_icmp_checksum_counter has unconnected port i_rx_axis_tdata[31]
WARNING: [Synth 8-3331] design ethernet_icmp_checksum_counter has unconnected port i_rx_axis_tdata[30]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1652.758 ; gain = 143.016
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1660.621 ; gain = 150.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1660.621 ; gain = 150.879
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.177 . Memory (MB): peak = 1672.637 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/axi4_stream_sfp_ethernet_controller/axi4_stream_sfp_ethernet_controller_in_context.xdc] for cell 'ethernet_inst/axi4_stream_sfp_ethernet_controller_inst'
create_clock: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1791.684 ; gain = 5.996
Finished Parsing XDC File [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/axi4_stream_sfp_ethernet_controller/axi4_stream_sfp_ethernet_controller_in_context.xdc] for cell 'ethernet_inst/axi4_stream_sfp_ethernet_controller_inst'
Parsing XDC File [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/fifo_ethernet_payload/fifo_ethernet_payload/fifo_ethernet_payload_in_context.xdc] for cell 'ethernet_inst/ethernet_controller_inst/ethernet_reply_transmitter_inst/fifo_ethernet_payload_inst'
Finished Parsing XDC File [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/fifo_ethernet_payload/fifo_ethernet_payload/fifo_ethernet_payload_in_context.xdc] for cell 'ethernet_inst/ethernet_controller_inst/ethernet_reply_transmitter_inst/fifo_ethernet_payload_inst'
Parsing XDC File [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/fifo_ethernet_payload_keep/fifo_ethernet_payload_keep/fifo_ethernet_payload_keep_in_context.xdc] for cell 'ethernet_inst/ethernet_controller_inst/ethernet_reply_transmitter_inst/fifo_ethernet_payload_keep_inst'
Finished Parsing XDC File [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/fifo_ethernet_payload_keep/fifo_ethernet_payload_keep/fifo_ethernet_payload_keep_in_context.xdc] for cell 'ethernet_inst/ethernet_controller_inst/ethernet_reply_transmitter_inst/fifo_ethernet_payload_keep_inst'
Parsing XDC File [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/ila_ethernet/ila_ethernet/ila_ethernet_in_context.xdc] for cell 'ila_ethernet_inst'
Finished Parsing XDC File [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/ila_ethernet/ila_ethernet/ila_ethernet_in_context.xdc] for cell 'ila_ethernet_inst'
Parsing XDC File [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/pll_74_25_clk/pll_74_25_clk/pll_74_25_clk_in_context.xdc] for cell 'clock_generator_inst/pll_74_25_clk_inst'
Finished Parsing XDC File [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/pll_74_25_clk/pll_74_25_clk/pll_74_25_clk_in_context.xdc] for cell 'clock_generator_inst/pll_74_25_clk_inst'
Parsing XDC File [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/fifo_72_72/fifo_72_72/fifo_72_72_in_context.xdc] for cell 'ethernet_inst/ethernet_controller_axi_stream_bridge_inst/fifo_72_72_tx'
Finished Parsing XDC File [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/fifo_72_72/fifo_72_72/fifo_72_72_in_context.xdc] for cell 'ethernet_inst/ethernet_controller_axi_stream_bridge_inst/fifo_72_72_tx'
Parsing XDC File [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/fifo_72_72/fifo_72_72/fifo_72_72_in_context.xdc] for cell 'ethernet_inst/ethernet_controller_axi_stream_bridge_inst/fifo_72_72_rx'
Finished Parsing XDC File [d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/fifo_72_72/fifo_72_72/fifo_72_72_in_context.xdc] for cell 'ethernet_inst/ethernet_controller_axi_stream_bridge_inst/fifo_72_72_rx'
Parsing XDC File [D:/programming/RLCBC_BROD/dbg/constraints.xdc]
Finished Parsing XDC File [D:/programming/RLCBC_BROD/dbg/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/programming/RLCBC_BROD/dbg/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1791.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1791.684 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'ila_ethernet_inst' at clock pin 'clk' is different from the actual clock period '6.206', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '6.400' specified during out-of-context synthesis of instance 'ethernet_inst/axi4_stream_sfp_ethernet_controller_inst' at clock pin 'rx_core_clk_0' is different from the actual clock period '6.206', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '6.410' specified during out-of-context synthesis of instance 'ethernet_inst/ethernet_controller_axi_stream_bridge_inst/fifo_72_72_rx' at clock pin 'wr_clk' is different from the actual clock period '6.206', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '6.410' specified during out-of-context synthesis of instance 'ethernet_inst/ethernet_controller_axi_stream_bridge_inst/fifo_72_72_tx' at clock pin 'rd_clk' is different from the actual clock period '6.206', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1791.684 ; gain = 281.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-3-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1791.684 ; gain = 281.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for i_clk_156_25_N. (constraint file  d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/axi4_stream_sfp_ethernet_controller/axi4_stream_sfp_ethernet_controller_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_clk_156_25_N. (constraint file  d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/axi4_stream_sfp_ethernet_controller/axi4_stream_sfp_ethernet_controller_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for i_clk_156_25_P. (constraint file  d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/axi4_stream_sfp_ethernet_controller/axi4_stream_sfp_ethernet_controller_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_clk_156_25_P. (constraint file  d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/axi4_stream_sfp_ethernet_controller/axi4_stream_sfp_ethernet_controller_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for i_ll_rx_n. (constraint file  d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/axi4_stream_sfp_ethernet_controller/axi4_stream_sfp_ethernet_controller_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_ll_rx_n. (constraint file  d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/axi4_stream_sfp_ethernet_controller/axi4_stream_sfp_ethernet_controller_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for i_ll_rx_p. (constraint file  d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/axi4_stream_sfp_ethernet_controller/axi4_stream_sfp_ethernet_controller_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_ll_rx_p. (constraint file  d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/axi4_stream_sfp_ethernet_controller/axi4_stream_sfp_ethernet_controller_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for o_ll_tx_n. (constraint file  d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/axi4_stream_sfp_ethernet_controller/axi4_stream_sfp_ethernet_controller_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for o_ll_tx_n. (constraint file  d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/axi4_stream_sfp_ethernet_controller/axi4_stream_sfp_ethernet_controller_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for o_ll_tx_p. (constraint file  d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/axi4_stream_sfp_ethernet_controller/axi4_stream_sfp_ethernet_controller_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for o_ll_tx_p. (constraint file  d:/programming/RLCBC_BROD/project/Ethernet10G.srcs/sources_1/ip/axi4_stream_sfp_ethernet_controller/axi4_stream_sfp_ethernet_controller/axi4_stream_sfp_ethernet_controller_in_context.xdc, line 16).
WARNING: set_property CLOCK_DEDICATED_ROUTE could not find object (constraint file  D:/programming/RLCBC_BROD/dbg/constraints.xdc, line 8).
Applied set_property DONT_TOUCH = true for ethernet_inst/axi4_stream_sfp_ethernet_controller_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ethernet_inst/ethernet_controller_inst/ethernet_reply_transmitter_inst/fifo_ethernet_payload_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ethernet_inst/ethernet_controller_inst/ethernet_reply_transmitter_inst/fifo_ethernet_payload_keep_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ila_ethernet_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clock_generator_inst/pll_74_25_clk_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ethernet_inst/ethernet_controller_axi_stream_bridge_inst/fifo_72_72_rx. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ethernet_inst/ethernet_controller_axi_stream_bridge_inst/fifo_72_72_tx. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1791.684 ; gain = 281.941
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'reset_state_reg' in module 'reset_init_block'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                             0001 |                              000
                 iSTATE2 |                             0010 |                              001
                  iSTATE |                             0100 |                              010
                 iSTATE0 |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'reset_state_reg' using encoding 'one-hot' in module 'reset_init_block'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1791.684 ; gain = 281.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 3     
	  10 Input     20 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              384 Bit    Registers := 1     
	              336 Bit    Registers := 2     
	               64 Bit    Registers := 3     
	               48 Bit    Registers := 1     
	               27 Bit    Registers := 3     
	               21 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input    384 Bit        Muxes := 2     
	   2 Input    336 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 7     
	   2 Input     27 Bit        Muxes := 3     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 29    
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module reset_init_block 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 2     
+---Registers : 
	               27 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
Module ethernet_header_receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              336 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    336 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module ethernet_receiver 
Detailed RTL Component Info : 
+---Adders : 
	  10 Input     20 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
Module ethernet_head_reply_builder 
Detailed RTL Component Info : 
+---Registers : 
	              336 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    336 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module ethernet_icmp_checksum_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
Module ethernet_reply_transmitter 
Detailed RTL Component Info : 
+---Registers : 
	              384 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input    384 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 1     
Module ethernet_controller_axi_stream_bridge 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module status_led_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ethernet_controller_inst/ethernet_icmp_checksum_counter_inst/o_icmp_crc_r_reg[17]' (FDC) to 'ethernet_inst/ethernet_controller_inst/ethernet_icmp_checksum_counter_inst/o_icmp_crc_r_reg[20]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ethernet_controller_inst/ethernet_icmp_checksum_counter_inst/o_icmp_crc_r_reg[18]' (FDC) to 'ethernet_inst/ethernet_controller_inst/ethernet_icmp_checksum_counter_inst/o_icmp_crc_r_reg[20]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ethernet_controller_inst/ethernet_icmp_checksum_counter_inst/o_icmp_crc_r_reg[19]' (FDC) to 'ethernet_inst/ethernet_controller_inst/ethernet_icmp_checksum_counter_inst/o_icmp_crc_r_reg[20]'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ethernet_controller_inst/ethernet_icmp_checksum_counter_inst/o_icmp_crc_r_reg[20]' (FDC) to 'ethernet_inst/ethernet_controller_inst/ethernet_icmp_checksum_counter_inst/o_icmp_crc_ready_reg'
INFO: [Synth 8-3886] merging instance 'ethernet_inst/ethernet_controller_inst/ethernet_icmp_checksum_counter_inst/rx_axis_tlast_suspend_reg' (FDC) to 'ethernet_inst/ethernet_controller_inst/ethernet_reply_transmitter_inst/rx_axis_tlast_suspend_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ethernet_inst/\ethernet_controller_axi_stream_bridge_inst/o_tx_axis_tuser_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:01:12 . Memory (MB): peak = 1796.758 ; gain = 287.016
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:31 ; elapsed = 00:01:34 . Memory (MB): peak = 2353.930 ; gain = 844.188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:34 ; elapsed = 00:01:36 . Memory (MB): peak = 2366.527 ; gain = 856.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:38 ; elapsed = 00:01:40 . Memory (MB): peak = 2389.324 ; gain = 879.582
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:45 ; elapsed = 00:01:48 . Memory (MB): peak = 2394.863 ; gain = 885.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:45 ; elapsed = 00:01:48 . Memory (MB): peak = 2394.863 ; gain = 885.121
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:46 ; elapsed = 00:01:49 . Memory (MB): peak = 2394.863 ; gain = 885.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:46 ; elapsed = 00:01:49 . Memory (MB): peak = 2394.863 ; gain = 885.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:47 ; elapsed = 00:01:49 . Memory (MB): peak = 2394.863 ; gain = 885.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:47 ; elapsed = 00:01:49 . Memory (MB): peak = 2394.863 ; gain = 885.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------+----------+
|      |BlackBox name                       |Instances |
+------+------------------------------------+----------+
|1     |pll_74_25_clk                       |         1|
|2     |axi4_stream_sfp_ethernet_controller |         1|
|3     |fifo_72_72                          |         2|
|4     |fifo_ethernet_payload               |         1|
|5     |fifo_ethernet_payload_keep          |         1|
|6     |ila_ethernet                        |         1|
+------+------------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------+------+
|      |Cell                                |Count |
+------+------------------------------------+------+
|1     |axi4_stream_sfp_ethernet_controller |     1|
|2     |fifo_72_72                          |     1|
|3     |fifo_72_72__2                       |     1|
|4     |fifo_ethernet_payload               |     1|
|5     |fifo_ethernet_payload_keep          |     1|
|6     |ila_ethernet                        |     1|
|7     |pll_74_25_clk                       |     1|
|8     |CARRY8                              |    41|
|9     |LUT1                                |     5|
|10    |LUT2                                |   349|
|11    |LUT3                                |   560|
|12    |LUT4                                |   493|
|13    |LUT5                                |   176|
|14    |LUT6                                |    52|
|15    |FDCE                                |  1416|
|16    |FDRE                                |    64|
|17    |IBUF                                |    14|
|18    |IBUFGDS                             |     1|
|19    |OBUF                                |     9|
+------+------------------------------------+------+

Report Instance Areas: 
+------+-----------------------------------------------+--------------------------------------+------+
|      |Instance                                       |Module                                |Cells |
+------+-----------------------------------------------+--------------------------------------+------+
|1     |top                                            |                                      |  3668|
|2     |  clock_generator_inst                         |clock_generator                       |     4|
|3     |  reset_init_block_inst                        |reset_init_block                      |   110|
|4     |  ethernet_inst                                |ethernet                              |  3452|
|5     |    ethernet_controller_axi_stream_bridge_inst |ethernet_controller_axi_stream_bridge |   532|
|6     |    ethernet_controller_inst                   |ethernet_controller                   |  2671|
|7     |      ethernet_head_reply_builder_inst         |ethernet_head_reply_builder           |   353|
|8     |      ethernet_icmp_checksum_counter_inst      |ethernet_icmp_checksum_counter        |    26|
|9     |      ethernet_receiver_inst                   |ethernet_receiver                     |  1212|
|10    |        ethernet_header_receiver_inst          |ethernet_header_receiver              |  1144|
|11    |      ethernet_reply_transmitter_inst          |ethernet_reply_transmitter            |  1080|
|12    |  status_led_control_inst                      |status_led_control                    |    79|
+------+-----------------------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:47 ; elapsed = 00:01:49 . Memory (MB): peak = 2394.863 ; gain = 885.121
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 105 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:24 ; elapsed = 00:01:36 . Memory (MB): peak = 2394.863 ; gain = 754.059
Synthesis Optimization Complete : Time (s): cpu = 00:01:47 ; elapsed = 00:01:49 . Memory (MB): peak = 2394.863 ; gain = 885.121
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.155 . Memory (MB): peak = 2402.961 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2430.797 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 14 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
68 Infos, 112 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:59 ; elapsed = 00:02:03 . Memory (MB): peak = 2430.797 ; gain = 1907.652
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2430.797 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/programming/RLCBC_BROD/project/Ethernet10G.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 28 12:39:45 2024...
