// Seed: 2010340512
module module_0 (
    output id_0,
    input logic id_1,
    output logic id_2,
    input id_3,
    output logic id_4,
    input id_5,
    output id_6
);
  type_10(
      1, id_0[1], 1'b0, 1
  );
  assign id_6 = id_1;
endmodule
