####Verilog Testbench Simulation
	$dumpfile(filename.vcd)
	$dumpvar(0,modulename)
	This lines of code will be inside of initial begin... end block.

##Implementation
	andgatesimul.v //successfully simulated and gate
	
