[INF:CM0023] Creating log file ../../build/regression/FuncArgs/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<320> s<319> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<44> s<3> l<1:1> el<1:7>
n<dut> u<3> t<StringConst> p<44> s<43> l<1:8> el<1:11>
n<> u<4> t<PortDir_Inp> p<18> s<17> l<2:9> el<2:14>
n<> u<5> t<NetType_Wire> p<17> s<16> l<2:15> el<2:19>
n<3> u<6> t<IntConst> p<7> l<2:21> el<2:22>
n<> u<7> t<Primary_literal> p<8> c<6> l<2:21> el<2:22>
n<> u<8> t<Constant_primary> p<9> c<7> l<2:21> el<2:22>
n<> u<9> t<Constant_expression> p<14> c<8> s<13> l<2:21> el<2:22>
n<0> u<10> t<IntConst> p<11> l<2:23> el<2:24>
n<> u<11> t<Primary_literal> p<12> c<10> l<2:23> el<2:24>
n<> u<12> t<Constant_primary> p<13> c<11> l<2:23> el<2:24>
n<> u<13> t<Constant_expression> p<14> c<12> l<2:23> el<2:24>
n<> u<14> t<Constant_range> p<15> c<9> l<2:21> el<2:24>
n<> u<15> t<Packed_dimension> p<16> c<14> l<2:20> el<2:25>
n<> u<16> t<Data_type_or_implicit> p<17> c<15> l<2:20> el<2:25>
n<> u<17> t<Net_port_type> p<18> c<5> l<2:15> el<2:25>
n<> u<18> t<Net_port_header> p<20> c<4> s<19> l<2:9> el<2:25>
n<inp> u<19> t<StringConst> p<20> l<2:26> el<2:29>
n<> u<20> t<Ansi_port_declaration> p<43> c<18> s<37> l<2:9> el<2:29>
n<> u<21> t<PortDir_Out> p<35> s<34> l<3:9> el<3:15>
n<> u<22> t<NetType_Wire> p<34> s<33> l<3:16> el<3:20>
n<3> u<23> t<IntConst> p<24> l<3:22> el<3:23>
n<> u<24> t<Primary_literal> p<25> c<23> l<3:22> el<3:23>
n<> u<25> t<Constant_primary> p<26> c<24> l<3:22> el<3:23>
n<> u<26> t<Constant_expression> p<31> c<25> s<30> l<3:22> el<3:23>
n<0> u<27> t<IntConst> p<28> l<3:24> el<3:25>
n<> u<28> t<Primary_literal> p<29> c<27> l<3:24> el<3:25>
n<> u<29> t<Constant_primary> p<30> c<28> l<3:24> el<3:25>
n<> u<30> t<Constant_expression> p<31> c<29> l<3:24> el<3:25>
n<> u<31> t<Constant_range> p<32> c<26> l<3:22> el<3:25>
n<> u<32> t<Packed_dimension> p<33> c<31> l<3:21> el<3:26>
n<> u<33> t<Data_type_or_implicit> p<34> c<32> l<3:21> el<3:26>
n<> u<34> t<Net_port_type> p<35> c<22> l<3:16> el<3:26>
n<> u<35> t<Net_port_header> p<37> c<21> s<36> l<3:9> el<3:26>
n<out1> u<36> t<StringConst> p<37> l<3:27> el<3:31>
n<> u<37> t<Ansi_port_declaration> p<43> c<35> s<42> l<3:9> el<3:31>
n<> u<38> t<Data_type_or_implicit> p<39> l<3:33> el<3:33>
n<> u<39> t<Net_port_type> p<40> c<38> l<3:33> el<3:33>
n<> u<40> t<Net_port_header> p<42> c<39> s<41> l<3:33> el<3:33>
n<out2> u<41> t<StringConst> p<42> l<3:33> el<3:37>
n<> u<42> t<Ansi_port_declaration> p<43> c<40> l<3:33> el<3:37>
n<> u<43> t<List_of_port_declarations> p<44> c<20> l<1:11> el<4:2>
n<> u<44> t<Module_ansi_header> p<317> c<2> s<155> l<1:1> el<4:3>
n<> u<45> t<Lifetime_Automatic> p<150> s<149> l<5:18> el<5:27>
n<3> u<46> t<IntConst> p<47> l<5:29> el<5:30>
n<> u<47> t<Primary_literal> p<48> c<46> l<5:29> el<5:30>
n<> u<48> t<Constant_primary> p<49> c<47> l<5:29> el<5:30>
n<> u<49> t<Constant_expression> p<54> c<48> s<53> l<5:29> el<5:30>
n<0> u<50> t<IntConst> p<51> l<5:31> el<5:32>
n<> u<51> t<Primary_literal> p<52> c<50> l<5:31> el<5:32>
n<> u<52> t<Constant_primary> p<53> c<51> l<5:31> el<5:32>
n<> u<53> t<Constant_expression> p<54> c<52> l<5:31> el<5:32>
n<> u<54> t<Constant_range> p<55> c<49> l<5:29> el<5:32>
n<> u<55> t<Packed_dimension> p<56> c<54> l<5:28> el<5:33>
n<> u<56> t<Function_data_type_or_implicit> p<149> c<55> s<57> l<5:28> el<5:33>
n<pow_a> u<57> t<StringConst> p<149> s<74> l<5:34> el<5:39>
n<> u<58> t<TfPortDir_Inp> p<73> s<69> l<6:17> el<6:22>
n<3> u<59> t<IntConst> p<60> l<6:24> el<6:25>
n<> u<60> t<Primary_literal> p<61> c<59> l<6:24> el<6:25>
n<> u<61> t<Constant_primary> p<62> c<60> l<6:24> el<6:25>
n<> u<62> t<Constant_expression> p<67> c<61> s<66> l<6:24> el<6:25>
n<0> u<63> t<IntConst> p<64> l<6:26> el<6:27>
n<> u<64> t<Primary_literal> p<65> c<63> l<6:26> el<6:27>
n<> u<65> t<Constant_primary> p<66> c<64> l<6:26> el<6:27>
n<> u<66> t<Constant_expression> p<67> c<65> l<6:26> el<6:27>
n<> u<67> t<Constant_range> p<68> c<62> l<6:24> el<6:27>
n<> u<68> t<Packed_dimension> p<69> c<67> l<6:23> el<6:28>
n<> u<69> t<Data_type_or_implicit> p<73> c<68> s<72> l<6:23> el<6:28>
n<base> u<70> t<StringConst> p<72> s<71> l<6:29> el<6:33>
n<exp> u<71> t<StringConst> p<72> l<6:35> el<6:38>
n<> u<72> t<List_of_tf_variable_identifiers> p<73> c<70> l<6:29> el<6:38>
n<> u<73> t<Tf_port_declaration> p<74> c<58> l<6:17> el<6:39>
n<> u<74> t<Tf_item_declaration> p<149> c<73> s<147> l<6:17> el<6:39>
n<pow_a> u<75> t<StringConst> p<76> l<8:25> el<8:30>
n<> u<76> t<Ps_or_hierarchical_identifier> p<79> c<75> s<78> l<8:25> el<8:30>
n<> u<77> t<Bit_select> p<78> l<8:31> el<8:31>
n<> u<78> t<Select> p<79> c<77> l<8:31> el<8:31>
n<> u<79> t<Variable_lvalue> p<85> c<76> s<80> l<8:25> el<8:30>
n<> u<80> t<AssignOp_Assign> p<85> s<84> l<8:31> el<8:32>
n<1> u<81> t<IntConst> p<82> l<8:33> el<8:34>
n<> u<82> t<Primary_literal> p<83> c<81> l<8:33> el<8:34>
n<> u<83> t<Primary> p<84> c<82> l<8:33> el<8:34>
n<> u<84> t<Expression> p<85> c<83> l<8:33> el<8:34>
n<> u<85> t<Operator_assignment> p<86> c<79> l<8:25> el<8:34>
n<> u<86> t<Blocking_assignment> p<87> c<85> l<8:25> el<8:34>
n<> u<87> t<Statement_item> p<88> c<86> l<8:25> el<8:35>
n<> u<88> t<Statement> p<89> c<87> l<8:25> el<8:35>
n<> u<89> t<Statement_or_null> p<144> c<88> s<142> l<8:25> el<8:35>
n<exp> u<90> t<StringConst> p<91> l<9:29> el<9:32>
n<> u<91> t<Primary_literal> p<92> c<90> l<9:29> el<9:32>
n<> u<92> t<Primary> p<93> c<91> l<9:29> el<9:32>
n<> u<93> t<Expression> p<99> c<92> s<98> l<9:29> el<9:32>
n<0> u<94> t<IntConst> p<95> l<9:35> el<9:36>
n<> u<95> t<Primary_literal> p<96> c<94> l<9:35> el<9:36>
n<> u<96> t<Primary> p<97> c<95> l<9:35> el<9:36>
n<> u<97> t<Expression> p<99> c<96> l<9:35> el<9:36>
n<> u<98> t<BinOp_Great> p<99> s<97> l<9:33> el<9:34>
n<> u<99> t<Expression> p<100> c<93> l<9:29> el<9:36>
n<> u<100> t<Expression_or_cond_pattern> p<101> c<99> l<9:29> el<9:36>
n<> u<101> t<Cond_predicate> p<139> c<100> s<138> l<9:29> el<9:36>
n<pow_a> u<102> t<StringConst> p<103> l<10:33> el<10:38>
n<> u<103> t<Ps_or_hierarchical_identifier> p<106> c<102> s<105> l<10:33> el<10:38>
n<> u<104> t<Bit_select> p<105> l<10:39> el<10:39>
n<> u<105> t<Select> p<106> c<104> l<10:39> el<10:39>
n<> u<106> t<Variable_lvalue> p<134> c<103> s<107> l<10:33> el<10:38>
n<> u<107> t<AssignOp_Assign> p<134> s<133> l<10:39> el<10:40>
n<base> u<108> t<StringConst> p<109> l<10:41> el<10:45>
n<> u<109> t<Primary_literal> p<110> c<108> l<10:41> el<10:45>
n<> u<110> t<Primary> p<111> c<109> l<10:41> el<10:45>
n<> u<111> t<Expression> p<133> c<110> s<132> l<10:41> el<10:45>
n<pow_a> u<112> t<StringConst> p<129> s<128> l<10:48> el<10:53>
n<base> u<113> t<StringConst> p<114> l<10:54> el<10:58>
n<> u<114> t<Primary_literal> p<115> c<113> l<10:54> el<10:58>
n<> u<115> t<Primary> p<116> c<114> l<10:54> el<10:58>
n<> u<116> t<Expression> p<128> c<115> s<127> l<10:54> el<10:58>
n<exp> u<117> t<StringConst> p<118> l<10:60> el<10:63>
n<> u<118> t<Primary_literal> p<119> c<117> l<10:60> el<10:63>
n<> u<119> t<Primary> p<120> c<118> l<10:60> el<10:63>
n<> u<120> t<Expression> p<126> c<119> s<125> l<10:60> el<10:63>
n<1> u<121> t<IntConst> p<122> l<10:66> el<10:67>
n<> u<122> t<Primary_literal> p<123> c<121> l<10:66> el<10:67>
n<> u<123> t<Primary> p<124> c<122> l<10:66> el<10:67>
n<> u<124> t<Expression> p<126> c<123> l<10:66> el<10:67>
n<> u<125> t<BinOp_Minus> p<126> s<124> l<10:64> el<10:65>
n<> u<126> t<Expression> p<127> c<120> l<10:60> el<10:67>
n<> u<127> t<Argument> p<128> c<126> l<10:60> el<10:67>
n<> u<128> t<List_of_arguments> p<129> c<116> l<10:54> el<10:67>
n<> u<129> t<Complex_func_call> p<130> c<112> l<10:48> el<10:68>
n<> u<130> t<Primary> p<131> c<129> l<10:48> el<10:68>
n<> u<131> t<Expression> p<133> c<130> l<10:48> el<10:68>
n<> u<132> t<BinOp_Mult> p<133> s<131> l<10:46> el<10:47>
n<> u<133> t<Expression> p<134> c<111> l<10:41> el<10:68>
n<> u<134> t<Operator_assignment> p<135> c<106> l<10:33> el<10:68>
n<> u<135> t<Blocking_assignment> p<136> c<134> l<10:33> el<10:68>
n<> u<136> t<Statement_item> p<137> c<135> l<10:33> el<10:69>
n<> u<137> t<Statement> p<138> c<136> l<10:33> el<10:69>
n<> u<138> t<Statement_or_null> p<139> c<137> l<10:33> el<10:69>
n<> u<139> t<Conditional_statement> p<140> c<101> l<9:25> el<10:69>
n<> u<140> t<Statement_item> p<141> c<139> l<9:25> el<10:69>
n<> u<141> t<Statement> p<142> c<140> l<9:25> el<10:69>
n<> u<142> t<Statement_or_null> p<144> c<141> s<143> l<9:25> el<10:69>
n<> u<143> t<End> p<144> l<11:17> el<11:20>
n<> u<144> t<Seq_block> p<145> c<89> l<7:17> el<11:20>
n<> u<145> t<Statement_item> p<146> c<144> l<7:17> el<11:20>
n<> u<146> t<Statement> p<147> c<145> l<7:17> el<11:20>
n<> u<147> t<Function_statement_or_null> p<149> c<146> s<148> l<7:17> el<11:20>
n<> u<148> t<Endfunction> p<149> l<12:9> el<12:20>
n<> u<149> t<Function_body_declaration> p<150> c<56> l<5:28> el<12:20>
n<> u<150> t<Function_declaration> p<151> c<45> l<5:9> el<12:20>
n<> u<151> t<Package_or_generate_item_declaration> p<152> c<150> l<5:9> el<12:20>
n<> u<152> t<Module_or_generate_item_declaration> p<153> c<151> l<5:9> el<12:20>
n<> u<153> t<Module_common_item> p<154> c<152> l<5:9> el<12:20>
n<> u<154> t<Module_or_generate_item> p<155> c<153> l<5:9> el<12:20>
n<> u<155> t<Non_port_module_item> p<317> c<154> s<266> l<5:9> el<12:20>
n<> u<156> t<Lifetime_Automatic> p<261> s<260> l<14:18> el<14:27>
n<3> u<157> t<IntConst> p<158> l<14:29> el<14:30>
n<> u<158> t<Primary_literal> p<159> c<157> l<14:29> el<14:30>
n<> u<159> t<Constant_primary> p<160> c<158> l<14:29> el<14:30>
n<> u<160> t<Constant_expression> p<165> c<159> s<164> l<14:29> el<14:30>
n<0> u<161> t<IntConst> p<162> l<14:31> el<14:32>
n<> u<162> t<Primary_literal> p<163> c<161> l<14:31> el<14:32>
n<> u<163> t<Constant_primary> p<164> c<162> l<14:31> el<14:32>
n<> u<164> t<Constant_expression> p<165> c<163> l<14:31> el<14:32>
n<> u<165> t<Constant_range> p<166> c<160> l<14:29> el<14:32>
n<> u<166> t<Packed_dimension> p<167> c<165> l<14:28> el<14:33>
n<> u<167> t<Function_data_type_or_implicit> p<260> c<166> s<168> l<14:28> el<14:33>
n<pow_b> u<168> t<StringConst> p<260> s<185> l<14:34> el<14:39>
n<> u<169> t<TfPortDir_Inp> p<184> s<180> l<15:17> el<15:22>
n<3> u<170> t<IntConst> p<171> l<15:24> el<15:25>
n<> u<171> t<Primary_literal> p<172> c<170> l<15:24> el<15:25>
n<> u<172> t<Constant_primary> p<173> c<171> l<15:24> el<15:25>
n<> u<173> t<Constant_expression> p<178> c<172> s<177> l<15:24> el<15:25>
n<0> u<174> t<IntConst> p<175> l<15:26> el<15:27>
n<> u<175> t<Primary_literal> p<176> c<174> l<15:26> el<15:27>
n<> u<176> t<Constant_primary> p<177> c<175> l<15:26> el<15:27>
n<> u<177> t<Constant_expression> p<178> c<176> l<15:26> el<15:27>
n<> u<178> t<Constant_range> p<179> c<173> l<15:24> el<15:27>
n<> u<179> t<Packed_dimension> p<180> c<178> l<15:23> el<15:28>
n<> u<180> t<Data_type_or_implicit> p<184> c<179> s<183> l<15:23> el<15:28>
n<base> u<181> t<StringConst> p<183> s<182> l<15:29> el<15:33>
n<exp> u<182> t<StringConst> p<183> l<15:35> el<15:38>
n<> u<183> t<List_of_tf_variable_identifiers> p<184> c<181> l<15:29> el<15:38>
n<> u<184> t<Tf_port_declaration> p<185> c<169> l<15:17> el<15:39>
n<> u<185> t<Tf_item_declaration> p<260> c<184> s<258> l<15:17> el<15:39>
n<pow_b> u<186> t<StringConst> p<187> l<17:25> el<17:30>
n<> u<187> t<Ps_or_hierarchical_identifier> p<190> c<186> s<189> l<17:25> el<17:30>
n<> u<188> t<Bit_select> p<189> l<17:31> el<17:31>
n<> u<189> t<Select> p<190> c<188> l<17:31> el<17:31>
n<> u<190> t<Variable_lvalue> p<196> c<187> s<191> l<17:25> el<17:30>
n<> u<191> t<AssignOp_Assign> p<196> s<195> l<17:31> el<17:32>
n<1> u<192> t<IntConst> p<193> l<17:33> el<17:34>
n<> u<193> t<Primary_literal> p<194> c<192> l<17:33> el<17:34>
n<> u<194> t<Primary> p<195> c<193> l<17:33> el<17:34>
n<> u<195> t<Expression> p<196> c<194> l<17:33> el<17:34>
n<> u<196> t<Operator_assignment> p<197> c<190> l<17:25> el<17:34>
n<> u<197> t<Blocking_assignment> p<198> c<196> l<17:25> el<17:34>
n<> u<198> t<Statement_item> p<199> c<197> l<17:25> el<17:35>
n<> u<199> t<Statement> p<200> c<198> l<17:25> el<17:35>
n<> u<200> t<Statement_or_null> p<255> c<199> s<253> l<17:25> el<17:35>
n<exp> u<201> t<StringConst> p<202> l<18:29> el<18:32>
n<> u<202> t<Primary_literal> p<203> c<201> l<18:29> el<18:32>
n<> u<203> t<Primary> p<204> c<202> l<18:29> el<18:32>
n<> u<204> t<Expression> p<210> c<203> s<209> l<18:29> el<18:32>
n<0> u<205> t<IntConst> p<206> l<18:35> el<18:36>
n<> u<206> t<Primary_literal> p<207> c<205> l<18:35> el<18:36>
n<> u<207> t<Primary> p<208> c<206> l<18:35> el<18:36>
n<> u<208> t<Expression> p<210> c<207> l<18:35> el<18:36>
n<> u<209> t<BinOp_Great> p<210> s<208> l<18:33> el<18:34>
n<> u<210> t<Expression> p<211> c<204> l<18:29> el<18:36>
n<> u<211> t<Expression_or_cond_pattern> p<212> c<210> l<18:29> el<18:36>
n<> u<212> t<Cond_predicate> p<250> c<211> s<249> l<18:29> el<18:36>
n<pow_b> u<213> t<StringConst> p<214> l<19:33> el<19:38>
n<> u<214> t<Ps_or_hierarchical_identifier> p<217> c<213> s<216> l<19:33> el<19:38>
n<> u<215> t<Bit_select> p<216> l<19:39> el<19:39>
n<> u<216> t<Select> p<217> c<215> l<19:39> el<19:39>
n<> u<217> t<Variable_lvalue> p<245> c<214> s<218> l<19:33> el<19:38>
n<> u<218> t<AssignOp_Assign> p<245> s<244> l<19:39> el<19:40>
n<base> u<219> t<StringConst> p<220> l<19:41> el<19:45>
n<> u<220> t<Primary_literal> p<221> c<219> l<19:41> el<19:45>
n<> u<221> t<Primary> p<222> c<220> l<19:41> el<19:45>
n<> u<222> t<Expression> p<244> c<221> s<243> l<19:41> el<19:45>
n<pow_b> u<223> t<StringConst> p<240> s<239> l<19:48> el<19:53>
n<base> u<224> t<StringConst> p<225> l<19:54> el<19:58>
n<> u<225> t<Primary_literal> p<226> c<224> l<19:54> el<19:58>
n<> u<226> t<Primary> p<227> c<225> l<19:54> el<19:58>
n<> u<227> t<Expression> p<239> c<226> s<238> l<19:54> el<19:58>
n<exp> u<228> t<StringConst> p<229> l<19:60> el<19:63>
n<> u<229> t<Primary_literal> p<230> c<228> l<19:60> el<19:63>
n<> u<230> t<Primary> p<231> c<229> l<19:60> el<19:63>
n<> u<231> t<Expression> p<237> c<230> s<236> l<19:60> el<19:63>
n<1> u<232> t<IntConst> p<233> l<19:66> el<19:67>
n<> u<233> t<Primary_literal> p<234> c<232> l<19:66> el<19:67>
n<> u<234> t<Primary> p<235> c<233> l<19:66> el<19:67>
n<> u<235> t<Expression> p<237> c<234> l<19:66> el<19:67>
n<> u<236> t<BinOp_Minus> p<237> s<235> l<19:64> el<19:65>
n<> u<237> t<Expression> p<238> c<231> l<19:60> el<19:67>
n<> u<238> t<Argument> p<239> c<237> l<19:60> el<19:67>
n<> u<239> t<List_of_arguments> p<240> c<227> l<19:54> el<19:67>
n<> u<240> t<Complex_func_call> p<241> c<223> l<19:48> el<19:68>
n<> u<241> t<Primary> p<242> c<240> l<19:48> el<19:68>
n<> u<242> t<Expression> p<244> c<241> l<19:48> el<19:68>
n<> u<243> t<BinOp_Mult> p<244> s<242> l<19:46> el<19:47>
n<> u<244> t<Expression> p<245> c<222> l<19:41> el<19:68>
n<> u<245> t<Operator_assignment> p<246> c<217> l<19:33> el<19:68>
n<> u<246> t<Blocking_assignment> p<247> c<245> l<19:33> el<19:68>
n<> u<247> t<Statement_item> p<248> c<246> l<19:33> el<19:69>
n<> u<248> t<Statement> p<249> c<247> l<19:33> el<19:69>
n<> u<249> t<Statement_or_null> p<250> c<248> l<19:33> el<19:69>
n<> u<250> t<Conditional_statement> p<251> c<212> l<18:25> el<19:69>
n<> u<251> t<Statement_item> p<252> c<250> l<18:25> el<19:69>
n<> u<252> t<Statement> p<253> c<251> l<18:25> el<19:69>
n<> u<253> t<Statement_or_null> p<255> c<252> s<254> l<18:25> el<19:69>
n<> u<254> t<End> p<255> l<20:17> el<20:20>
n<> u<255> t<Seq_block> p<256> c<200> l<16:17> el<20:20>
n<> u<256> t<Statement_item> p<257> c<255> l<16:17> el<20:20>
n<> u<257> t<Statement> p<258> c<256> l<16:17> el<20:20>
n<> u<258> t<Function_statement_or_null> p<260> c<257> s<259> l<16:17> el<20:20>
n<> u<259> t<Endfunction> p<260> l<21:9> el<21:20>
n<> u<260> t<Function_body_declaration> p<261> c<167> l<14:28> el<21:20>
n<> u<261> t<Function_declaration> p<262> c<156> l<14:9> el<21:20>
n<> u<262> t<Package_or_generate_item_declaration> p<263> c<261> l<14:9> el<21:20>
n<> u<263> t<Module_or_generate_item_declaration> p<264> c<262> l<14:9> el<21:20>
n<> u<264> t<Module_common_item> p<265> c<263> l<14:9> el<21:20>
n<> u<265> t<Module_or_generate_item> p<266> c<264> l<14:9> el<21:20>
n<> u<266> t<Non_port_module_item> p<317> c<265> s<291> l<14:9> el<21:20>
n<out1> u<267> t<StringConst> p<268> l<23:16> el<23:20>
n<> u<268> t<Ps_or_hierarchical_identifier> p<271> c<267> s<270> l<23:16> el<23:20>
n<> u<269> t<Constant_bit_select> p<270> l<23:21> el<23:21>
n<> u<270> t<Constant_select> p<271> c<269> l<23:21> el<23:21>
n<> u<271> t<Net_lvalue> p<286> c<268> s<285> l<23:16> el<23:20>
n<pow_a> u<272> t<StringConst> p<283> s<282> l<23:23> el<23:28>
n<inp> u<273> t<StringConst> p<274> l<23:29> el<23:32>
n<> u<274> t<Primary_literal> p<275> c<273> l<23:29> el<23:32>
n<> u<275> t<Primary> p<276> c<274> l<23:29> el<23:32>
n<> u<276> t<Expression> p<282> c<275> s<281> l<23:29> el<23:32>
n<3> u<277> t<IntConst> p<278> l<23:34> el<23:35>
n<> u<278> t<Primary_literal> p<279> c<277> l<23:34> el<23:35>
n<> u<279> t<Primary> p<280> c<278> l<23:34> el<23:35>
n<> u<280> t<Expression> p<281> c<279> l<23:34> el<23:35>
n<> u<281> t<Argument> p<282> c<280> l<23:34> el<23:35>
n<> u<282> t<List_of_arguments> p<283> c<276> l<23:29> el<23:35>
n<> u<283> t<Complex_func_call> p<284> c<272> l<23:23> el<23:36>
n<> u<284> t<Primary> p<285> c<283> l<23:23> el<23:36>
n<> u<285> t<Expression> p<286> c<284> l<23:23> el<23:36>
n<> u<286> t<Net_assignment> p<287> c<271> l<23:16> el<23:36>
n<> u<287> t<List_of_net_assignments> p<288> c<286> l<23:16> el<23:36>
n<> u<288> t<Continuous_assign> p<289> c<287> l<23:9> el<23:37>
n<> u<289> t<Module_common_item> p<290> c<288> l<23:9> el<23:37>
n<> u<290> t<Module_or_generate_item> p<291> c<289> l<23:9> el<23:37>
n<> u<291> t<Non_port_module_item> p<317> c<290> s<316> l<23:9> el<23:37>
n<out2> u<292> t<StringConst> p<293> l<24:16> el<24:20>
n<> u<293> t<Ps_or_hierarchical_identifier> p<296> c<292> s<295> l<24:16> el<24:20>
n<> u<294> t<Constant_bit_select> p<295> l<24:21> el<24:21>
n<> u<295> t<Constant_select> p<296> c<294> l<24:21> el<24:21>
n<> u<296> t<Net_lvalue> p<311> c<293> s<310> l<24:16> el<24:20>
n<pow_b> u<297> t<StringConst> p<308> s<307> l<24:23> el<24:28>
n<2> u<298> t<IntConst> p<299> l<24:29> el<24:30>
n<> u<299> t<Primary_literal> p<300> c<298> l<24:29> el<24:30>
n<> u<300> t<Primary> p<301> c<299> l<24:29> el<24:30>
n<> u<301> t<Expression> p<307> c<300> s<306> l<24:29> el<24:30>
n<2> u<302> t<IntConst> p<303> l<24:32> el<24:33>
n<> u<303> t<Primary_literal> p<304> c<302> l<24:32> el<24:33>
n<> u<304> t<Primary> p<305> c<303> l<24:32> el<24:33>
n<> u<305> t<Expression> p<306> c<304> l<24:32> el<24:33>
n<> u<306> t<Argument> p<307> c<305> l<24:32> el<24:33>
n<> u<307> t<List_of_arguments> p<308> c<301> l<24:29> el<24:33>
n<> u<308> t<Complex_func_call> p<309> c<297> l<24:23> el<24:34>
n<> u<309> t<Primary> p<310> c<308> l<24:23> el<24:34>
n<> u<310> t<Expression> p<311> c<309> l<24:23> el<24:34>
n<> u<311> t<Net_assignment> p<312> c<296> l<24:16> el<24:34>
n<> u<312> t<List_of_net_assignments> p<313> c<311> l<24:16> el<24:34>
n<> u<313> t<Continuous_assign> p<314> c<312> l<24:9> el<24:35>
n<> u<314> t<Module_common_item> p<315> c<313> l<24:9> el<24:35>
n<> u<315> t<Module_or_generate_item> p<316> c<314> l<24:9> el<24:35>
n<> u<316> t<Non_port_module_item> p<317> c<315> l<24:9> el<24:35>
n<> u<317> t<Module_declaration> p<318> c<44> l<1:1> el<25:10>
n<> u<318> t<Description> p<319> c<317> l<1:1> el<25:10>
n<> u<319> t<Source_text> p<320> c<318> l<1:1> el<25:10>
n<> u<320> t<Top_level_rule> c<1> l<1:1> el<26:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@dut".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/FuncArgs/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/FuncArgs/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/FuncArgs/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@dut)
|vpiElaborated:1
|vpiName:work@dut
|uhdmallModules:
\_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:25:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@dut
  |vpiDefName:work@dut
  |vpiTaskFunc:
  \_function: (work@dut.pow_a), line:5:9, endln:12:20
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:25:10
    |vpiName:pow_a
    |vpiFullName:work@dut.pow_a
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_logic_var: , line:5:28, endln:5:33
      |vpiTypespec:
      \_logic_typespec: , line:5:28, endln:5:33
        |vpiRange:
        \_range: , line:5:28, endln:5:33
          |vpiLeftRange:
          \_constant: , line:5:29, endln:5:30
            |vpiParent:
            \_range: , line:5:28, endln:5:33
            |vpiDecompile:3
            |vpiSize:64
            |UINT:3
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:5:31, endln:5:32
            |vpiParent:
            \_range: , line:5:28, endln:5:33
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:25:10
    |vpiIODecl:
    \_io_decl: (base), line:6:29, endln:6:33
      |vpiParent:
      \_function: (work@dut.pow_a), line:5:9, endln:12:20
      |vpiDirection:1
      |vpiName:base
      |vpiTypedef:
      \_packed_array_typespec: , line:6:23, endln:6:28
        |vpiRange:
        \_range: , line:6:23, endln:6:28
          |vpiParent:
          \_function: (work@dut.pow_a), line:5:9, endln:12:20
          |vpiLeftRange:
          \_constant: , line:6:24, endln:6:25
            |vpiParent:
            \_range: , line:6:23, endln:6:28
            |vpiDecompile:3
            |vpiSize:64
            |UINT:3
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:6:26, endln:6:27
            |vpiParent:
            \_range: , line:6:23, endln:6:28
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiIndexTypespec:
        \_int_typespec: 
    |vpiIODecl:
    \_io_decl: (exp), line:6:35, endln:6:38
      |vpiParent:
      \_function: (work@dut.pow_a), line:5:9, endln:12:20
      |vpiDirection:1
      |vpiName:exp
      |vpiTypedef:
      \_packed_array_typespec: , line:6:23, endln:6:28
    |vpiStmt:
    \_begin: (work@dut.pow_a), line:7:17, endln:11:20
      |vpiParent:
      \_function: (work@dut.pow_a), line:5:9, endln:12:20
      |vpiFullName:work@dut.pow_a
      |vpiStmt:
      \_assignment: , line:8:25, endln:8:34
        |vpiParent:
        \_begin: (work@dut.pow_a), line:7:17, endln:11:20
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:8:33, endln:8:34
          |vpiParent:
          \_assignment: , line:8:25, endln:8:34
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@dut.pow_a.pow_a), line:8:25, endln:8:30
          |vpiParent:
          \_begin: (work@dut.pow_a), line:7:17, endln:11:20
          |vpiName:pow_a
          |vpiFullName:work@dut.pow_a.pow_a
          |vpiActual:
          \_logic_var: (pow_a), line:5:28, endln:5:33
            |vpiTypespec:
            \_logic_typespec: , line:5:28, endln:5:33
              |vpiParent:
              \_logic_var: (pow_a), line:5:28, endln:5:33
              |vpiRange:
              \_range: , line:5:28, endln:5:33
                |vpiParent:
                \_logic_typespec: , line:5:28, endln:5:33
                |vpiLeftRange:
                \_constant: , line:5:29, endln:5:30
                  |vpiParent:
                  \_range: , line:5:28, endln:5:33
                  |vpiDecompile:3
                  |vpiSize:64
                  |UINT:3
                  |vpiConstType:9
                |vpiRightRange:
                \_constant: , line:5:31, endln:5:32
                  |vpiParent:
                  \_range: , line:5:28, endln:5:33
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
            |vpiName:pow_a
      |vpiStmt:
      \_if_stmt: , line:9:25, endln:10:69
        |vpiParent:
        \_begin: (work@dut.pow_a), line:7:17, endln:11:20
        |vpiCondition:
        \_operation: , line:9:29, endln:9:36
          |vpiParent:
          \_if_stmt: , line:9:25, endln:10:69
          |vpiOpType:18
          |vpiOperand:
          \_ref_obj: (work@dut.pow_a.exp), line:9:29, endln:9:32
            |vpiParent:
            \_begin: (work@dut.pow_a), line:7:17, endln:11:20
            |vpiName:exp
            |vpiFullName:work@dut.pow_a.exp
            |vpiActual:
            \_io_decl: (exp), line:6:35, endln:6:38
          |vpiOperand:
          \_constant: , line:9:35, endln:9:36
            |vpiParent:
            \_operation: , line:9:29, endln:9:36
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiStmt:
        \_assignment: , line:10:33, endln:10:68
          |vpiParent:
          \_if_stmt: , line:9:25, endln:10:69
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_operation: , line:10:41, endln:10:68
            |vpiParent:
            \_if_stmt: , line:9:25, endln:10:69
            |vpiOpType:25
            |vpiOperand:
            \_ref_obj: (work@dut.pow_a.base), line:10:41, endln:10:45
              |vpiParent:
              \_if_stmt: , line:9:25, endln:10:69
              |vpiName:base
              |vpiFullName:work@dut.pow_a.base
              |vpiActual:
              \_io_decl: (base), line:6:29, endln:6:33
            |vpiOperand:
            \_func_call: (pow_a), line:10:48, endln:10:68
              |vpiParent:
              \_operation: , line:10:41, endln:10:68
              |vpiArgument:
              \_ref_obj: (work@dut.pow_a.base), line:10:54, endln:10:58
                |vpiParent:
                \_func_call: (pow_a), line:10:48, endln:10:68
                |vpiName:base
                |vpiFullName:work@dut.pow_a.base
                |vpiActual:
                \_io_decl: (base), line:6:29, endln:6:33
              |vpiArgument:
              \_operation: , line:10:60, endln:10:67
                |vpiParent:
                \_func_call: (pow_a), line:10:48, endln:10:68
                |vpiOpType:11
                |vpiOperand:
                \_ref_obj: (work@dut.pow_a.exp), line:10:60, endln:10:63
                  |vpiParent:
                  \_func_call: (pow_a), line:10:48, endln:10:68
                  |vpiName:exp
                  |vpiFullName:work@dut.pow_a.exp
                  |vpiActual:
                  \_io_decl: (exp), line:6:35, endln:6:38
                |vpiOperand:
                \_constant: , line:10:66, endln:10:67
                  |vpiParent:
                  \_operation: , line:10:60, endln:10:67
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
              |vpiName:pow_a
              |vpiFunction:
              \_function: (work@dut.pow_a), line:5:9, endln:12:20
          |vpiLhs:
          \_ref_obj: (work@dut.pow_a.pow_a), line:10:33, endln:10:38
            |vpiParent:
            \_if_stmt: , line:9:25, endln:10:69
            |vpiName:pow_a
            |vpiFullName:work@dut.pow_a.pow_a
            |vpiActual:
            \_logic_var: (pow_a), line:5:28, endln:5:33
              |vpiTypespec:
              \_logic_typespec: , line:5:28, endln:5:33
                |vpiParent:
                \_logic_var: (pow_a), line:5:28, endln:5:33
                |vpiRange:
                \_range: , line:5:28, endln:5:33
                  |vpiParent:
                  \_logic_typespec: , line:5:28, endln:5:33
                  |vpiLeftRange:
                  \_constant: , line:5:29, endln:5:30
                    |vpiParent:
                    \_range: , line:5:28, endln:5:33
                    |vpiDecompile:3
                    |vpiSize:64
                    |UINT:3
                    |vpiConstType:9
                  |vpiRightRange:
                  \_constant: , line:5:31, endln:5:32
                    |vpiParent:
                    \_range: , line:5:28, endln:5:33
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
              |vpiName:pow_a
    |vpiInstance:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:25:10
  |vpiTaskFunc:
  \_function: (work@dut.pow_b), line:14:9, endln:21:20
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:25:10
    |vpiName:pow_b
    |vpiFullName:work@dut.pow_b
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_logic_var: , line:14:28, endln:14:33
      |vpiTypespec:
      \_logic_typespec: , line:14:28, endln:14:33
        |vpiRange:
        \_range: , line:14:28, endln:14:33
          |vpiLeftRange:
          \_constant: , line:14:29, endln:14:30
            |vpiParent:
            \_range: , line:14:28, endln:14:33
            |vpiDecompile:3
            |vpiSize:64
            |UINT:3
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:14:31, endln:14:32
            |vpiParent:
            \_range: , line:14:28, endln:14:33
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:25:10
    |vpiIODecl:
    \_io_decl: (base), line:15:29, endln:15:33
      |vpiParent:
      \_function: (work@dut.pow_b), line:14:9, endln:21:20
      |vpiDirection:1
      |vpiName:base
      |vpiTypedef:
      \_packed_array_typespec: , line:15:23, endln:15:28
        |vpiRange:
        \_range: , line:15:23, endln:15:28
          |vpiParent:
          \_function: (work@dut.pow_b), line:14:9, endln:21:20
          |vpiLeftRange:
          \_constant: , line:15:24, endln:15:25
            |vpiParent:
            \_range: , line:15:23, endln:15:28
            |vpiDecompile:3
            |vpiSize:64
            |UINT:3
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:15:26, endln:15:27
            |vpiParent:
            \_range: , line:15:23, endln:15:28
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiIndexTypespec:
        \_int_typespec: 
    |vpiIODecl:
    \_io_decl: (exp), line:15:35, endln:15:38
      |vpiParent:
      \_function: (work@dut.pow_b), line:14:9, endln:21:20
      |vpiDirection:1
      |vpiName:exp
      |vpiTypedef:
      \_packed_array_typespec: , line:15:23, endln:15:28
    |vpiStmt:
    \_begin: (work@dut.pow_b), line:16:17, endln:20:20
      |vpiParent:
      \_function: (work@dut.pow_b), line:14:9, endln:21:20
      |vpiFullName:work@dut.pow_b
      |vpiStmt:
      \_assignment: , line:17:25, endln:17:34
        |vpiParent:
        \_begin: (work@dut.pow_b), line:16:17, endln:20:20
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:17:33, endln:17:34
          |vpiParent:
          \_assignment: , line:17:25, endln:17:34
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@dut.pow_b.pow_b), line:17:25, endln:17:30
          |vpiParent:
          \_begin: (work@dut.pow_b), line:16:17, endln:20:20
          |vpiName:pow_b
          |vpiFullName:work@dut.pow_b.pow_b
          |vpiActual:
          \_logic_var: (pow_b), line:14:28, endln:14:33
            |vpiTypespec:
            \_logic_typespec: , line:14:28, endln:14:33
              |vpiParent:
              \_logic_var: (pow_b), line:14:28, endln:14:33
              |vpiRange:
              \_range: , line:14:28, endln:14:33
                |vpiParent:
                \_logic_typespec: , line:14:28, endln:14:33
                |vpiLeftRange:
                \_constant: , line:14:29, endln:14:30
                  |vpiParent:
                  \_range: , line:14:28, endln:14:33
                  |vpiDecompile:3
                  |vpiSize:64
                  |UINT:3
                  |vpiConstType:9
                |vpiRightRange:
                \_constant: , line:14:31, endln:14:32
                  |vpiParent:
                  \_range: , line:14:28, endln:14:33
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
            |vpiName:pow_b
      |vpiStmt:
      \_if_stmt: , line:18:25, endln:19:69
        |vpiParent:
        \_begin: (work@dut.pow_b), line:16:17, endln:20:20
        |vpiCondition:
        \_operation: , line:18:29, endln:18:36
          |vpiParent:
          \_if_stmt: , line:18:25, endln:19:69
          |vpiOpType:18
          |vpiOperand:
          \_ref_obj: (work@dut.pow_b.exp), line:18:29, endln:18:32
            |vpiParent:
            \_begin: (work@dut.pow_b), line:16:17, endln:20:20
            |vpiName:exp
            |vpiFullName:work@dut.pow_b.exp
            |vpiActual:
            \_io_decl: (exp), line:15:35, endln:15:38
          |vpiOperand:
          \_constant: , line:18:35, endln:18:36
            |vpiParent:
            \_operation: , line:18:29, endln:18:36
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiStmt:
        \_assignment: , line:19:33, endln:19:68
          |vpiParent:
          \_if_stmt: , line:18:25, endln:19:69
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_operation: , line:19:41, endln:19:68
            |vpiParent:
            \_if_stmt: , line:18:25, endln:19:69
            |vpiOpType:25
            |vpiOperand:
            \_ref_obj: (work@dut.pow_b.base), line:19:41, endln:19:45
              |vpiParent:
              \_if_stmt: , line:18:25, endln:19:69
              |vpiName:base
              |vpiFullName:work@dut.pow_b.base
              |vpiActual:
              \_io_decl: (base), line:15:29, endln:15:33
            |vpiOperand:
            \_func_call: (pow_b), line:19:48, endln:19:68
              |vpiParent:
              \_operation: , line:19:41, endln:19:68
              |vpiArgument:
              \_ref_obj: (work@dut.pow_b.base), line:19:54, endln:19:58
                |vpiParent:
                \_func_call: (pow_b), line:19:48, endln:19:68
                |vpiName:base
                |vpiFullName:work@dut.pow_b.base
                |vpiActual:
                \_io_decl: (base), line:15:29, endln:15:33
              |vpiArgument:
              \_operation: , line:19:60, endln:19:67
                |vpiParent:
                \_func_call: (pow_b), line:19:48, endln:19:68
                |vpiOpType:11
                |vpiOperand:
                \_ref_obj: (work@dut.pow_b.exp), line:19:60, endln:19:63
                  |vpiParent:
                  \_func_call: (pow_b), line:19:48, endln:19:68
                  |vpiName:exp
                  |vpiFullName:work@dut.pow_b.exp
                  |vpiActual:
                  \_io_decl: (exp), line:15:35, endln:15:38
                |vpiOperand:
                \_constant: , line:19:66, endln:19:67
                  |vpiParent:
                  \_operation: , line:19:60, endln:19:67
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
              |vpiName:pow_b
              |vpiFunction:
              \_function: (work@dut.pow_b), line:14:9, endln:21:20
          |vpiLhs:
          \_ref_obj: (work@dut.pow_b.pow_b), line:19:33, endln:19:38
            |vpiParent:
            \_if_stmt: , line:18:25, endln:19:69
            |vpiName:pow_b
            |vpiFullName:work@dut.pow_b.pow_b
            |vpiActual:
            \_logic_var: (pow_b), line:14:28, endln:14:33
              |vpiTypespec:
              \_logic_typespec: , line:14:28, endln:14:33
                |vpiParent:
                \_logic_var: (pow_b), line:14:28, endln:14:33
                |vpiRange:
                \_range: , line:14:28, endln:14:33
                  |vpiParent:
                  \_logic_typespec: , line:14:28, endln:14:33
                  |vpiLeftRange:
                  \_constant: , line:14:29, endln:14:30
                    |vpiParent:
                    \_range: , line:14:28, endln:14:33
                    |vpiDecompile:3
                    |vpiSize:64
                    |UINT:3
                    |vpiConstType:9
                  |vpiRightRange:
                  \_constant: , line:14:31, endln:14:32
                    |vpiParent:
                    \_range: , line:14:28, endln:14:33
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
              |vpiName:pow_b
    |vpiInstance:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:25:10
  |vpiNet:
  \_logic_net: (work@dut.inp), line:2:26, endln:2:29
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:25:10
    |vpiName:inp
    |vpiFullName:work@dut.inp
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@dut.out1), line:3:27, endln:3:31
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:25:10
    |vpiName:out1
    |vpiFullName:work@dut.out1
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@dut.out2), line:3:33, endln:3:37
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:25:10
    |vpiName:out2
    |vpiFullName:work@dut.out2
    |vpiNetType:1
  |vpiPort:
  \_port: (inp), line:2:26, endln:2:29
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:25:10
    |vpiName:inp
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.inp), line:2:26, endln:2:29
  |vpiPort:
  \_port: (out1), line:3:27, endln:3:31
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:25:10
    |vpiName:out1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.out1), line:3:27, endln:3:31
  |vpiPort:
  \_port: (out2), line:3:33, endln:3:37
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:25:10
    |vpiName:out2
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@dut.out2), line:3:33, endln:3:37
  |vpiContAssign:
  \_cont_assign: , line:23:16, endln:23:36
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:25:10
    |vpiRhs:
    \_func_call: (pow_a), line:23:23, endln:23:36
      |vpiParent:
      \_cont_assign: , line:23:16, endln:23:36
      |vpiArgument:
      \_ref_obj: (work@dut.inp), line:23:29, endln:23:32
        |vpiParent:
        \_func_call: (pow_a), line:23:23, endln:23:36
        |vpiName:inp
        |vpiFullName:work@dut.inp
        |vpiActual:
        \_logic_net: (work@dut.inp), line:2:26, endln:2:29
          |vpiParent:
          \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:25:10
          |vpiTypespec:
          \_logic_typespec: , line:2:15, endln:2:25
            |vpiRange:
            \_range: , line:2:20, endln:2:25
              |vpiLeftRange:
              \_constant: , line:2:21, endln:2:22
                |vpiParent:
                \_range: , line:2:20, endln:2:25
                |vpiDecompile:3
                |vpiSize:64
                |UINT:3
                |vpiConstType:9
              |vpiRightRange:
              \_constant: , line:2:23, endln:2:24
                |vpiParent:
                \_range: , line:2:20, endln:2:25
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
          |vpiName:inp
          |vpiFullName:work@dut.inp
          |vpiNetType:1
      |vpiArgument:
      \_constant: , line:23:34, endln:23:35
        |vpiParent:
        \_func_call: (pow_a), line:23:23, endln:23:36
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiName:pow_a
      |vpiFunction:
      \_function: (work@dut.pow_a), line:5:9, endln:12:20
    |vpiLhs:
    \_ref_obj: (work@dut.out1), line:23:16, endln:23:20
      |vpiParent:
      \_cont_assign: , line:23:16, endln:23:36
      |vpiName:out1
      |vpiFullName:work@dut.out1
      |vpiActual:
      \_logic_net: (work@dut.out1), line:3:27, endln:3:31
        |vpiParent:
        \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:25:10
        |vpiTypespec:
        \_logic_typespec: , line:3:16, endln:3:26
          |vpiRange:
          \_range: , line:3:21, endln:3:26
            |vpiLeftRange:
            \_constant: , line:3:22, endln:3:23
              |vpiParent:
              \_range: , line:3:21, endln:3:26
              |vpiDecompile:3
              |vpiSize:64
              |UINT:3
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , line:3:24, endln:3:25
              |vpiParent:
              \_range: , line:3:21, endln:3:26
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiName:out1
        |vpiFullName:work@dut.out1
        |vpiNetType:1
  |vpiContAssign:
  \_cont_assign: , line:24:16, endln:24:34
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:25:10
    |vpiRhs:
    \_func_call: (pow_b), line:24:23, endln:24:34
      |vpiParent:
      \_cont_assign: , line:24:16, endln:24:34
      |vpiArgument:
      \_constant: , line:24:29, endln:24:30
        |vpiParent:
        \_func_call: (pow_b), line:24:23, endln:24:34
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiArgument:
      \_constant: , line:24:32, endln:24:33
        |vpiParent:
        \_func_call: (pow_b), line:24:23, endln:24:34
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiName:pow_b
      |vpiFunction:
      \_function: (work@dut.pow_b), line:14:9, endln:21:20
    |vpiLhs:
    \_ref_obj: (work@dut.out2), line:24:16, endln:24:20
      |vpiParent:
      \_cont_assign: , line:24:16, endln:24:34
      |vpiName:out2
      |vpiFullName:work@dut.out2
      |vpiActual:
      \_logic_net: (work@dut.out2), line:3:33, endln:3:37
        |vpiParent:
        \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:25:10
        |vpiTypespec:
        \_logic_typespec: , line:3:16, endln:3:26
        |vpiName:out2
        |vpiFullName:work@dut.out2
        |vpiNetType:1
|uhdmtopModules:
\_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:25:10
  |vpiName:work@dut
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiTaskFunc:
  \_function: (work@dut.pow_a), line:5:9, endln:12:20
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:25:10
    |vpiName:pow_a
    |vpiFullName:work@dut.pow_a
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_logic_var: , line:5:28, endln:5:33
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:25:10
    |vpiIODecl:
    \_io_decl: (base), line:6:29, endln:6:33
      |vpiParent:
      \_function: (work@dut.pow_a), line:5:9, endln:12:20
      |vpiDirection:1
      |vpiName:base
      |vpiTypedef:
      \_packed_array_typespec: , line:6:23, endln:6:28
    |vpiIODecl:
    \_io_decl: (exp), line:6:35, endln:6:38
      |vpiParent:
      \_function: (work@dut.pow_a), line:5:9, endln:12:20
      |vpiDirection:1
      |vpiName:exp
      |vpiTypedef:
      \_packed_array_typespec: , line:6:23, endln:6:28
    |vpiStmt:
    \_begin: (work@dut.pow_a), line:7:17, endln:11:20
      |vpiParent:
      \_function: (work@dut.pow_a), line:5:9, endln:12:20
      |vpiFullName:work@dut.pow_a
      |vpiStmt:
      \_assignment: , line:8:25, endln:8:34
        |vpiParent:
        \_begin: (work@dut.pow_a), line:7:17, endln:11:20
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:8:33, endln:8:34
        |vpiLhs:
        \_ref_obj: (work@dut.pow_a.pow_a), line:8:25, endln:8:30
          |vpiParent:
          \_assignment: , line:8:25, endln:8:34
          |vpiName:pow_a
          |vpiFullName:work@dut.pow_a.pow_a
          |vpiActual:
          \_logic_var: , line:5:28, endln:5:33
      |vpiStmt:
      \_if_stmt: , line:9:25, endln:10:69
        |vpiParent:
        \_begin: (work@dut.pow_a), line:7:17, endln:11:20
        |vpiCondition:
        \_operation: , line:9:29, endln:9:36
          |vpiParent:
          \_if_stmt: , line:9:25, endln:10:69
          |vpiOpType:18
          |vpiOperand:
          \_ref_obj: (work@dut.pow_a.exp), line:9:29, endln:9:32
            |vpiParent:
            \_operation: , line:9:29, endln:9:36
            |vpiName:exp
            |vpiFullName:work@dut.pow_a.exp
            |vpiActual:
            \_io_decl: (exp), line:6:35, endln:6:38
          |vpiOperand:
          \_constant: , line:9:35, endln:9:36
        |vpiStmt:
        \_assignment: , line:10:33, endln:10:68
          |vpiParent:
          \_if_stmt: , line:9:25, endln:10:69
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_operation: , line:10:41, endln:10:68
            |vpiParent:
            \_assignment: , line:10:33, endln:10:68
            |vpiOpType:25
            |vpiOperand:
            \_ref_obj: (work@dut.pow_a.base), line:10:41, endln:10:45
              |vpiParent:
              \_operation: , line:10:41, endln:10:68
              |vpiName:base
              |vpiFullName:work@dut.pow_a.base
              |vpiActual:
              \_io_decl: (base), line:6:29, endln:6:33
            |vpiOperand:
            \_func_call: (pow_a), line:10:48, endln:10:68
              |vpiParent:
              \_operation: , line:10:41, endln:10:68
              |vpiArgument:
              \_ref_obj: (work@dut.pow_a.base), line:10:54, endln:10:58
                |vpiParent:
                \_func_call: (pow_a), line:10:48, endln:10:68
                |vpiName:base
                |vpiFullName:work@dut.pow_a.base
                |vpiActual:
                \_io_decl: (base), line:6:29, endln:6:33
              |vpiArgument:
              \_operation: , line:10:60, endln:10:67
                |vpiParent:
                \_func_call: (pow_a), line:10:48, endln:10:68
                |vpiOpType:11
                |vpiOperand:
                \_ref_obj: (work@dut.pow_a.exp), line:10:60, endln:10:63
                  |vpiParent:
                  \_operation: , line:10:60, endln:10:67
                  |vpiName:exp
                  |vpiFullName:work@dut.pow_a.exp
                  |vpiActual:
                  \_io_decl: (exp), line:6:35, endln:6:38
                |vpiOperand:
                \_constant: , line:10:66, endln:10:67
              |vpiName:pow_a
              |vpiFunction:
              \_function: (work@dut.pow_a), line:5:9, endln:12:20
          |vpiLhs:
          \_ref_obj: (work@dut.pow_a.pow_a), line:10:33, endln:10:38
            |vpiParent:
            \_assignment: , line:10:33, endln:10:68
            |vpiName:pow_a
            |vpiFullName:work@dut.pow_a.pow_a
            |vpiActual:
            \_logic_var: , line:5:28, endln:5:33
    |vpiInstance:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:25:10
  |vpiTaskFunc:
  \_function: (work@dut.pow_b), line:14:9, endln:21:20
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:25:10
    |vpiName:pow_b
    |vpiFullName:work@dut.pow_b
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_logic_var: , line:14:28, endln:14:33
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:25:10
    |vpiIODecl:
    \_io_decl: (base), line:15:29, endln:15:33
      |vpiParent:
      \_function: (work@dut.pow_b), line:14:9, endln:21:20
      |vpiDirection:1
      |vpiName:base
      |vpiTypedef:
      \_packed_array_typespec: , line:15:23, endln:15:28
    |vpiIODecl:
    \_io_decl: (exp), line:15:35, endln:15:38
      |vpiParent:
      \_function: (work@dut.pow_b), line:14:9, endln:21:20
      |vpiDirection:1
      |vpiName:exp
      |vpiTypedef:
      \_packed_array_typespec: , line:15:23, endln:15:28
    |vpiStmt:
    \_begin: (work@dut.pow_b), line:16:17, endln:20:20
      |vpiParent:
      \_function: (work@dut.pow_b), line:14:9, endln:21:20
      |vpiFullName:work@dut.pow_b
      |vpiStmt:
      \_assignment: , line:17:25, endln:17:34
        |vpiParent:
        \_begin: (work@dut.pow_b), line:16:17, endln:20:20
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:17:33, endln:17:34
        |vpiLhs:
        \_ref_obj: (work@dut.pow_b.pow_b), line:17:25, endln:17:30
          |vpiParent:
          \_assignment: , line:17:25, endln:17:34
          |vpiName:pow_b
          |vpiFullName:work@dut.pow_b.pow_b
          |vpiActual:
          \_logic_var: , line:14:28, endln:14:33
      |vpiStmt:
      \_if_stmt: , line:18:25, endln:19:69
        |vpiParent:
        \_begin: (work@dut.pow_b), line:16:17, endln:20:20
        |vpiCondition:
        \_operation: , line:18:29, endln:18:36
          |vpiParent:
          \_if_stmt: , line:18:25, endln:19:69
          |vpiOpType:18
          |vpiOperand:
          \_ref_obj: (work@dut.pow_b.exp), line:18:29, endln:18:32
            |vpiParent:
            \_operation: , line:18:29, endln:18:36
            |vpiName:exp
            |vpiFullName:work@dut.pow_b.exp
            |vpiActual:
            \_io_decl: (exp), line:15:35, endln:15:38
          |vpiOperand:
          \_constant: , line:18:35, endln:18:36
        |vpiStmt:
        \_assignment: , line:19:33, endln:19:68
          |vpiParent:
          \_if_stmt: , line:18:25, endln:19:69
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_operation: , line:19:41, endln:19:68
            |vpiParent:
            \_assignment: , line:19:33, endln:19:68
            |vpiOpType:25
            |vpiOperand:
            \_ref_obj: (work@dut.pow_b.base), line:19:41, endln:19:45
              |vpiParent:
              \_operation: , line:19:41, endln:19:68
              |vpiName:base
              |vpiFullName:work@dut.pow_b.base
              |vpiActual:
              \_io_decl: (base), line:15:29, endln:15:33
            |vpiOperand:
            \_func_call: (pow_b), line:19:48, endln:19:68
              |vpiParent:
              \_operation: , line:19:41, endln:19:68
              |vpiArgument:
              \_ref_obj: (work@dut.pow_b.base), line:19:54, endln:19:58
                |vpiParent:
                \_func_call: (pow_b), line:19:48, endln:19:68
                |vpiName:base
                |vpiFullName:work@dut.pow_b.base
                |vpiActual:
                \_io_decl: (base), line:15:29, endln:15:33
              |vpiArgument:
              \_operation: , line:19:60, endln:19:67
                |vpiParent:
                \_func_call: (pow_b), line:19:48, endln:19:68
                |vpiOpType:11
                |vpiOperand:
                \_ref_obj: (work@dut.pow_b.exp), line:19:60, endln:19:63
                  |vpiParent:
                  \_operation: , line:19:60, endln:19:67
                  |vpiName:exp
                  |vpiFullName:work@dut.pow_b.exp
                  |vpiActual:
                  \_io_decl: (exp), line:15:35, endln:15:38
                |vpiOperand:
                \_constant: , line:19:66, endln:19:67
              |vpiName:pow_b
              |vpiFunction:
              \_function: (work@dut.pow_b), line:14:9, endln:21:20
          |vpiLhs:
          \_ref_obj: (work@dut.pow_b.pow_b), line:19:33, endln:19:38
            |vpiParent:
            \_assignment: , line:19:33, endln:19:68
            |vpiName:pow_b
            |vpiFullName:work@dut.pow_b.pow_b
            |vpiActual:
            \_logic_var: , line:14:28, endln:14:33
    |vpiInstance:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:25:10
  |vpiNet:
  \_logic_net: (work@dut.inp), line:2:26, endln:2:29
  |vpiNet:
  \_logic_net: (work@dut.out1), line:3:27, endln:3:31
  |vpiNet:
  \_logic_net: (work@dut.out2), line:3:33, endln:3:37
  |vpiTopModule:1
  |vpiPort:
  \_port: (inp), line:2:26, endln:2:29
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:25:10
    |vpiName:inp
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@dut.inp), line:2:26, endln:2:29
      |vpiParent:
      \_port: (inp), line:2:26, endln:2:29
      |vpiName:inp
      |vpiFullName:work@dut.inp
      |vpiActual:
      \_logic_net: (work@dut.inp), line:2:26, endln:2:29
    |vpiTypedef:
    \_logic_typespec: , line:2:15, endln:2:25
      |vpiRange:
      \_range: , line:2:20, endln:2:25
        |vpiParent:
        \_port: (inp), line:2:26, endln:2:29
        |vpiLeftRange:
        \_constant: , line:2:21, endln:2:22
          |vpiParent:
          \_range: , line:2:20, endln:2:25
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:2:23, endln:2:24
          |vpiParent:
          \_range: , line:2:20, endln:2:25
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiInstance:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:25:10
  |vpiPort:
  \_port: (out1), line:3:27, endln:3:31
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:25:10
    |vpiName:out1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.out1), line:3:27, endln:3:31
      |vpiParent:
      \_port: (out1), line:3:27, endln:3:31
      |vpiName:out1
      |vpiFullName:work@dut.out1
      |vpiActual:
      \_logic_net: (work@dut.out1), line:3:27, endln:3:31
    |vpiTypedef:
    \_logic_typespec: , line:3:16, endln:3:26
      |vpiRange:
      \_range: , line:3:21, endln:3:26
        |vpiParent:
        \_port: (out1), line:3:27, endln:3:31
        |vpiLeftRange:
        \_constant: , line:3:22, endln:3:23
          |vpiParent:
          \_range: , line:3:21, endln:3:26
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:3:24, endln:3:25
          |vpiParent:
          \_range: , line:3:21, endln:3:26
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiInstance:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:25:10
  |vpiPort:
  \_port: (out2), line:3:33, endln:3:37
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:25:10
    |vpiName:out2
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@dut.out2), line:3:33, endln:3:37
      |vpiParent:
      \_port: (out2), line:3:33, endln:3:37
      |vpiName:out2
      |vpiFullName:work@dut.out2
      |vpiActual:
      \_logic_net: (work@dut.out2), line:3:33, endln:3:37
    |vpiTypedef:
    \_logic_typespec: , line:3:16, endln:3:26
    |vpiInstance:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:25:10
  |vpiContAssign:
  \_cont_assign: , line:23:16, endln:23:36
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:25:10
    |vpiRhs:
    \_func_call: (pow_a), line:23:23, endln:23:36
      |vpiParent:
      \_cont_assign: , line:23:16, endln:23:36
      |vpiArgument:
      \_ref_obj: (work@dut.inp), line:23:29, endln:23:32
        |vpiParent:
        \_func_call: (pow_a), line:23:23, endln:23:36
        |vpiName:inp
        |vpiFullName:work@dut.inp
        |vpiActual:
        \_logic_net: (work@dut.inp), line:2:26, endln:2:29
      |vpiArgument:
      \_constant: , line:23:34, endln:23:35
      |vpiName:pow_a
      |vpiFunction:
      \_function: (work@dut.pow_a), line:5:9, endln:12:20
    |vpiLhs:
    \_ref_obj: (work@dut.out1), line:23:16, endln:23:20
      |vpiParent:
      \_cont_assign: , line:23:16, endln:23:36
      |vpiName:out1
      |vpiFullName:work@dut.out1
      |vpiActual:
      \_logic_net: (work@dut.out1), line:3:27, endln:3:31
  |vpiContAssign:
  \_cont_assign: , line:24:16, endln:24:34
    |vpiParent:
    \_module: work@dut (work@dut), file:dut.sv, line:1:1, endln:25:10
    |vpiRhs:
    \_func_call: (pow_b), line:24:23, endln:24:34
      |vpiParent:
      \_cont_assign: , line:24:16, endln:24:34
      |vpiArgument:
      \_constant: , line:24:29, endln:24:30
      |vpiArgument:
      \_constant: , line:24:32, endln:24:33
      |vpiName:pow_b
      |vpiFunction:
      \_function: (work@dut.pow_b), line:14:9, endln:21:20
    |vpiLhs:
    \_ref_obj: (work@dut.out2), line:24:16, endln:24:20
      |vpiParent:
      \_cont_assign: , line:24:16, endln:24:34
      |vpiName:out2
      |vpiFullName:work@dut.out2
      |vpiActual:
      \_logic_net: (work@dut.out2), line:3:33, endln:3:37
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
