
MPU_6050_f7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ca48  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006d0  0800cc18  0800cc18  0000dc18  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d2e8  0800d2e8  0000f260  2**0
                  CONTENTS
  4 .ARM          00000008  0800d2e8  0800d2e8  0000e2e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d2f0  0800d2f0  0000f260  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d2f0  0800d2f0  0000e2f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d2f4  0800d2f4  0000e2f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000260  20000000  0800d2f8  0000f000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00007a48  20000260  0800d558  0000f260  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20007ca8  0800d558  0000fca8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f260  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015d5b  00000000  00000000  0000f290  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000315c  00000000  00000000  00024feb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001210  00000000  00000000  00028148  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e09  00000000  00000000  00029358  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000283a8  00000000  00000000  0002a161  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000196fe  00000000  00000000  00052509  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f3ace  00000000  00000000  0006bc07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015f6d5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000063a8  00000000  00000000  0015f718  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  00165ac0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000260 	.word	0x20000260
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800cc00 	.word	0x0800cc00

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000264 	.word	0x20000264
 800020c:	0800cc00 	.word	0x0800cc00

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9a0 	b.w	8001020 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	460c      	mov	r4, r1
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d14e      	bne.n	8000e0e <__udivmoddi4+0xaa>
 8000d70:	4694      	mov	ip, r2
 8000d72:	458c      	cmp	ip, r1
 8000d74:	4686      	mov	lr, r0
 8000d76:	fab2 f282 	clz	r2, r2
 8000d7a:	d962      	bls.n	8000e42 <__udivmoddi4+0xde>
 8000d7c:	b14a      	cbz	r2, 8000d92 <__udivmoddi4+0x2e>
 8000d7e:	f1c2 0320 	rsb	r3, r2, #32
 8000d82:	4091      	lsls	r1, r2
 8000d84:	fa20 f303 	lsr.w	r3, r0, r3
 8000d88:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d8c:	4319      	orrs	r1, r3
 8000d8e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d92:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d96:	fa1f f68c 	uxth.w	r6, ip
 8000d9a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d9e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000da2:	fb07 1114 	mls	r1, r7, r4, r1
 8000da6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000daa:	fb04 f106 	mul.w	r1, r4, r6
 8000dae:	4299      	cmp	r1, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x64>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dba:	f080 8112 	bcs.w	8000fe2 <__udivmoddi4+0x27e>
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	f240 810f 	bls.w	8000fe2 <__udivmoddi4+0x27e>
 8000dc4:	3c02      	subs	r4, #2
 8000dc6:	4463      	add	r3, ip
 8000dc8:	1a59      	subs	r1, r3, r1
 8000dca:	fa1f f38e 	uxth.w	r3, lr
 8000dce:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dd2:	fb07 1110 	mls	r1, r7, r0, r1
 8000dd6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dda:	fb00 f606 	mul.w	r6, r0, r6
 8000dde:	429e      	cmp	r6, r3
 8000de0:	d90a      	bls.n	8000df8 <__udivmoddi4+0x94>
 8000de2:	eb1c 0303 	adds.w	r3, ip, r3
 8000de6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dea:	f080 80fc 	bcs.w	8000fe6 <__udivmoddi4+0x282>
 8000dee:	429e      	cmp	r6, r3
 8000df0:	f240 80f9 	bls.w	8000fe6 <__udivmoddi4+0x282>
 8000df4:	4463      	add	r3, ip
 8000df6:	3802      	subs	r0, #2
 8000df8:	1b9b      	subs	r3, r3, r6
 8000dfa:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dfe:	2100      	movs	r1, #0
 8000e00:	b11d      	cbz	r5, 8000e0a <__udivmoddi4+0xa6>
 8000e02:	40d3      	lsrs	r3, r2
 8000e04:	2200      	movs	r2, #0
 8000e06:	e9c5 3200 	strd	r3, r2, [r5]
 8000e0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d905      	bls.n	8000e1e <__udivmoddi4+0xba>
 8000e12:	b10d      	cbz	r5, 8000e18 <__udivmoddi4+0xb4>
 8000e14:	e9c5 0100 	strd	r0, r1, [r5]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	4608      	mov	r0, r1
 8000e1c:	e7f5      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000e1e:	fab3 f183 	clz	r1, r3
 8000e22:	2900      	cmp	r1, #0
 8000e24:	d146      	bne.n	8000eb4 <__udivmoddi4+0x150>
 8000e26:	42a3      	cmp	r3, r4
 8000e28:	d302      	bcc.n	8000e30 <__udivmoddi4+0xcc>
 8000e2a:	4290      	cmp	r0, r2
 8000e2c:	f0c0 80f0 	bcc.w	8001010 <__udivmoddi4+0x2ac>
 8000e30:	1a86      	subs	r6, r0, r2
 8000e32:	eb64 0303 	sbc.w	r3, r4, r3
 8000e36:	2001      	movs	r0, #1
 8000e38:	2d00      	cmp	r5, #0
 8000e3a:	d0e6      	beq.n	8000e0a <__udivmoddi4+0xa6>
 8000e3c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e40:	e7e3      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000e42:	2a00      	cmp	r2, #0
 8000e44:	f040 8090 	bne.w	8000f68 <__udivmoddi4+0x204>
 8000e48:	eba1 040c 	sub.w	r4, r1, ip
 8000e4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e50:	fa1f f78c 	uxth.w	r7, ip
 8000e54:	2101      	movs	r1, #1
 8000e56:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e5a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e5e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e62:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e66:	fb07 f006 	mul.w	r0, r7, r6
 8000e6a:	4298      	cmp	r0, r3
 8000e6c:	d908      	bls.n	8000e80 <__udivmoddi4+0x11c>
 8000e6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e72:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e76:	d202      	bcs.n	8000e7e <__udivmoddi4+0x11a>
 8000e78:	4298      	cmp	r0, r3
 8000e7a:	f200 80cd 	bhi.w	8001018 <__udivmoddi4+0x2b4>
 8000e7e:	4626      	mov	r6, r4
 8000e80:	1a1c      	subs	r4, r3, r0
 8000e82:	fa1f f38e 	uxth.w	r3, lr
 8000e86:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e8a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e8e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e92:	fb00 f707 	mul.w	r7, r0, r7
 8000e96:	429f      	cmp	r7, r3
 8000e98:	d908      	bls.n	8000eac <__udivmoddi4+0x148>
 8000e9a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e9e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ea2:	d202      	bcs.n	8000eaa <__udivmoddi4+0x146>
 8000ea4:	429f      	cmp	r7, r3
 8000ea6:	f200 80b0 	bhi.w	800100a <__udivmoddi4+0x2a6>
 8000eaa:	4620      	mov	r0, r4
 8000eac:	1bdb      	subs	r3, r3, r7
 8000eae:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000eb2:	e7a5      	b.n	8000e00 <__udivmoddi4+0x9c>
 8000eb4:	f1c1 0620 	rsb	r6, r1, #32
 8000eb8:	408b      	lsls	r3, r1
 8000eba:	fa22 f706 	lsr.w	r7, r2, r6
 8000ebe:	431f      	orrs	r7, r3
 8000ec0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ec4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ec8:	ea43 030c 	orr.w	r3, r3, ip
 8000ecc:	40f4      	lsrs	r4, r6
 8000ece:	fa00 f801 	lsl.w	r8, r0, r1
 8000ed2:	0c38      	lsrs	r0, r7, #16
 8000ed4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ed8:	fbb4 fef0 	udiv	lr, r4, r0
 8000edc:	fa1f fc87 	uxth.w	ip, r7
 8000ee0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ee4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ee8:	fb0e f90c 	mul.w	r9, lr, ip
 8000eec:	45a1      	cmp	r9, r4
 8000eee:	fa02 f201 	lsl.w	r2, r2, r1
 8000ef2:	d90a      	bls.n	8000f0a <__udivmoddi4+0x1a6>
 8000ef4:	193c      	adds	r4, r7, r4
 8000ef6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000efa:	f080 8084 	bcs.w	8001006 <__udivmoddi4+0x2a2>
 8000efe:	45a1      	cmp	r9, r4
 8000f00:	f240 8081 	bls.w	8001006 <__udivmoddi4+0x2a2>
 8000f04:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f08:	443c      	add	r4, r7
 8000f0a:	eba4 0409 	sub.w	r4, r4, r9
 8000f0e:	fa1f f983 	uxth.w	r9, r3
 8000f12:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f16:	fb00 4413 	mls	r4, r0, r3, r4
 8000f1a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f1e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f22:	45a4      	cmp	ip, r4
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x1d2>
 8000f26:	193c      	adds	r4, r7, r4
 8000f28:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f2c:	d267      	bcs.n	8000ffe <__udivmoddi4+0x29a>
 8000f2e:	45a4      	cmp	ip, r4
 8000f30:	d965      	bls.n	8000ffe <__udivmoddi4+0x29a>
 8000f32:	3b02      	subs	r3, #2
 8000f34:	443c      	add	r4, r7
 8000f36:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f3a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f3e:	eba4 040c 	sub.w	r4, r4, ip
 8000f42:	429c      	cmp	r4, r3
 8000f44:	46ce      	mov	lr, r9
 8000f46:	469c      	mov	ip, r3
 8000f48:	d351      	bcc.n	8000fee <__udivmoddi4+0x28a>
 8000f4a:	d04e      	beq.n	8000fea <__udivmoddi4+0x286>
 8000f4c:	b155      	cbz	r5, 8000f64 <__udivmoddi4+0x200>
 8000f4e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f52:	eb64 040c 	sbc.w	r4, r4, ip
 8000f56:	fa04 f606 	lsl.w	r6, r4, r6
 8000f5a:	40cb      	lsrs	r3, r1
 8000f5c:	431e      	orrs	r6, r3
 8000f5e:	40cc      	lsrs	r4, r1
 8000f60:	e9c5 6400 	strd	r6, r4, [r5]
 8000f64:	2100      	movs	r1, #0
 8000f66:	e750      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000f68:	f1c2 0320 	rsb	r3, r2, #32
 8000f6c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f70:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f74:	fa24 f303 	lsr.w	r3, r4, r3
 8000f78:	4094      	lsls	r4, r2
 8000f7a:	430c      	orrs	r4, r1
 8000f7c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f80:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f84:	fa1f f78c 	uxth.w	r7, ip
 8000f88:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f8c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f90:	0c23      	lsrs	r3, r4, #16
 8000f92:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f96:	fb00 f107 	mul.w	r1, r0, r7
 8000f9a:	4299      	cmp	r1, r3
 8000f9c:	d908      	bls.n	8000fb0 <__udivmoddi4+0x24c>
 8000f9e:	eb1c 0303 	adds.w	r3, ip, r3
 8000fa2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000fa6:	d22c      	bcs.n	8001002 <__udivmoddi4+0x29e>
 8000fa8:	4299      	cmp	r1, r3
 8000faa:	d92a      	bls.n	8001002 <__udivmoddi4+0x29e>
 8000fac:	3802      	subs	r0, #2
 8000fae:	4463      	add	r3, ip
 8000fb0:	1a5b      	subs	r3, r3, r1
 8000fb2:	b2a4      	uxth	r4, r4
 8000fb4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fb8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fbc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fc0:	fb01 f307 	mul.w	r3, r1, r7
 8000fc4:	42a3      	cmp	r3, r4
 8000fc6:	d908      	bls.n	8000fda <__udivmoddi4+0x276>
 8000fc8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fcc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fd0:	d213      	bcs.n	8000ffa <__udivmoddi4+0x296>
 8000fd2:	42a3      	cmp	r3, r4
 8000fd4:	d911      	bls.n	8000ffa <__udivmoddi4+0x296>
 8000fd6:	3902      	subs	r1, #2
 8000fd8:	4464      	add	r4, ip
 8000fda:	1ae4      	subs	r4, r4, r3
 8000fdc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fe0:	e739      	b.n	8000e56 <__udivmoddi4+0xf2>
 8000fe2:	4604      	mov	r4, r0
 8000fe4:	e6f0      	b.n	8000dc8 <__udivmoddi4+0x64>
 8000fe6:	4608      	mov	r0, r1
 8000fe8:	e706      	b.n	8000df8 <__udivmoddi4+0x94>
 8000fea:	45c8      	cmp	r8, r9
 8000fec:	d2ae      	bcs.n	8000f4c <__udivmoddi4+0x1e8>
 8000fee:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ff2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000ff6:	3801      	subs	r0, #1
 8000ff8:	e7a8      	b.n	8000f4c <__udivmoddi4+0x1e8>
 8000ffa:	4631      	mov	r1, r6
 8000ffc:	e7ed      	b.n	8000fda <__udivmoddi4+0x276>
 8000ffe:	4603      	mov	r3, r0
 8001000:	e799      	b.n	8000f36 <__udivmoddi4+0x1d2>
 8001002:	4630      	mov	r0, r6
 8001004:	e7d4      	b.n	8000fb0 <__udivmoddi4+0x24c>
 8001006:	46d6      	mov	lr, sl
 8001008:	e77f      	b.n	8000f0a <__udivmoddi4+0x1a6>
 800100a:	4463      	add	r3, ip
 800100c:	3802      	subs	r0, #2
 800100e:	e74d      	b.n	8000eac <__udivmoddi4+0x148>
 8001010:	4606      	mov	r6, r0
 8001012:	4623      	mov	r3, r4
 8001014:	4608      	mov	r0, r1
 8001016:	e70f      	b.n	8000e38 <__udivmoddi4+0xd4>
 8001018:	3e02      	subs	r6, #2
 800101a:	4463      	add	r3, ip
 800101c:	e730      	b.n	8000e80 <__udivmoddi4+0x11c>
 800101e:	bf00      	nop

08001020 <__aeabi_idiv0>:
 8001020:	4770      	bx	lr
 8001022:	bf00      	nop

08001024 <cria_triad>:
 */

#include "atitude.h"

void cria_triad(double *v1, double *v2, double *r1, double *r2, double *r3)
{
 8001024:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001028:	b08e      	sub	sp, #56	@ 0x38
 800102a:	af00      	add	r7, sp, #0
 800102c:	60f8      	str	r0, [r7, #12]
 800102e:	60b9      	str	r1, [r7, #8]
 8001030:	607a      	str	r2, [r7, #4]
 8001032:	603b      	str	r3, [r7, #0]
	double vec_prod[3];
	vec_prod[0] = v1[1]*v2[2] - v1[2]*v2[1];
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	3308      	adds	r3, #8
 8001038:	e9d3 0100 	ldrd	r0, r1, [r3]
 800103c:	68bb      	ldr	r3, [r7, #8]
 800103e:	3310      	adds	r3, #16
 8001040:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001044:	f7ff faf8 	bl	8000638 <__aeabi_dmul>
 8001048:	4602      	mov	r2, r0
 800104a:	460b      	mov	r3, r1
 800104c:	4614      	mov	r4, r2
 800104e:	461d      	mov	r5, r3
 8001050:	68fb      	ldr	r3, [r7, #12]
 8001052:	3310      	adds	r3, #16
 8001054:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001058:	68bb      	ldr	r3, [r7, #8]
 800105a:	3308      	adds	r3, #8
 800105c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001060:	f7ff faea 	bl	8000638 <__aeabi_dmul>
 8001064:	4602      	mov	r2, r0
 8001066:	460b      	mov	r3, r1
 8001068:	4620      	mov	r0, r4
 800106a:	4629      	mov	r1, r5
 800106c:	f7ff f92c 	bl	80002c8 <__aeabi_dsub>
 8001070:	4602      	mov	r2, r0
 8001072:	460b      	mov	r3, r1
 8001074:	e9c7 2304 	strd	r2, r3, [r7, #16]
	vec_prod[1] = v1[2]*v2[0] - v1[0]*v2[2];
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	3310      	adds	r3, #16
 800107c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001080:	68bb      	ldr	r3, [r7, #8]
 8001082:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001086:	f7ff fad7 	bl	8000638 <__aeabi_dmul>
 800108a:	4602      	mov	r2, r0
 800108c:	460b      	mov	r3, r1
 800108e:	4614      	mov	r4, r2
 8001090:	461d      	mov	r5, r3
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001098:	68bb      	ldr	r3, [r7, #8]
 800109a:	3310      	adds	r3, #16
 800109c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010a0:	f7ff faca 	bl	8000638 <__aeabi_dmul>
 80010a4:	4602      	mov	r2, r0
 80010a6:	460b      	mov	r3, r1
 80010a8:	4620      	mov	r0, r4
 80010aa:	4629      	mov	r1, r5
 80010ac:	f7ff f90c 	bl	80002c8 <__aeabi_dsub>
 80010b0:	4602      	mov	r2, r0
 80010b2:	460b      	mov	r3, r1
 80010b4:	e9c7 2306 	strd	r2, r3, [r7, #24]
	vec_prod[2] = v1[0]*v2[1] - v1[1]*v2[0];
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	e9d3 0100 	ldrd	r0, r1, [r3]
 80010be:	68bb      	ldr	r3, [r7, #8]
 80010c0:	3308      	adds	r3, #8
 80010c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010c6:	f7ff fab7 	bl	8000638 <__aeabi_dmul>
 80010ca:	4602      	mov	r2, r0
 80010cc:	460b      	mov	r3, r1
 80010ce:	4614      	mov	r4, r2
 80010d0:	461d      	mov	r5, r3
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	3308      	adds	r3, #8
 80010d6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80010da:	68bb      	ldr	r3, [r7, #8]
 80010dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010e0:	f7ff faaa 	bl	8000638 <__aeabi_dmul>
 80010e4:	4602      	mov	r2, r0
 80010e6:	460b      	mov	r3, r1
 80010e8:	4620      	mov	r0, r4
 80010ea:	4629      	mov	r1, r5
 80010ec:	f7ff f8ec 	bl	80002c8 <__aeabi_dsub>
 80010f0:	4602      	mov	r2, r0
 80010f2:	460b      	mov	r3, r1
 80010f4:	e9c7 2308 	strd	r2, r3, [r7, #32]

	double norm = sqrt(vec_prod[0]*vec_prod[0] + vec_prod[1]*vec_prod[1] + vec_prod[2]*vec_prod[2]);
 80010f8:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80010fc:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001100:	f7ff fa9a 	bl	8000638 <__aeabi_dmul>
 8001104:	4602      	mov	r2, r0
 8001106:	460b      	mov	r3, r1
 8001108:	4614      	mov	r4, r2
 800110a:	461d      	mov	r5, r3
 800110c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001110:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001114:	f7ff fa90 	bl	8000638 <__aeabi_dmul>
 8001118:	4602      	mov	r2, r0
 800111a:	460b      	mov	r3, r1
 800111c:	4620      	mov	r0, r4
 800111e:	4629      	mov	r1, r5
 8001120:	f7ff f8d4 	bl	80002cc <__adddf3>
 8001124:	4602      	mov	r2, r0
 8001126:	460b      	mov	r3, r1
 8001128:	4614      	mov	r4, r2
 800112a:	461d      	mov	r5, r3
 800112c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001130:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001134:	f7ff fa80 	bl	8000638 <__aeabi_dmul>
 8001138:	4602      	mov	r2, r0
 800113a:	460b      	mov	r3, r1
 800113c:	4620      	mov	r0, r4
 800113e:	4629      	mov	r1, r5
 8001140:	f7ff f8c4 	bl	80002cc <__adddf3>
 8001144:	4602      	mov	r2, r0
 8001146:	460b      	mov	r3, r1
 8001148:	ec43 2b17 	vmov	d7, r2, r3
 800114c:	eeb0 0a47 	vmov.f32	s0, s14
 8001150:	eef0 0a67 	vmov.f32	s1, s15
 8001154:	f00a f912 	bl	800b37c <sqrt>
 8001158:	ed87 0b0a 	vstr	d0, [r7, #40]	@ 0x28

	r3[0] = v1[1]*vec_prod[2] - v1[2]*vec_prod[1];
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	3308      	adds	r3, #8
 8001160:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001164:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001168:	f7ff fa66 	bl	8000638 <__aeabi_dmul>
 800116c:	4602      	mov	r2, r0
 800116e:	460b      	mov	r3, r1
 8001170:	4614      	mov	r4, r2
 8001172:	461d      	mov	r5, r3
 8001174:	68fb      	ldr	r3, [r7, #12]
 8001176:	3310      	adds	r3, #16
 8001178:	e9d3 0100 	ldrd	r0, r1, [r3]
 800117c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001180:	f7ff fa5a 	bl	8000638 <__aeabi_dmul>
 8001184:	4602      	mov	r2, r0
 8001186:	460b      	mov	r3, r1
 8001188:	4620      	mov	r0, r4
 800118a:	4629      	mov	r1, r5
 800118c:	f7ff f89c 	bl	80002c8 <__aeabi_dsub>
 8001190:	4602      	mov	r2, r0
 8001192:	460b      	mov	r3, r1
 8001194:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8001196:	e9c1 2300 	strd	r2, r3, [r1]
	r3[1] = v1[2]*vec_prod[0] - v1[0]*vec_prod[2];
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	3310      	adds	r3, #16
 800119e:	e9d3 0100 	ldrd	r0, r1, [r3]
 80011a2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80011a6:	f7ff fa47 	bl	8000638 <__aeabi_dmul>
 80011aa:	4602      	mov	r2, r0
 80011ac:	460b      	mov	r3, r1
 80011ae:	4690      	mov	r8, r2
 80011b0:	4699      	mov	r9, r3
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80011b8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80011bc:	f7ff fa3c 	bl	8000638 <__aeabi_dmul>
 80011c0:	4602      	mov	r2, r0
 80011c2:	460b      	mov	r3, r1
 80011c4:	4610      	mov	r0, r2
 80011c6:	4619      	mov	r1, r3
 80011c8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80011ca:	f103 0408 	add.w	r4, r3, #8
 80011ce:	4602      	mov	r2, r0
 80011d0:	460b      	mov	r3, r1
 80011d2:	4640      	mov	r0, r8
 80011d4:	4649      	mov	r1, r9
 80011d6:	f7ff f877 	bl	80002c8 <__aeabi_dsub>
 80011da:	4602      	mov	r2, r0
 80011dc:	460b      	mov	r3, r1
 80011de:	e9c4 2300 	strd	r2, r3, [r4]
	r3[2] = v1[0]*vec_prod[1] - v1[1]*vec_prod[0];
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80011e8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80011ec:	f7ff fa24 	bl	8000638 <__aeabi_dmul>
 80011f0:	4602      	mov	r2, r0
 80011f2:	460b      	mov	r3, r1
 80011f4:	4690      	mov	r8, r2
 80011f6:	4699      	mov	r9, r3
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	3308      	adds	r3, #8
 80011fc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001200:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001204:	f7ff fa18 	bl	8000638 <__aeabi_dmul>
 8001208:	4602      	mov	r2, r0
 800120a:	460b      	mov	r3, r1
 800120c:	4610      	mov	r0, r2
 800120e:	4619      	mov	r1, r3
 8001210:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001212:	f103 0410 	add.w	r4, r3, #16
 8001216:	4602      	mov	r2, r0
 8001218:	460b      	mov	r3, r1
 800121a:	4640      	mov	r0, r8
 800121c:	4649      	mov	r1, r9
 800121e:	f7ff f853 	bl	80002c8 <__aeabi_dsub>
 8001222:	4602      	mov	r2, r0
 8001224:	460b      	mov	r3, r1
 8001226:	e9c4 2300 	strd	r2, r3, [r4]

	for(uint8_t i = 0; i < 3; i++)
 800122a:	2300      	movs	r3, #0
 800122c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8001230:	e03b      	b.n	80012aa <cria_triad+0x286>
	{
		r1[i] = v1[i];
 8001232:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001236:	00db      	lsls	r3, r3, #3
 8001238:	68fa      	ldr	r2, [r7, #12]
 800123a:	4413      	add	r3, r2
 800123c:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8001240:	00d2      	lsls	r2, r2, #3
 8001242:	6879      	ldr	r1, [r7, #4]
 8001244:	4411      	add	r1, r2
 8001246:	e9d3 2300 	ldrd	r2, r3, [r3]
 800124a:	e9c1 2300 	strd	r2, r3, [r1]
		r2[i] = vec_prod[i]/norm;
 800124e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001252:	00db      	lsls	r3, r3, #3
 8001254:	3338      	adds	r3, #56	@ 0x38
 8001256:	443b      	add	r3, r7
 8001258:	3b28      	subs	r3, #40	@ 0x28
 800125a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800125e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001262:	00db      	lsls	r3, r3, #3
 8001264:	683a      	ldr	r2, [r7, #0]
 8001266:	18d4      	adds	r4, r2, r3
 8001268:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800126c:	f7ff fb0e 	bl	800088c <__aeabi_ddiv>
 8001270:	4602      	mov	r2, r0
 8001272:	460b      	mov	r3, r1
 8001274:	e9c4 2300 	strd	r2, r3, [r4]
		r3[i] /= norm;
 8001278:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800127c:	00db      	lsls	r3, r3, #3
 800127e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8001280:	4413      	add	r3, r2
 8001282:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001286:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800128a:	00db      	lsls	r3, r3, #3
 800128c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800128e:	18d4      	adds	r4, r2, r3
 8001290:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001294:	f7ff fafa 	bl	800088c <__aeabi_ddiv>
 8001298:	4602      	mov	r2, r0
 800129a:	460b      	mov	r3, r1
 800129c:	e9c4 2300 	strd	r2, r3, [r4]
	for(uint8_t i = 0; i < 3; i++)
 80012a0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80012a4:	3301      	adds	r3, #1
 80012a6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80012aa:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80012ae:	2b02      	cmp	r3, #2
 80012b0:	d9bf      	bls.n	8001232 <cria_triad+0x20e>
	}
}
 80012b2:	bf00      	nop
 80012b4:	bf00      	nop
 80012b6:	3738      	adds	r7, #56	@ 0x38
 80012b8:	46bd      	mov	sp, r7
 80012ba:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

080012be <vet2mat>:

void vet2mat(double *r1, double *r2, double *r3, double M[3][3])
{
 80012be:	b480      	push	{r7}
 80012c0:	b087      	sub	sp, #28
 80012c2:	af00      	add	r7, sp, #0
 80012c4:	60f8      	str	r0, [r7, #12]
 80012c6:	60b9      	str	r1, [r7, #8]
 80012c8:	607a      	str	r2, [r7, #4]
 80012ca:	603b      	str	r3, [r7, #0]
	for(uint8_t i = 0; i < 3; i++)
 80012cc:	2300      	movs	r3, #0
 80012ce:	75fb      	strb	r3, [r7, #23]
 80012d0:	e02a      	b.n	8001328 <vet2mat+0x6a>
	  {
		  M[0][i] = r1[i];
 80012d2:	7dfb      	ldrb	r3, [r7, #23]
 80012d4:	00db      	lsls	r3, r3, #3
 80012d6:	68fa      	ldr	r2, [r7, #12]
 80012d8:	4413      	add	r3, r2
 80012da:	7df9      	ldrb	r1, [r7, #23]
 80012dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012e0:	6838      	ldr	r0, [r7, #0]
 80012e2:	00c9      	lsls	r1, r1, #3
 80012e4:	4401      	add	r1, r0
 80012e6:	e9c1 2300 	strd	r2, r3, [r1]
		  M[1][i] = r2[i];
 80012ea:	7dfb      	ldrb	r3, [r7, #23]
 80012ec:	00db      	lsls	r3, r3, #3
 80012ee:	68ba      	ldr	r2, [r7, #8]
 80012f0:	4413      	add	r3, r2
 80012f2:	683a      	ldr	r2, [r7, #0]
 80012f4:	f102 0018 	add.w	r0, r2, #24
 80012f8:	7df9      	ldrb	r1, [r7, #23]
 80012fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012fe:	00c9      	lsls	r1, r1, #3
 8001300:	4401      	add	r1, r0
 8001302:	e9c1 2300 	strd	r2, r3, [r1]
		  M[2][i] = r3[i];
 8001306:	7dfb      	ldrb	r3, [r7, #23]
 8001308:	00db      	lsls	r3, r3, #3
 800130a:	687a      	ldr	r2, [r7, #4]
 800130c:	4413      	add	r3, r2
 800130e:	683a      	ldr	r2, [r7, #0]
 8001310:	f102 0030 	add.w	r0, r2, #48	@ 0x30
 8001314:	7df9      	ldrb	r1, [r7, #23]
 8001316:	e9d3 2300 	ldrd	r2, r3, [r3]
 800131a:	00c9      	lsls	r1, r1, #3
 800131c:	4401      	add	r1, r0
 800131e:	e9c1 2300 	strd	r2, r3, [r1]
	for(uint8_t i = 0; i < 3; i++)
 8001322:	7dfb      	ldrb	r3, [r7, #23]
 8001324:	3301      	adds	r3, #1
 8001326:	75fb      	strb	r3, [r7, #23]
 8001328:	7dfb      	ldrb	r3, [r7, #23]
 800132a:	2b02      	cmp	r3, #2
 800132c:	d9d1      	bls.n	80012d2 <vet2mat+0x14>
	  }
}
 800132e:	bf00      	nop
 8001330:	bf00      	nop
 8001332:	371c      	adds	r7, #28
 8001334:	46bd      	mov	sp, r7
 8001336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133a:	4770      	bx	lr

0800133c <atitude_determination>:

void atitude_determination(double Mref[3][3], double Mobs[3][3], double atitude[3][3])
{
 800133c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800133e:	b089      	sub	sp, #36	@ 0x24
 8001340:	af00      	add	r7, sp, #0
 8001342:	60f8      	str	r0, [r7, #12]
 8001344:	60b9      	str	r1, [r7, #8]
 8001346:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < 3; i++)
 8001348:	2300      	movs	r3, #0
 800134a:	61fb      	str	r3, [r7, #28]
 800134c:	e067      	b.n	800141e <atitude_determination+0xe2>
	{
		for (int j = 0; j < 3; j++)
 800134e:	2300      	movs	r3, #0
 8001350:	61bb      	str	r3, [r7, #24]
 8001352:	e05e      	b.n	8001412 <atitude_determination+0xd6>
		{
			atitude[i][j] = 0;
 8001354:	69fa      	ldr	r2, [r7, #28]
 8001356:	4613      	mov	r3, r2
 8001358:	005b      	lsls	r3, r3, #1
 800135a:	4413      	add	r3, r2
 800135c:	00db      	lsls	r3, r3, #3
 800135e:	461a      	mov	r2, r3
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	441a      	add	r2, r3
 8001364:	69bb      	ldr	r3, [r7, #24]
 8001366:	00db      	lsls	r3, r3, #3
 8001368:	18d1      	adds	r1, r2, r3
 800136a:	f04f 0200 	mov.w	r2, #0
 800136e:	f04f 0300 	mov.w	r3, #0
 8001372:	e9c1 2300 	strd	r2, r3, [r1]
	        for (int k = 0; k < 3; k++)
 8001376:	2300      	movs	r3, #0
 8001378:	617b      	str	r3, [r7, #20]
 800137a:	e044      	b.n	8001406 <atitude_determination+0xca>
	        {
	        	atitude[i][j] += Mobs[i][k] * Mref[j][k];
 800137c:	69fa      	ldr	r2, [r7, #28]
 800137e:	4613      	mov	r3, r2
 8001380:	005b      	lsls	r3, r3, #1
 8001382:	4413      	add	r3, r2
 8001384:	00db      	lsls	r3, r3, #3
 8001386:	461a      	mov	r2, r3
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	441a      	add	r2, r3
 800138c:	69bb      	ldr	r3, [r7, #24]
 800138e:	00db      	lsls	r3, r3, #3
 8001390:	4413      	add	r3, r2
 8001392:	e9d3 4500 	ldrd	r4, r5, [r3]
 8001396:	69fa      	ldr	r2, [r7, #28]
 8001398:	4613      	mov	r3, r2
 800139a:	005b      	lsls	r3, r3, #1
 800139c:	4413      	add	r3, r2
 800139e:	00db      	lsls	r3, r3, #3
 80013a0:	461a      	mov	r2, r3
 80013a2:	68bb      	ldr	r3, [r7, #8]
 80013a4:	441a      	add	r2, r3
 80013a6:	697b      	ldr	r3, [r7, #20]
 80013a8:	00db      	lsls	r3, r3, #3
 80013aa:	4413      	add	r3, r2
 80013ac:	e9d3 0100 	ldrd	r0, r1, [r3]
 80013b0:	69ba      	ldr	r2, [r7, #24]
 80013b2:	4613      	mov	r3, r2
 80013b4:	005b      	lsls	r3, r3, #1
 80013b6:	4413      	add	r3, r2
 80013b8:	00db      	lsls	r3, r3, #3
 80013ba:	461a      	mov	r2, r3
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	441a      	add	r2, r3
 80013c0:	697b      	ldr	r3, [r7, #20]
 80013c2:	00db      	lsls	r3, r3, #3
 80013c4:	4413      	add	r3, r2
 80013c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013ca:	f7ff f935 	bl	8000638 <__aeabi_dmul>
 80013ce:	4602      	mov	r2, r0
 80013d0:	460b      	mov	r3, r1
 80013d2:	4610      	mov	r0, r2
 80013d4:	4619      	mov	r1, r3
 80013d6:	69fa      	ldr	r2, [r7, #28]
 80013d8:	4613      	mov	r3, r2
 80013da:	005b      	lsls	r3, r3, #1
 80013dc:	4413      	add	r3, r2
 80013de:	00db      	lsls	r3, r3, #3
 80013e0:	461a      	mov	r2, r3
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	189e      	adds	r6, r3, r2
 80013e6:	4602      	mov	r2, r0
 80013e8:	460b      	mov	r3, r1
 80013ea:	4620      	mov	r0, r4
 80013ec:	4629      	mov	r1, r5
 80013ee:	f7fe ff6d 	bl	80002cc <__adddf3>
 80013f2:	4602      	mov	r2, r0
 80013f4:	460b      	mov	r3, r1
 80013f6:	69b9      	ldr	r1, [r7, #24]
 80013f8:	00c9      	lsls	r1, r1, #3
 80013fa:	4431      	add	r1, r6
 80013fc:	e9c1 2300 	strd	r2, r3, [r1]
	        for (int k = 0; k < 3; k++)
 8001400:	697b      	ldr	r3, [r7, #20]
 8001402:	3301      	adds	r3, #1
 8001404:	617b      	str	r3, [r7, #20]
 8001406:	697b      	ldr	r3, [r7, #20]
 8001408:	2b02      	cmp	r3, #2
 800140a:	ddb7      	ble.n	800137c <atitude_determination+0x40>
		for (int j = 0; j < 3; j++)
 800140c:	69bb      	ldr	r3, [r7, #24]
 800140e:	3301      	adds	r3, #1
 8001410:	61bb      	str	r3, [r7, #24]
 8001412:	69bb      	ldr	r3, [r7, #24]
 8001414:	2b02      	cmp	r3, #2
 8001416:	dd9d      	ble.n	8001354 <atitude_determination+0x18>
	for (int i = 0; i < 3; i++)
 8001418:	69fb      	ldr	r3, [r7, #28]
 800141a:	3301      	adds	r3, #1
 800141c:	61fb      	str	r3, [r7, #28]
 800141e:	69fb      	ldr	r3, [r7, #28]
 8001420:	2b02      	cmp	r3, #2
 8001422:	dd94      	ble.n	800134e <atitude_determination+0x12>
	        }
	     }
	  }
}
 8001424:	bf00      	nop
 8001426:	bf00      	nop
 8001428:	3724      	adds	r7, #36	@ 0x24
 800142a:	46bd      	mov	sp, r7
 800142c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08001430 <send_atitude>:

void send_atitude(double atitude[3][3])
{
 8001430:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001434:	b0ad      	sub	sp, #180	@ 0xb4
 8001436:	af10      	add	r7, sp, #64	@ 0x40
 8001438:	6078      	str	r0, [r7, #4]
	uint8_t data_to_send[100];

	//sprintf((char*)data_to_send, "Atitude\n");
	//HAL_UART_Transmit(&huart2, data_to_send, strlen((char*)data_to_send), 100);

	sprintf((char*)data_to_send, "%f, %f, %f\n%f, %f, %f\n%f, %f, %f\n", atitude[0][0], atitude[0][1], atitude[0][2], atitude[1][0], atitude[1][1], atitude[1][2], atitude[2][0], atitude[2][1], atitude[2][2]);
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	e9d3 5600 	ldrd	r5, r6, [r3]
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	e9d3 8902 	ldrd	r8, r9, [r3, #8]
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	e9d3 ab04 	ldrd	sl, fp, [r3, #16]
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	3318      	adds	r3, #24
 8001450:	ed93 7b00 	vldr	d7, [r3]
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	3318      	adds	r3, #24
 8001458:	ed93 6b02 	vldr	d6, [r3, #8]
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	3318      	adds	r3, #24
 8001460:	ed93 5b04 	vldr	d5, [r3, #16]
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	3330      	adds	r3, #48	@ 0x30
 8001468:	ed93 4b00 	vldr	d4, [r3]
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	3330      	adds	r3, #48	@ 0x30
 8001470:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	3330      	adds	r3, #48	@ 0x30
 8001478:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800147c:	f107 040c 	add.w	r4, r7, #12
 8001480:	e9cd 230e 	strd	r2, r3, [sp, #56]	@ 0x38
 8001484:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8001488:	ed8d 4b0a 	vstr	d4, [sp, #40]	@ 0x28
 800148c:	ed8d 5b08 	vstr	d5, [sp, #32]
 8001490:	ed8d 6b06 	vstr	d6, [sp, #24]
 8001494:	ed8d 7b04 	vstr	d7, [sp, #16]
 8001498:	e9cd ab02 	strd	sl, fp, [sp, #8]
 800149c:	e9cd 8900 	strd	r8, r9, [sp]
 80014a0:	462a      	mov	r2, r5
 80014a2:	4633      	mov	r3, r6
 80014a4:	490a      	ldr	r1, [pc, #40]	@ (80014d0 <send_atitude+0xa0>)
 80014a6:	4620      	mov	r0, r4
 80014a8:	f006 fb30 	bl	8007b0c <siprintf>
	HAL_UART_Transmit(&huart2, data_to_send, strlen((char*)data_to_send), 100);
 80014ac:	f107 030c 	add.w	r3, r7, #12
 80014b0:	4618      	mov	r0, r3
 80014b2:	f7fe fefd 	bl	80002b0 <strlen>
 80014b6:	4603      	mov	r3, r0
 80014b8:	b29a      	uxth	r2, r3
 80014ba:	f107 010c 	add.w	r1, r7, #12
 80014be:	2364      	movs	r3, #100	@ 0x64
 80014c0:	4804      	ldr	r0, [pc, #16]	@ (80014d4 <send_atitude+0xa4>)
 80014c2:	f004 fe75 	bl	80061b0 <HAL_UART_Transmit>
	/*sprintf((char*)data_to_send, "%f, %f, %f\n", atitude[1][0], atitude[1][1], atitude[1][2]);
	HAL_UART_Transmit(&huart2, data_to_send, strlen((char*)data_to_send), 100);

	sprintf((char*)data_to_send, "%f, %f, %f\n", atitude[2][0], atitude[2][1], atitude[2][2]);
	HAL_UART_Transmit(&huart2, data_to_send, strlen((char*)data_to_send), 100);*/
}
 80014c6:	bf00      	nop
 80014c8:	3774      	adds	r7, #116	@ 0x74
 80014ca:	46bd      	mov	sp, r7
 80014cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80014d0:	0800cc18 	.word	0x0800cc18
 80014d4:	20007ad0 	.word	0x20007ad0

080014d8 <mat2quaternion>:

void mat2quaternion(double atitude[3][3], double q[4])
{
 80014d8:	e92d 4390 	stmdb	sp!, {r4, r7, r8, r9, lr}
 80014dc:	b085      	sub	sp, #20
 80014de:	af00      	add	r7, sp, #0
 80014e0:	6078      	str	r0, [r7, #4]
 80014e2:	6039      	str	r1, [r7, #0]
	for(uint8_t i = 0; i < 3; i++)
 80014e4:	2300      	movs	r3, #0
 80014e6:	73fb      	strb	r3, [r7, #15]
 80014e8:	e019      	b.n	800151e <mat2quaternion+0x46>
	{
		q[0] += atitude[i][i];
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	e9d3 0100 	ldrd	r0, r1, [r3]
 80014f0:	7bfa      	ldrb	r2, [r7, #15]
 80014f2:	4613      	mov	r3, r2
 80014f4:	005b      	lsls	r3, r3, #1
 80014f6:	4413      	add	r3, r2
 80014f8:	00db      	lsls	r3, r3, #3
 80014fa:	461a      	mov	r2, r3
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	441a      	add	r2, r3
 8001500:	7bfb      	ldrb	r3, [r7, #15]
 8001502:	00db      	lsls	r3, r3, #3
 8001504:	4413      	add	r3, r2
 8001506:	e9d3 2300 	ldrd	r2, r3, [r3]
 800150a:	f7fe fedf 	bl	80002cc <__adddf3>
 800150e:	4602      	mov	r2, r0
 8001510:	460b      	mov	r3, r1
 8001512:	6839      	ldr	r1, [r7, #0]
 8001514:	e9c1 2300 	strd	r2, r3, [r1]
	for(uint8_t i = 0; i < 3; i++)
 8001518:	7bfb      	ldrb	r3, [r7, #15]
 800151a:	3301      	adds	r3, #1
 800151c:	73fb      	strb	r3, [r7, #15]
 800151e:	7bfb      	ldrb	r3, [r7, #15]
 8001520:	2b02      	cmp	r3, #2
 8001522:	d9e2      	bls.n	80014ea <mat2quaternion+0x12>
	}

	q[0] = sqrt(q[0] + 1)/2;
 8001524:	683b      	ldr	r3, [r7, #0]
 8001526:	e9d3 0100 	ldrd	r0, r1, [r3]
 800152a:	f04f 0200 	mov.w	r2, #0
 800152e:	4b49      	ldr	r3, [pc, #292]	@ (8001654 <mat2quaternion+0x17c>)
 8001530:	f7fe fecc 	bl	80002cc <__adddf3>
 8001534:	4602      	mov	r2, r0
 8001536:	460b      	mov	r3, r1
 8001538:	ec43 2b17 	vmov	d7, r2, r3
 800153c:	eeb0 0a47 	vmov.f32	s0, s14
 8001540:	eef0 0a67 	vmov.f32	s1, s15
 8001544:	f009 ff1a 	bl	800b37c <sqrt>
 8001548:	ec51 0b10 	vmov	r0, r1, d0
 800154c:	f04f 0200 	mov.w	r2, #0
 8001550:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001554:	f7ff f99a 	bl	800088c <__aeabi_ddiv>
 8001558:	4602      	mov	r2, r0
 800155a:	460b      	mov	r3, r1
 800155c:	6839      	ldr	r1, [r7, #0]
 800155e:	e9c1 2300 	strd	r2, r3, [r1]
	q[1] = (atitude[1][2] - atitude[2][1])/(4*q[0]);
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	3318      	adds	r3, #24
 8001566:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	3330      	adds	r3, #48	@ 0x30
 800156e:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8001572:	f7fe fea9 	bl	80002c8 <__aeabi_dsub>
 8001576:	4602      	mov	r2, r0
 8001578:	460b      	mov	r3, r1
 800157a:	4690      	mov	r8, r2
 800157c:	4699      	mov	r9, r3
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001584:	f04f 0200 	mov.w	r2, #0
 8001588:	4b33      	ldr	r3, [pc, #204]	@ (8001658 <mat2quaternion+0x180>)
 800158a:	f7ff f855 	bl	8000638 <__aeabi_dmul>
 800158e:	4602      	mov	r2, r0
 8001590:	460b      	mov	r3, r1
 8001592:	4610      	mov	r0, r2
 8001594:	4619      	mov	r1, r3
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	f103 0408 	add.w	r4, r3, #8
 800159c:	4602      	mov	r2, r0
 800159e:	460b      	mov	r3, r1
 80015a0:	4640      	mov	r0, r8
 80015a2:	4649      	mov	r1, r9
 80015a4:	f7ff f972 	bl	800088c <__aeabi_ddiv>
 80015a8:	4602      	mov	r2, r0
 80015aa:	460b      	mov	r3, r1
 80015ac:	e9c4 2300 	strd	r2, r3, [r4]
	q[2] = (atitude[2][0] - atitude[0][2])/(4*q[0]);
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	3330      	adds	r3, #48	@ 0x30
 80015b4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80015be:	f7fe fe83 	bl	80002c8 <__aeabi_dsub>
 80015c2:	4602      	mov	r2, r0
 80015c4:	460b      	mov	r3, r1
 80015c6:	4690      	mov	r8, r2
 80015c8:	4699      	mov	r9, r3
 80015ca:	683b      	ldr	r3, [r7, #0]
 80015cc:	e9d3 0100 	ldrd	r0, r1, [r3]
 80015d0:	f04f 0200 	mov.w	r2, #0
 80015d4:	4b20      	ldr	r3, [pc, #128]	@ (8001658 <mat2quaternion+0x180>)
 80015d6:	f7ff f82f 	bl	8000638 <__aeabi_dmul>
 80015da:	4602      	mov	r2, r0
 80015dc:	460b      	mov	r3, r1
 80015de:	4610      	mov	r0, r2
 80015e0:	4619      	mov	r1, r3
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	f103 0410 	add.w	r4, r3, #16
 80015e8:	4602      	mov	r2, r0
 80015ea:	460b      	mov	r3, r1
 80015ec:	4640      	mov	r0, r8
 80015ee:	4649      	mov	r1, r9
 80015f0:	f7ff f94c 	bl	800088c <__aeabi_ddiv>
 80015f4:	4602      	mov	r2, r0
 80015f6:	460b      	mov	r3, r1
 80015f8:	e9c4 2300 	strd	r2, r3, [r4]
	q[3] = (atitude[0][1] - atitude[1][0])/(4*q[0]);
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	3318      	adds	r3, #24
 8001606:	e9d3 2300 	ldrd	r2, r3, [r3]
 800160a:	f7fe fe5d 	bl	80002c8 <__aeabi_dsub>
 800160e:	4602      	mov	r2, r0
 8001610:	460b      	mov	r3, r1
 8001612:	4690      	mov	r8, r2
 8001614:	4699      	mov	r9, r3
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	e9d3 0100 	ldrd	r0, r1, [r3]
 800161c:	f04f 0200 	mov.w	r2, #0
 8001620:	4b0d      	ldr	r3, [pc, #52]	@ (8001658 <mat2quaternion+0x180>)
 8001622:	f7ff f809 	bl	8000638 <__aeabi_dmul>
 8001626:	4602      	mov	r2, r0
 8001628:	460b      	mov	r3, r1
 800162a:	4610      	mov	r0, r2
 800162c:	4619      	mov	r1, r3
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	f103 0418 	add.w	r4, r3, #24
 8001634:	4602      	mov	r2, r0
 8001636:	460b      	mov	r3, r1
 8001638:	4640      	mov	r0, r8
 800163a:	4649      	mov	r1, r9
 800163c:	f7ff f926 	bl	800088c <__aeabi_ddiv>
 8001640:	4602      	mov	r2, r0
 8001642:	460b      	mov	r3, r1
 8001644:	e9c4 2300 	strd	r2, r3, [r4]
}
 8001648:	bf00      	nop
 800164a:	3714      	adds	r7, #20
 800164c:	46bd      	mov	sp, r7
 800164e:	e8bd 8390 	ldmia.w	sp!, {r4, r7, r8, r9, pc}
 8001652:	bf00      	nop
 8001654:	3ff00000 	.word	0x3ff00000
 8001658:	40100000 	.word	0x40100000

0800165c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b08a      	sub	sp, #40	@ 0x28
 8001660:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001662:	f107 0314 	add.w	r3, r7, #20
 8001666:	2200      	movs	r2, #0
 8001668:	601a      	str	r2, [r3, #0]
 800166a:	605a      	str	r2, [r3, #4]
 800166c:	609a      	str	r2, [r3, #8]
 800166e:	60da      	str	r2, [r3, #12]
 8001670:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001672:	4b2a      	ldr	r3, [pc, #168]	@ (800171c <MX_GPIO_Init+0xc0>)
 8001674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001676:	4a29      	ldr	r2, [pc, #164]	@ (800171c <MX_GPIO_Init+0xc0>)
 8001678:	f043 0304 	orr.w	r3, r3, #4
 800167c:	6313      	str	r3, [r2, #48]	@ 0x30
 800167e:	4b27      	ldr	r3, [pc, #156]	@ (800171c <MX_GPIO_Init+0xc0>)
 8001680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001682:	f003 0304 	and.w	r3, r3, #4
 8001686:	613b      	str	r3, [r7, #16]
 8001688:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800168a:	4b24      	ldr	r3, [pc, #144]	@ (800171c <MX_GPIO_Init+0xc0>)
 800168c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800168e:	4a23      	ldr	r2, [pc, #140]	@ (800171c <MX_GPIO_Init+0xc0>)
 8001690:	f043 0320 	orr.w	r3, r3, #32
 8001694:	6313      	str	r3, [r2, #48]	@ 0x30
 8001696:	4b21      	ldr	r3, [pc, #132]	@ (800171c <MX_GPIO_Init+0xc0>)
 8001698:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800169a:	f003 0320 	and.w	r3, r3, #32
 800169e:	60fb      	str	r3, [r7, #12]
 80016a0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80016a2:	4b1e      	ldr	r3, [pc, #120]	@ (800171c <MX_GPIO_Init+0xc0>)
 80016a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016a6:	4a1d      	ldr	r2, [pc, #116]	@ (800171c <MX_GPIO_Init+0xc0>)
 80016a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80016ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80016ae:	4b1b      	ldr	r3, [pc, #108]	@ (800171c <MX_GPIO_Init+0xc0>)
 80016b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80016b6:	60bb      	str	r3, [r7, #8]
 80016b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016ba:	4b18      	ldr	r3, [pc, #96]	@ (800171c <MX_GPIO_Init+0xc0>)
 80016bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016be:	4a17      	ldr	r2, [pc, #92]	@ (800171c <MX_GPIO_Init+0xc0>)
 80016c0:	f043 0302 	orr.w	r3, r3, #2
 80016c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80016c6:	4b15      	ldr	r3, [pc, #84]	@ (800171c <MX_GPIO_Init+0xc0>)
 80016c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ca:	f003 0302 	and.w	r3, r3, #2
 80016ce:	607b      	str	r3, [r7, #4]
 80016d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80016d2:	4b12      	ldr	r3, [pc, #72]	@ (800171c <MX_GPIO_Init+0xc0>)
 80016d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016d6:	4a11      	ldr	r2, [pc, #68]	@ (800171c <MX_GPIO_Init+0xc0>)
 80016d8:	f043 0308 	orr.w	r3, r3, #8
 80016dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80016de:	4b0f      	ldr	r3, [pc, #60]	@ (800171c <MX_GPIO_Init+0xc0>)
 80016e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016e2:	f003 0308 	and.w	r3, r3, #8
 80016e6:	603b      	str	r3, [r7, #0]
 80016e8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LEDG_Pin|LEDR_Pin, GPIO_PIN_RESET);
 80016ea:	2200      	movs	r2, #0
 80016ec:	f244 0101 	movw	r1, #16385	@ 0x4001
 80016f0:	480b      	ldr	r0, [pc, #44]	@ (8001720 <MX_GPIO_Init+0xc4>)
 80016f2:	f002 f945 	bl	8003980 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LEDG_Pin|LEDR_Pin;
 80016f6:	f244 0301 	movw	r3, #16385	@ 0x4001
 80016fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016fc:	2301      	movs	r3, #1
 80016fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001700:	2300      	movs	r3, #0
 8001702:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001704:	2300      	movs	r3, #0
 8001706:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001708:	f107 0314 	add.w	r3, r7, #20
 800170c:	4619      	mov	r1, r3
 800170e:	4804      	ldr	r0, [pc, #16]	@ (8001720 <MX_GPIO_Init+0xc4>)
 8001710:	f001 ff8a 	bl	8003628 <HAL_GPIO_Init>

}
 8001714:	bf00      	nop
 8001716:	3728      	adds	r7, #40	@ 0x28
 8001718:	46bd      	mov	sp, r7
 800171a:	bd80      	pop	{r7, pc}
 800171c:	40023800 	.word	0x40023800
 8001720:	40020400 	.word	0x40020400

08001724 <config_hmc>:
 *      Author: labt5
 */
#include "hmc5883.h"

void config_hmc(I2C_HandleTypeDef *h)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b088      	sub	sp, #32
 8001728:	af04      	add	r7, sp, #16
 800172a:	6078      	str	r0, [r7, #4]
	uint8_t data;
	data = 0x78;
 800172c:	2378      	movs	r3, #120	@ 0x78
 800172e:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(h, hmc_addr, hmc_conf_a, 1, &data, 1, 10); //0x18 => OSR = 1; Data Rate = 75 Hz; Measurement Mode = continuous
 8001730:	230a      	movs	r3, #10
 8001732:	9302      	str	r3, [sp, #8]
 8001734:	2301      	movs	r3, #1
 8001736:	9301      	str	r3, [sp, #4]
 8001738:	f107 030f 	add.w	r3, r7, #15
 800173c:	9300      	str	r3, [sp, #0]
 800173e:	2301      	movs	r3, #1
 8001740:	2200      	movs	r2, #0
 8001742:	213c      	movs	r1, #60	@ 0x3c
 8001744:	6878      	ldr	r0, [r7, #4]
 8001746:	f002 f9d1 	bl	8003aec <HAL_I2C_Mem_Write>
	data = 0x00;
 800174a:	2300      	movs	r3, #0
 800174c:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(h, hmc_addr, hmc_conf_b, 1, &data, 1, 10); //0x00 => Sensor Field Range = + ou - 0.88 Ga
 800174e:	230a      	movs	r3, #10
 8001750:	9302      	str	r3, [sp, #8]
 8001752:	2301      	movs	r3, #1
 8001754:	9301      	str	r3, [sp, #4]
 8001756:	f107 030f 	add.w	r3, r7, #15
 800175a:	9300      	str	r3, [sp, #0]
 800175c:	2301      	movs	r3, #1
 800175e:	2201      	movs	r2, #1
 8001760:	213c      	movs	r1, #60	@ 0x3c
 8001762:	6878      	ldr	r0, [r7, #4]
 8001764:	f002 f9c2 	bl	8003aec <HAL_I2C_Mem_Write>
	data = 0x00;
 8001768:	2300      	movs	r3, #0
 800176a:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(h, hmc_addr, hmc_mode_reg, 1, &data, 1, 10); //0x00 => Continuous mode
 800176c:	230a      	movs	r3, #10
 800176e:	9302      	str	r3, [sp, #8]
 8001770:	2301      	movs	r3, #1
 8001772:	9301      	str	r3, [sp, #4]
 8001774:	f107 030f 	add.w	r3, r7, #15
 8001778:	9300      	str	r3, [sp, #0]
 800177a:	2301      	movs	r3, #1
 800177c:	2202      	movs	r2, #2
 800177e:	213c      	movs	r1, #60	@ 0x3c
 8001780:	6878      	ldr	r0, [r7, #4]
 8001782:	f002 f9b3 	bl	8003aec <HAL_I2C_Mem_Write>
}
 8001786:	bf00      	nop
 8001788:	3710      	adds	r7, #16
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}
	...

08001790 <read_id_hmc>:

void read_id_hmc(I2C_HandleTypeDef *h)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b088      	sub	sp, #32
 8001794:	af04      	add	r7, sp, #16
 8001796:	6078      	str	r0, [r7, #4]
	uint8_t id[3] = {0};
 8001798:	4b0b      	ldr	r3, [pc, #44]	@ (80017c8 <read_id_hmc+0x38>)
 800179a:	881b      	ldrh	r3, [r3, #0]
 800179c:	81bb      	strh	r3, [r7, #12]
 800179e:	2300      	movs	r3, #0
 80017a0:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Mem_Read(h, hmc_addr, hmc_id_a, 1, id, 3, 50);
 80017a2:	2332      	movs	r3, #50	@ 0x32
 80017a4:	9302      	str	r3, [sp, #8]
 80017a6:	2303      	movs	r3, #3
 80017a8:	9301      	str	r3, [sp, #4]
 80017aa:	f107 030c 	add.w	r3, r7, #12
 80017ae:	9300      	str	r3, [sp, #0]
 80017b0:	2301      	movs	r3, #1
 80017b2:	220a      	movs	r2, #10
 80017b4:	213c      	movs	r1, #60	@ 0x3c
 80017b6:	6878      	ldr	r0, [r7, #4]
 80017b8:	f002 faac 	bl	8003d14 <HAL_I2C_Mem_Read>
	id[3] = 0;
 80017bc:	2300      	movs	r3, #0
 80017be:	73fb      	strb	r3, [r7, #15]
}
 80017c0:	bf00      	nop
 80017c2:	3710      	adds	r7, #16
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}
 80017c8:	0800cc3c 	.word	0x0800cc3c
 80017cc:	00000000 	.word	0x00000000

080017d0 <read_hmc>:

void read_hmc(I2C_HandleTypeDef *h, HMC_t *Data)
{
 80017d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80017d4:	b086      	sub	sp, #24
 80017d6:	af04      	add	r7, sp, #16
 80017d8:	6078      	str	r0, [r7, #4]
 80017da:	6039      	str	r1, [r7, #0]
	HAL_I2C_Mem_Read(h, hmc_addr, hmc_x_high, 1, Data->mag_data_nude, 6, 50);
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	2232      	movs	r2, #50	@ 0x32
 80017e0:	9202      	str	r2, [sp, #8]
 80017e2:	2206      	movs	r2, #6
 80017e4:	9201      	str	r2, [sp, #4]
 80017e6:	9300      	str	r3, [sp, #0]
 80017e8:	2301      	movs	r3, #1
 80017ea:	2203      	movs	r2, #3
 80017ec:	213c      	movs	r1, #60	@ 0x3c
 80017ee:	6878      	ldr	r0, [r7, #4]
 80017f0:	f002 fa90 	bl	8003d14 <HAL_I2C_Mem_Read>


	Data->mag_x_nude = (int16_t)((Data->mag_data_nude[0] << 8) | Data->mag_data_nude[1]);
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	781b      	ldrb	r3, [r3, #0]
 80017f8:	021b      	lsls	r3, r3, #8
 80017fa:	b21a      	sxth	r2, r3
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	785b      	ldrb	r3, [r3, #1]
 8001800:	b21b      	sxth	r3, r3
 8001802:	4313      	orrs	r3, r2
 8001804:	b21a      	sxth	r2, r3
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	80da      	strh	r2, [r3, #6]
	Data->mag_z_nude = (int16_t)((Data->mag_data_nude[2] << 8) | Data->mag_data_nude[3]);
 800180a:	683b      	ldr	r3, [r7, #0]
 800180c:	789b      	ldrb	r3, [r3, #2]
 800180e:	021b      	lsls	r3, r3, #8
 8001810:	b21a      	sxth	r2, r3
 8001812:	683b      	ldr	r3, [r7, #0]
 8001814:	78db      	ldrb	r3, [r3, #3]
 8001816:	b21b      	sxth	r3, r3
 8001818:	4313      	orrs	r3, r2
 800181a:	b21a      	sxth	r2, r3
 800181c:	683b      	ldr	r3, [r7, #0]
 800181e:	815a      	strh	r2, [r3, #10]
	Data->mag_y_nude = (int16_t)((Data->mag_data_nude[4] << 8) | Data->mag_data_nude[5]);
 8001820:	683b      	ldr	r3, [r7, #0]
 8001822:	791b      	ldrb	r3, [r3, #4]
 8001824:	021b      	lsls	r3, r3, #8
 8001826:	b21a      	sxth	r2, r3
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	795b      	ldrb	r3, [r3, #5]
 800182c:	b21b      	sxth	r3, r3
 800182e:	4313      	orrs	r3, r2
 8001830:	b21a      	sxth	r2, r3
 8001832:	683b      	ldr	r3, [r7, #0]
 8001834:	811a      	strh	r2, [r3, #8]

	Data->mag_x = ((double)Data->mag_x_nude)/1370;
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800183c:	4618      	mov	r0, r3
 800183e:	f7fe fe91 	bl	8000564 <__aeabi_i2d>
 8001842:	a3a2      	add	r3, pc, #648	@ (adr r3, 8001acc <read_hmc+0x2fc>)
 8001844:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001848:	f7ff f820 	bl	800088c <__aeabi_ddiv>
 800184c:	4602      	mov	r2, r0
 800184e:	460b      	mov	r3, r1
 8001850:	6839      	ldr	r1, [r7, #0]
 8001852:	e9c1 2304 	strd	r2, r3, [r1, #16]
	Data->mag_y = ((double)Data->mag_y_nude)/1370;
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800185c:	4618      	mov	r0, r3
 800185e:	f7fe fe81 	bl	8000564 <__aeabi_i2d>
 8001862:	a39a      	add	r3, pc, #616	@ (adr r3, 8001acc <read_hmc+0x2fc>)
 8001864:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001868:	f7ff f810 	bl	800088c <__aeabi_ddiv>
 800186c:	4602      	mov	r2, r0
 800186e:	460b      	mov	r3, r1
 8001870:	6839      	ldr	r1, [r7, #0]
 8001872:	e9c1 2306 	strd	r2, r3, [r1, #24]
	Data->mag_z = ((double)Data->mag_z_nude)/1370;
 8001876:	683b      	ldr	r3, [r7, #0]
 8001878:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800187c:	4618      	mov	r0, r3
 800187e:	f7fe fe71 	bl	8000564 <__aeabi_i2d>
 8001882:	a392      	add	r3, pc, #584	@ (adr r3, 8001acc <read_hmc+0x2fc>)
 8001884:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001888:	f7ff f800 	bl	800088c <__aeabi_ddiv>
 800188c:	4602      	mov	r2, r0
 800188e:	460b      	mov	r3, r1
 8001890:	6839      	ldr	r1, [r7, #0]
 8001892:	e9c1 2308 	strd	r2, r3, [r1, #32]

	Data->mag_x_calib = (Data->mag_x - p[3])/p[0];
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 800189c:	4b8a      	ldr	r3, [pc, #552]	@ (8001ac8 <read_hmc+0x2f8>)
 800189e:	68db      	ldr	r3, [r3, #12]
 80018a0:	4618      	mov	r0, r3
 80018a2:	f7fe fe71 	bl	8000588 <__aeabi_f2d>
 80018a6:	4602      	mov	r2, r0
 80018a8:	460b      	mov	r3, r1
 80018aa:	4620      	mov	r0, r4
 80018ac:	4629      	mov	r1, r5
 80018ae:	f7fe fd0b 	bl	80002c8 <__aeabi_dsub>
 80018b2:	4602      	mov	r2, r0
 80018b4:	460b      	mov	r3, r1
 80018b6:	4614      	mov	r4, r2
 80018b8:	461d      	mov	r5, r3
 80018ba:	4b83      	ldr	r3, [pc, #524]	@ (8001ac8 <read_hmc+0x2f8>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	4618      	mov	r0, r3
 80018c0:	f7fe fe62 	bl	8000588 <__aeabi_f2d>
 80018c4:	4602      	mov	r2, r0
 80018c6:	460b      	mov	r3, r1
 80018c8:	4620      	mov	r0, r4
 80018ca:	4629      	mov	r1, r5
 80018cc:	f7fe ffde 	bl	800088c <__aeabi_ddiv>
 80018d0:	4602      	mov	r2, r0
 80018d2:	460b      	mov	r3, r1
 80018d4:	6839      	ldr	r1, [r7, #0]
 80018d6:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
	Data->mag_y_calib = ((Data->mag_y - p[4])/p[1] - Data->mag_x_calib * sin(p[6]))/cos(p[6]);
 80018da:	683b      	ldr	r3, [r7, #0]
 80018dc:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 80018e0:	4b79      	ldr	r3, [pc, #484]	@ (8001ac8 <read_hmc+0x2f8>)
 80018e2:	691b      	ldr	r3, [r3, #16]
 80018e4:	4618      	mov	r0, r3
 80018e6:	f7fe fe4f 	bl	8000588 <__aeabi_f2d>
 80018ea:	4602      	mov	r2, r0
 80018ec:	460b      	mov	r3, r1
 80018ee:	4620      	mov	r0, r4
 80018f0:	4629      	mov	r1, r5
 80018f2:	f7fe fce9 	bl	80002c8 <__aeabi_dsub>
 80018f6:	4602      	mov	r2, r0
 80018f8:	460b      	mov	r3, r1
 80018fa:	4614      	mov	r4, r2
 80018fc:	461d      	mov	r5, r3
 80018fe:	4b72      	ldr	r3, [pc, #456]	@ (8001ac8 <read_hmc+0x2f8>)
 8001900:	685b      	ldr	r3, [r3, #4]
 8001902:	4618      	mov	r0, r3
 8001904:	f7fe fe40 	bl	8000588 <__aeabi_f2d>
 8001908:	4602      	mov	r2, r0
 800190a:	460b      	mov	r3, r1
 800190c:	4620      	mov	r0, r4
 800190e:	4629      	mov	r1, r5
 8001910:	f7fe ffbc 	bl	800088c <__aeabi_ddiv>
 8001914:	4602      	mov	r2, r0
 8001916:	460b      	mov	r3, r1
 8001918:	4690      	mov	r8, r2
 800191a:	4699      	mov	r9, r3
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 8001922:	4b69      	ldr	r3, [pc, #420]	@ (8001ac8 <read_hmc+0x2f8>)
 8001924:	699b      	ldr	r3, [r3, #24]
 8001926:	4618      	mov	r0, r3
 8001928:	f7fe fe2e 	bl	8000588 <__aeabi_f2d>
 800192c:	4602      	mov	r2, r0
 800192e:	460b      	mov	r3, r1
 8001930:	ec43 2b10 	vmov	d0, r2, r3
 8001934:	f009 fda4 	bl	800b480 <sin>
 8001938:	ec53 2b10 	vmov	r2, r3, d0
 800193c:	4620      	mov	r0, r4
 800193e:	4629      	mov	r1, r5
 8001940:	f7fe fe7a 	bl	8000638 <__aeabi_dmul>
 8001944:	4602      	mov	r2, r0
 8001946:	460b      	mov	r3, r1
 8001948:	4640      	mov	r0, r8
 800194a:	4649      	mov	r1, r9
 800194c:	f7fe fcbc 	bl	80002c8 <__aeabi_dsub>
 8001950:	4602      	mov	r2, r0
 8001952:	460b      	mov	r3, r1
 8001954:	4614      	mov	r4, r2
 8001956:	461d      	mov	r5, r3
 8001958:	4b5b      	ldr	r3, [pc, #364]	@ (8001ac8 <read_hmc+0x2f8>)
 800195a:	699b      	ldr	r3, [r3, #24]
 800195c:	4618      	mov	r0, r3
 800195e:	f7fe fe13 	bl	8000588 <__aeabi_f2d>
 8001962:	4602      	mov	r2, r0
 8001964:	460b      	mov	r3, r1
 8001966:	ec43 2b10 	vmov	d0, r2, r3
 800196a:	f009 fd35 	bl	800b3d8 <cos>
 800196e:	ec53 2b10 	vmov	r2, r3, d0
 8001972:	4620      	mov	r0, r4
 8001974:	4629      	mov	r1, r5
 8001976:	f7fe ff89 	bl	800088c <__aeabi_ddiv>
 800197a:	4602      	mov	r2, r0
 800197c:	460b      	mov	r3, r1
 800197e:	6839      	ldr	r1, [r7, #0]
 8001980:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
	Data->mag_z_calib = (Data->mag_z - p[5])/p[2] - Data->mag_x_calib * sin(p[7]) * cos(p[9]) - Data->mag_y_calib * sin(p[8])/(cos(p[7]) * cos(p[8]));
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 800198a:	4b4f      	ldr	r3, [pc, #316]	@ (8001ac8 <read_hmc+0x2f8>)
 800198c:	695b      	ldr	r3, [r3, #20]
 800198e:	4618      	mov	r0, r3
 8001990:	f7fe fdfa 	bl	8000588 <__aeabi_f2d>
 8001994:	4602      	mov	r2, r0
 8001996:	460b      	mov	r3, r1
 8001998:	4620      	mov	r0, r4
 800199a:	4629      	mov	r1, r5
 800199c:	f7fe fc94 	bl	80002c8 <__aeabi_dsub>
 80019a0:	4602      	mov	r2, r0
 80019a2:	460b      	mov	r3, r1
 80019a4:	4614      	mov	r4, r2
 80019a6:	461d      	mov	r5, r3
 80019a8:	4b47      	ldr	r3, [pc, #284]	@ (8001ac8 <read_hmc+0x2f8>)
 80019aa:	689b      	ldr	r3, [r3, #8]
 80019ac:	4618      	mov	r0, r3
 80019ae:	f7fe fdeb 	bl	8000588 <__aeabi_f2d>
 80019b2:	4602      	mov	r2, r0
 80019b4:	460b      	mov	r3, r1
 80019b6:	4620      	mov	r0, r4
 80019b8:	4629      	mov	r1, r5
 80019ba:	f7fe ff67 	bl	800088c <__aeabi_ddiv>
 80019be:	4602      	mov	r2, r0
 80019c0:	460b      	mov	r3, r1
 80019c2:	4690      	mov	r8, r2
 80019c4:	4699      	mov	r9, r3
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 80019cc:	4b3e      	ldr	r3, [pc, #248]	@ (8001ac8 <read_hmc+0x2f8>)
 80019ce:	69db      	ldr	r3, [r3, #28]
 80019d0:	4618      	mov	r0, r3
 80019d2:	f7fe fdd9 	bl	8000588 <__aeabi_f2d>
 80019d6:	4602      	mov	r2, r0
 80019d8:	460b      	mov	r3, r1
 80019da:	ec43 2b10 	vmov	d0, r2, r3
 80019de:	f009 fd4f 	bl	800b480 <sin>
 80019e2:	ec53 2b10 	vmov	r2, r3, d0
 80019e6:	4620      	mov	r0, r4
 80019e8:	4629      	mov	r1, r5
 80019ea:	f7fe fe25 	bl	8000638 <__aeabi_dmul>
 80019ee:	4602      	mov	r2, r0
 80019f0:	460b      	mov	r3, r1
 80019f2:	4614      	mov	r4, r2
 80019f4:	461d      	mov	r5, r3
 80019f6:	4b34      	ldr	r3, [pc, #208]	@ (8001ac8 <read_hmc+0x2f8>)
 80019f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019fa:	4618      	mov	r0, r3
 80019fc:	f7fe fdc4 	bl	8000588 <__aeabi_f2d>
 8001a00:	4602      	mov	r2, r0
 8001a02:	460b      	mov	r3, r1
 8001a04:	ec43 2b10 	vmov	d0, r2, r3
 8001a08:	f009 fce6 	bl	800b3d8 <cos>
 8001a0c:	ec53 2b10 	vmov	r2, r3, d0
 8001a10:	4620      	mov	r0, r4
 8001a12:	4629      	mov	r1, r5
 8001a14:	f7fe fe10 	bl	8000638 <__aeabi_dmul>
 8001a18:	4602      	mov	r2, r0
 8001a1a:	460b      	mov	r3, r1
 8001a1c:	4640      	mov	r0, r8
 8001a1e:	4649      	mov	r1, r9
 8001a20:	f7fe fc52 	bl	80002c8 <__aeabi_dsub>
 8001a24:	4602      	mov	r2, r0
 8001a26:	460b      	mov	r3, r1
 8001a28:	4690      	mov	r8, r2
 8001a2a:	4699      	mov	r9, r3
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 8001a32:	4b25      	ldr	r3, [pc, #148]	@ (8001ac8 <read_hmc+0x2f8>)
 8001a34:	6a1b      	ldr	r3, [r3, #32]
 8001a36:	4618      	mov	r0, r3
 8001a38:	f7fe fda6 	bl	8000588 <__aeabi_f2d>
 8001a3c:	4602      	mov	r2, r0
 8001a3e:	460b      	mov	r3, r1
 8001a40:	ec43 2b10 	vmov	d0, r2, r3
 8001a44:	f009 fd1c 	bl	800b480 <sin>
 8001a48:	ec53 2b10 	vmov	r2, r3, d0
 8001a4c:	4620      	mov	r0, r4
 8001a4e:	4629      	mov	r1, r5
 8001a50:	f7fe fdf2 	bl	8000638 <__aeabi_dmul>
 8001a54:	4602      	mov	r2, r0
 8001a56:	460b      	mov	r3, r1
 8001a58:	4614      	mov	r4, r2
 8001a5a:	461d      	mov	r5, r3
 8001a5c:	4b1a      	ldr	r3, [pc, #104]	@ (8001ac8 <read_hmc+0x2f8>)
 8001a5e:	69db      	ldr	r3, [r3, #28]
 8001a60:	4618      	mov	r0, r3
 8001a62:	f7fe fd91 	bl	8000588 <__aeabi_f2d>
 8001a66:	4602      	mov	r2, r0
 8001a68:	460b      	mov	r3, r1
 8001a6a:	ec43 2b10 	vmov	d0, r2, r3
 8001a6e:	f009 fcb3 	bl	800b3d8 <cos>
 8001a72:	ec5b ab10 	vmov	sl, fp, d0
 8001a76:	4b14      	ldr	r3, [pc, #80]	@ (8001ac8 <read_hmc+0x2f8>)
 8001a78:	6a1b      	ldr	r3, [r3, #32]
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f7fe fd84 	bl	8000588 <__aeabi_f2d>
 8001a80:	4602      	mov	r2, r0
 8001a82:	460b      	mov	r3, r1
 8001a84:	ec43 2b10 	vmov	d0, r2, r3
 8001a88:	f009 fca6 	bl	800b3d8 <cos>
 8001a8c:	ec53 2b10 	vmov	r2, r3, d0
 8001a90:	4650      	mov	r0, sl
 8001a92:	4659      	mov	r1, fp
 8001a94:	f7fe fdd0 	bl	8000638 <__aeabi_dmul>
 8001a98:	4602      	mov	r2, r0
 8001a9a:	460b      	mov	r3, r1
 8001a9c:	4620      	mov	r0, r4
 8001a9e:	4629      	mov	r1, r5
 8001aa0:	f7fe fef4 	bl	800088c <__aeabi_ddiv>
 8001aa4:	4602      	mov	r2, r0
 8001aa6:	460b      	mov	r3, r1
 8001aa8:	4640      	mov	r0, r8
 8001aaa:	4649      	mov	r1, r9
 8001aac:	f7fe fc0c 	bl	80002c8 <__aeabi_dsub>
 8001ab0:	4602      	mov	r2, r0
 8001ab2:	460b      	mov	r3, r1
 8001ab4:	6839      	ldr	r1, [r7, #0]
 8001ab6:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38
}
 8001aba:	bf00      	nop
 8001abc:	3708      	adds	r7, #8
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001ac4:	f3af 8000 	nop.w
 8001ac8:	20000030 	.word	0x20000030
 8001acc:	00000000 	.word	0x00000000
 8001ad0:	40956800 	.word	0x40956800

08001ad4 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001ad8:	4b1b      	ldr	r3, [pc, #108]	@ (8001b48 <MX_I2C2_Init+0x74>)
 8001ada:	4a1c      	ldr	r2, [pc, #112]	@ (8001b4c <MX_I2C2_Init+0x78>)
 8001adc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00501E63;
 8001ade:	4b1a      	ldr	r3, [pc, #104]	@ (8001b48 <MX_I2C2_Init+0x74>)
 8001ae0:	4a1b      	ldr	r2, [pc, #108]	@ (8001b50 <MX_I2C2_Init+0x7c>)
 8001ae2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001ae4:	4b18      	ldr	r3, [pc, #96]	@ (8001b48 <MX_I2C2_Init+0x74>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001aea:	4b17      	ldr	r3, [pc, #92]	@ (8001b48 <MX_I2C2_Init+0x74>)
 8001aec:	2201      	movs	r2, #1
 8001aee:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001af0:	4b15      	ldr	r3, [pc, #84]	@ (8001b48 <MX_I2C2_Init+0x74>)
 8001af2:	2200      	movs	r2, #0
 8001af4:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001af6:	4b14      	ldr	r3, [pc, #80]	@ (8001b48 <MX_I2C2_Init+0x74>)
 8001af8:	2200      	movs	r2, #0
 8001afa:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001afc:	4b12      	ldr	r3, [pc, #72]	@ (8001b48 <MX_I2C2_Init+0x74>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b02:	4b11      	ldr	r3, [pc, #68]	@ (8001b48 <MX_I2C2_Init+0x74>)
 8001b04:	2200      	movs	r2, #0
 8001b06:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001b08:	4b0f      	ldr	r3, [pc, #60]	@ (8001b48 <MX_I2C2_Init+0x74>)
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001b0e:	480e      	ldr	r0, [pc, #56]	@ (8001b48 <MX_I2C2_Init+0x74>)
 8001b10:	f001 ff50 	bl	80039b4 <HAL_I2C_Init>
 8001b14:	4603      	mov	r3, r0
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d001      	beq.n	8001b1e <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001b1a:	f000 ffb5 	bl	8002a88 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_DISABLE) != HAL_OK)
 8001b1e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001b22:	4809      	ldr	r0, [pc, #36]	@ (8001b48 <MX_I2C2_Init+0x74>)
 8001b24:	f002 fcd2 	bl	80044cc <HAL_I2CEx_ConfigAnalogFilter>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d001      	beq.n	8001b32 <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 8001b2e:	f000 ffab 	bl	8002a88 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001b32:	2100      	movs	r1, #0
 8001b34:	4804      	ldr	r0, [pc, #16]	@ (8001b48 <MX_I2C2_Init+0x74>)
 8001b36:	f002 fd14 	bl	8004562 <HAL_I2CEx_ConfigDigitalFilter>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d001      	beq.n	8001b44 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 8001b40:	f000 ffa2 	bl	8002a88 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001b44:	bf00      	nop
 8001b46:	bd80      	pop	{r7, pc}
 8001b48:	2000027c 	.word	0x2000027c
 8001b4c:	40005800 	.word	0x40005800
 8001b50:	00501e63 	.word	0x00501e63

08001b54 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b0aa      	sub	sp, #168	@ 0xa8
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b5c:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001b60:	2200      	movs	r2, #0
 8001b62:	601a      	str	r2, [r3, #0]
 8001b64:	605a      	str	r2, [r3, #4]
 8001b66:	609a      	str	r2, [r3, #8]
 8001b68:	60da      	str	r2, [r3, #12]
 8001b6a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001b6c:	f107 0310 	add.w	r3, r7, #16
 8001b70:	2284      	movs	r2, #132	@ 0x84
 8001b72:	2100      	movs	r1, #0
 8001b74:	4618      	mov	r0, r3
 8001b76:	f006 f82c 	bl	8007bd2 <memset>
  if(i2cHandle->Instance==I2C2)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	4a21      	ldr	r2, [pc, #132]	@ (8001c04 <HAL_I2C_MspInit+0xb0>)
 8001b80:	4293      	cmp	r3, r2
 8001b82:	d13b      	bne.n	8001bfc <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001b84:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001b88:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001b8e:	f107 0310 	add.w	r3, r7, #16
 8001b92:	4618      	mov	r0, r3
 8001b94:	f003 fa5c 	bl	8005050 <HAL_RCCEx_PeriphCLKConfig>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d001      	beq.n	8001ba2 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001b9e:	f000 ff73 	bl	8002a88 <Error_Handler>
    }

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001ba2:	4b19      	ldr	r3, [pc, #100]	@ (8001c08 <HAL_I2C_MspInit+0xb4>)
 8001ba4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ba6:	4a18      	ldr	r2, [pc, #96]	@ (8001c08 <HAL_I2C_MspInit+0xb4>)
 8001ba8:	f043 0320 	orr.w	r3, r3, #32
 8001bac:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bae:	4b16      	ldr	r3, [pc, #88]	@ (8001c08 <HAL_I2C_MspInit+0xb4>)
 8001bb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bb2:	f003 0320 	and.w	r3, r3, #32
 8001bb6:	60fb      	str	r3, [r7, #12]
 8001bb8:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001bba:	2303      	movs	r3, #3
 8001bbc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001bc0:	2312      	movs	r3, #18
 8001bc2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bcc:	2303      	movs	r3, #3
 8001bce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001bd2:	2304      	movs	r3, #4
 8001bd4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001bd8:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001bdc:	4619      	mov	r1, r3
 8001bde:	480b      	ldr	r0, [pc, #44]	@ (8001c0c <HAL_I2C_MspInit+0xb8>)
 8001be0:	f001 fd22 	bl	8003628 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001be4:	4b08      	ldr	r3, [pc, #32]	@ (8001c08 <HAL_I2C_MspInit+0xb4>)
 8001be6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001be8:	4a07      	ldr	r2, [pc, #28]	@ (8001c08 <HAL_I2C_MspInit+0xb4>)
 8001bea:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001bee:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bf0:	4b05      	ldr	r3, [pc, #20]	@ (8001c08 <HAL_I2C_MspInit+0xb4>)
 8001bf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bf4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001bf8:	60bb      	str	r3, [r7, #8]
 8001bfa:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8001bfc:	bf00      	nop
 8001bfe:	37a8      	adds	r7, #168	@ 0xa8
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bd80      	pop	{r7, pc}
 8001c04:	40005800 	.word	0x40005800
 8001c08:	40023800 	.word	0x40023800
 8001c0c:	40021400 	.word	0x40021400

08001c10 <norm>:
/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */
// Preenchimento dos buffers
float norm(float* vet, float* unit)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b084      	sub	sp, #16
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
 8001c18:	6039      	str	r1, [r7, #0]
	float n = sqrt(vet[0]*vet[0] + vet[1]*vet[1] + vet[2]*vet[2]);
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	ed93 7a00 	vldr	s14, [r3]
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	edd3 7a00 	vldr	s15, [r3]
 8001c26:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	3304      	adds	r3, #4
 8001c2e:	edd3 6a00 	vldr	s13, [r3]
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	3304      	adds	r3, #4
 8001c36:	edd3 7a00 	vldr	s15, [r3]
 8001c3a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c3e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	3308      	adds	r3, #8
 8001c46:	edd3 6a00 	vldr	s13, [r3]
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	3308      	adds	r3, #8
 8001c4e:	edd3 7a00 	vldr	s15, [r3]
 8001c52:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c56:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c5a:	ee17 0a90 	vmov	r0, s15
 8001c5e:	f7fe fc93 	bl	8000588 <__aeabi_f2d>
 8001c62:	4602      	mov	r2, r0
 8001c64:	460b      	mov	r3, r1
 8001c66:	ec43 2b10 	vmov	d0, r2, r3
 8001c6a:	f009 fb87 	bl	800b37c <sqrt>
 8001c6e:	ec53 2b10 	vmov	r2, r3, d0
 8001c72:	4610      	mov	r0, r2
 8001c74:	4619      	mov	r1, r3
 8001c76:	f7fe ffd7 	bl	8000c28 <__aeabi_d2f>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	60fb      	str	r3, [r7, #12]

	unit[0] = vet[0]/n;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	edd3 6a00 	vldr	s13, [r3]
 8001c84:	ed97 7a03 	vldr	s14, [r7, #12]
 8001c88:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	edc3 7a00 	vstr	s15, [r3]
	unit[1] = vet[1]/n;
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	3304      	adds	r3, #4
 8001c96:	edd3 6a00 	vldr	s13, [r3]
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	3304      	adds	r3, #4
 8001c9e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001ca2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ca6:	edc3 7a00 	vstr	s15, [r3]
	unit[2] = vet[2]/n;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	3308      	adds	r3, #8
 8001cae:	edd3 6a00 	vldr	s13, [r3]
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	3308      	adds	r3, #8
 8001cb6:	ed97 7a03 	vldr	s14, [r7, #12]
 8001cba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001cbe:	edc3 7a00 	vstr	s15, [r3]

	return n;
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	ee07 3a90 	vmov	s15, r3
}
 8001cc8:	eeb0 0a67 	vmov.f32	s0, s15
 8001ccc:	3710      	adds	r7, #16
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}
	...

08001cd4 <sphere_index_from_unit>:

uint16_t sphere_index_from_unit(const float u[3])
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b088      	sub	sp, #32
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
    float phi   = atan2f(u[1], u[0]);  // [-pi, +pi]
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	3304      	adds	r3, #4
 8001ce0:	edd3 7a00 	vldr	s15, [r3]
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	ed93 7a00 	vldr	s14, [r3]
 8001cea:	eef0 0a47 	vmov.f32	s1, s14
 8001cee:	eeb0 0a67 	vmov.f32	s0, s15
 8001cf2:	f009 fc45 	bl	800b580 <atan2f>
 8001cf6:	ed87 0a03 	vstr	s0, [r7, #12]
    float theta = asinf(u[2]);         // [-pi/2, +pi/2]
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	3308      	adds	r3, #8
 8001cfe:	edd3 7a00 	vldr	s15, [r3]
 8001d02:	eeb0 0a67 	vmov.f32	s0, s15
 8001d06:	f009 fc0f 	bl	800b528 <asinf>
 8001d0a:	ed87 0a02 	vstr	s0, [r7, #8]

    float lon_f = (phi + (float)3.1415) / (2.0f * (float)3.1415);
 8001d0e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001d12:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8001de0 <sphere_index_from_unit+0x10c>
 8001d16:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001d1a:	eddf 6a32 	vldr	s13, [pc, #200]	@ 8001de4 <sphere_index_from_unit+0x110>
 8001d1e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d22:	edc7 7a07 	vstr	s15, [r7, #28]
    float lat_f = (theta + (float)1.57079) / (float)3.1415;
 8001d26:	edd7 7a02 	vldr	s15, [r7, #8]
 8001d2a:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8001de8 <sphere_index_from_unit+0x114>
 8001d2e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001d32:	eddf 6a2b 	vldr	s13, [pc, #172]	@ 8001de0 <sphere_index_from_unit+0x10c>
 8001d36:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d3a:	edc7 7a06 	vstr	s15, [r7, #24]

    if (lon_f >= 1.0f) lon_f = nextafterf(1.0f, 0.0f);
 8001d3e:	edd7 7a07 	vldr	s15, [r7, #28]
 8001d42:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001d46:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d4e:	db01      	blt.n	8001d54 <sphere_index_from_unit+0x80>
 8001d50:	4b26      	ldr	r3, [pc, #152]	@ (8001dec <sphere_index_from_unit+0x118>)
 8001d52:	61fb      	str	r3, [r7, #28]
    if (lat_f >= 1.0f) lat_f = nextafterf(1.0f, 0.0f);
 8001d54:	edd7 7a06 	vldr	s15, [r7, #24]
 8001d58:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001d5c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001d60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d64:	db01      	blt.n	8001d6a <sphere_index_from_unit+0x96>
 8001d66:	4b21      	ldr	r3, [pc, #132]	@ (8001dec <sphere_index_from_unit+0x118>)
 8001d68:	61bb      	str	r3, [r7, #24]

    int lon_idx = (int)(lon_f * NUM_LON);
 8001d6a:	edd7 7a07 	vldr	s15, [r7, #28]
 8001d6e:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8001df0 <sphere_index_from_unit+0x11c>
 8001d72:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d76:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d7a:	ee17 3a90 	vmov	r3, s15
 8001d7e:	617b      	str	r3, [r7, #20]
    int lat_idx = (int)(lat_f * NUM_LAT);
 8001d80:	edd7 7a06 	vldr	s15, [r7, #24]
 8001d84:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8001df4 <sphere_index_from_unit+0x120>
 8001d88:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d8c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001d90:	ee17 3a90 	vmov	r3, s15
 8001d94:	613b      	str	r3, [r7, #16]

    if (lon_idx < 0) lon_idx = 0; else if (lon_idx >= NUM_LON) lon_idx = NUM_LON - 1;
 8001d96:	697b      	ldr	r3, [r7, #20]
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	da02      	bge.n	8001da2 <sphere_index_from_unit+0xce>
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	617b      	str	r3, [r7, #20]
 8001da0:	e004      	b.n	8001dac <sphere_index_from_unit+0xd8>
 8001da2:	697b      	ldr	r3, [r7, #20]
 8001da4:	2b23      	cmp	r3, #35	@ 0x23
 8001da6:	dd01      	ble.n	8001dac <sphere_index_from_unit+0xd8>
 8001da8:	2323      	movs	r3, #35	@ 0x23
 8001daa:	617b      	str	r3, [r7, #20]
    if (lat_idx < 0) lat_idx = 0; else if (lat_idx >= NUM_LAT) lat_idx = NUM_LAT - 1;
 8001dac:	693b      	ldr	r3, [r7, #16]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	da02      	bge.n	8001db8 <sphere_index_from_unit+0xe4>
 8001db2:	2300      	movs	r3, #0
 8001db4:	613b      	str	r3, [r7, #16]
 8001db6:	e004      	b.n	8001dc2 <sphere_index_from_unit+0xee>
 8001db8:	693b      	ldr	r3, [r7, #16]
 8001dba:	2b1f      	cmp	r3, #31
 8001dbc:	dd01      	ble.n	8001dc2 <sphere_index_from_unit+0xee>
 8001dbe:	231f      	movs	r3, #31
 8001dc0:	613b      	str	r3, [r7, #16]

    return (uint16_t)(lat_idx * NUM_LON + lon_idx);
 8001dc2:	693b      	ldr	r3, [r7, #16]
 8001dc4:	b29b      	uxth	r3, r3
 8001dc6:	461a      	mov	r2, r3
 8001dc8:	00d2      	lsls	r2, r2, #3
 8001dca:	4413      	add	r3, r2
 8001dcc:	009b      	lsls	r3, r3, #2
 8001dce:	b29a      	uxth	r2, r3
 8001dd0:	697b      	ldr	r3, [r7, #20]
 8001dd2:	b29b      	uxth	r3, r3
 8001dd4:	4413      	add	r3, r2
 8001dd6:	b29b      	uxth	r3, r3
}
 8001dd8:	4618      	mov	r0, r3
 8001dda:	3720      	adds	r7, #32
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bd80      	pop	{r7, pc}
 8001de0:	40490e56 	.word	0x40490e56
 8001de4:	40c90e56 	.word	0x40c90e56
 8001de8:	3fc90fa6 	.word	0x3fc90fa6
 8001dec:	3f7fffff 	.word	0x3f7fffff
 8001df0:	42100000 	.word	0x42100000
 8001df4:	42000000 	.word	0x42000000

08001df8 <add_reading>:

void add_reading(float mx, float my, float mz,
                 float ax, float ay, float az)
{
 8001df8:	b590      	push	{r4, r7, lr}
 8001dfa:	b091      	sub	sp, #68	@ 0x44
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	ed87 0a05 	vstr	s0, [r7, #20]
 8001e02:	edc7 0a04 	vstr	s1, [r7, #16]
 8001e06:	ed87 1a03 	vstr	s2, [r7, #12]
 8001e0a:	edc7 1a02 	vstr	s3, [r7, #8]
 8001e0e:	ed87 2a01 	vstr	s4, [r7, #4]
 8001e12:	edc7 2a00 	vstr	s5, [r7]
	uint8_t flag_a = 1, flag_m = 1;
 8001e16:	2301      	movs	r3, #1
 8001e18:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    float m[3] = {mx, my, mz}, a[3] = {ax, ay, az};
 8001e22:	697b      	ldr	r3, [r7, #20]
 8001e24:	633b      	str	r3, [r7, #48]	@ 0x30
 8001e26:	693b      	ldr	r3, [r7, #16]
 8001e28:	637b      	str	r3, [r7, #52]	@ 0x34
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001e2e:	68bb      	ldr	r3, [r7, #8]
 8001e30:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	62fb      	str	r3, [r7, #44]	@ 0x2c


    float u[3];
    if (norm(a, u) > 1.1)
 8001e3a:	f107 0218 	add.w	r2, r7, #24
 8001e3e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e42:	4611      	mov	r1, r2
 8001e44:	4618      	mov	r0, r3
 8001e46:	f7ff fee3 	bl	8001c10 <norm>
 8001e4a:	ee10 3a10 	vmov	r3, s0
 8001e4e:	4618      	mov	r0, r3
 8001e50:	f7fe fb9a 	bl	8000588 <__aeabi_f2d>
 8001e54:	a35c      	add	r3, pc, #368	@ (adr r3, 8001fc8 <add_reading+0x1d0>)
 8001e56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e5a:	f7fe fe7d 	bl	8000b58 <__aeabi_dcmpgt>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d002      	beq.n	8001e6a <add_reading+0x72>
    {
    	flag_a = 0;
 8001e64:	2300      	movs	r3, #0
 8001e66:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    }
    uint16_t idx = sphere_index_from_unit(u);
 8001e6a:	f107 0318 	add.w	r3, r7, #24
 8001e6e:	4618      	mov	r0, r3
 8001e70:	f7ff ff30 	bl	8001cd4 <sphere_index_from_unit>
 8001e74:	4603      	mov	r3, r0
 8001e76:	87bb      	strh	r3, [r7, #60]	@ 0x3c

    if (occ_a[idx] == 1)
 8001e78:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001e7a:	4a47      	ldr	r2, [pc, #284]	@ (8001f98 <add_reading+0x1a0>)
 8001e7c:	5cd3      	ldrb	r3, [r2, r3]
 8001e7e:	2b01      	cmp	r3, #1
 8001e80:	d102      	bne.n	8001e88 <add_reading+0x90>
    {
    	flag_a = 0;
 8001e82:	2300      	movs	r3, #0
 8001e84:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    }

    if(flag_a ==1)
 8001e88:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001e8c:	2b01      	cmp	r3, #1
 8001e8e:	d130      	bne.n	8001ef2 <add_reading+0xfa>
	{
		ax_buf[idx] = sensor_data_accel.accel_x;
 8001e90:	4b42      	ldr	r3, [pc, #264]	@ (8001f9c <add_reading+0x1a4>)
 8001e92:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8001e96:	8fbc      	ldrh	r4, [r7, #60]	@ 0x3c
 8001e98:	4610      	mov	r0, r2
 8001e9a:	4619      	mov	r1, r3
 8001e9c:	f7fe fec4 	bl	8000c28 <__aeabi_d2f>
 8001ea0:	4602      	mov	r2, r0
 8001ea2:	493f      	ldr	r1, [pc, #252]	@ (8001fa0 <add_reading+0x1a8>)
 8001ea4:	00a3      	lsls	r3, r4, #2
 8001ea6:	440b      	add	r3, r1
 8001ea8:	601a      	str	r2, [r3, #0]
		ay_buf[idx] = sensor_data_accel.accel_y;
 8001eaa:	4b3c      	ldr	r3, [pc, #240]	@ (8001f9c <add_reading+0x1a4>)
 8001eac:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001eb0:	8fbc      	ldrh	r4, [r7, #60]	@ 0x3c
 8001eb2:	4610      	mov	r0, r2
 8001eb4:	4619      	mov	r1, r3
 8001eb6:	f7fe feb7 	bl	8000c28 <__aeabi_d2f>
 8001eba:	4602      	mov	r2, r0
 8001ebc:	4939      	ldr	r1, [pc, #228]	@ (8001fa4 <add_reading+0x1ac>)
 8001ebe:	00a3      	lsls	r3, r4, #2
 8001ec0:	440b      	add	r3, r1
 8001ec2:	601a      	str	r2, [r3, #0]
		az_buf[idx] = sensor_data_accel.accel_z;
 8001ec4:	4b35      	ldr	r3, [pc, #212]	@ (8001f9c <add_reading+0x1a4>)
 8001ec6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8001eca:	8fbc      	ldrh	r4, [r7, #60]	@ 0x3c
 8001ecc:	4610      	mov	r0, r2
 8001ece:	4619      	mov	r1, r3
 8001ed0:	f7fe feaa 	bl	8000c28 <__aeabi_d2f>
 8001ed4:	4602      	mov	r2, r0
 8001ed6:	4934      	ldr	r1, [pc, #208]	@ (8001fa8 <add_reading+0x1b0>)
 8001ed8:	00a3      	lsls	r3, r4, #2
 8001eda:	440b      	add	r3, r1
 8001edc:	601a      	str	r2, [r3, #0]

		occ_a[idx] = 1;
 8001ede:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001ee0:	4a2d      	ldr	r2, [pc, #180]	@ (8001f98 <add_reading+0x1a0>)
 8001ee2:	2101      	movs	r1, #1
 8001ee4:	54d1      	strb	r1, [r2, r3]
		a_cont ++;
 8001ee6:	4b31      	ldr	r3, [pc, #196]	@ (8001fac <add_reading+0x1b4>)
 8001ee8:	881b      	ldrh	r3, [r3, #0]
 8001eea:	3301      	adds	r3, #1
 8001eec:	b29a      	uxth	r2, r3
 8001eee:	4b2f      	ldr	r3, [pc, #188]	@ (8001fac <add_reading+0x1b4>)
 8001ef0:	801a      	strh	r2, [r3, #0]
	}

    norm(m, u);
 8001ef2:	f107 0218 	add.w	r2, r7, #24
 8001ef6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001efa:	4611      	mov	r1, r2
 8001efc:	4618      	mov	r0, r3
 8001efe:	f7ff fe87 	bl	8001c10 <norm>
	idx = sphere_index_from_unit(u);
 8001f02:	f107 0318 	add.w	r3, r7, #24
 8001f06:	4618      	mov	r0, r3
 8001f08:	f7ff fee4 	bl	8001cd4 <sphere_index_from_unit>
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	87bb      	strh	r3, [r7, #60]	@ 0x3c

	if (occ_m[idx] == 1)
 8001f10:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001f12:	4a27      	ldr	r2, [pc, #156]	@ (8001fb0 <add_reading+0x1b8>)
 8001f14:	5cd3      	ldrb	r3, [r2, r3]
 8001f16:	2b01      	cmp	r3, #1
 8001f18:	d102      	bne.n	8001f20 <add_reading+0x128>
	{
		flag_m = 0;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
	}

	if(flag_m == 1)
 8001f20:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8001f24:	2b01      	cmp	r3, #1
 8001f26:	d130      	bne.n	8001f8a <add_reading+0x192>
	{
		mx_buf[idx] = sensor_data_mag.mag_x;
 8001f28:	4b22      	ldr	r3, [pc, #136]	@ (8001fb4 <add_reading+0x1bc>)
 8001f2a:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8001f2e:	8fbc      	ldrh	r4, [r7, #60]	@ 0x3c
 8001f30:	4610      	mov	r0, r2
 8001f32:	4619      	mov	r1, r3
 8001f34:	f7fe fe78 	bl	8000c28 <__aeabi_d2f>
 8001f38:	4602      	mov	r2, r0
 8001f3a:	491f      	ldr	r1, [pc, #124]	@ (8001fb8 <add_reading+0x1c0>)
 8001f3c:	00a3      	lsls	r3, r4, #2
 8001f3e:	440b      	add	r3, r1
 8001f40:	601a      	str	r2, [r3, #0]
		my_buf[idx] = sensor_data_mag.mag_y;
 8001f42:	4b1c      	ldr	r3, [pc, #112]	@ (8001fb4 <add_reading+0x1bc>)
 8001f44:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001f48:	8fbc      	ldrh	r4, [r7, #60]	@ 0x3c
 8001f4a:	4610      	mov	r0, r2
 8001f4c:	4619      	mov	r1, r3
 8001f4e:	f7fe fe6b 	bl	8000c28 <__aeabi_d2f>
 8001f52:	4602      	mov	r2, r0
 8001f54:	4919      	ldr	r1, [pc, #100]	@ (8001fbc <add_reading+0x1c4>)
 8001f56:	00a3      	lsls	r3, r4, #2
 8001f58:	440b      	add	r3, r1
 8001f5a:	601a      	str	r2, [r3, #0]
		mz_buf[idx] = sensor_data_mag.mag_z;
 8001f5c:	4b15      	ldr	r3, [pc, #84]	@ (8001fb4 <add_reading+0x1bc>)
 8001f5e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8001f62:	8fbc      	ldrh	r4, [r7, #60]	@ 0x3c
 8001f64:	4610      	mov	r0, r2
 8001f66:	4619      	mov	r1, r3
 8001f68:	f7fe fe5e 	bl	8000c28 <__aeabi_d2f>
 8001f6c:	4602      	mov	r2, r0
 8001f6e:	4914      	ldr	r1, [pc, #80]	@ (8001fc0 <add_reading+0x1c8>)
 8001f70:	00a3      	lsls	r3, r4, #2
 8001f72:	440b      	add	r3, r1
 8001f74:	601a      	str	r2, [r3, #0]

		occ_m[idx] = 1;
 8001f76:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001f78:	4a0d      	ldr	r2, [pc, #52]	@ (8001fb0 <add_reading+0x1b8>)
 8001f7a:	2101      	movs	r1, #1
 8001f7c:	54d1      	strb	r1, [r2, r3]
		m_cont ++;
 8001f7e:	4b11      	ldr	r3, [pc, #68]	@ (8001fc4 <add_reading+0x1cc>)
 8001f80:	881b      	ldrh	r3, [r3, #0]
 8001f82:	3301      	adds	r3, #1
 8001f84:	b29a      	uxth	r2, r3
 8001f86:	4b0f      	ldr	r3, [pc, #60]	@ (8001fc4 <add_reading+0x1cc>)
 8001f88:	801a      	strh	r2, [r3, #0]
	}
}
 8001f8a:	bf00      	nop
 8001f8c:	3744      	adds	r7, #68	@ 0x44
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd90      	pop	{r4, r7, pc}
 8001f92:	bf00      	nop
 8001f94:	f3af 8000 	nop.w
 8001f98:	200007d4 	.word	0x200007d4
 8001f9c:	200002d0 	.word	0x200002d0
 8001fa0:	20004258 	.word	0x20004258
 8001fa4:	20005458 	.word	0x20005458
 8001fa8:	20006658 	.word	0x20006658
 8001fac:	20000c54 	.word	0x20000c54
 8001fb0:	20000350 	.word	0x20000350
 8001fb4:	20000310 	.word	0x20000310
 8001fb8:	20000c58 	.word	0x20000c58
 8001fbc:	20001e58 	.word	0x20001e58
 8001fc0:	20003058 	.word	0x20003058
 8001fc4:	200007d0 	.word	0x200007d0
 8001fc8:	9999999a 	.word	0x9999999a
 8001fcc:	3ff19999 	.word	0x3ff19999

08001fd0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001fd0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001fd4:	b08a      	sub	sp, #40	@ 0x28
 8001fd6:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001fd8:	f001 f993 	bl	8003302 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001fdc:	f000 fc50 	bl	8002880 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001fe0:	f7ff fb3c 	bl	800165c <MX_GPIO_Init>
  MX_I2C2_Init();
 8001fe4:	f7ff fd76 	bl	8001ad4 <MX_I2C2_Init>
  MX_USART2_UART_Init();
 8001fe8:	f001 f8cc 	bl	8003184 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8001fec:	f001 f858 	bl	80030a0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  config_mpu6050(&hi2c2);
 8001ff0:	48b7      	ldr	r0, [pc, #732]	@ (80022d0 <main+0x300>)
 8001ff2:	f000 fd4f 	bl	8002a94 <config_mpu6050>
  config_mpu6050(&hi2c2);
 8001ff6:	48b6      	ldr	r0, [pc, #728]	@ (80022d0 <main+0x300>)
 8001ff8:	f000 fd4c 	bl	8002a94 <config_mpu6050>
  //HAL_I2C_Mem_Read(&hi2c2, mpu_6050_add, who_am_i_mpu, 1, &who_I_am, 1, 10);

  HAL_I2C_Mem_Read(&hi2c2, mpu_6050_add, pwr_mng1_mpu, 1, read, 1, 10);
 8001ffc:	230a      	movs	r3, #10
 8001ffe:	9302      	str	r3, [sp, #8]
 8002000:	2301      	movs	r3, #1
 8002002:	9301      	str	r3, [sp, #4]
 8002004:	4bb3      	ldr	r3, [pc, #716]	@ (80022d4 <main+0x304>)
 8002006:	9300      	str	r3, [sp, #0]
 8002008:	2301      	movs	r3, #1
 800200a:	226b      	movs	r2, #107	@ 0x6b
 800200c:	21d0      	movs	r1, #208	@ 0xd0
 800200e:	48b0      	ldr	r0, [pc, #704]	@ (80022d0 <main+0x300>)
 8002010:	f001 fe80 	bl	8003d14 <HAL_I2C_Mem_Read>
  HAL_I2C_Mem_Read(&hi2c2, mpu_6050_add, sample_div_reg_mpu, 1, &read[1], 1, 10);
 8002014:	230a      	movs	r3, #10
 8002016:	9302      	str	r3, [sp, #8]
 8002018:	2301      	movs	r3, #1
 800201a:	9301      	str	r3, [sp, #4]
 800201c:	4bae      	ldr	r3, [pc, #696]	@ (80022d8 <main+0x308>)
 800201e:	9300      	str	r3, [sp, #0]
 8002020:	2301      	movs	r3, #1
 8002022:	2219      	movs	r2, #25
 8002024:	21d0      	movs	r1, #208	@ 0xd0
 8002026:	48aa      	ldr	r0, [pc, #680]	@ (80022d0 <main+0x300>)
 8002028:	f001 fe74 	bl	8003d14 <HAL_I2C_Mem_Read>
  HAL_I2C_Mem_Read(&hi2c2, mpu_6050_add, config_reg_mpu, 1, &read[2], 1, 10);
 800202c:	230a      	movs	r3, #10
 800202e:	9302      	str	r3, [sp, #8]
 8002030:	2301      	movs	r3, #1
 8002032:	9301      	str	r3, [sp, #4]
 8002034:	4ba9      	ldr	r3, [pc, #676]	@ (80022dc <main+0x30c>)
 8002036:	9300      	str	r3, [sp, #0]
 8002038:	2301      	movs	r3, #1
 800203a:	221a      	movs	r2, #26
 800203c:	21d0      	movs	r1, #208	@ 0xd0
 800203e:	48a4      	ldr	r0, [pc, #656]	@ (80022d0 <main+0x300>)
 8002040:	f001 fe68 	bl	8003d14 <HAL_I2C_Mem_Read>

  read_id_hmc(&hi2c2);
 8002044:	48a2      	ldr	r0, [pc, #648]	@ (80022d0 <main+0x300>)
 8002046:	f7ff fba3 	bl	8001790 <read_id_hmc>
  config_hmc(&hi2c2);
 800204a:	48a1      	ldr	r0, [pc, #644]	@ (80022d0 <main+0x300>)
 800204c:	f7ff fb6a 	bl	8001724 <config_hmc>

  HAL_Delay(2000);
 8002050:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002054:	f001 f9b2 	bl	80033bc <HAL_Delay>

  read_mpu6050(&hi2c2, &sensor_data_accel);
 8002058:	49a1      	ldr	r1, [pc, #644]	@ (80022e0 <main+0x310>)
 800205a:	489d      	ldr	r0, [pc, #628]	@ (80022d0 <main+0x300>)
 800205c:	f000 fd6c 	bl	8002b38 <read_mpu6050>
  read_hmc(&hi2c2, &sensor_data_mag);
 8002060:	49a0      	ldr	r1, [pc, #640]	@ (80022e4 <main+0x314>)
 8002062:	489b      	ldr	r0, [pc, #620]	@ (80022d0 <main+0x300>)
 8002064:	f7ff fbb4 	bl	80017d0 <read_hmc>

  float norm = sqrtf(sensor_data_mag.mag_x_calib*sensor_data_mag.mag_x_calib + sensor_data_mag.mag_y_calib*sensor_data_mag.mag_y_calib + sensor_data_mag.mag_z_calib*sensor_data_mag.mag_z_calib);
 8002068:	4b9e      	ldr	r3, [pc, #632]	@ (80022e4 <main+0x314>)
 800206a:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 800206e:	4b9d      	ldr	r3, [pc, #628]	@ (80022e4 <main+0x314>)
 8002070:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8002074:	f7fe fae0 	bl	8000638 <__aeabi_dmul>
 8002078:	4602      	mov	r2, r0
 800207a:	460b      	mov	r3, r1
 800207c:	4614      	mov	r4, r2
 800207e:	461d      	mov	r5, r3
 8002080:	4b98      	ldr	r3, [pc, #608]	@ (80022e4 <main+0x314>)
 8002082:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 8002086:	4b97      	ldr	r3, [pc, #604]	@ (80022e4 <main+0x314>)
 8002088:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 800208c:	f7fe fad4 	bl	8000638 <__aeabi_dmul>
 8002090:	4602      	mov	r2, r0
 8002092:	460b      	mov	r3, r1
 8002094:	4620      	mov	r0, r4
 8002096:	4629      	mov	r1, r5
 8002098:	f7fe f918 	bl	80002cc <__adddf3>
 800209c:	4602      	mov	r2, r0
 800209e:	460b      	mov	r3, r1
 80020a0:	4614      	mov	r4, r2
 80020a2:	461d      	mov	r5, r3
 80020a4:	4b8f      	ldr	r3, [pc, #572]	@ (80022e4 <main+0x314>)
 80020a6:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 80020aa:	4b8e      	ldr	r3, [pc, #568]	@ (80022e4 <main+0x314>)
 80020ac:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80020b0:	f7fe fac2 	bl	8000638 <__aeabi_dmul>
 80020b4:	4602      	mov	r2, r0
 80020b6:	460b      	mov	r3, r1
 80020b8:	4620      	mov	r0, r4
 80020ba:	4629      	mov	r1, r5
 80020bc:	f7fe f906 	bl	80002cc <__adddf3>
 80020c0:	4602      	mov	r2, r0
 80020c2:	460b      	mov	r3, r1
 80020c4:	4610      	mov	r0, r2
 80020c6:	4619      	mov	r1, r3
 80020c8:	f7fe fdae 	bl	8000c28 <__aeabi_d2f>
 80020cc:	4603      	mov	r3, r0
 80020ce:	ee00 3a10 	vmov	s0, r3
 80020d2:	f009 fa57 	bl	800b584 <sqrtf>
 80020d6:	ed87 0a01 	vstr	s0, [r7, #4]
  v1[0] = sensor_data_mag.mag_x_calib/norm;
 80020da:	4b82      	ldr	r3, [pc, #520]	@ (80022e4 <main+0x314>)
 80020dc:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 80020e0:	6878      	ldr	r0, [r7, #4]
 80020e2:	f7fe fa51 	bl	8000588 <__aeabi_f2d>
 80020e6:	4602      	mov	r2, r0
 80020e8:	460b      	mov	r3, r1
 80020ea:	4620      	mov	r0, r4
 80020ec:	4629      	mov	r1, r5
 80020ee:	f7fe fbcd 	bl	800088c <__aeabi_ddiv>
 80020f2:	4602      	mov	r2, r0
 80020f4:	460b      	mov	r3, r1
 80020f6:	497c      	ldr	r1, [pc, #496]	@ (80022e8 <main+0x318>)
 80020f8:	e9c1 2300 	strd	r2, r3, [r1]
  v1[1] = sensor_data_mag.mag_y_calib/norm;
 80020fc:	4b79      	ldr	r3, [pc, #484]	@ (80022e4 <main+0x314>)
 80020fe:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 8002102:	6878      	ldr	r0, [r7, #4]
 8002104:	f7fe fa40 	bl	8000588 <__aeabi_f2d>
 8002108:	4602      	mov	r2, r0
 800210a:	460b      	mov	r3, r1
 800210c:	4620      	mov	r0, r4
 800210e:	4629      	mov	r1, r5
 8002110:	f7fe fbbc 	bl	800088c <__aeabi_ddiv>
 8002114:	4602      	mov	r2, r0
 8002116:	460b      	mov	r3, r1
 8002118:	4973      	ldr	r1, [pc, #460]	@ (80022e8 <main+0x318>)
 800211a:	e9c1 2302 	strd	r2, r3, [r1, #8]
  v1[2] = sensor_data_mag.mag_z_calib/norm;
 800211e:	4b71      	ldr	r3, [pc, #452]	@ (80022e4 <main+0x314>)
 8002120:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 8002124:	6878      	ldr	r0, [r7, #4]
 8002126:	f7fe fa2f 	bl	8000588 <__aeabi_f2d>
 800212a:	4602      	mov	r2, r0
 800212c:	460b      	mov	r3, r1
 800212e:	4620      	mov	r0, r4
 8002130:	4629      	mov	r1, r5
 8002132:	f7fe fbab 	bl	800088c <__aeabi_ddiv>
 8002136:	4602      	mov	r2, r0
 8002138:	460b      	mov	r3, r1
 800213a:	496b      	ldr	r1, [pc, #428]	@ (80022e8 <main+0x318>)
 800213c:	e9c1 2304 	strd	r2, r3, [r1, #16]

  norm = sqrt(sensor_data_accel.accel_x*sensor_data_accel.accel_x + sensor_data_accel.accel_y*sensor_data_accel.accel_y + sensor_data_accel.accel_z*sensor_data_accel.accel_z);
 8002140:	4b67      	ldr	r3, [pc, #412]	@ (80022e0 <main+0x310>)
 8002142:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8002146:	4b66      	ldr	r3, [pc, #408]	@ (80022e0 <main+0x310>)
 8002148:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800214c:	f7fe fa74 	bl	8000638 <__aeabi_dmul>
 8002150:	4602      	mov	r2, r0
 8002152:	460b      	mov	r3, r1
 8002154:	4614      	mov	r4, r2
 8002156:	461d      	mov	r5, r3
 8002158:	4b61      	ldr	r3, [pc, #388]	@ (80022e0 <main+0x310>)
 800215a:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 800215e:	4b60      	ldr	r3, [pc, #384]	@ (80022e0 <main+0x310>)
 8002160:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8002164:	f7fe fa68 	bl	8000638 <__aeabi_dmul>
 8002168:	4602      	mov	r2, r0
 800216a:	460b      	mov	r3, r1
 800216c:	4620      	mov	r0, r4
 800216e:	4629      	mov	r1, r5
 8002170:	f7fe f8ac 	bl	80002cc <__adddf3>
 8002174:	4602      	mov	r2, r0
 8002176:	460b      	mov	r3, r1
 8002178:	4614      	mov	r4, r2
 800217a:	461d      	mov	r5, r3
 800217c:	4b58      	ldr	r3, [pc, #352]	@ (80022e0 <main+0x310>)
 800217e:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8002182:	4b57      	ldr	r3, [pc, #348]	@ (80022e0 <main+0x310>)
 8002184:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8002188:	f7fe fa56 	bl	8000638 <__aeabi_dmul>
 800218c:	4602      	mov	r2, r0
 800218e:	460b      	mov	r3, r1
 8002190:	4620      	mov	r0, r4
 8002192:	4629      	mov	r1, r5
 8002194:	f7fe f89a 	bl	80002cc <__adddf3>
 8002198:	4602      	mov	r2, r0
 800219a:	460b      	mov	r3, r1
 800219c:	ec43 2b17 	vmov	d7, r2, r3
 80021a0:	eeb0 0a47 	vmov.f32	s0, s14
 80021a4:	eef0 0a67 	vmov.f32	s1, s15
 80021a8:	f009 f8e8 	bl	800b37c <sqrt>
 80021ac:	ec53 2b10 	vmov	r2, r3, d0
 80021b0:	4610      	mov	r0, r2
 80021b2:	4619      	mov	r1, r3
 80021b4:	f7fe fd38 	bl	8000c28 <__aeabi_d2f>
 80021b8:	4603      	mov	r3, r0
 80021ba:	607b      	str	r3, [r7, #4]
  v2[0] = sensor_data_accel.accel_x/norm;
 80021bc:	4b48      	ldr	r3, [pc, #288]	@ (80022e0 <main+0x310>)
 80021be:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 80021c2:	6878      	ldr	r0, [r7, #4]
 80021c4:	f7fe f9e0 	bl	8000588 <__aeabi_f2d>
 80021c8:	4602      	mov	r2, r0
 80021ca:	460b      	mov	r3, r1
 80021cc:	4620      	mov	r0, r4
 80021ce:	4629      	mov	r1, r5
 80021d0:	f7fe fb5c 	bl	800088c <__aeabi_ddiv>
 80021d4:	4602      	mov	r2, r0
 80021d6:	460b      	mov	r3, r1
 80021d8:	4944      	ldr	r1, [pc, #272]	@ (80022ec <main+0x31c>)
 80021da:	e9c1 2300 	strd	r2, r3, [r1]
  v2[1] = sensor_data_accel.accel_y/norm;
 80021de:	4b40      	ldr	r3, [pc, #256]	@ (80022e0 <main+0x310>)
 80021e0:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 80021e4:	6878      	ldr	r0, [r7, #4]
 80021e6:	f7fe f9cf 	bl	8000588 <__aeabi_f2d>
 80021ea:	4602      	mov	r2, r0
 80021ec:	460b      	mov	r3, r1
 80021ee:	4620      	mov	r0, r4
 80021f0:	4629      	mov	r1, r5
 80021f2:	f7fe fb4b 	bl	800088c <__aeabi_ddiv>
 80021f6:	4602      	mov	r2, r0
 80021f8:	460b      	mov	r3, r1
 80021fa:	493c      	ldr	r1, [pc, #240]	@ (80022ec <main+0x31c>)
 80021fc:	e9c1 2302 	strd	r2, r3, [r1, #8]
  v2[2] = sensor_data_accel.accel_z/norm;
 8002200:	4b37      	ldr	r3, [pc, #220]	@ (80022e0 <main+0x310>)
 8002202:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8002206:	6878      	ldr	r0, [r7, #4]
 8002208:	f7fe f9be 	bl	8000588 <__aeabi_f2d>
 800220c:	4602      	mov	r2, r0
 800220e:	460b      	mov	r3, r1
 8002210:	4620      	mov	r0, r4
 8002212:	4629      	mov	r1, r5
 8002214:	f7fe fb3a 	bl	800088c <__aeabi_ddiv>
 8002218:	4602      	mov	r2, r0
 800221a:	460b      	mov	r3, r1
 800221c:	4933      	ldr	r1, [pc, #204]	@ (80022ec <main+0x31c>)
 800221e:	e9c1 2304 	strd	r2, r3, [r1, #16]


  cria_triad(v1, v2, r1, r2, r3);
 8002222:	4b33      	ldr	r3, [pc, #204]	@ (80022f0 <main+0x320>)
 8002224:	9300      	str	r3, [sp, #0]
 8002226:	4b33      	ldr	r3, [pc, #204]	@ (80022f4 <main+0x324>)
 8002228:	4a33      	ldr	r2, [pc, #204]	@ (80022f8 <main+0x328>)
 800222a:	4930      	ldr	r1, [pc, #192]	@ (80022ec <main+0x31c>)
 800222c:	482e      	ldr	r0, [pc, #184]	@ (80022e8 <main+0x318>)
 800222e:	f7fe fef9 	bl	8001024 <cria_triad>
  vet2mat(r1, r2, r3, Mref);
 8002232:	4b32      	ldr	r3, [pc, #200]	@ (80022fc <main+0x32c>)
 8002234:	4a2e      	ldr	r2, [pc, #184]	@ (80022f0 <main+0x320>)
 8002236:	492f      	ldr	r1, [pc, #188]	@ (80022f4 <main+0x324>)
 8002238:	482f      	ldr	r0, [pc, #188]	@ (80022f8 <main+0x328>)
 800223a:	f7ff f840 	bl	80012be <vet2mat>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	read_mpu6050(&hi2c2, &sensor_data_accel);
 800223e:	4928      	ldr	r1, [pc, #160]	@ (80022e0 <main+0x310>)
 8002240:	4823      	ldr	r0, [pc, #140]	@ (80022d0 <main+0x300>)
 8002242:	f000 fc79 	bl	8002b38 <read_mpu6050>
	read_hmc(&hi2c2, &sensor_data_mag);
 8002246:	4927      	ldr	r1, [pc, #156]	@ (80022e4 <main+0x314>)
 8002248:	4821      	ldr	r0, [pc, #132]	@ (80022d0 <main+0x300>)
 800224a:	f7ff fac1 	bl	80017d0 <read_hmc>

	norm = sqrt(sensor_data_mag.mag_x_calib*sensor_data_mag.mag_x_calib + sensor_data_mag.mag_y_calib*sensor_data_mag.mag_y_calib + sensor_data_mag.mag_z_calib*sensor_data_mag.mag_z_calib);
 800224e:	4b25      	ldr	r3, [pc, #148]	@ (80022e4 <main+0x314>)
 8002250:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	@ 0x28
 8002254:	4b23      	ldr	r3, [pc, #140]	@ (80022e4 <main+0x314>)
 8002256:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800225a:	f7fe f9ed 	bl	8000638 <__aeabi_dmul>
 800225e:	4602      	mov	r2, r0
 8002260:	460b      	mov	r3, r1
 8002262:	4614      	mov	r4, r2
 8002264:	461d      	mov	r5, r3
 8002266:	4b1f      	ldr	r3, [pc, #124]	@ (80022e4 <main+0x314>)
 8002268:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 800226c:	4b1d      	ldr	r3, [pc, #116]	@ (80022e4 <main+0x314>)
 800226e:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 8002272:	f7fe f9e1 	bl	8000638 <__aeabi_dmul>
 8002276:	4602      	mov	r2, r0
 8002278:	460b      	mov	r3, r1
 800227a:	4620      	mov	r0, r4
 800227c:	4629      	mov	r1, r5
 800227e:	f7fe f825 	bl	80002cc <__adddf3>
 8002282:	4602      	mov	r2, r0
 8002284:	460b      	mov	r3, r1
 8002286:	4614      	mov	r4, r2
 8002288:	461d      	mov	r5, r3
 800228a:	4b16      	ldr	r3, [pc, #88]	@ (80022e4 <main+0x314>)
 800228c:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	@ 0x38
 8002290:	4b14      	ldr	r3, [pc, #80]	@ (80022e4 <main+0x314>)
 8002292:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 8002296:	f7fe f9cf 	bl	8000638 <__aeabi_dmul>
 800229a:	4602      	mov	r2, r0
 800229c:	460b      	mov	r3, r1
 800229e:	4620      	mov	r0, r4
 80022a0:	4629      	mov	r1, r5
 80022a2:	f7fe f813 	bl	80002cc <__adddf3>
 80022a6:	4602      	mov	r2, r0
 80022a8:	460b      	mov	r3, r1
 80022aa:	ec43 2b17 	vmov	d7, r2, r3
 80022ae:	eeb0 0a47 	vmov.f32	s0, s14
 80022b2:	eef0 0a67 	vmov.f32	s1, s15
 80022b6:	f009 f861 	bl	800b37c <sqrt>
 80022ba:	ec53 2b10 	vmov	r2, r3, d0
 80022be:	4610      	mov	r0, r2
 80022c0:	4619      	mov	r1, r3
 80022c2:	f7fe fcb1 	bl	8000c28 <__aeabi_d2f>
 80022c6:	4603      	mov	r3, r0
 80022c8:	607b      	str	r3, [r7, #4]
	w1[0] = sensor_data_mag.mag_x_calib/norm;
 80022ca:	4b06      	ldr	r3, [pc, #24]	@ (80022e4 <main+0x314>)
 80022cc:	e018      	b.n	8002300 <main+0x330>
 80022ce:	bf00      	nop
 80022d0:	2000027c 	.word	0x2000027c
 80022d4:	20007858 	.word	0x20007858
 80022d8:	20007859 	.word	0x20007859
 80022dc:	2000785a 	.word	0x2000785a
 80022e0:	200002d0 	.word	0x200002d0
 80022e4:	20000310 	.word	0x20000310
 80022e8:	20000000 	.word	0x20000000
 80022ec:	20000018 	.word	0x20000018
 80022f0:	20007960 	.word	0x20007960
 80022f4:	20007948 	.word	0x20007948
 80022f8:	20007930 	.word	0x20007930
 80022fc:	20007978 	.word	0x20007978
 8002300:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 8002304:	6878      	ldr	r0, [r7, #4]
 8002306:	f7fe f93f 	bl	8000588 <__aeabi_f2d>
 800230a:	4602      	mov	r2, r0
 800230c:	460b      	mov	r3, r1
 800230e:	4620      	mov	r0, r4
 8002310:	4629      	mov	r1, r5
 8002312:	f7fe fabb 	bl	800088c <__aeabi_ddiv>
 8002316:	4602      	mov	r2, r0
 8002318:	460b      	mov	r3, r1
 800231a:	497f      	ldr	r1, [pc, #508]	@ (8002518 <main+0x548>)
 800231c:	e9c1 2300 	strd	r2, r3, [r1]
	w1[1] = sensor_data_mag.mag_y_calib/norm;
 8002320:	4b7e      	ldr	r3, [pc, #504]	@ (800251c <main+0x54c>)
 8002322:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 8002326:	6878      	ldr	r0, [r7, #4]
 8002328:	f7fe f92e 	bl	8000588 <__aeabi_f2d>
 800232c:	4602      	mov	r2, r0
 800232e:	460b      	mov	r3, r1
 8002330:	4620      	mov	r0, r4
 8002332:	4629      	mov	r1, r5
 8002334:	f7fe faaa 	bl	800088c <__aeabi_ddiv>
 8002338:	4602      	mov	r2, r0
 800233a:	460b      	mov	r3, r1
 800233c:	4976      	ldr	r1, [pc, #472]	@ (8002518 <main+0x548>)
 800233e:	e9c1 2302 	strd	r2, r3, [r1, #8]
	w1[2] = sensor_data_mag.mag_z_calib/norm;
 8002342:	4b76      	ldr	r3, [pc, #472]	@ (800251c <main+0x54c>)
 8002344:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	@ 0x38
 8002348:	6878      	ldr	r0, [r7, #4]
 800234a:	f7fe f91d 	bl	8000588 <__aeabi_f2d>
 800234e:	4602      	mov	r2, r0
 8002350:	460b      	mov	r3, r1
 8002352:	4620      	mov	r0, r4
 8002354:	4629      	mov	r1, r5
 8002356:	f7fe fa99 	bl	800088c <__aeabi_ddiv>
 800235a:	4602      	mov	r2, r0
 800235c:	460b      	mov	r3, r1
 800235e:	496e      	ldr	r1, [pc, #440]	@ (8002518 <main+0x548>)
 8002360:	e9c1 2304 	strd	r2, r3, [r1, #16]

	norm = sqrt(sensor_data_accel.accel_x*sensor_data_accel.accel_x + sensor_data_accel.accel_y*sensor_data_accel.accel_y + sensor_data_accel.accel_z*sensor_data_accel.accel_z);
 8002364:	4b6e      	ldr	r3, [pc, #440]	@ (8002520 <main+0x550>)
 8002366:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 800236a:	4b6d      	ldr	r3, [pc, #436]	@ (8002520 <main+0x550>)
 800236c:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002370:	f7fe f962 	bl	8000638 <__aeabi_dmul>
 8002374:	4602      	mov	r2, r0
 8002376:	460b      	mov	r3, r1
 8002378:	4614      	mov	r4, r2
 800237a:	461d      	mov	r5, r3
 800237c:	4b68      	ldr	r3, [pc, #416]	@ (8002520 <main+0x550>)
 800237e:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8002382:	4b67      	ldr	r3, [pc, #412]	@ (8002520 <main+0x550>)
 8002384:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8002388:	f7fe f956 	bl	8000638 <__aeabi_dmul>
 800238c:	4602      	mov	r2, r0
 800238e:	460b      	mov	r3, r1
 8002390:	4620      	mov	r0, r4
 8002392:	4629      	mov	r1, r5
 8002394:	f7fd ff9a 	bl	80002cc <__adddf3>
 8002398:	4602      	mov	r2, r0
 800239a:	460b      	mov	r3, r1
 800239c:	4614      	mov	r4, r2
 800239e:	461d      	mov	r5, r3
 80023a0:	4b5f      	ldr	r3, [pc, #380]	@ (8002520 <main+0x550>)
 80023a2:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 80023a6:	4b5e      	ldr	r3, [pc, #376]	@ (8002520 <main+0x550>)
 80023a8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80023ac:	f7fe f944 	bl	8000638 <__aeabi_dmul>
 80023b0:	4602      	mov	r2, r0
 80023b2:	460b      	mov	r3, r1
 80023b4:	4620      	mov	r0, r4
 80023b6:	4629      	mov	r1, r5
 80023b8:	f7fd ff88 	bl	80002cc <__adddf3>
 80023bc:	4602      	mov	r2, r0
 80023be:	460b      	mov	r3, r1
 80023c0:	ec43 2b17 	vmov	d7, r2, r3
 80023c4:	eeb0 0a47 	vmov.f32	s0, s14
 80023c8:	eef0 0a67 	vmov.f32	s1, s15
 80023cc:	f008 ffd6 	bl	800b37c <sqrt>
 80023d0:	ec53 2b10 	vmov	r2, r3, d0
 80023d4:	4610      	mov	r0, r2
 80023d6:	4619      	mov	r1, r3
 80023d8:	f7fe fc26 	bl	8000c28 <__aeabi_d2f>
 80023dc:	4603      	mov	r3, r0
 80023de:	607b      	str	r3, [r7, #4]
	w2[0] = sensor_data_accel.accel_x/norm;
 80023e0:	4b4f      	ldr	r3, [pc, #316]	@ (8002520 <main+0x550>)
 80023e2:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 80023e6:	6878      	ldr	r0, [r7, #4]
 80023e8:	f7fe f8ce 	bl	8000588 <__aeabi_f2d>
 80023ec:	4602      	mov	r2, r0
 80023ee:	460b      	mov	r3, r1
 80023f0:	4620      	mov	r0, r4
 80023f2:	4629      	mov	r1, r5
 80023f4:	f7fe fa4a 	bl	800088c <__aeabi_ddiv>
 80023f8:	4602      	mov	r2, r0
 80023fa:	460b      	mov	r3, r1
 80023fc:	4949      	ldr	r1, [pc, #292]	@ (8002524 <main+0x554>)
 80023fe:	e9c1 2300 	strd	r2, r3, [r1]
	w2[1] = sensor_data_accel.accel_y/norm;
 8002402:	4b47      	ldr	r3, [pc, #284]	@ (8002520 <main+0x550>)
 8002404:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8002408:	6878      	ldr	r0, [r7, #4]
 800240a:	f7fe f8bd 	bl	8000588 <__aeabi_f2d>
 800240e:	4602      	mov	r2, r0
 8002410:	460b      	mov	r3, r1
 8002412:	4620      	mov	r0, r4
 8002414:	4629      	mov	r1, r5
 8002416:	f7fe fa39 	bl	800088c <__aeabi_ddiv>
 800241a:	4602      	mov	r2, r0
 800241c:	460b      	mov	r3, r1
 800241e:	4941      	ldr	r1, [pc, #260]	@ (8002524 <main+0x554>)
 8002420:	e9c1 2302 	strd	r2, r3, [r1, #8]
	w2[2] = sensor_data_accel.accel_z/norm;
 8002424:	4b3e      	ldr	r3, [pc, #248]	@ (8002520 <main+0x550>)
 8002426:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 800242a:	6878      	ldr	r0, [r7, #4]
 800242c:	f7fe f8ac 	bl	8000588 <__aeabi_f2d>
 8002430:	4602      	mov	r2, r0
 8002432:	460b      	mov	r3, r1
 8002434:	4620      	mov	r0, r4
 8002436:	4629      	mov	r1, r5
 8002438:	f7fe fa28 	bl	800088c <__aeabi_ddiv>
 800243c:	4602      	mov	r2, r0
 800243e:	460b      	mov	r3, r1
 8002440:	4938      	ldr	r1, [pc, #224]	@ (8002524 <main+0x554>)
 8002442:	e9c1 2304 	strd	r2, r3, [r1, #16]

	cria_triad(w1, w2, s1, s2, s3);
 8002446:	4b38      	ldr	r3, [pc, #224]	@ (8002528 <main+0x558>)
 8002448:	9300      	str	r3, [sp, #0]
 800244a:	4b38      	ldr	r3, [pc, #224]	@ (800252c <main+0x55c>)
 800244c:	4a38      	ldr	r2, [pc, #224]	@ (8002530 <main+0x560>)
 800244e:	4935      	ldr	r1, [pc, #212]	@ (8002524 <main+0x554>)
 8002450:	4831      	ldr	r0, [pc, #196]	@ (8002518 <main+0x548>)
 8002452:	f7fe fde7 	bl	8001024 <cria_triad>
	vet2mat(s1, s2, s3, Mobs);
 8002456:	4b37      	ldr	r3, [pc, #220]	@ (8002534 <main+0x564>)
 8002458:	4a33      	ldr	r2, [pc, #204]	@ (8002528 <main+0x558>)
 800245a:	4934      	ldr	r1, [pc, #208]	@ (800252c <main+0x55c>)
 800245c:	4834      	ldr	r0, [pc, #208]	@ (8002530 <main+0x560>)
 800245e:	f7fe ff2e 	bl	80012be <vet2mat>
	atitude_determination(Mref, Mobs, atitude);
 8002462:	4a35      	ldr	r2, [pc, #212]	@ (8002538 <main+0x568>)
 8002464:	4933      	ldr	r1, [pc, #204]	@ (8002534 <main+0x564>)
 8002466:	4835      	ldr	r0, [pc, #212]	@ (800253c <main+0x56c>)
 8002468:	f7fe ff68 	bl	800133c <atitude_determination>

	HAL_UART_Receive(&huart2, &rx_data, 1, 100);
 800246c:	2364      	movs	r3, #100	@ 0x64
 800246e:	2201      	movs	r2, #1
 8002470:	4933      	ldr	r1, [pc, #204]	@ (8002540 <main+0x570>)
 8002472:	4834      	ldr	r0, [pc, #208]	@ (8002544 <main+0x574>)
 8002474:	f003 ff25 	bl	80062c2 <HAL_UART_Receive>

	if(rx_data == 'd')
 8002478:	4b31      	ldr	r3, [pc, #196]	@ (8002540 <main+0x570>)
 800247a:	781b      	ldrb	r3, [r3, #0]
 800247c:	2b64      	cmp	r3, #100	@ 0x64
 800247e:	d105      	bne.n	800248c <main+0x4bc>
	{
		rx_data = 0;
 8002480:	4b2f      	ldr	r3, [pc, #188]	@ (8002540 <main+0x570>)
 8002482:	2200      	movs	r2, #0
 8002484:	701a      	strb	r2, [r3, #0]
		flag = 1;
 8002486:	4b30      	ldr	r3, [pc, #192]	@ (8002548 <main+0x578>)
 8002488:	2201      	movs	r2, #1
 800248a:	701a      	strb	r2, [r3, #0]
	}
	if(rx_data == 'c')
 800248c:	4b2c      	ldr	r3, [pc, #176]	@ (8002540 <main+0x570>)
 800248e:	781b      	ldrb	r3, [r3, #0]
 8002490:	2b63      	cmp	r3, #99	@ 0x63
 8002492:	d105      	bne.n	80024a0 <main+0x4d0>
	{
		rx_data = 0;
 8002494:	4b2a      	ldr	r3, [pc, #168]	@ (8002540 <main+0x570>)
 8002496:	2200      	movs	r2, #0
 8002498:	701a      	strb	r2, [r3, #0]
		flag = 2;
 800249a:	4b2b      	ldr	r3, [pc, #172]	@ (8002548 <main+0x578>)
 800249c:	2202      	movs	r2, #2
 800249e:	701a      	strb	r2, [r3, #0]
	}
	if(rx_data == 'g')
 80024a0:	4b27      	ldr	r3, [pc, #156]	@ (8002540 <main+0x570>)
 80024a2:	781b      	ldrb	r3, [r3, #0]
 80024a4:	2b67      	cmp	r3, #103	@ 0x67
 80024a6:	d105      	bne.n	80024b4 <main+0x4e4>
	{
		rx_data = 0;
 80024a8:	4b25      	ldr	r3, [pc, #148]	@ (8002540 <main+0x570>)
 80024aa:	2200      	movs	r2, #0
 80024ac:	701a      	strb	r2, [r3, #0]
		flag = 3;
 80024ae:	4b26      	ldr	r3, [pc, #152]	@ (8002548 <main+0x578>)
 80024b0:	2203      	movs	r2, #3
 80024b2:	701a      	strb	r2, [r3, #0]
	}
	if(rx_data == '@')
 80024b4:	4b22      	ldr	r3, [pc, #136]	@ (8002540 <main+0x570>)
 80024b6:	781b      	ldrb	r3, [r3, #0]
 80024b8:	2b40      	cmp	r3, #64	@ 0x40
 80024ba:	d105      	bne.n	80024c8 <main+0x4f8>
	{
		rx_data = 0;
 80024bc:	4b20      	ldr	r3, [pc, #128]	@ (8002540 <main+0x570>)
 80024be:	2200      	movs	r2, #0
 80024c0:	701a      	strb	r2, [r3, #0]
		flag = 4;
 80024c2:	4b21      	ldr	r3, [pc, #132]	@ (8002548 <main+0x578>)
 80024c4:	2204      	movs	r2, #4
 80024c6:	701a      	strb	r2, [r3, #0]
	}
	if(rx_data == 'p')
 80024c8:	4b1d      	ldr	r3, [pc, #116]	@ (8002540 <main+0x570>)
 80024ca:	781b      	ldrb	r3, [r3, #0]
 80024cc:	2b70      	cmp	r3, #112	@ 0x70
 80024ce:	d105      	bne.n	80024dc <main+0x50c>
	{
		rx_data = 0;
 80024d0:	4b1b      	ldr	r3, [pc, #108]	@ (8002540 <main+0x570>)
 80024d2:	2200      	movs	r2, #0
 80024d4:	701a      	strb	r2, [r3, #0]
		flag = 5;
 80024d6:	4b1c      	ldr	r3, [pc, #112]	@ (8002548 <main+0x578>)
 80024d8:	2205      	movs	r2, #5
 80024da:	701a      	strb	r2, [r3, #0]
	}
	if(rx_data == 'm')
 80024dc:	4b18      	ldr	r3, [pc, #96]	@ (8002540 <main+0x570>)
 80024de:	781b      	ldrb	r3, [r3, #0]
 80024e0:	2b6d      	cmp	r3, #109	@ 0x6d
 80024e2:	d105      	bne.n	80024f0 <main+0x520>
	{
		rx_data = 0;
 80024e4:	4b16      	ldr	r3, [pc, #88]	@ (8002540 <main+0x570>)
 80024e6:	2200      	movs	r2, #0
 80024e8:	701a      	strb	r2, [r3, #0]
		flag = 6;
 80024ea:	4b17      	ldr	r3, [pc, #92]	@ (8002548 <main+0x578>)
 80024ec:	2206      	movs	r2, #6
 80024ee:	701a      	strb	r2, [r3, #0]
	}
	if(rx_data == 'a')
 80024f0:	4b13      	ldr	r3, [pc, #76]	@ (8002540 <main+0x570>)
 80024f2:	781b      	ldrb	r3, [r3, #0]
 80024f4:	2b61      	cmp	r3, #97	@ 0x61
 80024f6:	d105      	bne.n	8002504 <main+0x534>
	{
		rx_data = 0;
 80024f8:	4b11      	ldr	r3, [pc, #68]	@ (8002540 <main+0x570>)
 80024fa:	2200      	movs	r2, #0
 80024fc:	701a      	strb	r2, [r3, #0]
		flag = 7;
 80024fe:	4b12      	ldr	r3, [pc, #72]	@ (8002548 <main+0x578>)
 8002500:	2207      	movs	r2, #7
 8002502:	701a      	strb	r2, [r3, #0]
	}

	if(flag == 2)
 8002504:	4b10      	ldr	r3, [pc, #64]	@ (8002548 <main+0x578>)
 8002506:	781b      	ldrb	r3, [r3, #0]
 8002508:	2b02      	cmp	r3, #2
 800250a:	d142      	bne.n	8002592 <main+0x5c2>
	{
		HAL_TIM_Base_Stop_IT(&htim2);
 800250c:	480f      	ldr	r0, [pc, #60]	@ (800254c <main+0x57c>)
 800250e:	f003 f9e6 	bl	80058de <HAL_TIM_Base_Stop_IT>
		//ETS(mx_buf, my_buf, mz_buf, p);
		for(uint8_t i = 0; i < 10; i++)
 8002512:	2300      	movs	r3, #0
 8002514:	73fb      	strb	r3, [r7, #15]
 8002516:	e036      	b.n	8002586 <main+0x5b6>
 8002518:	200079c0 	.word	0x200079c0
 800251c:	20000310 	.word	0x20000310
 8002520:	200002d0 	.word	0x200002d0
 8002524:	200079d8 	.word	0x200079d8
 8002528:	20007a20 	.word	0x20007a20
 800252c:	20007a08 	.word	0x20007a08
 8002530:	200079f0 	.word	0x200079f0
 8002534:	20007a38 	.word	0x20007a38
 8002538:	200078c8 	.word	0x200078c8
 800253c:	20007978 	.word	0x20007978
 8002540:	200078c0 	.word	0x200078c0
 8002544:	20007ad0 	.word	0x20007ad0
 8002548:	200078c1 	.word	0x200078c1
 800254c:	20007a84 	.word	0x20007a84
		{
			sprintf((char*)send, "%f\n", p[i]);
 8002550:	7bfb      	ldrb	r3, [r7, #15]
 8002552:	4a78      	ldr	r2, [pc, #480]	@ (8002734 <main+0x764>)
 8002554:	009b      	lsls	r3, r3, #2
 8002556:	4413      	add	r3, r2
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	4618      	mov	r0, r3
 800255c:	f7fe f814 	bl	8000588 <__aeabi_f2d>
 8002560:	4602      	mov	r2, r0
 8002562:	460b      	mov	r3, r1
 8002564:	4974      	ldr	r1, [pc, #464]	@ (8002738 <main+0x768>)
 8002566:	4875      	ldr	r0, [pc, #468]	@ (800273c <main+0x76c>)
 8002568:	f005 fad0 	bl	8007b0c <siprintf>
			HAL_UART_Transmit(&huart2, send, strlen((char*)send), 1);
 800256c:	4873      	ldr	r0, [pc, #460]	@ (800273c <main+0x76c>)
 800256e:	f7fd fe9f 	bl	80002b0 <strlen>
 8002572:	4603      	mov	r3, r0
 8002574:	b29a      	uxth	r2, r3
 8002576:	2301      	movs	r3, #1
 8002578:	4970      	ldr	r1, [pc, #448]	@ (800273c <main+0x76c>)
 800257a:	4871      	ldr	r0, [pc, #452]	@ (8002740 <main+0x770>)
 800257c:	f003 fe18 	bl	80061b0 <HAL_UART_Transmit>
		for(uint8_t i = 0; i < 10; i++)
 8002580:	7bfb      	ldrb	r3, [r7, #15]
 8002582:	3301      	adds	r3, #1
 8002584:	73fb      	strb	r3, [r7, #15]
 8002586:	7bfb      	ldrb	r3, [r7, #15]
 8002588:	2b09      	cmp	r3, #9
 800258a:	d9e1      	bls.n	8002550 <main+0x580>
		}
		flag = 0;
 800258c:	4b6d      	ldr	r3, [pc, #436]	@ (8002744 <main+0x774>)
 800258e:	2200      	movs	r2, #0
 8002590:	701a      	strb	r2, [r3, #0]
		//HAL_TIM_Base_Start_IT(&htim2);
	}
	if(flag == 3)
 8002592:	4b6c      	ldr	r3, [pc, #432]	@ (8002744 <main+0x774>)
 8002594:	781b      	ldrb	r3, [r3, #0]
 8002596:	2b03      	cmp	r3, #3
 8002598:	d113      	bne.n	80025c2 <main+0x5f2>
	{
		sprintf((char*)send, "%d\n\r", m_cont);
 800259a:	4b6b      	ldr	r3, [pc, #428]	@ (8002748 <main+0x778>)
 800259c:	881b      	ldrh	r3, [r3, #0]
 800259e:	461a      	mov	r2, r3
 80025a0:	496a      	ldr	r1, [pc, #424]	@ (800274c <main+0x77c>)
 80025a2:	4866      	ldr	r0, [pc, #408]	@ (800273c <main+0x76c>)
 80025a4:	f005 fab2 	bl	8007b0c <siprintf>
		HAL_UART_Transmit(&huart2, send, strlen((char*)send), 1);
 80025a8:	4864      	ldr	r0, [pc, #400]	@ (800273c <main+0x76c>)
 80025aa:	f7fd fe81 	bl	80002b0 <strlen>
 80025ae:	4603      	mov	r3, r0
 80025b0:	b29a      	uxth	r2, r3
 80025b2:	2301      	movs	r3, #1
 80025b4:	4961      	ldr	r1, [pc, #388]	@ (800273c <main+0x76c>)
 80025b6:	4862      	ldr	r0, [pc, #392]	@ (8002740 <main+0x770>)
 80025b8:	f003 fdfa 	bl	80061b0 <HAL_UART_Transmit>
		flag = 0;
 80025bc:	4b61      	ldr	r3, [pc, #388]	@ (8002744 <main+0x774>)
 80025be:	2200      	movs	r2, #0
 80025c0:	701a      	strb	r2, [r3, #0]
	}
	if(flag == 4)
 80025c2:	4b60      	ldr	r3, [pc, #384]	@ (8002744 <main+0x774>)
 80025c4:	781b      	ldrb	r3, [r3, #0]
 80025c6:	2b04      	cmp	r3, #4
 80025c8:	d128      	bne.n	800261c <main+0x64c>
	{
		//HAL_TIM_Base_Start_IT(&htim2);
		flag = 0;
 80025ca:	4b5e      	ldr	r3, [pc, #376]	@ (8002744 <main+0x774>)
 80025cc:	2200      	movs	r2, #0
 80025ce:	701a      	strb	r2, [r3, #0]
		//sprintf((char*)send, "%d %d %d %d %d %d", sensor_data_mag.mag_x_nude, sensor_data_mag.mag_y_nude, sensor_data_mag.mag_z_nude, sensor_data_accel.accel_x_nude, sensor_data_accel.accel_y_nude, sensor_data_accel.accel_z_nude);
		//HAL_UART_Transmit(&huart2, send, strlen((char*)send), 100);

		mat2quaternion(atitude, qua);
 80025d0:	495f      	ldr	r1, [pc, #380]	@ (8002750 <main+0x780>)
 80025d2:	4860      	ldr	r0, [pc, #384]	@ (8002754 <main+0x784>)
 80025d4:	f7fe ff80 	bl	80014d8 <mat2quaternion>
		sprintf((char*)send, "%f, %f, %f, %f\n\r", qua[0], qua[1], qua[2], qua[3]);
 80025d8:	4b5d      	ldr	r3, [pc, #372]	@ (8002750 <main+0x780>)
 80025da:	e9d3 8900 	ldrd	r8, r9, [r3]
 80025de:	4b5c      	ldr	r3, [pc, #368]	@ (8002750 <main+0x780>)
 80025e0:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80025e4:	495a      	ldr	r1, [pc, #360]	@ (8002750 <main+0x780>)
 80025e6:	e9d1 0104 	ldrd	r0, r1, [r1, #16]
 80025ea:	4c59      	ldr	r4, [pc, #356]	@ (8002750 <main+0x780>)
 80025ec:	e9d4 4506 	ldrd	r4, r5, [r4, #24]
 80025f0:	e9cd 4504 	strd	r4, r5, [sp, #16]
 80025f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80025f8:	e9cd 2300 	strd	r2, r3, [sp]
 80025fc:	4642      	mov	r2, r8
 80025fe:	464b      	mov	r3, r9
 8002600:	4955      	ldr	r1, [pc, #340]	@ (8002758 <main+0x788>)
 8002602:	484e      	ldr	r0, [pc, #312]	@ (800273c <main+0x76c>)
 8002604:	f005 fa82 	bl	8007b0c <siprintf>
		HAL_UART_Transmit(&huart2, send, strlen((char*)send), 100);
 8002608:	484c      	ldr	r0, [pc, #304]	@ (800273c <main+0x76c>)
 800260a:	f7fd fe51 	bl	80002b0 <strlen>
 800260e:	4603      	mov	r3, r0
 8002610:	b29a      	uxth	r2, r3
 8002612:	2364      	movs	r3, #100	@ 0x64
 8002614:	4949      	ldr	r1, [pc, #292]	@ (800273c <main+0x76c>)
 8002616:	484a      	ldr	r0, [pc, #296]	@ (8002740 <main+0x770>)
 8002618:	f003 fdca 	bl	80061b0 <HAL_UART_Transmit>
	}
	if(flag == 5)
 800261c:	4b49      	ldr	r3, [pc, #292]	@ (8002744 <main+0x774>)
 800261e:	781b      	ldrb	r3, [r3, #0]
 8002620:	2b05      	cmp	r3, #5
 8002622:	d105      	bne.n	8002630 <main+0x660>
	{
		HAL_TIM_Base_Stop_IT(&htim2);
 8002624:	484d      	ldr	r0, [pc, #308]	@ (800275c <main+0x78c>)
 8002626:	f003 f95a 	bl	80058de <HAL_TIM_Base_Stop_IT>
		flag = 0;
 800262a:	4b46      	ldr	r3, [pc, #280]	@ (8002744 <main+0x774>)
 800262c:	2200      	movs	r2, #0
 800262e:	701a      	strb	r2, [r3, #0]
	}
	if(flag == 6)
 8002630:	4b44      	ldr	r3, [pc, #272]	@ (8002744 <main+0x774>)
 8002632:	781b      	ldrb	r3, [r3, #0]
 8002634:	2b06      	cmp	r3, #6
 8002636:	d160      	bne.n	80026fa <main+0x72a>
	{
		HAL_TIM_Base_Stop_IT(&htim2);
 8002638:	4848      	ldr	r0, [pc, #288]	@ (800275c <main+0x78c>)
 800263a:	f003 f950 	bl	80058de <HAL_TIM_Base_Stop_IT>
		sprintf((char*)send, "%d\n\r", m_cont);
 800263e:	4b42      	ldr	r3, [pc, #264]	@ (8002748 <main+0x778>)
 8002640:	881b      	ldrh	r3, [r3, #0]
 8002642:	461a      	mov	r2, r3
 8002644:	4941      	ldr	r1, [pc, #260]	@ (800274c <main+0x77c>)
 8002646:	483d      	ldr	r0, [pc, #244]	@ (800273c <main+0x76c>)
 8002648:	f005 fa60 	bl	8007b0c <siprintf>
		HAL_UART_Transmit(&huart2, send, strlen((char*)send), 1);
 800264c:	483b      	ldr	r0, [pc, #236]	@ (800273c <main+0x76c>)
 800264e:	f7fd fe2f 	bl	80002b0 <strlen>
 8002652:	4603      	mov	r3, r0
 8002654:	b29a      	uxth	r2, r3
 8002656:	2301      	movs	r3, #1
 8002658:	4938      	ldr	r1, [pc, #224]	@ (800273c <main+0x76c>)
 800265a:	4839      	ldr	r0, [pc, #228]	@ (8002740 <main+0x770>)
 800265c:	f003 fda8 	bl	80061b0 <HAL_UART_Transmit>

		for(uint16_t i = 0; i < TOTAL_GOMOS; i++)
 8002660:	2300      	movs	r3, #0
 8002662:	81bb      	strh	r3, [r7, #12]
 8002664:	e034      	b.n	80026d0 <main+0x700>
		{
			sprintf((char*)send, "%f, %f, %f\n\r", mx_buf[i], my_buf[i], mz_buf[i]);
 8002666:	89bb      	ldrh	r3, [r7, #12]
 8002668:	4a3d      	ldr	r2, [pc, #244]	@ (8002760 <main+0x790>)
 800266a:	009b      	lsls	r3, r3, #2
 800266c:	4413      	add	r3, r2
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4618      	mov	r0, r3
 8002672:	f7fd ff89 	bl	8000588 <__aeabi_f2d>
 8002676:	4680      	mov	r8, r0
 8002678:	4689      	mov	r9, r1
 800267a:	89bb      	ldrh	r3, [r7, #12]
 800267c:	4a39      	ldr	r2, [pc, #228]	@ (8002764 <main+0x794>)
 800267e:	009b      	lsls	r3, r3, #2
 8002680:	4413      	add	r3, r2
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4618      	mov	r0, r3
 8002686:	f7fd ff7f 	bl	8000588 <__aeabi_f2d>
 800268a:	4604      	mov	r4, r0
 800268c:	460d      	mov	r5, r1
 800268e:	89bb      	ldrh	r3, [r7, #12]
 8002690:	4a35      	ldr	r2, [pc, #212]	@ (8002768 <main+0x798>)
 8002692:	009b      	lsls	r3, r3, #2
 8002694:	4413      	add	r3, r2
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	4618      	mov	r0, r3
 800269a:	f7fd ff75 	bl	8000588 <__aeabi_f2d>
 800269e:	4602      	mov	r2, r0
 80026a0:	460b      	mov	r3, r1
 80026a2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80026a6:	e9cd 4500 	strd	r4, r5, [sp]
 80026aa:	4642      	mov	r2, r8
 80026ac:	464b      	mov	r3, r9
 80026ae:	492f      	ldr	r1, [pc, #188]	@ (800276c <main+0x79c>)
 80026b0:	4822      	ldr	r0, [pc, #136]	@ (800273c <main+0x76c>)
 80026b2:	f005 fa2b 	bl	8007b0c <siprintf>
			HAL_UART_Transmit(&huart2, send, strlen((char*)send), 20);
 80026b6:	4821      	ldr	r0, [pc, #132]	@ (800273c <main+0x76c>)
 80026b8:	f7fd fdfa 	bl	80002b0 <strlen>
 80026bc:	4603      	mov	r3, r0
 80026be:	b29a      	uxth	r2, r3
 80026c0:	2314      	movs	r3, #20
 80026c2:	491e      	ldr	r1, [pc, #120]	@ (800273c <main+0x76c>)
 80026c4:	481e      	ldr	r0, [pc, #120]	@ (8002740 <main+0x770>)
 80026c6:	f003 fd73 	bl	80061b0 <HAL_UART_Transmit>
		for(uint16_t i = 0; i < TOTAL_GOMOS; i++)
 80026ca:	89bb      	ldrh	r3, [r7, #12]
 80026cc:	3301      	adds	r3, #1
 80026ce:	81bb      	strh	r3, [r7, #12]
 80026d0:	89bb      	ldrh	r3, [r7, #12]
 80026d2:	f5b3 6f90 	cmp.w	r3, #1152	@ 0x480
 80026d6:	d3c6      	bcc.n	8002666 <main+0x696>
		}

		sprintf((char*)send, "Fim da trasmisso dos dados\n\r");
 80026d8:	4925      	ldr	r1, [pc, #148]	@ (8002770 <main+0x7a0>)
 80026da:	4818      	ldr	r0, [pc, #96]	@ (800273c <main+0x76c>)
 80026dc:	f005 fa16 	bl	8007b0c <siprintf>
		HAL_UART_Transmit(&huart2, send, strlen((char*)send), 50);
 80026e0:	4816      	ldr	r0, [pc, #88]	@ (800273c <main+0x76c>)
 80026e2:	f7fd fde5 	bl	80002b0 <strlen>
 80026e6:	4603      	mov	r3, r0
 80026e8:	b29a      	uxth	r2, r3
 80026ea:	2332      	movs	r3, #50	@ 0x32
 80026ec:	4913      	ldr	r1, [pc, #76]	@ (800273c <main+0x76c>)
 80026ee:	4814      	ldr	r0, [pc, #80]	@ (8002740 <main+0x770>)
 80026f0:	f003 fd5e 	bl	80061b0 <HAL_UART_Transmit>

		flag = 0;
 80026f4:	4b13      	ldr	r3, [pc, #76]	@ (8002744 <main+0x774>)
 80026f6:	2200      	movs	r2, #0
 80026f8:	701a      	strb	r2, [r3, #0]
	}
	if(flag == 7)
 80026fa:	4b12      	ldr	r3, [pc, #72]	@ (8002744 <main+0x774>)
 80026fc:	781b      	ldrb	r3, [r3, #0]
 80026fe:	2b07      	cmp	r3, #7
 8002700:	f040 8084 	bne.w	800280c <main+0x83c>
	{
		HAL_TIM_Base_Stop_IT(&htim2);
 8002704:	4815      	ldr	r0, [pc, #84]	@ (800275c <main+0x78c>)
 8002706:	f003 f8ea 	bl	80058de <HAL_TIM_Base_Stop_IT>
		sprintf((char*)send, "%d\n\r", a_cont);
 800270a:	4b1a      	ldr	r3, [pc, #104]	@ (8002774 <main+0x7a4>)
 800270c:	881b      	ldrh	r3, [r3, #0]
 800270e:	461a      	mov	r2, r3
 8002710:	490e      	ldr	r1, [pc, #56]	@ (800274c <main+0x77c>)
 8002712:	480a      	ldr	r0, [pc, #40]	@ (800273c <main+0x76c>)
 8002714:	f005 f9fa 	bl	8007b0c <siprintf>
		HAL_UART_Transmit(&huart2, send, strlen((char*)send), 1);
 8002718:	4808      	ldr	r0, [pc, #32]	@ (800273c <main+0x76c>)
 800271a:	f7fd fdc9 	bl	80002b0 <strlen>
 800271e:	4603      	mov	r3, r0
 8002720:	b29a      	uxth	r2, r3
 8002722:	2301      	movs	r3, #1
 8002724:	4905      	ldr	r1, [pc, #20]	@ (800273c <main+0x76c>)
 8002726:	4806      	ldr	r0, [pc, #24]	@ (8002740 <main+0x770>)
 8002728:	f003 fd42 	bl	80061b0 <HAL_UART_Transmit>

		for(uint16_t i = 0; i < TOTAL_GOMOS; i++)
 800272c:	2300      	movs	r3, #0
 800272e:	817b      	strh	r3, [r7, #10]
 8002730:	e057      	b.n	80027e2 <main+0x812>
 8002732:	bf00      	nop
 8002734:	20000030 	.word	0x20000030
 8002738:	0800cc40 	.word	0x0800cc40
 800273c:	2000785c 	.word	0x2000785c
 8002740:	20007ad0 	.word	0x20007ad0
 8002744:	200078c1 	.word	0x200078c1
 8002748:	200007d0 	.word	0x200007d0
 800274c:	0800cc44 	.word	0x0800cc44
 8002750:	20007910 	.word	0x20007910
 8002754:	200078c8 	.word	0x200078c8
 8002758:	0800cc4c 	.word	0x0800cc4c
 800275c:	20007a84 	.word	0x20007a84
 8002760:	20000c58 	.word	0x20000c58
 8002764:	20001e58 	.word	0x20001e58
 8002768:	20003058 	.word	0x20003058
 800276c:	0800cc60 	.word	0x0800cc60
 8002770:	0800cc70 	.word	0x0800cc70
 8002774:	20000c54 	.word	0x20000c54
		{
			sprintf((char*)send, "%f, %f, %f\n\r", ax_buf[i], ay_buf[i], az_buf[i]);
 8002778:	897b      	ldrh	r3, [r7, #10]
 800277a:	4a35      	ldr	r2, [pc, #212]	@ (8002850 <main+0x880>)
 800277c:	009b      	lsls	r3, r3, #2
 800277e:	4413      	add	r3, r2
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	4618      	mov	r0, r3
 8002784:	f7fd ff00 	bl	8000588 <__aeabi_f2d>
 8002788:	4680      	mov	r8, r0
 800278a:	4689      	mov	r9, r1
 800278c:	897b      	ldrh	r3, [r7, #10]
 800278e:	4a31      	ldr	r2, [pc, #196]	@ (8002854 <main+0x884>)
 8002790:	009b      	lsls	r3, r3, #2
 8002792:	4413      	add	r3, r2
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	4618      	mov	r0, r3
 8002798:	f7fd fef6 	bl	8000588 <__aeabi_f2d>
 800279c:	4604      	mov	r4, r0
 800279e:	460d      	mov	r5, r1
 80027a0:	897b      	ldrh	r3, [r7, #10]
 80027a2:	4a2d      	ldr	r2, [pc, #180]	@ (8002858 <main+0x888>)
 80027a4:	009b      	lsls	r3, r3, #2
 80027a6:	4413      	add	r3, r2
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4618      	mov	r0, r3
 80027ac:	f7fd feec 	bl	8000588 <__aeabi_f2d>
 80027b0:	4602      	mov	r2, r0
 80027b2:	460b      	mov	r3, r1
 80027b4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80027b8:	e9cd 4500 	strd	r4, r5, [sp]
 80027bc:	4642      	mov	r2, r8
 80027be:	464b      	mov	r3, r9
 80027c0:	4926      	ldr	r1, [pc, #152]	@ (800285c <main+0x88c>)
 80027c2:	4827      	ldr	r0, [pc, #156]	@ (8002860 <main+0x890>)
 80027c4:	f005 f9a2 	bl	8007b0c <siprintf>
			HAL_UART_Transmit(&huart2, send, strlen((char*)send), 20);
 80027c8:	4825      	ldr	r0, [pc, #148]	@ (8002860 <main+0x890>)
 80027ca:	f7fd fd71 	bl	80002b0 <strlen>
 80027ce:	4603      	mov	r3, r0
 80027d0:	b29a      	uxth	r2, r3
 80027d2:	2314      	movs	r3, #20
 80027d4:	4922      	ldr	r1, [pc, #136]	@ (8002860 <main+0x890>)
 80027d6:	4823      	ldr	r0, [pc, #140]	@ (8002864 <main+0x894>)
 80027d8:	f003 fcea 	bl	80061b0 <HAL_UART_Transmit>
		for(uint16_t i = 0; i < TOTAL_GOMOS; i++)
 80027dc:	897b      	ldrh	r3, [r7, #10]
 80027de:	3301      	adds	r3, #1
 80027e0:	817b      	strh	r3, [r7, #10]
 80027e2:	897b      	ldrh	r3, [r7, #10]
 80027e4:	f5b3 6f90 	cmp.w	r3, #1152	@ 0x480
 80027e8:	d3c6      	bcc.n	8002778 <main+0x7a8>
		}

		sprintf((char*)send, "Fim da trasmisso dos dados\n\r");
 80027ea:	491f      	ldr	r1, [pc, #124]	@ (8002868 <main+0x898>)
 80027ec:	481c      	ldr	r0, [pc, #112]	@ (8002860 <main+0x890>)
 80027ee:	f005 f98d 	bl	8007b0c <siprintf>
		HAL_UART_Transmit(&huart2, send, strlen((char*)send), 50);
 80027f2:	481b      	ldr	r0, [pc, #108]	@ (8002860 <main+0x890>)
 80027f4:	f7fd fd5c 	bl	80002b0 <strlen>
 80027f8:	4603      	mov	r3, r0
 80027fa:	b29a      	uxth	r2, r3
 80027fc:	2332      	movs	r3, #50	@ 0x32
 80027fe:	4918      	ldr	r1, [pc, #96]	@ (8002860 <main+0x890>)
 8002800:	4818      	ldr	r0, [pc, #96]	@ (8002864 <main+0x894>)
 8002802:	f003 fcd5 	bl	80061b0 <HAL_UART_Transmit>

		flag = 0;
 8002806:	4b19      	ldr	r3, [pc, #100]	@ (800286c <main+0x89c>)
 8002808:	2200      	movs	r2, #0
 800280a:	701a      	strb	r2, [r3, #0]
	}

	//Implementar o envia dado do mag e o envia dado do accel
	//Implementar o start do TIM.

	if(flag == 1)
 800280c:	4b17      	ldr	r3, [pc, #92]	@ (800286c <main+0x89c>)
 800280e:	781b      	ldrb	r3, [r3, #0]
 8002810:	2b01      	cmp	r3, #1
 8002812:	d105      	bne.n	8002820 <main+0x850>
	{
		send_atitude(atitude);
 8002814:	4816      	ldr	r0, [pc, #88]	@ (8002870 <main+0x8a0>)
 8002816:	f7fe fe0b 	bl	8001430 <send_atitude>
		cria_triad(w1, w2, s1, s2, s3);
		vet2mat(s1, s2, s3, Mobs);
		atitude_determination(Mref, Mobs, atitude);

		send_atitude(atitude);*/
		flag = 0;
 800281a:	4b14      	ldr	r3, [pc, #80]	@ (800286c <main+0x89c>)
 800281c:	2200      	movs	r2, #0
 800281e:	701a      	strb	r2, [r3, #0]
	}

	if(m_cont >= 1152)
 8002820:	4b14      	ldr	r3, [pc, #80]	@ (8002874 <main+0x8a4>)
 8002822:	881b      	ldrh	r3, [r3, #0]
 8002824:	f5b3 6f90 	cmp.w	r3, #1152	@ 0x480
 8002828:	d304      	bcc.n	8002834 <main+0x864>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 800282a:	2201      	movs	r2, #1
 800282c:	2101      	movs	r1, #1
 800282e:	4812      	ldr	r0, [pc, #72]	@ (8002878 <main+0x8a8>)
 8002830:	f001 f8a6 	bl	8003980 <HAL_GPIO_WritePin>
	}
	if(a_cont >= 1152)
 8002834:	4b11      	ldr	r3, [pc, #68]	@ (800287c <main+0x8ac>)
 8002836:	881b      	ldrh	r3, [r3, #0]
 8002838:	f5b3 6f90 	cmp.w	r3, #1152	@ 0x480
 800283c:	f4ff acff 	bcc.w	800223e <main+0x26e>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8002840:	2201      	movs	r2, #1
 8002842:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002846:	480c      	ldr	r0, [pc, #48]	@ (8002878 <main+0x8a8>)
 8002848:	f001 f89a 	bl	8003980 <HAL_GPIO_WritePin>
	read_mpu6050(&hi2c2, &sensor_data_accel);
 800284c:	e4f7      	b.n	800223e <main+0x26e>
 800284e:	bf00      	nop
 8002850:	20004258 	.word	0x20004258
 8002854:	20005458 	.word	0x20005458
 8002858:	20006658 	.word	0x20006658
 800285c:	0800cc60 	.word	0x0800cc60
 8002860:	2000785c 	.word	0x2000785c
 8002864:	20007ad0 	.word	0x20007ad0
 8002868:	0800cc70 	.word	0x0800cc70
 800286c:	200078c1 	.word	0x200078c1
 8002870:	200078c8 	.word	0x200078c8
 8002874:	200007d0 	.word	0x200007d0
 8002878:	40020400 	.word	0x40020400
 800287c:	20000c54 	.word	0x20000c54

08002880 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b094      	sub	sp, #80	@ 0x50
 8002884:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002886:	f107 0320 	add.w	r3, r7, #32
 800288a:	2230      	movs	r2, #48	@ 0x30
 800288c:	2100      	movs	r1, #0
 800288e:	4618      	mov	r0, r3
 8002890:	f005 f99f 	bl	8007bd2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002894:	f107 030c 	add.w	r3, r7, #12
 8002898:	2200      	movs	r2, #0
 800289a:	601a      	str	r2, [r3, #0]
 800289c:	605a      	str	r2, [r3, #4]
 800289e:	609a      	str	r2, [r3, #8]
 80028a0:	60da      	str	r2, [r3, #12]
 80028a2:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80028a4:	f001 feaa 	bl	80045fc <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80028a8:	4b2a      	ldr	r3, [pc, #168]	@ (8002954 <SystemClock_Config+0xd4>)
 80028aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ac:	4a29      	ldr	r2, [pc, #164]	@ (8002954 <SystemClock_Config+0xd4>)
 80028ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80028b2:	6413      	str	r3, [r2, #64]	@ 0x40
 80028b4:	4b27      	ldr	r3, [pc, #156]	@ (8002954 <SystemClock_Config+0xd4>)
 80028b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80028bc:	60bb      	str	r3, [r7, #8]
 80028be:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80028c0:	4b25      	ldr	r3, [pc, #148]	@ (8002958 <SystemClock_Config+0xd8>)
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	4a24      	ldr	r2, [pc, #144]	@ (8002958 <SystemClock_Config+0xd8>)
 80028c6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80028ca:	6013      	str	r3, [r2, #0]
 80028cc:	4b22      	ldr	r3, [pc, #136]	@ (8002958 <SystemClock_Config+0xd8>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80028d4:	607b      	str	r3, [r7, #4]
 80028d6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80028d8:	2302      	movs	r3, #2
 80028da:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80028dc:	2301      	movs	r3, #1
 80028de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80028e0:	2310      	movs	r3, #16
 80028e2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80028e4:	2302      	movs	r3, #2
 80028e6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80028e8:	2300      	movs	r3, #0
 80028ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80028ec:	2308      	movs	r3, #8
 80028ee:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 80028f0:	23d8      	movs	r3, #216	@ 0xd8
 80028f2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80028f4:	2302      	movs	r3, #2
 80028f6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80028f8:	2302      	movs	r3, #2
 80028fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80028fc:	f107 0320 	add.w	r3, r7, #32
 8002900:	4618      	mov	r0, r3
 8002902:	f001 fedb 	bl	80046bc <HAL_RCC_OscConfig>
 8002906:	4603      	mov	r3, r0
 8002908:	2b00      	cmp	r3, #0
 800290a:	d001      	beq.n	8002910 <SystemClock_Config+0x90>
  {
    Error_Handler();
 800290c:	f000 f8bc 	bl	8002a88 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002910:	f001 fe84 	bl	800461c <HAL_PWREx_EnableOverDrive>
 8002914:	4603      	mov	r3, r0
 8002916:	2b00      	cmp	r3, #0
 8002918:	d001      	beq.n	800291e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800291a:	f000 f8b5 	bl	8002a88 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800291e:	230f      	movs	r3, #15
 8002920:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002922:	2302      	movs	r3, #2
 8002924:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002926:	2300      	movs	r3, #0
 8002928:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800292a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800292e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002930:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002934:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8002936:	f107 030c 	add.w	r3, r7, #12
 800293a:	2107      	movs	r1, #7
 800293c:	4618      	mov	r0, r3
 800293e:	f002 f961 	bl	8004c04 <HAL_RCC_ClockConfig>
 8002942:	4603      	mov	r3, r0
 8002944:	2b00      	cmp	r3, #0
 8002946:	d001      	beq.n	800294c <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8002948:	f000 f89e 	bl	8002a88 <Error_Handler>
  }
}
 800294c:	bf00      	nop
 800294e:	3750      	adds	r7, #80	@ 0x50
 8002950:	46bd      	mov	sp, r7
 8002952:	bd80      	pop	{r7, pc}
 8002954:	40023800 	.word	0x40023800
 8002958:	40007000 	.word	0x40007000

0800295c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800295c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002960:	b087      	sub	sp, #28
 8002962:	af04      	add	r7, sp, #16
 8002964:	6078      	str	r0, [r7, #4]
	read_mpu6050(&hi2c2, &sensor_data_accel);
 8002966:	4942      	ldr	r1, [pc, #264]	@ (8002a70 <HAL_TIM_PeriodElapsedCallback+0x114>)
 8002968:	4842      	ldr	r0, [pc, #264]	@ (8002a74 <HAL_TIM_PeriodElapsedCallback+0x118>)
 800296a:	f000 f8e5 	bl	8002b38 <read_mpu6050>
	read_hmc(&hi2c2, &sensor_data_mag);
 800296e:	4942      	ldr	r1, [pc, #264]	@ (8002a78 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8002970:	4840      	ldr	r0, [pc, #256]	@ (8002a74 <HAL_TIM_PeriodElapsedCallback+0x118>)
 8002972:	f7fe ff2d 	bl	80017d0 <read_hmc>

	add_reading(sensor_data_mag.mag_x_calib, sensor_data_mag.mag_y_calib, sensor_data_mag.mag_z_calib, sensor_data_accel.accel_x_calib, sensor_data_accel.accel_y_calib, sensor_data_accel.accel_z_calib);
 8002976:	4b40      	ldr	r3, [pc, #256]	@ (8002a78 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8002978:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 800297c:	4610      	mov	r0, r2
 800297e:	4619      	mov	r1, r3
 8002980:	f7fe f952 	bl	8000c28 <__aeabi_d2f>
 8002984:	4604      	mov	r4, r0
 8002986:	4b3c      	ldr	r3, [pc, #240]	@ (8002a78 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8002988:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 800298c:	4610      	mov	r0, r2
 800298e:	4619      	mov	r1, r3
 8002990:	f7fe f94a 	bl	8000c28 <__aeabi_d2f>
 8002994:	4605      	mov	r5, r0
 8002996:	4b38      	ldr	r3, [pc, #224]	@ (8002a78 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8002998:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 800299c:	4610      	mov	r0, r2
 800299e:	4619      	mov	r1, r3
 80029a0:	f7fe f942 	bl	8000c28 <__aeabi_d2f>
 80029a4:	4606      	mov	r6, r0
 80029a6:	4b32      	ldr	r3, [pc, #200]	@ (8002a70 <HAL_TIM_PeriodElapsedCallback+0x114>)
 80029a8:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 80029ac:	4610      	mov	r0, r2
 80029ae:	4619      	mov	r1, r3
 80029b0:	f7fe f93a 	bl	8000c28 <__aeabi_d2f>
 80029b4:	4680      	mov	r8, r0
 80029b6:	4b2e      	ldr	r3, [pc, #184]	@ (8002a70 <HAL_TIM_PeriodElapsedCallback+0x114>)
 80029b8:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	@ 0x30
 80029bc:	4610      	mov	r0, r2
 80029be:	4619      	mov	r1, r3
 80029c0:	f7fe f932 	bl	8000c28 <__aeabi_d2f>
 80029c4:	4681      	mov	r9, r0
 80029c6:	4b2a      	ldr	r3, [pc, #168]	@ (8002a70 <HAL_TIM_PeriodElapsedCallback+0x114>)
 80029c8:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	@ 0x38
 80029cc:	4610      	mov	r0, r2
 80029ce:	4619      	mov	r1, r3
 80029d0:	f7fe f92a 	bl	8000c28 <__aeabi_d2f>
 80029d4:	4603      	mov	r3, r0
 80029d6:	ee02 3a90 	vmov	s5, r3
 80029da:	ee02 9a10 	vmov	s4, r9
 80029de:	ee01 8a90 	vmov	s3, r8
 80029e2:	ee01 6a10 	vmov	s2, r6
 80029e6:	ee00 5a90 	vmov	s1, r5
 80029ea:	ee00 4a10 	vmov	s0, r4
 80029ee:	f7ff fa03 	bl	8001df8 <add_reading>
	//sprintf((char*)send, "%f, %f, %f, %f\n\r", qua[0], qua[1], qua[2], qua[3]);
	//HAL_UART_Transmit(&huart2, send, strlen((char*)send), 100);



	sprintf((char*)send, "%f, %f, %f\n\r", sensor_data_accel.accel_x, sensor_data_accel.accel_y, sensor_data_accel.accel_z);
 80029f2:	4b1f      	ldr	r3, [pc, #124]	@ (8002a70 <HAL_TIM_PeriodElapsedCallback+0x114>)
 80029f4:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 80029f8:	4b1d      	ldr	r3, [pc, #116]	@ (8002a70 <HAL_TIM_PeriodElapsedCallback+0x114>)
 80029fa:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80029fe:	491c      	ldr	r1, [pc, #112]	@ (8002a70 <HAL_TIM_PeriodElapsedCallback+0x114>)
 8002a00:	e9d1 0108 	ldrd	r0, r1, [r1, #32]
 8002a04:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002a08:	e9cd 2300 	strd	r2, r3, [sp]
 8002a0c:	4622      	mov	r2, r4
 8002a0e:	462b      	mov	r3, r5
 8002a10:	491a      	ldr	r1, [pc, #104]	@ (8002a7c <HAL_TIM_PeriodElapsedCallback+0x120>)
 8002a12:	481b      	ldr	r0, [pc, #108]	@ (8002a80 <HAL_TIM_PeriodElapsedCallback+0x124>)
 8002a14:	f005 f87a 	bl	8007b0c <siprintf>
	HAL_UART_Transmit(&huart2, send, strlen((char*)send), 100);
 8002a18:	4819      	ldr	r0, [pc, #100]	@ (8002a80 <HAL_TIM_PeriodElapsedCallback+0x124>)
 8002a1a:	f7fd fc49 	bl	80002b0 <strlen>
 8002a1e:	4603      	mov	r3, r0
 8002a20:	b29a      	uxth	r2, r3
 8002a22:	2364      	movs	r3, #100	@ 0x64
 8002a24:	4916      	ldr	r1, [pc, #88]	@ (8002a80 <HAL_TIM_PeriodElapsedCallback+0x124>)
 8002a26:	4817      	ldr	r0, [pc, #92]	@ (8002a84 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8002a28:	f003 fbc2 	bl	80061b0 <HAL_UART_Transmit>

	//sprintf((char*)send, "%f, %f, %f\n\r", sensor_data_mag.mag_x_calib, sensor_data_mag.mag_y_calib, sensor_data_mag.mag_z_calib);
	//HAL_UART_Transmit(&huart2, send, strlen((char*)send), 100);

	sprintf((char*)send, "%f, %f, %f\n\r", sensor_data_mag.mag_x, sensor_data_mag.mag_y, sensor_data_mag.mag_z);
 8002a2c:	4b12      	ldr	r3, [pc, #72]	@ (8002a78 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8002a2e:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 8002a32:	4b11      	ldr	r3, [pc, #68]	@ (8002a78 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8002a34:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8002a38:	490f      	ldr	r1, [pc, #60]	@ (8002a78 <HAL_TIM_PeriodElapsedCallback+0x11c>)
 8002a3a:	e9d1 0108 	ldrd	r0, r1, [r1, #32]
 8002a3e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002a42:	e9cd 2300 	strd	r2, r3, [sp]
 8002a46:	4622      	mov	r2, r4
 8002a48:	462b      	mov	r3, r5
 8002a4a:	490c      	ldr	r1, [pc, #48]	@ (8002a7c <HAL_TIM_PeriodElapsedCallback+0x120>)
 8002a4c:	480c      	ldr	r0, [pc, #48]	@ (8002a80 <HAL_TIM_PeriodElapsedCallback+0x124>)
 8002a4e:	f005 f85d 	bl	8007b0c <siprintf>
	HAL_UART_Transmit(&huart2, send, strlen((char*)send), 100);
 8002a52:	480b      	ldr	r0, [pc, #44]	@ (8002a80 <HAL_TIM_PeriodElapsedCallback+0x124>)
 8002a54:	f7fd fc2c 	bl	80002b0 <strlen>
 8002a58:	4603      	mov	r3, r0
 8002a5a:	b29a      	uxth	r2, r3
 8002a5c:	2364      	movs	r3, #100	@ 0x64
 8002a5e:	4908      	ldr	r1, [pc, #32]	@ (8002a80 <HAL_TIM_PeriodElapsedCallback+0x124>)
 8002a60:	4808      	ldr	r0, [pc, #32]	@ (8002a84 <HAL_TIM_PeriodElapsedCallback+0x128>)
 8002a62:	f003 fba5 	bl	80061b0 <HAL_UART_Transmit>

}
 8002a66:	bf00      	nop
 8002a68:	370c      	adds	r7, #12
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002a70:	200002d0 	.word	0x200002d0
 8002a74:	2000027c 	.word	0x2000027c
 8002a78:	20000310 	.word	0x20000310
 8002a7c:	0800cc60 	.word	0x0800cc60
 8002a80:	2000785c 	.word	0x2000785c
 8002a84:	20007ad0 	.word	0x20007ad0

08002a88 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002a88:	b480      	push	{r7}
 8002a8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002a8c:	b672      	cpsid	i
}
 8002a8e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002a90:	bf00      	nop
 8002a92:	e7fd      	b.n	8002a90 <Error_Handler+0x8>

08002a94 <config_mpu6050>:
 */
#include "mpu_6050.h"
#include <math.h>

void config_mpu6050(I2C_HandleTypeDef *h)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b088      	sub	sp, #32
 8002a98:	af04      	add	r7, sp, #16
 8002a9a:	6078      	str	r0, [r7, #4]
	uint8_t data;
	data = 0;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(h, mpu_6050_add, config_reg_mpu, 1, &data, 1, 10);
 8002aa0:	230a      	movs	r3, #10
 8002aa2:	9302      	str	r3, [sp, #8]
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	9301      	str	r3, [sp, #4]
 8002aa8:	f107 030f 	add.w	r3, r7, #15
 8002aac:	9300      	str	r3, [sp, #0]
 8002aae:	2301      	movs	r3, #1
 8002ab0:	221a      	movs	r2, #26
 8002ab2:	21d0      	movs	r1, #208	@ 0xd0
 8002ab4:	6878      	ldr	r0, [r7, #4]
 8002ab6:	f001 f819 	bl	8003aec <HAL_I2C_Mem_Write>
	HAL_I2C_Mem_Write(h, mpu_6050_add, pwr_mng1_mpu, 1, &data, 1, 10);
 8002aba:	230a      	movs	r3, #10
 8002abc:	9302      	str	r3, [sp, #8]
 8002abe:	2301      	movs	r3, #1
 8002ac0:	9301      	str	r3, [sp, #4]
 8002ac2:	f107 030f 	add.w	r3, r7, #15
 8002ac6:	9300      	str	r3, [sp, #0]
 8002ac8:	2301      	movs	r3, #1
 8002aca:	226b      	movs	r2, #107	@ 0x6b
 8002acc:	21d0      	movs	r1, #208	@ 0xd0
 8002ace:	6878      	ldr	r0, [r7, #4]
 8002ad0:	f001 f80c 	bl	8003aec <HAL_I2C_Mem_Write>
	data = 0x18;
 8002ad4:	2318      	movs	r3, #24
 8002ad6:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(h, mpu_6050_add, config_accel_reg_mpu, 1, &data, 1, 10); //0x08 => Configura para 4G de range
 8002ad8:	230a      	movs	r3, #10
 8002ada:	9302      	str	r3, [sp, #8]
 8002adc:	2301      	movs	r3, #1
 8002ade:	9301      	str	r3, [sp, #4]
 8002ae0:	f107 030f 	add.w	r3, r7, #15
 8002ae4:	9300      	str	r3, [sp, #0]
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	221c      	movs	r2, #28
 8002aea:	21d0      	movs	r1, #208	@ 0xd0
 8002aec:	6878      	ldr	r0, [r7, #4]
 8002aee:	f000 fffd 	bl	8003aec <HAL_I2C_Mem_Write>
	data = 0x08;
 8002af2:	2308      	movs	r3, #8
 8002af4:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(h, mpu_6050_add, config_gyro_reg_mpu, 1, &data, 1, 10); //0x08 => Configura para 500/s
 8002af6:	230a      	movs	r3, #10
 8002af8:	9302      	str	r3, [sp, #8]
 8002afa:	2301      	movs	r3, #1
 8002afc:	9301      	str	r3, [sp, #4]
 8002afe:	f107 030f 	add.w	r3, r7, #15
 8002b02:	9300      	str	r3, [sp, #0]
 8002b04:	2301      	movs	r3, #1
 8002b06:	221b      	movs	r2, #27
 8002b08:	21d0      	movs	r1, #208	@ 0xd0
 8002b0a:	6878      	ldr	r0, [r7, #4]
 8002b0c:	f000 ffee 	bl	8003aec <HAL_I2C_Mem_Write>
	data = 0x07;
 8002b10:	2307      	movs	r3, #7
 8002b12:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(h, mpu_6050_add, sample_div_reg_mpu, 1, &data, 1, 10);
 8002b14:	230a      	movs	r3, #10
 8002b16:	9302      	str	r3, [sp, #8]
 8002b18:	2301      	movs	r3, #1
 8002b1a:	9301      	str	r3, [sp, #4]
 8002b1c:	f107 030f 	add.w	r3, r7, #15
 8002b20:	9300      	str	r3, [sp, #0]
 8002b22:	2301      	movs	r3, #1
 8002b24:	2219      	movs	r2, #25
 8002b26:	21d0      	movs	r1, #208	@ 0xd0
 8002b28:	6878      	ldr	r0, [r7, #4]
 8002b2a:	f000 ffdf 	bl	8003aec <HAL_I2C_Mem_Write>
}
 8002b2e:	bf00      	nop
 8002b30:	3710      	adds	r7, #16
 8002b32:	46bd      	mov	sp, r7
 8002b34:	bd80      	pop	{r7, pc}
	...

08002b38 <read_mpu6050>:

void read_mpu6050(I2C_HandleTypeDef *h, MPU_t *Data)
{
 8002b38:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002b3c:	b086      	sub	sp, #24
 8002b3e:	af04      	add	r7, sp, #16
 8002b40:	6078      	str	r0, [r7, #4]
 8002b42:	6039      	str	r1, [r7, #0]
	HAL_I2C_Mem_Read(h, mpu_6050_add, accel_xout_h, 1, Data->accel_data_nude, 6, 50);
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	2232      	movs	r2, #50	@ 0x32
 8002b48:	9202      	str	r2, [sp, #8]
 8002b4a:	2206      	movs	r2, #6
 8002b4c:	9201      	str	r2, [sp, #4]
 8002b4e:	9300      	str	r3, [sp, #0]
 8002b50:	2301      	movs	r3, #1
 8002b52:	223b      	movs	r2, #59	@ 0x3b
 8002b54:	21d0      	movs	r1, #208	@ 0xd0
 8002b56:	6878      	ldr	r0, [r7, #4]
 8002b58:	f001 f8dc 	bl	8003d14 <HAL_I2C_Mem_Read>
	/*
	DataStruct->Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
	DataStruct->Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data[3]);
	DataStruct->Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data[5]);*/

	Data->accel_x_nude = (int16_t)((Data->accel_data_nude[0] << 8) | Data->accel_data_nude[1]);
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	781b      	ldrb	r3, [r3, #0]
 8002b60:	021b      	lsls	r3, r3, #8
 8002b62:	b21a      	sxth	r2, r3
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	785b      	ldrb	r3, [r3, #1]
 8002b68:	b21b      	sxth	r3, r3
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	b21a      	sxth	r2, r3
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	80da      	strh	r2, [r3, #6]
	Data->accel_y_nude = (int16_t)((Data->accel_data_nude[2] << 8) | Data->accel_data_nude[3]);
 8002b72:	683b      	ldr	r3, [r7, #0]
 8002b74:	789b      	ldrb	r3, [r3, #2]
 8002b76:	021b      	lsls	r3, r3, #8
 8002b78:	b21a      	sxth	r2, r3
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	78db      	ldrb	r3, [r3, #3]
 8002b7e:	b21b      	sxth	r3, r3
 8002b80:	4313      	orrs	r3, r2
 8002b82:	b21a      	sxth	r2, r3
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	811a      	strh	r2, [r3, #8]
	Data->accel_z_nude = (int16_t)((Data->accel_data_nude[4] << 8) | Data->accel_data_nude[5]);
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	791b      	ldrb	r3, [r3, #4]
 8002b8c:	021b      	lsls	r3, r3, #8
 8002b8e:	b21a      	sxth	r2, r3
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	795b      	ldrb	r3, [r3, #5]
 8002b94:	b21b      	sxth	r3, r3
 8002b96:	4313      	orrs	r3, r2
 8002b98:	b21a      	sxth	r2, r3
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	815a      	strh	r2, [r3, #10]

	//Data->gyro_z_nude = (int16_t)((Data->gyro_data_nude[0] << 8) | Data->gyro_data_nude[1]);

	Data->accel_x = ((double)Data->accel_x_nude)/2048;
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	f7fd fcdd 	bl	8000564 <__aeabi_i2d>
 8002baa:	f04f 0200 	mov.w	r2, #0
 8002bae:	4b9f      	ldr	r3, [pc, #636]	@ (8002e2c <read_mpu6050+0x2f4>)
 8002bb0:	f7fd fe6c 	bl	800088c <__aeabi_ddiv>
 8002bb4:	4602      	mov	r2, r0
 8002bb6:	460b      	mov	r3, r1
 8002bb8:	6839      	ldr	r1, [r7, #0]
 8002bba:	e9c1 2304 	strd	r2, r3, [r1, #16]
	Data->accel_y = ((double)Data->accel_y_nude)/2048;
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	f7fd fccd 	bl	8000564 <__aeabi_i2d>
 8002bca:	f04f 0200 	mov.w	r2, #0
 8002bce:	4b97      	ldr	r3, [pc, #604]	@ (8002e2c <read_mpu6050+0x2f4>)
 8002bd0:	f7fd fe5c 	bl	800088c <__aeabi_ddiv>
 8002bd4:	4602      	mov	r2, r0
 8002bd6:	460b      	mov	r3, r1
 8002bd8:	6839      	ldr	r1, [r7, #0]
 8002bda:	e9c1 2306 	strd	r2, r3, [r1, #24]
	Data->accel_z = ((double)Data->accel_z_nude)/2048;
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8002be4:	4618      	mov	r0, r3
 8002be6:	f7fd fcbd 	bl	8000564 <__aeabi_i2d>
 8002bea:	f04f 0200 	mov.w	r2, #0
 8002bee:	4b8f      	ldr	r3, [pc, #572]	@ (8002e2c <read_mpu6050+0x2f4>)
 8002bf0:	f7fd fe4c 	bl	800088c <__aeabi_ddiv>
 8002bf4:	4602      	mov	r2, r0
 8002bf6:	460b      	mov	r3, r1
 8002bf8:	6839      	ldr	r1, [r7, #0]
 8002bfa:	e9c1 2308 	strd	r2, r3, [r1, #32]

	Data->accel_x_calib = (Data->accel_x - q[3])/q[0];
 8002bfe:	683b      	ldr	r3, [r7, #0]
 8002c00:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 8002c04:	4b8a      	ldr	r3, [pc, #552]	@ (8002e30 <read_mpu6050+0x2f8>)
 8002c06:	68db      	ldr	r3, [r3, #12]
 8002c08:	4618      	mov	r0, r3
 8002c0a:	f7fd fcbd 	bl	8000588 <__aeabi_f2d>
 8002c0e:	4602      	mov	r2, r0
 8002c10:	460b      	mov	r3, r1
 8002c12:	4620      	mov	r0, r4
 8002c14:	4629      	mov	r1, r5
 8002c16:	f7fd fb57 	bl	80002c8 <__aeabi_dsub>
 8002c1a:	4602      	mov	r2, r0
 8002c1c:	460b      	mov	r3, r1
 8002c1e:	4614      	mov	r4, r2
 8002c20:	461d      	mov	r5, r3
 8002c22:	4b83      	ldr	r3, [pc, #524]	@ (8002e30 <read_mpu6050+0x2f8>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	4618      	mov	r0, r3
 8002c28:	f7fd fcae 	bl	8000588 <__aeabi_f2d>
 8002c2c:	4602      	mov	r2, r0
 8002c2e:	460b      	mov	r3, r1
 8002c30:	4620      	mov	r0, r4
 8002c32:	4629      	mov	r1, r5
 8002c34:	f7fd fe2a 	bl	800088c <__aeabi_ddiv>
 8002c38:	4602      	mov	r2, r0
 8002c3a:	460b      	mov	r3, r1
 8002c3c:	6839      	ldr	r1, [r7, #0]
 8002c3e:	e9c1 230a 	strd	r2, r3, [r1, #40]	@ 0x28
	Data->accel_y_calib = ((Data->accel_y - q[4])/q[1] - Data->accel_x_calib * sin(q[6]))/cos(q[6]);
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8002c48:	4b79      	ldr	r3, [pc, #484]	@ (8002e30 <read_mpu6050+0x2f8>)
 8002c4a:	691b      	ldr	r3, [r3, #16]
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	f7fd fc9b 	bl	8000588 <__aeabi_f2d>
 8002c52:	4602      	mov	r2, r0
 8002c54:	460b      	mov	r3, r1
 8002c56:	4620      	mov	r0, r4
 8002c58:	4629      	mov	r1, r5
 8002c5a:	f7fd fb35 	bl	80002c8 <__aeabi_dsub>
 8002c5e:	4602      	mov	r2, r0
 8002c60:	460b      	mov	r3, r1
 8002c62:	4614      	mov	r4, r2
 8002c64:	461d      	mov	r5, r3
 8002c66:	4b72      	ldr	r3, [pc, #456]	@ (8002e30 <read_mpu6050+0x2f8>)
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	f7fd fc8c 	bl	8000588 <__aeabi_f2d>
 8002c70:	4602      	mov	r2, r0
 8002c72:	460b      	mov	r3, r1
 8002c74:	4620      	mov	r0, r4
 8002c76:	4629      	mov	r1, r5
 8002c78:	f7fd fe08 	bl	800088c <__aeabi_ddiv>
 8002c7c:	4602      	mov	r2, r0
 8002c7e:	460b      	mov	r3, r1
 8002c80:	4690      	mov	r8, r2
 8002c82:	4699      	mov	r9, r3
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 8002c8a:	4b69      	ldr	r3, [pc, #420]	@ (8002e30 <read_mpu6050+0x2f8>)
 8002c8c:	699b      	ldr	r3, [r3, #24]
 8002c8e:	4618      	mov	r0, r3
 8002c90:	f7fd fc7a 	bl	8000588 <__aeabi_f2d>
 8002c94:	4602      	mov	r2, r0
 8002c96:	460b      	mov	r3, r1
 8002c98:	ec43 2b10 	vmov	d0, r2, r3
 8002c9c:	f008 fbf0 	bl	800b480 <sin>
 8002ca0:	ec53 2b10 	vmov	r2, r3, d0
 8002ca4:	4620      	mov	r0, r4
 8002ca6:	4629      	mov	r1, r5
 8002ca8:	f7fd fcc6 	bl	8000638 <__aeabi_dmul>
 8002cac:	4602      	mov	r2, r0
 8002cae:	460b      	mov	r3, r1
 8002cb0:	4640      	mov	r0, r8
 8002cb2:	4649      	mov	r1, r9
 8002cb4:	f7fd fb08 	bl	80002c8 <__aeabi_dsub>
 8002cb8:	4602      	mov	r2, r0
 8002cba:	460b      	mov	r3, r1
 8002cbc:	4614      	mov	r4, r2
 8002cbe:	461d      	mov	r5, r3
 8002cc0:	4b5b      	ldr	r3, [pc, #364]	@ (8002e30 <read_mpu6050+0x2f8>)
 8002cc2:	699b      	ldr	r3, [r3, #24]
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	f7fd fc5f 	bl	8000588 <__aeabi_f2d>
 8002cca:	4602      	mov	r2, r0
 8002ccc:	460b      	mov	r3, r1
 8002cce:	ec43 2b10 	vmov	d0, r2, r3
 8002cd2:	f008 fb81 	bl	800b3d8 <cos>
 8002cd6:	ec53 2b10 	vmov	r2, r3, d0
 8002cda:	4620      	mov	r0, r4
 8002cdc:	4629      	mov	r1, r5
 8002cde:	f7fd fdd5 	bl	800088c <__aeabi_ddiv>
 8002ce2:	4602      	mov	r2, r0
 8002ce4:	460b      	mov	r3, r1
 8002ce6:	6839      	ldr	r1, [r7, #0]
 8002ce8:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
	Data->accel_z_calib = (Data->accel_z - q[5])/q[2] - Data->accel_x_calib * sin(q[7]) * cos(q[9]) - Data->accel_y_calib * sin(q[8])/(cos(q[7]) * cos(q[8]));
 8002cec:	683b      	ldr	r3, [r7, #0]
 8002cee:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8002cf2:	4b4f      	ldr	r3, [pc, #316]	@ (8002e30 <read_mpu6050+0x2f8>)
 8002cf4:	695b      	ldr	r3, [r3, #20]
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	f7fd fc46 	bl	8000588 <__aeabi_f2d>
 8002cfc:	4602      	mov	r2, r0
 8002cfe:	460b      	mov	r3, r1
 8002d00:	4620      	mov	r0, r4
 8002d02:	4629      	mov	r1, r5
 8002d04:	f7fd fae0 	bl	80002c8 <__aeabi_dsub>
 8002d08:	4602      	mov	r2, r0
 8002d0a:	460b      	mov	r3, r1
 8002d0c:	4614      	mov	r4, r2
 8002d0e:	461d      	mov	r5, r3
 8002d10:	4b47      	ldr	r3, [pc, #284]	@ (8002e30 <read_mpu6050+0x2f8>)
 8002d12:	689b      	ldr	r3, [r3, #8]
 8002d14:	4618      	mov	r0, r3
 8002d16:	f7fd fc37 	bl	8000588 <__aeabi_f2d>
 8002d1a:	4602      	mov	r2, r0
 8002d1c:	460b      	mov	r3, r1
 8002d1e:	4620      	mov	r0, r4
 8002d20:	4629      	mov	r1, r5
 8002d22:	f7fd fdb3 	bl	800088c <__aeabi_ddiv>
 8002d26:	4602      	mov	r2, r0
 8002d28:	460b      	mov	r3, r1
 8002d2a:	4690      	mov	r8, r2
 8002d2c:	4699      	mov	r9, r3
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	@ 0x28
 8002d34:	4b3e      	ldr	r3, [pc, #248]	@ (8002e30 <read_mpu6050+0x2f8>)
 8002d36:	69db      	ldr	r3, [r3, #28]
 8002d38:	4618      	mov	r0, r3
 8002d3a:	f7fd fc25 	bl	8000588 <__aeabi_f2d>
 8002d3e:	4602      	mov	r2, r0
 8002d40:	460b      	mov	r3, r1
 8002d42:	ec43 2b10 	vmov	d0, r2, r3
 8002d46:	f008 fb9b 	bl	800b480 <sin>
 8002d4a:	ec53 2b10 	vmov	r2, r3, d0
 8002d4e:	4620      	mov	r0, r4
 8002d50:	4629      	mov	r1, r5
 8002d52:	f7fd fc71 	bl	8000638 <__aeabi_dmul>
 8002d56:	4602      	mov	r2, r0
 8002d58:	460b      	mov	r3, r1
 8002d5a:	4614      	mov	r4, r2
 8002d5c:	461d      	mov	r5, r3
 8002d5e:	4b34      	ldr	r3, [pc, #208]	@ (8002e30 <read_mpu6050+0x2f8>)
 8002d60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d62:	4618      	mov	r0, r3
 8002d64:	f7fd fc10 	bl	8000588 <__aeabi_f2d>
 8002d68:	4602      	mov	r2, r0
 8002d6a:	460b      	mov	r3, r1
 8002d6c:	ec43 2b10 	vmov	d0, r2, r3
 8002d70:	f008 fb32 	bl	800b3d8 <cos>
 8002d74:	ec53 2b10 	vmov	r2, r3, d0
 8002d78:	4620      	mov	r0, r4
 8002d7a:	4629      	mov	r1, r5
 8002d7c:	f7fd fc5c 	bl	8000638 <__aeabi_dmul>
 8002d80:	4602      	mov	r2, r0
 8002d82:	460b      	mov	r3, r1
 8002d84:	4640      	mov	r0, r8
 8002d86:	4649      	mov	r1, r9
 8002d88:	f7fd fa9e 	bl	80002c8 <__aeabi_dsub>
 8002d8c:	4602      	mov	r2, r0
 8002d8e:	460b      	mov	r3, r1
 8002d90:	4690      	mov	r8, r2
 8002d92:	4699      	mov	r9, r3
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	@ 0x30
 8002d9a:	4b25      	ldr	r3, [pc, #148]	@ (8002e30 <read_mpu6050+0x2f8>)
 8002d9c:	6a1b      	ldr	r3, [r3, #32]
 8002d9e:	4618      	mov	r0, r3
 8002da0:	f7fd fbf2 	bl	8000588 <__aeabi_f2d>
 8002da4:	4602      	mov	r2, r0
 8002da6:	460b      	mov	r3, r1
 8002da8:	ec43 2b10 	vmov	d0, r2, r3
 8002dac:	f008 fb68 	bl	800b480 <sin>
 8002db0:	ec53 2b10 	vmov	r2, r3, d0
 8002db4:	4620      	mov	r0, r4
 8002db6:	4629      	mov	r1, r5
 8002db8:	f7fd fc3e 	bl	8000638 <__aeabi_dmul>
 8002dbc:	4602      	mov	r2, r0
 8002dbe:	460b      	mov	r3, r1
 8002dc0:	4614      	mov	r4, r2
 8002dc2:	461d      	mov	r5, r3
 8002dc4:	4b1a      	ldr	r3, [pc, #104]	@ (8002e30 <read_mpu6050+0x2f8>)
 8002dc6:	69db      	ldr	r3, [r3, #28]
 8002dc8:	4618      	mov	r0, r3
 8002dca:	f7fd fbdd 	bl	8000588 <__aeabi_f2d>
 8002dce:	4602      	mov	r2, r0
 8002dd0:	460b      	mov	r3, r1
 8002dd2:	ec43 2b10 	vmov	d0, r2, r3
 8002dd6:	f008 faff 	bl	800b3d8 <cos>
 8002dda:	ec5b ab10 	vmov	sl, fp, d0
 8002dde:	4b14      	ldr	r3, [pc, #80]	@ (8002e30 <read_mpu6050+0x2f8>)
 8002de0:	6a1b      	ldr	r3, [r3, #32]
 8002de2:	4618      	mov	r0, r3
 8002de4:	f7fd fbd0 	bl	8000588 <__aeabi_f2d>
 8002de8:	4602      	mov	r2, r0
 8002dea:	460b      	mov	r3, r1
 8002dec:	ec43 2b10 	vmov	d0, r2, r3
 8002df0:	f008 faf2 	bl	800b3d8 <cos>
 8002df4:	ec53 2b10 	vmov	r2, r3, d0
 8002df8:	4650      	mov	r0, sl
 8002dfa:	4659      	mov	r1, fp
 8002dfc:	f7fd fc1c 	bl	8000638 <__aeabi_dmul>
 8002e00:	4602      	mov	r2, r0
 8002e02:	460b      	mov	r3, r1
 8002e04:	4620      	mov	r0, r4
 8002e06:	4629      	mov	r1, r5
 8002e08:	f7fd fd40 	bl	800088c <__aeabi_ddiv>
 8002e0c:	4602      	mov	r2, r0
 8002e0e:	460b      	mov	r3, r1
 8002e10:	4640      	mov	r0, r8
 8002e12:	4649      	mov	r1, r9
 8002e14:	f7fd fa58 	bl	80002c8 <__aeabi_dsub>
 8002e18:	4602      	mov	r2, r0
 8002e1a:	460b      	mov	r3, r1
 8002e1c:	6839      	ldr	r1, [r7, #0]
 8002e1e:	e9c1 230e 	strd	r2, r3, [r1, #56]	@ 0x38

	//Data->gyro_z = ((double)Data->gyro_z_nude)/65.5;
}
 8002e22:	bf00      	nop
 8002e24:	3708      	adds	r7, #8
 8002e26:	46bd      	mov	sp, r7
 8002e28:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002e2c:	40a00000 	.word	0x40a00000
 8002e30:	20000054 	.word	0x20000054

08002e34 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e34:	b480      	push	{r7}
 8002e36:	b083      	sub	sp, #12
 8002e38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002e3a:	4b0f      	ldr	r3, [pc, #60]	@ (8002e78 <HAL_MspInit+0x44>)
 8002e3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e3e:	4a0e      	ldr	r2, [pc, #56]	@ (8002e78 <HAL_MspInit+0x44>)
 8002e40:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e44:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e46:	4b0c      	ldr	r3, [pc, #48]	@ (8002e78 <HAL_MspInit+0x44>)
 8002e48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e4e:	607b      	str	r3, [r7, #4]
 8002e50:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e52:	4b09      	ldr	r3, [pc, #36]	@ (8002e78 <HAL_MspInit+0x44>)
 8002e54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e56:	4a08      	ldr	r2, [pc, #32]	@ (8002e78 <HAL_MspInit+0x44>)
 8002e58:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002e5c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e5e:	4b06      	ldr	r3, [pc, #24]	@ (8002e78 <HAL_MspInit+0x44>)
 8002e60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e62:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e66:	603b      	str	r3, [r7, #0]
 8002e68:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e6a:	bf00      	nop
 8002e6c:	370c      	adds	r7, #12
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e74:	4770      	bx	lr
 8002e76:	bf00      	nop
 8002e78:	40023800 	.word	0x40023800

08002e7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002e80:	bf00      	nop
 8002e82:	e7fd      	b.n	8002e80 <NMI_Handler+0x4>

08002e84 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e84:	b480      	push	{r7}
 8002e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e88:	bf00      	nop
 8002e8a:	e7fd      	b.n	8002e88 <HardFault_Handler+0x4>

08002e8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002e8c:	b480      	push	{r7}
 8002e8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002e90:	bf00      	nop
 8002e92:	e7fd      	b.n	8002e90 <MemManage_Handler+0x4>

08002e94 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002e94:	b480      	push	{r7}
 8002e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e98:	bf00      	nop
 8002e9a:	e7fd      	b.n	8002e98 <BusFault_Handler+0x4>

08002e9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ea0:	bf00      	nop
 8002ea2:	e7fd      	b.n	8002ea0 <UsageFault_Handler+0x4>

08002ea4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002ea8:	bf00      	nop
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb0:	4770      	bx	lr

08002eb2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002eb2:	b480      	push	{r7}
 8002eb4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002eb6:	bf00      	nop
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebe:	4770      	bx	lr

08002ec0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002ec4:	bf00      	nop
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ecc:	4770      	bx	lr

08002ece <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002ece:	b580      	push	{r7, lr}
 8002ed0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002ed2:	f000 fa53 	bl	800337c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002ed6:	bf00      	nop
 8002ed8:	bd80      	pop	{r7, pc}
	...

08002edc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002ee0:	4802      	ldr	r0, [pc, #8]	@ (8002eec <TIM2_IRQHandler+0x10>)
 8002ee2:	f002 fd2b 	bl	800593c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002ee6:	bf00      	nop
 8002ee8:	bd80      	pop	{r7, pc}
 8002eea:	bf00      	nop
 8002eec:	20007a84 	.word	0x20007a84

08002ef0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	af00      	add	r7, sp, #0
  return 1;
 8002ef4:	2301      	movs	r3, #1
}
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efe:	4770      	bx	lr

08002f00 <_kill>:

int _kill(int pid, int sig)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b082      	sub	sp, #8
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
 8002f08:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002f0a:	f004 feb5 	bl	8007c78 <__errno>
 8002f0e:	4603      	mov	r3, r0
 8002f10:	2216      	movs	r2, #22
 8002f12:	601a      	str	r2, [r3, #0]
  return -1;
 8002f14:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002f18:	4618      	mov	r0, r3
 8002f1a:	3708      	adds	r7, #8
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	bd80      	pop	{r7, pc}

08002f20 <_exit>:

void _exit (int status)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b082      	sub	sp, #8
 8002f24:	af00      	add	r7, sp, #0
 8002f26:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002f28:	f04f 31ff 	mov.w	r1, #4294967295
 8002f2c:	6878      	ldr	r0, [r7, #4]
 8002f2e:	f7ff ffe7 	bl	8002f00 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002f32:	bf00      	nop
 8002f34:	e7fd      	b.n	8002f32 <_exit+0x12>

08002f36 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002f36:	b580      	push	{r7, lr}
 8002f38:	b086      	sub	sp, #24
 8002f3a:	af00      	add	r7, sp, #0
 8002f3c:	60f8      	str	r0, [r7, #12]
 8002f3e:	60b9      	str	r1, [r7, #8]
 8002f40:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f42:	2300      	movs	r3, #0
 8002f44:	617b      	str	r3, [r7, #20]
 8002f46:	e00a      	b.n	8002f5e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002f48:	f3af 8000 	nop.w
 8002f4c:	4601      	mov	r1, r0
 8002f4e:	68bb      	ldr	r3, [r7, #8]
 8002f50:	1c5a      	adds	r2, r3, #1
 8002f52:	60ba      	str	r2, [r7, #8]
 8002f54:	b2ca      	uxtb	r2, r1
 8002f56:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f58:	697b      	ldr	r3, [r7, #20]
 8002f5a:	3301      	adds	r3, #1
 8002f5c:	617b      	str	r3, [r7, #20]
 8002f5e:	697a      	ldr	r2, [r7, #20]
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	429a      	cmp	r2, r3
 8002f64:	dbf0      	blt.n	8002f48 <_read+0x12>
  }

  return len;
 8002f66:	687b      	ldr	r3, [r7, #4]
}
 8002f68:	4618      	mov	r0, r3
 8002f6a:	3718      	adds	r7, #24
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	bd80      	pop	{r7, pc}

08002f70 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b086      	sub	sp, #24
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	60f8      	str	r0, [r7, #12]
 8002f78:	60b9      	str	r1, [r7, #8]
 8002f7a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	617b      	str	r3, [r7, #20]
 8002f80:	e009      	b.n	8002f96 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002f82:	68bb      	ldr	r3, [r7, #8]
 8002f84:	1c5a      	adds	r2, r3, #1
 8002f86:	60ba      	str	r2, [r7, #8]
 8002f88:	781b      	ldrb	r3, [r3, #0]
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f90:	697b      	ldr	r3, [r7, #20]
 8002f92:	3301      	adds	r3, #1
 8002f94:	617b      	str	r3, [r7, #20]
 8002f96:	697a      	ldr	r2, [r7, #20]
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	429a      	cmp	r2, r3
 8002f9c:	dbf1      	blt.n	8002f82 <_write+0x12>
  }
  return len;
 8002f9e:	687b      	ldr	r3, [r7, #4]
}
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	3718      	adds	r7, #24
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	bd80      	pop	{r7, pc}

08002fa8 <_close>:

int _close(int file)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b083      	sub	sp, #12
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002fb0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	370c      	adds	r7, #12
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbe:	4770      	bx	lr

08002fc0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	b083      	sub	sp, #12
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
 8002fc8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002fd0:	605a      	str	r2, [r3, #4]
  return 0;
 8002fd2:	2300      	movs	r3, #0
}
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	370c      	adds	r7, #12
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fde:	4770      	bx	lr

08002fe0 <_isatty>:

int _isatty(int file)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	b083      	sub	sp, #12
 8002fe4:	af00      	add	r7, sp, #0
 8002fe6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002fe8:	2301      	movs	r3, #1
}
 8002fea:	4618      	mov	r0, r3
 8002fec:	370c      	adds	r7, #12
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff4:	4770      	bx	lr

08002ff6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002ff6:	b480      	push	{r7}
 8002ff8:	b085      	sub	sp, #20
 8002ffa:	af00      	add	r7, sp, #0
 8002ffc:	60f8      	str	r0, [r7, #12]
 8002ffe:	60b9      	str	r1, [r7, #8]
 8003000:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003002:	2300      	movs	r3, #0
}
 8003004:	4618      	mov	r0, r3
 8003006:	3714      	adds	r7, #20
 8003008:	46bd      	mov	sp, r7
 800300a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300e:	4770      	bx	lr

08003010 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b086      	sub	sp, #24
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003018:	4a14      	ldr	r2, [pc, #80]	@ (800306c <_sbrk+0x5c>)
 800301a:	4b15      	ldr	r3, [pc, #84]	@ (8003070 <_sbrk+0x60>)
 800301c:	1ad3      	subs	r3, r2, r3
 800301e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003020:	697b      	ldr	r3, [r7, #20]
 8003022:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003024:	4b13      	ldr	r3, [pc, #76]	@ (8003074 <_sbrk+0x64>)
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	2b00      	cmp	r3, #0
 800302a:	d102      	bne.n	8003032 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800302c:	4b11      	ldr	r3, [pc, #68]	@ (8003074 <_sbrk+0x64>)
 800302e:	4a12      	ldr	r2, [pc, #72]	@ (8003078 <_sbrk+0x68>)
 8003030:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003032:	4b10      	ldr	r3, [pc, #64]	@ (8003074 <_sbrk+0x64>)
 8003034:	681a      	ldr	r2, [r3, #0]
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	4413      	add	r3, r2
 800303a:	693a      	ldr	r2, [r7, #16]
 800303c:	429a      	cmp	r2, r3
 800303e:	d207      	bcs.n	8003050 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003040:	f004 fe1a 	bl	8007c78 <__errno>
 8003044:	4603      	mov	r3, r0
 8003046:	220c      	movs	r2, #12
 8003048:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800304a:	f04f 33ff 	mov.w	r3, #4294967295
 800304e:	e009      	b.n	8003064 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003050:	4b08      	ldr	r3, [pc, #32]	@ (8003074 <_sbrk+0x64>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003056:	4b07      	ldr	r3, [pc, #28]	@ (8003074 <_sbrk+0x64>)
 8003058:	681a      	ldr	r2, [r3, #0]
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	4413      	add	r3, r2
 800305e:	4a05      	ldr	r2, [pc, #20]	@ (8003074 <_sbrk+0x64>)
 8003060:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003062:	68fb      	ldr	r3, [r7, #12]
}
 8003064:	4618      	mov	r0, r3
 8003066:	3718      	adds	r7, #24
 8003068:	46bd      	mov	sp, r7
 800306a:	bd80      	pop	{r7, pc}
 800306c:	20050000 	.word	0x20050000
 8003070:	00000400 	.word	0x00000400
 8003074:	20007a80 	.word	0x20007a80
 8003078:	20007ca8 	.word	0x20007ca8

0800307c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800307c:	b480      	push	{r7}
 800307e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003080:	4b06      	ldr	r3, [pc, #24]	@ (800309c <SystemInit+0x20>)
 8003082:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003086:	4a05      	ldr	r2, [pc, #20]	@ (800309c <SystemInit+0x20>)
 8003088:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800308c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003090:	bf00      	nop
 8003092:	46bd      	mov	sp, r7
 8003094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003098:	4770      	bx	lr
 800309a:	bf00      	nop
 800309c:	e000ed00 	.word	0xe000ed00

080030a0 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b088      	sub	sp, #32
 80030a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80030a6:	f107 0310 	add.w	r3, r7, #16
 80030aa:	2200      	movs	r2, #0
 80030ac:	601a      	str	r2, [r3, #0]
 80030ae:	605a      	str	r2, [r3, #4]
 80030b0:	609a      	str	r2, [r3, #8]
 80030b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80030b4:	1d3b      	adds	r3, r7, #4
 80030b6:	2200      	movs	r2, #0
 80030b8:	601a      	str	r2, [r3, #0]
 80030ba:	605a      	str	r2, [r3, #4]
 80030bc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80030be:	4b1e      	ldr	r3, [pc, #120]	@ (8003138 <MX_TIM2_Init+0x98>)
 80030c0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80030c4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 54000-1;
 80030c6:	4b1c      	ldr	r3, [pc, #112]	@ (8003138 <MX_TIM2_Init+0x98>)
 80030c8:	f24d 22ef 	movw	r2, #53999	@ 0xd2ef
 80030cc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80030ce:	4b1a      	ldr	r3, [pc, #104]	@ (8003138 <MX_TIM2_Init+0x98>)
 80030d0:	2200      	movs	r2, #0
 80030d2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 200-1;
 80030d4:	4b18      	ldr	r3, [pc, #96]	@ (8003138 <MX_TIM2_Init+0x98>)
 80030d6:	22c7      	movs	r2, #199	@ 0xc7
 80030d8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80030da:	4b17      	ldr	r3, [pc, #92]	@ (8003138 <MX_TIM2_Init+0x98>)
 80030dc:	2200      	movs	r2, #0
 80030de:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80030e0:	4b15      	ldr	r3, [pc, #84]	@ (8003138 <MX_TIM2_Init+0x98>)
 80030e2:	2200      	movs	r2, #0
 80030e4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80030e6:	4814      	ldr	r0, [pc, #80]	@ (8003138 <MX_TIM2_Init+0x98>)
 80030e8:	f002 fba2 	bl	8005830 <HAL_TIM_Base_Init>
 80030ec:	4603      	mov	r3, r0
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d001      	beq.n	80030f6 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80030f2:	f7ff fcc9 	bl	8002a88 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80030f6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80030fa:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80030fc:	f107 0310 	add.w	r3, r7, #16
 8003100:	4619      	mov	r1, r3
 8003102:	480d      	ldr	r0, [pc, #52]	@ (8003138 <MX_TIM2_Init+0x98>)
 8003104:	f002 fd22 	bl	8005b4c <HAL_TIM_ConfigClockSource>
 8003108:	4603      	mov	r3, r0
 800310a:	2b00      	cmp	r3, #0
 800310c:	d001      	beq.n	8003112 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800310e:	f7ff fcbb 	bl	8002a88 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8003112:	2320      	movs	r3, #32
 8003114:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003116:	2300      	movs	r3, #0
 8003118:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800311a:	1d3b      	adds	r3, r7, #4
 800311c:	4619      	mov	r1, r3
 800311e:	4806      	ldr	r0, [pc, #24]	@ (8003138 <MX_TIM2_Init+0x98>)
 8003120:	f002 ff4c 	bl	8005fbc <HAL_TIMEx_MasterConfigSynchronization>
 8003124:	4603      	mov	r3, r0
 8003126:	2b00      	cmp	r3, #0
 8003128:	d001      	beq.n	800312e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800312a:	f7ff fcad 	bl	8002a88 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800312e:	bf00      	nop
 8003130:	3720      	adds	r7, #32
 8003132:	46bd      	mov	sp, r7
 8003134:	bd80      	pop	{r7, pc}
 8003136:	bf00      	nop
 8003138:	20007a84 	.word	0x20007a84

0800313c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b084      	sub	sp, #16
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800314c:	d113      	bne.n	8003176 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800314e:	4b0c      	ldr	r3, [pc, #48]	@ (8003180 <HAL_TIM_Base_MspInit+0x44>)
 8003150:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003152:	4a0b      	ldr	r2, [pc, #44]	@ (8003180 <HAL_TIM_Base_MspInit+0x44>)
 8003154:	f043 0301 	orr.w	r3, r3, #1
 8003158:	6413      	str	r3, [r2, #64]	@ 0x40
 800315a:	4b09      	ldr	r3, [pc, #36]	@ (8003180 <HAL_TIM_Base_MspInit+0x44>)
 800315c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800315e:	f003 0301 	and.w	r3, r3, #1
 8003162:	60fb      	str	r3, [r7, #12]
 8003164:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003166:	2200      	movs	r2, #0
 8003168:	2100      	movs	r1, #0
 800316a:	201c      	movs	r0, #28
 800316c:	f000 fa25 	bl	80035ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003170:	201c      	movs	r0, #28
 8003172:	f000 fa3e 	bl	80035f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8003176:	bf00      	nop
 8003178:	3710      	adds	r7, #16
 800317a:	46bd      	mov	sp, r7
 800317c:	bd80      	pop	{r7, pc}
 800317e:	bf00      	nop
 8003180:	40023800 	.word	0x40023800

08003184 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003188:	4b18      	ldr	r3, [pc, #96]	@ (80031ec <MX_USART2_UART_Init+0x68>)
 800318a:	4a19      	ldr	r2, [pc, #100]	@ (80031f0 <MX_USART2_UART_Init+0x6c>)
 800318c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800318e:	4b17      	ldr	r3, [pc, #92]	@ (80031ec <MX_USART2_UART_Init+0x68>)
 8003190:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003194:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003196:	4b15      	ldr	r3, [pc, #84]	@ (80031ec <MX_USART2_UART_Init+0x68>)
 8003198:	2200      	movs	r2, #0
 800319a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800319c:	4b13      	ldr	r3, [pc, #76]	@ (80031ec <MX_USART2_UART_Init+0x68>)
 800319e:	2200      	movs	r2, #0
 80031a0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80031a2:	4b12      	ldr	r3, [pc, #72]	@ (80031ec <MX_USART2_UART_Init+0x68>)
 80031a4:	2200      	movs	r2, #0
 80031a6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80031a8:	4b10      	ldr	r3, [pc, #64]	@ (80031ec <MX_USART2_UART_Init+0x68>)
 80031aa:	220c      	movs	r2, #12
 80031ac:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80031ae:	4b0f      	ldr	r3, [pc, #60]	@ (80031ec <MX_USART2_UART_Init+0x68>)
 80031b0:	2200      	movs	r2, #0
 80031b2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80031b4:	4b0d      	ldr	r3, [pc, #52]	@ (80031ec <MX_USART2_UART_Init+0x68>)
 80031b6:	2200      	movs	r2, #0
 80031b8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80031ba:	4b0c      	ldr	r3, [pc, #48]	@ (80031ec <MX_USART2_UART_Init+0x68>)
 80031bc:	2200      	movs	r2, #0
 80031be:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT|UART_ADVFEATURE_DMADISABLEONERROR_INIT;
 80031c0:	4b0a      	ldr	r3, [pc, #40]	@ (80031ec <MX_USART2_UART_Init+0x68>)
 80031c2:	2230      	movs	r2, #48	@ 0x30
 80031c4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 80031c6:	4b09      	ldr	r3, [pc, #36]	@ (80031ec <MX_USART2_UART_Init+0x68>)
 80031c8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80031cc:	639a      	str	r2, [r3, #56]	@ 0x38
  huart2.AdvancedInit.DMADisableonRxError = UART_ADVFEATURE_DMA_DISABLEONRXERROR;
 80031ce:	4b07      	ldr	r3, [pc, #28]	@ (80031ec <MX_USART2_UART_Init+0x68>)
 80031d0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80031d4:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80031d6:	4805      	ldr	r0, [pc, #20]	@ (80031ec <MX_USART2_UART_Init+0x68>)
 80031d8:	f002 ff9c 	bl	8006114 <HAL_UART_Init>
 80031dc:	4603      	mov	r3, r0
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d001      	beq.n	80031e6 <MX_USART2_UART_Init+0x62>
  {
    Error_Handler();
 80031e2:	f7ff fc51 	bl	8002a88 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80031e6:	bf00      	nop
 80031e8:	bd80      	pop	{r7, pc}
 80031ea:	bf00      	nop
 80031ec:	20007ad0 	.word	0x20007ad0
 80031f0:	40004400 	.word	0x40004400

080031f4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b0aa      	sub	sp, #168	@ 0xa8
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031fc:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8003200:	2200      	movs	r2, #0
 8003202:	601a      	str	r2, [r3, #0]
 8003204:	605a      	str	r2, [r3, #4]
 8003206:	609a      	str	r2, [r3, #8]
 8003208:	60da      	str	r2, [r3, #12]
 800320a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800320c:	f107 0310 	add.w	r3, r7, #16
 8003210:	2284      	movs	r2, #132	@ 0x84
 8003212:	2100      	movs	r1, #0
 8003214:	4618      	mov	r0, r3
 8003216:	f004 fcdc 	bl	8007bd2 <memset>
  if(uartHandle->Instance==USART2)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4a21      	ldr	r2, [pc, #132]	@ (80032a4 <HAL_UART_MspInit+0xb0>)
 8003220:	4293      	cmp	r3, r2
 8003222:	d13a      	bne.n	800329a <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003224:	2380      	movs	r3, #128	@ 0x80
 8003226:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003228:	2300      	movs	r3, #0
 800322a:	65bb      	str	r3, [r7, #88]	@ 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800322c:	f107 0310 	add.w	r3, r7, #16
 8003230:	4618      	mov	r0, r3
 8003232:	f001 ff0d 	bl	8005050 <HAL_RCCEx_PeriphCLKConfig>
 8003236:	4603      	mov	r3, r0
 8003238:	2b00      	cmp	r3, #0
 800323a:	d001      	beq.n	8003240 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800323c:	f7ff fc24 	bl	8002a88 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003240:	4b19      	ldr	r3, [pc, #100]	@ (80032a8 <HAL_UART_MspInit+0xb4>)
 8003242:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003244:	4a18      	ldr	r2, [pc, #96]	@ (80032a8 <HAL_UART_MspInit+0xb4>)
 8003246:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800324a:	6413      	str	r3, [r2, #64]	@ 0x40
 800324c:	4b16      	ldr	r3, [pc, #88]	@ (80032a8 <HAL_UART_MspInit+0xb4>)
 800324e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003250:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003254:	60fb      	str	r3, [r7, #12]
 8003256:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003258:	4b13      	ldr	r3, [pc, #76]	@ (80032a8 <HAL_UART_MspInit+0xb4>)
 800325a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800325c:	4a12      	ldr	r2, [pc, #72]	@ (80032a8 <HAL_UART_MspInit+0xb4>)
 800325e:	f043 0308 	orr.w	r3, r3, #8
 8003262:	6313      	str	r3, [r2, #48]	@ 0x30
 8003264:	4b10      	ldr	r3, [pc, #64]	@ (80032a8 <HAL_UART_MspInit+0xb4>)
 8003266:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003268:	f003 0308 	and.w	r3, r3, #8
 800326c:	60bb      	str	r3, [r7, #8]
 800326e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8003270:	2360      	movs	r3, #96	@ 0x60
 8003272:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003276:	2302      	movs	r3, #2
 8003278:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800327c:	2300      	movs	r3, #0
 800327e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003282:	2303      	movs	r3, #3
 8003284:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003288:	2307      	movs	r3, #7
 800328a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800328e:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8003292:	4619      	mov	r1, r3
 8003294:	4805      	ldr	r0, [pc, #20]	@ (80032ac <HAL_UART_MspInit+0xb8>)
 8003296:	f000 f9c7 	bl	8003628 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800329a:	bf00      	nop
 800329c:	37a8      	adds	r7, #168	@ 0xa8
 800329e:	46bd      	mov	sp, r7
 80032a0:	bd80      	pop	{r7, pc}
 80032a2:	bf00      	nop
 80032a4:	40004400 	.word	0x40004400
 80032a8:	40023800 	.word	0x40023800
 80032ac:	40020c00 	.word	0x40020c00

080032b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80032b0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80032e8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 80032b4:	f7ff fee2 	bl	800307c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80032b8:	480c      	ldr	r0, [pc, #48]	@ (80032ec <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80032ba:	490d      	ldr	r1, [pc, #52]	@ (80032f0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80032bc:	4a0d      	ldr	r2, [pc, #52]	@ (80032f4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80032be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80032c0:	e002      	b.n	80032c8 <LoopCopyDataInit>

080032c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80032c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80032c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80032c6:	3304      	adds	r3, #4

080032c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80032c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80032ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80032cc:	d3f9      	bcc.n	80032c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80032ce:	4a0a      	ldr	r2, [pc, #40]	@ (80032f8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80032d0:	4c0a      	ldr	r4, [pc, #40]	@ (80032fc <LoopFillZerobss+0x22>)
  movs r3, #0
 80032d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80032d4:	e001      	b.n	80032da <LoopFillZerobss>

080032d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80032d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80032d8:	3204      	adds	r2, #4

080032da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80032da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80032dc:	d3fb      	bcc.n	80032d6 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80032de:	f004 fcd1 	bl	8007c84 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80032e2:	f7fe fe75 	bl	8001fd0 <main>
  bx  lr    
 80032e6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80032e8:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80032ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80032f0:	20000260 	.word	0x20000260
  ldr r2, =_sidata
 80032f4:	0800d2f8 	.word	0x0800d2f8
  ldr r2, =_sbss
 80032f8:	20000260 	.word	0x20000260
  ldr r4, =_ebss
 80032fc:	20007ca8 	.word	0x20007ca8

08003300 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003300:	e7fe      	b.n	8003300 <ADC_IRQHandler>

08003302 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003302:	b580      	push	{r7, lr}
 8003304:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003306:	2003      	movs	r0, #3
 8003308:	f000 f94c 	bl	80035a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800330c:	2000      	movs	r0, #0
 800330e:	f000 f805 	bl	800331c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003312:	f7ff fd8f 	bl	8002e34 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003316:	2300      	movs	r3, #0
}
 8003318:	4618      	mov	r0, r3
 800331a:	bd80      	pop	{r7, pc}

0800331c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b082      	sub	sp, #8
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003324:	4b12      	ldr	r3, [pc, #72]	@ (8003370 <HAL_InitTick+0x54>)
 8003326:	681a      	ldr	r2, [r3, #0]
 8003328:	4b12      	ldr	r3, [pc, #72]	@ (8003374 <HAL_InitTick+0x58>)
 800332a:	781b      	ldrb	r3, [r3, #0]
 800332c:	4619      	mov	r1, r3
 800332e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003332:	fbb3 f3f1 	udiv	r3, r3, r1
 8003336:	fbb2 f3f3 	udiv	r3, r2, r3
 800333a:	4618      	mov	r0, r3
 800333c:	f000 f967 	bl	800360e <HAL_SYSTICK_Config>
 8003340:	4603      	mov	r3, r0
 8003342:	2b00      	cmp	r3, #0
 8003344:	d001      	beq.n	800334a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003346:	2301      	movs	r3, #1
 8003348:	e00e      	b.n	8003368 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	2b0f      	cmp	r3, #15
 800334e:	d80a      	bhi.n	8003366 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003350:	2200      	movs	r2, #0
 8003352:	6879      	ldr	r1, [r7, #4]
 8003354:	f04f 30ff 	mov.w	r0, #4294967295
 8003358:	f000 f92f 	bl	80035ba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800335c:	4a06      	ldr	r2, [pc, #24]	@ (8003378 <HAL_InitTick+0x5c>)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003362:	2300      	movs	r3, #0
 8003364:	e000      	b.n	8003368 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003366:	2301      	movs	r3, #1
}
 8003368:	4618      	mov	r0, r3
 800336a:	3708      	adds	r7, #8
 800336c:	46bd      	mov	sp, r7
 800336e:	bd80      	pop	{r7, pc}
 8003370:	20000078 	.word	0x20000078
 8003374:	20000080 	.word	0x20000080
 8003378:	2000007c 	.word	0x2000007c

0800337c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800337c:	b480      	push	{r7}
 800337e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003380:	4b06      	ldr	r3, [pc, #24]	@ (800339c <HAL_IncTick+0x20>)
 8003382:	781b      	ldrb	r3, [r3, #0]
 8003384:	461a      	mov	r2, r3
 8003386:	4b06      	ldr	r3, [pc, #24]	@ (80033a0 <HAL_IncTick+0x24>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	4413      	add	r3, r2
 800338c:	4a04      	ldr	r2, [pc, #16]	@ (80033a0 <HAL_IncTick+0x24>)
 800338e:	6013      	str	r3, [r2, #0]
}
 8003390:	bf00      	nop
 8003392:	46bd      	mov	sp, r7
 8003394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003398:	4770      	bx	lr
 800339a:	bf00      	nop
 800339c:	20000080 	.word	0x20000080
 80033a0:	20007b58 	.word	0x20007b58

080033a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80033a4:	b480      	push	{r7}
 80033a6:	af00      	add	r7, sp, #0
  return uwTick;
 80033a8:	4b03      	ldr	r3, [pc, #12]	@ (80033b8 <HAL_GetTick+0x14>)
 80033aa:	681b      	ldr	r3, [r3, #0]
}
 80033ac:	4618      	mov	r0, r3
 80033ae:	46bd      	mov	sp, r7
 80033b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b4:	4770      	bx	lr
 80033b6:	bf00      	nop
 80033b8:	20007b58 	.word	0x20007b58

080033bc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80033bc:	b580      	push	{r7, lr}
 80033be:	b084      	sub	sp, #16
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80033c4:	f7ff ffee 	bl	80033a4 <HAL_GetTick>
 80033c8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033d4:	d005      	beq.n	80033e2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80033d6:	4b0a      	ldr	r3, [pc, #40]	@ (8003400 <HAL_Delay+0x44>)
 80033d8:	781b      	ldrb	r3, [r3, #0]
 80033da:	461a      	mov	r2, r3
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	4413      	add	r3, r2
 80033e0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80033e2:	bf00      	nop
 80033e4:	f7ff ffde 	bl	80033a4 <HAL_GetTick>
 80033e8:	4602      	mov	r2, r0
 80033ea:	68bb      	ldr	r3, [r7, #8]
 80033ec:	1ad3      	subs	r3, r2, r3
 80033ee:	68fa      	ldr	r2, [r7, #12]
 80033f0:	429a      	cmp	r2, r3
 80033f2:	d8f7      	bhi.n	80033e4 <HAL_Delay+0x28>
  {
  }
}
 80033f4:	bf00      	nop
 80033f6:	bf00      	nop
 80033f8:	3710      	adds	r7, #16
 80033fa:	46bd      	mov	sp, r7
 80033fc:	bd80      	pop	{r7, pc}
 80033fe:	bf00      	nop
 8003400:	20000080 	.word	0x20000080

08003404 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003404:	b480      	push	{r7}
 8003406:	b085      	sub	sp, #20
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	f003 0307 	and.w	r3, r3, #7
 8003412:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003414:	4b0b      	ldr	r3, [pc, #44]	@ (8003444 <__NVIC_SetPriorityGrouping+0x40>)
 8003416:	68db      	ldr	r3, [r3, #12]
 8003418:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800341a:	68ba      	ldr	r2, [r7, #8]
 800341c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003420:	4013      	ands	r3, r2
 8003422:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003428:	68bb      	ldr	r3, [r7, #8]
 800342a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800342c:	4b06      	ldr	r3, [pc, #24]	@ (8003448 <__NVIC_SetPriorityGrouping+0x44>)
 800342e:	4313      	orrs	r3, r2
 8003430:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003432:	4a04      	ldr	r2, [pc, #16]	@ (8003444 <__NVIC_SetPriorityGrouping+0x40>)
 8003434:	68bb      	ldr	r3, [r7, #8]
 8003436:	60d3      	str	r3, [r2, #12]
}
 8003438:	bf00      	nop
 800343a:	3714      	adds	r7, #20
 800343c:	46bd      	mov	sp, r7
 800343e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003442:	4770      	bx	lr
 8003444:	e000ed00 	.word	0xe000ed00
 8003448:	05fa0000 	.word	0x05fa0000

0800344c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800344c:	b480      	push	{r7}
 800344e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003450:	4b04      	ldr	r3, [pc, #16]	@ (8003464 <__NVIC_GetPriorityGrouping+0x18>)
 8003452:	68db      	ldr	r3, [r3, #12]
 8003454:	0a1b      	lsrs	r3, r3, #8
 8003456:	f003 0307 	and.w	r3, r3, #7
}
 800345a:	4618      	mov	r0, r3
 800345c:	46bd      	mov	sp, r7
 800345e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003462:	4770      	bx	lr
 8003464:	e000ed00 	.word	0xe000ed00

08003468 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003468:	b480      	push	{r7}
 800346a:	b083      	sub	sp, #12
 800346c:	af00      	add	r7, sp, #0
 800346e:	4603      	mov	r3, r0
 8003470:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003472:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003476:	2b00      	cmp	r3, #0
 8003478:	db0b      	blt.n	8003492 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800347a:	79fb      	ldrb	r3, [r7, #7]
 800347c:	f003 021f 	and.w	r2, r3, #31
 8003480:	4907      	ldr	r1, [pc, #28]	@ (80034a0 <__NVIC_EnableIRQ+0x38>)
 8003482:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003486:	095b      	lsrs	r3, r3, #5
 8003488:	2001      	movs	r0, #1
 800348a:	fa00 f202 	lsl.w	r2, r0, r2
 800348e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003492:	bf00      	nop
 8003494:	370c      	adds	r7, #12
 8003496:	46bd      	mov	sp, r7
 8003498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349c:	4770      	bx	lr
 800349e:	bf00      	nop
 80034a0:	e000e100 	.word	0xe000e100

080034a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80034a4:	b480      	push	{r7}
 80034a6:	b083      	sub	sp, #12
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	4603      	mov	r3, r0
 80034ac:	6039      	str	r1, [r7, #0]
 80034ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	db0a      	blt.n	80034ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	b2da      	uxtb	r2, r3
 80034bc:	490c      	ldr	r1, [pc, #48]	@ (80034f0 <__NVIC_SetPriority+0x4c>)
 80034be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034c2:	0112      	lsls	r2, r2, #4
 80034c4:	b2d2      	uxtb	r2, r2
 80034c6:	440b      	add	r3, r1
 80034c8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80034cc:	e00a      	b.n	80034e4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	b2da      	uxtb	r2, r3
 80034d2:	4908      	ldr	r1, [pc, #32]	@ (80034f4 <__NVIC_SetPriority+0x50>)
 80034d4:	79fb      	ldrb	r3, [r7, #7]
 80034d6:	f003 030f 	and.w	r3, r3, #15
 80034da:	3b04      	subs	r3, #4
 80034dc:	0112      	lsls	r2, r2, #4
 80034de:	b2d2      	uxtb	r2, r2
 80034e0:	440b      	add	r3, r1
 80034e2:	761a      	strb	r2, [r3, #24]
}
 80034e4:	bf00      	nop
 80034e6:	370c      	adds	r7, #12
 80034e8:	46bd      	mov	sp, r7
 80034ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ee:	4770      	bx	lr
 80034f0:	e000e100 	.word	0xe000e100
 80034f4:	e000ed00 	.word	0xe000ed00

080034f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80034f8:	b480      	push	{r7}
 80034fa:	b089      	sub	sp, #36	@ 0x24
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	60f8      	str	r0, [r7, #12]
 8003500:	60b9      	str	r1, [r7, #8]
 8003502:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	f003 0307 	and.w	r3, r3, #7
 800350a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800350c:	69fb      	ldr	r3, [r7, #28]
 800350e:	f1c3 0307 	rsb	r3, r3, #7
 8003512:	2b04      	cmp	r3, #4
 8003514:	bf28      	it	cs
 8003516:	2304      	movcs	r3, #4
 8003518:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800351a:	69fb      	ldr	r3, [r7, #28]
 800351c:	3304      	adds	r3, #4
 800351e:	2b06      	cmp	r3, #6
 8003520:	d902      	bls.n	8003528 <NVIC_EncodePriority+0x30>
 8003522:	69fb      	ldr	r3, [r7, #28]
 8003524:	3b03      	subs	r3, #3
 8003526:	e000      	b.n	800352a <NVIC_EncodePriority+0x32>
 8003528:	2300      	movs	r3, #0
 800352a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800352c:	f04f 32ff 	mov.w	r2, #4294967295
 8003530:	69bb      	ldr	r3, [r7, #24]
 8003532:	fa02 f303 	lsl.w	r3, r2, r3
 8003536:	43da      	mvns	r2, r3
 8003538:	68bb      	ldr	r3, [r7, #8]
 800353a:	401a      	ands	r2, r3
 800353c:	697b      	ldr	r3, [r7, #20]
 800353e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003540:	f04f 31ff 	mov.w	r1, #4294967295
 8003544:	697b      	ldr	r3, [r7, #20]
 8003546:	fa01 f303 	lsl.w	r3, r1, r3
 800354a:	43d9      	mvns	r1, r3
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003550:	4313      	orrs	r3, r2
         );
}
 8003552:	4618      	mov	r0, r3
 8003554:	3724      	adds	r7, #36	@ 0x24
 8003556:	46bd      	mov	sp, r7
 8003558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355c:	4770      	bx	lr
	...

08003560 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b082      	sub	sp, #8
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	3b01      	subs	r3, #1
 800356c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003570:	d301      	bcc.n	8003576 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003572:	2301      	movs	r3, #1
 8003574:	e00f      	b.n	8003596 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003576:	4a0a      	ldr	r2, [pc, #40]	@ (80035a0 <SysTick_Config+0x40>)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	3b01      	subs	r3, #1
 800357c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800357e:	210f      	movs	r1, #15
 8003580:	f04f 30ff 	mov.w	r0, #4294967295
 8003584:	f7ff ff8e 	bl	80034a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003588:	4b05      	ldr	r3, [pc, #20]	@ (80035a0 <SysTick_Config+0x40>)
 800358a:	2200      	movs	r2, #0
 800358c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800358e:	4b04      	ldr	r3, [pc, #16]	@ (80035a0 <SysTick_Config+0x40>)
 8003590:	2207      	movs	r2, #7
 8003592:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003594:	2300      	movs	r3, #0
}
 8003596:	4618      	mov	r0, r3
 8003598:	3708      	adds	r7, #8
 800359a:	46bd      	mov	sp, r7
 800359c:	bd80      	pop	{r7, pc}
 800359e:	bf00      	nop
 80035a0:	e000e010 	.word	0xe000e010

080035a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b082      	sub	sp, #8
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80035ac:	6878      	ldr	r0, [r7, #4]
 80035ae:	f7ff ff29 	bl	8003404 <__NVIC_SetPriorityGrouping>
}
 80035b2:	bf00      	nop
 80035b4:	3708      	adds	r7, #8
 80035b6:	46bd      	mov	sp, r7
 80035b8:	bd80      	pop	{r7, pc}

080035ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80035ba:	b580      	push	{r7, lr}
 80035bc:	b086      	sub	sp, #24
 80035be:	af00      	add	r7, sp, #0
 80035c0:	4603      	mov	r3, r0
 80035c2:	60b9      	str	r1, [r7, #8]
 80035c4:	607a      	str	r2, [r7, #4]
 80035c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80035c8:	2300      	movs	r3, #0
 80035ca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80035cc:	f7ff ff3e 	bl	800344c <__NVIC_GetPriorityGrouping>
 80035d0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80035d2:	687a      	ldr	r2, [r7, #4]
 80035d4:	68b9      	ldr	r1, [r7, #8]
 80035d6:	6978      	ldr	r0, [r7, #20]
 80035d8:	f7ff ff8e 	bl	80034f8 <NVIC_EncodePriority>
 80035dc:	4602      	mov	r2, r0
 80035de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035e2:	4611      	mov	r1, r2
 80035e4:	4618      	mov	r0, r3
 80035e6:	f7ff ff5d 	bl	80034a4 <__NVIC_SetPriority>
}
 80035ea:	bf00      	nop
 80035ec:	3718      	adds	r7, #24
 80035ee:	46bd      	mov	sp, r7
 80035f0:	bd80      	pop	{r7, pc}

080035f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035f2:	b580      	push	{r7, lr}
 80035f4:	b082      	sub	sp, #8
 80035f6:	af00      	add	r7, sp, #0
 80035f8:	4603      	mov	r3, r0
 80035fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80035fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003600:	4618      	mov	r0, r3
 8003602:	f7ff ff31 	bl	8003468 <__NVIC_EnableIRQ>
}
 8003606:	bf00      	nop
 8003608:	3708      	adds	r7, #8
 800360a:	46bd      	mov	sp, r7
 800360c:	bd80      	pop	{r7, pc}

0800360e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800360e:	b580      	push	{r7, lr}
 8003610:	b082      	sub	sp, #8
 8003612:	af00      	add	r7, sp, #0
 8003614:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003616:	6878      	ldr	r0, [r7, #4]
 8003618:	f7ff ffa2 	bl	8003560 <SysTick_Config>
 800361c:	4603      	mov	r3, r0
}
 800361e:	4618      	mov	r0, r3
 8003620:	3708      	adds	r7, #8
 8003622:	46bd      	mov	sp, r7
 8003624:	bd80      	pop	{r7, pc}
	...

08003628 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003628:	b480      	push	{r7}
 800362a:	b089      	sub	sp, #36	@ 0x24
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
 8003630:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003632:	2300      	movs	r3, #0
 8003634:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003636:	2300      	movs	r3, #0
 8003638:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800363a:	2300      	movs	r3, #0
 800363c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800363e:	2300      	movs	r3, #0
 8003640:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8003642:	2300      	movs	r3, #0
 8003644:	61fb      	str	r3, [r7, #28]
 8003646:	e175      	b.n	8003934 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003648:	2201      	movs	r2, #1
 800364a:	69fb      	ldr	r3, [r7, #28]
 800364c:	fa02 f303 	lsl.w	r3, r2, r3
 8003650:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	697a      	ldr	r2, [r7, #20]
 8003658:	4013      	ands	r3, r2
 800365a:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 800365c:	693a      	ldr	r2, [r7, #16]
 800365e:	697b      	ldr	r3, [r7, #20]
 8003660:	429a      	cmp	r2, r3
 8003662:	f040 8164 	bne.w	800392e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	685b      	ldr	r3, [r3, #4]
 800366a:	f003 0303 	and.w	r3, r3, #3
 800366e:	2b01      	cmp	r3, #1
 8003670:	d005      	beq.n	800367e <HAL_GPIO_Init+0x56>
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	f003 0303 	and.w	r3, r3, #3
 800367a:	2b02      	cmp	r3, #2
 800367c:	d130      	bne.n	80036e0 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	689b      	ldr	r3, [r3, #8]
 8003682:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003684:	69fb      	ldr	r3, [r7, #28]
 8003686:	005b      	lsls	r3, r3, #1
 8003688:	2203      	movs	r2, #3
 800368a:	fa02 f303 	lsl.w	r3, r2, r3
 800368e:	43db      	mvns	r3, r3
 8003690:	69ba      	ldr	r2, [r7, #24]
 8003692:	4013      	ands	r3, r2
 8003694:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003696:	683b      	ldr	r3, [r7, #0]
 8003698:	68da      	ldr	r2, [r3, #12]
 800369a:	69fb      	ldr	r3, [r7, #28]
 800369c:	005b      	lsls	r3, r3, #1
 800369e:	fa02 f303 	lsl.w	r3, r2, r3
 80036a2:	69ba      	ldr	r2, [r7, #24]
 80036a4:	4313      	orrs	r3, r2
 80036a6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	69ba      	ldr	r2, [r7, #24]
 80036ac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	685b      	ldr	r3, [r3, #4]
 80036b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80036b4:	2201      	movs	r2, #1
 80036b6:	69fb      	ldr	r3, [r7, #28]
 80036b8:	fa02 f303 	lsl.w	r3, r2, r3
 80036bc:	43db      	mvns	r3, r3
 80036be:	69ba      	ldr	r2, [r7, #24]
 80036c0:	4013      	ands	r3, r2
 80036c2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	685b      	ldr	r3, [r3, #4]
 80036c8:	091b      	lsrs	r3, r3, #4
 80036ca:	f003 0201 	and.w	r2, r3, #1
 80036ce:	69fb      	ldr	r3, [r7, #28]
 80036d0:	fa02 f303 	lsl.w	r3, r2, r3
 80036d4:	69ba      	ldr	r2, [r7, #24]
 80036d6:	4313      	orrs	r3, r2
 80036d8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	69ba      	ldr	r2, [r7, #24]
 80036de:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	f003 0303 	and.w	r3, r3, #3
 80036e8:	2b03      	cmp	r3, #3
 80036ea:	d017      	beq.n	800371c <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	68db      	ldr	r3, [r3, #12]
 80036f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80036f2:	69fb      	ldr	r3, [r7, #28]
 80036f4:	005b      	lsls	r3, r3, #1
 80036f6:	2203      	movs	r2, #3
 80036f8:	fa02 f303 	lsl.w	r3, r2, r3
 80036fc:	43db      	mvns	r3, r3
 80036fe:	69ba      	ldr	r2, [r7, #24]
 8003700:	4013      	ands	r3, r2
 8003702:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	689a      	ldr	r2, [r3, #8]
 8003708:	69fb      	ldr	r3, [r7, #28]
 800370a:	005b      	lsls	r3, r3, #1
 800370c:	fa02 f303 	lsl.w	r3, r2, r3
 8003710:	69ba      	ldr	r2, [r7, #24]
 8003712:	4313      	orrs	r3, r2
 8003714:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	69ba      	ldr	r2, [r7, #24]
 800371a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	685b      	ldr	r3, [r3, #4]
 8003720:	f003 0303 	and.w	r3, r3, #3
 8003724:	2b02      	cmp	r3, #2
 8003726:	d123      	bne.n	8003770 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003728:	69fb      	ldr	r3, [r7, #28]
 800372a:	08da      	lsrs	r2, r3, #3
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	3208      	adds	r2, #8
 8003730:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003734:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003736:	69fb      	ldr	r3, [r7, #28]
 8003738:	f003 0307 	and.w	r3, r3, #7
 800373c:	009b      	lsls	r3, r3, #2
 800373e:	220f      	movs	r2, #15
 8003740:	fa02 f303 	lsl.w	r3, r2, r3
 8003744:	43db      	mvns	r3, r3
 8003746:	69ba      	ldr	r2, [r7, #24]
 8003748:	4013      	ands	r3, r2
 800374a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	691a      	ldr	r2, [r3, #16]
 8003750:	69fb      	ldr	r3, [r7, #28]
 8003752:	f003 0307 	and.w	r3, r3, #7
 8003756:	009b      	lsls	r3, r3, #2
 8003758:	fa02 f303 	lsl.w	r3, r2, r3
 800375c:	69ba      	ldr	r2, [r7, #24]
 800375e:	4313      	orrs	r3, r2
 8003760:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003762:	69fb      	ldr	r3, [r7, #28]
 8003764:	08da      	lsrs	r2, r3, #3
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	3208      	adds	r2, #8
 800376a:	69b9      	ldr	r1, [r7, #24]
 800376c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003776:	69fb      	ldr	r3, [r7, #28]
 8003778:	005b      	lsls	r3, r3, #1
 800377a:	2203      	movs	r2, #3
 800377c:	fa02 f303 	lsl.w	r3, r2, r3
 8003780:	43db      	mvns	r3, r3
 8003782:	69ba      	ldr	r2, [r7, #24]
 8003784:	4013      	ands	r3, r2
 8003786:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	f003 0203 	and.w	r2, r3, #3
 8003790:	69fb      	ldr	r3, [r7, #28]
 8003792:	005b      	lsls	r3, r3, #1
 8003794:	fa02 f303 	lsl.w	r3, r2, r3
 8003798:	69ba      	ldr	r2, [r7, #24]
 800379a:	4313      	orrs	r3, r2
 800379c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	69ba      	ldr	r2, [r7, #24]
 80037a2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80037a4:	683b      	ldr	r3, [r7, #0]
 80037a6:	685b      	ldr	r3, [r3, #4]
 80037a8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	f000 80be 	beq.w	800392e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037b2:	4b66      	ldr	r3, [pc, #408]	@ (800394c <HAL_GPIO_Init+0x324>)
 80037b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037b6:	4a65      	ldr	r2, [pc, #404]	@ (800394c <HAL_GPIO_Init+0x324>)
 80037b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80037bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80037be:	4b63      	ldr	r3, [pc, #396]	@ (800394c <HAL_GPIO_Init+0x324>)
 80037c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80037c6:	60fb      	str	r3, [r7, #12]
 80037c8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80037ca:	4a61      	ldr	r2, [pc, #388]	@ (8003950 <HAL_GPIO_Init+0x328>)
 80037cc:	69fb      	ldr	r3, [r7, #28]
 80037ce:	089b      	lsrs	r3, r3, #2
 80037d0:	3302      	adds	r3, #2
 80037d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80037d8:	69fb      	ldr	r3, [r7, #28]
 80037da:	f003 0303 	and.w	r3, r3, #3
 80037de:	009b      	lsls	r3, r3, #2
 80037e0:	220f      	movs	r2, #15
 80037e2:	fa02 f303 	lsl.w	r3, r2, r3
 80037e6:	43db      	mvns	r3, r3
 80037e8:	69ba      	ldr	r2, [r7, #24]
 80037ea:	4013      	ands	r3, r2
 80037ec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	4a58      	ldr	r2, [pc, #352]	@ (8003954 <HAL_GPIO_Init+0x32c>)
 80037f2:	4293      	cmp	r3, r2
 80037f4:	d037      	beq.n	8003866 <HAL_GPIO_Init+0x23e>
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	4a57      	ldr	r2, [pc, #348]	@ (8003958 <HAL_GPIO_Init+0x330>)
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d031      	beq.n	8003862 <HAL_GPIO_Init+0x23a>
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	4a56      	ldr	r2, [pc, #344]	@ (800395c <HAL_GPIO_Init+0x334>)
 8003802:	4293      	cmp	r3, r2
 8003804:	d02b      	beq.n	800385e <HAL_GPIO_Init+0x236>
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	4a55      	ldr	r2, [pc, #340]	@ (8003960 <HAL_GPIO_Init+0x338>)
 800380a:	4293      	cmp	r3, r2
 800380c:	d025      	beq.n	800385a <HAL_GPIO_Init+0x232>
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	4a54      	ldr	r2, [pc, #336]	@ (8003964 <HAL_GPIO_Init+0x33c>)
 8003812:	4293      	cmp	r3, r2
 8003814:	d01f      	beq.n	8003856 <HAL_GPIO_Init+0x22e>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	4a53      	ldr	r2, [pc, #332]	@ (8003968 <HAL_GPIO_Init+0x340>)
 800381a:	4293      	cmp	r3, r2
 800381c:	d019      	beq.n	8003852 <HAL_GPIO_Init+0x22a>
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	4a52      	ldr	r2, [pc, #328]	@ (800396c <HAL_GPIO_Init+0x344>)
 8003822:	4293      	cmp	r3, r2
 8003824:	d013      	beq.n	800384e <HAL_GPIO_Init+0x226>
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	4a51      	ldr	r2, [pc, #324]	@ (8003970 <HAL_GPIO_Init+0x348>)
 800382a:	4293      	cmp	r3, r2
 800382c:	d00d      	beq.n	800384a <HAL_GPIO_Init+0x222>
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	4a50      	ldr	r2, [pc, #320]	@ (8003974 <HAL_GPIO_Init+0x34c>)
 8003832:	4293      	cmp	r3, r2
 8003834:	d007      	beq.n	8003846 <HAL_GPIO_Init+0x21e>
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	4a4f      	ldr	r2, [pc, #316]	@ (8003978 <HAL_GPIO_Init+0x350>)
 800383a:	4293      	cmp	r3, r2
 800383c:	d101      	bne.n	8003842 <HAL_GPIO_Init+0x21a>
 800383e:	2309      	movs	r3, #9
 8003840:	e012      	b.n	8003868 <HAL_GPIO_Init+0x240>
 8003842:	230a      	movs	r3, #10
 8003844:	e010      	b.n	8003868 <HAL_GPIO_Init+0x240>
 8003846:	2308      	movs	r3, #8
 8003848:	e00e      	b.n	8003868 <HAL_GPIO_Init+0x240>
 800384a:	2307      	movs	r3, #7
 800384c:	e00c      	b.n	8003868 <HAL_GPIO_Init+0x240>
 800384e:	2306      	movs	r3, #6
 8003850:	e00a      	b.n	8003868 <HAL_GPIO_Init+0x240>
 8003852:	2305      	movs	r3, #5
 8003854:	e008      	b.n	8003868 <HAL_GPIO_Init+0x240>
 8003856:	2304      	movs	r3, #4
 8003858:	e006      	b.n	8003868 <HAL_GPIO_Init+0x240>
 800385a:	2303      	movs	r3, #3
 800385c:	e004      	b.n	8003868 <HAL_GPIO_Init+0x240>
 800385e:	2302      	movs	r3, #2
 8003860:	e002      	b.n	8003868 <HAL_GPIO_Init+0x240>
 8003862:	2301      	movs	r3, #1
 8003864:	e000      	b.n	8003868 <HAL_GPIO_Init+0x240>
 8003866:	2300      	movs	r3, #0
 8003868:	69fa      	ldr	r2, [r7, #28]
 800386a:	f002 0203 	and.w	r2, r2, #3
 800386e:	0092      	lsls	r2, r2, #2
 8003870:	4093      	lsls	r3, r2
 8003872:	69ba      	ldr	r2, [r7, #24]
 8003874:	4313      	orrs	r3, r2
 8003876:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003878:	4935      	ldr	r1, [pc, #212]	@ (8003950 <HAL_GPIO_Init+0x328>)
 800387a:	69fb      	ldr	r3, [r7, #28]
 800387c:	089b      	lsrs	r3, r3, #2
 800387e:	3302      	adds	r3, #2
 8003880:	69ba      	ldr	r2, [r7, #24]
 8003882:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003886:	4b3d      	ldr	r3, [pc, #244]	@ (800397c <HAL_GPIO_Init+0x354>)
 8003888:	689b      	ldr	r3, [r3, #8]
 800388a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800388c:	693b      	ldr	r3, [r7, #16]
 800388e:	43db      	mvns	r3, r3
 8003890:	69ba      	ldr	r2, [r7, #24]
 8003892:	4013      	ands	r3, r2
 8003894:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	685b      	ldr	r3, [r3, #4]
 800389a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d003      	beq.n	80038aa <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80038a2:	69ba      	ldr	r2, [r7, #24]
 80038a4:	693b      	ldr	r3, [r7, #16]
 80038a6:	4313      	orrs	r3, r2
 80038a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80038aa:	4a34      	ldr	r2, [pc, #208]	@ (800397c <HAL_GPIO_Init+0x354>)
 80038ac:	69bb      	ldr	r3, [r7, #24]
 80038ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80038b0:	4b32      	ldr	r3, [pc, #200]	@ (800397c <HAL_GPIO_Init+0x354>)
 80038b2:	68db      	ldr	r3, [r3, #12]
 80038b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038b6:	693b      	ldr	r3, [r7, #16]
 80038b8:	43db      	mvns	r3, r3
 80038ba:	69ba      	ldr	r2, [r7, #24]
 80038bc:	4013      	ands	r3, r2
 80038be:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	685b      	ldr	r3, [r3, #4]
 80038c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d003      	beq.n	80038d4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80038cc:	69ba      	ldr	r2, [r7, #24]
 80038ce:	693b      	ldr	r3, [r7, #16]
 80038d0:	4313      	orrs	r3, r2
 80038d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80038d4:	4a29      	ldr	r2, [pc, #164]	@ (800397c <HAL_GPIO_Init+0x354>)
 80038d6:	69bb      	ldr	r3, [r7, #24]
 80038d8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80038da:	4b28      	ldr	r3, [pc, #160]	@ (800397c <HAL_GPIO_Init+0x354>)
 80038dc:	685b      	ldr	r3, [r3, #4]
 80038de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038e0:	693b      	ldr	r3, [r7, #16]
 80038e2:	43db      	mvns	r3, r3
 80038e4:	69ba      	ldr	r2, [r7, #24]
 80038e6:	4013      	ands	r3, r2
 80038e8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	685b      	ldr	r3, [r3, #4]
 80038ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d003      	beq.n	80038fe <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80038f6:	69ba      	ldr	r2, [r7, #24]
 80038f8:	693b      	ldr	r3, [r7, #16]
 80038fa:	4313      	orrs	r3, r2
 80038fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80038fe:	4a1f      	ldr	r2, [pc, #124]	@ (800397c <HAL_GPIO_Init+0x354>)
 8003900:	69bb      	ldr	r3, [r7, #24]
 8003902:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003904:	4b1d      	ldr	r3, [pc, #116]	@ (800397c <HAL_GPIO_Init+0x354>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800390a:	693b      	ldr	r3, [r7, #16]
 800390c:	43db      	mvns	r3, r3
 800390e:	69ba      	ldr	r2, [r7, #24]
 8003910:	4013      	ands	r3, r2
 8003912:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	685b      	ldr	r3, [r3, #4]
 8003918:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800391c:	2b00      	cmp	r3, #0
 800391e:	d003      	beq.n	8003928 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003920:	69ba      	ldr	r2, [r7, #24]
 8003922:	693b      	ldr	r3, [r7, #16]
 8003924:	4313      	orrs	r3, r2
 8003926:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003928:	4a14      	ldr	r2, [pc, #80]	@ (800397c <HAL_GPIO_Init+0x354>)
 800392a:	69bb      	ldr	r3, [r7, #24]
 800392c:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 800392e:	69fb      	ldr	r3, [r7, #28]
 8003930:	3301      	adds	r3, #1
 8003932:	61fb      	str	r3, [r7, #28]
 8003934:	69fb      	ldr	r3, [r7, #28]
 8003936:	2b0f      	cmp	r3, #15
 8003938:	f67f ae86 	bls.w	8003648 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800393c:	bf00      	nop
 800393e:	bf00      	nop
 8003940:	3724      	adds	r7, #36	@ 0x24
 8003942:	46bd      	mov	sp, r7
 8003944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003948:	4770      	bx	lr
 800394a:	bf00      	nop
 800394c:	40023800 	.word	0x40023800
 8003950:	40013800 	.word	0x40013800
 8003954:	40020000 	.word	0x40020000
 8003958:	40020400 	.word	0x40020400
 800395c:	40020800 	.word	0x40020800
 8003960:	40020c00 	.word	0x40020c00
 8003964:	40021000 	.word	0x40021000
 8003968:	40021400 	.word	0x40021400
 800396c:	40021800 	.word	0x40021800
 8003970:	40021c00 	.word	0x40021c00
 8003974:	40022000 	.word	0x40022000
 8003978:	40022400 	.word	0x40022400
 800397c:	40013c00 	.word	0x40013c00

08003980 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003980:	b480      	push	{r7}
 8003982:	b083      	sub	sp, #12
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
 8003988:	460b      	mov	r3, r1
 800398a:	807b      	strh	r3, [r7, #2]
 800398c:	4613      	mov	r3, r2
 800398e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003990:	787b      	ldrb	r3, [r7, #1]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d003      	beq.n	800399e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003996:	887a      	ldrh	r2, [r7, #2]
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800399c:	e003      	b.n	80039a6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800399e:	887b      	ldrh	r3, [r7, #2]
 80039a0:	041a      	lsls	r2, r3, #16
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	619a      	str	r2, [r3, #24]
}
 80039a6:	bf00      	nop
 80039a8:	370c      	adds	r7, #12
 80039aa:	46bd      	mov	sp, r7
 80039ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b0:	4770      	bx	lr
	...

080039b4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b082      	sub	sp, #8
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d101      	bne.n	80039c6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80039c2:	2301      	movs	r3, #1
 80039c4:	e08b      	b.n	8003ade <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80039cc:	b2db      	uxtb	r3, r3
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d106      	bne.n	80039e0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2200      	movs	r2, #0
 80039d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80039da:	6878      	ldr	r0, [r7, #4]
 80039dc:	f7fe f8ba 	bl	8001b54 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2224      	movs	r2, #36	@ 0x24
 80039e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	681a      	ldr	r2, [r3, #0]
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f022 0201 	bic.w	r2, r2, #1
 80039f6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	685a      	ldr	r2, [r3, #4]
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003a04:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	689a      	ldr	r2, [r3, #8]
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003a14:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	68db      	ldr	r3, [r3, #12]
 8003a1a:	2b01      	cmp	r3, #1
 8003a1c:	d107      	bne.n	8003a2e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	689a      	ldr	r2, [r3, #8]
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003a2a:	609a      	str	r2, [r3, #8]
 8003a2c:	e006      	b.n	8003a3c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	689a      	ldr	r2, [r3, #8]
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003a3a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	68db      	ldr	r3, [r3, #12]
 8003a40:	2b02      	cmp	r3, #2
 8003a42:	d108      	bne.n	8003a56 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	685a      	ldr	r2, [r3, #4]
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003a52:	605a      	str	r2, [r3, #4]
 8003a54:	e007      	b.n	8003a66 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	685a      	ldr	r2, [r3, #4]
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003a64:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	6859      	ldr	r1, [r3, #4]
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681a      	ldr	r2, [r3, #0]
 8003a70:	4b1d      	ldr	r3, [pc, #116]	@ (8003ae8 <HAL_I2C_Init+0x134>)
 8003a72:	430b      	orrs	r3, r1
 8003a74:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	68da      	ldr	r2, [r3, #12]
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003a84:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	691a      	ldr	r2, [r3, #16]
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	695b      	ldr	r3, [r3, #20]
 8003a8e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	699b      	ldr	r3, [r3, #24]
 8003a96:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	430a      	orrs	r2, r1
 8003a9e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	69d9      	ldr	r1, [r3, #28]
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6a1a      	ldr	r2, [r3, #32]
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	430a      	orrs	r2, r1
 8003aae:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	681a      	ldr	r2, [r3, #0]
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f042 0201 	orr.w	r2, r2, #1
 8003abe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2220      	movs	r2, #32
 8003aca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003adc:	2300      	movs	r3, #0
}
 8003ade:	4618      	mov	r0, r3
 8003ae0:	3708      	adds	r7, #8
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bd80      	pop	{r7, pc}
 8003ae6:	bf00      	nop
 8003ae8:	02008000 	.word	0x02008000

08003aec <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b088      	sub	sp, #32
 8003af0:	af02      	add	r7, sp, #8
 8003af2:	60f8      	str	r0, [r7, #12]
 8003af4:	4608      	mov	r0, r1
 8003af6:	4611      	mov	r1, r2
 8003af8:	461a      	mov	r2, r3
 8003afa:	4603      	mov	r3, r0
 8003afc:	817b      	strh	r3, [r7, #10]
 8003afe:	460b      	mov	r3, r1
 8003b00:	813b      	strh	r3, [r7, #8]
 8003b02:	4613      	mov	r3, r2
 8003b04:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b0c:	b2db      	uxtb	r3, r3
 8003b0e:	2b20      	cmp	r3, #32
 8003b10:	f040 80f9 	bne.w	8003d06 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003b14:	6a3b      	ldr	r3, [r7, #32]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d002      	beq.n	8003b20 <HAL_I2C_Mem_Write+0x34>
 8003b1a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d105      	bne.n	8003b2c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003b26:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003b28:	2301      	movs	r3, #1
 8003b2a:	e0ed      	b.n	8003d08 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003b32:	2b01      	cmp	r3, #1
 8003b34:	d101      	bne.n	8003b3a <HAL_I2C_Mem_Write+0x4e>
 8003b36:	2302      	movs	r3, #2
 8003b38:	e0e6      	b.n	8003d08 <HAL_I2C_Mem_Write+0x21c>
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	2201      	movs	r2, #1
 8003b3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003b42:	f7ff fc2f 	bl	80033a4 <HAL_GetTick>
 8003b46:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003b48:	697b      	ldr	r3, [r7, #20]
 8003b4a:	9300      	str	r3, [sp, #0]
 8003b4c:	2319      	movs	r3, #25
 8003b4e:	2201      	movs	r2, #1
 8003b50:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003b54:	68f8      	ldr	r0, [r7, #12]
 8003b56:	f000 fac3 	bl	80040e0 <I2C_WaitOnFlagUntilTimeout>
 8003b5a:	4603      	mov	r3, r0
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d001      	beq.n	8003b64 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003b60:	2301      	movs	r3, #1
 8003b62:	e0d1      	b.n	8003d08 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	2221      	movs	r2, #33	@ 0x21
 8003b68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	2240      	movs	r2, #64	@ 0x40
 8003b70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	2200      	movs	r2, #0
 8003b78:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	6a3a      	ldr	r2, [r7, #32]
 8003b7e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003b84:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	2200      	movs	r2, #0
 8003b8a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003b8c:	88f8      	ldrh	r0, [r7, #6]
 8003b8e:	893a      	ldrh	r2, [r7, #8]
 8003b90:	8979      	ldrh	r1, [r7, #10]
 8003b92:	697b      	ldr	r3, [r7, #20]
 8003b94:	9301      	str	r3, [sp, #4]
 8003b96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b98:	9300      	str	r3, [sp, #0]
 8003b9a:	4603      	mov	r3, r0
 8003b9c:	68f8      	ldr	r0, [r7, #12]
 8003b9e:	f000 f9d3 	bl	8003f48 <I2C_RequestMemoryWrite>
 8003ba2:	4603      	mov	r3, r0
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d005      	beq.n	8003bb4 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	2200      	movs	r2, #0
 8003bac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003bb0:	2301      	movs	r3, #1
 8003bb2:	e0a9      	b.n	8003d08 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bb8:	b29b      	uxth	r3, r3
 8003bba:	2bff      	cmp	r3, #255	@ 0xff
 8003bbc:	d90e      	bls.n	8003bdc <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	22ff      	movs	r2, #255	@ 0xff
 8003bc2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bc8:	b2da      	uxtb	r2, r3
 8003bca:	8979      	ldrh	r1, [r7, #10]
 8003bcc:	2300      	movs	r3, #0
 8003bce:	9300      	str	r3, [sp, #0]
 8003bd0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003bd4:	68f8      	ldr	r0, [r7, #12]
 8003bd6:	f000 fc47 	bl	8004468 <I2C_TransferConfig>
 8003bda:	e00f      	b.n	8003bfc <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003be0:	b29a      	uxth	r2, r3
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bea:	b2da      	uxtb	r2, r3
 8003bec:	8979      	ldrh	r1, [r7, #10]
 8003bee:	2300      	movs	r3, #0
 8003bf0:	9300      	str	r3, [sp, #0]
 8003bf2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003bf6:	68f8      	ldr	r0, [r7, #12]
 8003bf8:	f000 fc36 	bl	8004468 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003bfc:	697a      	ldr	r2, [r7, #20]
 8003bfe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003c00:	68f8      	ldr	r0, [r7, #12]
 8003c02:	f000 fac6 	bl	8004192 <I2C_WaitOnTXISFlagUntilTimeout>
 8003c06:	4603      	mov	r3, r0
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d001      	beq.n	8003c10 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	e07b      	b.n	8003d08 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c14:	781a      	ldrb	r2, [r3, #0]
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c20:	1c5a      	adds	r2, r3, #1
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c2a:	b29b      	uxth	r3, r3
 8003c2c:	3b01      	subs	r3, #1
 8003c2e:	b29a      	uxth	r2, r3
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c38:	3b01      	subs	r3, #1
 8003c3a:	b29a      	uxth	r2, r3
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c44:	b29b      	uxth	r3, r3
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d034      	beq.n	8003cb4 <HAL_I2C_Mem_Write+0x1c8>
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d130      	bne.n	8003cb4 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003c52:	697b      	ldr	r3, [r7, #20]
 8003c54:	9300      	str	r3, [sp, #0]
 8003c56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c58:	2200      	movs	r2, #0
 8003c5a:	2180      	movs	r1, #128	@ 0x80
 8003c5c:	68f8      	ldr	r0, [r7, #12]
 8003c5e:	f000 fa3f 	bl	80040e0 <I2C_WaitOnFlagUntilTimeout>
 8003c62:	4603      	mov	r3, r0
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d001      	beq.n	8003c6c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003c68:	2301      	movs	r3, #1
 8003c6a:	e04d      	b.n	8003d08 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c70:	b29b      	uxth	r3, r3
 8003c72:	2bff      	cmp	r3, #255	@ 0xff
 8003c74:	d90e      	bls.n	8003c94 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	22ff      	movs	r2, #255	@ 0xff
 8003c7a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c80:	b2da      	uxtb	r2, r3
 8003c82:	8979      	ldrh	r1, [r7, #10]
 8003c84:	2300      	movs	r3, #0
 8003c86:	9300      	str	r3, [sp, #0]
 8003c88:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003c8c:	68f8      	ldr	r0, [r7, #12]
 8003c8e:	f000 fbeb 	bl	8004468 <I2C_TransferConfig>
 8003c92:	e00f      	b.n	8003cb4 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c98:	b29a      	uxth	r2, r3
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ca2:	b2da      	uxtb	r2, r3
 8003ca4:	8979      	ldrh	r1, [r7, #10]
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	9300      	str	r3, [sp, #0]
 8003caa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003cae:	68f8      	ldr	r0, [r7, #12]
 8003cb0:	f000 fbda 	bl	8004468 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cb8:	b29b      	uxth	r3, r3
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d19e      	bne.n	8003bfc <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003cbe:	697a      	ldr	r2, [r7, #20]
 8003cc0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003cc2:	68f8      	ldr	r0, [r7, #12]
 8003cc4:	f000 faac 	bl	8004220 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003cc8:	4603      	mov	r3, r0
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d001      	beq.n	8003cd2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003cce:	2301      	movs	r3, #1
 8003cd0:	e01a      	b.n	8003d08 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	2220      	movs	r2, #32
 8003cd8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	6859      	ldr	r1, [r3, #4]
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681a      	ldr	r2, [r3, #0]
 8003ce4:	4b0a      	ldr	r3, [pc, #40]	@ (8003d10 <HAL_I2C_Mem_Write+0x224>)
 8003ce6:	400b      	ands	r3, r1
 8003ce8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	2220      	movs	r2, #32
 8003cee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003d02:	2300      	movs	r3, #0
 8003d04:	e000      	b.n	8003d08 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8003d06:	2302      	movs	r3, #2
  }
}
 8003d08:	4618      	mov	r0, r3
 8003d0a:	3718      	adds	r7, #24
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	bd80      	pop	{r7, pc}
 8003d10:	fe00e800 	.word	0xfe00e800

08003d14 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b088      	sub	sp, #32
 8003d18:	af02      	add	r7, sp, #8
 8003d1a:	60f8      	str	r0, [r7, #12]
 8003d1c:	4608      	mov	r0, r1
 8003d1e:	4611      	mov	r1, r2
 8003d20:	461a      	mov	r2, r3
 8003d22:	4603      	mov	r3, r0
 8003d24:	817b      	strh	r3, [r7, #10]
 8003d26:	460b      	mov	r3, r1
 8003d28:	813b      	strh	r3, [r7, #8]
 8003d2a:	4613      	mov	r3, r2
 8003d2c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d34:	b2db      	uxtb	r3, r3
 8003d36:	2b20      	cmp	r3, #32
 8003d38:	f040 80fd 	bne.w	8003f36 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d3c:	6a3b      	ldr	r3, [r7, #32]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d002      	beq.n	8003d48 <HAL_I2C_Mem_Read+0x34>
 8003d42:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d105      	bne.n	8003d54 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003d4e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003d50:	2301      	movs	r3, #1
 8003d52:	e0f1      	b.n	8003f38 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003d5a:	2b01      	cmp	r3, #1
 8003d5c:	d101      	bne.n	8003d62 <HAL_I2C_Mem_Read+0x4e>
 8003d5e:	2302      	movs	r3, #2
 8003d60:	e0ea      	b.n	8003f38 <HAL_I2C_Mem_Read+0x224>
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	2201      	movs	r2, #1
 8003d66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003d6a:	f7ff fb1b 	bl	80033a4 <HAL_GetTick>
 8003d6e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003d70:	697b      	ldr	r3, [r7, #20]
 8003d72:	9300      	str	r3, [sp, #0]
 8003d74:	2319      	movs	r3, #25
 8003d76:	2201      	movs	r2, #1
 8003d78:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003d7c:	68f8      	ldr	r0, [r7, #12]
 8003d7e:	f000 f9af 	bl	80040e0 <I2C_WaitOnFlagUntilTimeout>
 8003d82:	4603      	mov	r3, r0
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d001      	beq.n	8003d8c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	e0d5      	b.n	8003f38 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	2222      	movs	r2, #34	@ 0x22
 8003d90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	2240      	movs	r2, #64	@ 0x40
 8003d98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	2200      	movs	r2, #0
 8003da0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	6a3a      	ldr	r2, [r7, #32]
 8003da6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003dac:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	2200      	movs	r2, #0
 8003db2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003db4:	88f8      	ldrh	r0, [r7, #6]
 8003db6:	893a      	ldrh	r2, [r7, #8]
 8003db8:	8979      	ldrh	r1, [r7, #10]
 8003dba:	697b      	ldr	r3, [r7, #20]
 8003dbc:	9301      	str	r3, [sp, #4]
 8003dbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dc0:	9300      	str	r3, [sp, #0]
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	68f8      	ldr	r0, [r7, #12]
 8003dc6:	f000 f913 	bl	8003ff0 <I2C_RequestMemoryRead>
 8003dca:	4603      	mov	r3, r0
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d005      	beq.n	8003ddc <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003dd8:	2301      	movs	r3, #1
 8003dda:	e0ad      	b.n	8003f38 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003de0:	b29b      	uxth	r3, r3
 8003de2:	2bff      	cmp	r3, #255	@ 0xff
 8003de4:	d90e      	bls.n	8003e04 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	2201      	movs	r2, #1
 8003dea:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003df0:	b2da      	uxtb	r2, r3
 8003df2:	8979      	ldrh	r1, [r7, #10]
 8003df4:	4b52      	ldr	r3, [pc, #328]	@ (8003f40 <HAL_I2C_Mem_Read+0x22c>)
 8003df6:	9300      	str	r3, [sp, #0]
 8003df8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003dfc:	68f8      	ldr	r0, [r7, #12]
 8003dfe:	f000 fb33 	bl	8004468 <I2C_TransferConfig>
 8003e02:	e00f      	b.n	8003e24 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e08:	b29a      	uxth	r2, r3
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e12:	b2da      	uxtb	r2, r3
 8003e14:	8979      	ldrh	r1, [r7, #10]
 8003e16:	4b4a      	ldr	r3, [pc, #296]	@ (8003f40 <HAL_I2C_Mem_Read+0x22c>)
 8003e18:	9300      	str	r3, [sp, #0]
 8003e1a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003e1e:	68f8      	ldr	r0, [r7, #12]
 8003e20:	f000 fb22 	bl	8004468 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003e24:	697b      	ldr	r3, [r7, #20]
 8003e26:	9300      	str	r3, [sp, #0]
 8003e28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	2104      	movs	r1, #4
 8003e2e:	68f8      	ldr	r0, [r7, #12]
 8003e30:	f000 f956 	bl	80040e0 <I2C_WaitOnFlagUntilTimeout>
 8003e34:	4603      	mov	r3, r0
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d001      	beq.n	8003e3e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	e07c      	b.n	8003f38 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e48:	b2d2      	uxtb	r2, r2
 8003e4a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e50:	1c5a      	adds	r2, r3, #1
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e5a:	3b01      	subs	r3, #1
 8003e5c:	b29a      	uxth	r2, r3
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e66:	b29b      	uxth	r3, r3
 8003e68:	3b01      	subs	r3, #1
 8003e6a:	b29a      	uxth	r2, r3
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e74:	b29b      	uxth	r3, r3
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d034      	beq.n	8003ee4 <HAL_I2C_Mem_Read+0x1d0>
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d130      	bne.n	8003ee4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003e82:	697b      	ldr	r3, [r7, #20]
 8003e84:	9300      	str	r3, [sp, #0]
 8003e86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e88:	2200      	movs	r2, #0
 8003e8a:	2180      	movs	r1, #128	@ 0x80
 8003e8c:	68f8      	ldr	r0, [r7, #12]
 8003e8e:	f000 f927 	bl	80040e0 <I2C_WaitOnFlagUntilTimeout>
 8003e92:	4603      	mov	r3, r0
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d001      	beq.n	8003e9c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003e98:	2301      	movs	r3, #1
 8003e9a:	e04d      	b.n	8003f38 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ea0:	b29b      	uxth	r3, r3
 8003ea2:	2bff      	cmp	r3, #255	@ 0xff
 8003ea4:	d90e      	bls.n	8003ec4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	2201      	movs	r2, #1
 8003eaa:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003eb0:	b2da      	uxtb	r2, r3
 8003eb2:	8979      	ldrh	r1, [r7, #10]
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	9300      	str	r3, [sp, #0]
 8003eb8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003ebc:	68f8      	ldr	r0, [r7, #12]
 8003ebe:	f000 fad3 	bl	8004468 <I2C_TransferConfig>
 8003ec2:	e00f      	b.n	8003ee4 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ec8:	b29a      	uxth	r2, r3
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ed2:	b2da      	uxtb	r2, r3
 8003ed4:	8979      	ldrh	r1, [r7, #10]
 8003ed6:	2300      	movs	r3, #0
 8003ed8:	9300      	str	r3, [sp, #0]
 8003eda:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003ede:	68f8      	ldr	r0, [r7, #12]
 8003ee0:	f000 fac2 	bl	8004468 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ee8:	b29b      	uxth	r3, r3
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d19a      	bne.n	8003e24 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003eee:	697a      	ldr	r2, [r7, #20]
 8003ef0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003ef2:	68f8      	ldr	r0, [r7, #12]
 8003ef4:	f000 f994 	bl	8004220 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003ef8:	4603      	mov	r3, r0
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d001      	beq.n	8003f02 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8003efe:	2301      	movs	r3, #1
 8003f00:	e01a      	b.n	8003f38 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	2220      	movs	r2, #32
 8003f08:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	6859      	ldr	r1, [r3, #4]
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681a      	ldr	r2, [r3, #0]
 8003f14:	4b0b      	ldr	r3, [pc, #44]	@ (8003f44 <HAL_I2C_Mem_Read+0x230>)
 8003f16:	400b      	ands	r3, r1
 8003f18:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	2220      	movs	r2, #32
 8003f1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	2200      	movs	r2, #0
 8003f26:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003f32:	2300      	movs	r3, #0
 8003f34:	e000      	b.n	8003f38 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8003f36:	2302      	movs	r3, #2
  }
}
 8003f38:	4618      	mov	r0, r3
 8003f3a:	3718      	adds	r7, #24
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	bd80      	pop	{r7, pc}
 8003f40:	80002400 	.word	0x80002400
 8003f44:	fe00e800 	.word	0xfe00e800

08003f48 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	b086      	sub	sp, #24
 8003f4c:	af02      	add	r7, sp, #8
 8003f4e:	60f8      	str	r0, [r7, #12]
 8003f50:	4608      	mov	r0, r1
 8003f52:	4611      	mov	r1, r2
 8003f54:	461a      	mov	r2, r3
 8003f56:	4603      	mov	r3, r0
 8003f58:	817b      	strh	r3, [r7, #10]
 8003f5a:	460b      	mov	r3, r1
 8003f5c:	813b      	strh	r3, [r7, #8]
 8003f5e:	4613      	mov	r3, r2
 8003f60:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003f62:	88fb      	ldrh	r3, [r7, #6]
 8003f64:	b2da      	uxtb	r2, r3
 8003f66:	8979      	ldrh	r1, [r7, #10]
 8003f68:	4b20      	ldr	r3, [pc, #128]	@ (8003fec <I2C_RequestMemoryWrite+0xa4>)
 8003f6a:	9300      	str	r3, [sp, #0]
 8003f6c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003f70:	68f8      	ldr	r0, [r7, #12]
 8003f72:	f000 fa79 	bl	8004468 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f76:	69fa      	ldr	r2, [r7, #28]
 8003f78:	69b9      	ldr	r1, [r7, #24]
 8003f7a:	68f8      	ldr	r0, [r7, #12]
 8003f7c:	f000 f909 	bl	8004192 <I2C_WaitOnTXISFlagUntilTimeout>
 8003f80:	4603      	mov	r3, r0
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d001      	beq.n	8003f8a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8003f86:	2301      	movs	r3, #1
 8003f88:	e02c      	b.n	8003fe4 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003f8a:	88fb      	ldrh	r3, [r7, #6]
 8003f8c:	2b01      	cmp	r3, #1
 8003f8e:	d105      	bne.n	8003f9c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003f90:	893b      	ldrh	r3, [r7, #8]
 8003f92:	b2da      	uxtb	r2, r3
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	629a      	str	r2, [r3, #40]	@ 0x28
 8003f9a:	e015      	b.n	8003fc8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003f9c:	893b      	ldrh	r3, [r7, #8]
 8003f9e:	0a1b      	lsrs	r3, r3, #8
 8003fa0:	b29b      	uxth	r3, r3
 8003fa2:	b2da      	uxtb	r2, r3
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003faa:	69fa      	ldr	r2, [r7, #28]
 8003fac:	69b9      	ldr	r1, [r7, #24]
 8003fae:	68f8      	ldr	r0, [r7, #12]
 8003fb0:	f000 f8ef 	bl	8004192 <I2C_WaitOnTXISFlagUntilTimeout>
 8003fb4:	4603      	mov	r3, r0
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d001      	beq.n	8003fbe <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8003fba:	2301      	movs	r3, #1
 8003fbc:	e012      	b.n	8003fe4 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003fbe:	893b      	ldrh	r3, [r7, #8]
 8003fc0:	b2da      	uxtb	r2, r3
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003fc8:	69fb      	ldr	r3, [r7, #28]
 8003fca:	9300      	str	r3, [sp, #0]
 8003fcc:	69bb      	ldr	r3, [r7, #24]
 8003fce:	2200      	movs	r2, #0
 8003fd0:	2180      	movs	r1, #128	@ 0x80
 8003fd2:	68f8      	ldr	r0, [r7, #12]
 8003fd4:	f000 f884 	bl	80040e0 <I2C_WaitOnFlagUntilTimeout>
 8003fd8:	4603      	mov	r3, r0
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d001      	beq.n	8003fe2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8003fde:	2301      	movs	r3, #1
 8003fe0:	e000      	b.n	8003fe4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8003fe2:	2300      	movs	r3, #0
}
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	3710      	adds	r7, #16
 8003fe8:	46bd      	mov	sp, r7
 8003fea:	bd80      	pop	{r7, pc}
 8003fec:	80002000 	.word	0x80002000

08003ff0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b086      	sub	sp, #24
 8003ff4:	af02      	add	r7, sp, #8
 8003ff6:	60f8      	str	r0, [r7, #12]
 8003ff8:	4608      	mov	r0, r1
 8003ffa:	4611      	mov	r1, r2
 8003ffc:	461a      	mov	r2, r3
 8003ffe:	4603      	mov	r3, r0
 8004000:	817b      	strh	r3, [r7, #10]
 8004002:	460b      	mov	r3, r1
 8004004:	813b      	strh	r3, [r7, #8]
 8004006:	4613      	mov	r3, r2
 8004008:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800400a:	88fb      	ldrh	r3, [r7, #6]
 800400c:	b2da      	uxtb	r2, r3
 800400e:	8979      	ldrh	r1, [r7, #10]
 8004010:	4b20      	ldr	r3, [pc, #128]	@ (8004094 <I2C_RequestMemoryRead+0xa4>)
 8004012:	9300      	str	r3, [sp, #0]
 8004014:	2300      	movs	r3, #0
 8004016:	68f8      	ldr	r0, [r7, #12]
 8004018:	f000 fa26 	bl	8004468 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800401c:	69fa      	ldr	r2, [r7, #28]
 800401e:	69b9      	ldr	r1, [r7, #24]
 8004020:	68f8      	ldr	r0, [r7, #12]
 8004022:	f000 f8b6 	bl	8004192 <I2C_WaitOnTXISFlagUntilTimeout>
 8004026:	4603      	mov	r3, r0
 8004028:	2b00      	cmp	r3, #0
 800402a:	d001      	beq.n	8004030 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800402c:	2301      	movs	r3, #1
 800402e:	e02c      	b.n	800408a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004030:	88fb      	ldrh	r3, [r7, #6]
 8004032:	2b01      	cmp	r3, #1
 8004034:	d105      	bne.n	8004042 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004036:	893b      	ldrh	r3, [r7, #8]
 8004038:	b2da      	uxtb	r2, r3
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	629a      	str	r2, [r3, #40]	@ 0x28
 8004040:	e015      	b.n	800406e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004042:	893b      	ldrh	r3, [r7, #8]
 8004044:	0a1b      	lsrs	r3, r3, #8
 8004046:	b29b      	uxth	r3, r3
 8004048:	b2da      	uxtb	r2, r3
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004050:	69fa      	ldr	r2, [r7, #28]
 8004052:	69b9      	ldr	r1, [r7, #24]
 8004054:	68f8      	ldr	r0, [r7, #12]
 8004056:	f000 f89c 	bl	8004192 <I2C_WaitOnTXISFlagUntilTimeout>
 800405a:	4603      	mov	r3, r0
 800405c:	2b00      	cmp	r3, #0
 800405e:	d001      	beq.n	8004064 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004060:	2301      	movs	r3, #1
 8004062:	e012      	b.n	800408a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004064:	893b      	ldrh	r3, [r7, #8]
 8004066:	b2da      	uxtb	r2, r3
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800406e:	69fb      	ldr	r3, [r7, #28]
 8004070:	9300      	str	r3, [sp, #0]
 8004072:	69bb      	ldr	r3, [r7, #24]
 8004074:	2200      	movs	r2, #0
 8004076:	2140      	movs	r1, #64	@ 0x40
 8004078:	68f8      	ldr	r0, [r7, #12]
 800407a:	f000 f831 	bl	80040e0 <I2C_WaitOnFlagUntilTimeout>
 800407e:	4603      	mov	r3, r0
 8004080:	2b00      	cmp	r3, #0
 8004082:	d001      	beq.n	8004088 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004084:	2301      	movs	r3, #1
 8004086:	e000      	b.n	800408a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004088:	2300      	movs	r3, #0
}
 800408a:	4618      	mov	r0, r3
 800408c:	3710      	adds	r7, #16
 800408e:	46bd      	mov	sp, r7
 8004090:	bd80      	pop	{r7, pc}
 8004092:	bf00      	nop
 8004094:	80002000 	.word	0x80002000

08004098 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004098:	b480      	push	{r7}
 800409a:	b083      	sub	sp, #12
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	699b      	ldr	r3, [r3, #24]
 80040a6:	f003 0302 	and.w	r3, r3, #2
 80040aa:	2b02      	cmp	r3, #2
 80040ac:	d103      	bne.n	80040b6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	2200      	movs	r2, #0
 80040b4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	699b      	ldr	r3, [r3, #24]
 80040bc:	f003 0301 	and.w	r3, r3, #1
 80040c0:	2b01      	cmp	r3, #1
 80040c2:	d007      	beq.n	80040d4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	699a      	ldr	r2, [r3, #24]
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f042 0201 	orr.w	r2, r2, #1
 80040d2:	619a      	str	r2, [r3, #24]
  }
}
 80040d4:	bf00      	nop
 80040d6:	370c      	adds	r7, #12
 80040d8:	46bd      	mov	sp, r7
 80040da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040de:	4770      	bx	lr

080040e0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b084      	sub	sp, #16
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	60f8      	str	r0, [r7, #12]
 80040e8:	60b9      	str	r1, [r7, #8]
 80040ea:	603b      	str	r3, [r7, #0]
 80040ec:	4613      	mov	r3, r2
 80040ee:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80040f0:	e03b      	b.n	800416a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80040f2:	69ba      	ldr	r2, [r7, #24]
 80040f4:	6839      	ldr	r1, [r7, #0]
 80040f6:	68f8      	ldr	r0, [r7, #12]
 80040f8:	f000 f8d6 	bl	80042a8 <I2C_IsErrorOccurred>
 80040fc:	4603      	mov	r3, r0
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d001      	beq.n	8004106 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8004102:	2301      	movs	r3, #1
 8004104:	e041      	b.n	800418a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004106:	683b      	ldr	r3, [r7, #0]
 8004108:	f1b3 3fff 	cmp.w	r3, #4294967295
 800410c:	d02d      	beq.n	800416a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800410e:	f7ff f949 	bl	80033a4 <HAL_GetTick>
 8004112:	4602      	mov	r2, r0
 8004114:	69bb      	ldr	r3, [r7, #24]
 8004116:	1ad3      	subs	r3, r2, r3
 8004118:	683a      	ldr	r2, [r7, #0]
 800411a:	429a      	cmp	r2, r3
 800411c:	d302      	bcc.n	8004124 <I2C_WaitOnFlagUntilTimeout+0x44>
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	2b00      	cmp	r3, #0
 8004122:	d122      	bne.n	800416a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	699a      	ldr	r2, [r3, #24]
 800412a:	68bb      	ldr	r3, [r7, #8]
 800412c:	4013      	ands	r3, r2
 800412e:	68ba      	ldr	r2, [r7, #8]
 8004130:	429a      	cmp	r2, r3
 8004132:	bf0c      	ite	eq
 8004134:	2301      	moveq	r3, #1
 8004136:	2300      	movne	r3, #0
 8004138:	b2db      	uxtb	r3, r3
 800413a:	461a      	mov	r2, r3
 800413c:	79fb      	ldrb	r3, [r7, #7]
 800413e:	429a      	cmp	r2, r3
 8004140:	d113      	bne.n	800416a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004146:	f043 0220 	orr.w	r2, r3, #32
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	2220      	movs	r2, #32
 8004152:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	2200      	movs	r2, #0
 800415a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	2200      	movs	r2, #0
 8004162:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8004166:	2301      	movs	r3, #1
 8004168:	e00f      	b.n	800418a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	699a      	ldr	r2, [r3, #24]
 8004170:	68bb      	ldr	r3, [r7, #8]
 8004172:	4013      	ands	r3, r2
 8004174:	68ba      	ldr	r2, [r7, #8]
 8004176:	429a      	cmp	r2, r3
 8004178:	bf0c      	ite	eq
 800417a:	2301      	moveq	r3, #1
 800417c:	2300      	movne	r3, #0
 800417e:	b2db      	uxtb	r3, r3
 8004180:	461a      	mov	r2, r3
 8004182:	79fb      	ldrb	r3, [r7, #7]
 8004184:	429a      	cmp	r2, r3
 8004186:	d0b4      	beq.n	80040f2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004188:	2300      	movs	r3, #0
}
 800418a:	4618      	mov	r0, r3
 800418c:	3710      	adds	r7, #16
 800418e:	46bd      	mov	sp, r7
 8004190:	bd80      	pop	{r7, pc}

08004192 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004192:	b580      	push	{r7, lr}
 8004194:	b084      	sub	sp, #16
 8004196:	af00      	add	r7, sp, #0
 8004198:	60f8      	str	r0, [r7, #12]
 800419a:	60b9      	str	r1, [r7, #8]
 800419c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800419e:	e033      	b.n	8004208 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80041a0:	687a      	ldr	r2, [r7, #4]
 80041a2:	68b9      	ldr	r1, [r7, #8]
 80041a4:	68f8      	ldr	r0, [r7, #12]
 80041a6:	f000 f87f 	bl	80042a8 <I2C_IsErrorOccurred>
 80041aa:	4603      	mov	r3, r0
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d001      	beq.n	80041b4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80041b0:	2301      	movs	r3, #1
 80041b2:	e031      	b.n	8004218 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041b4:	68bb      	ldr	r3, [r7, #8]
 80041b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041ba:	d025      	beq.n	8004208 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041bc:	f7ff f8f2 	bl	80033a4 <HAL_GetTick>
 80041c0:	4602      	mov	r2, r0
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	1ad3      	subs	r3, r2, r3
 80041c6:	68ba      	ldr	r2, [r7, #8]
 80041c8:	429a      	cmp	r2, r3
 80041ca:	d302      	bcc.n	80041d2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80041cc:	68bb      	ldr	r3, [r7, #8]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d11a      	bne.n	8004208 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	699b      	ldr	r3, [r3, #24]
 80041d8:	f003 0302 	and.w	r3, r3, #2
 80041dc:	2b02      	cmp	r3, #2
 80041de:	d013      	beq.n	8004208 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041e4:	f043 0220 	orr.w	r2, r3, #32
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	2220      	movs	r2, #32
 80041f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	2200      	movs	r2, #0
 80041f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	2200      	movs	r2, #0
 8004200:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004204:	2301      	movs	r3, #1
 8004206:	e007      	b.n	8004218 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	699b      	ldr	r3, [r3, #24]
 800420e:	f003 0302 	and.w	r3, r3, #2
 8004212:	2b02      	cmp	r3, #2
 8004214:	d1c4      	bne.n	80041a0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004216:	2300      	movs	r3, #0
}
 8004218:	4618      	mov	r0, r3
 800421a:	3710      	adds	r7, #16
 800421c:	46bd      	mov	sp, r7
 800421e:	bd80      	pop	{r7, pc}

08004220 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b084      	sub	sp, #16
 8004224:	af00      	add	r7, sp, #0
 8004226:	60f8      	str	r0, [r7, #12]
 8004228:	60b9      	str	r1, [r7, #8]
 800422a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800422c:	e02f      	b.n	800428e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800422e:	687a      	ldr	r2, [r7, #4]
 8004230:	68b9      	ldr	r1, [r7, #8]
 8004232:	68f8      	ldr	r0, [r7, #12]
 8004234:	f000 f838 	bl	80042a8 <I2C_IsErrorOccurred>
 8004238:	4603      	mov	r3, r0
 800423a:	2b00      	cmp	r3, #0
 800423c:	d001      	beq.n	8004242 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800423e:	2301      	movs	r3, #1
 8004240:	e02d      	b.n	800429e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004242:	f7ff f8af 	bl	80033a4 <HAL_GetTick>
 8004246:	4602      	mov	r2, r0
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	1ad3      	subs	r3, r2, r3
 800424c:	68ba      	ldr	r2, [r7, #8]
 800424e:	429a      	cmp	r2, r3
 8004250:	d302      	bcc.n	8004258 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004252:	68bb      	ldr	r3, [r7, #8]
 8004254:	2b00      	cmp	r3, #0
 8004256:	d11a      	bne.n	800428e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	699b      	ldr	r3, [r3, #24]
 800425e:	f003 0320 	and.w	r3, r3, #32
 8004262:	2b20      	cmp	r3, #32
 8004264:	d013      	beq.n	800428e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800426a:	f043 0220 	orr.w	r2, r3, #32
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	2220      	movs	r2, #32
 8004276:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	2200      	movs	r2, #0
 800427e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	2200      	movs	r2, #0
 8004286:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800428a:	2301      	movs	r3, #1
 800428c:	e007      	b.n	800429e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	699b      	ldr	r3, [r3, #24]
 8004294:	f003 0320 	and.w	r3, r3, #32
 8004298:	2b20      	cmp	r3, #32
 800429a:	d1c8      	bne.n	800422e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800429c:	2300      	movs	r3, #0
}
 800429e:	4618      	mov	r0, r3
 80042a0:	3710      	adds	r7, #16
 80042a2:	46bd      	mov	sp, r7
 80042a4:	bd80      	pop	{r7, pc}
	...

080042a8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b08a      	sub	sp, #40	@ 0x28
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	60f8      	str	r0, [r7, #12]
 80042b0:	60b9      	str	r1, [r7, #8]
 80042b2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80042b4:	2300      	movs	r3, #0
 80042b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	699b      	ldr	r3, [r3, #24]
 80042c0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80042c2:	2300      	movs	r3, #0
 80042c4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80042ca:	69bb      	ldr	r3, [r7, #24]
 80042cc:	f003 0310 	and.w	r3, r3, #16
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d068      	beq.n	80043a6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	2210      	movs	r2, #16
 80042da:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80042dc:	e049      	b.n	8004372 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80042de:	68bb      	ldr	r3, [r7, #8]
 80042e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042e4:	d045      	beq.n	8004372 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80042e6:	f7ff f85d 	bl	80033a4 <HAL_GetTick>
 80042ea:	4602      	mov	r2, r0
 80042ec:	69fb      	ldr	r3, [r7, #28]
 80042ee:	1ad3      	subs	r3, r2, r3
 80042f0:	68ba      	ldr	r2, [r7, #8]
 80042f2:	429a      	cmp	r2, r3
 80042f4:	d302      	bcc.n	80042fc <I2C_IsErrorOccurred+0x54>
 80042f6:	68bb      	ldr	r3, [r7, #8]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d13a      	bne.n	8004372 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	685b      	ldr	r3, [r3, #4]
 8004302:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004306:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800430e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	699b      	ldr	r3, [r3, #24]
 8004316:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800431a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800431e:	d121      	bne.n	8004364 <I2C_IsErrorOccurred+0xbc>
 8004320:	697b      	ldr	r3, [r7, #20]
 8004322:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004326:	d01d      	beq.n	8004364 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004328:	7cfb      	ldrb	r3, [r7, #19]
 800432a:	2b20      	cmp	r3, #32
 800432c:	d01a      	beq.n	8004364 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	685a      	ldr	r2, [r3, #4]
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800433c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800433e:	f7ff f831 	bl	80033a4 <HAL_GetTick>
 8004342:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004344:	e00e      	b.n	8004364 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004346:	f7ff f82d 	bl	80033a4 <HAL_GetTick>
 800434a:	4602      	mov	r2, r0
 800434c:	69fb      	ldr	r3, [r7, #28]
 800434e:	1ad3      	subs	r3, r2, r3
 8004350:	2b19      	cmp	r3, #25
 8004352:	d907      	bls.n	8004364 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004354:	6a3b      	ldr	r3, [r7, #32]
 8004356:	f043 0320 	orr.w	r3, r3, #32
 800435a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800435c:	2301      	movs	r3, #1
 800435e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8004362:	e006      	b.n	8004372 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	699b      	ldr	r3, [r3, #24]
 800436a:	f003 0320 	and.w	r3, r3, #32
 800436e:	2b20      	cmp	r3, #32
 8004370:	d1e9      	bne.n	8004346 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	699b      	ldr	r3, [r3, #24]
 8004378:	f003 0320 	and.w	r3, r3, #32
 800437c:	2b20      	cmp	r3, #32
 800437e:	d003      	beq.n	8004388 <I2C_IsErrorOccurred+0xe0>
 8004380:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004384:	2b00      	cmp	r3, #0
 8004386:	d0aa      	beq.n	80042de <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004388:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800438c:	2b00      	cmp	r3, #0
 800438e:	d103      	bne.n	8004398 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	2220      	movs	r2, #32
 8004396:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004398:	6a3b      	ldr	r3, [r7, #32]
 800439a:	f043 0304 	orr.w	r3, r3, #4
 800439e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80043a0:	2301      	movs	r3, #1
 80043a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	699b      	ldr	r3, [r3, #24]
 80043ac:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80043ae:	69bb      	ldr	r3, [r7, #24]
 80043b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d00b      	beq.n	80043d0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80043b8:	6a3b      	ldr	r3, [r7, #32]
 80043ba:	f043 0301 	orr.w	r3, r3, #1
 80043be:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80043c8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80043ca:	2301      	movs	r3, #1
 80043cc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80043d0:	69bb      	ldr	r3, [r7, #24]
 80043d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d00b      	beq.n	80043f2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80043da:	6a3b      	ldr	r3, [r7, #32]
 80043dc:	f043 0308 	orr.w	r3, r3, #8
 80043e0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80043ea:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80043ec:	2301      	movs	r3, #1
 80043ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80043f2:	69bb      	ldr	r3, [r7, #24]
 80043f4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d00b      	beq.n	8004414 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80043fc:	6a3b      	ldr	r3, [r7, #32]
 80043fe:	f043 0302 	orr.w	r3, r3, #2
 8004402:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800440c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800440e:	2301      	movs	r3, #1
 8004410:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8004414:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004418:	2b00      	cmp	r3, #0
 800441a:	d01c      	beq.n	8004456 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800441c:	68f8      	ldr	r0, [r7, #12]
 800441e:	f7ff fe3b 	bl	8004098 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	6859      	ldr	r1, [r3, #4]
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681a      	ldr	r2, [r3, #0]
 800442c:	4b0d      	ldr	r3, [pc, #52]	@ (8004464 <I2C_IsErrorOccurred+0x1bc>)
 800442e:	400b      	ands	r3, r1
 8004430:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004436:	6a3b      	ldr	r3, [r7, #32]
 8004438:	431a      	orrs	r2, r3
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	2220      	movs	r2, #32
 8004442:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	2200      	movs	r2, #0
 800444a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	2200      	movs	r2, #0
 8004452:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8004456:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800445a:	4618      	mov	r0, r3
 800445c:	3728      	adds	r7, #40	@ 0x28
 800445e:	46bd      	mov	sp, r7
 8004460:	bd80      	pop	{r7, pc}
 8004462:	bf00      	nop
 8004464:	fe00e800 	.word	0xfe00e800

08004468 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004468:	b480      	push	{r7}
 800446a:	b087      	sub	sp, #28
 800446c:	af00      	add	r7, sp, #0
 800446e:	60f8      	str	r0, [r7, #12]
 8004470:	607b      	str	r3, [r7, #4]
 8004472:	460b      	mov	r3, r1
 8004474:	817b      	strh	r3, [r7, #10]
 8004476:	4613      	mov	r3, r2
 8004478:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800447a:	897b      	ldrh	r3, [r7, #10]
 800447c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004480:	7a7b      	ldrb	r3, [r7, #9]
 8004482:	041b      	lsls	r3, r3, #16
 8004484:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004488:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800448e:	6a3b      	ldr	r3, [r7, #32]
 8004490:	4313      	orrs	r3, r2
 8004492:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004496:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	685a      	ldr	r2, [r3, #4]
 800449e:	6a3b      	ldr	r3, [r7, #32]
 80044a0:	0d5b      	lsrs	r3, r3, #21
 80044a2:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80044a6:	4b08      	ldr	r3, [pc, #32]	@ (80044c8 <I2C_TransferConfig+0x60>)
 80044a8:	430b      	orrs	r3, r1
 80044aa:	43db      	mvns	r3, r3
 80044ac:	ea02 0103 	and.w	r1, r2, r3
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	697a      	ldr	r2, [r7, #20]
 80044b6:	430a      	orrs	r2, r1
 80044b8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80044ba:	bf00      	nop
 80044bc:	371c      	adds	r7, #28
 80044be:	46bd      	mov	sp, r7
 80044c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c4:	4770      	bx	lr
 80044c6:	bf00      	nop
 80044c8:	03ff63ff 	.word	0x03ff63ff

080044cc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80044cc:	b480      	push	{r7}
 80044ce:	b083      	sub	sp, #12
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
 80044d4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044dc:	b2db      	uxtb	r3, r3
 80044de:	2b20      	cmp	r3, #32
 80044e0:	d138      	bne.n	8004554 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80044e8:	2b01      	cmp	r3, #1
 80044ea:	d101      	bne.n	80044f0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80044ec:	2302      	movs	r3, #2
 80044ee:	e032      	b.n	8004556 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2201      	movs	r2, #1
 80044f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2224      	movs	r2, #36	@ 0x24
 80044fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	681a      	ldr	r2, [r3, #0]
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f022 0201 	bic.w	r2, r2, #1
 800450e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	681a      	ldr	r2, [r3, #0]
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800451e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	6819      	ldr	r1, [r3, #0]
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	683a      	ldr	r2, [r7, #0]
 800452c:	430a      	orrs	r2, r1
 800452e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	681a      	ldr	r2, [r3, #0]
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f042 0201 	orr.w	r2, r2, #1
 800453e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2220      	movs	r2, #32
 8004544:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2200      	movs	r2, #0
 800454c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004550:	2300      	movs	r3, #0
 8004552:	e000      	b.n	8004556 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004554:	2302      	movs	r3, #2
  }
}
 8004556:	4618      	mov	r0, r3
 8004558:	370c      	adds	r7, #12
 800455a:	46bd      	mov	sp, r7
 800455c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004560:	4770      	bx	lr

08004562 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004562:	b480      	push	{r7}
 8004564:	b085      	sub	sp, #20
 8004566:	af00      	add	r7, sp, #0
 8004568:	6078      	str	r0, [r7, #4]
 800456a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004572:	b2db      	uxtb	r3, r3
 8004574:	2b20      	cmp	r3, #32
 8004576:	d139      	bne.n	80045ec <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800457e:	2b01      	cmp	r3, #1
 8004580:	d101      	bne.n	8004586 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004582:	2302      	movs	r3, #2
 8004584:	e033      	b.n	80045ee <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2201      	movs	r2, #1
 800458a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	2224      	movs	r2, #36	@ 0x24
 8004592:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	681a      	ldr	r2, [r3, #0]
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f022 0201 	bic.w	r2, r2, #1
 80045a4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80045b4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	021b      	lsls	r3, r3, #8
 80045ba:	68fa      	ldr	r2, [r7, #12]
 80045bc:	4313      	orrs	r3, r2
 80045be:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	68fa      	ldr	r2, [r7, #12]
 80045c6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	681a      	ldr	r2, [r3, #0]
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f042 0201 	orr.w	r2, r2, #1
 80045d6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2220      	movs	r2, #32
 80045dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2200      	movs	r2, #0
 80045e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80045e8:	2300      	movs	r3, #0
 80045ea:	e000      	b.n	80045ee <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80045ec:	2302      	movs	r3, #2
  }
}
 80045ee:	4618      	mov	r0, r3
 80045f0:	3714      	adds	r7, #20
 80045f2:	46bd      	mov	sp, r7
 80045f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f8:	4770      	bx	lr
	...

080045fc <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80045fc:	b480      	push	{r7}
 80045fe:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004600:	4b05      	ldr	r3, [pc, #20]	@ (8004618 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	4a04      	ldr	r2, [pc, #16]	@ (8004618 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004606:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800460a:	6013      	str	r3, [r2, #0]
}
 800460c:	bf00      	nop
 800460e:	46bd      	mov	sp, r7
 8004610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004614:	4770      	bx	lr
 8004616:	bf00      	nop
 8004618:	40007000 	.word	0x40007000

0800461c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b082      	sub	sp, #8
 8004620:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8004622:	2300      	movs	r3, #0
 8004624:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004626:	4b23      	ldr	r3, [pc, #140]	@ (80046b4 <HAL_PWREx_EnableOverDrive+0x98>)
 8004628:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800462a:	4a22      	ldr	r2, [pc, #136]	@ (80046b4 <HAL_PWREx_EnableOverDrive+0x98>)
 800462c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004630:	6413      	str	r3, [r2, #64]	@ 0x40
 8004632:	4b20      	ldr	r3, [pc, #128]	@ (80046b4 <HAL_PWREx_EnableOverDrive+0x98>)
 8004634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004636:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800463a:	603b      	str	r3, [r7, #0]
 800463c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800463e:	4b1e      	ldr	r3, [pc, #120]	@ (80046b8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	4a1d      	ldr	r2, [pc, #116]	@ (80046b8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004644:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004648:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800464a:	f7fe feab 	bl	80033a4 <HAL_GetTick>
 800464e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004650:	e009      	b.n	8004666 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004652:	f7fe fea7 	bl	80033a4 <HAL_GetTick>
 8004656:	4602      	mov	r2, r0
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	1ad3      	subs	r3, r2, r3
 800465c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004660:	d901      	bls.n	8004666 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8004662:	2303      	movs	r3, #3
 8004664:	e022      	b.n	80046ac <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004666:	4b14      	ldr	r3, [pc, #80]	@ (80046b8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004668:	685b      	ldr	r3, [r3, #4]
 800466a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800466e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004672:	d1ee      	bne.n	8004652 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004674:	4b10      	ldr	r3, [pc, #64]	@ (80046b8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	4a0f      	ldr	r2, [pc, #60]	@ (80046b8 <HAL_PWREx_EnableOverDrive+0x9c>)
 800467a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800467e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004680:	f7fe fe90 	bl	80033a4 <HAL_GetTick>
 8004684:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004686:	e009      	b.n	800469c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004688:	f7fe fe8c 	bl	80033a4 <HAL_GetTick>
 800468c:	4602      	mov	r2, r0
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	1ad3      	subs	r3, r2, r3
 8004692:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004696:	d901      	bls.n	800469c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8004698:	2303      	movs	r3, #3
 800469a:	e007      	b.n	80046ac <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800469c:	4b06      	ldr	r3, [pc, #24]	@ (80046b8 <HAL_PWREx_EnableOverDrive+0x9c>)
 800469e:	685b      	ldr	r3, [r3, #4]
 80046a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046a4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80046a8:	d1ee      	bne.n	8004688 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80046aa:	2300      	movs	r3, #0
}
 80046ac:	4618      	mov	r0, r3
 80046ae:	3708      	adds	r7, #8
 80046b0:	46bd      	mov	sp, r7
 80046b2:	bd80      	pop	{r7, pc}
 80046b4:	40023800 	.word	0x40023800
 80046b8:	40007000 	.word	0x40007000

080046bc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b086      	sub	sp, #24
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80046c4:	2300      	movs	r3, #0
 80046c6:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d101      	bne.n	80046d2 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80046ce:	2301      	movs	r3, #1
 80046d0:	e291      	b.n	8004bf6 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f003 0301 	and.w	r3, r3, #1
 80046da:	2b00      	cmp	r3, #0
 80046dc:	f000 8087 	beq.w	80047ee <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80046e0:	4b96      	ldr	r3, [pc, #600]	@ (800493c <HAL_RCC_OscConfig+0x280>)
 80046e2:	689b      	ldr	r3, [r3, #8]
 80046e4:	f003 030c 	and.w	r3, r3, #12
 80046e8:	2b04      	cmp	r3, #4
 80046ea:	d00c      	beq.n	8004706 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80046ec:	4b93      	ldr	r3, [pc, #588]	@ (800493c <HAL_RCC_OscConfig+0x280>)
 80046ee:	689b      	ldr	r3, [r3, #8]
 80046f0:	f003 030c 	and.w	r3, r3, #12
 80046f4:	2b08      	cmp	r3, #8
 80046f6:	d112      	bne.n	800471e <HAL_RCC_OscConfig+0x62>
 80046f8:	4b90      	ldr	r3, [pc, #576]	@ (800493c <HAL_RCC_OscConfig+0x280>)
 80046fa:	685b      	ldr	r3, [r3, #4]
 80046fc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004700:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004704:	d10b      	bne.n	800471e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004706:	4b8d      	ldr	r3, [pc, #564]	@ (800493c <HAL_RCC_OscConfig+0x280>)
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800470e:	2b00      	cmp	r3, #0
 8004710:	d06c      	beq.n	80047ec <HAL_RCC_OscConfig+0x130>
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	685b      	ldr	r3, [r3, #4]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d168      	bne.n	80047ec <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800471a:	2301      	movs	r3, #1
 800471c:	e26b      	b.n	8004bf6 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	685b      	ldr	r3, [r3, #4]
 8004722:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004726:	d106      	bne.n	8004736 <HAL_RCC_OscConfig+0x7a>
 8004728:	4b84      	ldr	r3, [pc, #528]	@ (800493c <HAL_RCC_OscConfig+0x280>)
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	4a83      	ldr	r2, [pc, #524]	@ (800493c <HAL_RCC_OscConfig+0x280>)
 800472e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004732:	6013      	str	r3, [r2, #0]
 8004734:	e02e      	b.n	8004794 <HAL_RCC_OscConfig+0xd8>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	685b      	ldr	r3, [r3, #4]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d10c      	bne.n	8004758 <HAL_RCC_OscConfig+0x9c>
 800473e:	4b7f      	ldr	r3, [pc, #508]	@ (800493c <HAL_RCC_OscConfig+0x280>)
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	4a7e      	ldr	r2, [pc, #504]	@ (800493c <HAL_RCC_OscConfig+0x280>)
 8004744:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004748:	6013      	str	r3, [r2, #0]
 800474a:	4b7c      	ldr	r3, [pc, #496]	@ (800493c <HAL_RCC_OscConfig+0x280>)
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	4a7b      	ldr	r2, [pc, #492]	@ (800493c <HAL_RCC_OscConfig+0x280>)
 8004750:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004754:	6013      	str	r3, [r2, #0]
 8004756:	e01d      	b.n	8004794 <HAL_RCC_OscConfig+0xd8>
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	685b      	ldr	r3, [r3, #4]
 800475c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004760:	d10c      	bne.n	800477c <HAL_RCC_OscConfig+0xc0>
 8004762:	4b76      	ldr	r3, [pc, #472]	@ (800493c <HAL_RCC_OscConfig+0x280>)
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	4a75      	ldr	r2, [pc, #468]	@ (800493c <HAL_RCC_OscConfig+0x280>)
 8004768:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800476c:	6013      	str	r3, [r2, #0]
 800476e:	4b73      	ldr	r3, [pc, #460]	@ (800493c <HAL_RCC_OscConfig+0x280>)
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	4a72      	ldr	r2, [pc, #456]	@ (800493c <HAL_RCC_OscConfig+0x280>)
 8004774:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004778:	6013      	str	r3, [r2, #0]
 800477a:	e00b      	b.n	8004794 <HAL_RCC_OscConfig+0xd8>
 800477c:	4b6f      	ldr	r3, [pc, #444]	@ (800493c <HAL_RCC_OscConfig+0x280>)
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	4a6e      	ldr	r2, [pc, #440]	@ (800493c <HAL_RCC_OscConfig+0x280>)
 8004782:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004786:	6013      	str	r3, [r2, #0]
 8004788:	4b6c      	ldr	r3, [pc, #432]	@ (800493c <HAL_RCC_OscConfig+0x280>)
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	4a6b      	ldr	r2, [pc, #428]	@ (800493c <HAL_RCC_OscConfig+0x280>)
 800478e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004792:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	685b      	ldr	r3, [r3, #4]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d013      	beq.n	80047c4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800479c:	f7fe fe02 	bl	80033a4 <HAL_GetTick>
 80047a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047a2:	e008      	b.n	80047b6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80047a4:	f7fe fdfe 	bl	80033a4 <HAL_GetTick>
 80047a8:	4602      	mov	r2, r0
 80047aa:	693b      	ldr	r3, [r7, #16]
 80047ac:	1ad3      	subs	r3, r2, r3
 80047ae:	2b64      	cmp	r3, #100	@ 0x64
 80047b0:	d901      	bls.n	80047b6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80047b2:	2303      	movs	r3, #3
 80047b4:	e21f      	b.n	8004bf6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047b6:	4b61      	ldr	r3, [pc, #388]	@ (800493c <HAL_RCC_OscConfig+0x280>)
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d0f0      	beq.n	80047a4 <HAL_RCC_OscConfig+0xe8>
 80047c2:	e014      	b.n	80047ee <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047c4:	f7fe fdee 	bl	80033a4 <HAL_GetTick>
 80047c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80047ca:	e008      	b.n	80047de <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80047cc:	f7fe fdea 	bl	80033a4 <HAL_GetTick>
 80047d0:	4602      	mov	r2, r0
 80047d2:	693b      	ldr	r3, [r7, #16]
 80047d4:	1ad3      	subs	r3, r2, r3
 80047d6:	2b64      	cmp	r3, #100	@ 0x64
 80047d8:	d901      	bls.n	80047de <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80047da:	2303      	movs	r3, #3
 80047dc:	e20b      	b.n	8004bf6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80047de:	4b57      	ldr	r3, [pc, #348]	@ (800493c <HAL_RCC_OscConfig+0x280>)
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d1f0      	bne.n	80047cc <HAL_RCC_OscConfig+0x110>
 80047ea:	e000      	b.n	80047ee <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f003 0302 	and.w	r3, r3, #2
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d069      	beq.n	80048ce <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80047fa:	4b50      	ldr	r3, [pc, #320]	@ (800493c <HAL_RCC_OscConfig+0x280>)
 80047fc:	689b      	ldr	r3, [r3, #8]
 80047fe:	f003 030c 	and.w	r3, r3, #12
 8004802:	2b00      	cmp	r3, #0
 8004804:	d00b      	beq.n	800481e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004806:	4b4d      	ldr	r3, [pc, #308]	@ (800493c <HAL_RCC_OscConfig+0x280>)
 8004808:	689b      	ldr	r3, [r3, #8]
 800480a:	f003 030c 	and.w	r3, r3, #12
 800480e:	2b08      	cmp	r3, #8
 8004810:	d11c      	bne.n	800484c <HAL_RCC_OscConfig+0x190>
 8004812:	4b4a      	ldr	r3, [pc, #296]	@ (800493c <HAL_RCC_OscConfig+0x280>)
 8004814:	685b      	ldr	r3, [r3, #4]
 8004816:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800481a:	2b00      	cmp	r3, #0
 800481c:	d116      	bne.n	800484c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800481e:	4b47      	ldr	r3, [pc, #284]	@ (800493c <HAL_RCC_OscConfig+0x280>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f003 0302 	and.w	r3, r3, #2
 8004826:	2b00      	cmp	r3, #0
 8004828:	d005      	beq.n	8004836 <HAL_RCC_OscConfig+0x17a>
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	68db      	ldr	r3, [r3, #12]
 800482e:	2b01      	cmp	r3, #1
 8004830:	d001      	beq.n	8004836 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004832:	2301      	movs	r3, #1
 8004834:	e1df      	b.n	8004bf6 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004836:	4b41      	ldr	r3, [pc, #260]	@ (800493c <HAL_RCC_OscConfig+0x280>)
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	691b      	ldr	r3, [r3, #16]
 8004842:	00db      	lsls	r3, r3, #3
 8004844:	493d      	ldr	r1, [pc, #244]	@ (800493c <HAL_RCC_OscConfig+0x280>)
 8004846:	4313      	orrs	r3, r2
 8004848:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800484a:	e040      	b.n	80048ce <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	68db      	ldr	r3, [r3, #12]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d023      	beq.n	800489c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004854:	4b39      	ldr	r3, [pc, #228]	@ (800493c <HAL_RCC_OscConfig+0x280>)
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	4a38      	ldr	r2, [pc, #224]	@ (800493c <HAL_RCC_OscConfig+0x280>)
 800485a:	f043 0301 	orr.w	r3, r3, #1
 800485e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004860:	f7fe fda0 	bl	80033a4 <HAL_GetTick>
 8004864:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004866:	e008      	b.n	800487a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004868:	f7fe fd9c 	bl	80033a4 <HAL_GetTick>
 800486c:	4602      	mov	r2, r0
 800486e:	693b      	ldr	r3, [r7, #16]
 8004870:	1ad3      	subs	r3, r2, r3
 8004872:	2b02      	cmp	r3, #2
 8004874:	d901      	bls.n	800487a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8004876:	2303      	movs	r3, #3
 8004878:	e1bd      	b.n	8004bf6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800487a:	4b30      	ldr	r3, [pc, #192]	@ (800493c <HAL_RCC_OscConfig+0x280>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f003 0302 	and.w	r3, r3, #2
 8004882:	2b00      	cmp	r3, #0
 8004884:	d0f0      	beq.n	8004868 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004886:	4b2d      	ldr	r3, [pc, #180]	@ (800493c <HAL_RCC_OscConfig+0x280>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	691b      	ldr	r3, [r3, #16]
 8004892:	00db      	lsls	r3, r3, #3
 8004894:	4929      	ldr	r1, [pc, #164]	@ (800493c <HAL_RCC_OscConfig+0x280>)
 8004896:	4313      	orrs	r3, r2
 8004898:	600b      	str	r3, [r1, #0]
 800489a:	e018      	b.n	80048ce <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800489c:	4b27      	ldr	r3, [pc, #156]	@ (800493c <HAL_RCC_OscConfig+0x280>)
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	4a26      	ldr	r2, [pc, #152]	@ (800493c <HAL_RCC_OscConfig+0x280>)
 80048a2:	f023 0301 	bic.w	r3, r3, #1
 80048a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048a8:	f7fe fd7c 	bl	80033a4 <HAL_GetTick>
 80048ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80048ae:	e008      	b.n	80048c2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80048b0:	f7fe fd78 	bl	80033a4 <HAL_GetTick>
 80048b4:	4602      	mov	r2, r0
 80048b6:	693b      	ldr	r3, [r7, #16]
 80048b8:	1ad3      	subs	r3, r2, r3
 80048ba:	2b02      	cmp	r3, #2
 80048bc:	d901      	bls.n	80048c2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80048be:	2303      	movs	r3, #3
 80048c0:	e199      	b.n	8004bf6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80048c2:	4b1e      	ldr	r3, [pc, #120]	@ (800493c <HAL_RCC_OscConfig+0x280>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f003 0302 	and.w	r3, r3, #2
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d1f0      	bne.n	80048b0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f003 0308 	and.w	r3, r3, #8
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d038      	beq.n	800494c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	695b      	ldr	r3, [r3, #20]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d019      	beq.n	8004916 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80048e2:	4b16      	ldr	r3, [pc, #88]	@ (800493c <HAL_RCC_OscConfig+0x280>)
 80048e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80048e6:	4a15      	ldr	r2, [pc, #84]	@ (800493c <HAL_RCC_OscConfig+0x280>)
 80048e8:	f043 0301 	orr.w	r3, r3, #1
 80048ec:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048ee:	f7fe fd59 	bl	80033a4 <HAL_GetTick>
 80048f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80048f4:	e008      	b.n	8004908 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80048f6:	f7fe fd55 	bl	80033a4 <HAL_GetTick>
 80048fa:	4602      	mov	r2, r0
 80048fc:	693b      	ldr	r3, [r7, #16]
 80048fe:	1ad3      	subs	r3, r2, r3
 8004900:	2b02      	cmp	r3, #2
 8004902:	d901      	bls.n	8004908 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004904:	2303      	movs	r3, #3
 8004906:	e176      	b.n	8004bf6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004908:	4b0c      	ldr	r3, [pc, #48]	@ (800493c <HAL_RCC_OscConfig+0x280>)
 800490a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800490c:	f003 0302 	and.w	r3, r3, #2
 8004910:	2b00      	cmp	r3, #0
 8004912:	d0f0      	beq.n	80048f6 <HAL_RCC_OscConfig+0x23a>
 8004914:	e01a      	b.n	800494c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004916:	4b09      	ldr	r3, [pc, #36]	@ (800493c <HAL_RCC_OscConfig+0x280>)
 8004918:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800491a:	4a08      	ldr	r2, [pc, #32]	@ (800493c <HAL_RCC_OscConfig+0x280>)
 800491c:	f023 0301 	bic.w	r3, r3, #1
 8004920:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004922:	f7fe fd3f 	bl	80033a4 <HAL_GetTick>
 8004926:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004928:	e00a      	b.n	8004940 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800492a:	f7fe fd3b 	bl	80033a4 <HAL_GetTick>
 800492e:	4602      	mov	r2, r0
 8004930:	693b      	ldr	r3, [r7, #16]
 8004932:	1ad3      	subs	r3, r2, r3
 8004934:	2b02      	cmp	r3, #2
 8004936:	d903      	bls.n	8004940 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004938:	2303      	movs	r3, #3
 800493a:	e15c      	b.n	8004bf6 <HAL_RCC_OscConfig+0x53a>
 800493c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004940:	4b91      	ldr	r3, [pc, #580]	@ (8004b88 <HAL_RCC_OscConfig+0x4cc>)
 8004942:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004944:	f003 0302 	and.w	r3, r3, #2
 8004948:	2b00      	cmp	r3, #0
 800494a:	d1ee      	bne.n	800492a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f003 0304 	and.w	r3, r3, #4
 8004954:	2b00      	cmp	r3, #0
 8004956:	f000 80a4 	beq.w	8004aa2 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800495a:	4b8b      	ldr	r3, [pc, #556]	@ (8004b88 <HAL_RCC_OscConfig+0x4cc>)
 800495c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800495e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004962:	2b00      	cmp	r3, #0
 8004964:	d10d      	bne.n	8004982 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8004966:	4b88      	ldr	r3, [pc, #544]	@ (8004b88 <HAL_RCC_OscConfig+0x4cc>)
 8004968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800496a:	4a87      	ldr	r2, [pc, #540]	@ (8004b88 <HAL_RCC_OscConfig+0x4cc>)
 800496c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004970:	6413      	str	r3, [r2, #64]	@ 0x40
 8004972:	4b85      	ldr	r3, [pc, #532]	@ (8004b88 <HAL_RCC_OscConfig+0x4cc>)
 8004974:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004976:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800497a:	60bb      	str	r3, [r7, #8]
 800497c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800497e:	2301      	movs	r3, #1
 8004980:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004982:	4b82      	ldr	r3, [pc, #520]	@ (8004b8c <HAL_RCC_OscConfig+0x4d0>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800498a:	2b00      	cmp	r3, #0
 800498c:	d118      	bne.n	80049c0 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800498e:	4b7f      	ldr	r3, [pc, #508]	@ (8004b8c <HAL_RCC_OscConfig+0x4d0>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	4a7e      	ldr	r2, [pc, #504]	@ (8004b8c <HAL_RCC_OscConfig+0x4d0>)
 8004994:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004998:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800499a:	f7fe fd03 	bl	80033a4 <HAL_GetTick>
 800499e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80049a0:	e008      	b.n	80049b4 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049a2:	f7fe fcff 	bl	80033a4 <HAL_GetTick>
 80049a6:	4602      	mov	r2, r0
 80049a8:	693b      	ldr	r3, [r7, #16]
 80049aa:	1ad3      	subs	r3, r2, r3
 80049ac:	2b64      	cmp	r3, #100	@ 0x64
 80049ae:	d901      	bls.n	80049b4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80049b0:	2303      	movs	r3, #3
 80049b2:	e120      	b.n	8004bf6 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80049b4:	4b75      	ldr	r3, [pc, #468]	@ (8004b8c <HAL_RCC_OscConfig+0x4d0>)
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d0f0      	beq.n	80049a2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	689b      	ldr	r3, [r3, #8]
 80049c4:	2b01      	cmp	r3, #1
 80049c6:	d106      	bne.n	80049d6 <HAL_RCC_OscConfig+0x31a>
 80049c8:	4b6f      	ldr	r3, [pc, #444]	@ (8004b88 <HAL_RCC_OscConfig+0x4cc>)
 80049ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049cc:	4a6e      	ldr	r2, [pc, #440]	@ (8004b88 <HAL_RCC_OscConfig+0x4cc>)
 80049ce:	f043 0301 	orr.w	r3, r3, #1
 80049d2:	6713      	str	r3, [r2, #112]	@ 0x70
 80049d4:	e02d      	b.n	8004a32 <HAL_RCC_OscConfig+0x376>
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	689b      	ldr	r3, [r3, #8]
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d10c      	bne.n	80049f8 <HAL_RCC_OscConfig+0x33c>
 80049de:	4b6a      	ldr	r3, [pc, #424]	@ (8004b88 <HAL_RCC_OscConfig+0x4cc>)
 80049e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049e2:	4a69      	ldr	r2, [pc, #420]	@ (8004b88 <HAL_RCC_OscConfig+0x4cc>)
 80049e4:	f023 0301 	bic.w	r3, r3, #1
 80049e8:	6713      	str	r3, [r2, #112]	@ 0x70
 80049ea:	4b67      	ldr	r3, [pc, #412]	@ (8004b88 <HAL_RCC_OscConfig+0x4cc>)
 80049ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049ee:	4a66      	ldr	r2, [pc, #408]	@ (8004b88 <HAL_RCC_OscConfig+0x4cc>)
 80049f0:	f023 0304 	bic.w	r3, r3, #4
 80049f4:	6713      	str	r3, [r2, #112]	@ 0x70
 80049f6:	e01c      	b.n	8004a32 <HAL_RCC_OscConfig+0x376>
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	689b      	ldr	r3, [r3, #8]
 80049fc:	2b05      	cmp	r3, #5
 80049fe:	d10c      	bne.n	8004a1a <HAL_RCC_OscConfig+0x35e>
 8004a00:	4b61      	ldr	r3, [pc, #388]	@ (8004b88 <HAL_RCC_OscConfig+0x4cc>)
 8004a02:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a04:	4a60      	ldr	r2, [pc, #384]	@ (8004b88 <HAL_RCC_OscConfig+0x4cc>)
 8004a06:	f043 0304 	orr.w	r3, r3, #4
 8004a0a:	6713      	str	r3, [r2, #112]	@ 0x70
 8004a0c:	4b5e      	ldr	r3, [pc, #376]	@ (8004b88 <HAL_RCC_OscConfig+0x4cc>)
 8004a0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a10:	4a5d      	ldr	r2, [pc, #372]	@ (8004b88 <HAL_RCC_OscConfig+0x4cc>)
 8004a12:	f043 0301 	orr.w	r3, r3, #1
 8004a16:	6713      	str	r3, [r2, #112]	@ 0x70
 8004a18:	e00b      	b.n	8004a32 <HAL_RCC_OscConfig+0x376>
 8004a1a:	4b5b      	ldr	r3, [pc, #364]	@ (8004b88 <HAL_RCC_OscConfig+0x4cc>)
 8004a1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a1e:	4a5a      	ldr	r2, [pc, #360]	@ (8004b88 <HAL_RCC_OscConfig+0x4cc>)
 8004a20:	f023 0301 	bic.w	r3, r3, #1
 8004a24:	6713      	str	r3, [r2, #112]	@ 0x70
 8004a26:	4b58      	ldr	r3, [pc, #352]	@ (8004b88 <HAL_RCC_OscConfig+0x4cc>)
 8004a28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a2a:	4a57      	ldr	r2, [pc, #348]	@ (8004b88 <HAL_RCC_OscConfig+0x4cc>)
 8004a2c:	f023 0304 	bic.w	r3, r3, #4
 8004a30:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	689b      	ldr	r3, [r3, #8]
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d015      	beq.n	8004a66 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a3a:	f7fe fcb3 	bl	80033a4 <HAL_GetTick>
 8004a3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a40:	e00a      	b.n	8004a58 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a42:	f7fe fcaf 	bl	80033a4 <HAL_GetTick>
 8004a46:	4602      	mov	r2, r0
 8004a48:	693b      	ldr	r3, [r7, #16]
 8004a4a:	1ad3      	subs	r3, r2, r3
 8004a4c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a50:	4293      	cmp	r3, r2
 8004a52:	d901      	bls.n	8004a58 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8004a54:	2303      	movs	r3, #3
 8004a56:	e0ce      	b.n	8004bf6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a58:	4b4b      	ldr	r3, [pc, #300]	@ (8004b88 <HAL_RCC_OscConfig+0x4cc>)
 8004a5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a5c:	f003 0302 	and.w	r3, r3, #2
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d0ee      	beq.n	8004a42 <HAL_RCC_OscConfig+0x386>
 8004a64:	e014      	b.n	8004a90 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a66:	f7fe fc9d 	bl	80033a4 <HAL_GetTick>
 8004a6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a6c:	e00a      	b.n	8004a84 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a6e:	f7fe fc99 	bl	80033a4 <HAL_GetTick>
 8004a72:	4602      	mov	r2, r0
 8004a74:	693b      	ldr	r3, [r7, #16]
 8004a76:	1ad3      	subs	r3, r2, r3
 8004a78:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a7c:	4293      	cmp	r3, r2
 8004a7e:	d901      	bls.n	8004a84 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004a80:	2303      	movs	r3, #3
 8004a82:	e0b8      	b.n	8004bf6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a84:	4b40      	ldr	r3, [pc, #256]	@ (8004b88 <HAL_RCC_OscConfig+0x4cc>)
 8004a86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004a88:	f003 0302 	and.w	r3, r3, #2
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d1ee      	bne.n	8004a6e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004a90:	7dfb      	ldrb	r3, [r7, #23]
 8004a92:	2b01      	cmp	r3, #1
 8004a94:	d105      	bne.n	8004aa2 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a96:	4b3c      	ldr	r3, [pc, #240]	@ (8004b88 <HAL_RCC_OscConfig+0x4cc>)
 8004a98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a9a:	4a3b      	ldr	r2, [pc, #236]	@ (8004b88 <HAL_RCC_OscConfig+0x4cc>)
 8004a9c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004aa0:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	699b      	ldr	r3, [r3, #24]
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	f000 80a4 	beq.w	8004bf4 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004aac:	4b36      	ldr	r3, [pc, #216]	@ (8004b88 <HAL_RCC_OscConfig+0x4cc>)
 8004aae:	689b      	ldr	r3, [r3, #8]
 8004ab0:	f003 030c 	and.w	r3, r3, #12
 8004ab4:	2b08      	cmp	r3, #8
 8004ab6:	d06b      	beq.n	8004b90 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	699b      	ldr	r3, [r3, #24]
 8004abc:	2b02      	cmp	r3, #2
 8004abe:	d149      	bne.n	8004b54 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ac0:	4b31      	ldr	r3, [pc, #196]	@ (8004b88 <HAL_RCC_OscConfig+0x4cc>)
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	4a30      	ldr	r2, [pc, #192]	@ (8004b88 <HAL_RCC_OscConfig+0x4cc>)
 8004ac6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004aca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004acc:	f7fe fc6a 	bl	80033a4 <HAL_GetTick>
 8004ad0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ad2:	e008      	b.n	8004ae6 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ad4:	f7fe fc66 	bl	80033a4 <HAL_GetTick>
 8004ad8:	4602      	mov	r2, r0
 8004ada:	693b      	ldr	r3, [r7, #16]
 8004adc:	1ad3      	subs	r3, r2, r3
 8004ade:	2b02      	cmp	r3, #2
 8004ae0:	d901      	bls.n	8004ae6 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8004ae2:	2303      	movs	r3, #3
 8004ae4:	e087      	b.n	8004bf6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004ae6:	4b28      	ldr	r3, [pc, #160]	@ (8004b88 <HAL_RCC_OscConfig+0x4cc>)
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d1f0      	bne.n	8004ad4 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	69da      	ldr	r2, [r3, #28]
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6a1b      	ldr	r3, [r3, #32]
 8004afa:	431a      	orrs	r2, r3
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b00:	019b      	lsls	r3, r3, #6
 8004b02:	431a      	orrs	r2, r3
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b08:	085b      	lsrs	r3, r3, #1
 8004b0a:	3b01      	subs	r3, #1
 8004b0c:	041b      	lsls	r3, r3, #16
 8004b0e:	431a      	orrs	r2, r3
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b14:	061b      	lsls	r3, r3, #24
 8004b16:	4313      	orrs	r3, r2
 8004b18:	4a1b      	ldr	r2, [pc, #108]	@ (8004b88 <HAL_RCC_OscConfig+0x4cc>)
 8004b1a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004b1e:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004b20:	4b19      	ldr	r3, [pc, #100]	@ (8004b88 <HAL_RCC_OscConfig+0x4cc>)
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	4a18      	ldr	r2, [pc, #96]	@ (8004b88 <HAL_RCC_OscConfig+0x4cc>)
 8004b26:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004b2a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b2c:	f7fe fc3a 	bl	80033a4 <HAL_GetTick>
 8004b30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b32:	e008      	b.n	8004b46 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b34:	f7fe fc36 	bl	80033a4 <HAL_GetTick>
 8004b38:	4602      	mov	r2, r0
 8004b3a:	693b      	ldr	r3, [r7, #16]
 8004b3c:	1ad3      	subs	r3, r2, r3
 8004b3e:	2b02      	cmp	r3, #2
 8004b40:	d901      	bls.n	8004b46 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8004b42:	2303      	movs	r3, #3
 8004b44:	e057      	b.n	8004bf6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b46:	4b10      	ldr	r3, [pc, #64]	@ (8004b88 <HAL_RCC_OscConfig+0x4cc>)
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d0f0      	beq.n	8004b34 <HAL_RCC_OscConfig+0x478>
 8004b52:	e04f      	b.n	8004bf4 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b54:	4b0c      	ldr	r3, [pc, #48]	@ (8004b88 <HAL_RCC_OscConfig+0x4cc>)
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	4a0b      	ldr	r2, [pc, #44]	@ (8004b88 <HAL_RCC_OscConfig+0x4cc>)
 8004b5a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004b5e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b60:	f7fe fc20 	bl	80033a4 <HAL_GetTick>
 8004b64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b66:	e008      	b.n	8004b7a <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b68:	f7fe fc1c 	bl	80033a4 <HAL_GetTick>
 8004b6c:	4602      	mov	r2, r0
 8004b6e:	693b      	ldr	r3, [r7, #16]
 8004b70:	1ad3      	subs	r3, r2, r3
 8004b72:	2b02      	cmp	r3, #2
 8004b74:	d901      	bls.n	8004b7a <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8004b76:	2303      	movs	r3, #3
 8004b78:	e03d      	b.n	8004bf6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b7a:	4b03      	ldr	r3, [pc, #12]	@ (8004b88 <HAL_RCC_OscConfig+0x4cc>)
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d1f0      	bne.n	8004b68 <HAL_RCC_OscConfig+0x4ac>
 8004b86:	e035      	b.n	8004bf4 <HAL_RCC_OscConfig+0x538>
 8004b88:	40023800 	.word	0x40023800
 8004b8c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004b90:	4b1b      	ldr	r3, [pc, #108]	@ (8004c00 <HAL_RCC_OscConfig+0x544>)
 8004b92:	685b      	ldr	r3, [r3, #4]
 8004b94:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	699b      	ldr	r3, [r3, #24]
 8004b9a:	2b01      	cmp	r3, #1
 8004b9c:	d028      	beq.n	8004bf0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ba8:	429a      	cmp	r2, r3
 8004baa:	d121      	bne.n	8004bf0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004bb6:	429a      	cmp	r2, r3
 8004bb8:	d11a      	bne.n	8004bf0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004bba:	68fa      	ldr	r2, [r7, #12]
 8004bbc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004bc0:	4013      	ands	r3, r2
 8004bc2:	687a      	ldr	r2, [r7, #4]
 8004bc4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004bc6:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004bc8:	4293      	cmp	r3, r2
 8004bca:	d111      	bne.n	8004bf0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bd6:	085b      	lsrs	r3, r3, #1
 8004bd8:	3b01      	subs	r3, #1
 8004bda:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004bdc:	429a      	cmp	r2, r3
 8004bde:	d107      	bne.n	8004bf0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bea:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004bec:	429a      	cmp	r2, r3
 8004bee:	d001      	beq.n	8004bf4 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	e000      	b.n	8004bf6 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8004bf4:	2300      	movs	r3, #0
}
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	3718      	adds	r7, #24
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	bd80      	pop	{r7, pc}
 8004bfe:	bf00      	nop
 8004c00:	40023800 	.word	0x40023800

08004c04 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004c04:	b580      	push	{r7, lr}
 8004c06:	b084      	sub	sp, #16
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	6078      	str	r0, [r7, #4]
 8004c0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004c0e:	2300      	movs	r3, #0
 8004c10:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d101      	bne.n	8004c1c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004c18:	2301      	movs	r3, #1
 8004c1a:	e0d0      	b.n	8004dbe <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004c1c:	4b6a      	ldr	r3, [pc, #424]	@ (8004dc8 <HAL_RCC_ClockConfig+0x1c4>)
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f003 030f 	and.w	r3, r3, #15
 8004c24:	683a      	ldr	r2, [r7, #0]
 8004c26:	429a      	cmp	r2, r3
 8004c28:	d910      	bls.n	8004c4c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c2a:	4b67      	ldr	r3, [pc, #412]	@ (8004dc8 <HAL_RCC_ClockConfig+0x1c4>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f023 020f 	bic.w	r2, r3, #15
 8004c32:	4965      	ldr	r1, [pc, #404]	@ (8004dc8 <HAL_RCC_ClockConfig+0x1c4>)
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	4313      	orrs	r3, r2
 8004c38:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c3a:	4b63      	ldr	r3, [pc, #396]	@ (8004dc8 <HAL_RCC_ClockConfig+0x1c4>)
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f003 030f 	and.w	r3, r3, #15
 8004c42:	683a      	ldr	r2, [r7, #0]
 8004c44:	429a      	cmp	r2, r3
 8004c46:	d001      	beq.n	8004c4c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004c48:	2301      	movs	r3, #1
 8004c4a:	e0b8      	b.n	8004dbe <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f003 0302 	and.w	r3, r3, #2
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d020      	beq.n	8004c9a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f003 0304 	and.w	r3, r3, #4
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d005      	beq.n	8004c70 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004c64:	4b59      	ldr	r3, [pc, #356]	@ (8004dcc <HAL_RCC_ClockConfig+0x1c8>)
 8004c66:	689b      	ldr	r3, [r3, #8]
 8004c68:	4a58      	ldr	r2, [pc, #352]	@ (8004dcc <HAL_RCC_ClockConfig+0x1c8>)
 8004c6a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004c6e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f003 0308 	and.w	r3, r3, #8
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d005      	beq.n	8004c88 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004c7c:	4b53      	ldr	r3, [pc, #332]	@ (8004dcc <HAL_RCC_ClockConfig+0x1c8>)
 8004c7e:	689b      	ldr	r3, [r3, #8]
 8004c80:	4a52      	ldr	r2, [pc, #328]	@ (8004dcc <HAL_RCC_ClockConfig+0x1c8>)
 8004c82:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004c86:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c88:	4b50      	ldr	r3, [pc, #320]	@ (8004dcc <HAL_RCC_ClockConfig+0x1c8>)
 8004c8a:	689b      	ldr	r3, [r3, #8]
 8004c8c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	689b      	ldr	r3, [r3, #8]
 8004c94:	494d      	ldr	r1, [pc, #308]	@ (8004dcc <HAL_RCC_ClockConfig+0x1c8>)
 8004c96:	4313      	orrs	r3, r2
 8004c98:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f003 0301 	and.w	r3, r3, #1
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d040      	beq.n	8004d28 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	685b      	ldr	r3, [r3, #4]
 8004caa:	2b01      	cmp	r3, #1
 8004cac:	d107      	bne.n	8004cbe <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004cae:	4b47      	ldr	r3, [pc, #284]	@ (8004dcc <HAL_RCC_ClockConfig+0x1c8>)
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d115      	bne.n	8004ce6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004cba:	2301      	movs	r3, #1
 8004cbc:	e07f      	b.n	8004dbe <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	685b      	ldr	r3, [r3, #4]
 8004cc2:	2b02      	cmp	r3, #2
 8004cc4:	d107      	bne.n	8004cd6 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004cc6:	4b41      	ldr	r3, [pc, #260]	@ (8004dcc <HAL_RCC_ClockConfig+0x1c8>)
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d109      	bne.n	8004ce6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004cd2:	2301      	movs	r3, #1
 8004cd4:	e073      	b.n	8004dbe <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004cd6:	4b3d      	ldr	r3, [pc, #244]	@ (8004dcc <HAL_RCC_ClockConfig+0x1c8>)
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f003 0302 	and.w	r3, r3, #2
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d101      	bne.n	8004ce6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004ce2:	2301      	movs	r3, #1
 8004ce4:	e06b      	b.n	8004dbe <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004ce6:	4b39      	ldr	r3, [pc, #228]	@ (8004dcc <HAL_RCC_ClockConfig+0x1c8>)
 8004ce8:	689b      	ldr	r3, [r3, #8]
 8004cea:	f023 0203 	bic.w	r2, r3, #3
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	685b      	ldr	r3, [r3, #4]
 8004cf2:	4936      	ldr	r1, [pc, #216]	@ (8004dcc <HAL_RCC_ClockConfig+0x1c8>)
 8004cf4:	4313      	orrs	r3, r2
 8004cf6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004cf8:	f7fe fb54 	bl	80033a4 <HAL_GetTick>
 8004cfc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cfe:	e00a      	b.n	8004d16 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d00:	f7fe fb50 	bl	80033a4 <HAL_GetTick>
 8004d04:	4602      	mov	r2, r0
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	1ad3      	subs	r3, r2, r3
 8004d0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d0e:	4293      	cmp	r3, r2
 8004d10:	d901      	bls.n	8004d16 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8004d12:	2303      	movs	r3, #3
 8004d14:	e053      	b.n	8004dbe <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d16:	4b2d      	ldr	r3, [pc, #180]	@ (8004dcc <HAL_RCC_ClockConfig+0x1c8>)
 8004d18:	689b      	ldr	r3, [r3, #8]
 8004d1a:	f003 020c 	and.w	r2, r3, #12
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	685b      	ldr	r3, [r3, #4]
 8004d22:	009b      	lsls	r3, r3, #2
 8004d24:	429a      	cmp	r2, r3
 8004d26:	d1eb      	bne.n	8004d00 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004d28:	4b27      	ldr	r3, [pc, #156]	@ (8004dc8 <HAL_RCC_ClockConfig+0x1c4>)
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f003 030f 	and.w	r3, r3, #15
 8004d30:	683a      	ldr	r2, [r7, #0]
 8004d32:	429a      	cmp	r2, r3
 8004d34:	d210      	bcs.n	8004d58 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d36:	4b24      	ldr	r3, [pc, #144]	@ (8004dc8 <HAL_RCC_ClockConfig+0x1c4>)
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f023 020f 	bic.w	r2, r3, #15
 8004d3e:	4922      	ldr	r1, [pc, #136]	@ (8004dc8 <HAL_RCC_ClockConfig+0x1c4>)
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	4313      	orrs	r3, r2
 8004d44:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d46:	4b20      	ldr	r3, [pc, #128]	@ (8004dc8 <HAL_RCC_ClockConfig+0x1c4>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f003 030f 	and.w	r3, r3, #15
 8004d4e:	683a      	ldr	r2, [r7, #0]
 8004d50:	429a      	cmp	r2, r3
 8004d52:	d001      	beq.n	8004d58 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004d54:	2301      	movs	r3, #1
 8004d56:	e032      	b.n	8004dbe <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f003 0304 	and.w	r3, r3, #4
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d008      	beq.n	8004d76 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004d64:	4b19      	ldr	r3, [pc, #100]	@ (8004dcc <HAL_RCC_ClockConfig+0x1c8>)
 8004d66:	689b      	ldr	r3, [r3, #8]
 8004d68:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	68db      	ldr	r3, [r3, #12]
 8004d70:	4916      	ldr	r1, [pc, #88]	@ (8004dcc <HAL_RCC_ClockConfig+0x1c8>)
 8004d72:	4313      	orrs	r3, r2
 8004d74:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f003 0308 	and.w	r3, r3, #8
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d009      	beq.n	8004d96 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004d82:	4b12      	ldr	r3, [pc, #72]	@ (8004dcc <HAL_RCC_ClockConfig+0x1c8>)
 8004d84:	689b      	ldr	r3, [r3, #8]
 8004d86:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	691b      	ldr	r3, [r3, #16]
 8004d8e:	00db      	lsls	r3, r3, #3
 8004d90:	490e      	ldr	r1, [pc, #56]	@ (8004dcc <HAL_RCC_ClockConfig+0x1c8>)
 8004d92:	4313      	orrs	r3, r2
 8004d94:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004d96:	f000 f821 	bl	8004ddc <HAL_RCC_GetSysClockFreq>
 8004d9a:	4602      	mov	r2, r0
 8004d9c:	4b0b      	ldr	r3, [pc, #44]	@ (8004dcc <HAL_RCC_ClockConfig+0x1c8>)
 8004d9e:	689b      	ldr	r3, [r3, #8]
 8004da0:	091b      	lsrs	r3, r3, #4
 8004da2:	f003 030f 	and.w	r3, r3, #15
 8004da6:	490a      	ldr	r1, [pc, #40]	@ (8004dd0 <HAL_RCC_ClockConfig+0x1cc>)
 8004da8:	5ccb      	ldrb	r3, [r1, r3]
 8004daa:	fa22 f303 	lsr.w	r3, r2, r3
 8004dae:	4a09      	ldr	r2, [pc, #36]	@ (8004dd4 <HAL_RCC_ClockConfig+0x1d0>)
 8004db0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004db2:	4b09      	ldr	r3, [pc, #36]	@ (8004dd8 <HAL_RCC_ClockConfig+0x1d4>)
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	4618      	mov	r0, r3
 8004db8:	f7fe fab0 	bl	800331c <HAL_InitTick>

  return HAL_OK;
 8004dbc:	2300      	movs	r3, #0
}
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	3710      	adds	r7, #16
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	bd80      	pop	{r7, pc}
 8004dc6:	bf00      	nop
 8004dc8:	40023c00 	.word	0x40023c00
 8004dcc:	40023800 	.word	0x40023800
 8004dd0:	0800cc90 	.word	0x0800cc90
 8004dd4:	20000078 	.word	0x20000078
 8004dd8:	2000007c 	.word	0x2000007c

08004ddc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ddc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004de0:	b094      	sub	sp, #80	@ 0x50
 8004de2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004de4:	2300      	movs	r3, #0
 8004de6:	647b      	str	r3, [r7, #68]	@ 0x44
 8004de8:	2300      	movs	r3, #0
 8004dea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004dec:	2300      	movs	r3, #0
 8004dee:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8004df0:	2300      	movs	r3, #0
 8004df2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004df4:	4b79      	ldr	r3, [pc, #484]	@ (8004fdc <HAL_RCC_GetSysClockFreq+0x200>)
 8004df6:	689b      	ldr	r3, [r3, #8]
 8004df8:	f003 030c 	and.w	r3, r3, #12
 8004dfc:	2b08      	cmp	r3, #8
 8004dfe:	d00d      	beq.n	8004e1c <HAL_RCC_GetSysClockFreq+0x40>
 8004e00:	2b08      	cmp	r3, #8
 8004e02:	f200 80e1 	bhi.w	8004fc8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d002      	beq.n	8004e10 <HAL_RCC_GetSysClockFreq+0x34>
 8004e0a:	2b04      	cmp	r3, #4
 8004e0c:	d003      	beq.n	8004e16 <HAL_RCC_GetSysClockFreq+0x3a>
 8004e0e:	e0db      	b.n	8004fc8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004e10:	4b73      	ldr	r3, [pc, #460]	@ (8004fe0 <HAL_RCC_GetSysClockFreq+0x204>)
 8004e12:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004e14:	e0db      	b.n	8004fce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004e16:	4b73      	ldr	r3, [pc, #460]	@ (8004fe4 <HAL_RCC_GetSysClockFreq+0x208>)
 8004e18:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004e1a:	e0d8      	b.n	8004fce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004e1c:	4b6f      	ldr	r3, [pc, #444]	@ (8004fdc <HAL_RCC_GetSysClockFreq+0x200>)
 8004e1e:	685b      	ldr	r3, [r3, #4]
 8004e20:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004e24:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004e26:	4b6d      	ldr	r3, [pc, #436]	@ (8004fdc <HAL_RCC_GetSysClockFreq+0x200>)
 8004e28:	685b      	ldr	r3, [r3, #4]
 8004e2a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d063      	beq.n	8004efa <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004e32:	4b6a      	ldr	r3, [pc, #424]	@ (8004fdc <HAL_RCC_GetSysClockFreq+0x200>)
 8004e34:	685b      	ldr	r3, [r3, #4]
 8004e36:	099b      	lsrs	r3, r3, #6
 8004e38:	2200      	movs	r2, #0
 8004e3a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004e3c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004e3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e44:	633b      	str	r3, [r7, #48]	@ 0x30
 8004e46:	2300      	movs	r3, #0
 8004e48:	637b      	str	r3, [r7, #52]	@ 0x34
 8004e4a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004e4e:	4622      	mov	r2, r4
 8004e50:	462b      	mov	r3, r5
 8004e52:	f04f 0000 	mov.w	r0, #0
 8004e56:	f04f 0100 	mov.w	r1, #0
 8004e5a:	0159      	lsls	r1, r3, #5
 8004e5c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004e60:	0150      	lsls	r0, r2, #5
 8004e62:	4602      	mov	r2, r0
 8004e64:	460b      	mov	r3, r1
 8004e66:	4621      	mov	r1, r4
 8004e68:	1a51      	subs	r1, r2, r1
 8004e6a:	6139      	str	r1, [r7, #16]
 8004e6c:	4629      	mov	r1, r5
 8004e6e:	eb63 0301 	sbc.w	r3, r3, r1
 8004e72:	617b      	str	r3, [r7, #20]
 8004e74:	f04f 0200 	mov.w	r2, #0
 8004e78:	f04f 0300 	mov.w	r3, #0
 8004e7c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004e80:	4659      	mov	r1, fp
 8004e82:	018b      	lsls	r3, r1, #6
 8004e84:	4651      	mov	r1, sl
 8004e86:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004e8a:	4651      	mov	r1, sl
 8004e8c:	018a      	lsls	r2, r1, #6
 8004e8e:	4651      	mov	r1, sl
 8004e90:	ebb2 0801 	subs.w	r8, r2, r1
 8004e94:	4659      	mov	r1, fp
 8004e96:	eb63 0901 	sbc.w	r9, r3, r1
 8004e9a:	f04f 0200 	mov.w	r2, #0
 8004e9e:	f04f 0300 	mov.w	r3, #0
 8004ea2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004ea6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004eaa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004eae:	4690      	mov	r8, r2
 8004eb0:	4699      	mov	r9, r3
 8004eb2:	4623      	mov	r3, r4
 8004eb4:	eb18 0303 	adds.w	r3, r8, r3
 8004eb8:	60bb      	str	r3, [r7, #8]
 8004eba:	462b      	mov	r3, r5
 8004ebc:	eb49 0303 	adc.w	r3, r9, r3
 8004ec0:	60fb      	str	r3, [r7, #12]
 8004ec2:	f04f 0200 	mov.w	r2, #0
 8004ec6:	f04f 0300 	mov.w	r3, #0
 8004eca:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004ece:	4629      	mov	r1, r5
 8004ed0:	024b      	lsls	r3, r1, #9
 8004ed2:	4621      	mov	r1, r4
 8004ed4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004ed8:	4621      	mov	r1, r4
 8004eda:	024a      	lsls	r2, r1, #9
 8004edc:	4610      	mov	r0, r2
 8004ede:	4619      	mov	r1, r3
 8004ee0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004ee6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004ee8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004eec:	f7fb feec 	bl	8000cc8 <__aeabi_uldivmod>
 8004ef0:	4602      	mov	r2, r0
 8004ef2:	460b      	mov	r3, r1
 8004ef4:	4613      	mov	r3, r2
 8004ef6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004ef8:	e058      	b.n	8004fac <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004efa:	4b38      	ldr	r3, [pc, #224]	@ (8004fdc <HAL_RCC_GetSysClockFreq+0x200>)
 8004efc:	685b      	ldr	r3, [r3, #4]
 8004efe:	099b      	lsrs	r3, r3, #6
 8004f00:	2200      	movs	r2, #0
 8004f02:	4618      	mov	r0, r3
 8004f04:	4611      	mov	r1, r2
 8004f06:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004f0a:	623b      	str	r3, [r7, #32]
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f10:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004f14:	4642      	mov	r2, r8
 8004f16:	464b      	mov	r3, r9
 8004f18:	f04f 0000 	mov.w	r0, #0
 8004f1c:	f04f 0100 	mov.w	r1, #0
 8004f20:	0159      	lsls	r1, r3, #5
 8004f22:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004f26:	0150      	lsls	r0, r2, #5
 8004f28:	4602      	mov	r2, r0
 8004f2a:	460b      	mov	r3, r1
 8004f2c:	4641      	mov	r1, r8
 8004f2e:	ebb2 0a01 	subs.w	sl, r2, r1
 8004f32:	4649      	mov	r1, r9
 8004f34:	eb63 0b01 	sbc.w	fp, r3, r1
 8004f38:	f04f 0200 	mov.w	r2, #0
 8004f3c:	f04f 0300 	mov.w	r3, #0
 8004f40:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004f44:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004f48:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004f4c:	ebb2 040a 	subs.w	r4, r2, sl
 8004f50:	eb63 050b 	sbc.w	r5, r3, fp
 8004f54:	f04f 0200 	mov.w	r2, #0
 8004f58:	f04f 0300 	mov.w	r3, #0
 8004f5c:	00eb      	lsls	r3, r5, #3
 8004f5e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004f62:	00e2      	lsls	r2, r4, #3
 8004f64:	4614      	mov	r4, r2
 8004f66:	461d      	mov	r5, r3
 8004f68:	4643      	mov	r3, r8
 8004f6a:	18e3      	adds	r3, r4, r3
 8004f6c:	603b      	str	r3, [r7, #0]
 8004f6e:	464b      	mov	r3, r9
 8004f70:	eb45 0303 	adc.w	r3, r5, r3
 8004f74:	607b      	str	r3, [r7, #4]
 8004f76:	f04f 0200 	mov.w	r2, #0
 8004f7a:	f04f 0300 	mov.w	r3, #0
 8004f7e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004f82:	4629      	mov	r1, r5
 8004f84:	028b      	lsls	r3, r1, #10
 8004f86:	4621      	mov	r1, r4
 8004f88:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004f8c:	4621      	mov	r1, r4
 8004f8e:	028a      	lsls	r2, r1, #10
 8004f90:	4610      	mov	r0, r2
 8004f92:	4619      	mov	r1, r3
 8004f94:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004f96:	2200      	movs	r2, #0
 8004f98:	61bb      	str	r3, [r7, #24]
 8004f9a:	61fa      	str	r2, [r7, #28]
 8004f9c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004fa0:	f7fb fe92 	bl	8000cc8 <__aeabi_uldivmod>
 8004fa4:	4602      	mov	r2, r0
 8004fa6:	460b      	mov	r3, r1
 8004fa8:	4613      	mov	r3, r2
 8004faa:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004fac:	4b0b      	ldr	r3, [pc, #44]	@ (8004fdc <HAL_RCC_GetSysClockFreq+0x200>)
 8004fae:	685b      	ldr	r3, [r3, #4]
 8004fb0:	0c1b      	lsrs	r3, r3, #16
 8004fb2:	f003 0303 	and.w	r3, r3, #3
 8004fb6:	3301      	adds	r3, #1
 8004fb8:	005b      	lsls	r3, r3, #1
 8004fba:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004fbc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004fbe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004fc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fc4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004fc6:	e002      	b.n	8004fce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004fc8:	4b05      	ldr	r3, [pc, #20]	@ (8004fe0 <HAL_RCC_GetSysClockFreq+0x204>)
 8004fca:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004fcc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004fce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004fd0:	4618      	mov	r0, r3
 8004fd2:	3750      	adds	r7, #80	@ 0x50
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004fda:	bf00      	nop
 8004fdc:	40023800 	.word	0x40023800
 8004fe0:	00f42400 	.word	0x00f42400
 8004fe4:	007a1200 	.word	0x007a1200

08004fe8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004fe8:	b480      	push	{r7}
 8004fea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004fec:	4b03      	ldr	r3, [pc, #12]	@ (8004ffc <HAL_RCC_GetHCLKFreq+0x14>)
 8004fee:	681b      	ldr	r3, [r3, #0]
}
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff8:	4770      	bx	lr
 8004ffa:	bf00      	nop
 8004ffc:	20000078 	.word	0x20000078

08005000 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005000:	b580      	push	{r7, lr}
 8005002:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005004:	f7ff fff0 	bl	8004fe8 <HAL_RCC_GetHCLKFreq>
 8005008:	4602      	mov	r2, r0
 800500a:	4b05      	ldr	r3, [pc, #20]	@ (8005020 <HAL_RCC_GetPCLK1Freq+0x20>)
 800500c:	689b      	ldr	r3, [r3, #8]
 800500e:	0a9b      	lsrs	r3, r3, #10
 8005010:	f003 0307 	and.w	r3, r3, #7
 8005014:	4903      	ldr	r1, [pc, #12]	@ (8005024 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005016:	5ccb      	ldrb	r3, [r1, r3]
 8005018:	fa22 f303 	lsr.w	r3, r2, r3
}
 800501c:	4618      	mov	r0, r3
 800501e:	bd80      	pop	{r7, pc}
 8005020:	40023800 	.word	0x40023800
 8005024:	0800cca0 	.word	0x0800cca0

08005028 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005028:	b580      	push	{r7, lr}
 800502a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800502c:	f7ff ffdc 	bl	8004fe8 <HAL_RCC_GetHCLKFreq>
 8005030:	4602      	mov	r2, r0
 8005032:	4b05      	ldr	r3, [pc, #20]	@ (8005048 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005034:	689b      	ldr	r3, [r3, #8]
 8005036:	0b5b      	lsrs	r3, r3, #13
 8005038:	f003 0307 	and.w	r3, r3, #7
 800503c:	4903      	ldr	r1, [pc, #12]	@ (800504c <HAL_RCC_GetPCLK2Freq+0x24>)
 800503e:	5ccb      	ldrb	r3, [r1, r3]
 8005040:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005044:	4618      	mov	r0, r3
 8005046:	bd80      	pop	{r7, pc}
 8005048:	40023800 	.word	0x40023800
 800504c:	0800cca0 	.word	0x0800cca0

08005050 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005050:	b580      	push	{r7, lr}
 8005052:	b088      	sub	sp, #32
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8005058:	2300      	movs	r3, #0
 800505a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800505c:	2300      	movs	r3, #0
 800505e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8005060:	2300      	movs	r3, #0
 8005062:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8005064:	2300      	movs	r3, #0
 8005066:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8005068:	2300      	movs	r3, #0
 800506a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f003 0301 	and.w	r3, r3, #1
 8005074:	2b00      	cmp	r3, #0
 8005076:	d012      	beq.n	800509e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005078:	4b69      	ldr	r3, [pc, #420]	@ (8005220 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800507a:	689b      	ldr	r3, [r3, #8]
 800507c:	4a68      	ldr	r2, [pc, #416]	@ (8005220 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800507e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8005082:	6093      	str	r3, [r2, #8]
 8005084:	4b66      	ldr	r3, [pc, #408]	@ (8005220 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005086:	689a      	ldr	r2, [r3, #8]
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800508c:	4964      	ldr	r1, [pc, #400]	@ (8005220 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800508e:	4313      	orrs	r3, r2
 8005090:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005096:	2b00      	cmp	r3, #0
 8005098:	d101      	bne.n	800509e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800509a:	2301      	movs	r3, #1
 800509c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d017      	beq.n	80050da <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80050aa:	4b5d      	ldr	r3, [pc, #372]	@ (8005220 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80050ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80050b0:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050b8:	4959      	ldr	r1, [pc, #356]	@ (8005220 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80050ba:	4313      	orrs	r3, r2
 80050bc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050c4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80050c8:	d101      	bne.n	80050ce <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80050ca:	2301      	movs	r3, #1
 80050cc:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d101      	bne.n	80050da <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80050d6:	2301      	movs	r3, #1
 80050d8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d017      	beq.n	8005116 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80050e6:	4b4e      	ldr	r3, [pc, #312]	@ (8005220 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80050e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80050ec:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050f4:	494a      	ldr	r1, [pc, #296]	@ (8005220 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80050f6:	4313      	orrs	r3, r2
 80050f8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005100:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005104:	d101      	bne.n	800510a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8005106:	2301      	movs	r3, #1
 8005108:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800510e:	2b00      	cmp	r3, #0
 8005110:	d101      	bne.n	8005116 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8005112:	2301      	movs	r3, #1
 8005114:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800511e:	2b00      	cmp	r3, #0
 8005120:	d001      	beq.n	8005126 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8005122:	2301      	movs	r3, #1
 8005124:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f003 0320 	and.w	r3, r3, #32
 800512e:	2b00      	cmp	r3, #0
 8005130:	f000 808b 	beq.w	800524a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005134:	4b3a      	ldr	r3, [pc, #232]	@ (8005220 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005136:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005138:	4a39      	ldr	r2, [pc, #228]	@ (8005220 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800513a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800513e:	6413      	str	r3, [r2, #64]	@ 0x40
 8005140:	4b37      	ldr	r3, [pc, #220]	@ (8005220 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005142:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005144:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005148:	60bb      	str	r3, [r7, #8]
 800514a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800514c:	4b35      	ldr	r3, [pc, #212]	@ (8005224 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	4a34      	ldr	r2, [pc, #208]	@ (8005224 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005152:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005156:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005158:	f7fe f924 	bl	80033a4 <HAL_GetTick>
 800515c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800515e:	e008      	b.n	8005172 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005160:	f7fe f920 	bl	80033a4 <HAL_GetTick>
 8005164:	4602      	mov	r2, r0
 8005166:	697b      	ldr	r3, [r7, #20]
 8005168:	1ad3      	subs	r3, r2, r3
 800516a:	2b64      	cmp	r3, #100	@ 0x64
 800516c:	d901      	bls.n	8005172 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800516e:	2303      	movs	r3, #3
 8005170:	e357      	b.n	8005822 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005172:	4b2c      	ldr	r3, [pc, #176]	@ (8005224 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800517a:	2b00      	cmp	r3, #0
 800517c:	d0f0      	beq.n	8005160 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800517e:	4b28      	ldr	r3, [pc, #160]	@ (8005220 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005180:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005182:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005186:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005188:	693b      	ldr	r3, [r7, #16]
 800518a:	2b00      	cmp	r3, #0
 800518c:	d035      	beq.n	80051fa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005192:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005196:	693a      	ldr	r2, [r7, #16]
 8005198:	429a      	cmp	r2, r3
 800519a:	d02e      	beq.n	80051fa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800519c:	4b20      	ldr	r3, [pc, #128]	@ (8005220 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800519e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80051a4:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80051a6:	4b1e      	ldr	r3, [pc, #120]	@ (8005220 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80051a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051aa:	4a1d      	ldr	r2, [pc, #116]	@ (8005220 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80051ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80051b0:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80051b2:	4b1b      	ldr	r3, [pc, #108]	@ (8005220 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80051b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051b6:	4a1a      	ldr	r2, [pc, #104]	@ (8005220 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80051b8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80051bc:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80051be:	4a18      	ldr	r2, [pc, #96]	@ (8005220 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80051c0:	693b      	ldr	r3, [r7, #16]
 80051c2:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80051c4:	4b16      	ldr	r3, [pc, #88]	@ (8005220 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80051c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051c8:	f003 0301 	and.w	r3, r3, #1
 80051cc:	2b01      	cmp	r3, #1
 80051ce:	d114      	bne.n	80051fa <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051d0:	f7fe f8e8 	bl	80033a4 <HAL_GetTick>
 80051d4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80051d6:	e00a      	b.n	80051ee <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80051d8:	f7fe f8e4 	bl	80033a4 <HAL_GetTick>
 80051dc:	4602      	mov	r2, r0
 80051de:	697b      	ldr	r3, [r7, #20]
 80051e0:	1ad3      	subs	r3, r2, r3
 80051e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80051e6:	4293      	cmp	r3, r2
 80051e8:	d901      	bls.n	80051ee <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80051ea:	2303      	movs	r3, #3
 80051ec:	e319      	b.n	8005822 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80051ee:	4b0c      	ldr	r3, [pc, #48]	@ (8005220 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80051f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80051f2:	f003 0302 	and.w	r3, r3, #2
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d0ee      	beq.n	80051d8 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005202:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005206:	d111      	bne.n	800522c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8005208:	4b05      	ldr	r3, [pc, #20]	@ (8005220 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800520a:	689b      	ldr	r3, [r3, #8]
 800520c:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005214:	4b04      	ldr	r3, [pc, #16]	@ (8005228 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005216:	400b      	ands	r3, r1
 8005218:	4901      	ldr	r1, [pc, #4]	@ (8005220 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800521a:	4313      	orrs	r3, r2
 800521c:	608b      	str	r3, [r1, #8]
 800521e:	e00b      	b.n	8005238 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005220:	40023800 	.word	0x40023800
 8005224:	40007000 	.word	0x40007000
 8005228:	0ffffcff 	.word	0x0ffffcff
 800522c:	4baa      	ldr	r3, [pc, #680]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800522e:	689b      	ldr	r3, [r3, #8]
 8005230:	4aa9      	ldr	r2, [pc, #676]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005232:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8005236:	6093      	str	r3, [r2, #8]
 8005238:	4ba7      	ldr	r3, [pc, #668]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800523a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005240:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005244:	49a4      	ldr	r1, [pc, #656]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005246:	4313      	orrs	r3, r2
 8005248:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f003 0310 	and.w	r3, r3, #16
 8005252:	2b00      	cmp	r3, #0
 8005254:	d010      	beq.n	8005278 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005256:	4ba0      	ldr	r3, [pc, #640]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005258:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800525c:	4a9e      	ldr	r2, [pc, #632]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800525e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005262:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8005266:	4b9c      	ldr	r3, [pc, #624]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005268:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005270:	4999      	ldr	r1, [pc, #612]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005272:	4313      	orrs	r3, r2
 8005274:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005280:	2b00      	cmp	r3, #0
 8005282:	d00a      	beq.n	800529a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005284:	4b94      	ldr	r3, [pc, #592]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005286:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800528a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005292:	4991      	ldr	r1, [pc, #580]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005294:	4313      	orrs	r3, r2
 8005296:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d00a      	beq.n	80052bc <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80052a6:	4b8c      	ldr	r3, [pc, #560]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80052a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052ac:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80052b4:	4988      	ldr	r1, [pc, #544]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80052b6:	4313      	orrs	r3, r2
 80052b8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d00a      	beq.n	80052de <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80052c8:	4b83      	ldr	r3, [pc, #524]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80052ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052ce:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80052d6:	4980      	ldr	r1, [pc, #512]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80052d8:	4313      	orrs	r3, r2
 80052da:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d00a      	beq.n	8005300 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80052ea:	4b7b      	ldr	r3, [pc, #492]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80052ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052f0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052f8:	4977      	ldr	r1, [pc, #476]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80052fa:	4313      	orrs	r3, r2
 80052fc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005308:	2b00      	cmp	r3, #0
 800530a:	d00a      	beq.n	8005322 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800530c:	4b72      	ldr	r3, [pc, #456]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800530e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005312:	f023 0203 	bic.w	r2, r3, #3
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800531a:	496f      	ldr	r1, [pc, #444]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800531c:	4313      	orrs	r3, r2
 800531e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800532a:	2b00      	cmp	r3, #0
 800532c:	d00a      	beq.n	8005344 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800532e:	4b6a      	ldr	r3, [pc, #424]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005330:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005334:	f023 020c 	bic.w	r2, r3, #12
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800533c:	4966      	ldr	r1, [pc, #408]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800533e:	4313      	orrs	r3, r2
 8005340:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800534c:	2b00      	cmp	r3, #0
 800534e:	d00a      	beq.n	8005366 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005350:	4b61      	ldr	r3, [pc, #388]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005352:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005356:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800535e:	495e      	ldr	r1, [pc, #376]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005360:	4313      	orrs	r3, r2
 8005362:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800536e:	2b00      	cmp	r3, #0
 8005370:	d00a      	beq.n	8005388 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005372:	4b59      	ldr	r3, [pc, #356]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005374:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005378:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005380:	4955      	ldr	r1, [pc, #340]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005382:	4313      	orrs	r3, r2
 8005384:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005390:	2b00      	cmp	r3, #0
 8005392:	d00a      	beq.n	80053aa <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005394:	4b50      	ldr	r3, [pc, #320]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005396:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800539a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053a2:	494d      	ldr	r1, [pc, #308]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80053a4:	4313      	orrs	r3, r2
 80053a6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d00a      	beq.n	80053cc <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80053b6:	4b48      	ldr	r3, [pc, #288]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80053b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053bc:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053c4:	4944      	ldr	r1, [pc, #272]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80053c6:	4313      	orrs	r3, r2
 80053c8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d00a      	beq.n	80053ee <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80053d8:	4b3f      	ldr	r3, [pc, #252]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80053da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053de:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80053e6:	493c      	ldr	r1, [pc, #240]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80053e8:	4313      	orrs	r3, r2
 80053ea:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d00a      	beq.n	8005410 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80053fa:	4b37      	ldr	r3, [pc, #220]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80053fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005400:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005408:	4933      	ldr	r1, [pc, #204]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800540a:	4313      	orrs	r3, r2
 800540c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005418:	2b00      	cmp	r3, #0
 800541a:	d00a      	beq.n	8005432 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800541c:	4b2e      	ldr	r3, [pc, #184]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800541e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005422:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800542a:	492b      	ldr	r1, [pc, #172]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800542c:	4313      	orrs	r3, r2
 800542e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800543a:	2b00      	cmp	r3, #0
 800543c:	d011      	beq.n	8005462 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800543e:	4b26      	ldr	r3, [pc, #152]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005440:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005444:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800544c:	4922      	ldr	r1, [pc, #136]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800544e:	4313      	orrs	r3, r2
 8005450:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005458:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800545c:	d101      	bne.n	8005462 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800545e:	2301      	movs	r3, #1
 8005460:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f003 0308 	and.w	r3, r3, #8
 800546a:	2b00      	cmp	r3, #0
 800546c:	d001      	beq.n	8005472 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800546e:	2301      	movs	r3, #1
 8005470:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800547a:	2b00      	cmp	r3, #0
 800547c:	d00a      	beq.n	8005494 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800547e:	4b16      	ldr	r3, [pc, #88]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8005480:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005484:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800548c:	4912      	ldr	r1, [pc, #72]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800548e:	4313      	orrs	r3, r2
 8005490:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800549c:	2b00      	cmp	r3, #0
 800549e:	d00b      	beq.n	80054b8 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80054a0:	4b0d      	ldr	r3, [pc, #52]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80054a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054a6:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80054b0:	4909      	ldr	r1, [pc, #36]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80054b2:	4313      	orrs	r3, r2
 80054b4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80054b8:	69fb      	ldr	r3, [r7, #28]
 80054ba:	2b01      	cmp	r3, #1
 80054bc:	d006      	beq.n	80054cc <HAL_RCCEx_PeriphCLKConfig+0x47c>
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	f000 80d9 	beq.w	800567e <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80054cc:	4b02      	ldr	r3, [pc, #8]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	4a01      	ldr	r2, [pc, #4]	@ (80054d8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80054d2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80054d6:	e001      	b.n	80054dc <HAL_RCCEx_PeriphCLKConfig+0x48c>
 80054d8:	40023800 	.word	0x40023800
 80054dc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80054de:	f7fd ff61 	bl	80033a4 <HAL_GetTick>
 80054e2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80054e4:	e008      	b.n	80054f8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80054e6:	f7fd ff5d 	bl	80033a4 <HAL_GetTick>
 80054ea:	4602      	mov	r2, r0
 80054ec:	697b      	ldr	r3, [r7, #20]
 80054ee:	1ad3      	subs	r3, r2, r3
 80054f0:	2b64      	cmp	r3, #100	@ 0x64
 80054f2:	d901      	bls.n	80054f8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80054f4:	2303      	movs	r3, #3
 80054f6:	e194      	b.n	8005822 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80054f8:	4b6c      	ldr	r3, [pc, #432]	@ (80056ac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005500:	2b00      	cmp	r3, #0
 8005502:	d1f0      	bne.n	80054e6 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f003 0301 	and.w	r3, r3, #1
 800550c:	2b00      	cmp	r3, #0
 800550e:	d021      	beq.n	8005554 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005514:	2b00      	cmp	r3, #0
 8005516:	d11d      	bne.n	8005554 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005518:	4b64      	ldr	r3, [pc, #400]	@ (80056ac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800551a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800551e:	0c1b      	lsrs	r3, r3, #16
 8005520:	f003 0303 	and.w	r3, r3, #3
 8005524:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8005526:	4b61      	ldr	r3, [pc, #388]	@ (80056ac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005528:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800552c:	0e1b      	lsrs	r3, r3, #24
 800552e:	f003 030f 	and.w	r3, r3, #15
 8005532:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	685b      	ldr	r3, [r3, #4]
 8005538:	019a      	lsls	r2, r3, #6
 800553a:	693b      	ldr	r3, [r7, #16]
 800553c:	041b      	lsls	r3, r3, #16
 800553e:	431a      	orrs	r2, r3
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	061b      	lsls	r3, r3, #24
 8005544:	431a      	orrs	r2, r3
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	689b      	ldr	r3, [r3, #8]
 800554a:	071b      	lsls	r3, r3, #28
 800554c:	4957      	ldr	r1, [pc, #348]	@ (80056ac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800554e:	4313      	orrs	r3, r2
 8005550:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800555c:	2b00      	cmp	r3, #0
 800555e:	d004      	beq.n	800556a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005564:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005568:	d00a      	beq.n	8005580 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005572:	2b00      	cmp	r3, #0
 8005574:	d02e      	beq.n	80055d4 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800557a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800557e:	d129      	bne.n	80055d4 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005580:	4b4a      	ldr	r3, [pc, #296]	@ (80056ac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005582:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005586:	0c1b      	lsrs	r3, r3, #16
 8005588:	f003 0303 	and.w	r3, r3, #3
 800558c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800558e:	4b47      	ldr	r3, [pc, #284]	@ (80056ac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005590:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005594:	0f1b      	lsrs	r3, r3, #28
 8005596:	f003 0307 	and.w	r3, r3, #7
 800559a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	685b      	ldr	r3, [r3, #4]
 80055a0:	019a      	lsls	r2, r3, #6
 80055a2:	693b      	ldr	r3, [r7, #16]
 80055a4:	041b      	lsls	r3, r3, #16
 80055a6:	431a      	orrs	r2, r3
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	68db      	ldr	r3, [r3, #12]
 80055ac:	061b      	lsls	r3, r3, #24
 80055ae:	431a      	orrs	r2, r3
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	071b      	lsls	r3, r3, #28
 80055b4:	493d      	ldr	r1, [pc, #244]	@ (80056ac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80055b6:	4313      	orrs	r3, r2
 80055b8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80055bc:	4b3b      	ldr	r3, [pc, #236]	@ (80056ac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80055be:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80055c2:	f023 021f 	bic.w	r2, r3, #31
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055ca:	3b01      	subs	r3, #1
 80055cc:	4937      	ldr	r1, [pc, #220]	@ (80056ac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80055ce:	4313      	orrs	r3, r2
 80055d0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d01d      	beq.n	800561c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80055e0:	4b32      	ldr	r3, [pc, #200]	@ (80056ac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80055e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80055e6:	0e1b      	lsrs	r3, r3, #24
 80055e8:	f003 030f 	and.w	r3, r3, #15
 80055ec:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80055ee:	4b2f      	ldr	r3, [pc, #188]	@ (80056ac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80055f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80055f4:	0f1b      	lsrs	r3, r3, #28
 80055f6:	f003 0307 	and.w	r3, r3, #7
 80055fa:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	685b      	ldr	r3, [r3, #4]
 8005600:	019a      	lsls	r2, r3, #6
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	691b      	ldr	r3, [r3, #16]
 8005606:	041b      	lsls	r3, r3, #16
 8005608:	431a      	orrs	r2, r3
 800560a:	693b      	ldr	r3, [r7, #16]
 800560c:	061b      	lsls	r3, r3, #24
 800560e:	431a      	orrs	r2, r3
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	071b      	lsls	r3, r3, #28
 8005614:	4925      	ldr	r1, [pc, #148]	@ (80056ac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005616:	4313      	orrs	r3, r2
 8005618:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005624:	2b00      	cmp	r3, #0
 8005626:	d011      	beq.n	800564c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	685b      	ldr	r3, [r3, #4]
 800562c:	019a      	lsls	r2, r3, #6
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	691b      	ldr	r3, [r3, #16]
 8005632:	041b      	lsls	r3, r3, #16
 8005634:	431a      	orrs	r2, r3
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	68db      	ldr	r3, [r3, #12]
 800563a:	061b      	lsls	r3, r3, #24
 800563c:	431a      	orrs	r2, r3
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	689b      	ldr	r3, [r3, #8]
 8005642:	071b      	lsls	r3, r3, #28
 8005644:	4919      	ldr	r1, [pc, #100]	@ (80056ac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005646:	4313      	orrs	r3, r2
 8005648:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800564c:	4b17      	ldr	r3, [pc, #92]	@ (80056ac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	4a16      	ldr	r2, [pc, #88]	@ (80056ac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005652:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005656:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005658:	f7fd fea4 	bl	80033a4 <HAL_GetTick>
 800565c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800565e:	e008      	b.n	8005672 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005660:	f7fd fea0 	bl	80033a4 <HAL_GetTick>
 8005664:	4602      	mov	r2, r0
 8005666:	697b      	ldr	r3, [r7, #20]
 8005668:	1ad3      	subs	r3, r2, r3
 800566a:	2b64      	cmp	r3, #100	@ 0x64
 800566c:	d901      	bls.n	8005672 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800566e:	2303      	movs	r3, #3
 8005670:	e0d7      	b.n	8005822 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005672:	4b0e      	ldr	r3, [pc, #56]	@ (80056ac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800567a:	2b00      	cmp	r3, #0
 800567c:	d0f0      	beq.n	8005660 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800567e:	69bb      	ldr	r3, [r7, #24]
 8005680:	2b01      	cmp	r3, #1
 8005682:	f040 80cd 	bne.w	8005820 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005686:	4b09      	ldr	r3, [pc, #36]	@ (80056ac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	4a08      	ldr	r2, [pc, #32]	@ (80056ac <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800568c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005690:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005692:	f7fd fe87 	bl	80033a4 <HAL_GetTick>
 8005696:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005698:	e00a      	b.n	80056b0 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800569a:	f7fd fe83 	bl	80033a4 <HAL_GetTick>
 800569e:	4602      	mov	r2, r0
 80056a0:	697b      	ldr	r3, [r7, #20]
 80056a2:	1ad3      	subs	r3, r2, r3
 80056a4:	2b64      	cmp	r3, #100	@ 0x64
 80056a6:	d903      	bls.n	80056b0 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80056a8:	2303      	movs	r3, #3
 80056aa:	e0ba      	b.n	8005822 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 80056ac:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80056b0:	4b5e      	ldr	r3, [pc, #376]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80056b8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80056bc:	d0ed      	beq.n	800569a <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d003      	beq.n	80056d2 <HAL_RCCEx_PeriphCLKConfig+0x682>
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d009      	beq.n	80056e6 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d02e      	beq.n	800573c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d12a      	bne.n	800573c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80056e6:	4b51      	ldr	r3, [pc, #324]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80056e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056ec:	0c1b      	lsrs	r3, r3, #16
 80056ee:	f003 0303 	and.w	r3, r3, #3
 80056f2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80056f4:	4b4d      	ldr	r3, [pc, #308]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80056f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80056fa:	0f1b      	lsrs	r3, r3, #28
 80056fc:	f003 0307 	and.w	r3, r3, #7
 8005700:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	695b      	ldr	r3, [r3, #20]
 8005706:	019a      	lsls	r2, r3, #6
 8005708:	693b      	ldr	r3, [r7, #16]
 800570a:	041b      	lsls	r3, r3, #16
 800570c:	431a      	orrs	r2, r3
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	699b      	ldr	r3, [r3, #24]
 8005712:	061b      	lsls	r3, r3, #24
 8005714:	431a      	orrs	r2, r3
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	071b      	lsls	r3, r3, #28
 800571a:	4944      	ldr	r1, [pc, #272]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800571c:	4313      	orrs	r3, r2
 800571e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005722:	4b42      	ldr	r3, [pc, #264]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005724:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005728:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005730:	3b01      	subs	r3, #1
 8005732:	021b      	lsls	r3, r3, #8
 8005734:	493d      	ldr	r1, [pc, #244]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005736:	4313      	orrs	r3, r2
 8005738:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005744:	2b00      	cmp	r3, #0
 8005746:	d022      	beq.n	800578e <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800574c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005750:	d11d      	bne.n	800578e <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005752:	4b36      	ldr	r3, [pc, #216]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005754:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005758:	0e1b      	lsrs	r3, r3, #24
 800575a:	f003 030f 	and.w	r3, r3, #15
 800575e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005760:	4b32      	ldr	r3, [pc, #200]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005762:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005766:	0f1b      	lsrs	r3, r3, #28
 8005768:	f003 0307 	and.w	r3, r3, #7
 800576c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	695b      	ldr	r3, [r3, #20]
 8005772:	019a      	lsls	r2, r3, #6
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	6a1b      	ldr	r3, [r3, #32]
 8005778:	041b      	lsls	r3, r3, #16
 800577a:	431a      	orrs	r2, r3
 800577c:	693b      	ldr	r3, [r7, #16]
 800577e:	061b      	lsls	r3, r3, #24
 8005780:	431a      	orrs	r2, r3
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	071b      	lsls	r3, r3, #28
 8005786:	4929      	ldr	r1, [pc, #164]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005788:	4313      	orrs	r3, r2
 800578a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f003 0308 	and.w	r3, r3, #8
 8005796:	2b00      	cmp	r3, #0
 8005798:	d028      	beq.n	80057ec <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800579a:	4b24      	ldr	r3, [pc, #144]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800579c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057a0:	0e1b      	lsrs	r3, r3, #24
 80057a2:	f003 030f 	and.w	r3, r3, #15
 80057a6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80057a8:	4b20      	ldr	r3, [pc, #128]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80057aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057ae:	0c1b      	lsrs	r3, r3, #16
 80057b0:	f003 0303 	and.w	r3, r3, #3
 80057b4:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	695b      	ldr	r3, [r3, #20]
 80057ba:	019a      	lsls	r2, r3, #6
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	041b      	lsls	r3, r3, #16
 80057c0:	431a      	orrs	r2, r3
 80057c2:	693b      	ldr	r3, [r7, #16]
 80057c4:	061b      	lsls	r3, r3, #24
 80057c6:	431a      	orrs	r2, r3
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	69db      	ldr	r3, [r3, #28]
 80057cc:	071b      	lsls	r3, r3, #28
 80057ce:	4917      	ldr	r1, [pc, #92]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80057d0:	4313      	orrs	r3, r2
 80057d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80057d6:	4b15      	ldr	r3, [pc, #84]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80057d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80057dc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057e4:	4911      	ldr	r1, [pc, #68]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80057e6:	4313      	orrs	r3, r2
 80057e8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80057ec:	4b0f      	ldr	r3, [pc, #60]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	4a0e      	ldr	r2, [pc, #56]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80057f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80057f6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80057f8:	f7fd fdd4 	bl	80033a4 <HAL_GetTick>
 80057fc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80057fe:	e008      	b.n	8005812 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005800:	f7fd fdd0 	bl	80033a4 <HAL_GetTick>
 8005804:	4602      	mov	r2, r0
 8005806:	697b      	ldr	r3, [r7, #20]
 8005808:	1ad3      	subs	r3, r2, r3
 800580a:	2b64      	cmp	r3, #100	@ 0x64
 800580c:	d901      	bls.n	8005812 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800580e:	2303      	movs	r3, #3
 8005810:	e007      	b.n	8005822 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005812:	4b06      	ldr	r3, [pc, #24]	@ (800582c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800581a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800581e:	d1ef      	bne.n	8005800 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8005820:	2300      	movs	r3, #0
}
 8005822:	4618      	mov	r0, r3
 8005824:	3720      	adds	r7, #32
 8005826:	46bd      	mov	sp, r7
 8005828:	bd80      	pop	{r7, pc}
 800582a:	bf00      	nop
 800582c:	40023800 	.word	0x40023800

08005830 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005830:	b580      	push	{r7, lr}
 8005832:	b082      	sub	sp, #8
 8005834:	af00      	add	r7, sp, #0
 8005836:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2b00      	cmp	r3, #0
 800583c:	d101      	bne.n	8005842 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800583e:	2301      	movs	r3, #1
 8005840:	e049      	b.n	80058d6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005848:	b2db      	uxtb	r3, r3
 800584a:	2b00      	cmp	r3, #0
 800584c:	d106      	bne.n	800585c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	2200      	movs	r2, #0
 8005852:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005856:	6878      	ldr	r0, [r7, #4]
 8005858:	f7fd fc70 	bl	800313c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2202      	movs	r2, #2
 8005860:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681a      	ldr	r2, [r3, #0]
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	3304      	adds	r3, #4
 800586c:	4619      	mov	r1, r3
 800586e:	4610      	mov	r0, r2
 8005870:	f000 fa5e 	bl	8005d30 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2201      	movs	r2, #1
 8005878:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2201      	movs	r2, #1
 8005880:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2201      	movs	r2, #1
 8005888:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2201      	movs	r2, #1
 8005890:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2201      	movs	r2, #1
 8005898:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2201      	movs	r2, #1
 80058a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2201      	movs	r2, #1
 80058a8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2201      	movs	r2, #1
 80058b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2201      	movs	r2, #1
 80058b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2201      	movs	r2, #1
 80058c0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	2201      	movs	r2, #1
 80058c8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2201      	movs	r2, #1
 80058d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80058d4:	2300      	movs	r3, #0
}
 80058d6:	4618      	mov	r0, r3
 80058d8:	3708      	adds	r7, #8
 80058da:	46bd      	mov	sp, r7
 80058dc:	bd80      	pop	{r7, pc}

080058de <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80058de:	b480      	push	{r7}
 80058e0:	b083      	sub	sp, #12
 80058e2:	af00      	add	r7, sp, #0
 80058e4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	68da      	ldr	r2, [r3, #12]
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f022 0201 	bic.w	r2, r2, #1
 80058f4:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	6a1a      	ldr	r2, [r3, #32]
 80058fc:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005900:	4013      	ands	r3, r2
 8005902:	2b00      	cmp	r3, #0
 8005904:	d10f      	bne.n	8005926 <HAL_TIM_Base_Stop_IT+0x48>
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	6a1a      	ldr	r2, [r3, #32]
 800590c:	f240 4344 	movw	r3, #1092	@ 0x444
 8005910:	4013      	ands	r3, r2
 8005912:	2b00      	cmp	r3, #0
 8005914:	d107      	bne.n	8005926 <HAL_TIM_Base_Stop_IT+0x48>
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	681a      	ldr	r2, [r3, #0]
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f022 0201 	bic.w	r2, r2, #1
 8005924:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	2201      	movs	r2, #1
 800592a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800592e:	2300      	movs	r3, #0
}
 8005930:	4618      	mov	r0, r3
 8005932:	370c      	adds	r7, #12
 8005934:	46bd      	mov	sp, r7
 8005936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593a:	4770      	bx	lr

0800593c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800593c:	b580      	push	{r7, lr}
 800593e:	b084      	sub	sp, #16
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	68db      	ldr	r3, [r3, #12]
 800594a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	691b      	ldr	r3, [r3, #16]
 8005952:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005954:	68bb      	ldr	r3, [r7, #8]
 8005956:	f003 0302 	and.w	r3, r3, #2
 800595a:	2b00      	cmp	r3, #0
 800595c:	d020      	beq.n	80059a0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	f003 0302 	and.w	r3, r3, #2
 8005964:	2b00      	cmp	r3, #0
 8005966:	d01b      	beq.n	80059a0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f06f 0202 	mvn.w	r2, #2
 8005970:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	2201      	movs	r2, #1
 8005976:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	699b      	ldr	r3, [r3, #24]
 800597e:	f003 0303 	and.w	r3, r3, #3
 8005982:	2b00      	cmp	r3, #0
 8005984:	d003      	beq.n	800598e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005986:	6878      	ldr	r0, [r7, #4]
 8005988:	f000 f9b4 	bl	8005cf4 <HAL_TIM_IC_CaptureCallback>
 800598c:	e005      	b.n	800599a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800598e:	6878      	ldr	r0, [r7, #4]
 8005990:	f000 f9a6 	bl	8005ce0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005994:	6878      	ldr	r0, [r7, #4]
 8005996:	f000 f9b7 	bl	8005d08 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	2200      	movs	r2, #0
 800599e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80059a0:	68bb      	ldr	r3, [r7, #8]
 80059a2:	f003 0304 	and.w	r3, r3, #4
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d020      	beq.n	80059ec <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	f003 0304 	and.w	r3, r3, #4
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d01b      	beq.n	80059ec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f06f 0204 	mvn.w	r2, #4
 80059bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	2202      	movs	r2, #2
 80059c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	699b      	ldr	r3, [r3, #24]
 80059ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d003      	beq.n	80059da <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80059d2:	6878      	ldr	r0, [r7, #4]
 80059d4:	f000 f98e 	bl	8005cf4 <HAL_TIM_IC_CaptureCallback>
 80059d8:	e005      	b.n	80059e6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80059da:	6878      	ldr	r0, [r7, #4]
 80059dc:	f000 f980 	bl	8005ce0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059e0:	6878      	ldr	r0, [r7, #4]
 80059e2:	f000 f991 	bl	8005d08 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	2200      	movs	r2, #0
 80059ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80059ec:	68bb      	ldr	r3, [r7, #8]
 80059ee:	f003 0308 	and.w	r3, r3, #8
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d020      	beq.n	8005a38 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	f003 0308 	and.w	r3, r3, #8
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d01b      	beq.n	8005a38 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	f06f 0208 	mvn.w	r2, #8
 8005a08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	2204      	movs	r2, #4
 8005a0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	69db      	ldr	r3, [r3, #28]
 8005a16:	f003 0303 	and.w	r3, r3, #3
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d003      	beq.n	8005a26 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a1e:	6878      	ldr	r0, [r7, #4]
 8005a20:	f000 f968 	bl	8005cf4 <HAL_TIM_IC_CaptureCallback>
 8005a24:	e005      	b.n	8005a32 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a26:	6878      	ldr	r0, [r7, #4]
 8005a28:	f000 f95a 	bl	8005ce0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a2c:	6878      	ldr	r0, [r7, #4]
 8005a2e:	f000 f96b 	bl	8005d08 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	2200      	movs	r2, #0
 8005a36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005a38:	68bb      	ldr	r3, [r7, #8]
 8005a3a:	f003 0310 	and.w	r3, r3, #16
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d020      	beq.n	8005a84 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	f003 0310 	and.w	r3, r3, #16
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d01b      	beq.n	8005a84 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	f06f 0210 	mvn.w	r2, #16
 8005a54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	2208      	movs	r2, #8
 8005a5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	69db      	ldr	r3, [r3, #28]
 8005a62:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d003      	beq.n	8005a72 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a6a:	6878      	ldr	r0, [r7, #4]
 8005a6c:	f000 f942 	bl	8005cf4 <HAL_TIM_IC_CaptureCallback>
 8005a70:	e005      	b.n	8005a7e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a72:	6878      	ldr	r0, [r7, #4]
 8005a74:	f000 f934 	bl	8005ce0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a78:	6878      	ldr	r0, [r7, #4]
 8005a7a:	f000 f945 	bl	8005d08 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	2200      	movs	r2, #0
 8005a82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005a84:	68bb      	ldr	r3, [r7, #8]
 8005a86:	f003 0301 	and.w	r3, r3, #1
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d00c      	beq.n	8005aa8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	f003 0301 	and.w	r3, r3, #1
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d007      	beq.n	8005aa8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	f06f 0201 	mvn.w	r2, #1
 8005aa0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005aa2:	6878      	ldr	r0, [r7, #4]
 8005aa4:	f7fc ff5a 	bl	800295c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005aa8:	68bb      	ldr	r3, [r7, #8]
 8005aaa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d104      	bne.n	8005abc <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005ab2:	68bb      	ldr	r3, [r7, #8]
 8005ab4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d00c      	beq.n	8005ad6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d007      	beq.n	8005ad6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005ace:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005ad0:	6878      	ldr	r0, [r7, #4]
 8005ad2:	f000 fb0b 	bl	80060ec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005ad6:	68bb      	ldr	r3, [r7, #8]
 8005ad8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d00c      	beq.n	8005afa <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d007      	beq.n	8005afa <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005af2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005af4:	6878      	ldr	r0, [r7, #4]
 8005af6:	f000 fb03 	bl	8006100 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005afa:	68bb      	ldr	r3, [r7, #8]
 8005afc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d00c      	beq.n	8005b1e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d007      	beq.n	8005b1e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005b16:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005b18:	6878      	ldr	r0, [r7, #4]
 8005b1a:	f000 f8ff 	bl	8005d1c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005b1e:	68bb      	ldr	r3, [r7, #8]
 8005b20:	f003 0320 	and.w	r3, r3, #32
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d00c      	beq.n	8005b42 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	f003 0320 	and.w	r3, r3, #32
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d007      	beq.n	8005b42 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	f06f 0220 	mvn.w	r2, #32
 8005b3a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005b3c:	6878      	ldr	r0, [r7, #4]
 8005b3e:	f000 facb 	bl	80060d8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005b42:	bf00      	nop
 8005b44:	3710      	adds	r7, #16
 8005b46:	46bd      	mov	sp, r7
 8005b48:	bd80      	pop	{r7, pc}
	...

08005b4c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005b4c:	b580      	push	{r7, lr}
 8005b4e:	b084      	sub	sp, #16
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	6078      	str	r0, [r7, #4]
 8005b54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005b56:	2300      	movs	r3, #0
 8005b58:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005b60:	2b01      	cmp	r3, #1
 8005b62:	d101      	bne.n	8005b68 <HAL_TIM_ConfigClockSource+0x1c>
 8005b64:	2302      	movs	r3, #2
 8005b66:	e0b4      	b.n	8005cd2 <HAL_TIM_ConfigClockSource+0x186>
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2201      	movs	r2, #1
 8005b6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2202      	movs	r2, #2
 8005b74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	689b      	ldr	r3, [r3, #8]
 8005b7e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005b80:	68ba      	ldr	r2, [r7, #8]
 8005b82:	4b56      	ldr	r3, [pc, #344]	@ (8005cdc <HAL_TIM_ConfigClockSource+0x190>)
 8005b84:	4013      	ands	r3, r2
 8005b86:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005b88:	68bb      	ldr	r3, [r7, #8]
 8005b8a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005b8e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	68ba      	ldr	r2, [r7, #8]
 8005b96:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005b98:	683b      	ldr	r3, [r7, #0]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ba0:	d03e      	beq.n	8005c20 <HAL_TIM_ConfigClockSource+0xd4>
 8005ba2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ba6:	f200 8087 	bhi.w	8005cb8 <HAL_TIM_ConfigClockSource+0x16c>
 8005baa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005bae:	f000 8086 	beq.w	8005cbe <HAL_TIM_ConfigClockSource+0x172>
 8005bb2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005bb6:	d87f      	bhi.n	8005cb8 <HAL_TIM_ConfigClockSource+0x16c>
 8005bb8:	2b70      	cmp	r3, #112	@ 0x70
 8005bba:	d01a      	beq.n	8005bf2 <HAL_TIM_ConfigClockSource+0xa6>
 8005bbc:	2b70      	cmp	r3, #112	@ 0x70
 8005bbe:	d87b      	bhi.n	8005cb8 <HAL_TIM_ConfigClockSource+0x16c>
 8005bc0:	2b60      	cmp	r3, #96	@ 0x60
 8005bc2:	d050      	beq.n	8005c66 <HAL_TIM_ConfigClockSource+0x11a>
 8005bc4:	2b60      	cmp	r3, #96	@ 0x60
 8005bc6:	d877      	bhi.n	8005cb8 <HAL_TIM_ConfigClockSource+0x16c>
 8005bc8:	2b50      	cmp	r3, #80	@ 0x50
 8005bca:	d03c      	beq.n	8005c46 <HAL_TIM_ConfigClockSource+0xfa>
 8005bcc:	2b50      	cmp	r3, #80	@ 0x50
 8005bce:	d873      	bhi.n	8005cb8 <HAL_TIM_ConfigClockSource+0x16c>
 8005bd0:	2b40      	cmp	r3, #64	@ 0x40
 8005bd2:	d058      	beq.n	8005c86 <HAL_TIM_ConfigClockSource+0x13a>
 8005bd4:	2b40      	cmp	r3, #64	@ 0x40
 8005bd6:	d86f      	bhi.n	8005cb8 <HAL_TIM_ConfigClockSource+0x16c>
 8005bd8:	2b30      	cmp	r3, #48	@ 0x30
 8005bda:	d064      	beq.n	8005ca6 <HAL_TIM_ConfigClockSource+0x15a>
 8005bdc:	2b30      	cmp	r3, #48	@ 0x30
 8005bde:	d86b      	bhi.n	8005cb8 <HAL_TIM_ConfigClockSource+0x16c>
 8005be0:	2b20      	cmp	r3, #32
 8005be2:	d060      	beq.n	8005ca6 <HAL_TIM_ConfigClockSource+0x15a>
 8005be4:	2b20      	cmp	r3, #32
 8005be6:	d867      	bhi.n	8005cb8 <HAL_TIM_ConfigClockSource+0x16c>
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d05c      	beq.n	8005ca6 <HAL_TIM_ConfigClockSource+0x15a>
 8005bec:	2b10      	cmp	r3, #16
 8005bee:	d05a      	beq.n	8005ca6 <HAL_TIM_ConfigClockSource+0x15a>
 8005bf0:	e062      	b.n	8005cb8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005bfa:	683b      	ldr	r3, [r7, #0]
 8005bfc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005bfe:	683b      	ldr	r3, [r7, #0]
 8005c00:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005c02:	f000 f9bb 	bl	8005f7c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	689b      	ldr	r3, [r3, #8]
 8005c0c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005c0e:	68bb      	ldr	r3, [r7, #8]
 8005c10:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005c14:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	68ba      	ldr	r2, [r7, #8]
 8005c1c:	609a      	str	r2, [r3, #8]
      break;
 8005c1e:	e04f      	b.n	8005cc0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005c24:	683b      	ldr	r3, [r7, #0]
 8005c26:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005c28:	683b      	ldr	r3, [r7, #0]
 8005c2a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005c30:	f000 f9a4 	bl	8005f7c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	689a      	ldr	r2, [r3, #8]
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005c42:	609a      	str	r2, [r3, #8]
      break;
 8005c44:	e03c      	b.n	8005cc0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005c4e:	683b      	ldr	r3, [r7, #0]
 8005c50:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c52:	461a      	mov	r2, r3
 8005c54:	f000 f918 	bl	8005e88 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	2150      	movs	r1, #80	@ 0x50
 8005c5e:	4618      	mov	r0, r3
 8005c60:	f000 f971 	bl	8005f46 <TIM_ITRx_SetConfig>
      break;
 8005c64:	e02c      	b.n	8005cc0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005c6a:	683b      	ldr	r3, [r7, #0]
 8005c6c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005c6e:	683b      	ldr	r3, [r7, #0]
 8005c70:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005c72:	461a      	mov	r2, r3
 8005c74:	f000 f937 	bl	8005ee6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	2160      	movs	r1, #96	@ 0x60
 8005c7e:	4618      	mov	r0, r3
 8005c80:	f000 f961 	bl	8005f46 <TIM_ITRx_SetConfig>
      break;
 8005c84:	e01c      	b.n	8005cc0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005c8a:	683b      	ldr	r3, [r7, #0]
 8005c8c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005c8e:	683b      	ldr	r3, [r7, #0]
 8005c90:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c92:	461a      	mov	r2, r3
 8005c94:	f000 f8f8 	bl	8005e88 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	2140      	movs	r1, #64	@ 0x40
 8005c9e:	4618      	mov	r0, r3
 8005ca0:	f000 f951 	bl	8005f46 <TIM_ITRx_SetConfig>
      break;
 8005ca4:	e00c      	b.n	8005cc0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681a      	ldr	r2, [r3, #0]
 8005caa:	683b      	ldr	r3, [r7, #0]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	4619      	mov	r1, r3
 8005cb0:	4610      	mov	r0, r2
 8005cb2:	f000 f948 	bl	8005f46 <TIM_ITRx_SetConfig>
      break;
 8005cb6:	e003      	b.n	8005cc0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005cb8:	2301      	movs	r3, #1
 8005cba:	73fb      	strb	r3, [r7, #15]
      break;
 8005cbc:	e000      	b.n	8005cc0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005cbe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2201      	movs	r2, #1
 8005cc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2200      	movs	r2, #0
 8005ccc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005cd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005cd2:	4618      	mov	r0, r3
 8005cd4:	3710      	adds	r7, #16
 8005cd6:	46bd      	mov	sp, r7
 8005cd8:	bd80      	pop	{r7, pc}
 8005cda:	bf00      	nop
 8005cdc:	fffeff88 	.word	0xfffeff88

08005ce0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005ce0:	b480      	push	{r7}
 8005ce2:	b083      	sub	sp, #12
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005ce8:	bf00      	nop
 8005cea:	370c      	adds	r7, #12
 8005cec:	46bd      	mov	sp, r7
 8005cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf2:	4770      	bx	lr

08005cf4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005cf4:	b480      	push	{r7}
 8005cf6:	b083      	sub	sp, #12
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005cfc:	bf00      	nop
 8005cfe:	370c      	adds	r7, #12
 8005d00:	46bd      	mov	sp, r7
 8005d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d06:	4770      	bx	lr

08005d08 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005d08:	b480      	push	{r7}
 8005d0a:	b083      	sub	sp, #12
 8005d0c:	af00      	add	r7, sp, #0
 8005d0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005d10:	bf00      	nop
 8005d12:	370c      	adds	r7, #12
 8005d14:	46bd      	mov	sp, r7
 8005d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1a:	4770      	bx	lr

08005d1c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005d1c:	b480      	push	{r7}
 8005d1e:	b083      	sub	sp, #12
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005d24:	bf00      	nop
 8005d26:	370c      	adds	r7, #12
 8005d28:	46bd      	mov	sp, r7
 8005d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2e:	4770      	bx	lr

08005d30 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005d30:	b480      	push	{r7}
 8005d32:	b085      	sub	sp, #20
 8005d34:	af00      	add	r7, sp, #0
 8005d36:	6078      	str	r0, [r7, #4]
 8005d38:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	4a46      	ldr	r2, [pc, #280]	@ (8005e5c <TIM_Base_SetConfig+0x12c>)
 8005d44:	4293      	cmp	r3, r2
 8005d46:	d013      	beq.n	8005d70 <TIM_Base_SetConfig+0x40>
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d4e:	d00f      	beq.n	8005d70 <TIM_Base_SetConfig+0x40>
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	4a43      	ldr	r2, [pc, #268]	@ (8005e60 <TIM_Base_SetConfig+0x130>)
 8005d54:	4293      	cmp	r3, r2
 8005d56:	d00b      	beq.n	8005d70 <TIM_Base_SetConfig+0x40>
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	4a42      	ldr	r2, [pc, #264]	@ (8005e64 <TIM_Base_SetConfig+0x134>)
 8005d5c:	4293      	cmp	r3, r2
 8005d5e:	d007      	beq.n	8005d70 <TIM_Base_SetConfig+0x40>
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	4a41      	ldr	r2, [pc, #260]	@ (8005e68 <TIM_Base_SetConfig+0x138>)
 8005d64:	4293      	cmp	r3, r2
 8005d66:	d003      	beq.n	8005d70 <TIM_Base_SetConfig+0x40>
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	4a40      	ldr	r2, [pc, #256]	@ (8005e6c <TIM_Base_SetConfig+0x13c>)
 8005d6c:	4293      	cmp	r3, r2
 8005d6e:	d108      	bne.n	8005d82 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d76:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005d78:	683b      	ldr	r3, [r7, #0]
 8005d7a:	685b      	ldr	r3, [r3, #4]
 8005d7c:	68fa      	ldr	r2, [r7, #12]
 8005d7e:	4313      	orrs	r3, r2
 8005d80:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	4a35      	ldr	r2, [pc, #212]	@ (8005e5c <TIM_Base_SetConfig+0x12c>)
 8005d86:	4293      	cmp	r3, r2
 8005d88:	d02b      	beq.n	8005de2 <TIM_Base_SetConfig+0xb2>
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005d90:	d027      	beq.n	8005de2 <TIM_Base_SetConfig+0xb2>
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	4a32      	ldr	r2, [pc, #200]	@ (8005e60 <TIM_Base_SetConfig+0x130>)
 8005d96:	4293      	cmp	r3, r2
 8005d98:	d023      	beq.n	8005de2 <TIM_Base_SetConfig+0xb2>
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	4a31      	ldr	r2, [pc, #196]	@ (8005e64 <TIM_Base_SetConfig+0x134>)
 8005d9e:	4293      	cmp	r3, r2
 8005da0:	d01f      	beq.n	8005de2 <TIM_Base_SetConfig+0xb2>
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	4a30      	ldr	r2, [pc, #192]	@ (8005e68 <TIM_Base_SetConfig+0x138>)
 8005da6:	4293      	cmp	r3, r2
 8005da8:	d01b      	beq.n	8005de2 <TIM_Base_SetConfig+0xb2>
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	4a2f      	ldr	r2, [pc, #188]	@ (8005e6c <TIM_Base_SetConfig+0x13c>)
 8005dae:	4293      	cmp	r3, r2
 8005db0:	d017      	beq.n	8005de2 <TIM_Base_SetConfig+0xb2>
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	4a2e      	ldr	r2, [pc, #184]	@ (8005e70 <TIM_Base_SetConfig+0x140>)
 8005db6:	4293      	cmp	r3, r2
 8005db8:	d013      	beq.n	8005de2 <TIM_Base_SetConfig+0xb2>
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	4a2d      	ldr	r2, [pc, #180]	@ (8005e74 <TIM_Base_SetConfig+0x144>)
 8005dbe:	4293      	cmp	r3, r2
 8005dc0:	d00f      	beq.n	8005de2 <TIM_Base_SetConfig+0xb2>
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	4a2c      	ldr	r2, [pc, #176]	@ (8005e78 <TIM_Base_SetConfig+0x148>)
 8005dc6:	4293      	cmp	r3, r2
 8005dc8:	d00b      	beq.n	8005de2 <TIM_Base_SetConfig+0xb2>
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	4a2b      	ldr	r2, [pc, #172]	@ (8005e7c <TIM_Base_SetConfig+0x14c>)
 8005dce:	4293      	cmp	r3, r2
 8005dd0:	d007      	beq.n	8005de2 <TIM_Base_SetConfig+0xb2>
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	4a2a      	ldr	r2, [pc, #168]	@ (8005e80 <TIM_Base_SetConfig+0x150>)
 8005dd6:	4293      	cmp	r3, r2
 8005dd8:	d003      	beq.n	8005de2 <TIM_Base_SetConfig+0xb2>
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	4a29      	ldr	r2, [pc, #164]	@ (8005e84 <TIM_Base_SetConfig+0x154>)
 8005dde:	4293      	cmp	r3, r2
 8005de0:	d108      	bne.n	8005df4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005de8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005dea:	683b      	ldr	r3, [r7, #0]
 8005dec:	68db      	ldr	r3, [r3, #12]
 8005dee:	68fa      	ldr	r2, [r7, #12]
 8005df0:	4313      	orrs	r3, r2
 8005df2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005dfa:	683b      	ldr	r3, [r7, #0]
 8005dfc:	695b      	ldr	r3, [r3, #20]
 8005dfe:	4313      	orrs	r3, r2
 8005e00:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	68fa      	ldr	r2, [r7, #12]
 8005e06:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005e08:	683b      	ldr	r3, [r7, #0]
 8005e0a:	689a      	ldr	r2, [r3, #8]
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005e10:	683b      	ldr	r3, [r7, #0]
 8005e12:	681a      	ldr	r2, [r3, #0]
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	4a10      	ldr	r2, [pc, #64]	@ (8005e5c <TIM_Base_SetConfig+0x12c>)
 8005e1c:	4293      	cmp	r3, r2
 8005e1e:	d003      	beq.n	8005e28 <TIM_Base_SetConfig+0xf8>
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	4a12      	ldr	r2, [pc, #72]	@ (8005e6c <TIM_Base_SetConfig+0x13c>)
 8005e24:	4293      	cmp	r3, r2
 8005e26:	d103      	bne.n	8005e30 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005e28:	683b      	ldr	r3, [r7, #0]
 8005e2a:	691a      	ldr	r2, [r3, #16]
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2201      	movs	r2, #1
 8005e34:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	691b      	ldr	r3, [r3, #16]
 8005e3a:	f003 0301 	and.w	r3, r3, #1
 8005e3e:	2b01      	cmp	r3, #1
 8005e40:	d105      	bne.n	8005e4e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	691b      	ldr	r3, [r3, #16]
 8005e46:	f023 0201 	bic.w	r2, r3, #1
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	611a      	str	r2, [r3, #16]
  }
}
 8005e4e:	bf00      	nop
 8005e50:	3714      	adds	r7, #20
 8005e52:	46bd      	mov	sp, r7
 8005e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e58:	4770      	bx	lr
 8005e5a:	bf00      	nop
 8005e5c:	40010000 	.word	0x40010000
 8005e60:	40000400 	.word	0x40000400
 8005e64:	40000800 	.word	0x40000800
 8005e68:	40000c00 	.word	0x40000c00
 8005e6c:	40010400 	.word	0x40010400
 8005e70:	40014000 	.word	0x40014000
 8005e74:	40014400 	.word	0x40014400
 8005e78:	40014800 	.word	0x40014800
 8005e7c:	40001800 	.word	0x40001800
 8005e80:	40001c00 	.word	0x40001c00
 8005e84:	40002000 	.word	0x40002000

08005e88 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005e88:	b480      	push	{r7}
 8005e8a:	b087      	sub	sp, #28
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	60f8      	str	r0, [r7, #12]
 8005e90:	60b9      	str	r1, [r7, #8]
 8005e92:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	6a1b      	ldr	r3, [r3, #32]
 8005e98:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	6a1b      	ldr	r3, [r3, #32]
 8005e9e:	f023 0201 	bic.w	r2, r3, #1
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	699b      	ldr	r3, [r3, #24]
 8005eaa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005eac:	693b      	ldr	r3, [r7, #16]
 8005eae:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005eb2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	011b      	lsls	r3, r3, #4
 8005eb8:	693a      	ldr	r2, [r7, #16]
 8005eba:	4313      	orrs	r3, r2
 8005ebc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005ebe:	697b      	ldr	r3, [r7, #20]
 8005ec0:	f023 030a 	bic.w	r3, r3, #10
 8005ec4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005ec6:	697a      	ldr	r2, [r7, #20]
 8005ec8:	68bb      	ldr	r3, [r7, #8]
 8005eca:	4313      	orrs	r3, r2
 8005ecc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	693a      	ldr	r2, [r7, #16]
 8005ed2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	697a      	ldr	r2, [r7, #20]
 8005ed8:	621a      	str	r2, [r3, #32]
}
 8005eda:	bf00      	nop
 8005edc:	371c      	adds	r7, #28
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee4:	4770      	bx	lr

08005ee6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005ee6:	b480      	push	{r7}
 8005ee8:	b087      	sub	sp, #28
 8005eea:	af00      	add	r7, sp, #0
 8005eec:	60f8      	str	r0, [r7, #12]
 8005eee:	60b9      	str	r1, [r7, #8]
 8005ef0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	6a1b      	ldr	r3, [r3, #32]
 8005ef6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	6a1b      	ldr	r3, [r3, #32]
 8005efc:	f023 0210 	bic.w	r2, r3, #16
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	699b      	ldr	r3, [r3, #24]
 8005f08:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005f0a:	693b      	ldr	r3, [r7, #16]
 8005f0c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005f10:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	031b      	lsls	r3, r3, #12
 8005f16:	693a      	ldr	r2, [r7, #16]
 8005f18:	4313      	orrs	r3, r2
 8005f1a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005f1c:	697b      	ldr	r3, [r7, #20]
 8005f1e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005f22:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005f24:	68bb      	ldr	r3, [r7, #8]
 8005f26:	011b      	lsls	r3, r3, #4
 8005f28:	697a      	ldr	r2, [r7, #20]
 8005f2a:	4313      	orrs	r3, r2
 8005f2c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	693a      	ldr	r2, [r7, #16]
 8005f32:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	697a      	ldr	r2, [r7, #20]
 8005f38:	621a      	str	r2, [r3, #32]
}
 8005f3a:	bf00      	nop
 8005f3c:	371c      	adds	r7, #28
 8005f3e:	46bd      	mov	sp, r7
 8005f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f44:	4770      	bx	lr

08005f46 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005f46:	b480      	push	{r7}
 8005f48:	b085      	sub	sp, #20
 8005f4a:	af00      	add	r7, sp, #0
 8005f4c:	6078      	str	r0, [r7, #4]
 8005f4e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	689b      	ldr	r3, [r3, #8]
 8005f54:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f5c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005f5e:	683a      	ldr	r2, [r7, #0]
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	4313      	orrs	r3, r2
 8005f64:	f043 0307 	orr.w	r3, r3, #7
 8005f68:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	68fa      	ldr	r2, [r7, #12]
 8005f6e:	609a      	str	r2, [r3, #8]
}
 8005f70:	bf00      	nop
 8005f72:	3714      	adds	r7, #20
 8005f74:	46bd      	mov	sp, r7
 8005f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7a:	4770      	bx	lr

08005f7c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005f7c:	b480      	push	{r7}
 8005f7e:	b087      	sub	sp, #28
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	60f8      	str	r0, [r7, #12]
 8005f84:	60b9      	str	r1, [r7, #8]
 8005f86:	607a      	str	r2, [r7, #4]
 8005f88:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	689b      	ldr	r3, [r3, #8]
 8005f8e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005f90:	697b      	ldr	r3, [r7, #20]
 8005f92:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005f96:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005f98:	683b      	ldr	r3, [r7, #0]
 8005f9a:	021a      	lsls	r2, r3, #8
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	431a      	orrs	r2, r3
 8005fa0:	68bb      	ldr	r3, [r7, #8]
 8005fa2:	4313      	orrs	r3, r2
 8005fa4:	697a      	ldr	r2, [r7, #20]
 8005fa6:	4313      	orrs	r3, r2
 8005fa8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	697a      	ldr	r2, [r7, #20]
 8005fae:	609a      	str	r2, [r3, #8]
}
 8005fb0:	bf00      	nop
 8005fb2:	371c      	adds	r7, #28
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fba:	4770      	bx	lr

08005fbc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005fbc:	b480      	push	{r7}
 8005fbe:	b085      	sub	sp, #20
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
 8005fc4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005fcc:	2b01      	cmp	r3, #1
 8005fce:	d101      	bne.n	8005fd4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005fd0:	2302      	movs	r3, #2
 8005fd2:	e06d      	b.n	80060b0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2201      	movs	r2, #1
 8005fd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2202      	movs	r2, #2
 8005fe0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	685b      	ldr	r3, [r3, #4]
 8005fea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	689b      	ldr	r3, [r3, #8]
 8005ff2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	4a30      	ldr	r2, [pc, #192]	@ (80060bc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	d004      	beq.n	8006008 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	4a2f      	ldr	r2, [pc, #188]	@ (80060c0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006004:	4293      	cmp	r3, r2
 8006006:	d108      	bne.n	800601a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800600e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006010:	683b      	ldr	r3, [r7, #0]
 8006012:	685b      	ldr	r3, [r3, #4]
 8006014:	68fa      	ldr	r2, [r7, #12]
 8006016:	4313      	orrs	r3, r2
 8006018:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006020:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006022:	683b      	ldr	r3, [r7, #0]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	68fa      	ldr	r2, [r7, #12]
 8006028:	4313      	orrs	r3, r2
 800602a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	68fa      	ldr	r2, [r7, #12]
 8006032:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	4a20      	ldr	r2, [pc, #128]	@ (80060bc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800603a:	4293      	cmp	r3, r2
 800603c:	d022      	beq.n	8006084 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006046:	d01d      	beq.n	8006084 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	4a1d      	ldr	r2, [pc, #116]	@ (80060c4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800604e:	4293      	cmp	r3, r2
 8006050:	d018      	beq.n	8006084 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	4a1c      	ldr	r2, [pc, #112]	@ (80060c8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006058:	4293      	cmp	r3, r2
 800605a:	d013      	beq.n	8006084 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	4a1a      	ldr	r2, [pc, #104]	@ (80060cc <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8006062:	4293      	cmp	r3, r2
 8006064:	d00e      	beq.n	8006084 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	4a15      	ldr	r2, [pc, #84]	@ (80060c0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800606c:	4293      	cmp	r3, r2
 800606e:	d009      	beq.n	8006084 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	4a16      	ldr	r2, [pc, #88]	@ (80060d0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006076:	4293      	cmp	r3, r2
 8006078:	d004      	beq.n	8006084 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	4a15      	ldr	r2, [pc, #84]	@ (80060d4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006080:	4293      	cmp	r3, r2
 8006082:	d10c      	bne.n	800609e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006084:	68bb      	ldr	r3, [r7, #8]
 8006086:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800608a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	689b      	ldr	r3, [r3, #8]
 8006090:	68ba      	ldr	r2, [r7, #8]
 8006092:	4313      	orrs	r3, r2
 8006094:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	68ba      	ldr	r2, [r7, #8]
 800609c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	2201      	movs	r2, #1
 80060a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	2200      	movs	r2, #0
 80060aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80060ae:	2300      	movs	r3, #0
}
 80060b0:	4618      	mov	r0, r3
 80060b2:	3714      	adds	r7, #20
 80060b4:	46bd      	mov	sp, r7
 80060b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ba:	4770      	bx	lr
 80060bc:	40010000 	.word	0x40010000
 80060c0:	40010400 	.word	0x40010400
 80060c4:	40000400 	.word	0x40000400
 80060c8:	40000800 	.word	0x40000800
 80060cc:	40000c00 	.word	0x40000c00
 80060d0:	40014000 	.word	0x40014000
 80060d4:	40001800 	.word	0x40001800

080060d8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80060d8:	b480      	push	{r7}
 80060da:	b083      	sub	sp, #12
 80060dc:	af00      	add	r7, sp, #0
 80060de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80060e0:	bf00      	nop
 80060e2:	370c      	adds	r7, #12
 80060e4:	46bd      	mov	sp, r7
 80060e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ea:	4770      	bx	lr

080060ec <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80060ec:	b480      	push	{r7}
 80060ee:	b083      	sub	sp, #12
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80060f4:	bf00      	nop
 80060f6:	370c      	adds	r7, #12
 80060f8:	46bd      	mov	sp, r7
 80060fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fe:	4770      	bx	lr

08006100 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006100:	b480      	push	{r7}
 8006102:	b083      	sub	sp, #12
 8006104:	af00      	add	r7, sp, #0
 8006106:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006108:	bf00      	nop
 800610a:	370c      	adds	r7, #12
 800610c:	46bd      	mov	sp, r7
 800610e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006112:	4770      	bx	lr

08006114 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006114:	b580      	push	{r7, lr}
 8006116:	b082      	sub	sp, #8
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2b00      	cmp	r3, #0
 8006120:	d101      	bne.n	8006126 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006122:	2301      	movs	r3, #1
 8006124:	e040      	b.n	80061a8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800612a:	2b00      	cmp	r3, #0
 800612c:	d106      	bne.n	800613c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	2200      	movs	r2, #0
 8006132:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006136:	6878      	ldr	r0, [r7, #4]
 8006138:	f7fd f85c 	bl	80031f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2224      	movs	r2, #36	@ 0x24
 8006140:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	681a      	ldr	r2, [r3, #0]
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f022 0201 	bic.w	r2, r2, #1
 8006150:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006156:	2b00      	cmp	r3, #0
 8006158:	d002      	beq.n	8006160 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800615a:	6878      	ldr	r0, [r7, #4]
 800615c:	f000 fbde 	bl	800691c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006160:	6878      	ldr	r0, [r7, #4]
 8006162:	f000 f977 	bl	8006454 <UART_SetConfig>
 8006166:	4603      	mov	r3, r0
 8006168:	2b01      	cmp	r3, #1
 800616a:	d101      	bne.n	8006170 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800616c:	2301      	movs	r3, #1
 800616e:	e01b      	b.n	80061a8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	685a      	ldr	r2, [r3, #4]
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800617e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	689a      	ldr	r2, [r3, #8]
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800618e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	681a      	ldr	r2, [r3, #0]
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f042 0201 	orr.w	r2, r2, #1
 800619e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80061a0:	6878      	ldr	r0, [r7, #4]
 80061a2:	f000 fc5d 	bl	8006a60 <UART_CheckIdleState>
 80061a6:	4603      	mov	r3, r0
}
 80061a8:	4618      	mov	r0, r3
 80061aa:	3708      	adds	r7, #8
 80061ac:	46bd      	mov	sp, r7
 80061ae:	bd80      	pop	{r7, pc}

080061b0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80061b0:	b580      	push	{r7, lr}
 80061b2:	b08a      	sub	sp, #40	@ 0x28
 80061b4:	af02      	add	r7, sp, #8
 80061b6:	60f8      	str	r0, [r7, #12]
 80061b8:	60b9      	str	r1, [r7, #8]
 80061ba:	603b      	str	r3, [r7, #0]
 80061bc:	4613      	mov	r3, r2
 80061be:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80061c4:	2b20      	cmp	r3, #32
 80061c6:	d177      	bne.n	80062b8 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80061c8:	68bb      	ldr	r3, [r7, #8]
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d002      	beq.n	80061d4 <HAL_UART_Transmit+0x24>
 80061ce:	88fb      	ldrh	r3, [r7, #6]
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d101      	bne.n	80061d8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80061d4:	2301      	movs	r3, #1
 80061d6:	e070      	b.n	80062ba <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	2200      	movs	r2, #0
 80061dc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	2221      	movs	r2, #33	@ 0x21
 80061e4:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80061e6:	f7fd f8dd 	bl	80033a4 <HAL_GetTick>
 80061ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	88fa      	ldrh	r2, [r7, #6]
 80061f0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	88fa      	ldrh	r2, [r7, #6]
 80061f8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	689b      	ldr	r3, [r3, #8]
 8006200:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006204:	d108      	bne.n	8006218 <HAL_UART_Transmit+0x68>
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	691b      	ldr	r3, [r3, #16]
 800620a:	2b00      	cmp	r3, #0
 800620c:	d104      	bne.n	8006218 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800620e:	2300      	movs	r3, #0
 8006210:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006212:	68bb      	ldr	r3, [r7, #8]
 8006214:	61bb      	str	r3, [r7, #24]
 8006216:	e003      	b.n	8006220 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006218:	68bb      	ldr	r3, [r7, #8]
 800621a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800621c:	2300      	movs	r3, #0
 800621e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006220:	e02f      	b.n	8006282 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006222:	683b      	ldr	r3, [r7, #0]
 8006224:	9300      	str	r3, [sp, #0]
 8006226:	697b      	ldr	r3, [r7, #20]
 8006228:	2200      	movs	r2, #0
 800622a:	2180      	movs	r1, #128	@ 0x80
 800622c:	68f8      	ldr	r0, [r7, #12]
 800622e:	f000 fc6e 	bl	8006b0e <UART_WaitOnFlagUntilTimeout>
 8006232:	4603      	mov	r3, r0
 8006234:	2b00      	cmp	r3, #0
 8006236:	d004      	beq.n	8006242 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	2220      	movs	r2, #32
 800623c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800623e:	2303      	movs	r3, #3
 8006240:	e03b      	b.n	80062ba <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8006242:	69fb      	ldr	r3, [r7, #28]
 8006244:	2b00      	cmp	r3, #0
 8006246:	d10b      	bne.n	8006260 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006248:	69bb      	ldr	r3, [r7, #24]
 800624a:	881b      	ldrh	r3, [r3, #0]
 800624c:	461a      	mov	r2, r3
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006256:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006258:	69bb      	ldr	r3, [r7, #24]
 800625a:	3302      	adds	r3, #2
 800625c:	61bb      	str	r3, [r7, #24]
 800625e:	e007      	b.n	8006270 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006260:	69fb      	ldr	r3, [r7, #28]
 8006262:	781a      	ldrb	r2, [r3, #0]
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800626a:	69fb      	ldr	r3, [r7, #28]
 800626c:	3301      	adds	r3, #1
 800626e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006276:	b29b      	uxth	r3, r3
 8006278:	3b01      	subs	r3, #1
 800627a:	b29a      	uxth	r2, r3
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006288:	b29b      	uxth	r3, r3
 800628a:	2b00      	cmp	r3, #0
 800628c:	d1c9      	bne.n	8006222 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800628e:	683b      	ldr	r3, [r7, #0]
 8006290:	9300      	str	r3, [sp, #0]
 8006292:	697b      	ldr	r3, [r7, #20]
 8006294:	2200      	movs	r2, #0
 8006296:	2140      	movs	r1, #64	@ 0x40
 8006298:	68f8      	ldr	r0, [r7, #12]
 800629a:	f000 fc38 	bl	8006b0e <UART_WaitOnFlagUntilTimeout>
 800629e:	4603      	mov	r3, r0
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d004      	beq.n	80062ae <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	2220      	movs	r2, #32
 80062a8:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80062aa:	2303      	movs	r3, #3
 80062ac:	e005      	b.n	80062ba <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	2220      	movs	r2, #32
 80062b2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80062b4:	2300      	movs	r3, #0
 80062b6:	e000      	b.n	80062ba <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80062b8:	2302      	movs	r3, #2
  }
}
 80062ba:	4618      	mov	r0, r3
 80062bc:	3720      	adds	r7, #32
 80062be:	46bd      	mov	sp, r7
 80062c0:	bd80      	pop	{r7, pc}

080062c2 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80062c2:	b580      	push	{r7, lr}
 80062c4:	b08a      	sub	sp, #40	@ 0x28
 80062c6:	af02      	add	r7, sp, #8
 80062c8:	60f8      	str	r0, [r7, #12]
 80062ca:	60b9      	str	r1, [r7, #8]
 80062cc:	603b      	str	r3, [r7, #0]
 80062ce:	4613      	mov	r3, r2
 80062d0:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80062d8:	2b20      	cmp	r3, #32
 80062da:	f040 80b5 	bne.w	8006448 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 80062de:	68bb      	ldr	r3, [r7, #8]
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d002      	beq.n	80062ea <HAL_UART_Receive+0x28>
 80062e4:	88fb      	ldrh	r3, [r7, #6]
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d101      	bne.n	80062ee <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 80062ea:	2301      	movs	r3, #1
 80062ec:	e0ad      	b.n	800644a <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	2200      	movs	r2, #0
 80062f2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	2222      	movs	r2, #34	@ 0x22
 80062fa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	2200      	movs	r2, #0
 8006302:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006304:	f7fd f84e 	bl	80033a4 <HAL_GetTick>
 8006308:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	88fa      	ldrh	r2, [r7, #6]
 800630e:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	88fa      	ldrh	r2, [r7, #6]
 8006316:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	689b      	ldr	r3, [r3, #8]
 800631e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006322:	d10e      	bne.n	8006342 <HAL_UART_Receive+0x80>
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	691b      	ldr	r3, [r3, #16]
 8006328:	2b00      	cmp	r3, #0
 800632a:	d105      	bne.n	8006338 <HAL_UART_Receive+0x76>
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8006332:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006336:	e02d      	b.n	8006394 <HAL_UART_Receive+0xd2>
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	22ff      	movs	r2, #255	@ 0xff
 800633c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006340:	e028      	b.n	8006394 <HAL_UART_Receive+0xd2>
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	689b      	ldr	r3, [r3, #8]
 8006346:	2b00      	cmp	r3, #0
 8006348:	d10d      	bne.n	8006366 <HAL_UART_Receive+0xa4>
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	691b      	ldr	r3, [r3, #16]
 800634e:	2b00      	cmp	r3, #0
 8006350:	d104      	bne.n	800635c <HAL_UART_Receive+0x9a>
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	22ff      	movs	r2, #255	@ 0xff
 8006356:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800635a:	e01b      	b.n	8006394 <HAL_UART_Receive+0xd2>
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	227f      	movs	r2, #127	@ 0x7f
 8006360:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006364:	e016      	b.n	8006394 <HAL_UART_Receive+0xd2>
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	689b      	ldr	r3, [r3, #8]
 800636a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800636e:	d10d      	bne.n	800638c <HAL_UART_Receive+0xca>
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	691b      	ldr	r3, [r3, #16]
 8006374:	2b00      	cmp	r3, #0
 8006376:	d104      	bne.n	8006382 <HAL_UART_Receive+0xc0>
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	227f      	movs	r2, #127	@ 0x7f
 800637c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8006380:	e008      	b.n	8006394 <HAL_UART_Receive+0xd2>
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	223f      	movs	r2, #63	@ 0x3f
 8006386:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800638a:	e003      	b.n	8006394 <HAL_UART_Receive+0xd2>
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	2200      	movs	r2, #0
 8006390:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800639a:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	689b      	ldr	r3, [r3, #8]
 80063a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80063a4:	d108      	bne.n	80063b8 <HAL_UART_Receive+0xf6>
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	691b      	ldr	r3, [r3, #16]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d104      	bne.n	80063b8 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 80063ae:	2300      	movs	r3, #0
 80063b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80063b2:	68bb      	ldr	r3, [r7, #8]
 80063b4:	61bb      	str	r3, [r7, #24]
 80063b6:	e003      	b.n	80063c0 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 80063b8:	68bb      	ldr	r3, [r7, #8]
 80063ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80063bc:	2300      	movs	r3, #0
 80063be:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80063c0:	e036      	b.n	8006430 <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80063c2:	683b      	ldr	r3, [r7, #0]
 80063c4:	9300      	str	r3, [sp, #0]
 80063c6:	697b      	ldr	r3, [r7, #20]
 80063c8:	2200      	movs	r2, #0
 80063ca:	2120      	movs	r1, #32
 80063cc:	68f8      	ldr	r0, [r7, #12]
 80063ce:	f000 fb9e 	bl	8006b0e <UART_WaitOnFlagUntilTimeout>
 80063d2:	4603      	mov	r3, r0
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d005      	beq.n	80063e4 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	2220      	movs	r2, #32
 80063dc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 80063e0:	2303      	movs	r3, #3
 80063e2:	e032      	b.n	800644a <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 80063e4:	69fb      	ldr	r3, [r7, #28]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d10c      	bne.n	8006404 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063f0:	b29a      	uxth	r2, r3
 80063f2:	8a7b      	ldrh	r3, [r7, #18]
 80063f4:	4013      	ands	r3, r2
 80063f6:	b29a      	uxth	r2, r3
 80063f8:	69bb      	ldr	r3, [r7, #24]
 80063fa:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80063fc:	69bb      	ldr	r3, [r7, #24]
 80063fe:	3302      	adds	r3, #2
 8006400:	61bb      	str	r3, [r7, #24]
 8006402:	e00c      	b.n	800641e <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800640a:	b2da      	uxtb	r2, r3
 800640c:	8a7b      	ldrh	r3, [r7, #18]
 800640e:	b2db      	uxtb	r3, r3
 8006410:	4013      	ands	r3, r2
 8006412:	b2da      	uxtb	r2, r3
 8006414:	69fb      	ldr	r3, [r7, #28]
 8006416:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8006418:	69fb      	ldr	r3, [r7, #28]
 800641a:	3301      	adds	r3, #1
 800641c:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006424:	b29b      	uxth	r3, r3
 8006426:	3b01      	subs	r3, #1
 8006428:	b29a      	uxth	r2, r3
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8006436:	b29b      	uxth	r3, r3
 8006438:	2b00      	cmp	r3, #0
 800643a:	d1c2      	bne.n	80063c2 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	2220      	movs	r2, #32
 8006440:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 8006444:	2300      	movs	r3, #0
 8006446:	e000      	b.n	800644a <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 8006448:	2302      	movs	r3, #2
  }
}
 800644a:	4618      	mov	r0, r3
 800644c:	3720      	adds	r7, #32
 800644e:	46bd      	mov	sp, r7
 8006450:	bd80      	pop	{r7, pc}
	...

08006454 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006454:	b580      	push	{r7, lr}
 8006456:	b088      	sub	sp, #32
 8006458:	af00      	add	r7, sp, #0
 800645a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800645c:	2300      	movs	r3, #0
 800645e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	689a      	ldr	r2, [r3, #8]
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	691b      	ldr	r3, [r3, #16]
 8006468:	431a      	orrs	r2, r3
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	695b      	ldr	r3, [r3, #20]
 800646e:	431a      	orrs	r2, r3
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	69db      	ldr	r3, [r3, #28]
 8006474:	4313      	orrs	r3, r2
 8006476:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	681a      	ldr	r2, [r3, #0]
 800647e:	4ba6      	ldr	r3, [pc, #664]	@ (8006718 <UART_SetConfig+0x2c4>)
 8006480:	4013      	ands	r3, r2
 8006482:	687a      	ldr	r2, [r7, #4]
 8006484:	6812      	ldr	r2, [r2, #0]
 8006486:	6979      	ldr	r1, [r7, #20]
 8006488:	430b      	orrs	r3, r1
 800648a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	685b      	ldr	r3, [r3, #4]
 8006492:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	68da      	ldr	r2, [r3, #12]
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	430a      	orrs	r2, r1
 80064a0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	699b      	ldr	r3, [r3, #24]
 80064a6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	6a1b      	ldr	r3, [r3, #32]
 80064ac:	697a      	ldr	r2, [r7, #20]
 80064ae:	4313      	orrs	r3, r2
 80064b0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	689b      	ldr	r3, [r3, #8]
 80064b8:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	697a      	ldr	r2, [r7, #20]
 80064c2:	430a      	orrs	r2, r1
 80064c4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	4a94      	ldr	r2, [pc, #592]	@ (800671c <UART_SetConfig+0x2c8>)
 80064cc:	4293      	cmp	r3, r2
 80064ce:	d120      	bne.n	8006512 <UART_SetConfig+0xbe>
 80064d0:	4b93      	ldr	r3, [pc, #588]	@ (8006720 <UART_SetConfig+0x2cc>)
 80064d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80064d6:	f003 0303 	and.w	r3, r3, #3
 80064da:	2b03      	cmp	r3, #3
 80064dc:	d816      	bhi.n	800650c <UART_SetConfig+0xb8>
 80064de:	a201      	add	r2, pc, #4	@ (adr r2, 80064e4 <UART_SetConfig+0x90>)
 80064e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064e4:	080064f5 	.word	0x080064f5
 80064e8:	08006501 	.word	0x08006501
 80064ec:	080064fb 	.word	0x080064fb
 80064f0:	08006507 	.word	0x08006507
 80064f4:	2301      	movs	r3, #1
 80064f6:	77fb      	strb	r3, [r7, #31]
 80064f8:	e150      	b.n	800679c <UART_SetConfig+0x348>
 80064fa:	2302      	movs	r3, #2
 80064fc:	77fb      	strb	r3, [r7, #31]
 80064fe:	e14d      	b.n	800679c <UART_SetConfig+0x348>
 8006500:	2304      	movs	r3, #4
 8006502:	77fb      	strb	r3, [r7, #31]
 8006504:	e14a      	b.n	800679c <UART_SetConfig+0x348>
 8006506:	2308      	movs	r3, #8
 8006508:	77fb      	strb	r3, [r7, #31]
 800650a:	e147      	b.n	800679c <UART_SetConfig+0x348>
 800650c:	2310      	movs	r3, #16
 800650e:	77fb      	strb	r3, [r7, #31]
 8006510:	e144      	b.n	800679c <UART_SetConfig+0x348>
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	4a83      	ldr	r2, [pc, #524]	@ (8006724 <UART_SetConfig+0x2d0>)
 8006518:	4293      	cmp	r3, r2
 800651a:	d132      	bne.n	8006582 <UART_SetConfig+0x12e>
 800651c:	4b80      	ldr	r3, [pc, #512]	@ (8006720 <UART_SetConfig+0x2cc>)
 800651e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006522:	f003 030c 	and.w	r3, r3, #12
 8006526:	2b0c      	cmp	r3, #12
 8006528:	d828      	bhi.n	800657c <UART_SetConfig+0x128>
 800652a:	a201      	add	r2, pc, #4	@ (adr r2, 8006530 <UART_SetConfig+0xdc>)
 800652c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006530:	08006565 	.word	0x08006565
 8006534:	0800657d 	.word	0x0800657d
 8006538:	0800657d 	.word	0x0800657d
 800653c:	0800657d 	.word	0x0800657d
 8006540:	08006571 	.word	0x08006571
 8006544:	0800657d 	.word	0x0800657d
 8006548:	0800657d 	.word	0x0800657d
 800654c:	0800657d 	.word	0x0800657d
 8006550:	0800656b 	.word	0x0800656b
 8006554:	0800657d 	.word	0x0800657d
 8006558:	0800657d 	.word	0x0800657d
 800655c:	0800657d 	.word	0x0800657d
 8006560:	08006577 	.word	0x08006577
 8006564:	2300      	movs	r3, #0
 8006566:	77fb      	strb	r3, [r7, #31]
 8006568:	e118      	b.n	800679c <UART_SetConfig+0x348>
 800656a:	2302      	movs	r3, #2
 800656c:	77fb      	strb	r3, [r7, #31]
 800656e:	e115      	b.n	800679c <UART_SetConfig+0x348>
 8006570:	2304      	movs	r3, #4
 8006572:	77fb      	strb	r3, [r7, #31]
 8006574:	e112      	b.n	800679c <UART_SetConfig+0x348>
 8006576:	2308      	movs	r3, #8
 8006578:	77fb      	strb	r3, [r7, #31]
 800657a:	e10f      	b.n	800679c <UART_SetConfig+0x348>
 800657c:	2310      	movs	r3, #16
 800657e:	77fb      	strb	r3, [r7, #31]
 8006580:	e10c      	b.n	800679c <UART_SetConfig+0x348>
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	4a68      	ldr	r2, [pc, #416]	@ (8006728 <UART_SetConfig+0x2d4>)
 8006588:	4293      	cmp	r3, r2
 800658a:	d120      	bne.n	80065ce <UART_SetConfig+0x17a>
 800658c:	4b64      	ldr	r3, [pc, #400]	@ (8006720 <UART_SetConfig+0x2cc>)
 800658e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006592:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006596:	2b30      	cmp	r3, #48	@ 0x30
 8006598:	d013      	beq.n	80065c2 <UART_SetConfig+0x16e>
 800659a:	2b30      	cmp	r3, #48	@ 0x30
 800659c:	d814      	bhi.n	80065c8 <UART_SetConfig+0x174>
 800659e:	2b20      	cmp	r3, #32
 80065a0:	d009      	beq.n	80065b6 <UART_SetConfig+0x162>
 80065a2:	2b20      	cmp	r3, #32
 80065a4:	d810      	bhi.n	80065c8 <UART_SetConfig+0x174>
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d002      	beq.n	80065b0 <UART_SetConfig+0x15c>
 80065aa:	2b10      	cmp	r3, #16
 80065ac:	d006      	beq.n	80065bc <UART_SetConfig+0x168>
 80065ae:	e00b      	b.n	80065c8 <UART_SetConfig+0x174>
 80065b0:	2300      	movs	r3, #0
 80065b2:	77fb      	strb	r3, [r7, #31]
 80065b4:	e0f2      	b.n	800679c <UART_SetConfig+0x348>
 80065b6:	2302      	movs	r3, #2
 80065b8:	77fb      	strb	r3, [r7, #31]
 80065ba:	e0ef      	b.n	800679c <UART_SetConfig+0x348>
 80065bc:	2304      	movs	r3, #4
 80065be:	77fb      	strb	r3, [r7, #31]
 80065c0:	e0ec      	b.n	800679c <UART_SetConfig+0x348>
 80065c2:	2308      	movs	r3, #8
 80065c4:	77fb      	strb	r3, [r7, #31]
 80065c6:	e0e9      	b.n	800679c <UART_SetConfig+0x348>
 80065c8:	2310      	movs	r3, #16
 80065ca:	77fb      	strb	r3, [r7, #31]
 80065cc:	e0e6      	b.n	800679c <UART_SetConfig+0x348>
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	4a56      	ldr	r2, [pc, #344]	@ (800672c <UART_SetConfig+0x2d8>)
 80065d4:	4293      	cmp	r3, r2
 80065d6:	d120      	bne.n	800661a <UART_SetConfig+0x1c6>
 80065d8:	4b51      	ldr	r3, [pc, #324]	@ (8006720 <UART_SetConfig+0x2cc>)
 80065da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065de:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80065e2:	2bc0      	cmp	r3, #192	@ 0xc0
 80065e4:	d013      	beq.n	800660e <UART_SetConfig+0x1ba>
 80065e6:	2bc0      	cmp	r3, #192	@ 0xc0
 80065e8:	d814      	bhi.n	8006614 <UART_SetConfig+0x1c0>
 80065ea:	2b80      	cmp	r3, #128	@ 0x80
 80065ec:	d009      	beq.n	8006602 <UART_SetConfig+0x1ae>
 80065ee:	2b80      	cmp	r3, #128	@ 0x80
 80065f0:	d810      	bhi.n	8006614 <UART_SetConfig+0x1c0>
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d002      	beq.n	80065fc <UART_SetConfig+0x1a8>
 80065f6:	2b40      	cmp	r3, #64	@ 0x40
 80065f8:	d006      	beq.n	8006608 <UART_SetConfig+0x1b4>
 80065fa:	e00b      	b.n	8006614 <UART_SetConfig+0x1c0>
 80065fc:	2300      	movs	r3, #0
 80065fe:	77fb      	strb	r3, [r7, #31]
 8006600:	e0cc      	b.n	800679c <UART_SetConfig+0x348>
 8006602:	2302      	movs	r3, #2
 8006604:	77fb      	strb	r3, [r7, #31]
 8006606:	e0c9      	b.n	800679c <UART_SetConfig+0x348>
 8006608:	2304      	movs	r3, #4
 800660a:	77fb      	strb	r3, [r7, #31]
 800660c:	e0c6      	b.n	800679c <UART_SetConfig+0x348>
 800660e:	2308      	movs	r3, #8
 8006610:	77fb      	strb	r3, [r7, #31]
 8006612:	e0c3      	b.n	800679c <UART_SetConfig+0x348>
 8006614:	2310      	movs	r3, #16
 8006616:	77fb      	strb	r3, [r7, #31]
 8006618:	e0c0      	b.n	800679c <UART_SetConfig+0x348>
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	4a44      	ldr	r2, [pc, #272]	@ (8006730 <UART_SetConfig+0x2dc>)
 8006620:	4293      	cmp	r3, r2
 8006622:	d125      	bne.n	8006670 <UART_SetConfig+0x21c>
 8006624:	4b3e      	ldr	r3, [pc, #248]	@ (8006720 <UART_SetConfig+0x2cc>)
 8006626:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800662a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800662e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006632:	d017      	beq.n	8006664 <UART_SetConfig+0x210>
 8006634:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006638:	d817      	bhi.n	800666a <UART_SetConfig+0x216>
 800663a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800663e:	d00b      	beq.n	8006658 <UART_SetConfig+0x204>
 8006640:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006644:	d811      	bhi.n	800666a <UART_SetConfig+0x216>
 8006646:	2b00      	cmp	r3, #0
 8006648:	d003      	beq.n	8006652 <UART_SetConfig+0x1fe>
 800664a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800664e:	d006      	beq.n	800665e <UART_SetConfig+0x20a>
 8006650:	e00b      	b.n	800666a <UART_SetConfig+0x216>
 8006652:	2300      	movs	r3, #0
 8006654:	77fb      	strb	r3, [r7, #31]
 8006656:	e0a1      	b.n	800679c <UART_SetConfig+0x348>
 8006658:	2302      	movs	r3, #2
 800665a:	77fb      	strb	r3, [r7, #31]
 800665c:	e09e      	b.n	800679c <UART_SetConfig+0x348>
 800665e:	2304      	movs	r3, #4
 8006660:	77fb      	strb	r3, [r7, #31]
 8006662:	e09b      	b.n	800679c <UART_SetConfig+0x348>
 8006664:	2308      	movs	r3, #8
 8006666:	77fb      	strb	r3, [r7, #31]
 8006668:	e098      	b.n	800679c <UART_SetConfig+0x348>
 800666a:	2310      	movs	r3, #16
 800666c:	77fb      	strb	r3, [r7, #31]
 800666e:	e095      	b.n	800679c <UART_SetConfig+0x348>
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	4a2f      	ldr	r2, [pc, #188]	@ (8006734 <UART_SetConfig+0x2e0>)
 8006676:	4293      	cmp	r3, r2
 8006678:	d125      	bne.n	80066c6 <UART_SetConfig+0x272>
 800667a:	4b29      	ldr	r3, [pc, #164]	@ (8006720 <UART_SetConfig+0x2cc>)
 800667c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006680:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006684:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006688:	d017      	beq.n	80066ba <UART_SetConfig+0x266>
 800668a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800668e:	d817      	bhi.n	80066c0 <UART_SetConfig+0x26c>
 8006690:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006694:	d00b      	beq.n	80066ae <UART_SetConfig+0x25a>
 8006696:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800669a:	d811      	bhi.n	80066c0 <UART_SetConfig+0x26c>
 800669c:	2b00      	cmp	r3, #0
 800669e:	d003      	beq.n	80066a8 <UART_SetConfig+0x254>
 80066a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80066a4:	d006      	beq.n	80066b4 <UART_SetConfig+0x260>
 80066a6:	e00b      	b.n	80066c0 <UART_SetConfig+0x26c>
 80066a8:	2301      	movs	r3, #1
 80066aa:	77fb      	strb	r3, [r7, #31]
 80066ac:	e076      	b.n	800679c <UART_SetConfig+0x348>
 80066ae:	2302      	movs	r3, #2
 80066b0:	77fb      	strb	r3, [r7, #31]
 80066b2:	e073      	b.n	800679c <UART_SetConfig+0x348>
 80066b4:	2304      	movs	r3, #4
 80066b6:	77fb      	strb	r3, [r7, #31]
 80066b8:	e070      	b.n	800679c <UART_SetConfig+0x348>
 80066ba:	2308      	movs	r3, #8
 80066bc:	77fb      	strb	r3, [r7, #31]
 80066be:	e06d      	b.n	800679c <UART_SetConfig+0x348>
 80066c0:	2310      	movs	r3, #16
 80066c2:	77fb      	strb	r3, [r7, #31]
 80066c4:	e06a      	b.n	800679c <UART_SetConfig+0x348>
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	4a1b      	ldr	r2, [pc, #108]	@ (8006738 <UART_SetConfig+0x2e4>)
 80066cc:	4293      	cmp	r3, r2
 80066ce:	d138      	bne.n	8006742 <UART_SetConfig+0x2ee>
 80066d0:	4b13      	ldr	r3, [pc, #76]	@ (8006720 <UART_SetConfig+0x2cc>)
 80066d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80066d6:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80066da:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80066de:	d017      	beq.n	8006710 <UART_SetConfig+0x2bc>
 80066e0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80066e4:	d82a      	bhi.n	800673c <UART_SetConfig+0x2e8>
 80066e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80066ea:	d00b      	beq.n	8006704 <UART_SetConfig+0x2b0>
 80066ec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80066f0:	d824      	bhi.n	800673c <UART_SetConfig+0x2e8>
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d003      	beq.n	80066fe <UART_SetConfig+0x2aa>
 80066f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80066fa:	d006      	beq.n	800670a <UART_SetConfig+0x2b6>
 80066fc:	e01e      	b.n	800673c <UART_SetConfig+0x2e8>
 80066fe:	2300      	movs	r3, #0
 8006700:	77fb      	strb	r3, [r7, #31]
 8006702:	e04b      	b.n	800679c <UART_SetConfig+0x348>
 8006704:	2302      	movs	r3, #2
 8006706:	77fb      	strb	r3, [r7, #31]
 8006708:	e048      	b.n	800679c <UART_SetConfig+0x348>
 800670a:	2304      	movs	r3, #4
 800670c:	77fb      	strb	r3, [r7, #31]
 800670e:	e045      	b.n	800679c <UART_SetConfig+0x348>
 8006710:	2308      	movs	r3, #8
 8006712:	77fb      	strb	r3, [r7, #31]
 8006714:	e042      	b.n	800679c <UART_SetConfig+0x348>
 8006716:	bf00      	nop
 8006718:	efff69f3 	.word	0xefff69f3
 800671c:	40011000 	.word	0x40011000
 8006720:	40023800 	.word	0x40023800
 8006724:	40004400 	.word	0x40004400
 8006728:	40004800 	.word	0x40004800
 800672c:	40004c00 	.word	0x40004c00
 8006730:	40005000 	.word	0x40005000
 8006734:	40011400 	.word	0x40011400
 8006738:	40007800 	.word	0x40007800
 800673c:	2310      	movs	r3, #16
 800673e:	77fb      	strb	r3, [r7, #31]
 8006740:	e02c      	b.n	800679c <UART_SetConfig+0x348>
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	4a72      	ldr	r2, [pc, #456]	@ (8006910 <UART_SetConfig+0x4bc>)
 8006748:	4293      	cmp	r3, r2
 800674a:	d125      	bne.n	8006798 <UART_SetConfig+0x344>
 800674c:	4b71      	ldr	r3, [pc, #452]	@ (8006914 <UART_SetConfig+0x4c0>)
 800674e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006752:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8006756:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800675a:	d017      	beq.n	800678c <UART_SetConfig+0x338>
 800675c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8006760:	d817      	bhi.n	8006792 <UART_SetConfig+0x33e>
 8006762:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006766:	d00b      	beq.n	8006780 <UART_SetConfig+0x32c>
 8006768:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800676c:	d811      	bhi.n	8006792 <UART_SetConfig+0x33e>
 800676e:	2b00      	cmp	r3, #0
 8006770:	d003      	beq.n	800677a <UART_SetConfig+0x326>
 8006772:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006776:	d006      	beq.n	8006786 <UART_SetConfig+0x332>
 8006778:	e00b      	b.n	8006792 <UART_SetConfig+0x33e>
 800677a:	2300      	movs	r3, #0
 800677c:	77fb      	strb	r3, [r7, #31]
 800677e:	e00d      	b.n	800679c <UART_SetConfig+0x348>
 8006780:	2302      	movs	r3, #2
 8006782:	77fb      	strb	r3, [r7, #31]
 8006784:	e00a      	b.n	800679c <UART_SetConfig+0x348>
 8006786:	2304      	movs	r3, #4
 8006788:	77fb      	strb	r3, [r7, #31]
 800678a:	e007      	b.n	800679c <UART_SetConfig+0x348>
 800678c:	2308      	movs	r3, #8
 800678e:	77fb      	strb	r3, [r7, #31]
 8006790:	e004      	b.n	800679c <UART_SetConfig+0x348>
 8006792:	2310      	movs	r3, #16
 8006794:	77fb      	strb	r3, [r7, #31]
 8006796:	e001      	b.n	800679c <UART_SetConfig+0x348>
 8006798:	2310      	movs	r3, #16
 800679a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	69db      	ldr	r3, [r3, #28]
 80067a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80067a4:	d15b      	bne.n	800685e <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80067a6:	7ffb      	ldrb	r3, [r7, #31]
 80067a8:	2b08      	cmp	r3, #8
 80067aa:	d828      	bhi.n	80067fe <UART_SetConfig+0x3aa>
 80067ac:	a201      	add	r2, pc, #4	@ (adr r2, 80067b4 <UART_SetConfig+0x360>)
 80067ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067b2:	bf00      	nop
 80067b4:	080067d9 	.word	0x080067d9
 80067b8:	080067e1 	.word	0x080067e1
 80067bc:	080067e9 	.word	0x080067e9
 80067c0:	080067ff 	.word	0x080067ff
 80067c4:	080067ef 	.word	0x080067ef
 80067c8:	080067ff 	.word	0x080067ff
 80067cc:	080067ff 	.word	0x080067ff
 80067d0:	080067ff 	.word	0x080067ff
 80067d4:	080067f7 	.word	0x080067f7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80067d8:	f7fe fc12 	bl	8005000 <HAL_RCC_GetPCLK1Freq>
 80067dc:	61b8      	str	r0, [r7, #24]
        break;
 80067de:	e013      	b.n	8006808 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80067e0:	f7fe fc22 	bl	8005028 <HAL_RCC_GetPCLK2Freq>
 80067e4:	61b8      	str	r0, [r7, #24]
        break;
 80067e6:	e00f      	b.n	8006808 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80067e8:	4b4b      	ldr	r3, [pc, #300]	@ (8006918 <UART_SetConfig+0x4c4>)
 80067ea:	61bb      	str	r3, [r7, #24]
        break;
 80067ec:	e00c      	b.n	8006808 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80067ee:	f7fe faf5 	bl	8004ddc <HAL_RCC_GetSysClockFreq>
 80067f2:	61b8      	str	r0, [r7, #24]
        break;
 80067f4:	e008      	b.n	8006808 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80067f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80067fa:	61bb      	str	r3, [r7, #24]
        break;
 80067fc:	e004      	b.n	8006808 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80067fe:	2300      	movs	r3, #0
 8006800:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006802:	2301      	movs	r3, #1
 8006804:	77bb      	strb	r3, [r7, #30]
        break;
 8006806:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006808:	69bb      	ldr	r3, [r7, #24]
 800680a:	2b00      	cmp	r3, #0
 800680c:	d074      	beq.n	80068f8 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800680e:	69bb      	ldr	r3, [r7, #24]
 8006810:	005a      	lsls	r2, r3, #1
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	685b      	ldr	r3, [r3, #4]
 8006816:	085b      	lsrs	r3, r3, #1
 8006818:	441a      	add	r2, r3
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	685b      	ldr	r3, [r3, #4]
 800681e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006822:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006824:	693b      	ldr	r3, [r7, #16]
 8006826:	2b0f      	cmp	r3, #15
 8006828:	d916      	bls.n	8006858 <UART_SetConfig+0x404>
 800682a:	693b      	ldr	r3, [r7, #16]
 800682c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006830:	d212      	bcs.n	8006858 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006832:	693b      	ldr	r3, [r7, #16]
 8006834:	b29b      	uxth	r3, r3
 8006836:	f023 030f 	bic.w	r3, r3, #15
 800683a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800683c:	693b      	ldr	r3, [r7, #16]
 800683e:	085b      	lsrs	r3, r3, #1
 8006840:	b29b      	uxth	r3, r3
 8006842:	f003 0307 	and.w	r3, r3, #7
 8006846:	b29a      	uxth	r2, r3
 8006848:	89fb      	ldrh	r3, [r7, #14]
 800684a:	4313      	orrs	r3, r2
 800684c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	89fa      	ldrh	r2, [r7, #14]
 8006854:	60da      	str	r2, [r3, #12]
 8006856:	e04f      	b.n	80068f8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006858:	2301      	movs	r3, #1
 800685a:	77bb      	strb	r3, [r7, #30]
 800685c:	e04c      	b.n	80068f8 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800685e:	7ffb      	ldrb	r3, [r7, #31]
 8006860:	2b08      	cmp	r3, #8
 8006862:	d828      	bhi.n	80068b6 <UART_SetConfig+0x462>
 8006864:	a201      	add	r2, pc, #4	@ (adr r2, 800686c <UART_SetConfig+0x418>)
 8006866:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800686a:	bf00      	nop
 800686c:	08006891 	.word	0x08006891
 8006870:	08006899 	.word	0x08006899
 8006874:	080068a1 	.word	0x080068a1
 8006878:	080068b7 	.word	0x080068b7
 800687c:	080068a7 	.word	0x080068a7
 8006880:	080068b7 	.word	0x080068b7
 8006884:	080068b7 	.word	0x080068b7
 8006888:	080068b7 	.word	0x080068b7
 800688c:	080068af 	.word	0x080068af
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006890:	f7fe fbb6 	bl	8005000 <HAL_RCC_GetPCLK1Freq>
 8006894:	61b8      	str	r0, [r7, #24]
        break;
 8006896:	e013      	b.n	80068c0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006898:	f7fe fbc6 	bl	8005028 <HAL_RCC_GetPCLK2Freq>
 800689c:	61b8      	str	r0, [r7, #24]
        break;
 800689e:	e00f      	b.n	80068c0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80068a0:	4b1d      	ldr	r3, [pc, #116]	@ (8006918 <UART_SetConfig+0x4c4>)
 80068a2:	61bb      	str	r3, [r7, #24]
        break;
 80068a4:	e00c      	b.n	80068c0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80068a6:	f7fe fa99 	bl	8004ddc <HAL_RCC_GetSysClockFreq>
 80068aa:	61b8      	str	r0, [r7, #24]
        break;
 80068ac:	e008      	b.n	80068c0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80068ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80068b2:	61bb      	str	r3, [r7, #24]
        break;
 80068b4:	e004      	b.n	80068c0 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80068b6:	2300      	movs	r3, #0
 80068b8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80068ba:	2301      	movs	r3, #1
 80068bc:	77bb      	strb	r3, [r7, #30]
        break;
 80068be:	bf00      	nop
    }

    if (pclk != 0U)
 80068c0:	69bb      	ldr	r3, [r7, #24]
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d018      	beq.n	80068f8 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	685b      	ldr	r3, [r3, #4]
 80068ca:	085a      	lsrs	r2, r3, #1
 80068cc:	69bb      	ldr	r3, [r7, #24]
 80068ce:	441a      	add	r2, r3
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	685b      	ldr	r3, [r3, #4]
 80068d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80068d8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80068da:	693b      	ldr	r3, [r7, #16]
 80068dc:	2b0f      	cmp	r3, #15
 80068de:	d909      	bls.n	80068f4 <UART_SetConfig+0x4a0>
 80068e0:	693b      	ldr	r3, [r7, #16]
 80068e2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80068e6:	d205      	bcs.n	80068f4 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80068e8:	693b      	ldr	r3, [r7, #16]
 80068ea:	b29a      	uxth	r2, r3
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	60da      	str	r2, [r3, #12]
 80068f2:	e001      	b.n	80068f8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80068f4:	2301      	movs	r3, #1
 80068f6:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2200      	movs	r2, #0
 80068fc:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	2200      	movs	r2, #0
 8006902:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006904:	7fbb      	ldrb	r3, [r7, #30]
}
 8006906:	4618      	mov	r0, r3
 8006908:	3720      	adds	r7, #32
 800690a:	46bd      	mov	sp, r7
 800690c:	bd80      	pop	{r7, pc}
 800690e:	bf00      	nop
 8006910:	40007c00 	.word	0x40007c00
 8006914:	40023800 	.word	0x40023800
 8006918:	00f42400 	.word	0x00f42400

0800691c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800691c:	b480      	push	{r7}
 800691e:	b083      	sub	sp, #12
 8006920:	af00      	add	r7, sp, #0
 8006922:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006928:	f003 0308 	and.w	r3, r3, #8
 800692c:	2b00      	cmp	r3, #0
 800692e:	d00a      	beq.n	8006946 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	685b      	ldr	r3, [r3, #4]
 8006936:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	430a      	orrs	r2, r1
 8006944:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800694a:	f003 0301 	and.w	r3, r3, #1
 800694e:	2b00      	cmp	r3, #0
 8006950:	d00a      	beq.n	8006968 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	685b      	ldr	r3, [r3, #4]
 8006958:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	430a      	orrs	r2, r1
 8006966:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800696c:	f003 0302 	and.w	r3, r3, #2
 8006970:	2b00      	cmp	r3, #0
 8006972:	d00a      	beq.n	800698a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	685b      	ldr	r3, [r3, #4]
 800697a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	430a      	orrs	r2, r1
 8006988:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800698e:	f003 0304 	and.w	r3, r3, #4
 8006992:	2b00      	cmp	r3, #0
 8006994:	d00a      	beq.n	80069ac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	685b      	ldr	r3, [r3, #4]
 800699c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	430a      	orrs	r2, r1
 80069aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069b0:	f003 0310 	and.w	r3, r3, #16
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d00a      	beq.n	80069ce <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	689b      	ldr	r3, [r3, #8]
 80069be:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	430a      	orrs	r2, r1
 80069cc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069d2:	f003 0320 	and.w	r3, r3, #32
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d00a      	beq.n	80069f0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	689b      	ldr	r3, [r3, #8]
 80069e0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	430a      	orrs	r2, r1
 80069ee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d01a      	beq.n	8006a32 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	685b      	ldr	r3, [r3, #4]
 8006a02:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	430a      	orrs	r2, r1
 8006a10:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a16:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006a1a:	d10a      	bne.n	8006a32 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	685b      	ldr	r3, [r3, #4]
 8006a22:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	430a      	orrs	r2, r1
 8006a30:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d00a      	beq.n	8006a54 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	685b      	ldr	r3, [r3, #4]
 8006a44:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	430a      	orrs	r2, r1
 8006a52:	605a      	str	r2, [r3, #4]
  }
}
 8006a54:	bf00      	nop
 8006a56:	370c      	adds	r7, #12
 8006a58:	46bd      	mov	sp, r7
 8006a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a5e:	4770      	bx	lr

08006a60 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006a60:	b580      	push	{r7, lr}
 8006a62:	b08c      	sub	sp, #48	@ 0x30
 8006a64:	af02      	add	r7, sp, #8
 8006a66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006a70:	f7fc fc98 	bl	80033a4 <HAL_GetTick>
 8006a74:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	f003 0308 	and.w	r3, r3, #8
 8006a80:	2b08      	cmp	r3, #8
 8006a82:	d12e      	bne.n	8006ae2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006a84:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006a88:	9300      	str	r3, [sp, #0]
 8006a8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a8c:	2200      	movs	r2, #0
 8006a8e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006a92:	6878      	ldr	r0, [r7, #4]
 8006a94:	f000 f83b 	bl	8006b0e <UART_WaitOnFlagUntilTimeout>
 8006a98:	4603      	mov	r3, r0
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d021      	beq.n	8006ae2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006aa4:	693b      	ldr	r3, [r7, #16]
 8006aa6:	e853 3f00 	ldrex	r3, [r3]
 8006aaa:	60fb      	str	r3, [r7, #12]
   return(result);
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006ab2:	623b      	str	r3, [r7, #32]
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	461a      	mov	r2, r3
 8006aba:	6a3b      	ldr	r3, [r7, #32]
 8006abc:	61fb      	str	r3, [r7, #28]
 8006abe:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ac0:	69b9      	ldr	r1, [r7, #24]
 8006ac2:	69fa      	ldr	r2, [r7, #28]
 8006ac4:	e841 2300 	strex	r3, r2, [r1]
 8006ac8:	617b      	str	r3, [r7, #20]
   return(result);
 8006aca:	697b      	ldr	r3, [r7, #20]
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d1e6      	bne.n	8006a9e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	2220      	movs	r2, #32
 8006ad4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	2200      	movs	r2, #0
 8006ada:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006ade:	2303      	movs	r3, #3
 8006ae0:	e011      	b.n	8006b06 <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	2220      	movs	r2, #32
 8006ae6:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	2220      	movs	r2, #32
 8006aec:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2200      	movs	r2, #0
 8006af4:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	2200      	movs	r2, #0
 8006afa:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	2200      	movs	r2, #0
 8006b00:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8006b04:	2300      	movs	r3, #0
}
 8006b06:	4618      	mov	r0, r3
 8006b08:	3728      	adds	r7, #40	@ 0x28
 8006b0a:	46bd      	mov	sp, r7
 8006b0c:	bd80      	pop	{r7, pc}

08006b0e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006b0e:	b580      	push	{r7, lr}
 8006b10:	b084      	sub	sp, #16
 8006b12:	af00      	add	r7, sp, #0
 8006b14:	60f8      	str	r0, [r7, #12]
 8006b16:	60b9      	str	r1, [r7, #8]
 8006b18:	603b      	str	r3, [r7, #0]
 8006b1a:	4613      	mov	r3, r2
 8006b1c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006b1e:	e04f      	b.n	8006bc0 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006b20:	69bb      	ldr	r3, [r7, #24]
 8006b22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b26:	d04b      	beq.n	8006bc0 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b28:	f7fc fc3c 	bl	80033a4 <HAL_GetTick>
 8006b2c:	4602      	mov	r2, r0
 8006b2e:	683b      	ldr	r3, [r7, #0]
 8006b30:	1ad3      	subs	r3, r2, r3
 8006b32:	69ba      	ldr	r2, [r7, #24]
 8006b34:	429a      	cmp	r2, r3
 8006b36:	d302      	bcc.n	8006b3e <UART_WaitOnFlagUntilTimeout+0x30>
 8006b38:	69bb      	ldr	r3, [r7, #24]
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d101      	bne.n	8006b42 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006b3e:	2303      	movs	r3, #3
 8006b40:	e04e      	b.n	8006be0 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	f003 0304 	and.w	r3, r3, #4
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d037      	beq.n	8006bc0 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006b50:	68bb      	ldr	r3, [r7, #8]
 8006b52:	2b80      	cmp	r3, #128	@ 0x80
 8006b54:	d034      	beq.n	8006bc0 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006b56:	68bb      	ldr	r3, [r7, #8]
 8006b58:	2b40      	cmp	r3, #64	@ 0x40
 8006b5a:	d031      	beq.n	8006bc0 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	69db      	ldr	r3, [r3, #28]
 8006b62:	f003 0308 	and.w	r3, r3, #8
 8006b66:	2b08      	cmp	r3, #8
 8006b68:	d110      	bne.n	8006b8c <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	2208      	movs	r2, #8
 8006b70:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006b72:	68f8      	ldr	r0, [r7, #12]
 8006b74:	f000 f838 	bl	8006be8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	2208      	movs	r2, #8
 8006b7c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	2200      	movs	r2, #0
 8006b84:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8006b88:	2301      	movs	r3, #1
 8006b8a:	e029      	b.n	8006be0 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	69db      	ldr	r3, [r3, #28]
 8006b92:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006b96:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006b9a:	d111      	bne.n	8006bc0 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006ba4:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006ba6:	68f8      	ldr	r0, [r7, #12]
 8006ba8:	f000 f81e 	bl	8006be8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	2220      	movs	r2, #32
 8006bb0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	2200      	movs	r2, #0
 8006bb8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8006bbc:	2303      	movs	r3, #3
 8006bbe:	e00f      	b.n	8006be0 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	69da      	ldr	r2, [r3, #28]
 8006bc6:	68bb      	ldr	r3, [r7, #8]
 8006bc8:	4013      	ands	r3, r2
 8006bca:	68ba      	ldr	r2, [r7, #8]
 8006bcc:	429a      	cmp	r2, r3
 8006bce:	bf0c      	ite	eq
 8006bd0:	2301      	moveq	r3, #1
 8006bd2:	2300      	movne	r3, #0
 8006bd4:	b2db      	uxtb	r3, r3
 8006bd6:	461a      	mov	r2, r3
 8006bd8:	79fb      	ldrb	r3, [r7, #7]
 8006bda:	429a      	cmp	r2, r3
 8006bdc:	d0a0      	beq.n	8006b20 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006bde:	2300      	movs	r3, #0
}
 8006be0:	4618      	mov	r0, r3
 8006be2:	3710      	adds	r7, #16
 8006be4:	46bd      	mov	sp, r7
 8006be6:	bd80      	pop	{r7, pc}

08006be8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006be8:	b480      	push	{r7}
 8006bea:	b095      	sub	sp, #84	@ 0x54
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bf6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006bf8:	e853 3f00 	ldrex	r3, [r3]
 8006bfc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006bfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c00:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006c04:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	461a      	mov	r2, r3
 8006c0c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006c0e:	643b      	str	r3, [r7, #64]	@ 0x40
 8006c10:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c12:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006c14:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006c16:	e841 2300 	strex	r3, r2, [r1]
 8006c1a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006c1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d1e6      	bne.n	8006bf0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	3308      	adds	r3, #8
 8006c28:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c2a:	6a3b      	ldr	r3, [r7, #32]
 8006c2c:	e853 3f00 	ldrex	r3, [r3]
 8006c30:	61fb      	str	r3, [r7, #28]
   return(result);
 8006c32:	69fb      	ldr	r3, [r7, #28]
 8006c34:	f023 0301 	bic.w	r3, r3, #1
 8006c38:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	3308      	adds	r3, #8
 8006c40:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006c42:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006c44:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c46:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006c48:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006c4a:	e841 2300 	strex	r3, r2, [r1]
 8006c4e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006c50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d1e5      	bne.n	8006c22 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c5a:	2b01      	cmp	r3, #1
 8006c5c:	d118      	bne.n	8006c90 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	e853 3f00 	ldrex	r3, [r3]
 8006c6a:	60bb      	str	r3, [r7, #8]
   return(result);
 8006c6c:	68bb      	ldr	r3, [r7, #8]
 8006c6e:	f023 0310 	bic.w	r3, r3, #16
 8006c72:	647b      	str	r3, [r7, #68]	@ 0x44
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	461a      	mov	r2, r3
 8006c7a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006c7c:	61bb      	str	r3, [r7, #24]
 8006c7e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c80:	6979      	ldr	r1, [r7, #20]
 8006c82:	69ba      	ldr	r2, [r7, #24]
 8006c84:	e841 2300 	strex	r3, r2, [r1]
 8006c88:	613b      	str	r3, [r7, #16]
   return(result);
 8006c8a:	693b      	ldr	r3, [r7, #16]
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d1e6      	bne.n	8006c5e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2220      	movs	r2, #32
 8006c94:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	2200      	movs	r2, #0
 8006c9c:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	2200      	movs	r2, #0
 8006ca2:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006ca4:	bf00      	nop
 8006ca6:	3754      	adds	r7, #84	@ 0x54
 8006ca8:	46bd      	mov	sp, r7
 8006caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cae:	4770      	bx	lr

08006cb0 <__cvt>:
 8006cb0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006cb4:	ec57 6b10 	vmov	r6, r7, d0
 8006cb8:	2f00      	cmp	r7, #0
 8006cba:	460c      	mov	r4, r1
 8006cbc:	4619      	mov	r1, r3
 8006cbe:	463b      	mov	r3, r7
 8006cc0:	bfbb      	ittet	lt
 8006cc2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006cc6:	461f      	movlt	r7, r3
 8006cc8:	2300      	movge	r3, #0
 8006cca:	232d      	movlt	r3, #45	@ 0x2d
 8006ccc:	700b      	strb	r3, [r1, #0]
 8006cce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006cd0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006cd4:	4691      	mov	r9, r2
 8006cd6:	f023 0820 	bic.w	r8, r3, #32
 8006cda:	bfbc      	itt	lt
 8006cdc:	4632      	movlt	r2, r6
 8006cde:	4616      	movlt	r6, r2
 8006ce0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006ce4:	d005      	beq.n	8006cf2 <__cvt+0x42>
 8006ce6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006cea:	d100      	bne.n	8006cee <__cvt+0x3e>
 8006cec:	3401      	adds	r4, #1
 8006cee:	2102      	movs	r1, #2
 8006cf0:	e000      	b.n	8006cf4 <__cvt+0x44>
 8006cf2:	2103      	movs	r1, #3
 8006cf4:	ab03      	add	r3, sp, #12
 8006cf6:	9301      	str	r3, [sp, #4]
 8006cf8:	ab02      	add	r3, sp, #8
 8006cfa:	9300      	str	r3, [sp, #0]
 8006cfc:	ec47 6b10 	vmov	d0, r6, r7
 8006d00:	4653      	mov	r3, sl
 8006d02:	4622      	mov	r2, r4
 8006d04:	f001 f874 	bl	8007df0 <_dtoa_r>
 8006d08:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006d0c:	4605      	mov	r5, r0
 8006d0e:	d119      	bne.n	8006d44 <__cvt+0x94>
 8006d10:	f019 0f01 	tst.w	r9, #1
 8006d14:	d00e      	beq.n	8006d34 <__cvt+0x84>
 8006d16:	eb00 0904 	add.w	r9, r0, r4
 8006d1a:	2200      	movs	r2, #0
 8006d1c:	2300      	movs	r3, #0
 8006d1e:	4630      	mov	r0, r6
 8006d20:	4639      	mov	r1, r7
 8006d22:	f7f9 fef1 	bl	8000b08 <__aeabi_dcmpeq>
 8006d26:	b108      	cbz	r0, 8006d2c <__cvt+0x7c>
 8006d28:	f8cd 900c 	str.w	r9, [sp, #12]
 8006d2c:	2230      	movs	r2, #48	@ 0x30
 8006d2e:	9b03      	ldr	r3, [sp, #12]
 8006d30:	454b      	cmp	r3, r9
 8006d32:	d31e      	bcc.n	8006d72 <__cvt+0xc2>
 8006d34:	9b03      	ldr	r3, [sp, #12]
 8006d36:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006d38:	1b5b      	subs	r3, r3, r5
 8006d3a:	4628      	mov	r0, r5
 8006d3c:	6013      	str	r3, [r2, #0]
 8006d3e:	b004      	add	sp, #16
 8006d40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d44:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006d48:	eb00 0904 	add.w	r9, r0, r4
 8006d4c:	d1e5      	bne.n	8006d1a <__cvt+0x6a>
 8006d4e:	7803      	ldrb	r3, [r0, #0]
 8006d50:	2b30      	cmp	r3, #48	@ 0x30
 8006d52:	d10a      	bne.n	8006d6a <__cvt+0xba>
 8006d54:	2200      	movs	r2, #0
 8006d56:	2300      	movs	r3, #0
 8006d58:	4630      	mov	r0, r6
 8006d5a:	4639      	mov	r1, r7
 8006d5c:	f7f9 fed4 	bl	8000b08 <__aeabi_dcmpeq>
 8006d60:	b918      	cbnz	r0, 8006d6a <__cvt+0xba>
 8006d62:	f1c4 0401 	rsb	r4, r4, #1
 8006d66:	f8ca 4000 	str.w	r4, [sl]
 8006d6a:	f8da 3000 	ldr.w	r3, [sl]
 8006d6e:	4499      	add	r9, r3
 8006d70:	e7d3      	b.n	8006d1a <__cvt+0x6a>
 8006d72:	1c59      	adds	r1, r3, #1
 8006d74:	9103      	str	r1, [sp, #12]
 8006d76:	701a      	strb	r2, [r3, #0]
 8006d78:	e7d9      	b.n	8006d2e <__cvt+0x7e>

08006d7a <__exponent>:
 8006d7a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006d7c:	2900      	cmp	r1, #0
 8006d7e:	bfba      	itte	lt
 8006d80:	4249      	neglt	r1, r1
 8006d82:	232d      	movlt	r3, #45	@ 0x2d
 8006d84:	232b      	movge	r3, #43	@ 0x2b
 8006d86:	2909      	cmp	r1, #9
 8006d88:	7002      	strb	r2, [r0, #0]
 8006d8a:	7043      	strb	r3, [r0, #1]
 8006d8c:	dd29      	ble.n	8006de2 <__exponent+0x68>
 8006d8e:	f10d 0307 	add.w	r3, sp, #7
 8006d92:	461d      	mov	r5, r3
 8006d94:	270a      	movs	r7, #10
 8006d96:	461a      	mov	r2, r3
 8006d98:	fbb1 f6f7 	udiv	r6, r1, r7
 8006d9c:	fb07 1416 	mls	r4, r7, r6, r1
 8006da0:	3430      	adds	r4, #48	@ 0x30
 8006da2:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006da6:	460c      	mov	r4, r1
 8006da8:	2c63      	cmp	r4, #99	@ 0x63
 8006daa:	f103 33ff 	add.w	r3, r3, #4294967295
 8006dae:	4631      	mov	r1, r6
 8006db0:	dcf1      	bgt.n	8006d96 <__exponent+0x1c>
 8006db2:	3130      	adds	r1, #48	@ 0x30
 8006db4:	1e94      	subs	r4, r2, #2
 8006db6:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006dba:	1c41      	adds	r1, r0, #1
 8006dbc:	4623      	mov	r3, r4
 8006dbe:	42ab      	cmp	r3, r5
 8006dc0:	d30a      	bcc.n	8006dd8 <__exponent+0x5e>
 8006dc2:	f10d 0309 	add.w	r3, sp, #9
 8006dc6:	1a9b      	subs	r3, r3, r2
 8006dc8:	42ac      	cmp	r4, r5
 8006dca:	bf88      	it	hi
 8006dcc:	2300      	movhi	r3, #0
 8006dce:	3302      	adds	r3, #2
 8006dd0:	4403      	add	r3, r0
 8006dd2:	1a18      	subs	r0, r3, r0
 8006dd4:	b003      	add	sp, #12
 8006dd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006dd8:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006ddc:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006de0:	e7ed      	b.n	8006dbe <__exponent+0x44>
 8006de2:	2330      	movs	r3, #48	@ 0x30
 8006de4:	3130      	adds	r1, #48	@ 0x30
 8006de6:	7083      	strb	r3, [r0, #2]
 8006de8:	70c1      	strb	r1, [r0, #3]
 8006dea:	1d03      	adds	r3, r0, #4
 8006dec:	e7f1      	b.n	8006dd2 <__exponent+0x58>
	...

08006df0 <_printf_float>:
 8006df0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006df4:	b08d      	sub	sp, #52	@ 0x34
 8006df6:	460c      	mov	r4, r1
 8006df8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006dfc:	4616      	mov	r6, r2
 8006dfe:	461f      	mov	r7, r3
 8006e00:	4605      	mov	r5, r0
 8006e02:	f000 feef 	bl	8007be4 <_localeconv_r>
 8006e06:	6803      	ldr	r3, [r0, #0]
 8006e08:	9304      	str	r3, [sp, #16]
 8006e0a:	4618      	mov	r0, r3
 8006e0c:	f7f9 fa50 	bl	80002b0 <strlen>
 8006e10:	2300      	movs	r3, #0
 8006e12:	930a      	str	r3, [sp, #40]	@ 0x28
 8006e14:	f8d8 3000 	ldr.w	r3, [r8]
 8006e18:	9005      	str	r0, [sp, #20]
 8006e1a:	3307      	adds	r3, #7
 8006e1c:	f023 0307 	bic.w	r3, r3, #7
 8006e20:	f103 0208 	add.w	r2, r3, #8
 8006e24:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006e28:	f8d4 b000 	ldr.w	fp, [r4]
 8006e2c:	f8c8 2000 	str.w	r2, [r8]
 8006e30:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006e34:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006e38:	9307      	str	r3, [sp, #28]
 8006e3a:	f8cd 8018 	str.w	r8, [sp, #24]
 8006e3e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006e42:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006e46:	4b9c      	ldr	r3, [pc, #624]	@ (80070b8 <_printf_float+0x2c8>)
 8006e48:	f04f 32ff 	mov.w	r2, #4294967295
 8006e4c:	f7f9 fe8e 	bl	8000b6c <__aeabi_dcmpun>
 8006e50:	bb70      	cbnz	r0, 8006eb0 <_printf_float+0xc0>
 8006e52:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006e56:	4b98      	ldr	r3, [pc, #608]	@ (80070b8 <_printf_float+0x2c8>)
 8006e58:	f04f 32ff 	mov.w	r2, #4294967295
 8006e5c:	f7f9 fe68 	bl	8000b30 <__aeabi_dcmple>
 8006e60:	bb30      	cbnz	r0, 8006eb0 <_printf_float+0xc0>
 8006e62:	2200      	movs	r2, #0
 8006e64:	2300      	movs	r3, #0
 8006e66:	4640      	mov	r0, r8
 8006e68:	4649      	mov	r1, r9
 8006e6a:	f7f9 fe57 	bl	8000b1c <__aeabi_dcmplt>
 8006e6e:	b110      	cbz	r0, 8006e76 <_printf_float+0x86>
 8006e70:	232d      	movs	r3, #45	@ 0x2d
 8006e72:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006e76:	4a91      	ldr	r2, [pc, #580]	@ (80070bc <_printf_float+0x2cc>)
 8006e78:	4b91      	ldr	r3, [pc, #580]	@ (80070c0 <_printf_float+0x2d0>)
 8006e7a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006e7e:	bf94      	ite	ls
 8006e80:	4690      	movls	r8, r2
 8006e82:	4698      	movhi	r8, r3
 8006e84:	2303      	movs	r3, #3
 8006e86:	6123      	str	r3, [r4, #16]
 8006e88:	f02b 0304 	bic.w	r3, fp, #4
 8006e8c:	6023      	str	r3, [r4, #0]
 8006e8e:	f04f 0900 	mov.w	r9, #0
 8006e92:	9700      	str	r7, [sp, #0]
 8006e94:	4633      	mov	r3, r6
 8006e96:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006e98:	4621      	mov	r1, r4
 8006e9a:	4628      	mov	r0, r5
 8006e9c:	f000 f9d2 	bl	8007244 <_printf_common>
 8006ea0:	3001      	adds	r0, #1
 8006ea2:	f040 808d 	bne.w	8006fc0 <_printf_float+0x1d0>
 8006ea6:	f04f 30ff 	mov.w	r0, #4294967295
 8006eaa:	b00d      	add	sp, #52	@ 0x34
 8006eac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006eb0:	4642      	mov	r2, r8
 8006eb2:	464b      	mov	r3, r9
 8006eb4:	4640      	mov	r0, r8
 8006eb6:	4649      	mov	r1, r9
 8006eb8:	f7f9 fe58 	bl	8000b6c <__aeabi_dcmpun>
 8006ebc:	b140      	cbz	r0, 8006ed0 <_printf_float+0xe0>
 8006ebe:	464b      	mov	r3, r9
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	bfbc      	itt	lt
 8006ec4:	232d      	movlt	r3, #45	@ 0x2d
 8006ec6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006eca:	4a7e      	ldr	r2, [pc, #504]	@ (80070c4 <_printf_float+0x2d4>)
 8006ecc:	4b7e      	ldr	r3, [pc, #504]	@ (80070c8 <_printf_float+0x2d8>)
 8006ece:	e7d4      	b.n	8006e7a <_printf_float+0x8a>
 8006ed0:	6863      	ldr	r3, [r4, #4]
 8006ed2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006ed6:	9206      	str	r2, [sp, #24]
 8006ed8:	1c5a      	adds	r2, r3, #1
 8006eda:	d13b      	bne.n	8006f54 <_printf_float+0x164>
 8006edc:	2306      	movs	r3, #6
 8006ede:	6063      	str	r3, [r4, #4]
 8006ee0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006ee4:	2300      	movs	r3, #0
 8006ee6:	6022      	str	r2, [r4, #0]
 8006ee8:	9303      	str	r3, [sp, #12]
 8006eea:	ab0a      	add	r3, sp, #40	@ 0x28
 8006eec:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006ef0:	ab09      	add	r3, sp, #36	@ 0x24
 8006ef2:	9300      	str	r3, [sp, #0]
 8006ef4:	6861      	ldr	r1, [r4, #4]
 8006ef6:	ec49 8b10 	vmov	d0, r8, r9
 8006efa:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006efe:	4628      	mov	r0, r5
 8006f00:	f7ff fed6 	bl	8006cb0 <__cvt>
 8006f04:	9b06      	ldr	r3, [sp, #24]
 8006f06:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006f08:	2b47      	cmp	r3, #71	@ 0x47
 8006f0a:	4680      	mov	r8, r0
 8006f0c:	d129      	bne.n	8006f62 <_printf_float+0x172>
 8006f0e:	1cc8      	adds	r0, r1, #3
 8006f10:	db02      	blt.n	8006f18 <_printf_float+0x128>
 8006f12:	6863      	ldr	r3, [r4, #4]
 8006f14:	4299      	cmp	r1, r3
 8006f16:	dd41      	ble.n	8006f9c <_printf_float+0x1ac>
 8006f18:	f1aa 0a02 	sub.w	sl, sl, #2
 8006f1c:	fa5f fa8a 	uxtb.w	sl, sl
 8006f20:	3901      	subs	r1, #1
 8006f22:	4652      	mov	r2, sl
 8006f24:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006f28:	9109      	str	r1, [sp, #36]	@ 0x24
 8006f2a:	f7ff ff26 	bl	8006d7a <__exponent>
 8006f2e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006f30:	1813      	adds	r3, r2, r0
 8006f32:	2a01      	cmp	r2, #1
 8006f34:	4681      	mov	r9, r0
 8006f36:	6123      	str	r3, [r4, #16]
 8006f38:	dc02      	bgt.n	8006f40 <_printf_float+0x150>
 8006f3a:	6822      	ldr	r2, [r4, #0]
 8006f3c:	07d2      	lsls	r2, r2, #31
 8006f3e:	d501      	bpl.n	8006f44 <_printf_float+0x154>
 8006f40:	3301      	adds	r3, #1
 8006f42:	6123      	str	r3, [r4, #16]
 8006f44:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d0a2      	beq.n	8006e92 <_printf_float+0xa2>
 8006f4c:	232d      	movs	r3, #45	@ 0x2d
 8006f4e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006f52:	e79e      	b.n	8006e92 <_printf_float+0xa2>
 8006f54:	9a06      	ldr	r2, [sp, #24]
 8006f56:	2a47      	cmp	r2, #71	@ 0x47
 8006f58:	d1c2      	bne.n	8006ee0 <_printf_float+0xf0>
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d1c0      	bne.n	8006ee0 <_printf_float+0xf0>
 8006f5e:	2301      	movs	r3, #1
 8006f60:	e7bd      	b.n	8006ede <_printf_float+0xee>
 8006f62:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006f66:	d9db      	bls.n	8006f20 <_printf_float+0x130>
 8006f68:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006f6c:	d118      	bne.n	8006fa0 <_printf_float+0x1b0>
 8006f6e:	2900      	cmp	r1, #0
 8006f70:	6863      	ldr	r3, [r4, #4]
 8006f72:	dd0b      	ble.n	8006f8c <_printf_float+0x19c>
 8006f74:	6121      	str	r1, [r4, #16]
 8006f76:	b913      	cbnz	r3, 8006f7e <_printf_float+0x18e>
 8006f78:	6822      	ldr	r2, [r4, #0]
 8006f7a:	07d0      	lsls	r0, r2, #31
 8006f7c:	d502      	bpl.n	8006f84 <_printf_float+0x194>
 8006f7e:	3301      	adds	r3, #1
 8006f80:	440b      	add	r3, r1
 8006f82:	6123      	str	r3, [r4, #16]
 8006f84:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006f86:	f04f 0900 	mov.w	r9, #0
 8006f8a:	e7db      	b.n	8006f44 <_printf_float+0x154>
 8006f8c:	b913      	cbnz	r3, 8006f94 <_printf_float+0x1a4>
 8006f8e:	6822      	ldr	r2, [r4, #0]
 8006f90:	07d2      	lsls	r2, r2, #31
 8006f92:	d501      	bpl.n	8006f98 <_printf_float+0x1a8>
 8006f94:	3302      	adds	r3, #2
 8006f96:	e7f4      	b.n	8006f82 <_printf_float+0x192>
 8006f98:	2301      	movs	r3, #1
 8006f9a:	e7f2      	b.n	8006f82 <_printf_float+0x192>
 8006f9c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006fa0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006fa2:	4299      	cmp	r1, r3
 8006fa4:	db05      	blt.n	8006fb2 <_printf_float+0x1c2>
 8006fa6:	6823      	ldr	r3, [r4, #0]
 8006fa8:	6121      	str	r1, [r4, #16]
 8006faa:	07d8      	lsls	r0, r3, #31
 8006fac:	d5ea      	bpl.n	8006f84 <_printf_float+0x194>
 8006fae:	1c4b      	adds	r3, r1, #1
 8006fb0:	e7e7      	b.n	8006f82 <_printf_float+0x192>
 8006fb2:	2900      	cmp	r1, #0
 8006fb4:	bfd4      	ite	le
 8006fb6:	f1c1 0202 	rsble	r2, r1, #2
 8006fba:	2201      	movgt	r2, #1
 8006fbc:	4413      	add	r3, r2
 8006fbe:	e7e0      	b.n	8006f82 <_printf_float+0x192>
 8006fc0:	6823      	ldr	r3, [r4, #0]
 8006fc2:	055a      	lsls	r2, r3, #21
 8006fc4:	d407      	bmi.n	8006fd6 <_printf_float+0x1e6>
 8006fc6:	6923      	ldr	r3, [r4, #16]
 8006fc8:	4642      	mov	r2, r8
 8006fca:	4631      	mov	r1, r6
 8006fcc:	4628      	mov	r0, r5
 8006fce:	47b8      	blx	r7
 8006fd0:	3001      	adds	r0, #1
 8006fd2:	d12b      	bne.n	800702c <_printf_float+0x23c>
 8006fd4:	e767      	b.n	8006ea6 <_printf_float+0xb6>
 8006fd6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006fda:	f240 80dd 	bls.w	8007198 <_printf_float+0x3a8>
 8006fde:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	2300      	movs	r3, #0
 8006fe6:	f7f9 fd8f 	bl	8000b08 <__aeabi_dcmpeq>
 8006fea:	2800      	cmp	r0, #0
 8006fec:	d033      	beq.n	8007056 <_printf_float+0x266>
 8006fee:	4a37      	ldr	r2, [pc, #220]	@ (80070cc <_printf_float+0x2dc>)
 8006ff0:	2301      	movs	r3, #1
 8006ff2:	4631      	mov	r1, r6
 8006ff4:	4628      	mov	r0, r5
 8006ff6:	47b8      	blx	r7
 8006ff8:	3001      	adds	r0, #1
 8006ffa:	f43f af54 	beq.w	8006ea6 <_printf_float+0xb6>
 8006ffe:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007002:	4543      	cmp	r3, r8
 8007004:	db02      	blt.n	800700c <_printf_float+0x21c>
 8007006:	6823      	ldr	r3, [r4, #0]
 8007008:	07d8      	lsls	r0, r3, #31
 800700a:	d50f      	bpl.n	800702c <_printf_float+0x23c>
 800700c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007010:	4631      	mov	r1, r6
 8007012:	4628      	mov	r0, r5
 8007014:	47b8      	blx	r7
 8007016:	3001      	adds	r0, #1
 8007018:	f43f af45 	beq.w	8006ea6 <_printf_float+0xb6>
 800701c:	f04f 0900 	mov.w	r9, #0
 8007020:	f108 38ff 	add.w	r8, r8, #4294967295
 8007024:	f104 0a1a 	add.w	sl, r4, #26
 8007028:	45c8      	cmp	r8, r9
 800702a:	dc09      	bgt.n	8007040 <_printf_float+0x250>
 800702c:	6823      	ldr	r3, [r4, #0]
 800702e:	079b      	lsls	r3, r3, #30
 8007030:	f100 8103 	bmi.w	800723a <_printf_float+0x44a>
 8007034:	68e0      	ldr	r0, [r4, #12]
 8007036:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007038:	4298      	cmp	r0, r3
 800703a:	bfb8      	it	lt
 800703c:	4618      	movlt	r0, r3
 800703e:	e734      	b.n	8006eaa <_printf_float+0xba>
 8007040:	2301      	movs	r3, #1
 8007042:	4652      	mov	r2, sl
 8007044:	4631      	mov	r1, r6
 8007046:	4628      	mov	r0, r5
 8007048:	47b8      	blx	r7
 800704a:	3001      	adds	r0, #1
 800704c:	f43f af2b 	beq.w	8006ea6 <_printf_float+0xb6>
 8007050:	f109 0901 	add.w	r9, r9, #1
 8007054:	e7e8      	b.n	8007028 <_printf_float+0x238>
 8007056:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007058:	2b00      	cmp	r3, #0
 800705a:	dc39      	bgt.n	80070d0 <_printf_float+0x2e0>
 800705c:	4a1b      	ldr	r2, [pc, #108]	@ (80070cc <_printf_float+0x2dc>)
 800705e:	2301      	movs	r3, #1
 8007060:	4631      	mov	r1, r6
 8007062:	4628      	mov	r0, r5
 8007064:	47b8      	blx	r7
 8007066:	3001      	adds	r0, #1
 8007068:	f43f af1d 	beq.w	8006ea6 <_printf_float+0xb6>
 800706c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007070:	ea59 0303 	orrs.w	r3, r9, r3
 8007074:	d102      	bne.n	800707c <_printf_float+0x28c>
 8007076:	6823      	ldr	r3, [r4, #0]
 8007078:	07d9      	lsls	r1, r3, #31
 800707a:	d5d7      	bpl.n	800702c <_printf_float+0x23c>
 800707c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007080:	4631      	mov	r1, r6
 8007082:	4628      	mov	r0, r5
 8007084:	47b8      	blx	r7
 8007086:	3001      	adds	r0, #1
 8007088:	f43f af0d 	beq.w	8006ea6 <_printf_float+0xb6>
 800708c:	f04f 0a00 	mov.w	sl, #0
 8007090:	f104 0b1a 	add.w	fp, r4, #26
 8007094:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007096:	425b      	negs	r3, r3
 8007098:	4553      	cmp	r3, sl
 800709a:	dc01      	bgt.n	80070a0 <_printf_float+0x2b0>
 800709c:	464b      	mov	r3, r9
 800709e:	e793      	b.n	8006fc8 <_printf_float+0x1d8>
 80070a0:	2301      	movs	r3, #1
 80070a2:	465a      	mov	r2, fp
 80070a4:	4631      	mov	r1, r6
 80070a6:	4628      	mov	r0, r5
 80070a8:	47b8      	blx	r7
 80070aa:	3001      	adds	r0, #1
 80070ac:	f43f aefb 	beq.w	8006ea6 <_printf_float+0xb6>
 80070b0:	f10a 0a01 	add.w	sl, sl, #1
 80070b4:	e7ee      	b.n	8007094 <_printf_float+0x2a4>
 80070b6:	bf00      	nop
 80070b8:	7fefffff 	.word	0x7fefffff
 80070bc:	0800cca8 	.word	0x0800cca8
 80070c0:	0800ccac 	.word	0x0800ccac
 80070c4:	0800ccb0 	.word	0x0800ccb0
 80070c8:	0800ccb4 	.word	0x0800ccb4
 80070cc:	0800ccb8 	.word	0x0800ccb8
 80070d0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80070d2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80070d6:	4553      	cmp	r3, sl
 80070d8:	bfa8      	it	ge
 80070da:	4653      	movge	r3, sl
 80070dc:	2b00      	cmp	r3, #0
 80070de:	4699      	mov	r9, r3
 80070e0:	dc36      	bgt.n	8007150 <_printf_float+0x360>
 80070e2:	f04f 0b00 	mov.w	fp, #0
 80070e6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80070ea:	f104 021a 	add.w	r2, r4, #26
 80070ee:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80070f0:	9306      	str	r3, [sp, #24]
 80070f2:	eba3 0309 	sub.w	r3, r3, r9
 80070f6:	455b      	cmp	r3, fp
 80070f8:	dc31      	bgt.n	800715e <_printf_float+0x36e>
 80070fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070fc:	459a      	cmp	sl, r3
 80070fe:	dc3a      	bgt.n	8007176 <_printf_float+0x386>
 8007100:	6823      	ldr	r3, [r4, #0]
 8007102:	07da      	lsls	r2, r3, #31
 8007104:	d437      	bmi.n	8007176 <_printf_float+0x386>
 8007106:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007108:	ebaa 0903 	sub.w	r9, sl, r3
 800710c:	9b06      	ldr	r3, [sp, #24]
 800710e:	ebaa 0303 	sub.w	r3, sl, r3
 8007112:	4599      	cmp	r9, r3
 8007114:	bfa8      	it	ge
 8007116:	4699      	movge	r9, r3
 8007118:	f1b9 0f00 	cmp.w	r9, #0
 800711c:	dc33      	bgt.n	8007186 <_printf_float+0x396>
 800711e:	f04f 0800 	mov.w	r8, #0
 8007122:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007126:	f104 0b1a 	add.w	fp, r4, #26
 800712a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800712c:	ebaa 0303 	sub.w	r3, sl, r3
 8007130:	eba3 0309 	sub.w	r3, r3, r9
 8007134:	4543      	cmp	r3, r8
 8007136:	f77f af79 	ble.w	800702c <_printf_float+0x23c>
 800713a:	2301      	movs	r3, #1
 800713c:	465a      	mov	r2, fp
 800713e:	4631      	mov	r1, r6
 8007140:	4628      	mov	r0, r5
 8007142:	47b8      	blx	r7
 8007144:	3001      	adds	r0, #1
 8007146:	f43f aeae 	beq.w	8006ea6 <_printf_float+0xb6>
 800714a:	f108 0801 	add.w	r8, r8, #1
 800714e:	e7ec      	b.n	800712a <_printf_float+0x33a>
 8007150:	4642      	mov	r2, r8
 8007152:	4631      	mov	r1, r6
 8007154:	4628      	mov	r0, r5
 8007156:	47b8      	blx	r7
 8007158:	3001      	adds	r0, #1
 800715a:	d1c2      	bne.n	80070e2 <_printf_float+0x2f2>
 800715c:	e6a3      	b.n	8006ea6 <_printf_float+0xb6>
 800715e:	2301      	movs	r3, #1
 8007160:	4631      	mov	r1, r6
 8007162:	4628      	mov	r0, r5
 8007164:	9206      	str	r2, [sp, #24]
 8007166:	47b8      	blx	r7
 8007168:	3001      	adds	r0, #1
 800716a:	f43f ae9c 	beq.w	8006ea6 <_printf_float+0xb6>
 800716e:	9a06      	ldr	r2, [sp, #24]
 8007170:	f10b 0b01 	add.w	fp, fp, #1
 8007174:	e7bb      	b.n	80070ee <_printf_float+0x2fe>
 8007176:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800717a:	4631      	mov	r1, r6
 800717c:	4628      	mov	r0, r5
 800717e:	47b8      	blx	r7
 8007180:	3001      	adds	r0, #1
 8007182:	d1c0      	bne.n	8007106 <_printf_float+0x316>
 8007184:	e68f      	b.n	8006ea6 <_printf_float+0xb6>
 8007186:	9a06      	ldr	r2, [sp, #24]
 8007188:	464b      	mov	r3, r9
 800718a:	4442      	add	r2, r8
 800718c:	4631      	mov	r1, r6
 800718e:	4628      	mov	r0, r5
 8007190:	47b8      	blx	r7
 8007192:	3001      	adds	r0, #1
 8007194:	d1c3      	bne.n	800711e <_printf_float+0x32e>
 8007196:	e686      	b.n	8006ea6 <_printf_float+0xb6>
 8007198:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800719c:	f1ba 0f01 	cmp.w	sl, #1
 80071a0:	dc01      	bgt.n	80071a6 <_printf_float+0x3b6>
 80071a2:	07db      	lsls	r3, r3, #31
 80071a4:	d536      	bpl.n	8007214 <_printf_float+0x424>
 80071a6:	2301      	movs	r3, #1
 80071a8:	4642      	mov	r2, r8
 80071aa:	4631      	mov	r1, r6
 80071ac:	4628      	mov	r0, r5
 80071ae:	47b8      	blx	r7
 80071b0:	3001      	adds	r0, #1
 80071b2:	f43f ae78 	beq.w	8006ea6 <_printf_float+0xb6>
 80071b6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80071ba:	4631      	mov	r1, r6
 80071bc:	4628      	mov	r0, r5
 80071be:	47b8      	blx	r7
 80071c0:	3001      	adds	r0, #1
 80071c2:	f43f ae70 	beq.w	8006ea6 <_printf_float+0xb6>
 80071c6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80071ca:	2200      	movs	r2, #0
 80071cc:	2300      	movs	r3, #0
 80071ce:	f10a 3aff 	add.w	sl, sl, #4294967295
 80071d2:	f7f9 fc99 	bl	8000b08 <__aeabi_dcmpeq>
 80071d6:	b9c0      	cbnz	r0, 800720a <_printf_float+0x41a>
 80071d8:	4653      	mov	r3, sl
 80071da:	f108 0201 	add.w	r2, r8, #1
 80071de:	4631      	mov	r1, r6
 80071e0:	4628      	mov	r0, r5
 80071e2:	47b8      	blx	r7
 80071e4:	3001      	adds	r0, #1
 80071e6:	d10c      	bne.n	8007202 <_printf_float+0x412>
 80071e8:	e65d      	b.n	8006ea6 <_printf_float+0xb6>
 80071ea:	2301      	movs	r3, #1
 80071ec:	465a      	mov	r2, fp
 80071ee:	4631      	mov	r1, r6
 80071f0:	4628      	mov	r0, r5
 80071f2:	47b8      	blx	r7
 80071f4:	3001      	adds	r0, #1
 80071f6:	f43f ae56 	beq.w	8006ea6 <_printf_float+0xb6>
 80071fa:	f108 0801 	add.w	r8, r8, #1
 80071fe:	45d0      	cmp	r8, sl
 8007200:	dbf3      	blt.n	80071ea <_printf_float+0x3fa>
 8007202:	464b      	mov	r3, r9
 8007204:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007208:	e6df      	b.n	8006fca <_printf_float+0x1da>
 800720a:	f04f 0800 	mov.w	r8, #0
 800720e:	f104 0b1a 	add.w	fp, r4, #26
 8007212:	e7f4      	b.n	80071fe <_printf_float+0x40e>
 8007214:	2301      	movs	r3, #1
 8007216:	4642      	mov	r2, r8
 8007218:	e7e1      	b.n	80071de <_printf_float+0x3ee>
 800721a:	2301      	movs	r3, #1
 800721c:	464a      	mov	r2, r9
 800721e:	4631      	mov	r1, r6
 8007220:	4628      	mov	r0, r5
 8007222:	47b8      	blx	r7
 8007224:	3001      	adds	r0, #1
 8007226:	f43f ae3e 	beq.w	8006ea6 <_printf_float+0xb6>
 800722a:	f108 0801 	add.w	r8, r8, #1
 800722e:	68e3      	ldr	r3, [r4, #12]
 8007230:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007232:	1a5b      	subs	r3, r3, r1
 8007234:	4543      	cmp	r3, r8
 8007236:	dcf0      	bgt.n	800721a <_printf_float+0x42a>
 8007238:	e6fc      	b.n	8007034 <_printf_float+0x244>
 800723a:	f04f 0800 	mov.w	r8, #0
 800723e:	f104 0919 	add.w	r9, r4, #25
 8007242:	e7f4      	b.n	800722e <_printf_float+0x43e>

08007244 <_printf_common>:
 8007244:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007248:	4616      	mov	r6, r2
 800724a:	4698      	mov	r8, r3
 800724c:	688a      	ldr	r2, [r1, #8]
 800724e:	690b      	ldr	r3, [r1, #16]
 8007250:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007254:	4293      	cmp	r3, r2
 8007256:	bfb8      	it	lt
 8007258:	4613      	movlt	r3, r2
 800725a:	6033      	str	r3, [r6, #0]
 800725c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007260:	4607      	mov	r7, r0
 8007262:	460c      	mov	r4, r1
 8007264:	b10a      	cbz	r2, 800726a <_printf_common+0x26>
 8007266:	3301      	adds	r3, #1
 8007268:	6033      	str	r3, [r6, #0]
 800726a:	6823      	ldr	r3, [r4, #0]
 800726c:	0699      	lsls	r1, r3, #26
 800726e:	bf42      	ittt	mi
 8007270:	6833      	ldrmi	r3, [r6, #0]
 8007272:	3302      	addmi	r3, #2
 8007274:	6033      	strmi	r3, [r6, #0]
 8007276:	6825      	ldr	r5, [r4, #0]
 8007278:	f015 0506 	ands.w	r5, r5, #6
 800727c:	d106      	bne.n	800728c <_printf_common+0x48>
 800727e:	f104 0a19 	add.w	sl, r4, #25
 8007282:	68e3      	ldr	r3, [r4, #12]
 8007284:	6832      	ldr	r2, [r6, #0]
 8007286:	1a9b      	subs	r3, r3, r2
 8007288:	42ab      	cmp	r3, r5
 800728a:	dc26      	bgt.n	80072da <_printf_common+0x96>
 800728c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007290:	6822      	ldr	r2, [r4, #0]
 8007292:	3b00      	subs	r3, #0
 8007294:	bf18      	it	ne
 8007296:	2301      	movne	r3, #1
 8007298:	0692      	lsls	r2, r2, #26
 800729a:	d42b      	bmi.n	80072f4 <_printf_common+0xb0>
 800729c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80072a0:	4641      	mov	r1, r8
 80072a2:	4638      	mov	r0, r7
 80072a4:	47c8      	blx	r9
 80072a6:	3001      	adds	r0, #1
 80072a8:	d01e      	beq.n	80072e8 <_printf_common+0xa4>
 80072aa:	6823      	ldr	r3, [r4, #0]
 80072ac:	6922      	ldr	r2, [r4, #16]
 80072ae:	f003 0306 	and.w	r3, r3, #6
 80072b2:	2b04      	cmp	r3, #4
 80072b4:	bf02      	ittt	eq
 80072b6:	68e5      	ldreq	r5, [r4, #12]
 80072b8:	6833      	ldreq	r3, [r6, #0]
 80072ba:	1aed      	subeq	r5, r5, r3
 80072bc:	68a3      	ldr	r3, [r4, #8]
 80072be:	bf0c      	ite	eq
 80072c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80072c4:	2500      	movne	r5, #0
 80072c6:	4293      	cmp	r3, r2
 80072c8:	bfc4      	itt	gt
 80072ca:	1a9b      	subgt	r3, r3, r2
 80072cc:	18ed      	addgt	r5, r5, r3
 80072ce:	2600      	movs	r6, #0
 80072d0:	341a      	adds	r4, #26
 80072d2:	42b5      	cmp	r5, r6
 80072d4:	d11a      	bne.n	800730c <_printf_common+0xc8>
 80072d6:	2000      	movs	r0, #0
 80072d8:	e008      	b.n	80072ec <_printf_common+0xa8>
 80072da:	2301      	movs	r3, #1
 80072dc:	4652      	mov	r2, sl
 80072de:	4641      	mov	r1, r8
 80072e0:	4638      	mov	r0, r7
 80072e2:	47c8      	blx	r9
 80072e4:	3001      	adds	r0, #1
 80072e6:	d103      	bne.n	80072f0 <_printf_common+0xac>
 80072e8:	f04f 30ff 	mov.w	r0, #4294967295
 80072ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072f0:	3501      	adds	r5, #1
 80072f2:	e7c6      	b.n	8007282 <_printf_common+0x3e>
 80072f4:	18e1      	adds	r1, r4, r3
 80072f6:	1c5a      	adds	r2, r3, #1
 80072f8:	2030      	movs	r0, #48	@ 0x30
 80072fa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80072fe:	4422      	add	r2, r4
 8007300:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007304:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007308:	3302      	adds	r3, #2
 800730a:	e7c7      	b.n	800729c <_printf_common+0x58>
 800730c:	2301      	movs	r3, #1
 800730e:	4622      	mov	r2, r4
 8007310:	4641      	mov	r1, r8
 8007312:	4638      	mov	r0, r7
 8007314:	47c8      	blx	r9
 8007316:	3001      	adds	r0, #1
 8007318:	d0e6      	beq.n	80072e8 <_printf_common+0xa4>
 800731a:	3601      	adds	r6, #1
 800731c:	e7d9      	b.n	80072d2 <_printf_common+0x8e>
	...

08007320 <_printf_i>:
 8007320:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007324:	7e0f      	ldrb	r7, [r1, #24]
 8007326:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007328:	2f78      	cmp	r7, #120	@ 0x78
 800732a:	4691      	mov	r9, r2
 800732c:	4680      	mov	r8, r0
 800732e:	460c      	mov	r4, r1
 8007330:	469a      	mov	sl, r3
 8007332:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007336:	d807      	bhi.n	8007348 <_printf_i+0x28>
 8007338:	2f62      	cmp	r7, #98	@ 0x62
 800733a:	d80a      	bhi.n	8007352 <_printf_i+0x32>
 800733c:	2f00      	cmp	r7, #0
 800733e:	f000 80d2 	beq.w	80074e6 <_printf_i+0x1c6>
 8007342:	2f58      	cmp	r7, #88	@ 0x58
 8007344:	f000 80b9 	beq.w	80074ba <_printf_i+0x19a>
 8007348:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800734c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007350:	e03a      	b.n	80073c8 <_printf_i+0xa8>
 8007352:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007356:	2b15      	cmp	r3, #21
 8007358:	d8f6      	bhi.n	8007348 <_printf_i+0x28>
 800735a:	a101      	add	r1, pc, #4	@ (adr r1, 8007360 <_printf_i+0x40>)
 800735c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007360:	080073b9 	.word	0x080073b9
 8007364:	080073cd 	.word	0x080073cd
 8007368:	08007349 	.word	0x08007349
 800736c:	08007349 	.word	0x08007349
 8007370:	08007349 	.word	0x08007349
 8007374:	08007349 	.word	0x08007349
 8007378:	080073cd 	.word	0x080073cd
 800737c:	08007349 	.word	0x08007349
 8007380:	08007349 	.word	0x08007349
 8007384:	08007349 	.word	0x08007349
 8007388:	08007349 	.word	0x08007349
 800738c:	080074cd 	.word	0x080074cd
 8007390:	080073f7 	.word	0x080073f7
 8007394:	08007487 	.word	0x08007487
 8007398:	08007349 	.word	0x08007349
 800739c:	08007349 	.word	0x08007349
 80073a0:	080074ef 	.word	0x080074ef
 80073a4:	08007349 	.word	0x08007349
 80073a8:	080073f7 	.word	0x080073f7
 80073ac:	08007349 	.word	0x08007349
 80073b0:	08007349 	.word	0x08007349
 80073b4:	0800748f 	.word	0x0800748f
 80073b8:	6833      	ldr	r3, [r6, #0]
 80073ba:	1d1a      	adds	r2, r3, #4
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	6032      	str	r2, [r6, #0]
 80073c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80073c4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80073c8:	2301      	movs	r3, #1
 80073ca:	e09d      	b.n	8007508 <_printf_i+0x1e8>
 80073cc:	6833      	ldr	r3, [r6, #0]
 80073ce:	6820      	ldr	r0, [r4, #0]
 80073d0:	1d19      	adds	r1, r3, #4
 80073d2:	6031      	str	r1, [r6, #0]
 80073d4:	0606      	lsls	r6, r0, #24
 80073d6:	d501      	bpl.n	80073dc <_printf_i+0xbc>
 80073d8:	681d      	ldr	r5, [r3, #0]
 80073da:	e003      	b.n	80073e4 <_printf_i+0xc4>
 80073dc:	0645      	lsls	r5, r0, #25
 80073de:	d5fb      	bpl.n	80073d8 <_printf_i+0xb8>
 80073e0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80073e4:	2d00      	cmp	r5, #0
 80073e6:	da03      	bge.n	80073f0 <_printf_i+0xd0>
 80073e8:	232d      	movs	r3, #45	@ 0x2d
 80073ea:	426d      	negs	r5, r5
 80073ec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80073f0:	4859      	ldr	r0, [pc, #356]	@ (8007558 <_printf_i+0x238>)
 80073f2:	230a      	movs	r3, #10
 80073f4:	e011      	b.n	800741a <_printf_i+0xfa>
 80073f6:	6821      	ldr	r1, [r4, #0]
 80073f8:	6833      	ldr	r3, [r6, #0]
 80073fa:	0608      	lsls	r0, r1, #24
 80073fc:	f853 5b04 	ldr.w	r5, [r3], #4
 8007400:	d402      	bmi.n	8007408 <_printf_i+0xe8>
 8007402:	0649      	lsls	r1, r1, #25
 8007404:	bf48      	it	mi
 8007406:	b2ad      	uxthmi	r5, r5
 8007408:	2f6f      	cmp	r7, #111	@ 0x6f
 800740a:	4853      	ldr	r0, [pc, #332]	@ (8007558 <_printf_i+0x238>)
 800740c:	6033      	str	r3, [r6, #0]
 800740e:	bf14      	ite	ne
 8007410:	230a      	movne	r3, #10
 8007412:	2308      	moveq	r3, #8
 8007414:	2100      	movs	r1, #0
 8007416:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800741a:	6866      	ldr	r6, [r4, #4]
 800741c:	60a6      	str	r6, [r4, #8]
 800741e:	2e00      	cmp	r6, #0
 8007420:	bfa2      	ittt	ge
 8007422:	6821      	ldrge	r1, [r4, #0]
 8007424:	f021 0104 	bicge.w	r1, r1, #4
 8007428:	6021      	strge	r1, [r4, #0]
 800742a:	b90d      	cbnz	r5, 8007430 <_printf_i+0x110>
 800742c:	2e00      	cmp	r6, #0
 800742e:	d04b      	beq.n	80074c8 <_printf_i+0x1a8>
 8007430:	4616      	mov	r6, r2
 8007432:	fbb5 f1f3 	udiv	r1, r5, r3
 8007436:	fb03 5711 	mls	r7, r3, r1, r5
 800743a:	5dc7      	ldrb	r7, [r0, r7]
 800743c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007440:	462f      	mov	r7, r5
 8007442:	42bb      	cmp	r3, r7
 8007444:	460d      	mov	r5, r1
 8007446:	d9f4      	bls.n	8007432 <_printf_i+0x112>
 8007448:	2b08      	cmp	r3, #8
 800744a:	d10b      	bne.n	8007464 <_printf_i+0x144>
 800744c:	6823      	ldr	r3, [r4, #0]
 800744e:	07df      	lsls	r7, r3, #31
 8007450:	d508      	bpl.n	8007464 <_printf_i+0x144>
 8007452:	6923      	ldr	r3, [r4, #16]
 8007454:	6861      	ldr	r1, [r4, #4]
 8007456:	4299      	cmp	r1, r3
 8007458:	bfde      	ittt	le
 800745a:	2330      	movle	r3, #48	@ 0x30
 800745c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007460:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007464:	1b92      	subs	r2, r2, r6
 8007466:	6122      	str	r2, [r4, #16]
 8007468:	f8cd a000 	str.w	sl, [sp]
 800746c:	464b      	mov	r3, r9
 800746e:	aa03      	add	r2, sp, #12
 8007470:	4621      	mov	r1, r4
 8007472:	4640      	mov	r0, r8
 8007474:	f7ff fee6 	bl	8007244 <_printf_common>
 8007478:	3001      	adds	r0, #1
 800747a:	d14a      	bne.n	8007512 <_printf_i+0x1f2>
 800747c:	f04f 30ff 	mov.w	r0, #4294967295
 8007480:	b004      	add	sp, #16
 8007482:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007486:	6823      	ldr	r3, [r4, #0]
 8007488:	f043 0320 	orr.w	r3, r3, #32
 800748c:	6023      	str	r3, [r4, #0]
 800748e:	4833      	ldr	r0, [pc, #204]	@ (800755c <_printf_i+0x23c>)
 8007490:	2778      	movs	r7, #120	@ 0x78
 8007492:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007496:	6823      	ldr	r3, [r4, #0]
 8007498:	6831      	ldr	r1, [r6, #0]
 800749a:	061f      	lsls	r7, r3, #24
 800749c:	f851 5b04 	ldr.w	r5, [r1], #4
 80074a0:	d402      	bmi.n	80074a8 <_printf_i+0x188>
 80074a2:	065f      	lsls	r7, r3, #25
 80074a4:	bf48      	it	mi
 80074a6:	b2ad      	uxthmi	r5, r5
 80074a8:	6031      	str	r1, [r6, #0]
 80074aa:	07d9      	lsls	r1, r3, #31
 80074ac:	bf44      	itt	mi
 80074ae:	f043 0320 	orrmi.w	r3, r3, #32
 80074b2:	6023      	strmi	r3, [r4, #0]
 80074b4:	b11d      	cbz	r5, 80074be <_printf_i+0x19e>
 80074b6:	2310      	movs	r3, #16
 80074b8:	e7ac      	b.n	8007414 <_printf_i+0xf4>
 80074ba:	4827      	ldr	r0, [pc, #156]	@ (8007558 <_printf_i+0x238>)
 80074bc:	e7e9      	b.n	8007492 <_printf_i+0x172>
 80074be:	6823      	ldr	r3, [r4, #0]
 80074c0:	f023 0320 	bic.w	r3, r3, #32
 80074c4:	6023      	str	r3, [r4, #0]
 80074c6:	e7f6      	b.n	80074b6 <_printf_i+0x196>
 80074c8:	4616      	mov	r6, r2
 80074ca:	e7bd      	b.n	8007448 <_printf_i+0x128>
 80074cc:	6833      	ldr	r3, [r6, #0]
 80074ce:	6825      	ldr	r5, [r4, #0]
 80074d0:	6961      	ldr	r1, [r4, #20]
 80074d2:	1d18      	adds	r0, r3, #4
 80074d4:	6030      	str	r0, [r6, #0]
 80074d6:	062e      	lsls	r6, r5, #24
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	d501      	bpl.n	80074e0 <_printf_i+0x1c0>
 80074dc:	6019      	str	r1, [r3, #0]
 80074de:	e002      	b.n	80074e6 <_printf_i+0x1c6>
 80074e0:	0668      	lsls	r0, r5, #25
 80074e2:	d5fb      	bpl.n	80074dc <_printf_i+0x1bc>
 80074e4:	8019      	strh	r1, [r3, #0]
 80074e6:	2300      	movs	r3, #0
 80074e8:	6123      	str	r3, [r4, #16]
 80074ea:	4616      	mov	r6, r2
 80074ec:	e7bc      	b.n	8007468 <_printf_i+0x148>
 80074ee:	6833      	ldr	r3, [r6, #0]
 80074f0:	1d1a      	adds	r2, r3, #4
 80074f2:	6032      	str	r2, [r6, #0]
 80074f4:	681e      	ldr	r6, [r3, #0]
 80074f6:	6862      	ldr	r2, [r4, #4]
 80074f8:	2100      	movs	r1, #0
 80074fa:	4630      	mov	r0, r6
 80074fc:	f7f8 fe88 	bl	8000210 <memchr>
 8007500:	b108      	cbz	r0, 8007506 <_printf_i+0x1e6>
 8007502:	1b80      	subs	r0, r0, r6
 8007504:	6060      	str	r0, [r4, #4]
 8007506:	6863      	ldr	r3, [r4, #4]
 8007508:	6123      	str	r3, [r4, #16]
 800750a:	2300      	movs	r3, #0
 800750c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007510:	e7aa      	b.n	8007468 <_printf_i+0x148>
 8007512:	6923      	ldr	r3, [r4, #16]
 8007514:	4632      	mov	r2, r6
 8007516:	4649      	mov	r1, r9
 8007518:	4640      	mov	r0, r8
 800751a:	47d0      	blx	sl
 800751c:	3001      	adds	r0, #1
 800751e:	d0ad      	beq.n	800747c <_printf_i+0x15c>
 8007520:	6823      	ldr	r3, [r4, #0]
 8007522:	079b      	lsls	r3, r3, #30
 8007524:	d413      	bmi.n	800754e <_printf_i+0x22e>
 8007526:	68e0      	ldr	r0, [r4, #12]
 8007528:	9b03      	ldr	r3, [sp, #12]
 800752a:	4298      	cmp	r0, r3
 800752c:	bfb8      	it	lt
 800752e:	4618      	movlt	r0, r3
 8007530:	e7a6      	b.n	8007480 <_printf_i+0x160>
 8007532:	2301      	movs	r3, #1
 8007534:	4632      	mov	r2, r6
 8007536:	4649      	mov	r1, r9
 8007538:	4640      	mov	r0, r8
 800753a:	47d0      	blx	sl
 800753c:	3001      	adds	r0, #1
 800753e:	d09d      	beq.n	800747c <_printf_i+0x15c>
 8007540:	3501      	adds	r5, #1
 8007542:	68e3      	ldr	r3, [r4, #12]
 8007544:	9903      	ldr	r1, [sp, #12]
 8007546:	1a5b      	subs	r3, r3, r1
 8007548:	42ab      	cmp	r3, r5
 800754a:	dcf2      	bgt.n	8007532 <_printf_i+0x212>
 800754c:	e7eb      	b.n	8007526 <_printf_i+0x206>
 800754e:	2500      	movs	r5, #0
 8007550:	f104 0619 	add.w	r6, r4, #25
 8007554:	e7f5      	b.n	8007542 <_printf_i+0x222>
 8007556:	bf00      	nop
 8007558:	0800ccba 	.word	0x0800ccba
 800755c:	0800cccb 	.word	0x0800cccb

08007560 <_scanf_float>:
 8007560:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007564:	b087      	sub	sp, #28
 8007566:	4617      	mov	r7, r2
 8007568:	9303      	str	r3, [sp, #12]
 800756a:	688b      	ldr	r3, [r1, #8]
 800756c:	1e5a      	subs	r2, r3, #1
 800756e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8007572:	bf81      	itttt	hi
 8007574:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8007578:	eb03 0b05 	addhi.w	fp, r3, r5
 800757c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8007580:	608b      	strhi	r3, [r1, #8]
 8007582:	680b      	ldr	r3, [r1, #0]
 8007584:	460a      	mov	r2, r1
 8007586:	f04f 0500 	mov.w	r5, #0
 800758a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800758e:	f842 3b1c 	str.w	r3, [r2], #28
 8007592:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8007596:	4680      	mov	r8, r0
 8007598:	460c      	mov	r4, r1
 800759a:	bf98      	it	ls
 800759c:	f04f 0b00 	movls.w	fp, #0
 80075a0:	9201      	str	r2, [sp, #4]
 80075a2:	4616      	mov	r6, r2
 80075a4:	46aa      	mov	sl, r5
 80075a6:	46a9      	mov	r9, r5
 80075a8:	9502      	str	r5, [sp, #8]
 80075aa:	68a2      	ldr	r2, [r4, #8]
 80075ac:	b152      	cbz	r2, 80075c4 <_scanf_float+0x64>
 80075ae:	683b      	ldr	r3, [r7, #0]
 80075b0:	781b      	ldrb	r3, [r3, #0]
 80075b2:	2b4e      	cmp	r3, #78	@ 0x4e
 80075b4:	d864      	bhi.n	8007680 <_scanf_float+0x120>
 80075b6:	2b40      	cmp	r3, #64	@ 0x40
 80075b8:	d83c      	bhi.n	8007634 <_scanf_float+0xd4>
 80075ba:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80075be:	b2c8      	uxtb	r0, r1
 80075c0:	280e      	cmp	r0, #14
 80075c2:	d93a      	bls.n	800763a <_scanf_float+0xda>
 80075c4:	f1b9 0f00 	cmp.w	r9, #0
 80075c8:	d003      	beq.n	80075d2 <_scanf_float+0x72>
 80075ca:	6823      	ldr	r3, [r4, #0]
 80075cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80075d0:	6023      	str	r3, [r4, #0]
 80075d2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80075d6:	f1ba 0f01 	cmp.w	sl, #1
 80075da:	f200 8117 	bhi.w	800780c <_scanf_float+0x2ac>
 80075de:	9b01      	ldr	r3, [sp, #4]
 80075e0:	429e      	cmp	r6, r3
 80075e2:	f200 8108 	bhi.w	80077f6 <_scanf_float+0x296>
 80075e6:	2001      	movs	r0, #1
 80075e8:	b007      	add	sp, #28
 80075ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075ee:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80075f2:	2a0d      	cmp	r2, #13
 80075f4:	d8e6      	bhi.n	80075c4 <_scanf_float+0x64>
 80075f6:	a101      	add	r1, pc, #4	@ (adr r1, 80075fc <_scanf_float+0x9c>)
 80075f8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80075fc:	08007743 	.word	0x08007743
 8007600:	080075c5 	.word	0x080075c5
 8007604:	080075c5 	.word	0x080075c5
 8007608:	080075c5 	.word	0x080075c5
 800760c:	080077a3 	.word	0x080077a3
 8007610:	0800777b 	.word	0x0800777b
 8007614:	080075c5 	.word	0x080075c5
 8007618:	080075c5 	.word	0x080075c5
 800761c:	08007751 	.word	0x08007751
 8007620:	080075c5 	.word	0x080075c5
 8007624:	080075c5 	.word	0x080075c5
 8007628:	080075c5 	.word	0x080075c5
 800762c:	080075c5 	.word	0x080075c5
 8007630:	08007709 	.word	0x08007709
 8007634:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8007638:	e7db      	b.n	80075f2 <_scanf_float+0x92>
 800763a:	290e      	cmp	r1, #14
 800763c:	d8c2      	bhi.n	80075c4 <_scanf_float+0x64>
 800763e:	a001      	add	r0, pc, #4	@ (adr r0, 8007644 <_scanf_float+0xe4>)
 8007640:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007644:	080076f9 	.word	0x080076f9
 8007648:	080075c5 	.word	0x080075c5
 800764c:	080076f9 	.word	0x080076f9
 8007650:	0800778f 	.word	0x0800778f
 8007654:	080075c5 	.word	0x080075c5
 8007658:	080076a1 	.word	0x080076a1
 800765c:	080076df 	.word	0x080076df
 8007660:	080076df 	.word	0x080076df
 8007664:	080076df 	.word	0x080076df
 8007668:	080076df 	.word	0x080076df
 800766c:	080076df 	.word	0x080076df
 8007670:	080076df 	.word	0x080076df
 8007674:	080076df 	.word	0x080076df
 8007678:	080076df 	.word	0x080076df
 800767c:	080076df 	.word	0x080076df
 8007680:	2b6e      	cmp	r3, #110	@ 0x6e
 8007682:	d809      	bhi.n	8007698 <_scanf_float+0x138>
 8007684:	2b60      	cmp	r3, #96	@ 0x60
 8007686:	d8b2      	bhi.n	80075ee <_scanf_float+0x8e>
 8007688:	2b54      	cmp	r3, #84	@ 0x54
 800768a:	d07b      	beq.n	8007784 <_scanf_float+0x224>
 800768c:	2b59      	cmp	r3, #89	@ 0x59
 800768e:	d199      	bne.n	80075c4 <_scanf_float+0x64>
 8007690:	2d07      	cmp	r5, #7
 8007692:	d197      	bne.n	80075c4 <_scanf_float+0x64>
 8007694:	2508      	movs	r5, #8
 8007696:	e02c      	b.n	80076f2 <_scanf_float+0x192>
 8007698:	2b74      	cmp	r3, #116	@ 0x74
 800769a:	d073      	beq.n	8007784 <_scanf_float+0x224>
 800769c:	2b79      	cmp	r3, #121	@ 0x79
 800769e:	e7f6      	b.n	800768e <_scanf_float+0x12e>
 80076a0:	6821      	ldr	r1, [r4, #0]
 80076a2:	05c8      	lsls	r0, r1, #23
 80076a4:	d51b      	bpl.n	80076de <_scanf_float+0x17e>
 80076a6:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80076aa:	6021      	str	r1, [r4, #0]
 80076ac:	f109 0901 	add.w	r9, r9, #1
 80076b0:	f1bb 0f00 	cmp.w	fp, #0
 80076b4:	d003      	beq.n	80076be <_scanf_float+0x15e>
 80076b6:	3201      	adds	r2, #1
 80076b8:	f10b 3bff 	add.w	fp, fp, #4294967295
 80076bc:	60a2      	str	r2, [r4, #8]
 80076be:	68a3      	ldr	r3, [r4, #8]
 80076c0:	3b01      	subs	r3, #1
 80076c2:	60a3      	str	r3, [r4, #8]
 80076c4:	6923      	ldr	r3, [r4, #16]
 80076c6:	3301      	adds	r3, #1
 80076c8:	6123      	str	r3, [r4, #16]
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	3b01      	subs	r3, #1
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	607b      	str	r3, [r7, #4]
 80076d2:	f340 8087 	ble.w	80077e4 <_scanf_float+0x284>
 80076d6:	683b      	ldr	r3, [r7, #0]
 80076d8:	3301      	adds	r3, #1
 80076da:	603b      	str	r3, [r7, #0]
 80076dc:	e765      	b.n	80075aa <_scanf_float+0x4a>
 80076de:	eb1a 0105 	adds.w	r1, sl, r5
 80076e2:	f47f af6f 	bne.w	80075c4 <_scanf_float+0x64>
 80076e6:	6822      	ldr	r2, [r4, #0]
 80076e8:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80076ec:	6022      	str	r2, [r4, #0]
 80076ee:	460d      	mov	r5, r1
 80076f0:	468a      	mov	sl, r1
 80076f2:	f806 3b01 	strb.w	r3, [r6], #1
 80076f6:	e7e2      	b.n	80076be <_scanf_float+0x15e>
 80076f8:	6822      	ldr	r2, [r4, #0]
 80076fa:	0610      	lsls	r0, r2, #24
 80076fc:	f57f af62 	bpl.w	80075c4 <_scanf_float+0x64>
 8007700:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007704:	6022      	str	r2, [r4, #0]
 8007706:	e7f4      	b.n	80076f2 <_scanf_float+0x192>
 8007708:	f1ba 0f00 	cmp.w	sl, #0
 800770c:	d10e      	bne.n	800772c <_scanf_float+0x1cc>
 800770e:	f1b9 0f00 	cmp.w	r9, #0
 8007712:	d10e      	bne.n	8007732 <_scanf_float+0x1d2>
 8007714:	6822      	ldr	r2, [r4, #0]
 8007716:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800771a:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800771e:	d108      	bne.n	8007732 <_scanf_float+0x1d2>
 8007720:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007724:	6022      	str	r2, [r4, #0]
 8007726:	f04f 0a01 	mov.w	sl, #1
 800772a:	e7e2      	b.n	80076f2 <_scanf_float+0x192>
 800772c:	f1ba 0f02 	cmp.w	sl, #2
 8007730:	d055      	beq.n	80077de <_scanf_float+0x27e>
 8007732:	2d01      	cmp	r5, #1
 8007734:	d002      	beq.n	800773c <_scanf_float+0x1dc>
 8007736:	2d04      	cmp	r5, #4
 8007738:	f47f af44 	bne.w	80075c4 <_scanf_float+0x64>
 800773c:	3501      	adds	r5, #1
 800773e:	b2ed      	uxtb	r5, r5
 8007740:	e7d7      	b.n	80076f2 <_scanf_float+0x192>
 8007742:	f1ba 0f01 	cmp.w	sl, #1
 8007746:	f47f af3d 	bne.w	80075c4 <_scanf_float+0x64>
 800774a:	f04f 0a02 	mov.w	sl, #2
 800774e:	e7d0      	b.n	80076f2 <_scanf_float+0x192>
 8007750:	b97d      	cbnz	r5, 8007772 <_scanf_float+0x212>
 8007752:	f1b9 0f00 	cmp.w	r9, #0
 8007756:	f47f af38 	bne.w	80075ca <_scanf_float+0x6a>
 800775a:	6822      	ldr	r2, [r4, #0]
 800775c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007760:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007764:	f040 8108 	bne.w	8007978 <_scanf_float+0x418>
 8007768:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800776c:	6022      	str	r2, [r4, #0]
 800776e:	2501      	movs	r5, #1
 8007770:	e7bf      	b.n	80076f2 <_scanf_float+0x192>
 8007772:	2d03      	cmp	r5, #3
 8007774:	d0e2      	beq.n	800773c <_scanf_float+0x1dc>
 8007776:	2d05      	cmp	r5, #5
 8007778:	e7de      	b.n	8007738 <_scanf_float+0x1d8>
 800777a:	2d02      	cmp	r5, #2
 800777c:	f47f af22 	bne.w	80075c4 <_scanf_float+0x64>
 8007780:	2503      	movs	r5, #3
 8007782:	e7b6      	b.n	80076f2 <_scanf_float+0x192>
 8007784:	2d06      	cmp	r5, #6
 8007786:	f47f af1d 	bne.w	80075c4 <_scanf_float+0x64>
 800778a:	2507      	movs	r5, #7
 800778c:	e7b1      	b.n	80076f2 <_scanf_float+0x192>
 800778e:	6822      	ldr	r2, [r4, #0]
 8007790:	0591      	lsls	r1, r2, #22
 8007792:	f57f af17 	bpl.w	80075c4 <_scanf_float+0x64>
 8007796:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800779a:	6022      	str	r2, [r4, #0]
 800779c:	f8cd 9008 	str.w	r9, [sp, #8]
 80077a0:	e7a7      	b.n	80076f2 <_scanf_float+0x192>
 80077a2:	6822      	ldr	r2, [r4, #0]
 80077a4:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80077a8:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80077ac:	d006      	beq.n	80077bc <_scanf_float+0x25c>
 80077ae:	0550      	lsls	r0, r2, #21
 80077b0:	f57f af08 	bpl.w	80075c4 <_scanf_float+0x64>
 80077b4:	f1b9 0f00 	cmp.w	r9, #0
 80077b8:	f000 80de 	beq.w	8007978 <_scanf_float+0x418>
 80077bc:	0591      	lsls	r1, r2, #22
 80077be:	bf58      	it	pl
 80077c0:	9902      	ldrpl	r1, [sp, #8]
 80077c2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80077c6:	bf58      	it	pl
 80077c8:	eba9 0101 	subpl.w	r1, r9, r1
 80077cc:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80077d0:	bf58      	it	pl
 80077d2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80077d6:	6022      	str	r2, [r4, #0]
 80077d8:	f04f 0900 	mov.w	r9, #0
 80077dc:	e789      	b.n	80076f2 <_scanf_float+0x192>
 80077de:	f04f 0a03 	mov.w	sl, #3
 80077e2:	e786      	b.n	80076f2 <_scanf_float+0x192>
 80077e4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80077e8:	4639      	mov	r1, r7
 80077ea:	4640      	mov	r0, r8
 80077ec:	4798      	blx	r3
 80077ee:	2800      	cmp	r0, #0
 80077f0:	f43f aedb 	beq.w	80075aa <_scanf_float+0x4a>
 80077f4:	e6e6      	b.n	80075c4 <_scanf_float+0x64>
 80077f6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80077fa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80077fe:	463a      	mov	r2, r7
 8007800:	4640      	mov	r0, r8
 8007802:	4798      	blx	r3
 8007804:	6923      	ldr	r3, [r4, #16]
 8007806:	3b01      	subs	r3, #1
 8007808:	6123      	str	r3, [r4, #16]
 800780a:	e6e8      	b.n	80075de <_scanf_float+0x7e>
 800780c:	1e6b      	subs	r3, r5, #1
 800780e:	2b06      	cmp	r3, #6
 8007810:	d824      	bhi.n	800785c <_scanf_float+0x2fc>
 8007812:	2d02      	cmp	r5, #2
 8007814:	d836      	bhi.n	8007884 <_scanf_float+0x324>
 8007816:	9b01      	ldr	r3, [sp, #4]
 8007818:	429e      	cmp	r6, r3
 800781a:	f67f aee4 	bls.w	80075e6 <_scanf_float+0x86>
 800781e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007822:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007826:	463a      	mov	r2, r7
 8007828:	4640      	mov	r0, r8
 800782a:	4798      	blx	r3
 800782c:	6923      	ldr	r3, [r4, #16]
 800782e:	3b01      	subs	r3, #1
 8007830:	6123      	str	r3, [r4, #16]
 8007832:	e7f0      	b.n	8007816 <_scanf_float+0x2b6>
 8007834:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007838:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800783c:	463a      	mov	r2, r7
 800783e:	4640      	mov	r0, r8
 8007840:	4798      	blx	r3
 8007842:	6923      	ldr	r3, [r4, #16]
 8007844:	3b01      	subs	r3, #1
 8007846:	6123      	str	r3, [r4, #16]
 8007848:	f10a 3aff 	add.w	sl, sl, #4294967295
 800784c:	fa5f fa8a 	uxtb.w	sl, sl
 8007850:	f1ba 0f02 	cmp.w	sl, #2
 8007854:	d1ee      	bne.n	8007834 <_scanf_float+0x2d4>
 8007856:	3d03      	subs	r5, #3
 8007858:	b2ed      	uxtb	r5, r5
 800785a:	1b76      	subs	r6, r6, r5
 800785c:	6823      	ldr	r3, [r4, #0]
 800785e:	05da      	lsls	r2, r3, #23
 8007860:	d530      	bpl.n	80078c4 <_scanf_float+0x364>
 8007862:	055b      	lsls	r3, r3, #21
 8007864:	d511      	bpl.n	800788a <_scanf_float+0x32a>
 8007866:	9b01      	ldr	r3, [sp, #4]
 8007868:	429e      	cmp	r6, r3
 800786a:	f67f aebc 	bls.w	80075e6 <_scanf_float+0x86>
 800786e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007872:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007876:	463a      	mov	r2, r7
 8007878:	4640      	mov	r0, r8
 800787a:	4798      	blx	r3
 800787c:	6923      	ldr	r3, [r4, #16]
 800787e:	3b01      	subs	r3, #1
 8007880:	6123      	str	r3, [r4, #16]
 8007882:	e7f0      	b.n	8007866 <_scanf_float+0x306>
 8007884:	46aa      	mov	sl, r5
 8007886:	46b3      	mov	fp, r6
 8007888:	e7de      	b.n	8007848 <_scanf_float+0x2e8>
 800788a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800788e:	6923      	ldr	r3, [r4, #16]
 8007890:	2965      	cmp	r1, #101	@ 0x65
 8007892:	f103 33ff 	add.w	r3, r3, #4294967295
 8007896:	f106 35ff 	add.w	r5, r6, #4294967295
 800789a:	6123      	str	r3, [r4, #16]
 800789c:	d00c      	beq.n	80078b8 <_scanf_float+0x358>
 800789e:	2945      	cmp	r1, #69	@ 0x45
 80078a0:	d00a      	beq.n	80078b8 <_scanf_float+0x358>
 80078a2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80078a6:	463a      	mov	r2, r7
 80078a8:	4640      	mov	r0, r8
 80078aa:	4798      	blx	r3
 80078ac:	6923      	ldr	r3, [r4, #16]
 80078ae:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80078b2:	3b01      	subs	r3, #1
 80078b4:	1eb5      	subs	r5, r6, #2
 80078b6:	6123      	str	r3, [r4, #16]
 80078b8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80078bc:	463a      	mov	r2, r7
 80078be:	4640      	mov	r0, r8
 80078c0:	4798      	blx	r3
 80078c2:	462e      	mov	r6, r5
 80078c4:	6822      	ldr	r2, [r4, #0]
 80078c6:	f012 0210 	ands.w	r2, r2, #16
 80078ca:	d001      	beq.n	80078d0 <_scanf_float+0x370>
 80078cc:	2000      	movs	r0, #0
 80078ce:	e68b      	b.n	80075e8 <_scanf_float+0x88>
 80078d0:	7032      	strb	r2, [r6, #0]
 80078d2:	6823      	ldr	r3, [r4, #0]
 80078d4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80078d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80078dc:	d11c      	bne.n	8007918 <_scanf_float+0x3b8>
 80078de:	9b02      	ldr	r3, [sp, #8]
 80078e0:	454b      	cmp	r3, r9
 80078e2:	eba3 0209 	sub.w	r2, r3, r9
 80078e6:	d123      	bne.n	8007930 <_scanf_float+0x3d0>
 80078e8:	9901      	ldr	r1, [sp, #4]
 80078ea:	2200      	movs	r2, #0
 80078ec:	4640      	mov	r0, r8
 80078ee:	f002 fbf7 	bl	800a0e0 <_strtod_r>
 80078f2:	9b03      	ldr	r3, [sp, #12]
 80078f4:	6821      	ldr	r1, [r4, #0]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	f011 0f02 	tst.w	r1, #2
 80078fc:	ec57 6b10 	vmov	r6, r7, d0
 8007900:	f103 0204 	add.w	r2, r3, #4
 8007904:	d01f      	beq.n	8007946 <_scanf_float+0x3e6>
 8007906:	9903      	ldr	r1, [sp, #12]
 8007908:	600a      	str	r2, [r1, #0]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	e9c3 6700 	strd	r6, r7, [r3]
 8007910:	68e3      	ldr	r3, [r4, #12]
 8007912:	3301      	adds	r3, #1
 8007914:	60e3      	str	r3, [r4, #12]
 8007916:	e7d9      	b.n	80078cc <_scanf_float+0x36c>
 8007918:	9b04      	ldr	r3, [sp, #16]
 800791a:	2b00      	cmp	r3, #0
 800791c:	d0e4      	beq.n	80078e8 <_scanf_float+0x388>
 800791e:	9905      	ldr	r1, [sp, #20]
 8007920:	230a      	movs	r3, #10
 8007922:	3101      	adds	r1, #1
 8007924:	4640      	mov	r0, r8
 8007926:	f002 fc5b 	bl	800a1e0 <_strtol_r>
 800792a:	9b04      	ldr	r3, [sp, #16]
 800792c:	9e05      	ldr	r6, [sp, #20]
 800792e:	1ac2      	subs	r2, r0, r3
 8007930:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8007934:	429e      	cmp	r6, r3
 8007936:	bf28      	it	cs
 8007938:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800793c:	4910      	ldr	r1, [pc, #64]	@ (8007980 <_scanf_float+0x420>)
 800793e:	4630      	mov	r0, r6
 8007940:	f000 f8e4 	bl	8007b0c <siprintf>
 8007944:	e7d0      	b.n	80078e8 <_scanf_float+0x388>
 8007946:	f011 0f04 	tst.w	r1, #4
 800794a:	9903      	ldr	r1, [sp, #12]
 800794c:	600a      	str	r2, [r1, #0]
 800794e:	d1dc      	bne.n	800790a <_scanf_float+0x3aa>
 8007950:	681d      	ldr	r5, [r3, #0]
 8007952:	4632      	mov	r2, r6
 8007954:	463b      	mov	r3, r7
 8007956:	4630      	mov	r0, r6
 8007958:	4639      	mov	r1, r7
 800795a:	f7f9 f907 	bl	8000b6c <__aeabi_dcmpun>
 800795e:	b128      	cbz	r0, 800796c <_scanf_float+0x40c>
 8007960:	4808      	ldr	r0, [pc, #32]	@ (8007984 <_scanf_float+0x424>)
 8007962:	f000 f9b7 	bl	8007cd4 <nanf>
 8007966:	ed85 0a00 	vstr	s0, [r5]
 800796a:	e7d1      	b.n	8007910 <_scanf_float+0x3b0>
 800796c:	4630      	mov	r0, r6
 800796e:	4639      	mov	r1, r7
 8007970:	f7f9 f95a 	bl	8000c28 <__aeabi_d2f>
 8007974:	6028      	str	r0, [r5, #0]
 8007976:	e7cb      	b.n	8007910 <_scanf_float+0x3b0>
 8007978:	f04f 0900 	mov.w	r9, #0
 800797c:	e629      	b.n	80075d2 <_scanf_float+0x72>
 800797e:	bf00      	nop
 8007980:	0800ccdc 	.word	0x0800ccdc
 8007984:	0800d075 	.word	0x0800d075

08007988 <std>:
 8007988:	2300      	movs	r3, #0
 800798a:	b510      	push	{r4, lr}
 800798c:	4604      	mov	r4, r0
 800798e:	e9c0 3300 	strd	r3, r3, [r0]
 8007992:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007996:	6083      	str	r3, [r0, #8]
 8007998:	8181      	strh	r1, [r0, #12]
 800799a:	6643      	str	r3, [r0, #100]	@ 0x64
 800799c:	81c2      	strh	r2, [r0, #14]
 800799e:	6183      	str	r3, [r0, #24]
 80079a0:	4619      	mov	r1, r3
 80079a2:	2208      	movs	r2, #8
 80079a4:	305c      	adds	r0, #92	@ 0x5c
 80079a6:	f000 f914 	bl	8007bd2 <memset>
 80079aa:	4b0d      	ldr	r3, [pc, #52]	@ (80079e0 <std+0x58>)
 80079ac:	6263      	str	r3, [r4, #36]	@ 0x24
 80079ae:	4b0d      	ldr	r3, [pc, #52]	@ (80079e4 <std+0x5c>)
 80079b0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80079b2:	4b0d      	ldr	r3, [pc, #52]	@ (80079e8 <std+0x60>)
 80079b4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80079b6:	4b0d      	ldr	r3, [pc, #52]	@ (80079ec <std+0x64>)
 80079b8:	6323      	str	r3, [r4, #48]	@ 0x30
 80079ba:	4b0d      	ldr	r3, [pc, #52]	@ (80079f0 <std+0x68>)
 80079bc:	6224      	str	r4, [r4, #32]
 80079be:	429c      	cmp	r4, r3
 80079c0:	d006      	beq.n	80079d0 <std+0x48>
 80079c2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80079c6:	4294      	cmp	r4, r2
 80079c8:	d002      	beq.n	80079d0 <std+0x48>
 80079ca:	33d0      	adds	r3, #208	@ 0xd0
 80079cc:	429c      	cmp	r4, r3
 80079ce:	d105      	bne.n	80079dc <std+0x54>
 80079d0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80079d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80079d8:	f000 b978 	b.w	8007ccc <__retarget_lock_init_recursive>
 80079dc:	bd10      	pop	{r4, pc}
 80079de:	bf00      	nop
 80079e0:	08007b4d 	.word	0x08007b4d
 80079e4:	08007b6f 	.word	0x08007b6f
 80079e8:	08007ba7 	.word	0x08007ba7
 80079ec:	08007bcb 	.word	0x08007bcb
 80079f0:	20007b5c 	.word	0x20007b5c

080079f4 <stdio_exit_handler>:
 80079f4:	4a02      	ldr	r2, [pc, #8]	@ (8007a00 <stdio_exit_handler+0xc>)
 80079f6:	4903      	ldr	r1, [pc, #12]	@ (8007a04 <stdio_exit_handler+0x10>)
 80079f8:	4803      	ldr	r0, [pc, #12]	@ (8007a08 <stdio_exit_handler+0x14>)
 80079fa:	f000 b869 	b.w	8007ad0 <_fwalk_sglue>
 80079fe:	bf00      	nop
 8007a00:	20000084 	.word	0x20000084
 8007a04:	0800a59d 	.word	0x0800a59d
 8007a08:	20000094 	.word	0x20000094

08007a0c <cleanup_stdio>:
 8007a0c:	6841      	ldr	r1, [r0, #4]
 8007a0e:	4b0c      	ldr	r3, [pc, #48]	@ (8007a40 <cleanup_stdio+0x34>)
 8007a10:	4299      	cmp	r1, r3
 8007a12:	b510      	push	{r4, lr}
 8007a14:	4604      	mov	r4, r0
 8007a16:	d001      	beq.n	8007a1c <cleanup_stdio+0x10>
 8007a18:	f002 fdc0 	bl	800a59c <_fflush_r>
 8007a1c:	68a1      	ldr	r1, [r4, #8]
 8007a1e:	4b09      	ldr	r3, [pc, #36]	@ (8007a44 <cleanup_stdio+0x38>)
 8007a20:	4299      	cmp	r1, r3
 8007a22:	d002      	beq.n	8007a2a <cleanup_stdio+0x1e>
 8007a24:	4620      	mov	r0, r4
 8007a26:	f002 fdb9 	bl	800a59c <_fflush_r>
 8007a2a:	68e1      	ldr	r1, [r4, #12]
 8007a2c:	4b06      	ldr	r3, [pc, #24]	@ (8007a48 <cleanup_stdio+0x3c>)
 8007a2e:	4299      	cmp	r1, r3
 8007a30:	d004      	beq.n	8007a3c <cleanup_stdio+0x30>
 8007a32:	4620      	mov	r0, r4
 8007a34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a38:	f002 bdb0 	b.w	800a59c <_fflush_r>
 8007a3c:	bd10      	pop	{r4, pc}
 8007a3e:	bf00      	nop
 8007a40:	20007b5c 	.word	0x20007b5c
 8007a44:	20007bc4 	.word	0x20007bc4
 8007a48:	20007c2c 	.word	0x20007c2c

08007a4c <global_stdio_init.part.0>:
 8007a4c:	b510      	push	{r4, lr}
 8007a4e:	4b0b      	ldr	r3, [pc, #44]	@ (8007a7c <global_stdio_init.part.0+0x30>)
 8007a50:	4c0b      	ldr	r4, [pc, #44]	@ (8007a80 <global_stdio_init.part.0+0x34>)
 8007a52:	4a0c      	ldr	r2, [pc, #48]	@ (8007a84 <global_stdio_init.part.0+0x38>)
 8007a54:	601a      	str	r2, [r3, #0]
 8007a56:	4620      	mov	r0, r4
 8007a58:	2200      	movs	r2, #0
 8007a5a:	2104      	movs	r1, #4
 8007a5c:	f7ff ff94 	bl	8007988 <std>
 8007a60:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007a64:	2201      	movs	r2, #1
 8007a66:	2109      	movs	r1, #9
 8007a68:	f7ff ff8e 	bl	8007988 <std>
 8007a6c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007a70:	2202      	movs	r2, #2
 8007a72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a76:	2112      	movs	r1, #18
 8007a78:	f7ff bf86 	b.w	8007988 <std>
 8007a7c:	20007c94 	.word	0x20007c94
 8007a80:	20007b5c 	.word	0x20007b5c
 8007a84:	080079f5 	.word	0x080079f5

08007a88 <__sfp_lock_acquire>:
 8007a88:	4801      	ldr	r0, [pc, #4]	@ (8007a90 <__sfp_lock_acquire+0x8>)
 8007a8a:	f000 b920 	b.w	8007cce <__retarget_lock_acquire_recursive>
 8007a8e:	bf00      	nop
 8007a90:	20007c9d 	.word	0x20007c9d

08007a94 <__sfp_lock_release>:
 8007a94:	4801      	ldr	r0, [pc, #4]	@ (8007a9c <__sfp_lock_release+0x8>)
 8007a96:	f000 b91b 	b.w	8007cd0 <__retarget_lock_release_recursive>
 8007a9a:	bf00      	nop
 8007a9c:	20007c9d 	.word	0x20007c9d

08007aa0 <__sinit>:
 8007aa0:	b510      	push	{r4, lr}
 8007aa2:	4604      	mov	r4, r0
 8007aa4:	f7ff fff0 	bl	8007a88 <__sfp_lock_acquire>
 8007aa8:	6a23      	ldr	r3, [r4, #32]
 8007aaa:	b11b      	cbz	r3, 8007ab4 <__sinit+0x14>
 8007aac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ab0:	f7ff bff0 	b.w	8007a94 <__sfp_lock_release>
 8007ab4:	4b04      	ldr	r3, [pc, #16]	@ (8007ac8 <__sinit+0x28>)
 8007ab6:	6223      	str	r3, [r4, #32]
 8007ab8:	4b04      	ldr	r3, [pc, #16]	@ (8007acc <__sinit+0x2c>)
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d1f5      	bne.n	8007aac <__sinit+0xc>
 8007ac0:	f7ff ffc4 	bl	8007a4c <global_stdio_init.part.0>
 8007ac4:	e7f2      	b.n	8007aac <__sinit+0xc>
 8007ac6:	bf00      	nop
 8007ac8:	08007a0d 	.word	0x08007a0d
 8007acc:	20007c94 	.word	0x20007c94

08007ad0 <_fwalk_sglue>:
 8007ad0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ad4:	4607      	mov	r7, r0
 8007ad6:	4688      	mov	r8, r1
 8007ad8:	4614      	mov	r4, r2
 8007ada:	2600      	movs	r6, #0
 8007adc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007ae0:	f1b9 0901 	subs.w	r9, r9, #1
 8007ae4:	d505      	bpl.n	8007af2 <_fwalk_sglue+0x22>
 8007ae6:	6824      	ldr	r4, [r4, #0]
 8007ae8:	2c00      	cmp	r4, #0
 8007aea:	d1f7      	bne.n	8007adc <_fwalk_sglue+0xc>
 8007aec:	4630      	mov	r0, r6
 8007aee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007af2:	89ab      	ldrh	r3, [r5, #12]
 8007af4:	2b01      	cmp	r3, #1
 8007af6:	d907      	bls.n	8007b08 <_fwalk_sglue+0x38>
 8007af8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007afc:	3301      	adds	r3, #1
 8007afe:	d003      	beq.n	8007b08 <_fwalk_sglue+0x38>
 8007b00:	4629      	mov	r1, r5
 8007b02:	4638      	mov	r0, r7
 8007b04:	47c0      	blx	r8
 8007b06:	4306      	orrs	r6, r0
 8007b08:	3568      	adds	r5, #104	@ 0x68
 8007b0a:	e7e9      	b.n	8007ae0 <_fwalk_sglue+0x10>

08007b0c <siprintf>:
 8007b0c:	b40e      	push	{r1, r2, r3}
 8007b0e:	b500      	push	{lr}
 8007b10:	b09c      	sub	sp, #112	@ 0x70
 8007b12:	ab1d      	add	r3, sp, #116	@ 0x74
 8007b14:	9002      	str	r0, [sp, #8]
 8007b16:	9006      	str	r0, [sp, #24]
 8007b18:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007b1c:	4809      	ldr	r0, [pc, #36]	@ (8007b44 <siprintf+0x38>)
 8007b1e:	9107      	str	r1, [sp, #28]
 8007b20:	9104      	str	r1, [sp, #16]
 8007b22:	4909      	ldr	r1, [pc, #36]	@ (8007b48 <siprintf+0x3c>)
 8007b24:	f853 2b04 	ldr.w	r2, [r3], #4
 8007b28:	9105      	str	r1, [sp, #20]
 8007b2a:	6800      	ldr	r0, [r0, #0]
 8007b2c:	9301      	str	r3, [sp, #4]
 8007b2e:	a902      	add	r1, sp, #8
 8007b30:	f002 fbb4 	bl	800a29c <_svfiprintf_r>
 8007b34:	9b02      	ldr	r3, [sp, #8]
 8007b36:	2200      	movs	r2, #0
 8007b38:	701a      	strb	r2, [r3, #0]
 8007b3a:	b01c      	add	sp, #112	@ 0x70
 8007b3c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007b40:	b003      	add	sp, #12
 8007b42:	4770      	bx	lr
 8007b44:	20000090 	.word	0x20000090
 8007b48:	ffff0208 	.word	0xffff0208

08007b4c <__sread>:
 8007b4c:	b510      	push	{r4, lr}
 8007b4e:	460c      	mov	r4, r1
 8007b50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b54:	f000 f86c 	bl	8007c30 <_read_r>
 8007b58:	2800      	cmp	r0, #0
 8007b5a:	bfab      	itete	ge
 8007b5c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007b5e:	89a3      	ldrhlt	r3, [r4, #12]
 8007b60:	181b      	addge	r3, r3, r0
 8007b62:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007b66:	bfac      	ite	ge
 8007b68:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007b6a:	81a3      	strhlt	r3, [r4, #12]
 8007b6c:	bd10      	pop	{r4, pc}

08007b6e <__swrite>:
 8007b6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b72:	461f      	mov	r7, r3
 8007b74:	898b      	ldrh	r3, [r1, #12]
 8007b76:	05db      	lsls	r3, r3, #23
 8007b78:	4605      	mov	r5, r0
 8007b7a:	460c      	mov	r4, r1
 8007b7c:	4616      	mov	r6, r2
 8007b7e:	d505      	bpl.n	8007b8c <__swrite+0x1e>
 8007b80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b84:	2302      	movs	r3, #2
 8007b86:	2200      	movs	r2, #0
 8007b88:	f000 f840 	bl	8007c0c <_lseek_r>
 8007b8c:	89a3      	ldrh	r3, [r4, #12]
 8007b8e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007b92:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007b96:	81a3      	strh	r3, [r4, #12]
 8007b98:	4632      	mov	r2, r6
 8007b9a:	463b      	mov	r3, r7
 8007b9c:	4628      	mov	r0, r5
 8007b9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007ba2:	f000 b857 	b.w	8007c54 <_write_r>

08007ba6 <__sseek>:
 8007ba6:	b510      	push	{r4, lr}
 8007ba8:	460c      	mov	r4, r1
 8007baa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007bae:	f000 f82d 	bl	8007c0c <_lseek_r>
 8007bb2:	1c43      	adds	r3, r0, #1
 8007bb4:	89a3      	ldrh	r3, [r4, #12]
 8007bb6:	bf15      	itete	ne
 8007bb8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007bba:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007bbe:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007bc2:	81a3      	strheq	r3, [r4, #12]
 8007bc4:	bf18      	it	ne
 8007bc6:	81a3      	strhne	r3, [r4, #12]
 8007bc8:	bd10      	pop	{r4, pc}

08007bca <__sclose>:
 8007bca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007bce:	f000 b80d 	b.w	8007bec <_close_r>

08007bd2 <memset>:
 8007bd2:	4402      	add	r2, r0
 8007bd4:	4603      	mov	r3, r0
 8007bd6:	4293      	cmp	r3, r2
 8007bd8:	d100      	bne.n	8007bdc <memset+0xa>
 8007bda:	4770      	bx	lr
 8007bdc:	f803 1b01 	strb.w	r1, [r3], #1
 8007be0:	e7f9      	b.n	8007bd6 <memset+0x4>
	...

08007be4 <_localeconv_r>:
 8007be4:	4800      	ldr	r0, [pc, #0]	@ (8007be8 <_localeconv_r+0x4>)
 8007be6:	4770      	bx	lr
 8007be8:	200001d0 	.word	0x200001d0

08007bec <_close_r>:
 8007bec:	b538      	push	{r3, r4, r5, lr}
 8007bee:	4d06      	ldr	r5, [pc, #24]	@ (8007c08 <_close_r+0x1c>)
 8007bf0:	2300      	movs	r3, #0
 8007bf2:	4604      	mov	r4, r0
 8007bf4:	4608      	mov	r0, r1
 8007bf6:	602b      	str	r3, [r5, #0]
 8007bf8:	f7fb f9d6 	bl	8002fa8 <_close>
 8007bfc:	1c43      	adds	r3, r0, #1
 8007bfe:	d102      	bne.n	8007c06 <_close_r+0x1a>
 8007c00:	682b      	ldr	r3, [r5, #0]
 8007c02:	b103      	cbz	r3, 8007c06 <_close_r+0x1a>
 8007c04:	6023      	str	r3, [r4, #0]
 8007c06:	bd38      	pop	{r3, r4, r5, pc}
 8007c08:	20007c98 	.word	0x20007c98

08007c0c <_lseek_r>:
 8007c0c:	b538      	push	{r3, r4, r5, lr}
 8007c0e:	4d07      	ldr	r5, [pc, #28]	@ (8007c2c <_lseek_r+0x20>)
 8007c10:	4604      	mov	r4, r0
 8007c12:	4608      	mov	r0, r1
 8007c14:	4611      	mov	r1, r2
 8007c16:	2200      	movs	r2, #0
 8007c18:	602a      	str	r2, [r5, #0]
 8007c1a:	461a      	mov	r2, r3
 8007c1c:	f7fb f9eb 	bl	8002ff6 <_lseek>
 8007c20:	1c43      	adds	r3, r0, #1
 8007c22:	d102      	bne.n	8007c2a <_lseek_r+0x1e>
 8007c24:	682b      	ldr	r3, [r5, #0]
 8007c26:	b103      	cbz	r3, 8007c2a <_lseek_r+0x1e>
 8007c28:	6023      	str	r3, [r4, #0]
 8007c2a:	bd38      	pop	{r3, r4, r5, pc}
 8007c2c:	20007c98 	.word	0x20007c98

08007c30 <_read_r>:
 8007c30:	b538      	push	{r3, r4, r5, lr}
 8007c32:	4d07      	ldr	r5, [pc, #28]	@ (8007c50 <_read_r+0x20>)
 8007c34:	4604      	mov	r4, r0
 8007c36:	4608      	mov	r0, r1
 8007c38:	4611      	mov	r1, r2
 8007c3a:	2200      	movs	r2, #0
 8007c3c:	602a      	str	r2, [r5, #0]
 8007c3e:	461a      	mov	r2, r3
 8007c40:	f7fb f979 	bl	8002f36 <_read>
 8007c44:	1c43      	adds	r3, r0, #1
 8007c46:	d102      	bne.n	8007c4e <_read_r+0x1e>
 8007c48:	682b      	ldr	r3, [r5, #0]
 8007c4a:	b103      	cbz	r3, 8007c4e <_read_r+0x1e>
 8007c4c:	6023      	str	r3, [r4, #0]
 8007c4e:	bd38      	pop	{r3, r4, r5, pc}
 8007c50:	20007c98 	.word	0x20007c98

08007c54 <_write_r>:
 8007c54:	b538      	push	{r3, r4, r5, lr}
 8007c56:	4d07      	ldr	r5, [pc, #28]	@ (8007c74 <_write_r+0x20>)
 8007c58:	4604      	mov	r4, r0
 8007c5a:	4608      	mov	r0, r1
 8007c5c:	4611      	mov	r1, r2
 8007c5e:	2200      	movs	r2, #0
 8007c60:	602a      	str	r2, [r5, #0]
 8007c62:	461a      	mov	r2, r3
 8007c64:	f7fb f984 	bl	8002f70 <_write>
 8007c68:	1c43      	adds	r3, r0, #1
 8007c6a:	d102      	bne.n	8007c72 <_write_r+0x1e>
 8007c6c:	682b      	ldr	r3, [r5, #0]
 8007c6e:	b103      	cbz	r3, 8007c72 <_write_r+0x1e>
 8007c70:	6023      	str	r3, [r4, #0]
 8007c72:	bd38      	pop	{r3, r4, r5, pc}
 8007c74:	20007c98 	.word	0x20007c98

08007c78 <__errno>:
 8007c78:	4b01      	ldr	r3, [pc, #4]	@ (8007c80 <__errno+0x8>)
 8007c7a:	6818      	ldr	r0, [r3, #0]
 8007c7c:	4770      	bx	lr
 8007c7e:	bf00      	nop
 8007c80:	20000090 	.word	0x20000090

08007c84 <__libc_init_array>:
 8007c84:	b570      	push	{r4, r5, r6, lr}
 8007c86:	4d0d      	ldr	r5, [pc, #52]	@ (8007cbc <__libc_init_array+0x38>)
 8007c88:	4c0d      	ldr	r4, [pc, #52]	@ (8007cc0 <__libc_init_array+0x3c>)
 8007c8a:	1b64      	subs	r4, r4, r5
 8007c8c:	10a4      	asrs	r4, r4, #2
 8007c8e:	2600      	movs	r6, #0
 8007c90:	42a6      	cmp	r6, r4
 8007c92:	d109      	bne.n	8007ca8 <__libc_init_array+0x24>
 8007c94:	4d0b      	ldr	r5, [pc, #44]	@ (8007cc4 <__libc_init_array+0x40>)
 8007c96:	4c0c      	ldr	r4, [pc, #48]	@ (8007cc8 <__libc_init_array+0x44>)
 8007c98:	f004 ffb2 	bl	800cc00 <_init>
 8007c9c:	1b64      	subs	r4, r4, r5
 8007c9e:	10a4      	asrs	r4, r4, #2
 8007ca0:	2600      	movs	r6, #0
 8007ca2:	42a6      	cmp	r6, r4
 8007ca4:	d105      	bne.n	8007cb2 <__libc_init_array+0x2e>
 8007ca6:	bd70      	pop	{r4, r5, r6, pc}
 8007ca8:	f855 3b04 	ldr.w	r3, [r5], #4
 8007cac:	4798      	blx	r3
 8007cae:	3601      	adds	r6, #1
 8007cb0:	e7ee      	b.n	8007c90 <__libc_init_array+0xc>
 8007cb2:	f855 3b04 	ldr.w	r3, [r5], #4
 8007cb6:	4798      	blx	r3
 8007cb8:	3601      	adds	r6, #1
 8007cba:	e7f2      	b.n	8007ca2 <__libc_init_array+0x1e>
 8007cbc:	0800d2f0 	.word	0x0800d2f0
 8007cc0:	0800d2f0 	.word	0x0800d2f0
 8007cc4:	0800d2f0 	.word	0x0800d2f0
 8007cc8:	0800d2f4 	.word	0x0800d2f4

08007ccc <__retarget_lock_init_recursive>:
 8007ccc:	4770      	bx	lr

08007cce <__retarget_lock_acquire_recursive>:
 8007cce:	4770      	bx	lr

08007cd0 <__retarget_lock_release_recursive>:
 8007cd0:	4770      	bx	lr
	...

08007cd4 <nanf>:
 8007cd4:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8007cdc <nanf+0x8>
 8007cd8:	4770      	bx	lr
 8007cda:	bf00      	nop
 8007cdc:	7fc00000 	.word	0x7fc00000

08007ce0 <quorem>:
 8007ce0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ce4:	6903      	ldr	r3, [r0, #16]
 8007ce6:	690c      	ldr	r4, [r1, #16]
 8007ce8:	42a3      	cmp	r3, r4
 8007cea:	4607      	mov	r7, r0
 8007cec:	db7e      	blt.n	8007dec <quorem+0x10c>
 8007cee:	3c01      	subs	r4, #1
 8007cf0:	f101 0814 	add.w	r8, r1, #20
 8007cf4:	00a3      	lsls	r3, r4, #2
 8007cf6:	f100 0514 	add.w	r5, r0, #20
 8007cfa:	9300      	str	r3, [sp, #0]
 8007cfc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007d00:	9301      	str	r3, [sp, #4]
 8007d02:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007d06:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007d0a:	3301      	adds	r3, #1
 8007d0c:	429a      	cmp	r2, r3
 8007d0e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007d12:	fbb2 f6f3 	udiv	r6, r2, r3
 8007d16:	d32e      	bcc.n	8007d76 <quorem+0x96>
 8007d18:	f04f 0a00 	mov.w	sl, #0
 8007d1c:	46c4      	mov	ip, r8
 8007d1e:	46ae      	mov	lr, r5
 8007d20:	46d3      	mov	fp, sl
 8007d22:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007d26:	b298      	uxth	r0, r3
 8007d28:	fb06 a000 	mla	r0, r6, r0, sl
 8007d2c:	0c02      	lsrs	r2, r0, #16
 8007d2e:	0c1b      	lsrs	r3, r3, #16
 8007d30:	fb06 2303 	mla	r3, r6, r3, r2
 8007d34:	f8de 2000 	ldr.w	r2, [lr]
 8007d38:	b280      	uxth	r0, r0
 8007d3a:	b292      	uxth	r2, r2
 8007d3c:	1a12      	subs	r2, r2, r0
 8007d3e:	445a      	add	r2, fp
 8007d40:	f8de 0000 	ldr.w	r0, [lr]
 8007d44:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007d48:	b29b      	uxth	r3, r3
 8007d4a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007d4e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007d52:	b292      	uxth	r2, r2
 8007d54:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007d58:	45e1      	cmp	r9, ip
 8007d5a:	f84e 2b04 	str.w	r2, [lr], #4
 8007d5e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007d62:	d2de      	bcs.n	8007d22 <quorem+0x42>
 8007d64:	9b00      	ldr	r3, [sp, #0]
 8007d66:	58eb      	ldr	r3, [r5, r3]
 8007d68:	b92b      	cbnz	r3, 8007d76 <quorem+0x96>
 8007d6a:	9b01      	ldr	r3, [sp, #4]
 8007d6c:	3b04      	subs	r3, #4
 8007d6e:	429d      	cmp	r5, r3
 8007d70:	461a      	mov	r2, r3
 8007d72:	d32f      	bcc.n	8007dd4 <quorem+0xf4>
 8007d74:	613c      	str	r4, [r7, #16]
 8007d76:	4638      	mov	r0, r7
 8007d78:	f001 f9c2 	bl	8009100 <__mcmp>
 8007d7c:	2800      	cmp	r0, #0
 8007d7e:	db25      	blt.n	8007dcc <quorem+0xec>
 8007d80:	4629      	mov	r1, r5
 8007d82:	2000      	movs	r0, #0
 8007d84:	f858 2b04 	ldr.w	r2, [r8], #4
 8007d88:	f8d1 c000 	ldr.w	ip, [r1]
 8007d8c:	fa1f fe82 	uxth.w	lr, r2
 8007d90:	fa1f f38c 	uxth.w	r3, ip
 8007d94:	eba3 030e 	sub.w	r3, r3, lr
 8007d98:	4403      	add	r3, r0
 8007d9a:	0c12      	lsrs	r2, r2, #16
 8007d9c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007da0:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007da4:	b29b      	uxth	r3, r3
 8007da6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007daa:	45c1      	cmp	r9, r8
 8007dac:	f841 3b04 	str.w	r3, [r1], #4
 8007db0:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007db4:	d2e6      	bcs.n	8007d84 <quorem+0xa4>
 8007db6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007dba:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007dbe:	b922      	cbnz	r2, 8007dca <quorem+0xea>
 8007dc0:	3b04      	subs	r3, #4
 8007dc2:	429d      	cmp	r5, r3
 8007dc4:	461a      	mov	r2, r3
 8007dc6:	d30b      	bcc.n	8007de0 <quorem+0x100>
 8007dc8:	613c      	str	r4, [r7, #16]
 8007dca:	3601      	adds	r6, #1
 8007dcc:	4630      	mov	r0, r6
 8007dce:	b003      	add	sp, #12
 8007dd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007dd4:	6812      	ldr	r2, [r2, #0]
 8007dd6:	3b04      	subs	r3, #4
 8007dd8:	2a00      	cmp	r2, #0
 8007dda:	d1cb      	bne.n	8007d74 <quorem+0x94>
 8007ddc:	3c01      	subs	r4, #1
 8007dde:	e7c6      	b.n	8007d6e <quorem+0x8e>
 8007de0:	6812      	ldr	r2, [r2, #0]
 8007de2:	3b04      	subs	r3, #4
 8007de4:	2a00      	cmp	r2, #0
 8007de6:	d1ef      	bne.n	8007dc8 <quorem+0xe8>
 8007de8:	3c01      	subs	r4, #1
 8007dea:	e7ea      	b.n	8007dc2 <quorem+0xe2>
 8007dec:	2000      	movs	r0, #0
 8007dee:	e7ee      	b.n	8007dce <quorem+0xee>

08007df0 <_dtoa_r>:
 8007df0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007df4:	69c7      	ldr	r7, [r0, #28]
 8007df6:	b099      	sub	sp, #100	@ 0x64
 8007df8:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007dfc:	ec55 4b10 	vmov	r4, r5, d0
 8007e00:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8007e02:	9109      	str	r1, [sp, #36]	@ 0x24
 8007e04:	4683      	mov	fp, r0
 8007e06:	920e      	str	r2, [sp, #56]	@ 0x38
 8007e08:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007e0a:	b97f      	cbnz	r7, 8007e2c <_dtoa_r+0x3c>
 8007e0c:	2010      	movs	r0, #16
 8007e0e:	f000 fdfd 	bl	8008a0c <malloc>
 8007e12:	4602      	mov	r2, r0
 8007e14:	f8cb 001c 	str.w	r0, [fp, #28]
 8007e18:	b920      	cbnz	r0, 8007e24 <_dtoa_r+0x34>
 8007e1a:	4ba7      	ldr	r3, [pc, #668]	@ (80080b8 <_dtoa_r+0x2c8>)
 8007e1c:	21ef      	movs	r1, #239	@ 0xef
 8007e1e:	48a7      	ldr	r0, [pc, #668]	@ (80080bc <_dtoa_r+0x2cc>)
 8007e20:	f002 fc36 	bl	800a690 <__assert_func>
 8007e24:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007e28:	6007      	str	r7, [r0, #0]
 8007e2a:	60c7      	str	r7, [r0, #12]
 8007e2c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007e30:	6819      	ldr	r1, [r3, #0]
 8007e32:	b159      	cbz	r1, 8007e4c <_dtoa_r+0x5c>
 8007e34:	685a      	ldr	r2, [r3, #4]
 8007e36:	604a      	str	r2, [r1, #4]
 8007e38:	2301      	movs	r3, #1
 8007e3a:	4093      	lsls	r3, r2
 8007e3c:	608b      	str	r3, [r1, #8]
 8007e3e:	4658      	mov	r0, fp
 8007e40:	f000 feda 	bl	8008bf8 <_Bfree>
 8007e44:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007e48:	2200      	movs	r2, #0
 8007e4a:	601a      	str	r2, [r3, #0]
 8007e4c:	1e2b      	subs	r3, r5, #0
 8007e4e:	bfb9      	ittee	lt
 8007e50:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007e54:	9303      	strlt	r3, [sp, #12]
 8007e56:	2300      	movge	r3, #0
 8007e58:	6033      	strge	r3, [r6, #0]
 8007e5a:	9f03      	ldr	r7, [sp, #12]
 8007e5c:	4b98      	ldr	r3, [pc, #608]	@ (80080c0 <_dtoa_r+0x2d0>)
 8007e5e:	bfbc      	itt	lt
 8007e60:	2201      	movlt	r2, #1
 8007e62:	6032      	strlt	r2, [r6, #0]
 8007e64:	43bb      	bics	r3, r7
 8007e66:	d112      	bne.n	8007e8e <_dtoa_r+0x9e>
 8007e68:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007e6a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007e6e:	6013      	str	r3, [r2, #0]
 8007e70:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007e74:	4323      	orrs	r3, r4
 8007e76:	f000 854d 	beq.w	8008914 <_dtoa_r+0xb24>
 8007e7a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007e7c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80080d4 <_dtoa_r+0x2e4>
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	f000 854f 	beq.w	8008924 <_dtoa_r+0xb34>
 8007e86:	f10a 0303 	add.w	r3, sl, #3
 8007e8a:	f000 bd49 	b.w	8008920 <_dtoa_r+0xb30>
 8007e8e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007e92:	2200      	movs	r2, #0
 8007e94:	ec51 0b17 	vmov	r0, r1, d7
 8007e98:	2300      	movs	r3, #0
 8007e9a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8007e9e:	f7f8 fe33 	bl	8000b08 <__aeabi_dcmpeq>
 8007ea2:	4680      	mov	r8, r0
 8007ea4:	b158      	cbz	r0, 8007ebe <_dtoa_r+0xce>
 8007ea6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007ea8:	2301      	movs	r3, #1
 8007eaa:	6013      	str	r3, [r2, #0]
 8007eac:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007eae:	b113      	cbz	r3, 8007eb6 <_dtoa_r+0xc6>
 8007eb0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007eb2:	4b84      	ldr	r3, [pc, #528]	@ (80080c4 <_dtoa_r+0x2d4>)
 8007eb4:	6013      	str	r3, [r2, #0]
 8007eb6:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80080d8 <_dtoa_r+0x2e8>
 8007eba:	f000 bd33 	b.w	8008924 <_dtoa_r+0xb34>
 8007ebe:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8007ec2:	aa16      	add	r2, sp, #88	@ 0x58
 8007ec4:	a917      	add	r1, sp, #92	@ 0x5c
 8007ec6:	4658      	mov	r0, fp
 8007ec8:	f001 fa3a 	bl	8009340 <__d2b>
 8007ecc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007ed0:	4681      	mov	r9, r0
 8007ed2:	2e00      	cmp	r6, #0
 8007ed4:	d077      	beq.n	8007fc6 <_dtoa_r+0x1d6>
 8007ed6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007ed8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8007edc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007ee0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007ee4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007ee8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007eec:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007ef0:	4619      	mov	r1, r3
 8007ef2:	2200      	movs	r2, #0
 8007ef4:	4b74      	ldr	r3, [pc, #464]	@ (80080c8 <_dtoa_r+0x2d8>)
 8007ef6:	f7f8 f9e7 	bl	80002c8 <__aeabi_dsub>
 8007efa:	a369      	add	r3, pc, #420	@ (adr r3, 80080a0 <_dtoa_r+0x2b0>)
 8007efc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f00:	f7f8 fb9a 	bl	8000638 <__aeabi_dmul>
 8007f04:	a368      	add	r3, pc, #416	@ (adr r3, 80080a8 <_dtoa_r+0x2b8>)
 8007f06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f0a:	f7f8 f9df 	bl	80002cc <__adddf3>
 8007f0e:	4604      	mov	r4, r0
 8007f10:	4630      	mov	r0, r6
 8007f12:	460d      	mov	r5, r1
 8007f14:	f7f8 fb26 	bl	8000564 <__aeabi_i2d>
 8007f18:	a365      	add	r3, pc, #404	@ (adr r3, 80080b0 <_dtoa_r+0x2c0>)
 8007f1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f1e:	f7f8 fb8b 	bl	8000638 <__aeabi_dmul>
 8007f22:	4602      	mov	r2, r0
 8007f24:	460b      	mov	r3, r1
 8007f26:	4620      	mov	r0, r4
 8007f28:	4629      	mov	r1, r5
 8007f2a:	f7f8 f9cf 	bl	80002cc <__adddf3>
 8007f2e:	4604      	mov	r4, r0
 8007f30:	460d      	mov	r5, r1
 8007f32:	f7f8 fe31 	bl	8000b98 <__aeabi_d2iz>
 8007f36:	2200      	movs	r2, #0
 8007f38:	4607      	mov	r7, r0
 8007f3a:	2300      	movs	r3, #0
 8007f3c:	4620      	mov	r0, r4
 8007f3e:	4629      	mov	r1, r5
 8007f40:	f7f8 fdec 	bl	8000b1c <__aeabi_dcmplt>
 8007f44:	b140      	cbz	r0, 8007f58 <_dtoa_r+0x168>
 8007f46:	4638      	mov	r0, r7
 8007f48:	f7f8 fb0c 	bl	8000564 <__aeabi_i2d>
 8007f4c:	4622      	mov	r2, r4
 8007f4e:	462b      	mov	r3, r5
 8007f50:	f7f8 fdda 	bl	8000b08 <__aeabi_dcmpeq>
 8007f54:	b900      	cbnz	r0, 8007f58 <_dtoa_r+0x168>
 8007f56:	3f01      	subs	r7, #1
 8007f58:	2f16      	cmp	r7, #22
 8007f5a:	d851      	bhi.n	8008000 <_dtoa_r+0x210>
 8007f5c:	4b5b      	ldr	r3, [pc, #364]	@ (80080cc <_dtoa_r+0x2dc>)
 8007f5e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007f62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f66:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007f6a:	f7f8 fdd7 	bl	8000b1c <__aeabi_dcmplt>
 8007f6e:	2800      	cmp	r0, #0
 8007f70:	d048      	beq.n	8008004 <_dtoa_r+0x214>
 8007f72:	3f01      	subs	r7, #1
 8007f74:	2300      	movs	r3, #0
 8007f76:	9312      	str	r3, [sp, #72]	@ 0x48
 8007f78:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007f7a:	1b9b      	subs	r3, r3, r6
 8007f7c:	1e5a      	subs	r2, r3, #1
 8007f7e:	bf44      	itt	mi
 8007f80:	f1c3 0801 	rsbmi	r8, r3, #1
 8007f84:	2300      	movmi	r3, #0
 8007f86:	9208      	str	r2, [sp, #32]
 8007f88:	bf54      	ite	pl
 8007f8a:	f04f 0800 	movpl.w	r8, #0
 8007f8e:	9308      	strmi	r3, [sp, #32]
 8007f90:	2f00      	cmp	r7, #0
 8007f92:	db39      	blt.n	8008008 <_dtoa_r+0x218>
 8007f94:	9b08      	ldr	r3, [sp, #32]
 8007f96:	970f      	str	r7, [sp, #60]	@ 0x3c
 8007f98:	443b      	add	r3, r7
 8007f9a:	9308      	str	r3, [sp, #32]
 8007f9c:	2300      	movs	r3, #0
 8007f9e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007fa0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fa2:	2b09      	cmp	r3, #9
 8007fa4:	d864      	bhi.n	8008070 <_dtoa_r+0x280>
 8007fa6:	2b05      	cmp	r3, #5
 8007fa8:	bfc4      	itt	gt
 8007faa:	3b04      	subgt	r3, #4
 8007fac:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8007fae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fb0:	f1a3 0302 	sub.w	r3, r3, #2
 8007fb4:	bfcc      	ite	gt
 8007fb6:	2400      	movgt	r4, #0
 8007fb8:	2401      	movle	r4, #1
 8007fba:	2b03      	cmp	r3, #3
 8007fbc:	d863      	bhi.n	8008086 <_dtoa_r+0x296>
 8007fbe:	e8df f003 	tbb	[pc, r3]
 8007fc2:	372a      	.short	0x372a
 8007fc4:	5535      	.short	0x5535
 8007fc6:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8007fca:	441e      	add	r6, r3
 8007fcc:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007fd0:	2b20      	cmp	r3, #32
 8007fd2:	bfc1      	itttt	gt
 8007fd4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007fd8:	409f      	lslgt	r7, r3
 8007fda:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007fde:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007fe2:	bfd6      	itet	le
 8007fe4:	f1c3 0320 	rsble	r3, r3, #32
 8007fe8:	ea47 0003 	orrgt.w	r0, r7, r3
 8007fec:	fa04 f003 	lslle.w	r0, r4, r3
 8007ff0:	f7f8 faa8 	bl	8000544 <__aeabi_ui2d>
 8007ff4:	2201      	movs	r2, #1
 8007ff6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007ffa:	3e01      	subs	r6, #1
 8007ffc:	9214      	str	r2, [sp, #80]	@ 0x50
 8007ffe:	e777      	b.n	8007ef0 <_dtoa_r+0x100>
 8008000:	2301      	movs	r3, #1
 8008002:	e7b8      	b.n	8007f76 <_dtoa_r+0x186>
 8008004:	9012      	str	r0, [sp, #72]	@ 0x48
 8008006:	e7b7      	b.n	8007f78 <_dtoa_r+0x188>
 8008008:	427b      	negs	r3, r7
 800800a:	930a      	str	r3, [sp, #40]	@ 0x28
 800800c:	2300      	movs	r3, #0
 800800e:	eba8 0807 	sub.w	r8, r8, r7
 8008012:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008014:	e7c4      	b.n	8007fa0 <_dtoa_r+0x1b0>
 8008016:	2300      	movs	r3, #0
 8008018:	930b      	str	r3, [sp, #44]	@ 0x2c
 800801a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800801c:	2b00      	cmp	r3, #0
 800801e:	dc35      	bgt.n	800808c <_dtoa_r+0x29c>
 8008020:	2301      	movs	r3, #1
 8008022:	9300      	str	r3, [sp, #0]
 8008024:	9307      	str	r3, [sp, #28]
 8008026:	461a      	mov	r2, r3
 8008028:	920e      	str	r2, [sp, #56]	@ 0x38
 800802a:	e00b      	b.n	8008044 <_dtoa_r+0x254>
 800802c:	2301      	movs	r3, #1
 800802e:	e7f3      	b.n	8008018 <_dtoa_r+0x228>
 8008030:	2300      	movs	r3, #0
 8008032:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008034:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008036:	18fb      	adds	r3, r7, r3
 8008038:	9300      	str	r3, [sp, #0]
 800803a:	3301      	adds	r3, #1
 800803c:	2b01      	cmp	r3, #1
 800803e:	9307      	str	r3, [sp, #28]
 8008040:	bfb8      	it	lt
 8008042:	2301      	movlt	r3, #1
 8008044:	f8db 001c 	ldr.w	r0, [fp, #28]
 8008048:	2100      	movs	r1, #0
 800804a:	2204      	movs	r2, #4
 800804c:	f102 0514 	add.w	r5, r2, #20
 8008050:	429d      	cmp	r5, r3
 8008052:	d91f      	bls.n	8008094 <_dtoa_r+0x2a4>
 8008054:	6041      	str	r1, [r0, #4]
 8008056:	4658      	mov	r0, fp
 8008058:	f000 fd8e 	bl	8008b78 <_Balloc>
 800805c:	4682      	mov	sl, r0
 800805e:	2800      	cmp	r0, #0
 8008060:	d13c      	bne.n	80080dc <_dtoa_r+0x2ec>
 8008062:	4b1b      	ldr	r3, [pc, #108]	@ (80080d0 <_dtoa_r+0x2e0>)
 8008064:	4602      	mov	r2, r0
 8008066:	f240 11af 	movw	r1, #431	@ 0x1af
 800806a:	e6d8      	b.n	8007e1e <_dtoa_r+0x2e>
 800806c:	2301      	movs	r3, #1
 800806e:	e7e0      	b.n	8008032 <_dtoa_r+0x242>
 8008070:	2401      	movs	r4, #1
 8008072:	2300      	movs	r3, #0
 8008074:	9309      	str	r3, [sp, #36]	@ 0x24
 8008076:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008078:	f04f 33ff 	mov.w	r3, #4294967295
 800807c:	9300      	str	r3, [sp, #0]
 800807e:	9307      	str	r3, [sp, #28]
 8008080:	2200      	movs	r2, #0
 8008082:	2312      	movs	r3, #18
 8008084:	e7d0      	b.n	8008028 <_dtoa_r+0x238>
 8008086:	2301      	movs	r3, #1
 8008088:	930b      	str	r3, [sp, #44]	@ 0x2c
 800808a:	e7f5      	b.n	8008078 <_dtoa_r+0x288>
 800808c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800808e:	9300      	str	r3, [sp, #0]
 8008090:	9307      	str	r3, [sp, #28]
 8008092:	e7d7      	b.n	8008044 <_dtoa_r+0x254>
 8008094:	3101      	adds	r1, #1
 8008096:	0052      	lsls	r2, r2, #1
 8008098:	e7d8      	b.n	800804c <_dtoa_r+0x25c>
 800809a:	bf00      	nop
 800809c:	f3af 8000 	nop.w
 80080a0:	636f4361 	.word	0x636f4361
 80080a4:	3fd287a7 	.word	0x3fd287a7
 80080a8:	8b60c8b3 	.word	0x8b60c8b3
 80080ac:	3fc68a28 	.word	0x3fc68a28
 80080b0:	509f79fb 	.word	0x509f79fb
 80080b4:	3fd34413 	.word	0x3fd34413
 80080b8:	0800ccee 	.word	0x0800ccee
 80080bc:	0800cd05 	.word	0x0800cd05
 80080c0:	7ff00000 	.word	0x7ff00000
 80080c4:	0800ccb9 	.word	0x0800ccb9
 80080c8:	3ff80000 	.word	0x3ff80000
 80080cc:	0800ce00 	.word	0x0800ce00
 80080d0:	0800cd5d 	.word	0x0800cd5d
 80080d4:	0800ccea 	.word	0x0800ccea
 80080d8:	0800ccb8 	.word	0x0800ccb8
 80080dc:	f8db 301c 	ldr.w	r3, [fp, #28]
 80080e0:	6018      	str	r0, [r3, #0]
 80080e2:	9b07      	ldr	r3, [sp, #28]
 80080e4:	2b0e      	cmp	r3, #14
 80080e6:	f200 80a4 	bhi.w	8008232 <_dtoa_r+0x442>
 80080ea:	2c00      	cmp	r4, #0
 80080ec:	f000 80a1 	beq.w	8008232 <_dtoa_r+0x442>
 80080f0:	2f00      	cmp	r7, #0
 80080f2:	dd33      	ble.n	800815c <_dtoa_r+0x36c>
 80080f4:	4bad      	ldr	r3, [pc, #692]	@ (80083ac <_dtoa_r+0x5bc>)
 80080f6:	f007 020f 	and.w	r2, r7, #15
 80080fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80080fe:	ed93 7b00 	vldr	d7, [r3]
 8008102:	05f8      	lsls	r0, r7, #23
 8008104:	ed8d 7b04 	vstr	d7, [sp, #16]
 8008108:	ea4f 1427 	mov.w	r4, r7, asr #4
 800810c:	d516      	bpl.n	800813c <_dtoa_r+0x34c>
 800810e:	4ba8      	ldr	r3, [pc, #672]	@ (80083b0 <_dtoa_r+0x5c0>)
 8008110:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008114:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008118:	f7f8 fbb8 	bl	800088c <__aeabi_ddiv>
 800811c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008120:	f004 040f 	and.w	r4, r4, #15
 8008124:	2603      	movs	r6, #3
 8008126:	4da2      	ldr	r5, [pc, #648]	@ (80083b0 <_dtoa_r+0x5c0>)
 8008128:	b954      	cbnz	r4, 8008140 <_dtoa_r+0x350>
 800812a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800812e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008132:	f7f8 fbab 	bl	800088c <__aeabi_ddiv>
 8008136:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800813a:	e028      	b.n	800818e <_dtoa_r+0x39e>
 800813c:	2602      	movs	r6, #2
 800813e:	e7f2      	b.n	8008126 <_dtoa_r+0x336>
 8008140:	07e1      	lsls	r1, r4, #31
 8008142:	d508      	bpl.n	8008156 <_dtoa_r+0x366>
 8008144:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008148:	e9d5 2300 	ldrd	r2, r3, [r5]
 800814c:	f7f8 fa74 	bl	8000638 <__aeabi_dmul>
 8008150:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008154:	3601      	adds	r6, #1
 8008156:	1064      	asrs	r4, r4, #1
 8008158:	3508      	adds	r5, #8
 800815a:	e7e5      	b.n	8008128 <_dtoa_r+0x338>
 800815c:	f000 80d2 	beq.w	8008304 <_dtoa_r+0x514>
 8008160:	427c      	negs	r4, r7
 8008162:	4b92      	ldr	r3, [pc, #584]	@ (80083ac <_dtoa_r+0x5bc>)
 8008164:	4d92      	ldr	r5, [pc, #584]	@ (80083b0 <_dtoa_r+0x5c0>)
 8008166:	f004 020f 	and.w	r2, r4, #15
 800816a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800816e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008172:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008176:	f7f8 fa5f 	bl	8000638 <__aeabi_dmul>
 800817a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800817e:	1124      	asrs	r4, r4, #4
 8008180:	2300      	movs	r3, #0
 8008182:	2602      	movs	r6, #2
 8008184:	2c00      	cmp	r4, #0
 8008186:	f040 80b2 	bne.w	80082ee <_dtoa_r+0x4fe>
 800818a:	2b00      	cmp	r3, #0
 800818c:	d1d3      	bne.n	8008136 <_dtoa_r+0x346>
 800818e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008190:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008194:	2b00      	cmp	r3, #0
 8008196:	f000 80b7 	beq.w	8008308 <_dtoa_r+0x518>
 800819a:	4b86      	ldr	r3, [pc, #536]	@ (80083b4 <_dtoa_r+0x5c4>)
 800819c:	2200      	movs	r2, #0
 800819e:	4620      	mov	r0, r4
 80081a0:	4629      	mov	r1, r5
 80081a2:	f7f8 fcbb 	bl	8000b1c <__aeabi_dcmplt>
 80081a6:	2800      	cmp	r0, #0
 80081a8:	f000 80ae 	beq.w	8008308 <_dtoa_r+0x518>
 80081ac:	9b07      	ldr	r3, [sp, #28]
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	f000 80aa 	beq.w	8008308 <_dtoa_r+0x518>
 80081b4:	9b00      	ldr	r3, [sp, #0]
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	dd37      	ble.n	800822a <_dtoa_r+0x43a>
 80081ba:	1e7b      	subs	r3, r7, #1
 80081bc:	9304      	str	r3, [sp, #16]
 80081be:	4620      	mov	r0, r4
 80081c0:	4b7d      	ldr	r3, [pc, #500]	@ (80083b8 <_dtoa_r+0x5c8>)
 80081c2:	2200      	movs	r2, #0
 80081c4:	4629      	mov	r1, r5
 80081c6:	f7f8 fa37 	bl	8000638 <__aeabi_dmul>
 80081ca:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80081ce:	9c00      	ldr	r4, [sp, #0]
 80081d0:	3601      	adds	r6, #1
 80081d2:	4630      	mov	r0, r6
 80081d4:	f7f8 f9c6 	bl	8000564 <__aeabi_i2d>
 80081d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80081dc:	f7f8 fa2c 	bl	8000638 <__aeabi_dmul>
 80081e0:	4b76      	ldr	r3, [pc, #472]	@ (80083bc <_dtoa_r+0x5cc>)
 80081e2:	2200      	movs	r2, #0
 80081e4:	f7f8 f872 	bl	80002cc <__adddf3>
 80081e8:	4605      	mov	r5, r0
 80081ea:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80081ee:	2c00      	cmp	r4, #0
 80081f0:	f040 808d 	bne.w	800830e <_dtoa_r+0x51e>
 80081f4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80081f8:	4b71      	ldr	r3, [pc, #452]	@ (80083c0 <_dtoa_r+0x5d0>)
 80081fa:	2200      	movs	r2, #0
 80081fc:	f7f8 f864 	bl	80002c8 <__aeabi_dsub>
 8008200:	4602      	mov	r2, r0
 8008202:	460b      	mov	r3, r1
 8008204:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008208:	462a      	mov	r2, r5
 800820a:	4633      	mov	r3, r6
 800820c:	f7f8 fca4 	bl	8000b58 <__aeabi_dcmpgt>
 8008210:	2800      	cmp	r0, #0
 8008212:	f040 828b 	bne.w	800872c <_dtoa_r+0x93c>
 8008216:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800821a:	462a      	mov	r2, r5
 800821c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008220:	f7f8 fc7c 	bl	8000b1c <__aeabi_dcmplt>
 8008224:	2800      	cmp	r0, #0
 8008226:	f040 8128 	bne.w	800847a <_dtoa_r+0x68a>
 800822a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800822e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8008232:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008234:	2b00      	cmp	r3, #0
 8008236:	f2c0 815a 	blt.w	80084ee <_dtoa_r+0x6fe>
 800823a:	2f0e      	cmp	r7, #14
 800823c:	f300 8157 	bgt.w	80084ee <_dtoa_r+0x6fe>
 8008240:	4b5a      	ldr	r3, [pc, #360]	@ (80083ac <_dtoa_r+0x5bc>)
 8008242:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008246:	ed93 7b00 	vldr	d7, [r3]
 800824a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800824c:	2b00      	cmp	r3, #0
 800824e:	ed8d 7b00 	vstr	d7, [sp]
 8008252:	da03      	bge.n	800825c <_dtoa_r+0x46c>
 8008254:	9b07      	ldr	r3, [sp, #28]
 8008256:	2b00      	cmp	r3, #0
 8008258:	f340 8101 	ble.w	800845e <_dtoa_r+0x66e>
 800825c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008260:	4656      	mov	r6, sl
 8008262:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008266:	4620      	mov	r0, r4
 8008268:	4629      	mov	r1, r5
 800826a:	f7f8 fb0f 	bl	800088c <__aeabi_ddiv>
 800826e:	f7f8 fc93 	bl	8000b98 <__aeabi_d2iz>
 8008272:	4680      	mov	r8, r0
 8008274:	f7f8 f976 	bl	8000564 <__aeabi_i2d>
 8008278:	e9dd 2300 	ldrd	r2, r3, [sp]
 800827c:	f7f8 f9dc 	bl	8000638 <__aeabi_dmul>
 8008280:	4602      	mov	r2, r0
 8008282:	460b      	mov	r3, r1
 8008284:	4620      	mov	r0, r4
 8008286:	4629      	mov	r1, r5
 8008288:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800828c:	f7f8 f81c 	bl	80002c8 <__aeabi_dsub>
 8008290:	f806 4b01 	strb.w	r4, [r6], #1
 8008294:	9d07      	ldr	r5, [sp, #28]
 8008296:	eba6 040a 	sub.w	r4, r6, sl
 800829a:	42a5      	cmp	r5, r4
 800829c:	4602      	mov	r2, r0
 800829e:	460b      	mov	r3, r1
 80082a0:	f040 8117 	bne.w	80084d2 <_dtoa_r+0x6e2>
 80082a4:	f7f8 f812 	bl	80002cc <__adddf3>
 80082a8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80082ac:	4604      	mov	r4, r0
 80082ae:	460d      	mov	r5, r1
 80082b0:	f7f8 fc52 	bl	8000b58 <__aeabi_dcmpgt>
 80082b4:	2800      	cmp	r0, #0
 80082b6:	f040 80f9 	bne.w	80084ac <_dtoa_r+0x6bc>
 80082ba:	e9dd 2300 	ldrd	r2, r3, [sp]
 80082be:	4620      	mov	r0, r4
 80082c0:	4629      	mov	r1, r5
 80082c2:	f7f8 fc21 	bl	8000b08 <__aeabi_dcmpeq>
 80082c6:	b118      	cbz	r0, 80082d0 <_dtoa_r+0x4e0>
 80082c8:	f018 0f01 	tst.w	r8, #1
 80082cc:	f040 80ee 	bne.w	80084ac <_dtoa_r+0x6bc>
 80082d0:	4649      	mov	r1, r9
 80082d2:	4658      	mov	r0, fp
 80082d4:	f000 fc90 	bl	8008bf8 <_Bfree>
 80082d8:	2300      	movs	r3, #0
 80082da:	7033      	strb	r3, [r6, #0]
 80082dc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80082de:	3701      	adds	r7, #1
 80082e0:	601f      	str	r7, [r3, #0]
 80082e2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	f000 831d 	beq.w	8008924 <_dtoa_r+0xb34>
 80082ea:	601e      	str	r6, [r3, #0]
 80082ec:	e31a      	b.n	8008924 <_dtoa_r+0xb34>
 80082ee:	07e2      	lsls	r2, r4, #31
 80082f0:	d505      	bpl.n	80082fe <_dtoa_r+0x50e>
 80082f2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80082f6:	f7f8 f99f 	bl	8000638 <__aeabi_dmul>
 80082fa:	3601      	adds	r6, #1
 80082fc:	2301      	movs	r3, #1
 80082fe:	1064      	asrs	r4, r4, #1
 8008300:	3508      	adds	r5, #8
 8008302:	e73f      	b.n	8008184 <_dtoa_r+0x394>
 8008304:	2602      	movs	r6, #2
 8008306:	e742      	b.n	800818e <_dtoa_r+0x39e>
 8008308:	9c07      	ldr	r4, [sp, #28]
 800830a:	9704      	str	r7, [sp, #16]
 800830c:	e761      	b.n	80081d2 <_dtoa_r+0x3e2>
 800830e:	4b27      	ldr	r3, [pc, #156]	@ (80083ac <_dtoa_r+0x5bc>)
 8008310:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008312:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008316:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800831a:	4454      	add	r4, sl
 800831c:	2900      	cmp	r1, #0
 800831e:	d053      	beq.n	80083c8 <_dtoa_r+0x5d8>
 8008320:	4928      	ldr	r1, [pc, #160]	@ (80083c4 <_dtoa_r+0x5d4>)
 8008322:	2000      	movs	r0, #0
 8008324:	f7f8 fab2 	bl	800088c <__aeabi_ddiv>
 8008328:	4633      	mov	r3, r6
 800832a:	462a      	mov	r2, r5
 800832c:	f7f7 ffcc 	bl	80002c8 <__aeabi_dsub>
 8008330:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008334:	4656      	mov	r6, sl
 8008336:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800833a:	f7f8 fc2d 	bl	8000b98 <__aeabi_d2iz>
 800833e:	4605      	mov	r5, r0
 8008340:	f7f8 f910 	bl	8000564 <__aeabi_i2d>
 8008344:	4602      	mov	r2, r0
 8008346:	460b      	mov	r3, r1
 8008348:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800834c:	f7f7 ffbc 	bl	80002c8 <__aeabi_dsub>
 8008350:	3530      	adds	r5, #48	@ 0x30
 8008352:	4602      	mov	r2, r0
 8008354:	460b      	mov	r3, r1
 8008356:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800835a:	f806 5b01 	strb.w	r5, [r6], #1
 800835e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008362:	f7f8 fbdb 	bl	8000b1c <__aeabi_dcmplt>
 8008366:	2800      	cmp	r0, #0
 8008368:	d171      	bne.n	800844e <_dtoa_r+0x65e>
 800836a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800836e:	4911      	ldr	r1, [pc, #68]	@ (80083b4 <_dtoa_r+0x5c4>)
 8008370:	2000      	movs	r0, #0
 8008372:	f7f7 ffa9 	bl	80002c8 <__aeabi_dsub>
 8008376:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800837a:	f7f8 fbcf 	bl	8000b1c <__aeabi_dcmplt>
 800837e:	2800      	cmp	r0, #0
 8008380:	f040 8095 	bne.w	80084ae <_dtoa_r+0x6be>
 8008384:	42a6      	cmp	r6, r4
 8008386:	f43f af50 	beq.w	800822a <_dtoa_r+0x43a>
 800838a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800838e:	4b0a      	ldr	r3, [pc, #40]	@ (80083b8 <_dtoa_r+0x5c8>)
 8008390:	2200      	movs	r2, #0
 8008392:	f7f8 f951 	bl	8000638 <__aeabi_dmul>
 8008396:	4b08      	ldr	r3, [pc, #32]	@ (80083b8 <_dtoa_r+0x5c8>)
 8008398:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800839c:	2200      	movs	r2, #0
 800839e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80083a2:	f7f8 f949 	bl	8000638 <__aeabi_dmul>
 80083a6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80083aa:	e7c4      	b.n	8008336 <_dtoa_r+0x546>
 80083ac:	0800ce00 	.word	0x0800ce00
 80083b0:	0800cdd8 	.word	0x0800cdd8
 80083b4:	3ff00000 	.word	0x3ff00000
 80083b8:	40240000 	.word	0x40240000
 80083bc:	401c0000 	.word	0x401c0000
 80083c0:	40140000 	.word	0x40140000
 80083c4:	3fe00000 	.word	0x3fe00000
 80083c8:	4631      	mov	r1, r6
 80083ca:	4628      	mov	r0, r5
 80083cc:	f7f8 f934 	bl	8000638 <__aeabi_dmul>
 80083d0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80083d4:	9415      	str	r4, [sp, #84]	@ 0x54
 80083d6:	4656      	mov	r6, sl
 80083d8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80083dc:	f7f8 fbdc 	bl	8000b98 <__aeabi_d2iz>
 80083e0:	4605      	mov	r5, r0
 80083e2:	f7f8 f8bf 	bl	8000564 <__aeabi_i2d>
 80083e6:	4602      	mov	r2, r0
 80083e8:	460b      	mov	r3, r1
 80083ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80083ee:	f7f7 ff6b 	bl	80002c8 <__aeabi_dsub>
 80083f2:	3530      	adds	r5, #48	@ 0x30
 80083f4:	f806 5b01 	strb.w	r5, [r6], #1
 80083f8:	4602      	mov	r2, r0
 80083fa:	460b      	mov	r3, r1
 80083fc:	42a6      	cmp	r6, r4
 80083fe:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008402:	f04f 0200 	mov.w	r2, #0
 8008406:	d124      	bne.n	8008452 <_dtoa_r+0x662>
 8008408:	4bac      	ldr	r3, [pc, #688]	@ (80086bc <_dtoa_r+0x8cc>)
 800840a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800840e:	f7f7 ff5d 	bl	80002cc <__adddf3>
 8008412:	4602      	mov	r2, r0
 8008414:	460b      	mov	r3, r1
 8008416:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800841a:	f7f8 fb9d 	bl	8000b58 <__aeabi_dcmpgt>
 800841e:	2800      	cmp	r0, #0
 8008420:	d145      	bne.n	80084ae <_dtoa_r+0x6be>
 8008422:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008426:	49a5      	ldr	r1, [pc, #660]	@ (80086bc <_dtoa_r+0x8cc>)
 8008428:	2000      	movs	r0, #0
 800842a:	f7f7 ff4d 	bl	80002c8 <__aeabi_dsub>
 800842e:	4602      	mov	r2, r0
 8008430:	460b      	mov	r3, r1
 8008432:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008436:	f7f8 fb71 	bl	8000b1c <__aeabi_dcmplt>
 800843a:	2800      	cmp	r0, #0
 800843c:	f43f aef5 	beq.w	800822a <_dtoa_r+0x43a>
 8008440:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8008442:	1e73      	subs	r3, r6, #1
 8008444:	9315      	str	r3, [sp, #84]	@ 0x54
 8008446:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800844a:	2b30      	cmp	r3, #48	@ 0x30
 800844c:	d0f8      	beq.n	8008440 <_dtoa_r+0x650>
 800844e:	9f04      	ldr	r7, [sp, #16]
 8008450:	e73e      	b.n	80082d0 <_dtoa_r+0x4e0>
 8008452:	4b9b      	ldr	r3, [pc, #620]	@ (80086c0 <_dtoa_r+0x8d0>)
 8008454:	f7f8 f8f0 	bl	8000638 <__aeabi_dmul>
 8008458:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800845c:	e7bc      	b.n	80083d8 <_dtoa_r+0x5e8>
 800845e:	d10c      	bne.n	800847a <_dtoa_r+0x68a>
 8008460:	4b98      	ldr	r3, [pc, #608]	@ (80086c4 <_dtoa_r+0x8d4>)
 8008462:	2200      	movs	r2, #0
 8008464:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008468:	f7f8 f8e6 	bl	8000638 <__aeabi_dmul>
 800846c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008470:	f7f8 fb68 	bl	8000b44 <__aeabi_dcmpge>
 8008474:	2800      	cmp	r0, #0
 8008476:	f000 8157 	beq.w	8008728 <_dtoa_r+0x938>
 800847a:	2400      	movs	r4, #0
 800847c:	4625      	mov	r5, r4
 800847e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008480:	43db      	mvns	r3, r3
 8008482:	9304      	str	r3, [sp, #16]
 8008484:	4656      	mov	r6, sl
 8008486:	2700      	movs	r7, #0
 8008488:	4621      	mov	r1, r4
 800848a:	4658      	mov	r0, fp
 800848c:	f000 fbb4 	bl	8008bf8 <_Bfree>
 8008490:	2d00      	cmp	r5, #0
 8008492:	d0dc      	beq.n	800844e <_dtoa_r+0x65e>
 8008494:	b12f      	cbz	r7, 80084a2 <_dtoa_r+0x6b2>
 8008496:	42af      	cmp	r7, r5
 8008498:	d003      	beq.n	80084a2 <_dtoa_r+0x6b2>
 800849a:	4639      	mov	r1, r7
 800849c:	4658      	mov	r0, fp
 800849e:	f000 fbab 	bl	8008bf8 <_Bfree>
 80084a2:	4629      	mov	r1, r5
 80084a4:	4658      	mov	r0, fp
 80084a6:	f000 fba7 	bl	8008bf8 <_Bfree>
 80084aa:	e7d0      	b.n	800844e <_dtoa_r+0x65e>
 80084ac:	9704      	str	r7, [sp, #16]
 80084ae:	4633      	mov	r3, r6
 80084b0:	461e      	mov	r6, r3
 80084b2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80084b6:	2a39      	cmp	r2, #57	@ 0x39
 80084b8:	d107      	bne.n	80084ca <_dtoa_r+0x6da>
 80084ba:	459a      	cmp	sl, r3
 80084bc:	d1f8      	bne.n	80084b0 <_dtoa_r+0x6c0>
 80084be:	9a04      	ldr	r2, [sp, #16]
 80084c0:	3201      	adds	r2, #1
 80084c2:	9204      	str	r2, [sp, #16]
 80084c4:	2230      	movs	r2, #48	@ 0x30
 80084c6:	f88a 2000 	strb.w	r2, [sl]
 80084ca:	781a      	ldrb	r2, [r3, #0]
 80084cc:	3201      	adds	r2, #1
 80084ce:	701a      	strb	r2, [r3, #0]
 80084d0:	e7bd      	b.n	800844e <_dtoa_r+0x65e>
 80084d2:	4b7b      	ldr	r3, [pc, #492]	@ (80086c0 <_dtoa_r+0x8d0>)
 80084d4:	2200      	movs	r2, #0
 80084d6:	f7f8 f8af 	bl	8000638 <__aeabi_dmul>
 80084da:	2200      	movs	r2, #0
 80084dc:	2300      	movs	r3, #0
 80084de:	4604      	mov	r4, r0
 80084e0:	460d      	mov	r5, r1
 80084e2:	f7f8 fb11 	bl	8000b08 <__aeabi_dcmpeq>
 80084e6:	2800      	cmp	r0, #0
 80084e8:	f43f aebb 	beq.w	8008262 <_dtoa_r+0x472>
 80084ec:	e6f0      	b.n	80082d0 <_dtoa_r+0x4e0>
 80084ee:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80084f0:	2a00      	cmp	r2, #0
 80084f2:	f000 80db 	beq.w	80086ac <_dtoa_r+0x8bc>
 80084f6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80084f8:	2a01      	cmp	r2, #1
 80084fa:	f300 80bf 	bgt.w	800867c <_dtoa_r+0x88c>
 80084fe:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008500:	2a00      	cmp	r2, #0
 8008502:	f000 80b7 	beq.w	8008674 <_dtoa_r+0x884>
 8008506:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800850a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800850c:	4646      	mov	r6, r8
 800850e:	9a08      	ldr	r2, [sp, #32]
 8008510:	2101      	movs	r1, #1
 8008512:	441a      	add	r2, r3
 8008514:	4658      	mov	r0, fp
 8008516:	4498      	add	r8, r3
 8008518:	9208      	str	r2, [sp, #32]
 800851a:	f000 fc6b 	bl	8008df4 <__i2b>
 800851e:	4605      	mov	r5, r0
 8008520:	b15e      	cbz	r6, 800853a <_dtoa_r+0x74a>
 8008522:	9b08      	ldr	r3, [sp, #32]
 8008524:	2b00      	cmp	r3, #0
 8008526:	dd08      	ble.n	800853a <_dtoa_r+0x74a>
 8008528:	42b3      	cmp	r3, r6
 800852a:	9a08      	ldr	r2, [sp, #32]
 800852c:	bfa8      	it	ge
 800852e:	4633      	movge	r3, r6
 8008530:	eba8 0803 	sub.w	r8, r8, r3
 8008534:	1af6      	subs	r6, r6, r3
 8008536:	1ad3      	subs	r3, r2, r3
 8008538:	9308      	str	r3, [sp, #32]
 800853a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800853c:	b1f3      	cbz	r3, 800857c <_dtoa_r+0x78c>
 800853e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008540:	2b00      	cmp	r3, #0
 8008542:	f000 80b7 	beq.w	80086b4 <_dtoa_r+0x8c4>
 8008546:	b18c      	cbz	r4, 800856c <_dtoa_r+0x77c>
 8008548:	4629      	mov	r1, r5
 800854a:	4622      	mov	r2, r4
 800854c:	4658      	mov	r0, fp
 800854e:	f000 fd11 	bl	8008f74 <__pow5mult>
 8008552:	464a      	mov	r2, r9
 8008554:	4601      	mov	r1, r0
 8008556:	4605      	mov	r5, r0
 8008558:	4658      	mov	r0, fp
 800855a:	f000 fc61 	bl	8008e20 <__multiply>
 800855e:	4649      	mov	r1, r9
 8008560:	9004      	str	r0, [sp, #16]
 8008562:	4658      	mov	r0, fp
 8008564:	f000 fb48 	bl	8008bf8 <_Bfree>
 8008568:	9b04      	ldr	r3, [sp, #16]
 800856a:	4699      	mov	r9, r3
 800856c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800856e:	1b1a      	subs	r2, r3, r4
 8008570:	d004      	beq.n	800857c <_dtoa_r+0x78c>
 8008572:	4649      	mov	r1, r9
 8008574:	4658      	mov	r0, fp
 8008576:	f000 fcfd 	bl	8008f74 <__pow5mult>
 800857a:	4681      	mov	r9, r0
 800857c:	2101      	movs	r1, #1
 800857e:	4658      	mov	r0, fp
 8008580:	f000 fc38 	bl	8008df4 <__i2b>
 8008584:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008586:	4604      	mov	r4, r0
 8008588:	2b00      	cmp	r3, #0
 800858a:	f000 81cf 	beq.w	800892c <_dtoa_r+0xb3c>
 800858e:	461a      	mov	r2, r3
 8008590:	4601      	mov	r1, r0
 8008592:	4658      	mov	r0, fp
 8008594:	f000 fcee 	bl	8008f74 <__pow5mult>
 8008598:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800859a:	2b01      	cmp	r3, #1
 800859c:	4604      	mov	r4, r0
 800859e:	f300 8095 	bgt.w	80086cc <_dtoa_r+0x8dc>
 80085a2:	9b02      	ldr	r3, [sp, #8]
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	f040 8087 	bne.w	80086b8 <_dtoa_r+0x8c8>
 80085aa:	9b03      	ldr	r3, [sp, #12]
 80085ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	f040 8089 	bne.w	80086c8 <_dtoa_r+0x8d8>
 80085b6:	9b03      	ldr	r3, [sp, #12]
 80085b8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80085bc:	0d1b      	lsrs	r3, r3, #20
 80085be:	051b      	lsls	r3, r3, #20
 80085c0:	b12b      	cbz	r3, 80085ce <_dtoa_r+0x7de>
 80085c2:	9b08      	ldr	r3, [sp, #32]
 80085c4:	3301      	adds	r3, #1
 80085c6:	9308      	str	r3, [sp, #32]
 80085c8:	f108 0801 	add.w	r8, r8, #1
 80085cc:	2301      	movs	r3, #1
 80085ce:	930a      	str	r3, [sp, #40]	@ 0x28
 80085d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	f000 81b0 	beq.w	8008938 <_dtoa_r+0xb48>
 80085d8:	6923      	ldr	r3, [r4, #16]
 80085da:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80085de:	6918      	ldr	r0, [r3, #16]
 80085e0:	f000 fbbc 	bl	8008d5c <__hi0bits>
 80085e4:	f1c0 0020 	rsb	r0, r0, #32
 80085e8:	9b08      	ldr	r3, [sp, #32]
 80085ea:	4418      	add	r0, r3
 80085ec:	f010 001f 	ands.w	r0, r0, #31
 80085f0:	d077      	beq.n	80086e2 <_dtoa_r+0x8f2>
 80085f2:	f1c0 0320 	rsb	r3, r0, #32
 80085f6:	2b04      	cmp	r3, #4
 80085f8:	dd6b      	ble.n	80086d2 <_dtoa_r+0x8e2>
 80085fa:	9b08      	ldr	r3, [sp, #32]
 80085fc:	f1c0 001c 	rsb	r0, r0, #28
 8008600:	4403      	add	r3, r0
 8008602:	4480      	add	r8, r0
 8008604:	4406      	add	r6, r0
 8008606:	9308      	str	r3, [sp, #32]
 8008608:	f1b8 0f00 	cmp.w	r8, #0
 800860c:	dd05      	ble.n	800861a <_dtoa_r+0x82a>
 800860e:	4649      	mov	r1, r9
 8008610:	4642      	mov	r2, r8
 8008612:	4658      	mov	r0, fp
 8008614:	f000 fd08 	bl	8009028 <__lshift>
 8008618:	4681      	mov	r9, r0
 800861a:	9b08      	ldr	r3, [sp, #32]
 800861c:	2b00      	cmp	r3, #0
 800861e:	dd05      	ble.n	800862c <_dtoa_r+0x83c>
 8008620:	4621      	mov	r1, r4
 8008622:	461a      	mov	r2, r3
 8008624:	4658      	mov	r0, fp
 8008626:	f000 fcff 	bl	8009028 <__lshift>
 800862a:	4604      	mov	r4, r0
 800862c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800862e:	2b00      	cmp	r3, #0
 8008630:	d059      	beq.n	80086e6 <_dtoa_r+0x8f6>
 8008632:	4621      	mov	r1, r4
 8008634:	4648      	mov	r0, r9
 8008636:	f000 fd63 	bl	8009100 <__mcmp>
 800863a:	2800      	cmp	r0, #0
 800863c:	da53      	bge.n	80086e6 <_dtoa_r+0x8f6>
 800863e:	1e7b      	subs	r3, r7, #1
 8008640:	9304      	str	r3, [sp, #16]
 8008642:	4649      	mov	r1, r9
 8008644:	2300      	movs	r3, #0
 8008646:	220a      	movs	r2, #10
 8008648:	4658      	mov	r0, fp
 800864a:	f000 faf7 	bl	8008c3c <__multadd>
 800864e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008650:	4681      	mov	r9, r0
 8008652:	2b00      	cmp	r3, #0
 8008654:	f000 8172 	beq.w	800893c <_dtoa_r+0xb4c>
 8008658:	2300      	movs	r3, #0
 800865a:	4629      	mov	r1, r5
 800865c:	220a      	movs	r2, #10
 800865e:	4658      	mov	r0, fp
 8008660:	f000 faec 	bl	8008c3c <__multadd>
 8008664:	9b00      	ldr	r3, [sp, #0]
 8008666:	2b00      	cmp	r3, #0
 8008668:	4605      	mov	r5, r0
 800866a:	dc67      	bgt.n	800873c <_dtoa_r+0x94c>
 800866c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800866e:	2b02      	cmp	r3, #2
 8008670:	dc41      	bgt.n	80086f6 <_dtoa_r+0x906>
 8008672:	e063      	b.n	800873c <_dtoa_r+0x94c>
 8008674:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8008676:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800867a:	e746      	b.n	800850a <_dtoa_r+0x71a>
 800867c:	9b07      	ldr	r3, [sp, #28]
 800867e:	1e5c      	subs	r4, r3, #1
 8008680:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008682:	42a3      	cmp	r3, r4
 8008684:	bfbf      	itttt	lt
 8008686:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8008688:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800868a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800868c:	1ae3      	sublt	r3, r4, r3
 800868e:	bfb4      	ite	lt
 8008690:	18d2      	addlt	r2, r2, r3
 8008692:	1b1c      	subge	r4, r3, r4
 8008694:	9b07      	ldr	r3, [sp, #28]
 8008696:	bfbc      	itt	lt
 8008698:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800869a:	2400      	movlt	r4, #0
 800869c:	2b00      	cmp	r3, #0
 800869e:	bfb5      	itete	lt
 80086a0:	eba8 0603 	sublt.w	r6, r8, r3
 80086a4:	9b07      	ldrge	r3, [sp, #28]
 80086a6:	2300      	movlt	r3, #0
 80086a8:	4646      	movge	r6, r8
 80086aa:	e730      	b.n	800850e <_dtoa_r+0x71e>
 80086ac:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80086ae:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80086b0:	4646      	mov	r6, r8
 80086b2:	e735      	b.n	8008520 <_dtoa_r+0x730>
 80086b4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80086b6:	e75c      	b.n	8008572 <_dtoa_r+0x782>
 80086b8:	2300      	movs	r3, #0
 80086ba:	e788      	b.n	80085ce <_dtoa_r+0x7de>
 80086bc:	3fe00000 	.word	0x3fe00000
 80086c0:	40240000 	.word	0x40240000
 80086c4:	40140000 	.word	0x40140000
 80086c8:	9b02      	ldr	r3, [sp, #8]
 80086ca:	e780      	b.n	80085ce <_dtoa_r+0x7de>
 80086cc:	2300      	movs	r3, #0
 80086ce:	930a      	str	r3, [sp, #40]	@ 0x28
 80086d0:	e782      	b.n	80085d8 <_dtoa_r+0x7e8>
 80086d2:	d099      	beq.n	8008608 <_dtoa_r+0x818>
 80086d4:	9a08      	ldr	r2, [sp, #32]
 80086d6:	331c      	adds	r3, #28
 80086d8:	441a      	add	r2, r3
 80086da:	4498      	add	r8, r3
 80086dc:	441e      	add	r6, r3
 80086de:	9208      	str	r2, [sp, #32]
 80086e0:	e792      	b.n	8008608 <_dtoa_r+0x818>
 80086e2:	4603      	mov	r3, r0
 80086e4:	e7f6      	b.n	80086d4 <_dtoa_r+0x8e4>
 80086e6:	9b07      	ldr	r3, [sp, #28]
 80086e8:	9704      	str	r7, [sp, #16]
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	dc20      	bgt.n	8008730 <_dtoa_r+0x940>
 80086ee:	9300      	str	r3, [sp, #0]
 80086f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80086f2:	2b02      	cmp	r3, #2
 80086f4:	dd1e      	ble.n	8008734 <_dtoa_r+0x944>
 80086f6:	9b00      	ldr	r3, [sp, #0]
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	f47f aec0 	bne.w	800847e <_dtoa_r+0x68e>
 80086fe:	4621      	mov	r1, r4
 8008700:	2205      	movs	r2, #5
 8008702:	4658      	mov	r0, fp
 8008704:	f000 fa9a 	bl	8008c3c <__multadd>
 8008708:	4601      	mov	r1, r0
 800870a:	4604      	mov	r4, r0
 800870c:	4648      	mov	r0, r9
 800870e:	f000 fcf7 	bl	8009100 <__mcmp>
 8008712:	2800      	cmp	r0, #0
 8008714:	f77f aeb3 	ble.w	800847e <_dtoa_r+0x68e>
 8008718:	4656      	mov	r6, sl
 800871a:	2331      	movs	r3, #49	@ 0x31
 800871c:	f806 3b01 	strb.w	r3, [r6], #1
 8008720:	9b04      	ldr	r3, [sp, #16]
 8008722:	3301      	adds	r3, #1
 8008724:	9304      	str	r3, [sp, #16]
 8008726:	e6ae      	b.n	8008486 <_dtoa_r+0x696>
 8008728:	9c07      	ldr	r4, [sp, #28]
 800872a:	9704      	str	r7, [sp, #16]
 800872c:	4625      	mov	r5, r4
 800872e:	e7f3      	b.n	8008718 <_dtoa_r+0x928>
 8008730:	9b07      	ldr	r3, [sp, #28]
 8008732:	9300      	str	r3, [sp, #0]
 8008734:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008736:	2b00      	cmp	r3, #0
 8008738:	f000 8104 	beq.w	8008944 <_dtoa_r+0xb54>
 800873c:	2e00      	cmp	r6, #0
 800873e:	dd05      	ble.n	800874c <_dtoa_r+0x95c>
 8008740:	4629      	mov	r1, r5
 8008742:	4632      	mov	r2, r6
 8008744:	4658      	mov	r0, fp
 8008746:	f000 fc6f 	bl	8009028 <__lshift>
 800874a:	4605      	mov	r5, r0
 800874c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800874e:	2b00      	cmp	r3, #0
 8008750:	d05a      	beq.n	8008808 <_dtoa_r+0xa18>
 8008752:	6869      	ldr	r1, [r5, #4]
 8008754:	4658      	mov	r0, fp
 8008756:	f000 fa0f 	bl	8008b78 <_Balloc>
 800875a:	4606      	mov	r6, r0
 800875c:	b928      	cbnz	r0, 800876a <_dtoa_r+0x97a>
 800875e:	4b84      	ldr	r3, [pc, #528]	@ (8008970 <_dtoa_r+0xb80>)
 8008760:	4602      	mov	r2, r0
 8008762:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008766:	f7ff bb5a 	b.w	8007e1e <_dtoa_r+0x2e>
 800876a:	692a      	ldr	r2, [r5, #16]
 800876c:	3202      	adds	r2, #2
 800876e:	0092      	lsls	r2, r2, #2
 8008770:	f105 010c 	add.w	r1, r5, #12
 8008774:	300c      	adds	r0, #12
 8008776:	f001 ff75 	bl	800a664 <memcpy>
 800877a:	2201      	movs	r2, #1
 800877c:	4631      	mov	r1, r6
 800877e:	4658      	mov	r0, fp
 8008780:	f000 fc52 	bl	8009028 <__lshift>
 8008784:	f10a 0301 	add.w	r3, sl, #1
 8008788:	9307      	str	r3, [sp, #28]
 800878a:	9b00      	ldr	r3, [sp, #0]
 800878c:	4453      	add	r3, sl
 800878e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008790:	9b02      	ldr	r3, [sp, #8]
 8008792:	f003 0301 	and.w	r3, r3, #1
 8008796:	462f      	mov	r7, r5
 8008798:	930a      	str	r3, [sp, #40]	@ 0x28
 800879a:	4605      	mov	r5, r0
 800879c:	9b07      	ldr	r3, [sp, #28]
 800879e:	4621      	mov	r1, r4
 80087a0:	3b01      	subs	r3, #1
 80087a2:	4648      	mov	r0, r9
 80087a4:	9300      	str	r3, [sp, #0]
 80087a6:	f7ff fa9b 	bl	8007ce0 <quorem>
 80087aa:	4639      	mov	r1, r7
 80087ac:	9002      	str	r0, [sp, #8]
 80087ae:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80087b2:	4648      	mov	r0, r9
 80087b4:	f000 fca4 	bl	8009100 <__mcmp>
 80087b8:	462a      	mov	r2, r5
 80087ba:	9008      	str	r0, [sp, #32]
 80087bc:	4621      	mov	r1, r4
 80087be:	4658      	mov	r0, fp
 80087c0:	f000 fcba 	bl	8009138 <__mdiff>
 80087c4:	68c2      	ldr	r2, [r0, #12]
 80087c6:	4606      	mov	r6, r0
 80087c8:	bb02      	cbnz	r2, 800880c <_dtoa_r+0xa1c>
 80087ca:	4601      	mov	r1, r0
 80087cc:	4648      	mov	r0, r9
 80087ce:	f000 fc97 	bl	8009100 <__mcmp>
 80087d2:	4602      	mov	r2, r0
 80087d4:	4631      	mov	r1, r6
 80087d6:	4658      	mov	r0, fp
 80087d8:	920e      	str	r2, [sp, #56]	@ 0x38
 80087da:	f000 fa0d 	bl	8008bf8 <_Bfree>
 80087de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80087e0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80087e2:	9e07      	ldr	r6, [sp, #28]
 80087e4:	ea43 0102 	orr.w	r1, r3, r2
 80087e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80087ea:	4319      	orrs	r1, r3
 80087ec:	d110      	bne.n	8008810 <_dtoa_r+0xa20>
 80087ee:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80087f2:	d029      	beq.n	8008848 <_dtoa_r+0xa58>
 80087f4:	9b08      	ldr	r3, [sp, #32]
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	dd02      	ble.n	8008800 <_dtoa_r+0xa10>
 80087fa:	9b02      	ldr	r3, [sp, #8]
 80087fc:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8008800:	9b00      	ldr	r3, [sp, #0]
 8008802:	f883 8000 	strb.w	r8, [r3]
 8008806:	e63f      	b.n	8008488 <_dtoa_r+0x698>
 8008808:	4628      	mov	r0, r5
 800880a:	e7bb      	b.n	8008784 <_dtoa_r+0x994>
 800880c:	2201      	movs	r2, #1
 800880e:	e7e1      	b.n	80087d4 <_dtoa_r+0x9e4>
 8008810:	9b08      	ldr	r3, [sp, #32]
 8008812:	2b00      	cmp	r3, #0
 8008814:	db04      	blt.n	8008820 <_dtoa_r+0xa30>
 8008816:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008818:	430b      	orrs	r3, r1
 800881a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800881c:	430b      	orrs	r3, r1
 800881e:	d120      	bne.n	8008862 <_dtoa_r+0xa72>
 8008820:	2a00      	cmp	r2, #0
 8008822:	dded      	ble.n	8008800 <_dtoa_r+0xa10>
 8008824:	4649      	mov	r1, r9
 8008826:	2201      	movs	r2, #1
 8008828:	4658      	mov	r0, fp
 800882a:	f000 fbfd 	bl	8009028 <__lshift>
 800882e:	4621      	mov	r1, r4
 8008830:	4681      	mov	r9, r0
 8008832:	f000 fc65 	bl	8009100 <__mcmp>
 8008836:	2800      	cmp	r0, #0
 8008838:	dc03      	bgt.n	8008842 <_dtoa_r+0xa52>
 800883a:	d1e1      	bne.n	8008800 <_dtoa_r+0xa10>
 800883c:	f018 0f01 	tst.w	r8, #1
 8008840:	d0de      	beq.n	8008800 <_dtoa_r+0xa10>
 8008842:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008846:	d1d8      	bne.n	80087fa <_dtoa_r+0xa0a>
 8008848:	9a00      	ldr	r2, [sp, #0]
 800884a:	2339      	movs	r3, #57	@ 0x39
 800884c:	7013      	strb	r3, [r2, #0]
 800884e:	4633      	mov	r3, r6
 8008850:	461e      	mov	r6, r3
 8008852:	3b01      	subs	r3, #1
 8008854:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008858:	2a39      	cmp	r2, #57	@ 0x39
 800885a:	d052      	beq.n	8008902 <_dtoa_r+0xb12>
 800885c:	3201      	adds	r2, #1
 800885e:	701a      	strb	r2, [r3, #0]
 8008860:	e612      	b.n	8008488 <_dtoa_r+0x698>
 8008862:	2a00      	cmp	r2, #0
 8008864:	dd07      	ble.n	8008876 <_dtoa_r+0xa86>
 8008866:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800886a:	d0ed      	beq.n	8008848 <_dtoa_r+0xa58>
 800886c:	9a00      	ldr	r2, [sp, #0]
 800886e:	f108 0301 	add.w	r3, r8, #1
 8008872:	7013      	strb	r3, [r2, #0]
 8008874:	e608      	b.n	8008488 <_dtoa_r+0x698>
 8008876:	9b07      	ldr	r3, [sp, #28]
 8008878:	9a07      	ldr	r2, [sp, #28]
 800887a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800887e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008880:	4293      	cmp	r3, r2
 8008882:	d028      	beq.n	80088d6 <_dtoa_r+0xae6>
 8008884:	4649      	mov	r1, r9
 8008886:	2300      	movs	r3, #0
 8008888:	220a      	movs	r2, #10
 800888a:	4658      	mov	r0, fp
 800888c:	f000 f9d6 	bl	8008c3c <__multadd>
 8008890:	42af      	cmp	r7, r5
 8008892:	4681      	mov	r9, r0
 8008894:	f04f 0300 	mov.w	r3, #0
 8008898:	f04f 020a 	mov.w	r2, #10
 800889c:	4639      	mov	r1, r7
 800889e:	4658      	mov	r0, fp
 80088a0:	d107      	bne.n	80088b2 <_dtoa_r+0xac2>
 80088a2:	f000 f9cb 	bl	8008c3c <__multadd>
 80088a6:	4607      	mov	r7, r0
 80088a8:	4605      	mov	r5, r0
 80088aa:	9b07      	ldr	r3, [sp, #28]
 80088ac:	3301      	adds	r3, #1
 80088ae:	9307      	str	r3, [sp, #28]
 80088b0:	e774      	b.n	800879c <_dtoa_r+0x9ac>
 80088b2:	f000 f9c3 	bl	8008c3c <__multadd>
 80088b6:	4629      	mov	r1, r5
 80088b8:	4607      	mov	r7, r0
 80088ba:	2300      	movs	r3, #0
 80088bc:	220a      	movs	r2, #10
 80088be:	4658      	mov	r0, fp
 80088c0:	f000 f9bc 	bl	8008c3c <__multadd>
 80088c4:	4605      	mov	r5, r0
 80088c6:	e7f0      	b.n	80088aa <_dtoa_r+0xaba>
 80088c8:	9b00      	ldr	r3, [sp, #0]
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	bfcc      	ite	gt
 80088ce:	461e      	movgt	r6, r3
 80088d0:	2601      	movle	r6, #1
 80088d2:	4456      	add	r6, sl
 80088d4:	2700      	movs	r7, #0
 80088d6:	4649      	mov	r1, r9
 80088d8:	2201      	movs	r2, #1
 80088da:	4658      	mov	r0, fp
 80088dc:	f000 fba4 	bl	8009028 <__lshift>
 80088e0:	4621      	mov	r1, r4
 80088e2:	4681      	mov	r9, r0
 80088e4:	f000 fc0c 	bl	8009100 <__mcmp>
 80088e8:	2800      	cmp	r0, #0
 80088ea:	dcb0      	bgt.n	800884e <_dtoa_r+0xa5e>
 80088ec:	d102      	bne.n	80088f4 <_dtoa_r+0xb04>
 80088ee:	f018 0f01 	tst.w	r8, #1
 80088f2:	d1ac      	bne.n	800884e <_dtoa_r+0xa5e>
 80088f4:	4633      	mov	r3, r6
 80088f6:	461e      	mov	r6, r3
 80088f8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80088fc:	2a30      	cmp	r2, #48	@ 0x30
 80088fe:	d0fa      	beq.n	80088f6 <_dtoa_r+0xb06>
 8008900:	e5c2      	b.n	8008488 <_dtoa_r+0x698>
 8008902:	459a      	cmp	sl, r3
 8008904:	d1a4      	bne.n	8008850 <_dtoa_r+0xa60>
 8008906:	9b04      	ldr	r3, [sp, #16]
 8008908:	3301      	adds	r3, #1
 800890a:	9304      	str	r3, [sp, #16]
 800890c:	2331      	movs	r3, #49	@ 0x31
 800890e:	f88a 3000 	strb.w	r3, [sl]
 8008912:	e5b9      	b.n	8008488 <_dtoa_r+0x698>
 8008914:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008916:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8008974 <_dtoa_r+0xb84>
 800891a:	b11b      	cbz	r3, 8008924 <_dtoa_r+0xb34>
 800891c:	f10a 0308 	add.w	r3, sl, #8
 8008920:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8008922:	6013      	str	r3, [r2, #0]
 8008924:	4650      	mov	r0, sl
 8008926:	b019      	add	sp, #100	@ 0x64
 8008928:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800892c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800892e:	2b01      	cmp	r3, #1
 8008930:	f77f ae37 	ble.w	80085a2 <_dtoa_r+0x7b2>
 8008934:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008936:	930a      	str	r3, [sp, #40]	@ 0x28
 8008938:	2001      	movs	r0, #1
 800893a:	e655      	b.n	80085e8 <_dtoa_r+0x7f8>
 800893c:	9b00      	ldr	r3, [sp, #0]
 800893e:	2b00      	cmp	r3, #0
 8008940:	f77f aed6 	ble.w	80086f0 <_dtoa_r+0x900>
 8008944:	4656      	mov	r6, sl
 8008946:	4621      	mov	r1, r4
 8008948:	4648      	mov	r0, r9
 800894a:	f7ff f9c9 	bl	8007ce0 <quorem>
 800894e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008952:	f806 8b01 	strb.w	r8, [r6], #1
 8008956:	9b00      	ldr	r3, [sp, #0]
 8008958:	eba6 020a 	sub.w	r2, r6, sl
 800895c:	4293      	cmp	r3, r2
 800895e:	ddb3      	ble.n	80088c8 <_dtoa_r+0xad8>
 8008960:	4649      	mov	r1, r9
 8008962:	2300      	movs	r3, #0
 8008964:	220a      	movs	r2, #10
 8008966:	4658      	mov	r0, fp
 8008968:	f000 f968 	bl	8008c3c <__multadd>
 800896c:	4681      	mov	r9, r0
 800896e:	e7ea      	b.n	8008946 <_dtoa_r+0xb56>
 8008970:	0800cd5d 	.word	0x0800cd5d
 8008974:	0800cce1 	.word	0x0800cce1

08008978 <_free_r>:
 8008978:	b538      	push	{r3, r4, r5, lr}
 800897a:	4605      	mov	r5, r0
 800897c:	2900      	cmp	r1, #0
 800897e:	d041      	beq.n	8008a04 <_free_r+0x8c>
 8008980:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008984:	1f0c      	subs	r4, r1, #4
 8008986:	2b00      	cmp	r3, #0
 8008988:	bfb8      	it	lt
 800898a:	18e4      	addlt	r4, r4, r3
 800898c:	f000 f8e8 	bl	8008b60 <__malloc_lock>
 8008990:	4a1d      	ldr	r2, [pc, #116]	@ (8008a08 <_free_r+0x90>)
 8008992:	6813      	ldr	r3, [r2, #0]
 8008994:	b933      	cbnz	r3, 80089a4 <_free_r+0x2c>
 8008996:	6063      	str	r3, [r4, #4]
 8008998:	6014      	str	r4, [r2, #0]
 800899a:	4628      	mov	r0, r5
 800899c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80089a0:	f000 b8e4 	b.w	8008b6c <__malloc_unlock>
 80089a4:	42a3      	cmp	r3, r4
 80089a6:	d908      	bls.n	80089ba <_free_r+0x42>
 80089a8:	6820      	ldr	r0, [r4, #0]
 80089aa:	1821      	adds	r1, r4, r0
 80089ac:	428b      	cmp	r3, r1
 80089ae:	bf01      	itttt	eq
 80089b0:	6819      	ldreq	r1, [r3, #0]
 80089b2:	685b      	ldreq	r3, [r3, #4]
 80089b4:	1809      	addeq	r1, r1, r0
 80089b6:	6021      	streq	r1, [r4, #0]
 80089b8:	e7ed      	b.n	8008996 <_free_r+0x1e>
 80089ba:	461a      	mov	r2, r3
 80089bc:	685b      	ldr	r3, [r3, #4]
 80089be:	b10b      	cbz	r3, 80089c4 <_free_r+0x4c>
 80089c0:	42a3      	cmp	r3, r4
 80089c2:	d9fa      	bls.n	80089ba <_free_r+0x42>
 80089c4:	6811      	ldr	r1, [r2, #0]
 80089c6:	1850      	adds	r0, r2, r1
 80089c8:	42a0      	cmp	r0, r4
 80089ca:	d10b      	bne.n	80089e4 <_free_r+0x6c>
 80089cc:	6820      	ldr	r0, [r4, #0]
 80089ce:	4401      	add	r1, r0
 80089d0:	1850      	adds	r0, r2, r1
 80089d2:	4283      	cmp	r3, r0
 80089d4:	6011      	str	r1, [r2, #0]
 80089d6:	d1e0      	bne.n	800899a <_free_r+0x22>
 80089d8:	6818      	ldr	r0, [r3, #0]
 80089da:	685b      	ldr	r3, [r3, #4]
 80089dc:	6053      	str	r3, [r2, #4]
 80089de:	4408      	add	r0, r1
 80089e0:	6010      	str	r0, [r2, #0]
 80089e2:	e7da      	b.n	800899a <_free_r+0x22>
 80089e4:	d902      	bls.n	80089ec <_free_r+0x74>
 80089e6:	230c      	movs	r3, #12
 80089e8:	602b      	str	r3, [r5, #0]
 80089ea:	e7d6      	b.n	800899a <_free_r+0x22>
 80089ec:	6820      	ldr	r0, [r4, #0]
 80089ee:	1821      	adds	r1, r4, r0
 80089f0:	428b      	cmp	r3, r1
 80089f2:	bf04      	itt	eq
 80089f4:	6819      	ldreq	r1, [r3, #0]
 80089f6:	685b      	ldreq	r3, [r3, #4]
 80089f8:	6063      	str	r3, [r4, #4]
 80089fa:	bf04      	itt	eq
 80089fc:	1809      	addeq	r1, r1, r0
 80089fe:	6021      	streq	r1, [r4, #0]
 8008a00:	6054      	str	r4, [r2, #4]
 8008a02:	e7ca      	b.n	800899a <_free_r+0x22>
 8008a04:	bd38      	pop	{r3, r4, r5, pc}
 8008a06:	bf00      	nop
 8008a08:	20007ca4 	.word	0x20007ca4

08008a0c <malloc>:
 8008a0c:	4b02      	ldr	r3, [pc, #8]	@ (8008a18 <malloc+0xc>)
 8008a0e:	4601      	mov	r1, r0
 8008a10:	6818      	ldr	r0, [r3, #0]
 8008a12:	f000 b825 	b.w	8008a60 <_malloc_r>
 8008a16:	bf00      	nop
 8008a18:	20000090 	.word	0x20000090

08008a1c <sbrk_aligned>:
 8008a1c:	b570      	push	{r4, r5, r6, lr}
 8008a1e:	4e0f      	ldr	r6, [pc, #60]	@ (8008a5c <sbrk_aligned+0x40>)
 8008a20:	460c      	mov	r4, r1
 8008a22:	6831      	ldr	r1, [r6, #0]
 8008a24:	4605      	mov	r5, r0
 8008a26:	b911      	cbnz	r1, 8008a2e <sbrk_aligned+0x12>
 8008a28:	f001 fe0c 	bl	800a644 <_sbrk_r>
 8008a2c:	6030      	str	r0, [r6, #0]
 8008a2e:	4621      	mov	r1, r4
 8008a30:	4628      	mov	r0, r5
 8008a32:	f001 fe07 	bl	800a644 <_sbrk_r>
 8008a36:	1c43      	adds	r3, r0, #1
 8008a38:	d103      	bne.n	8008a42 <sbrk_aligned+0x26>
 8008a3a:	f04f 34ff 	mov.w	r4, #4294967295
 8008a3e:	4620      	mov	r0, r4
 8008a40:	bd70      	pop	{r4, r5, r6, pc}
 8008a42:	1cc4      	adds	r4, r0, #3
 8008a44:	f024 0403 	bic.w	r4, r4, #3
 8008a48:	42a0      	cmp	r0, r4
 8008a4a:	d0f8      	beq.n	8008a3e <sbrk_aligned+0x22>
 8008a4c:	1a21      	subs	r1, r4, r0
 8008a4e:	4628      	mov	r0, r5
 8008a50:	f001 fdf8 	bl	800a644 <_sbrk_r>
 8008a54:	3001      	adds	r0, #1
 8008a56:	d1f2      	bne.n	8008a3e <sbrk_aligned+0x22>
 8008a58:	e7ef      	b.n	8008a3a <sbrk_aligned+0x1e>
 8008a5a:	bf00      	nop
 8008a5c:	20007ca0 	.word	0x20007ca0

08008a60 <_malloc_r>:
 8008a60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a64:	1ccd      	adds	r5, r1, #3
 8008a66:	f025 0503 	bic.w	r5, r5, #3
 8008a6a:	3508      	adds	r5, #8
 8008a6c:	2d0c      	cmp	r5, #12
 8008a6e:	bf38      	it	cc
 8008a70:	250c      	movcc	r5, #12
 8008a72:	2d00      	cmp	r5, #0
 8008a74:	4606      	mov	r6, r0
 8008a76:	db01      	blt.n	8008a7c <_malloc_r+0x1c>
 8008a78:	42a9      	cmp	r1, r5
 8008a7a:	d904      	bls.n	8008a86 <_malloc_r+0x26>
 8008a7c:	230c      	movs	r3, #12
 8008a7e:	6033      	str	r3, [r6, #0]
 8008a80:	2000      	movs	r0, #0
 8008a82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a86:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008b5c <_malloc_r+0xfc>
 8008a8a:	f000 f869 	bl	8008b60 <__malloc_lock>
 8008a8e:	f8d8 3000 	ldr.w	r3, [r8]
 8008a92:	461c      	mov	r4, r3
 8008a94:	bb44      	cbnz	r4, 8008ae8 <_malloc_r+0x88>
 8008a96:	4629      	mov	r1, r5
 8008a98:	4630      	mov	r0, r6
 8008a9a:	f7ff ffbf 	bl	8008a1c <sbrk_aligned>
 8008a9e:	1c43      	adds	r3, r0, #1
 8008aa0:	4604      	mov	r4, r0
 8008aa2:	d158      	bne.n	8008b56 <_malloc_r+0xf6>
 8008aa4:	f8d8 4000 	ldr.w	r4, [r8]
 8008aa8:	4627      	mov	r7, r4
 8008aaa:	2f00      	cmp	r7, #0
 8008aac:	d143      	bne.n	8008b36 <_malloc_r+0xd6>
 8008aae:	2c00      	cmp	r4, #0
 8008ab0:	d04b      	beq.n	8008b4a <_malloc_r+0xea>
 8008ab2:	6823      	ldr	r3, [r4, #0]
 8008ab4:	4639      	mov	r1, r7
 8008ab6:	4630      	mov	r0, r6
 8008ab8:	eb04 0903 	add.w	r9, r4, r3
 8008abc:	f001 fdc2 	bl	800a644 <_sbrk_r>
 8008ac0:	4581      	cmp	r9, r0
 8008ac2:	d142      	bne.n	8008b4a <_malloc_r+0xea>
 8008ac4:	6821      	ldr	r1, [r4, #0]
 8008ac6:	1a6d      	subs	r5, r5, r1
 8008ac8:	4629      	mov	r1, r5
 8008aca:	4630      	mov	r0, r6
 8008acc:	f7ff ffa6 	bl	8008a1c <sbrk_aligned>
 8008ad0:	3001      	adds	r0, #1
 8008ad2:	d03a      	beq.n	8008b4a <_malloc_r+0xea>
 8008ad4:	6823      	ldr	r3, [r4, #0]
 8008ad6:	442b      	add	r3, r5
 8008ad8:	6023      	str	r3, [r4, #0]
 8008ada:	f8d8 3000 	ldr.w	r3, [r8]
 8008ade:	685a      	ldr	r2, [r3, #4]
 8008ae0:	bb62      	cbnz	r2, 8008b3c <_malloc_r+0xdc>
 8008ae2:	f8c8 7000 	str.w	r7, [r8]
 8008ae6:	e00f      	b.n	8008b08 <_malloc_r+0xa8>
 8008ae8:	6822      	ldr	r2, [r4, #0]
 8008aea:	1b52      	subs	r2, r2, r5
 8008aec:	d420      	bmi.n	8008b30 <_malloc_r+0xd0>
 8008aee:	2a0b      	cmp	r2, #11
 8008af0:	d917      	bls.n	8008b22 <_malloc_r+0xc2>
 8008af2:	1961      	adds	r1, r4, r5
 8008af4:	42a3      	cmp	r3, r4
 8008af6:	6025      	str	r5, [r4, #0]
 8008af8:	bf18      	it	ne
 8008afa:	6059      	strne	r1, [r3, #4]
 8008afc:	6863      	ldr	r3, [r4, #4]
 8008afe:	bf08      	it	eq
 8008b00:	f8c8 1000 	streq.w	r1, [r8]
 8008b04:	5162      	str	r2, [r4, r5]
 8008b06:	604b      	str	r3, [r1, #4]
 8008b08:	4630      	mov	r0, r6
 8008b0a:	f000 f82f 	bl	8008b6c <__malloc_unlock>
 8008b0e:	f104 000b 	add.w	r0, r4, #11
 8008b12:	1d23      	adds	r3, r4, #4
 8008b14:	f020 0007 	bic.w	r0, r0, #7
 8008b18:	1ac2      	subs	r2, r0, r3
 8008b1a:	bf1c      	itt	ne
 8008b1c:	1a1b      	subne	r3, r3, r0
 8008b1e:	50a3      	strne	r3, [r4, r2]
 8008b20:	e7af      	b.n	8008a82 <_malloc_r+0x22>
 8008b22:	6862      	ldr	r2, [r4, #4]
 8008b24:	42a3      	cmp	r3, r4
 8008b26:	bf0c      	ite	eq
 8008b28:	f8c8 2000 	streq.w	r2, [r8]
 8008b2c:	605a      	strne	r2, [r3, #4]
 8008b2e:	e7eb      	b.n	8008b08 <_malloc_r+0xa8>
 8008b30:	4623      	mov	r3, r4
 8008b32:	6864      	ldr	r4, [r4, #4]
 8008b34:	e7ae      	b.n	8008a94 <_malloc_r+0x34>
 8008b36:	463c      	mov	r4, r7
 8008b38:	687f      	ldr	r7, [r7, #4]
 8008b3a:	e7b6      	b.n	8008aaa <_malloc_r+0x4a>
 8008b3c:	461a      	mov	r2, r3
 8008b3e:	685b      	ldr	r3, [r3, #4]
 8008b40:	42a3      	cmp	r3, r4
 8008b42:	d1fb      	bne.n	8008b3c <_malloc_r+0xdc>
 8008b44:	2300      	movs	r3, #0
 8008b46:	6053      	str	r3, [r2, #4]
 8008b48:	e7de      	b.n	8008b08 <_malloc_r+0xa8>
 8008b4a:	230c      	movs	r3, #12
 8008b4c:	6033      	str	r3, [r6, #0]
 8008b4e:	4630      	mov	r0, r6
 8008b50:	f000 f80c 	bl	8008b6c <__malloc_unlock>
 8008b54:	e794      	b.n	8008a80 <_malloc_r+0x20>
 8008b56:	6005      	str	r5, [r0, #0]
 8008b58:	e7d6      	b.n	8008b08 <_malloc_r+0xa8>
 8008b5a:	bf00      	nop
 8008b5c:	20007ca4 	.word	0x20007ca4

08008b60 <__malloc_lock>:
 8008b60:	4801      	ldr	r0, [pc, #4]	@ (8008b68 <__malloc_lock+0x8>)
 8008b62:	f7ff b8b4 	b.w	8007cce <__retarget_lock_acquire_recursive>
 8008b66:	bf00      	nop
 8008b68:	20007c9c 	.word	0x20007c9c

08008b6c <__malloc_unlock>:
 8008b6c:	4801      	ldr	r0, [pc, #4]	@ (8008b74 <__malloc_unlock+0x8>)
 8008b6e:	f7ff b8af 	b.w	8007cd0 <__retarget_lock_release_recursive>
 8008b72:	bf00      	nop
 8008b74:	20007c9c 	.word	0x20007c9c

08008b78 <_Balloc>:
 8008b78:	b570      	push	{r4, r5, r6, lr}
 8008b7a:	69c6      	ldr	r6, [r0, #28]
 8008b7c:	4604      	mov	r4, r0
 8008b7e:	460d      	mov	r5, r1
 8008b80:	b976      	cbnz	r6, 8008ba0 <_Balloc+0x28>
 8008b82:	2010      	movs	r0, #16
 8008b84:	f7ff ff42 	bl	8008a0c <malloc>
 8008b88:	4602      	mov	r2, r0
 8008b8a:	61e0      	str	r0, [r4, #28]
 8008b8c:	b920      	cbnz	r0, 8008b98 <_Balloc+0x20>
 8008b8e:	4b18      	ldr	r3, [pc, #96]	@ (8008bf0 <_Balloc+0x78>)
 8008b90:	4818      	ldr	r0, [pc, #96]	@ (8008bf4 <_Balloc+0x7c>)
 8008b92:	216b      	movs	r1, #107	@ 0x6b
 8008b94:	f001 fd7c 	bl	800a690 <__assert_func>
 8008b98:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008b9c:	6006      	str	r6, [r0, #0]
 8008b9e:	60c6      	str	r6, [r0, #12]
 8008ba0:	69e6      	ldr	r6, [r4, #28]
 8008ba2:	68f3      	ldr	r3, [r6, #12]
 8008ba4:	b183      	cbz	r3, 8008bc8 <_Balloc+0x50>
 8008ba6:	69e3      	ldr	r3, [r4, #28]
 8008ba8:	68db      	ldr	r3, [r3, #12]
 8008baa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008bae:	b9b8      	cbnz	r0, 8008be0 <_Balloc+0x68>
 8008bb0:	2101      	movs	r1, #1
 8008bb2:	fa01 f605 	lsl.w	r6, r1, r5
 8008bb6:	1d72      	adds	r2, r6, #5
 8008bb8:	0092      	lsls	r2, r2, #2
 8008bba:	4620      	mov	r0, r4
 8008bbc:	f001 fd86 	bl	800a6cc <_calloc_r>
 8008bc0:	b160      	cbz	r0, 8008bdc <_Balloc+0x64>
 8008bc2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008bc6:	e00e      	b.n	8008be6 <_Balloc+0x6e>
 8008bc8:	2221      	movs	r2, #33	@ 0x21
 8008bca:	2104      	movs	r1, #4
 8008bcc:	4620      	mov	r0, r4
 8008bce:	f001 fd7d 	bl	800a6cc <_calloc_r>
 8008bd2:	69e3      	ldr	r3, [r4, #28]
 8008bd4:	60f0      	str	r0, [r6, #12]
 8008bd6:	68db      	ldr	r3, [r3, #12]
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d1e4      	bne.n	8008ba6 <_Balloc+0x2e>
 8008bdc:	2000      	movs	r0, #0
 8008bde:	bd70      	pop	{r4, r5, r6, pc}
 8008be0:	6802      	ldr	r2, [r0, #0]
 8008be2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008be6:	2300      	movs	r3, #0
 8008be8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008bec:	e7f7      	b.n	8008bde <_Balloc+0x66>
 8008bee:	bf00      	nop
 8008bf0:	0800ccee 	.word	0x0800ccee
 8008bf4:	0800cd6e 	.word	0x0800cd6e

08008bf8 <_Bfree>:
 8008bf8:	b570      	push	{r4, r5, r6, lr}
 8008bfa:	69c6      	ldr	r6, [r0, #28]
 8008bfc:	4605      	mov	r5, r0
 8008bfe:	460c      	mov	r4, r1
 8008c00:	b976      	cbnz	r6, 8008c20 <_Bfree+0x28>
 8008c02:	2010      	movs	r0, #16
 8008c04:	f7ff ff02 	bl	8008a0c <malloc>
 8008c08:	4602      	mov	r2, r0
 8008c0a:	61e8      	str	r0, [r5, #28]
 8008c0c:	b920      	cbnz	r0, 8008c18 <_Bfree+0x20>
 8008c0e:	4b09      	ldr	r3, [pc, #36]	@ (8008c34 <_Bfree+0x3c>)
 8008c10:	4809      	ldr	r0, [pc, #36]	@ (8008c38 <_Bfree+0x40>)
 8008c12:	218f      	movs	r1, #143	@ 0x8f
 8008c14:	f001 fd3c 	bl	800a690 <__assert_func>
 8008c18:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008c1c:	6006      	str	r6, [r0, #0]
 8008c1e:	60c6      	str	r6, [r0, #12]
 8008c20:	b13c      	cbz	r4, 8008c32 <_Bfree+0x3a>
 8008c22:	69eb      	ldr	r3, [r5, #28]
 8008c24:	6862      	ldr	r2, [r4, #4]
 8008c26:	68db      	ldr	r3, [r3, #12]
 8008c28:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008c2c:	6021      	str	r1, [r4, #0]
 8008c2e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008c32:	bd70      	pop	{r4, r5, r6, pc}
 8008c34:	0800ccee 	.word	0x0800ccee
 8008c38:	0800cd6e 	.word	0x0800cd6e

08008c3c <__multadd>:
 8008c3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c40:	690d      	ldr	r5, [r1, #16]
 8008c42:	4607      	mov	r7, r0
 8008c44:	460c      	mov	r4, r1
 8008c46:	461e      	mov	r6, r3
 8008c48:	f101 0c14 	add.w	ip, r1, #20
 8008c4c:	2000      	movs	r0, #0
 8008c4e:	f8dc 3000 	ldr.w	r3, [ip]
 8008c52:	b299      	uxth	r1, r3
 8008c54:	fb02 6101 	mla	r1, r2, r1, r6
 8008c58:	0c1e      	lsrs	r6, r3, #16
 8008c5a:	0c0b      	lsrs	r3, r1, #16
 8008c5c:	fb02 3306 	mla	r3, r2, r6, r3
 8008c60:	b289      	uxth	r1, r1
 8008c62:	3001      	adds	r0, #1
 8008c64:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008c68:	4285      	cmp	r5, r0
 8008c6a:	f84c 1b04 	str.w	r1, [ip], #4
 8008c6e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008c72:	dcec      	bgt.n	8008c4e <__multadd+0x12>
 8008c74:	b30e      	cbz	r6, 8008cba <__multadd+0x7e>
 8008c76:	68a3      	ldr	r3, [r4, #8]
 8008c78:	42ab      	cmp	r3, r5
 8008c7a:	dc19      	bgt.n	8008cb0 <__multadd+0x74>
 8008c7c:	6861      	ldr	r1, [r4, #4]
 8008c7e:	4638      	mov	r0, r7
 8008c80:	3101      	adds	r1, #1
 8008c82:	f7ff ff79 	bl	8008b78 <_Balloc>
 8008c86:	4680      	mov	r8, r0
 8008c88:	b928      	cbnz	r0, 8008c96 <__multadd+0x5a>
 8008c8a:	4602      	mov	r2, r0
 8008c8c:	4b0c      	ldr	r3, [pc, #48]	@ (8008cc0 <__multadd+0x84>)
 8008c8e:	480d      	ldr	r0, [pc, #52]	@ (8008cc4 <__multadd+0x88>)
 8008c90:	21ba      	movs	r1, #186	@ 0xba
 8008c92:	f001 fcfd 	bl	800a690 <__assert_func>
 8008c96:	6922      	ldr	r2, [r4, #16]
 8008c98:	3202      	adds	r2, #2
 8008c9a:	f104 010c 	add.w	r1, r4, #12
 8008c9e:	0092      	lsls	r2, r2, #2
 8008ca0:	300c      	adds	r0, #12
 8008ca2:	f001 fcdf 	bl	800a664 <memcpy>
 8008ca6:	4621      	mov	r1, r4
 8008ca8:	4638      	mov	r0, r7
 8008caa:	f7ff ffa5 	bl	8008bf8 <_Bfree>
 8008cae:	4644      	mov	r4, r8
 8008cb0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008cb4:	3501      	adds	r5, #1
 8008cb6:	615e      	str	r6, [r3, #20]
 8008cb8:	6125      	str	r5, [r4, #16]
 8008cba:	4620      	mov	r0, r4
 8008cbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008cc0:	0800cd5d 	.word	0x0800cd5d
 8008cc4:	0800cd6e 	.word	0x0800cd6e

08008cc8 <__s2b>:
 8008cc8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ccc:	460c      	mov	r4, r1
 8008cce:	4615      	mov	r5, r2
 8008cd0:	461f      	mov	r7, r3
 8008cd2:	2209      	movs	r2, #9
 8008cd4:	3308      	adds	r3, #8
 8008cd6:	4606      	mov	r6, r0
 8008cd8:	fb93 f3f2 	sdiv	r3, r3, r2
 8008cdc:	2100      	movs	r1, #0
 8008cde:	2201      	movs	r2, #1
 8008ce0:	429a      	cmp	r2, r3
 8008ce2:	db09      	blt.n	8008cf8 <__s2b+0x30>
 8008ce4:	4630      	mov	r0, r6
 8008ce6:	f7ff ff47 	bl	8008b78 <_Balloc>
 8008cea:	b940      	cbnz	r0, 8008cfe <__s2b+0x36>
 8008cec:	4602      	mov	r2, r0
 8008cee:	4b19      	ldr	r3, [pc, #100]	@ (8008d54 <__s2b+0x8c>)
 8008cf0:	4819      	ldr	r0, [pc, #100]	@ (8008d58 <__s2b+0x90>)
 8008cf2:	21d3      	movs	r1, #211	@ 0xd3
 8008cf4:	f001 fccc 	bl	800a690 <__assert_func>
 8008cf8:	0052      	lsls	r2, r2, #1
 8008cfa:	3101      	adds	r1, #1
 8008cfc:	e7f0      	b.n	8008ce0 <__s2b+0x18>
 8008cfe:	9b08      	ldr	r3, [sp, #32]
 8008d00:	6143      	str	r3, [r0, #20]
 8008d02:	2d09      	cmp	r5, #9
 8008d04:	f04f 0301 	mov.w	r3, #1
 8008d08:	6103      	str	r3, [r0, #16]
 8008d0a:	dd16      	ble.n	8008d3a <__s2b+0x72>
 8008d0c:	f104 0909 	add.w	r9, r4, #9
 8008d10:	46c8      	mov	r8, r9
 8008d12:	442c      	add	r4, r5
 8008d14:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008d18:	4601      	mov	r1, r0
 8008d1a:	3b30      	subs	r3, #48	@ 0x30
 8008d1c:	220a      	movs	r2, #10
 8008d1e:	4630      	mov	r0, r6
 8008d20:	f7ff ff8c 	bl	8008c3c <__multadd>
 8008d24:	45a0      	cmp	r8, r4
 8008d26:	d1f5      	bne.n	8008d14 <__s2b+0x4c>
 8008d28:	f1a5 0408 	sub.w	r4, r5, #8
 8008d2c:	444c      	add	r4, r9
 8008d2e:	1b2d      	subs	r5, r5, r4
 8008d30:	1963      	adds	r3, r4, r5
 8008d32:	42bb      	cmp	r3, r7
 8008d34:	db04      	blt.n	8008d40 <__s2b+0x78>
 8008d36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008d3a:	340a      	adds	r4, #10
 8008d3c:	2509      	movs	r5, #9
 8008d3e:	e7f6      	b.n	8008d2e <__s2b+0x66>
 8008d40:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008d44:	4601      	mov	r1, r0
 8008d46:	3b30      	subs	r3, #48	@ 0x30
 8008d48:	220a      	movs	r2, #10
 8008d4a:	4630      	mov	r0, r6
 8008d4c:	f7ff ff76 	bl	8008c3c <__multadd>
 8008d50:	e7ee      	b.n	8008d30 <__s2b+0x68>
 8008d52:	bf00      	nop
 8008d54:	0800cd5d 	.word	0x0800cd5d
 8008d58:	0800cd6e 	.word	0x0800cd6e

08008d5c <__hi0bits>:
 8008d5c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008d60:	4603      	mov	r3, r0
 8008d62:	bf36      	itet	cc
 8008d64:	0403      	lslcc	r3, r0, #16
 8008d66:	2000      	movcs	r0, #0
 8008d68:	2010      	movcc	r0, #16
 8008d6a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008d6e:	bf3c      	itt	cc
 8008d70:	021b      	lslcc	r3, r3, #8
 8008d72:	3008      	addcc	r0, #8
 8008d74:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008d78:	bf3c      	itt	cc
 8008d7a:	011b      	lslcc	r3, r3, #4
 8008d7c:	3004      	addcc	r0, #4
 8008d7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008d82:	bf3c      	itt	cc
 8008d84:	009b      	lslcc	r3, r3, #2
 8008d86:	3002      	addcc	r0, #2
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	db05      	blt.n	8008d98 <__hi0bits+0x3c>
 8008d8c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008d90:	f100 0001 	add.w	r0, r0, #1
 8008d94:	bf08      	it	eq
 8008d96:	2020      	moveq	r0, #32
 8008d98:	4770      	bx	lr

08008d9a <__lo0bits>:
 8008d9a:	6803      	ldr	r3, [r0, #0]
 8008d9c:	4602      	mov	r2, r0
 8008d9e:	f013 0007 	ands.w	r0, r3, #7
 8008da2:	d00b      	beq.n	8008dbc <__lo0bits+0x22>
 8008da4:	07d9      	lsls	r1, r3, #31
 8008da6:	d421      	bmi.n	8008dec <__lo0bits+0x52>
 8008da8:	0798      	lsls	r0, r3, #30
 8008daa:	bf49      	itett	mi
 8008dac:	085b      	lsrmi	r3, r3, #1
 8008dae:	089b      	lsrpl	r3, r3, #2
 8008db0:	2001      	movmi	r0, #1
 8008db2:	6013      	strmi	r3, [r2, #0]
 8008db4:	bf5c      	itt	pl
 8008db6:	6013      	strpl	r3, [r2, #0]
 8008db8:	2002      	movpl	r0, #2
 8008dba:	4770      	bx	lr
 8008dbc:	b299      	uxth	r1, r3
 8008dbe:	b909      	cbnz	r1, 8008dc4 <__lo0bits+0x2a>
 8008dc0:	0c1b      	lsrs	r3, r3, #16
 8008dc2:	2010      	movs	r0, #16
 8008dc4:	b2d9      	uxtb	r1, r3
 8008dc6:	b909      	cbnz	r1, 8008dcc <__lo0bits+0x32>
 8008dc8:	3008      	adds	r0, #8
 8008dca:	0a1b      	lsrs	r3, r3, #8
 8008dcc:	0719      	lsls	r1, r3, #28
 8008dce:	bf04      	itt	eq
 8008dd0:	091b      	lsreq	r3, r3, #4
 8008dd2:	3004      	addeq	r0, #4
 8008dd4:	0799      	lsls	r1, r3, #30
 8008dd6:	bf04      	itt	eq
 8008dd8:	089b      	lsreq	r3, r3, #2
 8008dda:	3002      	addeq	r0, #2
 8008ddc:	07d9      	lsls	r1, r3, #31
 8008dde:	d403      	bmi.n	8008de8 <__lo0bits+0x4e>
 8008de0:	085b      	lsrs	r3, r3, #1
 8008de2:	f100 0001 	add.w	r0, r0, #1
 8008de6:	d003      	beq.n	8008df0 <__lo0bits+0x56>
 8008de8:	6013      	str	r3, [r2, #0]
 8008dea:	4770      	bx	lr
 8008dec:	2000      	movs	r0, #0
 8008dee:	4770      	bx	lr
 8008df0:	2020      	movs	r0, #32
 8008df2:	4770      	bx	lr

08008df4 <__i2b>:
 8008df4:	b510      	push	{r4, lr}
 8008df6:	460c      	mov	r4, r1
 8008df8:	2101      	movs	r1, #1
 8008dfa:	f7ff febd 	bl	8008b78 <_Balloc>
 8008dfe:	4602      	mov	r2, r0
 8008e00:	b928      	cbnz	r0, 8008e0e <__i2b+0x1a>
 8008e02:	4b05      	ldr	r3, [pc, #20]	@ (8008e18 <__i2b+0x24>)
 8008e04:	4805      	ldr	r0, [pc, #20]	@ (8008e1c <__i2b+0x28>)
 8008e06:	f240 1145 	movw	r1, #325	@ 0x145
 8008e0a:	f001 fc41 	bl	800a690 <__assert_func>
 8008e0e:	2301      	movs	r3, #1
 8008e10:	6144      	str	r4, [r0, #20]
 8008e12:	6103      	str	r3, [r0, #16]
 8008e14:	bd10      	pop	{r4, pc}
 8008e16:	bf00      	nop
 8008e18:	0800cd5d 	.word	0x0800cd5d
 8008e1c:	0800cd6e 	.word	0x0800cd6e

08008e20 <__multiply>:
 8008e20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e24:	4614      	mov	r4, r2
 8008e26:	690a      	ldr	r2, [r1, #16]
 8008e28:	6923      	ldr	r3, [r4, #16]
 8008e2a:	429a      	cmp	r2, r3
 8008e2c:	bfa8      	it	ge
 8008e2e:	4623      	movge	r3, r4
 8008e30:	460f      	mov	r7, r1
 8008e32:	bfa4      	itt	ge
 8008e34:	460c      	movge	r4, r1
 8008e36:	461f      	movge	r7, r3
 8008e38:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8008e3c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8008e40:	68a3      	ldr	r3, [r4, #8]
 8008e42:	6861      	ldr	r1, [r4, #4]
 8008e44:	eb0a 0609 	add.w	r6, sl, r9
 8008e48:	42b3      	cmp	r3, r6
 8008e4a:	b085      	sub	sp, #20
 8008e4c:	bfb8      	it	lt
 8008e4e:	3101      	addlt	r1, #1
 8008e50:	f7ff fe92 	bl	8008b78 <_Balloc>
 8008e54:	b930      	cbnz	r0, 8008e64 <__multiply+0x44>
 8008e56:	4602      	mov	r2, r0
 8008e58:	4b44      	ldr	r3, [pc, #272]	@ (8008f6c <__multiply+0x14c>)
 8008e5a:	4845      	ldr	r0, [pc, #276]	@ (8008f70 <__multiply+0x150>)
 8008e5c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008e60:	f001 fc16 	bl	800a690 <__assert_func>
 8008e64:	f100 0514 	add.w	r5, r0, #20
 8008e68:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008e6c:	462b      	mov	r3, r5
 8008e6e:	2200      	movs	r2, #0
 8008e70:	4543      	cmp	r3, r8
 8008e72:	d321      	bcc.n	8008eb8 <__multiply+0x98>
 8008e74:	f107 0114 	add.w	r1, r7, #20
 8008e78:	f104 0214 	add.w	r2, r4, #20
 8008e7c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8008e80:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8008e84:	9302      	str	r3, [sp, #8]
 8008e86:	1b13      	subs	r3, r2, r4
 8008e88:	3b15      	subs	r3, #21
 8008e8a:	f023 0303 	bic.w	r3, r3, #3
 8008e8e:	3304      	adds	r3, #4
 8008e90:	f104 0715 	add.w	r7, r4, #21
 8008e94:	42ba      	cmp	r2, r7
 8008e96:	bf38      	it	cc
 8008e98:	2304      	movcc	r3, #4
 8008e9a:	9301      	str	r3, [sp, #4]
 8008e9c:	9b02      	ldr	r3, [sp, #8]
 8008e9e:	9103      	str	r1, [sp, #12]
 8008ea0:	428b      	cmp	r3, r1
 8008ea2:	d80c      	bhi.n	8008ebe <__multiply+0x9e>
 8008ea4:	2e00      	cmp	r6, #0
 8008ea6:	dd03      	ble.n	8008eb0 <__multiply+0x90>
 8008ea8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d05b      	beq.n	8008f68 <__multiply+0x148>
 8008eb0:	6106      	str	r6, [r0, #16]
 8008eb2:	b005      	add	sp, #20
 8008eb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008eb8:	f843 2b04 	str.w	r2, [r3], #4
 8008ebc:	e7d8      	b.n	8008e70 <__multiply+0x50>
 8008ebe:	f8b1 a000 	ldrh.w	sl, [r1]
 8008ec2:	f1ba 0f00 	cmp.w	sl, #0
 8008ec6:	d024      	beq.n	8008f12 <__multiply+0xf2>
 8008ec8:	f104 0e14 	add.w	lr, r4, #20
 8008ecc:	46a9      	mov	r9, r5
 8008ece:	f04f 0c00 	mov.w	ip, #0
 8008ed2:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008ed6:	f8d9 3000 	ldr.w	r3, [r9]
 8008eda:	fa1f fb87 	uxth.w	fp, r7
 8008ede:	b29b      	uxth	r3, r3
 8008ee0:	fb0a 330b 	mla	r3, sl, fp, r3
 8008ee4:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8008ee8:	f8d9 7000 	ldr.w	r7, [r9]
 8008eec:	4463      	add	r3, ip
 8008eee:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008ef2:	fb0a c70b 	mla	r7, sl, fp, ip
 8008ef6:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8008efa:	b29b      	uxth	r3, r3
 8008efc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008f00:	4572      	cmp	r2, lr
 8008f02:	f849 3b04 	str.w	r3, [r9], #4
 8008f06:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008f0a:	d8e2      	bhi.n	8008ed2 <__multiply+0xb2>
 8008f0c:	9b01      	ldr	r3, [sp, #4]
 8008f0e:	f845 c003 	str.w	ip, [r5, r3]
 8008f12:	9b03      	ldr	r3, [sp, #12]
 8008f14:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008f18:	3104      	adds	r1, #4
 8008f1a:	f1b9 0f00 	cmp.w	r9, #0
 8008f1e:	d021      	beq.n	8008f64 <__multiply+0x144>
 8008f20:	682b      	ldr	r3, [r5, #0]
 8008f22:	f104 0c14 	add.w	ip, r4, #20
 8008f26:	46ae      	mov	lr, r5
 8008f28:	f04f 0a00 	mov.w	sl, #0
 8008f2c:	f8bc b000 	ldrh.w	fp, [ip]
 8008f30:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8008f34:	fb09 770b 	mla	r7, r9, fp, r7
 8008f38:	4457      	add	r7, sl
 8008f3a:	b29b      	uxth	r3, r3
 8008f3c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008f40:	f84e 3b04 	str.w	r3, [lr], #4
 8008f44:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008f48:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008f4c:	f8be 3000 	ldrh.w	r3, [lr]
 8008f50:	fb09 330a 	mla	r3, r9, sl, r3
 8008f54:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8008f58:	4562      	cmp	r2, ip
 8008f5a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008f5e:	d8e5      	bhi.n	8008f2c <__multiply+0x10c>
 8008f60:	9f01      	ldr	r7, [sp, #4]
 8008f62:	51eb      	str	r3, [r5, r7]
 8008f64:	3504      	adds	r5, #4
 8008f66:	e799      	b.n	8008e9c <__multiply+0x7c>
 8008f68:	3e01      	subs	r6, #1
 8008f6a:	e79b      	b.n	8008ea4 <__multiply+0x84>
 8008f6c:	0800cd5d 	.word	0x0800cd5d
 8008f70:	0800cd6e 	.word	0x0800cd6e

08008f74 <__pow5mult>:
 8008f74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008f78:	4615      	mov	r5, r2
 8008f7a:	f012 0203 	ands.w	r2, r2, #3
 8008f7e:	4607      	mov	r7, r0
 8008f80:	460e      	mov	r6, r1
 8008f82:	d007      	beq.n	8008f94 <__pow5mult+0x20>
 8008f84:	4c25      	ldr	r4, [pc, #148]	@ (800901c <__pow5mult+0xa8>)
 8008f86:	3a01      	subs	r2, #1
 8008f88:	2300      	movs	r3, #0
 8008f8a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008f8e:	f7ff fe55 	bl	8008c3c <__multadd>
 8008f92:	4606      	mov	r6, r0
 8008f94:	10ad      	asrs	r5, r5, #2
 8008f96:	d03d      	beq.n	8009014 <__pow5mult+0xa0>
 8008f98:	69fc      	ldr	r4, [r7, #28]
 8008f9a:	b97c      	cbnz	r4, 8008fbc <__pow5mult+0x48>
 8008f9c:	2010      	movs	r0, #16
 8008f9e:	f7ff fd35 	bl	8008a0c <malloc>
 8008fa2:	4602      	mov	r2, r0
 8008fa4:	61f8      	str	r0, [r7, #28]
 8008fa6:	b928      	cbnz	r0, 8008fb4 <__pow5mult+0x40>
 8008fa8:	4b1d      	ldr	r3, [pc, #116]	@ (8009020 <__pow5mult+0xac>)
 8008faa:	481e      	ldr	r0, [pc, #120]	@ (8009024 <__pow5mult+0xb0>)
 8008fac:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008fb0:	f001 fb6e 	bl	800a690 <__assert_func>
 8008fb4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008fb8:	6004      	str	r4, [r0, #0]
 8008fba:	60c4      	str	r4, [r0, #12]
 8008fbc:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008fc0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008fc4:	b94c      	cbnz	r4, 8008fda <__pow5mult+0x66>
 8008fc6:	f240 2171 	movw	r1, #625	@ 0x271
 8008fca:	4638      	mov	r0, r7
 8008fcc:	f7ff ff12 	bl	8008df4 <__i2b>
 8008fd0:	2300      	movs	r3, #0
 8008fd2:	f8c8 0008 	str.w	r0, [r8, #8]
 8008fd6:	4604      	mov	r4, r0
 8008fd8:	6003      	str	r3, [r0, #0]
 8008fda:	f04f 0900 	mov.w	r9, #0
 8008fde:	07eb      	lsls	r3, r5, #31
 8008fe0:	d50a      	bpl.n	8008ff8 <__pow5mult+0x84>
 8008fe2:	4631      	mov	r1, r6
 8008fe4:	4622      	mov	r2, r4
 8008fe6:	4638      	mov	r0, r7
 8008fe8:	f7ff ff1a 	bl	8008e20 <__multiply>
 8008fec:	4631      	mov	r1, r6
 8008fee:	4680      	mov	r8, r0
 8008ff0:	4638      	mov	r0, r7
 8008ff2:	f7ff fe01 	bl	8008bf8 <_Bfree>
 8008ff6:	4646      	mov	r6, r8
 8008ff8:	106d      	asrs	r5, r5, #1
 8008ffa:	d00b      	beq.n	8009014 <__pow5mult+0xa0>
 8008ffc:	6820      	ldr	r0, [r4, #0]
 8008ffe:	b938      	cbnz	r0, 8009010 <__pow5mult+0x9c>
 8009000:	4622      	mov	r2, r4
 8009002:	4621      	mov	r1, r4
 8009004:	4638      	mov	r0, r7
 8009006:	f7ff ff0b 	bl	8008e20 <__multiply>
 800900a:	6020      	str	r0, [r4, #0]
 800900c:	f8c0 9000 	str.w	r9, [r0]
 8009010:	4604      	mov	r4, r0
 8009012:	e7e4      	b.n	8008fde <__pow5mult+0x6a>
 8009014:	4630      	mov	r0, r6
 8009016:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800901a:	bf00      	nop
 800901c:	0800cdc8 	.word	0x0800cdc8
 8009020:	0800ccee 	.word	0x0800ccee
 8009024:	0800cd6e 	.word	0x0800cd6e

08009028 <__lshift>:
 8009028:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800902c:	460c      	mov	r4, r1
 800902e:	6849      	ldr	r1, [r1, #4]
 8009030:	6923      	ldr	r3, [r4, #16]
 8009032:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009036:	68a3      	ldr	r3, [r4, #8]
 8009038:	4607      	mov	r7, r0
 800903a:	4691      	mov	r9, r2
 800903c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009040:	f108 0601 	add.w	r6, r8, #1
 8009044:	42b3      	cmp	r3, r6
 8009046:	db0b      	blt.n	8009060 <__lshift+0x38>
 8009048:	4638      	mov	r0, r7
 800904a:	f7ff fd95 	bl	8008b78 <_Balloc>
 800904e:	4605      	mov	r5, r0
 8009050:	b948      	cbnz	r0, 8009066 <__lshift+0x3e>
 8009052:	4602      	mov	r2, r0
 8009054:	4b28      	ldr	r3, [pc, #160]	@ (80090f8 <__lshift+0xd0>)
 8009056:	4829      	ldr	r0, [pc, #164]	@ (80090fc <__lshift+0xd4>)
 8009058:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800905c:	f001 fb18 	bl	800a690 <__assert_func>
 8009060:	3101      	adds	r1, #1
 8009062:	005b      	lsls	r3, r3, #1
 8009064:	e7ee      	b.n	8009044 <__lshift+0x1c>
 8009066:	2300      	movs	r3, #0
 8009068:	f100 0114 	add.w	r1, r0, #20
 800906c:	f100 0210 	add.w	r2, r0, #16
 8009070:	4618      	mov	r0, r3
 8009072:	4553      	cmp	r3, sl
 8009074:	db33      	blt.n	80090de <__lshift+0xb6>
 8009076:	6920      	ldr	r0, [r4, #16]
 8009078:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800907c:	f104 0314 	add.w	r3, r4, #20
 8009080:	f019 091f 	ands.w	r9, r9, #31
 8009084:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009088:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800908c:	d02b      	beq.n	80090e6 <__lshift+0xbe>
 800908e:	f1c9 0e20 	rsb	lr, r9, #32
 8009092:	468a      	mov	sl, r1
 8009094:	2200      	movs	r2, #0
 8009096:	6818      	ldr	r0, [r3, #0]
 8009098:	fa00 f009 	lsl.w	r0, r0, r9
 800909c:	4310      	orrs	r0, r2
 800909e:	f84a 0b04 	str.w	r0, [sl], #4
 80090a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80090a6:	459c      	cmp	ip, r3
 80090a8:	fa22 f20e 	lsr.w	r2, r2, lr
 80090ac:	d8f3      	bhi.n	8009096 <__lshift+0x6e>
 80090ae:	ebac 0304 	sub.w	r3, ip, r4
 80090b2:	3b15      	subs	r3, #21
 80090b4:	f023 0303 	bic.w	r3, r3, #3
 80090b8:	3304      	adds	r3, #4
 80090ba:	f104 0015 	add.w	r0, r4, #21
 80090be:	4584      	cmp	ip, r0
 80090c0:	bf38      	it	cc
 80090c2:	2304      	movcc	r3, #4
 80090c4:	50ca      	str	r2, [r1, r3]
 80090c6:	b10a      	cbz	r2, 80090cc <__lshift+0xa4>
 80090c8:	f108 0602 	add.w	r6, r8, #2
 80090cc:	3e01      	subs	r6, #1
 80090ce:	4638      	mov	r0, r7
 80090d0:	612e      	str	r6, [r5, #16]
 80090d2:	4621      	mov	r1, r4
 80090d4:	f7ff fd90 	bl	8008bf8 <_Bfree>
 80090d8:	4628      	mov	r0, r5
 80090da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090de:	f842 0f04 	str.w	r0, [r2, #4]!
 80090e2:	3301      	adds	r3, #1
 80090e4:	e7c5      	b.n	8009072 <__lshift+0x4a>
 80090e6:	3904      	subs	r1, #4
 80090e8:	f853 2b04 	ldr.w	r2, [r3], #4
 80090ec:	f841 2f04 	str.w	r2, [r1, #4]!
 80090f0:	459c      	cmp	ip, r3
 80090f2:	d8f9      	bhi.n	80090e8 <__lshift+0xc0>
 80090f4:	e7ea      	b.n	80090cc <__lshift+0xa4>
 80090f6:	bf00      	nop
 80090f8:	0800cd5d 	.word	0x0800cd5d
 80090fc:	0800cd6e 	.word	0x0800cd6e

08009100 <__mcmp>:
 8009100:	690a      	ldr	r2, [r1, #16]
 8009102:	4603      	mov	r3, r0
 8009104:	6900      	ldr	r0, [r0, #16]
 8009106:	1a80      	subs	r0, r0, r2
 8009108:	b530      	push	{r4, r5, lr}
 800910a:	d10e      	bne.n	800912a <__mcmp+0x2a>
 800910c:	3314      	adds	r3, #20
 800910e:	3114      	adds	r1, #20
 8009110:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009114:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009118:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800911c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009120:	4295      	cmp	r5, r2
 8009122:	d003      	beq.n	800912c <__mcmp+0x2c>
 8009124:	d205      	bcs.n	8009132 <__mcmp+0x32>
 8009126:	f04f 30ff 	mov.w	r0, #4294967295
 800912a:	bd30      	pop	{r4, r5, pc}
 800912c:	42a3      	cmp	r3, r4
 800912e:	d3f3      	bcc.n	8009118 <__mcmp+0x18>
 8009130:	e7fb      	b.n	800912a <__mcmp+0x2a>
 8009132:	2001      	movs	r0, #1
 8009134:	e7f9      	b.n	800912a <__mcmp+0x2a>
	...

08009138 <__mdiff>:
 8009138:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800913c:	4689      	mov	r9, r1
 800913e:	4606      	mov	r6, r0
 8009140:	4611      	mov	r1, r2
 8009142:	4648      	mov	r0, r9
 8009144:	4614      	mov	r4, r2
 8009146:	f7ff ffdb 	bl	8009100 <__mcmp>
 800914a:	1e05      	subs	r5, r0, #0
 800914c:	d112      	bne.n	8009174 <__mdiff+0x3c>
 800914e:	4629      	mov	r1, r5
 8009150:	4630      	mov	r0, r6
 8009152:	f7ff fd11 	bl	8008b78 <_Balloc>
 8009156:	4602      	mov	r2, r0
 8009158:	b928      	cbnz	r0, 8009166 <__mdiff+0x2e>
 800915a:	4b3f      	ldr	r3, [pc, #252]	@ (8009258 <__mdiff+0x120>)
 800915c:	f240 2137 	movw	r1, #567	@ 0x237
 8009160:	483e      	ldr	r0, [pc, #248]	@ (800925c <__mdiff+0x124>)
 8009162:	f001 fa95 	bl	800a690 <__assert_func>
 8009166:	2301      	movs	r3, #1
 8009168:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800916c:	4610      	mov	r0, r2
 800916e:	b003      	add	sp, #12
 8009170:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009174:	bfbc      	itt	lt
 8009176:	464b      	movlt	r3, r9
 8009178:	46a1      	movlt	r9, r4
 800917a:	4630      	mov	r0, r6
 800917c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009180:	bfba      	itte	lt
 8009182:	461c      	movlt	r4, r3
 8009184:	2501      	movlt	r5, #1
 8009186:	2500      	movge	r5, #0
 8009188:	f7ff fcf6 	bl	8008b78 <_Balloc>
 800918c:	4602      	mov	r2, r0
 800918e:	b918      	cbnz	r0, 8009198 <__mdiff+0x60>
 8009190:	4b31      	ldr	r3, [pc, #196]	@ (8009258 <__mdiff+0x120>)
 8009192:	f240 2145 	movw	r1, #581	@ 0x245
 8009196:	e7e3      	b.n	8009160 <__mdiff+0x28>
 8009198:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800919c:	6926      	ldr	r6, [r4, #16]
 800919e:	60c5      	str	r5, [r0, #12]
 80091a0:	f109 0310 	add.w	r3, r9, #16
 80091a4:	f109 0514 	add.w	r5, r9, #20
 80091a8:	f104 0e14 	add.w	lr, r4, #20
 80091ac:	f100 0b14 	add.w	fp, r0, #20
 80091b0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80091b4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80091b8:	9301      	str	r3, [sp, #4]
 80091ba:	46d9      	mov	r9, fp
 80091bc:	f04f 0c00 	mov.w	ip, #0
 80091c0:	9b01      	ldr	r3, [sp, #4]
 80091c2:	f85e 0b04 	ldr.w	r0, [lr], #4
 80091c6:	f853 af04 	ldr.w	sl, [r3, #4]!
 80091ca:	9301      	str	r3, [sp, #4]
 80091cc:	fa1f f38a 	uxth.w	r3, sl
 80091d0:	4619      	mov	r1, r3
 80091d2:	b283      	uxth	r3, r0
 80091d4:	1acb      	subs	r3, r1, r3
 80091d6:	0c00      	lsrs	r0, r0, #16
 80091d8:	4463      	add	r3, ip
 80091da:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80091de:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80091e2:	b29b      	uxth	r3, r3
 80091e4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80091e8:	4576      	cmp	r6, lr
 80091ea:	f849 3b04 	str.w	r3, [r9], #4
 80091ee:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80091f2:	d8e5      	bhi.n	80091c0 <__mdiff+0x88>
 80091f4:	1b33      	subs	r3, r6, r4
 80091f6:	3b15      	subs	r3, #21
 80091f8:	f023 0303 	bic.w	r3, r3, #3
 80091fc:	3415      	adds	r4, #21
 80091fe:	3304      	adds	r3, #4
 8009200:	42a6      	cmp	r6, r4
 8009202:	bf38      	it	cc
 8009204:	2304      	movcc	r3, #4
 8009206:	441d      	add	r5, r3
 8009208:	445b      	add	r3, fp
 800920a:	461e      	mov	r6, r3
 800920c:	462c      	mov	r4, r5
 800920e:	4544      	cmp	r4, r8
 8009210:	d30e      	bcc.n	8009230 <__mdiff+0xf8>
 8009212:	f108 0103 	add.w	r1, r8, #3
 8009216:	1b49      	subs	r1, r1, r5
 8009218:	f021 0103 	bic.w	r1, r1, #3
 800921c:	3d03      	subs	r5, #3
 800921e:	45a8      	cmp	r8, r5
 8009220:	bf38      	it	cc
 8009222:	2100      	movcc	r1, #0
 8009224:	440b      	add	r3, r1
 8009226:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800922a:	b191      	cbz	r1, 8009252 <__mdiff+0x11a>
 800922c:	6117      	str	r7, [r2, #16]
 800922e:	e79d      	b.n	800916c <__mdiff+0x34>
 8009230:	f854 1b04 	ldr.w	r1, [r4], #4
 8009234:	46e6      	mov	lr, ip
 8009236:	0c08      	lsrs	r0, r1, #16
 8009238:	fa1c fc81 	uxtah	ip, ip, r1
 800923c:	4471      	add	r1, lr
 800923e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009242:	b289      	uxth	r1, r1
 8009244:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009248:	f846 1b04 	str.w	r1, [r6], #4
 800924c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009250:	e7dd      	b.n	800920e <__mdiff+0xd6>
 8009252:	3f01      	subs	r7, #1
 8009254:	e7e7      	b.n	8009226 <__mdiff+0xee>
 8009256:	bf00      	nop
 8009258:	0800cd5d 	.word	0x0800cd5d
 800925c:	0800cd6e 	.word	0x0800cd6e

08009260 <__ulp>:
 8009260:	b082      	sub	sp, #8
 8009262:	ed8d 0b00 	vstr	d0, [sp]
 8009266:	9a01      	ldr	r2, [sp, #4]
 8009268:	4b0f      	ldr	r3, [pc, #60]	@ (80092a8 <__ulp+0x48>)
 800926a:	4013      	ands	r3, r2
 800926c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8009270:	2b00      	cmp	r3, #0
 8009272:	dc08      	bgt.n	8009286 <__ulp+0x26>
 8009274:	425b      	negs	r3, r3
 8009276:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800927a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800927e:	da04      	bge.n	800928a <__ulp+0x2a>
 8009280:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8009284:	4113      	asrs	r3, r2
 8009286:	2200      	movs	r2, #0
 8009288:	e008      	b.n	800929c <__ulp+0x3c>
 800928a:	f1a2 0314 	sub.w	r3, r2, #20
 800928e:	2b1e      	cmp	r3, #30
 8009290:	bfda      	itte	le
 8009292:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8009296:	40da      	lsrle	r2, r3
 8009298:	2201      	movgt	r2, #1
 800929a:	2300      	movs	r3, #0
 800929c:	4619      	mov	r1, r3
 800929e:	4610      	mov	r0, r2
 80092a0:	ec41 0b10 	vmov	d0, r0, r1
 80092a4:	b002      	add	sp, #8
 80092a6:	4770      	bx	lr
 80092a8:	7ff00000 	.word	0x7ff00000

080092ac <__b2d>:
 80092ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80092b0:	6906      	ldr	r6, [r0, #16]
 80092b2:	f100 0814 	add.w	r8, r0, #20
 80092b6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80092ba:	1f37      	subs	r7, r6, #4
 80092bc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80092c0:	4610      	mov	r0, r2
 80092c2:	f7ff fd4b 	bl	8008d5c <__hi0bits>
 80092c6:	f1c0 0320 	rsb	r3, r0, #32
 80092ca:	280a      	cmp	r0, #10
 80092cc:	600b      	str	r3, [r1, #0]
 80092ce:	491b      	ldr	r1, [pc, #108]	@ (800933c <__b2d+0x90>)
 80092d0:	dc15      	bgt.n	80092fe <__b2d+0x52>
 80092d2:	f1c0 0c0b 	rsb	ip, r0, #11
 80092d6:	fa22 f30c 	lsr.w	r3, r2, ip
 80092da:	45b8      	cmp	r8, r7
 80092dc:	ea43 0501 	orr.w	r5, r3, r1
 80092e0:	bf34      	ite	cc
 80092e2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80092e6:	2300      	movcs	r3, #0
 80092e8:	3015      	adds	r0, #21
 80092ea:	fa02 f000 	lsl.w	r0, r2, r0
 80092ee:	fa23 f30c 	lsr.w	r3, r3, ip
 80092f2:	4303      	orrs	r3, r0
 80092f4:	461c      	mov	r4, r3
 80092f6:	ec45 4b10 	vmov	d0, r4, r5
 80092fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80092fe:	45b8      	cmp	r8, r7
 8009300:	bf3a      	itte	cc
 8009302:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009306:	f1a6 0708 	subcc.w	r7, r6, #8
 800930a:	2300      	movcs	r3, #0
 800930c:	380b      	subs	r0, #11
 800930e:	d012      	beq.n	8009336 <__b2d+0x8a>
 8009310:	f1c0 0120 	rsb	r1, r0, #32
 8009314:	fa23 f401 	lsr.w	r4, r3, r1
 8009318:	4082      	lsls	r2, r0
 800931a:	4322      	orrs	r2, r4
 800931c:	4547      	cmp	r7, r8
 800931e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8009322:	bf8c      	ite	hi
 8009324:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8009328:	2200      	movls	r2, #0
 800932a:	4083      	lsls	r3, r0
 800932c:	40ca      	lsrs	r2, r1
 800932e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8009332:	4313      	orrs	r3, r2
 8009334:	e7de      	b.n	80092f4 <__b2d+0x48>
 8009336:	ea42 0501 	orr.w	r5, r2, r1
 800933a:	e7db      	b.n	80092f4 <__b2d+0x48>
 800933c:	3ff00000 	.word	0x3ff00000

08009340 <__d2b>:
 8009340:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009344:	460f      	mov	r7, r1
 8009346:	2101      	movs	r1, #1
 8009348:	ec59 8b10 	vmov	r8, r9, d0
 800934c:	4616      	mov	r6, r2
 800934e:	f7ff fc13 	bl	8008b78 <_Balloc>
 8009352:	4604      	mov	r4, r0
 8009354:	b930      	cbnz	r0, 8009364 <__d2b+0x24>
 8009356:	4602      	mov	r2, r0
 8009358:	4b23      	ldr	r3, [pc, #140]	@ (80093e8 <__d2b+0xa8>)
 800935a:	4824      	ldr	r0, [pc, #144]	@ (80093ec <__d2b+0xac>)
 800935c:	f240 310f 	movw	r1, #783	@ 0x30f
 8009360:	f001 f996 	bl	800a690 <__assert_func>
 8009364:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009368:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800936c:	b10d      	cbz	r5, 8009372 <__d2b+0x32>
 800936e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009372:	9301      	str	r3, [sp, #4]
 8009374:	f1b8 0300 	subs.w	r3, r8, #0
 8009378:	d023      	beq.n	80093c2 <__d2b+0x82>
 800937a:	4668      	mov	r0, sp
 800937c:	9300      	str	r3, [sp, #0]
 800937e:	f7ff fd0c 	bl	8008d9a <__lo0bits>
 8009382:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009386:	b1d0      	cbz	r0, 80093be <__d2b+0x7e>
 8009388:	f1c0 0320 	rsb	r3, r0, #32
 800938c:	fa02 f303 	lsl.w	r3, r2, r3
 8009390:	430b      	orrs	r3, r1
 8009392:	40c2      	lsrs	r2, r0
 8009394:	6163      	str	r3, [r4, #20]
 8009396:	9201      	str	r2, [sp, #4]
 8009398:	9b01      	ldr	r3, [sp, #4]
 800939a:	61a3      	str	r3, [r4, #24]
 800939c:	2b00      	cmp	r3, #0
 800939e:	bf0c      	ite	eq
 80093a0:	2201      	moveq	r2, #1
 80093a2:	2202      	movne	r2, #2
 80093a4:	6122      	str	r2, [r4, #16]
 80093a6:	b1a5      	cbz	r5, 80093d2 <__d2b+0x92>
 80093a8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80093ac:	4405      	add	r5, r0
 80093ae:	603d      	str	r5, [r7, #0]
 80093b0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80093b4:	6030      	str	r0, [r6, #0]
 80093b6:	4620      	mov	r0, r4
 80093b8:	b003      	add	sp, #12
 80093ba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80093be:	6161      	str	r1, [r4, #20]
 80093c0:	e7ea      	b.n	8009398 <__d2b+0x58>
 80093c2:	a801      	add	r0, sp, #4
 80093c4:	f7ff fce9 	bl	8008d9a <__lo0bits>
 80093c8:	9b01      	ldr	r3, [sp, #4]
 80093ca:	6163      	str	r3, [r4, #20]
 80093cc:	3020      	adds	r0, #32
 80093ce:	2201      	movs	r2, #1
 80093d0:	e7e8      	b.n	80093a4 <__d2b+0x64>
 80093d2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80093d6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80093da:	6038      	str	r0, [r7, #0]
 80093dc:	6918      	ldr	r0, [r3, #16]
 80093de:	f7ff fcbd 	bl	8008d5c <__hi0bits>
 80093e2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80093e6:	e7e5      	b.n	80093b4 <__d2b+0x74>
 80093e8:	0800cd5d 	.word	0x0800cd5d
 80093ec:	0800cd6e 	.word	0x0800cd6e

080093f0 <__ratio>:
 80093f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093f4:	b085      	sub	sp, #20
 80093f6:	e9cd 1000 	strd	r1, r0, [sp]
 80093fa:	a902      	add	r1, sp, #8
 80093fc:	f7ff ff56 	bl	80092ac <__b2d>
 8009400:	9800      	ldr	r0, [sp, #0]
 8009402:	a903      	add	r1, sp, #12
 8009404:	ec55 4b10 	vmov	r4, r5, d0
 8009408:	f7ff ff50 	bl	80092ac <__b2d>
 800940c:	9b01      	ldr	r3, [sp, #4]
 800940e:	6919      	ldr	r1, [r3, #16]
 8009410:	9b00      	ldr	r3, [sp, #0]
 8009412:	691b      	ldr	r3, [r3, #16]
 8009414:	1ac9      	subs	r1, r1, r3
 8009416:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800941a:	1a9b      	subs	r3, r3, r2
 800941c:	ec5b ab10 	vmov	sl, fp, d0
 8009420:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8009424:	2b00      	cmp	r3, #0
 8009426:	bfce      	itee	gt
 8009428:	462a      	movgt	r2, r5
 800942a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800942e:	465a      	movle	r2, fp
 8009430:	462f      	mov	r7, r5
 8009432:	46d9      	mov	r9, fp
 8009434:	bfcc      	ite	gt
 8009436:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800943a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800943e:	464b      	mov	r3, r9
 8009440:	4652      	mov	r2, sl
 8009442:	4620      	mov	r0, r4
 8009444:	4639      	mov	r1, r7
 8009446:	f7f7 fa21 	bl	800088c <__aeabi_ddiv>
 800944a:	ec41 0b10 	vmov	d0, r0, r1
 800944e:	b005      	add	sp, #20
 8009450:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009454 <__copybits>:
 8009454:	3901      	subs	r1, #1
 8009456:	b570      	push	{r4, r5, r6, lr}
 8009458:	1149      	asrs	r1, r1, #5
 800945a:	6914      	ldr	r4, [r2, #16]
 800945c:	3101      	adds	r1, #1
 800945e:	f102 0314 	add.w	r3, r2, #20
 8009462:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009466:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800946a:	1f05      	subs	r5, r0, #4
 800946c:	42a3      	cmp	r3, r4
 800946e:	d30c      	bcc.n	800948a <__copybits+0x36>
 8009470:	1aa3      	subs	r3, r4, r2
 8009472:	3b11      	subs	r3, #17
 8009474:	f023 0303 	bic.w	r3, r3, #3
 8009478:	3211      	adds	r2, #17
 800947a:	42a2      	cmp	r2, r4
 800947c:	bf88      	it	hi
 800947e:	2300      	movhi	r3, #0
 8009480:	4418      	add	r0, r3
 8009482:	2300      	movs	r3, #0
 8009484:	4288      	cmp	r0, r1
 8009486:	d305      	bcc.n	8009494 <__copybits+0x40>
 8009488:	bd70      	pop	{r4, r5, r6, pc}
 800948a:	f853 6b04 	ldr.w	r6, [r3], #4
 800948e:	f845 6f04 	str.w	r6, [r5, #4]!
 8009492:	e7eb      	b.n	800946c <__copybits+0x18>
 8009494:	f840 3b04 	str.w	r3, [r0], #4
 8009498:	e7f4      	b.n	8009484 <__copybits+0x30>

0800949a <__any_on>:
 800949a:	f100 0214 	add.w	r2, r0, #20
 800949e:	6900      	ldr	r0, [r0, #16]
 80094a0:	114b      	asrs	r3, r1, #5
 80094a2:	4298      	cmp	r0, r3
 80094a4:	b510      	push	{r4, lr}
 80094a6:	db11      	blt.n	80094cc <__any_on+0x32>
 80094a8:	dd0a      	ble.n	80094c0 <__any_on+0x26>
 80094aa:	f011 011f 	ands.w	r1, r1, #31
 80094ae:	d007      	beq.n	80094c0 <__any_on+0x26>
 80094b0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80094b4:	fa24 f001 	lsr.w	r0, r4, r1
 80094b8:	fa00 f101 	lsl.w	r1, r0, r1
 80094bc:	428c      	cmp	r4, r1
 80094be:	d10b      	bne.n	80094d8 <__any_on+0x3e>
 80094c0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80094c4:	4293      	cmp	r3, r2
 80094c6:	d803      	bhi.n	80094d0 <__any_on+0x36>
 80094c8:	2000      	movs	r0, #0
 80094ca:	bd10      	pop	{r4, pc}
 80094cc:	4603      	mov	r3, r0
 80094ce:	e7f7      	b.n	80094c0 <__any_on+0x26>
 80094d0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80094d4:	2900      	cmp	r1, #0
 80094d6:	d0f5      	beq.n	80094c4 <__any_on+0x2a>
 80094d8:	2001      	movs	r0, #1
 80094da:	e7f6      	b.n	80094ca <__any_on+0x30>

080094dc <sulp>:
 80094dc:	b570      	push	{r4, r5, r6, lr}
 80094de:	4604      	mov	r4, r0
 80094e0:	460d      	mov	r5, r1
 80094e2:	ec45 4b10 	vmov	d0, r4, r5
 80094e6:	4616      	mov	r6, r2
 80094e8:	f7ff feba 	bl	8009260 <__ulp>
 80094ec:	ec51 0b10 	vmov	r0, r1, d0
 80094f0:	b17e      	cbz	r6, 8009512 <sulp+0x36>
 80094f2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80094f6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	dd09      	ble.n	8009512 <sulp+0x36>
 80094fe:	051b      	lsls	r3, r3, #20
 8009500:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8009504:	2400      	movs	r4, #0
 8009506:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800950a:	4622      	mov	r2, r4
 800950c:	462b      	mov	r3, r5
 800950e:	f7f7 f893 	bl	8000638 <__aeabi_dmul>
 8009512:	ec41 0b10 	vmov	d0, r0, r1
 8009516:	bd70      	pop	{r4, r5, r6, pc}

08009518 <_strtod_l>:
 8009518:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800951c:	b09f      	sub	sp, #124	@ 0x7c
 800951e:	460c      	mov	r4, r1
 8009520:	9217      	str	r2, [sp, #92]	@ 0x5c
 8009522:	2200      	movs	r2, #0
 8009524:	921a      	str	r2, [sp, #104]	@ 0x68
 8009526:	9005      	str	r0, [sp, #20]
 8009528:	f04f 0a00 	mov.w	sl, #0
 800952c:	f04f 0b00 	mov.w	fp, #0
 8009530:	460a      	mov	r2, r1
 8009532:	9219      	str	r2, [sp, #100]	@ 0x64
 8009534:	7811      	ldrb	r1, [r2, #0]
 8009536:	292b      	cmp	r1, #43	@ 0x2b
 8009538:	d04a      	beq.n	80095d0 <_strtod_l+0xb8>
 800953a:	d838      	bhi.n	80095ae <_strtod_l+0x96>
 800953c:	290d      	cmp	r1, #13
 800953e:	d832      	bhi.n	80095a6 <_strtod_l+0x8e>
 8009540:	2908      	cmp	r1, #8
 8009542:	d832      	bhi.n	80095aa <_strtod_l+0x92>
 8009544:	2900      	cmp	r1, #0
 8009546:	d03b      	beq.n	80095c0 <_strtod_l+0xa8>
 8009548:	2200      	movs	r2, #0
 800954a:	920b      	str	r2, [sp, #44]	@ 0x2c
 800954c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800954e:	782a      	ldrb	r2, [r5, #0]
 8009550:	2a30      	cmp	r2, #48	@ 0x30
 8009552:	f040 80b3 	bne.w	80096bc <_strtod_l+0x1a4>
 8009556:	786a      	ldrb	r2, [r5, #1]
 8009558:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800955c:	2a58      	cmp	r2, #88	@ 0x58
 800955e:	d16e      	bne.n	800963e <_strtod_l+0x126>
 8009560:	9302      	str	r3, [sp, #8]
 8009562:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009564:	9301      	str	r3, [sp, #4]
 8009566:	ab1a      	add	r3, sp, #104	@ 0x68
 8009568:	9300      	str	r3, [sp, #0]
 800956a:	4a8e      	ldr	r2, [pc, #568]	@ (80097a4 <_strtod_l+0x28c>)
 800956c:	9805      	ldr	r0, [sp, #20]
 800956e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8009570:	a919      	add	r1, sp, #100	@ 0x64
 8009572:	f001 f927 	bl	800a7c4 <__gethex>
 8009576:	f010 060f 	ands.w	r6, r0, #15
 800957a:	4604      	mov	r4, r0
 800957c:	d005      	beq.n	800958a <_strtod_l+0x72>
 800957e:	2e06      	cmp	r6, #6
 8009580:	d128      	bne.n	80095d4 <_strtod_l+0xbc>
 8009582:	3501      	adds	r5, #1
 8009584:	2300      	movs	r3, #0
 8009586:	9519      	str	r5, [sp, #100]	@ 0x64
 8009588:	930b      	str	r3, [sp, #44]	@ 0x2c
 800958a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800958c:	2b00      	cmp	r3, #0
 800958e:	f040 858e 	bne.w	800a0ae <_strtod_l+0xb96>
 8009592:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009594:	b1cb      	cbz	r3, 80095ca <_strtod_l+0xb2>
 8009596:	4652      	mov	r2, sl
 8009598:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800959c:	ec43 2b10 	vmov	d0, r2, r3
 80095a0:	b01f      	add	sp, #124	@ 0x7c
 80095a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095a6:	2920      	cmp	r1, #32
 80095a8:	d1ce      	bne.n	8009548 <_strtod_l+0x30>
 80095aa:	3201      	adds	r2, #1
 80095ac:	e7c1      	b.n	8009532 <_strtod_l+0x1a>
 80095ae:	292d      	cmp	r1, #45	@ 0x2d
 80095b0:	d1ca      	bne.n	8009548 <_strtod_l+0x30>
 80095b2:	2101      	movs	r1, #1
 80095b4:	910b      	str	r1, [sp, #44]	@ 0x2c
 80095b6:	1c51      	adds	r1, r2, #1
 80095b8:	9119      	str	r1, [sp, #100]	@ 0x64
 80095ba:	7852      	ldrb	r2, [r2, #1]
 80095bc:	2a00      	cmp	r2, #0
 80095be:	d1c5      	bne.n	800954c <_strtod_l+0x34>
 80095c0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80095c2:	9419      	str	r4, [sp, #100]	@ 0x64
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	f040 8570 	bne.w	800a0aa <_strtod_l+0xb92>
 80095ca:	4652      	mov	r2, sl
 80095cc:	465b      	mov	r3, fp
 80095ce:	e7e5      	b.n	800959c <_strtod_l+0x84>
 80095d0:	2100      	movs	r1, #0
 80095d2:	e7ef      	b.n	80095b4 <_strtod_l+0x9c>
 80095d4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80095d6:	b13a      	cbz	r2, 80095e8 <_strtod_l+0xd0>
 80095d8:	2135      	movs	r1, #53	@ 0x35
 80095da:	a81c      	add	r0, sp, #112	@ 0x70
 80095dc:	f7ff ff3a 	bl	8009454 <__copybits>
 80095e0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80095e2:	9805      	ldr	r0, [sp, #20]
 80095e4:	f7ff fb08 	bl	8008bf8 <_Bfree>
 80095e8:	3e01      	subs	r6, #1
 80095ea:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80095ec:	2e04      	cmp	r6, #4
 80095ee:	d806      	bhi.n	80095fe <_strtod_l+0xe6>
 80095f0:	e8df f006 	tbb	[pc, r6]
 80095f4:	201d0314 	.word	0x201d0314
 80095f8:	14          	.byte	0x14
 80095f9:	00          	.byte	0x00
 80095fa:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80095fe:	05e1      	lsls	r1, r4, #23
 8009600:	bf48      	it	mi
 8009602:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8009606:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800960a:	0d1b      	lsrs	r3, r3, #20
 800960c:	051b      	lsls	r3, r3, #20
 800960e:	2b00      	cmp	r3, #0
 8009610:	d1bb      	bne.n	800958a <_strtod_l+0x72>
 8009612:	f7fe fb31 	bl	8007c78 <__errno>
 8009616:	2322      	movs	r3, #34	@ 0x22
 8009618:	6003      	str	r3, [r0, #0]
 800961a:	e7b6      	b.n	800958a <_strtod_l+0x72>
 800961c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8009620:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8009624:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8009628:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800962c:	e7e7      	b.n	80095fe <_strtod_l+0xe6>
 800962e:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 80097ac <_strtod_l+0x294>
 8009632:	e7e4      	b.n	80095fe <_strtod_l+0xe6>
 8009634:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8009638:	f04f 3aff 	mov.w	sl, #4294967295
 800963c:	e7df      	b.n	80095fe <_strtod_l+0xe6>
 800963e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009640:	1c5a      	adds	r2, r3, #1
 8009642:	9219      	str	r2, [sp, #100]	@ 0x64
 8009644:	785b      	ldrb	r3, [r3, #1]
 8009646:	2b30      	cmp	r3, #48	@ 0x30
 8009648:	d0f9      	beq.n	800963e <_strtod_l+0x126>
 800964a:	2b00      	cmp	r3, #0
 800964c:	d09d      	beq.n	800958a <_strtod_l+0x72>
 800964e:	2301      	movs	r3, #1
 8009650:	9309      	str	r3, [sp, #36]	@ 0x24
 8009652:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009654:	930c      	str	r3, [sp, #48]	@ 0x30
 8009656:	2300      	movs	r3, #0
 8009658:	9308      	str	r3, [sp, #32]
 800965a:	930a      	str	r3, [sp, #40]	@ 0x28
 800965c:	461f      	mov	r7, r3
 800965e:	220a      	movs	r2, #10
 8009660:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8009662:	7805      	ldrb	r5, [r0, #0]
 8009664:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8009668:	b2d9      	uxtb	r1, r3
 800966a:	2909      	cmp	r1, #9
 800966c:	d928      	bls.n	80096c0 <_strtod_l+0x1a8>
 800966e:	494e      	ldr	r1, [pc, #312]	@ (80097a8 <_strtod_l+0x290>)
 8009670:	2201      	movs	r2, #1
 8009672:	f000 ffd5 	bl	800a620 <strncmp>
 8009676:	2800      	cmp	r0, #0
 8009678:	d032      	beq.n	80096e0 <_strtod_l+0x1c8>
 800967a:	2000      	movs	r0, #0
 800967c:	462a      	mov	r2, r5
 800967e:	4681      	mov	r9, r0
 8009680:	463d      	mov	r5, r7
 8009682:	4603      	mov	r3, r0
 8009684:	2a65      	cmp	r2, #101	@ 0x65
 8009686:	d001      	beq.n	800968c <_strtod_l+0x174>
 8009688:	2a45      	cmp	r2, #69	@ 0x45
 800968a:	d114      	bne.n	80096b6 <_strtod_l+0x19e>
 800968c:	b91d      	cbnz	r5, 8009696 <_strtod_l+0x17e>
 800968e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009690:	4302      	orrs	r2, r0
 8009692:	d095      	beq.n	80095c0 <_strtod_l+0xa8>
 8009694:	2500      	movs	r5, #0
 8009696:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8009698:	1c62      	adds	r2, r4, #1
 800969a:	9219      	str	r2, [sp, #100]	@ 0x64
 800969c:	7862      	ldrb	r2, [r4, #1]
 800969e:	2a2b      	cmp	r2, #43	@ 0x2b
 80096a0:	d077      	beq.n	8009792 <_strtod_l+0x27a>
 80096a2:	2a2d      	cmp	r2, #45	@ 0x2d
 80096a4:	d07b      	beq.n	800979e <_strtod_l+0x286>
 80096a6:	f04f 0c00 	mov.w	ip, #0
 80096aa:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80096ae:	2909      	cmp	r1, #9
 80096b0:	f240 8082 	bls.w	80097b8 <_strtod_l+0x2a0>
 80096b4:	9419      	str	r4, [sp, #100]	@ 0x64
 80096b6:	f04f 0800 	mov.w	r8, #0
 80096ba:	e0a2      	b.n	8009802 <_strtod_l+0x2ea>
 80096bc:	2300      	movs	r3, #0
 80096be:	e7c7      	b.n	8009650 <_strtod_l+0x138>
 80096c0:	2f08      	cmp	r7, #8
 80096c2:	bfd5      	itete	le
 80096c4:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 80096c6:	9908      	ldrgt	r1, [sp, #32]
 80096c8:	fb02 3301 	mlale	r3, r2, r1, r3
 80096cc:	fb02 3301 	mlagt	r3, r2, r1, r3
 80096d0:	f100 0001 	add.w	r0, r0, #1
 80096d4:	bfd4      	ite	le
 80096d6:	930a      	strle	r3, [sp, #40]	@ 0x28
 80096d8:	9308      	strgt	r3, [sp, #32]
 80096da:	3701      	adds	r7, #1
 80096dc:	9019      	str	r0, [sp, #100]	@ 0x64
 80096de:	e7bf      	b.n	8009660 <_strtod_l+0x148>
 80096e0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80096e2:	1c5a      	adds	r2, r3, #1
 80096e4:	9219      	str	r2, [sp, #100]	@ 0x64
 80096e6:	785a      	ldrb	r2, [r3, #1]
 80096e8:	b37f      	cbz	r7, 800974a <_strtod_l+0x232>
 80096ea:	4681      	mov	r9, r0
 80096ec:	463d      	mov	r5, r7
 80096ee:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80096f2:	2b09      	cmp	r3, #9
 80096f4:	d912      	bls.n	800971c <_strtod_l+0x204>
 80096f6:	2301      	movs	r3, #1
 80096f8:	e7c4      	b.n	8009684 <_strtod_l+0x16c>
 80096fa:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80096fc:	1c5a      	adds	r2, r3, #1
 80096fe:	9219      	str	r2, [sp, #100]	@ 0x64
 8009700:	785a      	ldrb	r2, [r3, #1]
 8009702:	3001      	adds	r0, #1
 8009704:	2a30      	cmp	r2, #48	@ 0x30
 8009706:	d0f8      	beq.n	80096fa <_strtod_l+0x1e2>
 8009708:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800970c:	2b08      	cmp	r3, #8
 800970e:	f200 84d3 	bhi.w	800a0b8 <_strtod_l+0xba0>
 8009712:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009714:	930c      	str	r3, [sp, #48]	@ 0x30
 8009716:	4681      	mov	r9, r0
 8009718:	2000      	movs	r0, #0
 800971a:	4605      	mov	r5, r0
 800971c:	3a30      	subs	r2, #48	@ 0x30
 800971e:	f100 0301 	add.w	r3, r0, #1
 8009722:	d02a      	beq.n	800977a <_strtod_l+0x262>
 8009724:	4499      	add	r9, r3
 8009726:	eb00 0c05 	add.w	ip, r0, r5
 800972a:	462b      	mov	r3, r5
 800972c:	210a      	movs	r1, #10
 800972e:	4563      	cmp	r3, ip
 8009730:	d10d      	bne.n	800974e <_strtod_l+0x236>
 8009732:	1c69      	adds	r1, r5, #1
 8009734:	4401      	add	r1, r0
 8009736:	4428      	add	r0, r5
 8009738:	2808      	cmp	r0, #8
 800973a:	dc16      	bgt.n	800976a <_strtod_l+0x252>
 800973c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800973e:	230a      	movs	r3, #10
 8009740:	fb03 2300 	mla	r3, r3, r0, r2
 8009744:	930a      	str	r3, [sp, #40]	@ 0x28
 8009746:	2300      	movs	r3, #0
 8009748:	e018      	b.n	800977c <_strtod_l+0x264>
 800974a:	4638      	mov	r0, r7
 800974c:	e7da      	b.n	8009704 <_strtod_l+0x1ec>
 800974e:	2b08      	cmp	r3, #8
 8009750:	f103 0301 	add.w	r3, r3, #1
 8009754:	dc03      	bgt.n	800975e <_strtod_l+0x246>
 8009756:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8009758:	434e      	muls	r6, r1
 800975a:	960a      	str	r6, [sp, #40]	@ 0x28
 800975c:	e7e7      	b.n	800972e <_strtod_l+0x216>
 800975e:	2b10      	cmp	r3, #16
 8009760:	bfde      	ittt	le
 8009762:	9e08      	ldrle	r6, [sp, #32]
 8009764:	434e      	mulle	r6, r1
 8009766:	9608      	strle	r6, [sp, #32]
 8009768:	e7e1      	b.n	800972e <_strtod_l+0x216>
 800976a:	280f      	cmp	r0, #15
 800976c:	dceb      	bgt.n	8009746 <_strtod_l+0x22e>
 800976e:	9808      	ldr	r0, [sp, #32]
 8009770:	230a      	movs	r3, #10
 8009772:	fb03 2300 	mla	r3, r3, r0, r2
 8009776:	9308      	str	r3, [sp, #32]
 8009778:	e7e5      	b.n	8009746 <_strtod_l+0x22e>
 800977a:	4629      	mov	r1, r5
 800977c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800977e:	1c50      	adds	r0, r2, #1
 8009780:	9019      	str	r0, [sp, #100]	@ 0x64
 8009782:	7852      	ldrb	r2, [r2, #1]
 8009784:	4618      	mov	r0, r3
 8009786:	460d      	mov	r5, r1
 8009788:	e7b1      	b.n	80096ee <_strtod_l+0x1d6>
 800978a:	f04f 0900 	mov.w	r9, #0
 800978e:	2301      	movs	r3, #1
 8009790:	e77d      	b.n	800968e <_strtod_l+0x176>
 8009792:	f04f 0c00 	mov.w	ip, #0
 8009796:	1ca2      	adds	r2, r4, #2
 8009798:	9219      	str	r2, [sp, #100]	@ 0x64
 800979a:	78a2      	ldrb	r2, [r4, #2]
 800979c:	e785      	b.n	80096aa <_strtod_l+0x192>
 800979e:	f04f 0c01 	mov.w	ip, #1
 80097a2:	e7f8      	b.n	8009796 <_strtod_l+0x27e>
 80097a4:	0800cee0 	.word	0x0800cee0
 80097a8:	0800cec8 	.word	0x0800cec8
 80097ac:	7ff00000 	.word	0x7ff00000
 80097b0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80097b2:	1c51      	adds	r1, r2, #1
 80097b4:	9119      	str	r1, [sp, #100]	@ 0x64
 80097b6:	7852      	ldrb	r2, [r2, #1]
 80097b8:	2a30      	cmp	r2, #48	@ 0x30
 80097ba:	d0f9      	beq.n	80097b0 <_strtod_l+0x298>
 80097bc:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80097c0:	2908      	cmp	r1, #8
 80097c2:	f63f af78 	bhi.w	80096b6 <_strtod_l+0x19e>
 80097c6:	3a30      	subs	r2, #48	@ 0x30
 80097c8:	920e      	str	r2, [sp, #56]	@ 0x38
 80097ca:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80097cc:	920f      	str	r2, [sp, #60]	@ 0x3c
 80097ce:	f04f 080a 	mov.w	r8, #10
 80097d2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80097d4:	1c56      	adds	r6, r2, #1
 80097d6:	9619      	str	r6, [sp, #100]	@ 0x64
 80097d8:	7852      	ldrb	r2, [r2, #1]
 80097da:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80097de:	f1be 0f09 	cmp.w	lr, #9
 80097e2:	d939      	bls.n	8009858 <_strtod_l+0x340>
 80097e4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80097e6:	1a76      	subs	r6, r6, r1
 80097e8:	2e08      	cmp	r6, #8
 80097ea:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80097ee:	dc03      	bgt.n	80097f8 <_strtod_l+0x2e0>
 80097f0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80097f2:	4588      	cmp	r8, r1
 80097f4:	bfa8      	it	ge
 80097f6:	4688      	movge	r8, r1
 80097f8:	f1bc 0f00 	cmp.w	ip, #0
 80097fc:	d001      	beq.n	8009802 <_strtod_l+0x2ea>
 80097fe:	f1c8 0800 	rsb	r8, r8, #0
 8009802:	2d00      	cmp	r5, #0
 8009804:	d14e      	bne.n	80098a4 <_strtod_l+0x38c>
 8009806:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009808:	4308      	orrs	r0, r1
 800980a:	f47f aebe 	bne.w	800958a <_strtod_l+0x72>
 800980e:	2b00      	cmp	r3, #0
 8009810:	f47f aed6 	bne.w	80095c0 <_strtod_l+0xa8>
 8009814:	2a69      	cmp	r2, #105	@ 0x69
 8009816:	d028      	beq.n	800986a <_strtod_l+0x352>
 8009818:	dc25      	bgt.n	8009866 <_strtod_l+0x34e>
 800981a:	2a49      	cmp	r2, #73	@ 0x49
 800981c:	d025      	beq.n	800986a <_strtod_l+0x352>
 800981e:	2a4e      	cmp	r2, #78	@ 0x4e
 8009820:	f47f aece 	bne.w	80095c0 <_strtod_l+0xa8>
 8009824:	499b      	ldr	r1, [pc, #620]	@ (8009a94 <_strtod_l+0x57c>)
 8009826:	a819      	add	r0, sp, #100	@ 0x64
 8009828:	f001 f9ee 	bl	800ac08 <__match>
 800982c:	2800      	cmp	r0, #0
 800982e:	f43f aec7 	beq.w	80095c0 <_strtod_l+0xa8>
 8009832:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009834:	781b      	ldrb	r3, [r3, #0]
 8009836:	2b28      	cmp	r3, #40	@ 0x28
 8009838:	d12e      	bne.n	8009898 <_strtod_l+0x380>
 800983a:	4997      	ldr	r1, [pc, #604]	@ (8009a98 <_strtod_l+0x580>)
 800983c:	aa1c      	add	r2, sp, #112	@ 0x70
 800983e:	a819      	add	r0, sp, #100	@ 0x64
 8009840:	f001 f9f6 	bl	800ac30 <__hexnan>
 8009844:	2805      	cmp	r0, #5
 8009846:	d127      	bne.n	8009898 <_strtod_l+0x380>
 8009848:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800984a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800984e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8009852:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8009856:	e698      	b.n	800958a <_strtod_l+0x72>
 8009858:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800985a:	fb08 2101 	mla	r1, r8, r1, r2
 800985e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8009862:	920e      	str	r2, [sp, #56]	@ 0x38
 8009864:	e7b5      	b.n	80097d2 <_strtod_l+0x2ba>
 8009866:	2a6e      	cmp	r2, #110	@ 0x6e
 8009868:	e7da      	b.n	8009820 <_strtod_l+0x308>
 800986a:	498c      	ldr	r1, [pc, #560]	@ (8009a9c <_strtod_l+0x584>)
 800986c:	a819      	add	r0, sp, #100	@ 0x64
 800986e:	f001 f9cb 	bl	800ac08 <__match>
 8009872:	2800      	cmp	r0, #0
 8009874:	f43f aea4 	beq.w	80095c0 <_strtod_l+0xa8>
 8009878:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800987a:	4989      	ldr	r1, [pc, #548]	@ (8009aa0 <_strtod_l+0x588>)
 800987c:	3b01      	subs	r3, #1
 800987e:	a819      	add	r0, sp, #100	@ 0x64
 8009880:	9319      	str	r3, [sp, #100]	@ 0x64
 8009882:	f001 f9c1 	bl	800ac08 <__match>
 8009886:	b910      	cbnz	r0, 800988e <_strtod_l+0x376>
 8009888:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800988a:	3301      	adds	r3, #1
 800988c:	9319      	str	r3, [sp, #100]	@ 0x64
 800988e:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8009ab0 <_strtod_l+0x598>
 8009892:	f04f 0a00 	mov.w	sl, #0
 8009896:	e678      	b.n	800958a <_strtod_l+0x72>
 8009898:	4882      	ldr	r0, [pc, #520]	@ (8009aa4 <_strtod_l+0x58c>)
 800989a:	f000 fef1 	bl	800a680 <nan>
 800989e:	ec5b ab10 	vmov	sl, fp, d0
 80098a2:	e672      	b.n	800958a <_strtod_l+0x72>
 80098a4:	eba8 0309 	sub.w	r3, r8, r9
 80098a8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80098aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80098ac:	2f00      	cmp	r7, #0
 80098ae:	bf08      	it	eq
 80098b0:	462f      	moveq	r7, r5
 80098b2:	2d10      	cmp	r5, #16
 80098b4:	462c      	mov	r4, r5
 80098b6:	bfa8      	it	ge
 80098b8:	2410      	movge	r4, #16
 80098ba:	f7f6 fe43 	bl	8000544 <__aeabi_ui2d>
 80098be:	2d09      	cmp	r5, #9
 80098c0:	4682      	mov	sl, r0
 80098c2:	468b      	mov	fp, r1
 80098c4:	dc13      	bgt.n	80098ee <_strtod_l+0x3d6>
 80098c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	f43f ae5e 	beq.w	800958a <_strtod_l+0x72>
 80098ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098d0:	dd78      	ble.n	80099c4 <_strtod_l+0x4ac>
 80098d2:	2b16      	cmp	r3, #22
 80098d4:	dc5f      	bgt.n	8009996 <_strtod_l+0x47e>
 80098d6:	4974      	ldr	r1, [pc, #464]	@ (8009aa8 <_strtod_l+0x590>)
 80098d8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80098dc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80098e0:	4652      	mov	r2, sl
 80098e2:	465b      	mov	r3, fp
 80098e4:	f7f6 fea8 	bl	8000638 <__aeabi_dmul>
 80098e8:	4682      	mov	sl, r0
 80098ea:	468b      	mov	fp, r1
 80098ec:	e64d      	b.n	800958a <_strtod_l+0x72>
 80098ee:	4b6e      	ldr	r3, [pc, #440]	@ (8009aa8 <_strtod_l+0x590>)
 80098f0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80098f4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80098f8:	f7f6 fe9e 	bl	8000638 <__aeabi_dmul>
 80098fc:	4682      	mov	sl, r0
 80098fe:	9808      	ldr	r0, [sp, #32]
 8009900:	468b      	mov	fp, r1
 8009902:	f7f6 fe1f 	bl	8000544 <__aeabi_ui2d>
 8009906:	4602      	mov	r2, r0
 8009908:	460b      	mov	r3, r1
 800990a:	4650      	mov	r0, sl
 800990c:	4659      	mov	r1, fp
 800990e:	f7f6 fcdd 	bl	80002cc <__adddf3>
 8009912:	2d0f      	cmp	r5, #15
 8009914:	4682      	mov	sl, r0
 8009916:	468b      	mov	fp, r1
 8009918:	ddd5      	ble.n	80098c6 <_strtod_l+0x3ae>
 800991a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800991c:	1b2c      	subs	r4, r5, r4
 800991e:	441c      	add	r4, r3
 8009920:	2c00      	cmp	r4, #0
 8009922:	f340 8096 	ble.w	8009a52 <_strtod_l+0x53a>
 8009926:	f014 030f 	ands.w	r3, r4, #15
 800992a:	d00a      	beq.n	8009942 <_strtod_l+0x42a>
 800992c:	495e      	ldr	r1, [pc, #376]	@ (8009aa8 <_strtod_l+0x590>)
 800992e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009932:	4652      	mov	r2, sl
 8009934:	465b      	mov	r3, fp
 8009936:	e9d1 0100 	ldrd	r0, r1, [r1]
 800993a:	f7f6 fe7d 	bl	8000638 <__aeabi_dmul>
 800993e:	4682      	mov	sl, r0
 8009940:	468b      	mov	fp, r1
 8009942:	f034 040f 	bics.w	r4, r4, #15
 8009946:	d073      	beq.n	8009a30 <_strtod_l+0x518>
 8009948:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800994c:	dd48      	ble.n	80099e0 <_strtod_l+0x4c8>
 800994e:	2400      	movs	r4, #0
 8009950:	46a0      	mov	r8, r4
 8009952:	940a      	str	r4, [sp, #40]	@ 0x28
 8009954:	46a1      	mov	r9, r4
 8009956:	9a05      	ldr	r2, [sp, #20]
 8009958:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8009ab0 <_strtod_l+0x598>
 800995c:	2322      	movs	r3, #34	@ 0x22
 800995e:	6013      	str	r3, [r2, #0]
 8009960:	f04f 0a00 	mov.w	sl, #0
 8009964:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009966:	2b00      	cmp	r3, #0
 8009968:	f43f ae0f 	beq.w	800958a <_strtod_l+0x72>
 800996c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800996e:	9805      	ldr	r0, [sp, #20]
 8009970:	f7ff f942 	bl	8008bf8 <_Bfree>
 8009974:	9805      	ldr	r0, [sp, #20]
 8009976:	4649      	mov	r1, r9
 8009978:	f7ff f93e 	bl	8008bf8 <_Bfree>
 800997c:	9805      	ldr	r0, [sp, #20]
 800997e:	4641      	mov	r1, r8
 8009980:	f7ff f93a 	bl	8008bf8 <_Bfree>
 8009984:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009986:	9805      	ldr	r0, [sp, #20]
 8009988:	f7ff f936 	bl	8008bf8 <_Bfree>
 800998c:	9805      	ldr	r0, [sp, #20]
 800998e:	4621      	mov	r1, r4
 8009990:	f7ff f932 	bl	8008bf8 <_Bfree>
 8009994:	e5f9      	b.n	800958a <_strtod_l+0x72>
 8009996:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009998:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800999c:	4293      	cmp	r3, r2
 800999e:	dbbc      	blt.n	800991a <_strtod_l+0x402>
 80099a0:	4c41      	ldr	r4, [pc, #260]	@ (8009aa8 <_strtod_l+0x590>)
 80099a2:	f1c5 050f 	rsb	r5, r5, #15
 80099a6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80099aa:	4652      	mov	r2, sl
 80099ac:	465b      	mov	r3, fp
 80099ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 80099b2:	f7f6 fe41 	bl	8000638 <__aeabi_dmul>
 80099b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80099b8:	1b5d      	subs	r5, r3, r5
 80099ba:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80099be:	e9d4 2300 	ldrd	r2, r3, [r4]
 80099c2:	e78f      	b.n	80098e4 <_strtod_l+0x3cc>
 80099c4:	3316      	adds	r3, #22
 80099c6:	dba8      	blt.n	800991a <_strtod_l+0x402>
 80099c8:	4b37      	ldr	r3, [pc, #220]	@ (8009aa8 <_strtod_l+0x590>)
 80099ca:	eba9 0808 	sub.w	r8, r9, r8
 80099ce:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80099d2:	e9d8 2300 	ldrd	r2, r3, [r8]
 80099d6:	4650      	mov	r0, sl
 80099d8:	4659      	mov	r1, fp
 80099da:	f7f6 ff57 	bl	800088c <__aeabi_ddiv>
 80099de:	e783      	b.n	80098e8 <_strtod_l+0x3d0>
 80099e0:	4b32      	ldr	r3, [pc, #200]	@ (8009aac <_strtod_l+0x594>)
 80099e2:	9308      	str	r3, [sp, #32]
 80099e4:	2300      	movs	r3, #0
 80099e6:	1124      	asrs	r4, r4, #4
 80099e8:	4650      	mov	r0, sl
 80099ea:	4659      	mov	r1, fp
 80099ec:	461e      	mov	r6, r3
 80099ee:	2c01      	cmp	r4, #1
 80099f0:	dc21      	bgt.n	8009a36 <_strtod_l+0x51e>
 80099f2:	b10b      	cbz	r3, 80099f8 <_strtod_l+0x4e0>
 80099f4:	4682      	mov	sl, r0
 80099f6:	468b      	mov	fp, r1
 80099f8:	492c      	ldr	r1, [pc, #176]	@ (8009aac <_strtod_l+0x594>)
 80099fa:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80099fe:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8009a02:	4652      	mov	r2, sl
 8009a04:	465b      	mov	r3, fp
 8009a06:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009a0a:	f7f6 fe15 	bl	8000638 <__aeabi_dmul>
 8009a0e:	4b28      	ldr	r3, [pc, #160]	@ (8009ab0 <_strtod_l+0x598>)
 8009a10:	460a      	mov	r2, r1
 8009a12:	400b      	ands	r3, r1
 8009a14:	4927      	ldr	r1, [pc, #156]	@ (8009ab4 <_strtod_l+0x59c>)
 8009a16:	428b      	cmp	r3, r1
 8009a18:	4682      	mov	sl, r0
 8009a1a:	d898      	bhi.n	800994e <_strtod_l+0x436>
 8009a1c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009a20:	428b      	cmp	r3, r1
 8009a22:	bf86      	itte	hi
 8009a24:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8009ab8 <_strtod_l+0x5a0>
 8009a28:	f04f 3aff 	movhi.w	sl, #4294967295
 8009a2c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8009a30:	2300      	movs	r3, #0
 8009a32:	9308      	str	r3, [sp, #32]
 8009a34:	e07a      	b.n	8009b2c <_strtod_l+0x614>
 8009a36:	07e2      	lsls	r2, r4, #31
 8009a38:	d505      	bpl.n	8009a46 <_strtod_l+0x52e>
 8009a3a:	9b08      	ldr	r3, [sp, #32]
 8009a3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a40:	f7f6 fdfa 	bl	8000638 <__aeabi_dmul>
 8009a44:	2301      	movs	r3, #1
 8009a46:	9a08      	ldr	r2, [sp, #32]
 8009a48:	3208      	adds	r2, #8
 8009a4a:	3601      	adds	r6, #1
 8009a4c:	1064      	asrs	r4, r4, #1
 8009a4e:	9208      	str	r2, [sp, #32]
 8009a50:	e7cd      	b.n	80099ee <_strtod_l+0x4d6>
 8009a52:	d0ed      	beq.n	8009a30 <_strtod_l+0x518>
 8009a54:	4264      	negs	r4, r4
 8009a56:	f014 020f 	ands.w	r2, r4, #15
 8009a5a:	d00a      	beq.n	8009a72 <_strtod_l+0x55a>
 8009a5c:	4b12      	ldr	r3, [pc, #72]	@ (8009aa8 <_strtod_l+0x590>)
 8009a5e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009a62:	4650      	mov	r0, sl
 8009a64:	4659      	mov	r1, fp
 8009a66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a6a:	f7f6 ff0f 	bl	800088c <__aeabi_ddiv>
 8009a6e:	4682      	mov	sl, r0
 8009a70:	468b      	mov	fp, r1
 8009a72:	1124      	asrs	r4, r4, #4
 8009a74:	d0dc      	beq.n	8009a30 <_strtod_l+0x518>
 8009a76:	2c1f      	cmp	r4, #31
 8009a78:	dd20      	ble.n	8009abc <_strtod_l+0x5a4>
 8009a7a:	2400      	movs	r4, #0
 8009a7c:	46a0      	mov	r8, r4
 8009a7e:	940a      	str	r4, [sp, #40]	@ 0x28
 8009a80:	46a1      	mov	r9, r4
 8009a82:	9a05      	ldr	r2, [sp, #20]
 8009a84:	2322      	movs	r3, #34	@ 0x22
 8009a86:	f04f 0a00 	mov.w	sl, #0
 8009a8a:	f04f 0b00 	mov.w	fp, #0
 8009a8e:	6013      	str	r3, [r2, #0]
 8009a90:	e768      	b.n	8009964 <_strtod_l+0x44c>
 8009a92:	bf00      	nop
 8009a94:	0800ccb5 	.word	0x0800ccb5
 8009a98:	0800cecc 	.word	0x0800cecc
 8009a9c:	0800ccad 	.word	0x0800ccad
 8009aa0:	0800cce4 	.word	0x0800cce4
 8009aa4:	0800d075 	.word	0x0800d075
 8009aa8:	0800ce00 	.word	0x0800ce00
 8009aac:	0800cdd8 	.word	0x0800cdd8
 8009ab0:	7ff00000 	.word	0x7ff00000
 8009ab4:	7ca00000 	.word	0x7ca00000
 8009ab8:	7fefffff 	.word	0x7fefffff
 8009abc:	f014 0310 	ands.w	r3, r4, #16
 8009ac0:	bf18      	it	ne
 8009ac2:	236a      	movne	r3, #106	@ 0x6a
 8009ac4:	4ea9      	ldr	r6, [pc, #676]	@ (8009d6c <_strtod_l+0x854>)
 8009ac6:	9308      	str	r3, [sp, #32]
 8009ac8:	4650      	mov	r0, sl
 8009aca:	4659      	mov	r1, fp
 8009acc:	2300      	movs	r3, #0
 8009ace:	07e2      	lsls	r2, r4, #31
 8009ad0:	d504      	bpl.n	8009adc <_strtod_l+0x5c4>
 8009ad2:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009ad6:	f7f6 fdaf 	bl	8000638 <__aeabi_dmul>
 8009ada:	2301      	movs	r3, #1
 8009adc:	1064      	asrs	r4, r4, #1
 8009ade:	f106 0608 	add.w	r6, r6, #8
 8009ae2:	d1f4      	bne.n	8009ace <_strtod_l+0x5b6>
 8009ae4:	b10b      	cbz	r3, 8009aea <_strtod_l+0x5d2>
 8009ae6:	4682      	mov	sl, r0
 8009ae8:	468b      	mov	fp, r1
 8009aea:	9b08      	ldr	r3, [sp, #32]
 8009aec:	b1b3      	cbz	r3, 8009b1c <_strtod_l+0x604>
 8009aee:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8009af2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	4659      	mov	r1, fp
 8009afa:	dd0f      	ble.n	8009b1c <_strtod_l+0x604>
 8009afc:	2b1f      	cmp	r3, #31
 8009afe:	dd55      	ble.n	8009bac <_strtod_l+0x694>
 8009b00:	2b34      	cmp	r3, #52	@ 0x34
 8009b02:	bfde      	ittt	le
 8009b04:	f04f 33ff 	movle.w	r3, #4294967295
 8009b08:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8009b0c:	4093      	lslle	r3, r2
 8009b0e:	f04f 0a00 	mov.w	sl, #0
 8009b12:	bfcc      	ite	gt
 8009b14:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8009b18:	ea03 0b01 	andle.w	fp, r3, r1
 8009b1c:	2200      	movs	r2, #0
 8009b1e:	2300      	movs	r3, #0
 8009b20:	4650      	mov	r0, sl
 8009b22:	4659      	mov	r1, fp
 8009b24:	f7f6 fff0 	bl	8000b08 <__aeabi_dcmpeq>
 8009b28:	2800      	cmp	r0, #0
 8009b2a:	d1a6      	bne.n	8009a7a <_strtod_l+0x562>
 8009b2c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009b2e:	9300      	str	r3, [sp, #0]
 8009b30:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8009b32:	9805      	ldr	r0, [sp, #20]
 8009b34:	462b      	mov	r3, r5
 8009b36:	463a      	mov	r2, r7
 8009b38:	f7ff f8c6 	bl	8008cc8 <__s2b>
 8009b3c:	900a      	str	r0, [sp, #40]	@ 0x28
 8009b3e:	2800      	cmp	r0, #0
 8009b40:	f43f af05 	beq.w	800994e <_strtod_l+0x436>
 8009b44:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009b46:	2a00      	cmp	r2, #0
 8009b48:	eba9 0308 	sub.w	r3, r9, r8
 8009b4c:	bfa8      	it	ge
 8009b4e:	2300      	movge	r3, #0
 8009b50:	9312      	str	r3, [sp, #72]	@ 0x48
 8009b52:	2400      	movs	r4, #0
 8009b54:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8009b58:	9316      	str	r3, [sp, #88]	@ 0x58
 8009b5a:	46a0      	mov	r8, r4
 8009b5c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009b5e:	9805      	ldr	r0, [sp, #20]
 8009b60:	6859      	ldr	r1, [r3, #4]
 8009b62:	f7ff f809 	bl	8008b78 <_Balloc>
 8009b66:	4681      	mov	r9, r0
 8009b68:	2800      	cmp	r0, #0
 8009b6a:	f43f aef4 	beq.w	8009956 <_strtod_l+0x43e>
 8009b6e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009b70:	691a      	ldr	r2, [r3, #16]
 8009b72:	3202      	adds	r2, #2
 8009b74:	f103 010c 	add.w	r1, r3, #12
 8009b78:	0092      	lsls	r2, r2, #2
 8009b7a:	300c      	adds	r0, #12
 8009b7c:	f000 fd72 	bl	800a664 <memcpy>
 8009b80:	ec4b ab10 	vmov	d0, sl, fp
 8009b84:	9805      	ldr	r0, [sp, #20]
 8009b86:	aa1c      	add	r2, sp, #112	@ 0x70
 8009b88:	a91b      	add	r1, sp, #108	@ 0x6c
 8009b8a:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8009b8e:	f7ff fbd7 	bl	8009340 <__d2b>
 8009b92:	901a      	str	r0, [sp, #104]	@ 0x68
 8009b94:	2800      	cmp	r0, #0
 8009b96:	f43f aede 	beq.w	8009956 <_strtod_l+0x43e>
 8009b9a:	9805      	ldr	r0, [sp, #20]
 8009b9c:	2101      	movs	r1, #1
 8009b9e:	f7ff f929 	bl	8008df4 <__i2b>
 8009ba2:	4680      	mov	r8, r0
 8009ba4:	b948      	cbnz	r0, 8009bba <_strtod_l+0x6a2>
 8009ba6:	f04f 0800 	mov.w	r8, #0
 8009baa:	e6d4      	b.n	8009956 <_strtod_l+0x43e>
 8009bac:	f04f 32ff 	mov.w	r2, #4294967295
 8009bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8009bb4:	ea03 0a0a 	and.w	sl, r3, sl
 8009bb8:	e7b0      	b.n	8009b1c <_strtod_l+0x604>
 8009bba:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8009bbc:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009bbe:	2d00      	cmp	r5, #0
 8009bc0:	bfab      	itete	ge
 8009bc2:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8009bc4:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009bc6:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8009bc8:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8009bca:	bfac      	ite	ge
 8009bcc:	18ef      	addge	r7, r5, r3
 8009bce:	1b5e      	sublt	r6, r3, r5
 8009bd0:	9b08      	ldr	r3, [sp, #32]
 8009bd2:	1aed      	subs	r5, r5, r3
 8009bd4:	4415      	add	r5, r2
 8009bd6:	4b66      	ldr	r3, [pc, #408]	@ (8009d70 <_strtod_l+0x858>)
 8009bd8:	3d01      	subs	r5, #1
 8009bda:	429d      	cmp	r5, r3
 8009bdc:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009be0:	da50      	bge.n	8009c84 <_strtod_l+0x76c>
 8009be2:	1b5b      	subs	r3, r3, r5
 8009be4:	2b1f      	cmp	r3, #31
 8009be6:	eba2 0203 	sub.w	r2, r2, r3
 8009bea:	f04f 0101 	mov.w	r1, #1
 8009bee:	dc3d      	bgt.n	8009c6c <_strtod_l+0x754>
 8009bf0:	fa01 f303 	lsl.w	r3, r1, r3
 8009bf4:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009bf6:	2300      	movs	r3, #0
 8009bf8:	9310      	str	r3, [sp, #64]	@ 0x40
 8009bfa:	18bd      	adds	r5, r7, r2
 8009bfc:	9b08      	ldr	r3, [sp, #32]
 8009bfe:	42af      	cmp	r7, r5
 8009c00:	4416      	add	r6, r2
 8009c02:	441e      	add	r6, r3
 8009c04:	463b      	mov	r3, r7
 8009c06:	bfa8      	it	ge
 8009c08:	462b      	movge	r3, r5
 8009c0a:	42b3      	cmp	r3, r6
 8009c0c:	bfa8      	it	ge
 8009c0e:	4633      	movge	r3, r6
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	bfc2      	ittt	gt
 8009c14:	1aed      	subgt	r5, r5, r3
 8009c16:	1af6      	subgt	r6, r6, r3
 8009c18:	1aff      	subgt	r7, r7, r3
 8009c1a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	dd16      	ble.n	8009c4e <_strtod_l+0x736>
 8009c20:	4641      	mov	r1, r8
 8009c22:	9805      	ldr	r0, [sp, #20]
 8009c24:	461a      	mov	r2, r3
 8009c26:	f7ff f9a5 	bl	8008f74 <__pow5mult>
 8009c2a:	4680      	mov	r8, r0
 8009c2c:	2800      	cmp	r0, #0
 8009c2e:	d0ba      	beq.n	8009ba6 <_strtod_l+0x68e>
 8009c30:	4601      	mov	r1, r0
 8009c32:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009c34:	9805      	ldr	r0, [sp, #20]
 8009c36:	f7ff f8f3 	bl	8008e20 <__multiply>
 8009c3a:	900e      	str	r0, [sp, #56]	@ 0x38
 8009c3c:	2800      	cmp	r0, #0
 8009c3e:	f43f ae8a 	beq.w	8009956 <_strtod_l+0x43e>
 8009c42:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009c44:	9805      	ldr	r0, [sp, #20]
 8009c46:	f7fe ffd7 	bl	8008bf8 <_Bfree>
 8009c4a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009c4c:	931a      	str	r3, [sp, #104]	@ 0x68
 8009c4e:	2d00      	cmp	r5, #0
 8009c50:	dc1d      	bgt.n	8009c8e <_strtod_l+0x776>
 8009c52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	dd23      	ble.n	8009ca0 <_strtod_l+0x788>
 8009c58:	4649      	mov	r1, r9
 8009c5a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009c5c:	9805      	ldr	r0, [sp, #20]
 8009c5e:	f7ff f989 	bl	8008f74 <__pow5mult>
 8009c62:	4681      	mov	r9, r0
 8009c64:	b9e0      	cbnz	r0, 8009ca0 <_strtod_l+0x788>
 8009c66:	f04f 0900 	mov.w	r9, #0
 8009c6a:	e674      	b.n	8009956 <_strtod_l+0x43e>
 8009c6c:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8009c70:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8009c74:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8009c78:	35e2      	adds	r5, #226	@ 0xe2
 8009c7a:	fa01 f305 	lsl.w	r3, r1, r5
 8009c7e:	9310      	str	r3, [sp, #64]	@ 0x40
 8009c80:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009c82:	e7ba      	b.n	8009bfa <_strtod_l+0x6e2>
 8009c84:	2300      	movs	r3, #0
 8009c86:	9310      	str	r3, [sp, #64]	@ 0x40
 8009c88:	2301      	movs	r3, #1
 8009c8a:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009c8c:	e7b5      	b.n	8009bfa <_strtod_l+0x6e2>
 8009c8e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009c90:	9805      	ldr	r0, [sp, #20]
 8009c92:	462a      	mov	r2, r5
 8009c94:	f7ff f9c8 	bl	8009028 <__lshift>
 8009c98:	901a      	str	r0, [sp, #104]	@ 0x68
 8009c9a:	2800      	cmp	r0, #0
 8009c9c:	d1d9      	bne.n	8009c52 <_strtod_l+0x73a>
 8009c9e:	e65a      	b.n	8009956 <_strtod_l+0x43e>
 8009ca0:	2e00      	cmp	r6, #0
 8009ca2:	dd07      	ble.n	8009cb4 <_strtod_l+0x79c>
 8009ca4:	4649      	mov	r1, r9
 8009ca6:	9805      	ldr	r0, [sp, #20]
 8009ca8:	4632      	mov	r2, r6
 8009caa:	f7ff f9bd 	bl	8009028 <__lshift>
 8009cae:	4681      	mov	r9, r0
 8009cb0:	2800      	cmp	r0, #0
 8009cb2:	d0d8      	beq.n	8009c66 <_strtod_l+0x74e>
 8009cb4:	2f00      	cmp	r7, #0
 8009cb6:	dd08      	ble.n	8009cca <_strtod_l+0x7b2>
 8009cb8:	4641      	mov	r1, r8
 8009cba:	9805      	ldr	r0, [sp, #20]
 8009cbc:	463a      	mov	r2, r7
 8009cbe:	f7ff f9b3 	bl	8009028 <__lshift>
 8009cc2:	4680      	mov	r8, r0
 8009cc4:	2800      	cmp	r0, #0
 8009cc6:	f43f ae46 	beq.w	8009956 <_strtod_l+0x43e>
 8009cca:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009ccc:	9805      	ldr	r0, [sp, #20]
 8009cce:	464a      	mov	r2, r9
 8009cd0:	f7ff fa32 	bl	8009138 <__mdiff>
 8009cd4:	4604      	mov	r4, r0
 8009cd6:	2800      	cmp	r0, #0
 8009cd8:	f43f ae3d 	beq.w	8009956 <_strtod_l+0x43e>
 8009cdc:	68c3      	ldr	r3, [r0, #12]
 8009cde:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009ce0:	2300      	movs	r3, #0
 8009ce2:	60c3      	str	r3, [r0, #12]
 8009ce4:	4641      	mov	r1, r8
 8009ce6:	f7ff fa0b 	bl	8009100 <__mcmp>
 8009cea:	2800      	cmp	r0, #0
 8009cec:	da46      	bge.n	8009d7c <_strtod_l+0x864>
 8009cee:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009cf0:	ea53 030a 	orrs.w	r3, r3, sl
 8009cf4:	d16c      	bne.n	8009dd0 <_strtod_l+0x8b8>
 8009cf6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d168      	bne.n	8009dd0 <_strtod_l+0x8b8>
 8009cfe:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009d02:	0d1b      	lsrs	r3, r3, #20
 8009d04:	051b      	lsls	r3, r3, #20
 8009d06:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009d0a:	d961      	bls.n	8009dd0 <_strtod_l+0x8b8>
 8009d0c:	6963      	ldr	r3, [r4, #20]
 8009d0e:	b913      	cbnz	r3, 8009d16 <_strtod_l+0x7fe>
 8009d10:	6923      	ldr	r3, [r4, #16]
 8009d12:	2b01      	cmp	r3, #1
 8009d14:	dd5c      	ble.n	8009dd0 <_strtod_l+0x8b8>
 8009d16:	4621      	mov	r1, r4
 8009d18:	2201      	movs	r2, #1
 8009d1a:	9805      	ldr	r0, [sp, #20]
 8009d1c:	f7ff f984 	bl	8009028 <__lshift>
 8009d20:	4641      	mov	r1, r8
 8009d22:	4604      	mov	r4, r0
 8009d24:	f7ff f9ec 	bl	8009100 <__mcmp>
 8009d28:	2800      	cmp	r0, #0
 8009d2a:	dd51      	ble.n	8009dd0 <_strtod_l+0x8b8>
 8009d2c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009d30:	9a08      	ldr	r2, [sp, #32]
 8009d32:	0d1b      	lsrs	r3, r3, #20
 8009d34:	051b      	lsls	r3, r3, #20
 8009d36:	2a00      	cmp	r2, #0
 8009d38:	d06b      	beq.n	8009e12 <_strtod_l+0x8fa>
 8009d3a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009d3e:	d868      	bhi.n	8009e12 <_strtod_l+0x8fa>
 8009d40:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8009d44:	f67f ae9d 	bls.w	8009a82 <_strtod_l+0x56a>
 8009d48:	4b0a      	ldr	r3, [pc, #40]	@ (8009d74 <_strtod_l+0x85c>)
 8009d4a:	4650      	mov	r0, sl
 8009d4c:	4659      	mov	r1, fp
 8009d4e:	2200      	movs	r2, #0
 8009d50:	f7f6 fc72 	bl	8000638 <__aeabi_dmul>
 8009d54:	4b08      	ldr	r3, [pc, #32]	@ (8009d78 <_strtod_l+0x860>)
 8009d56:	400b      	ands	r3, r1
 8009d58:	4682      	mov	sl, r0
 8009d5a:	468b      	mov	fp, r1
 8009d5c:	2b00      	cmp	r3, #0
 8009d5e:	f47f ae05 	bne.w	800996c <_strtod_l+0x454>
 8009d62:	9a05      	ldr	r2, [sp, #20]
 8009d64:	2322      	movs	r3, #34	@ 0x22
 8009d66:	6013      	str	r3, [r2, #0]
 8009d68:	e600      	b.n	800996c <_strtod_l+0x454>
 8009d6a:	bf00      	nop
 8009d6c:	0800cef8 	.word	0x0800cef8
 8009d70:	fffffc02 	.word	0xfffffc02
 8009d74:	39500000 	.word	0x39500000
 8009d78:	7ff00000 	.word	0x7ff00000
 8009d7c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8009d80:	d165      	bne.n	8009e4e <_strtod_l+0x936>
 8009d82:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009d84:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009d88:	b35a      	cbz	r2, 8009de2 <_strtod_l+0x8ca>
 8009d8a:	4a9f      	ldr	r2, [pc, #636]	@ (800a008 <_strtod_l+0xaf0>)
 8009d8c:	4293      	cmp	r3, r2
 8009d8e:	d12b      	bne.n	8009de8 <_strtod_l+0x8d0>
 8009d90:	9b08      	ldr	r3, [sp, #32]
 8009d92:	4651      	mov	r1, sl
 8009d94:	b303      	cbz	r3, 8009dd8 <_strtod_l+0x8c0>
 8009d96:	4b9d      	ldr	r3, [pc, #628]	@ (800a00c <_strtod_l+0xaf4>)
 8009d98:	465a      	mov	r2, fp
 8009d9a:	4013      	ands	r3, r2
 8009d9c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009da0:	f04f 32ff 	mov.w	r2, #4294967295
 8009da4:	d81b      	bhi.n	8009dde <_strtod_l+0x8c6>
 8009da6:	0d1b      	lsrs	r3, r3, #20
 8009da8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009dac:	fa02 f303 	lsl.w	r3, r2, r3
 8009db0:	4299      	cmp	r1, r3
 8009db2:	d119      	bne.n	8009de8 <_strtod_l+0x8d0>
 8009db4:	4b96      	ldr	r3, [pc, #600]	@ (800a010 <_strtod_l+0xaf8>)
 8009db6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009db8:	429a      	cmp	r2, r3
 8009dba:	d102      	bne.n	8009dc2 <_strtod_l+0x8aa>
 8009dbc:	3101      	adds	r1, #1
 8009dbe:	f43f adca 	beq.w	8009956 <_strtod_l+0x43e>
 8009dc2:	4b92      	ldr	r3, [pc, #584]	@ (800a00c <_strtod_l+0xaf4>)
 8009dc4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009dc6:	401a      	ands	r2, r3
 8009dc8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8009dcc:	f04f 0a00 	mov.w	sl, #0
 8009dd0:	9b08      	ldr	r3, [sp, #32]
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	d1b8      	bne.n	8009d48 <_strtod_l+0x830>
 8009dd6:	e5c9      	b.n	800996c <_strtod_l+0x454>
 8009dd8:	f04f 33ff 	mov.w	r3, #4294967295
 8009ddc:	e7e8      	b.n	8009db0 <_strtod_l+0x898>
 8009dde:	4613      	mov	r3, r2
 8009de0:	e7e6      	b.n	8009db0 <_strtod_l+0x898>
 8009de2:	ea53 030a 	orrs.w	r3, r3, sl
 8009de6:	d0a1      	beq.n	8009d2c <_strtod_l+0x814>
 8009de8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009dea:	b1db      	cbz	r3, 8009e24 <_strtod_l+0x90c>
 8009dec:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009dee:	4213      	tst	r3, r2
 8009df0:	d0ee      	beq.n	8009dd0 <_strtod_l+0x8b8>
 8009df2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009df4:	9a08      	ldr	r2, [sp, #32]
 8009df6:	4650      	mov	r0, sl
 8009df8:	4659      	mov	r1, fp
 8009dfa:	b1bb      	cbz	r3, 8009e2c <_strtod_l+0x914>
 8009dfc:	f7ff fb6e 	bl	80094dc <sulp>
 8009e00:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009e04:	ec53 2b10 	vmov	r2, r3, d0
 8009e08:	f7f6 fa60 	bl	80002cc <__adddf3>
 8009e0c:	4682      	mov	sl, r0
 8009e0e:	468b      	mov	fp, r1
 8009e10:	e7de      	b.n	8009dd0 <_strtod_l+0x8b8>
 8009e12:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8009e16:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009e1a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009e1e:	f04f 3aff 	mov.w	sl, #4294967295
 8009e22:	e7d5      	b.n	8009dd0 <_strtod_l+0x8b8>
 8009e24:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009e26:	ea13 0f0a 	tst.w	r3, sl
 8009e2a:	e7e1      	b.n	8009df0 <_strtod_l+0x8d8>
 8009e2c:	f7ff fb56 	bl	80094dc <sulp>
 8009e30:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009e34:	ec53 2b10 	vmov	r2, r3, d0
 8009e38:	f7f6 fa46 	bl	80002c8 <__aeabi_dsub>
 8009e3c:	2200      	movs	r2, #0
 8009e3e:	2300      	movs	r3, #0
 8009e40:	4682      	mov	sl, r0
 8009e42:	468b      	mov	fp, r1
 8009e44:	f7f6 fe60 	bl	8000b08 <__aeabi_dcmpeq>
 8009e48:	2800      	cmp	r0, #0
 8009e4a:	d0c1      	beq.n	8009dd0 <_strtod_l+0x8b8>
 8009e4c:	e619      	b.n	8009a82 <_strtod_l+0x56a>
 8009e4e:	4641      	mov	r1, r8
 8009e50:	4620      	mov	r0, r4
 8009e52:	f7ff facd 	bl	80093f0 <__ratio>
 8009e56:	ec57 6b10 	vmov	r6, r7, d0
 8009e5a:	2200      	movs	r2, #0
 8009e5c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009e60:	4630      	mov	r0, r6
 8009e62:	4639      	mov	r1, r7
 8009e64:	f7f6 fe64 	bl	8000b30 <__aeabi_dcmple>
 8009e68:	2800      	cmp	r0, #0
 8009e6a:	d06f      	beq.n	8009f4c <_strtod_l+0xa34>
 8009e6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009e6e:	2b00      	cmp	r3, #0
 8009e70:	d17a      	bne.n	8009f68 <_strtod_l+0xa50>
 8009e72:	f1ba 0f00 	cmp.w	sl, #0
 8009e76:	d158      	bne.n	8009f2a <_strtod_l+0xa12>
 8009e78:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009e7a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d15a      	bne.n	8009f38 <_strtod_l+0xa20>
 8009e82:	4b64      	ldr	r3, [pc, #400]	@ (800a014 <_strtod_l+0xafc>)
 8009e84:	2200      	movs	r2, #0
 8009e86:	4630      	mov	r0, r6
 8009e88:	4639      	mov	r1, r7
 8009e8a:	f7f6 fe47 	bl	8000b1c <__aeabi_dcmplt>
 8009e8e:	2800      	cmp	r0, #0
 8009e90:	d159      	bne.n	8009f46 <_strtod_l+0xa2e>
 8009e92:	4630      	mov	r0, r6
 8009e94:	4639      	mov	r1, r7
 8009e96:	4b60      	ldr	r3, [pc, #384]	@ (800a018 <_strtod_l+0xb00>)
 8009e98:	2200      	movs	r2, #0
 8009e9a:	f7f6 fbcd 	bl	8000638 <__aeabi_dmul>
 8009e9e:	4606      	mov	r6, r0
 8009ea0:	460f      	mov	r7, r1
 8009ea2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8009ea6:	9606      	str	r6, [sp, #24]
 8009ea8:	9307      	str	r3, [sp, #28]
 8009eaa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009eae:	4d57      	ldr	r5, [pc, #348]	@ (800a00c <_strtod_l+0xaf4>)
 8009eb0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009eb4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009eb6:	401d      	ands	r5, r3
 8009eb8:	4b58      	ldr	r3, [pc, #352]	@ (800a01c <_strtod_l+0xb04>)
 8009eba:	429d      	cmp	r5, r3
 8009ebc:	f040 80b2 	bne.w	800a024 <_strtod_l+0xb0c>
 8009ec0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009ec2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8009ec6:	ec4b ab10 	vmov	d0, sl, fp
 8009eca:	f7ff f9c9 	bl	8009260 <__ulp>
 8009ece:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009ed2:	ec51 0b10 	vmov	r0, r1, d0
 8009ed6:	f7f6 fbaf 	bl	8000638 <__aeabi_dmul>
 8009eda:	4652      	mov	r2, sl
 8009edc:	465b      	mov	r3, fp
 8009ede:	f7f6 f9f5 	bl	80002cc <__adddf3>
 8009ee2:	460b      	mov	r3, r1
 8009ee4:	4949      	ldr	r1, [pc, #292]	@ (800a00c <_strtod_l+0xaf4>)
 8009ee6:	4a4e      	ldr	r2, [pc, #312]	@ (800a020 <_strtod_l+0xb08>)
 8009ee8:	4019      	ands	r1, r3
 8009eea:	4291      	cmp	r1, r2
 8009eec:	4682      	mov	sl, r0
 8009eee:	d942      	bls.n	8009f76 <_strtod_l+0xa5e>
 8009ef0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009ef2:	4b47      	ldr	r3, [pc, #284]	@ (800a010 <_strtod_l+0xaf8>)
 8009ef4:	429a      	cmp	r2, r3
 8009ef6:	d103      	bne.n	8009f00 <_strtod_l+0x9e8>
 8009ef8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009efa:	3301      	adds	r3, #1
 8009efc:	f43f ad2b 	beq.w	8009956 <_strtod_l+0x43e>
 8009f00:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800a010 <_strtod_l+0xaf8>
 8009f04:	f04f 3aff 	mov.w	sl, #4294967295
 8009f08:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009f0a:	9805      	ldr	r0, [sp, #20]
 8009f0c:	f7fe fe74 	bl	8008bf8 <_Bfree>
 8009f10:	9805      	ldr	r0, [sp, #20]
 8009f12:	4649      	mov	r1, r9
 8009f14:	f7fe fe70 	bl	8008bf8 <_Bfree>
 8009f18:	9805      	ldr	r0, [sp, #20]
 8009f1a:	4641      	mov	r1, r8
 8009f1c:	f7fe fe6c 	bl	8008bf8 <_Bfree>
 8009f20:	9805      	ldr	r0, [sp, #20]
 8009f22:	4621      	mov	r1, r4
 8009f24:	f7fe fe68 	bl	8008bf8 <_Bfree>
 8009f28:	e618      	b.n	8009b5c <_strtod_l+0x644>
 8009f2a:	f1ba 0f01 	cmp.w	sl, #1
 8009f2e:	d103      	bne.n	8009f38 <_strtod_l+0xa20>
 8009f30:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	f43f ada5 	beq.w	8009a82 <_strtod_l+0x56a>
 8009f38:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8009fe8 <_strtod_l+0xad0>
 8009f3c:	4f35      	ldr	r7, [pc, #212]	@ (800a014 <_strtod_l+0xafc>)
 8009f3e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009f42:	2600      	movs	r6, #0
 8009f44:	e7b1      	b.n	8009eaa <_strtod_l+0x992>
 8009f46:	4f34      	ldr	r7, [pc, #208]	@ (800a018 <_strtod_l+0xb00>)
 8009f48:	2600      	movs	r6, #0
 8009f4a:	e7aa      	b.n	8009ea2 <_strtod_l+0x98a>
 8009f4c:	4b32      	ldr	r3, [pc, #200]	@ (800a018 <_strtod_l+0xb00>)
 8009f4e:	4630      	mov	r0, r6
 8009f50:	4639      	mov	r1, r7
 8009f52:	2200      	movs	r2, #0
 8009f54:	f7f6 fb70 	bl	8000638 <__aeabi_dmul>
 8009f58:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009f5a:	4606      	mov	r6, r0
 8009f5c:	460f      	mov	r7, r1
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d09f      	beq.n	8009ea2 <_strtod_l+0x98a>
 8009f62:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009f66:	e7a0      	b.n	8009eaa <_strtod_l+0x992>
 8009f68:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8009ff0 <_strtod_l+0xad8>
 8009f6c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009f70:	ec57 6b17 	vmov	r6, r7, d7
 8009f74:	e799      	b.n	8009eaa <_strtod_l+0x992>
 8009f76:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8009f7a:	9b08      	ldr	r3, [sp, #32]
 8009f7c:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d1c1      	bne.n	8009f08 <_strtod_l+0x9f0>
 8009f84:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009f88:	0d1b      	lsrs	r3, r3, #20
 8009f8a:	051b      	lsls	r3, r3, #20
 8009f8c:	429d      	cmp	r5, r3
 8009f8e:	d1bb      	bne.n	8009f08 <_strtod_l+0x9f0>
 8009f90:	4630      	mov	r0, r6
 8009f92:	4639      	mov	r1, r7
 8009f94:	f7f6 feb0 	bl	8000cf8 <__aeabi_d2lz>
 8009f98:	f7f6 fb20 	bl	80005dc <__aeabi_l2d>
 8009f9c:	4602      	mov	r2, r0
 8009f9e:	460b      	mov	r3, r1
 8009fa0:	4630      	mov	r0, r6
 8009fa2:	4639      	mov	r1, r7
 8009fa4:	f7f6 f990 	bl	80002c8 <__aeabi_dsub>
 8009fa8:	460b      	mov	r3, r1
 8009faa:	4602      	mov	r2, r0
 8009fac:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009fb0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009fb4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009fb6:	ea46 060a 	orr.w	r6, r6, sl
 8009fba:	431e      	orrs	r6, r3
 8009fbc:	d06f      	beq.n	800a09e <_strtod_l+0xb86>
 8009fbe:	a30e      	add	r3, pc, #56	@ (adr r3, 8009ff8 <_strtod_l+0xae0>)
 8009fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fc4:	f7f6 fdaa 	bl	8000b1c <__aeabi_dcmplt>
 8009fc8:	2800      	cmp	r0, #0
 8009fca:	f47f accf 	bne.w	800996c <_strtod_l+0x454>
 8009fce:	a30c      	add	r3, pc, #48	@ (adr r3, 800a000 <_strtod_l+0xae8>)
 8009fd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fd4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009fd8:	f7f6 fdbe 	bl	8000b58 <__aeabi_dcmpgt>
 8009fdc:	2800      	cmp	r0, #0
 8009fde:	d093      	beq.n	8009f08 <_strtod_l+0x9f0>
 8009fe0:	e4c4      	b.n	800996c <_strtod_l+0x454>
 8009fe2:	bf00      	nop
 8009fe4:	f3af 8000 	nop.w
 8009fe8:	00000000 	.word	0x00000000
 8009fec:	bff00000 	.word	0xbff00000
 8009ff0:	00000000 	.word	0x00000000
 8009ff4:	3ff00000 	.word	0x3ff00000
 8009ff8:	94a03595 	.word	0x94a03595
 8009ffc:	3fdfffff 	.word	0x3fdfffff
 800a000:	35afe535 	.word	0x35afe535
 800a004:	3fe00000 	.word	0x3fe00000
 800a008:	000fffff 	.word	0x000fffff
 800a00c:	7ff00000 	.word	0x7ff00000
 800a010:	7fefffff 	.word	0x7fefffff
 800a014:	3ff00000 	.word	0x3ff00000
 800a018:	3fe00000 	.word	0x3fe00000
 800a01c:	7fe00000 	.word	0x7fe00000
 800a020:	7c9fffff 	.word	0x7c9fffff
 800a024:	9b08      	ldr	r3, [sp, #32]
 800a026:	b323      	cbz	r3, 800a072 <_strtod_l+0xb5a>
 800a028:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800a02c:	d821      	bhi.n	800a072 <_strtod_l+0xb5a>
 800a02e:	a328      	add	r3, pc, #160	@ (adr r3, 800a0d0 <_strtod_l+0xbb8>)
 800a030:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a034:	4630      	mov	r0, r6
 800a036:	4639      	mov	r1, r7
 800a038:	f7f6 fd7a 	bl	8000b30 <__aeabi_dcmple>
 800a03c:	b1a0      	cbz	r0, 800a068 <_strtod_l+0xb50>
 800a03e:	4639      	mov	r1, r7
 800a040:	4630      	mov	r0, r6
 800a042:	f7f6 fdd1 	bl	8000be8 <__aeabi_d2uiz>
 800a046:	2801      	cmp	r0, #1
 800a048:	bf38      	it	cc
 800a04a:	2001      	movcc	r0, #1
 800a04c:	f7f6 fa7a 	bl	8000544 <__aeabi_ui2d>
 800a050:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a052:	4606      	mov	r6, r0
 800a054:	460f      	mov	r7, r1
 800a056:	b9fb      	cbnz	r3, 800a098 <_strtod_l+0xb80>
 800a058:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a05c:	9014      	str	r0, [sp, #80]	@ 0x50
 800a05e:	9315      	str	r3, [sp, #84]	@ 0x54
 800a060:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800a064:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a068:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a06a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800a06e:	1b5b      	subs	r3, r3, r5
 800a070:	9311      	str	r3, [sp, #68]	@ 0x44
 800a072:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800a076:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800a07a:	f7ff f8f1 	bl	8009260 <__ulp>
 800a07e:	4650      	mov	r0, sl
 800a080:	ec53 2b10 	vmov	r2, r3, d0
 800a084:	4659      	mov	r1, fp
 800a086:	f7f6 fad7 	bl	8000638 <__aeabi_dmul>
 800a08a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a08e:	f7f6 f91d 	bl	80002cc <__adddf3>
 800a092:	4682      	mov	sl, r0
 800a094:	468b      	mov	fp, r1
 800a096:	e770      	b.n	8009f7a <_strtod_l+0xa62>
 800a098:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800a09c:	e7e0      	b.n	800a060 <_strtod_l+0xb48>
 800a09e:	a30e      	add	r3, pc, #56	@ (adr r3, 800a0d8 <_strtod_l+0xbc0>)
 800a0a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0a4:	f7f6 fd3a 	bl	8000b1c <__aeabi_dcmplt>
 800a0a8:	e798      	b.n	8009fdc <_strtod_l+0xac4>
 800a0aa:	2300      	movs	r3, #0
 800a0ac:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a0ae:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800a0b0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a0b2:	6013      	str	r3, [r2, #0]
 800a0b4:	f7ff ba6d 	b.w	8009592 <_strtod_l+0x7a>
 800a0b8:	2a65      	cmp	r2, #101	@ 0x65
 800a0ba:	f43f ab66 	beq.w	800978a <_strtod_l+0x272>
 800a0be:	2a45      	cmp	r2, #69	@ 0x45
 800a0c0:	f43f ab63 	beq.w	800978a <_strtod_l+0x272>
 800a0c4:	2301      	movs	r3, #1
 800a0c6:	f7ff bb9e 	b.w	8009806 <_strtod_l+0x2ee>
 800a0ca:	bf00      	nop
 800a0cc:	f3af 8000 	nop.w
 800a0d0:	ffc00000 	.word	0xffc00000
 800a0d4:	41dfffff 	.word	0x41dfffff
 800a0d8:	94a03595 	.word	0x94a03595
 800a0dc:	3fcfffff 	.word	0x3fcfffff

0800a0e0 <_strtod_r>:
 800a0e0:	4b01      	ldr	r3, [pc, #4]	@ (800a0e8 <_strtod_r+0x8>)
 800a0e2:	f7ff ba19 	b.w	8009518 <_strtod_l>
 800a0e6:	bf00      	nop
 800a0e8:	200000e0 	.word	0x200000e0

0800a0ec <_strtol_l.constprop.0>:
 800a0ec:	2b24      	cmp	r3, #36	@ 0x24
 800a0ee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a0f2:	4686      	mov	lr, r0
 800a0f4:	4690      	mov	r8, r2
 800a0f6:	d801      	bhi.n	800a0fc <_strtol_l.constprop.0+0x10>
 800a0f8:	2b01      	cmp	r3, #1
 800a0fa:	d106      	bne.n	800a10a <_strtol_l.constprop.0+0x1e>
 800a0fc:	f7fd fdbc 	bl	8007c78 <__errno>
 800a100:	2316      	movs	r3, #22
 800a102:	6003      	str	r3, [r0, #0]
 800a104:	2000      	movs	r0, #0
 800a106:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a10a:	4834      	ldr	r0, [pc, #208]	@ (800a1dc <_strtol_l.constprop.0+0xf0>)
 800a10c:	460d      	mov	r5, r1
 800a10e:	462a      	mov	r2, r5
 800a110:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a114:	5d06      	ldrb	r6, [r0, r4]
 800a116:	f016 0608 	ands.w	r6, r6, #8
 800a11a:	d1f8      	bne.n	800a10e <_strtol_l.constprop.0+0x22>
 800a11c:	2c2d      	cmp	r4, #45	@ 0x2d
 800a11e:	d12d      	bne.n	800a17c <_strtol_l.constprop.0+0x90>
 800a120:	782c      	ldrb	r4, [r5, #0]
 800a122:	2601      	movs	r6, #1
 800a124:	1c95      	adds	r5, r2, #2
 800a126:	f033 0210 	bics.w	r2, r3, #16
 800a12a:	d109      	bne.n	800a140 <_strtol_l.constprop.0+0x54>
 800a12c:	2c30      	cmp	r4, #48	@ 0x30
 800a12e:	d12a      	bne.n	800a186 <_strtol_l.constprop.0+0x9a>
 800a130:	782a      	ldrb	r2, [r5, #0]
 800a132:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a136:	2a58      	cmp	r2, #88	@ 0x58
 800a138:	d125      	bne.n	800a186 <_strtol_l.constprop.0+0x9a>
 800a13a:	786c      	ldrb	r4, [r5, #1]
 800a13c:	2310      	movs	r3, #16
 800a13e:	3502      	adds	r5, #2
 800a140:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800a144:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a148:	2200      	movs	r2, #0
 800a14a:	fbbc f9f3 	udiv	r9, ip, r3
 800a14e:	4610      	mov	r0, r2
 800a150:	fb03 ca19 	mls	sl, r3, r9, ip
 800a154:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800a158:	2f09      	cmp	r7, #9
 800a15a:	d81b      	bhi.n	800a194 <_strtol_l.constprop.0+0xa8>
 800a15c:	463c      	mov	r4, r7
 800a15e:	42a3      	cmp	r3, r4
 800a160:	dd27      	ble.n	800a1b2 <_strtol_l.constprop.0+0xc6>
 800a162:	1c57      	adds	r7, r2, #1
 800a164:	d007      	beq.n	800a176 <_strtol_l.constprop.0+0x8a>
 800a166:	4581      	cmp	r9, r0
 800a168:	d320      	bcc.n	800a1ac <_strtol_l.constprop.0+0xc0>
 800a16a:	d101      	bne.n	800a170 <_strtol_l.constprop.0+0x84>
 800a16c:	45a2      	cmp	sl, r4
 800a16e:	db1d      	blt.n	800a1ac <_strtol_l.constprop.0+0xc0>
 800a170:	fb00 4003 	mla	r0, r0, r3, r4
 800a174:	2201      	movs	r2, #1
 800a176:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a17a:	e7eb      	b.n	800a154 <_strtol_l.constprop.0+0x68>
 800a17c:	2c2b      	cmp	r4, #43	@ 0x2b
 800a17e:	bf04      	itt	eq
 800a180:	782c      	ldrbeq	r4, [r5, #0]
 800a182:	1c95      	addeq	r5, r2, #2
 800a184:	e7cf      	b.n	800a126 <_strtol_l.constprop.0+0x3a>
 800a186:	2b00      	cmp	r3, #0
 800a188:	d1da      	bne.n	800a140 <_strtol_l.constprop.0+0x54>
 800a18a:	2c30      	cmp	r4, #48	@ 0x30
 800a18c:	bf0c      	ite	eq
 800a18e:	2308      	moveq	r3, #8
 800a190:	230a      	movne	r3, #10
 800a192:	e7d5      	b.n	800a140 <_strtol_l.constprop.0+0x54>
 800a194:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800a198:	2f19      	cmp	r7, #25
 800a19a:	d801      	bhi.n	800a1a0 <_strtol_l.constprop.0+0xb4>
 800a19c:	3c37      	subs	r4, #55	@ 0x37
 800a19e:	e7de      	b.n	800a15e <_strtol_l.constprop.0+0x72>
 800a1a0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800a1a4:	2f19      	cmp	r7, #25
 800a1a6:	d804      	bhi.n	800a1b2 <_strtol_l.constprop.0+0xc6>
 800a1a8:	3c57      	subs	r4, #87	@ 0x57
 800a1aa:	e7d8      	b.n	800a15e <_strtol_l.constprop.0+0x72>
 800a1ac:	f04f 32ff 	mov.w	r2, #4294967295
 800a1b0:	e7e1      	b.n	800a176 <_strtol_l.constprop.0+0x8a>
 800a1b2:	1c53      	adds	r3, r2, #1
 800a1b4:	d108      	bne.n	800a1c8 <_strtol_l.constprop.0+0xdc>
 800a1b6:	2322      	movs	r3, #34	@ 0x22
 800a1b8:	f8ce 3000 	str.w	r3, [lr]
 800a1bc:	4660      	mov	r0, ip
 800a1be:	f1b8 0f00 	cmp.w	r8, #0
 800a1c2:	d0a0      	beq.n	800a106 <_strtol_l.constprop.0+0x1a>
 800a1c4:	1e69      	subs	r1, r5, #1
 800a1c6:	e006      	b.n	800a1d6 <_strtol_l.constprop.0+0xea>
 800a1c8:	b106      	cbz	r6, 800a1cc <_strtol_l.constprop.0+0xe0>
 800a1ca:	4240      	negs	r0, r0
 800a1cc:	f1b8 0f00 	cmp.w	r8, #0
 800a1d0:	d099      	beq.n	800a106 <_strtol_l.constprop.0+0x1a>
 800a1d2:	2a00      	cmp	r2, #0
 800a1d4:	d1f6      	bne.n	800a1c4 <_strtol_l.constprop.0+0xd8>
 800a1d6:	f8c8 1000 	str.w	r1, [r8]
 800a1da:	e794      	b.n	800a106 <_strtol_l.constprop.0+0x1a>
 800a1dc:	0800cf21 	.word	0x0800cf21

0800a1e0 <_strtol_r>:
 800a1e0:	f7ff bf84 	b.w	800a0ec <_strtol_l.constprop.0>

0800a1e4 <__ssputs_r>:
 800a1e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a1e8:	688e      	ldr	r6, [r1, #8]
 800a1ea:	461f      	mov	r7, r3
 800a1ec:	42be      	cmp	r6, r7
 800a1ee:	680b      	ldr	r3, [r1, #0]
 800a1f0:	4682      	mov	sl, r0
 800a1f2:	460c      	mov	r4, r1
 800a1f4:	4690      	mov	r8, r2
 800a1f6:	d82d      	bhi.n	800a254 <__ssputs_r+0x70>
 800a1f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a1fc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a200:	d026      	beq.n	800a250 <__ssputs_r+0x6c>
 800a202:	6965      	ldr	r5, [r4, #20]
 800a204:	6909      	ldr	r1, [r1, #16]
 800a206:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a20a:	eba3 0901 	sub.w	r9, r3, r1
 800a20e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a212:	1c7b      	adds	r3, r7, #1
 800a214:	444b      	add	r3, r9
 800a216:	106d      	asrs	r5, r5, #1
 800a218:	429d      	cmp	r5, r3
 800a21a:	bf38      	it	cc
 800a21c:	461d      	movcc	r5, r3
 800a21e:	0553      	lsls	r3, r2, #21
 800a220:	d527      	bpl.n	800a272 <__ssputs_r+0x8e>
 800a222:	4629      	mov	r1, r5
 800a224:	f7fe fc1c 	bl	8008a60 <_malloc_r>
 800a228:	4606      	mov	r6, r0
 800a22a:	b360      	cbz	r0, 800a286 <__ssputs_r+0xa2>
 800a22c:	6921      	ldr	r1, [r4, #16]
 800a22e:	464a      	mov	r2, r9
 800a230:	f000 fa18 	bl	800a664 <memcpy>
 800a234:	89a3      	ldrh	r3, [r4, #12]
 800a236:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a23a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a23e:	81a3      	strh	r3, [r4, #12]
 800a240:	6126      	str	r6, [r4, #16]
 800a242:	6165      	str	r5, [r4, #20]
 800a244:	444e      	add	r6, r9
 800a246:	eba5 0509 	sub.w	r5, r5, r9
 800a24a:	6026      	str	r6, [r4, #0]
 800a24c:	60a5      	str	r5, [r4, #8]
 800a24e:	463e      	mov	r6, r7
 800a250:	42be      	cmp	r6, r7
 800a252:	d900      	bls.n	800a256 <__ssputs_r+0x72>
 800a254:	463e      	mov	r6, r7
 800a256:	6820      	ldr	r0, [r4, #0]
 800a258:	4632      	mov	r2, r6
 800a25a:	4641      	mov	r1, r8
 800a25c:	f000 f9c6 	bl	800a5ec <memmove>
 800a260:	68a3      	ldr	r3, [r4, #8]
 800a262:	1b9b      	subs	r3, r3, r6
 800a264:	60a3      	str	r3, [r4, #8]
 800a266:	6823      	ldr	r3, [r4, #0]
 800a268:	4433      	add	r3, r6
 800a26a:	6023      	str	r3, [r4, #0]
 800a26c:	2000      	movs	r0, #0
 800a26e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a272:	462a      	mov	r2, r5
 800a274:	f000 fd89 	bl	800ad8a <_realloc_r>
 800a278:	4606      	mov	r6, r0
 800a27a:	2800      	cmp	r0, #0
 800a27c:	d1e0      	bne.n	800a240 <__ssputs_r+0x5c>
 800a27e:	6921      	ldr	r1, [r4, #16]
 800a280:	4650      	mov	r0, sl
 800a282:	f7fe fb79 	bl	8008978 <_free_r>
 800a286:	230c      	movs	r3, #12
 800a288:	f8ca 3000 	str.w	r3, [sl]
 800a28c:	89a3      	ldrh	r3, [r4, #12]
 800a28e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a292:	81a3      	strh	r3, [r4, #12]
 800a294:	f04f 30ff 	mov.w	r0, #4294967295
 800a298:	e7e9      	b.n	800a26e <__ssputs_r+0x8a>
	...

0800a29c <_svfiprintf_r>:
 800a29c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2a0:	4698      	mov	r8, r3
 800a2a2:	898b      	ldrh	r3, [r1, #12]
 800a2a4:	061b      	lsls	r3, r3, #24
 800a2a6:	b09d      	sub	sp, #116	@ 0x74
 800a2a8:	4607      	mov	r7, r0
 800a2aa:	460d      	mov	r5, r1
 800a2ac:	4614      	mov	r4, r2
 800a2ae:	d510      	bpl.n	800a2d2 <_svfiprintf_r+0x36>
 800a2b0:	690b      	ldr	r3, [r1, #16]
 800a2b2:	b973      	cbnz	r3, 800a2d2 <_svfiprintf_r+0x36>
 800a2b4:	2140      	movs	r1, #64	@ 0x40
 800a2b6:	f7fe fbd3 	bl	8008a60 <_malloc_r>
 800a2ba:	6028      	str	r0, [r5, #0]
 800a2bc:	6128      	str	r0, [r5, #16]
 800a2be:	b930      	cbnz	r0, 800a2ce <_svfiprintf_r+0x32>
 800a2c0:	230c      	movs	r3, #12
 800a2c2:	603b      	str	r3, [r7, #0]
 800a2c4:	f04f 30ff 	mov.w	r0, #4294967295
 800a2c8:	b01d      	add	sp, #116	@ 0x74
 800a2ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2ce:	2340      	movs	r3, #64	@ 0x40
 800a2d0:	616b      	str	r3, [r5, #20]
 800a2d2:	2300      	movs	r3, #0
 800a2d4:	9309      	str	r3, [sp, #36]	@ 0x24
 800a2d6:	2320      	movs	r3, #32
 800a2d8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a2dc:	f8cd 800c 	str.w	r8, [sp, #12]
 800a2e0:	2330      	movs	r3, #48	@ 0x30
 800a2e2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a480 <_svfiprintf_r+0x1e4>
 800a2e6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a2ea:	f04f 0901 	mov.w	r9, #1
 800a2ee:	4623      	mov	r3, r4
 800a2f0:	469a      	mov	sl, r3
 800a2f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a2f6:	b10a      	cbz	r2, 800a2fc <_svfiprintf_r+0x60>
 800a2f8:	2a25      	cmp	r2, #37	@ 0x25
 800a2fa:	d1f9      	bne.n	800a2f0 <_svfiprintf_r+0x54>
 800a2fc:	ebba 0b04 	subs.w	fp, sl, r4
 800a300:	d00b      	beq.n	800a31a <_svfiprintf_r+0x7e>
 800a302:	465b      	mov	r3, fp
 800a304:	4622      	mov	r2, r4
 800a306:	4629      	mov	r1, r5
 800a308:	4638      	mov	r0, r7
 800a30a:	f7ff ff6b 	bl	800a1e4 <__ssputs_r>
 800a30e:	3001      	adds	r0, #1
 800a310:	f000 80a7 	beq.w	800a462 <_svfiprintf_r+0x1c6>
 800a314:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a316:	445a      	add	r2, fp
 800a318:	9209      	str	r2, [sp, #36]	@ 0x24
 800a31a:	f89a 3000 	ldrb.w	r3, [sl]
 800a31e:	2b00      	cmp	r3, #0
 800a320:	f000 809f 	beq.w	800a462 <_svfiprintf_r+0x1c6>
 800a324:	2300      	movs	r3, #0
 800a326:	f04f 32ff 	mov.w	r2, #4294967295
 800a32a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a32e:	f10a 0a01 	add.w	sl, sl, #1
 800a332:	9304      	str	r3, [sp, #16]
 800a334:	9307      	str	r3, [sp, #28]
 800a336:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a33a:	931a      	str	r3, [sp, #104]	@ 0x68
 800a33c:	4654      	mov	r4, sl
 800a33e:	2205      	movs	r2, #5
 800a340:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a344:	484e      	ldr	r0, [pc, #312]	@ (800a480 <_svfiprintf_r+0x1e4>)
 800a346:	f7f5 ff63 	bl	8000210 <memchr>
 800a34a:	9a04      	ldr	r2, [sp, #16]
 800a34c:	b9d8      	cbnz	r0, 800a386 <_svfiprintf_r+0xea>
 800a34e:	06d0      	lsls	r0, r2, #27
 800a350:	bf44      	itt	mi
 800a352:	2320      	movmi	r3, #32
 800a354:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a358:	0711      	lsls	r1, r2, #28
 800a35a:	bf44      	itt	mi
 800a35c:	232b      	movmi	r3, #43	@ 0x2b
 800a35e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a362:	f89a 3000 	ldrb.w	r3, [sl]
 800a366:	2b2a      	cmp	r3, #42	@ 0x2a
 800a368:	d015      	beq.n	800a396 <_svfiprintf_r+0xfa>
 800a36a:	9a07      	ldr	r2, [sp, #28]
 800a36c:	4654      	mov	r4, sl
 800a36e:	2000      	movs	r0, #0
 800a370:	f04f 0c0a 	mov.w	ip, #10
 800a374:	4621      	mov	r1, r4
 800a376:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a37a:	3b30      	subs	r3, #48	@ 0x30
 800a37c:	2b09      	cmp	r3, #9
 800a37e:	d94b      	bls.n	800a418 <_svfiprintf_r+0x17c>
 800a380:	b1b0      	cbz	r0, 800a3b0 <_svfiprintf_r+0x114>
 800a382:	9207      	str	r2, [sp, #28]
 800a384:	e014      	b.n	800a3b0 <_svfiprintf_r+0x114>
 800a386:	eba0 0308 	sub.w	r3, r0, r8
 800a38a:	fa09 f303 	lsl.w	r3, r9, r3
 800a38e:	4313      	orrs	r3, r2
 800a390:	9304      	str	r3, [sp, #16]
 800a392:	46a2      	mov	sl, r4
 800a394:	e7d2      	b.n	800a33c <_svfiprintf_r+0xa0>
 800a396:	9b03      	ldr	r3, [sp, #12]
 800a398:	1d19      	adds	r1, r3, #4
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	9103      	str	r1, [sp, #12]
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	bfbb      	ittet	lt
 800a3a2:	425b      	neglt	r3, r3
 800a3a4:	f042 0202 	orrlt.w	r2, r2, #2
 800a3a8:	9307      	strge	r3, [sp, #28]
 800a3aa:	9307      	strlt	r3, [sp, #28]
 800a3ac:	bfb8      	it	lt
 800a3ae:	9204      	strlt	r2, [sp, #16]
 800a3b0:	7823      	ldrb	r3, [r4, #0]
 800a3b2:	2b2e      	cmp	r3, #46	@ 0x2e
 800a3b4:	d10a      	bne.n	800a3cc <_svfiprintf_r+0x130>
 800a3b6:	7863      	ldrb	r3, [r4, #1]
 800a3b8:	2b2a      	cmp	r3, #42	@ 0x2a
 800a3ba:	d132      	bne.n	800a422 <_svfiprintf_r+0x186>
 800a3bc:	9b03      	ldr	r3, [sp, #12]
 800a3be:	1d1a      	adds	r2, r3, #4
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	9203      	str	r2, [sp, #12]
 800a3c4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a3c8:	3402      	adds	r4, #2
 800a3ca:	9305      	str	r3, [sp, #20]
 800a3cc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a490 <_svfiprintf_r+0x1f4>
 800a3d0:	7821      	ldrb	r1, [r4, #0]
 800a3d2:	2203      	movs	r2, #3
 800a3d4:	4650      	mov	r0, sl
 800a3d6:	f7f5 ff1b 	bl	8000210 <memchr>
 800a3da:	b138      	cbz	r0, 800a3ec <_svfiprintf_r+0x150>
 800a3dc:	9b04      	ldr	r3, [sp, #16]
 800a3de:	eba0 000a 	sub.w	r0, r0, sl
 800a3e2:	2240      	movs	r2, #64	@ 0x40
 800a3e4:	4082      	lsls	r2, r0
 800a3e6:	4313      	orrs	r3, r2
 800a3e8:	3401      	adds	r4, #1
 800a3ea:	9304      	str	r3, [sp, #16]
 800a3ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a3f0:	4824      	ldr	r0, [pc, #144]	@ (800a484 <_svfiprintf_r+0x1e8>)
 800a3f2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a3f6:	2206      	movs	r2, #6
 800a3f8:	f7f5 ff0a 	bl	8000210 <memchr>
 800a3fc:	2800      	cmp	r0, #0
 800a3fe:	d036      	beq.n	800a46e <_svfiprintf_r+0x1d2>
 800a400:	4b21      	ldr	r3, [pc, #132]	@ (800a488 <_svfiprintf_r+0x1ec>)
 800a402:	bb1b      	cbnz	r3, 800a44c <_svfiprintf_r+0x1b0>
 800a404:	9b03      	ldr	r3, [sp, #12]
 800a406:	3307      	adds	r3, #7
 800a408:	f023 0307 	bic.w	r3, r3, #7
 800a40c:	3308      	adds	r3, #8
 800a40e:	9303      	str	r3, [sp, #12]
 800a410:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a412:	4433      	add	r3, r6
 800a414:	9309      	str	r3, [sp, #36]	@ 0x24
 800a416:	e76a      	b.n	800a2ee <_svfiprintf_r+0x52>
 800a418:	fb0c 3202 	mla	r2, ip, r2, r3
 800a41c:	460c      	mov	r4, r1
 800a41e:	2001      	movs	r0, #1
 800a420:	e7a8      	b.n	800a374 <_svfiprintf_r+0xd8>
 800a422:	2300      	movs	r3, #0
 800a424:	3401      	adds	r4, #1
 800a426:	9305      	str	r3, [sp, #20]
 800a428:	4619      	mov	r1, r3
 800a42a:	f04f 0c0a 	mov.w	ip, #10
 800a42e:	4620      	mov	r0, r4
 800a430:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a434:	3a30      	subs	r2, #48	@ 0x30
 800a436:	2a09      	cmp	r2, #9
 800a438:	d903      	bls.n	800a442 <_svfiprintf_r+0x1a6>
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d0c6      	beq.n	800a3cc <_svfiprintf_r+0x130>
 800a43e:	9105      	str	r1, [sp, #20]
 800a440:	e7c4      	b.n	800a3cc <_svfiprintf_r+0x130>
 800a442:	fb0c 2101 	mla	r1, ip, r1, r2
 800a446:	4604      	mov	r4, r0
 800a448:	2301      	movs	r3, #1
 800a44a:	e7f0      	b.n	800a42e <_svfiprintf_r+0x192>
 800a44c:	ab03      	add	r3, sp, #12
 800a44e:	9300      	str	r3, [sp, #0]
 800a450:	462a      	mov	r2, r5
 800a452:	4b0e      	ldr	r3, [pc, #56]	@ (800a48c <_svfiprintf_r+0x1f0>)
 800a454:	a904      	add	r1, sp, #16
 800a456:	4638      	mov	r0, r7
 800a458:	f7fc fcca 	bl	8006df0 <_printf_float>
 800a45c:	1c42      	adds	r2, r0, #1
 800a45e:	4606      	mov	r6, r0
 800a460:	d1d6      	bne.n	800a410 <_svfiprintf_r+0x174>
 800a462:	89ab      	ldrh	r3, [r5, #12]
 800a464:	065b      	lsls	r3, r3, #25
 800a466:	f53f af2d 	bmi.w	800a2c4 <_svfiprintf_r+0x28>
 800a46a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a46c:	e72c      	b.n	800a2c8 <_svfiprintf_r+0x2c>
 800a46e:	ab03      	add	r3, sp, #12
 800a470:	9300      	str	r3, [sp, #0]
 800a472:	462a      	mov	r2, r5
 800a474:	4b05      	ldr	r3, [pc, #20]	@ (800a48c <_svfiprintf_r+0x1f0>)
 800a476:	a904      	add	r1, sp, #16
 800a478:	4638      	mov	r0, r7
 800a47a:	f7fc ff51 	bl	8007320 <_printf_i>
 800a47e:	e7ed      	b.n	800a45c <_svfiprintf_r+0x1c0>
 800a480:	0800d021 	.word	0x0800d021
 800a484:	0800d02b 	.word	0x0800d02b
 800a488:	08006df1 	.word	0x08006df1
 800a48c:	0800a1e5 	.word	0x0800a1e5
 800a490:	0800d027 	.word	0x0800d027

0800a494 <__sflush_r>:
 800a494:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a498:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a49c:	0716      	lsls	r6, r2, #28
 800a49e:	4605      	mov	r5, r0
 800a4a0:	460c      	mov	r4, r1
 800a4a2:	d454      	bmi.n	800a54e <__sflush_r+0xba>
 800a4a4:	684b      	ldr	r3, [r1, #4]
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	dc02      	bgt.n	800a4b0 <__sflush_r+0x1c>
 800a4aa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	dd48      	ble.n	800a542 <__sflush_r+0xae>
 800a4b0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a4b2:	2e00      	cmp	r6, #0
 800a4b4:	d045      	beq.n	800a542 <__sflush_r+0xae>
 800a4b6:	2300      	movs	r3, #0
 800a4b8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a4bc:	682f      	ldr	r7, [r5, #0]
 800a4be:	6a21      	ldr	r1, [r4, #32]
 800a4c0:	602b      	str	r3, [r5, #0]
 800a4c2:	d030      	beq.n	800a526 <__sflush_r+0x92>
 800a4c4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a4c6:	89a3      	ldrh	r3, [r4, #12]
 800a4c8:	0759      	lsls	r1, r3, #29
 800a4ca:	d505      	bpl.n	800a4d8 <__sflush_r+0x44>
 800a4cc:	6863      	ldr	r3, [r4, #4]
 800a4ce:	1ad2      	subs	r2, r2, r3
 800a4d0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a4d2:	b10b      	cbz	r3, 800a4d8 <__sflush_r+0x44>
 800a4d4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a4d6:	1ad2      	subs	r2, r2, r3
 800a4d8:	2300      	movs	r3, #0
 800a4da:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a4dc:	6a21      	ldr	r1, [r4, #32]
 800a4de:	4628      	mov	r0, r5
 800a4e0:	47b0      	blx	r6
 800a4e2:	1c43      	adds	r3, r0, #1
 800a4e4:	89a3      	ldrh	r3, [r4, #12]
 800a4e6:	d106      	bne.n	800a4f6 <__sflush_r+0x62>
 800a4e8:	6829      	ldr	r1, [r5, #0]
 800a4ea:	291d      	cmp	r1, #29
 800a4ec:	d82b      	bhi.n	800a546 <__sflush_r+0xb2>
 800a4ee:	4a2a      	ldr	r2, [pc, #168]	@ (800a598 <__sflush_r+0x104>)
 800a4f0:	410a      	asrs	r2, r1
 800a4f2:	07d6      	lsls	r6, r2, #31
 800a4f4:	d427      	bmi.n	800a546 <__sflush_r+0xb2>
 800a4f6:	2200      	movs	r2, #0
 800a4f8:	6062      	str	r2, [r4, #4]
 800a4fa:	04d9      	lsls	r1, r3, #19
 800a4fc:	6922      	ldr	r2, [r4, #16]
 800a4fe:	6022      	str	r2, [r4, #0]
 800a500:	d504      	bpl.n	800a50c <__sflush_r+0x78>
 800a502:	1c42      	adds	r2, r0, #1
 800a504:	d101      	bne.n	800a50a <__sflush_r+0x76>
 800a506:	682b      	ldr	r3, [r5, #0]
 800a508:	b903      	cbnz	r3, 800a50c <__sflush_r+0x78>
 800a50a:	6560      	str	r0, [r4, #84]	@ 0x54
 800a50c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a50e:	602f      	str	r7, [r5, #0]
 800a510:	b1b9      	cbz	r1, 800a542 <__sflush_r+0xae>
 800a512:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a516:	4299      	cmp	r1, r3
 800a518:	d002      	beq.n	800a520 <__sflush_r+0x8c>
 800a51a:	4628      	mov	r0, r5
 800a51c:	f7fe fa2c 	bl	8008978 <_free_r>
 800a520:	2300      	movs	r3, #0
 800a522:	6363      	str	r3, [r4, #52]	@ 0x34
 800a524:	e00d      	b.n	800a542 <__sflush_r+0xae>
 800a526:	2301      	movs	r3, #1
 800a528:	4628      	mov	r0, r5
 800a52a:	47b0      	blx	r6
 800a52c:	4602      	mov	r2, r0
 800a52e:	1c50      	adds	r0, r2, #1
 800a530:	d1c9      	bne.n	800a4c6 <__sflush_r+0x32>
 800a532:	682b      	ldr	r3, [r5, #0]
 800a534:	2b00      	cmp	r3, #0
 800a536:	d0c6      	beq.n	800a4c6 <__sflush_r+0x32>
 800a538:	2b1d      	cmp	r3, #29
 800a53a:	d001      	beq.n	800a540 <__sflush_r+0xac>
 800a53c:	2b16      	cmp	r3, #22
 800a53e:	d11e      	bne.n	800a57e <__sflush_r+0xea>
 800a540:	602f      	str	r7, [r5, #0]
 800a542:	2000      	movs	r0, #0
 800a544:	e022      	b.n	800a58c <__sflush_r+0xf8>
 800a546:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a54a:	b21b      	sxth	r3, r3
 800a54c:	e01b      	b.n	800a586 <__sflush_r+0xf2>
 800a54e:	690f      	ldr	r7, [r1, #16]
 800a550:	2f00      	cmp	r7, #0
 800a552:	d0f6      	beq.n	800a542 <__sflush_r+0xae>
 800a554:	0793      	lsls	r3, r2, #30
 800a556:	680e      	ldr	r6, [r1, #0]
 800a558:	bf08      	it	eq
 800a55a:	694b      	ldreq	r3, [r1, #20]
 800a55c:	600f      	str	r7, [r1, #0]
 800a55e:	bf18      	it	ne
 800a560:	2300      	movne	r3, #0
 800a562:	eba6 0807 	sub.w	r8, r6, r7
 800a566:	608b      	str	r3, [r1, #8]
 800a568:	f1b8 0f00 	cmp.w	r8, #0
 800a56c:	dde9      	ble.n	800a542 <__sflush_r+0xae>
 800a56e:	6a21      	ldr	r1, [r4, #32]
 800a570:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a572:	4643      	mov	r3, r8
 800a574:	463a      	mov	r2, r7
 800a576:	4628      	mov	r0, r5
 800a578:	47b0      	blx	r6
 800a57a:	2800      	cmp	r0, #0
 800a57c:	dc08      	bgt.n	800a590 <__sflush_r+0xfc>
 800a57e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a582:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a586:	81a3      	strh	r3, [r4, #12]
 800a588:	f04f 30ff 	mov.w	r0, #4294967295
 800a58c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a590:	4407      	add	r7, r0
 800a592:	eba8 0800 	sub.w	r8, r8, r0
 800a596:	e7e7      	b.n	800a568 <__sflush_r+0xd4>
 800a598:	dfbffffe 	.word	0xdfbffffe

0800a59c <_fflush_r>:
 800a59c:	b538      	push	{r3, r4, r5, lr}
 800a59e:	690b      	ldr	r3, [r1, #16]
 800a5a0:	4605      	mov	r5, r0
 800a5a2:	460c      	mov	r4, r1
 800a5a4:	b913      	cbnz	r3, 800a5ac <_fflush_r+0x10>
 800a5a6:	2500      	movs	r5, #0
 800a5a8:	4628      	mov	r0, r5
 800a5aa:	bd38      	pop	{r3, r4, r5, pc}
 800a5ac:	b118      	cbz	r0, 800a5b6 <_fflush_r+0x1a>
 800a5ae:	6a03      	ldr	r3, [r0, #32]
 800a5b0:	b90b      	cbnz	r3, 800a5b6 <_fflush_r+0x1a>
 800a5b2:	f7fd fa75 	bl	8007aa0 <__sinit>
 800a5b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	d0f3      	beq.n	800a5a6 <_fflush_r+0xa>
 800a5be:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a5c0:	07d0      	lsls	r0, r2, #31
 800a5c2:	d404      	bmi.n	800a5ce <_fflush_r+0x32>
 800a5c4:	0599      	lsls	r1, r3, #22
 800a5c6:	d402      	bmi.n	800a5ce <_fflush_r+0x32>
 800a5c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a5ca:	f7fd fb80 	bl	8007cce <__retarget_lock_acquire_recursive>
 800a5ce:	4628      	mov	r0, r5
 800a5d0:	4621      	mov	r1, r4
 800a5d2:	f7ff ff5f 	bl	800a494 <__sflush_r>
 800a5d6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a5d8:	07da      	lsls	r2, r3, #31
 800a5da:	4605      	mov	r5, r0
 800a5dc:	d4e4      	bmi.n	800a5a8 <_fflush_r+0xc>
 800a5de:	89a3      	ldrh	r3, [r4, #12]
 800a5e0:	059b      	lsls	r3, r3, #22
 800a5e2:	d4e1      	bmi.n	800a5a8 <_fflush_r+0xc>
 800a5e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a5e6:	f7fd fb73 	bl	8007cd0 <__retarget_lock_release_recursive>
 800a5ea:	e7dd      	b.n	800a5a8 <_fflush_r+0xc>

0800a5ec <memmove>:
 800a5ec:	4288      	cmp	r0, r1
 800a5ee:	b510      	push	{r4, lr}
 800a5f0:	eb01 0402 	add.w	r4, r1, r2
 800a5f4:	d902      	bls.n	800a5fc <memmove+0x10>
 800a5f6:	4284      	cmp	r4, r0
 800a5f8:	4623      	mov	r3, r4
 800a5fa:	d807      	bhi.n	800a60c <memmove+0x20>
 800a5fc:	1e43      	subs	r3, r0, #1
 800a5fe:	42a1      	cmp	r1, r4
 800a600:	d008      	beq.n	800a614 <memmove+0x28>
 800a602:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a606:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a60a:	e7f8      	b.n	800a5fe <memmove+0x12>
 800a60c:	4402      	add	r2, r0
 800a60e:	4601      	mov	r1, r0
 800a610:	428a      	cmp	r2, r1
 800a612:	d100      	bne.n	800a616 <memmove+0x2a>
 800a614:	bd10      	pop	{r4, pc}
 800a616:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a61a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a61e:	e7f7      	b.n	800a610 <memmove+0x24>

0800a620 <strncmp>:
 800a620:	b510      	push	{r4, lr}
 800a622:	b16a      	cbz	r2, 800a640 <strncmp+0x20>
 800a624:	3901      	subs	r1, #1
 800a626:	1884      	adds	r4, r0, r2
 800a628:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a62c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800a630:	429a      	cmp	r2, r3
 800a632:	d103      	bne.n	800a63c <strncmp+0x1c>
 800a634:	42a0      	cmp	r0, r4
 800a636:	d001      	beq.n	800a63c <strncmp+0x1c>
 800a638:	2a00      	cmp	r2, #0
 800a63a:	d1f5      	bne.n	800a628 <strncmp+0x8>
 800a63c:	1ad0      	subs	r0, r2, r3
 800a63e:	bd10      	pop	{r4, pc}
 800a640:	4610      	mov	r0, r2
 800a642:	e7fc      	b.n	800a63e <strncmp+0x1e>

0800a644 <_sbrk_r>:
 800a644:	b538      	push	{r3, r4, r5, lr}
 800a646:	4d06      	ldr	r5, [pc, #24]	@ (800a660 <_sbrk_r+0x1c>)
 800a648:	2300      	movs	r3, #0
 800a64a:	4604      	mov	r4, r0
 800a64c:	4608      	mov	r0, r1
 800a64e:	602b      	str	r3, [r5, #0]
 800a650:	f7f8 fcde 	bl	8003010 <_sbrk>
 800a654:	1c43      	adds	r3, r0, #1
 800a656:	d102      	bne.n	800a65e <_sbrk_r+0x1a>
 800a658:	682b      	ldr	r3, [r5, #0]
 800a65a:	b103      	cbz	r3, 800a65e <_sbrk_r+0x1a>
 800a65c:	6023      	str	r3, [r4, #0]
 800a65e:	bd38      	pop	{r3, r4, r5, pc}
 800a660:	20007c98 	.word	0x20007c98

0800a664 <memcpy>:
 800a664:	440a      	add	r2, r1
 800a666:	4291      	cmp	r1, r2
 800a668:	f100 33ff 	add.w	r3, r0, #4294967295
 800a66c:	d100      	bne.n	800a670 <memcpy+0xc>
 800a66e:	4770      	bx	lr
 800a670:	b510      	push	{r4, lr}
 800a672:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a676:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a67a:	4291      	cmp	r1, r2
 800a67c:	d1f9      	bne.n	800a672 <memcpy+0xe>
 800a67e:	bd10      	pop	{r4, pc}

0800a680 <nan>:
 800a680:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800a688 <nan+0x8>
 800a684:	4770      	bx	lr
 800a686:	bf00      	nop
 800a688:	00000000 	.word	0x00000000
 800a68c:	7ff80000 	.word	0x7ff80000

0800a690 <__assert_func>:
 800a690:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a692:	4614      	mov	r4, r2
 800a694:	461a      	mov	r2, r3
 800a696:	4b09      	ldr	r3, [pc, #36]	@ (800a6bc <__assert_func+0x2c>)
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	4605      	mov	r5, r0
 800a69c:	68d8      	ldr	r0, [r3, #12]
 800a69e:	b954      	cbnz	r4, 800a6b6 <__assert_func+0x26>
 800a6a0:	4b07      	ldr	r3, [pc, #28]	@ (800a6c0 <__assert_func+0x30>)
 800a6a2:	461c      	mov	r4, r3
 800a6a4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a6a8:	9100      	str	r1, [sp, #0]
 800a6aa:	462b      	mov	r3, r5
 800a6ac:	4905      	ldr	r1, [pc, #20]	@ (800a6c4 <__assert_func+0x34>)
 800a6ae:	f000 fba7 	bl	800ae00 <fiprintf>
 800a6b2:	f000 fbb7 	bl	800ae24 <abort>
 800a6b6:	4b04      	ldr	r3, [pc, #16]	@ (800a6c8 <__assert_func+0x38>)
 800a6b8:	e7f4      	b.n	800a6a4 <__assert_func+0x14>
 800a6ba:	bf00      	nop
 800a6bc:	20000090 	.word	0x20000090
 800a6c0:	0800d075 	.word	0x0800d075
 800a6c4:	0800d047 	.word	0x0800d047
 800a6c8:	0800d03a 	.word	0x0800d03a

0800a6cc <_calloc_r>:
 800a6cc:	b570      	push	{r4, r5, r6, lr}
 800a6ce:	fba1 5402 	umull	r5, r4, r1, r2
 800a6d2:	b93c      	cbnz	r4, 800a6e4 <_calloc_r+0x18>
 800a6d4:	4629      	mov	r1, r5
 800a6d6:	f7fe f9c3 	bl	8008a60 <_malloc_r>
 800a6da:	4606      	mov	r6, r0
 800a6dc:	b928      	cbnz	r0, 800a6ea <_calloc_r+0x1e>
 800a6de:	2600      	movs	r6, #0
 800a6e0:	4630      	mov	r0, r6
 800a6e2:	bd70      	pop	{r4, r5, r6, pc}
 800a6e4:	220c      	movs	r2, #12
 800a6e6:	6002      	str	r2, [r0, #0]
 800a6e8:	e7f9      	b.n	800a6de <_calloc_r+0x12>
 800a6ea:	462a      	mov	r2, r5
 800a6ec:	4621      	mov	r1, r4
 800a6ee:	f7fd fa70 	bl	8007bd2 <memset>
 800a6f2:	e7f5      	b.n	800a6e0 <_calloc_r+0x14>

0800a6f4 <rshift>:
 800a6f4:	6903      	ldr	r3, [r0, #16]
 800a6f6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a6fa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a6fe:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a702:	f100 0414 	add.w	r4, r0, #20
 800a706:	dd45      	ble.n	800a794 <rshift+0xa0>
 800a708:	f011 011f 	ands.w	r1, r1, #31
 800a70c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a710:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a714:	d10c      	bne.n	800a730 <rshift+0x3c>
 800a716:	f100 0710 	add.w	r7, r0, #16
 800a71a:	4629      	mov	r1, r5
 800a71c:	42b1      	cmp	r1, r6
 800a71e:	d334      	bcc.n	800a78a <rshift+0x96>
 800a720:	1a9b      	subs	r3, r3, r2
 800a722:	009b      	lsls	r3, r3, #2
 800a724:	1eea      	subs	r2, r5, #3
 800a726:	4296      	cmp	r6, r2
 800a728:	bf38      	it	cc
 800a72a:	2300      	movcc	r3, #0
 800a72c:	4423      	add	r3, r4
 800a72e:	e015      	b.n	800a75c <rshift+0x68>
 800a730:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a734:	f1c1 0820 	rsb	r8, r1, #32
 800a738:	40cf      	lsrs	r7, r1
 800a73a:	f105 0e04 	add.w	lr, r5, #4
 800a73e:	46a1      	mov	r9, r4
 800a740:	4576      	cmp	r6, lr
 800a742:	46f4      	mov	ip, lr
 800a744:	d815      	bhi.n	800a772 <rshift+0x7e>
 800a746:	1a9a      	subs	r2, r3, r2
 800a748:	0092      	lsls	r2, r2, #2
 800a74a:	3a04      	subs	r2, #4
 800a74c:	3501      	adds	r5, #1
 800a74e:	42ae      	cmp	r6, r5
 800a750:	bf38      	it	cc
 800a752:	2200      	movcc	r2, #0
 800a754:	18a3      	adds	r3, r4, r2
 800a756:	50a7      	str	r7, [r4, r2]
 800a758:	b107      	cbz	r7, 800a75c <rshift+0x68>
 800a75a:	3304      	adds	r3, #4
 800a75c:	1b1a      	subs	r2, r3, r4
 800a75e:	42a3      	cmp	r3, r4
 800a760:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a764:	bf08      	it	eq
 800a766:	2300      	moveq	r3, #0
 800a768:	6102      	str	r2, [r0, #16]
 800a76a:	bf08      	it	eq
 800a76c:	6143      	streq	r3, [r0, #20]
 800a76e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a772:	f8dc c000 	ldr.w	ip, [ip]
 800a776:	fa0c fc08 	lsl.w	ip, ip, r8
 800a77a:	ea4c 0707 	orr.w	r7, ip, r7
 800a77e:	f849 7b04 	str.w	r7, [r9], #4
 800a782:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a786:	40cf      	lsrs	r7, r1
 800a788:	e7da      	b.n	800a740 <rshift+0x4c>
 800a78a:	f851 cb04 	ldr.w	ip, [r1], #4
 800a78e:	f847 cf04 	str.w	ip, [r7, #4]!
 800a792:	e7c3      	b.n	800a71c <rshift+0x28>
 800a794:	4623      	mov	r3, r4
 800a796:	e7e1      	b.n	800a75c <rshift+0x68>

0800a798 <__hexdig_fun>:
 800a798:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800a79c:	2b09      	cmp	r3, #9
 800a79e:	d802      	bhi.n	800a7a6 <__hexdig_fun+0xe>
 800a7a0:	3820      	subs	r0, #32
 800a7a2:	b2c0      	uxtb	r0, r0
 800a7a4:	4770      	bx	lr
 800a7a6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800a7aa:	2b05      	cmp	r3, #5
 800a7ac:	d801      	bhi.n	800a7b2 <__hexdig_fun+0x1a>
 800a7ae:	3847      	subs	r0, #71	@ 0x47
 800a7b0:	e7f7      	b.n	800a7a2 <__hexdig_fun+0xa>
 800a7b2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800a7b6:	2b05      	cmp	r3, #5
 800a7b8:	d801      	bhi.n	800a7be <__hexdig_fun+0x26>
 800a7ba:	3827      	subs	r0, #39	@ 0x27
 800a7bc:	e7f1      	b.n	800a7a2 <__hexdig_fun+0xa>
 800a7be:	2000      	movs	r0, #0
 800a7c0:	4770      	bx	lr
	...

0800a7c4 <__gethex>:
 800a7c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7c8:	b085      	sub	sp, #20
 800a7ca:	468a      	mov	sl, r1
 800a7cc:	9302      	str	r3, [sp, #8]
 800a7ce:	680b      	ldr	r3, [r1, #0]
 800a7d0:	9001      	str	r0, [sp, #4]
 800a7d2:	4690      	mov	r8, r2
 800a7d4:	1c9c      	adds	r4, r3, #2
 800a7d6:	46a1      	mov	r9, r4
 800a7d8:	f814 0b01 	ldrb.w	r0, [r4], #1
 800a7dc:	2830      	cmp	r0, #48	@ 0x30
 800a7de:	d0fa      	beq.n	800a7d6 <__gethex+0x12>
 800a7e0:	eba9 0303 	sub.w	r3, r9, r3
 800a7e4:	f1a3 0b02 	sub.w	fp, r3, #2
 800a7e8:	f7ff ffd6 	bl	800a798 <__hexdig_fun>
 800a7ec:	4605      	mov	r5, r0
 800a7ee:	2800      	cmp	r0, #0
 800a7f0:	d168      	bne.n	800a8c4 <__gethex+0x100>
 800a7f2:	49a0      	ldr	r1, [pc, #640]	@ (800aa74 <__gethex+0x2b0>)
 800a7f4:	2201      	movs	r2, #1
 800a7f6:	4648      	mov	r0, r9
 800a7f8:	f7ff ff12 	bl	800a620 <strncmp>
 800a7fc:	4607      	mov	r7, r0
 800a7fe:	2800      	cmp	r0, #0
 800a800:	d167      	bne.n	800a8d2 <__gethex+0x10e>
 800a802:	f899 0001 	ldrb.w	r0, [r9, #1]
 800a806:	4626      	mov	r6, r4
 800a808:	f7ff ffc6 	bl	800a798 <__hexdig_fun>
 800a80c:	2800      	cmp	r0, #0
 800a80e:	d062      	beq.n	800a8d6 <__gethex+0x112>
 800a810:	4623      	mov	r3, r4
 800a812:	7818      	ldrb	r0, [r3, #0]
 800a814:	2830      	cmp	r0, #48	@ 0x30
 800a816:	4699      	mov	r9, r3
 800a818:	f103 0301 	add.w	r3, r3, #1
 800a81c:	d0f9      	beq.n	800a812 <__gethex+0x4e>
 800a81e:	f7ff ffbb 	bl	800a798 <__hexdig_fun>
 800a822:	fab0 f580 	clz	r5, r0
 800a826:	096d      	lsrs	r5, r5, #5
 800a828:	f04f 0b01 	mov.w	fp, #1
 800a82c:	464a      	mov	r2, r9
 800a82e:	4616      	mov	r6, r2
 800a830:	3201      	adds	r2, #1
 800a832:	7830      	ldrb	r0, [r6, #0]
 800a834:	f7ff ffb0 	bl	800a798 <__hexdig_fun>
 800a838:	2800      	cmp	r0, #0
 800a83a:	d1f8      	bne.n	800a82e <__gethex+0x6a>
 800a83c:	498d      	ldr	r1, [pc, #564]	@ (800aa74 <__gethex+0x2b0>)
 800a83e:	2201      	movs	r2, #1
 800a840:	4630      	mov	r0, r6
 800a842:	f7ff feed 	bl	800a620 <strncmp>
 800a846:	2800      	cmp	r0, #0
 800a848:	d13f      	bne.n	800a8ca <__gethex+0x106>
 800a84a:	b944      	cbnz	r4, 800a85e <__gethex+0x9a>
 800a84c:	1c74      	adds	r4, r6, #1
 800a84e:	4622      	mov	r2, r4
 800a850:	4616      	mov	r6, r2
 800a852:	3201      	adds	r2, #1
 800a854:	7830      	ldrb	r0, [r6, #0]
 800a856:	f7ff ff9f 	bl	800a798 <__hexdig_fun>
 800a85a:	2800      	cmp	r0, #0
 800a85c:	d1f8      	bne.n	800a850 <__gethex+0x8c>
 800a85e:	1ba4      	subs	r4, r4, r6
 800a860:	00a7      	lsls	r7, r4, #2
 800a862:	7833      	ldrb	r3, [r6, #0]
 800a864:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800a868:	2b50      	cmp	r3, #80	@ 0x50
 800a86a:	d13e      	bne.n	800a8ea <__gethex+0x126>
 800a86c:	7873      	ldrb	r3, [r6, #1]
 800a86e:	2b2b      	cmp	r3, #43	@ 0x2b
 800a870:	d033      	beq.n	800a8da <__gethex+0x116>
 800a872:	2b2d      	cmp	r3, #45	@ 0x2d
 800a874:	d034      	beq.n	800a8e0 <__gethex+0x11c>
 800a876:	1c71      	adds	r1, r6, #1
 800a878:	2400      	movs	r4, #0
 800a87a:	7808      	ldrb	r0, [r1, #0]
 800a87c:	f7ff ff8c 	bl	800a798 <__hexdig_fun>
 800a880:	1e43      	subs	r3, r0, #1
 800a882:	b2db      	uxtb	r3, r3
 800a884:	2b18      	cmp	r3, #24
 800a886:	d830      	bhi.n	800a8ea <__gethex+0x126>
 800a888:	f1a0 0210 	sub.w	r2, r0, #16
 800a88c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a890:	f7ff ff82 	bl	800a798 <__hexdig_fun>
 800a894:	f100 3cff 	add.w	ip, r0, #4294967295
 800a898:	fa5f fc8c 	uxtb.w	ip, ip
 800a89c:	f1bc 0f18 	cmp.w	ip, #24
 800a8a0:	f04f 030a 	mov.w	r3, #10
 800a8a4:	d91e      	bls.n	800a8e4 <__gethex+0x120>
 800a8a6:	b104      	cbz	r4, 800a8aa <__gethex+0xe6>
 800a8a8:	4252      	negs	r2, r2
 800a8aa:	4417      	add	r7, r2
 800a8ac:	f8ca 1000 	str.w	r1, [sl]
 800a8b0:	b1ed      	cbz	r5, 800a8ee <__gethex+0x12a>
 800a8b2:	f1bb 0f00 	cmp.w	fp, #0
 800a8b6:	bf0c      	ite	eq
 800a8b8:	2506      	moveq	r5, #6
 800a8ba:	2500      	movne	r5, #0
 800a8bc:	4628      	mov	r0, r5
 800a8be:	b005      	add	sp, #20
 800a8c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8c4:	2500      	movs	r5, #0
 800a8c6:	462c      	mov	r4, r5
 800a8c8:	e7b0      	b.n	800a82c <__gethex+0x68>
 800a8ca:	2c00      	cmp	r4, #0
 800a8cc:	d1c7      	bne.n	800a85e <__gethex+0x9a>
 800a8ce:	4627      	mov	r7, r4
 800a8d0:	e7c7      	b.n	800a862 <__gethex+0x9e>
 800a8d2:	464e      	mov	r6, r9
 800a8d4:	462f      	mov	r7, r5
 800a8d6:	2501      	movs	r5, #1
 800a8d8:	e7c3      	b.n	800a862 <__gethex+0x9e>
 800a8da:	2400      	movs	r4, #0
 800a8dc:	1cb1      	adds	r1, r6, #2
 800a8de:	e7cc      	b.n	800a87a <__gethex+0xb6>
 800a8e0:	2401      	movs	r4, #1
 800a8e2:	e7fb      	b.n	800a8dc <__gethex+0x118>
 800a8e4:	fb03 0002 	mla	r0, r3, r2, r0
 800a8e8:	e7ce      	b.n	800a888 <__gethex+0xc4>
 800a8ea:	4631      	mov	r1, r6
 800a8ec:	e7de      	b.n	800a8ac <__gethex+0xe8>
 800a8ee:	eba6 0309 	sub.w	r3, r6, r9
 800a8f2:	3b01      	subs	r3, #1
 800a8f4:	4629      	mov	r1, r5
 800a8f6:	2b07      	cmp	r3, #7
 800a8f8:	dc0a      	bgt.n	800a910 <__gethex+0x14c>
 800a8fa:	9801      	ldr	r0, [sp, #4]
 800a8fc:	f7fe f93c 	bl	8008b78 <_Balloc>
 800a900:	4604      	mov	r4, r0
 800a902:	b940      	cbnz	r0, 800a916 <__gethex+0x152>
 800a904:	4b5c      	ldr	r3, [pc, #368]	@ (800aa78 <__gethex+0x2b4>)
 800a906:	4602      	mov	r2, r0
 800a908:	21e4      	movs	r1, #228	@ 0xe4
 800a90a:	485c      	ldr	r0, [pc, #368]	@ (800aa7c <__gethex+0x2b8>)
 800a90c:	f7ff fec0 	bl	800a690 <__assert_func>
 800a910:	3101      	adds	r1, #1
 800a912:	105b      	asrs	r3, r3, #1
 800a914:	e7ef      	b.n	800a8f6 <__gethex+0x132>
 800a916:	f100 0a14 	add.w	sl, r0, #20
 800a91a:	2300      	movs	r3, #0
 800a91c:	4655      	mov	r5, sl
 800a91e:	469b      	mov	fp, r3
 800a920:	45b1      	cmp	r9, r6
 800a922:	d337      	bcc.n	800a994 <__gethex+0x1d0>
 800a924:	f845 bb04 	str.w	fp, [r5], #4
 800a928:	eba5 050a 	sub.w	r5, r5, sl
 800a92c:	10ad      	asrs	r5, r5, #2
 800a92e:	6125      	str	r5, [r4, #16]
 800a930:	4658      	mov	r0, fp
 800a932:	f7fe fa13 	bl	8008d5c <__hi0bits>
 800a936:	016d      	lsls	r5, r5, #5
 800a938:	f8d8 6000 	ldr.w	r6, [r8]
 800a93c:	1a2d      	subs	r5, r5, r0
 800a93e:	42b5      	cmp	r5, r6
 800a940:	dd54      	ble.n	800a9ec <__gethex+0x228>
 800a942:	1bad      	subs	r5, r5, r6
 800a944:	4629      	mov	r1, r5
 800a946:	4620      	mov	r0, r4
 800a948:	f7fe fda7 	bl	800949a <__any_on>
 800a94c:	4681      	mov	r9, r0
 800a94e:	b178      	cbz	r0, 800a970 <__gethex+0x1ac>
 800a950:	1e6b      	subs	r3, r5, #1
 800a952:	1159      	asrs	r1, r3, #5
 800a954:	f003 021f 	and.w	r2, r3, #31
 800a958:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800a95c:	f04f 0901 	mov.w	r9, #1
 800a960:	fa09 f202 	lsl.w	r2, r9, r2
 800a964:	420a      	tst	r2, r1
 800a966:	d003      	beq.n	800a970 <__gethex+0x1ac>
 800a968:	454b      	cmp	r3, r9
 800a96a:	dc36      	bgt.n	800a9da <__gethex+0x216>
 800a96c:	f04f 0902 	mov.w	r9, #2
 800a970:	4629      	mov	r1, r5
 800a972:	4620      	mov	r0, r4
 800a974:	f7ff febe 	bl	800a6f4 <rshift>
 800a978:	442f      	add	r7, r5
 800a97a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a97e:	42bb      	cmp	r3, r7
 800a980:	da42      	bge.n	800aa08 <__gethex+0x244>
 800a982:	9801      	ldr	r0, [sp, #4]
 800a984:	4621      	mov	r1, r4
 800a986:	f7fe f937 	bl	8008bf8 <_Bfree>
 800a98a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a98c:	2300      	movs	r3, #0
 800a98e:	6013      	str	r3, [r2, #0]
 800a990:	25a3      	movs	r5, #163	@ 0xa3
 800a992:	e793      	b.n	800a8bc <__gethex+0xf8>
 800a994:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800a998:	2a2e      	cmp	r2, #46	@ 0x2e
 800a99a:	d012      	beq.n	800a9c2 <__gethex+0x1fe>
 800a99c:	2b20      	cmp	r3, #32
 800a99e:	d104      	bne.n	800a9aa <__gethex+0x1e6>
 800a9a0:	f845 bb04 	str.w	fp, [r5], #4
 800a9a4:	f04f 0b00 	mov.w	fp, #0
 800a9a8:	465b      	mov	r3, fp
 800a9aa:	7830      	ldrb	r0, [r6, #0]
 800a9ac:	9303      	str	r3, [sp, #12]
 800a9ae:	f7ff fef3 	bl	800a798 <__hexdig_fun>
 800a9b2:	9b03      	ldr	r3, [sp, #12]
 800a9b4:	f000 000f 	and.w	r0, r0, #15
 800a9b8:	4098      	lsls	r0, r3
 800a9ba:	ea4b 0b00 	orr.w	fp, fp, r0
 800a9be:	3304      	adds	r3, #4
 800a9c0:	e7ae      	b.n	800a920 <__gethex+0x15c>
 800a9c2:	45b1      	cmp	r9, r6
 800a9c4:	d8ea      	bhi.n	800a99c <__gethex+0x1d8>
 800a9c6:	492b      	ldr	r1, [pc, #172]	@ (800aa74 <__gethex+0x2b0>)
 800a9c8:	9303      	str	r3, [sp, #12]
 800a9ca:	2201      	movs	r2, #1
 800a9cc:	4630      	mov	r0, r6
 800a9ce:	f7ff fe27 	bl	800a620 <strncmp>
 800a9d2:	9b03      	ldr	r3, [sp, #12]
 800a9d4:	2800      	cmp	r0, #0
 800a9d6:	d1e1      	bne.n	800a99c <__gethex+0x1d8>
 800a9d8:	e7a2      	b.n	800a920 <__gethex+0x15c>
 800a9da:	1ea9      	subs	r1, r5, #2
 800a9dc:	4620      	mov	r0, r4
 800a9de:	f7fe fd5c 	bl	800949a <__any_on>
 800a9e2:	2800      	cmp	r0, #0
 800a9e4:	d0c2      	beq.n	800a96c <__gethex+0x1a8>
 800a9e6:	f04f 0903 	mov.w	r9, #3
 800a9ea:	e7c1      	b.n	800a970 <__gethex+0x1ac>
 800a9ec:	da09      	bge.n	800aa02 <__gethex+0x23e>
 800a9ee:	1b75      	subs	r5, r6, r5
 800a9f0:	4621      	mov	r1, r4
 800a9f2:	9801      	ldr	r0, [sp, #4]
 800a9f4:	462a      	mov	r2, r5
 800a9f6:	f7fe fb17 	bl	8009028 <__lshift>
 800a9fa:	1b7f      	subs	r7, r7, r5
 800a9fc:	4604      	mov	r4, r0
 800a9fe:	f100 0a14 	add.w	sl, r0, #20
 800aa02:	f04f 0900 	mov.w	r9, #0
 800aa06:	e7b8      	b.n	800a97a <__gethex+0x1b6>
 800aa08:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800aa0c:	42bd      	cmp	r5, r7
 800aa0e:	dd6f      	ble.n	800aaf0 <__gethex+0x32c>
 800aa10:	1bed      	subs	r5, r5, r7
 800aa12:	42ae      	cmp	r6, r5
 800aa14:	dc34      	bgt.n	800aa80 <__gethex+0x2bc>
 800aa16:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800aa1a:	2b02      	cmp	r3, #2
 800aa1c:	d022      	beq.n	800aa64 <__gethex+0x2a0>
 800aa1e:	2b03      	cmp	r3, #3
 800aa20:	d024      	beq.n	800aa6c <__gethex+0x2a8>
 800aa22:	2b01      	cmp	r3, #1
 800aa24:	d115      	bne.n	800aa52 <__gethex+0x28e>
 800aa26:	42ae      	cmp	r6, r5
 800aa28:	d113      	bne.n	800aa52 <__gethex+0x28e>
 800aa2a:	2e01      	cmp	r6, #1
 800aa2c:	d10b      	bne.n	800aa46 <__gethex+0x282>
 800aa2e:	9a02      	ldr	r2, [sp, #8]
 800aa30:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800aa34:	6013      	str	r3, [r2, #0]
 800aa36:	2301      	movs	r3, #1
 800aa38:	6123      	str	r3, [r4, #16]
 800aa3a:	f8ca 3000 	str.w	r3, [sl]
 800aa3e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800aa40:	2562      	movs	r5, #98	@ 0x62
 800aa42:	601c      	str	r4, [r3, #0]
 800aa44:	e73a      	b.n	800a8bc <__gethex+0xf8>
 800aa46:	1e71      	subs	r1, r6, #1
 800aa48:	4620      	mov	r0, r4
 800aa4a:	f7fe fd26 	bl	800949a <__any_on>
 800aa4e:	2800      	cmp	r0, #0
 800aa50:	d1ed      	bne.n	800aa2e <__gethex+0x26a>
 800aa52:	9801      	ldr	r0, [sp, #4]
 800aa54:	4621      	mov	r1, r4
 800aa56:	f7fe f8cf 	bl	8008bf8 <_Bfree>
 800aa5a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800aa5c:	2300      	movs	r3, #0
 800aa5e:	6013      	str	r3, [r2, #0]
 800aa60:	2550      	movs	r5, #80	@ 0x50
 800aa62:	e72b      	b.n	800a8bc <__gethex+0xf8>
 800aa64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	d1f3      	bne.n	800aa52 <__gethex+0x28e>
 800aa6a:	e7e0      	b.n	800aa2e <__gethex+0x26a>
 800aa6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	d1dd      	bne.n	800aa2e <__gethex+0x26a>
 800aa72:	e7ee      	b.n	800aa52 <__gethex+0x28e>
 800aa74:	0800cec8 	.word	0x0800cec8
 800aa78:	0800cd5d 	.word	0x0800cd5d
 800aa7c:	0800d076 	.word	0x0800d076
 800aa80:	1e6f      	subs	r7, r5, #1
 800aa82:	f1b9 0f00 	cmp.w	r9, #0
 800aa86:	d130      	bne.n	800aaea <__gethex+0x326>
 800aa88:	b127      	cbz	r7, 800aa94 <__gethex+0x2d0>
 800aa8a:	4639      	mov	r1, r7
 800aa8c:	4620      	mov	r0, r4
 800aa8e:	f7fe fd04 	bl	800949a <__any_on>
 800aa92:	4681      	mov	r9, r0
 800aa94:	117a      	asrs	r2, r7, #5
 800aa96:	2301      	movs	r3, #1
 800aa98:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800aa9c:	f007 071f 	and.w	r7, r7, #31
 800aaa0:	40bb      	lsls	r3, r7
 800aaa2:	4213      	tst	r3, r2
 800aaa4:	4629      	mov	r1, r5
 800aaa6:	4620      	mov	r0, r4
 800aaa8:	bf18      	it	ne
 800aaaa:	f049 0902 	orrne.w	r9, r9, #2
 800aaae:	f7ff fe21 	bl	800a6f4 <rshift>
 800aab2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800aab6:	1b76      	subs	r6, r6, r5
 800aab8:	2502      	movs	r5, #2
 800aaba:	f1b9 0f00 	cmp.w	r9, #0
 800aabe:	d047      	beq.n	800ab50 <__gethex+0x38c>
 800aac0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800aac4:	2b02      	cmp	r3, #2
 800aac6:	d015      	beq.n	800aaf4 <__gethex+0x330>
 800aac8:	2b03      	cmp	r3, #3
 800aaca:	d017      	beq.n	800aafc <__gethex+0x338>
 800aacc:	2b01      	cmp	r3, #1
 800aace:	d109      	bne.n	800aae4 <__gethex+0x320>
 800aad0:	f019 0f02 	tst.w	r9, #2
 800aad4:	d006      	beq.n	800aae4 <__gethex+0x320>
 800aad6:	f8da 3000 	ldr.w	r3, [sl]
 800aada:	ea49 0903 	orr.w	r9, r9, r3
 800aade:	f019 0f01 	tst.w	r9, #1
 800aae2:	d10e      	bne.n	800ab02 <__gethex+0x33e>
 800aae4:	f045 0510 	orr.w	r5, r5, #16
 800aae8:	e032      	b.n	800ab50 <__gethex+0x38c>
 800aaea:	f04f 0901 	mov.w	r9, #1
 800aaee:	e7d1      	b.n	800aa94 <__gethex+0x2d0>
 800aaf0:	2501      	movs	r5, #1
 800aaf2:	e7e2      	b.n	800aaba <__gethex+0x2f6>
 800aaf4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aaf6:	f1c3 0301 	rsb	r3, r3, #1
 800aafa:	930f      	str	r3, [sp, #60]	@ 0x3c
 800aafc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d0f0      	beq.n	800aae4 <__gethex+0x320>
 800ab02:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ab06:	f104 0314 	add.w	r3, r4, #20
 800ab0a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800ab0e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800ab12:	f04f 0c00 	mov.w	ip, #0
 800ab16:	4618      	mov	r0, r3
 800ab18:	f853 2b04 	ldr.w	r2, [r3], #4
 800ab1c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800ab20:	d01b      	beq.n	800ab5a <__gethex+0x396>
 800ab22:	3201      	adds	r2, #1
 800ab24:	6002      	str	r2, [r0, #0]
 800ab26:	2d02      	cmp	r5, #2
 800ab28:	f104 0314 	add.w	r3, r4, #20
 800ab2c:	d13c      	bne.n	800aba8 <__gethex+0x3e4>
 800ab2e:	f8d8 2000 	ldr.w	r2, [r8]
 800ab32:	3a01      	subs	r2, #1
 800ab34:	42b2      	cmp	r2, r6
 800ab36:	d109      	bne.n	800ab4c <__gethex+0x388>
 800ab38:	1171      	asrs	r1, r6, #5
 800ab3a:	2201      	movs	r2, #1
 800ab3c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ab40:	f006 061f 	and.w	r6, r6, #31
 800ab44:	fa02 f606 	lsl.w	r6, r2, r6
 800ab48:	421e      	tst	r6, r3
 800ab4a:	d13a      	bne.n	800abc2 <__gethex+0x3fe>
 800ab4c:	f045 0520 	orr.w	r5, r5, #32
 800ab50:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ab52:	601c      	str	r4, [r3, #0]
 800ab54:	9b02      	ldr	r3, [sp, #8]
 800ab56:	601f      	str	r7, [r3, #0]
 800ab58:	e6b0      	b.n	800a8bc <__gethex+0xf8>
 800ab5a:	4299      	cmp	r1, r3
 800ab5c:	f843 cc04 	str.w	ip, [r3, #-4]
 800ab60:	d8d9      	bhi.n	800ab16 <__gethex+0x352>
 800ab62:	68a3      	ldr	r3, [r4, #8]
 800ab64:	459b      	cmp	fp, r3
 800ab66:	db17      	blt.n	800ab98 <__gethex+0x3d4>
 800ab68:	6861      	ldr	r1, [r4, #4]
 800ab6a:	9801      	ldr	r0, [sp, #4]
 800ab6c:	3101      	adds	r1, #1
 800ab6e:	f7fe f803 	bl	8008b78 <_Balloc>
 800ab72:	4681      	mov	r9, r0
 800ab74:	b918      	cbnz	r0, 800ab7e <__gethex+0x3ba>
 800ab76:	4b1a      	ldr	r3, [pc, #104]	@ (800abe0 <__gethex+0x41c>)
 800ab78:	4602      	mov	r2, r0
 800ab7a:	2184      	movs	r1, #132	@ 0x84
 800ab7c:	e6c5      	b.n	800a90a <__gethex+0x146>
 800ab7e:	6922      	ldr	r2, [r4, #16]
 800ab80:	3202      	adds	r2, #2
 800ab82:	f104 010c 	add.w	r1, r4, #12
 800ab86:	0092      	lsls	r2, r2, #2
 800ab88:	300c      	adds	r0, #12
 800ab8a:	f7ff fd6b 	bl	800a664 <memcpy>
 800ab8e:	4621      	mov	r1, r4
 800ab90:	9801      	ldr	r0, [sp, #4]
 800ab92:	f7fe f831 	bl	8008bf8 <_Bfree>
 800ab96:	464c      	mov	r4, r9
 800ab98:	6923      	ldr	r3, [r4, #16]
 800ab9a:	1c5a      	adds	r2, r3, #1
 800ab9c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800aba0:	6122      	str	r2, [r4, #16]
 800aba2:	2201      	movs	r2, #1
 800aba4:	615a      	str	r2, [r3, #20]
 800aba6:	e7be      	b.n	800ab26 <__gethex+0x362>
 800aba8:	6922      	ldr	r2, [r4, #16]
 800abaa:	455a      	cmp	r2, fp
 800abac:	dd0b      	ble.n	800abc6 <__gethex+0x402>
 800abae:	2101      	movs	r1, #1
 800abb0:	4620      	mov	r0, r4
 800abb2:	f7ff fd9f 	bl	800a6f4 <rshift>
 800abb6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800abba:	3701      	adds	r7, #1
 800abbc:	42bb      	cmp	r3, r7
 800abbe:	f6ff aee0 	blt.w	800a982 <__gethex+0x1be>
 800abc2:	2501      	movs	r5, #1
 800abc4:	e7c2      	b.n	800ab4c <__gethex+0x388>
 800abc6:	f016 061f 	ands.w	r6, r6, #31
 800abca:	d0fa      	beq.n	800abc2 <__gethex+0x3fe>
 800abcc:	4453      	add	r3, sl
 800abce:	f1c6 0620 	rsb	r6, r6, #32
 800abd2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800abd6:	f7fe f8c1 	bl	8008d5c <__hi0bits>
 800abda:	42b0      	cmp	r0, r6
 800abdc:	dbe7      	blt.n	800abae <__gethex+0x3ea>
 800abde:	e7f0      	b.n	800abc2 <__gethex+0x3fe>
 800abe0:	0800cd5d 	.word	0x0800cd5d

0800abe4 <L_shift>:
 800abe4:	f1c2 0208 	rsb	r2, r2, #8
 800abe8:	0092      	lsls	r2, r2, #2
 800abea:	b570      	push	{r4, r5, r6, lr}
 800abec:	f1c2 0620 	rsb	r6, r2, #32
 800abf0:	6843      	ldr	r3, [r0, #4]
 800abf2:	6804      	ldr	r4, [r0, #0]
 800abf4:	fa03 f506 	lsl.w	r5, r3, r6
 800abf8:	432c      	orrs	r4, r5
 800abfa:	40d3      	lsrs	r3, r2
 800abfc:	6004      	str	r4, [r0, #0]
 800abfe:	f840 3f04 	str.w	r3, [r0, #4]!
 800ac02:	4288      	cmp	r0, r1
 800ac04:	d3f4      	bcc.n	800abf0 <L_shift+0xc>
 800ac06:	bd70      	pop	{r4, r5, r6, pc}

0800ac08 <__match>:
 800ac08:	b530      	push	{r4, r5, lr}
 800ac0a:	6803      	ldr	r3, [r0, #0]
 800ac0c:	3301      	adds	r3, #1
 800ac0e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ac12:	b914      	cbnz	r4, 800ac1a <__match+0x12>
 800ac14:	6003      	str	r3, [r0, #0]
 800ac16:	2001      	movs	r0, #1
 800ac18:	bd30      	pop	{r4, r5, pc}
 800ac1a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ac1e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800ac22:	2d19      	cmp	r5, #25
 800ac24:	bf98      	it	ls
 800ac26:	3220      	addls	r2, #32
 800ac28:	42a2      	cmp	r2, r4
 800ac2a:	d0f0      	beq.n	800ac0e <__match+0x6>
 800ac2c:	2000      	movs	r0, #0
 800ac2e:	e7f3      	b.n	800ac18 <__match+0x10>

0800ac30 <__hexnan>:
 800ac30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac34:	680b      	ldr	r3, [r1, #0]
 800ac36:	6801      	ldr	r1, [r0, #0]
 800ac38:	115e      	asrs	r6, r3, #5
 800ac3a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800ac3e:	f013 031f 	ands.w	r3, r3, #31
 800ac42:	b087      	sub	sp, #28
 800ac44:	bf18      	it	ne
 800ac46:	3604      	addne	r6, #4
 800ac48:	2500      	movs	r5, #0
 800ac4a:	1f37      	subs	r7, r6, #4
 800ac4c:	4682      	mov	sl, r0
 800ac4e:	4690      	mov	r8, r2
 800ac50:	9301      	str	r3, [sp, #4]
 800ac52:	f846 5c04 	str.w	r5, [r6, #-4]
 800ac56:	46b9      	mov	r9, r7
 800ac58:	463c      	mov	r4, r7
 800ac5a:	9502      	str	r5, [sp, #8]
 800ac5c:	46ab      	mov	fp, r5
 800ac5e:	784a      	ldrb	r2, [r1, #1]
 800ac60:	1c4b      	adds	r3, r1, #1
 800ac62:	9303      	str	r3, [sp, #12]
 800ac64:	b342      	cbz	r2, 800acb8 <__hexnan+0x88>
 800ac66:	4610      	mov	r0, r2
 800ac68:	9105      	str	r1, [sp, #20]
 800ac6a:	9204      	str	r2, [sp, #16]
 800ac6c:	f7ff fd94 	bl	800a798 <__hexdig_fun>
 800ac70:	2800      	cmp	r0, #0
 800ac72:	d151      	bne.n	800ad18 <__hexnan+0xe8>
 800ac74:	9a04      	ldr	r2, [sp, #16]
 800ac76:	9905      	ldr	r1, [sp, #20]
 800ac78:	2a20      	cmp	r2, #32
 800ac7a:	d818      	bhi.n	800acae <__hexnan+0x7e>
 800ac7c:	9b02      	ldr	r3, [sp, #8]
 800ac7e:	459b      	cmp	fp, r3
 800ac80:	dd13      	ble.n	800acaa <__hexnan+0x7a>
 800ac82:	454c      	cmp	r4, r9
 800ac84:	d206      	bcs.n	800ac94 <__hexnan+0x64>
 800ac86:	2d07      	cmp	r5, #7
 800ac88:	dc04      	bgt.n	800ac94 <__hexnan+0x64>
 800ac8a:	462a      	mov	r2, r5
 800ac8c:	4649      	mov	r1, r9
 800ac8e:	4620      	mov	r0, r4
 800ac90:	f7ff ffa8 	bl	800abe4 <L_shift>
 800ac94:	4544      	cmp	r4, r8
 800ac96:	d952      	bls.n	800ad3e <__hexnan+0x10e>
 800ac98:	2300      	movs	r3, #0
 800ac9a:	f1a4 0904 	sub.w	r9, r4, #4
 800ac9e:	f844 3c04 	str.w	r3, [r4, #-4]
 800aca2:	f8cd b008 	str.w	fp, [sp, #8]
 800aca6:	464c      	mov	r4, r9
 800aca8:	461d      	mov	r5, r3
 800acaa:	9903      	ldr	r1, [sp, #12]
 800acac:	e7d7      	b.n	800ac5e <__hexnan+0x2e>
 800acae:	2a29      	cmp	r2, #41	@ 0x29
 800acb0:	d157      	bne.n	800ad62 <__hexnan+0x132>
 800acb2:	3102      	adds	r1, #2
 800acb4:	f8ca 1000 	str.w	r1, [sl]
 800acb8:	f1bb 0f00 	cmp.w	fp, #0
 800acbc:	d051      	beq.n	800ad62 <__hexnan+0x132>
 800acbe:	454c      	cmp	r4, r9
 800acc0:	d206      	bcs.n	800acd0 <__hexnan+0xa0>
 800acc2:	2d07      	cmp	r5, #7
 800acc4:	dc04      	bgt.n	800acd0 <__hexnan+0xa0>
 800acc6:	462a      	mov	r2, r5
 800acc8:	4649      	mov	r1, r9
 800acca:	4620      	mov	r0, r4
 800accc:	f7ff ff8a 	bl	800abe4 <L_shift>
 800acd0:	4544      	cmp	r4, r8
 800acd2:	d936      	bls.n	800ad42 <__hexnan+0x112>
 800acd4:	f1a8 0204 	sub.w	r2, r8, #4
 800acd8:	4623      	mov	r3, r4
 800acda:	f853 1b04 	ldr.w	r1, [r3], #4
 800acde:	f842 1f04 	str.w	r1, [r2, #4]!
 800ace2:	429f      	cmp	r7, r3
 800ace4:	d2f9      	bcs.n	800acda <__hexnan+0xaa>
 800ace6:	1b3b      	subs	r3, r7, r4
 800ace8:	f023 0303 	bic.w	r3, r3, #3
 800acec:	3304      	adds	r3, #4
 800acee:	3401      	adds	r4, #1
 800acf0:	3e03      	subs	r6, #3
 800acf2:	42b4      	cmp	r4, r6
 800acf4:	bf88      	it	hi
 800acf6:	2304      	movhi	r3, #4
 800acf8:	4443      	add	r3, r8
 800acfa:	2200      	movs	r2, #0
 800acfc:	f843 2b04 	str.w	r2, [r3], #4
 800ad00:	429f      	cmp	r7, r3
 800ad02:	d2fb      	bcs.n	800acfc <__hexnan+0xcc>
 800ad04:	683b      	ldr	r3, [r7, #0]
 800ad06:	b91b      	cbnz	r3, 800ad10 <__hexnan+0xe0>
 800ad08:	4547      	cmp	r7, r8
 800ad0a:	d128      	bne.n	800ad5e <__hexnan+0x12e>
 800ad0c:	2301      	movs	r3, #1
 800ad0e:	603b      	str	r3, [r7, #0]
 800ad10:	2005      	movs	r0, #5
 800ad12:	b007      	add	sp, #28
 800ad14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad18:	3501      	adds	r5, #1
 800ad1a:	2d08      	cmp	r5, #8
 800ad1c:	f10b 0b01 	add.w	fp, fp, #1
 800ad20:	dd06      	ble.n	800ad30 <__hexnan+0x100>
 800ad22:	4544      	cmp	r4, r8
 800ad24:	d9c1      	bls.n	800acaa <__hexnan+0x7a>
 800ad26:	2300      	movs	r3, #0
 800ad28:	f844 3c04 	str.w	r3, [r4, #-4]
 800ad2c:	2501      	movs	r5, #1
 800ad2e:	3c04      	subs	r4, #4
 800ad30:	6822      	ldr	r2, [r4, #0]
 800ad32:	f000 000f 	and.w	r0, r0, #15
 800ad36:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800ad3a:	6020      	str	r0, [r4, #0]
 800ad3c:	e7b5      	b.n	800acaa <__hexnan+0x7a>
 800ad3e:	2508      	movs	r5, #8
 800ad40:	e7b3      	b.n	800acaa <__hexnan+0x7a>
 800ad42:	9b01      	ldr	r3, [sp, #4]
 800ad44:	2b00      	cmp	r3, #0
 800ad46:	d0dd      	beq.n	800ad04 <__hexnan+0xd4>
 800ad48:	f1c3 0320 	rsb	r3, r3, #32
 800ad4c:	f04f 32ff 	mov.w	r2, #4294967295
 800ad50:	40da      	lsrs	r2, r3
 800ad52:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800ad56:	4013      	ands	r3, r2
 800ad58:	f846 3c04 	str.w	r3, [r6, #-4]
 800ad5c:	e7d2      	b.n	800ad04 <__hexnan+0xd4>
 800ad5e:	3f04      	subs	r7, #4
 800ad60:	e7d0      	b.n	800ad04 <__hexnan+0xd4>
 800ad62:	2004      	movs	r0, #4
 800ad64:	e7d5      	b.n	800ad12 <__hexnan+0xe2>

0800ad66 <__ascii_mbtowc>:
 800ad66:	b082      	sub	sp, #8
 800ad68:	b901      	cbnz	r1, 800ad6c <__ascii_mbtowc+0x6>
 800ad6a:	a901      	add	r1, sp, #4
 800ad6c:	b142      	cbz	r2, 800ad80 <__ascii_mbtowc+0x1a>
 800ad6e:	b14b      	cbz	r3, 800ad84 <__ascii_mbtowc+0x1e>
 800ad70:	7813      	ldrb	r3, [r2, #0]
 800ad72:	600b      	str	r3, [r1, #0]
 800ad74:	7812      	ldrb	r2, [r2, #0]
 800ad76:	1e10      	subs	r0, r2, #0
 800ad78:	bf18      	it	ne
 800ad7a:	2001      	movne	r0, #1
 800ad7c:	b002      	add	sp, #8
 800ad7e:	4770      	bx	lr
 800ad80:	4610      	mov	r0, r2
 800ad82:	e7fb      	b.n	800ad7c <__ascii_mbtowc+0x16>
 800ad84:	f06f 0001 	mvn.w	r0, #1
 800ad88:	e7f8      	b.n	800ad7c <__ascii_mbtowc+0x16>

0800ad8a <_realloc_r>:
 800ad8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad8e:	4680      	mov	r8, r0
 800ad90:	4615      	mov	r5, r2
 800ad92:	460c      	mov	r4, r1
 800ad94:	b921      	cbnz	r1, 800ada0 <_realloc_r+0x16>
 800ad96:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ad9a:	4611      	mov	r1, r2
 800ad9c:	f7fd be60 	b.w	8008a60 <_malloc_r>
 800ada0:	b92a      	cbnz	r2, 800adae <_realloc_r+0x24>
 800ada2:	f7fd fde9 	bl	8008978 <_free_r>
 800ada6:	2400      	movs	r4, #0
 800ada8:	4620      	mov	r0, r4
 800adaa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800adae:	f000 f840 	bl	800ae32 <_malloc_usable_size_r>
 800adb2:	4285      	cmp	r5, r0
 800adb4:	4606      	mov	r6, r0
 800adb6:	d802      	bhi.n	800adbe <_realloc_r+0x34>
 800adb8:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800adbc:	d8f4      	bhi.n	800ada8 <_realloc_r+0x1e>
 800adbe:	4629      	mov	r1, r5
 800adc0:	4640      	mov	r0, r8
 800adc2:	f7fd fe4d 	bl	8008a60 <_malloc_r>
 800adc6:	4607      	mov	r7, r0
 800adc8:	2800      	cmp	r0, #0
 800adca:	d0ec      	beq.n	800ada6 <_realloc_r+0x1c>
 800adcc:	42b5      	cmp	r5, r6
 800adce:	462a      	mov	r2, r5
 800add0:	4621      	mov	r1, r4
 800add2:	bf28      	it	cs
 800add4:	4632      	movcs	r2, r6
 800add6:	f7ff fc45 	bl	800a664 <memcpy>
 800adda:	4621      	mov	r1, r4
 800addc:	4640      	mov	r0, r8
 800adde:	f7fd fdcb 	bl	8008978 <_free_r>
 800ade2:	463c      	mov	r4, r7
 800ade4:	e7e0      	b.n	800ada8 <_realloc_r+0x1e>

0800ade6 <__ascii_wctomb>:
 800ade6:	4603      	mov	r3, r0
 800ade8:	4608      	mov	r0, r1
 800adea:	b141      	cbz	r1, 800adfe <__ascii_wctomb+0x18>
 800adec:	2aff      	cmp	r2, #255	@ 0xff
 800adee:	d904      	bls.n	800adfa <__ascii_wctomb+0x14>
 800adf0:	228a      	movs	r2, #138	@ 0x8a
 800adf2:	601a      	str	r2, [r3, #0]
 800adf4:	f04f 30ff 	mov.w	r0, #4294967295
 800adf8:	4770      	bx	lr
 800adfa:	700a      	strb	r2, [r1, #0]
 800adfc:	2001      	movs	r0, #1
 800adfe:	4770      	bx	lr

0800ae00 <fiprintf>:
 800ae00:	b40e      	push	{r1, r2, r3}
 800ae02:	b503      	push	{r0, r1, lr}
 800ae04:	4601      	mov	r1, r0
 800ae06:	ab03      	add	r3, sp, #12
 800ae08:	4805      	ldr	r0, [pc, #20]	@ (800ae20 <fiprintf+0x20>)
 800ae0a:	f853 2b04 	ldr.w	r2, [r3], #4
 800ae0e:	6800      	ldr	r0, [r0, #0]
 800ae10:	9301      	str	r3, [sp, #4]
 800ae12:	f000 f83f 	bl	800ae94 <_vfiprintf_r>
 800ae16:	b002      	add	sp, #8
 800ae18:	f85d eb04 	ldr.w	lr, [sp], #4
 800ae1c:	b003      	add	sp, #12
 800ae1e:	4770      	bx	lr
 800ae20:	20000090 	.word	0x20000090

0800ae24 <abort>:
 800ae24:	b508      	push	{r3, lr}
 800ae26:	2006      	movs	r0, #6
 800ae28:	f000 fa08 	bl	800b23c <raise>
 800ae2c:	2001      	movs	r0, #1
 800ae2e:	f7f8 f877 	bl	8002f20 <_exit>

0800ae32 <_malloc_usable_size_r>:
 800ae32:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ae36:	1f18      	subs	r0, r3, #4
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	bfbc      	itt	lt
 800ae3c:	580b      	ldrlt	r3, [r1, r0]
 800ae3e:	18c0      	addlt	r0, r0, r3
 800ae40:	4770      	bx	lr

0800ae42 <__sfputc_r>:
 800ae42:	6893      	ldr	r3, [r2, #8]
 800ae44:	3b01      	subs	r3, #1
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	b410      	push	{r4}
 800ae4a:	6093      	str	r3, [r2, #8]
 800ae4c:	da08      	bge.n	800ae60 <__sfputc_r+0x1e>
 800ae4e:	6994      	ldr	r4, [r2, #24]
 800ae50:	42a3      	cmp	r3, r4
 800ae52:	db01      	blt.n	800ae58 <__sfputc_r+0x16>
 800ae54:	290a      	cmp	r1, #10
 800ae56:	d103      	bne.n	800ae60 <__sfputc_r+0x1e>
 800ae58:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ae5c:	f000 b932 	b.w	800b0c4 <__swbuf_r>
 800ae60:	6813      	ldr	r3, [r2, #0]
 800ae62:	1c58      	adds	r0, r3, #1
 800ae64:	6010      	str	r0, [r2, #0]
 800ae66:	7019      	strb	r1, [r3, #0]
 800ae68:	4608      	mov	r0, r1
 800ae6a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ae6e:	4770      	bx	lr

0800ae70 <__sfputs_r>:
 800ae70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae72:	4606      	mov	r6, r0
 800ae74:	460f      	mov	r7, r1
 800ae76:	4614      	mov	r4, r2
 800ae78:	18d5      	adds	r5, r2, r3
 800ae7a:	42ac      	cmp	r4, r5
 800ae7c:	d101      	bne.n	800ae82 <__sfputs_r+0x12>
 800ae7e:	2000      	movs	r0, #0
 800ae80:	e007      	b.n	800ae92 <__sfputs_r+0x22>
 800ae82:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae86:	463a      	mov	r2, r7
 800ae88:	4630      	mov	r0, r6
 800ae8a:	f7ff ffda 	bl	800ae42 <__sfputc_r>
 800ae8e:	1c43      	adds	r3, r0, #1
 800ae90:	d1f3      	bne.n	800ae7a <__sfputs_r+0xa>
 800ae92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ae94 <_vfiprintf_r>:
 800ae94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae98:	460d      	mov	r5, r1
 800ae9a:	b09d      	sub	sp, #116	@ 0x74
 800ae9c:	4614      	mov	r4, r2
 800ae9e:	4698      	mov	r8, r3
 800aea0:	4606      	mov	r6, r0
 800aea2:	b118      	cbz	r0, 800aeac <_vfiprintf_r+0x18>
 800aea4:	6a03      	ldr	r3, [r0, #32]
 800aea6:	b90b      	cbnz	r3, 800aeac <_vfiprintf_r+0x18>
 800aea8:	f7fc fdfa 	bl	8007aa0 <__sinit>
 800aeac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800aeae:	07d9      	lsls	r1, r3, #31
 800aeb0:	d405      	bmi.n	800aebe <_vfiprintf_r+0x2a>
 800aeb2:	89ab      	ldrh	r3, [r5, #12]
 800aeb4:	059a      	lsls	r2, r3, #22
 800aeb6:	d402      	bmi.n	800aebe <_vfiprintf_r+0x2a>
 800aeb8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800aeba:	f7fc ff08 	bl	8007cce <__retarget_lock_acquire_recursive>
 800aebe:	89ab      	ldrh	r3, [r5, #12]
 800aec0:	071b      	lsls	r3, r3, #28
 800aec2:	d501      	bpl.n	800aec8 <_vfiprintf_r+0x34>
 800aec4:	692b      	ldr	r3, [r5, #16]
 800aec6:	b99b      	cbnz	r3, 800aef0 <_vfiprintf_r+0x5c>
 800aec8:	4629      	mov	r1, r5
 800aeca:	4630      	mov	r0, r6
 800aecc:	f000 f938 	bl	800b140 <__swsetup_r>
 800aed0:	b170      	cbz	r0, 800aef0 <_vfiprintf_r+0x5c>
 800aed2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800aed4:	07dc      	lsls	r4, r3, #31
 800aed6:	d504      	bpl.n	800aee2 <_vfiprintf_r+0x4e>
 800aed8:	f04f 30ff 	mov.w	r0, #4294967295
 800aedc:	b01d      	add	sp, #116	@ 0x74
 800aede:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aee2:	89ab      	ldrh	r3, [r5, #12]
 800aee4:	0598      	lsls	r0, r3, #22
 800aee6:	d4f7      	bmi.n	800aed8 <_vfiprintf_r+0x44>
 800aee8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800aeea:	f7fc fef1 	bl	8007cd0 <__retarget_lock_release_recursive>
 800aeee:	e7f3      	b.n	800aed8 <_vfiprintf_r+0x44>
 800aef0:	2300      	movs	r3, #0
 800aef2:	9309      	str	r3, [sp, #36]	@ 0x24
 800aef4:	2320      	movs	r3, #32
 800aef6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800aefa:	f8cd 800c 	str.w	r8, [sp, #12]
 800aefe:	2330      	movs	r3, #48	@ 0x30
 800af00:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b0b0 <_vfiprintf_r+0x21c>
 800af04:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800af08:	f04f 0901 	mov.w	r9, #1
 800af0c:	4623      	mov	r3, r4
 800af0e:	469a      	mov	sl, r3
 800af10:	f813 2b01 	ldrb.w	r2, [r3], #1
 800af14:	b10a      	cbz	r2, 800af1a <_vfiprintf_r+0x86>
 800af16:	2a25      	cmp	r2, #37	@ 0x25
 800af18:	d1f9      	bne.n	800af0e <_vfiprintf_r+0x7a>
 800af1a:	ebba 0b04 	subs.w	fp, sl, r4
 800af1e:	d00b      	beq.n	800af38 <_vfiprintf_r+0xa4>
 800af20:	465b      	mov	r3, fp
 800af22:	4622      	mov	r2, r4
 800af24:	4629      	mov	r1, r5
 800af26:	4630      	mov	r0, r6
 800af28:	f7ff ffa2 	bl	800ae70 <__sfputs_r>
 800af2c:	3001      	adds	r0, #1
 800af2e:	f000 80a7 	beq.w	800b080 <_vfiprintf_r+0x1ec>
 800af32:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800af34:	445a      	add	r2, fp
 800af36:	9209      	str	r2, [sp, #36]	@ 0x24
 800af38:	f89a 3000 	ldrb.w	r3, [sl]
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	f000 809f 	beq.w	800b080 <_vfiprintf_r+0x1ec>
 800af42:	2300      	movs	r3, #0
 800af44:	f04f 32ff 	mov.w	r2, #4294967295
 800af48:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800af4c:	f10a 0a01 	add.w	sl, sl, #1
 800af50:	9304      	str	r3, [sp, #16]
 800af52:	9307      	str	r3, [sp, #28]
 800af54:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800af58:	931a      	str	r3, [sp, #104]	@ 0x68
 800af5a:	4654      	mov	r4, sl
 800af5c:	2205      	movs	r2, #5
 800af5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af62:	4853      	ldr	r0, [pc, #332]	@ (800b0b0 <_vfiprintf_r+0x21c>)
 800af64:	f7f5 f954 	bl	8000210 <memchr>
 800af68:	9a04      	ldr	r2, [sp, #16]
 800af6a:	b9d8      	cbnz	r0, 800afa4 <_vfiprintf_r+0x110>
 800af6c:	06d1      	lsls	r1, r2, #27
 800af6e:	bf44      	itt	mi
 800af70:	2320      	movmi	r3, #32
 800af72:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800af76:	0713      	lsls	r3, r2, #28
 800af78:	bf44      	itt	mi
 800af7a:	232b      	movmi	r3, #43	@ 0x2b
 800af7c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800af80:	f89a 3000 	ldrb.w	r3, [sl]
 800af84:	2b2a      	cmp	r3, #42	@ 0x2a
 800af86:	d015      	beq.n	800afb4 <_vfiprintf_r+0x120>
 800af88:	9a07      	ldr	r2, [sp, #28]
 800af8a:	4654      	mov	r4, sl
 800af8c:	2000      	movs	r0, #0
 800af8e:	f04f 0c0a 	mov.w	ip, #10
 800af92:	4621      	mov	r1, r4
 800af94:	f811 3b01 	ldrb.w	r3, [r1], #1
 800af98:	3b30      	subs	r3, #48	@ 0x30
 800af9a:	2b09      	cmp	r3, #9
 800af9c:	d94b      	bls.n	800b036 <_vfiprintf_r+0x1a2>
 800af9e:	b1b0      	cbz	r0, 800afce <_vfiprintf_r+0x13a>
 800afa0:	9207      	str	r2, [sp, #28]
 800afa2:	e014      	b.n	800afce <_vfiprintf_r+0x13a>
 800afa4:	eba0 0308 	sub.w	r3, r0, r8
 800afa8:	fa09 f303 	lsl.w	r3, r9, r3
 800afac:	4313      	orrs	r3, r2
 800afae:	9304      	str	r3, [sp, #16]
 800afb0:	46a2      	mov	sl, r4
 800afb2:	e7d2      	b.n	800af5a <_vfiprintf_r+0xc6>
 800afb4:	9b03      	ldr	r3, [sp, #12]
 800afb6:	1d19      	adds	r1, r3, #4
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	9103      	str	r1, [sp, #12]
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	bfbb      	ittet	lt
 800afc0:	425b      	neglt	r3, r3
 800afc2:	f042 0202 	orrlt.w	r2, r2, #2
 800afc6:	9307      	strge	r3, [sp, #28]
 800afc8:	9307      	strlt	r3, [sp, #28]
 800afca:	bfb8      	it	lt
 800afcc:	9204      	strlt	r2, [sp, #16]
 800afce:	7823      	ldrb	r3, [r4, #0]
 800afd0:	2b2e      	cmp	r3, #46	@ 0x2e
 800afd2:	d10a      	bne.n	800afea <_vfiprintf_r+0x156>
 800afd4:	7863      	ldrb	r3, [r4, #1]
 800afd6:	2b2a      	cmp	r3, #42	@ 0x2a
 800afd8:	d132      	bne.n	800b040 <_vfiprintf_r+0x1ac>
 800afda:	9b03      	ldr	r3, [sp, #12]
 800afdc:	1d1a      	adds	r2, r3, #4
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	9203      	str	r2, [sp, #12]
 800afe2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800afe6:	3402      	adds	r4, #2
 800afe8:	9305      	str	r3, [sp, #20]
 800afea:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b0c0 <_vfiprintf_r+0x22c>
 800afee:	7821      	ldrb	r1, [r4, #0]
 800aff0:	2203      	movs	r2, #3
 800aff2:	4650      	mov	r0, sl
 800aff4:	f7f5 f90c 	bl	8000210 <memchr>
 800aff8:	b138      	cbz	r0, 800b00a <_vfiprintf_r+0x176>
 800affa:	9b04      	ldr	r3, [sp, #16]
 800affc:	eba0 000a 	sub.w	r0, r0, sl
 800b000:	2240      	movs	r2, #64	@ 0x40
 800b002:	4082      	lsls	r2, r0
 800b004:	4313      	orrs	r3, r2
 800b006:	3401      	adds	r4, #1
 800b008:	9304      	str	r3, [sp, #16]
 800b00a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b00e:	4829      	ldr	r0, [pc, #164]	@ (800b0b4 <_vfiprintf_r+0x220>)
 800b010:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b014:	2206      	movs	r2, #6
 800b016:	f7f5 f8fb 	bl	8000210 <memchr>
 800b01a:	2800      	cmp	r0, #0
 800b01c:	d03f      	beq.n	800b09e <_vfiprintf_r+0x20a>
 800b01e:	4b26      	ldr	r3, [pc, #152]	@ (800b0b8 <_vfiprintf_r+0x224>)
 800b020:	bb1b      	cbnz	r3, 800b06a <_vfiprintf_r+0x1d6>
 800b022:	9b03      	ldr	r3, [sp, #12]
 800b024:	3307      	adds	r3, #7
 800b026:	f023 0307 	bic.w	r3, r3, #7
 800b02a:	3308      	adds	r3, #8
 800b02c:	9303      	str	r3, [sp, #12]
 800b02e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b030:	443b      	add	r3, r7
 800b032:	9309      	str	r3, [sp, #36]	@ 0x24
 800b034:	e76a      	b.n	800af0c <_vfiprintf_r+0x78>
 800b036:	fb0c 3202 	mla	r2, ip, r2, r3
 800b03a:	460c      	mov	r4, r1
 800b03c:	2001      	movs	r0, #1
 800b03e:	e7a8      	b.n	800af92 <_vfiprintf_r+0xfe>
 800b040:	2300      	movs	r3, #0
 800b042:	3401      	adds	r4, #1
 800b044:	9305      	str	r3, [sp, #20]
 800b046:	4619      	mov	r1, r3
 800b048:	f04f 0c0a 	mov.w	ip, #10
 800b04c:	4620      	mov	r0, r4
 800b04e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b052:	3a30      	subs	r2, #48	@ 0x30
 800b054:	2a09      	cmp	r2, #9
 800b056:	d903      	bls.n	800b060 <_vfiprintf_r+0x1cc>
 800b058:	2b00      	cmp	r3, #0
 800b05a:	d0c6      	beq.n	800afea <_vfiprintf_r+0x156>
 800b05c:	9105      	str	r1, [sp, #20]
 800b05e:	e7c4      	b.n	800afea <_vfiprintf_r+0x156>
 800b060:	fb0c 2101 	mla	r1, ip, r1, r2
 800b064:	4604      	mov	r4, r0
 800b066:	2301      	movs	r3, #1
 800b068:	e7f0      	b.n	800b04c <_vfiprintf_r+0x1b8>
 800b06a:	ab03      	add	r3, sp, #12
 800b06c:	9300      	str	r3, [sp, #0]
 800b06e:	462a      	mov	r2, r5
 800b070:	4b12      	ldr	r3, [pc, #72]	@ (800b0bc <_vfiprintf_r+0x228>)
 800b072:	a904      	add	r1, sp, #16
 800b074:	4630      	mov	r0, r6
 800b076:	f7fb febb 	bl	8006df0 <_printf_float>
 800b07a:	4607      	mov	r7, r0
 800b07c:	1c78      	adds	r0, r7, #1
 800b07e:	d1d6      	bne.n	800b02e <_vfiprintf_r+0x19a>
 800b080:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b082:	07d9      	lsls	r1, r3, #31
 800b084:	d405      	bmi.n	800b092 <_vfiprintf_r+0x1fe>
 800b086:	89ab      	ldrh	r3, [r5, #12]
 800b088:	059a      	lsls	r2, r3, #22
 800b08a:	d402      	bmi.n	800b092 <_vfiprintf_r+0x1fe>
 800b08c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b08e:	f7fc fe1f 	bl	8007cd0 <__retarget_lock_release_recursive>
 800b092:	89ab      	ldrh	r3, [r5, #12]
 800b094:	065b      	lsls	r3, r3, #25
 800b096:	f53f af1f 	bmi.w	800aed8 <_vfiprintf_r+0x44>
 800b09a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b09c:	e71e      	b.n	800aedc <_vfiprintf_r+0x48>
 800b09e:	ab03      	add	r3, sp, #12
 800b0a0:	9300      	str	r3, [sp, #0]
 800b0a2:	462a      	mov	r2, r5
 800b0a4:	4b05      	ldr	r3, [pc, #20]	@ (800b0bc <_vfiprintf_r+0x228>)
 800b0a6:	a904      	add	r1, sp, #16
 800b0a8:	4630      	mov	r0, r6
 800b0aa:	f7fc f939 	bl	8007320 <_printf_i>
 800b0ae:	e7e4      	b.n	800b07a <_vfiprintf_r+0x1e6>
 800b0b0:	0800d021 	.word	0x0800d021
 800b0b4:	0800d02b 	.word	0x0800d02b
 800b0b8:	08006df1 	.word	0x08006df1
 800b0bc:	0800ae71 	.word	0x0800ae71
 800b0c0:	0800d027 	.word	0x0800d027

0800b0c4 <__swbuf_r>:
 800b0c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b0c6:	460e      	mov	r6, r1
 800b0c8:	4614      	mov	r4, r2
 800b0ca:	4605      	mov	r5, r0
 800b0cc:	b118      	cbz	r0, 800b0d6 <__swbuf_r+0x12>
 800b0ce:	6a03      	ldr	r3, [r0, #32]
 800b0d0:	b90b      	cbnz	r3, 800b0d6 <__swbuf_r+0x12>
 800b0d2:	f7fc fce5 	bl	8007aa0 <__sinit>
 800b0d6:	69a3      	ldr	r3, [r4, #24]
 800b0d8:	60a3      	str	r3, [r4, #8]
 800b0da:	89a3      	ldrh	r3, [r4, #12]
 800b0dc:	071a      	lsls	r2, r3, #28
 800b0de:	d501      	bpl.n	800b0e4 <__swbuf_r+0x20>
 800b0e0:	6923      	ldr	r3, [r4, #16]
 800b0e2:	b943      	cbnz	r3, 800b0f6 <__swbuf_r+0x32>
 800b0e4:	4621      	mov	r1, r4
 800b0e6:	4628      	mov	r0, r5
 800b0e8:	f000 f82a 	bl	800b140 <__swsetup_r>
 800b0ec:	b118      	cbz	r0, 800b0f6 <__swbuf_r+0x32>
 800b0ee:	f04f 37ff 	mov.w	r7, #4294967295
 800b0f2:	4638      	mov	r0, r7
 800b0f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b0f6:	6823      	ldr	r3, [r4, #0]
 800b0f8:	6922      	ldr	r2, [r4, #16]
 800b0fa:	1a98      	subs	r0, r3, r2
 800b0fc:	6963      	ldr	r3, [r4, #20]
 800b0fe:	b2f6      	uxtb	r6, r6
 800b100:	4283      	cmp	r3, r0
 800b102:	4637      	mov	r7, r6
 800b104:	dc05      	bgt.n	800b112 <__swbuf_r+0x4e>
 800b106:	4621      	mov	r1, r4
 800b108:	4628      	mov	r0, r5
 800b10a:	f7ff fa47 	bl	800a59c <_fflush_r>
 800b10e:	2800      	cmp	r0, #0
 800b110:	d1ed      	bne.n	800b0ee <__swbuf_r+0x2a>
 800b112:	68a3      	ldr	r3, [r4, #8]
 800b114:	3b01      	subs	r3, #1
 800b116:	60a3      	str	r3, [r4, #8]
 800b118:	6823      	ldr	r3, [r4, #0]
 800b11a:	1c5a      	adds	r2, r3, #1
 800b11c:	6022      	str	r2, [r4, #0]
 800b11e:	701e      	strb	r6, [r3, #0]
 800b120:	6962      	ldr	r2, [r4, #20]
 800b122:	1c43      	adds	r3, r0, #1
 800b124:	429a      	cmp	r2, r3
 800b126:	d004      	beq.n	800b132 <__swbuf_r+0x6e>
 800b128:	89a3      	ldrh	r3, [r4, #12]
 800b12a:	07db      	lsls	r3, r3, #31
 800b12c:	d5e1      	bpl.n	800b0f2 <__swbuf_r+0x2e>
 800b12e:	2e0a      	cmp	r6, #10
 800b130:	d1df      	bne.n	800b0f2 <__swbuf_r+0x2e>
 800b132:	4621      	mov	r1, r4
 800b134:	4628      	mov	r0, r5
 800b136:	f7ff fa31 	bl	800a59c <_fflush_r>
 800b13a:	2800      	cmp	r0, #0
 800b13c:	d0d9      	beq.n	800b0f2 <__swbuf_r+0x2e>
 800b13e:	e7d6      	b.n	800b0ee <__swbuf_r+0x2a>

0800b140 <__swsetup_r>:
 800b140:	b538      	push	{r3, r4, r5, lr}
 800b142:	4b29      	ldr	r3, [pc, #164]	@ (800b1e8 <__swsetup_r+0xa8>)
 800b144:	4605      	mov	r5, r0
 800b146:	6818      	ldr	r0, [r3, #0]
 800b148:	460c      	mov	r4, r1
 800b14a:	b118      	cbz	r0, 800b154 <__swsetup_r+0x14>
 800b14c:	6a03      	ldr	r3, [r0, #32]
 800b14e:	b90b      	cbnz	r3, 800b154 <__swsetup_r+0x14>
 800b150:	f7fc fca6 	bl	8007aa0 <__sinit>
 800b154:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b158:	0719      	lsls	r1, r3, #28
 800b15a:	d422      	bmi.n	800b1a2 <__swsetup_r+0x62>
 800b15c:	06da      	lsls	r2, r3, #27
 800b15e:	d407      	bmi.n	800b170 <__swsetup_r+0x30>
 800b160:	2209      	movs	r2, #9
 800b162:	602a      	str	r2, [r5, #0]
 800b164:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b168:	81a3      	strh	r3, [r4, #12]
 800b16a:	f04f 30ff 	mov.w	r0, #4294967295
 800b16e:	e033      	b.n	800b1d8 <__swsetup_r+0x98>
 800b170:	0758      	lsls	r0, r3, #29
 800b172:	d512      	bpl.n	800b19a <__swsetup_r+0x5a>
 800b174:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b176:	b141      	cbz	r1, 800b18a <__swsetup_r+0x4a>
 800b178:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b17c:	4299      	cmp	r1, r3
 800b17e:	d002      	beq.n	800b186 <__swsetup_r+0x46>
 800b180:	4628      	mov	r0, r5
 800b182:	f7fd fbf9 	bl	8008978 <_free_r>
 800b186:	2300      	movs	r3, #0
 800b188:	6363      	str	r3, [r4, #52]	@ 0x34
 800b18a:	89a3      	ldrh	r3, [r4, #12]
 800b18c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b190:	81a3      	strh	r3, [r4, #12]
 800b192:	2300      	movs	r3, #0
 800b194:	6063      	str	r3, [r4, #4]
 800b196:	6923      	ldr	r3, [r4, #16]
 800b198:	6023      	str	r3, [r4, #0]
 800b19a:	89a3      	ldrh	r3, [r4, #12]
 800b19c:	f043 0308 	orr.w	r3, r3, #8
 800b1a0:	81a3      	strh	r3, [r4, #12]
 800b1a2:	6923      	ldr	r3, [r4, #16]
 800b1a4:	b94b      	cbnz	r3, 800b1ba <__swsetup_r+0x7a>
 800b1a6:	89a3      	ldrh	r3, [r4, #12]
 800b1a8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b1ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b1b0:	d003      	beq.n	800b1ba <__swsetup_r+0x7a>
 800b1b2:	4621      	mov	r1, r4
 800b1b4:	4628      	mov	r0, r5
 800b1b6:	f000 f883 	bl	800b2c0 <__smakebuf_r>
 800b1ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b1be:	f013 0201 	ands.w	r2, r3, #1
 800b1c2:	d00a      	beq.n	800b1da <__swsetup_r+0x9a>
 800b1c4:	2200      	movs	r2, #0
 800b1c6:	60a2      	str	r2, [r4, #8]
 800b1c8:	6962      	ldr	r2, [r4, #20]
 800b1ca:	4252      	negs	r2, r2
 800b1cc:	61a2      	str	r2, [r4, #24]
 800b1ce:	6922      	ldr	r2, [r4, #16]
 800b1d0:	b942      	cbnz	r2, 800b1e4 <__swsetup_r+0xa4>
 800b1d2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b1d6:	d1c5      	bne.n	800b164 <__swsetup_r+0x24>
 800b1d8:	bd38      	pop	{r3, r4, r5, pc}
 800b1da:	0799      	lsls	r1, r3, #30
 800b1dc:	bf58      	it	pl
 800b1de:	6962      	ldrpl	r2, [r4, #20]
 800b1e0:	60a2      	str	r2, [r4, #8]
 800b1e2:	e7f4      	b.n	800b1ce <__swsetup_r+0x8e>
 800b1e4:	2000      	movs	r0, #0
 800b1e6:	e7f7      	b.n	800b1d8 <__swsetup_r+0x98>
 800b1e8:	20000090 	.word	0x20000090

0800b1ec <_raise_r>:
 800b1ec:	291f      	cmp	r1, #31
 800b1ee:	b538      	push	{r3, r4, r5, lr}
 800b1f0:	4605      	mov	r5, r0
 800b1f2:	460c      	mov	r4, r1
 800b1f4:	d904      	bls.n	800b200 <_raise_r+0x14>
 800b1f6:	2316      	movs	r3, #22
 800b1f8:	6003      	str	r3, [r0, #0]
 800b1fa:	f04f 30ff 	mov.w	r0, #4294967295
 800b1fe:	bd38      	pop	{r3, r4, r5, pc}
 800b200:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b202:	b112      	cbz	r2, 800b20a <_raise_r+0x1e>
 800b204:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b208:	b94b      	cbnz	r3, 800b21e <_raise_r+0x32>
 800b20a:	4628      	mov	r0, r5
 800b20c:	f000 f830 	bl	800b270 <_getpid_r>
 800b210:	4622      	mov	r2, r4
 800b212:	4601      	mov	r1, r0
 800b214:	4628      	mov	r0, r5
 800b216:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b21a:	f000 b817 	b.w	800b24c <_kill_r>
 800b21e:	2b01      	cmp	r3, #1
 800b220:	d00a      	beq.n	800b238 <_raise_r+0x4c>
 800b222:	1c59      	adds	r1, r3, #1
 800b224:	d103      	bne.n	800b22e <_raise_r+0x42>
 800b226:	2316      	movs	r3, #22
 800b228:	6003      	str	r3, [r0, #0]
 800b22a:	2001      	movs	r0, #1
 800b22c:	e7e7      	b.n	800b1fe <_raise_r+0x12>
 800b22e:	2100      	movs	r1, #0
 800b230:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b234:	4620      	mov	r0, r4
 800b236:	4798      	blx	r3
 800b238:	2000      	movs	r0, #0
 800b23a:	e7e0      	b.n	800b1fe <_raise_r+0x12>

0800b23c <raise>:
 800b23c:	4b02      	ldr	r3, [pc, #8]	@ (800b248 <raise+0xc>)
 800b23e:	4601      	mov	r1, r0
 800b240:	6818      	ldr	r0, [r3, #0]
 800b242:	f7ff bfd3 	b.w	800b1ec <_raise_r>
 800b246:	bf00      	nop
 800b248:	20000090 	.word	0x20000090

0800b24c <_kill_r>:
 800b24c:	b538      	push	{r3, r4, r5, lr}
 800b24e:	4d07      	ldr	r5, [pc, #28]	@ (800b26c <_kill_r+0x20>)
 800b250:	2300      	movs	r3, #0
 800b252:	4604      	mov	r4, r0
 800b254:	4608      	mov	r0, r1
 800b256:	4611      	mov	r1, r2
 800b258:	602b      	str	r3, [r5, #0]
 800b25a:	f7f7 fe51 	bl	8002f00 <_kill>
 800b25e:	1c43      	adds	r3, r0, #1
 800b260:	d102      	bne.n	800b268 <_kill_r+0x1c>
 800b262:	682b      	ldr	r3, [r5, #0]
 800b264:	b103      	cbz	r3, 800b268 <_kill_r+0x1c>
 800b266:	6023      	str	r3, [r4, #0]
 800b268:	bd38      	pop	{r3, r4, r5, pc}
 800b26a:	bf00      	nop
 800b26c:	20007c98 	.word	0x20007c98

0800b270 <_getpid_r>:
 800b270:	f7f7 be3e 	b.w	8002ef0 <_getpid>

0800b274 <__swhatbuf_r>:
 800b274:	b570      	push	{r4, r5, r6, lr}
 800b276:	460c      	mov	r4, r1
 800b278:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b27c:	2900      	cmp	r1, #0
 800b27e:	b096      	sub	sp, #88	@ 0x58
 800b280:	4615      	mov	r5, r2
 800b282:	461e      	mov	r6, r3
 800b284:	da0d      	bge.n	800b2a2 <__swhatbuf_r+0x2e>
 800b286:	89a3      	ldrh	r3, [r4, #12]
 800b288:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b28c:	f04f 0100 	mov.w	r1, #0
 800b290:	bf14      	ite	ne
 800b292:	2340      	movne	r3, #64	@ 0x40
 800b294:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b298:	2000      	movs	r0, #0
 800b29a:	6031      	str	r1, [r6, #0]
 800b29c:	602b      	str	r3, [r5, #0]
 800b29e:	b016      	add	sp, #88	@ 0x58
 800b2a0:	bd70      	pop	{r4, r5, r6, pc}
 800b2a2:	466a      	mov	r2, sp
 800b2a4:	f000 f848 	bl	800b338 <_fstat_r>
 800b2a8:	2800      	cmp	r0, #0
 800b2aa:	dbec      	blt.n	800b286 <__swhatbuf_r+0x12>
 800b2ac:	9901      	ldr	r1, [sp, #4]
 800b2ae:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b2b2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b2b6:	4259      	negs	r1, r3
 800b2b8:	4159      	adcs	r1, r3
 800b2ba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b2be:	e7eb      	b.n	800b298 <__swhatbuf_r+0x24>

0800b2c0 <__smakebuf_r>:
 800b2c0:	898b      	ldrh	r3, [r1, #12]
 800b2c2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b2c4:	079d      	lsls	r5, r3, #30
 800b2c6:	4606      	mov	r6, r0
 800b2c8:	460c      	mov	r4, r1
 800b2ca:	d507      	bpl.n	800b2dc <__smakebuf_r+0x1c>
 800b2cc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b2d0:	6023      	str	r3, [r4, #0]
 800b2d2:	6123      	str	r3, [r4, #16]
 800b2d4:	2301      	movs	r3, #1
 800b2d6:	6163      	str	r3, [r4, #20]
 800b2d8:	b003      	add	sp, #12
 800b2da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b2dc:	ab01      	add	r3, sp, #4
 800b2de:	466a      	mov	r2, sp
 800b2e0:	f7ff ffc8 	bl	800b274 <__swhatbuf_r>
 800b2e4:	9f00      	ldr	r7, [sp, #0]
 800b2e6:	4605      	mov	r5, r0
 800b2e8:	4639      	mov	r1, r7
 800b2ea:	4630      	mov	r0, r6
 800b2ec:	f7fd fbb8 	bl	8008a60 <_malloc_r>
 800b2f0:	b948      	cbnz	r0, 800b306 <__smakebuf_r+0x46>
 800b2f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b2f6:	059a      	lsls	r2, r3, #22
 800b2f8:	d4ee      	bmi.n	800b2d8 <__smakebuf_r+0x18>
 800b2fa:	f023 0303 	bic.w	r3, r3, #3
 800b2fe:	f043 0302 	orr.w	r3, r3, #2
 800b302:	81a3      	strh	r3, [r4, #12]
 800b304:	e7e2      	b.n	800b2cc <__smakebuf_r+0xc>
 800b306:	89a3      	ldrh	r3, [r4, #12]
 800b308:	6020      	str	r0, [r4, #0]
 800b30a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b30e:	81a3      	strh	r3, [r4, #12]
 800b310:	9b01      	ldr	r3, [sp, #4]
 800b312:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b316:	b15b      	cbz	r3, 800b330 <__smakebuf_r+0x70>
 800b318:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b31c:	4630      	mov	r0, r6
 800b31e:	f000 f81d 	bl	800b35c <_isatty_r>
 800b322:	b128      	cbz	r0, 800b330 <__smakebuf_r+0x70>
 800b324:	89a3      	ldrh	r3, [r4, #12]
 800b326:	f023 0303 	bic.w	r3, r3, #3
 800b32a:	f043 0301 	orr.w	r3, r3, #1
 800b32e:	81a3      	strh	r3, [r4, #12]
 800b330:	89a3      	ldrh	r3, [r4, #12]
 800b332:	431d      	orrs	r5, r3
 800b334:	81a5      	strh	r5, [r4, #12]
 800b336:	e7cf      	b.n	800b2d8 <__smakebuf_r+0x18>

0800b338 <_fstat_r>:
 800b338:	b538      	push	{r3, r4, r5, lr}
 800b33a:	4d07      	ldr	r5, [pc, #28]	@ (800b358 <_fstat_r+0x20>)
 800b33c:	2300      	movs	r3, #0
 800b33e:	4604      	mov	r4, r0
 800b340:	4608      	mov	r0, r1
 800b342:	4611      	mov	r1, r2
 800b344:	602b      	str	r3, [r5, #0]
 800b346:	f7f7 fe3b 	bl	8002fc0 <_fstat>
 800b34a:	1c43      	adds	r3, r0, #1
 800b34c:	d102      	bne.n	800b354 <_fstat_r+0x1c>
 800b34e:	682b      	ldr	r3, [r5, #0]
 800b350:	b103      	cbz	r3, 800b354 <_fstat_r+0x1c>
 800b352:	6023      	str	r3, [r4, #0]
 800b354:	bd38      	pop	{r3, r4, r5, pc}
 800b356:	bf00      	nop
 800b358:	20007c98 	.word	0x20007c98

0800b35c <_isatty_r>:
 800b35c:	b538      	push	{r3, r4, r5, lr}
 800b35e:	4d06      	ldr	r5, [pc, #24]	@ (800b378 <_isatty_r+0x1c>)
 800b360:	2300      	movs	r3, #0
 800b362:	4604      	mov	r4, r0
 800b364:	4608      	mov	r0, r1
 800b366:	602b      	str	r3, [r5, #0]
 800b368:	f7f7 fe3a 	bl	8002fe0 <_isatty>
 800b36c:	1c43      	adds	r3, r0, #1
 800b36e:	d102      	bne.n	800b376 <_isatty_r+0x1a>
 800b370:	682b      	ldr	r3, [r5, #0]
 800b372:	b103      	cbz	r3, 800b376 <_isatty_r+0x1a>
 800b374:	6023      	str	r3, [r4, #0]
 800b376:	bd38      	pop	{r3, r4, r5, pc}
 800b378:	20007c98 	.word	0x20007c98

0800b37c <sqrt>:
 800b37c:	b538      	push	{r3, r4, r5, lr}
 800b37e:	ed2d 8b02 	vpush	{d8}
 800b382:	ec55 4b10 	vmov	r4, r5, d0
 800b386:	f000 f9f7 	bl	800b778 <__ieee754_sqrt>
 800b38a:	4622      	mov	r2, r4
 800b38c:	462b      	mov	r3, r5
 800b38e:	4620      	mov	r0, r4
 800b390:	4629      	mov	r1, r5
 800b392:	eeb0 8a40 	vmov.f32	s16, s0
 800b396:	eef0 8a60 	vmov.f32	s17, s1
 800b39a:	f7f5 fbe7 	bl	8000b6c <__aeabi_dcmpun>
 800b39e:	b990      	cbnz	r0, 800b3c6 <sqrt+0x4a>
 800b3a0:	2200      	movs	r2, #0
 800b3a2:	2300      	movs	r3, #0
 800b3a4:	4620      	mov	r0, r4
 800b3a6:	4629      	mov	r1, r5
 800b3a8:	f7f5 fbb8 	bl	8000b1c <__aeabi_dcmplt>
 800b3ac:	b158      	cbz	r0, 800b3c6 <sqrt+0x4a>
 800b3ae:	f7fc fc63 	bl	8007c78 <__errno>
 800b3b2:	2321      	movs	r3, #33	@ 0x21
 800b3b4:	6003      	str	r3, [r0, #0]
 800b3b6:	2200      	movs	r2, #0
 800b3b8:	2300      	movs	r3, #0
 800b3ba:	4610      	mov	r0, r2
 800b3bc:	4619      	mov	r1, r3
 800b3be:	f7f5 fa65 	bl	800088c <__aeabi_ddiv>
 800b3c2:	ec41 0b18 	vmov	d8, r0, r1
 800b3c6:	eeb0 0a48 	vmov.f32	s0, s16
 800b3ca:	eef0 0a68 	vmov.f32	s1, s17
 800b3ce:	ecbd 8b02 	vpop	{d8}
 800b3d2:	bd38      	pop	{r3, r4, r5, pc}
 800b3d4:	0000      	movs	r0, r0
	...

0800b3d8 <cos>:
 800b3d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b3da:	ec53 2b10 	vmov	r2, r3, d0
 800b3de:	4826      	ldr	r0, [pc, #152]	@ (800b478 <cos+0xa0>)
 800b3e0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800b3e4:	4281      	cmp	r1, r0
 800b3e6:	d806      	bhi.n	800b3f6 <cos+0x1e>
 800b3e8:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800b470 <cos+0x98>
 800b3ec:	b005      	add	sp, #20
 800b3ee:	f85d eb04 	ldr.w	lr, [sp], #4
 800b3f2:	f000 baa1 	b.w	800b938 <__kernel_cos>
 800b3f6:	4821      	ldr	r0, [pc, #132]	@ (800b47c <cos+0xa4>)
 800b3f8:	4281      	cmp	r1, r0
 800b3fa:	d908      	bls.n	800b40e <cos+0x36>
 800b3fc:	4610      	mov	r0, r2
 800b3fe:	4619      	mov	r1, r3
 800b400:	f7f4 ff62 	bl	80002c8 <__aeabi_dsub>
 800b404:	ec41 0b10 	vmov	d0, r0, r1
 800b408:	b005      	add	sp, #20
 800b40a:	f85d fb04 	ldr.w	pc, [sp], #4
 800b40e:	4668      	mov	r0, sp
 800b410:	f000 fc16 	bl	800bc40 <__ieee754_rem_pio2>
 800b414:	f000 0003 	and.w	r0, r0, #3
 800b418:	2801      	cmp	r0, #1
 800b41a:	d00b      	beq.n	800b434 <cos+0x5c>
 800b41c:	2802      	cmp	r0, #2
 800b41e:	d015      	beq.n	800b44c <cos+0x74>
 800b420:	b9d8      	cbnz	r0, 800b45a <cos+0x82>
 800b422:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b426:	ed9d 0b00 	vldr	d0, [sp]
 800b42a:	f000 fa85 	bl	800b938 <__kernel_cos>
 800b42e:	ec51 0b10 	vmov	r0, r1, d0
 800b432:	e7e7      	b.n	800b404 <cos+0x2c>
 800b434:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b438:	ed9d 0b00 	vldr	d0, [sp]
 800b43c:	f000 fb44 	bl	800bac8 <__kernel_sin>
 800b440:	ec53 2b10 	vmov	r2, r3, d0
 800b444:	4610      	mov	r0, r2
 800b446:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800b44a:	e7db      	b.n	800b404 <cos+0x2c>
 800b44c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b450:	ed9d 0b00 	vldr	d0, [sp]
 800b454:	f000 fa70 	bl	800b938 <__kernel_cos>
 800b458:	e7f2      	b.n	800b440 <cos+0x68>
 800b45a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b45e:	ed9d 0b00 	vldr	d0, [sp]
 800b462:	2001      	movs	r0, #1
 800b464:	f000 fb30 	bl	800bac8 <__kernel_sin>
 800b468:	e7e1      	b.n	800b42e <cos+0x56>
 800b46a:	bf00      	nop
 800b46c:	f3af 8000 	nop.w
	...
 800b478:	3fe921fb 	.word	0x3fe921fb
 800b47c:	7fefffff 	.word	0x7fefffff

0800b480 <sin>:
 800b480:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b482:	ec53 2b10 	vmov	r2, r3, d0
 800b486:	4826      	ldr	r0, [pc, #152]	@ (800b520 <sin+0xa0>)
 800b488:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800b48c:	4281      	cmp	r1, r0
 800b48e:	d807      	bhi.n	800b4a0 <sin+0x20>
 800b490:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800b518 <sin+0x98>
 800b494:	2000      	movs	r0, #0
 800b496:	b005      	add	sp, #20
 800b498:	f85d eb04 	ldr.w	lr, [sp], #4
 800b49c:	f000 bb14 	b.w	800bac8 <__kernel_sin>
 800b4a0:	4820      	ldr	r0, [pc, #128]	@ (800b524 <sin+0xa4>)
 800b4a2:	4281      	cmp	r1, r0
 800b4a4:	d908      	bls.n	800b4b8 <sin+0x38>
 800b4a6:	4610      	mov	r0, r2
 800b4a8:	4619      	mov	r1, r3
 800b4aa:	f7f4 ff0d 	bl	80002c8 <__aeabi_dsub>
 800b4ae:	ec41 0b10 	vmov	d0, r0, r1
 800b4b2:	b005      	add	sp, #20
 800b4b4:	f85d fb04 	ldr.w	pc, [sp], #4
 800b4b8:	4668      	mov	r0, sp
 800b4ba:	f000 fbc1 	bl	800bc40 <__ieee754_rem_pio2>
 800b4be:	f000 0003 	and.w	r0, r0, #3
 800b4c2:	2801      	cmp	r0, #1
 800b4c4:	d00c      	beq.n	800b4e0 <sin+0x60>
 800b4c6:	2802      	cmp	r0, #2
 800b4c8:	d011      	beq.n	800b4ee <sin+0x6e>
 800b4ca:	b9e8      	cbnz	r0, 800b508 <sin+0x88>
 800b4cc:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b4d0:	ed9d 0b00 	vldr	d0, [sp]
 800b4d4:	2001      	movs	r0, #1
 800b4d6:	f000 faf7 	bl	800bac8 <__kernel_sin>
 800b4da:	ec51 0b10 	vmov	r0, r1, d0
 800b4de:	e7e6      	b.n	800b4ae <sin+0x2e>
 800b4e0:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b4e4:	ed9d 0b00 	vldr	d0, [sp]
 800b4e8:	f000 fa26 	bl	800b938 <__kernel_cos>
 800b4ec:	e7f5      	b.n	800b4da <sin+0x5a>
 800b4ee:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b4f2:	ed9d 0b00 	vldr	d0, [sp]
 800b4f6:	2001      	movs	r0, #1
 800b4f8:	f000 fae6 	bl	800bac8 <__kernel_sin>
 800b4fc:	ec53 2b10 	vmov	r2, r3, d0
 800b500:	4610      	mov	r0, r2
 800b502:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800b506:	e7d2      	b.n	800b4ae <sin+0x2e>
 800b508:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b50c:	ed9d 0b00 	vldr	d0, [sp]
 800b510:	f000 fa12 	bl	800b938 <__kernel_cos>
 800b514:	e7f2      	b.n	800b4fc <sin+0x7c>
 800b516:	bf00      	nop
	...
 800b520:	3fe921fb 	.word	0x3fe921fb
 800b524:	7fefffff 	.word	0x7fefffff

0800b528 <asinf>:
 800b528:	b508      	push	{r3, lr}
 800b52a:	ed2d 8b02 	vpush	{d8}
 800b52e:	eeb0 8a40 	vmov.f32	s16, s0
 800b532:	f000 fd89 	bl	800c048 <__ieee754_asinf>
 800b536:	eeb4 8a48 	vcmp.f32	s16, s16
 800b53a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b53e:	eef0 8a40 	vmov.f32	s17, s0
 800b542:	d615      	bvs.n	800b570 <asinf+0x48>
 800b544:	eeb0 0a48 	vmov.f32	s0, s16
 800b548:	f000 f90e 	bl	800b768 <fabsf>
 800b54c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800b550:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800b554:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b558:	dd0a      	ble.n	800b570 <asinf+0x48>
 800b55a:	f7fc fb8d 	bl	8007c78 <__errno>
 800b55e:	ecbd 8b02 	vpop	{d8}
 800b562:	2321      	movs	r3, #33	@ 0x21
 800b564:	6003      	str	r3, [r0, #0]
 800b566:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800b56a:	4804      	ldr	r0, [pc, #16]	@ (800b57c <asinf+0x54>)
 800b56c:	f7fc bbb2 	b.w	8007cd4 <nanf>
 800b570:	eeb0 0a68 	vmov.f32	s0, s17
 800b574:	ecbd 8b02 	vpop	{d8}
 800b578:	bd08      	pop	{r3, pc}
 800b57a:	bf00      	nop
 800b57c:	0800d075 	.word	0x0800d075

0800b580 <atan2f>:
 800b580:	f000 be48 	b.w	800c214 <__ieee754_atan2f>

0800b584 <sqrtf>:
 800b584:	b508      	push	{r3, lr}
 800b586:	ed2d 8b02 	vpush	{d8}
 800b58a:	eeb0 8a40 	vmov.f32	s16, s0
 800b58e:	f000 f9cd 	bl	800b92c <__ieee754_sqrtf>
 800b592:	eeb4 8a48 	vcmp.f32	s16, s16
 800b596:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b59a:	d60c      	bvs.n	800b5b6 <sqrtf+0x32>
 800b59c:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800b5bc <sqrtf+0x38>
 800b5a0:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800b5a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b5a8:	d505      	bpl.n	800b5b6 <sqrtf+0x32>
 800b5aa:	f7fc fb65 	bl	8007c78 <__errno>
 800b5ae:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800b5b2:	2321      	movs	r3, #33	@ 0x21
 800b5b4:	6003      	str	r3, [r0, #0]
 800b5b6:	ecbd 8b02 	vpop	{d8}
 800b5ba:	bd08      	pop	{r3, pc}
 800b5bc:	00000000 	.word	0x00000000

0800b5c0 <atanf>:
 800b5c0:	b538      	push	{r3, r4, r5, lr}
 800b5c2:	ee10 5a10 	vmov	r5, s0
 800b5c6:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800b5ca:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 800b5ce:	eef0 7a40 	vmov.f32	s15, s0
 800b5d2:	d310      	bcc.n	800b5f6 <atanf+0x36>
 800b5d4:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 800b5d8:	d904      	bls.n	800b5e4 <atanf+0x24>
 800b5da:	ee70 7a00 	vadd.f32	s15, s0, s0
 800b5de:	eeb0 0a67 	vmov.f32	s0, s15
 800b5e2:	bd38      	pop	{r3, r4, r5, pc}
 800b5e4:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 800b71c <atanf+0x15c>
 800b5e8:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 800b720 <atanf+0x160>
 800b5ec:	2d00      	cmp	r5, #0
 800b5ee:	bfc8      	it	gt
 800b5f0:	eef0 7a47 	vmovgt.f32	s15, s14
 800b5f4:	e7f3      	b.n	800b5de <atanf+0x1e>
 800b5f6:	4b4b      	ldr	r3, [pc, #300]	@ (800b724 <atanf+0x164>)
 800b5f8:	429c      	cmp	r4, r3
 800b5fa:	d810      	bhi.n	800b61e <atanf+0x5e>
 800b5fc:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 800b600:	d20a      	bcs.n	800b618 <atanf+0x58>
 800b602:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800b728 <atanf+0x168>
 800b606:	ee30 7a07 	vadd.f32	s14, s0, s14
 800b60a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800b60e:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800b612:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b616:	dce2      	bgt.n	800b5de <atanf+0x1e>
 800b618:	f04f 33ff 	mov.w	r3, #4294967295
 800b61c:	e013      	b.n	800b646 <atanf+0x86>
 800b61e:	f000 f8a3 	bl	800b768 <fabsf>
 800b622:	4b42      	ldr	r3, [pc, #264]	@ (800b72c <atanf+0x16c>)
 800b624:	429c      	cmp	r4, r3
 800b626:	d84f      	bhi.n	800b6c8 <atanf+0x108>
 800b628:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800b62c:	429c      	cmp	r4, r3
 800b62e:	d841      	bhi.n	800b6b4 <atanf+0xf4>
 800b630:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800b634:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800b638:	eea0 7a27 	vfma.f32	s14, s0, s15
 800b63c:	2300      	movs	r3, #0
 800b63e:	ee30 0a27 	vadd.f32	s0, s0, s15
 800b642:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800b646:	1c5a      	adds	r2, r3, #1
 800b648:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800b64c:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800b730 <atanf+0x170>
 800b650:	eddf 5a38 	vldr	s11, [pc, #224]	@ 800b734 <atanf+0x174>
 800b654:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 800b738 <atanf+0x178>
 800b658:	ee66 6a06 	vmul.f32	s13, s12, s12
 800b65c:	eee6 5a87 	vfma.f32	s11, s13, s14
 800b660:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800b73c <atanf+0x17c>
 800b664:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800b668:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800b740 <atanf+0x180>
 800b66c:	eee7 5a26 	vfma.f32	s11, s14, s13
 800b670:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800b744 <atanf+0x184>
 800b674:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800b678:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800b748 <atanf+0x188>
 800b67c:	eee7 5a26 	vfma.f32	s11, s14, s13
 800b680:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800b74c <atanf+0x18c>
 800b684:	eea6 5a87 	vfma.f32	s10, s13, s14
 800b688:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800b750 <atanf+0x190>
 800b68c:	eea5 7a26 	vfma.f32	s14, s10, s13
 800b690:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 800b754 <atanf+0x194>
 800b694:	eea7 5a26 	vfma.f32	s10, s14, s13
 800b698:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800b758 <atanf+0x198>
 800b69c:	eea5 7a26 	vfma.f32	s14, s10, s13
 800b6a0:	ee27 7a26 	vmul.f32	s14, s14, s13
 800b6a4:	eea5 7a86 	vfma.f32	s14, s11, s12
 800b6a8:	ee27 7a87 	vmul.f32	s14, s15, s14
 800b6ac:	d121      	bne.n	800b6f2 <atanf+0x132>
 800b6ae:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b6b2:	e794      	b.n	800b5de <atanf+0x1e>
 800b6b4:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800b6b8:	ee30 7a67 	vsub.f32	s14, s0, s15
 800b6bc:	ee30 0a27 	vadd.f32	s0, s0, s15
 800b6c0:	2301      	movs	r3, #1
 800b6c2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800b6c6:	e7be      	b.n	800b646 <atanf+0x86>
 800b6c8:	4b24      	ldr	r3, [pc, #144]	@ (800b75c <atanf+0x19c>)
 800b6ca:	429c      	cmp	r4, r3
 800b6cc:	d80b      	bhi.n	800b6e6 <atanf+0x126>
 800b6ce:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800b6d2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b6d6:	eea0 7a27 	vfma.f32	s14, s0, s15
 800b6da:	2302      	movs	r3, #2
 800b6dc:	ee70 6a67 	vsub.f32	s13, s0, s15
 800b6e0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b6e4:	e7af      	b.n	800b646 <atanf+0x86>
 800b6e6:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800b6ea:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800b6ee:	2303      	movs	r3, #3
 800b6f0:	e7a9      	b.n	800b646 <atanf+0x86>
 800b6f2:	4a1b      	ldr	r2, [pc, #108]	@ (800b760 <atanf+0x1a0>)
 800b6f4:	491b      	ldr	r1, [pc, #108]	@ (800b764 <atanf+0x1a4>)
 800b6f6:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800b6fa:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800b6fe:	edd3 6a00 	vldr	s13, [r3]
 800b702:	ee37 7a66 	vsub.f32	s14, s14, s13
 800b706:	2d00      	cmp	r5, #0
 800b708:	ee37 7a67 	vsub.f32	s14, s14, s15
 800b70c:	edd2 7a00 	vldr	s15, [r2]
 800b710:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b714:	bfb8      	it	lt
 800b716:	eef1 7a67 	vneglt.f32	s15, s15
 800b71a:	e760      	b.n	800b5de <atanf+0x1e>
 800b71c:	bfc90fdb 	.word	0xbfc90fdb
 800b720:	3fc90fdb 	.word	0x3fc90fdb
 800b724:	3edfffff 	.word	0x3edfffff
 800b728:	7149f2ca 	.word	0x7149f2ca
 800b72c:	3f97ffff 	.word	0x3f97ffff
 800b730:	3c8569d7 	.word	0x3c8569d7
 800b734:	3d4bda59 	.word	0x3d4bda59
 800b738:	bd6ef16b 	.word	0xbd6ef16b
 800b73c:	3d886b35 	.word	0x3d886b35
 800b740:	3dba2e6e 	.word	0x3dba2e6e
 800b744:	3e124925 	.word	0x3e124925
 800b748:	3eaaaaab 	.word	0x3eaaaaab
 800b74c:	bd15a221 	.word	0xbd15a221
 800b750:	bd9d8795 	.word	0xbd9d8795
 800b754:	bde38e38 	.word	0xbde38e38
 800b758:	be4ccccd 	.word	0xbe4ccccd
 800b75c:	401bffff 	.word	0x401bffff
 800b760:	0800d0e8 	.word	0x0800d0e8
 800b764:	0800d0d8 	.word	0x0800d0d8

0800b768 <fabsf>:
 800b768:	ee10 3a10 	vmov	r3, s0
 800b76c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b770:	ee00 3a10 	vmov	s0, r3
 800b774:	4770      	bx	lr
	...

0800b778 <__ieee754_sqrt>:
 800b778:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b77c:	4a68      	ldr	r2, [pc, #416]	@ (800b920 <__ieee754_sqrt+0x1a8>)
 800b77e:	ec55 4b10 	vmov	r4, r5, d0
 800b782:	43aa      	bics	r2, r5
 800b784:	462b      	mov	r3, r5
 800b786:	4621      	mov	r1, r4
 800b788:	d110      	bne.n	800b7ac <__ieee754_sqrt+0x34>
 800b78a:	4622      	mov	r2, r4
 800b78c:	4620      	mov	r0, r4
 800b78e:	4629      	mov	r1, r5
 800b790:	f7f4 ff52 	bl	8000638 <__aeabi_dmul>
 800b794:	4602      	mov	r2, r0
 800b796:	460b      	mov	r3, r1
 800b798:	4620      	mov	r0, r4
 800b79a:	4629      	mov	r1, r5
 800b79c:	f7f4 fd96 	bl	80002cc <__adddf3>
 800b7a0:	4604      	mov	r4, r0
 800b7a2:	460d      	mov	r5, r1
 800b7a4:	ec45 4b10 	vmov	d0, r4, r5
 800b7a8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b7ac:	2d00      	cmp	r5, #0
 800b7ae:	dc0e      	bgt.n	800b7ce <__ieee754_sqrt+0x56>
 800b7b0:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800b7b4:	4322      	orrs	r2, r4
 800b7b6:	d0f5      	beq.n	800b7a4 <__ieee754_sqrt+0x2c>
 800b7b8:	b19d      	cbz	r5, 800b7e2 <__ieee754_sqrt+0x6a>
 800b7ba:	4622      	mov	r2, r4
 800b7bc:	4620      	mov	r0, r4
 800b7be:	4629      	mov	r1, r5
 800b7c0:	f7f4 fd82 	bl	80002c8 <__aeabi_dsub>
 800b7c4:	4602      	mov	r2, r0
 800b7c6:	460b      	mov	r3, r1
 800b7c8:	f7f5 f860 	bl	800088c <__aeabi_ddiv>
 800b7cc:	e7e8      	b.n	800b7a0 <__ieee754_sqrt+0x28>
 800b7ce:	152a      	asrs	r2, r5, #20
 800b7d0:	d115      	bne.n	800b7fe <__ieee754_sqrt+0x86>
 800b7d2:	2000      	movs	r0, #0
 800b7d4:	e009      	b.n	800b7ea <__ieee754_sqrt+0x72>
 800b7d6:	0acb      	lsrs	r3, r1, #11
 800b7d8:	3a15      	subs	r2, #21
 800b7da:	0549      	lsls	r1, r1, #21
 800b7dc:	2b00      	cmp	r3, #0
 800b7de:	d0fa      	beq.n	800b7d6 <__ieee754_sqrt+0x5e>
 800b7e0:	e7f7      	b.n	800b7d2 <__ieee754_sqrt+0x5a>
 800b7e2:	462a      	mov	r2, r5
 800b7e4:	e7fa      	b.n	800b7dc <__ieee754_sqrt+0x64>
 800b7e6:	005b      	lsls	r3, r3, #1
 800b7e8:	3001      	adds	r0, #1
 800b7ea:	02dc      	lsls	r4, r3, #11
 800b7ec:	d5fb      	bpl.n	800b7e6 <__ieee754_sqrt+0x6e>
 800b7ee:	1e44      	subs	r4, r0, #1
 800b7f0:	1b12      	subs	r2, r2, r4
 800b7f2:	f1c0 0420 	rsb	r4, r0, #32
 800b7f6:	fa21 f404 	lsr.w	r4, r1, r4
 800b7fa:	4323      	orrs	r3, r4
 800b7fc:	4081      	lsls	r1, r0
 800b7fe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b802:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 800b806:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b80a:	07d2      	lsls	r2, r2, #31
 800b80c:	bf5c      	itt	pl
 800b80e:	005b      	lslpl	r3, r3, #1
 800b810:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800b814:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800b818:	bf58      	it	pl
 800b81a:	0049      	lslpl	r1, r1, #1
 800b81c:	2600      	movs	r6, #0
 800b81e:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800b822:	106d      	asrs	r5, r5, #1
 800b824:	0049      	lsls	r1, r1, #1
 800b826:	2016      	movs	r0, #22
 800b828:	4632      	mov	r2, r6
 800b82a:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800b82e:	1917      	adds	r7, r2, r4
 800b830:	429f      	cmp	r7, r3
 800b832:	bfde      	ittt	le
 800b834:	193a      	addle	r2, r7, r4
 800b836:	1bdb      	suble	r3, r3, r7
 800b838:	1936      	addle	r6, r6, r4
 800b83a:	0fcf      	lsrs	r7, r1, #31
 800b83c:	3801      	subs	r0, #1
 800b83e:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 800b842:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800b846:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800b84a:	d1f0      	bne.n	800b82e <__ieee754_sqrt+0xb6>
 800b84c:	4604      	mov	r4, r0
 800b84e:	2720      	movs	r7, #32
 800b850:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800b854:	429a      	cmp	r2, r3
 800b856:	eb00 0e0c 	add.w	lr, r0, ip
 800b85a:	db02      	blt.n	800b862 <__ieee754_sqrt+0xea>
 800b85c:	d113      	bne.n	800b886 <__ieee754_sqrt+0x10e>
 800b85e:	458e      	cmp	lr, r1
 800b860:	d811      	bhi.n	800b886 <__ieee754_sqrt+0x10e>
 800b862:	f1be 0f00 	cmp.w	lr, #0
 800b866:	eb0e 000c 	add.w	r0, lr, ip
 800b86a:	da42      	bge.n	800b8f2 <__ieee754_sqrt+0x17a>
 800b86c:	2800      	cmp	r0, #0
 800b86e:	db40      	blt.n	800b8f2 <__ieee754_sqrt+0x17a>
 800b870:	f102 0801 	add.w	r8, r2, #1
 800b874:	1a9b      	subs	r3, r3, r2
 800b876:	458e      	cmp	lr, r1
 800b878:	bf88      	it	hi
 800b87a:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800b87e:	eba1 010e 	sub.w	r1, r1, lr
 800b882:	4464      	add	r4, ip
 800b884:	4642      	mov	r2, r8
 800b886:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800b88a:	3f01      	subs	r7, #1
 800b88c:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800b890:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800b894:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800b898:	d1dc      	bne.n	800b854 <__ieee754_sqrt+0xdc>
 800b89a:	4319      	orrs	r1, r3
 800b89c:	d01b      	beq.n	800b8d6 <__ieee754_sqrt+0x15e>
 800b89e:	f8df a084 	ldr.w	sl, [pc, #132]	@ 800b924 <__ieee754_sqrt+0x1ac>
 800b8a2:	f8df b084 	ldr.w	fp, [pc, #132]	@ 800b928 <__ieee754_sqrt+0x1b0>
 800b8a6:	e9da 0100 	ldrd	r0, r1, [sl]
 800b8aa:	e9db 2300 	ldrd	r2, r3, [fp]
 800b8ae:	f7f4 fd0b 	bl	80002c8 <__aeabi_dsub>
 800b8b2:	e9da 8900 	ldrd	r8, r9, [sl]
 800b8b6:	4602      	mov	r2, r0
 800b8b8:	460b      	mov	r3, r1
 800b8ba:	4640      	mov	r0, r8
 800b8bc:	4649      	mov	r1, r9
 800b8be:	f7f5 f937 	bl	8000b30 <__aeabi_dcmple>
 800b8c2:	b140      	cbz	r0, 800b8d6 <__ieee754_sqrt+0x15e>
 800b8c4:	f1b4 3fff 	cmp.w	r4, #4294967295
 800b8c8:	e9da 0100 	ldrd	r0, r1, [sl]
 800b8cc:	e9db 2300 	ldrd	r2, r3, [fp]
 800b8d0:	d111      	bne.n	800b8f6 <__ieee754_sqrt+0x17e>
 800b8d2:	3601      	adds	r6, #1
 800b8d4:	463c      	mov	r4, r7
 800b8d6:	1072      	asrs	r2, r6, #1
 800b8d8:	0863      	lsrs	r3, r4, #1
 800b8da:	07f1      	lsls	r1, r6, #31
 800b8dc:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800b8e0:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800b8e4:	bf48      	it	mi
 800b8e6:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800b8ea:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 800b8ee:	4618      	mov	r0, r3
 800b8f0:	e756      	b.n	800b7a0 <__ieee754_sqrt+0x28>
 800b8f2:	4690      	mov	r8, r2
 800b8f4:	e7be      	b.n	800b874 <__ieee754_sqrt+0xfc>
 800b8f6:	f7f4 fce9 	bl	80002cc <__adddf3>
 800b8fa:	e9da 8900 	ldrd	r8, r9, [sl]
 800b8fe:	4602      	mov	r2, r0
 800b900:	460b      	mov	r3, r1
 800b902:	4640      	mov	r0, r8
 800b904:	4649      	mov	r1, r9
 800b906:	f7f5 f909 	bl	8000b1c <__aeabi_dcmplt>
 800b90a:	b120      	cbz	r0, 800b916 <__ieee754_sqrt+0x19e>
 800b90c:	1ca0      	adds	r0, r4, #2
 800b90e:	bf08      	it	eq
 800b910:	3601      	addeq	r6, #1
 800b912:	3402      	adds	r4, #2
 800b914:	e7df      	b.n	800b8d6 <__ieee754_sqrt+0x15e>
 800b916:	1c63      	adds	r3, r4, #1
 800b918:	f023 0401 	bic.w	r4, r3, #1
 800b91c:	e7db      	b.n	800b8d6 <__ieee754_sqrt+0x15e>
 800b91e:	bf00      	nop
 800b920:	7ff00000 	.word	0x7ff00000
 800b924:	20000258 	.word	0x20000258
 800b928:	20000250 	.word	0x20000250

0800b92c <__ieee754_sqrtf>:
 800b92c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800b930:	4770      	bx	lr
 800b932:	0000      	movs	r0, r0
 800b934:	0000      	movs	r0, r0
	...

0800b938 <__kernel_cos>:
 800b938:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b93c:	ec57 6b10 	vmov	r6, r7, d0
 800b940:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800b944:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 800b948:	ed8d 1b00 	vstr	d1, [sp]
 800b94c:	d206      	bcs.n	800b95c <__kernel_cos+0x24>
 800b94e:	4630      	mov	r0, r6
 800b950:	4639      	mov	r1, r7
 800b952:	f7f5 f921 	bl	8000b98 <__aeabi_d2iz>
 800b956:	2800      	cmp	r0, #0
 800b958:	f000 8088 	beq.w	800ba6c <__kernel_cos+0x134>
 800b95c:	4632      	mov	r2, r6
 800b95e:	463b      	mov	r3, r7
 800b960:	4630      	mov	r0, r6
 800b962:	4639      	mov	r1, r7
 800b964:	f7f4 fe68 	bl	8000638 <__aeabi_dmul>
 800b968:	4b51      	ldr	r3, [pc, #324]	@ (800bab0 <__kernel_cos+0x178>)
 800b96a:	2200      	movs	r2, #0
 800b96c:	4604      	mov	r4, r0
 800b96e:	460d      	mov	r5, r1
 800b970:	f7f4 fe62 	bl	8000638 <__aeabi_dmul>
 800b974:	a340      	add	r3, pc, #256	@ (adr r3, 800ba78 <__kernel_cos+0x140>)
 800b976:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b97a:	4682      	mov	sl, r0
 800b97c:	468b      	mov	fp, r1
 800b97e:	4620      	mov	r0, r4
 800b980:	4629      	mov	r1, r5
 800b982:	f7f4 fe59 	bl	8000638 <__aeabi_dmul>
 800b986:	a33e      	add	r3, pc, #248	@ (adr r3, 800ba80 <__kernel_cos+0x148>)
 800b988:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b98c:	f7f4 fc9e 	bl	80002cc <__adddf3>
 800b990:	4622      	mov	r2, r4
 800b992:	462b      	mov	r3, r5
 800b994:	f7f4 fe50 	bl	8000638 <__aeabi_dmul>
 800b998:	a33b      	add	r3, pc, #236	@ (adr r3, 800ba88 <__kernel_cos+0x150>)
 800b99a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b99e:	f7f4 fc93 	bl	80002c8 <__aeabi_dsub>
 800b9a2:	4622      	mov	r2, r4
 800b9a4:	462b      	mov	r3, r5
 800b9a6:	f7f4 fe47 	bl	8000638 <__aeabi_dmul>
 800b9aa:	a339      	add	r3, pc, #228	@ (adr r3, 800ba90 <__kernel_cos+0x158>)
 800b9ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9b0:	f7f4 fc8c 	bl	80002cc <__adddf3>
 800b9b4:	4622      	mov	r2, r4
 800b9b6:	462b      	mov	r3, r5
 800b9b8:	f7f4 fe3e 	bl	8000638 <__aeabi_dmul>
 800b9bc:	a336      	add	r3, pc, #216	@ (adr r3, 800ba98 <__kernel_cos+0x160>)
 800b9be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9c2:	f7f4 fc81 	bl	80002c8 <__aeabi_dsub>
 800b9c6:	4622      	mov	r2, r4
 800b9c8:	462b      	mov	r3, r5
 800b9ca:	f7f4 fe35 	bl	8000638 <__aeabi_dmul>
 800b9ce:	a334      	add	r3, pc, #208	@ (adr r3, 800baa0 <__kernel_cos+0x168>)
 800b9d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9d4:	f7f4 fc7a 	bl	80002cc <__adddf3>
 800b9d8:	4622      	mov	r2, r4
 800b9da:	462b      	mov	r3, r5
 800b9dc:	f7f4 fe2c 	bl	8000638 <__aeabi_dmul>
 800b9e0:	4622      	mov	r2, r4
 800b9e2:	462b      	mov	r3, r5
 800b9e4:	f7f4 fe28 	bl	8000638 <__aeabi_dmul>
 800b9e8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b9ec:	4604      	mov	r4, r0
 800b9ee:	460d      	mov	r5, r1
 800b9f0:	4630      	mov	r0, r6
 800b9f2:	4639      	mov	r1, r7
 800b9f4:	f7f4 fe20 	bl	8000638 <__aeabi_dmul>
 800b9f8:	460b      	mov	r3, r1
 800b9fa:	4602      	mov	r2, r0
 800b9fc:	4629      	mov	r1, r5
 800b9fe:	4620      	mov	r0, r4
 800ba00:	f7f4 fc62 	bl	80002c8 <__aeabi_dsub>
 800ba04:	4b2b      	ldr	r3, [pc, #172]	@ (800bab4 <__kernel_cos+0x17c>)
 800ba06:	4598      	cmp	r8, r3
 800ba08:	4606      	mov	r6, r0
 800ba0a:	460f      	mov	r7, r1
 800ba0c:	d810      	bhi.n	800ba30 <__kernel_cos+0xf8>
 800ba0e:	4602      	mov	r2, r0
 800ba10:	460b      	mov	r3, r1
 800ba12:	4650      	mov	r0, sl
 800ba14:	4659      	mov	r1, fp
 800ba16:	f7f4 fc57 	bl	80002c8 <__aeabi_dsub>
 800ba1a:	460b      	mov	r3, r1
 800ba1c:	4926      	ldr	r1, [pc, #152]	@ (800bab8 <__kernel_cos+0x180>)
 800ba1e:	4602      	mov	r2, r0
 800ba20:	2000      	movs	r0, #0
 800ba22:	f7f4 fc51 	bl	80002c8 <__aeabi_dsub>
 800ba26:	ec41 0b10 	vmov	d0, r0, r1
 800ba2a:	b003      	add	sp, #12
 800ba2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba30:	4b22      	ldr	r3, [pc, #136]	@ (800babc <__kernel_cos+0x184>)
 800ba32:	4921      	ldr	r1, [pc, #132]	@ (800bab8 <__kernel_cos+0x180>)
 800ba34:	4598      	cmp	r8, r3
 800ba36:	bf8c      	ite	hi
 800ba38:	4d21      	ldrhi	r5, [pc, #132]	@ (800bac0 <__kernel_cos+0x188>)
 800ba3a:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 800ba3e:	2400      	movs	r4, #0
 800ba40:	4622      	mov	r2, r4
 800ba42:	462b      	mov	r3, r5
 800ba44:	2000      	movs	r0, #0
 800ba46:	f7f4 fc3f 	bl	80002c8 <__aeabi_dsub>
 800ba4a:	4622      	mov	r2, r4
 800ba4c:	4680      	mov	r8, r0
 800ba4e:	4689      	mov	r9, r1
 800ba50:	462b      	mov	r3, r5
 800ba52:	4650      	mov	r0, sl
 800ba54:	4659      	mov	r1, fp
 800ba56:	f7f4 fc37 	bl	80002c8 <__aeabi_dsub>
 800ba5a:	4632      	mov	r2, r6
 800ba5c:	463b      	mov	r3, r7
 800ba5e:	f7f4 fc33 	bl	80002c8 <__aeabi_dsub>
 800ba62:	4602      	mov	r2, r0
 800ba64:	460b      	mov	r3, r1
 800ba66:	4640      	mov	r0, r8
 800ba68:	4649      	mov	r1, r9
 800ba6a:	e7da      	b.n	800ba22 <__kernel_cos+0xea>
 800ba6c:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 800baa8 <__kernel_cos+0x170>
 800ba70:	e7db      	b.n	800ba2a <__kernel_cos+0xf2>
 800ba72:	bf00      	nop
 800ba74:	f3af 8000 	nop.w
 800ba78:	be8838d4 	.word	0xbe8838d4
 800ba7c:	bda8fae9 	.word	0xbda8fae9
 800ba80:	bdb4b1c4 	.word	0xbdb4b1c4
 800ba84:	3e21ee9e 	.word	0x3e21ee9e
 800ba88:	809c52ad 	.word	0x809c52ad
 800ba8c:	3e927e4f 	.word	0x3e927e4f
 800ba90:	19cb1590 	.word	0x19cb1590
 800ba94:	3efa01a0 	.word	0x3efa01a0
 800ba98:	16c15177 	.word	0x16c15177
 800ba9c:	3f56c16c 	.word	0x3f56c16c
 800baa0:	5555554c 	.word	0x5555554c
 800baa4:	3fa55555 	.word	0x3fa55555
 800baa8:	00000000 	.word	0x00000000
 800baac:	3ff00000 	.word	0x3ff00000
 800bab0:	3fe00000 	.word	0x3fe00000
 800bab4:	3fd33332 	.word	0x3fd33332
 800bab8:	3ff00000 	.word	0x3ff00000
 800babc:	3fe90000 	.word	0x3fe90000
 800bac0:	3fd20000 	.word	0x3fd20000
 800bac4:	00000000 	.word	0x00000000

0800bac8 <__kernel_sin>:
 800bac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bacc:	ec55 4b10 	vmov	r4, r5, d0
 800bad0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800bad4:	b085      	sub	sp, #20
 800bad6:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800bada:	ed8d 1b02 	vstr	d1, [sp, #8]
 800bade:	4680      	mov	r8, r0
 800bae0:	d205      	bcs.n	800baee <__kernel_sin+0x26>
 800bae2:	4620      	mov	r0, r4
 800bae4:	4629      	mov	r1, r5
 800bae6:	f7f5 f857 	bl	8000b98 <__aeabi_d2iz>
 800baea:	2800      	cmp	r0, #0
 800baec:	d052      	beq.n	800bb94 <__kernel_sin+0xcc>
 800baee:	4622      	mov	r2, r4
 800baf0:	462b      	mov	r3, r5
 800baf2:	4620      	mov	r0, r4
 800baf4:	4629      	mov	r1, r5
 800baf6:	f7f4 fd9f 	bl	8000638 <__aeabi_dmul>
 800bafa:	4682      	mov	sl, r0
 800bafc:	468b      	mov	fp, r1
 800bafe:	4602      	mov	r2, r0
 800bb00:	460b      	mov	r3, r1
 800bb02:	4620      	mov	r0, r4
 800bb04:	4629      	mov	r1, r5
 800bb06:	f7f4 fd97 	bl	8000638 <__aeabi_dmul>
 800bb0a:	a342      	add	r3, pc, #264	@ (adr r3, 800bc14 <__kernel_sin+0x14c>)
 800bb0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb10:	e9cd 0100 	strd	r0, r1, [sp]
 800bb14:	4650      	mov	r0, sl
 800bb16:	4659      	mov	r1, fp
 800bb18:	f7f4 fd8e 	bl	8000638 <__aeabi_dmul>
 800bb1c:	a33f      	add	r3, pc, #252	@ (adr r3, 800bc1c <__kernel_sin+0x154>)
 800bb1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb22:	f7f4 fbd1 	bl	80002c8 <__aeabi_dsub>
 800bb26:	4652      	mov	r2, sl
 800bb28:	465b      	mov	r3, fp
 800bb2a:	f7f4 fd85 	bl	8000638 <__aeabi_dmul>
 800bb2e:	a33d      	add	r3, pc, #244	@ (adr r3, 800bc24 <__kernel_sin+0x15c>)
 800bb30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb34:	f7f4 fbca 	bl	80002cc <__adddf3>
 800bb38:	4652      	mov	r2, sl
 800bb3a:	465b      	mov	r3, fp
 800bb3c:	f7f4 fd7c 	bl	8000638 <__aeabi_dmul>
 800bb40:	a33a      	add	r3, pc, #232	@ (adr r3, 800bc2c <__kernel_sin+0x164>)
 800bb42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb46:	f7f4 fbbf 	bl	80002c8 <__aeabi_dsub>
 800bb4a:	4652      	mov	r2, sl
 800bb4c:	465b      	mov	r3, fp
 800bb4e:	f7f4 fd73 	bl	8000638 <__aeabi_dmul>
 800bb52:	a338      	add	r3, pc, #224	@ (adr r3, 800bc34 <__kernel_sin+0x16c>)
 800bb54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb58:	f7f4 fbb8 	bl	80002cc <__adddf3>
 800bb5c:	4606      	mov	r6, r0
 800bb5e:	460f      	mov	r7, r1
 800bb60:	f1b8 0f00 	cmp.w	r8, #0
 800bb64:	d11b      	bne.n	800bb9e <__kernel_sin+0xd6>
 800bb66:	4602      	mov	r2, r0
 800bb68:	460b      	mov	r3, r1
 800bb6a:	4650      	mov	r0, sl
 800bb6c:	4659      	mov	r1, fp
 800bb6e:	f7f4 fd63 	bl	8000638 <__aeabi_dmul>
 800bb72:	a325      	add	r3, pc, #148	@ (adr r3, 800bc08 <__kernel_sin+0x140>)
 800bb74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb78:	f7f4 fba6 	bl	80002c8 <__aeabi_dsub>
 800bb7c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bb80:	f7f4 fd5a 	bl	8000638 <__aeabi_dmul>
 800bb84:	4602      	mov	r2, r0
 800bb86:	460b      	mov	r3, r1
 800bb88:	4620      	mov	r0, r4
 800bb8a:	4629      	mov	r1, r5
 800bb8c:	f7f4 fb9e 	bl	80002cc <__adddf3>
 800bb90:	4604      	mov	r4, r0
 800bb92:	460d      	mov	r5, r1
 800bb94:	ec45 4b10 	vmov	d0, r4, r5
 800bb98:	b005      	add	sp, #20
 800bb9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb9e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bba2:	4b1b      	ldr	r3, [pc, #108]	@ (800bc10 <__kernel_sin+0x148>)
 800bba4:	2200      	movs	r2, #0
 800bba6:	f7f4 fd47 	bl	8000638 <__aeabi_dmul>
 800bbaa:	4632      	mov	r2, r6
 800bbac:	4680      	mov	r8, r0
 800bbae:	4689      	mov	r9, r1
 800bbb0:	463b      	mov	r3, r7
 800bbb2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bbb6:	f7f4 fd3f 	bl	8000638 <__aeabi_dmul>
 800bbba:	4602      	mov	r2, r0
 800bbbc:	460b      	mov	r3, r1
 800bbbe:	4640      	mov	r0, r8
 800bbc0:	4649      	mov	r1, r9
 800bbc2:	f7f4 fb81 	bl	80002c8 <__aeabi_dsub>
 800bbc6:	4652      	mov	r2, sl
 800bbc8:	465b      	mov	r3, fp
 800bbca:	f7f4 fd35 	bl	8000638 <__aeabi_dmul>
 800bbce:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bbd2:	f7f4 fb79 	bl	80002c8 <__aeabi_dsub>
 800bbd6:	a30c      	add	r3, pc, #48	@ (adr r3, 800bc08 <__kernel_sin+0x140>)
 800bbd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbdc:	4606      	mov	r6, r0
 800bbde:	460f      	mov	r7, r1
 800bbe0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bbe4:	f7f4 fd28 	bl	8000638 <__aeabi_dmul>
 800bbe8:	4602      	mov	r2, r0
 800bbea:	460b      	mov	r3, r1
 800bbec:	4630      	mov	r0, r6
 800bbee:	4639      	mov	r1, r7
 800bbf0:	f7f4 fb6c 	bl	80002cc <__adddf3>
 800bbf4:	4602      	mov	r2, r0
 800bbf6:	460b      	mov	r3, r1
 800bbf8:	4620      	mov	r0, r4
 800bbfa:	4629      	mov	r1, r5
 800bbfc:	f7f4 fb64 	bl	80002c8 <__aeabi_dsub>
 800bc00:	e7c6      	b.n	800bb90 <__kernel_sin+0xc8>
 800bc02:	bf00      	nop
 800bc04:	f3af 8000 	nop.w
 800bc08:	55555549 	.word	0x55555549
 800bc0c:	3fc55555 	.word	0x3fc55555
 800bc10:	3fe00000 	.word	0x3fe00000
 800bc14:	5acfd57c 	.word	0x5acfd57c
 800bc18:	3de5d93a 	.word	0x3de5d93a
 800bc1c:	8a2b9ceb 	.word	0x8a2b9ceb
 800bc20:	3e5ae5e6 	.word	0x3e5ae5e6
 800bc24:	57b1fe7d 	.word	0x57b1fe7d
 800bc28:	3ec71de3 	.word	0x3ec71de3
 800bc2c:	19c161d5 	.word	0x19c161d5
 800bc30:	3f2a01a0 	.word	0x3f2a01a0
 800bc34:	1110f8a6 	.word	0x1110f8a6
 800bc38:	3f811111 	.word	0x3f811111
 800bc3c:	00000000 	.word	0x00000000

0800bc40 <__ieee754_rem_pio2>:
 800bc40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc44:	ec57 6b10 	vmov	r6, r7, d0
 800bc48:	4bc5      	ldr	r3, [pc, #788]	@ (800bf60 <__ieee754_rem_pio2+0x320>)
 800bc4a:	b08d      	sub	sp, #52	@ 0x34
 800bc4c:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800bc50:	4598      	cmp	r8, r3
 800bc52:	4604      	mov	r4, r0
 800bc54:	9704      	str	r7, [sp, #16]
 800bc56:	d807      	bhi.n	800bc68 <__ieee754_rem_pio2+0x28>
 800bc58:	2200      	movs	r2, #0
 800bc5a:	2300      	movs	r3, #0
 800bc5c:	ed80 0b00 	vstr	d0, [r0]
 800bc60:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800bc64:	2500      	movs	r5, #0
 800bc66:	e028      	b.n	800bcba <__ieee754_rem_pio2+0x7a>
 800bc68:	4bbe      	ldr	r3, [pc, #760]	@ (800bf64 <__ieee754_rem_pio2+0x324>)
 800bc6a:	4598      	cmp	r8, r3
 800bc6c:	d878      	bhi.n	800bd60 <__ieee754_rem_pio2+0x120>
 800bc6e:	9b04      	ldr	r3, [sp, #16]
 800bc70:	4dbd      	ldr	r5, [pc, #756]	@ (800bf68 <__ieee754_rem_pio2+0x328>)
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	4630      	mov	r0, r6
 800bc76:	a3ac      	add	r3, pc, #688	@ (adr r3, 800bf28 <__ieee754_rem_pio2+0x2e8>)
 800bc78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc7c:	4639      	mov	r1, r7
 800bc7e:	dd38      	ble.n	800bcf2 <__ieee754_rem_pio2+0xb2>
 800bc80:	f7f4 fb22 	bl	80002c8 <__aeabi_dsub>
 800bc84:	45a8      	cmp	r8, r5
 800bc86:	4606      	mov	r6, r0
 800bc88:	460f      	mov	r7, r1
 800bc8a:	d01a      	beq.n	800bcc2 <__ieee754_rem_pio2+0x82>
 800bc8c:	a3a8      	add	r3, pc, #672	@ (adr r3, 800bf30 <__ieee754_rem_pio2+0x2f0>)
 800bc8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc92:	f7f4 fb19 	bl	80002c8 <__aeabi_dsub>
 800bc96:	4602      	mov	r2, r0
 800bc98:	460b      	mov	r3, r1
 800bc9a:	4680      	mov	r8, r0
 800bc9c:	4689      	mov	r9, r1
 800bc9e:	4630      	mov	r0, r6
 800bca0:	4639      	mov	r1, r7
 800bca2:	f7f4 fb11 	bl	80002c8 <__aeabi_dsub>
 800bca6:	a3a2      	add	r3, pc, #648	@ (adr r3, 800bf30 <__ieee754_rem_pio2+0x2f0>)
 800bca8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcac:	f7f4 fb0c 	bl	80002c8 <__aeabi_dsub>
 800bcb0:	e9c4 8900 	strd	r8, r9, [r4]
 800bcb4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800bcb8:	2501      	movs	r5, #1
 800bcba:	4628      	mov	r0, r5
 800bcbc:	b00d      	add	sp, #52	@ 0x34
 800bcbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bcc2:	a39d      	add	r3, pc, #628	@ (adr r3, 800bf38 <__ieee754_rem_pio2+0x2f8>)
 800bcc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcc8:	f7f4 fafe 	bl	80002c8 <__aeabi_dsub>
 800bccc:	a39c      	add	r3, pc, #624	@ (adr r3, 800bf40 <__ieee754_rem_pio2+0x300>)
 800bcce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcd2:	4606      	mov	r6, r0
 800bcd4:	460f      	mov	r7, r1
 800bcd6:	f7f4 faf7 	bl	80002c8 <__aeabi_dsub>
 800bcda:	4602      	mov	r2, r0
 800bcdc:	460b      	mov	r3, r1
 800bcde:	4680      	mov	r8, r0
 800bce0:	4689      	mov	r9, r1
 800bce2:	4630      	mov	r0, r6
 800bce4:	4639      	mov	r1, r7
 800bce6:	f7f4 faef 	bl	80002c8 <__aeabi_dsub>
 800bcea:	a395      	add	r3, pc, #596	@ (adr r3, 800bf40 <__ieee754_rem_pio2+0x300>)
 800bcec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcf0:	e7dc      	b.n	800bcac <__ieee754_rem_pio2+0x6c>
 800bcf2:	f7f4 faeb 	bl	80002cc <__adddf3>
 800bcf6:	45a8      	cmp	r8, r5
 800bcf8:	4606      	mov	r6, r0
 800bcfa:	460f      	mov	r7, r1
 800bcfc:	d018      	beq.n	800bd30 <__ieee754_rem_pio2+0xf0>
 800bcfe:	a38c      	add	r3, pc, #560	@ (adr r3, 800bf30 <__ieee754_rem_pio2+0x2f0>)
 800bd00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd04:	f7f4 fae2 	bl	80002cc <__adddf3>
 800bd08:	4602      	mov	r2, r0
 800bd0a:	460b      	mov	r3, r1
 800bd0c:	4680      	mov	r8, r0
 800bd0e:	4689      	mov	r9, r1
 800bd10:	4630      	mov	r0, r6
 800bd12:	4639      	mov	r1, r7
 800bd14:	f7f4 fad8 	bl	80002c8 <__aeabi_dsub>
 800bd18:	a385      	add	r3, pc, #532	@ (adr r3, 800bf30 <__ieee754_rem_pio2+0x2f0>)
 800bd1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd1e:	f7f4 fad5 	bl	80002cc <__adddf3>
 800bd22:	f04f 35ff 	mov.w	r5, #4294967295
 800bd26:	e9c4 8900 	strd	r8, r9, [r4]
 800bd2a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800bd2e:	e7c4      	b.n	800bcba <__ieee754_rem_pio2+0x7a>
 800bd30:	a381      	add	r3, pc, #516	@ (adr r3, 800bf38 <__ieee754_rem_pio2+0x2f8>)
 800bd32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd36:	f7f4 fac9 	bl	80002cc <__adddf3>
 800bd3a:	a381      	add	r3, pc, #516	@ (adr r3, 800bf40 <__ieee754_rem_pio2+0x300>)
 800bd3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd40:	4606      	mov	r6, r0
 800bd42:	460f      	mov	r7, r1
 800bd44:	f7f4 fac2 	bl	80002cc <__adddf3>
 800bd48:	4602      	mov	r2, r0
 800bd4a:	460b      	mov	r3, r1
 800bd4c:	4680      	mov	r8, r0
 800bd4e:	4689      	mov	r9, r1
 800bd50:	4630      	mov	r0, r6
 800bd52:	4639      	mov	r1, r7
 800bd54:	f7f4 fab8 	bl	80002c8 <__aeabi_dsub>
 800bd58:	a379      	add	r3, pc, #484	@ (adr r3, 800bf40 <__ieee754_rem_pio2+0x300>)
 800bd5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd5e:	e7de      	b.n	800bd1e <__ieee754_rem_pio2+0xde>
 800bd60:	4b82      	ldr	r3, [pc, #520]	@ (800bf6c <__ieee754_rem_pio2+0x32c>)
 800bd62:	4598      	cmp	r8, r3
 800bd64:	f200 80d1 	bhi.w	800bf0a <__ieee754_rem_pio2+0x2ca>
 800bd68:	f000 f966 	bl	800c038 <fabs>
 800bd6c:	ec57 6b10 	vmov	r6, r7, d0
 800bd70:	a375      	add	r3, pc, #468	@ (adr r3, 800bf48 <__ieee754_rem_pio2+0x308>)
 800bd72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd76:	4630      	mov	r0, r6
 800bd78:	4639      	mov	r1, r7
 800bd7a:	f7f4 fc5d 	bl	8000638 <__aeabi_dmul>
 800bd7e:	4b7c      	ldr	r3, [pc, #496]	@ (800bf70 <__ieee754_rem_pio2+0x330>)
 800bd80:	2200      	movs	r2, #0
 800bd82:	f7f4 faa3 	bl	80002cc <__adddf3>
 800bd86:	f7f4 ff07 	bl	8000b98 <__aeabi_d2iz>
 800bd8a:	4605      	mov	r5, r0
 800bd8c:	f7f4 fbea 	bl	8000564 <__aeabi_i2d>
 800bd90:	4602      	mov	r2, r0
 800bd92:	460b      	mov	r3, r1
 800bd94:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bd98:	a363      	add	r3, pc, #396	@ (adr r3, 800bf28 <__ieee754_rem_pio2+0x2e8>)
 800bd9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd9e:	f7f4 fc4b 	bl	8000638 <__aeabi_dmul>
 800bda2:	4602      	mov	r2, r0
 800bda4:	460b      	mov	r3, r1
 800bda6:	4630      	mov	r0, r6
 800bda8:	4639      	mov	r1, r7
 800bdaa:	f7f4 fa8d 	bl	80002c8 <__aeabi_dsub>
 800bdae:	a360      	add	r3, pc, #384	@ (adr r3, 800bf30 <__ieee754_rem_pio2+0x2f0>)
 800bdb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdb4:	4682      	mov	sl, r0
 800bdb6:	468b      	mov	fp, r1
 800bdb8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bdbc:	f7f4 fc3c 	bl	8000638 <__aeabi_dmul>
 800bdc0:	2d1f      	cmp	r5, #31
 800bdc2:	4606      	mov	r6, r0
 800bdc4:	460f      	mov	r7, r1
 800bdc6:	dc0c      	bgt.n	800bde2 <__ieee754_rem_pio2+0x1a2>
 800bdc8:	4b6a      	ldr	r3, [pc, #424]	@ (800bf74 <__ieee754_rem_pio2+0x334>)
 800bdca:	1e6a      	subs	r2, r5, #1
 800bdcc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bdd0:	4543      	cmp	r3, r8
 800bdd2:	d006      	beq.n	800bde2 <__ieee754_rem_pio2+0x1a2>
 800bdd4:	4632      	mov	r2, r6
 800bdd6:	463b      	mov	r3, r7
 800bdd8:	4650      	mov	r0, sl
 800bdda:	4659      	mov	r1, fp
 800bddc:	f7f4 fa74 	bl	80002c8 <__aeabi_dsub>
 800bde0:	e00e      	b.n	800be00 <__ieee754_rem_pio2+0x1c0>
 800bde2:	463b      	mov	r3, r7
 800bde4:	4632      	mov	r2, r6
 800bde6:	4650      	mov	r0, sl
 800bde8:	4659      	mov	r1, fp
 800bdea:	f7f4 fa6d 	bl	80002c8 <__aeabi_dsub>
 800bdee:	ea4f 5328 	mov.w	r3, r8, asr #20
 800bdf2:	9305      	str	r3, [sp, #20]
 800bdf4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800bdf8:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800bdfc:	2b10      	cmp	r3, #16
 800bdfe:	dc02      	bgt.n	800be06 <__ieee754_rem_pio2+0x1c6>
 800be00:	e9c4 0100 	strd	r0, r1, [r4]
 800be04:	e039      	b.n	800be7a <__ieee754_rem_pio2+0x23a>
 800be06:	a34c      	add	r3, pc, #304	@ (adr r3, 800bf38 <__ieee754_rem_pio2+0x2f8>)
 800be08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be0c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800be10:	f7f4 fc12 	bl	8000638 <__aeabi_dmul>
 800be14:	4606      	mov	r6, r0
 800be16:	460f      	mov	r7, r1
 800be18:	4602      	mov	r2, r0
 800be1a:	460b      	mov	r3, r1
 800be1c:	4650      	mov	r0, sl
 800be1e:	4659      	mov	r1, fp
 800be20:	f7f4 fa52 	bl	80002c8 <__aeabi_dsub>
 800be24:	4602      	mov	r2, r0
 800be26:	460b      	mov	r3, r1
 800be28:	4680      	mov	r8, r0
 800be2a:	4689      	mov	r9, r1
 800be2c:	4650      	mov	r0, sl
 800be2e:	4659      	mov	r1, fp
 800be30:	f7f4 fa4a 	bl	80002c8 <__aeabi_dsub>
 800be34:	4632      	mov	r2, r6
 800be36:	463b      	mov	r3, r7
 800be38:	f7f4 fa46 	bl	80002c8 <__aeabi_dsub>
 800be3c:	a340      	add	r3, pc, #256	@ (adr r3, 800bf40 <__ieee754_rem_pio2+0x300>)
 800be3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be42:	4606      	mov	r6, r0
 800be44:	460f      	mov	r7, r1
 800be46:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800be4a:	f7f4 fbf5 	bl	8000638 <__aeabi_dmul>
 800be4e:	4632      	mov	r2, r6
 800be50:	463b      	mov	r3, r7
 800be52:	f7f4 fa39 	bl	80002c8 <__aeabi_dsub>
 800be56:	4602      	mov	r2, r0
 800be58:	460b      	mov	r3, r1
 800be5a:	4606      	mov	r6, r0
 800be5c:	460f      	mov	r7, r1
 800be5e:	4640      	mov	r0, r8
 800be60:	4649      	mov	r1, r9
 800be62:	f7f4 fa31 	bl	80002c8 <__aeabi_dsub>
 800be66:	9a05      	ldr	r2, [sp, #20]
 800be68:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800be6c:	1ad3      	subs	r3, r2, r3
 800be6e:	2b31      	cmp	r3, #49	@ 0x31
 800be70:	dc20      	bgt.n	800beb4 <__ieee754_rem_pio2+0x274>
 800be72:	e9c4 0100 	strd	r0, r1, [r4]
 800be76:	46c2      	mov	sl, r8
 800be78:	46cb      	mov	fp, r9
 800be7a:	e9d4 8900 	ldrd	r8, r9, [r4]
 800be7e:	4650      	mov	r0, sl
 800be80:	4642      	mov	r2, r8
 800be82:	464b      	mov	r3, r9
 800be84:	4659      	mov	r1, fp
 800be86:	f7f4 fa1f 	bl	80002c8 <__aeabi_dsub>
 800be8a:	463b      	mov	r3, r7
 800be8c:	4632      	mov	r2, r6
 800be8e:	f7f4 fa1b 	bl	80002c8 <__aeabi_dsub>
 800be92:	9b04      	ldr	r3, [sp, #16]
 800be94:	2b00      	cmp	r3, #0
 800be96:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800be9a:	f6bf af0e 	bge.w	800bcba <__ieee754_rem_pio2+0x7a>
 800be9e:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800bea2:	6063      	str	r3, [r4, #4]
 800bea4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800bea8:	f8c4 8000 	str.w	r8, [r4]
 800beac:	60a0      	str	r0, [r4, #8]
 800beae:	60e3      	str	r3, [r4, #12]
 800beb0:	426d      	negs	r5, r5
 800beb2:	e702      	b.n	800bcba <__ieee754_rem_pio2+0x7a>
 800beb4:	a326      	add	r3, pc, #152	@ (adr r3, 800bf50 <__ieee754_rem_pio2+0x310>)
 800beb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800beba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bebe:	f7f4 fbbb 	bl	8000638 <__aeabi_dmul>
 800bec2:	4606      	mov	r6, r0
 800bec4:	460f      	mov	r7, r1
 800bec6:	4602      	mov	r2, r0
 800bec8:	460b      	mov	r3, r1
 800beca:	4640      	mov	r0, r8
 800becc:	4649      	mov	r1, r9
 800bece:	f7f4 f9fb 	bl	80002c8 <__aeabi_dsub>
 800bed2:	4602      	mov	r2, r0
 800bed4:	460b      	mov	r3, r1
 800bed6:	4682      	mov	sl, r0
 800bed8:	468b      	mov	fp, r1
 800beda:	4640      	mov	r0, r8
 800bedc:	4649      	mov	r1, r9
 800bede:	f7f4 f9f3 	bl	80002c8 <__aeabi_dsub>
 800bee2:	4632      	mov	r2, r6
 800bee4:	463b      	mov	r3, r7
 800bee6:	f7f4 f9ef 	bl	80002c8 <__aeabi_dsub>
 800beea:	a31b      	add	r3, pc, #108	@ (adr r3, 800bf58 <__ieee754_rem_pio2+0x318>)
 800beec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bef0:	4606      	mov	r6, r0
 800bef2:	460f      	mov	r7, r1
 800bef4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bef8:	f7f4 fb9e 	bl	8000638 <__aeabi_dmul>
 800befc:	4632      	mov	r2, r6
 800befe:	463b      	mov	r3, r7
 800bf00:	f7f4 f9e2 	bl	80002c8 <__aeabi_dsub>
 800bf04:	4606      	mov	r6, r0
 800bf06:	460f      	mov	r7, r1
 800bf08:	e764      	b.n	800bdd4 <__ieee754_rem_pio2+0x194>
 800bf0a:	4b1b      	ldr	r3, [pc, #108]	@ (800bf78 <__ieee754_rem_pio2+0x338>)
 800bf0c:	4598      	cmp	r8, r3
 800bf0e:	d935      	bls.n	800bf7c <__ieee754_rem_pio2+0x33c>
 800bf10:	4632      	mov	r2, r6
 800bf12:	463b      	mov	r3, r7
 800bf14:	4630      	mov	r0, r6
 800bf16:	4639      	mov	r1, r7
 800bf18:	f7f4 f9d6 	bl	80002c8 <__aeabi_dsub>
 800bf1c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800bf20:	e9c4 0100 	strd	r0, r1, [r4]
 800bf24:	e69e      	b.n	800bc64 <__ieee754_rem_pio2+0x24>
 800bf26:	bf00      	nop
 800bf28:	54400000 	.word	0x54400000
 800bf2c:	3ff921fb 	.word	0x3ff921fb
 800bf30:	1a626331 	.word	0x1a626331
 800bf34:	3dd0b461 	.word	0x3dd0b461
 800bf38:	1a600000 	.word	0x1a600000
 800bf3c:	3dd0b461 	.word	0x3dd0b461
 800bf40:	2e037073 	.word	0x2e037073
 800bf44:	3ba3198a 	.word	0x3ba3198a
 800bf48:	6dc9c883 	.word	0x6dc9c883
 800bf4c:	3fe45f30 	.word	0x3fe45f30
 800bf50:	2e000000 	.word	0x2e000000
 800bf54:	3ba3198a 	.word	0x3ba3198a
 800bf58:	252049c1 	.word	0x252049c1
 800bf5c:	397b839a 	.word	0x397b839a
 800bf60:	3fe921fb 	.word	0x3fe921fb
 800bf64:	4002d97b 	.word	0x4002d97b
 800bf68:	3ff921fb 	.word	0x3ff921fb
 800bf6c:	413921fb 	.word	0x413921fb
 800bf70:	3fe00000 	.word	0x3fe00000
 800bf74:	0800d0f8 	.word	0x0800d0f8
 800bf78:	7fefffff 	.word	0x7fefffff
 800bf7c:	ea4f 5528 	mov.w	r5, r8, asr #20
 800bf80:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800bf84:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800bf88:	4630      	mov	r0, r6
 800bf8a:	460f      	mov	r7, r1
 800bf8c:	f7f4 fe04 	bl	8000b98 <__aeabi_d2iz>
 800bf90:	f7f4 fae8 	bl	8000564 <__aeabi_i2d>
 800bf94:	4602      	mov	r2, r0
 800bf96:	460b      	mov	r3, r1
 800bf98:	4630      	mov	r0, r6
 800bf9a:	4639      	mov	r1, r7
 800bf9c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800bfa0:	f7f4 f992 	bl	80002c8 <__aeabi_dsub>
 800bfa4:	4b22      	ldr	r3, [pc, #136]	@ (800c030 <__ieee754_rem_pio2+0x3f0>)
 800bfa6:	2200      	movs	r2, #0
 800bfa8:	f7f4 fb46 	bl	8000638 <__aeabi_dmul>
 800bfac:	460f      	mov	r7, r1
 800bfae:	4606      	mov	r6, r0
 800bfb0:	f7f4 fdf2 	bl	8000b98 <__aeabi_d2iz>
 800bfb4:	f7f4 fad6 	bl	8000564 <__aeabi_i2d>
 800bfb8:	4602      	mov	r2, r0
 800bfba:	460b      	mov	r3, r1
 800bfbc:	4630      	mov	r0, r6
 800bfbe:	4639      	mov	r1, r7
 800bfc0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800bfc4:	f7f4 f980 	bl	80002c8 <__aeabi_dsub>
 800bfc8:	4b19      	ldr	r3, [pc, #100]	@ (800c030 <__ieee754_rem_pio2+0x3f0>)
 800bfca:	2200      	movs	r2, #0
 800bfcc:	f7f4 fb34 	bl	8000638 <__aeabi_dmul>
 800bfd0:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800bfd4:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 800bfd8:	f04f 0803 	mov.w	r8, #3
 800bfdc:	2600      	movs	r6, #0
 800bfde:	2700      	movs	r7, #0
 800bfe0:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800bfe4:	4632      	mov	r2, r6
 800bfe6:	463b      	mov	r3, r7
 800bfe8:	46c2      	mov	sl, r8
 800bfea:	f108 38ff 	add.w	r8, r8, #4294967295
 800bfee:	f7f4 fd8b 	bl	8000b08 <__aeabi_dcmpeq>
 800bff2:	2800      	cmp	r0, #0
 800bff4:	d1f4      	bne.n	800bfe0 <__ieee754_rem_pio2+0x3a0>
 800bff6:	4b0f      	ldr	r3, [pc, #60]	@ (800c034 <__ieee754_rem_pio2+0x3f4>)
 800bff8:	9301      	str	r3, [sp, #4]
 800bffa:	2302      	movs	r3, #2
 800bffc:	9300      	str	r3, [sp, #0]
 800bffe:	462a      	mov	r2, r5
 800c000:	4653      	mov	r3, sl
 800c002:	4621      	mov	r1, r4
 800c004:	a806      	add	r0, sp, #24
 800c006:	f000 f9a7 	bl	800c358 <__kernel_rem_pio2>
 800c00a:	9b04      	ldr	r3, [sp, #16]
 800c00c:	2b00      	cmp	r3, #0
 800c00e:	4605      	mov	r5, r0
 800c010:	f6bf ae53 	bge.w	800bcba <__ieee754_rem_pio2+0x7a>
 800c014:	e9d4 2100 	ldrd	r2, r1, [r4]
 800c018:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c01c:	e9c4 2300 	strd	r2, r3, [r4]
 800c020:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800c024:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c028:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800c02c:	e740      	b.n	800beb0 <__ieee754_rem_pio2+0x270>
 800c02e:	bf00      	nop
 800c030:	41700000 	.word	0x41700000
 800c034:	0800d178 	.word	0x0800d178

0800c038 <fabs>:
 800c038:	ec51 0b10 	vmov	r0, r1, d0
 800c03c:	4602      	mov	r2, r0
 800c03e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800c042:	ec43 2b10 	vmov	d0, r2, r3
 800c046:	4770      	bx	lr

0800c048 <__ieee754_asinf>:
 800c048:	b538      	push	{r3, r4, r5, lr}
 800c04a:	ee10 5a10 	vmov	r5, s0
 800c04e:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800c052:	f1b4 5f7e 	cmp.w	r4, #1065353216	@ 0x3f800000
 800c056:	ed2d 8b04 	vpush	{d8-d9}
 800c05a:	d10c      	bne.n	800c076 <__ieee754_asinf+0x2e>
 800c05c:	eddf 7a5d 	vldr	s15, [pc, #372]	@ 800c1d4 <__ieee754_asinf+0x18c>
 800c060:	ed9f 7a5d 	vldr	s14, [pc, #372]	@ 800c1d8 <__ieee754_asinf+0x190>
 800c064:	ee60 7a27 	vmul.f32	s15, s0, s15
 800c068:	eee0 7a07 	vfma.f32	s15, s0, s14
 800c06c:	eeb0 0a67 	vmov.f32	s0, s15
 800c070:	ecbd 8b04 	vpop	{d8-d9}
 800c074:	bd38      	pop	{r3, r4, r5, pc}
 800c076:	d904      	bls.n	800c082 <__ieee754_asinf+0x3a>
 800c078:	ee70 7a40 	vsub.f32	s15, s0, s0
 800c07c:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800c080:	e7f6      	b.n	800c070 <__ieee754_asinf+0x28>
 800c082:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 800c086:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 800c08a:	d20b      	bcs.n	800c0a4 <__ieee754_asinf+0x5c>
 800c08c:	f1b4 5f48 	cmp.w	r4, #838860800	@ 0x32000000
 800c090:	d252      	bcs.n	800c138 <__ieee754_asinf+0xf0>
 800c092:	eddf 7a52 	vldr	s15, [pc, #328]	@ 800c1dc <__ieee754_asinf+0x194>
 800c096:	ee70 7a27 	vadd.f32	s15, s0, s15
 800c09a:	eef4 7ae8 	vcmpe.f32	s15, s17
 800c09e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c0a2:	dce5      	bgt.n	800c070 <__ieee754_asinf+0x28>
 800c0a4:	f7ff fb60 	bl	800b768 <fabsf>
 800c0a8:	ee38 8ac0 	vsub.f32	s16, s17, s0
 800c0ac:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800c0b0:	ee28 8a27 	vmul.f32	s16, s16, s15
 800c0b4:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 800c1e0 <__ieee754_asinf+0x198>
 800c0b8:	eddf 7a4a 	vldr	s15, [pc, #296]	@ 800c1e4 <__ieee754_asinf+0x19c>
 800c0bc:	ed9f 9a4a 	vldr	s18, [pc, #296]	@ 800c1e8 <__ieee754_asinf+0x1a0>
 800c0c0:	eea8 7a27 	vfma.f32	s14, s16, s15
 800c0c4:	eddf 7a49 	vldr	s15, [pc, #292]	@ 800c1ec <__ieee754_asinf+0x1a4>
 800c0c8:	eee7 7a08 	vfma.f32	s15, s14, s16
 800c0cc:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 800c1f0 <__ieee754_asinf+0x1a8>
 800c0d0:	eea7 7a88 	vfma.f32	s14, s15, s16
 800c0d4:	eddf 7a47 	vldr	s15, [pc, #284]	@ 800c1f4 <__ieee754_asinf+0x1ac>
 800c0d8:	eee7 7a08 	vfma.f32	s15, s14, s16
 800c0dc:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 800c1f8 <__ieee754_asinf+0x1b0>
 800c0e0:	eea7 9a88 	vfma.f32	s18, s15, s16
 800c0e4:	eddf 7a45 	vldr	s15, [pc, #276]	@ 800c1fc <__ieee754_asinf+0x1b4>
 800c0e8:	eee8 7a07 	vfma.f32	s15, s16, s14
 800c0ec:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 800c200 <__ieee754_asinf+0x1b8>
 800c0f0:	eea7 7a88 	vfma.f32	s14, s15, s16
 800c0f4:	eddf 7a43 	vldr	s15, [pc, #268]	@ 800c204 <__ieee754_asinf+0x1bc>
 800c0f8:	eee7 7a08 	vfma.f32	s15, s14, s16
 800c0fc:	eeb0 0a48 	vmov.f32	s0, s16
 800c100:	eee7 8a88 	vfma.f32	s17, s15, s16
 800c104:	f7ff fc12 	bl	800b92c <__ieee754_sqrtf>
 800c108:	4b3f      	ldr	r3, [pc, #252]	@ (800c208 <__ieee754_asinf+0x1c0>)
 800c10a:	ee29 9a08 	vmul.f32	s18, s18, s16
 800c10e:	429c      	cmp	r4, r3
 800c110:	ee89 6a28 	vdiv.f32	s12, s18, s17
 800c114:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800c118:	d93d      	bls.n	800c196 <__ieee754_asinf+0x14e>
 800c11a:	eea0 0a06 	vfma.f32	s0, s0, s12
 800c11e:	eddf 7a3b 	vldr	s15, [pc, #236]	@ 800c20c <__ieee754_asinf+0x1c4>
 800c122:	eee0 7a26 	vfma.f32	s15, s0, s13
 800c126:	ed9f 0a2c 	vldr	s0, [pc, #176]	@ 800c1d8 <__ieee754_asinf+0x190>
 800c12a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800c12e:	2d00      	cmp	r5, #0
 800c130:	bfd8      	it	le
 800c132:	eeb1 0a40 	vnegle.f32	s0, s0
 800c136:	e79b      	b.n	800c070 <__ieee754_asinf+0x28>
 800c138:	ee60 7a00 	vmul.f32	s15, s0, s0
 800c13c:	eddf 6a29 	vldr	s13, [pc, #164]	@ 800c1e4 <__ieee754_asinf+0x19c>
 800c140:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 800c1e0 <__ieee754_asinf+0x198>
 800c144:	ed9f 6a2c 	vldr	s12, [pc, #176]	@ 800c1f8 <__ieee754_asinf+0x1b0>
 800c148:	eea7 7aa6 	vfma.f32	s14, s15, s13
 800c14c:	eddf 6a27 	vldr	s13, [pc, #156]	@ 800c1ec <__ieee754_asinf+0x1a4>
 800c150:	eee7 6a27 	vfma.f32	s13, s14, s15
 800c154:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 800c1f0 <__ieee754_asinf+0x1a8>
 800c158:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800c15c:	eddf 6a25 	vldr	s13, [pc, #148]	@ 800c1f4 <__ieee754_asinf+0x1ac>
 800c160:	eee7 6a27 	vfma.f32	s13, s14, s15
 800c164:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 800c1e8 <__ieee754_asinf+0x1a0>
 800c168:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800c16c:	eddf 6a23 	vldr	s13, [pc, #140]	@ 800c1fc <__ieee754_asinf+0x1b4>
 800c170:	eee7 6a86 	vfma.f32	s13, s15, s12
 800c174:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 800c200 <__ieee754_asinf+0x1b8>
 800c178:	eea6 6aa7 	vfma.f32	s12, s13, s15
 800c17c:	eddf 6a21 	vldr	s13, [pc, #132]	@ 800c204 <__ieee754_asinf+0x1bc>
 800c180:	eee6 6a27 	vfma.f32	s13, s12, s15
 800c184:	ee27 7a27 	vmul.f32	s14, s14, s15
 800c188:	eee6 8aa7 	vfma.f32	s17, s13, s15
 800c18c:	eec7 7a28 	vdiv.f32	s15, s14, s17
 800c190:	eea0 0a27 	vfma.f32	s0, s0, s15
 800c194:	e76c      	b.n	800c070 <__ieee754_asinf+0x28>
 800c196:	ee10 3a10 	vmov	r3, s0
 800c19a:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800c19e:	f023 030f 	bic.w	r3, r3, #15
 800c1a2:	ee07 3a10 	vmov	s14, r3
 800c1a6:	eea7 8a47 	vfms.f32	s16, s14, s14
 800c1aa:	ee70 5a00 	vadd.f32	s11, s0, s0
 800c1ae:	ee30 0a07 	vadd.f32	s0, s0, s14
 800c1b2:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800c1d4 <__ieee754_asinf+0x18c>
 800c1b6:	ee88 5a00 	vdiv.f32	s10, s16, s0
 800c1ba:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 800c210 <__ieee754_asinf+0x1c8>
 800c1be:	eee5 7a66 	vfms.f32	s15, s10, s13
 800c1c2:	eed5 7a86 	vfnms.f32	s15, s11, s12
 800c1c6:	eeb0 6a40 	vmov.f32	s12, s0
 800c1ca:	eea7 6a66 	vfms.f32	s12, s14, s13
 800c1ce:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800c1d2:	e7aa      	b.n	800c12a <__ieee754_asinf+0xe2>
 800c1d4:	b33bbd2e 	.word	0xb33bbd2e
 800c1d8:	3fc90fdb 	.word	0x3fc90fdb
 800c1dc:	7149f2ca 	.word	0x7149f2ca
 800c1e0:	3a4f7f04 	.word	0x3a4f7f04
 800c1e4:	3811ef08 	.word	0x3811ef08
 800c1e8:	3e2aaaab 	.word	0x3e2aaaab
 800c1ec:	bd241146 	.word	0xbd241146
 800c1f0:	3e4e0aa8 	.word	0x3e4e0aa8
 800c1f4:	bea6b090 	.word	0xbea6b090
 800c1f8:	3d9dc62e 	.word	0x3d9dc62e
 800c1fc:	bf303361 	.word	0xbf303361
 800c200:	4001572d 	.word	0x4001572d
 800c204:	c019d139 	.word	0xc019d139
 800c208:	3f799999 	.word	0x3f799999
 800c20c:	333bbd2e 	.word	0x333bbd2e
 800c210:	3f490fdb 	.word	0x3f490fdb

0800c214 <__ieee754_atan2f>:
 800c214:	ee10 2a90 	vmov	r2, s1
 800c218:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 800c21c:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800c220:	b510      	push	{r4, lr}
 800c222:	eef0 7a40 	vmov.f32	s15, s0
 800c226:	d806      	bhi.n	800c236 <__ieee754_atan2f+0x22>
 800c228:	ee10 0a10 	vmov	r0, s0
 800c22c:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800c230:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800c234:	d904      	bls.n	800c240 <__ieee754_atan2f+0x2c>
 800c236:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800c23a:	eeb0 0a67 	vmov.f32	s0, s15
 800c23e:	bd10      	pop	{r4, pc}
 800c240:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 800c244:	d103      	bne.n	800c24e <__ieee754_atan2f+0x3a>
 800c246:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c24a:	f7ff b9b9 	b.w	800b5c0 <atanf>
 800c24e:	1794      	asrs	r4, r2, #30
 800c250:	f004 0402 	and.w	r4, r4, #2
 800c254:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800c258:	b943      	cbnz	r3, 800c26c <__ieee754_atan2f+0x58>
 800c25a:	2c02      	cmp	r4, #2
 800c25c:	d05e      	beq.n	800c31c <__ieee754_atan2f+0x108>
 800c25e:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800c330 <__ieee754_atan2f+0x11c>
 800c262:	2c03      	cmp	r4, #3
 800c264:	bf08      	it	eq
 800c266:	eef0 7a47 	vmoveq.f32	s15, s14
 800c26a:	e7e6      	b.n	800c23a <__ieee754_atan2f+0x26>
 800c26c:	b941      	cbnz	r1, 800c280 <__ieee754_atan2f+0x6c>
 800c26e:	eddf 7a31 	vldr	s15, [pc, #196]	@ 800c334 <__ieee754_atan2f+0x120>
 800c272:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800c338 <__ieee754_atan2f+0x124>
 800c276:	2800      	cmp	r0, #0
 800c278:	bfb8      	it	lt
 800c27a:	eef0 7a47 	vmovlt.f32	s15, s14
 800c27e:	e7dc      	b.n	800c23a <__ieee754_atan2f+0x26>
 800c280:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800c284:	d110      	bne.n	800c2a8 <__ieee754_atan2f+0x94>
 800c286:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800c28a:	f104 34ff 	add.w	r4, r4, #4294967295
 800c28e:	d107      	bne.n	800c2a0 <__ieee754_atan2f+0x8c>
 800c290:	2c02      	cmp	r4, #2
 800c292:	d846      	bhi.n	800c322 <__ieee754_atan2f+0x10e>
 800c294:	4b29      	ldr	r3, [pc, #164]	@ (800c33c <__ieee754_atan2f+0x128>)
 800c296:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800c29a:	edd3 7a00 	vldr	s15, [r3]
 800c29e:	e7cc      	b.n	800c23a <__ieee754_atan2f+0x26>
 800c2a0:	2c02      	cmp	r4, #2
 800c2a2:	d841      	bhi.n	800c328 <__ieee754_atan2f+0x114>
 800c2a4:	4b26      	ldr	r3, [pc, #152]	@ (800c340 <__ieee754_atan2f+0x12c>)
 800c2a6:	e7f6      	b.n	800c296 <__ieee754_atan2f+0x82>
 800c2a8:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800c2ac:	d0df      	beq.n	800c26e <__ieee754_atan2f+0x5a>
 800c2ae:	1a5b      	subs	r3, r3, r1
 800c2b0:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 800c2b4:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800c2b8:	da1a      	bge.n	800c2f0 <__ieee754_atan2f+0xdc>
 800c2ba:	2a00      	cmp	r2, #0
 800c2bc:	da01      	bge.n	800c2c2 <__ieee754_atan2f+0xae>
 800c2be:	313c      	adds	r1, #60	@ 0x3c
 800c2c0:	db19      	blt.n	800c2f6 <__ieee754_atan2f+0xe2>
 800c2c2:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800c2c6:	f7ff fa4f 	bl	800b768 <fabsf>
 800c2ca:	f7ff f979 	bl	800b5c0 <atanf>
 800c2ce:	eef0 7a40 	vmov.f32	s15, s0
 800c2d2:	2c01      	cmp	r4, #1
 800c2d4:	d012      	beq.n	800c2fc <__ieee754_atan2f+0xe8>
 800c2d6:	2c02      	cmp	r4, #2
 800c2d8:	d017      	beq.n	800c30a <__ieee754_atan2f+0xf6>
 800c2da:	2c00      	cmp	r4, #0
 800c2dc:	d0ad      	beq.n	800c23a <__ieee754_atan2f+0x26>
 800c2de:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800c344 <__ieee754_atan2f+0x130>
 800c2e2:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c2e6:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800c348 <__ieee754_atan2f+0x134>
 800c2ea:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c2ee:	e7a4      	b.n	800c23a <__ieee754_atan2f+0x26>
 800c2f0:	eddf 7a10 	vldr	s15, [pc, #64]	@ 800c334 <__ieee754_atan2f+0x120>
 800c2f4:	e7ed      	b.n	800c2d2 <__ieee754_atan2f+0xbe>
 800c2f6:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800c34c <__ieee754_atan2f+0x138>
 800c2fa:	e7ea      	b.n	800c2d2 <__ieee754_atan2f+0xbe>
 800c2fc:	ee17 3a90 	vmov	r3, s15
 800c300:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800c304:	ee07 3a90 	vmov	s15, r3
 800c308:	e797      	b.n	800c23a <__ieee754_atan2f+0x26>
 800c30a:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800c344 <__ieee754_atan2f+0x130>
 800c30e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c312:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800c348 <__ieee754_atan2f+0x134>
 800c316:	ee77 7a67 	vsub.f32	s15, s14, s15
 800c31a:	e78e      	b.n	800c23a <__ieee754_atan2f+0x26>
 800c31c:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 800c348 <__ieee754_atan2f+0x134>
 800c320:	e78b      	b.n	800c23a <__ieee754_atan2f+0x26>
 800c322:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 800c350 <__ieee754_atan2f+0x13c>
 800c326:	e788      	b.n	800c23a <__ieee754_atan2f+0x26>
 800c328:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800c34c <__ieee754_atan2f+0x138>
 800c32c:	e785      	b.n	800c23a <__ieee754_atan2f+0x26>
 800c32e:	bf00      	nop
 800c330:	c0490fdb 	.word	0xc0490fdb
 800c334:	3fc90fdb 	.word	0x3fc90fdb
 800c338:	bfc90fdb 	.word	0xbfc90fdb
 800c33c:	0800d28c 	.word	0x0800d28c
 800c340:	0800d280 	.word	0x0800d280
 800c344:	33bbbd2e 	.word	0x33bbbd2e
 800c348:	40490fdb 	.word	0x40490fdb
 800c34c:	00000000 	.word	0x00000000
 800c350:	3f490fdb 	.word	0x3f490fdb
 800c354:	00000000 	.word	0x00000000

0800c358 <__kernel_rem_pio2>:
 800c358:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c35c:	ed2d 8b02 	vpush	{d8}
 800c360:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800c364:	f112 0f14 	cmn.w	r2, #20
 800c368:	9306      	str	r3, [sp, #24]
 800c36a:	9104      	str	r1, [sp, #16]
 800c36c:	4bbe      	ldr	r3, [pc, #760]	@ (800c668 <__kernel_rem_pio2+0x310>)
 800c36e:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 800c370:	9008      	str	r0, [sp, #32]
 800c372:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c376:	9300      	str	r3, [sp, #0]
 800c378:	9b06      	ldr	r3, [sp, #24]
 800c37a:	f103 33ff 	add.w	r3, r3, #4294967295
 800c37e:	bfa8      	it	ge
 800c380:	1ed4      	subge	r4, r2, #3
 800c382:	9305      	str	r3, [sp, #20]
 800c384:	bfb2      	itee	lt
 800c386:	2400      	movlt	r4, #0
 800c388:	2318      	movge	r3, #24
 800c38a:	fb94 f4f3 	sdivge	r4, r4, r3
 800c38e:	f06f 0317 	mvn.w	r3, #23
 800c392:	fb04 3303 	mla	r3, r4, r3, r3
 800c396:	eb03 0b02 	add.w	fp, r3, r2
 800c39a:	9b00      	ldr	r3, [sp, #0]
 800c39c:	9a05      	ldr	r2, [sp, #20]
 800c39e:	ed9f 8bae 	vldr	d8, [pc, #696]	@ 800c658 <__kernel_rem_pio2+0x300>
 800c3a2:	eb03 0802 	add.w	r8, r3, r2
 800c3a6:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800c3a8:	1aa7      	subs	r7, r4, r2
 800c3aa:	ae20      	add	r6, sp, #128	@ 0x80
 800c3ac:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800c3b0:	2500      	movs	r5, #0
 800c3b2:	4545      	cmp	r5, r8
 800c3b4:	dd13      	ble.n	800c3de <__kernel_rem_pio2+0x86>
 800c3b6:	9b06      	ldr	r3, [sp, #24]
 800c3b8:	aa20      	add	r2, sp, #128	@ 0x80
 800c3ba:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800c3be:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 800c3c2:	f04f 0800 	mov.w	r8, #0
 800c3c6:	9b00      	ldr	r3, [sp, #0]
 800c3c8:	4598      	cmp	r8, r3
 800c3ca:	dc31      	bgt.n	800c430 <__kernel_rem_pio2+0xd8>
 800c3cc:	ed9f 7ba2 	vldr	d7, [pc, #648]	@ 800c658 <__kernel_rem_pio2+0x300>
 800c3d0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c3d4:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c3d8:	462f      	mov	r7, r5
 800c3da:	2600      	movs	r6, #0
 800c3dc:	e01b      	b.n	800c416 <__kernel_rem_pio2+0xbe>
 800c3de:	42ef      	cmn	r7, r5
 800c3e0:	d407      	bmi.n	800c3f2 <__kernel_rem_pio2+0x9a>
 800c3e2:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800c3e6:	f7f4 f8bd 	bl	8000564 <__aeabi_i2d>
 800c3ea:	e8e6 0102 	strd	r0, r1, [r6], #8
 800c3ee:	3501      	adds	r5, #1
 800c3f0:	e7df      	b.n	800c3b2 <__kernel_rem_pio2+0x5a>
 800c3f2:	ec51 0b18 	vmov	r0, r1, d8
 800c3f6:	e7f8      	b.n	800c3ea <__kernel_rem_pio2+0x92>
 800c3f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c3fc:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800c400:	f7f4 f91a 	bl	8000638 <__aeabi_dmul>
 800c404:	4602      	mov	r2, r0
 800c406:	460b      	mov	r3, r1
 800c408:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c40c:	f7f3 ff5e 	bl	80002cc <__adddf3>
 800c410:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c414:	3601      	adds	r6, #1
 800c416:	9b05      	ldr	r3, [sp, #20]
 800c418:	429e      	cmp	r6, r3
 800c41a:	f1a7 0708 	sub.w	r7, r7, #8
 800c41e:	ddeb      	ble.n	800c3f8 <__kernel_rem_pio2+0xa0>
 800c420:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c424:	f108 0801 	add.w	r8, r8, #1
 800c428:	ecaa 7b02 	vstmia	sl!, {d7}
 800c42c:	3508      	adds	r5, #8
 800c42e:	e7ca      	b.n	800c3c6 <__kernel_rem_pio2+0x6e>
 800c430:	9b00      	ldr	r3, [sp, #0]
 800c432:	f8dd 8000 	ldr.w	r8, [sp]
 800c436:	aa0c      	add	r2, sp, #48	@ 0x30
 800c438:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c43c:	930a      	str	r3, [sp, #40]	@ 0x28
 800c43e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800c440:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800c444:	9309      	str	r3, [sp, #36]	@ 0x24
 800c446:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800c44a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c44c:	ab98      	add	r3, sp, #608	@ 0x260
 800c44e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800c452:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 800c456:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c45a:	ac0c      	add	r4, sp, #48	@ 0x30
 800c45c:	ab70      	add	r3, sp, #448	@ 0x1c0
 800c45e:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 800c462:	46a1      	mov	r9, r4
 800c464:	46c2      	mov	sl, r8
 800c466:	f1ba 0f00 	cmp.w	sl, #0
 800c46a:	f1a5 0508 	sub.w	r5, r5, #8
 800c46e:	dc77      	bgt.n	800c560 <__kernel_rem_pio2+0x208>
 800c470:	4658      	mov	r0, fp
 800c472:	ed9d 0b02 	vldr	d0, [sp, #8]
 800c476:	f000 fac7 	bl	800ca08 <scalbn>
 800c47a:	ec57 6b10 	vmov	r6, r7, d0
 800c47e:	2200      	movs	r2, #0
 800c480:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800c484:	4630      	mov	r0, r6
 800c486:	4639      	mov	r1, r7
 800c488:	f7f4 f8d6 	bl	8000638 <__aeabi_dmul>
 800c48c:	ec41 0b10 	vmov	d0, r0, r1
 800c490:	f000 fb3a 	bl	800cb08 <floor>
 800c494:	4b75      	ldr	r3, [pc, #468]	@ (800c66c <__kernel_rem_pio2+0x314>)
 800c496:	ec51 0b10 	vmov	r0, r1, d0
 800c49a:	2200      	movs	r2, #0
 800c49c:	f7f4 f8cc 	bl	8000638 <__aeabi_dmul>
 800c4a0:	4602      	mov	r2, r0
 800c4a2:	460b      	mov	r3, r1
 800c4a4:	4630      	mov	r0, r6
 800c4a6:	4639      	mov	r1, r7
 800c4a8:	f7f3 ff0e 	bl	80002c8 <__aeabi_dsub>
 800c4ac:	460f      	mov	r7, r1
 800c4ae:	4606      	mov	r6, r0
 800c4b0:	f7f4 fb72 	bl	8000b98 <__aeabi_d2iz>
 800c4b4:	9002      	str	r0, [sp, #8]
 800c4b6:	f7f4 f855 	bl	8000564 <__aeabi_i2d>
 800c4ba:	4602      	mov	r2, r0
 800c4bc:	460b      	mov	r3, r1
 800c4be:	4630      	mov	r0, r6
 800c4c0:	4639      	mov	r1, r7
 800c4c2:	f7f3 ff01 	bl	80002c8 <__aeabi_dsub>
 800c4c6:	f1bb 0f00 	cmp.w	fp, #0
 800c4ca:	4606      	mov	r6, r0
 800c4cc:	460f      	mov	r7, r1
 800c4ce:	dd6c      	ble.n	800c5aa <__kernel_rem_pio2+0x252>
 800c4d0:	f108 31ff 	add.w	r1, r8, #4294967295
 800c4d4:	ab0c      	add	r3, sp, #48	@ 0x30
 800c4d6:	9d02      	ldr	r5, [sp, #8]
 800c4d8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c4dc:	f1cb 0018 	rsb	r0, fp, #24
 800c4e0:	fa43 f200 	asr.w	r2, r3, r0
 800c4e4:	4415      	add	r5, r2
 800c4e6:	4082      	lsls	r2, r0
 800c4e8:	1a9b      	subs	r3, r3, r2
 800c4ea:	aa0c      	add	r2, sp, #48	@ 0x30
 800c4ec:	9502      	str	r5, [sp, #8]
 800c4ee:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800c4f2:	f1cb 0217 	rsb	r2, fp, #23
 800c4f6:	fa43 f902 	asr.w	r9, r3, r2
 800c4fa:	f1b9 0f00 	cmp.w	r9, #0
 800c4fe:	dd64      	ble.n	800c5ca <__kernel_rem_pio2+0x272>
 800c500:	9b02      	ldr	r3, [sp, #8]
 800c502:	2200      	movs	r2, #0
 800c504:	3301      	adds	r3, #1
 800c506:	9302      	str	r3, [sp, #8]
 800c508:	4615      	mov	r5, r2
 800c50a:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800c50e:	4590      	cmp	r8, r2
 800c510:	f300 80b8 	bgt.w	800c684 <__kernel_rem_pio2+0x32c>
 800c514:	f1bb 0f00 	cmp.w	fp, #0
 800c518:	dd07      	ble.n	800c52a <__kernel_rem_pio2+0x1d2>
 800c51a:	f1bb 0f01 	cmp.w	fp, #1
 800c51e:	f000 80bf 	beq.w	800c6a0 <__kernel_rem_pio2+0x348>
 800c522:	f1bb 0f02 	cmp.w	fp, #2
 800c526:	f000 80c6 	beq.w	800c6b6 <__kernel_rem_pio2+0x35e>
 800c52a:	f1b9 0f02 	cmp.w	r9, #2
 800c52e:	d14c      	bne.n	800c5ca <__kernel_rem_pio2+0x272>
 800c530:	4632      	mov	r2, r6
 800c532:	463b      	mov	r3, r7
 800c534:	494e      	ldr	r1, [pc, #312]	@ (800c670 <__kernel_rem_pio2+0x318>)
 800c536:	2000      	movs	r0, #0
 800c538:	f7f3 fec6 	bl	80002c8 <__aeabi_dsub>
 800c53c:	4606      	mov	r6, r0
 800c53e:	460f      	mov	r7, r1
 800c540:	2d00      	cmp	r5, #0
 800c542:	d042      	beq.n	800c5ca <__kernel_rem_pio2+0x272>
 800c544:	4658      	mov	r0, fp
 800c546:	ed9f 0b46 	vldr	d0, [pc, #280]	@ 800c660 <__kernel_rem_pio2+0x308>
 800c54a:	f000 fa5d 	bl	800ca08 <scalbn>
 800c54e:	4630      	mov	r0, r6
 800c550:	4639      	mov	r1, r7
 800c552:	ec53 2b10 	vmov	r2, r3, d0
 800c556:	f7f3 feb7 	bl	80002c8 <__aeabi_dsub>
 800c55a:	4606      	mov	r6, r0
 800c55c:	460f      	mov	r7, r1
 800c55e:	e034      	b.n	800c5ca <__kernel_rem_pio2+0x272>
 800c560:	4b44      	ldr	r3, [pc, #272]	@ (800c674 <__kernel_rem_pio2+0x31c>)
 800c562:	2200      	movs	r2, #0
 800c564:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c568:	f7f4 f866 	bl	8000638 <__aeabi_dmul>
 800c56c:	f7f4 fb14 	bl	8000b98 <__aeabi_d2iz>
 800c570:	f7f3 fff8 	bl	8000564 <__aeabi_i2d>
 800c574:	4b40      	ldr	r3, [pc, #256]	@ (800c678 <__kernel_rem_pio2+0x320>)
 800c576:	2200      	movs	r2, #0
 800c578:	4606      	mov	r6, r0
 800c57a:	460f      	mov	r7, r1
 800c57c:	f7f4 f85c 	bl	8000638 <__aeabi_dmul>
 800c580:	4602      	mov	r2, r0
 800c582:	460b      	mov	r3, r1
 800c584:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c588:	f7f3 fe9e 	bl	80002c8 <__aeabi_dsub>
 800c58c:	f7f4 fb04 	bl	8000b98 <__aeabi_d2iz>
 800c590:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c594:	f849 0b04 	str.w	r0, [r9], #4
 800c598:	4639      	mov	r1, r7
 800c59a:	4630      	mov	r0, r6
 800c59c:	f7f3 fe96 	bl	80002cc <__adddf3>
 800c5a0:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c5a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c5a8:	e75d      	b.n	800c466 <__kernel_rem_pio2+0x10e>
 800c5aa:	d107      	bne.n	800c5bc <__kernel_rem_pio2+0x264>
 800c5ac:	f108 33ff 	add.w	r3, r8, #4294967295
 800c5b0:	aa0c      	add	r2, sp, #48	@ 0x30
 800c5b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c5b6:	ea4f 59e3 	mov.w	r9, r3, asr #23
 800c5ba:	e79e      	b.n	800c4fa <__kernel_rem_pio2+0x1a2>
 800c5bc:	4b2f      	ldr	r3, [pc, #188]	@ (800c67c <__kernel_rem_pio2+0x324>)
 800c5be:	2200      	movs	r2, #0
 800c5c0:	f7f4 fac0 	bl	8000b44 <__aeabi_dcmpge>
 800c5c4:	2800      	cmp	r0, #0
 800c5c6:	d143      	bne.n	800c650 <__kernel_rem_pio2+0x2f8>
 800c5c8:	4681      	mov	r9, r0
 800c5ca:	2200      	movs	r2, #0
 800c5cc:	2300      	movs	r3, #0
 800c5ce:	4630      	mov	r0, r6
 800c5d0:	4639      	mov	r1, r7
 800c5d2:	f7f4 fa99 	bl	8000b08 <__aeabi_dcmpeq>
 800c5d6:	2800      	cmp	r0, #0
 800c5d8:	f000 80bf 	beq.w	800c75a <__kernel_rem_pio2+0x402>
 800c5dc:	f108 33ff 	add.w	r3, r8, #4294967295
 800c5e0:	2200      	movs	r2, #0
 800c5e2:	9900      	ldr	r1, [sp, #0]
 800c5e4:	428b      	cmp	r3, r1
 800c5e6:	da6e      	bge.n	800c6c6 <__kernel_rem_pio2+0x36e>
 800c5e8:	2a00      	cmp	r2, #0
 800c5ea:	f000 8089 	beq.w	800c700 <__kernel_rem_pio2+0x3a8>
 800c5ee:	f108 38ff 	add.w	r8, r8, #4294967295
 800c5f2:	ab0c      	add	r3, sp, #48	@ 0x30
 800c5f4:	f1ab 0b18 	sub.w	fp, fp, #24
 800c5f8:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800c5fc:	2b00      	cmp	r3, #0
 800c5fe:	d0f6      	beq.n	800c5ee <__kernel_rem_pio2+0x296>
 800c600:	4658      	mov	r0, fp
 800c602:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 800c660 <__kernel_rem_pio2+0x308>
 800c606:	f000 f9ff 	bl	800ca08 <scalbn>
 800c60a:	f108 0301 	add.w	r3, r8, #1
 800c60e:	00da      	lsls	r2, r3, #3
 800c610:	9205      	str	r2, [sp, #20]
 800c612:	ec55 4b10 	vmov	r4, r5, d0
 800c616:	aa70      	add	r2, sp, #448	@ 0x1c0
 800c618:	f8df b058 	ldr.w	fp, [pc, #88]	@ 800c674 <__kernel_rem_pio2+0x31c>
 800c61c:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 800c620:	4646      	mov	r6, r8
 800c622:	f04f 0a00 	mov.w	sl, #0
 800c626:	2e00      	cmp	r6, #0
 800c628:	f280 80cf 	bge.w	800c7ca <__kernel_rem_pio2+0x472>
 800c62c:	4644      	mov	r4, r8
 800c62e:	2c00      	cmp	r4, #0
 800c630:	f2c0 80fd 	blt.w	800c82e <__kernel_rem_pio2+0x4d6>
 800c634:	4b12      	ldr	r3, [pc, #72]	@ (800c680 <__kernel_rem_pio2+0x328>)
 800c636:	461f      	mov	r7, r3
 800c638:	ab70      	add	r3, sp, #448	@ 0x1c0
 800c63a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c63e:	9306      	str	r3, [sp, #24]
 800c640:	f04f 0a00 	mov.w	sl, #0
 800c644:	f04f 0b00 	mov.w	fp, #0
 800c648:	2600      	movs	r6, #0
 800c64a:	eba8 0504 	sub.w	r5, r8, r4
 800c64e:	e0e2      	b.n	800c816 <__kernel_rem_pio2+0x4be>
 800c650:	f04f 0902 	mov.w	r9, #2
 800c654:	e754      	b.n	800c500 <__kernel_rem_pio2+0x1a8>
 800c656:	bf00      	nop
	...
 800c664:	3ff00000 	.word	0x3ff00000
 800c668:	0800d2d8 	.word	0x0800d2d8
 800c66c:	40200000 	.word	0x40200000
 800c670:	3ff00000 	.word	0x3ff00000
 800c674:	3e700000 	.word	0x3e700000
 800c678:	41700000 	.word	0x41700000
 800c67c:	3fe00000 	.word	0x3fe00000
 800c680:	0800d298 	.word	0x0800d298
 800c684:	f854 3b04 	ldr.w	r3, [r4], #4
 800c688:	b945      	cbnz	r5, 800c69c <__kernel_rem_pio2+0x344>
 800c68a:	b123      	cbz	r3, 800c696 <__kernel_rem_pio2+0x33e>
 800c68c:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 800c690:	f844 3c04 	str.w	r3, [r4, #-4]
 800c694:	2301      	movs	r3, #1
 800c696:	3201      	adds	r2, #1
 800c698:	461d      	mov	r5, r3
 800c69a:	e738      	b.n	800c50e <__kernel_rem_pio2+0x1b6>
 800c69c:	1acb      	subs	r3, r1, r3
 800c69e:	e7f7      	b.n	800c690 <__kernel_rem_pio2+0x338>
 800c6a0:	f108 32ff 	add.w	r2, r8, #4294967295
 800c6a4:	ab0c      	add	r3, sp, #48	@ 0x30
 800c6a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c6aa:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800c6ae:	a90c      	add	r1, sp, #48	@ 0x30
 800c6b0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800c6b4:	e739      	b.n	800c52a <__kernel_rem_pio2+0x1d2>
 800c6b6:	f108 32ff 	add.w	r2, r8, #4294967295
 800c6ba:	ab0c      	add	r3, sp, #48	@ 0x30
 800c6bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c6c0:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800c6c4:	e7f3      	b.n	800c6ae <__kernel_rem_pio2+0x356>
 800c6c6:	a90c      	add	r1, sp, #48	@ 0x30
 800c6c8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800c6cc:	3b01      	subs	r3, #1
 800c6ce:	430a      	orrs	r2, r1
 800c6d0:	e787      	b.n	800c5e2 <__kernel_rem_pio2+0x28a>
 800c6d2:	3401      	adds	r4, #1
 800c6d4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800c6d8:	2a00      	cmp	r2, #0
 800c6da:	d0fa      	beq.n	800c6d2 <__kernel_rem_pio2+0x37a>
 800c6dc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c6de:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800c6e2:	eb0d 0503 	add.w	r5, sp, r3
 800c6e6:	9b06      	ldr	r3, [sp, #24]
 800c6e8:	aa20      	add	r2, sp, #128	@ 0x80
 800c6ea:	4443      	add	r3, r8
 800c6ec:	f108 0701 	add.w	r7, r8, #1
 800c6f0:	3d98      	subs	r5, #152	@ 0x98
 800c6f2:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800c6f6:	4444      	add	r4, r8
 800c6f8:	42bc      	cmp	r4, r7
 800c6fa:	da04      	bge.n	800c706 <__kernel_rem_pio2+0x3ae>
 800c6fc:	46a0      	mov	r8, r4
 800c6fe:	e6a2      	b.n	800c446 <__kernel_rem_pio2+0xee>
 800c700:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c702:	2401      	movs	r4, #1
 800c704:	e7e6      	b.n	800c6d4 <__kernel_rem_pio2+0x37c>
 800c706:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c708:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800c70c:	f7f3 ff2a 	bl	8000564 <__aeabi_i2d>
 800c710:	ed9f 7bb1 	vldr	d7, [pc, #708]	@ 800c9d8 <__kernel_rem_pio2+0x680>
 800c714:	e8e6 0102 	strd	r0, r1, [r6], #8
 800c718:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c71c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c720:	46b2      	mov	sl, r6
 800c722:	f04f 0800 	mov.w	r8, #0
 800c726:	9b05      	ldr	r3, [sp, #20]
 800c728:	4598      	cmp	r8, r3
 800c72a:	dd05      	ble.n	800c738 <__kernel_rem_pio2+0x3e0>
 800c72c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c730:	3701      	adds	r7, #1
 800c732:	eca5 7b02 	vstmia	r5!, {d7}
 800c736:	e7df      	b.n	800c6f8 <__kernel_rem_pio2+0x3a0>
 800c738:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 800c73c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800c740:	f7f3 ff7a 	bl	8000638 <__aeabi_dmul>
 800c744:	4602      	mov	r2, r0
 800c746:	460b      	mov	r3, r1
 800c748:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c74c:	f7f3 fdbe 	bl	80002cc <__adddf3>
 800c750:	f108 0801 	add.w	r8, r8, #1
 800c754:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c758:	e7e5      	b.n	800c726 <__kernel_rem_pio2+0x3ce>
 800c75a:	f1cb 0000 	rsb	r0, fp, #0
 800c75e:	ec47 6b10 	vmov	d0, r6, r7
 800c762:	f000 f951 	bl	800ca08 <scalbn>
 800c766:	ec55 4b10 	vmov	r4, r5, d0
 800c76a:	4b9d      	ldr	r3, [pc, #628]	@ (800c9e0 <__kernel_rem_pio2+0x688>)
 800c76c:	2200      	movs	r2, #0
 800c76e:	4620      	mov	r0, r4
 800c770:	4629      	mov	r1, r5
 800c772:	f7f4 f9e7 	bl	8000b44 <__aeabi_dcmpge>
 800c776:	b300      	cbz	r0, 800c7ba <__kernel_rem_pio2+0x462>
 800c778:	4b9a      	ldr	r3, [pc, #616]	@ (800c9e4 <__kernel_rem_pio2+0x68c>)
 800c77a:	2200      	movs	r2, #0
 800c77c:	4620      	mov	r0, r4
 800c77e:	4629      	mov	r1, r5
 800c780:	f7f3 ff5a 	bl	8000638 <__aeabi_dmul>
 800c784:	f7f4 fa08 	bl	8000b98 <__aeabi_d2iz>
 800c788:	4606      	mov	r6, r0
 800c78a:	f7f3 feeb 	bl	8000564 <__aeabi_i2d>
 800c78e:	4b94      	ldr	r3, [pc, #592]	@ (800c9e0 <__kernel_rem_pio2+0x688>)
 800c790:	2200      	movs	r2, #0
 800c792:	f7f3 ff51 	bl	8000638 <__aeabi_dmul>
 800c796:	460b      	mov	r3, r1
 800c798:	4602      	mov	r2, r0
 800c79a:	4629      	mov	r1, r5
 800c79c:	4620      	mov	r0, r4
 800c79e:	f7f3 fd93 	bl	80002c8 <__aeabi_dsub>
 800c7a2:	f7f4 f9f9 	bl	8000b98 <__aeabi_d2iz>
 800c7a6:	ab0c      	add	r3, sp, #48	@ 0x30
 800c7a8:	f10b 0b18 	add.w	fp, fp, #24
 800c7ac:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800c7b0:	f108 0801 	add.w	r8, r8, #1
 800c7b4:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 800c7b8:	e722      	b.n	800c600 <__kernel_rem_pio2+0x2a8>
 800c7ba:	4620      	mov	r0, r4
 800c7bc:	4629      	mov	r1, r5
 800c7be:	f7f4 f9eb 	bl	8000b98 <__aeabi_d2iz>
 800c7c2:	ab0c      	add	r3, sp, #48	@ 0x30
 800c7c4:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800c7c8:	e71a      	b.n	800c600 <__kernel_rem_pio2+0x2a8>
 800c7ca:	ab0c      	add	r3, sp, #48	@ 0x30
 800c7cc:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800c7d0:	f7f3 fec8 	bl	8000564 <__aeabi_i2d>
 800c7d4:	4622      	mov	r2, r4
 800c7d6:	462b      	mov	r3, r5
 800c7d8:	f7f3 ff2e 	bl	8000638 <__aeabi_dmul>
 800c7dc:	4652      	mov	r2, sl
 800c7de:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800c7e2:	465b      	mov	r3, fp
 800c7e4:	4620      	mov	r0, r4
 800c7e6:	4629      	mov	r1, r5
 800c7e8:	f7f3 ff26 	bl	8000638 <__aeabi_dmul>
 800c7ec:	3e01      	subs	r6, #1
 800c7ee:	4604      	mov	r4, r0
 800c7f0:	460d      	mov	r5, r1
 800c7f2:	e718      	b.n	800c626 <__kernel_rem_pio2+0x2ce>
 800c7f4:	9906      	ldr	r1, [sp, #24]
 800c7f6:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800c7fa:	9106      	str	r1, [sp, #24]
 800c7fc:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 800c800:	f7f3 ff1a 	bl	8000638 <__aeabi_dmul>
 800c804:	4602      	mov	r2, r0
 800c806:	460b      	mov	r3, r1
 800c808:	4650      	mov	r0, sl
 800c80a:	4659      	mov	r1, fp
 800c80c:	f7f3 fd5e 	bl	80002cc <__adddf3>
 800c810:	3601      	adds	r6, #1
 800c812:	4682      	mov	sl, r0
 800c814:	468b      	mov	fp, r1
 800c816:	9b00      	ldr	r3, [sp, #0]
 800c818:	429e      	cmp	r6, r3
 800c81a:	dc01      	bgt.n	800c820 <__kernel_rem_pio2+0x4c8>
 800c81c:	42b5      	cmp	r5, r6
 800c81e:	dae9      	bge.n	800c7f4 <__kernel_rem_pio2+0x49c>
 800c820:	ab48      	add	r3, sp, #288	@ 0x120
 800c822:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800c826:	e9c5 ab00 	strd	sl, fp, [r5]
 800c82a:	3c01      	subs	r4, #1
 800c82c:	e6ff      	b.n	800c62e <__kernel_rem_pio2+0x2d6>
 800c82e:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800c830:	2b02      	cmp	r3, #2
 800c832:	dc0b      	bgt.n	800c84c <__kernel_rem_pio2+0x4f4>
 800c834:	2b00      	cmp	r3, #0
 800c836:	dc39      	bgt.n	800c8ac <__kernel_rem_pio2+0x554>
 800c838:	d05d      	beq.n	800c8f6 <__kernel_rem_pio2+0x59e>
 800c83a:	9b02      	ldr	r3, [sp, #8]
 800c83c:	f003 0007 	and.w	r0, r3, #7
 800c840:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800c844:	ecbd 8b02 	vpop	{d8}
 800c848:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c84c:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800c84e:	2b03      	cmp	r3, #3
 800c850:	d1f3      	bne.n	800c83a <__kernel_rem_pio2+0x4e2>
 800c852:	9b05      	ldr	r3, [sp, #20]
 800c854:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800c858:	eb0d 0403 	add.w	r4, sp, r3
 800c85c:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 800c860:	4625      	mov	r5, r4
 800c862:	46c2      	mov	sl, r8
 800c864:	f1ba 0f00 	cmp.w	sl, #0
 800c868:	f1a5 0508 	sub.w	r5, r5, #8
 800c86c:	dc6b      	bgt.n	800c946 <__kernel_rem_pio2+0x5ee>
 800c86e:	4645      	mov	r5, r8
 800c870:	2d01      	cmp	r5, #1
 800c872:	f1a4 0408 	sub.w	r4, r4, #8
 800c876:	f300 8087 	bgt.w	800c988 <__kernel_rem_pio2+0x630>
 800c87a:	9c05      	ldr	r4, [sp, #20]
 800c87c:	ab48      	add	r3, sp, #288	@ 0x120
 800c87e:	441c      	add	r4, r3
 800c880:	2000      	movs	r0, #0
 800c882:	2100      	movs	r1, #0
 800c884:	f1b8 0f01 	cmp.w	r8, #1
 800c888:	f300 809c 	bgt.w	800c9c4 <__kernel_rem_pio2+0x66c>
 800c88c:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 800c890:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 800c894:	f1b9 0f00 	cmp.w	r9, #0
 800c898:	f040 80a6 	bne.w	800c9e8 <__kernel_rem_pio2+0x690>
 800c89c:	9b04      	ldr	r3, [sp, #16]
 800c89e:	e9c3 7800 	strd	r7, r8, [r3]
 800c8a2:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800c8a6:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800c8aa:	e7c6      	b.n	800c83a <__kernel_rem_pio2+0x4e2>
 800c8ac:	9d05      	ldr	r5, [sp, #20]
 800c8ae:	ab48      	add	r3, sp, #288	@ 0x120
 800c8b0:	441d      	add	r5, r3
 800c8b2:	4644      	mov	r4, r8
 800c8b4:	2000      	movs	r0, #0
 800c8b6:	2100      	movs	r1, #0
 800c8b8:	2c00      	cmp	r4, #0
 800c8ba:	da35      	bge.n	800c928 <__kernel_rem_pio2+0x5d0>
 800c8bc:	f1b9 0f00 	cmp.w	r9, #0
 800c8c0:	d038      	beq.n	800c934 <__kernel_rem_pio2+0x5dc>
 800c8c2:	4602      	mov	r2, r0
 800c8c4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c8c8:	9c04      	ldr	r4, [sp, #16]
 800c8ca:	e9c4 2300 	strd	r2, r3, [r4]
 800c8ce:	4602      	mov	r2, r0
 800c8d0:	460b      	mov	r3, r1
 800c8d2:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800c8d6:	f7f3 fcf7 	bl	80002c8 <__aeabi_dsub>
 800c8da:	ad4a      	add	r5, sp, #296	@ 0x128
 800c8dc:	2401      	movs	r4, #1
 800c8de:	45a0      	cmp	r8, r4
 800c8e0:	da2b      	bge.n	800c93a <__kernel_rem_pio2+0x5e2>
 800c8e2:	f1b9 0f00 	cmp.w	r9, #0
 800c8e6:	d002      	beq.n	800c8ee <__kernel_rem_pio2+0x596>
 800c8e8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c8ec:	4619      	mov	r1, r3
 800c8ee:	9b04      	ldr	r3, [sp, #16]
 800c8f0:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800c8f4:	e7a1      	b.n	800c83a <__kernel_rem_pio2+0x4e2>
 800c8f6:	9c05      	ldr	r4, [sp, #20]
 800c8f8:	ab48      	add	r3, sp, #288	@ 0x120
 800c8fa:	441c      	add	r4, r3
 800c8fc:	2000      	movs	r0, #0
 800c8fe:	2100      	movs	r1, #0
 800c900:	f1b8 0f00 	cmp.w	r8, #0
 800c904:	da09      	bge.n	800c91a <__kernel_rem_pio2+0x5c2>
 800c906:	f1b9 0f00 	cmp.w	r9, #0
 800c90a:	d002      	beq.n	800c912 <__kernel_rem_pio2+0x5ba>
 800c90c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c910:	4619      	mov	r1, r3
 800c912:	9b04      	ldr	r3, [sp, #16]
 800c914:	e9c3 0100 	strd	r0, r1, [r3]
 800c918:	e78f      	b.n	800c83a <__kernel_rem_pio2+0x4e2>
 800c91a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c91e:	f7f3 fcd5 	bl	80002cc <__adddf3>
 800c922:	f108 38ff 	add.w	r8, r8, #4294967295
 800c926:	e7eb      	b.n	800c900 <__kernel_rem_pio2+0x5a8>
 800c928:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800c92c:	f7f3 fcce 	bl	80002cc <__adddf3>
 800c930:	3c01      	subs	r4, #1
 800c932:	e7c1      	b.n	800c8b8 <__kernel_rem_pio2+0x560>
 800c934:	4602      	mov	r2, r0
 800c936:	460b      	mov	r3, r1
 800c938:	e7c6      	b.n	800c8c8 <__kernel_rem_pio2+0x570>
 800c93a:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800c93e:	f7f3 fcc5 	bl	80002cc <__adddf3>
 800c942:	3401      	adds	r4, #1
 800c944:	e7cb      	b.n	800c8de <__kernel_rem_pio2+0x586>
 800c946:	ed95 7b00 	vldr	d7, [r5]
 800c94a:	ed8d 7b00 	vstr	d7, [sp]
 800c94e:	ed95 7b02 	vldr	d7, [r5, #8]
 800c952:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c956:	ec53 2b17 	vmov	r2, r3, d7
 800c95a:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c95e:	f7f3 fcb5 	bl	80002cc <__adddf3>
 800c962:	4602      	mov	r2, r0
 800c964:	460b      	mov	r3, r1
 800c966:	4606      	mov	r6, r0
 800c968:	460f      	mov	r7, r1
 800c96a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c96e:	f7f3 fcab 	bl	80002c8 <__aeabi_dsub>
 800c972:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c976:	f7f3 fca9 	bl	80002cc <__adddf3>
 800c97a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c97e:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800c982:	e9c5 6700 	strd	r6, r7, [r5]
 800c986:	e76d      	b.n	800c864 <__kernel_rem_pio2+0x50c>
 800c988:	ed94 7b00 	vldr	d7, [r4]
 800c98c:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 800c990:	ec51 0b17 	vmov	r0, r1, d7
 800c994:	4652      	mov	r2, sl
 800c996:	465b      	mov	r3, fp
 800c998:	ed8d 7b00 	vstr	d7, [sp]
 800c99c:	f7f3 fc96 	bl	80002cc <__adddf3>
 800c9a0:	4602      	mov	r2, r0
 800c9a2:	460b      	mov	r3, r1
 800c9a4:	4606      	mov	r6, r0
 800c9a6:	460f      	mov	r7, r1
 800c9a8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c9ac:	f7f3 fc8c 	bl	80002c8 <__aeabi_dsub>
 800c9b0:	4652      	mov	r2, sl
 800c9b2:	465b      	mov	r3, fp
 800c9b4:	f7f3 fc8a 	bl	80002cc <__adddf3>
 800c9b8:	3d01      	subs	r5, #1
 800c9ba:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c9be:	e9c4 6700 	strd	r6, r7, [r4]
 800c9c2:	e755      	b.n	800c870 <__kernel_rem_pio2+0x518>
 800c9c4:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c9c8:	f7f3 fc80 	bl	80002cc <__adddf3>
 800c9cc:	f108 38ff 	add.w	r8, r8, #4294967295
 800c9d0:	e758      	b.n	800c884 <__kernel_rem_pio2+0x52c>
 800c9d2:	bf00      	nop
 800c9d4:	f3af 8000 	nop.w
	...
 800c9e0:	41700000 	.word	0x41700000
 800c9e4:	3e700000 	.word	0x3e700000
 800c9e8:	9b04      	ldr	r3, [sp, #16]
 800c9ea:	9a04      	ldr	r2, [sp, #16]
 800c9ec:	601f      	str	r7, [r3, #0]
 800c9ee:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 800c9f2:	605c      	str	r4, [r3, #4]
 800c9f4:	609d      	str	r5, [r3, #8]
 800c9f6:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800c9fa:	60d3      	str	r3, [r2, #12]
 800c9fc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ca00:	6110      	str	r0, [r2, #16]
 800ca02:	6153      	str	r3, [r2, #20]
 800ca04:	e719      	b.n	800c83a <__kernel_rem_pio2+0x4e2>
 800ca06:	bf00      	nop

0800ca08 <scalbn>:
 800ca08:	b570      	push	{r4, r5, r6, lr}
 800ca0a:	ec55 4b10 	vmov	r4, r5, d0
 800ca0e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800ca12:	4606      	mov	r6, r0
 800ca14:	462b      	mov	r3, r5
 800ca16:	b991      	cbnz	r1, 800ca3e <scalbn+0x36>
 800ca18:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800ca1c:	4323      	orrs	r3, r4
 800ca1e:	d03d      	beq.n	800ca9c <scalbn+0x94>
 800ca20:	4b35      	ldr	r3, [pc, #212]	@ (800caf8 <scalbn+0xf0>)
 800ca22:	4620      	mov	r0, r4
 800ca24:	4629      	mov	r1, r5
 800ca26:	2200      	movs	r2, #0
 800ca28:	f7f3 fe06 	bl	8000638 <__aeabi_dmul>
 800ca2c:	4b33      	ldr	r3, [pc, #204]	@ (800cafc <scalbn+0xf4>)
 800ca2e:	429e      	cmp	r6, r3
 800ca30:	4604      	mov	r4, r0
 800ca32:	460d      	mov	r5, r1
 800ca34:	da0f      	bge.n	800ca56 <scalbn+0x4e>
 800ca36:	a328      	add	r3, pc, #160	@ (adr r3, 800cad8 <scalbn+0xd0>)
 800ca38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca3c:	e01e      	b.n	800ca7c <scalbn+0x74>
 800ca3e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800ca42:	4291      	cmp	r1, r2
 800ca44:	d10b      	bne.n	800ca5e <scalbn+0x56>
 800ca46:	4622      	mov	r2, r4
 800ca48:	4620      	mov	r0, r4
 800ca4a:	4629      	mov	r1, r5
 800ca4c:	f7f3 fc3e 	bl	80002cc <__adddf3>
 800ca50:	4604      	mov	r4, r0
 800ca52:	460d      	mov	r5, r1
 800ca54:	e022      	b.n	800ca9c <scalbn+0x94>
 800ca56:	460b      	mov	r3, r1
 800ca58:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800ca5c:	3936      	subs	r1, #54	@ 0x36
 800ca5e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800ca62:	4296      	cmp	r6, r2
 800ca64:	dd0d      	ble.n	800ca82 <scalbn+0x7a>
 800ca66:	2d00      	cmp	r5, #0
 800ca68:	a11d      	add	r1, pc, #116	@ (adr r1, 800cae0 <scalbn+0xd8>)
 800ca6a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ca6e:	da02      	bge.n	800ca76 <scalbn+0x6e>
 800ca70:	a11d      	add	r1, pc, #116	@ (adr r1, 800cae8 <scalbn+0xe0>)
 800ca72:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ca76:	a31a      	add	r3, pc, #104	@ (adr r3, 800cae0 <scalbn+0xd8>)
 800ca78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca7c:	f7f3 fddc 	bl	8000638 <__aeabi_dmul>
 800ca80:	e7e6      	b.n	800ca50 <scalbn+0x48>
 800ca82:	1872      	adds	r2, r6, r1
 800ca84:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800ca88:	428a      	cmp	r2, r1
 800ca8a:	dcec      	bgt.n	800ca66 <scalbn+0x5e>
 800ca8c:	2a00      	cmp	r2, #0
 800ca8e:	dd08      	ble.n	800caa2 <scalbn+0x9a>
 800ca90:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800ca94:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800ca98:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800ca9c:	ec45 4b10 	vmov	d0, r4, r5
 800caa0:	bd70      	pop	{r4, r5, r6, pc}
 800caa2:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800caa6:	da08      	bge.n	800caba <scalbn+0xb2>
 800caa8:	2d00      	cmp	r5, #0
 800caaa:	a10b      	add	r1, pc, #44	@ (adr r1, 800cad8 <scalbn+0xd0>)
 800caac:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cab0:	dac1      	bge.n	800ca36 <scalbn+0x2e>
 800cab2:	a10f      	add	r1, pc, #60	@ (adr r1, 800caf0 <scalbn+0xe8>)
 800cab4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cab8:	e7bd      	b.n	800ca36 <scalbn+0x2e>
 800caba:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800cabe:	3236      	adds	r2, #54	@ 0x36
 800cac0:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800cac4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800cac8:	4620      	mov	r0, r4
 800caca:	4b0d      	ldr	r3, [pc, #52]	@ (800cb00 <scalbn+0xf8>)
 800cacc:	4629      	mov	r1, r5
 800cace:	2200      	movs	r2, #0
 800cad0:	e7d4      	b.n	800ca7c <scalbn+0x74>
 800cad2:	bf00      	nop
 800cad4:	f3af 8000 	nop.w
 800cad8:	c2f8f359 	.word	0xc2f8f359
 800cadc:	01a56e1f 	.word	0x01a56e1f
 800cae0:	8800759c 	.word	0x8800759c
 800cae4:	7e37e43c 	.word	0x7e37e43c
 800cae8:	8800759c 	.word	0x8800759c
 800caec:	fe37e43c 	.word	0xfe37e43c
 800caf0:	c2f8f359 	.word	0xc2f8f359
 800caf4:	81a56e1f 	.word	0x81a56e1f
 800caf8:	43500000 	.word	0x43500000
 800cafc:	ffff3cb0 	.word	0xffff3cb0
 800cb00:	3c900000 	.word	0x3c900000
 800cb04:	00000000 	.word	0x00000000

0800cb08 <floor>:
 800cb08:	ec51 0b10 	vmov	r0, r1, d0
 800cb0c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800cb10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cb14:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800cb18:	2e13      	cmp	r6, #19
 800cb1a:	460c      	mov	r4, r1
 800cb1c:	4605      	mov	r5, r0
 800cb1e:	4680      	mov	r8, r0
 800cb20:	dc34      	bgt.n	800cb8c <floor+0x84>
 800cb22:	2e00      	cmp	r6, #0
 800cb24:	da17      	bge.n	800cb56 <floor+0x4e>
 800cb26:	a332      	add	r3, pc, #200	@ (adr r3, 800cbf0 <floor+0xe8>)
 800cb28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb2c:	f7f3 fbce 	bl	80002cc <__adddf3>
 800cb30:	2200      	movs	r2, #0
 800cb32:	2300      	movs	r3, #0
 800cb34:	f7f4 f810 	bl	8000b58 <__aeabi_dcmpgt>
 800cb38:	b150      	cbz	r0, 800cb50 <floor+0x48>
 800cb3a:	2c00      	cmp	r4, #0
 800cb3c:	da55      	bge.n	800cbea <floor+0xe2>
 800cb3e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800cb42:	432c      	orrs	r4, r5
 800cb44:	2500      	movs	r5, #0
 800cb46:	42ac      	cmp	r4, r5
 800cb48:	4c2b      	ldr	r4, [pc, #172]	@ (800cbf8 <floor+0xf0>)
 800cb4a:	bf08      	it	eq
 800cb4c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800cb50:	4621      	mov	r1, r4
 800cb52:	4628      	mov	r0, r5
 800cb54:	e023      	b.n	800cb9e <floor+0x96>
 800cb56:	4f29      	ldr	r7, [pc, #164]	@ (800cbfc <floor+0xf4>)
 800cb58:	4137      	asrs	r7, r6
 800cb5a:	ea01 0307 	and.w	r3, r1, r7
 800cb5e:	4303      	orrs	r3, r0
 800cb60:	d01d      	beq.n	800cb9e <floor+0x96>
 800cb62:	a323      	add	r3, pc, #140	@ (adr r3, 800cbf0 <floor+0xe8>)
 800cb64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb68:	f7f3 fbb0 	bl	80002cc <__adddf3>
 800cb6c:	2200      	movs	r2, #0
 800cb6e:	2300      	movs	r3, #0
 800cb70:	f7f3 fff2 	bl	8000b58 <__aeabi_dcmpgt>
 800cb74:	2800      	cmp	r0, #0
 800cb76:	d0eb      	beq.n	800cb50 <floor+0x48>
 800cb78:	2c00      	cmp	r4, #0
 800cb7a:	bfbe      	ittt	lt
 800cb7c:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800cb80:	4133      	asrlt	r3, r6
 800cb82:	18e4      	addlt	r4, r4, r3
 800cb84:	ea24 0407 	bic.w	r4, r4, r7
 800cb88:	2500      	movs	r5, #0
 800cb8a:	e7e1      	b.n	800cb50 <floor+0x48>
 800cb8c:	2e33      	cmp	r6, #51	@ 0x33
 800cb8e:	dd0a      	ble.n	800cba6 <floor+0x9e>
 800cb90:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800cb94:	d103      	bne.n	800cb9e <floor+0x96>
 800cb96:	4602      	mov	r2, r0
 800cb98:	460b      	mov	r3, r1
 800cb9a:	f7f3 fb97 	bl	80002cc <__adddf3>
 800cb9e:	ec41 0b10 	vmov	d0, r0, r1
 800cba2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cba6:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800cbaa:	f04f 37ff 	mov.w	r7, #4294967295
 800cbae:	40df      	lsrs	r7, r3
 800cbb0:	4207      	tst	r7, r0
 800cbb2:	d0f4      	beq.n	800cb9e <floor+0x96>
 800cbb4:	a30e      	add	r3, pc, #56	@ (adr r3, 800cbf0 <floor+0xe8>)
 800cbb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbba:	f7f3 fb87 	bl	80002cc <__adddf3>
 800cbbe:	2200      	movs	r2, #0
 800cbc0:	2300      	movs	r3, #0
 800cbc2:	f7f3 ffc9 	bl	8000b58 <__aeabi_dcmpgt>
 800cbc6:	2800      	cmp	r0, #0
 800cbc8:	d0c2      	beq.n	800cb50 <floor+0x48>
 800cbca:	2c00      	cmp	r4, #0
 800cbcc:	da0a      	bge.n	800cbe4 <floor+0xdc>
 800cbce:	2e14      	cmp	r6, #20
 800cbd0:	d101      	bne.n	800cbd6 <floor+0xce>
 800cbd2:	3401      	adds	r4, #1
 800cbd4:	e006      	b.n	800cbe4 <floor+0xdc>
 800cbd6:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800cbda:	2301      	movs	r3, #1
 800cbdc:	40b3      	lsls	r3, r6
 800cbde:	441d      	add	r5, r3
 800cbe0:	4545      	cmp	r5, r8
 800cbe2:	d3f6      	bcc.n	800cbd2 <floor+0xca>
 800cbe4:	ea25 0507 	bic.w	r5, r5, r7
 800cbe8:	e7b2      	b.n	800cb50 <floor+0x48>
 800cbea:	2500      	movs	r5, #0
 800cbec:	462c      	mov	r4, r5
 800cbee:	e7af      	b.n	800cb50 <floor+0x48>
 800cbf0:	8800759c 	.word	0x8800759c
 800cbf4:	7e37e43c 	.word	0x7e37e43c
 800cbf8:	bff00000 	.word	0xbff00000
 800cbfc:	000fffff 	.word	0x000fffff

0800cc00 <_init>:
 800cc00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc02:	bf00      	nop
 800cc04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cc06:	bc08      	pop	{r3}
 800cc08:	469e      	mov	lr, r3
 800cc0a:	4770      	bx	lr

0800cc0c <_fini>:
 800cc0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc0e:	bf00      	nop
 800cc10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cc12:	bc08      	pop	{r3}
 800cc14:	469e      	mov	lr, r3
 800cc16:	4770      	bx	lr
