INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/accha/Desktop/Clock/Nanoprocesser_Design.srcs/sim_1/new/TB_Clock.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Clock
