verilog xil_defaultlib  \
"../../../../pipelineCPU.srcs/sources_1/ip/ip_inst_rom/sim/ip_inst_rom.v" \

verilog xil_defaultlib "glbl.v"

nosort
