# âš¡ RISC-V SoC Tapeout Program â€“ VSD  

Welcome to my journey through the **VSD RISC-V SoC Tapeout Program** ğŸš€.  
This repository documents the installation and verification of the open-source EDA toolchain required for RTL â†’ GDS flow.  

---

## ğŸ› ï¸ Toolchain Setup  

The following tools were installed successfully:  

| Tool | Purpose |
|------|----------|
| ğŸŸ£ **Yosys** | RTL synthesis |
| ğŸŸ¢ **Icarus Verilog** | Verilog simulation |
| ğŸ”µ **GTKWave** | Waveform visualization |
| ğŸŸ  **Ngspice** | Analog/mixed-signal simulation |
| ğŸŸ¡ **Magic VLSI** | Layout editing, DRC & LVS |

---

## ğŸ’» System Requirements  

- **OS:** Ubuntu 20.04 / 22.04 (Recommended)  
- **Disk:** 10+ GB free  
- **RAM:** 4+ GB (8+ GB preferred)  

---

## âš¡ Installation Steps  

â¬‡ï¸ Run these commands one by one to install the tools:  

```bash
sudo apt-get update
sudo apt-get install yosys iverilog gtkwave ngspice magic -y
```

Thatâ€™s it! ğŸ‰ All tools installed in a single step.  

---

## âœ… Verification  

Check versions with:  

```bash
yosys -V
iverilog -V
gtkwave --version
ngspice -v
magic -v
```

If you see version numbers, the installation is successful ğŸ¯.  

---

## ğŸ“¸ Proof of Installation  

### ğŸ”¹ Yosys  
<p align="center">
  <img src="yosys.png" alt="Yosys Version" width="600"/><br/>
  <i>âœ” Yosys installed successfully</i>
</p>  

### ğŸ”¹ Icarus Verilog  
<p align="center">
  <img src="iverilog.png" alt="Icarus Verilog Version" width="600"/><br/>
  <i>âœ” Icarus Verilog installed successfully</i>
</p>  

### ğŸ”¹ GTKWave  
<p align="center">
  <img src="gtkwave_open.jpeg" alt="GTKWave Launch" width="600"/><br/>
  <i>âœ” GTKWave is working fine</i>
</p>  

### ğŸ”¹ Ngspice  
<p align="center">
  <img src="ngspice.png" alt="Ngspice Version" width="600"/><br/>
  <i>âœ” Ngspice installed successfully</i>
</p>  

### ğŸ”¹ Magic VLSI  
<p align="center">
  <img src="magic_vlsi.png" alt="Magic VLSI Launch" width="600"/><br/>
  <i>âœ” Magic VLSI GUI launched successfully</i>
</p>  

---

## ğŸ”® Next Steps  

- Explore RTL-to-GDS flow ğŸ§©  
- Run test designs using these tools ğŸ—ï¸  
- Document week-wise progress in this repo ğŸ“‘  

---

## ğŸ™Œ Acknowledgments  

- [VSD](https://www.vlsisystemdesign.com/) â€“ RISC-V SoC Tapeout Program  
- Open-source EDA community ğŸ’œ  
