FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"UN$1$GTDELAYS$I4$TTLLOCKOUT";
2"UN$1$GTDELAYS$I4$LEDGT";
3"UN$1$CAEN$I3$DATA";
4"UN$1$CAEN$I3$CLK";
5"UN$1$CNTRLREGISTER$I2$LOSELECT";
6"LOCKOUT\I";
7"LOCKOUT*\I";
8"DGTL\I";
9"DGTH\I";
10"MTCD_LO*\I";
11"UN$1$GTDELAYS$I4$DGTTTL";
12"GTRIG_TTL\I";
13"UN$1$CNTRLREGISTER$I2$DATARDY";
14"UN$1$CNTRLREGISTER$I2$DATAOUT";
15"UN$1$CAEN$I3$DATARDY";
16"VCC\G";
17"UN$1$GENERICUTILITIES$I11$LEASYNCDELAY";
18"UN$1$GENERICUTILITIES$I11$LEASYNCPULSE";
19"UN$1$COMPARATORS$I13$LETUNE";
20"UN$1$3MERGE$I6$B";
21"UN$1$3MERGE$I6$A";
22"GTRIGH_ECL\I";
23"SCALER<0..2>";
24"UN$1$CNTRLREGISTER$I2$ECALSETUP";
25"ADDR<0..2>";
26"GTRIGL_ECL\I";
27"UN$1$CNTRLREGISTER$I2$LE";
28"UN$1$CNTRLREGISTER$I2$READENABLE";
29"GND\G";
30"UN$1$MICROZEDCONNECTION$I10$SPKR";
31"UN$1$CLOCKS$I15$DEFAULTSELECT";
32"EXT_PED_IN\I";
33"CLOCK100_OUTL\I";
34"UN$1$3MERGE$I8$A";
35"UN$1$3MERGE$I8$C";
36"CLOCK100_OUTH\I";
37"UN$1$3MERGE$I8$B";
38"TUNE_ANPULSE\I";
39"FAST_ANPULSE\I";
40"ASYNC_DELAY_OUT\I";
41"EXT_PED_OUT\I";
42"CLOCK200_OUTH\I";
43"TUB_CLK_IN\I";
44"CLOCK200_OUTL\I";
45"GND\G";
46"UN$1$3MERGE$I6$C";
47"ASYNC_PULSE_OUT\I";
48"TUNE_COMP_OUTH\I";
49"TUNE_COMP_OUTL\I";
50"FAST_COMP_OUTL\I";
51"SYNC24L_LVDS\I";
52"SYNC24H_LVDS\I";
53"SYNCL_LVDS\I";
54"SYNCH_LVDS\I";
55"SYNC24H_ECL\I";
56"SYNCL_ECL\I";
57"SCOPE_OUT<7..0>\I";
58"CAEN_OUT<7..0>\I";
59"SYNCH_ECL\I";
60"TUBII_RT_OUT\I";
61"SYNC_DELAY_OUT\I";
62"UN$1$CLOCKS$I15$MISSEDCLOCK";
63"TELLIE_DELAY_OUT\I";
64"UN$1$GENERICUTILITIES$I11$LATCHDISPLAY";
65"UN$1$GENERICUTILITIES$I11$PULSE";
66"UN$1$GENERICUTILITIES$I11$CLRCNT";
67"RAWTRIGS<3..0>\I";
68"SYNC24_TTL\I";
69"SYNC_TTL\I";
70"UN$1$COMPARATORS$I13$DATARDY";
71"FAST_COMP_OUTH\I";
72"SMELLIE_DELAY_OUT\I";
73"ASYNC_DELAY_IN\I";
74"SYNC_DELAY_IN\I";
75"SYNC_PULSE_OUT\I";
76"EXTTRIG<15..0>\I";
77"UN$1$GENERICUTILITIES$I11$ASYNCDELAYIN";
78"UN$1$GENERICUTILITIES$I11$ASYNCPULSEIN";
79"CAEN_ANPULSE<11..0>\I";
80"SYNC24L_ECL\I";
81"TELLIE_DELAY_IN\I";
82"GTRIG_TTL\I";
83"UN$1$CAEN$I3$LE";
84"SMELLIE_DELAY_IN\I";
85"UN$1$CLOCKS$I15$CLOCK100";
86"UN$1$CLOCKS$I15$LE";
87"UN$1$CLOCKS$I15$FOX200MHZ";
88"UN$1$CLOCKS$I15$DATARDY";
89"TELLIE_PULSE_OUT\I";
90"SMELLIE_PULSE_OUT\I";
%"BASE_MON"
"1","(3550,3125)","0","tubii_lib","I1";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
%"MICROZEDCONNECTION"
"1","(1075,1400)","0","tubii_lib","I10";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"LOCKOUT* \B"1;
"DGT"11;
"CAEN_RDY"15;
"TUBII_RT_OUT"60;
"100MHZ_CLK_IN"85;
"SYNC_PULSE_OUT"75;
"SMELLIE_DELAY_OUT"72;
"SMELLIE_DELAY_IN"84;
"SMELLIE_PULSE_OUT"90;
"ASYNC_DELAY_IN"73;
"ASYNC_DELAY_OUT"77;
"SYNC_DELAY_OUT"61;
"SYNC_DELAY_IN"74;
"ASYNC_PULSE_OUT"78;
"TELLIE_DELAY_IN"81;
"TELLIE_PULSE_OUT"89;
"SPKR"30;
"TUBIITIME_DATA_RDY"88;
"FOX_200MHZ_IN"87;
"USING_BCKP"62;
"EXTTRIG<0..15>"76;
"LOAD_ENABLE<0..2>"25;
"COMP_RDY"70;
"TELLIE_DELAY_OUT"63;
"DATA"3;
"CLK"4;
"LATCH_DISPLAY"64;
"CNT_PULSE"65;
"CLR_CNT"66;
"RAWTRIGS_IN<3..0>"67;
"CNTRL_REGISTER_CHK"14;
"CNTRL_RDY"13;
"GTRIG"82;
"SYNC24"68;
"SYNC"69;
%"GENERIC_UTILITIES"
"1","(975,-550)","0","tubii_lib","I11";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"ASYNC_PULSE_OUT"47;
"ASYNC_DELAY_OUT"40;
"LE_ASYNC_DELAY"17;
"LE_ASYNC_PULSE"18;
"DATA"3;
"CLK"4;
"ASYNC_DELAY_IN"77;
"ASYNC_PULSE_IN"78;
"PULSE"65;
"LATCH_DISPLAY"64;
"ALLOW_COUNT"34;
"TEST_DISPLAY"37;
"DISPLAY_ZEROES"35;
"CLR_CNT"66;
%"COMPARATORS"
"1","(-1675,-225)","0","tubii_lib","I13";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"LOCKOUT* \B"7;
"DGTH"9;
"GTRIG"22;
"TUNE_PULSE"38;
"FAST_PULSE"39;
"DATA"3;
"CLK"4;
"DATA_RDY"70;
"LE_TUNE"19;
"FAST_COMP_OUTH"71;
"FAST_COMP_OUTL"50;
"TUNE_COMP_OUTH"49;
"TUNE_COMP_OUTL"48;
%"POWERS"
"1","(4275,-550)","0","tubii_lib","I14";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
%"CLOCKS"
"1","(-50,3000)","0","tubii_lib","I15";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"DEFAULT_SELECT"
VHDL_MODE"OUT"31;
"CLOCK100"85;
"FOX200MHZ"
VHDL_MODE"OUT"87;
"CLOCK200_OUTH"42;
"CLOCK200_OUTL"44;
"CLK100_OUTL"
VHDL_MODE"OUT"33;
"CLK100_OUTH"
VHDL_MODE"OUT"36;
"MISSEDCLOCK"
VHDL_MODE"OUT"62;
"SR_CLK"
VHDL_MODE"IN"4;
"DATA"
VHDL_MODE"IN"3;
"TUB_CLK_IN"43;
"LE"
VHDL_MODE"IN"86;
"DATA_RDY"
VHDL_MODE"IN"88;
%"CNTRL_REGISTER"
"1","(2300,2875)","0","tubii_lib","I2";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"READ_ENABLE"28;
"DATA_OUT"14;
"ECAL_SETUP"24;
"LO_SELECT"5;
"DEFAULT_CLK_SELECT"31;
"DATA_RDY"13;
"LE"27;
"CLK"4;
"DATA"3;
"DISPLAY<2..0>"23;
%"CAEN"
"1","(3525,2000)","0","tubii_lib","I3";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"DATA_RDY"
VHDL_MODE"IN"15;
"DATA"
VHDL_MODE"IN"3;
"LE"
VHDL_MODE"IN"83;
"CLK"
VHDL_MODE"IN"4;
"SYNC24L_LVDS"51;
"SYNC24H_LVDS"52;
"SYNCL_LVDS"53;
"SYNCH_LVDS"54;
"SYNC24L_ECL"80;
"SYNC24H_ECL"55;
"SYNCL_ECL"56;
"AN_PULSE_IN<11..0>"79;
"SCOPE_OUT<7..0>"57;
"CAEN_OUT<7..0>"58;
"GTRIGH_ECL"22;
"GTRIGL_ECL"26;
"SYNCH_ECL"59;
%"GT_DELAYS"
"1","(3250,875)","0","tubii_lib","I4";
;
BLOCK"TRUE"
CDS_LIB"tubii_lib";
"GTRIG"12;
"DGT_TTL"11;
"MTCD_LO* \B"10;
"DGTH"9;
"DGTL"8;
"LOCKOUT* \B"7;
"LOCKOUT"6;
"SELECT_LO_SRC"5;
"CLK"4;
"DATA"3;
"LE_DGT"2;
"TTL_LOCKOUT* \B"1;
%"HCT238"
"1","(2125,1350)","0","ttl","I5";
;
PACK_TYPE"TSSOP"
CDS_LMAN_SYM_OUTLINE"-125,200,125,-200"
CDS_LIB"ttl"
$LOCATION"U2"
CDS_LOCATION"U2"
$SEC"1"
CDS_SEC"1";
"A2"
$PN"3"46;
"A1"
$PN"2"20;
"A0"
$PN"1"21;
"E3"
$PN"6"16;
"E2 \B"
$PN"5"45;
"E1 \B"
$PN"4"29;
"Y7"
$PN"7"18;
"Y6"
$PN"9"17;
"Y5"
$PN"10"86;
"Y4"
$PN"11"19;
"Y3"
$PN"12"28;
"Y2"
$PN"13"27;
"Y1"
$PN"14"2;
"Y0"
$PN"15"83;
%"3 MERGE"
"1","(1700,1275)","2","standard","I6";
;
CDS_LIB"standard"
NEEDS_NO_SIZE"TRUE"
BODY_TYPE"PLUMBING";
"A\NWC\NAC"21;
"B\NWC\NAC"20;
"C\NWC\NAC"46;
"Y\NWC\NAC"25;
%"ECAL_CONTROL"
"1","(3100,-125)","0","tubii_lib","I7";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"EXT_PED_IN"32;
"EXT_PED_OUT"41;
"GTRIG"22;
"ECAL_ACTIVE"24;
%"3 MERGE"
"1","(2000,-200)","0","standard","I8";
;
CDS_LIB"standard"
BODY_TYPE"PLUMBING"
NEEDS_NO_SIZE"TRUE";
"A\NWC\NAC"34;
"B\NWC\NAC"37;
"C\NWC\NAC"35;
"Y\NWC\NAC"23;
%"TUBII_SPKR"
"1","(-1725,2000)","2","tubii_lib","I9";
;
CDS_LIB"tubii_lib"
BLOCK"TRUE";
"SPKR_SIGNAL"30;
END.
