# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../MicroP_test.srcs/sources_1/imports/New folder/AddSub.vhd" \
"../../../../MicroP_test.srcs/sources_1/imports/New folder/FA.vhd" \
"../../../../MicroP_test.srcs/sources_1/imports/New folder/HA.vhd" \
"../../../../MicroP_test.srcs/sim_1/imports/New folder/AddSub_TB.vhd" \

# Do not sort compile order
nosort
