# Single-Stage-CMOS-Amplifier-and-Switched-capacitor-sample-hold-circuit
# Design the single-stage CMOS amplifier shown in Fig. 1 with the following specifications : 
* Open-loop DC gain  25 V/V
* Output voltage swing  0.5 Vpp
* CMRR  35 dB
* Settling time with 0.2% settling error in unity-gain sample & hold configuration  4 ns
* Load capacitance: CL = 1 pF
* Sample & hold capacitance: CH = 1 pF
* Input common-mode voltage: Vcmi = 0.3 V
* Output common-mode voltage: Vcmo = 0.5 V
* Ideal DC voltage: Vdc = 0.2 V
* Power supply voltage: VDD = 1.0 V
* Power dissipation: as low as possible
* Technology: 90 nm CMOS
