VCD info: dumpfile fpga/sim_out/reg_file/dump.vcd opened for output.
=================================================
Success: finished reg_file testbench.
=================================================
