[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2847133 heartbeat IPC: 3.512 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 43 sec)
Warmup finished CPU 0 instructions: 10000000 cycles: 2847133 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 43 sec)
Warmup complete CPU 0 instructions: 10000000 cycles: 2847133 cumulative IPC: 3.512 (Simulation time: 00 hr 00 min 43 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 11205734 heartbeat IPC: 1.196 cumulative IPC: 1.196 (Simulation time: 00 hr 01 min 49 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 18194126 heartbeat IPC: 1.431 cumulative IPC: 1.303 (Simulation time: 00 hr 02 min 48 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 25896296 heartbeat IPC: 1.298 cumulative IPC: 1.302 (Simulation time: 00 hr 03 min 51 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 33205785 heartbeat IPC: 1.368 cumulative IPC: 1.318 (Simulation time: 00 hr 04 min 52 sec)
Simulation finished CPU 0 instructions: 40000002 cycles: 30358652 cumulative IPC: 1.318 (Simulation time: 00 hr 04 min 52 sec)
Simulation complete CPU 0 instructions: 40000002 cycles: 30358652 cumulative IPC: 1.318 (Simulation time: 00 hr 04 min 52 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/pouria/ChampSim/perlbench_53B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.318 instructions: 40000002 cycles: 30358652
CPU 0 Branch Prediction Accuracy: 95.95% MPKI: 9.141 Average ROB Occupancy at Mispredict: 52.38
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1511
BRANCH_INDIRECT: 0.7226
BRANCH_CONDITIONAL: 7.268
BRANCH_DIRECT_CALL: 0.0047
BRANCH_INDIRECT_CALL: 0.9015
BRANCH_RETURN: 0.09322

cpu0->cpu0_STLB TOTAL        ACCESS:     197787 HIT:     194178 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     197787 HIT:     194178 MISS:       3609 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 147.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     568683 HIT:     460593 MISS:     108090 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     430605 HIT:     343190 MISS:      87415 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      35452 HIT:      21849 MISS:      13603 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      95548 HIT:      95294 MISS:        254 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7078 HIT:        260 MISS:       6818 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 26.28 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3449193 HIT:    3176035 MISS:     273158 MSHR_MERGE:      73436
cpu0->cpu0_L1I LOAD         ACCESS:    3449193 HIT:    3176035 MISS:     273158 MSHR_MERGE:      73436
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.446 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13167867 HIT:   12746852 MISS:     421015 MSHR_MERGE:     147596
cpu0->cpu0_L1D LOAD         ACCESS:    7276420 HIT:    6977060 MISS:     299360 MSHR_MERGE:      68476
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5883705 HIT:    5769144 MISS:     114561 MSHR_MERGE:      79104
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7742 HIT:        648 MISS:       7094 MSHR_MERGE:         16
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.85 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    3051174 HIT:    3005963 MISS:      45211 MSHR_MERGE:      29338
cpu0->cpu0_ITLB LOAD         ACCESS:    3051174 HIT:    3005963 MISS:      45211 MSHR_MERGE:      29338
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 6.401 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12429628 HIT:   12186761 MISS:     242867 MSHR_MERGE:      60953
cpu0->cpu0_DTLB LOAD         ACCESS:   12429628 HIT:   12186761 MISS:     242867 MSHR_MERGE:      60953
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.832 cycles
cpu0->LLC TOTAL        ACCESS:     136433 HIT:     129087 MISS:       7346 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      87415 HIT:      84235 MISS:       3180 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      13603 HIT:      10890 MISS:       2713 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      28597 HIT:      28487 MISS:        110 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6818 HIT:       5475 MISS:       1343 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 165.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        466
  ROW_BUFFER_MISS:       6770
  AVG DBUS CONGESTED CYCLE: 5.084
Channel 0 WQ ROW_BUFFER_HIT:          6
  ROW_BUFFER_MISS:        131
  FULL:          0
Channel 0 REFRESHES ISSUED:       2530
