{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716406098978 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716406098978 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 22 13:28:18 2024 " "Processing started: Wed May 22 13:28:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716406098978 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716406098978 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ipm_ID1000500B_convolution_coprocessor -c ipm_ID1000500B_convolution_coprocessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off ipm_ID1000500B_convolution_coprocessor -c ipm_ID1000500B_convolution_coprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716406098978 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716406099192 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716406099192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joserodriguez/basicblocks/aip/aipModules.v 4 4 " "Found 4 design units, including 4 entities, in source file /home/joserodriguez/basicblocks/aip/aipModules.v" { { "Info" "ISGN_ENTITY_NAME" "1 aipStatus " "Found entity 1: aipStatus" {  } { { "../../../basicblocks/aip/aipModules.v" "" { Text "/home/joserodriguez/basicblocks/aip/aipModules.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716406105690 ""} { "Info" "ISGN_ENTITY_NAME" "2 aipParametricMux " "Found entity 2: aipParametricMux" {  } { { "../../../basicblocks/aip/aipModules.v" "" { Text "/home/joserodriguez/basicblocks/aip/aipModules.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716406105690 ""} { "Info" "ISGN_ENTITY_NAME" "3 aipId " "Found entity 3: aipId" {  } { { "../../../basicblocks/aip/aipModules.v" "" { Text "/home/joserodriguez/basicblocks/aip/aipModules.v" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716406105690 ""} { "Info" "ISGN_ENTITY_NAME" "4 aipConfigurationRegister " "Found entity 4: aipConfigurationRegister" {  } { { "../../../basicblocks/aip/aipModules.v" "" { Text "/home/joserodriguez/basicblocks/aip/aipModules.v" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716406105690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716406105690 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "simple_dual_port_ram_single_clk.v(32) " "Verilog HDL information at simple_dual_port_ram_single_clk.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "../../../basicblocks/memories/simple_dual_port_ram_single_clk.v" "" { Text "/home/joserodriguez/basicblocks/memories/simple_dual_port_ram_single_clk.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1716406105690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joserodriguez/basicblocks/memories/simple_dual_port_ram_single_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/joserodriguez/basicblocks/memories/simple_dual_port_ram_single_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_dual_port_ram_single_clk " "Found entity 1: simple_dual_port_ram_single_clk" {  } { { "../../../basicblocks/memories/simple_dual_port_ram_single_clk.v" "" { Text "/home/joserodriguez/basicblocks/memories/simple_dual_port_ram_single_clk.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716406105690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716406105690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joserodriguez/basicblocks/ipm/ipm_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/joserodriguez/basicblocks/ipm/ipm_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipm_register " "Found entity 1: ipm_register" {  } { { "../../../basicblocks/ipm/ipm_register.v" "" { Text "/home/joserodriguez/basicblocks/ipm/ipm_register.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716406105691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716406105691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joserodriguez/basicblocks/ipm/ipm.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/joserodriguez/basicblocks/ipm/ipm.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipm " "Found entity 1: ipm" {  } { { "../../../basicblocks/ipm/ipm.v" "" { Text "/home/joserodriguez/basicblocks/ipm/ipm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716406105692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716406105692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ID1000500B_aip.v 3 3 " "Found 3 design units, including 3 entities, in source file /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ID1000500B_aip.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID1000500B_aip " "Found entity 1: ID1000500B_aip" {  } { { "../src/ID1000500B_aip.v" "" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ID1000500B_aip.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716406105693 ""} { "Info" "ISGN_ENTITY_NAME" "2 ID1000500B_aipModules " "Found entity 2: ID1000500B_aipModules" {  } { { "../src/ID1000500B_aip.v" "" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ID1000500B_aip.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716406105693 ""} { "Info" "ISGN_ENTITY_NAME" "3 ID1000500B_aipCtrl " "Found entity 3: ID1000500B_aipCtrl" {  } { { "../src/ID1000500B_aip.v" "" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ID1000500B_aip.v" 532 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716406105693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716406105693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joserodriguez/basicblocks/sequential/convolution_coprocessor_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/joserodriguez/basicblocks/sequential/convolution_coprocessor_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 convolution_coprocessor_register " "Found entity 1: convolution_coprocessor_register" {  } { { "../../../basicblocks/sequential/convolution_coprocessor_register.v" "" { Text "/home/joserodriguez/basicblocks/sequential/convolution_coprocessor_register.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716406105694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716406105694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/simulation/simple_dual_port_ram_single_clk_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/simulation/simple_dual_port_ram_single_clk_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_dual_port_ram_single_clk_sv " "Found entity 1: simple_dual_port_ram_single_clk_sv" {  } { { "../simulation/simple_dual_port_ram_single_clk_sv.sv" "" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/simulation/simple_dual_port_ram_single_clk_sv.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716406105694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716406105694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/simulation/convolution_coprocessor_TB.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/simulation/convolution_coprocessor_TB.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convolution_coprocessor_TB " "Found entity 1: convolution_coprocessor_TB" {  } { { "../simulation/convolution_coprocessor_TB.sv" "" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/simulation/convolution_coprocessor_TB.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716406105695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716406105695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joserodriguez/basicblocks/memories/convolution_coprocessor_simple_rom_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/joserodriguez/basicblocks/memories/convolution_coprocessor_simple_rom_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convolution_coprocessor_simple_rom_sv " "Found entity 1: convolution_coprocessor_simple_rom_sv" {  } { { "../../../basicblocks/memories/convolution_coprocessor_simple_rom_sv.sv" "" { Text "/home/joserodriguez/basicblocks/memories/convolution_coprocessor_simple_rom_sv.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716406105695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716406105695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joserodriguez/basicblocks/arithmetic/convolution_coprocessor_realAdder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/joserodriguez/basicblocks/arithmetic/convolution_coprocessor_realAdder.v" { { "Info" "ISGN_ENTITY_NAME" "1 convolution_coprocessor_realAdder " "Found entity 1: convolution_coprocessor_realAdder" {  } { { "../../../basicblocks/arithmetic/convolution_coprocessor_realAdder.v" "" { Text "/home/joserodriguez/basicblocks/arithmetic/convolution_coprocessor_realAdder.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716406105696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716406105696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joserodriguez/basicblocks/arithmetic/convolution_coprocessor_comparatorLessThan.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/joserodriguez/basicblocks/arithmetic/convolution_coprocessor_comparatorLessThan.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convolution_coprocessor_comparatorLessThan " "Found entity 1: convolution_coprocessor_comparatorLessThan" {  } { { "../../../basicblocks/arithmetic/convolution_coprocessor_comparatorLessThan.sv" "" { Text "/home/joserodriguez/basicblocks/arithmetic/convolution_coprocessor_comparatorLessThan.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716406105696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716406105696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/convolution_coprocessor_substractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/convolution_coprocessor_substractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convolution_coprocessor_substractor " "Found entity 1: convolution_coprocessor_substractor" {  } { { "../src/convolution_coprocessor_substractor.sv" "" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/convolution_coprocessor_substractor.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716406105697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716406105697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/convolution_coprocessor_not.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/convolution_coprocessor_not.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convolution_coprocessor_not " "Found entity 1: convolution_coprocessor_not" {  } { { "../src/convolution_coprocessor_not.sv" "" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/convolution_coprocessor_not.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716406105697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716406105697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/convolution_coprocessor_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/convolution_coprocessor_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convolution_coprocessor_mux " "Found entity 1: convolution_coprocessor_mux" {  } { { "../src/convolution_coprocessor_mux.sv" "" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/convolution_coprocessor_mux.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716406105697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716406105697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/convolution_coprocessor_mult.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/convolution_coprocessor_mult.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convolution_coprocessor_mult " "Found entity 1: convolution_coprocessor_mult" {  } { { "../src/convolution_coprocessor_mult.sv" "" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/convolution_coprocessor_mult.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716406105698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716406105698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/convolution_coprocessor_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/convolution_coprocessor_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convolution_coprocessor_fsm " "Found entity 1: convolution_coprocessor_fsm" {  } { { "../src/convolution_coprocessor_fsm.sv" "" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/convolution_coprocessor_fsm.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716406105698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716406105698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/convolution_coprocessor_and.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/convolution_coprocessor_and.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convolution_coprocessor_and " "Found entity 1: convolution_coprocessor_and" {  } { { "../src/convolution_coprocessor_and.sv" "" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/convolution_coprocessor_and.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716406105699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716406105699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ID1000500B_convolution_coprocessor.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ID1000500B_convolution_coprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID1000500B_convolution_coprocessor " "Found entity 1: ID1000500B_convolution_coprocessor" {  } { { "../src/ID1000500B_convolution_coprocessor.v" "" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ID1000500B_convolution_coprocessor.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716406105699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716406105699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ID1000500B_convolution_coprocessor_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ID1000500B_convolution_coprocessor_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ID1000500B_convolution_coprocessor_core " "Found entity 1: ID1000500B_convolution_coprocessor_core" {  } { { "../src/ID1000500B_convolution_coprocessor_core.sv" "" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ID1000500B_convolution_coprocessor_core.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716406105700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716406105700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ipm_ID1000500B_convolution_coprocessor.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ipm_ID1000500B_convolution_coprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipm_ID1000500B_convolution_coprocessor " "Found entity 1: ipm_ID1000500B_convolution_coprocessor" {  } { { "../src/ipm_ID1000500B_convolution_coprocessor.v" "" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ipm_ID1000500B_convolution_coprocessor.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716406105701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716406105701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/simulation/ID1000500BTB.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/simulation/ID1000500BTB.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID1000500BTB " "Found entity 1: ID1000500BTB" {  } { { "../simulation/ID1000500BTB.v" "" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/simulation/ID1000500BTB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716406105702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716406105702 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ID1000500B_aip.v(667) " "Verilog HDL or VHDL warning at ID1000500B_aip.v(667): conditional expression evaluates to a constant" {  } { { "../src/ID1000500B_aip.v" "" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ID1000500B_aip.v" 667 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1716406105704 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ipm_ID1000500B_convolution_coprocessor " "Elaborating entity \"ipm_ID1000500B_convolution_coprocessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716406105747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipm ipm:IPM " "Elaborating entity \"ipm\" for hierarchy \"ipm:IPM\"" {  } { { "../src/ipm_ID1000500B_convolution_coprocessor.v" "IPM" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ipm_ID1000500B_convolution_coprocessor.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716406105748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ipm_register ipm:IPM\|ipm_register:IPM_REG " "Elaborating entity \"ipm_register\" for hierarchy \"ipm:IPM\|ipm_register:IPM_REG\"" {  } { { "../../../basicblocks/ipm/ipm.v" "IPM_REG" { Text "/home/joserodriguez/basicblocks/ipm/ipm.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716406105749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID1000500B_convolution_coprocessor ID1000500B_convolution_coprocessor:IP_convolution_coprocessor " "Elaborating entity \"ID1000500B_convolution_coprocessor\" for hierarchy \"ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\"" {  } { { "../src/ipm_ID1000500B_convolution_coprocessor.v" "IP_convolution_coprocessor" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ipm_ID1000500B_convolution_coprocessor.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716406105752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID1000500B_aip ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_aip:INTERFACE " "Elaborating entity \"ID1000500B_aip\" for hierarchy \"ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_aip:INTERFACE\"" {  } { { "../src/ID1000500B_convolution_coprocessor.v" "INTERFACE" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ID1000500B_convolution_coprocessor.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716406105753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID1000500B_aipModules ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_aip:INTERFACE\|ID1000500B_aipModules:AIP " "Elaborating entity \"ID1000500B_aipModules\" for hierarchy \"ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_aip:INTERFACE\|ID1000500B_aipModules:AIP\"" {  } { { "../src/ID1000500B_aip.v" "AIP" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ID1000500B_aip.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716406105754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_dual_port_ram_single_clk ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_aip:INTERFACE\|ID1000500B_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMIN\[0\].MEMIN " "Elaborating entity \"simple_dual_port_ram_single_clk\" for hierarchy \"ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_aip:INTERFACE\|ID1000500B_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMIN\[0\].MEMIN\"" {  } { { "../src/ID1000500B_aip.v" "MEMIN\[0\].MEMIN" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ID1000500B_aip.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716406105755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_dual_port_ram_single_clk ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_aip:INTERFACE\|ID1000500B_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMOUT\[0\].MEMOUT " "Elaborating entity \"simple_dual_port_ram_single_clk\" for hierarchy \"ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_aip:INTERFACE\|ID1000500B_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMOUT\[0\].MEMOUT\"" {  } { { "../src/ID1000500B_aip.v" "MEMOUT\[0\].MEMOUT" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ID1000500B_aip.v" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716406105756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aipConfigurationRegister ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_aip:INTERFACE\|ID1000500B_aipModules:AIP\|aipConfigurationRegister:CONFREG " "Elaborating entity \"aipConfigurationRegister\" for hierarchy \"ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_aip:INTERFACE\|ID1000500B_aipModules:AIP\|aipConfigurationRegister:CONFREG\"" {  } { { "../src/ID1000500B_aip.v" "CONFREG" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ID1000500B_aip.v" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716406105757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID1000500B_aipCtrl ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_aip:INTERFACE\|ID1000500B_aipModules:AIP\|ID1000500B_aipCtrl:CNTRL " "Elaborating entity \"ID1000500B_aipCtrl\" for hierarchy \"ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_aip:INTERFACE\|ID1000500B_aipModules:AIP\|ID1000500B_aipCtrl:CNTRL\"" {  } { { "../src/ID1000500B_aip.v" "CNTRL" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ID1000500B_aip.v" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716406105759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aipParametricMux ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_aip:INTERFACE\|ID1000500B_aipModules:AIP\|aipParametricMux:MUX " "Elaborating entity \"aipParametricMux\" for hierarchy \"ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_aip:INTERFACE\|ID1000500B_aipModules:AIP\|aipParametricMux:MUX\"" {  } { { "../src/ID1000500B_aip.v" "MUX" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ID1000500B_aip.v" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716406105760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aipId ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_aip:INTERFACE\|ID1000500B_aipModules:AIP\|aipId:ID " "Elaborating entity \"aipId\" for hierarchy \"ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_aip:INTERFACE\|ID1000500B_aipModules:AIP\|aipId:ID\"" {  } { { "../src/ID1000500B_aip.v" "ID" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ID1000500B_aip.v" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716406105761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aipStatus ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_aip:INTERFACE\|ID1000500B_aipModules:AIP\|aipStatus:STATUS " "Elaborating entity \"aipStatus\" for hierarchy \"ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_aip:INTERFACE\|ID1000500B_aipModules:AIP\|aipStatus:STATUS\"" {  } { { "../src/ID1000500B_aip.v" "STATUS" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ID1000500B_aip.v" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716406105761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID1000500B_convolution_coprocessor_core ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_convolution_coprocessor_core:CORE " "Elaborating entity \"ID1000500B_convolution_coprocessor_core\" for hierarchy \"ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_convolution_coprocessor_core:CORE\"" {  } { { "../src/ID1000500B_convolution_coprocessor.v" "CORE" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ID1000500B_convolution_coprocessor.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716406105762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convolution_coprocessor_fsm ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_convolution_coprocessor_core:CORE\|convolution_coprocessor_fsm:FSM " "Elaborating entity \"convolution_coprocessor_fsm\" for hierarchy \"ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_convolution_coprocessor_core:CORE\|convolution_coprocessor_fsm:FSM\"" {  } { { "../src/ID1000500B_convolution_coprocessor_core.sv" "FSM" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ID1000500B_convolution_coprocessor_core.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716406105764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convolution_coprocessor_realAdder ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_convolution_coprocessor_core:CORE\|convolution_coprocessor_realAdder:i_adder " "Elaborating entity \"convolution_coprocessor_realAdder\" for hierarchy \"ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_convolution_coprocessor_core:CORE\|convolution_coprocessor_realAdder:i_adder\"" {  } { { "../src/ID1000500B_convolution_coprocessor_core.sv" "i_adder" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ID1000500B_convolution_coprocessor_core.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716406105764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convolution_coprocessor_mux ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_convolution_coprocessor_core:CORE\|convolution_coprocessor_mux:i_mux " "Elaborating entity \"convolution_coprocessor_mux\" for hierarchy \"ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_convolution_coprocessor_core:CORE\|convolution_coprocessor_mux:i_mux\"" {  } { { "../src/ID1000500B_convolution_coprocessor_core.sv" "i_mux" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ID1000500B_convolution_coprocessor_core.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716406105765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convolution_coprocessor_register ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_convolution_coprocessor_core:CORE\|convolution_coprocessor_register:i_reg " "Elaborating entity \"convolution_coprocessor_register\" for hierarchy \"ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_convolution_coprocessor_core:CORE\|convolution_coprocessor_register:i_reg\"" {  } { { "../src/ID1000500B_convolution_coprocessor_core.sv" "i_reg" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ID1000500B_convolution_coprocessor_core.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716406105766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convolution_coprocessor_realAdder ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_convolution_coprocessor_core:CORE\|convolution_coprocessor_realAdder:j_adder " "Elaborating entity \"convolution_coprocessor_realAdder\" for hierarchy \"ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_convolution_coprocessor_core:CORE\|convolution_coprocessor_realAdder:j_adder\"" {  } { { "../src/ID1000500B_convolution_coprocessor_core.sv" "j_adder" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ID1000500B_convolution_coprocessor_core.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716406105767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convolution_coprocessor_mux ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_convolution_coprocessor_core:CORE\|convolution_coprocessor_mux:j_mux " "Elaborating entity \"convolution_coprocessor_mux\" for hierarchy \"ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_convolution_coprocessor_core:CORE\|convolution_coprocessor_mux:j_mux\"" {  } { { "../src/ID1000500B_convolution_coprocessor_core.sv" "j_mux" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ID1000500B_convolution_coprocessor_core.sv" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716406105767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convolution_coprocessor_register ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_convolution_coprocessor_core:CORE\|convolution_coprocessor_register:j_reg " "Elaborating entity \"convolution_coprocessor_register\" for hierarchy \"ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_convolution_coprocessor_core:CORE\|convolution_coprocessor_register:j_reg\"" {  } { { "../src/ID1000500B_convolution_coprocessor_core.sv" "j_reg" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ID1000500B_convolution_coprocessor_core.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716406105768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convolution_coprocessor_substractor ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_convolution_coprocessor_core:CORE\|convolution_coprocessor_substractor:i_minus_j " "Elaborating entity \"convolution_coprocessor_substractor\" for hierarchy \"ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_convolution_coprocessor_core:CORE\|convolution_coprocessor_substractor:i_minus_j\"" {  } { { "../src/ID1000500B_convolution_coprocessor_core.sv" "i_minus_j" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ID1000500B_convolution_coprocessor_core.sv" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716406105770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convolution_coprocessor_comparatorLessThan ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_convolution_coprocessor_core:CORE\|convolution_coprocessor_comparatorLessThan:i_comp " "Elaborating entity \"convolution_coprocessor_comparatorLessThan\" for hierarchy \"ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_convolution_coprocessor_core:CORE\|convolution_coprocessor_comparatorLessThan:i_comp\"" {  } { { "../src/ID1000500B_convolution_coprocessor_core.sv" "i_comp" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ID1000500B_convolution_coprocessor_core.sv" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716406105770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convolution_coprocessor_comparatorLessThan ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_convolution_coprocessor_core:CORE\|convolution_coprocessor_comparatorLessThan:j_comp " "Elaborating entity \"convolution_coprocessor_comparatorLessThan\" for hierarchy \"ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_convolution_coprocessor_core:CORE\|convolution_coprocessor_comparatorLessThan:j_comp\"" {  } { { "../src/ID1000500B_convolution_coprocessor_core.sv" "j_comp" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ID1000500B_convolution_coprocessor_core.sv" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716406105771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convolution_coprocessor_not ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_convolution_coprocessor_core:CORE\|convolution_coprocessor_not:indexH_greater_or_equal_to_zero " "Elaborating entity \"convolution_coprocessor_not\" for hierarchy \"ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_convolution_coprocessor_core:CORE\|convolution_coprocessor_not:indexH_greater_or_equal_to_zero\"" {  } { { "../src/ID1000500B_convolution_coprocessor_core.sv" "indexH_greater_or_equal_to_zero" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ID1000500B_convolution_coprocessor_core.sv" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716406105772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convolution_coprocessor_and ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_convolution_coprocessor_core:CORE\|convolution_coprocessor_and:indexH " "Elaborating entity \"convolution_coprocessor_and\" for hierarchy \"ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_convolution_coprocessor_core:CORE\|convolution_coprocessor_and:indexH\"" {  } { { "../src/ID1000500B_convolution_coprocessor_core.sv" "indexH" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ID1000500B_convolution_coprocessor_core.sv" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716406105773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convolution_coprocessor_simple_rom_sv ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_convolution_coprocessor_core:CORE\|convolution_coprocessor_simple_rom_sv:memoryH " "Elaborating entity \"convolution_coprocessor_simple_rom_sv\" for hierarchy \"ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_convolution_coprocessor_core:CORE\|convolution_coprocessor_simple_rom_sv:memoryH\"" {  } { { "../src/ID1000500B_convolution_coprocessor_core.sv" "memoryH" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ID1000500B_convolution_coprocessor_core.sv" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716406105773 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "5 0 31 convolution_coprocessor_simple_rom_sv.sv(30) " "Verilog HDL warning at convolution_coprocessor_simple_rom_sv.sv(30): number of words (5) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "../../../basicblocks/memories/convolution_coprocessor_simple_rom_sv.sv" "" { Text "/home/joserodriguez/basicblocks/memories/convolution_coprocessor_simple_rom_sv.sv" 30 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1716406105775 "|ipm_ID1000500B_convolution_coprocessor|ID1000500B_convolution_coprocessor:IP_convolution_coprocessor|ID1000500B_convolution_coprocessor_core:CORE|convolution_coprocessor_simple_rom_sv:memoryH"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM_structure.data_a 0 convolution_coprocessor_simple_rom_sv.sv(27) " "Net \"ROM_structure.data_a\" at convolution_coprocessor_simple_rom_sv.sv(27) has no driver or initial value, using a default initial value '0'" {  } { { "../../../basicblocks/memories/convolution_coprocessor_simple_rom_sv.sv" "" { Text "/home/joserodriguez/basicblocks/memories/convolution_coprocessor_simple_rom_sv.sv" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716406105775 "|ipm_ID1000500B_convolution_coprocessor|ID1000500B_convolution_coprocessor:IP_convolution_coprocessor|ID1000500B_convolution_coprocessor_core:CORE|convolution_coprocessor_simple_rom_sv:memoryH"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM_structure.waddr_a 0 convolution_coprocessor_simple_rom_sv.sv(27) " "Net \"ROM_structure.waddr_a\" at convolution_coprocessor_simple_rom_sv.sv(27) has no driver or initial value, using a default initial value '0'" {  } { { "../../../basicblocks/memories/convolution_coprocessor_simple_rom_sv.sv" "" { Text "/home/joserodriguez/basicblocks/memories/convolution_coprocessor_simple_rom_sv.sv" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716406105775 "|ipm_ID1000500B_convolution_coprocessor|ID1000500B_convolution_coprocessor:IP_convolution_coprocessor|ID1000500B_convolution_coprocessor_core:CORE|convolution_coprocessor_simple_rom_sv:memoryH"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM_structure.we_a 0 convolution_coprocessor_simple_rom_sv.sv(27) " "Net \"ROM_structure.we_a\" at convolution_coprocessor_simple_rom_sv.sv(27) has no driver or initial value, using a default initial value '0'" {  } { { "../../../basicblocks/memories/convolution_coprocessor_simple_rom_sv.sv" "" { Text "/home/joserodriguez/basicblocks/memories/convolution_coprocessor_simple_rom_sv.sv" 27 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716406105775 "|ipm_ID1000500B_convolution_coprocessor|ID1000500B_convolution_coprocessor:IP_convolution_coprocessor|ID1000500B_convolution_coprocessor_core:CORE|convolution_coprocessor_simple_rom_sv:memoryH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convolution_coprocessor_mult ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_convolution_coprocessor_core:CORE\|convolution_coprocessor_mult:currentZ_mult " "Elaborating entity \"convolution_coprocessor_mult\" for hierarchy \"ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_convolution_coprocessor_core:CORE\|convolution_coprocessor_mult:currentZ_mult\"" {  } { { "../src/ID1000500B_convolution_coprocessor_core.sv" "currentZ_mult" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ID1000500B_convolution_coprocessor_core.sv" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716406105779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convolution_coprocessor_realAdder ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_convolution_coprocessor_core:CORE\|convolution_coprocessor_realAdder:currentZ_sum " "Elaborating entity \"convolution_coprocessor_realAdder\" for hierarchy \"ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_convolution_coprocessor_core:CORE\|convolution_coprocessor_realAdder:currentZ_sum\"" {  } { { "../src/ID1000500B_convolution_coprocessor_core.sv" "currentZ_sum" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ID1000500B_convolution_coprocessor_core.sv" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716406105780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convolution_coprocessor_register ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_convolution_coprocessor_core:CORE\|convolution_coprocessor_register:currentZ_reg " "Elaborating entity \"convolution_coprocessor_register\" for hierarchy \"ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_convolution_coprocessor_core:CORE\|convolution_coprocessor_register:currentZ_reg\"" {  } { { "../src/ID1000500B_convolution_coprocessor_core.sv" "currentZ_reg" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/src/ID1000500B_convolution_coprocessor_core.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716406105781 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_aip:INTERFACE\|ID1000500B_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMOUT\[0\].MEMOUT\|RAM_Structure_rtl_0 " "Inferred RAM node \"ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_aip:INTERFACE\|ID1000500B_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMOUT\[0\].MEMOUT\|RAM_Structure_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1716406106194 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_aip:INTERFACE\|ID1000500B_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMIN\[0\].MEMIN\|RAM_Structure_rtl_0 " "Inferred RAM node \"ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_aip:INTERFACE\|ID1000500B_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMIN\[0\].MEMIN\|RAM_Structure_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1716406106195 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_convolution_coprocessor_core:CORE\|convolution_coprocessor_simple_rom_sv:memoryH\|ROM_structure " "RAM logic \"ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_convolution_coprocessor_core:CORE\|convolution_coprocessor_simple_rom_sv:memoryH\|ROM_structure\" is uninferred due to inappropriate RAM size" {  } { { "../../../basicblocks/memories/convolution_coprocessor_simple_rom_sv.sv" "ROM_structure" { Text "/home/joserodriguez/basicblocks/memories/convolution_coprocessor_simple_rom_sv.sv" 27 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1716406106195 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1716406106195 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/db/ipm_ID1000500B_convolution_coprocessor.ram0_convolution_coprocessor_simple_rom_sv_647a8ec5.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/db/ipm_ID1000500B_convolution_coprocessor.ram0_convolution_coprocessor_simple_rom_sv_647a8ec5.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1716406106196 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_aip:INTERFACE\|ID1000500B_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMOUT\[0\].MEMOUT\|RAM_Structure_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_aip:INTERFACE\|ID1000500B_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMOUT\[0\].MEMOUT\|RAM_Structure_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716406106269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716406106269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716406106269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716406106269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716406106269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716406106269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716406106269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716406106269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716406106269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716406106269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716406106269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716406106269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716406106269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716406106269 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1716406106269 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_aip:INTERFACE\|ID1000500B_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMIN\[0\].MEMIN\|RAM_Structure_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_aip:INTERFACE\|ID1000500B_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMIN\[0\].MEMIN\|RAM_Structure_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716406106269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716406106269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716406106269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716406106269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716406106269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716406106269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716406106269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716406106269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716406106269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716406106269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716406106269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716406106269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716406106269 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1716406106269 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1716406106269 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1716406106269 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_aip:INTERFACE\|ID1000500B_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMOUT\[0\].MEMOUT\|altsyncram:RAM_Structure_rtl_0 " "Elaborated megafunction instantiation \"ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_aip:INTERFACE\|ID1000500B_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMOUT\[0\].MEMOUT\|altsyncram:RAM_Structure_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716406106321 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_aip:INTERFACE\|ID1000500B_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMOUT\[0\].MEMOUT\|altsyncram:RAM_Structure_rtl_0 " "Instantiated megafunction \"ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_aip:INTERFACE\|ID1000500B_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMOUT\[0\].MEMOUT\|altsyncram:RAM_Structure_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716406106321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716406106321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716406106321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716406106321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716406106321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716406106321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716406106321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716406106321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716406106321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716406106321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716406106321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716406106321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716406106321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716406106321 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716406106321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mji1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mji1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mji1 " "Found entity 1: altsyncram_mji1" {  } { { "db/altsyncram_mji1.tdf" "" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/db/altsyncram_mji1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716406106357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716406106357 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_aip:INTERFACE\|ID1000500B_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMIN\[0\].MEMIN\|altsyncram:RAM_Structure_rtl_0 " "Elaborated megafunction instantiation \"ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_aip:INTERFACE\|ID1000500B_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMIN\[0\].MEMIN\|altsyncram:RAM_Structure_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716406106362 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_aip:INTERFACE\|ID1000500B_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMIN\[0\].MEMIN\|altsyncram:RAM_Structure_rtl_0 " "Instantiated megafunction \"ID1000500B_convolution_coprocessor:IP_convolution_coprocessor\|ID1000500B_aip:INTERFACE\|ID1000500B_aipModules:AIP\|simple_dual_port_ram_single_clk:MEMIN\[0\].MEMIN\|altsyncram:RAM_Structure_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716406106362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716406106362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716406106362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716406106362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716406106362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716406106362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716406106362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716406106362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716406106362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716406106362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716406106362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716406106362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716406106362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716406106362 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716406106362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cgi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cgi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cgi1 " "Found entity 1: altsyncram_cgi1" {  } { { "db/altsyncram_cgi1.tdf" "" { Text "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/db/altsyncram_cgi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716406106392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716406106392 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716406106676 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "40 " "40 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716406106919 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/output_files/ipm_ID1000500B_convolution_coprocessor.map.smsg " "Generated suppressed messages file /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/output_files/ipm_ID1000500B_convolution_coprocessor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716406106946 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716406107040 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716406107040 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "327 " "Implemented 327 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716406107125 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716406107125 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1716406107125 ""} { "Info" "ICUT_CUT_TM_LCELLS" "284 " "Implemented 284 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716406107125 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1716406107125 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1716406107125 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716406107125 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "485 " "Peak virtual memory: 485 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716406107137 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 22 13:28:27 2024 " "Processing ended: Wed May 22 13:28:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716406107137 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716406107137 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716406107137 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716406107137 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1716406107850 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716406107850 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 22 13:28:27 2024 " "Processing started: Wed May 22 13:28:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716406107850 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1716406107850 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ipm_ID1000500B_convolution_coprocessor -c ipm_ID1000500B_convolution_coprocessor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ipm_ID1000500B_convolution_coprocessor -c ipm_ID1000500B_convolution_coprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1716406107851 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1716406107877 ""}
{ "Info" "0" "" "Project  = ipm_ID1000500B_convolution_coprocessor" {  } {  } 0 0 "Project  = ipm_ID1000500B_convolution_coprocessor" 0 0 "Fitter" 0 0 1716406107878 ""}
{ "Info" "0" "" "Revision = ipm_ID1000500B_convolution_coprocessor" {  } {  } 0 0 "Revision = ipm_ID1000500B_convolution_coprocessor" 0 0 "Fitter" 0 0 1716406107878 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1716406107993 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1716406107993 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ipm_ID1000500B_convolution_coprocessor 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"ipm_ID1000500B_convolution_coprocessor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1716406107999 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1716406108042 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1716406108042 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1716406108430 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1716406108451 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1716406108513 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1716406108524 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1716406119678 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 231 global CLKCTRL_G6 " "clk~inputCLKENA0 with 231 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1716406119737 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1716406119737 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716406119737 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1716406119745 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1716406119745 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1716406119747 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1716406119748 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1716406119748 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1716406119748 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ipm_ID1000500B_convolution_coprocessor.sdc " "Synopsys Design Constraints File file not found: 'ipm_ID1000500B_convolution_coprocessor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1716406120522 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1716406120523 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1716406120528 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1716406120528 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1716406120529 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1716406120556 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "6 DSP block " "Packed 6 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1716406120557 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1716406120557 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716406120595 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1716406127286 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1716406127473 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716406128782 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1716406129683 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1716406131491 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716406131492 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1716406132563 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X56_Y0 X66_Y10 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10" {  } { { "loc" "" { Generic "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} { { 12 { 0 ""} 56 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1716406137885 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1716406137885 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1716406139776 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1716406139776 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716406139778 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.49 " "Total time spent on timing analysis during the Fitter is 0.49 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1716406140982 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1716406141027 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1716406141446 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1716406141446 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1716406141837 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716406143905 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/output_files/ipm_ID1000500B_convolution_coprocessor.fit.smsg " "Generated suppressed messages file /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/output_files/ipm_ID1000500B_convolution_coprocessor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1716406144183 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1878 " "Peak virtual memory: 1878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716406144568 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 22 13:29:04 2024 " "Processing ended: Wed May 22 13:29:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716406144568 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716406144568 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:14 " "Total CPU time (on all processors): 00:01:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716406144568 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1716406144568 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1716406145418 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716406145419 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 22 13:29:05 2024 " "Processing started: Wed May 22 13:29:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716406145419 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1716406145419 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ipm_ID1000500B_convolution_coprocessor -c ipm_ID1000500B_convolution_coprocessor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ipm_ID1000500B_convolution_coprocessor -c ipm_ID1000500B_convolution_coprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1716406145419 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1716406145911 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1716406150355 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "510 " "Peak virtual memory: 510 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716406150754 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 22 13:29:10 2024 " "Processing ended: Wed May 22 13:29:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716406150754 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716406150754 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716406150754 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1716406150754 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1716406150883 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1716406151466 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716406151466 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 22 13:29:11 2024 " "Processing started: Wed May 22 13:29:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716406151466 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1716406151466 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ipm_ID1000500B_convolution_coprocessor -c ipm_ID1000500B_convolution_coprocessor " "Command: quartus_sta ipm_ID1000500B_convolution_coprocessor -c ipm_ID1000500B_convolution_coprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1716406151466 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1716406151496 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1716406151907 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1716406151907 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716406151950 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716406151950 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ipm_ID1000500B_convolution_coprocessor.sdc " "Synopsys Design Constraints File file not found: 'ipm_ID1000500B_convolution_coprocessor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1716406152457 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1716406152458 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716406152460 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716406152460 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1716406152461 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716406152462 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1716406152462 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1716406152467 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1716406152482 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716406152482 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.617 " "Worst-case setup slack is -7.617" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716406152483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716406152483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.617            -431.257 clk  " "   -7.617            -431.257 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716406152483 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716406152483 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.234 " "Worst-case hold slack is 0.234" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716406152484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716406152484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clk  " "    0.234               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716406152484 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716406152484 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716406152485 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716406152485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.225 " "Worst-case minimum pulse width slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716406152486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716406152486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225            -306.129 clk  " "   -2.225            -306.129 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716406152486 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716406152486 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716406152494 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716406152494 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1716406152496 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1716406152527 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1716406153537 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716406153603 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1716406153606 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716406153606 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.823 " "Worst-case setup slack is -7.823" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716406153607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716406153607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.823            -423.151 clk  " "   -7.823            -423.151 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716406153607 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716406153607 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.221 " "Worst-case hold slack is 0.221" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716406153608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716406153608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.221               0.000 clk  " "    0.221               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716406153608 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716406153608 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716406153609 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716406153609 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.225 " "Worst-case minimum pulse width slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716406153610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716406153610 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225            -293.690 clk  " "   -2.225            -293.690 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716406153610 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716406153610 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716406153617 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716406153617 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1716406153619 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1716406153759 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1716406154673 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716406154733 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1716406154734 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716406154734 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.936 " "Worst-case setup slack is -3.936" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716406154735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716406154735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.936            -180.810 clk  " "   -3.936            -180.810 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716406154735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716406154735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.140 " "Worst-case hold slack is 0.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716406154736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716406154736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 clk  " "    0.140               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716406154736 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716406154736 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716406154737 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716406154737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716406154738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716406154738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -262.405 clk  " "   -2.174            -262.405 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716406154738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716406154738 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716406154746 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716406154746 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716406154746 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716406154746 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.208 ns " "Worst Case Available Settling Time: 0.208 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716406154746 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716406154746 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716406154746 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1716406154748 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716406154892 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1716406154893 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716406154893 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.718 " "Worst-case setup slack is -3.718" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716406154894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716406154894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.718            -153.933 clk  " "   -3.718            -153.933 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716406154894 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716406154894 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.130 " "Worst-case hold slack is 0.130" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716406154895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716406154895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130               0.000 clk  " "    0.130               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716406154895 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716406154895 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716406154896 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1716406154896 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716406154897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716406154897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -282.002 clk  " "   -2.174            -282.002 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716406154897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716406154897 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716406154905 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 8 " "Number of Synchronizer Chains Found: 8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716406154905 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716406154905 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716406154905 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.326 ns " "Worst Case Available Settling Time: 0.326 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716406154905 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1716406154905 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716406154905 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1716406155981 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1716406155982 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "846 " "Peak virtual memory: 846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716406156006 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 22 13:29:16 2024 " "Processing ended: Wed May 22 13:29:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716406156006 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716406156006 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716406156006 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1716406156006 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1716406156777 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716406156778 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 22 13:29:16 2024 " "Processing started: Wed May 22 13:29:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716406156778 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1716406156778 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ipm_ID1000500B_convolution_coprocessor -c ipm_ID1000500B_convolution_coprocessor " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ipm_ID1000500B_convolution_coprocessor -c ipm_ID1000500B_convolution_coprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1716406156778 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1716406157330 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1716406157359 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ipm_ID1000500B_convolution_coprocessor.svo /home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/simulation/modelsim/ simulation " "Generated file ipm_ID1000500B_convolution_coprocessor.svo in folder \"/home/joserodriguez/ID1000500B_PatricioMorales_JoseRodriguez/hdl/quartus_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1716406157505 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "706 " "Peak virtual memory: 706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716406157547 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 22 13:29:17 2024 " "Processing ended: Wed May 22 13:29:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716406157547 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716406157547 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716406157547 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1716406157547 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 22 s " "Quartus Prime Full Compilation was successful. 0 errors, 22 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1716406158178 ""}
