---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/classes/llvm/x86targetlowering
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - class
toc_max_heading_level: 3

---

import CodeBlock from '@theme/CodeBlock'

import CodeLine from '@xpack/docusaurus-plugin-doxygen/components/CodeLine'
import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import Highlight from '@xpack/docusaurus-plugin-doxygen/components/Highlight'
import IncludesList from '@xpack/docusaurus-plugin-doxygen/components/IncludesList'
import IncludesListItem from '@xpack/docusaurus-plugin-doxygen/components/IncludesListItem'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import ParametersList from '@xpack/docusaurus-plugin-doxygen/components/ParametersList'
import ParametersListItem from '@xpack/docusaurus-plugin-doxygen/components/ParametersListItem'
import ProgramListing from '@xpack/docusaurus-plugin-doxygen/components/ProgramListing'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'
import SectionUser from '@xpack/docusaurus-plugin-doxygen/components/SectionUser'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `X86TargetLowering` Class Reference

<DoxygenPage pluginConfig={pluginConfig}>



## Declaration

<CodeBlock>class llvm::X86TargetLowering</CodeBlock>

## Included Headers

<IncludesList>
<IncludesListItem
  filePath="Target/X86/X86ISelLowering.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h"
  isLocal="true" />
</IncludesList>

## Base class

<MembersIndex>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/targetlowering">TargetLowering</a></>}>
This class defines information used to lower LLVM code to legal <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> operators that the target instruction selector can accept natively. <a href="/docs/api/classes/llvm/targetlowering/#details">More...</a>
</MembersIndexItem>

</MembersIndex>

## Public Constructors Index

<MembersIndex>

<MembersIndexItem
  name={<><a href="#ae9e81fca4b22706c50ad62e3241b6286">X86TargetLowering</a> (const X86TargetMachine &amp;TM, const X86Subtarget &amp;STI)</>}>
</MembersIndexItem>

</MembersIndex>

## Public Member Functions Index

<MembersIndex>

<MembersIndexItem
  type="bool"
  name={<><a href="#adb85795e16fa504b6b2d37650c267b2b">addressingModeSupportsTLS</a> (const GlobalValue &amp;GV) const override</>}>
Returns true if the targets addressing mode can target thread local storage (TLS). <a href="#adb85795e16fa504b6b2d37650c267b2b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#acca525d32f859c8c653921b5fff62ed3">allowsMemoryAccess</a> (LLVMContext &amp;Context, const DataLayout &amp;DL, EVT VT, unsigned AddrSpace, Align Alignment, MachineMemOperand::Flags Flags=MachineMemOperand::MONone, unsigned &#42;Fast=nullptr) const override</>}>
This function returns true if the memory access is aligned or if the target allows this specific unaligned memory access. <a href="#acca525d32f859c8c653921b5fff62ed3">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a76385ca67c48554c408107c686ed0c68">allowsMemoryAccess</a> (LLVMContext &amp;Context, const DataLayout &amp;DL, EVT VT, const MachineMemOperand &amp;MMO, unsigned &#42;Fast) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a7fdb4a73925c17adcb4eaeafda02978d">allowsMisalignedMemoryAccesses</a> (EVT VT, unsigned AS, Align Alignment, MachineMemOperand::Flags Flags, unsigned &#42;Fast) const override</>}>
Returns true if the target allows unaligned memory accesses of the specified type. <a href="#a7fdb4a73925c17adcb4eaeafda02978d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a9c91bde4107b00ee5520f121253437ef">allowTruncateForTailCall</a> (Type &#42;Ty1, Type &#42;Ty2) const override</>}>
Return true if a truncation from FromTy to ToTy is permitted when deciding whether a call is in tail position. <a href="#a9c91bde4107b00ee5520f121253437ef">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aaf07f4afc0dc648abf4f548e2db2b7c8">areJTsAllowed</a> (const Function &#42;Fn) const override</>}>
Returns true if lowering to a jump table is allowed. <a href="#aaf07f4afc0dc648abf4f548e2db2b7c8">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::pair&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a>, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt;</>}
  name={<><a href="#a168f3532cb1605bbc91fcc079892e357">BuildFILD</a> (EVT DstVT, EVT SrcVT, const SDLoc &amp;DL, SDValue Chain, SDValue Pointer, MachinePointerInfo PtrInfo, Align Alignment, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#af2d807474cb0bf45eccd77f335159b8f">canCreateUndefOrPoisonForTargetNode</a> (SDValue Op, const APInt &amp;DemandedElts, const SelectionDAG &amp;DAG, bool PoisonOnly, bool ConsiderFlags, unsigned Depth) const override</>}>
Return true if <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a> can create undef or poison from non-undef &amp; non-poison operands. <a href="#af2d807474cb0bf45eccd77f335159b8f">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a66a0f33d36e31ddfbd254a77524f9192">canMergeStoresTo</a> (unsigned AddressSpace, EVT MemVT, const MachineFunction &amp;MF) const override</>}>
Returns if it&#39;s reasonable to merge stores to MemVT size. <a href="#a66a0f33d36e31ddfbd254a77524f9192">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ae0caaab3a18e77b9f48dc88b3b757dd6">computeKnownBitsForTargetNode</a> (const SDValue Op, KnownBits &amp;Known, const APInt &amp;DemandedElts, const SelectionDAG &amp;DAG, unsigned Depth=0) const override</>}>
Determine which of the bits specified in Mask are known to be either zero or one and return them in the KnownZero/KnownOne bitsets. <a href="#ae0caaab3a18e77b9f48dc88b3b757dd6">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#aa734719767b4f7faea1f7b40554f30be">ComputeNumSignBitsForTargetNode</a> (SDValue Op, const APInt &amp;DemandedElts, const SelectionDAG &amp;DAG, unsigned Depth) const override</>}>
Determine the number of bits in the operation that are sign bits. <a href="#aa734719767b4f7faea1f7b40554f30be">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a35f30c99560e45f1031fe1855c73b02c">convertSelectOfConstantsToMath</a> (EVT VT) const override</>}>
Return true if a select of constants (select Cond, C1, C2) should be transformed into simple math ops with the condition value. <a href="#a35f30c99560e45f1031fe1855c73b02c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#abba0e811da8d1436a96fda0e356a6d24">convertSetCCLogicToBitwiseLogic</a> (EVT VT) const override</>}>
<a href="/docs/api/classes/llvm/use">Use</a> bitwise logic to make pairs of compares more efficient. <a href="#abba0e811da8d1436a96fda0e356a6d24">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/fastisel">FastISel</a> &#42;</>}
  name={<><a href="#ae0a481e8df0f6d0d536fa71fa5c5f3d9">createFastISel</a> (FunctionLoweringInfo &amp;funcInfo, const TargetLibraryInfo &#42;libInfo) const override</>}>
This method returns a target specific <a href="/docs/api/classes/llvm/fastisel">FastISel</a> object, or null if the target does not support &quot;fast&quot; ISel. <a href="#ae0a481e8df0f6d0d536fa71fa5c5f3d9">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aaef16aaed0ce790c381e75d7c9253f1e">decomposeMulByConstant</a> (LLVMContext &amp;Context, EVT VT, SDValue C) const override</>}>
Return true if it is profitable to transform an integer multiplication-by-constant into simpler operations like shifts and adds. <a href="#aaef16aaed0ce790c381e75d7c9253f1e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42;</>}
  name={<><a href="#a5fd231b7f6dc1db67a2bb2f48bf5f342">EmitInstrWithCustomInserter</a> (MachineInstr &amp;MI, MachineBasicBlock &#42;MBB) const override</>}>
This method should be implemented by targets that mark instructions with the &#39;usesCustomInserter&#39; flag. <a href="#a5fd231b7f6dc1db67a2bb2f48bf5f342">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &#42;</>}
  name={<><a href="#a89a6b95d310330e345c3aee6a07ffd96">EmitKCFICheck</a> (MachineBasicBlock &amp;MBB, MachineBasicBlock::instr&#95;iterator &amp;MBBI, const TargetInstrInfo &#42;TII) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ad4b65d0fe3e7a2dd0eed89a2c22d23bd">emitStackGuardXorFP</a> (SelectionDAG &amp;DAG, SDValue Val, const SDLoc &amp;DL) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#adfbecc9eaa3da520aafda5f3078baf3f">expandIndirectJTBranch</a> (const SDLoc &amp;dl, SDValue Value, SDValue Addr, int JTI, SelectionDAG &amp;DAG) const override</>}>
Expands target specific indirect branch for the case of <a href="/docs/api/namespaces/llvm/jumptable">JumpTable</a> expansion. <a href="#adfbecc9eaa3da520aafda5f3078baf3f">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a687e754bf03f8d135bc899b49db74472">ExpandInlineAsm</a> (CallInst &#42;CI) const override</>}>
This hook allows the target to expand an inline asm call to be explicit llvm code if it wants to. <a href="#a687e754bf03f8d135bc899b49db74472">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a48e8c06ef441f4292cca267972e02055">functionArgumentNeedsConsecutiveRegisters</a> (Type &#42;Ty, CallingConv::ID CallConv, bool isVarArg, const DataLayout &amp;DL) const override</>}>
For some targets, an LLVM struct type must be broken down into multiple simple types, but the calling convention specifies that the entire struct must be passed in a block of consecutive registers. <a href="#a48e8c06ef441f4292cca267972e02055">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/structs/llvm/align">Align</a></>}
  name={<><a href="#a4fcc58c4d285835e0ac6fc644012b0be">getByValTypeAlignment</a> (Type &#42;Ty, const DataLayout &amp;DL) const override</>}>
Return the desired alignment for ByVal aggregate function arguments in the caller parameter area. <a href="#a4fcc58c4d285835e0ac6fc644012b0be">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/targetlowering/#a0b0176781cd4fd9f45cc739f1d007116">ConstraintType</a></>}
  name={<><a href="#a370d811aff2e392f420421995d439701">getConstraintType</a> (StringRef Constraint) const override</>}>
Given a constraint letter, return the type of constraint for this target. <a href="#a370d811aff2e392f420421995d439701">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/register">Register</a></>}
  name={<><a href="#adcc17da43772e9fa8d8aeb458a8f2d98">getExceptionPointerRegister</a> (const Constant &#42;PersonalityFn) const override</>}>
If a physical register, this returns the register that receives the exception address on entry to an EH pad. <a href="#adcc17da43772e9fa8d8aeb458a8f2d98">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/register">Register</a></>}
  name={<><a href="#a3968afa27f1e806f9448f94527d61d53">getExceptionSelectorRegister</a> (const Constant &#42;PersonalityFn) const override</>}>
If a physical register, this returns the register that receives the exception typeid on entry to a landing pad. <a href="#a3968afa27f1e806f9448f94527d61d53">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/inlineasm/#af73223719f15f8ca95f36ce43aa9d6d0">InlineAsm::ConstraintCode</a></>}
  name={<><a href="#a3ba8881f3b3a742488705f0d17bb2db5">getInlineAsmMemConstraint</a> (StringRef ConstraintCode) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/value">Value</a> &#42;</>}
  name={<><a href="#a4cb54e7d62530f9e973ff35f6301de6a">getIRStackGuard</a> (IRBuilderBase &amp;IRB) const override</>}>
If the target has a standard location for the stack protector cookie, returns the address of that location. <a href="#a4cb54e7d62530f9e973ff35f6301de6a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/structs/llvm/targetloweringbase/condmergingparams">CondMergingParams</a></>}
  name={<><a href="#ae825ce933018e12e8997a98923a1a4d8">getJumpConditionMergingParams</a> (Instruction::BinaryOps Opc, const Value &#42;Lhs, const Value &#42;Rhs) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a14ba729e50c70d2bff3f12c884209140">getJumpTableEncoding</a> () const override</>}>
Return the entry encoding for a jump table in the current function. <a href="#a14ba729e50c70d2bff3f12c884209140">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a8b0b7687cd51e781f5b3851d9dcc10a6">getMaxSupportedInterleaveFactor</a> () const override</>}>
Get the maximum supported factor for interleaved memory accesses. <a href="#a8b0b7687cd51e781f5b3851d9dcc10a6">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a402c372a2886c19770de2cc65b41a7e0">getNegatedExpression</a> (SDValue Op, SelectionDAG &amp;DAG, bool LegalOperations, bool ForCodeSize, NegatibleCost &amp;Cost, unsigned Depth) const override</>}>
Return the newly negated expression if the cost is not expensive and set the cost in <code><a href="/docs/api/namespaces/llvm/#a19921a3ceb99548f498d3df118eda9ed">Cost</a></code> to indicate that if it is cheaper or neutral to do the negation. <a href="#a402c372a2886c19770de2cc65b41a7e0">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#aba30f84d7fd0dd3361ff92fe1e53d9ca">getNumRegistersForCallingConv</a> (LLVMContext &amp;Context, CallingConv::ID CC, EVT VT) const override</>}>
Certain targets require unusual breakdowns of certain types. <a href="#aba30f84d7fd0dd3361ff92fe1e53d9ca">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/structs/llvm/evt">EVT</a></>}
  name={<><a href="#a53dee73973a09e035447943bb5bde29e">getOptimalMemOpType</a> (const MemOp &amp;Op, const AttributeList &amp;FuncAttributes) const override</>}>
It returns EVT::Other if the type should be determined using generic target-independent logic. <a href="#a53dee73973a09e035447943bb5bde29e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a0b5f9da7c8b5d244b67be30f07debf6c">getPICJumpTableRelocBase</a> (SDValue Table, SelectionDAG &amp;DAG) const override</>}>
Returns relocation base for the given PIC jumptable. <a href="#a0b5f9da7c8b5d244b67be30f07debf6c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcexpr">MCExpr</a> &#42;</>}
  name={<><a href="#a424abc19654b712885d63747e7f5b4db">getPICJumpTableRelocBaseExpr</a> (const MachineFunction &#42;MF, unsigned JTI, MCContext &amp;Ctx) const override</>}>
This returns the relocation base for the given PIC jumptable, the same as getPICJumpTableRelocBase, but as an <a href="/docs/api/classes/llvm/mcexpr">MCExpr</a>. <a href="#a424abc19654b712885d63747e7f5b4db">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mvt">MVT</a></>}
  name={<><a href="#ab40e47d665eb61ef848654a1d6526f7d">getPreferredSwitchConditionType</a> (LLVMContext &amp;Context, EVT ConditionVT) const override</>}>
Returns preferred type for switch condition. <a href="#ab40e47d665eb61ef848654a1d6526f7d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/targetloweringbase/#a35dc101b509721ffbfb58aba316de681">LegalizeTypeAction</a></>}
  name={<><a href="#ac812947e59d1a47c994bc61bb372c743">getPreferredVectorAction</a> (MVT VT) const override</>}>
Customize the preferred legalization strategy for certain types. <a href="#ac812947e59d1a47c994bc61bb372c743">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/structs/llvm/align">Align</a></>}
  name={<><a href="#a010c17359b18d005263da7a193fe2872">getPrefLoopAlignment</a> (MachineLoop &#42;ML) const override</>}>
Return the preferred loop alignment. <a href="#a010c17359b18d005263da7a193fe2872">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<>std::pair&lt; unsigned, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42; &gt;</>}
  name={<><a href="#a7a7237cd5cb35f9159b32a96f4b14541">getRegForInlineAsmConstraint</a> (const TargetRegisterInfo &#42;TRI, StringRef Constraint, MVT VT) const override</>}>
Given a physical register constraint (e.g. <a href="#a7a7237cd5cb35f9159b32a96f4b14541">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/register">Register</a></>}
  name={<><a href="#a42f7160579c4a68a75447d21da859821">getRegisterByName</a> (const char &#42;RegName, LLT VT, const MachineFunction &amp;MF) const override</>}>
Return the register <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">ID</a> of the name passed in. <a href="#a42f7160579c4a68a75447d21da859821">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mvt">MVT</a></>}
  name={<><a href="#a7c19f0fe8ae2a12ed0c5cf142a520522">getRegisterTypeForCallingConv</a> (LLVMContext &amp;Context, CallingConv::ID CC, EVT VT) const override</>}>
Certain combinations of ABIs, Targets and features require that types are legal for some operations and not for other operations. <a href="#a7c19f0fe8ae2a12ed0c5cf142a520522">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#adc0b03138cc7b455d625146b7091345d">getReturnAddressFrameIndex</a> (SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/value">Value</a> &#42;</>}
  name={<><a href="#aae8b0683e3e2b366aaac8bca13553f42">getSafeStackPointerLocation</a> (IRBuilderBase &amp;IRB) const override</>}>
Return true if the target stores SafeStack pointer at a fixed offset in some non-standard address space, and populates the address space and offset as appropriate. <a href="#aae8b0683e3e2b366aaac8bca13553f42">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mvt">MVT</a></>}
  name={<><a href="#a4c9434966be55f571aeedb8a356b5b1c">getScalarShiftAmountTy</a> (const DataLayout &amp;, EVT VT) const override</>}>
Return the type to use for a scalar shift opcode, given the shifted amount type. <a href="#a4c9434966be55f571aeedb8a356b5b1c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/value">Value</a> &#42;</>}
  name={<><a href="#a8f631e7cc44c1035e858c667b345ec78">getSDagStackGuard</a> (const Module &amp;M) const override</>}>
Return the variable that&#39;s previously inserted by insertSSPDeclarations, if any, otherwise return nullptr. <a href="#a8f631e7cc44c1035e858c667b345ec78">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/structs/llvm/evt">EVT</a></>}
  name={<><a href="#ae93a1ba51c086441ec1b9ea4cdca853a">getSetCCResultType</a> (const DataLayout &amp;DL, LLVMContext &amp;Context, EVT VT) const override</>}>
Return the value type to use for <a href="/docs/api/namespaces/llvm/isd/#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0">ISD::SETCC</a>. <a href="#ae93a1ba51c086441ec1b9ea4cdca853a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/targetlowering/#a7f5cab5437026605269663cda7389abc">ConstraintWeight</a></>}
  name={<><a href="#ac437e7230f2990fd60bf089f20ea2e78">getSingleConstraintMatchWeight</a> (AsmOperandInfo &amp;Info, const char &#42;Constraint) const override</>}>
Examine constraint string and operand type and determine a weight value. <a href="#ac437e7230f2990fd60bf089f20ea2e78">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/function">Function</a> &#42;</>}
  name={<><a href="#a79b927c27465f57caae75ac35b49409f">getSSPStackGuardCheck</a> (const Module &amp;M) const override</>}>
If the target has a standard stack protection check function that performs validation and error handling, returns the function. <a href="#a79b927c27465f57caae75ac35b49409f">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#af64132885aa4151887699b689283e850">getStackProbeSize</a> (const MachineFunction &amp;MF) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/stringref">StringRef</a></>}
  name={<><a href="#a92e17e524fe1c82a26b5433b6e9715e3">getStackProbeSymbolName</a> (const MachineFunction &amp;MF) const override</>}>
Returns the name of the symbol used to emit stack probes or the empty string if not applicable. <a href="#a92e17e524fe1c82a26b5433b6e9715e3">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/constant">Constant</a> &#42;</>}
  name={<><a href="#af23897e28e2e84966892e512317b6acc">getTargetConstantFromLoad</a> (LoadSDNode &#42;LD) const override</>}>
This method returns the constant pool value that will be loaded by LD. <a href="#af23897e28e2e84966892e512317b6acc">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> char &#42;</>}
  name={<><a href="#ab3547e3af4263fb24bac33b211aa07fb">getTargetNodeName</a> (unsigned Opcode) const override</>}>
This method returns the name of a target specific DAG node. <a href="#ab3547e3af4263fb24bac33b211aa07fb">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aed6a89a13d6da0fb09c283664b86ccd0">getTgtMemIntrinsic</a> (IntrinsicInfo &amp;Info, const CallInst &amp;I, MachineFunction &amp;MF, unsigned Intrinsic) const override</>}>
Given an intrinsic, checks if on the target the intrinsic will need to map to a MemIntrinsicNode (touches memory). <a href="#aed6a89a13d6da0fb09c283664b86ccd0">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/structs/llvm/evt">EVT</a></>}
  name={<><a href="#af23e95d85be78026c607fa689dda4cd1">getTypeToTransformTo</a> (LLVMContext &amp;Context, EVT VT) const override</>}>
For types supported by the target, this is an identity function. <a href="#af23e95d85be78026c607fa689dda4cd1">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a9f81a81b890192ac2e40f2995080feaa">getVectorTypeBreakdownForCallingConv</a> (LLVMContext &amp;Context, CallingConv::ID CC, EVT VT, EVT &amp;IntermediateVT, unsigned &amp;NumIntermediates, MVT &amp;RegisterVT) const override</>}>
Certain targets such as MIPS require that some types such as vectors are always broken down into scalars in some contexts. <a href="#a9f81a81b890192ac2e40f2995080feaa">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a69fbe6a7969fadd37ebea537ba3041e3">hasAndNot</a> (SDValue Y) const override</>}>
Return true if the target has a bitwise and-not operation: X = ~A &amp; B This can be used to simplify select or other instructions. <a href="#a69fbe6a7969fadd37ebea537ba3041e3">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a8e8d15fa57104d892b14366c39fafa77">hasAndNotCompare</a> (SDValue Y) const override</>}>
Return true if the target should transform: (X &amp; Y) == Y ---&gt; (~X &amp; Y) == 0 (X &amp; Y) != Y ---&gt; (~X &amp; Y) != 0. <a href="#a8e8d15fa57104d892b14366c39fafa77">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a97eec348be19ac2d04575b281d2456b7">hasBitTest</a> (SDValue X, SDValue Y) const override</>}>
Return true if the target has a bit-test instruction: (X &amp; (1 &lt;&lt; Y)) ==/!= 0 This knowledge can be used to prevent breaking the pattern, or creating it if it could be recognized. <a href="#a97eec348be19ac2d04575b281d2456b7">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/mvt">MVT</a></>}
  name={<><a href="#a52fdaa4464a4080f3b2883856462f6a7">hasFastEqualityCompare</a> (unsigned NumBits) const override</>}>
Vector-sized comparisons are fast using PCMPEQ + PMOVMSK or PTEST. <a href="#a52fdaa4464a4080f3b2883856462f6a7">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a5cf46104ca48a9577dc4a61cf080003a">hasInlineStackProbe</a> (const MachineFunction &amp;MF) const override</>}>
Returns true if stack probing through inline assembly is requested. <a href="#a5cf46104ca48a9577dc4a61cf080003a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ac9c3c65b113996cabc72bd6223410369">hasStackProbeSymbol</a> (const MachineFunction &amp;MF) const override</>}>
Returns true if stack probing through a function call is requested. <a href="#ac9c3c65b113996cabc72bd6223410369">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a37a095f9415bab8babe92997bd9bc863">hasVectorBlend</a> () const override</>}>
Return true if the target has a vector blend instruction. <a href="#a37a095f9415bab8babe92997bd9bc863">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#af30042e4c09138928b477e3834f0a13e">insertSSPDeclarations</a> (Module &amp;M) const override</>}>
Inserts necessary declarations for SSP (stack protection) purpose. <a href="#af30042e4c09138928b477e3834f0a13e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ae174548699928fd09f1b90077dfc2a48">isBinOp</a> (unsigned Opcode) const override</>}>
Add x86-specific opcodes to the default list. <a href="#ae174548699928fd09f1b90077dfc2a48">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a10629e54ed902429f3c4c53e0073a198">isCheapToSpeculateCtlz</a> (Type &#42;Ty) const override</>}>
Return true if it is cheap to speculate a call to intrinsic ctlz. <a href="#a10629e54ed902429f3c4c53e0073a198">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a504396336fa994725f3d8c3265e38ead">isCheapToSpeculateCttz</a> (Type &#42;Ty) const override</>}>
Return true if it is cheap to speculate a call to intrinsic cttz. <a href="#a504396336fa994725f3d8c3265e38ead">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ab0ee342efbe8b2fe6cf2b0bcfdf2619a">isCommutativeBinOp</a> (unsigned Opcode) const override</>}>
Returns true if the opcode is a commutative binary operation. <a href="#ab0ee342efbe8b2fe6cf2b0bcfdf2619a">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a4252a7b10bf920be7bc1da185d9c43b8">isCtlzFast</a> () const override</>}>
Return true if ctlz instruction is fast. <a href="#a4252a7b10bf920be7bc1da185d9c43b8">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/targetloweringbase/#ac14a71b7c36f34100de107aadccc5578">TargetLowering::AndOrSETCCFoldKind</a></>}
  name={<><a href="#ad952c5828f21002a545e9de9f64cc4aa">isDesirableToCombineLogicOpOfSETCC</a> (const SDNode &#42;LogicOp, const SDNode &#42;SETCC0, const SDNode &#42;SETCC1) const override</>}>
Return prefered fold type, Abs if this is a vector, AddAnd if its an integer, None otherwise. <a href="#ad952c5828f21002a545e9de9f64cc4aa">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ae344bf38282de26bb4d5783114a65eaf">IsDesirableToPromoteOp</a> (SDValue Op, EVT &amp;PVT) const override</>}>
Return true if the target has native support for the specified value type and it is &#39;desirable&#39; to use the type. <a href="#ae344bf38282de26bb4d5783114a65eaf">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ab75bfa0d750449f745ed10dba2f81e31">isExtractSubvectorCheap</a> (EVT ResVT, EVT SrcVT, unsigned Index) const override</>}>
Return true if EXTRACT&#95;SUBVECTOR is cheap for this result type with this index. <a href="#ab75bfa0d750449f745ed10dba2f81e31">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#afee5e52fd75b2906a16655fa264ee3d5">isExtractVecEltCheap</a> (EVT VT, unsigned Index) const override</>}>
Extract of a scalar FP value from index 0 of a vector is free. <a href="#afee5e52fd75b2906a16655fa264ee3d5">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ab5a3a214752cd4c83a68f99de65ad908">isFMAFasterThanFMulAndFAdd</a> (const MachineFunction &amp;MF, EVT VT) const override</>}>
Return true if an FMA operation is faster than a pair of fmul and fadd instructions. <a href="#ab5a3a214752cd4c83a68f99de65ad908">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a8394d225b325663032c0b724ce2e43bf">isFPImmLegal</a> (const APFloat &amp;Imm, EVT VT, bool ForCodeSize) const override</>}>
Returns true if the target can instruction select the specified FP immediate natively. <a href="#a8394d225b325663032c0b724ce2e43bf">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ae2cb6bf0817b8dbe415405c7498b8ce7">isGuaranteedNotToBeUndefOrPoisonForTargetNode</a> (SDValue Op, const APInt &amp;DemandedElts, const SelectionDAG &amp;DAG, bool PoisonOnly, unsigned Depth) const override</>}>
Return true if this function can prove that <code><a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a></code> is never poison and, if <code>PoisonOnly</code> is false, does not have undef bits. <a href="#ae2cb6bf0817b8dbe415405c7498b8ce7">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a528ccfe220ae477b22431f3328d0b90e">isInlineAsmTargetBranch</a> (const SmallVectorImpl&lt; StringRef &gt; &amp;AsmStrs, unsigned OpNo) const override</>}>
On x86, return true if the operand with index OpNo is a CALL or JUMP instruction, which can use either a memory constraint or an address constraint. <a href="#a528ccfe220ae477b22431f3328d0b90e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ac7a7243ff0d08f8e17239f3fab12a20f">isIntDivCheap</a> (EVT VT, AttributeList Attr) const override</>}>
Return true if integer divide is usually cheaper than a sequence of several shifts, adds, and multiplies for this target. <a href="#ac7a7243ff0d08f8e17239f3fab12a20f">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a092cc6666d98dc58d90d67082beda499">isLegalAddImmediate</a> (int64&#95;t Imm) const override</>}>
Return true if the specified immediate is legal add immediate, that is the target has add instructions which can add a register and the immediate without having to materialize the immediate into a register. <a href="#a092cc6666d98dc58d90d67082beda499">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad1a79970217e7be886648d06d5fded3c">isLegalAddressingMode</a> (const DataLayout &amp;DL, const AddrMode &amp;AM, Type &#42;Ty, unsigned AS, Instruction &#42;I=nullptr) const override</>}>
Return true if the addressing mode represented by AM is legal for this target, for a load/store of the specified type. <a href="#ad1a79970217e7be886648d06d5fded3c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a5b29ba68187b5f5d44c6fc584b658d06">isLegalICmpImmediate</a> (int64&#95;t Imm) const override</>}>
Return true if the specified immediate is legal icmp immediate, that is the target has icmp instructions which can compare a register against the immediate without having to materialize the immediate into a register. <a href="#a5b29ba68187b5f5d44c6fc584b658d06">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a3e4a60b1f1249061764cf8d334c8e162">isLegalStoreImmediate</a> (int64&#95;t Imm) const override</>}>
Return true if the specified immediate is legal for the value input of a store instruction. <a href="#a3e4a60b1f1249061764cf8d334c8e162">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a8ab3eaadf7f52ab7ca677e6c545e6508">isLoadBitCastBeneficial</a> (EVT LoadVT, EVT BitcastVT, const SelectionDAG &amp;DAG, const MachineMemOperand &amp;MMO) const override</>}>
Return true if the following transform is beneficial: fold (conv (load x)) -&gt; (load (conv&#42;)x) On architectures that don&#39;t natively support some vector loads efficiently, casting the load to a smaller vector of larger types and loading is more efficient, however, this can be undone by optimizations in dag combiner. <a href="#a8ab3eaadf7f52ab7ca677e6c545e6508">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#af88464d58b1b70362b8ab991b0db2dbb">isMaskAndCmp0FoldingBeneficial</a> (const Instruction &amp;AndI) const override</>}>
Return if the target supports combining a chain like: <a href="#af88464d58b1b70362b8ab991b0db2dbb">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a1a78b1cfe835bfe405897b9b75cf17fb">isMemoryAccessFast</a> (EVT VT, Align Alignment) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a1134e24a9f51b06d69b66aaede5eb422">isMultiStoresCheaperThanBitsMerge</a> (EVT LTy, EVT HTy) const override</>}>
Return true if it is cheaper to split the store of a merged int val from a pair of smaller values into multiple stores. <a href="#a1134e24a9f51b06d69b66aaede5eb422">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a83185148c0d5d8353cc716271c560e66">isNarrowingProfitable</a> (SDNode &#42;N, EVT SrcVT, EVT DestVT) const override</>}>
Return true if it&#39;s profitable to narrow operations of type SrcVT to DestVT. <a href="#a83185148c0d5d8353cc716271c560e66">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a4458afa9d4b40fe7c439f81cd5481366">isSafeMemOpType</a> (MVT VT) const override</>}>
Returns true if it&#39;s safe to use load / store of the specified type to expand memcpy / memset inline. <a href="#a4458afa9d4b40fe7c439f81cd5481366">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ab32d538e8058be86b0efc0d970b35735">isScalarFPTypeInSSEReg</a> (EVT VT) const</>}>
Return true if the specified scalar FP type is computed in an SSE register, not on the X87 floating point stack. <a href="#ab32d538e8058be86b0efc0d970b35735">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a9fdafe65d9378c70d936af1019040b0f">isShuffleMaskLegal</a> (ArrayRef&lt; int &gt; Mask, EVT VT) const override</>}>
Targets can use this to indicate that they only support <em>some</em> VECTOR&#95;SHUFFLE operations, those with specific masks. <a href="#a9fdafe65d9378c70d936af1019040b0f">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a34faa94759387be0a4881a7e227f6caf">isSplatValueForTargetNode</a> (SDValue Op, const APInt &amp;DemandedElts, APInt &amp;UndefElts, const SelectionDAG &amp;DAG, unsigned Depth) const override</>}>
Return true if vector <code><a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a></code> has the same value across all <code>DemandedElts</code>, indicating any elements which may be undef in the output <code>UndefElts</code>. <a href="#a34faa94759387be0a4881a7e227f6caf">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad0914ba5d0ef25eca489b81cbf981517">isTargetCanonicalConstantNode</a> (SDValue Op) const override</>}>
Returns true if the given Opc is considered a canonical constant for the target, which should not be transformed back into a BUILD&#95;VECTOR. <a href="#ad0914ba5d0ef25eca489b81cbf981517">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aabf943e7fc68b0048d5278b5a35da3a9">isTruncateFree</a> (Type &#42;Ty1, Type &#42;Ty2) const override</>}>
Return true if it&#39;s free to truncate a value of type Ty1 to type Ty2. <a href="#aabf943e7fc68b0048d5278b5a35da3a9">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a6cc2cb7b5433e21565a41f6154b7c816">isTruncateFree</a> (EVT VT1, EVT VT2) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a4217293101179a3839b8afb1fafb2e0d">isTypeDesirableForOp</a> (unsigned Opc, EVT VT) const override</>}>
Return true if the target has native support for the specified value type and it is &#39;desirable&#39; to use the type for the given node type. <a href="#a4217293101179a3839b8afb1fafb2e0d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#abf24a843e4c14485213d45230de71898">isVectorClearMaskLegal</a> (ArrayRef&lt; int &gt; Mask, EVT VT) const override</>}>
Similar to isShuffleMaskLegal. <a href="#abf24a843e4c14485213d45230de71898">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aec5602ebffe4f185bb771a7ea328ad31">isVectorLoadExtDesirable</a> (SDValue) const override</>}>
Return true if folding a vector load into ExtVal (a sign, zero, or any extend node) is profitable. <a href="#aec5602ebffe4f185bb771a7ea328ad31">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a6601dcbc51d3043764e700c20db26e9c">isXAndYEqZeroPreferableToXAndYEqY</a> (ISD::CondCode Cond, EVT VT) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#acb13111bbf0c82193529692fd4017679">isZExtFree</a> (Type &#42;Ty1, Type &#42;Ty2) const override</>}>
Return true if any actual instruction that defines a value of type Ty1 implicit zero-extends the value to Ty2 in the result register. <a href="#acb13111bbf0c82193529692fd4017679">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#afd3f38eb5dc5b83e3a7aee22a0d501b7">isZExtFree</a> (EVT VT1, EVT VT2) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#adda85bdff9375435866fa2bebaca4b27">isZExtFree</a> (SDValue Val, EVT VT2) const override</>}>
Return true if zero-extending the specific node Val to type VT2 is free (either because it&#39;s implicitly zero-extended such as <a href="/docs/api/namespaces/llvm/arm">ARM</a> ldrb / ldrh or because it&#39;s folded such as <a href="/docs/api/namespaces/llvm/x86">X86</a> zero-extending loads). <a href="#adda85bdff9375435866fa2bebaca4b27">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#af8cc1f957026a793e58fec505e47a7c5">LowerAsmOperandForConstraint</a> (SDValue Op, StringRef Constraint, std::vector&lt; SDValue &gt; &amp;Ops, SelectionDAG &amp;DAG) const override</>}>
Lower the specified operand into the Ops vector. <a href="#af8cc1f957026a793e58fec505e47a7c5">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a1b67b537250936a616694b1bab0816dc">LowerAsmOutputForConstraint</a> (SDValue &amp;Chain, SDValue &amp;Flag, const SDLoc &amp;DL, const AsmOperandInfo &amp;Constraint, SelectionDAG &amp;DAG) const override</>}>
Handle Lowering flag assembly outputs. <a href="#a1b67b537250936a616694b1bab0816dc">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/mcexpr">MCExpr</a> &#42;</>}
  name={<><a href="#af3e16079a117749c3a3ab03753982e0e">LowerCustomJumpTableEntry</a> (const MachineJumpTableInfo &#42;MJTI, const MachineBasicBlock &#42;MBB, unsigned uid, MCContext &amp;Ctx) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a9157e4aca11eca217c5c6d2c6a2eadbf">lowerInterleavedLoad</a> (LoadInst &#42;LI, ArrayRef&lt; ShuffleVectorInst &#42; &gt; Shuffles, ArrayRef&lt; unsigned &gt; Indices, unsigned Factor) const override</>}>
Lower interleaved <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgpumarklastscratchload-cpp/#a8a3fe89940744b94ffe5dacd6704c2be">load(s)</a> into target specific instructions/intrinsics. <a href="#a9157e4aca11eca217c5c6d2c6a2eadbf">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ab5881269962ffb5a6c2d4c5be45efbce">lowerInterleavedStore</a> (StoreInst &#42;SI, ShuffleVectorInst &#42;SVI, unsigned Factor) const override</>}>
Lower interleaved store(s) into target specific instructions/intrinsics. <a href="#ab5881269962ffb5a6c2d4c5be45efbce">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a3d437e0047c2e5a049151f46d9dd2d09">LowerOperation</a> (SDValue Op, SelectionDAG &amp;DAG) const override</>}>
Provide custom lowering hooks for some operations. <a href="#a3d437e0047c2e5a049151f46d9dd2d09">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> char &#42;</>}
  name={<><a href="#a2aa47f16031986718a30310f73c8c90c">LowerXConstraint</a> (EVT ConstraintVT) const override</>}>
Try to replace an X constraint, which matches anything, with another that has more specific requirements based on the type of the corresponding operand. <a href="#a2aa47f16031986718a30310f73c8c90c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#aa7fcaa7855f4688864e1315a38ab3694">markLibCallAttributes</a> (MachineFunction &#42;MF, unsigned CC, ArgListTy &amp;Args) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad6940a3eec597c799eeee15cb0f7e808">mergeStoresAfterLegalization</a> (EVT MemVT) const override</>}>
Do not merge vector stores after legalization because that may conflict with x86-specific store splitting optimizations. <a href="#ad6940a3eec597c799eeee15cb0f7e808">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#afb9746b385314bc07403f471b1931a61">needsFixedCatchObjects</a> () const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a0a91c61d0657477fe6583b566dca7fb7">PerformDAGCombine</a> (SDNode &#42;N, DAGCombinerInfo &amp;DCI) const override</>}>
This method will be invoked for all target nodes and for any target-independent nodes that the target has registered with invoke it for. <a href="#a0a91c61d0657477fe6583b566dca7fb7">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a0cc0d655a91ab6eed7a5614e9482b2a6">preferABDSToABSWithNSW</a> (EVT VT) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a623fca6d1e6801438897a6335f1e4fb6">preferedOpcodeForCmpEqPiecesOfOperand</a> (EVT VT, unsigned ShiftOpc, bool MayTransformRotate, const APInt &amp;ShiftOrRotateAmt, const std::optional&lt; APInt &gt; &amp;AndMask) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/targetloweringbase/#a1cfe6f1187d7ab1a0ada9cc119c1b2b4">ShiftLegalizationStrategy</a></>}
  name={<><a href="#a3bcf75579cf117a1b83a27dbe4d775d6">preferredShiftLegalizationStrategy</a> (SelectionDAG &amp;DAG, SDNode &#42;N, unsigned ExpansionFactor) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a79733c103f8a91ce6006567de49a6f40">preferScalarizeSplat</a> (SDNode &#42;N) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a099d3d496bc5d6948101f22543d154b9">preferSextInRegOfTruncate</a> (EVT TruncVT, EVT VT, EVT ExtVT) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a90cebf16a00cfcbf593595502bd34be9">reduceSelectOfFPConstantLoads</a> (EVT CmpOpVT) const override</>}>
Return true if it is profitable to convert a select of FP constants into a constant pool load whose address depends on the select condition. <a href="#a90cebf16a00cfcbf593595502bd34be9">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#af77fd362607d101a7080481254ee2fe3">ReplaceNodeResults</a> (SDNode &#42;N, SmallVectorImpl&lt; SDValue &gt; &amp;Results, SelectionDAG &amp;DAG) const override</>}>
Replace the results of node with an illegal result type with new values built out of custom code. <a href="#af77fd362607d101a7080481254ee2fe3">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a711da9c348c7a96e4d79942afa0af105">shouldConvertConstantLoadToIntImm</a> (const APInt &amp;Imm, Type &#42;Ty) const override</>}>
Returns true if it is beneficial to convert a load of a constant to just the constant itself. <a href="#a711da9c348c7a96e4d79942afa0af105">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a7a2c1154fe3e12011cb42fa9bfdc4387">shouldConvertFpToSat</a> (unsigned Op, EVT FPVT, EVT VT) const override</>}>
Should we generate fp&#95;to&#95;si&#95;sat and fp&#95;to&#95;ui&#95;sat from type FPVT to type VT from min(max(fptoi)) saturation patterns. <a href="#a7a2c1154fe3e12011cb42fa9bfdc4387">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ac8605b738411a9018ae4e3ba5de54026">shouldConvertPhiType</a> (Type &#42;From, Type &#42;To) const override</>}>
Given a set in interconnected phis of type &#39;From&#39; that are loaded/stored or bitcast to type &#39;To&#39;, return true if the set should be converted to &#39;To&#39;. <a href="#ac8605b738411a9018ae4e3ba5de54026">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a85fb0d7e000c96b972014b0405aa9c88">shouldFoldConstantShiftPairToMask</a> (const SDNode &#42;N, CombineLevel Level) const override</>}>
Return true if it is profitable to fold a pair of shifts into a mask. <a href="#a85fb0d7e000c96b972014b0405aa9c88">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#adaff89efc72db02240bc69c44c8f0691">shouldFoldMaskToVariableShiftPair</a> (SDValue Y) const override</>}>
There are two ways to clear extreme bits (either low or high): Mask: x &amp; (-1 &lt;&lt; y) (the instcombine canonical form) Shifts: x &gt;&gt; y &lt;&lt; y Return true if the variant with 2 variable shifts is preferred. <a href="#adaff89efc72db02240bc69c44c8f0691">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a5cd2ddff46dc5822bcc7666e336da52b">shouldFoldSelectWithIdentityConstant</a> (unsigned BinOpcode, EVT VT) const override</>}>
Return true if pulling a binary operation into a select with an identity constant is profitable. <a href="#a5cd2ddff46dc5822bcc7666e336da52b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a0023312f4ffae5c8a127a8da0c812dba">shouldFormOverflowOp</a> (unsigned Opcode, EVT VT, bool MathUsed) const override</>}>
Overflow nodes should get combined/lowered to optimal instructions (they should allow eliminating explicit compares by getting flags from math ops). <a href="#a0023312f4ffae5c8a127a8da0c812dba">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a45b5bd9592a350b3994804b65f1eeaaf">shouldProduceAndByConstByHoistingConstFromShiftsLHSOfAnd</a> (SDValue X, ConstantSDNode &#42;XC, ConstantSDNode &#42;CC, SDValue Y, unsigned OldShiftOpcode, unsigned NewShiftOpcode, SelectionDAG &amp;DAG) const override</>}>
Given the pattern (X &amp; (C l&gt;&gt;/&lt;&lt; Y)) ==/!= 0 return true if it should be transformed into: ((X &lt;&lt;/l&gt;&gt; Y) &amp; C) ==/!= 0 WARNING: if &#39;X&#39; is a constant, the fold may deadlock! <a href="#a45b5bd9592a350b3994804b65f1eeaaf">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a6ad23b58059ffd91df6a2dddf30c5d71">shouldReduceLoadWidth</a> (SDNode &#42;Load, ISD::LoadExtType ExtTy, EVT NewVT) const override</>}>
Return true if we believe it is correct and profitable to reduce the load node to a smaller type. <a href="#a6ad23b58059ffd91df6a2dddf30c5d71">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aa74ba35350fae122acd7284555740ba5">shouldScalarizeBinop</a> (SDValue) const override</>}>
Scalar ops always have equal or better analysis/performance/power than the vector equivalent, so this always makes sense if the scalar op is supported. <a href="#aa74ba35350fae122acd7284555740ba5">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#af67a690870634cfabaefd978dc3dd2e8">ShouldShrinkFPConstant</a> (EVT VT) const override</>}>
If true, then instruction selection should seek to shrink the FP constant of the specified type to a smaller type in order to save space and / or reduce runtime. <a href="#af67a690870634cfabaefd978dc3dd2e8">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a51cb60d8c2758ff018c35468453c7eeb">shouldSplatInsEltVarIndex</a> (EVT VT) const override</>}>
Return true if inserting a scalar into a variable element of an undef vector is more efficiently handled by splatting the scalar instead. <a href="#a51cb60d8c2758ff018c35468453c7eeb">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a193b8c17079133af40829a1fef4adf6c">shouldTransformSignedTruncationCheck</a> (EVT XVT, unsigned KeptBits) const override</>}>
Should we tranform the IR-optimal check for whether given truncation down into KeptBits would be truncating or not: (add x, (1 &lt;&lt; (KeptBits-1))) srccond (1 &lt;&lt; KeptBits) Into it&#39;s more traditional form: ((x &lt;&lt; C) a&gt;&gt; C) dstcond x Return true if we should transform. <a href="#a193b8c17079133af40829a1fef4adf6c">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a6fafb0a04f81d44e034566f1a758ea39">SimplifyDemandedBitsForTargetNode</a> (SDValue Op, const APInt &amp;DemandedBits, const APInt &amp;DemandedElts, KnownBits &amp;Known, TargetLoweringOpt &amp;TLO, unsigned Depth) const override</>}>
Attempt to simplify any target nodes based on the demanded bits/elts, returning true on success. <a href="#a6fafb0a04f81d44e034566f1a758ea39">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a1a1dd27d36e829a2de3225991dac9c3e">SimplifyDemandedVectorEltsForTargetNode</a> (SDValue Op, const APInt &amp;DemandedElts, APInt &amp;KnownUndef, APInt &amp;KnownZero, TargetLoweringOpt &amp;TLO, unsigned Depth) const override</>}>
Attempt to simplify any target nodes based on the demanded vector elements, returning true on success. <a href="#a1a1dd27d36e829a2de3225991dac9c3e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a5681faab09fa140f67d47577193f2665">SimplifyDemandedVectorEltsForTargetShuffle</a> (SDValue Op, const APInt &amp;DemandedElts, unsigned MaskIndex, TargetLoweringOpt &amp;TLO, unsigned Depth) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a30ea9932827054448251050d576b4874">SimplifyMultipleUseDemandedBitsForTargetNode</a> (SDValue Op, const APInt &amp;DemandedBits, const APInt &amp;DemandedElts, SelectionDAG &amp;DAG, unsigned Depth) const override</>}>
More limited version of SimplifyDemandedBits that can be used to &quot;look
through&quot; ops that don&#39;t contribute to the DemandedBits/DemandedElts - bitwise ops etc. <a href="#a30ea9932827054448251050d576b4874">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad34d40f5d0a64179484587b5012244b0">softPromoteHalfType</a> () const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a4d9590a596760f98179ab0814b15318f">storeOfVectorConstantIsCheap</a> (bool IsZero, EVT MemVT, unsigned NumElem, unsigned AddrSpace) const override</>}>
Return true if it is expected to be cheaper to do a store of vector constant with the given size and type for the address space than to store the individual scalar element constants. <a href="#a4d9590a596760f98179ab0814b15318f">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a212993bd851420cf4319ce3a0291578b">supportKCFIBundles</a> () const override</>}>
Return true if the target supports kcfi operand bundles. <a href="#a212993bd851420cf4319ce3a0291578b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a4d29a6154e85b01c7a17d09e23e71eca">supportSwiftError</a> () const override</>}>
Return true if the target supports swifterror attribute. <a href="#a4d29a6154e85b01c7a17d09e23e71eca">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#adc96b14a52d48d045a0a9d2cc9459a62">targetShrinkDemandedConstant</a> (SDValue Op, const APInt &amp;DemandedBits, const APInt &amp;DemandedElts, TargetLoweringOpt &amp;TLO) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ae6da32121a396476129bc7577db0aad2">unwrapAddress</a> (SDValue N) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a32acffd2f19c83d30c2955b094d7e96b">useLoadStackGuardNode</a> (const Module &amp;M) const override</>}>
If this function returns true, <a href="/docs/api/classes/llvm/selectiondagbuilder">SelectionDAGBuilder</a> emits a LOAD&#95;STACK&#95;GUARD node when it is lowering Intrinsic::stackprotector. <a href="#a32acffd2f19c83d30c2955b094d7e96b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a3a2c182f696ccea7f69622fb51c70a3f">useSoftFloat</a> () const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aa25a7920eb37572630745203c9c50731">useStackGuardXorFP</a> () const override</>}>
If this function returns true, stack protection checks should XOR the frame pointer (or whichever pointer is used to address locals) into the stack guard value before checking it. <a href="#aa25a7920eb37572630745203c9c50731">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ab4a216c3f1033e64e9340aca44316ee4">visitMaskedLoad</a> (SelectionDAG &amp;DAG, const SDLoc &amp;DL, SDValue Chain, MachineMemOperand &#42;MMO, SDValue &amp;NewLoad, SDValue Ptr, SDValue PassThru, SDValue Mask) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a3f2022425f9155911916a81841455566">visitMaskedStore</a> (SelectionDAG &amp;DAG, const SDLoc &amp;DL, SDValue Chain, MachineMemOperand &#42;MMO, SDValue Ptr, SDValue Val, SDValue Mask) const override</>}>
</MembersIndexItem>

</MembersIndex>

## Protected Member Functions Index

<MembersIndex>

<MembersIndexItem
  type={<>std::pair&lt; <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterclass">TargetRegisterClass</a> &#42;, uint8&#95;t &gt;</>}
  name={<><a href="#a08569892769aa5e49c2bf954082e9be5">findRepresentativeClass</a> (const TargetRegisterInfo &#42;TRI, MVT VT) const override</>}>
Return the largest legal super-reg register class of the register class for the specified type and its associated &quot;cost&quot;. <a href="#a08569892769aa5e49c2bf954082e9be5">More...</a>
</MembersIndexItem>

</MembersIndex>

## Private Member Functions Index

<MembersIndex>

<MembersIndexItem
  type="void"
  name={<><a href="#a44e5dc4cd7dcee99c44076c04a495b19">addLegalFPImmediate</a> (const APFloat &amp;Imm)</>}>
Indicate that this x86 target can instruction select the specified FP immediate natively. <a href="#a44e5dc4cd7dcee99c44076c04a495b19">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a57b1cb02c7064ffc62e7adf6333a6781">BuildSDIVPow2</a> (SDNode &#42;N, const APInt &amp;Divisor, SelectionDAG &amp;DAG, SmallVectorImpl&lt; SDNode &#42; &gt; &amp;Created) const override</>}>
Targets may override this function to provide custom SDIV lowering for power-of-2 denominators. <a href="#a57b1cb02c7064ffc62e7adf6333a6781">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a743a463663ba17b3d519e4098be6d710">CanLowerReturn</a> (CallingConv::ID CallConv, MachineFunction &amp;MF, bool isVarArg, const SmallVectorImpl&lt; ISD::OutputArg &gt; &amp;Outs, LLVMContext &amp;Context, const Type &#42;RetTy) const override</>}>
This hook should be implemented to check whether the return values described by the Outs array can fit into the return registers. <a href="#a743a463663ba17b3d519e4098be6d710">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a49756d103dc3cbe7cca1d98c07a767e5">combineRepeatedFPDivisors</a> () const override</>}>
Reassociate floating point divisions into multiply by reciprocal. <a href="#a49756d103dc3cbe7cca1d98c07a767e5">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a765370db273adf54b86a60f3de558035">emitBitTestAtomicRMWIntrinsic</a> (AtomicRMWInst &#42;AI) const override</>}>
Perform a bit test atomicrmw using a target-specific intrinsic. <a href="#a765370db273adf54b86a60f3de558035">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#aab6483478ea6cc26b7c4cdcac832ff3b">emitCmpArithAtomicRMWIntrinsic</a> (AtomicRMWInst &#42;AI) const override</>}>
Perform a atomicrmw which the result is only used by comparison, using a target-specific intrinsic. <a href="#aab6483478ea6cc26b7c4cdcac832ff3b">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42;</>}
  name={<><a href="#ad809ec9198a48ce7d3ea339cf3e37bf0">emitEHSjLjLongJmp</a> (MachineInstr &amp;MI, MachineBasicBlock &#42;MBB) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42;</>}
  name={<><a href="#a45b38fe5dfee48def2a08c82d2e3796e">emitEHSjLjSetJmp</a> (MachineInstr &amp;MI, MachineBasicBlock &#42;MBB) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#afcc90943b4dd635e767a7a06bb10458e">emitFlagsForSetcc</a> (SDValue Op0, SDValue Op1, ISD::CondCode CC, const SDLoc &amp;dl, SelectionDAG &amp;DAG, SDValue &amp;X86CC) const</>}>
Emit flags for the given setcc condition and operands. <a href="#afcc90943b4dd635e767a7a06bb10458e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42;</>}
  name={<><a href="#a2871933f02418c5f6d5ae1e8d81be085">emitLongJmpShadowStackFix</a> (MachineInstr &amp;MI, MachineBasicBlock &#42;MBB) const</>}>
Fix the shadow stack using the previously saved SSP pointer. <a href="#a2871933f02418c5f6d5ae1e8d81be085">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42;</>}
  name={<><a href="#af8991fbdd984cbb4f058dc0cc1fcd165">EmitLoweredCascadedSelect</a> (MachineInstr &amp;MI1, MachineInstr &amp;MI2, MachineBasicBlock &#42;BB) const</>}>
Utility function to emit the xmm reg save portion of va&#95;start. <a href="#af8991fbdd984cbb4f058dc0cc1fcd165">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42;</>}
  name={<><a href="#ae87c887710eb36bfc2fbdca9007078bf">EmitLoweredCatchRet</a> (MachineInstr &amp;MI, MachineBasicBlock &#42;BB) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42;</>}
  name={<><a href="#a3f7962449e6f8a20ad62bf46c6b7973e">EmitLoweredIndirectThunk</a> (MachineInstr &amp;MI, MachineBasicBlock &#42;BB) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42;</>}
  name={<><a href="#a29723eb149349ce7b5f389fa7e413823">EmitLoweredProbedAlloca</a> (MachineInstr &amp;MI, MachineBasicBlock &#42;BB) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42;</>}
  name={<><a href="#a8b62e3102d65b55f6311fcec3e5269fa">EmitLoweredSegAlloca</a> (MachineInstr &amp;MI, MachineBasicBlock &#42;BB) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42;</>}
  name={<><a href="#a44b779edd4c0f87ba42d323af71e6573">EmitLoweredSelect</a> (MachineInstr &amp;I, MachineBasicBlock &#42;BB) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42;</>}
  name={<><a href="#ac03d685e08b4adada3631e2dfc6f8e34">EmitLoweredTLSCall</a> (MachineInstr &amp;MI, MachineBasicBlock &#42;BB) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42;</>}
  name={<><a href="#a91433c180ad2232456c3473327ffa71a">emitPatchableEventCall</a> (MachineInstr &amp;MI, MachineBasicBlock &#42;MBB) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a9a89d8a9888958def220bb30277c66dd">emitSetJmpShadowStackFix</a> (MachineInstr &amp;MI, MachineBasicBlock &#42;MBB) const</>}>
SetJmp implies future control flow change upon calling the corresponding LongJmp. <a href="#a9a89d8a9888958def220bb30277c66dd">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42;</>}
  name={<><a href="#adb8fe1bc6925d9aaee73cf8ec3e4e8d2">EmitSjLjDispatchBlock</a> (MachineInstr &amp;MI, MachineBasicBlock &#42;MBB) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a96b5fdf09cbaa3744868bb160ad1fd33">EmitTailCallLoadRetAddr</a> (SelectionDAG &amp;DAG, SDValue &amp;OutRetAddr, SDValue Chain, bool IsTailCall, bool Is64Bit, int FPDiff, const SDLoc &amp;dl) const</>}>
Emit a load of return address if tail call optimization is performed and it is required. <a href="#a96b5fdf09cbaa3744868bb160ad1fd33">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42;</>}
  name={<><a href="#a6662e9bd609891f313d6afdd1e26c9db">EmitVAARGWithCustomInserter</a> (MachineInstr &amp;MI, MachineBasicBlock &#42;MBB) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a64ae0166ea0732e7d08610c6b11c9244">FP&#95;TO&#95;INTHelper</a> (SDValue Op, SelectionDAG &amp;DAG, bool IsSigned, SDValue &amp;Chain) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a603e81780090d28e4a691ef543bf5b0d">getAddressSpace</a> () const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#a3017fbecf88f2aac84425a9886a11a3e">GetAlignedArgumentStackSize</a> (unsigned StackSize, SelectionDAG &amp;DAG) const</>}>
Make the stack size align e.g 16n + 12 aligned for a 16-byte align requirement. <a href="#a3017fbecf88f2aac84425a9886a11a3e">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="unsigned"
  name={<><a href="#ae7fa6d3e7e388a28aa972e7bd49593dc">getGlobalWrapperKind</a> (const GlobalValue &#42;GV, const unsigned char OpFlags) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a300d2d93bfdab2717786de60ee7dfcaa">getMOVL</a> (SelectionDAG &amp;DAG, const SDLoc &amp;dl, MVT VT, SDValue V1, SDValue V2) const</>}>
Returns a vector&#95;shuffle mask for an movs&#123;s|d&#125;, movd operation of specified width. <a href="#a300d2d93bfdab2717786de60ee7dfcaa">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a4e8fa8d0165f4b68bbe05487428ba6a5">getRecipEstimate</a> (SDValue Op, SelectionDAG &amp;DAG, int Enabled, int &amp;RefinementSteps) const override</>}>
<a href="/docs/api/classes/llvm/use">Use</a> rcp&#42; to speed up fdiv calculations. <a href="#a4e8fa8d0165f4b68bbe05487428ba6a5">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &gt;</>}
  name={<><a href="#a2d12771a48cc8b16535eeb9ae4ce94fc">getRoundingControlRegisters</a> () const override</>}>
Returns a 0 terminated array of rounding control registers that can be attached into strict FP call. <a href="#a2d12771a48cc8b16535eeb9ae4ce94fc">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/namespaces/llvm/#aad72cfbb210808985a9dc19f4e5d8542">MCPhysReg</a> &#42;</>}
  name={<><a href="#a92816ba1d0a0f3eb57fd758e67f5f1a3">getScratchRegisters</a> (CallingConv::ID CC) const override</>}>
Returns a 0 terminated array of registers that can be safely used as scratch registers. <a href="#a92816ba1d0a0f3eb57fd758e67f5f1a3">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a6dcc8a9a339f05f170eebe8a60c8a0f3">getSqrtEstimate</a> (SDValue Op, SelectionDAG &amp;DAG, int Enabled, int &amp;RefinementSteps, bool &amp;UseOneConstNR, bool Reciprocal) const override</>}>
<a href="/docs/api/classes/llvm/use">Use</a> rsqrt&#42; to speed up sqrt calculations. <a href="#a6dcc8a9a339f05f170eebe8a60c8a0f3">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/structs/llvm/evt">EVT</a></>}
  name={<><a href="#acdc2d795c628469393213a614542a610">getTypeForExtReturn</a> (LLVMContext &amp;Context, EVT VT, ISD::NodeType ExtendKind) const override</>}>
Return the type that should be used to zero or sign extend a zeroext/signext integer return value. <a href="#acdc2d795c628469393213a614542a610">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#ac09bc33a0671e74f38c6c1f3654c0dd3">initializeSplitCSR</a> (MachineBasicBlock &#42;Entry) const override</>}>
Perform necessary initialization to handle a subset of CSRs explicitly via copies. <a href="#ac09bc33a0671e74f38c6c1f3654c0dd3">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#aa60e5f2c24121347f67024637aa74405">insertCopiesSplitCSR</a> (MachineBasicBlock &#42;Entry, const SmallVectorImpl&lt; MachineBasicBlock &#42; &gt; &amp;Exits) const override</>}>
Insert explicit copies in entry and exit blocks. <a href="#aa60e5f2c24121347f67024637aa74405">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a09efcfe9c3e80e9ff5c0e21887c4a542">IsEligibleForTailCallOptimization</a> (TargetLowering::CallLoweringInfo &amp;CLI, CCState &amp;CCInfo, SmallVectorImpl&lt; CCValAssign &gt; &amp;ArgLocs, bool IsCalleePopSRet) const</>}>
<a href="/docs/api/namespaces/llvm/check">Check</a> whether the call is eligible for tail call optimization. <a href="#a09efcfe9c3e80e9ff5c0e21887c4a542">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a20b0a79348cf4200832a334e418ae71f">isFsqrtCheap</a> (SDValue Op, SelectionDAG &amp;DAG) const override</>}>
<a href="/docs/api/namespaces/llvm/check">Check</a> if replacement of SQRT with RSQRT should be disabled. <a href="#a20b0a79348cf4200832a334e418ae71f">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a9c52d2f566091bd09fa0971defd33b90">isUsedByReturnOnly</a> (SDNode &#42;N, SDValue &amp;Chain) const override</>}>
Return true if result of the specified node is used by a return node only. <a href="#a9c52d2f566091bd09fa0971defd33b90">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a232b0814c67b87d0a11dd4b5204c6fb2">LowerADDROFRETURNADDR</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ae28a3821944125ba0f7da1db935b96a6">LowerBlockAddress</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a402c2742dfd1e03caf54874fccb73a32">LowerBRCOND</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a44257daf4209aa06b3933d8f2567ce27">LowerBUILD&#95;VECTOR</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ab7daed1bc68b8961bb301f43ba08e617">LowerCall</a> (CallLoweringInfo &amp;CLI, SmallVectorImpl&lt; SDValue &gt; &amp;InVals) const override</>}>
This hook must be implemented to lower calls into the specified DAG. <a href="#ab7daed1bc68b8961bb301f43ba08e617">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#aa4d17c5d956c0b8d5187b420ac95e036">LowerCallResult</a> (SDValue Chain, SDValue InGlue, CallingConv::ID CallConv, bool isVarArg, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins, const SDLoc &amp;dl, SelectionDAG &amp;DAG, SmallVectorImpl&lt; SDValue &gt; &amp;InVals, uint32&#95;t &#42;RegMask) const</>}>
Lower the result values of a call into the appropriate copies out of appropriate physical registers. <a href="#aa4d17c5d956c0b8d5187b420ac95e036">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#abe3e093d027081956ab9551460bd0be2">LowerConstantPool</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ae55b190c2d96b5b2f76f685adec30a6a">LowerDYNAMIC&#95;STACKALLOC</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a59390fd04333fa49fabbf4be6b59bede">LowerEH&#95;RETURN</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a81dd96f741e724d4719ce254aec6c361">lowerEH&#95;SJLJ&#95;LONGJMP</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a68e2568dd5d3fa88bd93886e0c3559da">lowerEH&#95;SJLJ&#95;SETJMP</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a5fa628530d393e464070fe32d37a4ba3">lowerEH&#95;SJLJ&#95;SETUP&#95;DISPATCH</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a3a707f6075019fa15f6d3e0e4de732a4">LowerExternalSymbol</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a3d1b727cab043cd79cb6ea3e8184bd29">LowerEXTRACT&#95;VECTOR&#95;ELT</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a59bbfb435f70f941553758ad0774f2f3">lowerFaddFsub</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
Depending on uarch and/or optimizing for size, we might prefer to use a vector operation in place of the typical scalar operation. <a href="#a59bbfb435f70f941553758ad0774f2f3">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a4daa2ca582e132e3a08eca54c5353179">LowerFormalArguments</a> (SDValue Chain, CallingConv::ID CallConv, bool isVarArg, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;Ins, const SDLoc &amp;dl, SelectionDAG &amp;DAG, SmallVectorImpl&lt; SDValue &gt; &amp;InVals) const override</>}>
This hook must be implemented to lower the incoming (formal) arguments, described by the Ins array, into the specified DAG. <a href="#a4daa2ca582e132e3a08eca54c5353179">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#aa137c76efed16ed8728cbe97e30d97b3">LowerFP&#95;EXTEND</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#afff4d2f3a2973b8a8d5f1b60285dbe06">LowerFP&#95;ROUND</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a72125c02ec314b74c085a97cf61f3a52">LowerFP&#95;TO&#95;BF16</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a09c8f29903cedf48e5d2b3007353450e">LowerFP&#95;TO&#95;INT</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a3468e59fc36fcb47df12edd22fd36955">LowerFP&#95;TO&#95;INT&#95;SAT</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a341ce13c6b9f4243fa08921554258622">LowerFRAME&#95;TO&#95;ARGS&#95;OFFSET</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a1f0c9dd1c48cacdfa821f7ab49fa96a5">LowerFRAMEADDR</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a33672ebdcfb03f655b2a4148f144df5b">LowerGC&#95;TRANSITION</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a1321d92ff60dd32f0671a9546e44c965">LowerGET&#95;FPENV&#95;MEM</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a430ebeef6ceaa5a9d0a29253f14018e5">LowerGET&#95;ROUNDING</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a015553534b38343f00c8c096b90696cf">LowerGlobalAddress</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a3635663c936a6745c4ea8315035c69ba">LowerGlobalOrExternal</a> (SDValue Op, SelectionDAG &amp;DAG, bool ForCall) const</>}>
Creates target global address or external symbol nodes for calls or other uses. <a href="#a3635663c936a6745c4ea8315035c69ba">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a329864512ef9e9a1400cb96630207700">LowerGlobalTLSAddress</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/loadinst">LoadInst</a> &#42;</>}
  name={<><a href="#acb51736698ae53a8d882e21925b81954">lowerIdempotentRMWIntoFencedLoad</a> (AtomicRMWInst &#42;AI) const override</>}>
On some platforms, an AtomicRMW that never actually modifies the value (such as fetch&#95;add of 0) can be turned into a fence followed by an atomic load. <a href="#acb51736698ae53a8d882e21925b81954">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a6ace38cbafb4466803b4fa12a484c221">LowerINIT&#95;TRAMPOLINE</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a7fa248020f2f17136638e64bf8042dd5">LowerINSERT&#95;VECTOR&#95;ELT</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a1a05cd9a29392791cee47ce7d448a6c2">LowerINTRINSIC&#95;WO&#95;CHAIN</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a42dc222f2d796d56b8f6fb8073a97328">LowerJumpTable</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a90321e70801009eda27df4bfdf10f71c">LowerLRINT&#95;LLRINT</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#adf70fe24896195cee150786395a12ac3">LowerMemArgument</a> (SDValue Chain, CallingConv::ID CallConv, const SmallVectorImpl&lt; ISD::InputArg &gt; &amp;ArgInfo, const SDLoc &amp;dl, SelectionDAG &amp;DAG, const CCValAssign &amp;VA, MachineFrameInfo &amp;MFI, unsigned i) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a7c2a9aeb9cbe31170365402b5a1ed6ae">LowerMemOpCallTo</a> (SDValue Chain, SDValue StackPtr, SDValue Arg, const SDLoc &amp;dl, SelectionDAG &amp;DAG, const CCValAssign &amp;VA, ISD::ArgFlagsTy Flags, bool isByval) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a0056dc4a32bf331ac24d9bcb1ed36bb0">LowerRESET&#95;FPENV</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ab9af01afeebab7c828e2595aece7ce85">LowerReturn</a> (SDValue Chain, CallingConv::ID CallConv, bool isVarArg, const SmallVectorImpl&lt; ISD::OutputArg &gt; &amp;Outs, const SmallVectorImpl&lt; SDValue &gt; &amp;OutVals, const SDLoc &amp;dl, SelectionDAG &amp;DAG) const override</>}>
This hook must be implemented to lower outgoing return values, described by the Outs array, into the specified DAG. <a href="#ab9af01afeebab7c828e2595aece7ce85">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a97f484a19478ba695318ca846352b6b7">LowerRETURNADDR</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a406e66f77d02c54200c56d18ad7d4606">LowerSELECT</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#abb7803ce3754aa9fddfd53405690e74d">LowerSET&#95;FPENV&#95;MEM</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#adff19ec2b5ab688b726ee17e4d714138">LowerSET&#95;ROUNDING</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a23f125e48b475888d9580da2b3241eaa">LowerSETCC</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ab0e4d87271f1745ef032aed83dabe510">LowerSETCCCARRY</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#ae1bbb7ab919ec0c381a0b89d12fa38f0">LowerSINT&#95;TO&#95;FP</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a40d2cf7f935e9873a736eb37132de88d">LowerTRUNCATE</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a6d2b30b5592c53a9de885da5a90d154d">LowerUINT&#95;TO&#95;FP</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a6df5a54087b0164786c1b3f1a121cffd">LowerVAARG</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a9eb658067d017bafc5ad9b67e539ae8b">LowerVASTART</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a5b715117504cc9cf14e16cecf281e27b">LowerVSELECT</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#addd8b8b94aa125905688044a6dd2d478">LowerWin64&#95;FP&#95;TO&#95;INT128</a> (SDValue Op, SelectionDAG &amp;DAG, SDValue &amp;Chain) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a8fe5dd0286a144930329f8b04833f7ec">LowerWin64&#95;i128OP</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a7c4bfd42d245eb41c76317518a497184">LowerWin64&#95;INT128&#95;TO&#95;FP</a> (SDValue Op, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/sdvalue">SDValue</a></>}
  name={<><a href="#a385ab5f55d91b6d6c92a5d2ec8f737e3">LRINT&#95;LLRINTHelper</a> (SDNode &#42;N, SelectionDAG &amp;DAG) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ab12e8b204f28c788c70b7d2c93521e09">mayBeEmittedAsTailCall</a> (const CallInst &#42;CI) const override</>}>
Return true if the target may be able emit the call instruction as a tail call. <a href="#ab12e8b204f28c788c70b7d2c93521e09">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a02ba0fbeaccacb7a8887b62810e0f711">needsCmpXchgNb</a> (Type &#42;MemType) const</>}>
Returns true if the operand type is exactly twice the native width, and the corresponding cmpxchg8b or cmpxchg16b instruction is available. <a href="#a02ba0fbeaccacb7a8887b62810e0f711">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a6b4d043dafc9dc7465f2f12700665848">optimizeFMulOrFDivAsShiftAddBitcast</a> (SDNode &#42;N, SDValue FPConst, SDValue IntPow2) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a36ac13a178bdda5a9a97633c6c853990">SetupEntryBlockForSjLj</a> (MachineInstr &amp;MI, MachineBasicBlock &#42;MBB, MachineBasicBlock &#42;DispatchBB, int FI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/targetloweringbase/#aba40628328a660c78a9d73cc209f5e84">TargetLoweringBase::AtomicExpansionKind</a></>}
  name={<><a href="#a553c0018101813c15a59063ce7f36bf3">shouldExpandAtomicLoadInIR</a> (LoadInst &#42;LI) const override</>}>
Returns how the given (atomic) load should be expanded by the IR-level AtomicExpand pass. <a href="#a553c0018101813c15a59063ce7f36bf3">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/targetloweringbase/#aba40628328a660c78a9d73cc209f5e84">TargetLoweringBase::AtomicExpansionKind</a></>}
  name={<><a href="#ac53bbecb27c9603445acf1e3965432f4">shouldExpandAtomicRMWInIR</a> (AtomicRMWInst &#42;AI) const override</>}>
Returns how the IR-level AtomicExpand pass should expand the given AtomicRMW, if at all. <a href="#ac53bbecb27c9603445acf1e3965432f4">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/targetloweringbase/#aba40628328a660c78a9d73cc209f5e84">TargetLoweringBase::AtomicExpansionKind</a></>}
  name={<><a href="#abd31564b7faa43985a88235bb323eae3">shouldExpandAtomicStoreInIR</a> (StoreInst &#42;SI) const override</>}>
Returns how the given (atomic) store should be expanded by the IR-level AtomicExpand pass into. <a href="#abd31564b7faa43985a88235bb323eae3">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/classes/llvm/targetloweringbase/#aba40628328a660c78a9d73cc209f5e84">TargetLoweringBase::AtomicExpansionKind</a></>}
  name={<><a href="#a382bb57dc50ee6687a4afeff9bf94278">shouldExpandLogicAtomicRMWInIR</a> (AtomicRMWInst &#42;AI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a32e781d6b9f2dbd7f4d31edfa19ee795">supportSplitCSR</a> (MachineFunction &#42;MF) const override</>}>
Return true if the target supports that a subset of CSRs for the given machine function is handled explicitly via copies. <a href="#a32e781d6b9f2dbd7f4d31edfa19ee795">More...</a>
</MembersIndexItem>

</MembersIndex>

## Private Member Attributes Index

<MembersIndex>

<MembersIndexItem
  type={<>std::vector&lt; <a href="/docs/api/classes/llvm/apfloat">APFloat</a> &gt;</>}
  name={<><a href="#a628ac19a4ddc4a22d94fb57a6a18f700">LegalFPImmediates</a></>}>
A list of legal FP immediates. <a href="#a628ac19a4ddc4a22d94fb57a6a18f700">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/x86subtarget">X86Subtarget</a> &amp;</>}
  name={<><a href="#abcb67b471446e52c5d56aa87f08f28ce">Subtarget</a></>}>
Keep a reference to the <a href="/docs/api/classes/llvm/x86subtarget">X86Subtarget</a> around so that we can make the right decision when generating code for different targets. <a href="#abcb67b471446e52c5d56aa87f08f28ce">More...</a>
</MembersIndexItem>

</MembersIndex>


Definition at line 1052 of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>.

<SectionDefinition>

## Public Constructors

### X86TargetLowering() {#ae9e81fca4b22706c50ad62e3241b6286}

<MemberDefinition
  prototype={<>X86TargetLowering::X86TargetLowering (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/x86targetmachine">X86TargetMachine</a> &amp; TM, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/x86subtarget">X86Subtarget</a> &amp; STI)</>}
  labels = {["explicit"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01054">1054</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l00129">129</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Member Functions

### addressingModeSupportsTLS() {#adb85795e16fa504b6b2d37650c267b2b}

<MemberDefinition
  prototype={<>bool X86TargetLowering::addressingModeSupportsTLS (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/globalvalue">GlobalValue</a> &amp;) const</>}
  labels = {["virtual"]}>
Returns true if the targets addressing mode can target thread local storage (TLS).

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01395">1395</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l19364">19364</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### allowsMemoryAccess() {#acca525d32f859c8c653921b5fff62ed3}

<MemberDefinition
  prototype={<>bool X86TargetLowering::allowsMemoryAccess (<a href="/docs/api/classes/llvm/llvmcontext">LLVMContext</a> &amp; Context, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/datalayout">DataLayout</a> &amp; DL, <a href="/docs/api/structs/llvm/evt">EVT</a> VT, unsigned AddrSpace, <a href="/docs/api/structs/llvm/align">Align</a> Alignment, <a href="/docs/api/classes/llvm/machinememoperand/#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> Flags=<a href="/docs/api/classes/llvm/machinememoperand/#aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6">MachineMemOperand::MONone</a>, unsigned &#42; Fast=nullptr) const</>}
  labels = {["virtual"]}>
This function returns true if the memory access is aligned or if the target allows this specific unaligned memory access.

If the access is allowed, the optional final parameter returns a relative speed of the access (as defined by the target).

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01108">1108</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp/#l00380">380</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp">X86ISelLoweringCall.cpp</a>.
</MemberDefinition>

### allowsMemoryAccess() {#a76385ca67c48554c408107c686ed0c68}

<MemberDefinition
  prototype={<>bool llvm::X86TargetLowering::allowsMemoryAccess (<a href="/docs/api/classes/llvm/llvmcontext">LLVMContext</a> &amp; Context, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/datalayout">DataLayout</a> &amp; DL, <a href="/docs/api/structs/llvm/evt">EVT</a> VT, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinememoperand">MachineMemOperand</a> &amp; MMO, unsigned &#42; Fast) const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01114">1114</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>.
</MemberDefinition>

### allowsMisalignedMemoryAccesses() {#a7fdb4a73925c17adcb4eaeafda02978d}

<MemberDefinition
  prototype={<>bool X86TargetLowering::allowsMisalignedMemoryAccesses (<a href="/docs/api/structs/llvm/evt">EVT</a> VT, unsigned AS, <a href="/docs/api/structs/llvm/align">Align</a> Alignment, <a href="/docs/api/classes/llvm/machinememoperand/#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> Flags, unsigned &#42; Fast) const</>}
  labels = {["virtual"]}>
Returns true if the target allows unaligned memory accesses of the specified type.

Returns whether it is &quot;fast&quot; in the last argument.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01100">1100</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp/#l00361">361</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp">X86ISelLoweringCall.cpp</a>.
</MemberDefinition>

### allowTruncateForTailCall() {#a9c91bde4107b00ee5520f121253437ef}

<MemberDefinition
  prototype={<>bool X86TargetLowering::allowTruncateForTailCall (<a href="/docs/api/classes/llvm/type">Type</a> &#42; FromTy, <a href="/docs/api/classes/llvm/type">Type</a> &#42; ToTy) const</>}
  labels = {["virtual"]}>
Return true if a truncation from FromTy to ToTy is permitted when deciding whether a call is in tail position.

Typically this means that both results would be assigned to the same register or stack slot, but it could mean the target performs adequate checks of its own before proceeding with the tail call. Targets must return false when FromTy &lt;= ToTy.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01423">1423</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l35108">35108</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### areJTsAllowed() {#aaf07f4afc0dc648abf4f548e2db2b7c8}

<MemberDefinition
  prototype={<>bool X86TargetLowering::areJTsAllowed (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/function">Function</a> &#42; Fn) const</>}
  labels = {["virtual"]}>
Returns true if lowering to a jump table is allowed.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01483">1483</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l35275">35275</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### BuildFILD() {#a168f3532cb1605bbc91fcc079892e357}

<MemberDefinition
  prototype={<>std::pair&lt; SDValue, SDValue &gt; X86TargetLowering::BuildFILD (<a href="/docs/api/structs/llvm/evt">EVT</a> DstVT, <a href="/docs/api/structs/llvm/evt">EVT</a> SrcVT, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; DL, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Chain, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Pointer, <a href="/docs/api/structs/llvm/machinepointerinfo">MachinePointerInfo</a> PtrInfo, <a href="/docs/api/structs/llvm/align">Align</a> Alignment, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01585">1585</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l19816">19816</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### canCreateUndefOrPoisonForTargetNode() {#af2d807474cb0bf45eccd77f335159b8f}

<MemberDefinition
  prototype={<>bool X86TargetLowering::canCreateUndefOrPoisonForTargetNode (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; DemandedElts, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, bool PoisonOnly, bool ConsiderFlags, unsigned Depth) const</>}
  labels = {["virtual"]}>
Return true if <a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a> can create undef or poison from non-undef &amp; non-poison operands.

The DemandedElts argument limits the check to the requested vector elements.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01322">1322</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l44490">44490</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### canMergeStoresTo() {#a66a0f33d36e31ddfbd254a77524f9192}

<MemberDefinition
  prototype={<>bool X86TargetLowering::canMergeStoresTo (unsigned AS, <a href="/docs/api/structs/llvm/evt">EVT</a> MemVT, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}
  labels = {["virtual"]}>
Returns if it&#39;s reasonable to merge stores to MemVT size.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01181">1181</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l03433">3433</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### computeKnownBitsForTargetNode() {#ae0caaab3a18e77b9f48dc88b3b757dd6}

<MemberDefinition
  prototype={<>void X86TargetLowering::computeKnownBitsForTargetNode (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/structs/llvm/knownbits">KnownBits</a> &amp; Known, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; DemandedElts, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, unsigned Depth=0) const</>}
  labels = {["virtual"]}>
Determine which of the bits specified in Mask are known to be either zero or one and return them in the KnownZero/KnownOne bitsets.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01282">1282</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l38187">38187</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### ComputeNumSignBitsForTargetNode() {#aa734719767b4f7faea1f7b40554f30be}

<MemberDefinition
  prototype={<>unsigned X86TargetLowering::ComputeNumSignBitsForTargetNode (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; DemandedElts, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, unsigned Depth) const</>}
  labels = {["virtual"]}>
Determine the number of bits in the operation that are sign bits.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01289">1289</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l38650">38650</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### convertSelectOfConstantsToMath() {#a35f30c99560e45f1031fe1855c73b02c}

<MemberDefinition
  prototype={<>bool X86TargetLowering::convertSelectOfConstantsToMath (<a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}
  labels = {["virtual"]}>
Return true if a select of constants (select Cond, C1, C2) should be transformed into simple math ops with the condition value.

For example: select Cond, C1, C1-1 --&gt; add (zext Cond), C1-1

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01509">1509</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l03305">3305</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### convertSetCCLogicToBitwiseLogic() {#abba0e811da8d1436a96fda0e356a6d24}

<MemberDefinition
  prototype={<>bool llvm::X86TargetLowering::convertSetCCLogicToBitwiseLogic (<a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}
  labels = {["inline", "virtual"]}>
<a href="/docs/api/classes/llvm/use">Use</a> bitwise logic to make pairs of compares more efficient.

For example: and (seteq A, B), (seteq C, D) --&gt; seteq (or (xor A, B), (xor C, D)), 0 This should be true when it takes more than one instruction to lower setcc (cmp+set on x86 scalar), when bitwise ops are faster than logic on condition bits (crand on PowerPC), and/or when reducing cmp+br is a win.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01265">1265</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>.
</MemberDefinition>

### createFastISel() {#ae0a481e8df0f6d0d536fa71fa5c5f3d9}

<MemberDefinition
  prototype={<>FastISel &#42; X86TargetLowering::createFastISel (<a href="/docs/api/classes/llvm/functionloweringinfo">FunctionLoweringInfo</a> &amp; funcInfo, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetlibraryinfo">TargetLibraryInfo</a> &#42; libInfo) const</>}
  labels = {["virtual"]}>
This method returns a target specific <a href="/docs/api/classes/llvm/fastisel">FastISel</a> object, or null if the target does not support &quot;fast&quot; ISel.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01564">1564</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l02771">2771</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### decomposeMulByConstant() {#aaef16aaed0ce790c381e75d7c9253f1e}

<MemberDefinition
  prototype={<>bool X86TargetLowering::decomposeMulByConstant (<a href="/docs/api/classes/llvm/llvmcontext">LLVMContext</a> &amp; Context, <a href="/docs/api/structs/llvm/evt">EVT</a> VT, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> C) const</>}
  labels = {["virtual"]}>
Return true if it is profitable to transform an integer multiplication-by-constant into simpler operations like shifts and adds.

This may be true if the target does not directly support the multiplication operation for the specified type or the sequence of simpler ops is faster than the multiply.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01511">1511</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l03314">3314</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### EmitInstrWithCustomInserter() {#a5fd231b7f6dc1db67a2bb2f48bf5f342}

<MemberDefinition
  prototype={<>MachineBasicBlock &#42; X86TargetLowering::EmitInstrWithCustomInserter (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; MBB) const</>}
  labels = {["virtual"]}>
This method should be implemented by targets that mark instructions with the &#39;usesCustomInserter&#39; flag.

These instructions are special in various ways, which require special support to insert. The specified <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> is created but not inserted into any basic blocks, and this method is called to expand it into a sequence of instructions, potentially also creating new basic blocks and control flow. As long as the returned basic block is different (i.e., we created a new one), the custom inserter is free to modify the rest of <code>MBB</code>.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01169">1169</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l37349">37349</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### EmitKCFICheck() {#a89a6b95d310330e345c3aee6a07ffd96}

<MemberDefinition
  prototype={<>MachineInstr &#42; X86TargetLowering::EmitKCFICheck (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &amp; MBB, <a href="/docs/api/classes/llvm/machinebasicblock/#ab6395548cae73865213e279ae461db54">MachineBasicBlock::instr&#95;iterator</a> &amp; MBBI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetinstrinfo">TargetInstrInfo</a> &#42; TII) const</>}
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01617">1617</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l60925">60925</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### emitStackGuardXorFP() {#ad4b65d0fe3e7a2dd0eed89a2c22d23bd}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::emitStackGuardXorFP (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Val, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; DL) const</>}
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01576">1576</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l02745">2745</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### expandIndirectJTBranch() {#adfbecc9eaa3da520aafda5f3078baf3f}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::expandIndirectJTBranch (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; dl, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Value, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Addr, int JTI, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}
  labels = {["virtual"]}>
Expands target specific indirect branch for the case of <a href="/docs/api/namespaces/llvm/jumptable">JumpTable</a> expansion.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01654">1654</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l59598">59598</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### ExpandInlineAsm() {#a687e754bf03f8d135bc899b49db74472}

<MemberDefinition
  prototype={<>bool X86TargetLowering::ExpandInlineAsm (<a href="/docs/api/classes/llvm/callinst">CallInst</a> &#42;) const</>}
  labels = {["virtual"]}>
This hook allows the target to expand an inline asm call to be explicit llvm code if it wants to.

This is useful for turning simple inline asms into LLVM intrinsics, which gives the compiler more information about the behavior of the code.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01349">1349</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l59778">59778</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### functionArgumentNeedsConsecutiveRegisters() {#a48e8c06ef441f4292cca267972e02055}

<MemberDefinition
  prototype={<>bool X86TargetLowering::functionArgumentNeedsConsecutiveRegisters (<a href="/docs/api/classes/llvm/type">Type</a> &#42; Ty, <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CallConv, bool isVarArg, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/datalayout">DataLayout</a> &amp; DL) const</>}
  labels = {["virtual"]}>
For some targets, an LLVM struct type must be broken down into multiple simple types, but the calling convention specifies that the entire struct must be passed in a block of consecutive registers.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01607">1607</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp/#l00236">236</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp">X86ISelLoweringCall.cpp</a>.
</MemberDefinition>

### getByValTypeAlignment() {#a4fcc58c4d285835e0ac6fc644012b0be}

<MemberDefinition
  prototype={<>Align X86TargetLowering::getByValTypeAlignment (<a href="/docs/api/classes/llvm/type">Type</a> &#42; Ty, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/datalayout">DataLayout</a> &amp; DL) const</>}
  labels = {["virtual"]}>
Return the desired alignment for ByVal aggregate function arguments in the caller parameter area.

For <a href="/docs/api/namespaces/llvm/x86">X86</a>, aggregates that contains are placed at 16-byte boundaries while the rest are at 4-byte boundaries.

For <a href="/docs/api/namespaces/llvm/x86">X86</a>, aggregates that contain SSE vectors are placed at 16-byte boundaries while the rest are at 4-byte boundaries.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01083">1083</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp/#l00273">273</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp">X86ISelLoweringCall.cpp</a>.
</MemberDefinition>

### getConstraintType() {#a370d811aff2e392f420421995d439701}

<MemberDefinition
  prototype={<>X86TargetLowering::ConstraintType X86TargetLowering::getConstraintType (<a href="/docs/api/classes/llvm/stringref">StringRef</a> Constraint) const</>}
  labels = {["virtual"]}>
Given a constraint letter, return the type of constraint for this target.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01351">1351</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l59890">59890</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### getExceptionPointerRegister() {#adcc17da43772e9fa8d8aeb458a8f2d98}

<MemberDefinition
  prototype={<>Register X86TargetLowering::getExceptionPointerRegister (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/constant">Constant</a> &#42; PersonalityFn) const</>}
  labels = {["virtual"]}>
If a physical register, this returns the register that receives the exception address on entry to an EH pad.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01553">1553</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l27985">27985</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### getExceptionSelectorRegister() {#a3968afa27f1e806f9448f94527d61d53}

<MemberDefinition
  prototype={<>Register X86TargetLowering::getExceptionSelectorRegister (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/constant">Constant</a> &#42; PersonalityFn) const</>}
  labels = {["virtual"]}>
If a physical register, this returns the register that receives the exception typeid on entry to a landing pad.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01558">1558</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l27993">27993</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### getInlineAsmMemConstraint() {#a3ba8881f3b3a742488705f0d17bb2db5}

<MemberDefinition
  prototype={<>InlineAsm::ConstraintCode llvm::X86TargetLowering::getInlineAsmMemConstraint (<a href="/docs/api/classes/llvm/stringref">StringRef</a> ConstraintCode) const</>}
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01369">1369</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>.
</MemberDefinition>

### getIRStackGuard() {#a4cb54e7d62530f9e973ff35f6301de6a}

<MemberDefinition
  prototype={<>Value &#42; X86TargetLowering::getIRStackGuard (<a href="/docs/api/classes/llvm/irbuilderbase">IRBuilderBase</a> &amp; IRB) const</>}
  labels = {["virtual"]}>
If the target has a standard location for the stack protector cookie, returns the address of that location.

Otherwise, returns nullptr.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01569">1569</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp/#l00550">550</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp">X86ISelLoweringCall.cpp</a>.
</MemberDefinition>

### getJumpConditionMergingParams() {#ae825ce933018e12e8997a98923a1a4d8}

<MemberDefinition
  prototype={<>TargetLoweringBase::CondMergingParams X86TargetLowering::getJumpConditionMergingParams (<a href="/docs/api/classes/llvm/instruction/#ac26154a24f393f523c87cc5f8239f36c">Instruction::BinaryOps</a> Opc, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/value">Value</a> &#42; Lhs, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/value">Value</a> &#42; Rhs) const</>}
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01227">1227</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l03588">3588</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### getJumpTableEncoding() {#a14ba729e50c70d2bff3f12c884209140}

<MemberDefinition
  prototype="unsigned X86TargetLowering::getJumpTableEncoding () const"
  labels = {["virtual"]}>
Return the entry encoding for a jump table in the current function.

The returned value is a member of the <a href="/docs/api/classes/llvm/machinejumptableinfo/#aaa21facdbb167f7c33d21907b8e5b9d3">MachineJumpTableInfo::JTEntryKind</a> enum.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01057">1057</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp/#l00421">421</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp">X86ISelLoweringCall.cpp</a>.
</MemberDefinition>

### getMaxSupportedInterleaveFactor() {#a8b0b7687cd51e781f5b3851d9dcc10a6}

<MemberDefinition
  prototype="unsigned llvm::X86TargetLowering::getMaxSupportedInterleaveFactor () const"
  labels = {["inline", "virtual"]}>
Get the maximum supported factor for interleaved memory accesses.

Default to be the minimum interleave factor: 2.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01629">1629</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>.
</MemberDefinition>

### getNegatedExpression() {#a402c372a2886c19770de2cc65b41a7e0}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::getNegatedExpression (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, bool LegalOperations, bool ForCodeSize, <a href="/docs/api/classes/llvm/targetloweringbase/#ad717707a2df4226d0388460e87c8cd84">NegatibleCost</a> &amp; Cost, unsigned Depth) const</>}
  labels = {["virtual"]}>
Return the newly negated expression if the cost is not expensive and set the cost in <code><a href="/docs/api/namespaces/llvm/#a19921a3ceb99548f498d3df118eda9ed">Cost</a></code> to indicate that if it is cheaper or neutral to do the negation.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01163">1163</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l54116">54116</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### getNumRegistersForCallingConv() {#aba30f84d7fd0dd3361ff92fe1e53d9ca}

<MemberDefinition
  prototype={<>unsigned X86TargetLowering::getNumRegistersForCallingConv (<a href="/docs/api/classes/llvm/llvmcontext">LLVMContext</a> &amp; Context, <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CC, <a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}
  labels = {["virtual"]}>
Certain targets require unusual breakdowns of certain types.

For MIPS, this occurs when a vector type is used, as vector are passed through the integer register set.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01599">1599</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp/#l00138">138</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp">X86ISelLoweringCall.cpp</a>.
</MemberDefinition>

### getOptimalMemOpType() {#a53dee73973a09e035447943bb5bde29e}

<MemberDefinition
  prototype={<>EVT X86TargetLowering::getOptimalMemOpType (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/memop">MemOp</a> &amp; Op, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> AttributeList &amp; FuncAttributes) const</>}
  labels = {["virtual"]}>
It returns EVT::Other if the type should be determined using generic target-independent logic.

For vector ops we check that the overall size isn&#39;t larger than our preferred vector width.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01085">1085</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp/#l00288">288</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp">X86ISelLoweringCall.cpp</a>.
</MemberDefinition>

### getPICJumpTableRelocBase() {#a0b5f9da7c8b5d244b67be30f07debf6c}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::getPICJumpTableRelocBase (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Table, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}
  labels = {["virtual"]}>
Returns relocation base for the given PIC jumptable.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01073">1073</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp/#l00479">479</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp">X86ISelLoweringCall.cpp</a>.
</MemberDefinition>

### getPICJumpTableRelocBaseExpr() {#a424abc19654b712885d63747e7f5b4db}

<MemberDefinition
  prototype={<>const MCExpr &#42; X86TargetLowering::getPICJumpTableRelocBaseExpr (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &#42; MF, unsigned JTI, <a href="/docs/api/classes/llvm/mccontext">MCContext</a> &amp; Ctx) const</>}
  labels = {["virtual"]}>
This returns the relocation base for the given PIC jumptable, the same as getPICJumpTableRelocBase, but as an <a href="/docs/api/classes/llvm/mcexpr">MCExpr</a>.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01076">1076</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp/#l00492">492</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp">X86ISelLoweringCall.cpp</a>.
</MemberDefinition>

### getPreferredSwitchConditionType() {#ab40e47d665eb61ef848654a1d6526f7d}

<MemberDefinition
  prototype={<>MVT X86TargetLowering::getPreferredSwitchConditionType (<a href="/docs/api/classes/llvm/llvmcontext">LLVMContext</a> &amp; Context, <a href="/docs/api/structs/llvm/evt">EVT</a> ConditionVT) const</>}
  labels = {["virtual"]}>
Returns preferred type for switch condition.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01485">1485</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l35284">35284</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### getPreferredVectorAction() {#ac812947e59d1a47c994bc61bb372c743}

<MemberDefinition
  prototype={<>TargetLoweringBase::LegalizeTypeAction X86TargetLowering::getPreferredVectorAction (<a href="/docs/api/classes/llvm/mvt">MVT</a> VT) const</>}
  labels = {["virtual"]}>
Customize the preferred legalization strategy for certain types.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01592">1592</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l02754">2754</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### getPrefLoopAlignment() {#a010c17359b18d005263da7a193fe2872}

<MemberDefinition
  prototype={<>Align X86TargetLowering::getPrefLoopAlignment (<a href="/docs/api/classes/llvm/machineloop">MachineLoop</a> &#42; ML) const</>}
  labels = {["virtual"]}>
Return the preferred loop alignment.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01657">1657</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l61043">61043</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### getRegForInlineAsmConstraint() {#a7a7237cd5cb35f9159b32a96f4b14541}

<MemberDefinition
  prototype={<>std::pair&lt; unsigned, const TargetRegisterClass &#42; &gt; X86TargetLowering::getRegForInlineAsmConstraint (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterinfo">TargetRegisterInfo</a> &#42; TRI, <a href="/docs/api/classes/llvm/stringref">StringRef</a> Constraint, <a href="/docs/api/classes/llvm/mvt">MVT</a> VT) const</>}
  labels = {["virtual"]}>
Given a physical register constraint (e.g.

&#123;edx&#125;), return the register number and the register class for the register. This should only be used for C&#95;Register constraints. On error, this returns a register number of 0.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01386">1386</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l60355">60355</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### getRegisterByName() {#a42f7160579c4a68a75447d21da859821}

<MemberDefinition
  prototype={<>Register X86TargetLowering::getRegisterByName (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> char &#42; RegName, <a href="/docs/api/classes/llvm/llt">LLT</a> Ty, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}
  labels = {["virtual"]}>
Return the register <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">ID</a> of the name passed in.

Used by named register global variables extension. There is no target-independent behaviour so the default action is to bail.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01547">1547</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l27946">27946</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### getRegisterTypeForCallingConv() {#a7c19f0fe8ae2a12ed0c5cf142a520522}

<MemberDefinition
  prototype={<>MVT X86TargetLowering::getRegisterTypeForCallingConv (<a href="/docs/api/classes/llvm/llvmcontext">LLVMContext</a> &amp; Context, <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CC, <a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}
  labels = {["virtual"]}>
Certain combinations of ABIs, Targets and features require that types are legal for some operations and not for other operations.

For MIPS all vector types must be passed through the integer register set.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01596">1596</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp/#l00102">102</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp">X86ISelLoweringCall.cpp</a>.
</MemberDefinition>

### getReturnAddressFrameIndex() {#adc0b03138cc7b455d625146b7091345d}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::getReturnAddressFrameIndex (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01347">1347</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l02899">2899</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### getSafeStackPointerLocation() {#aae8b0683e3e2b366aaac8bca13553f42}

<MemberDefinition
  prototype={<>Value &#42; X86TargetLowering::getSafeStackPointerLocation (<a href="/docs/api/classes/llvm/irbuilderbase">IRBuilderBase</a> &amp; IRB) const</>}
  labels = {["virtual"]}>
Return true if the target stores SafeStack pointer at a fixed offset in some non-standard address space, and populates the address space and offset as appropriate.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01583">1583</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp/#l00644">644</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp">X86ISelLoweringCall.cpp</a>.
</MemberDefinition>

### getScalarShiftAmountTy() {#a4c9434966be55f571aeedb8a356b5b1c}

<MemberDefinition
  prototype={<>MVT llvm::X86TargetLowering::getScalarShiftAmountTy (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/datalayout">DataLayout</a> &amp; DL, <a href="/docs/api/structs/llvm/evt">EVT</a>) const</>}
  labels = {["inline", "virtual"]}>
Return the type to use for a scalar shift opcode, given the shifted amount type.

Targets should return a legal type if the input type is legal. Targets can return a type that is too small if the input type is illegal.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01063">1063</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>.
</MemberDefinition>

### getSDagStackGuard() {#a8f631e7cc44c1035e858c667b345ec78}

<MemberDefinition
  prototype={<>Value &#42; X86TargetLowering::getSDagStackGuard (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/module">Module</a> &amp; M) const</>}
  labels = {["virtual"]}>
Return the variable that&#39;s previously inserted by insertSSPDeclarations, if any, otherwise return nullptr.

Should be used only when getIRStackGuard returns nullptr.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01574">1574</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp/#l00625">625</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp">X86ISelLoweringCall.cpp</a>.
</MemberDefinition>

### getSetCCResultType() {#ae93a1ba51c086441ec1b9ea4cdca853a}

<MemberDefinition
  prototype={<>EVT X86TargetLowering::getSetCCResultType (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/datalayout">DataLayout</a> &amp; DL, <a href="/docs/api/classes/llvm/llvmcontext">LLVMContext</a> &amp; Context, <a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}
  labels = {["virtual"]}>
Return the value type to use for <a href="/docs/api/namespaces/llvm/isd/#a22ea9cec080dd5f4f47ba234c2f59110a0158ee47dfa868be5d28e2cbef70d5d0">ISD::SETCC</a>.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01273">1273</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp/#l00207">207</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp">X86ISelLoweringCall.cpp</a>.
</MemberDefinition>

### getSingleConstraintMatchWeight() {#ac437e7230f2990fd60bf089f20ea2e78}

<MemberDefinition
  prototype={<>TargetLowering::ConstraintWeight X86TargetLowering::getSingleConstraintMatchWeight (<a href="/docs/api/structs/llvm/targetlowering/asmoperandinfo">AsmOperandInfo</a> &amp; Info, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> char &#42; Constraint) const</>}
  labels = {["virtual"]}>
Examine constraint string and operand type and determine a weight value.

Examine constraint type and operand type and determine a weight value.

The operand object must already have been set up with the operand type.

This object must already have been set up with the operand type and the current alternative constraint selected.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01356">1356</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l59969">59969</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### getSSPStackGuardCheck() {#a79b927c27465f57caae75ac35b49409f}

<MemberDefinition
  prototype={<>Function &#42; X86TargetLowering::getSSPStackGuardCheck (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/module">Module</a> &amp; M) const</>}
  labels = {["virtual"]}>
If the target has a standard stack protection check function that performs validation and error handling, returns the function.

Otherwise, returns nullptr. Must be previously inserted by insertSSPDeclarations. Should be used only when getIRStackGuard returns nullptr.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01575">1575</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp/#l00634">634</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp">X86ISelLoweringCall.cpp</a>.
</MemberDefinition>

### getStackProbeSize() {#af64132885aa4151887699b689283e850}

<MemberDefinition
  prototype={<>unsigned X86TargetLowering::getStackProbeSize (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01625">1625</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l61036">61036</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### getStackProbeSymbolName() {#a92e17e524fe1c82a26b5433b6e9715e3}

<MemberDefinition
  prototype={<>StringRef X86TargetLowering::getStackProbeSymbolName (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}
  labels = {["virtual"]}>
Returns the name of the symbol used to emit stack probes or the empty string if not applicable.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01623">1623</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l61013">61013</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### getTargetConstantFromLoad() {#af23897e28e2e84966892e512317b6acc}

<MemberDefinition
  prototype={<>const Constant &#42; X86TargetLowering::getTargetConstantFromLoad (<a href="/docs/api/classes/llvm/loadsdnode">LoadSDNode</a> &#42; LD) const</>}
  labels = {["virtual"]}>
This method returns the constant pool value that will be loaded by LD.

NOTE: You must check for implicit extensions of the constant by LD.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01343">1343</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l04890">4890</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### getTargetNodeName() {#ab3547e3af4263fb24bac33b211aa07fb}

<MemberDefinition
  prototype={<>const char &#42; X86TargetLowering::getTargetNodeName (unsigned Opcode) const</>}
  labels = {["virtual"]}>
This method returns the name of a target specific DAG node.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01173">1173</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l34539">34539</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### getTgtMemIntrinsic() {#aed6a89a13d6da0fb09c283664b86ccd0}

<MemberDefinition
  prototype={<>bool X86TargetLowering::getTgtMemIntrinsic (<a href="/docs/api/structs/llvm/targetloweringbase/intrinsicinfo">IntrinsicInfo</a> &amp; Info, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/callinst">CallInst</a> &amp; I, <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, unsigned Intrinsic) const</>}
  labels = {["virtual"]}>
Given an intrinsic, checks if on the target the intrinsic will need to map to a MemIntrinsicNode (touches memory).

If this is the case, it returns true and stores the intrinsic information into the <a href="/docs/api/structs/llvm/targetloweringbase/intrinsicinfo">IntrinsicInfo</a> that was passed to the function.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01461">1461</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l03091">3091</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### getTypeToTransformTo() {#af23e95d85be78026c607fa689dda4cd1}

<MemberDefinition
  prototype={<>EVT llvm::X86TargetLowering::getTypeToTransformTo (<a href="/docs/api/classes/llvm/llvmcontext">LLVMContext</a> &amp; Context, <a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}
  labels = {["inline", "virtual"]}>
For types supported by the target, this is an identity function.

For types that must be promoted to larger types, this returns the larger type to promote to. For integer types that are larger than the largest integer register, this contains one step in the expansion to get to the smaller register. For illegal floating point types, this returns the integer type to transform to.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01659">1659</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>.
</MemberDefinition>

### getVectorTypeBreakdownForCallingConv() {#a9f81a81b890192ac2e40f2995080feaa}

<MemberDefinition
  prototype={<>unsigned X86TargetLowering::getVectorTypeBreakdownForCallingConv (<a href="/docs/api/classes/llvm/llvmcontext">LLVMContext</a> &amp; Context, <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CC, <a href="/docs/api/structs/llvm/evt">EVT</a> VT, <a href="/docs/api/structs/llvm/evt">EVT</a> &amp; IntermediateVT, unsigned &amp; NumIntermediates, <a href="/docs/api/classes/llvm/mvt">MVT</a> &amp; RegisterVT) const</>}
  labels = {["virtual"]}>
Certain targets such as MIPS require that some types such as vectors are always broken down into scalars in some contexts.

This occurs even if the vector type is legal.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01603">1603</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp/#l00174">174</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp">X86ISelLoweringCall.cpp</a>.
</MemberDefinition>

### hasAndNot() {#a69fbe6a7969fadd37ebea537ba3041e3}

<MemberDefinition
  prototype={<>bool X86TargetLowering::hasAndNot (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> X) const</>}
  labels = {["virtual"]}>
Return true if the target has a bitwise and-not operation: X = ~A &amp; B This can be used to simplify select or other instructions.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01210">1210</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l03476">3476</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### hasAndNotCompare() {#a8e8d15fa57104d892b14366c39fafa77}

<MemberDefinition
  prototype={<>bool X86TargetLowering::hasAndNotCompare (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Y) const</>}
  labels = {["virtual"]}>
Return true if the target should transform: (X &amp; Y) == Y ---&gt; (~X &amp; Y) == 0 (X &amp; Y) != Y ---&gt; (~X &amp; Y) != 0.

This may be profitable if the target has a bitwise and-not operation that sets comparison flags. A target may want to limit the transformation based on the type of Y or if Y is a constant.

Note that the transform will not occur if Y is known to be a power-of-2 because a mask and compare of a single bit can be handled by inverting the predicate, for example: (X &amp; 8) == 8 ---&gt; (X &amp; 8) != 0

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01208">1208</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l03460">3460</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### hasBitTest() {#a97eec348be19ac2d04575b281d2456b7}

<MemberDefinition
  prototype={<>bool X86TargetLowering::hasBitTest (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> X, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Y) const</>}
  labels = {["virtual"]}>
Return true if the target has a bit-test instruction: (X &amp; (1 &lt;&lt; Y)) ==/!= 0 This knowledge can be used to prevent breaking the pattern, or creating it if it could be recognized.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01212">1212</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l03493">3493</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### hasFastEqualityCompare() {#a52fdaa4464a4080f3b2883856462f6a7}

<MemberDefinition
  prototype="MVT X86TargetLowering::hasFastEqualityCompare (unsigned NumBits) const"
  labels = {["virtual"]}>
Vector-sized comparisons are fast using PCMPEQ + PMOVMSK or PTEST.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01270">1270</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l03658">3658</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### hasInlineStackProbe() {#a5cf46104ca48a9577dc4a61cf080003a}

<MemberDefinition
  prototype={<>bool X86TargetLowering::hasInlineStackProbe (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}
  labels = {["virtual"]}>
Returns true if stack probing through inline assembly is requested.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01622">1622</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l60995">60995</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### hasStackProbeSymbol() {#ac9c3c65b113996cabc72bd6223410369}

<MemberDefinition
  prototype={<>bool X86TargetLowering::hasStackProbeSymbol (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF) const</>}
  labels = {["virtual"]}>
Returns true if stack probing through a function call is requested.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01621">1621</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l60990">60990</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### hasVectorBlend() {#a37a095f9415bab8babe92997bd9bc863}

<MemberDefinition
  prototype="bool llvm::X86TargetLowering::hasVectorBlend () const"
  labels = {["inline", "virtual"]}>
Return true if the target has a vector blend instruction.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01627">1627</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>.
</MemberDefinition>

### insertSSPDeclarations() {#af30042e4c09138928b477e3834f0a13e}

<MemberDefinition
  prototype={<>void X86TargetLowering::insertSSPDeclarations (<a href="/docs/api/classes/llvm/module">Module</a> &amp; M) const</>}
  labels = {["virtual"]}>
Inserts necessary declarations for SSP (stack protection) purpose.

Should be used only when getIRStackGuard returns nullptr.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01573">1573</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp/#l00597">597</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp">X86ISelLoweringCall.cpp</a>.
</MemberDefinition>

### isBinOp() {#ae174548699928fd09f1b90077dfc2a48}

<MemberDefinition
  prototype="bool X86TargetLowering::isBinOp (unsigned Opcode) const"
  labels = {["virtual"]}>
Add x86-specific opcodes to the default list.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01412">1412</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l35063">35063</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### isCheapToSpeculateCtlz() {#a10629e54ed902429f3c4c53e0073a198}

<MemberDefinition
  prototype={<>bool X86TargetLowering::isCheapToSpeculateCtlz (<a href="/docs/api/classes/llvm/type">Type</a> &#42; Ty) const</>}
  labels = {["virtual"]}>
Return true if it is cheap to speculate a call to intrinsic ctlz.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01186">1186</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l03396">3396</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### isCheapToSpeculateCttz() {#a504396336fa994725f3d8c3265e38ead}

<MemberDefinition
  prototype={<>bool X86TargetLowering::isCheapToSpeculateCttz (<a href="/docs/api/classes/llvm/type">Type</a> &#42; Ty) const</>}
  labels = {["virtual"]}>
Return true if it is cheap to speculate a call to intrinsic cttz.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01184">1184</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l03387">3387</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### isCommutativeBinOp() {#ab0ee342efbe8b2fe6cf2b0bcfdf2619a}

<MemberDefinition
  prototype="bool X86TargetLowering::isCommutativeBinOp (unsigned Opcode) const"
  labels = {["virtual"]}>
Returns true if the opcode is a commutative binary operation.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01415">1415</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l35083">35083</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### isCtlzFast() {#a4252a7b10bf920be7bc1da185d9c43b8}

<MemberDefinition
  prototype="bool X86TargetLowering::isCtlzFast () const"
  labels = {["virtual"]}>
Return true if ctlz instruction is fast.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01188">1188</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l03451">3451</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### isDesirableToCombineLogicOpOfSETCC() {#ad952c5828f21002a545e9de9f64cc4aa}

<MemberDefinition
  prototype={<>TargetLowering::AndOrSETCCFoldKind X86TargetLowering::isDesirableToCombineLogicOpOfSETCC (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; LogicOp, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; SETCC0, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; SETCC1) const</>}
  labels = {["virtual"]}>
Return prefered fold type, Abs if this is a vector, AddAnd if its an integer, None otherwise.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01156">1156</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l59620">59620</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### IsDesirableToPromoteOp() {#ae344bf38282de26bb4d5783114a65eaf}

<MemberDefinition
  prototype={<>bool X86TargetLowering::IsDesirableToPromoteOp (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/structs/llvm/evt">EVT</a> &amp; PVT) const</>}
  labels = {["virtual"]}>
Return true if the target has native support for the specified value type and it is &#39;desirable&#39; to use the type.

e.g. On x86 i16 is legal, but undesirable since i16 instruction encodings are longer and some i16 instructions are slow.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01151">1151</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l59642">59642</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### isExtractSubvectorCheap() {#ab75bfa0d750449f745ed10dba2f81e31}

<MemberDefinition
  prototype={<>bool X86TargetLowering::isExtractSubvectorCheap (<a href="/docs/api/structs/llvm/evt">EVT</a> ResVT, <a href="/docs/api/structs/llvm/evt">EVT</a> SrcVT, unsigned Index) const</>}
  labels = {["virtual"]}>
Return true if EXTRACT&#95;SUBVECTOR is cheap for this result type with this index.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01516">1516</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l03346">3346</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### isExtractVecEltCheap() {#afee5e52fd75b2906a16655fa264ee3d5}

<MemberDefinition
  prototype={<>bool llvm::X86TargetLowering::isExtractVecEltCheap (<a href="/docs/api/structs/llvm/evt">EVT</a> VT, unsigned Index) const</>}
  labels = {["inline", "virtual"]}>
Extract of a scalar FP value from index 0 of a vector is free.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01525">1525</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>.
</MemberDefinition>

### isFMAFasterThanFMulAndFAdd() {#ab5a3a214752cd4c83a68f99de65ad908}

<MemberDefinition
  prototype={<>bool X86TargetLowering::isFMAFasterThanFMulAndFAdd (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF, <a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}
  labels = {["virtual"]}>
Return true if an FMA operation is faster than a pair of fmul and fadd instructions.

fmuladd intrinsics will be expanded to FMAs when this method returns true, otherwise fmuladd is expanded to fmul + fadd.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01446">1446</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l35196">35196</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### isFPImmLegal() {#a8394d225b325663032c0b724ce2e43bf}

<MemberDefinition
  prototype={<>bool X86TargetLowering::isFPImmLegal (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apfloat">APFloat</a> &amp; Imm, <a href="/docs/api/structs/llvm/evt">EVT</a> VT, bool ForCodeSize) const</>}
  labels = {["virtual"]}>
Returns true if the target can instruction select the specified FP immediate natively.

If false, the legalizer will materialize the FP immediate as a load from a constant pool.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01468">1468</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l03240">3240</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### isGuaranteedNotToBeUndefOrPoisonForTargetNode() {#ae2cb6bf0817b8dbe415405c7498b8ce7}

<MemberDefinition
  prototype={<>bool X86TargetLowering::isGuaranteedNotToBeUndefOrPoisonForTargetNode (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; DemandedElts, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, bool PoisonOnly, unsigned Depth) const</>}
  labels = {["virtual"]}>
Return true if this function can prove that <code><a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a></code> is never poison and, if <code>PoisonOnly</code> is false, does not have undef bits.

The DemandedElts argument limits the check to the requested vector elements.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01318">1318</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l44453">44453</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### isInlineAsmTargetBranch() {#a528ccfe220ae477b22431f3328d0b90e}

<MemberDefinition
  prototype={<>bool X86TargetLowering::isInlineAsmTargetBranch (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/stringref">StringRef</a> &gt; &amp; AsmStrs, unsigned OpNo) const</>}
  labels = {["virtual"]}>
On x86, return true if the operand with index OpNo is a CALL or JUMP instruction, which can use either a memory constraint or an address constraint.

-fasm-blocks &quot;&#95;&#95;asm call foo&quot; lowers to call void asm sideeffect inteldialect &quot;call $&#123;0:P&#125;&quot;, &quot;&#42;m...&quot;

This function is used by a hack to choose the address constraint, lowering to a direct call.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01631">1631</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l33138">33138</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### isIntDivCheap() {#ac7a7243ff0d08f8e17239f3fab12a20f}

<MemberDefinition
  prototype={<>bool X86TargetLowering::isIntDivCheap (<a href="/docs/api/structs/llvm/evt">EVT</a> VT, AttributeList Attr) const</>}
  labels = {["virtual"]}>
Return true if integer divide is usually cheaper than a sequence of several shifts, adds, and multiplies for this target.

The definition of &quot;cheaper&quot; may depend on whether we&#39;re optimizing for speed or for size.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01611">1611</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l60859">60859</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### isLegalAddImmediate() {#a092cc6666d98dc58d90d67082beda499}

<MemberDefinition
  prototype={<>bool X86TargetLowering::isLegalAddImmediate (int64&#95;t Imm) const</>}
  labels = {["virtual"]}>
Return true if the specified immediate is legal add immediate, that is the target has add instructions which can add a register and the immediate without having to materialize the immediate into a register.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01407">1407</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l35126">35126</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### isLegalAddressingMode() {#ad1a79970217e7be886648d06d5fded3c}

<MemberDefinition
  prototype={<>bool X86TargetLowering::isLegalAddressingMode (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/datalayout">DataLayout</a> &amp; DL, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/targetloweringbase/addrmode">AddrMode</a> &amp; AM, <a href="/docs/api/classes/llvm/type">Type</a> &#42; Ty, unsigned AS, <a href="/docs/api/classes/llvm/instruction">Instruction</a> &#42; I=nullptr) const</>}
  labels = {["virtual"]}>
Return true if the addressing mode represented by AM is legal for this target, for a load/store of the specified type.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01391">1391</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l35011">35011</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### isLegalICmpImmediate() {#a5b29ba68187b5f5d44c6fc584b658d06}

<MemberDefinition
  prototype={<>bool X86TargetLowering::isLegalICmpImmediate (int64&#95;t Imm) const</>}
  labels = {["virtual"]}>
Return true if the specified immediate is legal icmp immediate, that is the target has icmp instructions which can compare a register against the immediate without having to materialize the immediate into a register.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01401">1401</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l35122">35122</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### isLegalStoreImmediate() {#a3e4a60b1f1249061764cf8d334c8e162}

<MemberDefinition
  prototype={<>bool X86TargetLowering::isLegalStoreImmediate (int64&#95;t Value) const</>}
  labels = {["virtual"]}>
Return true if the specified immediate is legal for the value input of a store instruction.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01409">1409</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l35131">35131</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### isLoadBitCastBeneficial() {#a8ab3eaadf7f52ab7ca677e6c545e6508}

<MemberDefinition
  prototype={<>bool X86TargetLowering::isLoadBitCastBeneficial (<a href="/docs/api/structs/llvm/evt">EVT</a> LoadVT, <a href="/docs/api/structs/llvm/evt">EVT</a> BitcastVT, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinememoperand">MachineMemOperand</a> &amp; MMO) const</>}
  labels = {["virtual"]}>
Return true if the following transform is beneficial: fold (conv (load x)) -&gt; (load (conv&#42;)x) On architectures that don&#39;t natively support some vector loads efficiently, casting the load to a smaller vector of larger types and loading is more efficient, however, this can be undone by optimizations in dag combiner.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01543">1543</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l03415">3415</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### isMaskAndCmp0FoldingBeneficial() {#af88464d58b1b70362b8ab991b0db2dbb}

<MemberDefinition
  prototype={<>bool X86TargetLowering::isMaskAndCmp0FoldingBeneficial (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/instruction">Instruction</a> &amp; AndI) const</>}
  labels = {["virtual"]}>
Return if the target supports combining a chain like:

<ProgramListing>

<CodeLine><Highlight kind="normal">%andResult = and %val1, #<a href="/docs/api/namespaces/shuffles/#a6abf8a645bd24dfb42085db9672ac39a">mask</a></Highlight></CodeLine>
<CodeLine><Highlight kind="normal">%icmpResult = icmp %andResult, 0</Highlight></CodeLine>

</ProgramListing>
 into a single machine instruction of a form like: 
<ProgramListing>

<CodeLine><Highlight kind="normal">cc = <a href="/docs/api/files/lib/lib/codegen/moduloschedule-cpp/#a106e32122c569cdb42ddf61ecbb0aad1">test</a> %</Highlight><Highlight kind="keyword">register</Highlight><Highlight kind="normal">, #<a href="/docs/api/namespaces/shuffles/#a6abf8a645bd24dfb42085db9672ac39a">mask</a></Highlight></CodeLine>

</ProgramListing>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01206">1206</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l03455">3455</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### isMemoryAccessFast() {#a1a78b1cfe835bfe405897b9b75cf17fb}

<MemberDefinition
  prototype={<>bool X86TargetLowering::isMemoryAccessFast (<a href="/docs/api/structs/llvm/evt">EVT</a> VT, <a href="/docs/api/structs/llvm/align">Align</a> Alignment) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01096">1096</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp/#l00346">346</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp">X86ISelLoweringCall.cpp</a>.
</MemberDefinition>

### isMultiStoresCheaperThanBitsMerge() {#a1134e24a9f51b06d69b66aaede5eb422}

<MemberDefinition
  prototype={<>bool llvm::X86TargetLowering::isMultiStoresCheaperThanBitsMerge (<a href="/docs/api/structs/llvm/evt">EVT</a> LTy, <a href="/docs/api/structs/llvm/evt">EVT</a> HTy) const</>}
  labels = {["inline", "virtual"]}>
Return true if it is cheaper to split the store of a merged int val from a pair of smaller values into multiple stores.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01190">1190</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>.
</MemberDefinition>

### isNarrowingProfitable() {#a83185148c0d5d8353cc716271c560e66}

<MemberDefinition
  prototype={<>bool X86TargetLowering::isNarrowingProfitable (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/structs/llvm/evt">EVT</a> SrcVT, <a href="/docs/api/structs/llvm/evt">EVT</a> DestVT) const</>}
  labels = {["virtual"]}>
Return true if it&#39;s profitable to narrow operations of type SrcVT to DestVT.

e.g. on x86, it&#39;s profitable to narrow from i32 to i8 but not from i32 to i16.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01452">1452</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l35222">35222</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### isSafeMemOpType() {#a4458afa9d4b40fe7c439f81cd5481366}

<MemberDefinition
  prototype={<>bool X86TargetLowering::isSafeMemOpType (<a href="/docs/api/classes/llvm/mvt">MVT</a> VT) const</>}
  labels = {["virtual"]}>
Returns true if it&#39;s safe to use load / store of the specified type to expand memcpy / memset inline.

This is mostly true for all types except for some special cases. For example, on <a href="/docs/api/namespaces/llvm/x86">X86</a> targets without SSE2 f64 load / store are done with fldl / fstpl which also does type conversion. Note the specified type doesn&#39;t have to be legal as the hook is used before type legalization.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01094">1094</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp/#l00334">334</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp">X86ISelLoweringCall.cpp</a>.
</MemberDefinition>

### isScalarFPTypeInSSEReg() {#ab32d538e8058be86b0efc0d970b35735}

<MemberDefinition
  prototype={<>bool X86TargetLowering::isScalarFPTypeInSSEReg (<a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}>
Return true if the specified scalar FP type is computed in an SSE register, not on the X87 floating point stack.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01500">1500</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l03410">3410</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### isShuffleMaskLegal() {#a9fdafe65d9378c70d936af1019040b0f}

<MemberDefinition
  prototype={<>bool X86TargetLowering::isShuffleMaskLegal (<a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; int &gt; Mask, <a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}
  labels = {["virtual"]}>
Targets can use this to indicate that they only support <em>some</em> VECTOR&#95;SHUFFLE operations, those with specific masks.

By default, if a target supports the VECTOR&#95;SHUFFLE node, all mask values are assumed to be legal.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01475">1475</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l35246">35246</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### isSplatValueForTargetNode() {#a34faa94759387be0a4881a7e227f6caf}

<MemberDefinition
  prototype={<>bool X86TargetLowering::isSplatValueForTargetNode (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; DemandedElts, <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; UndefElts, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, unsigned Depth) const</>}
  labels = {["virtual"]}>
Return true if vector <code><a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a></code> has the same value across all <code>DemandedElts</code>, indicating any elements which may be undef in the output <code>UndefElts</code>.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01326">1326</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l44528">44528</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### isTargetCanonicalConstantNode() {#ad0914ba5d0ef25eca489b81cbf981517}

<MemberDefinition
  prototype={<>bool llvm::X86TargetLowering::isTargetCanonicalConstantNode (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op) const</>}
  labels = {["inline", "virtual"]}>
Returns true if the given Opc is considered a canonical constant for the target, which should not be transformed back into a BUILD&#95;VECTOR.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01330">1330</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>.
</MemberDefinition>

### isTruncateFree() {#aabf943e7fc68b0048d5278b5a35da3a9}

<MemberDefinition
  prototype={<>bool X86TargetLowering::isTruncateFree (<a href="/docs/api/classes/llvm/type">Type</a> &#42; Ty1, <a href="/docs/api/classes/llvm/type">Type</a> &#42; Ty2) const</>}
  labels = {["virtual"]}>
Return true if it&#39;s free to truncate a value of type Ty1 to type Ty2.

e.g. On x86 it&#39;s free to truncate a i32 value in register EAX to i16 by referencing its sub-register AX.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01420">1420</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l35100">35100</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### isTruncateFree() {#a6cc2cb7b5433e21565a41f6154b7c816}

<MemberDefinition
  prototype={<>bool X86TargetLowering::isTruncateFree (<a href="/docs/api/structs/llvm/evt">EVT</a> VT1, <a href="/docs/api/structs/llvm/evt">EVT</a> VT2) const</>}
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01421">1421</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l35135">35135</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### isTypeDesirableForOp() {#a4217293101179a3839b8afb1fafb2e0d}

<MemberDefinition
  prototype={<>bool X86TargetLowering::isTypeDesirableForOp (unsigned Opc, <a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}
  labels = {["virtual"]}>
Return true if the target has native support for the specified value type and it is &#39;desirable&#39; to use the type for the given node type.

e.g. On x86 i16 is legal, but undesirable since i16 instruction encodings are longer and some i16 instructions are slow.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01145">1145</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l59548">59548</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### isVectorClearMaskLegal() {#abf24a843e4c14485213d45230de71898}

<MemberDefinition
  prototype={<>bool X86TargetLowering::isVectorClearMaskLegal (<a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; int &gt; Mask, <a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}
  labels = {["virtual"]}>
Similar to isShuffleMaskLegal.

Targets can use this to indicate if there is a suitable VECTOR&#95;SHUFFLE that can be used to replace a VAND with a constant pool entry.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01480">1480</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l35263">35263</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### isVectorLoadExtDesirable() {#aec5602ebffe4f185bb771a7ea328ad31}

<MemberDefinition
  prototype={<>bool X86TargetLowering::isVectorLoadExtDesirable (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> ExtVal) const</>}
  labels = {["virtual"]}>
Return true if folding a vector load into ExtVal (a sign, zero, or any extend node) is profitable.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01441">1441</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l35183">35183</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### isXAndYEqZeroPreferableToXAndYEqY() {#a6601dcbc51d3043764e700c20db26e9c}

<MemberDefinition
  prototype={<>bool X86TargetLowering::isXAndYEqZeroPreferableToXAndYEqY (<a href="/docs/api/namespaces/llvm/isd/#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> Cond, <a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01138">1138</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l23166">23166</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### isZExtFree() {#acb13111bbf0c82193529692fd4017679}

<MemberDefinition
  prototype={<>bool X86TargetLowering::isZExtFree (<a href="/docs/api/classes/llvm/type">Type</a> &#42; Ty1, <a href="/docs/api/classes/llvm/type">Type</a> &#42; Ty2) const</>}
  labels = {["virtual"]}>
Return true if any actual instruction that defines a value of type Ty1 implicit zero-extends the value to Ty2 in the result register.

This does not necessarily include registers defined in unknown ways, such as incoming arguments, or copies from unknown virtual registers. Also, if isTruncateFree(Ty2, Ty1) is true, this does not necessarily apply to truncate instructions. e.g. on x86-64, all instructions that define 32-bit values implicit zero-extend the result out to 64 bits.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01433">1433</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l35143">35143</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### isZExtFree() {#afd3f38eb5dc5b83e3a7aee22a0d501b7}

<MemberDefinition
  prototype={<>bool X86TargetLowering::isZExtFree (<a href="/docs/api/structs/llvm/evt">EVT</a> VT1, <a href="/docs/api/structs/llvm/evt">EVT</a> VT2) const</>}
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01434">1434</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l35148">35148</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### isZExtFree() {#adda85bdff9375435866fa2bebaca4b27}

<MemberDefinition
  prototype={<>bool X86TargetLowering::isZExtFree (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Val, <a href="/docs/api/structs/llvm/evt">EVT</a> VT2) const</>}
  labels = {["virtual"]}>
Return true if zero-extending the specific node Val to type VT2 is free (either because it&#39;s implicitly zero-extended such as <a href="/docs/api/namespaces/llvm/arm">ARM</a> ldrb / ldrh or because it&#39;s folded such as <a href="/docs/api/namespaces/llvm/x86">X86</a> zero-extending loads).

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01435">1435</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l35153">35153</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### LowerAsmOperandForConstraint() {#af8cc1f957026a793e58fec505e47a7c5}

<MemberDefinition
  prototype={<>void X86TargetLowering::LowerAsmOperandForConstraint (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/stringref">StringRef</a> Constraint, std::vector&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp; Ops, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}
  labels = {["virtual"]}>
Lower the specified operand into the Ops vector.

If it is invalid, don&#39;t add anything to Ops. If hasMemory is true it means one of the asm constraint of the inline asm instruction being processed is &#39;m&#39;.

If it is invalid, don&#39;t add anything to Ops.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01364">1364</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l60158">60158</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### LowerAsmOutputForConstraint() {#a1b67b537250936a616694b1bab0816dc}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::LowerAsmOutputForConstraint (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Chain, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Flag, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; DL, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/structs/llvm/targetlowering/asmoperandinfo">AsmOperandInfo</a> &amp; Constraint, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}
  labels = {["virtual"]}>
Handle Lowering flag assembly outputs.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01376">1376</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l60131">60131</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### LowerCustomJumpTableEntry() {#af3e16079a117749c3a3ab03753982e0e}

<MemberDefinition
  prototype={<>const MCExpr &#42; X86TargetLowering::LowerCustomJumpTableEntry (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinejumptableinfo">MachineJumpTableInfo</a> &#42; MJTI, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; MBB, unsigned uid, <a href="/docs/api/classes/llvm/mccontext">MCContext</a> &amp; Ctx) const</>}
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01068">1068</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp/#l00468">468</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp">X86ISelLoweringCall.cpp</a>.
</MemberDefinition>

### lowerInterleavedLoad() {#a9157e4aca11eca217c5c6d2c6a2eadbf}

<MemberDefinition
  prototype={<>bool X86TargetLowering::lowerInterleavedLoad (<a href="/docs/api/classes/llvm/loadinst">LoadInst</a> &#42; LI, <a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; <a href="/docs/api/classes/llvm/shufflevectorinst">ShuffleVectorInst</a> &#42; &gt; Shuffles, <a href="/docs/api/classes/llvm/arrayref">ArrayRef</a>&lt; unsigned &gt; Indices, unsigned Factor) const</>}
  labels = {["virtual"]}>
Lower interleaved <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/amdgpumarklastscratchload-cpp/#a8a3fe89940744b94ffe5dacd6704c2be">load(s)</a> into target specific instructions/intrinsics.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01644">1644</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86interleavedaccess-cpp/#l00803">803</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86interleavedaccess-cpp">X86InterleavedAccess.cpp</a>.
</MemberDefinition>

### lowerInterleavedStore() {#ab5881269962ffb5a6c2d4c5be45efbce}

<MemberDefinition
  prototype={<>bool X86TargetLowering::lowerInterleavedStore (<a href="/docs/api/classes/llvm/storeinst">StoreInst</a> &#42; SI, <a href="/docs/api/classes/llvm/shufflevectorinst">ShuffleVectorInst</a> &#42; SVI, unsigned Factor) const</>}
  labels = {["virtual"]}>
Lower interleaved store(s) into target specific instructions/intrinsics.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01651">1651</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86interleavedaccess-cpp/#l00820">820</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86interleavedaccess-cpp">X86InterleavedAccess.cpp</a>.
</MemberDefinition>

### LowerOperation() {#a3d437e0047c2e5a049151f46d9dd2d09}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::LowerOperation (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}
  labels = {["virtual"]}>
Provide custom lowering hooks for some operations.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01123">1123</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l33198">33198</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### LowerXConstraint() {#a2aa47f16031986718a30310f73c8c90c}

<MemberDefinition
  prototype={<>const char &#42; X86TargetLowering::LowerXConstraint (<a href="/docs/api/structs/llvm/evt">EVT</a> ConstraintVT) const</>}
  labels = {["virtual"]}>
Try to replace an X constraint, which matches anything, with another that has more specific requirements based on the type of the corresponding operand.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01359">1359</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l60119">60119</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### markLibCallAttributes() {#aa7fcaa7855f4688864e1315a38ab3694}

<MemberDefinition
  prototype={<>void X86TargetLowering::markLibCallAttributes (<a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &#42; MF, unsigned CC, <a href="/docs/api/classes/llvm/targetloweringbase/#ae4ac6bc14db22dbd7b94a3b1bd276796">ArgListTy</a> &amp; Args) const</>}
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01060">1060</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp/#l00439">439</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp">X86ISelLoweringCall.cpp</a>.
</MemberDefinition>

### mergeStoresAfterLegalization() {#ad6940a3eec597c799eeee15cb0f7e808}

<MemberDefinition
  prototype={<>bool llvm::X86TargetLowering::mergeStoresAfterLegalization (<a href="/docs/api/structs/llvm/evt">EVT</a> MemVT) const</>}
  labels = {["inline", "virtual"]}>
Do not merge vector stores after legalization because that may conflict with x86-specific store splitting optimizations.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01177">1177</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>.
</MemberDefinition>

### needsFixedCatchObjects() {#afb9746b385314bc07403f471b1931a61}

<MemberDefinition
  prototype="bool X86TargetLowering::needsFixedCatchObjects () const"
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01560">1560</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l28001">28001</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### PerformDAGCombine() {#a0a91c61d0657477fe6583b566dca7fb7}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::PerformDAGCombine (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> &amp; DCI) const</>}
  labels = {["virtual"]}>
This method will be invoked for all target nodes and for any target-independent nodes that the target has registered with invoke it for.

The semantics are as follows: Return <a href="/docs/api/classes/llvm/value">Value</a>: SDValue.Val == 0 - No change was made SDValue.Val == N - N was replaced, is dead, and is already handled. otherwise - N should be replaced by the returned Operand.

In addition, methods provided by <a href="/docs/api/structs/llvm/targetlowering/dagcombinerinfo">DAGCombinerInfo</a> may be used to perform more complex transformations.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01131">1131</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l59337">59337</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### preferABDSToABSWithNSW() {#a0cc0d655a91ab6eed7a5614e9482b2a6}

<MemberDefinition
  prototype={<>bool X86TargetLowering::preferABDSToABSWithNSW (<a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01133">1133</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l59538">59538</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### preferedOpcodeForCmpEqPiecesOfOperand() {#a623fca6d1e6801438897a6335f1e4fb6}

<MemberDefinition
  prototype={<>unsigned X86TargetLowering::preferedOpcodeForCmpEqPiecesOfOperand (<a href="/docs/api/structs/llvm/evt">EVT</a> VT, unsigned ShiftOpc, bool MayTransformRotate, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; ShiftOrRotateAmt, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> std::optional&lt; <a href="/docs/api/classes/llvm/apint">APInt</a> &gt; &amp; AndMask) const</>}
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01219">1219</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l03520">3520</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### preferredShiftLegalizationStrategy() {#a3bcf75579cf117a1b83a27dbe4d775d6}

<MemberDefinition
  prototype={<>TargetLowering::ShiftLegalizationStrategy X86TargetLowering::preferredShiftLegalizationStrategy (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, unsigned ExpansionFactor) const</>}
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01254">1254</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l03643">3643</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### preferScalarizeSplat() {#a79733c103f8a91ce6006567de49a6f40}

<MemberDefinition
  prototype={<>bool X86TargetLowering::preferScalarizeSplat (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N) const</>}
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01224">1224</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l03605">3605</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### preferSextInRegOfTruncate() {#a099d3d496bc5d6948101f22543d154b9}

<MemberDefinition
  prototype={<>bool X86TargetLowering::preferSextInRegOfTruncate (<a href="/docs/api/structs/llvm/evt">EVT</a> TruncVT, <a href="/docs/api/structs/llvm/evt">EVT</a> VT, <a href="/docs/api/structs/llvm/evt">EVT</a> ExtVT) const</>}
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01135">1135</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l59543">59543</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### reduceSelectOfFPConstantLoads() {#a90cebf16a00cfcbf593595502bd34be9}

<MemberDefinition
  prototype={<>bool X86TargetLowering::reduceSelectOfFPConstantLoads (<a href="/docs/api/structs/llvm/evt">EVT</a> CmpOpVT) const</>}
  labels = {["virtual"]}>
Return true if it is profitable to convert a select of FP constants into a constant pool load whose address depends on the select condition.

The parameter may be used to differentiate a select with FP compare from integer compare.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01507">1507</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l03296">3296</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### ReplaceNodeResults() {#af77fd362607d101a7080481254ee2fe3}

<MemberDefinition
  prototype={<>void X86TargetLowering::ReplaceNodeResults (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp; Results, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}
  labels = {["virtual"]}>
Replace the results of node with an illegal result type with new values built out of custom code.

Replace a node with an illegal result type with a new node built out of custom code.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01128">1128</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l33362">33362</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### shouldConvertConstantLoadToIntImm() {#a711da9c348c7a96e4d79942afa0af105}

<MemberDefinition
  prototype={<>bool X86TargetLowering::shouldConvertConstantLoadToIntImm (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; Imm, <a href="/docs/api/classes/llvm/type">Type</a> &#42; Ty) const</>}
  labels = {["virtual"]}>
Returns true if it is beneficial to convert a load of a constant to just the constant itself.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01504">1504</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l03286">3286</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### shouldConvertFpToSat() {#a7a2c1154fe3e12011cb42fa9bfdc4387}

<MemberDefinition
  prototype={<>bool llvm::X86TargetLowering::shouldConvertFpToSat (unsigned Op, <a href="/docs/api/structs/llvm/evt">EVT</a> FPVT, <a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}
  labels = {["inline", "virtual"]}>
Should we generate fp&#95;to&#95;si&#95;sat and fp&#95;to&#95;ui&#95;sat from type FPVT to type VT from min(max(fptoi)) saturation patterns.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01259">1259</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>.
</MemberDefinition>

### shouldConvertPhiType() {#ac8605b738411a9018ae4e3ba5de54026}

<MemberDefinition
  prototype={<>bool X86TargetLowering::shouldConvertPhiType (<a href="/docs/api/classes/llvm/type">Type</a> &#42; From, <a href="/docs/api/classes/llvm/type">Type</a> &#42; To) const</>}
  labels = {["virtual"]}>
Given a set in interconnected phis of type &#39;From&#39; that are loaded/stored or bitcast to type &#39;To&#39;, return true if the set should be converted to &#39;To&#39;.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01437">1437</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l35177">35177</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### shouldFoldConstantShiftPairToMask() {#a85fb0d7e000c96b972014b0405aa9c88}

<MemberDefinition
  prototype={<>bool X86TargetLowering::shouldFoldConstantShiftPairToMask (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/namespaces/llvm/#aa6d856e4879bb775617f8c3634773b7a">CombineLevel</a> Level) const</>}
  labels = {["virtual"]}>
Return true if it is profitable to fold a pair of shifts into a mask.

This is usually true on most targets. But some targets, like Thumb1, have immediate shift instructions, but no immediate &quot;and&quot; instruction; this makes the fold unprofitable.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01230">1230</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l03609">3609</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### shouldFoldMaskToVariableShiftPair() {#adaff89efc72db02240bc69c44c8f0691}

<MemberDefinition
  prototype={<>bool X86TargetLowering::shouldFoldMaskToVariableShiftPair (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> X) const</>}
  labels = {["virtual"]}>
There are two ways to clear extreme bits (either low or high): Mask: x &amp; (-1 &lt;&lt; y) (the instcombine canonical form) Shifts: x &gt;&gt; y &lt;&lt; y Return true if the variant with 2 variable shifts is preferred.

Return false if there is no preference.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01233">1233</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l03628">3628</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### shouldFoldSelectWithIdentityConstant() {#a5cd2ddff46dc5822bcc7666e336da52b}

<MemberDefinition
  prototype={<>bool X86TargetLowering::shouldFoldSelectWithIdentityConstant (unsigned BinOpcode, <a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}
  labels = {["virtual"]}>
Return true if pulling a binary operation into a select with an identity constant is profitable.

This is the inverse of an IR transform. Example: X + (Cond ? Y : 0) --&gt; Cond ? (X + Y) : X

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01454">1454</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l35228">35228</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### shouldFormOverflowOp() {#a0023312f4ffae5c8a127a8da0c812dba}

<MemberDefinition
  prototype={<>bool X86TargetLowering::shouldFormOverflowOp (unsigned Opcode, <a href="/docs/api/structs/llvm/evt">EVT</a> VT, bool MathUsed) const</>}
  labels = {["virtual"]}>
Overflow nodes should get combined/lowered to optimal instructions (they should allow eliminating explicit compares by getting flags from math ops).

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01533">1533</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l03379">3379</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### shouldProduceAndByConstByHoistingConstFromShiftsLHSOfAnd() {#a45b5bd9592a350b3994804b65f1eeaaf}

<MemberDefinition
  prototype={<>bool X86TargetLowering::shouldProduceAndByConstByHoistingConstFromShiftsLHSOfAnd (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> X, <a href="/docs/api/classes/llvm/constantsdnode">ConstantSDNode</a> &#42; XC, <a href="/docs/api/classes/llvm/constantsdnode">ConstantSDNode</a> &#42; CC, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Y, unsigned OldShiftOpcode, unsigned NewShiftOpcode, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}
  labels = {["virtual"]}>
Given the pattern (X &amp; (C l&gt;&gt;/&lt;&lt; Y)) ==/!= 0 return true if it should be transformed into: ((X &lt;&lt;/l&gt;&gt; Y) &amp; C) ==/!= 0 WARNING: if &#39;X&#39; is a constant, the fold may deadlock!

FIXME: we could avoid passing XC, but we can&#39;t use <a href="/docs/api/namespaces/llvm/#abb4484ddcdad2576d97870230db05ed8">isConstOrConstSplat()</a> here because it can end up being not linked in.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01214">1214</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l03498">3498</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### shouldReduceLoadWidth() {#a6ad23b58059ffd91df6a2dddf30c5d71}

<MemberDefinition
  prototype={<>bool X86TargetLowering::shouldReduceLoadWidth (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Load, <a href="/docs/api/namespaces/llvm/isd/#ad4d48171b87ca51ff54c10a436bac4d7">ISD::LoadExtType</a> ExtTy, <a href="/docs/api/structs/llvm/evt">EVT</a> NewVT) const</>}
  labels = {["virtual"]}>
Return true if we believe it is correct and profitable to reduce the load node to a smaller type.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01495">1495</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l03248">3248</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### shouldScalarizeBinop() {#aa74ba35350fae122acd7284555740ba5}

<MemberDefinition
  prototype={<>bool X86TargetLowering::shouldScalarizeBinop (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> VecOp) const</>}
  labels = {["virtual"]}>
Scalar ops always have equal or better analysis/performance/power than the vector equivalent, so this always makes sense if the scalar op is supported.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01522">1522</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l03360">3360</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### ShouldShrinkFPConstant() {#af67a690870634cfabaefd978dc3dd2e8}

<MemberDefinition
  prototype={<>bool X86TargetLowering::ShouldShrinkFPConstant (<a href="/docs/api/structs/llvm/evt">EVT</a> VT) const</>}
  labels = {["virtual"]}>
If true, then instruction selection should seek to shrink the FP constant of the specified type to a smaller type in order to save space and / or reduce runtime.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01491">1491</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l03403">3403</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### shouldSplatInsEltVarIndex() {#a51cb60d8c2758ff018c35468453c7eeb}

<MemberDefinition
  prototype={<>bool X86TargetLowering::shouldSplatInsEltVarIndex (<a href="/docs/api/structs/llvm/evt">EVT</a>) const</>}
  labels = {["virtual"]}>
Return true if inserting a scalar into a variable element of an undef vector is more efficiently handled by splatting the scalar instead.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01257">1257</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l03652">3652</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### shouldTransformSignedTruncationCheck() {#a193b8c17079133af40829a1fef4adf6c}

<MemberDefinition
  prototype={<>bool llvm::X86TargetLowering::shouldTransformSignedTruncationCheck (<a href="/docs/api/structs/llvm/evt">EVT</a> XVT, unsigned KeptBits) const</>}
  labels = {["inline", "virtual"]}>
Should we tranform the IR-optimal check for whether given truncation down into KeptBits would be truncating or not: (add x, (1 &lt;&lt; (KeptBits-1))) srccond (1 &lt;&lt; KeptBits) Into it&#39;s more traditional form: ((x &lt;&lt; C) a&gt;&gt; C) dstcond x Return true if we should transform.

Return false if there is no preference.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01236">1236</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>.
</MemberDefinition>

### SimplifyDemandedBitsForTargetNode() {#a6fafb0a04f81d44e034566f1a758ea39}

<MemberDefinition
  prototype={<>bool X86TargetLowering::SimplifyDemandedBitsForTargetNode (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; DemandedBits, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; DemandedElts, <a href="/docs/api/structs/llvm/knownbits">KnownBits</a> &amp; Known, <a href="/docs/api/structs/llvm/targetlowering/targetloweringopt">TargetLoweringOpt</a> &amp; TLO, unsigned Depth) const</>}
  labels = {["virtual"]}>
Attempt to simplify any target nodes based on the demanded bits/elts, returning true on success.

Otherwise, analyze the expression and return a mask of KnownOne and KnownZero bits for the expression (used to simplify the caller). The KnownZero/One bits may only be accurate for those bits in the Demanded masks.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01307">1307</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l43786">43786</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### SimplifyDemandedVectorEltsForTargetNode() {#a1a1dd27d36e829a2de3225991dac9c3e}

<MemberDefinition
  prototype={<>bool X86TargetLowering::SimplifyDemandedVectorEltsForTargetNode (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; DemandedElts, <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; KnownUndef, <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; KnownZero, <a href="/docs/api/structs/llvm/targetlowering/targetloweringopt">TargetLoweringOpt</a> &amp; TLO, unsigned Depth) const</>}
  labels = {["virtual"]}>
Attempt to simplify any target nodes based on the demanded vector elements, returning true on success.

Otherwise, analyze the expression and return a mask of KnownUndef and KnownZero elements for the expression (used to simplify the caller). The KnownUndef/Zero elements may only be accurate for those bits in the DemandedMask.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01294">1294</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l42993">42993</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### SimplifyDemandedVectorEltsForTargetShuffle() {#a5681faab09fa140f67d47577193f2665}

<MemberDefinition
  prototype={<>bool X86TargetLowering::SimplifyDemandedVectorEltsForTargetShuffle (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; DemandedElts, unsigned MaskIndex, <a href="/docs/api/structs/llvm/targetlowering/targetloweringopt">TargetLoweringOpt</a> &amp; TLO, unsigned Depth) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01301">1301</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l42926">42926</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### SimplifyMultipleUseDemandedBitsForTargetNode() {#a30ea9932827054448251050d576b4874}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::SimplifyMultipleUseDemandedBitsForTargetNode (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; DemandedBits, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; DemandedElts, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, unsigned Depth) const</>}
  labels = {["virtual"]}>
More limited version of SimplifyDemandedBits that can be used to &quot;look
through&quot; ops that don&#39;t contribute to the DemandedBits/DemandedElts - bitwise ops etc.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01314">1314</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l44333">44333</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### softPromoteHalfType() {#ad34d40f5d0a64179484587b5012244b0}

<MemberDefinition
  prototype="bool llvm::X86TargetLowering::softPromoteHalfType () const"
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01594">1594</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>.
</MemberDefinition>

### storeOfVectorConstantIsCheap() {#a4d9590a596760f98179ab0814b15318f}

<MemberDefinition
  prototype={<>bool llvm::X86TargetLowering::storeOfVectorConstantIsCheap (bool IsZero, <a href="/docs/api/structs/llvm/evt">EVT</a> MemVT, unsigned NumElem, unsigned AddrSpace) const</>}
  labels = {["inline", "virtual"]}>
Return true if it is expected to be cheaper to do a store of vector constant with the given size and type for the address space than to store the individual scalar element constants.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01536">1536</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>.
</MemberDefinition>

### supportKCFIBundles() {#a212993bd851420cf4319ce3a0291578b}

<MemberDefinition
  prototype="bool llvm::X86TargetLowering::supportKCFIBundles () const"
  labels = {["inline", "virtual"]}>
Return true if the target supports kcfi operand bundles.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01615">1615</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>.
</MemberDefinition>

### supportSwiftError() {#a4d29a6154e85b01c7a17d09e23e71eca}

<MemberDefinition
  prototype="bool X86TargetLowering::supportSwiftError () const"
  labels = {["virtual"]}>
Return true if the target supports swifterror attribute.

It optimizes loads and stores to reading and writing a specific register.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01613">1613</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l60920">60920</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### targetShrinkDemandedConstant() {#adc96b14a52d48d045a0a9d2cc9459a62}

<MemberDefinition
  prototype={<>bool X86TargetLowering::targetShrinkDemandedConstant (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; DemandedBits, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; DemandedElts, <a href="/docs/api/structs/llvm/targetlowering/targetloweringopt">TargetLoweringOpt</a> &amp; TLO) const</>}
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01276">1276</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l38008">38008</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### unwrapAddress() {#ae6da32121a396476129bc7577db0aad2}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::unwrapAddress (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N) const</>}
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01345">1345</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l38819">38819</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### useLoadStackGuardNode() {#a32acffd2f19c83d30c2955b094d7e96b}

<MemberDefinition
  prototype={<>bool X86TargetLowering::useLoadStackGuardNode (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/module">Module</a> &amp; M) const</>}
  labels = {["virtual"]}>
If this function returns true, <a href="/docs/api/classes/llvm/selectiondagbuilder">SelectionDAGBuilder</a> emits a LOAD&#95;STACK&#95;GUARD node when it is lowering Intrinsic::stackprotector.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01571">1571</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l02736">2736</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### useSoftFloat() {#a3a2c182f696ccea7f69622fb51c70a3f}

<MemberDefinition
  prototype="bool X86TargetLowering::useSoftFloat () const"
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01058">1058</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp/#l00435">435</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp">X86ISelLoweringCall.cpp</a>.
</MemberDefinition>

### useStackGuardXorFP() {#aa25a7920eb37572630745203c9c50731}

<MemberDefinition
  prototype="bool X86TargetLowering::useStackGuardXorFP () const"
  labels = {["virtual"]}>
If this function returns true, stack protection checks should XOR the frame pointer (or whichever pointer is used to address locals) into the stack guard value before checking it.

getIRStackGuard must return nullptr if this returns true.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01572">1572</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l02740">2740</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### visitMaskedLoad() {#ab4a216c3f1033e64e9340aca44316ee4}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::visitMaskedLoad (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; DL, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Chain, <a href="/docs/api/classes/llvm/machinememoperand">MachineMemOperand</a> &#42; MMO, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; NewLoad, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Ptr, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> PassThru, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Mask) const</>}
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01634">1634</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l33160">33160</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### visitMaskedStore() {#a3f2022425f9155911916a81841455566}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::visitMaskedStore (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; DL, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Chain, <a href="/docs/api/classes/llvm/machinememoperand">MachineMemOperand</a> &#42; MMO, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Ptr, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Val, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Mask) const</>}
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01638">1638</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l33180">33180</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Protected Member Functions

### findRepresentativeClass() {#a08569892769aa5e49c2bf954082e9be5}

<MemberDefinition
  prototype={<>std::pair&lt; const TargetRegisterClass &#42;, uint8&#95;t &gt; X86TargetLowering::findRepresentativeClass (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/targetregisterinfo">TargetRegisterInfo</a> &#42; TRI, <a href="/docs/api/classes/llvm/mvt">MVT</a> VT) const</>}
  labels = {["protected", "virtual"]}>
Return the largest legal super-reg register class of the register class for the specified type and its associated &quot;cost&quot;.

findRepresentativeClass - Return the largest legal super-reg register class of the register class for the specified type and its associated &quot;cost&quot;.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01667">1667</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp/#l00505">505</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp">X86ISelLoweringCall.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Private Member Functions

### addLegalFPImmediate() {#a44e5dc4cd7dcee99c44076c04a495b19}

<MemberDefinition
  prototype={<>void llvm::X86TargetLowering::addLegalFPImmediate (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apfloat">APFloat</a> &amp; Imm)</>}
  labels = {["inline"]}>
Indicate that this x86 target can instruction select the specified FP immediate natively.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01680">1680</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>.
</MemberDefinition>

### BuildSDIVPow2() {#a57b1cb02c7064ffc62e7adf6333a6781}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::BuildSDIVPow2 (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/apint">APInt</a> &amp; Divisor, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; &gt; &amp; Created) const</>}
  labels = {["virtual"]}>
Targets may override this function to provide custom SDIV lowering for power-of-2 denominators.

If the target returns an empty <a href="/docs/api/classes/llvm/sdvalue">SDValue</a>, LLVM assumes SDIV is expensive and replaces it with a series of other integer operations.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01904">1904</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l23322">23322</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### CanLowerReturn() {#a743a463663ba17b3d519e4098be6d710}

<MemberDefinition
  prototype={<>bool X86TargetLowering::CanLowerReturn (<a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a>, <a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp;, bool, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/structs/llvm/isd/outputarg">ISD::OutputArg</a> &gt; &amp;, <a href="/docs/api/classes/llvm/llvmcontext">LLVMContext</a> &amp;, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/type">Type</a> &#42; RetTy) const</>}
  labels = {["virtual"]}>
This hook should be implemented to check whether the return values described by the Outs array can fit into the return registers.

If false is returned, an sret-demotion is performed.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01807">1807</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp/#l00668">668</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp">X86ISelLoweringCall.cpp</a>.
</MemberDefinition>

### combineRepeatedFPDivisors() {#a49756d103dc3cbe7cca1d98c07a767e5}

<MemberDefinition
  prototype="unsigned X86TargetLowering::combineRepeatedFPDivisors () const"
  labels = {["virtual"]}>
Reassociate floating point divisions into multiply by reciprocal.

If we have at least two divisions that use the same divisor, convert to multiplication by a reciprocal.

This may need to be adjusted for a given CPU if a division&#39;s cost is not at least twice the cost of a multiplication. This is because we still need one division to calculate the reciprocal and then we need two multiplies by that reciprocal as replacements for the original divisions.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01902">1902</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l23317">23317</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### emitBitTestAtomicRMWIntrinsic() {#a765370db273adf54b86a60f3de558035}

<MemberDefinition
  prototype={<>void X86TargetLowering::emitBitTestAtomicRMWIntrinsic (<a href="/docs/api/classes/llvm/atomicrmwinst">AtomicRMWInst</a> &#42; AI) const</>}
  labels = {["virtual"]}>
Perform a bit test atomicrmw using a target-specific intrinsic.

This represents the combined bit test intrinsic which will be lowered at a late stage by the backend.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01824">1824</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l31495">31495</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### emitCmpArithAtomicRMWIntrinsic() {#aab6483478ea6cc26b7c4cdcac832ff3b}

<MemberDefinition
  prototype={<>void X86TargetLowering::emitCmpArithAtomicRMWIntrinsic (<a href="/docs/api/classes/llvm/atomicrmwinst">AtomicRMWInst</a> &#42; AI) const</>}
  labels = {["virtual"]}>
Perform a atomicrmw which the result is only used by comparison, using a target-specific intrinsic.

This represents the combined atomic and compare intrinsic which will be lowered at a late stage by the backend.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01825">1825</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l31638">31638</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### emitEHSjLjLongJmp() {#ad809ec9198a48ce7d3ea339cf3e37bf0}

<MemberDefinition
  prototype={<>MachineBasicBlock &#42; X86TargetLowering::emitEHSjLjLongJmp (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; MBB) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01868">1868</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l36959">36959</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### emitEHSjLjSetJmp() {#a45b38fe5dfee48def2a08c82d2e3796e}

<MemberDefinition
  prototype={<>MachineBasicBlock &#42; X86TargetLowering::emitEHSjLjSetJmp (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; MBB) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01862">1862</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l36610">36610</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### emitFlagsForSetcc() {#afcc90943b4dd635e767a7a06bb10458e}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::emitFlagsForSetcc (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op0, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op1, <a href="/docs/api/namespaces/llvm/isd/#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; dl, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; X86CC) const</>}>
Emit flags for the given setcc condition and operands.

Also returns the corresponding <a href="/docs/api/namespaces/llvm/x86">X86</a> condition code constant in X86CC.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01882">1882</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l24156">24156</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### emitLongJmpShadowStackFix() {#a2871933f02418c5f6d5ae1e8d81be085}

<MemberDefinition
  prototype={<>MachineBasicBlock &#42; X86TargetLowering::emitLongJmpShadowStackFix (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; MBB) const</>}>
Fix the shadow stack using the previously saved SSP pointer.

<SectionUser title="See Also">
emitSetJmpShadowStackFix
</SectionUser>


<ParametersList title="Parameters">
<ParametersListItem name="[in] MI">The temporary Machine <a href="/docs/api/classes/llvm/instruction">Instruction</a> for the builtin.</ParametersListItem>
<ParametersListItem name="[in] MBB">The Machine Basic Block that will be modified.</ParametersListItem>
</ParametersList>

<SectionUser title="Returns">
The sink MBB that will perform the future indirect branch.
</SectionUser>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01871">1871</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l36770">36770</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### EmitLoweredCascadedSelect() {#af8991fbdd984cbb4f058dc0cc1fcd165}

<MemberDefinition
  prototype={<>MachineBasicBlock &#42; X86TargetLowering::EmitLoweredCascadedSelect (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI1, <a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI2, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; BB) const</>}>
Utility function to emit the xmm reg save portion of va&#95;start.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01840">1840</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l35797">35797</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### EmitLoweredCatchRet() {#ae87c887710eb36bfc2fbdca9007078bf}

<MemberDefinition
  prototype={<>MachineBasicBlock &#42; X86TargetLowering::EmitLoweredCatchRet (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; BB) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01847">1847</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l36328">36328</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### EmitLoweredIndirectThunk() {#a3f7962449e6f8a20ad62bf46c6b7973e}

<MemberDefinition
  prototype={<>MachineBasicBlock &#42; X86TargetLowering::EmitLoweredIndirectThunk (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; BB) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01859">1859</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l36506">36506</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### EmitLoweredProbedAlloca() {#a29723eb149349ce7b5f389fa7e413823}

<MemberDefinition
  prototype={<>MachineBasicBlock &#42; X86TargetLowering::EmitLoweredProbedAlloca (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; BB) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01853">1853</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l36100">36100</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### EmitLoweredSegAlloca() {#a8b62e3102d65b55f6311fcec3e5269fa}

<MemberDefinition
  prototype={<>MachineBasicBlock &#42; X86TargetLowering::EmitLoweredSegAlloca (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; BB) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01850">1850</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l36194">36194</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### EmitLoweredSelect() {#a44b779edd4c0f87ba42d323af71e6573}

<MemberDefinition
  prototype={<>MachineBasicBlock &#42; X86TargetLowering::EmitLoweredSelect (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; I, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; BB) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01844">1844</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l35950">35950</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### EmitLoweredTLSCall() {#ac03d685e08b4adada3631e2dfc6f8e34}

<MemberDefinition
  prototype={<>MachineBasicBlock &#42; X86TargetLowering::EmitLoweredTLSCall (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; BB) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01856">1856</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l36363">36363</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### emitPatchableEventCall() {#a91433c180ad2232456c3473327ffa71a}

<MemberDefinition
  prototype={<>MachineBasicBlock &#42; X86TargetLowering::emitPatchableEventCall (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; MBB) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01877">1877</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l37324">37324</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### emitSetJmpShadowStackFix() {#a9a89d8a9888958def220bb30277c66dd}

<MemberDefinition
  prototype={<>void X86TargetLowering::emitSetJmpShadowStackFix (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; MBB) const</>}>
SetJmp implies future control flow change upon calling the corresponding LongJmp.

Instead of using the &#39;return&#39; instruction, the long jump fixes the stack and performs an indirect branch. To do so it uses the registers that were stored in the jump buffer (when calling SetJmp). In case the shadow stack is enabled we need to fix it as well, because some return addresses will be skipped. The function will save the SSP for future fixing in the function emitLongJmpShadowStackFix. 
<SectionUser title="See Also">
emitLongJmpShadowStackFix
</SectionUser>


<ParametersList title="Parameters">
<ParametersListItem name="[in] MI">The temporary Machine <a href="/docs/api/classes/llvm/instruction">Instruction</a> for the builtin.</ParametersListItem>
<ParametersListItem name="[in] MBB">The Machine Basic Block that will be modified.</ParametersListItem>
</ParametersList>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01865">1865</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l36568">36568</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### EmitSjLjDispatchBlock() {#adb8fe1bc6925d9aaee73cf8ec3e4e8d2}

<MemberDefinition
  prototype={<>MachineBasicBlock &#42; X86TargetLowering::EmitSjLjDispatchBlock (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; MBB) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01874">1874</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l37093">37093</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### EmitTailCallLoadRetAddr() {#a96b5fdf09cbaa3744868bb160ad1fd33}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::EmitTailCallLoadRetAddr (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; OutRetAddr, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Chain, bool IsTailCall, bool Is64Bit, int FPDiff, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; dl) const</>}>
Emit a load of return address if tail call optimization is performed and it is required.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01707">1707</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp/#l01956">1956</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp">X86ISelLoweringCall.cpp</a>.
</MemberDefinition>

### EmitVAARGWithCustomInserter() {#a6662e9bd609891f313d6afdd1e26c9db}

<MemberDefinition
  prototype={<>MachineBasicBlock &#42; X86TargetLowering::EmitVAARGWithCustomInserter (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; MBB) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01837">1837</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l35403">35403</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### FP&#95;TO&#95;INTHelper() {#a64ae0166ea0732e7d08610c6b11c9244}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::FP&#95;TO&#95;INTHelper (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, bool IsSigned, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Chain) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01717">1717</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l20377">20377</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### getAddressSpace() {#a603e81780090d28e4a691ef543bf5b0d}

<MemberDefinition
  prototype="unsigned X86TargetLowering::getAddressSpace () const">

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01715">1715</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp/#l00531">531</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp">X86ISelLoweringCall.cpp</a>.
</MemberDefinition>

### GetAlignedArgumentStackSize() {#a3017fbecf88f2aac84425a9886a11a3e}

<MemberDefinition
  prototype={<>unsigned X86TargetLowering::GetAlignedArgumentStackSize (unsigned StackSize, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
Make the stack size align e.g 16n + 12 aligned for a 16-byte align requirement.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01712">1712</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp/#l02639">2639</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp">X86ISelLoweringCall.cpp</a>.
</MemberDefinition>

### getGlobalWrapperKind() {#ae7fa6d3e7e388a28aa972e7bd49593dc}

<MemberDefinition
  prototype={<>unsigned X86TargetLowering::getGlobalWrapperKind (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/globalvalue">GlobalValue</a> &#42; GV, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> unsigned char OpFlags) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01726">1726</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l18852">18852</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### getMOVL() {#a300d2d93bfdab2717786de60ee7dfcaa}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::getMOVL (<a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; dl, <a href="/docs/api/classes/llvm/mvt">MVT</a> VT, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> V1, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> V2) const</>}>
Returns a vector&#95;shuffle mask for an movs&#123;s|d&#125;, movd operation of specified width.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01907">1907</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp/#l01989">1989</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp">X86ISelLoweringCall.cpp</a>.
</MemberDefinition>

### getRecipEstimate() {#a4e8fa8d0165f4b68bbe05487428ba6a5}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::getRecipEstimate (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, int Enabled, int &amp; RefinementSteps) const</>}
  labels = {["virtual"]}>
<a href="/docs/api/classes/llvm/use">Use</a> rcp&#42; to speed up fdiv calculations.

The minimum architected relative accuracy is 2^-12.

We need one Newton-Raphson step to have a good float result (24 bits of precision).

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01898">1898</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l23262">23262</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### getRoundingControlRegisters() {#a2d12771a48cc8b16535eeb9ae4ce94fc}

<MemberDefinition
  prototype={<>ArrayRef&lt; MCPhysReg &gt; X86TargetLowering::getRoundingControlRegisters () const</>}
  labels = {["virtual"]}>
Returns a 0 terminated array of rounding control registers that can be attached into strict FP call.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01814">1814</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp/#l00682">682</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp">X86ISelLoweringCall.cpp</a>.
</MemberDefinition>

### getScratchRegisters() {#a92816ba1d0a0f3eb57fd758e67f5f1a3}

<MemberDefinition
  prototype={<>const MCPhysReg &#42; X86TargetLowering::getScratchRegisters (<a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CC) const</>}
  labels = {["virtual"]}>
Returns a 0 terminated array of registers that can be safely used as scratch registers.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01813">1813</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp/#l00677">677</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp">X86ISelLoweringCall.cpp</a>.
</MemberDefinition>

### getSqrtEstimate() {#a6dcc8a9a339f05f170eebe8a60c8a0f3}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::getSqrtEstimate (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, int Enabled, int &amp; RefinementSteps, bool &amp; UseOneConstNR, bool Reciprocal) const</>}
  labels = {["virtual"]}>
<a href="/docs/api/classes/llvm/use">Use</a> rsqrt&#42; to speed up sqrt calculations.

The minimum architected relative accuracy is 2^-12.

We need one Newton-Raphson step to have a good float result (24 bits of precision).

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01893">1893</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l23208">23208</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### getTypeForExtReturn() {#acdc2d795c628469393213a614542a610}

<MemberDefinition
  prototype={<>EVT X86TargetLowering::getTypeForExtReturn (<a href="/docs/api/classes/llvm/llvmcontext">LLVMContext</a> &amp; Context, <a href="/docs/api/structs/llvm/evt">EVT</a> VT, <a href="/docs/api/namespaces/llvm/isd/#a22ea9cec080dd5f4f47ba234c2f59110">ISD::NodeType</a>) const</>}
  labels = {["virtual"]}>
Return the type that should be used to zero or sign extend a zeroext/signext integer return value.

FIXME: Some C calling conventions require the return type to be promoted, but this is not true all the time, e.g. i1/i8/i16 on x86/x86&#95;64. It is also not necessary for non-C calling conventions. The frontend should handle this and include all of the necessary information.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01804">1804</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp/#l00987">987</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp">X86ISelLoweringCall.cpp</a>.
</MemberDefinition>

### initializeSplitCSR() {#ac09bc33a0671e74f38c6c1f3654c0dd3}

<MemberDefinition
  prototype={<>void X86TargetLowering::initializeSplitCSR (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; Entry) const</>}
  labels = {["virtual"]}>
Perform necessary initialization to handle a subset of CSRs explicitly via copies.

This function is called at the beginning of instruction selection.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01795">1795</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l60871">60871</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### insertCopiesSplitCSR() {#aa60e5f2c24121347f67024637aa74405}

<MemberDefinition
  prototype={<>void X86TargetLowering::insertCopiesSplitCSR (<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; Entry, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; &gt; &amp; Exits) const</>}
  labels = {["virtual"]}>
Insert explicit copies in entry and exit blocks.

We copy a subset of CSRs to virtual registers in the entry block, and copy them back to physical registers in the exit blocks. This function is called at the end of instruction selection.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01796">1796</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l60881">60881</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### IsEligibleForTailCallOptimization() {#a09efcfe9c3e80e9ff5c0e21887c4a542}

<MemberDefinition
  prototype={<>bool X86TargetLowering::IsEligibleForTailCallOptimization (<a href="/docs/api/structs/llvm/targetlowering/callloweringinfo">TargetLowering::CallLoweringInfo</a> &amp; CLI, <a href="/docs/api/classes/llvm/ccstate">CCState</a> &amp; CCInfo, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/ccvalassign">CCValAssign</a> &gt; &amp; ArgLocs, bool IsCalleePopSRet) const</>}>
<a href="/docs/api/namespaces/llvm/check">Check</a> whether the call is eligible for tail call optimization.

Targets that want to do tail call optimization should implement this function.

Targets that want to do tail call optimization should implement this function. Note that the x86 backend does not check musttail calls for eligibility! The rest of x86 tail call lowering must be prepared to forward arguments of any type.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01704">1704</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp/#l02749">2749</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp">X86ISelLoweringCall.cpp</a>.
</MemberDefinition>

### isFsqrtCheap() {#a20b0a79348cf4200832a334e418ae71f}

<MemberDefinition
  prototype={<>bool X86TargetLowering::isFsqrtCheap (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}
  labels = {["virtual"]}>
<a href="/docs/api/namespaces/llvm/check">Check</a> if replacement of SQRT with RSQRT should be disabled.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01890">1890</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l23190">23190</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### isUsedByReturnOnly() {#a9c52d2f566091bd09fa0971defd33b90}

<MemberDefinition
  prototype={<>bool X86TargetLowering::isUsedByReturnOnly (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42;, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp;) const</>}
  labels = {["virtual"]}>
Return true if result of the specified node is used by a return node only.

It also compute and return the input chain for the tail call.

This is used to determine whether it is possible to codegen a libcall as tail call at legalization time.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01800">1800</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp/#l00951">951</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp">X86ISelLoweringCall.cpp</a>.
</MemberDefinition>

### LowerADDROFRETURNADDR() {#a232b0814c67b87d0a11dd4b5204c6fb2}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::LowerADDROFRETURNADDR (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01754">1754</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l27900">27900</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### LowerBlockAddress() {#ae28a3821944125ba0f7da1db935b96a6}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::LowerBlockAddress (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01729">1729</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l18929">18929</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### LowerBRCOND() {#a402c2742dfd1e03caf54874fccb73a32}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::LowerBRCOND (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01748">1748</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l25298">25298</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### LowerBUILD&#95;VECTOR() {#a44257daf4209aa06b3933d8f2567ce27}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::LowerBUILD&#95;VECTOR (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01721">1721</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l08997">8997</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### LowerCall() {#ab7daed1bc68b8961bb301f43ba08e617}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::LowerCall (<a href="/docs/api/structs/llvm/targetlowering/callloweringinfo">CallLoweringInfo</a> &amp;, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp;) const</>}
  labels = {["virtual"]}>
This hook must be implemented to lower calls into the specified DAG.

The outgoing arguments to the call are described by the Outs array, and the values to be returned by the call are described by the Ins array. The implementation should fill in the InVals array with legal-type return values from the call, and return the resulting token chain value.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01783">1783</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp/#l02000">2000</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp">X86ISelLoweringCall.cpp</a>.
</MemberDefinition>

### LowerCallResult() {#aa4d17c5d956c0b8d5187b420ac95e036}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::LowerCallResult (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Chain, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> InGlue, <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CallConv, bool isVarArg, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/structs/llvm/isd/inputarg">ISD::InputArg</a> &gt; &amp; Ins, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; dl, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp; InVals, uint32&#95;t &#42; RegMask) const</>}>
Lower the result values of a call into the appropriate copies out of appropriate physical registers.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01684">1684</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp/#l01101">1101</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp">X86ISelLoweringCall.cpp</a>.
</MemberDefinition>

### LowerConstantPool() {#abe3e093d027081956ab9551460bd0be2}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::LowerConstantPool (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01728">1728</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l18878">18878</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### LowerDYNAMIC&#95;STACKALLOC() {#ae55b190c2d96b5b2f76f685adec30a6a}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::LowerDYNAMIC&#95;STACKALLOC (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01750">1750</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l25423">25423</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### LowerEH&#95;RETURN() {#a59390fd04333fa49fabbf4be6b59bede}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::LowerEH&#95;RETURN (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01757">1757</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l28005">28005</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### lowerEH&#95;SJLJ&#95;LONGJMP() {#a81dd96f741e724d4719ce254aec6c361}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::lowerEH&#95;SJLJ&#95;LONGJMP (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01759">1759</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l28049">28049</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### lowerEH&#95;SJLJ&#95;SETJMP() {#a68e2568dd5d3fa88bd93886e0c3559da}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::lowerEH&#95;SJLJ&#95;SETJMP (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01758">1758</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l28031">28031</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### lowerEH&#95;SJLJ&#95;SETUP&#95;DISPATCH() {#a5fa628530d393e464070fe32d37a4ba3}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::lowerEH&#95;SJLJ&#95;SETUP&#95;DISPATCH (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01760">1760</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l28056">28056</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### LowerExternalSymbol() {#a3a707f6075019fa15f6d3e0e4de732a4}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::LowerExternalSymbol (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01732">1732</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l18923">18923</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### LowerEXTRACT&#95;VECTOR&#95;ELT() {#a3d1b727cab043cd79cb6ea3e8184bd29}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::LowerEXTRACT&#95;VECTOR&#95;ELT (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01723">1723</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l18390">18390</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### lowerFaddFsub() {#a59bbfb435f70f941553758ad0774f2f3}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::lowerFaddFsub (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>
Depending on uarch and/or optimizing for size, we might prefer to use a vector operation in place of the typical scalar operation.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01773">1773</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l22181">22181</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### LowerFormalArguments() {#a4daa2ca582e132e3a08eca54c5353179}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::LowerFormalArguments (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a>, <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a>, bool, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/structs/llvm/isd/inputarg">ISD::InputArg</a> &gt; &amp;, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp;, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp;) const</>}
  labels = {["virtual"]}>
This hook must be implemented to lower the incoming (formal) arguments, described by the Ins array, into the specified DAG.

The implementation should fill in the InVals array with legal-type argument values, and return the resulting token chain value.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01779">1779</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp/#l01678">1678</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp">X86ISelLoweringCall.cpp</a>.
</MemberDefinition>

### LowerFP&#95;EXTEND() {#aa137c76efed16ed8728cbe97e30d97b3}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::LowerFP&#95;EXTEND (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01774">1774</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l21812">21812</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### LowerFP&#95;ROUND() {#afff4d2f3a2973b8a8d5f1b60285dbe06}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::LowerFP&#95;ROUND (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01775">1775</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l21930">21930</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### LowerFP&#95;TO&#95;BF16() {#a72125c02ec314b74c085a97cf61f3a52}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::LowerFP&#95;TO&#95;BF16 (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01776">1776</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l22083">22083</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### LowerFP&#95;TO&#95;INT() {#a09c8f29903cedf48e5d2b3007353450e}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::LowerFP&#95;TO&#95;INT (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01742">1742</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l21237">21237</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### LowerFP&#95;TO&#95;INT&#95;SAT() {#a3468e59fc36fcb47df12edd22fd36955}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::LowerFP&#95;TO&#95;INT&#95;SAT (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01743">1743</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l21662">21662</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### LowerFRAME&#95;TO&#95;ARGS&#95;OFFSET() {#a341ce13c6b9f4243fa08921554258622}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::LowerFRAME&#95;TO&#95;ARGS&#95;OFFSET (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01756">1756</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l27979">27979</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### LowerFRAMEADDR() {#a1f0c9dd1c48cacdfa821f7ab49fa96a5}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::LowerFRAMEADDR (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01755">1755</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l27906">27906</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### LowerGC&#95;TRANSITION() {#a33672ebdcfb03f655b2a4148f144df5b}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::LowerGC&#95;TRANSITION (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01771">1771</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l33034">33034</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### LowerGET&#95;FPENV&#95;MEM() {#a1321d92ff60dd32f0671a9546e44c965}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::LowerGET&#95;FPENV&#95;MEM (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01764">1764</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l28394">28394</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### LowerGET&#95;ROUNDING() {#a430ebeef6ceaa5a9d0a29253f14018e5}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::LowerGET&#95;ROUNDING (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01762">1762</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l28212">28212</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### LowerGlobalAddress() {#a015553534b38343f00c8c096b90696cf}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::LowerGlobalAddress (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01730">1730</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l19027">19027</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### LowerGlobalOrExternal() {#a3635663c936a6745c4ea8315035c69ba}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::LowerGlobalOrExternal (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, bool ForCall) const</>}>
Creates target global address or external symbol nodes for calls or other uses.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01736">1736</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l18952">18952</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### LowerGlobalTLSAddress() {#a329864512ef9e9a1400cb96630207700}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::LowerGlobalTLSAddress (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01731">1731</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l19219">19219</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### lowerIdempotentRMWIntoFencedLoad() {#acb51736698ae53a8d882e21925b81954}

<MemberDefinition
  prototype={<>LoadInst &#42; X86TargetLowering::lowerIdempotentRMWIntoFencedLoad (<a href="/docs/api/classes/llvm/atomicrmwinst">AtomicRMWInst</a> &#42; RMWI) const</>}
  labels = {["virtual"]}>
On some platforms, an AtomicRMW that never actually modifies the value (such as fetch&#95;add of 0) can be turned into a fence followed by an atomic load.

This may sound useless, but it makes it possible for the processor to keep the cacheline shared, dramatically improving performance. And such idempotent RMWs are useful for implementing some kinds of locks, see for example (justification + benchmarks): <a href="http://www.hpl.hp.com/techreports/2012/HPL-2012-68.pdf">http://www.hpl.hp.com/techreports/2012/HPL-2012-68.pdf</a> This method tries doing that transformation, returning the atomic load if it succeeds, and nullptr otherwise. If shouldExpandAtomicLoadInIR returns true on that load, it will undergo another round of expansion.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01828">1828</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l31750">31750</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### LowerINIT&#95;TRAMPOLINE() {#a6ace38cbafb4466803b4fa12a484c221}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::LowerINIT&#95;TRAMPOLINE (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01761">1761</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l28067">28067</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### LowerINSERT&#95;VECTOR&#95;ELT() {#a7fa248020f2f17136638e64bf8042dd5}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::LowerINSERT&#95;VECTOR&#95;ELT (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01724">1724</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l18571">18571</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### LowerINTRINSIC&#95;WO&#95;CHAIN() {#a1a05cd9a29392791cee47ce7d448a6c2}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::LowerINTRINSIC&#95;WO&#95;CHAIN (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01772">1772</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l25965">25965</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### LowerJumpTable() {#a42dc222f2d796d56b8f6fb8073a97328}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::LowerJumpTable (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01749">1749</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l18901">18901</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### LowerLRINT&#95;LLRINT() {#a90321e70801009eda27df4bfdf10f71c}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::LowerLRINT&#95;LLRINT (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01744">1744</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l21597">21597</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### LowerMemArgument() {#adf70fe24896195cee150786395a12ac3}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::LowerMemArgument (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Chain, <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CallConv, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/structs/llvm/isd/inputarg">ISD::InputArg</a> &gt; &amp; ArgInfo, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; dl, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/ccvalassign">CCValAssign</a> &amp; VA, <a href="/docs/api/classes/llvm/machineframeinfo">MachineFrameInfo</a> &amp; MFI, unsigned i) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01690">1690</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp/#l01301">1301</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp">X86ISelLoweringCall.cpp</a>.
</MemberDefinition>

### LowerMemOpCallTo() {#a7c2a9aeb9cbe31170365402b5a1ed6ae}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::LowerMemOpCallTo (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Chain, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> StackPtr, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Arg, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; dl, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/ccvalassign">CCValAssign</a> &amp; VA, <a href="/docs/api/structs/llvm/isd/argflagsty">ISD::ArgFlagsTy</a> Flags, bool isByval) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01695">1695</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp/#l01931">1931</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp">X86ISelLoweringCall.cpp</a>.
</MemberDefinition>

### LowerRESET&#95;FPENV() {#a0056dc4a32bf331ac24d9bcb1ed36bb0}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::LowerRESET&#95;FPENV (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01766">1766</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l28473">28473</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### LowerReturn() {#ab9af01afeebab7c828e2595aece7ce85}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::LowerReturn (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a>, <a href="/docs/api/namespaces/llvm/callingconv/#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a>, bool, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/structs/llvm/isd/outputarg">ISD::OutputArg</a> &gt; &amp;, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp;, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp;, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp;) const</>}
  labels = {["virtual"]}>
This hook must be implemented to lower outgoing return values, described by the Outs array, into the specified DAG.

The implementation should return the resulting token chain value.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01786">1786</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp/#l00743">743</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp">X86ISelLoweringCall.cpp</a>.
</MemberDefinition>

### LowerRETURNADDR() {#a97f484a19478ba695318ca846352b6b7}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::LowerRETURNADDR (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01753">1753</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l27873">27873</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### LowerSELECT() {#a406e66f77d02c54200c56d18ad7d4606}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::LowerSELECT (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01747">1747</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l24587">24587</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### LowerSET&#95;FPENV&#95;MEM() {#abb7803ce3754aa9fddfd53405690e74d}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::LowerSET&#95;FPENV&#95;MEM (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01765">1765</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l28461">28461</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### LowerSET&#95;ROUNDING() {#adff19ec2b5ab688b726ee17e4d714138}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::LowerSET&#95;ROUNDING (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01763">1763</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l28276">28276</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### LowerSETCC() {#a23f125e48b475888d9580da2b3241eaa}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::LowerSETCC (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01745">1745</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l24245">24245</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### LowerSETCCCARRY() {#ab0e4d87271f1745ef032aed83dabe510}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::LowerSETCCCARRY (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01746">1746</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l24344">24344</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### LowerSINT&#95;TO&#95;FP() {#ae1bbb7ab919ec0c381a0b89d12fa38f0}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::LowerSINT&#95;TO&#95;FP (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01739">1739</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l19718">19718</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### LowerTRUNCATE() {#a40d2cf7f935e9873a736eb37132de88d}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::LowerTRUNCATE (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01741">1741</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l21077">21077</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### LowerUINT&#95;TO&#95;FP() {#a6d2b30b5592c53a9de885da5a90d154d}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::LowerUINT&#95;TO&#95;FP (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01740">1740</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l20217">20217</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### LowerVAARG() {#a6df5a54087b0164786c1b3f1a121cffd}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::LowerVAARG (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01752">1752</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l25567">25567</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### LowerVASTART() {#a9eb658067d017bafc5ad9b67e539ae8b}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::LowerVASTART (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01751">1751</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l25510">25510</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### LowerVSELECT() {#a5b715117504cc9cf14e16cecf281e27b}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::LowerVSELECT (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01722">1722</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l18146">18146</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### LowerWin64&#95;FP&#95;TO&#95;INT128() {#addd8b8b94aa125905688044a6dd2d478}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::LowerWin64&#95;FP&#95;TO&#95;INT128 (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Chain) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01768">1768</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l29687">29687</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### LowerWin64&#95;i128OP() {#a8fe5dd0286a144930329f8b04833f7ec}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::LowerWin64&#95;i128OP (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01767">1767</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l29623">29623</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### LowerWin64&#95;INT128&#95;TO&#95;FP() {#a7c4bfd42d245eb41c76317518a497184}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::LowerWin64&#95;INT128&#95;TO&#95;FP (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Op, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01770">1770</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l29721">29721</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### LRINT&#95;LLRINTHelper() {#a385ab5f55d91b6d6c92a5d2ec8f737e3}

<MemberDefinition
  prototype={<>SDValue X86TargetLowering::LRINT&#95;LLRINTHelper (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/classes/llvm/selectiondag">SelectionDAG</a> &amp; DAG) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01719">1719</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l21616">21616</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### mayBeEmittedAsTailCall() {#ab12e8b204f28c788c70b7d2c93521e09}

<MemberDefinition
  prototype={<>bool X86TargetLowering::mayBeEmittedAsTailCall (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/callinst">CallInst</a> &#42;) const</>}
  labels = {["virtual"]}>
Return true if the target may be able emit the call instruction as a tail call.

This is used by optimization passes to determine if it&#39;s profitable to duplicate return instructions to enable tailcall optimization.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01802">1802</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp/#l01289">1289</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp">X86ISelLoweringCall.cpp</a>.
</MemberDefinition>

### needsCmpXchgNb() {#a02ba0fbeaccacb7a8887b62810e0f711}

<MemberDefinition
  prototype={<>bool X86TargetLowering::needsCmpXchgNb (<a href="/docs/api/classes/llvm/type">Type</a> &#42; MemType) const</>}>
Returns true if the operand type is exactly twice the native width, and the corresponding cmpxchg8b or cmpxchg16b instruction is available.

Used to know whether to use cmpxchg8/16b when expanding atomic operations (otherwise we leave them alone to become &#95;&#95;sync&#95;fetch&#95;and&#95;... calls).

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01830">1830</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l31295">31295</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### optimizeFMulOrFDivAsShiftAddBitcast() {#a6b4d043dafc9dc7465f2f12700665848}

<MemberDefinition
  prototype={<>bool X86TargetLowering::optimizeFMulOrFDivAsShiftAddBitcast (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> FPConst, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> IntPow2) const</>}
  labels = {["virtual"]}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01886">1886</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l23171">23171</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### SetupEntryBlockForSjLj() {#a36ac13a178bdda5a9a97633c6c853990}

<MemberDefinition
  prototype={<>void X86TargetLowering::SetupEntryBlockForSjLj (<a href="/docs/api/classes/llvm/machineinstr">MachineInstr</a> &amp; MI, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; MBB, <a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42; DispatchBB, int FI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01832">1832</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l37042">37042</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### shouldExpandAtomicLoadInIR() {#a553c0018101813c15a59063ce7f36bf3}

<MemberDefinition
  prototype={<>TargetLowering::AtomicExpansionKind X86TargetLowering::shouldExpandAtomicLoadInIR (<a href="/docs/api/classes/llvm/loadinst">LoadInst</a> &#42; LI) const</>}
  labels = {["virtual"]}>
Returns how the given (atomic) load should be expanded by the IR-level AtomicExpand pass.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01817">1817</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l31327">31327</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### shouldExpandAtomicRMWInIR() {#ac53bbecb27c9603445acf1e3965432f4}

<MemberDefinition
  prototype={<>TargetLowering::AtomicExpansionKind X86TargetLowering::shouldExpandAtomicRMWInIR (<a href="/docs/api/classes/llvm/atomicrmwinst">AtomicRMWInst</a> &#42; RMW) const</>}
  labels = {["virtual"]}>
Returns how the IR-level AtomicExpand pass should expand the given AtomicRMW, if at all.

Default is to never expand.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01821">1821</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l31702">31702</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### shouldExpandAtomicStoreInIR() {#abd31564b7faa43985a88235bb323eae3}

<MemberDefinition
  prototype={<>TargetLoweringBase::AtomicExpansionKind X86TargetLowering::shouldExpandAtomicStoreInIR (<a href="/docs/api/classes/llvm/storeinst">StoreInst</a> &#42; SI) const</>}
  labels = {["virtual"]}>
Returns how the given (atomic) store should be expanded by the IR-level AtomicExpand pass into.

For instance <a href="/docs/api/classes/llvm/targetloweringbase/#aba40628328a660c78a9d73cc209f5e84a8098b34f582537833b36b58273c3545b">AtomicExpansionKind::Expand</a> will try to use an atomicrmw xchg.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01819">1819</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l31307">31307</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### shouldExpandLogicAtomicRMWInIR() {#a382bb57dc50ee6687a4afeff9bf94278}

<MemberDefinition
  prototype={<>TargetLowering::AtomicExpansionKind X86TargetLowering::shouldExpandLogicAtomicRMWInIR (<a href="/docs/api/classes/llvm/atomicrmwinst">AtomicRMWInst</a> &#42; AI) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01823">1823</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp/#l31420">31420</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a>.
</MemberDefinition>

### supportSplitCSR() {#a32e781d6b9f2dbd7f4d31edfa19ee795}

<MemberDefinition
  prototype={<>bool llvm::X86TargetLowering::supportSplitCSR (<a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &#42; MF) const</>}
  labels = {["inline", "virtual"]}>
Return true if the target supports that a subset of CSRs for the given machine function is handled explicitly via copies.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01791">1791</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Private Member Attributes

### LegalFPImmediates {#a628ac19a4ddc4a22d94fb57a6a18f700}

<MemberDefinition
  prototype={<>std::vector&lt;APFloat&gt; llvm::X86TargetLowering::LegalFPImmediates</>}>
A list of legal FP immediates.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01676">1676</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>.
</MemberDefinition>

### Subtarget {#abcb67b471446e52c5d56aa87f08f28ce}

<MemberDefinition
  prototype={<>const X86Subtarget&amp; llvm::X86TargetLowering::Subtarget</>}>
Keep a reference to the <a href="/docs/api/classes/llvm/x86subtarget">X86Subtarget</a> around so that we can make the right decision when generating code for different targets.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h/#l01673">1673</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a>.
</MemberDefinition>

</SectionDefinition>

<hr/>

The documentation for this class was generated from the following files:

<ul>
<li><a href="/docs/api/files/lib/lib/target/lib/target/x86/x86interleavedaccess-cpp">X86InterleavedAccess.cpp</a></li>
<li><a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-cpp">X86ISelLowering.cpp</a></li>
<li><a href="/docs/api/files/lib/lib/target/lib/target/x86/x86isellowering-h">X86ISelLowering.h</a></li>
<li><a href="/docs/api/files/lib/lib/target/lib/target/x86/x86iselloweringcall-cpp">X86ISelLoweringCall.cpp</a></li>
</ul>

</DoxygenPage>
