/* Generated by Yosys 0.62+77 (git sha1 679156d32, g++ 11.5.0 -fPIC -O3) */

module Q3bFSM(clk, reset, x, z);
  input clk;
  wire clk;
  input reset;
  wire reset;
  input x;
  wire x;
  output z;
  wire z;
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire [1:0] _09_;
  wire [1:0] _10_;
  wire _11_;
  wire [1:0] _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire [14:0] _19_;
  wire [14:0] _20_;
  wire [4:0] _21_;
  wire [2:0] _22_;
  wire _23_;
  reg [2:0] state;
  always @(posedge clk)
    if (_00_) state[2] <= 1'h0;
    else state[2] <= _22_[2];
  always @(posedge clk)
    if (_00_) state[0] <= 1'h0;
    else state[0] <= _22_[0];
  always @(posedge clk)
    if (_00_) state[1] <= 1'h0;
    else state[1] <= _22_[1];
  assign _04_ = ~_23_;
  assign _02_ = ~state[1];
  assign _01_ = ~state[0];
  assign _03_ = ~state[2];
  assign _20_[12] = x & _21_[4];
  assign _20_[9] = _19_[0] & _21_[3];
  assign _20_[11] = x & _21_[3];
  assign _20_[6] = x & _21_[2];
  assign _20_[7] = _19_[0] & _21_[2];
  assign _20_[3] = _19_[0] & _21_[1];
  assign _20_[4] = x & _21_[1];
  assign _20_[0] = _19_[0] & _21_[0];
  assign _20_[2] = x & _21_[0];
  assign _05_ = state[0] | state[1];
  assign _15_ = _05_ | _03_;
  assign _06_ = _01_ | _02_;
  assign _16_ = _06_ | state[2];
  assign _07_ = state[0] | _02_;
  assign _17_ = _07_ | state[2];
  assign _08_ = _01_ | state[1];
  assign _18_ = _08_ | state[2];
  assign _22_[2] = _20_[2] | _20_[11];
  assign _09_[0] = _20_[0] | _20_[4];
  assign _22_[1] = _09_[0] | _20_[7];
  assign _10_[0] = _20_[0] | _20_[3];
  assign _10_[1] = _20_[6] | _20_[9];
  assign _11_ = _10_[0] | _10_[1];
  assign _22_[0] = _11_ | _20_[12];
  assign z = _21_[0] | _21_[1];
  assign _12_[1] = _21_[2] | _21_[3];
  assign _13_ = z | _12_[1];
  assign _23_ = _13_ | _21_[4];
  assign _00_ = reset | _04_;
  assign _14_ = _05_ | state[2];
  assign _21_[0] = ~_15_;
  assign _21_[1] = ~_16_;
  assign _21_[2] = ~_17_;
  assign _21_[3] = ~_18_;
  assign _21_[4] = ~_14_;
  assign _19_[0] = ~x;
  assign _19_[14:1] = { 2'h0, x, x, 1'h0, _19_[0], 1'h0, _19_[0], x, 1'h0, x, _19_[0], x, _19_[0] };
  assign _09_[1] = _20_[7];
  assign { _20_[14:13], _20_[10], _20_[8], _20_[5], _20_[1] } = { 5'h00, _20_[0] };
  assign _12_[0] = z;
endmodule
