// Seed: 2590522022
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign id_1 = -1;
  wire id_3;
  tri1 id_4 = id_1;
  id_5(
      .id_0()
  );
  tri1 id_6;
  uwire id_7, id_8;
  assign module_1.type_1 = 0;
  wand id_9, id_10 = id_8 == 1'b0 == -1, id_11;
  assign id_6 = -1 == ((1 - id_11));
  id_12(
      id_7 || -1, -1, 1
  );
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    output supply0 id_2,
    input tri0 id_3,
    input tri0 id_4,
    output uwire id_5
);
  assign id_5 = id_3;
  always return id_1;
  assign id_5 = 1 ? id_1 : id_1;
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_7
  );
endmodule
