(ns vhdl.signal-test
  (:require [clojure.test :refer [deftest is testing]]
            [vhdl.signal :as signal]))

(deftest default-value-test
  (testing "std_logic defaults to IEEE 1164 'U'"
    (is (= "U" (signal/default-value "std_logic"))))
  (testing "std_logic_vector defaults to one 'U' per element"
    (is (= "UUUUUUUU" (signal/default-value "std_logic_vector(7 downto 0)")))
    (is (= "UU" (signal/default-value "std_logic_vector(1 downto 0)"))))
  (testing "integer defaults to 0"
    (is (= 0 (signal/default-value "integer"))))
  (testing "boolean defaults to false"
    (is (= false (signal/default-value "boolean"))))
  (testing "unknown types have no default"
    (is (nil? (signal/default-value "time")))))

(deftest make-signal-test
  (testing "resolves init-value from type when not given explicitly"
    (is (= {:name "en" :type "std_logic" :init-value "U"}
           (signal/make-signal "en" "std_logic"))))
  (testing "an explicit init-value overrides the type default"
    (is (= {:name "count" :type "integer" :init-value 7}
           (signal/make-signal "count" "integer" 7)))))
