$date
	Sun Oct 23 10:08:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#122023
b11000 !
1"
#122026
b11000 &
b11000 %
1$
#122027
0"
#122030
b1100 &
b1100 %
#122034
b110 &
b110 %
#122038
b11 &
b11 %
#122042
b1010 &
b1010 %
#122046
b101 &
b101 %
#122050
b10000 &
b10000 %
#122054
b1000 &
b1000 %
#122058
b100 &
b100 %
#122062
b10 &
b10 %
#122066
b1 &
b1 %
1#
#122070
b0 &
0#
b0 %
0$
#1117329
b100 !
1"
#1117330
b100 &
b100 %
1$
#1117331
0"
#1117334
b10 &
b10 %
#1117338
b1 &
b1 %
1#
#1117342
b0 &
0#
b0 %
0$
#2057593
b10111 !
1"
#2057594
b10111 &
b10111 %
1$
#2057595
0"
#2057598
b1000110 &
b1000110 %
#2057602
b100011 &
b100011 %
#2057606
b1101010 &
b1101010 %
#2057610
b110101 &
b110101 %
#2057614
b10100000 &
b10100000 %
#2057618
b1010000 &
b1010000 %
#2057622
b101000 &
b101000 %
#2057626
b10100 &
b10100 %
#2057630
b1010 &
b1010 %
#2057634
b101 &
b101 %
#2057638
b10000 &
b10000 %
#2057642
b1000 &
b1000 %
#2057646
b100 &
b100 %
#2057650
b10 &
b10 %
#2057654
b1 &
1#
b1 %
#2057658
b0 &
b0 %
0#
0$
#4500012
