aig 1940 37 250 0 1653 1
626
667 78
679 80
691 82
703 84
715 86
727 88
739 90
751 92
763 94
775 96
787 98
795 100
0
846
887 106
899 108
911 110
923 112
935 114
947 116
959 118
971 120
983 122
995 124
1007 126
1015 128
1148 130
1155 132
1161 134
1167 136
1173 138
1222
1241 1
1246 144
1276
1292
1300 150
1349 1
1355 1
1378
1413 1
1444
1451 162
1457 164
1463 166
1469 168
1475 170
1481 172
1487 174
1493 176
1499 178
1505 180
1511 182
1517 184
1523 186
1529 188
1535 190
1541 192
1563 1
1585 1
1626
1644
1659 1
1673 1
1714
1732
1747 1
1759 212
1771 214
1783 216
1795 218
1800 220
1840
1859 1
1865 1
0
1870 230
1882
1240
1890
1892
1926
1944
1959 1
1977 1
1983 1
1990
2160 252
2167 254
2173 256
2179 258
2185 260
2191 262
2197 264
2203 266
2209 268
2215 270
2221 272
2227 274
2233 276
2239 278
2245 280
2251 282
2257 284
2260
2266 288
2268
2281 292
2293 294
2305 296
2317 298
2328
2336 302
2349 1
2390
2408
2423 1
2456
2474
2489 1
2490
2531 320
2543 322
2555 324
2567 326
2579 328
2591 330
2603 332
2615 334
2627 336
2639 338
2651 340
2659 342
2677 1
2683 1
2689 348
2695 350
2701 352
2707 354
2713 356
2719 358
2725 360
2731 362
2737 364
2743 366
2749 368
2755 370
2761 372
2767 374
2773 376
2779 378
2784 380
2792 382
2802
2815 1
2822
2834
2841 392
2847 394
2853 396
2859 398
2865 400
2871 402
2877 404
2883 406
2889 408
2895 410
2901 412
2907 414
2913 416
2919 418
2925 420
2931 422
0
2942
2952
2964
2983 1
2989 1
2995 436
3001 438
3007 440
3013 442
3019 444
3025 446
3031 448
3037 450
3043 452
3049 454
3055 456
3061 458
3067 460
3073 462
3079 464
3085 466
0
3094
3113 1
3119 1
3157 476
3169 478
3181 480
3193 482
3205 484
3217 486
3229 488
3241 490
3253 492
3265 494
3277 496
3285 498
3467 500
3477 502
3487 504
3497 506
3507 508
3517 510
3527 512
3537 514
3544
0
3609 520
3619 522
3629 524
3639 526
3645 528
3651 530
3657 532
3663 534
3669 536
3675 538
3681 540
3687 542
3693 544
3699 546
3705 548
3711 550
3751 552
3763 554
3775 556
3787 558
3799 560
3811 562
3823 564
3835 566
3847 568
3859 570
3871 572
3879 574
3880
b)B)5%$A32$M'A@0Y3ON<e?]\HqKkjT}Wyx`clox{P)B)5%$A32$M'A@0Y3ON<e?]\HqKkjT}Wyx`clox{7:7:Y\Y\~~v6T^2~l	TJ
		04
:			
	
h		
					
4
5	:
;	@
A	F
G	L
M	R
S	X
Y	^
_	d	e	j	k	p	q	v	w	|	}								








		

"*)2:"&:?"*)2:"&:?											

	CP
">!*2A"&27

	),'*=@;>QTORehcfy|wz























										





		"*)2:"&:?		
"	!*2	"&27		



%$
32$
'A@0
3ON<
?]\H
KkjT
Wyx`
clox{


C







		



#"10$'?>03ML<?[ZHKihTWwv`clox{" -0+.;>9<ILGJWZUX(&*><@TRVjhl~	%$
76IH![Z(+ml25~<?FI
	$%/.?>				
	%$	32$	'A@0	3ON<	?]\H	KkjT	Wyx`	cl	ox	{	[i0 ap_clk
i1 ap_rst
i2 ap_start
i3 d1_V_dout[7]
i4 d1_V_dout[6]
i5 d1_V_dout[5]
i6 d1_V_dout[4]
i7 d1_V_dout[3]
i8 d1_V_dout[2]
i9 d1_V_dout[1]
i10 d1_V_dout[0]
i11 d1_V_empty_n
i12 d2_V_dout[7]
i13 d2_V_dout[6]
i14 d2_V_dout[5]
i15 d2_V_dout[4]
i16 d2_V_dout[3]
i17 d2_V_dout[2]
i18 d2_V_dout[1]
i19 d2_V_dout[0]
i20 d2_V_empty_n
i21 res_correct_V_full_n
l0 vector_add_cmp_split_impl_2_U0.ap_enable_reg_pp0_iter0
l1 vector_add_cmp_split_impl_2_U0.i_reg_63[11]
l2 vector_add_cmp_split_impl_2_U0.i_reg_63[10]
l3 vector_add_cmp_split_impl_2_U0.i_reg_63[9]
l4 vector_add_cmp_split_impl_2_U0.i_reg_63[8]
l5 vector_add_cmp_split_impl_2_U0.i_reg_63[7]
l6 vector_add_cmp_split_impl_2_U0.i_reg_63[6]
l7 vector_add_cmp_split_impl_2_U0.i_reg_63[5]
l8 vector_add_cmp_split_impl_2_U0.i_reg_63[4]
l9 vector_add_cmp_split_impl_2_U0.i_reg_63[3]
l10 vector_add_cmp_split_impl_2_U0.i_reg_63[2]
l11 vector_add_cmp_split_impl_2_U0.i_reg_63[1]
l12 vector_add_cmp_split_impl_2_U0.i_reg_63[0]
l13 vector_add_cmp_split_impl_1_U0.ap_done_reg
l14 vector_add_cmp_split_impl_1_U0.ap_enable_reg_pp0_iter0
l15 vector_add_cmp_split_impl_1_U0.i_reg_55[11]
l16 vector_add_cmp_split_impl_1_U0.i_reg_55[10]
l17 vector_add_cmp_split_impl_1_U0.i_reg_55[9]
l18 vector_add_cmp_split_impl_1_U0.i_reg_55[8]
l19 vector_add_cmp_split_impl_1_U0.i_reg_55[7]
l20 vector_add_cmp_split_impl_1_U0.i_reg_55[6]
l21 vector_add_cmp_split_impl_1_U0.i_reg_55[5]
l22 vector_add_cmp_split_impl_1_U0.i_reg_55[4]
l23 vector_add_cmp_split_impl_1_U0.i_reg_55[3]
l24 vector_add_cmp_split_impl_1_U0.i_reg_55[2]
l25 vector_add_cmp_split_impl_1_U0.i_reg_55[1]
l26 vector_add_cmp_split_impl_1_U0.i_reg_55[0]
l27 vector_add_cmp_split_impl_2_U0.carry_reg_171
l28 vector_add_cmp_split_impl_2_U0.low_sum_reg_166[3]
l29 vector_add_cmp_split_impl_2_U0.low_sum_reg_166[2]
l30 vector_add_cmp_split_impl_2_U0.low_sum_reg_166[1]
l31 vector_add_cmp_split_impl_2_U0.low_sum_reg_166[0]
l32 data_sp_U0.ap_enable_reg_pp0_iter0
l34 vector_add_cmp_split_impl_2_U0.icmp_ln70_reg_152
l35 dout1_U.internal_empty_n
l36 data_merge_U0.ap_enable_reg_pp0_iter2
l37 data_merge_U0.icmp_ln36_reg_93_pp0_iter1_reg
l38 d12_U.mOutPtr[1]
l39 d12_U.mOutPtr[0]
l40 dout2_U.internal_empty_n
l41 d21_U.internal_full_n
l42 data_merge_U0.ap_enable_reg_pp0_iter1
l59 d22_U.internal_full_n
l60 d11_U.internal_full_n
l61 vector_add_cmp_split_impl_1_U0.ap_CS_fsm[2]
l62 vector_add_cmp_split_impl_1_U0.ap_CS_fsm[1]
l63 vector_add_cmp_split_impl_1_U0.ap_CS_fsm[0]
l64 d12_U.internal_full_n
l65 vector_add_cmp_split_impl_2_U0.ap_CS_fsm[2]
l66 vector_add_cmp_split_impl_2_U0.ap_CS_fsm[1]
l67 vector_add_cmp_split_impl_2_U0.ap_CS_fsm[0]
l68 vector_add_cmp_split_impl_2_U0.in2_tmp_high_reg_161[3]
l69 vector_add_cmp_split_impl_2_U0.in2_tmp_high_reg_161[2]
l70 vector_add_cmp_split_impl_2_U0.in2_tmp_high_reg_161[1]
l71 vector_add_cmp_split_impl_2_U0.in2_tmp_high_reg_161[0]
l72 vector_add_cmp_split_impl_1_U0.icmp_ln53_reg_89
l73 data_sp3_U0.ap_enable_reg_pp0_iter1
l74 dout1_U.mOutPtr[1]
l75 dout1_U.mOutPtr[0]
l76 data_merge_U0.ap_done_reg
l77 data_merge_U0.icmp_ln36_reg_93
l78 ap_sync_reg_data_sp3_U0_ap_ready
l80 vector_add_cmp_split_impl_2_U0.ap_enable_reg_pp0_iter1
l81 ap_sync_reg_vector_add_cmp_split_impl_1_U0_ap_start
l82 data_sp3_U0.ap_CS_fsm[2]
l83 data_sp3_U0.ap_CS_fsm[1]
l84 data_sp3_U0.ap_CS_fsm[0]
l85 d11_U.mOutPtr[1]
l86 d11_U.mOutPtr[0]
l87 data_sp3_U0.ap_enable_reg_pp0_iter0
l88 data_merge_U0.c_reg_97
l105 ap_sync_reg_data_sp_U0_ap_ready
l106 vector_add_cmp_split_impl_2_U0.icmp_ln70_reg_152_pp0_iter1_reg
l107 ap_sync_reg_vector_add_cmp_split_impl_2_U0_ap_start
l108 vector_add_cmp_split_impl_2_U0.in1_tmp_high_reg_156[3]
l109 vector_add_cmp_split_impl_2_U0.in1_tmp_high_reg_156[2]
l110 vector_add_cmp_split_impl_2_U0.in1_tmp_high_reg_156[1]
l111 vector_add_cmp_split_impl_2_U0.in1_tmp_high_reg_156[0]
l112 d11_U.internal_empty_n
l113 data_sp_U0.icmp_ln23_reg_86
l114 dout2_U.internal_full_n
l115 data_merge_U0.ap_CS_fsm[2]
l116 data_merge_U0.ap_CS_fsm[1]
l117 data_merge_U0.ap_CS_fsm[0]
l118 data_sp_U0.ap_CS_fsm[2]
l119 data_sp_U0.ap_CS_fsm[1]
l120 data_sp_U0.ap_CS_fsm[0]
l121 ap_sync_reg_data_merge_U0_ap_start
l122 data_sp_U0.i_02_reg_58[11]
l123 data_sp_U0.i_02_reg_58[10]
l124 data_sp_U0.i_02_reg_58[9]
l125 data_sp_U0.i_02_reg_58[8]
l126 data_sp_U0.i_02_reg_58[7]
l127 data_sp_U0.i_02_reg_58[6]
l128 data_sp_U0.i_02_reg_58[5]
l129 data_sp_U0.i_02_reg_58[4]
l130 data_sp_U0.i_02_reg_58[3]
l131 data_sp_U0.i_02_reg_58[2]
l132 data_sp_U0.i_02_reg_58[1]
l133 data_sp_U0.i_02_reg_58[0]
l134 dout2_U.mOutPtr[1]
l135 dout2_U.mOutPtr[0]
l152 vector_add_cmp_split_impl_1_U0.icmp_ln53_reg_89_pp0_iter1_reg
l153 data_sp3_U0.icmp_ln23_reg_86
l154 vector_add_cmp_split_impl_1_U0.ap_enable_reg_pp0_iter2
l155 dout1_U.internal_full_n
l156 vector_add_cmp_split_impl_1_U0.ap_enable_reg_pp0_iter1
l157 d21_U.internal_empty_n
l174 data_sp3_U0.ap_done_reg
l175 d12_U.internal_empty_n
l176 vector_add_cmp_split_impl_2_U0.ap_enable_reg_pp0_iter2
l177 d22_U.internal_empty_n
l178 d21_U.mOutPtr[1]
l179 d21_U.mOutPtr[0]
l196 data_sp_U0.ap_done_reg
l197 data_sp_U0.ap_enable_reg_pp0_iter1
l198 d22_U.mOutPtr[1]
l199 d22_U.mOutPtr[0]
l200 data_merge_U0.i_reg_59[11]
l201 data_merge_U0.i_reg_59[10]
l202 data_merge_U0.i_reg_59[9]
l203 data_merge_U0.i_reg_59[8]
l204 data_merge_U0.i_reg_59[7]
l205 data_merge_U0.i_reg_59[6]
l206 data_merge_U0.i_reg_59[5]
l207 data_merge_U0.i_reg_59[4]
l208 data_merge_U0.i_reg_59[3]
l209 data_merge_U0.i_reg_59[2]
l210 data_merge_U0.i_reg_59[1]
l211 data_merge_U0.i_reg_59[0]
l212 vector_add_cmp_split_impl_1_U0.res_tmp_V_reg_93[7]
l213 vector_add_cmp_split_impl_1_U0.res_tmp_V_reg_93[6]
l214 vector_add_cmp_split_impl_1_U0.res_tmp_V_reg_93[5]
l215 vector_add_cmp_split_impl_1_U0.res_tmp_V_reg_93[4]
l216 vector_add_cmp_split_impl_1_U0.res_tmp_V_reg_93[3]
l217 vector_add_cmp_split_impl_1_U0.res_tmp_V_reg_93[2]
l218 vector_add_cmp_split_impl_1_U0.res_tmp_V_reg_93[1]
l219 vector_add_cmp_split_impl_1_U0.res_tmp_V_reg_93[0]
l220 data_merge_U0.ap_enable_reg_pp0_iter0
l221 vector_add_cmp_split_impl_2_U0.ap_done_reg
l238 data_sp3_U0.i_02_reg_58[11]
l239 data_sp3_U0.i_02_reg_58[10]
l240 data_sp3_U0.i_02_reg_58[9]
l241 data_sp3_U0.i_02_reg_58[8]
l242 data_sp3_U0.i_02_reg_58[7]
l243 data_sp3_U0.i_02_reg_58[6]
l244 data_sp3_U0.i_02_reg_58[5]
l245 data_sp3_U0.i_02_reg_58[4]
l246 data_sp3_U0.i_02_reg_58[3]
l247 data_sp3_U0.i_02_reg_58[2]
l248 data_sp3_U0.i_02_reg_58[1]
l249 data_sp3_U0.i_02_reg_58[0]
