;redcode
;assert 1
	SPL 0, <792
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	ADD 270, 60
	SUB @0, @2
	ADD 270, 60
	SUB #-12, @2
	SPL 0, <792
	ADD 210, 60
	MOV -1, <-20
	SLT 7, <20
	SUB 7, <20
	SUB @0, @2
	SLT @121, 106
	ADD 12, @110
	ADD 12, @110
	SUB @27, 6
	JMP -1, @-20
	SUB @27, 6
	ADD 210, 60
	MOV 7, <20
	SUB @121, 106
	CMP @121, 106
	SLT 270, 60
	SUB @121, 106
	MOV -1, <-20
	CMP @0, @2
	CMP @0, @2
	ADD #-30, 9
	SUB @121, 106
	MOV -1, <-20
	ADD #-30, 409
	SPL 0, <2
	ADD #-30, 409
	SLT 210, 200
	SUB @121, 106
	MOV -1, <-20
	CMP @-127, 100
	CMP @0, @2
	CMP @121, 106
	CMP @-127, 100
	SUB @0, @2
	SUB @27, 6
	MOV -7, <-20
	SUB @0, @2
	MOV -1, <-20
	MOV -7, <-20
	MOV -7, <-20
	CMP -207, <-120
