// Seed: 1292234210
module module_0 (
    output tri0 id_0,
    output wor id_1,
    input tri1 id_2,
    output tri id_3#(-1, -1),
    input wor id_4,
    input uwire id_5,
    input wor id_6,
    input uwire id_7,
    input supply1 id_8
);
  wire id_10;
endmodule
module module_1 #(
    parameter id_3 = 32'd27
) (
    output wand id_0,
    input supply0 id_1,
    output wire id_2,
    input supply0 _id_3
);
  wire [{  1  {  -1  }  } : -1  |  (  1 'b0 )] id_5;
  logic [7:0] id_6;
  always id_6[1 : id_3] <= id_3;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
