

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_1'
================================================================
* Date:           Fri Dec 27 12:09:34 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    12.988|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  22201|  22201|  22201|  22201|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                     |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  22200|  22200|      2775|          -|          -|     8|    no    |
        | + Loop 1.1          |   2772|   2772|       198|          -|          -|    14|    no    |
        |  ++ Loop 1.1.1      |    196|    196|        14|          -|          -|    14|    no    |
        |   +++ Loop 1.1.1.1  |      3|      3|         3|          -|          -|     1|    no    |
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     16|       0|    845|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        8|      -|      13|      2|    -|
|Multiplexer      |        -|      -|       -|    462|    -|
|Register         |        -|      -|     895|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        8|     16|     908|   1309|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|      7|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory         |                    Module                    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |SeparableConv2D_1_b_s_U  |pointwise_conv2d_fix_1_SeparableConv2D_1_b_s  |        0|  13|   2|    0|     8|   13|     1|          104|
    |SeparableConv2D_1_w_s_U  |pointwise_conv2d_fix_1_SeparableConv2D_1_w_s  |        8|   0|   0|    0|   128|   15|     1|         1920|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                    |                                              |        8|  13|   2|    0|   136|   28|     2|         2024|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |mul_ln23_32_fu_3878_p2  |     *    |      1|  0|   6|          16|          15|
    |mul_ln23_33_fu_3904_p2  |     *    |      1|  0|   6|          15|          16|
    |mul_ln23_34_fu_3902_p2  |     *    |      1|  0|   6|          15|          16|
    |mul_ln23_35_fu_3890_p2  |     *    |      1|  0|   6|          15|          16|
    |mul_ln23_36_fu_3901_p2  |     *    |      1|  0|   6|          15|          16|
    |mul_ln23_37_fu_3877_p2  |     *    |      1|  0|   6|          15|          16|
    |mul_ln23_38_fu_3879_p2  |     *    |      1|  0|   6|          15|          16|
    |mul_ln23_39_fu_3885_p2  |     *    |      1|  0|   6|          15|          16|
    |mul_ln23_40_fu_3880_p2  |     *    |      1|  0|   6|          15|          16|
    |mul_ln23_41_fu_3874_p2  |     *    |      1|  0|   6|          15|          16|
    |mul_ln23_42_fu_3893_p2  |     *    |      1|  0|   6|          15|          16|
    |mul_ln23_43_fu_3873_p2  |     *    |      1|  0|   6|          15|          16|
    |mul_ln23_44_fu_3876_p2  |     *    |      1|  0|   6|          15|          16|
    |mul_ln23_45_fu_3886_p2  |     *    |      1|  0|   6|          15|          16|
    |mul_ln23_46_fu_3883_p2  |     *    |      1|  0|   6|          15|          16|
    |mul_ln23_47_fu_3896_p2  |     *    |      1|  0|   6|          15|          16|
    |mul_ln23_fu_3884_p2     |     *    |      0|  0|  41|           5|           8|
    |add_ln16_fu_574_p2      |     +    |      0|  0|  13|          11|           8|
    |add_ln23_49_fu_557_p2   |     +    |      0|  0|  17|          13|          13|
    |add_ln23_52_fu_569_p2   |     +    |      0|  0|  14|          10|           9|
    |add_ln23_53_fu_560_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln23_54_fu_571_p2   |     +    |      0|  0|  13|          11|          10|
    |add_ln23_55_fu_564_p2   |     +    |      0|  0|  13|          11|          10|
    |add_ln23_56_fu_545_p2   |     +    |      0|  0|  13|          11|          11|
    |add_ln23_57_fu_554_p2   |     +    |      0|  0|  13|          11|          11|
    |add_ln23_58_fu_552_p2   |     +    |      0|  0|  13|          11|          10|
    |add_ln23_59_fu_558_p2   |     +    |      0|  0|  13|          11|          10|
    |add_ln23_60_fu_559_p2   |     +    |      0|  0|  12|          12|          11|
    |add_ln23_61_fu_568_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln23_62_fu_565_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln23_63_fu_561_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln23_64_fu_573_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln23_65_fu_544_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln23_69_fu_546_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln23_70_fu_553_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln23_71_fu_550_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln23_75_fu_567_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln23_79_fu_570_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln23_fu_543_p2      |     +    |      0|  0|  15|           9|           9|
    |grp_fu_547_p2           |     +    |      0|  0|  12|          12|          12|
    |grp_fu_548_p2           |     +    |      0|  0|  23|          16|          16|
    |grp_fu_549_p2           |     +    |      0|  0|  23|          16|          16|
    |grp_fu_551_p2           |     +    |      0|  0|  23|          16|          16|
    |grp_fu_555_p2           |     +    |      0|  0|  23|          16|          16|
    |grp_fu_562_p2           |     +    |      0|  0|  23|          16|          16|
    |grp_fu_563_p2           |     +    |      0|  0|  23|          16|          16|
    |out_d_fu_572_p2         |     +    |      0|  0|  13|           4|           1|
    |out_h_fu_556_p2         |     +    |      0|  0|  13|           4|           1|
    |out_w_fu_566_p2         |     +    |      0|  0|  13|           4|           1|
    |sub_ln23_fu_5605_p2     |     -    |      0|  0|  15|           9|           9|
    |icmp_ln16_fu_5323_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln17_fu_5575_p2    |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln18_fu_5611_p2    |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln20_fu_5953_p2    |   icmp   |      0|  0|  11|           5|           6|
    |or_ln23_10_fu_5456_p2   |    or    |      0|  0|   7|           7|           4|
    |or_ln23_11_fu_5467_p2   |    or    |      0|  0|   7|           7|           4|
    |or_ln23_12_fu_5478_p2   |    or    |      0|  0|   7|           7|           4|
    |or_ln23_13_fu_5489_p2   |    or    |      0|  0|   7|           7|           4|
    |or_ln23_14_fu_5500_p2   |    or    |      0|  0|   7|           7|           4|
    |or_ln23_1_fu_5357_p2    |    or    |      0|  0|   7|           7|           2|
    |or_ln23_2_fu_5368_p2    |    or    |      0|  0|   7|           7|           2|
    |or_ln23_3_fu_5379_p2    |    or    |      0|  0|   7|           7|           3|
    |or_ln23_4_fu_5390_p2    |    or    |      0|  0|   7|           7|           3|
    |or_ln23_5_fu_5401_p2    |    or    |      0|  0|   7|           7|           3|
    |or_ln23_6_fu_5412_p2    |    or    |      0|  0|   7|           7|           3|
    |or_ln23_7_fu_5423_p2    |    or    |      0|  0|   7|           7|           4|
    |or_ln23_8_fu_5434_p2    |    or    |      0|  0|   7|           7|           4|
    |or_ln23_9_fu_5445_p2    |    or    |      0|  0|   7|           7|           4|
    |or_ln23_fu_5346_p2      |    or    |      0|  0|   7|           7|           1|
    |select_ln27_fu_6001_p3  |  select  |      0|  0|  15|           1|           1|
    |xor_ln20_fu_5983_p2     |    xor   |      0|  0|   6|           5|           6|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |     16|  0| 845|         774|         718|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |SeparableConv2D_1_w_s_address0  |  15|          3|    7|         21|
    |ap_NS_fsm                       |  89|         18|    1|         18|
    |buffer_0_0_reg_522              |   9|          2|   16|         32|
    |grp_fu_547_p0                   |  15|          3|   12|         36|
    |grp_fu_547_p1                   |  15|          3|   12|         36|
    |grp_fu_548_p0                   |  15|          3|   16|         48|
    |grp_fu_548_p1                   |  15|          3|   16|         48|
    |grp_fu_549_p0                   |  15|          3|   16|         48|
    |grp_fu_549_p1                   |  15|          3|   16|         48|
    |grp_fu_551_p0                   |  15|          3|   16|         48|
    |grp_fu_551_p1                   |  15|          3|   16|         48|
    |grp_fu_555_p0                   |  15|          3|   16|         48|
    |grp_fu_555_p1                   |  15|          3|   16|         48|
    |grp_fu_562_p0                   |  15|          3|   16|         48|
    |grp_fu_562_p1                   |  15|          3|   16|         48|
    |grp_fu_563_p0                   |  15|          3|   16|         48|
    |grp_fu_563_p1                   |  15|          3|   16|         48|
    |in_d_0_0_reg_532                |   9|          2|    5|         10|
    |input_r_address0                |  44|          9|   14|        126|
    |input_r_address1                |  44|          9|   14|        126|
    |out_d_0_reg_478                 |   9|          2|    4|          8|
    |out_h_0_reg_500                 |   9|          2|    4|          8|
    |out_w_0_reg_511                 |   9|          2|    4|          8|
    |reg_489                         |  15|          3|   11|         33|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 462|         94|  296|       1038|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |add_ln16_reg_905        |  11|   0|   11|          0|
    |add_ln23_67_reg_1810    |  16|   0|   16|          0|
    |add_ln23_68_reg_3121    |  16|   0|   16|          0|
    |add_ln23_69_reg_1582    |  16|   0|   16|          0|
    |add_ln23_71_reg_2105    |  16|   0|   16|          0|
    |add_ln23_73_reg_2612    |  16|   0|   16|          0|
    |add_ln23_75_reg_3115    |  16|   0|   16|          0|
    |add_ln23_76_reg_2609    |  16|   0|   16|          0|
    |add_ln23_78_reg_2102    |  16|   0|   16|          0|
    |add_ln23_79_reg_2374    |  16|   0|   16|          0|
    |ap_CS_fsm               |  17|   0|   17|          0|
    |buffer_0_0_reg_522      |  16|   0|   16|          0|
    |in_d_0_0_reg_532        |   5|   0|    5|          0|
    |out_d_0_reg_478         |   4|   0|    4|          0|
    |out_d_reg_910           |   4|   0|    4|          0|
    |out_h_0_reg_500         |   4|   0|    4|          0|
    |out_h_reg_1073          |   4|   0|    4|          0|
    |out_w_0_reg_511         |   4|   0|    4|          0|
    |out_w_reg_1573          |   4|   0|    4|          0|
    |reg_489                 |  11|   0|   11|          0|
    |sext_ln19_reg_6137      |  16|   0|   16|          0|
    |sext_ln23_116_reg_6302  |  12|   0|   12|          0|
    |sext_ln23_117_reg_6243  |  11|   0|   11|          0|
    |sext_ln23_118_reg_6228  |  10|   0|   10|          0|
    |sext_ln23_54_reg_6142   |  30|   0|   30|          0|
    |sext_ln23_56_reg_6147   |  30|   0|   30|          0|
    |sext_ln23_58_reg_6152   |  30|   0|   30|          0|
    |sext_ln23_60_reg_6157   |  30|   0|   30|          0|
    |sext_ln23_62_reg_6162   |  30|   0|   30|          0|
    |sext_ln23_64_reg_6167   |  30|   0|   30|          0|
    |sext_ln23_66_reg_6172   |  30|   0|   30|          0|
    |sext_ln23_68_reg_6177   |  30|   0|   30|          0|
    |sext_ln23_70_reg_6182   |  30|   0|   30|          0|
    |sext_ln23_72_reg_6187   |  30|   0|   30|          0|
    |sext_ln23_74_reg_6192   |  30|   0|   30|          0|
    |sext_ln23_76_reg_6197   |  30|   0|   30|          0|
    |sext_ln23_78_reg_6202   |  30|   0|   30|          0|
    |sext_ln23_80_reg_6207   |  30|   0|   30|          0|
    |sext_ln23_82_reg_6212   |  30|   0|   30|          0|
    |sext_ln23_reg_6367      |  13|   0|   13|          0|
    |shl_ln_reg_6057         |   3|   0|    7|          4|
    |sub_ln23_reg_6220       |   8|   0|    9|          1|
    |trunc_ln23_10_reg_6327  |  16|   0|   16|          0|
    |trunc_ln23_12_reg_6342  |  16|   0|   16|          0|
    |trunc_ln23_14_reg_6357  |  16|   0|   16|          0|
    |trunc_ln23_1_reg_6252   |  16|   0|   16|          0|
    |trunc_ln23_2_reg_6257   |  16|   0|   16|          0|
    |trunc_ln23_4_reg_6272   |  16|   0|   16|          0|
    |trunc_ln23_6_reg_6287   |  16|   0|   16|          0|
    |trunc_ln23_8_reg_6312   |  16|   0|   16|          0|
    |xor_ln20_reg_6385       |   5|   0|    5|          0|
    |zext_ln16_reg_6044      |  11|   0|   12|          1|
    +------------------------+----+----+-----+-----------+
    |Total                   | 895|   0|  901|          6|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.1 | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.1 | return value |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|input_r_address1   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce1        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q1         |  in |   16|  ap_memory |         input_r        |     array    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

