// Seed: 1777695558
module module_0 #(
    parameter id_1 = 32'd68,
    parameter id_8 = 32'd40
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  assign module_1.id_5 = 0;
  input wire id_10;
  inout wire id_9;
  output wire _id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire _id_1;
  logic [id_8 : id_1] id_14;
endmodule
module module_1 #(
    parameter id_11 = 32'd51,
    parameter id_9  = 32'd80
) (
    output wor id_0,
    input supply1 id_1,
    input supply1 id_2,
    input wire id_3,
    input wand id_4,
    output tri id_5,
    input tri0 id_6,
    input tri id_7,
    output wand id_8,
    input tri _id_9
);
  wire _id_11;
  assign id_11 = id_2;
  parameter id_12 = 1;
  always force id_0 = id_12[id_11];
  tri0 [-1 'h0 : id_9] id_13;
  module_0 modCall_1 (
      id_11,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13,
      id_11,
      id_13,
      id_13,
      id_13,
      id_13,
      id_13
  );
  assign id_13 = -1;
endmodule
