/* Generated by Yosys 0.38 (git sha1 45a28179e, gcc 11.2.1 -fPIC -Os) */

module fabric_GJC46(\$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 , \$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 , \$auto$rs_design_edit.cc:464:add_wire_btw_prims$1778 , \$auto$rs_design_edit.cc:464:add_wire_btw_prims$1779 , \$auto$rs_design_edit.cc:464:add_wire_btw_prims$1780 , \$auto$rs_design_edit.cc:464:add_wire_btw_prims$1781 , \$auto$rs_design_edit.cc:464:add_wire_btw_prims$1782 , \$auto$rs_design_edit.cc:464:add_wire_btw_prims$1783 , \$auto$rs_design_edit.cc:841:execute$1763 , \$auto$rs_design_edit.cc:841:execute$1764 , \$auto$rs_design_edit.cc:841:execute$1765 , \$auto$rs_design_edit.cc:841:execute$1766 , \$auto$rs_design_edit.cc:841:execute$1767 , \$auto$rs_design_edit.cc:841:execute$1768 , \$auto$rs_design_edit.cc:841:execute$1769 , \$auto$rs_design_edit.cc:841:execute$1770 , \$auto$rs_design_edit.cc:841:execute$1771 , \$auto$rs_design_edit.cc:841:execute$1772 , \$auto$rs_design_edit.cc:841:execute$1773 , \$auto$rs_design_edit.cc:841:execute$1774 , \$auto$rs_design_edit.cc:841:execute$1775 
, bitslip_ctrl, bitslip_ctrl_n_buf, \data_i_serdes[0] , \data_i_serdes[1] , \data_i_serdes[2] , \data_i_serdes[3] , \data_i_serdes[4] , \data_i_serdes[5] , \data_i_serdes[6] , \data_i_serdes[7] , \data_i_serdes[8] , \data_i_serdes[9] , \data_i_serdes_reg[0] , \data_i_serdes_reg[1] , \data_i_serdes_reg[2] , \data_i_serdes_reg[3] , \data_i_serdes_reg[4] , \data_i_serdes_reg[5] , \data_i_serdes_reg[6] , \data_i_serdes_reg[7] , \data_i_serdes_reg[8] 
, \data_i_serdes_reg[9] , data_i_valid, enable_buf, enable_buf_n, ready_buf, reset_buf, reset_buf_n, serdes_dpa_lock);
  output \$auto$rs_design_edit.cc:841:execute$1769 ;
  output \$auto$rs_design_edit.cc:841:execute$1768 ;
  output \$auto$rs_design_edit.cc:841:execute$1767 ;
  output \$auto$rs_design_edit.cc:841:execute$1766 ;
  output \$auto$rs_design_edit.cc:841:execute$1765 ;
  output \$auto$rs_design_edit.cc:841:execute$1764 ;
  output \$auto$rs_design_edit.cc:841:execute$1763 ;
  output \data_i_serdes_reg[9] ;
  output \data_i_serdes_reg[8] ;
  output \data_i_serdes_reg[7] ;
  output \data_i_serdes_reg[6] ;
  output \data_i_serdes_reg[5] ;
  output \data_i_serdes_reg[4] ;
  output \data_i_serdes_reg[3] ;
  output \data_i_serdes_reg[2] ;
  output \data_i_serdes_reg[1] ;
  output \data_i_serdes_reg[0] ;
  input \data_i_serdes[9] ;
  input \data_i_serdes[8] ;
  input \data_i_serdes[7] ;
  input \data_i_serdes[6] ;
  input \data_i_serdes[5] ;
  input \data_i_serdes[4] ;
  input \data_i_serdes[3] ;
  input \data_i_serdes[2] ;
  input \data_i_serdes[1] ;
  input \data_i_serdes[0] ;
  input \$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 ;
  output bitslip_ctrl;
  output \$auto$rs_design_edit.cc:841:execute$1772 ;
  input bitslip_ctrl_n_buf;
  output \$auto$rs_design_edit.cc:464:add_wire_btw_prims$1779 ;
  output \$auto$rs_design_edit.cc:841:execute$1773 ;
  output \$auto$rs_design_edit.cc:464:add_wire_btw_prims$1780 ;
  output \$auto$rs_design_edit.cc:841:execute$1774 ;
  output \$auto$rs_design_edit.cc:464:add_wire_btw_prims$1781 ;
  output \$auto$rs_design_edit.cc:464:add_wire_btw_prims$1778 ;
  input data_i_valid;
  output \$auto$rs_design_edit.cc:841:execute$1770 ;
  output \$auto$rs_design_edit.cc:464:add_wire_btw_prims$1782 ;
  output \$auto$rs_design_edit.cc:464:add_wire_btw_prims$1783 ;
  output enable_buf;
  input enable_buf_n;
  output \$auto$rs_design_edit.cc:841:execute$1775 ;
  output \$auto$rs_design_edit.cc:841:execute$1771 ;
  output ready_buf;
  input \$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 ;
  input reset_buf;
  output reset_buf_n;
  input serdes_dpa_lock;
  wire \$auto$rs_design_edit.cc:841:execute$1769 ;
  wire \$auto$rs_design_edit.cc:841:execute$1768 ;
  wire \$auto$rs_design_edit.cc:841:execute$1767 ;
  wire \$auto$rs_design_edit.cc:841:execute$1766 ;
  wire \$auto$rs_design_edit.cc:841:execute$1765 ;
  wire \$auto$rs_design_edit.cc:841:execute$1764 ;
  wire \$auto$rs_design_edit.cc:841:execute$1763 ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:32.15-32.23" *)
  wire \wait_pll[4] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:32.15-32.23" *)
  wire \wait_pll[3] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:32.15-32.23" *)
  wire \wait_pll[2] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:32.15-32.23" *)
  wire \wait_pll[1] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:32.15-32.23" *)
  wire \wait_pll[0] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:30.25-30.42" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:30.25-30.42" *)
  wire \data_i_serdes_reg[9] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:30.25-30.42" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:30.25-30.42" *)
  wire \data_i_serdes_reg[8] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:30.25-30.42" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:30.25-30.42" *)
  wire \data_i_serdes_reg[7] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:30.25-30.42" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:30.25-30.42" *)
  wire \data_i_serdes_reg[6] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:30.25-30.42" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:30.25-30.42" *)
  wire \data_i_serdes_reg[5] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:30.25-30.42" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:30.25-30.42" *)
  wire \data_i_serdes_reg[4] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:30.25-30.42" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:30.25-30.42" *)
  wire \data_i_serdes_reg[3] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:30.25-30.42" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:30.25-30.42" *)
  wire \data_i_serdes_reg[2] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:30.25-30.42" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:30.25-30.42" *)
  wire \data_i_serdes_reg[1] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:30.25-30.42" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:30.25-30.42" *)
  wire \data_i_serdes_reg[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:29.26-29.39" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:29.26-29.39" *)
  wire \data_i_serdes[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:29.26-29.39" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:29.26-29.39" *)
  wire \data_i_serdes[8] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:29.26-29.39" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:29.26-29.39" *)
  wire \data_i_serdes[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:29.26-29.39" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:29.26-29.39" *)
  wire \data_i_serdes[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:29.26-29.39" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:29.26-29.39" *)
  wire \data_i_serdes[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:29.26-29.39" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:29.26-29.39" *)
  wire \data_i_serdes[4] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:29.26-29.39" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:29.26-29.39" *)
  wire \data_i_serdes[3] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:29.26-29.39" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:29.26-29.39" *)
  wire \data_i_serdes[2] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:29.26-29.39" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:29.26-29.39" *)
  wire \data_i_serdes[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:29.26-29.39" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:29.26-29.39" *)
  wire \data_i_serdes[0] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92.17-92.42" *)
  wire \$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y ;
  wire \$abc$1161$abc$702$li0_li0 ;
  wire \$abc$1161$abc$702$li1_li1 ;
  wire \$abc$1161$abc$702$li2_li2 ;
  wire \$abc$1161$abc$702$li3_li3 ;
  wire \$abc$1161$abc$702$li4_li4 ;
  wire \$abc$1161$abc$702$li5_li5 ;
  wire \$abc$1161$abc$702$li6_li6 ;
  wire \$abc$1161$abc$702$li7_li7 ;
  wire \$abc$1729$new_new_n29__ ;
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.54-89.56" *)
  wire \$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y ;
  wire \$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:36.10-36.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:36.10-36.22" *)
  wire bitslip_ctrl;
  wire \$auto$rs_design_edit.cc:841:execute$1772 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:35.10-35.28" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:35.10-35.28" *)
  wire bitslip_ctrl_n_buf;
  wire \$auto$rs_design_edit.cc:464:add_wire_btw_prims$1779 ;
  wire \$auto$rs_design_edit.cc:841:execute$1773 ;
  wire \$auto$rs_design_edit.cc:464:add_wire_btw_prims$1780 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:26.10-26.23" *)
  wire clkGHz_clkbuf;
  wire \$auto$rs_design_edit.cc:841:execute$1774 ;
  wire \$auto$rs_design_edit.cc:464:add_wire_btw_prims$1781 ;
  wire \$auto$rs_design_edit.cc:464:add_wire_btw_prims$1778 ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:32.15-32.23" *)
  wire \wait_pll[5] ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:32.15-32.23" *)
  wire \wait_pll[6] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:31.10-31.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:31.10-31.22" *)
  wire data_i_valid;
  wire \$auto$rs_design_edit.cc:841:execute$1770 ;
  wire \$auto$rs_design_edit.cc:464:add_wire_btw_prims$1782 ;
  wire \$auto$rs_design_edit.cc:464:add_wire_btw_prims$1783 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:22.10-22.20" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:22.10-22.20" *)
  wire enable_buf;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:21.10-21.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:21.10-21.22" *)
  wire enable_buf_n;
  wire \$auto$rs_design_edit.cc:841:execute$1775 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:28.10-28.24" *)
  wire fabric_clk_div;
  wire \$auto$rs_design_edit.cc:841:execute$1771 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:33.10-33.19" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:33.10-33.19" *)
  wire ready_buf;
  wire \$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:19.10-19.19" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:19.10-19.19" *)
  wire reset_buf;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:20.10-20.21" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:20.10-20.21" *)
  wire reset_buf_n;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:34.10-34.25" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:34.10-34.25" *)
  wire serdes_dpa_lock;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:32.15-32.23" *)
  wire \wait_pll[7] ;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$1729$auto$blifparse.cc:535:parse_blif$1743  (
    .A(enable_buf_n),
    .Y(enable_buf)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$1729$auto$blifparse.cc:535:parse_blif$1744  (
    .A(bitslip_ctrl_n_buf),
    .Y(bitslip_ctrl)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$666$auto$blifparse.cc:377:parse_blif$667  (
    .C(fabric_clk_div),
    .D(\data_i_serdes[0] ),
    .E(\$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y ),
    .Q(\data_i_serdes_reg[0] ),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$666$auto$blifparse.cc:377:parse_blif$668  (
    .C(fabric_clk_div),
    .D(\data_i_serdes[1] ),
    .E(\$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y ),
    .Q(\data_i_serdes_reg[1] ),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$666$auto$blifparse.cc:377:parse_blif$669  (
    .C(fabric_clk_div),
    .D(\data_i_serdes[2] ),
    .E(\$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y ),
    .Q(\data_i_serdes_reg[2] ),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$666$auto$blifparse.cc:377:parse_blif$670  (
    .C(fabric_clk_div),
    .D(\data_i_serdes[3] ),
    .E(\$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y ),
    .Q(\data_i_serdes_reg[3] ),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$666$auto$blifparse.cc:377:parse_blif$671  (
    .C(fabric_clk_div),
    .D(\data_i_serdes[4] ),
    .E(\$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y ),
    .Q(\data_i_serdes_reg[4] ),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$666$auto$blifparse.cc:377:parse_blif$672  (
    .C(fabric_clk_div),
    .D(\data_i_serdes[5] ),
    .E(\$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y ),
    .Q(\data_i_serdes_reg[5] ),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$666$auto$blifparse.cc:377:parse_blif$673  (
    .C(fabric_clk_div),
    .D(\data_i_serdes[6] ),
    .E(\$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y ),
    .Q(\data_i_serdes_reg[6] ),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$666$auto$blifparse.cc:377:parse_blif$674  (
    .C(fabric_clk_div),
    .D(\data_i_serdes[7] ),
    .E(\$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y ),
    .Q(\data_i_serdes_reg[7] ),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$666$auto$blifparse.cc:377:parse_blif$675  (
    .C(fabric_clk_div),
    .D(\data_i_serdes[8] ),
    .E(\$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y ),
    .Q(\data_i_serdes_reg[8] ),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:80.11-80.65" *)
  DFFRE \$abc$666$auto$blifparse.cc:377:parse_blif$676  (
    .C(fabric_clk_div),
    .D(\data_i_serdes[9] ),
    .E(\$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y ),
    .Q(\data_i_serdes_reg[9] ),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$702$auto$blifparse.cc:377:parse_blif$703  (
    .C(clkGHz_clkbuf),
    .D(\$abc$1161$abc$702$li0_li0 ),
    .E(\$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y ),
    .Q(\wait_pll[0] ),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$702$auto$blifparse.cc:377:parse_blif$704  (
    .C(clkGHz_clkbuf),
    .D(\$abc$1161$abc$702$li1_li1 ),
    .E(\$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y ),
    .Q(\wait_pll[1] ),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$702$auto$blifparse.cc:377:parse_blif$705  (
    .C(clkGHz_clkbuf),
    .D(\$abc$1161$abc$702$li2_li2 ),
    .E(\$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y ),
    .Q(\wait_pll[2] ),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$702$auto$blifparse.cc:377:parse_blif$706  (
    .C(clkGHz_clkbuf),
    .D(\$abc$1161$abc$702$li3_li3 ),
    .E(\$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y ),
    .Q(\wait_pll[3] ),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$702$auto$blifparse.cc:377:parse_blif$707  (
    .C(clkGHz_clkbuf),
    .D(\$abc$1161$abc$702$li4_li4 ),
    .E(\$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y ),
    .Q(\wait_pll[4] ),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$702$auto$blifparse.cc:377:parse_blif$708  (
    .C(clkGHz_clkbuf),
    .D(\$abc$1161$abc$702$li5_li5 ),
    .E(\$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y ),
    .Q(\wait_pll[5] ),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$702$auto$blifparse.cc:377:parse_blif$709  (
    .C(clkGHz_clkbuf),
    .D(\$abc$1161$abc$702$li6_li6 ),
    .E(\$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y ),
    .Q(\wait_pll[6] ),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89.11-89.66" *)
  DFFRE \$abc$702$auto$blifparse.cc:377:parse_blif$710  (
    .C(clkGHz_clkbuf),
    .D(\$abc$1161$abc$702$li7_li7 ),
    .E(\$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y ),
    .Q(\wait_pll[7] ),
    .R(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h8000000000000000)
  ) \$abc$1729$auto$blifparse.cc:535:parse_blif$1730  (
    .A({ \wait_pll[5] , \wait_pll[4] , \wait_pll[3] , \wait_pll[1] , \wait_pll[0] , \wait_pll[2]  }),
    .Y(\$abc$1729$new_new_n29__ )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h7f)
  ) \$abc$1729$auto$blifparse.cc:535:parse_blif$1731  (
    .A({ \$abc$1729$new_new_n29__ , \wait_pll[7] , \wait_pll[6]  }),
    .Y(\$abc$1729$techmap$techmap1591$abc$702$auto$blifparse.cc:377:parse_blif$703.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$1262_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$1729$auto$blifparse.cc:535:parse_blif$1732  (
    .A({ \wait_pll[2] , \wait_pll[1] , \wait_pll[0]  }),
    .Y(\$abc$1161$abc$702$li2_li2 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$1729$auto$blifparse.cc:535:parse_blif$1733  (
    .A({ \wait_pll[1] , \wait_pll[0]  }),
    .Y(\$abc$1161$abc$702$li1_li1 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h80000000)
  ) \$abc$1729$auto$blifparse.cc:535:parse_blif$1734  (
    .A({ \$abc$1729$new_new_n29__ , data_i_valid, serdes_dpa_lock, \wait_pll[7] , \wait_pll[6]  }),
    .Y(\$abc$1161$abc$489$logic_and$/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/GJC-IO-Testcases/GJC46/results_dir/.././rtl/GJC46.v:92$12_Y )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h8000)
  ) \$abc$1729$auto$blifparse.cc:535:parse_blif$1735  (
    .A({ \$abc$1729$new_new_n29__ , serdes_dpa_lock, \wait_pll[7] , \wait_pll[6]  }),
    .Y(ready_buf)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:33.38-33.69" *)
  LUT5 #(
    .INIT_VALUE(32'h7fff8000)
  ) \$abc$1729$auto$blifparse.cc:535:parse_blif$1736  (
    .A({ \wait_pll[4] , \wait_pll[3] , \wait_pll[1] , \wait_pll[0] , \wait_pll[2]  }),
    .Y(\$abc$1161$abc$702$li4_li4 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h78)
  ) \$abc$1729$auto$blifparse.cc:535:parse_blif$1737  (
    .A({ \wait_pll[7] , \$abc$1729$new_new_n29__ , \wait_pll[6]  }),
    .Y(\$abc$1161$abc$702$li7_li7 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:37.38-37.69" *)
  LUT6 #(
    .INIT_VALUE(64'h7fffffff80000000)
  ) \$abc$1729$auto$blifparse.cc:535:parse_blif$1738  (
    .A({ \wait_pll[5] , \wait_pll[4] , \wait_pll[3] , \wait_pll[1] , \wait_pll[0] , \wait_pll[2]  }),
    .Y(\$abc$1161$abc$702$li5_li5 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h6)
  ) \$abc$1729$auto$blifparse.cc:535:parse_blif$1739  (
    .A({ \$abc$1729$new_new_n29__ , \wait_pll[6]  }),
    .Y(\$abc$1161$abc$702$li6_li6 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:29.38-29.69" *)
  LUT4 #(
    .INIT_VALUE(16'h7f80)
  ) \$abc$1729$auto$blifparse.cc:535:parse_blif$1740  (
    .A({ \wait_pll[3] , \wait_pll[1] , \wait_pll[0] , \wait_pll[2]  }),
    .Y(\$abc$1161$abc$702$li3_li3 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$1729$auto$blifparse.cc:535:parse_blif$1741  (
    .A(reset_buf),
    .Y(reset_buf_n)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$1729$auto$blifparse.cc:535:parse_blif$1742  (
    .A(\wait_pll[0] ),
    .Y(\$abc$1161$abc$702$li0_li0 )
  );
  assign \$auto$rs_design_edit.cc:841:execute$1763  = 1'h1;
  assign \$auto$rs_design_edit.cc:841:execute$1764  = 1'h1;
  assign \$auto$rs_design_edit.cc:841:execute$1765  = 1'h0;
  assign \$auto$rs_design_edit.cc:841:execute$1766  = 1'h0;
  assign \$auto$rs_design_edit.cc:841:execute$1767  = 1'h0;
  assign \$auto$rs_design_edit.cc:841:execute$1768  = 1'h1;
  assign \$auto$rs_design_edit.cc:841:execute$1769  = 1'h1;
  assign \$auto$rs_design_edit.cc:841:execute$1770  = 1'h1;
  assign \$auto$rs_design_edit.cc:841:execute$1771  = 1'h0;
  assign \$auto$rs_design_edit.cc:841:execute$1772  = 1'h0;
  assign \$auto$rs_design_edit.cc:841:execute$1773  = 1'h0;
  assign \$auto$rs_design_edit.cc:841:execute$1774  = 1'h1;
  assign \$auto$rs_design_edit.cc:841:execute$1775  = 1'h1;
  assign clkGHz_clkbuf = \$auto$rs_design_edit.cc:464:add_wire_btw_prims$1777 ;
  assign fabric_clk_div = \$auto$rs_design_edit.cc:464:add_wire_btw_prims$1776 ;
endmodule
