{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1450355567510 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1450355567515 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 17 13:32:47 2015 " "Processing started: Thu Dec 17 13:32:47 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1450355567515 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1450355567515 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off qsys -c qsys " "Command: quartus_map --read_settings_files=on --write_settings_files=off qsys -c qsys" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1450355567515 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1450355568006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/blinker_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/blinker_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 blinker_sysid_qsys_0 " "Found entity 1: blinker_sysid_qsys_0" {  } { { "blinker/synthesis/submodules/blinker_sysid_qsys_0.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_sysid_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355578213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355578213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/blinker_switcher.v 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/blinker_switcher.v" { { "Info" "ISGN_ENTITY_NAME" "1 blinker_switcher " "Found entity 1: blinker_switcher" {  } { { "blinker/synthesis/submodules/blinker_switcher.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_switcher.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355578215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355578215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/blinker_onchip_memory.v 2 2 " "Found 2 design units, including 2 entities, in source file blinker/synthesis/submodules/blinker_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 blinker_onchip_memory_input_efifo_module " "Found entity 1: blinker_onchip_memory_input_efifo_module" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355578219 ""} { "Info" "ISGN_ENTITY_NAME" "2 blinker_onchip_memory " "Found entity 2: blinker_onchip_memory" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355578219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355578219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/blinker_nios2_proc_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/blinker_nios2_proc_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 blinker_nios2_proc_cpu_test_bench " "Found entity 1: blinker_nios2_proc_cpu_test_bench" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu_test_bench.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355578222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355578222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/blinker_nios2_proc_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/blinker_nios2_proc_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 blinker_nios2_proc_cpu_mult_cell " "Found entity 1: blinker_nios2_proc_cpu_mult_cell" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu_mult_cell.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355578224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355578224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/blinker_nios2_proc_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/blinker_nios2_proc_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 blinker_nios2_proc_cpu_debug_slave_wrapper " "Found entity 1: blinker_nios2_proc_cpu_debug_slave_wrapper" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355578227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355578227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/blinker_nios2_proc_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/blinker_nios2_proc_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 blinker_nios2_proc_cpu_debug_slave_tck " "Found entity 1: blinker_nios2_proc_cpu_debug_slave_tck" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu_debug_slave_tck.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355578229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355578229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/blinker_nios2_proc_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/blinker_nios2_proc_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 blinker_nios2_proc_cpu_debug_slave_sysclk " "Found entity 1: blinker_nios2_proc_cpu_debug_slave_sysclk" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355578232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355578232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 blinker_nios2_proc_cpu_ic_data_module " "Found entity 1: blinker_nios2_proc_cpu_ic_data_module" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579154 ""} { "Info" "ISGN_ENTITY_NAME" "2 blinker_nios2_proc_cpu_ic_tag_module " "Found entity 2: blinker_nios2_proc_cpu_ic_tag_module" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579154 ""} { "Info" "ISGN_ENTITY_NAME" "3 blinker_nios2_proc_cpu_bht_module " "Found entity 3: blinker_nios2_proc_cpu_bht_module" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579154 ""} { "Info" "ISGN_ENTITY_NAME" "4 blinker_nios2_proc_cpu_register_bank_a_module " "Found entity 4: blinker_nios2_proc_cpu_register_bank_a_module" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579154 ""} { "Info" "ISGN_ENTITY_NAME" "5 blinker_nios2_proc_cpu_register_bank_b_module " "Found entity 5: blinker_nios2_proc_cpu_register_bank_b_module" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579154 ""} { "Info" "ISGN_ENTITY_NAME" "6 blinker_nios2_proc_cpu_dc_tag_module " "Found entity 6: blinker_nios2_proc_cpu_dc_tag_module" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579154 ""} { "Info" "ISGN_ENTITY_NAME" "7 blinker_nios2_proc_cpu_dc_data_module " "Found entity 7: blinker_nios2_proc_cpu_dc_data_module" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579154 ""} { "Info" "ISGN_ENTITY_NAME" "8 blinker_nios2_proc_cpu_dc_victim_module " "Found entity 8: blinker_nios2_proc_cpu_dc_victim_module" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 487 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579154 ""} { "Info" "ISGN_ENTITY_NAME" "9 blinker_nios2_proc_cpu_nios2_oci_debug " "Found entity 9: blinker_nios2_proc_cpu_nios2_oci_debug" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 554 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579154 ""} { "Info" "ISGN_ENTITY_NAME" "10 blinker_nios2_proc_cpu_nios2_oci_break " "Found entity 10: blinker_nios2_proc_cpu_nios2_oci_break" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 699 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579154 ""} { "Info" "ISGN_ENTITY_NAME" "11 blinker_nios2_proc_cpu_nios2_oci_xbrk " "Found entity 11: blinker_nios2_proc_cpu_nios2_oci_xbrk" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579154 ""} { "Info" "ISGN_ENTITY_NAME" "12 blinker_nios2_proc_cpu_nios2_oci_dbrk " "Found entity 12: blinker_nios2_proc_cpu_nios2_oci_dbrk" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 1251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579154 ""} { "Info" "ISGN_ENTITY_NAME" "13 blinker_nios2_proc_cpu_nios2_oci_itrace " "Found entity 13: blinker_nios2_proc_cpu_nios2_oci_itrace" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 1439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579154 ""} { "Info" "ISGN_ENTITY_NAME" "14 blinker_nios2_proc_cpu_nios2_oci_td_mode " "Found entity 14: blinker_nios2_proc_cpu_nios2_oci_td_mode" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 1803 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579154 ""} { "Info" "ISGN_ENTITY_NAME" "15 blinker_nios2_proc_cpu_nios2_oci_dtrace " "Found entity 15: blinker_nios2_proc_cpu_nios2_oci_dtrace" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 1870 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579154 ""} { "Info" "ISGN_ENTITY_NAME" "16 blinker_nios2_proc_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: blinker_nios2_proc_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 1951 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579154 ""} { "Info" "ISGN_ENTITY_NAME" "17 blinker_nios2_proc_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: blinker_nios2_proc_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 2022 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579154 ""} { "Info" "ISGN_ENTITY_NAME" "18 blinker_nios2_proc_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: blinker_nios2_proc_cpu_nios2_oci_fifo_cnt_inc" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 2064 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579154 ""} { "Info" "ISGN_ENTITY_NAME" "19 blinker_nios2_proc_cpu_nios2_oci_fifo " "Found entity 19: blinker_nios2_proc_cpu_nios2_oci_fifo" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 2110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579154 ""} { "Info" "ISGN_ENTITY_NAME" "20 blinker_nios2_proc_cpu_nios2_oci_pib " "Found entity 20: blinker_nios2_proc_cpu_nios2_oci_pib" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 2595 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579154 ""} { "Info" "ISGN_ENTITY_NAME" "21 blinker_nios2_proc_cpu_nios2_oci_im " "Found entity 21: blinker_nios2_proc_cpu_nios2_oci_im" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 2617 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579154 ""} { "Info" "ISGN_ENTITY_NAME" "22 blinker_nios2_proc_cpu_nios2_performance_monitors " "Found entity 22: blinker_nios2_proc_cpu_nios2_performance_monitors" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 2686 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579154 ""} { "Info" "ISGN_ENTITY_NAME" "23 blinker_nios2_proc_cpu_nios2_avalon_reg " "Found entity 23: blinker_nios2_proc_cpu_nios2_avalon_reg" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 2702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579154 ""} { "Info" "ISGN_ENTITY_NAME" "24 blinker_nios2_proc_cpu_ociram_sp_ram_module " "Found entity 24: blinker_nios2_proc_cpu_ociram_sp_ram_module" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 2794 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579154 ""} { "Info" "ISGN_ENTITY_NAME" "25 blinker_nios2_proc_cpu_nios2_ocimem " "Found entity 25: blinker_nios2_proc_cpu_nios2_ocimem" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 2857 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579154 ""} { "Info" "ISGN_ENTITY_NAME" "26 blinker_nios2_proc_cpu_nios2_oci " "Found entity 26: blinker_nios2_proc_cpu_nios2_oci" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 3035 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579154 ""} { "Info" "ISGN_ENTITY_NAME" "27 blinker_nios2_proc_cpu " "Found entity 27: blinker_nios2_proc_cpu" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 3580 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355579154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/blinker_nios2_proc.v 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/blinker_nios2_proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 blinker_nios2_proc " "Found entity 1: blinker_nios2_proc" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355579157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/blinker_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/blinker_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blinker_mm_interconnect_0_rsp_mux_001 " "Found entity 1: blinker_mm_interconnect_0_rsp_mux_001" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355579159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/blinker_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/blinker_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blinker_mm_interconnect_0_rsp_mux " "Found entity 1: blinker_mm_interconnect_0_rsp_mux" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355579162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/blinker_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/blinker_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blinker_mm_interconnect_0_rsp_demux_001 " "Found entity 1: blinker_mm_interconnect_0_rsp_demux_001" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355579164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/blinker_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/blinker_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blinker_mm_interconnect_0_rsp_demux " "Found entity 1: blinker_mm_interconnect_0_rsp_demux" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355579165 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel blinker_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at blinker_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450355579167 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel blinker_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at blinker_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450355579167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/blinker_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file blinker/synthesis/submodules/blinker_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blinker_mm_interconnect_0_router_004_default_decode " "Found entity 1: blinker_mm_interconnect_0_router_004_default_decode" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579168 ""} { "Info" "ISGN_ENTITY_NAME" "2 blinker_mm_interconnect_0_router_004 " "Found entity 2: blinker_mm_interconnect_0_router_004" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355579168 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel blinker_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at blinker_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450355579169 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel blinker_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at blinker_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450355579169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/blinker_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file blinker/synthesis/submodules/blinker_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blinker_mm_interconnect_0_router_003_default_decode " "Found entity 1: blinker_mm_interconnect_0_router_003_default_decode" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579170 ""} { "Info" "ISGN_ENTITY_NAME" "2 blinker_mm_interconnect_0_router_003 " "Found entity 2: blinker_mm_interconnect_0_router_003" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355579170 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel blinker_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at blinker_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450355579172 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel blinker_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at blinker_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450355579172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/blinker_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file blinker/synthesis/submodules/blinker_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blinker_mm_interconnect_0_router_002_default_decode " "Found entity 1: blinker_mm_interconnect_0_router_002_default_decode" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579173 ""} { "Info" "ISGN_ENTITY_NAME" "2 blinker_mm_interconnect_0_router_002 " "Found entity 2: blinker_mm_interconnect_0_router_002" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355579173 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel blinker_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at blinker_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450355579174 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel blinker_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at blinker_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450355579174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/blinker_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file blinker/synthesis/submodules/blinker_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blinker_mm_interconnect_0_router_001_default_decode " "Found entity 1: blinker_mm_interconnect_0_router_001_default_decode" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579175 ""} { "Info" "ISGN_ENTITY_NAME" "2 blinker_mm_interconnect_0_router_001 " "Found entity 2: blinker_mm_interconnect_0_router_001" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355579175 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel blinker_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at blinker_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0_router.sv" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450355579177 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel blinker_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at blinker_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0_router.sv" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1450355579177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/blinker_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file blinker/synthesis/submodules/blinker_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blinker_mm_interconnect_0_router_default_decode " "Found entity 1: blinker_mm_interconnect_0_router_default_decode" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0_router.sv" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579178 ""} { "Info" "ISGN_ENTITY_NAME" "2 blinker_mm_interconnect_0_router " "Found entity 2: blinker_mm_interconnect_0_router" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0_router.sv" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355579178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/blinker_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/blinker_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blinker_mm_interconnect_0_cmd_mux_001 " "Found entity 1: blinker_mm_interconnect_0_cmd_mux_001" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355579180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/blinker_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/blinker_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blinker_mm_interconnect_0_cmd_mux " "Found entity 1: blinker_mm_interconnect_0_cmd_mux" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355579182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/blinker_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/blinker_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blinker_mm_interconnect_0_cmd_demux_001 " "Found entity 1: blinker_mm_interconnect_0_cmd_demux_001" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355579184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/blinker_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/blinker_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blinker_mm_interconnect_0_cmd_demux " "Found entity 1: blinker_mm_interconnect_0_cmd_demux" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355579186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/blinker_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/blinker_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blinker_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: blinker_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355579188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/blinker_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/blinker_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blinker_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 " "Found entity 1: blinker_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355579190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/blinker_mm_interconnect_0_avalon_st_adapter_002.v 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/blinker_mm_interconnect_0_avalon_st_adapter_002.v" { { "Info" "ISGN_ENTITY_NAME" "1 blinker_mm_interconnect_0_avalon_st_adapter_002 " "Found entity 1: blinker_mm_interconnect_0_avalon_st_adapter_002" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0_avalon_st_adapter_002.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0_avalon_st_adapter_002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355579192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/blinker_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/blinker_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 blinker_mm_interconnect_0_avalon_st_adapter " "Found entity 1: blinker_mm_interconnect_0_avalon_st_adapter" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355579194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/blinker_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/blinker_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 blinker_mm_interconnect_0 " "Found entity 1: blinker_mm_interconnect_0" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355579202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/blinker_led.v 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/blinker_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 blinker_led " "Found entity 1: blinker_led" {  } { { "blinker/synthesis/submodules/blinker_led.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355579204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/blinker_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/blinker_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 blinker_irq_mapper " "Found entity 1: blinker_irq_mapper" {  } { { "blinker/synthesis/submodules/blinker_irq_mapper.sv" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355579205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "blinker/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355579207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "blinker/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355579210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "blinker/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355579214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "blinker/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355579217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "blinker/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355579220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "blinker/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355579224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file blinker/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "blinker/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579226 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "blinker/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355579226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "blinker/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355579229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "blinker/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355579231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "blinker/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355579234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file blinker/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "blinker/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579236 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "blinker/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355579236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "blinker/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355579239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "blinker/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355579241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file blinker/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "blinker/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355579244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/blinker_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blinker/synthesis/blinker_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blinker_rst_controller_001-rtl " "Found design unit 1: blinker_rst_controller_001-rtl" {  } { { "blinker/synthesis/blinker_rst_controller_001.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/blinker_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579703 ""} { "Info" "ISGN_ENTITY_NAME" "1 blinker_rst_controller_001 " "Found entity 1: blinker_rst_controller_001" {  } { { "blinker/synthesis/blinker_rst_controller_001.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/blinker_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355579703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/blinker_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blinker/synthesis/blinker_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blinker_rst_controller-rtl " "Found design unit 1: blinker_rst_controller-rtl" {  } { { "blinker/synthesis/blinker_rst_controller.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/blinker_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579705 ""} { "Info" "ISGN_ENTITY_NAME" "1 blinker_rst_controller " "Found entity 1: blinker_rst_controller" {  } { { "blinker/synthesis/blinker_rst_controller.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/blinker_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355579705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blinker/synthesis/blinker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blinker/synthesis/blinker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blinker-rtl " "Found design unit 1: blinker-rtl" {  } { { "blinker/synthesis/blinker.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/blinker.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579709 ""} { "Info" "ISGN_ENTITY_NAME" "1 blinker " "Found entity 1: blinker" {  } { { "blinker/synthesis/blinker.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/blinker.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355579709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355579709 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "blinker_onchip_memory.v(316) " "Verilog HDL or VHDL warning at blinker_onchip_memory.v(316): conditional expression evaluates to a constant" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1450355579711 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "blinker_onchip_memory.v(326) " "Verilog HDL or VHDL warning at blinker_onchip_memory.v(326): conditional expression evaluates to a constant" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1450355579711 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "blinker_onchip_memory.v(336) " "Verilog HDL or VHDL warning at blinker_onchip_memory.v(336): conditional expression evaluates to a constant" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1450355579711 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "blinker_onchip_memory.v(676) " "Verilog HDL or VHDL warning at blinker_onchip_memory.v(676): conditional expression evaluates to a constant" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 676 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1450355579713 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "blinker " "Elaborating entity \"blinker\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1450355579880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_led blinker_led:led " "Elaborating entity \"blinker_led\" for hierarchy \"blinker_led:led\"" {  } { { "blinker/synthesis/blinker.vhd" "led" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/blinker.vhd" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355579932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc blinker_nios2_proc:nios2_proc " "Elaborating entity \"blinker_nios2_proc\" for hierarchy \"blinker_nios2_proc:nios2_proc\"" {  } { { "blinker/synthesis/blinker.vhd" "nios2_proc" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/blinker.vhd" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355579944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_cpu blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu " "Elaborating entity \"blinker_nios2_proc_cpu\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc.v" "cpu" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355579973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_cpu_test_bench blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_test_bench:the_blinker_nios2_proc_cpu_test_bench " "Elaborating entity \"blinker_nios2_proc_cpu_test_bench\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_test_bench:the_blinker_nios2_proc_cpu_test_bench\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "the_blinker_nios2_proc_cpu_test_bench" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 6107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355580463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_cpu_ic_data_module blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_ic_data_module:blinker_nios2_proc_cpu_ic_data " "Elaborating entity \"blinker_nios2_proc_cpu_ic_data_module\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_ic_data_module:blinker_nios2_proc_cpu_ic_data\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "blinker_nios2_proc_cpu_ic_data" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 7109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355580492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_ic_data_module:blinker_nios2_proc_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_ic_data_module:blinker_nios2_proc_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "the_altsyncram" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355580540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/db/altsyncram_spj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355580610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355580610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_ic_data_module:blinker_nios2_proc_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_ic_data_module:blinker_nios2_proc_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355580610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_cpu_ic_tag_module blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_ic_tag_module:blinker_nios2_proc_cpu_ic_tag " "Elaborating entity \"blinker_nios2_proc_cpu_ic_tag_module\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_ic_tag_module:blinker_nios2_proc_cpu_ic_tag\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "blinker_nios2_proc_cpu_ic_tag" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 7175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355580642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_ic_tag_module:blinker_nios2_proc_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_ic_tag_module:blinker_nios2_proc_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "the_altsyncram" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355580656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pgj1 " "Found entity 1: altsyncram_pgj1" {  } { { "db/altsyncram_pgj1.tdf" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/db/altsyncram_pgj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355580721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355580721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pgj1 blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_ic_tag_module:blinker_nios2_proc_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_pgj1:auto_generated " "Elaborating entity \"altsyncram_pgj1\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_ic_tag_module:blinker_nios2_proc_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_pgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355580722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_cpu_bht_module blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_bht_module:blinker_nios2_proc_cpu_bht " "Elaborating entity \"blinker_nios2_proc_cpu_bht_module\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_bht_module:blinker_nios2_proc_cpu_bht\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "blinker_nios2_proc_cpu_bht" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 7373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355580745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_bht_module:blinker_nios2_proc_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_bht_module:blinker_nios2_proc_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "the_altsyncram" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355580757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/db/altsyncram_pdj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355580818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355580818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_bht_module:blinker_nios2_proc_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_bht_module:blinker_nios2_proc_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355580819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_cpu_register_bank_a_module blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_register_bank_a_module:blinker_nios2_proc_cpu_register_bank_a " "Elaborating entity \"blinker_nios2_proc_cpu_register_bank_a_module\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_register_bank_a_module:blinker_nios2_proc_cpu_register_bank_a\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "blinker_nios2_proc_cpu_register_bank_a" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 8312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355580832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_register_bank_a_module:blinker_nios2_proc_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_register_bank_a_module:blinker_nios2_proc_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "the_altsyncram" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355580845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/db/altsyncram_voi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355580915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355580915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_register_bank_a_module:blinker_nios2_proc_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_register_bank_a_module:blinker_nios2_proc_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355580916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_cpu_register_bank_b_module blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_register_bank_b_module:blinker_nios2_proc_cpu_register_bank_b " "Elaborating entity \"blinker_nios2_proc_cpu_register_bank_b_module\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_register_bank_b_module:blinker_nios2_proc_cpu_register_bank_b\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "blinker_nios2_proc_cpu_register_bank_b" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 8330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355580942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_cpu_mult_cell blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_mult_cell:the_blinker_nios2_proc_cpu_mult_cell " "Elaborating entity \"blinker_nios2_proc_cpu_mult_cell\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_mult_cell:the_blinker_nios2_proc_cpu_mult_cell\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "the_blinker_nios2_proc_cpu_mult_cell" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 8915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355580958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_mult_cell:the_blinker_nios2_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_mult_cell:the_blinker_nios2_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu_mult_cell.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355580987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/db/altera_mult_add_37p2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355581050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355581050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_mult_cell:the_blinker_nios2_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_mult_cell:the_blinker_nios2_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 364 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355581052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_mult_cell:the_blinker_nios2_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_mult_cell:the_blinker_nios2_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355581102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_mult_cell:the_blinker_nios2_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_mult_cell:the_blinker_nios2_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355581257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_mult_cell:the_blinker_nios2_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_mult_cell:the_blinker_nios2_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355581271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_mult_cell:the_blinker_nios2_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_mult_cell:the_blinker_nios2_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355581319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_mult_cell:the_blinker_nios2_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_mult_cell:the_blinker_nios2_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355581340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_mult_cell:the_blinker_nios2_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_mult_cell:the_blinker_nios2_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355581382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_mult_cell:the_blinker_nios2_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_mult_cell:the_blinker_nios2_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355581405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_mult_cell:the_blinker_nios2_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_mult_cell:the_blinker_nios2_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355581435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_mult_cell:the_blinker_nios2_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_mult_cell:the_blinker_nios2_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355581453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_mult_cell:the_blinker_nios2_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_mult_cell:the_blinker_nios2_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355581475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_mult_cell:the_blinker_nios2_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_mult_cell:the_blinker_nios2_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355581494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_mult_cell:the_blinker_nios2_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_mult_cell:the_blinker_nios2_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355581512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_mult_cell:the_blinker_nios2_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_mult_cell:the_blinker_nios2_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355581600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_mult_cell:the_blinker_nios2_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_mult_cell:the_blinker_nios2_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355581642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_mult_cell:the_blinker_nios2_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_mult_cell:the_blinker_nios2_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355581656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_mult_cell:the_blinker_nios2_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_mult_cell:the_blinker_nios2_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355581677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_mult_cell:the_blinker_nios2_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_mult_cell:the_blinker_nios2_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355581699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_mult_cell:the_blinker_nios2_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_mult_cell:the_blinker_nios2_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355581718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_mult_cell:the_blinker_nios2_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_mult_cell:the_blinker_nios2_proc_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355581738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_cpu_dc_tag_module blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_dc_tag_module:blinker_nios2_proc_cpu_dc_tag " "Elaborating entity \"blinker_nios2_proc_cpu_dc_tag_module\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_dc_tag_module:blinker_nios2_proc_cpu_dc_tag\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "blinker_nios2_proc_cpu_dc_tag" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 9337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355582209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_dc_tag_module:blinker_nios2_proc_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_dc_tag_module:blinker_nios2_proc_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "the_altsyncram" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355582222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jpi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jpi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jpi1 " "Found entity 1: altsyncram_jpi1" {  } { { "db/altsyncram_jpi1.tdf" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/db/altsyncram_jpi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355582291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355582291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jpi1 blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_dc_tag_module:blinker_nios2_proc_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_jpi1:auto_generated " "Elaborating entity \"altsyncram_jpi1\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_dc_tag_module:blinker_nios2_proc_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_jpi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355582292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_cpu_dc_data_module blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_dc_data_module:blinker_nios2_proc_cpu_dc_data " "Elaborating entity \"blinker_nios2_proc_cpu_dc_data_module\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_dc_data_module:blinker_nios2_proc_cpu_dc_data\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "blinker_nios2_proc_cpu_dc_data" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 9403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355582313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_dc_data_module:blinker_nios2_proc_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_dc_data_module:blinker_nios2_proc_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "the_altsyncram" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355582326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/db/altsyncram_4kl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355582399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355582399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_dc_data_module:blinker_nios2_proc_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_dc_data_module:blinker_nios2_proc_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355582400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_cpu_dc_victim_module blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_dc_victim_module:blinker_nios2_proc_cpu_dc_victim " "Elaborating entity \"blinker_nios2_proc_cpu_dc_victim_module\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_dc_victim_module:blinker_nios2_proc_cpu_dc_victim\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "blinker_nios2_proc_cpu_dc_victim" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 9515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355582434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_dc_victim_module:blinker_nios2_proc_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_dc_victim_module:blinker_nios2_proc_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "the_altsyncram" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355582448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/db/altsyncram_baj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355582518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355582518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_dc_victim_module:blinker_nios2_proc_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_dc_victim_module:blinker_nios2_proc_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355582519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_cpu_nios2_oci blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_nios2_oci:the_blinker_nios2_proc_cpu_nios2_oci " "Elaborating entity \"blinker_nios2_proc_cpu_nios2_oci\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_nios2_oci:the_blinker_nios2_proc_cpu_nios2_oci\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "the_blinker_nios2_proc_cpu_nios2_oci" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 10242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355582549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_cpu_nios2_oci_debug blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_nios2_oci:the_blinker_nios2_proc_cpu_nios2_oci\|blinker_nios2_proc_cpu_nios2_oci_debug:the_blinker_nios2_proc_cpu_nios2_oci_debug " "Elaborating entity \"blinker_nios2_proc_cpu_nios2_oci_debug\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_nios2_oci:the_blinker_nios2_proc_cpu_nios2_oci\|blinker_nios2_proc_cpu_nios2_oci_debug:the_blinker_nios2_proc_cpu_nios2_oci_debug\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "the_blinker_nios2_proc_cpu_nios2_oci_debug" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355582596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_nios2_oci:the_blinker_nios2_proc_cpu_nios2_oci\|blinker_nios2_proc_cpu_nios2_oci_debug:the_blinker_nios2_proc_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_nios2_oci:the_blinker_nios2_proc_cpu_nios2_oci\|blinker_nios2_proc_cpu_nios2_oci_debug:the_blinker_nios2_proc_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355582622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_cpu_nios2_oci_break blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_nios2_oci:the_blinker_nios2_proc_cpu_nios2_oci\|blinker_nios2_proc_cpu_nios2_oci_break:the_blinker_nios2_proc_cpu_nios2_oci_break " "Elaborating entity \"blinker_nios2_proc_cpu_nios2_oci_break\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_nios2_oci:the_blinker_nios2_proc_cpu_nios2_oci\|blinker_nios2_proc_cpu_nios2_oci_break:the_blinker_nios2_proc_cpu_nios2_oci_break\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "the_blinker_nios2_proc_cpu_nios2_oci_break" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 3281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355582638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_cpu_nios2_oci_xbrk blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_nios2_oci:the_blinker_nios2_proc_cpu_nios2_oci\|blinker_nios2_proc_cpu_nios2_oci_xbrk:the_blinker_nios2_proc_cpu_nios2_oci_xbrk " "Elaborating entity \"blinker_nios2_proc_cpu_nios2_oci_xbrk\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_nios2_oci:the_blinker_nios2_proc_cpu_nios2_oci\|blinker_nios2_proc_cpu_nios2_oci_xbrk:the_blinker_nios2_proc_cpu_nios2_oci_xbrk\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "the_blinker_nios2_proc_cpu_nios2_oci_xbrk" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355582668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_cpu_nios2_oci_dbrk blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_nios2_oci:the_blinker_nios2_proc_cpu_nios2_oci\|blinker_nios2_proc_cpu_nios2_oci_dbrk:the_blinker_nios2_proc_cpu_nios2_oci_dbrk " "Elaborating entity \"blinker_nios2_proc_cpu_nios2_oci_dbrk\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_nios2_oci:the_blinker_nios2_proc_cpu_nios2_oci\|blinker_nios2_proc_cpu_nios2_oci_dbrk:the_blinker_nios2_proc_cpu_nios2_oci_dbrk\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "the_blinker_nios2_proc_cpu_nios2_oci_dbrk" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 3331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355582683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_cpu_nios2_oci_itrace blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_nios2_oci:the_blinker_nios2_proc_cpu_nios2_oci\|blinker_nios2_proc_cpu_nios2_oci_itrace:the_blinker_nios2_proc_cpu_nios2_oci_itrace " "Elaborating entity \"blinker_nios2_proc_cpu_nios2_oci_itrace\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_nios2_oci:the_blinker_nios2_proc_cpu_nios2_oci\|blinker_nios2_proc_cpu_nios2_oci_itrace:the_blinker_nios2_proc_cpu_nios2_oci_itrace\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "the_blinker_nios2_proc_cpu_nios2_oci_itrace" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 3370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355582701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_cpu_nios2_oci_dtrace blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_nios2_oci:the_blinker_nios2_proc_cpu_nios2_oci\|blinker_nios2_proc_cpu_nios2_oci_dtrace:the_blinker_nios2_proc_cpu_nios2_oci_dtrace " "Elaborating entity \"blinker_nios2_proc_cpu_nios2_oci_dtrace\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_nios2_oci:the_blinker_nios2_proc_cpu_nios2_oci\|blinker_nios2_proc_cpu_nios2_oci_dtrace:the_blinker_nios2_proc_cpu_nios2_oci_dtrace\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "the_blinker_nios2_proc_cpu_nios2_oci_dtrace" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 3385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355582756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_cpu_nios2_oci_td_mode blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_nios2_oci:the_blinker_nios2_proc_cpu_nios2_oci\|blinker_nios2_proc_cpu_nios2_oci_dtrace:the_blinker_nios2_proc_cpu_nios2_oci_dtrace\|blinker_nios2_proc_cpu_nios2_oci_td_mode:blinker_nios2_proc_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"blinker_nios2_proc_cpu_nios2_oci_td_mode\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_nios2_oci:the_blinker_nios2_proc_cpu_nios2_oci\|blinker_nios2_proc_cpu_nios2_oci_dtrace:the_blinker_nios2_proc_cpu_nios2_oci_dtrace\|blinker_nios2_proc_cpu_nios2_oci_td_mode:blinker_nios2_proc_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "blinker_nios2_proc_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 1919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355582779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_cpu_nios2_oci_fifo blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_nios2_oci:the_blinker_nios2_proc_cpu_nios2_oci\|blinker_nios2_proc_cpu_nios2_oci_fifo:the_blinker_nios2_proc_cpu_nios2_oci_fifo " "Elaborating entity \"blinker_nios2_proc_cpu_nios2_oci_fifo\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_nios2_oci:the_blinker_nios2_proc_cpu_nios2_oci\|blinker_nios2_proc_cpu_nios2_oci_fifo:the_blinker_nios2_proc_cpu_nios2_oci_fifo\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "the_blinker_nios2_proc_cpu_nios2_oci_fifo" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 3400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355582791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_cpu_nios2_oci_compute_input_tm_cnt blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_nios2_oci:the_blinker_nios2_proc_cpu_nios2_oci\|blinker_nios2_proc_cpu_nios2_oci_fifo:the_blinker_nios2_proc_cpu_nios2_oci_fifo\|blinker_nios2_proc_cpu_nios2_oci_compute_input_tm_cnt:the_blinker_nios2_proc_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"blinker_nios2_proc_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_nios2_oci:the_blinker_nios2_proc_cpu_nios2_oci\|blinker_nios2_proc_cpu_nios2_oci_fifo:the_blinker_nios2_proc_cpu_nios2_oci_fifo\|blinker_nios2_proc_cpu_nios2_oci_compute_input_tm_cnt:the_blinker_nios2_proc_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "the_blinker_nios2_proc_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 2228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355582837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_cpu_nios2_oci_fifo_wrptr_inc blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_nios2_oci:the_blinker_nios2_proc_cpu_nios2_oci\|blinker_nios2_proc_cpu_nios2_oci_fifo:the_blinker_nios2_proc_cpu_nios2_oci_fifo\|blinker_nios2_proc_cpu_nios2_oci_fifo_wrptr_inc:the_blinker_nios2_proc_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"blinker_nios2_proc_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_nios2_oci:the_blinker_nios2_proc_cpu_nios2_oci\|blinker_nios2_proc_cpu_nios2_oci_fifo:the_blinker_nios2_proc_cpu_nios2_oci_fifo\|blinker_nios2_proc_cpu_nios2_oci_fifo_wrptr_inc:the_blinker_nios2_proc_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "the_blinker_nios2_proc_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 2237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355582848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_cpu_nios2_oci_fifo_cnt_inc blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_nios2_oci:the_blinker_nios2_proc_cpu_nios2_oci\|blinker_nios2_proc_cpu_nios2_oci_fifo:the_blinker_nios2_proc_cpu_nios2_oci_fifo\|blinker_nios2_proc_cpu_nios2_oci_fifo_cnt_inc:the_blinker_nios2_proc_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"blinker_nios2_proc_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_nios2_oci:the_blinker_nios2_proc_cpu_nios2_oci\|blinker_nios2_proc_cpu_nios2_oci_fifo:the_blinker_nios2_proc_cpu_nios2_oci_fifo\|blinker_nios2_proc_cpu_nios2_oci_fifo_cnt_inc:the_blinker_nios2_proc_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "the_blinker_nios2_proc_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 2246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355582860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_cpu_nios2_oci_pib blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_nios2_oci:the_blinker_nios2_proc_cpu_nios2_oci\|blinker_nios2_proc_cpu_nios2_oci_pib:the_blinker_nios2_proc_cpu_nios2_oci_pib " "Elaborating entity \"blinker_nios2_proc_cpu_nios2_oci_pib\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_nios2_oci:the_blinker_nios2_proc_cpu_nios2_oci\|blinker_nios2_proc_cpu_nios2_oci_pib:the_blinker_nios2_proc_cpu_nios2_oci_pib\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "the_blinker_nios2_proc_cpu_nios2_oci_pib" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 3405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355582882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_cpu_nios2_oci_im blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_nios2_oci:the_blinker_nios2_proc_cpu_nios2_oci\|blinker_nios2_proc_cpu_nios2_oci_im:the_blinker_nios2_proc_cpu_nios2_oci_im " "Elaborating entity \"blinker_nios2_proc_cpu_nios2_oci_im\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_nios2_oci:the_blinker_nios2_proc_cpu_nios2_oci\|blinker_nios2_proc_cpu_nios2_oci_im:the_blinker_nios2_proc_cpu_nios2_oci_im\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "the_blinker_nios2_proc_cpu_nios2_oci_im" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 3419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355582894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_cpu_nios2_avalon_reg blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_nios2_oci:the_blinker_nios2_proc_cpu_nios2_oci\|blinker_nios2_proc_cpu_nios2_avalon_reg:the_blinker_nios2_proc_cpu_nios2_avalon_reg " "Elaborating entity \"blinker_nios2_proc_cpu_nios2_avalon_reg\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_nios2_oci:the_blinker_nios2_proc_cpu_nios2_oci\|blinker_nios2_proc_cpu_nios2_avalon_reg:the_blinker_nios2_proc_cpu_nios2_avalon_reg\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "the_blinker_nios2_proc_cpu_nios2_avalon_reg" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 3438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355582907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_cpu_nios2_ocimem blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_nios2_oci:the_blinker_nios2_proc_cpu_nios2_oci\|blinker_nios2_proc_cpu_nios2_ocimem:the_blinker_nios2_proc_cpu_nios2_ocimem " "Elaborating entity \"blinker_nios2_proc_cpu_nios2_ocimem\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_nios2_oci:the_blinker_nios2_proc_cpu_nios2_oci\|blinker_nios2_proc_cpu_nios2_ocimem:the_blinker_nios2_proc_cpu_nios2_ocimem\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "the_blinker_nios2_proc_cpu_nios2_ocimem" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 3458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355582927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_cpu_ociram_sp_ram_module blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_nios2_oci:the_blinker_nios2_proc_cpu_nios2_oci\|blinker_nios2_proc_cpu_nios2_ocimem:the_blinker_nios2_proc_cpu_nios2_ocimem\|blinker_nios2_proc_cpu_ociram_sp_ram_module:blinker_nios2_proc_cpu_ociram_sp_ram " "Elaborating entity \"blinker_nios2_proc_cpu_ociram_sp_ram_module\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_nios2_oci:the_blinker_nios2_proc_cpu_nios2_oci\|blinker_nios2_proc_cpu_nios2_ocimem:the_blinker_nios2_proc_cpu_nios2_ocimem\|blinker_nios2_proc_cpu_ociram_sp_ram_module:blinker_nios2_proc_cpu_ociram_sp_ram\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "blinker_nios2_proc_cpu_ociram_sp_ram" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 3005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355582960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_nios2_oci:the_blinker_nios2_proc_cpu_nios2_oci\|blinker_nios2_proc_cpu_nios2_ocimem:the_blinker_nios2_proc_cpu_nios2_ocimem\|blinker_nios2_proc_cpu_ociram_sp_ram_module:blinker_nios2_proc_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_nios2_oci:the_blinker_nios2_proc_cpu_nios2_oci\|blinker_nios2_proc_cpu_nios2_ocimem:the_blinker_nios2_proc_cpu_nios2_ocimem\|blinker_nios2_proc_cpu_ociram_sp_ram_module:blinker_nios2_proc_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "the_altsyncram" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 2833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355582973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kg91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kg91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kg91 " "Found entity 1: altsyncram_kg91" {  } { { "db/altsyncram_kg91.tdf" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/db/altsyncram_kg91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355583042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355583042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kg91 blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_nios2_oci:the_blinker_nios2_proc_cpu_nios2_oci\|blinker_nios2_proc_cpu_nios2_ocimem:the_blinker_nios2_proc_cpu_nios2_ocimem\|blinker_nios2_proc_cpu_ociram_sp_ram_module:blinker_nios2_proc_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated " "Elaborating entity \"altsyncram_kg91\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_nios2_oci:the_blinker_nios2_proc_cpu_nios2_oci\|blinker_nios2_proc_cpu_nios2_ocimem:the_blinker_nios2_proc_cpu_nios2_ocimem\|blinker_nios2_proc_cpu_ociram_sp_ram_module:blinker_nios2_proc_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355583042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_cpu_debug_slave_wrapper blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_nios2_oci:the_blinker_nios2_proc_cpu_nios2_oci\|blinker_nios2_proc_cpu_debug_slave_wrapper:the_blinker_nios2_proc_cpu_debug_slave_wrapper " "Elaborating entity \"blinker_nios2_proc_cpu_debug_slave_wrapper\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_nios2_oci:the_blinker_nios2_proc_cpu_nios2_oci\|blinker_nios2_proc_cpu_debug_slave_wrapper:the_blinker_nios2_proc_cpu_debug_slave_wrapper\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "the_blinker_nios2_proc_cpu_debug_slave_wrapper" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 3560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355583067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_cpu_debug_slave_tck blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_nios2_oci:the_blinker_nios2_proc_cpu_nios2_oci\|blinker_nios2_proc_cpu_debug_slave_wrapper:the_blinker_nios2_proc_cpu_debug_slave_wrapper\|blinker_nios2_proc_cpu_debug_slave_tck:the_blinker_nios2_proc_cpu_debug_slave_tck " "Elaborating entity \"blinker_nios2_proc_cpu_debug_slave_tck\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_nios2_oci:the_blinker_nios2_proc_cpu_nios2_oci\|blinker_nios2_proc_cpu_debug_slave_wrapper:the_blinker_nios2_proc_cpu_debug_slave_wrapper\|blinker_nios2_proc_cpu_debug_slave_tck:the_blinker_nios2_proc_cpu_debug_slave_tck\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu_debug_slave_wrapper.v" "the_blinker_nios2_proc_cpu_debug_slave_tck" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355583083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_nios2_proc_cpu_debug_slave_sysclk blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_nios2_oci:the_blinker_nios2_proc_cpu_nios2_oci\|blinker_nios2_proc_cpu_debug_slave_wrapper:the_blinker_nios2_proc_cpu_debug_slave_wrapper\|blinker_nios2_proc_cpu_debug_slave_sysclk:the_blinker_nios2_proc_cpu_debug_slave_sysclk " "Elaborating entity \"blinker_nios2_proc_cpu_debug_slave_sysclk\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_nios2_oci:the_blinker_nios2_proc_cpu_nios2_oci\|blinker_nios2_proc_cpu_debug_slave_wrapper:the_blinker_nios2_proc_cpu_debug_slave_wrapper\|blinker_nios2_proc_cpu_debug_slave_sysclk:the_blinker_nios2_proc_cpu_debug_slave_sysclk\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu_debug_slave_wrapper.v" "the_blinker_nios2_proc_cpu_debug_slave_sysclk" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355583109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_nios2_oci:the_blinker_nios2_proc_cpu_nios2_oci\|blinker_nios2_proc_cpu_debug_slave_wrapper:the_blinker_nios2_proc_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:blinker_nios2_proc_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_nios2_oci:the_blinker_nios2_proc_cpu_nios2_oci\|blinker_nios2_proc_cpu_debug_slave_wrapper:the_blinker_nios2_proc_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:blinker_nios2_proc_cpu_debug_slave_phy\"" {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu_debug_slave_wrapper.v" "blinker_nios2_proc_cpu_debug_slave_phy" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355583142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_nios2_oci:the_blinker_nios2_proc_cpu_nios2_oci\|blinker_nios2_proc_cpu_debug_slave_wrapper:the_blinker_nios2_proc_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:blinker_nios2_proc_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_nios2_oci:the_blinker_nios2_proc_cpu_nios2_oci\|blinker_nios2_proc_cpu_debug_slave_wrapper:the_blinker_nios2_proc_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:blinker_nios2_proc_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355583153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_nios2_oci:the_blinker_nios2_proc_cpu_nios2_oci\|blinker_nios2_proc_cpu_debug_slave_wrapper:the_blinker_nios2_proc_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:blinker_nios2_proc_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_nios2_oci:the_blinker_nios2_proc_cpu_nios2_oci\|blinker_nios2_proc_cpu_debug_slave_wrapper:the_blinker_nios2_proc_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:blinker_nios2_proc_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355583202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_nios2_oci:the_blinker_nios2_proc_cpu_nios2_oci\|blinker_nios2_proc_cpu_debug_slave_wrapper:the_blinker_nios2_proc_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:blinker_nios2_proc_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"blinker_nios2_proc:nios2_proc\|blinker_nios2_proc_cpu:cpu\|blinker_nios2_proc_cpu_nios2_oci:the_blinker_nios2_proc_cpu_nios2_oci\|blinker_nios2_proc_cpu_debug_slave_wrapper:the_blinker_nios2_proc_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:blinker_nios2_proc_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355583251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_onchip_memory blinker_onchip_memory:onchip_memory " "Elaborating entity \"blinker_onchip_memory\" for hierarchy \"blinker_onchip_memory:onchip_memory\"" {  } { { "blinker/synthesis/blinker.vhd" "onchip_memory" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/blinker.vhd" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355583267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_onchip_memory_input_efifo_module blinker_onchip_memory:onchip_memory\|blinker_onchip_memory_input_efifo_module:the_blinker_onchip_memory_input_efifo_module " "Elaborating entity \"blinker_onchip_memory_input_efifo_module\" for hierarchy \"blinker_onchip_memory:onchip_memory\|blinker_onchip_memory_input_efifo_module:the_blinker_onchip_memory_input_efifo_module\"" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "the_blinker_onchip_memory_input_efifo_module" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355583403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_switcher blinker_switcher:switcher " "Elaborating entity \"blinker_switcher\" for hierarchy \"blinker_switcher:switcher\"" {  } { { "blinker/synthesis/blinker.vhd" "switcher" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/blinker.vhd" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355583435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_sysid_qsys_0 blinker_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"blinker_sysid_qsys_0\" for hierarchy \"blinker_sysid_qsys_0:sysid_qsys_0\"" {  } { { "blinker/synthesis/blinker.vhd" "sysid_qsys_0" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/blinker.vhd" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355583449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_mm_interconnect_0 blinker_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"blinker_mm_interconnect_0\" for hierarchy \"blinker_mm_interconnect_0:mm_interconnect_0\"" {  } { { "blinker/synthesis/blinker.vhd" "mm_interconnect_0" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/blinker.vhd" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355583457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_proc_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_proc_data_master_translator\"" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0.v" "nios2_proc_data_master_translator" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0.v" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355583803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_proc_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_proc_instruction_master_translator\"" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0.v" "nios2_proc_instruction_master_translator" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0.v" 575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355583821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0.v" 639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355583857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_proc_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_proc_debug_mem_slave_translator\"" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0.v" "nios2_proc_debug_mem_slave_translator" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0.v" 703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355583879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0.v" "onchip_memory_s1_translator" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0.v" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355583899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:switcher_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:switcher_s1_translator\"" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0.v" "switcher_s1_translator" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0.v" 831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355583922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_proc_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_proc_data_master_agent\"" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0.v" "nios2_proc_data_master_agent" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0.v" 976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355583944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_proc_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_proc_instruction_master_agent\"" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0.v" "nios2_proc_instruction_master_agent" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0.v" 1057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355583966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent\"" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0.v" "sysid_qsys_0_control_slave_agent" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0.v" 1141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355583982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "blinker/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355584009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo blinker_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"blinker_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo\"" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0.v" "sysid_qsys_0_control_slave_agent_rsp_fifo" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0.v" 1182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355584034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory_s1_agent\"" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0.v" "onchip_memory_s1_agent" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0.v" 1391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355584080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "blinker/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355584110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo blinker_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"blinker_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory_s1_agent_rsp_fifo\"" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0.v" "onchip_memory_s1_agent_rsp_fifo" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0.v" 1432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355584134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_mm_interconnect_0_router blinker_mm_interconnect_0:mm_interconnect_0\|blinker_mm_interconnect_0_router:router " "Elaborating entity \"blinker_mm_interconnect_0_router\" for hierarchy \"blinker_mm_interconnect_0:mm_interconnect_0\|blinker_mm_interconnect_0_router:router\"" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0.v" "router" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0.v" 1698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355584279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_mm_interconnect_0_router_default_decode blinker_mm_interconnect_0:mm_interconnect_0\|blinker_mm_interconnect_0_router:router\|blinker_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"blinker_mm_interconnect_0_router_default_decode\" for hierarchy \"blinker_mm_interconnect_0:mm_interconnect_0\|blinker_mm_interconnect_0_router:router\|blinker_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355584312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_mm_interconnect_0_router_001 blinker_mm_interconnect_0:mm_interconnect_0\|blinker_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"blinker_mm_interconnect_0_router_001\" for hierarchy \"blinker_mm_interconnect_0:mm_interconnect_0\|blinker_mm_interconnect_0_router_001:router_001\"" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0.v" "router_001" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355584321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_mm_interconnect_0_router_001_default_decode blinker_mm_interconnect_0:mm_interconnect_0\|blinker_mm_interconnect_0_router_001:router_001\|blinker_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"blinker_mm_interconnect_0_router_001_default_decode\" for hierarchy \"blinker_mm_interconnect_0:mm_interconnect_0\|blinker_mm_interconnect_0_router_001:router_001\|blinker_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355584363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_mm_interconnect_0_router_002 blinker_mm_interconnect_0:mm_interconnect_0\|blinker_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"blinker_mm_interconnect_0_router_002\" for hierarchy \"blinker_mm_interconnect_0:mm_interconnect_0\|blinker_mm_interconnect_0_router_002:router_002\"" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0.v" "router_002" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0.v" 1730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355584373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_mm_interconnect_0_router_002_default_decode blinker_mm_interconnect_0:mm_interconnect_0\|blinker_mm_interconnect_0_router_002:router_002\|blinker_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"blinker_mm_interconnect_0_router_002_default_decode\" for hierarchy \"blinker_mm_interconnect_0:mm_interconnect_0\|blinker_mm_interconnect_0_router_002:router_002\|blinker_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355584391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_mm_interconnect_0_router_003 blinker_mm_interconnect_0:mm_interconnect_0\|blinker_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"blinker_mm_interconnect_0_router_003\" for hierarchy \"blinker_mm_interconnect_0:mm_interconnect_0\|blinker_mm_interconnect_0_router_003:router_003\"" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0.v" "router_003" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0.v" 1746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355584400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_mm_interconnect_0_router_003_default_decode blinker_mm_interconnect_0:mm_interconnect_0\|blinker_mm_interconnect_0_router_003:router_003\|blinker_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"blinker_mm_interconnect_0_router_003_default_decode\" for hierarchy \"blinker_mm_interconnect_0:mm_interconnect_0\|blinker_mm_interconnect_0_router_003:router_003\|blinker_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355584415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_mm_interconnect_0_router_004 blinker_mm_interconnect_0:mm_interconnect_0\|blinker_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"blinker_mm_interconnect_0_router_004\" for hierarchy \"blinker_mm_interconnect_0:mm_interconnect_0\|blinker_mm_interconnect_0_router_004:router_004\"" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0.v" "router_004" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0.v" 1762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355584424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_mm_interconnect_0_router_004_default_decode blinker_mm_interconnect_0:mm_interconnect_0\|blinker_mm_interconnect_0_router_004:router_004\|blinker_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"blinker_mm_interconnect_0_router_004_default_decode\" for hierarchy \"blinker_mm_interconnect_0:mm_interconnect_0\|blinker_mm_interconnect_0_router_004:router_004\|blinker_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355584441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_proc_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_proc_data_master_limiter\"" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0.v" "nios2_proc_data_master_limiter" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0.v" 1844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355584452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_mm_interconnect_0_cmd_demux blinker_mm_interconnect_0:mm_interconnect_0\|blinker_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"blinker_mm_interconnect_0_cmd_demux\" for hierarchy \"blinker_mm_interconnect_0:mm_interconnect_0\|blinker_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0.v" 1935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355584484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_mm_interconnect_0_cmd_demux_001 blinker_mm_interconnect_0:mm_interconnect_0\|blinker_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"blinker_mm_interconnect_0_cmd_demux_001\" for hierarchy \"blinker_mm_interconnect_0:mm_interconnect_0\|blinker_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0.v" 1958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355584506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_mm_interconnect_0_cmd_mux blinker_mm_interconnect_0:mm_interconnect_0\|blinker_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"blinker_mm_interconnect_0_cmd_mux\" for hierarchy \"blinker_mm_interconnect_0:mm_interconnect_0\|blinker_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0.v" 1975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355584519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_mm_interconnect_0_cmd_mux_001 blinker_mm_interconnect_0:mm_interconnect_0\|blinker_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"blinker_mm_interconnect_0_cmd_mux_001\" for hierarchy \"blinker_mm_interconnect_0:mm_interconnect_0\|blinker_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0.v" 1998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355584531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator blinker_mm_interconnect_0:mm_interconnect_0\|blinker_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"blinker_mm_interconnect_0:mm_interconnect_0\|blinker_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355584554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder blinker_mm_interconnect_0:mm_interconnect_0\|blinker_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"blinker_mm_interconnect_0:mm_interconnect_0\|blinker_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "blinker/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355584571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_mm_interconnect_0_rsp_demux blinker_mm_interconnect_0:mm_interconnect_0\|blinker_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"blinker_mm_interconnect_0_rsp_demux\" for hierarchy \"blinker_mm_interconnect_0:mm_interconnect_0\|blinker_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0.v" 2072 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355584590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_mm_interconnect_0_rsp_demux_001 blinker_mm_interconnect_0:mm_interconnect_0\|blinker_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"blinker_mm_interconnect_0_rsp_demux_001\" for hierarchy \"blinker_mm_interconnect_0:mm_interconnect_0\|blinker_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0.v" 2095 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355584605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_mm_interconnect_0_rsp_mux blinker_mm_interconnect_0:mm_interconnect_0\|blinker_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"blinker_mm_interconnect_0_rsp_mux\" for hierarchy \"blinker_mm_interconnect_0:mm_interconnect_0\|blinker_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0.v" 2193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355584626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator blinker_mm_interconnect_0:mm_interconnect_0\|blinker_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"blinker_mm_interconnect_0:mm_interconnect_0\|blinker_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355584668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder blinker_mm_interconnect_0:mm_interconnect_0\|blinker_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"blinker_mm_interconnect_0:mm_interconnect_0\|blinker_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "blinker/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355584679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_mm_interconnect_0_rsp_mux_001 blinker_mm_interconnect_0:mm_interconnect_0\|blinker_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"blinker_mm_interconnect_0_rsp_mux_001\" for hierarchy \"blinker_mm_interconnect_0:mm_interconnect_0\|blinker_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0.v" 2216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355584696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator blinker_mm_interconnect_0:mm_interconnect_0\|blinker_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"blinker_mm_interconnect_0:mm_interconnect_0\|blinker_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355584721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory_s1_cmd_width_adapter\"" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0.v" "onchip_memory_s1_cmd_width_adapter" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0.v" 2282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355584734 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "blinker/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1450355584747 "|blinker|blinker_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"blinker_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory_s1_rsp_width_adapter\"" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0.v" "onchip_memory_s1_rsp_width_adapter" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0.v" 2348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355584800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_mm_interconnect_0_avalon_st_adapter blinker_mm_interconnect_0:mm_interconnect_0\|blinker_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"blinker_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"blinker_mm_interconnect_0:mm_interconnect_0\|blinker_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0.v" 2377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355584840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_mm_interconnect_0_avalon_st_adapter_error_adapter_0 blinker_mm_interconnect_0:mm_interconnect_0\|blinker_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|blinker_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"blinker_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"blinker_mm_interconnect_0:mm_interconnect_0\|blinker_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|blinker_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355584853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_mm_interconnect_0_avalon_st_adapter_002 blinker_mm_interconnect_0:mm_interconnect_0\|blinker_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002 " "Elaborating entity \"blinker_mm_interconnect_0_avalon_st_adapter_002\" for hierarchy \"blinker_mm_interconnect_0:mm_interconnect_0\|blinker_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\"" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0.v" "avalon_st_adapter_002" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0.v" 2435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355584865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 blinker_mm_interconnect_0:mm_interconnect_0\|blinker_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\|blinker_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0 " "Elaborating entity \"blinker_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0\" for hierarchy \"blinker_mm_interconnect_0:mm_interconnect_0\|blinker_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002\|blinker_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0\"" {  } { { "blinker/synthesis/submodules/blinker_mm_interconnect_0_avalon_st_adapter_002.v" "error_adapter_0" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_mm_interconnect_0_avalon_st_adapter_002.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355584877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_irq_mapper blinker_irq_mapper:irq_mapper " "Elaborating entity \"blinker_irq_mapper\" for hierarchy \"blinker_irq_mapper:irq_mapper\"" {  } { { "blinker/synthesis/blinker.vhd" "irq_mapper" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/blinker.vhd" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355584891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_rst_controller blinker_rst_controller:rst_controller " "Elaborating entity \"blinker_rst_controller\" for hierarchy \"blinker_rst_controller:rst_controller\"" {  } { { "blinker/synthesis/blinker.vhd" "rst_controller" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/blinker.vhd" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355584901 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req blinker_rst_controller.vhd(55) " "VHDL Signal Declaration warning at blinker_rst_controller.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "blinker/synthesis/blinker_rst_controller.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/blinker_rst_controller.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1450355584902 "|blinker|blinker_rst_controller:rst_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller blinker_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"blinker_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "blinker/synthesis/blinker_rst_controller.vhd" "rst_controller" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/blinker_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355584914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer blinker_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"blinker_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "blinker/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355584928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer blinker_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"blinker_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "blinker/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355584939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blinker_rst_controller_001 blinker_rst_controller_001:rst_controller_001 " "Elaborating entity \"blinker_rst_controller_001\" for hierarchy \"blinker_rst_controller_001:rst_controller_001\"" {  } { { "blinker/synthesis/blinker.vhd" "rst_controller_001" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/blinker.vhd" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355584982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller blinker_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"blinker_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "blinker/synthesis/blinker_rst_controller_001.vhd" "rst_controller_001" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/blinker_rst_controller_001.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1450355584995 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_blinker_nios2_proc_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_blinker_nios2_proc_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" "the_blinker_nios2_proc_cpu_nios2_oci_itrace" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_nios2_proc_cpu.v" 3370 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1450355586574 "|blinker|blinker_nios2_proc:nios2_proc|blinker_nios2_proc_cpu:cpu|blinker_nios2_proc_cpu_nios2_oci:the_blinker_nios2_proc_cpu_nios2_oci|blinker_nios2_proc_cpu_nios2_oci_itrace:the_blinker_nios2_proc_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1450355587202 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2015.12.17.13:33:11 Progress: Loading slde1c1dc7f/alt_sld_fab_wrapper_hw.tcl " "2015.12.17.13:33:11 Progress: Loading slde1c1dc7f/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1450355591904 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1450355594218 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1450355594421 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1450355595387 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1450355595409 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1450355595433 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1450355595480 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1450355595488 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1450355595489 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1450355596166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1c1dc7f/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1c1dc7f/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde1c1dc7f/alt_sld_fab.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/db/ip/slde1c1dc7f/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355596297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355596297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1c1dc7f/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1c1dc7f/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde1c1dc7f/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/db/ip/slde1c1dc7f/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355596339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355596339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1c1dc7f/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1c1dc7f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde1c1dc7f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/db/ip/slde1c1dc7f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355596341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355596341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1c1dc7f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1c1dc7f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde1c1dc7f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/db/ip/slde1c1dc7f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355596349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355596349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1c1dc7f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde1c1dc7f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde1c1dc7f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/db/ip/slde1c1dc7f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355596385 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde1c1dc7f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/db/ip/slde1c1dc7f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355596385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355596385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1c1dc7f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1c1dc7f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde1c1dc7f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/db/ip/slde1c1dc7f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1450355596400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1450355596400 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[0\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[0\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[1\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[1\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[2\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[2\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[3\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[3\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[4\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[4\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[5\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[5\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[6\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[6\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[7\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[7\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[8\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[8\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[9\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[9\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[10\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[10\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[11\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[11\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[12\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[12\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[13\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[13\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[14\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[14\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[15\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[15\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[16\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[16\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[17\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[17\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[18\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[18\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[19\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[19\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[20\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[20\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[21\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[21\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[22\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[22\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[23\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[23\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[24\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[24\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[25\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[25\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[26\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[26\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[27\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[27\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[28\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[28\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[29\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[29\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[30\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[30\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[31\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[31\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[32\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[32\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[33\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[33\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[34\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[34\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[35\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[35\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[36\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[36\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[37\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[37\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[38\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[38\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[39\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[39\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[40\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[40\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[41\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[41\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[42\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[42\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[43\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[43\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[44\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[44\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[45\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[45\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[46\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[46\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[47\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[47\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[48\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[48\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[49\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[49\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[50\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[50\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[51\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[51\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[52\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[52\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[53\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[53\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[54\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[54\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[55\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[55\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[56\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[56\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[57\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[57\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[58\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[58\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[59\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[59\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[60\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[60\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[61\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[61\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[62\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[62\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "blinker_onchip_memory:onchip_memory\|zs_dq\[63\]~synth " "Converted tri-state buffer \"blinker_onchip_memory:onchip_memory\|zs_dq\[63\]~synth\" feeding internal logic into a wire" {  } { { "blinker/synthesis/submodules/blinker_onchip_memory.v" "" { Text "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/blinker/synthesis/submodules/blinker_onchip_memory.v" 193 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1450355598682 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1450355598682 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1450355601464 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Quartus II" 0 -1 1450355601464 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1450355601530 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Quartus II" 0 -1 1450355601530 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Quartus II" 0 -1 1450355601530 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Quartus II" 0 -1 1450355601530 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Quartus II" 0 -1 1450355601530 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1450355601552 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450355604952 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "83 " "83 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1450355607294 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450355607621 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/output_files/qsys.map.smsg " "Generated suppressed messages file C:/Users/Daichi/hubiC/ELN/FPGA/Projects/qsys/output_files/qsys.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1450355607975 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1450355609074 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1450355609074 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4294 " "Implemented 4294 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1450355609632 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1450355609632 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4034 " "Implemented 4034 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1450355609632 ""} { "Info" "ICUT_CUT_TM_RAMS" "235 " "Implemented 235 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1450355609632 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1450355609632 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1450355609632 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 80 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 80 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "922 " "Peak virtual memory: 922 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1450355609727 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 17 13:33:29 2015 " "Processing ended: Thu Dec 17 13:33:29 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1450355609727 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1450355609727 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:13 " "Total CPU time (on all processors): 00:01:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1450355609727 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1450355609727 ""}
