# HJ-N54L_SIP Dimensions Analysis

**Source**: Datasheet Figure 6.1: HJ-N54L_SIP dimension

---

## 1. Package Dimensions (Units: mm)

| Symbol | Description | MIN | NOM | MAX |
|--------|-------------|-----|-----|-----|
| A | Package height (total) | 1.05 | **1.14** | 1.23 |
| B | Standoff height | 0.27 | **0.30** | 0.33 |
| C | Package width | 4.40 | **4.50** | 4.60 |
| D | Package depth | 4.40 | **4.50** | 4.60 |
| a | Pad width | 0.30 | **0.35** | 0.40 |
| e | Pad height/length | 0.30 | **0.35** | 0.40 |
| e1 | Pitch (standard) | - | **0.55 REF** | - |
| e2 | Pitch (tight spacing) | - | **0.45 REF** | - |
| aaa | Coplanarity tolerance | - | **0.10** | - |
| bbb | Lead width tolerance | - | **0.10** | - |

### Key Values for Footprint:
- **Package**: 4.50 × 4.50 mm
- **Pad size**: 0.35 × 0.35 mm
- **Pitch**: 0.55 mm (standard), 0.45 mm (tight)
- **Total pads**: 45

---

## 2. Bottom Side View Grid Layout

From datasheet "2.4 Pins distribution diagram":

```
BOTTOM VIEW (looking up at the chip's underside)
Pin 1 indicator (●) at top-right

         Col:  0    1    2    3    4    5    6    7
              ─────────────────────────────────────────
Row 0:    │   6    5    4    3    2    1         ●  │  ← PIN1 Mark
Row 1:    │   7         29   28   27   26           │
Row 2:    │   8    30                  41   25      │
Row 3:    │   9    31        43   42   40   24      │
Row 4:    │  10    32        44   45   39   23      │
Row 5:    │  11    33                  38   22      │
Row 6:    │  12         34   35   36   37       21  │
Row 7:    │  13   14   15   16   17   18   19   20  │
              ─────────────────────────────────────────
```

### Grid Dimensions:
- **Horizontal**: 7 standard columns (0-6) + 1 extended column (7 for row 7 only)
- **Vertical**: 8 rows (0-7)
- **Horizontal span**: Cols 0-6 = 6 intervals × 0.55mm = **3.30mm**
- **Vertical span**: Rows 0-7 = 7 intervals × 0.55mm = **3.85mm**

---

## 3. Pin Position Calculations

### Grid Origin (centered at package center):
- **X center**: Column 3 (middle of cols 0-6)
- **Y center**: Row 3.5 (between rows 3 and 4)

### Column X Positions (Bottom View):
| Column | Calculation | X (mm) |
|--------|-------------|--------|
| 0 | (0-3) × 0.55 | -1.65 |
| 1 | (1-3) × 0.55 | -1.10 |
| 2 | (2-3) × 0.55 | -0.55 |
| 3 | (3-3) × 0.55 | 0.00 |
| 4 | (4-3) × 0.55 | +0.55 |
| 5 | (5-3) × 0.55 | +1.10 |
| 6 | (6-3) × 0.55 | +1.65 |
| 7 | (7-3) × 0.55 | +2.20 |

### Row Y Positions (Bottom View):
| Row | Calculation | Y (mm) |
|-----|-------------|--------|
| 0 | (0-3.5) × 0.55 | -1.925 |
| 1 | (1-3.5) × 0.55 | -1.375 |
| 2 | (2-3.5) × 0.55 | -0.825 |
| 3 | (3-3.5) × 0.55 | -0.275 |
| 4 | (4-3.5) × 0.55 | +0.275 |
| 5 | (5-3.5) × 0.55 | +0.825 |
| 6 | (6-3.5) × 0.55 | +1.375 |
| 7 | (7-3.5) × 0.55 | +1.925 |

---

## 4. KiCad Conversion (Bottom View → Top View)

**For SMD components viewed from TOP of PCB:**
- Mirror X axis: `X_top = -X_bottom`
- Keep Y axis: `Y_top = Y_bottom`

---

## 5. Complete Pin Position Table

| Pin | Name | Grid (col,row) | Bottom X | Bottom Y | **KiCad X** | **KiCad Y** |
|-----|------|----------------|----------|----------|-------------|-------------|
| 1 | P0_00 | (5, 0) | +1.10 | -1.925 | **-1.10** | **-1.925** |
| 2 | SWDIO | (4, 0) | +0.55 | -1.925 | **-0.55** | **-1.925** |
| 3 | P2_10 | (3, 0) | 0.00 | -1.925 | **0.00** | **-1.925** |
| 4 | P2_05 | (2, 0) | -0.55 | -1.925 | **+0.55** | **-1.925** |
| 5 | Reserved | (1, 0) | -1.10 | -1.925 | **+1.10** | **-1.925** |
| 6 | P2_01 | (0, 0) | -1.65 | -1.925 | **+1.65** | **-1.925** |
| 7 | P1_07 | (0, 1) | -1.65 | -1.375 | **+1.65** | **-1.375** |
| 8 | P1_02 | (0, 2) | -1.65 | -0.825 | **+1.65** | **-0.825** |
| 9 | Reserved | (0, 3) | -1.65 | -0.275 | **+1.65** | **-0.275** |
| 10 | P1_08 | (0, 4) | -1.65 | +0.275 | **+1.65** | **+0.275** |
| 11 | Reserved | (0, 5) | -1.65 | +0.825 | **+1.65** | **+0.825** |
| 12 | P1_01 | (0, 6) | -1.65 | +1.375 | **+1.65** | **+1.375** |
| 13 | P2_02 | (0, 7) | -1.65 | +1.925 | **+1.65** | **+1.925** |
| 14 | P1_13 | (1, 7) | -1.10 | +1.925 | **+1.10** | **+1.925** |
| 15 | P1_11 | (2, 7) | -0.55 | +1.925 | **+0.55** | **+1.925** |
| 16 | P2_08 | (3, 7) | 0.00 | +1.925 | **0.00** | **+1.925** |
| 17 | P1_12 | (4, 7) | +0.55 | +1.925 | **-0.55** | **+1.925** |
| 18 | P1_10 | (5, 7) | +1.10 | +1.925 | **-1.10** | **+1.925** |
| 19 | GND | (6, 7) | +1.65 | +1.925 | **-1.65** | **+1.925** |
| 20 | P0_04 | (7, 7) | +2.20 | +1.925 | **-2.20** | **+1.925** |
| 21 | P2_07 | (6, 6) | +1.65 | +1.375 | **-1.65** | **+1.375** |
| 22 | GND | (6, 5) | +1.65 | +0.825 | **-1.65** | **+0.825** |
| 23 | RF | (6, 4) | +1.65 | +0.275 | **-1.65** | **+0.275** |
| 24 | BOARD_ANT | (6, 3) | +1.65 | -0.275 | **-1.65** | **-0.275** |
| 25 | GND | (6, 2) | +1.65 | -0.825 | **-1.65** | **-0.825** |
| 26 | SDA | (5, 1) | +1.10 | -1.375 | **-1.10** | **-1.375** |
| 27 | SCL | (4, 1) | +0.55 | -1.375 | **-0.55** | **-1.375** |
| 28 | SWDCLK | (3, 1) | 0.00 | -1.375 | **0.00** | **-1.375** |
| 29 | P2_06 | (2, 1) | -0.55 | -1.375 | **+0.55** | **-1.375** |
| 30 | P1_03 | (1, 2) | -1.10 | -0.825 | **+1.10** | **-0.825** |
| 31 | P1_15 | (1, 3) | -1.10 | -0.275 | **+1.10** | **-0.275** |
| 32 | P1_14 | (1, 4) | -1.10 | +0.275 | **+1.10** | **+0.275** |
| 33 | P1_04 | (1, 5) | -1.10 | +0.825 | **+1.10** | **+0.825** |
| 34 | P1_00 | (2, 6) | -0.55 | +1.375 | **+0.55** | **+1.375** |
| 35 | P2_03 | (3, 6) | 0.00 | +1.375 | **0.00** | **+1.375** |
| 36 | P1_09 | (4, 6) | +0.55 | +1.375 | **-0.55** | **+1.375** |
| 37 | NRESET | (5, 6) | +1.10 | +1.375 | **-1.10** | **+1.375** |
| 38 | P2_04 | (5, 5) | +1.10 | +0.825 | **-1.10** | **+0.825** |
| 39 | GND | (5, 4) | +1.10 | +0.275 | **-1.10** | **+0.275** |
| 40 | P0_02 | (5, 3) | +1.10 | -0.275 | **-1.10** | **-0.275** |
| 41 | P2_09 | (5, 2) | +1.10 | -0.825 | **-1.10** | **-0.825** |
| 42 | VDD_NRF | (4, 3) | +0.55 | -0.275 | **-0.55** | **-0.275** |
| 43 | VDD_NRF | (3, 3) | 0.00 | -0.275 | **0.00** | **-0.275** |
| 44 | VDD_NRF | (3, 4) | 0.00 | +0.275 | **0.00** | **+0.275** |
| 45 | VDD_NRF | (4, 4) | +0.55 | +0.275 | **-0.55** | **+0.275** |

---

## 6. Reserved Pins (DO NOT CONNECT)

| Pin | Grid Position | Notes |
|-----|---------------|-------|
| 5 | (1, 0) | Reserved - No GPIO function |
| 9 | (0, 3) | Reserved - No GPIO function |
| 11 | (0, 5) | Reserved - No GPIO function |

---

## 7. Footprint Visual Layout (TOP VIEW / KiCad)

```
TOP VIEW (as seen in KiCad, Pin 1 at TOP-LEFT)

              ─1.10  ─0.55  0.00  +0.55 +1.10 +1.65    X (mm)
             ┌────────────────────────────────────────┐
  Y=-1.925   │  1     2     3     4     5     6       │  Row 0
  Y=-1.375   │  26    27    28    29          7       │  Row 1
  Y=-0.825   │  41                      30    8       │  Row 2
  Y=-0.275   │  40    42    43          31    9       │  Row 3
  Y=+0.275   │  39    45    44          32    10      │  Row 4
  Y=+0.825   │  38                      33    11      │  Row 5
  Y=+1.375   │  37    36    35    34          12      │  Row 6
  Y=+1.925   │  19    18    17    16    15    14   13 │  Row 7
             │  20                                    │  (Pin 20 at X=-2.20)
             └────────────────────────────────────────┘
                        Package: 4.50 × 4.50 mm
```

---

## 8. Notes

1. All dimensions in **millimeters (mm)**
2. Datum 'C' is the mounting surface
3. Pin 1 marker should be placed near Pin 1 location
4. Pins 5, 9, 11 are **Reserved** - physical pads exist but no electrical function
5. VDD_NRF pins (42-45) are internally connected
