v 4
file "/home/guille/Facultad/AYDCI/proyecto/nbits/" "src/mult_sec_nbits_tb.vhdl" "a48521dadc3b367dfd5525cf8cdbb7d4bc3385e5" "20231117211049.941":
  entity mult_sec_nbits_tb at 1( 0) + 0 on 11;
  architecture test1 of mult_sec_nbits_tb at 8( 124) + 0 on 12;
file "/home/guille/Facultad/AYDCI/proyecto/nbits/" "src/mult_sec_nbits.vhdl" "fe55b7ca6ab9c3034a386f09adbafba69033a2ca" "20231117211049.941":
  entity mult_sec_nbits at 1( 0) + 0 on 13;
  architecture comportamiento of mult_sec_nbits at 17( 368) + 0 on 14;
