
USB_BULK_TEST.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002c58  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000b2  00802000  00002c58  00002cec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000b9a  008020b2  008020b2  00002d9e  2**2
                  ALLOC
  3 .comment      00000030  00000000  00000000  00002d9e  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00002dd0  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000004c0  00000000  00000000  00002e10  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000a48c  00000000  00000000  000032d0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001b50  00000000  00000000  0000d75c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00008ace  00000000  00000000  0000f2ac  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000aac  00000000  00000000  00017d7c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0002f65a  00000000  00000000  00018828  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00002345  00000000  00000000  00047e82  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000003f0  00000000  00000000  0004a1c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000b8df  00000000  00000000  0004a5b8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	2c c1       	rjmp	.+600    	; 0x25a <__ctors_end>
       2:	00 00       	nop
       4:	46 c1       	rjmp	.+652    	; 0x292 <__bad_interrupt>
       6:	00 00       	nop
       8:	44 c1       	rjmp	.+648    	; 0x292 <__bad_interrupt>
       a:	00 00       	nop
       c:	42 c1       	rjmp	.+644    	; 0x292 <__bad_interrupt>
       e:	00 00       	nop
      10:	40 c1       	rjmp	.+640    	; 0x292 <__bad_interrupt>
      12:	00 00       	nop
      14:	3e c1       	rjmp	.+636    	; 0x292 <__bad_interrupt>
      16:	00 00       	nop
      18:	0c c6       	rjmp	.+3096   	; 0xc32 <__vector_6>
      1a:	00 00       	nop
      1c:	20 c7       	rjmp	.+3648   	; 0xe5e <__vector_7>
      1e:	00 00       	nop
      20:	38 c1       	rjmp	.+624    	; 0x292 <__bad_interrupt>
      22:	00 00       	nop
      24:	8b c7       	rjmp	.+3862   	; 0xf3c <__vector_9>
      26:	00 00       	nop
      28:	34 c1       	rjmp	.+616    	; 0x292 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	32 c1       	rjmp	.+612    	; 0x292 <__bad_interrupt>
      2e:	00 00       	nop
      30:	30 c1       	rjmp	.+608    	; 0x292 <__bad_interrupt>
      32:	00 00       	nop
      34:	2e c1       	rjmp	.+604    	; 0x292 <__bad_interrupt>
      36:	00 00       	nop
      38:	2c c1       	rjmp	.+600    	; 0x292 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	2a c1       	rjmp	.+596    	; 0x292 <__bad_interrupt>
      3e:	00 00       	nop
      40:	28 c1       	rjmp	.+592    	; 0x292 <__bad_interrupt>
      42:	00 00       	nop
      44:	26 c1       	rjmp	.+588    	; 0x292 <__bad_interrupt>
      46:	00 00       	nop
      48:	24 c1       	rjmp	.+584    	; 0x292 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	22 c1       	rjmp	.+580    	; 0x292 <__bad_interrupt>
      4e:	00 00       	nop
      50:	20 c1       	rjmp	.+576    	; 0x292 <__bad_interrupt>
      52:	00 00       	nop
      54:	1e c1       	rjmp	.+572    	; 0x292 <__bad_interrupt>
      56:	00 00       	nop
      58:	1c c1       	rjmp	.+568    	; 0x292 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	1a c1       	rjmp	.+564    	; 0x292 <__bad_interrupt>
      5e:	00 00       	nop
      60:	0c 94 bc 08 	jmp	0x1178	; 0x1178 <__vector_24>
      64:	16 c1       	rjmp	.+556    	; 0x292 <__bad_interrupt>
      66:	00 00       	nop
      68:	14 c1       	rjmp	.+552    	; 0x292 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	12 c1       	rjmp	.+548    	; 0x292 <__bad_interrupt>
      6e:	00 00       	nop
      70:	10 c1       	rjmp	.+544    	; 0x292 <__bad_interrupt>
      72:	00 00       	nop
      74:	0e c1       	rjmp	.+540    	; 0x292 <__bad_interrupt>
      76:	00 00       	nop
      78:	0c c1       	rjmp	.+536    	; 0x292 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	0a c1       	rjmp	.+532    	; 0x292 <__bad_interrupt>
      7e:	00 00       	nop
      80:	08 c1       	rjmp	.+528    	; 0x292 <__bad_interrupt>
      82:	00 00       	nop
      84:	06 c1       	rjmp	.+524    	; 0x292 <__bad_interrupt>
      86:	00 00       	nop
      88:	04 c1       	rjmp	.+520    	; 0x292 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	02 c1       	rjmp	.+516    	; 0x292 <__bad_interrupt>
      8e:	00 00       	nop
      90:	00 c1       	rjmp	.+512    	; 0x292 <__bad_interrupt>
      92:	00 00       	nop
      94:	fe c0       	rjmp	.+508    	; 0x292 <__bad_interrupt>
      96:	00 00       	nop
      98:	fc c0       	rjmp	.+504    	; 0x292 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	fa c0       	rjmp	.+500    	; 0x292 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	f8 c0       	rjmp	.+496    	; 0x292 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	f6 c0       	rjmp	.+492    	; 0x292 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	f4 c0       	rjmp	.+488    	; 0x292 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	f2 c0       	rjmp	.+484    	; 0x292 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	f0 c0       	rjmp	.+480    	; 0x292 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	ee c0       	rjmp	.+476    	; 0x292 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	ec c0       	rjmp	.+472    	; 0x292 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	ea c0       	rjmp	.+468    	; 0x292 <__bad_interrupt>
      be:	00 00       	nop
      c0:	e8 c0       	rjmp	.+464    	; 0x292 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	e6 c0       	rjmp	.+460    	; 0x292 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	e4 c0       	rjmp	.+456    	; 0x292 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	e2 c0       	rjmp	.+452    	; 0x292 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	e0 c0       	rjmp	.+448    	; 0x292 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	de c0       	rjmp	.+444    	; 0x292 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	dc c0       	rjmp	.+440    	; 0x292 <__bad_interrupt>
      da:	00 00       	nop
      dc:	da c0       	rjmp	.+436    	; 0x292 <__bad_interrupt>
      de:	00 00       	nop
      e0:	d8 c0       	rjmp	.+432    	; 0x292 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	d6 c0       	rjmp	.+428    	; 0x292 <__bad_interrupt>
      e6:	00 00       	nop
      e8:	d4 c0       	rjmp	.+424    	; 0x292 <__bad_interrupt>
      ea:	00 00       	nop
      ec:	d2 c0       	rjmp	.+420    	; 0x292 <__bad_interrupt>
      ee:	00 00       	nop
      f0:	d0 c0       	rjmp	.+416    	; 0x292 <__bad_interrupt>
      f2:	00 00       	nop
      f4:	ce c0       	rjmp	.+412    	; 0x292 <__bad_interrupt>
      f6:	00 00       	nop
      f8:	cc c0       	rjmp	.+408    	; 0x292 <__bad_interrupt>
      fa:	00 00       	nop
      fc:	ca c0       	rjmp	.+404    	; 0x292 <__bad_interrupt>
      fe:	00 00       	nop
     100:	c8 c0       	rjmp	.+400    	; 0x292 <__bad_interrupt>
     102:	00 00       	nop
     104:	c6 c0       	rjmp	.+396    	; 0x292 <__bad_interrupt>
     106:	00 00       	nop
     108:	c4 c0       	rjmp	.+392    	; 0x292 <__bad_interrupt>
     10a:	00 00       	nop
     10c:	c2 c0       	rjmp	.+388    	; 0x292 <__bad_interrupt>
     10e:	00 00       	nop
     110:	c0 c0       	rjmp	.+384    	; 0x292 <__bad_interrupt>
     112:	00 00       	nop
     114:	be c0       	rjmp	.+380    	; 0x292 <__bad_interrupt>
     116:	00 00       	nop
     118:	bc c0       	rjmp	.+376    	; 0x292 <__bad_interrupt>
     11a:	00 00       	nop
     11c:	ba c0       	rjmp	.+372    	; 0x292 <__bad_interrupt>
     11e:	00 00       	nop
     120:	b8 c0       	rjmp	.+368    	; 0x292 <__bad_interrupt>
     122:	00 00       	nop
     124:	b6 c0       	rjmp	.+364    	; 0x292 <__bad_interrupt>
     126:	00 00       	nop
     128:	b4 c0       	rjmp	.+360    	; 0x292 <__bad_interrupt>
     12a:	00 00       	nop
     12c:	b2 c0       	rjmp	.+356    	; 0x292 <__bad_interrupt>
     12e:	00 00       	nop
     130:	b0 c0       	rjmp	.+352    	; 0x292 <__bad_interrupt>
     132:	00 00       	nop
     134:	ae c0       	rjmp	.+348    	; 0x292 <__bad_interrupt>
     136:	00 00       	nop
     138:	ac c0       	rjmp	.+344    	; 0x292 <__bad_interrupt>
     13a:	00 00       	nop
     13c:	aa c0       	rjmp	.+340    	; 0x292 <__bad_interrupt>
     13e:	00 00       	nop
     140:	a8 c0       	rjmp	.+336    	; 0x292 <__bad_interrupt>
     142:	00 00       	nop
     144:	a6 c0       	rjmp	.+332    	; 0x292 <__bad_interrupt>
     146:	00 00       	nop
     148:	a4 c0       	rjmp	.+328    	; 0x292 <__bad_interrupt>
     14a:	00 00       	nop
     14c:	77 c7       	rjmp	.+3822   	; 0x103c <__vector_83>
     14e:	00 00       	nop
     150:	a0 c0       	rjmp	.+320    	; 0x292 <__bad_interrupt>
     152:	00 00       	nop
     154:	9e c0       	rjmp	.+316    	; 0x292 <__bad_interrupt>
     156:	00 00       	nop
     158:	9c c0       	rjmp	.+312    	; 0x292 <__bad_interrupt>
     15a:	00 00       	nop
     15c:	9a c0       	rjmp	.+308    	; 0x292 <__bad_interrupt>
     15e:	00 00       	nop
     160:	98 c0       	rjmp	.+304    	; 0x292 <__bad_interrupt>
     162:	00 00       	nop
     164:	96 c0       	rjmp	.+300    	; 0x292 <__bad_interrupt>
     166:	00 00       	nop
     168:	94 c0       	rjmp	.+296    	; 0x292 <__bad_interrupt>
     16a:	00 00       	nop
     16c:	92 c0       	rjmp	.+292    	; 0x292 <__bad_interrupt>
     16e:	00 00       	nop
     170:	90 c0       	rjmp	.+288    	; 0x292 <__bad_interrupt>
     172:	00 00       	nop
     174:	8e c0       	rjmp	.+284    	; 0x292 <__bad_interrupt>
     176:	00 00       	nop
     178:	8c c0       	rjmp	.+280    	; 0x292 <__bad_interrupt>
     17a:	00 00       	nop
     17c:	8a c0       	rjmp	.+276    	; 0x292 <__bad_interrupt>
     17e:	00 00       	nop
     180:	88 c0       	rjmp	.+272    	; 0x292 <__bad_interrupt>
     182:	00 00       	nop
     184:	86 c0       	rjmp	.+268    	; 0x292 <__bad_interrupt>
     186:	00 00       	nop
     188:	84 c0       	rjmp	.+264    	; 0x292 <__bad_interrupt>
     18a:	00 00       	nop
     18c:	82 c0       	rjmp	.+260    	; 0x292 <__bad_interrupt>
     18e:	00 00       	nop
     190:	80 c0       	rjmp	.+256    	; 0x292 <__bad_interrupt>
     192:	00 00       	nop
     194:	7e c0       	rjmp	.+252    	; 0x292 <__bad_interrupt>
     196:	00 00       	nop
     198:	7c c0       	rjmp	.+248    	; 0x292 <__bad_interrupt>
     19a:	00 00       	nop
     19c:	7a c0       	rjmp	.+244    	; 0x292 <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	78 c0       	rjmp	.+240    	; 0x292 <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	76 c0       	rjmp	.+236    	; 0x292 <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	74 c0       	rjmp	.+232    	; 0x292 <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	72 c0       	rjmp	.+228    	; 0x292 <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	70 c0       	rjmp	.+224    	; 0x292 <__bad_interrupt>
     1b2:	00 00       	nop
     1b4:	6e c0       	rjmp	.+220    	; 0x292 <__bad_interrupt>
     1b6:	00 00       	nop
     1b8:	6c c0       	rjmp	.+216    	; 0x292 <__bad_interrupt>
     1ba:	00 00       	nop
     1bc:	6a c0       	rjmp	.+212    	; 0x292 <__bad_interrupt>
     1be:	00 00       	nop
     1c0:	68 c0       	rjmp	.+208    	; 0x292 <__bad_interrupt>
     1c2:	00 00       	nop
     1c4:	66 c0       	rjmp	.+204    	; 0x292 <__bad_interrupt>
     1c6:	00 00       	nop
     1c8:	64 c0       	rjmp	.+200    	; 0x292 <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	62 c0       	rjmp	.+196    	; 0x292 <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	60 c0       	rjmp	.+192    	; 0x292 <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	5e c0       	rjmp	.+188    	; 0x292 <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	5c c0       	rjmp	.+184    	; 0x292 <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	5a c0       	rjmp	.+180    	; 0x292 <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	58 c0       	rjmp	.+176    	; 0x292 <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	56 c0       	rjmp	.+172    	; 0x292 <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	54 c0       	rjmp	.+168    	; 0x292 <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	52 c0       	rjmp	.+164    	; 0x292 <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	50 c0       	rjmp	.+160    	; 0x292 <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	0c 94 63 14 	jmp	0x28c6	; 0x28c6 <__vector_125>
     1f8:	0c 94 1d 15 	jmp	0x2a3a	; 0x2a3a <__vector_126>
     1fc:	c6 01       	movw	r24, r12
     1fe:	c8 01       	movw	r24, r16
     200:	ca 01       	movw	r24, r20
     202:	cc 01       	movw	r24, r24
     204:	ce 01       	movw	r24, r28
     206:	d3 01       	movw	r26, r6
     208:	d0 01       	movw	r26, r0
     20a:	d2 01       	movw	r26, r4
     20c:	43 0b       	sbc	r20, r19
     20e:	45 0b       	sbc	r20, r21
     210:	83 0b       	sbc	r24, r19
     212:	c2 0b       	sbc	r28, r18
     214:	cb 0b       	sbc	r28, r27
     216:	d0 0b       	sbc	r29, r16
     218:	24 0c       	add	r2, r4
     21a:	29 0c       	add	r2, r9
     21c:	71 0b       	sbc	r23, r17
     21e:	74 0b       	sbc	r23, r20
     220:	77 0b       	sbc	r23, r23
     222:	79 0b       	sbc	r23, r25
     224:	7b 0b       	sbc	r23, r27
     226:	7d 0b       	sbc	r23, r29
     228:	7f 0b       	sbc	r23, r31
     22a:	81 0b       	sbc	r24, r17
     22c:	af 0b       	sbc	r26, r31
     22e:	b2 0b       	sbc	r27, r18
     230:	b5 0b       	sbc	r27, r21
     232:	b8 0b       	sbc	r27, r24
     234:	ba 0b       	sbc	r27, r26
     236:	bc 0b       	sbc	r27, r28
     238:	be 0b       	sbc	r27, r30
     23a:	c0 0b       	sbc	r28, r16
     23c:	dc 0b       	sbc	r29, r28
     23e:	e7 0b       	sbc	r30, r23
     240:	f2 0b       	sbc	r31, r18
     242:	01 0c       	add	r0, r1
     244:	03 0c       	add	r0, r3
     246:	05 0c       	add	r0, r5
     248:	0f 0c       	add	r0, r15
     24a:	19 0c       	add	r1, r9
     24c:	a1 0f       	add	r26, r17
     24e:	a4 0f       	add	r26, r20
     250:	a7 0f       	add	r26, r23
     252:	aa 0f       	add	r26, r26
     254:	ad 0f       	add	r26, r29
     256:	b0 0f       	add	r27, r16
     258:	b3 0f       	add	r27, r19

0000025a <__ctors_end>:
     25a:	11 24       	eor	r1, r1
     25c:	1f be       	out	0x3f, r1	; 63
     25e:	cf ef       	ldi	r28, 0xFF	; 255
     260:	cd bf       	out	0x3d, r28	; 61
     262:	df e2       	ldi	r29, 0x2F	; 47
     264:	de bf       	out	0x3e, r29	; 62

00000266 <__do_copy_data>:
     266:	10 e2       	ldi	r17, 0x20	; 32
     268:	a0 e0       	ldi	r26, 0x00	; 0
     26a:	b0 e2       	ldi	r27, 0x20	; 32
     26c:	e8 e5       	ldi	r30, 0x58	; 88
     26e:	fc e2       	ldi	r31, 0x2C	; 44
     270:	02 c0       	rjmp	.+4      	; 0x276 <__do_copy_data+0x10>
     272:	05 90       	lpm	r0, Z+
     274:	0d 92       	st	X+, r0
     276:	a2 3b       	cpi	r26, 0xB2	; 178
     278:	b1 07       	cpc	r27, r17
     27a:	d9 f7       	brne	.-10     	; 0x272 <__do_copy_data+0xc>

0000027c <__do_clear_bss>:
     27c:	2c e2       	ldi	r18, 0x2C	; 44
     27e:	a2 eb       	ldi	r26, 0xB2	; 178
     280:	b0 e2       	ldi	r27, 0x20	; 32
     282:	01 c0       	rjmp	.+2      	; 0x286 <.do_clear_bss_start>

00000284 <.do_clear_bss_loop>:
     284:	1d 92       	st	X+, r1

00000286 <.do_clear_bss_start>:
     286:	ac 34       	cpi	r26, 0x4C	; 76
     288:	b2 07       	cpc	r27, r18
     28a:	e1 f7       	brne	.-8      	; 0x284 <.do_clear_bss_loop>
     28c:	41 d0       	rcall	.+130    	; 0x310 <main>
     28e:	0c 94 2a 16 	jmp	0x2c54	; 0x2c54 <_exit>

00000292 <__bad_interrupt>:
     292:	b6 ce       	rjmp	.-660    	; 0x0 <__vectors>

00000294 <tiny_dig_setup>:
#include "tiny_dig.h"
#include "globals.h"


void tiny_dig_setup(void){
	PORTE.DIR = 0x0f;
     294:	e0 e8       	ldi	r30, 0x80	; 128
     296:	f6 e0       	ldi	r31, 0x06	; 6
     298:	8f e0       	ldi	r24, 0x0F	; 15
     29a:	80 83       	st	Z, r24
	PORTE.OUT = 0x05;
     29c:	85 e0       	ldi	r24, 0x05	; 5
     29e:	84 83       	std	Z+4, r24	; 0x04
     2a0:	08 95       	ret

000002a2 <board_init>:
#include <asf.h>
#include <board.h>
#include <conf_board.h>

void board_init(void)
{
     2a2:	08 95       	ret

000002a4 <iso_callback>:
{
	return true;
}

void iso_callback(udd_ep_status_t status, iram_size_t nb_transfered, udd_ep_id_t ep){
	udi_vendor_iso_in_run((uint8_t *)&isoBuf[usb_state * PACKET_SIZE], 250, iso_callback);
     2a4:	40 91 b3 20 	lds	r20, 0x20B3	; 0x8020b3 <usb_state>
     2a8:	2e ee       	ldi	r18, 0xEE	; 238
     2aa:	32 e0       	ldi	r19, 0x02	; 2
     2ac:	42 9f       	mul	r20, r18
     2ae:	c0 01       	movw	r24, r0
     2b0:	43 9f       	mul	r20, r19
     2b2:	90 0d       	add	r25, r0
     2b4:	11 24       	eor	r1, r1
     2b6:	42 e5       	ldi	r20, 0x52	; 82
     2b8:	51 e0       	ldi	r21, 0x01	; 1
     2ba:	6a ef       	ldi	r22, 0xFA	; 250
     2bc:	70 e0       	ldi	r23, 0x00	; 0
     2be:	86 59       	subi	r24, 0x96	; 150
     2c0:	99 4d       	sbci	r25, 0xD9	; 217
     2c2:	0c 94 b4 09 	jmp	0x1368	; 0x1368 <udi_vendor_iso_in_run>
     2c6:	08 95       	ret

000002c8 <iso_callback2>:
	//if((int8_t) USB.FIFORP > -16) udi_vendor_iso_in_run((uint8_t *)&isoBuf[0], PACKET_SIZE, iso_callback);
	return;
}

void iso_callback2(udd_ep_status_t status, iram_size_t nb_transfered, udd_ep_id_t ep){
	udi_vendor_iso_in_run2((uint8_t *)&isoBuf[usb_state * PACKET_SIZE + 250], 250, iso_callback2);
     2c8:	40 91 b3 20 	lds	r20, 0x20B3	; 0x8020b3 <usb_state>
     2cc:	2e ee       	ldi	r18, 0xEE	; 238
     2ce:	32 e0       	ldi	r19, 0x02	; 2
     2d0:	42 9f       	mul	r20, r18
     2d2:	c0 01       	movw	r24, r0
     2d4:	43 9f       	mul	r20, r19
     2d6:	90 0d       	add	r25, r0
     2d8:	11 24       	eor	r1, r1
     2da:	44 e6       	ldi	r20, 0x64	; 100
     2dc:	51 e0       	ldi	r21, 0x01	; 1
     2de:	6a ef       	ldi	r22, 0xFA	; 250
     2e0:	70 e0       	ldi	r23, 0x00	; 0
     2e2:	8c 59       	subi	r24, 0x9C	; 156
     2e4:	98 4d       	sbci	r25, 0xD8	; 216
     2e6:	0c 94 c0 09 	jmp	0x1380	; 0x1380 <udi_vendor_iso_in_run2>
     2ea:	08 95       	ret

000002ec <iso_callback3>:
	//if((int8_t) USB.FIFORP > -16) udi_vendor_iso_in_run((uint8_t *)&isoBuf[0], PACKET_SIZE, iso_callback);
	return;
}

void iso_callback3(udd_ep_status_t status, iram_size_t nb_transfered, udd_ep_id_t ep){
	udi_vendor_iso_in_run3((uint8_t *)&isoBuf[usb_state * PACKET_SIZE + 500], 250, iso_callback3);
     2ec:	40 91 b3 20 	lds	r20, 0x20B3	; 0x8020b3 <usb_state>
     2f0:	2e ee       	ldi	r18, 0xEE	; 238
     2f2:	32 e0       	ldi	r19, 0x02	; 2
     2f4:	42 9f       	mul	r20, r18
     2f6:	c0 01       	movw	r24, r0
     2f8:	43 9f       	mul	r20, r19
     2fa:	90 0d       	add	r25, r0
     2fc:	11 24       	eor	r1, r1
     2fe:	46 e7       	ldi	r20, 0x76	; 118
     300:	51 e0       	ldi	r21, 0x01	; 1
     302:	6a ef       	ldi	r22, 0xFA	; 250
     304:	70 e0       	ldi	r23, 0x00	; 0
     306:	82 5a       	subi	r24, 0xA2	; 162
     308:	97 4d       	sbci	r25, 0xD7	; 215
     30a:	0c 94 cc 09 	jmp	0x1398	; 0x1398 <udi_vendor_iso_in_run3>
     30e:	08 95       	ret

00000310 <main>:
uint32_t debug_counter;

unsigned char tripleUsbSuccess = 0;

int main(void){
	irq_initialize_vectors();
     310:	87 e0       	ldi	r24, 0x07	; 7
     312:	80 93 a2 00 	sts	0x00A2, r24	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7000a2>
	cpu_irq_enable();
     316:	78 94       	sei
	sysclk_init();
     318:	3a d7       	rcall	.+3700   	; 0x118e <sysclk_init>
	board_init();
     31a:	c3 df       	rcall	.-122    	; 0x2a2 <board_init>
	udc_start();
     31c:	0e 94 c3 0a 	call	0x1586	; 0x1586 <udc_start>
	tiny_dac_setup();
     320:	d4 d0       	rcall	.+424    	; 0x4ca <tiny_dac_setup>
	tiny_dma_setup();
     322:	f7 d0       	rcall	.+494    	; 0x512 <tiny_dma_setup>
	tiny_adc_setup(0, 0);
     324:	60 e0       	ldi	r22, 0x00	; 0
     326:	80 e0       	ldi	r24, 0x00	; 0
     328:	93 d0       	rcall	.+294    	; 0x450 <tiny_adc_setup>
	tiny_adc_pid_setup();
     32a:	7f d0       	rcall	.+254    	; 0x42a <tiny_adc_pid_setup>
	tiny_adc_ch1setup(12);
     32c:	8c e0       	ldi	r24, 0x0C	; 12
     32e:	73 d0       	rcall	.+230    	; 0x416 <tiny_adc_ch1setup>
	tiny_timer_setup();
     330:	4a d6       	rcall	.+3220   	; 0xfc6 <tiny_timer_setup>
	tiny_uart_setup();
     332:	fb d6       	rcall	.+3574   	; 0x112a <tiny_uart_setup>
	tiny_spi_setup();
     334:	12 d7       	rcall	.+3620   	; 0x115a <tiny_spi_setup>
	tiny_dig_setup();
     336:	ae df       	rcall	.-164    	; 0x294 <tiny_dig_setup>
     338:	50 91 56 22 	lds	r21, 0x2256	; 0x802256 <debug_counter>
     33c:	40 91 57 22 	lds	r20, 0x2257	; 0x802257 <debug_counter+0x1>
     340:	30 91 58 22 	lds	r19, 0x2258	; 0x802258 <debug_counter+0x2>
     344:	20 91 59 22 	lds	r18, 0x2259	; 0x802259 <debug_counter+0x3>

uint32_t debug_counter;

unsigned char tripleUsbSuccess = 0;

int main(void){
     348:	85 2f       	mov	r24, r21
     34a:	94 2f       	mov	r25, r20
     34c:	a3 2f       	mov	r26, r19
     34e:	b2 2f       	mov	r27, r18
     350:	01 96       	adiw	r24, 0x01	; 1
     352:	a1 1d       	adc	r26, r1
     354:	b1 1d       	adc	r27, r1
	//asm("nop");
	
	while (true) {
		debug_counter++;
		if(debug_counter > 100000000){
			debug_counter = 0;
     356:	50 e0       	ldi	r21, 0x00	; 0
     358:	40 e0       	ldi	r20, 0x00	; 0
     35a:	30 e0       	ldi	r19, 0x00	; 0
     35c:	20 e0       	ldi	r18, 0x00	; 0
	//USARTC0.DATA = 0x55;
	//asm("nop");
	
	while (true) {
		debug_counter++;
		if(debug_counter > 100000000){
     35e:	81 30       	cpi	r24, 0x01	; 1
     360:	61 ee       	ldi	r22, 0xE1	; 225
     362:	96 07       	cpc	r25, r22
     364:	65 ef       	ldi	r22, 0xF5	; 245
     366:	a6 07       	cpc	r26, r22
     368:	65 e0       	ldi	r22, 0x05	; 5
     36a:	b6 07       	cpc	r27, r22
     36c:	88 f3       	brcs	.-30     	; 0x350 <main+0x40>
     36e:	ec cf       	rjmp	.-40     	; 0x348 <main+0x38>

00000370 <main_suspend_action>:
//! Global variable to give and record information about setup request management
udd_ctrl_request_t udd_g_ctrlreq;

//CALLBACKS:
void main_suspend_action(void)
{
     370:	08 95       	ret

00000372 <main_resume_action>:
	return;
}

void main_resume_action(void)
{
     372:	08 95       	ret

00000374 <main_sof_action>:
	return;
}

void main_sof_action(void)
{
	switch(global_mode){
     374:	e0 91 00 20 	lds	r30, 0x2000	; 0x802000 <__data_start>
     378:	8e 2f       	mov	r24, r30
     37a:	90 e0       	ldi	r25, 0x00	; 0
     37c:	88 30       	cpi	r24, 0x08	; 8
     37e:	91 05       	cpc	r25, r1
     380:	90 f4       	brcc	.+36     	; 0x3a6 <main_sof_action+0x32>
     382:	fc 01       	movw	r30, r24
     384:	e2 50       	subi	r30, 0x02	; 2
     386:	ff 4f       	sbci	r31, 0xFF	; 255
     388:	0c 94 1b 16 	jmp	0x2c36	; 0x2c36 <__tablejump2__>
		case 0:
			tiny_dma_loop_mode_0();
     38c:	4e d1       	rcall	.+668    	; 0x62a <tiny_dma_loop_mode_0>
			break;
     38e:	0b c0       	rjmp	.+22     	; 0x3a6 <main_sof_action+0x32>
		case 1:
			tiny_dma_loop_mode_1();
     390:	c5 d1       	rcall	.+906    	; 0x71c <tiny_dma_loop_mode_1>
			break;
     392:	09 c0       	rjmp	.+18     	; 0x3a6 <main_sof_action+0x32>
		case 2:
			tiny_dma_loop_mode_2();
     394:	37 d2       	rcall	.+1134   	; 0x804 <tiny_dma_loop_mode_2>
			break;
     396:	07 c0       	rjmp	.+14     	; 0x3a6 <main_sof_action+0x32>
		case 3:
			tiny_dma_loop_mode_3();
     398:	b2 d2       	rcall	.+1380   	; 0x8fe <tiny_dma_loop_mode_3>
			break;
     39a:	05 c0       	rjmp	.+10     	; 0x3a6 <main_sof_action+0x32>
		case 4:
			tiny_dma_loop_mode_4();
     39c:	27 d3       	rcall	.+1614   	; 0x9ec <tiny_dma_loop_mode_4>
			break;
     39e:	03 c0       	rjmp	.+6      	; 0x3a6 <main_sof_action+0x32>
		case 6:
			tiny_dma_loop_mode_6();
     3a0:	d0 d3       	rcall	.+1952   	; 0xb42 <tiny_dma_loop_mode_6>
			break;
     3a2:	01 c0       	rjmp	.+2      	; 0x3a6 <main_sof_action+0x32>
		case 7:
			tiny_dma_loop_mode_7();
     3a4:	18 d4       	rcall	.+2096   	; 0xbd6 <tiny_dma_loop_mode_7>
		break;
		default:
			break;
	}
		usb_state = !b1_state;
     3a6:	90 91 b5 20 	lds	r25, 0x20B5	; 0x8020b5 <b1_state>
     3aa:	81 e0       	ldi	r24, 0x01	; 1
     3ac:	91 11       	cpse	r25, r1
     3ae:	80 e0       	ldi	r24, 0x00	; 0
     3b0:	80 93 b3 20 	sts	0x20B3, r24	; 0x8020b3 <usb_state>
     3b4:	08 95       	ret

000003b6 <main_vendor_enable>:
	return;
}

bool main_vendor_enable(void)
{
	main_b_vendor_enable = true;
     3b6:	81 e0       	ldi	r24, 0x01	; 1
     3b8:	80 93 b6 20 	sts	0x20B6, r24	; 0x8020b6 <main_b_vendor_enable>
	udi_vendor_iso_in_run((uint8_t *)&isoBuf[0], PACKET_SIZE, iso_callback);
     3bc:	42 e5       	ldi	r20, 0x52	; 82
     3be:	51 e0       	ldi	r21, 0x01	; 1
     3c0:	6e ee       	ldi	r22, 0xEE	; 238
     3c2:	72 e0       	ldi	r23, 0x02	; 2
     3c4:	8a e6       	ldi	r24, 0x6A	; 106
     3c6:	96 e2       	ldi	r25, 0x26	; 38
     3c8:	cf d7       	rcall	.+3998   	; 0x1368 <udi_vendor_iso_in_run>
	udi_vendor_iso_in_run2((uint8_t *)&isoBuf[250], PACKET_SIZE, iso_callback2);
     3ca:	44 e6       	ldi	r20, 0x64	; 100
     3cc:	51 e0       	ldi	r21, 0x01	; 1
     3ce:	6e ee       	ldi	r22, 0xEE	; 238
     3d0:	72 e0       	ldi	r23, 0x02	; 2
     3d2:	84 e6       	ldi	r24, 0x64	; 100
     3d4:	97 e2       	ldi	r25, 0x27	; 39
     3d6:	d4 d7       	rcall	.+4008   	; 0x1380 <udi_vendor_iso_in_run2>
	udi_vendor_iso_in_run3((uint8_t *)&isoBuf[500], PACKET_SIZE, iso_callback3);
     3d8:	46 e7       	ldi	r20, 0x76	; 118
     3da:	51 e0       	ldi	r21, 0x01	; 1
     3dc:	6e ee       	ldi	r22, 0xEE	; 238
     3de:	72 e0       	ldi	r23, 0x02	; 2
     3e0:	8e e5       	ldi	r24, 0x5E	; 94
     3e2:	98 e2       	ldi	r25, 0x28	; 40
     3e4:	d9 d7       	rcall	.+4018   	; 0x1398 <udi_vendor_iso_in_run3>
	return true;
}
     3e6:	81 e0       	ldi	r24, 0x01	; 1
     3e8:	08 95       	ret

000003ea <main_vendor_disable>:

void main_vendor_disable(void)
{
	main_b_vendor_enable = false;
     3ea:	10 92 b6 20 	sts	0x20B6, r1	; 0x8020b6 <main_b_vendor_enable>
     3ee:	08 95       	ret

000003f0 <main_setup_out_received>:
}

bool main_setup_out_received(void)
{
	return 1;
}
     3f0:	81 e0       	ldi	r24, 0x01	; 1
     3f2:	08 95       	ret

000003f4 <main_setup_in_received>:

bool main_setup_in_received(void)
{
	return true;
}
     3f4:	81 e0       	ldi	r24, 0x01	; 1
     3f6:	08 95       	ret

000003f8 <tiny_adc_ch0setup>:
		
	return;
}

void tiny_adc_ch0setup(unsigned char gain_mask){
	ADCA.CH0.CTRL = 0x00; //Reset
     3f8:	e0 e0       	ldi	r30, 0x00	; 0
     3fa:	f2 e0       	ldi	r31, 0x02	; 2
     3fc:	10 a2       	std	Z+32, r1	; 0x20
	ADCA.CH0.CTRL = ADC_CH_START_bm | (gain_mask&0x1c) | ADC_CH_INPUTMODE_DIFFWGAIN_gc;
     3fe:	98 2f       	mov	r25, r24
     400:	9c 71       	andi	r25, 0x1C	; 28
     402:	93 68       	ori	r25, 0x83	; 131
     404:	90 a3       	std	Z+32, r25	; 0x20
	#ifdef VERO
			ADCA.CH0.MUXCTRL = ADC_CH_MUXPOS_PIN0_gc | ((gain_mask&0x80) ? ADC_CH_MUXNEG_PIN6_gc :  ADC_CH_MUXNEG_PIN4_gc);
     406:	88 1f       	adc	r24, r24
     408:	88 27       	eor	r24, r24
     40a:	88 1f       	adc	r24, r24
     40c:	88 0f       	add	r24, r24
     40e:	81 a3       	std	Z+33, r24	; 0x21
	#else
			ADCA.CH0.MUXCTRL = ((gain_mask&0x80) ? ADC_CH_MUXPOS_PIN2_gc :  ADC_CH_MUXPOS_PIN0_gc) | ((gain_mask&0x80) ? ADC_CH_MUXNEG_PIN6_gc :  ADC_CH_MUXNEG_PIN4_gc);
	#endif
	ADCA.CH0.INTCTRL = ADC_CH_INTLVL_OFF_gc;
     410:	12 a2       	std	Z+34, r1	; 0x22
	ADCA.CH0.SCAN = 0x00;  //Disable scanning
     412:	16 a2       	std	Z+38, r1	; 0x26
     414:	08 95       	ret

00000416 <tiny_adc_ch1setup>:
}

void tiny_adc_ch1setup(unsigned char gain_mask){
	ADCA.CH2.CTRL = 0x00; //Reset
     416:	e0 e0       	ldi	r30, 0x00	; 0
     418:	f2 e0       	ldi	r31, 0x02	; 2
     41a:	10 aa       	std	Z+48, r1	; 0x30
	ADCA.CH2.CTRL = ADC_CH_START_bm | gain_mask | ADC_CH_INPUTMODE_DIFFWGAIN_gc;
     41c:	83 68       	ori	r24, 0x83	; 131
     41e:	80 ab       	std	Z+48, r24	; 0x30
	ADCA.CH2.MUXCTRL = ADC_CH_MUXPOS_PIN2_gc | ADC_CH_MUXNEG_PIN4_gc;
     420:	80 e1       	ldi	r24, 0x10	; 16
     422:	81 ab       	std	Z+49, r24	; 0x31
	ADCA.CH2.INTCTRL = ADC_CH_INTLVL_OFF_gc;
     424:	12 aa       	std	Z+50, r1	; 0x32
	ADCA.CH2.SCAN = 0x00;  //Disable scanning
     426:	16 aa       	std	Z+54, r1	; 0x36
     428:	08 95       	ret

0000042a <tiny_adc_pid_setup>:
}

void tiny_adc_pid_setup(void){
	ADCA.CH1.CTRL = 0x00; //Reset
     42a:	e0 e0       	ldi	r30, 0x00	; 0
     42c:	f2 e0       	ldi	r31, 0x02	; 2
     42e:	10 a6       	std	Z+40, r1	; 0x28
	ADCA.CH1.CTRL = ADC_CH_START_bm | ADC_CH_GAIN_1X_gc | ADC_CH_INPUTMODE_DIFFWGAIN_gc;
     430:	83 e8       	ldi	r24, 0x83	; 131
     432:	80 a7       	std	Z+40, r24	; 0x28
	ADCA.CH1.MUXCTRL = ADC_CH_MUXPOS_PIN5_gc | 0b00000111;
     434:	8f e2       	ldi	r24, 0x2F	; 47
     436:	81 a7       	std	Z+41, r24	; 0x29
	ADCA.CH1.INTCTRL = ADC_CH_INTLVL_OFF_gc;
     438:	12 a6       	std	Z+42, r1	; 0x2a
	ADCA.CH1.SCAN = 0x00;  //Disable scanning
     43a:	16 a6       	std	Z+46, r1	; 0x2e
     43c:	08 95       	ret

0000043e <ReadCalibrationByte>:
//FROM: http://www.avrfreaks.net/forum/xmega-production-signature-row
uint8_t ReadCalibrationByte(uint8_t index){
	uint8_t result;

	/* Load the NVM Command register to read the calibration row. */
	NVM_CMD = NVM_CMD_READ_CALIB_ROW_gc;
     43e:	aa ec       	ldi	r26, 0xCA	; 202
     440:	b1 e0       	ldi	r27, 0x01	; 1
     442:	92 e0       	ldi	r25, 0x02	; 2
     444:	9c 93       	st	X, r25
	result = pgm_read_byte(index);
     446:	e8 2f       	mov	r30, r24
     448:	f0 e0       	ldi	r31, 0x00	; 0
     44a:	84 91       	lpm	r24, Z

	/* Clean up NVM Command register. */
	NVM_CMD = NVM_CMD_NO_OPERATION_gc;
     44c:	1c 92       	st	X, r1

	return( result );
     44e:	08 95       	ret

00000450 <tiny_adc_setup>:
// These 2 files need to be included in order to read
// the production calibration values from EEPROM
#include <avr/pgmspace.h>
#include <stddef.h>

void tiny_adc_setup(unsigned char ch2_enable, unsigned char seven_fiddy_ksps){
     450:	cf 93       	push	r28
     452:	df 93       	push	r29
	PR.PRPA &=0b11111101;
     454:	e0 e7       	ldi	r30, 0x70	; 112
     456:	f0 e0       	ldi	r31, 0x00	; 0
     458:	91 81       	ldd	r25, Z+1	; 0x01
     45a:	9d 7f       	andi	r25, 0xFD	; 253
     45c:	91 83       	std	Z+1, r25	; 0x01
	
	ADCA.CTRLA = 0x00; //Turn off
     45e:	10 92 00 02 	sts	0x0200, r1	; 0x800200 <__TEXT_REGION_LENGTH__+0x700200>
	ADCA.CTRLB = ADC_FREERUN_bm | (seven_fiddy_ksps == 2 ? ADC_RESOLUTION_LEFT12BIT_gc : ADC_RESOLUTION_8BIT_gc) | ADC_CONMODE_bm ;
     462:	62 30       	cpi	r22, 0x02	; 2
     464:	31 f1       	breq	.+76     	; 0x4b2 <tiny_adc_setup+0x62>
     466:	e0 e0       	ldi	r30, 0x00	; 0
     468:	f2 e0       	ldi	r31, 0x02	; 2
     46a:	9c e1       	ldi	r25, 0x1C	; 28
     46c:	91 83       	std	Z+1, r25	; 0x01
	ADCA.REFCTRL = ADC_REFSEL_INTVCC2_gc;
     46e:	90 e4       	ldi	r25, 0x40	; 64
     470:	92 83       	std	Z+2, r25	; 0x02
	ADCA.EVCTRL = ch2_enable ? ADC_SWEEP_0123_gc : ADC_SWEEP_01_gc;  //Non-zero causes issues with interrupts!  ;.;		
     472:	81 11       	cpse	r24, r1
     474:	02 c0       	rjmp	.+4      	; 0x47a <tiny_adc_setup+0x2a>
     476:	80 e4       	ldi	r24, 0x40	; 64
     478:	01 c0       	rjmp	.+2      	; 0x47c <tiny_adc_setup+0x2c>
     47a:	80 ec       	ldi	r24, 0xC0	; 192
     47c:	80 93 03 02 	sts	0x0203, r24	; 0x800203 <__TEXT_REGION_LENGTH__+0x700203>
	
	ADCA.PRESCALER = seven_fiddy_ksps == 1 ? ADC_PRESCALER_DIV16_gc : ADC_PRESCALER_DIV32_gc;  //ADC Clock = Sysclock/128
     480:	61 30       	cpi	r22, 0x01	; 1
     482:	11 f0       	breq	.+4      	; 0x488 <tiny_adc_setup+0x38>
     484:	83 e0       	ldi	r24, 0x03	; 3
     486:	01 c0       	rjmp	.+2      	; 0x48a <tiny_adc_setup+0x3a>
     488:	82 e0       	ldi	r24, 0x02	; 2
     48a:	c0 e0       	ldi	r28, 0x00	; 0
     48c:	d2 e0       	ldi	r29, 0x02	; 2
     48e:	8c 83       	std	Y+4, r24	; 0x04
	ADCA.CALL = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, ADCACAL0));	//Load calibration bytes from production row.
     490:	80 e2       	ldi	r24, 0x20	; 32
     492:	d5 df       	rcall	.-86     	; 0x43e <ReadCalibrationByte>
     494:	8c 87       	std	Y+12, r24	; 0x0c
	ADCA.CALH = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, ADCACAL1));	//Load calibration bytes from production row.
     496:	81 e2       	ldi	r24, 0x21	; 33
     498:	d2 df       	rcall	.-92     	; 0x43e <ReadCalibrationByte>
     49a:	8d 87       	std	Y+13, r24	; 0x0d
	ADCA.CMP = 0x0000;		//No compare used
     49c:	18 8e       	std	Y+24, r1	; 0x18
     49e:	19 8e       	std	Y+25, r1	; 0x19

	ADCA.CTRLA = ADC_ENABLE_bm;
     4a0:	81 e0       	ldi	r24, 0x01	; 1
     4a2:	88 83       	st	Y, r24
	
	tiny_adc_pid_setup();
     4a4:	c2 df       	rcall	.-124    	; 0x42a <tiny_adc_pid_setup>
     4a6:	0e c0       	rjmp	.+28     	; 0x4c4 <tiny_adc_setup+0x74>
	PR.PRPA &=0b11111101;
	
	ADCA.CTRLA = 0x00; //Turn off
	ADCA.CTRLB = ADC_FREERUN_bm | (seven_fiddy_ksps == 2 ? ADC_RESOLUTION_LEFT12BIT_gc : ADC_RESOLUTION_8BIT_gc) | ADC_CONMODE_bm ;
	ADCA.REFCTRL = ADC_REFSEL_INTVCC2_gc;
	ADCA.EVCTRL = ch2_enable ? ADC_SWEEP_0123_gc : ADC_SWEEP_01_gc;  //Non-zero causes issues with interrupts!  ;.;		
     4a8:	80 ec       	ldi	r24, 0xC0	; 192
     4aa:	80 93 03 02 	sts	0x0203, r24	; 0x800203 <__TEXT_REGION_LENGTH__+0x700203>
	
	ADCA.PRESCALER = seven_fiddy_ksps == 1 ? ADC_PRESCALER_DIV16_gc : ADC_PRESCALER_DIV32_gc;  //ADC Clock = Sysclock/128
     4ae:	83 e0       	ldi	r24, 0x03	; 3
     4b0:	ec cf       	rjmp	.-40     	; 0x48a <tiny_adc_setup+0x3a>

void tiny_adc_setup(unsigned char ch2_enable, unsigned char seven_fiddy_ksps){
	PR.PRPA &=0b11111101;
	
	ADCA.CTRLA = 0x00; //Turn off
	ADCA.CTRLB = ADC_FREERUN_bm | (seven_fiddy_ksps == 2 ? ADC_RESOLUTION_LEFT12BIT_gc : ADC_RESOLUTION_8BIT_gc) | ADC_CONMODE_bm ;
     4b2:	e0 e0       	ldi	r30, 0x00	; 0
     4b4:	f2 e0       	ldi	r31, 0x02	; 2
     4b6:	9e e1       	ldi	r25, 0x1E	; 30
     4b8:	91 83       	std	Z+1, r25	; 0x01
	ADCA.REFCTRL = ADC_REFSEL_INTVCC2_gc;
     4ba:	90 e4       	ldi	r25, 0x40	; 64
     4bc:	92 83       	std	Z+2, r25	; 0x02
	ADCA.EVCTRL = ch2_enable ? ADC_SWEEP_0123_gc : ADC_SWEEP_01_gc;  //Non-zero causes issues with interrupts!  ;.;		
     4be:	81 11       	cpse	r24, r1
     4c0:	f3 cf       	rjmp	.-26     	; 0x4a8 <tiny_adc_setup+0x58>
     4c2:	d9 cf       	rjmp	.-78     	; 0x476 <tiny_adc_setup+0x26>
	ADCA.CTRLA = ADC_ENABLE_bm;
	
	tiny_adc_pid_setup();
		
	return;
}
     4c4:	df 91       	pop	r29
     4c6:	cf 91       	pop	r28
     4c8:	08 95       	ret

000004ca <tiny_dac_setup>:
#include "tiny_adc.h"

#include <avr/pgmspace.h>
#include <stddef.h>

void tiny_dac_setup(void){
     4ca:	cf 93       	push	r28
     4cc:	df 93       	push	r29
	
	//Turn on in PR
	PR.PRPB &=0b11111011;
     4ce:	e0 e7       	ldi	r30, 0x70	; 112
     4d0:	f0 e0       	ldi	r31, 0x00	; 0
     4d2:	82 81       	ldd	r24, Z+2	; 0x02
     4d4:	8b 7f       	andi	r24, 0xFB	; 251
     4d6:	82 83       	std	Z+2, r24	; 0x02
	
	DACB.CTRLA = DAC_CH1EN_bm | DAC_CH0EN_bm | DAC_ENABLE_bm;
     4d8:	c0 e2       	ldi	r28, 0x20	; 32
     4da:	d3 e0       	ldi	r29, 0x03	; 3
     4dc:	8d e0       	ldi	r24, 0x0D	; 13
     4de:	88 83       	st	Y, r24
	DACB.CTRLB = DAC_CHSEL_DUAL_gc;
     4e0:	80 e4       	ldi	r24, 0x40	; 64
     4e2:	89 83       	std	Y+1, r24	; 0x01
	DACB.CTRLC = DAC_REFSEL_AVCC_gc | DAC_LEFTADJ_bm;
     4e4:	89 e0       	ldi	r24, 0x09	; 9
     4e6:	8a 83       	std	Y+2, r24	; 0x02
	//EVCTRL unset
	//DACB.CH0DATAH = 127;//contains (8-bit) sample, assuming left adjust!
	
	//TODO: Calibrate
	DACB.CH0GAINCAL = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, DACB0GAINCAL));	//Load calibration bytes from production row.
     4e8:	83 e3       	ldi	r24, 0x33	; 51
     4ea:	a9 df       	rcall	.-174    	; 0x43e <ReadCalibrationByte>
     4ec:	88 87       	std	Y+8, r24	; 0x08
	DACB.CH0OFFSETCAL = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, DACB0OFFCAL));	//Load calibration bytes from production row.
     4ee:	82 e3       	ldi	r24, 0x32	; 50
     4f0:	a6 df       	rcall	.-180    	; 0x43e <ReadCalibrationByte>
     4f2:	89 87       	std	Y+9, r24	; 0x09

	DACB.CH1GAINCAL = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, DACB1GAINCAL));	//Load calibration bytes from production row.
     4f4:	87 e3       	ldi	r24, 0x37	; 55
     4f6:	a3 df       	rcall	.-186    	; 0x43e <ReadCalibrationByte>
     4f8:	8a 87       	std	Y+10, r24	; 0x0a
	DACB.CH1OFFSETCAL = ReadCalibrationByte(offsetof(NVM_PROD_SIGNATURES_t, DACB1OFFCAL));	//Load calibration bytes from production row.
     4fa:	86 e3       	ldi	r24, 0x36	; 54
     4fc:	a0 df       	rcall	.-192    	; 0x43e <ReadCalibrationByte>
     4fe:	8b 87       	std	Y+11, r24	; 0x0b

	//Set up for triple mode!
	PORTB.DIR |= 0x03;
     500:	e0 e2       	ldi	r30, 0x20	; 32
     502:	f6 e0       	ldi	r31, 0x06	; 6
     504:	80 81       	ld	r24, Z
     506:	83 60       	ori	r24, 0x03	; 3
     508:	80 83       	st	Z, r24
	PORTB.OUT = 0x00;
     50a:	14 82       	std	Z+4, r1	; 0x04
	
	

     50c:	df 91       	pop	r29
     50e:	cf 91       	pop	r28
     510:	08 95       	ret

00000512 <tiny_dma_setup>:
#include "globals.h"


void tiny_dma_setup(void){
	//Turn on DMA
	PR.PRGEN &=0b111111110; //Turn on DMA clk
     512:	e0 e7       	ldi	r30, 0x70	; 112
     514:	f0 e0       	ldi	r31, 0x00	; 0
     516:	80 81       	ld	r24, Z
     518:	8e 7f       	andi	r24, 0xFE	; 254
     51a:	80 83       	st	Z, r24
	DMA.CTRL = DMA_ENABLE_bm | DMA_PRIMODE_RR0123_gc;
     51c:	80 e8       	ldi	r24, 0x80	; 128
     51e:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__TEXT_REGION_LENGTH__+0x700100>
     522:	08 95       	ret

00000524 <tiny_dma_flush>:
}
void tiny_dma_flush(void){
	DMA.CH0.CTRLA = 0x00;
     524:	e0 e0       	ldi	r30, 0x00	; 0
     526:	f1 e0       	ldi	r31, 0x01	; 1
     528:	10 8a       	std	Z+16, r1	; 0x10
	DMA.CH0.CTRLA = DMA_CH_RESET_bm;
     52a:	80 e4       	ldi	r24, 0x40	; 64
     52c:	80 8b       	std	Z+16, r24	; 0x10

	DMA.CH1.CTRLA = 0x00;
     52e:	10 a2       	std	Z+32, r1	; 0x20
	DMA.CH1.CTRLA = DMA_CH_RESET_bm;
     530:	80 a3       	std	Z+32, r24	; 0x20
	
	DMA.CH2.CTRLA = 0x00;
     532:	10 aa       	std	Z+48, r1	; 0x30
	DMA.CH2.CTRLA = DMA_CH_RESET_bm;
     534:	80 ab       	std	Z+48, r24	; 0x30
	
	DMA.CH3.CTRLA = 0x00;
     536:	e0 e4       	ldi	r30, 0x40	; 64
     538:	f1 e0       	ldi	r31, 0x01	; 1
     53a:	10 82       	st	Z, r1
	DMA.CH3.CTRLA = DMA_CH_RESET_bm;
     53c:	80 83       	st	Z, r24
	
	b1_state = 0;
     53e:	10 92 b5 20 	sts	0x20B5, r1	; 0x8020b5 <b1_state>
     542:	08 95       	ret

00000544 <tiny_dma_set_mode_0>:
}
void tiny_dma_set_mode_0(void){
	
	global_mode = 0;
     544:	10 92 00 20 	sts	0x2000, r1	; 0x802000 <__data_start>
	
	tiny_dma_flush();
     548:	ed df       	rcall	.-38     	; 0x524 <tiny_dma_flush>
	
	DMA.CH2.REPCNT = 0; //Repeat forever!
     54a:	e0 e0       	ldi	r30, 0x00	; 0
     54c:	f1 e0       	ldi	r31, 0x01	; 1
     54e:	16 aa       	std	Z+54, r1	; 0x36
	DMA.CH2.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     550:	94 e2       	ldi	r25, 0x24	; 36
     552:	90 ab       	std	Z+48, r25	; 0x30
	DMA.CH2.CTRLB = 0x00; //No interrupt for DacBuf!!
     554:	11 aa       	std	Z+49, r1	; 0x31
	DMA.CH2.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     556:	49 e5       	ldi	r20, 0x59	; 89
     558:	42 ab       	std	Z+50, r20	; 0x32
	DMA.CH2.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH1_gc;	//Triggered from TCC0 when it hits PER
     55a:	32 e0       	ldi	r19, 0x02	; 2
     55c:	33 ab       	std	Z+51, r19	; 0x33
	DMA.CH2.TRFCNT = auxDacBufLen;
     55e:	60 91 02 20 	lds	r22, 0x2002	; 0x802002 <auxDacBufLen>
     562:	70 91 03 20 	lds	r23, 0x2003	; 0x802003 <auxDacBufLen+0x1>
     566:	64 ab       	std	Z+52, r22	; 0x34
     568:	75 ab       	std	Z+53, r23	; 0x35

	DMA.CH2.SRCADDR0 = (( (uint16_t) &dacBuf_CH2[0]) >> 0) & 0xFF; //Source address is dacbuf
     56a:	6a e6       	ldi	r22, 0x6A	; 106
     56c:	74 e2       	ldi	r23, 0x24	; 36
     56e:	60 af       	std	Z+56, r22	; 0x38
	DMA.CH2.SRCADDR1 = (( (uint16_t) &dacBuf_CH2[0]) >> 8) & 0xFF;
     570:	71 af       	std	Z+57, r23	; 0x39
	DMA.CH2.SRCADDR2 = 0x00;
     572:	12 ae       	std	Z+58, r1	; 0x3a
	
	DMA.CH2.DESTADDR0 = (( (uint16_t) &DACB.CH1DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     574:	8b e3       	ldi	r24, 0x3B	; 59
     576:	84 af       	std	Z+60, r24	; 0x3c
	DMA.CH2.DESTADDR1 = (( (uint16_t) &DACB.CH1DATAH) >> 8) & 0xFF;
     578:	83 e0       	ldi	r24, 0x03	; 3
     57a:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
	DMA.CH2.DESTADDR2 = 0x00;
     57e:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
	
	//Must enable last for REPCNT won't work!
	DMA.CH2.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     582:	20 a9       	ldd	r18, Z+48	; 0x30
     584:	20 68       	ori	r18, 0x80	; 128
     586:	20 ab       	std	Z+48, r18	; 0x30
		
	DMA.CH3.REPCNT = 0; //Repeat forever!
     588:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
	DMA.CH3.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     58c:	a0 e4       	ldi	r26, 0x40	; 64
     58e:	b1 e0       	ldi	r27, 0x01	; 1
     590:	9c 93       	st	X, r25
	DMA.CH3.CTRLB = 0x00; //Hi interrupt on block complete
     592:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
	DMA.CH3.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     596:	40 93 42 01 	sts	0x0142, r20	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
	DMA.CH3.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH2_gc;	//Triggered from TCC0 when it hits PER
     59a:	80 93 43 01 	sts	0x0143, r24	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
	DMA.CH3.TRFCNT = dacBuf_len;
     59e:	40 91 04 20 	lds	r20, 0x2004	; 0x802004 <dacBuf_len>
     5a2:	50 91 05 20 	lds	r21, 0x2005	; 0x802005 <dacBuf_len+0x1>
     5a6:	40 93 44 01 	sts	0x0144, r20	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     5aa:	50 93 45 01 	sts	0x0145, r21	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>

	DMA.CH3.SRCADDR0 = (( (uint16_t) &dacBuf_CH1[0]) >> 0) & 0xFF; //Source address is dacbuf
     5ae:	4a e5       	ldi	r20, 0x5A	; 90
     5b0:	52 e2       	ldi	r21, 0x22	; 34
     5b2:	40 93 48 01 	sts	0x0148, r20	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
	DMA.CH3.SRCADDR1 = (( (uint16_t) &dacBuf_CH1[0]) >> 8) & 0xFF;
     5b6:	50 93 49 01 	sts	0x0149, r21	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
	DMA.CH3.SRCADDR2 = 0x00;
     5ba:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
	
	DMA.CH3.DESTADDR0 = (( (uint16_t) &DACB.CH0DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     5be:	29 e3       	ldi	r18, 0x39	; 57
     5c0:	20 93 4c 01 	sts	0x014C, r18	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
	DMA.CH3.DESTADDR1 = (( (uint16_t) &DACB.CH0DATAH) >> 8) & 0xFF;
     5c4:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
	DMA.CH3.DESTADDR2 = 0x00;
     5c8:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
	
	//Must enable last for REPCNT won't work!
	DMA.CH3.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!	
     5cc:	2c 91       	ld	r18, X
     5ce:	20 68       	ori	r18, 0x80	; 128
     5d0:	2c 93       	st	X, r18
	
	DMA.CH0.CTRLA = 0x00;
     5d2:	10 8a       	std	Z+16, r1	; 0x10
	DMA.CH0.CTRLA = DMA_CH_RESET_bm;
     5d4:	20 e4       	ldi	r18, 0x40	; 64
     5d6:	20 8b       	std	Z+16, r18	; 0x10
		
	DMA.CH0.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm; //Do not repeat!
     5d8:	24 e0       	ldi	r18, 0x04	; 4
     5da:	20 8b       	std	Z+16, r18	; 0x10
	DMA.CH0.CTRLB = 0x03; //Hi interrupt!
     5dc:	81 8b       	std	Z+17, r24	; 0x11
	DMA.CH0.ADDRCTRL = DMA_CH_SRCRELOAD_BURST_gc | DMA_CH_SRCDIR_INC_gc | DMA_CH_DESTDIR_INC_gc;   //Source reloads after each burst, with byte incrementing.  Dest does not reload, but does increment address.
     5de:	81 e9       	ldi	r24, 0x91	; 145
     5e0:	82 8b       	std	Z+18, r24	; 0x12
	DMA.CH0.TRIGSRC = DMA_CH_TRIGSRC_ADCA_CH0_gc;	//Triggered from ADCA channel 0
     5e2:	80 e1       	ldi	r24, 0x10	; 16
     5e4:	83 8b       	std	Z+19, r24	; 0x13
	DMA.CH0.TRFCNT = HALFPACKET_SIZE;
     5e6:	47 e7       	ldi	r20, 0x77	; 119
     5e8:	51 e0       	ldi	r21, 0x01	; 1
     5ea:	44 8b       	std	Z+20, r20	; 0x14
     5ec:	55 8b       	std	Z+21, r21	; 0x15
		
	DMA.CH0.SRCADDR0 = (( (uint16_t) &ADCA.CH0.RESL) >> 0) & 0xFF; //Source address is ADC
     5ee:	90 8f       	std	Z+24, r25	; 0x18
	DMA.CH0.SRCADDR1 = (( (uint16_t) &ADCA.CH0.RESL) >> 8) & 0xFF;
     5f0:	31 8f       	std	Z+25, r19	; 0x19
	DMA.CH0.SRCADDR2 = 0x00;
     5f2:	12 8e       	std	Z+26, r1	; 0x1a
		
	DMA.CH0.DESTADDR0 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
     5f4:	40 91 b5 20 	lds	r20, 0x20B5	; 0x8020b5 <b1_state>
     5f8:	2e ee       	ldi	r18, 0xEE	; 238
     5fa:	32 e0       	ldi	r19, 0x02	; 2
     5fc:	42 9f       	mul	r20, r18
     5fe:	c0 01       	movw	r24, r0
     600:	43 9f       	mul	r20, r19
     602:	90 0d       	add	r25, r0
     604:	11 24       	eor	r1, r1
     606:	86 59       	subi	r24, 0x96	; 150
     608:	99 4d       	sbci	r25, 0xD9	; 217
     60a:	84 8f       	std	Z+28, r24	; 0x1c
	DMA.CH0.DESTADDR1 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 8) & 0xFF;
     60c:	40 91 b5 20 	lds	r20, 0x20B5	; 0x8020b5 <b1_state>
     610:	42 9f       	mul	r20, r18
     612:	c0 01       	movw	r24, r0
     614:	43 9f       	mul	r20, r19
     616:	90 0d       	add	r25, r0
     618:	11 24       	eor	r1, r1
     61a:	86 59       	subi	r24, 0x96	; 150
     61c:	99 4d       	sbci	r25, 0xD9	; 217
     61e:	95 8f       	std	Z+29, r25	; 0x1d
	DMA.CH0.DESTADDR2 = 0x00;
     620:	16 8e       	std	Z+30, r1	; 0x1e
		
	//Must enable last for REPCNT won't work!
	DMA.CH0.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     622:	80 89       	ldd	r24, Z+16	; 0x10
     624:	80 68       	ori	r24, 0x80	; 128
     626:	80 8b       	std	Z+16, r24	; 0x10
     628:	08 95       	ret

0000062a <tiny_dma_loop_mode_0>:
}

void tiny_dma_loop_mode_0(void){
     62a:	08 95       	ret

0000062c <tiny_dma_set_mode_1>:
	return;
}

void tiny_dma_set_mode_1(void){
     62c:	cf 93       	push	r28
     62e:	df 93       	push	r29
	
	global_mode = 1;
     630:	81 e0       	ldi	r24, 0x01	; 1
     632:	80 93 00 20 	sts	0x2000, r24	; 0x802000 <__data_start>
	
	tiny_dma_flush();
     636:	76 df       	rcall	.-276    	; 0x524 <tiny_dma_flush>
	
	//AUX channel (to keep it tx, therefore always rx)
	DMA.CH2.CTRLA = 0x00;
     638:	e0 e0       	ldi	r30, 0x00	; 0
     63a:	f1 e0       	ldi	r31, 0x01	; 1
     63c:	10 aa       	std	Z+48, r1	; 0x30
	DMA.CH2.CTRLA = DMA_CH_RESET_bm;
     63e:	80 e4       	ldi	r24, 0x40	; 64
     640:	80 ab       	std	Z+48, r24	; 0x30
		
	DMA.CH2.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm; //Do not repeat!
     642:	94 e0       	ldi	r25, 0x04	; 4
     644:	90 ab       	std	Z+48, r25	; 0x30
	DMA.CH2.CTRLB = 0x00;  //No int
     646:	11 aa       	std	Z+49, r1	; 0x31
	DMA.CH2.ADDRCTRL = DMA_CH_SRCDIR_FIXED_gc | DMA_CH_DESTDIR_FIXED_gc;   //Source and address fixed.
     648:	12 aa       	std	Z+50, r1	; 0x32
	DMA.CH2.TRIGSRC = DMA_CH_TRIGSRC_USARTC0_RXC_gc;
     64a:	5b e4       	ldi	r21, 0x4B	; 75
     64c:	53 ab       	std	Z+51, r21	; 0x33
	DMA.CH2.TRFCNT = 0;
     64e:	14 aa       	std	Z+52, r1	; 0x34
     650:	15 aa       	std	Z+53, r1	; 0x35
	DMA.CH2.REPCNT = 0;
     652:	16 aa       	std	Z+54, r1	; 0x36
		
	DMA.CH2.SRCADDR0 = (( (uint16_t) &dummy) >> 0) & 0xFF;
     654:	21 e0       	ldi	r18, 0x01	; 1
     656:	30 e2       	ldi	r19, 0x20	; 32
     658:	20 af       	std	Z+56, r18	; 0x38
	DMA.CH2.SRCADDR1 = (( (uint16_t) &dummy) >> 8) & 0xFF;
     65a:	31 af       	std	Z+57, r19	; 0x39
	DMA.CH2.SRCADDR2 = 0x00;
     65c:	12 ae       	std	Z+58, r1	; 0x3a
		
	DMA.CH2.DESTADDR0 = (( (uint16_t) &USARTC0.DATA) >> 0) & 0xFF;
     65e:	40 ea       	ldi	r20, 0xA0	; 160
     660:	44 af       	std	Z+60, r20	; 0x3c
	DMA.CH2.DESTADDR1 = (( (uint16_t) &USARTC0.DATA) >> 8) & 0xFF;
     662:	38 e0       	ldi	r19, 0x08	; 8
     664:	30 93 3d 01 	sts	0x013D, r19	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
	DMA.CH2.DESTADDR2 = 0x00;
     668:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
		
	//Must enable last for REPCNT won't work!
	DMA.CH2.CTRLA |= DMA_CH_REPEAT_bm | DMA_CH_ENABLE_bm;  //Enable!
     66c:	80 a9       	ldd	r24, Z+48	; 0x30
     66e:	80 6a       	ori	r24, 0xA0	; 160
     670:	80 ab       	std	Z+48, r24	; 0x30
		
	USARTC0.DATA = 0x55;
     672:	85 e5       	ldi	r24, 0x55	; 85
     674:	80 93 a0 08 	sts	0x08A0, r24	; 0x8008a0 <__TEXT_REGION_LENGTH__+0x7008a0>

	
	DMA.CH3.REPCNT = 0; //Repeat forever!
     678:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
	DMA.CH3.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     67c:	a0 e4       	ldi	r26, 0x40	; 64
     67e:	b1 e0       	ldi	r27, 0x01	; 1
     680:	c4 e2       	ldi	r28, 0x24	; 36
     682:	cc 93       	st	X, r28
	DMA.CH3.CTRLB = 0x00; //No interrupt for DacBuf!!
     684:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
	DMA.CH3.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     688:	89 e5       	ldi	r24, 0x59	; 89
     68a:	80 93 42 01 	sts	0x0142, r24	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
	DMA.CH3.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH1_gc;	//Triggered from TCC0 when it hits PER
     68e:	82 e0       	ldi	r24, 0x02	; 2
     690:	80 93 43 01 	sts	0x0143, r24	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
	DMA.CH3.TRFCNT = auxDacBufLen;
     694:	60 91 02 20 	lds	r22, 0x2002	; 0x802002 <auxDacBufLen>
     698:	70 91 03 20 	lds	r23, 0x2003	; 0x802003 <auxDacBufLen+0x1>
     69c:	60 93 44 01 	sts	0x0144, r22	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     6a0:	70 93 45 01 	sts	0x0145, r23	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>

	DMA.CH3.SRCADDR0 = (( (uint16_t) &dacBuf_CH2[0]) >> 0) & 0xFF; //Source address is dacbuf
     6a4:	6a e6       	ldi	r22, 0x6A	; 106
     6a6:	74 e2       	ldi	r23, 0x24	; 36
     6a8:	60 93 48 01 	sts	0x0148, r22	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
	DMA.CH3.SRCADDR1 = (( (uint16_t) &dacBuf_CH2[0]) >> 8) & 0xFF;
     6ac:	70 93 49 01 	sts	0x0149, r23	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
	DMA.CH3.SRCADDR2 = 0x00;
     6b0:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
	
	DMA.CH3.DESTADDR0 = (( (uint16_t) &DACB.CH1DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     6b4:	2b e3       	ldi	r18, 0x3B	; 59
     6b6:	20 93 4c 01 	sts	0x014C, r18	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
	DMA.CH3.DESTADDR1 = (( (uint16_t) &DACB.CH1DATAH) >> 8) & 0xFF;
     6ba:	63 e0       	ldi	r22, 0x03	; 3
     6bc:	60 93 4d 01 	sts	0x014D, r22	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
	DMA.CH3.DESTADDR2 = 0x00;
     6c0:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
	
	//Must enable last for REPCNT won't work!
	DMA.CH3.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     6c4:	2c 91       	ld	r18, X
     6c6:	20 68       	ori	r18, 0x80	; 128
     6c8:	2c 93       	st	X, r18
		
	DMA.CH0.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm; //Do not repeat!
     6ca:	90 8b       	std	Z+16, r25	; 0x10
	DMA.CH0.CTRLB = 0x03; //Hi interrupt!
     6cc:	61 8b       	std	Z+17, r22	; 0x11
	DMA.CH0.ADDRCTRL = DMA_CH_SRCRELOAD_BURST_gc | DMA_CH_SRCDIR_INC_gc | DMA_CH_DESTDIR_INC_gc;   //Source reloads after each burst, with byte incrementing.  Dest does not reload, but does increment address.
     6ce:	a1 e9       	ldi	r26, 0x91	; 145
     6d0:	a2 8b       	std	Z+18, r26	; 0x12
	DMA.CH0.TRIGSRC = DMA_CH_TRIGSRC_ADCA_CH0_gc;	//Triggered from ADCA channel 0
     6d2:	20 e1       	ldi	r18, 0x10	; 16
     6d4:	23 8b       	std	Z+19, r18	; 0x13
	DMA.CH0.TRFCNT = HALFPACKET_SIZE;
     6d6:	67 e7       	ldi	r22, 0x77	; 119
     6d8:	71 e0       	ldi	r23, 0x01	; 1
     6da:	64 8b       	std	Z+20, r22	; 0x14
     6dc:	75 8b       	std	Z+21, r23	; 0x15
		
	DMA.CH0.SRCADDR0 = (( (uint16_t) &ADCA.CH0.RESL) >> 0) & 0xFF; //Source address is ADC
     6de:	c0 8f       	std	Z+24, r28	; 0x18
	DMA.CH0.SRCADDR1 = (( (uint16_t) &ADCA.CH0.RESL) >> 8) & 0xFF;
     6e0:	81 8f       	std	Z+25, r24	; 0x19
	DMA.CH0.SRCADDR2 = 0x00;
     6e2:	12 8e       	std	Z+26, r1	; 0x1a
		
	DMA.CH0.DESTADDR0 = (( (uint16_t) &isoBuf[0]) >> 0) & 0xFF;  //Dest address is isoBuf
     6e4:	ca e6       	ldi	r28, 0x6A	; 106
     6e6:	d6 e2       	ldi	r29, 0x26	; 38
     6e8:	c4 8f       	std	Z+28, r28	; 0x1c
	DMA.CH0.DESTADDR1 = (( (uint16_t) &isoBuf[0]) >> 8) & 0xFF;
     6ea:	d5 8f       	std	Z+29, r29	; 0x1d
	DMA.CH0.DESTADDR2 = 0x00;
     6ec:	16 8e       	std	Z+30, r1	; 0x1e
		
	//Must enable last for REPCNT won't work!
	DMA.CH0.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     6ee:	20 89       	ldd	r18, Z+16	; 0x10
     6f0:	20 68       	ori	r18, 0x80	; 128
     6f2:	20 8b       	std	Z+16, r18	; 0x10
		
	DMA.CH1.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm; //Do not repeat!
     6f4:	90 a3       	std	Z+32, r25	; 0x20
	DMA.CH1.CTRLB = 0x02; //Hi interrupt
     6f6:	81 a3       	std	Z+33, r24	; 0x21
	DMA.CH1.ADDRCTRL = DMA_CH_SRCRELOAD_BURST_gc | DMA_CH_SRCDIR_INC_gc | DMA_CH_DESTDIR_INC_gc;   //Source reloads after each burst, with byte incrementing.  Dest does not reload, but does increment address.
     6f8:	a2 a3       	std	Z+34, r26	; 0x22
	DMA.CH1.TRIGSRC = DMA_CH_TRIGSRC_USARTC0_RXC_gc;
     6fa:	53 a3       	std	Z+35, r21	; 0x23
	DMA.CH1.TRFCNT = HALFPACKET_SIZE;
     6fc:	64 a3       	std	Z+36, r22	; 0x24
     6fe:	75 a3       	std	Z+37, r23	; 0x25
		
	DMA.CH1.SRCADDR0 = (( (uint16_t) &USARTC0.DATA) >> 0) & 0xFF;
     700:	40 a7       	std	Z+40, r20	; 0x28
	DMA.CH1.SRCADDR1 = (( (uint16_t) &USARTC0.DATA) >> 8) & 0xFF;
     702:	31 a7       	std	Z+41, r19	; 0x29
	DMA.CH1.SRCADDR2 = 0x00;
     704:	12 a6       	std	Z+42, r1	; 0x2a
		
	DMA.CH1.DESTADDR0 = (( (uint16_t) &isoBuf[HALFPACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
     706:	81 ee       	ldi	r24, 0xE1	; 225
     708:	97 e2       	ldi	r25, 0x27	; 39
     70a:	84 a7       	std	Z+44, r24	; 0x2c
	DMA.CH1.DESTADDR1 = (( (uint16_t) &isoBuf[HALFPACKET_SIZE]) >> 8) & 0xFF;
     70c:	95 a7       	std	Z+45, r25	; 0x2d
	DMA.CH1.DESTADDR2 = 0x00;
     70e:	16 a6       	std	Z+46, r1	; 0x2e
		
	//Must enable last for REPCNT won't work!
	DMA.CH1.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     710:	80 a1       	ldd	r24, Z+32	; 0x20
     712:	80 68       	ori	r24, 0x80	; 128
     714:	80 a3       	std	Z+32, r24	; 0x20
}
     716:	df 91       	pop	r29
     718:	cf 91       	pop	r28
     71a:	08 95       	ret

0000071c <tiny_dma_loop_mode_1>:

void tiny_dma_loop_mode_1(void){
     71c:	08 95       	ret

0000071e <tiny_dma_set_mode_2>:
	return;
}

void tiny_dma_set_mode_2(void){
     71e:	cf 93       	push	r28
	
	global_mode = 2;
     720:	c2 e0       	ldi	r28, 0x02	; 2
     722:	c0 93 00 20 	sts	0x2000, r28	; 0x802000 <__data_start>
	
	tiny_dma_flush();
     726:	fe de       	rcall	.-516    	; 0x524 <tiny_dma_flush>
	
	DMA.CH2.REPCNT = 0; //Repeat forever!
     728:	e0 e0       	ldi	r30, 0x00	; 0
     72a:	f1 e0       	ldi	r31, 0x01	; 1
     72c:	16 aa       	std	Z+54, r1	; 0x36
	DMA.CH2.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     72e:	94 e2       	ldi	r25, 0x24	; 36
     730:	90 ab       	std	Z+48, r25	; 0x30
	DMA.CH2.CTRLB = 0x00; //Hi interrupt on block complete
     732:	11 aa       	std	Z+49, r1	; 0x31
	DMA.CH2.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     734:	39 e5       	ldi	r19, 0x59	; 89
     736:	32 ab       	std	Z+50, r19	; 0x32
	DMA.CH2.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH2_gc;	//Triggered from TCC0 when it hits PER
     738:	83 e0       	ldi	r24, 0x03	; 3
     73a:	83 ab       	std	Z+51, r24	; 0x33
	DMA.CH2.TRFCNT = dacBuf_len;
     73c:	40 91 04 20 	lds	r20, 0x2004	; 0x802004 <dacBuf_len>
     740:	50 91 05 20 	lds	r21, 0x2005	; 0x802005 <dacBuf_len+0x1>
     744:	44 ab       	std	Z+52, r20	; 0x34
     746:	55 ab       	std	Z+53, r21	; 0x35

	DMA.CH2.SRCADDR0 = (( (uint16_t) &dacBuf_CH1[0]) >> 0) & 0xFF; //Source address is dacbuf
     748:	4a e5       	ldi	r20, 0x5A	; 90
     74a:	52 e2       	ldi	r21, 0x22	; 34
     74c:	40 af       	std	Z+56, r20	; 0x38
	DMA.CH2.SRCADDR1 = (( (uint16_t) &dacBuf_CH1[0]) >> 8) & 0xFF;
     74e:	51 af       	std	Z+57, r21	; 0x39
	DMA.CH2.SRCADDR2 = 0x00;
     750:	12 ae       	std	Z+58, r1	; 0x3a
		
	DMA.CH2.DESTADDR0 = (( (uint16_t) &DACB.CH0DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     752:	29 e3       	ldi	r18, 0x39	; 57
     754:	24 af       	std	Z+60, r18	; 0x3c
	DMA.CH2.DESTADDR1 = (( (uint16_t) &DACB.CH0DATAH) >> 8) & 0xFF;
     756:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
	DMA.CH2.DESTADDR2 = 0x00;
     75a:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
		
	//Must enable last for REPCNT won't work!
	DMA.CH2.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     75e:	20 a9       	ldd	r18, Z+48	; 0x30
     760:	20 68       	ori	r18, 0x80	; 128
     762:	20 ab       	std	Z+48, r18	; 0x30

	
	DMA.CH3.REPCNT = 0; //Repeat forever!
     764:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
	DMA.CH3.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     768:	a0 e4       	ldi	r26, 0x40	; 64
     76a:	b1 e0       	ldi	r27, 0x01	; 1
     76c:	9c 93       	st	X, r25
	DMA.CH3.CTRLB = 0x00; //No interrupt for DacBuf!!
     76e:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
	DMA.CH3.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     772:	30 93 42 01 	sts	0x0142, r19	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
	DMA.CH3.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH1_gc;	//Triggered from TCC0 when it hits PER
     776:	c0 93 43 01 	sts	0x0143, r28	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
	DMA.CH3.TRFCNT = auxDacBufLen;
     77a:	20 91 02 20 	lds	r18, 0x2002	; 0x802002 <auxDacBufLen>
     77e:	30 91 03 20 	lds	r19, 0x2003	; 0x802003 <auxDacBufLen+0x1>
     782:	20 93 44 01 	sts	0x0144, r18	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     786:	30 93 45 01 	sts	0x0145, r19	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>

	DMA.CH3.SRCADDR0 = (( (uint16_t) &dacBuf_CH2[0]) >> 0) & 0xFF; //Source address is dacbuf
     78a:	2a e6       	ldi	r18, 0x6A	; 106
     78c:	34 e2       	ldi	r19, 0x24	; 36
     78e:	20 93 48 01 	sts	0x0148, r18	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
	DMA.CH3.SRCADDR1 = (( (uint16_t) &dacBuf_CH2[0]) >> 8) & 0xFF;
     792:	30 93 49 01 	sts	0x0149, r19	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
	DMA.CH3.SRCADDR2 = 0x00;
     796:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
	
	DMA.CH3.DESTADDR0 = (( (uint16_t) &DACB.CH1DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     79a:	2b e3       	ldi	r18, 0x3B	; 59
     79c:	20 93 4c 01 	sts	0x014C, r18	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
	DMA.CH3.DESTADDR1 = (( (uint16_t) &DACB.CH1DATAH) >> 8) & 0xFF;
     7a0:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
	DMA.CH3.DESTADDR2 = 0x00;
     7a4:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
	
	//Must enable last for REPCNT won't work!
	DMA.CH3.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     7a8:	2c 91       	ld	r18, X
     7aa:	20 68       	ori	r18, 0x80	; 128
     7ac:	2c 93       	st	X, r18
		
	DMA.CH0.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm; //Do not repeat!
     7ae:	54 e0       	ldi	r21, 0x04	; 4
     7b0:	50 8b       	std	Z+16, r21	; 0x10
	DMA.CH0.CTRLB = 0x03; //No interrupt!
     7b2:	81 8b       	std	Z+17, r24	; 0x11
	DMA.CH0.ADDRCTRL = DMA_CH_SRCRELOAD_BURST_gc | DMA_CH_SRCDIR_INC_gc | DMA_CH_DESTDIR_INC_gc;   //Source reloads after each burst, with byte incrementing.  Dest does not reload, but does increment address.
     7b4:	41 e9       	ldi	r20, 0x91	; 145
     7b6:	42 8b       	std	Z+18, r20	; 0x12
	DMA.CH0.TRIGSRC = DMA_CH_TRIGSRC_ADCA_CH0_gc;	//Triggered from ADCA channel 0
     7b8:	80 e1       	ldi	r24, 0x10	; 16
     7ba:	83 8b       	std	Z+19, r24	; 0x13
	DMA.CH0.TRFCNT = HALFPACKET_SIZE;
     7bc:	27 e7       	ldi	r18, 0x77	; 119
     7be:	31 e0       	ldi	r19, 0x01	; 1
     7c0:	24 8b       	std	Z+20, r18	; 0x14
     7c2:	35 8b       	std	Z+21, r19	; 0x15
		
	DMA.CH0.SRCADDR0 = (( (uint16_t) &ADCA.CH0.RESL) >> 0) & 0xFF; //Source address is ADC
     7c4:	90 8f       	std	Z+24, r25	; 0x18
	DMA.CH0.SRCADDR1 = (( (uint16_t) &ADCA.CH0.RESL) >> 8) & 0xFF;
     7c6:	c1 8f       	std	Z+25, r28	; 0x19
	DMA.CH0.SRCADDR2 = 0x00;
     7c8:	12 8e       	std	Z+26, r1	; 0x1a
		
	DMA.CH0.DESTADDR0 = (( (uint16_t) &isoBuf[0]) >> 0) & 0xFF;  //Dest address is isoBuf
     7ca:	8a e6       	ldi	r24, 0x6A	; 106
     7cc:	96 e2       	ldi	r25, 0x26	; 38
     7ce:	84 8f       	std	Z+28, r24	; 0x1c
	DMA.CH0.DESTADDR1 = (( (uint16_t) &isoBuf[0]) >> 8) & 0xFF;
     7d0:	95 8f       	std	Z+29, r25	; 0x1d
	DMA.CH0.DESTADDR2 = 0x00;
     7d2:	16 8e       	std	Z+30, r1	; 0x1e
		
	//Must enable last for REPCNT won't work!
	DMA.CH0.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     7d4:	80 89       	ldd	r24, Z+16	; 0x10
     7d6:	80 68       	ori	r24, 0x80	; 128
     7d8:	80 8b       	std	Z+16, r24	; 0x10
			
	DMA.CH1.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm; //Do not repeat!
     7da:	50 a3       	std	Z+32, r21	; 0x20
	DMA.CH1.CTRLB = 0x02; //No interrupt!
     7dc:	c1 a3       	std	Z+33, r28	; 0x21
	DMA.CH1.ADDRCTRL = DMA_CH_SRCRELOAD_BURST_gc | DMA_CH_SRCDIR_INC_gc | DMA_CH_DESTDIR_INC_gc;   //Source reloads after each burst, with byte incrementing.  Dest does not reload, but does increment address.
     7de:	42 a3       	std	Z+34, r20	; 0x22
	DMA.CH1.TRIGSRC = DMA_CH_TRIGSRC_ADCA_CH2_gc;	//Triggered from ADCA channel 0
     7e0:	82 e1       	ldi	r24, 0x12	; 18
     7e2:	83 a3       	std	Z+35, r24	; 0x23
	DMA.CH1.TRFCNT = HALFPACKET_SIZE;
     7e4:	24 a3       	std	Z+36, r18	; 0x24
     7e6:	35 a3       	std	Z+37, r19	; 0x25
		
	DMA.CH1.SRCADDR0 = (( (uint16_t) &ADCA.CH2.RESL) >> 0) & 0xFF; //Source address is ADC
     7e8:	84 e3       	ldi	r24, 0x34	; 52
     7ea:	80 a7       	std	Z+40, r24	; 0x28
	DMA.CH1.SRCADDR1 = (( (uint16_t) &ADCA.CH2.RESL) >> 8) & 0xFF;
     7ec:	c1 a7       	std	Z+41, r28	; 0x29
	DMA.CH1.SRCADDR2 = 0x00;
     7ee:	12 a6       	std	Z+42, r1	; 0x2a
		
	DMA.CH1.DESTADDR0 = (( (uint16_t) &isoBuf[HALFPACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
     7f0:	81 ee       	ldi	r24, 0xE1	; 225
     7f2:	97 e2       	ldi	r25, 0x27	; 39
     7f4:	84 a7       	std	Z+44, r24	; 0x2c
	DMA.CH1.DESTADDR1 = (( (uint16_t) &isoBuf[HALFPACKET_SIZE]) >> 8) & 0xFF;
     7f6:	95 a7       	std	Z+45, r25	; 0x2d
	DMA.CH1.DESTADDR2 = 0x00;
     7f8:	16 a6       	std	Z+46, r1	; 0x2e
		
	//Must enable last for REPCNT won't work!
	DMA.CH1.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!	
     7fa:	80 a1       	ldd	r24, Z+32	; 0x20
     7fc:	80 68       	ori	r24, 0x80	; 128
     7fe:	80 a3       	std	Z+32, r24	; 0x20
}
     800:	cf 91       	pop	r28
     802:	08 95       	ret

00000804 <tiny_dma_loop_mode_2>:

void tiny_dma_loop_mode_2(void){
     804:	08 95       	ret

00000806 <tiny_dma_set_mode_3>:
	return;
}



void tiny_dma_set_mode_3(void){
     806:	cf 93       	push	r28
	
	global_mode = 3;
     808:	c3 e0       	ldi	r28, 0x03	; 3
     80a:	c0 93 00 20 	sts	0x2000, r28	; 0x802000 <__data_start>
		
	tiny_dma_flush();	
     80e:	8a de       	rcall	.-748    	; 0x524 <tiny_dma_flush>
	
	//AUX channel (to keep it tx, therefore always rx)
	DMA.CH1.CTRLA = 0x00;
     810:	e0 e0       	ldi	r30, 0x00	; 0
     812:	f1 e0       	ldi	r31, 0x01	; 1
     814:	10 a2       	std	Z+32, r1	; 0x20
	DMA.CH1.CTRLA = DMA_CH_RESET_bm;
     816:	50 e4       	ldi	r21, 0x40	; 64
     818:	50 a3       	std	Z+32, r21	; 0x20
	
	DMA.CH1.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm; //Do not repeat!
     81a:	44 e0       	ldi	r20, 0x04	; 4
     81c:	40 a3       	std	Z+32, r20	; 0x20
	DMA.CH1.CTRLB = 0x00;  //No int
     81e:	11 a2       	std	Z+33, r1	; 0x21
	DMA.CH1.ADDRCTRL = DMA_CH_SRCDIR_FIXED_gc | DMA_CH_DESTDIR_FIXED_gc;   //Source and address fixed.
     820:	12 a2       	std	Z+34, r1	; 0x22
	DMA.CH1.TRIGSRC = DMA_CH_TRIGSRC_USARTC0_RXC_gc;
     822:	3b e4       	ldi	r19, 0x4B	; 75
     824:	33 a3       	std	Z+35, r19	; 0x23
	DMA.CH1.TRFCNT = 0;
     826:	14 a2       	std	Z+36, r1	; 0x24
     828:	15 a2       	std	Z+37, r1	; 0x25
	DMA.CH1.REPCNT = 0;
     82a:	16 a2       	std	Z+38, r1	; 0x26
	
	DMA.CH1.SRCADDR0 = (( (uint16_t) &dummy) >> 0) & 0xFF;
     82c:	81 e0       	ldi	r24, 0x01	; 1
     82e:	90 e2       	ldi	r25, 0x20	; 32
     830:	80 a7       	std	Z+40, r24	; 0x28
	DMA.CH1.SRCADDR1 = (( (uint16_t) &dummy) >> 8) & 0xFF;
     832:	91 a7       	std	Z+41, r25	; 0x29
	DMA.CH1.SRCADDR2 = 0x00;
     834:	12 a6       	std	Z+42, r1	; 0x2a
	
	DMA.CH1.DESTADDR0 = (( (uint16_t) &USARTC0.DATA) >> 0) & 0xFF;
     836:	20 ea       	ldi	r18, 0xA0	; 160
     838:	24 a7       	std	Z+44, r18	; 0x2c
	DMA.CH1.DESTADDR1 = (( (uint16_t) &USARTC0.DATA) >> 8) & 0xFF;
     83a:	98 e0       	ldi	r25, 0x08	; 8
     83c:	95 a7       	std	Z+45, r25	; 0x2d
	DMA.CH1.DESTADDR2 = 0x00;
     83e:	16 a6       	std	Z+46, r1	; 0x2e
	
	//Must enable last for REPCNT won't work!
	DMA.CH1.CTRLA |= DMA_CH_REPEAT_bm | DMA_CH_ENABLE_bm;  //Enable!
     840:	80 a1       	ldd	r24, Z+32	; 0x20
     842:	80 6a       	ori	r24, 0xA0	; 160
     844:	80 a3       	std	Z+32, r24	; 0x20
	
	USARTC0.DATA = 0x55;
     846:	85 e5       	ldi	r24, 0x55	; 85
     848:	80 93 a0 08 	sts	0x08A0, r24	; 0x8008a0 <__TEXT_REGION_LENGTH__+0x7008a0>
	
	DMA.CH2.REPCNT = 0; //Repeat forever!
     84c:	16 aa       	std	Z+54, r1	; 0x36
	DMA.CH2.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     84e:	74 e2       	ldi	r23, 0x24	; 36
     850:	70 ab       	std	Z+48, r23	; 0x30
	DMA.CH2.CTRLB = 0x00; //No interrupt for DacBuf!!
     852:	11 aa       	std	Z+49, r1	; 0x31
	DMA.CH2.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     854:	69 e5       	ldi	r22, 0x59	; 89
     856:	62 ab       	std	Z+50, r22	; 0x32
	DMA.CH2.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH1_gc;	//Triggered from TCC0 when it hits PER
     858:	82 e0       	ldi	r24, 0x02	; 2
     85a:	83 ab       	std	Z+51, r24	; 0x33
	DMA.CH2.TRFCNT = auxDacBufLen;
     85c:	a0 91 02 20 	lds	r26, 0x2002	; 0x802002 <auxDacBufLen>
     860:	b0 91 03 20 	lds	r27, 0x2003	; 0x802003 <auxDacBufLen+0x1>
     864:	a4 ab       	std	Z+52, r26	; 0x34
     866:	b5 ab       	std	Z+53, r27	; 0x35

	DMA.CH2.SRCADDR0 = (( (uint16_t) &dacBuf_CH2[0]) >> 0) & 0xFF; //Source address is dacbuf
     868:	aa e6       	ldi	r26, 0x6A	; 106
     86a:	b4 e2       	ldi	r27, 0x24	; 36
     86c:	a0 af       	std	Z+56, r26	; 0x38
	DMA.CH2.SRCADDR1 = (( (uint16_t) &dacBuf_CH2[0]) >> 8) & 0xFF;
     86e:	b1 af       	std	Z+57, r27	; 0x39
	DMA.CH2.SRCADDR2 = 0x00;
     870:	12 ae       	std	Z+58, r1	; 0x3a
	
	DMA.CH2.DESTADDR0 = (( (uint16_t) &DACB.CH1DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     872:	8b e3       	ldi	r24, 0x3B	; 59
     874:	84 af       	std	Z+60, r24	; 0x3c
	DMA.CH2.DESTADDR1 = (( (uint16_t) &DACB.CH1DATAH) >> 8) & 0xFF;
     876:	c0 93 3d 01 	sts	0x013D, r28	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
	DMA.CH2.DESTADDR2 = 0x00;
     87a:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
	
	//Must enable last for REPCNT won't work!
	DMA.CH2.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     87e:	80 a9       	ldd	r24, Z+48	; 0x30
     880:	80 68       	ori	r24, 0x80	; 128
     882:	80 ab       	std	Z+48, r24	; 0x30
	
	DMA.CH3.REPCNT = 0; //Repeat forever!
     884:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
	DMA.CH3.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     888:	a0 e4       	ldi	r26, 0x40	; 64
     88a:	b1 e0       	ldi	r27, 0x01	; 1
     88c:	7c 93       	st	X, r23
	DMA.CH3.CTRLB = 0x00; //Hi interrupt on block complete
     88e:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
	DMA.CH3.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     892:	60 93 42 01 	sts	0x0142, r22	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
	DMA.CH3.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH2_gc;	//Triggered from TCC0 when it hits PER
     896:	c0 93 43 01 	sts	0x0143, r28	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
	DMA.CH3.TRFCNT = dacBuf_len;
     89a:	60 91 04 20 	lds	r22, 0x2004	; 0x802004 <dacBuf_len>
     89e:	70 91 05 20 	lds	r23, 0x2005	; 0x802005 <dacBuf_len+0x1>
     8a2:	60 93 44 01 	sts	0x0144, r22	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     8a6:	70 93 45 01 	sts	0x0145, r23	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>

	DMA.CH3.SRCADDR0 = (( (uint16_t) &dacBuf_CH1[0]) >> 0) & 0xFF; //Source address is dacbuf
     8aa:	6a e5       	ldi	r22, 0x5A	; 90
     8ac:	72 e2       	ldi	r23, 0x22	; 34
     8ae:	60 93 48 01 	sts	0x0148, r22	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
	DMA.CH3.SRCADDR1 = (( (uint16_t) &dacBuf_CH1[0]) >> 8) & 0xFF;
     8b2:	70 93 49 01 	sts	0x0149, r23	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
	DMA.CH3.SRCADDR2 = 0x00;
     8b6:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
	
	DMA.CH3.DESTADDR0 = (( (uint16_t) &DACB.CH0DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     8ba:	89 e3       	ldi	r24, 0x39	; 57
     8bc:	80 93 4c 01 	sts	0x014C, r24	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
	DMA.CH3.DESTADDR1 = (( (uint16_t) &DACB.CH0DATAH) >> 8) & 0xFF;
     8c0:	c0 93 4d 01 	sts	0x014D, r28	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
	DMA.CH3.DESTADDR2 = 0x00;
     8c4:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
	
	//Must enable last for REPCNT won't work!
	DMA.CH3.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     8c8:	8c 91       	ld	r24, X
     8ca:	80 68       	ori	r24, 0x80	; 128
     8cc:	8c 93       	st	X, r24
	
	//Actual data being transferred
	DMA.CH0.CTRLA = 0x00;
     8ce:	10 8a       	std	Z+16, r1	; 0x10
	DMA.CH0.CTRLA = DMA_CH_RESET_bm;
     8d0:	50 8b       	std	Z+16, r21	; 0x10
		
	DMA.CH0.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm; //Do not repeat!
     8d2:	40 8b       	std	Z+16, r20	; 0x10
	DMA.CH0.CTRLB = 0x03; //Hi interrupt
     8d4:	c1 8b       	std	Z+17, r28	; 0x11
	DMA.CH0.ADDRCTRL = DMA_CH_SRCRELOAD_BURST_gc | DMA_CH_SRCDIR_INC_gc | DMA_CH_DESTDIR_INC_gc;   //Source reloads after each burst, with byte incrementing.  Dest does not reload, but does increment address.
     8d6:	81 e9       	ldi	r24, 0x91	; 145
     8d8:	82 8b       	std	Z+18, r24	; 0x12
	DMA.CH0.TRIGSRC = DMA_CH_TRIGSRC_USARTC0_RXC_gc;
     8da:	33 8b       	std	Z+19, r19	; 0x13
	DMA.CH0.TRFCNT = HALFPACKET_SIZE;
     8dc:	47 e7       	ldi	r20, 0x77	; 119
     8de:	51 e0       	ldi	r21, 0x01	; 1
     8e0:	44 8b       	std	Z+20, r20	; 0x14
     8e2:	55 8b       	std	Z+21, r21	; 0x15
		
	DMA.CH0.SRCADDR0 = (( (uint16_t) &USARTC0.DATA) >> 0) & 0xFF; //Source address is ADC
     8e4:	20 8f       	std	Z+24, r18	; 0x18
	DMA.CH0.SRCADDR1 = (( (uint16_t) &USARTC0.DATA) >> 8) & 0xFF;
     8e6:	91 8f       	std	Z+25, r25	; 0x19
	DMA.CH0.SRCADDR2 = 0x00;
     8e8:	12 8e       	std	Z+26, r1	; 0x1a
		
	DMA.CH0.DESTADDR0 = (( (uint16_t) &isoBuf[0]) >> 0) & 0xFF;  //Dest address is isoBuf
     8ea:	8a e6       	ldi	r24, 0x6A	; 106
     8ec:	96 e2       	ldi	r25, 0x26	; 38
     8ee:	84 8f       	std	Z+28, r24	; 0x1c
	DMA.CH0.DESTADDR1 = (( (uint16_t) &isoBuf[0]) >> 8) & 0xFF;
     8f0:	95 8f       	std	Z+29, r25	; 0x1d
	DMA.CH0.DESTADDR2 = 0x00;
     8f2:	16 8e       	std	Z+30, r1	; 0x1e
		
	//Must enable last for REPCNT won't work!
	DMA.CH0.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     8f4:	80 89       	ldd	r24, Z+16	; 0x10
     8f6:	80 68       	ori	r24, 0x80	; 128
     8f8:	80 8b       	std	Z+16, r24	; 0x10


}
     8fa:	cf 91       	pop	r28
     8fc:	08 95       	ret

000008fe <tiny_dma_loop_mode_3>:

void tiny_dma_loop_mode_3(void){
     8fe:	08 95       	ret

00000900 <tiny_dma_set_mode_4>:
	return;
}

void tiny_dma_set_mode_4(void){
     900:	cf 93       	push	r28
	
	global_mode = 4;
     902:	c4 e0       	ldi	r28, 0x04	; 4
     904:	c0 93 00 20 	sts	0x2000, r28	; 0x802000 <__data_start>
	
	tiny_dma_flush();
     908:	0d de       	rcall	.-998    	; 0x524 <tiny_dma_flush>
	
	//AUX channel (to keep it tx, therefore always rx)
	DMA.CH1.CTRLA = 0x00;
     90a:	e0 e0       	ldi	r30, 0x00	; 0
     90c:	f1 e0       	ldi	r31, 0x01	; 1
     90e:	10 a2       	std	Z+32, r1	; 0x20
	DMA.CH1.CTRLA = DMA_CH_RESET_bm;
     910:	20 e4       	ldi	r18, 0x40	; 64
     912:	20 a3       	std	Z+32, r18	; 0x20
	
	DMA.CH1.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm; //Do not repeat!
     914:	c0 a3       	std	Z+32, r28	; 0x20
	DMA.CH1.CTRLB = 0x00;  //No int
     916:	11 a2       	std	Z+33, r1	; 0x21
	DMA.CH1.ADDRCTRL = DMA_CH_SRCDIR_FIXED_gc | DMA_CH_DESTDIR_FIXED_gc;   //Source and address fixed.
     918:	12 a2       	std	Z+34, r1	; 0x22
	DMA.CH1.TRIGSRC = DMA_CH_TRIGSRC_USARTC0_RXC_gc;
     91a:	4b e4       	ldi	r20, 0x4B	; 75
     91c:	43 a3       	std	Z+35, r20	; 0x23
	DMA.CH1.TRFCNT = 0;
     91e:	14 a2       	std	Z+36, r1	; 0x24
     920:	15 a2       	std	Z+37, r1	; 0x25
	DMA.CH1.REPCNT = 0;
     922:	16 a2       	std	Z+38, r1	; 0x26
	
	DMA.CH1.SRCADDR0 = (( (uint16_t) &dummy) >> 0) & 0xFF;
     924:	81 e0       	ldi	r24, 0x01	; 1
     926:	90 e2       	ldi	r25, 0x20	; 32
     928:	80 a7       	std	Z+40, r24	; 0x28
	DMA.CH1.SRCADDR1 = (( (uint16_t) &dummy) >> 8) & 0xFF;
     92a:	91 a7       	std	Z+41, r25	; 0x29
	DMA.CH1.SRCADDR2 = 0x00;
     92c:	12 a6       	std	Z+42, r1	; 0x2a
	
	DMA.CH1.DESTADDR0 = (( (uint16_t) &USARTC0.DATA) >> 0) & 0xFF;
     92e:	70 ea       	ldi	r23, 0xA0	; 160
     930:	74 a7       	std	Z+44, r23	; 0x2c
	DMA.CH1.DESTADDR1 = (( (uint16_t) &USARTC0.DATA) >> 8) & 0xFF;
     932:	88 e0       	ldi	r24, 0x08	; 8
     934:	85 a7       	std	Z+45, r24	; 0x2d
	DMA.CH1.DESTADDR2 = 0x00;
     936:	16 a6       	std	Z+46, r1	; 0x2e
	
	//Must enable last for REPCNT won't work!
	DMA.CH1.CTRLA |= DMA_CH_REPEAT_bm | DMA_CH_ENABLE_bm;  //Enable!
     938:	90 a1       	ldd	r25, Z+32	; 0x20
     93a:	90 6a       	ori	r25, 0xA0	; 160
     93c:	90 a3       	std	Z+32, r25	; 0x20
		
	DMA.CH2.REPCNT = 0; //Repeat forever!
     93e:	16 aa       	std	Z+54, r1	; 0x36
	DMA.CH2.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     940:	94 e2       	ldi	r25, 0x24	; 36
     942:	90 ab       	std	Z+48, r25	; 0x30
	DMA.CH2.CTRLB = 0x00; //No interrupt for DacBuf!!
     944:	11 aa       	std	Z+49, r1	; 0x31
	DMA.CH2.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     946:	99 e5       	ldi	r25, 0x59	; 89
     948:	92 ab       	std	Z+50, r25	; 0x32
	DMA.CH2.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH1_gc;	//Triggered from TCC0 when it hits PER
     94a:	92 e0       	ldi	r25, 0x02	; 2
     94c:	93 ab       	std	Z+51, r25	; 0x33
	DMA.CH2.TRFCNT = auxDacBufLen;
     94e:	a0 91 02 20 	lds	r26, 0x2002	; 0x802002 <auxDacBufLen>
     952:	b0 91 03 20 	lds	r27, 0x2003	; 0x802003 <auxDacBufLen+0x1>
     956:	a4 ab       	std	Z+52, r26	; 0x34
     958:	b5 ab       	std	Z+53, r27	; 0x35

	DMA.CH2.SRCADDR0 = (( (uint16_t) &dacBuf_CH2[0]) >> 0) & 0xFF; //Source address is dacbuf
     95a:	aa e6       	ldi	r26, 0x6A	; 106
     95c:	b4 e2       	ldi	r27, 0x24	; 36
     95e:	a0 af       	std	Z+56, r26	; 0x38
	DMA.CH2.SRCADDR1 = (( (uint16_t) &dacBuf_CH2[0]) >> 8) & 0xFF;
     960:	b1 af       	std	Z+57, r27	; 0x39
	DMA.CH2.SRCADDR2 = 0x00;
     962:	12 ae       	std	Z+58, r1	; 0x3a
	
	DMA.CH2.DESTADDR0 = (( (uint16_t) &DACB.CH1DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     964:	9b e3       	ldi	r25, 0x3B	; 59
     966:	94 af       	std	Z+60, r25	; 0x3c
	DMA.CH2.DESTADDR1 = (( (uint16_t) &DACB.CH1DATAH) >> 8) & 0xFF;
     968:	93 e0       	ldi	r25, 0x03	; 3
     96a:	90 93 3d 01 	sts	0x013D, r25	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
	DMA.CH2.DESTADDR2 = 0x00;
     96e:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
	
	//Must enable last for REPCNT won't work!
	DMA.CH2.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     972:	30 a9       	ldd	r19, Z+48	; 0x30
     974:	30 68       	ori	r19, 0x80	; 128
     976:	30 ab       	std	Z+48, r19	; 0x30
	
	//Actual data being transferred
	DMA.CH0.CTRLA = 0x00;
     978:	10 8a       	std	Z+16, r1	; 0x10
	DMA.CH0.CTRLA = DMA_CH_RESET_bm;
     97a:	20 8b       	std	Z+16, r18	; 0x10
		
	DMA.CH0.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm; //Do not repeat!
     97c:	c0 8b       	std	Z+16, r28	; 0x10
	DMA.CH0.CTRLB = 0x03; //No interrupt
     97e:	91 8b       	std	Z+17, r25	; 0x11
	DMA.CH0.ADDRCTRL = DMA_CH_SRCRELOAD_BURST_gc | DMA_CH_SRCDIR_INC_gc | DMA_CH_DESTDIR_INC_gc;   //Source reloads after each burst, with byte incrementing.  Dest does not reload, but does increment address.
     980:	61 e9       	ldi	r22, 0x91	; 145
     982:	62 8b       	std	Z+18, r22	; 0x12
	DMA.CH0.TRIGSRC = DMA_CH_TRIGSRC_USARTC0_RXC_gc;
     984:	43 8b       	std	Z+19, r20	; 0x13
	DMA.CH0.TRFCNT = HALFPACKET_SIZE;
     986:	47 e7       	ldi	r20, 0x77	; 119
     988:	51 e0       	ldi	r21, 0x01	; 1
     98a:	44 8b       	std	Z+20, r20	; 0x14
     98c:	55 8b       	std	Z+21, r21	; 0x15
		
	DMA.CH0.SRCADDR0 = (( (uint16_t) &USARTC0.DATA) >> 0) & 0xFF; //Source address is ADC
     98e:	70 8f       	std	Z+24, r23	; 0x18
	DMA.CH0.SRCADDR1 = (( (uint16_t) &USARTC0.DATA) >> 8) & 0xFF;
     990:	81 8f       	std	Z+25, r24	; 0x19
	DMA.CH0.SRCADDR2 = 0x00;
     992:	12 8e       	std	Z+26, r1	; 0x1a
		
	DMA.CH0.DESTADDR0 = (( (uint16_t) &isoBuf[0]) >> 0) & 0xFF;  //Dest address is isoBuf
     994:	aa e6       	ldi	r26, 0x6A	; 106
     996:	b6 e2       	ldi	r27, 0x26	; 38
     998:	a4 8f       	std	Z+28, r26	; 0x1c
	DMA.CH0.DESTADDR1 = (( (uint16_t) &isoBuf[0]) >> 8) & 0xFF;
     99a:	b5 8f       	std	Z+29, r27	; 0x1d
	DMA.CH0.DESTADDR2 = 0x00;
     99c:	16 8e       	std	Z+30, r1	; 0x1e
		
	//Must enable last for REPCNT won't work!
	DMA.CH0.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     99e:	30 89       	ldd	r19, Z+16	; 0x10
     9a0:	30 68       	ori	r19, 0x80	; 128
     9a2:	30 8b       	std	Z+16, r19	; 0x10
		
	//Actual data being transferred
	DMA.CH3.CTRLA = 0x00;
     9a4:	e0 e4       	ldi	r30, 0x40	; 64
     9a6:	f1 e0       	ldi	r31, 0x01	; 1
     9a8:	10 82       	st	Z, r1
	DMA.CH3.CTRLA = DMA_CH_RESET_bm;
     9aa:	20 83       	st	Z, r18
		
	DMA.CH3.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm; //Do not repeat!
     9ac:	c0 83       	st	Z, r28
	DMA.CH3.CTRLB = 0x03; //No interrupt
     9ae:	90 93 41 01 	sts	0x0141, r25	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
	DMA.CH3.ADDRCTRL = DMA_CH_SRCRELOAD_BURST_gc | DMA_CH_SRCDIR_INC_gc | DMA_CH_DESTDIR_INC_gc;   //Source reloads after each burst, with byte incrementing.  Dest does not reload, but does increment address.
     9b2:	60 93 42 01 	sts	0x0142, r22	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
	DMA.CH3.TRIGSRC = DMA_CH_TRIGSRC_SPIC_gc;
     9b6:	9a e4       	ldi	r25, 0x4A	; 74
     9b8:	90 93 43 01 	sts	0x0143, r25	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
	DMA.CH3.TRFCNT = HALFPACKET_SIZE;
     9bc:	40 93 44 01 	sts	0x0144, r20	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     9c0:	50 93 45 01 	sts	0x0145, r21	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>
		
	DMA.CH3.SRCADDR0 = (( (uint16_t) &SPIC.DATA) >> 0) & 0xFF; //Source address is ADC
     9c4:	93 ec       	ldi	r25, 0xC3	; 195
     9c6:	90 93 48 01 	sts	0x0148, r25	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
	DMA.CH3.SRCADDR1 = (( (uint16_t) &SPIC.DATA) >> 8) & 0xFF;
     9ca:	80 93 49 01 	sts	0x0149, r24	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
	DMA.CH3.SRCADDR2 = 0x00;
     9ce:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
		
	DMA.CH3.DESTADDR0 = (( (uint16_t) &isoBuf[HALFPACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
     9d2:	81 ee       	ldi	r24, 0xE1	; 225
     9d4:	97 e2       	ldi	r25, 0x27	; 39
     9d6:	80 93 4c 01 	sts	0x014C, r24	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
	DMA.CH3.DESTADDR1 = (( (uint16_t) &isoBuf[HALFPACKET_SIZE]) >> 8) & 0xFF;
     9da:	90 93 4d 01 	sts	0x014D, r25	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
	DMA.CH3.DESTADDR2 = 0x00;
     9de:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
		
	//Must enable last for REPCNT won't work!
	DMA.CH3.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     9e2:	80 81       	ld	r24, Z
     9e4:	80 68       	ori	r24, 0x80	; 128
     9e6:	80 83       	st	Z, r24
}
     9e8:	cf 91       	pop	r28
     9ea:	08 95       	ret

000009ec <tiny_dma_loop_mode_4>:

void tiny_dma_loop_mode_4(void){
     9ec:	08 95       	ret

000009ee <tiny_dma_set_mode_5>:
	return;
}	
	
void tiny_dma_set_mode_5(void){
	global_mode = 5;
     9ee:	85 e0       	ldi	r24, 0x05	; 5
     9f0:	80 93 00 20 	sts	0x2000, r24	; 0x802000 <__data_start>
		
	tiny_dma_flush();
     9f4:	97 dd       	rcall	.-1234   	; 0x524 <tiny_dma_flush>
	
	DMA.CH2.REPCNT = 0; //Repeat forever!
     9f6:	e0 e0       	ldi	r30, 0x00	; 0
     9f8:	f1 e0       	ldi	r31, 0x01	; 1
     9fa:	16 aa       	std	Z+54, r1	; 0x36
	DMA.CH2.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     9fc:	34 e2       	ldi	r19, 0x24	; 36
     9fe:	30 ab       	std	Z+48, r19	; 0x30
	DMA.CH2.CTRLB = 0x00; //Hi interrupt on block complete
     a00:	11 aa       	std	Z+49, r1	; 0x31
	DMA.CH2.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     a02:	29 e5       	ldi	r18, 0x59	; 89
     a04:	22 ab       	std	Z+50, r18	; 0x32
	DMA.CH2.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH2_gc;	//Triggered from TCC0 when it hits PER
     a06:	83 e0       	ldi	r24, 0x03	; 3
     a08:	83 ab       	std	Z+51, r24	; 0x33
	DMA.CH2.TRFCNT = dacBuf_len;
     a0a:	40 91 04 20 	lds	r20, 0x2004	; 0x802004 <dacBuf_len>
     a0e:	50 91 05 20 	lds	r21, 0x2005	; 0x802005 <dacBuf_len+0x1>
     a12:	44 ab       	std	Z+52, r20	; 0x34
     a14:	55 ab       	std	Z+53, r21	; 0x35

	DMA.CH2.SRCADDR0 = (( (uint16_t) &dacBuf_CH1[0]) >> 0) & 0xFF; //Source address is dacbuf
     a16:	4a e5       	ldi	r20, 0x5A	; 90
     a18:	52 e2       	ldi	r21, 0x22	; 34
     a1a:	40 af       	std	Z+56, r20	; 0x38
	DMA.CH2.SRCADDR1 = (( (uint16_t) &dacBuf_CH1[0]) >> 8) & 0xFF;
     a1c:	51 af       	std	Z+57, r21	; 0x39
	DMA.CH2.SRCADDR2 = 0x00;
     a1e:	12 ae       	std	Z+58, r1	; 0x3a
	
	DMA.CH2.DESTADDR0 = (( (uint16_t) &DACB.CH0DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     a20:	99 e3       	ldi	r25, 0x39	; 57
     a22:	94 af       	std	Z+60, r25	; 0x3c
	DMA.CH2.DESTADDR1 = (( (uint16_t) &DACB.CH0DATAH) >> 8) & 0xFF;
     a24:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
	DMA.CH2.DESTADDR2 = 0x00;
     a28:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
	
	//Must enable last for REPCNT won't work!
	DMA.CH2.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     a2c:	90 a9       	ldd	r25, Z+48	; 0x30
     a2e:	90 68       	ori	r25, 0x80	; 128
     a30:	90 ab       	std	Z+48, r25	; 0x30
		
	DMA.CH3.REPCNT = 0; //Repeat forever!
     a32:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
	DMA.CH3.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     a36:	e0 e4       	ldi	r30, 0x40	; 64
     a38:	f1 e0       	ldi	r31, 0x01	; 1
     a3a:	30 83       	st	Z, r19
	DMA.CH3.CTRLB = 0x00; //No interrupt for DacBuf!!
     a3c:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
	DMA.CH3.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     a40:	20 93 42 01 	sts	0x0142, r18	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
	DMA.CH3.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH2_gc;	//Triggered from TCC0 when it hits PER
     a44:	80 93 43 01 	sts	0x0143, r24	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
	DMA.CH3.TRFCNT = dacBuf_len;
     a48:	20 91 04 20 	lds	r18, 0x2004	; 0x802004 <dacBuf_len>
     a4c:	30 91 05 20 	lds	r19, 0x2005	; 0x802005 <dacBuf_len+0x1>
     a50:	20 93 44 01 	sts	0x0144, r18	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     a54:	30 93 45 01 	sts	0x0145, r19	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>

	DMA.CH3.SRCADDR0 = (( (uint16_t) &dacBuf_CH2[0]) >> 0) & 0xFF; //Source address is dacbuf
     a58:	2a e6       	ldi	r18, 0x6A	; 106
     a5a:	34 e2       	ldi	r19, 0x24	; 36
     a5c:	20 93 48 01 	sts	0x0148, r18	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
	DMA.CH3.SRCADDR1 = (( (uint16_t) &dacBuf_CH2[0]) >> 8) & 0xFF;
     a60:	30 93 49 01 	sts	0x0149, r19	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
	DMA.CH3.SRCADDR2 = 0x00;
     a64:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
		
	DMA.CH3.DESTADDR0 = (( (uint16_t) &DACB.CH1DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     a68:	9b e3       	ldi	r25, 0x3B	; 59
     a6a:	90 93 4c 01 	sts	0x014C, r25	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
	DMA.CH3.DESTADDR1 = (( (uint16_t) &DACB.CH1DATAH) >> 8) & 0xFF;
     a6e:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
	DMA.CH3.DESTADDR2 = 0x00;
     a72:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
		
	//Must enable last for REPCNT won't work!
	DMA.CH3.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     a76:	80 81       	ld	r24, Z
     a78:	80 68       	ori	r24, 0x80	; 128
     a7a:	80 83       	st	Z, r24
     a7c:	08 95       	ret

00000a7e <tiny_dma_set_mode_6>:
}

void tiny_dma_set_mode_6(void){
	
	global_mode = 6;
     a7e:	86 e0       	ldi	r24, 0x06	; 6
     a80:	80 93 00 20 	sts	0x2000, r24	; 0x802000 <__data_start>
	
	tiny_dma_flush();
     a84:	4f dd       	rcall	.-1378   	; 0x524 <tiny_dma_flush>
	
	DMA.CH2.REPCNT = 0; //Repeat forever!
     a86:	e0 e0       	ldi	r30, 0x00	; 0
     a88:	f1 e0       	ldi	r31, 0x01	; 1
     a8a:	16 aa       	std	Z+54, r1	; 0x36
	DMA.CH2.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     a8c:	94 e2       	ldi	r25, 0x24	; 36
     a8e:	90 ab       	std	Z+48, r25	; 0x30
	DMA.CH2.CTRLB = 0x00; //Hi interrupt on block complete
     a90:	11 aa       	std	Z+49, r1	; 0x31
	DMA.CH2.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     a92:	39 e5       	ldi	r19, 0x59	; 89
     a94:	32 ab       	std	Z+50, r19	; 0x32
	DMA.CH2.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH2_gc;	//Triggered from TCC0 when it hits PER
     a96:	83 e0       	ldi	r24, 0x03	; 3
     a98:	83 ab       	std	Z+51, r24	; 0x33
	DMA.CH2.TRFCNT = dacBuf_len;
     a9a:	40 91 04 20 	lds	r20, 0x2004	; 0x802004 <dacBuf_len>
     a9e:	50 91 05 20 	lds	r21, 0x2005	; 0x802005 <dacBuf_len+0x1>
     aa2:	44 ab       	std	Z+52, r20	; 0x34
     aa4:	55 ab       	std	Z+53, r21	; 0x35

	DMA.CH2.SRCADDR0 = (( (uint16_t) &dacBuf_CH1[0]) >> 0) & 0xFF; //Source address is dacbuf
     aa6:	4a e5       	ldi	r20, 0x5A	; 90
     aa8:	52 e2       	ldi	r21, 0x22	; 34
     aaa:	40 af       	std	Z+56, r20	; 0x38
	DMA.CH2.SRCADDR1 = (( (uint16_t) &dacBuf_CH1[0]) >> 8) & 0xFF;
     aac:	51 af       	std	Z+57, r21	; 0x39
	DMA.CH2.SRCADDR2 = 0x00;
     aae:	12 ae       	std	Z+58, r1	; 0x3a
	
	DMA.CH2.DESTADDR0 = (( (uint16_t) &DACB.CH0DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     ab0:	29 e3       	ldi	r18, 0x39	; 57
     ab2:	24 af       	std	Z+60, r18	; 0x3c
	DMA.CH2.DESTADDR1 = (( (uint16_t) &DACB.CH0DATAH) >> 8) & 0xFF;
     ab4:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
	DMA.CH2.DESTADDR2 = 0x00;
     ab8:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
	
	//Must enable last for REPCNT won't work!
	DMA.CH2.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     abc:	20 a9       	ldd	r18, Z+48	; 0x30
     abe:	20 68       	ori	r18, 0x80	; 128
     ac0:	20 ab       	std	Z+48, r18	; 0x30
	
	DMA.CH3.REPCNT = 0; //Repeat forever!
     ac2:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
	DMA.CH3.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     ac6:	a0 e4       	ldi	r26, 0x40	; 64
     ac8:	b1 e0       	ldi	r27, 0x01	; 1
     aca:	9c 93       	st	X, r25
	DMA.CH3.CTRLB = 0x00; //No interrupt for DacBuf!!
     acc:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
	DMA.CH3.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     ad0:	30 93 42 01 	sts	0x0142, r19	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
	DMA.CH3.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH1_gc;	//Triggered from TCC0 when it hits PER
     ad4:	32 e0       	ldi	r19, 0x02	; 2
     ad6:	30 93 43 01 	sts	0x0143, r19	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
	DMA.CH3.TRFCNT = auxDacBufLen;
     ada:	40 91 02 20 	lds	r20, 0x2002	; 0x802002 <auxDacBufLen>
     ade:	50 91 03 20 	lds	r21, 0x2003	; 0x802003 <auxDacBufLen+0x1>
     ae2:	40 93 44 01 	sts	0x0144, r20	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     ae6:	50 93 45 01 	sts	0x0145, r21	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>

	DMA.CH3.SRCADDR0 = (( (uint16_t) &dacBuf_CH2[0]) >> 0) & 0xFF; //Source address is dacbuf
     aea:	4a e6       	ldi	r20, 0x6A	; 106
     aec:	54 e2       	ldi	r21, 0x24	; 36
     aee:	40 93 48 01 	sts	0x0148, r20	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
	DMA.CH3.SRCADDR1 = (( (uint16_t) &dacBuf_CH2[0]) >> 8) & 0xFF;
     af2:	50 93 49 01 	sts	0x0149, r21	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
	DMA.CH3.SRCADDR2 = 0x00;
     af6:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
	
	DMA.CH3.DESTADDR0 = (( (uint16_t) &DACB.CH1DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     afa:	2b e3       	ldi	r18, 0x3B	; 59
     afc:	20 93 4c 01 	sts	0x014C, r18	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
	DMA.CH3.DESTADDR1 = (( (uint16_t) &DACB.CH1DATAH) >> 8) & 0xFF;
     b00:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
	DMA.CH3.DESTADDR2 = 0x00;
     b04:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
	
	//Must enable last for REPCNT won't work!
	DMA.CH3.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     b08:	2c 91       	ld	r18, X
     b0a:	20 68       	ori	r18, 0x80	; 128
     b0c:	2c 93       	st	X, r18
	
	DMA.CH0.CTRLA = 0x00;
     b0e:	10 8a       	std	Z+16, r1	; 0x10
	DMA.CH0.CTRLA = DMA_CH_RESET_bm;
     b10:	20 e4       	ldi	r18, 0x40	; 64
     b12:	20 8b       	std	Z+16, r18	; 0x10
		
	DMA.CH0.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm; //Do not repeat!
     b14:	24 e0       	ldi	r18, 0x04	; 4
     b16:	20 8b       	std	Z+16, r18	; 0x10
	DMA.CH0.CTRLB = 0x03; //Hi interrupt!
     b18:	81 8b       	std	Z+17, r24	; 0x11
	DMA.CH0.ADDRCTRL = DMA_CH_SRCRELOAD_BURST_gc | DMA_CH_SRCDIR_INC_gc | DMA_CH_DESTDIR_INC_gc;   //Source reloads after each burst, with byte incrementing.  Dest does not reload, but does increment address.
     b1a:	81 e9       	ldi	r24, 0x91	; 145
     b1c:	82 8b       	std	Z+18, r24	; 0x12
	DMA.CH0.TRIGSRC = DMA_CH_TRIGSRC_ADCA_CH0_gc;	//Triggered from ADCA channel 0
     b1e:	80 e1       	ldi	r24, 0x10	; 16
     b20:	83 8b       	std	Z+19, r24	; 0x13
	DMA.CH0.TRFCNT = PACKET_SIZE;
     b22:	4e ee       	ldi	r20, 0xEE	; 238
     b24:	52 e0       	ldi	r21, 0x02	; 2
     b26:	44 8b       	std	Z+20, r20	; 0x14
     b28:	55 8b       	std	Z+21, r21	; 0x15
		
	DMA.CH0.SRCADDR0 = (( (uint16_t) &ADCA.CH0.RESL) >> 0) & 0xFF; //Source address is ADC
     b2a:	90 8f       	std	Z+24, r25	; 0x18
	DMA.CH0.SRCADDR1 = (( (uint16_t) &ADCA.CH0.RESL) >> 8) & 0xFF;
     b2c:	31 8f       	std	Z+25, r19	; 0x19
	DMA.CH0.SRCADDR2 = 0x00;
     b2e:	12 8e       	std	Z+26, r1	; 0x1a
		
	DMA.CH0.DESTADDR0 = (( (uint16_t) &isoBuf[0]) >> 0) & 0xFF;  //Dest address is isoBuf
     b30:	8a e6       	ldi	r24, 0x6A	; 106
     b32:	96 e2       	ldi	r25, 0x26	; 38
     b34:	84 8f       	std	Z+28, r24	; 0x1c
	DMA.CH0.DESTADDR1 = (( (uint16_t) &isoBuf[0]) >> 8) & 0xFF;
     b36:	95 8f       	std	Z+29, r25	; 0x1d
	DMA.CH0.DESTADDR2 = 0x00;
     b38:	16 8e       	std	Z+30, r1	; 0x1e
		
	//Must enable last for REPCNT won't work!
	DMA.CH0.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     b3a:	80 89       	ldd	r24, Z+16	; 0x10
     b3c:	80 68       	ori	r24, 0x80	; 128
     b3e:	80 8b       	std	Z+16, r24	; 0x10
     b40:	08 95       	ret

00000b42 <tiny_dma_loop_mode_6>:
	
}

void tiny_dma_loop_mode_6(void){
     b42:	08 95       	ret

00000b44 <tiny_dma_set_mode_7>:
	return;
}

void tiny_dma_set_mode_7(void){
		
		global_mode = 7;
     b44:	87 e0       	ldi	r24, 0x07	; 7
     b46:	80 93 00 20 	sts	0x2000, r24	; 0x802000 <__data_start>
		
		tiny_dma_flush();
     b4a:	ec dc       	rcall	.-1576   	; 0x524 <tiny_dma_flush>
		
		DMA.CH2.REPCNT = 0; //Repeat forever!
     b4c:	e0 e0       	ldi	r30, 0x00	; 0
     b4e:	f1 e0       	ldi	r31, 0x01	; 1
     b50:	16 aa       	std	Z+54, r1	; 0x36
		DMA.CH2.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     b52:	34 e2       	ldi	r19, 0x24	; 36
     b54:	30 ab       	std	Z+48, r19	; 0x30
		DMA.CH2.CTRLB = 0x00; //Hi interrupt on block complete
     b56:	11 aa       	std	Z+49, r1	; 0x31
		DMA.CH2.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     b58:	29 e5       	ldi	r18, 0x59	; 89
     b5a:	22 ab       	std	Z+50, r18	; 0x32
		DMA.CH2.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH2_gc;	//Triggered from TCC0 when it hits PER
     b5c:	83 e0       	ldi	r24, 0x03	; 3
     b5e:	83 ab       	std	Z+51, r24	; 0x33
		DMA.CH2.TRFCNT = dacBuf_len;
     b60:	40 91 04 20 	lds	r20, 0x2004	; 0x802004 <dacBuf_len>
     b64:	50 91 05 20 	lds	r21, 0x2005	; 0x802005 <dacBuf_len+0x1>
     b68:	44 ab       	std	Z+52, r20	; 0x34
     b6a:	55 ab       	std	Z+53, r21	; 0x35

		DMA.CH2.SRCADDR0 = (( (uint16_t) &dacBuf_CH1[0]) >> 0) & 0xFF; //Source address is dacbuf
     b6c:	4a e5       	ldi	r20, 0x5A	; 90
     b6e:	52 e2       	ldi	r21, 0x22	; 34
     b70:	40 af       	std	Z+56, r20	; 0x38
		DMA.CH2.SRCADDR1 = (( (uint16_t) &dacBuf_CH1[0]) >> 8) & 0xFF;
     b72:	51 af       	std	Z+57, r21	; 0x39
		DMA.CH2.SRCADDR2 = 0x00;
     b74:	12 ae       	std	Z+58, r1	; 0x3a
			
		DMA.CH2.DESTADDR0 = (( (uint16_t) &DACB.CH0DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     b76:	99 e3       	ldi	r25, 0x39	; 57
     b78:	94 af       	std	Z+60, r25	; 0x3c
		DMA.CH2.DESTADDR1 = (( (uint16_t) &DACB.CH0DATAH) >> 8) & 0xFF;
     b7a:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <__TEXT_REGION_LENGTH__+0x70013d>
		DMA.CH2.DESTADDR2 = 0x00;
     b7e:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <__TEXT_REGION_LENGTH__+0x70013e>
			
		//Must enable last for REPCNT won't work!
		DMA.CH2.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     b82:	90 a9       	ldd	r25, Z+48	; 0x30
     b84:	90 68       	ori	r25, 0x80	; 128
     b86:	90 ab       	std	Z+48, r25	; 0x30
		
		DMA.CH3.REPCNT = 0; //Repeat forever!
     b88:	10 92 46 01 	sts	0x0146, r1	; 0x800146 <__TEXT_REGION_LENGTH__+0x700146>
		DMA.CH3.CTRLA = DMA_CH_BURSTLEN_1BYTE_gc | DMA_CH_SINGLE_bm | DMA_CH_REPEAT_bm;
     b8c:	e0 e4       	ldi	r30, 0x40	; 64
     b8e:	f1 e0       	ldi	r31, 0x01	; 1
     b90:	30 83       	st	Z, r19
		DMA.CH3.CTRLB = 0x00; //No interrupt for DacBuf!!
     b92:	10 92 41 01 	sts	0x0141, r1	; 0x800141 <__TEXT_REGION_LENGTH__+0x700141>
		DMA.CH3.ADDRCTRL = DMA_CH_DESTRELOAD_BURST_gc | DMA_CH_DESTDIR_INC_gc | DMA_CH_SRCRELOAD_BLOCK_gc | DMA_CH_SRCDIR_INC_gc;   //Dest reloads after each burst, with byte incrementing.  Src reloads at end of block, also incrementing address.
     b96:	20 93 42 01 	sts	0x0142, r18	; 0x800142 <__TEXT_REGION_LENGTH__+0x700142>
		DMA.CH3.TRIGSRC = DMA_CH_TRIGSRC_EVSYS_CH1_gc;	//Triggered from TCC0 when it hits PER
     b9a:	92 e0       	ldi	r25, 0x02	; 2
     b9c:	90 93 43 01 	sts	0x0143, r25	; 0x800143 <__TEXT_REGION_LENGTH__+0x700143>
		DMA.CH3.TRFCNT = auxDacBufLen;
     ba0:	20 91 02 20 	lds	r18, 0x2002	; 0x802002 <auxDacBufLen>
     ba4:	30 91 03 20 	lds	r19, 0x2003	; 0x802003 <auxDacBufLen+0x1>
     ba8:	20 93 44 01 	sts	0x0144, r18	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     bac:	30 93 45 01 	sts	0x0145, r19	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>

		DMA.CH3.SRCADDR0 = (( (uint16_t) &dacBuf_CH2[0]) >> 0) & 0xFF; //Source address is dacbuf
     bb0:	2a e6       	ldi	r18, 0x6A	; 106
     bb2:	34 e2       	ldi	r19, 0x24	; 36
     bb4:	20 93 48 01 	sts	0x0148, r18	; 0x800148 <__TEXT_REGION_LENGTH__+0x700148>
		DMA.CH3.SRCADDR1 = (( (uint16_t) &dacBuf_CH2[0]) >> 8) & 0xFF;
     bb8:	30 93 49 01 	sts	0x0149, r19	; 0x800149 <__TEXT_REGION_LENGTH__+0x700149>
		DMA.CH3.SRCADDR2 = 0x00;
     bbc:	10 92 4a 01 	sts	0x014A, r1	; 0x80014a <__TEXT_REGION_LENGTH__+0x70014a>
		
		DMA.CH3.DESTADDR0 = (( (uint16_t) &DACB.CH1DATAH) >> 0) & 0xFF;  //Dest address is high byte of DAC register
     bc0:	9b e3       	ldi	r25, 0x3B	; 59
     bc2:	90 93 4c 01 	sts	0x014C, r25	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
		DMA.CH3.DESTADDR1 = (( (uint16_t) &DACB.CH1DATAH) >> 8) & 0xFF;
     bc6:	80 93 4d 01 	sts	0x014D, r24	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
		DMA.CH3.DESTADDR2 = 0x00;
     bca:	10 92 4e 01 	sts	0x014E, r1	; 0x80014e <__TEXT_REGION_LENGTH__+0x70014e>
		
		//Must enable last for REPCNT won't work!
		DMA.CH3.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!	
     bce:	80 81       	ld	r24, Z
     bd0:	80 68       	ori	r24, 0x80	; 128
     bd2:	80 83       	st	Z, r24
     bd4:	08 95       	ret

00000bd6 <tiny_dma_loop_mode_7>:
}

void tiny_dma_loop_mode_7(void){
	
		DMA.CH0.CTRLA = 0x00;
     bd6:	e0 e0       	ldi	r30, 0x00	; 0
     bd8:	f1 e0       	ldi	r31, 0x01	; 1
     bda:	10 8a       	std	Z+16, r1	; 0x10
		DMA.CH0.CTRLA = DMA_CH_RESET_bm;
     bdc:	80 e4       	ldi	r24, 0x40	; 64
     bde:	80 8b       	std	Z+16, r24	; 0x10
		
		DMA.CH0.CTRLA = DMA_CH_BURSTLEN_2BYTE_gc | DMA_CH_SINGLE_bm; //Do not repeat!
     be0:	85 e0       	ldi	r24, 0x05	; 5
     be2:	80 8b       	std	Z+16, r24	; 0x10
		DMA.CH0.CTRLB = 0x00; //No interrupt!
     be4:	11 8a       	std	Z+17, r1	; 0x11
		DMA.CH0.ADDRCTRL = DMA_CH_SRCRELOAD_BURST_gc | DMA_CH_SRCDIR_INC_gc | DMA_CH_DESTDIR_INC_gc;   //Source reloads after each burst, with byte incrementing.  Dest does not reload, but does increment address.
     be6:	81 e9       	ldi	r24, 0x91	; 145
     be8:	82 8b       	std	Z+18, r24	; 0x12
		DMA.CH0.TRIGSRC = DMA_CH_TRIGSRC_ADCA_CH0_gc;	//Triggered from ADCA channel 0
     bea:	80 e1       	ldi	r24, 0x10	; 16
     bec:	83 8b       	std	Z+19, r24	; 0x13
		DMA.CH0.TRFCNT = PACKET_SIZE;
     bee:	2e ee       	ldi	r18, 0xEE	; 238
     bf0:	32 e0       	ldi	r19, 0x02	; 2
     bf2:	24 8b       	std	Z+20, r18	; 0x14
     bf4:	35 8b       	std	Z+21, r19	; 0x15
		
		DMA.CH0.SRCADDR0 = (( (uint16_t) &ADCA.CH0.RESL) >> 0) & 0xFF; //Source address is ADC
     bf6:	84 e2       	ldi	r24, 0x24	; 36
     bf8:	80 8f       	std	Z+24, r24	; 0x18
		DMA.CH0.SRCADDR1 = (( (uint16_t) &ADCA.CH0.RESL) >> 8) & 0xFF;
     bfa:	82 e0       	ldi	r24, 0x02	; 2
     bfc:	81 8f       	std	Z+25, r24	; 0x19
		DMA.CH0.SRCADDR2 = 0x00;
     bfe:	12 8e       	std	Z+26, r1	; 0x1a
		
		DMA.CH0.DESTADDR0 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
     c00:	40 91 b5 20 	lds	r20, 0x20B5	; 0x8020b5 <b1_state>
     c04:	42 9f       	mul	r20, r18
     c06:	c0 01       	movw	r24, r0
     c08:	43 9f       	mul	r20, r19
     c0a:	90 0d       	add	r25, r0
     c0c:	11 24       	eor	r1, r1
     c0e:	86 59       	subi	r24, 0x96	; 150
     c10:	99 4d       	sbci	r25, 0xD9	; 217
     c12:	84 8f       	std	Z+28, r24	; 0x1c
		DMA.CH0.DESTADDR1 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 8) & 0xFF;
     c14:	40 91 b5 20 	lds	r20, 0x20B5	; 0x8020b5 <b1_state>
     c18:	42 9f       	mul	r20, r18
     c1a:	c0 01       	movw	r24, r0
     c1c:	43 9f       	mul	r20, r19
     c1e:	90 0d       	add	r25, r0
     c20:	11 24       	eor	r1, r1
     c22:	86 59       	subi	r24, 0x96	; 150
     c24:	99 4d       	sbci	r25, 0xD9	; 217
     c26:	95 8f       	std	Z+29, r25	; 0x1d
		DMA.CH0.DESTADDR2 = 0x00;
     c28:	16 8e       	std	Z+30, r1	; 0x1e
		
		//Must enable last for REPCNT won't work!
		DMA.CH0.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     c2a:	80 89       	ldd	r24, Z+16	; 0x10
     c2c:	80 68       	ori	r24, 0x80	; 128
     c2e:	80 8b       	std	Z+16, r24	; 0x10
     c30:	08 95       	ret

00000c32 <__vector_6>:
	
}

ISR(DMA_CH0_vect){
     c32:	1f 92       	push	r1
     c34:	0f 92       	push	r0
     c36:	0f b6       	in	r0, 0x3f	; 63
     c38:	0f 92       	push	r0
     c3a:	11 24       	eor	r1, r1
     c3c:	2f 93       	push	r18
     c3e:	3f 93       	push	r19
     c40:	4f 93       	push	r20
     c42:	8f 93       	push	r24
     c44:	9f 93       	push	r25
     c46:	ef 93       	push	r30
     c48:	ff 93       	push	r31
		DMA.INTFLAGS = 0x01;
     c4a:	81 e0       	ldi	r24, 0x01	; 1
     c4c:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <__TEXT_REGION_LENGTH__+0x700103>
		switch(global_mode){
     c50:	80 91 00 20 	lds	r24, 0x2000	; 0x802000 <__data_start>
     c54:	82 30       	cpi	r24, 0x02	; 2
     c56:	09 f4       	brne	.+2      	; 0xc5a <__vector_6+0x28>
     c58:	5d c0       	rjmp	.+186    	; 0xd14 <__vector_6+0xe2>
     c5a:	28 f4       	brcc	.+10     	; 0xc66 <__vector_6+0x34>
     c5c:	88 23       	and	r24, r24
     c5e:	61 f0       	breq	.+24     	; 0xc78 <__vector_6+0x46>
     c60:	81 30       	cpi	r24, 0x01	; 1
     c62:	89 f1       	breq	.+98     	; 0xcc6 <__vector_6+0x94>
     c64:	f0 c0       	rjmp	.+480    	; 0xe46 <__vector_6+0x214>
     c66:	84 30       	cpi	r24, 0x04	; 4
     c68:	09 f4       	brne	.+2      	; 0xc6c <__vector_6+0x3a>
     c6a:	a2 c0       	rjmp	.+324    	; 0xdb0 <__vector_6+0x17e>
     c6c:	08 f4       	brcc	.+2      	; 0xc70 <__vector_6+0x3e>
     c6e:	79 c0       	rjmp	.+242    	; 0xd62 <__vector_6+0x130>
     c70:	86 30       	cpi	r24, 0x06	; 6
     c72:	09 f4       	brne	.+2      	; 0xc76 <__vector_6+0x44>
     c74:	c4 c0       	rjmp	.+392    	; 0xdfe <__vector_6+0x1cc>
     c76:	e7 c0       	rjmp	.+462    	; 0xe46 <__vector_6+0x214>
			case 0:
				DMA.CH0.TRFCNT = HALFPACKET_SIZE;
     c78:	e0 e0       	ldi	r30, 0x00	; 0
     c7a:	f1 e0       	ldi	r31, 0x01	; 1
     c7c:	87 e7       	ldi	r24, 0x77	; 119
     c7e:	91 e0       	ldi	r25, 0x01	; 1
     c80:	84 8b       	std	Z+20, r24	; 0x14
     c82:	95 8b       	std	Z+21, r25	; 0x15
				DMA.CH0.DESTADDR0 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
     c84:	40 91 b5 20 	lds	r20, 0x20B5	; 0x8020b5 <b1_state>
     c88:	2e ee       	ldi	r18, 0xEE	; 238
     c8a:	32 e0       	ldi	r19, 0x02	; 2
     c8c:	42 9f       	mul	r20, r18
     c8e:	c0 01       	movw	r24, r0
     c90:	43 9f       	mul	r20, r19
     c92:	90 0d       	add	r25, r0
     c94:	11 24       	eor	r1, r1
     c96:	86 59       	subi	r24, 0x96	; 150
     c98:	99 4d       	sbci	r25, 0xD9	; 217
     c9a:	84 8f       	std	Z+28, r24	; 0x1c
				DMA.CH0.DESTADDR1 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 8) & 0xFF;
     c9c:	40 91 b5 20 	lds	r20, 0x20B5	; 0x8020b5 <b1_state>
     ca0:	42 9f       	mul	r20, r18
     ca2:	c0 01       	movw	r24, r0
     ca4:	43 9f       	mul	r20, r19
     ca6:	90 0d       	add	r25, r0
     ca8:	11 24       	eor	r1, r1
     caa:	86 59       	subi	r24, 0x96	; 150
     cac:	99 4d       	sbci	r25, 0xD9	; 217
     cae:	95 8f       	std	Z+29, r25	; 0x1d
				//Must enable last for REPCNT won't work!
				DMA.CH0.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     cb0:	80 89       	ldd	r24, Z+16	; 0x10
     cb2:	80 68       	ori	r24, 0x80	; 128
     cb4:	80 8b       	std	Z+16, r24	; 0x10
				b1_state = !b1_state;
     cb6:	90 91 b5 20 	lds	r25, 0x20B5	; 0x8020b5 <b1_state>
     cba:	81 e0       	ldi	r24, 0x01	; 1
     cbc:	91 11       	cpse	r25, r1
     cbe:	80 e0       	ldi	r24, 0x00	; 0
     cc0:	80 93 b5 20 	sts	0x20B5, r24	; 0x8020b5 <b1_state>
			break;
     cc4:	c0 c0       	rjmp	.+384    	; 0xe46 <__vector_6+0x214>
			case 1:
				DMA.CH0.TRFCNT = HALFPACKET_SIZE;
     cc6:	e0 e0       	ldi	r30, 0x00	; 0
     cc8:	f1 e0       	ldi	r31, 0x01	; 1
     cca:	87 e7       	ldi	r24, 0x77	; 119
     ccc:	91 e0       	ldi	r25, 0x01	; 1
     cce:	84 8b       	std	Z+20, r24	; 0x14
     cd0:	95 8b       	std	Z+21, r25	; 0x15
				DMA.CH0.DESTADDR0 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
     cd2:	40 91 b5 20 	lds	r20, 0x20B5	; 0x8020b5 <b1_state>
     cd6:	2e ee       	ldi	r18, 0xEE	; 238
     cd8:	32 e0       	ldi	r19, 0x02	; 2
     cda:	42 9f       	mul	r20, r18
     cdc:	c0 01       	movw	r24, r0
     cde:	43 9f       	mul	r20, r19
     ce0:	90 0d       	add	r25, r0
     ce2:	11 24       	eor	r1, r1
     ce4:	86 59       	subi	r24, 0x96	; 150
     ce6:	99 4d       	sbci	r25, 0xD9	; 217
     ce8:	84 8f       	std	Z+28, r24	; 0x1c
				DMA.CH0.DESTADDR1 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 8) & 0xFF;
     cea:	40 91 b5 20 	lds	r20, 0x20B5	; 0x8020b5 <b1_state>
     cee:	42 9f       	mul	r20, r18
     cf0:	c0 01       	movw	r24, r0
     cf2:	43 9f       	mul	r20, r19
     cf4:	90 0d       	add	r25, r0
     cf6:	11 24       	eor	r1, r1
     cf8:	86 59       	subi	r24, 0x96	; 150
     cfa:	99 4d       	sbci	r25, 0xD9	; 217
     cfc:	95 8f       	std	Z+29, r25	; 0x1d
				//Must enable last for REPCNT won't work!
				DMA.CH0.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     cfe:	80 89       	ldd	r24, Z+16	; 0x10
     d00:	80 68       	ori	r24, 0x80	; 128
     d02:	80 8b       	std	Z+16, r24	; 0x10
				b1_state = !b1_state;
     d04:	90 91 b5 20 	lds	r25, 0x20B5	; 0x8020b5 <b1_state>
     d08:	81 e0       	ldi	r24, 0x01	; 1
     d0a:	91 11       	cpse	r25, r1
     d0c:	80 e0       	ldi	r24, 0x00	; 0
     d0e:	80 93 b5 20 	sts	0x20B5, r24	; 0x8020b5 <b1_state>
			break;
     d12:	99 c0       	rjmp	.+306    	; 0xe46 <__vector_6+0x214>
			case 2:
				DMA.CH0.TRFCNT = HALFPACKET_SIZE;
     d14:	e0 e0       	ldi	r30, 0x00	; 0
     d16:	f1 e0       	ldi	r31, 0x01	; 1
     d18:	87 e7       	ldi	r24, 0x77	; 119
     d1a:	91 e0       	ldi	r25, 0x01	; 1
     d1c:	84 8b       	std	Z+20, r24	; 0x14
     d1e:	95 8b       	std	Z+21, r25	; 0x15
				DMA.CH0.DESTADDR0 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
     d20:	40 91 b5 20 	lds	r20, 0x20B5	; 0x8020b5 <b1_state>
     d24:	2e ee       	ldi	r18, 0xEE	; 238
     d26:	32 e0       	ldi	r19, 0x02	; 2
     d28:	42 9f       	mul	r20, r18
     d2a:	c0 01       	movw	r24, r0
     d2c:	43 9f       	mul	r20, r19
     d2e:	90 0d       	add	r25, r0
     d30:	11 24       	eor	r1, r1
     d32:	86 59       	subi	r24, 0x96	; 150
     d34:	99 4d       	sbci	r25, 0xD9	; 217
     d36:	84 8f       	std	Z+28, r24	; 0x1c
				DMA.CH0.DESTADDR1 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 8) & 0xFF;
     d38:	40 91 b5 20 	lds	r20, 0x20B5	; 0x8020b5 <b1_state>
     d3c:	42 9f       	mul	r20, r18
     d3e:	c0 01       	movw	r24, r0
     d40:	43 9f       	mul	r20, r19
     d42:	90 0d       	add	r25, r0
     d44:	11 24       	eor	r1, r1
     d46:	86 59       	subi	r24, 0x96	; 150
     d48:	99 4d       	sbci	r25, 0xD9	; 217
     d4a:	95 8f       	std	Z+29, r25	; 0x1d
				//Must enable last for REPCNT won't work!
				DMA.CH0.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     d4c:	80 89       	ldd	r24, Z+16	; 0x10
     d4e:	80 68       	ori	r24, 0x80	; 128
     d50:	80 8b       	std	Z+16, r24	; 0x10
				b1_state = !b1_state;
     d52:	90 91 b5 20 	lds	r25, 0x20B5	; 0x8020b5 <b1_state>
     d56:	81 e0       	ldi	r24, 0x01	; 1
     d58:	91 11       	cpse	r25, r1
     d5a:	80 e0       	ldi	r24, 0x00	; 0
     d5c:	80 93 b5 20 	sts	0x20B5, r24	; 0x8020b5 <b1_state>
			break;
     d60:	72 c0       	rjmp	.+228    	; 0xe46 <__vector_6+0x214>
			case 3:
				DMA.CH0.TRFCNT = HALFPACKET_SIZE;
     d62:	e0 e0       	ldi	r30, 0x00	; 0
     d64:	f1 e0       	ldi	r31, 0x01	; 1
     d66:	87 e7       	ldi	r24, 0x77	; 119
     d68:	91 e0       	ldi	r25, 0x01	; 1
     d6a:	84 8b       	std	Z+20, r24	; 0x14
     d6c:	95 8b       	std	Z+21, r25	; 0x15
				DMA.CH0.DESTADDR0 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
     d6e:	40 91 b5 20 	lds	r20, 0x20B5	; 0x8020b5 <b1_state>
     d72:	2e ee       	ldi	r18, 0xEE	; 238
     d74:	32 e0       	ldi	r19, 0x02	; 2
     d76:	42 9f       	mul	r20, r18
     d78:	c0 01       	movw	r24, r0
     d7a:	43 9f       	mul	r20, r19
     d7c:	90 0d       	add	r25, r0
     d7e:	11 24       	eor	r1, r1
     d80:	86 59       	subi	r24, 0x96	; 150
     d82:	99 4d       	sbci	r25, 0xD9	; 217
     d84:	84 8f       	std	Z+28, r24	; 0x1c
				DMA.CH0.DESTADDR1 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 8) & 0xFF;
     d86:	40 91 b5 20 	lds	r20, 0x20B5	; 0x8020b5 <b1_state>
     d8a:	42 9f       	mul	r20, r18
     d8c:	c0 01       	movw	r24, r0
     d8e:	43 9f       	mul	r20, r19
     d90:	90 0d       	add	r25, r0
     d92:	11 24       	eor	r1, r1
     d94:	86 59       	subi	r24, 0x96	; 150
     d96:	99 4d       	sbci	r25, 0xD9	; 217
     d98:	95 8f       	std	Z+29, r25	; 0x1d
				//Must enable last for REPCNT won't work!
				DMA.CH0.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     d9a:	80 89       	ldd	r24, Z+16	; 0x10
     d9c:	80 68       	ori	r24, 0x80	; 128
     d9e:	80 8b       	std	Z+16, r24	; 0x10
				b1_state = !b1_state;
     da0:	90 91 b5 20 	lds	r25, 0x20B5	; 0x8020b5 <b1_state>
     da4:	81 e0       	ldi	r24, 0x01	; 1
     da6:	91 11       	cpse	r25, r1
     da8:	80 e0       	ldi	r24, 0x00	; 0
     daa:	80 93 b5 20 	sts	0x20B5, r24	; 0x8020b5 <b1_state>
			break;
     dae:	4b c0       	rjmp	.+150    	; 0xe46 <__vector_6+0x214>
			case 4:
				DMA.CH0.TRFCNT = HALFPACKET_SIZE;
     db0:	e0 e0       	ldi	r30, 0x00	; 0
     db2:	f1 e0       	ldi	r31, 0x01	; 1
     db4:	87 e7       	ldi	r24, 0x77	; 119
     db6:	91 e0       	ldi	r25, 0x01	; 1
     db8:	84 8b       	std	Z+20, r24	; 0x14
     dba:	95 8b       	std	Z+21, r25	; 0x15
				DMA.CH0.DESTADDR0 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
     dbc:	40 91 b5 20 	lds	r20, 0x20B5	; 0x8020b5 <b1_state>
     dc0:	2e ee       	ldi	r18, 0xEE	; 238
     dc2:	32 e0       	ldi	r19, 0x02	; 2
     dc4:	42 9f       	mul	r20, r18
     dc6:	c0 01       	movw	r24, r0
     dc8:	43 9f       	mul	r20, r19
     dca:	90 0d       	add	r25, r0
     dcc:	11 24       	eor	r1, r1
     dce:	86 59       	subi	r24, 0x96	; 150
     dd0:	99 4d       	sbci	r25, 0xD9	; 217
     dd2:	84 8f       	std	Z+28, r24	; 0x1c
				DMA.CH0.DESTADDR1 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 8) & 0xFF;
     dd4:	40 91 b5 20 	lds	r20, 0x20B5	; 0x8020b5 <b1_state>
     dd8:	42 9f       	mul	r20, r18
     dda:	c0 01       	movw	r24, r0
     ddc:	43 9f       	mul	r20, r19
     dde:	90 0d       	add	r25, r0
     de0:	11 24       	eor	r1, r1
     de2:	86 59       	subi	r24, 0x96	; 150
     de4:	99 4d       	sbci	r25, 0xD9	; 217
     de6:	95 8f       	std	Z+29, r25	; 0x1d
				//Must enable last for REPCNT won't work!
				DMA.CH0.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     de8:	80 89       	ldd	r24, Z+16	; 0x10
     dea:	80 68       	ori	r24, 0x80	; 128
     dec:	80 8b       	std	Z+16, r24	; 0x10
				b1_state = !b1_state;
     dee:	90 91 b5 20 	lds	r25, 0x20B5	; 0x8020b5 <b1_state>
     df2:	81 e0       	ldi	r24, 0x01	; 1
     df4:	91 11       	cpse	r25, r1
     df6:	80 e0       	ldi	r24, 0x00	; 0
     df8:	80 93 b5 20 	sts	0x20B5, r24	; 0x8020b5 <b1_state>
			break;
     dfc:	24 c0       	rjmp	.+72     	; 0xe46 <__vector_6+0x214>
			case 6:
				DMA.CH0.TRFCNT = PACKET_SIZE;
     dfe:	e0 e0       	ldi	r30, 0x00	; 0
     e00:	f1 e0       	ldi	r31, 0x01	; 1
     e02:	2e ee       	ldi	r18, 0xEE	; 238
     e04:	32 e0       	ldi	r19, 0x02	; 2
     e06:	24 8b       	std	Z+20, r18	; 0x14
     e08:	35 8b       	std	Z+21, r19	; 0x15
				DMA.CH0.DESTADDR0 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
     e0a:	40 91 b5 20 	lds	r20, 0x20B5	; 0x8020b5 <b1_state>
     e0e:	42 9f       	mul	r20, r18
     e10:	c0 01       	movw	r24, r0
     e12:	43 9f       	mul	r20, r19
     e14:	90 0d       	add	r25, r0
     e16:	11 24       	eor	r1, r1
     e18:	86 59       	subi	r24, 0x96	; 150
     e1a:	99 4d       	sbci	r25, 0xD9	; 217
     e1c:	84 8f       	std	Z+28, r24	; 0x1c
				DMA.CH0.DESTADDR1 = (( (uint16_t) &isoBuf[b1_state * PACKET_SIZE]) >> 8) & 0xFF;
     e1e:	40 91 b5 20 	lds	r20, 0x20B5	; 0x8020b5 <b1_state>
     e22:	42 9f       	mul	r20, r18
     e24:	c0 01       	movw	r24, r0
     e26:	43 9f       	mul	r20, r19
     e28:	90 0d       	add	r25, r0
     e2a:	11 24       	eor	r1, r1
     e2c:	86 59       	subi	r24, 0x96	; 150
     e2e:	99 4d       	sbci	r25, 0xD9	; 217
     e30:	95 8f       	std	Z+29, r25	; 0x1d
				//Must enable last for REPCNT won't work!
				DMA.CH0.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     e32:	80 89       	ldd	r24, Z+16	; 0x10
     e34:	80 68       	ori	r24, 0x80	; 128
     e36:	80 8b       	std	Z+16, r24	; 0x10
				b1_state = !b1_state;
     e38:	90 91 b5 20 	lds	r25, 0x20B5	; 0x8020b5 <b1_state>
     e3c:	81 e0       	ldi	r24, 0x01	; 1
     e3e:	91 11       	cpse	r25, r1
     e40:	80 e0       	ldi	r24, 0x00	; 0
     e42:	80 93 b5 20 	sts	0x20B5, r24	; 0x8020b5 <b1_state>
			break;
			default:
			////////////////////////////////////////
			break;
		}
}
     e46:	ff 91       	pop	r31
     e48:	ef 91       	pop	r30
     e4a:	9f 91       	pop	r25
     e4c:	8f 91       	pop	r24
     e4e:	4f 91       	pop	r20
     e50:	3f 91       	pop	r19
     e52:	2f 91       	pop	r18
     e54:	0f 90       	pop	r0
     e56:	0f be       	out	0x3f, r0	; 63
     e58:	0f 90       	pop	r0
     e5a:	1f 90       	pop	r1
     e5c:	18 95       	reti

00000e5e <__vector_7>:

ISR(DMA_CH1_vect){
     e5e:	1f 92       	push	r1
     e60:	0f 92       	push	r0
     e62:	0f b6       	in	r0, 0x3f	; 63
     e64:	0f 92       	push	r0
     e66:	11 24       	eor	r1, r1
     e68:	2f 93       	push	r18
     e6a:	3f 93       	push	r19
     e6c:	4f 93       	push	r20
     e6e:	8f 93       	push	r24
     e70:	9f 93       	push	r25
     e72:	ef 93       	push	r30
     e74:	ff 93       	push	r31
		DMA.INTFLAGS = 0x02;
     e76:	82 e0       	ldi	r24, 0x02	; 2
     e78:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <__TEXT_REGION_LENGTH__+0x700103>
		switch(global_mode){
     e7c:	80 91 00 20 	lds	r24, 0x2000	; 0x802000 <__data_start>
     e80:	81 30       	cpi	r24, 0x01	; 1
     e82:	19 f0       	breq	.+6      	; 0xe8a <__vector_7+0x2c>
     e84:	82 30       	cpi	r24, 0x02	; 2
     e86:	41 f1       	breq	.+80     	; 0xed8 <__vector_7+0x7a>
     e88:	4d c0       	rjmp	.+154    	; 0xf24 <__vector_7+0xc6>
			case 0:
			////////////////////////////////////////
			break;
			case 1:
				DMA.CH1.TRFCNT = HALFPACKET_SIZE;
     e8a:	e0 e0       	ldi	r30, 0x00	; 0
     e8c:	f1 e0       	ldi	r31, 0x01	; 1
     e8e:	87 e7       	ldi	r24, 0x77	; 119
     e90:	91 e0       	ldi	r25, 0x01	; 1
     e92:	84 a3       	std	Z+36, r24	; 0x24
     e94:	95 a3       	std	Z+37, r25	; 0x25
				DMA.CH1.DESTADDR0 = (( (uint16_t) &isoBuf[b2_state * PACKET_SIZE + HALFPACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
     e96:	40 91 b4 20 	lds	r20, 0x20B4	; 0x8020b4 <b2_state>
     e9a:	2e ee       	ldi	r18, 0xEE	; 238
     e9c:	32 e0       	ldi	r19, 0x02	; 2
     e9e:	42 9f       	mul	r20, r18
     ea0:	c0 01       	movw	r24, r0
     ea2:	43 9f       	mul	r20, r19
     ea4:	90 0d       	add	r25, r0
     ea6:	11 24       	eor	r1, r1
     ea8:	8f 51       	subi	r24, 0x1F	; 31
     eaa:	98 4d       	sbci	r25, 0xD8	; 216
     eac:	84 a7       	std	Z+44, r24	; 0x2c
				DMA.CH1.DESTADDR1 = (( (uint16_t) &isoBuf[b2_state * PACKET_SIZE + HALFPACKET_SIZE]) >> 8) & 0xFF;
     eae:	40 91 b4 20 	lds	r20, 0x20B4	; 0x8020b4 <b2_state>
     eb2:	42 9f       	mul	r20, r18
     eb4:	c0 01       	movw	r24, r0
     eb6:	43 9f       	mul	r20, r19
     eb8:	90 0d       	add	r25, r0
     eba:	11 24       	eor	r1, r1
     ebc:	8f 51       	subi	r24, 0x1F	; 31
     ebe:	98 4d       	sbci	r25, 0xD8	; 216
     ec0:	95 a7       	std	Z+45, r25	; 0x2d
				//Must enable last for REPCNT won't work!
				DMA.CH1.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     ec2:	80 a1       	ldd	r24, Z+32	; 0x20
     ec4:	80 68       	ori	r24, 0x80	; 128
     ec6:	80 a3       	std	Z+32, r24	; 0x20
				b2_state = !b2_state;
     ec8:	90 91 b4 20 	lds	r25, 0x20B4	; 0x8020b4 <b2_state>
     ecc:	81 e0       	ldi	r24, 0x01	; 1
     ece:	91 11       	cpse	r25, r1
     ed0:	80 e0       	ldi	r24, 0x00	; 0
     ed2:	80 93 b4 20 	sts	0x20B4, r24	; 0x8020b4 <b2_state>
			break;
     ed6:	26 c0       	rjmp	.+76     	; 0xf24 <__vector_7+0xc6>
			case 2:
				DMA.CH1.TRFCNT = HALFPACKET_SIZE;
     ed8:	e0 e0       	ldi	r30, 0x00	; 0
     eda:	f1 e0       	ldi	r31, 0x01	; 1
     edc:	87 e7       	ldi	r24, 0x77	; 119
     ede:	91 e0       	ldi	r25, 0x01	; 1
     ee0:	84 a3       	std	Z+36, r24	; 0x24
     ee2:	95 a3       	std	Z+37, r25	; 0x25
				DMA.CH1.DESTADDR0 = (( (uint16_t) &isoBuf[b2_state * PACKET_SIZE + HALFPACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
     ee4:	40 91 b4 20 	lds	r20, 0x20B4	; 0x8020b4 <b2_state>
     ee8:	2e ee       	ldi	r18, 0xEE	; 238
     eea:	32 e0       	ldi	r19, 0x02	; 2
     eec:	42 9f       	mul	r20, r18
     eee:	c0 01       	movw	r24, r0
     ef0:	43 9f       	mul	r20, r19
     ef2:	90 0d       	add	r25, r0
     ef4:	11 24       	eor	r1, r1
     ef6:	8f 51       	subi	r24, 0x1F	; 31
     ef8:	98 4d       	sbci	r25, 0xD8	; 216
     efa:	84 a7       	std	Z+44, r24	; 0x2c
				DMA.CH1.DESTADDR1 = (( (uint16_t) &isoBuf[b2_state * PACKET_SIZE + HALFPACKET_SIZE]) >> 8) & 0xFF;
     efc:	40 91 b4 20 	lds	r20, 0x20B4	; 0x8020b4 <b2_state>
     f00:	42 9f       	mul	r20, r18
     f02:	c0 01       	movw	r24, r0
     f04:	43 9f       	mul	r20, r19
     f06:	90 0d       	add	r25, r0
     f08:	11 24       	eor	r1, r1
     f0a:	8f 51       	subi	r24, 0x1F	; 31
     f0c:	98 4d       	sbci	r25, 0xD8	; 216
     f0e:	95 a7       	std	Z+45, r25	; 0x2d
				//Must enable last for REPCNT won't work!
				DMA.CH1.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     f10:	80 a1       	ldd	r24, Z+32	; 0x20
     f12:	80 68       	ori	r24, 0x80	; 128
     f14:	80 a3       	std	Z+32, r24	; 0x20
				b2_state = !b2_state;
     f16:	90 91 b4 20 	lds	r25, 0x20B4	; 0x8020b4 <b2_state>
     f1a:	81 e0       	ldi	r24, 0x01	; 1
     f1c:	91 11       	cpse	r25, r1
     f1e:	80 e0       	ldi	r24, 0x00	; 0
     f20:	80 93 b4 20 	sts	0x20B4, r24	; 0x8020b4 <b2_state>
			break;
			default:
			////////////////////////////////////////
			break;
		}
}
     f24:	ff 91       	pop	r31
     f26:	ef 91       	pop	r30
     f28:	9f 91       	pop	r25
     f2a:	8f 91       	pop	r24
     f2c:	4f 91       	pop	r20
     f2e:	3f 91       	pop	r19
     f30:	2f 91       	pop	r18
     f32:	0f 90       	pop	r0
     f34:	0f be       	out	0x3f, r0	; 63
     f36:	0f 90       	pop	r0
     f38:	1f 90       	pop	r1
     f3a:	18 95       	reti

00000f3c <__vector_9>:

ISR(DMA_CH3_vect){
     f3c:	1f 92       	push	r1
     f3e:	0f 92       	push	r0
     f40:	0f b6       	in	r0, 0x3f	; 63
     f42:	0f 92       	push	r0
     f44:	11 24       	eor	r1, r1
     f46:	2f 93       	push	r18
     f48:	3f 93       	push	r19
     f4a:	4f 93       	push	r20
     f4c:	8f 93       	push	r24
     f4e:	9f 93       	push	r25
     f50:	ef 93       	push	r30
     f52:	ff 93       	push	r31
	DMA.INTFLAGS = 0x08;
     f54:	88 e0       	ldi	r24, 0x08	; 8
     f56:	80 93 03 01 	sts	0x0103, r24	; 0x800103 <__TEXT_REGION_LENGTH__+0x700103>
	DMA.CH3.TRFCNT = HALFPACKET_SIZE;
     f5a:	87 e7       	ldi	r24, 0x77	; 119
     f5c:	91 e0       	ldi	r25, 0x01	; 1
     f5e:	80 93 44 01 	sts	0x0144, r24	; 0x800144 <__TEXT_REGION_LENGTH__+0x700144>
     f62:	90 93 45 01 	sts	0x0145, r25	; 0x800145 <__TEXT_REGION_LENGTH__+0x700145>
	DMA.CH3.DESTADDR0 = (( (uint16_t) &isoBuf[b2_state*PACKET_SIZE+HALFPACKET_SIZE]) >> 0) & 0xFF;  //Dest address is isoBuf
     f66:	40 91 b4 20 	lds	r20, 0x20B4	; 0x8020b4 <b2_state>
     f6a:	2e ee       	ldi	r18, 0xEE	; 238
     f6c:	32 e0       	ldi	r19, 0x02	; 2
     f6e:	42 9f       	mul	r20, r18
     f70:	c0 01       	movw	r24, r0
     f72:	43 9f       	mul	r20, r19
     f74:	90 0d       	add	r25, r0
     f76:	11 24       	eor	r1, r1
     f78:	8f 51       	subi	r24, 0x1F	; 31
     f7a:	98 4d       	sbci	r25, 0xD8	; 216
     f7c:	80 93 4c 01 	sts	0x014C, r24	; 0x80014c <__TEXT_REGION_LENGTH__+0x70014c>
	DMA.CH3.DESTADDR1 = (( (uint16_t) &isoBuf[b2_state*PACKET_SIZE+HALFPACKET_SIZE]) >> 8) & 0xFF;
     f80:	40 91 b4 20 	lds	r20, 0x20B4	; 0x8020b4 <b2_state>
     f84:	42 9f       	mul	r20, r18
     f86:	c0 01       	movw	r24, r0
     f88:	43 9f       	mul	r20, r19
     f8a:	90 0d       	add	r25, r0
     f8c:	11 24       	eor	r1, r1
     f8e:	8f 51       	subi	r24, 0x1F	; 31
     f90:	98 4d       	sbci	r25, 0xD8	; 216
     f92:	90 93 4d 01 	sts	0x014D, r25	; 0x80014d <__TEXT_REGION_LENGTH__+0x70014d>
	//Must enable last for REPCNT won't work!
	DMA.CH3.CTRLA |= DMA_CH_ENABLE_bm;  //Enable!
     f96:	e0 e4       	ldi	r30, 0x40	; 64
     f98:	f1 e0       	ldi	r31, 0x01	; 1
     f9a:	80 81       	ld	r24, Z
     f9c:	80 68       	ori	r24, 0x80	; 128
     f9e:	80 83       	st	Z, r24
	b2_state = !b2_state;
     fa0:	90 91 b4 20 	lds	r25, 0x20B4	; 0x8020b4 <b2_state>
     fa4:	81 e0       	ldi	r24, 0x01	; 1
     fa6:	91 11       	cpse	r25, r1
     fa8:	80 e0       	ldi	r24, 0x00	; 0
     faa:	80 93 b4 20 	sts	0x20B4, r24	; 0x8020b4 <b2_state>
}
     fae:	ff 91       	pop	r31
     fb0:	ef 91       	pop	r30
     fb2:	9f 91       	pop	r25
     fb4:	8f 91       	pop	r24
     fb6:	4f 91       	pop	r20
     fb8:	3f 91       	pop	r19
     fba:	2f 91       	pop	r18
     fbc:	0f 90       	pop	r0
     fbe:	0f be       	out	0x3f, r0	; 63
     fc0:	0f 90       	pop	r0
     fc2:	1f 90       	pop	r1
     fc4:	18 95       	reti

00000fc6 <tiny_timer_setup>:
#define PSU_PER 3000
#define jump 6

void tiny_timer_setup(void){
	//Turn everything on!
		PR.PRPC &= 0b11111100; //Enable TCC0, TCC1
     fc6:	e0 e7       	ldi	r30, 0x70	; 112
     fc8:	f0 e0       	ldi	r31, 0x00	; 0
     fca:	83 81       	ldd	r24, Z+3	; 0x03
     fcc:	8c 7f       	andi	r24, 0xFC	; 252
     fce:	83 83       	std	Z+3, r24	; 0x03
		PR.PRPD &= 0b11111100; //Enable TCD0, TCD1
     fd0:	84 81       	ldd	r24, Z+4	; 0x04
     fd2:	8c 7f       	andi	r24, 0xFC	; 252
     fd4:	84 83       	std	Z+4, r24	; 0x04
		PR.PRGEN &= 0b11111101; //Enable EVSYS
     fd6:	80 81       	ld	r24, Z
     fd8:	8d 7f       	andi	r24, 0xFD	; 253
     fda:	80 83       	st	Z, r24
	
	//Set up EVSYS
		EVSYS.CH2MUX = TCDAC_OVF;
     fdc:	e0 e8       	ldi	r30, 0x80	; 128
     fde:	f1 e0       	ldi	r31, 0x01	; 1
     fe0:	80 ec       	ldi	r24, 0xC0	; 192
     fe2:	82 83       	std	Z+2, r24	; 0x02
		EVSYS.CH2CTRL = 0x00; //No filtering or Quadrature stuff
     fe4:	12 86       	std	Z+10, r1	; 0x0a
		
		EVSYS.CH1MUX = TCDAC_AUX_OVF;
     fe6:	88 ec       	ldi	r24, 0xC8	; 200
     fe8:	81 83       	std	Z+1, r24	; 0x01
		EVSYS.CH1CTRL = 0x00; //No filtering or Quadrature stuff
     fea:	11 86       	std	Z+9, r1	; 0x09
			
	//Waveform (50Hz sin wave)
		TC_DAC.CTRLA = 0x04; //Some clk setting - not 100% sure since it was SW generated
     fec:	e0 e0       	ldi	r30, 0x00	; 0
     fee:	f8 e0       	ldi	r31, 0x08	; 8
     ff0:	34 e0       	ldi	r19, 0x04	; 4
     ff2:	30 83       	st	Z, r19
		TC_DAC.CTRLB = TC_WGMODE_SINGLESLOPE_gc;  //No enable is set
     ff4:	23 e0       	ldi	r18, 0x03	; 3
     ff6:	21 83       	std	Z+1, r18	; 0x01
		TC_DAC.CTRLE = TC_BYTEM_NORMAL_gc;
     ff8:	14 82       	std	Z+4, r1	; 0x04
		TC_DAC.PER = 469;
     ffa:	85 ed       	ldi	r24, 0xD5	; 213
     ffc:	91 e0       	ldi	r25, 0x01	; 1
     ffe:	86 a3       	std	Z+38, r24	; 0x26
    1000:	97 a3       	std	Z+39, r25	; 0x27
		TC_DAC.INTCTRLA = 0x00;
    1002:	16 82       	std	Z+6, r1	; 0x06
	//Aux channel (blank 50Hz)
		TC_AUXDAC.CTRLA = 0x04; //Some clk setting - not 100% sure since it was SW generated
    1004:	e0 e4       	ldi	r30, 0x40	; 64
    1006:	f8 e0       	ldi	r31, 0x08	; 8
    1008:	30 83       	st	Z, r19
		TC_AUXDAC.CTRLB = TC_WGMODE_SINGLESLOPE_gc;  //No enable is set
    100a:	21 83       	std	Z+1, r18	; 0x01
		TC_AUXDAC.CTRLE = TC_BYTEM_NORMAL_gc;
    100c:	14 82       	std	Z+4, r1	; 0x04
		TC_AUXDAC.PER = 469;
    100e:	86 a3       	std	Z+38, r24	; 0x26
    1010:	97 a3       	std	Z+39, r25	; 0x27
		TC_AUXDAC.INTCTRLA = 0x00;
    1012:	16 82       	std	Z+6, r1	; 0x06
	
	//PSU 
		PORTD.DIR |= 0b00010000;
    1014:	e0 e6       	ldi	r30, 0x60	; 96
    1016:	f6 e0       	ldi	r31, 0x06	; 6
    1018:	80 81       	ld	r24, Z
    101a:	80 61       	ori	r24, 0x10	; 16
    101c:	80 83       	st	Z, r24
		TC_PSU.CTRLB = 0x10 | TC_WGMODE_SINGLESLOPE_gc;  //CCAEN is set
    101e:	e0 e4       	ldi	r30, 0x40	; 64
    1020:	f9 e0       	ldi	r31, 0x09	; 9
    1022:	83 e1       	ldi	r24, 0x13	; 19
    1024:	81 83       	std	Z+1, r24	; 0x01
		TC_PSU.CTRLE = TC_BYTEM_NORMAL_gc;
    1026:	14 82       	std	Z+4, r1	; 0x04
		TC_PSU.INTCTRLA = TC_OVFINTLVL_LO_gc;
    1028:	81 e0       	ldi	r24, 0x01	; 1
    102a:	86 83       	std	Z+6, r24	; 0x06
		TC_PSU.PER = PSU_PER;  // Max value of CNT
    102c:	28 eb       	ldi	r18, 0xB8	; 184
    102e:	3b e0       	ldi	r19, 0x0B	; 11
    1030:	26 a3       	std	Z+38, r18	; 0x26
    1032:	37 a3       	std	Z+39, r19	; 0x27
		TC_PSU.CCA = 0; //Initial Duty cycle of 0%
    1034:	10 a6       	std	Z+40, r1	; 0x28
    1036:	11 a6       	std	Z+41, r1	; 0x29
		TC_PSU.CTRLA = TC_CLKSEL_DIV1_gc;
    1038:	80 83       	st	Z, r24
    103a:	08 95       	ret

0000103c <__vector_83>:
		TCC1.PER = 1800;  // Max value of CNT
		TCC1.CTRLA = TC_CLKSEL_DIV1_gc;
		*/
}

ISR(TC_PSU_OVF){
    103c:	1f 92       	push	r1
    103e:	0f 92       	push	r0
    1040:	0f b6       	in	r0, 0x3f	; 63
    1042:	0f 92       	push	r0
    1044:	11 24       	eor	r1, r1
    1046:	2f 93       	push	r18
    1048:	3f 93       	push	r19
    104a:	4f 93       	push	r20
    104c:	5f 93       	push	r21
    104e:	8f 93       	push	r24
    1050:	9f 93       	push	r25
    1052:	ef 93       	push	r30
    1054:	ff 93       	push	r31
    1056:	cf 93       	push	r28
    1058:	df 93       	push	r29
    105a:	1f 92       	push	r1
    105c:	cd b7       	in	r28, 0x3d	; 61
    105e:	de b7       	in	r29, 0x3e	; 62
	char tempvar;
	char err;
	volatile char nothing;
	if (global_mode == 7){
    1060:	80 91 00 20 	lds	r24, 0x2000	; 0x802000 <__data_start>
    1064:	87 30       	cpi	r24, 0x07	; 7
    1066:	31 f4       	brne	.+12     	; 0x1074 <__vector_83+0x38>
		nothing = ADCA.CH1.RESL;
    1068:	e0 e0       	ldi	r30, 0x00	; 0
    106a:	f2 e0       	ldi	r31, 0x02	; 2
    106c:	84 a5       	ldd	r24, Z+44	; 0x2c
    106e:	89 83       	std	Y+1, r24	; 0x01
		tempvar = ADCA.CH1.RESH;
    1070:	95 a5       	ldd	r25, Z+45	; 0x2d
    1072:	02 c0       	rjmp	.+4      	; 0x1078 <__vector_83+0x3c>
	}
	else{
		tempvar = ADCA.CH1.RESL;
    1074:	90 91 2c 02 	lds	r25, 0x022C	; 0x80022c <__TEXT_REGION_LENGTH__+0x70022c>
	}
	//tempvar = (global_mode == 7 ? (char) ADCA.CH1.RESH : (char) ADCA.CH1.RESL);
	//test_byte = tempvar;

	err = (char) (PSU_target - tempvar);
    1078:	80 91 b2 20 	lds	r24, 0x20B2	; 0x8020b2 <__data_end>
    107c:	89 1b       	sub	r24, r25
	if ((err > 1) & ((unsigned short) TC_PSU.CCA < PSU_PER - jump) ){
    107e:	20 91 68 09 	lds	r18, 0x0968	; 0x800968 <__TEXT_REGION_LENGTH__+0x700968>
    1082:	30 91 69 09 	lds	r19, 0x0969	; 0x800969 <__TEXT_REGION_LENGTH__+0x700969>
    1086:	91 e0       	ldi	r25, 0x01	; 1
    1088:	82 30       	cpi	r24, 0x02	; 2
    108a:	0c f4       	brge	.+2      	; 0x108e <__vector_83+0x52>
    108c:	90 e0       	ldi	r25, 0x00	; 0
    108e:	99 23       	and	r25, r25
    1090:	c9 f0       	breq	.+50     	; 0x10c4 <__vector_83+0x88>
    1092:	91 e0       	ldi	r25, 0x01	; 1
    1094:	22 3b       	cpi	r18, 0xB2	; 178
    1096:	3b 40       	sbci	r19, 0x0B	; 11
    1098:	08 f0       	brcs	.+2      	; 0x109c <__vector_83+0x60>
    109a:	90 e0       	ldi	r25, 0x00	; 0
    109c:	99 23       	and	r25, r25
    109e:	91 f0       	breq	.+36     	; 0x10c4 <__vector_83+0x88>
		TC_PSU.CCABUF = TC_PSU.CCA + ((err > 8) ? jump : 1);
    10a0:	20 91 68 09 	lds	r18, 0x0968	; 0x800968 <__TEXT_REGION_LENGTH__+0x700968>
    10a4:	30 91 69 09 	lds	r19, 0x0969	; 0x800969 <__TEXT_REGION_LENGTH__+0x700969>
    10a8:	89 30       	cpi	r24, 0x09	; 9
    10aa:	1c f4       	brge	.+6      	; 0x10b2 <__vector_83+0x76>
    10ac:	81 e0       	ldi	r24, 0x01	; 1
    10ae:	90 e0       	ldi	r25, 0x00	; 0
    10b0:	02 c0       	rjmp	.+4      	; 0x10b6 <__vector_83+0x7a>
    10b2:	86 e0       	ldi	r24, 0x06	; 6
    10b4:	90 e0       	ldi	r25, 0x00	; 0
    10b6:	82 0f       	add	r24, r18
    10b8:	93 1f       	adc	r25, r19
    10ba:	80 93 78 09 	sts	0x0978, r24	; 0x800978 <__TEXT_REGION_LENGTH__+0x700978>
    10be:	90 93 79 09 	sts	0x0979, r25	; 0x800979 <__TEXT_REGION_LENGTH__+0x700979>
    10c2:	23 c0       	rjmp	.+70     	; 0x110a <__vector_83+0xce>
	}
	else if ((err < -1) & ((unsigned short) TC_PSU.CCA > jump)){
    10c4:	20 91 68 09 	lds	r18, 0x0968	; 0x800968 <__TEXT_REGION_LENGTH__+0x700968>
    10c8:	30 91 69 09 	lds	r19, 0x0969	; 0x800969 <__TEXT_REGION_LENGTH__+0x700969>
    10cc:	91 e0       	ldi	r25, 0x01	; 1
    10ce:	8f 3f       	cpi	r24, 0xFF	; 255
    10d0:	0c f0       	brlt	.+2      	; 0x10d4 <__vector_83+0x98>
    10d2:	90 e0       	ldi	r25, 0x00	; 0
    10d4:	99 23       	and	r25, r25
    10d6:	c9 f0       	breq	.+50     	; 0x110a <__vector_83+0xce>
    10d8:	91 e0       	ldi	r25, 0x01	; 1
    10da:	27 30       	cpi	r18, 0x07	; 7
    10dc:	31 05       	cpc	r19, r1
    10de:	08 f4       	brcc	.+2      	; 0x10e2 <__vector_83+0xa6>
    10e0:	90 e0       	ldi	r25, 0x00	; 0
    10e2:	99 23       	and	r25, r25
    10e4:	91 f0       	breq	.+36     	; 0x110a <__vector_83+0xce>
		TC_PSU.CCABUF = TC_PSU.CCA - ((err < -8) ? jump : 1);
    10e6:	20 91 68 09 	lds	r18, 0x0968	; 0x800968 <__TEXT_REGION_LENGTH__+0x700968>
    10ea:	30 91 69 09 	lds	r19, 0x0969	; 0x800969 <__TEXT_REGION_LENGTH__+0x700969>
    10ee:	88 3f       	cpi	r24, 0xF8	; 248
    10f0:	1c f0       	brlt	.+6      	; 0x10f8 <__vector_83+0xbc>
    10f2:	81 e0       	ldi	r24, 0x01	; 1
    10f4:	90 e0       	ldi	r25, 0x00	; 0
    10f6:	02 c0       	rjmp	.+4      	; 0x10fc <__vector_83+0xc0>
    10f8:	86 e0       	ldi	r24, 0x06	; 6
    10fa:	90 e0       	ldi	r25, 0x00	; 0
    10fc:	a9 01       	movw	r20, r18
    10fe:	48 1b       	sub	r20, r24
    1100:	59 0b       	sbc	r21, r25
    1102:	40 93 78 09 	sts	0x0978, r20	; 0x800978 <__TEXT_REGION_LENGTH__+0x700978>
    1106:	50 93 79 09 	sts	0x0979, r21	; 0x800979 <__TEXT_REGION_LENGTH__+0x700979>
	}
    110a:	0f 90       	pop	r0
    110c:	df 91       	pop	r29
    110e:	cf 91       	pop	r28
    1110:	ff 91       	pop	r31
    1112:	ef 91       	pop	r30
    1114:	9f 91       	pop	r25
    1116:	8f 91       	pop	r24
    1118:	5f 91       	pop	r21
    111a:	4f 91       	pop	r20
    111c:	3f 91       	pop	r19
    111e:	2f 91       	pop	r18
    1120:	0f 90       	pop	r0
    1122:	0f be       	out	0x3f, r0	; 63
    1124:	0f 90       	pop	r0
    1126:	1f 90       	pop	r1
    1128:	18 95       	reti

0000112a <tiny_uart_setup>:
#include "tiny_uart.h"
#include "globals.h"


void tiny_uart_setup(void){
	PR.PRPC &= 0b11101111;
    112a:	e0 e7       	ldi	r30, 0x70	; 112
    112c:	f0 e0       	ldi	r31, 0x00	; 0
    112e:	83 81       	ldd	r24, Z+3	; 0x03
    1130:	8f 7e       	andi	r24, 0xEF	; 239
    1132:	83 83       	std	Z+3, r24	; 0x03
	//PR.PRPE &= 0b11111110;  ???
	
	PORTC.DIR |= 0b01001010;
    1134:	e0 e4       	ldi	r30, 0x40	; 64
    1136:	f6 e0       	ldi	r31, 0x06	; 6
    1138:	80 81       	ld	r24, Z
    113a:	8a 64       	ori	r24, 0x4A	; 74
    113c:	80 83       	st	Z, r24
	PORTC.OUT = 0xff;
    113e:	8f ef       	ldi	r24, 0xFF	; 255
    1140:	84 83       	std	Z+4, r24	; 0x04
	PORTC.PIN2CTRL = PORT_INVEN_bm | PORT_OPC_PULLUP_gc;
    1142:	88 e5       	ldi	r24, 0x58	; 88
    1144:	82 8b       	std	Z+18, r24	; 0x12
	//PORTC.REMAP = 0x10; //Remap USART to [7:4]
	#ifndef VERO
		PORTC.REMAP = 0x20; //Swap MOSI and SCK - for small boards only!!!
	#endif
	
	USARTC0.CTRLC = USART_CMODE_MSPI_gc | 0b00000100; //LSB received first, UPCHA disabled
    1146:	e0 ea       	ldi	r30, 0xA0	; 160
    1148:	f8 e0       	ldi	r31, 0x08	; 8
    114a:	84 ec       	ldi	r24, 0xC4	; 196
    114c:	85 83       	std	Z+5, r24	; 0x05
	USARTC0.BAUDCTRLA = 3;  	//BSEL = fper/(2fbaud) -1;  24/(2*3) - 1 = 3
    114e:	83 e0       	ldi	r24, 0x03	; 3
    1150:	86 83       	std	Z+6, r24	; 0x06
	USARTC0.BAUDCTRLB = 0x00;//USART_BSCALE0_bm;
    1152:	17 82       	std	Z+7, r1	; 0x07
	USARTC0.CTRLB = USART_RXEN_bm | USART_TXEN_bm;
    1154:	88 e1       	ldi	r24, 0x18	; 24
    1156:	84 83       	std	Z+4, r24	; 0x04
    1158:	08 95       	ret

0000115a <tiny_spi_setup>:
}


void tiny_spi_setup(void){
	//Power Reduction disable
	PR.PRPC &= 0b11110111;
    115a:	e0 e7       	ldi	r30, 0x70	; 112
    115c:	f0 e0       	ldi	r31, 0x00	; 0
    115e:	83 81       	ldd	r24, Z+3	; 0x03
    1160:	87 7f       	andi	r24, 0xF7	; 247
    1162:	83 83       	std	Z+3, r24	; 0x03
	
	//SPI enable
	SPIC.CTRL = SPI_ENABLE_bm;  //Slave mode
    1164:	e0 ec       	ldi	r30, 0xC0	; 192
    1166:	f8 e0       	ldi	r31, 0x08	; 8
    1168:	80 e4       	ldi	r24, 0x40	; 64
    116a:	80 83       	st	Z, r24
	SPIC.INTCTRL = SPI_INTLVL_HI_gc;
    116c:	83 e0       	ldi	r24, 0x03	; 3
    116e:	81 83       	std	Z+1, r24	; 0x01
	#ifdef VERO
		PORTC.PIN5CTRL = PORT_INVEN_bm | PORT_OPC_PULLUP_gc;
    1170:	88 e5       	ldi	r24, 0x58	; 88
    1172:	80 93 55 06 	sts	0x0655, r24	; 0x800655 <__TEXT_REGION_LENGTH__+0x700655>
    1176:	08 95       	ret

00001178 <__vector_24>:
	#endif
		
	return;
}

ISR(SPIC_INT_vect){
    1178:	1f 92       	push	r1
    117a:	0f 92       	push	r0
    117c:	0f b6       	in	r0, 0x3f	; 63
    117e:	0f 92       	push	r0
    1180:	11 24       	eor	r1, r1
	asm("nop");
    1182:	00 00       	nop
}
    1184:	0f 90       	pop	r0
    1186:	0f be       	out	0x3f, r0	; 63
    1188:	0f 90       	pop	r0
    118a:	1f 90       	pop	r1
    118c:	18 95       	reti

0000118e <sysclk_init>:
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    118e:	0f 93       	push	r16
    1190:	1f 93       	push	r17
    1192:	cf 93       	push	r28
    1194:	df 93       	push	r29
    1196:	00 d0       	rcall	.+0      	; 0x1198 <sysclk_init+0xa>
    1198:	00 d0       	rcall	.+0      	; 0x119a <sysclk_init+0xc>
    119a:	cd b7       	in	r28, 0x3d	; 61
    119c:	de b7       	in	r29, 0x3e	; 62
    119e:	8f ef       	ldi	r24, 0xFF	; 255
    11a0:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x700070>
    11a4:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <__TEXT_REGION_LENGTH__+0x700071>
    11a8:	80 93 72 00 	sts	0x0072, r24	; 0x800072 <__TEXT_REGION_LENGTH__+0x700072>
    11ac:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x700073>
    11b0:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x700074>
    11b4:	80 93 75 00 	sts	0x0075, r24	; 0x800075 <__TEXT_REGION_LENGTH__+0x700075>
    11b8:	80 93 76 00 	sts	0x0076, r24	; 0x800076 <__TEXT_REGION_LENGTH__+0x700076>
    11bc:	64 e0       	ldi	r22, 0x04	; 4
    11be:	81 e4       	ldi	r24, 0x41	; 65
    11c0:	90 e0       	ldi	r25, 0x00	; 0
    11c2:	c1 d5       	rcall	.+2946   	; 0x1d46 <ccp_write_io>
    11c4:	6c e1       	ldi	r22, 0x1C	; 28
    11c6:	70 e0       	ldi	r23, 0x00	; 0
    11c8:	82 e0       	ldi	r24, 0x02	; 2
    11ca:	c3 d5       	rcall	.+2950   	; 0x1d52 <nvm_read_byte>
    11cc:	8a 83       	std	Y+2, r24	; 0x02
    11ce:	6d e1       	ldi	r22, 0x1D	; 29
    11d0:	70 e0       	ldi	r23, 0x00	; 0
    11d2:	82 e0       	ldi	r24, 0x02	; 2
    11d4:	be d5       	rcall	.+2940   	; 0x1d52 <nvm_read_byte>
    11d6:	89 83       	std	Y+1, r24	; 0x01
    11d8:	89 81       	ldd	r24, Y+1	; 0x01
    11da:	9a 81       	ldd	r25, Y+2	; 0x02
    11dc:	01 96       	adiw	r24, 0x01	; 1
    11de:	21 f4       	brne	.+8      	; 0x11e8 <sysclk_init+0x5a>
    11e0:	80 e4       	ldi	r24, 0x40	; 64
    11e2:	93 e2       	ldi	r25, 0x23	; 35
    11e4:	89 83       	std	Y+1, r24	; 0x01
    11e6:	9a 83       	std	Y+2, r25	; 0x02
    11e8:	89 81       	ldd	r24, Y+1	; 0x01
    11ea:	9a 81       	ldd	r25, Y+2	; 0x02
    11ec:	8b 83       	std	Y+3, r24	; 0x03
    11ee:	9c 83       	std	Y+4, r25	; 0x04
    11f0:	e0 e6       	ldi	r30, 0x60	; 96
    11f2:	f0 e0       	ldi	r31, 0x00	; 0
    11f4:	82 83       	std	Z+2, r24	; 0x02
    11f6:	8c 81       	ldd	r24, Y+4	; 0x04
    11f8:	83 83       	std	Z+3, r24	; 0x03
    11fa:	9f b7       	in	r25, 0x3f	; 63
    11fc:	f8 94       	cli
    11fe:	e0 e5       	ldi	r30, 0x50	; 80
    1200:	f0 e0       	ldi	r31, 0x00	; 0
    1202:	80 81       	ld	r24, Z
    1204:	82 60       	ori	r24, 0x02	; 2
    1206:	80 83       	st	Z, r24
    1208:	9f bf       	out	0x3f, r25	; 63
    120a:	81 81       	ldd	r24, Z+1	; 0x01
    120c:	81 ff       	sbrs	r24, 1
    120e:	fd cf       	rjmp	.-6      	; 0x120a <sysclk_init+0x7c>
    1210:	9f b7       	in	r25, 0x3f	; 63
    1212:	f8 94       	cli
    1214:	00 e5       	ldi	r16, 0x50	; 80
    1216:	10 e0       	ldi	r17, 0x00	; 0
    1218:	d8 01       	movw	r26, r16
    121a:	16 96       	adiw	r26, 0x06	; 6
    121c:	8c 91       	ld	r24, X
    121e:	16 97       	sbiw	r26, 0x06	; 6
    1220:	89 7f       	andi	r24, 0xF9	; 249
    1222:	16 96       	adiw	r26, 0x06	; 6
    1224:	8c 93       	st	X, r24
    1226:	16 97       	sbiw	r26, 0x06	; 6
    1228:	e0 e6       	ldi	r30, 0x60	; 96
    122a:	f0 e0       	ldi	r31, 0x00	; 0
    122c:	80 e8       	ldi	r24, 0x80	; 128
    122e:	85 83       	std	Z+5, r24	; 0x05
    1230:	8b eb       	ldi	r24, 0xBB	; 187
    1232:	86 83       	std	Z+6, r24	; 0x06
    1234:	16 96       	adiw	r26, 0x06	; 6
    1236:	8c 91       	ld	r24, X
    1238:	16 97       	sbiw	r26, 0x06	; 6
    123a:	84 60       	ori	r24, 0x04	; 4
    123c:	16 96       	adiw	r26, 0x06	; 6
    123e:	8c 93       	st	X, r24
    1240:	80 81       	ld	r24, Z
    1242:	81 60       	ori	r24, 0x01	; 1
    1244:	80 83       	st	Z, r24
    1246:	9f bf       	out	0x3f, r25	; 63
    1248:	61 e0       	ldi	r22, 0x01	; 1
    124a:	80 e4       	ldi	r24, 0x40	; 64
    124c:	90 e0       	ldi	r25, 0x00	; 0
    124e:	7b d5       	rcall	.+2806   	; 0x1d46 <ccp_write_io>
    1250:	9f b7       	in	r25, 0x3f	; 63
    1252:	f8 94       	cli
    1254:	f8 01       	movw	r30, r16
    1256:	80 81       	ld	r24, Z
    1258:	8e 7f       	andi	r24, 0xFE	; 254
    125a:	80 83       	st	Z, r24
    125c:	9f bf       	out	0x3f, r25	; 63
    125e:	24 96       	adiw	r28, 0x04	; 4
    1260:	cd bf       	out	0x3d, r28	; 61
    1262:	de bf       	out	0x3e, r29	; 62
    1264:	df 91       	pop	r29
    1266:	cf 91       	pop	r28
    1268:	1f 91       	pop	r17
    126a:	0f 91       	pop	r16
    126c:	08 95       	ret

0000126e <sysclk_enable_module>:
    126e:	9f b7       	in	r25, 0x3f	; 63
    1270:	f8 94       	cli
    1272:	e8 2f       	mov	r30, r24
    1274:	f0 e0       	ldi	r31, 0x00	; 0
    1276:	e0 59       	subi	r30, 0x90	; 144
    1278:	ff 4f       	sbci	r31, 0xFF	; 255
    127a:	60 95       	com	r22
    127c:	80 81       	ld	r24, Z
    127e:	68 23       	and	r22, r24
    1280:	60 83       	st	Z, r22
    1282:	9f bf       	out	0x3f, r25	; 63
    1284:	08 95       	ret

00001286 <sysclk_enable_usb>:

	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
    1286:	86 30       	cpi	r24, 0x06	; 6
    1288:	11 f0       	breq	.+4      	; 0x128e <sysclk_enable_usb+0x8>
		prescaler = CLK_USBPSDIV_8_gc;
	}
	else {
		prescaler = 0;
    128a:	60 e0       	ldi	r22, 0x00	; 0
    128c:	01 c0       	rjmp	.+2      	; 0x1290 <sysclk_enable_usb+0xa>
	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
		prescaler = CLK_USBPSDIV_8_gc;
    128e:	68 e1       	ldi	r22, 0x18	; 24

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    1290:	80 91 51 00 	lds	r24, 0x0051	; 0x800051 <__TEXT_REGION_LENGTH__+0x700051>
	/*
	 * Switch to the system clock selected by the user.
	 */
	switch (CONFIG_USBCLK_SOURCE) {
	case USBCLK_SRC_RCOSC:
		if (!osc_is_ready(OSC_ID_RC32MHZ)) {
    1294:	81 fd       	sbrc	r24, 1
    1296:	26 c0       	rjmp	.+76     	; 0x12e4 <sysclk_enable_usb+0x5e>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    1298:	9f b7       	in	r25, 0x3f	; 63
	cpu_irq_disable();
    129a:	f8 94       	cli
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
    129c:	e0 e5       	ldi	r30, 0x50	; 80
    129e:	f0 e0       	ldi	r31, 0x00	; 0
    12a0:	80 81       	ld	r24, Z
    12a2:	82 60       	ori	r24, 0x02	; 2
    12a4:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    12a6:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    12a8:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
    12aa:	81 ff       	sbrs	r24, 1
    12ac:	fd cf       	rjmp	.-6      	; 0x12a8 <sysclk_enable_usb+0x22>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags = SREG;
    12ae:	9f b7       	in	r25, 0x3f	; 63
	cpu_irq_disable();
    12b0:	f8 94       	cli
# if !XMEGA_E
				|| (ref_id == OSC_ID_USBSOF)
#endif
				);

		OSC.DFLLCTRL &= ~(OSC_RC32MCREF_gm);
    12b2:	a0 e5       	ldi	r26, 0x50	; 80
    12b4:	b0 e0       	ldi	r27, 0x00	; 0
    12b6:	16 96       	adiw	r26, 0x06	; 6
    12b8:	8c 91       	ld	r24, X
    12ba:	16 97       	sbiw	r26, 0x06	; 6
    12bc:	89 7f       	andi	r24, 0xF9	; 249
    12be:	16 96       	adiw	r26, 0x06	; 6
    12c0:	8c 93       	st	X, r24
    12c2:	16 97       	sbiw	r26, 0x06	; 6
		else if (ref_id == OSC_ID_USBSOF) {
			/*
			 * Calibrate 32MRC at 48MHz using USB SOF
			 * 48MHz / 1kHz = 0xBB80
			 */
			DFLLRC32M.COMP1 = 0x80;
    12c4:	e0 e6       	ldi	r30, 0x60	; 96
    12c6:	f0 e0       	ldi	r31, 0x00	; 0
    12c8:	80 e8       	ldi	r24, 0x80	; 128
    12ca:	85 83       	std	Z+5, r24	; 0x05
			DFLLRC32M.COMP2 = 0xBB;
    12cc:	8b eb       	ldi	r24, 0xBB	; 187
    12ce:	86 83       	std	Z+6, r24	; 0x06
			OSC.DFLLCTRL |= OSC_RC32MCREF_USBSOF_gc;
    12d0:	16 96       	adiw	r26, 0x06	; 6
    12d2:	8c 91       	ld	r24, X
    12d4:	16 97       	sbiw	r26, 0x06	; 6
    12d6:	84 60       	ori	r24, 0x04	; 4
    12d8:	16 96       	adiw	r26, 0x06	; 6
    12da:	8c 93       	st	X, r24
			OSC.DFLLCTRL &= ~(OSC_RC32MCREF_bm);
# endif
		}
#endif

		DFLLRC32M.CTRL |= DFLL_ENABLE_bm;
    12dc:	80 81       	ld	r24, Z
    12de:	81 60       	ori	r24, 0x01	; 1
    12e0:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    12e2:	9f bf       	out	0x3f, r25	; 63
			}
			osc_enable_autocalibration(OSC_ID_RC32MHZ,
					CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
#endif
		}
		ccp_write_io((uint8_t *)&CLK.USBCTRL, (prescaler)
    12e4:	63 60       	ori	r22, 0x03	; 3
    12e6:	84 e4       	ldi	r24, 0x44	; 68
    12e8:	90 e0       	ldi	r25, 0x00	; 0
    12ea:	2d d5       	rcall	.+2650   	; 0x1d46 <ccp_write_io>
	default:
		Assert(false);
		break;
	}

	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_USB);
    12ec:	60 e4       	ldi	r22, 0x40	; 64
    12ee:	80 e0       	ldi	r24, 0x00	; 0
    12f0:	be cf       	rjmp	.-132    	; 0x126e <sysclk_enable_module>
    12f2:	08 95       	ret

000012f4 <udi_vendor_getsetting>:
}

uint8_t udi_vendor_getsetting(void)
{
	return udi_vendor_alternate_setting;
}
    12f4:	80 91 b7 20 	lds	r24, 0x20B7	; 0x8020b7 <udi_vendor_alternate_setting>
    12f8:	08 95       	ret

000012fa <udi_vendor_enable>:
 * \name Internal routines
 */
//@{
bool udi_vendor_enable(void)
{
	udi_vendor_alternate_setting = udc_get_interface_desc()->bAlternateSetting;
    12fa:	40 d1       	rcall	.+640    	; 0x157c <udc_get_interface_desc>
    12fc:	fc 01       	movw	r30, r24
    12fe:	83 81       	ldd	r24, Z+3	; 0x03
    1300:	80 93 b7 20 	sts	0x20B7, r24	; 0x8020b7 <udi_vendor_alternate_setting>
	if (0 == udi_vendor_alternate_setting) {
    1304:	81 11       	cpse	r24, r1
    1306:	02 c0       	rjmp	.+4      	; 0x130c <udi_vendor_enable+0x12>
		// Call application callback
		// to notify that interface is enabled
		if (!UDI_VENDOR_ENABLE_EXT()) {
    1308:	56 c8       	rjmp	.-3924   	; 0x3b6 <main_vendor_enable>
    130a:	08 95       	ret
			return false;
		}
	}
	return true;
    130c:	81 e0       	ldi	r24, 0x01	; 1
}
    130e:	08 95       	ret

00001310 <udi_vendor_disable>:


void udi_vendor_disable(void)
{
	if (1 == udi_vendor_alternate_setting) {
    1310:	80 91 b7 20 	lds	r24, 0x20B7	; 0x8020b7 <udi_vendor_alternate_setting>
    1314:	81 30       	cpi	r24, 0x01	; 1
    1316:	09 f4       	brne	.+2      	; 0x131a <udi_vendor_disable+0xa>
		UDI_VENDOR_DISABLE_EXT();
    1318:	68 c8       	rjmp	.-3888   	; 0x3ea <main_vendor_disable>
    131a:	08 95       	ret

0000131c <udi_vendor_setup>:
}


bool udi_vendor_setup(void)
{
	if (Udd_setup_is_in()) {
    131c:	80 91 5a 24 	lds	r24, 0x245A	; 0x80245a <udd_g_ctrlreq>
    1320:	88 23       	and	r24, r24
    1322:	4c f4       	brge	.+18     	; 0x1336 <udi_vendor_setup+0x1a>
		if ((Udd_setup_type() == USB_REQ_TYPE_VENDOR)
    1324:	80 76       	andi	r24, 0x60	; 96
    1326:	80 34       	cpi	r24, 0x40	; 64
    1328:	a9 f4       	brne	.+42     	; 0x1354 <udi_vendor_setup+0x38>
				&& (udd_g_ctrlreq.req.bRequest == 0)) {
    132a:	80 91 5b 24 	lds	r24, 0x245B	; 0x80245b <udd_g_ctrlreq+0x1>
    132e:	81 11       	cpse	r24, r1
    1330:	13 c0       	rjmp	.+38     	; 0x1358 <udi_vendor_setup+0x3c>
			return UDI_VENDOR_SETUP_IN_RECEIVED();
    1332:	60 c8       	rjmp	.-3904   	; 0x3f4 <main_setup_in_received>
    1334:	08 95       	ret
		}
	}
	if (Udd_setup_is_out()) {
		if ((Udd_setup_type() == USB_REQ_TYPE_VENDOR)
    1336:	80 76       	andi	r24, 0x60	; 96
    1338:	80 34       	cpi	r24, 0x40	; 64
    133a:	81 f4       	brne	.+32     	; 0x135c <udi_vendor_setup+0x40>
				&& (udd_g_ctrlreq.req.bRequest == 0)
    133c:	80 91 5b 24 	lds	r24, 0x245B	; 0x80245b <udd_g_ctrlreq+0x1>
    1340:	81 11       	cpse	r24, r1
    1342:	0e c0       	rjmp	.+28     	; 0x1360 <udi_vendor_setup+0x44>
				&& (0 != udd_g_ctrlreq.req.wLength)) {
    1344:	80 91 60 24 	lds	r24, 0x2460	; 0x802460 <udd_g_ctrlreq+0x6>
    1348:	90 91 61 24 	lds	r25, 0x2461	; 0x802461 <udd_g_ctrlreq+0x7>
    134c:	89 2b       	or	r24, r25
    134e:	51 f0       	breq	.+20     	; 0x1364 <udi_vendor_setup+0x48>
			return UDI_VENDOR_SETUP_OUT_RECEIVED();
    1350:	4f c8       	rjmp	.-3938   	; 0x3f0 <main_setup_out_received>
    1352:	08 95       	ret
		}
	}
	return false; // Not supported request
    1354:	80 e0       	ldi	r24, 0x00	; 0
    1356:	08 95       	ret
    1358:	80 e0       	ldi	r24, 0x00	; 0
    135a:	08 95       	ret
    135c:	80 e0       	ldi	r24, 0x00	; 0
    135e:	08 95       	ret
    1360:	80 e0       	ldi	r24, 0x00	; 0
    1362:	08 95       	ret
    1364:	80 e0       	ldi	r24, 0x00	; 0
}
    1366:	08 95       	ret

00001368 <udi_vendor_iso_in_run>:
 *
 * \return \c 1 if function was successfully done, otherwise \c 0.
 */
bool udi_vendor_iso_in_run(uint8_t * buf, iram_size_t buf_size,
		udd_callback_trans_t callback)
{
    1368:	0f 93       	push	r16
    136a:	1f 93       	push	r17
    136c:	9b 01       	movw	r18, r22
	return udd_ep_run(UDI_VENDOR_EP_ISO_IN,
    136e:	8a 01       	movw	r16, r20
    1370:	ac 01       	movw	r20, r24
    1372:	60 e0       	ldi	r22, 0x00	; 0
    1374:	81 e8       	ldi	r24, 0x81	; 129
    1376:	0e 94 17 13 	call	0x262e	; 0x262e <udd_ep_run>
			false,
			buf,
			buf_size,
			callback);
}
    137a:	1f 91       	pop	r17
    137c:	0f 91       	pop	r16
    137e:	08 95       	ret

00001380 <udi_vendor_iso_in_run2>:

bool udi_vendor_iso_in_run2(uint8_t * buf, iram_size_t buf_size,
udd_callback_trans_t callback)
{
    1380:	0f 93       	push	r16
    1382:	1f 93       	push	r17
    1384:	9b 01       	movw	r18, r22
	return udd_ep_run(UDI_VENDOR_EP_ISO_IN + 1,
    1386:	8a 01       	movw	r16, r20
    1388:	ac 01       	movw	r20, r24
    138a:	60 e0       	ldi	r22, 0x00	; 0
    138c:	82 e8       	ldi	r24, 0x82	; 130
    138e:	0e 94 17 13 	call	0x262e	; 0x262e <udd_ep_run>
	false,
	buf,
	buf_size,
	callback);
}
    1392:	1f 91       	pop	r17
    1394:	0f 91       	pop	r16
    1396:	08 95       	ret

00001398 <udi_vendor_iso_in_run3>:

bool udi_vendor_iso_in_run3(uint8_t * buf, iram_size_t buf_size,
udd_callback_trans_t callback)
{
    1398:	0f 93       	push	r16
    139a:	1f 93       	push	r17
    139c:	9b 01       	movw	r18, r22
	return udd_ep_run(UDI_VENDOR_EP_ISO_IN + 2,
    139e:	8a 01       	movw	r16, r20
    13a0:	ac 01       	movw	r20, r24
    13a2:	60 e0       	ldi	r22, 0x00	; 0
    13a4:	83 e8       	ldi	r24, 0x83	; 131
    13a6:	0e 94 17 13 	call	0x262e	; 0x262e <udd_ep_run>
	false,
	buf,
	buf_size,
	callback);
}
    13aa:	1f 91       	pop	r17
    13ac:	0f 91       	pop	r16
    13ae:	08 95       	ret

000013b0 <udc_next_desc_in_iface>:
/*! \brief Stop the USB Device stack
 */
void udc_stop(void)
{
	udd_disable();
	udc_reset();
    13b0:	e0 91 bc 20 	lds	r30, 0x20BC	; 0x8020bc <udc_ptr_conf>
    13b4:	f0 91 bd 20 	lds	r31, 0x20BD	; 0x8020bd <udc_ptr_conf+0x1>
    13b8:	01 90       	ld	r0, Z+
    13ba:	f0 81       	ld	r31, Z
    13bc:	e0 2d       	mov	r30, r0
    13be:	22 81       	ldd	r18, Z+2	; 0x02
    13c0:	33 81       	ldd	r19, Z+3	; 0x03
    13c2:	2e 0f       	add	r18, r30
    13c4:	3f 1f       	adc	r19, r31
    13c6:	fc 01       	movw	r30, r24
    13c8:	40 81       	ld	r20, Z
    13ca:	e4 0f       	add	r30, r20
    13cc:	f1 1d       	adc	r31, r1
    13ce:	e2 17       	cp	r30, r18
    13d0:	f3 07       	cpc	r31, r19
    13d2:	b8 f4       	brcc	.+46     	; 0x1402 <udc_next_desc_in_iface+0x52>
    13d4:	81 81       	ldd	r24, Z+1	; 0x01
    13d6:	84 30       	cpi	r24, 0x04	; 4
    13d8:	b9 f0       	breq	.+46     	; 0x1408 <udc_next_desc_in_iface+0x58>
    13da:	86 13       	cpse	r24, r22
    13dc:	09 c0       	rjmp	.+18     	; 0x13f0 <udc_next_desc_in_iface+0x40>
    13de:	05 c0       	rjmp	.+10     	; 0x13ea <udc_next_desc_in_iface+0x3a>
    13e0:	81 81       	ldd	r24, Z+1	; 0x01
    13e2:	84 30       	cpi	r24, 0x04	; 4
    13e4:	a1 f0       	breq	.+40     	; 0x140e <udc_next_desc_in_iface+0x5e>
    13e6:	86 13       	cpse	r24, r22
    13e8:	03 c0       	rjmp	.+6      	; 0x13f0 <udc_next_desc_in_iface+0x40>
    13ea:	8e 2f       	mov	r24, r30
    13ec:	9f 2f       	mov	r25, r31
    13ee:	08 95       	ret
    13f0:	80 81       	ld	r24, Z
    13f2:	e8 0f       	add	r30, r24
    13f4:	f1 1d       	adc	r31, r1
    13f6:	e2 17       	cp	r30, r18
    13f8:	f3 07       	cpc	r31, r19
    13fa:	90 f3       	brcs	.-28     	; 0x13e0 <udc_next_desc_in_iface+0x30>
    13fc:	80 e0       	ldi	r24, 0x00	; 0
    13fe:	90 e0       	ldi	r25, 0x00	; 0
    1400:	08 95       	ret
    1402:	80 e0       	ldi	r24, 0x00	; 0
    1404:	90 e0       	ldi	r25, 0x00	; 0
    1406:	08 95       	ret
    1408:	80 e0       	ldi	r24, 0x00	; 0
    140a:	90 e0       	ldi	r25, 0x00	; 0
    140c:	08 95       	ret
    140e:	80 e0       	ldi	r24, 0x00	; 0
    1410:	90 e0       	ldi	r25, 0x00	; 0
    1412:	08 95       	ret

00001414 <udc_valid_address>:
    1414:	80 91 5c 24 	lds	r24, 0x245C	; 0x80245c <udd_g_ctrlreq+0x2>
    1418:	8f 77       	andi	r24, 0x7F	; 127
    141a:	0c 94 45 12 	jmp	0x248a	; 0x248a <udd_set_address>
    141e:	08 95       	ret

00001420 <udc_update_iface_desc>:
    1420:	90 91 be 20 	lds	r25, 0x20BE	; 0x8020be <udc_num_configuration>
    1424:	99 23       	and	r25, r25
    1426:	81 f1       	breq	.+96     	; 0x1488 <udc_update_iface_desc+0x68>
    1428:	e0 91 bc 20 	lds	r30, 0x20BC	; 0x8020bc <udc_ptr_conf>
    142c:	f0 91 bd 20 	lds	r31, 0x20BD	; 0x8020bd <udc_ptr_conf+0x1>
    1430:	01 90       	ld	r0, Z+
    1432:	f0 81       	ld	r31, Z
    1434:	e0 2d       	mov	r30, r0
    1436:	94 81       	ldd	r25, Z+4	; 0x04
    1438:	89 17       	cp	r24, r25
    143a:	40 f5       	brcc	.+80     	; 0x148c <udc_update_iface_desc+0x6c>
    143c:	e0 93 ba 20 	sts	0x20BA, r30	; 0x8020ba <udc_ptr_iface>
    1440:	f0 93 bb 20 	sts	0x20BB, r31	; 0x8020bb <udc_ptr_iface+0x1>
    1444:	22 81       	ldd	r18, Z+2	; 0x02
    1446:	33 81       	ldd	r19, Z+3	; 0x03
    1448:	2e 0f       	add	r18, r30
    144a:	3f 1f       	adc	r19, r31
    144c:	e2 17       	cp	r30, r18
    144e:	f3 07       	cpc	r31, r19
    1450:	f8 f4       	brcc	.+62     	; 0x1490 <udc_update_iface_desc+0x70>
    1452:	91 81       	ldd	r25, Z+1	; 0x01
    1454:	94 30       	cpi	r25, 0x04	; 4
    1456:	61 f4       	brne	.+24     	; 0x1470 <udc_update_iface_desc+0x50>
    1458:	92 81       	ldd	r25, Z+2	; 0x02
    145a:	98 13       	cpse	r25, r24
    145c:	09 c0       	rjmp	.+18     	; 0x1470 <udc_update_iface_desc+0x50>
    145e:	93 81       	ldd	r25, Z+3	; 0x03
    1460:	96 13       	cpse	r25, r22
    1462:	06 c0       	rjmp	.+12     	; 0x1470 <udc_update_iface_desc+0x50>
    1464:	e0 93 ba 20 	sts	0x20BA, r30	; 0x8020ba <udc_ptr_iface>
    1468:	f0 93 bb 20 	sts	0x20BB, r31	; 0x8020bb <udc_ptr_iface+0x1>
    146c:	81 e0       	ldi	r24, 0x01	; 1
    146e:	08 95       	ret
    1470:	90 81       	ld	r25, Z
    1472:	e9 0f       	add	r30, r25
    1474:	f1 1d       	adc	r31, r1
    1476:	e2 17       	cp	r30, r18
    1478:	f3 07       	cpc	r31, r19
    147a:	58 f3       	brcs	.-42     	; 0x1452 <udc_update_iface_desc+0x32>
    147c:	e0 93 ba 20 	sts	0x20BA, r30	; 0x8020ba <udc_ptr_iface>
    1480:	f0 93 bb 20 	sts	0x20BB, r31	; 0x8020bb <udc_ptr_iface+0x1>
    1484:	80 e0       	ldi	r24, 0x00	; 0
    1486:	08 95       	ret
    1488:	80 e0       	ldi	r24, 0x00	; 0
    148a:	08 95       	ret
    148c:	80 e0       	ldi	r24, 0x00	; 0
    148e:	08 95       	ret
    1490:	80 e0       	ldi	r24, 0x00	; 0
    1492:	08 95       	ret

00001494 <udc_iface_disable>:
    1494:	ef 92       	push	r14
    1496:	ff 92       	push	r15
    1498:	1f 93       	push	r17
    149a:	cf 93       	push	r28
    149c:	df 93       	push	r29
    149e:	c8 2f       	mov	r28, r24
    14a0:	60 e0       	ldi	r22, 0x00	; 0
    14a2:	be df       	rcall	.-132    	; 0x1420 <udc_update_iface_desc>
    14a4:	18 2f       	mov	r17, r24
    14a6:	88 23       	and	r24, r24
    14a8:	81 f1       	breq	.+96     	; 0x150a <udc_iface_disable+0x76>
    14aa:	a0 91 bc 20 	lds	r26, 0x20BC	; 0x8020bc <udc_ptr_conf>
    14ae:	b0 91 bd 20 	lds	r27, 0x20BD	; 0x8020bd <udc_ptr_conf+0x1>
    14b2:	ec 2f       	mov	r30, r28
    14b4:	f0 e0       	ldi	r31, 0x00	; 0
    14b6:	ee 0f       	add	r30, r30
    14b8:	ff 1f       	adc	r31, r31
    14ba:	12 96       	adiw	r26, 0x02	; 2
    14bc:	8d 91       	ld	r24, X+
    14be:	9c 91       	ld	r25, X
    14c0:	13 97       	sbiw	r26, 0x03	; 3
    14c2:	e8 0f       	add	r30, r24
    14c4:	f9 1f       	adc	r31, r25
    14c6:	e0 80       	ld	r14, Z
    14c8:	f1 80       	ldd	r15, Z+1	; 0x01
    14ca:	d7 01       	movw	r26, r14
    14cc:	16 96       	adiw	r26, 0x06	; 6
    14ce:	ed 91       	ld	r30, X+
    14d0:	fc 91       	ld	r31, X
    14d2:	17 97       	sbiw	r26, 0x07	; 7
    14d4:	09 95       	icall
    14d6:	68 2f       	mov	r22, r24
    14d8:	8c 2f       	mov	r24, r28
    14da:	a2 df       	rcall	.-188    	; 0x1420 <udc_update_iface_desc>
    14dc:	18 2f       	mov	r17, r24
    14de:	88 23       	and	r24, r24
    14e0:	a1 f0       	breq	.+40     	; 0x150a <udc_iface_disable+0x76>
    14e2:	c0 91 ba 20 	lds	r28, 0x20BA	; 0x8020ba <udc_ptr_iface>
    14e6:	d0 91 bb 20 	lds	r29, 0x20BB	; 0x8020bb <udc_ptr_iface+0x1>
    14ea:	65 e0       	ldi	r22, 0x05	; 5
    14ec:	ce 01       	movw	r24, r28
    14ee:	60 df       	rcall	.-320    	; 0x13b0 <udc_next_desc_in_iface>
    14f0:	ec 01       	movw	r28, r24
    14f2:	89 2b       	or	r24, r25
    14f4:	21 f0       	breq	.+8      	; 0x14fe <udc_iface_disable+0x6a>
    14f6:	8a 81       	ldd	r24, Y+2	; 0x02
    14f8:	0e 94 1a 14 	call	0x2834	; 0x2834 <udd_ep_free>
    14fc:	f6 cf       	rjmp	.-20     	; 0x14ea <udc_iface_disable+0x56>
    14fe:	d7 01       	movw	r26, r14
    1500:	12 96       	adiw	r26, 0x02	; 2
    1502:	ed 91       	ld	r30, X+
    1504:	fc 91       	ld	r31, X
    1506:	13 97       	sbiw	r26, 0x03	; 3
    1508:	09 95       	icall
    150a:	81 2f       	mov	r24, r17
    150c:	df 91       	pop	r29
    150e:	cf 91       	pop	r28
    1510:	1f 91       	pop	r17
    1512:	ff 90       	pop	r15
    1514:	ef 90       	pop	r14
    1516:	08 95       	ret

00001518 <udc_iface_enable>:
    1518:	1f 93       	push	r17
    151a:	cf 93       	push	r28
    151c:	df 93       	push	r29
    151e:	18 2f       	mov	r17, r24
    1520:	7f df       	rcall	.-258    	; 0x1420 <udc_update_iface_desc>
    1522:	88 23       	and	r24, r24
    1524:	39 f1       	breq	.+78     	; 0x1574 <udc_iface_enable+0x5c>
    1526:	c0 91 ba 20 	lds	r28, 0x20BA	; 0x8020ba <udc_ptr_iface>
    152a:	d0 91 bb 20 	lds	r29, 0x20BB	; 0x8020bb <udc_ptr_iface+0x1>
    152e:	65 e0       	ldi	r22, 0x05	; 5
    1530:	ce 01       	movw	r24, r28
    1532:	3e df       	rcall	.-388    	; 0x13b0 <udc_next_desc_in_iface>
    1534:	ec 01       	movw	r28, r24
    1536:	89 2b       	or	r24, r25
    1538:	41 f0       	breq	.+16     	; 0x154a <udc_iface_enable+0x32>
    153a:	4c 81       	ldd	r20, Y+4	; 0x04
    153c:	5d 81       	ldd	r21, Y+5	; 0x05
    153e:	6b 81       	ldd	r22, Y+3	; 0x03
    1540:	8a 81       	ldd	r24, Y+2	; 0x02
    1542:	b0 d7       	rcall	.+3936   	; 0x24a4 <udd_ep_alloc>
    1544:	81 11       	cpse	r24, r1
    1546:	f3 cf       	rjmp	.-26     	; 0x152e <udc_iface_enable+0x16>
    1548:	15 c0       	rjmp	.+42     	; 0x1574 <udc_iface_enable+0x5c>
    154a:	a0 91 bc 20 	lds	r26, 0x20BC	; 0x8020bc <udc_ptr_conf>
    154e:	b0 91 bd 20 	lds	r27, 0x20BD	; 0x8020bd <udc_ptr_conf+0x1>
    1552:	e1 2f       	mov	r30, r17
    1554:	f0 e0       	ldi	r31, 0x00	; 0
    1556:	ee 0f       	add	r30, r30
    1558:	ff 1f       	adc	r31, r31
    155a:	12 96       	adiw	r26, 0x02	; 2
    155c:	8d 91       	ld	r24, X+
    155e:	9c 91       	ld	r25, X
    1560:	13 97       	sbiw	r26, 0x03	; 3
    1562:	e8 0f       	add	r30, r24
    1564:	f9 1f       	adc	r31, r25
    1566:	01 90       	ld	r0, Z+
    1568:	f0 81       	ld	r31, Z
    156a:	e0 2d       	mov	r30, r0
    156c:	01 90       	ld	r0, Z+
    156e:	f0 81       	ld	r31, Z
    1570:	e0 2d       	mov	r30, r0
    1572:	09 95       	icall
    1574:	df 91       	pop	r29
    1576:	cf 91       	pop	r28
    1578:	1f 91       	pop	r17
    157a:	08 95       	ret

0000157c <udc_get_interface_desc>:
    157c:	80 91 ba 20 	lds	r24, 0x20BA	; 0x8020ba <udc_ptr_iface>
    1580:	90 91 bb 20 	lds	r25, 0x20BB	; 0x8020bb <udc_ptr_iface+0x1>
    1584:	08 95       	ret

00001586 <udc_start>:
    1586:	fc c6       	rjmp	.+3576   	; 0x2380 <udd_enable>
    1588:	08 95       	ret

0000158a <udc_reset>:
    158a:	cf 93       	push	r28
    158c:	80 91 be 20 	lds	r24, 0x20BE	; 0x8020be <udc_num_configuration>
    1590:	88 23       	and	r24, r24
    1592:	c1 f0       	breq	.+48     	; 0x15c4 <udc_reset+0x3a>
    1594:	e0 91 bc 20 	lds	r30, 0x20BC	; 0x8020bc <udc_ptr_conf>
    1598:	f0 91 bd 20 	lds	r31, 0x20BD	; 0x8020bd <udc_ptr_conf+0x1>
    159c:	01 90       	ld	r0, Z+
    159e:	f0 81       	ld	r31, Z
    15a0:	e0 2d       	mov	r30, r0
    15a2:	84 81       	ldd	r24, Z+4	; 0x04
    15a4:	88 23       	and	r24, r24
    15a6:	71 f0       	breq	.+28     	; 0x15c4 <udc_reset+0x3a>
    15a8:	c0 e0       	ldi	r28, 0x00	; 0
    15aa:	8c 2f       	mov	r24, r28
    15ac:	73 df       	rcall	.-282    	; 0x1494 <udc_iface_disable>
    15ae:	cf 5f       	subi	r28, 0xFF	; 255
    15b0:	e0 91 bc 20 	lds	r30, 0x20BC	; 0x8020bc <udc_ptr_conf>
    15b4:	f0 91 bd 20 	lds	r31, 0x20BD	; 0x8020bd <udc_ptr_conf+0x1>
    15b8:	01 90       	ld	r0, Z+
    15ba:	f0 81       	ld	r31, Z
    15bc:	e0 2d       	mov	r30, r0
    15be:	84 81       	ldd	r24, Z+4	; 0x04
    15c0:	c8 17       	cp	r28, r24
    15c2:	98 f3       	brcs	.-26     	; 0x15aa <udc_reset+0x20>
    15c4:	10 92 be 20 	sts	0x20BE, r1	; 0x8020be <udc_num_configuration>
    15c8:	10 92 c2 20 	sts	0x20C2, r1	; 0x8020c2 <udc_device_status>
    15cc:	10 92 c3 20 	sts	0x20C3, r1	; 0x8020c3 <udc_device_status+0x1>
    15d0:	cf 91       	pop	r28
    15d2:	08 95       	ret

000015d4 <udc_sof_notify>:
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}

void udc_sof_notify(void)
{
    15d4:	cf 93       	push	r28
	uint8_t iface_num;

	if (udc_num_configuration) {
    15d6:	80 91 be 20 	lds	r24, 0x20BE	; 0x8020be <udc_num_configuration>
    15da:	88 23       	and	r24, r24
    15dc:	49 f1       	breq	.+82     	; 0x1630 <udc_sof_notify+0x5c>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    15de:	a0 91 bc 20 	lds	r26, 0x20BC	; 0x8020bc <udc_ptr_conf>
    15e2:	b0 91 bd 20 	lds	r27, 0x20BD	; 0x8020bd <udc_ptr_conf+0x1>
    15e6:	ed 91       	ld	r30, X+
    15e8:	fc 91       	ld	r31, X
    15ea:	11 97       	sbiw	r26, 0x01	; 1
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    15ec:	84 81       	ldd	r24, Z+4	; 0x04
    15ee:	88 23       	and	r24, r24
    15f0:	f9 f0       	breq	.+62     	; 0x1630 <udc_sof_notify+0x5c>
    15f2:	c0 e0       	ldi	r28, 0x00	; 0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
    15f4:	ec 2f       	mov	r30, r28
    15f6:	f0 e0       	ldi	r31, 0x00	; 0
    15f8:	ee 0f       	add	r30, r30
    15fa:	ff 1f       	adc	r31, r31
    15fc:	12 96       	adiw	r26, 0x02	; 2
    15fe:	8d 91       	ld	r24, X+
    1600:	9c 91       	ld	r25, X
    1602:	13 97       	sbiw	r26, 0x03	; 3
    1604:	e8 0f       	add	r30, r24
    1606:	f9 1f       	adc	r31, r25
    1608:	01 90       	ld	r0, Z+
    160a:	f0 81       	ld	r31, Z
    160c:	e0 2d       	mov	r30, r0
    160e:	00 84       	ldd	r0, Z+8	; 0x08
    1610:	f1 85       	ldd	r31, Z+9	; 0x09
    1612:	e0 2d       	mov	r30, r0
    1614:	30 97       	sbiw	r30, 0x00	; 0
    1616:	09 f0       	breq	.+2      	; 0x161a <udc_sof_notify+0x46>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
    1618:	09 95       	icall
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
    161a:	cf 5f       	subi	r28, 0xFF	; 255
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    161c:	a0 91 bc 20 	lds	r26, 0x20BC	; 0x8020bc <udc_ptr_conf>
    1620:	b0 91 bd 20 	lds	r27, 0x20BD	; 0x8020bd <udc_ptr_conf+0x1>
    1624:	ed 91       	ld	r30, X+
    1626:	fc 91       	ld	r31, X
    1628:	11 97       	sbiw	r26, 0x01	; 1
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    162a:	84 81       	ldd	r24, Z+4	; 0x04
    162c:	c8 17       	cp	r28, r24
    162e:	10 f3       	brcs	.-60     	; 0x15f4 <udc_sof_notify+0x20>
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
			}
		}
	}
}
    1630:	cf 91       	pop	r28
    1632:	08 95       	ret

00001634 <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
    1634:	0f 93       	push	r16
    1636:	1f 93       	push	r17
    1638:	cf 93       	push	r28
    163a:	df 93       	push	r29
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
    163c:	ea e5       	ldi	r30, 0x5A	; 90
    163e:	f4 e2       	ldi	r31, 0x24	; 36
    1640:	12 86       	std	Z+10, r1	; 0x0a
    1642:	13 86       	std	Z+11, r1	; 0x0b
	udd_g_ctrlreq.callback = NULL;
    1644:	14 86       	std	Z+12, r1	; 0x0c
    1646:	15 86       	std	Z+13, r1	; 0x0d
	udd_g_ctrlreq.over_under_run = NULL;
    1648:	16 86       	std	Z+14, r1	; 0x0e
    164a:	17 86       	std	Z+15, r1	; 0x0f

	if (Udd_setup_is_in()) {
    164c:	80 81       	ld	r24, Z
    164e:	88 23       	and	r24, r24
    1650:	3c f4       	brge	.+14     	; 0x1660 <udc_process_setup+0x2c>
		if (udd_g_ctrlreq.req.wLength == 0) {
    1652:	20 91 60 24 	lds	r18, 0x2460	; 0x802460 <udd_g_ctrlreq+0x6>
    1656:	30 91 61 24 	lds	r19, 0x2461	; 0x802461 <udd_g_ctrlreq+0x7>
    165a:	23 2b       	or	r18, r19
    165c:	09 f4       	brne	.+2      	; 0x1660 <udc_process_setup+0x2c>
    165e:	67 c3       	rjmp	.+1742   	; 0x1d2e <udc_process_setup+0x6fa>
			return false; // Error from USB host
		}
	}
	
	if (Udd_setup_type() == USB_REQ_TYPE_VENDOR){
    1660:	80 76       	andi	r24, 0x60	; 96
    1662:	80 34       	cpi	r24, 0x40	; 64
    1664:	09 f0       	breq	.+2      	; 0x1668 <udc_process_setup+0x34>
    1666:	05 c1       	rjmp	.+522    	; 0x1872 <udc_process_setup+0x23e>
	}
	return false;
}

static bool udc_reqvend(void){
	switch (udd_g_ctrlreq.req.bRequest){
    1668:	e0 91 5b 24 	lds	r30, 0x245B	; 0x80245b <udd_g_ctrlreq+0x1>
    166c:	8e 2f       	mov	r24, r30
    166e:	90 e0       	ldi	r25, 0x00	; 0
    1670:	fc 01       	movw	r30, r24
    1672:	e0 5a       	subi	r30, 0xA0	; 160
    1674:	f1 09       	sbc	r31, r1
    1676:	e8 30       	cpi	r30, 0x08	; 8
    1678:	f1 05       	cpc	r31, r1
    167a:	08 f0       	brcs	.+2      	; 0x167e <udc_process_setup+0x4a>
    167c:	f1 c0       	rjmp	.+482    	; 0x1860 <udc_process_setup+0x22c>
    167e:	ea 5f       	subi	r30, 0xFA	; 250
    1680:	fe 4f       	sbci	r31, 0xFE	; 254
    1682:	0c 94 1b 16 	jmp	0x2c36	; 0x2c36 <__tablejump2__>
		case 0xa0: //Break!  (Debug command)
			asm("nop");
    1686:	00 00       	nop
    1688:	56 c3       	rjmp	.+1708   	; 0x1d36 <udc_process_setup+0x702>
			return 1;
		case 0xa1: //Receive waveform for signal gen
			TC_DAC.CTRLA = 0x00;
    168a:	e0 e0       	ldi	r30, 0x00	; 0
    168c:	f8 e0       	ldi	r31, 0x08	; 8
    168e:	10 82       	st	Z, r1
			TC_DAC.PERBUF = udd_g_ctrlreq.req.wValue;
    1690:	ca e5       	ldi	r28, 0x5A	; 90
    1692:	d4 e2       	ldi	r29, 0x24	; 36
    1694:	8a 81       	ldd	r24, Y+2	; 0x02
    1696:	9b 81       	ldd	r25, Y+3	; 0x03
    1698:	86 ab       	std	Z+54, r24	; 0x36
    169a:	97 ab       	std	Z+55, r25	; 0x37
			TC_DAC.CTRLA = (unsigned char) udd_g_ctrlreq.req.wIndex & 0x0F;
    169c:	8c 81       	ldd	r24, Y+4	; 0x04
    169e:	8f 70       	andi	r24, 0x0F	; 15
    16a0:	80 83       	st	Z, r24
			udd_set_setup_payload(dacBuf_CH1, udd_g_ctrlreq.req.wLength);
    16a2:	6e 81       	ldd	r22, Y+6	; 0x06
    16a4:	7f 81       	ldd	r23, Y+7	; 0x07
    16a6:	8a e5       	ldi	r24, 0x5A	; 90
    16a8:	92 e2       	ldi	r25, 0x22	; 34
    16aa:	f5 d6       	rcall	.+3562   	; 0x2496 <udd_set_setup_payload>
			if(dacBuf_len != udd_g_ctrlreq.req.wLength){
    16ac:	8e 81       	ldd	r24, Y+6	; 0x06
    16ae:	9f 81       	ldd	r25, Y+7	; 0x07
    16b0:	20 91 04 20 	lds	r18, 0x2004	; 0x802004 <dacBuf_len>
    16b4:	30 91 05 20 	lds	r19, 0x2005	; 0x802005 <dacBuf_len+0x1>
    16b8:	82 17       	cp	r24, r18
    16ba:	93 07       	cpc	r25, r19
    16bc:	09 f4       	brne	.+2      	; 0x16c0 <udc_process_setup+0x8c>
    16be:	3b c3       	rjmp	.+1654   	; 0x1d36 <udc_process_setup+0x702>
				dacBuf_len = udd_g_ctrlreq.req.wLength;
    16c0:	80 93 04 20 	sts	0x2004, r24	; 0x802004 <dacBuf_len>
    16c4:	90 93 05 20 	sts	0x2005, r25	; 0x802005 <dacBuf_len+0x1>
				switch(global_mode){
    16c8:	e0 91 00 20 	lds	r30, 0x2000	; 0x802000 <__data_start>
    16cc:	8e 2f       	mov	r24, r30
    16ce:	90 e0       	ldi	r25, 0x00	; 0
    16d0:	88 30       	cpi	r24, 0x08	; 8
    16d2:	91 05       	cpc	r25, r1
    16d4:	08 f0       	brcs	.+2      	; 0x16d8 <udc_process_setup+0xa4>
    16d6:	c6 c0       	rjmp	.+396    	; 0x1864 <udc_process_setup+0x230>
    16d8:	fc 01       	movw	r30, r24
    16da:	e2 5f       	subi	r30, 0xF2	; 242
    16dc:	fe 4f       	sbci	r31, 0xFE	; 254
    16de:	0c 94 1b 16 	jmp	0x2c36	; 0x2c36 <__tablejump2__>
					case 0:
					tiny_dma_set_mode_0();
    16e2:	0e 94 a2 02 	call	0x544	; 0x544 <tiny_dma_set_mode_0>
    16e6:	27 c3       	rjmp	.+1614   	; 0x1d36 <udc_process_setup+0x702>
					break;
					case 1:
					tiny_dma_set_mode_1();
    16e8:	0e 94 16 03 	call	0x62c	; 0x62c <tiny_dma_set_mode_1>
    16ec:	24 c3       	rjmp	.+1608   	; 0x1d36 <udc_process_setup+0x702>
					break;
					case 2:
					tiny_dma_set_mode_2();
    16ee:	17 d8       	rcall	.-4050   	; 0x71e <tiny_dma_set_mode_2>
    16f0:	22 c3       	rjmp	.+1604   	; 0x1d36 <udc_process_setup+0x702>
					break;
					case 3:
					tiny_dma_set_mode_3();
    16f2:	89 d8       	rcall	.-3822   	; 0x806 <tiny_dma_set_mode_3>
    16f4:	20 c3       	rjmp	.+1600   	; 0x1d36 <udc_process_setup+0x702>
					break;
					case 4:
					tiny_dma_set_mode_4();
    16f6:	04 d9       	rcall	.-3576   	; 0x900 <tiny_dma_set_mode_4>
    16f8:	1e c3       	rjmp	.+1596   	; 0x1d36 <udc_process_setup+0x702>
					break;
					case 5:
					tiny_dma_set_mode_5();
    16fa:	79 d9       	rcall	.-3342   	; 0x9ee <tiny_dma_set_mode_5>
    16fc:	1c c3       	rjmp	.+1592   	; 0x1d36 <udc_process_setup+0x702>
					break;
					case 6:
					tiny_dma_set_mode_6();
    16fe:	bf d9       	rcall	.-3202   	; 0xa7e <tiny_dma_set_mode_6>
    1700:	1a c3       	rjmp	.+1588   	; 0x1d36 <udc_process_setup+0x702>
					break;
					case 7:
					tiny_dma_set_mode_7();
    1702:	20 da       	rcall	.-3008   	; 0xb44 <tiny_dma_set_mode_7>
    1704:	18 c3       	rjmp	.+1584   	; 0x1d36 <udc_process_setup+0x702>
					break;
				}
			}
			return 1;
		case 0xa2: //CH2 waveform
			TC_AUXDAC.CTRLA = 0x00;
    1706:	e0 e4       	ldi	r30, 0x40	; 64
    1708:	f8 e0       	ldi	r31, 0x08	; 8
    170a:	10 82       	st	Z, r1
			TC_AUXDAC.PERBUF = udd_g_ctrlreq.req.wValue;
    170c:	ca e5       	ldi	r28, 0x5A	; 90
    170e:	d4 e2       	ldi	r29, 0x24	; 36
    1710:	8a 81       	ldd	r24, Y+2	; 0x02
    1712:	9b 81       	ldd	r25, Y+3	; 0x03
    1714:	86 ab       	std	Z+54, r24	; 0x36
    1716:	97 ab       	std	Z+55, r25	; 0x37
			TC_AUXDAC.CTRLA = (unsigned char) udd_g_ctrlreq.req.wIndex & 0x0F;
    1718:	8c 81       	ldd	r24, Y+4	; 0x04
    171a:	8f 70       	andi	r24, 0x0F	; 15
    171c:	80 83       	st	Z, r24
			udd_set_setup_payload(dacBuf_CH2, udd_g_ctrlreq.req.wLength);
    171e:	6e 81       	ldd	r22, Y+6	; 0x06
    1720:	7f 81       	ldd	r23, Y+7	; 0x07
    1722:	8a e6       	ldi	r24, 0x6A	; 106
    1724:	94 e2       	ldi	r25, 0x24	; 36
    1726:	b7 d6       	rcall	.+3438   	; 0x2496 <udd_set_setup_payload>
			if(auxDacBufLen != udd_g_ctrlreq.req.wLength){
    1728:	8e 81       	ldd	r24, Y+6	; 0x06
    172a:	9f 81       	ldd	r25, Y+7	; 0x07
    172c:	20 91 02 20 	lds	r18, 0x2002	; 0x802002 <auxDacBufLen>
    1730:	30 91 03 20 	lds	r19, 0x2003	; 0x802003 <auxDacBufLen+0x1>
    1734:	82 17       	cp	r24, r18
    1736:	93 07       	cpc	r25, r19
    1738:	09 f4       	brne	.+2      	; 0x173c <udc_process_setup+0x108>
    173a:	fd c2       	rjmp	.+1530   	; 0x1d36 <udc_process_setup+0x702>
				auxDacBufLen = udd_g_ctrlreq.req.wLength;
    173c:	80 93 02 20 	sts	0x2002, r24	; 0x802002 <auxDacBufLen>
    1740:	90 93 03 20 	sts	0x2003, r25	; 0x802003 <auxDacBufLen+0x1>
				switch(global_mode){
    1744:	e0 91 00 20 	lds	r30, 0x2000	; 0x802000 <__data_start>
    1748:	8e 2f       	mov	r24, r30
    174a:	90 e0       	ldi	r25, 0x00	; 0
    174c:	88 30       	cpi	r24, 0x08	; 8
    174e:	91 05       	cpc	r25, r1
    1750:	08 f0       	brcs	.+2      	; 0x1754 <udc_process_setup+0x120>
    1752:	8a c0       	rjmp	.+276    	; 0x1868 <udc_process_setup+0x234>
    1754:	fc 01       	movw	r30, r24
    1756:	ea 5e       	subi	r30, 0xEA	; 234
    1758:	fe 4f       	sbci	r31, 0xFE	; 254
    175a:	0c 94 1b 16 	jmp	0x2c36	; 0x2c36 <__tablejump2__>
					case 0:
					tiny_dma_set_mode_0();
    175e:	0e 94 a2 02 	call	0x544	; 0x544 <tiny_dma_set_mode_0>
    1762:	e9 c2       	rjmp	.+1490   	; 0x1d36 <udc_process_setup+0x702>
					break;
					case 1:
					tiny_dma_set_mode_1();
    1764:	0e 94 16 03 	call	0x62c	; 0x62c <tiny_dma_set_mode_1>
    1768:	e6 c2       	rjmp	.+1484   	; 0x1d36 <udc_process_setup+0x702>
					break;
					case 2:
					tiny_dma_set_mode_2();
    176a:	0e 94 8f 03 	call	0x71e	; 0x71e <tiny_dma_set_mode_2>
    176e:	e3 c2       	rjmp	.+1478   	; 0x1d36 <udc_process_setup+0x702>
					break;
					case 3:
					tiny_dma_set_mode_3();
    1770:	4a d8       	rcall	.-3948   	; 0x806 <tiny_dma_set_mode_3>
    1772:	e1 c2       	rjmp	.+1474   	; 0x1d36 <udc_process_setup+0x702>
					break;
					case 4:
					tiny_dma_set_mode_4();
    1774:	c5 d8       	rcall	.-3702   	; 0x900 <tiny_dma_set_mode_4>
    1776:	df c2       	rjmp	.+1470   	; 0x1d36 <udc_process_setup+0x702>
					break;
					case 5:
					tiny_dma_set_mode_5();
    1778:	3a d9       	rcall	.-3468   	; 0x9ee <tiny_dma_set_mode_5>
    177a:	dd c2       	rjmp	.+1466   	; 0x1d36 <udc_process_setup+0x702>
					break;
					case 6:
					tiny_dma_set_mode_6();
    177c:	80 d9       	rcall	.-3328   	; 0xa7e <tiny_dma_set_mode_6>
    177e:	db c2       	rjmp	.+1462   	; 0x1d36 <udc_process_setup+0x702>
					break;
					case 7:
					tiny_dma_set_mode_7();
    1780:	e1 d9       	rcall	.-3134   	; 0xb44 <tiny_dma_set_mode_7>
    1782:	d9 c2       	rjmp	.+1458   	; 0x1d36 <udc_process_setup+0x702>
					break;
				}
			}
			return 1;
		case 0xa3: //PSU voltage control
			TC_PSU.CCA = 0;
    1784:	10 92 68 09 	sts	0x0968, r1	; 0x800968 <__TEXT_REGION_LENGTH__+0x700968>
    1788:	10 92 69 09 	sts	0x0969, r1	; 0x800969 <__TEXT_REGION_LENGTH__+0x700969>
			PSU_target = udd_g_ctrlreq.req.wValue;
    178c:	80 91 5c 24 	lds	r24, 0x245C	; 0x80245c <udd_g_ctrlreq+0x2>
    1790:	80 93 b2 20 	sts	0x20B2, r24	; 0x8020b2 <__data_end>
    1794:	d0 c2       	rjmp	.+1440   	; 0x1d36 <udc_process_setup+0x702>
			return 1;
		case 0xa4: //Triple mode
			PORTB.OUT = udd_g_ctrlreq.req.wValue;
    1796:	80 91 5c 24 	lds	r24, 0x245C	; 0x80245c <udd_g_ctrlreq+0x2>
    179a:	80 93 24 06 	sts	0x0624, r24	; 0x800624 <__TEXT_REGION_LENGTH__+0x700624>
    179e:	cb c2       	rjmp	.+1430   	; 0x1d36 <udc_process_setup+0x702>
			return 1;			
		case 0xa5: //Control Gain and Scope modes
			switch(udd_g_ctrlreq.req.wValue){
    17a0:	e0 91 5c 24 	lds	r30, 0x245C	; 0x80245c <udd_g_ctrlreq+0x2>
    17a4:	f0 91 5d 24 	lds	r31, 0x245D	; 0x80245d <udd_g_ctrlreq+0x3>
    17a8:	e8 30       	cpi	r30, 0x08	; 8
    17aa:	f1 05       	cpc	r31, r1
    17ac:	08 f0       	brcs	.+2      	; 0x17b0 <udc_process_setup+0x17c>
    17ae:	5e c0       	rjmp	.+188    	; 0x186c <udc_process_setup+0x238>
    17b0:	e2 5e       	subi	r30, 0xE2	; 226
    17b2:	fe 4f       	sbci	r31, 0xFE	; 254
    17b4:	0c 94 1b 16 	jmp	0x2c36	; 0x2c36 <__tablejump2__>
				case 0:  //Mode 0
					tiny_adc_setup(0, 0);
    17b8:	60 e0       	ldi	r22, 0x00	; 0
    17ba:	80 e0       	ldi	r24, 0x00	; 0
    17bc:	0e 94 28 02 	call	0x450	; 0x450 <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex);
    17c0:	80 91 5e 24 	lds	r24, 0x245E	; 0x80245e <udd_g_ctrlreq+0x4>
    17c4:	0e 94 fc 01 	call	0x3f8	; 0x3f8 <tiny_adc_ch0setup>
					tiny_dma_set_mode_0();
    17c8:	0e 94 a2 02 	call	0x544	; 0x544 <tiny_dma_set_mode_0>
    17cc:	b4 c2       	rjmp	.+1384   	; 0x1d36 <udc_process_setup+0x702>
					break;
				case 1:  //Mode 1
					tiny_adc_setup(0, 0);
    17ce:	60 e0       	ldi	r22, 0x00	; 0
    17d0:	80 e0       	ldi	r24, 0x00	; 0
    17d2:	0e 94 28 02 	call	0x450	; 0x450 <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex);
    17d6:	80 91 5e 24 	lds	r24, 0x245E	; 0x80245e <udd_g_ctrlreq+0x4>
    17da:	0e 94 fc 01 	call	0x3f8	; 0x3f8 <tiny_adc_ch0setup>
					tiny_dma_set_mode_1();
    17de:	0e 94 16 03 	call	0x62c	; 0x62c <tiny_dma_set_mode_1>
    17e2:	a9 c2       	rjmp	.+1362   	; 0x1d36 <udc_process_setup+0x702>
					break;
				case 2:  //Mode 2
					tiny_adc_setup(1, 1);
    17e4:	61 e0       	ldi	r22, 0x01	; 1
    17e6:	81 e0       	ldi	r24, 0x01	; 1
    17e8:	0e 94 28 02 	call	0x450	; 0x450 <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex);
    17ec:	ca e5       	ldi	r28, 0x5A	; 90
    17ee:	d4 e2       	ldi	r29, 0x24	; 36
    17f0:	8c 81       	ldd	r24, Y+4	; 0x04
    17f2:	0e 94 fc 01 	call	0x3f8	; 0x3f8 <tiny_adc_ch0setup>
					tiny_adc_ch1setup(udd_g_ctrlreq.req.wIndex>>8);
    17f6:	8d 81       	ldd	r24, Y+5	; 0x05
    17f8:	0e 94 0b 02 	call	0x416	; 0x416 <tiny_adc_ch1setup>
					tiny_dma_set_mode_2();
    17fc:	0e 94 8f 03 	call	0x71e	; 0x71e <tiny_dma_set_mode_2>
    1800:	9a c2       	rjmp	.+1332   	; 0x1d36 <udc_process_setup+0x702>
					break;
				case 3:  //Mode 3
					tiny_dma_set_mode_3();
    1802:	01 d8       	rcall	.-4094   	; 0x806 <tiny_dma_set_mode_3>
    1804:	98 c2       	rjmp	.+1328   	; 0x1d36 <udc_process_setup+0x702>
					break;
				case 4:  //Mode 4
					tiny_dma_set_mode_4();
    1806:	7c d8       	rcall	.-3848   	; 0x900 <tiny_dma_set_mode_4>
    1808:	96 c2       	rjmp	.+1324   	; 0x1d36 <udc_process_setup+0x702>
					break;
				case 5:  //Mode 5
					tiny_adc_setup(0, 0);
    180a:	60 e0       	ldi	r22, 0x00	; 0
    180c:	80 e0       	ldi	r24, 0x00	; 0
    180e:	0e 94 28 02 	call	0x450	; 0x450 <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex);
    1812:	80 91 5e 24 	lds	r24, 0x245E	; 0x80245e <udd_g_ctrlreq+0x4>
    1816:	0e 94 fc 01 	call	0x3f8	; 0x3f8 <tiny_adc_ch0setup>
					tiny_dma_set_mode_5();
    181a:	e9 d8       	rcall	.-3630   	; 0x9ee <tiny_dma_set_mode_5>
    181c:	8c c2       	rjmp	.+1304   	; 0x1d36 <udc_process_setup+0x702>
					break;
				case 6:  //Mode 6
					tiny_adc_setup(0, 1);
    181e:	61 e0       	ldi	r22, 0x01	; 1
    1820:	80 e0       	ldi	r24, 0x00	; 0
    1822:	0e 94 28 02 	call	0x450	; 0x450 <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex);
    1826:	80 91 5e 24 	lds	r24, 0x245E	; 0x80245e <udd_g_ctrlreq+0x4>
    182a:	0e 94 fc 01 	call	0x3f8	; 0x3f8 <tiny_adc_ch0setup>
					tiny_dma_set_mode_6();
    182e:	27 d9       	rcall	.-3506   	; 0xa7e <tiny_dma_set_mode_6>
    1830:	82 c2       	rjmp	.+1284   	; 0x1d36 <udc_process_setup+0x702>
					break;		
				case 7:  //Mode 7
					tiny_adc_setup(0, 2);
    1832:	62 e0       	ldi	r22, 0x02	; 2
    1834:	80 e0       	ldi	r24, 0x00	; 0
    1836:	0e 94 28 02 	call	0x450	; 0x450 <tiny_adc_setup>
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex | 0x80);
    183a:	80 91 5e 24 	lds	r24, 0x245E	; 0x80245e <udd_g_ctrlreq+0x4>
    183e:	80 68       	ori	r24, 0x80	; 128
    1840:	0e 94 fc 01 	call	0x3f8	; 0x3f8 <tiny_adc_ch0setup>
					tiny_dma_set_mode_7();
    1844:	7f d9       	rcall	.-3330   	; 0xb44 <tiny_dma_set_mode_7>
    1846:	77 c2       	rjmp	.+1262   	; 0x1d36 <udc_process_setup+0x702>
				default:
					return 0;
			}
			return 1;
		case 0xa6:  //Digital out???
			PORTE.OUT = udd_g_ctrlreq.req.wValue;
    1848:	80 91 5c 24 	lds	r24, 0x245C	; 0x80245c <udd_g_ctrlreq+0x2>
    184c:	80 93 84 06 	sts	0x0684, r24	; 0x800684 <__TEXT_REGION_LENGTH__+0x700684>
    1850:	72 c2       	rjmp	.+1252   	; 0x1d36 <udc_process_setup+0x702>
		case 0xa7:  //Soft Reset
		
		//Code here from SprinterSB
		//http://www.avrfreaks.net/comment/872674
		//I don't understand it, but it seems to do the job
			    __asm volatile ("cli"                 "\n\t"
    1852:	e9 e7       	ldi	r30, 0x79	; 121
    1854:	f0 e0       	ldi	r31, 0x00	; 0
    1856:	91 e0       	ldi	r25, 0x01	; 1
    1858:	88 ed       	ldi	r24, 0xD8	; 216
    185a:	f8 94       	cli
    185c:	84 bf       	out	0x34, r24	; 52
    185e:	90 83       	st	Z, r25
			    [swrst] "r" ((uint8_t) RST_SWRST_bm),
			    [rst]   "e" (&RST.CTRL)
			    : "memory");
			    __builtin_unreachable();
		default:
			return 0;
    1860:	80 e0       	ldi	r24, 0x00	; 0
    1862:	05 c0       	rjmp	.+10     	; 0x186e <udc_process_setup+0x23a>
					case 7:
					tiny_dma_set_mode_7();
					break;
				}
			}
			return 1;
    1864:	81 e0       	ldi	r24, 0x01	; 1
    1866:	03 c0       	rjmp	.+6      	; 0x186e <udc_process_setup+0x23a>
					case 7:
					tiny_dma_set_mode_7();
					break;
				}
			}
			return 1;
    1868:	81 e0       	ldi	r24, 0x01	; 1
    186a:	01 c0       	rjmp	.+2      	; 0x186e <udc_process_setup+0x23a>
					tiny_adc_setup(0, 2);
					tiny_adc_ch0setup(udd_g_ctrlreq.req.wIndex | 0x80);
					tiny_dma_set_mode_7();
					break;
				default:
					return 0;
    186c:	80 e0       	ldi	r24, 0x00	; 0
			return false; // Error from USB host
		}
	}
	
	if (Udd_setup_type() == USB_REQ_TYPE_VENDOR){
		if (udc_reqvend()) {
    186e:	81 11       	cpse	r24, r1
    1870:	65 c2       	rjmp	.+1226   	; 0x1d3c <udc_process_setup+0x708>
			return true;
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
    1872:	80 91 5a 24 	lds	r24, 0x245A	; 0x80245a <udd_g_ctrlreq>
    1876:	98 2f       	mov	r25, r24
    1878:	90 76       	andi	r25, 0x60	; 96
    187a:	09 f0       	breq	.+2      	; 0x187e <udc_process_setup+0x24a>
    187c:	e1 c1       	rjmp	.+962    	; 0x1c40 <udc_process_setup+0x60c>
 *
 * \return true if the request is supported
 */
static bool udc_reqstd(void)
{
	if (Udd_setup_is_in()) {
    187e:	88 23       	and	r24, r24
    1880:	0c f0       	brlt	.+2      	; 0x1884 <udc_process_setup+0x250>
    1882:	05 c1       	rjmp	.+522    	; 0x1a8e <udc_process_setup+0x45a>
		// GET Standard Requests
		if (udd_g_ctrlreq.req.wLength == 0) {
    1884:	20 91 60 24 	lds	r18, 0x2460	; 0x802460 <udd_g_ctrlreq+0x6>
    1888:	30 91 61 24 	lds	r19, 0x2461	; 0x802461 <udd_g_ctrlreq+0x7>
    188c:	21 15       	cp	r18, r1
    188e:	31 05       	cpc	r19, r1
    1890:	09 f4       	brne	.+2      	; 0x1894 <udc_process_setup+0x260>
    1892:	d6 c1       	rjmp	.+940    	; 0x1c40 <udc_process_setup+0x60c>
			return false; // Error for USB host
		}

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    1894:	8f 71       	andi	r24, 0x1F	; 31
    1896:	09 f0       	breq	.+2      	; 0x189a <udc_process_setup+0x266>
    1898:	a3 c0       	rjmp	.+326    	; 0x19e0 <udc_process_setup+0x3ac>
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    189a:	90 91 5b 24 	lds	r25, 0x245B	; 0x80245b <udd_g_ctrlreq+0x1>
    189e:	96 30       	cpi	r25, 0x06	; 6
    18a0:	79 f0       	breq	.+30     	; 0x18c0 <udc_process_setup+0x28c>
    18a2:	98 30       	cpi	r25, 0x08	; 8
    18a4:	09 f4       	brne	.+2      	; 0x18a8 <udc_process_setup+0x274>
    18a6:	92 c0       	rjmp	.+292    	; 0x19cc <udc_process_setup+0x398>
    18a8:	91 11       	cpse	r25, r1
    18aa:	9a c0       	rjmp	.+308    	; 0x19e0 <udc_process_setup+0x3ac>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
    18ac:	22 30       	cpi	r18, 0x02	; 2
    18ae:	31 05       	cpc	r19, r1
    18b0:	09 f0       	breq	.+2      	; 0x18b4 <udc_process_setup+0x280>
    18b2:	c6 c1       	rjmp	.+908    	; 0x1c40 <udc_process_setup+0x60c>
		return false;
	}

	udd_set_setup_payload( (uint8_t *) & udc_device_status,
    18b4:	62 e0       	ldi	r22, 0x02	; 2
    18b6:	70 e0       	ldi	r23, 0x00	; 0
    18b8:	82 ec       	ldi	r24, 0xC2	; 194
    18ba:	90 e2       	ldi	r25, 0x20	; 32
    18bc:	ec d5       	rcall	.+3032   	; 0x2496 <udd_set_setup_payload>
    18be:	3d c2       	rjmp	.+1146   	; 0x1d3a <udc_process_setup+0x706>
 */
static bool udc_req_std_dev_get_descriptor(void)
{
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
    18c0:	80 91 5c 24 	lds	r24, 0x245C	; 0x80245c <udd_g_ctrlreq+0x2>
    18c4:	90 91 5d 24 	lds	r25, 0x245D	; 0x80245d <udd_g_ctrlreq+0x3>

	// Check descriptor ID
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
    18c8:	29 2f       	mov	r18, r25
    18ca:	33 27       	eor	r19, r19
    18cc:	22 30       	cpi	r18, 0x02	; 2
    18ce:	31 05       	cpc	r19, r1
    18d0:	a9 f0       	breq	.+42     	; 0x18fc <udc_process_setup+0x2c8>
    18d2:	24 f4       	brge	.+8      	; 0x18dc <udc_process_setup+0x2a8>
    18d4:	21 30       	cpi	r18, 0x01	; 1
    18d6:	31 05       	cpc	r19, r1
    18d8:	41 f0       	breq	.+16     	; 0x18ea <udc_process_setup+0x2b6>
    18da:	a9 c1       	rjmp	.+850    	; 0x1c2e <udc_process_setup+0x5fa>
    18dc:	23 30       	cpi	r18, 0x03	; 3
    18de:	31 05       	cpc	r19, r1
    18e0:	d9 f1       	breq	.+118    	; 0x1958 <udc_process_setup+0x324>
    18e2:	2f 30       	cpi	r18, 0x0F	; 15
    18e4:	31 05       	cpc	r19, r1
    18e6:	51 f1       	breq	.+84     	; 0x193c <udc_process_setup+0x308>
    18e8:	a2 c1       	rjmp	.+836    	; 0x1c2e <udc_process_setup+0x5fa>
		} else
#endif
		{
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
    18ea:	80 91 10 20 	lds	r24, 0x2010	; 0x802010 <udc_config>
    18ee:	90 91 11 20 	lds	r25, 0x2011	; 0x802011 <udc_config+0x1>
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
    18f2:	dc 01       	movw	r26, r24
    18f4:	6c 91       	ld	r22, X
    18f6:	70 e0       	ldi	r23, 0x00	; 0
    18f8:	ce d5       	rcall	.+2972   	; 0x2496 <udd_set_setup_payload>
    18fa:	59 c0       	rjmp	.+178    	; 0x19ae <udc_process_setup+0x37a>
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
		} else
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
    18fc:	e0 91 10 20 	lds	r30, 0x2010	; 0x802010 <udc_config>
    1900:	f0 91 11 20 	lds	r31, 0x2011	; 0x802011 <udc_config+0x1>
    1904:	21 89       	ldd	r18, Z+17	; 0x11
    1906:	82 17       	cp	r24, r18
    1908:	08 f0       	brcs	.+2      	; 0x190c <udc_process_setup+0x2d8>
    190a:	9a c1       	rjmp	.+820    	; 0x1c40 <udc_process_setup+0x60c>
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
    190c:	99 27       	eor	r25, r25
    190e:	88 0f       	add	r24, r24
    1910:	99 1f       	adc	r25, r25
    1912:	88 0f       	add	r24, r24
    1914:	99 1f       	adc	r25, r25
    1916:	e0 91 12 20 	lds	r30, 0x2012	; 0x802012 <udc_config+0x2>
    191a:	f0 91 13 20 	lds	r31, 0x2013	; 0x802013 <udc_config+0x3>
    191e:	e8 0f       	add	r30, r24
    1920:	f9 1f       	adc	r31, r25
    1922:	80 81       	ld	r24, Z
    1924:	91 81       	ldd	r25, Z+1	; 0x01
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
    1926:	fc 01       	movw	r30, r24
    1928:	62 81       	ldd	r22, Z+2	; 0x02
    192a:	73 81       	ldd	r23, Z+3	; 0x03
    192c:	b4 d5       	rcall	.+2920   	; 0x2496 <udd_set_setup_payload>
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
    192e:	e0 91 62 24 	lds	r30, 0x2462	; 0x802462 <udd_g_ctrlreq+0x8>
    1932:	f0 91 63 24 	lds	r31, 0x2463	; 0x802463 <udd_g_ctrlreq+0x9>
    1936:	82 e0       	ldi	r24, 0x02	; 2
    1938:	81 83       	std	Z+1, r24	; 0x01
    193a:	39 c0       	rjmp	.+114    	; 0x19ae <udc_process_setup+0x37a>
		break;
#endif

	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
    193c:	80 91 14 20 	lds	r24, 0x2014	; 0x802014 <udc_config+0x4>
    1940:	90 91 15 20 	lds	r25, 0x2015	; 0x802015 <udc_config+0x5>
    1944:	00 97       	sbiw	r24, 0x00	; 0
    1946:	09 f4       	brne	.+2      	; 0x194a <udc_process_setup+0x316>
    1948:	7b c1       	rjmp	.+758    	; 0x1c40 <udc_process_setup+0x60c>
			return false;
		}
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
    194a:	dc 01       	movw	r26, r24
    194c:	12 96       	adiw	r26, 0x02	; 2
    194e:	6d 91       	ld	r22, X+
    1950:	7c 91       	ld	r23, X
    1952:	13 97       	sbiw	r26, 0x03	; 3
    1954:	a0 d5       	rcall	.+2880   	; 0x2496 <udd_set_setup_payload>
    1956:	2b c0       	rjmp	.+86     	; 0x19ae <udc_process_setup+0x37a>
	uint8_t i;
	const uint8_t *str;
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
    1958:	99 27       	eor	r25, r25
    195a:	81 30       	cpi	r24, 0x01	; 1
    195c:	91 05       	cpc	r25, r1
    195e:	71 f0       	breq	.+28     	; 0x197c <udc_process_setup+0x348>
    1960:	38 f0       	brcs	.+14     	; 0x1970 <udc_process_setup+0x33c>
    1962:	02 97       	sbiw	r24, 0x02	; 2
    1964:	09 f0       	breq	.+2      	; 0x1968 <udc_process_setup+0x334>
    1966:	6c c1       	rjmp	.+728    	; 0x1c40 <udc_process_setup+0x60c>
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
		str = udc_string_product_name;
    1968:	8a e8       	ldi	r24, 0x8A	; 138
    196a:	90 e2       	ldi	r25, 0x20	; 32
		str = udc_string_manufacturer_name;
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
    196c:	28 e1       	ldi	r18, 0x18	; 24
    196e:	09 c0       	rjmp	.+18     	; 0x1982 <udc_process_setup+0x34e>
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
	case 0:
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
    1970:	64 e0       	ldi	r22, 0x04	; 4
    1972:	70 e0       	ldi	r23, 0x00	; 0
    1974:	8e ea       	ldi	r24, 0xAE	; 174
    1976:	90 e2       	ldi	r25, 0x20	; 32
    1978:	8e d5       	rcall	.+2844   	; 0x2496 <udd_set_setup_payload>
    197a:	19 c0       	rjmp	.+50     	; 0x19ae <udc_process_setup+0x37a>
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
		str = udc_string_manufacturer_name;
    197c:	83 ea       	ldi	r24, 0xA3	; 163
    197e:	90 e2       	ldi	r25, 0x20	; 32
				sizeof(udc_string_desc_languageid));
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
    1980:	29 e0       	ldi	r18, 0x09	; 9
    1982:	38 2f       	mov	r19, r24
    1984:	aa e5       	ldi	r26, 0x5A	; 90
    1986:	b0 e2       	ldi	r27, 0x20	; 32
		str = udc_string_manufacturer_name;
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
    1988:	e8 2f       	mov	r30, r24
    198a:	f9 2f       	mov	r31, r25
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
    198c:	81 91       	ld	r24, Z+
    198e:	90 e0       	ldi	r25, 0x00	; 0
    1990:	8d 93       	st	X+, r24
    1992:	9d 93       	st	X+, r25
    1994:	8e 2f       	mov	r24, r30
    1996:	83 1b       	sub	r24, r19
#endif
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
    1998:	82 17       	cp	r24, r18
    199a:	c0 f3       	brcs	.-16     	; 0x198c <udc_process_setup+0x358>
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
		}

		udc_string_desc.header.bLength = 2 + (str_length) * 2;
    199c:	62 2f       	mov	r22, r18
    199e:	66 0f       	add	r22, r22
    19a0:	6e 5f       	subi	r22, 0xFE	; 254
    19a2:	60 93 58 20 	sts	0x2058, r22	; 0x802058 <udc_string_desc>
		udd_set_setup_payload(
    19a6:	70 e0       	ldi	r23, 0x00	; 0
    19a8:	88 e5       	ldi	r24, 0x58	; 88
    19aa:	90 e2       	ldi	r25, 0x20	; 32
    19ac:	74 d5       	rcall	.+2792   	; 0x2496 <udd_set_setup_payload>
	default:
		// Unknown descriptor requested
		return false;
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
    19ae:	ea e5       	ldi	r30, 0x5A	; 90
    19b0:	f4 e2       	ldi	r31, 0x24	; 36
    19b2:	86 81       	ldd	r24, Z+6	; 0x06
    19b4:	97 81       	ldd	r25, Z+7	; 0x07
    19b6:	22 85       	ldd	r18, Z+10	; 0x0a
    19b8:	33 85       	ldd	r19, Z+11	; 0x0b
    19ba:	82 17       	cp	r24, r18
    19bc:	93 07       	cpc	r25, r19
    19be:	08 f0       	brcs	.+2      	; 0x19c2 <udc_process_setup+0x38e>
    19c0:	bc c1       	rjmp	.+888    	; 0x1d3a <udc_process_setup+0x706>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
    19c2:	80 93 64 24 	sts	0x2464, r24	; 0x802464 <udd_g_ctrlreq+0xa>
    19c6:	90 93 65 24 	sts	0x2465, r25	; 0x802465 <udd_g_ctrlreq+0xb>
    19ca:	b7 c1       	rjmp	.+878    	; 0x1d3a <udc_process_setup+0x706>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
	if (udd_g_ctrlreq.req.wLength != 1) {
    19cc:	21 30       	cpi	r18, 0x01	; 1
    19ce:	31 05       	cpc	r19, r1
    19d0:	09 f0       	breq	.+2      	; 0x19d4 <udc_process_setup+0x3a0>
    19d2:	36 c1       	rjmp	.+620    	; 0x1c40 <udc_process_setup+0x60c>
		return false;
	}

	udd_set_setup_payload(&udc_num_configuration,1);
    19d4:	61 e0       	ldi	r22, 0x01	; 1
    19d6:	70 e0       	ldi	r23, 0x00	; 0
    19d8:	8e eb       	ldi	r24, 0xBE	; 190
    19da:	90 e2       	ldi	r25, 0x20	; 32
    19dc:	5c d5       	rcall	.+2744   	; 0x2496 <udd_set_setup_payload>
    19de:	ad c1       	rjmp	.+858    	; 0x1d3a <udc_process_setup+0x706>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    19e0:	81 30       	cpi	r24, 0x01	; 1
    19e2:	e1 f5       	brne	.+120    	; 0x1a5c <udc_process_setup+0x428>
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    19e4:	90 91 5b 24 	lds	r25, 0x245B	; 0x80245b <udd_g_ctrlreq+0x1>
    19e8:	9a 30       	cpi	r25, 0x0A	; 10
    19ea:	c1 f5       	brne	.+112    	; 0x1a5c <udc_process_setup+0x428>
static bool udc_req_std_iface_get_setting(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
    19ec:	21 30       	cpi	r18, 0x01	; 1
    19ee:	31 05       	cpc	r19, r1
    19f0:	09 f0       	breq	.+2      	; 0x19f4 <udc_process_setup+0x3c0>
    19f2:	26 c1       	rjmp	.+588    	; 0x1c40 <udc_process_setup+0x60c>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
    19f4:	80 91 be 20 	lds	r24, 0x20BE	; 0x8020be <udc_num_configuration>
    19f8:	88 23       	and	r24, r24
    19fa:	09 f4       	brne	.+2      	; 0x19fe <udc_process_setup+0x3ca>
    19fc:	21 c1       	rjmp	.+578    	; 0x1c40 <udc_process_setup+0x60c>
		return false; // The device is not is configured state yet
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    19fe:	c0 91 5e 24 	lds	r28, 0x245E	; 0x80245e <udd_g_ctrlreq+0x4>
    1a02:	d0 91 5f 24 	lds	r29, 0x245F	; 0x80245f <udd_g_ctrlreq+0x5>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    1a06:	00 91 bc 20 	lds	r16, 0x20BC	; 0x8020bc <udc_ptr_conf>
    1a0a:	10 91 bd 20 	lds	r17, 0x20BD	; 0x8020bd <udc_ptr_conf+0x1>
    1a0e:	d8 01       	movw	r26, r16
    1a10:	ed 91       	ld	r30, X+
    1a12:	fc 91       	ld	r31, X
    1a14:	84 81       	ldd	r24, Z+4	; 0x04
    1a16:	c8 17       	cp	r28, r24
    1a18:	08 f0       	brcs	.+2      	; 0x1a1c <udc_process_setup+0x3e8>
    1a1a:	12 c1       	rjmp	.+548    	; 0x1c40 <udc_process_setup+0x60c>
		return false;
	}

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    1a1c:	60 e0       	ldi	r22, 0x00	; 0
    1a1e:	8c 2f       	mov	r24, r28
    1a20:	ff dc       	rcall	.-1538   	; 0x1420 <udc_update_iface_desc>
    1a22:	88 23       	and	r24, r24
    1a24:	09 f4       	brne	.+2      	; 0x1a28 <udc_process_setup+0x3f4>
    1a26:	0c c1       	rjmp	.+536    	; 0x1c40 <udc_process_setup+0x60c>
		return false;
	}
	// Get alternate setting from UDI
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    1a28:	ce 01       	movw	r24, r28
    1a2a:	99 27       	eor	r25, r25
    1a2c:	88 0f       	add	r24, r24
    1a2e:	99 1f       	adc	r25, r25
    1a30:	d8 01       	movw	r26, r16
    1a32:	12 96       	adiw	r26, 0x02	; 2
    1a34:	ed 91       	ld	r30, X+
    1a36:	fc 91       	ld	r31, X
    1a38:	13 97       	sbiw	r26, 0x03	; 3
    1a3a:	e8 0f       	add	r30, r24
    1a3c:	f9 1f       	adc	r31, r25
	udc_iface_setting = udi_api->getsetting();
    1a3e:	01 90       	ld	r0, Z+
    1a40:	f0 81       	ld	r31, Z
    1a42:	e0 2d       	mov	r30, r0
    1a44:	86 81       	ldd	r24, Z+6	; 0x06
    1a46:	97 81       	ldd	r25, Z+7	; 0x07
    1a48:	fc 01       	movw	r30, r24
    1a4a:	09 95       	icall
    1a4c:	80 93 c0 20 	sts	0x20C0, r24	; 0x8020c0 <udc_iface_setting>

	// Link value to payload pointer of request
	udd_set_setup_payload(&udc_iface_setting,1);
    1a50:	61 e0       	ldi	r22, 0x01	; 1
    1a52:	70 e0       	ldi	r23, 0x00	; 0
    1a54:	80 ec       	ldi	r24, 0xC0	; 192
    1a56:	90 e2       	ldi	r25, 0x20	; 32
    1a58:	1e d5       	rcall	.+2620   	; 0x2496 <udd_set_setup_payload>
    1a5a:	6f c1       	rjmp	.+734    	; 0x1d3a <udc_process_setup+0x706>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    1a5c:	82 30       	cpi	r24, 0x02	; 2
    1a5e:	09 f0       	breq	.+2      	; 0x1a62 <udc_process_setup+0x42e>
    1a60:	ef c0       	rjmp	.+478    	; 0x1c40 <udc_process_setup+0x60c>
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    1a62:	80 91 5b 24 	lds	r24, 0x245B	; 0x80245b <udd_g_ctrlreq+0x1>
    1a66:	81 11       	cpse	r24, r1
    1a68:	e4 c0       	rjmp	.+456    	; 0x1c32 <udc_process_setup+0x5fe>
 */
static bool udc_req_std_ep_get_status(void)
{
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
    1a6a:	22 30       	cpi	r18, 0x02	; 2
    1a6c:	31 05       	cpc	r19, r1
    1a6e:	09 f0       	breq	.+2      	; 0x1a72 <udc_process_setup+0x43e>
    1a70:	e7 c0       	rjmp	.+462    	; 0x1c40 <udc_process_setup+0x60c>
		return false;
	}

	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
    1a72:	80 91 5e 24 	lds	r24, 0x245E	; 0x80245e <udd_g_ctrlreq+0x4>
    1a76:	8b d5       	rcall	.+2838   	; 0x258e <udd_ep_is_halted>
    1a78:	90 e0       	ldi	r25, 0x00	; 0
    1a7a:	80 93 b8 20 	sts	0x20B8, r24	; 0x8020b8 <udc_ep_status.5522>
    1a7e:	90 93 b9 20 	sts	0x20B9, r25	; 0x8020b9 <udc_ep_status.5522+0x1>
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;

	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
    1a82:	62 e0       	ldi	r22, 0x02	; 2
    1a84:	70 e0       	ldi	r23, 0x00	; 0
    1a86:	88 eb       	ldi	r24, 0xB8	; 184
    1a88:	90 e2       	ldi	r25, 0x20	; 32
    1a8a:	05 d5       	rcall	.+2570   	; 0x2496 <udd_set_setup_payload>
    1a8c:	56 c1       	rjmp	.+684    	; 0x1d3a <udc_process_setup+0x706>
			}
		}
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    1a8e:	8f 71       	andi	r24, 0x1F	; 31
    1a90:	09 f0       	breq	.+2      	; 0x1a94 <udc_process_setup+0x460>
    1a92:	83 c0       	rjmp	.+262    	; 0x1b9a <udc_process_setup+0x566>
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    1a94:	90 91 5b 24 	lds	r25, 0x245B	; 0x80245b <udd_g_ctrlreq+0x1>
    1a98:	93 30       	cpi	r25, 0x03	; 3
    1a9a:	09 f4       	brne	.+2      	; 0x1a9e <udc_process_setup+0x46a>
    1a9c:	cc c0       	rjmp	.+408    	; 0x1c36 <udc_process_setup+0x602>
    1a9e:	18 f4       	brcc	.+6      	; 0x1aa6 <udc_process_setup+0x472>
    1aa0:	91 30       	cpi	r25, 0x01	; 1
    1aa2:	a1 f0       	breq	.+40     	; 0x1acc <udc_process_setup+0x498>
    1aa4:	7a c0       	rjmp	.+244    	; 0x1b9a <udc_process_setup+0x566>
    1aa6:	95 30       	cpi	r25, 0x05	; 5
    1aa8:	19 f0       	breq	.+6      	; 0x1ab0 <udc_process_setup+0x47c>
    1aaa:	99 30       	cpi	r25, 0x09	; 9
    1aac:	39 f1       	breq	.+78     	; 0x1afc <udc_process_setup+0x4c8>
    1aae:	75 c0       	rjmp	.+234    	; 0x1b9a <udc_process_setup+0x566>
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    1ab0:	80 91 60 24 	lds	r24, 0x2460	; 0x802460 <udd_g_ctrlreq+0x6>
    1ab4:	90 91 61 24 	lds	r25, 0x2461	; 0x802461 <udd_g_ctrlreq+0x7>
    1ab8:	89 2b       	or	r24, r25
    1aba:	09 f0       	breq	.+2      	; 0x1abe <udc_process_setup+0x48a>
    1abc:	c1 c0       	rjmp	.+386    	; 0x1c40 <udc_process_setup+0x60c>
		return false;
	}

	// The address must be changed at the end of setup request after the handshake
	// then we use a callback to change address
	udd_g_ctrlreq.callback = udc_valid_address;
    1abe:	8a e0       	ldi	r24, 0x0A	; 10
    1ac0:	9a e0       	ldi	r25, 0x0A	; 10
    1ac2:	80 93 66 24 	sts	0x2466, r24	; 0x802466 <udd_g_ctrlreq+0xc>
    1ac6:	90 93 67 24 	sts	0x2467, r25	; 0x802467 <udd_g_ctrlreq+0xd>
    1aca:	37 c1       	rjmp	.+622    	; 0x1d3a <udc_process_setup+0x706>
 *
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    1acc:	80 91 60 24 	lds	r24, 0x2460	; 0x802460 <udd_g_ctrlreq+0x6>
    1ad0:	90 91 61 24 	lds	r25, 0x2461	; 0x802461 <udd_g_ctrlreq+0x7>
    1ad4:	89 2b       	or	r24, r25
    1ad6:	09 f0       	breq	.+2      	; 0x1ada <udc_process_setup+0x4a6>
    1ad8:	b3 c0       	rjmp	.+358    	; 0x1c40 <udc_process_setup+0x60c>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
    1ada:	80 91 5c 24 	lds	r24, 0x245C	; 0x80245c <udd_g_ctrlreq+0x2>
    1ade:	90 91 5d 24 	lds	r25, 0x245D	; 0x80245d <udd_g_ctrlreq+0x3>
    1ae2:	01 97       	sbiw	r24, 0x01	; 1
    1ae4:	09 f0       	breq	.+2      	; 0x1ae8 <udc_process_setup+0x4b4>
    1ae6:	ac c0       	rjmp	.+344    	; 0x1c40 <udc_process_setup+0x60c>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
    1ae8:	80 91 c2 20 	lds	r24, 0x20C2	; 0x8020c2 <udc_device_status>
    1aec:	90 91 c3 20 	lds	r25, 0x20C3	; 0x8020c3 <udc_device_status+0x1>
    1af0:	8d 7f       	andi	r24, 0xFD	; 253
    1af2:	80 93 c2 20 	sts	0x20C2, r24	; 0x8020c2 <udc_device_status>
    1af6:	90 93 c3 20 	sts	0x20C3, r25	; 0x8020c3 <udc_device_status+0x1>
    1afa:	1f c1       	rjmp	.+574    	; 0x1d3a <udc_process_setup+0x706>
static bool udc_req_std_dev_set_configuration(void)
{
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
    1afc:	80 91 60 24 	lds	r24, 0x2460	; 0x802460 <udd_g_ctrlreq+0x6>
    1b00:	90 91 61 24 	lds	r25, 0x2461	; 0x802461 <udd_g_ctrlreq+0x7>
    1b04:	89 2b       	or	r24, r25
    1b06:	09 f0       	breq	.+2      	; 0x1b0a <udc_process_setup+0x4d6>
    1b08:	9b c0       	rjmp	.+310    	; 0x1c40 <udc_process_setup+0x60c>
		return false;
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
    1b0a:	c2 d4       	rcall	.+2436   	; 0x2490 <udd_getaddress>
    1b0c:	88 23       	and	r24, r24
    1b0e:	09 f4       	brne	.+2      	; 0x1b12 <udc_process_setup+0x4de>
    1b10:	97 c0       	rjmp	.+302    	; 0x1c40 <udc_process_setup+0x60c>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    1b12:	20 91 5c 24 	lds	r18, 0x245C	; 0x80245c <udd_g_ctrlreq+0x2>
    1b16:	30 91 5d 24 	lds	r19, 0x245D	; 0x80245d <udd_g_ctrlreq+0x3>
    1b1a:	33 27       	eor	r19, r19
				udc_config.confdev_lsfs->bNumConfigurations) {
    1b1c:	e0 91 10 20 	lds	r30, 0x2010	; 0x802010 <udc_config>
    1b20:	f0 91 11 20 	lds	r31, 0x2011	; 0x802011 <udc_config+0x1>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    1b24:	81 89       	ldd	r24, Z+17	; 0x11
    1b26:	90 e0       	ldi	r25, 0x00	; 0
    1b28:	82 17       	cp	r24, r18
    1b2a:	93 07       	cpc	r25, r19
    1b2c:	08 f4       	brcc	.+2      	; 0x1b30 <udc_process_setup+0x4fc>
    1b2e:	88 c0       	rjmp	.+272    	; 0x1c40 <udc_process_setup+0x60c>
			return false;
		}
	}

	// Reset current configuration
	udc_reset();
    1b30:	2c dd       	rcall	.-1448   	; 0x158a <udc_reset>

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
    1b32:	80 91 5c 24 	lds	r24, 0x245C	; 0x80245c <udd_g_ctrlreq+0x2>
    1b36:	90 91 5d 24 	lds	r25, 0x245D	; 0x80245d <udd_g_ctrlreq+0x3>
    1b3a:	80 93 be 20 	sts	0x20BE, r24	; 0x8020be <udc_num_configuration>
	if (udc_num_configuration == 0) {
    1b3e:	88 23       	and	r24, r24
    1b40:	09 f4       	brne	.+2      	; 0x1b44 <udc_process_setup+0x510>
    1b42:	fb c0       	rjmp	.+502    	; 0x1d3a <udc_process_setup+0x706>
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
	} else
#endif
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
    1b44:	99 27       	eor	r25, r25
    1b46:	81 50       	subi	r24, 0x01	; 1
    1b48:	90 4c       	sbci	r25, 0xC0	; 192
    1b4a:	88 0f       	add	r24, r24
    1b4c:	99 1f       	adc	r25, r25
    1b4e:	88 0f       	add	r24, r24
    1b50:	99 1f       	adc	r25, r25
    1b52:	e0 91 12 20 	lds	r30, 0x2012	; 0x802012 <udc_config+0x2>
    1b56:	f0 91 13 20 	lds	r31, 0x2013	; 0x802013 <udc_config+0x3>
    1b5a:	e8 0f       	add	r30, r24
    1b5c:	f9 1f       	adc	r31, r25
    1b5e:	e0 93 bc 20 	sts	0x20BC, r30	; 0x8020bc <udc_ptr_conf>
    1b62:	f0 93 bd 20 	sts	0x20BD, r31	; 0x8020bd <udc_ptr_conf+0x1>
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1b66:	01 90       	ld	r0, Z+
    1b68:	f0 81       	ld	r31, Z
    1b6a:	e0 2d       	mov	r30, r0
    1b6c:	84 81       	ldd	r24, Z+4	; 0x04
    1b6e:	88 23       	and	r24, r24
    1b70:	09 f4       	brne	.+2      	; 0x1b74 <udc_process_setup+0x540>
    1b72:	e3 c0       	rjmp	.+454    	; 0x1d3a <udc_process_setup+0x706>
    1b74:	c0 e0       	ldi	r28, 0x00	; 0
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
    1b76:	60 e0       	ldi	r22, 0x00	; 0
    1b78:	8c 2f       	mov	r24, r28
    1b7a:	ce dc       	rcall	.-1636   	; 0x1518 <udc_iface_enable>
    1b7c:	88 23       	and	r24, r24
    1b7e:	09 f4       	brne	.+2      	; 0x1b82 <udc_process_setup+0x54e>
    1b80:	5f c0       	rjmp	.+190    	; 0x1c40 <udc_process_setup+0x60c>
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    1b82:	cf 5f       	subi	r28, 0xFF	; 255
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1b84:	e0 91 bc 20 	lds	r30, 0x20BC	; 0x8020bc <udc_ptr_conf>
    1b88:	f0 91 bd 20 	lds	r31, 0x20BD	; 0x8020bd <udc_ptr_conf+0x1>
    1b8c:	01 90       	ld	r0, Z+
    1b8e:	f0 81       	ld	r31, Z
    1b90:	e0 2d       	mov	r30, r0
    1b92:	84 81       	ldd	r24, Z+4	; 0x04
    1b94:	c8 17       	cp	r28, r24
    1b96:	78 f3       	brcs	.-34     	; 0x1b76 <udc_process_setup+0x542>
    1b98:	d0 c0       	rjmp	.+416    	; 0x1d3a <udc_process_setup+0x706>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    1b9a:	81 30       	cpi	r24, 0x01	; 1
    1b9c:	e1 f4       	brne	.+56     	; 0x1bd6 <udc_process_setup+0x5a2>
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    1b9e:	90 91 5b 24 	lds	r25, 0x245B	; 0x80245b <udd_g_ctrlreq+0x1>
    1ba2:	9b 30       	cpi	r25, 0x0B	; 11
    1ba4:	c1 f4       	brne	.+48     	; 0x1bd6 <udc_process_setup+0x5a2>
 */
static bool udc_req_std_iface_set_setting(void)
{
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
    1ba6:	80 91 60 24 	lds	r24, 0x2460	; 0x802460 <udd_g_ctrlreq+0x6>
    1baa:	90 91 61 24 	lds	r25, 0x2461	; 0x802461 <udd_g_ctrlreq+0x7>
    1bae:	89 2b       	or	r24, r25
    1bb0:	09 f0       	breq	.+2      	; 0x1bb4 <udc_process_setup+0x580>
    1bb2:	46 c0       	rjmp	.+140    	; 0x1c40 <udc_process_setup+0x60c>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
    1bb4:	80 91 be 20 	lds	r24, 0x20BE	; 0x8020be <udc_num_configuration>
    1bb8:	88 23       	and	r24, r24
    1bba:	09 f4       	brne	.+2      	; 0x1bbe <udc_process_setup+0x58a>
    1bbc:	41 c0       	rjmp	.+130    	; 0x1c40 <udc_process_setup+0x60c>
		return false; // The device is not is configured state yet
	}

	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    1bbe:	ea e5       	ldi	r30, 0x5A	; 90
    1bc0:	f4 e2       	ldi	r31, 0x24	; 36
    1bc2:	c4 81       	ldd	r28, Z+4	; 0x04
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
    1bc4:	d2 81       	ldd	r29, Z+2	; 0x02

	// Disable current setting
	if (!udc_iface_disable(iface_num)) {
    1bc6:	8c 2f       	mov	r24, r28
    1bc8:	65 dc       	rcall	.-1846   	; 0x1494 <udc_iface_disable>
    1bca:	88 23       	and	r24, r24
    1bcc:	c9 f1       	breq	.+114    	; 0x1c40 <udc_process_setup+0x60c>
		return false;
	}

	// Enable new setting
	return udc_iface_enable(iface_num, setting_num);
    1bce:	6d 2f       	mov	r22, r29
    1bd0:	8c 2f       	mov	r24, r28
    1bd2:	a2 dc       	rcall	.-1724   	; 0x1518 <udc_iface_enable>
    1bd4:	33 c0       	rjmp	.+102    	; 0x1c3c <udc_process_setup+0x608>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    1bd6:	82 30       	cpi	r24, 0x02	; 2
    1bd8:	99 f5       	brne	.+102    	; 0x1c40 <udc_process_setup+0x60c>
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    1bda:	80 91 5b 24 	lds	r24, 0x245B	; 0x80245b <udd_g_ctrlreq+0x1>
    1bde:	81 30       	cpi	r24, 0x01	; 1
    1be0:	19 f0       	breq	.+6      	; 0x1be8 <udc_process_setup+0x5b4>
    1be2:	83 30       	cpi	r24, 0x03	; 3
    1be4:	89 f0       	breq	.+34     	; 0x1c08 <udc_process_setup+0x5d4>
    1be6:	29 c0       	rjmp	.+82     	; 0x1c3a <udc_process_setup+0x606>
 *
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    1be8:	80 91 60 24 	lds	r24, 0x2460	; 0x802460 <udd_g_ctrlreq+0x6>
    1bec:	90 91 61 24 	lds	r25, 0x2461	; 0x802461 <udd_g_ctrlreq+0x7>
    1bf0:	89 2b       	or	r24, r25
    1bf2:	31 f5       	brne	.+76     	; 0x1c40 <udc_process_setup+0x60c>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    1bf4:	80 91 5c 24 	lds	r24, 0x245C	; 0x80245c <udd_g_ctrlreq+0x2>
    1bf8:	90 91 5d 24 	lds	r25, 0x245D	; 0x80245d <udd_g_ctrlreq+0x3>
    1bfc:	89 2b       	or	r24, r25
    1bfe:	01 f5       	brne	.+64     	; 0x1c40 <udc_process_setup+0x60c>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    1c00:	80 91 5e 24 	lds	r24, 0x245E	; 0x80245e <udd_g_ctrlreq+0x4>
    1c04:	df d4       	rcall	.+2494   	; 0x25c4 <udd_ep_clear_halt>
    1c06:	1a c0       	rjmp	.+52     	; 0x1c3c <udc_process_setup+0x608>
 * \return true if success
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    1c08:	80 91 60 24 	lds	r24, 0x2460	; 0x802460 <udd_g_ctrlreq+0x6>
    1c0c:	90 91 61 24 	lds	r25, 0x2461	; 0x802461 <udd_g_ctrlreq+0x7>
    1c10:	89 2b       	or	r24, r25
    1c12:	b1 f4       	brne	.+44     	; 0x1c40 <udc_process_setup+0x60c>
		return false;
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    1c14:	80 91 5c 24 	lds	r24, 0x245C	; 0x80245c <udd_g_ctrlreq+0x2>
    1c18:	90 91 5d 24 	lds	r25, 0x245D	; 0x80245d <udd_g_ctrlreq+0x3>
    1c1c:	89 2b       	or	r24, r25
    1c1e:	81 f4       	brne	.+32     	; 0x1c40 <udc_process_setup+0x60c>
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
    1c20:	ca e5       	ldi	r28, 0x5A	; 90
    1c22:	d4 e2       	ldi	r29, 0x24	; 36
    1c24:	8c 81       	ldd	r24, Y+4	; 0x04
    1c26:	bd d5       	rcall	.+2938   	; 0x27a2 <udd_ep_abort>
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    1c28:	8c 81       	ldd	r24, Y+4	; 0x04
    1c2a:	20 d6       	rcall	.+3136   	; 0x286c <udd_ep_set_halt>
    1c2c:	07 c0       	rjmp	.+14     	; 0x1c3c <udc_process_setup+0x608>
		}
		break;

	default:
		// Unknown descriptor requested
		return false;
    1c2e:	80 e0       	ldi	r24, 0x00	; 0
    1c30:	05 c0       	rjmp	.+10     	; 0x1c3c <udc_process_setup+0x608>
				break;
			}
		}
#endif
	}
	return false;
    1c32:	80 e0       	ldi	r24, 0x00	; 0
    1c34:	03 c0       	rjmp	.+6      	; 0x1c3c <udc_process_setup+0x608>
			case USB_REQ_SET_ADDRESS:
				return udc_req_std_dev_set_address();
			case USB_REQ_CLEAR_FEATURE:
				return udc_req_std_dev_clear_feature();
			case USB_REQ_SET_FEATURE:
				return udc_req_std_dev_set_feature();
    1c36:	80 e0       	ldi	r24, 0x00	; 0
    1c38:	01 c0       	rjmp	.+2      	; 0x1c3c <udc_process_setup+0x608>
				break;
			}
		}
#endif
	}
	return false;
    1c3a:	80 e0       	ldi	r24, 0x00	; 0
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
    1c3c:	81 11       	cpse	r24, r1
    1c3e:	7e c0       	rjmp	.+252    	; 0x1d3c <udc_process_setup+0x708>
			return true;
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
    1c40:	80 91 5a 24 	lds	r24, 0x245A	; 0x80245a <udd_g_ctrlreq>
    1c44:	8f 71       	andi	r24, 0x1F	; 31
    1c46:	81 30       	cpi	r24, 0x01	; 1
    1c48:	71 f5       	brne	.+92     	; 0x1ca6 <udc_process_setup+0x672>
static bool udc_req_iface(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    1c4a:	80 91 be 20 	lds	r24, 0x20BE	; 0x8020be <udc_num_configuration>
    1c4e:	88 23       	and	r24, r24
    1c50:	51 f1       	breq	.+84     	; 0x1ca6 <udc_process_setup+0x672>
		return false; // The device is not is configured state yet
	}
	// Check interface number
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    1c52:	00 91 5e 24 	lds	r16, 0x245E	; 0x80245e <udd_g_ctrlreq+0x4>
    1c56:	10 91 5f 24 	lds	r17, 0x245F	; 0x80245f <udd_g_ctrlreq+0x5>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    1c5a:	c0 91 bc 20 	lds	r28, 0x20BC	; 0x8020bc <udc_ptr_conf>
    1c5e:	d0 91 bd 20 	lds	r29, 0x20BD	; 0x8020bd <udc_ptr_conf+0x1>
    1c62:	e8 81       	ld	r30, Y
    1c64:	f9 81       	ldd	r31, Y+1	; 0x01
    1c66:	84 81       	ldd	r24, Z+4	; 0x04
    1c68:	08 17       	cp	r16, r24
    1c6a:	e8 f4       	brcc	.+58     	; 0x1ca6 <udc_process_setup+0x672>
	}

	//* To update udc_ptr_iface with the selected interface in request
	// Select first alternate setting of interface to update udc_ptr_iface
	// before calling udi_api->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    1c6c:	60 e0       	ldi	r22, 0x00	; 0
    1c6e:	80 2f       	mov	r24, r16
    1c70:	d7 db       	rcall	.-2130   	; 0x1420 <udc_update_iface_desc>
    1c72:	88 23       	and	r24, r24
    1c74:	c1 f0       	breq	.+48     	; 0x1ca6 <udc_process_setup+0x672>
		return false;
	}
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    1c76:	f8 01       	movw	r30, r16
    1c78:	ff 27       	eor	r31, r31
    1c7a:	cf 01       	movw	r24, r30
    1c7c:	88 0f       	add	r24, r24
    1c7e:	99 1f       	adc	r25, r25
    1c80:	ea 81       	ldd	r30, Y+2	; 0x02
    1c82:	fb 81       	ldd	r31, Y+3	; 0x03
    1c84:	e8 0f       	add	r30, r24
    1c86:	f9 1f       	adc	r31, r25
    1c88:	c0 81       	ld	r28, Z
    1c8a:	d1 81       	ldd	r29, Z+1	; 0x01
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    1c8c:	ee 81       	ldd	r30, Y+6	; 0x06
    1c8e:	ff 81       	ldd	r31, Y+7	; 0x07
    1c90:	09 95       	icall
    1c92:	68 2f       	mov	r22, r24
    1c94:	80 2f       	mov	r24, r16
    1c96:	c4 db       	rcall	.-2168   	; 0x1420 <udc_update_iface_desc>
    1c98:	88 23       	and	r24, r24
    1c9a:	29 f0       	breq	.+10     	; 0x1ca6 <udc_process_setup+0x672>
		return false;
	}

	// Send the SETUP request to the UDI corresponding to the interface number
	return udi_api->setup();
    1c9c:	ec 81       	ldd	r30, Y+4	; 0x04
    1c9e:	fd 81       	ldd	r31, Y+5	; 0x05
    1ca0:	09 95       	icall
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
		if (udc_req_iface()) {
    1ca2:	81 11       	cpse	r24, r1
    1ca4:	4b c0       	rjmp	.+150    	; 0x1d3c <udc_process_setup+0x708>
			return true;
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
    1ca6:	80 91 5a 24 	lds	r24, 0x245A	; 0x80245a <udd_g_ctrlreq>
    1caa:	8f 71       	andi	r24, 0x1F	; 31
    1cac:	82 30       	cpi	r24, 0x02	; 2
    1cae:	09 f0       	breq	.+2      	; 0x1cb2 <udc_process_setup+0x67e>
    1cb0:	40 c0       	rjmp	.+128    	; 0x1d32 <udc_process_setup+0x6fe>
static bool udc_req_ep(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    1cb2:	80 91 be 20 	lds	r24, 0x20BE	; 0x8020be <udc_num_configuration>
    1cb6:	88 23       	and	r24, r24
    1cb8:	b1 f1       	breq	.+108    	; 0x1d26 <udc_process_setup+0x6f2>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1cba:	a0 91 bc 20 	lds	r26, 0x20BC	; 0x8020bc <udc_ptr_conf>
    1cbe:	b0 91 bd 20 	lds	r27, 0x20BD	; 0x8020bd <udc_ptr_conf+0x1>
    1cc2:	ed 91       	ld	r30, X+
    1cc4:	fc 91       	ld	r31, X
    1cc6:	11 97       	sbiw	r26, 0x01	; 1
    1cc8:	84 81       	ldd	r24, Z+4	; 0x04
    1cca:	88 23       	and	r24, r24
    1ccc:	71 f1       	breq	.+92     	; 0x1d2a <udc_process_setup+0x6f6>
    1cce:	c0 e0       	ldi	r28, 0x00	; 0
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
    1cd0:	ec 2f       	mov	r30, r28
    1cd2:	f0 e0       	ldi	r31, 0x00	; 0
    1cd4:	ee 0f       	add	r30, r30
    1cd6:	ff 1f       	adc	r31, r31
    1cd8:	12 96       	adiw	r26, 0x02	; 2
    1cda:	8d 91       	ld	r24, X+
    1cdc:	9c 91       	ld	r25, X
    1cde:	13 97       	sbiw	r26, 0x03	; 3
    1ce0:	e8 0f       	add	r30, r24
    1ce2:	f9 1f       	adc	r31, r25
    1ce4:	00 81       	ld	r16, Z
    1ce6:	11 81       	ldd	r17, Z+1	; 0x01
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    1ce8:	d8 01       	movw	r26, r16
    1cea:	16 96       	adiw	r26, 0x06	; 6
    1cec:	ed 91       	ld	r30, X+
    1cee:	fc 91       	ld	r31, X
    1cf0:	17 97       	sbiw	r26, 0x07	; 7
    1cf2:	09 95       	icall
    1cf4:	68 2f       	mov	r22, r24
    1cf6:	8c 2f       	mov	r24, r28
    1cf8:	93 db       	rcall	.-2266   	; 0x1420 <udc_update_iface_desc>
    1cfa:	88 23       	and	r24, r24
    1cfc:	f9 f0       	breq	.+62     	; 0x1d3c <udc_process_setup+0x708>
			return false;
		}

		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
    1cfe:	d8 01       	movw	r26, r16
    1d00:	14 96       	adiw	r26, 0x04	; 4
    1d02:	ed 91       	ld	r30, X+
    1d04:	fc 91       	ld	r31, X
    1d06:	15 97       	sbiw	r26, 0x05	; 5
    1d08:	09 95       	icall
    1d0a:	81 11       	cpse	r24, r1
    1d0c:	17 c0       	rjmp	.+46     	; 0x1d3c <udc_process_setup+0x708>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    1d0e:	cf 5f       	subi	r28, 0xFF	; 255
	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    1d10:	a0 91 bc 20 	lds	r26, 0x20BC	; 0x8020bc <udc_ptr_conf>
    1d14:	b0 91 bd 20 	lds	r27, 0x20BD	; 0x8020bd <udc_ptr_conf+0x1>
    1d18:	ed 91       	ld	r30, X+
    1d1a:	fc 91       	ld	r31, X
    1d1c:	11 97       	sbiw	r26, 0x01	; 1
    1d1e:	94 81       	ldd	r25, Z+4	; 0x04
    1d20:	c9 17       	cp	r28, r25
    1d22:	b0 f2       	brcs	.-84     	; 0x1cd0 <udc_process_setup+0x69c>
    1d24:	0b c0       	rjmp	.+22     	; 0x1d3c <udc_process_setup+0x708>
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
    1d26:	80 e0       	ldi	r24, 0x00	; 0
    1d28:	09 c0       	rjmp	.+18     	; 0x1d3c <udc_process_setup+0x708>
		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
			return true;
		}
	}
	return false;
    1d2a:	80 e0       	ldi	r24, 0x00	; 0
    1d2c:	07 c0       	rjmp	.+14     	; 0x1d3c <udc_process_setup+0x708>
	udd_g_ctrlreq.callback = NULL;
	udd_g_ctrlreq.over_under_run = NULL;

	if (Udd_setup_is_in()) {
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error from USB host
    1d2e:	80 e0       	ldi	r24, 0x00	; 0
    1d30:	05 c0       	rjmp	.+10     	; 0x1d3c <udc_process_setup+0x708>
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
    1d32:	80 e0       	ldi	r24, 0x00	; 0
    1d34:	03 c0       	rjmp	.+6      	; 0x1d3c <udc_process_setup+0x708>
		}
	}
	
	if (Udd_setup_type() == USB_REQ_TYPE_VENDOR){
		if (udc_reqvend()) {
			return true;
    1d36:	81 e0       	ldi	r24, 0x01	; 1
    1d38:	01 c0       	rjmp	.+2      	; 0x1d3c <udc_process_setup+0x708>
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
			return true;
    1d3a:	81 e0       	ldi	r24, 0x01	; 1
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
#endif
}
    1d3c:	df 91       	pop	r29
    1d3e:	cf 91       	pop	r28
    1d40:	1f 91       	pop	r17
    1d42:	0f 91       	pop	r16
    1d44:	08 95       	ret

00001d46 <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
    1d46:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
    1d48:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
    1d4a:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
    1d4c:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
    1d4e:	60 83       	st	Z, r22
	ret                             // Return to caller
    1d50:	08 95       	ret

00001d52 <nvm_read_byte>:
#endif

#ifndef __DOXYGEN__
	PUBLIC_FUNCTION(nvm_read_byte)
#if defined(__GNUC__)
	lds r20, NVM_CMD          ; Store NVM command register
    1d52:	40 91 ca 01 	lds	r20, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	mov ZL, r22               ; Load byte index into low byte of Z.
    1d56:	e6 2f       	mov	r30, r22
	mov ZH, r23               ; Load high byte into Z.
    1d58:	f7 2f       	mov	r31, r23
	sts NVM_CMD, r24          ; Load prepared command into NVM Command register.
    1d5a:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	lpm r24, Z                ; Perform an LPM to read out byte
    1d5e:	84 91       	lpm	r24, Z
	sts NVM_CMD, r20          ; Restore NVM command register
    1d60:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	sts NVM_CMD, r16          ; Load prepared command into NVM Command register.
	lpm r16, Z                ; Perform an LPM to read out byte
	sts NVM_CMD, r20          ; Restore NVM command register
#endif

	ret
    1d64:	08 95       	ret

00001d66 <udd_sleep_mode>:
	} else {
		// endpoint not halted then call directly callback
		callback();
	}
	return true;
}
    1d66:	81 11       	cpse	r24, r1
    1d68:	22 c0       	rjmp	.+68     	; 0x1dae <udd_sleep_mode+0x48>
    1d6a:	90 91 54 22 	lds	r25, 0x2254	; 0x802254 <udd_b_idle>
    1d6e:	99 23       	and	r25, r25
    1d70:	d9 f0       	breq	.+54     	; 0x1da8 <udd_sleep_mode+0x42>
    1d72:	90 91 47 2c 	lds	r25, 0x2C47	; 0x802c47 <sleepmgr_locks+0x1>
    1d76:	91 11       	cpse	r25, r1
    1d78:	01 c0       	rjmp	.+2      	; 0x1d7c <udd_sleep_mode+0x16>
    1d7a:	ff cf       	rjmp	.-2      	; 0x1d7a <udd_sleep_mode+0x14>
    1d7c:	2f b7       	in	r18, 0x3f	; 63
    1d7e:	f8 94       	cli
    1d80:	e6 e4       	ldi	r30, 0x46	; 70
    1d82:	fc e2       	ldi	r31, 0x2C	; 44
    1d84:	91 81       	ldd	r25, Z+1	; 0x01
    1d86:	91 50       	subi	r25, 0x01	; 1
    1d88:	91 83       	std	Z+1, r25	; 0x01
    1d8a:	2f bf       	out	0x3f, r18	; 63
    1d8c:	0d c0       	rjmp	.+26     	; 0x1da8 <udd_sleep_mode+0x42>
    1d8e:	90 91 47 2c 	lds	r25, 0x2C47	; 0x802c47 <sleepmgr_locks+0x1>
    1d92:	9f 3f       	cpi	r25, 0xFF	; 255
    1d94:	09 f4       	brne	.+2      	; 0x1d98 <udd_sleep_mode+0x32>
    1d96:	ff cf       	rjmp	.-2      	; 0x1d96 <udd_sleep_mode+0x30>
    1d98:	2f b7       	in	r18, 0x3f	; 63
    1d9a:	f8 94       	cli
    1d9c:	e6 e4       	ldi	r30, 0x46	; 70
    1d9e:	fc e2       	ldi	r31, 0x2C	; 44
    1da0:	91 81       	ldd	r25, Z+1	; 0x01
    1da2:	9f 5f       	subi	r25, 0xFF	; 255
    1da4:	91 83       	std	Z+1, r25	; 0x01
    1da6:	2f bf       	out	0x3f, r18	; 63
    1da8:	80 93 54 22 	sts	0x2254, r24	; 0x802254 <udd_b_idle>
    1dac:	08 95       	ret
    1dae:	90 91 54 22 	lds	r25, 0x2254	; 0x802254 <udd_b_idle>
    1db2:	99 23       	and	r25, r25
    1db4:	61 f3       	breq	.-40     	; 0x1d8e <udd_sleep_mode+0x28>
    1db6:	f8 cf       	rjmp	.-16     	; 0x1da8 <udd_sleep_mode+0x42>

00001db8 <udd_ctrl_init>:
    1db8:	0f 93       	push	r16
    1dba:	e8 ec       	ldi	r30, 0xC8	; 200
    1dbc:	f4 e0       	ldi	r31, 0x04	; 4
    1dbe:	80 81       	ld	r24, Z
    1dc0:	8f 7d       	andi	r24, 0xDF	; 223
    1dc2:	80 83       	st	Z, r24
    1dc4:	80 81       	ld	r24, Z
    1dc6:	8f 7d       	andi	r24, 0xDF	; 223
    1dc8:	80 83       	st	Z, r24
    1dca:	e8 e1       	ldi	r30, 0x18	; 24
    1dcc:	f2 e2       	ldi	r31, 0x22	; 34
    1dce:	02 e0       	ldi	r16, 0x02	; 2
    1dd0:	05 93       	las	Z, r16
    1dd2:	10 92 1a 22 	sts	0x221A, r1	; 0x80221a <udd_sram+0x1a>
    1dd6:	10 92 1b 22 	sts	0x221B, r1	; 0x80221b <udd_sram+0x1b>
    1dda:	00 e2       	ldi	r16, 0x20	; 32
    1ddc:	06 93       	lac	Z, r16
    1dde:	00 e4       	ldi	r16, 0x40	; 64
    1de0:	06 93       	lac	Z, r16
    1de2:	e0 e1       	ldi	r30, 0x10	; 16
    1de4:	f2 e2       	ldi	r31, 0x22	; 34
    1de6:	00 e2       	ldi	r16, 0x20	; 32
    1de8:	06 93       	lac	Z, r16
    1dea:	00 e4       	ldi	r16, 0x40	; 64
    1dec:	06 93       	lac	Z, r16
    1dee:	ea e5       	ldi	r30, 0x5A	; 90
    1df0:	f4 e2       	ldi	r31, 0x24	; 36
    1df2:	14 86       	std	Z+12, r1	; 0x0c
    1df4:	15 86       	std	Z+13, r1	; 0x0d
    1df6:	16 86       	std	Z+14, r1	; 0x0e
    1df8:	17 86       	std	Z+15, r1	; 0x0f
    1dfa:	12 86       	std	Z+10, r1	; 0x0a
    1dfc:	13 86       	std	Z+11, r1	; 0x0b
    1dfe:	10 92 ff 21 	sts	0x21FF, r1	; 0x8021ff <udd_ep_control_state>
    1e02:	0f 91       	pop	r16
    1e04:	08 95       	ret

00001e06 <udd_ctrl_stall_data>:
    1e06:	0f 93       	push	r16
    1e08:	85 e0       	ldi	r24, 0x05	; 5
    1e0a:	80 93 ff 21 	sts	0x21FF, r24	; 0x8021ff <udd_ep_control_state>
    1e0e:	e9 e1       	ldi	r30, 0x19	; 25
    1e10:	f2 e2       	ldi	r31, 0x22	; 34
    1e12:	04 e0       	ldi	r16, 0x04	; 4
    1e14:	05 93       	las	Z, r16
    1e16:	e1 e1       	ldi	r30, 0x11	; 17
    1e18:	f2 e2       	ldi	r31, 0x22	; 34
    1e1a:	04 e0       	ldi	r16, 0x04	; 4
    1e1c:	05 93       	las	Z, r16
    1e1e:	0f 91       	pop	r16
    1e20:	08 95       	ret

00001e22 <udd_ctrl_send_zlp_in>:
    1e22:	0f 93       	push	r16
    1e24:	83 e0       	ldi	r24, 0x03	; 3
    1e26:	80 93 ff 21 	sts	0x21FF, r24	; 0x8021ff <udd_ep_control_state>
    1e2a:	10 92 1a 22 	sts	0x221A, r1	; 0x80221a <udd_sram+0x1a>
    1e2e:	10 92 1b 22 	sts	0x221B, r1	; 0x80221b <udd_sram+0x1b>
    1e32:	e8 e1       	ldi	r30, 0x18	; 24
    1e34:	f2 e2       	ldi	r31, 0x22	; 34
    1e36:	02 e0       	ldi	r16, 0x02	; 2
    1e38:	06 93       	lac	Z, r16
    1e3a:	0f 91       	pop	r16
    1e3c:	08 95       	ret

00001e3e <udd_ctrl_endofrequest>:
    1e3e:	e0 91 66 24 	lds	r30, 0x2466	; 0x802466 <udd_g_ctrlreq+0xc>
    1e42:	f0 91 67 24 	lds	r31, 0x2467	; 0x802467 <udd_g_ctrlreq+0xd>
    1e46:	30 97       	sbiw	r30, 0x00	; 0
    1e48:	09 f0       	breq	.+2      	; 0x1e4c <udd_ctrl_endofrequest+0xe>
    1e4a:	09 95       	icall
    1e4c:	08 95       	ret

00001e4e <udd_ctrl_in_sent>:
    1e4e:	0f 93       	push	r16
    1e50:	cf 93       	push	r28
    1e52:	df 93       	push	r29
    1e54:	80 91 ff 21 	lds	r24, 0x21FF	; 0x8021ff <udd_ep_control_state>
    1e58:	83 30       	cpi	r24, 0x03	; 3
    1e5a:	19 f4       	brne	.+6      	; 0x1e62 <udd_ctrl_in_sent+0x14>
    1e5c:	f0 df       	rcall	.-32     	; 0x1e3e <udd_ctrl_endofrequest>
    1e5e:	ac df       	rcall	.-168    	; 0x1db8 <udd_ctrl_init>
    1e60:	5e c0       	rjmp	.+188    	; 0x1f1e <udd_ctrl_in_sent+0xd0>
    1e62:	80 91 fb 21 	lds	r24, 0x21FB	; 0x8021fb <udd_ctrl_payload_nb_trans>
    1e66:	90 91 fc 21 	lds	r25, 0x21FC	; 0x8021fc <udd_ctrl_payload_nb_trans+0x1>
    1e6a:	c0 91 64 24 	lds	r28, 0x2464	; 0x802464 <udd_g_ctrlreq+0xa>
    1e6e:	d0 91 65 24 	lds	r29, 0x2465	; 0x802465 <udd_g_ctrlreq+0xb>
    1e72:	c8 1b       	sub	r28, r24
    1e74:	d9 0b       	sbc	r29, r25
    1e76:	71 f5       	brne	.+92     	; 0x1ed4 <udd_ctrl_in_sent+0x86>
    1e78:	20 91 fd 21 	lds	r18, 0x21FD	; 0x8021fd <udd_ctrl_prev_payload_nb_trans>
    1e7c:	30 91 fe 21 	lds	r19, 0x21FE	; 0x8021fe <udd_ctrl_prev_payload_nb_trans+0x1>
    1e80:	82 0f       	add	r24, r18
    1e82:	93 1f       	adc	r25, r19
    1e84:	80 93 fd 21 	sts	0x21FD, r24	; 0x8021fd <udd_ctrl_prev_payload_nb_trans>
    1e88:	90 93 fe 21 	sts	0x21FE, r25	; 0x8021fe <udd_ctrl_prev_payload_nb_trans+0x1>
    1e8c:	20 91 60 24 	lds	r18, 0x2460	; 0x802460 <udd_g_ctrlreq+0x6>
    1e90:	30 91 61 24 	lds	r19, 0x2461	; 0x802461 <udd_g_ctrlreq+0x7>
    1e94:	82 17       	cp	r24, r18
    1e96:	93 07       	cpc	r25, r19
    1e98:	21 f0       	breq	.+8      	; 0x1ea2 <udd_ctrl_in_sent+0x54>
    1e9a:	80 91 c4 20 	lds	r24, 0x20C4	; 0x8020c4 <b_shortpacket.5272>
    1e9e:	88 23       	and	r24, r24
    1ea0:	41 f0       	breq	.+16     	; 0x1eb2 <udd_ctrl_in_sent+0x64>
    1ea2:	84 e0       	ldi	r24, 0x04	; 4
    1ea4:	80 93 ff 21 	sts	0x21FF, r24	; 0x8021ff <udd_ep_control_state>
    1ea8:	e0 e1       	ldi	r30, 0x10	; 16
    1eaa:	f2 e2       	ldi	r31, 0x22	; 34
    1eac:	02 e0       	ldi	r16, 0x02	; 2
    1eae:	06 93       	lac	Z, r16
    1eb0:	36 c0       	rjmp	.+108    	; 0x1f1e <udd_ctrl_in_sent+0xd0>
    1eb2:	e0 91 68 24 	lds	r30, 0x2468	; 0x802468 <udd_g_ctrlreq+0xe>
    1eb6:	f0 91 69 24 	lds	r31, 0x2469	; 0x802469 <udd_g_ctrlreq+0xf>
    1eba:	30 97       	sbiw	r30, 0x00	; 0
    1ebc:	99 f0       	breq	.+38     	; 0x1ee4 <udd_ctrl_in_sent+0x96>
    1ebe:	09 95       	icall
    1ec0:	88 23       	and	r24, r24
    1ec2:	81 f0       	breq	.+32     	; 0x1ee4 <udd_ctrl_in_sent+0x96>
    1ec4:	10 92 fb 21 	sts	0x21FB, r1	; 0x8021fb <udd_ctrl_payload_nb_trans>
    1ec8:	10 92 fc 21 	sts	0x21FC, r1	; 0x8021fc <udd_ctrl_payload_nb_trans+0x1>
    1ecc:	c0 91 64 24 	lds	r28, 0x2464	; 0x802464 <udd_g_ctrlreq+0xa>
    1ed0:	d0 91 65 24 	lds	r29, 0x2465	; 0x802465 <udd_g_ctrlreq+0xb>
    1ed4:	c0 34       	cpi	r28, 0x40	; 64
    1ed6:	d1 05       	cpc	r29, r1
    1ed8:	28 f0       	brcs	.+10     	; 0x1ee4 <udd_ctrl_in_sent+0x96>
    1eda:	10 92 c4 20 	sts	0x20C4, r1	; 0x8020c4 <b_shortpacket.5272>
    1ede:	c0 e4       	ldi	r28, 0x40	; 64
    1ee0:	d0 e0       	ldi	r29, 0x00	; 0
    1ee2:	03 c0       	rjmp	.+6      	; 0x1eea <udd_ctrl_in_sent+0x9c>
    1ee4:	81 e0       	ldi	r24, 0x01	; 1
    1ee6:	80 93 c4 20 	sts	0x20C4, r24	; 0x8020c4 <b_shortpacket.5272>
    1eea:	e0 e0       	ldi	r30, 0x00	; 0
    1eec:	f2 e2       	ldi	r31, 0x22	; 34
    1eee:	c2 8f       	std	Z+26, r28	; 0x1a
    1ef0:	d3 8f       	std	Z+27, r29	; 0x1b
    1ef2:	80 91 fb 21 	lds	r24, 0x21FB	; 0x8021fb <udd_ctrl_payload_nb_trans>
    1ef6:	90 91 fc 21 	lds	r25, 0x21FC	; 0x8021fc <udd_ctrl_payload_nb_trans+0x1>
    1efa:	20 91 62 24 	lds	r18, 0x2462	; 0x802462 <udd_g_ctrlreq+0x8>
    1efe:	30 91 63 24 	lds	r19, 0x2463	; 0x802463 <udd_g_ctrlreq+0x9>
    1f02:	28 0f       	add	r18, r24
    1f04:	39 1f       	adc	r19, r25
    1f06:	24 8f       	std	Z+28, r18	; 0x1c
    1f08:	35 8f       	std	Z+29, r19	; 0x1d
    1f0a:	c8 0f       	add	r28, r24
    1f0c:	d9 1f       	adc	r29, r25
    1f0e:	c0 93 fb 21 	sts	0x21FB, r28	; 0x8021fb <udd_ctrl_payload_nb_trans>
    1f12:	d0 93 fc 21 	sts	0x21FC, r29	; 0x8021fc <udd_ctrl_payload_nb_trans+0x1>
    1f16:	e8 e1       	ldi	r30, 0x18	; 24
    1f18:	f2 e2       	ldi	r31, 0x22	; 34
    1f1a:	02 e0       	ldi	r16, 0x02	; 2
    1f1c:	06 93       	lac	Z, r16
    1f1e:	df 91       	pop	r29
    1f20:	cf 91       	pop	r28
    1f22:	0f 91       	pop	r16
    1f24:	08 95       	ret

00001f26 <udd_ep_get_size>:
    1f26:	fc 01       	movw	r30, r24
    1f28:	81 81       	ldd	r24, Z+1	; 0x01
    1f2a:	e8 2f       	mov	r30, r24
    1f2c:	e7 70       	andi	r30, 0x07	; 7
    1f2e:	8e 2f       	mov	r24, r30
    1f30:	90 e0       	ldi	r25, 0x00	; 0
    1f32:	fc 01       	movw	r30, r24
    1f34:	31 97       	sbiw	r30, 0x01	; 1
    1f36:	e7 30       	cpi	r30, 0x07	; 7
    1f38:	f1 05       	cpc	r31, r1
    1f3a:	c0 f4       	brcc	.+48     	; 0x1f6c <udd_ep_get_size+0x46>
    1f3c:	ea 5d       	subi	r30, 0xDA	; 218
    1f3e:	fe 4f       	sbci	r31, 0xFE	; 254
    1f40:	7a c6       	rjmp	.+3316   	; 0x2c36 <__tablejump2__>
    1f42:	80 e1       	ldi	r24, 0x10	; 16
    1f44:	90 e0       	ldi	r25, 0x00	; 0
    1f46:	08 95       	ret
    1f48:	80 e2       	ldi	r24, 0x20	; 32
    1f4a:	90 e0       	ldi	r25, 0x00	; 0
    1f4c:	08 95       	ret
    1f4e:	80 e4       	ldi	r24, 0x40	; 64
    1f50:	90 e0       	ldi	r25, 0x00	; 0
    1f52:	08 95       	ret
    1f54:	80 e8       	ldi	r24, 0x80	; 128
    1f56:	90 e0       	ldi	r25, 0x00	; 0
    1f58:	08 95       	ret
    1f5a:	80 e0       	ldi	r24, 0x00	; 0
    1f5c:	91 e0       	ldi	r25, 0x01	; 1
    1f5e:	08 95       	ret
    1f60:	80 e0       	ldi	r24, 0x00	; 0
    1f62:	92 e0       	ldi	r25, 0x02	; 2
    1f64:	08 95       	ret
    1f66:	8f ef       	ldi	r24, 0xFF	; 255
    1f68:	93 e0       	ldi	r25, 0x03	; 3
    1f6a:	08 95       	ret
    1f6c:	88 e0       	ldi	r24, 0x08	; 8
    1f6e:	90 e0       	ldi	r25, 0x00	; 0
    1f70:	08 95       	ret

00001f72 <udd_ep_get_job>:
    1f72:	28 2f       	mov	r18, r24
    1f74:	2f 70       	andi	r18, 0x0F	; 15
    1f76:	30 e0       	ldi	r19, 0x00	; 0
    1f78:	22 0f       	add	r18, r18
    1f7a:	33 1f       	adc	r19, r19
    1f7c:	08 2e       	mov	r0, r24
    1f7e:	00 0c       	add	r0, r0
    1f80:	99 0b       	sbc	r25, r25
    1f82:	88 27       	eor	r24, r24
    1f84:	99 0f       	add	r25, r25
    1f86:	88 1f       	adc	r24, r24
    1f88:	99 27       	eor	r25, r25
    1f8a:	82 0f       	add	r24, r18
    1f8c:	93 1f       	adc	r25, r19
    1f8e:	02 97       	sbiw	r24, 0x02	; 2
    1f90:	9c 01       	movw	r18, r24
    1f92:	22 0f       	add	r18, r18
    1f94:	33 1f       	adc	r19, r19
    1f96:	22 0f       	add	r18, r18
    1f98:	33 1f       	adc	r19, r19
    1f9a:	22 0f       	add	r18, r18
    1f9c:	33 1f       	adc	r19, r19
    1f9e:	82 0f       	add	r24, r18
    1fa0:	93 1f       	adc	r25, r19
    1fa2:	8b 57       	subi	r24, 0x7B	; 123
    1fa4:	9e 4d       	sbci	r25, 0xDE	; 222
    1fa6:	08 95       	ret

00001fa8 <udd_ctrl_interrupt_tc_setup>:
    1fa8:	0f 93       	push	r16
    1faa:	cf 93       	push	r28
    1fac:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    1fb0:	80 ff       	sbrs	r24, 0
    1fb2:	62 c0       	rjmp	.+196    	; 0x2078 <udd_ctrl_interrupt_tc_setup+0xd0>
    1fb4:	81 e0       	ldi	r24, 0x01	; 1
    1fb6:	80 93 cc 04 	sts	0x04CC, r24	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    1fba:	e0 e1       	ldi	r30, 0x10	; 16
    1fbc:	f2 e2       	ldi	r31, 0x22	; 34
    1fbe:	00 e8       	ldi	r16, 0x80	; 128
    1fc0:	06 93       	lac	Z, r16
    1fc2:	e8 e1       	ldi	r30, 0x18	; 24
    1fc4:	f2 e2       	ldi	r31, 0x22	; 34
    1fc6:	00 e8       	ldi	r16, 0x80	; 128
    1fc8:	06 93       	lac	Z, r16
    1fca:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
    1fce:	e0 e1       	ldi	r30, 0x10	; 16
    1fd0:	f2 e2       	ldi	r31, 0x22	; 34
    1fd2:	00 e1       	ldi	r16, 0x10	; 16
    1fd4:	06 93       	lac	Z, r16
    1fd6:	80 91 ff 21 	lds	r24, 0x21FF	; 0x8021ff <udd_ep_control_state>
    1fda:	88 23       	and	r24, r24
    1fdc:	29 f0       	breq	.+10     	; 0x1fe8 <udd_ctrl_interrupt_tc_setup+0x40>
    1fde:	83 50       	subi	r24, 0x03	; 3
    1fe0:	82 30       	cpi	r24, 0x02	; 2
    1fe2:	08 f4       	brcc	.+2      	; 0x1fe6 <udd_ctrl_interrupt_tc_setup+0x3e>
    1fe4:	2c df       	rcall	.-424    	; 0x1e3e <udd_ctrl_endofrequest>
    1fe6:	e8 de       	rcall	.-560    	; 0x1db8 <udd_ctrl_init>
    1fe8:	80 91 12 22 	lds	r24, 0x2212	; 0x802212 <udd_sram+0x12>
    1fec:	90 91 13 22 	lds	r25, 0x2213	; 0x802213 <udd_sram+0x13>
    1ff0:	08 97       	sbiw	r24, 0x08	; 8
    1ff2:	09 f0       	breq	.+2      	; 0x1ff6 <udd_ctrl_interrupt_tc_setup+0x4e>
    1ff4:	43 c0       	rjmp	.+134    	; 0x207c <udd_ctrl_interrupt_tc_setup+0xd4>
    1ff6:	88 e0       	ldi	r24, 0x08	; 8
    1ff8:	eb eb       	ldi	r30, 0xBB	; 187
    1ffa:	f1 e2       	ldi	r31, 0x21	; 33
    1ffc:	aa e5       	ldi	r26, 0x5A	; 90
    1ffe:	b4 e2       	ldi	r27, 0x24	; 36
    2000:	01 90       	ld	r0, Z+
    2002:	0d 92       	st	X+, r0
    2004:	8a 95       	dec	r24
    2006:	e1 f7       	brne	.-8      	; 0x2000 <udd_ctrl_interrupt_tc_setup+0x58>
    2008:	e8 ec       	ldi	r30, 0xC8	; 200
    200a:	f4 e0       	ldi	r31, 0x04	; 4
    200c:	80 81       	ld	r24, Z
    200e:	80 62       	ori	r24, 0x20	; 32
    2010:	80 83       	st	Z, r24
    2012:	80 81       	ld	r24, Z
    2014:	80 62       	ori	r24, 0x20	; 32
    2016:	80 83       	st	Z, r24
    2018:	0d db       	rcall	.-2534   	; 0x1634 <udc_process_setup>
    201a:	c8 2f       	mov	r28, r24
    201c:	81 11       	cpse	r24, r1
    201e:	03 c0       	rjmp	.+6      	; 0x2026 <udd_ctrl_interrupt_tc_setup+0x7e>
    2020:	f2 de       	rcall	.-540    	; 0x1e06 <udd_ctrl_stall_data>
    2022:	c1 e0       	ldi	r28, 0x01	; 1
    2024:	2c c0       	rjmp	.+88     	; 0x207e <udd_ctrl_interrupt_tc_setup+0xd6>
    2026:	80 91 5a 24 	lds	r24, 0x245A	; 0x80245a <udd_g_ctrlreq>
    202a:	88 23       	and	r24, r24
    202c:	6c f4       	brge	.+26     	; 0x2048 <udd_ctrl_interrupt_tc_setup+0xa0>
    202e:	10 92 fd 21 	sts	0x21FD, r1	; 0x8021fd <udd_ctrl_prev_payload_nb_trans>
    2032:	10 92 fe 21 	sts	0x21FE, r1	; 0x8021fe <udd_ctrl_prev_payload_nb_trans+0x1>
    2036:	10 92 fb 21 	sts	0x21FB, r1	; 0x8021fb <udd_ctrl_payload_nb_trans>
    203a:	10 92 fc 21 	sts	0x21FC, r1	; 0x8021fc <udd_ctrl_payload_nb_trans+0x1>
    203e:	82 e0       	ldi	r24, 0x02	; 2
    2040:	80 93 ff 21 	sts	0x21FF, r24	; 0x8021ff <udd_ep_control_state>
    2044:	04 df       	rcall	.-504    	; 0x1e4e <udd_ctrl_in_sent>
    2046:	1b c0       	rjmp	.+54     	; 0x207e <udd_ctrl_interrupt_tc_setup+0xd6>
    2048:	80 91 60 24 	lds	r24, 0x2460	; 0x802460 <udd_g_ctrlreq+0x6>
    204c:	90 91 61 24 	lds	r25, 0x2461	; 0x802461 <udd_g_ctrlreq+0x7>
    2050:	89 2b       	or	r24, r25
    2052:	11 f4       	brne	.+4      	; 0x2058 <udd_ctrl_interrupt_tc_setup+0xb0>
    2054:	e6 de       	rcall	.-564    	; 0x1e22 <udd_ctrl_send_zlp_in>
    2056:	13 c0       	rjmp	.+38     	; 0x207e <udd_ctrl_interrupt_tc_setup+0xd6>
    2058:	10 92 fd 21 	sts	0x21FD, r1	; 0x8021fd <udd_ctrl_prev_payload_nb_trans>
    205c:	10 92 fe 21 	sts	0x21FE, r1	; 0x8021fe <udd_ctrl_prev_payload_nb_trans+0x1>
    2060:	10 92 fb 21 	sts	0x21FB, r1	; 0x8021fb <udd_ctrl_payload_nb_trans>
    2064:	10 92 fc 21 	sts	0x21FC, r1	; 0x8021fc <udd_ctrl_payload_nb_trans+0x1>
    2068:	81 e0       	ldi	r24, 0x01	; 1
    206a:	80 93 ff 21 	sts	0x21FF, r24	; 0x8021ff <udd_ep_control_state>
    206e:	e0 e1       	ldi	r30, 0x10	; 16
    2070:	f2 e2       	ldi	r31, 0x22	; 34
    2072:	02 e0       	ldi	r16, 0x02	; 2
    2074:	06 93       	lac	Z, r16
    2076:	03 c0       	rjmp	.+6      	; 0x207e <udd_ctrl_interrupt_tc_setup+0xd6>
    2078:	c0 e0       	ldi	r28, 0x00	; 0
    207a:	01 c0       	rjmp	.+2      	; 0x207e <udd_ctrl_interrupt_tc_setup+0xd6>
    207c:	c1 e0       	ldi	r28, 0x01	; 1
    207e:	8c 2f       	mov	r24, r28
    2080:	cf 91       	pop	r28
    2082:	0f 91       	pop	r16
    2084:	08 95       	ret

00002086 <udd_ep_trans_complet>:
    2086:	8f 92       	push	r8
    2088:	9f 92       	push	r9
    208a:	af 92       	push	r10
    208c:	bf 92       	push	r11
    208e:	df 92       	push	r13
    2090:	ef 92       	push	r14
    2092:	ff 92       	push	r15
    2094:	0f 93       	push	r16
    2096:	1f 93       	push	r17
    2098:	cf 93       	push	r28
    209a:	df 93       	push	r29
    209c:	d8 2e       	mov	r13, r24
    209e:	69 df       	rcall	.-302    	; 0x1f72 <udd_ep_get_job>
    20a0:	8c 01       	movw	r16, r24
    20a2:	bd 2c       	mov	r11, r13
    20a4:	bb 1c       	adc	r11, r11
    20a6:	bb 24       	eor	r11, r11
    20a8:	bb 1c       	adc	r11, r11
    20aa:	cd 2d       	mov	r28, r13
    20ac:	cf 70       	andi	r28, 0x0F	; 15
    20ae:	d0 e0       	ldi	r29, 0x00	; 0
    20b0:	cc 0f       	add	r28, r28
    20b2:	dd 1f       	adc	r29, r29
    20b4:	cb 0d       	add	r28, r11
    20b6:	d1 1d       	adc	r29, r1
    20b8:	ce 01       	movw	r24, r28
    20ba:	88 0f       	add	r24, r24
    20bc:	99 1f       	adc	r25, r25
    20be:	88 0f       	add	r24, r24
    20c0:	99 1f       	adc	r25, r25
    20c2:	88 0f       	add	r24, r24
    20c4:	99 1f       	adc	r25, r25
    20c6:	9c 01       	movw	r18, r24
    20c8:	20 5f       	subi	r18, 0xF0	; 240
    20ca:	3d 4d       	sbci	r19, 0xDD	; 221
    20cc:	79 01       	movw	r14, r18
    20ce:	c9 01       	movw	r24, r18
    20d0:	2a df       	rcall	.-428    	; 0x1f26 <udd_ep_get_size>
    20d2:	4c 01       	movw	r8, r24
    20d4:	bb 20       	and	r11, r11
    20d6:	09 f4       	brne	.+2      	; 0x20da <udd_ep_trans_complet+0x54>
    20d8:	70 c0       	rjmp	.+224    	; 0x21ba <udd_ep_trans_complet+0x134>
    20da:	fe 01       	movw	r30, r28
    20dc:	ee 0f       	add	r30, r30
    20de:	ff 1f       	adc	r31, r31
    20e0:	ee 0f       	add	r30, r30
    20e2:	ff 1f       	adc	r31, r31
    20e4:	ee 0f       	add	r30, r30
    20e6:	ff 1f       	adc	r31, r31
    20e8:	e0 50       	subi	r30, 0x00	; 0
    20ea:	fe 4d       	sbci	r31, 0xDE	; 222
    20ec:	26 89       	ldd	r18, Z+22	; 0x16
    20ee:	37 89       	ldd	r19, Z+23	; 0x17
    20f0:	d8 01       	movw	r26, r16
    20f2:	15 96       	adiw	r26, 0x05	; 5
    20f4:	8d 91       	ld	r24, X+
    20f6:	9c 91       	ld	r25, X
    20f8:	16 97       	sbiw	r26, 0x06	; 6
    20fa:	82 0f       	add	r24, r18
    20fc:	93 1f       	adc	r25, r19
    20fe:	15 96       	adiw	r26, 0x05	; 5
    2100:	8d 93       	st	X+, r24
    2102:	9c 93       	st	X, r25
    2104:	16 97       	sbiw	r26, 0x06	; 6
    2106:	13 96       	adiw	r26, 0x03	; 3
    2108:	2d 91       	ld	r18, X+
    210a:	3c 91       	ld	r19, X
    210c:	14 97       	sbiw	r26, 0x04	; 4
    210e:	82 17       	cp	r24, r18
    2110:	93 07       	cpc	r25, r19
    2112:	09 f4       	brne	.+2      	; 0x2116 <udd_ep_trans_complet+0x90>
    2114:	3c c0       	rjmp	.+120    	; 0x218e <udd_ep_trans_complet+0x108>
    2116:	28 1b       	sub	r18, r24
    2118:	39 0b       	sbc	r19, r25
    211a:	21 15       	cp	r18, r1
    211c:	b4 e0       	ldi	r27, 0x04	; 4
    211e:	3b 07       	cpc	r19, r27
    2120:	38 f0       	brcs	.+14     	; 0x2130 <udd_ep_trans_complet+0xaa>
    2122:	2f ef       	ldi	r18, 0xFF	; 255
    2124:	33 e0       	ldi	r19, 0x03	; 3
    2126:	c9 01       	movw	r24, r18
    2128:	b4 01       	movw	r22, r8
    212a:	71 d5       	rcall	.+2786   	; 0x2c0e <__udivmodhi4>
    212c:	28 1b       	sub	r18, r24
    212e:	39 0b       	sbc	r19, r25
    2130:	f8 01       	movw	r30, r16
    2132:	80 81       	ld	r24, Z
    2134:	81 ff       	sbrs	r24, 1
    2136:	09 c0       	rjmp	.+18     	; 0x214a <udd_ep_trans_complet+0xc4>
    2138:	c9 01       	movw	r24, r18
    213a:	b4 01       	movw	r22, r8
    213c:	68 d5       	rcall	.+2768   	; 0x2c0e <__udivmodhi4>
    213e:	41 e0       	ldi	r20, 0x01	; 1
    2140:	89 2b       	or	r24, r25
    2142:	09 f0       	breq	.+2      	; 0x2146 <udd_ep_trans_complet+0xc0>
    2144:	40 e0       	ldi	r20, 0x00	; 0
    2146:	84 2f       	mov	r24, r20
    2148:	01 c0       	rjmp	.+2      	; 0x214c <udd_ep_trans_complet+0xc6>
    214a:	80 e0       	ldi	r24, 0x00	; 0
    214c:	d8 01       	movw	r26, r16
    214e:	9c 91       	ld	r25, X
    2150:	80 fb       	bst	r24, 0
    2152:	91 f9       	bld	r25, 1
    2154:	9c 93       	st	X, r25
    2156:	cc 0f       	add	r28, r28
    2158:	dd 1f       	adc	r29, r29
    215a:	cc 0f       	add	r28, r28
    215c:	dd 1f       	adc	r29, r29
    215e:	cc 0f       	add	r28, r28
    2160:	dd 1f       	adc	r29, r29
    2162:	c0 50       	subi	r28, 0x00	; 0
    2164:	de 4d       	sbci	r29, 0xDE	; 222
    2166:	1e 8a       	std	Y+22, r1	; 0x16
    2168:	1f 8a       	std	Y+23, r1	; 0x17
    216a:	2a 8b       	std	Y+18, r18	; 0x12
    216c:	3b 8b       	std	Y+19, r19	; 0x13
    216e:	11 96       	adiw	r26, 0x01	; 1
    2170:	2d 91       	ld	r18, X+
    2172:	3c 91       	ld	r19, X
    2174:	12 97       	sbiw	r26, 0x02	; 2
    2176:	15 96       	adiw	r26, 0x05	; 5
    2178:	8d 91       	ld	r24, X+
    217a:	9c 91       	ld	r25, X
    217c:	16 97       	sbiw	r26, 0x06	; 6
    217e:	82 0f       	add	r24, r18
    2180:	93 1f       	adc	r25, r19
    2182:	8c 8b       	std	Y+20, r24	; 0x14
    2184:	9d 8b       	std	Y+21, r25	; 0x15
    2186:	f7 01       	movw	r30, r14
    2188:	02 e0       	ldi	r16, 0x02	; 2
    218a:	06 93       	lac	Z, r16
    218c:	ca c0       	rjmp	.+404    	; 0x2322 <udd_ep_trans_complet+0x29c>
    218e:	d8 01       	movw	r26, r16
    2190:	8c 91       	ld	r24, X
    2192:	81 ff       	sbrs	r24, 1
    2194:	b3 c0       	rjmp	.+358    	; 0x22fc <udd_ep_trans_complet+0x276>
    2196:	8d 7f       	andi	r24, 0xFD	; 253
    2198:	8c 93       	st	X, r24
    219a:	cc 0f       	add	r28, r28
    219c:	dd 1f       	adc	r29, r29
    219e:	cc 0f       	add	r28, r28
    21a0:	dd 1f       	adc	r29, r29
    21a2:	cc 0f       	add	r28, r28
    21a4:	dd 1f       	adc	r29, r29
    21a6:	c0 50       	subi	r28, 0x00	; 0
    21a8:	de 4d       	sbci	r29, 0xDE	; 222
    21aa:	1e 8a       	std	Y+22, r1	; 0x16
    21ac:	1f 8a       	std	Y+23, r1	; 0x17
    21ae:	1a 8a       	std	Y+18, r1	; 0x12
    21b0:	1b 8a       	std	Y+19, r1	; 0x13
    21b2:	f7 01       	movw	r30, r14
    21b4:	02 e0       	ldi	r16, 0x02	; 2
    21b6:	06 93       	lac	Z, r16
    21b8:	b4 c0       	rjmp	.+360    	; 0x2322 <udd_ep_trans_complet+0x29c>
    21ba:	fe 01       	movw	r30, r28
    21bc:	ee 0f       	add	r30, r30
    21be:	ff 1f       	adc	r31, r31
    21c0:	ee 0f       	add	r30, r30
    21c2:	ff 1f       	adc	r31, r31
    21c4:	ee 0f       	add	r30, r30
    21c6:	ff 1f       	adc	r31, r31
    21c8:	e0 50       	subi	r30, 0x00	; 0
    21ca:	fe 4d       	sbci	r31, 0xDE	; 222
    21cc:	a2 88       	ldd	r10, Z+18	; 0x12
    21ce:	b3 88       	ldd	r11, Z+19	; 0x13
    21d0:	d8 01       	movw	r26, r16
    21d2:	8c 91       	ld	r24, X
    21d4:	82 ff       	sbrs	r24, 2
    21d6:	19 c0       	rjmp	.+50     	; 0x220a <udd_ep_trans_complet+0x184>
    21d8:	11 96       	adiw	r26, 0x01	; 1
    21da:	ed 91       	ld	r30, X+
    21dc:	fc 91       	ld	r31, X
    21de:	12 97       	sbiw	r26, 0x02	; 2
    21e0:	15 96       	adiw	r26, 0x05	; 5
    21e2:	2d 91       	ld	r18, X+
    21e4:	3c 91       	ld	r19, X
    21e6:	16 97       	sbiw	r26, 0x06	; 6
    21e8:	13 96       	adiw	r26, 0x03	; 3
    21ea:	8d 91       	ld	r24, X+
    21ec:	9c 91       	ld	r25, X
    21ee:	14 97       	sbiw	r26, 0x04	; 4
    21f0:	b4 01       	movw	r22, r8
    21f2:	0d d5       	rcall	.+2586   	; 0x2c0e <__udivmodhi4>
    21f4:	b0 e4       	ldi	r27, 0x40	; 64
    21f6:	db 9e       	mul	r13, r27
    21f8:	b0 01       	movw	r22, r0
    21fa:	11 24       	eor	r1, r1
    21fc:	6b 57       	subi	r22, 0x7B	; 123
    21fe:	7f 4d       	sbci	r23, 0xDF	; 223
    2200:	ac 01       	movw	r20, r24
    2202:	cf 01       	movw	r24, r30
    2204:	82 0f       	add	r24, r18
    2206:	93 1f       	adc	r25, r19
    2208:	1c d5       	rcall	.+2616   	; 0x2c42 <memcpy>
    220a:	f8 01       	movw	r30, r16
    220c:	25 81       	ldd	r18, Z+5	; 0x05
    220e:	36 81       	ldd	r19, Z+6	; 0x06
    2210:	2a 0d       	add	r18, r10
    2212:	3b 1d       	adc	r19, r11
    2214:	25 83       	std	Z+5, r18	; 0x05
    2216:	36 83       	std	Z+6, r19	; 0x06
    2218:	83 81       	ldd	r24, Z+3	; 0x03
    221a:	94 81       	ldd	r25, Z+4	; 0x04
    221c:	82 17       	cp	r24, r18
    221e:	93 07       	cpc	r25, r19
    2220:	68 f4       	brcc	.+26     	; 0x223c <udd_ep_trans_complet+0x1b6>
    2222:	85 83       	std	Z+5, r24	; 0x05
    2224:	96 83       	std	Z+6, r25	; 0x06
    2226:	cc 0f       	add	r28, r28
    2228:	dd 1f       	adc	r29, r29
    222a:	cc 0f       	add	r28, r28
    222c:	dd 1f       	adc	r29, r29
    222e:	cc 0f       	add	r28, r28
    2230:	dd 1f       	adc	r29, r29
    2232:	c0 50       	subi	r28, 0x00	; 0
    2234:	de 4d       	sbci	r29, 0xDE	; 222
    2236:	8e 89       	ldd	r24, Y+22	; 0x16
    2238:	9f 89       	ldd	r25, Y+23	; 0x17
    223a:	60 c0       	rjmp	.+192    	; 0x22fc <udd_ep_trans_complet+0x276>
    223c:	fe 01       	movw	r30, r28
    223e:	ee 0f       	add	r30, r30
    2240:	ff 1f       	adc	r31, r31
    2242:	ee 0f       	add	r30, r30
    2244:	ff 1f       	adc	r31, r31
    2246:	ee 0f       	add	r30, r30
    2248:	ff 1f       	adc	r31, r31
    224a:	e0 50       	subi	r30, 0x00	; 0
    224c:	fe 4d       	sbci	r31, 0xDE	; 222
    224e:	46 89       	ldd	r20, Z+22	; 0x16
    2250:	57 89       	ldd	r21, Z+23	; 0x17
    2252:	4a 15       	cp	r20, r10
    2254:	5b 05       	cpc	r21, r11
    2256:	09 f0       	breq	.+2      	; 0x225a <udd_ep_trans_complet+0x1d4>
    2258:	51 c0       	rjmp	.+162    	; 0x22fc <udd_ep_trans_complet+0x276>
    225a:	28 17       	cp	r18, r24
    225c:	39 07       	cpc	r19, r25
    225e:	09 f4       	brne	.+2      	; 0x2262 <udd_ep_trans_complet+0x1dc>
    2260:	4d c0       	rjmp	.+154    	; 0x22fc <udd_ep_trans_complet+0x276>
    2262:	ac 01       	movw	r20, r24
    2264:	42 1b       	sub	r20, r18
    2266:	53 0b       	sbc	r21, r19
    2268:	9a 01       	movw	r18, r20
    226a:	21 15       	cp	r18, r1
    226c:	54 e0       	ldi	r21, 0x04	; 4
    226e:	35 07       	cpc	r19, r21
    2270:	50 f0       	brcs	.+20     	; 0x2286 <udd_ep_trans_complet+0x200>
    2272:	2f ef       	ldi	r18, 0xFF	; 255
    2274:	33 e0       	ldi	r19, 0x03	; 3
    2276:	c9 01       	movw	r24, r18
    2278:	b4 01       	movw	r22, r8
    227a:	c9 d4       	rcall	.+2450   	; 0x2c0e <__udivmodhi4>
    227c:	d9 01       	movw	r26, r18
    227e:	a8 1b       	sub	r26, r24
    2280:	b9 0b       	sbc	r27, r25
    2282:	cd 01       	movw	r24, r26
    2284:	07 c0       	rjmp	.+14     	; 0x2294 <udd_ep_trans_complet+0x20e>
    2286:	c9 01       	movw	r24, r18
    2288:	b4 01       	movw	r22, r8
    228a:	c1 d4       	rcall	.+2434   	; 0x2c0e <__udivmodhi4>
    228c:	f9 01       	movw	r30, r18
    228e:	e8 1b       	sub	r30, r24
    2290:	f9 0b       	sbc	r31, r25
    2292:	cf 01       	movw	r24, r30
    2294:	fe 01       	movw	r30, r28
    2296:	ee 0f       	add	r30, r30
    2298:	ff 1f       	adc	r31, r31
    229a:	ee 0f       	add	r30, r30
    229c:	ff 1f       	adc	r31, r31
    229e:	ee 0f       	add	r30, r30
    22a0:	ff 1f       	adc	r31, r31
    22a2:	e0 50       	subi	r30, 0x00	; 0
    22a4:	fe 4d       	sbci	r31, 0xDE	; 222
    22a6:	12 8a       	std	Z+18, r1	; 0x12
    22a8:	13 8a       	std	Z+19, r1	; 0x13
    22aa:	88 15       	cp	r24, r8
    22ac:	99 05       	cpc	r25, r9
    22ae:	78 f4       	brcc	.+30     	; 0x22ce <udd_ep_trans_complet+0x248>
    22b0:	d8 01       	movw	r26, r16
    22b2:	8c 91       	ld	r24, X
    22b4:	84 60       	ori	r24, 0x04	; 4
    22b6:	8c 93       	st	X, r24
    22b8:	b0 e4       	ldi	r27, 0x40	; 64
    22ba:	db 9e       	mul	r13, r27
    22bc:	c0 01       	movw	r24, r0
    22be:	11 24       	eor	r1, r1
    22c0:	8b 57       	subi	r24, 0x7B	; 123
    22c2:	9f 4d       	sbci	r25, 0xDF	; 223
    22c4:	84 8b       	std	Z+20, r24	; 0x14
    22c6:	95 8b       	std	Z+21, r25	; 0x15
    22c8:	86 8a       	std	Z+22, r8	; 0x16
    22ca:	97 8a       	std	Z+23, r9	; 0x17
    22cc:	13 c0       	rjmp	.+38     	; 0x22f4 <udd_ep_trans_complet+0x26e>
    22ce:	f8 01       	movw	r30, r16
    22d0:	41 81       	ldd	r20, Z+1	; 0x01
    22d2:	52 81       	ldd	r21, Z+2	; 0x02
    22d4:	25 81       	ldd	r18, Z+5	; 0x05
    22d6:	36 81       	ldd	r19, Z+6	; 0x06
    22d8:	24 0f       	add	r18, r20
    22da:	35 1f       	adc	r19, r21
    22dc:	cc 0f       	add	r28, r28
    22de:	dd 1f       	adc	r29, r29
    22e0:	cc 0f       	add	r28, r28
    22e2:	dd 1f       	adc	r29, r29
    22e4:	cc 0f       	add	r28, r28
    22e6:	dd 1f       	adc	r29, r29
    22e8:	c0 50       	subi	r28, 0x00	; 0
    22ea:	de 4d       	sbci	r29, 0xDE	; 222
    22ec:	2c 8b       	std	Y+20, r18	; 0x14
    22ee:	3d 8b       	std	Y+21, r19	; 0x15
    22f0:	8e 8b       	std	Y+22, r24	; 0x16
    22f2:	9f 8b       	std	Y+23, r25	; 0x17
    22f4:	f7 01       	movw	r30, r14
    22f6:	02 e0       	ldi	r16, 0x02	; 2
    22f8:	06 93       	lac	Z, r16
    22fa:	13 c0       	rjmp	.+38     	; 0x2322 <udd_ep_trans_complet+0x29c>
    22fc:	d8 01       	movw	r26, r16
    22fe:	8c 91       	ld	r24, X
    2300:	80 ff       	sbrs	r24, 0
    2302:	0f c0       	rjmp	.+30     	; 0x2322 <udd_ep_trans_complet+0x29c>
    2304:	8e 7f       	andi	r24, 0xFE	; 254
    2306:	8c 93       	st	X, r24
    2308:	17 96       	adiw	r26, 0x07	; 7
    230a:	ed 91       	ld	r30, X+
    230c:	fc 91       	ld	r31, X
    230e:	18 97       	sbiw	r26, 0x08	; 8
    2310:	30 97       	sbiw	r30, 0x00	; 0
    2312:	39 f0       	breq	.+14     	; 0x2322 <udd_ep_trans_complet+0x29c>
    2314:	15 96       	adiw	r26, 0x05	; 5
    2316:	6d 91       	ld	r22, X+
    2318:	7c 91       	ld	r23, X
    231a:	16 97       	sbiw	r26, 0x06	; 6
    231c:	4d 2d       	mov	r20, r13
    231e:	80 e0       	ldi	r24, 0x00	; 0
    2320:	09 95       	icall
    2322:	df 91       	pop	r29
    2324:	cf 91       	pop	r28
    2326:	1f 91       	pop	r17
    2328:	0f 91       	pop	r16
    232a:	ff 90       	pop	r15
    232c:	ef 90       	pop	r14
    232e:	df 90       	pop	r13
    2330:	bf 90       	pop	r11
    2332:	af 90       	pop	r10
    2334:	9f 90       	pop	r9
    2336:	8f 90       	pop	r8
    2338:	08 95       	ret

0000233a <udd_attach>:
    233a:	cf 93       	push	r28
    233c:	cf b7       	in	r28, 0x3f	; 63
    233e:	f8 94       	cli
    2340:	81 e0       	ldi	r24, 0x01	; 1
    2342:	11 dd       	rcall	.-1502   	; 0x1d66 <udd_sleep_mode>
    2344:	ea ec       	ldi	r30, 0xCA	; 202
    2346:	f4 e0       	ldi	r31, 0x04	; 4
    2348:	80 e4       	ldi	r24, 0x40	; 64
    234a:	80 83       	st	Z, r24
    234c:	80 e2       	ldi	r24, 0x20	; 32
    234e:	80 83       	st	Z, r24
    2350:	e1 ec       	ldi	r30, 0xC1	; 193
    2352:	f4 e0       	ldi	r31, 0x04	; 4
    2354:	80 81       	ld	r24, Z
    2356:	81 60       	ori	r24, 0x01	; 1
    2358:	80 83       	st	Z, r24
    235a:	a9 ec       	ldi	r26, 0xC9	; 201
    235c:	b4 e0       	ldi	r27, 0x04	; 4
    235e:	8c 91       	ld	r24, X
    2360:	82 60       	ori	r24, 0x02	; 2
    2362:	8c 93       	st	X, r24
    2364:	e8 ec       	ldi	r30, 0xC8	; 200
    2366:	f4 e0       	ldi	r31, 0x04	; 4
    2368:	80 81       	ld	r24, Z
    236a:	80 64       	ori	r24, 0x40	; 64
    236c:	80 83       	st	Z, r24
    236e:	8c 91       	ld	r24, X
    2370:	81 60       	ori	r24, 0x01	; 1
    2372:	8c 93       	st	X, r24
    2374:	80 81       	ld	r24, Z
    2376:	80 68       	ori	r24, 0x80	; 128
    2378:	80 83       	st	Z, r24
    237a:	cf bf       	out	0x3f, r28	; 63
    237c:	cf 91       	pop	r28
    237e:	08 95       	ret

00002380 <udd_enable>:
    2380:	cf 93       	push	r28
    2382:	df 93       	push	r29
    2384:	c0 e6       	ldi	r28, 0x60	; 96
    2386:	d0 e0       	ldi	r29, 0x00	; 0
    2388:	18 82       	st	Y, r1
    238a:	80 e3       	ldi	r24, 0x30	; 48
    238c:	0e 94 43 09 	call	0x1286	; 0x1286 <sysclk_enable_usb>
    2390:	e0 ec       	ldi	r30, 0xC0	; 192
    2392:	f4 e0       	ldi	r31, 0x04	; 4
    2394:	80 81       	ld	r24, Z
    2396:	80 64       	ori	r24, 0x40	; 64
    2398:	80 83       	st	Z, r24
    239a:	81 e0       	ldi	r24, 0x01	; 1
    239c:	88 83       	st	Y, r24
    239e:	cf b7       	in	r28, 0x3f	; 63
    23a0:	f8 94       	cli
    23a2:	80 e0       	ldi	r24, 0x00	; 0
    23a4:	90 e0       	ldi	r25, 0x00	; 0
    23a6:	fc 01       	movw	r30, r24
    23a8:	ee 0f       	add	r30, r30
    23aa:	ff 1f       	adc	r31, r31
    23ac:	ee 0f       	add	r30, r30
    23ae:	ff 1f       	adc	r31, r31
    23b0:	ee 0f       	add	r30, r30
    23b2:	ff 1f       	adc	r31, r31
    23b4:	e0 50       	subi	r30, 0x00	; 0
    23b6:	fe 4d       	sbci	r31, 0xDE	; 222
    23b8:	11 8a       	std	Z+17, r1	; 0x11
    23ba:	01 96       	adiw	r24, 0x01	; 1
    23bc:	88 30       	cpi	r24, 0x08	; 8
    23be:	91 05       	cpc	r25, r1
    23c0:	91 f7       	brne	.-28     	; 0x23a6 <udd_enable+0x26>
    23c2:	e5 e8       	ldi	r30, 0x85	; 133
    23c4:	f1 e2       	ldi	r31, 0x21	; 33
    23c6:	80 81       	ld	r24, Z
    23c8:	8e 7f       	andi	r24, 0xFE	; 254
    23ca:	80 83       	st	Z, r24
    23cc:	ee e8       	ldi	r30, 0x8E	; 142
    23ce:	f1 e2       	ldi	r31, 0x21	; 33
    23d0:	80 81       	ld	r24, Z
    23d2:	8e 7f       	andi	r24, 0xFE	; 254
    23d4:	80 83       	st	Z, r24
    23d6:	e7 e9       	ldi	r30, 0x97	; 151
    23d8:	f1 e2       	ldi	r31, 0x21	; 33
    23da:	80 81       	ld	r24, Z
    23dc:	8e 7f       	andi	r24, 0xFE	; 254
    23de:	80 83       	st	Z, r24
    23e0:	e0 ea       	ldi	r30, 0xA0	; 160
    23e2:	f1 e2       	ldi	r31, 0x21	; 33
    23e4:	80 81       	ld	r24, Z
    23e6:	8e 7f       	andi	r24, 0xFE	; 254
    23e8:	80 83       	st	Z, r24
    23ea:	e9 ea       	ldi	r30, 0xA9	; 169
    23ec:	f1 e2       	ldi	r31, 0x21	; 33
    23ee:	80 81       	ld	r24, Z
    23f0:	8e 7f       	andi	r24, 0xFE	; 254
    23f2:	80 83       	st	Z, r24
    23f4:	e2 eb       	ldi	r30, 0xB2	; 178
    23f6:	f1 e2       	ldi	r31, 0x21	; 33
    23f8:	80 81       	ld	r24, Z
    23fa:	8e 7f       	andi	r24, 0xFE	; 254
    23fc:	80 83       	st	Z, r24
    23fe:	6a e1       	ldi	r22, 0x1A	; 26
    2400:	70 e0       	ldi	r23, 0x00	; 0
    2402:	82 e0       	ldi	r24, 0x02	; 2
    2404:	a6 dc       	rcall	.-1716   	; 0x1d52 <nvm_read_byte>
    2406:	8f 3f       	cpi	r24, 0xFF	; 255
    2408:	19 f0       	breq	.+6      	; 0x2410 <udd_enable+0x90>
    240a:	80 93 fa 04 	sts	0x04FA, r24	; 0x8004fa <__TEXT_REGION_LENGTH__+0x7004fa>
    240e:	03 c0       	rjmp	.+6      	; 0x2416 <udd_enable+0x96>
    2410:	8f e1       	ldi	r24, 0x1F	; 31
    2412:	80 93 fa 04 	sts	0x04FA, r24	; 0x8004fa <__TEXT_REGION_LENGTH__+0x7004fa>
    2416:	6b e1       	ldi	r22, 0x1B	; 27
    2418:	70 e0       	ldi	r23, 0x00	; 0
    241a:	82 e0       	ldi	r24, 0x02	; 2
    241c:	9a dc       	rcall	.-1740   	; 0x1d52 <nvm_read_byte>
    241e:	8f 3f       	cpi	r24, 0xFF	; 255
    2420:	19 f0       	breq	.+6      	; 0x2428 <udd_enable+0xa8>
    2422:	80 93 fb 04 	sts	0x04FB, r24	; 0x8004fb <__TEXT_REGION_LENGTH__+0x7004fb>
    2426:	03 c0       	rjmp	.+6      	; 0x242e <udd_enable+0xae>
    2428:	8f e1       	ldi	r24, 0x1F	; 31
    242a:	80 93 fb 04 	sts	0x04FB, r24	; 0x8004fb <__TEXT_REGION_LENGTH__+0x7004fb>
    242e:	e0 ec       	ldi	r30, 0xC0	; 192
    2430:	f4 e0       	ldi	r31, 0x04	; 4
    2432:	80 81       	ld	r24, Z
    2434:	83 60       	ori	r24, 0x03	; 3
    2436:	80 83       	st	Z, r24
    2438:	80 81       	ld	r24, Z
    243a:	80 68       	ori	r24, 0x80	; 128
    243c:	80 83       	st	Z, r24
    243e:	80 81       	ld	r24, Z
    2440:	80 61       	ori	r24, 0x10	; 16
    2442:	80 83       	st	Z, r24
    2444:	80 e1       	ldi	r24, 0x10	; 16
    2446:	92 e2       	ldi	r25, 0x22	; 34
    2448:	86 83       	std	Z+6, r24	; 0x06
    244a:	97 83       	std	Z+7, r25	; 0x07
    244c:	80 81       	ld	r24, Z
    244e:	80 62       	ori	r24, 0x20	; 32
    2450:	80 83       	st	Z, r24
    2452:	8f ef       	ldi	r24, 0xFF	; 255
    2454:	80 93 c5 04 	sts	0x04C5, r24	; 0x8004c5 <__TEXT_REGION_LENGTH__+0x7004c5>
    2458:	e8 ec       	ldi	r30, 0xC8	; 200
    245a:	f4 e0       	ldi	r31, 0x04	; 4
    245c:	80 81       	ld	r24, Z
    245e:	82 60       	ori	r24, 0x02	; 2
    2460:	80 83       	st	Z, r24
    2462:	10 92 54 22 	sts	0x2254, r1	; 0x802254 <udd_b_idle>
    2466:	80 91 4b 2c 	lds	r24, 0x2C4B	; 0x802c4b <sleepmgr_locks+0x5>
    246a:	8f 3f       	cpi	r24, 0xFF	; 255
    246c:	09 f4       	brne	.+2      	; 0x2470 <udd_enable+0xf0>
    246e:	ff cf       	rjmp	.-2      	; 0x246e <udd_enable+0xee>
    2470:	9f b7       	in	r25, 0x3f	; 63
    2472:	f8 94       	cli
    2474:	e6 e4       	ldi	r30, 0x46	; 70
    2476:	fc e2       	ldi	r31, 0x2C	; 44
    2478:	85 81       	ldd	r24, Z+5	; 0x05
    247a:	8f 5f       	subi	r24, 0xFF	; 255
    247c:	85 83       	std	Z+5, r24	; 0x05
    247e:	9f bf       	out	0x3f, r25	; 63
    2480:	5c df       	rcall	.-328    	; 0x233a <udd_attach>
    2482:	cf bf       	out	0x3f, r28	; 63
    2484:	df 91       	pop	r29
    2486:	cf 91       	pop	r28
    2488:	08 95       	ret

0000248a <udd_set_address>:
    248a:	80 93 c3 04 	sts	0x04C3, r24	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
    248e:	08 95       	ret

00002490 <udd_getaddress>:
    2490:	80 91 c3 04 	lds	r24, 0x04C3	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
    2494:	08 95       	ret

00002496 <udd_set_setup_payload>:
    2496:	ea e5       	ldi	r30, 0x5A	; 90
    2498:	f4 e2       	ldi	r31, 0x24	; 36
    249a:	80 87       	std	Z+8, r24	; 0x08
    249c:	91 87       	std	Z+9, r25	; 0x09
    249e:	62 87       	std	Z+10, r22	; 0x0a
    24a0:	73 87       	std	Z+11, r23	; 0x0b
    24a2:	08 95       	ret

000024a4 <udd_ep_alloc>:
    24a4:	28 2f       	mov	r18, r24
    24a6:	2f 70       	andi	r18, 0x0F	; 15
    24a8:	30 e0       	ldi	r19, 0x00	; 0
    24aa:	22 0f       	add	r18, r18
    24ac:	33 1f       	adc	r19, r19
    24ae:	08 2e       	mov	r0, r24
    24b0:	00 0c       	add	r0, r0
    24b2:	99 0b       	sbc	r25, r25
    24b4:	88 27       	eor	r24, r24
    24b6:	99 0f       	add	r25, r25
    24b8:	88 1f       	adc	r24, r24
    24ba:	99 27       	eor	r25, r25
    24bc:	82 0f       	add	r24, r18
    24be:	93 1f       	adc	r25, r19
    24c0:	fc 01       	movw	r30, r24
    24c2:	ee 0f       	add	r30, r30
    24c4:	ff 1f       	adc	r31, r31
    24c6:	ee 0f       	add	r30, r30
    24c8:	ff 1f       	adc	r31, r31
    24ca:	ee 0f       	add	r30, r30
    24cc:	ff 1f       	adc	r31, r31
    24ce:	e0 50       	subi	r30, 0x00	; 0
    24d0:	fe 4d       	sbci	r31, 0xDE	; 222
    24d2:	21 89       	ldd	r18, Z+17	; 0x11
    24d4:	20 7c       	andi	r18, 0xC0	; 192
    24d6:	09 f0       	breq	.+2      	; 0x24da <udd_ep_alloc+0x36>
    24d8:	58 c0       	rjmp	.+176    	; 0x258a <udd_ep_alloc+0xe6>
    24da:	63 70       	andi	r22, 0x03	; 3
    24dc:	61 30       	cpi	r22, 0x01	; 1
    24de:	11 f0       	breq	.+4      	; 0x24e4 <udd_ep_alloc+0x40>
    24e0:	18 f4       	brcc	.+6      	; 0x24e8 <udd_ep_alloc+0x44>
    24e2:	04 c0       	rjmp	.+8      	; 0x24ec <udd_ep_alloc+0x48>
    24e4:	20 ec       	ldi	r18, 0xC0	; 192
    24e6:	03 c0       	rjmp	.+6      	; 0x24ee <udd_ep_alloc+0x4a>
    24e8:	20 e8       	ldi	r18, 0x80	; 128
    24ea:	01 c0       	rjmp	.+2      	; 0x24ee <udd_ep_alloc+0x4a>
    24ec:	20 e4       	ldi	r18, 0x40	; 64
    24ee:	40 38       	cpi	r20, 0x80	; 128
    24f0:	51 05       	cpc	r21, r1
    24f2:	e9 f0       	breq	.+58     	; 0x252e <udd_ep_alloc+0x8a>
    24f4:	50 f4       	brcc	.+20     	; 0x250a <udd_ep_alloc+0x66>
    24f6:	40 32       	cpi	r20, 0x20	; 32
    24f8:	51 05       	cpc	r21, r1
    24fa:	a9 f0       	breq	.+42     	; 0x2526 <udd_ep_alloc+0x82>
    24fc:	40 34       	cpi	r20, 0x40	; 64
    24fe:	51 05       	cpc	r21, r1
    2500:	a1 f0       	breq	.+40     	; 0x252a <udd_ep_alloc+0x86>
    2502:	40 31       	cpi	r20, 0x10	; 16
    2504:	51 05       	cpc	r21, r1
    2506:	d9 f4       	brne	.+54     	; 0x253e <udd_ep_alloc+0x9a>
    2508:	0c c0       	rjmp	.+24     	; 0x2522 <udd_ep_alloc+0x7e>
    250a:	41 15       	cp	r20, r1
    250c:	32 e0       	ldi	r19, 0x02	; 2
    250e:	53 07       	cpc	r21, r19
    2510:	91 f0       	breq	.+36     	; 0x2536 <udd_ep_alloc+0x92>
    2512:	4f 3f       	cpi	r20, 0xFF	; 255
    2514:	33 e0       	ldi	r19, 0x03	; 3
    2516:	53 07       	cpc	r21, r19
    2518:	81 f0       	breq	.+32     	; 0x253a <udd_ep_alloc+0x96>
    251a:	41 15       	cp	r20, r1
    251c:	51 40       	sbci	r21, 0x01	; 1
    251e:	79 f4       	brne	.+30     	; 0x253e <udd_ep_alloc+0x9a>
    2520:	08 c0       	rjmp	.+16     	; 0x2532 <udd_ep_alloc+0x8e>
    2522:	41 e0       	ldi	r20, 0x01	; 1
    2524:	0d c0       	rjmp	.+26     	; 0x2540 <udd_ep_alloc+0x9c>
    2526:	42 e0       	ldi	r20, 0x02	; 2
    2528:	0b c0       	rjmp	.+22     	; 0x2540 <udd_ep_alloc+0x9c>
    252a:	43 e0       	ldi	r20, 0x03	; 3
    252c:	09 c0       	rjmp	.+18     	; 0x2540 <udd_ep_alloc+0x9c>
    252e:	44 e0       	ldi	r20, 0x04	; 4
    2530:	07 c0       	rjmp	.+14     	; 0x2540 <udd_ep_alloc+0x9c>
    2532:	45 e0       	ldi	r20, 0x05	; 5
    2534:	05 c0       	rjmp	.+10     	; 0x2540 <udd_ep_alloc+0x9c>
    2536:	46 e0       	ldi	r20, 0x06	; 6
    2538:	03 c0       	rjmp	.+6      	; 0x2540 <udd_ep_alloc+0x9c>
    253a:	47 e0       	ldi	r20, 0x07	; 7
    253c:	01 c0       	rjmp	.+2      	; 0x2540 <udd_ep_alloc+0x9c>
    253e:	40 e0       	ldi	r20, 0x00	; 0
    2540:	fc 01       	movw	r30, r24
    2542:	ee 0f       	add	r30, r30
    2544:	ff 1f       	adc	r31, r31
    2546:	ee 0f       	add	r30, r30
    2548:	ff 1f       	adc	r31, r31
    254a:	ee 0f       	add	r30, r30
    254c:	ff 1f       	adc	r31, r31
    254e:	e0 50       	subi	r30, 0x00	; 0
    2550:	fe 4d       	sbci	r31, 0xDE	; 222
    2552:	11 8a       	std	Z+17, r1	; 0x11
    2554:	dc 01       	movw	r26, r24
    2556:	aa 0f       	add	r26, r26
    2558:	bb 1f       	adc	r27, r27
    255a:	aa 0f       	add	r26, r26
    255c:	bb 1f       	adc	r27, r27
    255e:	aa 0f       	add	r26, r26
    2560:	bb 1f       	adc	r27, r27
    2562:	a0 5f       	subi	r26, 0xF0	; 240
    2564:	bd 4d       	sbci	r27, 0xDD	; 221
    2566:	36 e0       	ldi	r19, 0x06	; 6
    2568:	3c 93       	st	X, r19
    256a:	24 2b       	or	r18, r20
    256c:	21 8b       	std	Z+17, r18	; 0x11
    256e:	88 0f       	add	r24, r24
    2570:	99 1f       	adc	r25, r25
    2572:	88 0f       	add	r24, r24
    2574:	99 1f       	adc	r25, r25
    2576:	88 0f       	add	r24, r24
    2578:	99 1f       	adc	r25, r25
    257a:	fc 01       	movw	r30, r24
    257c:	e0 50       	subi	r30, 0x00	; 0
    257e:	fe 4d       	sbci	r31, 0xDE	; 222
    2580:	81 89       	ldd	r24, Z+17	; 0x11
    2582:	80 62       	ori	r24, 0x20	; 32
    2584:	81 8b       	std	Z+17, r24	; 0x11
    2586:	81 e0       	ldi	r24, 0x01	; 1
    2588:	08 95       	ret
    258a:	80 e0       	ldi	r24, 0x00	; 0
    258c:	08 95       	ret

0000258e <udd_ep_is_halted>:
    258e:	e8 2f       	mov	r30, r24
    2590:	ef 70       	andi	r30, 0x0F	; 15
    2592:	f0 e0       	ldi	r31, 0x00	; 0
    2594:	ee 0f       	add	r30, r30
    2596:	ff 1f       	adc	r31, r31
    2598:	08 2e       	mov	r0, r24
    259a:	00 0c       	add	r0, r0
    259c:	99 0b       	sbc	r25, r25
    259e:	88 27       	eor	r24, r24
    25a0:	99 0f       	add	r25, r25
    25a2:	88 1f       	adc	r24, r24
    25a4:	99 27       	eor	r25, r25
    25a6:	e8 0f       	add	r30, r24
    25a8:	f9 1f       	adc	r31, r25
    25aa:	ee 0f       	add	r30, r30
    25ac:	ff 1f       	adc	r31, r31
    25ae:	ee 0f       	add	r30, r30
    25b0:	ff 1f       	adc	r31, r31
    25b2:	ee 0f       	add	r30, r30
    25b4:	ff 1f       	adc	r31, r31
    25b6:	e0 50       	subi	r30, 0x00	; 0
    25b8:	fe 4d       	sbci	r31, 0xDE	; 222
    25ba:	81 89       	ldd	r24, Z+17	; 0x11
    25bc:	82 fb       	bst	r24, 2
    25be:	88 27       	eor	r24, r24
    25c0:	80 f9       	bld	r24, 0
    25c2:	08 95       	ret

000025c4 <udd_ep_clear_halt>:
    25c4:	28 2f       	mov	r18, r24
    25c6:	2f 70       	andi	r18, 0x0F	; 15
    25c8:	30 e0       	ldi	r19, 0x00	; 0
    25ca:	a9 01       	movw	r20, r18
    25cc:	44 0f       	add	r20, r20
    25ce:	55 1f       	adc	r21, r21
    25d0:	28 2f       	mov	r18, r24
    25d2:	08 2e       	mov	r0, r24
    25d4:	00 0c       	add	r0, r0
    25d6:	33 0b       	sbc	r19, r19
    25d8:	22 27       	eor	r18, r18
    25da:	33 0f       	add	r19, r19
    25dc:	22 1f       	adc	r18, r18
    25de:	33 27       	eor	r19, r19
    25e0:	24 0f       	add	r18, r20
    25e2:	35 1f       	adc	r19, r21
    25e4:	f9 01       	movw	r30, r18
    25e6:	ee 0f       	add	r30, r30
    25e8:	ff 1f       	adc	r31, r31
    25ea:	ee 0f       	add	r30, r30
    25ec:	ff 1f       	adc	r31, r31
    25ee:	ee 0f       	add	r30, r30
    25f0:	ff 1f       	adc	r31, r31
    25f2:	e0 50       	subi	r30, 0x00	; 0
    25f4:	fe 4d       	sbci	r31, 0xDE	; 222
    25f6:	91 89       	ldd	r25, Z+17	; 0x11
    25f8:	92 ff       	sbrs	r25, 2
    25fa:	17 c0       	rjmp	.+46     	; 0x262a <udd_ep_clear_halt+0x66>
    25fc:	22 0f       	add	r18, r18
    25fe:	33 1f       	adc	r19, r19
    2600:	22 0f       	add	r18, r18
    2602:	33 1f       	adc	r19, r19
    2604:	22 0f       	add	r18, r18
    2606:	33 1f       	adc	r19, r19
    2608:	f9 01       	movw	r30, r18
    260a:	e0 50       	subi	r30, 0x00	; 0
    260c:	fe 4d       	sbci	r31, 0xDE	; 222
    260e:	91 89       	ldd	r25, Z+17	; 0x11
    2610:	9b 7f       	andi	r25, 0xFB	; 251
    2612:	91 8b       	std	Z+17, r25	; 0x11
    2614:	ae dc       	rcall	.-1700   	; 0x1f72 <udd_ep_get_job>
    2616:	fc 01       	movw	r30, r24
    2618:	80 81       	ld	r24, Z
    261a:	80 ff       	sbrs	r24, 0
    261c:	06 c0       	rjmp	.+12     	; 0x262a <udd_ep_clear_halt+0x66>
    261e:	8e 7f       	andi	r24, 0xFE	; 254
    2620:	80 83       	st	Z, r24
    2622:	07 80       	ldd	r0, Z+7	; 0x07
    2624:	f0 85       	ldd	r31, Z+8	; 0x08
    2626:	e0 2d       	mov	r30, r0
    2628:	09 95       	icall
    262a:	81 e0       	ldi	r24, 0x01	; 1
    262c:	08 95       	ret

0000262e <udd_ep_run>:
    262e:	7f 92       	push	r7
    2630:	8f 92       	push	r8
    2632:	9f 92       	push	r9
    2634:	af 92       	push	r10
    2636:	bf 92       	push	r11
    2638:	cf 92       	push	r12
    263a:	df 92       	push	r13
    263c:	ef 92       	push	r14
    263e:	ff 92       	push	r15
    2640:	0f 93       	push	r16
    2642:	1f 93       	push	r17
    2644:	cf 93       	push	r28
    2646:	df 93       	push	r29
    2648:	98 2e       	mov	r9, r24
    264a:	86 2e       	mov	r8, r22
    264c:	6a 01       	movw	r12, r20
    264e:	79 01       	movw	r14, r18
    2650:	90 dc       	rcall	.-1760   	; 0x1f72 <udd_ep_get_job>
    2652:	5c 01       	movw	r10, r24
    2654:	79 2c       	mov	r7, r9
    2656:	77 1c       	adc	r7, r7
    2658:	77 24       	eor	r7, r7
    265a:	77 1c       	adc	r7, r7
    265c:	c9 2d       	mov	r28, r9
    265e:	cf 70       	andi	r28, 0x0F	; 15
    2660:	d0 e0       	ldi	r29, 0x00	; 0
    2662:	cc 0f       	add	r28, r28
    2664:	dd 1f       	adc	r29, r29
    2666:	c7 0d       	add	r28, r7
    2668:	d1 1d       	adc	r29, r1
    266a:	fe 01       	movw	r30, r28
    266c:	ee 0f       	add	r30, r30
    266e:	ff 1f       	adc	r31, r31
    2670:	ee 0f       	add	r30, r30
    2672:	ff 1f       	adc	r31, r31
    2674:	ee 0f       	add	r30, r30
    2676:	ff 1f       	adc	r31, r31
    2678:	e0 50       	subi	r30, 0x00	; 0
    267a:	fe 4d       	sbci	r31, 0xDE	; 222
    267c:	81 89       	ldd	r24, Z+17	; 0x11
    267e:	80 7c       	andi	r24, 0xC0	; 192
    2680:	09 f4       	brne	.+2      	; 0x2684 <udd_ep_run+0x56>
    2682:	7d c0       	rjmp	.+250    	; 0x277e <udd_ep_run+0x150>
    2684:	fe 01       	movw	r30, r28
    2686:	ee 0f       	add	r30, r30
    2688:	ff 1f       	adc	r31, r31
    268a:	ee 0f       	add	r30, r30
    268c:	ff 1f       	adc	r31, r31
    268e:	ee 0f       	add	r30, r30
    2690:	ff 1f       	adc	r31, r31
    2692:	e0 50       	subi	r30, 0x00	; 0
    2694:	fe 4d       	sbci	r31, 0xDE	; 222
    2696:	81 89       	ldd	r24, Z+17	; 0x11
    2698:	80 7c       	andi	r24, 0xC0	; 192
    269a:	80 3c       	cpi	r24, 0xC0	; 192
    269c:	61 f0       	breq	.+24     	; 0x26b6 <udd_ep_run+0x88>
    269e:	fe 01       	movw	r30, r28
    26a0:	ee 0f       	add	r30, r30
    26a2:	ff 1f       	adc	r31, r31
    26a4:	ee 0f       	add	r30, r30
    26a6:	ff 1f       	adc	r31, r31
    26a8:	ee 0f       	add	r30, r30
    26aa:	ff 1f       	adc	r31, r31
    26ac:	e0 50       	subi	r30, 0x00	; 0
    26ae:	fe 4d       	sbci	r31, 0xDE	; 222
    26b0:	81 89       	ldd	r24, Z+17	; 0x11
    26b2:	82 fd       	sbrc	r24, 2
    26b4:	66 c0       	rjmp	.+204    	; 0x2782 <udd_ep_run+0x154>
    26b6:	8f b7       	in	r24, 0x3f	; 63
    26b8:	f8 94       	cli
    26ba:	f5 01       	movw	r30, r10
    26bc:	90 81       	ld	r25, Z
    26be:	90 ff       	sbrs	r25, 0
    26c0:	03 c0       	rjmp	.+6      	; 0x26c8 <udd_ep_run+0x9a>
    26c2:	8f bf       	out	0x3f, r24	; 63
    26c4:	71 2c       	mov	r7, r1
    26c6:	5e c0       	rjmp	.+188    	; 0x2784 <udd_ep_run+0x156>
    26c8:	f5 01       	movw	r30, r10
    26ca:	90 81       	ld	r25, Z
    26cc:	91 60       	ori	r25, 0x01	; 1
    26ce:	90 83       	st	Z, r25
    26d0:	8f bf       	out	0x3f, r24	; 63
    26d2:	c1 82       	std	Z+1, r12	; 0x01
    26d4:	d2 82       	std	Z+2, r13	; 0x02
    26d6:	e3 82       	std	Z+3, r14	; 0x03
    26d8:	f4 82       	std	Z+4, r15	; 0x04
    26da:	15 82       	std	Z+5, r1	; 0x05
    26dc:	16 82       	std	Z+6, r1	; 0x06
    26de:	07 83       	std	Z+7, r16	; 0x07
    26e0:	10 87       	std	Z+8, r17	; 0x08
    26e2:	81 10       	cpse	r8, r1
    26e4:	06 c0       	rjmp	.+12     	; 0x26f2 <udd_ep_run+0xc4>
    26e6:	91 e0       	ldi	r25, 0x01	; 1
    26e8:	e1 14       	cp	r14, r1
    26ea:	f1 04       	cpc	r15, r1
    26ec:	19 f0       	breq	.+6      	; 0x26f4 <udd_ep_run+0xc6>
    26ee:	90 e0       	ldi	r25, 0x00	; 0
    26f0:	01 c0       	rjmp	.+2      	; 0x26f4 <udd_ep_run+0xc6>
    26f2:	91 e0       	ldi	r25, 0x01	; 1
    26f4:	f5 01       	movw	r30, r10
    26f6:	80 81       	ld	r24, Z
    26f8:	90 fb       	bst	r25, 0
    26fa:	81 f9       	bld	r24, 1
    26fc:	8b 7f       	andi	r24, 0xFB	; 251
    26fe:	80 83       	st	Z, r24
    2700:	77 20       	and	r7, r7
    2702:	59 f0       	breq	.+22     	; 0x271a <udd_ep_run+0xec>
    2704:	cc 0f       	add	r28, r28
    2706:	dd 1f       	adc	r29, r29
    2708:	cc 0f       	add	r28, r28
    270a:	dd 1f       	adc	r29, r29
    270c:	cc 0f       	add	r28, r28
    270e:	dd 1f       	adc	r29, r29
    2710:	c0 50       	subi	r28, 0x00	; 0
    2712:	de 4d       	sbci	r29, 0xDE	; 222
    2714:	1e 8a       	std	Y+22, r1	; 0x16
    2716:	1f 8a       	std	Y+23, r1	; 0x17
    2718:	2d c0       	rjmp	.+90     	; 0x2774 <udd_ep_run+0x146>
    271a:	fe 01       	movw	r30, r28
    271c:	ee 0f       	add	r30, r30
    271e:	ff 1f       	adc	r31, r31
    2720:	ee 0f       	add	r30, r30
    2722:	ff 1f       	adc	r31, r31
    2724:	ee 0f       	add	r30, r30
    2726:	ff 1f       	adc	r31, r31
    2728:	e0 50       	subi	r30, 0x00	; 0
    272a:	fe 4d       	sbci	r31, 0xDE	; 222
    272c:	81 89       	ldd	r24, Z+17	; 0x11
    272e:	80 7c       	andi	r24, 0xC0	; 192
    2730:	80 3c       	cpi	r24, 0xC0	; 192
    2732:	a1 f4       	brne	.+40     	; 0x275c <udd_ep_run+0x12e>
    2734:	ce 01       	movw	r24, r28
    2736:	88 0f       	add	r24, r24
    2738:	99 1f       	adc	r25, r25
    273a:	88 0f       	add	r24, r24
    273c:	99 1f       	adc	r25, r25
    273e:	88 0f       	add	r24, r24
    2740:	99 1f       	adc	r25, r25
    2742:	80 5f       	subi	r24, 0xF0	; 240
    2744:	9d 4d       	sbci	r25, 0xDD	; 221
    2746:	ef db       	rcall	.-2082   	; 0x1f26 <udd_ep_get_size>
    2748:	bc 01       	movw	r22, r24
    274a:	c7 01       	movw	r24, r14
    274c:	60 d2       	rcall	.+1216   	; 0x2c0e <__udivmodhi4>
    274e:	89 2b       	or	r24, r25
    2750:	29 f0       	breq	.+10     	; 0x275c <udd_ep_run+0x12e>
    2752:	f5 01       	movw	r30, r10
    2754:	80 81       	ld	r24, Z
    2756:	8e 7f       	andi	r24, 0xFE	; 254
    2758:	80 83       	st	Z, r24
    275a:	14 c0       	rjmp	.+40     	; 0x2784 <udd_ep_run+0x156>
    275c:	cc 0f       	add	r28, r28
    275e:	dd 1f       	adc	r29, r29
    2760:	cc 0f       	add	r28, r28
    2762:	dd 1f       	adc	r29, r29
    2764:	cc 0f       	add	r28, r28
    2766:	dd 1f       	adc	r29, r29
    2768:	c0 50       	subi	r28, 0x00	; 0
    276a:	de 4d       	sbci	r29, 0xDE	; 222
    276c:	1a 8a       	std	Y+18, r1	; 0x12
    276e:	1b 8a       	std	Y+19, r1	; 0x13
    2770:	1e 8a       	std	Y+22, r1	; 0x16
    2772:	1f 8a       	std	Y+23, r1	; 0x17
    2774:	89 2d       	mov	r24, r9
    2776:	87 dc       	rcall	.-1778   	; 0x2086 <udd_ep_trans_complet>
    2778:	77 24       	eor	r7, r7
    277a:	73 94       	inc	r7
    277c:	03 c0       	rjmp	.+6      	; 0x2784 <udd_ep_run+0x156>
    277e:	71 2c       	mov	r7, r1
    2780:	01 c0       	rjmp	.+2      	; 0x2784 <udd_ep_run+0x156>
    2782:	71 2c       	mov	r7, r1
    2784:	87 2d       	mov	r24, r7
    2786:	df 91       	pop	r29
    2788:	cf 91       	pop	r28
    278a:	1f 91       	pop	r17
    278c:	0f 91       	pop	r16
    278e:	ff 90       	pop	r15
    2790:	ef 90       	pop	r14
    2792:	df 90       	pop	r13
    2794:	cf 90       	pop	r12
    2796:	bf 90       	pop	r11
    2798:	af 90       	pop	r10
    279a:	9f 90       	pop	r9
    279c:	8f 90       	pop	r8
    279e:	7f 90       	pop	r7
    27a0:	08 95       	ret

000027a2 <udd_ep_abort>:
    27a2:	ff 92       	push	r15
    27a4:	0f 93       	push	r16
    27a6:	1f 93       	push	r17
    27a8:	cf 93       	push	r28
    27aa:	df 93       	push	r29
    27ac:	18 2f       	mov	r17, r24
    27ae:	f8 2e       	mov	r15, r24
    27b0:	ff 1c       	adc	r15, r15
    27b2:	ff 24       	eor	r15, r15
    27b4:	ff 1c       	adc	r15, r15
    27b6:	c8 2f       	mov	r28, r24
    27b8:	cf 70       	andi	r28, 0x0F	; 15
    27ba:	d0 e0       	ldi	r29, 0x00	; 0
    27bc:	cc 0f       	add	r28, r28
    27be:	dd 1f       	adc	r29, r29
    27c0:	cf 0d       	add	r28, r15
    27c2:	d1 1d       	adc	r29, r1
    27c4:	d6 db       	rcall	.-2132   	; 0x1f72 <udd_ep_get_job>
    27c6:	dc 01       	movw	r26, r24
    27c8:	fe 01       	movw	r30, r28
    27ca:	ee 0f       	add	r30, r30
    27cc:	ff 1f       	adc	r31, r31
    27ce:	ee 0f       	add	r30, r30
    27d0:	ff 1f       	adc	r31, r31
    27d2:	ee 0f       	add	r30, r30
    27d4:	ff 1f       	adc	r31, r31
    27d6:	e0 5f       	subi	r30, 0xF0	; 240
    27d8:	fd 4d       	sbci	r31, 0xDD	; 221
    27da:	02 e0       	ldi	r16, 0x02	; 2
    27dc:	05 93       	las	Z, r16
    27de:	8c 91       	ld	r24, X
    27e0:	80 ff       	sbrs	r24, 0
    27e2:	22 c0       	rjmp	.+68     	; 0x2828 <udd_ep_abort+0x86>
    27e4:	8e 7f       	andi	r24, 0xFE	; 254
    27e6:	8c 93       	st	X, r24
    27e8:	17 96       	adiw	r26, 0x07	; 7
    27ea:	ed 91       	ld	r30, X+
    27ec:	fc 91       	ld	r31, X
    27ee:	18 97       	sbiw	r26, 0x08	; 8
    27f0:	30 97       	sbiw	r30, 0x00	; 0
    27f2:	d1 f0       	breq	.+52     	; 0x2828 <udd_ep_abort+0x86>
    27f4:	ff 20       	and	r15, r15
    27f6:	59 f0       	breq	.+22     	; 0x280e <udd_ep_abort+0x6c>
    27f8:	cc 0f       	add	r28, r28
    27fa:	dd 1f       	adc	r29, r29
    27fc:	cc 0f       	add	r28, r28
    27fe:	dd 1f       	adc	r29, r29
    2800:	cc 0f       	add	r28, r28
    2802:	dd 1f       	adc	r29, r29
    2804:	c0 50       	subi	r28, 0x00	; 0
    2806:	de 4d       	sbci	r29, 0xDE	; 222
    2808:	6e 89       	ldd	r22, Y+22	; 0x16
    280a:	7f 89       	ldd	r23, Y+23	; 0x17
    280c:	0a c0       	rjmp	.+20     	; 0x2822 <udd_ep_abort+0x80>
    280e:	cc 0f       	add	r28, r28
    2810:	dd 1f       	adc	r29, r29
    2812:	cc 0f       	add	r28, r28
    2814:	dd 1f       	adc	r29, r29
    2816:	cc 0f       	add	r28, r28
    2818:	dd 1f       	adc	r29, r29
    281a:	c0 50       	subi	r28, 0x00	; 0
    281c:	de 4d       	sbci	r29, 0xDE	; 222
    281e:	6a 89       	ldd	r22, Y+18	; 0x12
    2820:	7b 89       	ldd	r23, Y+19	; 0x13
    2822:	41 2f       	mov	r20, r17
    2824:	81 e0       	ldi	r24, 0x01	; 1
    2826:	09 95       	icall
    2828:	df 91       	pop	r29
    282a:	cf 91       	pop	r28
    282c:	1f 91       	pop	r17
    282e:	0f 91       	pop	r16
    2830:	ff 90       	pop	r15
    2832:	08 95       	ret

00002834 <udd_ep_free>:
    2834:	cf 93       	push	r28
    2836:	c8 2f       	mov	r28, r24
    2838:	b4 df       	rcall	.-152    	; 0x27a2 <udd_ep_abort>
    283a:	ec 2f       	mov	r30, r28
    283c:	ef 70       	andi	r30, 0x0F	; 15
    283e:	f0 e0       	ldi	r31, 0x00	; 0
    2840:	ee 0f       	add	r30, r30
    2842:	ff 1f       	adc	r31, r31
    2844:	8c 2f       	mov	r24, r28
    2846:	cc 0f       	add	r28, r28
    2848:	99 0b       	sbc	r25, r25
    284a:	88 27       	eor	r24, r24
    284c:	99 0f       	add	r25, r25
    284e:	88 1f       	adc	r24, r24
    2850:	99 27       	eor	r25, r25
    2852:	e8 0f       	add	r30, r24
    2854:	f9 1f       	adc	r31, r25
    2856:	ee 0f       	add	r30, r30
    2858:	ff 1f       	adc	r31, r31
    285a:	ee 0f       	add	r30, r30
    285c:	ff 1f       	adc	r31, r31
    285e:	ee 0f       	add	r30, r30
    2860:	ff 1f       	adc	r31, r31
    2862:	e0 50       	subi	r30, 0x00	; 0
    2864:	fe 4d       	sbci	r31, 0xDE	; 222
    2866:	11 8a       	std	Z+17, r1	; 0x11
    2868:	cf 91       	pop	r28
    286a:	08 95       	ret

0000286c <udd_ep_set_halt>:
    286c:	0f 93       	push	r16
    286e:	e8 2f       	mov	r30, r24
    2870:	ef 70       	andi	r30, 0x0F	; 15
    2872:	f0 e0       	ldi	r31, 0x00	; 0
    2874:	ee 0f       	add	r30, r30
    2876:	ff 1f       	adc	r31, r31
    2878:	28 2f       	mov	r18, r24
    287a:	08 2e       	mov	r0, r24
    287c:	00 0c       	add	r0, r0
    287e:	33 0b       	sbc	r19, r19
    2880:	22 27       	eor	r18, r18
    2882:	33 0f       	add	r19, r19
    2884:	22 1f       	adc	r18, r18
    2886:	33 27       	eor	r19, r19
    2888:	e2 0f       	add	r30, r18
    288a:	f3 1f       	adc	r31, r19
    288c:	df 01       	movw	r26, r30
    288e:	aa 0f       	add	r26, r26
    2890:	bb 1f       	adc	r27, r27
    2892:	aa 0f       	add	r26, r26
    2894:	bb 1f       	adc	r27, r27
    2896:	aa 0f       	add	r26, r26
    2898:	bb 1f       	adc	r27, r27
    289a:	a0 50       	subi	r26, 0x00	; 0
    289c:	be 4d       	sbci	r27, 0xDE	; 222
    289e:	51 96       	adiw	r26, 0x11	; 17
    28a0:	9c 91       	ld	r25, X
    28a2:	51 97       	sbiw	r26, 0x11	; 17
    28a4:	94 60       	ori	r25, 0x04	; 4
    28a6:	51 96       	adiw	r26, 0x11	; 17
    28a8:	9c 93       	st	X, r25
    28aa:	ee 0f       	add	r30, r30
    28ac:	ff 1f       	adc	r31, r31
    28ae:	ee 0f       	add	r30, r30
    28b0:	ff 1f       	adc	r31, r31
    28b2:	ee 0f       	add	r30, r30
    28b4:	ff 1f       	adc	r31, r31
    28b6:	e0 5f       	subi	r30, 0xF0	; 240
    28b8:	fd 4d       	sbci	r31, 0xDD	; 221
    28ba:	01 e0       	ldi	r16, 0x01	; 1
    28bc:	06 93       	lac	Z, r16
    28be:	71 df       	rcall	.-286    	; 0x27a2 <udd_ep_abort>
    28c0:	81 e0       	ldi	r24, 0x01	; 1
    28c2:	0f 91       	pop	r16
    28c4:	08 95       	ret

000028c6 <__vector_125>:
 * USB bus event interrupt includes :
 * - USB line events SOF, reset, suspend, resume, wakeup
 * - endpoint control errors underflow, overflow, stall
 */
ISR(USB_BUSEVENT_vect)
{
    28c6:	1f 92       	push	r1
    28c8:	0f 92       	push	r0
    28ca:	0f b6       	in	r0, 0x3f	; 63
    28cc:	0f 92       	push	r0
    28ce:	11 24       	eor	r1, r1
    28d0:	0f 93       	push	r16
    28d2:	2f 93       	push	r18
    28d4:	3f 93       	push	r19
    28d6:	4f 93       	push	r20
    28d8:	5f 93       	push	r21
    28da:	6f 93       	push	r22
    28dc:	7f 93       	push	r23
    28de:	8f 93       	push	r24
    28e0:	9f 93       	push	r25
    28e2:	af 93       	push	r26
    28e4:	bf 93       	push	r27
    28e6:	ef 93       	push	r30
    28e8:	ff 93       	push	r31
	if (udd_is_start_of_frame_event()) {
    28ea:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    28ee:	88 23       	and	r24, r24
    28f0:	44 f4       	brge	.+16     	; 0x2902 <__vector_125+0x3c>
		udd_ack_start_of_frame_event();
    28f2:	80 e8       	ldi	r24, 0x80	; 128
    28f4:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		udc_sof_notify();
    28f8:	0e 94 ea 0a 	call	0x15d4	; 0x15d4 <udc_sof_notify>
#ifdef UDC_SOF_EVENT
		UDC_SOF_EVENT();
    28fc:	0e 94 ba 01 	call	0x374	; 0x374 <main_sof_action>
#endif
		goto udd_interrupt_bus_event_end;
    2900:	8a c0       	rjmp	.+276    	; 0x2a16 <__vector_125+0x150>
}

static bool udd_ctrl_interrupt_error(void)
{
	// Underflow only managed for control endpoint
	if (udd_is_underflow_event()) {
    2902:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    2906:	82 ff       	sbrs	r24, 2
    2908:	20 c0       	rjmp	.+64     	; 0x294a <__vector_125+0x84>
		udd_ack_underflow_event();
    290a:	84 e0       	ldi	r24, 0x04	; 4
    290c:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		if (udd_control_in_underflow()) {
    2910:	80 91 18 22 	lds	r24, 0x2218	; 0x802218 <udd_sram+0x18>
    2914:	86 ff       	sbrs	r24, 6
    2916:	7f c0       	rjmp	.+254    	; 0x2a16 <__vector_125+0x150>
	udd_control_out_clear_NACK0();
}

static void udd_ctrl_underflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    2918:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    291c:	81 fd       	sbrc	r24, 1
    291e:	7b c0       	rjmp	.+246    	; 0x2a16 <__vector_125+0x150>
    2920:	43 db       	rcall	.-2426   	; 0x1fa8 <udd_ctrl_interrupt_tc_setup>
    2922:	81 11       	cpse	r24, r1
    2924:	78 c0       	rjmp	.+240    	; 0x2a16 <__vector_125+0x150>
		return; // underflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_OUT == udd_ep_control_state) {
    2926:	80 91 ff 21 	lds	r24, 0x21FF	; 0x8021ff <udd_ep_control_state>
    292a:	81 30       	cpi	r24, 0x01	; 1
    292c:	11 f4       	brne	.+4      	; 0x2932 <__vector_125+0x6c>
		// Host want to stop OUT transaction
		// then stop to wait OUT data phase and wait IN ZLP handshake
		udd_ctrl_send_zlp_in();
    292e:	79 da       	rcall	.-2830   	; 0x1e22 <udd_ctrl_send_zlp_in>
    2930:	72 c0       	rjmp	.+228    	; 0x2a16 <__vector_125+0x150>
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    2932:	84 30       	cpi	r24, 0x04	; 4
    2934:	09 f0       	breq	.+2      	; 0x2938 <__vector_125+0x72>
    2936:	6f c0       	rjmp	.+222    	; 0x2a16 <__vector_125+0x150>
		// A OUT handshake is waiting by device,
		// but host want extra IN data then stall extra IN data and following status stage
		udd_control_in_enable_stall();
    2938:	e9 e1       	ldi	r30, 0x19	; 25
    293a:	f2 e2       	ldi	r31, 0x22	; 34
    293c:	04 e0       	ldi	r16, 0x04	; 4
    293e:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    2940:	e1 e1       	ldi	r30, 0x11	; 17
    2942:	f2 e2       	ldi	r31, 0x22	; 34
    2944:	04 e0       	ldi	r16, 0x04	; 4
    2946:	05 93       	las	Z, r16
    2948:	66 c0       	rjmp	.+204    	; 0x2a16 <__vector_125+0x150>
			udd_ctrl_underflow();
		}
		return true;
	}
	// Overflow only managed for control endpoint
	if (udd_is_overflow_event()) {
    294a:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    294e:	81 ff       	sbrs	r24, 1
    2950:	5d c0       	rjmp	.+186    	; 0x2a0c <__vector_125+0x146>
		udd_ack_overflow_event();
    2952:	82 e0       	ldi	r24, 0x02	; 2
    2954:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		if (udd_control_out_overflow()) {
    2958:	80 91 10 22 	lds	r24, 0x2210	; 0x802210 <udd_sram+0x10>
    295c:	86 ff       	sbrs	r24, 6
    295e:	5b c0       	rjmp	.+182    	; 0x2a16 <__vector_125+0x150>
	}
}

static void udd_ctrl_overflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    2960:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    2964:	81 fd       	sbrc	r24, 1
    2966:	57 c0       	rjmp	.+174    	; 0x2a16 <__vector_125+0x150>
    2968:	1f db       	rcall	.-2498   	; 0x1fa8 <udd_ctrl_interrupt_tc_setup>
    296a:	81 11       	cpse	r24, r1
    296c:	54 c0       	rjmp	.+168    	; 0x2a16 <__vector_125+0x150>
		return; // overflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
    296e:	80 91 ff 21 	lds	r24, 0x21FF	; 0x8021ff <udd_ep_control_state>
    2972:	82 30       	cpi	r24, 0x02	; 2
    2974:	41 f4       	brne	.+16     	; 0x2986 <__vector_125+0xc0>
	udd_control_in_clear_NACK0();
}

static void udd_ctrl_send_zlp_out(void)
{
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
    2976:	84 e0       	ldi	r24, 0x04	; 4
    2978:	80 93 ff 21 	sts	0x21FF, r24	; 0x8021ff <udd_ep_control_state>
	// Valid reception of OUT packet on control endpoint
	udd_control_out_clear_NACK0();
    297c:	e0 e1       	ldi	r30, 0x10	; 16
    297e:	f2 e2       	ldi	r31, 0x22	; 34
    2980:	02 e0       	ldi	r16, 0x02	; 2
    2982:	06 93       	lac	Z, r16
    2984:	48 c0       	rjmp	.+144    	; 0x2a16 <__vector_125+0x150>
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
		// Host want to stop IN transaction
		// then stop to wait IN data phase and wait OUT ZLP handshake
		udd_ctrl_send_zlp_out();
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
    2986:	83 30       	cpi	r24, 0x03	; 3
    2988:	09 f0       	breq	.+2      	; 0x298c <__vector_125+0xc6>
    298a:	45 c0       	rjmp	.+138    	; 0x2a16 <__vector_125+0x150>
		// A IN handshake is waiting by device,
		// but host want extra OUT data then stall extra OUT data and following status stage
		udd_control_in_enable_stall();
    298c:	e9 e1       	ldi	r30, 0x19	; 25
    298e:	f2 e2       	ldi	r31, 0x22	; 34
    2990:	04 e0       	ldi	r16, 0x04	; 4
    2992:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    2994:	e1 e1       	ldi	r30, 0x11	; 17
    2996:	f2 e2       	ldi	r31, 0x22	; 34
    2998:	04 e0       	ldi	r16, 0x04	; 4
    299a:	05 93       	las	Z, r16
    299c:	3c c0       	rjmp	.+120    	; 0x2a16 <__vector_125+0x150>

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
		udd_ack_reset_event();
    299e:	80 e1       	ldi	r24, 0x10	; 16
    29a0:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
#if (0!=USB_DEVICE_MAX_EP)
		// Abort all endpoint jobs on going
		uint8_t i;
		for (i = 1; i < USB_DEVICE_MAX_EP; i++) {
			udd_ep_abort(i);
    29a4:	81 e0       	ldi	r24, 0x01	; 1
    29a6:	fd de       	rcall	.-518    	; 0x27a2 <udd_ep_abort>
			udd_ep_abort(i | USB_EP_DIR_IN);
    29a8:	81 e8       	ldi	r24, 0x81	; 129
    29aa:	fb de       	rcall	.-522    	; 0x27a2 <udd_ep_abort>
		udd_ack_reset_event();
#if (0!=USB_DEVICE_MAX_EP)
		// Abort all endpoint jobs on going
		uint8_t i;
		for (i = 1; i < USB_DEVICE_MAX_EP; i++) {
			udd_ep_abort(i);
    29ac:	82 e0       	ldi	r24, 0x02	; 2
    29ae:	f9 de       	rcall	.-526    	; 0x27a2 <udd_ep_abort>
			udd_ep_abort(i | USB_EP_DIR_IN);
    29b0:	82 e8       	ldi	r24, 0x82	; 130
    29b2:	f7 de       	rcall	.-530    	; 0x27a2 <udd_ep_abort>
		}
#endif
		udc_reset();
    29b4:	0e 94 c5 0a 	call	0x158a	; 0x158a <udc_reset>

		// Reset USB address to 0
		udd_set_device_address(0);
    29b8:	10 92 c3 04 	sts	0x04C3, r1	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
#endif
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
    29bc:	e0 e0       	ldi	r30, 0x00	; 0
    29be:	f2 e2       	ldi	r31, 0x22	; 34
    29c0:	11 8a       	std	Z+17, r1	; 0x11
	udd_endpoint_clear_status(ep_ctrl);
    29c2:	96 e0       	ldi	r25, 0x06	; 6
    29c4:	90 8b       	std	Z+16, r25	; 0x10
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    29c6:	83 e4       	ldi	r24, 0x43	; 67
    29c8:	81 8b       	std	Z+17, r24	; 0x11
#endif
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
    29ca:	11 8e       	std	Z+25, r1	; 0x19
	udd_endpoint_clear_status(ep_ctrl);
    29cc:	90 8f       	std	Z+24, r25	; 0x18
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    29ce:	81 8f       	std	Z+25, r24	; 0x19
		udd_set_device_address(0);
		// Alloc and configure control endpoint
		udd_ep_init(0, USB_EP_TYPE_CONTROL, USB_DEVICE_EP_CTRL_SIZE);
		udd_ep_init(0 | USB_EP_DIR_IN, USB_EP_TYPE_CONTROL,
				USB_DEVICE_EP_CTRL_SIZE);
		udd_control_out_set_buf(&udd_ctrl_buffer);
    29d0:	8b eb       	ldi	r24, 0xBB	; 187
    29d2:	91 e2       	ldi	r25, 0x21	; 33
    29d4:	84 8b       	std	Z+20, r24	; 0x14
    29d6:	95 8b       	std	Z+21, r25	; 0x15
		// Reset endpoint control management
		udd_ctrl_init();
    29d8:	ef d9       	rcall	.-3106   	; 0x1db8 <udd_ctrl_init>
		goto udd_interrupt_bus_event_end;
    29da:	1d c0       	rjmp	.+58     	; 0x2a16 <__vector_125+0x150>
	}

	if (udd_is_suspend_event()) {
    29dc:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    29e0:	86 ff       	sbrs	r24, 6
    29e2:	08 c0       	rjmp	.+16     	; 0x29f4 <__vector_125+0x12e>
		udd_ack_suspend_event();
    29e4:	80 e4       	ldi	r24, 0x40	; 64
    29e6:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		udd_sleep_mode(false); // Enter in SUSPEND mode
    29ea:	80 e0       	ldi	r24, 0x00	; 0
    29ec:	bc d9       	rcall	.-3208   	; 0x1d66 <udd_sleep_mode>
#ifdef UDC_SUSPEND_EVENT
		UDC_SUSPEND_EVENT();
    29ee:	0e 94 b8 01 	call	0x370	; 0x370 <main_suspend_action>
#endif
		goto udd_interrupt_bus_event_end;
    29f2:	11 c0       	rjmp	.+34     	; 0x2a16 <__vector_125+0x150>
	}

	if (udd_is_resume_event()) {
    29f4:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    29f8:	85 ff       	sbrs	r24, 5
    29fa:	0d c0       	rjmp	.+26     	; 0x2a16 <__vector_125+0x150>
		udd_ack_resume_event();
    29fc:	80 e2       	ldi	r24, 0x20	; 32
    29fe:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		udd_sleep_mode(true); // Enter in power reduction mode
    2a02:	81 e0       	ldi	r24, 0x01	; 1
    2a04:	b0 d9       	rcall	.-3232   	; 0x1d66 <udd_sleep_mode>
#ifdef UDC_RESUME_EVENT
		UDC_RESUME_EVENT();
    2a06:	0e 94 b9 01 	call	0x372	; 0x372 <main_resume_action>
#endif
		goto udd_interrupt_bus_event_end;
    2a0a:	05 c0       	rjmp	.+10     	; 0x2a16 <__vector_125+0x150>
	}

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
    2a0c:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    2a10:	84 fd       	sbrc	r24, 4
    2a12:	c5 cf       	rjmp	.-118    	; 0x299e <__vector_125+0xd8>
    2a14:	e3 cf       	rjmp	.-58     	; 0x29dc <__vector_125+0x116>
		goto udd_interrupt_bus_event_end;
	}

udd_interrupt_bus_event_end:
	return;
}
    2a16:	ff 91       	pop	r31
    2a18:	ef 91       	pop	r30
    2a1a:	bf 91       	pop	r27
    2a1c:	af 91       	pop	r26
    2a1e:	9f 91       	pop	r25
    2a20:	8f 91       	pop	r24
    2a22:	7f 91       	pop	r23
    2a24:	6f 91       	pop	r22
    2a26:	5f 91       	pop	r21
    2a28:	4f 91       	pop	r20
    2a2a:	3f 91       	pop	r19
    2a2c:	2f 91       	pop	r18
    2a2e:	0f 91       	pop	r16
    2a30:	0f 90       	pop	r0
    2a32:	0f be       	out	0x3f, r0	; 63
    2a34:	0f 90       	pop	r0
    2a36:	1f 90       	pop	r1
    2a38:	18 95       	reti

00002a3a <__vector_126>:
 * \brief Function called by USB transfer complete interrupt
 *
 * USB transfer complete interrupt includes events about endpoint transfer on all endpoints.
 */
ISR(USB_TRNCOMPL_vect)
{
    2a3a:	1f 92       	push	r1
    2a3c:	0f 92       	push	r0
    2a3e:	0f b6       	in	r0, 0x3f	; 63
    2a40:	0f 92       	push	r0
    2a42:	11 24       	eor	r1, r1
    2a44:	0f 93       	push	r16
    2a46:	1f 93       	push	r17
    2a48:	2f 93       	push	r18
    2a4a:	3f 93       	push	r19
    2a4c:	4f 93       	push	r20
    2a4e:	5f 93       	push	r21
    2a50:	6f 93       	push	r22
    2a52:	7f 93       	push	r23
    2a54:	8f 93       	push	r24
    2a56:	9f 93       	push	r25
    2a58:	af 93       	push	r26
    2a5a:	bf 93       	push	r27
    2a5c:	cf 93       	push	r28
    2a5e:	df 93       	push	r29
    2a60:	ef 93       	push	r30
    2a62:	ff 93       	push	r31
	int8_t rp;
	UDD_EP_t *ep_ctrl;
	udd_ep_id_t ep;
#endif

	if (!udd_is_tc_event()) {
    2a64:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    2a68:	81 fd       	sbrc	r24, 1
    2a6a:	03 c0       	rjmp	.+6      	; 0x2a72 <__vector_126+0x38>
		// If no other transfer complete
		// then check reception of SETUP packet on control endpoint
		if (udd_ctrl_interrupt_tc_setup()) {
    2a6c:	9d da       	rcall	.-2758   	; 0x1fa8 <udd_ctrl_interrupt_tc_setup>
    2a6e:	81 11       	cpse	r24, r1
    2a70:	b9 c0       	rjmp	.+370    	; 0x2be4 <__vector_126+0x1aa>
			goto udd_interrupt_tc_end;
		}
		Assert(false);
	}
	// Check IN/OUT transfer complete on all endpoints
	udd_ack_tc_event();
    2a72:	82 e0       	ldi	r24, 0x02	; 2
    2a74:	80 93 cc 04 	sts	0x04CC, r24	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>

#if (0!=USB_DEVICE_MAX_EP)
	//** Decode TC FIFO
	// Compute ep addr
	rp = udd_get_fifo_rp();
    2a78:	80 91 c5 04 	lds	r24, 0x04C5	; 0x8004c5 <__TEXT_REGION_LENGTH__+0x7004c5>
	i_fifo = 2 * (1 + ~rp);
    2a7c:	81 95       	neg	r24
    2a7e:	88 0f       	add	r24, r24
	ad = ((uint16_t) udd_sram.ep_ctrl) - i_fifo;
    2a80:	e0 e1       	ldi	r30, 0x10	; 16
    2a82:	f2 e2       	ldi	r31, 0x22	; 34
    2a84:	e8 1b       	sub	r30, r24
    2a86:	f1 09       	sbc	r31, r1
	p_ad = (uint16_t *) ad;
	// Compute ep
	ep_index = (((uint16_t) * p_ad - ((uint16_t) udd_sram.ep_ctrl)) >> 3);
    2a88:	20 81       	ld	r18, Z
    2a8a:	31 81       	ldd	r19, Z+1	; 0x01
    2a8c:	20 51       	subi	r18, 0x10	; 16
    2a8e:	32 42       	sbci	r19, 0x22	; 34
    2a90:	36 95       	lsr	r19
    2a92:	27 95       	ror	r18
    2a94:	36 95       	lsr	r19
    2a96:	27 95       	ror	r18
    2a98:	36 95       	lsr	r19
    2a9a:	27 95       	ror	r18
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
    2a9c:	82 2f       	mov	r24, r18
    2a9e:	86 95       	lsr	r24
    2aa0:	20 fd       	sbrc	r18, 0
    2aa2:	02 c0       	rjmp	.+4      	; 0x2aa8 <__vector_126+0x6e>
    2aa4:	90 e0       	ldi	r25, 0x00	; 0
    2aa6:	01 c0       	rjmp	.+2      	; 0x2aaa <__vector_126+0x70>
    2aa8:	90 e8       	ldi	r25, 0x80	; 128
    2aaa:	89 0f       	add	r24, r25
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    2aac:	e8 2f       	mov	r30, r24
    2aae:	ef 70       	andi	r30, 0x0F	; 15
    2ab0:	f0 e0       	ldi	r31, 0x00	; 0
    2ab2:	ee 0f       	add	r30, r30
    2ab4:	ff 1f       	adc	r31, r31
			((ep & USB_EP_DIR_IN) ? 1 : 0))];
    2ab6:	28 2f       	mov	r18, r24
    2ab8:	08 2e       	mov	r0, r24
    2aba:	00 0c       	add	r0, r0
    2abc:	33 0b       	sbc	r19, r19
    2abe:	22 27       	eor	r18, r18
    2ac0:	33 0f       	add	r19, r19
    2ac2:	22 1f       	adc	r18, r18
    2ac4:	33 27       	eor	r19, r19
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    2ac6:	e2 0f       	add	r30, r18
    2ac8:	f3 1f       	adc	r31, r19
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
	Assert(USB_DEVICE_MAX_EP >= (ep & USB_EP_ADDR_MASK));

	// Ack IT TC of endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	if (!udd_endpoint_transfer_complete(ep_ctrl)) {
    2aca:	df 01       	movw	r26, r30
    2acc:	aa 0f       	add	r26, r26
    2ace:	bb 1f       	adc	r27, r27
    2ad0:	aa 0f       	add	r26, r26
    2ad2:	bb 1f       	adc	r27, r27
    2ad4:	aa 0f       	add	r26, r26
    2ad6:	bb 1f       	adc	r27, r27
    2ad8:	a0 5f       	subi	r26, 0xF0	; 240
    2ada:	bd 4d       	sbci	r27, 0xDD	; 221
    2adc:	9c 91       	ld	r25, X
    2ade:	95 ff       	sbrs	r25, 5
    2ae0:	81 c0       	rjmp	.+258    	; 0x2be4 <__vector_126+0x1aa>
		return; // Error, TC is generated by Multipacket transfer
	}
	udd_endpoint_ack_transfer_complete(ep_ctrl);
    2ae2:	fd 01       	movw	r30, r26
    2ae4:	00 e2       	ldi	r16, 0x20	; 32
    2ae6:	06 93       	lac	Z, r16

	// Check status on control endpoint
	if (ep == 0) {
    2ae8:	81 11       	cpse	r24, r1
    2aea:	77 c0       	rjmp	.+238    	; 0x2bda <__vector_126+0x1a0>

static void udd_ctrl_out_received(void)
{
	uint16_t nb_data;

	if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    2aec:	80 91 ff 21 	lds	r24, 0x21FF	; 0x8021ff <udd_ep_control_state>
    2af0:	84 30       	cpi	r24, 0x04	; 4
    2af2:	19 f4       	brne	.+6      	; 0x2afa <__vector_126+0xc0>
		// Valid end of setup request
		udd_ctrl_endofrequest();
    2af4:	a4 d9       	rcall	.-3256   	; 0x1e3e <udd_ctrl_endofrequest>
		// Reinitializes control endpoint management
		udd_ctrl_init();
    2af6:	60 d9       	rcall	.-3392   	; 0x1db8 <udd_ctrl_init>
    2af8:	75 c0       	rjmp	.+234    	; 0x2be4 <__vector_126+0x1aa>
		return;
	}
	Assert(udd_ep_control_state == UDD_EPCTRL_DATA_OUT);

	// Read data received during OUT phase
	nb_data = udd_control_out_get_bytecnt();
    2afa:	00 91 12 22 	lds	r16, 0x2212	; 0x802212 <udd_sram+0x12>
    2afe:	10 91 13 22 	lds	r17, 0x2213	; 0x802213 <udd_sram+0x13>

	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_nb_trans + nb_data)) {
    2b02:	80 91 64 24 	lds	r24, 0x2464	; 0x802464 <udd_g_ctrlreq+0xa>
    2b06:	90 91 65 24 	lds	r25, 0x2465	; 0x802465 <udd_g_ctrlreq+0xb>
    2b0a:	c0 91 fb 21 	lds	r28, 0x21FB	; 0x8021fb <udd_ctrl_payload_nb_trans>
    2b0e:	d0 91 fc 21 	lds	r29, 0x21FC	; 0x8021fc <udd_ctrl_payload_nb_trans+0x1>
    2b12:	9e 01       	movw	r18, r28
    2b14:	20 0f       	add	r18, r16
    2b16:	31 1f       	adc	r19, r17
    2b18:	82 17       	cp	r24, r18
    2b1a:	93 07       	cpc	r25, r19
    2b1c:	18 f4       	brcc	.+6      	; 0x2b24 <__vector_126+0xea>
		// Payload buffer too small, ignore data remaining
		nb_data = udd_g_ctrlreq.payload_size - udd_ctrl_payload_nb_trans;
    2b1e:	8c 01       	movw	r16, r24
    2b20:	0c 1b       	sub	r16, r28
    2b22:	1d 0b       	sbc	r17, r29
	}

	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans),
    2b24:	80 91 62 24 	lds	r24, 0x2462	; 0x802462 <udd_g_ctrlreq+0x8>
    2b28:	90 91 63 24 	lds	r25, 0x2463	; 0x802463 <udd_g_ctrlreq+0x9>
    2b2c:	a8 01       	movw	r20, r16
    2b2e:	6b eb       	ldi	r22, 0xBB	; 187
    2b30:	71 e2       	ldi	r23, 0x21	; 33
    2b32:	8c 0f       	add	r24, r28
    2b34:	9d 1f       	adc	r25, r29
    2b36:	85 d0       	rcall	.+266    	; 0x2c42 <memcpy>
			udd_ctrl_buffer, nb_data);
	udd_ctrl_payload_nb_trans += nb_data;
    2b38:	c0 0f       	add	r28, r16
    2b3a:	d1 1f       	adc	r29, r17
    2b3c:	c0 93 fb 21 	sts	0x21FB, r28	; 0x8021fb <udd_ctrl_payload_nb_trans>
    2b40:	d0 93 fc 21 	sts	0x21FC, r29	; 0x8021fc <udd_ctrl_payload_nb_trans+0x1>

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || (udd_g_ctrlreq.req.wLength
    2b44:	00 34       	cpi	r16, 0x40	; 64
    2b46:	11 05       	cpc	r17, r1
    2b48:	69 f4       	brne	.+26     	; 0x2b64 <__vector_126+0x12a>
			<= (udd_ctrl_prev_payload_nb_trans
			+ udd_ctrl_payload_nb_trans))) {
    2b4a:	80 91 fd 21 	lds	r24, 0x21FD	; 0x8021fd <udd_ctrl_prev_payload_nb_trans>
    2b4e:	90 91 fe 21 	lds	r25, 0x21FE	; 0x8021fe <udd_ctrl_prev_payload_nb_trans+0x1>
    2b52:	8c 0f       	add	r24, r28
    2b54:	9d 1f       	adc	r25, r29

	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans),
			udd_ctrl_buffer, nb_data);
	udd_ctrl_payload_nb_trans += nb_data;

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || (udd_g_ctrlreq.req.wLength
    2b56:	20 91 60 24 	lds	r18, 0x2460	; 0x802460 <udd_g_ctrlreq+0x6>
    2b5a:	30 91 61 24 	lds	r19, 0x2461	; 0x802461 <udd_g_ctrlreq+0x7>
    2b5e:	82 17       	cp	r24, r18
    2b60:	93 07       	cpc	r25, r19
    2b62:	80 f0       	brcs	.+32     	; 0x2b84 <__vector_126+0x14a>
		// End of reception because it is a short packet
		// or all data are transfered

		// Before send ZLP, call intermediate callback
		// in case of data receive generate a stall
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_nb_trans;
    2b64:	ea e5       	ldi	r30, 0x5A	; 90
    2b66:	f4 e2       	ldi	r31, 0x24	; 36
    2b68:	c2 87       	std	Z+10, r28	; 0x0a
    2b6a:	d3 87       	std	Z+11, r29	; 0x0b
		if (NULL != udd_g_ctrlreq.over_under_run) {
    2b6c:	06 84       	ldd	r0, Z+14	; 0x0e
    2b6e:	f7 85       	ldd	r31, Z+15	; 0x0f
    2b70:	e0 2d       	mov	r30, r0
    2b72:	30 97       	sbiw	r30, 0x00	; 0
    2b74:	29 f0       	breq	.+10     	; 0x2b80 <__vector_126+0x146>
			if (!udd_g_ctrlreq.over_under_run()) {
    2b76:	09 95       	icall
    2b78:	81 11       	cpse	r24, r1
    2b7a:	02 c0       	rjmp	.+4      	; 0x2b80 <__vector_126+0x146>
				// Stall ZLP
				udd_ctrl_stall_data();
    2b7c:	44 d9       	rcall	.-3448   	; 0x1e06 <udd_ctrl_stall_data>
    2b7e:	32 c0       	rjmp	.+100    	; 0x2be4 <__vector_126+0x1aa>
				return;
			}
		}
		// Send IN ZLP to ACK setup request
		udd_ctrl_send_zlp_in();
    2b80:	50 d9       	rcall	.-3424   	; 0x1e22 <udd_ctrl_send_zlp_in>
    2b82:	30 c0       	rjmp	.+96     	; 0x2be4 <__vector_126+0x1aa>
		return;
	}

	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_nb_trans) {
    2b84:	80 91 64 24 	lds	r24, 0x2464	; 0x802464 <udd_g_ctrlreq+0xa>
    2b88:	90 91 65 24 	lds	r25, 0x2465	; 0x802465 <udd_g_ctrlreq+0xb>
    2b8c:	c8 17       	cp	r28, r24
    2b8e:	d9 07       	cpc	r29, r25
    2b90:	f9 f4       	brne	.+62     	; 0x2bd0 <__vector_126+0x196>
		// Overrun then request a new payload buffer
		if (!udd_g_ctrlreq.over_under_run) {
    2b92:	e0 91 68 24 	lds	r30, 0x2468	; 0x802468 <udd_g_ctrlreq+0xe>
    2b96:	f0 91 69 24 	lds	r31, 0x2469	; 0x802469 <udd_g_ctrlreq+0xf>
    2b9a:	30 97       	sbiw	r30, 0x00	; 0
    2b9c:	11 f4       	brne	.+4      	; 0x2ba2 <__vector_126+0x168>
			// No callback available to request a new payload buffer
			udd_ctrl_stall_data();
    2b9e:	33 d9       	rcall	.-3482   	; 0x1e06 <udd_ctrl_stall_data>
    2ba0:	21 c0       	rjmp	.+66     	; 0x2be4 <__vector_126+0x1aa>
			return;
		}
		if (!udd_g_ctrlreq.over_under_run()) {
    2ba2:	09 95       	icall
    2ba4:	81 11       	cpse	r24, r1
    2ba6:	02 c0       	rjmp	.+4      	; 0x2bac <__vector_126+0x172>
			// No new payload buffer delivered
			udd_ctrl_stall_data();
    2ba8:	2e d9       	rcall	.-3492   	; 0x1e06 <udd_ctrl_stall_data>
    2baa:	1c c0       	rjmp	.+56     	; 0x2be4 <__vector_126+0x1aa>
			return;
		}
		// New payload buffer available
		// Update number of total data received
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
    2bac:	20 91 fd 21 	lds	r18, 0x21FD	; 0x8021fd <udd_ctrl_prev_payload_nb_trans>
    2bb0:	30 91 fe 21 	lds	r19, 0x21FE	; 0x8021fe <udd_ctrl_prev_payload_nb_trans+0x1>
    2bb4:	80 91 fb 21 	lds	r24, 0x21FB	; 0x8021fb <udd_ctrl_payload_nb_trans>
    2bb8:	90 91 fc 21 	lds	r25, 0x21FC	; 0x8021fc <udd_ctrl_payload_nb_trans+0x1>
    2bbc:	82 0f       	add	r24, r18
    2bbe:	93 1f       	adc	r25, r19
    2bc0:	80 93 fd 21 	sts	0x21FD, r24	; 0x8021fd <udd_ctrl_prev_payload_nb_trans>
    2bc4:	90 93 fe 21 	sts	0x21FE, r25	; 0x8021fe <udd_ctrl_prev_payload_nb_trans+0x1>
		// Reinit reception on payload buffer
		udd_ctrl_payload_nb_trans = 0;
    2bc8:	10 92 fb 21 	sts	0x21FB, r1	; 0x8021fb <udd_ctrl_payload_nb_trans>
    2bcc:	10 92 fc 21 	sts	0x21FC, r1	; 0x8021fc <udd_ctrl_payload_nb_trans+0x1>
	}
	// Free buffer of OUT control endpoint to authorize next reception
	udd_control_out_clear_NACK0();
    2bd0:	e0 e1       	ldi	r30, 0x10	; 16
    2bd2:	f2 e2       	ldi	r31, 0x22	; 34
    2bd4:	02 e0       	ldi	r16, 0x02	; 2
    2bd6:	06 93       	lac	Z, r16
    2bd8:	05 c0       	rjmp	.+10     	; 0x2be4 <__vector_126+0x1aa>
	// Check status on control endpoint
	if (ep == 0) {
		udd_ctrl_out_received();
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
	}
	if (ep == (0 | USB_EP_DIR_IN)) {
    2bda:	80 38       	cpi	r24, 0x80	; 128
    2bdc:	11 f4       	brne	.+4      	; 0x2be2 <__vector_126+0x1a8>
		udd_ctrl_in_sent();
    2bde:	37 d9       	rcall	.-3474   	; 0x1e4e <udd_ctrl_in_sent>
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
    2be0:	01 c0       	rjmp	.+2      	; 0x2be4 <__vector_126+0x1aa>
	}
	Assert(udd_ep_is_valid(ep));
	// Manage end of transfer on endpoint bulk/interrupt/isochronous
	udd_ep_trans_complet(ep);
    2be2:	51 da       	rcall	.-2910   	; 0x2086 <udd_ep_trans_complet>
	}
#endif

udd_interrupt_tc_end:
	return;
}
    2be4:	ff 91       	pop	r31
    2be6:	ef 91       	pop	r30
    2be8:	df 91       	pop	r29
    2bea:	cf 91       	pop	r28
    2bec:	bf 91       	pop	r27
    2bee:	af 91       	pop	r26
    2bf0:	9f 91       	pop	r25
    2bf2:	8f 91       	pop	r24
    2bf4:	7f 91       	pop	r23
    2bf6:	6f 91       	pop	r22
    2bf8:	5f 91       	pop	r21
    2bfa:	4f 91       	pop	r20
    2bfc:	3f 91       	pop	r19
    2bfe:	2f 91       	pop	r18
    2c00:	1f 91       	pop	r17
    2c02:	0f 91       	pop	r16
    2c04:	0f 90       	pop	r0
    2c06:	0f be       	out	0x3f, r0	; 63
    2c08:	0f 90       	pop	r0
    2c0a:	1f 90       	pop	r1
    2c0c:	18 95       	reti

00002c0e <__udivmodhi4>:
    2c0e:	aa 1b       	sub	r26, r26
    2c10:	bb 1b       	sub	r27, r27
    2c12:	51 e1       	ldi	r21, 0x11	; 17
    2c14:	07 c0       	rjmp	.+14     	; 0x2c24 <__udivmodhi4_ep>

00002c16 <__udivmodhi4_loop>:
    2c16:	aa 1f       	adc	r26, r26
    2c18:	bb 1f       	adc	r27, r27
    2c1a:	a6 17       	cp	r26, r22
    2c1c:	b7 07       	cpc	r27, r23
    2c1e:	10 f0       	brcs	.+4      	; 0x2c24 <__udivmodhi4_ep>
    2c20:	a6 1b       	sub	r26, r22
    2c22:	b7 0b       	sbc	r27, r23

00002c24 <__udivmodhi4_ep>:
    2c24:	88 1f       	adc	r24, r24
    2c26:	99 1f       	adc	r25, r25
    2c28:	5a 95       	dec	r21
    2c2a:	a9 f7       	brne	.-22     	; 0x2c16 <__udivmodhi4_loop>
    2c2c:	80 95       	com	r24
    2c2e:	90 95       	com	r25
    2c30:	bc 01       	movw	r22, r24
    2c32:	cd 01       	movw	r24, r26
    2c34:	08 95       	ret

00002c36 <__tablejump2__>:
    2c36:	ee 0f       	add	r30, r30
    2c38:	ff 1f       	adc	r31, r31
    2c3a:	05 90       	lpm	r0, Z+
    2c3c:	f4 91       	lpm	r31, Z
    2c3e:	e0 2d       	mov	r30, r0
    2c40:	09 94       	ijmp

00002c42 <memcpy>:
    2c42:	fb 01       	movw	r30, r22
    2c44:	dc 01       	movw	r26, r24
    2c46:	02 c0       	rjmp	.+4      	; 0x2c4c <memcpy+0xa>
    2c48:	01 90       	ld	r0, Z+
    2c4a:	0d 92       	st	X+, r0
    2c4c:	41 50       	subi	r20, 0x01	; 1
    2c4e:	50 40       	sbci	r21, 0x00	; 0
    2c50:	d8 f7       	brcc	.-10     	; 0x2c48 <memcpy+0x6>
    2c52:	08 95       	ret

00002c54 <_exit>:
    2c54:	f8 94       	cli

00002c56 <__stop_program>:
    2c56:	ff cf       	rjmp	.-2      	; 0x2c56 <__stop_program>
