<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7vx485tffg1761-2" LaunchTime="1524697007">
  <File Type="PWROPT-DCP" Name="design_1_wrapper_pwropt.dcp"/>
  <File Type="ROUTE-PWR" Name="design_1_wrapper_power_routed.rpt"/>
  <File Type="PA-TCL" Name="design_1_wrapper.tcl"/>
  <File Type="ROUTE-PWR-SUM" Name="design_1_wrapper_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="design_1_wrapper_reports.tcl"/>
  <File Type="BG-DRC" Name="design_1_wrapper.drc"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="design_1_wrapper_methodology_drc_opted.rpt"/>
  <File Type="INIT-TIMING" Name="design_1_wrapper_timing_summary_init.rpt"/>
  <File Type="OPT-HWDEF" Name="design_1_wrapper.hwdef"/>
  <File Type="OPT-DCP" Name="design_1_wrapper_opt.dcp"/>
  <File Type="OPT-DRC" Name="design_1_wrapper_drc_opted.rpt"/>
  <File Type="OPT-TIMING" Name="design_1_wrapper_timing_summary_opted.rpt"/>
  <File Type="PWROPT-DRC" Name="design_1_wrapper_drc_pwropted.rpt"/>
  <File Type="PWROPT-TIMING" Name="design_1_wrapper_timing_summary_pwropted.rpt"/>
  <File Type="PLACE-DCP" Name="design_1_wrapper_placed.dcp"/>
  <File Type="PLACE-IO" Name="design_1_wrapper_io_placed.rpt"/>
  <File Type="PLACE-CLK" Name="design_1_wrapper_clock_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="design_1_wrapper_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="design_1_wrapper_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="design_1_wrapper_control_sets_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="design_1_wrapper_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="design_1_wrapper_incremental_reuse_pre_placed.rpt"/>
  <File Type="PLACE-TIMING" Name="design_1_wrapper_timing_summary_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="design_1_wrapper_postplace_pwropt.dcp"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="design_1_wrapper_timing_summary_postplace_pwropted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="design_1_wrapper_physopt.dcp"/>
  <File Type="PHYSOPT-DRC" Name="design_1_wrapper_drc_physopted.rpt"/>
  <File Type="BG-BIT" Name="design_1_wrapper.bit"/>
  <File Type="PHYSOPT-TIMING" Name="design_1_wrapper_timing_summary_physopted.rpt"/>
  <File Type="ROUTE-ERROR-DCP" Name="design_1_wrapper_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="design_1_wrapper_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="design_1_wrapper_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="design_1_wrapper_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="design_1_wrapper_drc_routed.pb"/>
  <File Type="BITSTR-MSK" Name="design_1_wrapper.msk"/>
  <File Type="ROUTE-DRC-RPX" Name="design_1_wrapper_drc_routed.rpx"/>
  <File Type="BG-BGN" Name="design_1_wrapper.bgn"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="design_1_wrapper_methodology_drc_routed.rpt"/>
  <File Type="BITSTR-RBT" Name="design_1_wrapper.rbt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="design_1_wrapper_methodology_drc_routed.rpx"/>
  <File Type="BG-BIN" Name="design_1_wrapper.bin"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="design_1_wrapper_methodology_drc_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="design_1_wrapper_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="design_1_wrapper_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="design_1_wrapper_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="design_1_wrapper_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="design_1_wrapper_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="design_1_wrapper_timing_summary_routed.rpx"/>
  <File Type="ROUTE-SIMILARITY" Name="design_1_wrapper_incremental_reuse_routed.rpt"/>
  <File Type="RDI-RDI" Name="design_1_wrapper.vdi"/>
  <File Type="ROUTE-CLK" Name="design_1_wrapper_clock_utilization_routed.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="design_1_wrapper_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="design_1_wrapper_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="design_1_wrapper_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="design_1_wrapper_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="design_1_wrapper_timing_summary_postroute_physopted.rpx"/>
  <File Type="BITSTR-NKY" Name="design_1_wrapper.nky"/>
  <File Type="BITSTR-BMM" Name="design_1_wrapper_bd.bmm"/>
  <File Type="BITSTR-MMI" Name="design_1_wrapper.mmi"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="design_1_wrapper.ltx"/>
  <File Type="BITSTR-SYSDEF" Name="design_1_wrapper.sysdef"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/address_counter.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/new/CDR_state_machine.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../project_hello_fifo/project_hello_fifo.srcs/sources_1/new/CDR_state_machine.vhd"/>
        <Attr Name="ImportTime" Val="1519686967"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/serial_pipeline_delay.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/new/FIFO_enabler.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../project_hello_fifo/project_hello_fifo.srcs/sources_1/new/FIFO_enabler.vhd"/>
        <Attr Name="ImportTime" Val="1519695893"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/new/fifo_filled_lock.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../project_hello_fifo/project_hello_fifo.srcs/sources_1/new/fifo_filled_lock.vhd"/>
        <Attr Name="ImportTime" Val="1519697004"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/new/address_counter_16.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../project_hello_fifo/project_hello_fifo.srcs/sources_1/new/address_counter_16.vhd"/>
        <Attr Name="ImportTime" Val="1519695909"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/protect_fifo.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/new/Buffer.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../project_3_400_hz_8x/project_1/project_1.srcs/sources_1/new/Buffer.vhd"/>
        <Attr Name="ImportTime" Val="1522879871"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/VHDL/oversample_8x.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../project_3_400_hz_8x/project_1/project_1.srcs/sources_1/imports/VHDL/oversample_8x.vhd"/>
        <Attr Name="ImportTime" Val="1522869201"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/VHDL/PKG_XILINX.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../project_3_400_hz_8x/project_1/project_1.srcs/sources_1/imports/VHDL/PKG_XILINX.vhd"/>
        <Attr Name="ImportTime" Val="1158951122"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/VHDL/PKG_OVERSAMP.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../project_3_400_hz_8x/project_1/project_1.srcs/sources_1/imports/VHDL/PKG_OVERSAMP.vhd"/>
        <Attr Name="ImportTime" Val="1158951134"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/VHDL/ff_fifo2e.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../project_3_400_hz_8x/project_1/project_1.srcs/sources_1/imports/VHDL/ff_fifo2e.vhd"/>
        <Attr Name="ImportTime" Val="1158951200"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/VHDL/ff_fifo2e_10b.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../project_3_400_hz_8x/project_1/project_1.srcs/sources_1/imports/VHDL/ff_fifo2e_10b.vhd"/>
        <Attr Name="ImportTime" Val="1158951188"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/VHDL/os48_1011x20bTo10b.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../project_3_400_hz_8x/project_1/project_1.srcs/sources_1/imports/VHDL/os48_1011x20bTo10b.vhd"/>
        <Attr Name="ImportTime" Val="1523306915"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/VHDL/osDeci20b_48_1011x_BRAM.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../project_3_400_hz_8x/project_1/project_1.srcs/sources_1/imports/VHDL/osDeci20b_48_1011x_BRAM.vhd"/>
        <Attr Name="ImportTime" Val="1158951212"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/VHDL/sipoCtl10b_BRAM_v2_virtex5.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../project_3_400_hz_8x/project_1/project_1.srcs/sources_1/imports/VHDL/sipoCtl10b_BRAM_v2_virtex5.vhd"/>
        <Attr Name="ImportTime" Val="1158951104"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/VHDL/os48_1011x20bTo10b_top2.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../project_3_400_hz_8x/project_1/project_1.srcs/sources_1/imports/VHDL/os48_1011x20bTo10b_top2.vhd"/>
        <Attr Name="ImportTime" Val="1523306747"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/new/10b_to_2b.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../project_3_400_hz_8x/project_1/project_1.srcs/sources_1/new/10b_to_2b.vhd"/>
        <Attr Name="ImportTime" Val="1523397935"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/design_1/design_1.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/design_1/hdl/design_1_wrapper.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/new/address_counter.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../project_hello_fifo/project_hello_fifo.srcs/sources_1/imports/new/address_counter.vhd"/>
        <Attr Name="ImportTime" Val="1517870632"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/5b_bitstream.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/5b_bitstream_copy.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/VHDL/sipoCtl10b_BRAM_v2.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../project_3_400_hz_8x/project_1/project_1.srcs/sources_1/imports/VHDL/sipoCtl10b_BRAM_v2.vhd"/>
        <Attr Name="ImportTime" Val="1158951146"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="design_1_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/constraints.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/constraints.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Flow_RunPhysOpt" Flow="Vivado Implementation 2017">
      <Desc>Similar to the Implementation Run Defaults, but enables the physical optimization step (phys_opt_design).</Desc>
    </StratHandle>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design" EnableStepBool="1">
      <Option Id="Directive">0</Option>
    </Step>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_gpio_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_FIFO_enabler_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_serial_pipeline_delay_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_address_counter_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_serial_pipeline_delay_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_serial_pipeline_delay_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_address_counter_16_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_ilmb_v10_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_protect_fifo_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_CDR_state_machine_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_fifo_filled_lock_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_serial_pipeline_delay_3_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_Buffer_help_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_util_vector_logic_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_dlmb_v10_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_microblaze_0_axi_intc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_clk_wiz_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_microblaze_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_lmb_bram_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_microblaze_0_xlconcat_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_xlconstant_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_rst_clk_wiz_1_100M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_mdm_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_dlmb_bram_if_cntlr_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_ilmb_bram_if_cntlr_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_uartlite_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_xlslice_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_xlslice_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_xlslice_2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_timer_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_c_accum_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_blk_mem_gen_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_xlconstant_3_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_oversample_8x_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_util_vector_logic_2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_util_vector_logic_1_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_util_ds_buf_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_ila_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_fifo_generator_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_blk_mem_gen_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_b10_to_2b_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_xlconstant_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_os48_1011x20bTo10b_top2_0_0"/>
</GenRun>
