<stg><name>ludcmp_Pipeline_VITIS_LOOP_15_3</name>


<trans_list>

<trans id="95" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %w = alloca i32 1

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:2 %zext_ln13_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln13

]]></Node>
<StgValue><ssdm name="zext_ln13_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:3 %add_ln14_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %add_ln14

]]></Node>
<StgValue><ssdm name="add_ln14_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:4 %j_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %j

]]></Node>
<StgValue><ssdm name="j_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:5 %w_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %w_1

]]></Node>
<StgValue><ssdm name="w_1_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="11" op_0_bw="6">
<![CDATA[
newFuncRoot:6 %zext_ln13_cast = zext i6 %zext_ln13_read

]]></Node>
<StgValue><ssdm name="zext_ln13_cast"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i6 0, i6 %k

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i64 %w_1_read, i64 %w

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc:0 %k_2 = load i6 %k

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc:2 %icmp_ln15 = icmp_eq  i6 %k_2, i6 %j_read

]]></Node>
<StgValue><ssdm name="icmp_ln15"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 39, i64 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc:4 %add_ln15 = add i6 %k_2, i6 1

]]></Node>
<StgValue><ssdm name="add_ln15"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln15 = br i1 %icmp_ln15, void %for.inc.split, void %for.inc25.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="11" op_0_bw="6">
<![CDATA[
for.inc.split:1 %zext_ln16 = zext i6 %k_2

]]></Node>
<StgValue><ssdm name="zext_ln16"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.split:2 %add_ln16 = add i11 %add_ln14_read, i11 %zext_ln16

]]></Node>
<StgValue><ssdm name="add_ln16"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="11">
<![CDATA[
for.inc.split:3 %zext_ln16_1 = zext i11 %add_ln16

]]></Node>
<StgValue><ssdm name="zext_ln16_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:4 %A_addr = getelementptr i64 %A, i64 0, i64 %zext_ln16_1

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
for.inc.split:5 %tmp_6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %k_2, i5 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
for.inc.split:6 %tmp_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %k_2, i3 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="11" op_0_bw="9">
<![CDATA[
for.inc.split:7 %zext_ln16_2 = zext i9 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln16_2"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.split:8 %add_ln16_1 = add i11 %zext_ln13_cast, i11 %zext_ln16_2

]]></Node>
<StgValue><ssdm name="add_ln16_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc.split:9 %add_ln16_2 = add i11 %add_ln16_1, i11 %tmp_6

]]></Node>
<StgValue><ssdm name="add_ln16_2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="11">
<![CDATA[
for.inc.split:10 %zext_ln16_3 = zext i11 %add_ln16_2

]]></Node>
<StgValue><ssdm name="zext_ln16_3"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:11 %A_addr_2 = getelementptr i64 %A, i64 0, i64 %zext_ln16_3

]]></Node>
<StgValue><ssdm name="A_addr_2"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="11">
<![CDATA[
for.inc.split:13 %A_load = load i11 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="11">
<![CDATA[
for.inc.split:15 %A_load_2 = load i11 %A_addr_2

]]></Node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:19 %store_ln15 = store i6 %add_ln15, i6 %k

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="46" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="11">
<![CDATA[
for.inc.split:13 %A_load = load i11 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="11">
<![CDATA[
for.inc.split:15 %A_load_2 = load i11 %A_addr_2

]]></Node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:14 %bitcast_ln16 = bitcast i64 %A_load

]]></Node>
<StgValue><ssdm name="bitcast_ln16"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64">
<![CDATA[
for.inc.split:16 %bitcast_ln16_1 = bitcast i64 %A_load_2

]]></Node>
<StgValue><ssdm name="bitcast_ln16_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:17 %mul = dmul i64 %bitcast_ln16, i64 %bitcast_ln16_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="51" st_id="4" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:17 %mul = dmul i64 %bitcast_ln16, i64 %bitcast_ln16_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="52" st_id="5" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:17 %mul = dmul i64 %bitcast_ln16, i64 %bitcast_ln16_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="53" st_id="6" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:17 %mul = dmul i64 %bitcast_ln16, i64 %bitcast_ln16_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="54" st_id="7" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:17 %mul = dmul i64 %bitcast_ln16, i64 %bitcast_ln16_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="55" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc.split:0 %w_load_3 = load i64 %w

]]></Node>
<StgValue><ssdm name="w_load_3"/></StgValue>
</operation>

<operation id="56" st_id="8" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:18 %w_5 = dsub i64 %w_load_3, i64 %mul

]]></Node>
<StgValue><ssdm name="w_5"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
for.inc25.loopexit.exitStub:0 %w_load = load i64 %w

]]></Node>
<StgValue><ssdm name="w_load"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc25.loopexit.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %w_6_out, i64 %w_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0">
<![CDATA[
for.inc25.loopexit.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="57" st_id="9" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:18 %w_5 = dsub i64 %w_load_3, i64 %mul

]]></Node>
<StgValue><ssdm name="w_5"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="58" st_id="10" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:18 %w_5 = dsub i64 %w_load_3, i64 %mul

]]></Node>
<StgValue><ssdm name="w_5"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="59" st_id="11" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:18 %w_5 = dsub i64 %w_load_3, i64 %mul

]]></Node>
<StgValue><ssdm name="w_5"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="60" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:12 %specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln8"/></StgValue>
</operation>

<operation id="61" st_id="12" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:18 %w_5 = dsub i64 %w_load_3, i64 %mul

]]></Node>
<StgValue><ssdm name="w_5"/></StgValue>
</operation>

<operation id="62" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:20 %store_ln15 = store i64 %w_5, i64 %w

]]></Node>
<StgValue><ssdm name="store_ln15"/></StgValue>
</operation>

<operation id="63" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:21 %br_ln15 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln15"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="96" name="w_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="w_1"/></StgValue>
</port>
<port id="97" name="j" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="j"/></StgValue>
</port>
<port id="98" name="add_ln14" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="add_ln14"/></StgValue>
</port>
<port id="99" name="A" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="A"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="100" name="zext_ln13" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln13"/></StgValue>
</port>
<port id="101" name="w_6_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="w_6_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="103" from="StgValue_102" to="w" fromId="102" toId="15">
</dataflow>
<dataflow id="104" from="StgValue_102" to="k" fromId="102" toId="16">
</dataflow>
<dataflow id="106" from="_ssdm_op_Read.ap_auto.i6" to="zext_ln13_read" fromId="105" toId="17">
</dataflow>
<dataflow id="107" from="zext_ln13" to="zext_ln13_read" fromId="100" toId="17">
</dataflow>
<dataflow id="109" from="_ssdm_op_Read.ap_auto.i11" to="add_ln14_read" fromId="108" toId="18">
</dataflow>
<dataflow id="110" from="add_ln14" to="add_ln14_read" fromId="98" toId="18">
</dataflow>
<dataflow id="111" from="_ssdm_op_Read.ap_auto.i6" to="j_read" fromId="105" toId="19">
</dataflow>
<dataflow id="112" from="j" to="j_read" fromId="97" toId="19">
</dataflow>
<dataflow id="114" from="_ssdm_op_Read.ap_auto.double" to="w_1_read" fromId="113" toId="20">
</dataflow>
<dataflow id="115" from="w_1" to="w_1_read" fromId="96" toId="20">
</dataflow>
<dataflow id="116" from="zext_ln13_read" to="zext_ln13_cast" fromId="17" toId="21">
</dataflow>
<dataflow id="118" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="117" toId="22">
</dataflow>
<dataflow id="119" from="A" to="specinterface_ln0" fromId="99" toId="22">
</dataflow>
<dataflow id="121" from="empty" to="specinterface_ln0" fromId="120" toId="22">
</dataflow>
<dataflow id="123" from="StgValue_122" to="specinterface_ln0" fromId="122" toId="22">
</dataflow>
<dataflow id="124" from="StgValue_122" to="specinterface_ln0" fromId="122" toId="22">
</dataflow>
<dataflow id="126" from="empty_0" to="specinterface_ln0" fromId="125" toId="22">
</dataflow>
<dataflow id="128" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="22">
</dataflow>
<dataflow id="129" from="StgValue_122" to="specinterface_ln0" fromId="122" toId="22">
</dataflow>
<dataflow id="130" from="empty_0" to="specinterface_ln0" fromId="125" toId="22">
</dataflow>
<dataflow id="131" from="empty_0" to="specinterface_ln0" fromId="125" toId="22">
</dataflow>
<dataflow id="132" from="empty_0" to="specinterface_ln0" fromId="125" toId="22">
</dataflow>
<dataflow id="133" from="StgValue_122" to="specinterface_ln0" fromId="122" toId="22">
</dataflow>
<dataflow id="134" from="StgValue_122" to="specinterface_ln0" fromId="122" toId="22">
</dataflow>
<dataflow id="135" from="StgValue_122" to="specinterface_ln0" fromId="122" toId="22">
</dataflow>
<dataflow id="136" from="StgValue_122" to="specinterface_ln0" fromId="122" toId="22">
</dataflow>
<dataflow id="137" from="empty_0" to="specinterface_ln0" fromId="125" toId="22">
</dataflow>
<dataflow id="138" from="empty_0" to="specinterface_ln0" fromId="125" toId="22">
</dataflow>
<dataflow id="139" from="StgValue_127" to="specinterface_ln0" fromId="127" toId="22">
</dataflow>
<dataflow id="140" from="StgValue_122" to="specinterface_ln0" fromId="122" toId="22">
</dataflow>
<dataflow id="142" from="StgValue_141" to="store_ln0" fromId="141" toId="23">
</dataflow>
<dataflow id="143" from="k" to="store_ln0" fromId="16" toId="23">
</dataflow>
<dataflow id="144" from="w_1_read" to="store_ln0" fromId="20" toId="24">
</dataflow>
<dataflow id="145" from="w" to="store_ln0" fromId="15" toId="24">
</dataflow>
<dataflow id="146" from="k" to="k_2" fromId="16" toId="26">
</dataflow>
<dataflow id="148" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="147" toId="27">
</dataflow>
<dataflow id="149" from="StgValue_127" to="specpipeline_ln0" fromId="127" toId="27">
</dataflow>
<dataflow id="150" from="StgValue_122" to="specpipeline_ln0" fromId="122" toId="27">
</dataflow>
<dataflow id="151" from="StgValue_102" to="specpipeline_ln0" fromId="102" toId="27">
</dataflow>
<dataflow id="152" from="StgValue_122" to="specpipeline_ln0" fromId="122" toId="27">
</dataflow>
<dataflow id="154" from="p_str" to="specpipeline_ln0" fromId="153" toId="27">
</dataflow>
<dataflow id="155" from="k_2" to="icmp_ln15" fromId="26" toId="28">
</dataflow>
<dataflow id="156" from="j_read" to="icmp_ln15" fromId="19" toId="28">
</dataflow>
<dataflow id="158" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="157" toId="29">
</dataflow>
<dataflow id="160" from="StgValue_159" to="empty" fromId="159" toId="29">
</dataflow>
<dataflow id="162" from="StgValue_161" to="empty" fromId="161" toId="29">
</dataflow>
<dataflow id="163" from="StgValue_159" to="empty" fromId="159" toId="29">
</dataflow>
<dataflow id="164" from="k_2" to="add_ln15" fromId="26" toId="30">
</dataflow>
<dataflow id="166" from="StgValue_165" to="add_ln15" fromId="165" toId="30">
</dataflow>
<dataflow id="167" from="icmp_ln15" to="br_ln15" fromId="28" toId="31">
</dataflow>
<dataflow id="168" from="k_2" to="zext_ln16" fromId="26" toId="32">
</dataflow>
<dataflow id="169" from="add_ln14_read" to="add_ln16" fromId="18" toId="33">
</dataflow>
<dataflow id="170" from="zext_ln16" to="add_ln16" fromId="32" toId="33">
</dataflow>
<dataflow id="171" from="add_ln16" to="zext_ln16_1" fromId="33" toId="34">
</dataflow>
<dataflow id="172" from="A" to="A_addr" fromId="99" toId="35">
</dataflow>
<dataflow id="173" from="StgValue_159" to="A_addr" fromId="159" toId="35">
</dataflow>
<dataflow id="174" from="zext_ln16_1" to="A_addr" fromId="34" toId="35">
</dataflow>
<dataflow id="176" from="_ssdm_op_BitConcatenate.i11.i6.i5" to="tmp_6" fromId="175" toId="36">
</dataflow>
<dataflow id="177" from="k_2" to="tmp_6" fromId="26" toId="36">
</dataflow>
<dataflow id="179" from="StgValue_178" to="tmp_6" fromId="178" toId="36">
</dataflow>
<dataflow id="181" from="_ssdm_op_BitConcatenate.i9.i6.i3" to="tmp_7" fromId="180" toId="37">
</dataflow>
<dataflow id="182" from="k_2" to="tmp_7" fromId="26" toId="37">
</dataflow>
<dataflow id="184" from="StgValue_183" to="tmp_7" fromId="183" toId="37">
</dataflow>
<dataflow id="185" from="tmp_7" to="zext_ln16_2" fromId="37" toId="38">
</dataflow>
<dataflow id="186" from="zext_ln13_cast" to="add_ln16_1" fromId="21" toId="39">
</dataflow>
<dataflow id="187" from="zext_ln16_2" to="add_ln16_1" fromId="38" toId="39">
</dataflow>
<dataflow id="188" from="add_ln16_1" to="add_ln16_2" fromId="39" toId="40">
</dataflow>
<dataflow id="189" from="tmp_6" to="add_ln16_2" fromId="36" toId="40">
</dataflow>
<dataflow id="190" from="add_ln16_2" to="zext_ln16_3" fromId="40" toId="41">
</dataflow>
<dataflow id="191" from="A" to="A_addr_2" fromId="99" toId="42">
</dataflow>
<dataflow id="192" from="StgValue_159" to="A_addr_2" fromId="159" toId="42">
</dataflow>
<dataflow id="193" from="zext_ln16_3" to="A_addr_2" fromId="41" toId="42">
</dataflow>
<dataflow id="194" from="A_addr" to="A_load" fromId="35" toId="43">
</dataflow>
<dataflow id="195" from="A_addr_2" to="A_load_2" fromId="42" toId="44">
</dataflow>
<dataflow id="196" from="add_ln15" to="store_ln15" fromId="30" toId="45">
</dataflow>
<dataflow id="197" from="k" to="store_ln15" fromId="16" toId="45">
</dataflow>
<dataflow id="198" from="A_addr" to="A_load" fromId="35" toId="46">
</dataflow>
<dataflow id="199" from="A_addr_2" to="A_load_2" fromId="42" toId="47">
</dataflow>
<dataflow id="200" from="A_load" to="bitcast_ln16" fromId="46" toId="48">
</dataflow>
<dataflow id="201" from="A_load_2" to="bitcast_ln16_1" fromId="47" toId="49">
</dataflow>
<dataflow id="202" from="bitcast_ln16" to="mul" fromId="48" toId="50">
</dataflow>
<dataflow id="203" from="bitcast_ln16_1" to="mul" fromId="49" toId="50">
</dataflow>
<dataflow id="204" from="bitcast_ln16" to="mul" fromId="48" toId="51">
</dataflow>
<dataflow id="205" from="bitcast_ln16_1" to="mul" fromId="49" toId="51">
</dataflow>
<dataflow id="206" from="bitcast_ln16" to="mul" fromId="48" toId="52">
</dataflow>
<dataflow id="207" from="bitcast_ln16_1" to="mul" fromId="49" toId="52">
</dataflow>
<dataflow id="208" from="bitcast_ln16" to="mul" fromId="48" toId="53">
</dataflow>
<dataflow id="209" from="bitcast_ln16_1" to="mul" fromId="49" toId="53">
</dataflow>
<dataflow id="210" from="bitcast_ln16" to="mul" fromId="48" toId="54">
</dataflow>
<dataflow id="211" from="bitcast_ln16_1" to="mul" fromId="49" toId="54">
</dataflow>
<dataflow id="212" from="w" to="w_load_3" fromId="15" toId="55">
</dataflow>
<dataflow id="213" from="w_load_3" to="w_5" fromId="55" toId="56">
</dataflow>
<dataflow id="214" from="mul" to="w_5" fromId="54" toId="56">
</dataflow>
<dataflow id="215" from="w_load_3" to="w_5" fromId="55" toId="57">
</dataflow>
<dataflow id="216" from="mul" to="w_5" fromId="54" toId="57">
</dataflow>
<dataflow id="217" from="w_load_3" to="w_5" fromId="55" toId="58">
</dataflow>
<dataflow id="218" from="mul" to="w_5" fromId="54" toId="58">
</dataflow>
<dataflow id="219" from="w_load_3" to="w_5" fromId="55" toId="59">
</dataflow>
<dataflow id="220" from="mul" to="w_5" fromId="54" toId="59">
</dataflow>
<dataflow id="222" from="_ssdm_op_SpecLoopName" to="specloopname_ln8" fromId="221" toId="60">
</dataflow>
<dataflow id="224" from="empty_6" to="specloopname_ln8" fromId="223" toId="60">
</dataflow>
<dataflow id="225" from="w_load_3" to="w_5" fromId="55" toId="61">
</dataflow>
<dataflow id="226" from="mul" to="w_5" fromId="54" toId="61">
</dataflow>
<dataflow id="227" from="w_5" to="store_ln15" fromId="61" toId="62">
</dataflow>
<dataflow id="228" from="w" to="store_ln15" fromId="15" toId="62">
</dataflow>
<dataflow id="229" from="w" to="w_load" fromId="15" toId="64">
</dataflow>
<dataflow id="231" from="_ssdm_op_Write.ap_auto.doubleP0A" to="write_ln0" fromId="230" toId="65">
</dataflow>
<dataflow id="232" from="w_6_out" to="write_ln0" fromId="101" toId="65">
</dataflow>
<dataflow id="233" from="w_load" to="write_ln0" fromId="64" toId="65">
</dataflow>
<dataflow id="234" from="icmp_ln15" to="StgValue_2" fromId="28" toId="2">
</dataflow>
<dataflow id="235" from="icmp_ln15" to="StgValue_3" fromId="28" toId="3">
</dataflow>
<dataflow id="236" from="icmp_ln15" to="StgValue_4" fromId="28" toId="4">
</dataflow>
<dataflow id="237" from="icmp_ln15" to="StgValue_5" fromId="28" toId="5">
</dataflow>
<dataflow id="238" from="icmp_ln15" to="StgValue_9" fromId="28" toId="9">
</dataflow>
</dataflows>


</stg>
