INFO: [VRFC 10-2263] Analyzing Verilog file "E:/coding/verilog/Verilog/add/add.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
