// Seed: 3266277491
`timescale 1ps / 1 ps
module module_0 (
    input id_0,
    input id_1,
    output logic id_2,
    output id_3
);
  assign id_2 = 1'b0;
  logic id_4;
  logic id_6;
  logic id_7 = id_5;
  logic id_8;
  logic id_9 = id_7;
endmodule
