int F_1 ( int V_1 , T_1 V_2 )\r\n{\r\nint V_3 ;\r\nswitch( V_2 ) {\r\ncase 100 :\r\nV_1 &= 0x3f ;\r\nif( ( V_1 & 0x1f ) == 0x1f )\r\nreturn 0 ;\r\nif( ( V_1 & 0x1f ) <= 0x09 || V_1 == 0x0a )\r\nV_3 = 1087500 - ( V_1 & 0x1f ) * 25000 ;\r\nelse\r\nV_3 = 1862500 - ( V_1 & 0x1f ) * 25000 ;\r\nif( V_1 & 0x20 )\r\nV_3 -= 12500 ;\r\nreturn ( ( V_3 + 500 ) / 1000 ) ;\r\ncase 110 :\r\nV_1 &= 0xff ;\r\nif ( V_1 < 0x02 || V_1 > 0xb2 )\r\nreturn 0 ;\r\nreturn ( ( 1600000 - ( V_1 - 2 ) * 6250 + 500 ) / 1000 ) ;\r\ncase 24 :\r\nV_1 &= 0x1f ;\r\nif ( V_1 == 0x1f )\r\nreturn 0 ;\r\ncase 25 :\r\nV_1 &= 0x3f ;\r\nreturn ( V_1 < 32 ) ? 1550 - 25 * V_1\r\n: 775 - ( 25 * ( V_1 - 31 ) ) / 2 ;\r\ncase 91 :\r\ncase 90 :\r\nV_1 &= 0x1f ;\r\nreturn ( V_1 == 0x1f ? 0 :\r\n1850 - V_1 * 25 ) ;\r\ncase 85 :\r\nV_1 &= 0x1f ;\r\nreturn ( ( V_1 & 0x10 ? 25 : 0 ) +\r\n( ( V_1 & 0x0f ) > 0x04 ? 2050 : 1250 ) -\r\n( ( V_1 & 0x0f ) * 50 ) ) ;\r\ncase 84 :\r\nV_1 &= 0x0f ;\r\ncase 82 :\r\nV_1 &= 0x1f ;\r\nreturn ( V_1 == 0x1f ? 0 :\r\nV_1 & 0x10 ? 5100 - ( V_1 ) * 100 :\r\n2050 - ( V_1 ) * 50 ) ;\r\ncase 17 :\r\nV_1 &= 0x1f ;\r\nreturn ( V_1 & 0x10 ? 975 - ( V_1 & 0xF ) * 25 :\r\n1750 - V_1 * 50 ) ;\r\ncase 13 :\r\ncase 131 :\r\nV_1 &= 0x3f ;\r\nif ( V_2 == 131 && V_1 == 0x3f )\r\nV_1 ++ ;\r\nreturn ( 1708 - V_1 * 16 ) ;\r\ncase 14 :\r\nV_1 &= 0x7f ;\r\nreturn ( V_1 > 0x77 ? 0 : ( 1500000 - ( V_1 * 12500 ) + 500 ) / 1000 ) ;\r\ndefault:\r\nif ( V_2 )\r\nF_2 ( L_1 ,\r\n( unsigned int ) V_2 ) ;\r\nreturn 0 ;\r\n}\r\n}\r\nstatic T_1 F_3 ( void )\r\n{\r\nunsigned int V_3 , V_4 , V_5 ;\r\nstatic const char * V_6 [ 4 ] = {\r\nL_2 , L_3 , L_4 , L_5\r\n} ;\r\nF_4 ( 0x198 , V_5 , V_3 ) ;\r\nV_3 &= 0xff ;\r\nF_4 ( 0x1154 , V_4 , V_5 ) ;\r\nV_4 = ( ( V_4 >> 4 ) ^ ( V_4 >> 2 ) ) & 0x03 ;\r\nif ( V_3 > 0x3f ) {\r\nF_5 ( L_6 ,\r\n7 , V_6 [ V_4 ] ) ;\r\nreturn 14 ;\r\n} else {\r\nF_5 ( L_6 ,\r\n6 , V_6 [ V_4 ] ) ;\r\nreturn V_4 == 2 ? 131 : 13 ;\r\n}\r\n}\r\nstatic T_1 F_6 ( T_1 V_7 , T_1 V_8 , T_1 V_9 , T_1 V_10 )\r\n{\r\nint V_11 = 0 ;\r\nwhile ( V_12 [ V_11 ] . V_10 != V_13 ) {\r\nif ( V_12 [ V_11 ] . V_10 == V_10 )\r\nif ( ( V_12 [ V_11 ] . V_7 == V_7 )\r\n&& ( ( V_12 [ V_11 ] . V_8 == V_8 ) ||\r\n( V_12 [ V_11 ] . V_8 >= 0x10 &&\r\nV_8 <= V_12 [ V_11 ] . V_8 ) ||\r\n( V_12 [ V_11 ] . V_8 == V_14 ) ) &&\r\n( V_9 <= V_12 [ V_11 ] . V_9 ) )\r\nreturn V_12 [ V_11 ] . V_15 ;\r\nV_11 ++ ;\r\n}\r\nreturn 0 ;\r\n}\r\nT_1 F_7 ( void )\r\n{\r\nstruct V_16 * V_17 = & F_8 ( 0 ) ;\r\nT_2 V_18 ;\r\nT_1 V_7 , V_8 , V_9 , V_19 ;\r\nif ( V_17 -> V_20 < 6 )\r\nreturn 0 ;\r\nV_18 = F_9 ( 1 ) ;\r\nV_7 = ( ( V_18 & 0x00000F00 ) >> 8 ) ;\r\nV_8 = ( ( V_18 & 0x000000F0 ) >> 4 ) ;\r\nV_9 = V_18 & 0xF ;\r\nif ( V_7 == 0xF ) {\r\nV_7 += ( ( V_18 & 0x00F00000 ) >> 20 ) ;\r\nV_8 += ( ( V_18 & 0x000F0000 ) >> 16 ) << 4 ;\r\n}\r\nV_19 = F_6 ( V_7 , V_8 , V_9 , V_17 -> V_21 ) ;\r\nif ( V_19 == 134 )\r\nV_19 = F_3 () ;\r\nif ( V_19 == 0 )\r\nF_5 ( L_7 ) ;\r\nreturn V_19 ;\r\n}\r\nT_1 F_7 ( void )\r\n{\r\nF_5 ( L_8 ) ;\r\nreturn 0 ;\r\n}
