// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.4
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module voicerec_processChunk (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        sp,
        ret_address0,
        ret_ce0,
        ret_we0,
        ret_d0,
        tmp_105,
        inputSound_address0,
        inputSound_ce0,
        inputSound_q0
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 93'b1;
parameter    ap_ST_st2_fsm_1 = 93'b10;
parameter    ap_ST_st3_fsm_2 = 93'b100;
parameter    ap_ST_st4_fsm_3 = 93'b1000;
parameter    ap_ST_st5_fsm_4 = 93'b10000;
parameter    ap_ST_st6_fsm_5 = 93'b100000;
parameter    ap_ST_st7_fsm_6 = 93'b1000000;
parameter    ap_ST_st8_fsm_7 = 93'b10000000;
parameter    ap_ST_st9_fsm_8 = 93'b100000000;
parameter    ap_ST_st10_fsm_9 = 93'b1000000000;
parameter    ap_ST_st11_fsm_10 = 93'b10000000000;
parameter    ap_ST_st12_fsm_11 = 93'b100000000000;
parameter    ap_ST_st13_fsm_12 = 93'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 93'b10000000000000;
parameter    ap_ST_st15_fsm_14 = 93'b100000000000000;
parameter    ap_ST_st16_fsm_15 = 93'b1000000000000000;
parameter    ap_ST_st17_fsm_16 = 93'b10000000000000000;
parameter    ap_ST_st18_fsm_17 = 93'b100000000000000000;
parameter    ap_ST_st19_fsm_18 = 93'b1000000000000000000;
parameter    ap_ST_st20_fsm_19 = 93'b10000000000000000000;
parameter    ap_ST_st21_fsm_20 = 93'b100000000000000000000;
parameter    ap_ST_st22_fsm_21 = 93'b1000000000000000000000;
parameter    ap_ST_st23_fsm_22 = 93'b10000000000000000000000;
parameter    ap_ST_st24_fsm_23 = 93'b100000000000000000000000;
parameter    ap_ST_st25_fsm_24 = 93'b1000000000000000000000000;
parameter    ap_ST_st26_fsm_25 = 93'b10000000000000000000000000;
parameter    ap_ST_st27_fsm_26 = 93'b100000000000000000000000000;
parameter    ap_ST_st28_fsm_27 = 93'b1000000000000000000000000000;
parameter    ap_ST_st29_fsm_28 = 93'b10000000000000000000000000000;
parameter    ap_ST_st30_fsm_29 = 93'b100000000000000000000000000000;
parameter    ap_ST_st31_fsm_30 = 93'b1000000000000000000000000000000;
parameter    ap_ST_st32_fsm_31 = 93'b10000000000000000000000000000000;
parameter    ap_ST_st33_fsm_32 = 93'b100000000000000000000000000000000;
parameter    ap_ST_st34_fsm_33 = 93'b1000000000000000000000000000000000;
parameter    ap_ST_st35_fsm_34 = 93'b10000000000000000000000000000000000;
parameter    ap_ST_st36_fsm_35 = 93'b100000000000000000000000000000000000;
parameter    ap_ST_st37_fsm_36 = 93'b1000000000000000000000000000000000000;
parameter    ap_ST_st38_fsm_37 = 93'b10000000000000000000000000000000000000;
parameter    ap_ST_st39_fsm_38 = 93'b100000000000000000000000000000000000000;
parameter    ap_ST_st40_fsm_39 = 93'b1000000000000000000000000000000000000000;
parameter    ap_ST_st41_fsm_40 = 93'b10000000000000000000000000000000000000000;
parameter    ap_ST_st42_fsm_41 = 93'b100000000000000000000000000000000000000000;
parameter    ap_ST_st43_fsm_42 = 93'b1000000000000000000000000000000000000000000;
parameter    ap_ST_st44_fsm_43 = 93'b10000000000000000000000000000000000000000000;
parameter    ap_ST_st45_fsm_44 = 93'b100000000000000000000000000000000000000000000;
parameter    ap_ST_st46_fsm_45 = 93'b1000000000000000000000000000000000000000000000;
parameter    ap_ST_st47_fsm_46 = 93'b10000000000000000000000000000000000000000000000;
parameter    ap_ST_st48_fsm_47 = 93'b100000000000000000000000000000000000000000000000;
parameter    ap_ST_st49_fsm_48 = 93'b1000000000000000000000000000000000000000000000000;
parameter    ap_ST_st50_fsm_49 = 93'b10000000000000000000000000000000000000000000000000;
parameter    ap_ST_st51_fsm_50 = 93'b100000000000000000000000000000000000000000000000000;
parameter    ap_ST_st52_fsm_51 = 93'b1000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st53_fsm_52 = 93'b10000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st54_fsm_53 = 93'b100000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st55_fsm_54 = 93'b1000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st56_fsm_55 = 93'b10000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st57_fsm_56 = 93'b100000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st58_fsm_57 = 93'b1000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st59_fsm_58 = 93'b10000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st60_fsm_59 = 93'b100000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st61_fsm_60 = 93'b1000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st62_fsm_61 = 93'b10000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st63_fsm_62 = 93'b100000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st64_fsm_63 = 93'b1000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st65_fsm_64 = 93'b10000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st66_fsm_65 = 93'b100000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st67_fsm_66 = 93'b1000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st68_fsm_67 = 93'b10000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st69_fsm_68 = 93'b100000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st70_fsm_69 = 93'b1000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st71_fsm_70 = 93'b10000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st72_fsm_71 = 93'b100000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st73_fsm_72 = 93'b1000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st74_fsm_73 = 93'b10000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st75_fsm_74 = 93'b100000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st76_fsm_75 = 93'b1000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st77_fsm_76 = 93'b10000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st78_fsm_77 = 93'b100000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st79_fsm_78 = 93'b1000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st80_fsm_79 = 93'b10000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st81_fsm_80 = 93'b100000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st82_fsm_81 = 93'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st83_fsm_82 = 93'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st84_fsm_83 = 93'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st85_fsm_84 = 93'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st86_fsm_85 = 93'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st87_fsm_86 = 93'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st88_fsm_87 = 93'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st89_fsm_88 = 93'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st90_fsm_89 = 93'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st91_fsm_90 = 93'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st92_fsm_91 = 93'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_st93_fsm_92 = 93'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_30 = 32'b110000;
parameter    ap_const_lv32_35 = 32'b110101;
parameter    ap_const_lv32_4B = 32'b1001011;
parameter    ap_const_lv32_4F = 32'b1001111;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_19 = 32'b11001;
parameter    ap_const_lv32_2B = 32'b101011;
parameter    ap_const_lv32_40 = 32'b1000000;
parameter    ap_const_lv32_54 = 32'b1010100;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_const_lv32_25 = 32'b100101;
parameter    ap_const_lv32_48 = 32'b1001000;
parameter    ap_const_lv32_21 = 32'b100001;
parameter    ap_const_lv32_3A = 32'b111010;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_1A = 32'b11010;
parameter    ap_const_lv32_1B = 32'b11011;
parameter    ap_const_lv32_22 = 32'b100010;
parameter    ap_const_lv32_23 = 32'b100011;
parameter    ap_const_lv32_24 = 32'b100100;
parameter    ap_const_lv32_26 = 32'b100110;
parameter    ap_const_lv32_27 = 32'b100111;
parameter    ap_const_lv32_2C = 32'b101100;
parameter    ap_const_lv32_3B = 32'b111011;
parameter    ap_const_lv32_44 = 32'b1000100;
parameter    ap_const_lv32_46 = 32'b1000110;
parameter    ap_const_lv32_47 = 32'b1000111;
parameter    ap_const_lv32_4C = 32'b1001100;
parameter    ap_const_lv32_5A = 32'b1011010;
parameter    ap_const_lv32_5B = 32'b1011011;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_45 = 32'b1000101;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv32_5C = 32'b1011100;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv32_3EB444F9 = 32'b111110101101000100010011111001;
parameter    ap_const_lv32_C2F87377 = 32'b11000010111110000111001101110111;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv32_1D = 32'b11101;
parameter    ap_const_lv32_31 = 32'b110001;
parameter    ap_const_lv32_36 = 32'b110110;
parameter    ap_const_lv32_3C = 32'b111100;
parameter    ap_const_lv32_50 = 32'b1010000;
parameter    ap_const_lv32_3B800000 = 32'b111011100000000000000000000000;
parameter    ap_const_lv32_34000000 = 32'b110100000000000000000000000000;
parameter    ap_const_lv32_3FBFBF75 = 32'b111111101111111011111101110101;
parameter    ap_const_lv32_3F317218 = 32'b111111001100010111001000011000;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_2D = 32'b101101;
parameter    ap_const_lv32_32 = 32'b110010;
parameter    ap_const_lv32_41 = 32'b1000001;
parameter    ap_const_lv32_3FDCE9A3 = 32'b111111110111001110100110100011;
parameter    ap_const_lv64_3FD1C01AA03BE89E = 64'b11111111010001110000000001101010100000001110111110100010011110;
parameter    ap_const_lv32_55 = 32'b1010101;
parameter    ap_const_lv9_100 = 9'b100000000;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv9_1A = 9'b11010;
parameter    ap_const_lv5_1A = 5'b11010;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_const_lv8_FF = 8'b11111111;
parameter    ap_const_lv23_0 = 23'b00000000000000000000000;
parameter    ap_const_lv7_7E = 7'b1111110;
parameter    ap_const_lv4_E = 4'b1110;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv32_3F3504F3 = 32'b111111001101010000010011110011;
parameter    ap_const_lv32_3F800000 = 32'b111111100000000000000000000000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv5_5 = 5'b101;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [12:0] sp;
output  [9:0] ret_address0;
output   ret_ce0;
output   ret_we0;
output  [31:0] ret_d0;
input  [5:0] tmp_105;
output  [12:0] inputSound_address0;
output   inputSound_ce0;
input  [31:0] inputSound_q0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg ret_ce0;
reg ret_we0;
reg inputSound_ce0;
(* fsm_encoding = "none" *) reg   [92:0] ap_CS_fsm = 93'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_111;
reg   [8:0] c_address0;
reg    c_ce0;
reg    c_we0;
reg   [31:0] c_d0;
wire   [31:0] c_q0;
reg   [8:0] c_address1;
reg    c_ce1;
reg    c_we1;
reg   [31:0] c_d1;
wire   [31:0] c_q1;
reg   [4:0] e_address0;
reg    e_ce0;
reg    e_we0;
reg   [31:0] e_d0;
wire   [31:0] e_q0;
reg   [7:0] spec_address0;
reg    spec_ce0;
reg    spec_we0;
wire   [31:0] spec_d0;
wire   [31:0] spec_q0;
reg   [4:0] mell_address0;
reg    mell_ce0;
wire   [7:0] mell_q0;
wire   [9:0] dctMatrix_address0;
reg    dctMatrix_ce0;
wire   [31:0] dctMatrix_q0;
wire   [31:0] grp_fu_424_p2;
reg   [31:0] reg_474;
reg    ap_sig_cseq_ST_st9_fsm_8;
reg    ap_sig_bdd_187;
reg    ap_sig_cseq_ST_st49_fsm_48;
reg    ap_sig_bdd_194;
reg    ap_sig_cseq_ST_st54_fsm_53;
reg    ap_sig_bdd_202;
reg    ap_sig_cseq_ST_st76_fsm_75;
reg    ap_sig_bdd_210;
reg    ap_sig_cseq_ST_st80_fsm_79;
reg    ap_sig_bdd_218;
wire   [31:0] grp_fu_417_p2;
reg   [31:0] reg_481;
reg    ap_sig_cseq_ST_st14_fsm_13;
reg    ap_sig_bdd_228;
reg    ap_sig_cseq_ST_st26_fsm_25;
reg    ap_sig_bdd_235;
reg    ap_sig_cseq_ST_st44_fsm_43;
reg    ap_sig_bdd_243;
reg    ap_sig_cseq_ST_st65_fsm_64;
reg    ap_sig_bdd_251;
reg    ap_sig_cseq_ST_st85_fsm_84;
reg    ap_sig_bdd_259;
reg   [31:0] reg_489;
reg    ap_sig_cseq_ST_st21_fsm_20;
reg    ap_sig_bdd_268;
reg    ap_sig_cseq_ST_st29_fsm_28;
reg    ap_sig_bdd_275;
reg   [31:0] reg_494;
reg    ap_sig_cseq_ST_st38_fsm_37;
reg    ap_sig_bdd_284;
reg    ap_sig_cseq_ST_st73_fsm_72;
reg    ap_sig_bdd_292;
reg   [31:0] reg_501;
reg    ap_sig_cseq_ST_st34_fsm_33;
reg    ap_sig_bdd_301;
reg    ap_sig_cseq_ST_st59_fsm_58;
reg    ap_sig_bdd_309;
wire   [13:0] sp_cast_fu_507_p1;
reg   [13:0] sp_cast_reg_887;
wire   [8:0] i_4_fu_521_p2;
reg   [8:0] i_4_reg_895;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_326;
wire   [0:0] exitcond3_fu_515_p2;
wire   [8:0] i_5_fu_576_p2;
reg   [8:0] i_5_reg_911;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_bdd_341;
wire   [0:0] exitcond2_fu_570_p2;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_bdd_356;
wire   [31:0] grp_fu_430_p2;
reg   [31:0] tmp_50_reg_938;
wire   [9:0] i_2_cast_fu_609_p1;
reg   [9:0] i_2_cast_reg_943;
reg    ap_sig_cseq_ST_st19_fsm_18;
reg    ap_sig_bdd_368;
wire   [8:0] i_7_fu_619_p2;
reg   [8:0] i_7_reg_952;
wire  signed [63:0] tmp_54_fu_625_p1;
reg  signed [63:0] tmp_54_reg_957;
wire   [0:0] exitcond1_fu_613_p2;
wire   [8:0] mell_load_cast_cast_fu_634_p1;
reg   [8:0] mell_load_cast_cast_reg_967;
reg    ap_sig_cseq_ST_st20_fsm_19;
reg    ap_sig_bdd_386;
wire   [0:0] tmp_55_fu_638_p2;
reg   [0:0] tmp_55_reg_972;
wire   [0:0] tmp_58_fu_648_p2;
reg   [0:0] tmp_58_reg_981;
reg    ap_sig_cseq_ST_st27_fsm_26;
reg    ap_sig_bdd_402;
wire   [0:0] tmp_63_fu_662_p2;
reg   [0:0] tmp_63_reg_990;
reg    ap_sig_cseq_ST_st28_fsm_27;
reg    ap_sig_bdd_416;
reg   [4:0] e_addr_2_reg_999;
wire   [31:0] grp_fu_468_p2;
reg   [31:0] mellIdx_1_reg_1004;
reg    ap_sig_cseq_ST_st35_fsm_34;
reg    ap_sig_bdd_431;
wire   [31:0] p_mellIdx_fu_687_p3;
reg    ap_sig_cseq_ST_st36_fsm_35;
reg    ap_sig_bdd_442;
wire   [4:0] i_6_fu_700_p2;
reg   [4:0] i_6_reg_1022;
reg    ap_sig_cseq_ST_st37_fsm_36;
reg    ap_sig_bdd_451;
reg   [4:0] e_addr_1_reg_1027;
wire   [0:0] exitcond_fu_694_p2;
wire  signed [11:0] p_addr_cast_fu_739_p1;
reg  signed [11:0] p_addr_cast_reg_1032;
wire   [0:0] tmp_71_fu_458_p2;
reg   [0:0] tmp_71_reg_1037;
reg    ap_sig_cseq_ST_st39_fsm_38;
reg    ap_sig_bdd_469;
wire   [31:0] x_assign_to_int_fu_743_p1;
reg    ap_sig_cseq_ST_st40_fsm_39;
reg    ap_sig_bdd_478;
wire   [31:0] tmp_3_i_i_fu_797_p1;
reg   [31:0] tmp_3_i_i_reg_1050;
wire   [0:0] tmp_72_fu_780_p2;
wire   [31:0] grp_fu_448_p1;
reg   [31:0] y_reg_1056;
reg    ap_sig_cseq_ST_st45_fsm_44;
reg    ap_sig_bdd_492;
wire   [31:0] grp_fu_443_p2;
reg   [31:0] tmp_7_i_i_reg_1061;
reg    ap_sig_cseq_ST_st60_fsm_59;
reg    ap_sig_bdd_501;
reg    ap_sig_cseq_ST_st69_fsm_68;
reg    ap_sig_bdd_509;
wire   [8:0] next_mul_fu_802_p2;
reg   [8:0] next_mul_reg_1071;
reg    ap_sig_cseq_ST_st71_fsm_70;
reg    ap_sig_bdd_518;
wire   [3:0] k_fu_814_p2;
reg   [3:0] k_reg_1079;
wire   [31:0] s_fu_826_p3;
reg   [31:0] s_reg_1084;
wire   [0:0] exitcond3_i_fu_808_p2;
wire   [11:0] tmp_2_i_trn2_cast_fu_834_p1;
reg   [11:0] tmp_2_i_trn2_cast_reg_1089;
wire   [4:0] n_fu_844_p2;
reg   [4:0] n_reg_1097;
reg    ap_sig_cseq_ST_st72_fsm_71;
reg    ap_sig_bdd_536;
wire   [0:0] exitcond_i_fu_838_p2;
wire   [8:0] dctMatrix_addr4_fu_859_p2;
reg   [8:0] dctMatrix_addr4_reg_1107;
wire   [63:0] tmp_9_i_fu_454_p1;
reg   [63:0] tmp_9_i_reg_1112;
wire  signed [11:0] p_addr1_fu_865_p2;
reg  signed [11:0] p_addr1_reg_1117;
reg    ap_sig_cseq_ST_st77_fsm_76;
reg    ap_sig_bdd_559;
wire   [63:0] grp_fu_463_p2;
reg   [63:0] tmp_i1_reg_1132;
reg    ap_sig_cseq_ST_st91_fsm_90;
reg    ap_sig_bdd_568;
wire   [31:0] tmp_7_i_fu_451_p1;
reg   [31:0] tmp_7_i_reg_1137;
reg    ap_sig_cseq_ST_st92_fsm_91;
reg    ap_sig_bdd_577;
wire    grp_voicerec_FFT_fu_407_ap_start;
wire    grp_voicerec_FFT_fu_407_ap_done;
wire    grp_voicerec_FFT_fu_407_ap_idle;
wire    grp_voicerec_FFT_fu_407_ap_ready;
wire   [8:0] grp_voicerec_FFT_fu_407_c_address0;
wire    grp_voicerec_FFT_fu_407_c_ce0;
wire    grp_voicerec_FFT_fu_407_c_we0;
wire   [31:0] grp_voicerec_FFT_fu_407_c_d0;
wire   [31:0] grp_voicerec_FFT_fu_407_c_q0;
wire   [8:0] grp_voicerec_FFT_fu_407_c_address1;
wire    grp_voicerec_FFT_fu_407_c_ce1;
wire    grp_voicerec_FFT_fu_407_c_we1;
wire   [31:0] grp_voicerec_FFT_fu_407_c_d1;
wire   [31:0] grp_voicerec_FFT_fu_407_c_q1;
reg   [8:0] i_reg_289;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_603;
reg   [8:0] i_1_reg_301;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_612;
reg    ap_sig_cseq_ST_st18_fsm_17;
reg    ap_sig_bdd_622;
reg   [8:0] i_2_reg_313;
reg   [31:0] mellIdx_reg_325;
reg   [4:0] i_3_reg_337;
reg    ap_sig_cseq_ST_st70_fsm_69;
reg    ap_sig_bdd_637;
reg   [31:0] storemerge_reg_348;
reg   [3:0] k_i_reg_360;
reg    ap_sig_cseq_ST_st93_fsm_92;
reg    ap_sig_bdd_653;
reg   [8:0] phi_mul_reg_371;
reg   [31:0] sum_i_reg_383;
reg   [4:0] n_i_reg_395;
reg    grp_voicerec_FFT_fu_407_ap_start_ap_start_reg = 1'b0;
wire   [63:0] tmp_s_fu_532_p1;
wire   [63:0] tmp_40_fu_543_p1;
wire   [63:0] tmp_42_fu_554_p1;
wire   [63:0] tmp_44_fu_565_p1;
wire   [0:0] tmp_43_fu_559_p2;
wire   [63:0] tmp_46_fu_588_p1;
wire   [63:0] tmp_49_fu_599_p1;
wire   [63:0] tmp_53_fu_604_p1;
wire   [63:0] tmp_56_fu_643_p1;
wire  signed [63:0] tmp_62_fu_653_p1;
wire   [63:0] tmp_65_fu_668_p1;
wire  signed [63:0] tmp_67_fu_673_p1;
wire   [63:0] tmp_59_fu_706_p1;
wire   [63:0] tmp_4_i_fu_850_p1;
wire   [63:0] tmp_77_fu_869_p1;
wire   [63:0] tmp_76_fu_876_p1;
reg   [31:0] grp_fu_417_p0;
reg   [31:0] grp_fu_417_p1;
reg    ap_sig_cseq_ST_st10_fsm_9;
reg    ap_sig_bdd_742;
reg    ap_sig_cseq_ST_st22_fsm_21;
reg    ap_sig_bdd_749;
reg    ap_sig_cseq_ST_st30_fsm_29;
reg    ap_sig_bdd_756;
reg    ap_sig_cseq_ST_st50_fsm_49;
reg    ap_sig_bdd_764;
reg    ap_sig_cseq_ST_st55_fsm_54;
reg    ap_sig_bdd_772;
reg    ap_sig_cseq_ST_st61_fsm_60;
reg    ap_sig_bdd_779;
reg    ap_sig_cseq_ST_st81_fsm_80;
reg    ap_sig_bdd_787;
reg   [31:0] grp_fu_424_p0;
reg   [31:0] grp_fu_424_p1;
reg    ap_sig_cseq_ST_st15_fsm_14;
reg    ap_sig_bdd_801;
reg    ap_sig_cseq_ST_st46_fsm_45;
reg    ap_sig_bdd_808;
reg    ap_sig_cseq_ST_st51_fsm_50;
reg    ap_sig_bdd_815;
reg    ap_sig_cseq_ST_st66_fsm_65;
reg    ap_sig_bdd_822;
wire   [31:0] grp_fu_430_p0;
wire   [31:0] grp_fu_430_p1;
wire   [31:0] grp_fu_443_p0;
wire   [31:0] grp_fu_443_p1;
wire   [31:0] grp_fu_448_p0;
wire   [63:0] tmp_7_i_fu_451_p0;
wire   [31:0] tmp_9_i_fu_454_p0;
wire   [31:0] tmp_71_fu_458_p0;
wire   [31:0] tmp_71_fu_458_p1;
wire   [63:0] grp_fu_463_p0;
wire   [63:0] grp_fu_463_p1;
reg    ap_sig_cseq_ST_st86_fsm_85;
reg    ap_sig_bdd_843;
wire   [13:0] i_cast7_fu_511_p1;
wire   [13:0] tmp_fu_527_p2;
wire   [8:0] tmp_69_fu_537_p2;
wire   [8:0] tmp_41_fu_548_p2;
wire   [8:0] tmp_73_fu_582_p2;
wire   [8:0] tmp_48_fu_593_p2;
wire   [9:0] mell_load_cast_fu_630_p1;
wire   [8:0] mell_load_1_cast_cast_fu_658_p1;
wire   [9:0] mell_load_2_cast_fu_678_p1;
wire   [0:0] tmp_68_fu_682_p2;
wire   [9:0] tmp_74_fu_711_p3;
wire   [6:0] tmp_75_fu_722_p3;
wire   [10:0] p_shl_cast_fu_718_p1;
wire   [10:0] p_shl5_cast_fu_729_p1;
wire   [10:0] p_addr_fu_733_p2;
wire   [7:0] tmp_64_fu_748_p4;
wire   [22:0] tmp_78_fu_758_p1;
wire   [0:0] notrhs_fu_768_p2;
wire   [0:0] notlhs_fu_762_p2;
wire   [0:0] tmp_70_fu_774_p2;
wire   [29:0] mx_i_i_fu_785_p3;
wire   [31:0] mx_i_i_cast_fu_793_p1;
wire   [0:0] tmp_1_i_fu_820_p2;
wire   [8:0] tmp_4_i_trn_cast_fu_855_p1;
wire  signed [31:0] p_addr1_cast_fu_873_p1;
reg   [1:0] grp_fu_417_opcode;
wire    grp_fu_417_ce;
wire    grp_fu_424_ce;
wire    grp_fu_430_ce;
wire    grp_fu_443_ce;
wire    grp_fu_448_ce;
wire   [4:0] tmp_71_fu_458_opcode;
wire    grp_fu_463_ce;
reg   [92:0] ap_NS_fsm;


voicerec_processChunk_c #(
    .DataWidth( 32 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
c_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( c_address0 ),
    .ce0( c_ce0 ),
    .we0( c_we0 ),
    .d0( c_d0 ),
    .q0( c_q0 ),
    .address1( c_address1 ),
    .ce1( c_ce1 ),
    .we1( c_we1 ),
    .d1( c_d1 ),
    .q1( c_q1 )
);

voicerec_processChunk_e #(
    .DataWidth( 32 ),
    .AddressRange( 26 ),
    .AddressWidth( 5 ))
e_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( e_address0 ),
    .ce0( e_ce0 ),
    .we0( e_we0 ),
    .d0( e_d0 ),
    .q0( e_q0 )
);

voicerec_processChunk_spec #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
spec_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( spec_address0 ),
    .ce0( spec_ce0 ),
    .we0( spec_we0 ),
    .d0( spec_d0 ),
    .q0( spec_q0 )
);

voicerec_processChunk_mell #(
    .DataWidth( 8 ),
    .AddressRange( 27 ),
    .AddressWidth( 5 ))
mell_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( mell_address0 ),
    .ce0( mell_ce0 ),
    .q0( mell_q0 )
);

voicerec_processChunk_dctMatrix #(
    .DataWidth( 32 ),
    .AddressRange( 676 ),
    .AddressWidth( 10 ))
dctMatrix_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( dctMatrix_address0 ),
    .ce0( dctMatrix_ce0 ),
    .q0( dctMatrix_q0 )
);

voicerec_FFT grp_voicerec_FFT_fu_407(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_voicerec_FFT_fu_407_ap_start ),
    .ap_done( grp_voicerec_FFT_fu_407_ap_done ),
    .ap_idle( grp_voicerec_FFT_fu_407_ap_idle ),
    .ap_ready( grp_voicerec_FFT_fu_407_ap_ready ),
    .c_address0( grp_voicerec_FFT_fu_407_c_address0 ),
    .c_ce0( grp_voicerec_FFT_fu_407_c_ce0 ),
    .c_we0( grp_voicerec_FFT_fu_407_c_we0 ),
    .c_d0( grp_voicerec_FFT_fu_407_c_d0 ),
    .c_q0( grp_voicerec_FFT_fu_407_c_q0 ),
    .c_address1( grp_voicerec_FFT_fu_407_c_address1 ),
    .c_ce1( grp_voicerec_FFT_fu_407_c_ce1 ),
    .c_we1( grp_voicerec_FFT_fu_407_c_we1 ),
    .c_d1( grp_voicerec_FFT_fu_407_c_d1 ),
    .c_q1( grp_voicerec_FFT_fu_407_c_q1 )
);

voicerec_faddfsub_32ns_32ns_32_5_full_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
voicerec_faddfsub_32ns_32ns_32_5_full_dsp_U15(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_417_p0 ),
    .din1( grp_fu_417_p1 ),
    .opcode( grp_fu_417_opcode ),
    .ce( grp_fu_417_ce ),
    .dout( grp_fu_417_p2 )
);

voicerec_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
voicerec_fmul_32ns_32ns_32_4_max_dsp_U16(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_424_p0 ),
    .din1( grp_fu_424_p1 ),
    .ce( grp_fu_424_ce ),
    .dout( grp_fu_424_p2 )
);

voicerec_fmul_32ns_32ns_32_4_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
voicerec_fmul_32ns_32ns_32_4_max_dsp_U17(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_430_p0 ),
    .din1( grp_fu_430_p1 ),
    .ce( grp_fu_430_ce ),
    .dout( grp_fu_430_p2 )
);

voicerec_fdiv_32ns_32ns_32_16 #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
voicerec_fdiv_32ns_32ns_32_16_U18(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_443_p0 ),
    .din1( grp_fu_443_p1 ),
    .ce( grp_fu_443_ce ),
    .dout( grp_fu_443_p2 )
);

voicerec_uitofp_32ns_32_6 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
voicerec_uitofp_32ns_32_6_U19(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_448_p0 ),
    .ce( grp_fu_448_ce ),
    .dout( grp_fu_448_p1 )
);

voicerec_fptrunc_64ns_32_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 32 ))
voicerec_fptrunc_64ns_32_1_U20(
    .din0( tmp_7_i_fu_451_p0 ),
    .dout( tmp_7_i_fu_451_p1 )
);

voicerec_fpext_32ns_64_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
voicerec_fpext_32ns_64_1_U21(
    .din0( tmp_9_i_fu_454_p0 ),
    .dout( tmp_9_i_fu_454_p1 )
);

voicerec_fcmp_32ns_32ns_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
voicerec_fcmp_32ns_32ns_1_1_U22(
    .din0( tmp_71_fu_458_p0 ),
    .din1( tmp_71_fu_458_p1 ),
    .opcode( tmp_71_fu_458_opcode ),
    .dout( tmp_71_fu_458_p2 )
);

voicerec_dmul_64ns_64ns_64_6_max_dsp #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
voicerec_dmul_64ns_64ns_64_6_max_dsp_U23(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_463_p0 ),
    .din1( grp_fu_463_p1 ),
    .ce( grp_fu_463_ce ),
    .dout( grp_fu_463_p2 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// grp_voicerec_FFT_fu_407_ap_start_ap_start_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_grp_voicerec_FFT_fu_407_ap_start_ap_start_reg
    if (ap_rst == 1'b1) begin
        grp_voicerec_FFT_fu_407_ap_start_ap_start_reg <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(exitcond3_fu_515_p2 == ap_const_lv1_0))) begin
            grp_voicerec_FFT_fu_407_ap_start_ap_start_reg <= ap_const_logic_1;
        end else if ((ap_const_logic_1 == grp_voicerec_FFT_fu_407_ap_ready)) begin
            grp_voicerec_FFT_fu_407_ap_start_ap_start_reg <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        i_1_reg_301 <= i_5_reg_911;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~(ap_const_logic_0 == grp_voicerec_FFT_fu_407_ap_done))) begin
        i_1_reg_301 <= ap_const_lv9_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & ~(ap_const_lv1_0 == exitcond2_fu_570_p2))) begin
        i_2_reg_313 <= ap_const_lv9_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st36_fsm_35)) begin
        i_2_reg_313 <= i_7_reg_952;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18) & ~(ap_const_lv1_0 == exitcond1_fu_613_p2))) begin
        i_3_reg_337 <= ap_const_lv5_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st70_fsm_69)) begin
        i_3_reg_337 <= i_6_reg_1022;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        i_reg_289 <= i_4_reg_895;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        i_reg_289 <= ap_const_lv9_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st37_fsm_36) & ~(ap_const_lv1_0 == exitcond_fu_694_p2))) begin
        k_i_reg_360 <= ap_const_lv4_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st93_fsm_92)) begin
        k_i_reg_360 <= k_reg_1079;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) & ~(ap_const_lv1_0 == exitcond2_fu_570_p2))) begin
        mellIdx_reg_325 <= ap_const_lv32_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st36_fsm_35)) begin
        mellIdx_reg_325 <= p_mellIdx_fu_687_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st85_fsm_84)) begin
        n_i_reg_395 <= n_reg_1097;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st71_fsm_70) & (ap_const_lv1_0 == exitcond3_i_fu_808_p2))) begin
        n_i_reg_395 <= ap_const_lv5_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st37_fsm_36) & ~(ap_const_lv1_0 == exitcond_fu_694_p2))) begin
        phi_mul_reg_371 <= ap_const_lv9_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st93_fsm_92)) begin
        phi_mul_reg_371 <= next_mul_reg_1071;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st40_fsm_39) & ~(ap_const_lv1_0 == tmp_72_fu_780_p2))) begin
        storemerge_reg_348 <= ap_const_lv32_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st69_fsm_68)) begin
        storemerge_reg_348 <= grp_fu_424_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st85_fsm_84)) begin
        sum_i_reg_383 <= grp_fu_417_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st71_fsm_70) & (ap_const_lv1_0 == exitcond3_i_fu_808_p2))) begin
        sum_i_reg_383 <= ap_const_lv32_0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st72_fsm_71) & (ap_const_lv1_0 == exitcond_i_fu_838_p2))) begin
        dctMatrix_addr4_reg_1107 <= dctMatrix_addr4_fu_859_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st37_fsm_36) & (ap_const_lv1_0 == exitcond_fu_694_p2))) begin
        e_addr_1_reg_1027 <= tmp_59_fu_706_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st28_fsm_27) & (ap_const_lv1_0 == tmp_63_fu_662_p2))) begin
        e_addr_2_reg_999 <= tmp_54_reg_957;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18)) begin
        i_2_cast_reg_943[0] <= i_2_cast_fu_609_p1[0];
i_2_cast_reg_943[1] <= i_2_cast_fu_609_p1[1];
i_2_cast_reg_943[2] <= i_2_cast_fu_609_p1[2];
i_2_cast_reg_943[3] <= i_2_cast_fu_609_p1[3];
i_2_cast_reg_943[4] <= i_2_cast_fu_609_p1[4];
i_2_cast_reg_943[5] <= i_2_cast_fu_609_p1[5];
i_2_cast_reg_943[6] <= i_2_cast_fu_609_p1[6];
i_2_cast_reg_943[7] <= i_2_cast_fu_609_p1[7];
i_2_cast_reg_943[8] <= i_2_cast_fu_609_p1[8];
        i_7_reg_952 <= i_7_fu_619_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        i_4_reg_895 <= i_4_fu_521_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        i_5_reg_911 <= i_5_fu_576_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st37_fsm_36)) begin
        i_6_reg_1022 <= i_6_fu_700_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st71_fsm_70)) begin
        k_reg_1079 <= k_fu_814_p2;
        next_mul_reg_1071 <= next_mul_fu_802_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st35_fsm_34)) begin
        mellIdx_1_reg_1004 <= grp_fu_468_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        mell_load_cast_cast_reg_967[0] <= mell_load_cast_cast_fu_634_p1[0];
mell_load_cast_cast_reg_967[1] <= mell_load_cast_cast_fu_634_p1[1];
mell_load_cast_cast_reg_967[2] <= mell_load_cast_cast_fu_634_p1[2];
mell_load_cast_cast_reg_967[3] <= mell_load_cast_cast_fu_634_p1[3];
mell_load_cast_cast_reg_967[4] <= mell_load_cast_cast_fu_634_p1[4];
mell_load_cast_cast_reg_967[5] <= mell_load_cast_cast_fu_634_p1[5];
mell_load_cast_cast_reg_967[6] <= mell_load_cast_cast_fu_634_p1[6];
mell_load_cast_cast_reg_967[7] <= mell_load_cast_cast_fu_634_p1[7];
        tmp_55_reg_972 <= tmp_55_fu_638_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st72_fsm_71)) begin
        n_reg_1097 <= n_fu_844_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st72_fsm_71) & ~(ap_const_lv1_0 == exitcond_i_fu_838_p2))) begin
        p_addr1_reg_1117 <= p_addr1_fu_865_p2;
        tmp_9_i_reg_1112 <= tmp_9_i_fu_454_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st37_fsm_36) & ~(ap_const_lv1_0 == exitcond_fu_694_p2))) begin
        p_addr_cast_reg_1032[1] <= p_addr_cast_fu_739_p1[1];
p_addr_cast_reg_1032[2] <= p_addr_cast_fu_739_p1[2];
p_addr_cast_reg_1032[3] <= p_addr_cast_fu_739_p1[3];
p_addr_cast_reg_1032[4] <= p_addr_cast_fu_739_p1[4];
p_addr_cast_reg_1032[5] <= p_addr_cast_fu_739_p1[5];
p_addr_cast_reg_1032[6] <= p_addr_cast_fu_739_p1[6];
p_addr_cast_reg_1032[7] <= p_addr_cast_fu_739_p1[7];
p_addr_cast_reg_1032[8] <= p_addr_cast_fu_739_p1[8];
p_addr_cast_reg_1032[9] <= p_addr_cast_fu_739_p1[9];
p_addr_cast_reg_1032[10] <= p_addr_cast_fu_739_p1[10];
p_addr_cast_reg_1032[11] <= p_addr_cast_fu_739_p1[11];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8) | (ap_const_logic_1 == ap_sig_cseq_ST_st49_fsm_48) | (ap_const_logic_1 == ap_sig_cseq_ST_st54_fsm_53) | (ap_const_logic_1 == ap_sig_cseq_ST_st76_fsm_75) | (ap_const_logic_1 == ap_sig_cseq_ST_st80_fsm_79))) begin
        reg_474 <= grp_fu_424_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st14_fsm_13) | (ap_const_logic_1 == ap_sig_cseq_ST_st26_fsm_25) | (ap_const_logic_1 == ap_sig_cseq_ST_st44_fsm_43) | (ap_const_logic_1 == ap_sig_cseq_ST_st65_fsm_64) | (ap_const_logic_1 == ap_sig_cseq_ST_st85_fsm_84))) begin
        reg_481 <= grp_fu_417_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20) | (ap_const_logic_1 == ap_sig_cseq_ST_st29_fsm_28))) begin
        reg_489 <= spec_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st21_fsm_20) | (ap_const_logic_1 == ap_sig_cseq_ST_st29_fsm_28) | (ap_const_logic_1 == ap_sig_cseq_ST_st38_fsm_37) | (ap_const_logic_1 == ap_sig_cseq_ST_st73_fsm_72))) begin
        reg_494 <= e_q0;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st54_fsm_53) | (ap_const_logic_1 == ap_sig_cseq_ST_st34_fsm_33) | (ap_const_logic_1 == ap_sig_cseq_ST_st59_fsm_58))) begin
        reg_501 <= grp_fu_417_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st71_fsm_70) & (ap_const_lv1_0 == exitcond3_i_fu_808_p2))) begin
        s_reg_1084[0] <= s_fu_826_p3[0];
s_reg_1084[1] <= s_fu_826_p3[1];
s_reg_1084[4] <= s_fu_826_p3[4];
s_reg_1084[5] <= s_fu_826_p3[5];
s_reg_1084[6] <= s_fu_826_p3[6];
s_reg_1084[7] <= s_fu_826_p3[7];
s_reg_1084[10] <= s_fu_826_p3[10];
s_reg_1084[16] <= s_fu_826_p3[16];
s_reg_1084[18] <= s_fu_826_p3[18];
s_reg_1084[20] <= s_fu_826_p3[20];
s_reg_1084[21] <= s_fu_826_p3[21];
s_reg_1084[23] <= s_fu_826_p3[23];
        tmp_2_i_trn2_cast_reg_1089[0] <= tmp_2_i_trn2_cast_fu_834_p1[0];
tmp_2_i_trn2_cast_reg_1089[1] <= tmp_2_i_trn2_cast_fu_834_p1[1];
tmp_2_i_trn2_cast_reg_1089[2] <= tmp_2_i_trn2_cast_fu_834_p1[2];
tmp_2_i_trn2_cast_reg_1089[3] <= tmp_2_i_trn2_cast_fu_834_p1[3];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == ap_const_logic_0))) begin
        sp_cast_reg_887[0] <= sp_cast_fu_507_p1[0];
sp_cast_reg_887[1] <= sp_cast_fu_507_p1[1];
sp_cast_reg_887[2] <= sp_cast_fu_507_p1[2];
sp_cast_reg_887[3] <= sp_cast_fu_507_p1[3];
sp_cast_reg_887[4] <= sp_cast_fu_507_p1[4];
sp_cast_reg_887[5] <= sp_cast_fu_507_p1[5];
sp_cast_reg_887[6] <= sp_cast_fu_507_p1[6];
sp_cast_reg_887[7] <= sp_cast_fu_507_p1[7];
sp_cast_reg_887[8] <= sp_cast_fu_507_p1[8];
sp_cast_reg_887[9] <= sp_cast_fu_507_p1[9];
sp_cast_reg_887[10] <= sp_cast_fu_507_p1[10];
sp_cast_reg_887[11] <= sp_cast_fu_507_p1[11];
sp_cast_reg_887[12] <= sp_cast_fu_507_p1[12];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st40_fsm_39) & (ap_const_lv1_0 == tmp_72_fu_780_p2))) begin
        tmp_3_i_i_reg_1050[0] <= tmp_3_i_i_fu_797_p1[0];
tmp_3_i_i_reg_1050[1] <= tmp_3_i_i_fu_797_p1[1];
tmp_3_i_i_reg_1050[2] <= tmp_3_i_i_fu_797_p1[2];
tmp_3_i_i_reg_1050[3] <= tmp_3_i_i_fu_797_p1[3];
tmp_3_i_i_reg_1050[4] <= tmp_3_i_i_fu_797_p1[4];
tmp_3_i_i_reg_1050[5] <= tmp_3_i_i_fu_797_p1[5];
tmp_3_i_i_reg_1050[6] <= tmp_3_i_i_fu_797_p1[6];
tmp_3_i_i_reg_1050[7] <= tmp_3_i_i_fu_797_p1[7];
tmp_3_i_i_reg_1050[8] <= tmp_3_i_i_fu_797_p1[8];
tmp_3_i_i_reg_1050[9] <= tmp_3_i_i_fu_797_p1[9];
tmp_3_i_i_reg_1050[10] <= tmp_3_i_i_fu_797_p1[10];
tmp_3_i_i_reg_1050[11] <= tmp_3_i_i_fu_797_p1[11];
tmp_3_i_i_reg_1050[12] <= tmp_3_i_i_fu_797_p1[12];
tmp_3_i_i_reg_1050[13] <= tmp_3_i_i_fu_797_p1[13];
tmp_3_i_i_reg_1050[14] <= tmp_3_i_i_fu_797_p1[14];
tmp_3_i_i_reg_1050[15] <= tmp_3_i_i_fu_797_p1[15];
tmp_3_i_i_reg_1050[16] <= tmp_3_i_i_fu_797_p1[16];
tmp_3_i_i_reg_1050[17] <= tmp_3_i_i_fu_797_p1[17];
tmp_3_i_i_reg_1050[18] <= tmp_3_i_i_fu_797_p1[18];
tmp_3_i_i_reg_1050[19] <= tmp_3_i_i_fu_797_p1[19];
tmp_3_i_i_reg_1050[20] <= tmp_3_i_i_fu_797_p1[20];
tmp_3_i_i_reg_1050[21] <= tmp_3_i_i_fu_797_p1[21];
tmp_3_i_i_reg_1050[22] <= tmp_3_i_i_fu_797_p1[22];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st9_fsm_8)) begin
        tmp_50_reg_938 <= grp_fu_430_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18) & (ap_const_lv1_0 == exitcond1_fu_613_p2))) begin
        tmp_54_reg_957 <= tmp_54_fu_625_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st27_fsm_26)) begin
        tmp_58_reg_981 <= tmp_58_fu_648_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st28_fsm_27)) begin
        tmp_63_reg_990 <= tmp_63_fu_662_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st39_fsm_38)) begin
        tmp_71_reg_1037 <= tmp_71_fu_458_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st60_fsm_59)) begin
        tmp_7_i_i_reg_1061 <= grp_fu_443_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st92_fsm_91)) begin
        tmp_7_i_reg_1137 <= tmp_7_i_fu_451_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st91_fsm_90)) begin
        tmp_i1_reg_1132 <= grp_fu_463_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st45_fsm_44)) begin
        y_reg_1056 <= grp_fu_448_p1;
    end
end

/// ap_done assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0 or ap_sig_cseq_ST_st71_fsm_70 or exitcond3_i_fu_808_p2)
begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st71_fsm_70) & ~(ap_const_lv1_0 == exitcond3_i_fu_808_p2)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_sig_cseq_ST_st71_fsm_70 or exitcond3_i_fu_808_p2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st71_fsm_70) & ~(ap_const_lv1_0 == exitcond3_i_fu_808_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st10_fsm_9 assign process. ///
always @ (ap_sig_bdd_742)
begin
    if (ap_sig_bdd_742) begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st10_fsm_9 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st14_fsm_13 assign process. ///
always @ (ap_sig_bdd_228)
begin
    if (ap_sig_bdd_228) begin
        ap_sig_cseq_ST_st14_fsm_13 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st14_fsm_13 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st15_fsm_14 assign process. ///
always @ (ap_sig_bdd_801)
begin
    if (ap_sig_bdd_801) begin
        ap_sig_cseq_ST_st15_fsm_14 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st15_fsm_14 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st18_fsm_17 assign process. ///
always @ (ap_sig_bdd_622)
begin
    if (ap_sig_bdd_622) begin
        ap_sig_cseq_ST_st18_fsm_17 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st18_fsm_17 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st19_fsm_18 assign process. ///
always @ (ap_sig_bdd_368)
begin
    if (ap_sig_bdd_368) begin
        ap_sig_cseq_ST_st19_fsm_18 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st19_fsm_18 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_111)
begin
    if (ap_sig_bdd_111) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st20_fsm_19 assign process. ///
always @ (ap_sig_bdd_386)
begin
    if (ap_sig_bdd_386) begin
        ap_sig_cseq_ST_st20_fsm_19 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st20_fsm_19 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st21_fsm_20 assign process. ///
always @ (ap_sig_bdd_268)
begin
    if (ap_sig_bdd_268) begin
        ap_sig_cseq_ST_st21_fsm_20 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st21_fsm_20 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st22_fsm_21 assign process. ///
always @ (ap_sig_bdd_749)
begin
    if (ap_sig_bdd_749) begin
        ap_sig_cseq_ST_st22_fsm_21 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st22_fsm_21 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st26_fsm_25 assign process. ///
always @ (ap_sig_bdd_235)
begin
    if (ap_sig_bdd_235) begin
        ap_sig_cseq_ST_st26_fsm_25 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st26_fsm_25 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st27_fsm_26 assign process. ///
always @ (ap_sig_bdd_402)
begin
    if (ap_sig_bdd_402) begin
        ap_sig_cseq_ST_st27_fsm_26 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st27_fsm_26 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st28_fsm_27 assign process. ///
always @ (ap_sig_bdd_416)
begin
    if (ap_sig_bdd_416) begin
        ap_sig_cseq_ST_st28_fsm_27 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st28_fsm_27 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st29_fsm_28 assign process. ///
always @ (ap_sig_bdd_275)
begin
    if (ap_sig_bdd_275) begin
        ap_sig_cseq_ST_st29_fsm_28 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st29_fsm_28 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st2_fsm_1 assign process. ///
always @ (ap_sig_bdd_326)
begin
    if (ap_sig_bdd_326) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st30_fsm_29 assign process. ///
always @ (ap_sig_bdd_756)
begin
    if (ap_sig_bdd_756) begin
        ap_sig_cseq_ST_st30_fsm_29 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st30_fsm_29 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st34_fsm_33 assign process. ///
always @ (ap_sig_bdd_301)
begin
    if (ap_sig_bdd_301) begin
        ap_sig_cseq_ST_st34_fsm_33 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st34_fsm_33 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st35_fsm_34 assign process. ///
always @ (ap_sig_bdd_431)
begin
    if (ap_sig_bdd_431) begin
        ap_sig_cseq_ST_st35_fsm_34 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st35_fsm_34 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st36_fsm_35 assign process. ///
always @ (ap_sig_bdd_442)
begin
    if (ap_sig_bdd_442) begin
        ap_sig_cseq_ST_st36_fsm_35 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st36_fsm_35 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st37_fsm_36 assign process. ///
always @ (ap_sig_bdd_451)
begin
    if (ap_sig_bdd_451) begin
        ap_sig_cseq_ST_st37_fsm_36 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st37_fsm_36 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st38_fsm_37 assign process. ///
always @ (ap_sig_bdd_284)
begin
    if (ap_sig_bdd_284) begin
        ap_sig_cseq_ST_st38_fsm_37 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st38_fsm_37 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st39_fsm_38 assign process. ///
always @ (ap_sig_bdd_469)
begin
    if (ap_sig_bdd_469) begin
        ap_sig_cseq_ST_st39_fsm_38 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st39_fsm_38 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st3_fsm_2 assign process. ///
always @ (ap_sig_bdd_603)
begin
    if (ap_sig_bdd_603) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st40_fsm_39 assign process. ///
always @ (ap_sig_bdd_478)
begin
    if (ap_sig_bdd_478) begin
        ap_sig_cseq_ST_st40_fsm_39 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st40_fsm_39 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st44_fsm_43 assign process. ///
always @ (ap_sig_bdd_243)
begin
    if (ap_sig_bdd_243) begin
        ap_sig_cseq_ST_st44_fsm_43 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st44_fsm_43 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st45_fsm_44 assign process. ///
always @ (ap_sig_bdd_492)
begin
    if (ap_sig_bdd_492) begin
        ap_sig_cseq_ST_st45_fsm_44 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st45_fsm_44 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st46_fsm_45 assign process. ///
always @ (ap_sig_bdd_808)
begin
    if (ap_sig_bdd_808) begin
        ap_sig_cseq_ST_st46_fsm_45 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st46_fsm_45 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st49_fsm_48 assign process. ///
always @ (ap_sig_bdd_194)
begin
    if (ap_sig_bdd_194) begin
        ap_sig_cseq_ST_st49_fsm_48 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st49_fsm_48 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st4_fsm_3 assign process. ///
always @ (ap_sig_bdd_612)
begin
    if (ap_sig_bdd_612) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st50_fsm_49 assign process. ///
always @ (ap_sig_bdd_764)
begin
    if (ap_sig_bdd_764) begin
        ap_sig_cseq_ST_st50_fsm_49 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st50_fsm_49 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st51_fsm_50 assign process. ///
always @ (ap_sig_bdd_815)
begin
    if (ap_sig_bdd_815) begin
        ap_sig_cseq_ST_st51_fsm_50 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st51_fsm_50 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st54_fsm_53 assign process. ///
always @ (ap_sig_bdd_202)
begin
    if (ap_sig_bdd_202) begin
        ap_sig_cseq_ST_st54_fsm_53 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st54_fsm_53 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st55_fsm_54 assign process. ///
always @ (ap_sig_bdd_772)
begin
    if (ap_sig_bdd_772) begin
        ap_sig_cseq_ST_st55_fsm_54 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st55_fsm_54 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st59_fsm_58 assign process. ///
always @ (ap_sig_bdd_309)
begin
    if (ap_sig_bdd_309) begin
        ap_sig_cseq_ST_st59_fsm_58 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st59_fsm_58 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st5_fsm_4 assign process. ///
always @ (ap_sig_bdd_341)
begin
    if (ap_sig_bdd_341) begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st60_fsm_59 assign process. ///
always @ (ap_sig_bdd_501)
begin
    if (ap_sig_bdd_501) begin
        ap_sig_cseq_ST_st60_fsm_59 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st60_fsm_59 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st61_fsm_60 assign process. ///
always @ (ap_sig_bdd_779)
begin
    if (ap_sig_bdd_779) begin
        ap_sig_cseq_ST_st61_fsm_60 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st61_fsm_60 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st65_fsm_64 assign process. ///
always @ (ap_sig_bdd_251)
begin
    if (ap_sig_bdd_251) begin
        ap_sig_cseq_ST_st65_fsm_64 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st65_fsm_64 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st66_fsm_65 assign process. ///
always @ (ap_sig_bdd_822)
begin
    if (ap_sig_bdd_822) begin
        ap_sig_cseq_ST_st66_fsm_65 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st66_fsm_65 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st69_fsm_68 assign process. ///
always @ (ap_sig_bdd_509)
begin
    if (ap_sig_bdd_509) begin
        ap_sig_cseq_ST_st69_fsm_68 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st69_fsm_68 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st6_fsm_5 assign process. ///
always @ (ap_sig_bdd_356)
begin
    if (ap_sig_bdd_356) begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st70_fsm_69 assign process. ///
always @ (ap_sig_bdd_637)
begin
    if (ap_sig_bdd_637) begin
        ap_sig_cseq_ST_st70_fsm_69 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st70_fsm_69 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st71_fsm_70 assign process. ///
always @ (ap_sig_bdd_518)
begin
    if (ap_sig_bdd_518) begin
        ap_sig_cseq_ST_st71_fsm_70 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st71_fsm_70 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st72_fsm_71 assign process. ///
always @ (ap_sig_bdd_536)
begin
    if (ap_sig_bdd_536) begin
        ap_sig_cseq_ST_st72_fsm_71 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st72_fsm_71 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st73_fsm_72 assign process. ///
always @ (ap_sig_bdd_292)
begin
    if (ap_sig_bdd_292) begin
        ap_sig_cseq_ST_st73_fsm_72 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st73_fsm_72 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st76_fsm_75 assign process. ///
always @ (ap_sig_bdd_210)
begin
    if (ap_sig_bdd_210) begin
        ap_sig_cseq_ST_st76_fsm_75 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st76_fsm_75 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st77_fsm_76 assign process. ///
always @ (ap_sig_bdd_559)
begin
    if (ap_sig_bdd_559) begin
        ap_sig_cseq_ST_st77_fsm_76 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st77_fsm_76 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st80_fsm_79 assign process. ///
always @ (ap_sig_bdd_218)
begin
    if (ap_sig_bdd_218) begin
        ap_sig_cseq_ST_st80_fsm_79 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st80_fsm_79 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st81_fsm_80 assign process. ///
always @ (ap_sig_bdd_787)
begin
    if (ap_sig_bdd_787) begin
        ap_sig_cseq_ST_st81_fsm_80 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st81_fsm_80 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st85_fsm_84 assign process. ///
always @ (ap_sig_bdd_259)
begin
    if (ap_sig_bdd_259) begin
        ap_sig_cseq_ST_st85_fsm_84 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st85_fsm_84 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st86_fsm_85 assign process. ///
always @ (ap_sig_bdd_843)
begin
    if (ap_sig_bdd_843) begin
        ap_sig_cseq_ST_st86_fsm_85 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st86_fsm_85 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st91_fsm_90 assign process. ///
always @ (ap_sig_bdd_568)
begin
    if (ap_sig_bdd_568) begin
        ap_sig_cseq_ST_st91_fsm_90 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st91_fsm_90 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st92_fsm_91 assign process. ///
always @ (ap_sig_bdd_577)
begin
    if (ap_sig_bdd_577) begin
        ap_sig_cseq_ST_st92_fsm_91 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st92_fsm_91 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st93_fsm_92 assign process. ///
always @ (ap_sig_bdd_653)
begin
    if (ap_sig_bdd_653) begin
        ap_sig_cseq_ST_st93_fsm_92 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st93_fsm_92 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st9_fsm_8 assign process. ///
always @ (ap_sig_bdd_187)
begin
    if (ap_sig_bdd_187) begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_8 = ap_const_logic_0;
    end
end

/// c_address0 assign process. ///
always @ (ap_sig_cseq_ST_st5_fsm_4 or grp_voicerec_FFT_fu_407_c_address0 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3 or tmp_40_fu_543_p1 or tmp_46_fu_588_p1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        c_address0 = tmp_40_fu_543_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        c_address0 = tmp_46_fu_588_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        c_address0 = grp_voicerec_FFT_fu_407_c_address0;
    end else begin
        c_address0 = 'bx;
    end
end

/// c_address1 assign process. ///
always @ (ap_sig_cseq_ST_st5_fsm_4 or grp_voicerec_FFT_fu_407_c_address1 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3 or tmp_42_fu_554_p1 or tmp_49_fu_599_p1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        c_address1 = tmp_42_fu_554_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4)) begin
        c_address1 = tmp_49_fu_599_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        c_address1 = grp_voicerec_FFT_fu_407_c_address1;
    end else begin
        c_address1 = 'bx;
    end
end

/// c_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st5_fsm_4 or grp_voicerec_FFT_fu_407_c_ce0 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2))) begin
        c_ce0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        c_ce0 = grp_voicerec_FFT_fu_407_c_ce0;
    end else begin
        c_ce0 = ap_const_logic_0;
    end
end

/// c_ce1 assign process. ///
always @ (ap_sig_cseq_ST_st5_fsm_4 or grp_voicerec_FFT_fu_407_c_ce1 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_4) | (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2))) begin
        c_ce1 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        c_ce1 = grp_voicerec_FFT_fu_407_c_ce1;
    end else begin
        c_ce1 = ap_const_logic_0;
    end
end

/// c_d0 assign process. ///
always @ (inputSound_q0 or grp_voicerec_FFT_fu_407_c_d0 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        c_d0 = inputSound_q0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        c_d0 = grp_voicerec_FFT_fu_407_c_d0;
    end else begin
        c_d0 = 'bx;
    end
end

/// c_d1 assign process. ///
always @ (grp_voicerec_FFT_fu_407_c_d1 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        c_d1 = ap_const_lv32_0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        c_d1 = grp_voicerec_FFT_fu_407_c_d1;
    end else begin
        c_d1 = 'bx;
    end
end

/// c_we0 assign process. ///
always @ (grp_voicerec_FFT_fu_407_c_we0 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        c_we0 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        c_we0 = grp_voicerec_FFT_fu_407_c_we0;
    end else begin
        c_we0 = ap_const_logic_0;
    end
end

/// c_we1 assign process. ///
always @ (grp_voicerec_FFT_fu_407_c_we1 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st4_fsm_3)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        c_we1 = ap_const_logic_1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        c_we1 = grp_voicerec_FFT_fu_407_c_we1;
    end else begin
        c_we1 = ap_const_logic_0;
    end
end

/// dctMatrix_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st76_fsm_75)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st76_fsm_75)) begin
        dctMatrix_ce0 = ap_const_logic_1;
    end else begin
        dctMatrix_ce0 = ap_const_logic_0;
    end
end

/// e_address0 assign process. ///
always @ (tmp_54_reg_957 or ap_sig_cseq_ST_st20_fsm_19 or ap_sig_cseq_ST_st27_fsm_26 or ap_sig_cseq_ST_st28_fsm_27 or e_addr_2_reg_999 or ap_sig_cseq_ST_st35_fsm_34 or ap_sig_cseq_ST_st37_fsm_36 or e_addr_1_reg_1027 or ap_sig_cseq_ST_st72_fsm_71 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st70_fsm_69 or tmp_44_fu_565_p1 or tmp_59_fu_706_p1 or tmp_4_i_fu_850_p1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st70_fsm_69)) begin
        e_address0 = e_addr_1_reg_1027;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st35_fsm_34)) begin
        e_address0 = e_addr_2_reg_999;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        e_address0 = tmp_44_fu_565_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st72_fsm_71)) begin
        e_address0 = tmp_4_i_fu_850_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st37_fsm_36)) begin
        e_address0 = tmp_59_fu_706_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st28_fsm_27)) begin
        e_address0 = tmp_54_reg_957;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19) | (ap_const_logic_1 == ap_sig_cseq_ST_st27_fsm_26))) begin
        e_address0 = ap_const_lv5_0;
    end else begin
        e_address0 = 'bx;
    end
end

/// e_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st20_fsm_19 or ap_sig_cseq_ST_st27_fsm_26 or ap_sig_cseq_ST_st28_fsm_27 or ap_sig_cseq_ST_st35_fsm_34 or ap_sig_cseq_ST_st37_fsm_36 or ap_sig_cseq_ST_st72_fsm_71 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st70_fsm_69)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19) | (ap_const_logic_1 == ap_sig_cseq_ST_st27_fsm_26) | (ap_const_logic_1 == ap_sig_cseq_ST_st28_fsm_27) | (ap_const_logic_1 == ap_sig_cseq_ST_st35_fsm_34) | (ap_const_logic_1 == ap_sig_cseq_ST_st37_fsm_36) | (ap_const_logic_1 == ap_sig_cseq_ST_st72_fsm_71) | (ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) | (ap_const_logic_1 == ap_sig_cseq_ST_st70_fsm_69))) begin
        e_ce0 = ap_const_logic_1;
    end else begin
        e_ce0 = ap_const_logic_0;
    end
end

/// e_d0 assign process. ///
always @ (reg_481 or reg_501 or ap_sig_cseq_ST_st27_fsm_26 or ap_sig_cseq_ST_st35_fsm_34 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st70_fsm_69 or storemerge_reg_348)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st70_fsm_69)) begin
        e_d0 = storemerge_reg_348;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st35_fsm_34)) begin
        e_d0 = reg_501;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st27_fsm_26)) begin
        e_d0 = reg_481;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        e_d0 = ap_const_lv32_0;
    end else begin
        e_d0 = 'bx;
    end
end

/// e_we0 assign process. ///
always @ (tmp_55_reg_972 or tmp_58_reg_981 or ap_sig_cseq_ST_st27_fsm_26 or tmp_63_reg_990 or ap_sig_cseq_ST_st35_fsm_34 or ap_sig_cseq_ST_st3_fsm_2 or ap_sig_cseq_ST_st70_fsm_69 or tmp_43_fu_559_p2)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st70_fsm_69) | ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(ap_const_lv1_0 == tmp_43_fu_559_p2)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st27_fsm_26) & ~(ap_const_lv1_0 == tmp_55_reg_972)) | ((ap_const_logic_1 == ap_sig_cseq_ST_st35_fsm_34) & ~(ap_const_lv1_0 == tmp_58_reg_981) & (ap_const_lv1_0 == tmp_63_reg_990)))) begin
        e_we0 = ap_const_logic_1;
    end else begin
        e_we0 = ap_const_logic_0;
    end
end

/// grp_fu_417_opcode assign process. ///
always @ (ap_sig_cseq_ST_st40_fsm_39 or tmp_72_fu_780_p2 or ap_sig_cseq_ST_st10_fsm_9 or ap_sig_cseq_ST_st22_fsm_21 or ap_sig_cseq_ST_st30_fsm_29 or ap_sig_cseq_ST_st50_fsm_49 or ap_sig_cseq_ST_st55_fsm_54 or ap_sig_cseq_ST_st61_fsm_60 or ap_sig_cseq_ST_st81_fsm_80)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st55_fsm_54) | (ap_const_logic_1 == ap_sig_cseq_ST_st61_fsm_60))) begin
        grp_fu_417_opcode = ap_const_lv2_1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st40_fsm_39) & (ap_const_lv1_0 == tmp_72_fu_780_p2)) | (ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9) | (ap_const_logic_1 == ap_sig_cseq_ST_st22_fsm_21) | (ap_const_logic_1 == ap_sig_cseq_ST_st30_fsm_29) | (ap_const_logic_1 == ap_sig_cseq_ST_st50_fsm_49) | (ap_const_logic_1 == ap_sig_cseq_ST_st81_fsm_80))) begin
        grp_fu_417_opcode = ap_const_lv2_0;
    end else begin
        grp_fu_417_opcode = 'bx;
    end
end

/// grp_fu_417_p0 assign process. ///
always @ (reg_474 or reg_494 or reg_501 or ap_sig_cseq_ST_st40_fsm_39 or tmp_3_i_i_fu_797_p1 or sum_i_reg_383 or ap_sig_cseq_ST_st10_fsm_9 or ap_sig_cseq_ST_st22_fsm_21 or ap_sig_cseq_ST_st30_fsm_29 or ap_sig_cseq_ST_st50_fsm_49 or ap_sig_cseq_ST_st55_fsm_54 or ap_sig_cseq_ST_st61_fsm_60 or ap_sig_cseq_ST_st81_fsm_80)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st81_fsm_80)) begin
        grp_fu_417_p0 = sum_i_reg_383;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st55_fsm_54) | (ap_const_logic_1 == ap_sig_cseq_ST_st61_fsm_60))) begin
        grp_fu_417_p0 = reg_501;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st40_fsm_39)) begin
        grp_fu_417_p0 = tmp_3_i_i_fu_797_p1;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st22_fsm_21) | (ap_const_logic_1 == ap_sig_cseq_ST_st30_fsm_29))) begin
        grp_fu_417_p0 = reg_494;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9) | (ap_const_logic_1 == ap_sig_cseq_ST_st50_fsm_49))) begin
        grp_fu_417_p0 = reg_474;
    end else begin
        grp_fu_417_p0 = 'bx;
    end
end

/// grp_fu_417_p1 assign process. ///
always @ (reg_474 or reg_489 or tmp_50_reg_938 or ap_sig_cseq_ST_st40_fsm_39 or tmp_7_i_i_reg_1061 or ap_sig_cseq_ST_st10_fsm_9 or ap_sig_cseq_ST_st22_fsm_21 or ap_sig_cseq_ST_st30_fsm_29 or ap_sig_cseq_ST_st50_fsm_49 or ap_sig_cseq_ST_st55_fsm_54 or ap_sig_cseq_ST_st61_fsm_60 or ap_sig_cseq_ST_st81_fsm_80)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st61_fsm_60)) begin
        grp_fu_417_p1 = tmp_7_i_i_reg_1061;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st55_fsm_54) | (ap_const_logic_1 == ap_sig_cseq_ST_st81_fsm_80))) begin
        grp_fu_417_p1 = reg_474;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st50_fsm_49)) begin
        grp_fu_417_p1 = ap_const_lv32_C2F87377;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st40_fsm_39)) begin
        grp_fu_417_p1 = ap_const_lv32_3EB444F9;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st22_fsm_21) | (ap_const_logic_1 == ap_sig_cseq_ST_st30_fsm_29))) begin
        grp_fu_417_p1 = reg_489;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        grp_fu_417_p1 = tmp_50_reg_938;
    end else begin
        grp_fu_417_p1 = 'bx;
    end
end

/// grp_fu_424_p0 assign process. ///
always @ (c_q0 or reg_474 or reg_481 or ap_sig_cseq_ST_st73_fsm_72 or ap_sig_cseq_ST_st6_fsm_5 or tmp_3_i_i_reg_1050 or y_reg_1056 or s_reg_1084 or ap_sig_cseq_ST_st77_fsm_76 or ap_sig_cseq_ST_st15_fsm_14 or ap_sig_cseq_ST_st46_fsm_45 or ap_sig_cseq_ST_st51_fsm_50 or ap_sig_cseq_ST_st66_fsm_65)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st77_fsm_76)) begin
        grp_fu_424_p0 = reg_474;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st73_fsm_72)) begin
        grp_fu_424_p0 = s_reg_1084;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st51_fsm_50)) begin
        grp_fu_424_p0 = tmp_3_i_i_reg_1050;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st46_fsm_45)) begin
        grp_fu_424_p0 = y_reg_1056;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14) | (ap_const_logic_1 == ap_sig_cseq_ST_st66_fsm_65))) begin
        grp_fu_424_p0 = reg_481;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        grp_fu_424_p0 = c_q0;
    end else begin
        grp_fu_424_p0 = 'bx;
    end
end

/// grp_fu_424_p1 assign process. ///
always @ (c_q0 or e_q0 or dctMatrix_q0 or ap_sig_cseq_ST_st73_fsm_72 or ap_sig_cseq_ST_st6_fsm_5 or ap_sig_cseq_ST_st77_fsm_76 or ap_sig_cseq_ST_st15_fsm_14 or ap_sig_cseq_ST_st46_fsm_45 or ap_sig_cseq_ST_st51_fsm_50 or ap_sig_cseq_ST_st66_fsm_65)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st77_fsm_76)) begin
        grp_fu_424_p1 = dctMatrix_q0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st73_fsm_72)) begin
        grp_fu_424_p1 = e_q0;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st66_fsm_65)) begin
        grp_fu_424_p1 = ap_const_lv32_3F317218;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st51_fsm_50)) begin
        grp_fu_424_p1 = ap_const_lv32_3FBFBF75;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st46_fsm_45)) begin
        grp_fu_424_p1 = ap_const_lv32_34000000;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st15_fsm_14)) begin
        grp_fu_424_p1 = ap_const_lv32_3B800000;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        grp_fu_424_p1 = c_q0;
    end else begin
        grp_fu_424_p1 = 'bx;
    end
end

/// inputSound_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st2_fsm_1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        inputSound_ce0 = ap_const_logic_1;
    end else begin
        inputSound_ce0 = ap_const_logic_0;
    end
end

/// mell_address0 assign process. ///
always @ (ap_sig_cseq_ST_st19_fsm_18 or tmp_54_fu_625_p1 or ap_sig_cseq_ST_st27_fsm_26 or ap_sig_cseq_ST_st35_fsm_34 or tmp_62_fu_653_p1 or tmp_67_fu_673_p1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st35_fsm_34)) begin
        mell_address0 = tmp_67_fu_673_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st27_fsm_26)) begin
        mell_address0 = tmp_62_fu_653_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18)) begin
        mell_address0 = tmp_54_fu_625_p1;
    end else begin
        mell_address0 = 'bx;
    end
end

/// mell_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st19_fsm_18 or ap_sig_cseq_ST_st27_fsm_26 or ap_sig_cseq_ST_st35_fsm_34)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st19_fsm_18) | (ap_const_logic_1 == ap_sig_cseq_ST_st27_fsm_26) | (ap_const_logic_1 == ap_sig_cseq_ST_st35_fsm_34))) begin
        mell_ce0 = ap_const_logic_1;
    end else begin
        mell_ce0 = ap_const_logic_0;
    end
end

/// ret_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st93_fsm_92)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st93_fsm_92)) begin
        ret_ce0 = ap_const_logic_1;
    end else begin
        ret_ce0 = ap_const_logic_0;
    end
end

/// ret_we0 assign process. ///
always @ (ap_sig_cseq_ST_st93_fsm_92)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st93_fsm_92)) begin
        ret_we0 = ap_const_logic_1;
    end else begin
        ret_we0 = ap_const_logic_0;
    end
end

/// spec_address0 assign process. ///
always @ (ap_sig_cseq_ST_st20_fsm_19 or ap_sig_cseq_ST_st28_fsm_27 or ap_sig_cseq_ST_st18_fsm_17 or tmp_53_fu_604_p1 or tmp_56_fu_643_p1 or tmp_65_fu_668_p1)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        spec_address0 = tmp_53_fu_604_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st28_fsm_27)) begin
        spec_address0 = tmp_65_fu_668_p1;
    end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        spec_address0 = tmp_56_fu_643_p1;
    end else begin
        spec_address0 = 'bx;
    end
end

/// spec_ce0 assign process. ///
always @ (ap_sig_cseq_ST_st20_fsm_19 or ap_sig_cseq_ST_st28_fsm_27 or ap_sig_cseq_ST_st18_fsm_17)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st20_fsm_19) | (ap_const_logic_1 == ap_sig_cseq_ST_st28_fsm_27) | (ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17))) begin
        spec_ce0 = ap_const_logic_1;
    end else begin
        spec_ce0 = ap_const_logic_0;
    end
end

/// spec_we0 assign process. ///
always @ (ap_sig_cseq_ST_st18_fsm_17)
begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        spec_we0 = ap_const_logic_1;
    end else begin
        spec_we0 = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_start or ap_CS_fsm or exitcond3_fu_515_p2 or exitcond2_fu_570_p2 or exitcond1_fu_613_p2 or tmp_55_fu_638_p2 or tmp_58_fu_648_p2 or tmp_63_fu_662_p2 or exitcond_fu_694_p2 or tmp_72_fu_780_p2 or exitcond3_i_fu_808_p2 or exitcond_i_fu_838_p2 or grp_voicerec_FFT_fu_407_ap_done)
begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~(ap_start == ap_const_logic_0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if (~(exitcond3_fu_515_p2 == ap_const_lv1_0)) begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_st3_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_st2_fsm_1;
        end
        ap_ST_st4_fsm_3 : 
        begin
            if (~(ap_const_logic_0 == grp_voicerec_FFT_fu_407_ap_done)) begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        end
        ap_ST_st5_fsm_4 : 
        begin
            if (~(ap_const_lv1_0 == exitcond2_fu_570_p2)) begin
                ap_NS_fsm = ap_ST_st19_fsm_18;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end
        end
        ap_ST_st6_fsm_5 : 
        begin
            ap_NS_fsm = ap_ST_st7_fsm_6;
        end
        ap_ST_st7_fsm_6 : 
        begin
            ap_NS_fsm = ap_ST_st8_fsm_7;
        end
        ap_ST_st8_fsm_7 : 
        begin
            ap_NS_fsm = ap_ST_st9_fsm_8;
        end
        ap_ST_st9_fsm_8 : 
        begin
            ap_NS_fsm = ap_ST_st10_fsm_9;
        end
        ap_ST_st10_fsm_9 : 
        begin
            ap_NS_fsm = ap_ST_st11_fsm_10;
        end
        ap_ST_st11_fsm_10 : 
        begin
            ap_NS_fsm = ap_ST_st12_fsm_11;
        end
        ap_ST_st12_fsm_11 : 
        begin
            ap_NS_fsm = ap_ST_st13_fsm_12;
        end
        ap_ST_st13_fsm_12 : 
        begin
            ap_NS_fsm = ap_ST_st14_fsm_13;
        end
        ap_ST_st14_fsm_13 : 
        begin
            ap_NS_fsm = ap_ST_st15_fsm_14;
        end
        ap_ST_st15_fsm_14 : 
        begin
            ap_NS_fsm = ap_ST_st16_fsm_15;
        end
        ap_ST_st16_fsm_15 : 
        begin
            ap_NS_fsm = ap_ST_st17_fsm_16;
        end
        ap_ST_st17_fsm_16 : 
        begin
            ap_NS_fsm = ap_ST_st18_fsm_17;
        end
        ap_ST_st18_fsm_17 : 
        begin
            ap_NS_fsm = ap_ST_st5_fsm_4;
        end
        ap_ST_st19_fsm_18 : 
        begin
            if (~(ap_const_lv1_0 == exitcond1_fu_613_p2)) begin
                ap_NS_fsm = ap_ST_st37_fsm_36;
            end else begin
                ap_NS_fsm = ap_ST_st20_fsm_19;
            end
        end
        ap_ST_st20_fsm_19 : 
        begin
            if ((ap_const_lv1_0 == tmp_55_fu_638_p2)) begin
                ap_NS_fsm = ap_ST_st27_fsm_26;
            end else begin
                ap_NS_fsm = ap_ST_st21_fsm_20;
            end
        end
        ap_ST_st21_fsm_20 : 
        begin
            ap_NS_fsm = ap_ST_st22_fsm_21;
        end
        ap_ST_st22_fsm_21 : 
        begin
            ap_NS_fsm = ap_ST_st23_fsm_22;
        end
        ap_ST_st23_fsm_22 : 
        begin
            ap_NS_fsm = ap_ST_st24_fsm_23;
        end
        ap_ST_st24_fsm_23 : 
        begin
            ap_NS_fsm = ap_ST_st25_fsm_24;
        end
        ap_ST_st25_fsm_24 : 
        begin
            ap_NS_fsm = ap_ST_st26_fsm_25;
        end
        ap_ST_st26_fsm_25 : 
        begin
            ap_NS_fsm = ap_ST_st27_fsm_26;
        end
        ap_ST_st27_fsm_26 : 
        begin
            if ((ap_const_lv1_0 == tmp_58_fu_648_p2)) begin
                ap_NS_fsm = ap_ST_st35_fsm_34;
            end else begin
                ap_NS_fsm = ap_ST_st28_fsm_27;
            end
        end
        ap_ST_st28_fsm_27 : 
        begin
            if (~(ap_const_lv1_0 == tmp_63_fu_662_p2)) begin
                ap_NS_fsm = ap_ST_st35_fsm_34;
            end else begin
                ap_NS_fsm = ap_ST_st29_fsm_28;
            end
        end
        ap_ST_st29_fsm_28 : 
        begin
            ap_NS_fsm = ap_ST_st30_fsm_29;
        end
        ap_ST_st30_fsm_29 : 
        begin
            ap_NS_fsm = ap_ST_st31_fsm_30;
        end
        ap_ST_st31_fsm_30 : 
        begin
            ap_NS_fsm = ap_ST_st32_fsm_31;
        end
        ap_ST_st32_fsm_31 : 
        begin
            ap_NS_fsm = ap_ST_st33_fsm_32;
        end
        ap_ST_st33_fsm_32 : 
        begin
            ap_NS_fsm = ap_ST_st34_fsm_33;
        end
        ap_ST_st34_fsm_33 : 
        begin
            ap_NS_fsm = ap_ST_st35_fsm_34;
        end
        ap_ST_st35_fsm_34 : 
        begin
            ap_NS_fsm = ap_ST_st36_fsm_35;
        end
        ap_ST_st36_fsm_35 : 
        begin
            ap_NS_fsm = ap_ST_st19_fsm_18;
        end
        ap_ST_st37_fsm_36 : 
        begin
            if (~(ap_const_lv1_0 == exitcond_fu_694_p2)) begin
                ap_NS_fsm = ap_ST_st71_fsm_70;
            end else begin
                ap_NS_fsm = ap_ST_st38_fsm_37;
            end
        end
        ap_ST_st38_fsm_37 : 
        begin
            ap_NS_fsm = ap_ST_st39_fsm_38;
        end
        ap_ST_st39_fsm_38 : 
        begin
            ap_NS_fsm = ap_ST_st40_fsm_39;
        end
        ap_ST_st40_fsm_39 : 
        begin
            if (~(ap_const_lv1_0 == tmp_72_fu_780_p2)) begin
                ap_NS_fsm = ap_ST_st70_fsm_69;
            end else begin
                ap_NS_fsm = ap_ST_st41_fsm_40;
            end
        end
        ap_ST_st41_fsm_40 : 
        begin
            ap_NS_fsm = ap_ST_st42_fsm_41;
        end
        ap_ST_st42_fsm_41 : 
        begin
            ap_NS_fsm = ap_ST_st43_fsm_42;
        end
        ap_ST_st43_fsm_42 : 
        begin
            ap_NS_fsm = ap_ST_st44_fsm_43;
        end
        ap_ST_st44_fsm_43 : 
        begin
            ap_NS_fsm = ap_ST_st45_fsm_44;
        end
        ap_ST_st45_fsm_44 : 
        begin
            ap_NS_fsm = ap_ST_st46_fsm_45;
        end
        ap_ST_st46_fsm_45 : 
        begin
            ap_NS_fsm = ap_ST_st47_fsm_46;
        end
        ap_ST_st47_fsm_46 : 
        begin
            ap_NS_fsm = ap_ST_st48_fsm_47;
        end
        ap_ST_st48_fsm_47 : 
        begin
            ap_NS_fsm = ap_ST_st49_fsm_48;
        end
        ap_ST_st49_fsm_48 : 
        begin
            ap_NS_fsm = ap_ST_st50_fsm_49;
        end
        ap_ST_st50_fsm_49 : 
        begin
            ap_NS_fsm = ap_ST_st51_fsm_50;
        end
        ap_ST_st51_fsm_50 : 
        begin
            ap_NS_fsm = ap_ST_st52_fsm_51;
        end
        ap_ST_st52_fsm_51 : 
        begin
            ap_NS_fsm = ap_ST_st53_fsm_52;
        end
        ap_ST_st53_fsm_52 : 
        begin
            ap_NS_fsm = ap_ST_st54_fsm_53;
        end
        ap_ST_st54_fsm_53 : 
        begin
            ap_NS_fsm = ap_ST_st55_fsm_54;
        end
        ap_ST_st55_fsm_54 : 
        begin
            ap_NS_fsm = ap_ST_st56_fsm_55;
        end
        ap_ST_st56_fsm_55 : 
        begin
            ap_NS_fsm = ap_ST_st57_fsm_56;
        end
        ap_ST_st57_fsm_56 : 
        begin
            ap_NS_fsm = ap_ST_st58_fsm_57;
        end
        ap_ST_st58_fsm_57 : 
        begin
            ap_NS_fsm = ap_ST_st59_fsm_58;
        end
        ap_ST_st59_fsm_58 : 
        begin
            ap_NS_fsm = ap_ST_st60_fsm_59;
        end
        ap_ST_st60_fsm_59 : 
        begin
            ap_NS_fsm = ap_ST_st61_fsm_60;
        end
        ap_ST_st61_fsm_60 : 
        begin
            ap_NS_fsm = ap_ST_st62_fsm_61;
        end
        ap_ST_st62_fsm_61 : 
        begin
            ap_NS_fsm = ap_ST_st63_fsm_62;
        end
        ap_ST_st63_fsm_62 : 
        begin
            ap_NS_fsm = ap_ST_st64_fsm_63;
        end
        ap_ST_st64_fsm_63 : 
        begin
            ap_NS_fsm = ap_ST_st65_fsm_64;
        end
        ap_ST_st65_fsm_64 : 
        begin
            ap_NS_fsm = ap_ST_st66_fsm_65;
        end
        ap_ST_st66_fsm_65 : 
        begin
            ap_NS_fsm = ap_ST_st67_fsm_66;
        end
        ap_ST_st67_fsm_66 : 
        begin
            ap_NS_fsm = ap_ST_st68_fsm_67;
        end
        ap_ST_st68_fsm_67 : 
        begin
            ap_NS_fsm = ap_ST_st69_fsm_68;
        end
        ap_ST_st69_fsm_68 : 
        begin
            ap_NS_fsm = ap_ST_st70_fsm_69;
        end
        ap_ST_st70_fsm_69 : 
        begin
            ap_NS_fsm = ap_ST_st37_fsm_36;
        end
        ap_ST_st71_fsm_70 : 
        begin
            if (~(ap_const_lv1_0 == exitcond3_i_fu_808_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st72_fsm_71;
            end
        end
        ap_ST_st72_fsm_71 : 
        begin
            if (~(ap_const_lv1_0 == exitcond_i_fu_838_p2)) begin
                ap_NS_fsm = ap_ST_st86_fsm_85;
            end else begin
                ap_NS_fsm = ap_ST_st73_fsm_72;
            end
        end
        ap_ST_st73_fsm_72 : 
        begin
            ap_NS_fsm = ap_ST_st74_fsm_73;
        end
        ap_ST_st74_fsm_73 : 
        begin
            ap_NS_fsm = ap_ST_st75_fsm_74;
        end
        ap_ST_st75_fsm_74 : 
        begin
            ap_NS_fsm = ap_ST_st76_fsm_75;
        end
        ap_ST_st76_fsm_75 : 
        begin
            ap_NS_fsm = ap_ST_st77_fsm_76;
        end
        ap_ST_st77_fsm_76 : 
        begin
            ap_NS_fsm = ap_ST_st78_fsm_77;
        end
        ap_ST_st78_fsm_77 : 
        begin
            ap_NS_fsm = ap_ST_st79_fsm_78;
        end
        ap_ST_st79_fsm_78 : 
        begin
            ap_NS_fsm = ap_ST_st80_fsm_79;
        end
        ap_ST_st80_fsm_79 : 
        begin
            ap_NS_fsm = ap_ST_st81_fsm_80;
        end
        ap_ST_st81_fsm_80 : 
        begin
            ap_NS_fsm = ap_ST_st82_fsm_81;
        end
        ap_ST_st82_fsm_81 : 
        begin
            ap_NS_fsm = ap_ST_st83_fsm_82;
        end
        ap_ST_st83_fsm_82 : 
        begin
            ap_NS_fsm = ap_ST_st84_fsm_83;
        end
        ap_ST_st84_fsm_83 : 
        begin
            ap_NS_fsm = ap_ST_st85_fsm_84;
        end
        ap_ST_st85_fsm_84 : 
        begin
            ap_NS_fsm = ap_ST_st72_fsm_71;
        end
        ap_ST_st86_fsm_85 : 
        begin
            ap_NS_fsm = ap_ST_st87_fsm_86;
        end
        ap_ST_st87_fsm_86 : 
        begin
            ap_NS_fsm = ap_ST_st88_fsm_87;
        end
        ap_ST_st88_fsm_87 : 
        begin
            ap_NS_fsm = ap_ST_st89_fsm_88;
        end
        ap_ST_st89_fsm_88 : 
        begin
            ap_NS_fsm = ap_ST_st90_fsm_89;
        end
        ap_ST_st90_fsm_89 : 
        begin
            ap_NS_fsm = ap_ST_st91_fsm_90;
        end
        ap_ST_st91_fsm_90 : 
        begin
            ap_NS_fsm = ap_ST_st92_fsm_91;
        end
        ap_ST_st92_fsm_91 : 
        begin
            ap_NS_fsm = ap_ST_st93_fsm_92;
        end
        ap_ST_st93_fsm_92 : 
        begin
            ap_NS_fsm = ap_ST_st71_fsm_70;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


/// ap_sig_bdd_111 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_111 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_187 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_187 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_8]);
end

/// ap_sig_bdd_194 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_194 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_30]);
end

/// ap_sig_bdd_202 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_202 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_35]);
end

/// ap_sig_bdd_210 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_210 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4B]);
end

/// ap_sig_bdd_218 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_218 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4F]);
end

/// ap_sig_bdd_228 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_228 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_D]);
end

/// ap_sig_bdd_235 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_235 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_19]);
end

/// ap_sig_bdd_243 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_243 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2B]);
end

/// ap_sig_bdd_251 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_251 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_40]);
end

/// ap_sig_bdd_259 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_259 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_54]);
end

/// ap_sig_bdd_268 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_268 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_14]);
end

/// ap_sig_bdd_275 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_275 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1C]);
end

/// ap_sig_bdd_284 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_284 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_25]);
end

/// ap_sig_bdd_292 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_292 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_48]);
end

/// ap_sig_bdd_301 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_301 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_21]);
end

/// ap_sig_bdd_309 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_309 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3A]);
end

/// ap_sig_bdd_326 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_326 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

/// ap_sig_bdd_341 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_341 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4]);
end

/// ap_sig_bdd_356 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_356 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5]);
end

/// ap_sig_bdd_368 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_368 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_12]);
end

/// ap_sig_bdd_386 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_386 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_13]);
end

/// ap_sig_bdd_402 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_402 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1A]);
end

/// ap_sig_bdd_416 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_416 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1B]);
end

/// ap_sig_bdd_431 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_431 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_22]);
end

/// ap_sig_bdd_442 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_442 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_23]);
end

/// ap_sig_bdd_451 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_451 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_24]);
end

/// ap_sig_bdd_469 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_469 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_26]);
end

/// ap_sig_bdd_478 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_478 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_27]);
end

/// ap_sig_bdd_492 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_492 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2C]);
end

/// ap_sig_bdd_501 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_501 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3B]);
end

/// ap_sig_bdd_509 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_509 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_44]);
end

/// ap_sig_bdd_518 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_518 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_46]);
end

/// ap_sig_bdd_536 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_536 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_47]);
end

/// ap_sig_bdd_559 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_559 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_4C]);
end

/// ap_sig_bdd_568 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_568 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5A]);
end

/// ap_sig_bdd_577 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_577 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5B]);
end

/// ap_sig_bdd_603 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_603 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end

/// ap_sig_bdd_612 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_612 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end

/// ap_sig_bdd_622 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_622 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_11]);
end

/// ap_sig_bdd_637 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_637 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_45]);
end

/// ap_sig_bdd_653 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_653 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_5C]);
end

/// ap_sig_bdd_742 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_742 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_9]);
end

/// ap_sig_bdd_749 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_749 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_15]);
end

/// ap_sig_bdd_756 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_756 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1D]);
end

/// ap_sig_bdd_764 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_764 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_31]);
end

/// ap_sig_bdd_772 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_772 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_36]);
end

/// ap_sig_bdd_779 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_779 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3C]);
end

/// ap_sig_bdd_787 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_787 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_50]);
end

/// ap_sig_bdd_801 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_801 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_E]);
end

/// ap_sig_bdd_808 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_808 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2D]);
end

/// ap_sig_bdd_815 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_815 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_32]);
end

/// ap_sig_bdd_822 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_822 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_41]);
end

/// ap_sig_bdd_843 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_843 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_55]);
end
assign dctMatrix_addr4_fu_859_p2 = (phi_mul_reg_371 + tmp_4_i_trn_cast_fu_855_p1);
assign dctMatrix_address0 = tmp_77_fu_869_p1;
assign exitcond1_fu_613_p2 = (i_2_reg_313 == ap_const_lv9_100? 1'b1: 1'b0);
assign exitcond2_fu_570_p2 = (i_1_reg_301 == ap_const_lv9_100? 1'b1: 1'b0);
assign exitcond3_fu_515_p2 = (i_reg_289 == ap_const_lv9_100? 1'b1: 1'b0);
assign exitcond3_i_fu_808_p2 = (k_i_reg_360 == ap_const_lv4_E? 1'b1: 1'b0);
assign exitcond_fu_694_p2 = (i_3_reg_337 == ap_const_lv5_1A? 1'b1: 1'b0);
assign exitcond_i_fu_838_p2 = (n_i_reg_395 == ap_const_lv5_1A? 1'b1: 1'b0);
assign grp_fu_417_ce = ap_const_logic_1;
assign grp_fu_424_ce = ap_const_logic_1;
assign grp_fu_430_ce = ap_const_logic_1;
assign grp_fu_430_p0 = c_q1;
assign grp_fu_430_p1 = c_q1;
assign grp_fu_443_ce = ap_const_logic_1;
assign grp_fu_443_p0 = ap_const_lv32_3FDCE9A3;
assign grp_fu_443_p1 = reg_481;
assign grp_fu_448_ce = ap_const_logic_1;
assign grp_fu_448_p0 = x_assign_to_int_fu_743_p1;
assign grp_fu_463_ce = ap_const_logic_1;
assign grp_fu_463_p0 = tmp_9_i_reg_1112;
assign grp_fu_463_p1 = ap_const_lv64_3FD1C01AA03BE89E;
assign grp_fu_468_p2 = (mellIdx_reg_325 + ap_const_lv32_1);
assign grp_voicerec_FFT_fu_407_ap_start = grp_voicerec_FFT_fu_407_ap_start_ap_start_reg;
assign grp_voicerec_FFT_fu_407_c_q0 = c_q0;
assign grp_voicerec_FFT_fu_407_c_q1 = c_q1;
assign i_2_cast_fu_609_p1 = i_2_reg_313;
assign i_4_fu_521_p2 = (i_reg_289 + ap_const_lv9_1);
assign i_5_fu_576_p2 = (i_1_reg_301 + ap_const_lv9_1);
assign i_6_fu_700_p2 = (i_3_reg_337 + ap_const_lv5_1);
assign i_7_fu_619_p2 = (i_2_reg_313 + ap_const_lv9_1);
assign i_cast7_fu_511_p1 = i_reg_289;
assign inputSound_address0 = tmp_s_fu_532_p1;
assign k_fu_814_p2 = (k_i_reg_360 + ap_const_lv4_1);
assign mell_load_1_cast_cast_fu_658_p1 = mell_q0;
assign mell_load_2_cast_fu_678_p1 = mell_q0;
assign mell_load_cast_cast_fu_634_p1 = mell_q0;
assign mell_load_cast_fu_630_p1 = mell_q0;
assign mx_i_i_cast_fu_793_p1 = mx_i_i_fu_785_p3;
assign mx_i_i_fu_785_p3 = {{ap_const_lv7_7E}, {tmp_78_fu_758_p1}};
assign n_fu_844_p2 = (n_i_reg_395 + ap_const_lv5_1);
assign next_mul_fu_802_p2 = (phi_mul_reg_371 + ap_const_lv9_1A);
assign notlhs_fu_762_p2 = (tmp_64_fu_748_p4 != ap_const_lv8_FF? 1'b1: 1'b0);
assign notrhs_fu_768_p2 = (tmp_78_fu_758_p1 == ap_const_lv23_0? 1'b1: 1'b0);
assign p_addr1_cast_fu_873_p1 = p_addr1_reg_1117;
assign p_addr1_fu_865_p2 = ($signed(p_addr_cast_reg_1032) + $signed(tmp_2_i_trn2_cast_reg_1089));
assign p_addr_cast_fu_739_p1 = $signed(p_addr_fu_733_p2);
assign p_addr_fu_733_p2 = (p_shl_cast_fu_718_p1 - p_shl5_cast_fu_729_p1);
assign p_mellIdx_fu_687_p3 = ((tmp_68_fu_682_p2)? mellIdx_1_reg_1004: mellIdx_reg_325);
assign p_shl5_cast_fu_729_p1 = tmp_75_fu_722_p3;
assign p_shl_cast_fu_718_p1 = tmp_74_fu_711_p3;
assign ret_address0 = tmp_76_fu_876_p1;
assign ret_d0 = tmp_7_i_reg_1137;
assign s_fu_826_p3 = ((tmp_1_i_fu_820_p2)? ap_const_lv32_3F3504F3: ap_const_lv32_3F800000);
assign sp_cast_fu_507_p1 = sp;
assign spec_d0 = grp_fu_424_p2;
assign tmp_1_i_fu_820_p2 = (k_i_reg_360 == ap_const_lv4_0? 1'b1: 1'b0);
assign tmp_2_i_trn2_cast_fu_834_p1 = k_i_reg_360;
assign tmp_3_i_i_fu_797_p1 = mx_i_i_cast_fu_793_p1;
assign tmp_40_fu_543_p1 = tmp_69_fu_537_p2;
assign tmp_41_fu_548_p2 = (tmp_69_fu_537_p2 | ap_const_lv9_1);
assign tmp_42_fu_554_p1 = tmp_41_fu_548_p2;
assign tmp_43_fu_559_p2 = (i_reg_289 < ap_const_lv9_1A? 1'b1: 1'b0);
assign tmp_44_fu_565_p1 = i_reg_289;
assign tmp_46_fu_588_p1 = tmp_73_fu_582_p2;
assign tmp_48_fu_593_p2 = (tmp_73_fu_582_p2 | ap_const_lv9_1);
assign tmp_49_fu_599_p1 = tmp_48_fu_593_p2;
assign tmp_4_i_fu_850_p1 = n_i_reg_395;
assign tmp_4_i_trn_cast_fu_855_p1 = n_i_reg_395;
assign tmp_53_fu_604_p1 = i_1_reg_301;
assign tmp_54_fu_625_p1 = $signed(mellIdx_reg_325);
assign tmp_55_fu_638_p2 = (i_2_cast_reg_943 == mell_load_cast_fu_630_p1? 1'b1: 1'b0);
assign tmp_56_fu_643_p1 = i_2_reg_313;
assign tmp_58_fu_648_p2 = (i_2_reg_313 > mell_load_cast_cast_reg_967? 1'b1: 1'b0);
assign tmp_59_fu_706_p1 = i_3_reg_337;
assign tmp_62_fu_653_p1 = $signed(grp_fu_468_p2);
assign tmp_63_fu_662_p2 = (i_2_reg_313 > mell_load_1_cast_cast_fu_658_p1? 1'b1: 1'b0);
assign tmp_64_fu_748_p4 = {{x_assign_to_int_fu_743_p1[ap_const_lv32_1E : ap_const_lv32_17]}};
assign tmp_65_fu_668_p1 = i_2_reg_313;
assign tmp_67_fu_673_p1 = $signed(grp_fu_468_p2);
assign tmp_68_fu_682_p2 = (i_2_cast_reg_943 == mell_load_2_cast_fu_678_p1? 1'b1: 1'b0);
assign tmp_69_fu_537_p2 = i_reg_289 << ap_const_lv9_1;
assign tmp_70_fu_774_p2 = (notrhs_fu_768_p2 | notlhs_fu_762_p2);
assign tmp_71_fu_458_opcode = ap_const_lv5_5;
assign tmp_71_fu_458_p0 = reg_494;
assign tmp_71_fu_458_p1 = ap_const_lv32_0;
assign tmp_72_fu_780_p2 = (tmp_70_fu_774_p2 & tmp_71_reg_1037);
assign tmp_73_fu_582_p2 = i_1_reg_301 << ap_const_lv9_1;
assign tmp_74_fu_711_p3 = {{tmp_105}, {ap_const_lv4_0}};
assign tmp_75_fu_722_p3 = {{tmp_105}, {ap_const_lv1_0}};
assign tmp_76_fu_876_p1 = $unsigned(p_addr1_cast_fu_873_p1);
assign tmp_77_fu_869_p1 = dctMatrix_addr4_reg_1107;
assign tmp_78_fu_758_p1 = x_assign_to_int_fu_743_p1[22:0];
assign tmp_7_i_fu_451_p0 = tmp_i1_reg_1132;
assign tmp_9_i_fu_454_p0 = sum_i_reg_383;
assign tmp_fu_527_p2 = (i_cast7_fu_511_p1 + sp_cast_reg_887);
assign tmp_s_fu_532_p1 = tmp_fu_527_p2;
assign x_assign_to_int_fu_743_p1 = reg_494;
always @ (posedge ap_clk)
begin
    sp_cast_reg_887[13] <= 1'b0;
    i_2_cast_reg_943[9] <= 1'b0;
    mell_load_cast_cast_reg_967[8] <= 1'b0;
    p_addr_cast_reg_1032[0] <= 1'b0;
    tmp_3_i_i_reg_1050[31:23] <= 9'b001111110;
    s_reg_1084[3:2] <= 2'b00;
    s_reg_1084[9:8] <= 2'b00;
    s_reg_1084[15:11] <= 5'b00000;
    s_reg_1084[17:17] <= 1'b0;
    s_reg_1084[19:19] <= 1'b0;
    s_reg_1084[22:22] <= 1'b0;
    s_reg_1084[31:24] <= 8'b00111111;
    tmp_2_i_trn2_cast_reg_1089[11:4] <= 8'b00000000;
end



endmodule //voicerec_processChunk

