{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1496395340159 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1496395340160 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 02 06:22:19 2017 " "Processing started: Fri Jun 02 06:22:19 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1496395340160 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1496395340160 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Controller -c Controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off Controller -c Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1496395340160 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1496395340600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-mecanismo " "Found design unit 1: Controller-mecanismo" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496395341203 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496395341203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496395341203 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Controller " "Elaborating entity \"Controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1496395341519 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "selMUX_data Controller.vhd(11) " "VHDL Signal Declaration warning at Controller.vhd(11): used implicit default value for signal \"selMUX_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1496395341538 "|Controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RF_W_wr Controller.vhd(11) " "VHDL Signal Declaration warning at Controller.vhd(11): used implicit default value for signal \"RF_W_wr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1496395341538 "|Controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RF_rf_rd Controller.vhd(11) " "VHDL Signal Declaration warning at Controller.vhd(11): used implicit default value for signal \"RF_rf_rd\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1496395341538 "|Controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RF_rq_rd Controller.vhd(11) " "VHDL Signal Declaration warning at Controller.vhd(11): used implicit default value for signal \"RF_rq_rd\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1496395341542 "|Controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "D_rd Controller.vhd(11) " "VHDL Signal Declaration warning at Controller.vhd(11): used implicit default value for signal \"D_rd\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1496395341542 "|Controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "D_wr Controller.vhd(11) " "VHDL Signal Declaration warning at Controller.vhd(11): used implicit default value for signal \"D_wr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1496395341542 "|Controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MI_rd Controller.vhd(11) " "VHDL Signal Declaration warning at Controller.vhd(11): used implicit default value for signal \"MI_rd\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1496395341542 "|Controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "inc_PC Controller.vhd(11) " "VHDL Signal Declaration warning at Controller.vhd(11): used implicit default value for signal \"inc_PC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1496395341542 "|Controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RF_sel Controller.vhd(15) " "VHDL Signal Declaration warning at Controller.vhd(15): used implicit default value for signal \"RF_sel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1496395341803 "|Controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RF_W_addr Controller.vhd(17) " "VHDL Signal Declaration warning at Controller.vhd(17): used implicit default value for signal \"RF_W_addr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1496395341803 "|Controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RF_rp_addr Controller.vhd(17) " "VHDL Signal Declaration warning at Controller.vhd(17): used implicit default value for signal \"RF_rp_addr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1496395341804 "|Controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RF_rq_addr Controller.vhd(17) " "VHDL Signal Declaration warning at Controller.vhd(17): used implicit default value for signal \"RF_rq_addr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1496395341804 "|Controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "seletor Controller.vhd(17) " "VHDL Signal Declaration warning at Controller.vhd(17): used implicit default value for signal \"seletor\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1496395341804 "|Controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "D_addr Controller.vhd(20) " "VHDL Signal Declaration warning at Controller.vhd(20): used implicit default value for signal \"D_addr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1496395341805 "|Controller"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RF_W_data Controller.vhd(20) " "VHDL Signal Declaration warning at Controller.vhd(20): used implicit default value for signal \"RF_W_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1496395341809 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp1_out\[0\] Controller.vhd(197) " "Inferred latch for \"disp1_out\[0\]\" at Controller.vhd(197)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496395341819 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp1_out\[1\] Controller.vhd(197) " "Inferred latch for \"disp1_out\[1\]\" at Controller.vhd(197)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496395341819 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp1_out\[2\] Controller.vhd(197) " "Inferred latch for \"disp1_out\[2\]\" at Controller.vhd(197)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496395341820 "|Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp1_out\[3\] Controller.vhd(197) " "Inferred latch for \"disp1_out\[3\]\" at Controller.vhd(197)" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496395341820 "|Controller"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "selMUX_data GND " "Pin \"selMUX_data\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496395347228 "|Controller|selMUX_data"} { "Warning" "WMLS_MLS_STUCK_PIN" "RF_W_wr GND " "Pin \"RF_W_wr\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496395347228 "|Controller|RF_W_wr"} { "Warning" "WMLS_MLS_STUCK_PIN" "RF_rf_rd GND " "Pin \"RF_rf_rd\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496395347228 "|Controller|RF_rf_rd"} { "Warning" "WMLS_MLS_STUCK_PIN" "RF_rq_rd GND " "Pin \"RF_rq_rd\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496395347228 "|Controller|RF_rq_rd"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_rd GND " "Pin \"D_rd\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496395347228 "|Controller|D_rd"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_wr GND " "Pin \"D_wr\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496395347228 "|Controller|D_wr"} { "Warning" "WMLS_MLS_STUCK_PIN" "MI_rd GND " "Pin \"MI_rd\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496395347228 "|Controller|MI_rd"} { "Warning" "WMLS_MLS_STUCK_PIN" "inc_PC GND " "Pin \"inc_PC\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496395347228 "|Controller|inc_PC"} { "Warning" "WMLS_MLS_STUCK_PIN" "RF_sel\[0\] GND " "Pin \"RF_sel\[0\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496395347228 "|Controller|RF_sel[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RF_sel\[1\] GND " "Pin \"RF_sel\[1\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496395347228 "|Controller|RF_sel[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RF_W_addr\[0\] GND " "Pin \"RF_W_addr\[0\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496395347228 "|Controller|RF_W_addr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RF_W_addr\[1\] GND " "Pin \"RF_W_addr\[1\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496395347228 "|Controller|RF_W_addr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RF_W_addr\[2\] GND " "Pin \"RF_W_addr\[2\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496395347228 "|Controller|RF_W_addr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RF_W_addr\[3\] GND " "Pin \"RF_W_addr\[3\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496395347228 "|Controller|RF_W_addr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RF_rp_addr\[0\] GND " "Pin \"RF_rp_addr\[0\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496395347228 "|Controller|RF_rp_addr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RF_rp_addr\[1\] GND " "Pin \"RF_rp_addr\[1\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496395347228 "|Controller|RF_rp_addr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RF_rp_addr\[2\] GND " "Pin \"RF_rp_addr\[2\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496395347228 "|Controller|RF_rp_addr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RF_rp_addr\[3\] GND " "Pin \"RF_rp_addr\[3\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496395347228 "|Controller|RF_rp_addr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RF_rq_addr\[0\] GND " "Pin \"RF_rq_addr\[0\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496395347228 "|Controller|RF_rq_addr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RF_rq_addr\[1\] GND " "Pin \"RF_rq_addr\[1\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496395347228 "|Controller|RF_rq_addr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RF_rq_addr\[2\] GND " "Pin \"RF_rq_addr\[2\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496395347228 "|Controller|RF_rq_addr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RF_rq_addr\[3\] GND " "Pin \"RF_rq_addr\[3\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496395347228 "|Controller|RF_rq_addr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seletor\[0\] GND " "Pin \"seletor\[0\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496395347228 "|Controller|seletor[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seletor\[1\] GND " "Pin \"seletor\[1\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496395347228 "|Controller|seletor[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seletor\[2\] GND " "Pin \"seletor\[2\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496395347228 "|Controller|seletor[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seletor\[3\] GND " "Pin \"seletor\[3\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496395347228 "|Controller|seletor[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_addr\[0\] GND " "Pin \"D_addr\[0\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496395347228 "|Controller|D_addr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_addr\[1\] GND " "Pin \"D_addr\[1\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496395347228 "|Controller|D_addr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_addr\[2\] GND " "Pin \"D_addr\[2\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496395347228 "|Controller|D_addr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_addr\[3\] GND " "Pin \"D_addr\[3\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496395347228 "|Controller|D_addr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_addr\[4\] GND " "Pin \"D_addr\[4\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496395347228 "|Controller|D_addr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_addr\[5\] GND " "Pin \"D_addr\[5\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496395347228 "|Controller|D_addr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_addr\[6\] GND " "Pin \"D_addr\[6\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496395347228 "|Controller|D_addr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D_addr\[7\] GND " "Pin \"D_addr\[7\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496395347228 "|Controller|D_addr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RF_W_data\[0\] GND " "Pin \"RF_W_data\[0\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496395347228 "|Controller|RF_W_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RF_W_data\[1\] GND " "Pin \"RF_W_data\[1\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496395347228 "|Controller|RF_W_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RF_W_data\[2\] GND " "Pin \"RF_W_data\[2\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496395347228 "|Controller|RF_W_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RF_W_data\[3\] GND " "Pin \"RF_W_data\[3\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496395347228 "|Controller|RF_W_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RF_W_data\[4\] GND " "Pin \"RF_W_data\[4\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496395347228 "|Controller|RF_W_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RF_W_data\[5\] GND " "Pin \"RF_W_data\[5\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496395347228 "|Controller|RF_W_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RF_W_data\[6\] GND " "Pin \"RF_W_data\[6\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496395347228 "|Controller|RF_W_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RF_W_data\[7\] GND " "Pin \"RF_W_data\[7\]\" is stuck at GND" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496395347228 "|Controller|RF_W_data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1496395347228 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1496395350573 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496395350573 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR_in\[0\] " "No output dependent on input pin \"IR_in\[0\]\"" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496395353750 "|Controller|IR_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR_in\[1\] " "No output dependent on input pin \"IR_in\[1\]\"" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496395353750 "|Controller|IR_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR_in\[2\] " "No output dependent on input pin \"IR_in\[2\]\"" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496395353750 "|Controller|IR_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR_in\[3\] " "No output dependent on input pin \"IR_in\[3\]\"" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496395353750 "|Controller|IR_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR_in\[4\] " "No output dependent on input pin \"IR_in\[4\]\"" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496395353750 "|Controller|IR_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR_in\[5\] " "No output dependent on input pin \"IR_in\[5\]\"" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496395353750 "|Controller|IR_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR_in\[6\] " "No output dependent on input pin \"IR_in\[6\]\"" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496395353750 "|Controller|IR_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR_in\[7\] " "No output dependent on input pin \"IR_in\[7\]\"" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496395353750 "|Controller|IR_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR_in\[8\] " "No output dependent on input pin \"IR_in\[8\]\"" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496395353750 "|Controller|IR_in[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR_in\[9\] " "No output dependent on input pin \"IR_in\[9\]\"" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496395353750 "|Controller|IR_in[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR_in\[10\] " "No output dependent on input pin \"IR_in\[10\]\"" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496395353750 "|Controller|IR_in[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IR_in\[11\] " "No output dependent on input pin \"IR_in\[11\]\"" {  } { { "Controller.vhd" "" { Text "F:/CD - Labs/Processador/Controller/Controller.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496395353750 "|Controller|IR_in[11]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1496395353750 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "114 " "Implemented 114 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1496395353990 ""} { "Info" "ICUT_CUT_TM_OPINS" "49 " "Implemented 49 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1496395353990 ""} { "Info" "ICUT_CUT_TM_LCELLS" "45 " "Implemented 45 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1496395353990 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1496395353990 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "524 " "Peak virtual memory: 524 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1496395356619 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 02 06:22:36 2017 " "Processing ended: Fri Jun 02 06:22:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1496395356619 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1496395356619 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1496395356619 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1496395356619 ""}
