# add_testbench_source(mux2_1_testbench.vhd mux2_1_testbench)
# add_dependencies(mux2_1_testbench mux2_1)

add_vhdl_source(randomgen1.vhdl random_gen_1)

# It is verilog
# add_verilog_source(randomgen2.verilog random_gen_2)

# converted code
# add_vhdl_source(randomgen2_vhdl.vhdl random_gen_2)
