/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [16:0] _00_;
  reg [13:0] _01_;
  reg [4:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [11:0] celloutsig_0_12z;
  wire [13:0] celloutsig_0_13z;
  wire [5:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [7:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire [11:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [2:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [11:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [10:0] celloutsig_0_32z;
  wire [12:0] celloutsig_0_33z;
  wire [10:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_42z;
  wire celloutsig_0_47z;
  wire [12:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [9:0] celloutsig_0_57z;
  wire [8:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_62z;
  wire celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire [8:0] celloutsig_0_7z;
  wire [16:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [18:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [16:0] celloutsig_1_15z;
  wire [15:0] celloutsig_1_18z;
  wire [15:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [11:0] celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[4] | in_data[3]);
  assign celloutsig_0_4z = ~(in_data[2] | celloutsig_0_3z[5]);
  assign celloutsig_0_6z = ~(celloutsig_0_0z | celloutsig_0_5z[0]);
  assign celloutsig_1_1z = ~(in_data[141] | celloutsig_1_0z);
  assign celloutsig_1_12z = ~(celloutsig_1_5z[7] | celloutsig_1_2z[3]);
  assign celloutsig_0_9z = ~(in_data[64] | celloutsig_0_7z[5]);
  assign celloutsig_0_11z = ~(celloutsig_0_6z | celloutsig_0_2z[7]);
  assign celloutsig_0_15z = ~(celloutsig_0_9z | celloutsig_0_3z[8]);
  assign celloutsig_0_17z = ~(celloutsig_0_7z[2] | celloutsig_0_5z[0]);
  assign celloutsig_0_18z = ~(celloutsig_0_7z[2] | celloutsig_0_3z[1]);
  assign celloutsig_0_19z = ~(celloutsig_0_0z | celloutsig_0_4z);
  assign celloutsig_0_22z = ~(celloutsig_0_17z | celloutsig_0_13z[4]);
  assign celloutsig_0_26z = ~(celloutsig_0_9z | celloutsig_0_19z);
  assign celloutsig_0_30z = ~(celloutsig_0_19z | celloutsig_0_8z[2]);
  assign celloutsig_0_47z = celloutsig_0_8z[5] | ~(in_data[31]);
  assign celloutsig_0_68z = celloutsig_0_18z | ~(celloutsig_0_62z[2]);
  assign celloutsig_1_0z = in_data[96] | ~(in_data[152]);
  assign celloutsig_1_3z = in_data[178] | ~(celloutsig_1_0z);
  assign celloutsig_1_4z = in_data[187] | ~(celloutsig_1_2z[1]);
  assign celloutsig_1_14z = celloutsig_1_12z | ~(celloutsig_1_4z);
  assign celloutsig_0_10z = celloutsig_0_2z[11] | ~(celloutsig_0_4z);
  assign celloutsig_0_23z = celloutsig_0_1z[4] | ~(celloutsig_0_12z[9]);
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 17'h00000;
    else _00_ <= { celloutsig_0_13z[12:0], celloutsig_0_11z, celloutsig_0_42z };
  reg [5:0] _26_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _26_ <= 6'h00;
    else _26_ <= celloutsig_0_14z;
  assign out_data[5:0] = _26_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _01_ <= 14'h0000;
    else _01_ <= { celloutsig_1_5z[9:0], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z };
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 5'h00;
    else _02_ <= in_data[23:19];
  assign celloutsig_0_3z = in_data[19:9] * celloutsig_0_2z[10:0];
  assign celloutsig_0_48z = in_data[70:58] * { celloutsig_0_8z[6:5], celloutsig_0_26z, celloutsig_0_23z, celloutsig_0_7z };
  assign celloutsig_0_5z = { celloutsig_0_1z, celloutsig_0_4z } * { celloutsig_0_2z[11:4], celloutsig_0_4z };
  assign celloutsig_0_57z = _00_[12:3] * celloutsig_0_48z[9:0];
  assign celloutsig_1_2z = in_data[188:182] * { in_data[182:177], celloutsig_1_0z };
  assign celloutsig_1_9z = { celloutsig_1_5z[7:4], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z } * celloutsig_1_6z[8:2];
  assign celloutsig_1_10z = celloutsig_1_9z[2:0] * { celloutsig_1_9z[3:2], celloutsig_1_1z };
  assign celloutsig_1_11z = { in_data[133:132], celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_0z } * { celloutsig_1_9z[6:2], celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_0_16z = { celloutsig_0_5z[5:1], celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_10z } * { celloutsig_0_7z[8:4], celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_0_33z = { _02_[2:1], celloutsig_0_32z } >> { celloutsig_0_16z[3:0], celloutsig_0_6z, celloutsig_0_24z, _02_ };
  assign celloutsig_0_42z = celloutsig_0_33z[9:7] >> { celloutsig_0_5z[7:6], celloutsig_0_23z };
  assign celloutsig_0_62z = { celloutsig_0_42z, celloutsig_0_47z } >> celloutsig_0_57z[4:1];
  assign celloutsig_1_5z = { celloutsig_1_2z[1], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z } >> { in_data[147:141], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_6z = { in_data[134:126], celloutsig_1_4z } >> { in_data[107:99], celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_5z[7:6], celloutsig_1_0z } >> in_data[159:157];
  assign celloutsig_1_15z = { celloutsig_1_5z[7:0], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_9z } >> { celloutsig_1_11z[18:7], celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_5z[11:3], celloutsig_1_9z } >> { celloutsig_1_15z[16:9], celloutsig_1_9z, celloutsig_1_1z };
  assign celloutsig_0_12z = { celloutsig_0_8z[16:6], celloutsig_0_4z } >> { in_data[72], celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_7z };
  assign celloutsig_0_13z = in_data[64:51] >> { celloutsig_0_3z[10:2], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_9z };
  assign celloutsig_0_14z = celloutsig_0_5z[6:1] >> celloutsig_0_13z[8:3];
  assign celloutsig_0_2z = in_data[36:25] >> { in_data[25:15], celloutsig_0_0z };
  assign celloutsig_0_24z = celloutsig_0_12z[3:1] >> { celloutsig_0_21z[11:10], celloutsig_0_6z };
  assign celloutsig_0_7z = { celloutsig_0_2z[11:6], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z } <<< { celloutsig_0_3z[10:3], celloutsig_0_6z };
  assign celloutsig_0_8z = { celloutsig_0_2z[11:3], celloutsig_0_1z } <<< { in_data[91:88], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_18z = { _01_[12:0], celloutsig_1_8z } <<< { celloutsig_1_14z, celloutsig_1_10z, celloutsig_1_5z };
  assign celloutsig_0_1z = in_data[50:43] <<< { in_data[33:32], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_21z = { celloutsig_0_2z[4:3], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_18z } <<< { celloutsig_0_3z[10:3], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_19z };
  assign celloutsig_0_32z = celloutsig_0_8z[10:0] <<< { celloutsig_0_12z[9:7], celloutsig_0_30z, celloutsig_0_26z, celloutsig_0_22z, _02_ };
  assign { out_data[143:128], out_data[111:96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_68z };
endmodule
