// Copyright (C) 2021  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition"

// DATE "05/13/2024 11:33:23"

// 
// Device: Altera EP4SGX230KF40C2 Package FBGA1517
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module TOP_HybridControl_theta_phi_CL (
	CPU_RESET,
	OSC,
	FAN_CTRL,
	ADB_DATA,
	ADA_DATA,
	DA,
	DB,
	ADA_OR,
	ADB_OR,
	AD_SCLK,
	AD_SDIO,
	ADA_OE,
	ADA_SPI_CS,
	ADB_OE,
	ADB_SPI_CS,
	FPGA_CLK_A_N,
	FPGA_CLK_A_P,
	FPGA_CLK_B_N,
	FPGA_CLK_B_P,
	ADA_DCO,
	ADB_DCO,
	ADC_BAT_V,
	ADC_BAT_V_CONVST,
	ADC_BAT_V_EOC,
	ADC_BAT_I,
	ADC_BAT_I_CONVST,
	ADC_BAT_I_EOC,
	Q,
	EX,
	SW,
	BUTTON,
	DSW,
	LED,
	SEG0,
	SEG1,
	GPIO0);
input 	CPU_RESET;
input 	OSC;
output 	FAN_CTRL;
input 	[13:0] ADB_DATA;
input 	[13:0] ADA_DATA;
output 	[13:0] DA;
output 	[13:0] DB;
input 	ADA_OR;
input 	ADB_OR;
inout 	AD_SCLK;
inout 	AD_SDIO;
output 	ADA_OE;
output 	ADA_SPI_CS;
output 	ADB_OE;
output 	ADB_SPI_CS;
inout 	FPGA_CLK_A_N;
inout 	FPGA_CLK_A_P;
inout 	FPGA_CLK_B_N;
inout 	FPGA_CLK_B_P;
input 	ADA_DCO;
input 	ADB_DCO;
input 	[7:0] ADC_BAT_V;
output 	ADC_BAT_V_CONVST;
input 	ADC_BAT_V_EOC;
input 	[7:0] ADC_BAT_I;
output 	ADC_BAT_I_CONVST;
input 	ADC_BAT_I_EOC;
output 	[3:0] Q;
output 	[11:0] EX;
input 	[3:0] SW;
input 	[3:0] BUTTON;
input 	[7:0] DSW;
output 	[7:0] LED;
output 	[7:0] SEG0;
output 	[7:0] SEG1;
output 	[35:0] GPIO0;

// Design Ports Information
// FAN_CTRL	=>  Location: PIN_AU26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DA[0]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DA[1]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DA[2]	=>  Location: PIN_AR13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DA[3]	=>  Location: PIN_AU29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DA[4]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DA[5]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DA[6]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DA[7]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DA[8]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DA[9]	=>  Location: PIN_AT25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DA[10]	=>  Location: PIN_AV8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DA[11]	=>  Location: PIN_AL23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DA[12]	=>  Location: PIN_AM8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DA[13]	=>  Location: PIN_AL13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DB[0]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DB[1]	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DB[2]	=>  Location: PIN_AH6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DB[3]	=>  Location: PIN_AP5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DB[4]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DB[5]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DB[6]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DB[7]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DB[8]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DB[9]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DB[10]	=>  Location: PIN_AK5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DB[11]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DB[12]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DB[13]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADA_OR	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADB_OR	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADA_OE	=>  Location: PIN_D29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADA_SPI_CS	=>  Location: PIN_AT27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADB_OE	=>  Location: PIN_H23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADB_SPI_CS	=>  Location: PIN_AR35,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_BAT_V_CONVST	=>  Location: PIN_AU22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_BAT_I_CONVST	=>  Location: PIN_AT22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Q[0]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Q[1]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Q[2]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Q[3]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX[0]	=>  Location: PIN_AT21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX[1]	=>  Location: PIN_AP20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX[2]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX[3]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX[4]	=>  Location: PIN_W11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX[5]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX[6]	=>  Location: PIN_AN13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX[7]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX[8]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX[9]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX[10]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// EX[11]	=>  Location: PIN_W5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[0]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[1]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[2]	=>  Location: PIN_K31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[3]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[4]	=>  Location: PIN_N29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[5]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[6]	=>  Location: PIN_P29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[7]	=>  Location: PIN_AT12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEG0[0]	=>  Location: PIN_AP19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEG0[1]	=>  Location: PIN_AN18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEG0[2]	=>  Location: PIN_AL17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEG0[3]	=>  Location: PIN_AM17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEG0[4]	=>  Location: PIN_AR19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEG0[5]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEG0[6]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEG0[7]	=>  Location: PIN_AW26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEG1[0]	=>  Location: PIN_AK17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEG1[1]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEG1[2]	=>  Location: PIN_AT18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEG1[3]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEG1[4]	=>  Location: PIN_AH16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEG1[5]	=>  Location: PIN_AU18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEG1[6]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SEG1[7]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[0]	=>  Location: PIN_AM34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[1]	=>  Location: PIN_N11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[2]	=>  Location: PIN_AG24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[3]	=>  Location: PIN_AR34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[4]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[5]	=>  Location: PIN_N33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[6]	=>  Location: PIN_M13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[7]	=>  Location: PIN_AN33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[8]	=>  Location: PIN_AV34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[9]	=>  Location: PIN_AP10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[10]	=>  Location: PIN_AU20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[11]	=>  Location: PIN_AM22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[12]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[13]	=>  Location: PIN_AL10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[14]	=>  Location: PIN_W12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[15]	=>  Location: PIN_AL32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[16]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[17]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[18]	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[19]	=>  Location: PIN_U31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[20]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[21]	=>  Location: PIN_P24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[22]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[23]	=>  Location: PIN_B29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[24]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[25]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[26]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[27]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[28]	=>  Location: PIN_AM31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[29]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[30]	=>  Location: PIN_M31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[31]	=>  Location: PIN_AJ13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[32]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[33]	=>  Location: PIN_AE35,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[34]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO0[35]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AD_SCLK	=>  Location: PIN_K29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AD_SDIO	=>  Location: PIN_R13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_CLK_A_N	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_CLK_A_P	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_CLK_B_N	=>  Location: PIN_AP21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_CLK_B_P	=>  Location: PIN_AN21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DSW[2]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DSW[3]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AW22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DSW[0]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DSW[7]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DSW[1]	=>  Location: PIN_AW18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DSW[6]	=>  Location: PIN_AT19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DSW[4]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DSW[5]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OSC	=>  Location: PIN_AR22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CPU_RESET	=>  Location: PIN_AC6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADB_DATA[0]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADB_DCO	=>  Location: PIN_AB34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADB_DATA[1]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADB_DATA[2]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADB_DATA[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADB_DATA[4]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADB_DATA[5]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADB_DATA[6]	=>  Location: PIN_AH34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADB_DATA[7]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADB_DATA[8]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADB_DATA[9]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADB_DATA[10]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADB_DATA[11]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADB_DATA[12]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADB_DATA[13]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_BAT_I[1]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_BAT_I_EOC	=>  Location: PIN_AC34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_BAT_I[3]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_BAT_I[0]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_BAT_I[2]	=>  Location: PIN_AM5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_BAT_V[5]	=>  Location: PIN_AU17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_BAT_V_EOC	=>  Location: PIN_AC35,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_BAT_V[4]	=>  Location: PIN_AP18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_BAT_V[1]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_BAT_V[0]	=>  Location: PIN_AP17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_BAT_V[3]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_BAT_V[2]	=>  Location: PIN_AM6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_BAT_V[7]	=>  Location: PIN_AN19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_BAT_V[6]	=>  Location: PIN_AV17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_BAT_I[5]	=>  Location: PIN_AT17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_BAT_I[7]	=>  Location: PIN_AL16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_BAT_I[4]	=>  Location: PIN_AM19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADC_BAT_I[6]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUTTON[2]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUTTON[0]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUTTON[1]	=>  Location: PIN_AC8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BUTTON[3]	=>  Location: PIN_AD9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADA_DATA[3]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADA_DATA[2]	=>  Location: PIN_AV20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADA_DATA[1]	=>  Location: PIN_AR20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADA_DATA[0]	=>  Location: PIN_AN20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADA_DCO	=>  Location: PIN_AA35,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADA_DATA[4]	=>  Location: PIN_AW20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADA_DATA[5]	=>  Location: PIN_AW19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADA_DATA[6]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADA_DATA[7]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADA_DATA[8]	=>  Location: PIN_AT20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADA_DATA[9]	=>  Location: PIN_AG9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADA_DATA[10]	=>  Location: PIN_AW21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADA_DATA[11]	=>  Location: PIN_AV19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADA_DATA[12]	=>  Location: PIN_AL6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADA_DATA[13]	=>  Location: PIN_AL5,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~dataout ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT1 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT2 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT3 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT4 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT5 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT6 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT7 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT8 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT9 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT10 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT11 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT12 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT13 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT14 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT15 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT16 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT17 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT18 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT19 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT20 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT21 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT22 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT23 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT24 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT25 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT26 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT27 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT28 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT29 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT30 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT31 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT32 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT33 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT34 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT35 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT36 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT37 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT38 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT39 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT71 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~dataout ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT1 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT2 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT3 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT4 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT5 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT6 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT7 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT8 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT9 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT10 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT11 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT12 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT13 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT14 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT15 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT16 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT17 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT18 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT19 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT20 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT21 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT22 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT23 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT24 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT25 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT26 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT27 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT28 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT29 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT30 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT31 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT32 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT33 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT34 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT35 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT36 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT37 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT38 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT39 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT71 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~dataout ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT1 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT2 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT3 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT4 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT5 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT6 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT7 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT8 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT9 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT10 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT11 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT12 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT13 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT14 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT15 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT16 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT17 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT18 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT19 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT20 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT21 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT22 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT23 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT24 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT25 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT26 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT27 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT28 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT29 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT30 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT31 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT32 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT33 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT34 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT35 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT36 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT37 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT38 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT39 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT71 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~dataout ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT1 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT2 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT3 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT4 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT5 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT6 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT7 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT8 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT9 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT10 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT11 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT12 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT13 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT14 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT15 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT16 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT17 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT18 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT19 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT20 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT21 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT22 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT23 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT24 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT25 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT26 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT27 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT28 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT29 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT30 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT31 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT32 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT33 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT34 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT35 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT36 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT37 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT38 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT39 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT71 ;
wire \ADA_OR~input_o ;
wire \ADB_OR~input_o ;
wire \AD_SCLK~input_o ;
wire \AD_SDIO~input_o ;
wire \FPGA_CLK_A_N~input_o ;
wire \FPGA_CLK_A_P~input_o ;
wire \FPGA_CLK_B_N~input_o ;
wire \FPGA_CLK_B_P~input_o ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \OSC~input_o ;
wire \PLL_inst|altpll_component|auto_generated|wire_pll1_fbout ;
wire \PLL_inst|altpll_component|auto_generated|wire_pll1_fbout~clkctrl_outclk ;
wire \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_FPGA_CLK_A_N_outclk ;
wire \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_FPGA_CLK_A_P_outclk ;
wire \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_FPGA_CLK_B_N_outclk ;
wire \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_FPGA_CLK_B_P_outclk ;
wire \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_d_outclk ;
wire \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~1_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~33_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~14 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~17_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~0_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~2_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~18 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~21_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~31_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~22 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~25_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~30_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|LessThan0~0_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~26 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~29_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~28_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~30 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~33_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~27_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~34 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~37_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~26_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~38 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~41_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~25_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~42 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~45_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~24_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~46 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~49_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~23_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~50 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~53_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~22_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~54 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~57_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~21_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~58 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~61_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~20_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~62 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~65_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~19_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~66 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~69_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~6_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~70 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~73_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~12_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~74 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~77_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~11_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~78 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~81_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~10_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~82 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~85_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~9_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~86 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~89_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~8_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~90 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~93_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~7_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~94 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~97_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~18_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~98 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~101_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~17_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~102 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~105_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~16_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~106 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~109_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~29_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~3_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~0_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~2_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~110 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~113_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~15_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~114 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~117_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~14_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~118 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~121_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~13_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~1_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~122 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~125_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~5_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~4_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~1_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~2 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~5_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~32_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~6 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~9_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~4_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~10 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~13_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~3_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~5_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~6_combout ;
wire \ADA_DCO~input_o ;
wire \ADA_DCO~inputclkctrl_outclk ;
wire \ADA_DATA[1]~input_o ;
wire \ADA_DATA[0]~input_o ;
wire \Add1~1_sumout ;
wire \ADA_DATA[2]~input_o ;
wire \Add1~2 ;
wire \Add1~5_sumout ;
wire \ADA_DATA[3]~input_o ;
wire \Add1~6 ;
wire \Add1~9_sumout ;
wire \ADC_A[3]~feeder_combout ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][4]~0_combout ;
wire \ADA_DATA[4]~input_o ;
wire \Add1~10 ;
wire \Add1~13_sumout ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][5]~1_combout ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_sumout ;
wire \ADA_DATA[5]~input_o ;
wire \Add1~14 ;
wire \Add1~17_sumout ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|romout[1][2]~2_combout ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][6]~combout ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_sumout ;
wire \ADA_DATA[6]~input_o ;
wire \Add1~18 ;
wire \Add1~21_sumout ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|romout[1][3]~3_combout ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9_sumout ;
wire \ADA_DATA[7]~input_o ;
wire \Add1~22 ;
wire \Add1~25_sumout ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|romout[1][4]~combout ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][8]~4_combout ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13_sumout ;
wire \ADA_DATA[8]~input_o ;
wire \Add1~26 ;
wire \Add1~29_sumout ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|romout[1][5]~5_combout ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][9]~6_combout ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17_sumout ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_sumout ;
wire \ADA_DATA[9]~input_o ;
wire \Add1~30 ;
wire \Add1~33_sumout ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|romout[2][2]~9_combout ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][10]~8_combout ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|romout[1][6]~7_combout ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18 ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21_sumout ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_sumout ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22 ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout ;
wire \ADA_DATA[10]~input_o ;
wire \Add1~34 ;
wire \Add1~37_sumout ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|romout[2][3]~10_combout ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_sumout ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|romout[1][8]~11_combout ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26 ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout ;
wire \ADA_DATA[11]~input_o ;
wire \Add1~38 ;
wire \Add1~41_sumout ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|romout[2][4]~combout ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13_sumout ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|romout[1][9]~12_combout ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30 ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~33_sumout ;
wire \ADA_DATA[12]~input_o ;
wire \Add1~42 ;
wire \Add1~45_sumout ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|romout[2][5]~13_combout ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1_sumout ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14 ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17_sumout ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|_~0_combout ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34 ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~37_sumout ;
wire \ADA_DATA[13]~input_o ;
wire \Add1~46 ;
wire \Add1~49_sumout ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|romout[2][6]~14_combout ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2 ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5_sumout ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18 ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21_sumout ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~38 ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~41_sumout ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6 ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9_sumout ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22 ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25_sumout ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|romout[2][8]~15_combout ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10 ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13_sumout ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26 ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29_sumout ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|romout[2][9]~16_combout ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14 ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17_sumout ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30 ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33_sumout ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|_~1_combout ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18 ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21_sumout ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34 ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37_sumout ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22 ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25_sumout ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38 ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41_sumout ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26 ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~29_sumout ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42 ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45_sumout ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~30 ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~33_sumout ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46 ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~49_sumout ;
wire \delta_control|count_reg~0_combout ;
wire \CPU_RESET~input_o ;
wire \CPU_RESET~inputclkctrl_outclk ;
wire \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~1_sumout ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~42 ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~45_sumout ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~46 ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~49_sumout ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~50 ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~53_sumout ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~54 ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~57_sumout ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~58 ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~61_sumout ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~62 ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~65_sumout ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~66 ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~69_sumout ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~70 ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~73_sumout ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~74 ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~77_sumout ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~78 ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~81_sumout ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~82 ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~85_sumout ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~86 ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~89_sumout ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~90 ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~93_sumout ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~94 ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~97_sumout ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~98 ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~101_sumout ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~102 ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~105_sumout ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~106 ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~109_sumout ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~110 ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~113_sumout ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~114 ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~117_sumout ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~118 ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~121_sumout ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~122 ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~125_sumout ;
wire \debounce_4bit_inst|DB[3].db_core|r_switch_state~3_combout ;
wire \debounce_4bit_inst|DB[3].db_core|r_switch_state~2_combout ;
wire \debounce_4bit_inst|DB[3].db_core|r_switch_state~4_combout ;
wire \debounce_4bit_inst|DB[3].db_core|r_switch_state~5_combout ;
wire \BUTTON[3]~input_o ;
wire \debounce_4bit_inst|DB[3].db_core|always0~0_combout ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~2 ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~5_sumout ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~6 ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~9_sumout ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~10 ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~13_sumout ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~14 ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~17_sumout ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~18 ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~21_sumout ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~22 ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~25_sumout ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~26 ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~29_sumout ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~30 ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~33_sumout ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~34 ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~37_sumout ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~38 ;
wire \debounce_4bit_inst|DB[3].db_core|Add0~41_sumout ;
wire \debounce_4bit_inst|DB[3].db_core|r_switch_state~0_combout ;
wire \debounce_4bit_inst|DB[3].db_core|r_switch_state~1_combout ;
wire \debounce_4bit_inst|DB[3].db_core|LessThan0~0_combout ;
wire \debounce_4bit_inst|DB[3].db_core|r_switch_state~6_combout ;
wire \debounce_4bit_inst|DB[3].db_core|r_switch_state~7_combout ;
wire \debounce_4bit_inst|DB[3].db_core|r_switch_state~8_combout ;
wire \debounce_4bit_inst|DB[3].db_core|r_switch_state~q ;
wire \delta_control|inc_btn_prev~q ;
wire \delta_control|always0~0_combout ;
wire \delta_control|count_reg~1_combout ;
wire \delta_control|Add0~0_combout ;
wire \delta_control|count_reg~5_combout ;
wire \delta_control|count_reg~4_combout ;
wire \delta_control|LessThan0~0_combout ;
wire \delta_control|count_reg~3_combout ;
wire \delta_control|count_reg~2_combout ;
wire \BUTTON[2]~input_o ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~1_sumout ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~42 ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~45_sumout ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~46 ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~49_sumout ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~50 ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~53_sumout ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~54 ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~57_sumout ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~58 ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~61_sumout ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~62 ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~65_sumout ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~66 ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~69_sumout ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~70 ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~73_sumout ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~74 ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~77_sumout ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~78 ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~81_sumout ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~82 ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~85_sumout ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~86 ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~89_sumout ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~90 ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~93_sumout ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~94 ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~97_sumout ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~98 ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~101_sumout ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~102 ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~105_sumout ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~106 ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~109_sumout ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~110 ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~113_sumout ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~114 ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~117_sumout ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~118 ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~121_sumout ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~122 ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~125_sumout ;
wire \debounce_4bit_inst|DB[2].db_core|r_switch_state~4_combout ;
wire \debounce_4bit_inst|DB[2].db_core|r_switch_state~3_combout ;
wire \debounce_4bit_inst|DB[2].db_core|r_switch_state~2_combout ;
wire \debounce_4bit_inst|DB[2].db_core|r_switch_state~5_combout ;
wire \debounce_4bit_inst|DB[2].db_core|r_switch_state~1_combout ;
wire \debounce_4bit_inst|DB[2].db_core|r_switch_state~0_combout ;
wire \debounce_4bit_inst|DB[2].db_core|LessThan0~0_combout ;
wire \debounce_4bit_inst|DB[2].db_core|always0~0_combout ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~2 ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~5_sumout ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~6 ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~9_sumout ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~10 ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~13_sumout ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~14 ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~17_sumout ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~18 ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~21_sumout ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~22 ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~25_sumout ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~26 ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~29_sumout ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~30 ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~33_sumout ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~34 ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~37_sumout ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~38 ;
wire \debounce_4bit_inst|DB[2].db_core|Add0~41_sumout ;
wire \debounce_4bit_inst|DB[2].db_core|r_switch_state~6_combout ;
wire \debounce_4bit_inst|DB[2].db_core|r_switch_state~7_combout ;
wire \debounce_4bit_inst|DB[2].db_core|r_switch_state~8_combout ;
wire \debounce_4bit_inst|DB[2].db_core|r_switch_state~q ;
wire \BUTTON[0]~input_o ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~1_sumout ;
wire \debounce_4bit_inst|DB[0].db_core|r_switch_state~1_combout ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~46 ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~49_sumout ;
wire \debounce_4bit_inst|DB[0].db_core|r_switch_state~0_combout ;
wire \debounce_4bit_inst|DB[0].db_core|LessThan0~0_combout ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~50 ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~53_sumout ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~54 ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~57_sumout ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~58 ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~61_sumout ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~62 ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~65_sumout ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~66 ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~69_sumout ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~70 ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~73_sumout ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~74 ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~77_sumout ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~78 ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~81_sumout ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~82 ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~85_sumout ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~86 ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~89_sumout ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~90 ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~93_sumout ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~94 ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~97_sumout ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~98 ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~101_sumout ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~102 ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~105_sumout ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~106 ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~109_sumout ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~110 ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~113_sumout ;
wire \debounce_4bit_inst|DB[0].db_core|r_switch_state~3_combout ;
wire \debounce_4bit_inst|DB[0].db_core|r_switch_state~2_combout ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~114 ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~117_sumout ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~118 ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~121_sumout ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~122 ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~125_sumout ;
wire \debounce_4bit_inst|DB[0].db_core|r_switch_state~4_combout ;
wire \debounce_4bit_inst|DB[0].db_core|r_switch_state~5_combout ;
wire \debounce_4bit_inst|DB[0].db_core|always0~0_combout ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~2 ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~5_sumout ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~6 ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~9_sumout ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~10 ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~13_sumout ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~14 ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~17_sumout ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~18 ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~21_sumout ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~22 ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~25_sumout ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~26 ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~29_sumout ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~30 ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~33_sumout ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~34 ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~37_sumout ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~38 ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~41_sumout ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~42 ;
wire \debounce_4bit_inst|DB[0].db_core|Add0~45_sumout ;
wire \debounce_4bit_inst|DB[0].db_core|r_switch_state~6_combout ;
wire \debounce_4bit_inst|DB[0].db_core|r_switch_state~7_combout ;
wire \debounce_4bit_inst|DB[0].db_core|r_switch_state~8_combout ;
wire \debounce_4bit_inst|DB[0].db_core|r_switch_state~q ;
wire \phi_control|dec_btn_prev~q ;
wire \phi_control|always0~0_combout ;
wire \phi_control|Add0~25_sumout ;
wire \phi_control|Add1~1_sumout ;
wire \phi_control|count_reg~2_combout ;
wire \phi_control|count_reg~4_combout ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~1_sumout ;
wire \BUTTON[1]~input_o ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~50 ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~53_sumout ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~54 ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~57_sumout ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~58 ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~61_sumout ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~62 ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~65_sumout ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~66 ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~69_sumout ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~70 ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~73_sumout ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~74 ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~77_sumout ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~78 ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~81_sumout ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~82 ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~85_sumout ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~86 ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~89_sumout ;
wire \debounce_4bit_inst|DB[1].db_core|r_switch_state~2_combout ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~90 ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~93_sumout ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~94 ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~97_sumout ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~98 ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~101_sumout ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~102 ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~105_sumout ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~106 ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~109_sumout ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~110 ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~113_sumout ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~114 ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~117_sumout ;
wire \debounce_4bit_inst|DB[1].db_core|r_switch_state~1_combout ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~118 ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~121_sumout ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~122 ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~125_sumout ;
wire \debounce_4bit_inst|DB[1].db_core|r_switch_state~3_combout ;
wire \debounce_4bit_inst|DB[1].db_core|r_switch_state~4_combout ;
wire \debounce_4bit_inst|DB[1].db_core|always0~0_combout ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~2 ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~5_sumout ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~6 ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~9_sumout ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~10 ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~13_sumout ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~14 ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~17_sumout ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~18 ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~21_sumout ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~22 ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~25_sumout ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~26 ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~29_sumout ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~30 ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~33_sumout ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~34 ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~37_sumout ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~38 ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~41_sumout ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~42 ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~45_sumout ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~46 ;
wire \debounce_4bit_inst|DB[1].db_core|Add0~49_sumout ;
wire \debounce_4bit_inst|DB[1].db_core|r_switch_state~0_combout ;
wire \debounce_4bit_inst|DB[1].db_core|LessThan0~0_combout ;
wire \debounce_4bit_inst|DB[1].db_core|LessThan0~1_combout ;
wire \debounce_4bit_inst|DB[1].db_core|r_switch_state~6_combout ;
wire \debounce_4bit_inst|DB[1].db_core|r_switch_state~5_combout ;
wire \debounce_4bit_inst|DB[1].db_core|r_switch_state~7_combout ;
wire \debounce_4bit_inst|DB[1].db_core|r_switch_state~8_combout ;
wire \debounce_4bit_inst|DB[1].db_core|r_switch_state~q ;
wire \phi_control|inc_btn_prev~q ;
wire \phi_control|count_reg[0]~1_combout ;
wire \phi_control|Add0~1_sumout ;
wire \phi_control|Add0~21_sumout ;
wire \phi_control|Add0~2 ;
wire \phi_control|Add0~5_sumout ;
wire \phi_control|Add1~2 ;
wire \phi_control|Add1~5_sumout ;
wire \phi_control|count_reg~14_combout ;
wire \phi_control|count_reg~15_combout ;
wire \phi_control|Add0~6 ;
wire \phi_control|Add0~9_sumout ;
wire \phi_control|Add1~6 ;
wire \phi_control|Add1~10 ;
wire \phi_control|Add1~13_sumout ;
wire \phi_control|count_reg~10_combout ;
wire \phi_control|count_reg~11_combout ;
wire \phi_control|Add0~10 ;
wire \phi_control|Add0~13_sumout ;
wire \phi_control|Add0~14 ;
wire \phi_control|Add0~17_sumout ;
wire \phi_control|count_reg[0]~3_combout ;
wire \phi_control|Add1~14 ;
wire \phi_control|Add1~17_sumout ;
wire \phi_control|count_reg~8_combout ;
wire \phi_control|count_reg~9_combout ;
wire \phi_control|Add0~18 ;
wire \phi_control|Add0~22 ;
wire \phi_control|Add0~26 ;
wire \phi_control|Add0~30 ;
wire \phi_control|Add0~33_sumout ;
wire \phi_control|Add1~18 ;
wire \phi_control|Add1~21_sumout ;
wire \phi_control|count_reg~6_combout ;
wire \phi_control|count_reg~7_combout ;
wire \phi_control|Add1~22 ;
wire \phi_control|Add1~25_sumout ;
wire \phi_control|count_reg~5_combout ;
wire \phi_control|Add1~26 ;
wire \phi_control|Add1~29_sumout ;
wire \phi_control|count_reg~0_combout ;
wire \phi_control|Add0~29_sumout ;
wire \phi_control|Add1~9_sumout ;
wire \phi_control|count_reg~12_combout ;
wire \phi_control|count_reg~13_combout ;
wire \hybrid_control_mixed_inst|Add0~2 ;
wire \hybrid_control_mixed_inst|Add0~6 ;
wire \hybrid_control_mixed_inst|Add0~9_sumout ;
wire \hybrid_control_mixed_inst|Add0~10 ;
wire \hybrid_control_mixed_inst|Add0~13_sumout ;
wire \hybrid_control_mixed_inst|Add0~14 ;
wire \hybrid_control_mixed_inst|Add0~18 ;
wire \hybrid_control_mixed_inst|Add0~22 ;
wire \hybrid_control_mixed_inst|Add0~26 ;
wire \hybrid_control_mixed_inst|Add0~29_sumout ;
wire \hybrid_control_mixed_inst|Add0~21_sumout ;
wire \hybrid_control_mixed_inst|Add0~25_sumout ;
wire \hybrid_control_mixed_inst|Add0~17_sumout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal452~0_combout ;
wire \hybrid_control_mixed_inst|Add0~30 ;
wire \hybrid_control_mixed_inst|Add0~33_sumout ;
wire \hybrid_control_mixed_inst|Add0~1_sumout ;
wire \hybrid_control_mixed_inst|Add0~5_sumout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal428~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideNor0~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideNor0~1_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideNor0~2_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~3_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal420~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal516~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~2_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal377~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal480~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~1_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~2_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~1_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal360~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal484~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~1_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal213~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~1_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~5_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal312~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal212~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal212~1_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~4_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal441~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal467~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal524~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~1_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~6_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~7_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal340~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal270~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal343~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal376~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal508~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~2_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal502~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~15_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal277~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal215~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~13_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~14_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~16_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~17_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal314~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~1_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal526~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~1_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal528~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~2_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~4_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal372~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal374~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal290~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal532~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~3_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~5_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal341~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~6DUPLICATE_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal344~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~1_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal490~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal505~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~1_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~1_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~2_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~1_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~2_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal357~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal395~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~3_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~7_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal437~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal504~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~4_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~8_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~5_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~6_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~5_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~1_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~1_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~6_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~3_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal356~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~1_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~2_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~4_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal464~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal390~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~10_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal444~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~11_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~7_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal510~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal531~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal446~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~8_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~9_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~12_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~8_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~9_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal310~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal310~1_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal426~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~3_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~2_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal474~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal442~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~4_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~7_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~10_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal442~1_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal524~1_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal439~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~3_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~11_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~9_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~1_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal325~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~4_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~19_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal376~1_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~15_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal281~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~17_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~16_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~18_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~13_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal530~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~14_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal271~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~5_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~10_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal492~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~11_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal503~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~1_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~12_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~20_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~2_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~1_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~3_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal213~1_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~4_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~5_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal506~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~3_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~2_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~5_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal347~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~7_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal280~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~4_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~5_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~6_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~8_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~4_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~5_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal359~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~9_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~6_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~8_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~12_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~10_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~11_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~13_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~14_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal525~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal375~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~6_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~4_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~2_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~3_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~5_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~1_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~7_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~9_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~7_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal500~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~19_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~8_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~10_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~2_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~3_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~18_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~1_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal483~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~2_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal398~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~3_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~4_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~3DUPLICATE_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~4_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~5_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~1DUPLICATE_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~2_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal422~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~4_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal391~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~3_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~1_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~5_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~6_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal382~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~1_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~2_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~7_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal208~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~13DUPLICATE_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~12_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal452~0DUPLICATE_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~3_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~14_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal330~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~11_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~6_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~7_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal529~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~9_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal327~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~8_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~10_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~6_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~7_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal484~0DUPLICATE_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~20_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~7_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal342~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~5_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~8_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~6_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal306~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~9_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~9_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~15_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal276~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~17_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal227~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~15_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~16_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~18_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal358~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~8_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~9_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal313~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal309~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal501~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~2_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal388~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~1_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~1_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~3_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~4_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~1_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~8_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~12_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~10_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal461~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal211~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal345~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~11_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~13_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~15_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~6_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~14_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~16_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~17_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal346~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~27_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~3_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~31_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal389~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~32_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal315~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~30DUPLICATE_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~33_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal522~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~28_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~29_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal229~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal311~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~24_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~25_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~4DUPLICATE_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~7_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~26_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~34_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~19_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~20_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal465~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal305~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~22_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal313~1_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal217~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal251~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~21_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~23_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~13_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~11_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~12_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~5_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~17_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~16_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~14_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~15_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~18_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~19_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~7_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~25_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~8_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~2_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~9_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~5_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~3_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~4_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~21_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~24_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~6_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~10_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~9_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~10_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~13_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal371~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~14_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~15_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~16_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal403~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~8_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal282~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~18_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~19_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~20_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~21_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal475~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~13_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal486~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~22_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~23_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~17_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~22_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~11_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~12_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~18_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~1_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~10_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~11_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~9DUPLICATE_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal312~1_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~10_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~11_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~6_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~12_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~14_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~13_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal440~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~19_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal205~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~21_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~20_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~8_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~43_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal209~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~9_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~12_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~23_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~25_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~22_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~24_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~10DUPLICATE_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~26_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~25_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~29_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~31_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~28_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~30_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~32_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~27_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~33_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~20_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~21_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~18_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~17_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~19_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~30_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~22_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~9_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~23_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal539~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~26_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~15_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~16_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~24DUPLICATE_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~22_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~23_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~21_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~24_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~25_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~1DUPLICATE_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~26_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~27_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~6_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~17_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~18_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~19_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~7_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~14_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~2_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~11_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~15_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~16_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~20_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~13_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~12_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~29_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~28_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~30_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~31_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~32_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal466~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~8_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~34_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~35_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~33_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~23_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~24_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~36_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~24_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~22DUPLICATE_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~27_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~28_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal393~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~29_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal301~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~31_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~30_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~32_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal379~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~25_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~26_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~33_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~9_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~13_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~12_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~14_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~26_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~27_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~2_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~28_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~3_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~31_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~30_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~29_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~32_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~33_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~34_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~6DUPLICATE_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~39_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~35_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~36_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~37_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~38_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~6_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~1_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~4_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~10_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~15_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~16_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~17_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~18_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~23_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~16_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~12DUPLICATE_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~27_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~28_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~13_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~11_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~12_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~14_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~21_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~22_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~19_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~20_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~15_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~30_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal373~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~31_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal277~1_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~32_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~24_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal233~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~25_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~3_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~4_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~20_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~21_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~18_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~17_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~19_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~29_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~22_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~5_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~2_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~3_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr0~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~1_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~4_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~6_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr0~1_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr0~2_combout ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~dataout ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT1 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT2 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT3 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT4 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT5 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT6 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT7 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT8 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT9 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT10 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT11 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT12 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT13 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT14 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT15 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT16 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT17 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT18 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT19 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT20 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT21 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT22 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT23 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT24 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT25 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT26 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT27 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT28 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT29 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT30 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT31 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT32 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT33 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT34 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT35 ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][2]~17_combout ;
wire \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][3]~18_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~DUPLICATE_combout ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~dataout ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT1 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT2 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT3 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT4 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT5 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT6 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT7 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT8 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT9 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT10 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT11 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT12 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT13 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT14 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT15 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT16 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT17 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT18 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT19 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT20 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT21 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT22 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT23 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT24 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT25 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT26 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT27 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT28 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT29 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT30 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT31 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT32 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT33 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT34 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT35 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~dataout ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT1 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT2 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT3 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT4 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT5 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT6 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT7 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT8 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT9 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT10 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT11 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT12 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT13 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT14 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT15 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT16 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT17 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT18 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT19 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT20 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT21 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT22 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT23 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT24 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT25 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT26 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT27 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT28 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT29 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT30 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT31 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT32 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT33 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT34 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT35 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~dataout ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT1 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT2 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT3 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT4 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT5 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT6 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT7 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT8 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT9 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT10 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT11 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT12 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT13 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT14 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT15 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT16 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT17 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT18 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT19 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT20 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT21 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT22 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT23 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT24 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT25 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT26 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT27 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT28 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT29 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT30 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT31 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT32 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT33 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT34 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT35 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT70 ;
wire \ADB_DCO~input_o ;
wire \ADB_DCO~inputclkctrl_outclk ;
wire \ADB_DATA[2]~input_o ;
wire \ADB_DATA[1]~input_o ;
wire \ADB_DATA[0]~input_o ;
wire \Add2~2 ;
wire \Add2~6 ;
wire \Add2~9_sumout ;
wire \ADB_DATA[3]~input_o ;
wire \Add2~10 ;
wire \Add2~13_sumout ;
wire \Add2~1_sumout ;
wire \Add2~5_sumout ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][4]~0_combout ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][5]~1_combout ;
wire \ADB_DATA[4]~input_o ;
wire \Add2~14 ;
wire \Add2~17_sumout ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1_sumout ;
wire \ADB_DATA[5]~input_o ;
wire \Add2~18 ;
wire \Add2~21_sumout ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][6]~combout ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2 ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_sumout ;
wire \ADB_DATA[6]~input_o ;
wire \Add2~22 ;
wire \Add2~25_sumout ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|romout[1][3]~2_combout ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][7]~combout ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6 ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9_sumout ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][8]~3_combout ;
wire \ADB_DATA[7]~input_o ;
wire \Add2~26 ;
wire \Add2~29_sumout ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|romout[1][4]~combout ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10 ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13_sumout ;
wire \ADB_DATA[8]~input_o ;
wire \Add2~30 ;
wire \Add2~33_sumout ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|romout[1][5]~combout ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][9]~4_combout ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14 ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17_sumout ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_sumout ;
wire \ADB_DATA[9]~input_o ;
wire \Add2~34 ;
wire \Add2~37_sumout ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|romout[1][6]~combout ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][4]~5_combout ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18 ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21_sumout ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_sumout ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|romout[1][7]~combout ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22 ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout ;
wire \ADB_DATA[10]~input_o ;
wire \Add2~38 ;
wire \Add2~41_sumout ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|romout[2][3]~6_combout ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_sumout ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|romout[1][8]~combout ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26 ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout ;
wire \ADB_DATA[11]~input_o ;
wire \Add2~42 ;
wire \Add2~45_sumout ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|romout[2][4]~combout ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13_sumout ;
wire \ADB_DATA[12]~input_o ;
wire \Add2~46 ;
wire \Add2~49_sumout ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|romout[2][5]~combout ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~1_sumout ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|romout[1][9]~combout ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~30 ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~33_sumout ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14 ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17_sumout ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|_~0_combout ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~34 ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~37_sumout ;
wire \ADB_DATA[13]~input_o ;
wire \Add2~50 ;
wire \Add2~53_sumout ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|romout[2][6]~combout ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~2 ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~5_sumout ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18 ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21_sumout ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|romout[2][7]~combout ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~6 ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~9_sumout ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~38 ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~41_sumout ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22 ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25_sumout ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|romout[2][8]~combout ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~10 ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~13_sumout ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26 ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29_sumout ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|romout[2][9]~combout ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~14 ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~17_sumout ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30 ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33_sumout ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|_~1_combout ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~18 ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~21_sumout ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34 ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37_sumout ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~22 ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~25_sumout ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38 ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41_sumout ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~26 ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~29_sumout ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42 ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45_sumout ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~30 ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~33_sumout ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46 ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~49_sumout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~35_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~36_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~33_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~34_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~37_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~38_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~11_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~12_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal447~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~4_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~39_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~23DUPLICATE_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~40_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~10_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~41_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~42_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~15DUPLICATE_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~14_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~20_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~22_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~21_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~23_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~30_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~29_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~26_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~27_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~13_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~28_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~17_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~16_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~15_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~18_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~19_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~5_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~6_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~7_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~27DUPLICATE_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~25DUPLICATE_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~36_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~32_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~31_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~33_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~34_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~5_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~6_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~7_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~35_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~8_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~9_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~10_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~11_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~12_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~DUPLICATE_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~43_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~42_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~44_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~10_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~45_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~46_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~37_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~38_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~39_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~40_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~41_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~47_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~5_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~6_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~10_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~9_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~8_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~9_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~10_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~11_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~11_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~12_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~7_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~8_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal314~1_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~14_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~15_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~13_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~7_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~8_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~9_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~25_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~26_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~11_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~12_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~22_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~23_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~24_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~11_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~10_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~13_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~0DUPLICATE_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~16_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~20_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~19_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~21DUPLICATE_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~13_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~14_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~12_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~17_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~18_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~15_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~16_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~DUPLICATE_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~15_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~13_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~14_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~12_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~1_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~16_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~17_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~31_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~30_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~32_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~34_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~33_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~27_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~28_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~29_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~34_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~18_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~17_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~19_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~20_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~21_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~24_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~25_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~22_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~23_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~28_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~27_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~26_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~29_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~30_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~34_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~21_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~22_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~23_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~16_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~1_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~15_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~14_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~17_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~18_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~19_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~20_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~21_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~40_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~38_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~39_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~41DUPLICATE_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~36_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~35_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~37_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~41_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~43_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~44_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~42_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~45_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~13_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~46_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~47_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~18_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~19_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~20_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~21_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~22_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~49_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~50_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~51_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~48_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~1_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~2_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~3_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~5_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~4_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr11~1_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr11~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr11~2_combout ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~dataout ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT1 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT2 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT3 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT4 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT5 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT6 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT7 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT8 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT9 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT10 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT11 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT12 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT13 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT14 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT15 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT16 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT17 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT18 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT19 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT20 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT21 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT22 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT23 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT24 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT25 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT26 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT27 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT28 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT29 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT30 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT31 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT32 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT33 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT34 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT35 ;
wire \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][3]~7_combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~combout ;
wire \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~DUPLICATE_combout ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~dataout ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT1 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT2 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT3 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT4 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT5 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT6 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT7 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT8 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT9 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT10 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT11 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT12 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT13 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT14 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT15 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT16 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT17 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT18 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT19 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT20 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT21 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT22 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT23 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT24 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT25 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT26 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT27 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT28 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT29 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT30 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT31 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT32 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT33 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT34 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT35 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~dataout ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT1 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT2 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT3 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT4 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT5 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT6 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT7 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT8 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT9 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT10 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT11 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT12 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT13 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT14 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT15 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT16 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT17 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT18 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT19 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT20 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT21 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT22 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT23 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT24 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT25 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT26 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT27 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT28 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT29 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT30 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT31 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT32 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT33 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT34 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT35 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~dataout ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT1 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT2 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT3 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT4 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT5 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT6 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT7 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT8 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT9 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT10 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT11 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT12 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT13 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT14 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT15 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT16 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT17 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT18 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT19 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT20 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT21 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT22 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT23 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT24 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT25 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT26 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT27 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT28 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT29 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT30 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT31 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT32 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT33 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT34 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT35 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT70 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT69 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT69 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT68 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT68 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT67 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT67 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT66 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT66 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT65 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT65 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT64 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT64 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT63 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT63 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT62 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT62 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT61 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT61 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT60 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT60 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT59 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT59 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT58 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT58 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT57 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT57 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT56 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT56 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT55 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT55 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT54 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT54 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT53 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT53 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT52 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT52 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT51 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT51 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT50 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT50 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT49 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT49 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT48 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT48 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT47 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT47 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT46 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT46 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT45 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT45 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT44 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT44 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT43 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT43 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT42 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT42 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT41 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT41 ;
wire \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT40 ;
wire \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT40 ;
wire \hybrid_control_mixed_inst|Add2~2 ;
wire \hybrid_control_mixed_inst|Add2~6 ;
wire \hybrid_control_mixed_inst|Add2~10 ;
wire \hybrid_control_mixed_inst|Add2~14 ;
wire \hybrid_control_mixed_inst|Add2~18 ;
wire \hybrid_control_mixed_inst|Add2~22 ;
wire \hybrid_control_mixed_inst|Add2~26 ;
wire \hybrid_control_mixed_inst|Add2~30 ;
wire \hybrid_control_mixed_inst|Add2~34 ;
wire \hybrid_control_mixed_inst|Add2~38 ;
wire \hybrid_control_mixed_inst|Add2~42 ;
wire \hybrid_control_mixed_inst|Add2~46 ;
wire \hybrid_control_mixed_inst|Add2~50 ;
wire \hybrid_control_mixed_inst|Add2~54 ;
wire \hybrid_control_mixed_inst|Add2~58 ;
wire \hybrid_control_mixed_inst|Add2~62 ;
wire \hybrid_control_mixed_inst|Add2~66 ;
wire \hybrid_control_mixed_inst|Add2~70 ;
wire \hybrid_control_mixed_inst|Add2~74 ;
wire \hybrid_control_mixed_inst|Add2~78 ;
wire \hybrid_control_mixed_inst|Add2~82 ;
wire \hybrid_control_mixed_inst|Add2~86 ;
wire \hybrid_control_mixed_inst|Add2~90 ;
wire \hybrid_control_mixed_inst|Add2~94 ;
wire \hybrid_control_mixed_inst|Add2~98 ;
wire \hybrid_control_mixed_inst|Add2~102 ;
wire \hybrid_control_mixed_inst|Add2~106 ;
wire \hybrid_control_mixed_inst|Add2~110 ;
wire \hybrid_control_mixed_inst|Add2~114 ;
wire \hybrid_control_mixed_inst|Add2~118 ;
wire \hybrid_control_mixed_inst|Add2~121_sumout ;
wire \hybrid_control_mixed_inst|Add2~117_sumout ;
wire \hybrid_control_mixed_inst|Add2~113_sumout ;
wire \hybrid_control_mixed_inst|Add2~109_sumout ;
wire \hybrid_control_mixed_inst|Add2~105_sumout ;
wire \hybrid_control_mixed_inst|Add2~101_sumout ;
wire \hybrid_control_mixed_inst|Add2~97_sumout ;
wire \hybrid_control_mixed_inst|Add2~93_sumout ;
wire \hybrid_control_mixed_inst|Add2~89_sumout ;
wire \hybrid_control_mixed_inst|Add2~85_sumout ;
wire \hybrid_control_mixed_inst|Add2~81_sumout ;
wire \hybrid_control_mixed_inst|Add2~77_sumout ;
wire \hybrid_control_mixed_inst|Add2~73_sumout ;
wire \hybrid_control_mixed_inst|Add2~69_sumout ;
wire \hybrid_control_mixed_inst|Add2~65_sumout ;
wire \hybrid_control_mixed_inst|Add2~61_sumout ;
wire \hybrid_control_mixed_inst|Add2~57_sumout ;
wire \hybrid_control_mixed_inst|Add2~53_sumout ;
wire \hybrid_control_mixed_inst|Add2~49_sumout ;
wire \hybrid_control_mixed_inst|Add2~45_sumout ;
wire \hybrid_control_mixed_inst|Add2~41_sumout ;
wire \hybrid_control_mixed_inst|Add2~37_sumout ;
wire \hybrid_control_mixed_inst|Add2~33_sumout ;
wire \hybrid_control_mixed_inst|Add2~29_sumout ;
wire \hybrid_control_mixed_inst|Add2~25_sumout ;
wire \hybrid_control_mixed_inst|Add2~21_sumout ;
wire \hybrid_control_mixed_inst|Add2~17_sumout ;
wire \hybrid_control_mixed_inst|Add2~13_sumout ;
wire \hybrid_control_mixed_inst|Add2~9_sumout ;
wire \hybrid_control_mixed_inst|Add2~5_sumout ;
wire \hybrid_control_mixed_inst|Add2~1_sumout ;
wire \hybrid_control_mixed_inst|Add3~2_cout ;
wire \hybrid_control_mixed_inst|Add3~6_cout ;
wire \hybrid_control_mixed_inst|Add3~10_cout ;
wire \hybrid_control_mixed_inst|Add3~14_cout ;
wire \hybrid_control_mixed_inst|Add3~18_cout ;
wire \hybrid_control_mixed_inst|Add3~22_cout ;
wire \hybrid_control_mixed_inst|Add3~26_cout ;
wire \hybrid_control_mixed_inst|Add3~30_cout ;
wire \hybrid_control_mixed_inst|Add3~34_cout ;
wire \hybrid_control_mixed_inst|Add3~38_cout ;
wire \hybrid_control_mixed_inst|Add3~42_cout ;
wire \hybrid_control_mixed_inst|Add3~46_cout ;
wire \hybrid_control_mixed_inst|Add3~50_cout ;
wire \hybrid_control_mixed_inst|Add3~54_cout ;
wire \hybrid_control_mixed_inst|Add3~58_cout ;
wire \hybrid_control_mixed_inst|Add3~62_cout ;
wire \hybrid_control_mixed_inst|Add3~66_cout ;
wire \hybrid_control_mixed_inst|Add3~70_cout ;
wire \hybrid_control_mixed_inst|Add3~74_cout ;
wire \hybrid_control_mixed_inst|Add3~78_cout ;
wire \hybrid_control_mixed_inst|Add3~82_cout ;
wire \hybrid_control_mixed_inst|Add3~86_cout ;
wire \hybrid_control_mixed_inst|Add3~90_cout ;
wire \hybrid_control_mixed_inst|Add3~94_cout ;
wire \hybrid_control_mixed_inst|Add3~98_cout ;
wire \hybrid_control_mixed_inst|Add3~102_cout ;
wire \hybrid_control_mixed_inst|Add3~106_cout ;
wire \hybrid_control_mixed_inst|Add3~110_cout ;
wire \hybrid_control_mixed_inst|Add3~114_cout ;
wire \hybrid_control_mixed_inst|Add3~117_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~1_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~6 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~9_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~10 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~13_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~14 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~17_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~18 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~21_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~22 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~25_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~26 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~29_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~30 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~33_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~34 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~37_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~38 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~41_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~42 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~45_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~46 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~49_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~50 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~53_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~54 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~57_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~58 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~61_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~62 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~65_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~66 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~69_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~70 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~73_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~74 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~77_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~78 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~81_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~82 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~85_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~86 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~89_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~90 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~93_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~94 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~97_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~98 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~101_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~102 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~105_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~106 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~109_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~110 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~113_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~114 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~117_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~118 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~121_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~122 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~125_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~3_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~0_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~4_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~1_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~2_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~5_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~2 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~5_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~6_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~q ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout ;
wire \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr10~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr9~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr8~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr7~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr6~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr5~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr4~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr3~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr2~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr1~0_combout ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~dataout ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT1 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT2 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT3 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT4 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT5 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT6 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT7 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT8 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT9 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT10 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT11 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT12 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT13 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT14 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT15 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT16 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT17 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT18 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT19 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT20 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT21 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT22 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT23 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT24 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT25 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT26 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT27 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT28 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT29 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT30 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT31 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT32 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT33 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT34 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT35 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~dataout ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT1 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT2 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT3 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT4 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT5 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT6 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT7 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT8 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT9 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT10 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT11 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT12 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT13 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT14 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT15 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT16 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT17 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT18 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT19 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT20 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT21 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT22 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT23 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT24 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT25 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT26 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT27 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT28 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT29 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT30 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT31 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT32 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT33 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT34 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT35 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~dataout ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT1 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT2 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT3 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT4 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT5 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT6 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT7 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT8 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT9 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT10 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT11 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT12 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT13 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT14 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT15 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT16 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT17 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT18 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT19 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT20 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT21 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT22 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT23 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT24 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT25 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT26 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT27 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT28 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT29 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT30 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT31 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT32 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT33 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT34 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT35 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~dataout ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT1 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT2 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT3 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT4 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT5 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT6 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT7 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT8 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT9 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT10 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT11 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT12 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT13 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT14 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT15 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT16 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT17 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT18 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT19 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT20 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT21 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT22 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT23 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT24 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT25 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT26 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT27 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT28 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT29 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT30 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT31 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT32 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT33 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT34 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT35 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT70 ;
wire \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr21~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr20~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr19~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr18~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr17~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr16~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr15~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr14~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr13~0_combout ;
wire \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr12~0_combout ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~dataout ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT1 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT2 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT3 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT4 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT5 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT6 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT7 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT8 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT9 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT10 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT11 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT12 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT13 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT14 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT15 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT16 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT17 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT18 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT19 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT20 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT21 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT22 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT23 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT24 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT25 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT26 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT27 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT28 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT29 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT30 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT31 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT32 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT33 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT34 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT35 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~dataout ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT1 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT2 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT3 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT4 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT5 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT6 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT7 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT8 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT9 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT10 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT11 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT12 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT13 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT14 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT15 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT16 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT17 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT18 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT19 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT20 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT21 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT22 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT23 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT24 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT25 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT26 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT27 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT28 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT29 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT30 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT31 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT32 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT33 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT34 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT35 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~dataout ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT1 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT2 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT3 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT4 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT5 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT6 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT7 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT8 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT9 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT10 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT11 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT12 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT13 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT14 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT15 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT16 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT17 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT18 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT19 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT20 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT21 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT22 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT23 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT24 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT25 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT26 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT27 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT28 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT29 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT30 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT31 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT32 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT33 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT34 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT35 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~dataout ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT1 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT2 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT3 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT4 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT5 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT6 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT7 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT8 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT9 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT10 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT11 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT12 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT13 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT14 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT15 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT16 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT17 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT18 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT19 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT20 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT21 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT22 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT23 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT24 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT25 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT26 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT27 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT28 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT29 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT30 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT31 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT32 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT33 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT34 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT35 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT70 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT69 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT69 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT68 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT68 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT67 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT67 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT66 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT66 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT65 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT65 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT64 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT64 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT63 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT63 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT62 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT62 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT61 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT61 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT60 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT60 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT59 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT59 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT58 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT58 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT57 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT57 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT56 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT56 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT55 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT55 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT54 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT54 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT53 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT53 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT52 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT52 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT51 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT51 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT50 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT50 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT49 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT49 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT48 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT48 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT47 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT47 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT46 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT46 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT45 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT45 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT44 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT44 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT43 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT43 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT42 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT42 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT41 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT41 ;
wire \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT40 ;
wire \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT40 ;
wire \hybrid_control_mixed_inst|Add4~2 ;
wire \hybrid_control_mixed_inst|Add4~6 ;
wire \hybrid_control_mixed_inst|Add4~10 ;
wire \hybrid_control_mixed_inst|Add4~14 ;
wire \hybrid_control_mixed_inst|Add4~18 ;
wire \hybrid_control_mixed_inst|Add4~22 ;
wire \hybrid_control_mixed_inst|Add4~26 ;
wire \hybrid_control_mixed_inst|Add4~30 ;
wire \hybrid_control_mixed_inst|Add4~34 ;
wire \hybrid_control_mixed_inst|Add4~38 ;
wire \hybrid_control_mixed_inst|Add4~42 ;
wire \hybrid_control_mixed_inst|Add4~46 ;
wire \hybrid_control_mixed_inst|Add4~50 ;
wire \hybrid_control_mixed_inst|Add4~54 ;
wire \hybrid_control_mixed_inst|Add4~58 ;
wire \hybrid_control_mixed_inst|Add4~62 ;
wire \hybrid_control_mixed_inst|Add4~66 ;
wire \hybrid_control_mixed_inst|Add4~70 ;
wire \hybrid_control_mixed_inst|Add4~74 ;
wire \hybrid_control_mixed_inst|Add4~78 ;
wire \hybrid_control_mixed_inst|Add4~82 ;
wire \hybrid_control_mixed_inst|Add4~86 ;
wire \hybrid_control_mixed_inst|Add4~90 ;
wire \hybrid_control_mixed_inst|Add4~94 ;
wire \hybrid_control_mixed_inst|Add4~98 ;
wire \hybrid_control_mixed_inst|Add4~102 ;
wire \hybrid_control_mixed_inst|Add4~106 ;
wire \hybrid_control_mixed_inst|Add4~110 ;
wire \hybrid_control_mixed_inst|Add4~114 ;
wire \hybrid_control_mixed_inst|Add4~118 ;
wire \hybrid_control_mixed_inst|Add4~121_sumout ;
wire \hybrid_control_mixed_inst|Add4~117_sumout ;
wire \hybrid_control_mixed_inst|Add4~113_sumout ;
wire \hybrid_control_mixed_inst|Add4~109_sumout ;
wire \hybrid_control_mixed_inst|Add4~105_sumout ;
wire \hybrid_control_mixed_inst|Add4~101_sumout ;
wire \hybrid_control_mixed_inst|Add4~97_sumout ;
wire \hybrid_control_mixed_inst|Add4~93_sumout ;
wire \hybrid_control_mixed_inst|Add4~89_sumout ;
wire \hybrid_control_mixed_inst|Add4~85_sumout ;
wire \hybrid_control_mixed_inst|Add4~81_sumout ;
wire \hybrid_control_mixed_inst|Add4~77_sumout ;
wire \hybrid_control_mixed_inst|Add4~73_sumout ;
wire \hybrid_control_mixed_inst|Add4~69_sumout ;
wire \hybrid_control_mixed_inst|Add4~65_sumout ;
wire \hybrid_control_mixed_inst|Add4~61_sumout ;
wire \hybrid_control_mixed_inst|Add4~57_sumout ;
wire \hybrid_control_mixed_inst|Add4~53_sumout ;
wire \hybrid_control_mixed_inst|Add4~49_sumout ;
wire \hybrid_control_mixed_inst|Add4~45_sumout ;
wire \hybrid_control_mixed_inst|Add4~41_sumout ;
wire \hybrid_control_mixed_inst|Add4~37_sumout ;
wire \hybrid_control_mixed_inst|Add4~33_sumout ;
wire \hybrid_control_mixed_inst|Add4~29_sumout ;
wire \hybrid_control_mixed_inst|Add4~25_sumout ;
wire \hybrid_control_mixed_inst|Add4~21_sumout ;
wire \hybrid_control_mixed_inst|Add4~17_sumout ;
wire \hybrid_control_mixed_inst|Add4~13_sumout ;
wire \hybrid_control_mixed_inst|Add4~9_sumout ;
wire \hybrid_control_mixed_inst|Add4~1_sumout ;
wire \hybrid_control_mixed_inst|Add4~5_sumout ;
wire \hybrid_control_mixed_inst|Add5~2_cout ;
wire \hybrid_control_mixed_inst|Add5~6_cout ;
wire \hybrid_control_mixed_inst|Add5~10_cout ;
wire \hybrid_control_mixed_inst|Add5~14_cout ;
wire \hybrid_control_mixed_inst|Add5~18_cout ;
wire \hybrid_control_mixed_inst|Add5~22_cout ;
wire \hybrid_control_mixed_inst|Add5~26_cout ;
wire \hybrid_control_mixed_inst|Add5~30_cout ;
wire \hybrid_control_mixed_inst|Add5~34_cout ;
wire \hybrid_control_mixed_inst|Add5~38_cout ;
wire \hybrid_control_mixed_inst|Add5~42_cout ;
wire \hybrid_control_mixed_inst|Add5~46_cout ;
wire \hybrid_control_mixed_inst|Add5~50_cout ;
wire \hybrid_control_mixed_inst|Add5~54_cout ;
wire \hybrid_control_mixed_inst|Add5~58_cout ;
wire \hybrid_control_mixed_inst|Add5~62_cout ;
wire \hybrid_control_mixed_inst|Add5~66_cout ;
wire \hybrid_control_mixed_inst|Add5~70_cout ;
wire \hybrid_control_mixed_inst|Add5~74_cout ;
wire \hybrid_control_mixed_inst|Add5~78_cout ;
wire \hybrid_control_mixed_inst|Add5~82_cout ;
wire \hybrid_control_mixed_inst|Add5~86_cout ;
wire \hybrid_control_mixed_inst|Add5~90_cout ;
wire \hybrid_control_mixed_inst|Add5~94_cout ;
wire \hybrid_control_mixed_inst|Add5~98_cout ;
wire \hybrid_control_mixed_inst|Add5~102_cout ;
wire \hybrid_control_mixed_inst|Add5~106_cout ;
wire \hybrid_control_mixed_inst|Add5~110_cout ;
wire \hybrid_control_mixed_inst|Add5~114_cout ;
wire \hybrid_control_mixed_inst|Add5~117_sumout ;
wire \hybrid_control_mixed_inst|Equal0~1_combout ;
wire \hybrid_control_mixed_inst|counter_prev[1]~0_combout ;
wire \hybrid_control_mixed_inst|Equal0~0_combout ;
wire \hybrid_control_mixed_inst|Add1~1_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~1_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~33_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~10 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~13_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~3_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~2_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~14 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~17_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~0_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~18 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~21_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~31_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~22 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~25_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~30_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|LessThan0~0_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~26 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~29_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~25_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~30 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~33_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~24_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~34 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~37_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~22_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~38 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~41_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~21_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~42 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~45_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~20_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~46 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~49_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~18_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~50 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~53_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~5_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~54 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~57_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~6_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~58 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~61_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~12_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~62 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~65_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~11_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~66 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~69_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~10_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~70 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~73_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~9_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~74 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~77_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~8_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~78 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~81_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~7_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~82 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~85_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~17_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~86 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~89_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~16_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~90 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~93_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~15_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~94 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~97_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~29_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~98 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~101_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~14_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~102 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~105_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~13_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~106 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~109_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~28_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~110 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~113_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~27_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~114 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~117_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~26_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~3_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~118 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~121_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~19_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~122 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~125_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~23_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~2_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~0_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~1_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~4_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~1_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~2 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~5_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~32_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~6 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~9_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~4_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~5_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~6_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~1_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~2 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~5_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~6 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~9_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~10 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~13_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~14 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~17_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~18 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~21_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~22 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~25_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~26 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~29_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~30 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~33_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~34 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~37_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~38 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~41_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~42 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~45_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~46 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~49_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~50 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~53_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~54 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~57_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~58 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~61_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~62 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~65_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~66 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~69_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~70 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~73_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~74 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~77_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~78 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~81_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~82 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~85_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~86 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~89_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~90 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~93_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~94 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~97_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~98 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~101_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~102 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~105_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~106 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~109_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~110 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~113_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~114 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~117_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~118 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~121_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~122 ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~125_sumout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~0_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~3_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~2_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~1_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~4_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~5_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~6_combout ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~q ;
wire \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout ;
wire \hybrid_control_mixed_inst|CLK_jump_OR~2_combout ;
wire \hybrid_control_mixed_inst|CLK_jump_OR~1_combout ;
wire \hybrid_control_mixed_inst|CLK_jump_OR~0_combout ;
wire \hybrid_control_mixed_inst|CLK_jump_prev~feeder_combout ;
wire \hybrid_control_mixed_inst|CLK_jump_prev~q ;
wire \hybrid_control_mixed_inst|CLK_jump~combout ;
wire \hybrid_control_mixed_inst|CLK_jump~clkctrl_outclk ;
wire \hybrid_control_mixed_inst|Add1~0_combout ;
wire \DAB_copy[0]~0_combout ;
wire \DAB_copy[1]~1_combout ;
wire \DAB_copy[2]~2_combout ;
wire \DAB_copy[3]~3_combout ;
wire \DAB_copy[4]~4_combout ;
wire \DAB_copy[5]~5_combout ;
wire \DAB_copy[6]~6_combout ;
wire \DAB_copy[7]~7_combout ;
wire \DAB_copy[8]~8_combout ;
wire \DAB_copy[9]~9_combout ;
wire \DAB_copy[10]~10_combout ;
wire \DAB_copy[11]~11_combout ;
wire \DAB_copy[12]~12_combout ;
wire \DAB_copy[13]~feeder_combout ;
wire \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_e_ADC_BAT_V_CONVST_outclk ;
wire \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_e_ADC_BAT_I_CONVST_outclk ;
wire \counter_up_inst|cnt[0]~0_combout ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~1_sumout ;
wire \SW[0]~input_o ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~42 ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~45_sumout ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~46 ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~49_sumout ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~50 ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~53_sumout ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~54 ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~57_sumout ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~58 ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~61_sumout ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~62 ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~65_sumout ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~66 ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~69_sumout ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~70 ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~73_sumout ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~74 ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~77_sumout ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~78 ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~81_sumout ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~82 ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~85_sumout ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~86 ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~89_sumout ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~90 ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~93_sumout ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~94 ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~97_sumout ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~98 ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~101_sumout ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~102 ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~105_sumout ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~106 ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~109_sumout ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~110 ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~113_sumout ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~114 ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~117_sumout ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~118 ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~121_sumout ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~122 ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~125_sumout ;
wire \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~3_combout ;
wire \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~2_combout ;
wire \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~4_combout ;
wire \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~5_combout ;
wire \debounce_SWITCH_inst|DB[0].db_core|always0~0_combout ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~2 ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~5_sumout ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~6 ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~9_sumout ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~10 ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~13_sumout ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~14 ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~17_sumout ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~18 ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~21_sumout ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~22 ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~25_sumout ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~26 ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~29_sumout ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~30 ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~33_sumout ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~34 ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~37_sumout ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~38 ;
wire \debounce_SWITCH_inst|DB[0].db_core|Add0~41_sumout ;
wire \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~1_combout ;
wire \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~0_combout ;
wire \debounce_SWITCH_inst|DB[0].db_core|LessThan0~0_combout ;
wire \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~6_combout ;
wire \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~7_combout ;
wire \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~8_combout ;
wire \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~q ;
wire \counter_up_inst|Add0~18 ;
wire \counter_up_inst|Add0~21_sumout ;
wire \counter_up_inst|Add0~22 ;
wire \counter_up_inst|Add0~25_sumout ;
wire \LessThan0~0_combout ;
wire \LessThan1~0_combout ;
wire \comb~0_combout ;
wire \counter_up_inst|Add0~1_sumout ;
wire \counter_up_inst|Add0~2 ;
wire \counter_up_inst|Add0~5_sumout ;
wire \counter_up_inst|Add0~6 ;
wire \counter_up_inst|Add0~9_sumout ;
wire \counter_up_inst|Add0~10 ;
wire \counter_up_inst|Add0~13_sumout ;
wire \counter_up_inst|Add0~14 ;
wire \counter_up_inst|Add0~17_sumout ;
wire \DSW[2]~input_o ;
wire \DSW[3]~input_o ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~1_sumout ;
wire \SW[1]~input_o ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~42 ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~45_sumout ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~46 ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~49_sumout ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~50 ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~53_sumout ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~54 ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~57_sumout ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~58 ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~61_sumout ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~62 ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~65_sumout ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~66 ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~69_sumout ;
wire \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~3_combout ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~70 ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~73_sumout ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~74 ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~77_sumout ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~78 ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~81_sumout ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~82 ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~85_sumout ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~86 ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~89_sumout ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~90 ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~93_sumout ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~94 ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~97_sumout ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~98 ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~101_sumout ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~102 ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~105_sumout ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~106 ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~109_sumout ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~110 ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~113_sumout ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~114 ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~117_sumout ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~118 ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~121_sumout ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~122 ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~125_sumout ;
wire \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~4_combout ;
wire \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~2_combout ;
wire \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~5_combout ;
wire \debounce_SWITCH_inst|DB[1].db_core|always0~0_combout ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~2 ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~5_sumout ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~6 ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~9_sumout ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~10 ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~13_sumout ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~14 ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~17_sumout ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~18 ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~21_sumout ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~22 ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~25_sumout ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~26 ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~29_sumout ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~30 ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~33_sumout ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~34 ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~37_sumout ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~38 ;
wire \debounce_SWITCH_inst|DB[1].db_core|Add0~41_sumout ;
wire \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~1_combout ;
wire \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~0_combout ;
wire \debounce_SWITCH_inst|DB[1].db_core|LessThan0~0_combout ;
wire \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~6_combout ;
wire \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~7_combout ;
wire \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~8_combout ;
wire \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q ;
wire \dead_time_inst_4|DT[2].dt_core|Add0~1_sumout ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~1_sumout ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~46 ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~49_sumout ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~50 ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~53_sumout ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~54 ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~57_sumout ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~58 ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~61_sumout ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~62 ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~65_sumout ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~66 ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~69_sumout ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~70 ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~73_sumout ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~74 ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~77_sumout ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~78 ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~81_sumout ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~82 ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~85_sumout ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~86 ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~89_sumout ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~90 ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~93_sumout ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~94 ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~97_sumout ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~98 ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~101_sumout ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~102 ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~105_sumout ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~106 ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~109_sumout ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~110 ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~113_sumout ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~114 ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~117_sumout ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~118 ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~121_sumout ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~122 ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~125_sumout ;
wire \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~3_combout ;
wire \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~2_combout ;
wire \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~4_combout ;
wire \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~5_combout ;
wire \SW[2]~input_o ;
wire \debounce_SWITCH_inst|DB[2].db_core|always0~0_combout ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~2 ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~5_sumout ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~6 ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~9_sumout ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~10 ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~13_sumout ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~14 ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~17_sumout ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~18 ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~21_sumout ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~22 ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~25_sumout ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~26 ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~29_sumout ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~30 ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~33_sumout ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~34 ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~37_sumout ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~38 ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~41_sumout ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~42 ;
wire \debounce_SWITCH_inst|DB[2].db_core|Add0~45_sumout ;
wire \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~1_combout ;
wire \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~0_combout ;
wire \debounce_SWITCH_inst|DB[2].db_core|LessThan0~0_combout ;
wire \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~6_combout ;
wire \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~7_combout ;
wire \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~8_combout ;
wire \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q ;
wire \Mux1~0_combout ;
wire \dead_time_inst_4|DT[2].dt_core|Add0~2 ;
wire \dead_time_inst_4|DT[2].dt_core|Add0~5_sumout ;
wire \dead_time_inst_4|DT[2].dt_core|Add0~6 ;
wire \dead_time_inst_4|DT[2].dt_core|Add0~9_sumout ;
wire \dead_time_inst_4|DT[2].dt_core|Add0~10 ;
wire \dead_time_inst_4|DT[2].dt_core|Add0~13_sumout ;
wire \dead_time_inst_4|DT[2].dt_core|Add0~14 ;
wire \dead_time_inst_4|DT[2].dt_core|Add0~17_sumout ;
wire \dead_time_inst_4|DT[2].dt_core|Add0~18 ;
wire \dead_time_inst_4|DT[2].dt_core|Add0~21_sumout ;
wire \dead_time_inst_4|DT[2].dt_core|Add0~22 ;
wire \dead_time_inst_4|DT[2].dt_core|Add0~25_sumout ;
wire \dead_time_inst_4|DT[2].dt_core|Add0~26 ;
wire \dead_time_inst_4|DT[2].dt_core|Add0~29_sumout ;
wire \dead_time_inst_4|DT[2].dt_core|Add0~30 ;
wire \dead_time_inst_4|DT[2].dt_core|Add0~33_sumout ;
wire \dead_time_inst_4|DT[2].dt_core|Add0~34 ;
wire \dead_time_inst_4|DT[2].dt_core|Add0~37_sumout ;
wire \dead_time_inst_4|DT[2].dt_core|signal_delay~1_combout ;
wire \dead_time_inst_4|DT[2].dt_core|signal_delay~0_combout ;
wire \dead_time_inst_4|DT[2].dt_core|signal_delay~2_combout ;
wire \dead_time_inst_4|DT[2].dt_core|signal_delay~q ;
wire \dead_time_inst_2|DT[2].dt_core|Add0~1_sumout ;
wire \dead_time_inst_2|DT[2].dt_core|Add0~2 ;
wire \dead_time_inst_2|DT[2].dt_core|Add0~5_sumout ;
wire \dead_time_inst_2|DT[2].dt_core|Add0~6 ;
wire \dead_time_inst_2|DT[2].dt_core|Add0~9_sumout ;
wire \dead_time_inst_2|DT[2].dt_core|Add0~10 ;
wire \dead_time_inst_2|DT[2].dt_core|Add0~13_sumout ;
wire \dead_time_inst_2|DT[2].dt_core|Add0~14 ;
wire \dead_time_inst_2|DT[2].dt_core|Add0~17_sumout ;
wire \dead_time_inst_2|DT[2].dt_core|signal_delay~0_combout ;
wire \dead_time_inst_2|DT[2].dt_core|Add0~18 ;
wire \dead_time_inst_2|DT[2].dt_core|Add0~21_sumout ;
wire \dead_time_inst_2|DT[2].dt_core|Add0~22 ;
wire \dead_time_inst_2|DT[2].dt_core|Add0~25_sumout ;
wire \dead_time_inst_2|DT[2].dt_core|Add0~26 ;
wire \dead_time_inst_2|DT[2].dt_core|Add0~29_sumout ;
wire \dead_time_inst_2|DT[2].dt_core|Add0~30 ;
wire \dead_time_inst_2|DT[2].dt_core|Add0~33_sumout ;
wire \dead_time_inst_2|DT[2].dt_core|Add0~34 ;
wire \dead_time_inst_2|DT[2].dt_core|Add0~37_sumout ;
wire \dead_time_inst_2|DT[2].dt_core|signal_delay~1_combout ;
wire \dead_time_inst_2|DT[2].dt_core|signal_delay~2_combout ;
wire \dead_time_inst_2|DT[2].dt_core|signal_delay~q ;
wire \dead_time_inst_6|DT[2].dt_core|Add0~1_sumout ;
wire \dead_time_inst_6|DT[2].dt_core|Add0~2 ;
wire \dead_time_inst_6|DT[2].dt_core|Add0~5_sumout ;
wire \dead_time_inst_6|DT[2].dt_core|Add0~6 ;
wire \dead_time_inst_6|DT[2].dt_core|Add0~9_sumout ;
wire \dead_time_inst_6|DT[2].dt_core|Add0~10 ;
wire \dead_time_inst_6|DT[2].dt_core|Add0~13_sumout ;
wire \dead_time_inst_6|DT[2].dt_core|Add0~14 ;
wire \dead_time_inst_6|DT[2].dt_core|Add0~17_sumout ;
wire \dead_time_inst_6|DT[2].dt_core|Add0~18 ;
wire \dead_time_inst_6|DT[2].dt_core|Add0~21_sumout ;
wire \dead_time_inst_6|DT[2].dt_core|signal_delay~0_combout ;
wire \dead_time_inst_6|DT[2].dt_core|Add0~22 ;
wire \dead_time_inst_6|DT[2].dt_core|Add0~25_sumout ;
wire \dead_time_inst_6|DT[2].dt_core|Add0~26 ;
wire \dead_time_inst_6|DT[2].dt_core|Add0~29_sumout ;
wire \dead_time_inst_6|DT[2].dt_core|Add0~30 ;
wire \dead_time_inst_6|DT[2].dt_core|Add0~33_sumout ;
wire \dead_time_inst_6|DT[2].dt_core|Add0~34 ;
wire \dead_time_inst_6|DT[2].dt_core|Add0~37_sumout ;
wire \dead_time_inst_6|DT[2].dt_core|signal_delay~1_combout ;
wire \dead_time_inst_6|DT[2].dt_core|signal_delay~2_combout ;
wire \dead_time_inst_6|DT[2].dt_core|signal_delay~q ;
wire \dead_time_inst_1|DT[2].dt_core|Add0~1_sumout ;
wire \dead_time_inst_1|DT[2].dt_core|Add0~2 ;
wire \dead_time_inst_1|DT[2].dt_core|Add0~5_sumout ;
wire \dead_time_inst_1|DT[2].dt_core|Add0~6 ;
wire \dead_time_inst_1|DT[2].dt_core|Add0~9_sumout ;
wire \dead_time_inst_1|DT[2].dt_core|Add0~10 ;
wire \dead_time_inst_1|DT[2].dt_core|Add0~13_sumout ;
wire \dead_time_inst_1|DT[2].dt_core|Add0~14 ;
wire \dead_time_inst_1|DT[2].dt_core|Add0~17_sumout ;
wire \dead_time_inst_1|DT[2].dt_core|Add0~18 ;
wire \dead_time_inst_1|DT[2].dt_core|Add0~21_sumout ;
wire \dead_time_inst_1|DT[2].dt_core|Add0~22 ;
wire \dead_time_inst_1|DT[2].dt_core|Add0~25_sumout ;
wire \dead_time_inst_1|DT[2].dt_core|Add0~26 ;
wire \dead_time_inst_1|DT[2].dt_core|Add0~29_sumout ;
wire \dead_time_inst_1|DT[2].dt_core|Add0~30 ;
wire \dead_time_inst_1|DT[2].dt_core|Add0~33_sumout ;
wire \dead_time_inst_1|DT[2].dt_core|Add0~34 ;
wire \dead_time_inst_1|DT[2].dt_core|Add0~37_sumout ;
wire \dead_time_inst_1|DT[2].dt_core|LessThan0~1_combout ;
wire \dead_time_inst_1|DT[2].dt_core|LessThan0~0_combout ;
wire \dead_time_inst_1|DT[2].dt_core|signal_delay~0_combout ;
wire \dead_time_inst_1|DT[2].dt_core|signal_delay~q ;
wire \Mux5~0_combout ;
wire \dead_time_inst_6|DT[0].dt_core|Add0~1_sumout ;
wire \Mux3~0_combout ;
wire \dead_time_inst_6|DT[0].dt_core|signal_delay~0_combout ;
wire \dead_time_inst_6|DT[0].dt_core|signal_delay~2_combout ;
wire \dead_time_inst_6|DT[0].dt_core|Add0~2 ;
wire \dead_time_inst_6|DT[0].dt_core|Add0~5_sumout ;
wire \dead_time_inst_6|DT[0].dt_core|Add0~6 ;
wire \dead_time_inst_6|DT[0].dt_core|Add0~9_sumout ;
wire \dead_time_inst_6|DT[0].dt_core|Add0~10 ;
wire \dead_time_inst_6|DT[0].dt_core|Add0~13_sumout ;
wire \dead_time_inst_6|DT[0].dt_core|Add0~14 ;
wire \dead_time_inst_6|DT[0].dt_core|Add0~17_sumout ;
wire \dead_time_inst_6|DT[0].dt_core|Add0~18 ;
wire \dead_time_inst_6|DT[0].dt_core|Add0~21_sumout ;
wire \dead_time_inst_6|DT[0].dt_core|Add0~22 ;
wire \dead_time_inst_6|DT[0].dt_core|Add0~25_sumout ;
wire \dead_time_inst_6|DT[0].dt_core|Add0~26 ;
wire \dead_time_inst_6|DT[0].dt_core|Add0~29_sumout ;
wire \dead_time_inst_6|DT[0].dt_core|Add0~30 ;
wire \dead_time_inst_6|DT[0].dt_core|Add0~33_sumout ;
wire \dead_time_inst_6|DT[0].dt_core|Add0~34 ;
wire \dead_time_inst_6|DT[0].dt_core|Add0~37_sumout ;
wire \dead_time_inst_6|DT[0].dt_core|signal_delay~1_combout ;
wire \dead_time_inst_6|DT[0].dt_core|signal_delay~2DUPLICATE_combout ;
wire \dead_time_inst_6|DT[0].dt_core|signal_delay~feeder_combout ;
wire \dead_time_inst_6|DT[0].dt_core|signal_delay~q ;
wire \dead_time_inst_4|DT[0].dt_core|Add0~1_sumout ;
wire \dead_time_inst_4|DT[0].dt_core|Add0~2 ;
wire \dead_time_inst_4|DT[0].dt_core|Add0~5_sumout ;
wire \dead_time_inst_4|DT[0].dt_core|Add0~6 ;
wire \dead_time_inst_4|DT[0].dt_core|Add0~9_sumout ;
wire \dead_time_inst_4|DT[0].dt_core|Add0~10 ;
wire \dead_time_inst_4|DT[0].dt_core|Add0~13_sumout ;
wire \dead_time_inst_4|DT[0].dt_core|Add0~14 ;
wire \dead_time_inst_4|DT[0].dt_core|Add0~17_sumout ;
wire \dead_time_inst_4|DT[0].dt_core|Add0~18 ;
wire \dead_time_inst_4|DT[0].dt_core|Add0~21_sumout ;
wire \dead_time_inst_4|DT[0].dt_core|signal_delay~0_combout ;
wire \dead_time_inst_4|DT[0].dt_core|Add0~22 ;
wire \dead_time_inst_4|DT[0].dt_core|Add0~25_sumout ;
wire \dead_time_inst_4|DT[0].dt_core|Add0~26 ;
wire \dead_time_inst_4|DT[0].dt_core|Add0~29_sumout ;
wire \dead_time_inst_4|DT[0].dt_core|Add0~30 ;
wire \dead_time_inst_4|DT[0].dt_core|Add0~33_sumout ;
wire \dead_time_inst_4|DT[0].dt_core|Add0~34 ;
wire \dead_time_inst_4|DT[0].dt_core|Add0~37_sumout ;
wire \dead_time_inst_4|DT[0].dt_core|signal_delay~1_combout ;
wire \dead_time_inst_4|DT[0].dt_core|signal_delay~2_combout ;
wire \dead_time_inst_4|DT[0].dt_core|signal_delay~q ;
wire \dead_time_inst_2|DT[0].dt_core|Add0~1_sumout ;
wire \dead_time_inst_2|DT[0].dt_core|Add0~2 ;
wire \dead_time_inst_2|DT[0].dt_core|Add0~5_sumout ;
wire \dead_time_inst_2|DT[0].dt_core|Add0~6 ;
wire \dead_time_inst_2|DT[0].dt_core|Add0~9_sumout ;
wire \dead_time_inst_2|DT[0].dt_core|Add0~10 ;
wire \dead_time_inst_2|DT[0].dt_core|Add0~13_sumout ;
wire \dead_time_inst_2|DT[0].dt_core|Add0~14 ;
wire \dead_time_inst_2|DT[0].dt_core|Add0~17_sumout ;
wire \dead_time_inst_2|DT[0].dt_core|Add0~18 ;
wire \dead_time_inst_2|DT[0].dt_core|Add0~21_sumout ;
wire \dead_time_inst_2|DT[0].dt_core|Add0~22 ;
wire \dead_time_inst_2|DT[0].dt_core|Add0~25_sumout ;
wire \dead_time_inst_2|DT[0].dt_core|Add0~26 ;
wire \dead_time_inst_2|DT[0].dt_core|Add0~29_sumout ;
wire \dead_time_inst_2|DT[0].dt_core|Add0~30 ;
wire \dead_time_inst_2|DT[0].dt_core|Add0~33_sumout ;
wire \dead_time_inst_2|DT[0].dt_core|Add0~34 ;
wire \dead_time_inst_2|DT[0].dt_core|Add0~37_sumout ;
wire \dead_time_inst_2|DT[0].dt_core|signal_delay~1_combout ;
wire \dead_time_inst_2|DT[0].dt_core|signal_delay~0_combout ;
wire \dead_time_inst_2|DT[0].dt_core|signal_delay~2_combout ;
wire \dead_time_inst_2|DT[0].dt_core|signal_delay~q ;
wire \dead_time_inst_1|DT[0].dt_core|Add0~1_sumout ;
wire \dead_time_inst_1|DT[0].dt_core|Add0~2 ;
wire \dead_time_inst_1|DT[0].dt_core|Add0~5_sumout ;
wire \dead_time_inst_1|DT[0].dt_core|Add0~6 ;
wire \dead_time_inst_1|DT[0].dt_core|Add0~9_sumout ;
wire \dead_time_inst_1|DT[0].dt_core|Add0~10 ;
wire \dead_time_inst_1|DT[0].dt_core|Add0~13_sumout ;
wire \dead_time_inst_1|DT[0].dt_core|LessThan0~0_combout ;
wire \dead_time_inst_1|DT[0].dt_core|Add0~14 ;
wire \dead_time_inst_1|DT[0].dt_core|Add0~17_sumout ;
wire \dead_time_inst_1|DT[0].dt_core|Add0~18 ;
wire \dead_time_inst_1|DT[0].dt_core|Add0~21_sumout ;
wire \dead_time_inst_1|DT[0].dt_core|Add0~22 ;
wire \dead_time_inst_1|DT[0].dt_core|Add0~25_sumout ;
wire \dead_time_inst_1|DT[0].dt_core|Add0~26 ;
wire \dead_time_inst_1|DT[0].dt_core|Add0~29_sumout ;
wire \dead_time_inst_1|DT[0].dt_core|Add0~30 ;
wire \dead_time_inst_1|DT[0].dt_core|Add0~33_sumout ;
wire \dead_time_inst_1|DT[0].dt_core|Add0~34 ;
wire \dead_time_inst_1|DT[0].dt_core|Add0~37_sumout ;
wire \dead_time_inst_1|DT[0].dt_core|LessThan0~1_combout ;
wire \dead_time_inst_1|DT[0].dt_core|signal_delay~0_combout ;
wire \dead_time_inst_1|DT[0].dt_core|signal_delay~q ;
wire \Mux7~0_combout ;
wire \dead_time_inst_2|DT[3].dt_core|Add0~1_sumout ;
wire \Mux0~0_combout ;
wire \dead_time_inst_2|DT[3].dt_core|Add0~2 ;
wire \dead_time_inst_2|DT[3].dt_core|Add0~5_sumout ;
wire \dead_time_inst_2|DT[3].dt_core|Add0~6 ;
wire \dead_time_inst_2|DT[3].dt_core|Add0~9_sumout ;
wire \dead_time_inst_2|DT[3].dt_core|Add0~10 ;
wire \dead_time_inst_2|DT[3].dt_core|Add0~13_sumout ;
wire \dead_time_inst_2|DT[3].dt_core|Add0~14 ;
wire \dead_time_inst_2|DT[3].dt_core|Add0~17_sumout ;
wire \dead_time_inst_2|DT[3].dt_core|signal_delay~0_combout ;
wire \dead_time_inst_2|DT[3].dt_core|Add0~18 ;
wire \dead_time_inst_2|DT[3].dt_core|Add0~21_sumout ;
wire \dead_time_inst_2|DT[3].dt_core|Add0~22 ;
wire \dead_time_inst_2|DT[3].dt_core|Add0~25_sumout ;
wire \dead_time_inst_2|DT[3].dt_core|Add0~26 ;
wire \dead_time_inst_2|DT[3].dt_core|Add0~29_sumout ;
wire \dead_time_inst_2|DT[3].dt_core|Add0~30 ;
wire \dead_time_inst_2|DT[3].dt_core|Add0~33_sumout ;
wire \dead_time_inst_2|DT[3].dt_core|Add0~34 ;
wire \dead_time_inst_2|DT[3].dt_core|Add0~37_sumout ;
wire \dead_time_inst_2|DT[3].dt_core|signal_delay~1_combout ;
wire \dead_time_inst_2|DT[3].dt_core|signal_delay~2_combout ;
wire \dead_time_inst_2|DT[3].dt_core|signal_delay~q ;
wire \dead_time_inst_1|DT[3].dt_core|Add0~1_sumout ;
wire \dead_time_inst_1|DT[3].dt_core|Add0~2 ;
wire \dead_time_inst_1|DT[3].dt_core|Add0~5_sumout ;
wire \dead_time_inst_1|DT[3].dt_core|Add0~6 ;
wire \dead_time_inst_1|DT[3].dt_core|Add0~9_sumout ;
wire \dead_time_inst_1|DT[3].dt_core|Add0~10 ;
wire \dead_time_inst_1|DT[3].dt_core|Add0~13_sumout ;
wire \dead_time_inst_1|DT[3].dt_core|Add0~14 ;
wire \dead_time_inst_1|DT[3].dt_core|Add0~17_sumout ;
wire \dead_time_inst_1|DT[3].dt_core|Add0~18 ;
wire \dead_time_inst_1|DT[3].dt_core|Add0~21_sumout ;
wire \dead_time_inst_1|DT[3].dt_core|Add0~22 ;
wire \dead_time_inst_1|DT[3].dt_core|Add0~25_sumout ;
wire \dead_time_inst_1|DT[3].dt_core|Add0~26 ;
wire \dead_time_inst_1|DT[3].dt_core|Add0~29_sumout ;
wire \dead_time_inst_1|DT[3].dt_core|Add0~30 ;
wire \dead_time_inst_1|DT[3].dt_core|Add0~33_sumout ;
wire \dead_time_inst_1|DT[3].dt_core|Add0~34 ;
wire \dead_time_inst_1|DT[3].dt_core|Add0~37_sumout ;
wire \dead_time_inst_1|DT[3].dt_core|LessThan0~1_combout ;
wire \dead_time_inst_1|DT[3].dt_core|LessThan0~0_combout ;
wire \dead_time_inst_1|DT[3].dt_core|signal_delay~0_combout ;
wire \dead_time_inst_1|DT[3].dt_core|signal_delay~q ;
wire \dead_time_inst_6|DT[3].dt_core|Add0~1_sumout ;
wire \dead_time_inst_6|DT[3].dt_core|signal_delay~0_combout ;
wire \dead_time_inst_6|DT[3].dt_core|signal_delay~2DUPLICATE_combout ;
wire \dead_time_inst_6|DT[3].dt_core|Add0~2 ;
wire \dead_time_inst_6|DT[3].dt_core|Add0~5_sumout ;
wire \dead_time_inst_6|DT[3].dt_core|Add0~6 ;
wire \dead_time_inst_6|DT[3].dt_core|Add0~9_sumout ;
wire \dead_time_inst_6|DT[3].dt_core|Add0~10 ;
wire \dead_time_inst_6|DT[3].dt_core|Add0~13_sumout ;
wire \dead_time_inst_6|DT[3].dt_core|Add0~14 ;
wire \dead_time_inst_6|DT[3].dt_core|Add0~17_sumout ;
wire \dead_time_inst_6|DT[3].dt_core|Add0~18 ;
wire \dead_time_inst_6|DT[3].dt_core|Add0~21_sumout ;
wire \dead_time_inst_6|DT[3].dt_core|Add0~22 ;
wire \dead_time_inst_6|DT[3].dt_core|Add0~25_sumout ;
wire \dead_time_inst_6|DT[3].dt_core|Add0~26 ;
wire \dead_time_inst_6|DT[3].dt_core|Add0~29_sumout ;
wire \dead_time_inst_6|DT[3].dt_core|Add0~30 ;
wire \dead_time_inst_6|DT[3].dt_core|Add0~33_sumout ;
wire \dead_time_inst_6|DT[3].dt_core|Add0~34 ;
wire \dead_time_inst_6|DT[3].dt_core|Add0~37_sumout ;
wire \dead_time_inst_6|DT[3].dt_core|signal_delay~1_combout ;
wire \dead_time_inst_6|DT[3].dt_core|signal_delay~2_combout ;
wire \dead_time_inst_6|DT[3].dt_core|signal_delay~q ;
wire \dead_time_inst_4|DT[3].dt_core|Add0~1_sumout ;
wire \dead_time_inst_4|DT[3].dt_core|Add0~2 ;
wire \dead_time_inst_4|DT[3].dt_core|Add0~5_sumout ;
wire \dead_time_inst_4|DT[3].dt_core|Add0~6 ;
wire \dead_time_inst_4|DT[3].dt_core|Add0~9_sumout ;
wire \dead_time_inst_4|DT[3].dt_core|Add0~10 ;
wire \dead_time_inst_4|DT[3].dt_core|Add0~13_sumout ;
wire \dead_time_inst_4|DT[3].dt_core|Add0~14 ;
wire \dead_time_inst_4|DT[3].dt_core|Add0~17_sumout ;
wire \dead_time_inst_4|DT[3].dt_core|Add0~18 ;
wire \dead_time_inst_4|DT[3].dt_core|Add0~21_sumout ;
wire \dead_time_inst_4|DT[3].dt_core|Add0~22 ;
wire \dead_time_inst_4|DT[3].dt_core|Add0~25_sumout ;
wire \dead_time_inst_4|DT[3].dt_core|Add0~26 ;
wire \dead_time_inst_4|DT[3].dt_core|Add0~29_sumout ;
wire \dead_time_inst_4|DT[3].dt_core|Add0~30 ;
wire \dead_time_inst_4|DT[3].dt_core|Add0~33_sumout ;
wire \dead_time_inst_4|DT[3].dt_core|Add0~34 ;
wire \dead_time_inst_4|DT[3].dt_core|Add0~37_sumout ;
wire \dead_time_inst_4|DT[3].dt_core|signal_delay~1_combout ;
wire \dead_time_inst_4|DT[3].dt_core|signal_delay~0_combout ;
wire \dead_time_inst_4|DT[3].dt_core|signal_delay~2_combout ;
wire \dead_time_inst_4|DT[3].dt_core|signal_delay~q ;
wire \Mux4~0_combout ;
wire \dead_time_inst_4|DT[1].dt_core|Add0~1_sumout ;
wire \Mux2~0_combout ;
wire \dead_time_inst_4|DT[1].dt_core|Add0~2 ;
wire \dead_time_inst_4|DT[1].dt_core|Add0~5_sumout ;
wire \dead_time_inst_4|DT[1].dt_core|Add0~6 ;
wire \dead_time_inst_4|DT[1].dt_core|Add0~9_sumout ;
wire \dead_time_inst_4|DT[1].dt_core|Add0~10 ;
wire \dead_time_inst_4|DT[1].dt_core|Add0~13_sumout ;
wire \dead_time_inst_4|DT[1].dt_core|Add0~14 ;
wire \dead_time_inst_4|DT[1].dt_core|Add0~17_sumout ;
wire \dead_time_inst_4|DT[1].dt_core|Add0~18 ;
wire \dead_time_inst_4|DT[1].dt_core|Add0~21_sumout ;
wire \dead_time_inst_4|DT[1].dt_core|signal_delay~0_combout ;
wire \dead_time_inst_4|DT[1].dt_core|Add0~22 ;
wire \dead_time_inst_4|DT[1].dt_core|Add0~25_sumout ;
wire \dead_time_inst_4|DT[1].dt_core|Add0~26 ;
wire \dead_time_inst_4|DT[1].dt_core|Add0~29_sumout ;
wire \dead_time_inst_4|DT[1].dt_core|Add0~30 ;
wire \dead_time_inst_4|DT[1].dt_core|Add0~33_sumout ;
wire \dead_time_inst_4|DT[1].dt_core|Add0~34 ;
wire \dead_time_inst_4|DT[1].dt_core|Add0~37_sumout ;
wire \dead_time_inst_4|DT[1].dt_core|signal_delay~1_combout ;
wire \dead_time_inst_4|DT[1].dt_core|signal_delay~2_combout ;
wire \dead_time_inst_4|DT[1].dt_core|signal_delay~q ;
wire \dead_time_inst_1|DT[1].dt_core|Add0~1_sumout ;
wire \dead_time_inst_1|DT[1].dt_core|Add0~2 ;
wire \dead_time_inst_1|DT[1].dt_core|Add0~5_sumout ;
wire \dead_time_inst_1|DT[1].dt_core|Add0~6 ;
wire \dead_time_inst_1|DT[1].dt_core|Add0~9_sumout ;
wire \dead_time_inst_1|DT[1].dt_core|Add0~10 ;
wire \dead_time_inst_1|DT[1].dt_core|Add0~13_sumout ;
wire \dead_time_inst_1|DT[1].dt_core|LessThan0~0_combout ;
wire \dead_time_inst_1|DT[1].dt_core|Add0~14 ;
wire \dead_time_inst_1|DT[1].dt_core|Add0~17_sumout ;
wire \dead_time_inst_1|DT[1].dt_core|Add0~18 ;
wire \dead_time_inst_1|DT[1].dt_core|Add0~21_sumout ;
wire \dead_time_inst_1|DT[1].dt_core|Add0~22 ;
wire \dead_time_inst_1|DT[1].dt_core|Add0~25_sumout ;
wire \dead_time_inst_1|DT[1].dt_core|Add0~26 ;
wire \dead_time_inst_1|DT[1].dt_core|Add0~29_sumout ;
wire \dead_time_inst_1|DT[1].dt_core|Add0~30 ;
wire \dead_time_inst_1|DT[1].dt_core|Add0~33_sumout ;
wire \dead_time_inst_1|DT[1].dt_core|Add0~34 ;
wire \dead_time_inst_1|DT[1].dt_core|Add0~37_sumout ;
wire \dead_time_inst_1|DT[1].dt_core|LessThan0~1_combout ;
wire \dead_time_inst_1|DT[1].dt_core|signal_delay~0_combout ;
wire \dead_time_inst_1|DT[1].dt_core|signal_delay~q ;
wire \dead_time_inst_6|DT[1].dt_core|Add0~1_sumout ;
wire \dead_time_inst_6|DT[1].dt_core|signal_delay~0_combout ;
wire \dead_time_inst_6|DT[1].dt_core|signal_delay~2_combout ;
wire \dead_time_inst_6|DT[1].dt_core|Add0~2 ;
wire \dead_time_inst_6|DT[1].dt_core|Add0~5_sumout ;
wire \dead_time_inst_6|DT[1].dt_core|Add0~6 ;
wire \dead_time_inst_6|DT[1].dt_core|Add0~9_sumout ;
wire \dead_time_inst_6|DT[1].dt_core|Add0~10 ;
wire \dead_time_inst_6|DT[1].dt_core|Add0~13_sumout ;
wire \dead_time_inst_6|DT[1].dt_core|Add0~14 ;
wire \dead_time_inst_6|DT[1].dt_core|Add0~17_sumout ;
wire \dead_time_inst_6|DT[1].dt_core|Add0~18 ;
wire \dead_time_inst_6|DT[1].dt_core|Add0~21_sumout ;
wire \dead_time_inst_6|DT[1].dt_core|Add0~22 ;
wire \dead_time_inst_6|DT[1].dt_core|Add0~25_sumout ;
wire \dead_time_inst_6|DT[1].dt_core|Add0~26 ;
wire \dead_time_inst_6|DT[1].dt_core|Add0~29_sumout ;
wire \dead_time_inst_6|DT[1].dt_core|Add0~30 ;
wire \dead_time_inst_6|DT[1].dt_core|Add0~33_sumout ;
wire \dead_time_inst_6|DT[1].dt_core|Add0~34 ;
wire \dead_time_inst_6|DT[1].dt_core|Add0~37_sumout ;
wire \dead_time_inst_6|DT[1].dt_core|signal_delay~1_combout ;
wire \dead_time_inst_6|DT[1].dt_core|signal_delay~2DUPLICATE_combout ;
wire \dead_time_inst_6|DT[1].dt_core|signal_delay~q ;
wire \dead_time_inst_2|DT[1].dt_core|Add0~1_sumout ;
wire \dead_time_inst_2|DT[1].dt_core|Add0~2 ;
wire \dead_time_inst_2|DT[1].dt_core|Add0~5_sumout ;
wire \dead_time_inst_2|DT[1].dt_core|Add0~6 ;
wire \dead_time_inst_2|DT[1].dt_core|Add0~9_sumout ;
wire \dead_time_inst_2|DT[1].dt_core|Add0~10 ;
wire \dead_time_inst_2|DT[1].dt_core|Add0~13_sumout ;
wire \dead_time_inst_2|DT[1].dt_core|Add0~14 ;
wire \dead_time_inst_2|DT[1].dt_core|Add0~17_sumout ;
wire \dead_time_inst_2|DT[1].dt_core|signal_delay~0_combout ;
wire \dead_time_inst_2|DT[1].dt_core|Add0~18 ;
wire \dead_time_inst_2|DT[1].dt_core|Add0~21_sumout ;
wire \dead_time_inst_2|DT[1].dt_core|Add0~22 ;
wire \dead_time_inst_2|DT[1].dt_core|Add0~25_sumout ;
wire \dead_time_inst_2|DT[1].dt_core|Add0~26 ;
wire \dead_time_inst_2|DT[1].dt_core|Add0~29_sumout ;
wire \dead_time_inst_2|DT[1].dt_core|Add0~30 ;
wire \dead_time_inst_2|DT[1].dt_core|Add0~33_sumout ;
wire \dead_time_inst_2|DT[1].dt_core|Add0~34 ;
wire \dead_time_inst_2|DT[1].dt_core|Add0~37_sumout ;
wire \dead_time_inst_2|DT[1].dt_core|signal_delay~1_combout ;
wire \dead_time_inst_2|DT[1].dt_core|signal_delay~2_combout ;
wire \dead_time_inst_2|DT[1].dt_core|signal_delay~q ;
wire \Mux6~0_combout ;
wire \Q~0_combout ;
wire \LessThan0~1_combout ;
wire \Q~1_combout ;
wire \Q~2_combout ;
wire \Q~3_combout ;
wire \Q~4_combout ;
wire \SW[3]~input_o ;
wire \ADC_BAT_I_EOC~input_o ;
wire \ADC_BAT_I_EOC~inputclkctrl_outclk ;
wire \ADC_BAT_I[1]~input_o ;
wire \ADC_BAT_I[3]~input_o ;
wire \ADC_BAT_I[2]~input_o ;
wire \ADC_BAT_I[0]~input_o ;
wire \sensing_Ibat_inst|Add0~2_cout ;
wire \sensing_Ibat_inst|Add0~5_sumout ;
wire \sat_test|u_sat[0]~0_combout ;
wire \DSW[7]~input_o ;
wire \DSW[4]~input_o ;
wire \DSW[5]~input_o ;
wire \DSW[6]~input_o ;
wire \DSW[1]~input_o ;
wire \DSW[0]~input_o ;
wire \SEG0~2_combout ;
wire \SEG0~3_combout ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~1_sumout ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~46 ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~49_sumout ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~50 ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~53_sumout ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~54 ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~57_sumout ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~58 ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~61_sumout ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~62 ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~65_sumout ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~66 ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~69_sumout ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~70 ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~73_sumout ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~74 ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~77_sumout ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~78 ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~81_sumout ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~82 ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~85_sumout ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~86 ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~89_sumout ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~90 ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~93_sumout ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~94 ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~97_sumout ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~98 ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~101_sumout ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~102 ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~105_sumout ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~106 ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~109_sumout ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~110 ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~113_sumout ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~114 ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~117_sumout ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~118 ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~121_sumout ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~122 ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~125_sumout ;
wire \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~3_combout ;
wire \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~2_combout ;
wire \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~4_combout ;
wire \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~5_combout ;
wire \debounce_SWITCH_inst|DB[3].db_core|always0~0_combout ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~2 ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~5_sumout ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~6 ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~9_sumout ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~10 ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~13_sumout ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~14 ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~17_sumout ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~18 ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~21_sumout ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~22 ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~25_sumout ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~26 ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~29_sumout ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~30 ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~33_sumout ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~34 ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~37_sumout ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~38 ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~41_sumout ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~42 ;
wire \debounce_SWITCH_inst|DB[3].db_core|Add0~45_sumout ;
wire \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~1_combout ;
wire \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~0_combout ;
wire \debounce_SWITCH_inst|DB[3].db_core|LessThan0~0_combout ;
wire \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~6_combout ;
wire \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~7_combout ;
wire \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~8_combout ;
wire \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ;
wire \SEG0~0_combout ;
wire \SEG0~1_combout ;
wire \delta_control|dec2hex_inst|Mux3~0_combout ;
wire \delta_control|dec2hex_inst|Mux2~0_combout ;
wire \delta_control|dec2hex_inst|Mux4~0_combout ;
wire \delta_control|seven_segment_0_inst|WideOr6~0_combout ;
wire \ADC_BAT_I[4]~input_o ;
wire \ADC_BAT_I[6]~input_o ;
wire \ADC_BAT_I[5]~input_o ;
wire \sensing_Ibat_inst|Add0~6 ;
wire \sensing_Ibat_inst|Add0~10 ;
wire \sensing_Ibat_inst|Add0~14 ;
wire \sensing_Ibat_inst|Add0~17_sumout ;
wire \ADC_BAT_I[7]~input_o ;
wire \sensing_Ibat_inst|Add0~18 ;
wire \sensing_Ibat_inst|Add0~22 ;
wire \sensing_Ibat_inst|Add0~26 ;
wire \sensing_Ibat_inst|Add0~29_sumout ;
wire \sensing_Ibat_inst|Add0~13_sumout ;
wire \sensing_Ibat_inst|Add0~25_sumout ;
wire \sensing_Ibat_inst|Add0~9_sumout ;
wire \sensing_Ibat_inst|Add0~21_sumout ;
wire \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux4~0_combout ;
wire \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux2~0_combout ;
wire \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux3~0_combout ;
wire \sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr6~0_combout ;
wire \SEG0~6_combout ;
wire \SEG1~0_combout ;
wire \SEG0~4_combout ;
wire \SEG0~5_combout ;
wire \SEG0~7_combout ;
wire \ADC_BAT_V_EOC~input_o ;
wire \ADC_BAT_V_EOC~inputclkctrl_outclk ;
wire \ADC_BAT_V[1]~input_o ;
wire \ADC_BAT_V[2]~input_o ;
wire \ADC_BAT_V[0]~input_o ;
wire \ADC_BAT_V[3]~input_o ;
wire \sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr6~0_combout ;
wire \sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr6~0_combout ;
wire \SEG0~8_combout ;
wire \SEG0~9_combout ;
wire \ADC_BAT_V[5]~input_o ;
wire \ADC_BAT_V[4]~input_o ;
wire \ADC_BAT_V[6]~input_o ;
wire \ADC_BAT_V[7]~input_o ;
wire \sensing_Vbat_inst|Mult0|mult_core|romout[1][4]~4_combout ;
wire \sensing_Vbat_inst|Mult0|mult_core|_~0_combout ;
wire \sensing_Vbat_inst|Mult0|mult_core|romout[1][3]~5_combout ;
wire \sensing_Vbat_inst|Mult0|mult_core|romout[0][6]~combout ;
wire \sensing_Vbat_inst|Mult0|mult_core|romout[1][2]~6_combout ;
wire \sensing_Vbat_inst|Mult0|mult_core|romout[1][1]~0_combout ;
wire \sensing_Vbat_inst|Mult0|mult_core|romout[0][5]~1_combout ;
wire \sensing_Vbat_inst|Mult0|mult_core|romout[0][4]~2_combout ;
wire \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_cout ;
wire \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 ;
wire \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 ;
wire \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 ;
wire \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17_sumout ;
wire \sensing_Vbat_inst|Mult0|mult_core|_~1_combout ;
wire \sensing_Vbat_inst|Mult0|mult_core|romout[1][6]~7_combout ;
wire \sensing_Vbat_inst|Mult0|mult_core|romout[1][5]~3_combout ;
wire \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18 ;
wire \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22 ;
wire \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26 ;
wire \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout ;
wire \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout ;
wire \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13_sumout ;
wire \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9_sumout ;
wire \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21_sumout ;
wire \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux3~0_combout ;
wire \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux4~0_combout ;
wire \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_sumout ;
wire \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux2~0_combout ;
wire \sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr6~0_combout ;
wire \phi_control|dec2hex_inst|Mux2~0_combout ;
wire \phi_control|dec2hex_inst|Mux4~0_combout ;
wire \phi_control|dec2hex_inst|Mux3~0_combout ;
wire \phi_control|seven_segment_0_inst|WideOr6~0_combout ;
wire \SEG0~10_combout ;
wire \sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr5~0_combout ;
wire \sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr5~0_combout ;
wire \SEG0~11_combout ;
wire \sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr5~0_combout ;
wire \delta_control|seven_segment_0_inst|WideOr5~0_combout ;
wire \SEG0~12_combout ;
wire \phi_control|seven_segment_0_inst|WideOr5~0_combout ;
wire \sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr5~0_combout ;
wire \SEG0~13_combout ;
wire \delta_control|seven_segment_0_inst|WideOr4~0_combout ;
wire \sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr4~0_combout ;
wire \sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr4~0_combout ;
wire \sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr4~0_combout ;
wire \SEG0~14_combout ;
wire \SEG0~15_combout ;
wire \phi_control|seven_segment_0_inst|WideOr4~0_combout ;
wire \sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr4~0_combout ;
wire \SEG0~16_combout ;
wire \phi_control|seven_segment_0_inst|WideOr3~0_combout ;
wire \delta_control|seven_segment_0_inst|WideOr3~0_combout ;
wire \sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr3~0_combout ;
wire \sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr3~0_combout ;
wire \sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr3~0_combout ;
wire \SEG0~17_combout ;
wire \SEG0~18_combout ;
wire \sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr3~0_combout ;
wire \SEG0~19_combout ;
wire \phi_control|seven_segment_0_inst|WideOr2~0_combout ;
wire \delta_control|seven_segment_0_inst|WideOr2~0_combout ;
wire \sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr2~0_combout ;
wire \sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr2~0_combout ;
wire \sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr2~0_combout ;
wire \SEG0~20_combout ;
wire \SEG0~21_combout ;
wire \sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr2~0_combout ;
wire \SEG0~22_combout ;
wire \sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr1~0_combout ;
wire \sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr1~0_combout ;
wire \delta_control|seven_segment_0_inst|WideOr1~0_combout ;
wire \sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr1~0_combout ;
wire \sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr1~0_combout ;
wire \SEG0~23_combout ;
wire \SEG0~24_combout ;
wire \phi_control|seven_segment_0_inst|WideOr1~0_combout ;
wire \SEG0~25_combout ;
wire \sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr0~0_combout ;
wire \delta_control|seven_segment_0_inst|WideOr0~0_combout ;
wire \sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr0~0_combout ;
wire \sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr0~0_combout ;
wire \SEG0~26_combout ;
wire \sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr0~0_combout ;
wire \SEG0~27_combout ;
wire \SEG0~28_combout ;
wire \SEG0~29_combout ;
wire \phi_control|seven_segment_0_inst|WideOr0~0_combout ;
wire \SEG0~30_combout ;
wire \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux9~0_combout ;
wire \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux5~0_combout ;
wire \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux7~0_combout ;
wire \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux8~0_combout ;
wire \sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr6~0_combout ;
wire \SEG1~1_combout ;
wire \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux5~0_combout ;
wire \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux9~0_combout ;
wire \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux7~0_combout ;
wire \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux8~0_combout ;
wire \sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr6~0_combout ;
wire \delta_control|dec2hex_inst|Mux7~0_combout ;
wire \delta_control|dec2hex_inst|Mux5~0_combout ;
wire \SEG1~2_combout ;
wire \sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr6~0_combout ;
wire \sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr6~0_combout ;
wire \SEG1~3_combout ;
wire \SEG1~4_combout ;
wire \phi_control|dec2hex_inst|Mux5~0_combout ;
wire \phi_control|dec2hex_inst|Mux9~0_combout ;
wire \phi_control|dec2hex_inst|Mux8~0_combout ;
wire \phi_control|dec2hex_inst|Mux7~0_combout ;
wire \phi_control|seven_segment_1_inst|WideOr6~0_combout ;
wire \SEG1~5_combout ;
wire \sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr5~0_combout ;
wire \SEG1~6_combout ;
wire \SEG1~7_combout ;
wire \sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr5~0_combout ;
wire \sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr5~0_combout ;
wire \SEG1~8_combout ;
wire \SEG1~9_combout ;
wire \sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr5~0_combout ;
wire \phi_control|seven_segment_1_inst|WideOr5~0_combout ;
wire \SEG1~10_combout ;
wire \SEG1~12_combout ;
wire \sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr4~0_combout ;
wire \sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr4~0_combout ;
wire \SEG1~13_combout ;
wire \SEG1~14_combout ;
wire \sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr4~0_combout ;
wire \SEG1~11_combout ;
wire \phi_control|seven_segment_1_inst|WideOr4~0_combout ;
wire \sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr4~0_combout ;
wire \SEG1~15_combout ;
wire \sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr3~0_combout ;
wire \sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr3~0_combout ;
wire \SEG1~17_combout ;
wire \SEG1~18_combout ;
wire \SEG1~19_combout ;
wire \sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr3~0_combout ;
wire \sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr3~0_combout ;
wire \SEG1~16_combout ;
wire \phi_control|seven_segment_1_inst|WideOr3~0_combout ;
wire \SEG1~20_combout ;
wire \sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr2~0_combout ;
wire \SEG1~21_combout ;
wire \phi_control|seven_segment_1_inst|WideOr2~0_combout ;
wire \sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr2~0_combout ;
wire \sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr2~0_combout ;
wire \SEG1~22_combout ;
wire \SEG1~23_combout ;
wire \SEG1~24_combout ;
wire \sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr2~0_combout ;
wire \SEG1~25_combout ;
wire \sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr1~0_combout ;
wire \sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr1~0_combout ;
wire \SEG1~27_combout ;
wire \SEG1~28_combout ;
wire \SEG1~29_combout ;
wire \sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr1~0_combout ;
wire \SEG1~26_combout ;
wire \phi_control|seven_segment_1_inst|WideOr1~0_combout ;
wire \sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr1~0_combout ;
wire \SEG1~30_combout ;
wire \sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr0~0_combout ;
wire \SEG1~35_combout ;
wire \sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr0~0_combout ;
wire \SEG1~34_combout ;
wire \SEG1~36_combout ;
wire \SEG0~31_combout ;
wire \SEG1~31_combout ;
wire \sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr0~0_combout ;
wire \SEG1~33_combout ;
wire \phi_control|seven_segment_1_inst|WideOr0~0_combout ;
wire \SEG1~32_combout ;
wire \sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr0~0_combout ;
wire \SEG1~37_combout ;
wire \SEG1~38_combout ;
wire [9:0] \dead_time_inst_2|DT[0].dt_core|delay ;
wire [31:0] \debounce_SWITCH_inst|DB[3].db_core|counter ;
wire [9:0] \dead_time_inst_6|DT[3].dt_core|delay ;
wire [31:0] \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter ;
wire [9:0] \PLL_inst|altpll_component|auto_generated|wire_pll1_clk ;
wire [31:0] \debounce_4bit_inst|DB[0].db_core|counter ;
wire [31:0] \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter ;
wire [9:0] \dead_time_inst_1|DT[2].dt_core|delay ;
wire [31:0] \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter ;
wire [31:0] \debounce_SWITCH_inst|DB[2].db_core|counter ;
wire [9:0] \dead_time_inst_1|DT[0].dt_core|delay ;
wire [9:0] \dead_time_inst_4|DT[0].dt_core|delay ;
wire [3:0] \hybrid_control_mixed_inst|o_MOSFET ;
wire [9:0] \dead_time_inst_6|DT[0].dt_core|delay ;
wire [31:0] \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter ;
wire [9:0] \dead_time_inst_4|DT[2].dt_core|delay ;
wire [9:0] \dead_time_inst_2|DT[2].dt_core|delay ;
wire [9:0] \dead_time_inst_6|DT[2].dt_core|delay ;
wire [9:0] \dead_time_inst_1|DT[1].dt_core|delay ;
wire [9:0] \dead_time_inst_4|DT[1].dt_core|delay ;
wire [9:0] \dead_time_inst_2|DT[1].dt_core|delay ;
wire [9:0] \dead_time_inst_6|DT[1].dt_core|delay ;
wire [9:0] \dead_time_inst_1|DT[3].dt_core|delay ;
wire [9:0] \dead_time_inst_4|DT[3].dt_core|delay ;
wire [7:0] \phi_control|count_reg ;
wire [9:0] \dead_time_inst_2|DT[3].dt_core|delay ;
wire [31:0] \debounce_SWITCH_inst|DB[0].db_core|counter ;
wire [31:0] \debounce_SWITCH_inst|DB[1].db_core|counter ;
wire [31:0] \debounce_4bit_inst|DB[2].db_core|counter ;
wire [31:0] \debounce_4bit_inst|DB[1].db_core|counter ;
wire [31:0] \debounce_4bit_inst|DB[3].db_core|counter ;
wire [31:0] \hybrid_control_mixed_inst|S0 ;
wire [31:0] \hybrid_control_mixed_inst|S1 ;
wire [1:0] \hybrid_control_mixed_inst|counter ;
wire [13:0] DAB_copy;
wire [7:0] \counter_up_inst|cnt ;
wire [7:0] ADC_Ibat;
wire [7:0] ADC_Vbat;
wire [7:0] \delta_control|count_reg ;
wire [13:0] ADC_B;
wire [1:0] \hybrid_control_mixed_inst|counter_prev ;
wire [13:0] ADC_A;

wire [9:0] \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus ;
wire [71:0] \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus ;
wire [71:0] \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus ;
wire [71:0] \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus ;
wire [71:0] \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus ;
wire [35:0] \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2_DATAOUT_bus ;
wire [35:0] \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4_DATAOUT_bus ;
wire [35:0] \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2_DATAOUT_bus ;
wire [35:0] \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4_DATAOUT_bus ;
wire [35:0] \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2_DATAOUT_bus ;
wire [35:0] \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4_DATAOUT_bus ;
wire [35:0] \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2_DATAOUT_bus ;
wire [35:0] \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4_DATAOUT_bus ;
wire [35:0] \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1_DATAOUT_bus ;

assign \PLL_inst|altpll_component|auto_generated|wire_pll1_clk [0] = \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \PLL_inst|altpll_component|auto_generated|wire_pll1_clk [1] = \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \PLL_inst|altpll_component|auto_generated|wire_pll1_clk [2] = \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \PLL_inst|altpll_component|auto_generated|wire_pll1_clk [3] = \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \PLL_inst|altpll_component|auto_generated|wire_pll1_clk [4] = \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [4];
assign \PLL_inst|altpll_component|auto_generated|wire_pll1_clk [5] = \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [5];
assign \PLL_inst|altpll_component|auto_generated|wire_pll1_clk [6] = \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [6];
assign \PLL_inst|altpll_component|auto_generated|wire_pll1_clk [7] = \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [7];
assign \PLL_inst|altpll_component|auto_generated|wire_pll1_clk [8] = \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [8];
assign \PLL_inst|altpll_component|auto_generated|wire_pll1_clk [9] = \PLL_inst|altpll_component|auto_generated|pll1_CLK_bus [9];

assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~dataout  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [0];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT1  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [1];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT2  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [2];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT3  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [3];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT4  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [4];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT5  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [5];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT6  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [6];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT7  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [7];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT8  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [8];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT9  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [9];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT10  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [10];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT11  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [11];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT12  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [12];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT13  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [13];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT14  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [14];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT15  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [15];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT16  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [16];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT17  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [17];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT18  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [18];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT19  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [19];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT20  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [20];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT21  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [21];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT22  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [22];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT23  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [23];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT24  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [24];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT25  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [25];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT26  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [26];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT27  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [27];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT28  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [28];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT29  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [29];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT30  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [30];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT31  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [31];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT32  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [32];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT33  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [33];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT34  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [34];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT35  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [35];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT36  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [36];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT37  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [37];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT38  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [38];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT39  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [39];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT40  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [40];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT41  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [41];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT42  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [42];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT43  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [43];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT44  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [44];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT45  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [45];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT46  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [46];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT47  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [47];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT48  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [48];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT49  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [49];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT50  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [50];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT51  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [51];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT52  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [52];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT53  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [53];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT54  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [54];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT55  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [55];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT56  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [56];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT57  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [57];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT58  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [58];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT59  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [59];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT60  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [60];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT61  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [61];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT62  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [62];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT63  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [63];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT64  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [64];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT65  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [65];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT66  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [66];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT67  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [67];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT68  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [68];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT69  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [69];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT70  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [70];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT71  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus [71];

assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~dataout  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [0];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT1  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [1];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT2  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [2];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT3  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [3];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT4  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [4];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT5  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [5];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT6  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [6];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT7  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [7];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT8  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [8];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT9  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [9];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT10  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [10];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT11  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [11];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT12  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [12];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT13  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [13];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT14  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [14];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT15  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [15];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT16  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [16];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT17  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [17];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT18  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [18];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT19  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [19];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT20  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [20];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT21  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [21];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT22  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [22];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT23  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [23];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT24  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [24];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT25  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [25];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT26  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [26];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT27  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [27];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT28  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [28];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT29  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [29];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT30  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [30];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT31  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [31];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT32  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [32];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT33  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [33];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT34  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [34];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT35  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [35];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT36  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [36];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT37  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [37];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT38  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [38];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT39  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [39];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT40  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [40];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT41  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [41];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT42  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [42];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT43  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [43];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT44  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [44];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT45  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [45];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT46  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [46];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT47  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [47];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT48  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [48];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT49  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [49];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT50  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [50];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT51  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [51];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT52  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [52];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT53  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [53];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT54  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [54];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT55  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [55];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT56  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [56];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT57  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [57];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT58  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [58];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT59  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [59];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT60  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [60];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT61  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [61];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT62  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [62];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT63  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [63];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT64  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [64];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT65  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [65];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT66  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [66];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT67  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [67];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT68  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [68];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT69  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [69];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT70  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [70];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT71  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus [71];

assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~dataout  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [0];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT1  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [1];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT2  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [2];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT3  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [3];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT4  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [4];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT5  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [5];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT6  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [6];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT7  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [7];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT8  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [8];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT9  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [9];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT10  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [10];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT11  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [11];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT12  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [12];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT13  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [13];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT14  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [14];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT15  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [15];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT16  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [16];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT17  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [17];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT18  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [18];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT19  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [19];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT20  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [20];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT21  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [21];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT22  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [22];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT23  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [23];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT24  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [24];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT25  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [25];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT26  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [26];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT27  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [27];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT28  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [28];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT29  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [29];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT30  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [30];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT31  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [31];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT32  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [32];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT33  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [33];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT34  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [34];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT35  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [35];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT36  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [36];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT37  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [37];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT38  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [38];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT39  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [39];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT40  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [40];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT41  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [41];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT42  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [42];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT43  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [43];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT44  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [44];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT45  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [45];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT46  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [46];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT47  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [47];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT48  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [48];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT49  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [49];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT50  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [50];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT51  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [51];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT52  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [52];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT53  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [53];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT54  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [54];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT55  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [55];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT56  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [56];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT57  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [57];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT58  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [58];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT59  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [59];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT60  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [60];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT61  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [61];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT62  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [62];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT63  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [63];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT64  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [64];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT65  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [65];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT66  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [66];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT67  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [67];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT68  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [68];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT69  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [69];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT70  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [70];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT71  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus [71];

assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~dataout  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [0];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT1  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [1];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT2  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [2];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT3  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [3];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT4  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [4];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT5  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [5];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT6  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [6];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT7  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [7];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT8  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [8];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT9  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [9];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT10  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [10];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT11  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [11];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT12  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [12];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT13  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [13];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT14  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [14];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT15  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [15];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT16  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [16];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT17  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [17];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT18  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [18];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT19  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [19];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT20  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [20];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT21  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [21];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT22  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [22];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT23  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [23];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT24  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [24];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT25  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [25];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT26  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [26];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT27  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [27];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT28  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [28];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT29  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [29];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT30  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [30];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT31  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [31];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT32  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [32];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT33  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [33];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT34  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [34];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT35  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [35];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT36  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [36];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT37  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [37];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT38  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [38];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT39  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [39];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT40  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [40];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT41  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [41];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT42  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [42];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT43  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [43];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT44  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [44];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT45  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [45];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT46  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [46];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT47  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [47];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT48  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [48];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT49  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [49];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT50  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [50];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT51  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [51];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT52  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [52];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT53  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [53];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT54  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [54];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT55  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [55];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT56  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [56];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT57  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [57];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT58  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [58];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT59  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [59];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT60  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [60];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT61  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [61];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT62  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [62];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT63  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [63];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT64  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [64];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT65  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [65];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT66  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [66];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT67  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [67];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT68  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [68];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT69  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [69];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT70  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [70];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT71  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus [71];

assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~dataout  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2_DATAOUT_bus [0];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT1  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2_DATAOUT_bus [1];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT2  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2_DATAOUT_bus [2];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT3  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2_DATAOUT_bus [3];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT4  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2_DATAOUT_bus [4];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT5  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2_DATAOUT_bus [5];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT6  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2_DATAOUT_bus [6];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT7  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2_DATAOUT_bus [7];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT8  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2_DATAOUT_bus [8];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT9  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2_DATAOUT_bus [9];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT10  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2_DATAOUT_bus [10];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT11  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2_DATAOUT_bus [11];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT12  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2_DATAOUT_bus [12];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT13  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2_DATAOUT_bus [13];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT14  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2_DATAOUT_bus [14];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT15  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2_DATAOUT_bus [15];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT16  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2_DATAOUT_bus [16];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT17  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2_DATAOUT_bus [17];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT18  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2_DATAOUT_bus [18];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT19  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2_DATAOUT_bus [19];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT20  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2_DATAOUT_bus [20];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT21  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2_DATAOUT_bus [21];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT22  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2_DATAOUT_bus [22];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT23  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2_DATAOUT_bus [23];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT24  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2_DATAOUT_bus [24];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT25  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2_DATAOUT_bus [25];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT26  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2_DATAOUT_bus [26];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT27  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2_DATAOUT_bus [27];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT28  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2_DATAOUT_bus [28];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT29  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2_DATAOUT_bus [29];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT30  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2_DATAOUT_bus [30];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT31  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2_DATAOUT_bus [31];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT32  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2_DATAOUT_bus [32];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT33  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2_DATAOUT_bus [33];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT34  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2_DATAOUT_bus [34];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT35  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2_DATAOUT_bus [35];

assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~dataout  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4_DATAOUT_bus [0];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT1  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4_DATAOUT_bus [1];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT2  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4_DATAOUT_bus [2];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT3  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4_DATAOUT_bus [3];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT4  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4_DATAOUT_bus [4];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT5  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4_DATAOUT_bus [5];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT6  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4_DATAOUT_bus [6];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT7  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4_DATAOUT_bus [7];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT8  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4_DATAOUT_bus [8];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT9  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4_DATAOUT_bus [9];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT10  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4_DATAOUT_bus [10];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT11  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4_DATAOUT_bus [11];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT12  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4_DATAOUT_bus [12];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT13  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4_DATAOUT_bus [13];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT14  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4_DATAOUT_bus [14];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT15  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4_DATAOUT_bus [15];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT16  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4_DATAOUT_bus [16];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT17  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4_DATAOUT_bus [17];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT18  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4_DATAOUT_bus [18];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT19  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4_DATAOUT_bus [19];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT20  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4_DATAOUT_bus [20];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT21  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4_DATAOUT_bus [21];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT22  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4_DATAOUT_bus [22];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT23  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4_DATAOUT_bus [23];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT24  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4_DATAOUT_bus [24];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT25  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4_DATAOUT_bus [25];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT26  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4_DATAOUT_bus [26];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT27  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4_DATAOUT_bus [27];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT28  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4_DATAOUT_bus [28];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT29  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4_DATAOUT_bus [29];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT30  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4_DATAOUT_bus [30];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT31  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4_DATAOUT_bus [31];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT32  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4_DATAOUT_bus [32];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT33  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4_DATAOUT_bus [33];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT34  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4_DATAOUT_bus [34];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT35  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4_DATAOUT_bus [35];

assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~dataout  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT1  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT2  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT3  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT4  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT5  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT6  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT7  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT8  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT9  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT10  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT11  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT12  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT13  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT14  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT15  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT16  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT17  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT18  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT19  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT20  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT21  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT22  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT23  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT24  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT25  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT26  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT27  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT28  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT29  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT30  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT31  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT32  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT33  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT34  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT35  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~dataout  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT1  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT2  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT3  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT4  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT5  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT6  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT7  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT8  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT9  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT10  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT11  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT12  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT13  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT14  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT15  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT16  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT17  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT18  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT19  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT20  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT21  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT22  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT23  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT24  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT25  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT26  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT27  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT28  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT29  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT30  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT31  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT32  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT33  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT34  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT35  = \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~dataout  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2_DATAOUT_bus [0];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT1  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2_DATAOUT_bus [1];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT2  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2_DATAOUT_bus [2];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT3  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2_DATAOUT_bus [3];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT4  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2_DATAOUT_bus [4];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT5  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2_DATAOUT_bus [5];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT6  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2_DATAOUT_bus [6];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT7  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2_DATAOUT_bus [7];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT8  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2_DATAOUT_bus [8];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT9  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2_DATAOUT_bus [9];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT10  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2_DATAOUT_bus [10];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT11  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2_DATAOUT_bus [11];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT12  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2_DATAOUT_bus [12];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT13  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2_DATAOUT_bus [13];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT14  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2_DATAOUT_bus [14];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT15  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2_DATAOUT_bus [15];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT16  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2_DATAOUT_bus [16];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT17  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2_DATAOUT_bus [17];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT18  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2_DATAOUT_bus [18];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT19  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2_DATAOUT_bus [19];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT20  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2_DATAOUT_bus [20];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT21  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2_DATAOUT_bus [21];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT22  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2_DATAOUT_bus [22];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT23  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2_DATAOUT_bus [23];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT24  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2_DATAOUT_bus [24];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT25  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2_DATAOUT_bus [25];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT26  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2_DATAOUT_bus [26];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT27  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2_DATAOUT_bus [27];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT28  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2_DATAOUT_bus [28];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT29  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2_DATAOUT_bus [29];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT30  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2_DATAOUT_bus [30];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT31  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2_DATAOUT_bus [31];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT32  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2_DATAOUT_bus [32];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT33  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2_DATAOUT_bus [33];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT34  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2_DATAOUT_bus [34];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT35  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2_DATAOUT_bus [35];

assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~dataout  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4_DATAOUT_bus [0];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT1  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4_DATAOUT_bus [1];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT2  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4_DATAOUT_bus [2];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT3  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4_DATAOUT_bus [3];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT4  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4_DATAOUT_bus [4];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT5  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4_DATAOUT_bus [5];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT6  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4_DATAOUT_bus [6];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT7  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4_DATAOUT_bus [7];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT8  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4_DATAOUT_bus [8];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT9  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4_DATAOUT_bus [9];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT10  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4_DATAOUT_bus [10];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT11  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4_DATAOUT_bus [11];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT12  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4_DATAOUT_bus [12];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT13  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4_DATAOUT_bus [13];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT14  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4_DATAOUT_bus [14];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT15  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4_DATAOUT_bus [15];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT16  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4_DATAOUT_bus [16];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT17  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4_DATAOUT_bus [17];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT18  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4_DATAOUT_bus [18];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT19  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4_DATAOUT_bus [19];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT20  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4_DATAOUT_bus [20];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT21  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4_DATAOUT_bus [21];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT22  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4_DATAOUT_bus [22];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT23  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4_DATAOUT_bus [23];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT24  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4_DATAOUT_bus [24];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT25  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4_DATAOUT_bus [25];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT26  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4_DATAOUT_bus [26];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT27  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4_DATAOUT_bus [27];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT28  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4_DATAOUT_bus [28];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT29  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4_DATAOUT_bus [29];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT30  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4_DATAOUT_bus [30];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT31  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4_DATAOUT_bus [31];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT32  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4_DATAOUT_bus [32];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT33  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4_DATAOUT_bus [33];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT34  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4_DATAOUT_bus [34];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT35  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4_DATAOUT_bus [35];

assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~dataout  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT1  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT2  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT3  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT4  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT5  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT6  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT7  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT8  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT9  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT10  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT11  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT12  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT13  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT14  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT15  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT16  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT17  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT18  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT19  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT20  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT21  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT22  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT23  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT24  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT25  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT26  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT27  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT28  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT29  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT30  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT31  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT32  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT33  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT34  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT35  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~dataout  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT1  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT2  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT3  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT4  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT5  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT6  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT7  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT8  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT9  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT10  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT11  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT12  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT13  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT14  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT15  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT16  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT17  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT18  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT19  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT20  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT21  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT22  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT23  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT24  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT25  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT26  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT27  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT28  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT29  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT30  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT31  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT32  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT33  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT34  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT35  = \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~dataout  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2_DATAOUT_bus [0];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT1  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2_DATAOUT_bus [1];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT2  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2_DATAOUT_bus [2];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT3  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2_DATAOUT_bus [3];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT4  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2_DATAOUT_bus [4];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT5  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2_DATAOUT_bus [5];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT6  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2_DATAOUT_bus [6];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT7  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2_DATAOUT_bus [7];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT8  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2_DATAOUT_bus [8];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT9  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2_DATAOUT_bus [9];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT10  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2_DATAOUT_bus [10];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT11  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2_DATAOUT_bus [11];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT12  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2_DATAOUT_bus [12];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT13  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2_DATAOUT_bus [13];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT14  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2_DATAOUT_bus [14];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT15  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2_DATAOUT_bus [15];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT16  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2_DATAOUT_bus [16];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT17  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2_DATAOUT_bus [17];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT18  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2_DATAOUT_bus [18];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT19  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2_DATAOUT_bus [19];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT20  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2_DATAOUT_bus [20];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT21  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2_DATAOUT_bus [21];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT22  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2_DATAOUT_bus [22];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT23  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2_DATAOUT_bus [23];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT24  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2_DATAOUT_bus [24];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT25  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2_DATAOUT_bus [25];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT26  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2_DATAOUT_bus [26];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT27  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2_DATAOUT_bus [27];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT28  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2_DATAOUT_bus [28];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT29  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2_DATAOUT_bus [29];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT30  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2_DATAOUT_bus [30];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT31  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2_DATAOUT_bus [31];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT32  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2_DATAOUT_bus [32];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT33  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2_DATAOUT_bus [33];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT34  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2_DATAOUT_bus [34];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT35  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2_DATAOUT_bus [35];

assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~dataout  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4_DATAOUT_bus [0];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT1  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4_DATAOUT_bus [1];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT2  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4_DATAOUT_bus [2];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT3  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4_DATAOUT_bus [3];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT4  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4_DATAOUT_bus [4];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT5  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4_DATAOUT_bus [5];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT6  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4_DATAOUT_bus [6];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT7  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4_DATAOUT_bus [7];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT8  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4_DATAOUT_bus [8];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT9  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4_DATAOUT_bus [9];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT10  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4_DATAOUT_bus [10];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT11  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4_DATAOUT_bus [11];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT12  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4_DATAOUT_bus [12];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT13  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4_DATAOUT_bus [13];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT14  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4_DATAOUT_bus [14];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT15  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4_DATAOUT_bus [15];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT16  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4_DATAOUT_bus [16];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT17  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4_DATAOUT_bus [17];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT18  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4_DATAOUT_bus [18];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT19  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4_DATAOUT_bus [19];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT20  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4_DATAOUT_bus [20];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT21  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4_DATAOUT_bus [21];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT22  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4_DATAOUT_bus [22];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT23  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4_DATAOUT_bus [23];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT24  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4_DATAOUT_bus [24];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT25  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4_DATAOUT_bus [25];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT26  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4_DATAOUT_bus [26];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT27  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4_DATAOUT_bus [27];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT28  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4_DATAOUT_bus [28];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT29  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4_DATAOUT_bus [29];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT30  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4_DATAOUT_bus [30];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT31  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4_DATAOUT_bus [31];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT32  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4_DATAOUT_bus [32];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT33  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4_DATAOUT_bus [33];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT34  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4_DATAOUT_bus [34];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT35  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4_DATAOUT_bus [35];

assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~dataout  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT1  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT2  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT3  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT4  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT5  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT6  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT7  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT8  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT9  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT10  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT11  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT12  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT13  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT14  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT15  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT16  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT17  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT18  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT19  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT20  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT21  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT22  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT23  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT24  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT25  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT26  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT27  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT28  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT29  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT30  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT31  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT32  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT33  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT34  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT35  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~dataout  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT1  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT2  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT3  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT4  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT5  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT6  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT7  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT8  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT9  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT10  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT11  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT12  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT13  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT14  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT15  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT16  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT17  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT18  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT19  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT20  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT21  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT22  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT23  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT24  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT25  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT26  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT27  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT28  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT29  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT30  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT31  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT32  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT33  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT34  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT35  = \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~dataout  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2_DATAOUT_bus [0];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT1  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2_DATAOUT_bus [1];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT2  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2_DATAOUT_bus [2];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT3  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2_DATAOUT_bus [3];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT4  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2_DATAOUT_bus [4];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT5  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2_DATAOUT_bus [5];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT6  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2_DATAOUT_bus [6];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT7  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2_DATAOUT_bus [7];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT8  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2_DATAOUT_bus [8];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT9  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2_DATAOUT_bus [9];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT10  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2_DATAOUT_bus [10];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT11  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2_DATAOUT_bus [11];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT12  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2_DATAOUT_bus [12];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT13  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2_DATAOUT_bus [13];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT14  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2_DATAOUT_bus [14];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT15  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2_DATAOUT_bus [15];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT16  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2_DATAOUT_bus [16];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT17  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2_DATAOUT_bus [17];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT18  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2_DATAOUT_bus [18];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT19  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2_DATAOUT_bus [19];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT20  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2_DATAOUT_bus [20];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT21  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2_DATAOUT_bus [21];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT22  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2_DATAOUT_bus [22];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT23  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2_DATAOUT_bus [23];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT24  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2_DATAOUT_bus [24];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT25  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2_DATAOUT_bus [25];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT26  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2_DATAOUT_bus [26];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT27  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2_DATAOUT_bus [27];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT28  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2_DATAOUT_bus [28];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT29  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2_DATAOUT_bus [29];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT30  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2_DATAOUT_bus [30];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT31  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2_DATAOUT_bus [31];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT32  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2_DATAOUT_bus [32];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT33  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2_DATAOUT_bus [33];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT34  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2_DATAOUT_bus [34];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT35  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2_DATAOUT_bus [35];

assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~dataout  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4_DATAOUT_bus [0];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT1  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4_DATAOUT_bus [1];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT2  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4_DATAOUT_bus [2];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT3  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4_DATAOUT_bus [3];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT4  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4_DATAOUT_bus [4];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT5  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4_DATAOUT_bus [5];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT6  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4_DATAOUT_bus [6];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT7  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4_DATAOUT_bus [7];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT8  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4_DATAOUT_bus [8];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT9  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4_DATAOUT_bus [9];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT10  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4_DATAOUT_bus [10];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT11  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4_DATAOUT_bus [11];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT12  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4_DATAOUT_bus [12];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT13  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4_DATAOUT_bus [13];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT14  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4_DATAOUT_bus [14];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT15  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4_DATAOUT_bus [15];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT16  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4_DATAOUT_bus [16];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT17  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4_DATAOUT_bus [17];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT18  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4_DATAOUT_bus [18];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT19  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4_DATAOUT_bus [19];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT20  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4_DATAOUT_bus [20];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT21  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4_DATAOUT_bus [21];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT22  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4_DATAOUT_bus [22];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT23  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4_DATAOUT_bus [23];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT24  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4_DATAOUT_bus [24];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT25  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4_DATAOUT_bus [25];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT26  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4_DATAOUT_bus [26];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT27  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4_DATAOUT_bus [27];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT28  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4_DATAOUT_bus [28];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT29  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4_DATAOUT_bus [29];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT30  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4_DATAOUT_bus [30];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT31  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4_DATAOUT_bus [31];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT32  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4_DATAOUT_bus [32];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT33  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4_DATAOUT_bus [33];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT34  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4_DATAOUT_bus [34];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT35  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4_DATAOUT_bus [35];

assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~dataout  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT1  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT2  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT3  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT4  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT5  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT6  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT7  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT8  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT9  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT10  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT11  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT12  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT13  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT14  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT15  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT16  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT17  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT18  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT19  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT20  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT21  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT22  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT23  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT24  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT25  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT26  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT27  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT28  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT29  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT30  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT31  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT32  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT33  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT34  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT35  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~dataout  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT1  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT2  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT3  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT4  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT5  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT6  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT7  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT8  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT9  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT10  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT11  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT12  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT13  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT14  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT15  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT16  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT17  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT18  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT19  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT20  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT21  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT22  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT23  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT24  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT25  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT26  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT27  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT28  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT29  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT30  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT31  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT32  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT33  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT34  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT35  = \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1_DATAOUT_bus [35];

// Location: IOOBUF_X26_Y0_N113
stratixiv_io_obuf \FAN_CTRL~output (
	.i(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_d_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(FAN_CTRL),
	.obar());
// synopsys translate_off
defparam \FAN_CTRL~output .bus_hold = "false";
defparam \FAN_CTRL~output .open_drain_output = "false";
defparam \FAN_CTRL~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X119_Y64_N82
stratixiv_io_obuf \DA[0]~output (
	.i(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(DA[0]),
	.obar());
// synopsys translate_off
defparam \DA[0]~output .bus_hold = "false";
defparam \DA[0]~output .open_drain_output = "false";
defparam \DA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y96_N2
stratixiv_io_obuf \DA[1]~output (
	.i(\hybrid_control_mixed_inst|S0 [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(DA[1]),
	.obar());
// synopsys translate_off
defparam \DA[1]~output .bus_hold = "false";
defparam \DA[1]~output .open_drain_output = "false";
defparam \DA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X108_Y0_N20
stratixiv_io_obuf \DA[2]~output (
	.i(\hybrid_control_mixed_inst|S1 [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(DA[2]),
	.obar());
// synopsys translate_off
defparam \DA[2]~output .bus_hold = "false";
defparam \DA[2]~output .open_drain_output = "false";
defparam \DA[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N51
stratixiv_io_obuf \DA[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(DA[3]),
	.obar());
// synopsys translate_off
defparam \DA[3]~output .bus_hold = "false";
defparam \DA[3]~output .open_drain_output = "false";
defparam \DA[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N51
stratixiv_io_obuf \DA[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(DA[4]),
	.obar());
// synopsys translate_off
defparam \DA[4]~output .bus_hold = "false";
defparam \DA[4]~output .open_drain_output = "false";
defparam \DA[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y96_N82
stratixiv_io_obuf \DA[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(DA[5]),
	.obar());
// synopsys translate_off
defparam \DA[5]~output .bus_hold = "false";
defparam \DA[5]~output .open_drain_output = "false";
defparam \DA[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X106_Y96_N20
stratixiv_io_obuf \DA[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(DA[6]),
	.obar());
// synopsys translate_off
defparam \DA[6]~output .bus_hold = "false";
defparam \DA[6]~output .open_drain_output = "false";
defparam \DA[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X119_Y60_N51
stratixiv_io_obuf \DA[7]~output (
	.i(!\hybrid_control_mixed_inst|counter [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(DA[7]),
	.obar());
// synopsys translate_off
defparam \DA[7]~output .bus_hold = "false";
defparam \DA[7]~output .open_drain_output = "false";
defparam \DA[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X119_Y62_N82
stratixiv_io_obuf \DA[8]~output (
	.i(!\hybrid_control_mixed_inst|o_MOSFET [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(DA[8]),
	.obar());
// synopsys translate_off
defparam \DA[8]~output .bus_hold = "false";
defparam \DA[8]~output .open_drain_output = "false";
defparam \DA[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N82
stratixiv_io_obuf \DA[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(DA[9]),
	.obar());
// synopsys translate_off
defparam \DA[9]~output .bus_hold = "false";
defparam \DA[9]~output .open_drain_output = "false";
defparam \DA[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X119_Y11_N20
stratixiv_io_obuf \DA[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(DA[10]),
	.obar());
// synopsys translate_off
defparam \DA[10]~output .bus_hold = "false";
defparam \DA[10]~output .open_drain_output = "false";
defparam \DA[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N113
stratixiv_io_obuf \DA[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(DA[11]),
	.obar());
// synopsys translate_off
defparam \DA[11]~output .bus_hold = "false";
defparam \DA[11]~output .open_drain_output = "false";
defparam \DA[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X119_Y22_N82
stratixiv_io_obuf \DA[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(DA[12]),
	.obar());
// synopsys translate_off
defparam \DA[12]~output .bus_hold = "false";
defparam \DA[12]~output .open_drain_output = "false";
defparam \DA[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X110_Y0_N20
stratixiv_io_obuf \DA[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(DA[13]),
	.obar());
// synopsys translate_off
defparam \DA[13]~output .bus_hold = "false";
defparam \DA[13]~output .open_drain_output = "false";
defparam \DA[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X119_Y55_N113
stratixiv_io_obuf \DB[0]~output (
	.i(DAB_copy[0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(DB[0]),
	.obar());
// synopsys translate_off
defparam \DB[0]~output .bus_hold = "false";
defparam \DB[0]~output .open_drain_output = "false";
defparam \DB[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X119_Y43_N95
stratixiv_io_obuf \DB[1]~output (
	.i(DAB_copy[1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(DB[1]),
	.obar());
// synopsys translate_off
defparam \DB[1]~output .bus_hold = "false";
defparam \DB[1]~output .open_drain_output = "false";
defparam \DB[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X119_Y39_N20
stratixiv_io_obuf \DB[2]~output (
	.i(DAB_copy[2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(DB[2]),
	.obar());
// synopsys translate_off
defparam \DB[2]~output .bus_hold = "false";
defparam \DB[2]~output .open_drain_output = "false";
defparam \DB[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X119_Y28_N113
stratixiv_io_obuf \DB[3]~output (
	.i(DAB_copy[3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(DB[3]),
	.obar());
// synopsys translate_off
defparam \DB[3]~output .bus_hold = "false";
defparam \DB[3]~output .open_drain_output = "false";
defparam \DB[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X119_Y38_N20
stratixiv_io_obuf \DB[4]~output (
	.i(DAB_copy[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(DB[4]),
	.obar());
// synopsys translate_off
defparam \DB[4]~output .bus_hold = "false";
defparam \DB[4]~output .open_drain_output = "false";
defparam \DB[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X119_Y39_N51
stratixiv_io_obuf \DB[5]~output (
	.i(DAB_copy[5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(DB[5]),
	.obar());
// synopsys translate_off
defparam \DB[5]~output .bus_hold = "false";
defparam \DB[5]~output .open_drain_output = "false";
defparam \DB[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y39_N82
stratixiv_io_obuf \DB[6]~output (
	.i(DAB_copy[6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(DB[6]),
	.obar());
// synopsys translate_off
defparam \DB[6]~output .bus_hold = "false";
defparam \DB[6]~output .open_drain_output = "false";
defparam \DB[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X119_Y31_N82
stratixiv_io_obuf \DB[7]~output (
	.i(DAB_copy[7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(DB[7]),
	.obar());
// synopsys translate_off
defparam \DB[7]~output .bus_hold = "false";
defparam \DB[7]~output .open_drain_output = "false";
defparam \DB[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X119_Y58_N51
stratixiv_io_obuf \DB[8]~output (
	.i(DAB_copy[8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(DB[8]),
	.obar());
// synopsys translate_off
defparam \DB[8]~output .bus_hold = "false";
defparam \DB[8]~output .open_drain_output = "false";
defparam \DB[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X119_Y43_N2
stratixiv_io_obuf \DB[9]~output (
	.i(DAB_copy[9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(DB[9]),
	.obar());
// synopsys translate_off
defparam \DB[9]~output .bus_hold = "false";
defparam \DB[9]~output .open_drain_output = "false";
defparam \DB[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X119_Y34_N113
stratixiv_io_obuf \DB[10]~output (
	.i(DAB_copy[10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(DB[10]),
	.obar());
// synopsys translate_off
defparam \DB[10]~output .bus_hold = "false";
defparam \DB[10]~output .open_drain_output = "false";
defparam \DB[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X119_Y60_N82
stratixiv_io_obuf \DB[11]~output (
	.i(DAB_copy[11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(DB[11]),
	.obar());
// synopsys translate_off
defparam \DB[11]~output .bus_hold = "false";
defparam \DB[11]~output .open_drain_output = "false";
defparam \DB[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X119_Y38_N51
stratixiv_io_obuf \DB[12]~output (
	.i(DAB_copy[12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(DB[12]),
	.obar());
// synopsys translate_off
defparam \DB[12]~output .bus_hold = "false";
defparam \DB[12]~output .open_drain_output = "false";
defparam \DB[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X119_Y39_N82
stratixiv_io_obuf \DB[13]~output (
	.i(DAB_copy[13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(DB[13]),
	.obar());
// synopsys translate_off
defparam \DB[13]~output .bus_hold = "false";
defparam \DB[13]~output .open_drain_output = "false";
defparam \DB[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y96_N113
stratixiv_io_obuf \ADA_OE~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(ADA_OE),
	.obar());
// synopsys translate_off
defparam \ADA_OE~output .bus_hold = "false";
defparam \ADA_OE~output .open_drain_output = "false";
defparam \ADA_OE~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N2
stratixiv_io_obuf \ADA_SPI_CS~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(ADA_SPI_CS),
	.obar());
// synopsys translate_off
defparam \ADA_SPI_CS~output .bus_hold = "false";
defparam \ADA_SPI_CS~output .open_drain_output = "false";
defparam \ADA_SPI_CS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X39_Y96_N113
stratixiv_io_obuf \ADB_OE~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(ADB_OE),
	.obar());
// synopsys translate_off
defparam \ADB_OE~output .bus_hold = "false";
defparam \ADB_OE~output .open_drain_output = "false";
defparam \ADB_OE~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N113
stratixiv_io_obuf \ADB_SPI_CS~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(ADB_SPI_CS),
	.obar());
// synopsys translate_off
defparam \ADB_SPI_CS~output .bus_hold = "false";
defparam \ADB_SPI_CS~output .open_drain_output = "false";
defparam \ADB_SPI_CS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N95
stratixiv_io_obuf \ADC_BAT_V_CONVST~output (
	.i(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_e_ADC_BAT_V_CONVST_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(ADC_BAT_V_CONVST),
	.obar());
// synopsys translate_off
defparam \ADC_BAT_V_CONVST~output .bus_hold = "false";
defparam \ADC_BAT_V_CONVST~output .open_drain_output = "false";
defparam \ADC_BAT_V_CONVST~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N2
stratixiv_io_obuf \ADC_BAT_I_CONVST~output (
	.i(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_e_ADC_BAT_I_CONVST_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(ADC_BAT_I_CONVST),
	.obar());
// synopsys translate_off
defparam \ADC_BAT_I_CONVST~output .bus_hold = "false";
defparam \ADC_BAT_I_CONVST~output .open_drain_output = "false";
defparam \ADC_BAT_I_CONVST~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X119_Y65_N82
stratixiv_io_obuf \Q[0]~output (
	.i(\Q~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(Q[0]),
	.obar());
// synopsys translate_off
defparam \Q[0]~output .bus_hold = "false";
defparam \Q[0]~output .open_drain_output = "false";
defparam \Q[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X119_Y57_N51
stratixiv_io_obuf \Q[1]~output (
	.i(\Q~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(Q[1]),
	.obar());
// synopsys translate_off
defparam \Q[1]~output .bus_hold = "false";
defparam \Q[1]~output .open_drain_output = "false";
defparam \Q[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X119_Y57_N82
stratixiv_io_obuf \Q[2]~output (
	.i(\Q~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(Q[2]),
	.obar());
// synopsys translate_off
defparam \Q[2]~output .bus_hold = "false";
defparam \Q[2]~output .open_drain_output = "false";
defparam \Q[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X119_Y55_N82
stratixiv_io_obuf \Q[3]~output (
	.i(\Q~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(Q[3]),
	.obar());
// synopsys translate_off
defparam \Q[3]~output .bus_hold = "false";
defparam \Q[3]~output .open_drain_output = "false";
defparam \Q[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y0_N95
stratixiv_io_obuf \EX[0]~output (
	.i(\SW[3]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(EX[0]),
	.obar());
// synopsys translate_off
defparam \EX[0]~output .bus_hold = "false";
defparam \EX[0]~output .open_drain_output = "false";
defparam \EX[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N64
stratixiv_io_obuf \EX[1]~output (
	.i(!\SW[3]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(EX[1]),
	.obar());
// synopsys translate_off
defparam \EX[1]~output .bus_hold = "false";
defparam \EX[1]~output .open_drain_output = "false";
defparam \EX[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X119_Y53_N2
stratixiv_io_obuf \EX[2]~output (
	.i(\debounce_SWITCH_inst|DB[0].db_core|r_switch_state~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(EX[2]),
	.obar());
// synopsys translate_off
defparam \EX[2]~output .bus_hold = "false";
defparam \EX[2]~output .open_drain_output = "false";
defparam \EX[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X119_Y65_N51
stratixiv_io_obuf \EX[3]~output (
	.i(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(EX[3]),
	.obar());
// synopsys translate_off
defparam \EX[3]~output .bus_hold = "false";
defparam \EX[3]~output .open_drain_output = "false";
defparam \EX[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X119_Y53_N64
stratixiv_io_obuf \EX[4]~output (
	.i(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(EX[4]),
	.obar());
// synopsys translate_off
defparam \EX[4]~output .bus_hold = "false";
defparam \EX[4]~output .open_drain_output = "false";
defparam \EX[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X103_Y96_N113
stratixiv_io_obuf \EX[5]~output (
	.i(\hybrid_control_mixed_inst|S0 [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(EX[5]),
	.obar());
// synopsys translate_off
defparam \EX[5]~output .bus_hold = "false";
defparam \EX[5]~output .open_drain_output = "false";
defparam \EX[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X108_Y0_N51
stratixiv_io_obuf \EX[6]~output (
	.i(\hybrid_control_mixed_inst|S1 [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(EX[6]),
	.obar());
// synopsys translate_off
defparam \EX[6]~output .bus_hold = "false";
defparam \EX[6]~output .open_drain_output = "false";
defparam \EX[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N113
stratixiv_io_obuf \EX[7]~output (
	.i(\sensing_Ibat_inst|Add0~5_sumout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(EX[7]),
	.obar());
// synopsys translate_off
defparam \EX[7]~output .bus_hold = "false";
defparam \EX[7]~output .open_drain_output = "false";
defparam \EX[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X119_Y34_N20
stratixiv_io_obuf \EX[8]~output (
	.i(\sat_test|u_sat[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(EX[8]),
	.obar());
// synopsys translate_off
defparam \EX[8]~output .bus_hold = "false";
defparam \EX[8]~output .open_drain_output = "false";
defparam \EX[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X119_Y60_N113
stratixiv_io_obuf \EX[9]~output (
	.i(!\hybrid_control_mixed_inst|counter [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(EX[9]),
	.obar());
// synopsys translate_off
defparam \EX[9]~output .bus_hold = "false";
defparam \EX[9]~output .open_drain_output = "false";
defparam \EX[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X119_Y62_N20
stratixiv_io_obuf \EX[10]~output (
	.i(!\hybrid_control_mixed_inst|o_MOSFET [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(EX[10]),
	.obar());
// synopsys translate_off
defparam \EX[10]~output .bus_hold = "false";
defparam \EX[10]~output .open_drain_output = "false";
defparam \EX[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X119_Y53_N95
stratixiv_io_obuf \EX[11]~output (
	.i(\debounce_SWITCH_inst|DB[0].db_core|r_switch_state~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(EX[11]),
	.obar());
// synopsys translate_off
defparam \EX[11]~output .bus_hold = "false";
defparam \EX[11]~output .open_drain_output = "false";
defparam \EX[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X106_Y96_N51
stratixiv_io_obuf \LED[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(LED[0]),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
defparam \LED[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y96_N51
stratixiv_io_obuf \LED[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(LED[1]),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
defparam \LED[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y75_N82
stratixiv_io_obuf \LED[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(LED[2]),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
defparam \LED[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X119_Y81_N51
stratixiv_io_obuf \LED[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(LED[3]),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
defparam \LED[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y78_N51
stratixiv_io_obuf \LED[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(LED[4]),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
defparam \LED[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X119_Y74_N20
stratixiv_io_obuf \LED[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(LED[5]),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
defparam \LED[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y70_N82
stratixiv_io_obuf \LED[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(LED[6]),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
defparam \LED[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X103_Y0_N51
stratixiv_io_obuf \LED[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(LED[7]),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
defparam \LED[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N82
stratixiv_io_obuf \SEG0[0]~output (
	.i(\SEG0~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(SEG0[0]),
	.obar());
// synopsys translate_off
defparam \SEG0[0]~output .bus_hold = "false";
defparam \SEG0[0]~output .open_drain_output = "false";
defparam \SEG0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N20
stratixiv_io_obuf \SEG0[1]~output (
	.i(\SEG0~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(SEG0[1]),
	.obar());
// synopsys translate_off
defparam \SEG0[1]~output .bus_hold = "false";
defparam \SEG0[1]~output .open_drain_output = "false";
defparam \SEG0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N113
stratixiv_io_obuf \SEG0[2]~output (
	.i(\SEG0~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(SEG0[2]),
	.obar());
// synopsys translate_off
defparam \SEG0[2]~output .bus_hold = "false";
defparam \SEG0[2]~output .open_drain_output = "false";
defparam \SEG0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N82
stratixiv_io_obuf \SEG0[3]~output (
	.i(\SEG0~19_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(SEG0[3]),
	.obar());
// synopsys translate_off
defparam \SEG0[3]~output .bus_hold = "false";
defparam \SEG0[3]~output .open_drain_output = "false";
defparam \SEG0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N51
stratixiv_io_obuf \SEG0[4]~output (
	.i(\SEG0~22_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(SEG0[4]),
	.obar());
// synopsys translate_off
defparam \SEG0[4]~output .bus_hold = "false";
defparam \SEG0[4]~output .open_drain_output = "false";
defparam \SEG0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N51
stratixiv_io_obuf \SEG0[5]~output (
	.i(\SEG0~25_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(SEG0[5]),
	.obar());
// synopsys translate_off
defparam \SEG0[5]~output .bus_hold = "false";
defparam \SEG0[5]~output .open_drain_output = "false";
defparam \SEG0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N82
stratixiv_io_obuf \SEG0[6]~output (
	.i(\SEG0~30_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(SEG0[6]),
	.obar());
// synopsys translate_off
defparam \SEG0[6]~output .bus_hold = "false";
defparam \SEG0[6]~output .open_drain_output = "false";
defparam \SEG0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N113
stratixiv_io_obuf \SEG0[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(SEG0[7]),
	.obar());
// synopsys translate_off
defparam \SEG0[7]~output .bus_hold = "false";
defparam \SEG0[7]~output .open_drain_output = "false";
defparam \SEG0[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N20
stratixiv_io_obuf \SEG1[0]~output (
	.i(\SEG1~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(SEG1[0]),
	.obar());
// synopsys translate_off
defparam \SEG1[0]~output .bus_hold = "false";
defparam \SEG1[0]~output .open_drain_output = "false";
defparam \SEG1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N51
stratixiv_io_obuf \SEG1[1]~output (
	.i(\SEG1~10_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(SEG1[1]),
	.obar());
// synopsys translate_off
defparam \SEG1[1]~output .bus_hold = "false";
defparam \SEG1[1]~output .open_drain_output = "false";
defparam \SEG1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N20
stratixiv_io_obuf \SEG1[2]~output (
	.i(\SEG1~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(SEG1[2]),
	.obar());
// synopsys translate_off
defparam \SEG1[2]~output .bus_hold = "false";
defparam \SEG1[2]~output .open_drain_output = "false";
defparam \SEG1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N20
stratixiv_io_obuf \SEG1[3]~output (
	.i(\SEG1~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(SEG1[3]),
	.obar());
// synopsys translate_off
defparam \SEG1[3]~output .bus_hold = "false";
defparam \SEG1[3]~output .open_drain_output = "false";
defparam \SEG1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N51
stratixiv_io_obuf \SEG1[4]~output (
	.i(\SEG1~25_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(SEG1[4]),
	.obar());
// synopsys translate_off
defparam \SEG1[4]~output .bus_hold = "false";
defparam \SEG1[4]~output .open_drain_output = "false";
defparam \SEG1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N113
stratixiv_io_obuf \SEG1[5]~output (
	.i(\SEG1~30_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(SEG1[5]),
	.obar());
// synopsys translate_off
defparam \SEG1[5]~output .bus_hold = "false";
defparam \SEG1[5]~output .open_drain_output = "false";
defparam \SEG1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N51
stratixiv_io_obuf \SEG1[6]~output (
	.i(\SEG1~37_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(SEG1[6]),
	.obar());
// synopsys translate_off
defparam \SEG1[6]~output .bus_hold = "false";
defparam \SEG1[6]~output .open_drain_output = "false";
defparam \SEG1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N82
stratixiv_io_obuf \SEG1[7]~output (
	.i(\SEG1~38_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(SEG1[7]),
	.obar());
// synopsys translate_off
defparam \SEG1[7]~output .bus_hold = "false";
defparam \SEG1[7]~output .open_drain_output = "false";
defparam \SEG1[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N20
stratixiv_io_obuf \GPIO0[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(GPIO0[0]),
	.obar());
// synopsys translate_off
defparam \GPIO0[0]~output .bus_hold = "false";
defparam \GPIO0[0]~output .open_drain_output = "false";
defparam \GPIO0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X119_Y75_N51
stratixiv_io_obuf \GPIO0[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(GPIO0[1]),
	.obar());
// synopsys translate_off
defparam \GPIO0[1]~output .bus_hold = "false";
defparam \GPIO0[1]~output .open_drain_output = "false";
defparam \GPIO0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N64
stratixiv_io_obuf \GPIO0[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(GPIO0[2]),
	.obar());
// synopsys translate_off
defparam \GPIO0[2]~output .bus_hold = "false";
defparam \GPIO0[2]~output .open_drain_output = "false";
defparam \GPIO0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N113
stratixiv_io_obuf \GPIO0[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(GPIO0[3]),
	.obar());
// synopsys translate_off
defparam \GPIO0[3]~output .bus_hold = "false";
defparam \GPIO0[3]~output .open_drain_output = "false";
defparam \GPIO0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y96_N82
stratixiv_io_obuf \GPIO0[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(GPIO0[4]),
	.obar());
// synopsys translate_off
defparam \GPIO0[4]~output .bus_hold = "false";
defparam \GPIO0[4]~output .open_drain_output = "false";
defparam \GPIO0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y65_N20
stratixiv_io_obuf \GPIO0[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(GPIO0[5]),
	.obar());
// synopsys translate_off
defparam \GPIO0[5]~output .bus_hold = "false";
defparam \GPIO0[5]~output .open_drain_output = "false";
defparam \GPIO0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y96_N82
stratixiv_io_obuf \GPIO0[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(GPIO0[6]),
	.obar());
// synopsys translate_off
defparam \GPIO0[6]~output .bus_hold = "false";
defparam \GPIO0[6]~output .open_drain_output = "false";
defparam \GPIO0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N20
stratixiv_io_obuf \GPIO0[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(GPIO0[7]),
	.obar());
// synopsys translate_off
defparam \GPIO0[7]~output .bus_hold = "false";
defparam \GPIO0[7]~output .open_drain_output = "false";
defparam \GPIO0[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N95
stratixiv_io_obuf \GPIO0[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(GPIO0[8]),
	.obar());
// synopsys translate_off
defparam \GPIO0[8]~output .bus_hold = "false";
defparam \GPIO0[8]~output .open_drain_output = "false";
defparam \GPIO0[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X119_Y11_N82
stratixiv_io_obuf \GPIO0[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(GPIO0[9]),
	.obar());
// synopsys translate_off
defparam \GPIO0[9]~output .bus_hold = "false";
defparam \GPIO0[9]~output .open_drain_output = "false";
defparam \GPIO0[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
stratixiv_io_obuf \GPIO0[10]~output (
	.i(ADC_B[13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(GPIO0[10]),
	.obar());
// synopsys translate_off
defparam \GPIO0[10]~output .bus_hold = "false";
defparam \GPIO0[10]~output .open_drain_output = "false";
defparam \GPIO0[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N20
stratixiv_io_obuf \GPIO0[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(GPIO0[11]),
	.obar());
// synopsys translate_off
defparam \GPIO0[11]~output .bus_hold = "false";
defparam \GPIO0[11]~output .open_drain_output = "false";
defparam \GPIO0[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X119_Y65_N20
stratixiv_io_obuf \GPIO0[12]~output (
	.i(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(GPIO0[12]),
	.obar());
// synopsys translate_off
defparam \GPIO0[12]~output .bus_hold = "false";
defparam \GPIO0[12]~output .open_drain_output = "false";
defparam \GPIO0[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X119_Y9_N33
stratixiv_io_obuf \GPIO0[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(GPIO0[13]),
	.obar());
// synopsys translate_off
defparam \GPIO0[13]~output .bus_hold = "false";
defparam \GPIO0[13]~output .open_drain_output = "false";
defparam \GPIO0[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X119_Y53_N33
stratixiv_io_obuf \GPIO0[14]~output (
	.i(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(GPIO0[14]),
	.obar());
// synopsys translate_off
defparam \GPIO0[14]~output .bus_hold = "false";
defparam \GPIO0[14]~output .open_drain_output = "false";
defparam \GPIO0[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N82
stratixiv_io_obuf \GPIO0[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(GPIO0[15]),
	.obar());
// synopsys translate_off
defparam \GPIO0[15]~output .bus_hold = "false";
defparam \GPIO0[15]~output .open_drain_output = "false";
defparam \GPIO0[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X119_Y62_N113
stratixiv_io_obuf \GPIO0[16]~output (
	.i(!\hybrid_control_mixed_inst|counter [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(GPIO0[16]),
	.obar());
// synopsys translate_off
defparam \GPIO0[16]~output .bus_hold = "false";
defparam \GPIO0[16]~output .open_drain_output = "false";
defparam \GPIO0[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y96_N82
stratixiv_io_obuf \GPIO0[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(GPIO0[17]),
	.obar());
// synopsys translate_off
defparam \GPIO0[17]~output .bus_hold = "false";
defparam \GPIO0[17]~output .open_drain_output = "false";
defparam \GPIO0[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X119_Y65_N113
stratixiv_io_obuf \GPIO0[18]~output (
	.i(\Q~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(GPIO0[18]),
	.obar());
// synopsys translate_off
defparam \GPIO0[18]~output .bus_hold = "false";
defparam \GPIO0[18]~output .open_drain_output = "false";
defparam \GPIO0[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y60_N20
stratixiv_io_obuf \GPIO0[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(GPIO0[19]),
	.obar());
// synopsys translate_off
defparam \GPIO0[19]~output .bus_hold = "false";
defparam \GPIO0[19]~output .open_drain_output = "false";
defparam \GPIO0[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X119_Y57_N113
stratixiv_io_obuf \GPIO0[20]~output (
	.i(\Q~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(GPIO0[20]),
	.obar());
// synopsys translate_off
defparam \GPIO0[20]~output .bus_hold = "false";
defparam \GPIO0[20]~output .open_drain_output = "false";
defparam \GPIO0[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y96_N33
stratixiv_io_obuf \GPIO0[21]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(GPIO0[21]),
	.obar());
// synopsys translate_off
defparam \GPIO0[21]~output .bus_hold = "false";
defparam \GPIO0[21]~output .open_drain_output = "false";
defparam \GPIO0[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X119_Y57_N20
stratixiv_io_obuf \GPIO0[22]~output (
	.i(\Q~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(GPIO0[22]),
	.obar());
// synopsys translate_off
defparam \GPIO0[22]~output .bus_hold = "false";
defparam \GPIO0[22]~output .open_drain_output = "false";
defparam \GPIO0[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y96_N20
stratixiv_io_obuf \GPIO0[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(GPIO0[23]),
	.obar());
// synopsys translate_off
defparam \GPIO0[23]~output .bus_hold = "false";
defparam \GPIO0[23]~output .open_drain_output = "false";
defparam \GPIO0[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X119_Y55_N51
stratixiv_io_obuf \GPIO0[24]~output (
	.i(\Q~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(GPIO0[24]),
	.obar());
// synopsys translate_off
defparam \GPIO0[24]~output .bus_hold = "false";
defparam \GPIO0[24]~output .open_drain_output = "false";
defparam \GPIO0[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y96_N20
stratixiv_io_obuf \GPIO0[25]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(GPIO0[25]),
	.obar());
// synopsys translate_off
defparam \GPIO0[25]~output .bus_hold = "false";
defparam \GPIO0[25]~output .open_drain_output = "false";
defparam \GPIO0[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y96_N82
stratixiv_io_obuf \GPIO0[26]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(GPIO0[26]),
	.obar());
// synopsys translate_off
defparam \GPIO0[26]~output .bus_hold = "false";
defparam \GPIO0[26]~output .open_drain_output = "false";
defparam \GPIO0[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y96_N51
stratixiv_io_obuf \GPIO0[27]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(GPIO0[27]),
	.obar());
// synopsys translate_off
defparam \GPIO0[27]~output .bus_hold = "false";
defparam \GPIO0[27]~output .open_drain_output = "false";
defparam \GPIO0[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N20
stratixiv_io_obuf \GPIO0[28]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(GPIO0[28]),
	.obar());
// synopsys translate_off
defparam \GPIO0[28]~output .bus_hold = "false";
defparam \GPIO0[28]~output .open_drain_output = "false";
defparam \GPIO0[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X119_Y85_N20
stratixiv_io_obuf \GPIO0[29]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(GPIO0[29]),
	.obar());
// synopsys translate_off
defparam \GPIO0[29]~output .bus_hold = "false";
defparam \GPIO0[29]~output .open_drain_output = "false";
defparam \GPIO0[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y81_N82
stratixiv_io_obuf \GPIO0[30]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(GPIO0[30]),
	.obar());
// synopsys translate_off
defparam \GPIO0[30]~output .bus_hold = "false";
defparam \GPIO0[30]~output .open_drain_output = "false";
defparam \GPIO0[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X112_Y0_N20
stratixiv_io_obuf \GPIO0[31]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(GPIO0[31]),
	.obar());
// synopsys translate_off
defparam \GPIO0[31]~output .bus_hold = "false";
defparam \GPIO0[31]~output .open_drain_output = "false";
defparam \GPIO0[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X119_Y81_N113
stratixiv_io_obuf \GPIO0[32]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(GPIO0[32]),
	.obar());
// synopsys translate_off
defparam \GPIO0[32]~output .bus_hold = "false";
defparam \GPIO0[32]~output .open_drain_output = "false";
defparam \GPIO0[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N95
stratixiv_io_obuf \GPIO0[33]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(GPIO0[33]),
	.obar());
// synopsys translate_off
defparam \GPIO0[33]~output .bus_hold = "false";
defparam \GPIO0[33]~output .open_drain_output = "false";
defparam \GPIO0[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y96_N113
stratixiv_io_obuf \GPIO0[34]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(GPIO0[34]),
	.obar());
// synopsys translate_off
defparam \GPIO0[34]~output .bus_hold = "false";
defparam \GPIO0[34]~output .open_drain_output = "false";
defparam \GPIO0[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y96_N51
stratixiv_io_obuf \GPIO0[35]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(GPIO0[35]),
	.obar());
// synopsys translate_off
defparam \GPIO0[35]~output .bus_hold = "false";
defparam \GPIO0[35]~output .open_drain_output = "false";
defparam \GPIO0[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y87_N64
stratixiv_io_obuf \AD_SCLK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(AD_SCLK),
	.obar());
// synopsys translate_off
defparam \AD_SCLK~output .bus_hold = "false";
defparam \AD_SCLK~output .open_drain_output = "false";
defparam \AD_SCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X119_Y73_N51
stratixiv_io_obuf \AD_SDIO~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(AD_SDIO),
	.obar());
// synopsys translate_off
defparam \AD_SDIO~output .bus_hold = "false";
defparam \AD_SDIO~output .open_drain_output = "true";
defparam \AD_SDIO~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N64
stratixiv_io_obuf \FPGA_CLK_A_N~output (
	.i(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_FPGA_CLK_A_N_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(FPGA_CLK_A_N),
	.obar());
// synopsys translate_off
defparam \FPGA_CLK_A_N~output .bus_hold = "false";
defparam \FPGA_CLK_A_N~output .open_drain_output = "false";
defparam \FPGA_CLK_A_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N33
stratixiv_io_obuf \FPGA_CLK_A_P~output (
	.i(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_FPGA_CLK_A_P_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(FPGA_CLK_A_P),
	.obar());
// synopsys translate_off
defparam \FPGA_CLK_A_P~output .bus_hold = "false";
defparam \FPGA_CLK_A_P~output .open_drain_output = "false";
defparam \FPGA_CLK_A_P~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N64
stratixiv_io_obuf \FPGA_CLK_B_N~output (
	.i(!\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_FPGA_CLK_B_N_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(FPGA_CLK_B_N),
	.obar());
// synopsys translate_off
defparam \FPGA_CLK_B_N~output .bus_hold = "false";
defparam \FPGA_CLK_B_N~output .open_drain_output = "false";
defparam \FPGA_CLK_B_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N33
stratixiv_io_obuf \FPGA_CLK_B_P~output (
	.i(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_FPGA_CLK_B_P_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(FPGA_CLK_B_P),
	.obar());
// synopsys translate_off
defparam \FPGA_CLK_B_P~output .bus_hold = "false";
defparam \FPGA_CLK_B_P~output .open_drain_output = "false";
defparam \FPGA_CLK_B_P~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X53_Y0_N1
stratixiv_io_ibuf \OSC~input (
	.i(OSC),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\OSC~input_o ));
// synopsys translate_off
defparam \OSC~input .bus_hold = "false";
defparam \OSC~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_B1
stratixiv_pll \PLL_inst|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\PLL_inst|altpll_component|auto_generated|wire_pll1_fbout~clkctrl_outclk ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\OSC~input_o }),
	.phasecounterselect(4'b0000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\PLL_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\PLL_inst|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \PLL_inst|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c0_high = 3;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c0_low = 2;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c0_mode = "odd";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c1_high = 250;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c1_low = 250;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c1_mode = "even";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c2_high = 5;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c2_initial = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c2_low = 5;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c2_mode = "even";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c3_high = 250;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c3_initial = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c3_low = 250;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c3_mode = "even";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c3_use_casc_in = "on";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c4_high = 50;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c4_initial = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c4_low = 50;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c4_mode = "even";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c5_high = 244;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c5_initial = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c5_low = 256;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c5_mode = "odd";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c5_ph = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c5_use_casc_in = "on";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c6_high = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c6_initial = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c6_low = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c6_mode = "bypass";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c6_ph = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c6_use_casc_in = "off";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c7_high = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c7_initial = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c7_low = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c7_mode = "bypass";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c7_ph = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c7_use_casc_in = "off";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c8_high = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c8_initial = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c8_low = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c8_mode = "bypass";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c8_ph = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c8_use_casc_in = "off";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c9_high = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c9_initial = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c9_low = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c9_mode = "bypass";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c9_ph = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .c9_use_casc_in = "off";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk0_counter = "unused";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk0_divide_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk0_multiply_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk1_counter = "c0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk1_divide_by = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk1_multiply_by = 2;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk2_counter = "c1";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk2_divide_by = 50;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk2_multiply_by = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk3_counter = "c3";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk3_divide_by = 500;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk3_multiply_by = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk4_counter = "c5";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk4_divide_by = 5000;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 49;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk4_multiply_by = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk5_counter = "unused";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk5_divide_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk5_duty_cycle = 50;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk5_multiply_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk5_phase_shift = "0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk6_counter = "unused";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk6_divide_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk6_duty_cycle = 50;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk6_multiply_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk6_phase_shift = "0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk7_counter = "unused";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk7_divide_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk7_duty_cycle = 50;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk7_multiply_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk7_phase_shift = "0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk8_counter = "unused";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk8_divide_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk8_duty_cycle = 50;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk8_multiply_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk8_phase_shift = "0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk9_counter = "unused";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk9_divide_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk9_duty_cycle = 50;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk9_multiply_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .clk9_phase_shift = "0";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .compensate_clock = "clock1";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .dpa_divide_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .dpa_divider = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .dpa_multiply_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 27;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .m = 10;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .n = 1;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .pll_type = "enhanced";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_max = 3332;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_min = 1250;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 250;
defparam \PLL_inst|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_X58_Y0_N8
stratixiv_clkena \PLL_inst|altpll_component|auto_generated|wire_pll1_fbout~clkctrl (
	.inclk(\PLL_inst|altpll_component|auto_generated|wire_pll1_fbout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PLL_inst|altpll_component|auto_generated|wire_pll1_fbout~clkctrl_outclk ),
	.enaout());
// synopsys translate_off
defparam \PLL_inst|altpll_component|auto_generated|wire_pll1_fbout~clkctrl .clock_type = "global clock";
defparam \PLL_inst|altpll_component|auto_generated|wire_pll1_fbout~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_PLLB1E3
stratixiv_clkena \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_FPGA_CLK_A_N (
	.inclk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk [1]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_FPGA_CLK_A_N_outclk ),
	.enaout());
// synopsys translate_off
defparam \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_FPGA_CLK_A_N .clock_type = "external clock output";
defparam \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_FPGA_CLK_A_N .ena_register_mode = "double register";
// synopsys translate_on

// Location: CLKCTRL_PLLB1E2
stratixiv_clkena \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_FPGA_CLK_A_P (
	.inclk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk [1]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_FPGA_CLK_A_P_outclk ),
	.enaout());
// synopsys translate_off
defparam \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_FPGA_CLK_A_P .clock_type = "external clock output";
defparam \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_FPGA_CLK_A_P .ena_register_mode = "double register";
// synopsys translate_on

// Location: CLKCTRL_PLLB1E5
stratixiv_clkena \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_FPGA_CLK_B_N (
	.inclk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk [1]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_FPGA_CLK_B_N_outclk ),
	.enaout());
// synopsys translate_off
defparam \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_FPGA_CLK_B_N .clock_type = "external clock output";
defparam \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_FPGA_CLK_B_N .ena_register_mode = "double register";
// synopsys translate_on

// Location: CLKCTRL_PLLB1E4
stratixiv_clkena \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_FPGA_CLK_B_P (
	.inclk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk [1]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_FPGA_CLK_B_P_outclk ),
	.enaout());
// synopsys translate_off
defparam \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_FPGA_CLK_B_P .clock_type = "external clock output";
defparam \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_e_FPGA_CLK_B_P .ena_register_mode = "double register";
// synopsys translate_on

// Location: CLKCTRL_R21
stratixiv_clkena \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_d (
	.inclk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_d_outclk ),
	.enaout());
// synopsys translate_off
defparam \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_d .clock_type = "dual-regional clock";
defparam \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl_d .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G7
stratixiv_clkena \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.inclk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk [1]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.enaout());
// synopsys translate_off
defparam \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LABCELL_X112_Y66_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~1 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~1_sumout  = SUM(( VCC ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [0] ) + ( !VCC ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~2  = CARRY(( VCC ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~1_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~1 .lut_mask = 64'h0000FF000000FFFF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y66_N3
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y66_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~33 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~33_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q  & ( 
// (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout ) # (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~1_sumout ) ) ) # ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q  & ( (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~1_sumout ) # 
// (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout ),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~33 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~33 .lut_mask = 64'h0FFF0FFFF0FFF0FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X112_Y66_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~13 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~13_sumout  = SUM(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [3] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~10  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~14  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [3] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [3]),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~13_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~13 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~13 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X112_Y66_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~17 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~17_sumout  = SUM(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [4] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~14  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~18  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [4] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [4]),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~17_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~17 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~17 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y66_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~0 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~0_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q  & ( 
// (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout  & \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~17_sumout ) ) ) # ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q  & ( (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout  & 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~17_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout ),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~0 .lut_mask = 64'h00F000F0000F000F;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y66_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~2 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~2_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~6_combout  & ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout  $ (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q ) ) ) # ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout ),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~2 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~2 .lut_mask = 64'hFFFFFFFF0FF00FF0;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y66_N27
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[4] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y66_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~21 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~21_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [5] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~18  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~22  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [5] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~18  ))

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~21_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~21 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y66_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~31 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~31_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout  & ( 
// (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~21_sumout  & \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q ) ) ) # ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout  & ( (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~21_sumout  & 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~21_sumout ),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~31 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~31 .lut_mask = 64'h3030303003030303;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y66_N9
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[5] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y66_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~25 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~25_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [6] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~22  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~26  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [6] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~25_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~25 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y66_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~30 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~30_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout  & ( 
// (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q  & \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~25_sumout ) ) ) # ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout  & ( (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q  & 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~25_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q ),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~25_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~30 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~30 .lut_mask = 64'h00F000F0000F000F;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y66_N11
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[6] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y66_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|LessThan0~0 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|LessThan0~0_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [3] & ( (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter 
// [6] & \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [5]) ) ) # ( !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [3] & ( 
// (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [6] & (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [5] & ((\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [2]) # 
// (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [4])))) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [4]),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [6]),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [5]),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [2]),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|LessThan0~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|LessThan0~0 .lut_mask = 64'h0103010303030303;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X112_Y66_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~29 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~29_sumout  = SUM(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [7] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~26  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~30  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [7] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [7]),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~29_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~29 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~29 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y65_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~28 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~28_combout  = (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~29_sumout  & 
// (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q  $ (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout )))

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q ),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout ),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~28 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~28 .lut_mask = 64'h0099009900990099;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y65_N19
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[7] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y66_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~33 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~33_sumout  = SUM(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [8] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~30  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~34  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [8] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [8]),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~33_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~33 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~33 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y65_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~27 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~27_combout  = (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~33_sumout  & 
// (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q  $ (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout )))

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q ),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout ),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~27 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~27 .lut_mask = 64'h0909090909090909;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y65_N17
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[8] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y66_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~37 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~37_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [9] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~34  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~38  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [9] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~34  ))

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~37_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~37 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y65_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~26 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~26_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout  & ( 
// (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q  & \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~37_sumout ) ) ) # ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout  & ( (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q  & 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~37_sumout ) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~37_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~26 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~26 .lut_mask = 64'h00AA00AA00550055;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y65_N15
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[9] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y66_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~41 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~41_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [10] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~38  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~42  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [10] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~41_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~41 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y65_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~25 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~25_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout  & ( 
// (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q  & \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~41_sumout ) ) ) # ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout  & ( (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q  & 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~41_sumout ) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~41_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~25 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~25 .lut_mask = 64'h00AA00AA00550055;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y65_N13
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[10] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y66_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~45 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~45_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [11] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~42  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~46  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [11] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~42  ))

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~45_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~45 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y66_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~24 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~24_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout  & ( 
// (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~45_sumout  & \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q ) ) ) # ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout  & ( (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~45_sumout  & 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q ) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~45_sumout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~24 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~24 .lut_mask = 64'h5050505005050505;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y66_N5
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[11] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y66_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~49 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~49_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [12] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~46  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~50  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [12] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~49_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~49 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y66_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~23 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~23_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout  & ( 
// (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q  & \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~49_sumout ) ) ) # ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout  & ( (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q  & 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~49_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q ),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~49_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~23 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~23 .lut_mask = 64'h00F000F0000F000F;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y66_N7
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[12] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y66_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~53 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~53_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [13] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~50  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~54  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [13] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~53_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~53 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y66_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~22 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~22_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout  & ( 
// (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~53_sumout  & \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q ) ) ) # ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout  & ( (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~53_sumout  & 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~53_sumout ),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~22 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~22 .lut_mask = 64'h3030303003030303;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y66_N37
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[13] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y66_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~57 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~57_sumout  = SUM(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [14] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~54  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~58  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [14] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [14]),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~57_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~57 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~57 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y66_N30
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~21 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~21_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q  & ( 
// (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~57_sumout  & \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout ) ) ) # ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q  & ( (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~57_sumout  & 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~57_sumout ),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~21 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~21 .lut_mask = 64'h3030303003030303;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y66_N31
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[14] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y66_N30
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~61 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~61_sumout  = SUM(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [15] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~58  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~62  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [15] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [15]),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~61_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~61 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~61 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y66_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~20 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~20_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q  & ( 
// (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout  & \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~61_sumout ) ) ) # ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q  & ( (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout  & 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~61_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout ),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~61_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~20 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~20 .lut_mask = 64'h00F000F0000F000F;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y66_N29
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[15] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y66_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~65 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~65_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [16] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~62  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~66  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [16] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~62  ))

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~65_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~65 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~65 .lut_mask = 64'h0000FFFF00003333;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y66_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~19 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~19_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout  & ( 
// (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q  & \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~65_sumout ) ) ) # ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout  & ( (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q  & 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~65_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q ),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~65_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~19 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~19 .lut_mask = 64'h00F000F0000F000F;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y66_N39
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y66_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~69 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~69_sumout  = SUM(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [17] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~66  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~70  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [17] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [17]),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~69_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~69 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~69 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y65_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~6 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~6_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~69_sumout  & ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q  $ (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q ),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~6 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~6 .lut_mask = 64'h0000000099999999;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y65_N39
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[17] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[17] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y66_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~73 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~73_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [18] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~70  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~74  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [18] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~70  ))

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~73_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~73 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~73 .lut_mask = 64'h0000FFFF00003333;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y65_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~12 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~12_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~73_sumout  & ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q  $ (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q ),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~12 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~12 .lut_mask = 64'h0000000099999999;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y65_N33
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[18] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[18] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y66_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~77 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~77_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [19] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~74  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~78  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [19] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~77_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~77 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y65_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~11 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~11_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~77_sumout  & ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q  $ (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q ),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~11 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~11 .lut_mask = 64'h0000000099999999;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y65_N35
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[19] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[19] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y65_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~81 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~81_sumout  = SUM(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [20] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~78  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~82  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [20] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [20]),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~81_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~81 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~81 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y65_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~10 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~10_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~81_sumout  & ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q  $ (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q ),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~10 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~10 .lut_mask = 64'h0000000099999999;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y65_N25
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[20] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[20] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y65_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~85 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~85_sumout  = SUM(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [21] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~82  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~86  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [21] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [21]),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~85_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~85 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~85 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y65_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~9 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~9_combout  = (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~85_sumout  & 
// (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q  $ (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout )))

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q ),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout ),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~85_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~9 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~9 .lut_mask = 64'h0099009900990099;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y65_N27
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[21] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[21] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y65_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~89 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~89_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [22] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~86  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~90  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [22] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~89_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~89 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y65_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~8 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~8_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q  & ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~89_sumout  & ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout  ) ) ) # ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q  & ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~89_sumout  & ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout ),
	.datad(gnd),
	.datae(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q ),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~8 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~8 .lut_mask = 64'h00000000F0F00F0F;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y65_N7
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[22] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[22] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y65_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~93 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~93_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [23] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~90  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~94  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [23] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~93_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~93 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y65_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~7 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~7_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~93_sumout  & ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q  $ (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q ),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~7 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~7 .lut_mask = 64'h0000000099999999;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y65_N23
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[23] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[23] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y65_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~97 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~97_sumout  = SUM(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [24] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~94  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~98  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [24] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [24]),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~97_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~97 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~97 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X112_Y65_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~18 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~18_combout  = (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~97_sumout  & 
// (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout  $ (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q )))

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout ),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q ),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~97_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~18 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~18 .lut_mask = 64'h0099009900990099;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X112_Y65_N35
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[24] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[24] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y65_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~101 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~101_sumout  = SUM(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [25] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~98  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~102  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [25] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [25]),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~101_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~101 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~101 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X112_Y65_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~17 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~17_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~101_sumout  & ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout  $ (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q ) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout ),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~17 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~17 .lut_mask = 64'h0000000099999999;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X112_Y65_N33
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[25] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[25] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y65_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~105 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~105_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [26] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~102  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~106  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [26] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~102  ))

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~105_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~105 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~105 .lut_mask = 64'h0000FFFF00003333;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X112_Y65_N30
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~16 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~16_combout  = (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~105_sumout  & 
// (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout  $ (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q )))

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout ),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q ),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~105_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~16 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~16 .lut_mask = 64'h0099009900990099;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X112_Y65_N31
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[26] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[26] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y65_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~109 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~109_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [27] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~106  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~110  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [27] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~109_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~109 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y65_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~29 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~29_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~109_sumout  & ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q  $ (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q ),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~29 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~29 .lut_mask = 64'h0000000099999999;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y65_N37
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[27] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[27] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y65_N30
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~3 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~3_combout  = ( !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [9] & ( (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter 
// [10] & (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [8] & (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [27] & !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter 
// [7]))) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [10]),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [8]),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [27]),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [7]),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~3 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~3 .lut_mask = 64'h8000800000000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y65_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~0 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~0_combout  = ( !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [23] & ( !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter 
// [20] & ( (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [19] & (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [22] & 
// (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [18] & !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [21]))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [19]),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [22]),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [18]),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [21]),
	.datae(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [23]),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~0 .lut_mask = 64'h8000000000000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y66_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~2 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~2_combout  = ( !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [14] & ( !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter 
// [12] & ( (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [16] & (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [13] & 
// (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [11] & !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [15]))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [16]),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [13]),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [11]),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [15]),
	.datae(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [14]),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~2 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~2 .lut_mask = 64'h8000000000000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X112_Y65_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~113 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~113_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [28] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~110  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~114  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [28] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~110  ))

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [28]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~113_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~113 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~113 .lut_mask = 64'h0000FFFF00003333;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X112_Y65_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~15 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~15_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~113_sumout  & ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout  $ (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q ) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout ),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~15 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~15 .lut_mask = 64'h0000000099999999;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X112_Y65_N29
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[28] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[28] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y65_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~117 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~117_sumout  = SUM(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [29] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~114  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~118  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [29] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [29]),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~117_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~117 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~117 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X112_Y65_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~14 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~14_combout  = (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~117_sumout  & 
// (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout  $ (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q )))

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout ),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q ),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~117_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~14 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~14 .lut_mask = 64'h0909090909090909;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X112_Y65_N37
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[29] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [29]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[29] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y65_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~121 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~121_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [30] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~118  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~122  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [30] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~118  ))

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~121_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~121 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~121 .lut_mask = 64'h0000FFFF00003333;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X112_Y65_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~13 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~13_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~121_sumout  & ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout  $ (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q ) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout ),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~13 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~13 .lut_mask = 64'h0000000099999999;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X112_Y65_N39
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[30] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [30]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[30] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y65_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~1 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~1_combout  = ( !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [24] & ( !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter 
// [28] & ( (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [25] & (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [29] & 
// (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [30] & !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [26]))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [25]),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [29]),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [30]),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [26]),
	.datae(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [24]),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X112_Y65_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~125 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~125_sumout  = SUM(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [31] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [31]),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~125 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~125 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y65_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~5 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~5_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~125_sumout  & ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q  $ (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q ),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~5 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~5 .lut_mask = 64'h00000000F00FF00F;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y65_N29
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[31] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [31]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[31] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y65_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~4 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~4_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~1_combout  & ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [31] & ( (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [17] & 
// (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~3_combout  & (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~0_combout  & 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~2_combout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [17]),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~3_combout ),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~0_combout ),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~2_combout ),
	.datae(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~1_combout ),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~4 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~4 .lut_mask = 64'h0000000200000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y65_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~1 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~1_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout  & ( 
// (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q  & ((!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~4_combout ) # 
// (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|LessThan0~0_combout ))) ) ) # ( !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout  & ( 
// (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q  & ((!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~4_combout ) # 
// (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|LessThan0~0_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|LessThan0~0_combout ),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~4_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~1 .lut_mask = 64'hAA0AAA0A55055505;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y66_N19
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[0] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y66_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~5 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~5_sumout  = SUM(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [1] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~2  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~6  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [1] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [1]),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~5_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~5 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~5 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y66_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~32 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~32_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q  & ( 
// (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~5_sumout  & \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout ) ) ) # ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q  & ( (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~5_sumout  & 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~5_sumout ),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~32 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~32 .lut_mask = 64'h0F000F00000F000F;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y66_N17
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[1] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y66_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~9 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~9_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [2] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~6  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~10  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [2] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~6  ))

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~9_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~9 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y66_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~4 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~4_combout  = (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~9_sumout  & 
// (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout  $ (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q )))

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~9_sumout ),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout ),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~4 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~4 .lut_mask = 64'h3003300330033003;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y66_N23
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[2] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y66_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~3 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~3_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q  & ( 
// (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout  & \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~13_sumout ) ) ) # ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q  & ( (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout  & 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~13_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout ),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~3 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~3 .lut_mask = 64'h00F000F0000F000F;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y66_N21
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[16]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[3] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y66_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~5 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~5_combout  = ( !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [6] & ( (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter 
// [1] & (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [0] & !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [5])) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [1]),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [0]),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [5]),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~5 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~5 .lut_mask = 64'hC000C00000000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y66_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~6 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~6_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~4_combout  & ( 
// (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [3] & (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~5_combout  & (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [2] 
// & !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [4]))) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [3]),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~5_combout ),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [2]),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|counter [4]),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~6 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~6 .lut_mask = 64'h0000000020002000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y52_N32
stratixiv_io_ibuf \ADA_DCO~input (
	.i(ADA_DCO),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADA_DCO~input_o ));
// synopsys translate_off
defparam \ADA_DCO~input .bus_hold = "false";
defparam \ADA_DCO~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
stratixiv_clkena \ADA_DCO~inputclkctrl (
	.inclk(\ADA_DCO~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ADA_DCO~inputclkctrl_outclk ),
	.enaout());
// synopsys translate_off
defparam \ADA_DCO~inputclkctrl .clock_type = "global clock";
defparam \ADA_DCO~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
stratixiv_io_ibuf \ADA_DATA[1]~input (
	.i(ADA_DATA[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADA_DATA[1]~input_o ));
// synopsys translate_off
defparam \ADA_DATA[1]~input .bus_hold = "false";
defparam \ADA_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N32
stratixiv_io_ibuf \ADA_DATA[0]~input (
	.i(ADA_DATA[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADA_DATA[0]~input_o ));
// synopsys translate_off
defparam \ADA_DATA[0]~input .bus_hold = "false";
defparam \ADA_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X67_Y33_N0
stratixiv_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( !\ADA_DATA[1]~input_o  ) + ( !\ADA_DATA[0]~input_o  ) + ( !VCC ))
// \Add1~2  = CARRY(( !\ADA_DATA[1]~input_o  ) + ( !\ADA_DATA[0]~input_o  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ADA_DATA[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADA_DATA[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h000000FF0000F0F0;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y37_N13
dffeas \ADC_A[1] (
	.clk(\ADA_DCO~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADC_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_A[1] .is_wysiwyg = "true";
defparam \ADC_A[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N94
stratixiv_io_ibuf \ADA_DATA[2]~input (
	.i(ADA_DATA[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADA_DATA[2]~input_o ));
// synopsys translate_off
defparam \ADA_DATA[2]~input .bus_hold = "false";
defparam \ADA_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X67_Y33_N2
stratixiv_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( !\ADA_DATA[2]~input_o  ) + ( GND ) + ( \Add1~2  ))
// \Add1~6  = CARRY(( !\ADA_DATA[2]~input_o  ) + ( GND ) + ( \Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ADA_DATA[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y37_N11
dffeas \ADC_A[2] (
	.clk(\ADA_DCO~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADC_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_A[2] .is_wysiwyg = "true";
defparam \ADC_A[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y37_N5
dffeas \ADC_A[0] (
	.clk(\ADA_DCO~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ADA_DATA[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADC_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_A[0] .is_wysiwyg = "true";
defparam \ADC_A[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N32
stratixiv_io_ibuf \ADA_DATA[3]~input (
	.i(ADA_DATA[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADA_DATA[3]~input_o ));
// synopsys translate_off
defparam \ADA_DATA[3]~input .bus_hold = "false";
defparam \ADA_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X67_Y33_N4
stratixiv_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( GND ) + ( !\ADA_DATA[3]~input_o  ) + ( \Add1~6  ))
// \Add1~10  = CARRY(( GND ) + ( !\ADA_DATA[3]~input_o  ) + ( \Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADA_DATA[3]~input_o ),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h000000FF00000000;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y37_N18
stratixiv_lcell_comb \ADC_A[3]~feeder (
// Equation(s):
// \ADC_A[3]~feeder_combout  = ( \Add1~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ADC_A[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADC_A[3]~feeder .extended_lut = "off";
defparam \ADC_A[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ADC_A[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y37_N19
dffeas \ADC_A[3] (
	.clk(\ADA_DCO~inputclkctrl_outclk ),
	.d(\ADC_A[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADC_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_A[3] .is_wysiwyg = "true";
defparam \ADC_A[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X68_Y37_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][4]~0 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][4]~0_combout  = ( ADC_A[3] & ( (!ADC_A[1] & (!ADC_A[2] $ (ADC_A[0]))) # (ADC_A[1] & ((!ADC_A[2]) # (!ADC_A[0]))) ) ) # ( !ADC_A[3] & ( (!ADC_A[1] & (!ADC_A[2] $ (!ADC_A[0]))) # (ADC_A[1] & (ADC_A[2] & 
// ADC_A[0])) ) )

	.dataa(gnd),
	.datab(!ADC_A[1]),
	.datac(!ADC_A[2]),
	.datad(!ADC_A[0]),
	.datae(gnd),
	.dataf(!ADC_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|Mult0|mult_core|romout[0][4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][4]~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][4]~0 .lut_mask = 64'h0CC30CC3F33CF33C;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N1
stratixiv_io_ibuf \ADA_DATA[4]~input (
	.i(ADA_DATA[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADA_DATA[4]~input_o ));
// synopsys translate_off
defparam \ADA_DATA[4]~input .bus_hold = "false";
defparam \ADA_DATA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X67_Y33_N6
stratixiv_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( GND ) + ( !\ADA_DATA[4]~input_o  ) + ( \Add1~10  ))
// \Add1~14  = CARRY(( GND ) + ( !\ADA_DATA[4]~input_o  ) + ( \Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADA_DATA[4]~input_o ),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h000000FF00000000;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y37_N33
dffeas \ADC_A[4] (
	.clk(\ADA_DCO~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADC_A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_A[4] .is_wysiwyg = "true";
defparam \ADC_A[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X68_Y37_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][5]~1 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][5]~1_combout  = ( ADC_A[3] & ( ADC_A[0] & ( (!ADC_A[2] & ADC_A[1]) ) ) ) # ( !ADC_A[3] & ( ADC_A[0] & ( (ADC_A[2] & !ADC_A[1]) ) ) ) # ( ADC_A[3] & ( !ADC_A[0] & ( !ADC_A[2] $ (ADC_A[1]) ) ) ) # ( 
// !ADC_A[3] & ( !ADC_A[0] & ( (!ADC_A[2] & ADC_A[1]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!ADC_A[2]),
	.datad(!ADC_A[1]),
	.datae(!ADC_A[3]),
	.dataf(!ADC_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|Mult0|mult_core|romout[0][5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][5]~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][5]~1 .lut_mask = 64'h00F0F00F0F0000F0;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y37_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_sumout  = SUM(( ADC_A[4] ) + ( \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][5]~1_combout  ) + ( !VCC ))
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2  = CARRY(( ADC_A[4] ) + ( \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][5]~1_combout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!ADC_A[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult0|mult_core|romout[0][5]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 .lut_mask = 64'h0000FF0000000F0F;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N63
stratixiv_io_ibuf \ADA_DATA[5]~input (
	.i(ADA_DATA[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADA_DATA[5]~input_o ));
// synopsys translate_off
defparam \ADA_DATA[5]~input .bus_hold = "false";
defparam \ADA_DATA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X67_Y33_N8
stratixiv_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( !\ADA_DATA[5]~input_o  ) + ( GND ) + ( \Add1~14  ))
// \Add1~18  = CARRY(( !\ADA_DATA[5]~input_o  ) + ( GND ) + ( \Add1~14  ))

	.dataa(gnd),
	.datab(!\ADA_DATA[5]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y37_N31
dffeas \ADC_A[5] (
	.clk(\ADA_DCO~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add1~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADC_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_A[5] .is_wysiwyg = "true";
defparam \ADC_A[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y37_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|romout[1][2]~2 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|romout[1][2]~2_combout  = ( ADC_A[4] & ( !ADC_A[5] ) ) # ( !ADC_A[4] & ( ADC_A[5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!ADC_A[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!ADC_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|Mult0|mult_core|romout[1][2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[1][2]~2 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[1][2]~2 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[1][2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y37_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][6] (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][6]~combout  = ( ADC_A[3] & ( (!ADC_A[1] & (ADC_A[2] & ADC_A[0])) # (ADC_A[1] & (!ADC_A[2] & !ADC_A[0])) ) ) # ( !ADC_A[3] & ( (!ADC_A[1] & (!ADC_A[2] $ (!ADC_A[0]))) # (ADC_A[1] & (ADC_A[2] & ADC_A[0])) 
// ) )

	.dataa(!ADC_A[1]),
	.datab(gnd),
	.datac(!ADC_A[2]),
	.datad(!ADC_A[0]),
	.datae(gnd),
	.dataf(!ADC_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|Mult0|mult_core|romout[0][6]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][6] .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][6] .lut_mask = 64'h0AA50AA5500A500A;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y37_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_sumout  = SUM(( \hybrid_control_mixed_inst|Mult0|mult_core|romout[1][2]~2_combout  ) + ( \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][6]~combout  ) + ( 
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2  ))
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6  = CARRY(( \hybrid_control_mixed_inst|Mult0|mult_core|romout[1][2]~2_combout  ) + ( \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][6]~combout  ) + ( 
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult0|mult_core|romout[1][2]~2_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult0|mult_core|romout[0][6]~combout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 .lut_mask = 64'h0000FF00000000FF;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X119_Y34_N32
stratixiv_io_ibuf \ADA_DATA[6]~input (
	.i(ADA_DATA[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADA_DATA[6]~input_o ));
// synopsys translate_off
defparam \ADA_DATA[6]~input .bus_hold = "false";
defparam \ADA_DATA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X67_Y33_N10
stratixiv_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( GND ) + ( !\ADA_DATA[6]~input_o  ) + ( \Add1~18  ))
// \Add1~22  = CARRY(( GND ) + ( !\ADA_DATA[6]~input_o  ) + ( \Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADA_DATA[6]~input_o ),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h000000FF00000000;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y37_N25
dffeas \ADC_A[6] (
	.clk(\ADA_DCO~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add1~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADC_A[6]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_A[6] .is_wysiwyg = "true";
defparam \ADC_A[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y37_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|romout[1][3]~3 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|romout[1][3]~3_combout  = ( ADC_A[4] & ( ADC_A[6] ) ) # ( !ADC_A[4] & ( !ADC_A[5] $ (!ADC_A[6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!ADC_A[5]),
	.datad(!ADC_A[6]),
	.datae(gnd),
	.dataf(!ADC_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|Mult0|mult_core|romout[1][3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[1][3]~3 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[1][3]~3 .lut_mask = 64'h0FF00FF000FF00FF;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[1][3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y37_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9_sumout  = SUM(( \hybrid_control_mixed_inst|Mult0|mult_core|romout[1][3]~3_combout  ) + ( \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][5]~1_combout  ) + ( 
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6  ))
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10  = CARRY(( \hybrid_control_mixed_inst|Mult0|mult_core|romout[1][3]~3_combout  ) + ( \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][5]~1_combout  ) + ( 
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult0|mult_core|romout[1][3]~3_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult0|mult_core|romout[0][5]~1_combout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 .lut_mask = 64'h0000FF00000000FF;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N63
stratixiv_io_ibuf \ADA_DATA[7]~input (
	.i(ADA_DATA[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADA_DATA[7]~input_o ));
// synopsys translate_off
defparam \ADA_DATA[7]~input .bus_hold = "false";
defparam \ADA_DATA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X67_Y33_N12
stratixiv_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( !\ADA_DATA[7]~input_o  ) + ( GND ) + ( \Add1~22  ))
// \Add1~26  = CARRY(( !\ADA_DATA[7]~input_o  ) + ( GND ) + ( \Add1~22  ))

	.dataa(gnd),
	.datab(!\ADA_DATA[7]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y37_N27
dffeas \ADC_A[7] (
	.clk(\ADA_DCO~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add1~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADC_A[7]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_A[7] .is_wysiwyg = "true";
defparam \ADC_A[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y37_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|romout[1][4] (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|romout[1][4]~combout  = ( ADC_A[6] & ( !ADC_A[4] $ (!ADC_A[5] $ (!ADC_A[7])) ) ) # ( !ADC_A[6] & ( !ADC_A[7] $ (((!ADC_A[4]) # (ADC_A[5]))) ) )

	.dataa(!ADC_A[4]),
	.datab(gnd),
	.datac(!ADC_A[5]),
	.datad(!ADC_A[7]),
	.datae(gnd),
	.dataf(!ADC_A[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|Mult0|mult_core|romout[1][4]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[1][4] .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[1][4] .lut_mask = 64'h50AF50AFA55AA55A;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[1][4] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y37_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][8]~4 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][8]~4_combout  = ( ADC_A[1] & ( ADC_A[2] & ( (ADC_A[3] & ADC_A[0]) ) ) ) # ( !ADC_A[1] & ( ADC_A[2] & ( !ADC_A[3] ) ) ) # ( ADC_A[1] & ( !ADC_A[2] & ( (ADC_A[0]) # (ADC_A[3]) ) ) ) # ( !ADC_A[1] & ( 
// !ADC_A[2] & ( (ADC_A[3] & ADC_A[0]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!ADC_A[3]),
	.datad(!ADC_A[0]),
	.datae(!ADC_A[1]),
	.dataf(!ADC_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|Mult0|mult_core|romout[0][8]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][8]~4 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][8]~4 .lut_mask = 64'h000F0FFFF0F0000F;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][8]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y37_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13_sumout  = SUM(( \hybrid_control_mixed_inst|Mult0|mult_core|romout[1][4]~combout  ) + ( \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][8]~4_combout  ) + ( 
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10  ))
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14  = CARRY(( \hybrid_control_mixed_inst|Mult0|mult_core|romout[1][4]~combout  ) + ( \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][8]~4_combout  ) + ( 
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult0|mult_core|romout[1][4]~combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult0|mult_core|romout[0][8]~4_combout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 .lut_mask = 64'h0000FF00000000FF;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N94
stratixiv_io_ibuf \ADA_DATA[8]~input (
	.i(ADA_DATA[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADA_DATA[8]~input_o ));
// synopsys translate_off
defparam \ADA_DATA[8]~input .bus_hold = "false";
defparam \ADA_DATA[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X67_Y33_N14
stratixiv_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( GND ) + ( !\ADA_DATA[8]~input_o  ) + ( \Add1~26  ))
// \Add1~30  = CARRY(( GND ) + ( !\ADA_DATA[8]~input_o  ) + ( \Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADA_DATA[8]~input_o ),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h000000FF00000000;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y37_N3
dffeas \ADC_A[8] (
	.clk(\ADA_DCO~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add1~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADC_A[8]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_A[8] .is_wysiwyg = "true";
defparam \ADC_A[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y37_N30
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|romout[1][5]~5 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|romout[1][5]~5_combout  = ( ADC_A[6] & ( (!ADC_A[7] & (ADC_A[4] & !ADC_A[5])) # (ADC_A[7] & (!ADC_A[4] & ADC_A[5])) ) ) # ( !ADC_A[6] & ( (!ADC_A[7] & (!ADC_A[4] & ADC_A[5])) # (ADC_A[7] & (!ADC_A[4] $ 
// (ADC_A[5]))) ) )

	.dataa(!ADC_A[7]),
	.datab(gnd),
	.datac(!ADC_A[4]),
	.datad(!ADC_A[5]),
	.datae(gnd),
	.dataf(!ADC_A[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|Mult0|mult_core|romout[1][5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[1][5]~5 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[1][5]~5 .lut_mask = 64'h50A550A50A500A50;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[1][5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y37_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][9]~6 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][9]~6_combout  = ( ADC_A[1] & ( ADC_A[2] & ( !ADC_A[3] ) ) ) # ( ADC_A[1] & ( !ADC_A[2] & ( ADC_A[3] ) ) ) # ( !ADC_A[1] & ( !ADC_A[2] & ( ADC_A[3] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!ADC_A[3]),
	.datad(gnd),
	.datae(!ADC_A[1]),
	.dataf(!ADC_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|Mult0|mult_core|romout[0][9]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][9]~6 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][9]~6 .lut_mask = 64'h0F0F0F0F0000F0F0;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][9]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y37_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17_sumout  = SUM(( \hybrid_control_mixed_inst|Mult0|mult_core|romout[1][5]~5_combout  ) + ( \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][9]~6_combout  ) + ( 
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14  ))
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18  = CARRY(( \hybrid_control_mixed_inst|Mult0|mult_core|romout[1][5]~5_combout  ) + ( \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][9]~6_combout  ) + ( 
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult0|mult_core|romout[1][5]~5_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult0|mult_core|romout[0][9]~6_combout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 .lut_mask = 64'h0000FF00000000FF;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y37_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_sumout  = SUM(( ADC_A[8] ) + ( \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17_sumout  ) + ( !VCC ))
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2  = CARRY(( ADC_A[8] ) + ( \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!ADC_A[8]),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 .lut_mask = 64'h0000FF00000000FF;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X119_Y34_N63
stratixiv_io_ibuf \ADA_DATA[9]~input (
	.i(ADA_DATA[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADA_DATA[9]~input_o ));
// synopsys translate_off
defparam \ADA_DATA[9]~input .bus_hold = "false";
defparam \ADA_DATA[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X67_Y33_N16
stratixiv_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( !\ADA_DATA[9]~input_o  ) + ( GND ) + ( \Add1~30  ))
// \Add1~34  = CARRY(( !\ADA_DATA[9]~input_o  ) + ( GND ) + ( \Add1~30  ))

	.dataa(gnd),
	.datab(!\ADA_DATA[9]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y37_N13
dffeas \ADC_A[9] (
	.clk(\ADA_DCO~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add1~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADC_A[9]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_A[9] .is_wysiwyg = "true";
defparam \ADC_A[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y37_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|romout[2][2]~9 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|romout[2][2]~9_combout  = !ADC_A[9] $ (!ADC_A[8])

	.dataa(!ADC_A[9]),
	.datab(gnd),
	.datac(!ADC_A[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|Mult0|mult_core|romout[2][2]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[2][2]~9 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[2][2]~9 .lut_mask = 64'h5A5A5A5A5A5A5A5A;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[2][2]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y37_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][10]~8 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][10]~8_combout  = ( ADC_A[2] & ( ADC_A[3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!ADC_A[3]),
	.datae(gnd),
	.dataf(!ADC_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|Mult0|mult_core|romout[0][10]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][10]~8 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][10]~8 .lut_mask = 64'h0000000000FF00FF;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][10]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y37_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|romout[1][6]~7 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|romout[1][6]~7_combout  = ( ADC_A[4] & ( (!ADC_A[6] & ((ADC_A[5]) # (ADC_A[7]))) # (ADC_A[6] & (!ADC_A[7] $ (ADC_A[5]))) ) ) # ( !ADC_A[4] & ( (!ADC_A[6] & ((!ADC_A[7]) # (!ADC_A[5]))) # (ADC_A[6] & ((ADC_A[5]) # 
// (ADC_A[7]))) ) )

	.dataa(!ADC_A[6]),
	.datab(gnd),
	.datac(!ADC_A[7]),
	.datad(!ADC_A[5]),
	.datae(gnd),
	.dataf(!ADC_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|Mult0|mult_core|romout[1][6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[1][6]~7 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[1][6]~7 .lut_mask = 64'hAFF5AFF55AAF5AAF;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[1][6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y37_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21_sumout  = SUM(( \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][10]~8_combout  ) + ( !\hybrid_control_mixed_inst|Mult0|mult_core|romout[1][6]~7_combout  ) + ( 
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18  ))
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22  = CARRY(( \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][10]~8_combout  ) + ( !\hybrid_control_mixed_inst|Mult0|mult_core|romout[1][6]~7_combout  ) + ( 
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult0|mult_core|romout[0][10]~8_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult0|mult_core|romout[1][6]~7_combout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21 .lut_mask = 64'h000000FF000000FF;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y37_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_sumout  = SUM(( \hybrid_control_mixed_inst|Mult0|mult_core|romout[2][2]~9_combout  ) + ( 
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21_sumout  ) + ( \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2  ))
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6  = CARRY(( \hybrid_control_mixed_inst|Mult0|mult_core|romout[2][2]~9_combout  ) + ( 
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21_sumout  ) + ( \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult0|mult_core|romout[2][2]~9_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21_sumout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 .lut_mask = 64'h0000FF00000000FF;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y37_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout  = SUM(( \hybrid_control_mixed_inst|Mult0|mult_core|romout[1][5]~5_combout  ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22  ))
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26  = CARRY(( \hybrid_control_mixed_inst|Mult0|mult_core|romout[1][5]~5_combout  ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult0|mult_core|romout[1][5]~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N94
stratixiv_io_ibuf \ADA_DATA[10]~input (
	.i(ADA_DATA[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADA_DATA[10]~input_o ));
// synopsys translate_off
defparam \ADA_DATA[10]~input .bus_hold = "false";
defparam \ADA_DATA[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X67_Y33_N18
stratixiv_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( !\ADA_DATA[10]~input_o  ) + ( GND ) + ( \Add1~34  ))
// \Add1~38  = CARRY(( !\ADA_DATA[10]~input_o  ) + ( GND ) + ( \Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ADA_DATA[10]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y37_N7
dffeas \ADC_A[10] (
	.clk(\ADA_DCO~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add1~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADC_A[10]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_A[10] .is_wysiwyg = "true";
defparam \ADC_A[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y37_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|romout[2][3]~10 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|romout[2][3]~10_combout  = ( ADC_A[10] & ( (!ADC_A[9]) # (ADC_A[8]) ) ) # ( !ADC_A[10] & ( (!ADC_A[8] & ADC_A[9]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!ADC_A[8]),
	.datad(!ADC_A[9]),
	.datae(gnd),
	.dataf(!ADC_A[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|Mult0|mult_core|romout[2][3]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[2][3]~10 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[2][3]~10 .lut_mask = 64'h00F000F0FF0FFF0F;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[2][3]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y37_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_sumout  = SUM(( \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout  ) + ( 
// \hybrid_control_mixed_inst|Mult0|mult_core|romout[2][3]~10_combout  ) + ( \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6  ))
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10  = CARRY(( \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout  ) + ( 
// \hybrid_control_mixed_inst|Mult0|mult_core|romout[2][3]~10_combout  ) + ( \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult0|mult_core|romout[2][3]~10_combout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 .lut_mask = 64'h0000FF00000000FF;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y37_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|romout[1][8]~11 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|romout[1][8]~11_combout  = ( ADC_A[5] & ( (!ADC_A[6] & ((ADC_A[4]) # (ADC_A[7]))) # (ADC_A[6] & (ADC_A[7] & ADC_A[4])) ) ) # ( !ADC_A[5] & ( (!ADC_A[6] & (ADC_A[7] & ADC_A[4])) # (ADC_A[6] & (!ADC_A[7])) ) )

	.dataa(!ADC_A[6]),
	.datab(gnd),
	.datac(!ADC_A[7]),
	.datad(!ADC_A[4]),
	.datae(gnd),
	.dataf(!ADC_A[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|Mult0|mult_core|romout[1][8]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[1][8]~11 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[1][8]~11 .lut_mask = 64'h505A505A0AAF0AAF;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[1][8]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y37_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout  = SUM(( \hybrid_control_mixed_inst|Mult0|mult_core|romout[1][8]~11_combout  ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26  ))
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30  = CARRY(( \hybrid_control_mixed_inst|Mult0|mult_core|romout[1][8]~11_combout  ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult0|mult_core|romout[1][8]~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N32
stratixiv_io_ibuf \ADA_DATA[11]~input (
	.i(ADA_DATA[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADA_DATA[11]~input_o ));
// synopsys translate_off
defparam \ADA_DATA[11]~input .bus_hold = "false";
defparam \ADA_DATA[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X67_Y33_N20
stratixiv_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_sumout  = SUM(( !\ADA_DATA[11]~input_o  ) + ( GND ) + ( \Add1~38  ))
// \Add1~42  = CARRY(( !\ADA_DATA[11]~input_o  ) + ( GND ) + ( \Add1~38  ))

	.dataa(gnd),
	.datab(!\ADA_DATA[11]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~41_sumout ),
	.cout(\Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \Add1~41 .extended_lut = "off";
defparam \Add1~41 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y37_N17
dffeas \ADC_A[11] (
	.clk(\ADA_DCO~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add1~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADC_A[11]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_A[11] .is_wysiwyg = "true";
defparam \ADC_A[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y37_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|romout[2][4] (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|romout[2][4]~combout  = !ADC_A[11] $ (((!ADC_A[9] & (!ADC_A[8] $ (ADC_A[10]))) # (ADC_A[9] & ((!ADC_A[8]) # (!ADC_A[10])))))

	.dataa(!ADC_A[9]),
	.datab(!ADC_A[8]),
	.datac(!ADC_A[11]),
	.datad(!ADC_A[10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|Mult0|mult_core|romout[2][4]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[2][4] .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[2][4] .lut_mask = 64'h2D962D962D962D96;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[2][4] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y37_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13_sumout  = SUM(( \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout  ) + ( 
// \hybrid_control_mixed_inst|Mult0|mult_core|romout[2][4]~combout  ) + ( \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10  ))
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14  = CARRY(( \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout  ) + ( 
// \hybrid_control_mixed_inst|Mult0|mult_core|romout[2][4]~combout  ) + ( \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult0|mult_core|romout[2][4]~combout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 .lut_mask = 64'h0000FF00000000FF;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y37_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|romout[1][9]~12 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|romout[1][9]~12_combout  = ( ADC_A[6] & ( (!ADC_A[7] & ADC_A[5]) ) ) # ( !ADC_A[6] & ( ADC_A[7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!ADC_A[7]),
	.datad(!ADC_A[5]),
	.datae(gnd),
	.dataf(!ADC_A[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|Mult0|mult_core|romout[1][9]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[1][9]~12 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[1][9]~12 .lut_mask = 64'h0F0F0F0F00F000F0;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[1][9]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y37_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~33 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~33_sumout  = SUM(( \hybrid_control_mixed_inst|Mult0|mult_core|romout[1][9]~12_combout  ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30  ))
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34  = CARRY(( \hybrid_control_mixed_inst|Mult0|mult_core|romout[1][9]~12_combout  ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult0|mult_core|romout[1][9]~12_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~33_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~33 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~33 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X119_Y32_N1
stratixiv_io_ibuf \ADA_DATA[12]~input (
	.i(ADA_DATA[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADA_DATA[12]~input_o ));
// synopsys translate_off
defparam \ADA_DATA[12]~input .bus_hold = "false";
defparam \ADA_DATA[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X67_Y33_N22
stratixiv_lcell_comb \Add1~45 (
// Equation(s):
// \Add1~45_sumout  = SUM(( !\ADA_DATA[12]~input_o  ) + ( GND ) + ( \Add1~42  ))
// \Add1~46  = CARRY(( !\ADA_DATA[12]~input_o  ) + ( GND ) + ( \Add1~42  ))

	.dataa(!\ADA_DATA[12]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~45_sumout ),
	.cout(\Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \Add1~45 .extended_lut = "off";
defparam \Add1~45 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y37_N9
dffeas \ADC_A[12] (
	.clk(\ADA_DCO~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add1~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADC_A[12]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_A[12] .is_wysiwyg = "true";
defparam \ADC_A[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y37_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|romout[2][5]~13 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|romout[2][5]~13_combout  = ( ADC_A[11] & ( ADC_A[10] & ( (ADC_A[9] & !ADC_A[8]) ) ) ) # ( !ADC_A[11] & ( ADC_A[10] & ( (!ADC_A[9] & ADC_A[8]) ) ) ) # ( ADC_A[11] & ( !ADC_A[10] & ( !ADC_A[9] $ (ADC_A[8]) ) ) ) # 
// ( !ADC_A[11] & ( !ADC_A[10] & ( (ADC_A[9] & !ADC_A[8]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!ADC_A[9]),
	.datad(!ADC_A[8]),
	.datae(!ADC_A[11]),
	.dataf(!ADC_A[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|Mult0|mult_core|romout[2][5]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[2][5]~13 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[2][5]~13 .lut_mask = 64'h0F00F00F00F00F00;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[2][5]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y37_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1_sumout  = SUM(( \hybrid_control_mixed_inst|Mult0|mult_core|romout[2][5]~13_combout  ) + ( ADC_A[12] ) + ( !VCC ))
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2  = CARRY(( \hybrid_control_mixed_inst|Mult0|mult_core|romout[2][5]~13_combout  ) + ( ADC_A[12] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!ADC_A[12]),
	.datad(!\hybrid_control_mixed_inst|Mult0|mult_core|romout[2][5]~13_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y37_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17_sumout  = SUM(( \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~33_sumout  ) + ( 
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1_sumout  ) + ( \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14  ))
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18  = CARRY(( \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~33_sumout  ) + ( 
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1_sumout  ) + ( \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~33_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1_sumout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 .lut_mask = 64'h0000FF00000000FF;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y37_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|_~0 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|_~0_combout  = ( ADC_A[6] & ( ADC_A[7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!ADC_A[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!ADC_A[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|Mult0|mult_core|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|_~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|_~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y37_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~37 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~37_sumout  = SUM(( \hybrid_control_mixed_inst|Mult0|mult_core|_~0_combout  ) + ( GND ) + ( \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34  ))
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~38  = CARRY(( \hybrid_control_mixed_inst|Mult0|mult_core|_~0_combout  ) + ( GND ) + ( \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult0|mult_core|_~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~37_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~38 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~37 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~37 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X119_Y32_N94
stratixiv_io_ibuf \ADA_DATA[13]~input (
	.i(ADA_DATA[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADA_DATA[13]~input_o ));
// synopsys translate_off
defparam \ADA_DATA[13]~input .bus_hold = "false";
defparam \ADA_DATA[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X67_Y33_N24
stratixiv_lcell_comb \Add1~49 (
// Equation(s):
// \Add1~49_sumout  = SUM(( !\ADA_DATA[13]~input_o  ) + ( GND ) + ( \Add1~46  ))

	.dataa(gnd),
	.datab(!\ADA_DATA[13]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~49_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~49 .extended_lut = "off";
defparam \Add1~49 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y37_N11
dffeas \ADC_A[13] (
	.clk(\ADA_DCO~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add1~49_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADC_A[13]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_A[13] .is_wysiwyg = "true";
defparam \ADC_A[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y37_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|romout[2][6]~14 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|romout[2][6]~14_combout  = ( ADC_A[8] & ( (!ADC_A[10] & ((ADC_A[11]) # (ADC_A[9]))) # (ADC_A[10] & (!ADC_A[9] $ (ADC_A[11]))) ) ) # ( !ADC_A[8] & ( (!ADC_A[10] & ((!ADC_A[9]) # (!ADC_A[11]))) # (ADC_A[10] & 
// ((ADC_A[11]) # (ADC_A[9]))) ) )

	.dataa(gnd),
	.datab(!ADC_A[10]),
	.datac(!ADC_A[9]),
	.datad(!ADC_A[11]),
	.datae(gnd),
	.dataf(!ADC_A[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|Mult0|mult_core|romout[2][6]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[2][6]~14 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[2][6]~14 .lut_mask = 64'hCFF3CFF33CCF3CCF;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[2][6]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y37_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5_sumout  = SUM(( !ADC_A[12] $ (!ADC_A[13]) ) + ( !\hybrid_control_mixed_inst|Mult0|mult_core|romout[2][6]~14_combout  ) + ( 
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2  ))
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6  = CARRY(( !ADC_A[12] $ (!ADC_A[13]) ) + ( !\hybrid_control_mixed_inst|Mult0|mult_core|romout[2][6]~14_combout  ) + ( 
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!ADC_A[12]),
	.datad(!ADC_A[13]),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult0|mult_core|romout[2][6]~14_combout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 .lut_mask = 64'h000000FF00000FF0;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y37_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21_sumout  = SUM(( \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~37_sumout  ) + ( 
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5_sumout  ) + ( \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18  ))
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22  = CARRY(( \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~37_sumout  ) + ( 
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5_sumout  ) + ( \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~37_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5_sumout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 .lut_mask = 64'h0000FF00000000FF;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y37_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~41 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~41_sumout  = SUM(( GND ) + ( GND ) + ( \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~41 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~41 .lut_mask = 64'h0000FFFF00000000;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y37_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9_sumout  = SUM(( (ADC_A[12] & ADC_A[13]) ) + ( \hybrid_control_mixed_inst|Mult0|mult_core|romout[2][5]~13_combout  ) + ( 
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6  ))
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10  = CARRY(( (ADC_A[12] & ADC_A[13]) ) + ( \hybrid_control_mixed_inst|Mult0|mult_core|romout[2][5]~13_combout  ) + ( 
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!ADC_A[12]),
	.datad(!ADC_A[13]),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult0|mult_core|romout[2][5]~13_combout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 .lut_mask = 64'h0000FF000000000F;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y37_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25_sumout  = SUM(( \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~41_sumout  ) + ( 
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9_sumout  ) + ( \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22  ))
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26  = CARRY(( \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~41_sumout  ) + ( 
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9_sumout  ) + ( \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~41_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9_sumout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 .lut_mask = 64'h0000FF00000000FF;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y37_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|romout[2][8]~15 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|romout[2][8]~15_combout  = ( ADC_A[11] & ( (!ADC_A[8] & (!ADC_A[10] & ADC_A[9])) # (ADC_A[8] & ((!ADC_A[10]) # (ADC_A[9]))) ) ) # ( !ADC_A[11] & ( (!ADC_A[10] & (ADC_A[8] & ADC_A[9])) # (ADC_A[10] & 
// ((!ADC_A[9]))) ) )

	.dataa(gnd),
	.datab(!ADC_A[8]),
	.datac(!ADC_A[10]),
	.datad(!ADC_A[9]),
	.datae(gnd),
	.dataf(!ADC_A[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|Mult0|mult_core|romout[2][8]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[2][8]~15 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[2][8]~15 .lut_mask = 64'h0F300F3030F330F3;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[2][8]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y37_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13_sumout  = SUM(( !ADC_A[12] $ (!ADC_A[13]) ) + ( \hybrid_control_mixed_inst|Mult0|mult_core|romout[2][8]~15_combout  ) + ( 
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10  ))
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14  = CARRY(( !ADC_A[12] $ (!ADC_A[13]) ) + ( \hybrid_control_mixed_inst|Mult0|mult_core|romout[2][8]~15_combout  ) + ( 
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!ADC_A[12]),
	.datad(!ADC_A[13]),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult0|mult_core|romout[2][8]~15_combout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13 .lut_mask = 64'h0000FF0000000FF0;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y37_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29_sumout  = SUM(( \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~41_sumout  ) + ( 
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13_sumout  ) + ( \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26  ))
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30  = CARRY(( \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~41_sumout  ) + ( 
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13_sumout  ) + ( \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~41_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13_sumout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29 .lut_mask = 64'h0000FF00000000FF;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y37_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|romout[2][9]~16 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|romout[2][9]~16_combout  = ( !ADC_A[10] & ( ADC_A[11] ) ) # ( ADC_A[10] & ( !ADC_A[11] & ( ADC_A[9] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!ADC_A[9]),
	.datad(gnd),
	.datae(!ADC_A[10]),
	.dataf(!ADC_A[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|Mult0|mult_core|romout[2][9]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[2][9]~16 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[2][9]~16 .lut_mask = 64'h00000F0FFFFF0000;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[2][9]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y37_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17_sumout  = SUM(( \hybrid_control_mixed_inst|Mult0|mult_core|romout[2][9]~16_combout  ) + ( (ADC_A[12] & ADC_A[13]) ) + ( 
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14  ))
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18  = CARRY(( \hybrid_control_mixed_inst|Mult0|mult_core|romout[2][9]~16_combout  ) + ( (ADC_A[12] & ADC_A[13]) ) + ( 
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!ADC_A[12]),
	.datad(!\hybrid_control_mixed_inst|Mult0|mult_core|romout[2][9]~16_combout ),
	.datae(gnd),
	.dataf(!ADC_A[13]),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17 .lut_mask = 64'h0000FFF0000000FF;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y37_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33_sumout  = SUM(( \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~41_sumout  ) + ( 
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17_sumout  ) + ( \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30  ))
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34  = CARRY(( \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~41_sumout  ) + ( 
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17_sumout  ) + ( \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~41_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17_sumout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33 .lut_mask = 64'h0000FF00000000FF;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y37_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|_~1 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|_~1_combout  = ( ADC_A[11] & ( ADC_A[10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!ADC_A[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!ADC_A[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|Mult0|mult_core|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|_~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|_~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y37_N30
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21_sumout  = SUM(( \hybrid_control_mixed_inst|Mult0|mult_core|_~1_combout  ) + ( !ADC_A[12] $ (!ADC_A[13]) ) + ( 
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18  ))
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22  = CARRY(( \hybrid_control_mixed_inst|Mult0|mult_core|_~1_combout  ) + ( !ADC_A[12] $ (!ADC_A[13]) ) + ( 
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!ADC_A[12]),
	.datad(!\hybrid_control_mixed_inst|Mult0|mult_core|_~1_combout ),
	.datae(gnd),
	.dataf(!ADC_A[13]),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21 .lut_mask = 64'h0000F00F000000FF;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y37_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37_sumout  = SUM(( \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~41_sumout  ) + ( 
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21_sumout  ) + ( \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34  ))
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38  = CARRY(( \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~41_sumout  ) + ( 
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21_sumout  ) + ( \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~41_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~21_sumout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37 .lut_mask = 64'h0000FF00000000FF;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y37_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25_sumout  = SUM(( GND ) + ( (ADC_A[12] & ADC_A[13]) ) + ( \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22  ))
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26  = CARRY(( GND ) + ( (ADC_A[12] & ADC_A[13]) ) + ( \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!ADC_A[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!ADC_A[13]),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25 .lut_mask = 64'h0000FFF000000000;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y37_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41_sumout  = SUM(( \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~41_sumout  ) + ( 
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25_sumout  ) + ( \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38  ))
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42  = CARRY(( \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~41_sumout  ) + ( 
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25_sumout  ) + ( \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~41_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~25_sumout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41 .lut_mask = 64'h0000FF00000000FF;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y37_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~29 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~29_sumout  = SUM(( GND ) + ( ADC_A[13] ) + ( \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26  ))
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~30  = CARRY(( GND ) + ( ADC_A[13] ) + ( \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!ADC_A[13]),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~29_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~30 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~29 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~29 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y37_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45_sumout  = SUM(( \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~41_sumout  ) + ( 
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~29_sumout  ) + ( \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42  ))
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46  = CARRY(( \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~41_sumout  ) + ( 
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~29_sumout  ) + ( \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~41_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~29_sumout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45 .lut_mask = 64'h0000FF00000000FF;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y37_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~33 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~33_sumout  = SUM(( GND ) + ( ADC_A[13] ) + ( \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!ADC_A[13]),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~33 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~33 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y37_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~49 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~49_sumout  = SUM(( \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~41_sumout  ) + ( 
// \hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~33_sumout  ) + ( \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~41_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~33_sumout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~49_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~49 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~49 .lut_mask = 64'h0000FF00000000FF;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y42_N36
stratixiv_lcell_comb \delta_control|count_reg~0 (
// Equation(s):
// \delta_control|count_reg~0_combout  = ( !\delta_control|count_reg [0] & ( !\delta_control|LessThan0~0_combout  ) )

	.dataa(!\delta_control|LessThan0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\delta_control|count_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\delta_control|count_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \delta_control|count_reg~0 .extended_lut = "off";
defparam \delta_control|count_reg~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \delta_control|count_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X119_Y44_N1
stratixiv_io_ibuf \CPU_RESET~input (
	.i(CPU_RESET),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CPU_RESET~input_o ));
// synopsys translate_off
defparam \CPU_RESET~input .bus_hold = "false";
defparam \CPU_RESET~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
stratixiv_clkena \CPU_RESET~inputclkctrl (
	.inclk(\CPU_RESET~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CPU_RESET~inputclkctrl_outclk ),
	.enaout());
// synopsys translate_off
defparam \CPU_RESET~inputclkctrl .clock_type = "global clock";
defparam \CPU_RESET~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G6
stratixiv_clkena \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl (
	.inclk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk [2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.enaout());
// synopsys translate_off
defparam \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .clock_type = "global clock";
defparam \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LABCELL_X110_Y40_N0
stratixiv_lcell_comb \debounce_4bit_inst|DB[3].db_core|Add0~1 (
// Equation(s):
// \debounce_4bit_inst|DB[3].db_core|Add0~1_sumout  = SUM(( \debounce_4bit_inst|DB[3].db_core|counter [0] ) + ( VCC ) + ( !VCC ))
// \debounce_4bit_inst|DB[3].db_core|Add0~2  = CARRY(( \debounce_4bit_inst|DB[3].db_core|counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[3].db_core|counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[3].db_core|Add0~1_sumout ),
	.cout(\debounce_4bit_inst|DB[3].db_core|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|Add0~1 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[3].db_core|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \debounce_4bit_inst|DB[3].db_core|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y40_N20
stratixiv_lcell_comb \debounce_4bit_inst|DB[3].db_core|Add0~41 (
// Equation(s):
// \debounce_4bit_inst|DB[3].db_core|Add0~41_sumout  = SUM(( \debounce_4bit_inst|DB[3].db_core|counter [10] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~38  ))
// \debounce_4bit_inst|DB[3].db_core|Add0~42  = CARRY(( \debounce_4bit_inst|DB[3].db_core|counter [10] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[3].db_core|counter [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[3].db_core|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[3].db_core|Add0~41_sumout ),
	.cout(\debounce_4bit_inst|DB[3].db_core|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|Add0~41 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[3].db_core|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[3].db_core|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y40_N22
stratixiv_lcell_comb \debounce_4bit_inst|DB[3].db_core|Add0~45 (
// Equation(s):
// \debounce_4bit_inst|DB[3].db_core|Add0~45_sumout  = SUM(( \debounce_4bit_inst|DB[3].db_core|counter [11] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~42  ))
// \debounce_4bit_inst|DB[3].db_core|Add0~46  = CARRY(( \debounce_4bit_inst|DB[3].db_core|counter [11] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[3].db_core|counter [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[3].db_core|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[3].db_core|Add0~45_sumout ),
	.cout(\debounce_4bit_inst|DB[3].db_core|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|Add0~45 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[3].db_core|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[3].db_core|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y40_N23
dffeas \debounce_4bit_inst|DB[3].db_core|counter[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[3].db_core|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[3].db_core|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|counter[11] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[3].db_core|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y40_N24
stratixiv_lcell_comb \debounce_4bit_inst|DB[3].db_core|Add0~49 (
// Equation(s):
// \debounce_4bit_inst|DB[3].db_core|Add0~49_sumout  = SUM(( \debounce_4bit_inst|DB[3].db_core|counter [12] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~46  ))
// \debounce_4bit_inst|DB[3].db_core|Add0~50  = CARRY(( \debounce_4bit_inst|DB[3].db_core|counter [12] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[3].db_core|counter [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[3].db_core|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[3].db_core|Add0~49_sumout ),
	.cout(\debounce_4bit_inst|DB[3].db_core|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|Add0~49 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[3].db_core|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[3].db_core|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y40_N25
dffeas \debounce_4bit_inst|DB[3].db_core|counter[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[3].db_core|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[3].db_core|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|counter[12] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[3].db_core|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y40_N26
stratixiv_lcell_comb \debounce_4bit_inst|DB[3].db_core|Add0~53 (
// Equation(s):
// \debounce_4bit_inst|DB[3].db_core|Add0~53_sumout  = SUM(( \debounce_4bit_inst|DB[3].db_core|counter [13] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~50  ))
// \debounce_4bit_inst|DB[3].db_core|Add0~54  = CARRY(( \debounce_4bit_inst|DB[3].db_core|counter [13] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[3].db_core|counter [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[3].db_core|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[3].db_core|Add0~53_sumout ),
	.cout(\debounce_4bit_inst|DB[3].db_core|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|Add0~53 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[3].db_core|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[3].db_core|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y40_N27
dffeas \debounce_4bit_inst|DB[3].db_core|counter[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[3].db_core|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[3].db_core|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|counter[13] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[3].db_core|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y40_N28
stratixiv_lcell_comb \debounce_4bit_inst|DB[3].db_core|Add0~57 (
// Equation(s):
// \debounce_4bit_inst|DB[3].db_core|Add0~57_sumout  = SUM(( \debounce_4bit_inst|DB[3].db_core|counter [14] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~54  ))
// \debounce_4bit_inst|DB[3].db_core|Add0~58  = CARRY(( \debounce_4bit_inst|DB[3].db_core|counter [14] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[3].db_core|counter [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[3].db_core|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[3].db_core|Add0~57_sumout ),
	.cout(\debounce_4bit_inst|DB[3].db_core|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|Add0~57 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[3].db_core|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[3].db_core|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y40_N29
dffeas \debounce_4bit_inst|DB[3].db_core|counter[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[3].db_core|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[3].db_core|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|counter[14] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[3].db_core|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y40_N30
stratixiv_lcell_comb \debounce_4bit_inst|DB[3].db_core|Add0~61 (
// Equation(s):
// \debounce_4bit_inst|DB[3].db_core|Add0~61_sumout  = SUM(( \debounce_4bit_inst|DB[3].db_core|counter [15] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~58  ))
// \debounce_4bit_inst|DB[3].db_core|Add0~62  = CARRY(( \debounce_4bit_inst|DB[3].db_core|counter [15] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[3].db_core|counter [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[3].db_core|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[3].db_core|Add0~61_sumout ),
	.cout(\debounce_4bit_inst|DB[3].db_core|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|Add0~61 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[3].db_core|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[3].db_core|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y40_N31
dffeas \debounce_4bit_inst|DB[3].db_core|counter[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[3].db_core|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[3].db_core|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|counter[15] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[3].db_core|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y40_N32
stratixiv_lcell_comb \debounce_4bit_inst|DB[3].db_core|Add0~65 (
// Equation(s):
// \debounce_4bit_inst|DB[3].db_core|Add0~65_sumout  = SUM(( \debounce_4bit_inst|DB[3].db_core|counter [16] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~62  ))
// \debounce_4bit_inst|DB[3].db_core|Add0~66  = CARRY(( \debounce_4bit_inst|DB[3].db_core|counter [16] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[3].db_core|counter [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[3].db_core|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[3].db_core|Add0~65_sumout ),
	.cout(\debounce_4bit_inst|DB[3].db_core|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|Add0~65 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[3].db_core|Add0~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[3].db_core|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y40_N33
dffeas \debounce_4bit_inst|DB[3].db_core|counter[16] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[3].db_core|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[3].db_core|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|counter[16] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[3].db_core|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y40_N34
stratixiv_lcell_comb \debounce_4bit_inst|DB[3].db_core|Add0~69 (
// Equation(s):
// \debounce_4bit_inst|DB[3].db_core|Add0~69_sumout  = SUM(( \debounce_4bit_inst|DB[3].db_core|counter [17] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~66  ))
// \debounce_4bit_inst|DB[3].db_core|Add0~70  = CARRY(( \debounce_4bit_inst|DB[3].db_core|counter [17] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[3].db_core|counter [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[3].db_core|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[3].db_core|Add0~69_sumout ),
	.cout(\debounce_4bit_inst|DB[3].db_core|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|Add0~69 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[3].db_core|Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[3].db_core|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y40_N35
dffeas \debounce_4bit_inst|DB[3].db_core|counter[17] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[3].db_core|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[3].db_core|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|counter[17] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[3].db_core|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y40_N36
stratixiv_lcell_comb \debounce_4bit_inst|DB[3].db_core|Add0~73 (
// Equation(s):
// \debounce_4bit_inst|DB[3].db_core|Add0~73_sumout  = SUM(( \debounce_4bit_inst|DB[3].db_core|counter [18] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~70  ))
// \debounce_4bit_inst|DB[3].db_core|Add0~74  = CARRY(( \debounce_4bit_inst|DB[3].db_core|counter [18] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[3].db_core|counter [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[3].db_core|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[3].db_core|Add0~73_sumout ),
	.cout(\debounce_4bit_inst|DB[3].db_core|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|Add0~73 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[3].db_core|Add0~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[3].db_core|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y40_N37
dffeas \debounce_4bit_inst|DB[3].db_core|counter[18] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[3].db_core|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[3].db_core|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|counter[18] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[3].db_core|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y40_N38
stratixiv_lcell_comb \debounce_4bit_inst|DB[3].db_core|Add0~77 (
// Equation(s):
// \debounce_4bit_inst|DB[3].db_core|Add0~77_sumout  = SUM(( \debounce_4bit_inst|DB[3].db_core|counter [19] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~74  ))
// \debounce_4bit_inst|DB[3].db_core|Add0~78  = CARRY(( \debounce_4bit_inst|DB[3].db_core|counter [19] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[3].db_core|counter [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[3].db_core|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[3].db_core|Add0~77_sumout ),
	.cout(\debounce_4bit_inst|DB[3].db_core|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|Add0~77 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[3].db_core|Add0~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[3].db_core|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y40_N39
dffeas \debounce_4bit_inst|DB[3].db_core|counter[19] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[3].db_core|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[3].db_core|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|counter[19] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[3].db_core|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y39_N0
stratixiv_lcell_comb \debounce_4bit_inst|DB[3].db_core|Add0~81 (
// Equation(s):
// \debounce_4bit_inst|DB[3].db_core|Add0~81_sumout  = SUM(( \debounce_4bit_inst|DB[3].db_core|counter [20] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~78  ))
// \debounce_4bit_inst|DB[3].db_core|Add0~82  = CARRY(( \debounce_4bit_inst|DB[3].db_core|counter [20] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[3].db_core|counter [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[3].db_core|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[3].db_core|Add0~81_sumout ),
	.cout(\debounce_4bit_inst|DB[3].db_core|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|Add0~81 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[3].db_core|Add0~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[3].db_core|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y39_N1
dffeas \debounce_4bit_inst|DB[3].db_core|counter[20] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[3].db_core|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[3].db_core|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|counter[20] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[3].db_core|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y39_N2
stratixiv_lcell_comb \debounce_4bit_inst|DB[3].db_core|Add0~85 (
// Equation(s):
// \debounce_4bit_inst|DB[3].db_core|Add0~85_sumout  = SUM(( \debounce_4bit_inst|DB[3].db_core|counter [21] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~82  ))
// \debounce_4bit_inst|DB[3].db_core|Add0~86  = CARRY(( \debounce_4bit_inst|DB[3].db_core|counter [21] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[3].db_core|counter [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[3].db_core|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[3].db_core|Add0~85_sumout ),
	.cout(\debounce_4bit_inst|DB[3].db_core|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|Add0~85 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[3].db_core|Add0~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[3].db_core|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y39_N3
dffeas \debounce_4bit_inst|DB[3].db_core|counter[21] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[3].db_core|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[3].db_core|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|counter[21] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[3].db_core|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y39_N4
stratixiv_lcell_comb \debounce_4bit_inst|DB[3].db_core|Add0~89 (
// Equation(s):
// \debounce_4bit_inst|DB[3].db_core|Add0~89_sumout  = SUM(( \debounce_4bit_inst|DB[3].db_core|counter [22] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~86  ))
// \debounce_4bit_inst|DB[3].db_core|Add0~90  = CARRY(( \debounce_4bit_inst|DB[3].db_core|counter [22] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[3].db_core|counter [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[3].db_core|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[3].db_core|Add0~89_sumout ),
	.cout(\debounce_4bit_inst|DB[3].db_core|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|Add0~89 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[3].db_core|Add0~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[3].db_core|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y39_N5
dffeas \debounce_4bit_inst|DB[3].db_core|counter[22] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[3].db_core|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[3].db_core|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|counter[22] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[3].db_core|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y39_N6
stratixiv_lcell_comb \debounce_4bit_inst|DB[3].db_core|Add0~93 (
// Equation(s):
// \debounce_4bit_inst|DB[3].db_core|Add0~93_sumout  = SUM(( \debounce_4bit_inst|DB[3].db_core|counter [23] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~90  ))
// \debounce_4bit_inst|DB[3].db_core|Add0~94  = CARRY(( \debounce_4bit_inst|DB[3].db_core|counter [23] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[3].db_core|counter [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[3].db_core|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[3].db_core|Add0~93_sumout ),
	.cout(\debounce_4bit_inst|DB[3].db_core|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|Add0~93 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[3].db_core|Add0~93 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[3].db_core|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y39_N7
dffeas \debounce_4bit_inst|DB[3].db_core|counter[23] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[3].db_core|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[3].db_core|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|counter[23] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[3].db_core|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y39_N8
stratixiv_lcell_comb \debounce_4bit_inst|DB[3].db_core|Add0~97 (
// Equation(s):
// \debounce_4bit_inst|DB[3].db_core|Add0~97_sumout  = SUM(( \debounce_4bit_inst|DB[3].db_core|counter [24] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~94  ))
// \debounce_4bit_inst|DB[3].db_core|Add0~98  = CARRY(( \debounce_4bit_inst|DB[3].db_core|counter [24] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[3].db_core|counter [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[3].db_core|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[3].db_core|Add0~97_sumout ),
	.cout(\debounce_4bit_inst|DB[3].db_core|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|Add0~97 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[3].db_core|Add0~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[3].db_core|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y39_N9
dffeas \debounce_4bit_inst|DB[3].db_core|counter[24] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[3].db_core|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[3].db_core|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|counter[24] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[3].db_core|counter[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y39_N10
stratixiv_lcell_comb \debounce_4bit_inst|DB[3].db_core|Add0~101 (
// Equation(s):
// \debounce_4bit_inst|DB[3].db_core|Add0~101_sumout  = SUM(( \debounce_4bit_inst|DB[3].db_core|counter [25] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~98  ))
// \debounce_4bit_inst|DB[3].db_core|Add0~102  = CARRY(( \debounce_4bit_inst|DB[3].db_core|counter [25] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[3].db_core|counter [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[3].db_core|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[3].db_core|Add0~101_sumout ),
	.cout(\debounce_4bit_inst|DB[3].db_core|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|Add0~101 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[3].db_core|Add0~101 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[3].db_core|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y39_N11
dffeas \debounce_4bit_inst|DB[3].db_core|counter[25] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[3].db_core|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[3].db_core|counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|counter[25] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[3].db_core|counter[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y39_N12
stratixiv_lcell_comb \debounce_4bit_inst|DB[3].db_core|Add0~105 (
// Equation(s):
// \debounce_4bit_inst|DB[3].db_core|Add0~105_sumout  = SUM(( \debounce_4bit_inst|DB[3].db_core|counter [26] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~102  ))
// \debounce_4bit_inst|DB[3].db_core|Add0~106  = CARRY(( \debounce_4bit_inst|DB[3].db_core|counter [26] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[3].db_core|counter [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[3].db_core|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[3].db_core|Add0~105_sumout ),
	.cout(\debounce_4bit_inst|DB[3].db_core|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|Add0~105 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[3].db_core|Add0~105 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[3].db_core|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y39_N13
dffeas \debounce_4bit_inst|DB[3].db_core|counter[26] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[3].db_core|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[3].db_core|counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|counter[26] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[3].db_core|counter[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y39_N14
stratixiv_lcell_comb \debounce_4bit_inst|DB[3].db_core|Add0~109 (
// Equation(s):
// \debounce_4bit_inst|DB[3].db_core|Add0~109_sumout  = SUM(( \debounce_4bit_inst|DB[3].db_core|counter [27] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~106  ))
// \debounce_4bit_inst|DB[3].db_core|Add0~110  = CARRY(( \debounce_4bit_inst|DB[3].db_core|counter [27] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[3].db_core|counter [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[3].db_core|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[3].db_core|Add0~109_sumout ),
	.cout(\debounce_4bit_inst|DB[3].db_core|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|Add0~109 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[3].db_core|Add0~109 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[3].db_core|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y39_N15
dffeas \debounce_4bit_inst|DB[3].db_core|counter[27] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[3].db_core|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[3].db_core|counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|counter[27] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[3].db_core|counter[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y39_N16
stratixiv_lcell_comb \debounce_4bit_inst|DB[3].db_core|Add0~113 (
// Equation(s):
// \debounce_4bit_inst|DB[3].db_core|Add0~113_sumout  = SUM(( \debounce_4bit_inst|DB[3].db_core|counter [28] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~110  ))
// \debounce_4bit_inst|DB[3].db_core|Add0~114  = CARRY(( \debounce_4bit_inst|DB[3].db_core|counter [28] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[3].db_core|counter [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[3].db_core|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[3].db_core|Add0~113_sumout ),
	.cout(\debounce_4bit_inst|DB[3].db_core|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|Add0~113 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[3].db_core|Add0~113 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[3].db_core|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y39_N17
dffeas \debounce_4bit_inst|DB[3].db_core|counter[28] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[3].db_core|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[3].db_core|counter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|counter[28] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[3].db_core|counter[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y39_N18
stratixiv_lcell_comb \debounce_4bit_inst|DB[3].db_core|Add0~117 (
// Equation(s):
// \debounce_4bit_inst|DB[3].db_core|Add0~117_sumout  = SUM(( \debounce_4bit_inst|DB[3].db_core|counter [29] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~114  ))
// \debounce_4bit_inst|DB[3].db_core|Add0~118  = CARRY(( \debounce_4bit_inst|DB[3].db_core|counter [29] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[3].db_core|counter [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[3].db_core|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[3].db_core|Add0~117_sumout ),
	.cout(\debounce_4bit_inst|DB[3].db_core|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|Add0~117 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[3].db_core|Add0~117 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[3].db_core|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y39_N19
dffeas \debounce_4bit_inst|DB[3].db_core|counter[29] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[3].db_core|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[3].db_core|counter [29]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|counter[29] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[3].db_core|counter[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y39_N20
stratixiv_lcell_comb \debounce_4bit_inst|DB[3].db_core|Add0~121 (
// Equation(s):
// \debounce_4bit_inst|DB[3].db_core|Add0~121_sumout  = SUM(( \debounce_4bit_inst|DB[3].db_core|counter [30] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~118  ))
// \debounce_4bit_inst|DB[3].db_core|Add0~122  = CARRY(( \debounce_4bit_inst|DB[3].db_core|counter [30] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[3].db_core|counter [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[3].db_core|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[3].db_core|Add0~121_sumout ),
	.cout(\debounce_4bit_inst|DB[3].db_core|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|Add0~121 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[3].db_core|Add0~121 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[3].db_core|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y39_N21
dffeas \debounce_4bit_inst|DB[3].db_core|counter[30] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[3].db_core|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[3].db_core|counter [30]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|counter[30] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[3].db_core|counter[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y39_N22
stratixiv_lcell_comb \debounce_4bit_inst|DB[3].db_core|Add0~125 (
// Equation(s):
// \debounce_4bit_inst|DB[3].db_core|Add0~125_sumout  = SUM(( \debounce_4bit_inst|DB[3].db_core|counter [31] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[3].db_core|counter [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[3].db_core|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[3].db_core|Add0~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|Add0~125 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[3].db_core|Add0~125 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[3].db_core|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y39_N23
dffeas \debounce_4bit_inst|DB[3].db_core|counter[31] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[3].db_core|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[3].db_core|counter [31]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|counter[31] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[3].db_core|counter[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y39_N38
stratixiv_lcell_comb \debounce_4bit_inst|DB[3].db_core|r_switch_state~3 (
// Equation(s):
// \debounce_4bit_inst|DB[3].db_core|r_switch_state~3_combout  = ( !\debounce_4bit_inst|DB[3].db_core|counter [31] & ( !\debounce_4bit_inst|DB[3].db_core|counter [23] & ( (!\debounce_4bit_inst|DB[3].db_core|counter [29] & 
// (!\debounce_4bit_inst|DB[3].db_core|counter [28] & !\debounce_4bit_inst|DB[3].db_core|counter [30])) ) ) )

	.dataa(!\debounce_4bit_inst|DB[3].db_core|counter [29]),
	.datab(!\debounce_4bit_inst|DB[3].db_core|counter [28]),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[3].db_core|counter [30]),
	.datae(!\debounce_4bit_inst|DB[3].db_core|counter [31]),
	.dataf(!\debounce_4bit_inst|DB[3].db_core|counter [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_4bit_inst|DB[3].db_core|r_switch_state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|r_switch_state~3 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[3].db_core|r_switch_state~3 .lut_mask = 64'h8800000000000000;
defparam \debounce_4bit_inst|DB[3].db_core|r_switch_state~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y39_N26
stratixiv_lcell_comb \debounce_4bit_inst|DB[3].db_core|r_switch_state~2 (
// Equation(s):
// \debounce_4bit_inst|DB[3].db_core|r_switch_state~2_combout  = ( !\debounce_4bit_inst|DB[3].db_core|counter [16] & ( !\debounce_4bit_inst|DB[3].db_core|counter [14] & ( (!\debounce_4bit_inst|DB[3].db_core|counter [17] & 
// (!\debounce_4bit_inst|DB[3].db_core|counter [19] & (!\debounce_4bit_inst|DB[3].db_core|counter [15] & !\debounce_4bit_inst|DB[3].db_core|counter [18]))) ) ) )

	.dataa(!\debounce_4bit_inst|DB[3].db_core|counter [17]),
	.datab(!\debounce_4bit_inst|DB[3].db_core|counter [19]),
	.datac(!\debounce_4bit_inst|DB[3].db_core|counter [15]),
	.datad(!\debounce_4bit_inst|DB[3].db_core|counter [18]),
	.datae(!\debounce_4bit_inst|DB[3].db_core|counter [16]),
	.dataf(!\debounce_4bit_inst|DB[3].db_core|counter [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_4bit_inst|DB[3].db_core|r_switch_state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|r_switch_state~2 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[3].db_core|r_switch_state~2 .lut_mask = 64'h8000000000000000;
defparam \debounce_4bit_inst|DB[3].db_core|r_switch_state~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y39_N32
stratixiv_lcell_comb \debounce_4bit_inst|DB[3].db_core|r_switch_state~4 (
// Equation(s):
// \debounce_4bit_inst|DB[3].db_core|r_switch_state~4_combout  = ( !\debounce_4bit_inst|DB[3].db_core|counter [22] & ( !\debounce_4bit_inst|DB[3].db_core|counter [25] & ( (!\debounce_4bit_inst|DB[3].db_core|counter [26] & 
// (!\debounce_4bit_inst|DB[3].db_core|counter [21] & !\debounce_4bit_inst|DB[3].db_core|counter [24])) ) ) )

	.dataa(!\debounce_4bit_inst|DB[3].db_core|counter [26]),
	.datab(!\debounce_4bit_inst|DB[3].db_core|counter [21]),
	.datac(!\debounce_4bit_inst|DB[3].db_core|counter [24]),
	.datad(gnd),
	.datae(!\debounce_4bit_inst|DB[3].db_core|counter [22]),
	.dataf(!\debounce_4bit_inst|DB[3].db_core|counter [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_4bit_inst|DB[3].db_core|r_switch_state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|r_switch_state~4 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[3].db_core|r_switch_state~4 .lut_mask = 64'h8080000000000000;
defparam \debounce_4bit_inst|DB[3].db_core|r_switch_state~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y39_N30
stratixiv_lcell_comb \debounce_4bit_inst|DB[3].db_core|r_switch_state~5 (
// Equation(s):
// \debounce_4bit_inst|DB[3].db_core|r_switch_state~5_combout  = ( !\debounce_4bit_inst|DB[3].db_core|counter [13] & ( \debounce_4bit_inst|DB[3].db_core|r_switch_state~4_combout  & ( (\debounce_4bit_inst|DB[3].db_core|r_switch_state~3_combout  & 
// (\debounce_4bit_inst|DB[3].db_core|r_switch_state~2_combout  & (!\debounce_4bit_inst|DB[3].db_core|counter [27] & !\debounce_4bit_inst|DB[3].db_core|counter [20]))) ) ) )

	.dataa(!\debounce_4bit_inst|DB[3].db_core|r_switch_state~3_combout ),
	.datab(!\debounce_4bit_inst|DB[3].db_core|r_switch_state~2_combout ),
	.datac(!\debounce_4bit_inst|DB[3].db_core|counter [27]),
	.datad(!\debounce_4bit_inst|DB[3].db_core|counter [20]),
	.datae(!\debounce_4bit_inst|DB[3].db_core|counter [13]),
	.dataf(!\debounce_4bit_inst|DB[3].db_core|r_switch_state~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_4bit_inst|DB[3].db_core|r_switch_state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|r_switch_state~5 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[3].db_core|r_switch_state~5 .lut_mask = 64'h0000000010000000;
defparam \debounce_4bit_inst|DB[3].db_core|r_switch_state~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X119_Y36_N63
stratixiv_io_ibuf \BUTTON[3]~input (
	.i(BUTTON[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BUTTON[3]~input_o ));
// synopsys translate_off
defparam \BUTTON[3]~input .bus_hold = "false";
defparam \BUTTON[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X111_Y40_N24
stratixiv_lcell_comb \debounce_4bit_inst|DB[3].db_core|always0~0 (
// Equation(s):
// \debounce_4bit_inst|DB[3].db_core|always0~0_combout  = ( \debounce_4bit_inst|DB[3].db_core|r_switch_state~q  & ( \BUTTON[3]~input_o  ) ) # ( !\debounce_4bit_inst|DB[3].db_core|r_switch_state~q  & ( \BUTTON[3]~input_o  & ( 
// (!\debounce_4bit_inst|DB[3].db_core|r_switch_state~5_combout ) # (\debounce_4bit_inst|DB[3].db_core|LessThan0~0_combout ) ) ) ) # ( \debounce_4bit_inst|DB[3].db_core|r_switch_state~q  & ( !\BUTTON[3]~input_o  & ( 
// (!\debounce_4bit_inst|DB[3].db_core|r_switch_state~5_combout ) # (\debounce_4bit_inst|DB[3].db_core|LessThan0~0_combout ) ) ) ) # ( !\debounce_4bit_inst|DB[3].db_core|r_switch_state~q  & ( !\BUTTON[3]~input_o  ) )

	.dataa(!\debounce_4bit_inst|DB[3].db_core|LessThan0~0_combout ),
	.datab(gnd),
	.datac(!\debounce_4bit_inst|DB[3].db_core|r_switch_state~5_combout ),
	.datad(gnd),
	.datae(!\debounce_4bit_inst|DB[3].db_core|r_switch_state~q ),
	.dataf(!\BUTTON[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_4bit_inst|DB[3].db_core|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|always0~0 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[3].db_core|always0~0 .lut_mask = 64'hFFFFF5F5F5F5FFFF;
defparam \debounce_4bit_inst|DB[3].db_core|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y40_N1
dffeas \debounce_4bit_inst|DB[3].db_core|counter[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[3].db_core|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[3].db_core|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|counter[0] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[3].db_core|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y40_N2
stratixiv_lcell_comb \debounce_4bit_inst|DB[3].db_core|Add0~5 (
// Equation(s):
// \debounce_4bit_inst|DB[3].db_core|Add0~5_sumout  = SUM(( \debounce_4bit_inst|DB[3].db_core|counter [1] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~2  ))
// \debounce_4bit_inst|DB[3].db_core|Add0~6  = CARRY(( \debounce_4bit_inst|DB[3].db_core|counter [1] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[3].db_core|counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[3].db_core|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[3].db_core|Add0~5_sumout ),
	.cout(\debounce_4bit_inst|DB[3].db_core|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|Add0~5 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[3].db_core|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[3].db_core|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y40_N3
dffeas \debounce_4bit_inst|DB[3].db_core|counter[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[3].db_core|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[3].db_core|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|counter[1] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[3].db_core|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y40_N4
stratixiv_lcell_comb \debounce_4bit_inst|DB[3].db_core|Add0~9 (
// Equation(s):
// \debounce_4bit_inst|DB[3].db_core|Add0~9_sumout  = SUM(( \debounce_4bit_inst|DB[3].db_core|counter [2] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~6  ))
// \debounce_4bit_inst|DB[3].db_core|Add0~10  = CARRY(( \debounce_4bit_inst|DB[3].db_core|counter [2] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[3].db_core|counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[3].db_core|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[3].db_core|Add0~9_sumout ),
	.cout(\debounce_4bit_inst|DB[3].db_core|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|Add0~9 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[3].db_core|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[3].db_core|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y40_N5
dffeas \debounce_4bit_inst|DB[3].db_core|counter[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[3].db_core|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[3].db_core|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|counter[2] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[3].db_core|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y40_N6
stratixiv_lcell_comb \debounce_4bit_inst|DB[3].db_core|Add0~13 (
// Equation(s):
// \debounce_4bit_inst|DB[3].db_core|Add0~13_sumout  = SUM(( \debounce_4bit_inst|DB[3].db_core|counter [3] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~10  ))
// \debounce_4bit_inst|DB[3].db_core|Add0~14  = CARRY(( \debounce_4bit_inst|DB[3].db_core|counter [3] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[3].db_core|counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[3].db_core|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[3].db_core|Add0~13_sumout ),
	.cout(\debounce_4bit_inst|DB[3].db_core|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|Add0~13 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[3].db_core|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[3].db_core|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y40_N7
dffeas \debounce_4bit_inst|DB[3].db_core|counter[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[3].db_core|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[3].db_core|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|counter[3] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[3].db_core|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y40_N8
stratixiv_lcell_comb \debounce_4bit_inst|DB[3].db_core|Add0~17 (
// Equation(s):
// \debounce_4bit_inst|DB[3].db_core|Add0~17_sumout  = SUM(( \debounce_4bit_inst|DB[3].db_core|counter [4] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~14  ))
// \debounce_4bit_inst|DB[3].db_core|Add0~18  = CARRY(( \debounce_4bit_inst|DB[3].db_core|counter [4] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[3].db_core|counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[3].db_core|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[3].db_core|Add0~17_sumout ),
	.cout(\debounce_4bit_inst|DB[3].db_core|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|Add0~17 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[3].db_core|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[3].db_core|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y40_N9
dffeas \debounce_4bit_inst|DB[3].db_core|counter[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[3].db_core|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[3].db_core|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|counter[4] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[3].db_core|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y40_N10
stratixiv_lcell_comb \debounce_4bit_inst|DB[3].db_core|Add0~21 (
// Equation(s):
// \debounce_4bit_inst|DB[3].db_core|Add0~21_sumout  = SUM(( \debounce_4bit_inst|DB[3].db_core|counter [5] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~18  ))
// \debounce_4bit_inst|DB[3].db_core|Add0~22  = CARRY(( \debounce_4bit_inst|DB[3].db_core|counter [5] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[3].db_core|counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[3].db_core|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[3].db_core|Add0~21_sumout ),
	.cout(\debounce_4bit_inst|DB[3].db_core|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|Add0~21 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[3].db_core|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[3].db_core|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y40_N11
dffeas \debounce_4bit_inst|DB[3].db_core|counter[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[3].db_core|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[3].db_core|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|counter[5] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[3].db_core|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y40_N12
stratixiv_lcell_comb \debounce_4bit_inst|DB[3].db_core|Add0~25 (
// Equation(s):
// \debounce_4bit_inst|DB[3].db_core|Add0~25_sumout  = SUM(( \debounce_4bit_inst|DB[3].db_core|counter [6] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~22  ))
// \debounce_4bit_inst|DB[3].db_core|Add0~26  = CARRY(( \debounce_4bit_inst|DB[3].db_core|counter [6] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[3].db_core|counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[3].db_core|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[3].db_core|Add0~25_sumout ),
	.cout(\debounce_4bit_inst|DB[3].db_core|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|Add0~25 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[3].db_core|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[3].db_core|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y40_N13
dffeas \debounce_4bit_inst|DB[3].db_core|counter[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[3].db_core|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[3].db_core|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|counter[6] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[3].db_core|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y40_N14
stratixiv_lcell_comb \debounce_4bit_inst|DB[3].db_core|Add0~29 (
// Equation(s):
// \debounce_4bit_inst|DB[3].db_core|Add0~29_sumout  = SUM(( \debounce_4bit_inst|DB[3].db_core|counter [7] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~26  ))
// \debounce_4bit_inst|DB[3].db_core|Add0~30  = CARRY(( \debounce_4bit_inst|DB[3].db_core|counter [7] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[3].db_core|counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[3].db_core|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[3].db_core|Add0~29_sumout ),
	.cout(\debounce_4bit_inst|DB[3].db_core|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|Add0~29 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[3].db_core|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[3].db_core|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y40_N15
dffeas \debounce_4bit_inst|DB[3].db_core|counter[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[3].db_core|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[3].db_core|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|counter[7] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[3].db_core|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y40_N16
stratixiv_lcell_comb \debounce_4bit_inst|DB[3].db_core|Add0~33 (
// Equation(s):
// \debounce_4bit_inst|DB[3].db_core|Add0~33_sumout  = SUM(( \debounce_4bit_inst|DB[3].db_core|counter [8] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~30  ))
// \debounce_4bit_inst|DB[3].db_core|Add0~34  = CARRY(( \debounce_4bit_inst|DB[3].db_core|counter [8] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[3].db_core|counter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[3].db_core|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[3].db_core|Add0~33_sumout ),
	.cout(\debounce_4bit_inst|DB[3].db_core|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|Add0~33 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[3].db_core|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[3].db_core|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y40_N17
dffeas \debounce_4bit_inst|DB[3].db_core|counter[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[3].db_core|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[3].db_core|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|counter[8] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[3].db_core|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y40_N18
stratixiv_lcell_comb \debounce_4bit_inst|DB[3].db_core|Add0~37 (
// Equation(s):
// \debounce_4bit_inst|DB[3].db_core|Add0~37_sumout  = SUM(( \debounce_4bit_inst|DB[3].db_core|counter [9] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~34  ))
// \debounce_4bit_inst|DB[3].db_core|Add0~38  = CARRY(( \debounce_4bit_inst|DB[3].db_core|counter [9] ) + ( GND ) + ( \debounce_4bit_inst|DB[3].db_core|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[3].db_core|counter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[3].db_core|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[3].db_core|Add0~37_sumout ),
	.cout(\debounce_4bit_inst|DB[3].db_core|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|Add0~37 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[3].db_core|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[3].db_core|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y40_N19
dffeas \debounce_4bit_inst|DB[3].db_core|counter[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[3].db_core|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[3].db_core|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|counter[9] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[3].db_core|counter[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y40_N21
dffeas \debounce_4bit_inst|DB[3].db_core|counter[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[3].db_core|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[3].db_core|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|counter[10] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[3].db_core|counter[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y40_N38
stratixiv_lcell_comb \debounce_4bit_inst|DB[3].db_core|r_switch_state~0 (
// Equation(s):
// \debounce_4bit_inst|DB[3].db_core|r_switch_state~0_combout  = ( !\debounce_4bit_inst|DB[3].db_core|counter [6] & ( (!\debounce_4bit_inst|DB[3].db_core|counter [5] & !\debounce_4bit_inst|DB[3].db_core|counter [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_4bit_inst|DB[3].db_core|counter [5]),
	.datad(!\debounce_4bit_inst|DB[3].db_core|counter [4]),
	.datae(gnd),
	.dataf(!\debounce_4bit_inst|DB[3].db_core|counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_4bit_inst|DB[3].db_core|r_switch_state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|r_switch_state~0 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[3].db_core|r_switch_state~0 .lut_mask = 64'hF000F00000000000;
defparam \debounce_4bit_inst|DB[3].db_core|r_switch_state~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y40_N32
stratixiv_lcell_comb \debounce_4bit_inst|DB[3].db_core|r_switch_state~1 (
// Equation(s):
// \debounce_4bit_inst|DB[3].db_core|r_switch_state~1_combout  = ( \debounce_4bit_inst|DB[3].db_core|counter [7] & ( (\debounce_4bit_inst|DB[3].db_core|counter [9] & \debounce_4bit_inst|DB[3].db_core|counter [8]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_4bit_inst|DB[3].db_core|counter [9]),
	.datad(!\debounce_4bit_inst|DB[3].db_core|counter [8]),
	.datae(gnd),
	.dataf(!\debounce_4bit_inst|DB[3].db_core|counter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_4bit_inst|DB[3].db_core|r_switch_state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|r_switch_state~1 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[3].db_core|r_switch_state~1 .lut_mask = 64'h00000000000F000F;
defparam \debounce_4bit_inst|DB[3].db_core|r_switch_state~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y40_N28
stratixiv_lcell_comb \debounce_4bit_inst|DB[3].db_core|LessThan0~0 (
// Equation(s):
// \debounce_4bit_inst|DB[3].db_core|LessThan0~0_combout  = ( \debounce_4bit_inst|DB[3].db_core|counter [3] & ( \debounce_4bit_inst|DB[3].db_core|r_switch_state~1_combout  & ( \debounce_4bit_inst|DB[3].db_core|counter [12] ) ) ) # ( 
// !\debounce_4bit_inst|DB[3].db_core|counter [3] & ( \debounce_4bit_inst|DB[3].db_core|r_switch_state~1_combout  & ( (\debounce_4bit_inst|DB[3].db_core|counter [12] & (((!\debounce_4bit_inst|DB[3].db_core|r_switch_state~0_combout ) # 
// (\debounce_4bit_inst|DB[3].db_core|counter [11])) # (\debounce_4bit_inst|DB[3].db_core|counter [10]))) ) ) ) # ( \debounce_4bit_inst|DB[3].db_core|counter [3] & ( !\debounce_4bit_inst|DB[3].db_core|r_switch_state~1_combout  & ( 
// (\debounce_4bit_inst|DB[3].db_core|counter [12] & ((\debounce_4bit_inst|DB[3].db_core|counter [11]) # (\debounce_4bit_inst|DB[3].db_core|counter [10]))) ) ) ) # ( !\debounce_4bit_inst|DB[3].db_core|counter [3] & ( 
// !\debounce_4bit_inst|DB[3].db_core|r_switch_state~1_combout  & ( (\debounce_4bit_inst|DB[3].db_core|counter [12] & ((\debounce_4bit_inst|DB[3].db_core|counter [11]) # (\debounce_4bit_inst|DB[3].db_core|counter [10]))) ) ) )

	.dataa(!\debounce_4bit_inst|DB[3].db_core|counter [10]),
	.datab(!\debounce_4bit_inst|DB[3].db_core|counter [11]),
	.datac(!\debounce_4bit_inst|DB[3].db_core|counter [12]),
	.datad(!\debounce_4bit_inst|DB[3].db_core|r_switch_state~0_combout ),
	.datae(!\debounce_4bit_inst|DB[3].db_core|counter [3]),
	.dataf(!\debounce_4bit_inst|DB[3].db_core|r_switch_state~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_4bit_inst|DB[3].db_core|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|LessThan0~0 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[3].db_core|LessThan0~0 .lut_mask = 64'h070707070F070F0F;
defparam \debounce_4bit_inst|DB[3].db_core|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y40_N36
stratixiv_lcell_comb \debounce_4bit_inst|DB[3].db_core|r_switch_state~6 (
// Equation(s):
// \debounce_4bit_inst|DB[3].db_core|r_switch_state~6_combout  = ( \debounce_4bit_inst|DB[3].db_core|counter [12] & ( (!\debounce_4bit_inst|DB[3].db_core|counter [2] & (!\debounce_4bit_inst|DB[3].db_core|counter [1] & (\CPU_RESET~input_o  & 
// \debounce_4bit_inst|DB[3].db_core|counter [3]))) ) )

	.dataa(!\debounce_4bit_inst|DB[3].db_core|counter [2]),
	.datab(!\debounce_4bit_inst|DB[3].db_core|counter [1]),
	.datac(!\CPU_RESET~input_o ),
	.datad(!\debounce_4bit_inst|DB[3].db_core|counter [3]),
	.datae(gnd),
	.dataf(!\debounce_4bit_inst|DB[3].db_core|counter [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_4bit_inst|DB[3].db_core|r_switch_state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|r_switch_state~6 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[3].db_core|r_switch_state~6 .lut_mask = 64'h0000000000080008;
defparam \debounce_4bit_inst|DB[3].db_core|r_switch_state~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y40_N34
stratixiv_lcell_comb \debounce_4bit_inst|DB[3].db_core|r_switch_state~7 (
// Equation(s):
// \debounce_4bit_inst|DB[3].db_core|r_switch_state~7_combout  = ( !\debounce_4bit_inst|DB[3].db_core|counter [10] & ( (\debounce_4bit_inst|DB[3].db_core|r_switch_state~1_combout  & (!\debounce_4bit_inst|DB[3].db_core|counter [11] & 
// (\debounce_4bit_inst|DB[3].db_core|r_switch_state~6_combout  & !\debounce_4bit_inst|DB[3].db_core|counter [0]))) ) )

	.dataa(!\debounce_4bit_inst|DB[3].db_core|r_switch_state~1_combout ),
	.datab(!\debounce_4bit_inst|DB[3].db_core|counter [11]),
	.datac(!\debounce_4bit_inst|DB[3].db_core|r_switch_state~6_combout ),
	.datad(!\debounce_4bit_inst|DB[3].db_core|counter [0]),
	.datae(gnd),
	.dataf(!\debounce_4bit_inst|DB[3].db_core|counter [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_4bit_inst|DB[3].db_core|r_switch_state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|r_switch_state~7 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[3].db_core|r_switch_state~7 .lut_mask = 64'h0400040000000000;
defparam \debounce_4bit_inst|DB[3].db_core|r_switch_state~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y40_N18
stratixiv_lcell_comb \debounce_4bit_inst|DB[3].db_core|r_switch_state~8 (
// Equation(s):
// \debounce_4bit_inst|DB[3].db_core|r_switch_state~8_combout  = ( \debounce_4bit_inst|DB[3].db_core|r_switch_state~q  & ( \BUTTON[3]~input_o  ) ) # ( !\debounce_4bit_inst|DB[3].db_core|r_switch_state~q  & ( \BUTTON[3]~input_o  & ( 
// (\debounce_4bit_inst|DB[3].db_core|LessThan0~0_combout  & (\debounce_4bit_inst|DB[3].db_core|r_switch_state~7_combout  & (\debounce_4bit_inst|DB[3].db_core|r_switch_state~0_combout  & \debounce_4bit_inst|DB[3].db_core|r_switch_state~5_combout ))) ) ) ) # 
// ( \debounce_4bit_inst|DB[3].db_core|r_switch_state~q  & ( !\BUTTON[3]~input_o  & ( (!\debounce_4bit_inst|DB[3].db_core|LessThan0~0_combout ) # ((!\debounce_4bit_inst|DB[3].db_core|r_switch_state~7_combout ) # 
// ((!\debounce_4bit_inst|DB[3].db_core|r_switch_state~0_combout ) # (!\debounce_4bit_inst|DB[3].db_core|r_switch_state~5_combout ))) ) ) )

	.dataa(!\debounce_4bit_inst|DB[3].db_core|LessThan0~0_combout ),
	.datab(!\debounce_4bit_inst|DB[3].db_core|r_switch_state~7_combout ),
	.datac(!\debounce_4bit_inst|DB[3].db_core|r_switch_state~0_combout ),
	.datad(!\debounce_4bit_inst|DB[3].db_core|r_switch_state~5_combout ),
	.datae(!\debounce_4bit_inst|DB[3].db_core|r_switch_state~q ),
	.dataf(!\BUTTON[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_4bit_inst|DB[3].db_core|r_switch_state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|r_switch_state~8 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[3].db_core|r_switch_state~8 .lut_mask = 64'h0000FFFE0001FFFF;
defparam \debounce_4bit_inst|DB[3].db_core|r_switch_state~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y40_N27
dffeas \debounce_4bit_inst|DB[3].db_core|r_switch_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\debounce_4bit_inst|DB[3].db_core|r_switch_state~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[3].db_core|r_switch_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[3].db_core|r_switch_state .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[3].db_core|r_switch_state .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y40_N9
dffeas \delta_control|inc_btn_prev (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\debounce_4bit_inst|DB[3].db_core|r_switch_state~q ),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delta_control|inc_btn_prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam \delta_control|inc_btn_prev .is_wysiwyg = "true";
defparam \delta_control|inc_btn_prev .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X78_Y40_N8
stratixiv_lcell_comb \delta_control|always0~0 (
// Equation(s):
// \delta_control|always0~0_combout  = ( \delta_control|inc_btn_prev~q  & ( !\debounce_4bit_inst|DB[3].db_core|r_switch_state~q  ) )

	.dataa(gnd),
	.datab(!\debounce_4bit_inst|DB[3].db_core|r_switch_state~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\delta_control|inc_btn_prev~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\delta_control|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \delta_control|always0~0 .extended_lut = "off";
defparam \delta_control|always0~0 .lut_mask = 64'h0000CCCC0000CCCC;
defparam \delta_control|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y40_N11
dffeas \delta_control|count_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\delta_control|count_reg~0_combout ),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\delta_control|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delta_control|count_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \delta_control|count_reg[0] .is_wysiwyg = "true";
defparam \delta_control|count_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y38_N18
stratixiv_lcell_comb \delta_control|count_reg~1 (
// Equation(s):
// \delta_control|count_reg~1_combout  = ( !\delta_control|LessThan0~0_combout  & ( \delta_control|count_reg [2] & ( (!\delta_control|count_reg [0]) # (!\delta_control|count_reg [1]) ) ) ) # ( !\delta_control|LessThan0~0_combout  & ( 
// !\delta_control|count_reg [2] & ( (\delta_control|count_reg [0] & \delta_control|count_reg [1]) ) ) )

	.dataa(gnd),
	.datab(!\delta_control|count_reg [0]),
	.datac(gnd),
	.datad(!\delta_control|count_reg [1]),
	.datae(!\delta_control|LessThan0~0_combout ),
	.dataf(!\delta_control|count_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\delta_control|count_reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \delta_control|count_reg~1 .extended_lut = "off";
defparam \delta_control|count_reg~1 .lut_mask = 64'h00330000FFCC0000;
defparam \delta_control|count_reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X69_Y40_N23
dffeas \delta_control|count_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\delta_control|count_reg~1_combout ),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\delta_control|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delta_control|count_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \delta_control|count_reg[2] .is_wysiwyg = "true";
defparam \delta_control|count_reg[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X70_Y38_N10
stratixiv_lcell_comb \delta_control|Add0~0 (
// Equation(s):
// \delta_control|Add0~0_combout  = ( \delta_control|count_reg [1] & ( \delta_control|count_reg [2] & ( (\delta_control|count_reg [3] & \delta_control|count_reg [0]) ) ) )

	.dataa(gnd),
	.datab(!\delta_control|count_reg [3]),
	.datac(!\delta_control|count_reg [0]),
	.datad(gnd),
	.datae(!\delta_control|count_reg [1]),
	.dataf(!\delta_control|count_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\delta_control|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \delta_control|Add0~0 .extended_lut = "off";
defparam \delta_control|Add0~0 .lut_mask = 64'h0000000000000303;
defparam \delta_control|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y40_N38
stratixiv_lcell_comb \delta_control|count_reg~5 (
// Equation(s):
// \delta_control|count_reg~5_combout  = ( \delta_control|Add0~0_combout  & ( (!\delta_control|LessThan0~0_combout  & !\delta_control|count_reg [4]) ) ) # ( !\delta_control|Add0~0_combout  & ( (!\delta_control|LessThan0~0_combout  & \delta_control|count_reg 
// [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\delta_control|LessThan0~0_combout ),
	.datad(!\delta_control|count_reg [4]),
	.datae(gnd),
	.dataf(!\delta_control|Add0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\delta_control|count_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \delta_control|count_reg~5 .extended_lut = "off";
defparam \delta_control|count_reg~5 .lut_mask = 64'h00F000F0F000F000;
defparam \delta_control|count_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X69_Y40_N39
dffeas \delta_control|count_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\delta_control|count_reg~5_combout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\delta_control|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delta_control|count_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \delta_control|count_reg[4] .is_wysiwyg = "true";
defparam \delta_control|count_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y38_N30
stratixiv_lcell_comb \delta_control|count_reg~4 (
// Equation(s):
// \delta_control|count_reg~4_combout  = ( \delta_control|Add0~0_combout  & ( \delta_control|count_reg [4] ) ) # ( !\delta_control|Add0~0_combout  & ( \delta_control|count_reg [4] & ( \delta_control|count_reg [5] ) ) ) # ( \delta_control|Add0~0_combout  & ( 
// !\delta_control|count_reg [4] & ( \delta_control|count_reg [5] ) ) ) # ( !\delta_control|Add0~0_combout  & ( !\delta_control|count_reg [4] & ( \delta_control|count_reg [5] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\delta_control|count_reg [5]),
	.datae(!\delta_control|Add0~0_combout ),
	.dataf(!\delta_control|count_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\delta_control|count_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \delta_control|count_reg~4 .extended_lut = "off";
defparam \delta_control|count_reg~4 .lut_mask = 64'h00FF00FF00FFFFFF;
defparam \delta_control|count_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X69_Y40_N1
dffeas \delta_control|count_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\delta_control|count_reg~4_combout ),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\delta_control|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delta_control|count_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \delta_control|count_reg[5] .is_wysiwyg = "true";
defparam \delta_control|count_reg[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X75_Y31_N18
stratixiv_lcell_comb \delta_control|LessThan0~0 (
// Equation(s):
// \delta_control|LessThan0~0_combout  = ( \delta_control|count_reg [3] & ( \delta_control|count_reg [4] & ( \delta_control|count_reg [5] ) ) ) # ( !\delta_control|count_reg [3] & ( \delta_control|count_reg [4] & ( \delta_control|count_reg [5] ) ) ) # ( 
// \delta_control|count_reg [3] & ( !\delta_control|count_reg [4] & ( \delta_control|count_reg [5] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\delta_control|count_reg [5]),
	.datad(gnd),
	.datae(!\delta_control|count_reg [3]),
	.dataf(!\delta_control|count_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\delta_control|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \delta_control|LessThan0~0 .extended_lut = "off";
defparam \delta_control|LessThan0~0 .lut_mask = 64'h00000F0F0F0F0F0F;
defparam \delta_control|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X75_Y31_N30
stratixiv_lcell_comb \delta_control|count_reg~3 (
// Equation(s):
// \delta_control|count_reg~3_combout  = ( !\delta_control|count_reg [1] & ( \delta_control|count_reg [0] & ( !\delta_control|LessThan0~0_combout  ) ) ) # ( \delta_control|count_reg [1] & ( !\delta_control|count_reg [0] & ( 
// !\delta_control|LessThan0~0_combout  ) ) )

	.dataa(!\delta_control|LessThan0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\delta_control|count_reg [1]),
	.dataf(!\delta_control|count_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\delta_control|count_reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \delta_control|count_reg~3 .extended_lut = "off";
defparam \delta_control|count_reg~3 .lut_mask = 64'h0000AAAAAAAA0000;
defparam \delta_control|count_reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X69_Y40_N29
dffeas \delta_control|count_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\delta_control|count_reg~3_combout ),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\delta_control|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delta_control|count_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \delta_control|count_reg[1] .is_wysiwyg = "true";
defparam \delta_control|count_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y42_N24
stratixiv_lcell_comb \delta_control|count_reg~2 (
// Equation(s):
// \delta_control|count_reg~2_combout  = ( \delta_control|count_reg [2] & ( \delta_control|count_reg [3] & ( (!\delta_control|count_reg [1]) # ((!\delta_control|count_reg [0]) # (\delta_control|LessThan0~0_combout )) ) ) ) # ( !\delta_control|count_reg [2] & 
// ( \delta_control|count_reg [3] ) ) # ( \delta_control|count_reg [2] & ( !\delta_control|count_reg [3] & ( ((\delta_control|count_reg [1] & \delta_control|count_reg [0])) # (\delta_control|LessThan0~0_combout ) ) ) ) # ( !\delta_control|count_reg [2] & ( 
// !\delta_control|count_reg [3] & ( \delta_control|LessThan0~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\delta_control|count_reg [1]),
	.datac(!\delta_control|LessThan0~0_combout ),
	.datad(!\delta_control|count_reg [0]),
	.datae(!\delta_control|count_reg [2]),
	.dataf(!\delta_control|count_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\delta_control|count_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \delta_control|count_reg~2 .extended_lut = "off";
defparam \delta_control|count_reg~2 .lut_mask = 64'h0F0F0F3FFFFFFFCF;
defparam \delta_control|count_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X69_Y40_N5
dffeas \delta_control|count_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\delta_control|count_reg~2_combout ),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\delta_control|always0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\delta_control|count_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \delta_control|count_reg[3] .is_wysiwyg = "true";
defparam \delta_control|count_reg[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X119_Y52_N1
stratixiv_io_ibuf \BUTTON[2]~input (
	.i(BUTTON[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BUTTON[2]~input_o ));
// synopsys translate_off
defparam \BUTTON[2]~input .bus_hold = "false";
defparam \BUTTON[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X80_Y40_N0
stratixiv_lcell_comb \debounce_4bit_inst|DB[2].db_core|Add0~1 (
// Equation(s):
// \debounce_4bit_inst|DB[2].db_core|Add0~1_sumout  = SUM(( \debounce_4bit_inst|DB[2].db_core|counter [0] ) + ( VCC ) + ( !VCC ))
// \debounce_4bit_inst|DB[2].db_core|Add0~2  = CARRY(( \debounce_4bit_inst|DB[2].db_core|counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[2].db_core|counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[2].db_core|Add0~1_sumout ),
	.cout(\debounce_4bit_inst|DB[2].db_core|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|Add0~1 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[2].db_core|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \debounce_4bit_inst|DB[2].db_core|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X80_Y40_N20
stratixiv_lcell_comb \debounce_4bit_inst|DB[2].db_core|Add0~41 (
// Equation(s):
// \debounce_4bit_inst|DB[2].db_core|Add0~41_sumout  = SUM(( \debounce_4bit_inst|DB[2].db_core|counter [10] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~38  ))
// \debounce_4bit_inst|DB[2].db_core|Add0~42  = CARRY(( \debounce_4bit_inst|DB[2].db_core|counter [10] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[2].db_core|counter [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[2].db_core|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[2].db_core|Add0~41_sumout ),
	.cout(\debounce_4bit_inst|DB[2].db_core|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|Add0~41 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[2].db_core|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[2].db_core|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X80_Y40_N22
stratixiv_lcell_comb \debounce_4bit_inst|DB[2].db_core|Add0~45 (
// Equation(s):
// \debounce_4bit_inst|DB[2].db_core|Add0~45_sumout  = SUM(( \debounce_4bit_inst|DB[2].db_core|counter [11] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~42  ))
// \debounce_4bit_inst|DB[2].db_core|Add0~46  = CARRY(( \debounce_4bit_inst|DB[2].db_core|counter [11] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[2].db_core|counter [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[2].db_core|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[2].db_core|Add0~45_sumout ),
	.cout(\debounce_4bit_inst|DB[2].db_core|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|Add0~45 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[2].db_core|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[2].db_core|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y40_N23
dffeas \debounce_4bit_inst|DB[2].db_core|counter[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[2].db_core|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[2].db_core|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|counter[11] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[2].db_core|counter[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X80_Y40_N24
stratixiv_lcell_comb \debounce_4bit_inst|DB[2].db_core|Add0~49 (
// Equation(s):
// \debounce_4bit_inst|DB[2].db_core|Add0~49_sumout  = SUM(( \debounce_4bit_inst|DB[2].db_core|counter [12] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~46  ))
// \debounce_4bit_inst|DB[2].db_core|Add0~50  = CARRY(( \debounce_4bit_inst|DB[2].db_core|counter [12] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[2].db_core|counter [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[2].db_core|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[2].db_core|Add0~49_sumout ),
	.cout(\debounce_4bit_inst|DB[2].db_core|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|Add0~49 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[2].db_core|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[2].db_core|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y40_N25
dffeas \debounce_4bit_inst|DB[2].db_core|counter[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[2].db_core|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[2].db_core|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|counter[12] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[2].db_core|counter[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X80_Y40_N26
stratixiv_lcell_comb \debounce_4bit_inst|DB[2].db_core|Add0~53 (
// Equation(s):
// \debounce_4bit_inst|DB[2].db_core|Add0~53_sumout  = SUM(( \debounce_4bit_inst|DB[2].db_core|counter [13] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~50  ))
// \debounce_4bit_inst|DB[2].db_core|Add0~54  = CARRY(( \debounce_4bit_inst|DB[2].db_core|counter [13] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[2].db_core|counter [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[2].db_core|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[2].db_core|Add0~53_sumout ),
	.cout(\debounce_4bit_inst|DB[2].db_core|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|Add0~53 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[2].db_core|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[2].db_core|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y40_N27
dffeas \debounce_4bit_inst|DB[2].db_core|counter[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[2].db_core|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[2].db_core|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|counter[13] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[2].db_core|counter[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X80_Y40_N28
stratixiv_lcell_comb \debounce_4bit_inst|DB[2].db_core|Add0~57 (
// Equation(s):
// \debounce_4bit_inst|DB[2].db_core|Add0~57_sumout  = SUM(( \debounce_4bit_inst|DB[2].db_core|counter [14] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~54  ))
// \debounce_4bit_inst|DB[2].db_core|Add0~58  = CARRY(( \debounce_4bit_inst|DB[2].db_core|counter [14] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[2].db_core|counter [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[2].db_core|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[2].db_core|Add0~57_sumout ),
	.cout(\debounce_4bit_inst|DB[2].db_core|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|Add0~57 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[2].db_core|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[2].db_core|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y40_N29
dffeas \debounce_4bit_inst|DB[2].db_core|counter[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[2].db_core|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[2].db_core|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|counter[14] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[2].db_core|counter[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X80_Y40_N30
stratixiv_lcell_comb \debounce_4bit_inst|DB[2].db_core|Add0~61 (
// Equation(s):
// \debounce_4bit_inst|DB[2].db_core|Add0~61_sumout  = SUM(( \debounce_4bit_inst|DB[2].db_core|counter [15] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~58  ))
// \debounce_4bit_inst|DB[2].db_core|Add0~62  = CARRY(( \debounce_4bit_inst|DB[2].db_core|counter [15] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[2].db_core|counter [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[2].db_core|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[2].db_core|Add0~61_sumout ),
	.cout(\debounce_4bit_inst|DB[2].db_core|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|Add0~61 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[2].db_core|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[2].db_core|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y40_N31
dffeas \debounce_4bit_inst|DB[2].db_core|counter[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[2].db_core|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[2].db_core|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|counter[15] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[2].db_core|counter[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X80_Y40_N32
stratixiv_lcell_comb \debounce_4bit_inst|DB[2].db_core|Add0~65 (
// Equation(s):
// \debounce_4bit_inst|DB[2].db_core|Add0~65_sumout  = SUM(( \debounce_4bit_inst|DB[2].db_core|counter [16] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~62  ))
// \debounce_4bit_inst|DB[2].db_core|Add0~66  = CARRY(( \debounce_4bit_inst|DB[2].db_core|counter [16] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[2].db_core|counter [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[2].db_core|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[2].db_core|Add0~65_sumout ),
	.cout(\debounce_4bit_inst|DB[2].db_core|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|Add0~65 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[2].db_core|Add0~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[2].db_core|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y40_N33
dffeas \debounce_4bit_inst|DB[2].db_core|counter[16] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[2].db_core|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[2].db_core|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|counter[16] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[2].db_core|counter[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X80_Y40_N34
stratixiv_lcell_comb \debounce_4bit_inst|DB[2].db_core|Add0~69 (
// Equation(s):
// \debounce_4bit_inst|DB[2].db_core|Add0~69_sumout  = SUM(( \debounce_4bit_inst|DB[2].db_core|counter [17] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~66  ))
// \debounce_4bit_inst|DB[2].db_core|Add0~70  = CARRY(( \debounce_4bit_inst|DB[2].db_core|counter [17] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[2].db_core|counter [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[2].db_core|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[2].db_core|Add0~69_sumout ),
	.cout(\debounce_4bit_inst|DB[2].db_core|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|Add0~69 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[2].db_core|Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[2].db_core|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y40_N35
dffeas \debounce_4bit_inst|DB[2].db_core|counter[17] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[2].db_core|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[2].db_core|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|counter[17] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[2].db_core|counter[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X80_Y40_N36
stratixiv_lcell_comb \debounce_4bit_inst|DB[2].db_core|Add0~73 (
// Equation(s):
// \debounce_4bit_inst|DB[2].db_core|Add0~73_sumout  = SUM(( \debounce_4bit_inst|DB[2].db_core|counter [18] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~70  ))
// \debounce_4bit_inst|DB[2].db_core|Add0~74  = CARRY(( \debounce_4bit_inst|DB[2].db_core|counter [18] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[2].db_core|counter [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[2].db_core|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[2].db_core|Add0~73_sumout ),
	.cout(\debounce_4bit_inst|DB[2].db_core|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|Add0~73 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[2].db_core|Add0~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[2].db_core|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y40_N37
dffeas \debounce_4bit_inst|DB[2].db_core|counter[18] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[2].db_core|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[2].db_core|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|counter[18] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[2].db_core|counter[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X80_Y40_N38
stratixiv_lcell_comb \debounce_4bit_inst|DB[2].db_core|Add0~77 (
// Equation(s):
// \debounce_4bit_inst|DB[2].db_core|Add0~77_sumout  = SUM(( \debounce_4bit_inst|DB[2].db_core|counter [19] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~74  ))
// \debounce_4bit_inst|DB[2].db_core|Add0~78  = CARRY(( \debounce_4bit_inst|DB[2].db_core|counter [19] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[2].db_core|counter [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[2].db_core|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[2].db_core|Add0~77_sumout ),
	.cout(\debounce_4bit_inst|DB[2].db_core|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|Add0~77 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[2].db_core|Add0~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[2].db_core|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y40_N39
dffeas \debounce_4bit_inst|DB[2].db_core|counter[19] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[2].db_core|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[2].db_core|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|counter[19] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[2].db_core|counter[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X80_Y39_N0
stratixiv_lcell_comb \debounce_4bit_inst|DB[2].db_core|Add0~81 (
// Equation(s):
// \debounce_4bit_inst|DB[2].db_core|Add0~81_sumout  = SUM(( \debounce_4bit_inst|DB[2].db_core|counter [20] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~78  ))
// \debounce_4bit_inst|DB[2].db_core|Add0~82  = CARRY(( \debounce_4bit_inst|DB[2].db_core|counter [20] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[2].db_core|counter [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[2].db_core|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[2].db_core|Add0~81_sumout ),
	.cout(\debounce_4bit_inst|DB[2].db_core|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|Add0~81 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[2].db_core|Add0~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[2].db_core|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y39_N1
dffeas \debounce_4bit_inst|DB[2].db_core|counter[20] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[2].db_core|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[2].db_core|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|counter[20] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[2].db_core|counter[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X80_Y39_N2
stratixiv_lcell_comb \debounce_4bit_inst|DB[2].db_core|Add0~85 (
// Equation(s):
// \debounce_4bit_inst|DB[2].db_core|Add0~85_sumout  = SUM(( \debounce_4bit_inst|DB[2].db_core|counter [21] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~82  ))
// \debounce_4bit_inst|DB[2].db_core|Add0~86  = CARRY(( \debounce_4bit_inst|DB[2].db_core|counter [21] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[2].db_core|counter [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[2].db_core|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[2].db_core|Add0~85_sumout ),
	.cout(\debounce_4bit_inst|DB[2].db_core|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|Add0~85 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[2].db_core|Add0~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[2].db_core|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y39_N3
dffeas \debounce_4bit_inst|DB[2].db_core|counter[21] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[2].db_core|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[2].db_core|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|counter[21] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[2].db_core|counter[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X80_Y39_N4
stratixiv_lcell_comb \debounce_4bit_inst|DB[2].db_core|Add0~89 (
// Equation(s):
// \debounce_4bit_inst|DB[2].db_core|Add0~89_sumout  = SUM(( \debounce_4bit_inst|DB[2].db_core|counter [22] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~86  ))
// \debounce_4bit_inst|DB[2].db_core|Add0~90  = CARRY(( \debounce_4bit_inst|DB[2].db_core|counter [22] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[2].db_core|counter [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[2].db_core|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[2].db_core|Add0~89_sumout ),
	.cout(\debounce_4bit_inst|DB[2].db_core|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|Add0~89 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[2].db_core|Add0~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[2].db_core|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y39_N5
dffeas \debounce_4bit_inst|DB[2].db_core|counter[22] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[2].db_core|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[2].db_core|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|counter[22] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[2].db_core|counter[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X80_Y39_N6
stratixiv_lcell_comb \debounce_4bit_inst|DB[2].db_core|Add0~93 (
// Equation(s):
// \debounce_4bit_inst|DB[2].db_core|Add0~93_sumout  = SUM(( \debounce_4bit_inst|DB[2].db_core|counter [23] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~90  ))
// \debounce_4bit_inst|DB[2].db_core|Add0~94  = CARRY(( \debounce_4bit_inst|DB[2].db_core|counter [23] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[2].db_core|counter [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[2].db_core|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[2].db_core|Add0~93_sumout ),
	.cout(\debounce_4bit_inst|DB[2].db_core|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|Add0~93 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[2].db_core|Add0~93 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[2].db_core|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y39_N7
dffeas \debounce_4bit_inst|DB[2].db_core|counter[23] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[2].db_core|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[2].db_core|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|counter[23] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[2].db_core|counter[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X80_Y39_N8
stratixiv_lcell_comb \debounce_4bit_inst|DB[2].db_core|Add0~97 (
// Equation(s):
// \debounce_4bit_inst|DB[2].db_core|Add0~97_sumout  = SUM(( \debounce_4bit_inst|DB[2].db_core|counter [24] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~94  ))
// \debounce_4bit_inst|DB[2].db_core|Add0~98  = CARRY(( \debounce_4bit_inst|DB[2].db_core|counter [24] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[2].db_core|counter [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[2].db_core|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[2].db_core|Add0~97_sumout ),
	.cout(\debounce_4bit_inst|DB[2].db_core|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|Add0~97 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[2].db_core|Add0~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[2].db_core|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y39_N9
dffeas \debounce_4bit_inst|DB[2].db_core|counter[24] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[2].db_core|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[2].db_core|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|counter[24] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[2].db_core|counter[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X80_Y39_N10
stratixiv_lcell_comb \debounce_4bit_inst|DB[2].db_core|Add0~101 (
// Equation(s):
// \debounce_4bit_inst|DB[2].db_core|Add0~101_sumout  = SUM(( \debounce_4bit_inst|DB[2].db_core|counter [25] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~98  ))
// \debounce_4bit_inst|DB[2].db_core|Add0~102  = CARRY(( \debounce_4bit_inst|DB[2].db_core|counter [25] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[2].db_core|counter [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[2].db_core|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[2].db_core|Add0~101_sumout ),
	.cout(\debounce_4bit_inst|DB[2].db_core|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|Add0~101 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[2].db_core|Add0~101 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[2].db_core|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y39_N11
dffeas \debounce_4bit_inst|DB[2].db_core|counter[25] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[2].db_core|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[2].db_core|counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|counter[25] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[2].db_core|counter[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X80_Y39_N12
stratixiv_lcell_comb \debounce_4bit_inst|DB[2].db_core|Add0~105 (
// Equation(s):
// \debounce_4bit_inst|DB[2].db_core|Add0~105_sumout  = SUM(( \debounce_4bit_inst|DB[2].db_core|counter [26] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~102  ))
// \debounce_4bit_inst|DB[2].db_core|Add0~106  = CARRY(( \debounce_4bit_inst|DB[2].db_core|counter [26] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[2].db_core|counter [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[2].db_core|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[2].db_core|Add0~105_sumout ),
	.cout(\debounce_4bit_inst|DB[2].db_core|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|Add0~105 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[2].db_core|Add0~105 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[2].db_core|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y39_N13
dffeas \debounce_4bit_inst|DB[2].db_core|counter[26] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[2].db_core|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[2].db_core|counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|counter[26] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[2].db_core|counter[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X80_Y39_N14
stratixiv_lcell_comb \debounce_4bit_inst|DB[2].db_core|Add0~109 (
// Equation(s):
// \debounce_4bit_inst|DB[2].db_core|Add0~109_sumout  = SUM(( \debounce_4bit_inst|DB[2].db_core|counter [27] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~106  ))
// \debounce_4bit_inst|DB[2].db_core|Add0~110  = CARRY(( \debounce_4bit_inst|DB[2].db_core|counter [27] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[2].db_core|counter [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[2].db_core|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[2].db_core|Add0~109_sumout ),
	.cout(\debounce_4bit_inst|DB[2].db_core|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|Add0~109 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[2].db_core|Add0~109 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[2].db_core|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y39_N15
dffeas \debounce_4bit_inst|DB[2].db_core|counter[27] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[2].db_core|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[2].db_core|counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|counter[27] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[2].db_core|counter[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X80_Y39_N16
stratixiv_lcell_comb \debounce_4bit_inst|DB[2].db_core|Add0~113 (
// Equation(s):
// \debounce_4bit_inst|DB[2].db_core|Add0~113_sumout  = SUM(( \debounce_4bit_inst|DB[2].db_core|counter [28] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~110  ))
// \debounce_4bit_inst|DB[2].db_core|Add0~114  = CARRY(( \debounce_4bit_inst|DB[2].db_core|counter [28] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[2].db_core|counter [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[2].db_core|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[2].db_core|Add0~113_sumout ),
	.cout(\debounce_4bit_inst|DB[2].db_core|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|Add0~113 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[2].db_core|Add0~113 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[2].db_core|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y39_N17
dffeas \debounce_4bit_inst|DB[2].db_core|counter[28] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[2].db_core|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[2].db_core|counter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|counter[28] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[2].db_core|counter[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X80_Y39_N18
stratixiv_lcell_comb \debounce_4bit_inst|DB[2].db_core|Add0~117 (
// Equation(s):
// \debounce_4bit_inst|DB[2].db_core|Add0~117_sumout  = SUM(( \debounce_4bit_inst|DB[2].db_core|counter [29] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~114  ))
// \debounce_4bit_inst|DB[2].db_core|Add0~118  = CARRY(( \debounce_4bit_inst|DB[2].db_core|counter [29] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[2].db_core|counter [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[2].db_core|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[2].db_core|Add0~117_sumout ),
	.cout(\debounce_4bit_inst|DB[2].db_core|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|Add0~117 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[2].db_core|Add0~117 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[2].db_core|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y39_N19
dffeas \debounce_4bit_inst|DB[2].db_core|counter[29] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[2].db_core|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[2].db_core|counter [29]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|counter[29] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[2].db_core|counter[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X80_Y39_N20
stratixiv_lcell_comb \debounce_4bit_inst|DB[2].db_core|Add0~121 (
// Equation(s):
// \debounce_4bit_inst|DB[2].db_core|Add0~121_sumout  = SUM(( \debounce_4bit_inst|DB[2].db_core|counter [30] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~118  ))
// \debounce_4bit_inst|DB[2].db_core|Add0~122  = CARRY(( \debounce_4bit_inst|DB[2].db_core|counter [30] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[2].db_core|counter [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[2].db_core|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[2].db_core|Add0~121_sumout ),
	.cout(\debounce_4bit_inst|DB[2].db_core|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|Add0~121 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[2].db_core|Add0~121 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[2].db_core|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y39_N21
dffeas \debounce_4bit_inst|DB[2].db_core|counter[30] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[2].db_core|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[2].db_core|counter [30]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|counter[30] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[2].db_core|counter[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X80_Y39_N22
stratixiv_lcell_comb \debounce_4bit_inst|DB[2].db_core|Add0~125 (
// Equation(s):
// \debounce_4bit_inst|DB[2].db_core|Add0~125_sumout  = SUM(( \debounce_4bit_inst|DB[2].db_core|counter [31] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[2].db_core|counter [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[2].db_core|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[2].db_core|Add0~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|Add0~125 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[2].db_core|Add0~125 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[2].db_core|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y39_N23
dffeas \debounce_4bit_inst|DB[2].db_core|counter[31] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[2].db_core|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[2].db_core|counter [31]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|counter[31] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[2].db_core|counter[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X80_Y39_N34
stratixiv_lcell_comb \debounce_4bit_inst|DB[2].db_core|r_switch_state~4 (
// Equation(s):
// \debounce_4bit_inst|DB[2].db_core|r_switch_state~4_combout  = ( !\debounce_4bit_inst|DB[2].db_core|counter [31] & ( !\debounce_4bit_inst|DB[2].db_core|counter [23] & ( (!\debounce_4bit_inst|DB[2].db_core|counter [24] & 
// (!\debounce_4bit_inst|DB[2].db_core|counter [25] & !\debounce_4bit_inst|DB[2].db_core|counter [30])) ) ) )

	.dataa(!\debounce_4bit_inst|DB[2].db_core|counter [24]),
	.datab(!\debounce_4bit_inst|DB[2].db_core|counter [25]),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[2].db_core|counter [30]),
	.datae(!\debounce_4bit_inst|DB[2].db_core|counter [31]),
	.dataf(!\debounce_4bit_inst|DB[2].db_core|counter [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_4bit_inst|DB[2].db_core|r_switch_state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|r_switch_state~4 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[2].db_core|r_switch_state~4 .lut_mask = 64'h8800000000000000;
defparam \debounce_4bit_inst|DB[2].db_core|r_switch_state~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X80_Y39_N38
stratixiv_lcell_comb \debounce_4bit_inst|DB[2].db_core|r_switch_state~3 (
// Equation(s):
// \debounce_4bit_inst|DB[2].db_core|r_switch_state~3_combout  = ( !\debounce_4bit_inst|DB[2].db_core|counter [13] & ( !\debounce_4bit_inst|DB[2].db_core|counter [28] & ( (!\debounce_4bit_inst|DB[2].db_core|counter [14] & 
// (!\debounce_4bit_inst|DB[2].db_core|counter [27] & !\debounce_4bit_inst|DB[2].db_core|counter [26])) ) ) )

	.dataa(!\debounce_4bit_inst|DB[2].db_core|counter [14]),
	.datab(!\debounce_4bit_inst|DB[2].db_core|counter [27]),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[2].db_core|counter [26]),
	.datae(!\debounce_4bit_inst|DB[2].db_core|counter [13]),
	.dataf(!\debounce_4bit_inst|DB[2].db_core|counter [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_4bit_inst|DB[2].db_core|r_switch_state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|r_switch_state~3 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[2].db_core|r_switch_state~3 .lut_mask = 64'h8800000000000000;
defparam \debounce_4bit_inst|DB[2].db_core|r_switch_state~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X80_Y39_N24
stratixiv_lcell_comb \debounce_4bit_inst|DB[2].db_core|r_switch_state~2 (
// Equation(s):
// \debounce_4bit_inst|DB[2].db_core|r_switch_state~2_combout  = ( !\debounce_4bit_inst|DB[2].db_core|counter [20] & ( !\debounce_4bit_inst|DB[2].db_core|counter [17] & ( (!\debounce_4bit_inst|DB[2].db_core|counter [16] & 
// (!\debounce_4bit_inst|DB[2].db_core|counter [21] & (!\debounce_4bit_inst|DB[2].db_core|counter [19] & !\debounce_4bit_inst|DB[2].db_core|counter [18]))) ) ) )

	.dataa(!\debounce_4bit_inst|DB[2].db_core|counter [16]),
	.datab(!\debounce_4bit_inst|DB[2].db_core|counter [21]),
	.datac(!\debounce_4bit_inst|DB[2].db_core|counter [19]),
	.datad(!\debounce_4bit_inst|DB[2].db_core|counter [18]),
	.datae(!\debounce_4bit_inst|DB[2].db_core|counter [20]),
	.dataf(!\debounce_4bit_inst|DB[2].db_core|counter [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_4bit_inst|DB[2].db_core|r_switch_state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|r_switch_state~2 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[2].db_core|r_switch_state~2 .lut_mask = 64'h8000000000000000;
defparam \debounce_4bit_inst|DB[2].db_core|r_switch_state~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X80_Y39_N30
stratixiv_lcell_comb \debounce_4bit_inst|DB[2].db_core|r_switch_state~5 (
// Equation(s):
// \debounce_4bit_inst|DB[2].db_core|r_switch_state~5_combout  = ( !\debounce_4bit_inst|DB[2].db_core|counter [22] & ( \debounce_4bit_inst|DB[2].db_core|r_switch_state~2_combout  & ( (!\debounce_4bit_inst|DB[2].db_core|counter [29] & 
// (\debounce_4bit_inst|DB[2].db_core|r_switch_state~4_combout  & (!\debounce_4bit_inst|DB[2].db_core|counter [15] & \debounce_4bit_inst|DB[2].db_core|r_switch_state~3_combout ))) ) ) )

	.dataa(!\debounce_4bit_inst|DB[2].db_core|counter [29]),
	.datab(!\debounce_4bit_inst|DB[2].db_core|r_switch_state~4_combout ),
	.datac(!\debounce_4bit_inst|DB[2].db_core|counter [15]),
	.datad(!\debounce_4bit_inst|DB[2].db_core|r_switch_state~3_combout ),
	.datae(!\debounce_4bit_inst|DB[2].db_core|counter [22]),
	.dataf(!\debounce_4bit_inst|DB[2].db_core|r_switch_state~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_4bit_inst|DB[2].db_core|r_switch_state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|r_switch_state~5 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[2].db_core|r_switch_state~5 .lut_mask = 64'h0000000000200000;
defparam \debounce_4bit_inst|DB[2].db_core|r_switch_state~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y40_N34
stratixiv_lcell_comb \debounce_4bit_inst|DB[2].db_core|r_switch_state~1 (
// Equation(s):
// \debounce_4bit_inst|DB[2].db_core|r_switch_state~1_combout  = ( \debounce_4bit_inst|DB[2].db_core|counter [7] & ( (\debounce_4bit_inst|DB[2].db_core|counter [8] & \debounce_4bit_inst|DB[2].db_core|counter [9]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_4bit_inst|DB[2].db_core|counter [8]),
	.datad(!\debounce_4bit_inst|DB[2].db_core|counter [9]),
	.datae(gnd),
	.dataf(!\debounce_4bit_inst|DB[2].db_core|counter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_4bit_inst|DB[2].db_core|r_switch_state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|r_switch_state~1 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[2].db_core|r_switch_state~1 .lut_mask = 64'h00000000000F000F;
defparam \debounce_4bit_inst|DB[2].db_core|r_switch_state~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y40_N12
stratixiv_lcell_comb \debounce_4bit_inst|DB[2].db_core|r_switch_state~0 (
// Equation(s):
// \debounce_4bit_inst|DB[2].db_core|r_switch_state~0_combout  = ( !\debounce_4bit_inst|DB[2].db_core|counter [6] & ( (!\debounce_4bit_inst|DB[2].db_core|counter [5] & !\debounce_4bit_inst|DB[2].db_core|counter [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_4bit_inst|DB[2].db_core|counter [5]),
	.datad(!\debounce_4bit_inst|DB[2].db_core|counter [4]),
	.datae(gnd),
	.dataf(!\debounce_4bit_inst|DB[2].db_core|counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_4bit_inst|DB[2].db_core|r_switch_state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|r_switch_state~0 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[2].db_core|r_switch_state~0 .lut_mask = 64'hF000F00000000000;
defparam \debounce_4bit_inst|DB[2].db_core|r_switch_state~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y40_N38
stratixiv_lcell_comb \debounce_4bit_inst|DB[2].db_core|LessThan0~0 (
// Equation(s):
// \debounce_4bit_inst|DB[2].db_core|LessThan0~0_combout  = ( \debounce_4bit_inst|DB[2].db_core|r_switch_state~0_combout  & ( \debounce_4bit_inst|DB[2].db_core|counter [12] & ( (((\debounce_4bit_inst|DB[2].db_core|r_switch_state~1_combout  & 
// \debounce_4bit_inst|DB[2].db_core|counter [3])) # (\debounce_4bit_inst|DB[2].db_core|counter [11])) # (\debounce_4bit_inst|DB[2].db_core|counter [10]) ) ) ) # ( !\debounce_4bit_inst|DB[2].db_core|r_switch_state~0_combout  & ( 
// \debounce_4bit_inst|DB[2].db_core|counter [12] & ( ((\debounce_4bit_inst|DB[2].db_core|r_switch_state~1_combout ) # (\debounce_4bit_inst|DB[2].db_core|counter [11])) # (\debounce_4bit_inst|DB[2].db_core|counter [10]) ) ) )

	.dataa(!\debounce_4bit_inst|DB[2].db_core|counter [10]),
	.datab(!\debounce_4bit_inst|DB[2].db_core|counter [11]),
	.datac(!\debounce_4bit_inst|DB[2].db_core|r_switch_state~1_combout ),
	.datad(!\debounce_4bit_inst|DB[2].db_core|counter [3]),
	.datae(!\debounce_4bit_inst|DB[2].db_core|r_switch_state~0_combout ),
	.dataf(!\debounce_4bit_inst|DB[2].db_core|counter [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_4bit_inst|DB[2].db_core|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|LessThan0~0 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[2].db_core|LessThan0~0 .lut_mask = 64'h000000007F7F777F;
defparam \debounce_4bit_inst|DB[2].db_core|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y40_N14
stratixiv_lcell_comb \debounce_4bit_inst|DB[2].db_core|always0~0 (
// Equation(s):
// \debounce_4bit_inst|DB[2].db_core|always0~0_combout  = ( \debounce_4bit_inst|DB[2].db_core|LessThan0~0_combout  ) # ( !\debounce_4bit_inst|DB[2].db_core|LessThan0~0_combout  & ( (!\debounce_4bit_inst|DB[2].db_core|r_switch_state~5_combout ) # 
// (!\debounce_4bit_inst|DB[2].db_core|r_switch_state~q  $ (\BUTTON[2]~input_o )) ) )

	.dataa(!\debounce_4bit_inst|DB[2].db_core|r_switch_state~5_combout ),
	.datab(gnd),
	.datac(!\debounce_4bit_inst|DB[2].db_core|r_switch_state~q ),
	.datad(!\BUTTON[2]~input_o ),
	.datae(gnd),
	.dataf(!\debounce_4bit_inst|DB[2].db_core|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_4bit_inst|DB[2].db_core|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|always0~0 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[2].db_core|always0~0 .lut_mask = 64'hFAAFFAAFFFFFFFFF;
defparam \debounce_4bit_inst|DB[2].db_core|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y40_N1
dffeas \debounce_4bit_inst|DB[2].db_core|counter[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[2].db_core|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[2].db_core|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|counter[0] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[2].db_core|counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X80_Y40_N2
stratixiv_lcell_comb \debounce_4bit_inst|DB[2].db_core|Add0~5 (
// Equation(s):
// \debounce_4bit_inst|DB[2].db_core|Add0~5_sumout  = SUM(( \debounce_4bit_inst|DB[2].db_core|counter [1] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~2  ))
// \debounce_4bit_inst|DB[2].db_core|Add0~6  = CARRY(( \debounce_4bit_inst|DB[2].db_core|counter [1] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[2].db_core|counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[2].db_core|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[2].db_core|Add0~5_sumout ),
	.cout(\debounce_4bit_inst|DB[2].db_core|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|Add0~5 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[2].db_core|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[2].db_core|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y40_N3
dffeas \debounce_4bit_inst|DB[2].db_core|counter[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[2].db_core|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[2].db_core|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|counter[1] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[2].db_core|counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X80_Y40_N4
stratixiv_lcell_comb \debounce_4bit_inst|DB[2].db_core|Add0~9 (
// Equation(s):
// \debounce_4bit_inst|DB[2].db_core|Add0~9_sumout  = SUM(( \debounce_4bit_inst|DB[2].db_core|counter [2] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~6  ))
// \debounce_4bit_inst|DB[2].db_core|Add0~10  = CARRY(( \debounce_4bit_inst|DB[2].db_core|counter [2] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[2].db_core|counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[2].db_core|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[2].db_core|Add0~9_sumout ),
	.cout(\debounce_4bit_inst|DB[2].db_core|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|Add0~9 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[2].db_core|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[2].db_core|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y40_N5
dffeas \debounce_4bit_inst|DB[2].db_core|counter[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[2].db_core|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[2].db_core|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|counter[2] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[2].db_core|counter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X80_Y40_N6
stratixiv_lcell_comb \debounce_4bit_inst|DB[2].db_core|Add0~13 (
// Equation(s):
// \debounce_4bit_inst|DB[2].db_core|Add0~13_sumout  = SUM(( \debounce_4bit_inst|DB[2].db_core|counter [3] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~10  ))
// \debounce_4bit_inst|DB[2].db_core|Add0~14  = CARRY(( \debounce_4bit_inst|DB[2].db_core|counter [3] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[2].db_core|counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[2].db_core|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[2].db_core|Add0~13_sumout ),
	.cout(\debounce_4bit_inst|DB[2].db_core|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|Add0~13 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[2].db_core|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[2].db_core|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y40_N7
dffeas \debounce_4bit_inst|DB[2].db_core|counter[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[2].db_core|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[2].db_core|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|counter[3] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[2].db_core|counter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X80_Y40_N8
stratixiv_lcell_comb \debounce_4bit_inst|DB[2].db_core|Add0~17 (
// Equation(s):
// \debounce_4bit_inst|DB[2].db_core|Add0~17_sumout  = SUM(( \debounce_4bit_inst|DB[2].db_core|counter [4] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~14  ))
// \debounce_4bit_inst|DB[2].db_core|Add0~18  = CARRY(( \debounce_4bit_inst|DB[2].db_core|counter [4] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[2].db_core|counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[2].db_core|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[2].db_core|Add0~17_sumout ),
	.cout(\debounce_4bit_inst|DB[2].db_core|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|Add0~17 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[2].db_core|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[2].db_core|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y40_N9
dffeas \debounce_4bit_inst|DB[2].db_core|counter[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[2].db_core|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[2].db_core|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|counter[4] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[2].db_core|counter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X80_Y40_N10
stratixiv_lcell_comb \debounce_4bit_inst|DB[2].db_core|Add0~21 (
// Equation(s):
// \debounce_4bit_inst|DB[2].db_core|Add0~21_sumout  = SUM(( \debounce_4bit_inst|DB[2].db_core|counter [5] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~18  ))
// \debounce_4bit_inst|DB[2].db_core|Add0~22  = CARRY(( \debounce_4bit_inst|DB[2].db_core|counter [5] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[2].db_core|counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[2].db_core|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[2].db_core|Add0~21_sumout ),
	.cout(\debounce_4bit_inst|DB[2].db_core|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|Add0~21 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[2].db_core|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[2].db_core|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y40_N11
dffeas \debounce_4bit_inst|DB[2].db_core|counter[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[2].db_core|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[2].db_core|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|counter[5] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[2].db_core|counter[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X80_Y40_N12
stratixiv_lcell_comb \debounce_4bit_inst|DB[2].db_core|Add0~25 (
// Equation(s):
// \debounce_4bit_inst|DB[2].db_core|Add0~25_sumout  = SUM(( \debounce_4bit_inst|DB[2].db_core|counter [6] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~22  ))
// \debounce_4bit_inst|DB[2].db_core|Add0~26  = CARRY(( \debounce_4bit_inst|DB[2].db_core|counter [6] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[2].db_core|counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[2].db_core|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[2].db_core|Add0~25_sumout ),
	.cout(\debounce_4bit_inst|DB[2].db_core|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|Add0~25 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[2].db_core|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[2].db_core|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y40_N13
dffeas \debounce_4bit_inst|DB[2].db_core|counter[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[2].db_core|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[2].db_core|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|counter[6] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[2].db_core|counter[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X80_Y40_N14
stratixiv_lcell_comb \debounce_4bit_inst|DB[2].db_core|Add0~29 (
// Equation(s):
// \debounce_4bit_inst|DB[2].db_core|Add0~29_sumout  = SUM(( \debounce_4bit_inst|DB[2].db_core|counter [7] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~26  ))
// \debounce_4bit_inst|DB[2].db_core|Add0~30  = CARRY(( \debounce_4bit_inst|DB[2].db_core|counter [7] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[2].db_core|counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[2].db_core|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[2].db_core|Add0~29_sumout ),
	.cout(\debounce_4bit_inst|DB[2].db_core|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|Add0~29 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[2].db_core|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[2].db_core|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y40_N15
dffeas \debounce_4bit_inst|DB[2].db_core|counter[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[2].db_core|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[2].db_core|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|counter[7] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[2].db_core|counter[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X80_Y40_N16
stratixiv_lcell_comb \debounce_4bit_inst|DB[2].db_core|Add0~33 (
// Equation(s):
// \debounce_4bit_inst|DB[2].db_core|Add0~33_sumout  = SUM(( \debounce_4bit_inst|DB[2].db_core|counter [8] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~30  ))
// \debounce_4bit_inst|DB[2].db_core|Add0~34  = CARRY(( \debounce_4bit_inst|DB[2].db_core|counter [8] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[2].db_core|counter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[2].db_core|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[2].db_core|Add0~33_sumout ),
	.cout(\debounce_4bit_inst|DB[2].db_core|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|Add0~33 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[2].db_core|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[2].db_core|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y40_N17
dffeas \debounce_4bit_inst|DB[2].db_core|counter[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[2].db_core|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[2].db_core|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|counter[8] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[2].db_core|counter[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X80_Y40_N18
stratixiv_lcell_comb \debounce_4bit_inst|DB[2].db_core|Add0~37 (
// Equation(s):
// \debounce_4bit_inst|DB[2].db_core|Add0~37_sumout  = SUM(( \debounce_4bit_inst|DB[2].db_core|counter [9] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~34  ))
// \debounce_4bit_inst|DB[2].db_core|Add0~38  = CARRY(( \debounce_4bit_inst|DB[2].db_core|counter [9] ) + ( GND ) + ( \debounce_4bit_inst|DB[2].db_core|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[2].db_core|counter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[2].db_core|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[2].db_core|Add0~37_sumout ),
	.cout(\debounce_4bit_inst|DB[2].db_core|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|Add0~37 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[2].db_core|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[2].db_core|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y40_N19
dffeas \debounce_4bit_inst|DB[2].db_core|counter[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[2].db_core|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[2].db_core|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|counter[9] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[2].db_core|counter[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y40_N21
dffeas \debounce_4bit_inst|DB[2].db_core|counter[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[2].db_core|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[2].db_core|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|counter[10] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[2].db_core|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y40_N24
stratixiv_lcell_comb \debounce_4bit_inst|DB[2].db_core|r_switch_state~6 (
// Equation(s):
// \debounce_4bit_inst|DB[2].db_core|r_switch_state~6_combout  = ( !\debounce_4bit_inst|DB[2].db_core|counter [0] & ( !\debounce_4bit_inst|DB[2].db_core|counter [1] & ( (!\debounce_4bit_inst|DB[2].db_core|counter [2] & (\CPU_RESET~input_o  & 
// \debounce_4bit_inst|DB[2].db_core|counter [3])) ) ) )

	.dataa(!\debounce_4bit_inst|DB[2].db_core|counter [2]),
	.datab(!\CPU_RESET~input_o ),
	.datac(!\debounce_4bit_inst|DB[2].db_core|counter [3]),
	.datad(gnd),
	.datae(!\debounce_4bit_inst|DB[2].db_core|counter [0]),
	.dataf(!\debounce_4bit_inst|DB[2].db_core|counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_4bit_inst|DB[2].db_core|r_switch_state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|r_switch_state~6 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[2].db_core|r_switch_state~6 .lut_mask = 64'h0202000000000000;
defparam \debounce_4bit_inst|DB[2].db_core|r_switch_state~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y40_N32
stratixiv_lcell_comb \debounce_4bit_inst|DB[2].db_core|r_switch_state~7 (
// Equation(s):
// \debounce_4bit_inst|DB[2].db_core|r_switch_state~7_combout  = ( \debounce_4bit_inst|DB[2].db_core|r_switch_state~6_combout  & ( (!\debounce_4bit_inst|DB[2].db_core|counter [10] & (!\debounce_4bit_inst|DB[2].db_core|counter [11] & 
// (\debounce_4bit_inst|DB[2].db_core|counter [12] & \debounce_4bit_inst|DB[2].db_core|r_switch_state~1_combout ))) ) )

	.dataa(!\debounce_4bit_inst|DB[2].db_core|counter [10]),
	.datab(!\debounce_4bit_inst|DB[2].db_core|counter [11]),
	.datac(!\debounce_4bit_inst|DB[2].db_core|counter [12]),
	.datad(!\debounce_4bit_inst|DB[2].db_core|r_switch_state~1_combout ),
	.datae(gnd),
	.dataf(!\debounce_4bit_inst|DB[2].db_core|r_switch_state~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_4bit_inst|DB[2].db_core|r_switch_state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|r_switch_state~7 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[2].db_core|r_switch_state~7 .lut_mask = 64'h0000000000080008;
defparam \debounce_4bit_inst|DB[2].db_core|r_switch_state~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y40_N18
stratixiv_lcell_comb \debounce_4bit_inst|DB[2].db_core|r_switch_state~8 (
// Equation(s):
// \debounce_4bit_inst|DB[2].db_core|r_switch_state~8_combout  = ( \debounce_4bit_inst|DB[2].db_core|r_switch_state~0_combout  & ( \debounce_4bit_inst|DB[2].db_core|LessThan0~0_combout  & ( (!\debounce_4bit_inst|DB[2].db_core|r_switch_state~7_combout  & 
// (((\debounce_4bit_inst|DB[2].db_core|r_switch_state~q )))) # (\debounce_4bit_inst|DB[2].db_core|r_switch_state~7_combout  & ((!\debounce_4bit_inst|DB[2].db_core|r_switch_state~5_combout  & ((\debounce_4bit_inst|DB[2].db_core|r_switch_state~q ))) # 
// (\debounce_4bit_inst|DB[2].db_core|r_switch_state~5_combout  & (\BUTTON[2]~input_o )))) ) ) ) # ( !\debounce_4bit_inst|DB[2].db_core|r_switch_state~0_combout  & ( \debounce_4bit_inst|DB[2].db_core|LessThan0~0_combout  & ( 
// \debounce_4bit_inst|DB[2].db_core|r_switch_state~q  ) ) ) # ( \debounce_4bit_inst|DB[2].db_core|r_switch_state~0_combout  & ( !\debounce_4bit_inst|DB[2].db_core|LessThan0~0_combout  & ( \debounce_4bit_inst|DB[2].db_core|r_switch_state~q  ) ) ) # ( 
// !\debounce_4bit_inst|DB[2].db_core|r_switch_state~0_combout  & ( !\debounce_4bit_inst|DB[2].db_core|LessThan0~0_combout  & ( \debounce_4bit_inst|DB[2].db_core|r_switch_state~q  ) ) )

	.dataa(!\BUTTON[2]~input_o ),
	.datab(!\debounce_4bit_inst|DB[2].db_core|r_switch_state~7_combout ),
	.datac(!\debounce_4bit_inst|DB[2].db_core|r_switch_state~q ),
	.datad(!\debounce_4bit_inst|DB[2].db_core|r_switch_state~5_combout ),
	.datae(!\debounce_4bit_inst|DB[2].db_core|r_switch_state~0_combout ),
	.dataf(!\debounce_4bit_inst|DB[2].db_core|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_4bit_inst|DB[2].db_core|r_switch_state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|r_switch_state~8 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[2].db_core|r_switch_state~8 .lut_mask = 64'h0F0F0F0F0F0F0F1D;
defparam \debounce_4bit_inst|DB[2].db_core|r_switch_state~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y40_N27
dffeas \debounce_4bit_inst|DB[2].db_core|r_switch_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\debounce_4bit_inst|DB[2].db_core|r_switch_state~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[2].db_core|r_switch_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[2].db_core|r_switch_state .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[2].db_core|r_switch_state .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X119_Y38_N63
stratixiv_io_ibuf \BUTTON[0]~input (
	.i(BUTTON[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BUTTON[0]~input_o ));
// synopsys translate_off
defparam \BUTTON[0]~input .bus_hold = "false";
defparam \BUTTON[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X88_Y42_N0
stratixiv_lcell_comb \debounce_4bit_inst|DB[0].db_core|Add0~1 (
// Equation(s):
// \debounce_4bit_inst|DB[0].db_core|Add0~1_sumout  = SUM(( \debounce_4bit_inst|DB[0].db_core|counter [0] ) + ( VCC ) + ( !VCC ))
// \debounce_4bit_inst|DB[0].db_core|Add0~2  = CARRY(( \debounce_4bit_inst|DB[0].db_core|counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[0].db_core|counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[0].db_core|Add0~1_sumout ),
	.cout(\debounce_4bit_inst|DB[0].db_core|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|Add0~1 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[0].db_core|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \debounce_4bit_inst|DB[0].db_core|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y42_N16
stratixiv_lcell_comb \debounce_4bit_inst|DB[0].db_core|r_switch_state~1 (
// Equation(s):
// \debounce_4bit_inst|DB[0].db_core|r_switch_state~1_combout  = ( \debounce_4bit_inst|DB[0].db_core|counter [7] & ( (\debounce_4bit_inst|DB[0].db_core|counter [9] & \debounce_4bit_inst|DB[0].db_core|counter [8]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_4bit_inst|DB[0].db_core|counter [9]),
	.datad(!\debounce_4bit_inst|DB[0].db_core|counter [8]),
	.datae(gnd),
	.dataf(!\debounce_4bit_inst|DB[0].db_core|counter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_4bit_inst|DB[0].db_core|r_switch_state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|r_switch_state~1 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[0].db_core|r_switch_state~1 .lut_mask = 64'h00000000000F000F;
defparam \debounce_4bit_inst|DB[0].db_core|r_switch_state~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y42_N22
stratixiv_lcell_comb \debounce_4bit_inst|DB[0].db_core|Add0~45 (
// Equation(s):
// \debounce_4bit_inst|DB[0].db_core|Add0~45_sumout  = SUM(( \debounce_4bit_inst|DB[0].db_core|counter [11] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~42  ))
// \debounce_4bit_inst|DB[0].db_core|Add0~46  = CARRY(( \debounce_4bit_inst|DB[0].db_core|counter [11] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[0].db_core|counter [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[0].db_core|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[0].db_core|Add0~45_sumout ),
	.cout(\debounce_4bit_inst|DB[0].db_core|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|Add0~45 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[0].db_core|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[0].db_core|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y42_N24
stratixiv_lcell_comb \debounce_4bit_inst|DB[0].db_core|Add0~49 (
// Equation(s):
// \debounce_4bit_inst|DB[0].db_core|Add0~49_sumout  = SUM(( \debounce_4bit_inst|DB[0].db_core|counter [12] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~46  ))
// \debounce_4bit_inst|DB[0].db_core|Add0~50  = CARRY(( \debounce_4bit_inst|DB[0].db_core|counter [12] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[0].db_core|counter [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[0].db_core|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[0].db_core|Add0~49_sumout ),
	.cout(\debounce_4bit_inst|DB[0].db_core|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|Add0~49 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[0].db_core|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[0].db_core|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y42_N25
dffeas \debounce_4bit_inst|DB[0].db_core|counter[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[0].db_core|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[0].db_core|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|counter[12] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[0].db_core|counter[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y42_N20
stratixiv_lcell_comb \debounce_4bit_inst|DB[0].db_core|r_switch_state~0 (
// Equation(s):
// \debounce_4bit_inst|DB[0].db_core|r_switch_state~0_combout  = ( !\debounce_4bit_inst|DB[0].db_core|counter [4] & ( (!\debounce_4bit_inst|DB[0].db_core|counter [5] & !\debounce_4bit_inst|DB[0].db_core|counter [6]) ) )

	.dataa(gnd),
	.datab(!\debounce_4bit_inst|DB[0].db_core|counter [5]),
	.datac(!\debounce_4bit_inst|DB[0].db_core|counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\debounce_4bit_inst|DB[0].db_core|counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_4bit_inst|DB[0].db_core|r_switch_state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|r_switch_state~0 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[0].db_core|r_switch_state~0 .lut_mask = 64'hC0C0C0C000000000;
defparam \debounce_4bit_inst|DB[0].db_core|r_switch_state~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y42_N30
stratixiv_lcell_comb \debounce_4bit_inst|DB[0].db_core|LessThan0~0 (
// Equation(s):
// \debounce_4bit_inst|DB[0].db_core|LessThan0~0_combout  = ( \debounce_4bit_inst|DB[0].db_core|counter [10] & ( \debounce_4bit_inst|DB[0].db_core|counter [3] & ( \debounce_4bit_inst|DB[0].db_core|counter [12] ) ) ) # ( 
// !\debounce_4bit_inst|DB[0].db_core|counter [10] & ( \debounce_4bit_inst|DB[0].db_core|counter [3] & ( (\debounce_4bit_inst|DB[0].db_core|counter [12] & ((\debounce_4bit_inst|DB[0].db_core|r_switch_state~1_combout ) # 
// (\debounce_4bit_inst|DB[0].db_core|counter [11]))) ) ) ) # ( \debounce_4bit_inst|DB[0].db_core|counter [10] & ( !\debounce_4bit_inst|DB[0].db_core|counter [3] & ( \debounce_4bit_inst|DB[0].db_core|counter [12] ) ) ) # ( 
// !\debounce_4bit_inst|DB[0].db_core|counter [10] & ( !\debounce_4bit_inst|DB[0].db_core|counter [3] & ( (\debounce_4bit_inst|DB[0].db_core|counter [12] & (((\debounce_4bit_inst|DB[0].db_core|r_switch_state~1_combout  & 
// !\debounce_4bit_inst|DB[0].db_core|r_switch_state~0_combout )) # (\debounce_4bit_inst|DB[0].db_core|counter [11]))) ) ) )

	.dataa(!\debounce_4bit_inst|DB[0].db_core|counter [11]),
	.datab(!\debounce_4bit_inst|DB[0].db_core|r_switch_state~1_combout ),
	.datac(!\debounce_4bit_inst|DB[0].db_core|counter [12]),
	.datad(!\debounce_4bit_inst|DB[0].db_core|r_switch_state~0_combout ),
	.datae(!\debounce_4bit_inst|DB[0].db_core|counter [10]),
	.dataf(!\debounce_4bit_inst|DB[0].db_core|counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_4bit_inst|DB[0].db_core|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|LessThan0~0 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[0].db_core|LessThan0~0 .lut_mask = 64'h07050F0F07070F0F;
defparam \debounce_4bit_inst|DB[0].db_core|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y42_N26
stratixiv_lcell_comb \debounce_4bit_inst|DB[0].db_core|Add0~53 (
// Equation(s):
// \debounce_4bit_inst|DB[0].db_core|Add0~53_sumout  = SUM(( \debounce_4bit_inst|DB[0].db_core|counter [13] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~50  ))
// \debounce_4bit_inst|DB[0].db_core|Add0~54  = CARRY(( \debounce_4bit_inst|DB[0].db_core|counter [13] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[0].db_core|counter [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[0].db_core|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[0].db_core|Add0~53_sumout ),
	.cout(\debounce_4bit_inst|DB[0].db_core|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|Add0~53 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[0].db_core|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[0].db_core|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y42_N27
dffeas \debounce_4bit_inst|DB[0].db_core|counter[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[0].db_core|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[0].db_core|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|counter[13] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[0].db_core|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y42_N28
stratixiv_lcell_comb \debounce_4bit_inst|DB[0].db_core|Add0~57 (
// Equation(s):
// \debounce_4bit_inst|DB[0].db_core|Add0~57_sumout  = SUM(( \debounce_4bit_inst|DB[0].db_core|counter [14] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~54  ))
// \debounce_4bit_inst|DB[0].db_core|Add0~58  = CARRY(( \debounce_4bit_inst|DB[0].db_core|counter [14] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[0].db_core|counter [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[0].db_core|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[0].db_core|Add0~57_sumout ),
	.cout(\debounce_4bit_inst|DB[0].db_core|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|Add0~57 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[0].db_core|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[0].db_core|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y42_N29
dffeas \debounce_4bit_inst|DB[0].db_core|counter[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[0].db_core|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[0].db_core|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|counter[14] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[0].db_core|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y42_N30
stratixiv_lcell_comb \debounce_4bit_inst|DB[0].db_core|Add0~61 (
// Equation(s):
// \debounce_4bit_inst|DB[0].db_core|Add0~61_sumout  = SUM(( \debounce_4bit_inst|DB[0].db_core|counter [15] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~58  ))
// \debounce_4bit_inst|DB[0].db_core|Add0~62  = CARRY(( \debounce_4bit_inst|DB[0].db_core|counter [15] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[0].db_core|counter [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[0].db_core|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[0].db_core|Add0~61_sumout ),
	.cout(\debounce_4bit_inst|DB[0].db_core|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|Add0~61 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[0].db_core|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[0].db_core|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y42_N31
dffeas \debounce_4bit_inst|DB[0].db_core|counter[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[0].db_core|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[0].db_core|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|counter[15] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[0].db_core|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y42_N32
stratixiv_lcell_comb \debounce_4bit_inst|DB[0].db_core|Add0~65 (
// Equation(s):
// \debounce_4bit_inst|DB[0].db_core|Add0~65_sumout  = SUM(( \debounce_4bit_inst|DB[0].db_core|counter [16] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~62  ))
// \debounce_4bit_inst|DB[0].db_core|Add0~66  = CARRY(( \debounce_4bit_inst|DB[0].db_core|counter [16] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[0].db_core|counter [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[0].db_core|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[0].db_core|Add0~65_sumout ),
	.cout(\debounce_4bit_inst|DB[0].db_core|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|Add0~65 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[0].db_core|Add0~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[0].db_core|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y42_N33
dffeas \debounce_4bit_inst|DB[0].db_core|counter[16] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[0].db_core|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[0].db_core|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|counter[16] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[0].db_core|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y42_N34
stratixiv_lcell_comb \debounce_4bit_inst|DB[0].db_core|Add0~69 (
// Equation(s):
// \debounce_4bit_inst|DB[0].db_core|Add0~69_sumout  = SUM(( \debounce_4bit_inst|DB[0].db_core|counter [17] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~66  ))
// \debounce_4bit_inst|DB[0].db_core|Add0~70  = CARRY(( \debounce_4bit_inst|DB[0].db_core|counter [17] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[0].db_core|counter [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[0].db_core|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[0].db_core|Add0~69_sumout ),
	.cout(\debounce_4bit_inst|DB[0].db_core|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|Add0~69 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[0].db_core|Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[0].db_core|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y42_N35
dffeas \debounce_4bit_inst|DB[0].db_core|counter[17] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[0].db_core|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[0].db_core|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|counter[17] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[0].db_core|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y42_N36
stratixiv_lcell_comb \debounce_4bit_inst|DB[0].db_core|Add0~73 (
// Equation(s):
// \debounce_4bit_inst|DB[0].db_core|Add0~73_sumout  = SUM(( \debounce_4bit_inst|DB[0].db_core|counter [18] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~70  ))
// \debounce_4bit_inst|DB[0].db_core|Add0~74  = CARRY(( \debounce_4bit_inst|DB[0].db_core|counter [18] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[0].db_core|counter [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[0].db_core|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[0].db_core|Add0~73_sumout ),
	.cout(\debounce_4bit_inst|DB[0].db_core|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|Add0~73 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[0].db_core|Add0~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[0].db_core|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y42_N37
dffeas \debounce_4bit_inst|DB[0].db_core|counter[18] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[0].db_core|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[0].db_core|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|counter[18] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[0].db_core|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y42_N38
stratixiv_lcell_comb \debounce_4bit_inst|DB[0].db_core|Add0~77 (
// Equation(s):
// \debounce_4bit_inst|DB[0].db_core|Add0~77_sumout  = SUM(( \debounce_4bit_inst|DB[0].db_core|counter [19] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~74  ))
// \debounce_4bit_inst|DB[0].db_core|Add0~78  = CARRY(( \debounce_4bit_inst|DB[0].db_core|counter [19] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[0].db_core|counter [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[0].db_core|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[0].db_core|Add0~77_sumout ),
	.cout(\debounce_4bit_inst|DB[0].db_core|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|Add0~77 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[0].db_core|Add0~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[0].db_core|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y42_N39
dffeas \debounce_4bit_inst|DB[0].db_core|counter[19] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[0].db_core|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[0].db_core|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|counter[19] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[0].db_core|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y41_N0
stratixiv_lcell_comb \debounce_4bit_inst|DB[0].db_core|Add0~81 (
// Equation(s):
// \debounce_4bit_inst|DB[0].db_core|Add0~81_sumout  = SUM(( \debounce_4bit_inst|DB[0].db_core|counter [20] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~78  ))
// \debounce_4bit_inst|DB[0].db_core|Add0~82  = CARRY(( \debounce_4bit_inst|DB[0].db_core|counter [20] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[0].db_core|counter [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[0].db_core|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[0].db_core|Add0~81_sumout ),
	.cout(\debounce_4bit_inst|DB[0].db_core|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|Add0~81 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[0].db_core|Add0~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[0].db_core|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y41_N1
dffeas \debounce_4bit_inst|DB[0].db_core|counter[20] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[0].db_core|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[0].db_core|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|counter[20] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[0].db_core|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y41_N2
stratixiv_lcell_comb \debounce_4bit_inst|DB[0].db_core|Add0~85 (
// Equation(s):
// \debounce_4bit_inst|DB[0].db_core|Add0~85_sumout  = SUM(( \debounce_4bit_inst|DB[0].db_core|counter [21] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~82  ))
// \debounce_4bit_inst|DB[0].db_core|Add0~86  = CARRY(( \debounce_4bit_inst|DB[0].db_core|counter [21] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[0].db_core|counter [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[0].db_core|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[0].db_core|Add0~85_sumout ),
	.cout(\debounce_4bit_inst|DB[0].db_core|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|Add0~85 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[0].db_core|Add0~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[0].db_core|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y41_N3
dffeas \debounce_4bit_inst|DB[0].db_core|counter[21] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[0].db_core|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[0].db_core|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|counter[21] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[0].db_core|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y41_N4
stratixiv_lcell_comb \debounce_4bit_inst|DB[0].db_core|Add0~89 (
// Equation(s):
// \debounce_4bit_inst|DB[0].db_core|Add0~89_sumout  = SUM(( \debounce_4bit_inst|DB[0].db_core|counter [22] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~86  ))
// \debounce_4bit_inst|DB[0].db_core|Add0~90  = CARRY(( \debounce_4bit_inst|DB[0].db_core|counter [22] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[0].db_core|counter [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[0].db_core|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[0].db_core|Add0~89_sumout ),
	.cout(\debounce_4bit_inst|DB[0].db_core|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|Add0~89 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[0].db_core|Add0~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[0].db_core|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y41_N5
dffeas \debounce_4bit_inst|DB[0].db_core|counter[22] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[0].db_core|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[0].db_core|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|counter[22] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[0].db_core|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y41_N6
stratixiv_lcell_comb \debounce_4bit_inst|DB[0].db_core|Add0~93 (
// Equation(s):
// \debounce_4bit_inst|DB[0].db_core|Add0~93_sumout  = SUM(( \debounce_4bit_inst|DB[0].db_core|counter [23] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~90  ))
// \debounce_4bit_inst|DB[0].db_core|Add0~94  = CARRY(( \debounce_4bit_inst|DB[0].db_core|counter [23] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[0].db_core|counter [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[0].db_core|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[0].db_core|Add0~93_sumout ),
	.cout(\debounce_4bit_inst|DB[0].db_core|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|Add0~93 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[0].db_core|Add0~93 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[0].db_core|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y41_N7
dffeas \debounce_4bit_inst|DB[0].db_core|counter[23] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[0].db_core|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[0].db_core|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|counter[23] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[0].db_core|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y41_N8
stratixiv_lcell_comb \debounce_4bit_inst|DB[0].db_core|Add0~97 (
// Equation(s):
// \debounce_4bit_inst|DB[0].db_core|Add0~97_sumout  = SUM(( \debounce_4bit_inst|DB[0].db_core|counter [24] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~94  ))
// \debounce_4bit_inst|DB[0].db_core|Add0~98  = CARRY(( \debounce_4bit_inst|DB[0].db_core|counter [24] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[0].db_core|counter [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[0].db_core|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[0].db_core|Add0~97_sumout ),
	.cout(\debounce_4bit_inst|DB[0].db_core|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|Add0~97 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[0].db_core|Add0~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[0].db_core|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y41_N9
dffeas \debounce_4bit_inst|DB[0].db_core|counter[24] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[0].db_core|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[0].db_core|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|counter[24] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[0].db_core|counter[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y41_N10
stratixiv_lcell_comb \debounce_4bit_inst|DB[0].db_core|Add0~101 (
// Equation(s):
// \debounce_4bit_inst|DB[0].db_core|Add0~101_sumout  = SUM(( \debounce_4bit_inst|DB[0].db_core|counter [25] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~98  ))
// \debounce_4bit_inst|DB[0].db_core|Add0~102  = CARRY(( \debounce_4bit_inst|DB[0].db_core|counter [25] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[0].db_core|counter [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[0].db_core|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[0].db_core|Add0~101_sumout ),
	.cout(\debounce_4bit_inst|DB[0].db_core|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|Add0~101 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[0].db_core|Add0~101 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[0].db_core|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y41_N11
dffeas \debounce_4bit_inst|DB[0].db_core|counter[25] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[0].db_core|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[0].db_core|counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|counter[25] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[0].db_core|counter[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y41_N12
stratixiv_lcell_comb \debounce_4bit_inst|DB[0].db_core|Add0~105 (
// Equation(s):
// \debounce_4bit_inst|DB[0].db_core|Add0~105_sumout  = SUM(( \debounce_4bit_inst|DB[0].db_core|counter [26] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~102  ))
// \debounce_4bit_inst|DB[0].db_core|Add0~106  = CARRY(( \debounce_4bit_inst|DB[0].db_core|counter [26] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[0].db_core|counter [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[0].db_core|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[0].db_core|Add0~105_sumout ),
	.cout(\debounce_4bit_inst|DB[0].db_core|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|Add0~105 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[0].db_core|Add0~105 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[0].db_core|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y41_N13
dffeas \debounce_4bit_inst|DB[0].db_core|counter[26] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[0].db_core|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[0].db_core|counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|counter[26] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[0].db_core|counter[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y41_N14
stratixiv_lcell_comb \debounce_4bit_inst|DB[0].db_core|Add0~109 (
// Equation(s):
// \debounce_4bit_inst|DB[0].db_core|Add0~109_sumout  = SUM(( \debounce_4bit_inst|DB[0].db_core|counter [27] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~106  ))
// \debounce_4bit_inst|DB[0].db_core|Add0~110  = CARRY(( \debounce_4bit_inst|DB[0].db_core|counter [27] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[0].db_core|counter [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[0].db_core|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[0].db_core|Add0~109_sumout ),
	.cout(\debounce_4bit_inst|DB[0].db_core|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|Add0~109 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[0].db_core|Add0~109 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[0].db_core|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y41_N15
dffeas \debounce_4bit_inst|DB[0].db_core|counter[27] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[0].db_core|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[0].db_core|counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|counter[27] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[0].db_core|counter[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y41_N16
stratixiv_lcell_comb \debounce_4bit_inst|DB[0].db_core|Add0~113 (
// Equation(s):
// \debounce_4bit_inst|DB[0].db_core|Add0~113_sumout  = SUM(( \debounce_4bit_inst|DB[0].db_core|counter [28] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~110  ))
// \debounce_4bit_inst|DB[0].db_core|Add0~114  = CARRY(( \debounce_4bit_inst|DB[0].db_core|counter [28] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[0].db_core|counter [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[0].db_core|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[0].db_core|Add0~113_sumout ),
	.cout(\debounce_4bit_inst|DB[0].db_core|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|Add0~113 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[0].db_core|Add0~113 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[0].db_core|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y41_N17
dffeas \debounce_4bit_inst|DB[0].db_core|counter[28] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[0].db_core|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[0].db_core|counter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|counter[28] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[0].db_core|counter[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y41_N38
stratixiv_lcell_comb \debounce_4bit_inst|DB[0].db_core|r_switch_state~3 (
// Equation(s):
// \debounce_4bit_inst|DB[0].db_core|r_switch_state~3_combout  = ( !\debounce_4bit_inst|DB[0].db_core|counter [24] & ( !\debounce_4bit_inst|DB[0].db_core|counter [28] & ( (!\debounce_4bit_inst|DB[0].db_core|counter [25] & 
// (!\debounce_4bit_inst|DB[0].db_core|counter [27] & !\debounce_4bit_inst|DB[0].db_core|counter [26])) ) ) )

	.dataa(gnd),
	.datab(!\debounce_4bit_inst|DB[0].db_core|counter [25]),
	.datac(!\debounce_4bit_inst|DB[0].db_core|counter [27]),
	.datad(!\debounce_4bit_inst|DB[0].db_core|counter [26]),
	.datae(!\debounce_4bit_inst|DB[0].db_core|counter [24]),
	.dataf(!\debounce_4bit_inst|DB[0].db_core|counter [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_4bit_inst|DB[0].db_core|r_switch_state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|r_switch_state~3 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[0].db_core|r_switch_state~3 .lut_mask = 64'hC000000000000000;
defparam \debounce_4bit_inst|DB[0].db_core|r_switch_state~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y41_N26
stratixiv_lcell_comb \debounce_4bit_inst|DB[0].db_core|r_switch_state~2 (
// Equation(s):
// \debounce_4bit_inst|DB[0].db_core|r_switch_state~2_combout  = ( !\debounce_4bit_inst|DB[0].db_core|counter [14] & ( !\debounce_4bit_inst|DB[0].db_core|counter [17] & ( (!\debounce_4bit_inst|DB[0].db_core|counter [15] & 
// (!\debounce_4bit_inst|DB[0].db_core|counter [19] & (!\debounce_4bit_inst|DB[0].db_core|counter [18] & !\debounce_4bit_inst|DB[0].db_core|counter [16]))) ) ) )

	.dataa(!\debounce_4bit_inst|DB[0].db_core|counter [15]),
	.datab(!\debounce_4bit_inst|DB[0].db_core|counter [19]),
	.datac(!\debounce_4bit_inst|DB[0].db_core|counter [18]),
	.datad(!\debounce_4bit_inst|DB[0].db_core|counter [16]),
	.datae(!\debounce_4bit_inst|DB[0].db_core|counter [14]),
	.dataf(!\debounce_4bit_inst|DB[0].db_core|counter [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_4bit_inst|DB[0].db_core|r_switch_state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|r_switch_state~2 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[0].db_core|r_switch_state~2 .lut_mask = 64'h8000000000000000;
defparam \debounce_4bit_inst|DB[0].db_core|r_switch_state~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y41_N18
stratixiv_lcell_comb \debounce_4bit_inst|DB[0].db_core|Add0~117 (
// Equation(s):
// \debounce_4bit_inst|DB[0].db_core|Add0~117_sumout  = SUM(( \debounce_4bit_inst|DB[0].db_core|counter [29] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~114  ))
// \debounce_4bit_inst|DB[0].db_core|Add0~118  = CARRY(( \debounce_4bit_inst|DB[0].db_core|counter [29] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[0].db_core|counter [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[0].db_core|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[0].db_core|Add0~117_sumout ),
	.cout(\debounce_4bit_inst|DB[0].db_core|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|Add0~117 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[0].db_core|Add0~117 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[0].db_core|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y41_N19
dffeas \debounce_4bit_inst|DB[0].db_core|counter[29] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[0].db_core|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[0].db_core|counter [29]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|counter[29] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[0].db_core|counter[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y41_N20
stratixiv_lcell_comb \debounce_4bit_inst|DB[0].db_core|Add0~121 (
// Equation(s):
// \debounce_4bit_inst|DB[0].db_core|Add0~121_sumout  = SUM(( \debounce_4bit_inst|DB[0].db_core|counter [30] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~118  ))
// \debounce_4bit_inst|DB[0].db_core|Add0~122  = CARRY(( \debounce_4bit_inst|DB[0].db_core|counter [30] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[0].db_core|counter [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[0].db_core|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[0].db_core|Add0~121_sumout ),
	.cout(\debounce_4bit_inst|DB[0].db_core|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|Add0~121 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[0].db_core|Add0~121 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[0].db_core|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y41_N21
dffeas \debounce_4bit_inst|DB[0].db_core|counter[30] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[0].db_core|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[0].db_core|counter [30]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|counter[30] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[0].db_core|counter[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y41_N22
stratixiv_lcell_comb \debounce_4bit_inst|DB[0].db_core|Add0~125 (
// Equation(s):
// \debounce_4bit_inst|DB[0].db_core|Add0~125_sumout  = SUM(( \debounce_4bit_inst|DB[0].db_core|counter [31] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[0].db_core|counter [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[0].db_core|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[0].db_core|Add0~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|Add0~125 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[0].db_core|Add0~125 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[0].db_core|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y41_N23
dffeas \debounce_4bit_inst|DB[0].db_core|counter[31] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[0].db_core|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[0].db_core|counter [31]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|counter[31] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[0].db_core|counter[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y41_N32
stratixiv_lcell_comb \debounce_4bit_inst|DB[0].db_core|r_switch_state~4 (
// Equation(s):
// \debounce_4bit_inst|DB[0].db_core|r_switch_state~4_combout  = ( !\debounce_4bit_inst|DB[0].db_core|counter [31] & ( !\debounce_4bit_inst|DB[0].db_core|counter [30] & ( (!\debounce_4bit_inst|DB[0].db_core|counter [22] & 
// (!\debounce_4bit_inst|DB[0].db_core|counter [21] & !\debounce_4bit_inst|DB[0].db_core|counter [29])) ) ) )

	.dataa(!\debounce_4bit_inst|DB[0].db_core|counter [22]),
	.datab(!\debounce_4bit_inst|DB[0].db_core|counter [21]),
	.datac(!\debounce_4bit_inst|DB[0].db_core|counter [29]),
	.datad(gnd),
	.datae(!\debounce_4bit_inst|DB[0].db_core|counter [31]),
	.dataf(!\debounce_4bit_inst|DB[0].db_core|counter [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_4bit_inst|DB[0].db_core|r_switch_state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|r_switch_state~4 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[0].db_core|r_switch_state~4 .lut_mask = 64'h8080000000000000;
defparam \debounce_4bit_inst|DB[0].db_core|r_switch_state~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y41_N30
stratixiv_lcell_comb \debounce_4bit_inst|DB[0].db_core|r_switch_state~5 (
// Equation(s):
// \debounce_4bit_inst|DB[0].db_core|r_switch_state~5_combout  = ( !\debounce_4bit_inst|DB[0].db_core|counter [13] & ( \debounce_4bit_inst|DB[0].db_core|r_switch_state~4_combout  & ( (\debounce_4bit_inst|DB[0].db_core|r_switch_state~3_combout  & 
// (\debounce_4bit_inst|DB[0].db_core|r_switch_state~2_combout  & (!\debounce_4bit_inst|DB[0].db_core|counter [23] & !\debounce_4bit_inst|DB[0].db_core|counter [20]))) ) ) )

	.dataa(!\debounce_4bit_inst|DB[0].db_core|r_switch_state~3_combout ),
	.datab(!\debounce_4bit_inst|DB[0].db_core|r_switch_state~2_combout ),
	.datac(!\debounce_4bit_inst|DB[0].db_core|counter [23]),
	.datad(!\debounce_4bit_inst|DB[0].db_core|counter [20]),
	.datae(!\debounce_4bit_inst|DB[0].db_core|counter [13]),
	.dataf(!\debounce_4bit_inst|DB[0].db_core|r_switch_state~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_4bit_inst|DB[0].db_core|r_switch_state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|r_switch_state~5 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[0].db_core|r_switch_state~5 .lut_mask = 64'h0000000010000000;
defparam \debounce_4bit_inst|DB[0].db_core|r_switch_state~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y42_N22
stratixiv_lcell_comb \debounce_4bit_inst|DB[0].db_core|always0~0 (
// Equation(s):
// \debounce_4bit_inst|DB[0].db_core|always0~0_combout  = ( \debounce_4bit_inst|DB[0].db_core|r_switch_state~q  & ( ((!\debounce_4bit_inst|DB[0].db_core|r_switch_state~5_combout ) # (\debounce_4bit_inst|DB[0].db_core|LessThan0~0_combout )) # 
// (\BUTTON[0]~input_o ) ) ) # ( !\debounce_4bit_inst|DB[0].db_core|r_switch_state~q  & ( (!\BUTTON[0]~input_o ) # ((!\debounce_4bit_inst|DB[0].db_core|r_switch_state~5_combout ) # (\debounce_4bit_inst|DB[0].db_core|LessThan0~0_combout )) ) )

	.dataa(!\BUTTON[0]~input_o ),
	.datab(gnd),
	.datac(!\debounce_4bit_inst|DB[0].db_core|LessThan0~0_combout ),
	.datad(!\debounce_4bit_inst|DB[0].db_core|r_switch_state~5_combout ),
	.datae(gnd),
	.dataf(!\debounce_4bit_inst|DB[0].db_core|r_switch_state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_4bit_inst|DB[0].db_core|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|always0~0 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[0].db_core|always0~0 .lut_mask = 64'hFFAFFFAFFF5FFF5F;
defparam \debounce_4bit_inst|DB[0].db_core|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y42_N1
dffeas \debounce_4bit_inst|DB[0].db_core|counter[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[0].db_core|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[0].db_core|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|counter[0] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[0].db_core|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y42_N2
stratixiv_lcell_comb \debounce_4bit_inst|DB[0].db_core|Add0~5 (
// Equation(s):
// \debounce_4bit_inst|DB[0].db_core|Add0~5_sumout  = SUM(( \debounce_4bit_inst|DB[0].db_core|counter [1] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~2  ))
// \debounce_4bit_inst|DB[0].db_core|Add0~6  = CARRY(( \debounce_4bit_inst|DB[0].db_core|counter [1] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[0].db_core|counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[0].db_core|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[0].db_core|Add0~5_sumout ),
	.cout(\debounce_4bit_inst|DB[0].db_core|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|Add0~5 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[0].db_core|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[0].db_core|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y42_N3
dffeas \debounce_4bit_inst|DB[0].db_core|counter[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[0].db_core|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[0].db_core|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|counter[1] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[0].db_core|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y42_N4
stratixiv_lcell_comb \debounce_4bit_inst|DB[0].db_core|Add0~9 (
// Equation(s):
// \debounce_4bit_inst|DB[0].db_core|Add0~9_sumout  = SUM(( \debounce_4bit_inst|DB[0].db_core|counter [2] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~6  ))
// \debounce_4bit_inst|DB[0].db_core|Add0~10  = CARRY(( \debounce_4bit_inst|DB[0].db_core|counter [2] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[0].db_core|counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[0].db_core|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[0].db_core|Add0~9_sumout ),
	.cout(\debounce_4bit_inst|DB[0].db_core|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|Add0~9 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[0].db_core|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[0].db_core|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y42_N5
dffeas \debounce_4bit_inst|DB[0].db_core|counter[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[0].db_core|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[0].db_core|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|counter[2] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[0].db_core|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y42_N6
stratixiv_lcell_comb \debounce_4bit_inst|DB[0].db_core|Add0~13 (
// Equation(s):
// \debounce_4bit_inst|DB[0].db_core|Add0~13_sumout  = SUM(( \debounce_4bit_inst|DB[0].db_core|counter [3] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~10  ))
// \debounce_4bit_inst|DB[0].db_core|Add0~14  = CARRY(( \debounce_4bit_inst|DB[0].db_core|counter [3] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[0].db_core|counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[0].db_core|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[0].db_core|Add0~13_sumout ),
	.cout(\debounce_4bit_inst|DB[0].db_core|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|Add0~13 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[0].db_core|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[0].db_core|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y42_N7
dffeas \debounce_4bit_inst|DB[0].db_core|counter[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[0].db_core|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[0].db_core|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|counter[3] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[0].db_core|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y42_N8
stratixiv_lcell_comb \debounce_4bit_inst|DB[0].db_core|Add0~17 (
// Equation(s):
// \debounce_4bit_inst|DB[0].db_core|Add0~17_sumout  = SUM(( \debounce_4bit_inst|DB[0].db_core|counter [4] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~14  ))
// \debounce_4bit_inst|DB[0].db_core|Add0~18  = CARRY(( \debounce_4bit_inst|DB[0].db_core|counter [4] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[0].db_core|counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[0].db_core|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[0].db_core|Add0~17_sumout ),
	.cout(\debounce_4bit_inst|DB[0].db_core|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|Add0~17 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[0].db_core|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[0].db_core|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y42_N9
dffeas \debounce_4bit_inst|DB[0].db_core|counter[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[0].db_core|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[0].db_core|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|counter[4] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[0].db_core|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y42_N10
stratixiv_lcell_comb \debounce_4bit_inst|DB[0].db_core|Add0~21 (
// Equation(s):
// \debounce_4bit_inst|DB[0].db_core|Add0~21_sumout  = SUM(( \debounce_4bit_inst|DB[0].db_core|counter [5] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~18  ))
// \debounce_4bit_inst|DB[0].db_core|Add0~22  = CARRY(( \debounce_4bit_inst|DB[0].db_core|counter [5] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[0].db_core|counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[0].db_core|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[0].db_core|Add0~21_sumout ),
	.cout(\debounce_4bit_inst|DB[0].db_core|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|Add0~21 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[0].db_core|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[0].db_core|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y42_N11
dffeas \debounce_4bit_inst|DB[0].db_core|counter[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[0].db_core|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[0].db_core|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|counter[5] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[0].db_core|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y42_N12
stratixiv_lcell_comb \debounce_4bit_inst|DB[0].db_core|Add0~25 (
// Equation(s):
// \debounce_4bit_inst|DB[0].db_core|Add0~25_sumout  = SUM(( \debounce_4bit_inst|DB[0].db_core|counter [6] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~22  ))
// \debounce_4bit_inst|DB[0].db_core|Add0~26  = CARRY(( \debounce_4bit_inst|DB[0].db_core|counter [6] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[0].db_core|counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[0].db_core|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[0].db_core|Add0~25_sumout ),
	.cout(\debounce_4bit_inst|DB[0].db_core|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|Add0~25 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[0].db_core|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[0].db_core|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y42_N13
dffeas \debounce_4bit_inst|DB[0].db_core|counter[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[0].db_core|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[0].db_core|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|counter[6] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[0].db_core|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y42_N14
stratixiv_lcell_comb \debounce_4bit_inst|DB[0].db_core|Add0~29 (
// Equation(s):
// \debounce_4bit_inst|DB[0].db_core|Add0~29_sumout  = SUM(( \debounce_4bit_inst|DB[0].db_core|counter [7] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~26  ))
// \debounce_4bit_inst|DB[0].db_core|Add0~30  = CARRY(( \debounce_4bit_inst|DB[0].db_core|counter [7] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[0].db_core|counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[0].db_core|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[0].db_core|Add0~29_sumout ),
	.cout(\debounce_4bit_inst|DB[0].db_core|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|Add0~29 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[0].db_core|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[0].db_core|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y42_N15
dffeas \debounce_4bit_inst|DB[0].db_core|counter[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[0].db_core|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[0].db_core|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|counter[7] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[0].db_core|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y42_N16
stratixiv_lcell_comb \debounce_4bit_inst|DB[0].db_core|Add0~33 (
// Equation(s):
// \debounce_4bit_inst|DB[0].db_core|Add0~33_sumout  = SUM(( \debounce_4bit_inst|DB[0].db_core|counter [8] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~30  ))
// \debounce_4bit_inst|DB[0].db_core|Add0~34  = CARRY(( \debounce_4bit_inst|DB[0].db_core|counter [8] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[0].db_core|counter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[0].db_core|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[0].db_core|Add0~33_sumout ),
	.cout(\debounce_4bit_inst|DB[0].db_core|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|Add0~33 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[0].db_core|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[0].db_core|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y42_N17
dffeas \debounce_4bit_inst|DB[0].db_core|counter[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[0].db_core|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[0].db_core|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|counter[8] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[0].db_core|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y42_N18
stratixiv_lcell_comb \debounce_4bit_inst|DB[0].db_core|Add0~37 (
// Equation(s):
// \debounce_4bit_inst|DB[0].db_core|Add0~37_sumout  = SUM(( \debounce_4bit_inst|DB[0].db_core|counter [9] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~34  ))
// \debounce_4bit_inst|DB[0].db_core|Add0~38  = CARRY(( \debounce_4bit_inst|DB[0].db_core|counter [9] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[0].db_core|counter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[0].db_core|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[0].db_core|Add0~37_sumout ),
	.cout(\debounce_4bit_inst|DB[0].db_core|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|Add0~37 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[0].db_core|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[0].db_core|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y42_N19
dffeas \debounce_4bit_inst|DB[0].db_core|counter[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[0].db_core|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[0].db_core|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|counter[9] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[0].db_core|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y42_N20
stratixiv_lcell_comb \debounce_4bit_inst|DB[0].db_core|Add0~41 (
// Equation(s):
// \debounce_4bit_inst|DB[0].db_core|Add0~41_sumout  = SUM(( \debounce_4bit_inst|DB[0].db_core|counter [10] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~38  ))
// \debounce_4bit_inst|DB[0].db_core|Add0~42  = CARRY(( \debounce_4bit_inst|DB[0].db_core|counter [10] ) + ( GND ) + ( \debounce_4bit_inst|DB[0].db_core|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[0].db_core|counter [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[0].db_core|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[0].db_core|Add0~41_sumout ),
	.cout(\debounce_4bit_inst|DB[0].db_core|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|Add0~41 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[0].db_core|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[0].db_core|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y42_N21
dffeas \debounce_4bit_inst|DB[0].db_core|counter[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[0].db_core|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[0].db_core|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|counter[10] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[0].db_core|counter[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y42_N23
dffeas \debounce_4bit_inst|DB[0].db_core|counter[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[0].db_core|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[0].db_core|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|counter[11] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[0].db_core|counter[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y42_N18
stratixiv_lcell_comb \debounce_4bit_inst|DB[0].db_core|r_switch_state~6 (
// Equation(s):
// \debounce_4bit_inst|DB[0].db_core|r_switch_state~6_combout  = ( \CPU_RESET~input_o  & ( (!\debounce_4bit_inst|DB[0].db_core|counter [1] & (!\debounce_4bit_inst|DB[0].db_core|counter [2] & (\debounce_4bit_inst|DB[0].db_core|counter [3] & 
// \debounce_4bit_inst|DB[0].db_core|counter [12]))) ) )

	.dataa(!\debounce_4bit_inst|DB[0].db_core|counter [1]),
	.datab(!\debounce_4bit_inst|DB[0].db_core|counter [2]),
	.datac(!\debounce_4bit_inst|DB[0].db_core|counter [3]),
	.datad(!\debounce_4bit_inst|DB[0].db_core|counter [12]),
	.datae(gnd),
	.dataf(!\CPU_RESET~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_4bit_inst|DB[0].db_core|r_switch_state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|r_switch_state~6 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[0].db_core|r_switch_state~6 .lut_mask = 64'h0000000000080008;
defparam \debounce_4bit_inst|DB[0].db_core|r_switch_state~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y42_N26
stratixiv_lcell_comb \debounce_4bit_inst|DB[0].db_core|r_switch_state~7 (
// Equation(s):
// \debounce_4bit_inst|DB[0].db_core|r_switch_state~7_combout  = ( !\debounce_4bit_inst|DB[0].db_core|counter [10] & ( !\debounce_4bit_inst|DB[0].db_core|counter [0] & ( (!\debounce_4bit_inst|DB[0].db_core|counter [11] & 
// (\debounce_4bit_inst|DB[0].db_core|r_switch_state~1_combout  & \debounce_4bit_inst|DB[0].db_core|r_switch_state~6_combout )) ) ) )

	.dataa(!\debounce_4bit_inst|DB[0].db_core|counter [11]),
	.datab(!\debounce_4bit_inst|DB[0].db_core|r_switch_state~1_combout ),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[0].db_core|r_switch_state~6_combout ),
	.datae(!\debounce_4bit_inst|DB[0].db_core|counter [10]),
	.dataf(!\debounce_4bit_inst|DB[0].db_core|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_4bit_inst|DB[0].db_core|r_switch_state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|r_switch_state~7 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[0].db_core|r_switch_state~7 .lut_mask = 64'h0022000000000000;
defparam \debounce_4bit_inst|DB[0].db_core|r_switch_state~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y42_N34
stratixiv_lcell_comb \debounce_4bit_inst|DB[0].db_core|r_switch_state~8 (
// Equation(s):
// \debounce_4bit_inst|DB[0].db_core|r_switch_state~8_combout  = ( \debounce_4bit_inst|DB[0].db_core|r_switch_state~5_combout  & ( \debounce_4bit_inst|DB[0].db_core|r_switch_state~q  & ( ((!\debounce_4bit_inst|DB[0].db_core|r_switch_state~7_combout ) # 
// ((!\debounce_4bit_inst|DB[0].db_core|LessThan0~0_combout ) # (!\debounce_4bit_inst|DB[0].db_core|r_switch_state~0_combout ))) # (\BUTTON[0]~input_o ) ) ) ) # ( !\debounce_4bit_inst|DB[0].db_core|r_switch_state~5_combout  & ( 
// \debounce_4bit_inst|DB[0].db_core|r_switch_state~q  ) ) # ( \debounce_4bit_inst|DB[0].db_core|r_switch_state~5_combout  & ( !\debounce_4bit_inst|DB[0].db_core|r_switch_state~q  & ( (\BUTTON[0]~input_o  & 
// (\debounce_4bit_inst|DB[0].db_core|r_switch_state~7_combout  & (\debounce_4bit_inst|DB[0].db_core|LessThan0~0_combout  & \debounce_4bit_inst|DB[0].db_core|r_switch_state~0_combout ))) ) ) )

	.dataa(!\BUTTON[0]~input_o ),
	.datab(!\debounce_4bit_inst|DB[0].db_core|r_switch_state~7_combout ),
	.datac(!\debounce_4bit_inst|DB[0].db_core|LessThan0~0_combout ),
	.datad(!\debounce_4bit_inst|DB[0].db_core|r_switch_state~0_combout ),
	.datae(!\debounce_4bit_inst|DB[0].db_core|r_switch_state~5_combout ),
	.dataf(!\debounce_4bit_inst|DB[0].db_core|r_switch_state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_4bit_inst|DB[0].db_core|r_switch_state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|r_switch_state~8 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[0].db_core|r_switch_state~8 .lut_mask = 64'h00000001FFFFFFFD;
defparam \debounce_4bit_inst|DB[0].db_core|r_switch_state~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y42_N33
dffeas \debounce_4bit_inst|DB[0].db_core|r_switch_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\debounce_4bit_inst|DB[0].db_core|r_switch_state~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[0].db_core|r_switch_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[0].db_core|r_switch_state .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[0].db_core|r_switch_state .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y40_N35
dffeas \phi_control|dec_btn_prev (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\debounce_4bit_inst|DB[2].db_core|r_switch_state~q ),
	.clrn(\debounce_4bit_inst|DB[0].db_core|r_switch_state~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\phi_control|dec_btn_prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam \phi_control|dec_btn_prev .is_wysiwyg = "true";
defparam \phi_control|dec_btn_prev .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y40_N30
stratixiv_lcell_comb \phi_control|always0~0 (
// Equation(s):
// \phi_control|always0~0_combout  = (!\debounce_4bit_inst|DB[2].db_core|r_switch_state~q  & \phi_control|dec_btn_prev~q )

	.dataa(!\debounce_4bit_inst|DB[2].db_core|r_switch_state~q ),
	.datab(gnd),
	.datac(!\phi_control|dec_btn_prev~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phi_control|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phi_control|always0~0 .extended_lut = "off";
defparam \phi_control|always0~0 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \phi_control|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y39_N12
stratixiv_lcell_comb \phi_control|Add0~25 (
// Equation(s):
// \phi_control|Add0~25_sumout  = SUM(( GND ) + ( \phi_control|count_reg [6] ) + ( \phi_control|Add0~22  ))
// \phi_control|Add0~26  = CARRY(( GND ) + ( \phi_control|count_reg [6] ) + ( \phi_control|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phi_control|count_reg [6]),
	.datag(gnd),
	.cin(\phi_control|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\phi_control|Add0~25_sumout ),
	.cout(\phi_control|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \phi_control|Add0~25 .extended_lut = "off";
defparam \phi_control|Add0~25 .lut_mask = 64'h0000FF0000000000;
defparam \phi_control|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X76_Y37_N20
stratixiv_lcell_comb \phi_control|Add1~1 (
// Equation(s):
// \phi_control|Add1~1_sumout  = SUM(( VCC ) + ( \phi_control|count_reg [0] ) + ( !VCC ))
// \phi_control|Add1~2  = CARRY(( VCC ) + ( \phi_control|count_reg [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phi_control|count_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\phi_control|Add1~1_sumout ),
	.cout(\phi_control|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \phi_control|Add1~1 .extended_lut = "off";
defparam \phi_control|Add1~1 .lut_mask = 64'h0000FF000000FFFF;
defparam \phi_control|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X75_Y40_N18
stratixiv_lcell_comb \phi_control|count_reg~2 (
// Equation(s):
// \phi_control|count_reg~2_combout  = ( \phi_control|Add1~1_sumout  & ( ((\phi_control|dec_btn_prev~q  & !\debounce_4bit_inst|DB[2].db_core|r_switch_state~q )) # (\phi_control|Add0~1_sumout ) ) ) # ( !\phi_control|Add1~1_sumout  & ( 
// (\phi_control|Add0~1_sumout  & ((!\phi_control|dec_btn_prev~q ) # (\debounce_4bit_inst|DB[2].db_core|r_switch_state~q ))) ) )

	.dataa(!\phi_control|dec_btn_prev~q ),
	.datab(!\debounce_4bit_inst|DB[2].db_core|r_switch_state~q ),
	.datac(gnd),
	.datad(!\phi_control|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\phi_control|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phi_control|count_reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phi_control|count_reg~2 .extended_lut = "off";
defparam \phi_control|count_reg~2 .lut_mask = 64'h00BB00BB44FF44FF;
defparam \phi_control|count_reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y40_N32
stratixiv_lcell_comb \phi_control|count_reg~4 (
// Equation(s):
// \phi_control|count_reg~4_combout  = ( \phi_control|count_reg[0]~3_combout  & ( \phi_control|count_reg~2_combout  & ( ((!\phi_control|Add0~29_sumout  & !\phi_control|Add0~33_sumout )) # (\phi_control|always0~0_combout ) ) ) ) # ( 
// !\phi_control|count_reg[0]~3_combout  & ( \phi_control|count_reg~2_combout  & ( ((!\phi_control|Add0~29_sumout  & (!\phi_control|Add0~33_sumout  & !\phi_control|Add0~25_sumout ))) # (\phi_control|always0~0_combout ) ) ) )

	.dataa(!\phi_control|Add0~29_sumout ),
	.datab(!\phi_control|always0~0_combout ),
	.datac(!\phi_control|Add0~33_sumout ),
	.datad(!\phi_control|Add0~25_sumout ),
	.datae(!\phi_control|count_reg[0]~3_combout ),
	.dataf(!\phi_control|count_reg~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phi_control|count_reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phi_control|count_reg~4 .extended_lut = "off";
defparam \phi_control|count_reg~4 .lut_mask = 64'h00000000B333B3B3;
defparam \phi_control|count_reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y40_N0
stratixiv_lcell_comb \debounce_4bit_inst|DB[1].db_core|Add0~1 (
// Equation(s):
// \debounce_4bit_inst|DB[1].db_core|Add0~1_sumout  = SUM(( \debounce_4bit_inst|DB[1].db_core|counter [0] ) + ( VCC ) + ( !VCC ))
// \debounce_4bit_inst|DB[1].db_core|Add0~2  = CARRY(( \debounce_4bit_inst|DB[1].db_core|counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[1].db_core|counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[1].db_core|Add0~1_sumout ),
	.cout(\debounce_4bit_inst|DB[1].db_core|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|Add0~1 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[1].db_core|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \debounce_4bit_inst|DB[1].db_core|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X119_Y38_N94
stratixiv_io_ibuf \BUTTON[1]~input (
	.i(BUTTON[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\BUTTON[1]~input_o ));
// synopsys translate_off
defparam \BUTTON[1]~input .bus_hold = "false";
defparam \BUTTON[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X114_Y40_N24
stratixiv_lcell_comb \debounce_4bit_inst|DB[1].db_core|Add0~49 (
// Equation(s):
// \debounce_4bit_inst|DB[1].db_core|Add0~49_sumout  = SUM(( \debounce_4bit_inst|DB[1].db_core|counter [12] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~46  ))
// \debounce_4bit_inst|DB[1].db_core|Add0~50  = CARRY(( \debounce_4bit_inst|DB[1].db_core|counter [12] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[1].db_core|counter [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[1].db_core|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[1].db_core|Add0~49_sumout ),
	.cout(\debounce_4bit_inst|DB[1].db_core|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|Add0~49 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[1].db_core|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[1].db_core|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y40_N26
stratixiv_lcell_comb \debounce_4bit_inst|DB[1].db_core|Add0~53 (
// Equation(s):
// \debounce_4bit_inst|DB[1].db_core|Add0~53_sumout  = SUM(( \debounce_4bit_inst|DB[1].db_core|counter [13] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~50  ))
// \debounce_4bit_inst|DB[1].db_core|Add0~54  = CARRY(( \debounce_4bit_inst|DB[1].db_core|counter [13] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[1].db_core|counter [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[1].db_core|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[1].db_core|Add0~53_sumout ),
	.cout(\debounce_4bit_inst|DB[1].db_core|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|Add0~53 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[1].db_core|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[1].db_core|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y40_N27
dffeas \debounce_4bit_inst|DB[1].db_core|counter[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[1].db_core|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[1].db_core|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|counter[13] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[1].db_core|counter[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y40_N28
stratixiv_lcell_comb \debounce_4bit_inst|DB[1].db_core|Add0~57 (
// Equation(s):
// \debounce_4bit_inst|DB[1].db_core|Add0~57_sumout  = SUM(( \debounce_4bit_inst|DB[1].db_core|counter [14] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~54  ))
// \debounce_4bit_inst|DB[1].db_core|Add0~58  = CARRY(( \debounce_4bit_inst|DB[1].db_core|counter [14] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[1].db_core|counter [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[1].db_core|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[1].db_core|Add0~57_sumout ),
	.cout(\debounce_4bit_inst|DB[1].db_core|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|Add0~57 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[1].db_core|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[1].db_core|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y40_N29
dffeas \debounce_4bit_inst|DB[1].db_core|counter[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[1].db_core|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[1].db_core|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|counter[14] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[1].db_core|counter[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y40_N30
stratixiv_lcell_comb \debounce_4bit_inst|DB[1].db_core|Add0~61 (
// Equation(s):
// \debounce_4bit_inst|DB[1].db_core|Add0~61_sumout  = SUM(( \debounce_4bit_inst|DB[1].db_core|counter [15] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~58  ))
// \debounce_4bit_inst|DB[1].db_core|Add0~62  = CARRY(( \debounce_4bit_inst|DB[1].db_core|counter [15] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[1].db_core|counter [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[1].db_core|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[1].db_core|Add0~61_sumout ),
	.cout(\debounce_4bit_inst|DB[1].db_core|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|Add0~61 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[1].db_core|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[1].db_core|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y40_N31
dffeas \debounce_4bit_inst|DB[1].db_core|counter[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[1].db_core|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[1].db_core|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|counter[15] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[1].db_core|counter[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y40_N32
stratixiv_lcell_comb \debounce_4bit_inst|DB[1].db_core|Add0~65 (
// Equation(s):
// \debounce_4bit_inst|DB[1].db_core|Add0~65_sumout  = SUM(( \debounce_4bit_inst|DB[1].db_core|counter [16] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~62  ))
// \debounce_4bit_inst|DB[1].db_core|Add0~66  = CARRY(( \debounce_4bit_inst|DB[1].db_core|counter [16] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[1].db_core|counter [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[1].db_core|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[1].db_core|Add0~65_sumout ),
	.cout(\debounce_4bit_inst|DB[1].db_core|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|Add0~65 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[1].db_core|Add0~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[1].db_core|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y40_N33
dffeas \debounce_4bit_inst|DB[1].db_core|counter[16] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[1].db_core|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[1].db_core|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|counter[16] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[1].db_core|counter[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y40_N34
stratixiv_lcell_comb \debounce_4bit_inst|DB[1].db_core|Add0~69 (
// Equation(s):
// \debounce_4bit_inst|DB[1].db_core|Add0~69_sumout  = SUM(( \debounce_4bit_inst|DB[1].db_core|counter [17] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~66  ))
// \debounce_4bit_inst|DB[1].db_core|Add0~70  = CARRY(( \debounce_4bit_inst|DB[1].db_core|counter [17] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[1].db_core|counter [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[1].db_core|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[1].db_core|Add0~69_sumout ),
	.cout(\debounce_4bit_inst|DB[1].db_core|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|Add0~69 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[1].db_core|Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[1].db_core|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y40_N35
dffeas \debounce_4bit_inst|DB[1].db_core|counter[17] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[1].db_core|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[1].db_core|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|counter[17] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[1].db_core|counter[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y40_N36
stratixiv_lcell_comb \debounce_4bit_inst|DB[1].db_core|Add0~73 (
// Equation(s):
// \debounce_4bit_inst|DB[1].db_core|Add0~73_sumout  = SUM(( \debounce_4bit_inst|DB[1].db_core|counter [18] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~70  ))
// \debounce_4bit_inst|DB[1].db_core|Add0~74  = CARRY(( \debounce_4bit_inst|DB[1].db_core|counter [18] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[1].db_core|counter [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[1].db_core|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[1].db_core|Add0~73_sumout ),
	.cout(\debounce_4bit_inst|DB[1].db_core|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|Add0~73 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[1].db_core|Add0~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[1].db_core|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y40_N37
dffeas \debounce_4bit_inst|DB[1].db_core|counter[18] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[1].db_core|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[1].db_core|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|counter[18] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[1].db_core|counter[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y40_N38
stratixiv_lcell_comb \debounce_4bit_inst|DB[1].db_core|Add0~77 (
// Equation(s):
// \debounce_4bit_inst|DB[1].db_core|Add0~77_sumout  = SUM(( \debounce_4bit_inst|DB[1].db_core|counter [19] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~74  ))
// \debounce_4bit_inst|DB[1].db_core|Add0~78  = CARRY(( \debounce_4bit_inst|DB[1].db_core|counter [19] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[1].db_core|counter [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[1].db_core|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[1].db_core|Add0~77_sumout ),
	.cout(\debounce_4bit_inst|DB[1].db_core|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|Add0~77 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[1].db_core|Add0~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[1].db_core|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y40_N39
dffeas \debounce_4bit_inst|DB[1].db_core|counter[19] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[1].db_core|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[1].db_core|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|counter[19] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[1].db_core|counter[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y39_N0
stratixiv_lcell_comb \debounce_4bit_inst|DB[1].db_core|Add0~81 (
// Equation(s):
// \debounce_4bit_inst|DB[1].db_core|Add0~81_sumout  = SUM(( \debounce_4bit_inst|DB[1].db_core|counter [20] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~78  ))
// \debounce_4bit_inst|DB[1].db_core|Add0~82  = CARRY(( \debounce_4bit_inst|DB[1].db_core|counter [20] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[1].db_core|counter [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[1].db_core|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[1].db_core|Add0~81_sumout ),
	.cout(\debounce_4bit_inst|DB[1].db_core|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|Add0~81 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[1].db_core|Add0~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[1].db_core|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y39_N1
dffeas \debounce_4bit_inst|DB[1].db_core|counter[20] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[1].db_core|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[1].db_core|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|counter[20] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[1].db_core|counter[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y39_N2
stratixiv_lcell_comb \debounce_4bit_inst|DB[1].db_core|Add0~85 (
// Equation(s):
// \debounce_4bit_inst|DB[1].db_core|Add0~85_sumout  = SUM(( \debounce_4bit_inst|DB[1].db_core|counter [21] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~82  ))
// \debounce_4bit_inst|DB[1].db_core|Add0~86  = CARRY(( \debounce_4bit_inst|DB[1].db_core|counter [21] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[1].db_core|counter [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[1].db_core|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[1].db_core|Add0~85_sumout ),
	.cout(\debounce_4bit_inst|DB[1].db_core|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|Add0~85 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[1].db_core|Add0~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[1].db_core|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y39_N3
dffeas \debounce_4bit_inst|DB[1].db_core|counter[21] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[1].db_core|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[1].db_core|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|counter[21] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[1].db_core|counter[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y39_N4
stratixiv_lcell_comb \debounce_4bit_inst|DB[1].db_core|Add0~89 (
// Equation(s):
// \debounce_4bit_inst|DB[1].db_core|Add0~89_sumout  = SUM(( \debounce_4bit_inst|DB[1].db_core|counter [22] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~86  ))
// \debounce_4bit_inst|DB[1].db_core|Add0~90  = CARRY(( \debounce_4bit_inst|DB[1].db_core|counter [22] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[1].db_core|counter [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[1].db_core|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[1].db_core|Add0~89_sumout ),
	.cout(\debounce_4bit_inst|DB[1].db_core|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|Add0~89 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[1].db_core|Add0~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[1].db_core|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y39_N5
dffeas \debounce_4bit_inst|DB[1].db_core|counter[22] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[1].db_core|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[1].db_core|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|counter[22] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[1].db_core|counter[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y39_N38
stratixiv_lcell_comb \debounce_4bit_inst|DB[1].db_core|r_switch_state~2 (
// Equation(s):
// \debounce_4bit_inst|DB[1].db_core|r_switch_state~2_combout  = ( !\debounce_4bit_inst|DB[1].db_core|counter [22] & ( !\debounce_4bit_inst|DB[1].db_core|counter [17] & ( (!\debounce_4bit_inst|DB[1].db_core|counter [16] & 
// (!\debounce_4bit_inst|DB[1].db_core|counter [18] & !\debounce_4bit_inst|DB[1].db_core|counter [19])) ) ) )

	.dataa(!\debounce_4bit_inst|DB[1].db_core|counter [16]),
	.datab(!\debounce_4bit_inst|DB[1].db_core|counter [18]),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[1].db_core|counter [19]),
	.datae(!\debounce_4bit_inst|DB[1].db_core|counter [22]),
	.dataf(!\debounce_4bit_inst|DB[1].db_core|counter [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_4bit_inst|DB[1].db_core|r_switch_state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|r_switch_state~2 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[1].db_core|r_switch_state~2 .lut_mask = 64'h8800000000000000;
defparam \debounce_4bit_inst|DB[1].db_core|r_switch_state~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y39_N6
stratixiv_lcell_comb \debounce_4bit_inst|DB[1].db_core|Add0~93 (
// Equation(s):
// \debounce_4bit_inst|DB[1].db_core|Add0~93_sumout  = SUM(( \debounce_4bit_inst|DB[1].db_core|counter [23] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~90  ))
// \debounce_4bit_inst|DB[1].db_core|Add0~94  = CARRY(( \debounce_4bit_inst|DB[1].db_core|counter [23] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[1].db_core|counter [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[1].db_core|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[1].db_core|Add0~93_sumout ),
	.cout(\debounce_4bit_inst|DB[1].db_core|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|Add0~93 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[1].db_core|Add0~93 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[1].db_core|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y39_N7
dffeas \debounce_4bit_inst|DB[1].db_core|counter[23] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[1].db_core|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[1].db_core|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|counter[23] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[1].db_core|counter[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y39_N8
stratixiv_lcell_comb \debounce_4bit_inst|DB[1].db_core|Add0~97 (
// Equation(s):
// \debounce_4bit_inst|DB[1].db_core|Add0~97_sumout  = SUM(( \debounce_4bit_inst|DB[1].db_core|counter [24] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~94  ))
// \debounce_4bit_inst|DB[1].db_core|Add0~98  = CARRY(( \debounce_4bit_inst|DB[1].db_core|counter [24] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[1].db_core|counter [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[1].db_core|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[1].db_core|Add0~97_sumout ),
	.cout(\debounce_4bit_inst|DB[1].db_core|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|Add0~97 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[1].db_core|Add0~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[1].db_core|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y39_N9
dffeas \debounce_4bit_inst|DB[1].db_core|counter[24] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[1].db_core|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[1].db_core|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|counter[24] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[1].db_core|counter[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y39_N10
stratixiv_lcell_comb \debounce_4bit_inst|DB[1].db_core|Add0~101 (
// Equation(s):
// \debounce_4bit_inst|DB[1].db_core|Add0~101_sumout  = SUM(( \debounce_4bit_inst|DB[1].db_core|counter [25] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~98  ))
// \debounce_4bit_inst|DB[1].db_core|Add0~102  = CARRY(( \debounce_4bit_inst|DB[1].db_core|counter [25] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[1].db_core|counter [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[1].db_core|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[1].db_core|Add0~101_sumout ),
	.cout(\debounce_4bit_inst|DB[1].db_core|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|Add0~101 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[1].db_core|Add0~101 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[1].db_core|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y39_N11
dffeas \debounce_4bit_inst|DB[1].db_core|counter[25] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[1].db_core|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[1].db_core|counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|counter[25] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[1].db_core|counter[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y39_N12
stratixiv_lcell_comb \debounce_4bit_inst|DB[1].db_core|Add0~105 (
// Equation(s):
// \debounce_4bit_inst|DB[1].db_core|Add0~105_sumout  = SUM(( \debounce_4bit_inst|DB[1].db_core|counter [26] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~102  ))
// \debounce_4bit_inst|DB[1].db_core|Add0~106  = CARRY(( \debounce_4bit_inst|DB[1].db_core|counter [26] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[1].db_core|counter [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[1].db_core|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[1].db_core|Add0~105_sumout ),
	.cout(\debounce_4bit_inst|DB[1].db_core|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|Add0~105 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[1].db_core|Add0~105 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[1].db_core|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y39_N13
dffeas \debounce_4bit_inst|DB[1].db_core|counter[26] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[1].db_core|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[1].db_core|counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|counter[26] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[1].db_core|counter[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y39_N14
stratixiv_lcell_comb \debounce_4bit_inst|DB[1].db_core|Add0~109 (
// Equation(s):
// \debounce_4bit_inst|DB[1].db_core|Add0~109_sumout  = SUM(( \debounce_4bit_inst|DB[1].db_core|counter [27] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~106  ))
// \debounce_4bit_inst|DB[1].db_core|Add0~110  = CARRY(( \debounce_4bit_inst|DB[1].db_core|counter [27] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[1].db_core|counter [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[1].db_core|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[1].db_core|Add0~109_sumout ),
	.cout(\debounce_4bit_inst|DB[1].db_core|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|Add0~109 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[1].db_core|Add0~109 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[1].db_core|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y39_N15
dffeas \debounce_4bit_inst|DB[1].db_core|counter[27] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[1].db_core|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[1].db_core|counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|counter[27] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[1].db_core|counter[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y39_N16
stratixiv_lcell_comb \debounce_4bit_inst|DB[1].db_core|Add0~113 (
// Equation(s):
// \debounce_4bit_inst|DB[1].db_core|Add0~113_sumout  = SUM(( \debounce_4bit_inst|DB[1].db_core|counter [28] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~110  ))
// \debounce_4bit_inst|DB[1].db_core|Add0~114  = CARRY(( \debounce_4bit_inst|DB[1].db_core|counter [28] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[1].db_core|counter [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[1].db_core|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[1].db_core|Add0~113_sumout ),
	.cout(\debounce_4bit_inst|DB[1].db_core|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|Add0~113 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[1].db_core|Add0~113 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[1].db_core|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y39_N17
dffeas \debounce_4bit_inst|DB[1].db_core|counter[28] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[1].db_core|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[1].db_core|counter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|counter[28] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[1].db_core|counter[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y39_N18
stratixiv_lcell_comb \debounce_4bit_inst|DB[1].db_core|Add0~117 (
// Equation(s):
// \debounce_4bit_inst|DB[1].db_core|Add0~117_sumout  = SUM(( \debounce_4bit_inst|DB[1].db_core|counter [29] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~114  ))
// \debounce_4bit_inst|DB[1].db_core|Add0~118  = CARRY(( \debounce_4bit_inst|DB[1].db_core|counter [29] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[1].db_core|counter [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[1].db_core|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[1].db_core|Add0~117_sumout ),
	.cout(\debounce_4bit_inst|DB[1].db_core|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|Add0~117 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[1].db_core|Add0~117 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[1].db_core|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y39_N19
dffeas \debounce_4bit_inst|DB[1].db_core|counter[29] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[1].db_core|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[1].db_core|counter [29]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|counter[29] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[1].db_core|counter[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y39_N34
stratixiv_lcell_comb \debounce_4bit_inst|DB[1].db_core|r_switch_state~1 (
// Equation(s):
// \debounce_4bit_inst|DB[1].db_core|r_switch_state~1_combout  = ( !\debounce_4bit_inst|DB[1].db_core|counter [24] & ( !\debounce_4bit_inst|DB[1].db_core|counter [28] & ( (!\debounce_4bit_inst|DB[1].db_core|counter [29] & 
// (!\debounce_4bit_inst|DB[1].db_core|counter [25] & (!\debounce_4bit_inst|DB[1].db_core|counter [27] & !\debounce_4bit_inst|DB[1].db_core|counter [26]))) ) ) )

	.dataa(!\debounce_4bit_inst|DB[1].db_core|counter [29]),
	.datab(!\debounce_4bit_inst|DB[1].db_core|counter [25]),
	.datac(!\debounce_4bit_inst|DB[1].db_core|counter [27]),
	.datad(!\debounce_4bit_inst|DB[1].db_core|counter [26]),
	.datae(!\debounce_4bit_inst|DB[1].db_core|counter [24]),
	.dataf(!\debounce_4bit_inst|DB[1].db_core|counter [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_4bit_inst|DB[1].db_core|r_switch_state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|r_switch_state~1 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[1].db_core|r_switch_state~1 .lut_mask = 64'h8000000000000000;
defparam \debounce_4bit_inst|DB[1].db_core|r_switch_state~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y39_N20
stratixiv_lcell_comb \debounce_4bit_inst|DB[1].db_core|Add0~121 (
// Equation(s):
// \debounce_4bit_inst|DB[1].db_core|Add0~121_sumout  = SUM(( \debounce_4bit_inst|DB[1].db_core|counter [30] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~118  ))
// \debounce_4bit_inst|DB[1].db_core|Add0~122  = CARRY(( \debounce_4bit_inst|DB[1].db_core|counter [30] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[1].db_core|counter [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[1].db_core|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[1].db_core|Add0~121_sumout ),
	.cout(\debounce_4bit_inst|DB[1].db_core|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|Add0~121 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[1].db_core|Add0~121 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[1].db_core|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y39_N21
dffeas \debounce_4bit_inst|DB[1].db_core|counter[30] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[1].db_core|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[1].db_core|counter [30]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|counter[30] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[1].db_core|counter[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y39_N22
stratixiv_lcell_comb \debounce_4bit_inst|DB[1].db_core|Add0~125 (
// Equation(s):
// \debounce_4bit_inst|DB[1].db_core|Add0~125_sumout  = SUM(( \debounce_4bit_inst|DB[1].db_core|counter [31] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[1].db_core|counter [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[1].db_core|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[1].db_core|Add0~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|Add0~125 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[1].db_core|Add0~125 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[1].db_core|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y39_N23
dffeas \debounce_4bit_inst|DB[1].db_core|counter[31] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[1].db_core|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[1].db_core|counter [31]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|counter[31] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[1].db_core|counter[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y39_N24
stratixiv_lcell_comb \debounce_4bit_inst|DB[1].db_core|r_switch_state~3 (
// Equation(s):
// \debounce_4bit_inst|DB[1].db_core|r_switch_state~3_combout  = ( !\debounce_4bit_inst|DB[1].db_core|counter [15] & ( !\debounce_4bit_inst|DB[1].db_core|counter [14] & ( (!\debounce_4bit_inst|DB[1].db_core|counter [31] & 
// (!\debounce_4bit_inst|DB[1].db_core|counter [20] & !\debounce_4bit_inst|DB[1].db_core|counter [21])) ) ) )

	.dataa(gnd),
	.datab(!\debounce_4bit_inst|DB[1].db_core|counter [31]),
	.datac(!\debounce_4bit_inst|DB[1].db_core|counter [20]),
	.datad(!\debounce_4bit_inst|DB[1].db_core|counter [21]),
	.datae(!\debounce_4bit_inst|DB[1].db_core|counter [15]),
	.dataf(!\debounce_4bit_inst|DB[1].db_core|counter [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_4bit_inst|DB[1].db_core|r_switch_state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|r_switch_state~3 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[1].db_core|r_switch_state~3 .lut_mask = 64'hC000000000000000;
defparam \debounce_4bit_inst|DB[1].db_core|r_switch_state~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y39_N30
stratixiv_lcell_comb \debounce_4bit_inst|DB[1].db_core|r_switch_state~4 (
// Equation(s):
// \debounce_4bit_inst|DB[1].db_core|r_switch_state~4_combout  = ( !\debounce_4bit_inst|DB[1].db_core|counter [13] & ( !\debounce_4bit_inst|DB[1].db_core|counter [30] & ( (\debounce_4bit_inst|DB[1].db_core|r_switch_state~2_combout  & 
// (\debounce_4bit_inst|DB[1].db_core|r_switch_state~1_combout  & (!\debounce_4bit_inst|DB[1].db_core|counter [23] & \debounce_4bit_inst|DB[1].db_core|r_switch_state~3_combout ))) ) ) )

	.dataa(!\debounce_4bit_inst|DB[1].db_core|r_switch_state~2_combout ),
	.datab(!\debounce_4bit_inst|DB[1].db_core|r_switch_state~1_combout ),
	.datac(!\debounce_4bit_inst|DB[1].db_core|counter [23]),
	.datad(!\debounce_4bit_inst|DB[1].db_core|r_switch_state~3_combout ),
	.datae(!\debounce_4bit_inst|DB[1].db_core|counter [13]),
	.dataf(!\debounce_4bit_inst|DB[1].db_core|counter [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_4bit_inst|DB[1].db_core|r_switch_state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|r_switch_state~4 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[1].db_core|r_switch_state~4 .lut_mask = 64'h0010000000000000;
defparam \debounce_4bit_inst|DB[1].db_core|r_switch_state~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y40_N2
stratixiv_lcell_comb \debounce_4bit_inst|DB[1].db_core|always0~0 (
// Equation(s):
// \debounce_4bit_inst|DB[1].db_core|always0~0_combout  = ( \debounce_4bit_inst|DB[1].db_core|r_switch_state~4_combout  & ( (!\debounce_4bit_inst|DB[1].db_core|r_switch_state~q  $ (\BUTTON[1]~input_o )) # 
// (\debounce_4bit_inst|DB[1].db_core|LessThan0~1_combout ) ) ) # ( !\debounce_4bit_inst|DB[1].db_core|r_switch_state~4_combout  )

	.dataa(!\debounce_4bit_inst|DB[1].db_core|LessThan0~1_combout ),
	.datab(!\debounce_4bit_inst|DB[1].db_core|r_switch_state~q ),
	.datac(!\BUTTON[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\debounce_4bit_inst|DB[1].db_core|r_switch_state~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_4bit_inst|DB[1].db_core|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|always0~0 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[1].db_core|always0~0 .lut_mask = 64'hFFFFFFFFD7D7D7D7;
defparam \debounce_4bit_inst|DB[1].db_core|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y40_N1
dffeas \debounce_4bit_inst|DB[1].db_core|counter[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[1].db_core|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[1].db_core|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|counter[0] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[1].db_core|counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y40_N2
stratixiv_lcell_comb \debounce_4bit_inst|DB[1].db_core|Add0~5 (
// Equation(s):
// \debounce_4bit_inst|DB[1].db_core|Add0~5_sumout  = SUM(( \debounce_4bit_inst|DB[1].db_core|counter [1] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~2  ))
// \debounce_4bit_inst|DB[1].db_core|Add0~6  = CARRY(( \debounce_4bit_inst|DB[1].db_core|counter [1] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[1].db_core|counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[1].db_core|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[1].db_core|Add0~5_sumout ),
	.cout(\debounce_4bit_inst|DB[1].db_core|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|Add0~5 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[1].db_core|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[1].db_core|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y40_N3
dffeas \debounce_4bit_inst|DB[1].db_core|counter[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[1].db_core|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[1].db_core|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|counter[1] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[1].db_core|counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y40_N4
stratixiv_lcell_comb \debounce_4bit_inst|DB[1].db_core|Add0~9 (
// Equation(s):
// \debounce_4bit_inst|DB[1].db_core|Add0~9_sumout  = SUM(( \debounce_4bit_inst|DB[1].db_core|counter [2] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~6  ))
// \debounce_4bit_inst|DB[1].db_core|Add0~10  = CARRY(( \debounce_4bit_inst|DB[1].db_core|counter [2] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[1].db_core|counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[1].db_core|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[1].db_core|Add0~9_sumout ),
	.cout(\debounce_4bit_inst|DB[1].db_core|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|Add0~9 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[1].db_core|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[1].db_core|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y40_N5
dffeas \debounce_4bit_inst|DB[1].db_core|counter[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[1].db_core|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[1].db_core|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|counter[2] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[1].db_core|counter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y40_N6
stratixiv_lcell_comb \debounce_4bit_inst|DB[1].db_core|Add0~13 (
// Equation(s):
// \debounce_4bit_inst|DB[1].db_core|Add0~13_sumout  = SUM(( \debounce_4bit_inst|DB[1].db_core|counter [3] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~10  ))
// \debounce_4bit_inst|DB[1].db_core|Add0~14  = CARRY(( \debounce_4bit_inst|DB[1].db_core|counter [3] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[1].db_core|counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[1].db_core|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[1].db_core|Add0~13_sumout ),
	.cout(\debounce_4bit_inst|DB[1].db_core|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|Add0~13 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[1].db_core|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[1].db_core|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y40_N7
dffeas \debounce_4bit_inst|DB[1].db_core|counter[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[1].db_core|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[1].db_core|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|counter[3] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[1].db_core|counter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y40_N8
stratixiv_lcell_comb \debounce_4bit_inst|DB[1].db_core|Add0~17 (
// Equation(s):
// \debounce_4bit_inst|DB[1].db_core|Add0~17_sumout  = SUM(( \debounce_4bit_inst|DB[1].db_core|counter [4] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~14  ))
// \debounce_4bit_inst|DB[1].db_core|Add0~18  = CARRY(( \debounce_4bit_inst|DB[1].db_core|counter [4] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[1].db_core|counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[1].db_core|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[1].db_core|Add0~17_sumout ),
	.cout(\debounce_4bit_inst|DB[1].db_core|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|Add0~17 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[1].db_core|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[1].db_core|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y40_N9
dffeas \debounce_4bit_inst|DB[1].db_core|counter[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[1].db_core|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[1].db_core|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|counter[4] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[1].db_core|counter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y40_N10
stratixiv_lcell_comb \debounce_4bit_inst|DB[1].db_core|Add0~21 (
// Equation(s):
// \debounce_4bit_inst|DB[1].db_core|Add0~21_sumout  = SUM(( \debounce_4bit_inst|DB[1].db_core|counter [5] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~18  ))
// \debounce_4bit_inst|DB[1].db_core|Add0~22  = CARRY(( \debounce_4bit_inst|DB[1].db_core|counter [5] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[1].db_core|counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[1].db_core|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[1].db_core|Add0~21_sumout ),
	.cout(\debounce_4bit_inst|DB[1].db_core|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|Add0~21 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[1].db_core|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[1].db_core|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y40_N11
dffeas \debounce_4bit_inst|DB[1].db_core|counter[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[1].db_core|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[1].db_core|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|counter[5] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[1].db_core|counter[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y40_N12
stratixiv_lcell_comb \debounce_4bit_inst|DB[1].db_core|Add0~25 (
// Equation(s):
// \debounce_4bit_inst|DB[1].db_core|Add0~25_sumout  = SUM(( \debounce_4bit_inst|DB[1].db_core|counter [6] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~22  ))
// \debounce_4bit_inst|DB[1].db_core|Add0~26  = CARRY(( \debounce_4bit_inst|DB[1].db_core|counter [6] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[1].db_core|counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[1].db_core|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[1].db_core|Add0~25_sumout ),
	.cout(\debounce_4bit_inst|DB[1].db_core|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|Add0~25 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[1].db_core|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[1].db_core|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y40_N13
dffeas \debounce_4bit_inst|DB[1].db_core|counter[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[1].db_core|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[1].db_core|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|counter[6] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[1].db_core|counter[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y40_N14
stratixiv_lcell_comb \debounce_4bit_inst|DB[1].db_core|Add0~29 (
// Equation(s):
// \debounce_4bit_inst|DB[1].db_core|Add0~29_sumout  = SUM(( \debounce_4bit_inst|DB[1].db_core|counter [7] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~26  ))
// \debounce_4bit_inst|DB[1].db_core|Add0~30  = CARRY(( \debounce_4bit_inst|DB[1].db_core|counter [7] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[1].db_core|counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[1].db_core|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[1].db_core|Add0~29_sumout ),
	.cout(\debounce_4bit_inst|DB[1].db_core|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|Add0~29 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[1].db_core|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[1].db_core|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y40_N15
dffeas \debounce_4bit_inst|DB[1].db_core|counter[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[1].db_core|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[1].db_core|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|counter[7] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[1].db_core|counter[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y40_N16
stratixiv_lcell_comb \debounce_4bit_inst|DB[1].db_core|Add0~33 (
// Equation(s):
// \debounce_4bit_inst|DB[1].db_core|Add0~33_sumout  = SUM(( \debounce_4bit_inst|DB[1].db_core|counter [8] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~30  ))
// \debounce_4bit_inst|DB[1].db_core|Add0~34  = CARRY(( \debounce_4bit_inst|DB[1].db_core|counter [8] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[1].db_core|counter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[1].db_core|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[1].db_core|Add0~33_sumout ),
	.cout(\debounce_4bit_inst|DB[1].db_core|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|Add0~33 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[1].db_core|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[1].db_core|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y40_N17
dffeas \debounce_4bit_inst|DB[1].db_core|counter[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[1].db_core|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[1].db_core|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|counter[8] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[1].db_core|counter[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y40_N18
stratixiv_lcell_comb \debounce_4bit_inst|DB[1].db_core|Add0~37 (
// Equation(s):
// \debounce_4bit_inst|DB[1].db_core|Add0~37_sumout  = SUM(( \debounce_4bit_inst|DB[1].db_core|counter [9] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~34  ))
// \debounce_4bit_inst|DB[1].db_core|Add0~38  = CARRY(( \debounce_4bit_inst|DB[1].db_core|counter [9] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[1].db_core|counter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[1].db_core|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[1].db_core|Add0~37_sumout ),
	.cout(\debounce_4bit_inst|DB[1].db_core|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|Add0~37 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[1].db_core|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[1].db_core|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y40_N19
dffeas \debounce_4bit_inst|DB[1].db_core|counter[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[1].db_core|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[1].db_core|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|counter[9] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[1].db_core|counter[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y40_N20
stratixiv_lcell_comb \debounce_4bit_inst|DB[1].db_core|Add0~41 (
// Equation(s):
// \debounce_4bit_inst|DB[1].db_core|Add0~41_sumout  = SUM(( \debounce_4bit_inst|DB[1].db_core|counter [10] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~38  ))
// \debounce_4bit_inst|DB[1].db_core|Add0~42  = CARRY(( \debounce_4bit_inst|DB[1].db_core|counter [10] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[1].db_core|counter [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[1].db_core|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[1].db_core|Add0~41_sumout ),
	.cout(\debounce_4bit_inst|DB[1].db_core|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|Add0~41 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[1].db_core|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[1].db_core|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y40_N21
dffeas \debounce_4bit_inst|DB[1].db_core|counter[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[1].db_core|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[1].db_core|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|counter[10] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[1].db_core|counter[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y40_N22
stratixiv_lcell_comb \debounce_4bit_inst|DB[1].db_core|Add0~45 (
// Equation(s):
// \debounce_4bit_inst|DB[1].db_core|Add0~45_sumout  = SUM(( \debounce_4bit_inst|DB[1].db_core|counter [11] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~42  ))
// \debounce_4bit_inst|DB[1].db_core|Add0~46  = CARRY(( \debounce_4bit_inst|DB[1].db_core|counter [11] ) + ( GND ) + ( \debounce_4bit_inst|DB[1].db_core|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[1].db_core|counter [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_4bit_inst|DB[1].db_core|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_4bit_inst|DB[1].db_core|Add0~45_sumout ),
	.cout(\debounce_4bit_inst|DB[1].db_core|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|Add0~45 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[1].db_core|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_4bit_inst|DB[1].db_core|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y40_N23
dffeas \debounce_4bit_inst|DB[1].db_core|counter[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[1].db_core|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[1].db_core|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|counter[11] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[1].db_core|counter[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y40_N25
dffeas \debounce_4bit_inst|DB[1].db_core|counter[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_4bit_inst|DB[1].db_core|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_4bit_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[1].db_core|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|counter[12] .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[1].db_core|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y40_N26
stratixiv_lcell_comb \debounce_4bit_inst|DB[1].db_core|r_switch_state~0 (
// Equation(s):
// \debounce_4bit_inst|DB[1].db_core|r_switch_state~0_combout  = ( \debounce_4bit_inst|DB[1].db_core|counter [9] & ( (\debounce_4bit_inst|DB[1].db_core|counter [8] & \debounce_4bit_inst|DB[1].db_core|counter [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_4bit_inst|DB[1].db_core|counter [8]),
	.datad(!\debounce_4bit_inst|DB[1].db_core|counter [7]),
	.datae(gnd),
	.dataf(!\debounce_4bit_inst|DB[1].db_core|counter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_4bit_inst|DB[1].db_core|r_switch_state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|r_switch_state~0 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[1].db_core|r_switch_state~0 .lut_mask = 64'h00000000000F000F;
defparam \debounce_4bit_inst|DB[1].db_core|r_switch_state~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y40_N30
stratixiv_lcell_comb \debounce_4bit_inst|DB[1].db_core|LessThan0~0 (
// Equation(s):
// \debounce_4bit_inst|DB[1].db_core|LessThan0~0_combout  = ( !\debounce_4bit_inst|DB[1].db_core|counter [6] & ( (!\debounce_4bit_inst|DB[1].db_core|counter [3] & (!\debounce_4bit_inst|DB[1].db_core|counter [5] & !\debounce_4bit_inst|DB[1].db_core|counter 
// [4])) ) )

	.dataa(!\debounce_4bit_inst|DB[1].db_core|counter [3]),
	.datab(gnd),
	.datac(!\debounce_4bit_inst|DB[1].db_core|counter [5]),
	.datad(!\debounce_4bit_inst|DB[1].db_core|counter [4]),
	.datae(gnd),
	.dataf(!\debounce_4bit_inst|DB[1].db_core|counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_4bit_inst|DB[1].db_core|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|LessThan0~0 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[1].db_core|LessThan0~0 .lut_mask = 64'hA000A00000000000;
defparam \debounce_4bit_inst|DB[1].db_core|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y40_N8
stratixiv_lcell_comb \debounce_4bit_inst|DB[1].db_core|LessThan0~1 (
// Equation(s):
// \debounce_4bit_inst|DB[1].db_core|LessThan0~1_combout  = ( \debounce_4bit_inst|DB[1].db_core|counter [11] & ( \debounce_4bit_inst|DB[1].db_core|counter [12] ) ) # ( !\debounce_4bit_inst|DB[1].db_core|counter [11] & ( 
// (\debounce_4bit_inst|DB[1].db_core|counter [12] & (((\debounce_4bit_inst|DB[1].db_core|r_switch_state~0_combout  & !\debounce_4bit_inst|DB[1].db_core|LessThan0~0_combout )) # (\debounce_4bit_inst|DB[1].db_core|counter [10]))) ) )

	.dataa(!\debounce_4bit_inst|DB[1].db_core|counter [12]),
	.datab(!\debounce_4bit_inst|DB[1].db_core|r_switch_state~0_combout ),
	.datac(!\debounce_4bit_inst|DB[1].db_core|counter [10]),
	.datad(!\debounce_4bit_inst|DB[1].db_core|LessThan0~0_combout ),
	.datae(!\debounce_4bit_inst|DB[1].db_core|counter [11]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_4bit_inst|DB[1].db_core|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|LessThan0~1 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[1].db_core|LessThan0~1 .lut_mask = 64'h1505555515055555;
defparam \debounce_4bit_inst|DB[1].db_core|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y40_N24
stratixiv_lcell_comb \debounce_4bit_inst|DB[1].db_core|r_switch_state~6 (
// Equation(s):
// \debounce_4bit_inst|DB[1].db_core|r_switch_state~6_combout  = ( !\debounce_4bit_inst|DB[1].db_core|counter [10] & ( (!\debounce_4bit_inst|DB[1].db_core|counter [6] & (!\debounce_4bit_inst|DB[1].db_core|counter [11] & 
// (!\debounce_4bit_inst|DB[1].db_core|counter [4] & !\debounce_4bit_inst|DB[1].db_core|counter [5]))) ) )

	.dataa(!\debounce_4bit_inst|DB[1].db_core|counter [6]),
	.datab(!\debounce_4bit_inst|DB[1].db_core|counter [11]),
	.datac(!\debounce_4bit_inst|DB[1].db_core|counter [4]),
	.datad(!\debounce_4bit_inst|DB[1].db_core|counter [5]),
	.datae(gnd),
	.dataf(!\debounce_4bit_inst|DB[1].db_core|counter [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_4bit_inst|DB[1].db_core|r_switch_state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|r_switch_state~6 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[1].db_core|r_switch_state~6 .lut_mask = 64'h8000800000000000;
defparam \debounce_4bit_inst|DB[1].db_core|r_switch_state~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y40_N22
stratixiv_lcell_comb \debounce_4bit_inst|DB[1].db_core|r_switch_state~5 (
// Equation(s):
// \debounce_4bit_inst|DB[1].db_core|r_switch_state~5_combout  = ( !\debounce_4bit_inst|DB[1].db_core|counter [0] & ( !\debounce_4bit_inst|DB[1].db_core|counter [1] & ( (\CPU_RESET~input_o  & !\debounce_4bit_inst|DB[1].db_core|counter [2]) ) ) )

	.dataa(gnd),
	.datab(!\CPU_RESET~input_o ),
	.datac(gnd),
	.datad(!\debounce_4bit_inst|DB[1].db_core|counter [2]),
	.datae(!\debounce_4bit_inst|DB[1].db_core|counter [0]),
	.dataf(!\debounce_4bit_inst|DB[1].db_core|counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_4bit_inst|DB[1].db_core|r_switch_state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|r_switch_state~5 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[1].db_core|r_switch_state~5 .lut_mask = 64'h3300000000000000;
defparam \debounce_4bit_inst|DB[1].db_core|r_switch_state~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y40_N28
stratixiv_lcell_comb \debounce_4bit_inst|DB[1].db_core|r_switch_state~7 (
// Equation(s):
// \debounce_4bit_inst|DB[1].db_core|r_switch_state~7_combout  = ( \debounce_4bit_inst|DB[1].db_core|counter [12] & ( (\debounce_4bit_inst|DB[1].db_core|counter [3] & (\debounce_4bit_inst|DB[1].db_core|r_switch_state~0_combout  & 
// (\debounce_4bit_inst|DB[1].db_core|r_switch_state~6_combout  & \debounce_4bit_inst|DB[1].db_core|r_switch_state~5_combout ))) ) )

	.dataa(!\debounce_4bit_inst|DB[1].db_core|counter [3]),
	.datab(!\debounce_4bit_inst|DB[1].db_core|r_switch_state~0_combout ),
	.datac(!\debounce_4bit_inst|DB[1].db_core|r_switch_state~6_combout ),
	.datad(!\debounce_4bit_inst|DB[1].db_core|r_switch_state~5_combout ),
	.datae(gnd),
	.dataf(!\debounce_4bit_inst|DB[1].db_core|counter [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_4bit_inst|DB[1].db_core|r_switch_state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|r_switch_state~7 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[1].db_core|r_switch_state~7 .lut_mask = 64'h0000000000010001;
defparam \debounce_4bit_inst|DB[1].db_core|r_switch_state~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y40_N0
stratixiv_lcell_comb \debounce_4bit_inst|DB[1].db_core|r_switch_state~8 (
// Equation(s):
// \debounce_4bit_inst|DB[1].db_core|r_switch_state~8_combout  = ( \debounce_4bit_inst|DB[1].db_core|r_switch_state~4_combout  & ( (!\debounce_4bit_inst|DB[1].db_core|LessThan0~1_combout  & (\debounce_4bit_inst|DB[1].db_core|r_switch_state~q )) # 
// (\debounce_4bit_inst|DB[1].db_core|LessThan0~1_combout  & ((!\debounce_4bit_inst|DB[1].db_core|r_switch_state~7_combout  & (\debounce_4bit_inst|DB[1].db_core|r_switch_state~q )) # (\debounce_4bit_inst|DB[1].db_core|r_switch_state~7_combout  & 
// ((\BUTTON[1]~input_o ))))) ) ) # ( !\debounce_4bit_inst|DB[1].db_core|r_switch_state~4_combout  & ( \debounce_4bit_inst|DB[1].db_core|r_switch_state~q  ) )

	.dataa(!\debounce_4bit_inst|DB[1].db_core|LessThan0~1_combout ),
	.datab(!\debounce_4bit_inst|DB[1].db_core|r_switch_state~q ),
	.datac(!\debounce_4bit_inst|DB[1].db_core|r_switch_state~7_combout ),
	.datad(!\BUTTON[1]~input_o ),
	.datae(gnd),
	.dataf(!\debounce_4bit_inst|DB[1].db_core|r_switch_state~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_4bit_inst|DB[1].db_core|r_switch_state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|r_switch_state~8 .extended_lut = "off";
defparam \debounce_4bit_inst|DB[1].db_core|r_switch_state~8 .lut_mask = 64'h3333333332373237;
defparam \debounce_4bit_inst|DB[1].db_core|r_switch_state~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y40_N11
dffeas \debounce_4bit_inst|DB[1].db_core|r_switch_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\debounce_4bit_inst|DB[1].db_core|r_switch_state~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_4bit_inst|DB[1].db_core|r_switch_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_4bit_inst|DB[1].db_core|r_switch_state .is_wysiwyg = "true";
defparam \debounce_4bit_inst|DB[1].db_core|r_switch_state .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y40_N3
dffeas \phi_control|inc_btn_prev (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\debounce_4bit_inst|DB[1].db_core|r_switch_state~q ),
	.clrn(\debounce_4bit_inst|DB[0].db_core|r_switch_state~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\phi_control|inc_btn_prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam \phi_control|inc_btn_prev .is_wysiwyg = "true";
defparam \phi_control|inc_btn_prev .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y40_N2
stratixiv_lcell_comb \phi_control|count_reg[0]~1 (
// Equation(s):
// \phi_control|count_reg[0]~1_combout  = (!\debounce_4bit_inst|DB[2].db_core|r_switch_state~q  & (((!\debounce_4bit_inst|DB[1].db_core|r_switch_state~q  & \phi_control|inc_btn_prev~q )) # (\phi_control|dec_btn_prev~q ))) # 
// (\debounce_4bit_inst|DB[2].db_core|r_switch_state~q  & (((!\debounce_4bit_inst|DB[1].db_core|r_switch_state~q  & \phi_control|inc_btn_prev~q ))))

	.dataa(!\debounce_4bit_inst|DB[2].db_core|r_switch_state~q ),
	.datab(!\phi_control|dec_btn_prev~q ),
	.datac(!\debounce_4bit_inst|DB[1].db_core|r_switch_state~q ),
	.datad(!\phi_control|inc_btn_prev~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phi_control|count_reg[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phi_control|count_reg[0]~1 .extended_lut = "off";
defparam \phi_control|count_reg[0]~1 .lut_mask = 64'h22F222F222F222F2;
defparam \phi_control|count_reg[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y40_N33
dffeas \phi_control|count_reg[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\phi_control|count_reg~4_combout ),
	.asdata(vcc),
	.clrn(\debounce_4bit_inst|DB[0].db_core|r_switch_state~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\phi_control|count_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\phi_control|count_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \phi_control|count_reg[0] .is_wysiwyg = "true";
defparam \phi_control|count_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y39_N0
stratixiv_lcell_comb \phi_control|Add0~1 (
// Equation(s):
// \phi_control|Add0~1_sumout  = SUM(( \phi_control|count_reg [0] ) + ( VCC ) + ( !VCC ))
// \phi_control|Add0~2  = CARRY(( \phi_control|count_reg [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\phi_control|count_reg [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\phi_control|Add0~1_sumout ),
	.cout(\phi_control|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \phi_control|Add0~1 .extended_lut = "off";
defparam \phi_control|Add0~1 .lut_mask = 64'h0000000000003333;
defparam \phi_control|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y39_N10
stratixiv_lcell_comb \phi_control|Add0~21 (
// Equation(s):
// \phi_control|Add0~21_sumout  = SUM(( GND ) + ( \phi_control|count_reg [5] ) + ( \phi_control|Add0~18  ))
// \phi_control|Add0~22  = CARRY(( GND ) + ( \phi_control|count_reg [5] ) + ( \phi_control|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phi_control|count_reg [5]),
	.datag(gnd),
	.cin(\phi_control|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\phi_control|Add0~21_sumout ),
	.cout(\phi_control|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \phi_control|Add0~21 .extended_lut = "off";
defparam \phi_control|Add0~21 .lut_mask = 64'h0000FF0000000000;
defparam \phi_control|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y39_N2
stratixiv_lcell_comb \phi_control|Add0~5 (
// Equation(s):
// \phi_control|Add0~5_sumout  = SUM(( \phi_control|count_reg [1] ) + ( GND ) + ( \phi_control|Add0~2  ))
// \phi_control|Add0~6  = CARRY(( \phi_control|count_reg [1] ) + ( GND ) + ( \phi_control|Add0~2  ))

	.dataa(!\phi_control|count_reg [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\phi_control|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\phi_control|Add0~5_sumout ),
	.cout(\phi_control|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \phi_control|Add0~5 .extended_lut = "off";
defparam \phi_control|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \phi_control|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X76_Y37_N22
stratixiv_lcell_comb \phi_control|Add1~5 (
// Equation(s):
// \phi_control|Add1~5_sumout  = SUM(( VCC ) + ( \phi_control|count_reg [1] ) + ( \phi_control|Add1~2  ))
// \phi_control|Add1~6  = CARRY(( VCC ) + ( \phi_control|count_reg [1] ) + ( \phi_control|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phi_control|count_reg [1]),
	.datag(gnd),
	.cin(\phi_control|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\phi_control|Add1~5_sumout ),
	.cout(\phi_control|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \phi_control|Add1~5 .extended_lut = "off";
defparam \phi_control|Add1~5 .lut_mask = 64'h0000FF000000FFFF;
defparam \phi_control|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X75_Y40_N28
stratixiv_lcell_comb \phi_control|count_reg~14 (
// Equation(s):
// \phi_control|count_reg~14_combout  = ( \phi_control|Add1~5_sumout  & ( ((\phi_control|dec_btn_prev~q  & !\debounce_4bit_inst|DB[2].db_core|r_switch_state~q )) # (\phi_control|Add0~5_sumout ) ) ) # ( !\phi_control|Add1~5_sumout  & ( 
// (\phi_control|Add0~5_sumout  & ((!\phi_control|dec_btn_prev~q ) # (\debounce_4bit_inst|DB[2].db_core|r_switch_state~q ))) ) )

	.dataa(!\phi_control|dec_btn_prev~q ),
	.datab(!\debounce_4bit_inst|DB[2].db_core|r_switch_state~q ),
	.datac(!\phi_control|Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phi_control|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phi_control|count_reg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phi_control|count_reg~14 .extended_lut = "off";
defparam \phi_control|count_reg~14 .lut_mask = 64'h0B0B0B0B4F4F4F4F;
defparam \phi_control|count_reg~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y40_N10
stratixiv_lcell_comb \phi_control|count_reg~15 (
// Equation(s):
// \phi_control|count_reg~15_combout  = ( \phi_control|count_reg[0]~3_combout  & ( \phi_control|count_reg~14_combout  ) ) # ( !\phi_control|count_reg[0]~3_combout  & ( \phi_control|count_reg~14_combout  ) ) # ( \phi_control|count_reg[0]~3_combout  & ( 
// !\phi_control|count_reg~14_combout  & ( (!\phi_control|always0~0_combout  & ((\phi_control|Add0~33_sumout ) # (\phi_control|Add0~29_sumout ))) ) ) ) # ( !\phi_control|count_reg[0]~3_combout  & ( !\phi_control|count_reg~14_combout  & ( 
// (!\phi_control|always0~0_combout  & (((\phi_control|Add0~25_sumout ) # (\phi_control|Add0~33_sumout )) # (\phi_control|Add0~29_sumout ))) ) ) )

	.dataa(!\phi_control|Add0~29_sumout ),
	.datab(!\phi_control|Add0~33_sumout ),
	.datac(!\phi_control|Add0~25_sumout ),
	.datad(!\phi_control|always0~0_combout ),
	.datae(!\phi_control|count_reg[0]~3_combout ),
	.dataf(!\phi_control|count_reg~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phi_control|count_reg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phi_control|count_reg~15 .extended_lut = "off";
defparam \phi_control|count_reg~15 .lut_mask = 64'h7F007700FFFFFFFF;
defparam \phi_control|count_reg~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X69_Y40_N11
dffeas \phi_control|count_reg[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\phi_control|count_reg~15_combout ),
	.asdata(vcc),
	.clrn(\debounce_4bit_inst|DB[0].db_core|r_switch_state~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\phi_control|count_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\phi_control|count_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \phi_control|count_reg[1] .is_wysiwyg = "true";
defparam \phi_control|count_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y39_N4
stratixiv_lcell_comb \phi_control|Add0~9 (
// Equation(s):
// \phi_control|Add0~9_sumout  = SUM(( VCC ) + ( \phi_control|count_reg [2] ) + ( \phi_control|Add0~6  ))
// \phi_control|Add0~10  = CARRY(( VCC ) + ( \phi_control|count_reg [2] ) + ( \phi_control|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phi_control|count_reg [2]),
	.datag(gnd),
	.cin(\phi_control|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\phi_control|Add0~9_sumout ),
	.cout(\phi_control|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \phi_control|Add0~9 .extended_lut = "off";
defparam \phi_control|Add0~9 .lut_mask = 64'h0000FF000000FFFF;
defparam \phi_control|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X76_Y37_N24
stratixiv_lcell_comb \phi_control|Add1~9 (
// Equation(s):
// \phi_control|Add1~9_sumout  = SUM(( GND ) + ( \phi_control|count_reg [2] ) + ( \phi_control|Add1~6  ))
// \phi_control|Add1~10  = CARRY(( GND ) + ( \phi_control|count_reg [2] ) + ( \phi_control|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phi_control|count_reg [2]),
	.datag(gnd),
	.cin(\phi_control|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\phi_control|Add1~9_sumout ),
	.cout(\phi_control|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \phi_control|Add1~9 .extended_lut = "off";
defparam \phi_control|Add1~9 .lut_mask = 64'h0000FF0000000000;
defparam \phi_control|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X76_Y37_N26
stratixiv_lcell_comb \phi_control|Add1~13 (
// Equation(s):
// \phi_control|Add1~13_sumout  = SUM(( VCC ) + ( \phi_control|count_reg [3] ) + ( \phi_control|Add1~10  ))
// \phi_control|Add1~14  = CARRY(( VCC ) + ( \phi_control|count_reg [3] ) + ( \phi_control|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phi_control|count_reg [3]),
	.datag(gnd),
	.cin(\phi_control|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\phi_control|Add1~13_sumout ),
	.cout(\phi_control|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \phi_control|Add1~13 .extended_lut = "off";
defparam \phi_control|Add1~13 .lut_mask = 64'h0000FF000000FFFF;
defparam \phi_control|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y40_N14
stratixiv_lcell_comb \phi_control|count_reg~10 (
// Equation(s):
// \phi_control|count_reg~10_combout  = ( \phi_control|dec_btn_prev~q  & ( \phi_control|Add1~13_sumout  & ( (!\debounce_4bit_inst|DB[2].db_core|r_switch_state~q ) # (\phi_control|Add0~13_sumout ) ) ) ) # ( !\phi_control|dec_btn_prev~q  & ( 
// \phi_control|Add1~13_sumout  & ( \phi_control|Add0~13_sumout  ) ) ) # ( \phi_control|dec_btn_prev~q  & ( !\phi_control|Add1~13_sumout  & ( (\debounce_4bit_inst|DB[2].db_core|r_switch_state~q  & \phi_control|Add0~13_sumout ) ) ) ) # ( 
// !\phi_control|dec_btn_prev~q  & ( !\phi_control|Add1~13_sumout  & ( \phi_control|Add0~13_sumout  ) ) )

	.dataa(!\debounce_4bit_inst|DB[2].db_core|r_switch_state~q ),
	.datab(gnd),
	.datac(!\phi_control|Add0~13_sumout ),
	.datad(gnd),
	.datae(!\phi_control|dec_btn_prev~q ),
	.dataf(!\phi_control|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phi_control|count_reg~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phi_control|count_reg~10 .extended_lut = "off";
defparam \phi_control|count_reg~10 .lut_mask = 64'h0F0F05050F0FAFAF;
defparam \phi_control|count_reg~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y40_N8
stratixiv_lcell_comb \phi_control|count_reg~11 (
// Equation(s):
// \phi_control|count_reg~11_combout  = ( \phi_control|count_reg[0]~3_combout  & ( \phi_control|count_reg~10_combout  ) ) # ( !\phi_control|count_reg[0]~3_combout  & ( \phi_control|count_reg~10_combout  ) ) # ( \phi_control|count_reg[0]~3_combout  & ( 
// !\phi_control|count_reg~10_combout  & ( (!\phi_control|always0~0_combout  & ((\phi_control|Add0~33_sumout ) # (\phi_control|Add0~29_sumout ))) ) ) ) # ( !\phi_control|count_reg[0]~3_combout  & ( !\phi_control|count_reg~10_combout  & ( 
// (!\phi_control|always0~0_combout  & (((\phi_control|Add0~25_sumout ) # (\phi_control|Add0~33_sumout )) # (\phi_control|Add0~29_sumout ))) ) ) )

	.dataa(!\phi_control|Add0~29_sumout ),
	.datab(!\phi_control|Add0~33_sumout ),
	.datac(!\phi_control|always0~0_combout ),
	.datad(!\phi_control|Add0~25_sumout ),
	.datae(!\phi_control|count_reg[0]~3_combout ),
	.dataf(!\phi_control|count_reg~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phi_control|count_reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phi_control|count_reg~11 .extended_lut = "off";
defparam \phi_control|count_reg~11 .lut_mask = 64'h70F07070FFFFFFFF;
defparam \phi_control|count_reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X69_Y40_N9
dffeas \phi_control|count_reg[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\phi_control|count_reg~11_combout ),
	.asdata(vcc),
	.clrn(\debounce_4bit_inst|DB[0].db_core|r_switch_state~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\phi_control|count_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\phi_control|count_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \phi_control|count_reg[3] .is_wysiwyg = "true";
defparam \phi_control|count_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y39_N6
stratixiv_lcell_comb \phi_control|Add0~13 (
// Equation(s):
// \phi_control|Add0~13_sumout  = SUM(( \phi_control|count_reg [3] ) + ( GND ) + ( \phi_control|Add0~10  ))
// \phi_control|Add0~14  = CARRY(( \phi_control|count_reg [3] ) + ( GND ) + ( \phi_control|Add0~10  ))

	.dataa(!\phi_control|count_reg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\phi_control|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\phi_control|Add0~13_sumout ),
	.cout(\phi_control|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \phi_control|Add0~13 .extended_lut = "off";
defparam \phi_control|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \phi_control|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y39_N8
stratixiv_lcell_comb \phi_control|Add0~17 (
// Equation(s):
// \phi_control|Add0~17_sumout  = SUM(( \phi_control|count_reg [4] ) + ( GND ) + ( \phi_control|Add0~14  ))
// \phi_control|Add0~18  = CARRY(( \phi_control|count_reg [4] ) + ( GND ) + ( \phi_control|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\phi_control|count_reg [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\phi_control|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\phi_control|Add0~17_sumout ),
	.cout(\phi_control|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \phi_control|Add0~17 .extended_lut = "off";
defparam \phi_control|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \phi_control|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y40_N8
stratixiv_lcell_comb \phi_control|count_reg[0]~3 (
// Equation(s):
// \phi_control|count_reg[0]~3_combout  = ( \phi_control|Add0~17_sumout  & ( \phi_control|Add0~5_sumout  & ( (!\phi_control|Add0~21_sumout  & ((!\phi_control|Add0~13_sumout ) # ((!\phi_control|Add0~1_sumout  & !\phi_control|Add0~9_sumout )))) ) ) ) # ( 
// !\phi_control|Add0~17_sumout  & ( \phi_control|Add0~5_sumout  & ( !\phi_control|Add0~21_sumout  ) ) ) # ( \phi_control|Add0~17_sumout  & ( !\phi_control|Add0~5_sumout  & ( (!\phi_control|Add0~21_sumout  & ((!\phi_control|Add0~9_sumout ) # 
// (!\phi_control|Add0~13_sumout ))) ) ) ) # ( !\phi_control|Add0~17_sumout  & ( !\phi_control|Add0~5_sumout  & ( !\phi_control|Add0~21_sumout  ) ) )

	.dataa(!\phi_control|Add0~1_sumout ),
	.datab(!\phi_control|Add0~21_sumout ),
	.datac(!\phi_control|Add0~9_sumout ),
	.datad(!\phi_control|Add0~13_sumout ),
	.datae(!\phi_control|Add0~17_sumout ),
	.dataf(!\phi_control|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phi_control|count_reg[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phi_control|count_reg[0]~3 .extended_lut = "off";
defparam \phi_control|count_reg[0]~3 .lut_mask = 64'hCCCCCCC0CCCCCC80;
defparam \phi_control|count_reg[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X76_Y37_N28
stratixiv_lcell_comb \phi_control|Add1~17 (
// Equation(s):
// \phi_control|Add1~17_sumout  = SUM(( VCC ) + ( \phi_control|count_reg [4] ) + ( \phi_control|Add1~14  ))
// \phi_control|Add1~18  = CARRY(( VCC ) + ( \phi_control|count_reg [4] ) + ( \phi_control|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phi_control|count_reg [4]),
	.datag(gnd),
	.cin(\phi_control|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\phi_control|Add1~17_sumout ),
	.cout(\phi_control|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \phi_control|Add1~17 .extended_lut = "off";
defparam \phi_control|Add1~17 .lut_mask = 64'h0000FF000000FFFF;
defparam \phi_control|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y40_N0
stratixiv_lcell_comb \phi_control|count_reg~8 (
// Equation(s):
// \phi_control|count_reg~8_combout  = (!\debounce_4bit_inst|DB[2].db_core|r_switch_state~q  & ((!\phi_control|dec_btn_prev~q  & (\phi_control|Add0~17_sumout )) # (\phi_control|dec_btn_prev~q  & ((\phi_control|Add1~17_sumout ))))) # 
// (\debounce_4bit_inst|DB[2].db_core|r_switch_state~q  & (((\phi_control|Add0~17_sumout ))))

	.dataa(!\debounce_4bit_inst|DB[2].db_core|r_switch_state~q ),
	.datab(!\phi_control|dec_btn_prev~q ),
	.datac(!\phi_control|Add0~17_sumout ),
	.datad(!\phi_control|Add1~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phi_control|count_reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phi_control|count_reg~8 .extended_lut = "off";
defparam \phi_control|count_reg~8 .lut_mask = 64'h0D2F0D2F0D2F0D2F;
defparam \phi_control|count_reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y40_N6
stratixiv_lcell_comb \phi_control|count_reg~9 (
// Equation(s):
// \phi_control|count_reg~9_combout  = ( \phi_control|Add0~33_sumout  & ( \phi_control|always0~0_combout  & ( \phi_control|count_reg~8_combout  ) ) ) # ( !\phi_control|Add0~33_sumout  & ( \phi_control|always0~0_combout  & ( \phi_control|count_reg~8_combout  
// ) ) ) # ( \phi_control|Add0~33_sumout  & ( !\phi_control|always0~0_combout  ) ) # ( !\phi_control|Add0~33_sumout  & ( !\phi_control|always0~0_combout  & ( (((!\phi_control|count_reg[0]~3_combout  & \phi_control|Add0~25_sumout )) # 
// (\phi_control|Add0~29_sumout )) # (\phi_control|count_reg~8_combout ) ) ) )

	.dataa(!\phi_control|count_reg[0]~3_combout ),
	.datab(!\phi_control|Add0~25_sumout ),
	.datac(!\phi_control|count_reg~8_combout ),
	.datad(!\phi_control|Add0~29_sumout ),
	.datae(!\phi_control|Add0~33_sumout ),
	.dataf(!\phi_control|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phi_control|count_reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phi_control|count_reg~9 .extended_lut = "off";
defparam \phi_control|count_reg~9 .lut_mask = 64'h2FFFFFFF0F0F0F0F;
defparam \phi_control|count_reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X69_Y40_N7
dffeas \phi_control|count_reg[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\phi_control|count_reg~9_combout ),
	.asdata(vcc),
	.clrn(\debounce_4bit_inst|DB[0].db_core|r_switch_state~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\phi_control|count_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\phi_control|count_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \phi_control|count_reg[4] .is_wysiwyg = "true";
defparam \phi_control|count_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y39_N14
stratixiv_lcell_comb \phi_control|Add0~29 (
// Equation(s):
// \phi_control|Add0~29_sumout  = SUM(( GND ) + ( \phi_control|count_reg [7] ) + ( \phi_control|Add0~26  ))
// \phi_control|Add0~30  = CARRY(( GND ) + ( \phi_control|count_reg [7] ) + ( \phi_control|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phi_control|count_reg [7]),
	.datag(gnd),
	.cin(\phi_control|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\phi_control|Add0~29_sumout ),
	.cout(\phi_control|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \phi_control|Add0~29 .extended_lut = "off";
defparam \phi_control|Add0~29 .lut_mask = 64'h0000FF0000000000;
defparam \phi_control|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y39_N16
stratixiv_lcell_comb \phi_control|Add0~33 (
// Equation(s):
// \phi_control|Add0~33_sumout  = SUM(( GND ) + ( GND ) + ( \phi_control|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\phi_control|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\phi_control|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phi_control|Add0~33 .extended_lut = "off";
defparam \phi_control|Add0~33 .lut_mask = 64'h0000FFFF00000000;
defparam \phi_control|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X76_Y37_N30
stratixiv_lcell_comb \phi_control|Add1~21 (
// Equation(s):
// \phi_control|Add1~21_sumout  = SUM(( VCC ) + ( \phi_control|count_reg [5] ) + ( \phi_control|Add1~18  ))
// \phi_control|Add1~22  = CARRY(( VCC ) + ( \phi_control|count_reg [5] ) + ( \phi_control|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phi_control|count_reg [5]),
	.datag(gnd),
	.cin(\phi_control|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\phi_control|Add1~21_sumout ),
	.cout(\phi_control|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \phi_control|Add1~21 .extended_lut = "off";
defparam \phi_control|Add1~21 .lut_mask = 64'h0000FF000000FFFF;
defparam \phi_control|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X75_Y40_N30
stratixiv_lcell_comb \phi_control|count_reg~6 (
// Equation(s):
// \phi_control|count_reg~6_combout  = ( \phi_control|Add0~21_sumout  & ( (!\phi_control|dec_btn_prev~q ) # ((\phi_control|Add1~21_sumout ) # (\debounce_4bit_inst|DB[2].db_core|r_switch_state~q )) ) ) # ( !\phi_control|Add0~21_sumout  & ( 
// (\phi_control|dec_btn_prev~q  & (!\debounce_4bit_inst|DB[2].db_core|r_switch_state~q  & \phi_control|Add1~21_sumout )) ) )

	.dataa(!\phi_control|dec_btn_prev~q ),
	.datab(!\debounce_4bit_inst|DB[2].db_core|r_switch_state~q ),
	.datac(!\phi_control|Add1~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phi_control|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phi_control|count_reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phi_control|count_reg~6 .extended_lut = "off";
defparam \phi_control|count_reg~6 .lut_mask = 64'h04040404BFBFBFBF;
defparam \phi_control|count_reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y40_N18
stratixiv_lcell_comb \phi_control|count_reg~7 (
// Equation(s):
// \phi_control|count_reg~7_combout  = ( \phi_control|count_reg[0]~3_combout  & ( \phi_control|count_reg~6_combout  & ( ((!\phi_control|Add0~29_sumout  & !\phi_control|Add0~33_sumout )) # (\phi_control|always0~0_combout ) ) ) ) # ( 
// !\phi_control|count_reg[0]~3_combout  & ( \phi_control|count_reg~6_combout  & ( ((!\phi_control|Add0~29_sumout  & (!\phi_control|Add0~33_sumout  & !\phi_control|Add0~25_sumout ))) # (\phi_control|always0~0_combout ) ) ) )

	.dataa(!\phi_control|Add0~29_sumout ),
	.datab(!\phi_control|Add0~33_sumout ),
	.datac(!\phi_control|Add0~25_sumout ),
	.datad(!\phi_control|always0~0_combout ),
	.datae(!\phi_control|count_reg[0]~3_combout ),
	.dataf(!\phi_control|count_reg~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phi_control|count_reg~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phi_control|count_reg~7 .extended_lut = "off";
defparam \phi_control|count_reg~7 .lut_mask = 64'h0000000080FF88FF;
defparam \phi_control|count_reg~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X69_Y40_N19
dffeas \phi_control|count_reg[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\phi_control|count_reg~7_combout ),
	.asdata(vcc),
	.clrn(\debounce_4bit_inst|DB[0].db_core|r_switch_state~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\phi_control|count_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\phi_control|count_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \phi_control|count_reg[5] .is_wysiwyg = "true";
defparam \phi_control|count_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X76_Y37_N32
stratixiv_lcell_comb \phi_control|Add1~25 (
// Equation(s):
// \phi_control|Add1~25_sumout  = SUM(( VCC ) + ( \phi_control|count_reg [6] ) + ( \phi_control|Add1~22  ))
// \phi_control|Add1~26  = CARRY(( VCC ) + ( \phi_control|count_reg [6] ) + ( \phi_control|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phi_control|count_reg [6]),
	.datag(gnd),
	.cin(\phi_control|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\phi_control|Add1~25_sumout ),
	.cout(\phi_control|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \phi_control|Add1~25 .extended_lut = "off";
defparam \phi_control|Add1~25 .lut_mask = 64'h0000FF000000FFFF;
defparam \phi_control|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y40_N32
stratixiv_lcell_comb \phi_control|count_reg~5 (
// Equation(s):
// \phi_control|count_reg~5_combout  = ( \phi_control|Add0~33_sumout  & ( \debounce_4bit_inst|DB[2].db_core|r_switch_state~q  ) ) # ( !\phi_control|Add0~33_sumout  & ( \debounce_4bit_inst|DB[2].db_core|r_switch_state~q  & ( (\phi_control|Add0~29_sumout ) # 
// (\phi_control|Add0~25_sumout ) ) ) ) # ( \phi_control|Add0~33_sumout  & ( !\debounce_4bit_inst|DB[2].db_core|r_switch_state~q  & ( (!\phi_control|dec_btn_prev~q ) # (\phi_control|Add1~25_sumout ) ) ) ) # ( !\phi_control|Add0~33_sumout  & ( 
// !\debounce_4bit_inst|DB[2].db_core|r_switch_state~q  & ( (!\phi_control|dec_btn_prev~q  & (((\phi_control|Add0~29_sumout ) # (\phi_control|Add0~25_sumout )))) # (\phi_control|dec_btn_prev~q  & (\phi_control|Add1~25_sumout )) ) ) )

	.dataa(!\phi_control|Add1~25_sumout ),
	.datab(!\phi_control|dec_btn_prev~q ),
	.datac(!\phi_control|Add0~25_sumout ),
	.datad(!\phi_control|Add0~29_sumout ),
	.datae(!\phi_control|Add0~33_sumout ),
	.dataf(!\debounce_4bit_inst|DB[2].db_core|r_switch_state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phi_control|count_reg~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phi_control|count_reg~5 .extended_lut = "off";
defparam \phi_control|count_reg~5 .lut_mask = 64'h1DDDDDDD0FFFFFFF;
defparam \phi_control|count_reg~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X69_Y40_N15
dffeas \phi_control|count_reg[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\phi_control|count_reg~5_combout ),
	.clrn(\debounce_4bit_inst|DB[0].db_core|r_switch_state~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\phi_control|count_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\phi_control|count_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \phi_control|count_reg[6] .is_wysiwyg = "true";
defparam \phi_control|count_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X76_Y37_N34
stratixiv_lcell_comb \phi_control|Add1~29 (
// Equation(s):
// \phi_control|Add1~29_sumout  = SUM(( \phi_control|count_reg [7] ) + ( VCC ) + ( \phi_control|Add1~26  ))

	.dataa(!\phi_control|count_reg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\phi_control|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\phi_control|Add1~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phi_control|Add1~29 .extended_lut = "off";
defparam \phi_control|Add1~29 .lut_mask = 64'h0000000000005555;
defparam \phi_control|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y40_N38
stratixiv_lcell_comb \phi_control|count_reg~0 (
// Equation(s):
// \phi_control|count_reg~0_combout  = (!\debounce_4bit_inst|DB[2].db_core|r_switch_state~q  & (\phi_control|Add1~29_sumout  & \phi_control|dec_btn_prev~q ))

	.dataa(!\debounce_4bit_inst|DB[2].db_core|r_switch_state~q ),
	.datab(gnd),
	.datac(!\phi_control|Add1~29_sumout ),
	.datad(!\phi_control|dec_btn_prev~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phi_control|count_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phi_control|count_reg~0 .extended_lut = "off";
defparam \phi_control|count_reg~0 .lut_mask = 64'h000A000A000A000A;
defparam \phi_control|count_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X69_Y40_N3
dffeas \phi_control|count_reg[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\phi_control|count_reg~0_combout ),
	.clrn(\debounce_4bit_inst|DB[0].db_core|r_switch_state~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\phi_control|count_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\phi_control|count_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \phi_control|count_reg[7] .is_wysiwyg = "true";
defparam \phi_control|count_reg[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X75_Y40_N16
stratixiv_lcell_comb \phi_control|count_reg~12 (
// Equation(s):
// \phi_control|count_reg~12_combout  = ( \phi_control|Add0~9_sumout  & ( (!\phi_control|dec_btn_prev~q ) # ((\phi_control|Add1~9_sumout ) # (\debounce_4bit_inst|DB[2].db_core|r_switch_state~q )) ) ) # ( !\phi_control|Add0~9_sumout  & ( 
// (\phi_control|dec_btn_prev~q  & (!\debounce_4bit_inst|DB[2].db_core|r_switch_state~q  & \phi_control|Add1~9_sumout )) ) )

	.dataa(!\phi_control|dec_btn_prev~q ),
	.datab(!\debounce_4bit_inst|DB[2].db_core|r_switch_state~q ),
	.datac(!\phi_control|Add1~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phi_control|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phi_control|count_reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phi_control|count_reg~12 .extended_lut = "off";
defparam \phi_control|count_reg~12 .lut_mask = 64'h04040404BFBFBFBF;
defparam \phi_control|count_reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y40_N16
stratixiv_lcell_comb \phi_control|count_reg~13 (
// Equation(s):
// \phi_control|count_reg~13_combout  = ( \phi_control|count_reg[0]~3_combout  & ( \phi_control|count_reg~12_combout  & ( ((!\phi_control|Add0~29_sumout  & !\phi_control|Add0~33_sumout )) # (\phi_control|always0~0_combout ) ) ) ) # ( 
// !\phi_control|count_reg[0]~3_combout  & ( \phi_control|count_reg~12_combout  & ( ((!\phi_control|Add0~29_sumout  & (!\phi_control|Add0~33_sumout  & !\phi_control|Add0~25_sumout ))) # (\phi_control|always0~0_combout ) ) ) )

	.dataa(!\phi_control|Add0~29_sumout ),
	.datab(!\phi_control|Add0~33_sumout ),
	.datac(!\phi_control|always0~0_combout ),
	.datad(!\phi_control|Add0~25_sumout ),
	.datae(!\phi_control|count_reg[0]~3_combout ),
	.dataf(!\phi_control|count_reg~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phi_control|count_reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phi_control|count_reg~13 .extended_lut = "off";
defparam \phi_control|count_reg~13 .lut_mask = 64'h000000008F0F8F8F;
defparam \phi_control|count_reg~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X69_Y40_N17
dffeas \phi_control|count_reg[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\phi_control|count_reg~13_combout ),
	.asdata(vcc),
	.clrn(\debounce_4bit_inst|DB[0].db_core|r_switch_state~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\phi_control|count_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\phi_control|count_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \phi_control|count_reg[2] .is_wysiwyg = "true";
defparam \phi_control|count_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X69_Y40_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add0~1 (
// Equation(s):
// \hybrid_control_mixed_inst|Add0~1_sumout  = SUM(( \phi_control|count_reg [0] ) + ( \delta_control|count_reg [1] ) + ( !VCC ))
// \hybrid_control_mixed_inst|Add0~2  = CARRY(( \phi_control|count_reg [0] ) + ( \delta_control|count_reg [1] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\phi_control|count_reg [0]),
	.datae(gnd),
	.dataf(!\delta_control|count_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add0~1_sumout ),
	.cout(\hybrid_control_mixed_inst|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add0~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add0~1 .lut_mask = 64'h0000FF00000000FF;
defparam \hybrid_control_mixed_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y40_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add0~5 (
// Equation(s):
// \hybrid_control_mixed_inst|Add0~5_sumout  = SUM(( \delta_control|count_reg [2] ) + ( \phi_control|count_reg [1] ) + ( \hybrid_control_mixed_inst|Add0~2  ))
// \hybrid_control_mixed_inst|Add0~6  = CARRY(( \delta_control|count_reg [2] ) + ( \phi_control|count_reg [1] ) + ( \hybrid_control_mixed_inst|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\delta_control|count_reg [2]),
	.datae(gnd),
	.dataf(!\phi_control|count_reg [1]),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add0~5_sumout ),
	.cout(\hybrid_control_mixed_inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add0~5 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add0~5 .lut_mask = 64'h0000FF00000000FF;
defparam \hybrid_control_mixed_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y40_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add0~9 (
// Equation(s):
// \hybrid_control_mixed_inst|Add0~9_sumout  = SUM(( \delta_control|count_reg [3] ) + ( \phi_control|count_reg [2] ) + ( \hybrid_control_mixed_inst|Add0~6  ))
// \hybrid_control_mixed_inst|Add0~10  = CARRY(( \delta_control|count_reg [3] ) + ( \phi_control|count_reg [2] ) + ( \hybrid_control_mixed_inst|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\delta_control|count_reg [3]),
	.datae(gnd),
	.dataf(!\phi_control|count_reg [2]),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add0~9_sumout ),
	.cout(\hybrid_control_mixed_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add0~9 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add0~9 .lut_mask = 64'h0000FF00000000FF;
defparam \hybrid_control_mixed_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y40_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add0~13 (
// Equation(s):
// \hybrid_control_mixed_inst|Add0~13_sumout  = SUM(( \phi_control|count_reg [3] ) + ( \delta_control|count_reg [4] ) + ( \hybrid_control_mixed_inst|Add0~10  ))
// \hybrid_control_mixed_inst|Add0~14  = CARRY(( \phi_control|count_reg [3] ) + ( \delta_control|count_reg [4] ) + ( \hybrid_control_mixed_inst|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\phi_control|count_reg [3]),
	.datae(gnd),
	.dataf(!\delta_control|count_reg [4]),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add0~13_sumout ),
	.cout(\hybrid_control_mixed_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add0~13 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add0~13 .lut_mask = 64'h0000FF00000000FF;
defparam \hybrid_control_mixed_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y40_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add0~17 (
// Equation(s):
// \hybrid_control_mixed_inst|Add0~17_sumout  = SUM(( \delta_control|count_reg [5] ) + ( \phi_control|count_reg [4] ) + ( \hybrid_control_mixed_inst|Add0~14  ))
// \hybrid_control_mixed_inst|Add0~18  = CARRY(( \delta_control|count_reg [5] ) + ( \phi_control|count_reg [4] ) + ( \hybrid_control_mixed_inst|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\delta_control|count_reg [5]),
	.datae(gnd),
	.dataf(!\phi_control|count_reg [4]),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add0~17_sumout ),
	.cout(\hybrid_control_mixed_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add0~17 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add0~17 .lut_mask = 64'h0000FF00000000FF;
defparam \hybrid_control_mixed_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y40_N30
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add0~21 (
// Equation(s):
// \hybrid_control_mixed_inst|Add0~21_sumout  = SUM(( \phi_control|count_reg [5] ) + ( GND ) + ( \hybrid_control_mixed_inst|Add0~18  ))
// \hybrid_control_mixed_inst|Add0~22  = CARRY(( \phi_control|count_reg [5] ) + ( GND ) + ( \hybrid_control_mixed_inst|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\phi_control|count_reg [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add0~21_sumout ),
	.cout(\hybrid_control_mixed_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add0~21 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y40_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add0~25 (
// Equation(s):
// \hybrid_control_mixed_inst|Add0~25_sumout  = SUM(( GND ) + ( \phi_control|count_reg [6] ) + ( \hybrid_control_mixed_inst|Add0~22  ))
// \hybrid_control_mixed_inst|Add0~26  = CARRY(( GND ) + ( \phi_control|count_reg [6] ) + ( \hybrid_control_mixed_inst|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phi_control|count_reg [6]),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add0~25_sumout ),
	.cout(\hybrid_control_mixed_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add0~25 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add0~25 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y40_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add0~29 (
// Equation(s):
// \hybrid_control_mixed_inst|Add0~29_sumout  = SUM(( GND ) + ( \phi_control|count_reg [7] ) + ( \hybrid_control_mixed_inst|Add0~26  ))
// \hybrid_control_mixed_inst|Add0~30  = CARRY(( GND ) + ( \phi_control|count_reg [7] ) + ( \hybrid_control_mixed_inst|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phi_control|count_reg [7]),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add0~29_sumout ),
	.cout(\hybrid_control_mixed_inst|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add0~29 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add0~29 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y41_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal452~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal452~0_combout  = ( !\hybrid_control_mixed_inst|Add0~25_sumout  & ( !\hybrid_control_mixed_inst|Add0~17_sumout  & ( (!\hybrid_control_mixed_inst|Add0~9_sumout  & 
// (\hybrid_control_mixed_inst|Add0~13_sumout  & (\hybrid_control_mixed_inst|Add0~29_sumout  & !\hybrid_control_mixed_inst|Add0~21_sumout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~9_sumout ),
	.datab(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.datac(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datae(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.dataf(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal452~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal452~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal452~0 .lut_mask = 64'h0200000000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal452~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y40_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add0~33 (
// Equation(s):
// \hybrid_control_mixed_inst|Add0~33_sumout  = SUM(( GND ) + ( GND ) + ( \hybrid_control_mixed_inst|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add0~33 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add0~33 .lut_mask = 64'h0000FFFF00000000;
defparam \hybrid_control_mixed_inst|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y40_N30
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout  = ( \hybrid_control_mixed_inst|Add0~5_sumout  & ( (\delta_control|count_reg [0] & (!\hybrid_control_mixed_inst|Add0~33_sumout  & \hybrid_control_mixed_inst|Add0~1_sumout )) ) )

	.dataa(gnd),
	.datab(!\delta_control|count_reg [0]),
	.datac(!\hybrid_control_mixed_inst|Add0~33_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0 .lut_mask = 64'h0000000000300030;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y40_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout  = ( \hybrid_control_mixed_inst|Add0~5_sumout  & ( (\delta_control|count_reg [0] & (!\hybrid_control_mixed_inst|Add0~33_sumout  & !\hybrid_control_mixed_inst|Add0~1_sumout )) ) )

	.dataa(gnd),
	.datab(!\delta_control|count_reg [0]),
	.datac(!\hybrid_control_mixed_inst|Add0~33_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0 .lut_mask = 64'h0000000030003000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y40_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout  & ( !\hybrid_control_mixed_inst|Add0~29_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y41_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal428~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal428~0_combout  = ( \hybrid_control_mixed_inst|Add0~25_sumout  & ( (\hybrid_control_mixed_inst|Add0~17_sumout  & (\hybrid_control_mixed_inst|Add0~21_sumout  & 
// (\hybrid_control_mixed_inst|Add0~13_sumout  & \hybrid_control_mixed_inst|Add0~9_sumout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datab(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datac(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal428~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal428~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal428~0 .lut_mask = 64'h0000000000010001;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal428~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y40_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideNor0~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideNor0~0_combout  = ( !\hybrid_control_mixed_inst|Add0~5_sumout  & ( (!\delta_control|count_reg [0] & !\hybrid_control_mixed_inst|Add0~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\delta_control|count_reg [0]),
	.datad(!\hybrid_control_mixed_inst|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideNor0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideNor0~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideNor0~0 .lut_mask = 64'hF000F00000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideNor0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y41_N30
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideNor0~1 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideNor0~1_combout  = ( \hybrid_control_mixed_inst|Add0~9_sumout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideNor0~0_combout  & !\hybrid_control_mixed_inst|Add0~13_sumout ) ) ) # ( 
// !\hybrid_control_mixed_inst|Add0~9_sumout  & ( !\hybrid_control_mixed_inst|Add0~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideNor0~0_combout ),
	.datad(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideNor0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideNor0~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideNor0~1 .lut_mask = 64'hFF00FF000F000F00;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideNor0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y40_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1_combout  = ( \hybrid_control_mixed_inst|Add0~17_sumout  & ( \hybrid_control_mixed_inst|Add0~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y41_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideNor0~2 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideNor0~2_combout  = ( !\hybrid_control_mixed_inst|Add0~33_sumout  & ( (!\hybrid_control_mixed_inst|Add0~29_sumout ) # ((!\hybrid_control_mixed_inst|Add0~25_sumout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1_combout ) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideNor0~1_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideNor0~1_combout ),
	.datac(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideNor0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideNor0~2 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideNor0~2 .lut_mask = 64'hFABAFABA00000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideNor0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y41_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~3 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~3_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideNor0~2_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal452~0_combout  & 
// (((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal428~0_combout )))) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal452~0_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal428~0_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal452~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal428~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideNor0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~3 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~3 .lut_mask = 64'h00000000EEE0EEE0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y40_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout  = ( !\hybrid_control_mixed_inst|Add0~33_sumout  & ( (!\delta_control|count_reg [0] & (\hybrid_control_mixed_inst|Add0~5_sumout  & !\hybrid_control_mixed_inst|Add0~1_sumout )) ) )

	.dataa(gnd),
	.datab(!\delta_control|count_reg [0]),
	.datac(!\hybrid_control_mixed_inst|Add0~5_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0 .lut_mask = 64'h0C000C0000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y40_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout  = ( \hybrid_control_mixed_inst|Add0~25_sumout  & ( (\hybrid_control_mixed_inst|Add0~13_sumout  & (!\hybrid_control_mixed_inst|Add0~9_sumout  & 
// !\hybrid_control_mixed_inst|Add0~29_sumout )) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~9_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0 .lut_mask = 64'h0000000050005000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y40_N30
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal420~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal420~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal420~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal420~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal420~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal420~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y40_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout  = ( !\hybrid_control_mixed_inst|Add0~33_sumout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideNor0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideNor0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y43_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal516~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal516~0_combout  = ( \hybrid_control_mixed_inst|Add0~13_sumout  & ( !\hybrid_control_mixed_inst|Add0~9_sumout  & ( (\hybrid_control_mixed_inst|Add0~29_sumout  & 
// (\hybrid_control_mixed_inst|Add0~21_sumout  & (!\hybrid_control_mixed_inst|Add0~17_sumout  & !\hybrid_control_mixed_inst|Add0~25_sumout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datab(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datac(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datae(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.dataf(!\hybrid_control_mixed_inst|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal516~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal516~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal516~0 .lut_mask = 64'h0000100000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal516~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y41_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~2 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~2_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal516~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal420~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout )))) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal516~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal420~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal420~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal516~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~2 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~2 .lut_mask = 64'hFCFCFCFCA800A800;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y40_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout  = ( !\hybrid_control_mixed_inst|Add0~5_sumout  & ( (\delta_control|count_reg [0] & (!\hybrid_control_mixed_inst|Add0~33_sumout  & !\hybrid_control_mixed_inst|Add0~1_sumout )) ) )

	.dataa(gnd),
	.datab(!\delta_control|count_reg [0]),
	.datac(!\hybrid_control_mixed_inst|Add0~33_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0 .lut_mask = 64'h3000300000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y40_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout  & ( !\hybrid_control_mixed_inst|Add0~29_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y41_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout  = ( \hybrid_control_mixed_inst|Add0~9_sumout  & ( (\hybrid_control_mixed_inst|Add0~25_sumout  & (!\hybrid_control_mixed_inst|Add0~13_sumout  & 
// (\hybrid_control_mixed_inst|Add0~17_sumout  & !\hybrid_control_mixed_inst|Add0~21_sumout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datab(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.datac(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0 .lut_mask = 64'h0000000004000400;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X73_Y40_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout  = ( !\hybrid_control_mixed_inst|Add0~25_sumout  & ( (!\hybrid_control_mixed_inst|Add0~13_sumout  & (\hybrid_control_mixed_inst|Add0~9_sumout  & 
// (!\hybrid_control_mixed_inst|Add0~17_sumout  & !\hybrid_control_mixed_inst|Add0~21_sumout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.datab(!\hybrid_control_mixed_inst|Add0~9_sumout ),
	.datac(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1 .lut_mask = 64'h2000200000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y40_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout  = ( \hybrid_control_mixed_inst|Add0~25_sumout  & ( (!\hybrid_control_mixed_inst|Add0~13_sumout  & (!\hybrid_control_mixed_inst|Add0~9_sumout  & 
// !\hybrid_control_mixed_inst|Add0~29_sumout )) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~9_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0 .lut_mask = 64'h00000000A000A000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y39_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout  = ( \hybrid_control_mixed_inst|Add0~21_sumout  & ( !\hybrid_control_mixed_inst|Add0~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0 .lut_mask = 64'h00000000FF00FF00;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y38_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal377~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal377~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal377~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal377~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal377~0 .lut_mask = 64'h0000000000330033;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal377~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y41_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout  = ( !\hybrid_control_mixed_inst|Add0~33_sumout  & ( (\delta_control|count_reg [0] & (\hybrid_control_mixed_inst|Add0~1_sumout  & !\hybrid_control_mixed_inst|Add0~5_sumout )) ) )

	.dataa(gnd),
	.datab(!\delta_control|count_reg [0]),
	.datac(!\hybrid_control_mixed_inst|Add0~1_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0 .lut_mask = 64'h0300030000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y41_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout  = ( !\hybrid_control_mixed_inst|Add0~29_sumout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1 .lut_mask = 64'h0F0F0F0F00000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y41_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~0_combout  = ( !\hybrid_control_mixed_inst|Add0~25_sumout  & ( (!\hybrid_control_mixed_inst|Add0~13_sumout  & (\hybrid_control_mixed_inst|Add0~29_sumout  & 
// \hybrid_control_mixed_inst|Add0~9_sumout )) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.datac(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~0 .lut_mask = 64'h000C000C00000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y41_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~0_combout  = ( !\hybrid_control_mixed_inst|Add0~21_sumout  & ( \hybrid_control_mixed_inst|Add0~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~0 .lut_mask = 64'h00FF00FF00000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y38_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal480~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal480~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal480~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal480~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal480~0 .lut_mask = 64'h00000000000F000F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal480~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y38_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal480~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal377~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout )))) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal480~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal377~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal377~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal480~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~0 .lut_mask = 64'hFA00C80000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y40_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout  & ( !\hybrid_control_mixed_inst|Add0~29_sumout  ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1 .lut_mask = 64'h00000000AAAAAAAA;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X73_Y40_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~0_combout  = ( \hybrid_control_mixed_inst|Add0~25_sumout  & ( (\hybrid_control_mixed_inst|Add0~17_sumout  & (\hybrid_control_mixed_inst|Add0~21_sumout  & 
// (!\hybrid_control_mixed_inst|Add0~13_sumout  & \hybrid_control_mixed_inst|Add0~9_sumout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datab(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datac(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~0 .lut_mask = 64'h0000000000100010;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y40_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~1 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~1_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y41_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~2 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~2_combout  = ( !\hybrid_control_mixed_inst|Add0~17_sumout  & ( (!\hybrid_control_mixed_inst|Add0~21_sumout  & (!\hybrid_control_mixed_inst|Add0~13_sumout  & 
// (!\hybrid_control_mixed_inst|Add0~25_sumout  & !\hybrid_control_mixed_inst|Add0~9_sumout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datab(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.datac(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~2 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~2 .lut_mask = 64'h8000800000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y40_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~1 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~1_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~29_sumout  & 
// (((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~0_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~2_combout ))) # 
// (\hybrid_control_mixed_inst|Add0~29_sumout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~0_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~2_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~1 .lut_mask = 64'h0000000003AB03AB;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y38_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal360~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal360~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal360~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal360~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal360~0 .lut_mask = 64'h00000000000F000F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal360~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y43_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal484~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal484~0_combout  = ( !\hybrid_control_mixed_inst|Add0~25_sumout  & ( \hybrid_control_mixed_inst|Add0~17_sumout  & ( (\hybrid_control_mixed_inst|Add0~29_sumout  & 
// (!\hybrid_control_mixed_inst|Add0~21_sumout  & (!\hybrid_control_mixed_inst|Add0~9_sumout  & \hybrid_control_mixed_inst|Add0~13_sumout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datab(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datac(!\hybrid_control_mixed_inst|Add0~9_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.datae(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.dataf(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal484~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal484~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal484~0 .lut_mask = 64'h0000000000400000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal484~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y38_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal360~0_combout  & 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal484~0_combout ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal360~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal360~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal484~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~0 .lut_mask = 64'hF0F0F0F0F000F000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y40_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~1 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~1_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~1_combout  & 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~1 .lut_mask = 64'h00000000F000F000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y39_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout  = ( \hybrid_control_mixed_inst|Add0~9_sumout  & ( (\hybrid_control_mixed_inst|Add0~25_sumout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout  & 
// !\hybrid_control_mixed_inst|Add0~13_sumout )) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout ),
	.datad(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0 .lut_mask = 64'h0000000003000300;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y41_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal213~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal213~0_combout  = ( !\hybrid_control_mixed_inst|Add0~9_sumout  & ( (!\hybrid_control_mixed_inst|Add0~21_sumout  & (!\hybrid_control_mixed_inst|Add0~13_sumout  & 
// \hybrid_control_mixed_inst|Add0~17_sumout )) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datac(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal213~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal213~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal213~0 .lut_mask = 64'h00C000C000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal213~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y41_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~0_combout  = ( !\hybrid_control_mixed_inst|Add0~21_sumout  & ( (\hybrid_control_mixed_inst|Add0~9_sumout  & !\hybrid_control_mixed_inst|Add0~13_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~9_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~0 .lut_mask = 64'h0F000F0000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y43_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~1 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~1_combout  = ( \hybrid_control_mixed_inst|Add0~5_sumout  & ( (!\delta_control|count_reg [0] & (!\hybrid_control_mixed_inst|Add0~33_sumout  & \hybrid_control_mixed_inst|Add0~1_sumout )) ) )

	.dataa(gnd),
	.datab(!\delta_control|count_reg [0]),
	.datac(!\hybrid_control_mixed_inst|Add0~33_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~1 .lut_mask = 64'h0000000000C000C0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y41_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~5 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~5_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~1_combout  & ( 
// (!\hybrid_control_mixed_inst|Add0~29_sumout  & ((!\hybrid_control_mixed_inst|Add0~25_sumout  & ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal213~0_combout ))) # (\hybrid_control_mixed_inst|Add0~25_sumout  & 
// (!\hybrid_control_mixed_inst|Add0~17_sumout )))) # (\hybrid_control_mixed_inst|Add0~29_sumout  & (!\hybrid_control_mixed_inst|Add0~17_sumout  & ((!\hybrid_control_mixed_inst|Add0~25_sumout )))) ) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~1_combout  & ( (!\hybrid_control_mixed_inst|Add0~29_sumout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal213~0_combout  & !\hybrid_control_mixed_inst|Add0~25_sumout )) ) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datab(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal213~0_combout ),
	.datad(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~5 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~5 .lut_mask = 64'h000000000A004E88;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y41_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal312~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal312~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~17_sumout  & !\hybrid_control_mixed_inst|Add0~21_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal312~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal312~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal312~0 .lut_mask = 64'h00000000F000F000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal312~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y41_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal212~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal212~0_combout  = ( !\hybrid_control_mixed_inst|Add0~9_sumout  & ( (\hybrid_control_mixed_inst|Add0~17_sumout  & (!\hybrid_control_mixed_inst|Add0~13_sumout  & 
// !\hybrid_control_mixed_inst|Add0~25_sumout )) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datac(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal212~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal212~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal212~0 .lut_mask = 64'h3000300000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal212~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y44_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal212~1 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal212~1_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~21_sumout  & (!\hybrid_control_mixed_inst|Add0~29_sumout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal212~0_combout )) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal212~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal212~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal212~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal212~1 .lut_mask = 64'h0000000000A000A0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal212~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y41_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~4 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~4_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal212~1_combout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal312~0_combout  ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal212~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal312~0_combout ),
	.datad(gnd),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal212~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~4 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~4 .lut_mask = 64'hFFFFF0F000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y40_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout  = ( !\hybrid_control_mixed_inst|Add0~25_sumout  & ( (!\hybrid_control_mixed_inst|Add0~13_sumout  & (!\hybrid_control_mixed_inst|Add0~9_sumout  & 
// \hybrid_control_mixed_inst|Add0~29_sumout )) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.datac(!\hybrid_control_mixed_inst|Add0~9_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0 .lut_mask = 64'h00C000C000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y43_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal441~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal441~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~17_sumout  & (!\hybrid_control_mixed_inst|Add0~21_sumout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout )) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal441~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal441~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal441~0 .lut_mask = 64'h0000000000A000A0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal441~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y40_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~0_combout  = ( !\hybrid_control_mixed_inst|Add0~25_sumout  & ( (!\hybrid_control_mixed_inst|Add0~21_sumout  & (\hybrid_control_mixed_inst|Add0~29_sumout  & 
// (\hybrid_control_mixed_inst|Add0~9_sumout  & \hybrid_control_mixed_inst|Add0~13_sumout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datab(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datac(!\hybrid_control_mixed_inst|Add0~9_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~0 .lut_mask = 64'h0002000200000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y41_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal467~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal467~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~17_sumout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal467~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal467~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal467~0 .lut_mask = 64'h0000000000F000F0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal467~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y40_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout  = ( !\hybrid_control_mixed_inst|Add0~5_sumout  & ( (!\delta_control|count_reg [0] & (!\hybrid_control_mixed_inst|Add0~33_sumout  & \hybrid_control_mixed_inst|Add0~1_sumout )) ) )

	.dataa(gnd),
	.datab(!\delta_control|count_reg [0]),
	.datac(!\hybrid_control_mixed_inst|Add0~33_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0 .lut_mask = 64'h00C000C000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y40_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal524~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal524~0_combout  = ( !\hybrid_control_mixed_inst|Add0~25_sumout  & ( (\hybrid_control_mixed_inst|Add0~13_sumout  & (\hybrid_control_mixed_inst|Add0~9_sumout  & 
// \hybrid_control_mixed_inst|Add0~29_sumout )) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.datac(!\hybrid_control_mixed_inst|Add0~9_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal524~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal524~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal524~0 .lut_mask = 64'h0003000300000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal524~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y41_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~1 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~1_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~21_sumout  & (!\hybrid_control_mixed_inst|Add0~17_sumout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout )) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~21_sumout  & (!\hybrid_control_mixed_inst|Add0~17_sumout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal524~0_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datab(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal524~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~1 .lut_mask = 64'h0008000808080808;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y43_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~6 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~6_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~1_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal441~0_combout  & 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal467~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal441~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal467~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~6 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~6 .lut_mask = 64'hF000F00000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y41_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~7 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~7_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~4_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~6_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~5_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~5_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~4_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~7 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~7 .lut_mask = 64'h000000000000FC00;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y41_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal340~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal340~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal340~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal340~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal340~0 .lut_mask = 64'h00000000000F000F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal340~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y39_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  = ( !\hybrid_control_mixed_inst|Add0~25_sumout  & ( (\hybrid_control_mixed_inst|Add0~9_sumout  & \hybrid_control_mixed_inst|Add0~13_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~9_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0 .lut_mask = 64'h000F000F00000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y40_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout  = ( !\hybrid_control_mixed_inst|Add0~29_sumout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1 .lut_mask = 64'h00FF00FF00000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y39_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal270~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal270~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal270~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal270~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal270~0 .lut_mask = 64'h00000000000F000F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal270~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y40_N30
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal343~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal343~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal343~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal343~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal343~0 .lut_mask = 64'h00000000000F000F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal343~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y44_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal376~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal376~0_combout  = ( !\hybrid_control_mixed_inst|Add0~17_sumout  & ( (\hybrid_control_mixed_inst|Add0~21_sumout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal376~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal376~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal376~0 .lut_mask = 64'h000F000F00000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal376~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y43_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal508~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal508~0_combout  = ( \hybrid_control_mixed_inst|Add0~9_sumout  & ( !\hybrid_control_mixed_inst|Add0~13_sumout  & ( (\hybrid_control_mixed_inst|Add0~29_sumout  & 
// (\hybrid_control_mixed_inst|Add0~21_sumout  & (!\hybrid_control_mixed_inst|Add0~25_sumout  & !\hybrid_control_mixed_inst|Add0~17_sumout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datab(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datac(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datae(!\hybrid_control_mixed_inst|Add0~9_sumout ),
	.dataf(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal508~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal508~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal508~0 .lut_mask = 64'h0000100000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal508~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y44_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~2 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~2_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal508~0_combout  & ( ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal376~0_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal508~0_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal376~0_combout ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal376~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal508~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~2 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~2 .lut_mask = 64'h000F000F333F333F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y38_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal502~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal502~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~17_sumout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout  & \hybrid_control_mixed_inst|Add0~21_sumout )) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout ),
	.datad(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal502~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal502~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal502~0 .lut_mask = 64'h00000000000C000C;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal502~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y38_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout  = ( !\hybrid_control_mixed_inst|Add0~25_sumout  & ( (\hybrid_control_mixed_inst|Add0~17_sumout  & (\hybrid_control_mixed_inst|Add0~13_sumout  & 
// (\hybrid_control_mixed_inst|Add0~9_sumout  & !\hybrid_control_mixed_inst|Add0~21_sumout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datab(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.datac(!\hybrid_control_mixed_inst|Add0~9_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1 .lut_mask = 64'h0100010000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y40_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  = ( !\hybrid_control_mixed_inst|Add0~29_sumout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout  ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1 .lut_mask = 64'h5555555500000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y41_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~0_combout  = ( \hybrid_control_mixed_inst|Add0~13_sumout  & ( \hybrid_control_mixed_inst|Add0~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y41_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~0_combout  & 
// \hybrid_control_mixed_inst|Add0~25_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~0_combout ),
	.datad(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0 .lut_mask = 64'h00000000000F000F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y38_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~15 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~15_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal502~0_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout )))) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal502~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal502~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~15 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~15 .lut_mask = 64'hA8A8A8A8A800A800;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y39_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout  = ( !\hybrid_control_mixed_inst|Add0~25_sumout  & ( (\hybrid_control_mixed_inst|Add0~9_sumout  & (!\hybrid_control_mixed_inst|Add0~13_sumout  & 
// (\hybrid_control_mixed_inst|Add0~21_sumout  & !\hybrid_control_mixed_inst|Add0~17_sumout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~9_sumout ),
	.datab(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.datac(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0 .lut_mask = 64'h0400040000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y38_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal277~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal277~0_combout  = ( \hybrid_control_mixed_inst|Add0~17_sumout  & ( (!\hybrid_control_mixed_inst|Add0~9_sumout  & (!\hybrid_control_mixed_inst|Add0~13_sumout  & 
// \hybrid_control_mixed_inst|Add0~21_sumout )) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~9_sumout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal277~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal277~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal277~0 .lut_mask = 64'h0000000000A000A0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal277~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y41_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal215~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal215~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~25_sumout  & !\hybrid_control_mixed_inst|Add0~29_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal215~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal215~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal215~0 .lut_mask = 64'h00000000F000F000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal215~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X73_Y40_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout  = ( !\hybrid_control_mixed_inst|Add0~29_sumout  & ( (!\delta_control|count_reg [0] & (\hybrid_control_mixed_inst|Add0~1_sumout  & (\hybrid_control_mixed_inst|Add0~5_sumout  & 
// !\hybrid_control_mixed_inst|Add0~33_sumout ))) ) )

	.dataa(!\delta_control|count_reg [0]),
	.datab(!\hybrid_control_mixed_inst|Add0~1_sumout ),
	.datac(!\hybrid_control_mixed_inst|Add0~5_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~33_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0 .lut_mask = 64'h0200020000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y39_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~13 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~13_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal277~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout  & 
// ((!\hybrid_control_mixed_inst|Add0~25_sumout ) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout ))) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal277~0_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout ),
	.datad(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal277~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~13 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~13 .lut_mask = 64'h0505050555055505;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y38_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~14 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~14_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~13_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal277~0_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal215~0_combout )))) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal277~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal215~0_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal277~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal215~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~14 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~14 .lut_mask = 64'hFAC8FAC800000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y41_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~16 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~16_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~15_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~14_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal340~0_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal270~0_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal343~0_combout  & 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~2_combout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal340~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal270~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal343~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~2_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~15_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~16 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~16 .lut_mask = 64'h0000000000008000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y40_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~17 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~17_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~7_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~16_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~3_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~2_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~1_combout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~3_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~2_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~1_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~7_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~17 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~17 .lut_mask = 64'h0000000000000001;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X73_Y40_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~17_sumout  & (!\hybrid_control_mixed_inst|Add0~21_sumout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ))) # (\hybrid_control_mixed_inst|Add0~17_sumout  & (((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datab(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~0 .lut_mask = 64'h00000000085D085D;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y43_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal314~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal314~0_combout  = ( \hybrid_control_mixed_inst|Add0~25_sumout  & ( (!\hybrid_control_mixed_inst|Add0~9_sumout  & (!\hybrid_control_mixed_inst|Add0~17_sumout  & 
// (!\hybrid_control_mixed_inst|Add0~29_sumout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~1_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~9_sumout ),
	.datab(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datac(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal314~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal314~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal314~0 .lut_mask = 64'h0000000000800080;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal314~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y43_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout  = ( !\hybrid_control_mixed_inst|Add0~25_sumout  & ( (!\hybrid_control_mixed_inst|Add0~17_sumout  & (\hybrid_control_mixed_inst|Add0~13_sumout  & 
// (!\hybrid_control_mixed_inst|Add0~21_sumout  & !\hybrid_control_mixed_inst|Add0~9_sumout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datab(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.datac(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0 .lut_mask = 64'h2000200000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y43_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~1 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~1_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout  & ( ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal314~0_combout  & 
// (\hybrid_control_mixed_inst|Add0~13_sumout  & !\hybrid_control_mixed_inst|Add0~21_sumout ))) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal314~0_combout  & (\hybrid_control_mixed_inst|Add0~13_sumout  & !\hybrid_control_mixed_inst|Add0~21_sumout )) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal314~0_combout ),
	.datab(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.datac(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~1 .lut_mask = 64'h1010101010FF10FF;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y40_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout  & ( !\hybrid_control_mixed_inst|Add0~29_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1 .lut_mask = 64'h00000000F0F0F0F0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y44_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout  = ( !\hybrid_control_mixed_inst|Add0~17_sumout  & ( !\hybrid_control_mixed_inst|Add0~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1 .lut_mask = 64'hF0F0F0F000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y41_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~0_combout  & 
// \hybrid_control_mixed_inst|Add0~25_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~0_combout ),
	.datad(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0 .lut_mask = 64'h00000000000F000F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X73_Y40_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal526~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal526~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal524~0_combout  & ( (\hybrid_control_mixed_inst|Add0~21_sumout  & (!\hybrid_control_mixed_inst|Add0~17_sumout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout )) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datac(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal524~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal526~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal526~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal526~0 .lut_mask = 64'h0000000000300030;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal526~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y40_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal526~0_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ))) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal526~0_combout  ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal526~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~0 .lut_mask = 64'hFF00FF00FA00FA00;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y44_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout  = ( \hybrid_control_mixed_inst|Add0~9_sumout  & ( (!\hybrid_control_mixed_inst|Add0~13_sumout  & (\hybrid_control_mixed_inst|Add0~17_sumout  & 
// \hybrid_control_mixed_inst|Add0~21_sumout )) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.datac(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0 .lut_mask = 64'h00000000000C000C;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y40_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~25_sumout  & 
// (((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ))) # 
// (\hybrid_control_mixed_inst|Add0~25_sumout  & (((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout )))) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~0 .lut_mask = 64'h000F000F222F222F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y40_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~1 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~1_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~0_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~1 .lut_mask = 64'h00FA00FA00000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y40_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal528~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal528~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout  & ( (\hybrid_control_mixed_inst|Add0~21_sumout  & (!\hybrid_control_mixed_inst|Add0~17_sumout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal524~0_combout )) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datac(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal524~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal528~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal528~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal528~0 .lut_mask = 64'h0000000000300030;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal528~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y40_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~2 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~2_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal528~0_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout )))) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal528~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal528~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~2 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~2 .lut_mask = 64'hAAA0AAA088808880;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X73_Y40_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~4 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~4_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~25_sumout  & 
// ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ))) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~4 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~4 .lut_mask = 64'h000000000CCC0CCC;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y40_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal372~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal372~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal372~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal372~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal372~0 .lut_mask = 64'h00000000000F000F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal372~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y39_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal374~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal374~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~17_sumout  & (\hybrid_control_mixed_inst|Add0~21_sumout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout )) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal374~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal374~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal374~0 .lut_mask = 64'h00000000000A000A;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal374~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y43_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal290~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal290~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout  & 
// !\hybrid_control_mixed_inst|Add0~25_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.datad(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal290~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal290~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal290~0 .lut_mask = 64'h000000000F000F00;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal290~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y44_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout  = ( !\hybrid_control_mixed_inst|Add0~25_sumout  & ( (\hybrid_control_mixed_inst|Add0~21_sumout  & (!\hybrid_control_mixed_inst|Add0~17_sumout  & 
// (!\hybrid_control_mixed_inst|Add0~13_sumout  & !\hybrid_control_mixed_inst|Add0~9_sumout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datab(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datac(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0 .lut_mask = 64'h4000400000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y40_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal532~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal532~0_combout  = ( \hybrid_control_mixed_inst|Add0~17_sumout  & ( (\hybrid_control_mixed_inst|Add0~21_sumout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal532~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal532~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal532~0 .lut_mask = 64'h00000000000F000F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal532~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y43_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~3 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~3_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal532~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal290~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout )))) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal532~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal290~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal290~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal532~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~3 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~3 .lut_mask = 64'hF0C0F0C0A080A080;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y40_N30
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~5 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~5_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~3_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~4_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal372~0_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal374~0_combout )) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~4_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal372~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal374~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~5 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~5 .lut_mask = 64'h00000000A000A000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y41_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout  = ( !\hybrid_control_mixed_inst|Add0~17_sumout  & ( (\hybrid_control_mixed_inst|Add0~13_sumout  & (!\hybrid_control_mixed_inst|Add0~9_sumout  & 
// (\hybrid_control_mixed_inst|Add0~21_sumout  & !\hybrid_control_mixed_inst|Add0~25_sumout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.datab(!\hybrid_control_mixed_inst|Add0~9_sumout ),
	.datac(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0 .lut_mask = 64'h0400040000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y40_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal341~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal341~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal341~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal341~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal341~0 .lut_mask = 64'h00000000000F000F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal341~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y40_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~0_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal341~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout )))) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal341~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout ) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal341~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~0 .lut_mask = 64'hFFAA0000C0800000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y40_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~6DUPLICATE (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~6DUPLICATE_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~5_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~0_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~1_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~1_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~2_combout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~2_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~5_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~6DUPLICATE_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~6DUPLICATE .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~6DUPLICATE .lut_mask = 64'h0000000000000008;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~6DUPLICATE .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y39_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout  & ( (\hybrid_control_mixed_inst|Add0~9_sumout  & (\hybrid_control_mixed_inst|Add0~25_sumout  & 
// \hybrid_control_mixed_inst|Add0~13_sumout )) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~9_sumout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0 .lut_mask = 64'h0000000000050005;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y39_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal344~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal344~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal344~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal344~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal344~0 .lut_mask = 64'h00000000000F000F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal344~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y41_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~0_combout  = ( \hybrid_control_mixed_inst|Add0~17_sumout  & ( (\hybrid_control_mixed_inst|Add0~1_sumout  & (!\delta_control|count_reg [0] & (\hybrid_control_mixed_inst|Add0~5_sumout  & 
// !\hybrid_control_mixed_inst|Add0~33_sumout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~1_sumout ),
	.datab(!\delta_control|count_reg [0]),
	.datac(!\hybrid_control_mixed_inst|Add0~5_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~33_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~0 .lut_mask = 64'h0000000004000400;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y39_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~1 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~1_combout  = ( !\hybrid_control_mixed_inst|Add0~9_sumout  & ( (!\hybrid_control_mixed_inst|Add0~21_sumout  & \hybrid_control_mixed_inst|Add0~13_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~1 .lut_mask = 64'h00F000F000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y41_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal490~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal490~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~1_combout  & ( (\hybrid_control_mixed_inst|Add0~29_sumout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~0_combout  & !\hybrid_control_mixed_inst|Add0~25_sumout )) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~0_combout ),
	.datad(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal490~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal490~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal490~0 .lut_mask = 64'h0000000005000500;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal490~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y39_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~0_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal490~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal344~0_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ))) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal344~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal490~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~0 .lut_mask = 64'hFC00FC0000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y40_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal505~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal505~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout  & ( 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal505~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal505~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal505~0 .lut_mask = 64'h00000000000000FF;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal505~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y39_N30
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~1 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~1_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal505~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ) # 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal505~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~1 .lut_mask = 64'hFECCFECC00000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y44_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~1 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~1_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout  ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout )) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~1 .lut_mask = 64'h000300030F0F0F0F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y39_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~2 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~2_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~1_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~0_combout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~1_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~2 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~2 .lut_mask = 64'h000E000E00000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y41_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~1 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~1_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout  & ( (\hybrid_control_mixed_inst|Add0~21_sumout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~1 .lut_mask = 64'h00000000000F000F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y41_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~2 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~2_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~1_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ) # 
// (\hybrid_control_mixed_inst|Add0~25_sumout )))) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~1_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ) ) ) ) # ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~1_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ) # 
// (\hybrid_control_mixed_inst|Add0~25_sumout ))) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~1_combout  ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ),
	.datab(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~2 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~2 .lut_mask = 64'hF0F0B0B0F000B000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y39_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0_combout  = ( \hybrid_control_mixed_inst|Add0~17_sumout  & ( (!\hybrid_control_mixed_inst|Add0~21_sumout  & (\hybrid_control_mixed_inst|Add0~9_sumout  & 
// !\hybrid_control_mixed_inst|Add0~13_sumout )) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~9_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0 .lut_mask = 64'h000000000A000A00;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y41_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal357~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal357~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal357~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal357~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal357~0 .lut_mask = 64'h00000000000F000F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal357~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y44_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal395~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal395~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal395~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal395~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal395~0 .lut_mask = 64'h00000000000F000F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal395~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y39_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~3 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~3_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal357~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal395~0_combout  & ( 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout )) # (\hybrid_control_mixed_inst|Add0~25_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal357~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal395~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~3 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~3 .lut_mask = 64'hFFF3000000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y39_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~7 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~7_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout  & (!\hybrid_control_mixed_inst|Add0~29_sumout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ))) # 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout  & ((!\hybrid_control_mixed_inst|Add0~29_sumout ) # ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal532~0_combout )))) ) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout  & 
// ((!\hybrid_control_mixed_inst|Add0~29_sumout ) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal532~0_combout ))) ) ) ) # ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout  & (!\hybrid_control_mixed_inst|Add0~29_sumout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ))) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout  & (((!\hybrid_control_mixed_inst|Add0~29_sumout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal532~0_combout ))) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal532~0_combout ) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ),
	.datab(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal532~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~7 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~7 .lut_mask = 64'h00550C5D44554C5D;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y38_N30
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout  = ( \hybrid_control_mixed_inst|Add0~17_sumout  & ( (!\hybrid_control_mixed_inst|Add0~9_sumout  & (\hybrid_control_mixed_inst|Add0~13_sumout  & 
// (!\hybrid_control_mixed_inst|Add0~25_sumout  & \hybrid_control_mixed_inst|Add0~21_sumout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~9_sumout ),
	.datab(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.datac(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0 .lut_mask = 64'h0000000000200020;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y40_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal437~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal437~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~17_sumout  & (!\hybrid_control_mixed_inst|Add0~21_sumout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout )) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datac(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal437~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal437~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal437~0 .lut_mask = 64'h0000000000C000C0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal437~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y40_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal504~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal504~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~17_sumout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout  & \hybrid_control_mixed_inst|Add0~21_sumout )) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout ),
	.datad(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal504~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal504~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal504~0 .lut_mask = 64'h00000000000A000A;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal504~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y39_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~4 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~4_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal437~0_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal504~0_combout )) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal437~0_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal504~0_combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal437~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal504~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~4 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~4 .lut_mask = 64'hF000F000A000A000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y41_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~17_sumout  & \hybrid_control_mixed_inst|Add0~25_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0 .lut_mask = 64'h0000000000F000F0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y41_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~8 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~8_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout  & 
// ((!\hybrid_control_mixed_inst|Add0~29_sumout ) # ((!\hybrid_control_mixed_inst|Add0~17_sumout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~0_combout )))) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout  
// & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout  & (!\hybrid_control_mixed_inst|Add0~17_sumout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~0_combout )) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ),
	.datab(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datac(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~8 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~8 .lut_mask = 64'h0050005044544454;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y39_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~5 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~5_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~8_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~4_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~2_combout ))) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~4_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~2_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~5 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~5 .lut_mask = 64'h0F0C0F0C00000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y39_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~6 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~6_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~5_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~2_combout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~2_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~3_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~7_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~2_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~2_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~3_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~7_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~6 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~6 .lut_mask = 64'h0000000001000100;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y40_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout  = ( !\hybrid_control_mixed_inst|Add0~21_sumout  & ( (!\hybrid_control_mixed_inst|Add0~9_sumout  & (\hybrid_control_mixed_inst|Add0~13_sumout  & 
// (\hybrid_control_mixed_inst|Add0~17_sumout  & !\hybrid_control_mixed_inst|Add0~25_sumout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~9_sumout ),
	.datab(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.datac(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0 .lut_mask = 64'h0200020000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y40_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~5 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~5_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ))) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout  & 
// (((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ))) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~5 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~5 .lut_mask = 64'h0055005503570357;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y40_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~1 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~1_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~1 .lut_mask = 64'h00000000000F000F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y44_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout  & ( (\hybrid_control_mixed_inst|Add0~17_sumout  & !\hybrid_control_mixed_inst|Add0~21_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0 .lut_mask = 64'h000000000F000F00;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X73_Y40_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ) # 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~0 .lut_mask = 64'h000000000FFF0FFF;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X73_Y40_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~1 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~1_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1_combout ) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout  & ( 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~0_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1_combout  & 
// \hybrid_control_mixed_inst|Add0~25_sumout )) ) ) ) # ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~0_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1_combout  & ((!\hybrid_control_mixed_inst|Add0~25_sumout ) # 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout )))) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~0_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1_combout  & 
// \hybrid_control_mixed_inst|Add0~25_sumout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1_combout ),
	.datad(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~1 .lut_mask = 64'h0001030100030303;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X73_Y40_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~6 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~6_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~1_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~5_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~1_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~0_combout )) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~5_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~6 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~6 .lut_mask = 64'hA000A00000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y40_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout  & 
// (((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout )))) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout  & 
// ((!\hybrid_control_mixed_inst|Add0~21_sumout ) # ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout )))) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout ),
	.datab(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~0 .lut_mask = 64'h000F000F444F444F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y39_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~3 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~3_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~3 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~3 .lut_mask = 64'hFFF0FFF000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y39_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal356~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal356~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal356~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal356~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal356~0 .lut_mask = 64'h0000000000FF00FF;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal356~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y39_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~1 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~1_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal356~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout  ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal356~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~29_sumout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout )) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal356~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~1 .lut_mask = 64'h000A000A0F0F0F0F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y39_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout ) # 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~2_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~0 .lut_mask = 64'h000000000FFF0FFF;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y39_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~2 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~2_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout  ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~29_sumout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal428~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout )) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal428~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~2 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~2 .lut_mask = 64'h000C000C00FF00FF;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y39_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~4 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~4_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~2_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~3_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~1_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~0_combout )) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~3_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~4 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~4 .lut_mask = 64'h3000300000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y44_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal464~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal464~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~0_combout  & 
// !\hybrid_control_mixed_inst|Add0~17_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~0_combout ),
	.datad(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal464~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal464~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal464~0 .lut_mask = 64'h000000000F000F00;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal464~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y41_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal390~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal390~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~17_sumout  & (\hybrid_control_mixed_inst|Add0~21_sumout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout )) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datab(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal390~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal390~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal390~0 .lut_mask = 64'h0000000002020202;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal390~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y44_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~10 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~10_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal215~0_combout  & (((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout )))) # 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal215~0_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout )))) ) ) ) # ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal215~0_combout  & (((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout )))) # 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal215~0_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout )))) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal215~0_combout  & (((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout )))) # 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal215~0_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout )))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal215~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~10 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~10 .lut_mask = 64'hEEE0EEE0EEE00000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y39_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal444~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal444~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~0_combout  & ( !\hybrid_control_mixed_inst|Add0~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal444~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal444~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal444~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal444~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y39_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal444~0_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~0_combout ) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~0_combout  & ( 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal444~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~0_combout  ) ) ) # ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~0_combout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal444~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal444~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~0 .lut_mask = 64'h000000FF0F0F0FFF;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y44_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~11 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~11_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~10_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal464~0_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal390~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout )))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal464~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal390~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~10_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~11 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~11 .lut_mask = 64'h0000C08000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y41_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~7 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~7_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal452~0_combout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout  & ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout )))) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal452~0_combout  & 
// (((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ))) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal452~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal452~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~7 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~7 .lut_mask = 64'h0505050505370537;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y43_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal510~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal510~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal508~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal508~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal510~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal510~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal510~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal510~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y41_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal531~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal531~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal524~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal524~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal531~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal531~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal531~0 .lut_mask = 64'h00000000000F000F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal531~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y39_N30
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal446~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal446~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~21_sumout  & (!\hybrid_control_mixed_inst|Add0~17_sumout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout )) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datac(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal446~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal446~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal446~0 .lut_mask = 64'h0000000000C000C0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal446~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y43_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~8 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~8_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal446~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal516~0_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout )))) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal516~0_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal516~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal446~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~8 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~8 .lut_mask = 64'hFAC8FAC800000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y41_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~9 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~9_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal531~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~8_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~7_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal510~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal516~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout )))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal516~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~7_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal510~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal531~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~9 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~9 .lut_mask = 64'h00000000E0000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y40_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~12 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~12_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~11_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~9_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~6_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~4_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~6_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~4_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~11_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~12 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~12 .lut_mask = 64'h000000000000000F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y39_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~8 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~8_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout  & ( 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout  ) ) ) # ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout  & ( ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout ))) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout )) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~8 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~8 .lut_mask = 64'h000355570F0F5F5F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y38_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~9 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~9_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout ))) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout )))) # 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~2_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~2_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~9 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~9 .lut_mask = 64'hFCA8FCA8A8A8A8A8;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y43_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal310~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal310~0_combout  = ( !\hybrid_control_mixed_inst|Add0~21_sumout  & ( (!\hybrid_control_mixed_inst|Add0~17_sumout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal310~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal310~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal310~0 .lut_mask = 64'h00F000F000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal310~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y38_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal310~1 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal310~1_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal310~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal310~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal310~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal310~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal310~1 .lut_mask = 64'h0000000000FF00FF;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal310~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y41_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal426~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal426~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout  & ( (\hybrid_control_mixed_inst|Add0~21_sumout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal426~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal426~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal426~0 .lut_mask = 64'h00000000000F000F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal426~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y38_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~3 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~3_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal213~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal426~0_combout  & ( 
// (!\hybrid_control_mixed_inst|Add0~25_sumout  & (((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout )))) # (\hybrid_control_mixed_inst|Add0~25_sumout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout )))) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal213~0_combout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal426~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0_combout ) # ((!\hybrid_control_mixed_inst|Add0~25_sumout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout )) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0_combout ),
	.datab(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal213~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal426~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~3 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~3 .lut_mask = 64'hFFEEF32200000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y38_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~2 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~2_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout  & ( (((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal277~0_combout  & 
// !\hybrid_control_mixed_inst|Add0~25_sumout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal277~0_combout ),
	.datab(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~2 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~2 .lut_mask = 64'h000000004FFF4FFF;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y41_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal474~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal474~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~21_sumout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal474~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal474~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal474~0 .lut_mask = 64'h0000000000F000F0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal474~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y43_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal442~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal442~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~1_combout  & ( (\hybrid_control_mixed_inst|Add0~29_sumout  & (!\hybrid_control_mixed_inst|Add0~25_sumout  & 
// !\hybrid_control_mixed_inst|Add0~17_sumout )) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal442~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal442~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal442~0 .lut_mask = 64'h0000000050005000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal442~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y41_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~0_combout  = ( \hybrid_control_mixed_inst|Add0~9_sumout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal474~0_combout  & ((!\hybrid_control_mixed_inst|Add0~21_sumout ) # 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal442~0_combout ) # (\hybrid_control_mixed_inst|Add0~13_sumout )))) ) ) # ( !\hybrid_control_mixed_inst|Add0~9_sumout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal474~0_combout  
// ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal474~0_combout ),
	.datac(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal442~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~0 .lut_mask = 64'hCCCCCCCCCC8CCC8C;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y38_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~4 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~4_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~9_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal310~1_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~3_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~2_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~9_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal310~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~3_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~2_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~4 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~4 .lut_mask = 64'h0000000004000400;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y40_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~7 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~7_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout  & ( ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal213~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal215~0_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal213~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal215~0_combout ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal213~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal215~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~7 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~7 .lut_mask = 64'h003300330F3F0F3F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y38_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~10 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~10_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout  & ( ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~10 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~10 .lut_mask = 64'h0505050505FF05FF;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y43_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal442~1 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal442~1_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal442~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~13_sumout  & (!\hybrid_control_mixed_inst|Add0~9_sumout  & 
// !\hybrid_control_mixed_inst|Add0~21_sumout )) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.datac(!\hybrid_control_mixed_inst|Add0~9_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal442~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal442~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal442~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal442~1 .lut_mask = 64'h00000000C000C000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal442~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y44_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal524~1 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal524~1_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal524~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal524~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal524~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal524~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal524~1 .lut_mask = 64'h00000000000F000F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal524~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y41_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal439~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal439~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~17_sumout  & (!\hybrid_control_mixed_inst|Add0~21_sumout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout )) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datac(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal439~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal439~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal439~0 .lut_mask = 64'h0000000000C000C0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal439~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y44_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~3 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~3_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal439~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal524~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal524~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal439~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~3 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~3 .lut_mask = 64'hFF00FF0000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y38_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~11 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~11_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal442~1_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~3_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~10_combout  & (((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal444~0_combout )) # 
// (\hybrid_control_mixed_inst|Add0~17_sumout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal444~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~10_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal442~1_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~11 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~11 .lut_mask = 64'h00000000FD000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y38_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~9 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~9_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~7_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~11_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~8_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~4_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout )))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~8_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~4_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~7_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~9 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~9 .lut_mask = 64'h0000000000E00000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y40_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~1 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~1_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~1 .lut_mask = 64'h00000000000F000F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y43_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal325~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal325~0_combout  = ( !\hybrid_control_mixed_inst|Add0~21_sumout  & ( (!\hybrid_control_mixed_inst|Add0~17_sumout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout )) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal325~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal325~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal325~0 .lut_mask = 64'h000C000C00000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal325~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y39_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~4 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~4_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal508~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout ))) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal508~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout )))) # 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal420~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal420~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal508~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~4 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~4 .lut_mask = 64'hFCA8FCA8A8A8A8A8;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y39_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~19 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~19_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~4_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~1_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal325~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal428~0_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal428~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal325~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~19 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~19 .lut_mask = 64'h00000000E000E000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y39_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal376~1 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal376~1_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout  & ( (\hybrid_control_mixed_inst|Add0~21_sumout  & (!\hybrid_control_mixed_inst|Add0~17_sumout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout )) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datac(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal376~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal376~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal376~1 .lut_mask = 64'h0000000000300030;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal376~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y39_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~15 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~15_combout  = ( \hybrid_control_mixed_inst|Add0~17_sumout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal444~0_combout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal376~1_combout  ) ) ) # ( !\hybrid_control_mixed_inst|Add0~17_sumout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal444~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal376~1_combout )) ) ) ) # ( 
// \hybrid_control_mixed_inst|Add0~17_sumout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal444~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal376~1_combout  ) ) ) # ( !\hybrid_control_mixed_inst|Add0~17_sumout  & 
// ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal444~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal376~1_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~0_combout ) # 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout )))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal376~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~0_combout ),
	.datae(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal444~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~15 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~15 .lut_mask = 64'hF080F0F08080F0F0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y38_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal281~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal281~0_combout  = ( !\hybrid_control_mixed_inst|Add0~25_sumout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal277~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal277~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal281~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal281~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal281~0 .lut_mask = 64'h000F000F00000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal281~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y39_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~17 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~17_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout  ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~17 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~17 .lut_mask = 64'h000F000F0F0F0F0F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y43_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~16 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~16_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0_combout  & ( ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~1_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal442~0_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal215~0_combout ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~1_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal442~0_combout ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal215~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal442~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~16 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~16 .lut_mask = 64'h003300330F3F0F3F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y39_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~18 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~18_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal452~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~16_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal281~0_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~17_combout )) ) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal452~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~16_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal281~0_combout  & 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~17_combout ) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal281~0_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~17_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal452~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~18 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~18 .lut_mask = 64'hAA00A00000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y39_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~13 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~13_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal356~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout  ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal356~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & 
// (!\hybrid_control_mixed_inst|Add0~29_sumout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ),
	.datac(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal356~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~13 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~13 .lut_mask = 64'h0010001000FF00FF;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y43_N30
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal530~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal530~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal442~0_combout  & 
// \hybrid_control_mixed_inst|Add0~21_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal442~0_combout ),
	.datad(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal530~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal530~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal530~0 .lut_mask = 64'h00000000000F000F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal530~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y39_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~14 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~14_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal530~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~13_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ))) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~13_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal530~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~14 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~14 .lut_mask = 64'hFC00FC0000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y39_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal271~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal271~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal271~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal271~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal271~0 .lut_mask = 64'h00000000000F000F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal271~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y43_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~5 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~5_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout  & ( ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~5 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~5 .lut_mask = 64'h0303030303FF03FF;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y39_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~10 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~10_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout  & ( ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~10 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~10 .lut_mask = 64'h0505050505FF05FF;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y38_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal492~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal492~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout  & ( \hybrid_control_mixed_inst|Add0~29_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal492~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal492~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal492~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal492~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y39_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~11 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~11_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal492~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout  & 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal492~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal532~0_combout ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal532~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal492~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~11 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~11 .lut_mask = 64'hFFF0FFF0C0C0C0C0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X73_Y41_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal503~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal503~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal503~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal503~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal503~0 .lut_mask = 64'h00000000000F000F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal503~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y44_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~1 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~1_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal503~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ) # 
// ((!\hybrid_control_mixed_inst|Add0~21_sumout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal212~0_combout )) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ),
	.datac(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal212~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal503~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~1 .lut_mask = 64'hFFFCFFFC00000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y39_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~12 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~12_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~11_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~1_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal271~0_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~5_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~10_combout )) ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal271~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~5_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~10_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~11_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~12 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~12 .lut_mask = 64'h000000000000C000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y39_N30
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~20 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~20_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~14_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~12_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~19_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~15_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~18_combout )) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~19_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~15_combout ),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~18_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~14_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~20 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~20 .lut_mask = 64'h0000000000000011;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y40_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~9_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~20_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~17_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~6DUPLICATE_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~6_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~12_combout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~17_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~6DUPLICATE_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~6_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~12_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~9_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10 .lut_mask = 64'h0000000000000001;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y40_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~2 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~2_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal492~0_combout  & ( ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal420~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal492~0_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal420~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal420~0_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal492~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~2 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~2 .lut_mask = 64'h0505050505FF05FF;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y40_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0 .lut_mask = 64'h0000000000FF00FF;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y40_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout  & ( ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0_combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~0 .lut_mask = 64'h005500550F5F0F5F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y40_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~1 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~1_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal343~0_combout  & 
// ((!\hybrid_control_mixed_inst|Add0~29_sumout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout )) # (\hybrid_control_mixed_inst|Add0~29_sumout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ))))) ) 
// ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal343~0_combout  ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal343~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~1 .lut_mask = 64'hFF00FF00D800D800;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y41_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~3 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~3_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout  & 
// ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout ) # (\hybrid_control_mixed_inst|Add0~29_sumout ))) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~29_sumout  
// & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout )) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~3 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~3 .lut_mask = 64'h000A000A005F005F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y43_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal213~1 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal213~1_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal213~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~25_sumout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal213~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal213~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal213~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal213~1 .lut_mask = 64'h0000000000F000F0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal213~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y41_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~4 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~4_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal213~1_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideNor0~2_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~3_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal215~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal215~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideNor0~2_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~3_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal213~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~4 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~4 .lut_mask = 64'h3200320000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y40_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~5 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~5_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~4_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~2_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~1_combout )) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~2_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~5 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~5 .lut_mask = 64'h0000000000C000C0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y41_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal506~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal506~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal442~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~13_sumout  & (!\hybrid_control_mixed_inst|Add0~9_sumout  & 
// \hybrid_control_mixed_inst|Add0~21_sumout )) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~9_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal442~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal506~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal506~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal506~0 .lut_mask = 64'h0000000000A000A0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal506~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y40_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~3 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~3_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal502~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal506~0_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal506~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal502~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~3 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~3 .lut_mask = 64'hFA00FA0000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y39_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~2 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~2_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout  & 
// (((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout )))) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout  & 
// (((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ))) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~2 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~2 .lut_mask = 64'h000F000F115F115F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y39_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~5 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~5_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal492~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ))) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal492~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout )))) # 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal492~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~5 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~5 .lut_mask = 64'hFCA8FCA8A8A8A8A8;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y38_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal347~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal347~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal347~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal347~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal347~0 .lut_mask = 64'h00000000000F000F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal347~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y38_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~7 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~7_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal347~0_combout  & ( ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0_combout )) # (\hybrid_control_mixed_inst|Add0~25_sumout ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal347~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~7 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~7 .lut_mask = 64'hFFF3FFF300000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y38_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal280~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal280~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal277~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  & ( 
// !\hybrid_control_mixed_inst|Add0~25_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal277~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal280~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal280~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal280~0 .lut_mask = 64'h000000000000FF00;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal280~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y38_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~4 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~4_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal314~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout  & ( 
// ((\hybrid_control_mixed_inst|Add0~21_sumout  & \hybrid_control_mixed_inst|Add0~13_sumout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal314~0_combout  & 
// ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  ) ) ) # ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal314~0_combout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout  & ( (\hybrid_control_mixed_inst|Add0~21_sumout  & \hybrid_control_mixed_inst|Add0~13_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datac(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal314~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~4 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~4 .lut_mask = 64'h0000030300FF03FF;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y38_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~5 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~5_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal444~0_combout  & ( ((!\hybrid_control_mixed_inst|Add0~17_sumout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~0_combout ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal444~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~5 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~5 .lut_mask = 64'h000000000FCF0FCF;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y38_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~6 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~6_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal442~0_combout ))) ) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal442~0_combout ))) ) ) ) # ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal442~0_combout ))) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal442~0_combout ) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal442~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~6 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~6 .lut_mask = 64'hFFF0AAA0AAA0AAA0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y38_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~8 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~8_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~6_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~7_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal280~0_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~4_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~5_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~7_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal280~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~4_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~5_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~8 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~8 .lut_mask = 64'h0000000040004000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y38_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~4 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~4_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~29_sumout  & 
// ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout ))) # (\hybrid_control_mixed_inst|Add0~29_sumout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout )) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~4 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~4 .lut_mask = 64'h0000000003CF03CF;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y38_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~5 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~5_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~4_combout  & ( ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal277~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout )) # (\hybrid_control_mixed_inst|Add0~25_sumout ) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal277~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~5 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~5 .lut_mask = 64'hFFF5FFF500000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y41_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal359~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal359~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal359~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal359~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal359~0 .lut_mask = 64'h00000000000F000F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal359~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y38_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~9 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~9_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal359~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~5_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal492~0_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~5_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal492~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal359~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~9 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~9 .lut_mask = 64'h0F080F0800000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y40_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~6 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~6_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal508~0_combout  & ( ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal508~0_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal508~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~6 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~6 .lut_mask = 64'h0303030303FF03FF;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y40_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~8 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~8_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout  & ( 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout  ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout  & (((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout )) # 
// (\hybrid_control_mixed_inst|Add0~29_sumout ))) ) ) ) # ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~29_sumout 
//  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout  & ( 
// (!\hybrid_control_mixed_inst|Add0~29_sumout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~8 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~8 .lut_mask = 64'h00020A0A05070F0F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y40_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~12 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~12_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal516~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal528~0_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~8_combout )) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal516~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal528~0_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~8_combout ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal528~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~8_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal516~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~12 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~12 .lut_mask = 64'hF000F000C000C000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X75_Y40_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~10 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~10_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~29_sumout  & 
// ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout ) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~0_combout ),
	.datac(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~10 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~10 .lut_mask = 64'h0000000030F030F0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X75_Y40_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~11 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~11_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal444~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~10_combout  & 
// (((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout )) # (\hybrid_control_mixed_inst|Add0~17_sumout ))) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal444~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~10_combout  ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ),
	.datab(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~10_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal444~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~11 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~11 .lut_mask = 64'hFF00FF00B300B300;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y40_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~13 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~13_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~11_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~6_combout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~12_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~6_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~12_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~13 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~13 .lut_mask = 64'h0000000000C800C8;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y40_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~14 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~14_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~9_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~13_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~3_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~2_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~5_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~8_combout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~3_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~2_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~5_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~8_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~9_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~14 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~14 .lut_mask = 64'h0000000000000004;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y39_N30
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal525~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal525~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal524~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~17_sumout  & (\hybrid_control_mixed_inst|Add0~21_sumout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout )) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datac(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal524~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal525~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal525~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal525~0 .lut_mask = 64'h00000000000C000C;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal525~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y39_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal375~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal375~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal375~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal375~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal375~0 .lut_mask = 64'h00000000000F000F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal375~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y39_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~6 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~6_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal375~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal525~0_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal508~0_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal508~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal525~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal375~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~6 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~6 .lut_mask = 64'hFA00FA0000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y39_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~4 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~4_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~25_sumout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal213~0_combout )) # (\hybrid_control_mixed_inst|Add0~25_sumout  & ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal213~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~4 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~4 .lut_mask = 64'h000000000C3F0C3F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y40_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~2 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~2_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal428~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout  & 
// ((!\hybrid_control_mixed_inst|Add0~29_sumout ) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout ))) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal428~0_combout  & ( (\hybrid_control_mixed_inst|Add0~29_sumout  
// & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout )) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal428~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~2 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~2 .lut_mask = 64'h000500050A0F0A0F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y40_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~3 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~3_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout  ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout  & ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal516~0_combout ) # 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal516~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~3 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~3 .lut_mask = 64'h030F030F0F0F0F0F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y40_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~5 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~5_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~3_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~4_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~2_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~4_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~2_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~5 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~5 .lut_mask = 64'hE000E00000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y41_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~1 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~1_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~1 .lut_mask = 64'h0000000000FF00FF;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y41_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~7 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~7_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal420~0_combout  & ( ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~1_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal420~0_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~1_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal420~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~7 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~7 .lut_mask = 64'h000F000F555F555F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y40_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~9 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~9_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~7_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~1_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal428~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ))) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal428~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~9 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~9 .lut_mask = 64'hCCC0CCC000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y38_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~7 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~7_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal377~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal531~0_combout  & ( 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout )) # (\hybrid_control_mixed_inst|Add0~21_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal377~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal531~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~7 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~7 .lut_mask = 64'hFFF3000000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y44_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal500~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal500~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal500~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal500~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal500~0 .lut_mask = 64'h00000000000F000F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal500~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y40_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~19 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~19_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal500~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal500~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~19 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~19 .lut_mask = 64'hFFF0FFF000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y40_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~8 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~8_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~19_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout ) # ((\hybrid_control_mixed_inst|Add0~29_sumout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout )) ) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~19_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout ) # 
// ((!\hybrid_control_mixed_inst|Add0~29_sumout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout ),
	.datac(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~8 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~8 .lut_mask = 64'h00000000FFFCCFCC;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y40_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~10 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~10_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~7_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~8_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~6_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~5_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~9_combout )) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~6_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~5_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~9_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~7_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~10 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~10 .lut_mask = 64'h0000000000000005;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y40_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~2 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~2_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal467~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal277~0_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal215~0_combout )))) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal277~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal215~0_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal277~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal215~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal467~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~2 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~2 .lut_mask = 64'hFCA8FCA800000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y40_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~3 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~3_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~2_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal504~0_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal213~0_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ) # (\hybrid_control_mixed_inst|Add0~25_sumout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal213~0_combout ),
	.datab(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal504~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~3 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~3 .lut_mask = 64'h00000000FB00FB00;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y44_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~18 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~18_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout  & 
// (!\hybrid_control_mixed_inst|Add0~25_sumout  & ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout )))) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout  & 
// (((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout ) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~2_combout )))) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout  & (((\hybrid_control_mixed_inst|Add0~25_sumout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout )) # 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~2_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ),
	.datab(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~2_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~18 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~18 .lut_mask = 64'h0515051505DD05DD;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y41_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~1 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~1_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout  & 
// (((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout ) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout )) # (\hybrid_control_mixed_inst|Add0~29_sumout ))) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~29_sumout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout  & 
// ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout ) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~1 .lut_mask = 64'h002A002A007F007F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y41_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal483~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal483~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal483~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal483~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal483~0 .lut_mask = 64'h00000000000F000F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal483~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y40_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~2 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~2_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal372~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal483~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0_combout )))) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal372~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal483~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0_combout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal483~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal372~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~2 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~2 .lut_mask = 64'hEE00E00000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y40_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal398~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal398~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal398~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal398~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal398~0 .lut_mask = 64'h0000000000FF00FF;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal398~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X75_Y40_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~3 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~3_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout  & ( (\hybrid_control_mixed_inst|Add0~21_sumout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & ((!\hybrid_control_mixed_inst|Add0~17_sumout ) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout )))) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout  & ( (\hybrid_control_mixed_inst|Add0~21_sumout  & (\hybrid_control_mixed_inst|Add0~17_sumout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datab(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~3 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~3 .lut_mask = 64'h0001000104050405;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X75_Y40_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~4 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~4_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal444~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~0_combout  & 
// (!\hybrid_control_mixed_inst|Add0~17_sumout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ))) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~0_combout  & (((!\hybrid_control_mixed_inst|Add0~17_sumout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ))) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal444~0_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~0_combout ),
	.datab(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal444~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~4 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~4 .lut_mask = 64'h005500550C5D0C5D;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y40_N30
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~3DUPLICATE (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~3DUPLICATE_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~3_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~4_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~18_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~1_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~2_combout  & 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal398~0_combout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~18_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~2_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal398~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~3_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~3DUPLICATE_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~3DUPLICATE .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~3DUPLICATE .lut_mask = 64'h0800000000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~3DUPLICATE .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y41_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~4 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~4_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout  & ( (\hybrid_control_mixed_inst|Add0~21_sumout  & 
// (((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout  & \hybrid_control_mixed_inst|Add0~17_sumout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~0_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~0_combout ),
	.datad(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~4 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~4 .lut_mask = 64'h0000000005150515;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y41_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~5 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~5_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~4_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ) # 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~1_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~2_combout ) # (\hybrid_control_mixed_inst|Add0~29_sumout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ),
	.datab(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~2_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~5 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~5 .lut_mask = 64'hFABAFABA00000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y41_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~5_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout  & 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout )))) ) ) ) # ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~5_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout )) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~5_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~0 .lut_mask = 64'h0000F8F80000F800;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y43_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~1DUPLICATE (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~1DUPLICATE_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal510~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal441~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout  & 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout )))) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal510~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal441~0_combout  ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal441~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal510~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~1DUPLICATE_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~1DUPLICATE .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~1DUPLICATE .lut_mask = 64'hCCCC0000CC800000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~1DUPLICATE .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y43_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~2 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~2_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal492~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal290~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal428~0_combout )))) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal492~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal290~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal428~0_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal290~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal428~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal492~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~2 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~2 .lut_mask = 64'hF0A0F0A0C080C080;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y39_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal422~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal422~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal422~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal422~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal422~0 .lut_mask = 64'h00000000000F000F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal422~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y43_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~4 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~4_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal422~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0_combout ) # 
// ((!\hybrid_control_mixed_inst|Add0~25_sumout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout )) # (\hybrid_control_mixed_inst|Add0~25_sumout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout )))) ) 
// )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ),
	.datab(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal422~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~4 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~4 .lut_mask = 64'hFBF8FBF800000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y39_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal391~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal391~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal391~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal391~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal391~0 .lut_mask = 64'h00000000000F000F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal391~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y43_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~3 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~3_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal391~0_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ))) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal391~0_combout  ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal391~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~3 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~3 .lut_mask = 64'hFF00FF00FC00FC00;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y43_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~1 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~1_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout  ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout  & (\hybrid_control_mixed_inst|Add0~29_sumout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout )) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~1 .lut_mask = 64'h0005000555555555;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y43_N30
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~5 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~5_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal444~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~1_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ) # (\hybrid_control_mixed_inst|Add0~17_sumout ))) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal444~0_combout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~1_combout  ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal444~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~5 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~5 .lut_mask = 64'hFF00FF00AF00AF00;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y43_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~6 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~6_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~5_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~1DUPLICATE_combout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~2_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~4_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~3_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~1DUPLICATE_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~2_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~4_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~3_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~6 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~6 .lut_mask = 64'h0000000000010001;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y44_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal382~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal382~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal382~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal382~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal382~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal382~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y40_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~1 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~1_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~1_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal532~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ))) ) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~1_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal532~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal532~0_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~1 .lut_mask = 64'hFFAAF0A000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y40_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ))) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~2_combout )))) # 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~2_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~2_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~0 .lut_mask = 64'hFAC8FAC8C8C8C8C8;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y44_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~2 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~2_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal382~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal382~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~2 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~2 .lut_mask = 64'h0000000000F000F0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y40_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~7 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~7_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~6_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~2_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~3_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~3DUPLICATE_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~3_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~3DUPLICATE_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~6_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~7 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~7 .lut_mask = 64'h0000000000000003;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y41_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal208~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal208~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal208~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal208~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal208~0 .lut_mask = 64'h00000000000F000F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal208~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y42_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~13DUPLICATE (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~13DUPLICATE_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~0_combout  & ( 
// (!\hybrid_control_mixed_inst|Add0~17_sumout  & (!\hybrid_control_mixed_inst|Add0~21_sumout  & ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout ) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout )))) ) ) ) 
// # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~17_sumout  & (!\hybrid_control_mixed_inst|Add0~21_sumout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout )) ) ) ) # ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~0_combout  & ( 
// (!\hybrid_control_mixed_inst|Add0~17_sumout  & (!\hybrid_control_mixed_inst|Add0~21_sumout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout )) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout  & 
// ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~17_sumout  & (!\hybrid_control_mixed_inst|Add0~21_sumout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datab(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~13DUPLICATE_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~13DUPLICATE .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~13DUPLICATE .lut_mask = 64'h0008008808080888;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~13DUPLICATE .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y41_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~12 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~12_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & ( 
// (!\hybrid_control_mixed_inst|Add0~17_sumout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout  & !\hybrid_control_mixed_inst|Add0~21_sumout ))) # 
// (\hybrid_control_mixed_inst|Add0~17_sumout  & (((\hybrid_control_mixed_inst|Add0~21_sumout )))) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout 
//  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout  & (!\hybrid_control_mixed_inst|Add0~17_sumout  & !\hybrid_control_mixed_inst|Add0~21_sumout ))) ) ) 
// ) # ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout  & (!\hybrid_control_mixed_inst|Add0~17_sumout  & !\hybrid_control_mixed_inst|Add0~21_sumout ))) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  & 
// ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout  & 
// (!\hybrid_control_mixed_inst|Add0~17_sumout  & !\hybrid_control_mixed_inst|Add0~21_sumout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout ),
	.datac(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~12 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~12 .lut_mask = 64'h100010001000100F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y41_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal452~0DUPLICATE (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal452~0DUPLICATE_combout  = ( !\hybrid_control_mixed_inst|Add0~25_sumout  & ( !\hybrid_control_mixed_inst|Add0~17_sumout  & ( (!\hybrid_control_mixed_inst|Add0~9_sumout  & 
// (\hybrid_control_mixed_inst|Add0~13_sumout  & (!\hybrid_control_mixed_inst|Add0~21_sumout  & \hybrid_control_mixed_inst|Add0~29_sumout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~9_sumout ),
	.datab(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.datac(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datae(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.dataf(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal452~0DUPLICATE_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal452~0DUPLICATE .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal452~0DUPLICATE .lut_mask = 64'h0020000000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal452~0DUPLICATE .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y41_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~3 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~3_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal452~0DUPLICATE_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout )))) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal452~0DUPLICATE_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout ))) ) ) ) # ( 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal452~0DUPLICATE_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout ))) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal452~0DUPLICATE_combout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout ) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal452~0DUPLICATE_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~3 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~3 .lut_mask = 64'hFFCCAA88F0C0A080;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y41_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~14 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~14_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~3_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal208~0_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~13DUPLICATE_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal344~0_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~12_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal208~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~13DUPLICATE_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal344~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~12_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~14 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~14 .lut_mask = 64'h0000000080008000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y39_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal330~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal330~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal314~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~21_sumout  & \hybrid_control_mixed_inst|Add0~13_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal314~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal330~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal330~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal330~0 .lut_mask = 64'h0000000000F000F0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal330~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y39_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~11 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~11_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal330~0_combout  & 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout ))) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal330~0_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout )) ) ) ) # ( 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout  & 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal330~0_combout ) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal330~0_combout  ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal330~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~11 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~11 .lut_mask = 64'hF0F0C0C0A0008000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y39_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~6 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~6_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal356~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal376~1_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout )))) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal356~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal376~1_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal376~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal356~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~6 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~6 .lut_mask = 64'hA8A8A8A8A800A800;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y39_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~7 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~7_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal524~1_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal524~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~7 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~7 .lut_mask = 64'h0F0F0F0F00000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y38_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal529~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal529~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal524~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal524~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal529~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal529~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal529~0 .lut_mask = 64'h00000000000F000F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal529~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y38_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~9 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~9_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal516~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal529~0_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout )))) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal516~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal529~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal529~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal516~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~9 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~9 .lut_mask = 64'hAAA0AAA088808880;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y41_N30
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal327~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal327~0_combout  = ( !\hybrid_control_mixed_inst|Add0~21_sumout  & ( (!\hybrid_control_mixed_inst|Add0~17_sumout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout )) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal327~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal327~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal327~0 .lut_mask = 64'h000C000C00000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal327~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y38_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~8 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~8_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal327~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal360~0_combout  & 
// ((!\hybrid_control_mixed_inst|Add0~17_sumout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal215~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~1_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal360~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal215~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal327~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~8 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~8 .lut_mask = 64'hCCC8CCC800000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y38_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~10 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~10_combout  = (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~9_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~9_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~10 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~10 .lut_mask = 64'h000F000F000F000F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y40_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~6 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~6_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout  & ( 
// ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~0_combout  & ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout )))) # 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal420~0_combout ) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout  & ( 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal420~0_combout  ) ) ) # ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~0_combout  & ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal420~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~6 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~6 .lut_mask = 64'h000011330F0F1F3F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y40_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~7 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~7_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal390~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal428~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal428~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal390~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~7 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~7 .lut_mask = 64'hFFF0FFF000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y43_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal484~0DUPLICATE (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal484~0DUPLICATE_combout  = ( !\hybrid_control_mixed_inst|Add0~25_sumout  & ( \hybrid_control_mixed_inst|Add0~17_sumout  & ( (\hybrid_control_mixed_inst|Add0~29_sumout  & 
// (!\hybrid_control_mixed_inst|Add0~21_sumout  & (\hybrid_control_mixed_inst|Add0~13_sumout  & !\hybrid_control_mixed_inst|Add0~9_sumout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datab(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datac(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~9_sumout ),
	.datae(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.dataf(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal484~0DUPLICATE_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal484~0DUPLICATE .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal484~0DUPLICATE .lut_mask = 64'h0000000004000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal484~0DUPLICATE .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X73_Y41_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~20 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~20_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0_combout  & ( ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal484~0DUPLICATE_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal484~0DUPLICATE_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal484~0DUPLICATE_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~20 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~20 .lut_mask = 64'h000F000F333F333F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y40_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~7 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~7_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~20_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~6_combout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~7_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~6_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~7_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~7 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~7 .lut_mask = 64'h00E000E000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y40_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal342~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal342~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal342~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal342~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal342~0 .lut_mask = 64'h00000000000F000F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal342~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y41_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~5 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~5_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0_combout  & ( ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~5 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~5 .lut_mask = 64'h000F000F555F555F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y41_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~8 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~8_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal532~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~0_combout  & ( 
// ((!\hybrid_control_mixed_inst|Add0~29_sumout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ))) # 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal532~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~0_combout  & ( 
// (!\hybrid_control_mixed_inst|Add0~29_sumout  & (((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout )) # 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ))) ) ) ) # ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal532~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~0_combout  & ( 
// ((!\hybrid_control_mixed_inst|Add0~29_sumout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ))) # 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal532~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~0_combout  & ( 
// (!\hybrid_control_mixed_inst|Add0~29_sumout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout )) ) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal532~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~8 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~8 .lut_mask = 64'h000A333B222A333B;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y41_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~6 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~6_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal357~0_combout  & ( ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal212~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout )) # (\hybrid_control_mixed_inst|Add0~21_sumout ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal212~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal357~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~6 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~6 .lut_mask = 64'hFFF3FFF300000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y40_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal306~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal306~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal306~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal306~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal306~0 .lut_mask = 64'h00000000000F000F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal306~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y43_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~9 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~9_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal306~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal306~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~9 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~9 .lut_mask = 64'hFFF0FFF000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y41_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~9 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~9_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~6_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~9_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal342~0_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~5_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~8_combout )) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal342~0_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~5_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~8_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~6_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~9 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~9 .lut_mask = 64'h000000000000A000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y40_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~15 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~15_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~7_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~9_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~14_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~11_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~7_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~10_combout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~14_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~11_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~7_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~10_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~7_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~15 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~15 .lut_mask = 64'h0000000000000001;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y40_N30
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~7_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~15_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~5_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~14_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~10_combout )) ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~5_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~14_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~10_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~7_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9 .lut_mask = 64'h0000000000000003;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y40_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal276~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal276~0_combout  = (\hybrid_control_mixed_inst|Add0~21_sumout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal212~0_combout ))

	.dataa(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal212~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal276~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal276~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal276~0 .lut_mask = 64'h0005000500050005;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal276~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y41_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~17 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~17_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal276~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal428~0_combout ) # 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout )) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal428~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal276~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~17 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~17 .lut_mask = 64'hFCF0FCF000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y40_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal227~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal227~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~25_sumout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal227~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal227~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal227~0 .lut_mask = 64'h0000000000F000F0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal227~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y39_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~15 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~15_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal446~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal508~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout )))) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal446~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal508~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal446~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal508~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~15 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~15 .lut_mask = 64'hFFCC0000A0800000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y39_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~16 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~16_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~15_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal227~0_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal227~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~16 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~16 .lut_mask = 64'h00000000EA00EA00;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y41_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~18 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~18_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~16_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~0_combout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~17_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~17_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~18 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~18 .lut_mask = 64'h0000000000C800C8;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y43_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal358~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal358~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal358~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal358~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal358~0 .lut_mask = 64'h00000000000F000F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal358~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y43_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~8 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~8_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout  & ( ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~8 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~8 .lut_mask = 64'h005500550F5F0F5F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y43_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~9 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~9_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal213~1_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~8_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal442~1_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal358~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~2_combout )))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal442~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal358~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~2_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal213~1_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~9 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~9 .lut_mask = 64'hA080000000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y41_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal490~0_combout  & 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal490~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal490~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~0 .lut_mask = 64'hF0F0F0F0F000F000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y41_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal313~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal313~0_combout  = ( !\hybrid_control_mixed_inst|Add0~17_sumout  & ( (!\hybrid_control_mixed_inst|Add0~21_sumout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal313~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal313~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal313~0 .lut_mask = 64'h00F000F000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal313~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y38_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal309~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal309~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~21_sumout  & (!\hybrid_control_mixed_inst|Add0~17_sumout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout )) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal309~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal309~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal309~0 .lut_mask = 64'h0000000000A000A0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal309~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y38_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal501~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal501~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout  & ( (\hybrid_control_mixed_inst|Add0~21_sumout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout  & !\hybrid_control_mixed_inst|Add0~17_sumout )) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ),
	.datad(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal501~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal501~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal501~0 .lut_mask = 64'h0000000003000300;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal501~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y41_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~2 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~2_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal501~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal309~0_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal313~0_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal313~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal309~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal501~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~2 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~2 .lut_mask = 64'hFA00FA0000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y39_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal388~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal388~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal388~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal388~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal388~0 .lut_mask = 64'h00000000000F000F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal388~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y41_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~1 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~1_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal388~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout )))) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal388~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal388~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~1 .lut_mask = 64'hEE00EE00E000E000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y41_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal442~0_combout  & ( ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~0_combout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1_combout ))) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~1_combout ) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal442~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~0_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1_combout )) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal442~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~0 .lut_mask = 64'h0003000355575557;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y41_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~1 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~1_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideNor0~2_combout  & ( (!\hybrid_control_mixed_inst|Add0~21_sumout ) # 
// (((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal442~0_combout ) # (!\hybrid_control_mixed_inst|Add0~9_sumout )) # (\hybrid_control_mixed_inst|Add0~13_sumout )) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datab(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal442~0_combout ),
	.datad(!\hybrid_control_mixed_inst|Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideNor0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~1 .lut_mask = 64'h00000000FFFBFFFB;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y41_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~3 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~3_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~1_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~0_combout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~2_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~1_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~0_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~2_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~3 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~3 .lut_mask = 64'h0000000001000100;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y40_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~4 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~4_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~0_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout )))) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout ))) ) ) ) # ( 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout ))) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout ) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~4 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~4 .lut_mask = 64'hFFAAF0A0CC88C080;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y40_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~1 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~1_combout  = ( !\hybrid_control_mixed_inst|Add0~29_sumout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0_combout  & !\hybrid_control_mixed_inst|Add0~25_sumout )) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0_combout ),
	.datad(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~1 .lut_mask = 64'h0300030000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y40_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~8 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~8_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal516~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~1_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout )))) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal516~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~1_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal516~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~8 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~8 .lut_mask = 64'hEE00EE00E000E000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y40_N30
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~12 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~12_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal382~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~1_combout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~4_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~8_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~0_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~4_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~8_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal382~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~12 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~12 .lut_mask = 64'h0001000100000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y38_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~10 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~10_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout  & ( ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal215~0_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal215~0_combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal215~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~10 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~10 .lut_mask = 64'h005500550F5F0F5F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y40_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal461~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal461~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~17_sumout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal461~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal461~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal461~0 .lut_mask = 64'h0000000000F000F0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal461~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y42_N30
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal211~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal211~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal211~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal211~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal211~0 .lut_mask = 64'h00000000000F000F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal211~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y38_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal345~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal345~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal345~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal345~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal345~0 .lut_mask = 64'h00000000000F000F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal345~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y38_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~11 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~11_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal345~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~10_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal439~0_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal461~0_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal211~0_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~10_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal439~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal461~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal211~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal345~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~11 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~11 .lut_mask = 64'h8000800000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y43_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~13 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~13_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout  & ( ((\hybrid_control_mixed_inst|Add0~21_sumout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout ))) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal508~0_combout ) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout  & ( (\hybrid_control_mixed_inst|Add0~21_sumout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout )) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal508~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~13 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~13 .lut_mask = 64'h0005000533373337;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y38_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~15 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~15_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout ))) ) ) ) # ( 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout  & 
// (((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout )))) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout )))) ) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout  & 
// (((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout )))) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout )))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~15 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~15 .lut_mask = 64'hEEE0EEE0CCC00000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y38_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~6 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~6_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout  & (((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout )))) # 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout )))) ) ) ) # ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout  & (((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout )))) # 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout )))) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout  & (((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout )))) # 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout )))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~6 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~6 .lut_mask = 64'hEEE0EEE0EEE00000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y38_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~14 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~14_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal306~0_combout  & 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal306~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal306~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~14 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~14 .lut_mask = 64'hF0F0F0F0F000F000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y38_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~16 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~16_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~6_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~14_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~8_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~9_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~13_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~15_combout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~8_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~9_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~13_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~15_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~6_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~16 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~16 .lut_mask = 64'h0000000000000010;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y40_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~17 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~17_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~11_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~16_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~9_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~3_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~5_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~12_combout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~9_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~3_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~5_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~12_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~11_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~17 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~17 .lut_mask = 64'h0000000000000001;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y41_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal346~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal346~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~21_sumout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal346~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal346~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal346~0 .lut_mask = 64'h0000000000F000F0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal346~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y41_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~27 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~27_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal346~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout )))) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal346~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal346~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~27 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~27 .lut_mask = 64'hEE00EE00E000E000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y40_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~3 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~3_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~3_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~4_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~18_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~1_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal398~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~2_combout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~18_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal398~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~2_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~3_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~3 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~3 .lut_mask = 64'h0080000000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y41_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~31 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~31_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout  & ( ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~31 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~31 .lut_mask = 64'h0303030303FF03FF;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y41_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal389~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal389~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~17_sumout  & (\hybrid_control_mixed_inst|Add0~21_sumout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout )) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal389~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal389~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal389~0 .lut_mask = 64'h00000000000A000A;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal389~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X73_Y39_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~32 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~32_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout  & ( 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ) ) ) ) # ( 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout ))) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~32 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~32 .lut_mask = 64'hFFF0CCC0C0C0C0C0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y39_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal315~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal315~0_combout  = ( !\hybrid_control_mixed_inst|Add0~21_sumout  & ( (!\hybrid_control_mixed_inst|Add0~17_sumout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout )) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal315~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal315~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal315~0 .lut_mask = 64'h000A000A00000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal315~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y39_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~30DUPLICATE (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~30DUPLICATE_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal315~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ) # ((!\hybrid_control_mixed_inst|Add0~29_sumout  & (\hybrid_control_mixed_inst|Add0~25_sumout )) # (\hybrid_control_mixed_inst|Add0~29_sumout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout )))) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal315~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout  & ( 
// (!\hybrid_control_mixed_inst|Add0~29_sumout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout )) ) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datab(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal315~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~30DUPLICATE_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~30DUPLICATE .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~30DUPLICATE .lut_mask = 64'hFFFC0000FF740000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~30DUPLICATE .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y39_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~33 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~33_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~30DUPLICATE_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~31_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal389~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~32_combout )) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~31_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal389~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~32_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~30DUPLICATE_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~33 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~33 .lut_mask = 64'h0000000000C000C0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y43_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal522~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal522~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal442~0_combout  & ( (\hybrid_control_mixed_inst|Add0~21_sumout  & (\hybrid_control_mixed_inst|Add0~13_sumout  & 
// !\hybrid_control_mixed_inst|Add0~9_sumout )) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datac(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal442~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal522~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal522~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal522~0 .lut_mask = 64'h0000000003000300;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal522~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X73_Y41_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~28 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~28_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal516~0_combout  & ( ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal516~0_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal516~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~28 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~28 .lut_mask = 64'h000F000F555F555F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y42_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~29 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~29_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal530~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~28_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal522~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal532~0_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal532~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal522~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal530~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~29 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~29 .lut_mask = 64'hFC00000000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y42_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal229~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal229~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~29_sumout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal229~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal229~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal229~0 .lut_mask = 64'h000000000A0A0A0A;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal229~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y43_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal311~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal311~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~17_sumout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout  & !\hybrid_control_mixed_inst|Add0~21_sumout )) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout ),
	.datad(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal311~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal311~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal311~0 .lut_mask = 64'h000000000C000C00;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal311~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y44_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~24 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~24_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal229~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal311~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal229~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal311~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~24 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~24 .lut_mask = 64'hFFCC000000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y44_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~25 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~25_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal505~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~13_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal516~0_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal516~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal505~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~25 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~25 .lut_mask = 64'hFFF0000000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y41_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~4DUPLICATE (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~4DUPLICATE_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal212~1_combout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal312~0_combout  ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal212~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal312~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal212~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~4DUPLICATE_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~4DUPLICATE .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~4DUPLICATE .lut_mask = 64'hFFFFFF0000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~4DUPLICATE .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y39_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~7 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~7_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~25_sumout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ))) # (\hybrid_control_mixed_inst|Add0~25_sumout  & 
// (((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout )))) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0_combout  & 
// (!\hybrid_control_mixed_inst|Add0~25_sumout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout )) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0_combout ),
	.datab(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~7 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~7 .lut_mask = 64'h0404040404370437;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y44_N30
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~26 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~26_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~4DUPLICATE_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~7_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~24_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~25_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout )))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~24_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~25_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~4DUPLICATE_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~26 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~26 .lut_mask = 64'h0000000E00000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y40_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~34 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~34_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~29_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~26_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~27_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~3_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~33_combout )) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~27_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~3_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~33_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~29_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~34 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~34 .lut_mask = 64'h0000000000000005;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y44_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~19 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~19_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout  & 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~7_combout ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~7_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~0_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ) # (\hybrid_control_mixed_inst|Add0~17_sumout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~0_combout ),
	.datab(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~7_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~19 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~19 .lut_mask = 64'hFB00FB00F000F000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y44_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~20 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~20_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal395~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~19_combout  & 
// ((!\hybrid_control_mixed_inst|Add0~21_sumout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal314~0_combout ) # (\hybrid_control_mixed_inst|Add0~13_sumout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datab(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~19_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal314~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal395~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~20 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~20 .lut_mask = 64'h0F0B0F0B00000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y44_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal465~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal465~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~17_sumout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal465~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal465~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal465~0 .lut_mask = 64'h0000000000F000F0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal465~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y40_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal305~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal305~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal305~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal305~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal305~0 .lut_mask = 64'h00000000000F000F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal305~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y44_N30
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~22 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~22_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~2_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal465~0_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal305~0_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout )) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~2_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal465~0_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal305~0_combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal465~0_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal305~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~22 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~22 .lut_mask = 64'hA0A0A0A0A000A000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y40_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal313~1 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal313~1_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~21_sumout  & (!\hybrid_control_mixed_inst|Add0~17_sumout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout )) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datac(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal313~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal313~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal313~1 .lut_mask = 64'h0000000000C000C0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal313~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y41_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal217~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal217~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal213~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout  & 
// !\hybrid_control_mixed_inst|Add0~25_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ),
	.datad(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal213~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal217~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal217~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal217~0 .lut_mask = 64'h000000000F000F00;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal217~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y39_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal251~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal251~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal251~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal251~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal251~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal251~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y44_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~21 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~21_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal251~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal313~1_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal217~0_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal437~0_combout )) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal313~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal217~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal437~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal251~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~21 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~21 .lut_mask = 64'hC000C00000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y44_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~23 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~23_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~21_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~20_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~22_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~20_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~22_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~23 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~23 .lut_mask = 64'h00000000000F000F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y40_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~34_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~23_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~18_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~14_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~17_combout )) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~18_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~14_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~17_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~34_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8 .lut_mask = 64'h0000000000000005;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y40_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~13 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~13_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~5_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal342~0_combout )) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~5_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal342~0_combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~5_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal342~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~13 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~13 .lut_mask = 64'hF000F000A000A000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y39_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~11 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~11_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~25_sumout  & 
// ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ))) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout  & ( 
// (!\hybrid_control_mixed_inst|Add0~25_sumout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout )) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ),
	.datab(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~11 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~11 .lut_mask = 64'h000C000C44CC44CC;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y39_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~12 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~12_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal251~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~11_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout  & 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout )))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~11_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal251~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~12 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~12 .lut_mask = 64'hE0C0000000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y44_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~5 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~5_combout  = ( \hybrid_control_mixed_inst|Add0~25_sumout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal464~0_combout  ) ) # ( !\hybrid_control_mixed_inst|Add0~25_sumout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal464~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal464~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~5 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~5 .lut_mask = 64'hF0C0F0C0F0F0F0F0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y39_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~17 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~17_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal484~0DUPLICATE_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal315~0_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal345~0_combout )) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal484~0DUPLICATE_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal315~0_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal345~0_combout ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal315~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal345~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal484~0DUPLICATE_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~17 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~17 .lut_mask = 64'hF000F000C000C000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y41_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~16 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~16_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal359~0_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0_combout ) # (\hybrid_control_mixed_inst|Add0~25_sumout ))) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal359~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0_combout ) # 
// (\hybrid_control_mixed_inst|Add0~25_sumout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ),
	.datab(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal359~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~16 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~16 .lut_mask = 64'hF0B0F0B0F030F030;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y41_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~14 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~14_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal492~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal313~0_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal312~0_combout )) ) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal492~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout  ) ) ) # ( 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal492~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal313~0_combout  & 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal312~0_combout ) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal492~0_combout  ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal313~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal312~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal492~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~14 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~14 .lut_mask = 64'hFFFFF000AAAAA000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y38_N30
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~15 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~15_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~1_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal372~0_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal372~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~15 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~15 .lut_mask = 64'hF0A0F0A000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y39_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~18 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~18_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~15_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~17_combout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~16_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~14_combout )) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~17_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~16_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~14_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~18 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~18 .lut_mask = 64'h0000000000050005;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y39_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~19 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~19_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~5_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~18_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal360~0_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~13_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~12_combout )) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal360~0_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~13_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~12_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~5_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~19 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~19 .lut_mask = 64'h000000000000000A;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y40_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~7 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~7_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal528~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal528~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~7 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~7 .lut_mask = 64'hFFF0FFF000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y40_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~25 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~25_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout  & ( ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1_combout ))) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1_combout )) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~25 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~25 .lut_mask = 64'h001100110F1F0F1F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y40_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~8 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~8_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~1_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~7_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~25_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~2_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~7_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~25_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~2_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~8 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~8 .lut_mask = 64'h3020302000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y44_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~2 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~2_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal212~1_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout ))) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal212~1_combout  ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal212~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~2 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~2 .lut_mask = 64'hF0F0F0F0F0C0F0C0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y41_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~9 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~9_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideNor0~2_combout  & 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideNor0~2_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ))) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideNor0~2_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~9 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~9 .lut_mask = 64'h3330333033003300;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y39_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~5 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~5_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout  & ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal420~0_combout ) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~0_combout )))) # 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout  & (((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal420~0_combout ) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~0_combout )))) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal420~0_combout  & ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ) # 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal420~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~5 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~5 .lut_mask = 64'h0077007707770777;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y39_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~3 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~3_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~3 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~3 .lut_mask = 64'h000F000F0F0F0F0F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y39_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~4 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~4_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout  & 
// ((!\hybrid_control_mixed_inst|Add0~29_sumout ) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal532~0_combout ))) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal532~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal532~0_combout ),
	.datac(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~4 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~4 .lut_mask = 64'h0033003300F300F3;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y39_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~21 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~21_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout  & ( ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~21 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~21 .lut_mask = 64'h003300330F3F0F3F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y39_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~24 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~24_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout  & ( 
// ((\hybrid_control_mixed_inst|Add0~25_sumout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ))) # 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout  & ( 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout  ) ) ) # ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~0_combout  & ((!\hybrid_control_mixed_inst|Add0~25_sumout  & ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ))) # (\hybrid_control_mixed_inst|Add0~25_sumout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout )))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~24 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~24 .lut_mask = 64'h0000012300FF01FF;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y39_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~6 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~6_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~24_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~5_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~3_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~4_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~21_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~5_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~3_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~4_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~21_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~6 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~6 .lut_mask = 64'h8000800000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y40_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~10 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~10_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~6_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~8_combout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~2_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~9_combout )) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~8_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~2_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~9_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~10 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~10 .lut_mask = 64'h0000000000050005;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y39_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~9 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~9_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout  & ( ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1_combout ))) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout ) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1_combout )) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~9 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~9 .lut_mask = 64'h001100110F1F0F1F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y39_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~10 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~10_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal314~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~9_combout  & ( 
// (!\hybrid_control_mixed_inst|Add0~21_sumout  & (((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout )))) # (\hybrid_control_mixed_inst|Add0~21_sumout  & 
// (!\hybrid_control_mixed_inst|Add0~13_sumout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout )))) ) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal314~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~9_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ) ) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datab(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal314~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~10 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~10 .lut_mask = 64'hFFF0EEE000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y38_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~13 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~13_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout  & ( ((!\hybrid_control_mixed_inst|Add0~21_sumout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal212~0_combout ))) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~21_sumout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal212~0_combout )) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ),
	.datab(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal212~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~13 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~13 .lut_mask = 64'h000C000C555D555D;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y38_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal371~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal371~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal371~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal371~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal371~0 .lut_mask = 64'h0000000000FF00FF;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal371~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y38_N30
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~14 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~14_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal530~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~13_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal371~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~13_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal371~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal530~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~14 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~14 .lut_mask = 64'hC080C08000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y39_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~15 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~15_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal529~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal532~0_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout )))) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal532~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal532~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal529~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~15 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~15 .lut_mask = 64'hFAC8FAC800000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y39_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~16 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~16_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~2_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~0_combout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~3_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~1_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~15_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~3_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~15_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~16 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~16 .lut_mask = 64'h0020002000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X73_Y40_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal403~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal403~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal403~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal403~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal403~0 .lut_mask = 64'h0000000000FF00FF;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal403~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y38_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~8 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~8_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal403~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal281~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout )))) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal403~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal281~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout  & 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout )))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal281~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal403~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~8 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~8 .lut_mask = 64'hE0A0C08000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y41_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal282~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal282~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal277~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout  & 
// !\hybrid_control_mixed_inst|Add0~25_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.datad(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal277~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal282~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal282~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal282~0 .lut_mask = 64'h000000000F000F00;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal282~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y41_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~18 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~18_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal340~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal492~0_combout ) # 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout )) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal492~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal340~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~18 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~18 .lut_mask = 64'hFCF0FCF000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y41_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~19 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~19_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal428~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout  & 
// ((!\hybrid_control_mixed_inst|Add0~29_sumout ) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal420~0_combout ))) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal428~0_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout  & (((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout  & !\hybrid_control_mixed_inst|Add0~29_sumout )) # 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal420~0_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ),
	.datac(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal420~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal428~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~19 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~19 .lut_mask = 64'h1033103330333033;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y41_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~20 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~20_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal341~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal467~0_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ))) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal467~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal341~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~20 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~20 .lut_mask = 64'hCCC0CCC000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y41_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~21 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~21_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~20_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal208~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal282~0_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal506~0_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~18_combout  & 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~19_combout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal282~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal506~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~18_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~19_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~20_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal208~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~21 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~21 .lut_mask = 64'h0000080000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y43_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal475~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal475~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal475~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal475~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal475~0 .lut_mask = 64'h0000000000FF00FF;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal475~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y43_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~13 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~13_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0_combout  & ( ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal484~0DUPLICATE_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal484~0DUPLICATE_combout ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal484~0DUPLICATE_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~13 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~13 .lut_mask = 64'h003300330F3F0F3F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y43_N30
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal486~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal486~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal484~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal484~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal486~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal486~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal486~0 .lut_mask = 64'h0000000000FF00FF;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal486~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y43_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~22 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~22_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~29_sumout  & 
// (((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ))) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~29_sumout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout )) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ),
	.datab(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~22 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~22 .lut_mask = 64'h000C000C444C444C;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y43_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~23 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~23_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal311~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal229~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal486~0_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~22_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~2_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout )))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~2_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal486~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~22_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal311~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal229~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~23 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~23 .lut_mask = 64'hC800000000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y43_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~17 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~17_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~23_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal475~0_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~5_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~13_combout  & 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~1_combout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal475~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~5_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~13_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~1_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~17 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~17 .lut_mask = 64'h0000000080000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y39_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~22 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~22_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~21_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~17_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~10_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~14_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~16_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~8_combout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~10_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~14_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~16_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~8_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~21_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~22 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~22 .lut_mask = 64'h0000000000000001;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y40_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~11 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~11_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout  & ( ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal420~0_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal420~0_combout ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal420~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~11 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~11 .lut_mask = 64'h0303030303FF03FF;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y40_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~12 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~12_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout )))) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout  & 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout )) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~12 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~12 .lut_mask = 64'hECECECECEC00EC00;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y40_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~18 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~18_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~12_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~1_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~11_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal531~0_combout )) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~1_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~11_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal531~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~18 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~18 .lut_mask = 64'h0000000050005000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y39_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~1 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~1_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~17_sumout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~1 .lut_mask = 64'h0000000000F000F0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y41_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~10 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~10_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~1_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal327~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~0_combout )))) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~1_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal327~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~0_combout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal327~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~10 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~10 .lut_mask = 64'hFA00C80000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y41_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~11 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~11_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~10_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~0_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~11 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~11 .lut_mask = 64'h00000000F0A0F0A0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y43_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~9DUPLICATE (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~9DUPLICATE_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal213~1_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~8_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal442~1_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal358~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~2_combout )))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal442~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~2_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal358~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal213~1_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~9DUPLICATE_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~9DUPLICATE .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~9DUPLICATE .lut_mask = 64'hA800000000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~9DUPLICATE .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X75_Y40_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal312~1 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal312~1_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~17_sumout  & (!\hybrid_control_mixed_inst|Add0~21_sumout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout )) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datac(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal312~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal312~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal312~1 .lut_mask = 64'h0000000000C000C0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal312~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X75_Y40_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~10 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~10_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout  & ( 
// ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ) ) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & 
// (((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout )))) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & 
// (((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ))) ) ) ) # ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ) ) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~10 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~10 .lut_mask = 64'h00330033053F0F3F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X75_Y40_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~11 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~11_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~21_sumout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout  & ((!\hybrid_control_mixed_inst|Add0~17_sumout ) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout )))) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~21_sumout  & (\hybrid_control_mixed_inst|Add0~17_sumout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datab(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~11 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~11 .lut_mask = 64'h00020002080A080A;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X75_Y40_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~6 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~6_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout  & 
// (((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout )))) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout  & 
// (((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~0_combout ))) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~0_combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~6 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~6 .lut_mask = 64'h11111111111F111F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X75_Y40_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~12 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~12_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal276~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~6_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal312~1_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~10_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~11_combout )) ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal312~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~10_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~11_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal276~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~12 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~12 .lut_mask = 64'hC000000000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y40_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~14 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~14_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~14 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~14 .lut_mask = 64'h000000000F0F0F0F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y41_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~13 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~13_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout  & 
// ((!\hybrid_control_mixed_inst|Add0~29_sumout ) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~1_combout ))) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~1_combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~13 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~13 .lut_mask = 64'h0303030323232323;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y44_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal440~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal440~0_combout  = ( !\hybrid_control_mixed_inst|Add0~21_sumout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout  & (!\hybrid_control_mixed_inst|Add0~17_sumout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout )) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal440~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal440~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal440~0 .lut_mask = 64'h0050005000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal440~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y40_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~19 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~19_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal503~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal440~0_combout  & 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal441~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal440~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal441~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal503~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~19 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~19 .lut_mask = 64'hF000F00000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y38_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal205~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal205~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal205~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal205~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal205~0 .lut_mask = 64'h00000000000F000F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal205~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y39_N30
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~21 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~21_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout  & ( 
// (!\hybrid_control_mixed_inst|Add0~29_sumout  & (((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout )))) # (\hybrid_control_mixed_inst|Add0~29_sumout  & (((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ))) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout  & ( 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout  & ((!\hybrid_control_mixed_inst|Add0~29_sumout ) # 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0_combout ))) ) ) ) # ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0_combout  & (\hybrid_control_mixed_inst|Add0~29_sumout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ))) # 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0_combout  & (((\hybrid_control_mixed_inst|Add0~29_sumout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout )) # 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ))) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0_combout ),
	.datab(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~21 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~21 .lut_mask = 64'h0055035700DD03DF;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y40_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~20 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~20_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~21_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~14_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~13_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~19_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal205~0_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~14_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~13_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~19_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal205~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~20 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~20 .lut_mask = 64'h0800080000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y39_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~8 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~8_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout  & ( ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~8 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~8 .lut_mask = 64'h000000000F3F0F3F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y38_N30
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~43 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~43_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~29_sumout  & (!\hybrid_control_mixed_inst|Add0~33_sumout  & 
// \hybrid_control_mixed_inst|Add0~5_sumout )) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~33_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~43 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~43 .lut_mask = 64'h0000000000A000A0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y38_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal209~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal209~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal209~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal209~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal209~0 .lut_mask = 64'h00000000000F000F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal209~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y38_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~9 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~9_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal209~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~8_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~43_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~5_combout )) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~8_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~43_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~5_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal209~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~9 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~9 .lut_mask = 64'h00A000A000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y40_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~12 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~12_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~20_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~9_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~18_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~11_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~9DUPLICATE_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~12_combout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~18_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~11_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~9DUPLICATE_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~12_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~20_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~12 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~12 .lut_mask = 64'h0000000000000001;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y39_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~12_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~6_combout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~19_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~10_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~22_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~6_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~19_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~10_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~22_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7 .lut_mask = 64'h0000000000010001;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y39_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~23 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~23_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal356~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal422~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal428~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout )))) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal356~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal422~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal428~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal422~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal428~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal356~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~23 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~23 .lut_mask = 64'hCCC0CCC088808880;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y40_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~25 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~25_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout  & ( ((!\hybrid_control_mixed_inst|Add0~29_sumout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal532~0_combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal532~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~25 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~25 .lut_mask = 64'h000000000FAF0FAF;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y40_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~22 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~22_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal510~0_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~25_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout )))) ) ) ) # ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal510~0_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~25_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout )))) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal510~0_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~25_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout )))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal510~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~25_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~22 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~22 .lut_mask = 64'hE000E000E0000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y40_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~24 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~24_combout  = (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~23_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~18_combout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~22_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~20_combout )))

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~23_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~18_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~22_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~20_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~24 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~24 .lut_mask = 64'h0001000100010001;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y39_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~10DUPLICATE (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~10DUPLICATE_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal341~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal341~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~10DUPLICATE_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~10DUPLICATE .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~10DUPLICATE .lut_mask = 64'hFFFF000000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~10DUPLICATE .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y40_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~26 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~26_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~10DUPLICATE_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~10DUPLICATE_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~26 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~26 .lut_mask = 64'h00000000FFF0FFF0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y40_N30
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~25 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~25_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal474~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal310~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout )))) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal474~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal310~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal310~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal474~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~25 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~25 .lut_mask = 64'hFA00FA00C800C800;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y40_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~29 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~29_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal213~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal310~0_combout  & ( 
// ((!\hybrid_control_mixed_inst|Add0~25_sumout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout ) ) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal213~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal310~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout  ) ) ) # ( 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal213~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal310~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~25_sumout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ) ) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal213~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal310~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~29 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~29 .lut_mask = 64'h00000A0A00FF0AFF;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y40_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~31 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~31_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~1_combout  & 
// (((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout )) # (\hybrid_control_mixed_inst|Add0~17_sumout ))) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~1_combout  ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~31 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~31 .lut_mask = 64'hFF00FF00D500D500;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y41_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~28 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~28_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal426~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal213~0_combout ) # 
// (\hybrid_control_mixed_inst|Add0~25_sumout )))) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal426~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal213~0_combout ) # (\hybrid_control_mixed_inst|Add0~25_sumout )) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal213~0_combout ),
	.datad(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal426~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~28 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~28 .lut_mask = 64'hFCFF0000A8AA0000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y40_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~30 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~30_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal290~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal374~0_combout  & 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal526~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal374~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal526~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal290~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~30 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~30 .lut_mask = 64'hF000F00000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y40_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~32 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~32_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~28_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~30_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~29_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~31_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~2_combout )))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~2_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~29_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~31_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~28_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~32 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~32 .lut_mask = 64'h00000000000000E0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y40_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~27 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~27_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~21_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ))) ) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~21_combout  ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~27 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~27 .lut_mask = 64'hFFFFF0C000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y40_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~33 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~33_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~27_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~26_combout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~25_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~32_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~7_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~26_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~25_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~32_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~7_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~33 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~33 .lut_mask = 64'h0000000000010001;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y39_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~20 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~20_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal442~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~13_sumout  & 
// (((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal314~0_combout )))) # (\hybrid_control_mixed_inst|Add0~13_sumout  & (!\hybrid_control_mixed_inst|Add0~9_sumout  & (\hybrid_control_mixed_inst|Add0~21_sumout ))) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal442~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~13_sumout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal314~0_combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~9_sumout ),
	.datab(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.datac(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal314~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal442~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~20 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~20 .lut_mask = 64'h00CC00CC02CE02CE;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y39_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~21 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~21_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~20_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~7_combout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~1_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal508~0_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~7_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal508~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~21 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~21 .lut_mask = 64'h0A080A0800000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y44_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~18 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~18_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout  & ( ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout  & 
// (!\hybrid_control_mixed_inst|Add0~25_sumout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0_combout ))) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout  & (!\hybrid_control_mixed_inst|Add0~25_sumout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0_combout )) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.datac(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~18 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~18 .lut_mask = 64'h0030003055755575;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y44_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~17 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~17_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout  & ( ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout  & 
// (!\hybrid_control_mixed_inst|Add0~25_sumout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout ))) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout  & (!\hybrid_control_mixed_inst|Add0~25_sumout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout )) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ),
	.datab(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~17 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~17 .lut_mask = 64'h0404040404FF04FF;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y44_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~19 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~19_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~17_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~18_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal376~0_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~18_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal376~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~19 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~19 .lut_mask = 64'hF0A0F0A000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y39_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~30 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~30_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal315~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ) # ((!\hybrid_control_mixed_inst|Add0~29_sumout  & (\hybrid_control_mixed_inst|Add0~25_sumout )) # (\hybrid_control_mixed_inst|Add0~29_sumout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout )))) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal315~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout  & ( 
// (!\hybrid_control_mixed_inst|Add0~29_sumout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout )) ) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datab(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal315~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~30 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~30 .lut_mask = 64'hFFFC0000F7F40000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y39_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~22 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~22_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout  & ( ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal532~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal532~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal532~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~22 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~22 .lut_mask = 64'h000F000F333F333F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y39_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~9 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~9_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal212~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout  & 
// (((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal484~0DUPLICATE_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout )))) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout  & 
// (((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal484~0DUPLICATE_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout )) # (\hybrid_control_mixed_inst|Add0~21_sumout ))) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal212~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal484~0DUPLICATE_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ),
	.datab(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal484~0DUPLICATE_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal212~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~9 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~9 .lut_mask = 64'h000F000F111F111F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y39_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~23 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~23_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~22_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~9_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~2_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~30_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~6_combout  & 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal524~1_combout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~2_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~30_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~6_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal524~1_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~22_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~23 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~23 .lut_mask = 64'h0200000000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y39_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal539~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal539~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout  & ( (\hybrid_control_mixed_inst|Add0~17_sumout  & (\hybrid_control_mixed_inst|Add0~21_sumout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout )) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal539~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal539~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal539~0 .lut_mask = 64'h0000000000050005;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal539~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y39_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~26 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~26_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal539~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal356~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal356~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal539~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~26 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~26 .lut_mask = 64'hFFF0FFF000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y44_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~15 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~15_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal395~0_combout  & ( ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout )) # (\hybrid_control_mixed_inst|Add0~25_sumout ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal395~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~15 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~15 .lut_mask = 64'hFFF3FFF300000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y39_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~16 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~16_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~26_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~15_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal271~0_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~1_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal484~0DUPLICATE_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout )))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal484~0DUPLICATE_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal271~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~1_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~26_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~16 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~16 .lut_mask = 64'h000000000000C800;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y40_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~24DUPLICATE (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~24DUPLICATE_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~23_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~16_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~12_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~9_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~21_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~19_combout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~12_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~9_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~21_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~19_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~23_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~24DUPLICATE_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~24DUPLICATE .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~24DUPLICATE .lut_mask = 64'h0000000000000001;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~24DUPLICATE .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y40_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~33_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~24DUPLICATE_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~24_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~17_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~24_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~17_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~33_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~24DUPLICATE_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6 .lut_mask = 64'h000000000000000F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y43_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~22 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~22_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal508~0_combout  & ( ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal516~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal508~0_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal516~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal516~0_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal508~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~22 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~22 .lut_mask = 64'h0505050505FF05FF;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y43_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~23 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~23_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal215~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal213~0_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout )))) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal215~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout  & 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout )) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal213~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal215~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~23 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~23 .lut_mask = 64'hFFC0FFC0AA80AA80;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y43_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~21 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~21_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal492~0_combout  & ( ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal310~0_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal492~0_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal310~0_combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal310~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal492~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~21 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~21 .lut_mask = 64'h005500550F5F0F5F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y43_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~24 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~24_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~21_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~22_combout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~23_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~2_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~2_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~22_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~23_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~24 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~24 .lut_mask = 64'h00C800C800000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y44_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~25 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~25_combout  = ( \hybrid_control_mixed_inst|Add0~17_sumout  & ( (\hybrid_control_mixed_inst|Add0~21_sumout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout )) ) ) # ( !\hybrid_control_mixed_inst|Add0~17_sumout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout  & (\hybrid_control_mixed_inst|Add0~21_sumout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout )) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ),
	.datab(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~25 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~25 .lut_mask = 64'h0101010100030003;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y44_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~1DUPLICATE (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~1DUPLICATE_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal492~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout  & ( 
// ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~0_combout  & !\hybrid_control_mixed_inst|Add0~17_sumout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ) ) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal492~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~0_combout  & 
// !\hybrid_control_mixed_inst|Add0~17_sumout ) ) ) ) # ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal492~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout  & ( 
// ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~0_combout  & !\hybrid_control_mixed_inst|Add0~17_sumout ))) # 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal492~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~0_combout  & !\hybrid_control_mixed_inst|Add0~17_sumout )) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~0_combout ),
	.datad(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal492~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~1DUPLICATE_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~1DUPLICATE .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~1DUPLICATE .lut_mask = 64'h030057550F005F55;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~1DUPLICATE .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y44_N30
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~26 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~26_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~25_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~1DUPLICATE_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~2_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal528~0_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal270~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~3_combout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~2_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal528~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal270~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~3_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~25_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~1DUPLICATE_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~26 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~26 .lut_mask = 64'h0080000000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y44_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~27 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~27_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~22_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~26_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~1_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~24_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout )))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~24_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~22_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~27 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~27 .lut_mask = 64'h00000000000000C8;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y39_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~6 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~6_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal215~0_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout ))) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout )))) # 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal215~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal215~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~6 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~6 .lut_mask = 64'hFAC8FAC8F0C0F0C0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y39_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal391~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ))) ) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal391~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout )))) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout )))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal391~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~0 .lut_mask = 64'hFCA8FC0000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y39_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~17 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~17_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~29_sumout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout )) # (\hybrid_control_mixed_inst|Add0~29_sumout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout  & 
// ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout )))) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~0_combout  & ( 
// (\hybrid_control_mixed_inst|Add0~29_sumout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout  & ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ) # 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~17 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~17 .lut_mask = 64'h0015001522372237;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y39_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~18 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~18_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout  & 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ) # 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout )) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~18 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~18 .lut_mask = 64'hFCCCFCCC88888888;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y39_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~19 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~19_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~18_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~6_combout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~0_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~17_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~13_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~6_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~17_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~13_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~19 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~19 .lut_mask = 64'h0000000010001000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y44_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~7 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~7_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal532~0_combout  & ( ((!\hybrid_control_mixed_inst|Add0~29_sumout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout ))) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal532~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~29_sumout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout  & 
// ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal532~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~7 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~7 .lut_mask = 64'h020A020A02FF02FF;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y39_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~14 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~14_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal330~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~7_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~7_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal330~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~14 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~14 .lut_mask = 64'hE0A0E0A000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y44_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~2 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~2_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal483~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ) # 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal483~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~2 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~2 .lut_mask = 64'hFEEEFEEE00000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y39_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~11 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~11_combout  = ( !\hybrid_control_mixed_inst|Add0~17_sumout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout  & ((!\hybrid_control_mixed_inst|Add0~21_sumout  & 
// ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ))) # (\hybrid_control_mixed_inst|Add0~21_sumout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~11 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~11 .lut_mask = 64'h010B010B00000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y39_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~15 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~15_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~11_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal311~0_combout )) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~11_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal311~0_combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~11_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal311~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~15 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~15 .lut_mask = 64'hF000F000A000A000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y39_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~16 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~16_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~15_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~0_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal504~0_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~3_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~2_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal504~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~3_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~2_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~16 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~16 .lut_mask = 64'h0000000000080008;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y39_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~20 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~20_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~16_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~6_combout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~19_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~12_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~14_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~6_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~19_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~12_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~14_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~20 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~20 .lut_mask = 64'h0000000000010001;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y38_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~13 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~13_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal388~0_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal213~0_combout ) # (\hybrid_control_mixed_inst|Add0~25_sumout ))) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal388~0_combout  ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal388~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal213~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~13 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~13 .lut_mask = 64'hF0F0F0F0F030F030;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y38_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~12 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~12_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal325~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal428~0_combout )))) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout  & 
// (((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal428~0_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal428~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal325~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~12 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~12 .lut_mask = 64'hFC88FC8800000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y38_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~29 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~29_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal376~1_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal461~0_combout  & 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal437~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal461~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal437~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal376~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~29 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~29 .lut_mask = 64'hF000F00000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y38_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~28 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~28_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ))) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout )))) # 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~28 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~28 .lut_mask = 64'hFCA8FCA8CC88CC88;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y38_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~30 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~30_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal500~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ))) ) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal500~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout ),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal500~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~30 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~30 .lut_mask = 64'hFFCCAA8800000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y38_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~31 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~31_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~15_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~30_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~13_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~12_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~29_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~28_combout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~13_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~12_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~29_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~28_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~15_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~31 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~31 .lut_mask = 64'h0000000000000001;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y40_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~32 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~32_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~4_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~31_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~7_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~5_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~7_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~5_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~4_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~32 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~32 .lut_mask = 64'h00000000000000F0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y43_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal466~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal466~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal442~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~0_combout  & 
// !\hybrid_control_mixed_inst|Add0~21_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~0_combout ),
	.datad(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal442~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal466~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal466~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal466~0 .lut_mask = 64'h000000000F000F00;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal466~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y43_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~8 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~8_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal213~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal466~0_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ) # (\hybrid_control_mixed_inst|Add0~25_sumout ))) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal213~0_combout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal466~0_combout  ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal466~0_combout ),
	.datad(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal213~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~8 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~8 .lut_mask = 64'hF0F0F0F0A0F0A0F0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y41_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~34 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~34_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout )))) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout  & 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout )) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~34 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~34 .lut_mask = 64'hEECCEECCE0C0E0C0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y41_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~35 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~35_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~2_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal426~0_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal474~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~34_combout ))) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal426~0_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal474~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~34_combout )) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~2_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal426~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal474~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~34_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~35 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~35 .lut_mask = 64'h00C000C000800080;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y41_N30
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~33 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~33_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal271~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~26_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal484~0DUPLICATE_combout ))) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~26_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal484~0DUPLICATE_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal271~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~33 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~33 .lut_mask = 64'h0F0C0F0C00000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y42_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~23 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~23_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal516~0_combout ))) ) ) ) # ( 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal516~0_combout ))) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ) # 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout )))) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal516~0_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout )))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal516~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~23 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~23 .lut_mask = 64'hFCA8F0A0CC880000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X73_Y40_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~24 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~24_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~23_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~24 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~24 .lut_mask = 64'h00000000FFF0FFF0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y41_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~36 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~36_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~33_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~24_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~8_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~35_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~9_combout )) ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~8_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~35_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~9_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~33_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~36 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~36 .lut_mask = 64'h0000000000000003;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y40_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~36_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~27_combout ) # 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~12_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~20_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~32_combout ))) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~36_combout  )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~27_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~12_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~20_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~32_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5 .lut_mask = 64'hFFFFFFFFFFFEFFFE;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y40_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~24 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~24_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~23_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~16_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~12_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~9_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~19_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~21_combout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~12_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~9_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~19_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~21_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~23_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~24 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~24 .lut_mask = 64'h0000000000000001;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y39_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~22DUPLICATE (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~22DUPLICATE_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~21_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~17_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~10_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~14_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~8_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~16_combout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~10_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~14_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~8_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~16_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~21_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~22DUPLICATE_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~22DUPLICATE .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~22DUPLICATE .lut_mask = 64'h0000000000000001;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~22DUPLICATE .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X73_Y40_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~27 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~27_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~6_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~27 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~27 .lut_mask = 64'hFFF0FFF000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X73_Y40_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~28 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~28_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout  & ( ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~2_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~2_combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~2_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~28 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~28 .lut_mask = 64'h005500550F5F0F5F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y40_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal393~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal393~0_combout  = (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ))

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal393~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal393~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal393~0 .lut_mask = 64'h0005000500050005;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal393~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X73_Y40_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~29 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~29_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal393~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~28_combout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~12_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~11_combout )) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~28_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~12_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~11_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal393~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~29 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~29 .lut_mask = 64'h0C000C0000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y40_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal301~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal301~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1_combout ),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal301~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal301~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal301~0 .lut_mask = 64'h0000000000330033;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal301~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X73_Y40_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~31 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~31_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout ))) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout )))) # 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~31 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~31 .lut_mask = 64'hFCA8FCA8A8A8A8A8;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y39_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~30 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~30_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal313~1_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal277~0_combout ) # (\hybrid_control_mixed_inst|Add0~25_sumout ))) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal313~1_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal277~0_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ) # 
// (\hybrid_control_mixed_inst|Add0~25_sumout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal277~0_combout ),
	.datab(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal313~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~30 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~30 .lut_mask = 64'hFB00FB00BB00BB00;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X73_Y40_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~32 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~32_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~30_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal301~0_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~1_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~31_combout )) ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal301~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~31_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~32 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~32 .lut_mask = 64'h0000000000C00000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X73_Y41_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal379~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal379~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal379~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal379~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal379~0 .lut_mask = 64'h000000000000FFFF;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal379~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y39_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~25 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~25_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal524~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal379~0_combout  & ( 
// ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~0_combout  & !\hybrid_control_mixed_inst|Add0~21_sumout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout ) ) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal524~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal379~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout  ) ) ) # ( 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal524~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal379~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~0_combout  & 
// ((!\hybrid_control_mixed_inst|Add0~21_sumout ) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout ))) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal524~0_combout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal379~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~0_combout  & 
// \hybrid_control_mixed_inst|Add0~21_sumout )) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~0_combout ),
	.datad(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal524~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal379~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~25 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~25 .lut_mask = 64'h00050F0555555F55;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y39_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~26 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~26_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~25_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal391~0_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ))) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal391~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~26 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~26 .lut_mask = 64'hFC00FC0000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X73_Y40_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~33 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~33_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~26_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~27_combout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~24_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~29_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~32_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~27_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~24_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~29_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~32_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~33 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~33 .lut_mask = 64'h0000000000010001;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y40_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~22DUPLICATE_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~33_combout  & ( 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~4_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~24_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~10_combout ))) # 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal227~0_combout ) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~22DUPLICATE_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~33_combout  ) ) # ( 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~22DUPLICATE_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~33_combout  ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~22DUPLICATE_combout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~33_combout  ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal227~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~4_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~24_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~10_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~22DUPLICATE_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4 .lut_mask = 64'hFFFFFFFFFFFFFFFD;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X73_Y41_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~9 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~9_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal277~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal379~0_combout  & ( 
// ((!\hybrid_control_mixed_inst|Add0~25_sumout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout ) ) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal277~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal379~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout  ) ) ) # ( 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal277~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal379~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~25_sumout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal277~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal379~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~9 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~9 .lut_mask = 64'h000000CC0F0F0FCF;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X73_Y41_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~13 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~13_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal420~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout  & ( 
// ((\hybrid_control_mixed_inst|Add0~29_sumout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout ))) # 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal420~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout  & ( 
// (!\hybrid_control_mixed_inst|Add0~29_sumout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout )) # (\hybrid_control_mixed_inst|Add0~29_sumout  & (((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout )))) ) ) ) # ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal420~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout  & ( 
// ((\hybrid_control_mixed_inst|Add0~29_sumout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout ))) # 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal420~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout  & ((!\hybrid_control_mixed_inst|Add0~29_sumout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout )) # (\hybrid_control_mixed_inst|Add0~29_sumout  & 
// ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ))))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal420~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~13 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~13 .lut_mask = 64'h0027333722273337;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X73_Y41_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~12 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~12_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal516~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout )) ) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal516~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout  ) ) ) # ( 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal516~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal484~0DUPLICATE_combout )))) ) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal516~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal484~0DUPLICATE_combout ) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal484~0DUPLICATE_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal516~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~12 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~12 .lut_mask = 64'hEEEEE000AAAAA000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X73_Y41_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~14 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~14_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~12_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal503~0_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~13_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal503~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~13_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~14 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~14 .lut_mask = 64'h00000000C080C080;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X73_Y41_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~26 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~26_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal422~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal422~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~26 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~26 .lut_mask = 64'hFFF0FFF000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X73_Y41_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~27 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~27_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~25_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~26_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~9_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~28_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~14_combout )) ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~9_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~28_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~14_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~25_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~27 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~27 .lut_mask = 64'h0000000000C00000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y39_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~2 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~2_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout  & ( 
// ((!\hybrid_control_mixed_inst|Add0~29_sumout  & (!\hybrid_control_mixed_inst|Add0~25_sumout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ))) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout ) ) ) ) # 
// ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout  ) ) ) # ( 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~29_sumout  & (!\hybrid_control_mixed_inst|Add0~25_sumout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout )) ) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datab(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~2 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~2 .lut_mask = 64'h000000880F0F0F8F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y39_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~28 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~28_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~2_combout  & ( ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal277~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout )) # (\hybrid_control_mixed_inst|Add0~25_sumout ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal277~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~28 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~28 .lut_mask = 64'hFFF3FFF300000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y39_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~3 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~3_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~29_sumout  & (!\hybrid_control_mixed_inst|Add0~25_sumout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0_combout )) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~29_sumout  & (!\hybrid_control_mixed_inst|Add0~25_sumout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datab(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~3 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~3 .lut_mask = 64'h0008000808080808;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y39_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~31 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~31_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~3_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout )))) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~3_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ) # 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~3_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~31 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~31 .lut_mask = 64'hEA00EA00E000E000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y39_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~30 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~30_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout )))) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout  & 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout )) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~30 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~30 .lut_mask = 64'hFF88FF88A080A080;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y39_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~29 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~29_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout )) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~29 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~29 .lut_mask = 64'h0005000555555555;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y39_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~32 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~32_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~29_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~30_combout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~28_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~31_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~30_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~30_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~28_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~31_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~30_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~32 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~32 .lut_mask = 64'h0001000100000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y38_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~33 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~33_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~21_sumout  & 
// (((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~0_combout )))) # (\hybrid_control_mixed_inst|Add0~21_sumout  & (!\hybrid_control_mixed_inst|Add0~17_sumout  & ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout )))) ) 
// )

	.dataa(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datab(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~33 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~33 .lut_mask = 64'h000000000C2E0C2E;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y38_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~34 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~34_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~33_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal501~0_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal501~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~34 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~34 .lut_mask = 64'hE0C0E0C000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y38_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~6DUPLICATE (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~6DUPLICATE_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout  & (((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout )))) # 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout )))) ) ) ) # ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout  & (((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout )))) # 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout )))) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout  & (((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout )))) # 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout )))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~6DUPLICATE_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~6DUPLICATE .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~6DUPLICATE .lut_mask = 64'hEEE0EEE0EEE00000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~6DUPLICATE .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y38_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~39 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~39_combout  = ( !\hybrid_control_mixed_inst|Add0~21_sumout  & ( (((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~0_combout  & (\hybrid_control_mixed_inst|Add0~17_sumout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ))) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal282~0_combout )) ) ) # ( \hybrid_control_mixed_inst|Add0~21_sumout  & ( 
// ((((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal282~0_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal410~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ),
	.datae(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal282~0_combout ),
	.datag(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~39 .extended_lut = "on";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~39 .lut_mask = 64'h00030505FFFFFFFF;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y38_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~35 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~35_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout )))) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout  & 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout )))) ) ) ) # ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ))) ) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ) # 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout )) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~35 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~35 .lut_mask = 64'hECECE0E0EC00E000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y38_N30
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~36 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~36_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~35_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~34_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~4_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~6DUPLICATE_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~39_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~34_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~4_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~6DUPLICATE_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~39_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~36 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~36 .lut_mask = 64'h0000000004000400;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y38_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~37 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~37_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~13_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal205~0_combout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~0_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~14_combout )) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal205~0_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~14_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~37 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~37 .lut_mask = 64'h0A000A0000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y40_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~38 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~38_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~6_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~37_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~3_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~32_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~36_combout )) ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~3_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~32_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~36_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~6_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~38 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~38 .lut_mask = 64'h0000000000000003;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y40_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~38_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~24DUPLICATE_combout  & ( 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~27_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~20_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal227~0_combout ) ) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~38_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~24DUPLICATE_combout  ) ) # ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~38_combout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~24DUPLICATE_combout  ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~38_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~24DUPLICATE_combout  ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal227~0_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~27_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~20_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~38_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~24DUPLICATE_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3 .lut_mask = 64'hFFFFFFFFFFFFFFF5;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y40_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~6 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~6_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~5_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~0_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~1_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~2_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~1_combout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~2_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~1_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~5_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~6 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~6 .lut_mask = 64'h0000000000000008;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y44_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~1 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~1_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y44_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~4 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~4_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~1_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~15_combout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~10_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal492~0_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal492~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~15_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~10_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~4 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~4 .lut_mask = 64'h000E000E00000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y41_N30
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~10 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~10_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal531~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout ) # 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal531~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~10 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~10 .lut_mask = 64'hFEFCFEFC00000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X73_Y44_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~15 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~15_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout  ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout  & ( ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ))) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ) ) ) ) # ( 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout )) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout )) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~15 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~15 .lut_mask = 64'h001100110F1FFFFF;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y44_N30
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~16 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~16_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~15_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal506~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout )) ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~15_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal506~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~16 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~16 .lut_mask = 64'hFFC0000000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y41_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~17 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~17_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~2_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~5_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~5_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~17 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~17 .lut_mask = 64'h00000000F0A0F0A0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y44_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~18 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~18_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~16_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~17_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal301~0_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~4_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~10_combout )) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal301~0_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~4_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~10_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~16_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~18 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~18 .lut_mask = 64'h000000000000000A;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y38_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~23 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~23_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal209~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal309~0_combout ) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal209~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal309~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal309~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal209~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~23 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~23 .lut_mask = 64'hFF00F00000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y39_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~16 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~16_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~10_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~2_combout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~23_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~26_combout )) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~2_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~23_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~26_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~16 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~16 .lut_mask = 64'h0000000000050005;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y41_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~12DUPLICATE (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~12DUPLICATE_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & ( 
// (!\hybrid_control_mixed_inst|Add0~21_sumout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout  & !\hybrid_control_mixed_inst|Add0~17_sumout ))) # 
// (\hybrid_control_mixed_inst|Add0~21_sumout  & (((\hybrid_control_mixed_inst|Add0~17_sumout )))) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout 
//  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout  & (!\hybrid_control_mixed_inst|Add0~21_sumout  & !\hybrid_control_mixed_inst|Add0~17_sumout ))) ) ) 
// ) # ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout  & (!\hybrid_control_mixed_inst|Add0~21_sumout  & !\hybrid_control_mixed_inst|Add0~17_sumout ))) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  & 
// ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout  & 
// (!\hybrid_control_mixed_inst|Add0~21_sumout  & !\hybrid_control_mixed_inst|Add0~17_sumout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout ),
	.datac(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~12DUPLICATE_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~12DUPLICATE .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~12DUPLICATE .lut_mask = 64'h100010001000100F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~12DUPLICATE .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X73_Y41_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~27 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~27_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout  & ( ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~27 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~27 .lut_mask = 64'h0303030303FF03FF;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X73_Y41_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~28 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~28_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~20_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal306~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~27_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal532~0_combout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~27_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal532~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~20_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal306~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~28 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~28 .lut_mask = 64'hF0A0000000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y42_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~13 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~13_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal215~0_combout  & ( 
// ((\hybrid_control_mixed_inst|Add0~17_sumout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~1_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout ) ) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal215~0_combout  & ( (\hybrid_control_mixed_inst|Add0~17_sumout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~1_combout ) ) ) ) # ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal215~0_combout  & ( 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout  ) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~1_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal215~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~13 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~13 .lut_mask = 64'h00000F0F00550F5F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y42_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~11 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~11_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout  & ( ((!\hybrid_control_mixed_inst|Add0~29_sumout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0_combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~11 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~11 .lut_mask = 64'h000000000FAF0FAF;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y38_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~12 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~12_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~11_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal277~0_combout ) # 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ) # (\hybrid_control_mixed_inst|Add0~25_sumout )) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal277~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ),
	.datad(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~12 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~12 .lut_mask = 64'hFCFFFCFF00000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y41_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~14 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~14_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~12_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~8_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~12DUPLICATE_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~8_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~28_combout  & 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~13_combout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~12DUPLICATE_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~8_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~28_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~13_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~12_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~14 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~14 .lut_mask = 64'h0000000000000800;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y42_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~21 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~21_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal504~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ))) ) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal504~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal504~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~21 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~21 .lut_mask = 64'hFFAAF0A000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y41_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~22 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~22_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~13_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~34_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~21_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal530~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout )))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~21_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal530~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~13_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~22 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~22 .lut_mask = 64'h000000000E000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y39_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~19 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~19_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout  & ( ((!\hybrid_control_mixed_inst|Add0~29_sumout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal508~0_combout ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal508~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~19 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~19 .lut_mask = 64'h000000000CFF0CFF;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y39_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~20 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~20_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~26_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~19_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~26_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~20 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~20 .lut_mask = 64'h0000FFF000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y41_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~15 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~15_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~16_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~7_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~13_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~22_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~20_combout )) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~13_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~22_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~20_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~16_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~15 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~15 .lut_mask = 64'h0000000500000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y39_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~30 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~30_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout  & 
// ((\hybrid_control_mixed_inst|Add0~17_sumout ) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout ))) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~30 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~30 .lut_mask = 64'h00550055005F005F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y39_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal373~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal373~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~17_sumout  & (\hybrid_control_mixed_inst|Add0~21_sumout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout )) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal373~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal373~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal373~0 .lut_mask = 64'h00000000000A000A;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal373~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y39_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~31 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~31_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal373~0_combout  & 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal373~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal373~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~31 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~31 .lut_mask = 64'hF0F0F0F0F000F000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y44_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal277~1 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal277~1_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal277~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~25_sumout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal277~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal277~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal277~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal277~1 .lut_mask = 64'h0000000000F000F0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal277~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y39_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~32 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~32_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal277~1_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~15_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~30_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~21_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~24_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~31_combout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~30_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~21_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~24_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~31_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal277~1_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~32 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~32 .lut_mask = 64'h0000000000800000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y38_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~24 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~24_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal345~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout ) # 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout )) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal345~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~24 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~24 .lut_mask = 64'hFAF0FAF000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y39_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal233~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal233~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout  & ( (\hybrid_control_mixed_inst|Add0~17_sumout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~1_combout  & !\hybrid_control_mixed_inst|Add0~25_sumout )) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~1_combout ),
	.datad(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal233~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal233~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal233~0 .lut_mask = 64'h0000000003000300;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal233~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y38_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~25 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~25_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal233~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal205~0_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~24_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal371~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout )))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~24_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal371~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal233~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal205~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~25 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~25 .lut_mask = 64'h0E00000000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y44_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~3 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~3_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal532~0_combout  & ( ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal532~0_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal532~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~3 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~3 .lut_mask = 64'h003300330F3F0F3F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y44_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~4 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~4_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout  & ( (!\hybrid_control_mixed_inst|Add0~17_sumout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ) # (\hybrid_control_mixed_inst|Add0~21_sumout )))) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout  & ( (!\hybrid_control_mixed_inst|Add0~21_sumout  & (!\hybrid_control_mixed_inst|Add0~17_sumout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datab(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~4 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~4 .lut_mask = 64'h00080008004C004C;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y43_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~20 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~20_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout  & 
// (!\hybrid_control_mixed_inst|Add0~25_sumout  & ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout )))) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout  & (((!\hybrid_control_mixed_inst|Add0~25_sumout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout ))) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ),
	.datab(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~20 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~20 .lut_mask = 64'h0505050505CD05CD;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y44_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~21 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~21_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~20_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~3_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~4_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~3_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~4_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~21 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~21 .lut_mask = 64'hA800A80000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y38_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~18 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~18_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout  & ((!\hybrid_control_mixed_inst|Add0~29_sumout ) # 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout )))) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout  & (((!\hybrid_control_mixed_inst|Add0~29_sumout ) # 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout )))) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout  & ( 
// (!\hybrid_control_mixed_inst|Add0~29_sumout  & (((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout )))) # (\hybrid_control_mixed_inst|Add0~29_sumout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout  & 
// ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout )))) ) ) ) # ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~29_sumout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout )) # (\hybrid_control_mixed_inst|Add0~29_sumout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout  & ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout )))) ) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout  & ( (\hybrid_control_mixed_inst|Add0~29_sumout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout  & ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout )))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ),
	.datac(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~18 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~18 .lut_mask = 64'h0007505730377077;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y38_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~17 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~17_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout  & ( 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout  ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout  & ( 
// (!\hybrid_control_mixed_inst|Add0~29_sumout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout ) ) ) ) # ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout  & ( (\hybrid_control_mixed_inst|Add0~29_sumout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~17 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~17 .lut_mask = 64'h0000000F00F000FF;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y38_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~19 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~19_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal276~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~18_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~17_combout  & 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ))) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal276~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~18_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~17_combout ) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~18_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~17_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal276~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~19 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~19 .lut_mask = 64'hC0C0000080000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X60_Y40_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~29 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~29_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal280~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~19_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~25_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal524~0_combout )))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~25_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal524~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal280~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~29 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~29 .lut_mask = 64'h00000000F0E00000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y40_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~22 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~22_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~29_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~12_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~32_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~25_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~21_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~19_combout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~32_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~25_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~21_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~19_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~29_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~22 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~22 .lut_mask = 64'h0000000000000001;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y40_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~15_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~22_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~6_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~18_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~16_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~14_combout ))) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~15_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~22_combout  ) ) # ( 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~15_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~22_combout  ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~15_combout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~22_combout  ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~6_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~18_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~16_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~14_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~15_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2 .lut_mask = 64'hFFFFFFFFFFFFFFFE;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X73_Y39_N30
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~5 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~5_combout  = ( \hybrid_control_mixed_inst|Add0~17_sumout  & ( \hybrid_control_mixed_inst|Add0~5_sumout  & ( (!\hybrid_control_mixed_inst|Add0~13_sumout  & 
// !\hybrid_control_mixed_inst|Add0~9_sumout ) ) ) ) # ( !\hybrid_control_mixed_inst|Add0~17_sumout  & ( \hybrid_control_mixed_inst|Add0~5_sumout  & ( (\hybrid_control_mixed_inst|Add0~9_sumout ) # (\hybrid_control_mixed_inst|Add0~13_sumout ) ) ) ) # ( 
// \hybrid_control_mixed_inst|Add0~17_sumout  & ( !\hybrid_control_mixed_inst|Add0~5_sumout  & ( (!\hybrid_control_mixed_inst|Add0~13_sumout  & !\hybrid_control_mixed_inst|Add0~9_sumout ) ) ) ) # ( !\hybrid_control_mixed_inst|Add0~17_sumout  & ( 
// !\hybrid_control_mixed_inst|Add0~5_sumout  & ( ((\hybrid_control_mixed_inst|Add0~1_sumout  & \hybrid_control_mixed_inst|Add0~9_sumout )) # (\hybrid_control_mixed_inst|Add0~13_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|Add0~1_sumout ),
	.datac(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~9_sumout ),
	.datae(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.dataf(!\hybrid_control_mixed_inst|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~5 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~5 .lut_mask = 64'h0F3FF0000FFFF000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X73_Y39_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~2 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~2_combout  = ( \delta_control|count_reg [0] & ( \hybrid_control_mixed_inst|Add0~5_sumout  & ( (\hybrid_control_mixed_inst|Add0~1_sumout ) # (\hybrid_control_mixed_inst|Add0~21_sumout ) ) ) ) # ( 
// !\delta_control|count_reg [0] & ( \hybrid_control_mixed_inst|Add0~5_sumout  & ( (\hybrid_control_mixed_inst|Add0~1_sumout ) # (\hybrid_control_mixed_inst|Add0~21_sumout ) ) ) ) # ( \delta_control|count_reg [0] & ( !\hybrid_control_mixed_inst|Add0~5_sumout 
//  & ( (\hybrid_control_mixed_inst|Add0~21_sumout  & \hybrid_control_mixed_inst|Add0~1_sumout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~1_sumout ),
	.datae(!\delta_control|count_reg [0]),
	.dataf(!\hybrid_control_mixed_inst|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~2 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~2 .lut_mask = 64'h0000000F0FFF0FFF;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X73_Y39_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~3 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~3_combout  = ( \hybrid_control_mixed_inst|Add0~25_sumout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~2_combout  & ( (!\hybrid_control_mixed_inst|Add0~17_sumout  & 
// !\hybrid_control_mixed_inst|Add0~13_sumout ) ) ) ) # ( \hybrid_control_mixed_inst|Add0~25_sumout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~2_combout  & ( (!\hybrid_control_mixed_inst|Add0~17_sumout  & 
// ((!\hybrid_control_mixed_inst|Add0~9_sumout ) # (!\hybrid_control_mixed_inst|Add0~13_sumout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~9_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.datae(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~3 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~3 .lut_mask = 64'h0000AAA00000AA00;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X73_Y39_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr0~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr0~0_combout  = ( \delta_control|count_reg [0] & ( \hybrid_control_mixed_inst|Add0~5_sumout  & ( (\hybrid_control_mixed_inst|Add0~17_sumout  & \hybrid_control_mixed_inst|Add0~13_sumout ) ) ) ) # ( 
// !\delta_control|count_reg [0] & ( \hybrid_control_mixed_inst|Add0~5_sumout  & ( (\hybrid_control_mixed_inst|Add0~17_sumout  & (\hybrid_control_mixed_inst|Add0~13_sumout  & ((\hybrid_control_mixed_inst|Add0~9_sumout ) # 
// (\hybrid_control_mixed_inst|Add0~1_sumout )))) ) ) ) # ( \delta_control|count_reg [0] & ( !\hybrid_control_mixed_inst|Add0~5_sumout  & ( (\hybrid_control_mixed_inst|Add0~17_sumout  & (\hybrid_control_mixed_inst|Add0~13_sumout  & 
// \hybrid_control_mixed_inst|Add0~9_sumout )) ) ) ) # ( !\delta_control|count_reg [0] & ( !\hybrid_control_mixed_inst|Add0~5_sumout  & ( (\hybrid_control_mixed_inst|Add0~17_sumout  & (\hybrid_control_mixed_inst|Add0~13_sumout  & 
// \hybrid_control_mixed_inst|Add0~9_sumout )) ) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datab(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.datac(!\hybrid_control_mixed_inst|Add0~1_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~9_sumout ),
	.datae(!\delta_control|count_reg [0]),
	.dataf(!\hybrid_control_mixed_inst|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr0~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr0~0 .lut_mask = 64'h0011001101111111;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X73_Y39_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~0_combout  = ( \delta_control|count_reg [0] & ( \hybrid_control_mixed_inst|Add0~5_sumout  & ( (\hybrid_control_mixed_inst|Add0~9_sumout  & \hybrid_control_mixed_inst|Add0~1_sumout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~9_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~1_sumout ),
	.datae(!\delta_control|count_reg [0]),
	.dataf(!\hybrid_control_mixed_inst|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~0 .lut_mask = 64'h000000000000000F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X73_Y39_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~1 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~1_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout  & ( 
// (!\hybrid_control_mixed_inst|Add0~25_sumout  & \hybrid_control_mixed_inst|Add0~13_sumout ) ) ) ) # ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout  & ( 
// !\hybrid_control_mixed_inst|Add0~25_sumout  ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout  & ( !\hybrid_control_mixed_inst|Add0~25_sumout  ) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~1 .lut_mask = 64'hF0F0F0F0000000F0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X73_Y39_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~4 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~4_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr0~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~1_combout  & ( 
// !\hybrid_control_mixed_inst|Add0~29_sumout  ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr0~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~1_combout  & ( !\hybrid_control_mixed_inst|Add0~29_sumout  ) ) 
// ) # ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr0~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~1_combout  & ( (!\hybrid_control_mixed_inst|Add0~29_sumout  & ((!\hybrid_control_mixed_inst|Add0~21_sumout ) # 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~3_combout ))) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr0~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~1_combout  & ( 
// (!\hybrid_control_mixed_inst|Add0~29_sumout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~3_combout ) ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datac(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~3_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr0~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~4 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~4 .lut_mask = 64'h00CCC0CCCCCCCCCC;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X73_Y39_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~6 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~6_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~5_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~4_combout  & ( 
// !\hybrid_control_mixed_inst|Add0~33_sumout  ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~5_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~4_combout  & ( !\hybrid_control_mixed_inst|Add0~33_sumout  ) ) 
// ) # ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~5_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~4_combout  & ( (!\hybrid_control_mixed_inst|Add0~33_sumout  & (!\hybrid_control_mixed_inst|Add0~25_sumout  & 
// \hybrid_control_mixed_inst|Add0~21_sumout )) ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|Add0~33_sumout ),
	.datac(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~5_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~6 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~6 .lut_mask = 64'h000000C0CCCCCCCC;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y40_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr0~1 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr0~1_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1_combout  & ( (\hybrid_control_mixed_inst|Add0~13_sumout ) # (\hybrid_control_mixed_inst|Add0~9_sumout ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|Add0~9_sumout ),
	.datac(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr0~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr0~1 .lut_mask = 64'h000000003F3F3F3F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y40_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr0~2 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr0~2_combout  = ( !\hybrid_control_mixed_inst|Add0~33_sumout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr0~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~29_sumout  & 
// ((\hybrid_control_mixed_inst|Add0~25_sumout ))) # (\hybrid_control_mixed_inst|Add0~29_sumout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr0~1_combout  & !\hybrid_control_mixed_inst|Add0~25_sumout )) ) ) ) # ( 
// !\hybrid_control_mixed_inst|Add0~33_sumout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr0~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~29_sumout  & (((\hybrid_control_mixed_inst|Add0~21_sumout  & 
// \hybrid_control_mixed_inst|Add0~25_sumout )))) # (\hybrid_control_mixed_inst|Add0~29_sumout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr0~1_combout  & ((!\hybrid_control_mixed_inst|Add0~25_sumout )))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr0~1_combout ),
	.datab(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datac(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datae(!\hybrid_control_mixed_inst|Add0~33_sumout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr0~2 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr0~2 .lut_mask = 64'h0A3000000AF00000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr0~2 .shared_arith = "off";
// synopsys translate_on

// Location: DSPMULT_X65_Y40_N0
stratixiv_mac_mult \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2 (
	.signa(vcc),
	.signb(vcc),
	.dataa({\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~49_sumout ,\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45_sumout ,
\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41_sumout ,\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37_sumout ,
\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33_sumout ,\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29_sumout ,
\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25_sumout ,\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21_sumout ,
\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17_sumout ,\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13_sumout ,
\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_sumout ,\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_sumout ,
\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_sumout ,\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13_sumout ,
\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9_sumout ,\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_sumout ,
\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_sumout ,\hybrid_control_mixed_inst|Mult0|mult_core|romout[0][4]~0_combout }),
	.datab({\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr0~2_combout ,\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~6_combout ,\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~combout ,
\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~combout ,\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~combout ,\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~combout ,
\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~combout ,\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~combout ,\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~combout ,
\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~combout ,\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~combout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.clk(4'b0000),
	.aclr(4'b0000),
	.ena(4'b1111),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2_DATAOUT_bus ),
	.scanouta());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2 .dataa_clear = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2 .dataa_clock = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2 .dataa_width = 18;
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2 .datab_clear = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2 .datab_clock = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2 .datab_width = 18;
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2 .scanouta_clear = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2 .scanouta_clock = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2 .signa_clear = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2 .signa_clock = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2 .signa_internally_grounded = "false";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2 .signb_clear = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2 .signb_clock = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2 .signb_internally_grounded = "false";
// synopsys translate_on

// Location: MLABCELL_X68_Y37_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][2]~17 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][2]~17_combout  = ( ADC_A[0] & ( !ADC_A[1] ) ) # ( !ADC_A[0] & ( ADC_A[1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!ADC_A[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!ADC_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|Mult0|mult_core|romout[0][2]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][2]~17 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][2]~17 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][2]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y37_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][3]~18 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][3]~18_combout  = ( ADC_A[0] & ( ADC_A[2] ) ) # ( !ADC_A[0] & ( !ADC_A[2] $ (!ADC_A[1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!ADC_A[2]),
	.datad(!ADC_A[1]),
	.datae(gnd),
	.dataf(!ADC_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|Mult0|mult_core|romout[0][3]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][3]~18 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][3]~18 .lut_mask = 64'h0FF00FF00F0F0F0F;
defparam \hybrid_control_mixed_inst|Mult0|mult_core|romout[0][3]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y40_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~DUPLICATE (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~DUPLICATE_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~15_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~22_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~6_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~18_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~14_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~16_combout ))) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~15_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~22_combout  ) ) # ( 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~15_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~22_combout  ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~15_combout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~22_combout  ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~6_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~18_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~14_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~16_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~15_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~DUPLICATE_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~DUPLICATE .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~DUPLICATE .lut_mask = 64'hFFFFFFFFFFFFFFFE;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~DUPLICATE .shared_arith = "off";
// synopsys translate_on

// Location: DSPMULT_X65_Y40_N1
stratixiv_mac_mult \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4 (
	.signa(vcc),
	.signb(vcc),
	.dataa({\hybrid_control_mixed_inst|Mult0|mult_core|romout[0][3]~18_combout ,\hybrid_control_mixed_inst|Mult0|mult_core|romout[0][2]~17_combout ,ADC_A[0],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.datab({\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr0~2_combout ,\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr1~6_combout ,\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~DUPLICATE_combout ,
\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~combout ,\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~combout ,\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~combout ,
\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~combout ,\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~combout ,\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~combout ,
\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~combout ,\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~combout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.clk(4'b0000),
	.aclr(4'b0000),
	.ena(4'b1111),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4_DATAOUT_bus ),
	.scanouta());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4 .dataa_clear = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4 .dataa_clock = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4 .dataa_width = 18;
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4 .datab_clear = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4 .datab_clock = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4 .datab_width = 18;
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4 .scanouta_clear = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4 .scanouta_clock = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4 .signa_clear = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4 .signa_clock = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4 .signa_internally_grounded = "true";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4 .signb_clear = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4 .signb_clock = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4 .signb_internally_grounded = "false";
// synopsys translate_on

// Location: DSPMULT_X65_Y39_N0
stratixiv_mac_mult \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3 (
	.signa(vcc),
	.signb(vcc),
	.dataa({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.datab({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.clk(4'b0000),
	.aclr(4'b0000),
	.ena(4'b1111),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3_DATAOUT_bus ),
	.scanouta());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3 .dataa_clear = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3 .dataa_clock = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3 .dataa_width = 18;
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3 .datab_clear = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3 .datab_clock = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3 .datab_width = 18;
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3 .scanouta_clear = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3 .scanouta_clock = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3 .signa_clear = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3 .signa_clock = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3 .signa_internally_grounded = "false";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3 .signb_clear = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3 .signb_clock = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3 .signb_internally_grounded = "true";
// synopsys translate_on

// Location: DSPMULT_X65_Y39_N1
stratixiv_mac_mult \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.dataa({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.datab({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.clk(4'b0000),
	.aclr(4'b0000),
	.ena(4'b1111),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1_DATAOUT_bus ),
	.scanouta());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1 .dataa_clear = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1 .dataa_width = 18;
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1 .datab_clear = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1 .datab_clock = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1 .datab_width = 18;
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1 .scanouta_clear = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1 .scanouta_clock = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1 .signa_clear = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1 .signa_clock = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1 .signa_internally_grounded = "true";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1 .signb_clear = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1 .signb_clock = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1 .signb_internally_grounded = "true";
// synopsys translate_on

// Location: DSPOUT_X65_Y39_N2
stratixiv_mac_out \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 (
	.signa(vcc),
	.signb(vcc),
	.zeroacc(gnd),
	.zerochainout(gnd),
	.zeroloopback(gnd),
	.rotate(gnd),
	.shiftright(gnd),
	.round(gnd),
	.roundchainout(gnd),
	.saturate(gnd),
	.saturatechainout(gnd),
	.dataa({\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT35 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT34 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT33 ,
\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT32 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT31 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT30 ,
\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT29 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT28 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT27 ,
\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT26 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT25 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT24 ,
\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT23 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT22 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT21 ,
\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT20 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT19 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT18 ,
\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT17 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT16 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT15 ,
\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT14 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT13 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT12 ,
\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT11 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT10 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT9 ,
\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT8 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT7 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT6 ,
\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT5 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT4 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT3 ,
\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT2 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~DATAOUT1 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult2~dataout }),
	.datab({\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT35 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT34 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT33 ,
\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT32 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT31 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT30 ,
\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT29 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT28 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT27 ,
\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT26 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT25 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT24 ,
\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT23 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT22 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT21 ,
\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT20 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT19 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT18 ,
\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT17 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT16 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT15 ,
\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT14 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT13 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT12 ,
\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT11 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT10 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT9 ,
\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT8 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT7 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT6 ,
\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT5 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT4 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT3 ,
\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT2 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~DATAOUT1 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult4~dataout }),
	.datac({\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT35 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT34 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT33 ,
\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT32 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT31 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT30 ,
\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT29 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT28 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT27 ,
\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT26 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT25 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT24 ,
\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT23 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT22 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT21 ,
\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT20 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT19 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT18 ,
\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT17 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT16 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT15 ,
\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT14 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT13 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT12 ,
\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT11 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT10 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT9 ,
\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT8 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT7 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT6 ,
\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT5 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT4 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT3 ,
\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT2 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~DATAOUT1 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult3~dataout }),
	.datad({\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT35 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT34 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT33 ,
\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT32 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT31 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT30 ,
\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT29 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT28 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT27 ,
\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT26 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT25 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT24 ,
\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT23 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT22 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT21 ,
\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT20 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT19 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT18 ,
\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT17 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT16 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT15 ,
\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT14 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT13 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT12 ,
\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT11 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT10 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT9 ,
\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT8 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT7 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT6 ,
\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT5 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT4 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT3 ,
\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT2 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~DATAOUT1 ,\hybrid_control_mixed_inst|Mult2|auto_generated|mac_mult1~dataout }),
	.chainin(1'b0),
	.clk(4'b0000),
	.aclr(4'b0000),
	.ena(4'b1111),
	.devclrn(devclrn),
	.devpor(devpor),
	.overflow(),
	.saturatechainoutoverflow(),
	.dftout(),
	.dataout(\hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5_DATAOUT_bus ),
	.loopbackout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .acc_adder_operation = "add";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .dataa_width = 36;
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .datab_width = 36;
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .datac_width = 36;
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .datad_width = 36;
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .first_adder0_clear = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .first_adder0_clock = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .first_adder0_mode = "add";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .first_adder1_clear = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .first_adder1_clock = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .first_adder1_mode = "add";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .multa_signa_internally_grounded = "false";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .multa_signb_internally_grounded = "false";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .multb_signa_internally_grounded = "true";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .multb_signb_internally_grounded = "false";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .multc_signa_internally_grounded = "false";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .multc_signb_internally_grounded = "true";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .multd_signa_internally_grounded = "true";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .multd_signb_internally_grounded = "true";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .operation_mode = "36_bit_multiply";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .output_clear = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .output_clock = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .rotate_clear = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .rotate_clock = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .rotate_output_clear = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .rotate_output_clock = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .rotate_pipeline_clear = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .rotate_pipeline_clock = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .round_chain_out_mode = "nearest_integer";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .round_chain_out_width = 15;
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .round_clear = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .round_clock = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .round_mode = "nearest_integer";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .round_pipeline_clear = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .round_pipeline_clock = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .round_width = 15;
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .roundchainout_clear = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .roundchainout_clock = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .roundchainout_output_clear = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .roundchainout_output_clock = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .roundchainout_pipeline_clear = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .roundchainout_pipeline_clock = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .saturate_chain_out_mode = "asymmetric";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .saturate_chain_out_width = 1;
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .saturate_clear = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .saturate_clock = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .saturate_mode = "asymmetric";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .saturate_pipeline_clear = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .saturate_pipeline_clock = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .saturate_width = 1;
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .saturatechainout_clear = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .saturatechainout_clock = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .saturatechainout_output_clear = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .saturatechainout_output_clock = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .saturatechainout_pipeline_clear = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .saturatechainout_pipeline_clock = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .second_adder_clear = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .second_adder_clock = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .shiftright_clear = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .shiftright_clock = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .shiftright_output_clear = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .shiftright_output_clock = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .shiftright_pipeline_clear = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .shiftright_pipeline_clock = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .signa_clear = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .signa_clock = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .signa_pipeline_clear = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .signa_pipeline_clock = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .signb_clear = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .signb_clock = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .signb_pipeline_clear = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .signb_pipeline_clock = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .zeroacc_clear = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .zeroacc_clock = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .zeroacc_pipeline_clear = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .zeroacc_pipeline_clock = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .zerochainout_output_clear = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .zerochainout_output_clock = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .zeroloopback_clear = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .zeroloopback_clock = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .zeroloopback_output_clear = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .zeroloopback_output_clock = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .zeroloopback_pipeline_clear = "none";
defparam \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5 .zeroloopback_pipeline_clock = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y52_N1
stratixiv_io_ibuf \ADB_DCO~input (
	.i(ADB_DCO),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADB_DCO~input_o ));
// synopsys translate_off
defparam \ADB_DCO~input .bus_hold = "false";
defparam \ADB_DCO~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
stratixiv_clkena \ADB_DCO~inputclkctrl (
	.inclk(\ADB_DCO~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ADB_DCO~inputclkctrl_outclk ),
	.enaout());
// synopsys translate_off
defparam \ADB_DCO~inputclkctrl .clock_type = "global clock";
defparam \ADB_DCO~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X119_Y41_N94
stratixiv_io_ibuf \ADB_DATA[2]~input (
	.i(ADB_DATA[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADB_DATA[2]~input_o ));
// synopsys translate_off
defparam \ADB_DATA[2]~input .bus_hold = "false";
defparam \ADB_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X119_Y43_N63
stratixiv_io_ibuf \ADB_DATA[1]~input (
	.i(ADB_DATA[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADB_DATA[1]~input_o ));
// synopsys translate_off
defparam \ADB_DATA[1]~input .bus_hold = "false";
defparam \ADB_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X119_Y43_N32
stratixiv_io_ibuf \ADB_DATA[0]~input (
	.i(ADB_DATA[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADB_DATA[0]~input_o ));
// synopsys translate_off
defparam \ADB_DATA[0]~input .bus_hold = "false";
defparam \ADB_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X94_Y42_N0
stratixiv_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( VCC ) + ( !\ADB_DATA[0]~input_o  ) + ( !VCC ))
// \Add2~2  = CARRY(( VCC ) + ( !\ADB_DATA[0]~input_o  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADB_DATA[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(\Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h000000FF0000FFFF;
defparam \Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X94_Y42_N2
stratixiv_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( !\ADB_DATA[1]~input_o  ) + ( GND ) + ( \Add2~2  ))
// \Add2~6  = CARRY(( !\ADB_DATA[1]~input_o  ) + ( GND ) + ( \Add2~2  ))

	.dataa(!\ADB_DATA[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(\Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X94_Y42_N4
stratixiv_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( !\ADB_DATA[2]~input_o  ) + ( GND ) + ( \Add2~6  ))
// \Add2~10  = CARRY(( !\ADB_DATA[2]~input_o  ) + ( GND ) + ( \Add2~6  ))

	.dataa(gnd),
	.datab(!\ADB_DATA[2]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y42_N9
dffeas \ADC_B[2] (
	.clk(\ADB_DCO~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add2~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADC_B[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_B[2] .is_wysiwyg = "true";
defparam \ADC_B[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X119_Y32_N63
stratixiv_io_ibuf \ADB_DATA[3]~input (
	.i(ADB_DATA[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADB_DATA[3]~input_o ));
// synopsys translate_off
defparam \ADB_DATA[3]~input .bus_hold = "false";
defparam \ADB_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X94_Y42_N6
stratixiv_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( !\ADB_DATA[3]~input_o  ) + ( GND ) + ( \Add2~10  ))
// \Add2~14  = CARRY(( !\ADB_DATA[3]~input_o  ) + ( GND ) + ( \Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ADB_DATA[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y42_N25
dffeas \ADC_B[3] (
	.clk(\ADB_DCO~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add2~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADC_B[3]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_B[3] .is_wysiwyg = "true";
defparam \ADC_B[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y42_N17
dffeas \ADC_B[0] (
	.clk(\ADB_DCO~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add2~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADC_B[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_B[0] .is_wysiwyg = "true";
defparam \ADC_B[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y42_N31
dffeas \ADC_B[1] (
	.clk(\ADB_DCO~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add2~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADC_B[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_B[1] .is_wysiwyg = "true";
defparam \ADC_B[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X66_Y42_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][4]~0 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][4]~0_combout  = ( ADC_B[1] & ( !ADC_B[3] $ (((!ADC_B[2] & ADC_B[0]))) ) ) # ( !ADC_B[1] & ( !ADC_B[3] $ (((!ADC_B[0]) # (ADC_B[2]))) ) )

	.dataa(!ADC_B[2]),
	.datab(gnd),
	.datac(!ADC_B[3]),
	.datad(!ADC_B[0]),
	.datae(gnd),
	.dataf(!ADC_B[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|Mult1|mult_core|romout[0][4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][4]~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][4]~0 .lut_mask = 64'h0FA50FA5F05AF05A;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y42_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][5]~1 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][5]~1_combout  = ( ADC_B[1] & ( ADC_B[3] & ( (ADC_B[2] & !ADC_B[0]) ) ) ) # ( !ADC_B[1] & ( ADC_B[3] & ( !ADC_B[2] $ (!ADC_B[0]) ) ) ) # ( ADC_B[1] & ( !ADC_B[3] & ( !ADC_B[2] $ (ADC_B[0]) ) ) ) # ( 
// !ADC_B[1] & ( !ADC_B[3] & ( (ADC_B[2] & !ADC_B[0]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!ADC_B[2]),
	.datad(!ADC_B[0]),
	.datae(!ADC_B[1]),
	.dataf(!ADC_B[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|Mult1|mult_core|romout[0][5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][5]~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][5]~1 .lut_mask = 64'h0F00F00F0FF00F00;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X119_Y41_N32
stratixiv_io_ibuf \ADB_DATA[4]~input (
	.i(ADB_DATA[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADB_DATA[4]~input_o ));
// synopsys translate_off
defparam \ADB_DATA[4]~input .bus_hold = "false";
defparam \ADB_DATA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X94_Y42_N8
stratixiv_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( !\ADB_DATA[4]~input_o  ) + ( GND ) + ( \Add2~14  ))
// \Add2~18  = CARRY(( !\ADB_DATA[4]~input_o  ) + ( GND ) + ( \Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ADB_DATA[4]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y42_N33
dffeas \ADC_B[4] (
	.clk(\ADB_DCO~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add2~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADC_B[4]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_B[4] .is_wysiwyg = "true";
defparam \ADC_B[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X70_Y42_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1_sumout  = SUM(( \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][5]~1_combout  ) + ( ADC_B[4] ) + ( !VCC ))
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2  = CARRY(( \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][5]~1_combout  ) + ( ADC_B[4] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult1|mult_core|romout[0][5]~1_combout ),
	.datae(gnd),
	.dataf(!ADC_B[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 .lut_mask = 64'h0000FF00000000FF;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X119_Y44_N32
stratixiv_io_ibuf \ADB_DATA[5]~input (
	.i(ADB_DATA[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADB_DATA[5]~input_o ));
// synopsys translate_off
defparam \ADB_DATA[5]~input .bus_hold = "false";
defparam \ADB_DATA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X94_Y42_N10
stratixiv_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( !\ADB_DATA[5]~input_o  ) + ( GND ) + ( \Add2~18  ))
// \Add2~22  = CARRY(( !\ADB_DATA[5]~input_o  ) + ( GND ) + ( \Add2~18  ))

	.dataa(!\ADB_DATA[5]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y42_N37
dffeas \ADC_B[5] (
	.clk(\ADB_DCO~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add2~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADC_B[5]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_B[5] .is_wysiwyg = "true";
defparam \ADC_B[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y42_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][6] (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][6]~combout  = ( ADC_B[1] & ( ADC_B[3] & ( (ADC_B[0]) # (ADC_B[2]) ) ) ) # ( !ADC_B[1] & ( ADC_B[3] & ( (!ADC_B[2] & !ADC_B[0]) ) ) ) # ( ADC_B[1] & ( !ADC_B[3] & ( (ADC_B[2] & ADC_B[0]) ) ) ) # ( 
// !ADC_B[1] & ( !ADC_B[3] & ( (ADC_B[0]) # (ADC_B[2]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!ADC_B[2]),
	.datad(!ADC_B[0]),
	.datae(!ADC_B[1]),
	.dataf(!ADC_B[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|Mult1|mult_core|romout[0][6]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][6] .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][6] .lut_mask = 64'h0FFF000FF0000FFF;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][6] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y42_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_sumout  = SUM(( ADC_B[5] ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][6]~combout  ) + ( 
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2  ))
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6  = CARRY(( ADC_B[5] ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][6]~combout  ) + ( 
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!ADC_B[5]),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult1|mult_core|romout[0][6]~combout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 .lut_mask = 64'h0000FF00000000FF;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y38_N1
stratixiv_io_ibuf \ADB_DATA[6]~input (
	.i(ADB_DATA[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADB_DATA[6]~input_o ));
// synopsys translate_off
defparam \ADB_DATA[6]~input .bus_hold = "false";
defparam \ADB_DATA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X94_Y42_N12
stratixiv_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( GND ) + ( !\ADB_DATA[6]~input_o  ) + ( \Add2~22  ))
// \Add2~26  = CARRY(( GND ) + ( !\ADB_DATA[6]~input_o  ) + ( \Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADB_DATA[6]~input_o ),
	.datag(gnd),
	.cin(\Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h000000FF00000000;
defparam \Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y42_N25
dffeas \ADC_B[6] (
	.clk(\ADB_DCO~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add2~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADC_B[6]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_B[6] .is_wysiwyg = "true";
defparam \ADC_B[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X70_Y42_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|romout[1][3]~2 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|romout[1][3]~2_combout  = ( ADC_B[4] & ( !ADC_B[6] ) ) # ( !ADC_B[4] & ( ADC_B[6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!ADC_B[6]),
	.datae(gnd),
	.dataf(!ADC_B[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|Mult1|mult_core|romout[1][3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[1][3]~2 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[1][3]~2 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[1][3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y42_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][7] (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][7]~combout  = ( ADC_B[3] & ( (!ADC_B[0] & ((!ADC_B[2]) # (ADC_B[1]))) # (ADC_B[0] & (!ADC_B[2] $ (!ADC_B[1]))) ) ) # ( !ADC_B[3] & ( (!ADC_B[0] & (!ADC_B[2] & ADC_B[1])) # (ADC_B[0] & (ADC_B[2] & 
// !ADC_B[1])) ) )

	.dataa(gnd),
	.datab(!ADC_B[0]),
	.datac(!ADC_B[2]),
	.datad(!ADC_B[1]),
	.datae(gnd),
	.dataf(!ADC_B[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|Mult1|mult_core|romout[0][7]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][7] .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][7] .lut_mask = 64'h03C003C0C3FCC3FC;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][7] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y42_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9_sumout  = SUM(( \hybrid_control_mixed_inst|Mult1|mult_core|romout[1][3]~2_combout  ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][7]~combout  ) + ( 
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6  ))
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10  = CARRY(( \hybrid_control_mixed_inst|Mult1|mult_core|romout[1][3]~2_combout  ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][7]~combout  ) + ( 
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult1|mult_core|romout[1][3]~2_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult1|mult_core|romout[0][7]~combout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9 .lut_mask = 64'h0000FF00000000FF;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y42_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][8]~3 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][8]~3_combout  = ( ADC_B[1] & ( ADC_B[3] & ( (!ADC_B[2]) # (ADC_B[0]) ) ) ) # ( !ADC_B[1] & ( ADC_B[3] & ( (ADC_B[0] & !ADC_B[2]) ) ) ) # ( ADC_B[1] & ( !ADC_B[3] & ( (ADC_B[0] & !ADC_B[2]) ) ) ) # ( 
// !ADC_B[1] & ( !ADC_B[3] & ( ADC_B[2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!ADC_B[0]),
	.datad(!ADC_B[2]),
	.datae(!ADC_B[1]),
	.dataf(!ADC_B[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|Mult1|mult_core|romout[0][8]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][8]~3 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][8]~3 .lut_mask = 64'h00FF0F000F00FF0F;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][8]~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X119_Y36_N94
stratixiv_io_ibuf \ADB_DATA[7]~input (
	.i(ADB_DATA[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADB_DATA[7]~input_o ));
// synopsys translate_off
defparam \ADB_DATA[7]~input .bus_hold = "false";
defparam \ADB_DATA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X94_Y42_N14
stratixiv_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( GND ) + ( !\ADB_DATA[7]~input_o  ) + ( \Add2~26  ))
// \Add2~30  = CARRY(( GND ) + ( !\ADB_DATA[7]~input_o  ) + ( \Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADB_DATA[7]~input_o ),
	.datag(gnd),
	.cin(\Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(\Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h000000FF00000000;
defparam \Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y42_N27
dffeas \ADC_B[7] (
	.clk(\ADB_DCO~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add2~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADC_B[7]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_B[7] .is_wysiwyg = "true";
defparam \ADC_B[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X70_Y42_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|romout[1][4] (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|romout[1][4]~combout  = ( ADC_B[4] & ( !ADC_B[6] $ (!ADC_B[5] $ (!ADC_B[7])) ) ) # ( !ADC_B[4] & ( !ADC_B[5] $ (!ADC_B[7]) ) )

	.dataa(!ADC_B[6]),
	.datab(gnd),
	.datac(!ADC_B[5]),
	.datad(!ADC_B[7]),
	.datae(gnd),
	.dataf(!ADC_B[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|Mult1|mult_core|romout[1][4]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[1][4] .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[1][4] .lut_mask = 64'h0FF00FF0A55AA55A;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[1][4] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y42_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13_sumout  = SUM(( \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][8]~3_combout  ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|romout[1][4]~combout  ) + ( 
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10  ))
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14  = CARRY(( \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][8]~3_combout  ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|romout[1][4]~combout  ) + ( 
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult1|mult_core|romout[0][8]~3_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult1|mult_core|romout[1][4]~combout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13 .lut_mask = 64'h0000FF00000000FF;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X119_Y55_N1
stratixiv_io_ibuf \ADB_DATA[8]~input (
	.i(ADB_DATA[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADB_DATA[8]~input_o ));
// synopsys translate_off
defparam \ADB_DATA[8]~input .bus_hold = "false";
defparam \ADB_DATA[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X94_Y42_N16
stratixiv_lcell_comb \Add2~33 (
// Equation(s):
// \Add2~33_sumout  = SUM(( !\ADB_DATA[8]~input_o  ) + ( GND ) + ( \Add2~30  ))
// \Add2~34  = CARRY(( !\ADB_DATA[8]~input_o  ) + ( GND ) + ( \Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ADB_DATA[8]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~33_sumout ),
	.cout(\Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \Add2~33 .extended_lut = "off";
defparam \Add2~33 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y42_N39
dffeas \ADC_B[8] (
	.clk(\ADB_DCO~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add2~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADC_B[8]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_B[8] .is_wysiwyg = "true";
defparam \ADC_B[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X70_Y42_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|romout[1][5] (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|romout[1][5]~combout  = ( ADC_B[4] & ( (!ADC_B[7] & (ADC_B[6] & ADC_B[5])) # (ADC_B[7] & (!ADC_B[6] & !ADC_B[5])) ) ) # ( !ADC_B[4] & ( !ADC_B[6] $ (((!ADC_B[5]) # (ADC_B[7]))) ) )

	.dataa(gnd),
	.datab(!ADC_B[7]),
	.datac(!ADC_B[6]),
	.datad(!ADC_B[5]),
	.datae(gnd),
	.dataf(!ADC_B[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|Mult1|mult_core|romout[1][5]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[1][5] .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[1][5] .lut_mask = 64'h0FC30FC3300C300C;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[1][5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y42_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][9]~4 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][9]~4_combout  = ( ADC_B[2] & ( (!ADC_B[3] & ADC_B[1]) ) ) # ( !ADC_B[2] & ( ADC_B[3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!ADC_B[3]),
	.datad(!ADC_B[1]),
	.datae(gnd),
	.dataf(!ADC_B[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|Mult1|mult_core|romout[0][9]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][9]~4 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][9]~4 .lut_mask = 64'h0F0F0F0F00F000F0;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][9]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y42_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17_sumout  = SUM(( \hybrid_control_mixed_inst|Mult1|mult_core|romout[1][5]~combout  ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][9]~4_combout  ) + ( 
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14  ))
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18  = CARRY(( \hybrid_control_mixed_inst|Mult1|mult_core|romout[1][5]~combout  ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][9]~4_combout  ) + ( 
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Mult1|mult_core|romout[1][5]~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult1|mult_core|romout[0][9]~4_combout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17 .lut_mask = 64'h0000FF0000000F0F;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y42_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_sumout  = SUM(( ADC_B[8] ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17_sumout  ) + ( !VCC ))
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2  = CARRY(( ADC_B[8] ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!ADC_B[8]),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 .lut_mask = 64'h0000FF00000000FF;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X119_Y39_N94
stratixiv_io_ibuf \ADB_DATA[9]~input (
	.i(ADB_DATA[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADB_DATA[9]~input_o ));
// synopsys translate_off
defparam \ADB_DATA[9]~input .bus_hold = "false";
defparam \ADB_DATA[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X94_Y42_N18
stratixiv_lcell_comb \Add2~37 (
// Equation(s):
// \Add2~37_sumout  = SUM(( GND ) + ( !\ADB_DATA[9]~input_o  ) + ( \Add2~34  ))
// \Add2~38  = CARRY(( GND ) + ( !\ADB_DATA[9]~input_o  ) + ( \Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADB_DATA[9]~input_o ),
	.datag(gnd),
	.cin(\Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~37_sumout ),
	.cout(\Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \Add2~37 .extended_lut = "off";
defparam \Add2~37 .lut_mask = 64'h000000FF00000000;
defparam \Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y42_N35
dffeas \ADC_B[9] (
	.clk(\ADB_DCO~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add2~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADC_B[9]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_B[9] .is_wysiwyg = "true";
defparam \ADC_B[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X70_Y42_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|romout[1][6] (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|romout[1][6]~combout  = ( ADC_B[4] & ( (!ADC_B[5] & ((!ADC_B[7]))) # (ADC_B[5] & ((ADC_B[7]) # (ADC_B[6]))) ) ) # ( !ADC_B[4] & ( (!ADC_B[6] & (!ADC_B[5] & ADC_B[7])) # (ADC_B[6] & (!ADC_B[5] $ (ADC_B[7]))) ) )

	.dataa(!ADC_B[6]),
	.datab(gnd),
	.datac(!ADC_B[5]),
	.datad(!ADC_B[7]),
	.datae(gnd),
	.dataf(!ADC_B[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|Mult1|mult_core|romout[1][6]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[1][6] .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[1][6] .lut_mask = 64'h50A550A5F50FF50F;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[1][6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y42_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][4]~5 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][4]~5_combout  = ( ADC_B[3] & ( ADC_B[2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!ADC_B[2]),
	.datae(gnd),
	.dataf(!ADC_B[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|Mult1|mult_core|romout[0][4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][4]~5 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][4]~5 .lut_mask = 64'h0000000000FF00FF;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y42_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21_sumout  = SUM(( \hybrid_control_mixed_inst|Mult1|mult_core|romout[1][6]~combout  ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][4]~5_combout  ) + ( 
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18  ))
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22  = CARRY(( \hybrid_control_mixed_inst|Mult1|mult_core|romout[1][6]~combout  ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][4]~5_combout  ) + ( 
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult1|mult_core|romout[1][6]~combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult1|mult_core|romout[0][4]~5_combout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21 .lut_mask = 64'h0000FF00000000FF;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y42_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_sumout  = SUM(( ADC_B[9] ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21_sumout  ) + ( 
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2  ))
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6  = CARRY(( ADC_B[9] ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21_sumout  ) + ( 
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!ADC_B[9]),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~21_sumout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 .lut_mask = 64'h0000FF00000000FF;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y42_N30
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|romout[1][7] (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|romout[1][7]~combout  = ( ADC_B[4] & ( (!ADC_B[6] & (ADC_B[5] & ADC_B[7])) # (ADC_B[6] & (!ADC_B[5])) ) ) # ( !ADC_B[4] & ( (!ADC_B[6] & ((ADC_B[7]) # (ADC_B[5]))) # (ADC_B[6] & (ADC_B[5] & ADC_B[7])) ) )

	.dataa(!ADC_B[6]),
	.datab(gnd),
	.datac(!ADC_B[5]),
	.datad(!ADC_B[7]),
	.datae(gnd),
	.dataf(!ADC_B[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|Mult1|mult_core|romout[1][7]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[1][7] .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[1][7] .lut_mask = 64'h0AAF0AAF505A505A;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[1][7] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y42_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~25 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout  = SUM(( \hybrid_control_mixed_inst|Mult1|mult_core|romout[1][7]~combout  ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22  ))
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26  = CARRY(( \hybrid_control_mixed_inst|Mult1|mult_core|romout[1][7]~combout  ) + ( GND ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22 
//  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult1|mult_core|romout[1][7]~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~25 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~25 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X119_Y36_N1
stratixiv_io_ibuf \ADB_DATA[10]~input (
	.i(ADB_DATA[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADB_DATA[10]~input_o ));
// synopsys translate_off
defparam \ADB_DATA[10]~input .bus_hold = "false";
defparam \ADB_DATA[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X94_Y42_N20
stratixiv_lcell_comb \Add2~41 (
// Equation(s):
// \Add2~41_sumout  = SUM(( GND ) + ( !\ADB_DATA[10]~input_o  ) + ( \Add2~38  ))
// \Add2~42  = CARRY(( GND ) + ( !\ADB_DATA[10]~input_o  ) + ( \Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADB_DATA[10]~input_o ),
	.datag(gnd),
	.cin(\Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~41_sumout ),
	.cout(\Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \Add2~41 .extended_lut = "off";
defparam \Add2~41 .lut_mask = 64'h000000FF00000000;
defparam \Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y42_N27
dffeas \ADC_B[10] (
	.clk(\ADB_DCO~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add2~41_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADC_B[10]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_B[10] .is_wysiwyg = "true";
defparam \ADC_B[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X69_Y42_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|romout[2][3]~6 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|romout[2][3]~6_combout  = !ADC_B[10] $ (!ADC_B[8])

	.dataa(gnd),
	.datab(!ADC_B[10]),
	.datac(gnd),
	.datad(!ADC_B[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|Mult1|mult_core|romout[2][3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[2][3]~6 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[2][3]~6 .lut_mask = 64'h33CC33CC33CC33CC;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[2][3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y42_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_sumout  = SUM(( \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout  ) + ( 
// \hybrid_control_mixed_inst|Mult1|mult_core|romout[2][3]~6_combout  ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6  ))
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10  = CARRY(( \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout  ) + ( 
// \hybrid_control_mixed_inst|Mult1|mult_core|romout[2][3]~6_combout  ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult1|mult_core|romout[2][3]~6_combout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 .lut_mask = 64'h0000FF00000000FF;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y42_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|romout[1][8] (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|romout[1][8]~combout  = ( ADC_B[4] & ( (!ADC_B[7] & (!ADC_B[6] $ (!ADC_B[5]))) # (ADC_B[7] & ((!ADC_B[6]) # (ADC_B[5]))) ) ) # ( !ADC_B[4] & ( (!ADC_B[7] & (ADC_B[6] & !ADC_B[5])) # (ADC_B[7] & (!ADC_B[6] & 
// ADC_B[5])) ) )

	.dataa(gnd),
	.datab(!ADC_B[7]),
	.datac(!ADC_B[6]),
	.datad(!ADC_B[5]),
	.datae(gnd),
	.dataf(!ADC_B[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|Mult1|mult_core|romout[1][8]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[1][8] .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[1][8] .lut_mask = 64'h0C300C303CF33CF3;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[1][8] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y42_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~29 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout  = SUM(( GND ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|romout[1][8]~combout  ) + ( 
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26  ))
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~30  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|romout[1][8]~combout  ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26 
//  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult1|mult_core|romout[1][8]~combout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~30 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~29 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~29 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~29 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X119_Y58_N1
stratixiv_io_ibuf \ADB_DATA[11]~input (
	.i(ADB_DATA[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADB_DATA[11]~input_o ));
// synopsys translate_off
defparam \ADB_DATA[11]~input .bus_hold = "false";
defparam \ADB_DATA[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X94_Y42_N22
stratixiv_lcell_comb \Add2~45 (
// Equation(s):
// \Add2~45_sumout  = SUM(( GND ) + ( !\ADB_DATA[11]~input_o  ) + ( \Add2~42  ))
// \Add2~46  = CARRY(( GND ) + ( !\ADB_DATA[11]~input_o  ) + ( \Add2~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADB_DATA[11]~input_o ),
	.datag(gnd),
	.cin(\Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~45_sumout ),
	.cout(\Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \Add2~45 .extended_lut = "off";
defparam \Add2~45 .lut_mask = 64'h000000FF00000000;
defparam \Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y42_N37
dffeas \ADC_B[11] (
	.clk(\ADB_DCO~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add2~45_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADC_B[11]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_B[11] .is_wysiwyg = "true";
defparam \ADC_B[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X68_Y42_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|romout[2][4] (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|romout[2][4]~combout  = ( ADC_B[8] & ( ADC_B[11] & ( !ADC_B[9] $ (!ADC_B[10]) ) ) ) # ( !ADC_B[8] & ( ADC_B[11] & ( !ADC_B[9] ) ) ) # ( ADC_B[8] & ( !ADC_B[11] & ( !ADC_B[9] $ (ADC_B[10]) ) ) ) # ( !ADC_B[8] & ( 
// !ADC_B[11] & ( ADC_B[9] ) ) )

	.dataa(gnd),
	.datab(!ADC_B[9]),
	.datac(gnd),
	.datad(!ADC_B[10]),
	.datae(!ADC_B[8]),
	.dataf(!ADC_B[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|Mult1|mult_core|romout[2][4]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[2][4] .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[2][4] .lut_mask = 64'h3333CC33CCCC33CC;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[2][4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y42_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13_sumout  = SUM(( \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout  ) + ( 
// \hybrid_control_mixed_inst|Mult1|mult_core|romout[2][4]~combout  ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10  ))
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14  = CARRY(( \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout  ) + ( 
// \hybrid_control_mixed_inst|Mult1|mult_core|romout[2][4]~combout  ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult1|mult_core|romout[2][4]~combout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 .lut_mask = 64'h0000FF00000000FF;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X119_Y41_N63
stratixiv_io_ibuf \ADB_DATA[12]~input (
	.i(ADB_DATA[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADB_DATA[12]~input_o ));
// synopsys translate_off
defparam \ADB_DATA[12]~input .bus_hold = "false";
defparam \ADB_DATA[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X94_Y42_N24
stratixiv_lcell_comb \Add2~49 (
// Equation(s):
// \Add2~49_sumout  = SUM(( GND ) + ( !\ADB_DATA[12]~input_o  ) + ( \Add2~46  ))
// \Add2~50  = CARRY(( GND ) + ( !\ADB_DATA[12]~input_o  ) + ( \Add2~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADB_DATA[12]~input_o ),
	.datag(gnd),
	.cin(\Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~49_sumout ),
	.cout(\Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \Add2~49 .extended_lut = "off";
defparam \Add2~49 .lut_mask = 64'h000000FF00000000;
defparam \Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y42_N33
dffeas \ADC_B[12] (
	.clk(\ADB_DCO~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add2~49_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADC_B[12]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_B[12] .is_wysiwyg = "true";
defparam \ADC_B[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X68_Y42_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|romout[2][5] (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|romout[2][5]~combout  = ( ADC_B[10] & ( !ADC_B[8] $ (((!ADC_B[11] & ADC_B[9]))) ) ) # ( !ADC_B[10] & ( (!ADC_B[11] & (!ADC_B[8] & ADC_B[9])) # (ADC_B[11] & (ADC_B[8] & !ADC_B[9])) ) )

	.dataa(gnd),
	.datab(!ADC_B[11]),
	.datac(!ADC_B[8]),
	.datad(!ADC_B[9]),
	.datae(gnd),
	.dataf(!ADC_B[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|Mult1|mult_core|romout[2][5]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[2][5] .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[2][5] .lut_mask = 64'h03C003C0F03CF03C;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[2][5] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y42_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~1 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~1_sumout  = SUM(( ADC_B[12] ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|romout[2][5]~combout  ) + ( !VCC ))
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~2  = CARRY(( ADC_B[12] ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|romout[2][5]~combout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!ADC_B[12]),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult1|mult_core|romout[2][5]~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~1_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~2 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~1 .lut_mask = 64'h0000FF00000000FF;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y42_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|romout[1][9] (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|romout[1][9]~combout  = ( ADC_B[5] & ( !ADC_B[7] $ (!ADC_B[6]) ) ) # ( !ADC_B[5] & ( (ADC_B[7] & !ADC_B[6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!ADC_B[7]),
	.datad(!ADC_B[6]),
	.datae(gnd),
	.dataf(!ADC_B[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|Mult1|mult_core|romout[1][9]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[1][9] .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[1][9] .lut_mask = 64'h0F000F000FF00FF0;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[1][9] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y42_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~33 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~33_sumout  = SUM(( GND ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|romout[1][9]~combout  ) + ( 
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~30  ))
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~34  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|romout[1][9]~combout  ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~30 
//  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult1|mult_core|romout[1][9]~combout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~33_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~34 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~33 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~33 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y42_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17_sumout  = SUM(( \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~33_sumout  ) + ( 
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~1_sumout  ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14  ))
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18  = CARRY(( \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~33_sumout  ) + ( 
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~1_sumout  ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~1_sumout ),
	.datad(!\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y42_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|_~0 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|_~0_combout  = ( ADC_B[6] & ( ADC_B[7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!ADC_B[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!ADC_B[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|Mult1|mult_core|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|_~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|_~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y42_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~37 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~37_sumout  = SUM(( \hybrid_control_mixed_inst|Mult1|mult_core|_~0_combout  ) + ( GND ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~34  ))
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~38  = CARRY(( \hybrid_control_mixed_inst|Mult1|mult_core|_~0_combout  ) + ( GND ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult1|mult_core|_~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~37_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~38 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~37 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~37 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X119_Y41_N1
stratixiv_io_ibuf \ADB_DATA[13]~input (
	.i(ADB_DATA[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADB_DATA[13]~input_o ));
// synopsys translate_off
defparam \ADB_DATA[13]~input .bus_hold = "false";
defparam \ADB_DATA[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X94_Y42_N26
stratixiv_lcell_comb \Add2~53 (
// Equation(s):
// \Add2~53_sumout  = SUM(( !\ADB_DATA[13]~input_o  ) + ( GND ) + ( \Add2~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ADB_DATA[13]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~53_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~53 .extended_lut = "off";
defparam \Add2~53 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y42_N23
dffeas \ADC_B[13] (
	.clk(\ADB_DCO~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Add2~53_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADC_B[13]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_B[13] .is_wysiwyg = "true";
defparam \ADC_B[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X68_Y42_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|romout[2][6] (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|romout[2][6]~combout  = ( ADC_B[8] & ( (!ADC_B[11] & ((!ADC_B[9]) # (ADC_B[10]))) # (ADC_B[11] & ((ADC_B[9]))) ) ) # ( !ADC_B[8] & ( (!ADC_B[10] & (ADC_B[11] & !ADC_B[9])) # (ADC_B[10] & (!ADC_B[11] $ 
// (ADC_B[9]))) ) )

	.dataa(gnd),
	.datab(!ADC_B[10]),
	.datac(!ADC_B[11]),
	.datad(!ADC_B[9]),
	.datae(gnd),
	.dataf(!ADC_B[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|Mult1|mult_core|romout[2][6]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[2][6] .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[2][6] .lut_mask = 64'h3C033C03F03FF03F;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[2][6] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y42_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~5 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~5_sumout  = SUM(( ADC_B[13] ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|romout[2][6]~combout  ) + ( 
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~2  ))
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~6  = CARRY(( ADC_B[13] ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|romout[2][6]~combout  ) + ( 
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!ADC_B[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult1|mult_core|romout[2][6]~combout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~5_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~6 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~5 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~5 .lut_mask = 64'h0000FF0000000F0F;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y42_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21_sumout  = SUM(( \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~37_sumout  ) + ( 
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~5_sumout  ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18  ))
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22  = CARRY(( \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~37_sumout  ) + ( 
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~5_sumout  ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~37_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~5_sumout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 .lut_mask = 64'h0000FF00000000FF;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y42_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|romout[2][7] (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|romout[2][7]~combout  = ( ADC_B[8] & ( (!ADC_B[9] & ((ADC_B[10]))) # (ADC_B[9] & (ADC_B[11] & !ADC_B[10])) ) ) # ( !ADC_B[8] & ( (!ADC_B[11] & (ADC_B[9] & !ADC_B[10])) # (ADC_B[11] & ((!ADC_B[10]) # (ADC_B[9]))) 
// ) )

	.dataa(gnd),
	.datab(!ADC_B[11]),
	.datac(!ADC_B[9]),
	.datad(!ADC_B[10]),
	.datae(gnd),
	.dataf(!ADC_B[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|Mult1|mult_core|romout[2][7]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[2][7] .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[2][7] .lut_mask = 64'h3F033F0303F003F0;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[2][7] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y42_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~9 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~9_sumout  = SUM(( !ADC_B[13] $ (!ADC_B[12]) ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|romout[2][7]~combout  ) + ( 
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~6  ))
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~10  = CARRY(( !ADC_B[13] $ (!ADC_B[12]) ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|romout[2][7]~combout  ) + ( 
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!ADC_B[13]),
	.datad(!ADC_B[12]),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult1|mult_core|romout[2][7]~combout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~9_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~10 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~9 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~9 .lut_mask = 64'h0000FF0000000FF0;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y42_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~41 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~41_sumout  = SUM(( GND ) + ( GND ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~41 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~41 .lut_mask = 64'h0000FFFF00000000;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y42_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25_sumout  = SUM(( \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~41_sumout  ) + ( 
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~9_sumout  ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22  ))
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26  = CARRY(( \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~41_sumout  ) + ( 
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~9_sumout  ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~9_sumout ),
	.datad(!\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y42_N30
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|romout[2][8] (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|romout[2][8]~combout  = ( ADC_B[8] & ( (!ADC_B[11] & (!ADC_B[10] $ (!ADC_B[9]))) # (ADC_B[11] & ((!ADC_B[10]) # (ADC_B[9]))) ) ) # ( !ADC_B[8] & ( (!ADC_B[11] & (ADC_B[10] & !ADC_B[9])) # (ADC_B[11] & (!ADC_B[10] 
// & ADC_B[9])) ) )

	.dataa(gnd),
	.datab(!ADC_B[11]),
	.datac(!ADC_B[10]),
	.datad(!ADC_B[9]),
	.datae(gnd),
	.dataf(!ADC_B[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|Mult1|mult_core|romout[2][8]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[2][8] .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[2][8] .lut_mask = 64'h0C300C303CF33CF3;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[2][8] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y42_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~13 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~13_sumout  = SUM(( (!ADC_B[13] & ADC_B[12]) ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|romout[2][8]~combout  ) + ( 
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~10  ))
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~14  = CARRY(( (!ADC_B[13] & ADC_B[12]) ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|romout[2][8]~combout  ) + ( 
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!ADC_B[13]),
	.datad(!ADC_B[12]),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult1|mult_core|romout[2][8]~combout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~13_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~14 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~13 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~13 .lut_mask = 64'h0000FF00000000F0;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y42_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29_sumout  = SUM(( \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~13_sumout  ) + ( 
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~41_sumout  ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26  ))
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30  = CARRY(( \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~13_sumout  ) + ( 
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~41_sumout  ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~41_sumout ),
	.datad(!\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y42_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|romout[2][9] (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|romout[2][9]~combout  = ( ADC_B[10] & ( (!ADC_B[11] & ADC_B[9]) ) ) # ( !ADC_B[10] & ( ADC_B[11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!ADC_B[11]),
	.datad(!ADC_B[9]),
	.datae(gnd),
	.dataf(!ADC_B[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|Mult1|mult_core|romout[2][9]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[2][9] .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[2][9] .lut_mask = 64'h0F0F0F0F00F000F0;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[2][9] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y42_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~17 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~17_sumout  = SUM(( (ADC_B[13] & ADC_B[12]) ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|romout[2][9]~combout  ) + ( 
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~14  ))
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~18  = CARRY(( (ADC_B[13] & ADC_B[12]) ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|romout[2][9]~combout  ) + ( 
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!ADC_B[13]),
	.datad(!ADC_B[12]),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult1|mult_core|romout[2][9]~combout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~17_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~18 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~17 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~17 .lut_mask = 64'h0000FF000000000F;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y42_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33_sumout  = SUM(( \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~41_sumout  ) + ( 
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~17_sumout  ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30  ))
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34  = CARRY(( \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~41_sumout  ) + ( 
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~17_sumout  ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~17_sumout ),
	.datad(!\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y42_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|_~1 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|_~1_combout  = ( ADC_B[10] & ( ADC_B[11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!ADC_B[11]),
	.datae(gnd),
	.dataf(!ADC_B[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|Mult1|mult_core|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|_~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|_~1 .lut_mask = 64'h0000000000FF00FF;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y42_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~21 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~21_sumout  = SUM(( !ADC_B[13] $ (!ADC_B[12]) ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|_~1_combout  ) + ( 
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~18  ))
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~22  = CARRY(( !ADC_B[13] $ (!ADC_B[12]) ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|_~1_combout  ) + ( 
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!ADC_B[13]),
	.datad(!ADC_B[12]),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult1|mult_core|_~1_combout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~21_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~22 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~21 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~21 .lut_mask = 64'h0000FF0000000FF0;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y42_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37_sumout  = SUM(( \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~21_sumout  ) + ( 
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~41_sumout  ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34  ))
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38  = CARRY(( \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~21_sumout  ) + ( 
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~41_sumout  ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~21_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~41_sumout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37 .lut_mask = 64'h0000FF00000000FF;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y42_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~25 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~25_sumout  = SUM(( (ADC_B[13] & ADC_B[12]) ) + ( GND ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~22  ))
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~26  = CARRY(( (ADC_B[13] & ADC_B[12]) ) + ( GND ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!ADC_B[13]),
	.datad(!ADC_B[12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~25_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~26 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~25 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~25 .lut_mask = 64'h0000FFFF0000000F;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y42_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41_sumout  = SUM(( \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~25_sumout  ) + ( 
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~41_sumout  ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38  ))
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42  = CARRY(( \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~25_sumout  ) + ( 
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~41_sumout  ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~25_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~41_sumout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41 .lut_mask = 64'h0000FF00000000FF;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y42_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~29 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~29_sumout  = SUM(( ADC_B[13] ) + ( GND ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~26  ))
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~30  = CARRY(( ADC_B[13] ) + ( GND ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!ADC_B[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~29_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~30 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~29 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y42_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45_sumout  = SUM(( \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~41_sumout  ) + ( 
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~29_sumout  ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42  ))
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46  = CARRY(( \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~41_sumout  ) + ( 
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~29_sumout  ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~41_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~29_sumout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45_sumout ),
	.cout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45 .lut_mask = 64'h0000FF00000000FF;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y42_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~33 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~33_sumout  = SUM(( ADC_B[13] ) + ( GND ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!ADC_B[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~33 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y42_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~49 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~49_sumout  = SUM(( \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~41_sumout  ) + ( 
// \hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~33_sumout  ) + ( \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~41_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[1]|auto_generated|op_1~33_sumout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~49_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~49 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~49 .lut_mask = 64'h0000FF00000000FF;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y40_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~35 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~35_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal359~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal313~1_combout  & 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal313~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal359~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~35 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~35 .lut_mask = 64'hF000F00000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y42_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~36 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~36_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~1_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout  & ( 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~1_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout ))) ) ) ) # ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~1_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal516~0_combout ))) ) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~1_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout  & 
// (((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout )))) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal516~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout )))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal516~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~36 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~36 .lut_mask = 64'hEEE0E0E0AAA0A0A0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y41_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~33 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~33_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal420~0_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal484~0_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal375~0_combout )) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal375~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal420~0_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal420~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal484~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal375~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~33 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~33 .lut_mask = 64'hEE00EE00C000C000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y41_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~34 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~34_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~33_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal452~0_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout )))) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal452~0_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal452~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~34 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~34 .lut_mask = 64'h00000000FCA8FCA8;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y44_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~37 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~37_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout ))) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout )))) # 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~37 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~37 .lut_mask = 64'hFAC8FAC8C8C8C8C8;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y44_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~38 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~38_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~37_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~18_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout )))) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~37_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~18_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~18_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~38 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~38 .lut_mask = 64'h00000000AA88A080;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y39_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~11 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~11_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal508~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout  ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal508~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout  & (!\hybrid_control_mixed_inst|Add0~17_sumout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout  & !\hybrid_control_mixed_inst|Add0~21_sumout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout ),
	.datab(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ),
	.datad(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal508~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~11 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~11 .lut_mask = 64'h040004000F0F0F0F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y39_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~12 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~12_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal525~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~0_combout )))) ) ) ) # ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal525~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~0_combout )))) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal525~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~0_combout )))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal525~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~12 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~12 .lut_mask = 64'hCCC8CCC8CCC80000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y39_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal447~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal447~0_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal444~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout  & 
// !\hybrid_control_mixed_inst|Add0~17_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ),
	.datad(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal444~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal447~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal447~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal447~0 .lut_mask = 64'h000000000F000F00;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal447~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y39_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~4 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~4_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~12_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal447~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~8_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~1_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~11_combout  & 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal227~0_combout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~8_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~11_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal227~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~12_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal447~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~4 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~4 .lut_mask = 64'h0000800000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y40_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~39 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~39_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~28_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~4_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~35_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~36_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~34_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~38_combout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~35_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~36_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~34_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~38_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~28_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~39 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~39 .lut_mask = 64'h0000000000000001;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y43_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~23DUPLICATE (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~23DUPLICATE_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal311~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal229~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal486~0_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~22_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~2_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout )))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~2_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal486~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~22_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal311~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal229~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~23DUPLICATE_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~23DUPLICATE .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~23DUPLICATE .lut_mask = 64'hC080000000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~23DUPLICATE .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y41_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~40 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~40_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~23DUPLICATE_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal466~0_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal452~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal452~0_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal466~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~23DUPLICATE_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~40 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~40 .lut_mask = 64'h00000000FA00FA00;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y42_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~10 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~10_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal347~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal484~0DUPLICATE_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal484~0DUPLICATE_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal347~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~10 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~10 .lut_mask = 64'hFFF0FFF000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y44_N30
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~41 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~41_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~26_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~10_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal440~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout  & 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal428~0_combout )))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal440~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal428~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~26_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~41 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~41 .lut_mask = 64'h000000000000E0A0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y40_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~42 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~42_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~29_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~41_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~25_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~32_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~40_combout )) ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~25_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~32_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~40_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~29_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~42 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~42 .lut_mask = 64'h0000000000000003;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y40_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~12_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~6_combout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~39_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~42_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~17_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~6_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~39_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~42_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~17_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21 .lut_mask = 64'h0000000000010001;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y41_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~15DUPLICATE (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~15DUPLICATE_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~16_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~7_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~13_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~20_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~22_combout )) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~13_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~20_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~22_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~16_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~15DUPLICATE_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~15DUPLICATE .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~15DUPLICATE .lut_mask = 64'h0000000500000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~15DUPLICATE .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y41_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~14 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~14_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~1_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~3_combout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~2_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~7_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~0_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~3_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~2_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~7_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~14 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~14 .lut_mask = 64'h0000000000010001;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y41_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~20 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~20_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal444~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~17_sumout  & 
// ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ),
	.datad(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal444~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~20 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~20 .lut_mask = 64'h000000003F003F00;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y38_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~22 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~22_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~13_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal310~1_combout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~12_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~9_combout )) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal310~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~12_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~9_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~22 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~22 .lut_mask = 64'h00000000000C000C;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y39_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~21 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~21_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal315~0_combout ) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout  & ( 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal315~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ) # 
// (\hybrid_control_mixed_inst|Add0~29_sumout ))) ) ) ) # ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal315~0_combout ) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal315~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal315~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~21 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~21 .lut_mask = 64'hFF00F000F300F000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y41_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~23 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~23_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~22_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~21_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~8_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~40_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~20_combout )) ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~8_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~40_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~20_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~22_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~23 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~23 .lut_mask = 64'h0000000000000C00;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y41_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~30 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~30_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal314~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal359~0_combout  & 
// (\hybrid_control_mixed_inst|Add0~13_sumout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal327~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~28_combout ))) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal314~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal359~0_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal327~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~28_combout )) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal359~0_combout ),
	.datab(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal327~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~28_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal314~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~30 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~30 .lut_mask = 64'h00A000A000200020;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y42_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~29 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~29_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~6_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal211~0_combout  & 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal358~0_combout ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal211~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal358~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~29 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~29 .lut_mask = 64'h00000000C0C0C0C0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y41_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~26 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~26_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal420~0_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal452~0DUPLICATE_combout ))) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal420~0_combout )))) # 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal452~0DUPLICATE_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal420~0_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal452~0DUPLICATE_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal420~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~26 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~26 .lut_mask = 64'hFAC8FAC8FA00FA00;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y41_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~27 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~27_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout  & ( ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal428~0_combout ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal428~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~27 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~27 .lut_mask = 64'h005500550F5F0F5F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y43_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~13 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~13_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal444~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout  & 
// ((!\hybrid_control_mixed_inst|Add0~17_sumout ) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal516~0_combout ))) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal444~0_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal516~0_combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal516~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal444~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~13 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~13 .lut_mask = 64'h000F000F0A0F0A0F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y41_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~28 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~28_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~13_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~26_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~27_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~2_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~2_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~26_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~27_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~28 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~28 .lut_mask = 64'h0E000E0000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y41_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~17 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~17_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~0_combout  & 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal389~0_combout ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal389~0_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~0_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal389~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~17 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~17 .lut_mask = 64'hFA00FA00AA00AA00;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y41_N30
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~16 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~16_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~29_sumout  & 
// ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ))) # (\hybrid_control_mixed_inst|Add0~29_sumout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout )) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ),
	.datac(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~16 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~16 .lut_mask = 64'h0000000003F303F3;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y41_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~15 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~15_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~0_combout  & 
// (((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~15 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~15 .lut_mask = 64'h00000000007F007F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y41_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~18 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~18_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal382~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~17_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~16_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~15_combout )) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~17_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~16_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~15_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal382~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~18 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~18 .lut_mask = 64'h3000300000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y41_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~19 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~19_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~18_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~11_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~30_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~29_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~28_combout )) ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~30_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~29_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~28_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~18_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~19 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~19 .lut_mask = 64'h0000000000000003;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y41_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~18_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~19_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~14_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~15DUPLICATE_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~14_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~23_combout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~14_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~15DUPLICATE_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~14_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~23_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~18_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20 .lut_mask = 64'h0000000000000001;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y41_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~5 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~5_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~1_combout  & ( ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~1_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~5 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~5 .lut_mask = 64'h000F000F333F333F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y41_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~6 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~6_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~0_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout )))) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~0_combout  & 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout )) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~6 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~6 .lut_mask = 64'hFFA0FFA0CC80CC80;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y41_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~7 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~7_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~20_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal382~0_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~0_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~5_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~6_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~1_combout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~5_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~6_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~1_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~20_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal382~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~7 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~7 .lut_mask = 64'h0004000000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y44_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~27DUPLICATE (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~27DUPLICATE_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~22_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~26_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~1_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~24_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout )))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~24_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~22_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~27DUPLICATE_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~27DUPLICATE .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~27DUPLICATE .lut_mask = 64'h0000000000000C08;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~27DUPLICATE .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y38_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~25DUPLICATE (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~25DUPLICATE_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal233~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal205~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal371~0_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~24_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout )))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal371~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~24_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal233~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal205~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~25DUPLICATE_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~25DUPLICATE .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~25DUPLICATE .lut_mask = 64'h00E0000000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~25DUPLICATE .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y40_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~36 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~36_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~23_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~1_combout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~16_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~25DUPLICATE_combout )) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~1_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~16_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~25DUPLICATE_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~36 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~36 .lut_mask = 64'h0000000000050005;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y39_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~32 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~32_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout  & ( ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout ))) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal420~0_combout ) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout )) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal420~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~32 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~32 .lut_mask = 64'h0101010101FF01FF;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y39_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~31 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~31_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal508~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout  ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal508~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal508~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~31 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~31 .lut_mask = 64'h000F000F00FF00FF;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y39_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~33 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~33_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~1_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~32_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~31_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~1_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~0_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~32_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~31_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~33 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~33 .lut_mask = 64'h0080008000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y44_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~34 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~34_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~33_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~22_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~34_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~13_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~20_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~23_combout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~34_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~13_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~20_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~23_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~33_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~34 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~34 .lut_mask = 64'h0000000000000001;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y43_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~5 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~5_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal428~0_combout  ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal428~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal428~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~5 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~5 .lut_mask = 64'h000F000F0F0F0F0F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y43_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~6 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~6_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal492~0_combout  & ( ((!\hybrid_control_mixed_inst|Add0~25_sumout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ))) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal492~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~25_sumout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout )) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal492~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~6 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~6 .lut_mask = 64'h000A000A333B333B;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y43_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~7 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~7_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~6_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~16_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~20_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~5_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~2_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~16_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~20_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~5_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~2_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~7 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~7 .lut_mask = 64'h0080008000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y44_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~35 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~35_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~28_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~7_combout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~29_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~30_combout )) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~7_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~29_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~30_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~35 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~35 .lut_mask = 64'h0000000000030003;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y44_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~8 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~8_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~3_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~4_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~8 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~8 .lut_mask = 64'hFF00FF0000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y44_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~9 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~9_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout  & 
// ((!\hybrid_control_mixed_inst|Add0~29_sumout ) # ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout ) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0_combout )))) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout  & ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout ) # 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~9 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~9 .lut_mask = 64'h030F030F0B0F0B0F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y44_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~10 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~10_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal281~0_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~9_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout )))) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal281~0_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~9_combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal281~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~9_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~10 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~10 .lut_mask = 64'hF000F000E000E000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y44_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~11 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~11_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal440~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal373~0_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~2_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal312~1_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout )))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~2_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal312~1_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal440~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal373~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~11 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~11 .lut_mask = 64'h5400000000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y44_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~12 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~12_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~8_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~26_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~22_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~8_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~10_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~11_combout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~22_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~8_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~10_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~11_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~8_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~12 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~12 .lut_mask = 64'h0000000000000001;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y44_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~DUPLICATE (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~DUPLICATE_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~35_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~12_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~7_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~27DUPLICATE_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~36_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~34_combout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~7_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~27DUPLICATE_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~36_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~34_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~35_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~DUPLICATE_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~DUPLICATE .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~DUPLICATE .lut_mask = 64'h0000000000000001;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~DUPLICATE .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y41_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~43 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~43_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~25_sumout  & 
// (((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ))) # 
// (\hybrid_control_mixed_inst|Add0~25_sumout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout  & ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout )))) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~43 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~43 .lut_mask = 64'h003300330A3B0A3B;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y41_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~42 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~42_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal390~0_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal492~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal428~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout )))) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal390~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal428~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal428~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal390~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal492~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~42 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~42 .lut_mask = 64'hE0E0E0E0E000E000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y41_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~44 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~44_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~42_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~43_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal330~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal452~0_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~43_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal452~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal330~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~44 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~44 .lut_mask = 64'h00000000A800A800;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y39_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~10 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~10_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal341~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal341~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~10 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~10 .lut_mask = 64'hFFFF000000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y39_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~45 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~45_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal344~0_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~11_combout )) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal344~0_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~11_combout ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal344~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~11_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~45 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~45 .lut_mask = 64'hF000F000C000C000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y44_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~46 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~46_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~8_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~45_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~10_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal217~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout )))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~10_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal217~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~8_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~46 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~46 .lut_mask = 64'h0000000000000E00;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y39_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~37 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~37_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~9_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~30_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~30_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~37 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~37 .lut_mask = 64'h00FF00FF00000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X75_Y40_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~38 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~38_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout  & 
// (!\hybrid_control_mixed_inst|Add0~29_sumout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ))) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout  & ((!\hybrid_control_mixed_inst|Add0~29_sumout ) # 
// ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal532~0_combout )))) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal532~0_combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ),
	.datab(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal532~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~38 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~38 .lut_mask = 64'h005500554C5D4C5D;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X75_Y40_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~39 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~39_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout  & 
// (\hybrid_control_mixed_inst|Add0~21_sumout  & (!\hybrid_control_mixed_inst|Add0~17_sumout  $ (!\hybrid_control_mixed_inst|Add0~29_sumout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ),
	.datab(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datac(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~39 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~39 .lut_mask = 64'h0000000000140014;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X75_Y40_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~40 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~40_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~39_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~40 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~40 .lut_mask = 64'hFFF0FFF000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X75_Y40_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~41 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~41_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~11_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~4_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~38_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~40_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~3_combout )) ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~38_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~40_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~3_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~11_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~41 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~41 .lut_mask = 64'h00000C0000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y44_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~47 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~47_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~41_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~31_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~44_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~14_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~46_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~37_combout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~44_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~14_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~46_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~37_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~41_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~47 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~47 .lut_mask = 64'h0000000000000001;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y44_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~35_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~47_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~18_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~36_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~34_combout )) ) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~35_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~47_combout  ) ) # ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~35_combout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~47_combout  ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~35_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~47_combout  ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~18_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~36_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~34_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~35_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18 .lut_mask = 64'hFFFFFFFFFFFFFFFC;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y41_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~5 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~5_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~0_combout  & ( ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal442~0_combout ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~0_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal442~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~5 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~5 .lut_mask = 64'h0505050505FF05FF;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y41_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~6 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~6_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~5_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~5_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~5_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~6 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~6 .lut_mask = 64'hFA00FA0000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y44_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~10 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~10_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout  & ( ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal428~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal428~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal428~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~10 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~10 .lut_mask = 64'h000F000F555F555F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y44_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~9 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~9_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~4_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~10_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~10_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~9 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~9 .lut_mask = 64'h00000000FA00FA00;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y43_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~8 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~8_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal325~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~13_sumout ) # ((!\hybrid_control_mixed_inst|Add0~21_sumout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal314~0_combout )) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.datac(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal314~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal325~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~8 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~8 .lut_mask = 64'hFFFCFFFC00000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y43_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~9 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~9_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~21_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~8_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0_combout ) # (\hybrid_control_mixed_inst|Add0~25_sumout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ),
	.datab(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~8_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~9 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~9 .lut_mask = 64'h00FB00FB00000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y41_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~10 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~10_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal508~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout  & ( 
// ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  & !\hybrid_control_mixed_inst|Add0~25_sumout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ) ) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal508~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  & 
// !\hybrid_control_mixed_inst|Add0~25_sumout ) ) ) ) # ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal508~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout  & ( 
// ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0_combout  & !\hybrid_control_mixed_inst|Add0~25_sumout ))) # 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal508~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0_combout  & !\hybrid_control_mixed_inst|Add0~25_sumout )) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0_combout ),
	.datad(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal508~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~10 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~10 .lut_mask = 64'h0300575533007755;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y41_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~11 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~11_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout  & ( ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ) # 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~11 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~11 .lut_mask = 64'h000000003FFF3FFF;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y41_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~11 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~11_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal377~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal312~1_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ))) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal312~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal377~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~11 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~11 .lut_mask = 64'hF0C0F0C000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y41_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~12 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~12_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~11_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal426~0_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~10_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~11_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~31_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal426~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~10_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~11_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~31_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~12 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~12 .lut_mask = 64'h0000000080008000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y40_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~7 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~7_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal486~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~2_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal420~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal420~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~2_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal486~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~7 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~7 .lut_mask = 64'hFC00FC0000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y40_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~8 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~8_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal342~0_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal343~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~7_combout )) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal342~0_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal343~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~7_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~8 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~8 .lut_mask = 64'h0000000000A000A0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y43_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal314~1 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal314~1_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal314~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~13_sumout  & !\hybrid_control_mixed_inst|Add0~21_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal314~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal314~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal314~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal314~1 .lut_mask = 64'h00000000F000F000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal314~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y43_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~14 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~14_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout  & ( 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout  ) ) ) # ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout  ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~14 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~14 .lut_mask = 64'h0000555500FF55FF;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y43_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~15 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~15_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal439~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~9_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal213~1_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal314~1_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~14_combout )) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal213~1_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal314~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~14_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal439~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~15 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~15 .lut_mask = 64'hA000000000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y44_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~13 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~13_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~8_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~15_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~9_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~9_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~12_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~20_combout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~9_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~9_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~12_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~20_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~8_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~13 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~13 .lut_mask = 64'h0000000000000001;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y44_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~7 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~7_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0_combout  & ( ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~7 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~7 .lut_mask = 64'h005500550F5F0F5F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X73_Y44_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~8 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~8_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & ( 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout  ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout ),
	.datad(gnd),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~8 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~8 .lut_mask = 64'h0000000003030F0F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y44_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~9 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~9_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~8_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal277~1_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~7_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal277~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~7_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~9 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~9 .lut_mask = 64'h8880888000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X73_Y44_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~25 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~25_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout  & ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout ) # (\hybrid_control_mixed_inst|Add0~29_sumout ))) ) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout  & 
// (!\hybrid_control_mixed_inst|Add0~29_sumout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout )) ) ) ) # ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout  & (!\hybrid_control_mixed_inst|Add0~29_sumout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout )) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout  & (!\hybrid_control_mixed_inst|Add0~29_sumout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ),
	.datac(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~25 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~25 .lut_mask = 64'h0030003000300333;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y44_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~26 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~26_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal526~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~25_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout )))) # 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout )))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal526~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~26 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~26 .lut_mask = 64'hFCA8000000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y41_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~11 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~11_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout  & 
// ((!\hybrid_control_mixed_inst|Add0~29_sumout  & ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ))) # (\hybrid_control_mixed_inst|Add0~29_sumout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ),
	.datab(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~11 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~11 .lut_mask = 64'h00000000001D001D;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y44_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~12 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~12_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~11_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~1_combout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~26_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal420~0_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~26_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal420~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~12 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~12 .lut_mask = 64'h0A080A0800000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y44_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~22 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~22_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout ) # 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~22 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~22 .lut_mask = 64'h000000000FFF0FFF;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y44_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~23 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~23_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal465~0_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~1_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout ) # (\hybrid_control_mixed_inst|Add0~25_sumout )))) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal465~0_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~1_combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout ),
	.datab(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal465~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~23 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~23 .lut_mask = 64'hF000F000B000B000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y44_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~24 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~24_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~13_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~22_combout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~23_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~22_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~23_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~24 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~24 .lut_mask = 64'h00E000E000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X73_Y41_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~11 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~11_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout )))) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ))) ) ) ) # ( 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ))) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~11 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~11 .lut_mask = 64'hFFAACC88F0A0C080;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X73_Y40_N30
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~10 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~10_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~11_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal403~0_combout  & 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal305~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal403~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal305~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~10 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~10 .lut_mask = 64'h00000000F000F000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y44_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~13 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~13_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~24_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~10_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~9_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~3_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~12_combout )) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~9_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~3_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~12_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~24_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~13 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~13 .lut_mask = 64'h0000000000000005;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y41_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~0DUPLICATE (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~0DUPLICATE_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~5_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout  & 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout )))) ) ) ) # ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~5_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout )) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~5_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~0DUPLICATE_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~0DUPLICATE .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~0DUPLICATE .lut_mask = 64'h0000FF880000F080;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~0DUPLICATE .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y44_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~16 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~16_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout  & ( ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ))) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout )) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~16 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~16 .lut_mask = 64'h0101010101FF01FF;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y44_N30
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~20 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~20_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout  & ( 
// (\hybrid_control_mixed_inst|Add0~17_sumout  & (\hybrid_control_mixed_inst|Add0~21_sumout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout )) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout  & ( 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout  & ( (\hybrid_control_mixed_inst|Add0~17_sumout  & (\hybrid_control_mixed_inst|Add0~21_sumout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout )) ) ) ) # ( 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout  & ( (\hybrid_control_mixed_inst|Add0~17_sumout  & (\hybrid_control_mixed_inst|Add0~21_sumout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout )) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout  & ( 
// (\hybrid_control_mixed_inst|Add0~17_sumout  & (\hybrid_control_mixed_inst|Add0~21_sumout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datab(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal436~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~20 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~20 .lut_mask = 64'h0001010101010101;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y44_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~19 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~19_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~2_combout  & ( (!\hybrid_control_mixed_inst|Add0~29_sumout  & 
// (((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~19 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~19 .lut_mask = 64'h000000002AAA2AAA;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y44_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~21DUPLICATE (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~21DUPLICATE_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal539~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~20_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~19_combout )) ) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal539~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~20_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~19_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~2_combout )))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~2_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~20_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~19_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal539~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~21DUPLICATE_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~21DUPLICATE .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~21DUPLICATE .lut_mask = 64'hE0000000A0000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~21DUPLICATE .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y40_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~13 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~13_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout  & 
// ((!\hybrid_control_mixed_inst|Add0~29_sumout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout )) # (\hybrid_control_mixed_inst|Add0~29_sumout  & ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout ))))) ) ) 
// # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & ( (\hybrid_control_mixed_inst|Add0~29_sumout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout )) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout ),
	.datab(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~13 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~13 .lut_mask = 64'h0003000300470047;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y44_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~14 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~14_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~13_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ) # 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout )) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal292~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal364~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~14 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~14 .lut_mask = 64'hFCCCFCCC00000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y39_N30
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~12 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~12_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout ))) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout )))) # 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout  & (((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal348~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~12 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~12 .lut_mask = 64'hF8C8F8C8F0C0F0C0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y42_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~17 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~17_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal516~0_combout  ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal516~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ),
	.datad(gnd),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal516~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~17 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~17 .lut_mask = 64'h000000000F0FFFFF;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y44_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~18 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~18_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~17_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout ))) ) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~17_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout )))) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout )))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~18 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~18 .lut_mask = 64'hFCA8FC0000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y44_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~15 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~15_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~18_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~16_combout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~21DUPLICATE_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~14_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~12_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~16_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~21DUPLICATE_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~14_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~12_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~15 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~15 .lut_mask = 64'h0000000000020002;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y44_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~16 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~16_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~6_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~3DUPLICATE_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~0DUPLICATE_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~2_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~3_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~15_combout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~0DUPLICATE_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~2_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~3_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~15_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~6_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~3DUPLICATE_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~16 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~16 .lut_mask = 64'h0000000000000001;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y44_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~DUPLICATE (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~DUPLICATE_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~13_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~16_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~6_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~4_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~13_combout )) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~6_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~4_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~13_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~13_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~DUPLICATE_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~DUPLICATE .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~DUPLICATE .lut_mask = 64'h0000000000000005;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~DUPLICATE .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y44_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~15 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~15_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal500~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal428~0_combout  ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal500~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal428~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal428~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal500~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~15 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~15 .lut_mask = 64'hFFAA0000AAAA0000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y44_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~13 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~13_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~29_sumout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~25_sumout  & (!\hybrid_control_mixed_inst|Add0~29_sumout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datab(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal220~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~13 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~13 .lut_mask = 64'h0008000800CC00CC;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y44_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~14 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~14_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~13_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ) # ((\hybrid_control_mixed_inst|Add0~25_sumout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout )) ) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~13_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout ) ) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~14 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~14 .lut_mask = 64'hFFF0F5F000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y44_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~12 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~12_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~3_combout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout  ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ),
	.datad(gnd),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~12 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~12 .lut_mask = 64'hFFFFF0F000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y44_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~1 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~1_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal492~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout  & ( 
// ((!\hybrid_control_mixed_inst|Add0~17_sumout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~0_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ) ) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal492~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~17_sumout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~0_combout ) ) ) ) # ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal492~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout  & ( 
// ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout  & (!\hybrid_control_mixed_inst|Add0~17_sumout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~0_combout ))) # 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal492~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout  & (!\hybrid_control_mixed_inst|Add0~17_sumout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~0_combout )) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ),
	.datac(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal492~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~1 .lut_mask = 64'h0030557500F055F5;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y44_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~16 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~16_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~14_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~1_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal461~0_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~15_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~14_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~12_combout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal461~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~15_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~14_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~12_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~14_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~16 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~16 .lut_mask = 64'h0000000200000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y44_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~17 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~17_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~19_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal393~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~10_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~10_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~16_combout )) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~10_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~10_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~16_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~19_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal393~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~17 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~17 .lut_mask = 64'h0000000A00000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y44_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~31 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~31_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal508~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout ) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal508~0_combout  & ( 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout ))) ) ) ) # ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal508~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ))) ) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal508~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout )))) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout )))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal508~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~31 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~31 .lut_mask = 64'hFCA8A8A8CC888888;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X73_Y44_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~30 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~30_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout  & ( 
// (!\hybrid_control_mixed_inst|Add0~29_sumout ) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0_combout ) ) ) ) # ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0_combout ),
	.datad(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~30 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~30 .lut_mask = 64'h00000F0F0000FF0F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y44_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~32 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~32_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~11_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~30_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~31_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal277~0_combout ) # 
// (\hybrid_control_mixed_inst|Add0~25_sumout )))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal277~0_combout ),
	.datac(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~31_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr2~11_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~32 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~32 .lut_mask = 64'h00EF000000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y41_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~34 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~34_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal208~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal506~0_combout  & 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal282~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal506~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal282~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal208~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~34 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~34 .lut_mask = 64'hF000F00000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y40_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~33 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~33_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~29_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~7_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal505~0_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal312~1_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal505~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal312~1_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~29_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr10~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~33 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~33 .lut_mask = 64'hF000000000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y43_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~27 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~27_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~13_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal310~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout )))) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~13_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal310~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal310~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~13_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~27 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~27 .lut_mask = 64'hCC88CC88C080C080;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y43_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~28 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~28_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal311~0_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ))) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal311~0_combout  ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal311~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~28 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~28 .lut_mask = 64'hF0F0F0F0F0A0F0A0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y43_N30
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~29 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~29_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~27_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~28_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal442~1_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal508~0_combout  & 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0_combout )))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal508~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal442~1_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~27_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~29 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~29 .lut_mask = 64'h000000000000EA00;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y44_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~34 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~34_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~21_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~32_combout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~34_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~33_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~29_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~32_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~34_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~33_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~29_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~34 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~34 .lut_mask = 64'h0000000000010001;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y41_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~18 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~18_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout  ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~25_sumout  & (\hybrid_control_mixed_inst|Add0~17_sumout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~1_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datab(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~18 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~18 .lut_mask = 64'h000200020F0F0F0F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y41_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~17 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~17_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout  & ( ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal452~0DUPLICATE_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal420~0_combout ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal452~0DUPLICATE_combout ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal452~0DUPLICATE_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal420~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~17 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~17 .lut_mask = 64'h0303030303FF03FF;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y41_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~19 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~19_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout  & ( ((\hybrid_control_mixed_inst|Add0~29_sumout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout ))) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout ) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout  & ((!\hybrid_control_mixed_inst|Add0~29_sumout  & 
// ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout ))) # (\hybrid_control_mixed_inst|Add0~29_sumout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~19 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~19 .lut_mask = 64'h0123012301FF01FF;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y41_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~20 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~20_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~19_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~18_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~17_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~18_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~17_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~20 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~20 .lut_mask = 64'hE000E00000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y41_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~21 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~21_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~20_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~11_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~31_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal426~0_combout )) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~11_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~31_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal426~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~21 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~21 .lut_mask = 64'h00000000C000C000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y43_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~24 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~24_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~1_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout  ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~1_combout  & ( (!\hybrid_control_mixed_inst|Add0~29_sumout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout )) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~24 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~24 .lut_mask = 64'h000A000A0F0F0F0F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y43_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~25 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~25_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~8_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal522~0_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~24_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal516~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal516~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal522~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~24_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~25 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~25 .lut_mask = 64'h00000000E000E000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y43_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~22 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~22_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout  & 
// (((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout )))) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout  & 
// (((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ))) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal268~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~22 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~22 .lut_mask = 64'h000F000F111F111F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y43_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~23 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~23_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~9_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~22_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~0_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~22_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~23 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~23 .lut_mask = 64'h00000000FA00FA00;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y43_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~28 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~28_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal480~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal375~0_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal344~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal420~0_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal420~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal375~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal344~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal480~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~28 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~28 .lut_mask = 64'hE000E00000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y39_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~27 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~27_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal373~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal376~1_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal374~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal376~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal374~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal373~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~27 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~27 .lut_mask = 64'hA800A80000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y38_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~26 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~26_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout  & ( ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~26 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~26 .lut_mask = 64'h003300330F3F0F3F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y43_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~29 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~29_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~27_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~26_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~27_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~28_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout )))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~27_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~28_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~27_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~29 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~29 .lut_mask = 64'h0000050400000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y43_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~30 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~30_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~23_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~29_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~10_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal345~0_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~25_combout  & 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~8_combout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~10_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal345~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~25_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~8_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~23_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~30 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~30 .lut_mask = 64'h0000000000000400;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y44_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~30_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~16_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~17_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~34_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~21_combout )) ) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~30_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~16_combout  ) ) # ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~30_combout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~16_combout  ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~30_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~16_combout  ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~17_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~34_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~21_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~30_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16 .lut_mask = 64'hFFFFFFFFFFFFFFFC;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y40_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~34 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~34_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~1_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ) # (\hybrid_control_mixed_inst|Add0~17_sumout ))) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~0_combout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~1_combout  ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal460~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~34 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~34 .lut_mask = 64'hFF00FF00F500F500;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y44_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~21 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~21_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout  & 
// ((!\hybrid_control_mixed_inst|Add0~29_sumout ) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout ))) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout  & ( (\hybrid_control_mixed_inst|Add0~29_sumout  
// & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout )) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal228~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~21 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~21 .lut_mask = 64'h000500050A0F0A0F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y44_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~22 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~22_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~6_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~1_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~17_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~21_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~5_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~17_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~21_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~5_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~22 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~22 .lut_mask = 64'h0000000000800080;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y44_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~23 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~23_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~22_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~18_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal233~0_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~20_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~19_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~34_combout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal233~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~20_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~19_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~34_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~22_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr4~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~23 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~23 .lut_mask = 64'h0000000000000020;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y44_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~16 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~16_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout  & 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal440~0_combout ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal440~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal440~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~16 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~16 .lut_mask = 64'hFF00FF00F000F000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y43_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~1 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~1_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal510~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal441~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout  & 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout )))) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal510~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal441~0_combout  ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal441~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal510~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~1 .lut_mask = 64'hCCCC0000C8C00000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y42_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~15 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~15_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal508~0_combout  ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal508~0_combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal508~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~15 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~15 .lut_mask = 64'h050505050F0F0F0F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y42_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~14 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~14_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout )))) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout  & 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout )) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal183~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal404~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal468~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~14 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~14 .lut_mask = 64'hFCF0FCF0A8A0A8A0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y44_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~17 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~17_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~15_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~14_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~2_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~16_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~1_combout )) ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~2_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~16_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~1_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~15_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~17 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~17 .lut_mask = 64'h0000000000030000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y44_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~18 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~18_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout ) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout  & ( 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  ) ) ) # ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datad(gnd),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal380~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~18 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~18 .lut_mask = 64'h000033330F0F3F3F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y44_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~19 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~19_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~18_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal500~0_combout ) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~18_combout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal500~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal428~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal428~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal500~0_combout ),
	.datad(gnd),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~18_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal332~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~19 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~19 .lut_mask = 64'hE0E00000C0C00000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y44_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~20 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~20_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~3_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~19_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~29_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~19_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~29_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~20 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~20 .lut_mask = 64'h00000000000F000F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y44_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~21 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~21_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal539~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~19_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~20_combout )) ) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal539~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~19_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~20_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~2_combout )))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal185~1_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~2_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~19_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~20_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal539~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~21 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~21 .lut_mask = 64'hE0000000A0000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y44_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~40 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~40_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~26_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~21_combout  & 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~7_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~21_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~7_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~40 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~40 .lut_mask = 64'h000000000F000F00;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y41_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~38 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~38_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~2_combout ))) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout )))) # 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~2_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal188~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~2_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~38 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~38 .lut_mask = 64'hFCA8FCA8CC88CC88;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y41_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~39 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~39_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~12_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~5_combout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~10_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~38_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal301~0_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~5_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~10_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~38_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal301~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~39 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~39 .lut_mask = 64'h0000000001000100;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X75_Y40_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~41DUPLICATE (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~41DUPLICATE_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~11_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~4_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~38_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~3_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~40_combout )) ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~38_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~3_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~40_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~11_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~41DUPLICATE_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~41DUPLICATE .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~41DUPLICATE .lut_mask = 64'h000000C000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~41DUPLICATE .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y38_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~36 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~36_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal529~0_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1_combout ))) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal529~0_combout  ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal529~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~36 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~36 .lut_mask = 64'hFF00FF00FC00FC00;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y38_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~35 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~35_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~0_combout  & 
// ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~35 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~35 .lut_mask = 64'h00000000003F003F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y38_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~37 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~37_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal530~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~36_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~35_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~36_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal236~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~35_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal530~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~37 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~37 .lut_mask = 64'h5400540000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y44_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~41 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~41_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~41DUPLICATE_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~37_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~8_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~40_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~39_combout )) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr7~8_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~40_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~39_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~41DUPLICATE_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~41 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~41 .lut_mask = 64'h0000000000000005;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y44_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~13_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~41_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~23_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~17_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~20_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~32_combout ))) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~13_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~41_combout  ) ) # ( 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~13_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~41_combout  ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~13_combout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~41_combout  ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~23_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~17_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~20_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr3~32_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~13_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15 .lut_mask = 64'hFFFFFFFFFFFFFFFE;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y43_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~43 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~43_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout  & 
// ((!\hybrid_control_mixed_inst|Add0~29_sumout  & ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ))) # (\hybrid_control_mixed_inst|Add0~29_sumout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout )))) ) ) 
// # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout  & (\hybrid_control_mixed_inst|Add0~29_sumout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout )) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ),
	.datab(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~43 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~43 .lut_mask = 64'h0101010101450145;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y43_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~44 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~44_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout  & 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~43_combout ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~43_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal196~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~43_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~44 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~44 .lut_mask = 64'hF0C0F0C0C0C0C0C0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y42_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~42 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~42_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout  & 
// ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout ) # (\hybrid_control_mixed_inst|Add0~29_sumout ))) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~29_sumout  
// & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout )) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal244~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~42 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~42 .lut_mask = 64'h0202020213131313;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y43_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~45 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~45_combout  = ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~13_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~25_combout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~44_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~42_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~23_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~25_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~44_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~42_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~23_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~45 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~45 .lut_mask = 64'h0010001000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y42_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~13 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~13_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~0_combout  & ( 
// (!\hybrid_control_mixed_inst|Add0~17_sumout  & (!\hybrid_control_mixed_inst|Add0~21_sumout  & ((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout )))) ) ) ) 
// # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~17_sumout  & (!\hybrid_control_mixed_inst|Add0~21_sumout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout )) ) ) ) # ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~0_combout  & ( 
// (!\hybrid_control_mixed_inst|Add0~17_sumout  & (!\hybrid_control_mixed_inst|Add0~21_sumout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout )) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout  & 
// ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~17_sumout  & (!\hybrid_control_mixed_inst|Add0~21_sumout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datab(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal308~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal476~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~13 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~13 .lut_mask = 64'h0008080800880888;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y44_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~46 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~46_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~13_combout  & 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~11_combout  & !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~1_combout )) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr9~13_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~11_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal412~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~46 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~46 .lut_mask = 64'h00000000C000C000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y44_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~47 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~47_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~46_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~6_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~16_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~18_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal276~0_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~9_combout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~16_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~18_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal276~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~9_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~46_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~47 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~47 .lut_mask = 64'h0000002000000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y39_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~18 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~18_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal428~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal388~0_combout  & 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal428~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal388~0_combout  & 
// ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ))) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal388~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal260~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal180~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal428~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~18 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~18 .lut_mask = 64'hCCC0CCC0CC00CC00;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y42_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~19 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~19_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal490~0_combout  & ( 
// ((!\hybrid_control_mixed_inst|Add0~21_sumout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout )) # (\hybrid_control_mixed_inst|Add0~21_sumout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout )))) # 
// (\hybrid_control_mixed_inst|Add0~17_sumout ) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal490~0_combout  ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal181~0_combout ),
	.datad(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal324~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal490~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~19 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~19 .lut_mask = 64'hFFFFDDF500000000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y39_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~20 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~20_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal484~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~2_combout  & 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal484~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~2_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal187~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal484~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~20 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~20 .lut_mask = 64'hF0F0F0F0F000F000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y44_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~21 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~21_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~11_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~20_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~19_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~34_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout )))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~19_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr6~34_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~11_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~21 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~21 .lut_mask = 64'h000000000000000E;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y44_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~22 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~22_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~21_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~0_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~9_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~4_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~18_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~7_combout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~9_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~4_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~18_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~7_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~21_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~22 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~22 .lut_mask = 64'h0000000000000001;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y44_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~22_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~41_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~44_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~45_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~17_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~47_combout ))) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~22_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~41_combout  ) ) # ( 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~22_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~41_combout  ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~22_combout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~41_combout  ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~44_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~45_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~17_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~47_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~22_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14 .lut_mask = 64'hFFFFFFFFFFFFFFFE;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y38_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~49 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~49_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout  & ( (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal502~0_combout  & 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal502~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal502~0_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal186~0_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal396~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~49 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~49 .lut_mask = 64'hF0F0F0F0F000F000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X69_Y38_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~50 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~50_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~49_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal280~0_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout )))) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~49_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal280~0_combout  & ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout  & 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout )))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal280~0_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal184~1_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal182~1_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal316~0_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal252~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~50 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~50 .lut_mask = 64'h00000000AA80A080;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y44_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~51 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~51_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~50_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~1_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~8_combout  & (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal501~0_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~3_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~17_combout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~8_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal501~0_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~3_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~17_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~50_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~51 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~51 .lut_mask = 64'h0000000000000004;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y44_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~48 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~48_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~21_combout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~15_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~24_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~15_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~24_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr8~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~48 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~48 .lut_mask = 64'h00000000000F000F;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y44_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~48_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~41_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~45_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~34_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~51_combout ) # 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~47_combout ))) ) ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~48_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~41_combout  ) ) # ( 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~48_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~41_combout  ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~48_combout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~41_combout  ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~45_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~34_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~51_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~47_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~48_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13 .lut_mask = 64'hFFFFFFFFFFFFFFFE;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y44_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~1 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~1_combout  = ( \hybrid_control_mixed_inst|Add0~5_sumout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~0_combout  & ( !\hybrid_control_mixed_inst|Add0~17_sumout  ) ) ) # ( 
// !\hybrid_control_mixed_inst|Add0~5_sumout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~21_sumout ) # ((!\hybrid_control_mixed_inst|Add0~17_sumout  & (\delta_control|count_reg [0] & 
// \hybrid_control_mixed_inst|Add0~1_sumout )) # (\hybrid_control_mixed_inst|Add0~17_sumout  & (!\delta_control|count_reg [0] & !\hybrid_control_mixed_inst|Add0~1_sumout ))) ) ) ) # ( \hybrid_control_mixed_inst|Add0~5_sumout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~21_sumout ) # (\hybrid_control_mixed_inst|Add0~17_sumout ) ) ) ) # ( !\hybrid_control_mixed_inst|Add0~5_sumout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~21_sumout ) # (\hybrid_control_mixed_inst|Add0~17_sumout ) ) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datab(!\delta_control|count_reg [0]),
	.datac(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~1_sumout ),
	.datae(!\hybrid_control_mixed_inst|Add0~5_sumout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~1 .lut_mask = 64'hF5F5F5F5F4F2AAAA;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y44_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~2 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~2_combout  = ( \hybrid_control_mixed_inst|Add0~13_sumout  & ( \hybrid_control_mixed_inst|Add0~29_sumout  & ( !\hybrid_control_mixed_inst|Add0~17_sumout  ) ) ) # ( 
// !\hybrid_control_mixed_inst|Add0~13_sumout  & ( \hybrid_control_mixed_inst|Add0~29_sumout  & ( (!\hybrid_control_mixed_inst|Add0~17_sumout ) # ((!\hybrid_control_mixed_inst|Add0~9_sumout ) # 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideNor0~0_combout )) ) ) ) # ( !\hybrid_control_mixed_inst|Add0~13_sumout  & ( !\hybrid_control_mixed_inst|Add0~29_sumout  & ( (\hybrid_control_mixed_inst|Add0~17_sumout  & 
// !\hybrid_control_mixed_inst|Add0~9_sumout ) ) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Add0~9_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideNor0~0_combout ),
	.datae(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.dataf(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~2 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~2 .lut_mask = 64'h50500000FAFFAAAA;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y44_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~3 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~3_combout  = ( \hybrid_control_mixed_inst|Add0~5_sumout  & ( \hybrid_control_mixed_inst|Add0~1_sumout  & ( !\hybrid_control_mixed_inst|Add0~17_sumout  $ 
// (\hybrid_control_mixed_inst|Add0~9_sumout ) ) ) ) # ( !\hybrid_control_mixed_inst|Add0~5_sumout  & ( \hybrid_control_mixed_inst|Add0~1_sumout  & ( !\hybrid_control_mixed_inst|Add0~17_sumout  ) ) ) # ( \hybrid_control_mixed_inst|Add0~5_sumout  & ( 
// !\hybrid_control_mixed_inst|Add0~1_sumout  & ( (!\hybrid_control_mixed_inst|Add0~17_sumout ) # ((\delta_control|count_reg [0] & \hybrid_control_mixed_inst|Add0~9_sumout )) ) ) ) # ( !\hybrid_control_mixed_inst|Add0~5_sumout  & ( 
// !\hybrid_control_mixed_inst|Add0~1_sumout  & ( !\hybrid_control_mixed_inst|Add0~17_sumout  ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datac(!\delta_control|count_reg [0]),
	.datad(!\hybrid_control_mixed_inst|Add0~9_sumout ),
	.datae(!\hybrid_control_mixed_inst|Add0~5_sumout ),
	.dataf(!\hybrid_control_mixed_inst|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~3 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~3 .lut_mask = 64'hCCCCCCCFCCCCCC33;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y44_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~5 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~5_combout  = ( !\hybrid_control_mixed_inst|Add0~13_sumout  & ( (!\hybrid_control_mixed_inst|Add0~21_sumout  & (((!\hybrid_control_mixed_inst|Add0~29_sumout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~1_combout ))) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~3_combout ))) # (\hybrid_control_mixed_inst|Add0~21_sumout  & ((((!\hybrid_control_mixed_inst|Add0~29_sumout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~1_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~2_combout )))) ) ) # ( \hybrid_control_mixed_inst|Add0~13_sumout  & ( (!\hybrid_control_mixed_inst|Add0~21_sumout  
// & ((!\hybrid_control_mixed_inst|Add0~29_sumout  & (((\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~1_combout )))) # (\hybrid_control_mixed_inst|Add0~29_sumout  & (\hybrid_control_mixed_inst|Add0~17_sumout )))) # 
// (\hybrid_control_mixed_inst|Add0~21_sumout  & ((((!\hybrid_control_mixed_inst|Add0~29_sumout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~1_combout )) # (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~2_combout )))) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.datab(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datac(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~1_combout ),
	.datae(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~2_combout ),
	.datag(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~3_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~5 .extended_lut = "on";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~5 .lut_mask = 64'h0ACE02CE5FDF57DF;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y44_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~4 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~4_combout  = ( \hybrid_control_mixed_inst|Add0~25_sumout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~5_combout  & ( (\hybrid_control_mixed_inst|Add0~13_sumout  & 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1_combout  & (!\hybrid_control_mixed_inst|Add0~29_sumout  & !\hybrid_control_mixed_inst|Add0~33_sumout ))) ) ) ) # ( !\hybrid_control_mixed_inst|Add0~25_sumout  & ( 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~5_combout  & ( !\hybrid_control_mixed_inst|Add0~33_sumout  ) ) ) # ( \hybrid_control_mixed_inst|Add0~25_sumout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~5_combout  & ( 
// (\hybrid_control_mixed_inst|Add0~13_sumout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1_combout  & (!\hybrid_control_mixed_inst|Add0~29_sumout  & !\hybrid_control_mixed_inst|Add0~33_sumout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal284~1_combout ),
	.datac(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~33_sumout ),
	.datae(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~4 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~4 .lut_mask = 64'h00001000FF001000;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X73_Y44_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr11~1 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr11~1_combout  = ( \hybrid_control_mixed_inst|Add0~9_sumout  & ( \hybrid_control_mixed_inst|Add0~1_sumout  & ( (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout  & 
// !\hybrid_control_mixed_inst|Add0~5_sumout ) ) ) ) # ( !\hybrid_control_mixed_inst|Add0~9_sumout  & ( \hybrid_control_mixed_inst|Add0~1_sumout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout  ) ) ) # ( 
// \hybrid_control_mixed_inst|Add0~9_sumout  & ( !\hybrid_control_mixed_inst|Add0~1_sumout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout  ) ) ) # ( !\hybrid_control_mixed_inst|Add0~9_sumout  & ( 
// !\hybrid_control_mixed_inst|Add0~1_sumout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|Equal204~1_combout ),
	.datad(!\hybrid_control_mixed_inst|Add0~5_sumout ),
	.datae(!\hybrid_control_mixed_inst|Add0~9_sumout ),
	.dataf(!\hybrid_control_mixed_inst|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr11~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr11~1 .lut_mask = 64'h0F0F0F0F0F0F0F00;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr11~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X73_Y44_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr11~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr11~0_combout  = ( \hybrid_control_mixed_inst|Add0~21_sumout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~0_combout  & ( (((\hybrid_control_mixed_inst|Add0~1_sumout  & 
// \delta_control|count_reg [0])) # (\hybrid_control_mixed_inst|Add0~17_sumout )) # (\hybrid_control_mixed_inst|Add0~5_sumout ) ) ) ) # ( \hybrid_control_mixed_inst|Add0~21_sumout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~0_combout  
// & ( \hybrid_control_mixed_inst|Add0~17_sumout  ) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~1_sumout ),
	.datab(!\delta_control|count_reg [0]),
	.datac(!\hybrid_control_mixed_inst|Add0~5_sumout ),
	.datad(!\hybrid_control_mixed_inst|Add0~17_sumout ),
	.datae(!\hybrid_control_mixed_inst|Add0~21_sumout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr11~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr11~0 .lut_mask = 64'h000000FF00001FFF;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr11~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X73_Y44_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr11~2 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr11~2_combout  = ( \hybrid_control_mixed_inst|Add0~13_sumout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr11~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~29_sumout  & 
// !\hybrid_control_mixed_inst|Add0~33_sumout ) ) ) ) # ( !\hybrid_control_mixed_inst|Add0~13_sumout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr11~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~33_sumout  & 
// ((!\hybrid_control_mixed_inst|Add0~29_sumout ) # ((!\hybrid_control_mixed_inst|Add0~25_sumout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr11~1_combout )))) ) ) ) # ( \hybrid_control_mixed_inst|Add0~13_sumout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr11~0_combout  & ( (\hybrid_control_mixed_inst|Add0~25_sumout  & (!\hybrid_control_mixed_inst|Add0~29_sumout  & !\hybrid_control_mixed_inst|Add0~33_sumout )) ) ) ) # ( 
// !\hybrid_control_mixed_inst|Add0~13_sumout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr11~0_combout  & ( (!\hybrid_control_mixed_inst|Add0~33_sumout  & ((!\hybrid_control_mixed_inst|Add0~25_sumout  & 
// (\hybrid_control_mixed_inst|Add0~29_sumout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr11~1_combout )) # (\hybrid_control_mixed_inst|Add0~25_sumout  & (!\hybrid_control_mixed_inst|Add0~29_sumout )))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|Add0~25_sumout ),
	.datab(!\hybrid_control_mixed_inst|Add0~29_sumout ),
	.datac(!\hybrid_control_mixed_inst|Add0~33_sumout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr11~1_combout ),
	.datae(!\hybrid_control_mixed_inst|Add0~13_sumout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr11~2 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr11~2 .lut_mask = 64'h40604040C0E0C0C0;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr11~2 .shared_arith = "off";
// synopsys translate_on

// Location: DSPMULT_X65_Y44_N0
stratixiv_mac_mult \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2 (
	.signa(vcc),
	.signb(vcc),
	.dataa({\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~49_sumout ,\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45_sumout ,
\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41_sumout ,\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37_sumout ,
\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33_sumout ,\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29_sumout ,
\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25_sumout ,\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21_sumout ,
\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17_sumout ,\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13_sumout ,
\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_sumout ,\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_sumout ,
\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_sumout ,\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13_sumout ,
\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9_sumout ,\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_sumout ,
\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1_sumout ,\hybrid_control_mixed_inst|Mult1|mult_core|romout[0][4]~0_combout }),
	.datab({\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr11~2_combout ,\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~4_combout ,\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~combout ,
\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~combout ,\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~combout ,\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~combout ,
\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~DUPLICATE_combout ,\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~combout ,\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~DUPLICATE_combout ,
\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~combout ,\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~combout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.clk(4'b0000),
	.aclr(4'b0000),
	.ena(4'b1111),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2_DATAOUT_bus ),
	.scanouta());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2 .dataa_clear = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2 .dataa_clock = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2 .dataa_width = 18;
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2 .datab_clear = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2 .datab_clock = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2 .datab_width = 18;
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2 .scanouta_clear = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2 .scanouta_clock = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2 .signa_clear = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2 .signa_clock = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2 .signa_internally_grounded = "false";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2 .signb_clear = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2 .signb_clock = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2 .signb_internally_grounded = "false";
// synopsys translate_on

// Location: MLABCELL_X66_Y42_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][3]~7 (
// Equation(s):
// \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][3]~7_combout  = ( ADC_B[0] & ( !ADC_B[2] ) ) # ( !ADC_B[0] & ( ADC_B[2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!ADC_B[2]),
	.datad(gnd),
	.datae(!ADC_B[0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|Mult1|mult_core|romout[0][3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][3]~7 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][3]~7 .lut_mask = 64'h0F0FF0F00F0FF0F0;
defparam \hybrid_control_mixed_inst|Mult1|mult_core|romout[0][3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y44_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~35_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~12_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~7_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~27DUPLICATE_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~34_combout  & 
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~36_combout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~7_combout ),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr5~27DUPLICATE_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~34_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~36_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~35_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19 .lut_mask = 64'h0000000000000001;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y44_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~13_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~16_combout  & ( 
// (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~6_combout  & (\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~13_combout  & \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~4_combout )) ) ) )

	.dataa(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~6_combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~13_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~4_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~13_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17 .lut_mask = 64'h0000000000000005;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y44_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~DUPLICATE (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~DUPLICATE_combout  = ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~30_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~16_combout  & ( 
// (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~17_combout ) # ((!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~21_combout ) # (!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~34_combout )) ) ) ) # ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~30_combout  & ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~16_combout  ) ) # ( \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~30_combout  & ( 
// !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~16_combout  ) ) # ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~30_combout  & ( !\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~16_combout  ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~17_combout ),
	.datac(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~21_combout ),
	.datad(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~34_combout ),
	.datae(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~30_combout ),
	.dataf(!\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~DUPLICATE_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~DUPLICATE .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~DUPLICATE .lut_mask = 64'hFFFFFFFFFFFFFFFC;
defparam \hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~DUPLICATE .shared_arith = "off";
// synopsys translate_on

// Location: DSPMULT_X65_Y44_N1
stratixiv_mac_mult \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4 (
	.signa(vcc),
	.signb(vcc),
	.dataa({\hybrid_control_mixed_inst|Mult1|mult_core|romout[0][3]~7_combout ,ADC_B[1],ADC_B[0],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.datab({\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr11~2_combout ,\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr12~4_combout ,\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr13~combout ,
\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr14~combout ,\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr15~combout ,\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr16~DUPLICATE_combout ,
\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr17~combout ,\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr18~combout ,\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr19~combout ,
\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr20~combout ,\hybrid_control_mixed_inst|trigonometry_phi_ZVS_inst|WideOr21~combout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.clk(4'b0000),
	.aclr(4'b0000),
	.ena(4'b1111),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4_DATAOUT_bus ),
	.scanouta());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4 .dataa_clear = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4 .dataa_clock = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4 .dataa_width = 18;
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4 .datab_clear = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4 .datab_clock = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4 .datab_width = 18;
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4 .scanouta_clear = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4 .scanouta_clock = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4 .signa_clear = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4 .signa_clock = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4 .signa_internally_grounded = "true";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4 .signb_clear = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4 .signb_clock = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4 .signb_internally_grounded = "false";
// synopsys translate_on

// Location: DSPMULT_X65_Y43_N0
stratixiv_mac_mult \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3 (
	.signa(vcc),
	.signb(vcc),
	.dataa({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.datab({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.clk(4'b0000),
	.aclr(4'b0000),
	.ena(4'b1111),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3_DATAOUT_bus ),
	.scanouta());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3 .dataa_clear = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3 .dataa_clock = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3 .dataa_width = 18;
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3 .datab_clear = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3 .datab_clock = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3 .datab_width = 18;
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3 .scanouta_clear = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3 .scanouta_clock = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3 .signa_clear = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3 .signa_clock = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3 .signa_internally_grounded = "false";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3 .signb_clear = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3 .signb_clock = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3 .signb_internally_grounded = "true";
// synopsys translate_on

// Location: DSPMULT_X65_Y43_N1
stratixiv_mac_mult \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.dataa({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.datab({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.clk(4'b0000),
	.aclr(4'b0000),
	.ena(4'b1111),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1_DATAOUT_bus ),
	.scanouta());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1 .dataa_clear = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1 .dataa_width = 18;
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1 .datab_clear = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1 .datab_clock = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1 .datab_width = 18;
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1 .scanouta_clear = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1 .scanouta_clock = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1 .signa_clear = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1 .signa_clock = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1 .signa_internally_grounded = "true";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1 .signb_clear = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1 .signb_clock = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1 .signb_internally_grounded = "true";
// synopsys translate_on

// Location: DSPOUT_X65_Y43_N2
stratixiv_mac_out \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 (
	.signa(vcc),
	.signb(vcc),
	.zeroacc(gnd),
	.zerochainout(gnd),
	.zeroloopback(gnd),
	.rotate(gnd),
	.shiftright(gnd),
	.round(gnd),
	.roundchainout(gnd),
	.saturate(gnd),
	.saturatechainout(gnd),
	.dataa({\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT35 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT34 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT33 ,
\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT32 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT31 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT30 ,
\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT29 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT28 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT27 ,
\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT26 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT25 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT24 ,
\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT23 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT22 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT21 ,
\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT20 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT19 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT18 ,
\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT17 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT16 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT15 ,
\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT14 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT13 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT12 ,
\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT11 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT10 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT9 ,
\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT8 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT7 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT6 ,
\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT5 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT4 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT3 ,
\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT2 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~DATAOUT1 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult2~dataout }),
	.datab({\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT35 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT34 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT33 ,
\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT32 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT31 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT30 ,
\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT29 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT28 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT27 ,
\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT26 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT25 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT24 ,
\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT23 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT22 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT21 ,
\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT20 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT19 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT18 ,
\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT17 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT16 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT15 ,
\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT14 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT13 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT12 ,
\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT11 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT10 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT9 ,
\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT8 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT7 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT6 ,
\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT5 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT4 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT3 ,
\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT2 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~DATAOUT1 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult4~dataout }),
	.datac({\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT35 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT34 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT33 ,
\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT32 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT31 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT30 ,
\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT29 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT28 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT27 ,
\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT26 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT25 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT24 ,
\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT23 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT22 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT21 ,
\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT20 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT19 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT18 ,
\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT17 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT16 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT15 ,
\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT14 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT13 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT12 ,
\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT11 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT10 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT9 ,
\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT8 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT7 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT6 ,
\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT5 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT4 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT3 ,
\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT2 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~DATAOUT1 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult3~dataout }),
	.datad({\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT35 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT34 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT33 ,
\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT32 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT31 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT30 ,
\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT29 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT28 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT27 ,
\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT26 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT25 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT24 ,
\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT23 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT22 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT21 ,
\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT20 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT19 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT18 ,
\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT17 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT16 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT15 ,
\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT14 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT13 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT12 ,
\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT11 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT10 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT9 ,
\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT8 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT7 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT6 ,
\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT5 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT4 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT3 ,
\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT2 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~DATAOUT1 ,\hybrid_control_mixed_inst|Mult3|auto_generated|mac_mult1~dataout }),
	.chainin(1'b0),
	.clk(4'b0000),
	.aclr(4'b0000),
	.ena(4'b1111),
	.devclrn(devclrn),
	.devpor(devpor),
	.overflow(),
	.saturatechainoutoverflow(),
	.dftout(),
	.dataout(\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5_DATAOUT_bus ),
	.loopbackout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .acc_adder_operation = "add";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .dataa_width = 36;
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .datab_width = 36;
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .datac_width = 36;
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .datad_width = 36;
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .first_adder0_clear = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .first_adder0_clock = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .first_adder0_mode = "add";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .first_adder1_clear = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .first_adder1_clock = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .first_adder1_mode = "add";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .multa_signa_internally_grounded = "false";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .multa_signb_internally_grounded = "false";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .multb_signa_internally_grounded = "true";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .multb_signb_internally_grounded = "false";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .multc_signa_internally_grounded = "false";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .multc_signb_internally_grounded = "true";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .multd_signa_internally_grounded = "true";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .multd_signb_internally_grounded = "true";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .operation_mode = "36_bit_multiply";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .output_clear = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .output_clock = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .rotate_clear = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .rotate_clock = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .rotate_output_clear = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .rotate_output_clock = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .rotate_pipeline_clear = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .rotate_pipeline_clock = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .round_chain_out_mode = "nearest_integer";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .round_chain_out_width = 15;
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .round_clear = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .round_clock = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .round_mode = "nearest_integer";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .round_pipeline_clear = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .round_pipeline_clock = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .round_width = 15;
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .roundchainout_clear = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .roundchainout_clock = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .roundchainout_output_clear = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .roundchainout_output_clock = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .roundchainout_pipeline_clear = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .roundchainout_pipeline_clock = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .saturate_chain_out_mode = "asymmetric";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .saturate_chain_out_width = 1;
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .saturate_clear = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .saturate_clock = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .saturate_mode = "asymmetric";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .saturate_pipeline_clear = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .saturate_pipeline_clock = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .saturate_width = 1;
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .saturatechainout_clear = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .saturatechainout_clock = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .saturatechainout_output_clear = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .saturatechainout_output_clock = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .saturatechainout_pipeline_clear = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .saturatechainout_pipeline_clock = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .second_adder_clear = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .second_adder_clock = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .shiftright_clear = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .shiftright_clock = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .shiftright_output_clear = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .shiftright_output_clock = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .shiftright_pipeline_clear = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .shiftright_pipeline_clock = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .signa_clear = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .signa_clock = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .signa_pipeline_clear = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .signa_pipeline_clock = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .signb_clear = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .signb_clock = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .signb_pipeline_clear = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .signb_pipeline_clock = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .zeroacc_clear = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .zeroacc_clock = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .zeroacc_pipeline_clear = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .zeroacc_pipeline_clock = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .zerochainout_output_clear = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .zerochainout_output_clock = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .zeroloopback_clear = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .zeroloopback_clock = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .zeroloopback_output_clear = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .zeroloopback_output_clock = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .zeroloopback_pipeline_clear = "none";
defparam \hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5 .zeroloopback_pipeline_clock = "none";
// synopsys translate_on

// Location: LABCELL_X64_Y43_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add2~1 (
// Equation(s):
// \hybrid_control_mixed_inst|Add2~1_sumout  = SUM(( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT40  ) + ( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT40  ) + ( !VCC ))
// \hybrid_control_mixed_inst|Add2~2  = CARRY(( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT40  ) + ( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT40  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT40 ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT40 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add2~1_sumout ),
	.cout(\hybrid_control_mixed_inst|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add2~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add2~1 .lut_mask = 64'h000000FF000000FF;
defparam \hybrid_control_mixed_inst|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y43_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add2~5 (
// Equation(s):
// \hybrid_control_mixed_inst|Add2~5_sumout  = SUM(( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT41  ) + ( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT41  ) + ( \hybrid_control_mixed_inst|Add2~2  ))
// \hybrid_control_mixed_inst|Add2~6  = CARRY(( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT41  ) + ( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT41  ) + ( \hybrid_control_mixed_inst|Add2~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT41 ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT41 ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add2~5_sumout ),
	.cout(\hybrid_control_mixed_inst|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add2~5 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add2~5 .lut_mask = 64'h000000FF000000FF;
defparam \hybrid_control_mixed_inst|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y43_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add2~9 (
// Equation(s):
// \hybrid_control_mixed_inst|Add2~9_sumout  = SUM(( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT42  ) + ( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT42  ) + ( \hybrid_control_mixed_inst|Add2~6  ))
// \hybrid_control_mixed_inst|Add2~10  = CARRY(( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT42  ) + ( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT42  ) + ( \hybrid_control_mixed_inst|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT42 ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT42 ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add2~9_sumout ),
	.cout(\hybrid_control_mixed_inst|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add2~9 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add2~9 .lut_mask = 64'h000000FF000000FF;
defparam \hybrid_control_mixed_inst|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y43_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add2~13 (
// Equation(s):
// \hybrid_control_mixed_inst|Add2~13_sumout  = SUM(( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT43  ) + ( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT43  ) + ( \hybrid_control_mixed_inst|Add2~10  ))
// \hybrid_control_mixed_inst|Add2~14  = CARRY(( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT43  ) + ( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT43  ) + ( \hybrid_control_mixed_inst|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT43 ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT43 ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add2~13_sumout ),
	.cout(\hybrid_control_mixed_inst|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add2~13 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add2~13 .lut_mask = 64'h0000FF000000FF00;
defparam \hybrid_control_mixed_inst|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y43_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add2~17 (
// Equation(s):
// \hybrid_control_mixed_inst|Add2~17_sumout  = SUM(( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT44  ) + ( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT44  ) + ( \hybrid_control_mixed_inst|Add2~14  ))
// \hybrid_control_mixed_inst|Add2~18  = CARRY(( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT44  ) + ( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT44  ) + ( \hybrid_control_mixed_inst|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT44 ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT44 ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add2~17_sumout ),
	.cout(\hybrid_control_mixed_inst|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add2~17 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add2~17 .lut_mask = 64'h0000FF000000FF00;
defparam \hybrid_control_mixed_inst|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y43_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add2~21 (
// Equation(s):
// \hybrid_control_mixed_inst|Add2~21_sumout  = SUM(( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT45  ) + ( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT45  ) + ( \hybrid_control_mixed_inst|Add2~18  ))
// \hybrid_control_mixed_inst|Add2~22  = CARRY(( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT45  ) + ( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT45  ) + ( \hybrid_control_mixed_inst|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT45 ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT45 ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add2~21_sumout ),
	.cout(\hybrid_control_mixed_inst|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add2~21 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add2~21 .lut_mask = 64'h000000FF000000FF;
defparam \hybrid_control_mixed_inst|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y43_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add2~25 (
// Equation(s):
// \hybrid_control_mixed_inst|Add2~25_sumout  = SUM(( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT46  ) + ( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT46  ) + ( \hybrid_control_mixed_inst|Add2~22  ))
// \hybrid_control_mixed_inst|Add2~26  = CARRY(( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT46  ) + ( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT46  ) + ( \hybrid_control_mixed_inst|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT46 ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT46 ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add2~25_sumout ),
	.cout(\hybrid_control_mixed_inst|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add2~25 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add2~25 .lut_mask = 64'h000000FF000000FF;
defparam \hybrid_control_mixed_inst|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y43_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add2~29 (
// Equation(s):
// \hybrid_control_mixed_inst|Add2~29_sumout  = SUM(( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT47  ) + ( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT47  ) + ( \hybrid_control_mixed_inst|Add2~26  ))
// \hybrid_control_mixed_inst|Add2~30  = CARRY(( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT47  ) + ( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT47  ) + ( \hybrid_control_mixed_inst|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT47 ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT47 ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add2~29_sumout ),
	.cout(\hybrid_control_mixed_inst|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add2~29 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add2~29 .lut_mask = 64'h000000FF000000FF;
defparam \hybrid_control_mixed_inst|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y43_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add2~33 (
// Equation(s):
// \hybrid_control_mixed_inst|Add2~33_sumout  = SUM(( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT48  ) + ( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT48  ) + ( \hybrid_control_mixed_inst|Add2~30  ))
// \hybrid_control_mixed_inst|Add2~34  = CARRY(( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT48  ) + ( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT48  ) + ( \hybrid_control_mixed_inst|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT48 ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT48 ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add2~33_sumout ),
	.cout(\hybrid_control_mixed_inst|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add2~33 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add2~33 .lut_mask = 64'h0000FF000000FF00;
defparam \hybrid_control_mixed_inst|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y43_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add2~37 (
// Equation(s):
// \hybrid_control_mixed_inst|Add2~37_sumout  = SUM(( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT49  ) + ( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT49  ) + ( \hybrid_control_mixed_inst|Add2~34  ))
// \hybrid_control_mixed_inst|Add2~38  = CARRY(( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT49  ) + ( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT49  ) + ( \hybrid_control_mixed_inst|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT49 ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT49 ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add2~37_sumout ),
	.cout(\hybrid_control_mixed_inst|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add2~37 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add2~37 .lut_mask = 64'h0000FF000000FF00;
defparam \hybrid_control_mixed_inst|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y43_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add2~41 (
// Equation(s):
// \hybrid_control_mixed_inst|Add2~41_sumout  = SUM(( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT50  ) + ( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT50  ) + ( \hybrid_control_mixed_inst|Add2~38  ))
// \hybrid_control_mixed_inst|Add2~42  = CARRY(( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT50  ) + ( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT50  ) + ( \hybrid_control_mixed_inst|Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT50 ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT50 ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add2~41_sumout ),
	.cout(\hybrid_control_mixed_inst|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add2~41 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add2~41 .lut_mask = 64'h000000FF000000FF;
defparam \hybrid_control_mixed_inst|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y43_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add2~45 (
// Equation(s):
// \hybrid_control_mixed_inst|Add2~45_sumout  = SUM(( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT51  ) + ( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT51  ) + ( \hybrid_control_mixed_inst|Add2~42  ))
// \hybrid_control_mixed_inst|Add2~46  = CARRY(( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT51  ) + ( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT51  ) + ( \hybrid_control_mixed_inst|Add2~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT51 ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT51 ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add2~45_sumout ),
	.cout(\hybrid_control_mixed_inst|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add2~45 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add2~45 .lut_mask = 64'h0000FF000000FF00;
defparam \hybrid_control_mixed_inst|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y43_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add2~49 (
// Equation(s):
// \hybrid_control_mixed_inst|Add2~49_sumout  = SUM(( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT52  ) + ( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT52  ) + ( \hybrid_control_mixed_inst|Add2~46  ))
// \hybrid_control_mixed_inst|Add2~50  = CARRY(( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT52  ) + ( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT52  ) + ( \hybrid_control_mixed_inst|Add2~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT52 ),
	.datad(!\hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT52 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add2~49_sumout ),
	.cout(\hybrid_control_mixed_inst|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add2~49 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add2~49 .lut_mask = 64'h00000F0F000000FF;
defparam \hybrid_control_mixed_inst|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y43_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add2~53 (
// Equation(s):
// \hybrid_control_mixed_inst|Add2~53_sumout  = SUM(( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT53  ) + ( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT53  ) + ( \hybrid_control_mixed_inst|Add2~50  ))
// \hybrid_control_mixed_inst|Add2~54  = CARRY(( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT53  ) + ( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT53  ) + ( \hybrid_control_mixed_inst|Add2~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT53 ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT53 ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add2~53_sumout ),
	.cout(\hybrid_control_mixed_inst|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add2~53 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add2~53 .lut_mask = 64'h000000FF000000FF;
defparam \hybrid_control_mixed_inst|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y43_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add2~57 (
// Equation(s):
// \hybrid_control_mixed_inst|Add2~57_sumout  = SUM(( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT54  ) + ( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT54  ) + ( \hybrid_control_mixed_inst|Add2~54  ))
// \hybrid_control_mixed_inst|Add2~58  = CARRY(( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT54  ) + ( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT54  ) + ( \hybrid_control_mixed_inst|Add2~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT54 ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT54 ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add2~57_sumout ),
	.cout(\hybrid_control_mixed_inst|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add2~57 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add2~57 .lut_mask = 64'h0000FF000000FF00;
defparam \hybrid_control_mixed_inst|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y43_N30
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add2~61 (
// Equation(s):
// \hybrid_control_mixed_inst|Add2~61_sumout  = SUM(( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT55  ) + ( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT55  ) + ( \hybrid_control_mixed_inst|Add2~58  ))
// \hybrid_control_mixed_inst|Add2~62  = CARRY(( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT55  ) + ( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT55  ) + ( \hybrid_control_mixed_inst|Add2~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT55 ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT55 ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add2~61_sumout ),
	.cout(\hybrid_control_mixed_inst|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add2~61 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add2~61 .lut_mask = 64'h0000FF000000FF00;
defparam \hybrid_control_mixed_inst|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y43_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add2~65 (
// Equation(s):
// \hybrid_control_mixed_inst|Add2~65_sumout  = SUM(( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT56  ) + ( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT56  ) + ( \hybrid_control_mixed_inst|Add2~62  ))
// \hybrid_control_mixed_inst|Add2~66  = CARRY(( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT56  ) + ( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT56  ) + ( \hybrid_control_mixed_inst|Add2~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT56 ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT56 ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add2~65_sumout ),
	.cout(\hybrid_control_mixed_inst|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add2~65 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add2~65 .lut_mask = 64'h0000FF000000FF00;
defparam \hybrid_control_mixed_inst|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y43_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add2~69 (
// Equation(s):
// \hybrid_control_mixed_inst|Add2~69_sumout  = SUM(( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT57  ) + ( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT57  ) + ( \hybrid_control_mixed_inst|Add2~66  ))
// \hybrid_control_mixed_inst|Add2~70  = CARRY(( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT57  ) + ( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT57  ) + ( \hybrid_control_mixed_inst|Add2~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT57 ),
	.datad(!\hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT57 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add2~69_sumout ),
	.cout(\hybrid_control_mixed_inst|Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add2~69 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add2~69 .lut_mask = 64'h00000F0F000000FF;
defparam \hybrid_control_mixed_inst|Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y43_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add2~73 (
// Equation(s):
// \hybrid_control_mixed_inst|Add2~73_sumout  = SUM(( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT58  ) + ( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT58  ) + ( \hybrid_control_mixed_inst|Add2~70  ))
// \hybrid_control_mixed_inst|Add2~74  = CARRY(( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT58  ) + ( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT58  ) + ( \hybrid_control_mixed_inst|Add2~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT58 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT58 ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add2~73_sumout ),
	.cout(\hybrid_control_mixed_inst|Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add2~73 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add2~73 .lut_mask = 64'h000000FF00000F0F;
defparam \hybrid_control_mixed_inst|Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y43_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add2~77 (
// Equation(s):
// \hybrid_control_mixed_inst|Add2~77_sumout  = SUM(( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT59  ) + ( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT59  ) + ( \hybrid_control_mixed_inst|Add2~74  ))
// \hybrid_control_mixed_inst|Add2~78  = CARRY(( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT59  ) + ( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT59  ) + ( \hybrid_control_mixed_inst|Add2~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT59 ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT59 ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add2~77_sumout ),
	.cout(\hybrid_control_mixed_inst|Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add2~77 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add2~77 .lut_mask = 64'h000000FF000000FF;
defparam \hybrid_control_mixed_inst|Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y42_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add2~81 (
// Equation(s):
// \hybrid_control_mixed_inst|Add2~81_sumout  = SUM(( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT60  ) + ( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT60  ) + ( \hybrid_control_mixed_inst|Add2~78  ))
// \hybrid_control_mixed_inst|Add2~82  = CARRY(( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT60  ) + ( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT60  ) + ( \hybrid_control_mixed_inst|Add2~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT60 ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT60 ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add2~81_sumout ),
	.cout(\hybrid_control_mixed_inst|Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add2~81 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add2~81 .lut_mask = 64'h000000FF000000FF;
defparam \hybrid_control_mixed_inst|Add2~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y42_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add2~85 (
// Equation(s):
// \hybrid_control_mixed_inst|Add2~85_sumout  = SUM(( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT61  ) + ( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT61  ) + ( \hybrid_control_mixed_inst|Add2~82  ))
// \hybrid_control_mixed_inst|Add2~86  = CARRY(( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT61  ) + ( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT61  ) + ( \hybrid_control_mixed_inst|Add2~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT61 ),
	.datad(!\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT61 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add2~85_sumout ),
	.cout(\hybrid_control_mixed_inst|Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add2~85 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add2~85 .lut_mask = 64'h0000F0F00000FF00;
defparam \hybrid_control_mixed_inst|Add2~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y42_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add2~89 (
// Equation(s):
// \hybrid_control_mixed_inst|Add2~89_sumout  = SUM(( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT62  ) + ( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT62  ) + ( \hybrid_control_mixed_inst|Add2~86  ))
// \hybrid_control_mixed_inst|Add2~90  = CARRY(( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT62  ) + ( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT62  ) + ( \hybrid_control_mixed_inst|Add2~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT62 ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT62 ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add2~89_sumout ),
	.cout(\hybrid_control_mixed_inst|Add2~90 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add2~89 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add2~89 .lut_mask = 64'h0000FF000000FF00;
defparam \hybrid_control_mixed_inst|Add2~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y42_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add2~93 (
// Equation(s):
// \hybrid_control_mixed_inst|Add2~93_sumout  = SUM(( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT63  ) + ( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT63  ) + ( \hybrid_control_mixed_inst|Add2~90  ))
// \hybrid_control_mixed_inst|Add2~94  = CARRY(( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT63  ) + ( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT63  ) + ( \hybrid_control_mixed_inst|Add2~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT63 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT63 ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add2~93_sumout ),
	.cout(\hybrid_control_mixed_inst|Add2~94 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add2~93 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add2~93 .lut_mask = 64'h000000FF00000F0F;
defparam \hybrid_control_mixed_inst|Add2~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y42_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add2~97 (
// Equation(s):
// \hybrid_control_mixed_inst|Add2~97_sumout  = SUM(( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT64  ) + ( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT64  ) + ( \hybrid_control_mixed_inst|Add2~94  ))
// \hybrid_control_mixed_inst|Add2~98  = CARRY(( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT64  ) + ( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT64  ) + ( \hybrid_control_mixed_inst|Add2~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT64 ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT64 ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add2~97_sumout ),
	.cout(\hybrid_control_mixed_inst|Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add2~97 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add2~97 .lut_mask = 64'h0000FF000000FF00;
defparam \hybrid_control_mixed_inst|Add2~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y42_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add2~101 (
// Equation(s):
// \hybrid_control_mixed_inst|Add2~101_sumout  = SUM(( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT65  ) + ( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT65  ) + ( \hybrid_control_mixed_inst|Add2~98  ))
// \hybrid_control_mixed_inst|Add2~102  = CARRY(( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT65  ) + ( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT65  ) + ( \hybrid_control_mixed_inst|Add2~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT65 ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT65 ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add2~101_sumout ),
	.cout(\hybrid_control_mixed_inst|Add2~102 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add2~101 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add2~101 .lut_mask = 64'h0000FF000000FF00;
defparam \hybrid_control_mixed_inst|Add2~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y42_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add2~105 (
// Equation(s):
// \hybrid_control_mixed_inst|Add2~105_sumout  = SUM(( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT66  ) + ( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT66  ) + ( \hybrid_control_mixed_inst|Add2~102  ))
// \hybrid_control_mixed_inst|Add2~106  = CARRY(( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT66  ) + ( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT66  ) + ( \hybrid_control_mixed_inst|Add2~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT66 ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT66 ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add2~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add2~105_sumout ),
	.cout(\hybrid_control_mixed_inst|Add2~106 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add2~105 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add2~105 .lut_mask = 64'h0000FF000000FF00;
defparam \hybrid_control_mixed_inst|Add2~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y42_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add2~109 (
// Equation(s):
// \hybrid_control_mixed_inst|Add2~109_sumout  = SUM(( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT67  ) + ( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT67  ) + ( \hybrid_control_mixed_inst|Add2~106  ))
// \hybrid_control_mixed_inst|Add2~110  = CARRY(( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT67  ) + ( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT67  ) + ( \hybrid_control_mixed_inst|Add2~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT67 ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT67 ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add2~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add2~109_sumout ),
	.cout(\hybrid_control_mixed_inst|Add2~110 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add2~109 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add2~109 .lut_mask = 64'h0000FF000000FF00;
defparam \hybrid_control_mixed_inst|Add2~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y42_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add2~113 (
// Equation(s):
// \hybrid_control_mixed_inst|Add2~113_sumout  = SUM(( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT68  ) + ( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT68  ) + ( \hybrid_control_mixed_inst|Add2~110  ))
// \hybrid_control_mixed_inst|Add2~114  = CARRY(( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT68  ) + ( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT68  ) + ( \hybrid_control_mixed_inst|Add2~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT68 ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT68 ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add2~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add2~113_sumout ),
	.cout(\hybrid_control_mixed_inst|Add2~114 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add2~113 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add2~113 .lut_mask = 64'h000000FF000000FF;
defparam \hybrid_control_mixed_inst|Add2~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y42_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add2~117 (
// Equation(s):
// \hybrid_control_mixed_inst|Add2~117_sumout  = SUM(( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT69  ) + ( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT69  ) + ( \hybrid_control_mixed_inst|Add2~114  ))
// \hybrid_control_mixed_inst|Add2~118  = CARRY(( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT69  ) + ( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT69  ) + ( \hybrid_control_mixed_inst|Add2~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT69 ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT69 ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add2~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add2~117_sumout ),
	.cout(\hybrid_control_mixed_inst|Add2~118 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add2~117 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add2~117 .lut_mask = 64'h000000FF000000FF;
defparam \hybrid_control_mixed_inst|Add2~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y42_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add2~121 (
// Equation(s):
// \hybrid_control_mixed_inst|Add2~121_sumout  = SUM(( \hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT70  ) + ( !\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT70  ) + ( \hybrid_control_mixed_inst|Add2~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult2|auto_generated|mac_out5~DATAOUT70 ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult3|auto_generated|mac_out5~DATAOUT70 ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add2~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add2~121_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add2~121 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add2~121 .lut_mask = 64'h000000FF000000FF;
defparam \hybrid_control_mixed_inst|Add2~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y43_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add3~2 (
// Equation(s):
// \hybrid_control_mixed_inst|Add3~2_cout  = CARRY(( \hybrid_control_mixed_inst|Add2~5_sumout  ) + ( \hybrid_control_mixed_inst|Add2~1_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add3~2_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add3~2 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add3~2 .lut_mask = 64'h0000FF00000000FF;
defparam \hybrid_control_mixed_inst|Add3~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y43_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add3~6 (
// Equation(s):
// \hybrid_control_mixed_inst|Add3~6_cout  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|Add2~9_sumout  ) + ( \hybrid_control_mixed_inst|Add3~2_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add2~9_sumout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add3~2_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add3~6_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add3~6 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add3~6 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|Add3~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y43_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add3~10 (
// Equation(s):
// \hybrid_control_mixed_inst|Add3~10_cout  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|Add2~13_sumout  ) + ( \hybrid_control_mixed_inst|Add3~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add2~13_sumout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add3~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add3~10_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add3~10 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add3~10 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|Add3~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y43_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add3~14 (
// Equation(s):
// \hybrid_control_mixed_inst|Add3~14_cout  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|Add2~17_sumout  ) + ( \hybrid_control_mixed_inst|Add3~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add2~17_sumout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add3~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add3~14_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add3~14 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add3~14 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|Add3~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y43_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add3~18 (
// Equation(s):
// \hybrid_control_mixed_inst|Add3~18_cout  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|Add2~21_sumout  ) + ( \hybrid_control_mixed_inst|Add3~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add2~21_sumout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add3~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add3~18_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add3~18 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add3~18 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|Add3~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y43_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add3~22 (
// Equation(s):
// \hybrid_control_mixed_inst|Add3~22_cout  = CARRY(( \hybrid_control_mixed_inst|Add2~25_sumout  ) + ( GND ) + ( \hybrid_control_mixed_inst|Add3~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Add2~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add3~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add3~22_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add3~22 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add3~22 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|Add3~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y43_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add3~26 (
// Equation(s):
// \hybrid_control_mixed_inst|Add3~26_cout  = CARRY(( \hybrid_control_mixed_inst|Add2~29_sumout  ) + ( GND ) + ( \hybrid_control_mixed_inst|Add3~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Add2~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add3~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add3~26_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add3~26 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add3~26 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|Add3~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y43_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add3~30 (
// Equation(s):
// \hybrid_control_mixed_inst|Add3~30_cout  = CARRY(( \hybrid_control_mixed_inst|Add2~33_sumout  ) + ( GND ) + ( \hybrid_control_mixed_inst|Add3~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Add2~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add3~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add3~30_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add3~30 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add3~30 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|Add3~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y43_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add3~34 (
// Equation(s):
// \hybrid_control_mixed_inst|Add3~34_cout  = CARRY(( \hybrid_control_mixed_inst|Add2~37_sumout  ) + ( GND ) + ( \hybrid_control_mixed_inst|Add3~30_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Add2~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add3~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add3~34_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add3~34 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add3~34 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|Add3~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y43_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add3~38 (
// Equation(s):
// \hybrid_control_mixed_inst|Add3~38_cout  = CARRY(( \hybrid_control_mixed_inst|Add2~41_sumout  ) + ( GND ) + ( \hybrid_control_mixed_inst|Add3~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Add2~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add3~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add3~38_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add3~38 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add3~38 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|Add3~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y43_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add3~42 (
// Equation(s):
// \hybrid_control_mixed_inst|Add3~42_cout  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|Add2~45_sumout  ) + ( \hybrid_control_mixed_inst|Add3~38_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add2~45_sumout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add3~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add3~42_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add3~42 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add3~42 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|Add3~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y43_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add3~46 (
// Equation(s):
// \hybrid_control_mixed_inst|Add3~46_cout  = CARRY(( \hybrid_control_mixed_inst|Add2~49_sumout  ) + ( GND ) + ( \hybrid_control_mixed_inst|Add3~42_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Add2~49_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add3~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add3~46_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add3~46 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add3~46 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|Add3~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y43_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add3~50 (
// Equation(s):
// \hybrid_control_mixed_inst|Add3~50_cout  = CARRY(( \hybrid_control_mixed_inst|Add2~53_sumout  ) + ( GND ) + ( \hybrid_control_mixed_inst|Add3~46_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Add2~53_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add3~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add3~50_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add3~50 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add3~50 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|Add3~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y43_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add3~54 (
// Equation(s):
// \hybrid_control_mixed_inst|Add3~54_cout  = CARRY(( \hybrid_control_mixed_inst|Add2~57_sumout  ) + ( GND ) + ( \hybrid_control_mixed_inst|Add3~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Add2~57_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add3~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add3~54_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add3~54 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add3~54 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|Add3~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y43_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add3~58 (
// Equation(s):
// \hybrid_control_mixed_inst|Add3~58_cout  = CARRY(( \hybrid_control_mixed_inst|Add2~61_sumout  ) + ( GND ) + ( \hybrid_control_mixed_inst|Add3~54_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Add2~61_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add3~54_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add3~58_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add3~58 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add3~58 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|Add3~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y43_N30
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add3~62 (
// Equation(s):
// \hybrid_control_mixed_inst|Add3~62_cout  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|Add2~65_sumout  ) + ( \hybrid_control_mixed_inst|Add3~58_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add2~65_sumout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add3~58_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add3~62_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add3~62 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add3~62 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|Add3~62 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y43_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add3~66 (
// Equation(s):
// \hybrid_control_mixed_inst|Add3~66_cout  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|Add2~69_sumout  ) + ( \hybrid_control_mixed_inst|Add3~62_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add2~69_sumout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add3~62_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add3~66_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add3~66 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add3~66 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|Add3~66 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y43_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add3~70 (
// Equation(s):
// \hybrid_control_mixed_inst|Add3~70_cout  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|Add2~73_sumout  ) + ( \hybrid_control_mixed_inst|Add3~66_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add2~73_sumout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add3~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add3~70_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add3~70 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add3~70 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|Add3~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y43_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add3~74 (
// Equation(s):
// \hybrid_control_mixed_inst|Add3~74_cout  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|Add2~77_sumout  ) + ( \hybrid_control_mixed_inst|Add3~70_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add2~77_sumout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add3~70_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add3~74_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add3~74 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add3~74 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|Add3~74 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y43_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add3~78 (
// Equation(s):
// \hybrid_control_mixed_inst|Add3~78_cout  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|Add2~81_sumout  ) + ( \hybrid_control_mixed_inst|Add3~74_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add2~81_sumout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add3~74_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add3~78_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add3~78 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add3~78 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|Add3~78 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y42_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add3~82 (
// Equation(s):
// \hybrid_control_mixed_inst|Add3~82_cout  = CARRY(( \hybrid_control_mixed_inst|Add2~85_sumout  ) + ( GND ) + ( \hybrid_control_mixed_inst|Add3~78_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Add2~85_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add3~78_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add3~82_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add3~82 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add3~82 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|Add3~82 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y42_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add3~86 (
// Equation(s):
// \hybrid_control_mixed_inst|Add3~86_cout  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|Add2~89_sumout  ) + ( \hybrid_control_mixed_inst|Add3~82_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add2~89_sumout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add3~82_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add3~86_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add3~86 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add3~86 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|Add3~86 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y42_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add3~90 (
// Equation(s):
// \hybrid_control_mixed_inst|Add3~90_cout  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|Add2~93_sumout  ) + ( \hybrid_control_mixed_inst|Add3~86_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add2~93_sumout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add3~86_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add3~90_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add3~90 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add3~90 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|Add3~90 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y42_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add3~94 (
// Equation(s):
// \hybrid_control_mixed_inst|Add3~94_cout  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|Add2~97_sumout  ) + ( \hybrid_control_mixed_inst|Add3~90_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add2~97_sumout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add3~90_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add3~94_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add3~94 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add3~94 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|Add3~94 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y42_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add3~98 (
// Equation(s):
// \hybrid_control_mixed_inst|Add3~98_cout  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|Add2~101_sumout  ) + ( \hybrid_control_mixed_inst|Add3~94_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add2~101_sumout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add3~94_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add3~98_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add3~98 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add3~98 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|Add3~98 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y42_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add3~102 (
// Equation(s):
// \hybrid_control_mixed_inst|Add3~102_cout  = CARRY(( \hybrid_control_mixed_inst|Add2~105_sumout  ) + ( GND ) + ( \hybrid_control_mixed_inst|Add3~98_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Add2~105_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add3~98_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add3~102_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add3~102 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add3~102 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|Add3~102 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y42_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add3~106 (
// Equation(s):
// \hybrid_control_mixed_inst|Add3~106_cout  = CARRY(( \hybrid_control_mixed_inst|Add2~109_sumout  ) + ( GND ) + ( \hybrid_control_mixed_inst|Add3~102_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Add2~109_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add3~102_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add3~106_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add3~106 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add3~106 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|Add3~106 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y42_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add3~110 (
// Equation(s):
// \hybrid_control_mixed_inst|Add3~110_cout  = CARRY(( \hybrid_control_mixed_inst|Add2~113_sumout  ) + ( GND ) + ( \hybrid_control_mixed_inst|Add3~106_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Add2~113_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add3~106_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add3~110_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add3~110 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add3~110 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|Add3~110 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y42_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add3~114 (
// Equation(s):
// \hybrid_control_mixed_inst|Add3~114_cout  = CARRY(( \hybrid_control_mixed_inst|Add2~117_sumout  ) + ( GND ) + ( \hybrid_control_mixed_inst|Add3~110_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Add2~117_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add3~110_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add3~114_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add3~114 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add3~114 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|Add3~114 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X63_Y42_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add3~117 (
// Equation(s):
// \hybrid_control_mixed_inst|Add3~117_sumout  = SUM(( \hybrid_control_mixed_inst|Add2~121_sumout  ) + ( GND ) + ( \hybrid_control_mixed_inst|Add3~114_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Add2~121_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add3~114_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add3~117_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add3~117 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add3~117 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|Add3~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y42_N19
dffeas \hybrid_control_mixed_inst|S0[31] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|Add3~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|S0 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|S0[31] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|S0[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y70_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~1 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~1_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [0] ) + ( VCC ) + ( !VCC ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~2  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~1_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y70_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~5 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~5_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [1] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~2  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~6  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [1] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~5_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~5 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y70_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~9 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~9_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [2] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~6  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~10  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [2] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~9_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~9 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y70_N5
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[2] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y70_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~13 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~13_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [3] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~10  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~14  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [3] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~13_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~13 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y70_N7
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[3] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y70_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~17 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~17_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [4] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~14  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~18  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [4] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~17_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~17 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y70_N9
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[4] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y70_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~21 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~21_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [5] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~18  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~22  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [5] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~21_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~21 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y70_N11
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[5] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y70_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~25 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~25_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [6] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~22  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~26  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [6] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~25_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~25 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y70_N13
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[6] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y70_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~29 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~29_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [7] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~26  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~30  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [7] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~29_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~29 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y70_N15
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[7] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y70_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~33 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~33_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [8] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~30  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~34  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [8] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~33_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~33 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y70_N17
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[8] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y70_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~37 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~37_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [9] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~34  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~38  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [9] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~37_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~37 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y70_N19
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[9] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y70_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~41 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~41_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [10] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~38  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~42  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [10] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~41_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~41 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y70_N21
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[10] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y70_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~45 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~45_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [11] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~42  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~46  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [11] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~45_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~45 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y70_N23
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[11] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y70_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~49 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~49_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [12] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~46  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~50  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [12] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~49_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~49 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y70_N25
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[12] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y70_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~53 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~53_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [13] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~50  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~54  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [13] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~53_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~53 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y70_N27
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[13] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y70_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~57 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~57_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [14] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~54  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~58  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [14] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~57_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~57 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y70_N29
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[14] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y70_N30
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~61 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~61_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [15] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~58  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~62  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [15] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~61_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~61 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y70_N31
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[15] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y70_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~65 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~65_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [16] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~62  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~66  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [16] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~65_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~65 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y70_N33
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[16] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[16] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y70_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~69 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~69_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [17] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~66  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~70  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [17] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~69_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~69 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y70_N35
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[17] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[17] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y70_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~73 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~73_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [18] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~70  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~74  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [18] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~73_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~73 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y70_N37
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[18] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[18] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y70_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~77 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~77_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [19] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~74  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~78  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [19] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~77_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~77 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y70_N39
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[19] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[19] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y69_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~81 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~81_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [20] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~78  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~82  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [20] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~81_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~81 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y69_N1
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[20] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[20] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y69_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~85 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~85_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [21] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~82  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~86  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [21] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~85_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~85 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y69_N3
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[21] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[21] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y69_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~89 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~89_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [22] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~86  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~90  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [22] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~89_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~89 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y69_N5
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[22] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[22] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y69_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~93 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~93_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [23] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~90  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~94  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [23] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~93_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~93 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~93 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y69_N7
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[23] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[23] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y69_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~97 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~97_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [24] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~94  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~98  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [24] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~97_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~97 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y69_N9
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[24] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[24] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y69_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~101 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~101_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [25] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~98  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~102  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [25] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~101_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~101 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~101 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y69_N11
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[25] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[25] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y69_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~105 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~105_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [26] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~102  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~106  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [26] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~105_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~105 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~105 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y69_N13
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[26] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[26] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y69_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~109 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~109_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [27] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~106  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~110  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [27] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~109_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~109 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~109 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y69_N15
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[27] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[27] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y69_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~113 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~113_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [28] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~110  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~114  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [28] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~113_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~113 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~113 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y69_N17
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[28] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[28] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y69_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~117 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~117_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [29] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~114  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~118  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [29] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~117_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~117 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~117 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y69_N19
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[29] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [29]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[29] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y69_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~121 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~121_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [30] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~118  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~122  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [30] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~121_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~121 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~121 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y69_N21
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[30] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [30]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[30] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y69_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~125 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~125_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [31] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~125 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~125 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y69_N23
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[31] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [31]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[31] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y69_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~3 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~3_combout  = ( !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [2] & ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [3] & ( (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [4] & 
// (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [21] & (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [30] & 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [31]))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [4]),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [21]),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [30]),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [31]),
	.datae(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [2]),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~3 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~3 .lut_mask = 64'h8000000000000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y70_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~0 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~0_combout  = ( !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [6] & ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [11] & ( (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [8] & 
// (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [12] & (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [9] & 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [7]))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [8]),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [12]),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [9]),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [7]),
	.datae(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [6]),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~0 .lut_mask = 64'h8000000000000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y69_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~4 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~4_combout  = ( !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [26] & ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [28] & ( (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [25] & 
// (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [29] & !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [27])) ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [25]),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [29]),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [27]),
	.datae(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [26]),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~4 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~4 .lut_mask = 64'hC000000000000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y70_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~1 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~1_combout  = ( !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [10] & ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [5] & ( (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [15] & 
// (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [13] & (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [14] & 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [16]))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [15]),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [13]),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [14]),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [16]),
	.datae(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [10]),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~1 .lut_mask = 64'h8000000000000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y69_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~2 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~2_combout  = ( !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [19] & ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [18] & ( (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [22] & 
// (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [23] & (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [20] & 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [17]))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [22]),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [23]),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [20]),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [17]),
	.datae(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [19]),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~2 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~2 .lut_mask = 64'h8000000000000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y69_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~5 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~5_combout  = ( !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [24] & ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~2_combout  & ( (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~3_combout  & 
// (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~0_combout  & (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~4_combout  & 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~1_combout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~3_combout ),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~0_combout ),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~4_combout ),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~1_combout ),
	.datae(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [24]),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~5 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~5 .lut_mask = 64'h0000000000010000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y66_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|always0~0 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|always0~0_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [1] ) # ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [1] & ( (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~5_combout ) # 
// (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~q  $ (\hybrid_control_mixed_inst|S0 [31])) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~5_combout ),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~q ),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|S0 [31]),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|always0~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|always0~0 .lut_mask = 64'hEEBBEEBBFFFFFFFF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y70_N1
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[0] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y70_N3
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[1] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y66_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~6 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~6_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~q  & ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [0] ) ) # ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~q  & ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [0] & ( ((!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [1]) # 
// ((!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~5_combout ) # (!\CPU_RESET~input_o ))) # (\hybrid_control_mixed_inst|S0 [31]) ) ) ) # ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~q  & ( !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [0] & ( 
// (\hybrid_control_mixed_inst|S0 [31] & (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [1] & 
// (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~5_combout  & \CPU_RESET~input_o ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|S0 [31]),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [1]),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~5_combout ),
	.datad(!\CPU_RESET~input_o ),
	.datae(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~q ),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~6 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~6 .lut_mask = 64'h0001FFFD0000FFFF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y66_N37
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y66_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q  & ( 
// (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~6_combout ) # (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~q ) ) ) # ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q  & ( (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~6_combout  & 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|Equal0~6_combout ),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|debounce_inst|DB[0].db_core|r_switch_state~q ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|signal_prev~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal .lut_mask = 64'h000F000FF0FFF0FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y38_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr10~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr10~0_combout  = ( \delta_control|count_reg [5] & ( \delta_control|count_reg [2] & ( (!\delta_control|count_reg [4] & (((\delta_control|count_reg [1] & \delta_control|count_reg [0])) # 
// (\delta_control|count_reg [3]))) # (\delta_control|count_reg [4] & (((\delta_control|count_reg [0]) # (\delta_control|count_reg [1])))) ) ) ) # ( !\delta_control|count_reg [5] & ( \delta_control|count_reg [2] & ( (!\delta_control|count_reg [3] & 
// (!\delta_control|count_reg [1] $ (((!\delta_control|count_reg [0]) # (\delta_control|count_reg [4]))))) # (\delta_control|count_reg [3] & (((\delta_control|count_reg [4] & !\delta_control|count_reg [1])) # (\delta_control|count_reg [0]))) ) ) ) # ( 
// \delta_control|count_reg [5] & ( !\delta_control|count_reg [2] & ( (!\delta_control|count_reg [4] & (!\delta_control|count_reg [0] $ (((!\delta_control|count_reg [3] & !\delta_control|count_reg [1]))))) # (\delta_control|count_reg [4] & 
// (((!\delta_control|count_reg [1]) # (\delta_control|count_reg [0])))) ) ) ) # ( !\delta_control|count_reg [5] & ( !\delta_control|count_reg [2] & ( (!\delta_control|count_reg [3] & ((!\delta_control|count_reg [1] & (!\delta_control|count_reg [4] & 
// \delta_control|count_reg [0])) # (\delta_control|count_reg [1] & ((!\delta_control|count_reg [0]))))) # (\delta_control|count_reg [3] & (!\delta_control|count_reg [1] $ (((!\delta_control|count_reg [4] & \delta_control|count_reg [0]))))) ) ) )

	.dataa(!\delta_control|count_reg [3]),
	.datab(!\delta_control|count_reg [4]),
	.datac(!\delta_control|count_reg [1]),
	.datad(!\delta_control|count_reg [0]),
	.datae(!\delta_control|count_reg [5]),
	.dataf(!\delta_control|count_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr10~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr10~0 .lut_mask = 64'h5A947CB31AD7477F;
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y38_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr9~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr9~0_combout  = ( \delta_control|count_reg [5] & ( \delta_control|count_reg [2] & ( ((\delta_control|count_reg [0] & ((!\delta_control|count_reg [1]) # (\delta_control|count_reg [4])))) # 
// (\delta_control|count_reg [3]) ) ) ) # ( !\delta_control|count_reg [5] & ( \delta_control|count_reg [2] & ( (!\delta_control|count_reg [1] & (!\delta_control|count_reg [3])) # (\delta_control|count_reg [1] & ((!\delta_control|count_reg [3] $ 
// (!\delta_control|count_reg [4])) # (\delta_control|count_reg [0]))) ) ) ) # ( \delta_control|count_reg [5] & ( !\delta_control|count_reg [2] & ( (!\delta_control|count_reg [0] & ((!\delta_control|count_reg [3]) # ((!\delta_control|count_reg [1] & 
// !\delta_control|count_reg [4])))) # (\delta_control|count_reg [0] & ((!\delta_control|count_reg [1] $ (!\delta_control|count_reg [4])))) ) ) ) # ( !\delta_control|count_reg [5] & ( !\delta_control|count_reg [2] & ( (!\delta_control|count_reg [3] & 
// (\delta_control|count_reg [1] & (!\delta_control|count_reg [4] $ (\delta_control|count_reg [0])))) # (\delta_control|count_reg [3] & (((!\delta_control|count_reg [0]) # (\delta_control|count_reg [4])) # (\delta_control|count_reg [1]))) ) ) )

	.dataa(!\delta_control|count_reg [3]),
	.datab(!\delta_control|count_reg [1]),
	.datac(!\delta_control|count_reg [4]),
	.datad(!\delta_control|count_reg [0]),
	.datae(!\delta_control|count_reg [5]),
	.dataf(!\delta_control|count_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr9~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr9~0 .lut_mask = 64'h7517EA3C9ABB55DF;
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y38_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr8~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr8~0_combout  = ( \delta_control|count_reg [5] & ( \delta_control|count_reg [2] & ( (!\delta_control|count_reg [4] & (!\delta_control|count_reg [0] $ (((!\delta_control|count_reg [3] & 
// \delta_control|count_reg [1]))))) # (\delta_control|count_reg [4] & (!\delta_control|count_reg [3] & (!\delta_control|count_reg [1]))) ) ) ) # ( !\delta_control|count_reg [5] & ( \delta_control|count_reg [2] & ( (!\delta_control|count_reg [4] & 
// (!\delta_control|count_reg [3] & (!\delta_control|count_reg [1]))) # (\delta_control|count_reg [4] & ((!\delta_control|count_reg [3]) # ((!\delta_control|count_reg [1]) # (!\delta_control|count_reg [0])))) ) ) ) # ( \delta_control|count_reg [5] & ( 
// !\delta_control|count_reg [2] & ( (!\delta_control|count_reg [4] & (\delta_control|count_reg [1] & ((!\delta_control|count_reg [3]) # (!\delta_control|count_reg [0])))) # (\delta_control|count_reg [4] & ((!\delta_control|count_reg [3] & 
// ((!\delta_control|count_reg [0]))) # (\delta_control|count_reg [3] & (!\delta_control|count_reg [1])))) ) ) ) # ( !\delta_control|count_reg [5] & ( !\delta_control|count_reg [2] & ( ((!\delta_control|count_reg [3] & (\delta_control|count_reg [1] & 
// \delta_control|count_reg [0])) # (\delta_control|count_reg [3] & ((\delta_control|count_reg [0]) # (\delta_control|count_reg [1])))) # (\delta_control|count_reg [4]) ) ) )

	.dataa(!\delta_control|count_reg [4]),
	.datab(!\delta_control|count_reg [3]),
	.datac(!\delta_control|count_reg [1]),
	.datad(!\delta_control|count_reg [0]),
	.datae(!\delta_control|count_reg [5]),
	.dataf(!\delta_control|count_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr8~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr8~0 .lut_mask = 64'h577F5E18D5D4E248;
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y37_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr7~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr7~0_combout  = ( \delta_control|count_reg [5] & ( \delta_control|count_reg [4] & ( (!\delta_control|count_reg [2] & (!\delta_control|count_reg [1] $ (((!\delta_control|count_reg [3]) # 
// (\delta_control|count_reg [0]))))) # (\delta_control|count_reg [2] & (!\delta_control|count_reg [0] $ (((!\delta_control|count_reg [1]) # (\delta_control|count_reg [3]))))) ) ) ) # ( \delta_control|count_reg [5] & ( !\delta_control|count_reg [4] & ( 
// (!\delta_control|count_reg [2] & (((\delta_control|count_reg [1])))) # (\delta_control|count_reg [2] & ((!\delta_control|count_reg [3] & ((!\delta_control|count_reg [0]) # (!\delta_control|count_reg [1]))) # (\delta_control|count_reg [3] & 
// ((\delta_control|count_reg [1]))))) ) ) ) # ( !\delta_control|count_reg [5] & ( !\delta_control|count_reg [4] & ( (!\delta_control|count_reg [2] & (\delta_control|count_reg [3])) # (\delta_control|count_reg [2] & (!\delta_control|count_reg [3] & 
// \delta_control|count_reg [1])) ) ) )

	.dataa(!\delta_control|count_reg [2]),
	.datab(!\delta_control|count_reg [0]),
	.datac(!\delta_control|count_reg [3]),
	.datad(!\delta_control|count_reg [1]),
	.datae(!\delta_control|count_reg [5]),
	.dataf(!\delta_control|count_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr7~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr7~0 .lut_mask = 64'h0A5A50EF000019E3;
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y38_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr6~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr6~0_combout  = ( \delta_control|count_reg [5] & ( \delta_control|count_reg [2] & ( (!\delta_control|count_reg [3] & (((!\delta_control|count_reg [1] & \delta_control|count_reg [4])) # 
// (\delta_control|count_reg [0]))) # (\delta_control|count_reg [3] & (!\delta_control|count_reg [1] $ (((\delta_control|count_reg [0]) # (\delta_control|count_reg [4]))))) ) ) ) # ( !\delta_control|count_reg [5] & ( \delta_control|count_reg [2] & ( 
// !\delta_control|count_reg [0] $ (((!\delta_control|count_reg [3] & !\delta_control|count_reg [4]))) ) ) ) # ( \delta_control|count_reg [5] & ( !\delta_control|count_reg [2] & ( (!\delta_control|count_reg [3] & (!\delta_control|count_reg [1] $ 
// (!\delta_control|count_reg [4] $ (!\delta_control|count_reg [0])))) # (\delta_control|count_reg [3] & ((!\delta_control|count_reg [1] & (!\delta_control|count_reg [4] $ (!\delta_control|count_reg [0]))) # (\delta_control|count_reg [1] & 
// ((!\delta_control|count_reg [0]) # (\delta_control|count_reg [4]))))) ) ) ) # ( !\delta_control|count_reg [5] & ( !\delta_control|count_reg [2] & ( !\delta_control|count_reg [4] $ (!\delta_control|count_reg [0]) ) ) )

	.dataa(!\delta_control|count_reg [3]),
	.datab(!\delta_control|count_reg [1]),
	.datac(!\delta_control|count_reg [4]),
	.datad(!\delta_control|count_reg [0]),
	.datae(!\delta_control|count_reg [5]),
	.dataf(!\delta_control|count_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr6~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr6~0 .lut_mask = 64'h0FF097695FA049BB;
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X68_Y37_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr5~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr5~0_combout  = ( \delta_control|count_reg [5] & ( \delta_control|count_reg [4] & ( (!\delta_control|count_reg [2] & ((!\delta_control|count_reg [0] & ((!\delta_control|count_reg [3]) # 
// (!\delta_control|count_reg [1]))) # (\delta_control|count_reg [0] & (!\delta_control|count_reg [3] & !\delta_control|count_reg [1])))) # (\delta_control|count_reg [2] & (((\delta_control|count_reg [1]) # (\delta_control|count_reg [3])))) ) ) ) # ( 
// !\delta_control|count_reg [5] & ( \delta_control|count_reg [4] & ( !\delta_control|count_reg [0] $ (!\delta_control|count_reg [1]) ) ) ) # ( \delta_control|count_reg [5] & ( !\delta_control|count_reg [4] & ( (!\delta_control|count_reg [3] & 
// (((!\delta_control|count_reg [2] & \delta_control|count_reg [0])) # (\delta_control|count_reg [1]))) # (\delta_control|count_reg [3] & ((!\delta_control|count_reg [2] & (\delta_control|count_reg [0] & \delta_control|count_reg [1])) # 
// (\delta_control|count_reg [2] & (!\delta_control|count_reg [0] & !\delta_control|count_reg [1])))) ) ) ) # ( !\delta_control|count_reg [5] & ( !\delta_control|count_reg [4] & ( !\delta_control|count_reg [1] $ (((!\delta_control|count_reg [2]) # 
// ((!\delta_control|count_reg [0]) # (!\delta_control|count_reg [3])))) ) ) )

	.dataa(!\delta_control|count_reg [2]),
	.datab(!\delta_control|count_reg [0]),
	.datac(!\delta_control|count_reg [3]),
	.datad(!\delta_control|count_reg [1]),
	.datae(!\delta_control|count_reg [5]),
	.dataf(!\delta_control|count_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr5~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr5~0 .lut_mask = 64'h01FE24F233CCADD5;
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y38_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr4~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr4~0_combout  = ( \delta_control|count_reg [5] & ( \delta_control|count_reg [2] & ( (!\delta_control|count_reg [3] & (!\delta_control|count_reg [4])) # (\delta_control|count_reg [3] & 
// (((\delta_control|count_reg [1]) # (\delta_control|count_reg [0])) # (\delta_control|count_reg [4]))) ) ) ) # ( !\delta_control|count_reg [5] & ( \delta_control|count_reg [2] & ( (!\delta_control|count_reg [0]) # ((!\delta_control|count_reg [1]) # 
// ((!\delta_control|count_reg [3] & !\delta_control|count_reg [4]))) ) ) ) # ( \delta_control|count_reg [5] & ( !\delta_control|count_reg [2] & ( (\delta_control|count_reg [4] & ((!\delta_control|count_reg [3] & ((!\delta_control|count_reg [0]) # 
// (!\delta_control|count_reg [1]))) # (\delta_control|count_reg [3] & ((\delta_control|count_reg [1]) # (\delta_control|count_reg [0]))))) ) ) ) # ( !\delta_control|count_reg [5] & ( !\delta_control|count_reg [2] & ( (\delta_control|count_reg [4] & 
// (\delta_control|count_reg [0] & \delta_control|count_reg [1])) ) ) )

	.dataa(!\delta_control|count_reg [3]),
	.datab(!\delta_control|count_reg [4]),
	.datac(!\delta_control|count_reg [0]),
	.datad(!\delta_control|count_reg [1]),
	.datae(!\delta_control|count_reg [5]),
	.dataf(!\delta_control|count_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr4~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr4~0 .lut_mask = 64'h00032331FFF89DDD;
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y38_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr3~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr3~0_combout  = ( \delta_control|count_reg [5] & ( \delta_control|count_reg [2] & ( (\delta_control|count_reg [3] & !\delta_control|count_reg [4]) ) ) ) # ( !\delta_control|count_reg [5] & ( 
// \delta_control|count_reg [2] & ( (!\delta_control|count_reg [3] & (\delta_control|count_reg [4] & (\delta_control|count_reg [0] & \delta_control|count_reg [1]))) # (\delta_control|count_reg [3] & (((!\delta_control|count_reg [0]) # 
// (!\delta_control|count_reg [1])))) ) ) ) # ( \delta_control|count_reg [5] & ( !\delta_control|count_reg [2] & ( (!\delta_control|count_reg [3] & (\delta_control|count_reg [4] & ((!\delta_control|count_reg [0]) # (!\delta_control|count_reg [1])))) # 
// (\delta_control|count_reg [3] & (!\delta_control|count_reg [4])) ) ) ) # ( !\delta_control|count_reg [5] & ( !\delta_control|count_reg [2] & ( \delta_control|count_reg [3] ) ) )

	.dataa(!\delta_control|count_reg [3]),
	.datab(!\delta_control|count_reg [4]),
	.datac(!\delta_control|count_reg [0]),
	.datad(!\delta_control|count_reg [1]),
	.datae(!\delta_control|count_reg [5]),
	.dataf(!\delta_control|count_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr3~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr3~0 .lut_mask = 64'h5555666455524444;
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y38_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr2~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr2~0_combout  = ( \delta_control|count_reg [5] & ( \delta_control|count_reg [2] & ( \delta_control|count_reg [4] ) ) ) # ( !\delta_control|count_reg [5] & ( \delta_control|count_reg [2] & ( 
// !\delta_control|count_reg [4] $ (((!\delta_control|count_reg [3]) # ((!\delta_control|count_reg [0]) # (!\delta_control|count_reg [1])))) ) ) ) # ( \delta_control|count_reg [5] & ( !\delta_control|count_reg [2] & ( (\delta_control|count_reg [4] & 
// (((\delta_control|count_reg [0] & \delta_control|count_reg [1])) # (\delta_control|count_reg [3]))) ) ) ) # ( !\delta_control|count_reg [5] & ( !\delta_control|count_reg [2] & ( \delta_control|count_reg [4] ) ) )

	.dataa(!\delta_control|count_reg [3]),
	.datab(!\delta_control|count_reg [4]),
	.datac(!\delta_control|count_reg [0]),
	.datad(!\delta_control|count_reg [1]),
	.datae(!\delta_control|count_reg [5]),
	.dataf(!\delta_control|count_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr2~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr2~0 .lut_mask = 64'h3333111333363333;
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y38_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr1~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr1~0_combout  = ( \delta_control|count_reg [5] & ( \delta_control|Add0~0_combout  ) ) # ( !\delta_control|count_reg [5] & ( \delta_control|Add0~0_combout  & ( \delta_control|count_reg [4] ) ) ) # ( 
// \delta_control|count_reg [5] & ( !\delta_control|Add0~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\delta_control|count_reg [4]),
	.datad(gnd),
	.datae(!\delta_control|count_reg [5]),
	.dataf(!\delta_control|Add0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr1~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr1~0 .lut_mask = 64'h0000FFFF0F0FFFFF;
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: DSPMULT_X65_Y38_N0
stratixiv_mac_mult \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2 (
	.signa(vcc),
	.signb(vcc),
	.dataa({\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~49_sumout ,\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45_sumout ,
\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41_sumout ,\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37_sumout ,
\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33_sumout ,\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29_sumout ,
\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25_sumout ,\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21_sumout ,
\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17_sumout ,\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13_sumout ,
\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_sumout ,\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_sumout ,
\hybrid_control_mixed_inst|Mult0|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_sumout ,\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13_sumout ,
\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9_sumout ,\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_sumout ,
\hybrid_control_mixed_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_sumout ,\hybrid_control_mixed_inst|Mult0|mult_core|romout[0][4]~0_combout }),
	.datab({gnd,\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr1~0_combout ,\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr2~0_combout ,\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr3~0_combout ,
\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr4~0_combout ,\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr5~0_combout ,\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr6~0_combout ,
\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr7~0_combout ,\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr8~0_combout ,\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr9~0_combout ,
\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr10~0_combout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.clk(4'b0000),
	.aclr(4'b0000),
	.ena(4'b1111),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2_DATAOUT_bus ),
	.scanouta());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2 .dataa_clear = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2 .dataa_clock = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2 .dataa_width = 18;
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2 .datab_clear = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2 .datab_clock = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2 .datab_width = 18;
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2 .scanouta_clear = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2 .scanouta_clock = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2 .signa_clear = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2 .signa_clock = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2 .signa_internally_grounded = "false";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2 .signb_clear = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2 .signb_clock = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2 .signb_internally_grounded = "false";
// synopsys translate_on

// Location: DSPMULT_X65_Y38_N1
stratixiv_mac_mult \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4 (
	.signa(vcc),
	.signb(vcc),
	.dataa({\hybrid_control_mixed_inst|Mult0|mult_core|romout[0][3]~18_combout ,\hybrid_control_mixed_inst|Mult0|mult_core|romout[0][2]~17_combout ,ADC_A[0],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.datab({gnd,\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr1~0_combout ,\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr2~0_combout ,\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr3~0_combout ,
\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr4~0_combout ,\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr5~0_combout ,\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr6~0_combout ,
\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr7~0_combout ,\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr8~0_combout ,\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr9~0_combout ,
\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr10~0_combout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.clk(4'b0000),
	.aclr(4'b0000),
	.ena(4'b1111),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4_DATAOUT_bus ),
	.scanouta());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4 .dataa_clear = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4 .dataa_clock = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4 .dataa_width = 18;
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4 .datab_clear = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4 .datab_clock = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4 .datab_width = 18;
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4 .scanouta_clear = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4 .scanouta_clock = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4 .signa_clear = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4 .signa_clock = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4 .signa_internally_grounded = "true";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4 .signb_clear = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4 .signb_clock = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4 .signb_internally_grounded = "false";
// synopsys translate_on

// Location: DSPMULT_X65_Y37_N0
stratixiv_mac_mult \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3 (
	.signa(vcc),
	.signb(vcc),
	.dataa({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.datab({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.clk(4'b0000),
	.aclr(4'b0000),
	.ena(4'b1111),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3_DATAOUT_bus ),
	.scanouta());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3 .dataa_clear = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3 .dataa_clock = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3 .dataa_width = 18;
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3 .datab_clear = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3 .datab_clock = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3 .datab_width = 18;
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3 .scanouta_clear = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3 .scanouta_clock = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3 .signa_clear = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3 .signa_clock = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3 .signa_internally_grounded = "false";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3 .signb_clear = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3 .signb_clock = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3 .signb_internally_grounded = "true";
// synopsys translate_on

// Location: DSPMULT_X65_Y37_N1
stratixiv_mac_mult \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.dataa({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.datab({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.clk(4'b0000),
	.aclr(4'b0000),
	.ena(4'b1111),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1_DATAOUT_bus ),
	.scanouta());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1 .dataa_clear = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1 .dataa_width = 18;
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1 .datab_clear = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1 .datab_clock = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1 .datab_width = 18;
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1 .scanouta_clear = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1 .scanouta_clock = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1 .signa_clear = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1 .signa_clock = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1 .signa_internally_grounded = "true";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1 .signb_clear = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1 .signb_clock = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1 .signb_internally_grounded = "true";
// synopsys translate_on

// Location: DSPOUT_X65_Y37_N2
stratixiv_mac_out \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 (
	.signa(vcc),
	.signb(vcc),
	.zeroacc(gnd),
	.zerochainout(gnd),
	.zeroloopback(gnd),
	.rotate(gnd),
	.shiftright(gnd),
	.round(gnd),
	.roundchainout(gnd),
	.saturate(gnd),
	.saturatechainout(gnd),
	.dataa({\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT35 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT34 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT33 ,
\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT32 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT31 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT30 ,
\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT29 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT28 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT27 ,
\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT26 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT25 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT24 ,
\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT23 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT22 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT21 ,
\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT20 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT19 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT18 ,
\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT17 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT16 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT15 ,
\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT14 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT13 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT12 ,
\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT11 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT10 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT9 ,
\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT8 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT7 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT6 ,
\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT5 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT4 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT3 ,
\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT2 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~DATAOUT1 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult2~dataout }),
	.datab({\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT35 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT34 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT33 ,
\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT32 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT31 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT30 ,
\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT29 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT28 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT27 ,
\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT26 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT25 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT24 ,
\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT23 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT22 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT21 ,
\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT20 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT19 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT18 ,
\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT17 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT16 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT15 ,
\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT14 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT13 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT12 ,
\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT11 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT10 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT9 ,
\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT8 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT7 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT6 ,
\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT5 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT4 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT3 ,
\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT2 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~DATAOUT1 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult4~dataout }),
	.datac({\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT35 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT34 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT33 ,
\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT32 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT31 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT30 ,
\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT29 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT28 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT27 ,
\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT26 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT25 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT24 ,
\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT23 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT22 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT21 ,
\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT20 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT19 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT18 ,
\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT17 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT16 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT15 ,
\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT14 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT13 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT12 ,
\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT11 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT10 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT9 ,
\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT8 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT7 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT6 ,
\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT5 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT4 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT3 ,
\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT2 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~DATAOUT1 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult3~dataout }),
	.datad({\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT35 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT34 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT33 ,
\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT32 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT31 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT30 ,
\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT29 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT28 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT27 ,
\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT26 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT25 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT24 ,
\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT23 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT22 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT21 ,
\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT20 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT19 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT18 ,
\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT17 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT16 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT15 ,
\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT14 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT13 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT12 ,
\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT11 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT10 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT9 ,
\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT8 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT7 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT6 ,
\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT5 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT4 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT3 ,
\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT2 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~DATAOUT1 ,\hybrid_control_mixed_inst|Mult4|auto_generated|mac_mult1~dataout }),
	.chainin(1'b0),
	.clk(4'b0000),
	.aclr(4'b0000),
	.ena(4'b1111),
	.devclrn(devclrn),
	.devpor(devpor),
	.overflow(),
	.saturatechainoutoverflow(),
	.dftout(),
	.dataout(\hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5_DATAOUT_bus ),
	.loopbackout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .acc_adder_operation = "add";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .dataa_width = 36;
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .datab_width = 36;
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .datac_width = 36;
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .datad_width = 36;
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .first_adder0_clear = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .first_adder0_clock = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .first_adder0_mode = "add";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .first_adder1_clear = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .first_adder1_clock = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .first_adder1_mode = "add";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .multa_signa_internally_grounded = "false";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .multa_signb_internally_grounded = "false";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .multb_signa_internally_grounded = "true";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .multb_signb_internally_grounded = "false";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .multc_signa_internally_grounded = "false";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .multc_signb_internally_grounded = "true";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .multd_signa_internally_grounded = "true";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .multd_signb_internally_grounded = "true";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .operation_mode = "36_bit_multiply";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .output_clear = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .output_clock = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .rotate_clear = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .rotate_clock = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .rotate_output_clear = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .rotate_output_clock = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .rotate_pipeline_clear = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .rotate_pipeline_clock = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .round_chain_out_mode = "nearest_integer";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .round_chain_out_width = 15;
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .round_clear = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .round_clock = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .round_mode = "nearest_integer";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .round_pipeline_clear = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .round_pipeline_clock = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .round_width = 15;
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .roundchainout_clear = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .roundchainout_clock = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .roundchainout_output_clear = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .roundchainout_output_clock = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .roundchainout_pipeline_clear = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .roundchainout_pipeline_clock = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .saturate_chain_out_mode = "asymmetric";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .saturate_chain_out_width = 1;
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .saturate_clear = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .saturate_clock = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .saturate_mode = "asymmetric";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .saturate_pipeline_clear = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .saturate_pipeline_clock = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .saturate_width = 1;
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .saturatechainout_clear = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .saturatechainout_clock = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .saturatechainout_output_clear = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .saturatechainout_output_clock = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .saturatechainout_pipeline_clear = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .saturatechainout_pipeline_clock = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .second_adder_clear = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .second_adder_clock = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .shiftright_clear = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .shiftright_clock = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .shiftright_output_clear = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .shiftright_output_clock = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .shiftright_pipeline_clear = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .shiftright_pipeline_clock = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .signa_clear = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .signa_clock = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .signa_pipeline_clear = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .signa_pipeline_clock = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .signb_clear = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .signb_clock = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .signb_pipeline_clear = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .signb_pipeline_clock = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .zeroacc_clear = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .zeroacc_clock = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .zeroacc_pipeline_clear = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .zeroacc_pipeline_clock = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .zerochainout_output_clear = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .zerochainout_output_clock = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .zeroloopback_clear = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .zeroloopback_clock = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .zeroloopback_output_clear = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .zeroloopback_output_clock = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .zeroloopback_pipeline_clear = "none";
defparam \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5 .zeroloopback_pipeline_clock = "none";
// synopsys translate_on

// Location: LABCELL_X64_Y42_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr21~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr21~0_combout  = ( \delta_control|count_reg [3] & ( \delta_control|count_reg [1] & ( (!\delta_control|count_reg [0] & ((!\delta_control|count_reg [2] & ((!\delta_control|count_reg [4]) # 
// (!\delta_control|count_reg [5]))) # (\delta_control|count_reg [2] & ((\delta_control|count_reg [5]))))) # (\delta_control|count_reg [0] & ((!\delta_control|count_reg [5] & ((\delta_control|count_reg [4]))) # (\delta_control|count_reg [5] & 
// (!\delta_control|count_reg [2])))) ) ) ) # ( !\delta_control|count_reg [3] & ( \delta_control|count_reg [1] & ( (!\delta_control|count_reg [0] & ((!\delta_control|count_reg [2]) # ((!\delta_control|count_reg [5])))) # (\delta_control|count_reg [0] & 
// ((!\delta_control|count_reg [4]) # (!\delta_control|count_reg [2] $ (!\delta_control|count_reg [5])))) ) ) ) # ( \delta_control|count_reg [3] & ( !\delta_control|count_reg [1] & ( (!\delta_control|count_reg [5] & (((\delta_control|count_reg [2] & 
// \delta_control|count_reg [4])))) # (\delta_control|count_reg [5] & ((!\delta_control|count_reg [2] $ (!\delta_control|count_reg [4])) # (\delta_control|count_reg [0]))) ) ) ) # ( !\delta_control|count_reg [3] & ( !\delta_control|count_reg [1] & ( 
// (!\delta_control|count_reg [4] & (\delta_control|count_reg [5] & ((\delta_control|count_reg [2]) # (\delta_control|count_reg [0])))) # (\delta_control|count_reg [4] & (!\delta_control|count_reg [0] & (!\delta_control|count_reg [2]))) ) ) )

	.dataa(!\delta_control|count_reg [0]),
	.datab(!\delta_control|count_reg [2]),
	.datac(!\delta_control|count_reg [4]),
	.datad(!\delta_control|count_reg [5]),
	.datae(!\delta_control|count_reg [3]),
	.dataf(!\delta_control|count_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr21~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr21~0 .lut_mask = 64'h0878037DFBDC8DE6;
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr21~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y38_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr20~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr20~0_combout  = ( \delta_control|count_reg [5] & ( \delta_control|count_reg [2] & ( (!\delta_control|count_reg [1] & ((!\delta_control|count_reg [3] & (\delta_control|count_reg [0])) # 
// (\delta_control|count_reg [3] & ((!\delta_control|count_reg [4]))))) # (\delta_control|count_reg [1] & ((!\delta_control|count_reg [4] & ((\delta_control|count_reg [3]))) # (\delta_control|count_reg [4] & (\delta_control|count_reg [0])))) ) ) ) # ( 
// !\delta_control|count_reg [5] & ( \delta_control|count_reg [2] & ( (!\delta_control|count_reg [1] & ((!\delta_control|count_reg [0] $ (\delta_control|count_reg [4])) # (\delta_control|count_reg [3]))) # (\delta_control|count_reg [1] & 
// ((!\delta_control|count_reg [0]) # ((\delta_control|count_reg [3] & !\delta_control|count_reg [4])))) ) ) ) # ( \delta_control|count_reg [5] & ( !\delta_control|count_reg [2] & ( (!\delta_control|count_reg [1] & ((!\delta_control|count_reg [0] & 
// (\delta_control|count_reg [3])) # (\delta_control|count_reg [0] & ((!\delta_control|count_reg [4]))))) # (\delta_control|count_reg [1] & ((!\delta_control|count_reg [0] $ (!\delta_control|count_reg [4])) # (\delta_control|count_reg [3]))) ) ) ) # ( 
// !\delta_control|count_reg [5] & ( !\delta_control|count_reg [2] & ( (!\delta_control|count_reg [3] & (\delta_control|count_reg [1])) # (\delta_control|count_reg [3] & ((!\delta_control|count_reg [1] $ (\delta_control|count_reg [0])) # 
// (\delta_control|count_reg [4]))) ) ) )

	.dataa(!\delta_control|count_reg [1]),
	.datab(!\delta_control|count_reg [0]),
	.datac(!\delta_control|count_reg [3]),
	.datad(!\delta_control|count_reg [4]),
	.datae(!\delta_control|count_reg [5]),
	.dataf(!\delta_control|count_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr20~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr20~0 .lut_mask = 64'h595F3F4DCF6E2F31;
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr20~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y38_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr19~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr19~0_combout  = ( \delta_control|count_reg [5] & ( \delta_control|count_reg [2] & ( (!\delta_control|count_reg [3] & (!\delta_control|count_reg [1] $ (((!\delta_control|count_reg [0]) # 
// (\delta_control|count_reg [4]))))) # (\delta_control|count_reg [3] & (((!\delta_control|count_reg [0]) # (\delta_control|count_reg [4])))) ) ) ) # ( !\delta_control|count_reg [5] & ( \delta_control|count_reg [2] & ( (!\delta_control|count_reg [3] & 
// ((!\delta_control|count_reg [1]) # ((!\delta_control|count_reg [0] & \delta_control|count_reg [4])))) # (\delta_control|count_reg [3] & (((\delta_control|count_reg [0] & !\delta_control|count_reg [4])))) ) ) ) # ( \delta_control|count_reg [5] & ( 
// !\delta_control|count_reg [2] & ( (!\delta_control|count_reg [3] & (!\delta_control|count_reg [1] $ (!\delta_control|count_reg [0] $ (\delta_control|count_reg [4])))) # (\delta_control|count_reg [3] & (!\delta_control|count_reg [0] & 
// ((!\delta_control|count_reg [1]) # (!\delta_control|count_reg [4])))) ) ) ) # ( !\delta_control|count_reg [5] & ( !\delta_control|count_reg [2] & ( (!\delta_control|count_reg [3] & (!\delta_control|count_reg [1] $ (((!\delta_control|count_reg [0]) # 
// (!\delta_control|count_reg [4]))))) # (\delta_control|count_reg [3] & (!\delta_control|count_reg [4] & ((!\delta_control|count_reg [1]) # (\delta_control|count_reg [0])))) ) ) )

	.dataa(!\delta_control|count_reg [3]),
	.datab(!\delta_control|count_reg [1]),
	.datac(!\delta_control|count_reg [0]),
	.datad(!\delta_control|count_reg [4]),
	.datae(!\delta_control|count_reg [5]),
	.dataf(!\delta_control|count_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr19~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr19~0 .lut_mask = 64'h672878C28DA87877;
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y42_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr18~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr18~0_combout  = ( \delta_control|count_reg [4] & ( \delta_control|count_reg [1] & ( (!\delta_control|count_reg [3] & (((\delta_control|count_reg [2])))) # (\delta_control|count_reg [3] & 
// (\delta_control|count_reg [0] & ((!\delta_control|count_reg [5])))) ) ) ) # ( !\delta_control|count_reg [4] & ( \delta_control|count_reg [1] & ( (!\delta_control|count_reg [5] & (!\delta_control|count_reg [0] & ((\delta_control|count_reg [3])))) # 
// (\delta_control|count_reg [5] & (!\delta_control|count_reg [0] $ (((\delta_control|count_reg [3]) # (\delta_control|count_reg [2]))))) ) ) ) # ( \delta_control|count_reg [4] & ( !\delta_control|count_reg [1] & ( (!\delta_control|count_reg [2] & 
// (!\delta_control|count_reg [0] $ ((!\delta_control|count_reg [5])))) # (\delta_control|count_reg [2] & (!\delta_control|count_reg [3] $ (((\delta_control|count_reg [0] & !\delta_control|count_reg [5]))))) ) ) ) # ( !\delta_control|count_reg [4] & ( 
// !\delta_control|count_reg [1] & ( (!\delta_control|count_reg [2] & ((!\delta_control|count_reg [5]) # ((!\delta_control|count_reg [0] & \delta_control|count_reg [3])))) # (\delta_control|count_reg [2] & (!\delta_control|count_reg [5] $ 
// (((!\delta_control|count_reg [0]) # (!\delta_control|count_reg [3]))))) ) ) )

	.dataa(!\delta_control|count_reg [0]),
	.datab(!\delta_control|count_reg [2]),
	.datac(!\delta_control|count_reg [5]),
	.datad(!\delta_control|count_reg [3]),
	.datae(!\delta_control|count_reg [4]),
	.dataf(!\delta_control|count_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr18~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr18~0 .lut_mask = 64'hC3DA6B5809A53350;
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y42_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr17~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr17~0_combout  = ( \delta_control|count_reg [4] & ( \delta_control|count_reg [1] & ( (!\delta_control|count_reg [0] & (!\delta_control|count_reg [5] $ (\delta_control|count_reg [3]))) # 
// (\delta_control|count_reg [0] & ((!\delta_control|count_reg [5]) # (!\delta_control|count_reg [3]))) ) ) ) # ( !\delta_control|count_reg [4] & ( \delta_control|count_reg [1] & ( (!\delta_control|count_reg [0] & (!\delta_control|count_reg [5] $ 
// (((!\delta_control|count_reg [3]) # (\delta_control|count_reg [2]))))) # (\delta_control|count_reg [0] & (!\delta_control|count_reg [2] & ((\delta_control|count_reg [3]) # (\delta_control|count_reg [5])))) ) ) ) # ( \delta_control|count_reg [4] & ( 
// !\delta_control|count_reg [1] & ( (!\delta_control|count_reg [0] & (!\delta_control|count_reg [3] $ (((!\delta_control|count_reg [5]) # (\delta_control|count_reg [2]))))) # (\delta_control|count_reg [0] & (!\delta_control|count_reg [3] & 
// ((!\delta_control|count_reg [2]) # (\delta_control|count_reg [5])))) ) ) ) # ( !\delta_control|count_reg [4] & ( !\delta_control|count_reg [1] & ( (!\delta_control|count_reg [5] & (\delta_control|count_reg [3] & ((!\delta_control|count_reg [0]) # 
// (!\delta_control|count_reg [2])))) # (\delta_control|count_reg [5] & (!\delta_control|count_reg [2] $ (((\delta_control|count_reg [0] & !\delta_control|count_reg [3]))))) ) ) )

	.dataa(!\delta_control|count_reg [0]),
	.datab(!\delta_control|count_reg [2]),
	.datac(!\delta_control|count_reg [5]),
	.datad(!\delta_control|count_reg [3]),
	.datae(!\delta_control|count_reg [4]),
	.dataf(!\delta_control|count_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr17~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr17~0 .lut_mask = 64'h09EC4DA20EC6F55A;
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y42_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr16~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr16~0_combout  = ( \delta_control|count_reg [2] & ( \delta_control|count_reg [3] & ( (!\delta_control|count_reg [4] & (((\delta_control|count_reg [1] & \delta_control|count_reg [5])))) # 
// (\delta_control|count_reg [4] & ((!\delta_control|count_reg [1]) # ((!\delta_control|count_reg [0] & !\delta_control|count_reg [5])))) ) ) ) # ( !\delta_control|count_reg [2] & ( \delta_control|count_reg [3] & ( (!\delta_control|count_reg [1] & 
// (((\delta_control|count_reg [5])))) # (\delta_control|count_reg [1] & ((!\delta_control|count_reg [4] & (!\delta_control|count_reg [0] & \delta_control|count_reg [5])) # (\delta_control|count_reg [4] & (\delta_control|count_reg [0] & 
// !\delta_control|count_reg [5])))) ) ) ) # ( \delta_control|count_reg [2] & ( !\delta_control|count_reg [3] & ( (!\delta_control|count_reg [4] & ((!\delta_control|count_reg [5]) # ((!\delta_control|count_reg [0] & !\delta_control|count_reg [1])))) # 
// (\delta_control|count_reg [4] & (!\delta_control|count_reg [1] $ (((\delta_control|count_reg [0] & \delta_control|count_reg [5]))))) ) ) ) # ( !\delta_control|count_reg [2] & ( !\delta_control|count_reg [3] & ( (!\delta_control|count_reg [1] & 
// (!\delta_control|count_reg [5] & ((!\delta_control|count_reg [4]) # (\delta_control|count_reg [0])))) # (\delta_control|count_reg [1] & ((!\delta_control|count_reg [4]) # ((!\delta_control|count_reg [5]) # (\delta_control|count_reg [0])))) ) ) )

	.dataa(!\delta_control|count_reg [4]),
	.datab(!\delta_control|count_reg [0]),
	.datac(!\delta_control|count_reg [1]),
	.datad(!\delta_control|count_reg [5]),
	.datae(!\delta_control|count_reg [2]),
	.dataf(!\delta_control|count_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr16~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr16~0 .lut_mask = 64'hBF0BFAC101F8545A;
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y42_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr15~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr15~0_combout  = ( \delta_control|count_reg [2] & ( \delta_control|count_reg [3] & ( ((!\delta_control|count_reg [5]) # (!\delta_control|count_reg [1])) # (\delta_control|count_reg [4]) ) ) ) # ( 
// !\delta_control|count_reg [2] & ( \delta_control|count_reg [3] & ( (!\delta_control|count_reg [4]) # ((\delta_control|count_reg [0] & (!\delta_control|count_reg [5] & \delta_control|count_reg [1]))) ) ) ) # ( \delta_control|count_reg [2] & ( 
// !\delta_control|count_reg [3] & ( (!\delta_control|count_reg [4] & (((!\delta_control|count_reg [5])))) # (\delta_control|count_reg [4] & (\delta_control|count_reg [5] & ((!\delta_control|count_reg [0]) # (!\delta_control|count_reg [1])))) ) ) ) # ( 
// !\delta_control|count_reg [2] & ( !\delta_control|count_reg [3] & ( (!\delta_control|count_reg [4] & (((!\delta_control|count_reg [5]) # (!\delta_control|count_reg [1])))) # (\delta_control|count_reg [4] & ((!\delta_control|count_reg [0] & 
// (!\delta_control|count_reg [5] & !\delta_control|count_reg [1])) # (\delta_control|count_reg [0] & (\delta_control|count_reg [5] & \delta_control|count_reg [1])))) ) ) )

	.dataa(!\delta_control|count_reg [4]),
	.datab(!\delta_control|count_reg [0]),
	.datac(!\delta_control|count_reg [5]),
	.datad(!\delta_control|count_reg [1]),
	.datae(!\delta_control|count_reg [2]),
	.dataf(!\delta_control|count_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr15~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr15~0 .lut_mask = 64'hEAA1A5A4AABAFFF5;
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr15~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y42_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr14~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr14~0_combout  = ( \delta_control|count_reg [4] & ( \delta_control|count_reg [1] & ( (!\delta_control|count_reg [2] & ((!\delta_control|count_reg [0] & ((!\delta_control|count_reg [3]) # 
// (!\delta_control|count_reg [5]))) # (\delta_control|count_reg [0] & (!\delta_control|count_reg [3] & !\delta_control|count_reg [5])))) # (\delta_control|count_reg [2] & ((!\delta_control|count_reg [3] $ (\delta_control|count_reg [5])))) ) ) ) # ( 
// !\delta_control|count_reg [4] & ( \delta_control|count_reg [1] & ( (!\delta_control|count_reg [5]) # (\delta_control|count_reg [3]) ) ) ) # ( \delta_control|count_reg [4] & ( !\delta_control|count_reg [1] & ( (!\delta_control|count_reg [2] & 
// ((!\delta_control|count_reg [3]) # (!\delta_control|count_reg [5]))) # (\delta_control|count_reg [2] & (!\delta_control|count_reg [3] $ (\delta_control|count_reg [5]))) ) ) ) # ( !\delta_control|count_reg [4] & ( !\delta_control|count_reg [1] & ( 
// (!\delta_control|count_reg [5]) # (\delta_control|count_reg [3]) ) ) )

	.dataa(!\delta_control|count_reg [0]),
	.datab(!\delta_control|count_reg [2]),
	.datac(!\delta_control|count_reg [3]),
	.datad(!\delta_control|count_reg [5]),
	.datae(!\delta_control|count_reg [4]),
	.dataf(!\delta_control|count_reg [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr14~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr14~0 .lut_mask = 64'hFF0FFCC3FF0FF883;
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr14~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y42_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr13~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr13~0_combout  = ( \delta_control|count_reg [5] & ( \delta_control|count_reg [4] & ( (\delta_control|count_reg [3] & \delta_control|count_reg [2]) ) ) ) # ( !\delta_control|count_reg [5] & ( 
// \delta_control|count_reg [4] ) ) # ( \delta_control|count_reg [5] & ( !\delta_control|count_reg [4] & ( !\delta_control|count_reg [3] ) ) ) # ( !\delta_control|count_reg [5] & ( !\delta_control|count_reg [4] ) )

	.dataa(gnd),
	.datab(!\delta_control|count_reg [3]),
	.datac(gnd),
	.datad(!\delta_control|count_reg [2]),
	.datae(!\delta_control|count_reg [5]),
	.dataf(!\delta_control|count_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr13~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr13~0 .lut_mask = 64'hFFFFCCCCFFFF0033;
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr13~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y42_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr12~0 (
// Equation(s):
// \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr12~0_combout  = ( \delta_control|count_reg [4] & ( (!\delta_control|count_reg [3]) # ((!\delta_control|count_reg [5]) # (!\delta_control|count_reg [2])) ) ) # ( !\delta_control|count_reg [4] )

	.dataa(gnd),
	.datab(!\delta_control|count_reg [3]),
	.datac(!\delta_control|count_reg [5]),
	.datad(!\delta_control|count_reg [2]),
	.datae(gnd),
	.dataf(!\delta_control|count_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr12~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr12~0 .lut_mask = 64'hFFFFFFFFFFFCFFFC;
defparam \hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr12~0 .shared_arith = "off";
// synopsys translate_on

// Location: DSPMULT_X65_Y42_N0
stratixiv_mac_mult \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2 (
	.signa(vcc),
	.signb(vcc),
	.dataa({\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~49_sumout ,\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~45_sumout ,
\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~41_sumout ,\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~37_sumout ,
\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~33_sumout ,\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~29_sumout ,
\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~25_sumout ,\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~21_sumout ,
\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~17_sumout ,\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~13_sumout ,
\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~9_sumout ,\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~5_sumout ,
\hybrid_control_mixed_inst|Mult1|mult_core|padder|sub_par_add|adder[0]|auto_generated|op_1~1_sumout ,\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~13_sumout ,
\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~9_sumout ,\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~5_sumout ,
\hybrid_control_mixed_inst|Mult1|mult_core|padder|adder[0]|auto_generated|op_1~1_sumout ,\hybrid_control_mixed_inst|Mult1|mult_core|romout[0][4]~0_combout }),
	.datab({gnd,\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr12~0_combout ,\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr13~0_combout ,\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr14~0_combout ,
\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr15~0_combout ,\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr16~0_combout ,\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr17~0_combout ,
\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr18~0_combout ,\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr19~0_combout ,\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr20~0_combout ,
\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr21~0_combout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.clk(4'b0000),
	.aclr(4'b0000),
	.ena(4'b1111),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2_DATAOUT_bus ),
	.scanouta());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2 .dataa_clear = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2 .dataa_clock = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2 .dataa_width = 18;
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2 .datab_clear = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2 .datab_clock = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2 .datab_width = 18;
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2 .scanouta_clear = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2 .scanouta_clock = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2 .signa_clear = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2 .signa_clock = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2 .signa_internally_grounded = "false";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2 .signb_clear = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2 .signb_clock = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2 .signb_internally_grounded = "false";
// synopsys translate_on

// Location: DSPMULT_X65_Y42_N1
stratixiv_mac_mult \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4 (
	.signa(vcc),
	.signb(vcc),
	.dataa({\hybrid_control_mixed_inst|Mult1|mult_core|romout[0][3]~7_combout ,ADC_B[1],ADC_B[0],gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.datab({gnd,\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr12~0_combout ,\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr13~0_combout ,\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr14~0_combout ,
\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr15~0_combout ,\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr16~0_combout ,\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr17~0_combout ,
\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr18~0_combout ,\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr19~0_combout ,\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr20~0_combout ,
\hybrid_control_mixed_inst|trigonometry_ZVS_inst|WideOr21~0_combout ,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.clk(4'b0000),
	.aclr(4'b0000),
	.ena(4'b1111),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4_DATAOUT_bus ),
	.scanouta());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4 .dataa_clear = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4 .dataa_clock = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4 .dataa_width = 18;
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4 .datab_clear = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4 .datab_clock = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4 .datab_width = 18;
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4 .scanouta_clear = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4 .scanouta_clock = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4 .signa_clear = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4 .signa_clock = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4 .signa_internally_grounded = "true";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4 .signb_clear = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4 .signb_clock = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4 .signb_internally_grounded = "false";
// synopsys translate_on

// Location: DSPMULT_X65_Y41_N0
stratixiv_mac_mult \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3 (
	.signa(vcc),
	.signb(vcc),
	.dataa({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.datab({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.clk(4'b0000),
	.aclr(4'b0000),
	.ena(4'b1111),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3_DATAOUT_bus ),
	.scanouta());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3 .dataa_clear = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3 .dataa_clock = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3 .dataa_width = 18;
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3 .datab_clear = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3 .datab_clock = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3 .datab_width = 18;
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3 .scanouta_clear = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3 .scanouta_clock = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3 .signa_clear = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3 .signa_clock = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3 .signa_internally_grounded = "false";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3 .signb_clear = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3 .signb_clock = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3 .signb_internally_grounded = "true";
// synopsys translate_on

// Location: DSPMULT_X65_Y41_N1
stratixiv_mac_mult \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.dataa({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.datab({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.clk(4'b0000),
	.aclr(4'b0000),
	.ena(4'b1111),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1_DATAOUT_bus ),
	.scanouta());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1 .dataa_clear = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1 .dataa_width = 18;
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1 .datab_clear = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1 .datab_clock = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1 .datab_width = 18;
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1 .scanouta_clear = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1 .scanouta_clock = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1 .signa_clear = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1 .signa_clock = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1 .signa_internally_grounded = "true";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1 .signb_clear = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1 .signb_clock = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1 .signb_internally_grounded = "true";
// synopsys translate_on

// Location: DSPOUT_X65_Y41_N2
stratixiv_mac_out \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 (
	.signa(vcc),
	.signb(vcc),
	.zeroacc(gnd),
	.zerochainout(gnd),
	.zeroloopback(gnd),
	.rotate(gnd),
	.shiftright(gnd),
	.round(gnd),
	.roundchainout(gnd),
	.saturate(gnd),
	.saturatechainout(gnd),
	.dataa({\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT35 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT34 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT33 ,
\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT32 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT31 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT30 ,
\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT29 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT28 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT27 ,
\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT26 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT25 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT24 ,
\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT23 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT22 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT21 ,
\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT20 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT19 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT18 ,
\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT17 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT16 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT15 ,
\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT14 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT13 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT12 ,
\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT11 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT10 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT9 ,
\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT8 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT7 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT6 ,
\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT5 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT4 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT3 ,
\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT2 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~DATAOUT1 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult2~dataout }),
	.datab({\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT35 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT34 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT33 ,
\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT32 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT31 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT30 ,
\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT29 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT28 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT27 ,
\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT26 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT25 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT24 ,
\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT23 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT22 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT21 ,
\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT20 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT19 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT18 ,
\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT17 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT16 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT15 ,
\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT14 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT13 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT12 ,
\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT11 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT10 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT9 ,
\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT8 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT7 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT6 ,
\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT5 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT4 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT3 ,
\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT2 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~DATAOUT1 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult4~dataout }),
	.datac({\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT35 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT34 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT33 ,
\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT32 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT31 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT30 ,
\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT29 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT28 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT27 ,
\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT26 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT25 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT24 ,
\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT23 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT22 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT21 ,
\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT20 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT19 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT18 ,
\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT17 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT16 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT15 ,
\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT14 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT13 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT12 ,
\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT11 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT10 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT9 ,
\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT8 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT7 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT6 ,
\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT5 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT4 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT3 ,
\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT2 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~DATAOUT1 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult3~dataout }),
	.datad({\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT35 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT34 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT33 ,
\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT32 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT31 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT30 ,
\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT29 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT28 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT27 ,
\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT26 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT25 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT24 ,
\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT23 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT22 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT21 ,
\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT20 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT19 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT18 ,
\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT17 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT16 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT15 ,
\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT14 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT13 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT12 ,
\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT11 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT10 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT9 ,
\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT8 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT7 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT6 ,
\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT5 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT4 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT3 ,
\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT2 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~DATAOUT1 ,\hybrid_control_mixed_inst|Mult5|auto_generated|mac_mult1~dataout }),
	.chainin(1'b0),
	.clk(4'b0000),
	.aclr(4'b0000),
	.ena(4'b1111),
	.devclrn(devclrn),
	.devpor(devpor),
	.overflow(),
	.saturatechainoutoverflow(),
	.dftout(),
	.dataout(\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5_DATAOUT_bus ),
	.loopbackout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .acc_adder_operation = "add";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .dataa_width = 36;
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .datab_width = 36;
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .datac_width = 36;
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .datad_width = 36;
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .first_adder0_clear = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .first_adder0_clock = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .first_adder0_mode = "add";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .first_adder1_clear = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .first_adder1_clock = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .first_adder1_mode = "add";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .multa_signa_internally_grounded = "false";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .multa_signb_internally_grounded = "false";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .multb_signa_internally_grounded = "true";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .multb_signb_internally_grounded = "false";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .multc_signa_internally_grounded = "false";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .multc_signb_internally_grounded = "true";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .multd_signa_internally_grounded = "true";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .multd_signb_internally_grounded = "true";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .operation_mode = "36_bit_multiply";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .output_clear = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .output_clock = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .rotate_clear = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .rotate_clock = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .rotate_output_clear = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .rotate_output_clock = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .rotate_pipeline_clear = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .rotate_pipeline_clock = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .round_chain_out_mode = "nearest_integer";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .round_chain_out_width = 15;
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .round_clear = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .round_clock = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .round_mode = "nearest_integer";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .round_pipeline_clear = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .round_pipeline_clock = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .round_width = 15;
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .roundchainout_clear = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .roundchainout_clock = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .roundchainout_output_clear = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .roundchainout_output_clock = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .roundchainout_pipeline_clear = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .roundchainout_pipeline_clock = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .saturate_chain_out_mode = "asymmetric";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .saturate_chain_out_width = 1;
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .saturate_clear = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .saturate_clock = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .saturate_mode = "asymmetric";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .saturate_pipeline_clear = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .saturate_pipeline_clock = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .saturate_width = 1;
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .saturatechainout_clear = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .saturatechainout_clock = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .saturatechainout_output_clear = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .saturatechainout_output_clock = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .saturatechainout_pipeline_clear = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .saturatechainout_pipeline_clock = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .second_adder_clear = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .second_adder_clock = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .shiftright_clear = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .shiftright_clock = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .shiftright_output_clear = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .shiftright_output_clock = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .shiftright_pipeline_clear = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .shiftright_pipeline_clock = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .signa_clear = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .signa_clock = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .signa_pipeline_clear = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .signa_pipeline_clock = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .signb_clear = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .signb_clock = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .signb_pipeline_clear = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .signb_pipeline_clock = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .zeroacc_clear = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .zeroacc_clock = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .zeroacc_pipeline_clear = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .zeroacc_pipeline_clock = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .zerochainout_output_clear = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .zerochainout_output_clock = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .zeroloopback_clear = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .zeroloopback_clock = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .zeroloopback_output_clear = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .zeroloopback_output_clock = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .zeroloopback_pipeline_clear = "none";
defparam \hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5 .zeroloopback_pipeline_clock = "none";
// synopsys translate_on

// Location: MLABCELL_X66_Y43_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add4~1 (
// Equation(s):
// \hybrid_control_mixed_inst|Add4~1_sumout  = SUM(( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT40  ) + ( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT40  ) + ( !VCC ))
// \hybrid_control_mixed_inst|Add4~2  = CARRY(( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT40  ) + ( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT40  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT40 ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT40 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add4~1_sumout ),
	.cout(\hybrid_control_mixed_inst|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add4~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add4~1 .lut_mask = 64'h0000FF000000FF00;
defparam \hybrid_control_mixed_inst|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y43_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add4~5 (
// Equation(s):
// \hybrid_control_mixed_inst|Add4~5_sumout  = SUM(( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT41  ) + ( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT41  ) + ( \hybrid_control_mixed_inst|Add4~2  ))
// \hybrid_control_mixed_inst|Add4~6  = CARRY(( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT41  ) + ( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT41  ) + ( \hybrid_control_mixed_inst|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT41 ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT41 ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add4~5_sumout ),
	.cout(\hybrid_control_mixed_inst|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add4~5 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add4~5 .lut_mask = 64'h0000FF000000FF00;
defparam \hybrid_control_mixed_inst|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y43_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add4~9 (
// Equation(s):
// \hybrid_control_mixed_inst|Add4~9_sumout  = SUM(( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT42  ) + ( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT42  ) + ( \hybrid_control_mixed_inst|Add4~6  ))
// \hybrid_control_mixed_inst|Add4~10  = CARRY(( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT42  ) + ( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT42  ) + ( \hybrid_control_mixed_inst|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT42 ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT42 ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add4~9_sumout ),
	.cout(\hybrid_control_mixed_inst|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add4~9 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add4~9 .lut_mask = 64'h0000FF000000FF00;
defparam \hybrid_control_mixed_inst|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y43_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add4~13 (
// Equation(s):
// \hybrid_control_mixed_inst|Add4~13_sumout  = SUM(( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT43  ) + ( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT43  ) + ( \hybrid_control_mixed_inst|Add4~10  ))
// \hybrid_control_mixed_inst|Add4~14  = CARRY(( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT43  ) + ( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT43  ) + ( \hybrid_control_mixed_inst|Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT43 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT43 ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add4~13_sumout ),
	.cout(\hybrid_control_mixed_inst|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add4~13 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add4~13 .lut_mask = 64'h0000FF000000F0F0;
defparam \hybrid_control_mixed_inst|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y43_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add4~17 (
// Equation(s):
// \hybrid_control_mixed_inst|Add4~17_sumout  = SUM(( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT44  ) + ( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT44  ) + ( \hybrid_control_mixed_inst|Add4~14  ))
// \hybrid_control_mixed_inst|Add4~18  = CARRY(( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT44  ) + ( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT44  ) + ( \hybrid_control_mixed_inst|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT44 ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT44 ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add4~17_sumout ),
	.cout(\hybrid_control_mixed_inst|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add4~17 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add4~17 .lut_mask = 64'h0000FF000000FF00;
defparam \hybrid_control_mixed_inst|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y43_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add4~21 (
// Equation(s):
// \hybrid_control_mixed_inst|Add4~21_sumout  = SUM(( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT45  ) + ( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT45  ) + ( \hybrid_control_mixed_inst|Add4~18  ))
// \hybrid_control_mixed_inst|Add4~22  = CARRY(( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT45  ) + ( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT45  ) + ( \hybrid_control_mixed_inst|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT45 ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT45 ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add4~21_sumout ),
	.cout(\hybrid_control_mixed_inst|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add4~21 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add4~21 .lut_mask = 64'h0000FF000000FF00;
defparam \hybrid_control_mixed_inst|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y43_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add4~25 (
// Equation(s):
// \hybrid_control_mixed_inst|Add4~25_sumout  = SUM(( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT46  ) + ( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT46  ) + ( \hybrid_control_mixed_inst|Add4~22  ))
// \hybrid_control_mixed_inst|Add4~26  = CARRY(( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT46  ) + ( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT46  ) + ( \hybrid_control_mixed_inst|Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT46 ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT46 ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add4~25_sumout ),
	.cout(\hybrid_control_mixed_inst|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add4~25 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add4~25 .lut_mask = 64'h0000FF000000FF00;
defparam \hybrid_control_mixed_inst|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y43_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add4~29 (
// Equation(s):
// \hybrid_control_mixed_inst|Add4~29_sumout  = SUM(( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT47  ) + ( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT47  ) + ( \hybrid_control_mixed_inst|Add4~26  ))
// \hybrid_control_mixed_inst|Add4~30  = CARRY(( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT47  ) + ( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT47  ) + ( \hybrid_control_mixed_inst|Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT47 ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT47 ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add4~29_sumout ),
	.cout(\hybrid_control_mixed_inst|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add4~29 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add4~29 .lut_mask = 64'h0000FF000000FF00;
defparam \hybrid_control_mixed_inst|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y43_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add4~33 (
// Equation(s):
// \hybrid_control_mixed_inst|Add4~33_sumout  = SUM(( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT48  ) + ( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT48  ) + ( \hybrid_control_mixed_inst|Add4~30  ))
// \hybrid_control_mixed_inst|Add4~34  = CARRY(( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT48  ) + ( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT48  ) + ( \hybrid_control_mixed_inst|Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT48 ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT48 ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add4~33_sumout ),
	.cout(\hybrid_control_mixed_inst|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add4~33 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add4~33 .lut_mask = 64'h000000FF000000FF;
defparam \hybrid_control_mixed_inst|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y43_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add4~37 (
// Equation(s):
// \hybrid_control_mixed_inst|Add4~37_sumout  = SUM(( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT49  ) + ( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT49  ) + ( \hybrid_control_mixed_inst|Add4~34  ))
// \hybrid_control_mixed_inst|Add4~38  = CARRY(( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT49  ) + ( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT49  ) + ( \hybrid_control_mixed_inst|Add4~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT49 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT49 ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add4~37_sumout ),
	.cout(\hybrid_control_mixed_inst|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add4~37 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add4~37 .lut_mask = 64'h0000FF000000F0F0;
defparam \hybrid_control_mixed_inst|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y43_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add4~41 (
// Equation(s):
// \hybrid_control_mixed_inst|Add4~41_sumout  = SUM(( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT50  ) + ( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT50  ) + ( \hybrid_control_mixed_inst|Add4~38  ))
// \hybrid_control_mixed_inst|Add4~42  = CARRY(( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT50  ) + ( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT50  ) + ( \hybrid_control_mixed_inst|Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT50 ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT50 ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add4~41_sumout ),
	.cout(\hybrid_control_mixed_inst|Add4~42 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add4~41 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add4~41 .lut_mask = 64'h000000FF000000FF;
defparam \hybrid_control_mixed_inst|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y43_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add4~45 (
// Equation(s):
// \hybrid_control_mixed_inst|Add4~45_sumout  = SUM(( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT51  ) + ( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT51  ) + ( \hybrid_control_mixed_inst|Add4~42  ))
// \hybrid_control_mixed_inst|Add4~46  = CARRY(( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT51  ) + ( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT51  ) + ( \hybrid_control_mixed_inst|Add4~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT51 ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT51 ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add4~45_sumout ),
	.cout(\hybrid_control_mixed_inst|Add4~46 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add4~45 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add4~45 .lut_mask = 64'h000000FF000000FF;
defparam \hybrid_control_mixed_inst|Add4~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y43_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add4~49 (
// Equation(s):
// \hybrid_control_mixed_inst|Add4~49_sumout  = SUM(( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT52  ) + ( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT52  ) + ( \hybrid_control_mixed_inst|Add4~46  ))
// \hybrid_control_mixed_inst|Add4~50  = CARRY(( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT52  ) + ( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT52  ) + ( \hybrid_control_mixed_inst|Add4~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT52 ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT52 ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add4~49_sumout ),
	.cout(\hybrid_control_mixed_inst|Add4~50 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add4~49 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add4~49 .lut_mask = 64'h0000FF000000FF00;
defparam \hybrid_control_mixed_inst|Add4~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y43_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add4~53 (
// Equation(s):
// \hybrid_control_mixed_inst|Add4~53_sumout  = SUM(( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT53  ) + ( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT53  ) + ( \hybrid_control_mixed_inst|Add4~50  ))
// \hybrid_control_mixed_inst|Add4~54  = CARRY(( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT53  ) + ( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT53  ) + ( \hybrid_control_mixed_inst|Add4~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT53 ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT53 ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add4~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add4~53_sumout ),
	.cout(\hybrid_control_mixed_inst|Add4~54 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add4~53 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add4~53 .lut_mask = 64'h0000FF000000FF00;
defparam \hybrid_control_mixed_inst|Add4~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y43_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add4~57 (
// Equation(s):
// \hybrid_control_mixed_inst|Add4~57_sumout  = SUM(( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT54  ) + ( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT54  ) + ( \hybrid_control_mixed_inst|Add4~54  ))
// \hybrid_control_mixed_inst|Add4~58  = CARRY(( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT54  ) + ( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT54  ) + ( \hybrid_control_mixed_inst|Add4~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT54 ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT54 ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add4~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add4~57_sumout ),
	.cout(\hybrid_control_mixed_inst|Add4~58 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add4~57 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add4~57 .lut_mask = 64'h000000FF000000FF;
defparam \hybrid_control_mixed_inst|Add4~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y43_N30
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add4~61 (
// Equation(s):
// \hybrid_control_mixed_inst|Add4~61_sumout  = SUM(( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT55  ) + ( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT55  ) + ( \hybrid_control_mixed_inst|Add4~58  ))
// \hybrid_control_mixed_inst|Add4~62  = CARRY(( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT55  ) + ( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT55  ) + ( \hybrid_control_mixed_inst|Add4~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT55 ),
	.datad(!\hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT55 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add4~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add4~61_sumout ),
	.cout(\hybrid_control_mixed_inst|Add4~62 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add4~61 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add4~61 .lut_mask = 64'h00000F0F000000FF;
defparam \hybrid_control_mixed_inst|Add4~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y43_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add4~65 (
// Equation(s):
// \hybrid_control_mixed_inst|Add4~65_sumout  = SUM(( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT56  ) + ( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT56  ) + ( \hybrid_control_mixed_inst|Add4~62  ))
// \hybrid_control_mixed_inst|Add4~66  = CARRY(( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT56  ) + ( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT56  ) + ( \hybrid_control_mixed_inst|Add4~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT56 ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT56 ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add4~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add4~65_sumout ),
	.cout(\hybrid_control_mixed_inst|Add4~66 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add4~65 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add4~65 .lut_mask = 64'h0000FF000000FF00;
defparam \hybrid_control_mixed_inst|Add4~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y43_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add4~69 (
// Equation(s):
// \hybrid_control_mixed_inst|Add4~69_sumout  = SUM(( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT57  ) + ( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT57  ) + ( \hybrid_control_mixed_inst|Add4~66  ))
// \hybrid_control_mixed_inst|Add4~70  = CARRY(( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT57  ) + ( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT57  ) + ( \hybrid_control_mixed_inst|Add4~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT57 ),
	.datad(!\hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT57 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add4~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add4~69_sumout ),
	.cout(\hybrid_control_mixed_inst|Add4~70 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add4~69 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add4~69 .lut_mask = 64'h00000F0F000000FF;
defparam \hybrid_control_mixed_inst|Add4~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y43_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add4~73 (
// Equation(s):
// \hybrid_control_mixed_inst|Add4~73_sumout  = SUM(( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT58  ) + ( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT58  ) + ( \hybrid_control_mixed_inst|Add4~70  ))
// \hybrid_control_mixed_inst|Add4~74  = CARRY(( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT58  ) + ( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT58  ) + ( \hybrid_control_mixed_inst|Add4~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT58 ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT58 ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add4~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add4~73_sumout ),
	.cout(\hybrid_control_mixed_inst|Add4~74 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add4~73 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add4~73 .lut_mask = 64'h000000FF000000FF;
defparam \hybrid_control_mixed_inst|Add4~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y43_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add4~77 (
// Equation(s):
// \hybrid_control_mixed_inst|Add4~77_sumout  = SUM(( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT59  ) + ( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT59  ) + ( \hybrid_control_mixed_inst|Add4~74  ))
// \hybrid_control_mixed_inst|Add4~78  = CARRY(( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT59  ) + ( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT59  ) + ( \hybrid_control_mixed_inst|Add4~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT59 ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT59 ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add4~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add4~77_sumout ),
	.cout(\hybrid_control_mixed_inst|Add4~78 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add4~77 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add4~77 .lut_mask = 64'h0000FF000000FF00;
defparam \hybrid_control_mixed_inst|Add4~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y42_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add4~81 (
// Equation(s):
// \hybrid_control_mixed_inst|Add4~81_sumout  = SUM(( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT60  ) + ( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT60  ) + ( \hybrid_control_mixed_inst|Add4~78  ))
// \hybrid_control_mixed_inst|Add4~82  = CARRY(( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT60  ) + ( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT60  ) + ( \hybrid_control_mixed_inst|Add4~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT60 ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT60 ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add4~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add4~81_sumout ),
	.cout(\hybrid_control_mixed_inst|Add4~82 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add4~81 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add4~81 .lut_mask = 64'h000000FF000000FF;
defparam \hybrid_control_mixed_inst|Add4~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y42_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add4~85 (
// Equation(s):
// \hybrid_control_mixed_inst|Add4~85_sumout  = SUM(( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT61  ) + ( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT61  ) + ( \hybrid_control_mixed_inst|Add4~82  ))
// \hybrid_control_mixed_inst|Add4~86  = CARRY(( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT61  ) + ( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT61  ) + ( \hybrid_control_mixed_inst|Add4~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT61 ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT61 ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add4~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add4~85_sumout ),
	.cout(\hybrid_control_mixed_inst|Add4~86 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add4~85 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add4~85 .lut_mask = 64'h000000FF000000FF;
defparam \hybrid_control_mixed_inst|Add4~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y42_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add4~89 (
// Equation(s):
// \hybrid_control_mixed_inst|Add4~89_sumout  = SUM(( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT62  ) + ( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT62  ) + ( \hybrid_control_mixed_inst|Add4~86  ))
// \hybrid_control_mixed_inst|Add4~90  = CARRY(( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT62  ) + ( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT62  ) + ( \hybrid_control_mixed_inst|Add4~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT62 ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT62 ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add4~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add4~89_sumout ),
	.cout(\hybrid_control_mixed_inst|Add4~90 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add4~89 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add4~89 .lut_mask = 64'h000000FF000000FF;
defparam \hybrid_control_mixed_inst|Add4~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y42_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add4~93 (
// Equation(s):
// \hybrid_control_mixed_inst|Add4~93_sumout  = SUM(( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT63  ) + ( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT63  ) + ( \hybrid_control_mixed_inst|Add4~90  ))
// \hybrid_control_mixed_inst|Add4~94  = CARRY(( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT63  ) + ( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT63  ) + ( \hybrid_control_mixed_inst|Add4~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT63 ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT63 ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add4~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add4~93_sumout ),
	.cout(\hybrid_control_mixed_inst|Add4~94 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add4~93 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add4~93 .lut_mask = 64'h000000FF000000FF;
defparam \hybrid_control_mixed_inst|Add4~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y42_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add4~97 (
// Equation(s):
// \hybrid_control_mixed_inst|Add4~97_sumout  = SUM(( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT64  ) + ( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT64  ) + ( \hybrid_control_mixed_inst|Add4~94  ))
// \hybrid_control_mixed_inst|Add4~98  = CARRY(( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT64  ) + ( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT64  ) + ( \hybrid_control_mixed_inst|Add4~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT64 ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT64 ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add4~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add4~97_sumout ),
	.cout(\hybrid_control_mixed_inst|Add4~98 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add4~97 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add4~97 .lut_mask = 64'h000000FF000000FF;
defparam \hybrid_control_mixed_inst|Add4~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y42_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add4~101 (
// Equation(s):
// \hybrid_control_mixed_inst|Add4~101_sumout  = SUM(( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT65  ) + ( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT65  ) + ( \hybrid_control_mixed_inst|Add4~98  ))
// \hybrid_control_mixed_inst|Add4~102  = CARRY(( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT65  ) + ( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT65  ) + ( \hybrid_control_mixed_inst|Add4~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT65 ),
	.datad(!\hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT65 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add4~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add4~101_sumout ),
	.cout(\hybrid_control_mixed_inst|Add4~102 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add4~101 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add4~101 .lut_mask = 64'h00000F0F000000FF;
defparam \hybrid_control_mixed_inst|Add4~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y42_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add4~105 (
// Equation(s):
// \hybrid_control_mixed_inst|Add4~105_sumout  = SUM(( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT66  ) + ( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT66  ) + ( \hybrid_control_mixed_inst|Add4~102  ))
// \hybrid_control_mixed_inst|Add4~106  = CARRY(( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT66  ) + ( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT66  ) + ( \hybrid_control_mixed_inst|Add4~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT66 ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT66 ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add4~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add4~105_sumout ),
	.cout(\hybrid_control_mixed_inst|Add4~106 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add4~105 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add4~105 .lut_mask = 64'h0000FF000000FF00;
defparam \hybrid_control_mixed_inst|Add4~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y42_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add4~109 (
// Equation(s):
// \hybrid_control_mixed_inst|Add4~109_sumout  = SUM(( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT67  ) + ( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT67  ) + ( \hybrid_control_mixed_inst|Add4~106  ))
// \hybrid_control_mixed_inst|Add4~110  = CARRY(( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT67  ) + ( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT67  ) + ( \hybrid_control_mixed_inst|Add4~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT67 ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT67 ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add4~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add4~109_sumout ),
	.cout(\hybrid_control_mixed_inst|Add4~110 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add4~109 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add4~109 .lut_mask = 64'h0000FF000000FF00;
defparam \hybrid_control_mixed_inst|Add4~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y42_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add4~113 (
// Equation(s):
// \hybrid_control_mixed_inst|Add4~113_sumout  = SUM(( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT68  ) + ( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT68  ) + ( \hybrid_control_mixed_inst|Add4~110  ))
// \hybrid_control_mixed_inst|Add4~114  = CARRY(( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT68  ) + ( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT68  ) + ( \hybrid_control_mixed_inst|Add4~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT68 ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT68 ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add4~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add4~113_sumout ),
	.cout(\hybrid_control_mixed_inst|Add4~114 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add4~113 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add4~113 .lut_mask = 64'h0000FF000000FF00;
defparam \hybrid_control_mixed_inst|Add4~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y42_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add4~117 (
// Equation(s):
// \hybrid_control_mixed_inst|Add4~117_sumout  = SUM(( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT69  ) + ( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT69  ) + ( \hybrid_control_mixed_inst|Add4~114  ))
// \hybrid_control_mixed_inst|Add4~118  = CARRY(( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT69  ) + ( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT69  ) + ( \hybrid_control_mixed_inst|Add4~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT69 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT69 ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add4~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add4~117_sumout ),
	.cout(\hybrid_control_mixed_inst|Add4~118 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add4~117 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add4~117 .lut_mask = 64'h0000FF000000F0F0;
defparam \hybrid_control_mixed_inst|Add4~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X66_Y42_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add4~121 (
// Equation(s):
// \hybrid_control_mixed_inst|Add4~121_sumout  = SUM(( \hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT70  ) + ( !\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT70  ) + ( \hybrid_control_mixed_inst|Add4~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Mult4|auto_generated|mac_out5~DATAOUT70 ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Mult5|auto_generated|mac_out5~DATAOUT70 ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add4~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add4~121_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add4~121 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add4~121 .lut_mask = 64'h000000FF000000FF;
defparam \hybrid_control_mixed_inst|Add4~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y43_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add5~2 (
// Equation(s):
// \hybrid_control_mixed_inst|Add5~2_cout  = CARRY(( \hybrid_control_mixed_inst|Add4~1_sumout  ) + ( \hybrid_control_mixed_inst|Add4~5_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Add4~1_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add5~2_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add5~2 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add5~2 .lut_mask = 64'h0000FF00000000FF;
defparam \hybrid_control_mixed_inst|Add5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y43_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add5~6 (
// Equation(s):
// \hybrid_control_mixed_inst|Add5~6_cout  = CARRY(( \hybrid_control_mixed_inst|Add4~9_sumout  ) + ( GND ) + ( \hybrid_control_mixed_inst|Add5~2_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Add4~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add5~2_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add5~6_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add5~6 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add5~6 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|Add5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y43_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add5~10 (
// Equation(s):
// \hybrid_control_mixed_inst|Add5~10_cout  = CARRY(( \hybrid_control_mixed_inst|Add4~13_sumout  ) + ( GND ) + ( \hybrid_control_mixed_inst|Add5~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Add4~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add5~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add5~10_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add5~10 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add5~10 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|Add5~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y43_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add5~14 (
// Equation(s):
// \hybrid_control_mixed_inst|Add5~14_cout  = CARRY(( \hybrid_control_mixed_inst|Add4~17_sumout  ) + ( GND ) + ( \hybrid_control_mixed_inst|Add5~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Add4~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add5~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add5~14_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add5~14 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add5~14 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|Add5~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y43_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add5~18 (
// Equation(s):
// \hybrid_control_mixed_inst|Add5~18_cout  = CARRY(( \hybrid_control_mixed_inst|Add4~21_sumout  ) + ( GND ) + ( \hybrid_control_mixed_inst|Add5~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Add4~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add5~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add5~18_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add5~18 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add5~18 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|Add5~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y43_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add5~22 (
// Equation(s):
// \hybrid_control_mixed_inst|Add5~22_cout  = CARRY(( \hybrid_control_mixed_inst|Add4~25_sumout  ) + ( GND ) + ( \hybrid_control_mixed_inst|Add5~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Add4~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add5~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add5~22_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add5~22 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add5~22 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|Add5~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y43_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add5~26 (
// Equation(s):
// \hybrid_control_mixed_inst|Add5~26_cout  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|Add4~29_sumout  ) + ( \hybrid_control_mixed_inst|Add5~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add4~29_sumout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add5~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add5~26_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add5~26 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add5~26 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|Add5~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y43_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add5~30 (
// Equation(s):
// \hybrid_control_mixed_inst|Add5~30_cout  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|Add4~33_sumout  ) + ( \hybrid_control_mixed_inst|Add5~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add4~33_sumout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add5~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add5~30_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add5~30 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add5~30 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|Add5~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y43_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add5~34 (
// Equation(s):
// \hybrid_control_mixed_inst|Add5~34_cout  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|Add4~37_sumout  ) + ( \hybrid_control_mixed_inst|Add5~30_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add4~37_sumout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add5~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add5~34_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add5~34 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add5~34 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|Add5~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y43_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add5~38 (
// Equation(s):
// \hybrid_control_mixed_inst|Add5~38_cout  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|Add4~41_sumout  ) + ( \hybrid_control_mixed_inst|Add5~34_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add4~41_sumout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add5~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add5~38_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add5~38 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add5~38 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|Add5~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y43_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add5~42 (
// Equation(s):
// \hybrid_control_mixed_inst|Add5~42_cout  = CARRY(( \hybrid_control_mixed_inst|Add4~45_sumout  ) + ( GND ) + ( \hybrid_control_mixed_inst|Add5~38_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Add4~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add5~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add5~42_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add5~42 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add5~42 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|Add5~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y43_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add5~46 (
// Equation(s):
// \hybrid_control_mixed_inst|Add5~46_cout  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|Add4~49_sumout  ) + ( \hybrid_control_mixed_inst|Add5~42_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add4~49_sumout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add5~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add5~46_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add5~46 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add5~46 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|Add5~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y43_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add5~50 (
// Equation(s):
// \hybrid_control_mixed_inst|Add5~50_cout  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|Add4~53_sumout  ) + ( \hybrid_control_mixed_inst|Add5~46_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add4~53_sumout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add5~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add5~50_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add5~50 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add5~50 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|Add5~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y43_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add5~54 (
// Equation(s):
// \hybrid_control_mixed_inst|Add5~54_cout  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|Add4~57_sumout  ) + ( \hybrid_control_mixed_inst|Add5~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add4~57_sumout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add5~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add5~54_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add5~54 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add5~54 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|Add5~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y43_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add5~58 (
// Equation(s):
// \hybrid_control_mixed_inst|Add5~58_cout  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|Add4~61_sumout  ) + ( \hybrid_control_mixed_inst|Add5~54_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add4~61_sumout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add5~54_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add5~58_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add5~58 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add5~58 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|Add5~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y43_N30
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add5~62 (
// Equation(s):
// \hybrid_control_mixed_inst|Add5~62_cout  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|Add4~65_sumout  ) + ( \hybrid_control_mixed_inst|Add5~58_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add4~65_sumout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add5~58_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add5~62_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add5~62 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add5~62 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|Add5~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y43_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add5~66 (
// Equation(s):
// \hybrid_control_mixed_inst|Add5~66_cout  = CARRY(( \hybrid_control_mixed_inst|Add4~69_sumout  ) + ( GND ) + ( \hybrid_control_mixed_inst|Add5~62_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Add4~69_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add5~62_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add5~66_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add5~66 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add5~66 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|Add5~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y43_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add5~70 (
// Equation(s):
// \hybrid_control_mixed_inst|Add5~70_cout  = CARRY(( \hybrid_control_mixed_inst|Add4~73_sumout  ) + ( GND ) + ( \hybrid_control_mixed_inst|Add5~66_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Add4~73_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add5~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add5~70_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add5~70 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add5~70 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|Add5~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y43_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add5~74 (
// Equation(s):
// \hybrid_control_mixed_inst|Add5~74_cout  = CARRY(( \hybrid_control_mixed_inst|Add4~77_sumout  ) + ( GND ) + ( \hybrid_control_mixed_inst|Add5~70_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Add4~77_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add5~70_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add5~74_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add5~74 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add5~74 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|Add5~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y43_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add5~78 (
// Equation(s):
// \hybrid_control_mixed_inst|Add5~78_cout  = CARRY(( \hybrid_control_mixed_inst|Add4~81_sumout  ) + ( GND ) + ( \hybrid_control_mixed_inst|Add5~74_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Add4~81_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add5~74_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add5~78_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add5~78 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add5~78 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|Add5~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y42_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add5~82 (
// Equation(s):
// \hybrid_control_mixed_inst|Add5~82_cout  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|Add4~85_sumout  ) + ( \hybrid_control_mixed_inst|Add5~78_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add4~85_sumout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add5~78_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add5~82_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add5~82 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add5~82 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|Add5~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y42_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add5~86 (
// Equation(s):
// \hybrid_control_mixed_inst|Add5~86_cout  = CARRY(( \hybrid_control_mixed_inst|Add4~89_sumout  ) + ( GND ) + ( \hybrid_control_mixed_inst|Add5~82_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Add4~89_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add5~82_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add5~86_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add5~86 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add5~86 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|Add5~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y42_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add5~90 (
// Equation(s):
// \hybrid_control_mixed_inst|Add5~90_cout  = CARRY(( \hybrid_control_mixed_inst|Add4~93_sumout  ) + ( GND ) + ( \hybrid_control_mixed_inst|Add5~86_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Add4~93_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add5~86_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add5~90_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add5~90 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add5~90 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|Add5~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y42_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add5~94 (
// Equation(s):
// \hybrid_control_mixed_inst|Add5~94_cout  = CARRY(( \hybrid_control_mixed_inst|Add4~97_sumout  ) + ( GND ) + ( \hybrid_control_mixed_inst|Add5~90_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Add4~97_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add5~90_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add5~94_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add5~94 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add5~94 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|Add5~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y42_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add5~98 (
// Equation(s):
// \hybrid_control_mixed_inst|Add5~98_cout  = CARRY(( \hybrid_control_mixed_inst|Add4~101_sumout  ) + ( GND ) + ( \hybrid_control_mixed_inst|Add5~94_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Add4~101_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add5~94_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add5~98_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add5~98 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add5~98 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|Add5~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y42_N30
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add5~102 (
// Equation(s):
// \hybrid_control_mixed_inst|Add5~102_cout  = CARRY(( \hybrid_control_mixed_inst|Add4~105_sumout  ) + ( GND ) + ( \hybrid_control_mixed_inst|Add5~98_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|Add4~105_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add5~98_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add5~102_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add5~102 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add5~102 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|Add5~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y42_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add5~106 (
// Equation(s):
// \hybrid_control_mixed_inst|Add5~106_cout  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|Add4~109_sumout  ) + ( \hybrid_control_mixed_inst|Add5~102_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add4~109_sumout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add5~102_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add5~106_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add5~106 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add5~106 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|Add5~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y42_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add5~110 (
// Equation(s):
// \hybrid_control_mixed_inst|Add5~110_cout  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|Add4~113_sumout  ) + ( \hybrid_control_mixed_inst|Add5~106_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add4~113_sumout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add5~106_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add5~110_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add5~110 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add5~110 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|Add5~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y42_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add5~114 (
// Equation(s):
// \hybrid_control_mixed_inst|Add5~114_cout  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|Add4~117_sumout  ) + ( \hybrid_control_mixed_inst|Add5~110_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add4~117_sumout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add5~110_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\hybrid_control_mixed_inst|Add5~114_cout ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add5~114 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add5~114 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|Add5~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y42_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add5~117 (
// Equation(s):
// \hybrid_control_mixed_inst|Add5~117_sumout  = SUM(( GND ) + ( \hybrid_control_mixed_inst|Add4~121_sumout  ) + ( \hybrid_control_mixed_inst|Add5~114_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Add4~121_sumout ),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|Add5~114_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|Add5~117_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add5~117 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add5~117 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|Add5~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y42_N39
dffeas \hybrid_control_mixed_inst|S1[31] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|Add5~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|S1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|S1[31] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|S1[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X85_Y45_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|Equal0~1 (
// Equation(s):
// \hybrid_control_mixed_inst|Equal0~1_combout  = ( !\phi_control|count_reg [7] & ( !\phi_control|count_reg [6] & ( (!\phi_control|count_reg [1] & (!\phi_control|count_reg [0] & !\phi_control|count_reg [5])) ) ) )

	.dataa(gnd),
	.datab(!\phi_control|count_reg [1]),
	.datac(!\phi_control|count_reg [0]),
	.datad(!\phi_control|count_reg [5]),
	.datae(!\phi_control|count_reg [7]),
	.dataf(!\phi_control|count_reg [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Equal0~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Equal0~1 .lut_mask = 64'hC000000000000000;
defparam \hybrid_control_mixed_inst|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y60_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|counter_prev[1]~0 (
// Equation(s):
// \hybrid_control_mixed_inst|counter_prev[1]~0_combout  = ( !\hybrid_control_mixed_inst|counter [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\hybrid_control_mixed_inst|counter [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|counter_prev[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|counter_prev[1]~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|counter_prev[1]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \hybrid_control_mixed_inst|counter_prev[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y60_N17
dffeas \hybrid_control_mixed_inst|counter_prev[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|counter_prev[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|counter_prev [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|counter_prev[1] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|counter_prev[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X111_Y60_N5
dffeas \hybrid_control_mixed_inst|counter_prev[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hybrid_control_mixed_inst|counter [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|counter_prev [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|counter_prev[0] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|counter_prev[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X104_Y55_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|Equal0~0 (
// Equation(s):
// \hybrid_control_mixed_inst|Equal0~0_combout  = ( !\phi_control|count_reg [3] & ( !\phi_control|count_reg [4] & ( !\phi_control|count_reg [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\phi_control|count_reg [2]),
	.datad(gnd),
	.datae(!\phi_control|count_reg [3]),
	.dataf(!\phi_control|count_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Equal0~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Equal0~0 .lut_mask = 64'hF0F0000000000000;
defparam \hybrid_control_mixed_inst|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y60_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add1~1 (
// Equation(s):
// \hybrid_control_mixed_inst|Add1~1_combout  = ( \hybrid_control_mixed_inst|counter_prev [0] & ( \hybrid_control_mixed_inst|Equal0~0_combout  & ( \hybrid_control_mixed_inst|counter_prev [1] ) ) ) # ( !\hybrid_control_mixed_inst|counter_prev [0] & ( 
// \hybrid_control_mixed_inst|Equal0~0_combout  & ( !\hybrid_control_mixed_inst|Equal0~1_combout  $ (\hybrid_control_mixed_inst|counter_prev [1]) ) ) ) # ( \hybrid_control_mixed_inst|counter_prev [0] & ( !\hybrid_control_mixed_inst|Equal0~0_combout  & ( 
// \hybrid_control_mixed_inst|counter_prev [1] ) ) ) # ( !\hybrid_control_mixed_inst|counter_prev [0] & ( !\hybrid_control_mixed_inst|Equal0~0_combout  & ( !\hybrid_control_mixed_inst|counter_prev [1] ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|Equal0~1_combout ),
	.datac(!\hybrid_control_mixed_inst|counter_prev [1]),
	.datad(gnd),
	.datae(!\hybrid_control_mixed_inst|counter_prev [0]),
	.dataf(!\hybrid_control_mixed_inst|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add1~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add1~1 .lut_mask = 64'hF0F00F0FC3C30F0F;
defparam \hybrid_control_mixed_inst|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y60_N15
dffeas \hybrid_control_mixed_inst|counter[1] (
	.clk(\hybrid_control_mixed_inst|CLK_jump~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hybrid_control_mixed_inst|Add1~1_combout ),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|counter[1] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X110_Y55_N33
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y55_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~1 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~1_sumout  = SUM(( VCC ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [0] ) + ( !VCC ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~2  = CARRY(( VCC ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~1_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~1 .lut_mask = 64'h0000FF000000FFFF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y55_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~33 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~33_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~1_sumout  ) # ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~1_sumout  & ( !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q  $ 
// (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~33 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~33 .lut_mask = 64'h5A5A5A5AFFFFFFFF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y55_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~9 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~9_sumout  = SUM(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [2] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~6  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~10  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [2] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [2]),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~9_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~9 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~9 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y55_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~13 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~13_sumout  = SUM(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [3] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~10  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~14  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [3] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [3]),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~13_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~13 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~13 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y55_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~3 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~3_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~13_sumout  & ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q  $ (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~3 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~3 .lut_mask = 64'h00000000A5A5A5A5;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y55_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~2 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~2_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout  & ( 
// (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ) # (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~6_combout ) ) ) # ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout  & ( (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~6_combout ) # 
// (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~2 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~2 .lut_mask = 64'hDDDDDDDDEEEEEEEE;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y55_N17
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[3] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y55_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~17 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~17_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [4] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~14  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~18  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [4] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~17_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~17 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y55_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~0 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~0_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout  & ( 
// (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~17_sumout  & \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ) ) ) # ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout  & ( (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~17_sumout  & 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~17_sumout ),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~0 .lut_mask = 64'h0F000F00000F000F;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y55_N3
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[4] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y55_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~21 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~21_sumout  = SUM(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [5] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~18  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~22  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [5] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [5]),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~21_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~21 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~21 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y55_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~31 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~31_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout  & ( 
// (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q  & \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~21_sumout ) ) ) # ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout  & ( (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q  & 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~21_sumout ) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~21_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~31 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~31 .lut_mask = 64'h2222222211111111;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y55_N19
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[5] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y55_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~25 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~25_sumout  = SUM(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [6] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~22  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~26  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [6] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [6]),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~25_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~25 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~25 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y55_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~30 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~30_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout  & ( 
// (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~25_sumout  & \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ) ) ) # ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout  & ( (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~25_sumout  & 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~25_sumout ),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~30 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~30 .lut_mask = 64'h0F000F00000F000F;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y55_N21
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[6] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y55_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|LessThan0~0 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|LessThan0~0_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [3] & ( (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter 
// [6] & \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [5]) ) ) # ( !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [3] & ( 
// (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [6] & (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [5] & ((\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [4]) # 
// (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [2])))) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [2]),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [6]),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [5]),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [4]),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|LessThan0~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|LessThan0~0 .lut_mask = 64'h0103010303030303;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y55_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~29 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~29_sumout  = SUM(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [7] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~26  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~30  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [7] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [7]),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~29_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~29 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~29 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X112_Y55_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~25 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~25_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~29_sumout  & ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout  $ (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~25 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~25 .lut_mask = 64'h00000000AA55AA55;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X112_Y55_N9
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[7] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y55_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~33 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~33_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [8] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~30  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~34  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [8] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~30  ))

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~33_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~33 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X112_Y55_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~24 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~24_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~33_sumout  & ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout  $ (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout ),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~24 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~24 .lut_mask = 64'h0000000099999999;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X112_Y55_N23
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[8] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y55_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~37 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~37_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [9] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~34  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~38  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [9] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~34  ))

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~37_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~37 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X112_Y55_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~22 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~22_combout  = (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~37_sumout  & 
// (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout  $ (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q )))

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~37_sumout ),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~22 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~22 .lut_mask = 64'h0A050A050A050A05;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X112_Y55_N13
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[9] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y55_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~41 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~41_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [10] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~38  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~42  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [10] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~41_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~41 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X112_Y55_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~21 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~21_combout  = (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~41_sumout  & 
// (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout  $ (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q )))

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~21 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~21 .lut_mask = 64'h00A500A500A500A5;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X112_Y55_N15
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[10] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y55_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~45 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~45_sumout  = SUM(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [11] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~42  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~46  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [11] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [11]),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~45_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~45 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~45 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X112_Y55_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~20 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~20_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q  & ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout  & ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~45_sumout  ) ) ) # ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q  & ( !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout  & ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~45_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~45_sumout ),
	.datad(gnd),
	.datae(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~20 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~20 .lut_mask = 64'h0F0F000000000F0F;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X112_Y55_N39
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[11] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y55_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~49 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~49_sumout  = SUM(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [12] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~46  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~50  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [12] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [12]),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~49_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~49 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~49 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y54_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~18 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~18_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~49_sumout  & ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q  $ (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~18 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~18 .lut_mask = 64'h0000000099999999;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y54_N27
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[12] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y55_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~53 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~53_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [13] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~50  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~54  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [13] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~53_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~53 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X112_Y55_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~5 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~5_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~53_sumout  & ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout  $ (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout ),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~5 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~5 .lut_mask = 64'h00000000F00FF00F;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X112_Y55_N25
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[13] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y55_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~57 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~57_sumout  = SUM(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [14] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~54  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~58  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [14] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [14]),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~57_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~57 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~57 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X112_Y55_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~6 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~6_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~57_sumout  & ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout  $ (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~6 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~6 .lut_mask = 64'h00000000AA55AA55;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X112_Y55_N1
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[14] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y55_N30
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~61 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~61_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [15] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~58  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~62  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [15] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~58  ))

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~61_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~61 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y55_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~12 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~12_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout  & ( 
// (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~61_sumout  & \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ) ) ) # ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout  & ( (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~61_sumout  & 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ) ) )

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~61_sumout ),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~12 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~12 .lut_mask = 64'h3300330000330033;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y55_N11
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[15] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y55_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~65 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~65_sumout  = SUM(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [16] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~62  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~66  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [16] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [16]),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~65_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~65 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~65 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y55_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~11 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~11_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout  & ( 
// (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q  & \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~65_sumout ) ) ) # ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout  & ( (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q  & 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~65_sumout ) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~65_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~11 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~11 .lut_mask = 64'h00AA00AA00550055;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y55_N27
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[16] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[16] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y55_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~69 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~69_sumout  = SUM(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [17] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~66  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~70  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [17] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [17]),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~69_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~69 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~69 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y55_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~10 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~10_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~69_sumout  & ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q  $ (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~10 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~10 .lut_mask = 64'h00000000F00FF00F;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y55_N7
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[17] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[17] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y55_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~73 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~73_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [18] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~70  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~74  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [18] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~73_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~73 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y55_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~9 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~9_combout  = (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~73_sumout  & 
// (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q  $ (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout )))

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout ),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~73_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~9 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~9 .lut_mask = 64'h00A500A500A500A5;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y55_N5
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[18] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[18] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y55_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~77 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~77_sumout  = SUM(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [19] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~74  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~78  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [19] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [19]),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~77_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~77 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~77 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y55_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~8 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~8_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout  & ( 
// (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q  & \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~77_sumout ) ) ) # ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout  & ( (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q  & 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~77_sumout ) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~77_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~8 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~8 .lut_mask = 64'h0A0A0A0A05050505;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y55_N25
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[19] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[19] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y54_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~81 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~81_sumout  = SUM(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [20] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~78  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~82  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [20] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [20]),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~81_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~81 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~81 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y55_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~7 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~7_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout  & ( 
// (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q  & \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~81_sumout ) ) ) # ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout  & ( (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q  & 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~81_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~81_sumout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~7 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~7 .lut_mask = 64'h00F000F0000F000F;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y55_N15
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[20] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[20] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y54_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~85 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~85_sumout  = SUM(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [21] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~82  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~86  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [21] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [21]),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~85_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~85 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~85 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y54_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~17 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~17_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~85_sumout  & ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q  $ (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~17 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~17 .lut_mask = 64'h0000000099999999;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y54_N25
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[21] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[21] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y54_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~89 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~89_sumout  = SUM(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [22] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~86  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~90  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [22] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [22]),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~89_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~89 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~89 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y54_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~16 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~16_combout  = (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~89_sumout  & 
// (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q  $ (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout )))

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout ),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~89_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~16 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~16 .lut_mask = 64'h0909090909090909;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y54_N33
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[22] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[22] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y54_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~93 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~93_sumout  = SUM(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [23] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~90  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~94  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [23] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [23]),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~93_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~93 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~93 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y54_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~15 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~15_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~93_sumout  & ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q  $ (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~15 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~15 .lut_mask = 64'h0000000099999999;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y54_N35
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[23] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[23] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y54_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~97 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~97_sumout  = SUM(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [24] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~94  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~98  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [24] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [24]),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~97_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~97 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~97 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X112_Y55_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~29 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~29_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~97_sumout  & ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout  $ (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~29 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~29 .lut_mask = 64'h00000000A5A5A5A5;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X112_Y55_N3
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[24] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[24] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y54_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~101 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~101_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [25] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~98  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~102  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [25] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~101_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~101 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y54_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~14 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~14_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~101_sumout  & ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q  $ (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout ) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~14 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~14 .lut_mask = 64'h0000000099999999;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y54_N39
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[25] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[25] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y54_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~105 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~105_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [26] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~102  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~106  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [26] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~102  ))

	.dataa(gnd),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~105_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~105 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~105 .lut_mask = 64'h0000FFFF00003333;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y54_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~13 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~13_combout  = (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~105_sumout  & 
// (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q  $ (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout )))

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout ),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~105_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~13 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~13 .lut_mask = 64'h0909090909090909;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y54_N37
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[26] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[26] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y54_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~109 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~109_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [27] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~106  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~110  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [27] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~106  ))

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~109_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~109 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~109 .lut_mask = 64'h0000FFFF00005555;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X112_Y55_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~28 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~28_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~109_sumout  & ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout  $ (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~28 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~28 .lut_mask = 64'h00000000AA55AA55;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X112_Y55_N5
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[27] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[27] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y54_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~113 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~113_sumout  = SUM(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [28] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~110  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~114  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [28] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [28]),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~113_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~113 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~113 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X112_Y55_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~27 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~27_combout  = (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~113_sumout  & 
// (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout  $ (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q )))

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~113_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~27 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~27 .lut_mask = 64'h00A500A500A500A5;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X112_Y55_N7
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[28] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[28] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y54_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~117 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~117_sumout  = SUM(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [29] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~114  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~118  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [29] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [29]),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~117_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~117 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~117 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X112_Y55_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~26 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~26_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~117_sumout  & ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout  $ (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~26 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~26 .lut_mask = 64'h00000000A5A5A5A5;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X112_Y55_N11
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[29] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [29]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[29] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y55_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~3 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~3_combout  = ( !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [29] & ( (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter 
// [27] & (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [24] & (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [28] & !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter 
// [7]))) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [27]),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [24]),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [28]),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [7]),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~3 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~3 .lut_mask = 64'h8000800000000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y54_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~121 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~121_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [30] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~118  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~122  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [30] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~121_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~121 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~121 .lut_mask = 64'h0000FFFF00000F0F;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X112_Y55_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~19 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~19_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~121_sumout  & ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout  $ (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~19 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~19 .lut_mask = 64'h00000000AA55AA55;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X112_Y55_N17
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [30]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y54_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~125 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~125_sumout  = SUM(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [31] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [31]),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~125 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~125 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X112_Y55_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~23 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~23_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~125_sumout  & ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout  $ (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout ),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~23 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~23 .lut_mask = 64'h0000000099999999;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X112_Y55_N21
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[31] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [31]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[31] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y55_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~2 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~2_combout  = ( !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [8] & ( !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter 
// [11] & ( (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [31] & (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [30] & 
// (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [9] & !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [10]))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [31]),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [30]),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [9]),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [10]),
	.datae(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [8]),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~2 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~2 .lut_mask = 64'h8000000000000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y55_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~0 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~0_combout  = ( !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [16] & ( !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter 
// [19] & ( (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [17] & (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [20] & 
// (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [15] & !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [18]))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [17]),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [20]),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [15]),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [18]),
	.datae(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [16]),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~0 .lut_mask = 64'h8000000000000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y54_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~1 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~1_combout  = ( !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [12] & ( !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter 
// [25] & ( (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [22] & (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [26] & 
// (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [21] & !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [23]))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [22]),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [26]),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [21]),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [23]),
	.datae(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [12]),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X112_Y55_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~4 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~4_combout  = ( !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [14] & ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~1_combout  & ( (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [13] & 
// (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~3_combout  & (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~2_combout  & 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~0_combout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [13]),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~3_combout ),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~2_combout ),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~0_combout ),
	.datae(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [14]),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~4 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~4 .lut_mask = 64'h0000000000020000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y55_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~1 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~1_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~4_combout  & ( 
// (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|LessThan0~0_combout  & (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout  $ 
// (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ))) ) ) # ( !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~4_combout  & ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout  $ (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout ),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|LessThan0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~1 .lut_mask = 64'h9999999909090909;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y55_N29
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[0] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y55_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~5 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~5_sumout  = SUM(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [1] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~2  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~6  = CARRY(( GND ) + ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [1] ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [1]),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~5_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~5 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~5 .lut_mask = 64'h0000FF0000000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y55_N30
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~32 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~32_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout  & ( 
// (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~5_sumout  & \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ) ) ) # ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout  & ( (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~5_sumout  & 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~5_sumout ),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~32 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~32 .lut_mask = 64'h0F000F00000F000F;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y55_N31
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~1_combout ),
	.sload(gnd),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[1] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y55_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~4 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~4_combout  = (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~9_sumout  & 
// (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout  $ (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q )))

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout ),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Add0~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~4 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~4 .lut_mask = 64'h00A500A500A500A5;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y55_N13
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~1_combout ),
	.sload(vcc),
	.ena(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[30]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[2] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y55_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~5 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~5_combout  = ( !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [0] & ( (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter 
// [5] & (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [6] & !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [1])) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [5]),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [6]),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [1]),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~5 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~5 .lut_mask = 64'hA000A00000000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y55_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~6 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~6_combout  = ( !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [3] & ( (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter 
// [2] & (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [4] & (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~5_combout  & 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~4_combout ))) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [2]),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [4]),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~5_combout ),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~4_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~6 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~6 .lut_mask = 64'h0008000800000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y51_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~1 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~1_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [0] ) + ( VCC ) + ( !VCC ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~2  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~1_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y51_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~5 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~5_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [1] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~2  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~6  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [1] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~5_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~5 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y51_N3
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[1] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y51_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~9 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~9_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [2] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~6  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~10  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [2] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~9_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~9 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y51_N5
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[2] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y51_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~13 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~13_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [3] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~10  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~14  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [3] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~13_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~13 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y51_N7
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[3] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y51_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~17 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~17_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [4] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~14  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~18  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [4] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~17_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~17 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y51_N9
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[4] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y51_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~21 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~21_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [5] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~18  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~22  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [5] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~21_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~21 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y51_N11
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[5] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y51_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~25 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~25_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [6] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~22  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~26  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [6] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~25_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~25 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y51_N13
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[6] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y51_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~29 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~29_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [7] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~26  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~30  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [7] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~29_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~29 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y51_N15
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[7] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y51_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~33 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~33_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [8] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~30  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~34  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [8] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~33_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~33 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y51_N17
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[8] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y51_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~37 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~37_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [9] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~34  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~38  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [9] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~37_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~37 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y51_N19
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[9] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y51_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~41 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~41_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [10] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~38  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~42  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [10] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~41_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~41 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y51_N21
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[10] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y51_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~45 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~45_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [11] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~42  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~46  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [11] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~45_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~45 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y51_N23
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[11] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y51_N24
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~49 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~49_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [12] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~46  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~50  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [12] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~49_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~49 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y51_N25
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[12] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y51_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~53 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~53_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [13] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~50  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~54  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [13] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~53_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~53 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y51_N27
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[13] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y51_N28
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~57 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~57_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [14] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~54  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~58  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [14] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~57_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~57 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y51_N29
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[14] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y51_N30
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~61 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~61_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [15] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~58  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~62  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [15] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~61_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~61 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y51_N31
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[15] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y51_N32
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~65 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~65_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [16] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~62  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~66  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [16] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~65_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~65 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y51_N33
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[16] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[16] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y51_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~69 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~69_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [17] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~66  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~70  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [17] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~69_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~69 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y51_N35
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[17] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[17] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y51_N36
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~73 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~73_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [18] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~70  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~74  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [18] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~73_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~73 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y51_N37
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[18] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[18] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y51_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~77 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~77_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [19] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~74  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~78  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [19] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~77_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~77 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y51_N39
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[19] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[19] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y50_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~81 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~81_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [20] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~78  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~82  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [20] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~81_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~81 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y50_N1
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[20] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[20] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y50_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~85 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~85_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [21] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~82  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~86  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [21] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~85_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~85 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y50_N3
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[21] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[21] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y50_N4
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~89 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~89_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [22] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~86  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~90  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [22] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~89_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~89 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y50_N5
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[22] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[22] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y50_N6
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~93 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~93_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [23] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~90  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~94  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [23] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~93_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~93 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~93 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y50_N7
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[23] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[23] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y50_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~97 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~97_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [24] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~94  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~98  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [24] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~97_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~97 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y50_N9
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[24] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[24] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y50_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~101 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~101_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [25] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~98  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~102  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [25] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~101_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~101 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~101 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y50_N11
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[25] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[25] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y50_N12
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~105 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~105_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [26] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~102  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~106  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [26] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~105_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~105 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~105 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y50_N13
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[26] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[26] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y50_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~109 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~109_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [27] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~106  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~110  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [27] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~109_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~109 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~109 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y50_N15
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[27] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[27] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y50_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~113 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~113_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [28] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~110  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~114  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [28] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~113_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~113 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~113 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y50_N17
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[28] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[28] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y50_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~117 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~117_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [29] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~114  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~118  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [29] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~117_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~117 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~117 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y50_N19
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[29] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [29]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[29] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y50_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~121 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~121_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [30] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~118  ))
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~122  = CARRY(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [30] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~121_sumout ),
	.cout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~121 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~121 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y50_N21
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[30] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [30]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[30] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y50_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~125 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~125_sumout  = SUM(( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [31] ) + ( GND ) + ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~125 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~125 .lut_mask = 64'h0000FFFF000000FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y50_N23
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[31] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [31]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[31] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y51_N18
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~0 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~0_combout  = ( !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [6] & ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [2] & ( (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [3] & 
// (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [5] & (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [24] & 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [31]))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [3]),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [5]),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [24]),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [31]),
	.datae(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [6]),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~0 .lut_mask = 64'h8000000000000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y51_N22
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~3 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~3_combout  = ( !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [8] & ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [4] & ( (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [9] & 
// (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [12] & (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [10] & 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [11]))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [9]),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [12]),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [10]),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [11]),
	.datae(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [8]),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~3 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~3 .lut_mask = 64'h8000000000000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y50_N30
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~2 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~2_combout  = ( !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [19] & ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [18] & ( (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [20] & 
// (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [23] & (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [21] & 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [22]))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [20]),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [23]),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [21]),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [22]),
	.datae(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [19]),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~2 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~2 .lut_mask = 64'h8000000000000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y50_N26
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~1 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~1_combout  = ( !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [26] & ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [27] & ( (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [29] & 
// (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [28] & (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [7] & 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [30]))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [29]),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [28]),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [7]),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [30]),
	.datae(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [26]),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~1 .lut_mask = 64'h8000000000000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y51_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~4 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~4_combout  = ( !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [13] & ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [16] & ( (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [25] & 
// (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [14] & !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [15])) ) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [25]),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [14]),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [15]),
	.datae(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [13]),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~4 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~4 .lut_mask = 64'h8800000000000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y51_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~5 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~5_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~4_combout  & ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [17] & ( (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~0_combout  & 
// (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~3_combout  & (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~2_combout  & 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~1_combout ))) ) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~0_combout ),
	.datab(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~3_combout ),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~2_combout ),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~1_combout ),
	.datae(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~4_combout ),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~5 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~5 .lut_mask = 64'h0000000100000000;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y51_N14
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|always0~0 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|always0~0_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [1] & ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~5_combout  ) ) # ( !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [1] & ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~5_combout  & ( !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~q  $ 
// (\hybrid_control_mixed_inst|S1 [31]) ) ) ) # ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [1] & ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~5_combout  ) ) # ( !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [1] & ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~5_combout  ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\hybrid_control_mixed_inst|S1 [31]),
	.datae(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [1]),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|always0~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|always0~0 .lut_mask = 64'hFFFFFFFFAA55FFFF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y51_N1
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[0] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y51_N8
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~6 (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~6_combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [1] & ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~5_combout  & ( (!\CPU_RESET~input_o  & 
// (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~q )) # (\CPU_RESET~input_o  & ((!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [0] & 
// ((\hybrid_control_mixed_inst|S1 [31]))) # (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [0] & 
// (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~q )))) ) ) ) # ( !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [1] & ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~5_combout  & ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~q  ) ) ) # ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [1] & ( !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~5_combout  & ( 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~q  ) ) ) # ( !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [1] & ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~5_combout  & ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~q  ) ) )

	.dataa(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~q ),
	.datab(!\CPU_RESET~input_o ),
	.datac(!\hybrid_control_mixed_inst|S1 [31]),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [0]),
	.datae(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|counter [1]),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~6 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~6 .lut_mask = 64'h5555555555554755;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y55_N1
dffeas \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y55_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal (
// Equation(s):
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout  = ( \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q  & ( 
// (!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~6_combout ) # (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~q ) ) ) # ( 
// !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q  & ( (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~6_combout  & 
// \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|Equal0~6_combout ),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|debounce_inst|DB[0].db_core|r_switch_state~q ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|signal_prev~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal .extended_lut = "off";
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal .lut_mask = 64'h000F000FF0FFF0FF;
defparam \hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y60_N0
stratixiv_lcell_comb \hybrid_control_mixed_inst|CLK_jump_OR~2 (
// Equation(s):
// \hybrid_control_mixed_inst|CLK_jump_OR~2_combout  = ( \hybrid_control_mixed_inst|counter [1] & ( !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|CLK_jump_OR~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|CLK_jump_OR~2 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|CLK_jump_OR~2 .lut_mask = 64'h00000000F0F0F0F0;
defparam \hybrid_control_mixed_inst|CLK_jump_OR~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y60_N10
stratixiv_lcell_comb \hybrid_control_mixed_inst|CLK_jump_OR~1 (
// Equation(s):
// \hybrid_control_mixed_inst|CLK_jump_OR~1_combout  = ( !\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout  & ( \hybrid_control_mixed_inst|counter [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|CLK_jump_OR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|CLK_jump_OR~1 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|CLK_jump_OR~1 .lut_mask = 64'h0F0F0F0F00000000;
defparam \hybrid_control_mixed_inst|CLK_jump_OR~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y60_N34
stratixiv_lcell_comb \hybrid_control_mixed_inst|CLK_jump_OR~0 (
// Equation(s):
// \hybrid_control_mixed_inst|CLK_jump_OR~0_combout  = ( \hybrid_control_mixed_inst|CLK_jump_OR~2_combout  & ( \hybrid_control_mixed_inst|CLK_jump_OR~1_combout  ) ) # ( !\hybrid_control_mixed_inst|CLK_jump_OR~2_combout  & ( 
// \hybrid_control_mixed_inst|CLK_jump_OR~1_combout  & ( !\hybrid_control_mixed_inst|counter [0] ) ) ) # ( \hybrid_control_mixed_inst|CLK_jump_OR~2_combout  & ( !\hybrid_control_mixed_inst|CLK_jump_OR~1_combout  & ( \hybrid_control_mixed_inst|counter [0] ) ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|counter [0]),
	.datad(gnd),
	.datae(!\hybrid_control_mixed_inst|CLK_jump_OR~2_combout ),
	.dataf(!\hybrid_control_mixed_inst|CLK_jump_OR~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|CLK_jump_OR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|CLK_jump_OR~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|CLK_jump_OR~0 .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \hybrid_control_mixed_inst|CLK_jump_OR~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y60_N20
stratixiv_lcell_comb \hybrid_control_mixed_inst|CLK_jump_prev~feeder (
// Equation(s):
// \hybrid_control_mixed_inst|CLK_jump_prev~feeder_combout  = ( \hybrid_control_mixed_inst|CLK_jump~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|CLK_jump~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|CLK_jump_prev~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|CLK_jump_prev~feeder .extended_lut = "off";
defparam \hybrid_control_mixed_inst|CLK_jump_prev~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \hybrid_control_mixed_inst|CLK_jump_prev~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y60_N21
dffeas \hybrid_control_mixed_inst|CLK_jump_prev (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\hybrid_control_mixed_inst|CLK_jump_prev~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|CLK_jump_prev~q ),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|CLK_jump_prev .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|CLK_jump_prev .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y60_N38
stratixiv_lcell_comb \hybrid_control_mixed_inst|CLK_jump (
// Equation(s):
// \hybrid_control_mixed_inst|CLK_jump~combout  = LCELL(( \hybrid_control_mixed_inst|CLK_jump_OR~0_combout  & ( !\hybrid_control_mixed_inst|CLK_jump_prev~q  ) ) # ( !\hybrid_control_mixed_inst|CLK_jump_OR~0_combout  & ( 
// !\hybrid_control_mixed_inst|CLK_jump_prev~q  & ( (!\hybrid_control_mixed_inst|counter [1] & ((!\hybrid_control_mixed_inst|counter [0] & ((\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout ))) # 
// (\hybrid_control_mixed_inst|counter [0] & (\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout )))) ) ) ))

	.dataa(!\hybrid_control_mixed_inst|counter [1]),
	.datab(!\hybrid_control_mixed_inst|counter [0]),
	.datac(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[1].reg_core|o_signal~combout ),
	.datad(!\hybrid_control_mixed_inst|regularization_4bit_inst|REG[0].reg_core|o_signal~combout ),
	.datae(!\hybrid_control_mixed_inst|CLK_jump_OR~0_combout ),
	.dataf(!\hybrid_control_mixed_inst|CLK_jump_prev~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|CLK_jump~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|CLK_jump .extended_lut = "off";
defparam \hybrid_control_mixed_inst|CLK_jump .lut_mask = 64'h028AFFFF00000000;
defparam \hybrid_control_mixed_inst|CLK_jump .shared_arith = "off";
// synopsys translate_on

// Location: CLKCTRL_G12
stratixiv_clkena \hybrid_control_mixed_inst|CLK_jump~clkctrl (
	.inclk(\hybrid_control_mixed_inst|CLK_jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\hybrid_control_mixed_inst|CLK_jump~clkctrl_outclk ),
	.enaout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|CLK_jump~clkctrl .clock_type = "global clock";
defparam \hybrid_control_mixed_inst|CLK_jump~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: MLABCELL_X111_Y60_N2
stratixiv_lcell_comb \hybrid_control_mixed_inst|Add1~0 (
// Equation(s):
// \hybrid_control_mixed_inst|Add1~0_combout  = ( \hybrid_control_mixed_inst|Equal0~0_combout  & ( !\hybrid_control_mixed_inst|counter_prev [0] $ (\hybrid_control_mixed_inst|Equal0~1_combout ) ) ) # ( !\hybrid_control_mixed_inst|Equal0~0_combout  & ( 
// !\hybrid_control_mixed_inst|counter_prev [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\hybrid_control_mixed_inst|counter_prev [0]),
	.datad(!\hybrid_control_mixed_inst|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|Add1~0 .extended_lut = "off";
defparam \hybrid_control_mixed_inst|Add1~0 .lut_mask = 64'hF0F0F0F0F00FF00F;
defparam \hybrid_control_mixed_inst|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y60_N19
dffeas \hybrid_control_mixed_inst|counter[0] (
	.clk(\hybrid_control_mixed_inst|CLK_jump~clkctrl_outclk ),
	.d(gnd),
	.asdata(\hybrid_control_mixed_inst|Add1~0_combout ),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\hybrid_control_mixed_inst|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \hybrid_control_mixed_inst|counter[0] .is_wysiwyg = "true";
defparam \hybrid_control_mixed_inst|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X118_Y62_N16
stratixiv_lcell_comb \hybrid_control_mixed_inst|o_MOSFET[2] (
// Equation(s):
// \hybrid_control_mixed_inst|o_MOSFET [2] = ( \hybrid_control_mixed_inst|counter [1] & ( \hybrid_control_mixed_inst|counter [0] ) ) # ( !\hybrid_control_mixed_inst|counter [1] & ( \hybrid_control_mixed_inst|counter [0] ) ) # ( 
// \hybrid_control_mixed_inst|counter [1] & ( !\hybrid_control_mixed_inst|counter [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\hybrid_control_mixed_inst|counter [1]),
	.dataf(!\hybrid_control_mixed_inst|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\hybrid_control_mixed_inst|o_MOSFET [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \hybrid_control_mixed_inst|o_MOSFET[2] .extended_lut = "off";
defparam \hybrid_control_mixed_inst|o_MOSFET[2] .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \hybrid_control_mixed_inst|o_MOSFET[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X118_Y43_N16
stratixiv_lcell_comb \DAB_copy[0]~0 (
// Equation(s):
// \DAB_copy[0]~0_combout  = ( !\ADB_DATA[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ADB_DATA[0]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAB_copy[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAB_copy[0]~0 .extended_lut = "off";
defparam \DAB_copy[0]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \DAB_copy[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X118_Y43_N17
dffeas \DAB_copy[0] (
	.clk(\ADB_DCO~inputclkctrl_outclk ),
	.d(\DAB_copy[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DAB_copy[0]),
	.prn(vcc));
// synopsys translate_off
defparam \DAB_copy[0] .is_wysiwyg = "true";
defparam \DAB_copy[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X118_Y43_N28
stratixiv_lcell_comb \DAB_copy[1]~1 (
// Equation(s):
// \DAB_copy[1]~1_combout  = ( !\ADB_DATA[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADB_DATA[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAB_copy[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAB_copy[1]~1 .extended_lut = "off";
defparam \DAB_copy[1]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \DAB_copy[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X118_Y43_N29
dffeas \DAB_copy[1] (
	.clk(\ADB_DCO~inputclkctrl_outclk ),
	.d(\DAB_copy[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DAB_copy[1]),
	.prn(vcc));
// synopsys translate_off
defparam \DAB_copy[1] .is_wysiwyg = "true";
defparam \DAB_copy[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X118_Y42_N2
stratixiv_lcell_comb \DAB_copy[2]~2 (
// Equation(s):
// \DAB_copy[2]~2_combout  = ( !\ADB_DATA[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADB_DATA[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAB_copy[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAB_copy[2]~2 .extended_lut = "off";
defparam \DAB_copy[2]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \DAB_copy[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X118_Y42_N3
dffeas \DAB_copy[2] (
	.clk(\ADB_DCO~inputclkctrl_outclk ),
	.d(\DAB_copy[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DAB_copy[2]),
	.prn(vcc));
// synopsys translate_off
defparam \DAB_copy[2] .is_wysiwyg = "true";
defparam \DAB_copy[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X118_Y28_N32
stratixiv_lcell_comb \DAB_copy[3]~3 (
// Equation(s):
// \DAB_copy[3]~3_combout  = ( !\ADB_DATA[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADB_DATA[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAB_copy[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAB_copy[3]~3 .extended_lut = "off";
defparam \DAB_copy[3]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \DAB_copy[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X118_Y28_N33
dffeas \DAB_copy[3] (
	.clk(\ADB_DCO~inputclkctrl_outclk ),
	.d(\DAB_copy[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DAB_copy[3]),
	.prn(vcc));
// synopsys translate_off
defparam \DAB_copy[3] .is_wysiwyg = "true";
defparam \DAB_copy[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y42_N10
stratixiv_lcell_comb \DAB_copy[4]~4 (
// Equation(s):
// \DAB_copy[4]~4_combout  = ( !\ADB_DATA[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADB_DATA[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAB_copy[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAB_copy[4]~4 .extended_lut = "off";
defparam \DAB_copy[4]~4 .lut_mask = 64'hFFFFFFFF00000000;
defparam \DAB_copy[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y42_N11
dffeas \DAB_copy[4] (
	.clk(\ADB_DCO~inputclkctrl_outclk ),
	.d(\DAB_copy[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DAB_copy[4]),
	.prn(vcc));
// synopsys translate_off
defparam \DAB_copy[4] .is_wysiwyg = "true";
defparam \DAB_copy[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X117_Y42_N26
stratixiv_lcell_comb \DAB_copy[5]~5 (
// Equation(s):
// \DAB_copy[5]~5_combout  = ( !\ADB_DATA[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADB_DATA[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAB_copy[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAB_copy[5]~5 .extended_lut = "off";
defparam \DAB_copy[5]~5 .lut_mask = 64'hFFFFFFFF00000000;
defparam \DAB_copy[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X117_Y42_N27
dffeas \DAB_copy[5] (
	.clk(\ADB_DCO~inputclkctrl_outclk ),
	.d(\DAB_copy[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DAB_copy[5]),
	.prn(vcc));
// synopsys translate_off
defparam \DAB_copy[5] .is_wysiwyg = "true";
defparam \DAB_copy[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X1_Y39_N8
stratixiv_lcell_comb \DAB_copy[6]~6 (
// Equation(s):
// \DAB_copy[6]~6_combout  = ( !\ADB_DATA[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ADB_DATA[6]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAB_copy[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAB_copy[6]~6 .extended_lut = "off";
defparam \DAB_copy[6]~6 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \DAB_copy[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X1_Y39_N9
dffeas \DAB_copy[6] (
	.clk(\ADB_DCO~inputclkctrl_outclk ),
	.d(\DAB_copy[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DAB_copy[6]),
	.prn(vcc));
// synopsys translate_off
defparam \DAB_copy[6] .is_wysiwyg = "true";
defparam \DAB_copy[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y35_N0
stratixiv_lcell_comb \DAB_copy[7]~7 (
// Equation(s):
// \DAB_copy[7]~7_combout  = ( !\ADB_DATA[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ADB_DATA[7]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAB_copy[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAB_copy[7]~7 .extended_lut = "off";
defparam \DAB_copy[7]~7 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \DAB_copy[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y35_N1
dffeas \DAB_copy[7] (
	.clk(\ADB_DCO~inputclkctrl_outclk ),
	.d(\DAB_copy[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DAB_copy[7]),
	.prn(vcc));
// synopsys translate_off
defparam \DAB_copy[7] .is_wysiwyg = "true";
defparam \DAB_copy[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X118_Y56_N34
stratixiv_lcell_comb \DAB_copy[8]~8 (
// Equation(s):
// \DAB_copy[8]~8_combout  = ( !\ADB_DATA[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADB_DATA[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAB_copy[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAB_copy[8]~8 .extended_lut = "off";
defparam \DAB_copy[8]~8 .lut_mask = 64'hFFFFFFFF00000000;
defparam \DAB_copy[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X118_Y56_N35
dffeas \DAB_copy[8] (
	.clk(\ADB_DCO~inputclkctrl_outclk ),
	.d(\DAB_copy[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DAB_copy[8]),
	.prn(vcc));
// synopsys translate_off
defparam \DAB_copy[8] .is_wysiwyg = "true";
defparam \DAB_copy[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X118_Y43_N26
stratixiv_lcell_comb \DAB_copy[9]~9 (
// Equation(s):
// \DAB_copy[9]~9_combout  = ( !\ADB_DATA[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ADB_DATA[9]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAB_copy[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAB_copy[9]~9 .extended_lut = "off";
defparam \DAB_copy[9]~9 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \DAB_copy[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X118_Y43_N27
dffeas \DAB_copy[9] (
	.clk(\ADB_DCO~inputclkctrl_outclk ),
	.d(\DAB_copy[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DAB_copy[9]),
	.prn(vcc));
// synopsys translate_off
defparam \DAB_copy[9] .is_wysiwyg = "true";
defparam \DAB_copy[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X118_Y35_N32
stratixiv_lcell_comb \DAB_copy[10]~10 (
// Equation(s):
// \DAB_copy[10]~10_combout  = ( !\ADB_DATA[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ADB_DATA[10]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAB_copy[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAB_copy[10]~10 .extended_lut = "off";
defparam \DAB_copy[10]~10 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \DAB_copy[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X118_Y35_N33
dffeas \DAB_copy[10] (
	.clk(\ADB_DCO~inputclkctrl_outclk ),
	.d(\DAB_copy[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DAB_copy[10]),
	.prn(vcc));
// synopsys translate_off
defparam \DAB_copy[10] .is_wysiwyg = "true";
defparam \DAB_copy[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X118_Y56_N30
stratixiv_lcell_comb \DAB_copy[11]~11 (
// Equation(s):
// \DAB_copy[11]~11_combout  = ( !\ADB_DATA[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADB_DATA[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAB_copy[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAB_copy[11]~11 .extended_lut = "off";
defparam \DAB_copy[11]~11 .lut_mask = 64'hFFFFFFFF00000000;
defparam \DAB_copy[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X118_Y56_N31
dffeas \DAB_copy[11] (
	.clk(\ADB_DCO~inputclkctrl_outclk ),
	.d(\DAB_copy[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DAB_copy[11]),
	.prn(vcc));
// synopsys translate_off
defparam \DAB_copy[11] .is_wysiwyg = "true";
defparam \DAB_copy[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y42_N10
stratixiv_lcell_comb \DAB_copy[12]~12 (
// Equation(s):
// \DAB_copy[12]~12_combout  = ( !\ADB_DATA[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADB_DATA[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAB_copy[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAB_copy[12]~12 .extended_lut = "off";
defparam \DAB_copy[12]~12 .lut_mask = 64'hFFFFFFFF00000000;
defparam \DAB_copy[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X112_Y42_N11
dffeas \DAB_copy[12] (
	.clk(\ADB_DCO~inputclkctrl_outclk ),
	.d(\DAB_copy[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DAB_copy[12]),
	.prn(vcc));
// synopsys translate_off
defparam \DAB_copy[12] .is_wysiwyg = "true";
defparam \DAB_copy[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X118_Y42_N38
stratixiv_lcell_comb \DAB_copy[13]~feeder (
// Equation(s):
// \DAB_copy[13]~feeder_combout  = ( \ADB_DATA[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ADB_DATA[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DAB_copy[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DAB_copy[13]~feeder .extended_lut = "off";
defparam \DAB_copy[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DAB_copy[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X118_Y42_N39
dffeas \DAB_copy[13] (
	.clk(\ADB_DCO~inputclkctrl_outclk ),
	.d(\DAB_copy[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DAB_copy[13]),
	.prn(vcc));
// synopsys translate_off
defparam \DAB_copy[13] .is_wysiwyg = "true";
defparam \DAB_copy[13] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_PLLB1E1
stratixiv_clkena \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_e_ADC_BAT_V_CONVST (
	.inclk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk [3]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_e_ADC_BAT_V_CONVST_outclk ),
	.enaout());
// synopsys translate_off
defparam \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_e_ADC_BAT_V_CONVST .clock_type = "external clock output";
defparam \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_e_ADC_BAT_V_CONVST .ena_register_mode = "double register";
// synopsys translate_on

// Location: CLKCTRL_PLLB1E0
stratixiv_clkena \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_e_ADC_BAT_I_CONVST (
	.inclk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk [3]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_e_ADC_BAT_I_CONVST_outclk ),
	.enaout());
// synopsys translate_off
defparam \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_e_ADC_BAT_I_CONVST .clock_type = "external clock output";
defparam \PLL_inst|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_e_ADC_BAT_I_CONVST .ena_register_mode = "double register";
// synopsys translate_on

// Location: LABCELL_X115_Y57_N16
stratixiv_lcell_comb \counter_up_inst|cnt[0]~0 (
// Equation(s):
// \counter_up_inst|cnt[0]~0_combout  = !\counter_up_inst|cnt [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\counter_up_inst|cnt [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter_up_inst|cnt[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter_up_inst|cnt[0]~0 .extended_lut = "off";
defparam \counter_up_inst|cnt[0]~0 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \counter_up_inst|cnt[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y37_N0
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[0].db_core|Add0~1 (
// Equation(s):
// \debounce_SWITCH_inst|DB[0].db_core|Add0~1_sumout  = SUM(( \debounce_SWITCH_inst|DB[0].db_core|counter [0] ) + ( VCC ) + ( !VCC ))
// \debounce_SWITCH_inst|DB[0].db_core|Add0~2  = CARRY(( \debounce_SWITCH_inst|DB[0].db_core|counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[0].db_core|counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[0].db_core|Add0~1_sumout ),
	.cout(\debounce_SWITCH_inst|DB[0].db_core|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~1 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X119_Y36_N32
stratixiv_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X114_Y37_N20
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[0].db_core|Add0~41 (
// Equation(s):
// \debounce_SWITCH_inst|DB[0].db_core|Add0~41_sumout  = SUM(( \debounce_SWITCH_inst|DB[0].db_core|counter [10] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~38  ))
// \debounce_SWITCH_inst|DB[0].db_core|Add0~42  = CARRY(( \debounce_SWITCH_inst|DB[0].db_core|counter [10] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[0].db_core|counter [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[0].db_core|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[0].db_core|Add0~41_sumout ),
	.cout(\debounce_SWITCH_inst|DB[0].db_core|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~41 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y37_N22
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[0].db_core|Add0~45 (
// Equation(s):
// \debounce_SWITCH_inst|DB[0].db_core|Add0~45_sumout  = SUM(( \debounce_SWITCH_inst|DB[0].db_core|counter [11] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~42  ))
// \debounce_SWITCH_inst|DB[0].db_core|Add0~46  = CARRY(( \debounce_SWITCH_inst|DB[0].db_core|counter [11] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[0].db_core|counter [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[0].db_core|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[0].db_core|Add0~45_sumout ),
	.cout(\debounce_SWITCH_inst|DB[0].db_core|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~45 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y37_N23
dffeas \debounce_SWITCH_inst|DB[0].db_core|counter[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[0].db_core|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[0].db_core|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[11] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y37_N24
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[0].db_core|Add0~49 (
// Equation(s):
// \debounce_SWITCH_inst|DB[0].db_core|Add0~49_sumout  = SUM(( \debounce_SWITCH_inst|DB[0].db_core|counter [12] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~46  ))
// \debounce_SWITCH_inst|DB[0].db_core|Add0~50  = CARRY(( \debounce_SWITCH_inst|DB[0].db_core|counter [12] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[0].db_core|counter [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[0].db_core|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[0].db_core|Add0~49_sumout ),
	.cout(\debounce_SWITCH_inst|DB[0].db_core|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~49 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y37_N25
dffeas \debounce_SWITCH_inst|DB[0].db_core|counter[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[0].db_core|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[0].db_core|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[12] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y37_N26
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[0].db_core|Add0~53 (
// Equation(s):
// \debounce_SWITCH_inst|DB[0].db_core|Add0~53_sumout  = SUM(( \debounce_SWITCH_inst|DB[0].db_core|counter [13] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~50  ))
// \debounce_SWITCH_inst|DB[0].db_core|Add0~54  = CARRY(( \debounce_SWITCH_inst|DB[0].db_core|counter [13] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[0].db_core|counter [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[0].db_core|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[0].db_core|Add0~53_sumout ),
	.cout(\debounce_SWITCH_inst|DB[0].db_core|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~53 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y37_N27
dffeas \debounce_SWITCH_inst|DB[0].db_core|counter[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[0].db_core|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[0].db_core|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[13] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y37_N28
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[0].db_core|Add0~57 (
// Equation(s):
// \debounce_SWITCH_inst|DB[0].db_core|Add0~57_sumout  = SUM(( \debounce_SWITCH_inst|DB[0].db_core|counter [14] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~54  ))
// \debounce_SWITCH_inst|DB[0].db_core|Add0~58  = CARRY(( \debounce_SWITCH_inst|DB[0].db_core|counter [14] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[0].db_core|counter [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[0].db_core|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[0].db_core|Add0~57_sumout ),
	.cout(\debounce_SWITCH_inst|DB[0].db_core|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~57 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y37_N29
dffeas \debounce_SWITCH_inst|DB[0].db_core|counter[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[0].db_core|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[0].db_core|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[14] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y37_N30
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[0].db_core|Add0~61 (
// Equation(s):
// \debounce_SWITCH_inst|DB[0].db_core|Add0~61_sumout  = SUM(( \debounce_SWITCH_inst|DB[0].db_core|counter [15] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~58  ))
// \debounce_SWITCH_inst|DB[0].db_core|Add0~62  = CARRY(( \debounce_SWITCH_inst|DB[0].db_core|counter [15] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[0].db_core|counter [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[0].db_core|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[0].db_core|Add0~61_sumout ),
	.cout(\debounce_SWITCH_inst|DB[0].db_core|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~61 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y37_N31
dffeas \debounce_SWITCH_inst|DB[0].db_core|counter[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[0].db_core|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[0].db_core|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[15] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y37_N32
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[0].db_core|Add0~65 (
// Equation(s):
// \debounce_SWITCH_inst|DB[0].db_core|Add0~65_sumout  = SUM(( \debounce_SWITCH_inst|DB[0].db_core|counter [16] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~62  ))
// \debounce_SWITCH_inst|DB[0].db_core|Add0~66  = CARRY(( \debounce_SWITCH_inst|DB[0].db_core|counter [16] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[0].db_core|counter [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[0].db_core|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[0].db_core|Add0~65_sumout ),
	.cout(\debounce_SWITCH_inst|DB[0].db_core|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~65 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y37_N33
dffeas \debounce_SWITCH_inst|DB[0].db_core|counter[16] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[0].db_core|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[0].db_core|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[16] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y37_N34
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[0].db_core|Add0~69 (
// Equation(s):
// \debounce_SWITCH_inst|DB[0].db_core|Add0~69_sumout  = SUM(( \debounce_SWITCH_inst|DB[0].db_core|counter [17] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~66  ))
// \debounce_SWITCH_inst|DB[0].db_core|Add0~70  = CARRY(( \debounce_SWITCH_inst|DB[0].db_core|counter [17] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[0].db_core|counter [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[0].db_core|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[0].db_core|Add0~69_sumout ),
	.cout(\debounce_SWITCH_inst|DB[0].db_core|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~69 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y37_N35
dffeas \debounce_SWITCH_inst|DB[0].db_core|counter[17] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[0].db_core|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[0].db_core|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[17] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y37_N36
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[0].db_core|Add0~73 (
// Equation(s):
// \debounce_SWITCH_inst|DB[0].db_core|Add0~73_sumout  = SUM(( \debounce_SWITCH_inst|DB[0].db_core|counter [18] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~70  ))
// \debounce_SWITCH_inst|DB[0].db_core|Add0~74  = CARRY(( \debounce_SWITCH_inst|DB[0].db_core|counter [18] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[0].db_core|counter [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[0].db_core|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[0].db_core|Add0~73_sumout ),
	.cout(\debounce_SWITCH_inst|DB[0].db_core|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~73 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y37_N37
dffeas \debounce_SWITCH_inst|DB[0].db_core|counter[18] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[0].db_core|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[0].db_core|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[18] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y37_N38
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[0].db_core|Add0~77 (
// Equation(s):
// \debounce_SWITCH_inst|DB[0].db_core|Add0~77_sumout  = SUM(( \debounce_SWITCH_inst|DB[0].db_core|counter [19] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~74  ))
// \debounce_SWITCH_inst|DB[0].db_core|Add0~78  = CARRY(( \debounce_SWITCH_inst|DB[0].db_core|counter [19] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[0].db_core|counter [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[0].db_core|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[0].db_core|Add0~77_sumout ),
	.cout(\debounce_SWITCH_inst|DB[0].db_core|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~77 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y37_N39
dffeas \debounce_SWITCH_inst|DB[0].db_core|counter[19] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[0].db_core|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[0].db_core|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[19] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y36_N0
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[0].db_core|Add0~81 (
// Equation(s):
// \debounce_SWITCH_inst|DB[0].db_core|Add0~81_sumout  = SUM(( \debounce_SWITCH_inst|DB[0].db_core|counter [20] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~78  ))
// \debounce_SWITCH_inst|DB[0].db_core|Add0~82  = CARRY(( \debounce_SWITCH_inst|DB[0].db_core|counter [20] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[0].db_core|counter [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[0].db_core|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[0].db_core|Add0~81_sumout ),
	.cout(\debounce_SWITCH_inst|DB[0].db_core|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~81 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y36_N1
dffeas \debounce_SWITCH_inst|DB[0].db_core|counter[20] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[0].db_core|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[0].db_core|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[20] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y36_N2
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[0].db_core|Add0~85 (
// Equation(s):
// \debounce_SWITCH_inst|DB[0].db_core|Add0~85_sumout  = SUM(( \debounce_SWITCH_inst|DB[0].db_core|counter [21] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~82  ))
// \debounce_SWITCH_inst|DB[0].db_core|Add0~86  = CARRY(( \debounce_SWITCH_inst|DB[0].db_core|counter [21] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[0].db_core|counter [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[0].db_core|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[0].db_core|Add0~85_sumout ),
	.cout(\debounce_SWITCH_inst|DB[0].db_core|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~85 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y36_N3
dffeas \debounce_SWITCH_inst|DB[0].db_core|counter[21] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[0].db_core|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[0].db_core|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[21] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y36_N4
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[0].db_core|Add0~89 (
// Equation(s):
// \debounce_SWITCH_inst|DB[0].db_core|Add0~89_sumout  = SUM(( \debounce_SWITCH_inst|DB[0].db_core|counter [22] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~86  ))
// \debounce_SWITCH_inst|DB[0].db_core|Add0~90  = CARRY(( \debounce_SWITCH_inst|DB[0].db_core|counter [22] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[0].db_core|counter [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[0].db_core|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[0].db_core|Add0~89_sumout ),
	.cout(\debounce_SWITCH_inst|DB[0].db_core|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~89 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y36_N5
dffeas \debounce_SWITCH_inst|DB[0].db_core|counter[22] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[0].db_core|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[0].db_core|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[22] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y36_N6
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[0].db_core|Add0~93 (
// Equation(s):
// \debounce_SWITCH_inst|DB[0].db_core|Add0~93_sumout  = SUM(( \debounce_SWITCH_inst|DB[0].db_core|counter [23] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~90  ))
// \debounce_SWITCH_inst|DB[0].db_core|Add0~94  = CARRY(( \debounce_SWITCH_inst|DB[0].db_core|counter [23] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[0].db_core|counter [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[0].db_core|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[0].db_core|Add0~93_sumout ),
	.cout(\debounce_SWITCH_inst|DB[0].db_core|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~93 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~93 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y36_N7
dffeas \debounce_SWITCH_inst|DB[0].db_core|counter[23] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[0].db_core|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[0].db_core|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[23] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y36_N8
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[0].db_core|Add0~97 (
// Equation(s):
// \debounce_SWITCH_inst|DB[0].db_core|Add0~97_sumout  = SUM(( \debounce_SWITCH_inst|DB[0].db_core|counter [24] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~94  ))
// \debounce_SWITCH_inst|DB[0].db_core|Add0~98  = CARRY(( \debounce_SWITCH_inst|DB[0].db_core|counter [24] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[0].db_core|counter [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[0].db_core|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[0].db_core|Add0~97_sumout ),
	.cout(\debounce_SWITCH_inst|DB[0].db_core|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~97 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y36_N9
dffeas \debounce_SWITCH_inst|DB[0].db_core|counter[24] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[0].db_core|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[0].db_core|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[24] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y36_N10
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[0].db_core|Add0~101 (
// Equation(s):
// \debounce_SWITCH_inst|DB[0].db_core|Add0~101_sumout  = SUM(( \debounce_SWITCH_inst|DB[0].db_core|counter [25] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~98  ))
// \debounce_SWITCH_inst|DB[0].db_core|Add0~102  = CARRY(( \debounce_SWITCH_inst|DB[0].db_core|counter [25] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[0].db_core|counter [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[0].db_core|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[0].db_core|Add0~101_sumout ),
	.cout(\debounce_SWITCH_inst|DB[0].db_core|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~101 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~101 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y36_N11
dffeas \debounce_SWITCH_inst|DB[0].db_core|counter[25] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[0].db_core|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[0].db_core|counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[25] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y36_N12
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[0].db_core|Add0~105 (
// Equation(s):
// \debounce_SWITCH_inst|DB[0].db_core|Add0~105_sumout  = SUM(( \debounce_SWITCH_inst|DB[0].db_core|counter [26] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~102  ))
// \debounce_SWITCH_inst|DB[0].db_core|Add0~106  = CARRY(( \debounce_SWITCH_inst|DB[0].db_core|counter [26] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[0].db_core|counter [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[0].db_core|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[0].db_core|Add0~105_sumout ),
	.cout(\debounce_SWITCH_inst|DB[0].db_core|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~105 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~105 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y36_N13
dffeas \debounce_SWITCH_inst|DB[0].db_core|counter[26] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[0].db_core|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[0].db_core|counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[26] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y36_N14
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[0].db_core|Add0~109 (
// Equation(s):
// \debounce_SWITCH_inst|DB[0].db_core|Add0~109_sumout  = SUM(( \debounce_SWITCH_inst|DB[0].db_core|counter [27] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~106  ))
// \debounce_SWITCH_inst|DB[0].db_core|Add0~110  = CARRY(( \debounce_SWITCH_inst|DB[0].db_core|counter [27] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[0].db_core|counter [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[0].db_core|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[0].db_core|Add0~109_sumout ),
	.cout(\debounce_SWITCH_inst|DB[0].db_core|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~109 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~109 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y36_N15
dffeas \debounce_SWITCH_inst|DB[0].db_core|counter[27] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[0].db_core|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[0].db_core|counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[27] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y36_N16
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[0].db_core|Add0~113 (
// Equation(s):
// \debounce_SWITCH_inst|DB[0].db_core|Add0~113_sumout  = SUM(( \debounce_SWITCH_inst|DB[0].db_core|counter [28] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~110  ))
// \debounce_SWITCH_inst|DB[0].db_core|Add0~114  = CARRY(( \debounce_SWITCH_inst|DB[0].db_core|counter [28] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[0].db_core|counter [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[0].db_core|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[0].db_core|Add0~113_sumout ),
	.cout(\debounce_SWITCH_inst|DB[0].db_core|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~113 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~113 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y36_N17
dffeas \debounce_SWITCH_inst|DB[0].db_core|counter[28] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[0].db_core|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[0].db_core|counter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[28] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y36_N18
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[0].db_core|Add0~117 (
// Equation(s):
// \debounce_SWITCH_inst|DB[0].db_core|Add0~117_sumout  = SUM(( \debounce_SWITCH_inst|DB[0].db_core|counter [29] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~114  ))
// \debounce_SWITCH_inst|DB[0].db_core|Add0~118  = CARRY(( \debounce_SWITCH_inst|DB[0].db_core|counter [29] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[0].db_core|counter [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[0].db_core|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[0].db_core|Add0~117_sumout ),
	.cout(\debounce_SWITCH_inst|DB[0].db_core|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~117 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~117 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y36_N19
dffeas \debounce_SWITCH_inst|DB[0].db_core|counter[29] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[0].db_core|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[0].db_core|counter [29]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[29] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y36_N20
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[0].db_core|Add0~121 (
// Equation(s):
// \debounce_SWITCH_inst|DB[0].db_core|Add0~121_sumout  = SUM(( \debounce_SWITCH_inst|DB[0].db_core|counter [30] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~118  ))
// \debounce_SWITCH_inst|DB[0].db_core|Add0~122  = CARRY(( \debounce_SWITCH_inst|DB[0].db_core|counter [30] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[0].db_core|counter [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[0].db_core|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[0].db_core|Add0~121_sumout ),
	.cout(\debounce_SWITCH_inst|DB[0].db_core|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~121 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~121 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y36_N21
dffeas \debounce_SWITCH_inst|DB[0].db_core|counter[30] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[0].db_core|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[0].db_core|counter [30]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[30] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y36_N22
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[0].db_core|Add0~125 (
// Equation(s):
// \debounce_SWITCH_inst|DB[0].db_core|Add0~125_sumout  = SUM(( \debounce_SWITCH_inst|DB[0].db_core|counter [31] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[0].db_core|counter [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[0].db_core|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[0].db_core|Add0~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~125 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~125 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y36_N23
dffeas \debounce_SWITCH_inst|DB[0].db_core|counter[31] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[0].db_core|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[0].db_core|counter [31]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[31] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y36_N38
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~3 (
// Equation(s):
// \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~3_combout  = ( !\debounce_SWITCH_inst|DB[0].db_core|counter [19] & ( (!\debounce_SWITCH_inst|DB[0].db_core|counter [22] & (!\debounce_SWITCH_inst|DB[0].db_core|counter [21] & 
// (!\debounce_SWITCH_inst|DB[0].db_core|counter [31] & !\debounce_SWITCH_inst|DB[0].db_core|counter [20]))) ) )

	.dataa(!\debounce_SWITCH_inst|DB[0].db_core|counter [22]),
	.datab(!\debounce_SWITCH_inst|DB[0].db_core|counter [21]),
	.datac(!\debounce_SWITCH_inst|DB[0].db_core|counter [31]),
	.datad(!\debounce_SWITCH_inst|DB[0].db_core|counter [20]),
	.datae(gnd),
	.dataf(!\debounce_SWITCH_inst|DB[0].db_core|counter [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_SWITCH_inst|DB[0].db_core|r_switch_state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~3 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~3 .lut_mask = 64'h8000800000000000;
defparam \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y36_N34
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~2 (
// Equation(s):
// \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~2_combout  = ( !\debounce_SWITCH_inst|DB[0].db_core|counter [26] & ( !\debounce_SWITCH_inst|DB[0].db_core|counter [23] & ( (!\debounce_SWITCH_inst|DB[0].db_core|counter [28] & 
// (!\debounce_SWITCH_inst|DB[0].db_core|counter [25] & (!\debounce_SWITCH_inst|DB[0].db_core|counter [27] & !\debounce_SWITCH_inst|DB[0].db_core|counter [30]))) ) ) )

	.dataa(!\debounce_SWITCH_inst|DB[0].db_core|counter [28]),
	.datab(!\debounce_SWITCH_inst|DB[0].db_core|counter [25]),
	.datac(!\debounce_SWITCH_inst|DB[0].db_core|counter [27]),
	.datad(!\debounce_SWITCH_inst|DB[0].db_core|counter [30]),
	.datae(!\debounce_SWITCH_inst|DB[0].db_core|counter [26]),
	.dataf(!\debounce_SWITCH_inst|DB[0].db_core|counter [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_SWITCH_inst|DB[0].db_core|r_switch_state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~2 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~2 .lut_mask = 64'h8000000000000000;
defparam \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y36_N24
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~4 (
// Equation(s):
// \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~4_combout  = ( !\debounce_SWITCH_inst|DB[0].db_core|counter [13] & ( !\debounce_SWITCH_inst|DB[0].db_core|counter [14] & ( (!\debounce_SWITCH_inst|DB[0].db_core|counter [16] & 
// (!\debounce_SWITCH_inst|DB[0].db_core|counter [17] & !\debounce_SWITCH_inst|DB[0].db_core|counter [15])) ) ) )

	.dataa(gnd),
	.datab(!\debounce_SWITCH_inst|DB[0].db_core|counter [16]),
	.datac(!\debounce_SWITCH_inst|DB[0].db_core|counter [17]),
	.datad(!\debounce_SWITCH_inst|DB[0].db_core|counter [15]),
	.datae(!\debounce_SWITCH_inst|DB[0].db_core|counter [13]),
	.dataf(!\debounce_SWITCH_inst|DB[0].db_core|counter [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_SWITCH_inst|DB[0].db_core|r_switch_state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~4 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~4 .lut_mask = 64'hC000000000000000;
defparam \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y36_N30
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~5 (
// Equation(s):
// \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~5_combout  = ( !\debounce_SWITCH_inst|DB[0].db_core|counter [29] & ( \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~4_combout  & ( (\debounce_SWITCH_inst|DB[0].db_core|r_switch_state~3_combout  & 
// (!\debounce_SWITCH_inst|DB[0].db_core|counter [18] & (\debounce_SWITCH_inst|DB[0].db_core|r_switch_state~2_combout  & !\debounce_SWITCH_inst|DB[0].db_core|counter [24]))) ) ) )

	.dataa(!\debounce_SWITCH_inst|DB[0].db_core|r_switch_state~3_combout ),
	.datab(!\debounce_SWITCH_inst|DB[0].db_core|counter [18]),
	.datac(!\debounce_SWITCH_inst|DB[0].db_core|r_switch_state~2_combout ),
	.datad(!\debounce_SWITCH_inst|DB[0].db_core|counter [24]),
	.datae(!\debounce_SWITCH_inst|DB[0].db_core|counter [29]),
	.dataf(!\debounce_SWITCH_inst|DB[0].db_core|r_switch_state~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_SWITCH_inst|DB[0].db_core|r_switch_state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~5 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~5 .lut_mask = 64'h0000000004000000;
defparam \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y37_N36
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[0].db_core|always0~0 (
// Equation(s):
// \debounce_SWITCH_inst|DB[0].db_core|always0~0_combout  = ( \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~5_combout  & ( (!\SW[0]~input_o  $ (\debounce_SWITCH_inst|DB[0].db_core|r_switch_state~q )) # 
// (\debounce_SWITCH_inst|DB[0].db_core|LessThan0~0_combout ) ) ) # ( !\debounce_SWITCH_inst|DB[0].db_core|r_switch_state~5_combout  )

	.dataa(gnd),
	.datab(!\SW[0]~input_o ),
	.datac(!\debounce_SWITCH_inst|DB[0].db_core|LessThan0~0_combout ),
	.datad(!\debounce_SWITCH_inst|DB[0].db_core|r_switch_state~q ),
	.datae(gnd),
	.dataf(!\debounce_SWITCH_inst|DB[0].db_core|r_switch_state~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_SWITCH_inst|DB[0].db_core|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|always0~0 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[0].db_core|always0~0 .lut_mask = 64'hFFFFFFFFCF3FCF3F;
defparam \debounce_SWITCH_inst|DB[0].db_core|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y37_N1
dffeas \debounce_SWITCH_inst|DB[0].db_core|counter[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[0].db_core|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[0].db_core|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[0] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y37_N2
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[0].db_core|Add0~5 (
// Equation(s):
// \debounce_SWITCH_inst|DB[0].db_core|Add0~5_sumout  = SUM(( \debounce_SWITCH_inst|DB[0].db_core|counter [1] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~2  ))
// \debounce_SWITCH_inst|DB[0].db_core|Add0~6  = CARRY(( \debounce_SWITCH_inst|DB[0].db_core|counter [1] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[0].db_core|counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[0].db_core|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[0].db_core|Add0~5_sumout ),
	.cout(\debounce_SWITCH_inst|DB[0].db_core|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~5 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y37_N3
dffeas \debounce_SWITCH_inst|DB[0].db_core|counter[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[0].db_core|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[0].db_core|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[1] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y37_N4
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[0].db_core|Add0~9 (
// Equation(s):
// \debounce_SWITCH_inst|DB[0].db_core|Add0~9_sumout  = SUM(( \debounce_SWITCH_inst|DB[0].db_core|counter [2] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~6  ))
// \debounce_SWITCH_inst|DB[0].db_core|Add0~10  = CARRY(( \debounce_SWITCH_inst|DB[0].db_core|counter [2] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[0].db_core|counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[0].db_core|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[0].db_core|Add0~9_sumout ),
	.cout(\debounce_SWITCH_inst|DB[0].db_core|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~9 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y37_N5
dffeas \debounce_SWITCH_inst|DB[0].db_core|counter[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[0].db_core|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[0].db_core|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[2] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y37_N6
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[0].db_core|Add0~13 (
// Equation(s):
// \debounce_SWITCH_inst|DB[0].db_core|Add0~13_sumout  = SUM(( \debounce_SWITCH_inst|DB[0].db_core|counter [3] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~10  ))
// \debounce_SWITCH_inst|DB[0].db_core|Add0~14  = CARRY(( \debounce_SWITCH_inst|DB[0].db_core|counter [3] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[0].db_core|counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[0].db_core|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[0].db_core|Add0~13_sumout ),
	.cout(\debounce_SWITCH_inst|DB[0].db_core|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~13 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y37_N7
dffeas \debounce_SWITCH_inst|DB[0].db_core|counter[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[0].db_core|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[0].db_core|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[3] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y37_N8
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[0].db_core|Add0~17 (
// Equation(s):
// \debounce_SWITCH_inst|DB[0].db_core|Add0~17_sumout  = SUM(( \debounce_SWITCH_inst|DB[0].db_core|counter [4] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~14  ))
// \debounce_SWITCH_inst|DB[0].db_core|Add0~18  = CARRY(( \debounce_SWITCH_inst|DB[0].db_core|counter [4] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[0].db_core|counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[0].db_core|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[0].db_core|Add0~17_sumout ),
	.cout(\debounce_SWITCH_inst|DB[0].db_core|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~17 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y37_N9
dffeas \debounce_SWITCH_inst|DB[0].db_core|counter[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[0].db_core|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[0].db_core|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[4] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y37_N10
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[0].db_core|Add0~21 (
// Equation(s):
// \debounce_SWITCH_inst|DB[0].db_core|Add0~21_sumout  = SUM(( \debounce_SWITCH_inst|DB[0].db_core|counter [5] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~18  ))
// \debounce_SWITCH_inst|DB[0].db_core|Add0~22  = CARRY(( \debounce_SWITCH_inst|DB[0].db_core|counter [5] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[0].db_core|counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[0].db_core|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[0].db_core|Add0~21_sumout ),
	.cout(\debounce_SWITCH_inst|DB[0].db_core|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~21 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y37_N11
dffeas \debounce_SWITCH_inst|DB[0].db_core|counter[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[0].db_core|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[0].db_core|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[5] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y37_N12
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[0].db_core|Add0~25 (
// Equation(s):
// \debounce_SWITCH_inst|DB[0].db_core|Add0~25_sumout  = SUM(( \debounce_SWITCH_inst|DB[0].db_core|counter [6] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~22  ))
// \debounce_SWITCH_inst|DB[0].db_core|Add0~26  = CARRY(( \debounce_SWITCH_inst|DB[0].db_core|counter [6] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[0].db_core|counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[0].db_core|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[0].db_core|Add0~25_sumout ),
	.cout(\debounce_SWITCH_inst|DB[0].db_core|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~25 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y37_N13
dffeas \debounce_SWITCH_inst|DB[0].db_core|counter[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[0].db_core|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[0].db_core|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[6] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y37_N14
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[0].db_core|Add0~29 (
// Equation(s):
// \debounce_SWITCH_inst|DB[0].db_core|Add0~29_sumout  = SUM(( \debounce_SWITCH_inst|DB[0].db_core|counter [7] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~26  ))
// \debounce_SWITCH_inst|DB[0].db_core|Add0~30  = CARRY(( \debounce_SWITCH_inst|DB[0].db_core|counter [7] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[0].db_core|counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[0].db_core|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[0].db_core|Add0~29_sumout ),
	.cout(\debounce_SWITCH_inst|DB[0].db_core|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~29 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y37_N15
dffeas \debounce_SWITCH_inst|DB[0].db_core|counter[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[0].db_core|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[0].db_core|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[7] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y37_N16
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[0].db_core|Add0~33 (
// Equation(s):
// \debounce_SWITCH_inst|DB[0].db_core|Add0~33_sumout  = SUM(( \debounce_SWITCH_inst|DB[0].db_core|counter [8] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~30  ))
// \debounce_SWITCH_inst|DB[0].db_core|Add0~34  = CARRY(( \debounce_SWITCH_inst|DB[0].db_core|counter [8] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[0].db_core|counter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[0].db_core|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[0].db_core|Add0~33_sumout ),
	.cout(\debounce_SWITCH_inst|DB[0].db_core|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~33 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y37_N17
dffeas \debounce_SWITCH_inst|DB[0].db_core|counter[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[0].db_core|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[0].db_core|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[8] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y37_N18
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[0].db_core|Add0~37 (
// Equation(s):
// \debounce_SWITCH_inst|DB[0].db_core|Add0~37_sumout  = SUM(( \debounce_SWITCH_inst|DB[0].db_core|counter [9] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~34  ))
// \debounce_SWITCH_inst|DB[0].db_core|Add0~38  = CARRY(( \debounce_SWITCH_inst|DB[0].db_core|counter [9] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[0].db_core|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[0].db_core|counter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[0].db_core|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[0].db_core|Add0~37_sumout ),
	.cout(\debounce_SWITCH_inst|DB[0].db_core|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~37 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[0].db_core|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y37_N19
dffeas \debounce_SWITCH_inst|DB[0].db_core|counter[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[0].db_core|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[0].db_core|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[9] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y37_N21
dffeas \debounce_SWITCH_inst|DB[0].db_core|counter[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[0].db_core|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[0].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[0].db_core|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[10] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[0].db_core|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y37_N32
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~1 (
// Equation(s):
// \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~1_combout  = ( \debounce_SWITCH_inst|DB[0].db_core|counter [7] & ( (\debounce_SWITCH_inst|DB[0].db_core|counter [9] & \debounce_SWITCH_inst|DB[0].db_core|counter [8]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_SWITCH_inst|DB[0].db_core|counter [9]),
	.datad(!\debounce_SWITCH_inst|DB[0].db_core|counter [8]),
	.datae(gnd),
	.dataf(!\debounce_SWITCH_inst|DB[0].db_core|counter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_SWITCH_inst|DB[0].db_core|r_switch_state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~1 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~1 .lut_mask = 64'h00000000000F000F;
defparam \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y37_N38
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~0 (
// Equation(s):
// \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~0_combout  = ( !\debounce_SWITCH_inst|DB[0].db_core|counter [6] & ( (!\debounce_SWITCH_inst|DB[0].db_core|counter [5] & !\debounce_SWITCH_inst|DB[0].db_core|counter [4]) ) )

	.dataa(!\debounce_SWITCH_inst|DB[0].db_core|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[0].db_core|counter [4]),
	.datae(gnd),
	.dataf(!\debounce_SWITCH_inst|DB[0].db_core|counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_SWITCH_inst|DB[0].db_core|r_switch_state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~0 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~0 .lut_mask = 64'hAA00AA0000000000;
defparam \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y37_N20
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[0].db_core|LessThan0~0 (
// Equation(s):
// \debounce_SWITCH_inst|DB[0].db_core|LessThan0~0_combout  = ( \debounce_SWITCH_inst|DB[0].db_core|counter [3] & ( \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~0_combout  & ( (\debounce_SWITCH_inst|DB[0].db_core|counter [12] & 
// (((\debounce_SWITCH_inst|DB[0].db_core|r_switch_state~1_combout ) # (\debounce_SWITCH_inst|DB[0].db_core|counter [11])) # (\debounce_SWITCH_inst|DB[0].db_core|counter [10]))) ) ) ) # ( !\debounce_SWITCH_inst|DB[0].db_core|counter [3] & ( 
// \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~0_combout  & ( (\debounce_SWITCH_inst|DB[0].db_core|counter [12] & ((\debounce_SWITCH_inst|DB[0].db_core|counter [11]) # (\debounce_SWITCH_inst|DB[0].db_core|counter [10]))) ) ) ) # ( 
// \debounce_SWITCH_inst|DB[0].db_core|counter [3] & ( !\debounce_SWITCH_inst|DB[0].db_core|r_switch_state~0_combout  & ( (\debounce_SWITCH_inst|DB[0].db_core|counter [12] & (((\debounce_SWITCH_inst|DB[0].db_core|r_switch_state~1_combout ) # 
// (\debounce_SWITCH_inst|DB[0].db_core|counter [11])) # (\debounce_SWITCH_inst|DB[0].db_core|counter [10]))) ) ) ) # ( !\debounce_SWITCH_inst|DB[0].db_core|counter [3] & ( !\debounce_SWITCH_inst|DB[0].db_core|r_switch_state~0_combout  & ( 
// (\debounce_SWITCH_inst|DB[0].db_core|counter [12] & (((\debounce_SWITCH_inst|DB[0].db_core|r_switch_state~1_combout ) # (\debounce_SWITCH_inst|DB[0].db_core|counter [11])) # (\debounce_SWITCH_inst|DB[0].db_core|counter [10]))) ) ) )

	.dataa(!\debounce_SWITCH_inst|DB[0].db_core|counter [10]),
	.datab(!\debounce_SWITCH_inst|DB[0].db_core|counter [11]),
	.datac(!\debounce_SWITCH_inst|DB[0].db_core|r_switch_state~1_combout ),
	.datad(!\debounce_SWITCH_inst|DB[0].db_core|counter [12]),
	.datae(!\debounce_SWITCH_inst|DB[0].db_core|counter [3]),
	.dataf(!\debounce_SWITCH_inst|DB[0].db_core|r_switch_state~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_SWITCH_inst|DB[0].db_core|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|LessThan0~0 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[0].db_core|LessThan0~0 .lut_mask = 64'h007F007F0077007F;
defparam \debounce_SWITCH_inst|DB[0].db_core|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y37_N34
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~6 (
// Equation(s):
// \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~6_combout  = ( \debounce_SWITCH_inst|DB[0].db_core|counter [12] & ( (!\debounce_SWITCH_inst|DB[0].db_core|counter [2] & (!\debounce_SWITCH_inst|DB[0].db_core|counter [1] & (\CPU_RESET~input_o  & 
// \debounce_SWITCH_inst|DB[0].db_core|counter [3]))) ) )

	.dataa(!\debounce_SWITCH_inst|DB[0].db_core|counter [2]),
	.datab(!\debounce_SWITCH_inst|DB[0].db_core|counter [1]),
	.datac(!\CPU_RESET~input_o ),
	.datad(!\debounce_SWITCH_inst|DB[0].db_core|counter [3]),
	.datae(gnd),
	.dataf(!\debounce_SWITCH_inst|DB[0].db_core|counter [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_SWITCH_inst|DB[0].db_core|r_switch_state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~6 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~6 .lut_mask = 64'h0000000000080008;
defparam \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y37_N26
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~7 (
// Equation(s):
// \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~7_combout  = ( !\debounce_SWITCH_inst|DB[0].db_core|counter [0] & ( \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~1_combout  & ( (!\debounce_SWITCH_inst|DB[0].db_core|counter [11] & 
// (\debounce_SWITCH_inst|DB[0].db_core|r_switch_state~6_combout  & !\debounce_SWITCH_inst|DB[0].db_core|counter [10])) ) ) )

	.dataa(gnd),
	.datab(!\debounce_SWITCH_inst|DB[0].db_core|counter [11]),
	.datac(!\debounce_SWITCH_inst|DB[0].db_core|r_switch_state~6_combout ),
	.datad(!\debounce_SWITCH_inst|DB[0].db_core|counter [10]),
	.datae(!\debounce_SWITCH_inst|DB[0].db_core|counter [0]),
	.dataf(!\debounce_SWITCH_inst|DB[0].db_core|r_switch_state~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_SWITCH_inst|DB[0].db_core|r_switch_state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~7 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~7 .lut_mask = 64'h000000000C000000;
defparam \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y37_N16
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~8 (
// Equation(s):
// \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~8_combout  = ( \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~q  & ( \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~5_combout  & ( (!\debounce_SWITCH_inst|DB[0].db_core|LessThan0~0_combout ) # 
// ((!\debounce_SWITCH_inst|DB[0].db_core|r_switch_state~7_combout ) # ((!\debounce_SWITCH_inst|DB[0].db_core|r_switch_state~0_combout ) # (\SW[0]~input_o ))) ) ) ) # ( !\debounce_SWITCH_inst|DB[0].db_core|r_switch_state~q  & ( 
// \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~5_combout  & ( (\debounce_SWITCH_inst|DB[0].db_core|LessThan0~0_combout  & (\debounce_SWITCH_inst|DB[0].db_core|r_switch_state~7_combout  & (\debounce_SWITCH_inst|DB[0].db_core|r_switch_state~0_combout  & 
// \SW[0]~input_o ))) ) ) ) # ( \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~q  & ( !\debounce_SWITCH_inst|DB[0].db_core|r_switch_state~5_combout  ) )

	.dataa(!\debounce_SWITCH_inst|DB[0].db_core|LessThan0~0_combout ),
	.datab(!\debounce_SWITCH_inst|DB[0].db_core|r_switch_state~7_combout ),
	.datac(!\debounce_SWITCH_inst|DB[0].db_core|r_switch_state~0_combout ),
	.datad(!\SW[0]~input_o ),
	.datae(!\debounce_SWITCH_inst|DB[0].db_core|r_switch_state~q ),
	.dataf(!\debounce_SWITCH_inst|DB[0].db_core|r_switch_state~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_SWITCH_inst|DB[0].db_core|r_switch_state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~8 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~8 .lut_mask = 64'h0000FFFF0001FEFF;
defparam \debounce_SWITCH_inst|DB[0].db_core|r_switch_state~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y37_N17
dffeas \debounce_SWITCH_inst|DB[0].db_core|r_switch_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[0].db_core|r_switch_state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[0].db_core|r_switch_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[0].db_core|r_switch_state .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[0].db_core|r_switch_state .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y57_N28
stratixiv_lcell_comb \counter_up_inst|Add0~17 (
// Equation(s):
// \counter_up_inst|Add0~17_sumout  = SUM(( \counter_up_inst|cnt [5] ) + ( GND ) + ( \counter_up_inst|Add0~14  ))
// \counter_up_inst|Add0~18  = CARRY(( \counter_up_inst|cnt [5] ) + ( GND ) + ( \counter_up_inst|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\counter_up_inst|cnt [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\counter_up_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\counter_up_inst|Add0~17_sumout ),
	.cout(\counter_up_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \counter_up_inst|Add0~17 .extended_lut = "off";
defparam \counter_up_inst|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \counter_up_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y57_N30
stratixiv_lcell_comb \counter_up_inst|Add0~21 (
// Equation(s):
// \counter_up_inst|Add0~21_sumout  = SUM(( \counter_up_inst|cnt [6] ) + ( GND ) + ( \counter_up_inst|Add0~18  ))
// \counter_up_inst|Add0~22  = CARRY(( \counter_up_inst|cnt [6] ) + ( GND ) + ( \counter_up_inst|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\counter_up_inst|cnt [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\counter_up_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\counter_up_inst|Add0~21_sumout ),
	.cout(\counter_up_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \counter_up_inst|Add0~21 .extended_lut = "off";
defparam \counter_up_inst|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \counter_up_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y57_N31
dffeas \counter_up_inst|cnt[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\counter_up_inst|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\debounce_SWITCH_inst|DB[0].db_core|r_switch_state~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter_up_inst|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_up_inst|cnt[6] .is_wysiwyg = "true";
defparam \counter_up_inst|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y57_N32
stratixiv_lcell_comb \counter_up_inst|Add0~25 (
// Equation(s):
// \counter_up_inst|Add0~25_sumout  = SUM(( \counter_up_inst|cnt [7] ) + ( GND ) + ( \counter_up_inst|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\counter_up_inst|cnt [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\counter_up_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\counter_up_inst|Add0~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter_up_inst|Add0~25 .extended_lut = "off";
defparam \counter_up_inst|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \counter_up_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y57_N33
dffeas \counter_up_inst|cnt[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\counter_up_inst|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\debounce_SWITCH_inst|DB[0].db_core|r_switch_state~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter_up_inst|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_up_inst|cnt[7] .is_wysiwyg = "true";
defparam \counter_up_inst|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y55_N34
stratixiv_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = ( !\counter_up_inst|cnt [6] & ( !\counter_up_inst|cnt [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\counter_up_inst|cnt [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\counter_up_inst|cnt [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~0 .extended_lut = "off";
defparam \LessThan0~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y57_N34
stratixiv_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = ( \counter_up_inst|cnt [1] & ( \counter_up_inst|cnt [4] ) ) # ( !\counter_up_inst|cnt [1] & ( (\counter_up_inst|cnt [4] & (((\counter_up_inst|cnt [2]) # (\counter_up_inst|cnt [0])) # (\counter_up_inst|cnt [3]))) ) )

	.dataa(!\counter_up_inst|cnt [3]),
	.datab(!\counter_up_inst|cnt [0]),
	.datac(!\counter_up_inst|cnt [4]),
	.datad(!\counter_up_inst|cnt [2]),
	.datae(gnd),
	.dataf(!\counter_up_inst|cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~0 .extended_lut = "off";
defparam \LessThan1~0 .lut_mask = 64'h070F070F0F0F0F0F;
defparam \LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y57_N0
stratixiv_lcell_comb \comb~0 (
// Equation(s):
// \comb~0_combout  = ( !\counter_up_inst|cnt [5] & ( (\debounce_SWITCH_inst|DB[0].db_core|r_switch_state~q  & (\LessThan0~0_combout  & !\LessThan1~0_combout )) ) )

	.dataa(!\debounce_SWITCH_inst|DB[0].db_core|r_switch_state~q ),
	.datab(gnd),
	.datac(!\LessThan0~0_combout ),
	.datad(!\LessThan1~0_combout ),
	.datae(gnd),
	.dataf(!\counter_up_inst|cnt [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \comb~0 .extended_lut = "off";
defparam \comb~0 .lut_mask = 64'h0500050000000000;
defparam \comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y57_N17
dffeas \counter_up_inst|cnt[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\counter_up_inst|cnt[0]~0_combout ),
	.asdata(vcc),
	.clrn(\debounce_SWITCH_inst|DB[0].db_core|r_switch_state~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter_up_inst|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_up_inst|cnt[0] .is_wysiwyg = "true";
defparam \counter_up_inst|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y57_N20
stratixiv_lcell_comb \counter_up_inst|Add0~1 (
// Equation(s):
// \counter_up_inst|Add0~1_sumout  = SUM(( \counter_up_inst|cnt [1] ) + ( \counter_up_inst|cnt [0] ) + ( !VCC ))
// \counter_up_inst|Add0~2  = CARRY(( \counter_up_inst|cnt [1] ) + ( \counter_up_inst|cnt [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\counter_up_inst|cnt [1]),
	.datae(gnd),
	.dataf(!\counter_up_inst|cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\counter_up_inst|Add0~1_sumout ),
	.cout(\counter_up_inst|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \counter_up_inst|Add0~1 .extended_lut = "off";
defparam \counter_up_inst|Add0~1 .lut_mask = 64'h0000FF00000000FF;
defparam \counter_up_inst|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y57_N21
dffeas \counter_up_inst|cnt[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\counter_up_inst|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\debounce_SWITCH_inst|DB[0].db_core|r_switch_state~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter_up_inst|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_up_inst|cnt[1] .is_wysiwyg = "true";
defparam \counter_up_inst|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y57_N22
stratixiv_lcell_comb \counter_up_inst|Add0~5 (
// Equation(s):
// \counter_up_inst|Add0~5_sumout  = SUM(( \counter_up_inst|cnt [2] ) + ( GND ) + ( \counter_up_inst|Add0~2  ))
// \counter_up_inst|Add0~6  = CARRY(( \counter_up_inst|cnt [2] ) + ( GND ) + ( \counter_up_inst|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\counter_up_inst|cnt [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\counter_up_inst|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\counter_up_inst|Add0~5_sumout ),
	.cout(\counter_up_inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \counter_up_inst|Add0~5 .extended_lut = "off";
defparam \counter_up_inst|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \counter_up_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y57_N23
dffeas \counter_up_inst|cnt[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\counter_up_inst|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\debounce_SWITCH_inst|DB[0].db_core|r_switch_state~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter_up_inst|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_up_inst|cnt[2] .is_wysiwyg = "true";
defparam \counter_up_inst|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y57_N24
stratixiv_lcell_comb \counter_up_inst|Add0~9 (
// Equation(s):
// \counter_up_inst|Add0~9_sumout  = SUM(( \counter_up_inst|cnt [3] ) + ( GND ) + ( \counter_up_inst|Add0~6  ))
// \counter_up_inst|Add0~10  = CARRY(( \counter_up_inst|cnt [3] ) + ( GND ) + ( \counter_up_inst|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\counter_up_inst|cnt [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\counter_up_inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\counter_up_inst|Add0~9_sumout ),
	.cout(\counter_up_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \counter_up_inst|Add0~9 .extended_lut = "off";
defparam \counter_up_inst|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \counter_up_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y57_N25
dffeas \counter_up_inst|cnt[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\counter_up_inst|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\debounce_SWITCH_inst|DB[0].db_core|r_switch_state~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter_up_inst|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_up_inst|cnt[3] .is_wysiwyg = "true";
defparam \counter_up_inst|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y57_N26
stratixiv_lcell_comb \counter_up_inst|Add0~13 (
// Equation(s):
// \counter_up_inst|Add0~13_sumout  = SUM(( \counter_up_inst|cnt [4] ) + ( GND ) + ( \counter_up_inst|Add0~10  ))
// \counter_up_inst|Add0~14  = CARRY(( \counter_up_inst|cnt [4] ) + ( GND ) + ( \counter_up_inst|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\counter_up_inst|cnt [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\counter_up_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\counter_up_inst|Add0~13_sumout ),
	.cout(\counter_up_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \counter_up_inst|Add0~13 .extended_lut = "off";
defparam \counter_up_inst|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \counter_up_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y57_N27
dffeas \counter_up_inst|cnt[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\counter_up_inst|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\debounce_SWITCH_inst|DB[0].db_core|r_switch_state~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter_up_inst|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_up_inst|cnt[4] .is_wysiwyg = "true";
defparam \counter_up_inst|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X115_Y57_N29
dffeas \counter_up_inst|cnt[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\counter_up_inst|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\debounce_SWITCH_inst|DB[0].db_core|r_switch_state~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\counter_up_inst|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_up_inst|cnt[5] .is_wysiwyg = "true";
defparam \counter_up_inst|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X119_Y58_N94
stratixiv_io_ibuf \DSW[2]~input (
	.i(DSW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DSW[2]~input_o ));
// synopsys translate_off
defparam \DSW[2]~input .bus_hold = "false";
defparam \DSW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X119_Y62_N32
stratixiv_io_ibuf \DSW[3]~input (
	.i(DSW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DSW[3]~input_o ));
// synopsys translate_off
defparam \DSW[3]~input .bus_hold = "false";
defparam \DSW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X114_Y58_N0
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[1].db_core|Add0~1 (
// Equation(s):
// \debounce_SWITCH_inst|DB[1].db_core|Add0~1_sumout  = SUM(( \debounce_SWITCH_inst|DB[1].db_core|counter [0] ) + ( VCC ) + ( !VCC ))
// \debounce_SWITCH_inst|DB[1].db_core|Add0~2  = CARRY(( \debounce_SWITCH_inst|DB[1].db_core|counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[1].db_core|counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[1].db_core|Add0~1_sumout ),
	.cout(\debounce_SWITCH_inst|DB[1].db_core|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~1 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X119_Y58_N63
stratixiv_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X114_Y58_N20
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[1].db_core|Add0~41 (
// Equation(s):
// \debounce_SWITCH_inst|DB[1].db_core|Add0~41_sumout  = SUM(( \debounce_SWITCH_inst|DB[1].db_core|counter [10] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~38  ))
// \debounce_SWITCH_inst|DB[1].db_core|Add0~42  = CARRY(( \debounce_SWITCH_inst|DB[1].db_core|counter [10] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[1].db_core|counter [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[1].db_core|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[1].db_core|Add0~41_sumout ),
	.cout(\debounce_SWITCH_inst|DB[1].db_core|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~41 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y58_N22
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[1].db_core|Add0~45 (
// Equation(s):
// \debounce_SWITCH_inst|DB[1].db_core|Add0~45_sumout  = SUM(( \debounce_SWITCH_inst|DB[1].db_core|counter [11] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~42  ))
// \debounce_SWITCH_inst|DB[1].db_core|Add0~46  = CARRY(( \debounce_SWITCH_inst|DB[1].db_core|counter [11] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[1].db_core|counter [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[1].db_core|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[1].db_core|Add0~45_sumout ),
	.cout(\debounce_SWITCH_inst|DB[1].db_core|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~45 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y58_N23
dffeas \debounce_SWITCH_inst|DB[1].db_core|counter[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[1].db_core|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[1].db_core|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[11] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y58_N24
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[1].db_core|Add0~49 (
// Equation(s):
// \debounce_SWITCH_inst|DB[1].db_core|Add0~49_sumout  = SUM(( \debounce_SWITCH_inst|DB[1].db_core|counter [12] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~46  ))
// \debounce_SWITCH_inst|DB[1].db_core|Add0~50  = CARRY(( \debounce_SWITCH_inst|DB[1].db_core|counter [12] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[1].db_core|counter [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[1].db_core|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[1].db_core|Add0~49_sumout ),
	.cout(\debounce_SWITCH_inst|DB[1].db_core|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~49 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y58_N25
dffeas \debounce_SWITCH_inst|DB[1].db_core|counter[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[1].db_core|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[1].db_core|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[12] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y58_N26
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[1].db_core|Add0~53 (
// Equation(s):
// \debounce_SWITCH_inst|DB[1].db_core|Add0~53_sumout  = SUM(( \debounce_SWITCH_inst|DB[1].db_core|counter [13] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~50  ))
// \debounce_SWITCH_inst|DB[1].db_core|Add0~54  = CARRY(( \debounce_SWITCH_inst|DB[1].db_core|counter [13] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[1].db_core|counter [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[1].db_core|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[1].db_core|Add0~53_sumout ),
	.cout(\debounce_SWITCH_inst|DB[1].db_core|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~53 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y58_N27
dffeas \debounce_SWITCH_inst|DB[1].db_core|counter[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[1].db_core|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[1].db_core|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[13] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y58_N28
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[1].db_core|Add0~57 (
// Equation(s):
// \debounce_SWITCH_inst|DB[1].db_core|Add0~57_sumout  = SUM(( \debounce_SWITCH_inst|DB[1].db_core|counter [14] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~54  ))
// \debounce_SWITCH_inst|DB[1].db_core|Add0~58  = CARRY(( \debounce_SWITCH_inst|DB[1].db_core|counter [14] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[1].db_core|counter [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[1].db_core|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[1].db_core|Add0~57_sumout ),
	.cout(\debounce_SWITCH_inst|DB[1].db_core|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~57 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y58_N29
dffeas \debounce_SWITCH_inst|DB[1].db_core|counter[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[1].db_core|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[1].db_core|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[14] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y58_N30
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[1].db_core|Add0~61 (
// Equation(s):
// \debounce_SWITCH_inst|DB[1].db_core|Add0~61_sumout  = SUM(( \debounce_SWITCH_inst|DB[1].db_core|counter [15] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~58  ))
// \debounce_SWITCH_inst|DB[1].db_core|Add0~62  = CARRY(( \debounce_SWITCH_inst|DB[1].db_core|counter [15] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[1].db_core|counter [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[1].db_core|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[1].db_core|Add0~61_sumout ),
	.cout(\debounce_SWITCH_inst|DB[1].db_core|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~61 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y58_N31
dffeas \debounce_SWITCH_inst|DB[1].db_core|counter[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[1].db_core|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[1].db_core|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[15] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y58_N32
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[1].db_core|Add0~65 (
// Equation(s):
// \debounce_SWITCH_inst|DB[1].db_core|Add0~65_sumout  = SUM(( \debounce_SWITCH_inst|DB[1].db_core|counter [16] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~62  ))
// \debounce_SWITCH_inst|DB[1].db_core|Add0~66  = CARRY(( \debounce_SWITCH_inst|DB[1].db_core|counter [16] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[1].db_core|counter [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[1].db_core|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[1].db_core|Add0~65_sumout ),
	.cout(\debounce_SWITCH_inst|DB[1].db_core|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~65 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y58_N33
dffeas \debounce_SWITCH_inst|DB[1].db_core|counter[16] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[1].db_core|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[1].db_core|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[16] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y58_N34
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[1].db_core|Add0~69 (
// Equation(s):
// \debounce_SWITCH_inst|DB[1].db_core|Add0~69_sumout  = SUM(( \debounce_SWITCH_inst|DB[1].db_core|counter [17] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~66  ))
// \debounce_SWITCH_inst|DB[1].db_core|Add0~70  = CARRY(( \debounce_SWITCH_inst|DB[1].db_core|counter [17] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[1].db_core|counter [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[1].db_core|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[1].db_core|Add0~69_sumout ),
	.cout(\debounce_SWITCH_inst|DB[1].db_core|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~69 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y58_N35
dffeas \debounce_SWITCH_inst|DB[1].db_core|counter[17] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[1].db_core|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[1].db_core|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[17] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y57_N38
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~3 (
// Equation(s):
// \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~3_combout  = ( !\debounce_SWITCH_inst|DB[1].db_core|counter [13] & ( !\debounce_SWITCH_inst|DB[1].db_core|counter [14] & ( (!\debounce_SWITCH_inst|DB[1].db_core|counter [16] & 
// (!\debounce_SWITCH_inst|DB[1].db_core|counter [15] & !\debounce_SWITCH_inst|DB[1].db_core|counter [17])) ) ) )

	.dataa(!\debounce_SWITCH_inst|DB[1].db_core|counter [16]),
	.datab(!\debounce_SWITCH_inst|DB[1].db_core|counter [15]),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[1].db_core|counter [17]),
	.datae(!\debounce_SWITCH_inst|DB[1].db_core|counter [13]),
	.dataf(!\debounce_SWITCH_inst|DB[1].db_core|counter [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~3 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~3 .lut_mask = 64'h8800000000000000;
defparam \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y58_N36
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[1].db_core|Add0~73 (
// Equation(s):
// \debounce_SWITCH_inst|DB[1].db_core|Add0~73_sumout  = SUM(( \debounce_SWITCH_inst|DB[1].db_core|counter [18] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~70  ))
// \debounce_SWITCH_inst|DB[1].db_core|Add0~74  = CARRY(( \debounce_SWITCH_inst|DB[1].db_core|counter [18] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[1].db_core|counter [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[1].db_core|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[1].db_core|Add0~73_sumout ),
	.cout(\debounce_SWITCH_inst|DB[1].db_core|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~73 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y58_N37
dffeas \debounce_SWITCH_inst|DB[1].db_core|counter[18] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[1].db_core|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[1].db_core|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[18] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y58_N38
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[1].db_core|Add0~77 (
// Equation(s):
// \debounce_SWITCH_inst|DB[1].db_core|Add0~77_sumout  = SUM(( \debounce_SWITCH_inst|DB[1].db_core|counter [19] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~74  ))
// \debounce_SWITCH_inst|DB[1].db_core|Add0~78  = CARRY(( \debounce_SWITCH_inst|DB[1].db_core|counter [19] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[1].db_core|counter [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[1].db_core|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[1].db_core|Add0~77_sumout ),
	.cout(\debounce_SWITCH_inst|DB[1].db_core|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~77 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y58_N39
dffeas \debounce_SWITCH_inst|DB[1].db_core|counter[19] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[1].db_core|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[1].db_core|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[19] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y57_N0
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[1].db_core|Add0~81 (
// Equation(s):
// \debounce_SWITCH_inst|DB[1].db_core|Add0~81_sumout  = SUM(( \debounce_SWITCH_inst|DB[1].db_core|counter [20] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~78  ))
// \debounce_SWITCH_inst|DB[1].db_core|Add0~82  = CARRY(( \debounce_SWITCH_inst|DB[1].db_core|counter [20] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[1].db_core|counter [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[1].db_core|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[1].db_core|Add0~81_sumout ),
	.cout(\debounce_SWITCH_inst|DB[1].db_core|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~81 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y57_N1
dffeas \debounce_SWITCH_inst|DB[1].db_core|counter[20] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[1].db_core|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[1].db_core|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[20] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y57_N2
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[1].db_core|Add0~85 (
// Equation(s):
// \debounce_SWITCH_inst|DB[1].db_core|Add0~85_sumout  = SUM(( \debounce_SWITCH_inst|DB[1].db_core|counter [21] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~82  ))
// \debounce_SWITCH_inst|DB[1].db_core|Add0~86  = CARRY(( \debounce_SWITCH_inst|DB[1].db_core|counter [21] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[1].db_core|counter [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[1].db_core|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[1].db_core|Add0~85_sumout ),
	.cout(\debounce_SWITCH_inst|DB[1].db_core|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~85 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y57_N3
dffeas \debounce_SWITCH_inst|DB[1].db_core|counter[21] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[1].db_core|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[1].db_core|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[21] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y57_N4
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[1].db_core|Add0~89 (
// Equation(s):
// \debounce_SWITCH_inst|DB[1].db_core|Add0~89_sumout  = SUM(( \debounce_SWITCH_inst|DB[1].db_core|counter [22] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~86  ))
// \debounce_SWITCH_inst|DB[1].db_core|Add0~90  = CARRY(( \debounce_SWITCH_inst|DB[1].db_core|counter [22] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[1].db_core|counter [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[1].db_core|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[1].db_core|Add0~89_sumout ),
	.cout(\debounce_SWITCH_inst|DB[1].db_core|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~89 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y57_N5
dffeas \debounce_SWITCH_inst|DB[1].db_core|counter[22] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[1].db_core|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[1].db_core|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[22] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y57_N6
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[1].db_core|Add0~93 (
// Equation(s):
// \debounce_SWITCH_inst|DB[1].db_core|Add0~93_sumout  = SUM(( \debounce_SWITCH_inst|DB[1].db_core|counter [23] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~90  ))
// \debounce_SWITCH_inst|DB[1].db_core|Add0~94  = CARRY(( \debounce_SWITCH_inst|DB[1].db_core|counter [23] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[1].db_core|counter [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[1].db_core|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[1].db_core|Add0~93_sumout ),
	.cout(\debounce_SWITCH_inst|DB[1].db_core|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~93 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~93 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y57_N7
dffeas \debounce_SWITCH_inst|DB[1].db_core|counter[23] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[1].db_core|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[1].db_core|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[23] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y57_N8
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[1].db_core|Add0~97 (
// Equation(s):
// \debounce_SWITCH_inst|DB[1].db_core|Add0~97_sumout  = SUM(( \debounce_SWITCH_inst|DB[1].db_core|counter [24] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~94  ))
// \debounce_SWITCH_inst|DB[1].db_core|Add0~98  = CARRY(( \debounce_SWITCH_inst|DB[1].db_core|counter [24] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[1].db_core|counter [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[1].db_core|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[1].db_core|Add0~97_sumout ),
	.cout(\debounce_SWITCH_inst|DB[1].db_core|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~97 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y57_N9
dffeas \debounce_SWITCH_inst|DB[1].db_core|counter[24] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[1].db_core|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[1].db_core|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[24] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y57_N10
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[1].db_core|Add0~101 (
// Equation(s):
// \debounce_SWITCH_inst|DB[1].db_core|Add0~101_sumout  = SUM(( \debounce_SWITCH_inst|DB[1].db_core|counter [25] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~98  ))
// \debounce_SWITCH_inst|DB[1].db_core|Add0~102  = CARRY(( \debounce_SWITCH_inst|DB[1].db_core|counter [25] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[1].db_core|counter [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[1].db_core|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[1].db_core|Add0~101_sumout ),
	.cout(\debounce_SWITCH_inst|DB[1].db_core|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~101 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~101 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y57_N11
dffeas \debounce_SWITCH_inst|DB[1].db_core|counter[25] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[1].db_core|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[1].db_core|counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[25] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y57_N12
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[1].db_core|Add0~105 (
// Equation(s):
// \debounce_SWITCH_inst|DB[1].db_core|Add0~105_sumout  = SUM(( \debounce_SWITCH_inst|DB[1].db_core|counter [26] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~102  ))
// \debounce_SWITCH_inst|DB[1].db_core|Add0~106  = CARRY(( \debounce_SWITCH_inst|DB[1].db_core|counter [26] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[1].db_core|counter [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[1].db_core|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[1].db_core|Add0~105_sumout ),
	.cout(\debounce_SWITCH_inst|DB[1].db_core|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~105 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~105 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y57_N13
dffeas \debounce_SWITCH_inst|DB[1].db_core|counter[26] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[1].db_core|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[1].db_core|counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[26] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y57_N14
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[1].db_core|Add0~109 (
// Equation(s):
// \debounce_SWITCH_inst|DB[1].db_core|Add0~109_sumout  = SUM(( \debounce_SWITCH_inst|DB[1].db_core|counter [27] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~106  ))
// \debounce_SWITCH_inst|DB[1].db_core|Add0~110  = CARRY(( \debounce_SWITCH_inst|DB[1].db_core|counter [27] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[1].db_core|counter [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[1].db_core|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[1].db_core|Add0~109_sumout ),
	.cout(\debounce_SWITCH_inst|DB[1].db_core|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~109 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~109 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y57_N15
dffeas \debounce_SWITCH_inst|DB[1].db_core|counter[27] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[1].db_core|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[1].db_core|counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[27] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y57_N16
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[1].db_core|Add0~113 (
// Equation(s):
// \debounce_SWITCH_inst|DB[1].db_core|Add0~113_sumout  = SUM(( \debounce_SWITCH_inst|DB[1].db_core|counter [28] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~110  ))
// \debounce_SWITCH_inst|DB[1].db_core|Add0~114  = CARRY(( \debounce_SWITCH_inst|DB[1].db_core|counter [28] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[1].db_core|counter [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[1].db_core|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[1].db_core|Add0~113_sumout ),
	.cout(\debounce_SWITCH_inst|DB[1].db_core|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~113 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~113 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y57_N17
dffeas \debounce_SWITCH_inst|DB[1].db_core|counter[28] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[1].db_core|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[1].db_core|counter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[28] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y57_N18
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[1].db_core|Add0~117 (
// Equation(s):
// \debounce_SWITCH_inst|DB[1].db_core|Add0~117_sumout  = SUM(( \debounce_SWITCH_inst|DB[1].db_core|counter [29] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~114  ))
// \debounce_SWITCH_inst|DB[1].db_core|Add0~118  = CARRY(( \debounce_SWITCH_inst|DB[1].db_core|counter [29] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[1].db_core|counter [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[1].db_core|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[1].db_core|Add0~117_sumout ),
	.cout(\debounce_SWITCH_inst|DB[1].db_core|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~117 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~117 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y57_N19
dffeas \debounce_SWITCH_inst|DB[1].db_core|counter[29] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[1].db_core|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[1].db_core|counter [29]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[29] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y57_N20
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[1].db_core|Add0~121 (
// Equation(s):
// \debounce_SWITCH_inst|DB[1].db_core|Add0~121_sumout  = SUM(( \debounce_SWITCH_inst|DB[1].db_core|counter [30] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~118  ))
// \debounce_SWITCH_inst|DB[1].db_core|Add0~122  = CARRY(( \debounce_SWITCH_inst|DB[1].db_core|counter [30] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[1].db_core|counter [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[1].db_core|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[1].db_core|Add0~121_sumout ),
	.cout(\debounce_SWITCH_inst|DB[1].db_core|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~121 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~121 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y57_N21
dffeas \debounce_SWITCH_inst|DB[1].db_core|counter[30] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[1].db_core|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[1].db_core|counter [30]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[30] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y57_N22
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[1].db_core|Add0~125 (
// Equation(s):
// \debounce_SWITCH_inst|DB[1].db_core|Add0~125_sumout  = SUM(( \debounce_SWITCH_inst|DB[1].db_core|counter [31] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[1].db_core|counter [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[1].db_core|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[1].db_core|Add0~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~125 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~125 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y57_N23
dffeas \debounce_SWITCH_inst|DB[1].db_core|counter[31] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[1].db_core|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[1].db_core|counter [31]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[31] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y57_N24
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~4 (
// Equation(s):
// \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~4_combout  = ( !\debounce_SWITCH_inst|DB[1].db_core|counter [19] & ( (!\debounce_SWITCH_inst|DB[1].db_core|counter [20] & (!\debounce_SWITCH_inst|DB[1].db_core|counter [23] & 
// (!\debounce_SWITCH_inst|DB[1].db_core|counter [22] & !\debounce_SWITCH_inst|DB[1].db_core|counter [21]))) ) )

	.dataa(!\debounce_SWITCH_inst|DB[1].db_core|counter [20]),
	.datab(!\debounce_SWITCH_inst|DB[1].db_core|counter [23]),
	.datac(!\debounce_SWITCH_inst|DB[1].db_core|counter [22]),
	.datad(!\debounce_SWITCH_inst|DB[1].db_core|counter [21]),
	.datae(gnd),
	.dataf(!\debounce_SWITCH_inst|DB[1].db_core|counter [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~4 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~4 .lut_mask = 64'h8000800000000000;
defparam \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y57_N32
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~2 (
// Equation(s):
// \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~2_combout  = ( !\debounce_SWITCH_inst|DB[1].db_core|counter [29] & ( !\debounce_SWITCH_inst|DB[1].db_core|counter [25] & ( (!\debounce_SWITCH_inst|DB[1].db_core|counter [26] & 
// (!\debounce_SWITCH_inst|DB[1].db_core|counter [28] & (!\debounce_SWITCH_inst|DB[1].db_core|counter [30] & !\debounce_SWITCH_inst|DB[1].db_core|counter [27]))) ) ) )

	.dataa(!\debounce_SWITCH_inst|DB[1].db_core|counter [26]),
	.datab(!\debounce_SWITCH_inst|DB[1].db_core|counter [28]),
	.datac(!\debounce_SWITCH_inst|DB[1].db_core|counter [30]),
	.datad(!\debounce_SWITCH_inst|DB[1].db_core|counter [27]),
	.datae(!\debounce_SWITCH_inst|DB[1].db_core|counter [29]),
	.dataf(!\debounce_SWITCH_inst|DB[1].db_core|counter [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~2 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~2 .lut_mask = 64'h8000000000000000;
defparam \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y57_N30
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~5 (
// Equation(s):
// \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~5_combout  = ( !\debounce_SWITCH_inst|DB[1].db_core|counter [18] & ( \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~2_combout  & ( (\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~3_combout  & 
// (!\debounce_SWITCH_inst|DB[1].db_core|counter [31] & (\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~4_combout  & !\debounce_SWITCH_inst|DB[1].db_core|counter [24]))) ) ) )

	.dataa(!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~3_combout ),
	.datab(!\debounce_SWITCH_inst|DB[1].db_core|counter [31]),
	.datac(!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~4_combout ),
	.datad(!\debounce_SWITCH_inst|DB[1].db_core|counter [24]),
	.datae(!\debounce_SWITCH_inst|DB[1].db_core|counter [18]),
	.dataf(!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~5 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~5 .lut_mask = 64'h0000000004000000;
defparam \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y58_N36
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[1].db_core|always0~0 (
// Equation(s):
// \debounce_SWITCH_inst|DB[1].db_core|always0~0_combout  = ( \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~5_combout  & ( (!\SW[1]~input_o  $ (\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q )) # 
// (\debounce_SWITCH_inst|DB[1].db_core|LessThan0~0_combout ) ) ) # ( !\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~5_combout  )

	.dataa(gnd),
	.datab(!\SW[1]~input_o ),
	.datac(!\debounce_SWITCH_inst|DB[1].db_core|LessThan0~0_combout ),
	.datad(!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q ),
	.datae(gnd),
	.dataf(!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_SWITCH_inst|DB[1].db_core|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|always0~0 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[1].db_core|always0~0 .lut_mask = 64'hFFFFFFFFCF3FCF3F;
defparam \debounce_SWITCH_inst|DB[1].db_core|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y58_N1
dffeas \debounce_SWITCH_inst|DB[1].db_core|counter[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[1].db_core|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[1].db_core|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[0] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y58_N2
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[1].db_core|Add0~5 (
// Equation(s):
// \debounce_SWITCH_inst|DB[1].db_core|Add0~5_sumout  = SUM(( \debounce_SWITCH_inst|DB[1].db_core|counter [1] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~2  ))
// \debounce_SWITCH_inst|DB[1].db_core|Add0~6  = CARRY(( \debounce_SWITCH_inst|DB[1].db_core|counter [1] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[1].db_core|counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[1].db_core|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[1].db_core|Add0~5_sumout ),
	.cout(\debounce_SWITCH_inst|DB[1].db_core|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~5 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y58_N3
dffeas \debounce_SWITCH_inst|DB[1].db_core|counter[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[1].db_core|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[1].db_core|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[1] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y58_N4
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[1].db_core|Add0~9 (
// Equation(s):
// \debounce_SWITCH_inst|DB[1].db_core|Add0~9_sumout  = SUM(( \debounce_SWITCH_inst|DB[1].db_core|counter [2] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~6  ))
// \debounce_SWITCH_inst|DB[1].db_core|Add0~10  = CARRY(( \debounce_SWITCH_inst|DB[1].db_core|counter [2] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[1].db_core|counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[1].db_core|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[1].db_core|Add0~9_sumout ),
	.cout(\debounce_SWITCH_inst|DB[1].db_core|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~9 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y58_N5
dffeas \debounce_SWITCH_inst|DB[1].db_core|counter[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[1].db_core|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[1].db_core|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[2] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y58_N6
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[1].db_core|Add0~13 (
// Equation(s):
// \debounce_SWITCH_inst|DB[1].db_core|Add0~13_sumout  = SUM(( \debounce_SWITCH_inst|DB[1].db_core|counter [3] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~10  ))
// \debounce_SWITCH_inst|DB[1].db_core|Add0~14  = CARRY(( \debounce_SWITCH_inst|DB[1].db_core|counter [3] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[1].db_core|counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[1].db_core|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[1].db_core|Add0~13_sumout ),
	.cout(\debounce_SWITCH_inst|DB[1].db_core|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~13 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y58_N7
dffeas \debounce_SWITCH_inst|DB[1].db_core|counter[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[1].db_core|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[1].db_core|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[3] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y58_N8
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[1].db_core|Add0~17 (
// Equation(s):
// \debounce_SWITCH_inst|DB[1].db_core|Add0~17_sumout  = SUM(( \debounce_SWITCH_inst|DB[1].db_core|counter [4] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~14  ))
// \debounce_SWITCH_inst|DB[1].db_core|Add0~18  = CARRY(( \debounce_SWITCH_inst|DB[1].db_core|counter [4] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[1].db_core|counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[1].db_core|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[1].db_core|Add0~17_sumout ),
	.cout(\debounce_SWITCH_inst|DB[1].db_core|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~17 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y58_N9
dffeas \debounce_SWITCH_inst|DB[1].db_core|counter[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[1].db_core|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[1].db_core|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[4] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y58_N10
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[1].db_core|Add0~21 (
// Equation(s):
// \debounce_SWITCH_inst|DB[1].db_core|Add0~21_sumout  = SUM(( \debounce_SWITCH_inst|DB[1].db_core|counter [5] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~18  ))
// \debounce_SWITCH_inst|DB[1].db_core|Add0~22  = CARRY(( \debounce_SWITCH_inst|DB[1].db_core|counter [5] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[1].db_core|counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[1].db_core|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[1].db_core|Add0~21_sumout ),
	.cout(\debounce_SWITCH_inst|DB[1].db_core|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~21 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y58_N11
dffeas \debounce_SWITCH_inst|DB[1].db_core|counter[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[1].db_core|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[1].db_core|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[5] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y58_N12
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[1].db_core|Add0~25 (
// Equation(s):
// \debounce_SWITCH_inst|DB[1].db_core|Add0~25_sumout  = SUM(( \debounce_SWITCH_inst|DB[1].db_core|counter [6] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~22  ))
// \debounce_SWITCH_inst|DB[1].db_core|Add0~26  = CARRY(( \debounce_SWITCH_inst|DB[1].db_core|counter [6] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[1].db_core|counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[1].db_core|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[1].db_core|Add0~25_sumout ),
	.cout(\debounce_SWITCH_inst|DB[1].db_core|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~25 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y58_N13
dffeas \debounce_SWITCH_inst|DB[1].db_core|counter[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[1].db_core|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[1].db_core|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[6] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y58_N14
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[1].db_core|Add0~29 (
// Equation(s):
// \debounce_SWITCH_inst|DB[1].db_core|Add0~29_sumout  = SUM(( \debounce_SWITCH_inst|DB[1].db_core|counter [7] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~26  ))
// \debounce_SWITCH_inst|DB[1].db_core|Add0~30  = CARRY(( \debounce_SWITCH_inst|DB[1].db_core|counter [7] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[1].db_core|counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[1].db_core|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[1].db_core|Add0~29_sumout ),
	.cout(\debounce_SWITCH_inst|DB[1].db_core|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~29 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y58_N15
dffeas \debounce_SWITCH_inst|DB[1].db_core|counter[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[1].db_core|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[1].db_core|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[7] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y58_N16
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[1].db_core|Add0~33 (
// Equation(s):
// \debounce_SWITCH_inst|DB[1].db_core|Add0~33_sumout  = SUM(( \debounce_SWITCH_inst|DB[1].db_core|counter [8] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~30  ))
// \debounce_SWITCH_inst|DB[1].db_core|Add0~34  = CARRY(( \debounce_SWITCH_inst|DB[1].db_core|counter [8] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[1].db_core|counter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[1].db_core|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[1].db_core|Add0~33_sumout ),
	.cout(\debounce_SWITCH_inst|DB[1].db_core|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~33 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y58_N17
dffeas \debounce_SWITCH_inst|DB[1].db_core|counter[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[1].db_core|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[1].db_core|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[8] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y58_N18
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[1].db_core|Add0~37 (
// Equation(s):
// \debounce_SWITCH_inst|DB[1].db_core|Add0~37_sumout  = SUM(( \debounce_SWITCH_inst|DB[1].db_core|counter [9] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~34  ))
// \debounce_SWITCH_inst|DB[1].db_core|Add0~38  = CARRY(( \debounce_SWITCH_inst|DB[1].db_core|counter [9] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[1].db_core|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[1].db_core|counter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[1].db_core|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[1].db_core|Add0~37_sumout ),
	.cout(\debounce_SWITCH_inst|DB[1].db_core|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~37 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[1].db_core|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y58_N19
dffeas \debounce_SWITCH_inst|DB[1].db_core|counter[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[1].db_core|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[1].db_core|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[9] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y58_N21
dffeas \debounce_SWITCH_inst|DB[1].db_core|counter[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[1].db_core|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[1].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[1].db_core|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[10] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[1].db_core|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y58_N8
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~1 (
// Equation(s):
// \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~1_combout  = ( \debounce_SWITCH_inst|DB[1].db_core|counter [7] & ( (\debounce_SWITCH_inst|DB[1].db_core|counter [9] & \debounce_SWITCH_inst|DB[1].db_core|counter [8]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_SWITCH_inst|DB[1].db_core|counter [9]),
	.datad(!\debounce_SWITCH_inst|DB[1].db_core|counter [8]),
	.datae(gnd),
	.dataf(!\debounce_SWITCH_inst|DB[1].db_core|counter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~1 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~1 .lut_mask = 64'h00000000000F000F;
defparam \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y58_N38
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~0 (
// Equation(s):
// \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~0_combout  = ( !\debounce_SWITCH_inst|DB[1].db_core|counter [6] & ( (!\debounce_SWITCH_inst|DB[1].db_core|counter [5] & !\debounce_SWITCH_inst|DB[1].db_core|counter [4]) ) )

	.dataa(!\debounce_SWITCH_inst|DB[1].db_core|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[1].db_core|counter [4]),
	.datae(gnd),
	.dataf(!\debounce_SWITCH_inst|DB[1].db_core|counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~0 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~0 .lut_mask = 64'hAA00AA0000000000;
defparam \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y58_N28
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[1].db_core|LessThan0~0 (
// Equation(s):
// \debounce_SWITCH_inst|DB[1].db_core|LessThan0~0_combout  = ( \debounce_SWITCH_inst|DB[1].db_core|counter [3] & ( \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~0_combout  & ( (\debounce_SWITCH_inst|DB[1].db_core|counter [12] & 
// (((\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~1_combout ) # (\debounce_SWITCH_inst|DB[1].db_core|counter [11])) # (\debounce_SWITCH_inst|DB[1].db_core|counter [10]))) ) ) ) # ( !\debounce_SWITCH_inst|DB[1].db_core|counter [3] & ( 
// \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~0_combout  & ( (\debounce_SWITCH_inst|DB[1].db_core|counter [12] & ((\debounce_SWITCH_inst|DB[1].db_core|counter [11]) # (\debounce_SWITCH_inst|DB[1].db_core|counter [10]))) ) ) ) # ( 
// \debounce_SWITCH_inst|DB[1].db_core|counter [3] & ( !\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~0_combout  & ( (\debounce_SWITCH_inst|DB[1].db_core|counter [12] & (((\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~1_combout ) # 
// (\debounce_SWITCH_inst|DB[1].db_core|counter [11])) # (\debounce_SWITCH_inst|DB[1].db_core|counter [10]))) ) ) ) # ( !\debounce_SWITCH_inst|DB[1].db_core|counter [3] & ( !\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~0_combout  & ( 
// (\debounce_SWITCH_inst|DB[1].db_core|counter [12] & (((\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~1_combout ) # (\debounce_SWITCH_inst|DB[1].db_core|counter [11])) # (\debounce_SWITCH_inst|DB[1].db_core|counter [10]))) ) ) )

	.dataa(!\debounce_SWITCH_inst|DB[1].db_core|counter [10]),
	.datab(!\debounce_SWITCH_inst|DB[1].db_core|counter [11]),
	.datac(!\debounce_SWITCH_inst|DB[1].db_core|counter [12]),
	.datad(!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~1_combout ),
	.datae(!\debounce_SWITCH_inst|DB[1].db_core|counter [3]),
	.dataf(!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_SWITCH_inst|DB[1].db_core|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|LessThan0~0 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[1].db_core|LessThan0~0 .lut_mask = 64'h070F070F0707070F;
defparam \debounce_SWITCH_inst|DB[1].db_core|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y58_N26
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~6 (
// Equation(s):
// \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~6_combout  = ( !\debounce_SWITCH_inst|DB[1].db_core|counter [0] & ( !\debounce_SWITCH_inst|DB[1].db_core|counter [1] & ( (!\debounce_SWITCH_inst|DB[1].db_core|counter [2] & (\CPU_RESET~input_o  & 
// \debounce_SWITCH_inst|DB[1].db_core|counter [12])) ) ) )

	.dataa(!\debounce_SWITCH_inst|DB[1].db_core|counter [2]),
	.datab(!\CPU_RESET~input_o ),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[1].db_core|counter [12]),
	.datae(!\debounce_SWITCH_inst|DB[1].db_core|counter [0]),
	.dataf(!\debounce_SWITCH_inst|DB[1].db_core|counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~6 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~6 .lut_mask = 64'h0022000000000000;
defparam \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y58_N10
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~7 (
// Equation(s):
// \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~7_combout  = ( !\debounce_SWITCH_inst|DB[1].db_core|counter [10] & ( (\debounce_SWITCH_inst|DB[1].db_core|counter [3] & (!\debounce_SWITCH_inst|DB[1].db_core|counter [11] & 
// (\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~6_combout  & \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~1_combout ))) ) )

	.dataa(!\debounce_SWITCH_inst|DB[1].db_core|counter [3]),
	.datab(!\debounce_SWITCH_inst|DB[1].db_core|counter [11]),
	.datac(!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~6_combout ),
	.datad(!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~1_combout ),
	.datae(gnd),
	.dataf(!\debounce_SWITCH_inst|DB[1].db_core|counter [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~7 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~7 .lut_mask = 64'h0004000400000000;
defparam \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y58_N32
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~8 (
// Equation(s):
// \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~8_combout  = ( \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q  & ( \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~0_combout  & ( (!\debounce_SWITCH_inst|DB[1].db_core|LessThan0~0_combout ) # 
// ((!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~7_combout ) # ((!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~5_combout ) # (\SW[1]~input_o ))) ) ) ) # ( !\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q  & ( 
// \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~0_combout  & ( (\debounce_SWITCH_inst|DB[1].db_core|LessThan0~0_combout  & (\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~7_combout  & (\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~5_combout  & 
// \SW[1]~input_o ))) ) ) ) # ( \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q  & ( !\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~0_combout  ) )

	.dataa(!\debounce_SWITCH_inst|DB[1].db_core|LessThan0~0_combout ),
	.datab(!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~7_combout ),
	.datac(!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~5_combout ),
	.datad(!\SW[1]~input_o ),
	.datae(!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q ),
	.dataf(!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~8 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~8 .lut_mask = 64'h0000FFFF0001FEFF;
defparam \debounce_SWITCH_inst|DB[1].db_core|r_switch_state~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y58_N33
dffeas \debounce_SWITCH_inst|DB[1].db_core|r_switch_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[1].db_core|r_switch_state .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[1].db_core|r_switch_state .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y58_N20
stratixiv_lcell_comb \dead_time_inst_4|DT[2].dt_core|Add0~1 (
// Equation(s):
// \dead_time_inst_4|DT[2].dt_core|Add0~1_sumout  = SUM(( \dead_time_inst_4|DT[2].dt_core|delay [0] ) + ( VCC ) + ( !VCC ))
// \dead_time_inst_4|DT[2].dt_core|Add0~2  = CARRY(( \dead_time_inst_4|DT[2].dt_core|delay [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_4|DT[2].dt_core|delay [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_4|DT[2].dt_core|Add0~1_sumout ),
	.cout(\dead_time_inst_4|DT[2].dt_core|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_4|DT[2].dt_core|Add0~1 .extended_lut = "off";
defparam \dead_time_inst_4|DT[2].dt_core|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \dead_time_inst_4|DT[2].dt_core|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y56_N0
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[2].db_core|Add0~1 (
// Equation(s):
// \debounce_SWITCH_inst|DB[2].db_core|Add0~1_sumout  = SUM(( \debounce_SWITCH_inst|DB[2].db_core|counter [0] ) + ( VCC ) + ( !VCC ))
// \debounce_SWITCH_inst|DB[2].db_core|Add0~2  = CARRY(( \debounce_SWITCH_inst|DB[2].db_core|counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[2].db_core|counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[2].db_core|Add0~1_sumout ),
	.cout(\debounce_SWITCH_inst|DB[2].db_core|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~1 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y56_N22
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[2].db_core|Add0~45 (
// Equation(s):
// \debounce_SWITCH_inst|DB[2].db_core|Add0~45_sumout  = SUM(( \debounce_SWITCH_inst|DB[2].db_core|counter [11] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~42  ))
// \debounce_SWITCH_inst|DB[2].db_core|Add0~46  = CARRY(( \debounce_SWITCH_inst|DB[2].db_core|counter [11] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[2].db_core|counter [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[2].db_core|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[2].db_core|Add0~45_sumout ),
	.cout(\debounce_SWITCH_inst|DB[2].db_core|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~45 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y56_N24
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[2].db_core|Add0~49 (
// Equation(s):
// \debounce_SWITCH_inst|DB[2].db_core|Add0~49_sumout  = SUM(( \debounce_SWITCH_inst|DB[2].db_core|counter [12] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~46  ))
// \debounce_SWITCH_inst|DB[2].db_core|Add0~50  = CARRY(( \debounce_SWITCH_inst|DB[2].db_core|counter [12] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[2].db_core|counter [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[2].db_core|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[2].db_core|Add0~49_sumout ),
	.cout(\debounce_SWITCH_inst|DB[2].db_core|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~49 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y56_N25
dffeas \debounce_SWITCH_inst|DB[2].db_core|counter[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[2].db_core|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[2].db_core|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[12] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y56_N26
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[2].db_core|Add0~53 (
// Equation(s):
// \debounce_SWITCH_inst|DB[2].db_core|Add0~53_sumout  = SUM(( \debounce_SWITCH_inst|DB[2].db_core|counter [13] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~50  ))
// \debounce_SWITCH_inst|DB[2].db_core|Add0~54  = CARRY(( \debounce_SWITCH_inst|DB[2].db_core|counter [13] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[2].db_core|counter [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[2].db_core|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[2].db_core|Add0~53_sumout ),
	.cout(\debounce_SWITCH_inst|DB[2].db_core|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~53 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y56_N27
dffeas \debounce_SWITCH_inst|DB[2].db_core|counter[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[2].db_core|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[2].db_core|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[13] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y56_N28
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[2].db_core|Add0~57 (
// Equation(s):
// \debounce_SWITCH_inst|DB[2].db_core|Add0~57_sumout  = SUM(( \debounce_SWITCH_inst|DB[2].db_core|counter [14] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~54  ))
// \debounce_SWITCH_inst|DB[2].db_core|Add0~58  = CARRY(( \debounce_SWITCH_inst|DB[2].db_core|counter [14] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[2].db_core|counter [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[2].db_core|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[2].db_core|Add0~57_sumout ),
	.cout(\debounce_SWITCH_inst|DB[2].db_core|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~57 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y56_N29
dffeas \debounce_SWITCH_inst|DB[2].db_core|counter[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[2].db_core|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[2].db_core|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[14] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y56_N30
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[2].db_core|Add0~61 (
// Equation(s):
// \debounce_SWITCH_inst|DB[2].db_core|Add0~61_sumout  = SUM(( \debounce_SWITCH_inst|DB[2].db_core|counter [15] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~58  ))
// \debounce_SWITCH_inst|DB[2].db_core|Add0~62  = CARRY(( \debounce_SWITCH_inst|DB[2].db_core|counter [15] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[2].db_core|counter [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[2].db_core|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[2].db_core|Add0~61_sumout ),
	.cout(\debounce_SWITCH_inst|DB[2].db_core|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~61 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y56_N31
dffeas \debounce_SWITCH_inst|DB[2].db_core|counter[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[2].db_core|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[2].db_core|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[15] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y56_N32
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[2].db_core|Add0~65 (
// Equation(s):
// \debounce_SWITCH_inst|DB[2].db_core|Add0~65_sumout  = SUM(( \debounce_SWITCH_inst|DB[2].db_core|counter [16] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~62  ))
// \debounce_SWITCH_inst|DB[2].db_core|Add0~66  = CARRY(( \debounce_SWITCH_inst|DB[2].db_core|counter [16] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[2].db_core|counter [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[2].db_core|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[2].db_core|Add0~65_sumout ),
	.cout(\debounce_SWITCH_inst|DB[2].db_core|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~65 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y56_N33
dffeas \debounce_SWITCH_inst|DB[2].db_core|counter[16] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[2].db_core|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[2].db_core|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[16] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y56_N34
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[2].db_core|Add0~69 (
// Equation(s):
// \debounce_SWITCH_inst|DB[2].db_core|Add0~69_sumout  = SUM(( \debounce_SWITCH_inst|DB[2].db_core|counter [17] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~66  ))
// \debounce_SWITCH_inst|DB[2].db_core|Add0~70  = CARRY(( \debounce_SWITCH_inst|DB[2].db_core|counter [17] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[2].db_core|counter [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[2].db_core|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[2].db_core|Add0~69_sumout ),
	.cout(\debounce_SWITCH_inst|DB[2].db_core|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~69 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y56_N35
dffeas \debounce_SWITCH_inst|DB[2].db_core|counter[17] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[2].db_core|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[2].db_core|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[17] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y56_N36
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[2].db_core|Add0~73 (
// Equation(s):
// \debounce_SWITCH_inst|DB[2].db_core|Add0~73_sumout  = SUM(( \debounce_SWITCH_inst|DB[2].db_core|counter [18] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~70  ))
// \debounce_SWITCH_inst|DB[2].db_core|Add0~74  = CARRY(( \debounce_SWITCH_inst|DB[2].db_core|counter [18] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[2].db_core|counter [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[2].db_core|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[2].db_core|Add0~73_sumout ),
	.cout(\debounce_SWITCH_inst|DB[2].db_core|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~73 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y56_N37
dffeas \debounce_SWITCH_inst|DB[2].db_core|counter[18] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[2].db_core|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[2].db_core|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[18] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y56_N38
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[2].db_core|Add0~77 (
// Equation(s):
// \debounce_SWITCH_inst|DB[2].db_core|Add0~77_sumout  = SUM(( \debounce_SWITCH_inst|DB[2].db_core|counter [19] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~74  ))
// \debounce_SWITCH_inst|DB[2].db_core|Add0~78  = CARRY(( \debounce_SWITCH_inst|DB[2].db_core|counter [19] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[2].db_core|counter [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[2].db_core|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[2].db_core|Add0~77_sumout ),
	.cout(\debounce_SWITCH_inst|DB[2].db_core|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~77 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y56_N39
dffeas \debounce_SWITCH_inst|DB[2].db_core|counter[19] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[2].db_core|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[2].db_core|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[19] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y55_N0
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[2].db_core|Add0~81 (
// Equation(s):
// \debounce_SWITCH_inst|DB[2].db_core|Add0~81_sumout  = SUM(( \debounce_SWITCH_inst|DB[2].db_core|counter [20] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~78  ))
// \debounce_SWITCH_inst|DB[2].db_core|Add0~82  = CARRY(( \debounce_SWITCH_inst|DB[2].db_core|counter [20] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[2].db_core|counter [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[2].db_core|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[2].db_core|Add0~81_sumout ),
	.cout(\debounce_SWITCH_inst|DB[2].db_core|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~81 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y55_N1
dffeas \debounce_SWITCH_inst|DB[2].db_core|counter[20] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[2].db_core|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[2].db_core|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[20] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y55_N2
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[2].db_core|Add0~85 (
// Equation(s):
// \debounce_SWITCH_inst|DB[2].db_core|Add0~85_sumout  = SUM(( \debounce_SWITCH_inst|DB[2].db_core|counter [21] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~82  ))
// \debounce_SWITCH_inst|DB[2].db_core|Add0~86  = CARRY(( \debounce_SWITCH_inst|DB[2].db_core|counter [21] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[2].db_core|counter [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[2].db_core|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[2].db_core|Add0~85_sumout ),
	.cout(\debounce_SWITCH_inst|DB[2].db_core|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~85 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y55_N3
dffeas \debounce_SWITCH_inst|DB[2].db_core|counter[21] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[2].db_core|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[2].db_core|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[21] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y55_N4
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[2].db_core|Add0~89 (
// Equation(s):
// \debounce_SWITCH_inst|DB[2].db_core|Add0~89_sumout  = SUM(( \debounce_SWITCH_inst|DB[2].db_core|counter [22] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~86  ))
// \debounce_SWITCH_inst|DB[2].db_core|Add0~90  = CARRY(( \debounce_SWITCH_inst|DB[2].db_core|counter [22] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[2].db_core|counter [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[2].db_core|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[2].db_core|Add0~89_sumout ),
	.cout(\debounce_SWITCH_inst|DB[2].db_core|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~89 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y55_N5
dffeas \debounce_SWITCH_inst|DB[2].db_core|counter[22] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[2].db_core|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[2].db_core|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[22] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y55_N6
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[2].db_core|Add0~93 (
// Equation(s):
// \debounce_SWITCH_inst|DB[2].db_core|Add0~93_sumout  = SUM(( \debounce_SWITCH_inst|DB[2].db_core|counter [23] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~90  ))
// \debounce_SWITCH_inst|DB[2].db_core|Add0~94  = CARRY(( \debounce_SWITCH_inst|DB[2].db_core|counter [23] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[2].db_core|counter [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[2].db_core|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[2].db_core|Add0~93_sumout ),
	.cout(\debounce_SWITCH_inst|DB[2].db_core|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~93 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~93 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y55_N7
dffeas \debounce_SWITCH_inst|DB[2].db_core|counter[23] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[2].db_core|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[2].db_core|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[23] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y55_N8
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[2].db_core|Add0~97 (
// Equation(s):
// \debounce_SWITCH_inst|DB[2].db_core|Add0~97_sumout  = SUM(( \debounce_SWITCH_inst|DB[2].db_core|counter [24] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~94  ))
// \debounce_SWITCH_inst|DB[2].db_core|Add0~98  = CARRY(( \debounce_SWITCH_inst|DB[2].db_core|counter [24] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[2].db_core|counter [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[2].db_core|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[2].db_core|Add0~97_sumout ),
	.cout(\debounce_SWITCH_inst|DB[2].db_core|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~97 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y55_N9
dffeas \debounce_SWITCH_inst|DB[2].db_core|counter[24] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[2].db_core|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[2].db_core|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[24] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y55_N10
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[2].db_core|Add0~101 (
// Equation(s):
// \debounce_SWITCH_inst|DB[2].db_core|Add0~101_sumout  = SUM(( \debounce_SWITCH_inst|DB[2].db_core|counter [25] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~98  ))
// \debounce_SWITCH_inst|DB[2].db_core|Add0~102  = CARRY(( \debounce_SWITCH_inst|DB[2].db_core|counter [25] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[2].db_core|counter [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[2].db_core|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[2].db_core|Add0~101_sumout ),
	.cout(\debounce_SWITCH_inst|DB[2].db_core|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~101 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~101 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y55_N11
dffeas \debounce_SWITCH_inst|DB[2].db_core|counter[25] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[2].db_core|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[2].db_core|counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[25] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y55_N12
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[2].db_core|Add0~105 (
// Equation(s):
// \debounce_SWITCH_inst|DB[2].db_core|Add0~105_sumout  = SUM(( \debounce_SWITCH_inst|DB[2].db_core|counter [26] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~102  ))
// \debounce_SWITCH_inst|DB[2].db_core|Add0~106  = CARRY(( \debounce_SWITCH_inst|DB[2].db_core|counter [26] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[2].db_core|counter [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[2].db_core|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[2].db_core|Add0~105_sumout ),
	.cout(\debounce_SWITCH_inst|DB[2].db_core|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~105 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~105 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y55_N13
dffeas \debounce_SWITCH_inst|DB[2].db_core|counter[26] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[2].db_core|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[2].db_core|counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[26] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y55_N14
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[2].db_core|Add0~109 (
// Equation(s):
// \debounce_SWITCH_inst|DB[2].db_core|Add0~109_sumout  = SUM(( \debounce_SWITCH_inst|DB[2].db_core|counter [27] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~106  ))
// \debounce_SWITCH_inst|DB[2].db_core|Add0~110  = CARRY(( \debounce_SWITCH_inst|DB[2].db_core|counter [27] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[2].db_core|counter [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[2].db_core|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[2].db_core|Add0~109_sumout ),
	.cout(\debounce_SWITCH_inst|DB[2].db_core|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~109 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~109 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y55_N15
dffeas \debounce_SWITCH_inst|DB[2].db_core|counter[27] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[2].db_core|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[2].db_core|counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[27] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y55_N16
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[2].db_core|Add0~113 (
// Equation(s):
// \debounce_SWITCH_inst|DB[2].db_core|Add0~113_sumout  = SUM(( \debounce_SWITCH_inst|DB[2].db_core|counter [28] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~110  ))
// \debounce_SWITCH_inst|DB[2].db_core|Add0~114  = CARRY(( \debounce_SWITCH_inst|DB[2].db_core|counter [28] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[2].db_core|counter [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[2].db_core|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[2].db_core|Add0~113_sumout ),
	.cout(\debounce_SWITCH_inst|DB[2].db_core|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~113 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~113 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y55_N17
dffeas \debounce_SWITCH_inst|DB[2].db_core|counter[28] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[2].db_core|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[2].db_core|counter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[28] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y55_N18
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[2].db_core|Add0~117 (
// Equation(s):
// \debounce_SWITCH_inst|DB[2].db_core|Add0~117_sumout  = SUM(( \debounce_SWITCH_inst|DB[2].db_core|counter [29] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~114  ))
// \debounce_SWITCH_inst|DB[2].db_core|Add0~118  = CARRY(( \debounce_SWITCH_inst|DB[2].db_core|counter [29] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[2].db_core|counter [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[2].db_core|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[2].db_core|Add0~117_sumout ),
	.cout(\debounce_SWITCH_inst|DB[2].db_core|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~117 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~117 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y55_N19
dffeas \debounce_SWITCH_inst|DB[2].db_core|counter[29] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[2].db_core|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[2].db_core|counter [29]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[29] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y55_N20
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[2].db_core|Add0~121 (
// Equation(s):
// \debounce_SWITCH_inst|DB[2].db_core|Add0~121_sumout  = SUM(( \debounce_SWITCH_inst|DB[2].db_core|counter [30] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~118  ))
// \debounce_SWITCH_inst|DB[2].db_core|Add0~122  = CARRY(( \debounce_SWITCH_inst|DB[2].db_core|counter [30] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[2].db_core|counter [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[2].db_core|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[2].db_core|Add0~121_sumout ),
	.cout(\debounce_SWITCH_inst|DB[2].db_core|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~121 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~121 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y55_N21
dffeas \debounce_SWITCH_inst|DB[2].db_core|counter[30] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[2].db_core|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[2].db_core|counter [30]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[30] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y55_N22
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[2].db_core|Add0~125 (
// Equation(s):
// \debounce_SWITCH_inst|DB[2].db_core|Add0~125_sumout  = SUM(( \debounce_SWITCH_inst|DB[2].db_core|counter [31] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[2].db_core|counter [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[2].db_core|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[2].db_core|Add0~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~125 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~125 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y55_N23
dffeas \debounce_SWITCH_inst|DB[2].db_core|counter[31] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[2].db_core|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[2].db_core|counter [31]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[31] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y55_N24
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~3 (
// Equation(s):
// \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~3_combout  = ( !\debounce_SWITCH_inst|DB[2].db_core|counter [14] & ( !\debounce_SWITCH_inst|DB[2].db_core|counter [13] & ( (!\debounce_SWITCH_inst|DB[2].db_core|counter [31] & 
// (!\debounce_SWITCH_inst|DB[2].db_core|counter [15] & !\debounce_SWITCH_inst|DB[2].db_core|counter [16])) ) ) )

	.dataa(gnd),
	.datab(!\debounce_SWITCH_inst|DB[2].db_core|counter [31]),
	.datac(!\debounce_SWITCH_inst|DB[2].db_core|counter [15]),
	.datad(!\debounce_SWITCH_inst|DB[2].db_core|counter [16]),
	.datae(!\debounce_SWITCH_inst|DB[2].db_core|counter [14]),
	.dataf(!\debounce_SWITCH_inst|DB[2].db_core|counter [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~3 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~3 .lut_mask = 64'hC000000000000000;
defparam \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y55_N36
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~2 (
// Equation(s):
// \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~2_combout  = ( !\debounce_SWITCH_inst|DB[2].db_core|counter [19] & ( !\debounce_SWITCH_inst|DB[2].db_core|counter [18] & ( (!\debounce_SWITCH_inst|DB[2].db_core|counter [22] & 
// (!\debounce_SWITCH_inst|DB[2].db_core|counter [21] & (!\debounce_SWITCH_inst|DB[2].db_core|counter [20] & !\debounce_SWITCH_inst|DB[2].db_core|counter [23]))) ) ) )

	.dataa(!\debounce_SWITCH_inst|DB[2].db_core|counter [22]),
	.datab(!\debounce_SWITCH_inst|DB[2].db_core|counter [21]),
	.datac(!\debounce_SWITCH_inst|DB[2].db_core|counter [20]),
	.datad(!\debounce_SWITCH_inst|DB[2].db_core|counter [23]),
	.datae(!\debounce_SWITCH_inst|DB[2].db_core|counter [19]),
	.dataf(!\debounce_SWITCH_inst|DB[2].db_core|counter [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~2 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~2 .lut_mask = 64'h8000000000000000;
defparam \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y55_N32
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~4 (
// Equation(s):
// \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~4_combout  = ( !\debounce_SWITCH_inst|DB[2].db_core|counter [28] & ( (!\debounce_SWITCH_inst|DB[2].db_core|counter [29] & (!\debounce_SWITCH_inst|DB[2].db_core|counter [27] & 
// (!\debounce_SWITCH_inst|DB[2].db_core|counter [26] & !\debounce_SWITCH_inst|DB[2].db_core|counter [25]))) ) )

	.dataa(!\debounce_SWITCH_inst|DB[2].db_core|counter [29]),
	.datab(!\debounce_SWITCH_inst|DB[2].db_core|counter [27]),
	.datac(!\debounce_SWITCH_inst|DB[2].db_core|counter [26]),
	.datad(!\debounce_SWITCH_inst|DB[2].db_core|counter [25]),
	.datae(gnd),
	.dataf(!\debounce_SWITCH_inst|DB[2].db_core|counter [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~4 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~4 .lut_mask = 64'h8000800000000000;
defparam \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y55_N30
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~5 (
// Equation(s):
// \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~5_combout  = ( !\debounce_SWITCH_inst|DB[2].db_core|counter [24] & ( !\debounce_SWITCH_inst|DB[2].db_core|counter [30] & ( (\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~3_combout  & 
// (!\debounce_SWITCH_inst|DB[2].db_core|counter [17] & (\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~2_combout  & \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~4_combout ))) ) ) )

	.dataa(!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~3_combout ),
	.datab(!\debounce_SWITCH_inst|DB[2].db_core|counter [17]),
	.datac(!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~2_combout ),
	.datad(!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~4_combout ),
	.datae(!\debounce_SWITCH_inst|DB[2].db_core|counter [24]),
	.dataf(!\debounce_SWITCH_inst|DB[2].db_core|counter [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~5 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~5 .lut_mask = 64'h0004000000000000;
defparam \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X119_Y52_N32
stratixiv_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X114_Y56_N14
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[2].db_core|always0~0 (
// Equation(s):
// \debounce_SWITCH_inst|DB[2].db_core|always0~0_combout  = ((!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~5_combout ) # (!\SW[2]~input_o  $ (\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q ))) # 
// (\debounce_SWITCH_inst|DB[2].db_core|LessThan0~0_combout )

	.dataa(!\debounce_SWITCH_inst|DB[2].db_core|LessThan0~0_combout ),
	.datab(!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~5_combout ),
	.datac(!\SW[2]~input_o ),
	.datad(!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_SWITCH_inst|DB[2].db_core|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|always0~0 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[2].db_core|always0~0 .lut_mask = 64'hFDDFFDDFFDDFFDDF;
defparam \debounce_SWITCH_inst|DB[2].db_core|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y56_N1
dffeas \debounce_SWITCH_inst|DB[2].db_core|counter[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[2].db_core|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[2].db_core|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[0] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y56_N2
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[2].db_core|Add0~5 (
// Equation(s):
// \debounce_SWITCH_inst|DB[2].db_core|Add0~5_sumout  = SUM(( \debounce_SWITCH_inst|DB[2].db_core|counter [1] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~2  ))
// \debounce_SWITCH_inst|DB[2].db_core|Add0~6  = CARRY(( \debounce_SWITCH_inst|DB[2].db_core|counter [1] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[2].db_core|counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[2].db_core|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[2].db_core|Add0~5_sumout ),
	.cout(\debounce_SWITCH_inst|DB[2].db_core|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~5 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y56_N3
dffeas \debounce_SWITCH_inst|DB[2].db_core|counter[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[2].db_core|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[2].db_core|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[1] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y56_N4
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[2].db_core|Add0~9 (
// Equation(s):
// \debounce_SWITCH_inst|DB[2].db_core|Add0~9_sumout  = SUM(( \debounce_SWITCH_inst|DB[2].db_core|counter [2] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~6  ))
// \debounce_SWITCH_inst|DB[2].db_core|Add0~10  = CARRY(( \debounce_SWITCH_inst|DB[2].db_core|counter [2] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[2].db_core|counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[2].db_core|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[2].db_core|Add0~9_sumout ),
	.cout(\debounce_SWITCH_inst|DB[2].db_core|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~9 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y56_N5
dffeas \debounce_SWITCH_inst|DB[2].db_core|counter[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[2].db_core|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[2].db_core|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[2] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y56_N6
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[2].db_core|Add0~13 (
// Equation(s):
// \debounce_SWITCH_inst|DB[2].db_core|Add0~13_sumout  = SUM(( \debounce_SWITCH_inst|DB[2].db_core|counter [3] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~10  ))
// \debounce_SWITCH_inst|DB[2].db_core|Add0~14  = CARRY(( \debounce_SWITCH_inst|DB[2].db_core|counter [3] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[2].db_core|counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[2].db_core|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[2].db_core|Add0~13_sumout ),
	.cout(\debounce_SWITCH_inst|DB[2].db_core|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~13 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y56_N7
dffeas \debounce_SWITCH_inst|DB[2].db_core|counter[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[2].db_core|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[2].db_core|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[3] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y56_N8
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[2].db_core|Add0~17 (
// Equation(s):
// \debounce_SWITCH_inst|DB[2].db_core|Add0~17_sumout  = SUM(( \debounce_SWITCH_inst|DB[2].db_core|counter [4] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~14  ))
// \debounce_SWITCH_inst|DB[2].db_core|Add0~18  = CARRY(( \debounce_SWITCH_inst|DB[2].db_core|counter [4] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[2].db_core|counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[2].db_core|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[2].db_core|Add0~17_sumout ),
	.cout(\debounce_SWITCH_inst|DB[2].db_core|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~17 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y56_N9
dffeas \debounce_SWITCH_inst|DB[2].db_core|counter[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[2].db_core|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[2].db_core|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[4] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y56_N10
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[2].db_core|Add0~21 (
// Equation(s):
// \debounce_SWITCH_inst|DB[2].db_core|Add0~21_sumout  = SUM(( \debounce_SWITCH_inst|DB[2].db_core|counter [5] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~18  ))
// \debounce_SWITCH_inst|DB[2].db_core|Add0~22  = CARRY(( \debounce_SWITCH_inst|DB[2].db_core|counter [5] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[2].db_core|counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[2].db_core|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[2].db_core|Add0~21_sumout ),
	.cout(\debounce_SWITCH_inst|DB[2].db_core|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~21 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y56_N11
dffeas \debounce_SWITCH_inst|DB[2].db_core|counter[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[2].db_core|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[2].db_core|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[5] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y56_N12
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[2].db_core|Add0~25 (
// Equation(s):
// \debounce_SWITCH_inst|DB[2].db_core|Add0~25_sumout  = SUM(( \debounce_SWITCH_inst|DB[2].db_core|counter [6] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~22  ))
// \debounce_SWITCH_inst|DB[2].db_core|Add0~26  = CARRY(( \debounce_SWITCH_inst|DB[2].db_core|counter [6] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[2].db_core|counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[2].db_core|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[2].db_core|Add0~25_sumout ),
	.cout(\debounce_SWITCH_inst|DB[2].db_core|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~25 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y56_N13
dffeas \debounce_SWITCH_inst|DB[2].db_core|counter[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[2].db_core|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[2].db_core|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[6] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y56_N14
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[2].db_core|Add0~29 (
// Equation(s):
// \debounce_SWITCH_inst|DB[2].db_core|Add0~29_sumout  = SUM(( \debounce_SWITCH_inst|DB[2].db_core|counter [7] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~26  ))
// \debounce_SWITCH_inst|DB[2].db_core|Add0~30  = CARRY(( \debounce_SWITCH_inst|DB[2].db_core|counter [7] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[2].db_core|counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[2].db_core|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[2].db_core|Add0~29_sumout ),
	.cout(\debounce_SWITCH_inst|DB[2].db_core|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~29 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y56_N15
dffeas \debounce_SWITCH_inst|DB[2].db_core|counter[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[2].db_core|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[2].db_core|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[7] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y56_N16
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[2].db_core|Add0~33 (
// Equation(s):
// \debounce_SWITCH_inst|DB[2].db_core|Add0~33_sumout  = SUM(( \debounce_SWITCH_inst|DB[2].db_core|counter [8] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~30  ))
// \debounce_SWITCH_inst|DB[2].db_core|Add0~34  = CARRY(( \debounce_SWITCH_inst|DB[2].db_core|counter [8] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[2].db_core|counter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[2].db_core|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[2].db_core|Add0~33_sumout ),
	.cout(\debounce_SWITCH_inst|DB[2].db_core|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~33 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y56_N17
dffeas \debounce_SWITCH_inst|DB[2].db_core|counter[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[2].db_core|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[2].db_core|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[8] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y56_N18
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[2].db_core|Add0~37 (
// Equation(s):
// \debounce_SWITCH_inst|DB[2].db_core|Add0~37_sumout  = SUM(( \debounce_SWITCH_inst|DB[2].db_core|counter [9] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~34  ))
// \debounce_SWITCH_inst|DB[2].db_core|Add0~38  = CARRY(( \debounce_SWITCH_inst|DB[2].db_core|counter [9] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[2].db_core|counter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[2].db_core|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[2].db_core|Add0~37_sumout ),
	.cout(\debounce_SWITCH_inst|DB[2].db_core|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~37 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y56_N19
dffeas \debounce_SWITCH_inst|DB[2].db_core|counter[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[2].db_core|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[2].db_core|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[9] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y56_N20
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[2].db_core|Add0~41 (
// Equation(s):
// \debounce_SWITCH_inst|DB[2].db_core|Add0~41_sumout  = SUM(( \debounce_SWITCH_inst|DB[2].db_core|counter [10] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~38  ))
// \debounce_SWITCH_inst|DB[2].db_core|Add0~42  = CARRY(( \debounce_SWITCH_inst|DB[2].db_core|counter [10] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[2].db_core|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[2].db_core|counter [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[2].db_core|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[2].db_core|Add0~41_sumout ),
	.cout(\debounce_SWITCH_inst|DB[2].db_core|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~41 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[2].db_core|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y56_N21
dffeas \debounce_SWITCH_inst|DB[2].db_core|counter[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[2].db_core|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[2].db_core|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[10] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X115_Y56_N23
dffeas \debounce_SWITCH_inst|DB[2].db_core|counter[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[2].db_core|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[2].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[2].db_core|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[11] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[2].db_core|counter[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y56_N16
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~1 (
// Equation(s):
// \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~1_combout  = ( \debounce_SWITCH_inst|DB[2].db_core|counter [9] & ( (\debounce_SWITCH_inst|DB[2].db_core|counter [8] & \debounce_SWITCH_inst|DB[2].db_core|counter [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_SWITCH_inst|DB[2].db_core|counter [8]),
	.datad(!\debounce_SWITCH_inst|DB[2].db_core|counter [7]),
	.datae(gnd),
	.dataf(!\debounce_SWITCH_inst|DB[2].db_core|counter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~1 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~1 .lut_mask = 64'h00000000000F000F;
defparam \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y56_N12
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~0 (
// Equation(s):
// \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~0_combout  = ( !\debounce_SWITCH_inst|DB[2].db_core|counter [4] & ( (!\debounce_SWITCH_inst|DB[2].db_core|counter [6] & !\debounce_SWITCH_inst|DB[2].db_core|counter [5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_SWITCH_inst|DB[2].db_core|counter [6]),
	.datad(!\debounce_SWITCH_inst|DB[2].db_core|counter [5]),
	.datae(gnd),
	.dataf(!\debounce_SWITCH_inst|DB[2].db_core|counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~0 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~0 .lut_mask = 64'hF000F00000000000;
defparam \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y56_N20
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[2].db_core|LessThan0~0 (
// Equation(s):
// \debounce_SWITCH_inst|DB[2].db_core|LessThan0~0_combout  = ( \debounce_SWITCH_inst|DB[2].db_core|counter [10] & ( \debounce_SWITCH_inst|DB[2].db_core|counter [3] & ( \debounce_SWITCH_inst|DB[2].db_core|counter [12] ) ) ) # ( 
// !\debounce_SWITCH_inst|DB[2].db_core|counter [10] & ( \debounce_SWITCH_inst|DB[2].db_core|counter [3] & ( (\debounce_SWITCH_inst|DB[2].db_core|counter [12] & ((\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~1_combout ) # 
// (\debounce_SWITCH_inst|DB[2].db_core|counter [11]))) ) ) ) # ( \debounce_SWITCH_inst|DB[2].db_core|counter [10] & ( !\debounce_SWITCH_inst|DB[2].db_core|counter [3] & ( \debounce_SWITCH_inst|DB[2].db_core|counter [12] ) ) ) # ( 
// !\debounce_SWITCH_inst|DB[2].db_core|counter [10] & ( !\debounce_SWITCH_inst|DB[2].db_core|counter [3] & ( (\debounce_SWITCH_inst|DB[2].db_core|counter [12] & (((\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~1_combout  & 
// !\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~0_combout )) # (\debounce_SWITCH_inst|DB[2].db_core|counter [11]))) ) ) )

	.dataa(!\debounce_SWITCH_inst|DB[2].db_core|counter [11]),
	.datab(!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~1_combout ),
	.datac(!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~0_combout ),
	.datad(!\debounce_SWITCH_inst|DB[2].db_core|counter [12]),
	.datae(!\debounce_SWITCH_inst|DB[2].db_core|counter [10]),
	.dataf(!\debounce_SWITCH_inst|DB[2].db_core|counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_SWITCH_inst|DB[2].db_core|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|LessThan0~0 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[2].db_core|LessThan0~0 .lut_mask = 64'h007500FF007700FF;
defparam \debounce_SWITCH_inst|DB[2].db_core|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y56_N18
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~6 (
// Equation(s):
// \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~6_combout  = ( \CPU_RESET~input_o  & ( (!\debounce_SWITCH_inst|DB[2].db_core|counter [1] & (\debounce_SWITCH_inst|DB[2].db_core|counter [3] & (!\debounce_SWITCH_inst|DB[2].db_core|counter [2] & 
// \debounce_SWITCH_inst|DB[2].db_core|counter [12]))) ) )

	.dataa(!\debounce_SWITCH_inst|DB[2].db_core|counter [1]),
	.datab(!\debounce_SWITCH_inst|DB[2].db_core|counter [3]),
	.datac(!\debounce_SWITCH_inst|DB[2].db_core|counter [2]),
	.datad(!\debounce_SWITCH_inst|DB[2].db_core|counter [12]),
	.datae(gnd),
	.dataf(!\CPU_RESET~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~6 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~6 .lut_mask = 64'h0000000000200020;
defparam \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y56_N24
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~7 (
// Equation(s):
// \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~7_combout  = ( !\debounce_SWITCH_inst|DB[2].db_core|counter [10] & ( !\debounce_SWITCH_inst|DB[2].db_core|counter [0] & ( (!\debounce_SWITCH_inst|DB[2].db_core|counter [11] & 
// (\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~1_combout  & \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~6_combout )) ) ) )

	.dataa(!\debounce_SWITCH_inst|DB[2].db_core|counter [11]),
	.datab(!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~1_combout ),
	.datac(!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~6_combout ),
	.datad(gnd),
	.datae(!\debounce_SWITCH_inst|DB[2].db_core|counter [10]),
	.dataf(!\debounce_SWITCH_inst|DB[2].db_core|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~7 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~7 .lut_mask = 64'h0202000000000000;
defparam \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y56_N8
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~8 (
// Equation(s):
// \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~8_combout  = ( \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q  & ( \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~7_combout  & ( (!\debounce_SWITCH_inst|DB[2].db_core|LessThan0~0_combout ) # 
// ((!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~5_combout ) # ((!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~0_combout ) # (\SW[2]~input_o ))) ) ) ) # ( !\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q  & ( 
// \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~7_combout  & ( (\debounce_SWITCH_inst|DB[2].db_core|LessThan0~0_combout  & (\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~5_combout  & (\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~0_combout  & 
// \SW[2]~input_o ))) ) ) ) # ( \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q  & ( !\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~7_combout  ) )

	.dataa(!\debounce_SWITCH_inst|DB[2].db_core|LessThan0~0_combout ),
	.datab(!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~5_combout ),
	.datac(!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~0_combout ),
	.datad(!\SW[2]~input_o ),
	.datae(!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q ),
	.dataf(!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~8 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~8 .lut_mask = 64'h0000FFFF0001FEFF;
defparam \debounce_SWITCH_inst|DB[2].db_core|r_switch_state~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y56_N9
dffeas \debounce_SWITCH_inst|DB[2].db_core|r_switch_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[2].db_core|r_switch_state .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[2].db_core|r_switch_state .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y60_N4
stratixiv_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = ( \hybrid_control_mixed_inst|counter [0] & ( \hybrid_control_mixed_inst|counter [1] ) ) # ( !\hybrid_control_mixed_inst|counter [0] & ( \hybrid_control_mixed_inst|counter [1] ) ) # ( \hybrid_control_mixed_inst|counter [0] & ( 
// !\hybrid_control_mixed_inst|counter [1] ) ) # ( !\hybrid_control_mixed_inst|counter [0] & ( !\hybrid_control_mixed_inst|counter [1] & ( (\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q ) # (\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q ) ) ) )

	.dataa(gnd),
	.datab(!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q ),
	.datac(!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q ),
	.datad(gnd),
	.datae(!\hybrid_control_mixed_inst|counter [0]),
	.dataf(!\hybrid_control_mixed_inst|counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~0 .extended_lut = "off";
defparam \Mux1~0 .lut_mask = 64'h3F3FFFFFFFFFFFFF;
defparam \Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X112_Y58_N21
dffeas \dead_time_inst_4|DT[2].dt_core|delay[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_4|DT[2].dt_core|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux1~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_4|DT[2].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_4|DT[2].dt_core|delay [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_4|DT[2].dt_core|delay[0] .is_wysiwyg = "true";
defparam \dead_time_inst_4|DT[2].dt_core|delay[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y58_N22
stratixiv_lcell_comb \dead_time_inst_4|DT[2].dt_core|Add0~5 (
// Equation(s):
// \dead_time_inst_4|DT[2].dt_core|Add0~5_sumout  = SUM(( \dead_time_inst_4|DT[2].dt_core|delay [1] ) + ( GND ) + ( \dead_time_inst_4|DT[2].dt_core|Add0~2  ))
// \dead_time_inst_4|DT[2].dt_core|Add0~6  = CARRY(( \dead_time_inst_4|DT[2].dt_core|delay [1] ) + ( GND ) + ( \dead_time_inst_4|DT[2].dt_core|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_4|DT[2].dt_core|delay [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_4|DT[2].dt_core|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_4|DT[2].dt_core|Add0~5_sumout ),
	.cout(\dead_time_inst_4|DT[2].dt_core|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_4|DT[2].dt_core|Add0~5 .extended_lut = "off";
defparam \dead_time_inst_4|DT[2].dt_core|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_4|DT[2].dt_core|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X112_Y58_N23
dffeas \dead_time_inst_4|DT[2].dt_core|delay[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_4|DT[2].dt_core|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux1~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_4|DT[2].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_4|DT[2].dt_core|delay [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_4|DT[2].dt_core|delay[1] .is_wysiwyg = "true";
defparam \dead_time_inst_4|DT[2].dt_core|delay[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y58_N24
stratixiv_lcell_comb \dead_time_inst_4|DT[2].dt_core|Add0~9 (
// Equation(s):
// \dead_time_inst_4|DT[2].dt_core|Add0~9_sumout  = SUM(( \dead_time_inst_4|DT[2].dt_core|delay [2] ) + ( GND ) + ( \dead_time_inst_4|DT[2].dt_core|Add0~6  ))
// \dead_time_inst_4|DT[2].dt_core|Add0~10  = CARRY(( \dead_time_inst_4|DT[2].dt_core|delay [2] ) + ( GND ) + ( \dead_time_inst_4|DT[2].dt_core|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_4|DT[2].dt_core|delay [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_4|DT[2].dt_core|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_4|DT[2].dt_core|Add0~9_sumout ),
	.cout(\dead_time_inst_4|DT[2].dt_core|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_4|DT[2].dt_core|Add0~9 .extended_lut = "off";
defparam \dead_time_inst_4|DT[2].dt_core|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_4|DT[2].dt_core|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X112_Y58_N25
dffeas \dead_time_inst_4|DT[2].dt_core|delay[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_4|DT[2].dt_core|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux1~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_4|DT[2].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_4|DT[2].dt_core|delay [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_4|DT[2].dt_core|delay[2] .is_wysiwyg = "true";
defparam \dead_time_inst_4|DT[2].dt_core|delay[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y58_N26
stratixiv_lcell_comb \dead_time_inst_4|DT[2].dt_core|Add0~13 (
// Equation(s):
// \dead_time_inst_4|DT[2].dt_core|Add0~13_sumout  = SUM(( \dead_time_inst_4|DT[2].dt_core|delay [3] ) + ( GND ) + ( \dead_time_inst_4|DT[2].dt_core|Add0~10  ))
// \dead_time_inst_4|DT[2].dt_core|Add0~14  = CARRY(( \dead_time_inst_4|DT[2].dt_core|delay [3] ) + ( GND ) + ( \dead_time_inst_4|DT[2].dt_core|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_4|DT[2].dt_core|delay [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_4|DT[2].dt_core|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_4|DT[2].dt_core|Add0~13_sumout ),
	.cout(\dead_time_inst_4|DT[2].dt_core|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_4|DT[2].dt_core|Add0~13 .extended_lut = "off";
defparam \dead_time_inst_4|DT[2].dt_core|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_4|DT[2].dt_core|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X112_Y58_N27
dffeas \dead_time_inst_4|DT[2].dt_core|delay[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_4|DT[2].dt_core|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux1~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_4|DT[2].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_4|DT[2].dt_core|delay [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_4|DT[2].dt_core|delay[3] .is_wysiwyg = "true";
defparam \dead_time_inst_4|DT[2].dt_core|delay[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y58_N28
stratixiv_lcell_comb \dead_time_inst_4|DT[2].dt_core|Add0~17 (
// Equation(s):
// \dead_time_inst_4|DT[2].dt_core|Add0~17_sumout  = SUM(( \dead_time_inst_4|DT[2].dt_core|delay [4] ) + ( GND ) + ( \dead_time_inst_4|DT[2].dt_core|Add0~14  ))
// \dead_time_inst_4|DT[2].dt_core|Add0~18  = CARRY(( \dead_time_inst_4|DT[2].dt_core|delay [4] ) + ( GND ) + ( \dead_time_inst_4|DT[2].dt_core|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_4|DT[2].dt_core|delay [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_4|DT[2].dt_core|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_4|DT[2].dt_core|Add0~17_sumout ),
	.cout(\dead_time_inst_4|DT[2].dt_core|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_4|DT[2].dt_core|Add0~17 .extended_lut = "off";
defparam \dead_time_inst_4|DT[2].dt_core|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_4|DT[2].dt_core|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X112_Y58_N29
dffeas \dead_time_inst_4|DT[2].dt_core|delay[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_4|DT[2].dt_core|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux1~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_4|DT[2].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_4|DT[2].dt_core|delay [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_4|DT[2].dt_core|delay[4] .is_wysiwyg = "true";
defparam \dead_time_inst_4|DT[2].dt_core|delay[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y58_N30
stratixiv_lcell_comb \dead_time_inst_4|DT[2].dt_core|Add0~21 (
// Equation(s):
// \dead_time_inst_4|DT[2].dt_core|Add0~21_sumout  = SUM(( \dead_time_inst_4|DT[2].dt_core|delay [5] ) + ( GND ) + ( \dead_time_inst_4|DT[2].dt_core|Add0~18  ))
// \dead_time_inst_4|DT[2].dt_core|Add0~22  = CARRY(( \dead_time_inst_4|DT[2].dt_core|delay [5] ) + ( GND ) + ( \dead_time_inst_4|DT[2].dt_core|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_4|DT[2].dt_core|delay [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_4|DT[2].dt_core|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_4|DT[2].dt_core|Add0~21_sumout ),
	.cout(\dead_time_inst_4|DT[2].dt_core|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_4|DT[2].dt_core|Add0~21 .extended_lut = "off";
defparam \dead_time_inst_4|DT[2].dt_core|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_4|DT[2].dt_core|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X112_Y58_N31
dffeas \dead_time_inst_4|DT[2].dt_core|delay[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_4|DT[2].dt_core|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux1~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_4|DT[2].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_4|DT[2].dt_core|delay [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_4|DT[2].dt_core|delay[5] .is_wysiwyg = "true";
defparam \dead_time_inst_4|DT[2].dt_core|delay[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y58_N32
stratixiv_lcell_comb \dead_time_inst_4|DT[2].dt_core|Add0~25 (
// Equation(s):
// \dead_time_inst_4|DT[2].dt_core|Add0~25_sumout  = SUM(( \dead_time_inst_4|DT[2].dt_core|delay [6] ) + ( GND ) + ( \dead_time_inst_4|DT[2].dt_core|Add0~22  ))
// \dead_time_inst_4|DT[2].dt_core|Add0~26  = CARRY(( \dead_time_inst_4|DT[2].dt_core|delay [6] ) + ( GND ) + ( \dead_time_inst_4|DT[2].dt_core|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_4|DT[2].dt_core|delay [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_4|DT[2].dt_core|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_4|DT[2].dt_core|Add0~25_sumout ),
	.cout(\dead_time_inst_4|DT[2].dt_core|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_4|DT[2].dt_core|Add0~25 .extended_lut = "off";
defparam \dead_time_inst_4|DT[2].dt_core|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_4|DT[2].dt_core|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X112_Y58_N33
dffeas \dead_time_inst_4|DT[2].dt_core|delay[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_4|DT[2].dt_core|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux1~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_4|DT[2].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_4|DT[2].dt_core|delay [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_4|DT[2].dt_core|delay[6] .is_wysiwyg = "true";
defparam \dead_time_inst_4|DT[2].dt_core|delay[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y58_N34
stratixiv_lcell_comb \dead_time_inst_4|DT[2].dt_core|Add0~29 (
// Equation(s):
// \dead_time_inst_4|DT[2].dt_core|Add0~29_sumout  = SUM(( \dead_time_inst_4|DT[2].dt_core|delay [7] ) + ( GND ) + ( \dead_time_inst_4|DT[2].dt_core|Add0~26  ))
// \dead_time_inst_4|DT[2].dt_core|Add0~30  = CARRY(( \dead_time_inst_4|DT[2].dt_core|delay [7] ) + ( GND ) + ( \dead_time_inst_4|DT[2].dt_core|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_4|DT[2].dt_core|delay [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_4|DT[2].dt_core|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_4|DT[2].dt_core|Add0~29_sumout ),
	.cout(\dead_time_inst_4|DT[2].dt_core|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_4|DT[2].dt_core|Add0~29 .extended_lut = "off";
defparam \dead_time_inst_4|DT[2].dt_core|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_4|DT[2].dt_core|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X112_Y58_N35
dffeas \dead_time_inst_4|DT[2].dt_core|delay[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_4|DT[2].dt_core|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux1~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_4|DT[2].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_4|DT[2].dt_core|delay [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_4|DT[2].dt_core|delay[7] .is_wysiwyg = "true";
defparam \dead_time_inst_4|DT[2].dt_core|delay[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y58_N36
stratixiv_lcell_comb \dead_time_inst_4|DT[2].dt_core|Add0~33 (
// Equation(s):
// \dead_time_inst_4|DT[2].dt_core|Add0~33_sumout  = SUM(( \dead_time_inst_4|DT[2].dt_core|delay [8] ) + ( GND ) + ( \dead_time_inst_4|DT[2].dt_core|Add0~30  ))
// \dead_time_inst_4|DT[2].dt_core|Add0~34  = CARRY(( \dead_time_inst_4|DT[2].dt_core|delay [8] ) + ( GND ) + ( \dead_time_inst_4|DT[2].dt_core|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_4|DT[2].dt_core|delay [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_4|DT[2].dt_core|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_4|DT[2].dt_core|Add0~33_sumout ),
	.cout(\dead_time_inst_4|DT[2].dt_core|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_4|DT[2].dt_core|Add0~33 .extended_lut = "off";
defparam \dead_time_inst_4|DT[2].dt_core|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_4|DT[2].dt_core|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X112_Y58_N37
dffeas \dead_time_inst_4|DT[2].dt_core|delay[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_4|DT[2].dt_core|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux1~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_4|DT[2].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_4|DT[2].dt_core|delay [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_4|DT[2].dt_core|delay[8] .is_wysiwyg = "true";
defparam \dead_time_inst_4|DT[2].dt_core|delay[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y58_N38
stratixiv_lcell_comb \dead_time_inst_4|DT[2].dt_core|Add0~37 (
// Equation(s):
// \dead_time_inst_4|DT[2].dt_core|Add0~37_sumout  = SUM(( \dead_time_inst_4|DT[2].dt_core|delay [9] ) + ( GND ) + ( \dead_time_inst_4|DT[2].dt_core|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_4|DT[2].dt_core|delay [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_4|DT[2].dt_core|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_4|DT[2].dt_core|Add0~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_4|DT[2].dt_core|Add0~37 .extended_lut = "off";
defparam \dead_time_inst_4|DT[2].dt_core|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_4|DT[2].dt_core|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X112_Y58_N39
dffeas \dead_time_inst_4|DT[2].dt_core|delay[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_4|DT[2].dt_core|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux1~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_4|DT[2].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_4|DT[2].dt_core|delay [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_4|DT[2].dt_core|delay[9] .is_wysiwyg = "true";
defparam \dead_time_inst_4|DT[2].dt_core|delay[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y58_N10
stratixiv_lcell_comb \dead_time_inst_4|DT[2].dt_core|signal_delay~1 (
// Equation(s):
// \dead_time_inst_4|DT[2].dt_core|signal_delay~1_combout  = ( !\dead_time_inst_4|DT[2].dt_core|delay [7] & ( !\dead_time_inst_4|DT[2].dt_core|delay [9] & ( (!\dead_time_inst_4|DT[2].dt_core|delay [8] & !\dead_time_inst_4|DT[2].dt_core|delay [6]) ) ) )

	.dataa(gnd),
	.datab(!\dead_time_inst_4|DT[2].dt_core|delay [8]),
	.datac(gnd),
	.datad(!\dead_time_inst_4|DT[2].dt_core|delay [6]),
	.datae(!\dead_time_inst_4|DT[2].dt_core|delay [7]),
	.dataf(!\dead_time_inst_4|DT[2].dt_core|delay [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dead_time_inst_4|DT[2].dt_core|signal_delay~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_4|DT[2].dt_core|signal_delay~1 .extended_lut = "off";
defparam \dead_time_inst_4|DT[2].dt_core|signal_delay~1 .lut_mask = 64'hCC00000000000000;
defparam \dead_time_inst_4|DT[2].dt_core|signal_delay~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X112_Y58_N12
stratixiv_lcell_comb \dead_time_inst_4|DT[2].dt_core|signal_delay~0 (
// Equation(s):
// \dead_time_inst_4|DT[2].dt_core|signal_delay~0_combout  = ( \dead_time_inst_4|DT[2].dt_core|delay [3] & ( \dead_time_inst_4|DT[2].dt_core|delay [5] ) ) # ( !\dead_time_inst_4|DT[2].dt_core|delay [3] & ( (\dead_time_inst_4|DT[2].dt_core|delay [4] & 
// \dead_time_inst_4|DT[2].dt_core|delay [5]) ) )

	.dataa(!\dead_time_inst_4|DT[2].dt_core|delay [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_4|DT[2].dt_core|delay [5]),
	.datae(!\dead_time_inst_4|DT[2].dt_core|delay [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dead_time_inst_4|DT[2].dt_core|signal_delay~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_4|DT[2].dt_core|signal_delay~0 .extended_lut = "off";
defparam \dead_time_inst_4|DT[2].dt_core|signal_delay~0 .lut_mask = 64'h005500FF005500FF;
defparam \dead_time_inst_4|DT[2].dt_core|signal_delay~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X112_Y58_N0
stratixiv_lcell_comb \dead_time_inst_4|DT[2].dt_core|signal_delay~2 (
// Equation(s):
// \dead_time_inst_4|DT[2].dt_core|signal_delay~2_combout  = ( !\hybrid_control_mixed_inst|counter [1] & ( !\hybrid_control_mixed_inst|counter [0] & ( (!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q  & 
// (!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q  & ((!\dead_time_inst_4|DT[2].dt_core|signal_delay~1_combout ) # (\dead_time_inst_4|DT[2].dt_core|signal_delay~0_combout )))) ) ) )

	.dataa(!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q ),
	.datab(!\dead_time_inst_4|DT[2].dt_core|signal_delay~1_combout ),
	.datac(!\dead_time_inst_4|DT[2].dt_core|signal_delay~0_combout ),
	.datad(!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q ),
	.datae(!\hybrid_control_mixed_inst|counter [1]),
	.dataf(!\hybrid_control_mixed_inst|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dead_time_inst_4|DT[2].dt_core|signal_delay~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_4|DT[2].dt_core|signal_delay~2 .extended_lut = "off";
defparam \dead_time_inst_4|DT[2].dt_core|signal_delay~2 .lut_mask = 64'h8A00000000000000;
defparam \dead_time_inst_4|DT[2].dt_core|signal_delay~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X112_Y58_N3
dffeas \dead_time_inst_4|DT[2].dt_core|signal_delay (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dead_time_inst_4|DT[2].dt_core|signal_delay~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_4|DT[2].dt_core|signal_delay~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_4|DT[2].dt_core|signal_delay .is_wysiwyg = "true";
defparam \dead_time_inst_4|DT[2].dt_core|signal_delay .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y59_N0
stratixiv_lcell_comb \dead_time_inst_2|DT[2].dt_core|Add0~1 (
// Equation(s):
// \dead_time_inst_2|DT[2].dt_core|Add0~1_sumout  = SUM(( \dead_time_inst_2|DT[2].dt_core|delay [0] ) + ( VCC ) + ( !VCC ))
// \dead_time_inst_2|DT[2].dt_core|Add0~2  = CARRY(( \dead_time_inst_2|DT[2].dt_core|delay [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_2|DT[2].dt_core|delay [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_2|DT[2].dt_core|Add0~1_sumout ),
	.cout(\dead_time_inst_2|DT[2].dt_core|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_2|DT[2].dt_core|Add0~1 .extended_lut = "off";
defparam \dead_time_inst_2|DT[2].dt_core|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \dead_time_inst_2|DT[2].dt_core|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X112_Y59_N1
dffeas \dead_time_inst_2|DT[2].dt_core|delay[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_2|DT[2].dt_core|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux1~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_2|DT[2].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_2|DT[2].dt_core|delay [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_2|DT[2].dt_core|delay[0] .is_wysiwyg = "true";
defparam \dead_time_inst_2|DT[2].dt_core|delay[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y59_N2
stratixiv_lcell_comb \dead_time_inst_2|DT[2].dt_core|Add0~5 (
// Equation(s):
// \dead_time_inst_2|DT[2].dt_core|Add0~5_sumout  = SUM(( \dead_time_inst_2|DT[2].dt_core|delay [1] ) + ( GND ) + ( \dead_time_inst_2|DT[2].dt_core|Add0~2  ))
// \dead_time_inst_2|DT[2].dt_core|Add0~6  = CARRY(( \dead_time_inst_2|DT[2].dt_core|delay [1] ) + ( GND ) + ( \dead_time_inst_2|DT[2].dt_core|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_2|DT[2].dt_core|delay [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_2|DT[2].dt_core|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_2|DT[2].dt_core|Add0~5_sumout ),
	.cout(\dead_time_inst_2|DT[2].dt_core|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_2|DT[2].dt_core|Add0~5 .extended_lut = "off";
defparam \dead_time_inst_2|DT[2].dt_core|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_2|DT[2].dt_core|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X112_Y59_N3
dffeas \dead_time_inst_2|DT[2].dt_core|delay[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_2|DT[2].dt_core|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux1~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_2|DT[2].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_2|DT[2].dt_core|delay [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_2|DT[2].dt_core|delay[1] .is_wysiwyg = "true";
defparam \dead_time_inst_2|DT[2].dt_core|delay[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y59_N4
stratixiv_lcell_comb \dead_time_inst_2|DT[2].dt_core|Add0~9 (
// Equation(s):
// \dead_time_inst_2|DT[2].dt_core|Add0~9_sumout  = SUM(( \dead_time_inst_2|DT[2].dt_core|delay [2] ) + ( GND ) + ( \dead_time_inst_2|DT[2].dt_core|Add0~6  ))
// \dead_time_inst_2|DT[2].dt_core|Add0~10  = CARRY(( \dead_time_inst_2|DT[2].dt_core|delay [2] ) + ( GND ) + ( \dead_time_inst_2|DT[2].dt_core|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_2|DT[2].dt_core|delay [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_2|DT[2].dt_core|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_2|DT[2].dt_core|Add0~9_sumout ),
	.cout(\dead_time_inst_2|DT[2].dt_core|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_2|DT[2].dt_core|Add0~9 .extended_lut = "off";
defparam \dead_time_inst_2|DT[2].dt_core|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_2|DT[2].dt_core|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X112_Y59_N5
dffeas \dead_time_inst_2|DT[2].dt_core|delay[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_2|DT[2].dt_core|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux1~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_2|DT[2].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_2|DT[2].dt_core|delay [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_2|DT[2].dt_core|delay[2] .is_wysiwyg = "true";
defparam \dead_time_inst_2|DT[2].dt_core|delay[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y59_N6
stratixiv_lcell_comb \dead_time_inst_2|DT[2].dt_core|Add0~13 (
// Equation(s):
// \dead_time_inst_2|DT[2].dt_core|Add0~13_sumout  = SUM(( \dead_time_inst_2|DT[2].dt_core|delay [3] ) + ( GND ) + ( \dead_time_inst_2|DT[2].dt_core|Add0~10  ))
// \dead_time_inst_2|DT[2].dt_core|Add0~14  = CARRY(( \dead_time_inst_2|DT[2].dt_core|delay [3] ) + ( GND ) + ( \dead_time_inst_2|DT[2].dt_core|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_2|DT[2].dt_core|delay [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_2|DT[2].dt_core|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_2|DT[2].dt_core|Add0~13_sumout ),
	.cout(\dead_time_inst_2|DT[2].dt_core|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_2|DT[2].dt_core|Add0~13 .extended_lut = "off";
defparam \dead_time_inst_2|DT[2].dt_core|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_2|DT[2].dt_core|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X112_Y59_N7
dffeas \dead_time_inst_2|DT[2].dt_core|delay[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_2|DT[2].dt_core|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux1~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_2|DT[2].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_2|DT[2].dt_core|delay [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_2|DT[2].dt_core|delay[3] .is_wysiwyg = "true";
defparam \dead_time_inst_2|DT[2].dt_core|delay[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y59_N8
stratixiv_lcell_comb \dead_time_inst_2|DT[2].dt_core|Add0~17 (
// Equation(s):
// \dead_time_inst_2|DT[2].dt_core|Add0~17_sumout  = SUM(( \dead_time_inst_2|DT[2].dt_core|delay [4] ) + ( GND ) + ( \dead_time_inst_2|DT[2].dt_core|Add0~14  ))
// \dead_time_inst_2|DT[2].dt_core|Add0~18  = CARRY(( \dead_time_inst_2|DT[2].dt_core|delay [4] ) + ( GND ) + ( \dead_time_inst_2|DT[2].dt_core|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_2|DT[2].dt_core|delay [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_2|DT[2].dt_core|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_2|DT[2].dt_core|Add0~17_sumout ),
	.cout(\dead_time_inst_2|DT[2].dt_core|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_2|DT[2].dt_core|Add0~17 .extended_lut = "off";
defparam \dead_time_inst_2|DT[2].dt_core|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_2|DT[2].dt_core|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X112_Y59_N9
dffeas \dead_time_inst_2|DT[2].dt_core|delay[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_2|DT[2].dt_core|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux1~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_2|DT[2].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_2|DT[2].dt_core|delay [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_2|DT[2].dt_core|delay[4] .is_wysiwyg = "true";
defparam \dead_time_inst_2|DT[2].dt_core|delay[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y59_N32
stratixiv_lcell_comb \dead_time_inst_2|DT[2].dt_core|signal_delay~0 (
// Equation(s):
// \dead_time_inst_2|DT[2].dt_core|signal_delay~0_combout  = ( \dead_time_inst_2|DT[2].dt_core|delay [2] & ( \dead_time_inst_2|DT[2].dt_core|delay [4] ) ) # ( !\dead_time_inst_2|DT[2].dt_core|delay [2] & ( (\dead_time_inst_2|DT[2].dt_core|delay [4] & 
// \dead_time_inst_2|DT[2].dt_core|delay [3]) ) )

	.dataa(!\dead_time_inst_2|DT[2].dt_core|delay [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_2|DT[2].dt_core|delay [3]),
	.datae(!\dead_time_inst_2|DT[2].dt_core|delay [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dead_time_inst_2|DT[2].dt_core|signal_delay~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_2|DT[2].dt_core|signal_delay~0 .extended_lut = "off";
defparam \dead_time_inst_2|DT[2].dt_core|signal_delay~0 .lut_mask = 64'h0055555500555555;
defparam \dead_time_inst_2|DT[2].dt_core|signal_delay~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X112_Y59_N10
stratixiv_lcell_comb \dead_time_inst_2|DT[2].dt_core|Add0~21 (
// Equation(s):
// \dead_time_inst_2|DT[2].dt_core|Add0~21_sumout  = SUM(( \dead_time_inst_2|DT[2].dt_core|delay [5] ) + ( GND ) + ( \dead_time_inst_2|DT[2].dt_core|Add0~18  ))
// \dead_time_inst_2|DT[2].dt_core|Add0~22  = CARRY(( \dead_time_inst_2|DT[2].dt_core|delay [5] ) + ( GND ) + ( \dead_time_inst_2|DT[2].dt_core|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_2|DT[2].dt_core|delay [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_2|DT[2].dt_core|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_2|DT[2].dt_core|Add0~21_sumout ),
	.cout(\dead_time_inst_2|DT[2].dt_core|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_2|DT[2].dt_core|Add0~21 .extended_lut = "off";
defparam \dead_time_inst_2|DT[2].dt_core|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_2|DT[2].dt_core|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X112_Y59_N11
dffeas \dead_time_inst_2|DT[2].dt_core|delay[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_2|DT[2].dt_core|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux1~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_2|DT[2].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_2|DT[2].dt_core|delay [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_2|DT[2].dt_core|delay[5] .is_wysiwyg = "true";
defparam \dead_time_inst_2|DT[2].dt_core|delay[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y59_N12
stratixiv_lcell_comb \dead_time_inst_2|DT[2].dt_core|Add0~25 (
// Equation(s):
// \dead_time_inst_2|DT[2].dt_core|Add0~25_sumout  = SUM(( \dead_time_inst_2|DT[2].dt_core|delay [6] ) + ( GND ) + ( \dead_time_inst_2|DT[2].dt_core|Add0~22  ))
// \dead_time_inst_2|DT[2].dt_core|Add0~26  = CARRY(( \dead_time_inst_2|DT[2].dt_core|delay [6] ) + ( GND ) + ( \dead_time_inst_2|DT[2].dt_core|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_2|DT[2].dt_core|delay [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_2|DT[2].dt_core|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_2|DT[2].dt_core|Add0~25_sumout ),
	.cout(\dead_time_inst_2|DT[2].dt_core|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_2|DT[2].dt_core|Add0~25 .extended_lut = "off";
defparam \dead_time_inst_2|DT[2].dt_core|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_2|DT[2].dt_core|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X112_Y59_N13
dffeas \dead_time_inst_2|DT[2].dt_core|delay[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_2|DT[2].dt_core|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux1~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_2|DT[2].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_2|DT[2].dt_core|delay [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_2|DT[2].dt_core|delay[6] .is_wysiwyg = "true";
defparam \dead_time_inst_2|DT[2].dt_core|delay[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y59_N14
stratixiv_lcell_comb \dead_time_inst_2|DT[2].dt_core|Add0~29 (
// Equation(s):
// \dead_time_inst_2|DT[2].dt_core|Add0~29_sumout  = SUM(( \dead_time_inst_2|DT[2].dt_core|delay [7] ) + ( GND ) + ( \dead_time_inst_2|DT[2].dt_core|Add0~26  ))
// \dead_time_inst_2|DT[2].dt_core|Add0~30  = CARRY(( \dead_time_inst_2|DT[2].dt_core|delay [7] ) + ( GND ) + ( \dead_time_inst_2|DT[2].dt_core|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_2|DT[2].dt_core|delay [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_2|DT[2].dt_core|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_2|DT[2].dt_core|Add0~29_sumout ),
	.cout(\dead_time_inst_2|DT[2].dt_core|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_2|DT[2].dt_core|Add0~29 .extended_lut = "off";
defparam \dead_time_inst_2|DT[2].dt_core|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_2|DT[2].dt_core|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X112_Y59_N15
dffeas \dead_time_inst_2|DT[2].dt_core|delay[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_2|DT[2].dt_core|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux1~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_2|DT[2].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_2|DT[2].dt_core|delay [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_2|DT[2].dt_core|delay[7] .is_wysiwyg = "true";
defparam \dead_time_inst_2|DT[2].dt_core|delay[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y59_N16
stratixiv_lcell_comb \dead_time_inst_2|DT[2].dt_core|Add0~33 (
// Equation(s):
// \dead_time_inst_2|DT[2].dt_core|Add0~33_sumout  = SUM(( \dead_time_inst_2|DT[2].dt_core|delay [8] ) + ( GND ) + ( \dead_time_inst_2|DT[2].dt_core|Add0~30  ))
// \dead_time_inst_2|DT[2].dt_core|Add0~34  = CARRY(( \dead_time_inst_2|DT[2].dt_core|delay [8] ) + ( GND ) + ( \dead_time_inst_2|DT[2].dt_core|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_2|DT[2].dt_core|delay [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_2|DT[2].dt_core|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_2|DT[2].dt_core|Add0~33_sumout ),
	.cout(\dead_time_inst_2|DT[2].dt_core|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_2|DT[2].dt_core|Add0~33 .extended_lut = "off";
defparam \dead_time_inst_2|DT[2].dt_core|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_2|DT[2].dt_core|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X112_Y59_N17
dffeas \dead_time_inst_2|DT[2].dt_core|delay[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_2|DT[2].dt_core|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux1~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_2|DT[2].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_2|DT[2].dt_core|delay [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_2|DT[2].dt_core|delay[8] .is_wysiwyg = "true";
defparam \dead_time_inst_2|DT[2].dt_core|delay[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y59_N18
stratixiv_lcell_comb \dead_time_inst_2|DT[2].dt_core|Add0~37 (
// Equation(s):
// \dead_time_inst_2|DT[2].dt_core|Add0~37_sumout  = SUM(( \dead_time_inst_2|DT[2].dt_core|delay [9] ) + ( GND ) + ( \dead_time_inst_2|DT[2].dt_core|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_2|DT[2].dt_core|delay [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_2|DT[2].dt_core|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_2|DT[2].dt_core|Add0~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_2|DT[2].dt_core|Add0~37 .extended_lut = "off";
defparam \dead_time_inst_2|DT[2].dt_core|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_2|DT[2].dt_core|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X112_Y59_N19
dffeas \dead_time_inst_2|DT[2].dt_core|delay[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_2|DT[2].dt_core|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux1~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_2|DT[2].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_2|DT[2].dt_core|delay [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_2|DT[2].dt_core|delay[9] .is_wysiwyg = "true";
defparam \dead_time_inst_2|DT[2].dt_core|delay[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y59_N30
stratixiv_lcell_comb \dead_time_inst_2|DT[2].dt_core|signal_delay~1 (
// Equation(s):
// \dead_time_inst_2|DT[2].dt_core|signal_delay~1_combout  = ( !\dead_time_inst_2|DT[2].dt_core|delay [9] & ( !\dead_time_inst_2|DT[2].dt_core|delay [5] & ( (!\dead_time_inst_2|DT[2].dt_core|delay [8] & (!\dead_time_inst_2|DT[2].dt_core|delay [7] & 
// !\dead_time_inst_2|DT[2].dt_core|delay [6])) ) ) )

	.dataa(gnd),
	.datab(!\dead_time_inst_2|DT[2].dt_core|delay [8]),
	.datac(!\dead_time_inst_2|DT[2].dt_core|delay [7]),
	.datad(!\dead_time_inst_2|DT[2].dt_core|delay [6]),
	.datae(!\dead_time_inst_2|DT[2].dt_core|delay [9]),
	.dataf(!\dead_time_inst_2|DT[2].dt_core|delay [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dead_time_inst_2|DT[2].dt_core|signal_delay~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_2|DT[2].dt_core|signal_delay~1 .extended_lut = "off";
defparam \dead_time_inst_2|DT[2].dt_core|signal_delay~1 .lut_mask = 64'hC000000000000000;
defparam \dead_time_inst_2|DT[2].dt_core|signal_delay~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X112_Y59_N22
stratixiv_lcell_comb \dead_time_inst_2|DT[2].dt_core|signal_delay~2 (
// Equation(s):
// \dead_time_inst_2|DT[2].dt_core|signal_delay~2_combout  = ( !\hybrid_control_mixed_inst|counter [1] & ( !\hybrid_control_mixed_inst|counter [0] & ( (!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q  & 
// (!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q  & ((!\dead_time_inst_2|DT[2].dt_core|signal_delay~1_combout ) # (\dead_time_inst_2|DT[2].dt_core|signal_delay~0_combout )))) ) ) )

	.dataa(!\dead_time_inst_2|DT[2].dt_core|signal_delay~0_combout ),
	.datab(!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q ),
	.datac(!\dead_time_inst_2|DT[2].dt_core|signal_delay~1_combout ),
	.datad(!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q ),
	.datae(!\hybrid_control_mixed_inst|counter [1]),
	.dataf(!\hybrid_control_mixed_inst|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dead_time_inst_2|DT[2].dt_core|signal_delay~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_2|DT[2].dt_core|signal_delay~2 .extended_lut = "off";
defparam \dead_time_inst_2|DT[2].dt_core|signal_delay~2 .lut_mask = 64'hC400000000000000;
defparam \dead_time_inst_2|DT[2].dt_core|signal_delay~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X112_Y59_N21
dffeas \dead_time_inst_2|DT[2].dt_core|signal_delay (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dead_time_inst_2|DT[2].dt_core|signal_delay~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_2|DT[2].dt_core|signal_delay~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_2|DT[2].dt_core|signal_delay .is_wysiwyg = "true";
defparam \dead_time_inst_2|DT[2].dt_core|signal_delay .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y58_N20
stratixiv_lcell_comb \dead_time_inst_6|DT[2].dt_core|Add0~1 (
// Equation(s):
// \dead_time_inst_6|DT[2].dt_core|Add0~1_sumout  = SUM(( \dead_time_inst_6|DT[2].dt_core|delay [0] ) + ( VCC ) + ( !VCC ))
// \dead_time_inst_6|DT[2].dt_core|Add0~2  = CARRY(( \dead_time_inst_6|DT[2].dt_core|delay [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_6|DT[2].dt_core|delay [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_6|DT[2].dt_core|Add0~1_sumout ),
	.cout(\dead_time_inst_6|DT[2].dt_core|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_6|DT[2].dt_core|Add0~1 .extended_lut = "off";
defparam \dead_time_inst_6|DT[2].dt_core|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \dead_time_inst_6|DT[2].dt_core|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y58_N21
dffeas \dead_time_inst_6|DT[2].dt_core|delay[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_6|DT[2].dt_core|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux1~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_6|DT[2].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_6|DT[2].dt_core|delay [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_6|DT[2].dt_core|delay[0] .is_wysiwyg = "true";
defparam \dead_time_inst_6|DT[2].dt_core|delay[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y58_N22
stratixiv_lcell_comb \dead_time_inst_6|DT[2].dt_core|Add0~5 (
// Equation(s):
// \dead_time_inst_6|DT[2].dt_core|Add0~5_sumout  = SUM(( \dead_time_inst_6|DT[2].dt_core|delay [1] ) + ( GND ) + ( \dead_time_inst_6|DT[2].dt_core|Add0~2  ))
// \dead_time_inst_6|DT[2].dt_core|Add0~6  = CARRY(( \dead_time_inst_6|DT[2].dt_core|delay [1] ) + ( GND ) + ( \dead_time_inst_6|DT[2].dt_core|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_6|DT[2].dt_core|delay [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_6|DT[2].dt_core|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_6|DT[2].dt_core|Add0~5_sumout ),
	.cout(\dead_time_inst_6|DT[2].dt_core|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_6|DT[2].dt_core|Add0~5 .extended_lut = "off";
defparam \dead_time_inst_6|DT[2].dt_core|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_6|DT[2].dt_core|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y58_N23
dffeas \dead_time_inst_6|DT[2].dt_core|delay[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_6|DT[2].dt_core|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux1~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_6|DT[2].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_6|DT[2].dt_core|delay [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_6|DT[2].dt_core|delay[1] .is_wysiwyg = "true";
defparam \dead_time_inst_6|DT[2].dt_core|delay[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y58_N24
stratixiv_lcell_comb \dead_time_inst_6|DT[2].dt_core|Add0~9 (
// Equation(s):
// \dead_time_inst_6|DT[2].dt_core|Add0~9_sumout  = SUM(( \dead_time_inst_6|DT[2].dt_core|delay [2] ) + ( GND ) + ( \dead_time_inst_6|DT[2].dt_core|Add0~6  ))
// \dead_time_inst_6|DT[2].dt_core|Add0~10  = CARRY(( \dead_time_inst_6|DT[2].dt_core|delay [2] ) + ( GND ) + ( \dead_time_inst_6|DT[2].dt_core|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_6|DT[2].dt_core|delay [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_6|DT[2].dt_core|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_6|DT[2].dt_core|Add0~9_sumout ),
	.cout(\dead_time_inst_6|DT[2].dt_core|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_6|DT[2].dt_core|Add0~9 .extended_lut = "off";
defparam \dead_time_inst_6|DT[2].dt_core|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_6|DT[2].dt_core|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y58_N25
dffeas \dead_time_inst_6|DT[2].dt_core|delay[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_6|DT[2].dt_core|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux1~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_6|DT[2].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_6|DT[2].dt_core|delay [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_6|DT[2].dt_core|delay[2] .is_wysiwyg = "true";
defparam \dead_time_inst_6|DT[2].dt_core|delay[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y58_N26
stratixiv_lcell_comb \dead_time_inst_6|DT[2].dt_core|Add0~13 (
// Equation(s):
// \dead_time_inst_6|DT[2].dt_core|Add0~13_sumout  = SUM(( \dead_time_inst_6|DT[2].dt_core|delay [3] ) + ( GND ) + ( \dead_time_inst_6|DT[2].dt_core|Add0~10  ))
// \dead_time_inst_6|DT[2].dt_core|Add0~14  = CARRY(( \dead_time_inst_6|DT[2].dt_core|delay [3] ) + ( GND ) + ( \dead_time_inst_6|DT[2].dt_core|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_6|DT[2].dt_core|delay [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_6|DT[2].dt_core|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_6|DT[2].dt_core|Add0~13_sumout ),
	.cout(\dead_time_inst_6|DT[2].dt_core|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_6|DT[2].dt_core|Add0~13 .extended_lut = "off";
defparam \dead_time_inst_6|DT[2].dt_core|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_6|DT[2].dt_core|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y58_N27
dffeas \dead_time_inst_6|DT[2].dt_core|delay[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_6|DT[2].dt_core|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux1~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_6|DT[2].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_6|DT[2].dt_core|delay [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_6|DT[2].dt_core|delay[3] .is_wysiwyg = "true";
defparam \dead_time_inst_6|DT[2].dt_core|delay[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y58_N28
stratixiv_lcell_comb \dead_time_inst_6|DT[2].dt_core|Add0~17 (
// Equation(s):
// \dead_time_inst_6|DT[2].dt_core|Add0~17_sumout  = SUM(( \dead_time_inst_6|DT[2].dt_core|delay [4] ) + ( GND ) + ( \dead_time_inst_6|DT[2].dt_core|Add0~14  ))
// \dead_time_inst_6|DT[2].dt_core|Add0~18  = CARRY(( \dead_time_inst_6|DT[2].dt_core|delay [4] ) + ( GND ) + ( \dead_time_inst_6|DT[2].dt_core|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_6|DT[2].dt_core|delay [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_6|DT[2].dt_core|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_6|DT[2].dt_core|Add0~17_sumout ),
	.cout(\dead_time_inst_6|DT[2].dt_core|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_6|DT[2].dt_core|Add0~17 .extended_lut = "off";
defparam \dead_time_inst_6|DT[2].dt_core|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_6|DT[2].dt_core|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y58_N29
dffeas \dead_time_inst_6|DT[2].dt_core|delay[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_6|DT[2].dt_core|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux1~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_6|DT[2].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_6|DT[2].dt_core|delay [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_6|DT[2].dt_core|delay[4] .is_wysiwyg = "true";
defparam \dead_time_inst_6|DT[2].dt_core|delay[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y58_N30
stratixiv_lcell_comb \dead_time_inst_6|DT[2].dt_core|Add0~21 (
// Equation(s):
// \dead_time_inst_6|DT[2].dt_core|Add0~21_sumout  = SUM(( \dead_time_inst_6|DT[2].dt_core|delay [5] ) + ( GND ) + ( \dead_time_inst_6|DT[2].dt_core|Add0~18  ))
// \dead_time_inst_6|DT[2].dt_core|Add0~22  = CARRY(( \dead_time_inst_6|DT[2].dt_core|delay [5] ) + ( GND ) + ( \dead_time_inst_6|DT[2].dt_core|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_6|DT[2].dt_core|delay [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_6|DT[2].dt_core|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_6|DT[2].dt_core|Add0~21_sumout ),
	.cout(\dead_time_inst_6|DT[2].dt_core|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_6|DT[2].dt_core|Add0~21 .extended_lut = "off";
defparam \dead_time_inst_6|DT[2].dt_core|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_6|DT[2].dt_core|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y58_N31
dffeas \dead_time_inst_6|DT[2].dt_core|delay[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_6|DT[2].dt_core|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux1~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_6|DT[2].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_6|DT[2].dt_core|delay [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_6|DT[2].dt_core|delay[5] .is_wysiwyg = "true";
defparam \dead_time_inst_6|DT[2].dt_core|delay[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y58_N12
stratixiv_lcell_comb \dead_time_inst_6|DT[2].dt_core|signal_delay~0 (
// Equation(s):
// \dead_time_inst_6|DT[2].dt_core|signal_delay~0_combout  = ( \dead_time_inst_6|DT[2].dt_core|delay [3] & ( (\dead_time_inst_6|DT[2].dt_core|delay [4] & (\dead_time_inst_6|DT[2].dt_core|delay [5] & \dead_time_inst_6|DT[2].dt_core|delay [2])) ) )

	.dataa(!\dead_time_inst_6|DT[2].dt_core|delay [4]),
	.datab(!\dead_time_inst_6|DT[2].dt_core|delay [5]),
	.datac(!\dead_time_inst_6|DT[2].dt_core|delay [2]),
	.datad(gnd),
	.datae(!\dead_time_inst_6|DT[2].dt_core|delay [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dead_time_inst_6|DT[2].dt_core|signal_delay~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_6|DT[2].dt_core|signal_delay~0 .extended_lut = "off";
defparam \dead_time_inst_6|DT[2].dt_core|signal_delay~0 .lut_mask = 64'h0000010100000101;
defparam \dead_time_inst_6|DT[2].dt_core|signal_delay~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y58_N32
stratixiv_lcell_comb \dead_time_inst_6|DT[2].dt_core|Add0~25 (
// Equation(s):
// \dead_time_inst_6|DT[2].dt_core|Add0~25_sumout  = SUM(( \dead_time_inst_6|DT[2].dt_core|delay [6] ) + ( GND ) + ( \dead_time_inst_6|DT[2].dt_core|Add0~22  ))
// \dead_time_inst_6|DT[2].dt_core|Add0~26  = CARRY(( \dead_time_inst_6|DT[2].dt_core|delay [6] ) + ( GND ) + ( \dead_time_inst_6|DT[2].dt_core|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_6|DT[2].dt_core|delay [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_6|DT[2].dt_core|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_6|DT[2].dt_core|Add0~25_sumout ),
	.cout(\dead_time_inst_6|DT[2].dt_core|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_6|DT[2].dt_core|Add0~25 .extended_lut = "off";
defparam \dead_time_inst_6|DT[2].dt_core|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_6|DT[2].dt_core|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y58_N33
dffeas \dead_time_inst_6|DT[2].dt_core|delay[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_6|DT[2].dt_core|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux1~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_6|DT[2].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_6|DT[2].dt_core|delay [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_6|DT[2].dt_core|delay[6] .is_wysiwyg = "true";
defparam \dead_time_inst_6|DT[2].dt_core|delay[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y58_N34
stratixiv_lcell_comb \dead_time_inst_6|DT[2].dt_core|Add0~29 (
// Equation(s):
// \dead_time_inst_6|DT[2].dt_core|Add0~29_sumout  = SUM(( \dead_time_inst_6|DT[2].dt_core|delay [7] ) + ( GND ) + ( \dead_time_inst_6|DT[2].dt_core|Add0~26  ))
// \dead_time_inst_6|DT[2].dt_core|Add0~30  = CARRY(( \dead_time_inst_6|DT[2].dt_core|delay [7] ) + ( GND ) + ( \dead_time_inst_6|DT[2].dt_core|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_6|DT[2].dt_core|delay [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_6|DT[2].dt_core|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_6|DT[2].dt_core|Add0~29_sumout ),
	.cout(\dead_time_inst_6|DT[2].dt_core|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_6|DT[2].dt_core|Add0~29 .extended_lut = "off";
defparam \dead_time_inst_6|DT[2].dt_core|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_6|DT[2].dt_core|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y58_N35
dffeas \dead_time_inst_6|DT[2].dt_core|delay[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_6|DT[2].dt_core|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux1~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_6|DT[2].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_6|DT[2].dt_core|delay [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_6|DT[2].dt_core|delay[7] .is_wysiwyg = "true";
defparam \dead_time_inst_6|DT[2].dt_core|delay[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y58_N36
stratixiv_lcell_comb \dead_time_inst_6|DT[2].dt_core|Add0~33 (
// Equation(s):
// \dead_time_inst_6|DT[2].dt_core|Add0~33_sumout  = SUM(( \dead_time_inst_6|DT[2].dt_core|delay [8] ) + ( GND ) + ( \dead_time_inst_6|DT[2].dt_core|Add0~30  ))
// \dead_time_inst_6|DT[2].dt_core|Add0~34  = CARRY(( \dead_time_inst_6|DT[2].dt_core|delay [8] ) + ( GND ) + ( \dead_time_inst_6|DT[2].dt_core|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_6|DT[2].dt_core|delay [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_6|DT[2].dt_core|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_6|DT[2].dt_core|Add0~33_sumout ),
	.cout(\dead_time_inst_6|DT[2].dt_core|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_6|DT[2].dt_core|Add0~33 .extended_lut = "off";
defparam \dead_time_inst_6|DT[2].dt_core|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_6|DT[2].dt_core|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y58_N37
dffeas \dead_time_inst_6|DT[2].dt_core|delay[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_6|DT[2].dt_core|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux1~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_6|DT[2].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_6|DT[2].dt_core|delay [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_6|DT[2].dt_core|delay[8] .is_wysiwyg = "true";
defparam \dead_time_inst_6|DT[2].dt_core|delay[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y58_N38
stratixiv_lcell_comb \dead_time_inst_6|DT[2].dt_core|Add0~37 (
// Equation(s):
// \dead_time_inst_6|DT[2].dt_core|Add0~37_sumout  = SUM(( \dead_time_inst_6|DT[2].dt_core|delay [9] ) + ( GND ) + ( \dead_time_inst_6|DT[2].dt_core|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_6|DT[2].dt_core|delay [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_6|DT[2].dt_core|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_6|DT[2].dt_core|Add0~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_6|DT[2].dt_core|Add0~37 .extended_lut = "off";
defparam \dead_time_inst_6|DT[2].dt_core|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_6|DT[2].dt_core|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y58_N39
dffeas \dead_time_inst_6|DT[2].dt_core|delay[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_6|DT[2].dt_core|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux1~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_6|DT[2].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_6|DT[2].dt_core|delay [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_6|DT[2].dt_core|delay[9] .is_wysiwyg = "true";
defparam \dead_time_inst_6|DT[2].dt_core|delay[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y58_N16
stratixiv_lcell_comb \dead_time_inst_6|DT[2].dt_core|signal_delay~1 (
// Equation(s):
// \dead_time_inst_6|DT[2].dt_core|signal_delay~1_combout  = ( !\dead_time_inst_6|DT[2].dt_core|delay [7] & ( !\dead_time_inst_6|DT[2].dt_core|delay [9] & ( (!\dead_time_inst_6|DT[2].dt_core|delay [8] & !\dead_time_inst_6|DT[2].dt_core|delay [6]) ) ) )

	.dataa(gnd),
	.datab(!\dead_time_inst_6|DT[2].dt_core|delay [8]),
	.datac(!\dead_time_inst_6|DT[2].dt_core|delay [6]),
	.datad(gnd),
	.datae(!\dead_time_inst_6|DT[2].dt_core|delay [7]),
	.dataf(!\dead_time_inst_6|DT[2].dt_core|delay [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dead_time_inst_6|DT[2].dt_core|signal_delay~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_6|DT[2].dt_core|signal_delay~1 .extended_lut = "off";
defparam \dead_time_inst_6|DT[2].dt_core|signal_delay~1 .lut_mask = 64'hC0C0000000000000;
defparam \dead_time_inst_6|DT[2].dt_core|signal_delay~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y58_N6
stratixiv_lcell_comb \dead_time_inst_6|DT[2].dt_core|signal_delay~2 (
// Equation(s):
// \dead_time_inst_6|DT[2].dt_core|signal_delay~2_combout  = ( !\hybrid_control_mixed_inst|counter [0] & ( !\hybrid_control_mixed_inst|counter [1] & ( (!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q  & 
// (!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q  & ((!\dead_time_inst_6|DT[2].dt_core|signal_delay~1_combout ) # (\dead_time_inst_6|DT[2].dt_core|signal_delay~0_combout )))) ) ) )

	.dataa(!\dead_time_inst_6|DT[2].dt_core|signal_delay~0_combout ),
	.datab(!\dead_time_inst_6|DT[2].dt_core|signal_delay~1_combout ),
	.datac(!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q ),
	.datad(!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q ),
	.datae(!\hybrid_control_mixed_inst|counter [0]),
	.dataf(!\hybrid_control_mixed_inst|counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dead_time_inst_6|DT[2].dt_core|signal_delay~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_6|DT[2].dt_core|signal_delay~2 .extended_lut = "off";
defparam \dead_time_inst_6|DT[2].dt_core|signal_delay~2 .lut_mask = 64'hD000000000000000;
defparam \dead_time_inst_6|DT[2].dt_core|signal_delay~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y58_N9
dffeas \dead_time_inst_6|DT[2].dt_core|signal_delay (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dead_time_inst_6|DT[2].dt_core|signal_delay~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_6|DT[2].dt_core|signal_delay~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_6|DT[2].dt_core|signal_delay .is_wysiwyg = "true";
defparam \dead_time_inst_6|DT[2].dt_core|signal_delay .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y59_N0
stratixiv_lcell_comb \dead_time_inst_1|DT[2].dt_core|Add0~1 (
// Equation(s):
// \dead_time_inst_1|DT[2].dt_core|Add0~1_sumout  = SUM(( \dead_time_inst_1|DT[2].dt_core|delay [0] ) + ( VCC ) + ( !VCC ))
// \dead_time_inst_1|DT[2].dt_core|Add0~2  = CARRY(( \dead_time_inst_1|DT[2].dt_core|delay [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_1|DT[2].dt_core|delay [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_1|DT[2].dt_core|Add0~1_sumout ),
	.cout(\dead_time_inst_1|DT[2].dt_core|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_1|DT[2].dt_core|Add0~1 .extended_lut = "off";
defparam \dead_time_inst_1|DT[2].dt_core|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \dead_time_inst_1|DT[2].dt_core|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y59_N1
dffeas \dead_time_inst_1|DT[2].dt_core|delay[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_1|DT[2].dt_core|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux1~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_1|DT[2].dt_core|signal_delay~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_1|DT[2].dt_core|delay [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_1|DT[2].dt_core|delay[0] .is_wysiwyg = "true";
defparam \dead_time_inst_1|DT[2].dt_core|delay[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y59_N2
stratixiv_lcell_comb \dead_time_inst_1|DT[2].dt_core|Add0~5 (
// Equation(s):
// \dead_time_inst_1|DT[2].dt_core|Add0~5_sumout  = SUM(( \dead_time_inst_1|DT[2].dt_core|delay [1] ) + ( GND ) + ( \dead_time_inst_1|DT[2].dt_core|Add0~2  ))
// \dead_time_inst_1|DT[2].dt_core|Add0~6  = CARRY(( \dead_time_inst_1|DT[2].dt_core|delay [1] ) + ( GND ) + ( \dead_time_inst_1|DT[2].dt_core|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_1|DT[2].dt_core|delay [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_1|DT[2].dt_core|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_1|DT[2].dt_core|Add0~5_sumout ),
	.cout(\dead_time_inst_1|DT[2].dt_core|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_1|DT[2].dt_core|Add0~5 .extended_lut = "off";
defparam \dead_time_inst_1|DT[2].dt_core|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_1|DT[2].dt_core|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y59_N3
dffeas \dead_time_inst_1|DT[2].dt_core|delay[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_1|DT[2].dt_core|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux1~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_1|DT[2].dt_core|signal_delay~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_1|DT[2].dt_core|delay [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_1|DT[2].dt_core|delay[1] .is_wysiwyg = "true";
defparam \dead_time_inst_1|DT[2].dt_core|delay[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y59_N4
stratixiv_lcell_comb \dead_time_inst_1|DT[2].dt_core|Add0~9 (
// Equation(s):
// \dead_time_inst_1|DT[2].dt_core|Add0~9_sumout  = SUM(( \dead_time_inst_1|DT[2].dt_core|delay [2] ) + ( GND ) + ( \dead_time_inst_1|DT[2].dt_core|Add0~6  ))
// \dead_time_inst_1|DT[2].dt_core|Add0~10  = CARRY(( \dead_time_inst_1|DT[2].dt_core|delay [2] ) + ( GND ) + ( \dead_time_inst_1|DT[2].dt_core|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_1|DT[2].dt_core|delay [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_1|DT[2].dt_core|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_1|DT[2].dt_core|Add0~9_sumout ),
	.cout(\dead_time_inst_1|DT[2].dt_core|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_1|DT[2].dt_core|Add0~9 .extended_lut = "off";
defparam \dead_time_inst_1|DT[2].dt_core|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_1|DT[2].dt_core|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y59_N5
dffeas \dead_time_inst_1|DT[2].dt_core|delay[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_1|DT[2].dt_core|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux1~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_1|DT[2].dt_core|signal_delay~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_1|DT[2].dt_core|delay [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_1|DT[2].dt_core|delay[2] .is_wysiwyg = "true";
defparam \dead_time_inst_1|DT[2].dt_core|delay[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y59_N6
stratixiv_lcell_comb \dead_time_inst_1|DT[2].dt_core|Add0~13 (
// Equation(s):
// \dead_time_inst_1|DT[2].dt_core|Add0~13_sumout  = SUM(( \dead_time_inst_1|DT[2].dt_core|delay [3] ) + ( GND ) + ( \dead_time_inst_1|DT[2].dt_core|Add0~10  ))
// \dead_time_inst_1|DT[2].dt_core|Add0~14  = CARRY(( \dead_time_inst_1|DT[2].dt_core|delay [3] ) + ( GND ) + ( \dead_time_inst_1|DT[2].dt_core|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_1|DT[2].dt_core|delay [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_1|DT[2].dt_core|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_1|DT[2].dt_core|Add0~13_sumout ),
	.cout(\dead_time_inst_1|DT[2].dt_core|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_1|DT[2].dt_core|Add0~13 .extended_lut = "off";
defparam \dead_time_inst_1|DT[2].dt_core|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_1|DT[2].dt_core|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y59_N7
dffeas \dead_time_inst_1|DT[2].dt_core|delay[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_1|DT[2].dt_core|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux1~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_1|DT[2].dt_core|signal_delay~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_1|DT[2].dt_core|delay [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_1|DT[2].dt_core|delay[3] .is_wysiwyg = "true";
defparam \dead_time_inst_1|DT[2].dt_core|delay[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y59_N8
stratixiv_lcell_comb \dead_time_inst_1|DT[2].dt_core|Add0~17 (
// Equation(s):
// \dead_time_inst_1|DT[2].dt_core|Add0~17_sumout  = SUM(( \dead_time_inst_1|DT[2].dt_core|delay [4] ) + ( GND ) + ( \dead_time_inst_1|DT[2].dt_core|Add0~14  ))
// \dead_time_inst_1|DT[2].dt_core|Add0~18  = CARRY(( \dead_time_inst_1|DT[2].dt_core|delay [4] ) + ( GND ) + ( \dead_time_inst_1|DT[2].dt_core|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_1|DT[2].dt_core|delay [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_1|DT[2].dt_core|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_1|DT[2].dt_core|Add0~17_sumout ),
	.cout(\dead_time_inst_1|DT[2].dt_core|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_1|DT[2].dt_core|Add0~17 .extended_lut = "off";
defparam \dead_time_inst_1|DT[2].dt_core|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_1|DT[2].dt_core|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y59_N9
dffeas \dead_time_inst_1|DT[2].dt_core|delay[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_1|DT[2].dt_core|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux1~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_1|DT[2].dt_core|signal_delay~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_1|DT[2].dt_core|delay [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_1|DT[2].dt_core|delay[4] .is_wysiwyg = "true";
defparam \dead_time_inst_1|DT[2].dt_core|delay[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y59_N10
stratixiv_lcell_comb \dead_time_inst_1|DT[2].dt_core|Add0~21 (
// Equation(s):
// \dead_time_inst_1|DT[2].dt_core|Add0~21_sumout  = SUM(( \dead_time_inst_1|DT[2].dt_core|delay [5] ) + ( GND ) + ( \dead_time_inst_1|DT[2].dt_core|Add0~18  ))
// \dead_time_inst_1|DT[2].dt_core|Add0~22  = CARRY(( \dead_time_inst_1|DT[2].dt_core|delay [5] ) + ( GND ) + ( \dead_time_inst_1|DT[2].dt_core|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_1|DT[2].dt_core|delay [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_1|DT[2].dt_core|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_1|DT[2].dt_core|Add0~21_sumout ),
	.cout(\dead_time_inst_1|DT[2].dt_core|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_1|DT[2].dt_core|Add0~21 .extended_lut = "off";
defparam \dead_time_inst_1|DT[2].dt_core|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_1|DT[2].dt_core|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y59_N11
dffeas \dead_time_inst_1|DT[2].dt_core|delay[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_1|DT[2].dt_core|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux1~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_1|DT[2].dt_core|signal_delay~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_1|DT[2].dt_core|delay [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_1|DT[2].dt_core|delay[5] .is_wysiwyg = "true";
defparam \dead_time_inst_1|DT[2].dt_core|delay[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y59_N12
stratixiv_lcell_comb \dead_time_inst_1|DT[2].dt_core|Add0~25 (
// Equation(s):
// \dead_time_inst_1|DT[2].dt_core|Add0~25_sumout  = SUM(( \dead_time_inst_1|DT[2].dt_core|delay [6] ) + ( GND ) + ( \dead_time_inst_1|DT[2].dt_core|Add0~22  ))
// \dead_time_inst_1|DT[2].dt_core|Add0~26  = CARRY(( \dead_time_inst_1|DT[2].dt_core|delay [6] ) + ( GND ) + ( \dead_time_inst_1|DT[2].dt_core|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_1|DT[2].dt_core|delay [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_1|DT[2].dt_core|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_1|DT[2].dt_core|Add0~25_sumout ),
	.cout(\dead_time_inst_1|DT[2].dt_core|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_1|DT[2].dt_core|Add0~25 .extended_lut = "off";
defparam \dead_time_inst_1|DT[2].dt_core|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_1|DT[2].dt_core|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y59_N13
dffeas \dead_time_inst_1|DT[2].dt_core|delay[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_1|DT[2].dt_core|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux1~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_1|DT[2].dt_core|signal_delay~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_1|DT[2].dt_core|delay [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_1|DT[2].dt_core|delay[6] .is_wysiwyg = "true";
defparam \dead_time_inst_1|DT[2].dt_core|delay[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y59_N14
stratixiv_lcell_comb \dead_time_inst_1|DT[2].dt_core|Add0~29 (
// Equation(s):
// \dead_time_inst_1|DT[2].dt_core|Add0~29_sumout  = SUM(( \dead_time_inst_1|DT[2].dt_core|delay [7] ) + ( GND ) + ( \dead_time_inst_1|DT[2].dt_core|Add0~26  ))
// \dead_time_inst_1|DT[2].dt_core|Add0~30  = CARRY(( \dead_time_inst_1|DT[2].dt_core|delay [7] ) + ( GND ) + ( \dead_time_inst_1|DT[2].dt_core|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_1|DT[2].dt_core|delay [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_1|DT[2].dt_core|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_1|DT[2].dt_core|Add0~29_sumout ),
	.cout(\dead_time_inst_1|DT[2].dt_core|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_1|DT[2].dt_core|Add0~29 .extended_lut = "off";
defparam \dead_time_inst_1|DT[2].dt_core|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_1|DT[2].dt_core|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y59_N15
dffeas \dead_time_inst_1|DT[2].dt_core|delay[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_1|DT[2].dt_core|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux1~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_1|DT[2].dt_core|signal_delay~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_1|DT[2].dt_core|delay [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_1|DT[2].dt_core|delay[7] .is_wysiwyg = "true";
defparam \dead_time_inst_1|DT[2].dt_core|delay[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y59_N16
stratixiv_lcell_comb \dead_time_inst_1|DT[2].dt_core|Add0~33 (
// Equation(s):
// \dead_time_inst_1|DT[2].dt_core|Add0~33_sumout  = SUM(( \dead_time_inst_1|DT[2].dt_core|delay [8] ) + ( GND ) + ( \dead_time_inst_1|DT[2].dt_core|Add0~30  ))
// \dead_time_inst_1|DT[2].dt_core|Add0~34  = CARRY(( \dead_time_inst_1|DT[2].dt_core|delay [8] ) + ( GND ) + ( \dead_time_inst_1|DT[2].dt_core|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_1|DT[2].dt_core|delay [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_1|DT[2].dt_core|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_1|DT[2].dt_core|Add0~33_sumout ),
	.cout(\dead_time_inst_1|DT[2].dt_core|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_1|DT[2].dt_core|Add0~33 .extended_lut = "off";
defparam \dead_time_inst_1|DT[2].dt_core|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_1|DT[2].dt_core|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y59_N17
dffeas \dead_time_inst_1|DT[2].dt_core|delay[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_1|DT[2].dt_core|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux1~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_1|DT[2].dt_core|signal_delay~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_1|DT[2].dt_core|delay [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_1|DT[2].dt_core|delay[8] .is_wysiwyg = "true";
defparam \dead_time_inst_1|DT[2].dt_core|delay[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y59_N18
stratixiv_lcell_comb \dead_time_inst_1|DT[2].dt_core|Add0~37 (
// Equation(s):
// \dead_time_inst_1|DT[2].dt_core|Add0~37_sumout  = SUM(( \dead_time_inst_1|DT[2].dt_core|delay [9] ) + ( GND ) + ( \dead_time_inst_1|DT[2].dt_core|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_1|DT[2].dt_core|delay [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_1|DT[2].dt_core|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_1|DT[2].dt_core|Add0~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_1|DT[2].dt_core|Add0~37 .extended_lut = "off";
defparam \dead_time_inst_1|DT[2].dt_core|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_1|DT[2].dt_core|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y59_N19
dffeas \dead_time_inst_1|DT[2].dt_core|delay[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_1|DT[2].dt_core|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux1~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_1|DT[2].dt_core|signal_delay~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_1|DT[2].dt_core|delay [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_1|DT[2].dt_core|delay[9] .is_wysiwyg = "true";
defparam \dead_time_inst_1|DT[2].dt_core|delay[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y59_N22
stratixiv_lcell_comb \dead_time_inst_1|DT[2].dt_core|LessThan0~1 (
// Equation(s):
// \dead_time_inst_1|DT[2].dt_core|LessThan0~1_combout  = ( !\dead_time_inst_1|DT[2].dt_core|delay [9] & ( !\dead_time_inst_1|DT[2].dt_core|delay [5] & ( (!\dead_time_inst_1|DT[2].dt_core|delay [4] & (!\dead_time_inst_1|DT[2].dt_core|delay [8] & 
// (!\dead_time_inst_1|DT[2].dt_core|delay [7] & !\dead_time_inst_1|DT[2].dt_core|delay [6]))) ) ) )

	.dataa(!\dead_time_inst_1|DT[2].dt_core|delay [4]),
	.datab(!\dead_time_inst_1|DT[2].dt_core|delay [8]),
	.datac(!\dead_time_inst_1|DT[2].dt_core|delay [7]),
	.datad(!\dead_time_inst_1|DT[2].dt_core|delay [6]),
	.datae(!\dead_time_inst_1|DT[2].dt_core|delay [9]),
	.dataf(!\dead_time_inst_1|DT[2].dt_core|delay [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dead_time_inst_1|DT[2].dt_core|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_1|DT[2].dt_core|LessThan0~1 .extended_lut = "off";
defparam \dead_time_inst_1|DT[2].dt_core|LessThan0~1 .lut_mask = 64'h8000000000000000;
defparam \dead_time_inst_1|DT[2].dt_core|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y59_N32
stratixiv_lcell_comb \dead_time_inst_1|DT[2].dt_core|LessThan0~0 (
// Equation(s):
// \dead_time_inst_1|DT[2].dt_core|LessThan0~0_combout  = ( \dead_time_inst_1|DT[2].dt_core|delay [2] & ( \dead_time_inst_1|DT[2].dt_core|delay [3] ) ) # ( !\dead_time_inst_1|DT[2].dt_core|delay [2] & ( \dead_time_inst_1|DT[2].dt_core|delay [3] & ( 
// \dead_time_inst_1|DT[2].dt_core|delay [1] ) ) )

	.dataa(gnd),
	.datab(!\dead_time_inst_1|DT[2].dt_core|delay [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dead_time_inst_1|DT[2].dt_core|delay [2]),
	.dataf(!\dead_time_inst_1|DT[2].dt_core|delay [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dead_time_inst_1|DT[2].dt_core|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_1|DT[2].dt_core|LessThan0~0 .extended_lut = "off";
defparam \dead_time_inst_1|DT[2].dt_core|LessThan0~0 .lut_mask = 64'h000000003333FFFF;
defparam \dead_time_inst_1|DT[2].dt_core|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y59_N38
stratixiv_lcell_comb \dead_time_inst_1|DT[2].dt_core|signal_delay~0 (
// Equation(s):
// \dead_time_inst_1|DT[2].dt_core|signal_delay~0_combout  = ( !\hybrid_control_mixed_inst|counter [0] & ( !\hybrid_control_mixed_inst|counter [1] & ( (!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q  & 
// (!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q  & ((!\dead_time_inst_1|DT[2].dt_core|LessThan0~1_combout ) # (\dead_time_inst_1|DT[2].dt_core|LessThan0~0_combout )))) ) ) )

	.dataa(!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q ),
	.datab(!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q ),
	.datac(!\dead_time_inst_1|DT[2].dt_core|LessThan0~1_combout ),
	.datad(!\dead_time_inst_1|DT[2].dt_core|LessThan0~0_combout ),
	.datae(!\hybrid_control_mixed_inst|counter [0]),
	.dataf(!\hybrid_control_mixed_inst|counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dead_time_inst_1|DT[2].dt_core|signal_delay~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_1|DT[2].dt_core|signal_delay~0 .extended_lut = "off";
defparam \dead_time_inst_1|DT[2].dt_core|signal_delay~0 .lut_mask = 64'h8088000000000000;
defparam \dead_time_inst_1|DT[2].dt_core|signal_delay~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y59_N37
dffeas \dead_time_inst_1|DT[2].dt_core|signal_delay (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dead_time_inst_1|DT[2].dt_core|signal_delay~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_1|DT[2].dt_core|signal_delay~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_1|DT[2].dt_core|signal_delay .is_wysiwyg = "true";
defparam \dead_time_inst_1|DT[2].dt_core|signal_delay .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y58_N8
stratixiv_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = ( \dead_time_inst_6|DT[2].dt_core|signal_delay~q  & ( \dead_time_inst_1|DT[2].dt_core|signal_delay~q  & ( (!\DSW[2]~input_o  & ((!\DSW[3]~input_o ) # ((\dead_time_inst_2|DT[2].dt_core|signal_delay~q )))) # (\DSW[2]~input_o  & 
// (((\dead_time_inst_4|DT[2].dt_core|signal_delay~q )) # (\DSW[3]~input_o ))) ) ) ) # ( !\dead_time_inst_6|DT[2].dt_core|signal_delay~q  & ( \dead_time_inst_1|DT[2].dt_core|signal_delay~q  & ( (!\DSW[2]~input_o  & ((!\DSW[3]~input_o ) # 
// ((\dead_time_inst_2|DT[2].dt_core|signal_delay~q )))) # (\DSW[2]~input_o  & (!\DSW[3]~input_o  & (\dead_time_inst_4|DT[2].dt_core|signal_delay~q ))) ) ) ) # ( \dead_time_inst_6|DT[2].dt_core|signal_delay~q  & ( 
// !\dead_time_inst_1|DT[2].dt_core|signal_delay~q  & ( (!\DSW[2]~input_o  & (\DSW[3]~input_o  & ((\dead_time_inst_2|DT[2].dt_core|signal_delay~q )))) # (\DSW[2]~input_o  & (((\dead_time_inst_4|DT[2].dt_core|signal_delay~q )) # (\DSW[3]~input_o ))) ) ) ) # ( 
// !\dead_time_inst_6|DT[2].dt_core|signal_delay~q  & ( !\dead_time_inst_1|DT[2].dt_core|signal_delay~q  & ( (!\DSW[2]~input_o  & (\DSW[3]~input_o  & ((\dead_time_inst_2|DT[2].dt_core|signal_delay~q )))) # (\DSW[2]~input_o  & (!\DSW[3]~input_o  & 
// (\dead_time_inst_4|DT[2].dt_core|signal_delay~q ))) ) ) )

	.dataa(!\DSW[2]~input_o ),
	.datab(!\DSW[3]~input_o ),
	.datac(!\dead_time_inst_4|DT[2].dt_core|signal_delay~q ),
	.datad(!\dead_time_inst_2|DT[2].dt_core|signal_delay~q ),
	.datae(!\dead_time_inst_6|DT[2].dt_core|signal_delay~q ),
	.dataf(!\dead_time_inst_1|DT[2].dt_core|signal_delay~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~0 .extended_lut = "off";
defparam \Mux5~0 .lut_mask = 64'h042615378CAE9DBF;
defparam \Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X106_Y60_N0
stratixiv_lcell_comb \dead_time_inst_6|DT[0].dt_core|Add0~1 (
// Equation(s):
// \dead_time_inst_6|DT[0].dt_core|Add0~1_sumout  = SUM(( \dead_time_inst_6|DT[0].dt_core|delay [0] ) + ( VCC ) + ( !VCC ))
// \dead_time_inst_6|DT[0].dt_core|Add0~2  = CARRY(( \dead_time_inst_6|DT[0].dt_core|delay [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_6|DT[0].dt_core|delay [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_6|DT[0].dt_core|Add0~1_sumout ),
	.cout(\dead_time_inst_6|DT[0].dt_core|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_6|DT[0].dt_core|Add0~1 .extended_lut = "off";
defparam \dead_time_inst_6|DT[0].dt_core|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \dead_time_inst_6|DT[0].dt_core|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y60_N30
stratixiv_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = ( \hybrid_control_mixed_inst|counter [0] & ( \hybrid_control_mixed_inst|counter [1] & ( (\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q ) # (\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q ) ) ) ) # ( 
// !\hybrid_control_mixed_inst|counter [0] & ( \hybrid_control_mixed_inst|counter [1] & ( (\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q ) # (\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q ) ) ) ) # ( \hybrid_control_mixed_inst|counter [0] & ( 
// !\hybrid_control_mixed_inst|counter [1] & ( (\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q ) # (\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q ) ) ) ) # ( !\hybrid_control_mixed_inst|counter [0] & ( !\hybrid_control_mixed_inst|counter [1] ) )

	.dataa(gnd),
	.datab(!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q ),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q ),
	.datae(!\hybrid_control_mixed_inst|counter [0]),
	.dataf(!\hybrid_control_mixed_inst|counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~0 .extended_lut = "off";
defparam \Mux3~0 .lut_mask = 64'hFFFF33FF33FF33FF;
defparam \Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X106_Y60_N26
stratixiv_lcell_comb \dead_time_inst_6|DT[0].dt_core|signal_delay~0 (
// Equation(s):
// \dead_time_inst_6|DT[0].dt_core|signal_delay~0_combout  = ( \dead_time_inst_6|DT[0].dt_core|delay [2] & ( \dead_time_inst_6|DT[0].dt_core|delay [5] & ( (\dead_time_inst_6|DT[0].dt_core|delay [4] & \dead_time_inst_6|DT[0].dt_core|delay [3]) ) ) )

	.dataa(!\dead_time_inst_6|DT[0].dt_core|delay [4]),
	.datab(gnd),
	.datac(!\dead_time_inst_6|DT[0].dt_core|delay [3]),
	.datad(gnd),
	.datae(!\dead_time_inst_6|DT[0].dt_core|delay [2]),
	.dataf(!\dead_time_inst_6|DT[0].dt_core|delay [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dead_time_inst_6|DT[0].dt_core|signal_delay~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_6|DT[0].dt_core|signal_delay~0 .extended_lut = "off";
defparam \dead_time_inst_6|DT[0].dt_core|signal_delay~0 .lut_mask = 64'h0000000000000505;
defparam \dead_time_inst_6|DT[0].dt_core|signal_delay~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X106_Y60_N34
stratixiv_lcell_comb \dead_time_inst_6|DT[0].dt_core|signal_delay~2 (
// Equation(s):
// \dead_time_inst_6|DT[0].dt_core|signal_delay~2_combout  = ( \hybrid_control_mixed_inst|counter [0] & ( \hybrid_control_mixed_inst|counter [1] & ( (!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q  & 
// (!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q  & ((!\dead_time_inst_6|DT[0].dt_core|signal_delay~1_combout ) # (\dead_time_inst_6|DT[0].dt_core|signal_delay~0_combout )))) ) ) ) # ( !\hybrid_control_mixed_inst|counter [0] & ( 
// \hybrid_control_mixed_inst|counter [1] & ( (!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q  & (!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q  & ((!\dead_time_inst_6|DT[0].dt_core|signal_delay~1_combout ) # 
// (\dead_time_inst_6|DT[0].dt_core|signal_delay~0_combout )))) ) ) ) # ( \hybrid_control_mixed_inst|counter [0] & ( !\hybrid_control_mixed_inst|counter [1] & ( (!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q  & 
// (!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q  & ((!\dead_time_inst_6|DT[0].dt_core|signal_delay~1_combout ) # (\dead_time_inst_6|DT[0].dt_core|signal_delay~0_combout )))) ) ) )

	.dataa(!\dead_time_inst_6|DT[0].dt_core|signal_delay~1_combout ),
	.datab(!\dead_time_inst_6|DT[0].dt_core|signal_delay~0_combout ),
	.datac(!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q ),
	.datad(!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q ),
	.datae(!\hybrid_control_mixed_inst|counter [0]),
	.dataf(!\hybrid_control_mixed_inst|counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dead_time_inst_6|DT[0].dt_core|signal_delay~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_6|DT[0].dt_core|signal_delay~2 .extended_lut = "off";
defparam \dead_time_inst_6|DT[0].dt_core|signal_delay~2 .lut_mask = 64'h0000B000B000B000;
defparam \dead_time_inst_6|DT[0].dt_core|signal_delay~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X106_Y60_N1
dffeas \dead_time_inst_6|DT[0].dt_core|delay[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_6|DT[0].dt_core|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux3~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_6|DT[0].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_6|DT[0].dt_core|delay [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_6|DT[0].dt_core|delay[0] .is_wysiwyg = "true";
defparam \dead_time_inst_6|DT[0].dt_core|delay[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X106_Y60_N2
stratixiv_lcell_comb \dead_time_inst_6|DT[0].dt_core|Add0~5 (
// Equation(s):
// \dead_time_inst_6|DT[0].dt_core|Add0~5_sumout  = SUM(( \dead_time_inst_6|DT[0].dt_core|delay [1] ) + ( GND ) + ( \dead_time_inst_6|DT[0].dt_core|Add0~2  ))
// \dead_time_inst_6|DT[0].dt_core|Add0~6  = CARRY(( \dead_time_inst_6|DT[0].dt_core|delay [1] ) + ( GND ) + ( \dead_time_inst_6|DT[0].dt_core|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_6|DT[0].dt_core|delay [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_6|DT[0].dt_core|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_6|DT[0].dt_core|Add0~5_sumout ),
	.cout(\dead_time_inst_6|DT[0].dt_core|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_6|DT[0].dt_core|Add0~5 .extended_lut = "off";
defparam \dead_time_inst_6|DT[0].dt_core|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_6|DT[0].dt_core|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X106_Y60_N3
dffeas \dead_time_inst_6|DT[0].dt_core|delay[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_6|DT[0].dt_core|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux3~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_6|DT[0].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_6|DT[0].dt_core|delay [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_6|DT[0].dt_core|delay[1] .is_wysiwyg = "true";
defparam \dead_time_inst_6|DT[0].dt_core|delay[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X106_Y60_N4
stratixiv_lcell_comb \dead_time_inst_6|DT[0].dt_core|Add0~9 (
// Equation(s):
// \dead_time_inst_6|DT[0].dt_core|Add0~9_sumout  = SUM(( \dead_time_inst_6|DT[0].dt_core|delay [2] ) + ( GND ) + ( \dead_time_inst_6|DT[0].dt_core|Add0~6  ))
// \dead_time_inst_6|DT[0].dt_core|Add0~10  = CARRY(( \dead_time_inst_6|DT[0].dt_core|delay [2] ) + ( GND ) + ( \dead_time_inst_6|DT[0].dt_core|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_6|DT[0].dt_core|delay [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_6|DT[0].dt_core|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_6|DT[0].dt_core|Add0~9_sumout ),
	.cout(\dead_time_inst_6|DT[0].dt_core|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_6|DT[0].dt_core|Add0~9 .extended_lut = "off";
defparam \dead_time_inst_6|DT[0].dt_core|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_6|DT[0].dt_core|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X106_Y60_N5
dffeas \dead_time_inst_6|DT[0].dt_core|delay[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_6|DT[0].dt_core|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux3~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_6|DT[0].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_6|DT[0].dt_core|delay [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_6|DT[0].dt_core|delay[2] .is_wysiwyg = "true";
defparam \dead_time_inst_6|DT[0].dt_core|delay[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X106_Y60_N6
stratixiv_lcell_comb \dead_time_inst_6|DT[0].dt_core|Add0~13 (
// Equation(s):
// \dead_time_inst_6|DT[0].dt_core|Add0~13_sumout  = SUM(( \dead_time_inst_6|DT[0].dt_core|delay [3] ) + ( GND ) + ( \dead_time_inst_6|DT[0].dt_core|Add0~10  ))
// \dead_time_inst_6|DT[0].dt_core|Add0~14  = CARRY(( \dead_time_inst_6|DT[0].dt_core|delay [3] ) + ( GND ) + ( \dead_time_inst_6|DT[0].dt_core|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_6|DT[0].dt_core|delay [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_6|DT[0].dt_core|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_6|DT[0].dt_core|Add0~13_sumout ),
	.cout(\dead_time_inst_6|DT[0].dt_core|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_6|DT[0].dt_core|Add0~13 .extended_lut = "off";
defparam \dead_time_inst_6|DT[0].dt_core|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_6|DT[0].dt_core|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X106_Y60_N7
dffeas \dead_time_inst_6|DT[0].dt_core|delay[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_6|DT[0].dt_core|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux3~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_6|DT[0].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_6|DT[0].dt_core|delay [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_6|DT[0].dt_core|delay[3] .is_wysiwyg = "true";
defparam \dead_time_inst_6|DT[0].dt_core|delay[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X106_Y60_N8
stratixiv_lcell_comb \dead_time_inst_6|DT[0].dt_core|Add0~17 (
// Equation(s):
// \dead_time_inst_6|DT[0].dt_core|Add0~17_sumout  = SUM(( \dead_time_inst_6|DT[0].dt_core|delay [4] ) + ( GND ) + ( \dead_time_inst_6|DT[0].dt_core|Add0~14  ))
// \dead_time_inst_6|DT[0].dt_core|Add0~18  = CARRY(( \dead_time_inst_6|DT[0].dt_core|delay [4] ) + ( GND ) + ( \dead_time_inst_6|DT[0].dt_core|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_6|DT[0].dt_core|delay [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_6|DT[0].dt_core|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_6|DT[0].dt_core|Add0~17_sumout ),
	.cout(\dead_time_inst_6|DT[0].dt_core|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_6|DT[0].dt_core|Add0~17 .extended_lut = "off";
defparam \dead_time_inst_6|DT[0].dt_core|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_6|DT[0].dt_core|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X106_Y60_N9
dffeas \dead_time_inst_6|DT[0].dt_core|delay[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_6|DT[0].dt_core|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux3~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_6|DT[0].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_6|DT[0].dt_core|delay [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_6|DT[0].dt_core|delay[4] .is_wysiwyg = "true";
defparam \dead_time_inst_6|DT[0].dt_core|delay[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X106_Y60_N10
stratixiv_lcell_comb \dead_time_inst_6|DT[0].dt_core|Add0~21 (
// Equation(s):
// \dead_time_inst_6|DT[0].dt_core|Add0~21_sumout  = SUM(( \dead_time_inst_6|DT[0].dt_core|delay [5] ) + ( GND ) + ( \dead_time_inst_6|DT[0].dt_core|Add0~18  ))
// \dead_time_inst_6|DT[0].dt_core|Add0~22  = CARRY(( \dead_time_inst_6|DT[0].dt_core|delay [5] ) + ( GND ) + ( \dead_time_inst_6|DT[0].dt_core|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_6|DT[0].dt_core|delay [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_6|DT[0].dt_core|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_6|DT[0].dt_core|Add0~21_sumout ),
	.cout(\dead_time_inst_6|DT[0].dt_core|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_6|DT[0].dt_core|Add0~21 .extended_lut = "off";
defparam \dead_time_inst_6|DT[0].dt_core|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_6|DT[0].dt_core|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X106_Y60_N11
dffeas \dead_time_inst_6|DT[0].dt_core|delay[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_6|DT[0].dt_core|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux3~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_6|DT[0].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_6|DT[0].dt_core|delay [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_6|DT[0].dt_core|delay[5] .is_wysiwyg = "true";
defparam \dead_time_inst_6|DT[0].dt_core|delay[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X106_Y60_N12
stratixiv_lcell_comb \dead_time_inst_6|DT[0].dt_core|Add0~25 (
// Equation(s):
// \dead_time_inst_6|DT[0].dt_core|Add0~25_sumout  = SUM(( \dead_time_inst_6|DT[0].dt_core|delay [6] ) + ( GND ) + ( \dead_time_inst_6|DT[0].dt_core|Add0~22  ))
// \dead_time_inst_6|DT[0].dt_core|Add0~26  = CARRY(( \dead_time_inst_6|DT[0].dt_core|delay [6] ) + ( GND ) + ( \dead_time_inst_6|DT[0].dt_core|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_6|DT[0].dt_core|delay [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_6|DT[0].dt_core|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_6|DT[0].dt_core|Add0~25_sumout ),
	.cout(\dead_time_inst_6|DT[0].dt_core|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_6|DT[0].dt_core|Add0~25 .extended_lut = "off";
defparam \dead_time_inst_6|DT[0].dt_core|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_6|DT[0].dt_core|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X106_Y60_N13
dffeas \dead_time_inst_6|DT[0].dt_core|delay[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_6|DT[0].dt_core|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux3~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_6|DT[0].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_6|DT[0].dt_core|delay [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_6|DT[0].dt_core|delay[6] .is_wysiwyg = "true";
defparam \dead_time_inst_6|DT[0].dt_core|delay[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X106_Y60_N14
stratixiv_lcell_comb \dead_time_inst_6|DT[0].dt_core|Add0~29 (
// Equation(s):
// \dead_time_inst_6|DT[0].dt_core|Add0~29_sumout  = SUM(( \dead_time_inst_6|DT[0].dt_core|delay [7] ) + ( GND ) + ( \dead_time_inst_6|DT[0].dt_core|Add0~26  ))
// \dead_time_inst_6|DT[0].dt_core|Add0~30  = CARRY(( \dead_time_inst_6|DT[0].dt_core|delay [7] ) + ( GND ) + ( \dead_time_inst_6|DT[0].dt_core|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_6|DT[0].dt_core|delay [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_6|DT[0].dt_core|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_6|DT[0].dt_core|Add0~29_sumout ),
	.cout(\dead_time_inst_6|DT[0].dt_core|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_6|DT[0].dt_core|Add0~29 .extended_lut = "off";
defparam \dead_time_inst_6|DT[0].dt_core|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_6|DT[0].dt_core|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X106_Y60_N15
dffeas \dead_time_inst_6|DT[0].dt_core|delay[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_6|DT[0].dt_core|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux3~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_6|DT[0].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_6|DT[0].dt_core|delay [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_6|DT[0].dt_core|delay[7] .is_wysiwyg = "true";
defparam \dead_time_inst_6|DT[0].dt_core|delay[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X106_Y60_N16
stratixiv_lcell_comb \dead_time_inst_6|DT[0].dt_core|Add0~33 (
// Equation(s):
// \dead_time_inst_6|DT[0].dt_core|Add0~33_sumout  = SUM(( \dead_time_inst_6|DT[0].dt_core|delay [8] ) + ( GND ) + ( \dead_time_inst_6|DT[0].dt_core|Add0~30  ))
// \dead_time_inst_6|DT[0].dt_core|Add0~34  = CARRY(( \dead_time_inst_6|DT[0].dt_core|delay [8] ) + ( GND ) + ( \dead_time_inst_6|DT[0].dt_core|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_6|DT[0].dt_core|delay [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_6|DT[0].dt_core|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_6|DT[0].dt_core|Add0~33_sumout ),
	.cout(\dead_time_inst_6|DT[0].dt_core|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_6|DT[0].dt_core|Add0~33 .extended_lut = "off";
defparam \dead_time_inst_6|DT[0].dt_core|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_6|DT[0].dt_core|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X106_Y60_N17
dffeas \dead_time_inst_6|DT[0].dt_core|delay[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_6|DT[0].dt_core|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux3~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_6|DT[0].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_6|DT[0].dt_core|delay [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_6|DT[0].dt_core|delay[8] .is_wysiwyg = "true";
defparam \dead_time_inst_6|DT[0].dt_core|delay[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X106_Y60_N18
stratixiv_lcell_comb \dead_time_inst_6|DT[0].dt_core|Add0~37 (
// Equation(s):
// \dead_time_inst_6|DT[0].dt_core|Add0~37_sumout  = SUM(( \dead_time_inst_6|DT[0].dt_core|delay [9] ) + ( GND ) + ( \dead_time_inst_6|DT[0].dt_core|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_6|DT[0].dt_core|delay [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_6|DT[0].dt_core|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_6|DT[0].dt_core|Add0~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_6|DT[0].dt_core|Add0~37 .extended_lut = "off";
defparam \dead_time_inst_6|DT[0].dt_core|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_6|DT[0].dt_core|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X106_Y60_N19
dffeas \dead_time_inst_6|DT[0].dt_core|delay[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_6|DT[0].dt_core|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux3~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_6|DT[0].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_6|DT[0].dt_core|delay [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_6|DT[0].dt_core|delay[9] .is_wysiwyg = "true";
defparam \dead_time_inst_6|DT[0].dt_core|delay[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X106_Y60_N38
stratixiv_lcell_comb \dead_time_inst_6|DT[0].dt_core|signal_delay~1 (
// Equation(s):
// \dead_time_inst_6|DT[0].dt_core|signal_delay~1_combout  = ( !\dead_time_inst_6|DT[0].dt_core|delay [9] & ( !\dead_time_inst_6|DT[0].dt_core|delay [7] & ( (!\dead_time_inst_6|DT[0].dt_core|delay [8] & !\dead_time_inst_6|DT[0].dt_core|delay [6]) ) ) )

	.dataa(gnd),
	.datab(!\dead_time_inst_6|DT[0].dt_core|delay [8]),
	.datac(gnd),
	.datad(!\dead_time_inst_6|DT[0].dt_core|delay [6]),
	.datae(!\dead_time_inst_6|DT[0].dt_core|delay [9]),
	.dataf(!\dead_time_inst_6|DT[0].dt_core|delay [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dead_time_inst_6|DT[0].dt_core|signal_delay~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_6|DT[0].dt_core|signal_delay~1 .extended_lut = "off";
defparam \dead_time_inst_6|DT[0].dt_core|signal_delay~1 .lut_mask = 64'hCC00000000000000;
defparam \dead_time_inst_6|DT[0].dt_core|signal_delay~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X106_Y60_N32
stratixiv_lcell_comb \dead_time_inst_6|DT[0].dt_core|signal_delay~2DUPLICATE (
// Equation(s):
// \dead_time_inst_6|DT[0].dt_core|signal_delay~2DUPLICATE_combout  = ( \hybrid_control_mixed_inst|counter [0] & ( \hybrid_control_mixed_inst|counter [1] & ( (!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q  & 
// (!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q  & ((!\dead_time_inst_6|DT[0].dt_core|signal_delay~1_combout ) # (\dead_time_inst_6|DT[0].dt_core|signal_delay~0_combout )))) ) ) ) # ( !\hybrid_control_mixed_inst|counter [0] & ( 
// \hybrid_control_mixed_inst|counter [1] & ( (!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q  & (!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q  & ((!\dead_time_inst_6|DT[0].dt_core|signal_delay~1_combout ) # 
// (\dead_time_inst_6|DT[0].dt_core|signal_delay~0_combout )))) ) ) ) # ( \hybrid_control_mixed_inst|counter [0] & ( !\hybrid_control_mixed_inst|counter [1] & ( (!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q  & 
// (!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q  & ((!\dead_time_inst_6|DT[0].dt_core|signal_delay~1_combout ) # (\dead_time_inst_6|DT[0].dt_core|signal_delay~0_combout )))) ) ) )

	.dataa(!\dead_time_inst_6|DT[0].dt_core|signal_delay~1_combout ),
	.datab(!\dead_time_inst_6|DT[0].dt_core|signal_delay~0_combout ),
	.datac(!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q ),
	.datad(!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q ),
	.datae(!\hybrid_control_mixed_inst|counter [0]),
	.dataf(!\hybrid_control_mixed_inst|counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dead_time_inst_6|DT[0].dt_core|signal_delay~2DUPLICATE_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_6|DT[0].dt_core|signal_delay~2DUPLICATE .extended_lut = "off";
defparam \dead_time_inst_6|DT[0].dt_core|signal_delay~2DUPLICATE .lut_mask = 64'h0000B000B000B000;
defparam \dead_time_inst_6|DT[0].dt_core|signal_delay~2DUPLICATE .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X106_Y60_N20
stratixiv_lcell_comb \dead_time_inst_6|DT[0].dt_core|signal_delay~feeder (
// Equation(s):
// \dead_time_inst_6|DT[0].dt_core|signal_delay~feeder_combout  = ( \dead_time_inst_6|DT[0].dt_core|signal_delay~2DUPLICATE_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dead_time_inst_6|DT[0].dt_core|signal_delay~2DUPLICATE_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dead_time_inst_6|DT[0].dt_core|signal_delay~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_6|DT[0].dt_core|signal_delay~feeder .extended_lut = "off";
defparam \dead_time_inst_6|DT[0].dt_core|signal_delay~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dead_time_inst_6|DT[0].dt_core|signal_delay~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X106_Y60_N21
dffeas \dead_time_inst_6|DT[0].dt_core|signal_delay (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_6|DT[0].dt_core|signal_delay~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_6|DT[0].dt_core|signal_delay~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_6|DT[0].dt_core|signal_delay .is_wysiwyg = "true";
defparam \dead_time_inst_6|DT[0].dt_core|signal_delay .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y59_N0
stratixiv_lcell_comb \dead_time_inst_4|DT[0].dt_core|Add0~1 (
// Equation(s):
// \dead_time_inst_4|DT[0].dt_core|Add0~1_sumout  = SUM(( \dead_time_inst_4|DT[0].dt_core|delay [0] ) + ( VCC ) + ( !VCC ))
// \dead_time_inst_4|DT[0].dt_core|Add0~2  = CARRY(( \dead_time_inst_4|DT[0].dt_core|delay [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_4|DT[0].dt_core|delay [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_4|DT[0].dt_core|Add0~1_sumout ),
	.cout(\dead_time_inst_4|DT[0].dt_core|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_4|DT[0].dt_core|Add0~1 .extended_lut = "off";
defparam \dead_time_inst_4|DT[0].dt_core|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \dead_time_inst_4|DT[0].dt_core|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y59_N1
dffeas \dead_time_inst_4|DT[0].dt_core|delay[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_4|DT[0].dt_core|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux3~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_4|DT[0].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_4|DT[0].dt_core|delay [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_4|DT[0].dt_core|delay[0] .is_wysiwyg = "true";
defparam \dead_time_inst_4|DT[0].dt_core|delay[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y59_N2
stratixiv_lcell_comb \dead_time_inst_4|DT[0].dt_core|Add0~5 (
// Equation(s):
// \dead_time_inst_4|DT[0].dt_core|Add0~5_sumout  = SUM(( \dead_time_inst_4|DT[0].dt_core|delay [1] ) + ( GND ) + ( \dead_time_inst_4|DT[0].dt_core|Add0~2  ))
// \dead_time_inst_4|DT[0].dt_core|Add0~6  = CARRY(( \dead_time_inst_4|DT[0].dt_core|delay [1] ) + ( GND ) + ( \dead_time_inst_4|DT[0].dt_core|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_4|DT[0].dt_core|delay [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_4|DT[0].dt_core|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_4|DT[0].dt_core|Add0~5_sumout ),
	.cout(\dead_time_inst_4|DT[0].dt_core|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_4|DT[0].dt_core|Add0~5 .extended_lut = "off";
defparam \dead_time_inst_4|DT[0].dt_core|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_4|DT[0].dt_core|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y59_N3
dffeas \dead_time_inst_4|DT[0].dt_core|delay[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_4|DT[0].dt_core|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux3~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_4|DT[0].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_4|DT[0].dt_core|delay [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_4|DT[0].dt_core|delay[1] .is_wysiwyg = "true";
defparam \dead_time_inst_4|DT[0].dt_core|delay[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y59_N4
stratixiv_lcell_comb \dead_time_inst_4|DT[0].dt_core|Add0~9 (
// Equation(s):
// \dead_time_inst_4|DT[0].dt_core|Add0~9_sumout  = SUM(( \dead_time_inst_4|DT[0].dt_core|delay [2] ) + ( GND ) + ( \dead_time_inst_4|DT[0].dt_core|Add0~6  ))
// \dead_time_inst_4|DT[0].dt_core|Add0~10  = CARRY(( \dead_time_inst_4|DT[0].dt_core|delay [2] ) + ( GND ) + ( \dead_time_inst_4|DT[0].dt_core|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_4|DT[0].dt_core|delay [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_4|DT[0].dt_core|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_4|DT[0].dt_core|Add0~9_sumout ),
	.cout(\dead_time_inst_4|DT[0].dt_core|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_4|DT[0].dt_core|Add0~9 .extended_lut = "off";
defparam \dead_time_inst_4|DT[0].dt_core|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_4|DT[0].dt_core|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y59_N5
dffeas \dead_time_inst_4|DT[0].dt_core|delay[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_4|DT[0].dt_core|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux3~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_4|DT[0].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_4|DT[0].dt_core|delay [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_4|DT[0].dt_core|delay[2] .is_wysiwyg = "true";
defparam \dead_time_inst_4|DT[0].dt_core|delay[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y59_N6
stratixiv_lcell_comb \dead_time_inst_4|DT[0].dt_core|Add0~13 (
// Equation(s):
// \dead_time_inst_4|DT[0].dt_core|Add0~13_sumout  = SUM(( \dead_time_inst_4|DT[0].dt_core|delay [3] ) + ( GND ) + ( \dead_time_inst_4|DT[0].dt_core|Add0~10  ))
// \dead_time_inst_4|DT[0].dt_core|Add0~14  = CARRY(( \dead_time_inst_4|DT[0].dt_core|delay [3] ) + ( GND ) + ( \dead_time_inst_4|DT[0].dt_core|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_4|DT[0].dt_core|delay [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_4|DT[0].dt_core|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_4|DT[0].dt_core|Add0~13_sumout ),
	.cout(\dead_time_inst_4|DT[0].dt_core|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_4|DT[0].dt_core|Add0~13 .extended_lut = "off";
defparam \dead_time_inst_4|DT[0].dt_core|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_4|DT[0].dt_core|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y59_N7
dffeas \dead_time_inst_4|DT[0].dt_core|delay[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_4|DT[0].dt_core|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux3~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_4|DT[0].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_4|DT[0].dt_core|delay [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_4|DT[0].dt_core|delay[3] .is_wysiwyg = "true";
defparam \dead_time_inst_4|DT[0].dt_core|delay[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y59_N8
stratixiv_lcell_comb \dead_time_inst_4|DT[0].dt_core|Add0~17 (
// Equation(s):
// \dead_time_inst_4|DT[0].dt_core|Add0~17_sumout  = SUM(( \dead_time_inst_4|DT[0].dt_core|delay [4] ) + ( GND ) + ( \dead_time_inst_4|DT[0].dt_core|Add0~14  ))
// \dead_time_inst_4|DT[0].dt_core|Add0~18  = CARRY(( \dead_time_inst_4|DT[0].dt_core|delay [4] ) + ( GND ) + ( \dead_time_inst_4|DT[0].dt_core|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_4|DT[0].dt_core|delay [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_4|DT[0].dt_core|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_4|DT[0].dt_core|Add0~17_sumout ),
	.cout(\dead_time_inst_4|DT[0].dt_core|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_4|DT[0].dt_core|Add0~17 .extended_lut = "off";
defparam \dead_time_inst_4|DT[0].dt_core|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_4|DT[0].dt_core|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y59_N9
dffeas \dead_time_inst_4|DT[0].dt_core|delay[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_4|DT[0].dt_core|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux3~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_4|DT[0].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_4|DT[0].dt_core|delay [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_4|DT[0].dt_core|delay[4] .is_wysiwyg = "true";
defparam \dead_time_inst_4|DT[0].dt_core|delay[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y59_N10
stratixiv_lcell_comb \dead_time_inst_4|DT[0].dt_core|Add0~21 (
// Equation(s):
// \dead_time_inst_4|DT[0].dt_core|Add0~21_sumout  = SUM(( \dead_time_inst_4|DT[0].dt_core|delay [5] ) + ( GND ) + ( \dead_time_inst_4|DT[0].dt_core|Add0~18  ))
// \dead_time_inst_4|DT[0].dt_core|Add0~22  = CARRY(( \dead_time_inst_4|DT[0].dt_core|delay [5] ) + ( GND ) + ( \dead_time_inst_4|DT[0].dt_core|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_4|DT[0].dt_core|delay [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_4|DT[0].dt_core|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_4|DT[0].dt_core|Add0~21_sumout ),
	.cout(\dead_time_inst_4|DT[0].dt_core|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_4|DT[0].dt_core|Add0~21 .extended_lut = "off";
defparam \dead_time_inst_4|DT[0].dt_core|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_4|DT[0].dt_core|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y59_N11
dffeas \dead_time_inst_4|DT[0].dt_core|delay[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_4|DT[0].dt_core|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux3~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_4|DT[0].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_4|DT[0].dt_core|delay [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_4|DT[0].dt_core|delay[5] .is_wysiwyg = "true";
defparam \dead_time_inst_4|DT[0].dt_core|delay[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y59_N24
stratixiv_lcell_comb \dead_time_inst_4|DT[0].dt_core|signal_delay~0 (
// Equation(s):
// \dead_time_inst_4|DT[0].dt_core|signal_delay~0_combout  = ( \dead_time_inst_4|DT[0].dt_core|delay [4] & ( \dead_time_inst_4|DT[0].dt_core|delay [3] & ( \dead_time_inst_4|DT[0].dt_core|delay [5] ) ) ) # ( !\dead_time_inst_4|DT[0].dt_core|delay [4] & ( 
// \dead_time_inst_4|DT[0].dt_core|delay [3] & ( \dead_time_inst_4|DT[0].dt_core|delay [5] ) ) ) # ( \dead_time_inst_4|DT[0].dt_core|delay [4] & ( !\dead_time_inst_4|DT[0].dt_core|delay [3] & ( \dead_time_inst_4|DT[0].dt_core|delay [5] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_4|DT[0].dt_core|delay [5]),
	.datae(!\dead_time_inst_4|DT[0].dt_core|delay [4]),
	.dataf(!\dead_time_inst_4|DT[0].dt_core|delay [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dead_time_inst_4|DT[0].dt_core|signal_delay~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_4|DT[0].dt_core|signal_delay~0 .extended_lut = "off";
defparam \dead_time_inst_4|DT[0].dt_core|signal_delay~0 .lut_mask = 64'h000000FF00FF00FF;
defparam \dead_time_inst_4|DT[0].dt_core|signal_delay~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y59_N12
stratixiv_lcell_comb \dead_time_inst_4|DT[0].dt_core|Add0~25 (
// Equation(s):
// \dead_time_inst_4|DT[0].dt_core|Add0~25_sumout  = SUM(( \dead_time_inst_4|DT[0].dt_core|delay [6] ) + ( GND ) + ( \dead_time_inst_4|DT[0].dt_core|Add0~22  ))
// \dead_time_inst_4|DT[0].dt_core|Add0~26  = CARRY(( \dead_time_inst_4|DT[0].dt_core|delay [6] ) + ( GND ) + ( \dead_time_inst_4|DT[0].dt_core|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_4|DT[0].dt_core|delay [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_4|DT[0].dt_core|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_4|DT[0].dt_core|Add0~25_sumout ),
	.cout(\dead_time_inst_4|DT[0].dt_core|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_4|DT[0].dt_core|Add0~25 .extended_lut = "off";
defparam \dead_time_inst_4|DT[0].dt_core|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_4|DT[0].dt_core|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y59_N13
dffeas \dead_time_inst_4|DT[0].dt_core|delay[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_4|DT[0].dt_core|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux3~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_4|DT[0].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_4|DT[0].dt_core|delay [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_4|DT[0].dt_core|delay[6] .is_wysiwyg = "true";
defparam \dead_time_inst_4|DT[0].dt_core|delay[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y59_N14
stratixiv_lcell_comb \dead_time_inst_4|DT[0].dt_core|Add0~29 (
// Equation(s):
// \dead_time_inst_4|DT[0].dt_core|Add0~29_sumout  = SUM(( \dead_time_inst_4|DT[0].dt_core|delay [7] ) + ( GND ) + ( \dead_time_inst_4|DT[0].dt_core|Add0~26  ))
// \dead_time_inst_4|DT[0].dt_core|Add0~30  = CARRY(( \dead_time_inst_4|DT[0].dt_core|delay [7] ) + ( GND ) + ( \dead_time_inst_4|DT[0].dt_core|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_4|DT[0].dt_core|delay [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_4|DT[0].dt_core|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_4|DT[0].dt_core|Add0~29_sumout ),
	.cout(\dead_time_inst_4|DT[0].dt_core|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_4|DT[0].dt_core|Add0~29 .extended_lut = "off";
defparam \dead_time_inst_4|DT[0].dt_core|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_4|DT[0].dt_core|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y59_N15
dffeas \dead_time_inst_4|DT[0].dt_core|delay[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_4|DT[0].dt_core|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux3~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_4|DT[0].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_4|DT[0].dt_core|delay [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_4|DT[0].dt_core|delay[7] .is_wysiwyg = "true";
defparam \dead_time_inst_4|DT[0].dt_core|delay[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y59_N16
stratixiv_lcell_comb \dead_time_inst_4|DT[0].dt_core|Add0~33 (
// Equation(s):
// \dead_time_inst_4|DT[0].dt_core|Add0~33_sumout  = SUM(( \dead_time_inst_4|DT[0].dt_core|delay [8] ) + ( GND ) + ( \dead_time_inst_4|DT[0].dt_core|Add0~30  ))
// \dead_time_inst_4|DT[0].dt_core|Add0~34  = CARRY(( \dead_time_inst_4|DT[0].dt_core|delay [8] ) + ( GND ) + ( \dead_time_inst_4|DT[0].dt_core|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_4|DT[0].dt_core|delay [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_4|DT[0].dt_core|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_4|DT[0].dt_core|Add0~33_sumout ),
	.cout(\dead_time_inst_4|DT[0].dt_core|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_4|DT[0].dt_core|Add0~33 .extended_lut = "off";
defparam \dead_time_inst_4|DT[0].dt_core|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_4|DT[0].dt_core|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y59_N17
dffeas \dead_time_inst_4|DT[0].dt_core|delay[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_4|DT[0].dt_core|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux3~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_4|DT[0].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_4|DT[0].dt_core|delay [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_4|DT[0].dt_core|delay[8] .is_wysiwyg = "true";
defparam \dead_time_inst_4|DT[0].dt_core|delay[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y59_N18
stratixiv_lcell_comb \dead_time_inst_4|DT[0].dt_core|Add0~37 (
// Equation(s):
// \dead_time_inst_4|DT[0].dt_core|Add0~37_sumout  = SUM(( \dead_time_inst_4|DT[0].dt_core|delay [9] ) + ( GND ) + ( \dead_time_inst_4|DT[0].dt_core|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_4|DT[0].dt_core|delay [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_4|DT[0].dt_core|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_4|DT[0].dt_core|Add0~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_4|DT[0].dt_core|Add0~37 .extended_lut = "off";
defparam \dead_time_inst_4|DT[0].dt_core|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_4|DT[0].dt_core|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y59_N19
dffeas \dead_time_inst_4|DT[0].dt_core|delay[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_4|DT[0].dt_core|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux3~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_4|DT[0].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_4|DT[0].dt_core|delay [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_4|DT[0].dt_core|delay[9] .is_wysiwyg = "true";
defparam \dead_time_inst_4|DT[0].dt_core|delay[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y59_N30
stratixiv_lcell_comb \dead_time_inst_4|DT[0].dt_core|signal_delay~1 (
// Equation(s):
// \dead_time_inst_4|DT[0].dt_core|signal_delay~1_combout  = ( !\dead_time_inst_4|DT[0].dt_core|delay [9] & ( !\dead_time_inst_4|DT[0].dt_core|delay [7] & ( (!\dead_time_inst_4|DT[0].dt_core|delay [8] & !\dead_time_inst_4|DT[0].dt_core|delay [6]) ) ) )

	.dataa(gnd),
	.datab(!\dead_time_inst_4|DT[0].dt_core|delay [8]),
	.datac(gnd),
	.datad(!\dead_time_inst_4|DT[0].dt_core|delay [6]),
	.datae(!\dead_time_inst_4|DT[0].dt_core|delay [9]),
	.dataf(!\dead_time_inst_4|DT[0].dt_core|delay [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dead_time_inst_4|DT[0].dt_core|signal_delay~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_4|DT[0].dt_core|signal_delay~1 .extended_lut = "off";
defparam \dead_time_inst_4|DT[0].dt_core|signal_delay~1 .lut_mask = 64'hCC00000000000000;
defparam \dead_time_inst_4|DT[0].dt_core|signal_delay~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y59_N38
stratixiv_lcell_comb \dead_time_inst_4|DT[0].dt_core|signal_delay~2 (
// Equation(s):
// \dead_time_inst_4|DT[0].dt_core|signal_delay~2_combout  = ( \hybrid_control_mixed_inst|counter [0] & ( \hybrid_control_mixed_inst|counter [1] & ( (!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q  & 
// (!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q  & ((!\dead_time_inst_4|DT[0].dt_core|signal_delay~1_combout ) # (\dead_time_inst_4|DT[0].dt_core|signal_delay~0_combout )))) ) ) ) # ( !\hybrid_control_mixed_inst|counter [0] & ( 
// \hybrid_control_mixed_inst|counter [1] & ( (!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q  & (!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q  & ((!\dead_time_inst_4|DT[0].dt_core|signal_delay~1_combout ) # 
// (\dead_time_inst_4|DT[0].dt_core|signal_delay~0_combout )))) ) ) ) # ( \hybrid_control_mixed_inst|counter [0] & ( !\hybrid_control_mixed_inst|counter [1] & ( (!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q  & 
// (!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q  & ((!\dead_time_inst_4|DT[0].dt_core|signal_delay~1_combout ) # (\dead_time_inst_4|DT[0].dt_core|signal_delay~0_combout )))) ) ) )

	.dataa(!\dead_time_inst_4|DT[0].dt_core|signal_delay~0_combout ),
	.datab(!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q ),
	.datac(!\dead_time_inst_4|DT[0].dt_core|signal_delay~1_combout ),
	.datad(!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q ),
	.datae(!\hybrid_control_mixed_inst|counter [0]),
	.dataf(!\hybrid_control_mixed_inst|counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dead_time_inst_4|DT[0].dt_core|signal_delay~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_4|DT[0].dt_core|signal_delay~2 .extended_lut = "off";
defparam \dead_time_inst_4|DT[0].dt_core|signal_delay~2 .lut_mask = 64'h0000C400C400C400;
defparam \dead_time_inst_4|DT[0].dt_core|signal_delay~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y59_N37
dffeas \dead_time_inst_4|DT[0].dt_core|signal_delay (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dead_time_inst_4|DT[0].dt_core|signal_delay~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_4|DT[0].dt_core|signal_delay~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_4|DT[0].dt_core|signal_delay .is_wysiwyg = "true";
defparam \dead_time_inst_4|DT[0].dt_core|signal_delay .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y57_N0
stratixiv_lcell_comb \dead_time_inst_2|DT[0].dt_core|Add0~1 (
// Equation(s):
// \dead_time_inst_2|DT[0].dt_core|Add0~1_sumout  = SUM(( \dead_time_inst_2|DT[0].dt_core|delay [0] ) + ( VCC ) + ( !VCC ))
// \dead_time_inst_2|DT[0].dt_core|Add0~2  = CARRY(( \dead_time_inst_2|DT[0].dt_core|delay [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_2|DT[0].dt_core|delay [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_2|DT[0].dt_core|Add0~1_sumout ),
	.cout(\dead_time_inst_2|DT[0].dt_core|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_2|DT[0].dt_core|Add0~1 .extended_lut = "off";
defparam \dead_time_inst_2|DT[0].dt_core|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \dead_time_inst_2|DT[0].dt_core|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y57_N1
dffeas \dead_time_inst_2|DT[0].dt_core|delay[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_2|DT[0].dt_core|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux3~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_2|DT[0].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_2|DT[0].dt_core|delay [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_2|DT[0].dt_core|delay[0] .is_wysiwyg = "true";
defparam \dead_time_inst_2|DT[0].dt_core|delay[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y57_N2
stratixiv_lcell_comb \dead_time_inst_2|DT[0].dt_core|Add0~5 (
// Equation(s):
// \dead_time_inst_2|DT[0].dt_core|Add0~5_sumout  = SUM(( \dead_time_inst_2|DT[0].dt_core|delay [1] ) + ( GND ) + ( \dead_time_inst_2|DT[0].dt_core|Add0~2  ))
// \dead_time_inst_2|DT[0].dt_core|Add0~6  = CARRY(( \dead_time_inst_2|DT[0].dt_core|delay [1] ) + ( GND ) + ( \dead_time_inst_2|DT[0].dt_core|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_2|DT[0].dt_core|delay [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_2|DT[0].dt_core|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_2|DT[0].dt_core|Add0~5_sumout ),
	.cout(\dead_time_inst_2|DT[0].dt_core|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_2|DT[0].dt_core|Add0~5 .extended_lut = "off";
defparam \dead_time_inst_2|DT[0].dt_core|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_2|DT[0].dt_core|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y57_N3
dffeas \dead_time_inst_2|DT[0].dt_core|delay[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_2|DT[0].dt_core|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux3~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_2|DT[0].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_2|DT[0].dt_core|delay [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_2|DT[0].dt_core|delay[1] .is_wysiwyg = "true";
defparam \dead_time_inst_2|DT[0].dt_core|delay[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y57_N4
stratixiv_lcell_comb \dead_time_inst_2|DT[0].dt_core|Add0~9 (
// Equation(s):
// \dead_time_inst_2|DT[0].dt_core|Add0~9_sumout  = SUM(( \dead_time_inst_2|DT[0].dt_core|delay [2] ) + ( GND ) + ( \dead_time_inst_2|DT[0].dt_core|Add0~6  ))
// \dead_time_inst_2|DT[0].dt_core|Add0~10  = CARRY(( \dead_time_inst_2|DT[0].dt_core|delay [2] ) + ( GND ) + ( \dead_time_inst_2|DT[0].dt_core|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_2|DT[0].dt_core|delay [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_2|DT[0].dt_core|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_2|DT[0].dt_core|Add0~9_sumout ),
	.cout(\dead_time_inst_2|DT[0].dt_core|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_2|DT[0].dt_core|Add0~9 .extended_lut = "off";
defparam \dead_time_inst_2|DT[0].dt_core|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_2|DT[0].dt_core|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y57_N5
dffeas \dead_time_inst_2|DT[0].dt_core|delay[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_2|DT[0].dt_core|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux3~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_2|DT[0].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_2|DT[0].dt_core|delay [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_2|DT[0].dt_core|delay[2] .is_wysiwyg = "true";
defparam \dead_time_inst_2|DT[0].dt_core|delay[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y57_N6
stratixiv_lcell_comb \dead_time_inst_2|DT[0].dt_core|Add0~13 (
// Equation(s):
// \dead_time_inst_2|DT[0].dt_core|Add0~13_sumout  = SUM(( \dead_time_inst_2|DT[0].dt_core|delay [3] ) + ( GND ) + ( \dead_time_inst_2|DT[0].dt_core|Add0~10  ))
// \dead_time_inst_2|DT[0].dt_core|Add0~14  = CARRY(( \dead_time_inst_2|DT[0].dt_core|delay [3] ) + ( GND ) + ( \dead_time_inst_2|DT[0].dt_core|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_2|DT[0].dt_core|delay [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_2|DT[0].dt_core|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_2|DT[0].dt_core|Add0~13_sumout ),
	.cout(\dead_time_inst_2|DT[0].dt_core|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_2|DT[0].dt_core|Add0~13 .extended_lut = "off";
defparam \dead_time_inst_2|DT[0].dt_core|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_2|DT[0].dt_core|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y57_N7
dffeas \dead_time_inst_2|DT[0].dt_core|delay[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_2|DT[0].dt_core|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux3~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_2|DT[0].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_2|DT[0].dt_core|delay [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_2|DT[0].dt_core|delay[3] .is_wysiwyg = "true";
defparam \dead_time_inst_2|DT[0].dt_core|delay[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y57_N8
stratixiv_lcell_comb \dead_time_inst_2|DT[0].dt_core|Add0~17 (
// Equation(s):
// \dead_time_inst_2|DT[0].dt_core|Add0~17_sumout  = SUM(( \dead_time_inst_2|DT[0].dt_core|delay [4] ) + ( GND ) + ( \dead_time_inst_2|DT[0].dt_core|Add0~14  ))
// \dead_time_inst_2|DT[0].dt_core|Add0~18  = CARRY(( \dead_time_inst_2|DT[0].dt_core|delay [4] ) + ( GND ) + ( \dead_time_inst_2|DT[0].dt_core|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_2|DT[0].dt_core|delay [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_2|DT[0].dt_core|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_2|DT[0].dt_core|Add0~17_sumout ),
	.cout(\dead_time_inst_2|DT[0].dt_core|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_2|DT[0].dt_core|Add0~17 .extended_lut = "off";
defparam \dead_time_inst_2|DT[0].dt_core|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_2|DT[0].dt_core|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y57_N9
dffeas \dead_time_inst_2|DT[0].dt_core|delay[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_2|DT[0].dt_core|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux3~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_2|DT[0].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_2|DT[0].dt_core|delay [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_2|DT[0].dt_core|delay[4] .is_wysiwyg = "true";
defparam \dead_time_inst_2|DT[0].dt_core|delay[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y57_N10
stratixiv_lcell_comb \dead_time_inst_2|DT[0].dt_core|Add0~21 (
// Equation(s):
// \dead_time_inst_2|DT[0].dt_core|Add0~21_sumout  = SUM(( \dead_time_inst_2|DT[0].dt_core|delay [5] ) + ( GND ) + ( \dead_time_inst_2|DT[0].dt_core|Add0~18  ))
// \dead_time_inst_2|DT[0].dt_core|Add0~22  = CARRY(( \dead_time_inst_2|DT[0].dt_core|delay [5] ) + ( GND ) + ( \dead_time_inst_2|DT[0].dt_core|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_2|DT[0].dt_core|delay [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_2|DT[0].dt_core|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_2|DT[0].dt_core|Add0~21_sumout ),
	.cout(\dead_time_inst_2|DT[0].dt_core|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_2|DT[0].dt_core|Add0~21 .extended_lut = "off";
defparam \dead_time_inst_2|DT[0].dt_core|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_2|DT[0].dt_core|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y57_N11
dffeas \dead_time_inst_2|DT[0].dt_core|delay[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_2|DT[0].dt_core|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux3~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_2|DT[0].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_2|DT[0].dt_core|delay [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_2|DT[0].dt_core|delay[5] .is_wysiwyg = "true";
defparam \dead_time_inst_2|DT[0].dt_core|delay[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y57_N12
stratixiv_lcell_comb \dead_time_inst_2|DT[0].dt_core|Add0~25 (
// Equation(s):
// \dead_time_inst_2|DT[0].dt_core|Add0~25_sumout  = SUM(( \dead_time_inst_2|DT[0].dt_core|delay [6] ) + ( GND ) + ( \dead_time_inst_2|DT[0].dt_core|Add0~22  ))
// \dead_time_inst_2|DT[0].dt_core|Add0~26  = CARRY(( \dead_time_inst_2|DT[0].dt_core|delay [6] ) + ( GND ) + ( \dead_time_inst_2|DT[0].dt_core|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_2|DT[0].dt_core|delay [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_2|DT[0].dt_core|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_2|DT[0].dt_core|Add0~25_sumout ),
	.cout(\dead_time_inst_2|DT[0].dt_core|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_2|DT[0].dt_core|Add0~25 .extended_lut = "off";
defparam \dead_time_inst_2|DT[0].dt_core|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_2|DT[0].dt_core|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y57_N13
dffeas \dead_time_inst_2|DT[0].dt_core|delay[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_2|DT[0].dt_core|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux3~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_2|DT[0].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_2|DT[0].dt_core|delay [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_2|DT[0].dt_core|delay[6] .is_wysiwyg = "true";
defparam \dead_time_inst_2|DT[0].dt_core|delay[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y57_N14
stratixiv_lcell_comb \dead_time_inst_2|DT[0].dt_core|Add0~29 (
// Equation(s):
// \dead_time_inst_2|DT[0].dt_core|Add0~29_sumout  = SUM(( \dead_time_inst_2|DT[0].dt_core|delay [7] ) + ( GND ) + ( \dead_time_inst_2|DT[0].dt_core|Add0~26  ))
// \dead_time_inst_2|DT[0].dt_core|Add0~30  = CARRY(( \dead_time_inst_2|DT[0].dt_core|delay [7] ) + ( GND ) + ( \dead_time_inst_2|DT[0].dt_core|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_2|DT[0].dt_core|delay [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_2|DT[0].dt_core|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_2|DT[0].dt_core|Add0~29_sumout ),
	.cout(\dead_time_inst_2|DT[0].dt_core|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_2|DT[0].dt_core|Add0~29 .extended_lut = "off";
defparam \dead_time_inst_2|DT[0].dt_core|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_2|DT[0].dt_core|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y57_N15
dffeas \dead_time_inst_2|DT[0].dt_core|delay[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_2|DT[0].dt_core|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux3~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_2|DT[0].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_2|DT[0].dt_core|delay [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_2|DT[0].dt_core|delay[7] .is_wysiwyg = "true";
defparam \dead_time_inst_2|DT[0].dt_core|delay[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y57_N16
stratixiv_lcell_comb \dead_time_inst_2|DT[0].dt_core|Add0~33 (
// Equation(s):
// \dead_time_inst_2|DT[0].dt_core|Add0~33_sumout  = SUM(( \dead_time_inst_2|DT[0].dt_core|delay [8] ) + ( GND ) + ( \dead_time_inst_2|DT[0].dt_core|Add0~30  ))
// \dead_time_inst_2|DT[0].dt_core|Add0~34  = CARRY(( \dead_time_inst_2|DT[0].dt_core|delay [8] ) + ( GND ) + ( \dead_time_inst_2|DT[0].dt_core|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_2|DT[0].dt_core|delay [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_2|DT[0].dt_core|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_2|DT[0].dt_core|Add0~33_sumout ),
	.cout(\dead_time_inst_2|DT[0].dt_core|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_2|DT[0].dt_core|Add0~33 .extended_lut = "off";
defparam \dead_time_inst_2|DT[0].dt_core|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_2|DT[0].dt_core|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y57_N17
dffeas \dead_time_inst_2|DT[0].dt_core|delay[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_2|DT[0].dt_core|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux3~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_2|DT[0].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_2|DT[0].dt_core|delay [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_2|DT[0].dt_core|delay[8] .is_wysiwyg = "true";
defparam \dead_time_inst_2|DT[0].dt_core|delay[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y57_N18
stratixiv_lcell_comb \dead_time_inst_2|DT[0].dt_core|Add0~37 (
// Equation(s):
// \dead_time_inst_2|DT[0].dt_core|Add0~37_sumout  = SUM(( \dead_time_inst_2|DT[0].dt_core|delay [9] ) + ( GND ) + ( \dead_time_inst_2|DT[0].dt_core|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_2|DT[0].dt_core|delay [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_2|DT[0].dt_core|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_2|DT[0].dt_core|Add0~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_2|DT[0].dt_core|Add0~37 .extended_lut = "off";
defparam \dead_time_inst_2|DT[0].dt_core|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_2|DT[0].dt_core|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y57_N19
dffeas \dead_time_inst_2|DT[0].dt_core|delay[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_2|DT[0].dt_core|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux3~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_2|DT[0].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_2|DT[0].dt_core|delay [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_2|DT[0].dt_core|delay[9] .is_wysiwyg = "true";
defparam \dead_time_inst_2|DT[0].dt_core|delay[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y57_N28
stratixiv_lcell_comb \dead_time_inst_2|DT[0].dt_core|signal_delay~1 (
// Equation(s):
// \dead_time_inst_2|DT[0].dt_core|signal_delay~1_combout  = ( !\dead_time_inst_2|DT[0].dt_core|delay [6] & ( !\dead_time_inst_2|DT[0].dt_core|delay [7] & ( (!\dead_time_inst_2|DT[0].dt_core|delay [8] & (!\dead_time_inst_2|DT[0].dt_core|delay [9] & 
// !\dead_time_inst_2|DT[0].dt_core|delay [5])) ) ) )

	.dataa(gnd),
	.datab(!\dead_time_inst_2|DT[0].dt_core|delay [8]),
	.datac(!\dead_time_inst_2|DT[0].dt_core|delay [9]),
	.datad(!\dead_time_inst_2|DT[0].dt_core|delay [5]),
	.datae(!\dead_time_inst_2|DT[0].dt_core|delay [6]),
	.dataf(!\dead_time_inst_2|DT[0].dt_core|delay [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dead_time_inst_2|DT[0].dt_core|signal_delay~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_2|DT[0].dt_core|signal_delay~1 .extended_lut = "off";
defparam \dead_time_inst_2|DT[0].dt_core|signal_delay~1 .lut_mask = 64'hC000000000000000;
defparam \dead_time_inst_2|DT[0].dt_core|signal_delay~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y57_N26
stratixiv_lcell_comb \dead_time_inst_2|DT[0].dt_core|signal_delay~0 (
// Equation(s):
// \dead_time_inst_2|DT[0].dt_core|signal_delay~0_combout  = ( \dead_time_inst_2|DT[0].dt_core|delay [2] & ( \dead_time_inst_2|DT[0].dt_core|delay [3] & ( \dead_time_inst_2|DT[0].dt_core|delay [4] ) ) ) # ( !\dead_time_inst_2|DT[0].dt_core|delay [2] & ( 
// \dead_time_inst_2|DT[0].dt_core|delay [3] & ( \dead_time_inst_2|DT[0].dt_core|delay [4] ) ) ) # ( \dead_time_inst_2|DT[0].dt_core|delay [2] & ( !\dead_time_inst_2|DT[0].dt_core|delay [3] & ( \dead_time_inst_2|DT[0].dt_core|delay [4] ) ) )

	.dataa(!\dead_time_inst_2|DT[0].dt_core|delay [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dead_time_inst_2|DT[0].dt_core|delay [2]),
	.dataf(!\dead_time_inst_2|DT[0].dt_core|delay [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dead_time_inst_2|DT[0].dt_core|signal_delay~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_2|DT[0].dt_core|signal_delay~0 .extended_lut = "off";
defparam \dead_time_inst_2|DT[0].dt_core|signal_delay~0 .lut_mask = 64'h0000555555555555;
defparam \dead_time_inst_2|DT[0].dt_core|signal_delay~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y57_N38
stratixiv_lcell_comb \dead_time_inst_2|DT[0].dt_core|signal_delay~2 (
// Equation(s):
// \dead_time_inst_2|DT[0].dt_core|signal_delay~2_combout  = ( \hybrid_control_mixed_inst|counter [1] & ( \hybrid_control_mixed_inst|counter [0] & ( (!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q  & 
// (!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q  & ((!\dead_time_inst_2|DT[0].dt_core|signal_delay~1_combout ) # (\dead_time_inst_2|DT[0].dt_core|signal_delay~0_combout )))) ) ) ) # ( !\hybrid_control_mixed_inst|counter [1] & ( 
// \hybrid_control_mixed_inst|counter [0] & ( (!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q  & (!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q  & ((!\dead_time_inst_2|DT[0].dt_core|signal_delay~1_combout ) # 
// (\dead_time_inst_2|DT[0].dt_core|signal_delay~0_combout )))) ) ) ) # ( \hybrid_control_mixed_inst|counter [1] & ( !\hybrid_control_mixed_inst|counter [0] & ( (!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q  & 
// (!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q  & ((!\dead_time_inst_2|DT[0].dt_core|signal_delay~1_combout ) # (\dead_time_inst_2|DT[0].dt_core|signal_delay~0_combout )))) ) ) )

	.dataa(!\dead_time_inst_2|DT[0].dt_core|signal_delay~1_combout ),
	.datab(!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q ),
	.datac(!\dead_time_inst_2|DT[0].dt_core|signal_delay~0_combout ),
	.datad(!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q ),
	.datae(!\hybrid_control_mixed_inst|counter [1]),
	.dataf(!\hybrid_control_mixed_inst|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dead_time_inst_2|DT[0].dt_core|signal_delay~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_2|DT[0].dt_core|signal_delay~2 .extended_lut = "off";
defparam \dead_time_inst_2|DT[0].dt_core|signal_delay~2 .lut_mask = 64'h00008C008C008C00;
defparam \dead_time_inst_2|DT[0].dt_core|signal_delay~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y57_N37
dffeas \dead_time_inst_2|DT[0].dt_core|signal_delay (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dead_time_inst_2|DT[0].dt_core|signal_delay~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_2|DT[0].dt_core|signal_delay~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_2|DT[0].dt_core|signal_delay .is_wysiwyg = "true";
defparam \dead_time_inst_2|DT[0].dt_core|signal_delay .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y60_N0
stratixiv_lcell_comb \dead_time_inst_1|DT[0].dt_core|Add0~1 (
// Equation(s):
// \dead_time_inst_1|DT[0].dt_core|Add0~1_sumout  = SUM(( \dead_time_inst_1|DT[0].dt_core|delay [0] ) + ( VCC ) + ( !VCC ))
// \dead_time_inst_1|DT[0].dt_core|Add0~2  = CARRY(( \dead_time_inst_1|DT[0].dt_core|delay [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_1|DT[0].dt_core|delay [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_1|DT[0].dt_core|Add0~1_sumout ),
	.cout(\dead_time_inst_1|DT[0].dt_core|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_1|DT[0].dt_core|Add0~1 .extended_lut = "off";
defparam \dead_time_inst_1|DT[0].dt_core|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \dead_time_inst_1|DT[0].dt_core|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y60_N1
dffeas \dead_time_inst_1|DT[0].dt_core|delay[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_1|DT[0].dt_core|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux3~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_1|DT[0].dt_core|signal_delay~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_1|DT[0].dt_core|delay [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_1|DT[0].dt_core|delay[0] .is_wysiwyg = "true";
defparam \dead_time_inst_1|DT[0].dt_core|delay[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y60_N2
stratixiv_lcell_comb \dead_time_inst_1|DT[0].dt_core|Add0~5 (
// Equation(s):
// \dead_time_inst_1|DT[0].dt_core|Add0~5_sumout  = SUM(( \dead_time_inst_1|DT[0].dt_core|delay [1] ) + ( GND ) + ( \dead_time_inst_1|DT[0].dt_core|Add0~2  ))
// \dead_time_inst_1|DT[0].dt_core|Add0~6  = CARRY(( \dead_time_inst_1|DT[0].dt_core|delay [1] ) + ( GND ) + ( \dead_time_inst_1|DT[0].dt_core|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_1|DT[0].dt_core|delay [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_1|DT[0].dt_core|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_1|DT[0].dt_core|Add0~5_sumout ),
	.cout(\dead_time_inst_1|DT[0].dt_core|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_1|DT[0].dt_core|Add0~5 .extended_lut = "off";
defparam \dead_time_inst_1|DT[0].dt_core|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_1|DT[0].dt_core|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y60_N3
dffeas \dead_time_inst_1|DT[0].dt_core|delay[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_1|DT[0].dt_core|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux3~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_1|DT[0].dt_core|signal_delay~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_1|DT[0].dt_core|delay [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_1|DT[0].dt_core|delay[1] .is_wysiwyg = "true";
defparam \dead_time_inst_1|DT[0].dt_core|delay[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y60_N4
stratixiv_lcell_comb \dead_time_inst_1|DT[0].dt_core|Add0~9 (
// Equation(s):
// \dead_time_inst_1|DT[0].dt_core|Add0~9_sumout  = SUM(( \dead_time_inst_1|DT[0].dt_core|delay [2] ) + ( GND ) + ( \dead_time_inst_1|DT[0].dt_core|Add0~6  ))
// \dead_time_inst_1|DT[0].dt_core|Add0~10  = CARRY(( \dead_time_inst_1|DT[0].dt_core|delay [2] ) + ( GND ) + ( \dead_time_inst_1|DT[0].dt_core|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_1|DT[0].dt_core|delay [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_1|DT[0].dt_core|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_1|DT[0].dt_core|Add0~9_sumout ),
	.cout(\dead_time_inst_1|DT[0].dt_core|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_1|DT[0].dt_core|Add0~9 .extended_lut = "off";
defparam \dead_time_inst_1|DT[0].dt_core|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_1|DT[0].dt_core|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y60_N5
dffeas \dead_time_inst_1|DT[0].dt_core|delay[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_1|DT[0].dt_core|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux3~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_1|DT[0].dt_core|signal_delay~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_1|DT[0].dt_core|delay [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_1|DT[0].dt_core|delay[2] .is_wysiwyg = "true";
defparam \dead_time_inst_1|DT[0].dt_core|delay[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y60_N6
stratixiv_lcell_comb \dead_time_inst_1|DT[0].dt_core|Add0~13 (
// Equation(s):
// \dead_time_inst_1|DT[0].dt_core|Add0~13_sumout  = SUM(( \dead_time_inst_1|DT[0].dt_core|delay [3] ) + ( GND ) + ( \dead_time_inst_1|DT[0].dt_core|Add0~10  ))
// \dead_time_inst_1|DT[0].dt_core|Add0~14  = CARRY(( \dead_time_inst_1|DT[0].dt_core|delay [3] ) + ( GND ) + ( \dead_time_inst_1|DT[0].dt_core|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_1|DT[0].dt_core|delay [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_1|DT[0].dt_core|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_1|DT[0].dt_core|Add0~13_sumout ),
	.cout(\dead_time_inst_1|DT[0].dt_core|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_1|DT[0].dt_core|Add0~13 .extended_lut = "off";
defparam \dead_time_inst_1|DT[0].dt_core|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_1|DT[0].dt_core|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y60_N7
dffeas \dead_time_inst_1|DT[0].dt_core|delay[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_1|DT[0].dt_core|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux3~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_1|DT[0].dt_core|signal_delay~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_1|DT[0].dt_core|delay [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_1|DT[0].dt_core|delay[3] .is_wysiwyg = "true";
defparam \dead_time_inst_1|DT[0].dt_core|delay[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y60_N34
stratixiv_lcell_comb \dead_time_inst_1|DT[0].dt_core|LessThan0~0 (
// Equation(s):
// \dead_time_inst_1|DT[0].dt_core|LessThan0~0_combout  = ( \dead_time_inst_1|DT[0].dt_core|delay [2] & ( \dead_time_inst_1|DT[0].dt_core|delay [3] ) ) # ( !\dead_time_inst_1|DT[0].dt_core|delay [2] & ( \dead_time_inst_1|DT[0].dt_core|delay [3] & ( 
// \dead_time_inst_1|DT[0].dt_core|delay [1] ) ) )

	.dataa(gnd),
	.datab(!\dead_time_inst_1|DT[0].dt_core|delay [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dead_time_inst_1|DT[0].dt_core|delay [2]),
	.dataf(!\dead_time_inst_1|DT[0].dt_core|delay [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dead_time_inst_1|DT[0].dt_core|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_1|DT[0].dt_core|LessThan0~0 .extended_lut = "off";
defparam \dead_time_inst_1|DT[0].dt_core|LessThan0~0 .lut_mask = 64'h000000003333FFFF;
defparam \dead_time_inst_1|DT[0].dt_core|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y60_N8
stratixiv_lcell_comb \dead_time_inst_1|DT[0].dt_core|Add0~17 (
// Equation(s):
// \dead_time_inst_1|DT[0].dt_core|Add0~17_sumout  = SUM(( \dead_time_inst_1|DT[0].dt_core|delay [4] ) + ( GND ) + ( \dead_time_inst_1|DT[0].dt_core|Add0~14  ))
// \dead_time_inst_1|DT[0].dt_core|Add0~18  = CARRY(( \dead_time_inst_1|DT[0].dt_core|delay [4] ) + ( GND ) + ( \dead_time_inst_1|DT[0].dt_core|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_1|DT[0].dt_core|delay [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_1|DT[0].dt_core|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_1|DT[0].dt_core|Add0~17_sumout ),
	.cout(\dead_time_inst_1|DT[0].dt_core|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_1|DT[0].dt_core|Add0~17 .extended_lut = "off";
defparam \dead_time_inst_1|DT[0].dt_core|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_1|DT[0].dt_core|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y60_N9
dffeas \dead_time_inst_1|DT[0].dt_core|delay[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_1|DT[0].dt_core|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux3~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_1|DT[0].dt_core|signal_delay~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_1|DT[0].dt_core|delay [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_1|DT[0].dt_core|delay[4] .is_wysiwyg = "true";
defparam \dead_time_inst_1|DT[0].dt_core|delay[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y60_N10
stratixiv_lcell_comb \dead_time_inst_1|DT[0].dt_core|Add0~21 (
// Equation(s):
// \dead_time_inst_1|DT[0].dt_core|Add0~21_sumout  = SUM(( \dead_time_inst_1|DT[0].dt_core|delay [5] ) + ( GND ) + ( \dead_time_inst_1|DT[0].dt_core|Add0~18  ))
// \dead_time_inst_1|DT[0].dt_core|Add0~22  = CARRY(( \dead_time_inst_1|DT[0].dt_core|delay [5] ) + ( GND ) + ( \dead_time_inst_1|DT[0].dt_core|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_1|DT[0].dt_core|delay [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_1|DT[0].dt_core|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_1|DT[0].dt_core|Add0~21_sumout ),
	.cout(\dead_time_inst_1|DT[0].dt_core|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_1|DT[0].dt_core|Add0~21 .extended_lut = "off";
defparam \dead_time_inst_1|DT[0].dt_core|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_1|DT[0].dt_core|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y60_N11
dffeas \dead_time_inst_1|DT[0].dt_core|delay[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_1|DT[0].dt_core|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux3~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_1|DT[0].dt_core|signal_delay~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_1|DT[0].dt_core|delay [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_1|DT[0].dt_core|delay[5] .is_wysiwyg = "true";
defparam \dead_time_inst_1|DT[0].dt_core|delay[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y60_N12
stratixiv_lcell_comb \dead_time_inst_1|DT[0].dt_core|Add0~25 (
// Equation(s):
// \dead_time_inst_1|DT[0].dt_core|Add0~25_sumout  = SUM(( \dead_time_inst_1|DT[0].dt_core|delay [6] ) + ( GND ) + ( \dead_time_inst_1|DT[0].dt_core|Add0~22  ))
// \dead_time_inst_1|DT[0].dt_core|Add0~26  = CARRY(( \dead_time_inst_1|DT[0].dt_core|delay [6] ) + ( GND ) + ( \dead_time_inst_1|DT[0].dt_core|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_1|DT[0].dt_core|delay [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_1|DT[0].dt_core|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_1|DT[0].dt_core|Add0~25_sumout ),
	.cout(\dead_time_inst_1|DT[0].dt_core|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_1|DT[0].dt_core|Add0~25 .extended_lut = "off";
defparam \dead_time_inst_1|DT[0].dt_core|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_1|DT[0].dt_core|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y60_N13
dffeas \dead_time_inst_1|DT[0].dt_core|delay[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_1|DT[0].dt_core|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux3~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_1|DT[0].dt_core|signal_delay~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_1|DT[0].dt_core|delay [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_1|DT[0].dt_core|delay[6] .is_wysiwyg = "true";
defparam \dead_time_inst_1|DT[0].dt_core|delay[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y60_N14
stratixiv_lcell_comb \dead_time_inst_1|DT[0].dt_core|Add0~29 (
// Equation(s):
// \dead_time_inst_1|DT[0].dt_core|Add0~29_sumout  = SUM(( \dead_time_inst_1|DT[0].dt_core|delay [7] ) + ( GND ) + ( \dead_time_inst_1|DT[0].dt_core|Add0~26  ))
// \dead_time_inst_1|DT[0].dt_core|Add0~30  = CARRY(( \dead_time_inst_1|DT[0].dt_core|delay [7] ) + ( GND ) + ( \dead_time_inst_1|DT[0].dt_core|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_1|DT[0].dt_core|delay [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_1|DT[0].dt_core|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_1|DT[0].dt_core|Add0~29_sumout ),
	.cout(\dead_time_inst_1|DT[0].dt_core|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_1|DT[0].dt_core|Add0~29 .extended_lut = "off";
defparam \dead_time_inst_1|DT[0].dt_core|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_1|DT[0].dt_core|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y60_N15
dffeas \dead_time_inst_1|DT[0].dt_core|delay[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_1|DT[0].dt_core|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux3~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_1|DT[0].dt_core|signal_delay~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_1|DT[0].dt_core|delay [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_1|DT[0].dt_core|delay[7] .is_wysiwyg = "true";
defparam \dead_time_inst_1|DT[0].dt_core|delay[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y60_N16
stratixiv_lcell_comb \dead_time_inst_1|DT[0].dt_core|Add0~33 (
// Equation(s):
// \dead_time_inst_1|DT[0].dt_core|Add0~33_sumout  = SUM(( \dead_time_inst_1|DT[0].dt_core|delay [8] ) + ( GND ) + ( \dead_time_inst_1|DT[0].dt_core|Add0~30  ))
// \dead_time_inst_1|DT[0].dt_core|Add0~34  = CARRY(( \dead_time_inst_1|DT[0].dt_core|delay [8] ) + ( GND ) + ( \dead_time_inst_1|DT[0].dt_core|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_1|DT[0].dt_core|delay [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_1|DT[0].dt_core|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_1|DT[0].dt_core|Add0~33_sumout ),
	.cout(\dead_time_inst_1|DT[0].dt_core|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_1|DT[0].dt_core|Add0~33 .extended_lut = "off";
defparam \dead_time_inst_1|DT[0].dt_core|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_1|DT[0].dt_core|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y60_N17
dffeas \dead_time_inst_1|DT[0].dt_core|delay[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_1|DT[0].dt_core|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux3~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_1|DT[0].dt_core|signal_delay~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_1|DT[0].dt_core|delay [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_1|DT[0].dt_core|delay[8] .is_wysiwyg = "true";
defparam \dead_time_inst_1|DT[0].dt_core|delay[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y60_N18
stratixiv_lcell_comb \dead_time_inst_1|DT[0].dt_core|Add0~37 (
// Equation(s):
// \dead_time_inst_1|DT[0].dt_core|Add0~37_sumout  = SUM(( \dead_time_inst_1|DT[0].dt_core|delay [9] ) + ( GND ) + ( \dead_time_inst_1|DT[0].dt_core|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_1|DT[0].dt_core|delay [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_1|DT[0].dt_core|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_1|DT[0].dt_core|Add0~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_1|DT[0].dt_core|Add0~37 .extended_lut = "off";
defparam \dead_time_inst_1|DT[0].dt_core|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_1|DT[0].dt_core|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y60_N19
dffeas \dead_time_inst_1|DT[0].dt_core|delay[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_1|DT[0].dt_core|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux3~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_1|DT[0].dt_core|signal_delay~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_1|DT[0].dt_core|delay [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_1|DT[0].dt_core|delay[9] .is_wysiwyg = "true";
defparam \dead_time_inst_1|DT[0].dt_core|delay[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y60_N22
stratixiv_lcell_comb \dead_time_inst_1|DT[0].dt_core|LessThan0~1 (
// Equation(s):
// \dead_time_inst_1|DT[0].dt_core|LessThan0~1_combout  = ( !\dead_time_inst_1|DT[0].dt_core|delay [4] & ( !\dead_time_inst_1|DT[0].dt_core|delay [8] & ( (!\dead_time_inst_1|DT[0].dt_core|delay [6] & (!\dead_time_inst_1|DT[0].dt_core|delay [7] & 
// (!\dead_time_inst_1|DT[0].dt_core|delay [5] & !\dead_time_inst_1|DT[0].dt_core|delay [9]))) ) ) )

	.dataa(!\dead_time_inst_1|DT[0].dt_core|delay [6]),
	.datab(!\dead_time_inst_1|DT[0].dt_core|delay [7]),
	.datac(!\dead_time_inst_1|DT[0].dt_core|delay [5]),
	.datad(!\dead_time_inst_1|DT[0].dt_core|delay [9]),
	.datae(!\dead_time_inst_1|DT[0].dt_core|delay [4]),
	.dataf(!\dead_time_inst_1|DT[0].dt_core|delay [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dead_time_inst_1|DT[0].dt_core|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_1|DT[0].dt_core|LessThan0~1 .extended_lut = "off";
defparam \dead_time_inst_1|DT[0].dt_core|LessThan0~1 .lut_mask = 64'h8000000000000000;
defparam \dead_time_inst_1|DT[0].dt_core|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y60_N38
stratixiv_lcell_comb \dead_time_inst_1|DT[0].dt_core|signal_delay~0 (
// Equation(s):
// \dead_time_inst_1|DT[0].dt_core|signal_delay~0_combout  = ( \hybrid_control_mixed_inst|counter [0] & ( \hybrid_control_mixed_inst|counter [1] & ( (!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q  & 
// (!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q  & ((!\dead_time_inst_1|DT[0].dt_core|LessThan0~1_combout ) # (\dead_time_inst_1|DT[0].dt_core|LessThan0~0_combout )))) ) ) ) # ( !\hybrid_control_mixed_inst|counter [0] & ( 
// \hybrid_control_mixed_inst|counter [1] & ( (!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q  & (!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q  & ((!\dead_time_inst_1|DT[0].dt_core|LessThan0~1_combout ) # 
// (\dead_time_inst_1|DT[0].dt_core|LessThan0~0_combout )))) ) ) ) # ( \hybrid_control_mixed_inst|counter [0] & ( !\hybrid_control_mixed_inst|counter [1] & ( (!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q  & 
// (!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q  & ((!\dead_time_inst_1|DT[0].dt_core|LessThan0~1_combout ) # (\dead_time_inst_1|DT[0].dt_core|LessThan0~0_combout )))) ) ) )

	.dataa(!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q ),
	.datab(!\dead_time_inst_1|DT[0].dt_core|LessThan0~0_combout ),
	.datac(!\dead_time_inst_1|DT[0].dt_core|LessThan0~1_combout ),
	.datad(!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q ),
	.datae(!\hybrid_control_mixed_inst|counter [0]),
	.dataf(!\hybrid_control_mixed_inst|counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dead_time_inst_1|DT[0].dt_core|signal_delay~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_1|DT[0].dt_core|signal_delay~0 .extended_lut = "off";
defparam \dead_time_inst_1|DT[0].dt_core|signal_delay~0 .lut_mask = 64'h0000A200A200A200;
defparam \dead_time_inst_1|DT[0].dt_core|signal_delay~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y60_N37
dffeas \dead_time_inst_1|DT[0].dt_core|signal_delay (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dead_time_inst_1|DT[0].dt_core|signal_delay~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_1|DT[0].dt_core|signal_delay~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_1|DT[0].dt_core|signal_delay .is_wysiwyg = "true";
defparam \dead_time_inst_1|DT[0].dt_core|signal_delay .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X107_Y60_N10
stratixiv_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = ( \DSW[3]~input_o  & ( \dead_time_inst_1|DT[0].dt_core|signal_delay~q  & ( (!\DSW[2]~input_o  & ((\dead_time_inst_2|DT[0].dt_core|signal_delay~q ))) # (\DSW[2]~input_o  & (\dead_time_inst_6|DT[0].dt_core|signal_delay~q )) ) ) ) # ( 
// !\DSW[3]~input_o  & ( \dead_time_inst_1|DT[0].dt_core|signal_delay~q  & ( (!\DSW[2]~input_o ) # (\dead_time_inst_4|DT[0].dt_core|signal_delay~q ) ) ) ) # ( \DSW[3]~input_o  & ( !\dead_time_inst_1|DT[0].dt_core|signal_delay~q  & ( (!\DSW[2]~input_o  & 
// ((\dead_time_inst_2|DT[0].dt_core|signal_delay~q ))) # (\DSW[2]~input_o  & (\dead_time_inst_6|DT[0].dt_core|signal_delay~q )) ) ) ) # ( !\DSW[3]~input_o  & ( !\dead_time_inst_1|DT[0].dt_core|signal_delay~q  & ( (\DSW[2]~input_o  & 
// \dead_time_inst_4|DT[0].dt_core|signal_delay~q ) ) ) )

	.dataa(!\dead_time_inst_6|DT[0].dt_core|signal_delay~q ),
	.datab(!\DSW[2]~input_o ),
	.datac(!\dead_time_inst_4|DT[0].dt_core|signal_delay~q ),
	.datad(!\dead_time_inst_2|DT[0].dt_core|signal_delay~q ),
	.datae(!\DSW[3]~input_o ),
	.dataf(!\dead_time_inst_1|DT[0].dt_core|signal_delay~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~0 .extended_lut = "off";
defparam \Mux7~0 .lut_mask = 64'h030311DDCFCF11DD;
defparam \Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X109_Y60_N0
stratixiv_lcell_comb \dead_time_inst_2|DT[3].dt_core|Add0~1 (
// Equation(s):
// \dead_time_inst_2|DT[3].dt_core|Add0~1_sumout  = SUM(( \dead_time_inst_2|DT[3].dt_core|delay [0] ) + ( VCC ) + ( !VCC ))
// \dead_time_inst_2|DT[3].dt_core|Add0~2  = CARRY(( \dead_time_inst_2|DT[3].dt_core|delay [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_2|DT[3].dt_core|delay [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_2|DT[3].dt_core|Add0~1_sumout ),
	.cout(\dead_time_inst_2|DT[3].dt_core|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_2|DT[3].dt_core|Add0~1 .extended_lut = "off";
defparam \dead_time_inst_2|DT[3].dt_core|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \dead_time_inst_2|DT[3].dt_core|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y60_N8
stratixiv_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = ( \hybrid_control_mixed_inst|counter [1] & ( ((\hybrid_control_mixed_inst|counter [0]) # (\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q )) # (\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q ) ) ) # ( 
// !\hybrid_control_mixed_inst|counter [1] )

	.dataa(gnd),
	.datab(!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q ),
	.datac(!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q ),
	.datad(!\hybrid_control_mixed_inst|counter [0]),
	.datae(gnd),
	.dataf(!\hybrid_control_mixed_inst|counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~0 .extended_lut = "off";
defparam \Mux0~0 .lut_mask = 64'hFFFFFFFF3FFF3FFF;
defparam \Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X109_Y60_N1
dffeas \dead_time_inst_2|DT[3].dt_core|delay[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_2|DT[3].dt_core|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux0~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_2|DT[3].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_2|DT[3].dt_core|delay [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_2|DT[3].dt_core|delay[0] .is_wysiwyg = "true";
defparam \dead_time_inst_2|DT[3].dt_core|delay[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X109_Y60_N2
stratixiv_lcell_comb \dead_time_inst_2|DT[3].dt_core|Add0~5 (
// Equation(s):
// \dead_time_inst_2|DT[3].dt_core|Add0~5_sumout  = SUM(( \dead_time_inst_2|DT[3].dt_core|delay [1] ) + ( GND ) + ( \dead_time_inst_2|DT[3].dt_core|Add0~2  ))
// \dead_time_inst_2|DT[3].dt_core|Add0~6  = CARRY(( \dead_time_inst_2|DT[3].dt_core|delay [1] ) + ( GND ) + ( \dead_time_inst_2|DT[3].dt_core|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_2|DT[3].dt_core|delay [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_2|DT[3].dt_core|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_2|DT[3].dt_core|Add0~5_sumout ),
	.cout(\dead_time_inst_2|DT[3].dt_core|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_2|DT[3].dt_core|Add0~5 .extended_lut = "off";
defparam \dead_time_inst_2|DT[3].dt_core|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_2|DT[3].dt_core|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X109_Y60_N3
dffeas \dead_time_inst_2|DT[3].dt_core|delay[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_2|DT[3].dt_core|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux0~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_2|DT[3].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_2|DT[3].dt_core|delay [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_2|DT[3].dt_core|delay[1] .is_wysiwyg = "true";
defparam \dead_time_inst_2|DT[3].dt_core|delay[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X109_Y60_N4
stratixiv_lcell_comb \dead_time_inst_2|DT[3].dt_core|Add0~9 (
// Equation(s):
// \dead_time_inst_2|DT[3].dt_core|Add0~9_sumout  = SUM(( \dead_time_inst_2|DT[3].dt_core|delay [2] ) + ( GND ) + ( \dead_time_inst_2|DT[3].dt_core|Add0~6  ))
// \dead_time_inst_2|DT[3].dt_core|Add0~10  = CARRY(( \dead_time_inst_2|DT[3].dt_core|delay [2] ) + ( GND ) + ( \dead_time_inst_2|DT[3].dt_core|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_2|DT[3].dt_core|delay [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_2|DT[3].dt_core|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_2|DT[3].dt_core|Add0~9_sumout ),
	.cout(\dead_time_inst_2|DT[3].dt_core|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_2|DT[3].dt_core|Add0~9 .extended_lut = "off";
defparam \dead_time_inst_2|DT[3].dt_core|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_2|DT[3].dt_core|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X109_Y60_N5
dffeas \dead_time_inst_2|DT[3].dt_core|delay[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_2|DT[3].dt_core|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux0~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_2|DT[3].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_2|DT[3].dt_core|delay [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_2|DT[3].dt_core|delay[2] .is_wysiwyg = "true";
defparam \dead_time_inst_2|DT[3].dt_core|delay[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X109_Y60_N6
stratixiv_lcell_comb \dead_time_inst_2|DT[3].dt_core|Add0~13 (
// Equation(s):
// \dead_time_inst_2|DT[3].dt_core|Add0~13_sumout  = SUM(( \dead_time_inst_2|DT[3].dt_core|delay [3] ) + ( GND ) + ( \dead_time_inst_2|DT[3].dt_core|Add0~10  ))
// \dead_time_inst_2|DT[3].dt_core|Add0~14  = CARRY(( \dead_time_inst_2|DT[3].dt_core|delay [3] ) + ( GND ) + ( \dead_time_inst_2|DT[3].dt_core|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_2|DT[3].dt_core|delay [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_2|DT[3].dt_core|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_2|DT[3].dt_core|Add0~13_sumout ),
	.cout(\dead_time_inst_2|DT[3].dt_core|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_2|DT[3].dt_core|Add0~13 .extended_lut = "off";
defparam \dead_time_inst_2|DT[3].dt_core|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_2|DT[3].dt_core|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X109_Y60_N7
dffeas \dead_time_inst_2|DT[3].dt_core|delay[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_2|DT[3].dt_core|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux0~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_2|DT[3].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_2|DT[3].dt_core|delay [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_2|DT[3].dt_core|delay[3] .is_wysiwyg = "true";
defparam \dead_time_inst_2|DT[3].dt_core|delay[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X109_Y60_N8
stratixiv_lcell_comb \dead_time_inst_2|DT[3].dt_core|Add0~17 (
// Equation(s):
// \dead_time_inst_2|DT[3].dt_core|Add0~17_sumout  = SUM(( \dead_time_inst_2|DT[3].dt_core|delay [4] ) + ( GND ) + ( \dead_time_inst_2|DT[3].dt_core|Add0~14  ))
// \dead_time_inst_2|DT[3].dt_core|Add0~18  = CARRY(( \dead_time_inst_2|DT[3].dt_core|delay [4] ) + ( GND ) + ( \dead_time_inst_2|DT[3].dt_core|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_2|DT[3].dt_core|delay [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_2|DT[3].dt_core|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_2|DT[3].dt_core|Add0~17_sumout ),
	.cout(\dead_time_inst_2|DT[3].dt_core|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_2|DT[3].dt_core|Add0~17 .extended_lut = "off";
defparam \dead_time_inst_2|DT[3].dt_core|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_2|DT[3].dt_core|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X109_Y60_N9
dffeas \dead_time_inst_2|DT[3].dt_core|delay[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_2|DT[3].dt_core|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux0~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_2|DT[3].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_2|DT[3].dt_core|delay [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_2|DT[3].dt_core|delay[4] .is_wysiwyg = "true";
defparam \dead_time_inst_2|DT[3].dt_core|delay[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X109_Y60_N24
stratixiv_lcell_comb \dead_time_inst_2|DT[3].dt_core|signal_delay~0 (
// Equation(s):
// \dead_time_inst_2|DT[3].dt_core|signal_delay~0_combout  = ( \dead_time_inst_2|DT[3].dt_core|delay [2] & ( \dead_time_inst_2|DT[3].dt_core|delay [4] ) ) # ( !\dead_time_inst_2|DT[3].dt_core|delay [2] & ( (\dead_time_inst_2|DT[3].dt_core|delay [4] & 
// \dead_time_inst_2|DT[3].dt_core|delay [3]) ) )

	.dataa(!\dead_time_inst_2|DT[3].dt_core|delay [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_2|DT[3].dt_core|delay [3]),
	.datae(!\dead_time_inst_2|DT[3].dt_core|delay [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dead_time_inst_2|DT[3].dt_core|signal_delay~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_2|DT[3].dt_core|signal_delay~0 .extended_lut = "off";
defparam \dead_time_inst_2|DT[3].dt_core|signal_delay~0 .lut_mask = 64'h0055555500555555;
defparam \dead_time_inst_2|DT[3].dt_core|signal_delay~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X109_Y60_N10
stratixiv_lcell_comb \dead_time_inst_2|DT[3].dt_core|Add0~21 (
// Equation(s):
// \dead_time_inst_2|DT[3].dt_core|Add0~21_sumout  = SUM(( \dead_time_inst_2|DT[3].dt_core|delay [5] ) + ( GND ) + ( \dead_time_inst_2|DT[3].dt_core|Add0~18  ))
// \dead_time_inst_2|DT[3].dt_core|Add0~22  = CARRY(( \dead_time_inst_2|DT[3].dt_core|delay [5] ) + ( GND ) + ( \dead_time_inst_2|DT[3].dt_core|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_2|DT[3].dt_core|delay [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_2|DT[3].dt_core|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_2|DT[3].dt_core|Add0~21_sumout ),
	.cout(\dead_time_inst_2|DT[3].dt_core|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_2|DT[3].dt_core|Add0~21 .extended_lut = "off";
defparam \dead_time_inst_2|DT[3].dt_core|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_2|DT[3].dt_core|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X109_Y60_N11
dffeas \dead_time_inst_2|DT[3].dt_core|delay[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_2|DT[3].dt_core|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux0~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_2|DT[3].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_2|DT[3].dt_core|delay [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_2|DT[3].dt_core|delay[5] .is_wysiwyg = "true";
defparam \dead_time_inst_2|DT[3].dt_core|delay[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X109_Y60_N12
stratixiv_lcell_comb \dead_time_inst_2|DT[3].dt_core|Add0~25 (
// Equation(s):
// \dead_time_inst_2|DT[3].dt_core|Add0~25_sumout  = SUM(( \dead_time_inst_2|DT[3].dt_core|delay [6] ) + ( GND ) + ( \dead_time_inst_2|DT[3].dt_core|Add0~22  ))
// \dead_time_inst_2|DT[3].dt_core|Add0~26  = CARRY(( \dead_time_inst_2|DT[3].dt_core|delay [6] ) + ( GND ) + ( \dead_time_inst_2|DT[3].dt_core|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_2|DT[3].dt_core|delay [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_2|DT[3].dt_core|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_2|DT[3].dt_core|Add0~25_sumout ),
	.cout(\dead_time_inst_2|DT[3].dt_core|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_2|DT[3].dt_core|Add0~25 .extended_lut = "off";
defparam \dead_time_inst_2|DT[3].dt_core|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_2|DT[3].dt_core|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X109_Y60_N13
dffeas \dead_time_inst_2|DT[3].dt_core|delay[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_2|DT[3].dt_core|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux0~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_2|DT[3].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_2|DT[3].dt_core|delay [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_2|DT[3].dt_core|delay[6] .is_wysiwyg = "true";
defparam \dead_time_inst_2|DT[3].dt_core|delay[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X109_Y60_N14
stratixiv_lcell_comb \dead_time_inst_2|DT[3].dt_core|Add0~29 (
// Equation(s):
// \dead_time_inst_2|DT[3].dt_core|Add0~29_sumout  = SUM(( \dead_time_inst_2|DT[3].dt_core|delay [7] ) + ( GND ) + ( \dead_time_inst_2|DT[3].dt_core|Add0~26  ))
// \dead_time_inst_2|DT[3].dt_core|Add0~30  = CARRY(( \dead_time_inst_2|DT[3].dt_core|delay [7] ) + ( GND ) + ( \dead_time_inst_2|DT[3].dt_core|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_2|DT[3].dt_core|delay [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_2|DT[3].dt_core|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_2|DT[3].dt_core|Add0~29_sumout ),
	.cout(\dead_time_inst_2|DT[3].dt_core|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_2|DT[3].dt_core|Add0~29 .extended_lut = "off";
defparam \dead_time_inst_2|DT[3].dt_core|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_2|DT[3].dt_core|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X109_Y60_N15
dffeas \dead_time_inst_2|DT[3].dt_core|delay[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_2|DT[3].dt_core|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux0~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_2|DT[3].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_2|DT[3].dt_core|delay [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_2|DT[3].dt_core|delay[7] .is_wysiwyg = "true";
defparam \dead_time_inst_2|DT[3].dt_core|delay[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X109_Y60_N16
stratixiv_lcell_comb \dead_time_inst_2|DT[3].dt_core|Add0~33 (
// Equation(s):
// \dead_time_inst_2|DT[3].dt_core|Add0~33_sumout  = SUM(( \dead_time_inst_2|DT[3].dt_core|delay [8] ) + ( GND ) + ( \dead_time_inst_2|DT[3].dt_core|Add0~30  ))
// \dead_time_inst_2|DT[3].dt_core|Add0~34  = CARRY(( \dead_time_inst_2|DT[3].dt_core|delay [8] ) + ( GND ) + ( \dead_time_inst_2|DT[3].dt_core|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_2|DT[3].dt_core|delay [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_2|DT[3].dt_core|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_2|DT[3].dt_core|Add0~33_sumout ),
	.cout(\dead_time_inst_2|DT[3].dt_core|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_2|DT[3].dt_core|Add0~33 .extended_lut = "off";
defparam \dead_time_inst_2|DT[3].dt_core|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_2|DT[3].dt_core|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X109_Y60_N17
dffeas \dead_time_inst_2|DT[3].dt_core|delay[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_2|DT[3].dt_core|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux0~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_2|DT[3].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_2|DT[3].dt_core|delay [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_2|DT[3].dt_core|delay[8] .is_wysiwyg = "true";
defparam \dead_time_inst_2|DT[3].dt_core|delay[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X109_Y60_N18
stratixiv_lcell_comb \dead_time_inst_2|DT[3].dt_core|Add0~37 (
// Equation(s):
// \dead_time_inst_2|DT[3].dt_core|Add0~37_sumout  = SUM(( \dead_time_inst_2|DT[3].dt_core|delay [9] ) + ( GND ) + ( \dead_time_inst_2|DT[3].dt_core|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_2|DT[3].dt_core|delay [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_2|DT[3].dt_core|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_2|DT[3].dt_core|Add0~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_2|DT[3].dt_core|Add0~37 .extended_lut = "off";
defparam \dead_time_inst_2|DT[3].dt_core|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_2|DT[3].dt_core|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X109_Y60_N19
dffeas \dead_time_inst_2|DT[3].dt_core|delay[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_2|DT[3].dt_core|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux0~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_2|DT[3].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_2|DT[3].dt_core|delay [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_2|DT[3].dt_core|delay[9] .is_wysiwyg = "true";
defparam \dead_time_inst_2|DT[3].dt_core|delay[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X109_Y60_N28
stratixiv_lcell_comb \dead_time_inst_2|DT[3].dt_core|signal_delay~1 (
// Equation(s):
// \dead_time_inst_2|DT[3].dt_core|signal_delay~1_combout  = ( !\dead_time_inst_2|DT[3].dt_core|delay [9] & ( !\dead_time_inst_2|DT[3].dt_core|delay [5] & ( (!\dead_time_inst_2|DT[3].dt_core|delay [8] & (!\dead_time_inst_2|DT[3].dt_core|delay [6] & 
// !\dead_time_inst_2|DT[3].dt_core|delay [7])) ) ) )

	.dataa(gnd),
	.datab(!\dead_time_inst_2|DT[3].dt_core|delay [8]),
	.datac(!\dead_time_inst_2|DT[3].dt_core|delay [6]),
	.datad(!\dead_time_inst_2|DT[3].dt_core|delay [7]),
	.datae(!\dead_time_inst_2|DT[3].dt_core|delay [9]),
	.dataf(!\dead_time_inst_2|DT[3].dt_core|delay [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dead_time_inst_2|DT[3].dt_core|signal_delay~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_2|DT[3].dt_core|signal_delay~1 .extended_lut = "off";
defparam \dead_time_inst_2|DT[3].dt_core|signal_delay~1 .lut_mask = 64'hC000000000000000;
defparam \dead_time_inst_2|DT[3].dt_core|signal_delay~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X109_Y60_N36
stratixiv_lcell_comb \dead_time_inst_2|DT[3].dt_core|signal_delay~2 (
// Equation(s):
// \dead_time_inst_2|DT[3].dt_core|signal_delay~2_combout  = ( !\hybrid_control_mixed_inst|counter [0] & ( \hybrid_control_mixed_inst|counter [1] & ( (!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q  & 
// (!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q  & ((!\dead_time_inst_2|DT[3].dt_core|signal_delay~1_combout ) # (\dead_time_inst_2|DT[3].dt_core|signal_delay~0_combout )))) ) ) )

	.dataa(!\dead_time_inst_2|DT[3].dt_core|signal_delay~0_combout ),
	.datab(!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q ),
	.datac(!\dead_time_inst_2|DT[3].dt_core|signal_delay~1_combout ),
	.datad(!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q ),
	.datae(!\hybrid_control_mixed_inst|counter [0]),
	.dataf(!\hybrid_control_mixed_inst|counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dead_time_inst_2|DT[3].dt_core|signal_delay~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_2|DT[3].dt_core|signal_delay~2 .extended_lut = "off";
defparam \dead_time_inst_2|DT[3].dt_core|signal_delay~2 .lut_mask = 64'h00000000C4000000;
defparam \dead_time_inst_2|DT[3].dt_core|signal_delay~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X109_Y60_N39
dffeas \dead_time_inst_2|DT[3].dt_core|signal_delay (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dead_time_inst_2|DT[3].dt_core|signal_delay~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_2|DT[3].dt_core|signal_delay~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_2|DT[3].dt_core|signal_delay .is_wysiwyg = "true";
defparam \dead_time_inst_2|DT[3].dt_core|signal_delay .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y60_N20
stratixiv_lcell_comb \dead_time_inst_1|DT[3].dt_core|Add0~1 (
// Equation(s):
// \dead_time_inst_1|DT[3].dt_core|Add0~1_sumout  = SUM(( \dead_time_inst_1|DT[3].dt_core|delay [0] ) + ( VCC ) + ( !VCC ))
// \dead_time_inst_1|DT[3].dt_core|Add0~2  = CARRY(( \dead_time_inst_1|DT[3].dt_core|delay [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_1|DT[3].dt_core|delay [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_1|DT[3].dt_core|Add0~1_sumout ),
	.cout(\dead_time_inst_1|DT[3].dt_core|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_1|DT[3].dt_core|Add0~1 .extended_lut = "off";
defparam \dead_time_inst_1|DT[3].dt_core|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \dead_time_inst_1|DT[3].dt_core|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y60_N21
dffeas \dead_time_inst_1|DT[3].dt_core|delay[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_1|DT[3].dt_core|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux0~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_1|DT[3].dt_core|signal_delay~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_1|DT[3].dt_core|delay [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_1|DT[3].dt_core|delay[0] .is_wysiwyg = "true";
defparam \dead_time_inst_1|DT[3].dt_core|delay[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y60_N22
stratixiv_lcell_comb \dead_time_inst_1|DT[3].dt_core|Add0~5 (
// Equation(s):
// \dead_time_inst_1|DT[3].dt_core|Add0~5_sumout  = SUM(( \dead_time_inst_1|DT[3].dt_core|delay [1] ) + ( GND ) + ( \dead_time_inst_1|DT[3].dt_core|Add0~2  ))
// \dead_time_inst_1|DT[3].dt_core|Add0~6  = CARRY(( \dead_time_inst_1|DT[3].dt_core|delay [1] ) + ( GND ) + ( \dead_time_inst_1|DT[3].dt_core|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_1|DT[3].dt_core|delay [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_1|DT[3].dt_core|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_1|DT[3].dt_core|Add0~5_sumout ),
	.cout(\dead_time_inst_1|DT[3].dt_core|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_1|DT[3].dt_core|Add0~5 .extended_lut = "off";
defparam \dead_time_inst_1|DT[3].dt_core|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_1|DT[3].dt_core|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y60_N23
dffeas \dead_time_inst_1|DT[3].dt_core|delay[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_1|DT[3].dt_core|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux0~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_1|DT[3].dt_core|signal_delay~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_1|DT[3].dt_core|delay [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_1|DT[3].dt_core|delay[1] .is_wysiwyg = "true";
defparam \dead_time_inst_1|DT[3].dt_core|delay[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y60_N24
stratixiv_lcell_comb \dead_time_inst_1|DT[3].dt_core|Add0~9 (
// Equation(s):
// \dead_time_inst_1|DT[3].dt_core|Add0~9_sumout  = SUM(( \dead_time_inst_1|DT[3].dt_core|delay [2] ) + ( GND ) + ( \dead_time_inst_1|DT[3].dt_core|Add0~6  ))
// \dead_time_inst_1|DT[3].dt_core|Add0~10  = CARRY(( \dead_time_inst_1|DT[3].dt_core|delay [2] ) + ( GND ) + ( \dead_time_inst_1|DT[3].dt_core|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_1|DT[3].dt_core|delay [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_1|DT[3].dt_core|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_1|DT[3].dt_core|Add0~9_sumout ),
	.cout(\dead_time_inst_1|DT[3].dt_core|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_1|DT[3].dt_core|Add0~9 .extended_lut = "off";
defparam \dead_time_inst_1|DT[3].dt_core|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_1|DT[3].dt_core|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y60_N25
dffeas \dead_time_inst_1|DT[3].dt_core|delay[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_1|DT[3].dt_core|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux0~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_1|DT[3].dt_core|signal_delay~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_1|DT[3].dt_core|delay [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_1|DT[3].dt_core|delay[2] .is_wysiwyg = "true";
defparam \dead_time_inst_1|DT[3].dt_core|delay[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y60_N26
stratixiv_lcell_comb \dead_time_inst_1|DT[3].dt_core|Add0~13 (
// Equation(s):
// \dead_time_inst_1|DT[3].dt_core|Add0~13_sumout  = SUM(( \dead_time_inst_1|DT[3].dt_core|delay [3] ) + ( GND ) + ( \dead_time_inst_1|DT[3].dt_core|Add0~10  ))
// \dead_time_inst_1|DT[3].dt_core|Add0~14  = CARRY(( \dead_time_inst_1|DT[3].dt_core|delay [3] ) + ( GND ) + ( \dead_time_inst_1|DT[3].dt_core|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_1|DT[3].dt_core|delay [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_1|DT[3].dt_core|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_1|DT[3].dt_core|Add0~13_sumout ),
	.cout(\dead_time_inst_1|DT[3].dt_core|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_1|DT[3].dt_core|Add0~13 .extended_lut = "off";
defparam \dead_time_inst_1|DT[3].dt_core|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_1|DT[3].dt_core|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y60_N27
dffeas \dead_time_inst_1|DT[3].dt_core|delay[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_1|DT[3].dt_core|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux0~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_1|DT[3].dt_core|signal_delay~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_1|DT[3].dt_core|delay [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_1|DT[3].dt_core|delay[3] .is_wysiwyg = "true";
defparam \dead_time_inst_1|DT[3].dt_core|delay[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y60_N28
stratixiv_lcell_comb \dead_time_inst_1|DT[3].dt_core|Add0~17 (
// Equation(s):
// \dead_time_inst_1|DT[3].dt_core|Add0~17_sumout  = SUM(( \dead_time_inst_1|DT[3].dt_core|delay [4] ) + ( GND ) + ( \dead_time_inst_1|DT[3].dt_core|Add0~14  ))
// \dead_time_inst_1|DT[3].dt_core|Add0~18  = CARRY(( \dead_time_inst_1|DT[3].dt_core|delay [4] ) + ( GND ) + ( \dead_time_inst_1|DT[3].dt_core|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_1|DT[3].dt_core|delay [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_1|DT[3].dt_core|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_1|DT[3].dt_core|Add0~17_sumout ),
	.cout(\dead_time_inst_1|DT[3].dt_core|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_1|DT[3].dt_core|Add0~17 .extended_lut = "off";
defparam \dead_time_inst_1|DT[3].dt_core|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_1|DT[3].dt_core|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y60_N29
dffeas \dead_time_inst_1|DT[3].dt_core|delay[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_1|DT[3].dt_core|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux0~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_1|DT[3].dt_core|signal_delay~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_1|DT[3].dt_core|delay [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_1|DT[3].dt_core|delay[4] .is_wysiwyg = "true";
defparam \dead_time_inst_1|DT[3].dt_core|delay[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y60_N30
stratixiv_lcell_comb \dead_time_inst_1|DT[3].dt_core|Add0~21 (
// Equation(s):
// \dead_time_inst_1|DT[3].dt_core|Add0~21_sumout  = SUM(( \dead_time_inst_1|DT[3].dt_core|delay [5] ) + ( GND ) + ( \dead_time_inst_1|DT[3].dt_core|Add0~18  ))
// \dead_time_inst_1|DT[3].dt_core|Add0~22  = CARRY(( \dead_time_inst_1|DT[3].dt_core|delay [5] ) + ( GND ) + ( \dead_time_inst_1|DT[3].dt_core|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_1|DT[3].dt_core|delay [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_1|DT[3].dt_core|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_1|DT[3].dt_core|Add0~21_sumout ),
	.cout(\dead_time_inst_1|DT[3].dt_core|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_1|DT[3].dt_core|Add0~21 .extended_lut = "off";
defparam \dead_time_inst_1|DT[3].dt_core|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_1|DT[3].dt_core|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y60_N31
dffeas \dead_time_inst_1|DT[3].dt_core|delay[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_1|DT[3].dt_core|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux0~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_1|DT[3].dt_core|signal_delay~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_1|DT[3].dt_core|delay [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_1|DT[3].dt_core|delay[5] .is_wysiwyg = "true";
defparam \dead_time_inst_1|DT[3].dt_core|delay[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y60_N32
stratixiv_lcell_comb \dead_time_inst_1|DT[3].dt_core|Add0~25 (
// Equation(s):
// \dead_time_inst_1|DT[3].dt_core|Add0~25_sumout  = SUM(( \dead_time_inst_1|DT[3].dt_core|delay [6] ) + ( GND ) + ( \dead_time_inst_1|DT[3].dt_core|Add0~22  ))
// \dead_time_inst_1|DT[3].dt_core|Add0~26  = CARRY(( \dead_time_inst_1|DT[3].dt_core|delay [6] ) + ( GND ) + ( \dead_time_inst_1|DT[3].dt_core|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_1|DT[3].dt_core|delay [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_1|DT[3].dt_core|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_1|DT[3].dt_core|Add0~25_sumout ),
	.cout(\dead_time_inst_1|DT[3].dt_core|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_1|DT[3].dt_core|Add0~25 .extended_lut = "off";
defparam \dead_time_inst_1|DT[3].dt_core|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_1|DT[3].dt_core|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y60_N33
dffeas \dead_time_inst_1|DT[3].dt_core|delay[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_1|DT[3].dt_core|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux0~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_1|DT[3].dt_core|signal_delay~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_1|DT[3].dt_core|delay [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_1|DT[3].dt_core|delay[6] .is_wysiwyg = "true";
defparam \dead_time_inst_1|DT[3].dt_core|delay[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y60_N34
stratixiv_lcell_comb \dead_time_inst_1|DT[3].dt_core|Add0~29 (
// Equation(s):
// \dead_time_inst_1|DT[3].dt_core|Add0~29_sumout  = SUM(( \dead_time_inst_1|DT[3].dt_core|delay [7] ) + ( GND ) + ( \dead_time_inst_1|DT[3].dt_core|Add0~26  ))
// \dead_time_inst_1|DT[3].dt_core|Add0~30  = CARRY(( \dead_time_inst_1|DT[3].dt_core|delay [7] ) + ( GND ) + ( \dead_time_inst_1|DT[3].dt_core|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_1|DT[3].dt_core|delay [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_1|DT[3].dt_core|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_1|DT[3].dt_core|Add0~29_sumout ),
	.cout(\dead_time_inst_1|DT[3].dt_core|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_1|DT[3].dt_core|Add0~29 .extended_lut = "off";
defparam \dead_time_inst_1|DT[3].dt_core|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_1|DT[3].dt_core|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y60_N35
dffeas \dead_time_inst_1|DT[3].dt_core|delay[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_1|DT[3].dt_core|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux0~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_1|DT[3].dt_core|signal_delay~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_1|DT[3].dt_core|delay [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_1|DT[3].dt_core|delay[7] .is_wysiwyg = "true";
defparam \dead_time_inst_1|DT[3].dt_core|delay[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y60_N36
stratixiv_lcell_comb \dead_time_inst_1|DT[3].dt_core|Add0~33 (
// Equation(s):
// \dead_time_inst_1|DT[3].dt_core|Add0~33_sumout  = SUM(( \dead_time_inst_1|DT[3].dt_core|delay [8] ) + ( GND ) + ( \dead_time_inst_1|DT[3].dt_core|Add0~30  ))
// \dead_time_inst_1|DT[3].dt_core|Add0~34  = CARRY(( \dead_time_inst_1|DT[3].dt_core|delay [8] ) + ( GND ) + ( \dead_time_inst_1|DT[3].dt_core|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_1|DT[3].dt_core|delay [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_1|DT[3].dt_core|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_1|DT[3].dt_core|Add0~33_sumout ),
	.cout(\dead_time_inst_1|DT[3].dt_core|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_1|DT[3].dt_core|Add0~33 .extended_lut = "off";
defparam \dead_time_inst_1|DT[3].dt_core|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_1|DT[3].dt_core|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y60_N37
dffeas \dead_time_inst_1|DT[3].dt_core|delay[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_1|DT[3].dt_core|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux0~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_1|DT[3].dt_core|signal_delay~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_1|DT[3].dt_core|delay [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_1|DT[3].dt_core|delay[8] .is_wysiwyg = "true";
defparam \dead_time_inst_1|DT[3].dt_core|delay[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y60_N38
stratixiv_lcell_comb \dead_time_inst_1|DT[3].dt_core|Add0~37 (
// Equation(s):
// \dead_time_inst_1|DT[3].dt_core|Add0~37_sumout  = SUM(( \dead_time_inst_1|DT[3].dt_core|delay [9] ) + ( GND ) + ( \dead_time_inst_1|DT[3].dt_core|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_1|DT[3].dt_core|delay [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_1|DT[3].dt_core|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_1|DT[3].dt_core|Add0~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_1|DT[3].dt_core|Add0~37 .extended_lut = "off";
defparam \dead_time_inst_1|DT[3].dt_core|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_1|DT[3].dt_core|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y60_N39
dffeas \dead_time_inst_1|DT[3].dt_core|delay[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_1|DT[3].dt_core|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux0~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_1|DT[3].dt_core|signal_delay~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_1|DT[3].dt_core|delay [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_1|DT[3].dt_core|delay[9] .is_wysiwyg = "true";
defparam \dead_time_inst_1|DT[3].dt_core|delay[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X114_Y60_N0
stratixiv_lcell_comb \dead_time_inst_1|DT[3].dt_core|LessThan0~1 (
// Equation(s):
// \dead_time_inst_1|DT[3].dt_core|LessThan0~1_combout  = ( !\dead_time_inst_1|DT[3].dt_core|delay [8] & ( !\dead_time_inst_1|DT[3].dt_core|delay [4] & ( (!\dead_time_inst_1|DT[3].dt_core|delay [9] & (!\dead_time_inst_1|DT[3].dt_core|delay [7] & 
// (!\dead_time_inst_1|DT[3].dt_core|delay [6] & !\dead_time_inst_1|DT[3].dt_core|delay [5]))) ) ) )

	.dataa(!\dead_time_inst_1|DT[3].dt_core|delay [9]),
	.datab(!\dead_time_inst_1|DT[3].dt_core|delay [7]),
	.datac(!\dead_time_inst_1|DT[3].dt_core|delay [6]),
	.datad(!\dead_time_inst_1|DT[3].dt_core|delay [5]),
	.datae(!\dead_time_inst_1|DT[3].dt_core|delay [8]),
	.dataf(!\dead_time_inst_1|DT[3].dt_core|delay [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dead_time_inst_1|DT[3].dt_core|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_1|DT[3].dt_core|LessThan0~1 .extended_lut = "off";
defparam \dead_time_inst_1|DT[3].dt_core|LessThan0~1 .lut_mask = 64'h8000000000000000;
defparam \dead_time_inst_1|DT[3].dt_core|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y60_N12
stratixiv_lcell_comb \dead_time_inst_1|DT[3].dt_core|LessThan0~0 (
// Equation(s):
// \dead_time_inst_1|DT[3].dt_core|LessThan0~0_combout  = ( \dead_time_inst_1|DT[3].dt_core|delay [1] & ( \dead_time_inst_1|DT[3].dt_core|delay [3] ) ) # ( !\dead_time_inst_1|DT[3].dt_core|delay [1] & ( (\dead_time_inst_1|DT[3].dt_core|delay [3] & 
// \dead_time_inst_1|DT[3].dt_core|delay [2]) ) )

	.dataa(gnd),
	.datab(!\dead_time_inst_1|DT[3].dt_core|delay [3]),
	.datac(!\dead_time_inst_1|DT[3].dt_core|delay [2]),
	.datad(gnd),
	.datae(!\dead_time_inst_1|DT[3].dt_core|delay [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dead_time_inst_1|DT[3].dt_core|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_1|DT[3].dt_core|LessThan0~0 .extended_lut = "off";
defparam \dead_time_inst_1|DT[3].dt_core|LessThan0~0 .lut_mask = 64'h0303333303033333;
defparam \dead_time_inst_1|DT[3].dt_core|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X114_Y60_N16
stratixiv_lcell_comb \dead_time_inst_1|DT[3].dt_core|signal_delay~0 (
// Equation(s):
// \dead_time_inst_1|DT[3].dt_core|signal_delay~0_combout  = ( !\hybrid_control_mixed_inst|counter [0] & ( \hybrid_control_mixed_inst|counter [1] & ( (!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q  & 
// (!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q  & ((!\dead_time_inst_1|DT[3].dt_core|LessThan0~1_combout ) # (\dead_time_inst_1|DT[3].dt_core|LessThan0~0_combout )))) ) ) )

	.dataa(!\dead_time_inst_1|DT[3].dt_core|LessThan0~1_combout ),
	.datab(!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q ),
	.datac(!\dead_time_inst_1|DT[3].dt_core|LessThan0~0_combout ),
	.datad(!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q ),
	.datae(!\hybrid_control_mixed_inst|counter [0]),
	.dataf(!\hybrid_control_mixed_inst|counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dead_time_inst_1|DT[3].dt_core|signal_delay~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_1|DT[3].dt_core|signal_delay~0 .extended_lut = "off";
defparam \dead_time_inst_1|DT[3].dt_core|signal_delay~0 .lut_mask = 64'h000000008C000000;
defparam \dead_time_inst_1|DT[3].dt_core|signal_delay~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X114_Y60_N19
dffeas \dead_time_inst_1|DT[3].dt_core|signal_delay (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dead_time_inst_1|DT[3].dt_core|signal_delay~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_1|DT[3].dt_core|signal_delay~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_1|DT[3].dt_core|signal_delay .is_wysiwyg = "true";
defparam \dead_time_inst_1|DT[3].dt_core|signal_delay .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X107_Y60_N20
stratixiv_lcell_comb \dead_time_inst_6|DT[3].dt_core|Add0~1 (
// Equation(s):
// \dead_time_inst_6|DT[3].dt_core|Add0~1_sumout  = SUM(( \dead_time_inst_6|DT[3].dt_core|delay [0] ) + ( VCC ) + ( !VCC ))
// \dead_time_inst_6|DT[3].dt_core|Add0~2  = CARRY(( \dead_time_inst_6|DT[3].dt_core|delay [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_6|DT[3].dt_core|delay [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_6|DT[3].dt_core|Add0~1_sumout ),
	.cout(\dead_time_inst_6|DT[3].dt_core|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_6|DT[3].dt_core|Add0~1 .extended_lut = "off";
defparam \dead_time_inst_6|DT[3].dt_core|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \dead_time_inst_6|DT[3].dt_core|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X107_Y60_N18
stratixiv_lcell_comb \dead_time_inst_6|DT[3].dt_core|signal_delay~0 (
// Equation(s):
// \dead_time_inst_6|DT[3].dt_core|signal_delay~0_combout  = ( \dead_time_inst_6|DT[3].dt_core|delay [3] & ( \dead_time_inst_6|DT[3].dt_core|delay [4] & ( (\dead_time_inst_6|DT[3].dt_core|delay [2] & \dead_time_inst_6|DT[3].dt_core|delay [5]) ) ) )

	.dataa(!\dead_time_inst_6|DT[3].dt_core|delay [2]),
	.datab(gnd),
	.datac(!\dead_time_inst_6|DT[3].dt_core|delay [5]),
	.datad(gnd),
	.datae(!\dead_time_inst_6|DT[3].dt_core|delay [3]),
	.dataf(!\dead_time_inst_6|DT[3].dt_core|delay [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dead_time_inst_6|DT[3].dt_core|signal_delay~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_6|DT[3].dt_core|signal_delay~0 .extended_lut = "off";
defparam \dead_time_inst_6|DT[3].dt_core|signal_delay~0 .lut_mask = 64'h0000000000000505;
defparam \dead_time_inst_6|DT[3].dt_core|signal_delay~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X107_Y60_N2
stratixiv_lcell_comb \dead_time_inst_6|DT[3].dt_core|signal_delay~2DUPLICATE (
// Equation(s):
// \dead_time_inst_6|DT[3].dt_core|signal_delay~2DUPLICATE_combout  = ( !\hybrid_control_mixed_inst|counter [0] & ( \hybrid_control_mixed_inst|counter [1] & ( (!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q  & 
// (!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q  & ((!\dead_time_inst_6|DT[3].dt_core|signal_delay~1_combout ) # (\dead_time_inst_6|DT[3].dt_core|signal_delay~0_combout )))) ) ) )

	.dataa(!\dead_time_inst_6|DT[3].dt_core|signal_delay~1_combout ),
	.datab(!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q ),
	.datac(!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q ),
	.datad(!\dead_time_inst_6|DT[3].dt_core|signal_delay~0_combout ),
	.datae(!\hybrid_control_mixed_inst|counter [0]),
	.dataf(!\hybrid_control_mixed_inst|counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dead_time_inst_6|DT[3].dt_core|signal_delay~2DUPLICATE_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_6|DT[3].dt_core|signal_delay~2DUPLICATE .extended_lut = "off";
defparam \dead_time_inst_6|DT[3].dt_core|signal_delay~2DUPLICATE .lut_mask = 64'h0000000080C00000;
defparam \dead_time_inst_6|DT[3].dt_core|signal_delay~2DUPLICATE .shared_arith = "off";
// synopsys translate_on

// Location: FF_X107_Y60_N21
dffeas \dead_time_inst_6|DT[3].dt_core|delay[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_6|DT[3].dt_core|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux0~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_6|DT[3].dt_core|signal_delay~2DUPLICATE_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_6|DT[3].dt_core|delay [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_6|DT[3].dt_core|delay[0] .is_wysiwyg = "true";
defparam \dead_time_inst_6|DT[3].dt_core|delay[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X107_Y60_N22
stratixiv_lcell_comb \dead_time_inst_6|DT[3].dt_core|Add0~5 (
// Equation(s):
// \dead_time_inst_6|DT[3].dt_core|Add0~5_sumout  = SUM(( \dead_time_inst_6|DT[3].dt_core|delay [1] ) + ( GND ) + ( \dead_time_inst_6|DT[3].dt_core|Add0~2  ))
// \dead_time_inst_6|DT[3].dt_core|Add0~6  = CARRY(( \dead_time_inst_6|DT[3].dt_core|delay [1] ) + ( GND ) + ( \dead_time_inst_6|DT[3].dt_core|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_6|DT[3].dt_core|delay [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_6|DT[3].dt_core|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_6|DT[3].dt_core|Add0~5_sumout ),
	.cout(\dead_time_inst_6|DT[3].dt_core|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_6|DT[3].dt_core|Add0~5 .extended_lut = "off";
defparam \dead_time_inst_6|DT[3].dt_core|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_6|DT[3].dt_core|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X107_Y60_N23
dffeas \dead_time_inst_6|DT[3].dt_core|delay[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_6|DT[3].dt_core|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux0~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_6|DT[3].dt_core|signal_delay~2DUPLICATE_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_6|DT[3].dt_core|delay [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_6|DT[3].dt_core|delay[1] .is_wysiwyg = "true";
defparam \dead_time_inst_6|DT[3].dt_core|delay[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X107_Y60_N24
stratixiv_lcell_comb \dead_time_inst_6|DT[3].dt_core|Add0~9 (
// Equation(s):
// \dead_time_inst_6|DT[3].dt_core|Add0~9_sumout  = SUM(( \dead_time_inst_6|DT[3].dt_core|delay [2] ) + ( GND ) + ( \dead_time_inst_6|DT[3].dt_core|Add0~6  ))
// \dead_time_inst_6|DT[3].dt_core|Add0~10  = CARRY(( \dead_time_inst_6|DT[3].dt_core|delay [2] ) + ( GND ) + ( \dead_time_inst_6|DT[3].dt_core|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_6|DT[3].dt_core|delay [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_6|DT[3].dt_core|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_6|DT[3].dt_core|Add0~9_sumout ),
	.cout(\dead_time_inst_6|DT[3].dt_core|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_6|DT[3].dt_core|Add0~9 .extended_lut = "off";
defparam \dead_time_inst_6|DT[3].dt_core|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_6|DT[3].dt_core|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X107_Y60_N25
dffeas \dead_time_inst_6|DT[3].dt_core|delay[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_6|DT[3].dt_core|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux0~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_6|DT[3].dt_core|signal_delay~2DUPLICATE_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_6|DT[3].dt_core|delay [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_6|DT[3].dt_core|delay[2] .is_wysiwyg = "true";
defparam \dead_time_inst_6|DT[3].dt_core|delay[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X107_Y60_N26
stratixiv_lcell_comb \dead_time_inst_6|DT[3].dt_core|Add0~13 (
// Equation(s):
// \dead_time_inst_6|DT[3].dt_core|Add0~13_sumout  = SUM(( \dead_time_inst_6|DT[3].dt_core|delay [3] ) + ( GND ) + ( \dead_time_inst_6|DT[3].dt_core|Add0~10  ))
// \dead_time_inst_6|DT[3].dt_core|Add0~14  = CARRY(( \dead_time_inst_6|DT[3].dt_core|delay [3] ) + ( GND ) + ( \dead_time_inst_6|DT[3].dt_core|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_6|DT[3].dt_core|delay [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_6|DT[3].dt_core|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_6|DT[3].dt_core|Add0~13_sumout ),
	.cout(\dead_time_inst_6|DT[3].dt_core|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_6|DT[3].dt_core|Add0~13 .extended_lut = "off";
defparam \dead_time_inst_6|DT[3].dt_core|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_6|DT[3].dt_core|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X107_Y60_N27
dffeas \dead_time_inst_6|DT[3].dt_core|delay[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_6|DT[3].dt_core|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux0~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_6|DT[3].dt_core|signal_delay~2DUPLICATE_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_6|DT[3].dt_core|delay [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_6|DT[3].dt_core|delay[3] .is_wysiwyg = "true";
defparam \dead_time_inst_6|DT[3].dt_core|delay[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X107_Y60_N28
stratixiv_lcell_comb \dead_time_inst_6|DT[3].dt_core|Add0~17 (
// Equation(s):
// \dead_time_inst_6|DT[3].dt_core|Add0~17_sumout  = SUM(( \dead_time_inst_6|DT[3].dt_core|delay [4] ) + ( GND ) + ( \dead_time_inst_6|DT[3].dt_core|Add0~14  ))
// \dead_time_inst_6|DT[3].dt_core|Add0~18  = CARRY(( \dead_time_inst_6|DT[3].dt_core|delay [4] ) + ( GND ) + ( \dead_time_inst_6|DT[3].dt_core|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_6|DT[3].dt_core|delay [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_6|DT[3].dt_core|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_6|DT[3].dt_core|Add0~17_sumout ),
	.cout(\dead_time_inst_6|DT[3].dt_core|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_6|DT[3].dt_core|Add0~17 .extended_lut = "off";
defparam \dead_time_inst_6|DT[3].dt_core|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_6|DT[3].dt_core|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X107_Y60_N29
dffeas \dead_time_inst_6|DT[3].dt_core|delay[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_6|DT[3].dt_core|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux0~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_6|DT[3].dt_core|signal_delay~2DUPLICATE_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_6|DT[3].dt_core|delay [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_6|DT[3].dt_core|delay[4] .is_wysiwyg = "true";
defparam \dead_time_inst_6|DT[3].dt_core|delay[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X107_Y60_N30
stratixiv_lcell_comb \dead_time_inst_6|DT[3].dt_core|Add0~21 (
// Equation(s):
// \dead_time_inst_6|DT[3].dt_core|Add0~21_sumout  = SUM(( \dead_time_inst_6|DT[3].dt_core|delay [5] ) + ( GND ) + ( \dead_time_inst_6|DT[3].dt_core|Add0~18  ))
// \dead_time_inst_6|DT[3].dt_core|Add0~22  = CARRY(( \dead_time_inst_6|DT[3].dt_core|delay [5] ) + ( GND ) + ( \dead_time_inst_6|DT[3].dt_core|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_6|DT[3].dt_core|delay [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_6|DT[3].dt_core|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_6|DT[3].dt_core|Add0~21_sumout ),
	.cout(\dead_time_inst_6|DT[3].dt_core|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_6|DT[3].dt_core|Add0~21 .extended_lut = "off";
defparam \dead_time_inst_6|DT[3].dt_core|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_6|DT[3].dt_core|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X107_Y60_N31
dffeas \dead_time_inst_6|DT[3].dt_core|delay[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_6|DT[3].dt_core|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux0~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_6|DT[3].dt_core|signal_delay~2DUPLICATE_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_6|DT[3].dt_core|delay [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_6|DT[3].dt_core|delay[5] .is_wysiwyg = "true";
defparam \dead_time_inst_6|DT[3].dt_core|delay[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X107_Y60_N32
stratixiv_lcell_comb \dead_time_inst_6|DT[3].dt_core|Add0~25 (
// Equation(s):
// \dead_time_inst_6|DT[3].dt_core|Add0~25_sumout  = SUM(( \dead_time_inst_6|DT[3].dt_core|delay [6] ) + ( GND ) + ( \dead_time_inst_6|DT[3].dt_core|Add0~22  ))
// \dead_time_inst_6|DT[3].dt_core|Add0~26  = CARRY(( \dead_time_inst_6|DT[3].dt_core|delay [6] ) + ( GND ) + ( \dead_time_inst_6|DT[3].dt_core|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_6|DT[3].dt_core|delay [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_6|DT[3].dt_core|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_6|DT[3].dt_core|Add0~25_sumout ),
	.cout(\dead_time_inst_6|DT[3].dt_core|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_6|DT[3].dt_core|Add0~25 .extended_lut = "off";
defparam \dead_time_inst_6|DT[3].dt_core|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_6|DT[3].dt_core|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X107_Y60_N33
dffeas \dead_time_inst_6|DT[3].dt_core|delay[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_6|DT[3].dt_core|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux0~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_6|DT[3].dt_core|signal_delay~2DUPLICATE_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_6|DT[3].dt_core|delay [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_6|DT[3].dt_core|delay[6] .is_wysiwyg = "true";
defparam \dead_time_inst_6|DT[3].dt_core|delay[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X107_Y60_N34
stratixiv_lcell_comb \dead_time_inst_6|DT[3].dt_core|Add0~29 (
// Equation(s):
// \dead_time_inst_6|DT[3].dt_core|Add0~29_sumout  = SUM(( \dead_time_inst_6|DT[3].dt_core|delay [7] ) + ( GND ) + ( \dead_time_inst_6|DT[3].dt_core|Add0~26  ))
// \dead_time_inst_6|DT[3].dt_core|Add0~30  = CARRY(( \dead_time_inst_6|DT[3].dt_core|delay [7] ) + ( GND ) + ( \dead_time_inst_6|DT[3].dt_core|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_6|DT[3].dt_core|delay [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_6|DT[3].dt_core|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_6|DT[3].dt_core|Add0~29_sumout ),
	.cout(\dead_time_inst_6|DT[3].dt_core|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_6|DT[3].dt_core|Add0~29 .extended_lut = "off";
defparam \dead_time_inst_6|DT[3].dt_core|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_6|DT[3].dt_core|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X107_Y60_N35
dffeas \dead_time_inst_6|DT[3].dt_core|delay[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_6|DT[3].dt_core|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux0~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_6|DT[3].dt_core|signal_delay~2DUPLICATE_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_6|DT[3].dt_core|delay [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_6|DT[3].dt_core|delay[7] .is_wysiwyg = "true";
defparam \dead_time_inst_6|DT[3].dt_core|delay[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X107_Y60_N36
stratixiv_lcell_comb \dead_time_inst_6|DT[3].dt_core|Add0~33 (
// Equation(s):
// \dead_time_inst_6|DT[3].dt_core|Add0~33_sumout  = SUM(( \dead_time_inst_6|DT[3].dt_core|delay [8] ) + ( GND ) + ( \dead_time_inst_6|DT[3].dt_core|Add0~30  ))
// \dead_time_inst_6|DT[3].dt_core|Add0~34  = CARRY(( \dead_time_inst_6|DT[3].dt_core|delay [8] ) + ( GND ) + ( \dead_time_inst_6|DT[3].dt_core|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_6|DT[3].dt_core|delay [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_6|DT[3].dt_core|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_6|DT[3].dt_core|Add0~33_sumout ),
	.cout(\dead_time_inst_6|DT[3].dt_core|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_6|DT[3].dt_core|Add0~33 .extended_lut = "off";
defparam \dead_time_inst_6|DT[3].dt_core|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_6|DT[3].dt_core|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X107_Y60_N37
dffeas \dead_time_inst_6|DT[3].dt_core|delay[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_6|DT[3].dt_core|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux0~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_6|DT[3].dt_core|signal_delay~2DUPLICATE_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_6|DT[3].dt_core|delay [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_6|DT[3].dt_core|delay[8] .is_wysiwyg = "true";
defparam \dead_time_inst_6|DT[3].dt_core|delay[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X107_Y60_N38
stratixiv_lcell_comb \dead_time_inst_6|DT[3].dt_core|Add0~37 (
// Equation(s):
// \dead_time_inst_6|DT[3].dt_core|Add0~37_sumout  = SUM(( \dead_time_inst_6|DT[3].dt_core|delay [9] ) + ( GND ) + ( \dead_time_inst_6|DT[3].dt_core|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_6|DT[3].dt_core|delay [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_6|DT[3].dt_core|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_6|DT[3].dt_core|Add0~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_6|DT[3].dt_core|Add0~37 .extended_lut = "off";
defparam \dead_time_inst_6|DT[3].dt_core|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_6|DT[3].dt_core|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X107_Y60_N39
dffeas \dead_time_inst_6|DT[3].dt_core|delay[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_6|DT[3].dt_core|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux0~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_6|DT[3].dt_core|signal_delay~2DUPLICATE_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_6|DT[3].dt_core|delay [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_6|DT[3].dt_core|delay[9] .is_wysiwyg = "true";
defparam \dead_time_inst_6|DT[3].dt_core|delay[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X107_Y60_N4
stratixiv_lcell_comb \dead_time_inst_6|DT[3].dt_core|signal_delay~1 (
// Equation(s):
// \dead_time_inst_6|DT[3].dt_core|signal_delay~1_combout  = ( !\dead_time_inst_6|DT[3].dt_core|delay [7] & ( (!\dead_time_inst_6|DT[3].dt_core|delay [6] & (!\dead_time_inst_6|DT[3].dt_core|delay [8] & !\dead_time_inst_6|DT[3].dt_core|delay [9])) ) )

	.dataa(!\dead_time_inst_6|DT[3].dt_core|delay [6]),
	.datab(!\dead_time_inst_6|DT[3].dt_core|delay [8]),
	.datac(!\dead_time_inst_6|DT[3].dt_core|delay [9]),
	.datad(gnd),
	.datae(!\dead_time_inst_6|DT[3].dt_core|delay [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dead_time_inst_6|DT[3].dt_core|signal_delay~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_6|DT[3].dt_core|signal_delay~1 .extended_lut = "off";
defparam \dead_time_inst_6|DT[3].dt_core|signal_delay~1 .lut_mask = 64'h8080000080800000;
defparam \dead_time_inst_6|DT[3].dt_core|signal_delay~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X107_Y60_N0
stratixiv_lcell_comb \dead_time_inst_6|DT[3].dt_core|signal_delay~2 (
// Equation(s):
// \dead_time_inst_6|DT[3].dt_core|signal_delay~2_combout  = ( !\hybrid_control_mixed_inst|counter [0] & ( \hybrid_control_mixed_inst|counter [1] & ( (!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q  & 
// (!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q  & ((!\dead_time_inst_6|DT[3].dt_core|signal_delay~1_combout ) # (\dead_time_inst_6|DT[3].dt_core|signal_delay~0_combout )))) ) ) )

	.dataa(!\dead_time_inst_6|DT[3].dt_core|signal_delay~1_combout ),
	.datab(!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q ),
	.datac(!\dead_time_inst_6|DT[3].dt_core|signal_delay~0_combout ),
	.datad(!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q ),
	.datae(!\hybrid_control_mixed_inst|counter [0]),
	.dataf(!\hybrid_control_mixed_inst|counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dead_time_inst_6|DT[3].dt_core|signal_delay~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_6|DT[3].dt_core|signal_delay~2 .extended_lut = "off";
defparam \dead_time_inst_6|DT[3].dt_core|signal_delay~2 .lut_mask = 64'h000000008C000000;
defparam \dead_time_inst_6|DT[3].dt_core|signal_delay~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X107_Y60_N13
dffeas \dead_time_inst_6|DT[3].dt_core|signal_delay (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dead_time_inst_6|DT[3].dt_core|signal_delay~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_6|DT[3].dt_core|signal_delay~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_6|DT[3].dt_core|signal_delay .is_wysiwyg = "true";
defparam \dead_time_inst_6|DT[3].dt_core|signal_delay .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y60_N0
stratixiv_lcell_comb \dead_time_inst_4|DT[3].dt_core|Add0~1 (
// Equation(s):
// \dead_time_inst_4|DT[3].dt_core|Add0~1_sumout  = SUM(( \dead_time_inst_4|DT[3].dt_core|delay [0] ) + ( VCC ) + ( !VCC ))
// \dead_time_inst_4|DT[3].dt_core|Add0~2  = CARRY(( \dead_time_inst_4|DT[3].dt_core|delay [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_4|DT[3].dt_core|delay [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_4|DT[3].dt_core|Add0~1_sumout ),
	.cout(\dead_time_inst_4|DT[3].dt_core|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_4|DT[3].dt_core|Add0~1 .extended_lut = "off";
defparam \dead_time_inst_4|DT[3].dt_core|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \dead_time_inst_4|DT[3].dt_core|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y60_N1
dffeas \dead_time_inst_4|DT[3].dt_core|delay[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_4|DT[3].dt_core|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux0~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_4|DT[3].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_4|DT[3].dt_core|delay [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_4|DT[3].dt_core|delay[0] .is_wysiwyg = "true";
defparam \dead_time_inst_4|DT[3].dt_core|delay[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y60_N2
stratixiv_lcell_comb \dead_time_inst_4|DT[3].dt_core|Add0~5 (
// Equation(s):
// \dead_time_inst_4|DT[3].dt_core|Add0~5_sumout  = SUM(( \dead_time_inst_4|DT[3].dt_core|delay [1] ) + ( GND ) + ( \dead_time_inst_4|DT[3].dt_core|Add0~2  ))
// \dead_time_inst_4|DT[3].dt_core|Add0~6  = CARRY(( \dead_time_inst_4|DT[3].dt_core|delay [1] ) + ( GND ) + ( \dead_time_inst_4|DT[3].dt_core|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_4|DT[3].dt_core|delay [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_4|DT[3].dt_core|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_4|DT[3].dt_core|Add0~5_sumout ),
	.cout(\dead_time_inst_4|DT[3].dt_core|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_4|DT[3].dt_core|Add0~5 .extended_lut = "off";
defparam \dead_time_inst_4|DT[3].dt_core|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_4|DT[3].dt_core|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y60_N3
dffeas \dead_time_inst_4|DT[3].dt_core|delay[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_4|DT[3].dt_core|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux0~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_4|DT[3].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_4|DT[3].dt_core|delay [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_4|DT[3].dt_core|delay[1] .is_wysiwyg = "true";
defparam \dead_time_inst_4|DT[3].dt_core|delay[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y60_N4
stratixiv_lcell_comb \dead_time_inst_4|DT[3].dt_core|Add0~9 (
// Equation(s):
// \dead_time_inst_4|DT[3].dt_core|Add0~9_sumout  = SUM(( \dead_time_inst_4|DT[3].dt_core|delay [2] ) + ( GND ) + ( \dead_time_inst_4|DT[3].dt_core|Add0~6  ))
// \dead_time_inst_4|DT[3].dt_core|Add0~10  = CARRY(( \dead_time_inst_4|DT[3].dt_core|delay [2] ) + ( GND ) + ( \dead_time_inst_4|DT[3].dt_core|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_4|DT[3].dt_core|delay [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_4|DT[3].dt_core|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_4|DT[3].dt_core|Add0~9_sumout ),
	.cout(\dead_time_inst_4|DT[3].dt_core|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_4|DT[3].dt_core|Add0~9 .extended_lut = "off";
defparam \dead_time_inst_4|DT[3].dt_core|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_4|DT[3].dt_core|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y60_N5
dffeas \dead_time_inst_4|DT[3].dt_core|delay[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_4|DT[3].dt_core|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux0~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_4|DT[3].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_4|DT[3].dt_core|delay [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_4|DT[3].dt_core|delay[2] .is_wysiwyg = "true";
defparam \dead_time_inst_4|DT[3].dt_core|delay[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y60_N6
stratixiv_lcell_comb \dead_time_inst_4|DT[3].dt_core|Add0~13 (
// Equation(s):
// \dead_time_inst_4|DT[3].dt_core|Add0~13_sumout  = SUM(( \dead_time_inst_4|DT[3].dt_core|delay [3] ) + ( GND ) + ( \dead_time_inst_4|DT[3].dt_core|Add0~10  ))
// \dead_time_inst_4|DT[3].dt_core|Add0~14  = CARRY(( \dead_time_inst_4|DT[3].dt_core|delay [3] ) + ( GND ) + ( \dead_time_inst_4|DT[3].dt_core|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_4|DT[3].dt_core|delay [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_4|DT[3].dt_core|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_4|DT[3].dt_core|Add0~13_sumout ),
	.cout(\dead_time_inst_4|DT[3].dt_core|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_4|DT[3].dt_core|Add0~13 .extended_lut = "off";
defparam \dead_time_inst_4|DT[3].dt_core|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_4|DT[3].dt_core|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y60_N7
dffeas \dead_time_inst_4|DT[3].dt_core|delay[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_4|DT[3].dt_core|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux0~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_4|DT[3].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_4|DT[3].dt_core|delay [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_4|DT[3].dt_core|delay[3] .is_wysiwyg = "true";
defparam \dead_time_inst_4|DT[3].dt_core|delay[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y60_N8
stratixiv_lcell_comb \dead_time_inst_4|DT[3].dt_core|Add0~17 (
// Equation(s):
// \dead_time_inst_4|DT[3].dt_core|Add0~17_sumout  = SUM(( \dead_time_inst_4|DT[3].dt_core|delay [4] ) + ( GND ) + ( \dead_time_inst_4|DT[3].dt_core|Add0~14  ))
// \dead_time_inst_4|DT[3].dt_core|Add0~18  = CARRY(( \dead_time_inst_4|DT[3].dt_core|delay [4] ) + ( GND ) + ( \dead_time_inst_4|DT[3].dt_core|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_4|DT[3].dt_core|delay [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_4|DT[3].dt_core|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_4|DT[3].dt_core|Add0~17_sumout ),
	.cout(\dead_time_inst_4|DT[3].dt_core|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_4|DT[3].dt_core|Add0~17 .extended_lut = "off";
defparam \dead_time_inst_4|DT[3].dt_core|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_4|DT[3].dt_core|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y60_N9
dffeas \dead_time_inst_4|DT[3].dt_core|delay[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_4|DT[3].dt_core|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux0~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_4|DT[3].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_4|DT[3].dt_core|delay [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_4|DT[3].dt_core|delay[4] .is_wysiwyg = "true";
defparam \dead_time_inst_4|DT[3].dt_core|delay[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y60_N10
stratixiv_lcell_comb \dead_time_inst_4|DT[3].dt_core|Add0~21 (
// Equation(s):
// \dead_time_inst_4|DT[3].dt_core|Add0~21_sumout  = SUM(( \dead_time_inst_4|DT[3].dt_core|delay [5] ) + ( GND ) + ( \dead_time_inst_4|DT[3].dt_core|Add0~18  ))
// \dead_time_inst_4|DT[3].dt_core|Add0~22  = CARRY(( \dead_time_inst_4|DT[3].dt_core|delay [5] ) + ( GND ) + ( \dead_time_inst_4|DT[3].dt_core|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_4|DT[3].dt_core|delay [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_4|DT[3].dt_core|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_4|DT[3].dt_core|Add0~21_sumout ),
	.cout(\dead_time_inst_4|DT[3].dt_core|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_4|DT[3].dt_core|Add0~21 .extended_lut = "off";
defparam \dead_time_inst_4|DT[3].dt_core|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_4|DT[3].dt_core|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y60_N11
dffeas \dead_time_inst_4|DT[3].dt_core|delay[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_4|DT[3].dt_core|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux0~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_4|DT[3].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_4|DT[3].dt_core|delay [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_4|DT[3].dt_core|delay[5] .is_wysiwyg = "true";
defparam \dead_time_inst_4|DT[3].dt_core|delay[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y60_N12
stratixiv_lcell_comb \dead_time_inst_4|DT[3].dt_core|Add0~25 (
// Equation(s):
// \dead_time_inst_4|DT[3].dt_core|Add0~25_sumout  = SUM(( \dead_time_inst_4|DT[3].dt_core|delay [6] ) + ( GND ) + ( \dead_time_inst_4|DT[3].dt_core|Add0~22  ))
// \dead_time_inst_4|DT[3].dt_core|Add0~26  = CARRY(( \dead_time_inst_4|DT[3].dt_core|delay [6] ) + ( GND ) + ( \dead_time_inst_4|DT[3].dt_core|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_4|DT[3].dt_core|delay [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_4|DT[3].dt_core|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_4|DT[3].dt_core|Add0~25_sumout ),
	.cout(\dead_time_inst_4|DT[3].dt_core|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_4|DT[3].dt_core|Add0~25 .extended_lut = "off";
defparam \dead_time_inst_4|DT[3].dt_core|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_4|DT[3].dt_core|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y60_N13
dffeas \dead_time_inst_4|DT[3].dt_core|delay[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_4|DT[3].dt_core|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux0~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_4|DT[3].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_4|DT[3].dt_core|delay [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_4|DT[3].dt_core|delay[6] .is_wysiwyg = "true";
defparam \dead_time_inst_4|DT[3].dt_core|delay[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y60_N14
stratixiv_lcell_comb \dead_time_inst_4|DT[3].dt_core|Add0~29 (
// Equation(s):
// \dead_time_inst_4|DT[3].dt_core|Add0~29_sumout  = SUM(( \dead_time_inst_4|DT[3].dt_core|delay [7] ) + ( GND ) + ( \dead_time_inst_4|DT[3].dt_core|Add0~26  ))
// \dead_time_inst_4|DT[3].dt_core|Add0~30  = CARRY(( \dead_time_inst_4|DT[3].dt_core|delay [7] ) + ( GND ) + ( \dead_time_inst_4|DT[3].dt_core|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_4|DT[3].dt_core|delay [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_4|DT[3].dt_core|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_4|DT[3].dt_core|Add0~29_sumout ),
	.cout(\dead_time_inst_4|DT[3].dt_core|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_4|DT[3].dt_core|Add0~29 .extended_lut = "off";
defparam \dead_time_inst_4|DT[3].dt_core|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_4|DT[3].dt_core|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y60_N15
dffeas \dead_time_inst_4|DT[3].dt_core|delay[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_4|DT[3].dt_core|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux0~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_4|DT[3].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_4|DT[3].dt_core|delay [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_4|DT[3].dt_core|delay[7] .is_wysiwyg = "true";
defparam \dead_time_inst_4|DT[3].dt_core|delay[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y60_N16
stratixiv_lcell_comb \dead_time_inst_4|DT[3].dt_core|Add0~33 (
// Equation(s):
// \dead_time_inst_4|DT[3].dt_core|Add0~33_sumout  = SUM(( \dead_time_inst_4|DT[3].dt_core|delay [8] ) + ( GND ) + ( \dead_time_inst_4|DT[3].dt_core|Add0~30  ))
// \dead_time_inst_4|DT[3].dt_core|Add0~34  = CARRY(( \dead_time_inst_4|DT[3].dt_core|delay [8] ) + ( GND ) + ( \dead_time_inst_4|DT[3].dt_core|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_4|DT[3].dt_core|delay [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_4|DT[3].dt_core|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_4|DT[3].dt_core|Add0~33_sumout ),
	.cout(\dead_time_inst_4|DT[3].dt_core|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_4|DT[3].dt_core|Add0~33 .extended_lut = "off";
defparam \dead_time_inst_4|DT[3].dt_core|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_4|DT[3].dt_core|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y60_N17
dffeas \dead_time_inst_4|DT[3].dt_core|delay[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_4|DT[3].dt_core|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux0~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_4|DT[3].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_4|DT[3].dt_core|delay [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_4|DT[3].dt_core|delay[8] .is_wysiwyg = "true";
defparam \dead_time_inst_4|DT[3].dt_core|delay[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y60_N18
stratixiv_lcell_comb \dead_time_inst_4|DT[3].dt_core|Add0~37 (
// Equation(s):
// \dead_time_inst_4|DT[3].dt_core|Add0~37_sumout  = SUM(( \dead_time_inst_4|DT[3].dt_core|delay [9] ) + ( GND ) + ( \dead_time_inst_4|DT[3].dt_core|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_4|DT[3].dt_core|delay [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_4|DT[3].dt_core|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_4|DT[3].dt_core|Add0~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_4|DT[3].dt_core|Add0~37 .extended_lut = "off";
defparam \dead_time_inst_4|DT[3].dt_core|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_4|DT[3].dt_core|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y60_N19
dffeas \dead_time_inst_4|DT[3].dt_core|delay[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_4|DT[3].dt_core|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux0~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_4|DT[3].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_4|DT[3].dt_core|delay [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_4|DT[3].dt_core|delay[9] .is_wysiwyg = "true";
defparam \dead_time_inst_4|DT[3].dt_core|delay[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X115_Y60_N36
stratixiv_lcell_comb \dead_time_inst_4|DT[3].dt_core|signal_delay~1 (
// Equation(s):
// \dead_time_inst_4|DT[3].dt_core|signal_delay~1_combout  = ( !\dead_time_inst_4|DT[3].dt_core|delay [9] & ( !\dead_time_inst_4|DT[3].dt_core|delay [8] & ( (!\dead_time_inst_4|DT[3].dt_core|delay [7] & !\dead_time_inst_4|DT[3].dt_core|delay [6]) ) ) )

	.dataa(gnd),
	.datab(!\dead_time_inst_4|DT[3].dt_core|delay [7]),
	.datac(!\dead_time_inst_4|DT[3].dt_core|delay [6]),
	.datad(gnd),
	.datae(!\dead_time_inst_4|DT[3].dt_core|delay [9]),
	.dataf(!\dead_time_inst_4|DT[3].dt_core|delay [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dead_time_inst_4|DT[3].dt_core|signal_delay~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_4|DT[3].dt_core|signal_delay~1 .extended_lut = "off";
defparam \dead_time_inst_4|DT[3].dt_core|signal_delay~1 .lut_mask = 64'hC0C0000000000000;
defparam \dead_time_inst_4|DT[3].dt_core|signal_delay~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y60_N24
stratixiv_lcell_comb \dead_time_inst_4|DT[3].dt_core|signal_delay~0 (
// Equation(s):
// \dead_time_inst_4|DT[3].dt_core|signal_delay~0_combout  = ( \dead_time_inst_4|DT[3].dt_core|delay [4] & ( \dead_time_inst_4|DT[3].dt_core|delay [5] ) ) # ( !\dead_time_inst_4|DT[3].dt_core|delay [4] & ( \dead_time_inst_4|DT[3].dt_core|delay [5] & ( 
// \dead_time_inst_4|DT[3].dt_core|delay [3] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_4|DT[3].dt_core|delay [3]),
	.datae(!\dead_time_inst_4|DT[3].dt_core|delay [4]),
	.dataf(!\dead_time_inst_4|DT[3].dt_core|delay [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dead_time_inst_4|DT[3].dt_core|signal_delay~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_4|DT[3].dt_core|signal_delay~0 .extended_lut = "off";
defparam \dead_time_inst_4|DT[3].dt_core|signal_delay~0 .lut_mask = 64'h0000000000FFFFFF;
defparam \dead_time_inst_4|DT[3].dt_core|signal_delay~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y60_N30
stratixiv_lcell_comb \dead_time_inst_4|DT[3].dt_core|signal_delay~2 (
// Equation(s):
// \dead_time_inst_4|DT[3].dt_core|signal_delay~2_combout  = ( !\hybrid_control_mixed_inst|counter [0] & ( \hybrid_control_mixed_inst|counter [1] & ( (!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q  & 
// (!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q  & ((!\dead_time_inst_4|DT[3].dt_core|signal_delay~1_combout ) # (\dead_time_inst_4|DT[3].dt_core|signal_delay~0_combout )))) ) ) )

	.dataa(!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q ),
	.datab(!\dead_time_inst_4|DT[3].dt_core|signal_delay~1_combout ),
	.datac(!\dead_time_inst_4|DT[3].dt_core|signal_delay~0_combout ),
	.datad(!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q ),
	.datae(!\hybrid_control_mixed_inst|counter [0]),
	.dataf(!\hybrid_control_mixed_inst|counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dead_time_inst_4|DT[3].dt_core|signal_delay~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_4|DT[3].dt_core|signal_delay~2 .extended_lut = "off";
defparam \dead_time_inst_4|DT[3].dt_core|signal_delay~2 .lut_mask = 64'h000000008A000000;
defparam \dead_time_inst_4|DT[3].dt_core|signal_delay~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X115_Y60_N29
dffeas \dead_time_inst_4|DT[3].dt_core|signal_delay (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dead_time_inst_4|DT[3].dt_core|signal_delay~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_4|DT[3].dt_core|signal_delay~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_4|DT[3].dt_core|signal_delay .is_wysiwyg = "true";
defparam \dead_time_inst_4|DT[3].dt_core|signal_delay .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X107_Y60_N12
stratixiv_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = ( \dead_time_inst_6|DT[3].dt_core|signal_delay~q  & ( \dead_time_inst_4|DT[3].dt_core|signal_delay~q  & ( ((!\DSW[3]~input_o  & ((\dead_time_inst_1|DT[3].dt_core|signal_delay~q ))) # (\DSW[3]~input_o  & 
// (\dead_time_inst_2|DT[3].dt_core|signal_delay~q ))) # (\DSW[2]~input_o ) ) ) ) # ( !\dead_time_inst_6|DT[3].dt_core|signal_delay~q  & ( \dead_time_inst_4|DT[3].dt_core|signal_delay~q  & ( (!\DSW[3]~input_o  & (((\DSW[2]~input_o ) # 
// (\dead_time_inst_1|DT[3].dt_core|signal_delay~q )))) # (\DSW[3]~input_o  & (\dead_time_inst_2|DT[3].dt_core|signal_delay~q  & ((!\DSW[2]~input_o )))) ) ) ) # ( \dead_time_inst_6|DT[3].dt_core|signal_delay~q  & ( 
// !\dead_time_inst_4|DT[3].dt_core|signal_delay~q  & ( (!\DSW[3]~input_o  & (((\dead_time_inst_1|DT[3].dt_core|signal_delay~q  & !\DSW[2]~input_o )))) # (\DSW[3]~input_o  & (((\DSW[2]~input_o )) # (\dead_time_inst_2|DT[3].dt_core|signal_delay~q ))) ) ) ) # 
// ( !\dead_time_inst_6|DT[3].dt_core|signal_delay~q  & ( !\dead_time_inst_4|DT[3].dt_core|signal_delay~q  & ( (!\DSW[2]~input_o  & ((!\DSW[3]~input_o  & ((\dead_time_inst_1|DT[3].dt_core|signal_delay~q ))) # (\DSW[3]~input_o  & 
// (\dead_time_inst_2|DT[3].dt_core|signal_delay~q )))) ) ) )

	.dataa(!\dead_time_inst_2|DT[3].dt_core|signal_delay~q ),
	.datab(!\DSW[3]~input_o ),
	.datac(!\dead_time_inst_1|DT[3].dt_core|signal_delay~q ),
	.datad(!\DSW[2]~input_o ),
	.datae(!\dead_time_inst_6|DT[3].dt_core|signal_delay~q ),
	.dataf(!\dead_time_inst_4|DT[3].dt_core|signal_delay~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~0 .extended_lut = "off";
defparam \Mux4~0 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y61_N0
stratixiv_lcell_comb \dead_time_inst_4|DT[1].dt_core|Add0~1 (
// Equation(s):
// \dead_time_inst_4|DT[1].dt_core|Add0~1_sumout  = SUM(( \dead_time_inst_4|DT[1].dt_core|delay [0] ) + ( VCC ) + ( !VCC ))
// \dead_time_inst_4|DT[1].dt_core|Add0~2  = CARRY(( \dead_time_inst_4|DT[1].dt_core|delay [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_4|DT[1].dt_core|delay [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_4|DT[1].dt_core|Add0~1_sumout ),
	.cout(\dead_time_inst_4|DT[1].dt_core|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_4|DT[1].dt_core|Add0~1 .extended_lut = "off";
defparam \dead_time_inst_4|DT[1].dt_core|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \dead_time_inst_4|DT[1].dt_core|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y60_N26
stratixiv_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = ( \hybrid_control_mixed_inst|counter [0] & ( \hybrid_control_mixed_inst|counter [1] & ( (\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q ) # (\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q ) ) ) ) # ( 
// !\hybrid_control_mixed_inst|counter [0] & ( \hybrid_control_mixed_inst|counter [1] ) ) # ( \hybrid_control_mixed_inst|counter [0] & ( !\hybrid_control_mixed_inst|counter [1] & ( (\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q ) # 
// (\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q ) ) ) ) # ( !\hybrid_control_mixed_inst|counter [0] & ( !\hybrid_control_mixed_inst|counter [1] & ( (\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q ) # 
// (\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q ) ) ) )

	.dataa(!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q ),
	.datab(gnd),
	.datac(!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q ),
	.datad(gnd),
	.datae(!\hybrid_control_mixed_inst|counter [0]),
	.dataf(!\hybrid_control_mixed_inst|counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~0 .extended_lut = "off";
defparam \Mux2~0 .lut_mask = 64'h5F5F5F5FFFFF5F5F;
defparam \Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y61_N1
dffeas \dead_time_inst_4|DT[1].dt_core|delay[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_4|DT[1].dt_core|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux2~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_4|DT[1].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_4|DT[1].dt_core|delay [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_4|DT[1].dt_core|delay[0] .is_wysiwyg = "true";
defparam \dead_time_inst_4|DT[1].dt_core|delay[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y61_N2
stratixiv_lcell_comb \dead_time_inst_4|DT[1].dt_core|Add0~5 (
// Equation(s):
// \dead_time_inst_4|DT[1].dt_core|Add0~5_sumout  = SUM(( \dead_time_inst_4|DT[1].dt_core|delay [1] ) + ( GND ) + ( \dead_time_inst_4|DT[1].dt_core|Add0~2  ))
// \dead_time_inst_4|DT[1].dt_core|Add0~6  = CARRY(( \dead_time_inst_4|DT[1].dt_core|delay [1] ) + ( GND ) + ( \dead_time_inst_4|DT[1].dt_core|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_4|DT[1].dt_core|delay [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_4|DT[1].dt_core|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_4|DT[1].dt_core|Add0~5_sumout ),
	.cout(\dead_time_inst_4|DT[1].dt_core|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_4|DT[1].dt_core|Add0~5 .extended_lut = "off";
defparam \dead_time_inst_4|DT[1].dt_core|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_4|DT[1].dt_core|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y61_N3
dffeas \dead_time_inst_4|DT[1].dt_core|delay[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_4|DT[1].dt_core|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux2~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_4|DT[1].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_4|DT[1].dt_core|delay [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_4|DT[1].dt_core|delay[1] .is_wysiwyg = "true";
defparam \dead_time_inst_4|DT[1].dt_core|delay[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y61_N4
stratixiv_lcell_comb \dead_time_inst_4|DT[1].dt_core|Add0~9 (
// Equation(s):
// \dead_time_inst_4|DT[1].dt_core|Add0~9_sumout  = SUM(( \dead_time_inst_4|DT[1].dt_core|delay [2] ) + ( GND ) + ( \dead_time_inst_4|DT[1].dt_core|Add0~6  ))
// \dead_time_inst_4|DT[1].dt_core|Add0~10  = CARRY(( \dead_time_inst_4|DT[1].dt_core|delay [2] ) + ( GND ) + ( \dead_time_inst_4|DT[1].dt_core|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_4|DT[1].dt_core|delay [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_4|DT[1].dt_core|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_4|DT[1].dt_core|Add0~9_sumout ),
	.cout(\dead_time_inst_4|DT[1].dt_core|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_4|DT[1].dt_core|Add0~9 .extended_lut = "off";
defparam \dead_time_inst_4|DT[1].dt_core|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_4|DT[1].dt_core|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y61_N5
dffeas \dead_time_inst_4|DT[1].dt_core|delay[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_4|DT[1].dt_core|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux2~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_4|DT[1].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_4|DT[1].dt_core|delay [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_4|DT[1].dt_core|delay[2] .is_wysiwyg = "true";
defparam \dead_time_inst_4|DT[1].dt_core|delay[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y61_N6
stratixiv_lcell_comb \dead_time_inst_4|DT[1].dt_core|Add0~13 (
// Equation(s):
// \dead_time_inst_4|DT[1].dt_core|Add0~13_sumout  = SUM(( \dead_time_inst_4|DT[1].dt_core|delay [3] ) + ( GND ) + ( \dead_time_inst_4|DT[1].dt_core|Add0~10  ))
// \dead_time_inst_4|DT[1].dt_core|Add0~14  = CARRY(( \dead_time_inst_4|DT[1].dt_core|delay [3] ) + ( GND ) + ( \dead_time_inst_4|DT[1].dt_core|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_4|DT[1].dt_core|delay [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_4|DT[1].dt_core|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_4|DT[1].dt_core|Add0~13_sumout ),
	.cout(\dead_time_inst_4|DT[1].dt_core|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_4|DT[1].dt_core|Add0~13 .extended_lut = "off";
defparam \dead_time_inst_4|DT[1].dt_core|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_4|DT[1].dt_core|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y61_N7
dffeas \dead_time_inst_4|DT[1].dt_core|delay[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_4|DT[1].dt_core|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux2~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_4|DT[1].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_4|DT[1].dt_core|delay [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_4|DT[1].dt_core|delay[3] .is_wysiwyg = "true";
defparam \dead_time_inst_4|DT[1].dt_core|delay[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y61_N8
stratixiv_lcell_comb \dead_time_inst_4|DT[1].dt_core|Add0~17 (
// Equation(s):
// \dead_time_inst_4|DT[1].dt_core|Add0~17_sumout  = SUM(( \dead_time_inst_4|DT[1].dt_core|delay [4] ) + ( GND ) + ( \dead_time_inst_4|DT[1].dt_core|Add0~14  ))
// \dead_time_inst_4|DT[1].dt_core|Add0~18  = CARRY(( \dead_time_inst_4|DT[1].dt_core|delay [4] ) + ( GND ) + ( \dead_time_inst_4|DT[1].dt_core|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_4|DT[1].dt_core|delay [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_4|DT[1].dt_core|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_4|DT[1].dt_core|Add0~17_sumout ),
	.cout(\dead_time_inst_4|DT[1].dt_core|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_4|DT[1].dt_core|Add0~17 .extended_lut = "off";
defparam \dead_time_inst_4|DT[1].dt_core|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_4|DT[1].dt_core|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y61_N9
dffeas \dead_time_inst_4|DT[1].dt_core|delay[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_4|DT[1].dt_core|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux2~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_4|DT[1].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_4|DT[1].dt_core|delay [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_4|DT[1].dt_core|delay[4] .is_wysiwyg = "true";
defparam \dead_time_inst_4|DT[1].dt_core|delay[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y61_N10
stratixiv_lcell_comb \dead_time_inst_4|DT[1].dt_core|Add0~21 (
// Equation(s):
// \dead_time_inst_4|DT[1].dt_core|Add0~21_sumout  = SUM(( \dead_time_inst_4|DT[1].dt_core|delay [5] ) + ( GND ) + ( \dead_time_inst_4|DT[1].dt_core|Add0~18  ))
// \dead_time_inst_4|DT[1].dt_core|Add0~22  = CARRY(( \dead_time_inst_4|DT[1].dt_core|delay [5] ) + ( GND ) + ( \dead_time_inst_4|DT[1].dt_core|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_4|DT[1].dt_core|delay [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_4|DT[1].dt_core|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_4|DT[1].dt_core|Add0~21_sumout ),
	.cout(\dead_time_inst_4|DT[1].dt_core|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_4|DT[1].dt_core|Add0~21 .extended_lut = "off";
defparam \dead_time_inst_4|DT[1].dt_core|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_4|DT[1].dt_core|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y61_N11
dffeas \dead_time_inst_4|DT[1].dt_core|delay[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_4|DT[1].dt_core|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux2~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_4|DT[1].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_4|DT[1].dt_core|delay [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_4|DT[1].dt_core|delay[5] .is_wysiwyg = "true";
defparam \dead_time_inst_4|DT[1].dt_core|delay[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y61_N26
stratixiv_lcell_comb \dead_time_inst_4|DT[1].dt_core|signal_delay~0 (
// Equation(s):
// \dead_time_inst_4|DT[1].dt_core|signal_delay~0_combout  = ( \dead_time_inst_4|DT[1].dt_core|delay [4] & ( \dead_time_inst_4|DT[1].dt_core|delay [5] ) ) # ( !\dead_time_inst_4|DT[1].dt_core|delay [4] & ( \dead_time_inst_4|DT[1].dt_core|delay [5] & ( 
// \dead_time_inst_4|DT[1].dt_core|delay [3] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dead_time_inst_4|DT[1].dt_core|delay [3]),
	.datad(gnd),
	.datae(!\dead_time_inst_4|DT[1].dt_core|delay [4]),
	.dataf(!\dead_time_inst_4|DT[1].dt_core|delay [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dead_time_inst_4|DT[1].dt_core|signal_delay~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_4|DT[1].dt_core|signal_delay~0 .extended_lut = "off";
defparam \dead_time_inst_4|DT[1].dt_core|signal_delay~0 .lut_mask = 64'h000000000F0FFFFF;
defparam \dead_time_inst_4|DT[1].dt_core|signal_delay~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y61_N12
stratixiv_lcell_comb \dead_time_inst_4|DT[1].dt_core|Add0~25 (
// Equation(s):
// \dead_time_inst_4|DT[1].dt_core|Add0~25_sumout  = SUM(( \dead_time_inst_4|DT[1].dt_core|delay [6] ) + ( GND ) + ( \dead_time_inst_4|DT[1].dt_core|Add0~22  ))
// \dead_time_inst_4|DT[1].dt_core|Add0~26  = CARRY(( \dead_time_inst_4|DT[1].dt_core|delay [6] ) + ( GND ) + ( \dead_time_inst_4|DT[1].dt_core|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_4|DT[1].dt_core|delay [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_4|DT[1].dt_core|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_4|DT[1].dt_core|Add0~25_sumout ),
	.cout(\dead_time_inst_4|DT[1].dt_core|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_4|DT[1].dt_core|Add0~25 .extended_lut = "off";
defparam \dead_time_inst_4|DT[1].dt_core|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_4|DT[1].dt_core|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y61_N13
dffeas \dead_time_inst_4|DT[1].dt_core|delay[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_4|DT[1].dt_core|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux2~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_4|DT[1].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_4|DT[1].dt_core|delay [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_4|DT[1].dt_core|delay[6] .is_wysiwyg = "true";
defparam \dead_time_inst_4|DT[1].dt_core|delay[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y61_N14
stratixiv_lcell_comb \dead_time_inst_4|DT[1].dt_core|Add0~29 (
// Equation(s):
// \dead_time_inst_4|DT[1].dt_core|Add0~29_sumout  = SUM(( \dead_time_inst_4|DT[1].dt_core|delay [7] ) + ( GND ) + ( \dead_time_inst_4|DT[1].dt_core|Add0~26  ))
// \dead_time_inst_4|DT[1].dt_core|Add0~30  = CARRY(( \dead_time_inst_4|DT[1].dt_core|delay [7] ) + ( GND ) + ( \dead_time_inst_4|DT[1].dt_core|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_4|DT[1].dt_core|delay [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_4|DT[1].dt_core|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_4|DT[1].dt_core|Add0~29_sumout ),
	.cout(\dead_time_inst_4|DT[1].dt_core|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_4|DT[1].dt_core|Add0~29 .extended_lut = "off";
defparam \dead_time_inst_4|DT[1].dt_core|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_4|DT[1].dt_core|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y61_N15
dffeas \dead_time_inst_4|DT[1].dt_core|delay[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_4|DT[1].dt_core|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux2~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_4|DT[1].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_4|DT[1].dt_core|delay [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_4|DT[1].dt_core|delay[7] .is_wysiwyg = "true";
defparam \dead_time_inst_4|DT[1].dt_core|delay[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y61_N16
stratixiv_lcell_comb \dead_time_inst_4|DT[1].dt_core|Add0~33 (
// Equation(s):
// \dead_time_inst_4|DT[1].dt_core|Add0~33_sumout  = SUM(( \dead_time_inst_4|DT[1].dt_core|delay [8] ) + ( GND ) + ( \dead_time_inst_4|DT[1].dt_core|Add0~30  ))
// \dead_time_inst_4|DT[1].dt_core|Add0~34  = CARRY(( \dead_time_inst_4|DT[1].dt_core|delay [8] ) + ( GND ) + ( \dead_time_inst_4|DT[1].dt_core|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_4|DT[1].dt_core|delay [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_4|DT[1].dt_core|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_4|DT[1].dt_core|Add0~33_sumout ),
	.cout(\dead_time_inst_4|DT[1].dt_core|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_4|DT[1].dt_core|Add0~33 .extended_lut = "off";
defparam \dead_time_inst_4|DT[1].dt_core|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_4|DT[1].dt_core|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y61_N17
dffeas \dead_time_inst_4|DT[1].dt_core|delay[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_4|DT[1].dt_core|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux2~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_4|DT[1].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_4|DT[1].dt_core|delay [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_4|DT[1].dt_core|delay[8] .is_wysiwyg = "true";
defparam \dead_time_inst_4|DT[1].dt_core|delay[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y61_N18
stratixiv_lcell_comb \dead_time_inst_4|DT[1].dt_core|Add0~37 (
// Equation(s):
// \dead_time_inst_4|DT[1].dt_core|Add0~37_sumout  = SUM(( \dead_time_inst_4|DT[1].dt_core|delay [9] ) + ( GND ) + ( \dead_time_inst_4|DT[1].dt_core|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_4|DT[1].dt_core|delay [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_4|DT[1].dt_core|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_4|DT[1].dt_core|Add0~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_4|DT[1].dt_core|Add0~37 .extended_lut = "off";
defparam \dead_time_inst_4|DT[1].dt_core|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_4|DT[1].dt_core|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y61_N19
dffeas \dead_time_inst_4|DT[1].dt_core|delay[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_4|DT[1].dt_core|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux2~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_4|DT[1].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_4|DT[1].dt_core|delay [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_4|DT[1].dt_core|delay[9] .is_wysiwyg = "true";
defparam \dead_time_inst_4|DT[1].dt_core|delay[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y61_N38
stratixiv_lcell_comb \dead_time_inst_4|DT[1].dt_core|signal_delay~1 (
// Equation(s):
// \dead_time_inst_4|DT[1].dt_core|signal_delay~1_combout  = ( !\dead_time_inst_4|DT[1].dt_core|delay [6] & ( !\dead_time_inst_4|DT[1].dt_core|delay [8] & ( (!\dead_time_inst_4|DT[1].dt_core|delay [7] & !\dead_time_inst_4|DT[1].dt_core|delay [9]) ) ) )

	.dataa(gnd),
	.datab(!\dead_time_inst_4|DT[1].dt_core|delay [7]),
	.datac(gnd),
	.datad(!\dead_time_inst_4|DT[1].dt_core|delay [9]),
	.datae(!\dead_time_inst_4|DT[1].dt_core|delay [6]),
	.dataf(!\dead_time_inst_4|DT[1].dt_core|delay [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dead_time_inst_4|DT[1].dt_core|signal_delay~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_4|DT[1].dt_core|signal_delay~1 .extended_lut = "off";
defparam \dead_time_inst_4|DT[1].dt_core|signal_delay~1 .lut_mask = 64'hCC00000000000000;
defparam \dead_time_inst_4|DT[1].dt_core|signal_delay~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y61_N28
stratixiv_lcell_comb \dead_time_inst_4|DT[1].dt_core|signal_delay~2 (
// Equation(s):
// \dead_time_inst_4|DT[1].dt_core|signal_delay~2_combout  = ( \hybrid_control_mixed_inst|counter [0] & ( \hybrid_control_mixed_inst|counter [1] & ( (!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q  & 
// (!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q  & ((!\dead_time_inst_4|DT[1].dt_core|signal_delay~1_combout ) # (\dead_time_inst_4|DT[1].dt_core|signal_delay~0_combout )))) ) ) ) # ( \hybrid_control_mixed_inst|counter [0] & ( 
// !\hybrid_control_mixed_inst|counter [1] & ( (!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q  & (!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q  & ((!\dead_time_inst_4|DT[1].dt_core|signal_delay~1_combout ) # 
// (\dead_time_inst_4|DT[1].dt_core|signal_delay~0_combout )))) ) ) ) # ( !\hybrid_control_mixed_inst|counter [0] & ( !\hybrid_control_mixed_inst|counter [1] & ( (!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q  & 
// (!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q  & ((!\dead_time_inst_4|DT[1].dt_core|signal_delay~1_combout ) # (\dead_time_inst_4|DT[1].dt_core|signal_delay~0_combout )))) ) ) )

	.dataa(!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q ),
	.datab(!\dead_time_inst_4|DT[1].dt_core|signal_delay~0_combout ),
	.datac(!\dead_time_inst_4|DT[1].dt_core|signal_delay~1_combout ),
	.datad(!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q ),
	.datae(!\hybrid_control_mixed_inst|counter [0]),
	.dataf(!\hybrid_control_mixed_inst|counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dead_time_inst_4|DT[1].dt_core|signal_delay~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_4|DT[1].dt_core|signal_delay~2 .extended_lut = "off";
defparam \dead_time_inst_4|DT[1].dt_core|signal_delay~2 .lut_mask = 64'hA200A2000000A200;
defparam \dead_time_inst_4|DT[1].dt_core|signal_delay~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y61_N31
dffeas \dead_time_inst_4|DT[1].dt_core|signal_delay (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dead_time_inst_4|DT[1].dt_core|signal_delay~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_4|DT[1].dt_core|signal_delay~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_4|DT[1].dt_core|signal_delay .is_wysiwyg = "true";
defparam \dead_time_inst_4|DT[1].dt_core|signal_delay .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y58_N0
stratixiv_lcell_comb \dead_time_inst_1|DT[1].dt_core|Add0~1 (
// Equation(s):
// \dead_time_inst_1|DT[1].dt_core|Add0~1_sumout  = SUM(( \dead_time_inst_1|DT[1].dt_core|delay [0] ) + ( VCC ) + ( !VCC ))
// \dead_time_inst_1|DT[1].dt_core|Add0~2  = CARRY(( \dead_time_inst_1|DT[1].dt_core|delay [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_1|DT[1].dt_core|delay [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_1|DT[1].dt_core|Add0~1_sumout ),
	.cout(\dead_time_inst_1|DT[1].dt_core|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_1|DT[1].dt_core|Add0~1 .extended_lut = "off";
defparam \dead_time_inst_1|DT[1].dt_core|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \dead_time_inst_1|DT[1].dt_core|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y58_N1
dffeas \dead_time_inst_1|DT[1].dt_core|delay[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_1|DT[1].dt_core|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux2~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_1|DT[1].dt_core|signal_delay~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_1|DT[1].dt_core|delay [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_1|DT[1].dt_core|delay[0] .is_wysiwyg = "true";
defparam \dead_time_inst_1|DT[1].dt_core|delay[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y58_N2
stratixiv_lcell_comb \dead_time_inst_1|DT[1].dt_core|Add0~5 (
// Equation(s):
// \dead_time_inst_1|DT[1].dt_core|Add0~5_sumout  = SUM(( \dead_time_inst_1|DT[1].dt_core|delay [1] ) + ( GND ) + ( \dead_time_inst_1|DT[1].dt_core|Add0~2  ))
// \dead_time_inst_1|DT[1].dt_core|Add0~6  = CARRY(( \dead_time_inst_1|DT[1].dt_core|delay [1] ) + ( GND ) + ( \dead_time_inst_1|DT[1].dt_core|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_1|DT[1].dt_core|delay [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_1|DT[1].dt_core|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_1|DT[1].dt_core|Add0~5_sumout ),
	.cout(\dead_time_inst_1|DT[1].dt_core|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_1|DT[1].dt_core|Add0~5 .extended_lut = "off";
defparam \dead_time_inst_1|DT[1].dt_core|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_1|DT[1].dt_core|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y58_N3
dffeas \dead_time_inst_1|DT[1].dt_core|delay[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_1|DT[1].dt_core|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux2~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_1|DT[1].dt_core|signal_delay~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_1|DT[1].dt_core|delay [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_1|DT[1].dt_core|delay[1] .is_wysiwyg = "true";
defparam \dead_time_inst_1|DT[1].dt_core|delay[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y58_N4
stratixiv_lcell_comb \dead_time_inst_1|DT[1].dt_core|Add0~9 (
// Equation(s):
// \dead_time_inst_1|DT[1].dt_core|Add0~9_sumout  = SUM(( \dead_time_inst_1|DT[1].dt_core|delay [2] ) + ( GND ) + ( \dead_time_inst_1|DT[1].dt_core|Add0~6  ))
// \dead_time_inst_1|DT[1].dt_core|Add0~10  = CARRY(( \dead_time_inst_1|DT[1].dt_core|delay [2] ) + ( GND ) + ( \dead_time_inst_1|DT[1].dt_core|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_1|DT[1].dt_core|delay [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_1|DT[1].dt_core|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_1|DT[1].dt_core|Add0~9_sumout ),
	.cout(\dead_time_inst_1|DT[1].dt_core|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_1|DT[1].dt_core|Add0~9 .extended_lut = "off";
defparam \dead_time_inst_1|DT[1].dt_core|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_1|DT[1].dt_core|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y58_N5
dffeas \dead_time_inst_1|DT[1].dt_core|delay[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_1|DT[1].dt_core|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux2~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_1|DT[1].dt_core|signal_delay~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_1|DT[1].dt_core|delay [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_1|DT[1].dt_core|delay[2] .is_wysiwyg = "true";
defparam \dead_time_inst_1|DT[1].dt_core|delay[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y58_N6
stratixiv_lcell_comb \dead_time_inst_1|DT[1].dt_core|Add0~13 (
// Equation(s):
// \dead_time_inst_1|DT[1].dt_core|Add0~13_sumout  = SUM(( \dead_time_inst_1|DT[1].dt_core|delay [3] ) + ( GND ) + ( \dead_time_inst_1|DT[1].dt_core|Add0~10  ))
// \dead_time_inst_1|DT[1].dt_core|Add0~14  = CARRY(( \dead_time_inst_1|DT[1].dt_core|delay [3] ) + ( GND ) + ( \dead_time_inst_1|DT[1].dt_core|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_1|DT[1].dt_core|delay [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_1|DT[1].dt_core|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_1|DT[1].dt_core|Add0~13_sumout ),
	.cout(\dead_time_inst_1|DT[1].dt_core|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_1|DT[1].dt_core|Add0~13 .extended_lut = "off";
defparam \dead_time_inst_1|DT[1].dt_core|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_1|DT[1].dt_core|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y58_N7
dffeas \dead_time_inst_1|DT[1].dt_core|delay[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_1|DT[1].dt_core|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux2~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_1|DT[1].dt_core|signal_delay~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_1|DT[1].dt_core|delay [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_1|DT[1].dt_core|delay[3] .is_wysiwyg = "true";
defparam \dead_time_inst_1|DT[1].dt_core|delay[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y58_N32
stratixiv_lcell_comb \dead_time_inst_1|DT[1].dt_core|LessThan0~0 (
// Equation(s):
// \dead_time_inst_1|DT[1].dt_core|LessThan0~0_combout  = ( \dead_time_inst_1|DT[1].dt_core|delay [2] & ( \dead_time_inst_1|DT[1].dt_core|delay [3] ) ) # ( !\dead_time_inst_1|DT[1].dt_core|delay [2] & ( \dead_time_inst_1|DT[1].dt_core|delay [3] & ( 
// \dead_time_inst_1|DT[1].dt_core|delay [1] ) ) )

	.dataa(gnd),
	.datab(!\dead_time_inst_1|DT[1].dt_core|delay [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dead_time_inst_1|DT[1].dt_core|delay [2]),
	.dataf(!\dead_time_inst_1|DT[1].dt_core|delay [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dead_time_inst_1|DT[1].dt_core|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_1|DT[1].dt_core|LessThan0~0 .extended_lut = "off";
defparam \dead_time_inst_1|DT[1].dt_core|LessThan0~0 .lut_mask = 64'h000000003333FFFF;
defparam \dead_time_inst_1|DT[1].dt_core|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y58_N8
stratixiv_lcell_comb \dead_time_inst_1|DT[1].dt_core|Add0~17 (
// Equation(s):
// \dead_time_inst_1|DT[1].dt_core|Add0~17_sumout  = SUM(( \dead_time_inst_1|DT[1].dt_core|delay [4] ) + ( GND ) + ( \dead_time_inst_1|DT[1].dt_core|Add0~14  ))
// \dead_time_inst_1|DT[1].dt_core|Add0~18  = CARRY(( \dead_time_inst_1|DT[1].dt_core|delay [4] ) + ( GND ) + ( \dead_time_inst_1|DT[1].dt_core|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_1|DT[1].dt_core|delay [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_1|DT[1].dt_core|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_1|DT[1].dt_core|Add0~17_sumout ),
	.cout(\dead_time_inst_1|DT[1].dt_core|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_1|DT[1].dt_core|Add0~17 .extended_lut = "off";
defparam \dead_time_inst_1|DT[1].dt_core|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_1|DT[1].dt_core|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y58_N9
dffeas \dead_time_inst_1|DT[1].dt_core|delay[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_1|DT[1].dt_core|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux2~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_1|DT[1].dt_core|signal_delay~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_1|DT[1].dt_core|delay [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_1|DT[1].dt_core|delay[4] .is_wysiwyg = "true";
defparam \dead_time_inst_1|DT[1].dt_core|delay[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y58_N10
stratixiv_lcell_comb \dead_time_inst_1|DT[1].dt_core|Add0~21 (
// Equation(s):
// \dead_time_inst_1|DT[1].dt_core|Add0~21_sumout  = SUM(( \dead_time_inst_1|DT[1].dt_core|delay [5] ) + ( GND ) + ( \dead_time_inst_1|DT[1].dt_core|Add0~18  ))
// \dead_time_inst_1|DT[1].dt_core|Add0~22  = CARRY(( \dead_time_inst_1|DT[1].dt_core|delay [5] ) + ( GND ) + ( \dead_time_inst_1|DT[1].dt_core|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_1|DT[1].dt_core|delay [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_1|DT[1].dt_core|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_1|DT[1].dt_core|Add0~21_sumout ),
	.cout(\dead_time_inst_1|DT[1].dt_core|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_1|DT[1].dt_core|Add0~21 .extended_lut = "off";
defparam \dead_time_inst_1|DT[1].dt_core|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_1|DT[1].dt_core|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y58_N11
dffeas \dead_time_inst_1|DT[1].dt_core|delay[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_1|DT[1].dt_core|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux2~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_1|DT[1].dt_core|signal_delay~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_1|DT[1].dt_core|delay [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_1|DT[1].dt_core|delay[5] .is_wysiwyg = "true";
defparam \dead_time_inst_1|DT[1].dt_core|delay[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y58_N12
stratixiv_lcell_comb \dead_time_inst_1|DT[1].dt_core|Add0~25 (
// Equation(s):
// \dead_time_inst_1|DT[1].dt_core|Add0~25_sumout  = SUM(( \dead_time_inst_1|DT[1].dt_core|delay [6] ) + ( GND ) + ( \dead_time_inst_1|DT[1].dt_core|Add0~22  ))
// \dead_time_inst_1|DT[1].dt_core|Add0~26  = CARRY(( \dead_time_inst_1|DT[1].dt_core|delay [6] ) + ( GND ) + ( \dead_time_inst_1|DT[1].dt_core|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_1|DT[1].dt_core|delay [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_1|DT[1].dt_core|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_1|DT[1].dt_core|Add0~25_sumout ),
	.cout(\dead_time_inst_1|DT[1].dt_core|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_1|DT[1].dt_core|Add0~25 .extended_lut = "off";
defparam \dead_time_inst_1|DT[1].dt_core|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_1|DT[1].dt_core|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y58_N13
dffeas \dead_time_inst_1|DT[1].dt_core|delay[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_1|DT[1].dt_core|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux2~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_1|DT[1].dt_core|signal_delay~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_1|DT[1].dt_core|delay [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_1|DT[1].dt_core|delay[6] .is_wysiwyg = "true";
defparam \dead_time_inst_1|DT[1].dt_core|delay[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y58_N14
stratixiv_lcell_comb \dead_time_inst_1|DT[1].dt_core|Add0~29 (
// Equation(s):
// \dead_time_inst_1|DT[1].dt_core|Add0~29_sumout  = SUM(( \dead_time_inst_1|DT[1].dt_core|delay [7] ) + ( GND ) + ( \dead_time_inst_1|DT[1].dt_core|Add0~26  ))
// \dead_time_inst_1|DT[1].dt_core|Add0~30  = CARRY(( \dead_time_inst_1|DT[1].dt_core|delay [7] ) + ( GND ) + ( \dead_time_inst_1|DT[1].dt_core|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_1|DT[1].dt_core|delay [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_1|DT[1].dt_core|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_1|DT[1].dt_core|Add0~29_sumout ),
	.cout(\dead_time_inst_1|DT[1].dt_core|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_1|DT[1].dt_core|Add0~29 .extended_lut = "off";
defparam \dead_time_inst_1|DT[1].dt_core|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_1|DT[1].dt_core|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y58_N15
dffeas \dead_time_inst_1|DT[1].dt_core|delay[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_1|DT[1].dt_core|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux2~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_1|DT[1].dt_core|signal_delay~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_1|DT[1].dt_core|delay [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_1|DT[1].dt_core|delay[7] .is_wysiwyg = "true";
defparam \dead_time_inst_1|DT[1].dt_core|delay[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y58_N16
stratixiv_lcell_comb \dead_time_inst_1|DT[1].dt_core|Add0~33 (
// Equation(s):
// \dead_time_inst_1|DT[1].dt_core|Add0~33_sumout  = SUM(( \dead_time_inst_1|DT[1].dt_core|delay [8] ) + ( GND ) + ( \dead_time_inst_1|DT[1].dt_core|Add0~30  ))
// \dead_time_inst_1|DT[1].dt_core|Add0~34  = CARRY(( \dead_time_inst_1|DT[1].dt_core|delay [8] ) + ( GND ) + ( \dead_time_inst_1|DT[1].dt_core|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_1|DT[1].dt_core|delay [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_1|DT[1].dt_core|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_1|DT[1].dt_core|Add0~33_sumout ),
	.cout(\dead_time_inst_1|DT[1].dt_core|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_1|DT[1].dt_core|Add0~33 .extended_lut = "off";
defparam \dead_time_inst_1|DT[1].dt_core|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_1|DT[1].dt_core|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y58_N17
dffeas \dead_time_inst_1|DT[1].dt_core|delay[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_1|DT[1].dt_core|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux2~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_1|DT[1].dt_core|signal_delay~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_1|DT[1].dt_core|delay [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_1|DT[1].dt_core|delay[8] .is_wysiwyg = "true";
defparam \dead_time_inst_1|DT[1].dt_core|delay[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y58_N18
stratixiv_lcell_comb \dead_time_inst_1|DT[1].dt_core|Add0~37 (
// Equation(s):
// \dead_time_inst_1|DT[1].dt_core|Add0~37_sumout  = SUM(( \dead_time_inst_1|DT[1].dt_core|delay [9] ) + ( GND ) + ( \dead_time_inst_1|DT[1].dt_core|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_1|DT[1].dt_core|delay [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_1|DT[1].dt_core|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_1|DT[1].dt_core|Add0~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_1|DT[1].dt_core|Add0~37 .extended_lut = "off";
defparam \dead_time_inst_1|DT[1].dt_core|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_1|DT[1].dt_core|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y58_N19
dffeas \dead_time_inst_1|DT[1].dt_core|delay[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_1|DT[1].dt_core|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux2~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_1|DT[1].dt_core|signal_delay~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_1|DT[1].dt_core|delay [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_1|DT[1].dt_core|delay[9] .is_wysiwyg = "true";
defparam \dead_time_inst_1|DT[1].dt_core|delay[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X110_Y58_N30
stratixiv_lcell_comb \dead_time_inst_1|DT[1].dt_core|LessThan0~1 (
// Equation(s):
// \dead_time_inst_1|DT[1].dt_core|LessThan0~1_combout  = ( !\dead_time_inst_1|DT[1].dt_core|delay [4] & ( !\dead_time_inst_1|DT[1].dt_core|delay [8] & ( (!\dead_time_inst_1|DT[1].dt_core|delay [9] & (!\dead_time_inst_1|DT[1].dt_core|delay [5] & 
// (!\dead_time_inst_1|DT[1].dt_core|delay [7] & !\dead_time_inst_1|DT[1].dt_core|delay [6]))) ) ) )

	.dataa(!\dead_time_inst_1|DT[1].dt_core|delay [9]),
	.datab(!\dead_time_inst_1|DT[1].dt_core|delay [5]),
	.datac(!\dead_time_inst_1|DT[1].dt_core|delay [7]),
	.datad(!\dead_time_inst_1|DT[1].dt_core|delay [6]),
	.datae(!\dead_time_inst_1|DT[1].dt_core|delay [4]),
	.dataf(!\dead_time_inst_1|DT[1].dt_core|delay [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dead_time_inst_1|DT[1].dt_core|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_1|DT[1].dt_core|LessThan0~1 .extended_lut = "off";
defparam \dead_time_inst_1|DT[1].dt_core|LessThan0~1 .lut_mask = 64'h8000000000000000;
defparam \dead_time_inst_1|DT[1].dt_core|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X110_Y58_N38
stratixiv_lcell_comb \dead_time_inst_1|DT[1].dt_core|signal_delay~0 (
// Equation(s):
// \dead_time_inst_1|DT[1].dt_core|signal_delay~0_combout  = ( \hybrid_control_mixed_inst|counter [1] & ( \hybrid_control_mixed_inst|counter [0] & ( (!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q  & 
// (!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q  & ((!\dead_time_inst_1|DT[1].dt_core|LessThan0~1_combout ) # (\dead_time_inst_1|DT[1].dt_core|LessThan0~0_combout )))) ) ) ) # ( !\hybrid_control_mixed_inst|counter [1] & ( 
// \hybrid_control_mixed_inst|counter [0] & ( (!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q  & (!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q  & ((!\dead_time_inst_1|DT[1].dt_core|LessThan0~1_combout ) # 
// (\dead_time_inst_1|DT[1].dt_core|LessThan0~0_combout )))) ) ) ) # ( !\hybrid_control_mixed_inst|counter [1] & ( !\hybrid_control_mixed_inst|counter [0] & ( (!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q  & 
// (!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q  & ((!\dead_time_inst_1|DT[1].dt_core|LessThan0~1_combout ) # (\dead_time_inst_1|DT[1].dt_core|LessThan0~0_combout )))) ) ) )

	.dataa(!\dead_time_inst_1|DT[1].dt_core|LessThan0~0_combout ),
	.datab(!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q ),
	.datac(!\dead_time_inst_1|DT[1].dt_core|LessThan0~1_combout ),
	.datad(!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q ),
	.datae(!\hybrid_control_mixed_inst|counter [1]),
	.dataf(!\hybrid_control_mixed_inst|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dead_time_inst_1|DT[1].dt_core|signal_delay~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_1|DT[1].dt_core|signal_delay~0 .extended_lut = "off";
defparam \dead_time_inst_1|DT[1].dt_core|signal_delay~0 .lut_mask = 64'hC4000000C400C400;
defparam \dead_time_inst_1|DT[1].dt_core|signal_delay~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X110_Y58_N37
dffeas \dead_time_inst_1|DT[1].dt_core|signal_delay (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dead_time_inst_1|DT[1].dt_core|signal_delay~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_1|DT[1].dt_core|signal_delay~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_1|DT[1].dt_core|signal_delay .is_wysiwyg = "true";
defparam \dead_time_inst_1|DT[1].dt_core|signal_delay .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y61_N0
stratixiv_lcell_comb \dead_time_inst_6|DT[1].dt_core|Add0~1 (
// Equation(s):
// \dead_time_inst_6|DT[1].dt_core|Add0~1_sumout  = SUM(( \dead_time_inst_6|DT[1].dt_core|delay [0] ) + ( VCC ) + ( !VCC ))
// \dead_time_inst_6|DT[1].dt_core|Add0~2  = CARRY(( \dead_time_inst_6|DT[1].dt_core|delay [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_6|DT[1].dt_core|delay [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_6|DT[1].dt_core|Add0~1_sumout ),
	.cout(\dead_time_inst_6|DT[1].dt_core|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_6|DT[1].dt_core|Add0~1 .extended_lut = "off";
defparam \dead_time_inst_6|DT[1].dt_core|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \dead_time_inst_6|DT[1].dt_core|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y61_N32
stratixiv_lcell_comb \dead_time_inst_6|DT[1].dt_core|signal_delay~0 (
// Equation(s):
// \dead_time_inst_6|DT[1].dt_core|signal_delay~0_combout  = ( \dead_time_inst_6|DT[1].dt_core|delay [4] & ( (\dead_time_inst_6|DT[1].dt_core|delay [2] & (\dead_time_inst_6|DT[1].dt_core|delay [3] & \dead_time_inst_6|DT[1].dt_core|delay [5])) ) )

	.dataa(!\dead_time_inst_6|DT[1].dt_core|delay [2]),
	.datab(!\dead_time_inst_6|DT[1].dt_core|delay [3]),
	.datac(gnd),
	.datad(!\dead_time_inst_6|DT[1].dt_core|delay [5]),
	.datae(!\dead_time_inst_6|DT[1].dt_core|delay [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dead_time_inst_6|DT[1].dt_core|signal_delay~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_6|DT[1].dt_core|signal_delay~0 .extended_lut = "off";
defparam \dead_time_inst_6|DT[1].dt_core|signal_delay~0 .lut_mask = 64'h0000001100000011;
defparam \dead_time_inst_6|DT[1].dt_core|signal_delay~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y61_N24
stratixiv_lcell_comb \dead_time_inst_6|DT[1].dt_core|signal_delay~2 (
// Equation(s):
// \dead_time_inst_6|DT[1].dt_core|signal_delay~2_combout  = ( \hybrid_control_mixed_inst|counter [1] & ( \hybrid_control_mixed_inst|counter [0] & ( (!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q  & 
// (!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q  & ((!\dead_time_inst_6|DT[1].dt_core|signal_delay~1_combout ) # (\dead_time_inst_6|DT[1].dt_core|signal_delay~0_combout )))) ) ) ) # ( !\hybrid_control_mixed_inst|counter [1] & ( 
// \hybrid_control_mixed_inst|counter [0] & ( (!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q  & (!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q  & ((!\dead_time_inst_6|DT[1].dt_core|signal_delay~1_combout ) # 
// (\dead_time_inst_6|DT[1].dt_core|signal_delay~0_combout )))) ) ) ) # ( !\hybrid_control_mixed_inst|counter [1] & ( !\hybrid_control_mixed_inst|counter [0] & ( (!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q  & 
// (!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q  & ((!\dead_time_inst_6|DT[1].dt_core|signal_delay~1_combout ) # (\dead_time_inst_6|DT[1].dt_core|signal_delay~0_combout )))) ) ) )

	.dataa(!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q ),
	.datab(!\dead_time_inst_6|DT[1].dt_core|signal_delay~1_combout ),
	.datac(!\dead_time_inst_6|DT[1].dt_core|signal_delay~0_combout ),
	.datad(!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q ),
	.datae(!\hybrid_control_mixed_inst|counter [1]),
	.dataf(!\hybrid_control_mixed_inst|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dead_time_inst_6|DT[1].dt_core|signal_delay~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_6|DT[1].dt_core|signal_delay~2 .extended_lut = "off";
defparam \dead_time_inst_6|DT[1].dt_core|signal_delay~2 .lut_mask = 64'h8A0000008A008A00;
defparam \dead_time_inst_6|DT[1].dt_core|signal_delay~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y61_N1
dffeas \dead_time_inst_6|DT[1].dt_core|delay[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_6|DT[1].dt_core|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux2~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_6|DT[1].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_6|DT[1].dt_core|delay [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_6|DT[1].dt_core|delay[0] .is_wysiwyg = "true";
defparam \dead_time_inst_6|DT[1].dt_core|delay[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y61_N2
stratixiv_lcell_comb \dead_time_inst_6|DT[1].dt_core|Add0~5 (
// Equation(s):
// \dead_time_inst_6|DT[1].dt_core|Add0~5_sumout  = SUM(( \dead_time_inst_6|DT[1].dt_core|delay [1] ) + ( GND ) + ( \dead_time_inst_6|DT[1].dt_core|Add0~2  ))
// \dead_time_inst_6|DT[1].dt_core|Add0~6  = CARRY(( \dead_time_inst_6|DT[1].dt_core|delay [1] ) + ( GND ) + ( \dead_time_inst_6|DT[1].dt_core|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_6|DT[1].dt_core|delay [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_6|DT[1].dt_core|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_6|DT[1].dt_core|Add0~5_sumout ),
	.cout(\dead_time_inst_6|DT[1].dt_core|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_6|DT[1].dt_core|Add0~5 .extended_lut = "off";
defparam \dead_time_inst_6|DT[1].dt_core|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_6|DT[1].dt_core|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y61_N3
dffeas \dead_time_inst_6|DT[1].dt_core|delay[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_6|DT[1].dt_core|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux2~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_6|DT[1].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_6|DT[1].dt_core|delay [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_6|DT[1].dt_core|delay[1] .is_wysiwyg = "true";
defparam \dead_time_inst_6|DT[1].dt_core|delay[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y61_N4
stratixiv_lcell_comb \dead_time_inst_6|DT[1].dt_core|Add0~9 (
// Equation(s):
// \dead_time_inst_6|DT[1].dt_core|Add0~9_sumout  = SUM(( \dead_time_inst_6|DT[1].dt_core|delay [2] ) + ( GND ) + ( \dead_time_inst_6|DT[1].dt_core|Add0~6  ))
// \dead_time_inst_6|DT[1].dt_core|Add0~10  = CARRY(( \dead_time_inst_6|DT[1].dt_core|delay [2] ) + ( GND ) + ( \dead_time_inst_6|DT[1].dt_core|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_6|DT[1].dt_core|delay [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_6|DT[1].dt_core|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_6|DT[1].dt_core|Add0~9_sumout ),
	.cout(\dead_time_inst_6|DT[1].dt_core|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_6|DT[1].dt_core|Add0~9 .extended_lut = "off";
defparam \dead_time_inst_6|DT[1].dt_core|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_6|DT[1].dt_core|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y61_N5
dffeas \dead_time_inst_6|DT[1].dt_core|delay[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_6|DT[1].dt_core|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux2~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_6|DT[1].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_6|DT[1].dt_core|delay [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_6|DT[1].dt_core|delay[2] .is_wysiwyg = "true";
defparam \dead_time_inst_6|DT[1].dt_core|delay[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y61_N6
stratixiv_lcell_comb \dead_time_inst_6|DT[1].dt_core|Add0~13 (
// Equation(s):
// \dead_time_inst_6|DT[1].dt_core|Add0~13_sumout  = SUM(( \dead_time_inst_6|DT[1].dt_core|delay [3] ) + ( GND ) + ( \dead_time_inst_6|DT[1].dt_core|Add0~10  ))
// \dead_time_inst_6|DT[1].dt_core|Add0~14  = CARRY(( \dead_time_inst_6|DT[1].dt_core|delay [3] ) + ( GND ) + ( \dead_time_inst_6|DT[1].dt_core|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_6|DT[1].dt_core|delay [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_6|DT[1].dt_core|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_6|DT[1].dt_core|Add0~13_sumout ),
	.cout(\dead_time_inst_6|DT[1].dt_core|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_6|DT[1].dt_core|Add0~13 .extended_lut = "off";
defparam \dead_time_inst_6|DT[1].dt_core|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_6|DT[1].dt_core|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y61_N7
dffeas \dead_time_inst_6|DT[1].dt_core|delay[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_6|DT[1].dt_core|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux2~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_6|DT[1].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_6|DT[1].dt_core|delay [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_6|DT[1].dt_core|delay[3] .is_wysiwyg = "true";
defparam \dead_time_inst_6|DT[1].dt_core|delay[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y61_N8
stratixiv_lcell_comb \dead_time_inst_6|DT[1].dt_core|Add0~17 (
// Equation(s):
// \dead_time_inst_6|DT[1].dt_core|Add0~17_sumout  = SUM(( \dead_time_inst_6|DT[1].dt_core|delay [4] ) + ( GND ) + ( \dead_time_inst_6|DT[1].dt_core|Add0~14  ))
// \dead_time_inst_6|DT[1].dt_core|Add0~18  = CARRY(( \dead_time_inst_6|DT[1].dt_core|delay [4] ) + ( GND ) + ( \dead_time_inst_6|DT[1].dt_core|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_6|DT[1].dt_core|delay [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_6|DT[1].dt_core|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_6|DT[1].dt_core|Add0~17_sumout ),
	.cout(\dead_time_inst_6|DT[1].dt_core|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_6|DT[1].dt_core|Add0~17 .extended_lut = "off";
defparam \dead_time_inst_6|DT[1].dt_core|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_6|DT[1].dt_core|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y61_N9
dffeas \dead_time_inst_6|DT[1].dt_core|delay[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_6|DT[1].dt_core|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux2~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_6|DT[1].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_6|DT[1].dt_core|delay [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_6|DT[1].dt_core|delay[4] .is_wysiwyg = "true";
defparam \dead_time_inst_6|DT[1].dt_core|delay[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y61_N10
stratixiv_lcell_comb \dead_time_inst_6|DT[1].dt_core|Add0~21 (
// Equation(s):
// \dead_time_inst_6|DT[1].dt_core|Add0~21_sumout  = SUM(( \dead_time_inst_6|DT[1].dt_core|delay [5] ) + ( GND ) + ( \dead_time_inst_6|DT[1].dt_core|Add0~18  ))
// \dead_time_inst_6|DT[1].dt_core|Add0~22  = CARRY(( \dead_time_inst_6|DT[1].dt_core|delay [5] ) + ( GND ) + ( \dead_time_inst_6|DT[1].dt_core|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_6|DT[1].dt_core|delay [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_6|DT[1].dt_core|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_6|DT[1].dt_core|Add0~21_sumout ),
	.cout(\dead_time_inst_6|DT[1].dt_core|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_6|DT[1].dt_core|Add0~21 .extended_lut = "off";
defparam \dead_time_inst_6|DT[1].dt_core|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_6|DT[1].dt_core|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y61_N11
dffeas \dead_time_inst_6|DT[1].dt_core|delay[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_6|DT[1].dt_core|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux2~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_6|DT[1].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_6|DT[1].dt_core|delay [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_6|DT[1].dt_core|delay[5] .is_wysiwyg = "true";
defparam \dead_time_inst_6|DT[1].dt_core|delay[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y61_N12
stratixiv_lcell_comb \dead_time_inst_6|DT[1].dt_core|Add0~25 (
// Equation(s):
// \dead_time_inst_6|DT[1].dt_core|Add0~25_sumout  = SUM(( \dead_time_inst_6|DT[1].dt_core|delay [6] ) + ( GND ) + ( \dead_time_inst_6|DT[1].dt_core|Add0~22  ))
// \dead_time_inst_6|DT[1].dt_core|Add0~26  = CARRY(( \dead_time_inst_6|DT[1].dt_core|delay [6] ) + ( GND ) + ( \dead_time_inst_6|DT[1].dt_core|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_6|DT[1].dt_core|delay [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_6|DT[1].dt_core|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_6|DT[1].dt_core|Add0~25_sumout ),
	.cout(\dead_time_inst_6|DT[1].dt_core|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_6|DT[1].dt_core|Add0~25 .extended_lut = "off";
defparam \dead_time_inst_6|DT[1].dt_core|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_6|DT[1].dt_core|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y61_N13
dffeas \dead_time_inst_6|DT[1].dt_core|delay[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_6|DT[1].dt_core|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux2~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_6|DT[1].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_6|DT[1].dt_core|delay [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_6|DT[1].dt_core|delay[6] .is_wysiwyg = "true";
defparam \dead_time_inst_6|DT[1].dt_core|delay[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y61_N14
stratixiv_lcell_comb \dead_time_inst_6|DT[1].dt_core|Add0~29 (
// Equation(s):
// \dead_time_inst_6|DT[1].dt_core|Add0~29_sumout  = SUM(( \dead_time_inst_6|DT[1].dt_core|delay [7] ) + ( GND ) + ( \dead_time_inst_6|DT[1].dt_core|Add0~26  ))
// \dead_time_inst_6|DT[1].dt_core|Add0~30  = CARRY(( \dead_time_inst_6|DT[1].dt_core|delay [7] ) + ( GND ) + ( \dead_time_inst_6|DT[1].dt_core|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_6|DT[1].dt_core|delay [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_6|DT[1].dt_core|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_6|DT[1].dt_core|Add0~29_sumout ),
	.cout(\dead_time_inst_6|DT[1].dt_core|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_6|DT[1].dt_core|Add0~29 .extended_lut = "off";
defparam \dead_time_inst_6|DT[1].dt_core|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_6|DT[1].dt_core|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y61_N15
dffeas \dead_time_inst_6|DT[1].dt_core|delay[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_6|DT[1].dt_core|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux2~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_6|DT[1].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_6|DT[1].dt_core|delay [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_6|DT[1].dt_core|delay[7] .is_wysiwyg = "true";
defparam \dead_time_inst_6|DT[1].dt_core|delay[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y61_N16
stratixiv_lcell_comb \dead_time_inst_6|DT[1].dt_core|Add0~33 (
// Equation(s):
// \dead_time_inst_6|DT[1].dt_core|Add0~33_sumout  = SUM(( \dead_time_inst_6|DT[1].dt_core|delay [8] ) + ( GND ) + ( \dead_time_inst_6|DT[1].dt_core|Add0~30  ))
// \dead_time_inst_6|DT[1].dt_core|Add0~34  = CARRY(( \dead_time_inst_6|DT[1].dt_core|delay [8] ) + ( GND ) + ( \dead_time_inst_6|DT[1].dt_core|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_6|DT[1].dt_core|delay [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_6|DT[1].dt_core|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_6|DT[1].dt_core|Add0~33_sumout ),
	.cout(\dead_time_inst_6|DT[1].dt_core|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_6|DT[1].dt_core|Add0~33 .extended_lut = "off";
defparam \dead_time_inst_6|DT[1].dt_core|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_6|DT[1].dt_core|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y61_N17
dffeas \dead_time_inst_6|DT[1].dt_core|delay[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_6|DT[1].dt_core|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux2~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_6|DT[1].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_6|DT[1].dt_core|delay [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_6|DT[1].dt_core|delay[8] .is_wysiwyg = "true";
defparam \dead_time_inst_6|DT[1].dt_core|delay[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y61_N18
stratixiv_lcell_comb \dead_time_inst_6|DT[1].dt_core|Add0~37 (
// Equation(s):
// \dead_time_inst_6|DT[1].dt_core|Add0~37_sumout  = SUM(( \dead_time_inst_6|DT[1].dt_core|delay [9] ) + ( GND ) + ( \dead_time_inst_6|DT[1].dt_core|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_6|DT[1].dt_core|delay [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_6|DT[1].dt_core|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_6|DT[1].dt_core|Add0~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_6|DT[1].dt_core|Add0~37 .extended_lut = "off";
defparam \dead_time_inst_6|DT[1].dt_core|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_6|DT[1].dt_core|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y61_N19
dffeas \dead_time_inst_6|DT[1].dt_core|delay[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_6|DT[1].dt_core|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux2~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_6|DT[1].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_6|DT[1].dt_core|delay [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_6|DT[1].dt_core|delay[9] .is_wysiwyg = "true";
defparam \dead_time_inst_6|DT[1].dt_core|delay[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y61_N36
stratixiv_lcell_comb \dead_time_inst_6|DT[1].dt_core|signal_delay~1 (
// Equation(s):
// \dead_time_inst_6|DT[1].dt_core|signal_delay~1_combout  = ( !\dead_time_inst_6|DT[1].dt_core|delay [6] & ( !\dead_time_inst_6|DT[1].dt_core|delay [7] & ( (!\dead_time_inst_6|DT[1].dt_core|delay [8] & !\dead_time_inst_6|DT[1].dt_core|delay [9]) ) ) )

	.dataa(gnd),
	.datab(!\dead_time_inst_6|DT[1].dt_core|delay [8]),
	.datac(!\dead_time_inst_6|DT[1].dt_core|delay [9]),
	.datad(gnd),
	.datae(!\dead_time_inst_6|DT[1].dt_core|delay [6]),
	.dataf(!\dead_time_inst_6|DT[1].dt_core|delay [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dead_time_inst_6|DT[1].dt_core|signal_delay~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_6|DT[1].dt_core|signal_delay~1 .extended_lut = "off";
defparam \dead_time_inst_6|DT[1].dt_core|signal_delay~1 .lut_mask = 64'hC0C0000000000000;
defparam \dead_time_inst_6|DT[1].dt_core|signal_delay~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X111_Y61_N26
stratixiv_lcell_comb \dead_time_inst_6|DT[1].dt_core|signal_delay~2DUPLICATE (
// Equation(s):
// \dead_time_inst_6|DT[1].dt_core|signal_delay~2DUPLICATE_combout  = ( \hybrid_control_mixed_inst|counter [1] & ( \hybrid_control_mixed_inst|counter [0] & ( (!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q  & 
// (!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q  & ((!\dead_time_inst_6|DT[1].dt_core|signal_delay~1_combout ) # (\dead_time_inst_6|DT[1].dt_core|signal_delay~0_combout )))) ) ) ) # ( !\hybrid_control_mixed_inst|counter [1] & ( 
// \hybrid_control_mixed_inst|counter [0] & ( (!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q  & (!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q  & ((!\dead_time_inst_6|DT[1].dt_core|signal_delay~1_combout ) # 
// (\dead_time_inst_6|DT[1].dt_core|signal_delay~0_combout )))) ) ) ) # ( !\hybrid_control_mixed_inst|counter [1] & ( !\hybrid_control_mixed_inst|counter [0] & ( (!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q  & 
// (!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q  & ((!\dead_time_inst_6|DT[1].dt_core|signal_delay~1_combout ) # (\dead_time_inst_6|DT[1].dt_core|signal_delay~0_combout )))) ) ) )

	.dataa(!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q ),
	.datab(!\dead_time_inst_6|DT[1].dt_core|signal_delay~1_combout ),
	.datac(!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q ),
	.datad(!\dead_time_inst_6|DT[1].dt_core|signal_delay~0_combout ),
	.datae(!\hybrid_control_mixed_inst|counter [1]),
	.dataf(!\hybrid_control_mixed_inst|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dead_time_inst_6|DT[1].dt_core|signal_delay~2DUPLICATE_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_6|DT[1].dt_core|signal_delay~2DUPLICATE .extended_lut = "off";
defparam \dead_time_inst_6|DT[1].dt_core|signal_delay~2DUPLICATE .lut_mask = 64'h80A0000080A080A0;
defparam \dead_time_inst_6|DT[1].dt_core|signal_delay~2DUPLICATE .shared_arith = "off";
// synopsys translate_on

// Location: FF_X111_Y61_N29
dffeas \dead_time_inst_6|DT[1].dt_core|signal_delay (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dead_time_inst_6|DT[1].dt_core|signal_delay~2DUPLICATE_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_6|DT[1].dt_core|signal_delay~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_6|DT[1].dt_core|signal_delay .is_wysiwyg = "true";
defparam \dead_time_inst_6|DT[1].dt_core|signal_delay .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y60_N0
stratixiv_lcell_comb \dead_time_inst_2|DT[1].dt_core|Add0~1 (
// Equation(s):
// \dead_time_inst_2|DT[1].dt_core|Add0~1_sumout  = SUM(( \dead_time_inst_2|DT[1].dt_core|delay [0] ) + ( VCC ) + ( !VCC ))
// \dead_time_inst_2|DT[1].dt_core|Add0~2  = CARRY(( \dead_time_inst_2|DT[1].dt_core|delay [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_2|DT[1].dt_core|delay [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_2|DT[1].dt_core|Add0~1_sumout ),
	.cout(\dead_time_inst_2|DT[1].dt_core|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_2|DT[1].dt_core|Add0~1 .extended_lut = "off";
defparam \dead_time_inst_2|DT[1].dt_core|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \dead_time_inst_2|DT[1].dt_core|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X112_Y60_N1
dffeas \dead_time_inst_2|DT[1].dt_core|delay[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_2|DT[1].dt_core|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux2~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_2|DT[1].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_2|DT[1].dt_core|delay [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_2|DT[1].dt_core|delay[0] .is_wysiwyg = "true";
defparam \dead_time_inst_2|DT[1].dt_core|delay[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y60_N2
stratixiv_lcell_comb \dead_time_inst_2|DT[1].dt_core|Add0~5 (
// Equation(s):
// \dead_time_inst_2|DT[1].dt_core|Add0~5_sumout  = SUM(( \dead_time_inst_2|DT[1].dt_core|delay [1] ) + ( GND ) + ( \dead_time_inst_2|DT[1].dt_core|Add0~2  ))
// \dead_time_inst_2|DT[1].dt_core|Add0~6  = CARRY(( \dead_time_inst_2|DT[1].dt_core|delay [1] ) + ( GND ) + ( \dead_time_inst_2|DT[1].dt_core|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_2|DT[1].dt_core|delay [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_2|DT[1].dt_core|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_2|DT[1].dt_core|Add0~5_sumout ),
	.cout(\dead_time_inst_2|DT[1].dt_core|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_2|DT[1].dt_core|Add0~5 .extended_lut = "off";
defparam \dead_time_inst_2|DT[1].dt_core|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_2|DT[1].dt_core|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X112_Y60_N3
dffeas \dead_time_inst_2|DT[1].dt_core|delay[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_2|DT[1].dt_core|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux2~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_2|DT[1].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_2|DT[1].dt_core|delay [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_2|DT[1].dt_core|delay[1] .is_wysiwyg = "true";
defparam \dead_time_inst_2|DT[1].dt_core|delay[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y60_N4
stratixiv_lcell_comb \dead_time_inst_2|DT[1].dt_core|Add0~9 (
// Equation(s):
// \dead_time_inst_2|DT[1].dt_core|Add0~9_sumout  = SUM(( \dead_time_inst_2|DT[1].dt_core|delay [2] ) + ( GND ) + ( \dead_time_inst_2|DT[1].dt_core|Add0~6  ))
// \dead_time_inst_2|DT[1].dt_core|Add0~10  = CARRY(( \dead_time_inst_2|DT[1].dt_core|delay [2] ) + ( GND ) + ( \dead_time_inst_2|DT[1].dt_core|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_2|DT[1].dt_core|delay [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_2|DT[1].dt_core|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_2|DT[1].dt_core|Add0~9_sumout ),
	.cout(\dead_time_inst_2|DT[1].dt_core|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_2|DT[1].dt_core|Add0~9 .extended_lut = "off";
defparam \dead_time_inst_2|DT[1].dt_core|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_2|DT[1].dt_core|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X112_Y60_N5
dffeas \dead_time_inst_2|DT[1].dt_core|delay[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_2|DT[1].dt_core|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux2~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_2|DT[1].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_2|DT[1].dt_core|delay [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_2|DT[1].dt_core|delay[2] .is_wysiwyg = "true";
defparam \dead_time_inst_2|DT[1].dt_core|delay[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y60_N6
stratixiv_lcell_comb \dead_time_inst_2|DT[1].dt_core|Add0~13 (
// Equation(s):
// \dead_time_inst_2|DT[1].dt_core|Add0~13_sumout  = SUM(( \dead_time_inst_2|DT[1].dt_core|delay [3] ) + ( GND ) + ( \dead_time_inst_2|DT[1].dt_core|Add0~10  ))
// \dead_time_inst_2|DT[1].dt_core|Add0~14  = CARRY(( \dead_time_inst_2|DT[1].dt_core|delay [3] ) + ( GND ) + ( \dead_time_inst_2|DT[1].dt_core|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_2|DT[1].dt_core|delay [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_2|DT[1].dt_core|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_2|DT[1].dt_core|Add0~13_sumout ),
	.cout(\dead_time_inst_2|DT[1].dt_core|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_2|DT[1].dt_core|Add0~13 .extended_lut = "off";
defparam \dead_time_inst_2|DT[1].dt_core|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_2|DT[1].dt_core|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X112_Y60_N7
dffeas \dead_time_inst_2|DT[1].dt_core|delay[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_2|DT[1].dt_core|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux2~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_2|DT[1].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_2|DT[1].dt_core|delay [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_2|DT[1].dt_core|delay[3] .is_wysiwyg = "true";
defparam \dead_time_inst_2|DT[1].dt_core|delay[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y60_N8
stratixiv_lcell_comb \dead_time_inst_2|DT[1].dt_core|Add0~17 (
// Equation(s):
// \dead_time_inst_2|DT[1].dt_core|Add0~17_sumout  = SUM(( \dead_time_inst_2|DT[1].dt_core|delay [4] ) + ( GND ) + ( \dead_time_inst_2|DT[1].dt_core|Add0~14  ))
// \dead_time_inst_2|DT[1].dt_core|Add0~18  = CARRY(( \dead_time_inst_2|DT[1].dt_core|delay [4] ) + ( GND ) + ( \dead_time_inst_2|DT[1].dt_core|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_2|DT[1].dt_core|delay [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_2|DT[1].dt_core|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_2|DT[1].dt_core|Add0~17_sumout ),
	.cout(\dead_time_inst_2|DT[1].dt_core|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_2|DT[1].dt_core|Add0~17 .extended_lut = "off";
defparam \dead_time_inst_2|DT[1].dt_core|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_2|DT[1].dt_core|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X112_Y60_N9
dffeas \dead_time_inst_2|DT[1].dt_core|delay[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_2|DT[1].dt_core|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux2~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_2|DT[1].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_2|DT[1].dt_core|delay [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_2|DT[1].dt_core|delay[4] .is_wysiwyg = "true";
defparam \dead_time_inst_2|DT[1].dt_core|delay[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y60_N26
stratixiv_lcell_comb \dead_time_inst_2|DT[1].dt_core|signal_delay~0 (
// Equation(s):
// \dead_time_inst_2|DT[1].dt_core|signal_delay~0_combout  = ( \dead_time_inst_2|DT[1].dt_core|delay [4] & ( \dead_time_inst_2|DT[1].dt_core|delay [3] ) ) # ( \dead_time_inst_2|DT[1].dt_core|delay [4] & ( !\dead_time_inst_2|DT[1].dt_core|delay [3] & ( 
// \dead_time_inst_2|DT[1].dt_core|delay [2] ) ) )

	.dataa(!\dead_time_inst_2|DT[1].dt_core|delay [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dead_time_inst_2|DT[1].dt_core|delay [4]),
	.dataf(!\dead_time_inst_2|DT[1].dt_core|delay [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dead_time_inst_2|DT[1].dt_core|signal_delay~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_2|DT[1].dt_core|signal_delay~0 .extended_lut = "off";
defparam \dead_time_inst_2|DT[1].dt_core|signal_delay~0 .lut_mask = 64'h000055550000FFFF;
defparam \dead_time_inst_2|DT[1].dt_core|signal_delay~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X112_Y60_N10
stratixiv_lcell_comb \dead_time_inst_2|DT[1].dt_core|Add0~21 (
// Equation(s):
// \dead_time_inst_2|DT[1].dt_core|Add0~21_sumout  = SUM(( \dead_time_inst_2|DT[1].dt_core|delay [5] ) + ( GND ) + ( \dead_time_inst_2|DT[1].dt_core|Add0~18  ))
// \dead_time_inst_2|DT[1].dt_core|Add0~22  = CARRY(( \dead_time_inst_2|DT[1].dt_core|delay [5] ) + ( GND ) + ( \dead_time_inst_2|DT[1].dt_core|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_2|DT[1].dt_core|delay [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_2|DT[1].dt_core|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_2|DT[1].dt_core|Add0~21_sumout ),
	.cout(\dead_time_inst_2|DT[1].dt_core|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_2|DT[1].dt_core|Add0~21 .extended_lut = "off";
defparam \dead_time_inst_2|DT[1].dt_core|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_2|DT[1].dt_core|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X112_Y60_N11
dffeas \dead_time_inst_2|DT[1].dt_core|delay[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_2|DT[1].dt_core|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux2~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_2|DT[1].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_2|DT[1].dt_core|delay [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_2|DT[1].dt_core|delay[5] .is_wysiwyg = "true";
defparam \dead_time_inst_2|DT[1].dt_core|delay[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y60_N12
stratixiv_lcell_comb \dead_time_inst_2|DT[1].dt_core|Add0~25 (
// Equation(s):
// \dead_time_inst_2|DT[1].dt_core|Add0~25_sumout  = SUM(( \dead_time_inst_2|DT[1].dt_core|delay [6] ) + ( GND ) + ( \dead_time_inst_2|DT[1].dt_core|Add0~22  ))
// \dead_time_inst_2|DT[1].dt_core|Add0~26  = CARRY(( \dead_time_inst_2|DT[1].dt_core|delay [6] ) + ( GND ) + ( \dead_time_inst_2|DT[1].dt_core|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_2|DT[1].dt_core|delay [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_2|DT[1].dt_core|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_2|DT[1].dt_core|Add0~25_sumout ),
	.cout(\dead_time_inst_2|DT[1].dt_core|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_2|DT[1].dt_core|Add0~25 .extended_lut = "off";
defparam \dead_time_inst_2|DT[1].dt_core|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_2|DT[1].dt_core|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X112_Y60_N13
dffeas \dead_time_inst_2|DT[1].dt_core|delay[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_2|DT[1].dt_core|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux2~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_2|DT[1].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_2|DT[1].dt_core|delay [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_2|DT[1].dt_core|delay[6] .is_wysiwyg = "true";
defparam \dead_time_inst_2|DT[1].dt_core|delay[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y60_N14
stratixiv_lcell_comb \dead_time_inst_2|DT[1].dt_core|Add0~29 (
// Equation(s):
// \dead_time_inst_2|DT[1].dt_core|Add0~29_sumout  = SUM(( \dead_time_inst_2|DT[1].dt_core|delay [7] ) + ( GND ) + ( \dead_time_inst_2|DT[1].dt_core|Add0~26  ))
// \dead_time_inst_2|DT[1].dt_core|Add0~30  = CARRY(( \dead_time_inst_2|DT[1].dt_core|delay [7] ) + ( GND ) + ( \dead_time_inst_2|DT[1].dt_core|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_2|DT[1].dt_core|delay [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_2|DT[1].dt_core|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_2|DT[1].dt_core|Add0~29_sumout ),
	.cout(\dead_time_inst_2|DT[1].dt_core|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_2|DT[1].dt_core|Add0~29 .extended_lut = "off";
defparam \dead_time_inst_2|DT[1].dt_core|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_2|DT[1].dt_core|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X112_Y60_N15
dffeas \dead_time_inst_2|DT[1].dt_core|delay[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_2|DT[1].dt_core|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux2~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_2|DT[1].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_2|DT[1].dt_core|delay [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_2|DT[1].dt_core|delay[7] .is_wysiwyg = "true";
defparam \dead_time_inst_2|DT[1].dt_core|delay[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y60_N16
stratixiv_lcell_comb \dead_time_inst_2|DT[1].dt_core|Add0~33 (
// Equation(s):
// \dead_time_inst_2|DT[1].dt_core|Add0~33_sumout  = SUM(( \dead_time_inst_2|DT[1].dt_core|delay [8] ) + ( GND ) + ( \dead_time_inst_2|DT[1].dt_core|Add0~30  ))
// \dead_time_inst_2|DT[1].dt_core|Add0~34  = CARRY(( \dead_time_inst_2|DT[1].dt_core|delay [8] ) + ( GND ) + ( \dead_time_inst_2|DT[1].dt_core|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_2|DT[1].dt_core|delay [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_2|DT[1].dt_core|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_2|DT[1].dt_core|Add0~33_sumout ),
	.cout(\dead_time_inst_2|DT[1].dt_core|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_2|DT[1].dt_core|Add0~33 .extended_lut = "off";
defparam \dead_time_inst_2|DT[1].dt_core|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_2|DT[1].dt_core|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X112_Y60_N17
dffeas \dead_time_inst_2|DT[1].dt_core|delay[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_2|DT[1].dt_core|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux2~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_2|DT[1].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_2|DT[1].dt_core|delay [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_2|DT[1].dt_core|delay[8] .is_wysiwyg = "true";
defparam \dead_time_inst_2|DT[1].dt_core|delay[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y60_N18
stratixiv_lcell_comb \dead_time_inst_2|DT[1].dt_core|Add0~37 (
// Equation(s):
// \dead_time_inst_2|DT[1].dt_core|Add0~37_sumout  = SUM(( \dead_time_inst_2|DT[1].dt_core|delay [9] ) + ( GND ) + ( \dead_time_inst_2|DT[1].dt_core|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dead_time_inst_2|DT[1].dt_core|delay [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dead_time_inst_2|DT[1].dt_core|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dead_time_inst_2|DT[1].dt_core|Add0~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_2|DT[1].dt_core|Add0~37 .extended_lut = "off";
defparam \dead_time_inst_2|DT[1].dt_core|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \dead_time_inst_2|DT[1].dt_core|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X112_Y60_N19
dffeas \dead_time_inst_2|DT[1].dt_core|delay[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\dead_time_inst_2|DT[1].dt_core|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Mux2~0_combout ),
	.sload(gnd),
	.ena(!\dead_time_inst_2|DT[1].dt_core|signal_delay~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_2|DT[1].dt_core|delay [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_2|DT[1].dt_core|delay[9] .is_wysiwyg = "true";
defparam \dead_time_inst_2|DT[1].dt_core|delay[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X112_Y60_N30
stratixiv_lcell_comb \dead_time_inst_2|DT[1].dt_core|signal_delay~1 (
// Equation(s):
// \dead_time_inst_2|DT[1].dt_core|signal_delay~1_combout  = ( !\dead_time_inst_2|DT[1].dt_core|delay [6] & ( !\dead_time_inst_2|DT[1].dt_core|delay [8] & ( (!\dead_time_inst_2|DT[1].dt_core|delay [5] & (!\dead_time_inst_2|DT[1].dt_core|delay [7] & 
// !\dead_time_inst_2|DT[1].dt_core|delay [9])) ) ) )

	.dataa(gnd),
	.datab(!\dead_time_inst_2|DT[1].dt_core|delay [5]),
	.datac(!\dead_time_inst_2|DT[1].dt_core|delay [7]),
	.datad(!\dead_time_inst_2|DT[1].dt_core|delay [9]),
	.datae(!\dead_time_inst_2|DT[1].dt_core|delay [6]),
	.dataf(!\dead_time_inst_2|DT[1].dt_core|delay [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dead_time_inst_2|DT[1].dt_core|signal_delay~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_2|DT[1].dt_core|signal_delay~1 .extended_lut = "off";
defparam \dead_time_inst_2|DT[1].dt_core|signal_delay~1 .lut_mask = 64'hC000000000000000;
defparam \dead_time_inst_2|DT[1].dt_core|signal_delay~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X112_Y60_N36
stratixiv_lcell_comb \dead_time_inst_2|DT[1].dt_core|signal_delay~2 (
// Equation(s):
// \dead_time_inst_2|DT[1].dt_core|signal_delay~2_combout  = ( \hybrid_control_mixed_inst|counter [1] & ( \hybrid_control_mixed_inst|counter [0] & ( (!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q  & 
// (!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q  & ((!\dead_time_inst_2|DT[1].dt_core|signal_delay~1_combout ) # (\dead_time_inst_2|DT[1].dt_core|signal_delay~0_combout )))) ) ) ) # ( !\hybrid_control_mixed_inst|counter [1] & ( 
// \hybrid_control_mixed_inst|counter [0] & ( (!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q  & (!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q  & ((!\dead_time_inst_2|DT[1].dt_core|signal_delay~1_combout ) # 
// (\dead_time_inst_2|DT[1].dt_core|signal_delay~0_combout )))) ) ) ) # ( !\hybrid_control_mixed_inst|counter [1] & ( !\hybrid_control_mixed_inst|counter [0] & ( (!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q  & 
// (!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q  & ((!\dead_time_inst_2|DT[1].dt_core|signal_delay~1_combout ) # (\dead_time_inst_2|DT[1].dt_core|signal_delay~0_combout )))) ) ) )

	.dataa(!\debounce_SWITCH_inst|DB[2].db_core|r_switch_state~q ),
	.datab(!\dead_time_inst_2|DT[1].dt_core|signal_delay~0_combout ),
	.datac(!\debounce_SWITCH_inst|DB[1].db_core|r_switch_state~q ),
	.datad(!\dead_time_inst_2|DT[1].dt_core|signal_delay~1_combout ),
	.datae(!\hybrid_control_mixed_inst|counter [1]),
	.dataf(!\hybrid_control_mixed_inst|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dead_time_inst_2|DT[1].dt_core|signal_delay~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dead_time_inst_2|DT[1].dt_core|signal_delay~2 .extended_lut = "off";
defparam \dead_time_inst_2|DT[1].dt_core|signal_delay~2 .lut_mask = 64'hA0200000A020A020;
defparam \dead_time_inst_2|DT[1].dt_core|signal_delay~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X112_Y60_N39
dffeas \dead_time_inst_2|DT[1].dt_core|signal_delay (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\dead_time_inst_2|DT[1].dt_core|signal_delay~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dead_time_inst_2|DT[1].dt_core|signal_delay~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dead_time_inst_2|DT[1].dt_core|signal_delay .is_wysiwyg = "true";
defparam \dead_time_inst_2|DT[1].dt_core|signal_delay .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X111_Y61_N28
stratixiv_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = ( \dead_time_inst_6|DT[1].dt_core|signal_delay~q  & ( \dead_time_inst_2|DT[1].dt_core|signal_delay~q  & ( ((!\DSW[2]~input_o  & ((\dead_time_inst_1|DT[1].dt_core|signal_delay~q ))) # (\DSW[2]~input_o  & 
// (\dead_time_inst_4|DT[1].dt_core|signal_delay~q ))) # (\DSW[3]~input_o ) ) ) ) # ( !\dead_time_inst_6|DT[1].dt_core|signal_delay~q  & ( \dead_time_inst_2|DT[1].dt_core|signal_delay~q  & ( (!\DSW[2]~input_o  & 
// (((\dead_time_inst_1|DT[1].dt_core|signal_delay~q ) # (\DSW[3]~input_o )))) # (\DSW[2]~input_o  & (\dead_time_inst_4|DT[1].dt_core|signal_delay~q  & (!\DSW[3]~input_o ))) ) ) ) # ( \dead_time_inst_6|DT[1].dt_core|signal_delay~q  & ( 
// !\dead_time_inst_2|DT[1].dt_core|signal_delay~q  & ( (!\DSW[2]~input_o  & (((!\DSW[3]~input_o  & \dead_time_inst_1|DT[1].dt_core|signal_delay~q )))) # (\DSW[2]~input_o  & (((\DSW[3]~input_o )) # (\dead_time_inst_4|DT[1].dt_core|signal_delay~q ))) ) ) ) # 
// ( !\dead_time_inst_6|DT[1].dt_core|signal_delay~q  & ( !\dead_time_inst_2|DT[1].dt_core|signal_delay~q  & ( (!\DSW[3]~input_o  & ((!\DSW[2]~input_o  & ((\dead_time_inst_1|DT[1].dt_core|signal_delay~q ))) # (\DSW[2]~input_o  & 
// (\dead_time_inst_4|DT[1].dt_core|signal_delay~q )))) ) ) )

	.dataa(!\dead_time_inst_4|DT[1].dt_core|signal_delay~q ),
	.datab(!\DSW[2]~input_o ),
	.datac(!\DSW[3]~input_o ),
	.datad(!\dead_time_inst_1|DT[1].dt_core|signal_delay~q ),
	.datae(!\dead_time_inst_6|DT[1].dt_core|signal_delay~q ),
	.dataf(!\dead_time_inst_2|DT[1].dt_core|signal_delay~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~0 .extended_lut = "off";
defparam \Mux6~0 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y57_N2
stratixiv_lcell_comb \Q~0 (
// Equation(s):
// \Q~0_combout  = ( \Mux6~0_combout  & ( (\debounce_SWITCH_inst|DB[0].db_core|r_switch_state~q  & (!\Mux4~0_combout  & ((!\Mux5~0_combout ) # (!\Mux7~0_combout )))) ) ) # ( !\Mux6~0_combout  & ( (\debounce_SWITCH_inst|DB[0].db_core|r_switch_state~q  & 
// ((!\Mux5~0_combout ) # (!\Mux7~0_combout ))) ) )

	.dataa(!\debounce_SWITCH_inst|DB[0].db_core|r_switch_state~q ),
	.datab(!\Mux5~0_combout ),
	.datac(!\Mux7~0_combout ),
	.datad(!\Mux4~0_combout ),
	.datae(gnd),
	.dataf(!\Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Q~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Q~0 .extended_lut = "off";
defparam \Q~0 .lut_mask = 64'h5454545454005400;
defparam \Q~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y57_N36
stratixiv_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = ( !\counter_up_inst|cnt [4] & ( \counter_up_inst|cnt [1] & ( (!\counter_up_inst|cnt [5] & ((!\counter_up_inst|cnt [3]) # ((!\counter_up_inst|cnt [0] & !\counter_up_inst|cnt [2])))) ) ) ) # ( !\counter_up_inst|cnt [4] & ( 
// !\counter_up_inst|cnt [1] & ( (!\counter_up_inst|cnt [5] & ((!\counter_up_inst|cnt [3]) # (!\counter_up_inst|cnt [2]))) ) ) )

	.dataa(!\counter_up_inst|cnt [3]),
	.datab(!\counter_up_inst|cnt [0]),
	.datac(!\counter_up_inst|cnt [5]),
	.datad(!\counter_up_inst|cnt [2]),
	.datae(!\counter_up_inst|cnt [4]),
	.dataf(!\counter_up_inst|cnt [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~1 .extended_lut = "off";
defparam \LessThan0~1 .lut_mask = 64'hF0A00000E0A00000;
defparam \LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y57_N6
stratixiv_lcell_comb \Q~1 (
// Equation(s):
// \Q~1_combout  = ( \LessThan1~0_combout  & ( \Mux7~0_combout  & ( (\Q~0_combout  & ((!\LessThan0~1_combout ) # (!\LessThan0~0_combout ))) ) ) ) # ( !\LessThan1~0_combout  & ( \Mux7~0_combout  & ( (\Q~0_combout  & ((!\LessThan0~1_combout ) # 
// (!\LessThan0~0_combout ))) ) ) ) # ( !\LessThan1~0_combout  & ( !\Mux7~0_combout  & ( (!\counter_up_inst|cnt [5] & (\Q~0_combout  & (!\LessThan0~1_combout  & \LessThan0~0_combout ))) ) ) )

	.dataa(!\counter_up_inst|cnt [5]),
	.datab(!\Q~0_combout ),
	.datac(!\LessThan0~1_combout ),
	.datad(!\LessThan0~0_combout ),
	.datae(!\LessThan1~0_combout ),
	.dataf(!\Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Q~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Q~1 .extended_lut = "off";
defparam \Q~1 .lut_mask = 64'h0020000033303330;
defparam \Q~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y57_N8
stratixiv_lcell_comb \Q~2 (
// Equation(s):
// \Q~2_combout  = ( \LessThan0~1_combout  & ( \Mux6~0_combout  & ( (\Q~0_combout  & !\LessThan0~0_combout ) ) ) ) # ( !\LessThan0~1_combout  & ( \Mux6~0_combout  & ( (\Q~0_combout  & (((!\LessThan0~0_combout ) # (\LessThan1~0_combout )) # 
// (\counter_up_inst|cnt [5]))) ) ) )

	.dataa(!\counter_up_inst|cnt [5]),
	.datab(!\Q~0_combout ),
	.datac(!\LessThan0~0_combout ),
	.datad(!\LessThan1~0_combout ),
	.datae(!\LessThan0~1_combout ),
	.dataf(!\Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Q~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Q~2 .extended_lut = "off";
defparam \Q~2 .lut_mask = 64'h0000000031333030;
defparam \Q~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y57_N14
stratixiv_lcell_comb \Q~3 (
// Equation(s):
// \Q~3_combout  = ( \LessThan1~0_combout  & ( \Mux5~0_combout  & ( \Q~0_combout  ) ) ) # ( !\LessThan1~0_combout  & ( \Mux5~0_combout  & ( (\Q~0_combout  & ((!\LessThan0~0_combout ) # ((\counter_up_inst|cnt [5]) # (\LessThan0~1_combout )))) ) ) ) # ( 
// \LessThan1~0_combout  & ( !\Mux5~0_combout  & ( (\LessThan0~0_combout  & (\Q~0_combout  & \LessThan0~1_combout )) ) ) ) # ( !\LessThan1~0_combout  & ( !\Mux5~0_combout  & ( (\LessThan0~0_combout  & (\Q~0_combout  & \LessThan0~1_combout )) ) ) )

	.dataa(!\LessThan0~0_combout ),
	.datab(!\Q~0_combout ),
	.datac(!\LessThan0~1_combout ),
	.datad(!\counter_up_inst|cnt [5]),
	.datae(!\LessThan1~0_combout ),
	.dataf(!\Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Q~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Q~3 .extended_lut = "off";
defparam \Q~3 .lut_mask = 64'h0101010123333333;
defparam \Q~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X115_Y57_N18
stratixiv_lcell_comb \Q~4 (
// Equation(s):
// \Q~4_combout  = ( \counter_up_inst|cnt [5] & ( (\Q~0_combout  & \Mux4~0_combout ) ) ) # ( !\counter_up_inst|cnt [5] & ( (\Q~0_combout  & (((\LessThan0~0_combout  & !\LessThan1~0_combout )) # (\Mux4~0_combout ))) ) )

	.dataa(!\LessThan0~0_combout ),
	.datab(!\LessThan1~0_combout ),
	.datac(!\Q~0_combout ),
	.datad(!\Mux4~0_combout ),
	.datae(gnd),
	.dataf(!\counter_up_inst|cnt [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Q~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Q~4 .extended_lut = "off";
defparam \Q~4 .lut_mask = 64'h040F040F000F000F;
defparam \Q~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X53_Y0_N63
stratixiv_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y44_N1
stratixiv_io_ibuf \ADC_BAT_I_EOC~input (
	.i(ADC_BAT_I_EOC),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADC_BAT_I_EOC~input_o ));
// synopsys translate_off
defparam \ADC_BAT_I_EOC~input .bus_hold = "false";
defparam \ADC_BAT_I_EOC~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G1
stratixiv_clkena \ADC_BAT_I_EOC~inputclkctrl (
	.inclk(\ADC_BAT_I_EOC~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ADC_BAT_I_EOC~inputclkctrl_outclk ),
	.enaout());
// synopsys translate_off
defparam \ADC_BAT_I_EOC~inputclkctrl .clock_type = "global clock";
defparam \ADC_BAT_I_EOC~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X91_Y0_N1
stratixiv_io_ibuf \ADC_BAT_I[1]~input (
	.i(ADC_BAT_I[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADC_BAT_I[1]~input_o ));
// synopsys translate_off
defparam \ADC_BAT_I[1]~input .bus_hold = "false";
defparam \ADC_BAT_I[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y29_N3
dffeas \ADC_Ibat[1] (
	.clk(!\ADC_BAT_I_EOC~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ADC_BAT_I[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADC_Ibat[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Ibat[1] .is_wysiwyg = "true";
defparam \ADC_Ibat[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X91_Y0_N94
stratixiv_io_ibuf \ADC_BAT_I[3]~input (
	.i(ADC_BAT_I[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADC_BAT_I[3]~input_o ));
// synopsys translate_off
defparam \ADC_BAT_I[3]~input .bus_hold = "false";
defparam \ADC_BAT_I[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y29_N21
dffeas \ADC_Ibat[3] (
	.clk(!\ADC_BAT_I_EOC~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ADC_BAT_I[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADC_Ibat[3]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Ibat[3] .is_wysiwyg = "true";
defparam \ADC_Ibat[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X119_Y29_N94
stratixiv_io_ibuf \ADC_BAT_I[2]~input (
	.i(ADC_BAT_I[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADC_BAT_I[2]~input_o ));
// synopsys translate_off
defparam \ADC_BAT_I[2]~input .bus_hold = "false";
defparam \ADC_BAT_I[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y29_N23
dffeas \ADC_Ibat[2] (
	.clk(!\ADC_BAT_I_EOC~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ADC_BAT_I[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADC_Ibat[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Ibat[2] .is_wysiwyg = "true";
defparam \ADC_Ibat[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X119_Y29_N32
stratixiv_io_ibuf \ADC_BAT_I[0]~input (
	.i(ADC_BAT_I[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADC_BAT_I[0]~input_o ));
// synopsys translate_off
defparam \ADC_BAT_I[0]~input .bus_hold = "false";
defparam \ADC_BAT_I[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y29_N19
dffeas \ADC_Ibat[0] (
	.clk(!\ADC_BAT_I_EOC~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ADC_BAT_I[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADC_Ibat[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Ibat[0] .is_wysiwyg = "true";
defparam \ADC_Ibat[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X78_Y28_N0
stratixiv_lcell_comb \sensing_Ibat_inst|Add0~2 (
// Equation(s):
// \sensing_Ibat_inst|Add0~2_cout  = CARRY(( ADC_Ibat[2] ) + ( ADC_Ibat[0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!ADC_Ibat[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!ADC_Ibat[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\sensing_Ibat_inst|Add0~2_cout ),
	.shareout());
// synopsys translate_off
defparam \sensing_Ibat_inst|Add0~2 .extended_lut = "off";
defparam \sensing_Ibat_inst|Add0~2 .lut_mask = 64'h0000FF0000003333;
defparam \sensing_Ibat_inst|Add0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X78_Y28_N2
stratixiv_lcell_comb \sensing_Ibat_inst|Add0~5 (
// Equation(s):
// \sensing_Ibat_inst|Add0~5_sumout  = SUM(( ADC_Ibat[1] ) + ( ADC_Ibat[3] ) + ( \sensing_Ibat_inst|Add0~2_cout  ))
// \sensing_Ibat_inst|Add0~6  = CARRY(( ADC_Ibat[1] ) + ( ADC_Ibat[3] ) + ( \sensing_Ibat_inst|Add0~2_cout  ))

	.dataa(!ADC_Ibat[1]),
	.datab(gnd),
	.datac(!ADC_Ibat[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sensing_Ibat_inst|Add0~2_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\sensing_Ibat_inst|Add0~5_sumout ),
	.cout(\sensing_Ibat_inst|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \sensing_Ibat_inst|Add0~5 .extended_lut = "off";
defparam \sensing_Ibat_inst|Add0~5 .lut_mask = 64'h0000F0F000005555;
defparam \sensing_Ibat_inst|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X76_Y37_N0
stratixiv_lcell_comb \sat_test|u_sat[0]~0 (
// Equation(s):
// \sat_test|u_sat[0]~0_combout  = ( \phi_control|count_reg [0] & ( (!\phi_control|count_reg [7] & ((!\phi_control|count_reg [6]) # ((!\phi_control|count_reg [5]) # (\hybrid_control_mixed_inst|Equal0~0_combout )))) ) )

	.dataa(!\phi_control|count_reg [6]),
	.datab(!\phi_control|count_reg [5]),
	.datac(!\phi_control|count_reg [7]),
	.datad(!\hybrid_control_mixed_inst|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\phi_control|count_reg [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sat_test|u_sat[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sat_test|u_sat[0]~0 .extended_lut = "off";
defparam \sat_test|u_sat[0]~0 .lut_mask = 64'h00000000E0F0E0F0;
defparam \sat_test|u_sat[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N1
stratixiv_io_ibuf \DSW[7]~input (
	.i(DSW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DSW[7]~input_o ));
// synopsys translate_off
defparam \DSW[7]~input .bus_hold = "false";
defparam \DSW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X85_Y0_N32
stratixiv_io_ibuf \DSW[4]~input (
	.i(DSW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DSW[4]~input_o ));
// synopsys translate_off
defparam \DSW[4]~input .bus_hold = "false";
defparam \DSW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X119_Y28_N63
stratixiv_io_ibuf \DSW[5]~input (
	.i(DSW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DSW[5]~input_o ));
// synopsys translate_off
defparam \DSW[5]~input .bus_hold = "false";
defparam \DSW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N1
stratixiv_io_ibuf \DSW[6]~input (
	.i(DSW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DSW[6]~input_o ));
// synopsys translate_off
defparam \DSW[6]~input .bus_hold = "false";
defparam \DSW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N63
stratixiv_io_ibuf \DSW[1]~input (
	.i(DSW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DSW[1]~input_o ));
// synopsys translate_off
defparam \DSW[1]~input .bus_hold = "false";
defparam \DSW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N63
stratixiv_io_ibuf \DSW[0]~input (
	.i(DSW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DSW[0]~input_o ));
// synopsys translate_off
defparam \DSW[0]~input .bus_hold = "false";
defparam \DSW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X78_Y26_N30
stratixiv_lcell_comb \SEG0~2 (
// Equation(s):
// \SEG0~2_combout  = ( !\DSW[0]~input_o  & ( (!\DSW[4]~input_o  & (!\DSW[5]~input_o  & (\DSW[6]~input_o  & !\DSW[1]~input_o ))) ) )

	.dataa(!\DSW[4]~input_o ),
	.datab(!\DSW[5]~input_o ),
	.datac(!\DSW[6]~input_o ),
	.datad(!\DSW[1]~input_o ),
	.datae(gnd),
	.dataf(!\DSW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG0~2 .extended_lut = "off";
defparam \SEG0~2 .lut_mask = 64'h0800080000000000;
defparam \SEG0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X77_Y30_N8
stratixiv_lcell_comb \SEG0~3 (
// Equation(s):
// \SEG0~3_combout  = ( \SEG0~2_combout  & ( !\DSW[7]~input_o  ) )

	.dataa(!\DSW[7]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SEG0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG0~3 .extended_lut = "off";
defparam \SEG0~3 .lut_mask = 64'h00000000AAAAAAAA;
defparam \SEG0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X84_Y30_N0
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[3].db_core|Add0~1 (
// Equation(s):
// \debounce_SWITCH_inst|DB[3].db_core|Add0~1_sumout  = SUM(( \debounce_SWITCH_inst|DB[3].db_core|counter [0] ) + ( VCC ) + ( !VCC ))
// \debounce_SWITCH_inst|DB[3].db_core|Add0~2  = CARRY(( \debounce_SWITCH_inst|DB[3].db_core|counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[3].db_core|counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[3].db_core|Add0~1_sumout ),
	.cout(\debounce_SWITCH_inst|DB[3].db_core|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~1 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X84_Y30_N22
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[3].db_core|Add0~45 (
// Equation(s):
// \debounce_SWITCH_inst|DB[3].db_core|Add0~45_sumout  = SUM(( \debounce_SWITCH_inst|DB[3].db_core|counter [11] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~42  ))
// \debounce_SWITCH_inst|DB[3].db_core|Add0~46  = CARRY(( \debounce_SWITCH_inst|DB[3].db_core|counter [11] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[3].db_core|counter [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[3].db_core|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[3].db_core|Add0~45_sumout ),
	.cout(\debounce_SWITCH_inst|DB[3].db_core|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~45 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X84_Y30_N24
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[3].db_core|Add0~49 (
// Equation(s):
// \debounce_SWITCH_inst|DB[3].db_core|Add0~49_sumout  = SUM(( \debounce_SWITCH_inst|DB[3].db_core|counter [12] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~46  ))
// \debounce_SWITCH_inst|DB[3].db_core|Add0~50  = CARRY(( \debounce_SWITCH_inst|DB[3].db_core|counter [12] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[3].db_core|counter [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[3].db_core|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[3].db_core|Add0~49_sumout ),
	.cout(\debounce_SWITCH_inst|DB[3].db_core|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~49 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y30_N25
dffeas \debounce_SWITCH_inst|DB[3].db_core|counter[12] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[3].db_core|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[3].db_core|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[12] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X84_Y30_N26
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[3].db_core|Add0~53 (
// Equation(s):
// \debounce_SWITCH_inst|DB[3].db_core|Add0~53_sumout  = SUM(( \debounce_SWITCH_inst|DB[3].db_core|counter [13] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~50  ))
// \debounce_SWITCH_inst|DB[3].db_core|Add0~54  = CARRY(( \debounce_SWITCH_inst|DB[3].db_core|counter [13] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[3].db_core|counter [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[3].db_core|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[3].db_core|Add0~53_sumout ),
	.cout(\debounce_SWITCH_inst|DB[3].db_core|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~53 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y30_N27
dffeas \debounce_SWITCH_inst|DB[3].db_core|counter[13] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[3].db_core|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[3].db_core|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[13] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X84_Y30_N28
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[3].db_core|Add0~57 (
// Equation(s):
// \debounce_SWITCH_inst|DB[3].db_core|Add0~57_sumout  = SUM(( \debounce_SWITCH_inst|DB[3].db_core|counter [14] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~54  ))
// \debounce_SWITCH_inst|DB[3].db_core|Add0~58  = CARRY(( \debounce_SWITCH_inst|DB[3].db_core|counter [14] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[3].db_core|counter [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[3].db_core|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[3].db_core|Add0~57_sumout ),
	.cout(\debounce_SWITCH_inst|DB[3].db_core|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~57 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y30_N29
dffeas \debounce_SWITCH_inst|DB[3].db_core|counter[14] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[3].db_core|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[3].db_core|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[14] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X84_Y30_N30
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[3].db_core|Add0~61 (
// Equation(s):
// \debounce_SWITCH_inst|DB[3].db_core|Add0~61_sumout  = SUM(( \debounce_SWITCH_inst|DB[3].db_core|counter [15] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~58  ))
// \debounce_SWITCH_inst|DB[3].db_core|Add0~62  = CARRY(( \debounce_SWITCH_inst|DB[3].db_core|counter [15] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[3].db_core|counter [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[3].db_core|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[3].db_core|Add0~61_sumout ),
	.cout(\debounce_SWITCH_inst|DB[3].db_core|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~61 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y30_N31
dffeas \debounce_SWITCH_inst|DB[3].db_core|counter[15] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[3].db_core|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[3].db_core|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[15] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X84_Y30_N32
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[3].db_core|Add0~65 (
// Equation(s):
// \debounce_SWITCH_inst|DB[3].db_core|Add0~65_sumout  = SUM(( \debounce_SWITCH_inst|DB[3].db_core|counter [16] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~62  ))
// \debounce_SWITCH_inst|DB[3].db_core|Add0~66  = CARRY(( \debounce_SWITCH_inst|DB[3].db_core|counter [16] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[3].db_core|counter [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[3].db_core|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[3].db_core|Add0~65_sumout ),
	.cout(\debounce_SWITCH_inst|DB[3].db_core|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~65 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y30_N33
dffeas \debounce_SWITCH_inst|DB[3].db_core|counter[16] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[3].db_core|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[3].db_core|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[16] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X84_Y30_N34
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[3].db_core|Add0~69 (
// Equation(s):
// \debounce_SWITCH_inst|DB[3].db_core|Add0~69_sumout  = SUM(( \debounce_SWITCH_inst|DB[3].db_core|counter [17] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~66  ))
// \debounce_SWITCH_inst|DB[3].db_core|Add0~70  = CARRY(( \debounce_SWITCH_inst|DB[3].db_core|counter [17] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[3].db_core|counter [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[3].db_core|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[3].db_core|Add0~69_sumout ),
	.cout(\debounce_SWITCH_inst|DB[3].db_core|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~69 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y30_N35
dffeas \debounce_SWITCH_inst|DB[3].db_core|counter[17] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[3].db_core|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[3].db_core|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[17] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X84_Y30_N36
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[3].db_core|Add0~73 (
// Equation(s):
// \debounce_SWITCH_inst|DB[3].db_core|Add0~73_sumout  = SUM(( \debounce_SWITCH_inst|DB[3].db_core|counter [18] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~70  ))
// \debounce_SWITCH_inst|DB[3].db_core|Add0~74  = CARRY(( \debounce_SWITCH_inst|DB[3].db_core|counter [18] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[3].db_core|counter [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[3].db_core|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[3].db_core|Add0~73_sumout ),
	.cout(\debounce_SWITCH_inst|DB[3].db_core|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~73 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y30_N37
dffeas \debounce_SWITCH_inst|DB[3].db_core|counter[18] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[3].db_core|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[3].db_core|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[18] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X84_Y30_N38
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[3].db_core|Add0~77 (
// Equation(s):
// \debounce_SWITCH_inst|DB[3].db_core|Add0~77_sumout  = SUM(( \debounce_SWITCH_inst|DB[3].db_core|counter [19] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~74  ))
// \debounce_SWITCH_inst|DB[3].db_core|Add0~78  = CARRY(( \debounce_SWITCH_inst|DB[3].db_core|counter [19] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[3].db_core|counter [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[3].db_core|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[3].db_core|Add0~77_sumout ),
	.cout(\debounce_SWITCH_inst|DB[3].db_core|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~77 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y30_N39
dffeas \debounce_SWITCH_inst|DB[3].db_core|counter[19] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[3].db_core|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[3].db_core|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[19] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X84_Y29_N0
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[3].db_core|Add0~81 (
// Equation(s):
// \debounce_SWITCH_inst|DB[3].db_core|Add0~81_sumout  = SUM(( \debounce_SWITCH_inst|DB[3].db_core|counter [20] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~78  ))
// \debounce_SWITCH_inst|DB[3].db_core|Add0~82  = CARRY(( \debounce_SWITCH_inst|DB[3].db_core|counter [20] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[3].db_core|counter [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[3].db_core|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[3].db_core|Add0~81_sumout ),
	.cout(\debounce_SWITCH_inst|DB[3].db_core|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~81 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y29_N1
dffeas \debounce_SWITCH_inst|DB[3].db_core|counter[20] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[3].db_core|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[3].db_core|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[20] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X84_Y29_N2
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[3].db_core|Add0~85 (
// Equation(s):
// \debounce_SWITCH_inst|DB[3].db_core|Add0~85_sumout  = SUM(( \debounce_SWITCH_inst|DB[3].db_core|counter [21] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~82  ))
// \debounce_SWITCH_inst|DB[3].db_core|Add0~86  = CARRY(( \debounce_SWITCH_inst|DB[3].db_core|counter [21] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[3].db_core|counter [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[3].db_core|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[3].db_core|Add0~85_sumout ),
	.cout(\debounce_SWITCH_inst|DB[3].db_core|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~85 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y29_N3
dffeas \debounce_SWITCH_inst|DB[3].db_core|counter[21] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[3].db_core|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[3].db_core|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[21] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X84_Y29_N4
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[3].db_core|Add0~89 (
// Equation(s):
// \debounce_SWITCH_inst|DB[3].db_core|Add0~89_sumout  = SUM(( \debounce_SWITCH_inst|DB[3].db_core|counter [22] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~86  ))
// \debounce_SWITCH_inst|DB[3].db_core|Add0~90  = CARRY(( \debounce_SWITCH_inst|DB[3].db_core|counter [22] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[3].db_core|counter [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[3].db_core|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[3].db_core|Add0~89_sumout ),
	.cout(\debounce_SWITCH_inst|DB[3].db_core|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~89 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y29_N5
dffeas \debounce_SWITCH_inst|DB[3].db_core|counter[22] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[3].db_core|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[3].db_core|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[22] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X84_Y29_N6
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[3].db_core|Add0~93 (
// Equation(s):
// \debounce_SWITCH_inst|DB[3].db_core|Add0~93_sumout  = SUM(( \debounce_SWITCH_inst|DB[3].db_core|counter [23] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~90  ))
// \debounce_SWITCH_inst|DB[3].db_core|Add0~94  = CARRY(( \debounce_SWITCH_inst|DB[3].db_core|counter [23] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[3].db_core|counter [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[3].db_core|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[3].db_core|Add0~93_sumout ),
	.cout(\debounce_SWITCH_inst|DB[3].db_core|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~93 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~93 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y29_N7
dffeas \debounce_SWITCH_inst|DB[3].db_core|counter[23] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[3].db_core|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[3].db_core|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[23] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X84_Y29_N8
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[3].db_core|Add0~97 (
// Equation(s):
// \debounce_SWITCH_inst|DB[3].db_core|Add0~97_sumout  = SUM(( \debounce_SWITCH_inst|DB[3].db_core|counter [24] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~94  ))
// \debounce_SWITCH_inst|DB[3].db_core|Add0~98  = CARRY(( \debounce_SWITCH_inst|DB[3].db_core|counter [24] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[3].db_core|counter [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[3].db_core|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[3].db_core|Add0~97_sumout ),
	.cout(\debounce_SWITCH_inst|DB[3].db_core|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~97 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y29_N9
dffeas \debounce_SWITCH_inst|DB[3].db_core|counter[24] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[3].db_core|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[3].db_core|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[24] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X84_Y29_N10
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[3].db_core|Add0~101 (
// Equation(s):
// \debounce_SWITCH_inst|DB[3].db_core|Add0~101_sumout  = SUM(( \debounce_SWITCH_inst|DB[3].db_core|counter [25] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~98  ))
// \debounce_SWITCH_inst|DB[3].db_core|Add0~102  = CARRY(( \debounce_SWITCH_inst|DB[3].db_core|counter [25] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[3].db_core|counter [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[3].db_core|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[3].db_core|Add0~101_sumout ),
	.cout(\debounce_SWITCH_inst|DB[3].db_core|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~101 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~101 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y29_N11
dffeas \debounce_SWITCH_inst|DB[3].db_core|counter[25] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[3].db_core|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[3].db_core|counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[25] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X84_Y29_N12
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[3].db_core|Add0~105 (
// Equation(s):
// \debounce_SWITCH_inst|DB[3].db_core|Add0~105_sumout  = SUM(( \debounce_SWITCH_inst|DB[3].db_core|counter [26] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~102  ))
// \debounce_SWITCH_inst|DB[3].db_core|Add0~106  = CARRY(( \debounce_SWITCH_inst|DB[3].db_core|counter [26] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[3].db_core|counter [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[3].db_core|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[3].db_core|Add0~105_sumout ),
	.cout(\debounce_SWITCH_inst|DB[3].db_core|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~105 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~105 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y29_N13
dffeas \debounce_SWITCH_inst|DB[3].db_core|counter[26] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[3].db_core|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[3].db_core|counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[26] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X84_Y29_N14
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[3].db_core|Add0~109 (
// Equation(s):
// \debounce_SWITCH_inst|DB[3].db_core|Add0~109_sumout  = SUM(( \debounce_SWITCH_inst|DB[3].db_core|counter [27] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~106  ))
// \debounce_SWITCH_inst|DB[3].db_core|Add0~110  = CARRY(( \debounce_SWITCH_inst|DB[3].db_core|counter [27] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[3].db_core|counter [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[3].db_core|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[3].db_core|Add0~109_sumout ),
	.cout(\debounce_SWITCH_inst|DB[3].db_core|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~109 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~109 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y29_N15
dffeas \debounce_SWITCH_inst|DB[3].db_core|counter[27] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[3].db_core|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[3].db_core|counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[27] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X84_Y29_N16
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[3].db_core|Add0~113 (
// Equation(s):
// \debounce_SWITCH_inst|DB[3].db_core|Add0~113_sumout  = SUM(( \debounce_SWITCH_inst|DB[3].db_core|counter [28] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~110  ))
// \debounce_SWITCH_inst|DB[3].db_core|Add0~114  = CARRY(( \debounce_SWITCH_inst|DB[3].db_core|counter [28] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[3].db_core|counter [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[3].db_core|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[3].db_core|Add0~113_sumout ),
	.cout(\debounce_SWITCH_inst|DB[3].db_core|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~113 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~113 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y29_N17
dffeas \debounce_SWITCH_inst|DB[3].db_core|counter[28] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[3].db_core|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[3].db_core|counter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[28] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X84_Y29_N18
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[3].db_core|Add0~117 (
// Equation(s):
// \debounce_SWITCH_inst|DB[3].db_core|Add0~117_sumout  = SUM(( \debounce_SWITCH_inst|DB[3].db_core|counter [29] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~114  ))
// \debounce_SWITCH_inst|DB[3].db_core|Add0~118  = CARRY(( \debounce_SWITCH_inst|DB[3].db_core|counter [29] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[3].db_core|counter [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[3].db_core|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[3].db_core|Add0~117_sumout ),
	.cout(\debounce_SWITCH_inst|DB[3].db_core|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~117 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~117 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y29_N19
dffeas \debounce_SWITCH_inst|DB[3].db_core|counter[29] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[3].db_core|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[3].db_core|counter [29]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[29] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X84_Y29_N20
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[3].db_core|Add0~121 (
// Equation(s):
// \debounce_SWITCH_inst|DB[3].db_core|Add0~121_sumout  = SUM(( \debounce_SWITCH_inst|DB[3].db_core|counter [30] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~118  ))
// \debounce_SWITCH_inst|DB[3].db_core|Add0~122  = CARRY(( \debounce_SWITCH_inst|DB[3].db_core|counter [30] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[3].db_core|counter [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[3].db_core|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[3].db_core|Add0~121_sumout ),
	.cout(\debounce_SWITCH_inst|DB[3].db_core|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~121 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~121 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y29_N21
dffeas \debounce_SWITCH_inst|DB[3].db_core|counter[30] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[3].db_core|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[3].db_core|counter [30]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[30] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X84_Y29_N22
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[3].db_core|Add0~125 (
// Equation(s):
// \debounce_SWITCH_inst|DB[3].db_core|Add0~125_sumout  = SUM(( \debounce_SWITCH_inst|DB[3].db_core|counter [31] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[3].db_core|counter [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[3].db_core|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[3].db_core|Add0~125_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~125 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~125 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y29_N23
dffeas \debounce_SWITCH_inst|DB[3].db_core|counter[31] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[3].db_core|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[3].db_core|counter [31]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[31] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X84_Y29_N28
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~3 (
// Equation(s):
// \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~3_combout  = ( !\debounce_SWITCH_inst|DB[3].db_core|counter [31] & ( (!\debounce_SWITCH_inst|DB[3].db_core|counter [29] & (!\debounce_SWITCH_inst|DB[3].db_core|counter [27] & 
// (!\debounce_SWITCH_inst|DB[3].db_core|counter [30] & !\debounce_SWITCH_inst|DB[3].db_core|counter [28]))) ) )

	.dataa(!\debounce_SWITCH_inst|DB[3].db_core|counter [29]),
	.datab(!\debounce_SWITCH_inst|DB[3].db_core|counter [27]),
	.datac(!\debounce_SWITCH_inst|DB[3].db_core|counter [30]),
	.datad(!\debounce_SWITCH_inst|DB[3].db_core|counter [28]),
	.datae(!\debounce_SWITCH_inst|DB[3].db_core|counter [31]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~3 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~3 .lut_mask = 64'h8000000080000000;
defparam \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X84_Y29_N26
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~2 (
// Equation(s):
// \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~2_combout  = ( !\debounce_SWITCH_inst|DB[3].db_core|counter [15] & ( !\debounce_SWITCH_inst|DB[3].db_core|counter [14] & ( (!\debounce_SWITCH_inst|DB[3].db_core|counter [17] & 
// (!\debounce_SWITCH_inst|DB[3].db_core|counter [16] & (!\debounce_SWITCH_inst|DB[3].db_core|counter [13] & !\debounce_SWITCH_inst|DB[3].db_core|counter [24]))) ) ) )

	.dataa(!\debounce_SWITCH_inst|DB[3].db_core|counter [17]),
	.datab(!\debounce_SWITCH_inst|DB[3].db_core|counter [16]),
	.datac(!\debounce_SWITCH_inst|DB[3].db_core|counter [13]),
	.datad(!\debounce_SWITCH_inst|DB[3].db_core|counter [24]),
	.datae(!\debounce_SWITCH_inst|DB[3].db_core|counter [15]),
	.dataf(!\debounce_SWITCH_inst|DB[3].db_core|counter [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~2 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~2 .lut_mask = 64'h8000000000000000;
defparam \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X84_Y29_N32
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~4 (
// Equation(s):
// \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~4_combout  = ( !\debounce_SWITCH_inst|DB[3].db_core|counter [19] & ( !\debounce_SWITCH_inst|DB[3].db_core|counter [25] & ( (!\debounce_SWITCH_inst|DB[3].db_core|counter [22] & 
// (!\debounce_SWITCH_inst|DB[3].db_core|counter [23] & !\debounce_SWITCH_inst|DB[3].db_core|counter [20])) ) ) )

	.dataa(!\debounce_SWITCH_inst|DB[3].db_core|counter [22]),
	.datab(!\debounce_SWITCH_inst|DB[3].db_core|counter [23]),
	.datac(!\debounce_SWITCH_inst|DB[3].db_core|counter [20]),
	.datad(gnd),
	.datae(!\debounce_SWITCH_inst|DB[3].db_core|counter [19]),
	.dataf(!\debounce_SWITCH_inst|DB[3].db_core|counter [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~4 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~4 .lut_mask = 64'h8080000000000000;
defparam \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X84_Y29_N38
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~5 (
// Equation(s):
// \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~5_combout  = ( !\debounce_SWITCH_inst|DB[3].db_core|counter [18] & ( \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~4_combout  & ( (\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~3_combout  & 
// (\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~2_combout  & (!\debounce_SWITCH_inst|DB[3].db_core|counter [21] & !\debounce_SWITCH_inst|DB[3].db_core|counter [26]))) ) ) )

	.dataa(!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~3_combout ),
	.datab(!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~2_combout ),
	.datac(!\debounce_SWITCH_inst|DB[3].db_core|counter [21]),
	.datad(!\debounce_SWITCH_inst|DB[3].db_core|counter [26]),
	.datae(!\debounce_SWITCH_inst|DB[3].db_core|counter [18]),
	.dataf(!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~5 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~5 .lut_mask = 64'h0000000010000000;
defparam \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X83_Y30_N14
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[3].db_core|always0~0 (
// Equation(s):
// \debounce_SWITCH_inst|DB[3].db_core|always0~0_combout  = ( \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~5_combout  & ( (!\SW[3]~input_o  $ (\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q )) # 
// (\debounce_SWITCH_inst|DB[3].db_core|LessThan0~0_combout ) ) ) # ( !\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~5_combout  )

	.dataa(!\debounce_SWITCH_inst|DB[3].db_core|LessThan0~0_combout ),
	.datab(gnd),
	.datac(!\SW[3]~input_o ),
	.datad(!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ),
	.datae(gnd),
	.dataf(!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_SWITCH_inst|DB[3].db_core|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|always0~0 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[3].db_core|always0~0 .lut_mask = 64'hFFFFFFFFF55FF55F;
defparam \debounce_SWITCH_inst|DB[3].db_core|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y30_N1
dffeas \debounce_SWITCH_inst|DB[3].db_core|counter[0] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[3].db_core|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[3].db_core|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[0] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X84_Y30_N2
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[3].db_core|Add0~5 (
// Equation(s):
// \debounce_SWITCH_inst|DB[3].db_core|Add0~5_sumout  = SUM(( \debounce_SWITCH_inst|DB[3].db_core|counter [1] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~2  ))
// \debounce_SWITCH_inst|DB[3].db_core|Add0~6  = CARRY(( \debounce_SWITCH_inst|DB[3].db_core|counter [1] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[3].db_core|counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[3].db_core|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[3].db_core|Add0~5_sumout ),
	.cout(\debounce_SWITCH_inst|DB[3].db_core|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~5 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y30_N3
dffeas \debounce_SWITCH_inst|DB[3].db_core|counter[1] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[3].db_core|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[3].db_core|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[1] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X84_Y30_N4
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[3].db_core|Add0~9 (
// Equation(s):
// \debounce_SWITCH_inst|DB[3].db_core|Add0~9_sumout  = SUM(( \debounce_SWITCH_inst|DB[3].db_core|counter [2] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~6  ))
// \debounce_SWITCH_inst|DB[3].db_core|Add0~10  = CARRY(( \debounce_SWITCH_inst|DB[3].db_core|counter [2] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[3].db_core|counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[3].db_core|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[3].db_core|Add0~9_sumout ),
	.cout(\debounce_SWITCH_inst|DB[3].db_core|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~9 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y30_N5
dffeas \debounce_SWITCH_inst|DB[3].db_core|counter[2] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[3].db_core|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[3].db_core|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[2] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X84_Y30_N6
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[3].db_core|Add0~13 (
// Equation(s):
// \debounce_SWITCH_inst|DB[3].db_core|Add0~13_sumout  = SUM(( \debounce_SWITCH_inst|DB[3].db_core|counter [3] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~10  ))
// \debounce_SWITCH_inst|DB[3].db_core|Add0~14  = CARRY(( \debounce_SWITCH_inst|DB[3].db_core|counter [3] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[3].db_core|counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[3].db_core|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[3].db_core|Add0~13_sumout ),
	.cout(\debounce_SWITCH_inst|DB[3].db_core|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~13 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y30_N7
dffeas \debounce_SWITCH_inst|DB[3].db_core|counter[3] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[3].db_core|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[3].db_core|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[3] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X84_Y30_N8
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[3].db_core|Add0~17 (
// Equation(s):
// \debounce_SWITCH_inst|DB[3].db_core|Add0~17_sumout  = SUM(( \debounce_SWITCH_inst|DB[3].db_core|counter [4] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~14  ))
// \debounce_SWITCH_inst|DB[3].db_core|Add0~18  = CARRY(( \debounce_SWITCH_inst|DB[3].db_core|counter [4] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[3].db_core|counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[3].db_core|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[3].db_core|Add0~17_sumout ),
	.cout(\debounce_SWITCH_inst|DB[3].db_core|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~17 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y30_N9
dffeas \debounce_SWITCH_inst|DB[3].db_core|counter[4] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[3].db_core|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[3].db_core|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[4] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X84_Y30_N10
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[3].db_core|Add0~21 (
// Equation(s):
// \debounce_SWITCH_inst|DB[3].db_core|Add0~21_sumout  = SUM(( \debounce_SWITCH_inst|DB[3].db_core|counter [5] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~18  ))
// \debounce_SWITCH_inst|DB[3].db_core|Add0~22  = CARRY(( \debounce_SWITCH_inst|DB[3].db_core|counter [5] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[3].db_core|counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[3].db_core|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[3].db_core|Add0~21_sumout ),
	.cout(\debounce_SWITCH_inst|DB[3].db_core|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~21 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y30_N11
dffeas \debounce_SWITCH_inst|DB[3].db_core|counter[5] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[3].db_core|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[3].db_core|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[5] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X84_Y30_N12
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[3].db_core|Add0~25 (
// Equation(s):
// \debounce_SWITCH_inst|DB[3].db_core|Add0~25_sumout  = SUM(( \debounce_SWITCH_inst|DB[3].db_core|counter [6] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~22  ))
// \debounce_SWITCH_inst|DB[3].db_core|Add0~26  = CARRY(( \debounce_SWITCH_inst|DB[3].db_core|counter [6] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[3].db_core|counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[3].db_core|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[3].db_core|Add0~25_sumout ),
	.cout(\debounce_SWITCH_inst|DB[3].db_core|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~25 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y30_N13
dffeas \debounce_SWITCH_inst|DB[3].db_core|counter[6] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[3].db_core|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[3].db_core|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[6] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X84_Y30_N14
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[3].db_core|Add0~29 (
// Equation(s):
// \debounce_SWITCH_inst|DB[3].db_core|Add0~29_sumout  = SUM(( \debounce_SWITCH_inst|DB[3].db_core|counter [7] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~26  ))
// \debounce_SWITCH_inst|DB[3].db_core|Add0~30  = CARRY(( \debounce_SWITCH_inst|DB[3].db_core|counter [7] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[3].db_core|counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[3].db_core|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[3].db_core|Add0~29_sumout ),
	.cout(\debounce_SWITCH_inst|DB[3].db_core|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~29 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y30_N15
dffeas \debounce_SWITCH_inst|DB[3].db_core|counter[7] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[3].db_core|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[3].db_core|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[7] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X84_Y30_N16
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[3].db_core|Add0~33 (
// Equation(s):
// \debounce_SWITCH_inst|DB[3].db_core|Add0~33_sumout  = SUM(( \debounce_SWITCH_inst|DB[3].db_core|counter [8] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~30  ))
// \debounce_SWITCH_inst|DB[3].db_core|Add0~34  = CARRY(( \debounce_SWITCH_inst|DB[3].db_core|counter [8] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[3].db_core|counter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[3].db_core|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[3].db_core|Add0~33_sumout ),
	.cout(\debounce_SWITCH_inst|DB[3].db_core|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~33 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y30_N17
dffeas \debounce_SWITCH_inst|DB[3].db_core|counter[8] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[3].db_core|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[3].db_core|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[8] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X84_Y30_N18
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[3].db_core|Add0~37 (
// Equation(s):
// \debounce_SWITCH_inst|DB[3].db_core|Add0~37_sumout  = SUM(( \debounce_SWITCH_inst|DB[3].db_core|counter [9] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~34  ))
// \debounce_SWITCH_inst|DB[3].db_core|Add0~38  = CARRY(( \debounce_SWITCH_inst|DB[3].db_core|counter [9] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[3].db_core|counter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[3].db_core|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[3].db_core|Add0~37_sumout ),
	.cout(\debounce_SWITCH_inst|DB[3].db_core|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~37 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y30_N19
dffeas \debounce_SWITCH_inst|DB[3].db_core|counter[9] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[3].db_core|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[3].db_core|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[9] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X84_Y30_N20
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[3].db_core|Add0~41 (
// Equation(s):
// \debounce_SWITCH_inst|DB[3].db_core|Add0~41_sumout  = SUM(( \debounce_SWITCH_inst|DB[3].db_core|counter [10] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~38  ))
// \debounce_SWITCH_inst|DB[3].db_core|Add0~42  = CARRY(( \debounce_SWITCH_inst|DB[3].db_core|counter [10] ) + ( GND ) + ( \debounce_SWITCH_inst|DB[3].db_core|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[3].db_core|counter [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\debounce_SWITCH_inst|DB[3].db_core|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\debounce_SWITCH_inst|DB[3].db_core|Add0~41_sumout ),
	.cout(\debounce_SWITCH_inst|DB[3].db_core|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~41 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \debounce_SWITCH_inst|DB[3].db_core|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y30_N21
dffeas \debounce_SWITCH_inst|DB[3].db_core|counter[10] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[3].db_core|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[3].db_core|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[10] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y30_N23
dffeas \debounce_SWITCH_inst|DB[3].db_core|counter[11] (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[3].db_core|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\CPU_RESET~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\debounce_SWITCH_inst|DB[3].db_core|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[3].db_core|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[11] .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[3].db_core|counter[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X83_Y30_N16
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~1 (
// Equation(s):
// \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~1_combout  = ( \debounce_SWITCH_inst|DB[3].db_core|counter [9] & ( (\debounce_SWITCH_inst|DB[3].db_core|counter [8] & \debounce_SWITCH_inst|DB[3].db_core|counter [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\debounce_SWITCH_inst|DB[3].db_core|counter [8]),
	.datad(!\debounce_SWITCH_inst|DB[3].db_core|counter [7]),
	.datae(gnd),
	.dataf(!\debounce_SWITCH_inst|DB[3].db_core|counter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~1 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~1 .lut_mask = 64'h00000000000F000F;
defparam \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X83_Y30_N12
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~0 (
// Equation(s):
// \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~0_combout  = ( !\debounce_SWITCH_inst|DB[3].db_core|counter [4] & ( (!\debounce_SWITCH_inst|DB[3].db_core|counter [5] & !\debounce_SWITCH_inst|DB[3].db_core|counter [6]) ) )

	.dataa(gnd),
	.datab(!\debounce_SWITCH_inst|DB[3].db_core|counter [5]),
	.datac(!\debounce_SWITCH_inst|DB[3].db_core|counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\debounce_SWITCH_inst|DB[3].db_core|counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~0 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~0 .lut_mask = 64'hC0C0C0C000000000;
defparam \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X83_Y30_N20
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[3].db_core|LessThan0~0 (
// Equation(s):
// \debounce_SWITCH_inst|DB[3].db_core|LessThan0~0_combout  = ( \debounce_SWITCH_inst|DB[3].db_core|counter [10] & ( \debounce_SWITCH_inst|DB[3].db_core|counter [3] & ( \debounce_SWITCH_inst|DB[3].db_core|counter [12] ) ) ) # ( 
// !\debounce_SWITCH_inst|DB[3].db_core|counter [10] & ( \debounce_SWITCH_inst|DB[3].db_core|counter [3] & ( (\debounce_SWITCH_inst|DB[3].db_core|counter [12] & ((\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~1_combout ) # 
// (\debounce_SWITCH_inst|DB[3].db_core|counter [11]))) ) ) ) # ( \debounce_SWITCH_inst|DB[3].db_core|counter [10] & ( !\debounce_SWITCH_inst|DB[3].db_core|counter [3] & ( \debounce_SWITCH_inst|DB[3].db_core|counter [12] ) ) ) # ( 
// !\debounce_SWITCH_inst|DB[3].db_core|counter [10] & ( !\debounce_SWITCH_inst|DB[3].db_core|counter [3] & ( (\debounce_SWITCH_inst|DB[3].db_core|counter [12] & (((\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~1_combout  & 
// !\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~0_combout )) # (\debounce_SWITCH_inst|DB[3].db_core|counter [11]))) ) ) )

	.dataa(!\debounce_SWITCH_inst|DB[3].db_core|counter [11]),
	.datab(!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~1_combout ),
	.datac(!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~0_combout ),
	.datad(!\debounce_SWITCH_inst|DB[3].db_core|counter [12]),
	.datae(!\debounce_SWITCH_inst|DB[3].db_core|counter [10]),
	.dataf(!\debounce_SWITCH_inst|DB[3].db_core|counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_SWITCH_inst|DB[3].db_core|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|LessThan0~0 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[3].db_core|LessThan0~0 .lut_mask = 64'h007500FF007700FF;
defparam \debounce_SWITCH_inst|DB[3].db_core|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X83_Y30_N18
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~6 (
// Equation(s):
// \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~6_combout  = ( \CPU_RESET~input_o  & ( (!\debounce_SWITCH_inst|DB[3].db_core|counter [1] & (\debounce_SWITCH_inst|DB[3].db_core|counter [3] & (!\debounce_SWITCH_inst|DB[3].db_core|counter [2] & 
// \debounce_SWITCH_inst|DB[3].db_core|counter [12]))) ) )

	.dataa(!\debounce_SWITCH_inst|DB[3].db_core|counter [1]),
	.datab(!\debounce_SWITCH_inst|DB[3].db_core|counter [3]),
	.datac(!\debounce_SWITCH_inst|DB[3].db_core|counter [2]),
	.datad(!\debounce_SWITCH_inst|DB[3].db_core|counter [12]),
	.datae(gnd),
	.dataf(!\CPU_RESET~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~6 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~6 .lut_mask = 64'h0000000000200020;
defparam \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X83_Y30_N24
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~7 (
// Equation(s):
// \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~7_combout  = ( !\debounce_SWITCH_inst|DB[3].db_core|counter [10] & ( !\debounce_SWITCH_inst|DB[3].db_core|counter [0] & ( (!\debounce_SWITCH_inst|DB[3].db_core|counter [11] & 
// (\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~1_combout  & \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~6_combout )) ) ) )

	.dataa(!\debounce_SWITCH_inst|DB[3].db_core|counter [11]),
	.datab(!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~1_combout ),
	.datac(!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~6_combout ),
	.datad(gnd),
	.datae(!\debounce_SWITCH_inst|DB[3].db_core|counter [10]),
	.dataf(!\debounce_SWITCH_inst|DB[3].db_core|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~7 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~7 .lut_mask = 64'h0202000000000000;
defparam \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X83_Y30_N0
stratixiv_lcell_comb \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~8 (
// Equation(s):
// \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~8_combout  = ( \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q  & ( \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~5_combout  & ( (!\debounce_SWITCH_inst|DB[3].db_core|LessThan0~0_combout ) # 
// (((!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~0_combout ) # (!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~7_combout )) # (\SW[3]~input_o )) ) ) ) # ( !\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q  & ( 
// \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~5_combout  & ( (\debounce_SWITCH_inst|DB[3].db_core|LessThan0~0_combout  & (\SW[3]~input_o  & (\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~0_combout  & 
// \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~7_combout ))) ) ) ) # ( \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q  & ( !\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~5_combout  ) )

	.dataa(!\debounce_SWITCH_inst|DB[3].db_core|LessThan0~0_combout ),
	.datab(!\SW[3]~input_o ),
	.datac(!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~0_combout ),
	.datad(!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~7_combout ),
	.datae(!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ),
	.dataf(!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~8 .extended_lut = "off";
defparam \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~8 .lut_mask = 64'h0000FFFF0001FFFB;
defparam \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y30_N1
dffeas \debounce_SWITCH_inst|DB[3].db_core|r_switch_state (
	.clk(\PLL_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk ),
	.d(\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \debounce_SWITCH_inst|DB[3].db_core|r_switch_state .is_wysiwyg = "true";
defparam \debounce_SWITCH_inst|DB[3].db_core|r_switch_state .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X78_Y26_N0
stratixiv_lcell_comb \SEG0~0 (
// Equation(s):
// \SEG0~0_combout  = ( !\DSW[6]~input_o  & ( (!\DSW[4]~input_o  & (!\DSW[5]~input_o  & !\DSW[1]~input_o )) ) )

	.dataa(!\DSW[4]~input_o ),
	.datab(!\DSW[5]~input_o ),
	.datac(gnd),
	.datad(!\DSW[1]~input_o ),
	.datae(gnd),
	.dataf(!\DSW[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG0~0 .extended_lut = "off";
defparam \SEG0~0 .lut_mask = 64'h8800880000000000;
defparam \SEG0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X77_Y29_N16
stratixiv_lcell_comb \SEG0~1 (
// Equation(s):
// \SEG0~1_combout  = ( \SEG0~0_combout  & ( (\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q  & ((!\DSW[0]~input_o ) # (\DSW[7]~input_o ))) ) ) # ( !\SEG0~0_combout  & ( \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q  ) )

	.dataa(gnd),
	.datab(!\DSW[0]~input_o ),
	.datac(!\DSW[7]~input_o ),
	.datad(!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ),
	.datae(gnd),
	.dataf(!\SEG0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG0~1 .extended_lut = "off";
defparam \SEG0~1 .lut_mask = 64'h00FF00FF00CF00CF;
defparam \SEG0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y37_N36
stratixiv_lcell_comb \delta_control|dec2hex_inst|Mux3~0 (
// Equation(s):
// \delta_control|dec2hex_inst|Mux3~0_combout  = ( \delta_control|count_reg [5] & ( \delta_control|count_reg [3] & ( (!\delta_control|count_reg [4] & ((\delta_control|count_reg [2]))) # (\delta_control|count_reg [4] & (!\delta_control|count_reg [1] & 
// !\delta_control|count_reg [2])) ) ) ) # ( !\delta_control|count_reg [5] & ( \delta_control|count_reg [3] & ( (!\delta_control|count_reg [4] & (\delta_control|count_reg [1] & \delta_control|count_reg [2])) # (\delta_control|count_reg [4] & 
// ((!\delta_control|count_reg [2]))) ) ) ) # ( \delta_control|count_reg [5] & ( !\delta_control|count_reg [3] & ( (!\delta_control|count_reg [1] & (!\delta_control|count_reg [4] & \delta_control|count_reg [2])) # (\delta_control|count_reg [1] & 
// (!\delta_control|count_reg [4] $ (\delta_control|count_reg [2]))) ) ) ) # ( !\delta_control|count_reg [5] & ( !\delta_control|count_reg [3] & ( (!\delta_control|count_reg [4] & ((\delta_control|count_reg [2]))) # (\delta_control|count_reg [4] & 
// (!\delta_control|count_reg [1] & !\delta_control|count_reg [2])) ) ) )

	.dataa(!\delta_control|count_reg [1]),
	.datab(!\delta_control|count_reg [4]),
	.datac(!\delta_control|count_reg [2]),
	.datad(gnd),
	.datae(!\delta_control|count_reg [5]),
	.dataf(!\delta_control|count_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\delta_control|dec2hex_inst|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \delta_control|dec2hex_inst|Mux3~0 .extended_lut = "off";
defparam \delta_control|dec2hex_inst|Mux3~0 .lut_mask = 64'h2C2C494934342C2C;
defparam \delta_control|dec2hex_inst|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y37_N26
stratixiv_lcell_comb \delta_control|dec2hex_inst|Mux2~0 (
// Equation(s):
// \delta_control|dec2hex_inst|Mux2~0_combout  = ( \delta_control|count_reg [5] & ( \delta_control|count_reg [3] & ( !\delta_control|count_reg [1] $ (((!\delta_control|count_reg [4]) # (\delta_control|count_reg [2]))) ) ) ) # ( !\delta_control|count_reg [5] 
// & ( \delta_control|count_reg [3] & ( (!\delta_control|count_reg [1] & (!\delta_control|count_reg [4] & \delta_control|count_reg [2])) # (\delta_control|count_reg [1] & (\delta_control|count_reg [4] & !\delta_control|count_reg [2])) ) ) ) # ( 
// \delta_control|count_reg [5] & ( !\delta_control|count_reg [3] & ( (!\delta_control|count_reg [1] & ((!\delta_control|count_reg [4]) # (\delta_control|count_reg [2]))) ) ) ) # ( !\delta_control|count_reg [5] & ( !\delta_control|count_reg [3] & ( 
// !\delta_control|count_reg [1] $ (((!\delta_control|count_reg [4]) # (\delta_control|count_reg [2]))) ) ) )

	.dataa(!\delta_control|count_reg [1]),
	.datab(!\delta_control|count_reg [4]),
	.datac(gnd),
	.datad(!\delta_control|count_reg [2]),
	.datae(!\delta_control|count_reg [5]),
	.dataf(!\delta_control|count_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\delta_control|dec2hex_inst|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \delta_control|dec2hex_inst|Mux2~0 .extended_lut = "off";
defparam \delta_control|dec2hex_inst|Mux2~0 .lut_mask = 64'h665588AA11886655;
defparam \delta_control|dec2hex_inst|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y37_N2
stratixiv_lcell_comb \delta_control|dec2hex_inst|Mux4~0 (
// Equation(s):
// \delta_control|dec2hex_inst|Mux4~0_combout  = ( \delta_control|count_reg [5] & ( \delta_control|count_reg [3] & ( (\delta_control|count_reg [1] & (\delta_control|count_reg [4] & !\delta_control|count_reg [2])) ) ) ) # ( !\delta_control|count_reg [5] & ( 
// \delta_control|count_reg [3] & ( (!\delta_control|count_reg [1] & (!\delta_control|count_reg [4] $ (\delta_control|count_reg [2]))) ) ) ) # ( \delta_control|count_reg [5] & ( !\delta_control|count_reg [3] & ( (!\delta_control|count_reg [1] & 
// (\delta_control|count_reg [4] & !\delta_control|count_reg [2])) # (\delta_control|count_reg [1] & (!\delta_control|count_reg [4] & \delta_control|count_reg [2])) ) ) ) # ( !\delta_control|count_reg [5] & ( !\delta_control|count_reg [3] & ( 
// (\delta_control|count_reg [1] & (\delta_control|count_reg [4] & !\delta_control|count_reg [2])) ) ) )

	.dataa(!\delta_control|count_reg [1]),
	.datab(!\delta_control|count_reg [4]),
	.datac(gnd),
	.datad(!\delta_control|count_reg [2]),
	.datae(!\delta_control|count_reg [5]),
	.dataf(!\delta_control|count_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\delta_control|dec2hex_inst|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \delta_control|dec2hex_inst|Mux4~0 .extended_lut = "off";
defparam \delta_control|dec2hex_inst|Mux4~0 .lut_mask = 64'h1100224488221100;
defparam \delta_control|dec2hex_inst|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X78_Y29_N38
stratixiv_lcell_comb \delta_control|seven_segment_0_inst|WideOr6~0 (
// Equation(s):
// \delta_control|seven_segment_0_inst|WideOr6~0_combout  = ( \delta_control|dec2hex_inst|Mux4~0_combout  & ( (\delta_control|count_reg [0] & (!\delta_control|dec2hex_inst|Mux3~0_combout  $ (!\delta_control|dec2hex_inst|Mux2~0_combout ))) ) ) # ( 
// !\delta_control|dec2hex_inst|Mux4~0_combout  & ( (!\delta_control|dec2hex_inst|Mux2~0_combout  & (!\delta_control|dec2hex_inst|Mux3~0_combout  $ (!\delta_control|count_reg [0]))) ) )

	.dataa(!\delta_control|dec2hex_inst|Mux3~0_combout ),
	.datab(gnd),
	.datac(!\delta_control|dec2hex_inst|Mux2~0_combout ),
	.datad(!\delta_control|count_reg [0]),
	.datae(gnd),
	.dataf(!\delta_control|dec2hex_inst|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\delta_control|seven_segment_0_inst|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \delta_control|seven_segment_0_inst|WideOr6~0 .extended_lut = "off";
defparam \delta_control|seven_segment_0_inst|WideOr6~0 .lut_mask = 64'h50A050A0005A005A;
defparam \delta_control|seven_segment_0_inst|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X81_Y0_N63
stratixiv_io_ibuf \ADC_BAT_I[4]~input (
	.i(ADC_BAT_I[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADC_BAT_I[4]~input_o ));
// synopsys translate_off
defparam \ADC_BAT_I[4]~input .bus_hold = "false";
defparam \ADC_BAT_I[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X80_Y26_N31
dffeas \ADC_Ibat[4] (
	.clk(!\ADC_BAT_I_EOC~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ADC_BAT_I[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADC_Ibat[4]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Ibat[4] .is_wysiwyg = "true";
defparam \ADC_Ibat[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X119_Y26_N63
stratixiv_io_ibuf \ADC_BAT_I[6]~input (
	.i(ADC_BAT_I[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADC_BAT_I[6]~input_o ));
// synopsys translate_off
defparam \ADC_BAT_I[6]~input .bus_hold = "false";
defparam \ADC_BAT_I[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X80_Y26_N39
dffeas \ADC_Ibat[6] (
	.clk(!\ADC_BAT_I_EOC~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ADC_BAT_I[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADC_Ibat[6]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Ibat[6] .is_wysiwyg = "true";
defparam \ADC_Ibat[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X79_Y0_N32
stratixiv_io_ibuf \ADC_BAT_I[5]~input (
	.i(ADC_BAT_I[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADC_BAT_I[5]~input_o ));
// synopsys translate_off
defparam \ADC_BAT_I[5]~input .bus_hold = "false";
defparam \ADC_BAT_I[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X80_Y26_N7
dffeas \ADC_Ibat[5] (
	.clk(!\ADC_BAT_I_EOC~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ADC_BAT_I[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADC_Ibat[5]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Ibat[5] .is_wysiwyg = "true";
defparam \ADC_Ibat[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X78_Y28_N4
stratixiv_lcell_comb \sensing_Ibat_inst|Add0~9 (
// Equation(s):
// \sensing_Ibat_inst|Add0~9_sumout  = SUM(( ADC_Ibat[2] ) + ( ADC_Ibat[4] ) + ( \sensing_Ibat_inst|Add0~6  ))
// \sensing_Ibat_inst|Add0~10  = CARRY(( ADC_Ibat[2] ) + ( ADC_Ibat[4] ) + ( \sensing_Ibat_inst|Add0~6  ))

	.dataa(gnd),
	.datab(!ADC_Ibat[2]),
	.datac(!ADC_Ibat[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sensing_Ibat_inst|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sensing_Ibat_inst|Add0~9_sumout ),
	.cout(\sensing_Ibat_inst|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \sensing_Ibat_inst|Add0~9 .extended_lut = "off";
defparam \sensing_Ibat_inst|Add0~9 .lut_mask = 64'h0000F0F000003333;
defparam \sensing_Ibat_inst|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X78_Y28_N6
stratixiv_lcell_comb \sensing_Ibat_inst|Add0~13 (
// Equation(s):
// \sensing_Ibat_inst|Add0~13_sumout  = SUM(( ADC_Ibat[3] ) + ( ADC_Ibat[5] ) + ( \sensing_Ibat_inst|Add0~10  ))
// \sensing_Ibat_inst|Add0~14  = CARRY(( ADC_Ibat[3] ) + ( ADC_Ibat[5] ) + ( \sensing_Ibat_inst|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!ADC_Ibat[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!ADC_Ibat[5]),
	.datag(gnd),
	.cin(\sensing_Ibat_inst|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sensing_Ibat_inst|Add0~13_sumout ),
	.cout(\sensing_Ibat_inst|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \sensing_Ibat_inst|Add0~13 .extended_lut = "off";
defparam \sensing_Ibat_inst|Add0~13 .lut_mask = 64'h0000FF0000000F0F;
defparam \sensing_Ibat_inst|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X78_Y28_N8
stratixiv_lcell_comb \sensing_Ibat_inst|Add0~17 (
// Equation(s):
// \sensing_Ibat_inst|Add0~17_sumout  = SUM(( ADC_Ibat[4] ) + ( ADC_Ibat[6] ) + ( \sensing_Ibat_inst|Add0~14  ))
// \sensing_Ibat_inst|Add0~18  = CARRY(( ADC_Ibat[4] ) + ( ADC_Ibat[6] ) + ( \sensing_Ibat_inst|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!ADC_Ibat[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!ADC_Ibat[6]),
	.datag(gnd),
	.cin(\sensing_Ibat_inst|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sensing_Ibat_inst|Add0~17_sumout ),
	.cout(\sensing_Ibat_inst|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \sensing_Ibat_inst|Add0~17 .extended_lut = "off";
defparam \sensing_Ibat_inst|Add0~17 .lut_mask = 64'h0000FF0000000F0F;
defparam \sensing_Ibat_inst|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N94
stratixiv_io_ibuf \ADC_BAT_I[7]~input (
	.i(ADC_BAT_I[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADC_BAT_I[7]~input_o ));
// synopsys translate_off
defparam \ADC_BAT_I[7]~input .bus_hold = "false";
defparam \ADC_BAT_I[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X80_Y26_N9
dffeas \ADC_Ibat[7] (
	.clk(!\ADC_BAT_I_EOC~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ADC_BAT_I[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADC_Ibat[7]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Ibat[7] .is_wysiwyg = "true";
defparam \ADC_Ibat[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X78_Y28_N10
stratixiv_lcell_comb \sensing_Ibat_inst|Add0~21 (
// Equation(s):
// \sensing_Ibat_inst|Add0~21_sumout  = SUM(( ADC_Ibat[5] ) + ( ADC_Ibat[7] ) + ( \sensing_Ibat_inst|Add0~18  ))
// \sensing_Ibat_inst|Add0~22  = CARRY(( ADC_Ibat[5] ) + ( ADC_Ibat[7] ) + ( \sensing_Ibat_inst|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!ADC_Ibat[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!ADC_Ibat[7]),
	.datag(gnd),
	.cin(\sensing_Ibat_inst|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sensing_Ibat_inst|Add0~21_sumout ),
	.cout(\sensing_Ibat_inst|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \sensing_Ibat_inst|Add0~21 .extended_lut = "off";
defparam \sensing_Ibat_inst|Add0~21 .lut_mask = 64'h0000FF0000000F0F;
defparam \sensing_Ibat_inst|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X78_Y28_N12
stratixiv_lcell_comb \sensing_Ibat_inst|Add0~25 (
// Equation(s):
// \sensing_Ibat_inst|Add0~25_sumout  = SUM(( GND ) + ( ADC_Ibat[6] ) + ( \sensing_Ibat_inst|Add0~22  ))
// \sensing_Ibat_inst|Add0~26  = CARRY(( GND ) + ( ADC_Ibat[6] ) + ( \sensing_Ibat_inst|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!ADC_Ibat[6]),
	.datag(gnd),
	.cin(\sensing_Ibat_inst|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sensing_Ibat_inst|Add0~25_sumout ),
	.cout(\sensing_Ibat_inst|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \sensing_Ibat_inst|Add0~25 .extended_lut = "off";
defparam \sensing_Ibat_inst|Add0~25 .lut_mask = 64'h0000FF0000000000;
defparam \sensing_Ibat_inst|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X78_Y28_N14
stratixiv_lcell_comb \sensing_Ibat_inst|Add0~29 (
// Equation(s):
// \sensing_Ibat_inst|Add0~29_sumout  = SUM(( GND ) + ( ADC_Ibat[7] ) + ( \sensing_Ibat_inst|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!ADC_Ibat[7]),
	.datag(gnd),
	.cin(\sensing_Ibat_inst|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sensing_Ibat_inst|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Ibat_inst|Add0~29 .extended_lut = "off";
defparam \sensing_Ibat_inst|Add0~29 .lut_mask = 64'h0000FF0000000000;
defparam \sensing_Ibat_inst|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X78_Y28_N26
stratixiv_lcell_comb \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux4~0 (
// Equation(s):
// \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux4~0_combout  = ( \sensing_Ibat_inst|Add0~9_sumout  & ( \sensing_Ibat_inst|Add0~21_sumout  & ( (!\sensing_Ibat_inst|Add0~29_sumout  & (!\sensing_Ibat_inst|Add0~13_sumout  & (!\sensing_Ibat_inst|Add0~17_sumout 
//  $ (\sensing_Ibat_inst|Add0~25_sumout )))) ) ) ) # ( !\sensing_Ibat_inst|Add0~9_sumout  & ( \sensing_Ibat_inst|Add0~21_sumout  & ( (!\sensing_Ibat_inst|Add0~17_sumout  & (!\sensing_Ibat_inst|Add0~29_sumout  & (!\sensing_Ibat_inst|Add0~13_sumout  & 
// \sensing_Ibat_inst|Add0~25_sumout ))) # (\sensing_Ibat_inst|Add0~17_sumout  & (!\sensing_Ibat_inst|Add0~25_sumout  & (!\sensing_Ibat_inst|Add0~29_sumout  $ (!\sensing_Ibat_inst|Add0~13_sumout )))) ) ) ) # ( \sensing_Ibat_inst|Add0~9_sumout  & ( 
// !\sensing_Ibat_inst|Add0~21_sumout  & ( (!\sensing_Ibat_inst|Add0~17_sumout  & (\sensing_Ibat_inst|Add0~25_sumout  & (!\sensing_Ibat_inst|Add0~29_sumout  $ (!\sensing_Ibat_inst|Add0~13_sumout )))) # (\sensing_Ibat_inst|Add0~17_sumout  & 
// (\sensing_Ibat_inst|Add0~29_sumout  & (\sensing_Ibat_inst|Add0~13_sumout  & !\sensing_Ibat_inst|Add0~25_sumout ))) ) ) ) # ( !\sensing_Ibat_inst|Add0~9_sumout  & ( !\sensing_Ibat_inst|Add0~21_sumout  & ( (!\sensing_Ibat_inst|Add0~25_sumout  & 
// ((!\sensing_Ibat_inst|Add0~17_sumout  & (\sensing_Ibat_inst|Add0~29_sumout  & \sensing_Ibat_inst|Add0~13_sumout )) # (\sensing_Ibat_inst|Add0~17_sumout  & (!\sensing_Ibat_inst|Add0~29_sumout  & !\sensing_Ibat_inst|Add0~13_sumout )))) ) ) )

	.dataa(!\sensing_Ibat_inst|Add0~17_sumout ),
	.datab(!\sensing_Ibat_inst|Add0~29_sumout ),
	.datac(!\sensing_Ibat_inst|Add0~13_sumout ),
	.datad(!\sensing_Ibat_inst|Add0~25_sumout ),
	.datae(!\sensing_Ibat_inst|Add0~9_sumout ),
	.dataf(!\sensing_Ibat_inst|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux4~0 .extended_lut = "off";
defparam \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux4~0 .lut_mask = 64'h4200012814808040;
defparam \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X78_Y28_N18
stratixiv_lcell_comb \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux2~0 (
// Equation(s):
// \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux2~0_combout  = ( \sensing_Ibat_inst|Add0~9_sumout  & ( \sensing_Ibat_inst|Add0~21_sumout  & ( (!\sensing_Ibat_inst|Add0~17_sumout  & (!\sensing_Ibat_inst|Add0~25_sumout  & ((\sensing_Ibat_inst|Add0~13_sumout 
// ) # (\sensing_Ibat_inst|Add0~29_sumout )))) # (\sensing_Ibat_inst|Add0~17_sumout  & (!\sensing_Ibat_inst|Add0~29_sumout  & (!\sensing_Ibat_inst|Add0~13_sumout  $ (\sensing_Ibat_inst|Add0~25_sumout )))) ) ) ) # ( !\sensing_Ibat_inst|Add0~9_sumout  & ( 
// \sensing_Ibat_inst|Add0~21_sumout  & ( (!\sensing_Ibat_inst|Add0~17_sumout  & (!\sensing_Ibat_inst|Add0~29_sumout  & (!\sensing_Ibat_inst|Add0~13_sumout  $ (\sensing_Ibat_inst|Add0~25_sumout )))) # (\sensing_Ibat_inst|Add0~17_sumout  & 
// ((!\sensing_Ibat_inst|Add0~29_sumout  & (!\sensing_Ibat_inst|Add0~13_sumout  & \sensing_Ibat_inst|Add0~25_sumout )) # (\sensing_Ibat_inst|Add0~29_sumout  & (\sensing_Ibat_inst|Add0~13_sumout  & !\sensing_Ibat_inst|Add0~25_sumout )))) ) ) ) # ( 
// \sensing_Ibat_inst|Add0~9_sumout  & ( !\sensing_Ibat_inst|Add0~21_sumout  & ( (!\sensing_Ibat_inst|Add0~17_sumout  & (!\sensing_Ibat_inst|Add0~25_sumout  & ((!\sensing_Ibat_inst|Add0~29_sumout ) # (!\sensing_Ibat_inst|Add0~13_sumout )))) # 
// (\sensing_Ibat_inst|Add0~17_sumout  & (!\sensing_Ibat_inst|Add0~29_sumout  & ((\sensing_Ibat_inst|Add0~25_sumout )))) ) ) ) # ( !\sensing_Ibat_inst|Add0~9_sumout  & ( !\sensing_Ibat_inst|Add0~21_sumout  & ( (!\sensing_Ibat_inst|Add0~17_sumout  & 
// (\sensing_Ibat_inst|Add0~25_sumout  & ((!\sensing_Ibat_inst|Add0~29_sumout ) # (!\sensing_Ibat_inst|Add0~13_sumout )))) # (\sensing_Ibat_inst|Add0~17_sumout  & (!\sensing_Ibat_inst|Add0~25_sumout  & ((\sensing_Ibat_inst|Add0~13_sumout ) # 
// (\sensing_Ibat_inst|Add0~29_sumout )))) ) ) )

	.dataa(!\sensing_Ibat_inst|Add0~17_sumout ),
	.datab(!\sensing_Ibat_inst|Add0~29_sumout ),
	.datac(!\sensing_Ibat_inst|Add0~13_sumout ),
	.datad(!\sensing_Ibat_inst|Add0~25_sumout ),
	.datae(!\sensing_Ibat_inst|Add0~9_sumout ),
	.dataf(!\sensing_Ibat_inst|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux2~0 .extended_lut = "off";
defparam \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux2~0 .lut_mask = 64'h15A8A84481486A04;
defparam \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X78_Y28_N30
stratixiv_lcell_comb \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux3~0 (
// Equation(s):
// \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux3~0_combout  = ( \sensing_Ibat_inst|Add0~9_sumout  & ( \sensing_Ibat_inst|Add0~21_sumout  & ( (!\sensing_Ibat_inst|Add0~17_sumout  & (\sensing_Ibat_inst|Add0~13_sumout  & (!\sensing_Ibat_inst|Add0~29_sumout  
// $ (!\sensing_Ibat_inst|Add0~25_sumout )))) # (\sensing_Ibat_inst|Add0~17_sumout  & (!\sensing_Ibat_inst|Add0~25_sumout  & (!\sensing_Ibat_inst|Add0~29_sumout  $ (\sensing_Ibat_inst|Add0~13_sumout )))) ) ) ) # ( !\sensing_Ibat_inst|Add0~9_sumout  & ( 
// \sensing_Ibat_inst|Add0~21_sumout  & ( (!\sensing_Ibat_inst|Add0~17_sumout  & (!\sensing_Ibat_inst|Add0~25_sumout  & (!\sensing_Ibat_inst|Add0~29_sumout  $ (\sensing_Ibat_inst|Add0~13_sumout )))) # (\sensing_Ibat_inst|Add0~17_sumout  & 
// (!\sensing_Ibat_inst|Add0~29_sumout  & (!\sensing_Ibat_inst|Add0~13_sumout ))) ) ) ) # ( \sensing_Ibat_inst|Add0~9_sumout  & ( !\sensing_Ibat_inst|Add0~21_sumout  & ( (!\sensing_Ibat_inst|Add0~29_sumout  & (!\sensing_Ibat_inst|Add0~13_sumout  $ 
// (((!\sensing_Ibat_inst|Add0~25_sumout ) # (\sensing_Ibat_inst|Add0~17_sumout ))))) # (\sensing_Ibat_inst|Add0~29_sumout  & (((!\sensing_Ibat_inst|Add0~13_sumout  & !\sensing_Ibat_inst|Add0~25_sumout )))) ) ) ) # ( !\sensing_Ibat_inst|Add0~9_sumout  & ( 
// !\sensing_Ibat_inst|Add0~21_sumout  & ( (!\sensing_Ibat_inst|Add0~17_sumout  & (!\sensing_Ibat_inst|Add0~29_sumout  $ ((!\sensing_Ibat_inst|Add0~13_sumout )))) # (\sensing_Ibat_inst|Add0~17_sumout  & (\sensing_Ibat_inst|Add0~13_sumout  & 
// (!\sensing_Ibat_inst|Add0~29_sumout  $ (!\sensing_Ibat_inst|Add0~25_sumout )))) ) ) )

	.dataa(!\sensing_Ibat_inst|Add0~17_sumout ),
	.datab(!\sensing_Ibat_inst|Add0~29_sumout ),
	.datac(!\sensing_Ibat_inst|Add0~13_sumout ),
	.datad(!\sensing_Ibat_inst|Add0~25_sumout ),
	.datae(!\sensing_Ibat_inst|Add0~9_sumout ),
	.dataf(!\sensing_Ibat_inst|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux3~0 .extended_lut = "off";
defparam \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux3~0 .lut_mask = 64'h292C3C84C2404308;
defparam \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X78_Y29_N10
stratixiv_lcell_comb \sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr6~0 (
// Equation(s):
// \sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr6~0_combout  = ( \sensing_Ibat_inst|Add0~5_sumout  & ( (!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux4~0_combout  & (!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux2~0_combout  & 
// !\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux3~0_combout )) # (\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux4~0_combout  & (!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux2~0_combout  $ 
// (!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux3~0_combout ))) ) ) # ( !\sensing_Ibat_inst|Add0~5_sumout  & ( (!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux4~0_combout  & (!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux2~0_combout  & 
// \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux3~0_combout )) ) )

	.dataa(!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux4~0_combout ),
	.datab(gnd),
	.datac(!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux2~0_combout ),
	.datad(!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux3~0_combout ),
	.datae(gnd),
	.dataf(!\sensing_Ibat_inst|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr6~0 .extended_lut = "off";
defparam \sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr6~0 .lut_mask = 64'h00A000A0A550A550;
defparam \sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X78_Y26_N24
stratixiv_lcell_comb \SEG0~6 (
// Equation(s):
// \SEG0~6_combout  = ( \DSW[6]~input_o  & ( (!\DSW[4]~input_o  & (!\DSW[5]~input_o  & (!\DSW[0]~input_o  & !\DSW[1]~input_o ))) ) ) # ( !\DSW[6]~input_o  & ( (!\DSW[4]~input_o  & (!\DSW[5]~input_o  & (!\DSW[0]~input_o  & \DSW[1]~input_o ))) ) )

	.dataa(!\DSW[4]~input_o ),
	.datab(!\DSW[5]~input_o ),
	.datac(!\DSW[0]~input_o ),
	.datad(!\DSW[1]~input_o ),
	.datae(gnd),
	.dataf(!\DSW[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG0~6 .extended_lut = "off";
defparam \SEG0~6 .lut_mask = 64'h0080008080008000;
defparam \SEG0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X78_Y26_N28
stratixiv_lcell_comb \SEG1~0 (
// Equation(s):
// \SEG1~0_combout  = ( !\DSW[6]~input_o  & ( (!\DSW[4]~input_o  & (!\DSW[5]~input_o  & (!\DSW[0]~input_o  & !\DSW[1]~input_o ))) ) )

	.dataa(!\DSW[4]~input_o ),
	.datab(!\DSW[5]~input_o ),
	.datac(!\DSW[0]~input_o ),
	.datad(!\DSW[1]~input_o ),
	.datae(gnd),
	.dataf(!\DSW[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG1~0 .extended_lut = "off";
defparam \SEG1~0 .lut_mask = 64'h8000800000000000;
defparam \SEG1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X77_Y29_N12
stratixiv_lcell_comb \SEG0~4 (
// Equation(s):
// \SEG0~4_combout  = ( \SEG1~0_combout  & ( (!\DSW[7]~input_o  & \SEG0~2_combout ) ) ) # ( !\SEG1~0_combout  & ( (!\DSW[7]~input_o  & ((\SEG0~2_combout ))) # (\DSW[7]~input_o  & (\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q )) ) )

	.dataa(!\DSW[7]~input_o ),
	.datab(!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ),
	.datac(gnd),
	.datad(!\SEG0~2_combout ),
	.datae(gnd),
	.dataf(!\SEG1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG0~4 .extended_lut = "off";
defparam \SEG0~4 .lut_mask = 64'h11BB11BB00AA00AA;
defparam \SEG0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X77_Y28_N18
stratixiv_lcell_comb \SEG0~5 (
// Equation(s):
// \SEG0~5_combout  = ( \DSW[7]~input_o  & ( (!\SEG1~0_combout  & \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ) ) ) # ( !\DSW[7]~input_o  & ( !\SEG0~2_combout  ) )

	.dataa(!\SEG0~2_combout ),
	.datab(!\SEG1~0_combout ),
	.datac(gnd),
	.datad(!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ),
	.datae(gnd),
	.dataf(!\DSW[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG0~5 .extended_lut = "off";
defparam \SEG0~5 .lut_mask = 64'hAAAAAAAA00CC00CC;
defparam \SEG0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X78_Y26_N26
stratixiv_lcell_comb \SEG0~7 (
// Equation(s):
// \SEG0~7_combout  = ( !\DSW[0]~input_o  & ( (!\DSW[4]~input_o  & ((!\DSW[5]~input_o  & (!\DSW[6]~input_o  $ (!\DSW[1]~input_o ))) # (\DSW[5]~input_o  & (!\DSW[6]~input_o  & !\DSW[1]~input_o )))) # (\DSW[4]~input_o  & (!\DSW[5]~input_o  & (!\DSW[6]~input_o  
// & !\DSW[1]~input_o ))) ) )

	.dataa(!\DSW[4]~input_o ),
	.datab(!\DSW[5]~input_o ),
	.datac(!\DSW[6]~input_o ),
	.datad(!\DSW[1]~input_o ),
	.datae(gnd),
	.dataf(!\DSW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG0~7 .extended_lut = "off";
defparam \SEG0~7 .lut_mask = 64'h6880688000000000;
defparam \SEG0~7 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X0_Y44_N32
stratixiv_io_ibuf \ADC_BAT_V_EOC~input (
	.i(ADC_BAT_V_EOC),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADC_BAT_V_EOC~input_o ));
// synopsys translate_off
defparam \ADC_BAT_V_EOC~input .bus_hold = "false";
defparam \ADC_BAT_V_EOC~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G0
stratixiv_clkena \ADC_BAT_V_EOC~inputclkctrl (
	.inclk(\ADC_BAT_V_EOC~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\ADC_BAT_V_EOC~inputclkctrl_outclk ),
	.enaout());
// synopsys translate_off
defparam \ADC_BAT_V_EOC~inputclkctrl .clock_type = "global clock";
defparam \ADC_BAT_V_EOC~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X119_Y29_N63
stratixiv_io_ibuf \ADC_BAT_V[1]~input (
	.i(ADC_BAT_V[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADC_BAT_V[1]~input_o ));
// synopsys translate_off
defparam \ADC_BAT_V[1]~input .bus_hold = "false";
defparam \ADC_BAT_V[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y29_N1
dffeas \ADC_Vbat[1] (
	.clk(!\ADC_BAT_V_EOC~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ADC_BAT_V[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADC_Vbat[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Vbat[1] .is_wysiwyg = "true";
defparam \ADC_Vbat[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X119_Y29_N1
stratixiv_io_ibuf \ADC_BAT_V[2]~input (
	.i(ADC_BAT_V[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADC_BAT_V[2]~input_o ));
// synopsys translate_off
defparam \ADC_BAT_V[2]~input .bus_hold = "false";
defparam \ADC_BAT_V[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y29_N35
dffeas \ADC_Vbat[2] (
	.clk(!\ADC_BAT_V_EOC~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ADC_BAT_V[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADC_Vbat[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Vbat[2] .is_wysiwyg = "true";
defparam \ADC_Vbat[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X92_Y0_N1
stratixiv_io_ibuf \ADC_BAT_V[0]~input (
	.i(ADC_BAT_V[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADC_BAT_V[0]~input_o ));
// synopsys translate_off
defparam \ADC_BAT_V[0]~input .bus_hold = "false";
defparam \ADC_BAT_V[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y29_N37
dffeas \ADC_Vbat[0] (
	.clk(!\ADC_BAT_V_EOC~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ADC_BAT_V[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADC_Vbat[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Vbat[0] .is_wysiwyg = "true";
defparam \ADC_Vbat[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X91_Y0_N63
stratixiv_io_ibuf \ADC_BAT_V[3]~input (
	.i(ADC_BAT_V[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADC_BAT_V[3]~input_o ));
// synopsys translate_off
defparam \ADC_BAT_V[3]~input .bus_hold = "false";
defparam \ADC_BAT_V[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X83_Y29_N17
dffeas \ADC_Vbat[3] (
	.clk(!\ADC_BAT_V_EOC~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ADC_BAT_V[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADC_Vbat[3]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Vbat[3] .is_wysiwyg = "true";
defparam \ADC_Vbat[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X83_Y29_N8
stratixiv_lcell_comb \sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr6~0 (
// Equation(s):
// \sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr6~0_combout  = ( ADC_Vbat[3] & ( (ADC_Vbat[0] & (!ADC_Vbat[1] $ (!ADC_Vbat[2]))) ) ) # ( !ADC_Vbat[3] & ( (!ADC_Vbat[1] & (!ADC_Vbat[2] $ (!ADC_Vbat[0]))) ) )

	.dataa(gnd),
	.datab(!ADC_Vbat[1]),
	.datac(!ADC_Vbat[2]),
	.datad(!ADC_Vbat[0]),
	.datae(gnd),
	.dataf(!ADC_Vbat[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr6~0 .extended_lut = "off";
defparam \sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr6~0 .lut_mask = 64'h0CC00CC0003C003C;
defparam \sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X83_Y29_N10
stratixiv_lcell_comb \sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr6~0 (
// Equation(s):
// \sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr6~0_combout  = ( ADC_Ibat[2] & ( (!ADC_Ibat[1] & (!ADC_Ibat[3] $ (ADC_Ibat[0]))) ) ) # ( !ADC_Ibat[2] & ( (ADC_Ibat[0] & (!ADC_Ibat[3] $ (ADC_Ibat[1]))) ) )

	.dataa(!ADC_Ibat[3]),
	.datab(gnd),
	.datac(!ADC_Ibat[0]),
	.datad(!ADC_Ibat[1]),
	.datae(gnd),
	.dataf(!ADC_Ibat[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr6~0 .extended_lut = "off";
defparam \sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr6~0 .lut_mask = 64'h0A050A05A500A500;
defparam \sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X83_Y29_N28
stratixiv_lcell_comb \SEG0~8 (
// Equation(s):
// \SEG0~8_combout  = ( \sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr6~0_combout  & ( (!\DSW[5]~input_o  & (\SEG0~7_combout  & ((!\DSW[4]~input_o ) # (!\sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr6~0_combout )))) ) ) # ( 
// !\sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr6~0_combout  & ( (\SEG0~7_combout  & ((!\DSW[4]~input_o ) # ((!\sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr6~0_combout ) # (\DSW[5]~input_o )))) ) )

	.dataa(!\DSW[4]~input_o ),
	.datab(!\DSW[5]~input_o ),
	.datac(!\SEG0~7_combout ),
	.datad(!\sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr6~0_combout ),
	.datae(gnd),
	.dataf(!\sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG0~8 .extended_lut = "off";
defparam \SEG0~8 .lut_mask = 64'h0F0B0F0B0C080C08;
defparam \SEG0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X78_Y29_N32
stratixiv_lcell_comb \SEG0~9 (
// Equation(s):
// \SEG0~9_combout  = ( \SEG0~5_combout  & ( \SEG0~8_combout  & ( (!\SEG0~4_combout  & ((!\delta_control|seven_segment_0_inst|WideOr6~0_combout ) # (!\SEG0~6_combout ))) ) ) ) # ( !\SEG0~5_combout  & ( \SEG0~8_combout  & ( 
// (!\sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr6~0_combout  & !\SEG0~4_combout ) ) ) ) # ( !\SEG0~5_combout  & ( !\SEG0~8_combout  & ( (!\sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr6~0_combout  & !\SEG0~4_combout ) ) ) )

	.dataa(!\delta_control|seven_segment_0_inst|WideOr6~0_combout ),
	.datab(!\sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr6~0_combout ),
	.datac(!\SEG0~6_combout ),
	.datad(!\SEG0~4_combout ),
	.datae(!\SEG0~5_combout ),
	.dataf(!\SEG0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG0~9 .extended_lut = "off";
defparam \SEG0~9 .lut_mask = 64'hCC000000CC00FA00;
defparam \SEG0~9 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X81_Y0_N1
stratixiv_io_ibuf \ADC_BAT_V[5]~input (
	.i(ADC_BAT_V[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADC_BAT_V[5]~input_o ));
// synopsys translate_off
defparam \ADC_BAT_V[5]~input .bus_hold = "false";
defparam \ADC_BAT_V[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X81_Y26_N35
dffeas \ADC_Vbat[5] (
	.clk(!\ADC_BAT_V_EOC~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ADC_BAT_V[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADC_Vbat[5]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Vbat[5] .is_wysiwyg = "true";
defparam \ADC_Vbat[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N94
stratixiv_io_ibuf \ADC_BAT_V[4]~input (
	.i(ADC_BAT_V[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADC_BAT_V[4]~input_o ));
// synopsys translate_off
defparam \ADC_BAT_V[4]~input .bus_hold = "false";
defparam \ADC_BAT_V[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X81_Y26_N39
dffeas \ADC_Vbat[4] (
	.clk(!\ADC_BAT_V_EOC~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ADC_BAT_V[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADC_Vbat[4]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Vbat[4] .is_wysiwyg = "true";
defparam \ADC_Vbat[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X81_Y0_N94
stratixiv_io_ibuf \ADC_BAT_V[6]~input (
	.i(ADC_BAT_V[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADC_BAT_V[6]~input_o ));
// synopsys translate_off
defparam \ADC_BAT_V[6]~input .bus_hold = "false";
defparam \ADC_BAT_V[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X80_Y26_N37
dffeas \ADC_Vbat[6] (
	.clk(!\ADC_BAT_V_EOC~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ADC_BAT_V[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADC_Vbat[6]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Vbat[6] .is_wysiwyg = "true";
defparam \ADC_Vbat[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X81_Y0_N32
stratixiv_io_ibuf \ADC_BAT_V[7]~input (
	.i(ADC_BAT_V[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADC_BAT_V[7]~input_o ));
// synopsys translate_off
defparam \ADC_BAT_V[7]~input .bus_hold = "false";
defparam \ADC_BAT_V[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X80_Y26_N25
dffeas \ADC_Vbat[7] (
	.clk(!\ADC_BAT_V_EOC~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ADC_BAT_V[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ADC_Vbat[7]),
	.prn(vcc));
// synopsys translate_off
defparam \ADC_Vbat[7] .is_wysiwyg = "true";
defparam \ADC_Vbat[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X80_Y26_N16
stratixiv_lcell_comb \sensing_Vbat_inst|Mult0|mult_core|romout[1][4]~4 (
// Equation(s):
// \sensing_Vbat_inst|Mult0|mult_core|romout[1][4]~4_combout  = ( ADC_Vbat[7] & ( (!ADC_Vbat[5] & (!ADC_Vbat[4] & !ADC_Vbat[6])) # (ADC_Vbat[5] & (!ADC_Vbat[4] $ (!ADC_Vbat[6]))) ) ) # ( !ADC_Vbat[7] & ( (!ADC_Vbat[5] & (ADC_Vbat[4] & ADC_Vbat[6])) # 
// (ADC_Vbat[5] & (!ADC_Vbat[4] & !ADC_Vbat[6])) ) )

	.dataa(gnd),
	.datab(!ADC_Vbat[5]),
	.datac(!ADC_Vbat[4]),
	.datad(!ADC_Vbat[6]),
	.datae(gnd),
	.dataf(!ADC_Vbat[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Vbat_inst|Mult0|mult_core|romout[1][4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Vbat_inst|Mult0|mult_core|romout[1][4]~4 .extended_lut = "off";
defparam \sensing_Vbat_inst|Mult0|mult_core|romout[1][4]~4 .lut_mask = 64'h300C300CC330C330;
defparam \sensing_Vbat_inst|Mult0|mult_core|romout[1][4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X83_Y29_N14
stratixiv_lcell_comb \sensing_Vbat_inst|Mult0|mult_core|_~0 (
// Equation(s):
// \sensing_Vbat_inst|Mult0|mult_core|_~0_combout  = (ADC_Vbat[2] & ADC_Vbat[3])

	.dataa(!ADC_Vbat[2]),
	.datab(!ADC_Vbat[3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Vbat_inst|Mult0|mult_core|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Vbat_inst|Mult0|mult_core|_~0 .extended_lut = "off";
defparam \sensing_Vbat_inst|Mult0|mult_core|_~0 .lut_mask = 64'h1111111111111111;
defparam \sensing_Vbat_inst|Mult0|mult_core|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X80_Y26_N18
stratixiv_lcell_comb \sensing_Vbat_inst|Mult0|mult_core|romout[1][3]~5 (
// Equation(s):
// \sensing_Vbat_inst|Mult0|mult_core|romout[1][3]~5_combout  = ( ADC_Vbat[7] & ( (!ADC_Vbat[4] & ((!ADC_Vbat[6]) # (ADC_Vbat[5]))) # (ADC_Vbat[4] & (!ADC_Vbat[5] $ (!ADC_Vbat[6]))) ) ) # ( !ADC_Vbat[7] & ( (!ADC_Vbat[4] & (!ADC_Vbat[5] & ADC_Vbat[6])) # 
// (ADC_Vbat[4] & (!ADC_Vbat[5] $ (ADC_Vbat[6]))) ) )

	.dataa(!ADC_Vbat[4]),
	.datab(!ADC_Vbat[5]),
	.datac(gnd),
	.datad(!ADC_Vbat[6]),
	.datae(gnd),
	.dataf(!ADC_Vbat[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Vbat_inst|Mult0|mult_core|romout[1][3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Vbat_inst|Mult0|mult_core|romout[1][3]~5 .extended_lut = "off";
defparam \sensing_Vbat_inst|Mult0|mult_core|romout[1][3]~5 .lut_mask = 64'h44994499BB66BB66;
defparam \sensing_Vbat_inst|Mult0|mult_core|romout[1][3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X80_Y29_N2
stratixiv_lcell_comb \sensing_Vbat_inst|Mult0|mult_core|romout[0][6] (
// Equation(s):
// \sensing_Vbat_inst|Mult0|mult_core|romout[0][6]~combout  = ( ADC_Vbat[3] & ( ADC_Vbat[1] & ( !ADC_Vbat[2] ) ) ) # ( !ADC_Vbat[3] & ( ADC_Vbat[1] & ( ADC_Vbat[2] ) ) ) # ( ADC_Vbat[3] & ( !ADC_Vbat[1] & ( !ADC_Vbat[2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!ADC_Vbat[2]),
	.datad(gnd),
	.datae(!ADC_Vbat[3]),
	.dataf(!ADC_Vbat[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Vbat_inst|Mult0|mult_core|romout[0][6]~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Vbat_inst|Mult0|mult_core|romout[0][6] .extended_lut = "off";
defparam \sensing_Vbat_inst|Mult0|mult_core|romout[0][6] .lut_mask = 64'h0000F0F00F0FF0F0;
defparam \sensing_Vbat_inst|Mult0|mult_core|romout[0][6] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X80_Y26_N14
stratixiv_lcell_comb \sensing_Vbat_inst|Mult0|mult_core|romout[1][2]~6 (
// Equation(s):
// \sensing_Vbat_inst|Mult0|mult_core|romout[1][2]~6_combout  = ( ADC_Vbat[4] & ( ADC_Vbat[6] ) ) # ( !ADC_Vbat[4] & ( !ADC_Vbat[6] $ (!ADC_Vbat[5]) ) )

	.dataa(gnd),
	.datab(!ADC_Vbat[6]),
	.datac(!ADC_Vbat[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!ADC_Vbat[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Vbat_inst|Mult0|mult_core|romout[1][2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Vbat_inst|Mult0|mult_core|romout[1][2]~6 .extended_lut = "off";
defparam \sensing_Vbat_inst|Mult0|mult_core|romout[1][2]~6 .lut_mask = 64'h3C3C3C3C33333333;
defparam \sensing_Vbat_inst|Mult0|mult_core|romout[1][2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y26_N24
stratixiv_lcell_comb \sensing_Vbat_inst|Mult0|mult_core|romout[1][1]~0 (
// Equation(s):
// \sensing_Vbat_inst|Mult0|mult_core|romout[1][1]~0_combout  = ( ADC_Vbat[4] & ( !ADC_Vbat[5] ) ) # ( !ADC_Vbat[4] & ( ADC_Vbat[5] ) )

	.dataa(gnd),
	.datab(!ADC_Vbat[5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!ADC_Vbat[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Vbat_inst|Mult0|mult_core|romout[1][1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Vbat_inst|Mult0|mult_core|romout[1][1]~0 .extended_lut = "off";
defparam \sensing_Vbat_inst|Mult0|mult_core|romout[1][1]~0 .lut_mask = 64'h33333333CCCCCCCC;
defparam \sensing_Vbat_inst|Mult0|mult_core|romout[1][1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X83_Y29_N38
stratixiv_lcell_comb \sensing_Vbat_inst|Mult0|mult_core|romout[0][5]~1 (
// Equation(s):
// \sensing_Vbat_inst|Mult0|mult_core|romout[0][5]~1_combout  = ( ADC_Vbat[2] & ( (!ADC_Vbat[1] & (!ADC_Vbat[3])) # (ADC_Vbat[1] & (ADC_Vbat[3] & ADC_Vbat[0])) ) ) # ( !ADC_Vbat[2] & ( (!ADC_Vbat[1] & (ADC_Vbat[3] & ADC_Vbat[0])) # (ADC_Vbat[1] & 
// ((ADC_Vbat[0]) # (ADC_Vbat[3]))) ) )

	.dataa(gnd),
	.datab(!ADC_Vbat[1]),
	.datac(!ADC_Vbat[3]),
	.datad(!ADC_Vbat[0]),
	.datae(gnd),
	.dataf(!ADC_Vbat[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Vbat_inst|Mult0|mult_core|romout[0][5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Vbat_inst|Mult0|mult_core|romout[0][5]~1 .extended_lut = "off";
defparam \sensing_Vbat_inst|Mult0|mult_core|romout[0][5]~1 .lut_mask = 64'h033F033FC0C3C0C3;
defparam \sensing_Vbat_inst|Mult0|mult_core|romout[0][5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X83_Y29_N12
stratixiv_lcell_comb \sensing_Vbat_inst|Mult0|mult_core|romout[0][4]~2 (
// Equation(s):
// \sensing_Vbat_inst|Mult0|mult_core|romout[0][4]~2_combout  = ( ADC_Vbat[1] & ( (!ADC_Vbat[2] & (!ADC_Vbat[3] $ (ADC_Vbat[0]))) # (ADC_Vbat[2] & (ADC_Vbat[3] & !ADC_Vbat[0])) ) ) # ( !ADC_Vbat[1] & ( (!ADC_Vbat[2] & (ADC_Vbat[3] & !ADC_Vbat[0])) # 
// (ADC_Vbat[2] & (!ADC_Vbat[3] & ADC_Vbat[0])) ) )

	.dataa(!ADC_Vbat[2]),
	.datab(!ADC_Vbat[3]),
	.datac(gnd),
	.datad(!ADC_Vbat[0]),
	.datae(gnd),
	.dataf(!ADC_Vbat[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Vbat_inst|Mult0|mult_core|romout[0][4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Vbat_inst|Mult0|mult_core|romout[0][4]~2 .extended_lut = "off";
defparam \sensing_Vbat_inst|Mult0|mult_core|romout[0][4]~2 .lut_mask = 64'h2244224499229922;
defparam \sensing_Vbat_inst|Mult0|mult_core|romout[0][4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y26_N0
stratixiv_lcell_comb \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 (
// Equation(s):
// \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_cout  = CARRY(( ADC_Vbat[4] ) + ( \sensing_Vbat_inst|Mult0|mult_core|romout[0][4]~2_combout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!ADC_Vbat[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sensing_Vbat_inst|Mult0|mult_core|romout[0][4]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_cout ),
	.shareout());
// synopsys translate_off
defparam \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 .extended_lut = "off";
defparam \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 .lut_mask = 64'h0000FF0000000F0F;
defparam \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y26_N2
stratixiv_lcell_comb \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 (
// Equation(s):
// \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_sumout  = SUM(( \sensing_Vbat_inst|Mult0|mult_core|romout[1][1]~0_combout  ) + ( \sensing_Vbat_inst|Mult0|mult_core|romout[0][5]~1_combout  ) + ( 
// \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_cout  ))
// \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6  = CARRY(( \sensing_Vbat_inst|Mult0|mult_core|romout[1][1]~0_combout  ) + ( \sensing_Vbat_inst|Mult0|mult_core|romout[0][5]~1_combout  ) + ( 
// \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_cout  ))

	.dataa(!\sensing_Vbat_inst|Mult0|mult_core|romout[1][1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sensing_Vbat_inst|Mult0|mult_core|romout[0][5]~1_combout ),
	.datag(gnd),
	.cin(\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~2_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_sumout ),
	.cout(\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 ),
	.shareout());
// synopsys translate_off
defparam \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 .extended_lut = "off";
defparam \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 .lut_mask = 64'h0000FF0000005555;
defparam \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y26_N4
stratixiv_lcell_comb \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 (
// Equation(s):
// \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9_sumout  = SUM(( \sensing_Vbat_inst|Mult0|mult_core|romout[0][6]~combout  ) + ( \sensing_Vbat_inst|Mult0|mult_core|romout[1][2]~6_combout  ) + ( 
// \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6  ))
// \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10  = CARRY(( \sensing_Vbat_inst|Mult0|mult_core|romout[0][6]~combout  ) + ( \sensing_Vbat_inst|Mult0|mult_core|romout[1][2]~6_combout  ) + ( 
// \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sensing_Vbat_inst|Mult0|mult_core|romout[0][6]~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sensing_Vbat_inst|Mult0|mult_core|romout[1][2]~6_combout ),
	.datag(gnd),
	.cin(\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9_sumout ),
	.cout(\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 ),
	.shareout());
// synopsys translate_off
defparam \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 .extended_lut = "off";
defparam \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 .lut_mask = 64'h0000FF0000000F0F;
defparam \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y26_N6
stratixiv_lcell_comb \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 (
// Equation(s):
// \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13_sumout  = SUM(( \sensing_Vbat_inst|Mult0|mult_core|romout[1][3]~5_combout  ) + ( \sensing_Vbat_inst|Mult0|mult_core|_~0_combout  ) + ( 
// \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10  ))
// \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14  = CARRY(( \sensing_Vbat_inst|Mult0|mult_core|romout[1][3]~5_combout  ) + ( \sensing_Vbat_inst|Mult0|mult_core|_~0_combout  ) + ( 
// \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10  ))

	.dataa(!\sensing_Vbat_inst|Mult0|mult_core|_~0_combout ),
	.datab(gnd),
	.datac(!\sensing_Vbat_inst|Mult0|mult_core|romout[1][3]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13_sumout ),
	.cout(\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 ),
	.shareout());
// synopsys translate_off
defparam \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 .extended_lut = "off";
defparam \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 .lut_mask = 64'h0000AAAA00000F0F;
defparam \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y26_N8
stratixiv_lcell_comb \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 (
// Equation(s):
// \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17_sumout  = SUM(( GND ) + ( \sensing_Vbat_inst|Mult0|mult_core|romout[1][4]~4_combout  ) + ( \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14  ))
// \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18  = CARRY(( GND ) + ( \sensing_Vbat_inst|Mult0|mult_core|romout[1][4]~4_combout  ) + ( \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sensing_Vbat_inst|Mult0|mult_core|romout[1][4]~4_combout ),
	.datag(gnd),
	.cin(\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17_sumout ),
	.cout(\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18 ),
	.shareout());
// synopsys translate_off
defparam \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 .extended_lut = "off";
defparam \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 .lut_mask = 64'h0000FF0000000000;
defparam \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X80_Y26_N12
stratixiv_lcell_comb \sensing_Vbat_inst|Mult0|mult_core|_~1 (
// Equation(s):
// \sensing_Vbat_inst|Mult0|mult_core|_~1_combout  = ( ADC_Vbat[7] & ( ADC_Vbat[6] ) )

	.dataa(gnd),
	.datab(!ADC_Vbat[6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!ADC_Vbat[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Vbat_inst|Mult0|mult_core|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Vbat_inst|Mult0|mult_core|_~1 .extended_lut = "off";
defparam \sensing_Vbat_inst|Mult0|mult_core|_~1 .lut_mask = 64'h0000000033333333;
defparam \sensing_Vbat_inst|Mult0|mult_core|_~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X80_Y26_N34
stratixiv_lcell_comb \sensing_Vbat_inst|Mult0|mult_core|romout[1][6]~7 (
// Equation(s):
// \sensing_Vbat_inst|Mult0|mult_core|romout[1][6]~7_combout  = (!ADC_Vbat[7] & (ADC_Vbat[5] & ADC_Vbat[6])) # (ADC_Vbat[7] & ((!ADC_Vbat[6])))

	.dataa(!ADC_Vbat[7]),
	.datab(!ADC_Vbat[5]),
	.datac(!ADC_Vbat[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Vbat_inst|Mult0|mult_core|romout[1][6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Vbat_inst|Mult0|mult_core|romout[1][6]~7 .extended_lut = "off";
defparam \sensing_Vbat_inst|Mult0|mult_core|romout[1][6]~7 .lut_mask = 64'h5252525252525252;
defparam \sensing_Vbat_inst|Mult0|mult_core|romout[1][6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X80_Y26_N38
stratixiv_lcell_comb \sensing_Vbat_inst|Mult0|mult_core|romout[1][5]~3 (
// Equation(s):
// \sensing_Vbat_inst|Mult0|mult_core|romout[1][5]~3_combout  = ( ADC_Vbat[7] & ( (!ADC_Vbat[4] & (ADC_Vbat[5] & !ADC_Vbat[6])) # (ADC_Vbat[4] & ((!ADC_Vbat[6]) # (ADC_Vbat[5]))) ) ) # ( !ADC_Vbat[7] & ( (!ADC_Vbat[5] & ((ADC_Vbat[6]))) # (ADC_Vbat[5] & 
// (ADC_Vbat[4] & !ADC_Vbat[6])) ) )

	.dataa(!ADC_Vbat[4]),
	.datab(!ADC_Vbat[5]),
	.datac(!ADC_Vbat[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!ADC_Vbat[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Vbat_inst|Mult0|mult_core|romout[1][5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Vbat_inst|Mult0|mult_core|romout[1][5]~3 .extended_lut = "off";
defparam \sensing_Vbat_inst|Mult0|mult_core|romout[1][5]~3 .lut_mask = 64'h1C1C1C1C71717171;
defparam \sensing_Vbat_inst|Mult0|mult_core|romout[1][5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y26_N10
stratixiv_lcell_comb \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21 (
// Equation(s):
// \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21_sumout  = SUM(( \sensing_Vbat_inst|Mult0|mult_core|romout[1][5]~3_combout  ) + ( GND ) + ( \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18  ))
// \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22  = CARRY(( \sensing_Vbat_inst|Mult0|mult_core|romout[1][5]~3_combout  ) + ( GND ) + ( \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\sensing_Vbat_inst|Mult0|mult_core|romout[1][5]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21_sumout ),
	.cout(\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22 ),
	.shareout());
// synopsys translate_off
defparam \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21 .extended_lut = "off";
defparam \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y26_N12
stratixiv_lcell_comb \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25 (
// Equation(s):
// \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout  = SUM(( \sensing_Vbat_inst|Mult0|mult_core|romout[1][6]~7_combout  ) + ( GND ) + ( \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22  ))
// \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26  = CARRY(( \sensing_Vbat_inst|Mult0|mult_core|romout[1][6]~7_combout  ) + ( GND ) + ( \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22  ))

	.dataa(gnd),
	.datab(!\sensing_Vbat_inst|Mult0|mult_core|romout[1][6]~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout ),
	.cout(\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26 ),
	.shareout());
// synopsys translate_off
defparam \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25 .extended_lut = "off";
defparam \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25 .lut_mask = 64'h0000FFFF00003333;
defparam \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y26_N14
stratixiv_lcell_comb \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29 (
// Equation(s):
// \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout  = SUM(( \sensing_Vbat_inst|Mult0|mult_core|_~1_combout  ) + ( GND ) + ( \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26  ))

	.dataa(!\sensing_Vbat_inst|Mult0|mult_core|_~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29 .extended_lut = "off";
defparam \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29 .lut_mask = 64'h0000FFFF00005555;
defparam \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y26_N20
stratixiv_lcell_comb \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux3~0 (
// Equation(s):
// \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux3~0_combout  = ( \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9_sumout  & ( \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21_sumout  & ( 
// (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17_sumout  & (\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13_sumout  & (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout  
// $ (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout )))) # (\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17_sumout  & 
// (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout  & (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout  $ (\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13_sumout 
// )))) ) ) ) # ( !\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9_sumout  & ( \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21_sumout  & ( 
// (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17_sumout  & (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout  & (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout  
// $ (\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13_sumout )))) # (\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17_sumout  & 
// (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout  & ((!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13_sumout )))) ) ) ) # ( 
// \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9_sumout  & ( !\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21_sumout  & ( (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout  
// & (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13_sumout  $ (((!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout ) # 
// (\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17_sumout ))))) # (\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout  & 
// (((!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout  & !\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13_sumout )))) ) ) ) # ( 
// !\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9_sumout  & ( !\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21_sumout  & ( (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17_sumout 
//  & (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout  $ (((!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13_sumout ))))) # 
// (\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17_sumout  & (\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13_sumout  & (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout  $ 
// (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout )))) ) ) )

	.dataa(!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17_sumout ),
	.datab(!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout ),
	.datac(!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout ),
	.datad(!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13_sumout ),
	.datae(!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9_sumout ),
	.dataf(!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux3~0 .extended_lut = "off";
defparam \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux3~0 .lut_mask = 64'h229C38C4C4204038;
defparam \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y26_N18
stratixiv_lcell_comb \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux4~0 (
// Equation(s):
// \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux4~0_combout  = ( \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9_sumout  & ( \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21_sumout  & ( 
// (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout  & (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13_sumout  & (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17_sumout  
// $ (\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout )))) ) ) ) # ( !\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9_sumout  & ( 
// \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21_sumout  & ( (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17_sumout  & (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout  
// & (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13_sumout  & \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout ))) # 
// (\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17_sumout  & (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout  & (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout  
// $ (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13_sumout )))) ) ) ) # ( \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9_sumout  & ( 
// !\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21_sumout  & ( (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17_sumout  & (\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout  
// & (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout  $ (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13_sumout )))) # 
// (\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17_sumout  & (\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout  & (\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13_sumout  & 
// !\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout ))) ) ) ) # ( !\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9_sumout  & ( 
// !\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21_sumout  & ( (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout  & 
// ((!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17_sumout  & (\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout  & \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13_sumout )) 
// # (\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17_sumout  & (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout  & !\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13_sumout 
// )))) ) ) )

	.dataa(!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17_sumout ),
	.datab(!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout ),
	.datac(!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13_sumout ),
	.datad(!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout ),
	.datae(!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9_sumout ),
	.dataf(!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux4~0 .extended_lut = "off";
defparam \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux4~0 .lut_mask = 64'h4200012814808040;
defparam \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y26_N32
stratixiv_lcell_comb \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux2~0 (
// Equation(s):
// \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux2~0_combout  = ( \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9_sumout  & ( \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21_sumout  & ( 
// (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17_sumout  & (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout  & ((\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13_sumout 
// ) # (\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout )))) # (\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17_sumout  & 
// (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout  & (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout  $ (\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13_sumout 
// )))) ) ) ) # ( !\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9_sumout  & ( \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21_sumout  & ( 
// (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17_sumout  & (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout  & (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout  
// $ (\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13_sumout )))) # (\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17_sumout  & 
// ((!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout  & (\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout  & !\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13_sumout 
// )) # (\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout  & (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout  & 
// \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13_sumout )))) ) ) ) # ( \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9_sumout  & ( 
// !\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21_sumout  & ( (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17_sumout  & (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout 
//  & ((!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout ) # (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13_sumout )))) # 
// (\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17_sumout  & (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout  & (\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout 
// ))) ) ) ) # ( !\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9_sumout  & ( !\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21_sumout  & ( 
// (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17_sumout  & (\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout  & ((!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout 
// ) # (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13_sumout )))) # (\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17_sumout  & 
// (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout  & ((\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13_sumout ) # (\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout 
// )))) ) ) )

	.dataa(!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17_sumout ),
	.datab(!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout ),
	.datac(!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout ),
	.datad(!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13_sumout ),
	.datae(!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9_sumout ),
	.dataf(!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux2~0 .extended_lut = "off";
defparam \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux2~0 .lut_mask = 64'h1A58A484841860A4;
defparam \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y29_N18
stratixiv_lcell_comb \sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr6~0 (
// Equation(s):
// \sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr6~0_combout  = ( \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux2~0_combout  & ( (!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux3~0_combout  & (\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux4~0_combout 
//  & \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_sumout )) ) ) # ( !\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux2~0_combout  & ( (!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux3~0_combout  & 
// (!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux4~0_combout  & \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_sumout )) # (\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux3~0_combout  & 
// (!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux4~0_combout  $ (\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_sumout ))) ) )

	.dataa(!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux3~0_combout ),
	.datab(gnd),
	.datac(!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux4~0_combout ),
	.datad(!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_sumout ),
	.datae(gnd),
	.dataf(!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr6~0 .extended_lut = "off";
defparam \sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr6~0 .lut_mask = 64'h50A550A5000A000A;
defparam \sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X76_Y37_N12
stratixiv_lcell_comb \phi_control|dec2hex_inst|Mux2~0 (
// Equation(s):
// \phi_control|dec2hex_inst|Mux2~0_combout  = ( \phi_control|count_reg [6] & ( \phi_control|count_reg [4] & ( (!\phi_control|count_reg [5] & ((!\phi_control|count_reg [3] & ((\phi_control|count_reg [1]))) # (\phi_control|count_reg [3] & 
// (\phi_control|count_reg [2] & !\phi_control|count_reg [1])))) ) ) ) # ( !\phi_control|count_reg [6] & ( \phi_control|count_reg [4] & ( (!\phi_control|count_reg [2] & ((!\phi_control|count_reg [5] & (!\phi_control|count_reg [3] $ (\phi_control|count_reg 
// [1]))) # (\phi_control|count_reg [5] & (\phi_control|count_reg [3] & !\phi_control|count_reg [1])))) # (\phi_control|count_reg [2] & ((!\phi_control|count_reg [5] & (!\phi_control|count_reg [3] & \phi_control|count_reg [1])) # (\phi_control|count_reg [5] 
// & (!\phi_control|count_reg [3] $ (\phi_control|count_reg [1]))))) ) ) ) # ( \phi_control|count_reg [6] & ( !\phi_control|count_reg [4] & ( (!\phi_control|count_reg [3] & (!\phi_control|count_reg [2] & (!\phi_control|count_reg [5] $ 
// (!\phi_control|count_reg [1])))) # (\phi_control|count_reg [3] & (((!\phi_control|count_reg [5] & !\phi_control|count_reg [1])))) ) ) ) # ( !\phi_control|count_reg [6] & ( !\phi_control|count_reg [4] & ( (!\phi_control|count_reg [5] & 
// ((!\phi_control|count_reg [3] & ((\phi_control|count_reg [1]))) # (\phi_control|count_reg [3] & (\phi_control|count_reg [2] & !\phi_control|count_reg [1])))) # (\phi_control|count_reg [5] & ((!\phi_control|count_reg [3] $ (\phi_control|count_reg [1])))) ) 
// ) )

	.dataa(!\phi_control|count_reg [2]),
	.datab(!\phi_control|count_reg [5]),
	.datac(!\phi_control|count_reg [3]),
	.datad(!\phi_control|count_reg [1]),
	.datae(!\phi_control|count_reg [6]),
	.dataf(!\phi_control|count_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phi_control|dec2hex_inst|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phi_control|dec2hex_inst|Mux2~0 .extended_lut = "off";
defparam \phi_control|dec2hex_inst|Mux2~0 .lut_mask = 64'h34C32C80924904C0;
defparam \phi_control|dec2hex_inst|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X76_Y37_N6
stratixiv_lcell_comb \phi_control|dec2hex_inst|Mux4~0 (
// Equation(s):
// \phi_control|dec2hex_inst|Mux4~0_combout  = ( \phi_control|count_reg [2] & ( \phi_control|count_reg [3] & ( (!\phi_control|count_reg [5] & ((!\phi_control|count_reg [1] & (!\phi_control|count_reg [6] & \phi_control|count_reg [4])) # 
// (\phi_control|count_reg [1] & (\phi_control|count_reg [6] & !\phi_control|count_reg [4])))) ) ) ) # ( !\phi_control|count_reg [2] & ( \phi_control|count_reg [3] & ( (!\phi_control|count_reg [1] & (!\phi_control|count_reg [5] & (!\phi_control|count_reg [6] 
// $ (\phi_control|count_reg [4])))) # (\phi_control|count_reg [1] & (!\phi_control|count_reg [6] & (\phi_control|count_reg [5] & \phi_control|count_reg [4]))) ) ) ) # ( \phi_control|count_reg [2] & ( !\phi_control|count_reg [3] & ( (!\phi_control|count_reg 
// [4] & ((!\phi_control|count_reg [1] & (\phi_control|count_reg [6] & !\phi_control|count_reg [5])) # (\phi_control|count_reg [1] & (!\phi_control|count_reg [6] & \phi_control|count_reg [5])))) ) ) ) # ( !\phi_control|count_reg [2] & ( 
// !\phi_control|count_reg [3] & ( (!\phi_control|count_reg [6] & (\phi_control|count_reg [4] & (!\phi_control|count_reg [1] $ (!\phi_control|count_reg [5])))) # (\phi_control|count_reg [6] & (\phi_control|count_reg [1] & (\phi_control|count_reg [5] & 
// !\phi_control|count_reg [4]))) ) ) )

	.dataa(!\phi_control|count_reg [1]),
	.datab(!\phi_control|count_reg [6]),
	.datac(!\phi_control|count_reg [5]),
	.datad(!\phi_control|count_reg [4]),
	.datae(!\phi_control|count_reg [2]),
	.dataf(!\phi_control|count_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phi_control|dec2hex_inst|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phi_control|dec2hex_inst|Mux4~0 .extended_lut = "off";
defparam \phi_control|dec2hex_inst|Mux4~0 .lut_mask = 64'h0148240080241080;
defparam \phi_control|dec2hex_inst|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X76_Y37_N18
stratixiv_lcell_comb \phi_control|dec2hex_inst|Mux3~0 (
// Equation(s):
// \phi_control|dec2hex_inst|Mux3~0_combout  = ( \phi_control|count_reg [6] & ( \phi_control|count_reg [2] & ( (!\phi_control|count_reg [5] & (!\phi_control|count_reg [4] $ (((!\phi_control|count_reg [3]) # (\phi_control|count_reg [1]))))) ) ) ) # ( 
// !\phi_control|count_reg [6] & ( \phi_control|count_reg [2] & ( (!\phi_control|count_reg [1] & (!\phi_control|count_reg [4] & ((!\phi_control|count_reg [3]) # (\phi_control|count_reg [5])))) # (\phi_control|count_reg [1] & (!\phi_control|count_reg [4] $ 
// (((\phi_control|count_reg [5] & !\phi_control|count_reg [3]))))) ) ) ) # ( \phi_control|count_reg [6] & ( !\phi_control|count_reg [2] & ( (!\phi_control|count_reg [4] & ((!\phi_control|count_reg [1] & ((!\phi_control|count_reg [3]))) # 
// (\phi_control|count_reg [1] & (!\phi_control|count_reg [5])))) ) ) ) # ( !\phi_control|count_reg [6] & ( !\phi_control|count_reg [2] & ( (!\phi_control|count_reg [1] & (\phi_control|count_reg [4] & ((!\phi_control|count_reg [5]) # (\phi_control|count_reg 
// [3])))) # (\phi_control|count_reg [1] & ((!\phi_control|count_reg [5] & (\phi_control|count_reg [4] & \phi_control|count_reg [3])) # (\phi_control|count_reg [5] & (!\phi_control|count_reg [4] & !\phi_control|count_reg [3])))) ) ) )

	.dataa(!\phi_control|count_reg [1]),
	.datab(!\phi_control|count_reg [5]),
	.datac(!\phi_control|count_reg [4]),
	.datad(!\phi_control|count_reg [3]),
	.datae(!\phi_control|count_reg [6]),
	.dataf(!\phi_control|count_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phi_control|dec2hex_inst|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phi_control|dec2hex_inst|Mux3~0 .extended_lut = "off";
defparam \phi_control|dec2hex_inst|Mux3~0 .lut_mask = 64'h180EE040E1700C84;
defparam \phi_control|dec2hex_inst|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y29_N16
stratixiv_lcell_comb \phi_control|seven_segment_0_inst|WideOr6~0 (
// Equation(s):
// \phi_control|seven_segment_0_inst|WideOr6~0_combout  = ( \phi_control|dec2hex_inst|Mux3~0_combout  & ( (!\phi_control|dec2hex_inst|Mux2~0_combout  & (!\phi_control|dec2hex_inst|Mux4~0_combout  $ (\phi_control|count_reg [0]))) ) ) # ( 
// !\phi_control|dec2hex_inst|Mux3~0_combout  & ( (\phi_control|count_reg [0] & (!\phi_control|dec2hex_inst|Mux2~0_combout  $ (\phi_control|dec2hex_inst|Mux4~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\phi_control|dec2hex_inst|Mux2~0_combout ),
	.datac(!\phi_control|dec2hex_inst|Mux4~0_combout ),
	.datad(!\phi_control|count_reg [0]),
	.datae(gnd),
	.dataf(!\phi_control|dec2hex_inst|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phi_control|seven_segment_0_inst|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phi_control|seven_segment_0_inst|WideOr6~0 .extended_lut = "off";
defparam \phi_control|seven_segment_0_inst|WideOr6~0 .lut_mask = 64'h00C300C3C00CC00C;
defparam \phi_control|seven_segment_0_inst|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y29_N30
stratixiv_lcell_comb \SEG0~10 (
// Equation(s):
// \SEG0~10_combout  = ( \phi_control|seven_segment_0_inst|WideOr6~0_combout  & ( (!\SEG0~1_combout ) # ((!\SEG0~3_combout  & (!\SEG0~9_combout )) # (\SEG0~3_combout  & ((\sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr6~0_combout )))) ) ) # ( 
// !\phi_control|seven_segment_0_inst|WideOr6~0_combout  & ( (\SEG0~1_combout  & ((!\SEG0~3_combout  & (!\SEG0~9_combout )) # (\SEG0~3_combout  & ((\sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr6~0_combout ))))) ) )

	.dataa(!\SEG0~3_combout ),
	.datab(!\SEG0~1_combout ),
	.datac(!\SEG0~9_combout ),
	.datad(!\sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr6~0_combout ),
	.datae(gnd),
	.dataf(!\phi_control|seven_segment_0_inst|WideOr6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG0~10 .extended_lut = "off";
defparam \SEG0~10 .lut_mask = 64'h20312031ECFDECFD;
defparam \SEG0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X83_Y29_N26
stratixiv_lcell_comb \sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr5~0 (
// Equation(s):
// \sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr5~0_combout  = ( ADC_Vbat[2] & ( (!ADC_Vbat[3] & (!ADC_Vbat[1] $ (!ADC_Vbat[0]))) # (ADC_Vbat[3] & ((!ADC_Vbat[0]) # (ADC_Vbat[1]))) ) ) # ( !ADC_Vbat[2] & ( (ADC_Vbat[3] & (ADC_Vbat[1] & ADC_Vbat[0])) ) 
// )

	.dataa(gnd),
	.datab(!ADC_Vbat[3]),
	.datac(!ADC_Vbat[1]),
	.datad(!ADC_Vbat[0]),
	.datae(gnd),
	.dataf(!ADC_Vbat[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr5~0 .extended_lut = "off";
defparam \sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr5~0 .lut_mask = 64'h000300033FC33FC3;
defparam \sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X83_Y29_N24
stratixiv_lcell_comb \sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr5~0 (
// Equation(s):
// \sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr5~0_combout  = ( ADC_Ibat[0] & ( (!ADC_Ibat[3] & (!ADC_Ibat[1] & ADC_Ibat[2])) # (ADC_Ibat[3] & (ADC_Ibat[1])) ) ) # ( !ADC_Ibat[0] & ( (ADC_Ibat[2] & ((ADC_Ibat[1]) # (ADC_Ibat[3]))) ) )

	.dataa(!ADC_Ibat[3]),
	.datab(gnd),
	.datac(!ADC_Ibat[1]),
	.datad(!ADC_Ibat[2]),
	.datae(gnd),
	.dataf(!ADC_Ibat[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr5~0 .extended_lut = "off";
defparam \sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr5~0 .lut_mask = 64'h005F005F05A505A5;
defparam \sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X83_Y29_N6
stratixiv_lcell_comb \SEG0~11 (
// Equation(s):
// \SEG0~11_combout  = ( \sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr5~0_combout  & ( (!\DSW[5]~input_o  & (\SEG0~7_combout  & ((!\DSW[4]~input_o ) # (!\sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr5~0_combout )))) ) ) # ( 
// !\sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr5~0_combout  & ( (\SEG0~7_combout  & ((!\DSW[4]~input_o ) # ((!\sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr5~0_combout ) # (\DSW[5]~input_o )))) ) )

	.dataa(!\DSW[4]~input_o ),
	.datab(!\DSW[5]~input_o ),
	.datac(!\sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr5~0_combout ),
	.datad(!\SEG0~7_combout ),
	.datae(gnd),
	.dataf(!\sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG0~11 .extended_lut = "off";
defparam \SEG0~11 .lut_mask = 64'h00FB00FB00C800C8;
defparam \SEG0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X78_Y29_N36
stratixiv_lcell_comb \sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr5~0 (
// Equation(s):
// \sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr5~0_combout  = ( \sensing_Ibat_inst|Add0~5_sumout  & ( (!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux2~0_combout  & (!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux4~0_combout  & 
// \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux3~0_combout )) # (\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux2~0_combout  & (\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux4~0_combout )) ) ) # ( !\sensing_Ibat_inst|Add0~5_sumout  & ( 
// (\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux3~0_combout  & ((\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux4~0_combout ) # (\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux2~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux2~0_combout ),
	.datac(!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux4~0_combout ),
	.datad(!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux3~0_combout ),
	.datae(gnd),
	.dataf(!\sensing_Ibat_inst|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr5~0 .extended_lut = "off";
defparam \sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr5~0 .lut_mask = 64'h003F003F03C303C3;
defparam \sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X78_Y29_N14
stratixiv_lcell_comb \delta_control|seven_segment_0_inst|WideOr5~0 (
// Equation(s):
// \delta_control|seven_segment_0_inst|WideOr5~0_combout  = ( \delta_control|dec2hex_inst|Mux2~0_combout  & ( (!\delta_control|count_reg [0] & (\delta_control|dec2hex_inst|Mux3~0_combout )) # (\delta_control|count_reg [0] & 
// ((\delta_control|dec2hex_inst|Mux4~0_combout ))) ) ) # ( !\delta_control|dec2hex_inst|Mux2~0_combout  & ( (\delta_control|dec2hex_inst|Mux3~0_combout  & (!\delta_control|dec2hex_inst|Mux4~0_combout  $ (!\delta_control|count_reg [0]))) ) )

	.dataa(!\delta_control|dec2hex_inst|Mux3~0_combout ),
	.datab(gnd),
	.datac(!\delta_control|dec2hex_inst|Mux4~0_combout ),
	.datad(!\delta_control|count_reg [0]),
	.datae(gnd),
	.dataf(!\delta_control|dec2hex_inst|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\delta_control|seven_segment_0_inst|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \delta_control|seven_segment_0_inst|WideOr5~0 .extended_lut = "off";
defparam \delta_control|seven_segment_0_inst|WideOr5~0 .lut_mask = 64'h05500550550F550F;
defparam \delta_control|seven_segment_0_inst|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X80_Y29_N30
stratixiv_lcell_comb \SEG0~12 (
// Equation(s):
// \SEG0~12_combout  = ( !\SEG0~4_combout  & ( \delta_control|seven_segment_0_inst|WideOr5~0_combout  & ( (!\SEG0~5_combout  & (((!\sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr5~0_combout )))) # (\SEG0~5_combout  & (\SEG0~11_combout  & (!\SEG0~6_combout 
// ))) ) ) ) # ( !\SEG0~4_combout  & ( !\delta_control|seven_segment_0_inst|WideOr5~0_combout  & ( (!\SEG0~5_combout  & ((!\sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr5~0_combout ))) # (\SEG0~5_combout  & (\SEG0~11_combout )) ) ) )

	.dataa(!\SEG0~11_combout ),
	.datab(!\SEG0~6_combout ),
	.datac(!\sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr5~0_combout ),
	.datad(!\SEG0~5_combout ),
	.datae(!\SEG0~4_combout ),
	.dataf(!\delta_control|seven_segment_0_inst|WideOr5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG0~12 .extended_lut = "off";
defparam \SEG0~12 .lut_mask = 64'hF0550000F0440000;
defparam \SEG0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y29_N26
stratixiv_lcell_comb \phi_control|seven_segment_0_inst|WideOr5~0 (
// Equation(s):
// \phi_control|seven_segment_0_inst|WideOr5~0_combout  = ( \phi_control|dec2hex_inst|Mux3~0_combout  & ( (!\phi_control|dec2hex_inst|Mux4~0_combout  & (!\phi_control|dec2hex_inst|Mux2~0_combout  $ (!\phi_control|count_reg [0]))) # 
// (\phi_control|dec2hex_inst|Mux4~0_combout  & ((!\phi_control|count_reg [0]) # (\phi_control|dec2hex_inst|Mux2~0_combout ))) ) ) # ( !\phi_control|dec2hex_inst|Mux3~0_combout  & ( (\phi_control|dec2hex_inst|Mux4~0_combout  & 
// (\phi_control|dec2hex_inst|Mux2~0_combout  & \phi_control|count_reg [0])) ) )

	.dataa(!\phi_control|dec2hex_inst|Mux4~0_combout ),
	.datab(gnd),
	.datac(!\phi_control|dec2hex_inst|Mux2~0_combout ),
	.datad(!\phi_control|count_reg [0]),
	.datae(gnd),
	.dataf(!\phi_control|dec2hex_inst|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phi_control|seven_segment_0_inst|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phi_control|seven_segment_0_inst|WideOr5~0 .extended_lut = "off";
defparam \phi_control|seven_segment_0_inst|WideOr5~0 .lut_mask = 64'h000500055FA55FA5;
defparam \phi_control|seven_segment_0_inst|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y29_N24
stratixiv_lcell_comb \sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr5~0 (
// Equation(s):
// \sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr5~0_combout  = ( \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux3~0_combout  & ( (!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux4~0_combout  & 
// (!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux2~0_combout  $ (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_sumout ))) # (\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux4~0_combout  & 
// ((!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_sumout ) # (\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux2~0_combout ))) ) ) # ( !\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux3~0_combout  & ( 
// (\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux4~0_combout  & (\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux2~0_combout  & \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_sumout )) ) )

	.dataa(gnd),
	.datab(!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux4~0_combout ),
	.datac(!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux2~0_combout ),
	.datad(!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_sumout ),
	.datae(gnd),
	.dataf(!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr5~0 .extended_lut = "off";
defparam \sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr5~0 .lut_mask = 64'h000300033FC33FC3;
defparam \sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y29_N12
stratixiv_lcell_comb \SEG0~13 (
// Equation(s):
// \SEG0~13_combout  = ( \sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr5~0_combout  & ( (!\SEG0~1_combout  & (((\phi_control|seven_segment_0_inst|WideOr5~0_combout )))) # (\SEG0~1_combout  & (((!\SEG0~12_combout )) # (\SEG0~3_combout ))) ) ) # ( 
// !\sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr5~0_combout  & ( (!\SEG0~1_combout  & (((\phi_control|seven_segment_0_inst|WideOr5~0_combout )))) # (\SEG0~1_combout  & (!\SEG0~3_combout  & (!\SEG0~12_combout ))) ) )

	.dataa(!\SEG0~3_combout ),
	.datab(!\SEG0~1_combout ),
	.datac(!\SEG0~12_combout ),
	.datad(!\phi_control|seven_segment_0_inst|WideOr5~0_combout ),
	.datae(gnd),
	.dataf(!\sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG0~13 .extended_lut = "off";
defparam \SEG0~13 .lut_mask = 64'h20EC20EC31FD31FD;
defparam \SEG0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X78_Y29_N12
stratixiv_lcell_comb \delta_control|seven_segment_0_inst|WideOr4~0 (
// Equation(s):
// \delta_control|seven_segment_0_inst|WideOr4~0_combout  = ( \delta_control|dec2hex_inst|Mux2~0_combout  & ( (!\delta_control|dec2hex_inst|Mux3~0_combout  & (!\delta_control|dec2hex_inst|Mux4~0_combout  & !\delta_control|count_reg [0])) # 
// (\delta_control|dec2hex_inst|Mux3~0_combout  & (\delta_control|dec2hex_inst|Mux4~0_combout )) ) ) # ( !\delta_control|dec2hex_inst|Mux2~0_combout  & ( (\delta_control|dec2hex_inst|Mux3~0_combout  & (\delta_control|dec2hex_inst|Mux4~0_combout  & 
// !\delta_control|count_reg [0])) ) )

	.dataa(!\delta_control|dec2hex_inst|Mux3~0_combout ),
	.datab(!\delta_control|dec2hex_inst|Mux4~0_combout ),
	.datac(!\delta_control|count_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\delta_control|dec2hex_inst|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\delta_control|seven_segment_0_inst|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \delta_control|seven_segment_0_inst|WideOr4~0 .extended_lut = "off";
defparam \delta_control|seven_segment_0_inst|WideOr4~0 .lut_mask = 64'h1010101091919191;
defparam \delta_control|seven_segment_0_inst|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X78_Y29_N0
stratixiv_lcell_comb \sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr4~0 (
// Equation(s):
// \sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr4~0_combout  = ( \sensing_Ibat_inst|Add0~5_sumout  & ( (\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux4~0_combout  & (\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux2~0_combout  & 
// \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux3~0_combout )) ) ) # ( !\sensing_Ibat_inst|Add0~5_sumout  & ( (!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux4~0_combout  & (\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux2~0_combout  & 
// !\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux3~0_combout )) # (\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux4~0_combout  & ((\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux3~0_combout ))) ) )

	.dataa(!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux4~0_combout ),
	.datab(!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux2~0_combout ),
	.datac(gnd),
	.datad(!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux3~0_combout ),
	.datae(gnd),
	.dataf(!\sensing_Ibat_inst|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr4~0 .extended_lut = "off";
defparam \sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr4~0 .lut_mask = 64'h2255225500110011;
defparam \sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X83_Y29_N34
stratixiv_lcell_comb \sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr4~0 (
// Equation(s):
// \sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr4~0_combout  = ( ADC_Vbat[1] & ( (!ADC_Vbat[3] & (!ADC_Vbat[0] & !ADC_Vbat[2])) # (ADC_Vbat[3] & ((ADC_Vbat[2]))) ) ) # ( !ADC_Vbat[1] & ( (ADC_Vbat[3] & (!ADC_Vbat[0] & ADC_Vbat[2])) ) )

	.dataa(gnd),
	.datab(!ADC_Vbat[3]),
	.datac(!ADC_Vbat[0]),
	.datad(!ADC_Vbat[2]),
	.datae(gnd),
	.dataf(!ADC_Vbat[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr4~0 .extended_lut = "off";
defparam \sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr4~0 .lut_mask = 64'h00300030C033C033;
defparam \sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X83_Y29_N32
stratixiv_lcell_comb \sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr4~0 (
// Equation(s):
// \sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr4~0_combout  = ( ADC_Ibat[0] & ( (ADC_Ibat[3] & (ADC_Ibat[1] & ADC_Ibat[2])) ) ) # ( !ADC_Ibat[0] & ( (!ADC_Ibat[3] & (ADC_Ibat[1] & !ADC_Ibat[2])) # (ADC_Ibat[3] & ((ADC_Ibat[2]))) ) )

	.dataa(!ADC_Ibat[3]),
	.datab(gnd),
	.datac(!ADC_Ibat[1]),
	.datad(!ADC_Ibat[2]),
	.datae(gnd),
	.dataf(!ADC_Ibat[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr4~0 .extended_lut = "off";
defparam \sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr4~0 .lut_mask = 64'h0A550A5500050005;
defparam \sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X83_Y29_N4
stratixiv_lcell_comb \SEG0~14 (
// Equation(s):
// \SEG0~14_combout  = ( \sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr4~0_combout  & ( (!\DSW[5]~input_o  & (\SEG0~7_combout  & ((!\DSW[4]~input_o ) # (!\sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr4~0_combout )))) ) ) # ( 
// !\sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr4~0_combout  & ( (\SEG0~7_combout  & ((!\DSW[4]~input_o ) # ((!\sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr4~0_combout ) # (\DSW[5]~input_o )))) ) )

	.dataa(!\DSW[4]~input_o ),
	.datab(!\DSW[5]~input_o ),
	.datac(!\SEG0~7_combout ),
	.datad(!\sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr4~0_combout ),
	.datae(gnd),
	.dataf(!\sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG0~14 .extended_lut = "off";
defparam \SEG0~14 .lut_mask = 64'h0F0B0F0B0C080C08;
defparam \SEG0~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X80_Y29_N34
stratixiv_lcell_comb \SEG0~15 (
// Equation(s):
// \SEG0~15_combout  = ( \sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr4~0_combout  & ( \SEG0~14_combout  & ( (!\SEG0~4_combout  & (\SEG0~5_combout  & ((!\SEG0~6_combout ) # (!\delta_control|seven_segment_0_inst|WideOr4~0_combout )))) ) ) ) # ( 
// !\sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr4~0_combout  & ( \SEG0~14_combout  & ( (!\SEG0~4_combout  & ((!\SEG0~6_combout ) # ((!\delta_control|seven_segment_0_inst|WideOr4~0_combout ) # (!\SEG0~5_combout )))) ) ) ) # ( 
// !\sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr4~0_combout  & ( !\SEG0~14_combout  & ( (!\SEG0~4_combout  & !\SEG0~5_combout ) ) ) )

	.dataa(!\SEG0~4_combout ),
	.datab(!\SEG0~6_combout ),
	.datac(!\delta_control|seven_segment_0_inst|WideOr4~0_combout ),
	.datad(!\SEG0~5_combout ),
	.datae(!\sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr4~0_combout ),
	.dataf(!\SEG0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG0~15 .extended_lut = "off";
defparam \SEG0~15 .lut_mask = 64'hAA000000AAA800A8;
defparam \SEG0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y29_N34
stratixiv_lcell_comb \phi_control|seven_segment_0_inst|WideOr4~0 (
// Equation(s):
// \phi_control|seven_segment_0_inst|WideOr4~0_combout  = ( \phi_control|dec2hex_inst|Mux3~0_combout  & ( (\phi_control|dec2hex_inst|Mux4~0_combout  & ((!\phi_control|count_reg [0]) # (\phi_control|dec2hex_inst|Mux2~0_combout ))) ) ) # ( 
// !\phi_control|dec2hex_inst|Mux3~0_combout  & ( (!\phi_control|dec2hex_inst|Mux4~0_combout  & (\phi_control|dec2hex_inst|Mux2~0_combout  & !\phi_control|count_reg [0])) ) )

	.dataa(!\phi_control|dec2hex_inst|Mux4~0_combout ),
	.datab(gnd),
	.datac(!\phi_control|dec2hex_inst|Mux2~0_combout ),
	.datad(!\phi_control|count_reg [0]),
	.datae(gnd),
	.dataf(!\phi_control|dec2hex_inst|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phi_control|seven_segment_0_inst|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phi_control|seven_segment_0_inst|WideOr4~0 .extended_lut = "off";
defparam \phi_control|seven_segment_0_inst|WideOr4~0 .lut_mask = 64'h0A000A0055055505;
defparam \phi_control|seven_segment_0_inst|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y29_N32
stratixiv_lcell_comb \sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr4~0 (
// Equation(s):
// \sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr4~0_combout  = ( \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux3~0_combout  & ( (\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux4~0_combout  & 
// ((!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_sumout ) # (\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux2~0_combout ))) ) ) # ( !\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux3~0_combout  & ( 
// (!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux4~0_combout  & (\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux2~0_combout  & !\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_sumout )) ) )

	.dataa(gnd),
	.datab(!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux4~0_combout ),
	.datac(!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux2~0_combout ),
	.datad(!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_sumout ),
	.datae(gnd),
	.dataf(!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr4~0 .extended_lut = "off";
defparam \sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr4~0 .lut_mask = 64'h0C000C0033033303;
defparam \sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y29_N14
stratixiv_lcell_comb \SEG0~16 (
// Equation(s):
// \SEG0~16_combout  = ( \sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr4~0_combout  & ( (!\SEG0~1_combout  & (((\phi_control|seven_segment_0_inst|WideOr4~0_combout )))) # (\SEG0~1_combout  & (((!\SEG0~15_combout )) # (\SEG0~3_combout ))) ) ) # ( 
// !\sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr4~0_combout  & ( (!\SEG0~1_combout  & (((\phi_control|seven_segment_0_inst|WideOr4~0_combout )))) # (\SEG0~1_combout  & (!\SEG0~3_combout  & (!\SEG0~15_combout ))) ) )

	.dataa(!\SEG0~3_combout ),
	.datab(!\SEG0~1_combout ),
	.datac(!\SEG0~15_combout ),
	.datad(!\phi_control|seven_segment_0_inst|WideOr4~0_combout ),
	.datae(gnd),
	.dataf(!\sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG0~16 .extended_lut = "off";
defparam \SEG0~16 .lut_mask = 64'h20EC20EC31FD31FD;
defparam \SEG0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y29_N4
stratixiv_lcell_comb \phi_control|seven_segment_0_inst|WideOr3~0 (
// Equation(s):
// \phi_control|seven_segment_0_inst|WideOr3~0_combout  = ( \phi_control|dec2hex_inst|Mux3~0_combout  & ( (!\phi_control|dec2hex_inst|Mux2~0_combout  & (!\phi_control|dec2hex_inst|Mux4~0_combout  & !\phi_control|count_reg [0])) # 
// (\phi_control|dec2hex_inst|Mux2~0_combout  & ((\phi_control|count_reg [0]))) ) ) # ( !\phi_control|dec2hex_inst|Mux3~0_combout  & ( (!\phi_control|dec2hex_inst|Mux2~0_combout  & (!\phi_control|dec2hex_inst|Mux4~0_combout  & \phi_control|count_reg [0])) # 
// (\phi_control|dec2hex_inst|Mux2~0_combout  & (\phi_control|dec2hex_inst|Mux4~0_combout  & !\phi_control|count_reg [0])) ) )

	.dataa(gnd),
	.datab(!\phi_control|dec2hex_inst|Mux2~0_combout ),
	.datac(!\phi_control|dec2hex_inst|Mux4~0_combout ),
	.datad(!\phi_control|count_reg [0]),
	.datae(gnd),
	.dataf(!\phi_control|dec2hex_inst|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phi_control|seven_segment_0_inst|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phi_control|seven_segment_0_inst|WideOr3~0 .extended_lut = "off";
defparam \phi_control|seven_segment_0_inst|WideOr3~0 .lut_mask = 64'h03C003C0C033C033;
defparam \phi_control|seven_segment_0_inst|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X78_Y29_N30
stratixiv_lcell_comb \delta_control|seven_segment_0_inst|WideOr3~0 (
// Equation(s):
// \delta_control|seven_segment_0_inst|WideOr3~0_combout  = ( \delta_control|dec2hex_inst|Mux2~0_combout  & ( (!\delta_control|dec2hex_inst|Mux3~0_combout  & (\delta_control|dec2hex_inst|Mux4~0_combout  & !\delta_control|count_reg [0])) # 
// (\delta_control|dec2hex_inst|Mux3~0_combout  & ((\delta_control|count_reg [0]))) ) ) # ( !\delta_control|dec2hex_inst|Mux2~0_combout  & ( (!\delta_control|dec2hex_inst|Mux4~0_combout  & (!\delta_control|dec2hex_inst|Mux3~0_combout  $ 
// (!\delta_control|count_reg [0]))) ) )

	.dataa(!\delta_control|dec2hex_inst|Mux3~0_combout ),
	.datab(gnd),
	.datac(!\delta_control|dec2hex_inst|Mux4~0_combout ),
	.datad(!\delta_control|count_reg [0]),
	.datae(gnd),
	.dataf(!\delta_control|dec2hex_inst|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\delta_control|seven_segment_0_inst|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \delta_control|seven_segment_0_inst|WideOr3~0 .extended_lut = "off";
defparam \delta_control|seven_segment_0_inst|WideOr3~0 .lut_mask = 64'h50A050A00A550A55;
defparam \delta_control|seven_segment_0_inst|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X78_Y29_N2
stratixiv_lcell_comb \sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr3~0 (
// Equation(s):
// \sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr3~0_combout  = ( \sensing_Ibat_inst|Add0~5_sumout  & ( (!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux2~0_combout  & (!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux4~0_combout  & 
// !\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux3~0_combout )) # (\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux2~0_combout  & ((\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux3~0_combout ))) ) ) # ( !\sensing_Ibat_inst|Add0~5_sumout  & ( 
// (!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux4~0_combout  & (!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux2~0_combout  & \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux3~0_combout )) # (\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux4~0_combout 
//  & (\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux2~0_combout  & !\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux3~0_combout )) ) )

	.dataa(!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux4~0_combout ),
	.datab(!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux2~0_combout ),
	.datac(!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sensing_Ibat_inst|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr3~0 .extended_lut = "off";
defparam \sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr3~0 .lut_mask = 64'h1818181883838383;
defparam \sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X83_Y29_N2
stratixiv_lcell_comb \sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr3~0 (
// Equation(s):
// \sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr3~0_combout  = ( ADC_Ibat[2] & ( (!ADC_Ibat[0] & (!ADC_Ibat[3] & !ADC_Ibat[1])) # (ADC_Ibat[0] & ((ADC_Ibat[1]))) ) ) # ( !ADC_Ibat[2] & ( (!ADC_Ibat[3] & (ADC_Ibat[0] & !ADC_Ibat[1])) # (ADC_Ibat[3] & 
// (!ADC_Ibat[0] & ADC_Ibat[1])) ) )

	.dataa(!ADC_Ibat[3]),
	.datab(gnd),
	.datac(!ADC_Ibat[0]),
	.datad(!ADC_Ibat[1]),
	.datae(gnd),
	.dataf(!ADC_Ibat[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr3~0 .extended_lut = "off";
defparam \sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr3~0 .lut_mask = 64'h0A500A50A00FA00F;
defparam \sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X83_Y29_N0
stratixiv_lcell_comb \sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr3~0 (
// Equation(s):
// \sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr3~0_combout  = ( ADC_Vbat[3] & ( (ADC_Vbat[1] & (!ADC_Vbat[0] $ (ADC_Vbat[2]))) ) ) # ( !ADC_Vbat[3] & ( (!ADC_Vbat[0] & (ADC_Vbat[2] & !ADC_Vbat[1])) # (ADC_Vbat[0] & (!ADC_Vbat[2] $ (ADC_Vbat[1]))) ) )

	.dataa(gnd),
	.datab(!ADC_Vbat[0]),
	.datac(!ADC_Vbat[2]),
	.datad(!ADC_Vbat[1]),
	.datae(gnd),
	.dataf(!ADC_Vbat[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr3~0 .extended_lut = "off";
defparam \sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr3~0 .lut_mask = 64'h3C033C0300C300C3;
defparam \sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X83_Y29_N30
stratixiv_lcell_comb \SEG0~17 (
// Equation(s):
// \SEG0~17_combout  = ( \SEG0~7_combout  & ( (!\DSW[5]~input_o  & ((!\DSW[4]~input_o ) # ((!\sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr3~0_combout )))) # (\DSW[5]~input_o  & (((!\sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr3~0_combout )))) ) )

	.dataa(!\DSW[4]~input_o ),
	.datab(!\DSW[5]~input_o ),
	.datac(!\sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr3~0_combout ),
	.datad(!\sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr3~0_combout ),
	.datae(gnd),
	.dataf(!\SEG0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG0~17 .extended_lut = "off";
defparam \SEG0~17 .lut_mask = 64'h00000000FCB8FCB8;
defparam \SEG0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X80_Y29_N20
stratixiv_lcell_comb \SEG0~18 (
// Equation(s):
// \SEG0~18_combout  = ( \SEG0~5_combout  & ( \SEG0~17_combout  & ( (!\SEG0~4_combout  & ((!\delta_control|seven_segment_0_inst|WideOr3~0_combout ) # (!\SEG0~6_combout ))) ) ) ) # ( !\SEG0~5_combout  & ( \SEG0~17_combout  & ( (!\SEG0~4_combout  & 
// !\sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr3~0_combout ) ) ) ) # ( !\SEG0~5_combout  & ( !\SEG0~17_combout  & ( (!\SEG0~4_combout  & !\sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr3~0_combout ) ) ) )

	.dataa(!\delta_control|seven_segment_0_inst|WideOr3~0_combout ),
	.datab(!\SEG0~6_combout ),
	.datac(!\SEG0~4_combout ),
	.datad(!\sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr3~0_combout ),
	.datae(!\SEG0~5_combout ),
	.dataf(!\SEG0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG0~18 .extended_lut = "off";
defparam \SEG0~18 .lut_mask = 64'hF0000000F000E0E0;
defparam \SEG0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y29_N6
stratixiv_lcell_comb \sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr3~0 (
// Equation(s):
// \sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr3~0_combout  = ( \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux2~0_combout  & ( (!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux3~0_combout  & (\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux4~0_combout 
//  & !\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_sumout )) # (\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux3~0_combout  & ((\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_sumout ))) ) ) # ( 
// !\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux2~0_combout  & ( (!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux4~0_combout  & (!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux3~0_combout  $ 
// (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_sumout ))) ) )

	.dataa(!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux3~0_combout ),
	.datab(gnd),
	.datac(!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux4~0_combout ),
	.datad(!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_sumout ),
	.datae(gnd),
	.dataf(!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr3~0 .extended_lut = "off";
defparam \sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr3~0 .lut_mask = 64'h50A050A00A550A55;
defparam \sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y29_N28
stratixiv_lcell_comb \SEG0~19 (
// Equation(s):
// \SEG0~19_combout  = ( \sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr3~0_combout  & ( (!\SEG0~1_combout  & (((\phi_control|seven_segment_0_inst|WideOr3~0_combout )))) # (\SEG0~1_combout  & (((!\SEG0~18_combout )) # (\SEG0~3_combout ))) ) ) # ( 
// !\sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr3~0_combout  & ( (!\SEG0~1_combout  & (((\phi_control|seven_segment_0_inst|WideOr3~0_combout )))) # (\SEG0~1_combout  & (!\SEG0~3_combout  & ((!\SEG0~18_combout )))) ) )

	.dataa(!\SEG0~3_combout ),
	.datab(!\SEG0~1_combout ),
	.datac(!\phi_control|seven_segment_0_inst|WideOr3~0_combout ),
	.datad(!\SEG0~18_combout ),
	.datae(gnd),
	.dataf(!\sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG0~19 .extended_lut = "off";
defparam \SEG0~19 .lut_mask = 64'h2E0C2E0C3F1D3F1D;
defparam \SEG0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y29_N8
stratixiv_lcell_comb \phi_control|seven_segment_0_inst|WideOr2~0 (
// Equation(s):
// \phi_control|seven_segment_0_inst|WideOr2~0_combout  = ( \phi_control|dec2hex_inst|Mux3~0_combout  & ( (!\phi_control|dec2hex_inst|Mux4~0_combout  & ((!\phi_control|dec2hex_inst|Mux2~0_combout ) # (\phi_control|count_reg [0]))) ) ) # ( 
// !\phi_control|dec2hex_inst|Mux3~0_combout  & ( (\phi_control|count_reg [0] & ((!\phi_control|dec2hex_inst|Mux2~0_combout ) # (!\phi_control|dec2hex_inst|Mux4~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\phi_control|dec2hex_inst|Mux2~0_combout ),
	.datac(!\phi_control|dec2hex_inst|Mux4~0_combout ),
	.datad(!\phi_control|count_reg [0]),
	.datae(gnd),
	.dataf(!\phi_control|dec2hex_inst|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phi_control|seven_segment_0_inst|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phi_control|seven_segment_0_inst|WideOr2~0 .extended_lut = "off";
defparam \phi_control|seven_segment_0_inst|WideOr2~0 .lut_mask = 64'h00FC00FCC0F0C0F0;
defparam \phi_control|seven_segment_0_inst|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X78_Y29_N28
stratixiv_lcell_comb \delta_control|seven_segment_0_inst|WideOr2~0 (
// Equation(s):
// \delta_control|seven_segment_0_inst|WideOr2~0_combout  = ( \delta_control|dec2hex_inst|Mux2~0_combout  & ( (!\delta_control|dec2hex_inst|Mux4~0_combout  & \delta_control|count_reg [0]) ) ) # ( !\delta_control|dec2hex_inst|Mux2~0_combout  & ( 
// (!\delta_control|dec2hex_inst|Mux3~0_combout  & ((\delta_control|count_reg [0]))) # (\delta_control|dec2hex_inst|Mux3~0_combout  & (!\delta_control|dec2hex_inst|Mux4~0_combout )) ) )

	.dataa(!\delta_control|dec2hex_inst|Mux3~0_combout ),
	.datab(!\delta_control|dec2hex_inst|Mux4~0_combout ),
	.datac(!\delta_control|count_reg [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\delta_control|dec2hex_inst|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\delta_control|seven_segment_0_inst|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \delta_control|seven_segment_0_inst|WideOr2~0 .extended_lut = "off";
defparam \delta_control|seven_segment_0_inst|WideOr2~0 .lut_mask = 64'h4E4E4E4E0C0C0C0C;
defparam \delta_control|seven_segment_0_inst|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X78_Y29_N16
stratixiv_lcell_comb \sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr2~0 (
// Equation(s):
// \sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr2~0_combout  = ( \sensing_Ibat_inst|Add0~5_sumout  & ( (!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux4~0_combout ) # ((!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux2~0_combout  & 
// !\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux3~0_combout )) ) ) # ( !\sensing_Ibat_inst|Add0~5_sumout  & ( (!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux4~0_combout  & (!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux2~0_combout  & 
// \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux3~0_combout )) ) )

	.dataa(!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux4~0_combout ),
	.datab(!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux2~0_combout ),
	.datac(gnd),
	.datad(!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux3~0_combout ),
	.datae(gnd),
	.dataf(!\sensing_Ibat_inst|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr2~0 .extended_lut = "off";
defparam \sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr2~0 .lut_mask = 64'h00880088EEAAEEAA;
defparam \sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X83_Y29_N20
stratixiv_lcell_comb \sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr2~0 (
// Equation(s):
// \sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr2~0_combout  = ( ADC_Ibat[2] & ( (!ADC_Ibat[3] & ((!ADC_Ibat[1]) # (ADC_Ibat[0]))) ) ) # ( !ADC_Ibat[2] & ( (ADC_Ibat[0] & ((!ADC_Ibat[1]) # (!ADC_Ibat[3]))) ) )

	.dataa(!ADC_Ibat[1]),
	.datab(!ADC_Ibat[0]),
	.datac(gnd),
	.datad(!ADC_Ibat[3]),
	.datae(gnd),
	.dataf(!ADC_Ibat[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr2~0 .extended_lut = "off";
defparam \sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr2~0 .lut_mask = 64'h33223322BB00BB00;
defparam \sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X83_Y29_N36
stratixiv_lcell_comb \sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr2~0 (
// Equation(s):
// \sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr2~0_combout  = ( ADC_Vbat[3] & ( (!ADC_Vbat[2] & (!ADC_Vbat[1] & ADC_Vbat[0])) ) ) # ( !ADC_Vbat[3] & ( ((ADC_Vbat[2] & !ADC_Vbat[1])) # (ADC_Vbat[0]) ) )

	.dataa(!ADC_Vbat[2]),
	.datab(!ADC_Vbat[1]),
	.datac(gnd),
	.datad(!ADC_Vbat[0]),
	.datae(gnd),
	.dataf(!ADC_Vbat[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr2~0 .extended_lut = "off";
defparam \sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr2~0 .lut_mask = 64'h44FF44FF00880088;
defparam \sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X80_Y29_N24
stratixiv_lcell_comb \SEG0~20 (
// Equation(s):
// \SEG0~20_combout  = ( \sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr2~0_combout  & ( \DSW[5]~input_o  & ( (!\sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr2~0_combout  & \SEG0~7_combout ) ) ) ) # ( 
// !\sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr2~0_combout  & ( \DSW[5]~input_o  & ( (!\sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr2~0_combout  & \SEG0~7_combout ) ) ) ) # ( \sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr2~0_combout  & ( 
// !\DSW[5]~input_o  & ( (!\DSW[4]~input_o  & \SEG0~7_combout ) ) ) ) # ( !\sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr2~0_combout  & ( !\DSW[5]~input_o  & ( \SEG0~7_combout  ) ) )

	.dataa(!\sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr2~0_combout ),
	.datab(!\DSW[4]~input_o ),
	.datac(gnd),
	.datad(!\SEG0~7_combout ),
	.datae(!\sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr2~0_combout ),
	.dataf(!\DSW[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG0~20 .extended_lut = "off";
defparam \SEG0~20 .lut_mask = 64'h00FF00CC00AA00AA;
defparam \SEG0~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X80_Y29_N12
stratixiv_lcell_comb \SEG0~21 (
// Equation(s):
// \SEG0~21_combout  = ( \SEG0~5_combout  & ( \SEG0~20_combout  & ( (!\SEG0~4_combout  & ((!\delta_control|seven_segment_0_inst|WideOr2~0_combout ) # (!\SEG0~6_combout ))) ) ) ) # ( !\SEG0~5_combout  & ( \SEG0~20_combout  & ( (!\SEG0~4_combout  & 
// !\sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr2~0_combout ) ) ) ) # ( !\SEG0~5_combout  & ( !\SEG0~20_combout  & ( (!\SEG0~4_combout  & !\sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr2~0_combout ) ) ) )

	.dataa(!\delta_control|seven_segment_0_inst|WideOr2~0_combout ),
	.datab(!\SEG0~6_combout ),
	.datac(!\SEG0~4_combout ),
	.datad(!\sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr2~0_combout ),
	.datae(!\SEG0~5_combout ),
	.dataf(!\SEG0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG0~21 .extended_lut = "off";
defparam \SEG0~21 .lut_mask = 64'hF0000000F000E0E0;
defparam \SEG0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y29_N10
stratixiv_lcell_comb \sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr2~0 (
// Equation(s):
// \sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr2~0_combout  = ( \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux2~0_combout  & ( (!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux4~0_combout  & 
// \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_sumout ) ) ) # ( !\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux2~0_combout  & ( (!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux3~0_combout  & 
// ((\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_sumout ))) # (\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux3~0_combout  & (!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux4~0_combout )) ) )

	.dataa(!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux3~0_combout ),
	.datab(gnd),
	.datac(!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux4~0_combout ),
	.datad(!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_sumout ),
	.datae(gnd),
	.dataf(!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr2~0 .extended_lut = "off";
defparam \sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr2~0 .lut_mask = 64'h50FA50FA00F000F0;
defparam \sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y29_N20
stratixiv_lcell_comb \SEG0~22 (
// Equation(s):
// \SEG0~22_combout  = ( \sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr2~0_combout  & ( (!\SEG0~1_combout  & (((\phi_control|seven_segment_0_inst|WideOr2~0_combout )))) # (\SEG0~1_combout  & (((!\SEG0~21_combout )) # (\SEG0~3_combout ))) ) ) # ( 
// !\sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr2~0_combout  & ( (!\SEG0~1_combout  & (((\phi_control|seven_segment_0_inst|WideOr2~0_combout )))) # (\SEG0~1_combout  & (!\SEG0~3_combout  & ((!\SEG0~21_combout )))) ) )

	.dataa(!\SEG0~3_combout ),
	.datab(!\SEG0~1_combout ),
	.datac(!\phi_control|seven_segment_0_inst|WideOr2~0_combout ),
	.datad(!\SEG0~21_combout ),
	.datae(gnd),
	.dataf(!\sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG0~22 .extended_lut = "off";
defparam \SEG0~22 .lut_mask = 64'h2E0C2E0C3F1D3F1D;
defparam \SEG0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y29_N36
stratixiv_lcell_comb \sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr1~0 (
// Equation(s):
// \sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr1~0_combout  = ( \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux4~0_combout  & ( (!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux2~0_combout  & 
// (\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_sumout  & \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux3~0_combout )) ) ) # ( !\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux4~0_combout  & ( 
// (!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux2~0_combout  & (\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_sumout  & !\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux3~0_combout )) # 
// (\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux2~0_combout  & ((!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux3~0_combout ) # (\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_sumout ))) ) )

	.dataa(!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux2~0_combout ),
	.datab(!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_sumout ),
	.datac(!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr1~0 .extended_lut = "off";
defparam \sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr1~0 .lut_mask = 64'h7171717102020202;
defparam \sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X78_Y29_N18
stratixiv_lcell_comb \sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr1~0 (
// Equation(s):
// \sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr1~0_combout  = ( \sensing_Ibat_inst|Add0~5_sumout  & ( !\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux4~0_combout  $ (((!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux2~0_combout  & 
// \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux3~0_combout ))) ) ) # ( !\sensing_Ibat_inst|Add0~5_sumout  & ( (!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux4~0_combout  & (\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux2~0_combout  & 
// !\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux3~0_combout )) ) )

	.dataa(!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux4~0_combout ),
	.datab(!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux2~0_combout ),
	.datac(!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sensing_Ibat_inst|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr1~0 .extended_lut = "off";
defparam \sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr1~0 .lut_mask = 64'h20202020A6A6A6A6;
defparam \sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X78_Y29_N4
stratixiv_lcell_comb \delta_control|seven_segment_0_inst|WideOr1~0 (
// Equation(s):
// \delta_control|seven_segment_0_inst|WideOr1~0_combout  = ( \delta_control|dec2hex_inst|Mux4~0_combout  & ( (!\delta_control|dec2hex_inst|Mux2~0_combout  & (\delta_control|dec2hex_inst|Mux3~0_combout  & \delta_control|count_reg [0])) ) ) # ( 
// !\delta_control|dec2hex_inst|Mux4~0_combout  & ( (!\delta_control|dec2hex_inst|Mux2~0_combout  & (!\delta_control|dec2hex_inst|Mux3~0_combout  & \delta_control|count_reg [0])) # (\delta_control|dec2hex_inst|Mux2~0_combout  & 
// ((!\delta_control|dec2hex_inst|Mux3~0_combout ) # (\delta_control|count_reg [0]))) ) )

	.dataa(gnd),
	.datab(!\delta_control|dec2hex_inst|Mux2~0_combout ),
	.datac(!\delta_control|dec2hex_inst|Mux3~0_combout ),
	.datad(!\delta_control|count_reg [0]),
	.datae(gnd),
	.dataf(!\delta_control|dec2hex_inst|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\delta_control|seven_segment_0_inst|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \delta_control|seven_segment_0_inst|WideOr1~0 .extended_lut = "off";
defparam \delta_control|seven_segment_0_inst|WideOr1~0 .lut_mask = 64'h30F330F3000C000C;
defparam \delta_control|seven_segment_0_inst|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X83_Y29_N16
stratixiv_lcell_comb \sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr1~0 (
// Equation(s):
// \sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr1~0_combout  = ( ADC_Vbat[1] & ( (!ADC_Vbat[3] & ((!ADC_Vbat[2]) # (ADC_Vbat[0]))) ) ) # ( !ADC_Vbat[1] & ( (ADC_Vbat[0] & (!ADC_Vbat[2] $ (ADC_Vbat[3]))) ) )

	.dataa(gnd),
	.datab(!ADC_Vbat[0]),
	.datac(!ADC_Vbat[2]),
	.datad(!ADC_Vbat[3]),
	.datae(gnd),
	.dataf(!ADC_Vbat[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr1~0 .extended_lut = "off";
defparam \sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr1~0 .lut_mask = 64'h30033003F300F300;
defparam \sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X83_Y29_N18
stratixiv_lcell_comb \sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr1~0 (
// Equation(s):
// \sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr1~0_combout  = ( ADC_Ibat[3] & ( (!ADC_Ibat[1] & (ADC_Ibat[2] & ADC_Ibat[0])) ) ) # ( !ADC_Ibat[3] & ( (!ADC_Ibat[1] & (!ADC_Ibat[2] & ADC_Ibat[0])) # (ADC_Ibat[1] & ((!ADC_Ibat[2]) # (ADC_Ibat[0]))) ) )

	.dataa(!ADC_Ibat[1]),
	.datab(gnd),
	.datac(!ADC_Ibat[2]),
	.datad(!ADC_Ibat[0]),
	.datae(gnd),
	.dataf(!ADC_Ibat[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr1~0 .extended_lut = "off";
defparam \sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr1~0 .lut_mask = 64'h50F550F5000A000A;
defparam \sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X80_Y29_N16
stratixiv_lcell_comb \SEG0~23 (
// Equation(s):
// \SEG0~23_combout  = ( \DSW[4]~input_o  & ( \sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr1~0_combout  & ( (!\DSW[5]~input_o  & (\SEG0~7_combout  & !\sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr1~0_combout )) ) ) ) # ( !\DSW[4]~input_o  & ( 
// \sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr1~0_combout  & ( (!\DSW[5]~input_o  & \SEG0~7_combout ) ) ) ) # ( \DSW[4]~input_o  & ( !\sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr1~0_combout  & ( (\SEG0~7_combout  & 
// ((!\sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr1~0_combout ) # (\DSW[5]~input_o ))) ) ) ) # ( !\DSW[4]~input_o  & ( !\sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr1~0_combout  & ( \SEG0~7_combout  ) ) )

	.dataa(!\DSW[5]~input_o ),
	.datab(!\SEG0~7_combout ),
	.datac(gnd),
	.datad(!\sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr1~0_combout ),
	.datae(!\DSW[4]~input_o ),
	.dataf(!\sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG0~23 .extended_lut = "off";
defparam \SEG0~23 .lut_mask = 64'h3333331122222200;
defparam \SEG0~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X80_Y29_N4
stratixiv_lcell_comb \SEG0~24 (
// Equation(s):
// \SEG0~24_combout  = ( !\SEG0~4_combout  & ( \SEG0~23_combout  & ( (!\SEG0~5_combout  & (!\sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr1~0_combout )) # (\SEG0~5_combout  & (((!\SEG0~6_combout ) # (!\delta_control|seven_segment_0_inst|WideOr1~0_combout 
// )))) ) ) ) # ( !\SEG0~4_combout  & ( !\SEG0~23_combout  & ( (!\sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr1~0_combout  & !\SEG0~5_combout ) ) ) )

	.dataa(!\sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr1~0_combout ),
	.datab(!\SEG0~6_combout ),
	.datac(!\SEG0~5_combout ),
	.datad(!\delta_control|seven_segment_0_inst|WideOr1~0_combout ),
	.datae(!\SEG0~4_combout ),
	.dataf(!\SEG0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG0~24 .extended_lut = "off";
defparam \SEG0~24 .lut_mask = 64'hA0A00000AFAC0000;
defparam \SEG0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y29_N2
stratixiv_lcell_comb \phi_control|seven_segment_0_inst|WideOr1~0 (
// Equation(s):
// \phi_control|seven_segment_0_inst|WideOr1~0_combout  = ( \phi_control|dec2hex_inst|Mux3~0_combout  & ( (\phi_control|count_reg [0] & (!\phi_control|dec2hex_inst|Mux2~0_combout  $ (!\phi_control|dec2hex_inst|Mux4~0_combout ))) ) ) # ( 
// !\phi_control|dec2hex_inst|Mux3~0_combout  & ( (!\phi_control|dec2hex_inst|Mux4~0_combout  & ((\phi_control|dec2hex_inst|Mux2~0_combout ) # (\phi_control|count_reg [0]))) ) )

	.dataa(!\phi_control|count_reg [0]),
	.datab(gnd),
	.datac(!\phi_control|dec2hex_inst|Mux2~0_combout ),
	.datad(!\phi_control|dec2hex_inst|Mux4~0_combout ),
	.datae(gnd),
	.dataf(!\phi_control|dec2hex_inst|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phi_control|seven_segment_0_inst|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phi_control|seven_segment_0_inst|WideOr1~0 .extended_lut = "off";
defparam \phi_control|seven_segment_0_inst|WideOr1~0 .lut_mask = 64'h5F005F0005500550;
defparam \phi_control|seven_segment_0_inst|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y29_N22
stratixiv_lcell_comb \SEG0~25 (
// Equation(s):
// \SEG0~25_combout  = ( \phi_control|seven_segment_0_inst|WideOr1~0_combout  & ( (!\SEG0~1_combout ) # ((!\SEG0~3_combout  & ((!\SEG0~24_combout ))) # (\SEG0~3_combout  & (\sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr1~0_combout ))) ) ) # ( 
// !\phi_control|seven_segment_0_inst|WideOr1~0_combout  & ( (\SEG0~1_combout  & ((!\SEG0~3_combout  & ((!\SEG0~24_combout ))) # (\SEG0~3_combout  & (\sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr1~0_combout )))) ) )

	.dataa(!\SEG0~3_combout ),
	.datab(!\SEG0~1_combout ),
	.datac(!\sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr1~0_combout ),
	.datad(!\SEG0~24_combout ),
	.datae(gnd),
	.dataf(!\phi_control|seven_segment_0_inst|WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG0~25 .extended_lut = "off";
defparam \SEG0~25 .lut_mask = 64'h23012301EFCDEFCD;
defparam \SEG0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y29_N38
stratixiv_lcell_comb \sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr0~0 (
// Equation(s):
// \sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr0~0_combout  = ( \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux3~0_combout  & ( (!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux2~0_combout  & 
// (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_sumout  & \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux4~0_combout )) # (\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux2~0_combout  & 
// (\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_sumout  & !\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux4~0_combout )) ) ) # ( !\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux3~0_combout  & ( 
// (!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux2~0_combout  & !\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux4~0_combout ) ) )

	.dataa(!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux2~0_combout ),
	.datab(!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_sumout ),
	.datac(!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux4~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr0~0 .extended_lut = "off";
defparam \sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr0~0 .lut_mask = 64'hA0A0A0A018181818;
defparam \sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X78_Y29_N8
stratixiv_lcell_comb \delta_control|seven_segment_0_inst|WideOr0~0 (
// Equation(s):
// \delta_control|seven_segment_0_inst|WideOr0~0_combout  = ( \delta_control|dec2hex_inst|Mux4~0_combout  & ( (!\delta_control|dec2hex_inst|Mux2~0_combout  & (\delta_control|dec2hex_inst|Mux3~0_combout  & !\delta_control|count_reg [0])) ) ) # ( 
// !\delta_control|dec2hex_inst|Mux4~0_combout  & ( (!\delta_control|dec2hex_inst|Mux2~0_combout  & (!\delta_control|dec2hex_inst|Mux3~0_combout )) # (\delta_control|dec2hex_inst|Mux2~0_combout  & (\delta_control|dec2hex_inst|Mux3~0_combout  & 
// \delta_control|count_reg [0])) ) )

	.dataa(gnd),
	.datab(!\delta_control|dec2hex_inst|Mux2~0_combout ),
	.datac(!\delta_control|dec2hex_inst|Mux3~0_combout ),
	.datad(!\delta_control|count_reg [0]),
	.datae(gnd),
	.dataf(!\delta_control|dec2hex_inst|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\delta_control|seven_segment_0_inst|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \delta_control|seven_segment_0_inst|WideOr0~0 .extended_lut = "off";
defparam \delta_control|seven_segment_0_inst|WideOr0~0 .lut_mask = 64'hC0C3C0C30C000C00;
defparam \delta_control|seven_segment_0_inst|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X78_Y29_N26
stratixiv_lcell_comb \sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr0~0 (
// Equation(s):
// \sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr0~0_combout  = ( \sensing_Ibat_inst|Add0~5_sumout  & ( (!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux4~0_combout  & (!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux2~0_combout  $ 
// (\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux3~0_combout ))) ) ) # ( !\sensing_Ibat_inst|Add0~5_sumout  & ( (!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux2~0_combout  & (!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux4~0_combout  $ 
// (\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux3~0_combout ))) ) )

	.dataa(!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux4~0_combout ),
	.datab(gnd),
	.datac(!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux2~0_combout ),
	.datad(!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux3~0_combout ),
	.datae(gnd),
	.dataf(!\sensing_Ibat_inst|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr0~0 .extended_lut = "off";
defparam \sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr0~0 .lut_mask = 64'hA050A050A00AA00A;
defparam \sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X78_Y29_N6
stratixiv_lcell_comb \sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr0~0 (
// Equation(s):
// \sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr0~0_combout  = ( ADC_Vbat[0] & ( (!ADC_Vbat[3] & (!ADC_Vbat[1] $ (ADC_Vbat[2]))) ) ) # ( !ADC_Vbat[0] & ( (!ADC_Vbat[1] & (!ADC_Vbat[3] $ (ADC_Vbat[2]))) ) )

	.dataa(!ADC_Vbat[3]),
	.datab(gnd),
	.datac(!ADC_Vbat[1]),
	.datad(!ADC_Vbat[2]),
	.datae(gnd),
	.dataf(!ADC_Vbat[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr0~0 .extended_lut = "off";
defparam \sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr0~0 .lut_mask = 64'hA050A050A00AA00A;
defparam \sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X78_Y26_N4
stratixiv_lcell_comb \SEG0~26 (
// Equation(s):
// \SEG0~26_combout  = ( !\DSW[0]~input_o  & ( (!\DSW[6]~input_o  & (!\DSW[1]~input_o  & (!\DSW[4]~input_o  $ (!\DSW[5]~input_o )))) ) )

	.dataa(!\DSW[4]~input_o ),
	.datab(!\DSW[5]~input_o ),
	.datac(!\DSW[6]~input_o ),
	.datad(!\DSW[1]~input_o ),
	.datae(gnd),
	.dataf(!\DSW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG0~26 .extended_lut = "off";
defparam \SEG0~26 .lut_mask = 64'h6000600000000000;
defparam \SEG0~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X83_Y29_N22
stratixiv_lcell_comb \sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr0~0 (
// Equation(s):
// \sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr0~0_combout  = ( ADC_Ibat[3] & ( (!ADC_Ibat[1] & (!ADC_Ibat[0] & ADC_Ibat[2])) ) ) # ( !ADC_Ibat[3] & ( (!ADC_Ibat[1] & ((!ADC_Ibat[2]))) # (ADC_Ibat[1] & (ADC_Ibat[0] & ADC_Ibat[2])) ) )

	.dataa(!ADC_Ibat[1]),
	.datab(!ADC_Ibat[0]),
	.datac(gnd),
	.datad(!ADC_Ibat[2]),
	.datae(gnd),
	.dataf(!ADC_Ibat[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr0~0 .extended_lut = "off";
defparam \sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr0~0 .lut_mask = 64'hAA11AA1100880088;
defparam \sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X78_Y26_N6
stratixiv_lcell_comb \SEG0~27 (
// Equation(s):
// \SEG0~27_combout  = ( !\DSW[0]~input_o  & ( (!\DSW[4]~input_o  & ((!\DSW[5]~input_o  & (!\DSW[6]~input_o  $ (!\DSW[1]~input_o ))) # (\DSW[5]~input_o  & (!\DSW[6]~input_o  & !\DSW[1]~input_o )))) ) )

	.dataa(!\DSW[4]~input_o ),
	.datab(!\DSW[5]~input_o ),
	.datac(!\DSW[6]~input_o ),
	.datad(!\DSW[1]~input_o ),
	.datae(gnd),
	.dataf(!\DSW[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG0~27 .extended_lut = "off";
defparam \SEG0~27 .lut_mask = 64'h2880288000000000;
defparam \SEG0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X78_Y29_N24
stratixiv_lcell_comb \SEG0~28 (
// Equation(s):
// \SEG0~28_combout  = ( \SEG0~27_combout  & ( (\SEG0~26_combout  & \sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr0~0_combout ) ) ) # ( !\SEG0~27_combout  & ( (\sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr0~0_combout  & \SEG0~26_combout ) ) )

	.dataa(gnd),
	.datab(!\sensing_Vbat_inst|VbatHEX2display|hex2seg_0|WideOr0~0_combout ),
	.datac(!\SEG0~26_combout ),
	.datad(!\sensing_Ibat_inst|IbatHEX2display|hex2seg_0|WideOr0~0_combout ),
	.datae(gnd),
	.dataf(!\SEG0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG0~28 .extended_lut = "off";
defparam \SEG0~28 .lut_mask = 64'h03030303000F000F;
defparam \SEG0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X78_Y29_N20
stratixiv_lcell_comb \SEG0~29 (
// Equation(s):
// \SEG0~29_combout  = ( \SEG0~5_combout  & ( \SEG0~6_combout  & ( (!\delta_control|seven_segment_0_inst|WideOr0~0_combout  & !\SEG0~28_combout ) ) ) ) # ( !\SEG0~5_combout  & ( \SEG0~6_combout  & ( 
// !\sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr0~0_combout  ) ) ) # ( \SEG0~5_combout  & ( !\SEG0~6_combout  & ( !\SEG0~28_combout  ) ) ) # ( !\SEG0~5_combout  & ( !\SEG0~6_combout  & ( !\sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr0~0_combout  ) ) )

	.dataa(!\delta_control|seven_segment_0_inst|WideOr0~0_combout ),
	.datab(!\sensing_Ibat_inst|num2seg_Ibat|hex2seg_0|WideOr0~0_combout ),
	.datac(!\SEG0~28_combout ),
	.datad(gnd),
	.datae(!\SEG0~5_combout ),
	.dataf(!\SEG0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG0~29 .extended_lut = "off";
defparam \SEG0~29 .lut_mask = 64'hCCCCF0F0CCCCA0A0;
defparam \SEG0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y29_N0
stratixiv_lcell_comb \phi_control|seven_segment_0_inst|WideOr0~0 (
// Equation(s):
// \phi_control|seven_segment_0_inst|WideOr0~0_combout  = ( \phi_control|dec2hex_inst|Mux3~0_combout  & ( (!\phi_control|count_reg [0] & (!\phi_control|dec2hex_inst|Mux2~0_combout  & \phi_control|dec2hex_inst|Mux4~0_combout )) # (\phi_control|count_reg [0] & 
// (\phi_control|dec2hex_inst|Mux2~0_combout  & !\phi_control|dec2hex_inst|Mux4~0_combout )) ) ) # ( !\phi_control|dec2hex_inst|Mux3~0_combout  & ( (!\phi_control|dec2hex_inst|Mux2~0_combout  & !\phi_control|dec2hex_inst|Mux4~0_combout ) ) )

	.dataa(!\phi_control|count_reg [0]),
	.datab(!\phi_control|dec2hex_inst|Mux2~0_combout ),
	.datac(!\phi_control|dec2hex_inst|Mux4~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phi_control|dec2hex_inst|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phi_control|seven_segment_0_inst|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phi_control|seven_segment_0_inst|WideOr0~0 .extended_lut = "off";
defparam \phi_control|seven_segment_0_inst|WideOr0~0 .lut_mask = 64'hC0C0C0C018181818;
defparam \phi_control|seven_segment_0_inst|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X80_Y29_N10
stratixiv_lcell_comb \SEG0~30 (
// Equation(s):
// \SEG0~30_combout  = ( \SEG0~1_combout  & ( \phi_control|seven_segment_0_inst|WideOr0~0_combout  & ( (!\sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr0~0_combout  & (!\SEG0~29_combout  & ((!\SEG0~4_combout )))) # 
// (\sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr0~0_combout  & (((!\SEG0~29_combout  & !\SEG0~4_combout )) # (\SEG0~3_combout ))) ) ) ) # ( !\SEG0~1_combout  & ( \phi_control|seven_segment_0_inst|WideOr0~0_combout  ) ) # ( \SEG0~1_combout  & ( 
// !\phi_control|seven_segment_0_inst|WideOr0~0_combout  & ( (!\sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr0~0_combout  & (!\SEG0~29_combout  & ((!\SEG0~4_combout )))) # (\sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr0~0_combout  & (((!\SEG0~29_combout 
//  & !\SEG0~4_combout )) # (\SEG0~3_combout ))) ) ) )

	.dataa(!\sensing_Vbat_inst|num2seg_Vbat|hex2seg_0|WideOr0~0_combout ),
	.datab(!\SEG0~29_combout ),
	.datac(!\SEG0~3_combout ),
	.datad(!\SEG0~4_combout ),
	.datae(!\SEG0~1_combout ),
	.dataf(!\phi_control|seven_segment_0_inst|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG0~30 .extended_lut = "off";
defparam \SEG0~30 .lut_mask = 64'h0000CD05FFFFCD05;
defparam \SEG0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X78_Y28_N38
stratixiv_lcell_comb \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux9~0 (
// Equation(s):
// \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux9~0_combout  = ( !\sensing_Ibat_inst|Add0~25_sumout  & ( \sensing_Ibat_inst|Add0~21_sumout  & ( \sensing_Ibat_inst|Add0~29_sumout  ) ) ) # ( \sensing_Ibat_inst|Add0~25_sumout  & ( 
// !\sensing_Ibat_inst|Add0~21_sumout  & ( \sensing_Ibat_inst|Add0~29_sumout  ) ) )

	.dataa(gnd),
	.datab(!\sensing_Ibat_inst|Add0~29_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\sensing_Ibat_inst|Add0~25_sumout ),
	.dataf(!\sensing_Ibat_inst|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux9~0 .extended_lut = "off";
defparam \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux9~0 .lut_mask = 64'h0000333333330000;
defparam \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X78_Y28_N20
stratixiv_lcell_comb \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux5~0 (
// Equation(s):
// \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux5~0_combout  = ( \sensing_Ibat_inst|Add0~9_sumout  & ( \sensing_Ibat_inst|Add0~21_sumout  & ( (!\sensing_Ibat_inst|Add0~17_sumout  & (!\sensing_Ibat_inst|Add0~29_sumout  & 
// ((!\sensing_Ibat_inst|Add0~13_sumout ) # (\sensing_Ibat_inst|Add0~25_sumout )))) # (\sensing_Ibat_inst|Add0~17_sumout  & (!\sensing_Ibat_inst|Add0~25_sumout  $ (((!\sensing_Ibat_inst|Add0~29_sumout  & !\sensing_Ibat_inst|Add0~13_sumout ))))) ) ) ) # ( 
// !\sensing_Ibat_inst|Add0~9_sumout  & ( \sensing_Ibat_inst|Add0~21_sumout  & ( (!\sensing_Ibat_inst|Add0~17_sumout  & (!\sensing_Ibat_inst|Add0~29_sumout  & (!\sensing_Ibat_inst|Add0~25_sumout  $ (\sensing_Ibat_inst|Add0~13_sumout )))) # 
// (\sensing_Ibat_inst|Add0~17_sumout  & ((!\sensing_Ibat_inst|Add0~29_sumout  & (\sensing_Ibat_inst|Add0~25_sumout  & !\sensing_Ibat_inst|Add0~13_sumout )) # (\sensing_Ibat_inst|Add0~29_sumout  & (!\sensing_Ibat_inst|Add0~25_sumout  & 
// \sensing_Ibat_inst|Add0~13_sumout )))) ) ) ) # ( \sensing_Ibat_inst|Add0~9_sumout  & ( !\sensing_Ibat_inst|Add0~21_sumout  & ( !\sensing_Ibat_inst|Add0~25_sumout  $ (((!\sensing_Ibat_inst|Add0~17_sumout  & ((!\sensing_Ibat_inst|Add0~29_sumout ) # 
// (!\sensing_Ibat_inst|Add0~13_sumout ))))) ) ) ) # ( !\sensing_Ibat_inst|Add0~9_sumout  & ( !\sensing_Ibat_inst|Add0~21_sumout  & ( (!\sensing_Ibat_inst|Add0~17_sumout  & (\sensing_Ibat_inst|Add0~25_sumout  & ((!\sensing_Ibat_inst|Add0~29_sumout ) # 
// (!\sensing_Ibat_inst|Add0~13_sumout )))) # (\sensing_Ibat_inst|Add0~17_sumout  & (!\sensing_Ibat_inst|Add0~25_sumout  & ((\sensing_Ibat_inst|Add0~13_sumout ) # (\sensing_Ibat_inst|Add0~29_sumout )))) ) ) )

	.dataa(!\sensing_Ibat_inst|Add0~17_sumout ),
	.datab(!\sensing_Ibat_inst|Add0~29_sumout ),
	.datac(!\sensing_Ibat_inst|Add0~25_sumout ),
	.datad(!\sensing_Ibat_inst|Add0~13_sumout ),
	.datae(!\sensing_Ibat_inst|Add0~9_sumout ),
	.dataf(!\sensing_Ibat_inst|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux5~0 .extended_lut = "off";
defparam \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux5~0 .lut_mask = 64'h1A585A7884189C58;
defparam \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X78_Y28_N32
stratixiv_lcell_comb \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux7~0 (
// Equation(s):
// \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux7~0_combout  = ( \sensing_Ibat_inst|Add0~13_sumout  & ( (!\sensing_Ibat_inst|Add0~25_sumout  & ((!\sensing_Ibat_inst|Add0~21_sumout  $ (!\sensing_Ibat_inst|Add0~29_sumout )))) # 
// (\sensing_Ibat_inst|Add0~25_sumout  & (!\sensing_Ibat_inst|Add0~29_sumout  & (!\sensing_Ibat_inst|Add0~17_sumout  $ (\sensing_Ibat_inst|Add0~21_sumout )))) ) ) # ( !\sensing_Ibat_inst|Add0~13_sumout  & ( (!\sensing_Ibat_inst|Add0~17_sumout  & 
// (!\sensing_Ibat_inst|Add0~21_sumout  & (!\sensing_Ibat_inst|Add0~25_sumout  $ (!\sensing_Ibat_inst|Add0~29_sumout )))) # (\sensing_Ibat_inst|Add0~17_sumout  & (!\sensing_Ibat_inst|Add0~25_sumout  & (!\sensing_Ibat_inst|Add0~21_sumout  $ 
// (!\sensing_Ibat_inst|Add0~29_sumout )))) ) )

	.dataa(!\sensing_Ibat_inst|Add0~17_sumout ),
	.datab(!\sensing_Ibat_inst|Add0~21_sumout ),
	.datac(!\sensing_Ibat_inst|Add0~25_sumout ),
	.datad(!\sensing_Ibat_inst|Add0~29_sumout ),
	.datae(gnd),
	.dataf(!\sensing_Ibat_inst|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux7~0 .extended_lut = "off";
defparam \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux7~0 .lut_mask = 64'h18C018C039C039C0;
defparam \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X78_Y28_N34
stratixiv_lcell_comb \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux8~0 (
// Equation(s):
// \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux8~0_combout  = ( \sensing_Ibat_inst|Add0~21_sumout  & ( (!\sensing_Ibat_inst|Add0~29_sumout  & \sensing_Ibat_inst|Add0~25_sumout ) ) ) # ( !\sensing_Ibat_inst|Add0~21_sumout  & ( 
// (!\sensing_Ibat_inst|Add0~29_sumout  & (\sensing_Ibat_inst|Add0~17_sumout  & \sensing_Ibat_inst|Add0~25_sumout )) # (\sensing_Ibat_inst|Add0~29_sumout  & ((!\sensing_Ibat_inst|Add0~25_sumout ))) ) )

	.dataa(!\sensing_Ibat_inst|Add0~17_sumout ),
	.datab(gnd),
	.datac(!\sensing_Ibat_inst|Add0~29_sumout ),
	.datad(!\sensing_Ibat_inst|Add0~25_sumout ),
	.datae(gnd),
	.dataf(!\sensing_Ibat_inst|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux8~0 .extended_lut = "off";
defparam \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux8~0 .lut_mask = 64'h0F500F5000F000F0;
defparam \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X77_Y28_N14
stratixiv_lcell_comb \sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr6~0 (
// Equation(s):
// \sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr6~0_combout  = ( \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux8~0_combout  & ( (!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux7~0_combout  & 
// (!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux9~0_combout  $ (\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux5~0_combout ))) ) ) # ( !\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux8~0_combout  & ( 
// (\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux5~0_combout  & (!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux9~0_combout  $ (\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux7~0_combout ))) ) )

	.dataa(!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux9~0_combout ),
	.datab(!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux5~0_combout ),
	.datac(!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux7~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr6~0 .extended_lut = "off";
defparam \sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr6~0 .lut_mask = 64'h2121212190909090;
defparam \sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X77_Y28_N34
stratixiv_lcell_comb \SEG1~1 (
// Equation(s):
// \SEG1~1_combout  = ( \SEG0~2_combout  & ( (\sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr6~0_combout  & ((!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ) # ((!\DSW[7]~input_o ) # (\SEG1~0_combout )))) ) ) # ( !\SEG0~2_combout  & ( 
// (\DSW[7]~input_o  & (\sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr6~0_combout  & ((!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ) # (\SEG1~0_combout )))) ) )

	.dataa(!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ),
	.datab(!\DSW[7]~input_o ),
	.datac(!\sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr6~0_combout ),
	.datad(!\SEG1~0_combout ),
	.datae(gnd),
	.dataf(!\SEG0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG1~1 .extended_lut = "off";
defparam \SEG1~1 .lut_mask = 64'h020302030E0F0E0F;
defparam \SEG1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y26_N36
stratixiv_lcell_comb \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux5~0 (
// Equation(s):
// \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux5~0_combout  = ( \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17_sumout  & ( \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout  & ( 
// (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout  & (((!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21_sumout ) # (\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9_sumout 
// )) # (\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13_sumout ))) ) ) ) # ( !\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17_sumout  & ( 
// \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout  & ( (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21_sumout  & ((!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout 
//  & (\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13_sumout  & \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9_sumout )) # (\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout  
// & (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13_sumout )))) ) ) ) # ( \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17_sumout  & ( 
// !\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout  & ( (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout  & 
// ((!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13_sumout  & (\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9_sumout  & !\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21_sumout )) 
// # (\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13_sumout  & ((!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21_sumout ) # (\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9_sumout 
// ))))) # (\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout  & (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13_sumout  & 
// ((\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21_sumout )))) ) ) ) # ( !\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17_sumout  & ( 
// !\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout  & ( (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout  & (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13_sumout 
//  & ((\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21_sumout )))) # (\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout  & 
// (((!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21_sumout ) # (\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9_sumout )) # 
// (\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13_sumout ))) ) ) )

	.dataa(!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout ),
	.datab(!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13_sumout ),
	.datac(!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9_sumout ),
	.datad(!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21_sumout ),
	.datae(!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17_sumout ),
	.dataf(!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux5~0 .extended_lut = "off";
defparam \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux5~0 .lut_mask = 64'h559D2A464600AA2A;
defparam \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y26_N26
stratixiv_lcell_comb \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux9~0 (
// Equation(s):
// \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux9~0_combout  = ( \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21_sumout  & ( (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout  & 
// \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout ) ) ) # ( !\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21_sumout  & ( 
// (\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout  & \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout ) ) )

	.dataa(!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout ),
	.datab(gnd),
	.datac(!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux9~0 .extended_lut = "off";
defparam \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux9~0 .lut_mask = 64'h050505050A0A0A0A;
defparam \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y26_N28
stratixiv_lcell_comb \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux7~0 (
// Equation(s):
// \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux7~0_combout  = ( \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13_sumout  & ( (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout  & 
// ((!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21_sumout  $ (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout )))) # 
// (\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout  & (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout  & (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17_sumout  
// $ (\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21_sumout )))) ) ) # ( !\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13_sumout  & ( 
// (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17_sumout  & (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21_sumout  & (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout  
// $ (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout )))) # (\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17_sumout  & 
// (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout  & (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21_sumout  $ (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout 
// )))) ) )

	.dataa(!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17_sumout ),
	.datab(!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21_sumout ),
	.datac(!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout ),
	.datad(!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout ),
	.datae(gnd),
	.dataf(!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux7~0 .extended_lut = "off";
defparam \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux7~0 .lut_mask = 64'h18C018C039C039C0;
defparam \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y26_N30
stratixiv_lcell_comb \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux8~0 (
// Equation(s):
// \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux8~0_combout  = ( \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21_sumout  & ( (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout  & 
// \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout ) ) ) # ( !\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21_sumout  & ( 
// (!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout  & (\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17_sumout  & \sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout )) 
// # (\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout  & ((!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout ))) ) )

	.dataa(!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17_sumout ),
	.datab(gnd),
	.datac(!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~29_sumout ),
	.datad(!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~25_sumout ),
	.datae(gnd),
	.dataf(!\sensing_Vbat_inst|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux8~0 .extended_lut = "off";
defparam \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux8~0 .lut_mask = 64'h0F500F5000F000F0;
defparam \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X80_Y30_N18
stratixiv_lcell_comb \sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr6~0 (
// Equation(s):
// \sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr6~0_combout  = ( \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux8~0_combout  & ( (!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux7~0_combout  & 
// (!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux5~0_combout  $ (\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux9~0_combout ))) ) ) # ( !\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux8~0_combout  & ( 
// (\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux5~0_combout  & (!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux9~0_combout  $ (\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux7~0_combout ))) ) )

	.dataa(!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux5~0_combout ),
	.datab(gnd),
	.datac(!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux9~0_combout ),
	.datad(!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux7~0_combout ),
	.datae(gnd),
	.dataf(!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr6~0 .extended_lut = "off";
defparam \sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr6~0 .lut_mask = 64'h50055005A500A500;
defparam \sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X70_Y37_N28
stratixiv_lcell_comb \delta_control|dec2hex_inst|Mux7~0 (
// Equation(s):
// \delta_control|dec2hex_inst|Mux7~0_combout  = ( \delta_control|count_reg [5] & ( \delta_control|count_reg [2] & ( !\delta_control|count_reg [3] $ (\delta_control|count_reg [4]) ) ) ) # ( !\delta_control|count_reg [5] & ( \delta_control|count_reg [2] & ( 
// \delta_control|count_reg [4] ) ) ) # ( \delta_control|count_reg [5] & ( !\delta_control|count_reg [2] & ( (!\delta_control|count_reg [3] & !\delta_control|count_reg [4]) ) ) ) # ( !\delta_control|count_reg [5] & ( !\delta_control|count_reg [2] & ( 
// (\delta_control|count_reg [3] & \delta_control|count_reg [4]) ) ) )

	.dataa(gnd),
	.datab(!\delta_control|count_reg [3]),
	.datac(gnd),
	.datad(!\delta_control|count_reg [4]),
	.datae(!\delta_control|count_reg [5]),
	.dataf(!\delta_control|count_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\delta_control|dec2hex_inst|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \delta_control|dec2hex_inst|Mux7~0 .extended_lut = "off";
defparam \delta_control|dec2hex_inst|Mux7~0 .lut_mask = 64'h0033CC0000FFCC33;
defparam \delta_control|dec2hex_inst|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y42_N34
stratixiv_lcell_comb \delta_control|dec2hex_inst|Mux5~0 (
// Equation(s):
// \delta_control|dec2hex_inst|Mux5~0_combout  = ( \delta_control|count_reg [4] & ( (!\delta_control|count_reg [5] & ((!\delta_control|count_reg [2] & (!\delta_control|count_reg [3])) # (\delta_control|count_reg [2] & (\delta_control|count_reg [3] & 
// \delta_control|count_reg [1])))) # (\delta_control|count_reg [5] & ((!\delta_control|count_reg [2] & ((\delta_control|count_reg [1]) # (\delta_control|count_reg [3]))) # (\delta_control|count_reg [2] & (!\delta_control|count_reg [3])))) ) ) # ( 
// !\delta_control|count_reg [4] & ( (!\delta_control|count_reg [5] & (\delta_control|count_reg [3] & ((\delta_control|count_reg [1]) # (\delta_control|count_reg [2])))) # (\delta_control|count_reg [5] & (((!\delta_control|count_reg [3])))) ) )

	.dataa(!\delta_control|count_reg [5]),
	.datab(!\delta_control|count_reg [2]),
	.datac(!\delta_control|count_reg [3]),
	.datad(!\delta_control|count_reg [1]),
	.datae(gnd),
	.dataf(!\delta_control|count_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\delta_control|dec2hex_inst|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \delta_control|dec2hex_inst|Mux5~0 .extended_lut = "off";
defparam \delta_control|dec2hex_inst|Mux5~0 .lut_mask = 64'h525A525A94D694D6;
defparam \delta_control|dec2hex_inst|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X77_Y30_N36
stratixiv_lcell_comb \SEG1~2 (
// Equation(s):
// \SEG1~2_combout  = ( \delta_control|dec2hex_inst|Mux5~0_combout  & ( (!\delta_control|LessThan0~0_combout  & (!\delta_control|dec2hex_inst|Mux7~0_combout  & \SEG0~6_combout )) ) ) # ( !\delta_control|dec2hex_inst|Mux5~0_combout  & ( 
// (\delta_control|LessThan0~0_combout  & (!\delta_control|dec2hex_inst|Mux7~0_combout  & \SEG0~6_combout )) ) )

	.dataa(gnd),
	.datab(!\delta_control|LessThan0~0_combout ),
	.datac(!\delta_control|dec2hex_inst|Mux7~0_combout ),
	.datad(!\SEG0~6_combout ),
	.datae(gnd),
	.dataf(!\delta_control|dec2hex_inst|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG1~2 .extended_lut = "off";
defparam \SEG1~2 .lut_mask = 64'h0030003000C000C0;
defparam \SEG1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X80_Y26_N32
stratixiv_lcell_comb \sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr6~0 (
// Equation(s):
// \sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr6~0_combout  = (!ADC_Vbat[7] & (!ADC_Vbat[5] & (!ADC_Vbat[4] $ (!ADC_Vbat[6])))) # (ADC_Vbat[7] & (ADC_Vbat[4] & (!ADC_Vbat[5] $ (!ADC_Vbat[6]))))

	.dataa(!ADC_Vbat[7]),
	.datab(!ADC_Vbat[5]),
	.datac(!ADC_Vbat[4]),
	.datad(!ADC_Vbat[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr6~0 .extended_lut = "off";
defparam \sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr6~0 .lut_mask = 64'h0984098409840984;
defparam \sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X77_Y30_N16
stratixiv_lcell_comb \sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr6~0 (
// Equation(s):
// \sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr6~0_combout  = ( ADC_Ibat[4] & ( (!ADC_Ibat[7] & (!ADC_Ibat[5] & !ADC_Ibat[6])) # (ADC_Ibat[7] & (!ADC_Ibat[5] $ (!ADC_Ibat[6]))) ) ) # ( !ADC_Ibat[4] & ( (!ADC_Ibat[7] & (!ADC_Ibat[5] & ADC_Ibat[6])) ) )

	.dataa(gnd),
	.datab(!ADC_Ibat[7]),
	.datac(!ADC_Ibat[5]),
	.datad(!ADC_Ibat[6]),
	.datae(gnd),
	.dataf(!ADC_Ibat[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr6~0 .extended_lut = "off";
defparam \sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr6~0 .lut_mask = 64'h00C000C0C330C330;
defparam \sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X78_Y26_N2
stratixiv_lcell_comb \SEG1~3 (
// Equation(s):
// \SEG1~3_combout  = ( \sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr6~0_combout  & ( (!\DSW[5]~input_o  & (\SEG0~7_combout  & ((!\DSW[4]~input_o ) # (!\sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr6~0_combout )))) ) ) # ( 
// !\sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr6~0_combout  & ( (\SEG0~7_combout  & ((!\DSW[4]~input_o ) # ((!\sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr6~0_combout ) # (\DSW[5]~input_o )))) ) )

	.dataa(!\DSW[4]~input_o ),
	.datab(!\DSW[5]~input_o ),
	.datac(!\sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr6~0_combout ),
	.datad(!\SEG0~7_combout ),
	.datae(gnd),
	.dataf(!\sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG1~3 .extended_lut = "off";
defparam \SEG1~3 .lut_mask = 64'h00FB00FB00C800C8;
defparam \SEG1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X77_Y30_N20
stratixiv_lcell_comb \SEG1~4 (
// Equation(s):
// \SEG1~4_combout  = ( \SEG1~2_combout  & ( \SEG1~3_combout  & ( (\DSW[7]~input_o  & ((!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ) # (\SEG1~0_combout ))) ) ) ) # ( !\SEG1~2_combout  & ( \SEG1~3_combout  & ( (!\DSW[7]~input_o  & 
// (((!\SEG0~2_combout )))) # (\DSW[7]~input_o  & (((!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q )) # (\SEG1~0_combout ))) ) ) ) # ( \SEG1~2_combout  & ( !\SEG1~3_combout  & ( (\DSW[7]~input_o  & 
// ((!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ) # (\SEG1~0_combout ))) ) ) ) # ( !\SEG1~2_combout  & ( !\SEG1~3_combout  & ( (\DSW[7]~input_o  & ((!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ) # (\SEG1~0_combout ))) ) ) )

	.dataa(!\DSW[7]~input_o ),
	.datab(!\SEG1~0_combout ),
	.datac(!\SEG0~2_combout ),
	.datad(!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ),
	.datae(!\SEG1~2_combout ),
	.dataf(!\SEG1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG1~4 .extended_lut = "off";
defparam \SEG1~4 .lut_mask = 64'h55115511F5B15511;
defparam \SEG1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X76_Y37_N10
stratixiv_lcell_comb \phi_control|dec2hex_inst|Mux5~0 (
// Equation(s):
// \phi_control|dec2hex_inst|Mux5~0_combout  = ( \phi_control|count_reg [6] & ( \phi_control|count_reg [2] & ( (!\phi_control|count_reg [5] & (((\phi_control|count_reg [1] & !\phi_control|count_reg [4])) # (\phi_control|count_reg [3]))) ) ) ) # ( 
// !\phi_control|count_reg [6] & ( \phi_control|count_reg [2] & ( (!\phi_control|count_reg [5] & (\phi_control|count_reg [3] & ((!\phi_control|count_reg [4]) # (\phi_control|count_reg [1])))) # (\phi_control|count_reg [5] & (((!\phi_control|count_reg [3])))) 
// ) ) ) # ( \phi_control|count_reg [6] & ( !\phi_control|count_reg [2] & ( (!\phi_control|count_reg [5] & (\phi_control|count_reg [3] & ((!\phi_control|count_reg [4]) # (\phi_control|count_reg [1])))) # (\phi_control|count_reg [5] & 
// (((!\phi_control|count_reg [4] & !\phi_control|count_reg [3])))) ) ) ) # ( !\phi_control|count_reg [6] & ( !\phi_control|count_reg [2] & ( (!\phi_control|count_reg [5] & ((!\phi_control|count_reg [4] & (\phi_control|count_reg [1] & \phi_control|count_reg 
// [3])) # (\phi_control|count_reg [4] & ((!\phi_control|count_reg [3]))))) # (\phi_control|count_reg [5] & ((!\phi_control|count_reg [4] & ((!\phi_control|count_reg [3]))) # (\phi_control|count_reg [4] & ((\phi_control|count_reg [3]) # 
// (\phi_control|count_reg [1]))))) ) ) )

	.dataa(!\phi_control|count_reg [1]),
	.datab(!\phi_control|count_reg [5]),
	.datac(!\phi_control|count_reg [4]),
	.datad(!\phi_control|count_reg [3]),
	.datae(!\phi_control|count_reg [6]),
	.dataf(!\phi_control|count_reg [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phi_control|dec2hex_inst|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phi_control|dec2hex_inst|Mux5~0 .extended_lut = "off";
defparam \phi_control|dec2hex_inst|Mux5~0 .lut_mask = 64'h3D4330C433C440CC;
defparam \phi_control|dec2hex_inst|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X76_Y37_N2
stratixiv_lcell_comb \phi_control|dec2hex_inst|Mux9~0 (
// Equation(s):
// \phi_control|dec2hex_inst|Mux9~0_combout  = ( \phi_control|count_reg [4] & ( (\phi_control|count_reg [6] & !\phi_control|count_reg [5]) ) ) # ( !\phi_control|count_reg [4] & ( (\phi_control|count_reg [6] & \phi_control|count_reg [5]) ) )

	.dataa(!\phi_control|count_reg [6]),
	.datab(!\phi_control|count_reg [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phi_control|count_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phi_control|dec2hex_inst|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phi_control|dec2hex_inst|Mux9~0 .extended_lut = "off";
defparam \phi_control|dec2hex_inst|Mux9~0 .lut_mask = 64'h1111111144444444;
defparam \phi_control|dec2hex_inst|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X76_Y37_N38
stratixiv_lcell_comb \phi_control|dec2hex_inst|Mux8~0 (
// Equation(s):
// \phi_control|dec2hex_inst|Mux8~0_combout  = ( \phi_control|count_reg [4] & ( (!\phi_control|count_reg [6] & \phi_control|count_reg [5]) ) ) # ( !\phi_control|count_reg [4] & ( (!\phi_control|count_reg [6] & (\phi_control|count_reg [5] & 
// \phi_control|count_reg [3])) # (\phi_control|count_reg [6] & (!\phi_control|count_reg [5])) ) )

	.dataa(!\phi_control|count_reg [6]),
	.datab(gnd),
	.datac(!\phi_control|count_reg [5]),
	.datad(!\phi_control|count_reg [3]),
	.datae(gnd),
	.dataf(!\phi_control|count_reg [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phi_control|dec2hex_inst|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phi_control|dec2hex_inst|Mux8~0 .extended_lut = "off";
defparam \phi_control|dec2hex_inst|Mux8~0 .lut_mask = 64'h505A505A0A0A0A0A;
defparam \phi_control|dec2hex_inst|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X76_Y37_N36
stratixiv_lcell_comb \phi_control|dec2hex_inst|Mux7~0 (
// Equation(s):
// \phi_control|dec2hex_inst|Mux7~0_combout  = ( \phi_control|count_reg [3] & ( (!\phi_control|count_reg [6] & (\phi_control|count_reg [4] & ((!\phi_control|count_reg [5]) # (\phi_control|count_reg [2])))) # (\phi_control|count_reg [6] & 
// (!\phi_control|count_reg [5] & (!\phi_control|count_reg [4]))) ) ) # ( !\phi_control|count_reg [3] & ( (!\phi_control|count_reg [4] & (!\phi_control|count_reg [6] $ ((!\phi_control|count_reg [5])))) # (\phi_control|count_reg [4] & (!\phi_control|count_reg 
// [6] & (!\phi_control|count_reg [5] & \phi_control|count_reg [2]))) ) )

	.dataa(!\phi_control|count_reg [6]),
	.datab(!\phi_control|count_reg [5]),
	.datac(!\phi_control|count_reg [4]),
	.datad(!\phi_control|count_reg [2]),
	.datae(gnd),
	.dataf(!\phi_control|count_reg [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phi_control|dec2hex_inst|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phi_control|dec2hex_inst|Mux7~0 .extended_lut = "off";
defparam \phi_control|dec2hex_inst|Mux7~0 .lut_mask = 64'h60686068484A484A;
defparam \phi_control|dec2hex_inst|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X80_Y30_N16
stratixiv_lcell_comb \phi_control|seven_segment_1_inst|WideOr6~0 (
// Equation(s):
// \phi_control|seven_segment_1_inst|WideOr6~0_combout  = ( \phi_control|dec2hex_inst|Mux7~0_combout  & ( (\phi_control|dec2hex_inst|Mux5~0_combout  & (\phi_control|dec2hex_inst|Mux9~0_combout  & !\phi_control|dec2hex_inst|Mux8~0_combout )) ) ) # ( 
// !\phi_control|dec2hex_inst|Mux7~0_combout  & ( (!\phi_control|dec2hex_inst|Mux5~0_combout  & (!\phi_control|dec2hex_inst|Mux9~0_combout  & \phi_control|dec2hex_inst|Mux8~0_combout )) # (\phi_control|dec2hex_inst|Mux5~0_combout  & 
// (!\phi_control|dec2hex_inst|Mux9~0_combout  $ (\phi_control|dec2hex_inst|Mux8~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\phi_control|dec2hex_inst|Mux5~0_combout ),
	.datac(!\phi_control|dec2hex_inst|Mux9~0_combout ),
	.datad(!\phi_control|dec2hex_inst|Mux8~0_combout ),
	.datae(gnd),
	.dataf(!\phi_control|dec2hex_inst|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phi_control|seven_segment_1_inst|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phi_control|seven_segment_1_inst|WideOr6~0 .extended_lut = "off";
defparam \phi_control|seven_segment_1_inst|WideOr6~0 .lut_mask = 64'h30C330C303000300;
defparam \phi_control|seven_segment_1_inst|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y30_N26
stratixiv_lcell_comb \SEG1~5 (
// Equation(s):
// \SEG1~5_combout  = ( \SEG1~4_combout  & ( \phi_control|seven_segment_1_inst|WideOr6~0_combout  & ( (!\SEG0~1_combout ) # ((!\SEG0~3_combout  & (\SEG1~1_combout )) # (\SEG0~3_combout  & ((\sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr6~0_combout )))) ) ) 
// ) # ( !\SEG1~4_combout  & ( \phi_control|seven_segment_1_inst|WideOr6~0_combout  & ( ((!\SEG0~1_combout ) # (!\SEG0~3_combout )) # (\sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr6~0_combout ) ) ) ) # ( \SEG1~4_combout  & ( 
// !\phi_control|seven_segment_1_inst|WideOr6~0_combout  & ( (\SEG0~1_combout  & ((!\SEG0~3_combout  & (\SEG1~1_combout )) # (\SEG0~3_combout  & ((\sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr6~0_combout ))))) ) ) ) # ( !\SEG1~4_combout  & ( 
// !\phi_control|seven_segment_1_inst|WideOr6~0_combout  & ( (\SEG0~1_combout  & ((!\SEG0~3_combout ) # (\sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr6~0_combout ))) ) ) )

	.dataa(!\SEG1~1_combout ),
	.datab(!\sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr6~0_combout ),
	.datac(!\SEG0~1_combout ),
	.datad(!\SEG0~3_combout ),
	.datae(!\SEG1~4_combout ),
	.dataf(!\phi_control|seven_segment_1_inst|WideOr6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG1~5 .extended_lut = "off";
defparam \SEG1~5 .lut_mask = 64'h0F030503FFF3F5F3;
defparam \SEG1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X77_Y28_N36
stratixiv_lcell_comb \sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr5~0 (
// Equation(s):
// \sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr5~0_combout  = ( \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux8~0_combout  & ( (!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux5~0_combout  & 
// ((\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux7~0_combout ) # (\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux9~0_combout ))) # (\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux5~0_combout  & 
// (!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux9~0_combout  $ (\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux7~0_combout ))) ) ) # ( !\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux8~0_combout  & ( 
// (\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux5~0_combout  & (\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux9~0_combout  & \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux7~0_combout )) ) )

	.dataa(gnd),
	.datab(!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux5~0_combout ),
	.datac(!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux9~0_combout ),
	.datad(!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux7~0_combout ),
	.datae(gnd),
	.dataf(!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr5~0 .extended_lut = "off";
defparam \sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr5~0 .lut_mask = 64'h000300033CCF3CCF;
defparam \sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X77_Y28_N10
stratixiv_lcell_comb \SEG1~6 (
// Equation(s):
// \SEG1~6_combout  = ( \SEG0~2_combout  & ( (\sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr5~0_combout  & ((!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ) # ((!\DSW[7]~input_o ) # (\SEG1~0_combout )))) ) ) # ( !\SEG0~2_combout  & ( 
// (\DSW[7]~input_o  & (\sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr5~0_combout  & ((!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ) # (\SEG1~0_combout )))) ) )

	.dataa(!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ),
	.datab(!\DSW[7]~input_o ),
	.datac(!\sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr5~0_combout ),
	.datad(!\SEG1~0_combout ),
	.datae(gnd),
	.dataf(!\SEG0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG1~6 .extended_lut = "off";
defparam \SEG1~6 .lut_mask = 64'h020302030E0F0E0F;
defparam \SEG1~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X77_Y30_N24
stratixiv_lcell_comb \SEG1~7 (
// Equation(s):
// \SEG1~7_combout  = ( \delta_control|LessThan0~0_combout  & ( (\SEG0~6_combout  & (!\delta_control|dec2hex_inst|Mux7~0_combout  $ (!\delta_control|dec2hex_inst|Mux5~0_combout ))) ) )

	.dataa(!\delta_control|dec2hex_inst|Mux7~0_combout ),
	.datab(!\delta_control|dec2hex_inst|Mux5~0_combout ),
	.datac(gnd),
	.datad(!\SEG0~6_combout ),
	.datae(gnd),
	.dataf(!\delta_control|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG1~7 .extended_lut = "off";
defparam \SEG1~7 .lut_mask = 64'h0000000000660066;
defparam \SEG1~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X80_Y26_N4
stratixiv_lcell_comb \sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr5~0 (
// Equation(s):
// \sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr5~0_combout  = ( ADC_Ibat[5] & ( (!ADC_Ibat[4] & ((ADC_Ibat[6]))) # (ADC_Ibat[4] & (ADC_Ibat[7])) ) ) # ( !ADC_Ibat[5] & ( (ADC_Ibat[6] & (!ADC_Ibat[7] $ (!ADC_Ibat[4]))) ) )

	.dataa(!ADC_Ibat[7]),
	.datab(!ADC_Ibat[4]),
	.datac(!ADC_Ibat[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!ADC_Ibat[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr5~0 .extended_lut = "off";
defparam \sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr5~0 .lut_mask = 64'h060606061D1D1D1D;
defparam \sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X80_Y26_N28
stratixiv_lcell_comb \sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr5~0 (
// Equation(s):
// \sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr5~0_combout  = ( ADC_Vbat[4] & ( (!ADC_Vbat[5] & (!ADC_Vbat[7] & ADC_Vbat[6])) # (ADC_Vbat[5] & (ADC_Vbat[7])) ) ) # ( !ADC_Vbat[4] & ( (ADC_Vbat[6] & ((ADC_Vbat[7]) # (ADC_Vbat[5]))) ) )

	.dataa(gnd),
	.datab(!ADC_Vbat[5]),
	.datac(!ADC_Vbat[7]),
	.datad(!ADC_Vbat[6]),
	.datae(gnd),
	.dataf(!ADC_Vbat[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr5~0 .extended_lut = "off";
defparam \sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr5~0 .lut_mask = 64'h003F003F03C303C3;
defparam \sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X78_Y26_N10
stratixiv_lcell_comb \SEG1~8 (
// Equation(s):
// \SEG1~8_combout  = ( \sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr5~0_combout  & ( (\SEG0~7_combout  & ((!\DSW[5]~input_o  & (!\DSW[4]~input_o )) # (\DSW[5]~input_o  & ((!\sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr5~0_combout ))))) ) ) # ( 
// !\sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr5~0_combout  & ( (\SEG0~7_combout  & ((!\DSW[5]~input_o ) # (!\sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr5~0_combout ))) ) )

	.dataa(!\DSW[4]~input_o ),
	.datab(!\DSW[5]~input_o ),
	.datac(!\sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr5~0_combout ),
	.datad(!\SEG0~7_combout ),
	.datae(gnd),
	.dataf(!\sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG1~8 .extended_lut = "off";
defparam \SEG1~8 .lut_mask = 64'h00FC00FC00B800B8;
defparam \SEG1~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X77_Y28_N28
stratixiv_lcell_comb \SEG1~9 (
// Equation(s):
// \SEG1~9_combout  = ( \SEG1~7_combout  & ( \SEG1~8_combout  & ( (\DSW[7]~input_o  & ((!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ) # (\SEG1~0_combout ))) ) ) ) # ( !\SEG1~7_combout  & ( \SEG1~8_combout  & ( (!\DSW[7]~input_o  & (!\SEG0~2_combout 
// )) # (\DSW[7]~input_o  & (((!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ) # (\SEG1~0_combout )))) ) ) ) # ( \SEG1~7_combout  & ( !\SEG1~8_combout  & ( (\DSW[7]~input_o  & ((!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ) # 
// (\SEG1~0_combout ))) ) ) ) # ( !\SEG1~7_combout  & ( !\SEG1~8_combout  & ( (\DSW[7]~input_o  & ((!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ) # (\SEG1~0_combout ))) ) ) )

	.dataa(!\SEG0~2_combout ),
	.datab(!\SEG1~0_combout ),
	.datac(!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ),
	.datad(!\DSW[7]~input_o ),
	.datae(!\SEG1~7_combout ),
	.dataf(!\SEG1~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG1~9 .extended_lut = "off";
defparam \SEG1~9 .lut_mask = 64'h00F300F3AAF300F3;
defparam \SEG1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X80_Y30_N26
stratixiv_lcell_comb \sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr5~0 (
// Equation(s):
// \sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr5~0_combout  = ( \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux7~0_combout  & ( \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux5~0_combout  & ( \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux9~0_combout  
// ) ) ) # ( !\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux7~0_combout  & ( \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux5~0_combout  & ( (\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux8~0_combout  & 
// !\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux9~0_combout ) ) ) ) # ( \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux7~0_combout  & ( !\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux5~0_combout  & ( 
// \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux8~0_combout  ) ) ) # ( !\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux7~0_combout  & ( !\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux5~0_combout  & ( 
// (\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux8~0_combout  & \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux9~0_combout ) ) ) )

	.dataa(!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux8~0_combout ),
	.datab(gnd),
	.datac(!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux9~0_combout ),
	.datad(gnd),
	.datae(!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux7~0_combout ),
	.dataf(!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr5~0 .extended_lut = "off";
defparam \sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr5~0 .lut_mask = 64'h0505555550500F0F;
defparam \sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X80_Y30_N12
stratixiv_lcell_comb \phi_control|seven_segment_1_inst|WideOr5~0 (
// Equation(s):
// \phi_control|seven_segment_1_inst|WideOr5~0_combout  = ( \phi_control|dec2hex_inst|Mux7~0_combout  & ( (!\phi_control|dec2hex_inst|Mux5~0_combout  & ((\phi_control|dec2hex_inst|Mux8~0_combout ))) # (\phi_control|dec2hex_inst|Mux5~0_combout  & 
// (\phi_control|dec2hex_inst|Mux9~0_combout )) ) ) # ( !\phi_control|dec2hex_inst|Mux7~0_combout  & ( (\phi_control|dec2hex_inst|Mux8~0_combout  & (!\phi_control|dec2hex_inst|Mux5~0_combout  $ (!\phi_control|dec2hex_inst|Mux9~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\phi_control|dec2hex_inst|Mux5~0_combout ),
	.datac(!\phi_control|dec2hex_inst|Mux9~0_combout ),
	.datad(!\phi_control|dec2hex_inst|Mux8~0_combout ),
	.datae(gnd),
	.dataf(!\phi_control|dec2hex_inst|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phi_control|seven_segment_1_inst|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phi_control|seven_segment_1_inst|WideOr5~0 .extended_lut = "off";
defparam \phi_control|seven_segment_1_inst|WideOr5~0 .lut_mask = 64'h003C003C03CF03CF;
defparam \phi_control|seven_segment_1_inst|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X77_Y28_N24
stratixiv_lcell_comb \SEG1~10 (
// Equation(s):
// \SEG1~10_combout  = ( \sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr5~0_combout  & ( \phi_control|seven_segment_1_inst|WideOr5~0_combout  & ( (!\SEG0~1_combout ) # (((!\SEG1~9_combout ) # (\SEG0~3_combout )) # (\SEG1~6_combout )) ) ) ) # ( 
// !\sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr5~0_combout  & ( \phi_control|seven_segment_1_inst|WideOr5~0_combout  & ( (!\SEG0~1_combout ) # ((!\SEG0~3_combout  & ((!\SEG1~9_combout ) # (\SEG1~6_combout )))) ) ) ) # ( 
// \sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr5~0_combout  & ( !\phi_control|seven_segment_1_inst|WideOr5~0_combout  & ( (\SEG0~1_combout  & (((!\SEG1~9_combout ) # (\SEG0~3_combout )) # (\SEG1~6_combout ))) ) ) ) # ( 
// !\sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr5~0_combout  & ( !\phi_control|seven_segment_1_inst|WideOr5~0_combout  & ( (\SEG0~1_combout  & (!\SEG0~3_combout  & ((!\SEG1~9_combout ) # (\SEG1~6_combout )))) ) ) )

	.dataa(!\SEG0~1_combout ),
	.datab(!\SEG1~6_combout ),
	.datac(!\SEG1~9_combout ),
	.datad(!\SEG0~3_combout ),
	.datae(!\sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr5~0_combout ),
	.dataf(!\phi_control|seven_segment_1_inst|WideOr5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG1~10 .extended_lut = "off";
defparam \SEG1~10 .lut_mask = 64'h51005155FBAAFBFF;
defparam \SEG1~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X77_Y30_N26
stratixiv_lcell_comb \SEG1~12 (
// Equation(s):
// \SEG1~12_combout  = ( !\delta_control|LessThan0~0_combout  & ( (\delta_control|dec2hex_inst|Mux7~0_combout  & (!\delta_control|dec2hex_inst|Mux5~0_combout  & \SEG0~6_combout )) ) )

	.dataa(!\delta_control|dec2hex_inst|Mux7~0_combout ),
	.datab(gnd),
	.datac(!\delta_control|dec2hex_inst|Mux5~0_combout ),
	.datad(!\SEG0~6_combout ),
	.datae(gnd),
	.dataf(!\delta_control|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG1~12 .extended_lut = "off";
defparam \SEG1~12 .lut_mask = 64'h0050005000000000;
defparam \SEG1~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X80_Y26_N26
stratixiv_lcell_comb \sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr4~0 (
// Equation(s):
// \sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr4~0_combout  = ( ADC_Vbat[5] & ( ADC_Vbat[7] & ( ADC_Vbat[6] ) ) ) # ( !ADC_Vbat[5] & ( ADC_Vbat[7] & ( (ADC_Vbat[6] & !ADC_Vbat[4]) ) ) ) # ( ADC_Vbat[5] & ( !ADC_Vbat[7] & ( (!ADC_Vbat[6] & 
// !ADC_Vbat[4]) ) ) )

	.dataa(gnd),
	.datab(!ADC_Vbat[6]),
	.datac(gnd),
	.datad(!ADC_Vbat[4]),
	.datae(!ADC_Vbat[5]),
	.dataf(!ADC_Vbat[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr4~0 .extended_lut = "off";
defparam \sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr4~0 .lut_mask = 64'h0000CC0033003333;
defparam \sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X80_Y26_N0
stratixiv_lcell_comb \sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr4~0 (
// Equation(s):
// \sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr4~0_combout  = ( ADC_Ibat[6] & ( (ADC_Ibat[7] & ((!ADC_Ibat[4]) # (ADC_Ibat[5]))) ) ) # ( !ADC_Ibat[6] & ( (ADC_Ibat[5] & (!ADC_Ibat[7] & !ADC_Ibat[4])) ) )

	.dataa(gnd),
	.datab(!ADC_Ibat[5]),
	.datac(!ADC_Ibat[7]),
	.datad(!ADC_Ibat[4]),
	.datae(gnd),
	.dataf(!ADC_Ibat[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr4~0 .extended_lut = "off";
defparam \sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr4~0 .lut_mask = 64'h300030000F030F03;
defparam \sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X78_Y26_N8
stratixiv_lcell_comb \SEG1~13 (
// Equation(s):
// \SEG1~13_combout  = ( \sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr4~0_combout  & ( (!\DSW[5]~input_o  & (\SEG0~7_combout  & ((!\DSW[4]~input_o ) # (!\sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr4~0_combout )))) ) ) # ( 
// !\sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr4~0_combout  & ( (\SEG0~7_combout  & ((!\DSW[4]~input_o ) # ((!\sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr4~0_combout ) # (\DSW[5]~input_o )))) ) )

	.dataa(!\DSW[4]~input_o ),
	.datab(!\DSW[5]~input_o ),
	.datac(!\sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr4~0_combout ),
	.datad(!\SEG0~7_combout ),
	.datae(gnd),
	.dataf(!\sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG1~13 .extended_lut = "off";
defparam \SEG1~13 .lut_mask = 64'h00FB00FB00C800C8;
defparam \SEG1~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X77_Y28_N30
stratixiv_lcell_comb \SEG1~14 (
// Equation(s):
// \SEG1~14_combout  = ( \SEG1~12_combout  & ( \SEG1~13_combout  & ( (\DSW[7]~input_o  & ((!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ) # (\SEG1~0_combout ))) ) ) ) # ( !\SEG1~12_combout  & ( \SEG1~13_combout  & ( (!\DSW[7]~input_o  & 
// (!\SEG0~2_combout )) # (\DSW[7]~input_o  & (((!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ) # (\SEG1~0_combout )))) ) ) ) # ( \SEG1~12_combout  & ( !\SEG1~13_combout  & ( (\DSW[7]~input_o  & 
// ((!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ) # (\SEG1~0_combout ))) ) ) ) # ( !\SEG1~12_combout  & ( !\SEG1~13_combout  & ( (\DSW[7]~input_o  & ((!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ) # (\SEG1~0_combout ))) ) ) )

	.dataa(!\SEG0~2_combout ),
	.datab(!\SEG1~0_combout ),
	.datac(!\DSW[7]~input_o ),
	.datad(!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ),
	.datae(!\SEG1~12_combout ),
	.dataf(!\SEG1~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG1~14 .extended_lut = "off";
defparam \SEG1~14 .lut_mask = 64'h0F030F03AFA30F03;
defparam \SEG1~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X77_Y28_N38
stratixiv_lcell_comb \sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr4~0 (
// Equation(s):
// \sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr4~0_combout  = ( \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux8~0_combout  & ( (\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux9~0_combout  & 
// ((!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux5~0_combout ) # (\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux7~0_combout ))) ) ) # ( !\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux8~0_combout  & ( 
// (!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux9~0_combout  & (!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux5~0_combout  & \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux7~0_combout )) ) )

	.dataa(!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux9~0_combout ),
	.datab(!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux5~0_combout ),
	.datac(!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux7~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr4~0 .extended_lut = "off";
defparam \sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr4~0 .lut_mask = 64'h0808080845454545;
defparam \sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X77_Y28_N8
stratixiv_lcell_comb \SEG1~11 (
// Equation(s):
// \SEG1~11_combout  = ( \sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr4~0_combout  & ( (!\DSW[7]~input_o  & (((\SEG0~2_combout )))) # (\DSW[7]~input_o  & ((!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ) # ((\SEG1~0_combout )))) ) )

	.dataa(!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ),
	.datab(!\DSW[7]~input_o ),
	.datac(!\SEG0~2_combout ),
	.datad(!\SEG1~0_combout ),
	.datae(gnd),
	.dataf(!\sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG1~11 .extended_lut = "off";
defparam \SEG1~11 .lut_mask = 64'h000000002E3F2E3F;
defparam \SEG1~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X80_Y30_N20
stratixiv_lcell_comb \phi_control|seven_segment_1_inst|WideOr4~0 (
// Equation(s):
// \phi_control|seven_segment_1_inst|WideOr4~0_combout  = ( \phi_control|dec2hex_inst|Mux7~0_combout  & ( (!\phi_control|dec2hex_inst|Mux9~0_combout  & (!\phi_control|dec2hex_inst|Mux5~0_combout  & !\phi_control|dec2hex_inst|Mux8~0_combout )) # 
// (\phi_control|dec2hex_inst|Mux9~0_combout  & ((\phi_control|dec2hex_inst|Mux8~0_combout ))) ) ) # ( !\phi_control|dec2hex_inst|Mux7~0_combout  & ( (\phi_control|dec2hex_inst|Mux9~0_combout  & (!\phi_control|dec2hex_inst|Mux5~0_combout  & 
// \phi_control|dec2hex_inst|Mux8~0_combout )) ) )

	.dataa(!\phi_control|dec2hex_inst|Mux9~0_combout ),
	.datab(!\phi_control|dec2hex_inst|Mux5~0_combout ),
	.datac(!\phi_control|dec2hex_inst|Mux8~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phi_control|dec2hex_inst|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phi_control|seven_segment_1_inst|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phi_control|seven_segment_1_inst|WideOr4~0 .extended_lut = "off";
defparam \phi_control|seven_segment_1_inst|WideOr4~0 .lut_mask = 64'h0404040485858585;
defparam \phi_control|seven_segment_1_inst|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X80_Y30_N14
stratixiv_lcell_comb \sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr4~0 (
// Equation(s):
// \sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr4~0_combout  = ( \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux8~0_combout  & ( (\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux9~0_combout  & 
// ((!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux5~0_combout ) # (\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux7~0_combout ))) ) ) # ( !\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux8~0_combout  & ( 
// (!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux5~0_combout  & (!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux9~0_combout  & \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux7~0_combout )) ) )

	.dataa(!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux5~0_combout ),
	.datab(gnd),
	.datac(!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux9~0_combout ),
	.datad(!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux7~0_combout ),
	.datae(gnd),
	.dataf(!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr4~0 .extended_lut = "off";
defparam \sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr4~0 .lut_mask = 64'h00A000A00A0F0A0F;
defparam \sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X80_Y28_N34
stratixiv_lcell_comb \SEG1~15 (
// Equation(s):
// \SEG1~15_combout  = ( \SEG0~1_combout  & ( \sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr4~0_combout  & ( ((!\SEG1~14_combout ) # (\SEG1~11_combout )) # (\SEG0~3_combout ) ) ) ) # ( !\SEG0~1_combout  & ( 
// \sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr4~0_combout  & ( \phi_control|seven_segment_1_inst|WideOr4~0_combout  ) ) ) # ( \SEG0~1_combout  & ( !\sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr4~0_combout  & ( (!\SEG0~3_combout  & ((!\SEG1~14_combout 
// ) # (\SEG1~11_combout ))) ) ) ) # ( !\SEG0~1_combout  & ( !\sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr4~0_combout  & ( \phi_control|seven_segment_1_inst|WideOr4~0_combout  ) ) )

	.dataa(!\SEG0~3_combout ),
	.datab(!\SEG1~14_combout ),
	.datac(!\SEG1~11_combout ),
	.datad(!\phi_control|seven_segment_1_inst|WideOr4~0_combout ),
	.datae(!\SEG0~1_combout ),
	.dataf(!\sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG1~15 .extended_lut = "off";
defparam \SEG1~15 .lut_mask = 64'h00FF8A8A00FFDFDF;
defparam \SEG1~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X80_Y26_N6
stratixiv_lcell_comb \sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr3~0 (
// Equation(s):
// \sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr3~0_combout  = ( ADC_Ibat[6] & ( (!ADC_Ibat[4] & (!ADC_Ibat[7] & !ADC_Ibat[5])) # (ADC_Ibat[4] & ((ADC_Ibat[5]))) ) ) # ( !ADC_Ibat[6] & ( (!ADC_Ibat[7] & (ADC_Ibat[4] & !ADC_Ibat[5])) # (ADC_Ibat[7] & 
// (!ADC_Ibat[4] & ADC_Ibat[5])) ) )

	.dataa(!ADC_Ibat[7]),
	.datab(!ADC_Ibat[4]),
	.datac(gnd),
	.datad(!ADC_Ibat[5]),
	.datae(gnd),
	.dataf(!ADC_Ibat[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr3~0 .extended_lut = "off";
defparam \sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr3~0 .lut_mask = 64'h2244224488338833;
defparam \sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X80_Y26_N20
stratixiv_lcell_comb \sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr3~0 (
// Equation(s):
// \sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr3~0_combout  = ( ADC_Vbat[4] & ( (!ADC_Vbat[6] & (!ADC_Vbat[7] & !ADC_Vbat[5])) # (ADC_Vbat[6] & ((ADC_Vbat[5]))) ) ) # ( !ADC_Vbat[4] & ( (!ADC_Vbat[6] & (ADC_Vbat[7] & ADC_Vbat[5])) # (ADC_Vbat[6] & 
// (!ADC_Vbat[7] & !ADC_Vbat[5])) ) )

	.dataa(gnd),
	.datab(!ADC_Vbat[6]),
	.datac(!ADC_Vbat[7]),
	.datad(!ADC_Vbat[5]),
	.datae(gnd),
	.dataf(!ADC_Vbat[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr3~0 .extended_lut = "off";
defparam \sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr3~0 .lut_mask = 64'h300C300CC033C033;
defparam \sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X80_Y26_N22
stratixiv_lcell_comb \SEG1~17 (
// Equation(s):
// \SEG1~17_combout  = ( \sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr3~0_combout  & ( (\SEG0~26_combout  & ((!\SEG0~27_combout ) # (\sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr3~0_combout ))) ) ) # ( 
// !\sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr3~0_combout  & ( (\sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr3~0_combout  & (\SEG0~27_combout  & \SEG0~26_combout )) ) )

	.dataa(!\sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr3~0_combout ),
	.datab(gnd),
	.datac(!\SEG0~27_combout ),
	.datad(!\SEG0~26_combout ),
	.datae(gnd),
	.dataf(!\sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG1~17 .extended_lut = "off";
defparam \SEG1~17 .lut_mask = 64'h0005000500F500F5;
defparam \SEG1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X77_Y30_N28
stratixiv_lcell_comb \SEG1~18 (
// Equation(s):
// \SEG1~18_combout  = ( \delta_control|LessThan0~0_combout  & ( (\SEG0~7_combout  & ((!\SEG0~6_combout ) # (!\delta_control|dec2hex_inst|Mux5~0_combout  $ (!\delta_control|dec2hex_inst|Mux7~0_combout )))) ) ) # ( !\delta_control|LessThan0~0_combout  & ( 
// (\SEG0~7_combout  & ((!\delta_control|dec2hex_inst|Mux5~0_combout ) # ((!\SEG0~6_combout ) # (\delta_control|dec2hex_inst|Mux7~0_combout )))) ) )

	.dataa(!\SEG0~7_combout ),
	.datab(!\delta_control|dec2hex_inst|Mux5~0_combout ),
	.datac(!\delta_control|dec2hex_inst|Mux7~0_combout ),
	.datad(!\SEG0~6_combout ),
	.datae(gnd),
	.dataf(!\delta_control|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG1~18 .extended_lut = "off";
defparam \SEG1~18 .lut_mask = 64'h5545554555145514;
defparam \SEG1~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X77_Y30_N32
stratixiv_lcell_comb \SEG1~19 (
// Equation(s):
// \SEG1~19_combout  = ( \SEG1~17_combout  & ( \SEG1~18_combout  & ( (\DSW[7]~input_o  & ((!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ) # (\SEG1~0_combout ))) ) ) ) # ( !\SEG1~17_combout  & ( \SEG1~18_combout  & ( (!\DSW[7]~input_o  & 
// (((!\SEG0~2_combout )))) # (\DSW[7]~input_o  & (((!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q )) # (\SEG1~0_combout ))) ) ) ) # ( \SEG1~17_combout  & ( !\SEG1~18_combout  & ( (\DSW[7]~input_o  & 
// ((!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ) # (\SEG1~0_combout ))) ) ) ) # ( !\SEG1~17_combout  & ( !\SEG1~18_combout  & ( (\DSW[7]~input_o  & ((!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ) # (\SEG1~0_combout ))) ) ) )

	.dataa(!\DSW[7]~input_o ),
	.datab(!\SEG1~0_combout ),
	.datac(!\SEG0~2_combout ),
	.datad(!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ),
	.datae(!\SEG1~17_combout ),
	.dataf(!\SEG1~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG1~19 .extended_lut = "off";
defparam \SEG1~19 .lut_mask = 64'h55115511F5B15511;
defparam \SEG1~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X80_Y30_N34
stratixiv_lcell_comb \sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr3~0 (
// Equation(s):
// \sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr3~0_combout  = ( \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux8~0_combout  & ( (!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux5~0_combout  & 
// (!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux9~0_combout  & !\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux7~0_combout )) # (\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux5~0_combout  & 
// ((\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux7~0_combout ))) ) ) # ( !\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux8~0_combout  & ( (!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux5~0_combout  & 
// (\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux9~0_combout  & \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux7~0_combout )) # (\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux5~0_combout  & (!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux9~0_combout  
// & !\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux7~0_combout )) ) )

	.dataa(!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux5~0_combout ),
	.datab(gnd),
	.datac(!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux9~0_combout ),
	.datad(!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux7~0_combout ),
	.datae(gnd),
	.dataf(!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr3~0 .extended_lut = "off";
defparam \sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr3~0 .lut_mask = 64'h500A500AA055A055;
defparam \sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X77_Y28_N20
stratixiv_lcell_comb \sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr3~0 (
// Equation(s):
// \sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr3~0_combout  = ( \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux8~0_combout  & ( (!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux5~0_combout  & 
// (!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux9~0_combout  & !\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux7~0_combout )) # (\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux5~0_combout  & 
// ((\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux7~0_combout ))) ) ) # ( !\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux8~0_combout  & ( (!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux5~0_combout  & 
// (\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux9~0_combout  & \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux7~0_combout )) # (\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux5~0_combout  & (!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux9~0_combout  
// & !\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux7~0_combout )) ) )

	.dataa(gnd),
	.datab(!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux5~0_combout ),
	.datac(!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux9~0_combout ),
	.datad(!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux7~0_combout ),
	.datae(gnd),
	.dataf(!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr3~0 .extended_lut = "off";
defparam \sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr3~0 .lut_mask = 64'h300C300CC033C033;
defparam \sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X77_Y28_N32
stratixiv_lcell_comb \SEG1~16 (
// Equation(s):
// \SEG1~16_combout  = ( \SEG0~2_combout  & ( (\sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr3~0_combout  & ((!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ) # ((!\DSW[7]~input_o ) # (\SEG1~0_combout )))) ) ) # ( !\SEG0~2_combout  & ( 
// (\DSW[7]~input_o  & (\sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr3~0_combout  & ((!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ) # (\SEG1~0_combout )))) ) )

	.dataa(!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ),
	.datab(!\DSW[7]~input_o ),
	.datac(!\sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr3~0_combout ),
	.datad(!\SEG1~0_combout ),
	.datae(gnd),
	.dataf(!\SEG0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG1~16 .extended_lut = "off";
defparam \SEG1~16 .lut_mask = 64'h020302030E0F0E0F;
defparam \SEG1~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X80_Y30_N32
stratixiv_lcell_comb \phi_control|seven_segment_1_inst|WideOr3~0 (
// Equation(s):
// \phi_control|seven_segment_1_inst|WideOr3~0_combout  = ( \phi_control|dec2hex_inst|Mux7~0_combout  & ( (!\phi_control|dec2hex_inst|Mux5~0_combout  & (\phi_control|dec2hex_inst|Mux9~0_combout  & !\phi_control|dec2hex_inst|Mux8~0_combout )) # 
// (\phi_control|dec2hex_inst|Mux5~0_combout  & ((\phi_control|dec2hex_inst|Mux8~0_combout ))) ) ) # ( !\phi_control|dec2hex_inst|Mux7~0_combout  & ( (!\phi_control|dec2hex_inst|Mux9~0_combout  & (!\phi_control|dec2hex_inst|Mux5~0_combout  $ 
// (!\phi_control|dec2hex_inst|Mux8~0_combout ))) ) )

	.dataa(gnd),
	.datab(!\phi_control|dec2hex_inst|Mux5~0_combout ),
	.datac(!\phi_control|dec2hex_inst|Mux9~0_combout ),
	.datad(!\phi_control|dec2hex_inst|Mux8~0_combout ),
	.datae(gnd),
	.dataf(!\phi_control|dec2hex_inst|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phi_control|seven_segment_1_inst|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phi_control|seven_segment_1_inst|WideOr3~0 .extended_lut = "off";
defparam \phi_control|seven_segment_1_inst|WideOr3~0 .lut_mask = 64'h30C030C00C330C33;
defparam \phi_control|seven_segment_1_inst|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X80_Y30_N4
stratixiv_lcell_comb \SEG1~20 (
// Equation(s):
// \SEG1~20_combout  = ( \SEG0~3_combout  & ( \phi_control|seven_segment_1_inst|WideOr3~0_combout  & ( (!\SEG0~1_combout ) # (\sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr3~0_combout ) ) ) ) # ( !\SEG0~3_combout  & ( 
// \phi_control|seven_segment_1_inst|WideOr3~0_combout  & ( (!\SEG1~19_combout ) # ((!\SEG0~1_combout ) # (\SEG1~16_combout )) ) ) ) # ( \SEG0~3_combout  & ( !\phi_control|seven_segment_1_inst|WideOr3~0_combout  & ( 
// (\sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr3~0_combout  & \SEG0~1_combout ) ) ) ) # ( !\SEG0~3_combout  & ( !\phi_control|seven_segment_1_inst|WideOr3~0_combout  & ( (\SEG0~1_combout  & ((!\SEG1~19_combout ) # (\SEG1~16_combout ))) ) ) )

	.dataa(!\SEG1~19_combout ),
	.datab(!\sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr3~0_combout ),
	.datac(!\SEG1~16_combout ),
	.datad(!\SEG0~1_combout ),
	.datae(!\SEG0~3_combout ),
	.dataf(!\phi_control|seven_segment_1_inst|WideOr3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG1~20 .extended_lut = "off";
defparam \SEG1~20 .lut_mask = 64'h00AF0033FFAFFF33;
defparam \SEG1~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X77_Y28_N12
stratixiv_lcell_comb \sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr2~0 (
// Equation(s):
// \sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr2~0_combout  = ( \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux9~0_combout  & ( (\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux5~0_combout  & (!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux8~0_combout 
//  & !\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux7~0_combout )) ) ) # ( !\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux9~0_combout  & ( ((\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux8~0_combout  & 
// !\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux7~0_combout )) # (\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux5~0_combout ) ) )

	.dataa(gnd),
	.datab(!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux5~0_combout ),
	.datac(!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux8~0_combout ),
	.datad(!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux7~0_combout ),
	.datae(gnd),
	.dataf(!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr2~0 .extended_lut = "off";
defparam \sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr2~0 .lut_mask = 64'h3F333F3330003000;
defparam \sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X77_Y28_N16
stratixiv_lcell_comb \SEG1~21 (
// Equation(s):
// \SEG1~21_combout  = ( \DSW[7]~input_o  & ( (\sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr2~0_combout  & ((!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ) # (\SEG1~0_combout ))) ) ) # ( !\DSW[7]~input_o  & ( (\SEG0~2_combout  & 
// \sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr2~0_combout ) ) )

	.dataa(!\SEG0~2_combout ),
	.datab(!\SEG1~0_combout ),
	.datac(!\sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr2~0_combout ),
	.datad(!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ),
	.datae(gnd),
	.dataf(!\DSW[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG1~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG1~21 .extended_lut = "off";
defparam \SEG1~21 .lut_mask = 64'h050505050F030F03;
defparam \SEG1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X80_Y30_N22
stratixiv_lcell_comb \phi_control|seven_segment_1_inst|WideOr2~0 (
// Equation(s):
// \phi_control|seven_segment_1_inst|WideOr2~0_combout  = ( \phi_control|dec2hex_inst|Mux7~0_combout  & ( (!\phi_control|dec2hex_inst|Mux9~0_combout  & \phi_control|dec2hex_inst|Mux5~0_combout ) ) ) # ( !\phi_control|dec2hex_inst|Mux7~0_combout  & ( 
// (!\phi_control|dec2hex_inst|Mux8~0_combout  & ((\phi_control|dec2hex_inst|Mux5~0_combout ))) # (\phi_control|dec2hex_inst|Mux8~0_combout  & (!\phi_control|dec2hex_inst|Mux9~0_combout )) ) )

	.dataa(!\phi_control|dec2hex_inst|Mux9~0_combout ),
	.datab(!\phi_control|dec2hex_inst|Mux5~0_combout ),
	.datac(gnd),
	.datad(!\phi_control|dec2hex_inst|Mux8~0_combout ),
	.datae(gnd),
	.dataf(!\phi_control|dec2hex_inst|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phi_control|seven_segment_1_inst|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phi_control|seven_segment_1_inst|WideOr2~0 .extended_lut = "off";
defparam \phi_control|seven_segment_1_inst|WideOr2~0 .lut_mask = 64'h33AA33AA22222222;
defparam \phi_control|seven_segment_1_inst|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X80_Y26_N8
stratixiv_lcell_comb \sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr2~0 (
// Equation(s):
// \sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr2~0_combout  = ( ADC_Ibat[5] & ( (ADC_Ibat[4] & !ADC_Ibat[7]) ) ) # ( !ADC_Ibat[5] & ( (!ADC_Ibat[6] & (ADC_Ibat[4])) # (ADC_Ibat[6] & ((!ADC_Ibat[7]))) ) )

	.dataa(gnd),
	.datab(!ADC_Ibat[4]),
	.datac(!ADC_Ibat[6]),
	.datad(!ADC_Ibat[7]),
	.datae(gnd),
	.dataf(!ADC_Ibat[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr2~0 .extended_lut = "off";
defparam \sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr2~0 .lut_mask = 64'h3F303F3033003300;
defparam \sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X80_Y26_N10
stratixiv_lcell_comb \sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr2~0 (
// Equation(s):
// \sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr2~0_combout  = ( ADC_Vbat[7] & ( (ADC_Vbat[4] & (!ADC_Vbat[5] & !ADC_Vbat[6])) ) ) # ( !ADC_Vbat[7] & ( ((!ADC_Vbat[5] & ADC_Vbat[6])) # (ADC_Vbat[4]) ) )

	.dataa(!ADC_Vbat[4]),
	.datab(gnd),
	.datac(!ADC_Vbat[5]),
	.datad(!ADC_Vbat[6]),
	.datae(gnd),
	.dataf(!ADC_Vbat[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr2~0 .extended_lut = "off";
defparam \sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr2~0 .lut_mask = 64'h55F555F550005000;
defparam \sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X77_Y30_N18
stratixiv_lcell_comb \SEG1~22 (
// Equation(s):
// \SEG1~22_combout  = ( \SEG0~27_combout  & ( (\sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr2~0_combout  & \SEG0~26_combout ) ) ) # ( !\SEG0~27_combout  & ( (\SEG0~26_combout  & \sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr2~0_combout ) ) )

	.dataa(!\sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr2~0_combout ),
	.datab(gnd),
	.datac(!\SEG0~26_combout ),
	.datad(!\sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr2~0_combout ),
	.datae(gnd),
	.dataf(!\SEG0~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG1~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG1~22 .extended_lut = "off";
defparam \SEG1~22 .lut_mask = 64'h000F000F05050505;
defparam \SEG1~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X77_Y30_N30
stratixiv_lcell_comb \SEG1~23 (
// Equation(s):
// \SEG1~23_combout  = ( \delta_control|LessThan0~0_combout  & ( (\SEG0~7_combout  & ((!\SEG0~6_combout ) # ((!\delta_control|dec2hex_inst|Mux5~0_combout  & \delta_control|dec2hex_inst|Mux7~0_combout )))) ) ) # ( !\delta_control|LessThan0~0_combout  & ( 
// (\SEG0~7_combout  & ((!\delta_control|dec2hex_inst|Mux5~0_combout ) # (!\SEG0~6_combout ))) ) )

	.dataa(!\SEG0~7_combout ),
	.datab(!\delta_control|dec2hex_inst|Mux5~0_combout ),
	.datac(!\SEG0~6_combout ),
	.datad(!\delta_control|dec2hex_inst|Mux7~0_combout ),
	.datae(gnd),
	.dataf(!\delta_control|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG1~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG1~23 .extended_lut = "off";
defparam \SEG1~23 .lut_mask = 64'h5454545450545054;
defparam \SEG1~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X77_Y30_N34
stratixiv_lcell_comb \SEG1~24 (
// Equation(s):
// \SEG1~24_combout  = ( \SEG1~22_combout  & ( \SEG1~23_combout  & ( (\DSW[7]~input_o  & ((!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ) # (\SEG1~0_combout ))) ) ) ) # ( !\SEG1~22_combout  & ( \SEG1~23_combout  & ( (!\DSW[7]~input_o  & 
// (((!\SEG0~2_combout )))) # (\DSW[7]~input_o  & (((!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q )) # (\SEG1~0_combout ))) ) ) ) # ( \SEG1~22_combout  & ( !\SEG1~23_combout  & ( (\DSW[7]~input_o  & 
// ((!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ) # (\SEG1~0_combout ))) ) ) ) # ( !\SEG1~22_combout  & ( !\SEG1~23_combout  & ( (\DSW[7]~input_o  & ((!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ) # (\SEG1~0_combout ))) ) ) )

	.dataa(!\DSW[7]~input_o ),
	.datab(!\SEG1~0_combout ),
	.datac(!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ),
	.datad(!\SEG0~2_combout ),
	.datae(!\SEG1~22_combout ),
	.dataf(!\SEG1~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG1~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG1~24 .extended_lut = "off";
defparam \SEG1~24 .lut_mask = 64'h51515151FB515151;
defparam \SEG1~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X80_Y30_N8
stratixiv_lcell_comb \sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr2~0 (
// Equation(s):
// \sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr2~0_combout  = ( \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux5~0_combout  & ( (!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux9~0_combout ) # 
// ((!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux8~0_combout  & !\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux7~0_combout )) ) ) # ( !\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux5~0_combout  & ( 
// (\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux8~0_combout  & (!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux9~0_combout  & !\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux7~0_combout )) ) )

	.dataa(!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux8~0_combout ),
	.datab(!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux9~0_combout ),
	.datac(gnd),
	.datad(!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux7~0_combout ),
	.datae(gnd),
	.dataf(!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr2~0 .extended_lut = "off";
defparam \sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr2~0 .lut_mask = 64'h44004400EECCEECC;
defparam \sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X80_Y30_N30
stratixiv_lcell_comb \SEG1~25 (
// Equation(s):
// \SEG1~25_combout  = ( \sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr2~0_combout  & ( \SEG0~1_combout  & ( ((!\SEG1~24_combout ) # (\SEG1~21_combout )) # (\SEG0~3_combout ) ) ) ) # ( !\sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr2~0_combout  & ( 
// \SEG0~1_combout  & ( (!\SEG0~3_combout  & ((!\SEG1~24_combout ) # (\SEG1~21_combout ))) ) ) ) # ( \sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr2~0_combout  & ( !\SEG0~1_combout  & ( \phi_control|seven_segment_1_inst|WideOr2~0_combout  ) ) ) # ( 
// !\sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr2~0_combout  & ( !\SEG0~1_combout  & ( \phi_control|seven_segment_1_inst|WideOr2~0_combout  ) ) )

	.dataa(!\SEG0~3_combout ),
	.datab(!\SEG1~21_combout ),
	.datac(!\phi_control|seven_segment_1_inst|WideOr2~0_combout ),
	.datad(!\SEG1~24_combout ),
	.datae(!\sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr2~0_combout ),
	.dataf(!\SEG0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG1~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG1~25 .extended_lut = "off";
defparam \SEG1~25 .lut_mask = 64'h0F0F0F0FAA22FF77;
defparam \SEG1~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X80_Y26_N2
stratixiv_lcell_comb \sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr1~0 (
// Equation(s):
// \sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr1~0_combout  = ( ADC_Vbat[4] & ( !ADC_Vbat[7] $ (((!ADC_Vbat[5] & ADC_Vbat[6]))) ) ) # ( !ADC_Vbat[4] & ( (!ADC_Vbat[7] & (ADC_Vbat[5] & !ADC_Vbat[6])) ) )

	.dataa(!ADC_Vbat[7]),
	.datab(gnd),
	.datac(!ADC_Vbat[5]),
	.datad(!ADC_Vbat[6]),
	.datae(gnd),
	.dataf(!ADC_Vbat[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr1~0 .extended_lut = "off";
defparam \sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr1~0 .lut_mask = 64'h0A000A00AA5AAA5A;
defparam \sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X80_Y26_N30
stratixiv_lcell_comb \sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr1~0 (
// Equation(s):
// \sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr1~0_combout  = ( ADC_Ibat[6] & ( (ADC_Ibat[4] & (!ADC_Ibat[7] $ (!ADC_Ibat[5]))) ) ) # ( !ADC_Ibat[6] & ( (!ADC_Ibat[7] & ((ADC_Ibat[4]) # (ADC_Ibat[5]))) ) )

	.dataa(!ADC_Ibat[7]),
	.datab(gnd),
	.datac(!ADC_Ibat[5]),
	.datad(!ADC_Ibat[4]),
	.datae(gnd),
	.dataf(!ADC_Ibat[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr1~0 .extended_lut = "off";
defparam \sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr1~0 .lut_mask = 64'h0AAA0AAA005A005A;
defparam \sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X77_Y26_N18
stratixiv_lcell_comb \SEG1~27 (
// Equation(s):
// \SEG1~27_combout  = ( \sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr1~0_combout  & ( \sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr1~0_combout  & ( \SEG0~26_combout  ) ) ) # ( !\sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr1~0_combout  & ( 
// \sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr1~0_combout  & ( (\SEG0~27_combout  & \SEG0~26_combout ) ) ) ) # ( \sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr1~0_combout  & ( !\sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr1~0_combout  & ( 
// (!\SEG0~27_combout  & \SEG0~26_combout ) ) ) )

	.dataa(gnd),
	.datab(!\SEG0~27_combout ),
	.datac(!\SEG0~26_combout ),
	.datad(gnd),
	.datae(!\sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr1~0_combout ),
	.dataf(!\sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG1~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG1~27 .extended_lut = "off";
defparam \SEG1~27 .lut_mask = 64'h00000C0C03030F0F;
defparam \SEG1~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X77_Y30_N6
stratixiv_lcell_comb \SEG1~28 (
// Equation(s):
// \SEG1~28_combout  = ( \delta_control|dec2hex_inst|Mux5~0_combout  & ( (\SEG0~7_combout  & ((!\SEG0~6_combout ) # ((!\delta_control|dec2hex_inst|Mux7~0_combout  & \delta_control|LessThan0~0_combout )))) ) ) # ( !\delta_control|dec2hex_inst|Mux5~0_combout  
// & ( (\SEG0~7_combout  & ((!\delta_control|dec2hex_inst|Mux7~0_combout ) # ((!\SEG0~6_combout ) # (\delta_control|LessThan0~0_combout )))) ) )

	.dataa(!\delta_control|dec2hex_inst|Mux7~0_combout ),
	.datab(!\SEG0~6_combout ),
	.datac(!\delta_control|LessThan0~0_combout ),
	.datad(!\SEG0~7_combout ),
	.datae(!\delta_control|dec2hex_inst|Mux5~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG1~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG1~28 .extended_lut = "off";
defparam \SEG1~28 .lut_mask = 64'h00EF00CE00EF00CE;
defparam \SEG1~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X77_Y30_N22
stratixiv_lcell_comb \SEG1~29 (
// Equation(s):
// \SEG1~29_combout  = ( \SEG1~27_combout  & ( \SEG1~28_combout  & ( (\DSW[7]~input_o  & ((!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ) # (\SEG1~0_combout ))) ) ) ) # ( !\SEG1~27_combout  & ( \SEG1~28_combout  & ( (!\DSW[7]~input_o  & 
// (((!\SEG0~2_combout )))) # (\DSW[7]~input_o  & (((!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q )) # (\SEG1~0_combout ))) ) ) ) # ( \SEG1~27_combout  & ( !\SEG1~28_combout  & ( (\DSW[7]~input_o  & 
// ((!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ) # (\SEG1~0_combout ))) ) ) ) # ( !\SEG1~27_combout  & ( !\SEG1~28_combout  & ( (\DSW[7]~input_o  & ((!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ) # (\SEG1~0_combout ))) ) ) )

	.dataa(!\DSW[7]~input_o ),
	.datab(!\SEG1~0_combout ),
	.datac(!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ),
	.datad(!\SEG0~2_combout ),
	.datae(!\SEG1~27_combout ),
	.dataf(!\SEG1~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG1~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG1~29 .extended_lut = "off";
defparam \SEG1~29 .lut_mask = 64'h51515151FB515151;
defparam \SEG1~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X77_Y28_N22
stratixiv_lcell_comb \sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr1~0 (
// Equation(s):
// \sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr1~0_combout  = ( \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux8~0_combout  & ( (\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux5~0_combout  & (!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux9~0_combout 
//  $ (!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux7~0_combout ))) ) ) # ( !\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux8~0_combout  & ( (!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux9~0_combout  & 
// ((\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux7~0_combout ) # (\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux5~0_combout ))) ) )

	.dataa(!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux9~0_combout ),
	.datab(!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux5~0_combout ),
	.datac(!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux7~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr1~0 .extended_lut = "off";
defparam \sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr1~0 .lut_mask = 64'h2A2A2A2A12121212;
defparam \sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X77_Y28_N2
stratixiv_lcell_comb \SEG1~26 (
// Equation(s):
// \SEG1~26_combout  = ( \DSW[7]~input_o  & ( (\sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr1~0_combout  & ((!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ) # (\SEG1~0_combout ))) ) ) # ( !\DSW[7]~input_o  & ( (\SEG0~2_combout  & 
// \sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr1~0_combout ) ) )

	.dataa(!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ),
	.datab(!\SEG0~2_combout ),
	.datac(!\sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr1~0_combout ),
	.datad(!\SEG1~0_combout ),
	.datae(gnd),
	.dataf(!\DSW[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG1~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG1~26 .extended_lut = "off";
defparam \SEG1~26 .lut_mask = 64'h030303030A0F0A0F;
defparam \SEG1~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X80_Y30_N0
stratixiv_lcell_comb \phi_control|seven_segment_1_inst|WideOr1~0 (
// Equation(s):
// \phi_control|seven_segment_1_inst|WideOr1~0_combout  = ( \phi_control|dec2hex_inst|Mux7~0_combout  & ( (!\phi_control|dec2hex_inst|Mux9~0_combout  & ((!\phi_control|dec2hex_inst|Mux8~0_combout ) # (\phi_control|dec2hex_inst|Mux5~0_combout ))) ) ) # ( 
// !\phi_control|dec2hex_inst|Mux7~0_combout  & ( (\phi_control|dec2hex_inst|Mux5~0_combout  & (!\phi_control|dec2hex_inst|Mux9~0_combout  $ (\phi_control|dec2hex_inst|Mux8~0_combout ))) ) )

	.dataa(!\phi_control|dec2hex_inst|Mux9~0_combout ),
	.datab(!\phi_control|dec2hex_inst|Mux5~0_combout ),
	.datac(!\phi_control|dec2hex_inst|Mux8~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\phi_control|dec2hex_inst|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phi_control|seven_segment_1_inst|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phi_control|seven_segment_1_inst|WideOr1~0 .extended_lut = "off";
defparam \phi_control|seven_segment_1_inst|WideOr1~0 .lut_mask = 64'h21212121A2A2A2A2;
defparam \phi_control|seven_segment_1_inst|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X80_Y30_N10
stratixiv_lcell_comb \sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr1~0 (
// Equation(s):
// \sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr1~0_combout  = ( \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux5~0_combout  & ( !\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux9~0_combout  $ 
// (((\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux8~0_combout  & !\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux7~0_combout ))) ) ) # ( !\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux5~0_combout  & ( 
// (!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux8~0_combout  & (!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux9~0_combout  & \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux7~0_combout )) ) )

	.dataa(!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux8~0_combout ),
	.datab(!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux9~0_combout ),
	.datac(!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux7~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr1~0 .extended_lut = "off";
defparam \sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr1~0 .lut_mask = 64'h080808089C9C9C9C;
defparam \sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X80_Y28_N38
stratixiv_lcell_comb \SEG1~30 (
// Equation(s):
// \SEG1~30_combout  = ( \phi_control|seven_segment_1_inst|WideOr1~0_combout  & ( \sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr1~0_combout  & ( ((!\SEG1~29_combout ) # ((!\SEG0~1_combout ) # (\SEG1~26_combout ))) # (\SEG0~3_combout ) ) ) ) # ( 
// !\phi_control|seven_segment_1_inst|WideOr1~0_combout  & ( \sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr1~0_combout  & ( (\SEG0~1_combout  & (((!\SEG1~29_combout ) # (\SEG1~26_combout )) # (\SEG0~3_combout ))) ) ) ) # ( 
// \phi_control|seven_segment_1_inst|WideOr1~0_combout  & ( !\sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr1~0_combout  & ( (!\SEG0~1_combout ) # ((!\SEG0~3_combout  & ((!\SEG1~29_combout ) # (\SEG1~26_combout )))) ) ) ) # ( 
// !\phi_control|seven_segment_1_inst|WideOr1~0_combout  & ( !\sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr1~0_combout  & ( (!\SEG0~3_combout  & (\SEG0~1_combout  & ((!\SEG1~29_combout ) # (\SEG1~26_combout )))) ) ) )

	.dataa(!\SEG0~3_combout ),
	.datab(!\SEG1~29_combout ),
	.datac(!\SEG1~26_combout ),
	.datad(!\SEG0~1_combout ),
	.datae(!\phi_control|seven_segment_1_inst|WideOr1~0_combout ),
	.dataf(!\sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG1~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG1~30 .extended_lut = "off";
defparam \SEG1~30 .lut_mask = 64'h008AFF8A00DFFFDF;
defparam \SEG1~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X80_Y26_N36
stratixiv_lcell_comb \sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr0~0 (
// Equation(s):
// \sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr0~0_combout  = ( ADC_Vbat[4] & ( (!ADC_Vbat[7] & (!ADC_Vbat[5] $ (ADC_Vbat[6]))) ) ) # ( !ADC_Vbat[4] & ( (!ADC_Vbat[5] & (!ADC_Vbat[7] $ (ADC_Vbat[6]))) ) )

	.dataa(gnd),
	.datab(!ADC_Vbat[5]),
	.datac(!ADC_Vbat[7]),
	.datad(!ADC_Vbat[6]),
	.datae(gnd),
	.dataf(!ADC_Vbat[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr0~0 .extended_lut = "off";
defparam \sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr0~0 .lut_mask = 64'hC00CC00CC030C030;
defparam \sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X78_Y26_N20
stratixiv_lcell_comb \SEG1~35 (
// Equation(s):
// \SEG1~35_combout  = ( !\DSW[1]~input_o  & ( \DSW[4]~input_o  & ( (!\DSW[0]~input_o  & (!\DSW[6]~input_o  & (\sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr0~0_combout  & !\DSW[5]~input_o ))) ) ) )

	.dataa(!\DSW[0]~input_o ),
	.datab(!\DSW[6]~input_o ),
	.datac(!\sensing_Vbat_inst|VbatHEX2display|hex2seg_1|WideOr0~0_combout ),
	.datad(!\DSW[5]~input_o ),
	.datae(!\DSW[1]~input_o ),
	.dataf(!\DSW[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG1~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG1~35 .extended_lut = "off";
defparam \SEG1~35 .lut_mask = 64'h0000000008000000;
defparam \SEG1~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X77_Y30_N38
stratixiv_lcell_comb \sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr0~0 (
// Equation(s):
// \sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr0~0_combout  = ( ADC_Ibat[4] & ( (!ADC_Ibat[7] & (!ADC_Ibat[6] $ (ADC_Ibat[5]))) ) ) # ( !ADC_Ibat[4] & ( (!ADC_Ibat[5] & (!ADC_Ibat[6] $ (ADC_Ibat[7]))) ) )

	.dataa(!ADC_Ibat[6]),
	.datab(gnd),
	.datac(!ADC_Ibat[7]),
	.datad(!ADC_Ibat[5]),
	.datae(gnd),
	.dataf(!ADC_Ibat[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr0~0 .extended_lut = "off";
defparam \sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr0~0 .lut_mask = 64'hA500A500A050A050;
defparam \sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X77_Y30_N0
stratixiv_lcell_comb \SEG1~34 (
// Equation(s):
// \SEG1~34_combout  = ( \delta_control|dec2hex_inst|Mux5~0_combout  & ( \SEG0~26_combout  & ( (\sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr0~0_combout  & \SEG0~27_combout ) ) ) ) # ( !\delta_control|dec2hex_inst|Mux5~0_combout  & ( \SEG0~26_combout  
// & ( (\sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr0~0_combout  & \SEG0~27_combout ) ) ) ) # ( \delta_control|dec2hex_inst|Mux5~0_combout  & ( !\SEG0~26_combout  & ( (\SEG0~27_combout  & (!\delta_control|LessThan0~0_combout  $ 
// (\delta_control|dec2hex_inst|Mux7~0_combout ))) ) ) ) # ( !\delta_control|dec2hex_inst|Mux5~0_combout  & ( !\SEG0~26_combout  & ( (!\delta_control|LessThan0~0_combout  & (!\delta_control|dec2hex_inst|Mux7~0_combout  & \SEG0~27_combout )) ) ) )

	.dataa(!\sensing_Ibat_inst|IbatHEX2display|hex2seg_1|WideOr0~0_combout ),
	.datab(!\delta_control|LessThan0~0_combout ),
	.datac(!\delta_control|dec2hex_inst|Mux7~0_combout ),
	.datad(!\SEG0~27_combout ),
	.datae(!\delta_control|dec2hex_inst|Mux5~0_combout ),
	.dataf(!\SEG0~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG1~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG1~34 .extended_lut = "off";
defparam \SEG1~34 .lut_mask = 64'h00C000C300550055;
defparam \SEG1~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X78_Y26_N32
stratixiv_lcell_comb \SEG1~36 (
// Equation(s):
// \SEG1~36_combout  = ( \DSW[7]~input_o  & ( \SEG1~34_combout  & ( (!\SEG1~0_combout  & \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ) ) ) ) # ( !\DSW[7]~input_o  & ( \SEG1~34_combout  & ( !\SEG0~2_combout  ) ) ) # ( \DSW[7]~input_o  & ( 
// !\SEG1~34_combout  & ( (!\SEG1~0_combout  & (\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q  & \SEG1~35_combout )) ) ) ) # ( !\DSW[7]~input_o  & ( !\SEG1~34_combout  & ( (\SEG1~35_combout  & !\SEG0~2_combout ) ) ) )

	.dataa(!\SEG1~0_combout ),
	.datab(!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ),
	.datac(!\SEG1~35_combout ),
	.datad(!\SEG0~2_combout ),
	.datae(!\DSW[7]~input_o ),
	.dataf(!\SEG1~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG1~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG1~36 .extended_lut = "off";
defparam \SEG1~36 .lut_mask = 64'h0F000202FF002222;
defparam \SEG1~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X78_Y26_N14
stratixiv_lcell_comb \SEG0~31 (
// Equation(s):
// \SEG0~31_combout  = ( !\DSW[7]~input_o  & ( \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q  & ( (\SEG0~2_combout  & ((!\DSW[0]~input_o ) # (!\SEG0~0_combout ))) ) ) )

	.dataa(!\DSW[0]~input_o ),
	.datab(gnd),
	.datac(!\SEG0~2_combout ),
	.datad(!\SEG0~0_combout ),
	.datae(!\DSW[7]~input_o ),
	.dataf(!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG0~31 .extended_lut = "off";
defparam \SEG0~31 .lut_mask = 64'h000000000F0A0000;
defparam \SEG0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X78_Y26_N16
stratixiv_lcell_comb \SEG1~31 (
// Equation(s):
// \SEG1~31_combout  = ( \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q  & ( (!\DSW[7]~input_o  & (!\SEG0~2_combout  & ((!\DSW[0]~input_o ) # (!\SEG0~0_combout )))) # (\DSW[7]~input_o  & (!\DSW[0]~input_o  & (\SEG0~0_combout ))) ) )

	.dataa(!\DSW[0]~input_o ),
	.datab(!\DSW[7]~input_o ),
	.datac(!\SEG0~0_combout ),
	.datad(!\SEG0~2_combout ),
	.datae(gnd),
	.dataf(!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG1~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG1~31 .extended_lut = "off";
defparam \SEG1~31 .lut_mask = 64'h00000000CA02CA02;
defparam \SEG1~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X77_Y28_N6
stratixiv_lcell_comb \sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr0~0 (
// Equation(s):
// \sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr0~0_combout  = ( \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux8~0_combout  & ( (!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux9~0_combout  & (\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux5~0_combout 
//  & \sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux7~0_combout )) # (\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux9~0_combout  & (!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux5~0_combout  & 
// !\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux7~0_combout )) ) ) # ( !\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux8~0_combout  & ( (!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux9~0_combout  & 
// !\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux7~0_combout ) ) )

	.dataa(!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux9~0_combout ),
	.datab(gnd),
	.datac(!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux5~0_combout ),
	.datad(!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux7~0_combout ),
	.datae(gnd),
	.dataf(!\sensing_Ibat_inst|num2seg_Ibat|dec2hex_inst|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr0~0 .extended_lut = "off";
defparam \sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr0~0 .lut_mask = 64'hAA00AA00500A500A;
defparam \sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X77_Y28_N0
stratixiv_lcell_comb \SEG1~33 (
// Equation(s):
// \SEG1~33_combout  = ( \sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr0~0_combout  & ( (!\DSW[7]~input_o  & (((\SEG0~2_combout )))) # (\DSW[7]~input_o  & ((!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ) # ((\SEG1~0_combout )))) ) )

	.dataa(!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ),
	.datab(!\SEG0~2_combout ),
	.datac(!\DSW[7]~input_o ),
	.datad(!\SEG1~0_combout ),
	.datae(gnd),
	.dataf(!\sensing_Ibat_inst|num2seg_Ibat|hex2seg_1|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG1~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG1~33 .extended_lut = "off";
defparam \SEG1~33 .lut_mask = 64'h000000003A3F3A3F;
defparam \SEG1~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X80_Y30_N2
stratixiv_lcell_comb \phi_control|seven_segment_1_inst|WideOr0~0 (
// Equation(s):
// \phi_control|seven_segment_1_inst|WideOr0~0_combout  = ( \phi_control|dec2hex_inst|Mux7~0_combout  & ( (!\phi_control|dec2hex_inst|Mux9~0_combout  & (\phi_control|dec2hex_inst|Mux5~0_combout  & \phi_control|dec2hex_inst|Mux8~0_combout )) ) ) # ( 
// !\phi_control|dec2hex_inst|Mux7~0_combout  & ( (!\phi_control|dec2hex_inst|Mux9~0_combout  & ((!\phi_control|dec2hex_inst|Mux8~0_combout ))) # (\phi_control|dec2hex_inst|Mux9~0_combout  & (!\phi_control|dec2hex_inst|Mux5~0_combout  & 
// \phi_control|dec2hex_inst|Mux8~0_combout )) ) )

	.dataa(!\phi_control|dec2hex_inst|Mux9~0_combout ),
	.datab(!\phi_control|dec2hex_inst|Mux5~0_combout ),
	.datac(gnd),
	.datad(!\phi_control|dec2hex_inst|Mux8~0_combout ),
	.datae(gnd),
	.dataf(!\phi_control|dec2hex_inst|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\phi_control|seven_segment_1_inst|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \phi_control|seven_segment_1_inst|WideOr0~0 .extended_lut = "off";
defparam \phi_control|seven_segment_1_inst|WideOr0~0 .lut_mask = 64'hAA44AA4400220022;
defparam \phi_control|seven_segment_1_inst|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X78_Y26_N18
stratixiv_lcell_comb \SEG1~32 (
// Equation(s):
// \SEG1~32_combout  = ( \debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q  & ( (\DSW[0]~input_o  & (!\DSW[7]~input_o  & (\phi_control|seven_segment_1_inst|WideOr0~0_combout  & \SEG0~0_combout ))) ) ) # ( 
// !\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q  & ( \phi_control|seven_segment_1_inst|WideOr0~0_combout  ) )

	.dataa(!\DSW[0]~input_o ),
	.datab(!\DSW[7]~input_o ),
	.datac(!\phi_control|seven_segment_1_inst|WideOr0~0_combout ),
	.datad(!\SEG0~0_combout ),
	.datae(gnd),
	.dataf(!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG1~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG1~32 .extended_lut = "off";
defparam \SEG1~32 .lut_mask = 64'h0F0F0F0F00040004;
defparam \SEG1~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X80_Y30_N36
stratixiv_lcell_comb \sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr0~0 (
// Equation(s):
// \sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr0~0_combout  = ( \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux7~0_combout  & ( \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux5~0_combout  & ( 
// (!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux9~0_combout  & \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux8~0_combout ) ) ) ) # ( !\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux7~0_combout  & ( 
// \sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux5~0_combout  & ( (!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux9~0_combout  & !\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux8~0_combout ) ) ) ) # ( 
// !\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux7~0_combout  & ( !\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux5~0_combout  & ( !\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux9~0_combout  $ 
// (\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux8~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux9~0_combout ),
	.datac(!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux8~0_combout ),
	.datad(gnd),
	.datae(!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux7~0_combout ),
	.dataf(!\sensing_Vbat_inst|num2seg_Vbat|dec2hex_inst|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr0~0 .extended_lut = "off";
defparam \sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr0~0 .lut_mask = 64'hC3C30000C0C00C0C;
defparam \sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X78_Y26_N38
stratixiv_lcell_comb \SEG1~37 (
// Equation(s):
// \SEG1~37_combout  = ( \SEG1~32_combout  & ( \sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr0~0_combout  ) ) # ( !\SEG1~32_combout  & ( \sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr0~0_combout  & ( ((\SEG1~31_combout  & ((\SEG1~33_combout ) # 
// (\SEG1~36_combout )))) # (\SEG0~31_combout ) ) ) ) # ( \SEG1~32_combout  & ( !\sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr0~0_combout  ) ) # ( !\SEG1~32_combout  & ( !\sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr0~0_combout  & ( (\SEG1~31_combout  
// & ((\SEG1~33_combout ) # (\SEG1~36_combout ))) ) ) )

	.dataa(!\SEG1~36_combout ),
	.datab(!\SEG0~31_combout ),
	.datac(!\SEG1~31_combout ),
	.datad(!\SEG1~33_combout ),
	.datae(!\SEG1~32_combout ),
	.dataf(!\sensing_Vbat_inst|num2seg_Vbat|hex2seg_1|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG1~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG1~37 .extended_lut = "off";
defparam \SEG1~37 .lut_mask = 64'h050FFFFF373FFFFF;
defparam \SEG1~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X77_Y28_N4
stratixiv_lcell_comb \SEG1~38 (
// Equation(s):
// \SEG1~38_combout  = (!\DSW[7]~input_o ) # ((!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ) # (!\SEG1~0_combout ))

	.dataa(gnd),
	.datab(!\DSW[7]~input_o ),
	.datac(!\debounce_SWITCH_inst|DB[3].db_core|r_switch_state~q ),
	.datad(!\SEG1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEG1~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEG1~38 .extended_lut = "off";
defparam \SEG1~38 .lut_mask = 64'hFFFCFFFCFFFCFFFC;
defparam \SEG1~38 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X119_Y87_N1
stratixiv_io_ibuf \ADA_OR~input (
	.i(ADA_OR),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADA_OR~input_o ));
// synopsys translate_off
defparam \ADA_OR~input .bus_hold = "false";
defparam \ADA_OR~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y38_N63
stratixiv_io_ibuf \ADB_OR~input (
	.i(ADB_OR),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ADB_OR~input_o ));
// synopsys translate_off
defparam \ADB_OR~input .bus_hold = "false";
defparam \ADB_OR~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y87_N63
stratixiv_io_ibuf \AD_SCLK~input (
	.i(AD_SCLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AD_SCLK~input_o ));
// synopsys translate_off
defparam \AD_SCLK~input .bus_hold = "false";
defparam \AD_SCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X119_Y73_N32
stratixiv_io_ibuf \AD_SDIO~input (
	.i(AD_SDIO),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AD_SDIO~input_o ));
// synopsys translate_off
defparam \AD_SDIO~input .bus_hold = "false";
defparam \AD_SDIO~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N63
stratixiv_io_ibuf \FPGA_CLK_A_N~input (
	.i(FPGA_CLK_A_N),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\FPGA_CLK_A_N~input_o ));
// synopsys translate_off
defparam \FPGA_CLK_A_N~input .bus_hold = "false";
defparam \FPGA_CLK_A_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X48_Y0_N32
stratixiv_io_ibuf \FPGA_CLK_A_P~input (
	.i(FPGA_CLK_A_P),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\FPGA_CLK_A_P~input_o ));
// synopsys translate_off
defparam \FPGA_CLK_A_P~input .bus_hold = "false";
defparam \FPGA_CLK_A_P~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N63
stratixiv_io_ibuf \FPGA_CLK_B_N~input (
	.i(FPGA_CLK_B_N),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\FPGA_CLK_B_N~input_o ));
// synopsys translate_off
defparam \FPGA_CLK_B_N~input .bus_hold = "false";
defparam \FPGA_CLK_B_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N32
stratixiv_io_ibuf \FPGA_CLK_B_P~input (
	.i(FPGA_CLK_B_P),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\FPGA_CLK_B_P~input_o ));
// synopsys translate_off
defparam \FPGA_CLK_B_P~input .bus_hold = "false";
defparam \FPGA_CLK_B_P~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
