<?xml version="1.0" encoding="UTF-8" standalone="no" ?><TCML xmlns="tcml"><Scenario Id="Primary"/><Scenario Id="place_and_route"><clock Id="14"><name>CLK0_PAD</name><period>20</period><waveform>0 10</waveform><source><type>CLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_ports { CLK0_PAD }]</orig_string><macro><type>PORT</type><pattern>CLK0_PAD</pattern></macro></source><comment/><origin><file>C:/jijeesh/workspace.m2s/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/designer/m2s_sys_top/place_route.sdc</file><line>7</line></origin></clock><clock Id="15"><name>m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/CLK_CONFIG_APB</name><period>80</period><waveform>0 40</waveform><source><type>CLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/MSS_ADLIB_INST/CLK_CONFIG_APB }]</orig_string><macro><type>PIN</type><pattern>m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CLK_CONFIG_APB</pattern></macro></source><comment/><origin><file>C:/jijeesh/workspace.m2s/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/designer/m2s_sys_top/place_route.sdc</file><line>8</line></origin></clock><clock Id="16"><name>m2s_creative_demo_0/ddr_mss_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT</name><period>20</period><waveform>0 10</waveform><source><type>CLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { m2s_creative_demo_0/ddr_mss_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT }]</orig_string><macro><type>PIN</type><pattern>m2s_creative_demo_0/ddr_mss_sb_0/FABOSC_0/I_RCOSC_25_50MHZ:CLKOUT</pattern></macro></source><comment/><origin><file>C:/jijeesh/workspace.m2s/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/designer/m2s_sys_top/place_route.sdc</file><line>9</line></origin></clock><generated_clock Id="17"><name>m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/GL0</name><source><type>GENCLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/CCC_INST/GL0 }]</orig_string><macro><type>PIN</type><pattern>m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/CCC_INST/INST_CCC_IP:GL0</pattern></macro></source><master><type>CLOCK_REF</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/CCC_INST/CLK0_PAD }]</orig_string><macro><type>PIN</type><pattern>m2s_creative_demo_0/ddr_mss_sb_0/CCC_0/CCC_INST/INST_CCC_IP:CLK0_PAD</pattern></macro></master><mult_factor>4</mult_factor><div_factor>4</div_factor><comment/><origin><file>C:/jijeesh/workspace.m2s/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/designer/m2s_sys_top/place_route.sdc</file><line>10</line></origin></generated_clock><false_path Id="18"><through><type>EXCEPT_THRU</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_nets { m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/INIT_DONE m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/SDIF_RELEASED }]</orig_string><macro><type>PIN</type><pattern>m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/INIT_DONE_q1:D</pattern></macro></through><comment/><origin><file>C:/jijeesh/workspace.m2s/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/designer/m2s_sys_top/place_route.sdc</file><line>11</line></origin></false_path><false_path Id="19"><through><type>EXCEPT_THRU</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_nets { m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/ddr_settled m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/count_ddr_enable m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/release_sdif*_core m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/count_sdif*_enable }]</orig_string><macro><type>NET</type><pattern>m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/ddr_settled m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/count_ddr_enable m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/release_sdif*_core</pattern></macro></through><comment/><origin><file>C:/jijeesh/workspace.m2s/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/designer/m2s_sys_top/place_route.sdc</file><line>12</line></origin></false_path><false_path Id="20"><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_cells { m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/MSS_HPMS_READY_int }]</orig_string><macro><type>CELL</type><pattern>m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/MSS_HPMS_READY_int</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_cells { m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/sm0_areset_n_rcosc m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/sm0_areset_n_rcosc_q1 }]</orig_string><macro><type>CELL</type><pattern>m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/sm0_areset_n_rcosc m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/sm0_areset_n_rcosc_q1</pattern></macro></to><comment/><origin><file>C:/jijeesh/workspace.m2s/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/designer/m2s_sys_top/place_route.sdc</file><line>13</line></origin></false_path><false_path Id="21"><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_cells { m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/MSS_HPMS_READY_int m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/SDIF*_PERST_N_re }]</orig_string><macro><type>CELL</type><pattern>m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/MSS_HPMS_READY_int</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_cells { m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/sdif*_areset_n_rcosc* }]</orig_string><macro><type>CELL</type><pattern>m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/sdif*_areset_n_rcosc*</pattern></macro></to><comment/><origin><file>C:/jijeesh/workspace.m2s/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/designer/m2s_sys_top/place_route.sdc</file><line>14</line></origin></false_path><false_path Id="22"><through><type>EXCEPT_THRU</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_nets { m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/CONFIG1_DONE m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/CONFIG2_DONE m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/SDIF*_PERST_N m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/SDIF*_PSEL m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/SDIF*_PWRITE m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/SDIF*_PRDATA[*] m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/SOFT_EXT_RESET_OUT m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/SOFT_RESET_F2M m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/SOFT_M3_RESET m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/SOFT_MDDR_DDR_AXI_S_CORE_RESET m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/SOFT_FDDR_CORE_RESET m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/SOFT_SDIF*_PHY_RESET m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/SOFT_SDIF*_CORE_RESET m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/SOFT_SDIF0_0_CORE_RESET m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/SOFT_SDIF0_1_CORE_RESET }]</orig_string><macro><type>PIN</type><pattern>m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/CONFIG1_DONE_q1:D m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/CONFIG2_DONE_q1:D m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/SOFT_RESET_F2M_keep_RNI1INF:A m2s_creative_demo_0/ddr_mss_sb_0/CORERESETP_0/SOFT_M3_RESET_keep_RNIS1IB:A</pattern></macro></through><comment/><origin><file>C:/jijeesh/workspace.m2s/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/designer/m2s_sys_top/place_route.sdc</file><line>15</line></origin></false_path><false_path Id="23"><through><type>EXCEPT_THRU</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/MSS_ADLIB_INST/CONFIG_PRESET_N }]</orig_string><macro><type>PIN</type><pattern>m2s_creative_demo_0/ddr_mss_sb_0/ddr_mss_sb_MSS_0/MSS_ADLIB_INST/INST_MSS_025_IP:CONFIG_PRESET_N</pattern></macro></through><comment/><origin><file>C:/jijeesh/workspace.m2s/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/designer/m2s_sys_top/place_route.sdc</file><line>16</line></origin></false_path><false_path Id="24"><through><type>EXCEPT_THRU</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { m2s_creative_demo_0/ddr_mss_sb_0/SYSRESET_POR/POWER_ON_RESET_N }]</orig_string><macro><type>PIN</type><pattern>m2s_creative_demo_0/ddr_mss_sb_0/SYSRESET_POR/INST_SYSRESET_FF_IP:POWER_ON_RESET_N</pattern></macro></through><comment/><origin><file>C:/jijeesh/workspace.m2s/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/designer/m2s_sys_top/place_route.sdc</file><line>17</line></origin></false_path><max_delay Id="25"><through><type>EXCEPT_THRU</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_nets { m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/FIC_2_APB_M_PSEL m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/FIC_2_APB_M_PENABLE }]</orig_string><macro><type>PIN</type><pattern>m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/un1_fic_2_apb_m_psel:B m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/un1_fic_2_apb_m_psel:A m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/un6_int_psel_0:A</pattern></macro></through><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_cells { m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY* m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/state[0] }]</orig_string><macro><type>CELL</type><pattern>m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/FIC_2_APB_M_PREADY* m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/state[0]</pattern></macro></to><comment/><origin><file>C:/jijeesh/workspace.m2s/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/designer/m2s_sys_top/place_route.sdc</file><line>18</line></origin><value>0</value></max_delay><min_delay Id="26"><through><type>EXCEPT_THRU</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_nets { m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/FIC_2_APB_M_PWRITE m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/FIC_2_APB_M_PADDR[*] m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/FIC_2_APB_M_PWDATA[*] m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/FIC_2_APB_M_PSEL m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/FIC_2_APB_M_PENABLE }]</orig_string><macro><type>PIN</type><pattern>m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/un6_int_psel_0:B m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/pwrite:D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/paddr[9]:D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/un8_int_psel:A m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/paddr[2]:D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/prdata_0_iv_0_RNO[0]:A m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/int_prdata_3_sqmuxa:A m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/int_prdata_5_sqmuxa:A m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/int_prdata_4_sqmuxa:A m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/int_prdata_0_sqmuxa:A m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/un17_int_psel:A m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/un8_int_psel:D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/paddr[3]:D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/prdata_0_iv_0_RNO[0]:D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/int_prdata_3_sqmuxa:D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/int_prdata_5_sqmuxa:D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/int_prdata_4_sqmuxa:D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/int_prdata_0_sqmuxa:D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/un17_int_psel:D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/un8_int_psel:C m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/paddr[4]:D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/prdata_0_iv_0_RNO[0]:C m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/int_prdata_3_sqmuxa:C m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/int_prdata_5_sqmuxa:C m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/int_prdata_4_sqmuxa:C m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/int_prdata_0_sqmuxa:C m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/un17_int_psel:C m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/paddr[6]:D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/paddr[7]:D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/paddr[8]:D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/paddr[5]:D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/paddr[12]:D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/paddr[13]:D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/paddr[15]:D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/paddr[10]:D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/soft_reset_reg[9]:D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/pwdata[9]:D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/soft_reset_reg[7]:D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/pwdata[7]:D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/soft_reset_reg[11]:D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/pwdata[11]:D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/soft_reset_reg[8]:D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/pwdata[8]:D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/soft_reset_reg[12]:D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/pwdata[12]:D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/soft_reset_reg[13]:D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/pwdata[13]:D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/soft_reset_reg[14]:D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/pwdata[14]:D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/soft_reset_reg[15]:D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/pwdata[15]:D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/soft_reset_reg[16]:D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/soft_reset_reg[2]:D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/pwdata[2]:D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/soft_reset_reg[5]:D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/pwdata[5]:D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/soft_reset_reg[6]:D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/pwdata[6]:D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/soft_reset_reg[3]:D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/pwdata[3]:D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/soft_reset_reg[4]:D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/pwdata[4]:D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/soft_reset_reg[10]:D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/pwdata[10]:D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/soft_reset_reg[1]:D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/control_reg_1[1]:D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/pwdata[1]:D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/soft_reset_reg[0]:D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/control_reg_1[0]:D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/pwdata[0]:D m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/un1_fic_2_apb_m_psel:B m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/un1_fic_2_apb_m_psel:A m2s_creative_demo_0/ddr_mss_sb_0/CORECONFIGP_0/un6_int_psel_0:A</pattern></macro></through><comment/><origin><file>C:/jijeesh/workspace.m2s/m2s-fabric-ip/fpga-design/m2s-creative-brd/m2s-creative-basic/designer/m2s_sys_top/place_route.sdc</file><line>19</line></origin><value>-24</value></min_delay></Scenario></TCML>