#pragma once

////////////////////////////////////////////////////////////////////////////////////////////////////

struct Flash_fwd_mla_params {
    using index_t = int64_t;

    int b, seqlen_q, d, d_v;
    int h, h_h_k_ratio, ngroups;
    bool is_causal;
    float scale_softmax, scale_softmax_log2;
    int *__restrict__ cu_seqlens_k;

    void *__restrict__ q_ptr;
    void *__restrict__ k_ptr;
    void *__restrict__ v_ptr;
    void *__restrict__ o_ptr;
    void *__restrict__ softmax_lse_ptr;

    index_t q_batch_stride;
    index_t k_batch_stride;
    index_t v_batch_stride;
    index_t o_batch_stride;
    index_t q_row_stride;
    index_t k_row_stride;
    index_t v_row_stride;
    index_t o_row_stride;
    index_t q_head_stride;
    index_t k_head_stride;
    index_t v_head_stride;
    index_t o_head_stride;

    int *__restrict__ block_table;
    index_t block_table_batch_stride;
    int page_block_size;

    // Fused int8 path (task #61): per-kv-token rowwise-symmetric scales for the int8
    // K/V cache. Q is quantized in-kernel (no param). nullptr on the bf16 path.
    float *__restrict__ k_scale_ptr;   // [num_blocks * page_block_size] (per kv token, K dequant)
    float *__restrict__ v_scale_ptr;   // [num_blocks * page_block_size] (per kv token, V dequant)
    index_t kv_scale_batch_stride;     // stride between paged blocks, in elements

    int *__restrict__ tile_scheduler_metadata_ptr;
    int num_sm_parts;
    int *__restrict__ num_splits_ptr;

    void *__restrict__ softmax_lseaccum_ptr;
    void *__restrict__ oaccum_ptr;
};

static constexpr int TileSchedulerMetaDataSize = 8;
// [begin_idx, begin_seqlen, end_idx, end_seqlen, begin_n_split_idx, _, _, _]

////////////////////////////////////////////////////////////////////////////////////////////////////

template<typename T, int Headdim, bool is_sm90>
struct mha_fwd_splitkv_mla {
    static void run(Flash_fwd_mla_params &params, cudaStream_t stream);
};

template<typename T, int Headdim>
struct mha_fwd_splitkv_mla_ws {
    static void run(Flash_fwd_mla_params &params, cudaStream_t stream);
};

// Plain (cutlass-type-free) dispatch entry so the host-compiled binding
// (flash_api.cpp, c++ not nvcc) never needs cutlass element types. Defined in
// flash_api_dispatch.cu (nvcc).
void run_mha_fwd_splitkv_mla(Flash_fwd_mla_params &params, cudaStream_t stream,
                             int head_size, bool is_bf16, bool is_sm90, bool warp_spec);

enum class Sparse_mla_cache_format : uint8_t {
  FP8_DS_MLA = 0,
  INT8_DS_MLA = 1,
  FP4_DS_MLA = 2,
};

// Ampere sm_86 sparse-MLA decode (DeepSeek-V4-Flash absorbed form, head_dim 512, V==K).
struct Sparse_mla_decode_params {
    int num_tokens, num_heads, block_size;
    float scale_log2;                 // softmax_scale * log2(e)
    const void *q_ptr;                // bf16 [T, H, 512]
    int64_t q_token_stride, q_head_stride;   // in elements
    void *o_ptr;                      // bf16 [T, H, 512]
    int64_t out_token_stride, out_head_stride;
    const float *attn_sink_ptr;       // [H] or nullptr
    // swa stream
    const void *swa_cache_ptr;        // uint8 fp8_ds_mla [nb, bs, 584]
    int64_t swa_block_stride;         // bytes per paged block
    const int *swa_indices_ptr;       // [T, swa_topk]
    const int *swa_lens_ptr;          // [T]
    int swa_topk, swa_num_blocks;
    // optional extra (compressed) stream; *_cache_ptr nullptr when absent
    const void *extra_cache_ptr;
    int64_t extra_block_stride;
    const int *extra_indices_ptr;
    const int *extra_lens_ptr;
    int extra_topk, extra_num_blocks, extra_block_size;
    // split-KV (flash-decoding): partial buffers + split count, filled by the binding.
    void *oaccum_ptr;    // bf16 [T, H, num_splits, 512] un-normalized acc per split (halves combine traffic)
    float *mlse_ptr;     // [T, H, num_splits, 2]   {running max m, denom l} per split
    int *combine_counter_ptr;  // [T * head_blocks] int, zeroed; last split-CTA per (t,hb) runs combine
    int num_splits;
    // fused decode (selection-scratch): a pre-pass dequantizes the SELECTED rows once into
    // this dense bf16 [T * sel_width, 512] scratch (sel_width = swa_topk + extra_topk); the
    // attention CTAs then read clean bf16 rows (no per-CTA fp8 decode, no 4x head-block
    // redundancy). nullptr on the legacy in-CTA-dequant path.
    void *sel_kv_ptr;
    int sel_width;
    // int8_ds_mla cache (rowwise int8 + fp32 scale), addressed ONLY through
    // these runtime strides (the vLLM 528-byte token layout arrives as strided
    // views). FP4 and INT8 are decoded only in the selection-scratch pre-pass;
    // their bindings force the fused path, so the attention kernels stay
    // bf16-only.
    const float *swa_scale_ptr; // [nb, bs] fp32 for INT8; nullptr otherwise
    int64_t swa_pos_stride;            // int8 bytes between tokens in a block
    int64_t swa_scale_block_stride, swa_scale_pos_stride;  // in elements
    const float *extra_scale_ptr;
    int64_t extra_pos_stride;
    int64_t extra_scale_block_stride, extra_scale_pos_stride;
    Sparse_mla_cache_format cache_format;
    // PARTIAL (context-parallel) mode. nullptr = today's behavior: o_ptr gets
    // the combined, attn_sink-folded, normalized output and nothing else is
    // written.  Non-null selects the partial epilogue used by a cross-rank
    // (DCP) merge:
    //   * o_ptr  <- this shard's NORMALIZED, PRE-SINK output  [T, H, 512] bf16
    //   * lse_ptr<- this shard's fp32 log-sum-exp, NATURAL log [T, H]
    // The sink is NEVER folded in partial mode (the merge adds it exactly once
    // at the global max), so the binding must pass attn_sink_ptr == nullptr.
    // Shards that saw no key at all (l == 0) emit an exactly-zero output row
    // and the finite sentinel -1e30 (never -inf: -inf - -inf = NaN poisons the
    // merge; exp(-1e30 - g) underflows to 0 so the shard drops out).
    float *lse_ptr;              // [T, H] fp32, row stride lse_token_stride
    int64_t lse_token_stride;    // in elements
};

// True when the selection-scratch fused decode path is enabled (env kill-switch
// FLASH_MLA_DECODE_FUSED=0 restores the legacy in-CTA fp8-dequant kernel). The binding
// uses this to size the scratch workspace.
bool sparse_mla_decode_fused_enabled();
// True when the fused decode runs the heads-as-M tensor-core kernel (default; env
// FLASH_MLA_DECODE_MMA=0 selects the FMA fused kernel). The binding uses this to pick
// the split policy: the 8-warp mma CTAs want ~8 coarse splits, not the FMA 32-slot ones.
bool sparse_mla_decode_mma_enabled();
void run_sparse_mla_decode(Sparse_mla_decode_params &params, cudaStream_t stream);

struct Sparse_mla_prefill_params {
    int num_tokens, num_heads, width;
    int swa_topk, swa_num_blocks, swa_block_size;
    int extra_topk, extra_num_blocks, extra_block_size;
    float scale_log2;
    const void *q_ptr;                 // bf16 [T, H, 512]
    int64_t q_token_stride, q_head_stride;
    void *o_ptr;                       // bf16 [T, H, 512]
    int64_t out_token_stride, out_head_stride;
    void *kv_ptr;                      // fp8 path: bf16 [total_slots, 512] whole-cache
                                       // dequant buffer; nullptr on int8 (in-kernel dequant)
    const float *attn_sink_ptr;        // [H] or nullptr
    const void *swa_cache_ptr;         // fp8 uint8 [nb, bs, 584] or int8 [nb, bs, 512]
    const float *swa_scale_ptr;        // int8 [nb, bs] or nullptr for fp8
    int64_t swa_block_stride, swa_pos_stride;
    int64_t swa_scale_block_stride, swa_scale_pos_stride;
    const int *swa_indices_ptr;        // [T, swa_topk]
    const int *swa_lens_ptr;           // [T]
    const void *extra_cache_ptr;
    const float *extra_scale_ptr;
    int64_t extra_block_stride, extra_pos_stride;
    int64_t extra_scale_block_stride, extra_scale_pos_stride;
    const int *extra_indices_ptr;
    const int *extra_lens_ptr;
    Sparse_mla_cache_format cache_format;
};

// Fused tensor-core sparse-MLA prefill. Handles FP8, INT8, and FP4 DS-MLA
// caches (params.cache_format selects the dequant path). FP8: kv_ptr is the
// [total_slots, 512] bf16 whole-cache dequant buffer, sized by the binding.
// INT8/FP4: no whole-cache pre-pass or pool-sized buffer — compressed rows are
// gathered and dequantized in-kernel (kv_ptr must be nullptr).
void run_sparse_mla_prefill(Sparse_mla_prefill_params &params,
                            cudaStream_t stream);

void run_debug_imma_m16n8k32_s8s8(const int8_t *a, const int8_t *b,
                                  int32_t *out, cudaStream_t stream);

struct Mla_metadata_params {
    int *__restrict__ seqlens_k_ptr;
    int *__restrict__ tile_scheduler_metadata_ptr;
    int *__restrict__ num_splits_ptr;
    int batch_size;
    int block_size_n;
    int fixed_overhead_num_blocks;
    int num_sm_parts;
};

void get_mla_metadata_func(Mla_metadata_params &params, cudaStream_t stream);
