============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Mar 27 2019  12:31:37 am
  Module:                 dsc_mul
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                             
  Gate   Instances    Area     Library   
-----------------------------------------
AND2X1          19    44.583    gscl45nm 
AOI21X1         48   135.158    gscl45nm 
BUFX2          101   236.996    gscl45nm 
DFFSR           52   536.879    gscl45nm 
FAX1             1     8.917    gscl45nm 
HAX1           122   572.546    gscl45nm 
INVX1          233   328.041    gscl45nm 
MUX2X1          47   176.457    gscl45nm 
NAND2X1          1     1.877    gscl45nm 
NAND3X1          2     4.693    gscl45nm 
NOR2X1           1     2.346    gscl45nm 
NOR3X1           1     2.816    gscl45nm 
OAI21X1         35    98.553    gscl45nm 
OR2X1            4     9.386    gscl45nm 
XOR2X1           6    28.158    gscl45nm 
-----------------------------------------
total          673  2187.407             


                                     
   Type    Instances   Area   Area % 
-------------------------------------
sequential        52  536.879   24.5 
inverter         233  328.041   15.0 
buffer           101  236.996   10.8 
logic            287 1085.491   49.6 
-------------------------------------
total            673 2187.407  100.0 

