ORAN-WG7.OMAC.HRD-v01.00 
Technical Specification  
O-RAN White Box Hardware Working Group 7 
Hardware Reference Design Specification for Outdoor Macro Cell 
 with Split Architecture Option 7.2 
This is a re-published version of the attached final specification. 
For this re-published version, the prior versions of the IPR Policy will apply, except that the previous requirement 
for Adopters (as defined in the earlier IPR Policy) to agree to an O-RAN Adopter License Agreement to access and 
use Final Specifications shall no longer apply or be required for these Final Specifications after 1st July 2022.
The copying or incorporation into any other work of part or all of the material available in this specification in any 
form without the prior written permission of O-RAN ALLIANCE e.V.  is prohibited, save that you may print or 
download extracts of the material on this site for your personal use, or copy the material on this site for the purpose 
of sending to individual third parties for their information provided that you acknowledge O-RAN ALLIANCE as 
the source of the material and that you inform the third party that these conditions apply to them and that they must 
comply with them.
Copyright © 2022 by the O-RAN ALLIANCE e.V. 
Your use is subject to the copyright statement on the cover page of this specification.

Copyright © 2022 by O-RAN ALLIANCE e.V. 
By using, accessing, or downloading any part of this O-RAN specification document, including by copying, saving, 
distributing, displaying, or preparing derivatives of, you agree to be and are bound to the terms of the O -RAN Adopter License 
Agreement contained in the Annex ZZZ of this specification. All other rights reserved.  
O-RAN ALLIANCE e.V.
Buschkauler Weg 27, 53347 Alfter, Germany
Register of Associations, Bonn VR 11238
VAT ID DE321720189
 
ORAN-WG7.OMAC.HRD-v01.00 
Technical Specification  
O-RAN White Box Hardware Working Group 7 
Hardware Reference Design Specification for Outdoor Macro Cell 
 with Split Architecture Option 7.2 
Copyright © 2022 by the O-RAN Alliance e.V. All Rights Reserved. 1 


 ORAN-WG7.OMAC-HRD-v01.00 
 
 
________________________________________________________________________________________________ 
Copyright © 2022 O-RAN Alliance e.V. All Rights Reserved.               2 
   
 
Revision History   1 
Date Revision Author Description 
02/02/2022 v01.00 WG7 First version for publication  
    
    
 2 
  3 

 ORAN-WG7.OMAC-HRD-v01.00 
 
________________________________________________________________________________________________ 
Copyright © 2022  O-RAN Alliance e.V. All Rights Reserved.              3 
   
 
Contents   1 
Revision History ......................................................................................................................................... 2 2 
Tables ......................................................................................................................................................... 6 3 
Figures ........................................................................................................................................................ 7 4 
Chapter 1 Introductory Material ............................................................................................................. 9 5 
1.1 Scope ......................................................................................................................................................... 9 6 
1.2 References ................................................................................................................................................. 9 7 
1.3 Definitions and Abbreviations ................................................................................................................. 10 8 
1.3.1 Definitions .......................................................................................................................................... 10 9 
1.3.2 Abbreviations ..................................................................................................................................... 11 10 
Chapter 2 Hardware Reference Design 1 ............................................................................................. 16 11 
2.1 O-CU Hardware Reference Design ......................................................................................................... 16 12 
2.1.1 O-CU High-Level Functional Block Diagram ................................................................................... 16 13 
2.1.2 O-CU Hardware Components ............................................................................................................ 17 14 
2.1.2.1 Digital Processing Unit ................................................................................................................. 17 15 
2.1.2.2 Hardware Accelerator (If required by design) .............................................................................. 17 16 
2.1.2.2.1 Accelerator Design 1 .............................................................................................................. 17 17 
2.1.2.2.2 Accelerator Design 2 .............................................................................................................. 17 18 
2.1.3 Synchronization and Timing .............................................................................................................. 17 19 
2.1.4 External Interface Ports ...................................................................................................................... 17 20 
2.1.5 O-CU Firmware (if needed) ............................................................................................................... 17 21 
2.1.6 Mechanical ......................................................................................................................................... 17 22 
2.1.7 Power Unit ......................................................................................................................................... 17 23 
2.1.8 Thermal .............................................................................................................................................. 17 24 
2.1.9 Environmental and Regulations ......................................................................................................... 17 25 
2.2 O-DU Hardware Reference Design.......................................................................................................... 17 26 
2.2.1 O-DU High-Level Functional Block Diagram ................................................................................... 18 27 
2.2.2 O-DU Hardware Components ............................................................................................................ 19 28 
2.2.2.1 Digital Processing Unit ................................................................................................................. 19 29 
2.2.2.1.1 Interfaces ................................................................................................................................. 19 30 
2.2.2.1.1.1 Memory Channel Interfaces .............................................................................................. 19 31 
2.2.2.1.1.2 PCIe ................................................................................................................................... 19 32 
2.2.2.1.1.3 Ethernet ............................................................................................................................. 20 33 
2.2.2.2 Hardware Accelerator (if required by design) .............................................................................. 20 34 
2.2.2.2.1 Hardware Accelerator ............................................................................................................. 20 35 
2.2.2.2.2 Accelerator Design 1 .............................................................................................................. 20 36 
2.2.2.2.3 Accelerator Design 2 ................................................................................................................................. 22 37 
2.2.2.2.4 Accelerator Design 3 .............................................................................................................. 24 38 
2.2.3 Synchronization and Timing .............................................................................................................. 26 39 
2.2.4 External Interface Ports ...................................................................................................................... 26 40 
2.2.5 O-DU Firmware ................................................................................................................................. 27 41 
2.2.6 Mechanical ......................................................................................................................................... 27 42 
2.2.6.1 Mother Board ............................................................................................................................... 27 43 

 ORAN-WG7.OMAC-HRD-v01.00 
 
 
________________________________________________________________________________________________ 
© 2022 O-RAN Alliance e.V All Rights Reserved.                 4 
   
 
2.2.6.2 Chassis .......................................................................................................................................... 28 1 
2.2.6.3 Cooling ......................................................................................................................................... 29 2 
2.2.7 Power Unit ......................................................................................................................................... 29 3 
2.2.7.1 Power Supply ............................................................................................................................... 29 4 
2.2.8 Thermal .............................................................................................................................................. 30 5 
2.2.9 Environmental and Regulations ......................................................................................................... 30 6 
2.3 O- RU7-2 Hardware Reference Design ..................................................................................................... 30 7 
2.3.1 O- RU7-2 High-Level Functional Block Diagram ............................................................................... 30 8 
2.3.2 O-RU Hardware Components ............................................................................................................ 31 9 
2.3.2.1 Digital Processing Unit ................................................................................................................. 34 10 
2.3.2.1.1 FPGA/ASIC Solution ............................................................................................................. 35 11 
2.3.2.1.1.1 FPGA Requirements ......................................................................................................... 36 12 
2.3.2.1.1.2 FPGA Design .................................................................................................................... 36 13 
2.3.2.2 RF Processing Unit ....................................................................................................................... 37 14 
2.3.2.2.1 Transceiver Reference Design ................................................................................................ 37 15 
2.3.2.2.1.1 Hardware Specifications ................................................................................................... 38 16 
2.3.2.2.1.1.1 Interface ....................................................................................................................... 38 17 
2.3.2.2.1.1.2 Algorithm .................................................................................................................... 39 18 
2.3.2.2.1.1.3 Device Configuration .................................................................................................. 39 19 
2.3.2.2.1.1.4 Power Dissipation ........................................................................................................ 39 20 
2.3.2.2.1.1.5 RF Specifications ......................................................................................................... 39 21 
2.3.2.2.1.2 Hardware Design ............................................................................................................... 42 22 
2.3.2.2.2 Power Amplifier (PA) Reference Design ............................................................................... 44 23 
2.3.2.2.2.1 Hardware Specifications ................................................................................................... 44 24 
2.3.2.2.2.1.1 Interface ....................................................................................................................... 44 25 
2.3.2.2.2.1.2 Power Specifications ................................................................................................... 44 26 
2.3.2.2.2.1.3 RF Specifications ......................................................................................................... 44 27 
2.3.2.2.2.2 Hardware Design ............................................................................................................... 44 28 
2.3.2.2.3 Low Noise Amplifier (LNA) Reference Design ..................................................................... 45 29 
2.3.2.2.3.1.1 Interface ....................................................................................................................... 45 30 
2.3.2.2.3.1.2 Power Specifications ................................................................................................... 45 31 
2.3.2.2.3.1.3 RF Performance Specifications ................................................................................... 46 32 
2.3.2.2.3.2 Hardware Design ............................................................................................................... 46 33 
2.3.2.2.4 Circulator Reference Design ................................................................................................... 46 34 
2.3.2.2.4.1 Hardware Specifications ................................................................................................... 47 35 
2.3.2.2.4.1.1 Interface ....................................................................................................................... 47 36 
2.3.2.2.4.1.2 RF Specifications ......................................................................................................... 47 37 
2.3.2.2.4.2 Hardware Design ............................................................................................................... 47 38 
2.3.2.2.5 Antenna / Phased Array Reference Design ............................................................................. 47 39 
2.3.2.2.5.1 Hardware Specifications for Omnidirectional Antenna .................................................... 48 40 
2.3.2.2.5.2 Hardware Design of Omnidirectional Antenna ................................................................. 48 41 
2.3.2.2.5.3 Hardware Specifications for Directional Antenna............................................................. 48 42 
2.3.2.2.5.4 Hardware Design of Directional Antenna ......................................................................... 49 43 
2.3.3 Synchronization and Timing .............................................................................................................. 50 44 
2.3.3.1 Hardware Specifications ............................................................................................................... 51 45 

 ORAN-WG7.OMAC-HRD-v01.00 
 
________________________________________________________________________________________________ 
Copyright © 2022  O-RAN Alliance e.V. All Rights Reserved.              5 
   
 
2.3.3.1.1 Interface .................................................................................................................................. 51 1 
2.3.3.1.2 Performance Specifications .................................................................................................... 51 2 
2.3.3.1.3 Synchronizer ........................................................................................................................... 51 3 
2.3.3.1.3.1 Hardware Specifications ................................................................................................... 52 4 
2.3.3.1.3.1.1 Interface ....................................................................................................................... 52 5 
2.3.3.1.3.1.2 Performance Specifications ......................................................................................... 52 6 
2.3.3.1.3.2 Hardware Design ............................................................................................................... 53 7 
2.3.3.1.4 Reference Synthesizer ............................................................................................................. 53 8 
2.3.3.1.4.1 Hardware Specifications ................................................................................................... 53 9 
2.3.3.1.4.1.1 Interface ....................................................................................................................... 53 10 
2.3.3.1.4.1.2 Performance Specifications ......................................................................................... 54 11 
2.3.3.1.4.2 Hardware Design ............................................................................................................... 55 12 
2.3.4 External Interface Ports ...................................................................................................................... 56 13 
2.3.4.1 Hardware Specifications ............................................................................................................... 56 14 
2.3.4.2 Hardware Design for External Interfaces ..................................................................................... 56 15 
2.3.4.2.1 Fronthaul Interface .................................................................................................................. 56 16 
2.3.4.2.2 Debug Interface....................................................................................................................... 56 17 
2.3.4.2.3 Power Interface ....................................................................................................................... 57 18 
2.3.4.2.4 RF Interface ............................................................................................................................ 57 19 
2.3.5 Mechanical ......................................................................................................................................... 58 20 
2.3.6 Power Unit ......................................................................................................................................... 58 21 
2.3.6.1 Hardware Specifications ............................................................................................................... 59 22 
2.3.6.2 Hardware Design .......................................................................................................................... 59 23 
2.3.7 Thermal .............................................................................................................................................. 60 24 
2.3.8 Environmental and Regulations ......................................................................................................... 62 25 
2.4 Integrated O-DU & O-RU (gNB-DU) Reference Design ........................................................................ 62 26 
2.4.1 O-DU Portion of Integrated Reference Design .................................................................................. 63 27 
2.4.1.1 O-DU High-Level Functional Block Diagram ............................................................................. 63 28 
2.4.1.2 O-DU Hardware Components ...................................................................................................... 64 29 
2.4.1.2.1 Digital Processing Unit ........................................................................................................... 64 30 
2.4.1.2.2 Hardware Accelerator (if required by design) ........................................................................ 64 31 
2.4.1.2.2.1 Accelerator Design 1 ......................................................................................................... 64 32 
2.4.1.2.2.2 Accelerator Design 2 ......................................................................................................... 64 33 
2.4.1.3 Synchronization and Timing ........................................................................................................ 64 34 
2.4.2 O-RU Portion of Integrated Reference Design .................................................................................. 64 35 
2.4.2.1 O-RU High-Level Functional Block Diagram.............................................................................. 64 36 
2.4.2.2 O-RU Hardware Components ...................................................................................................... 65 37 
2.4.2.2.1 Digital Processing Unit ........................................................................................................... 65 38 
2.4.2.2.2 RF Processing Unit ................................................................................................................. 65 39 
2.4.2.2.2.1 Transceiver Reference Design........................................................................................... 65 40 
2.4.2.2.2.2 Power Amplifier (PA) Reference Design .......................................................................... 65 41 
2.4.2.2.2.3 Low Noise Amplifier (LNA) Reference Design ............................................................... 65 42 
2.4.2.2.2.4 RF Switch Reference Design ............................................................................................ 65 43 
2.4.2.2.2.5 Antenna / Phased Array Reference Design ....................................................................... 65 44 
2.4.2.2.3 Synchronization and Timing ................................................................................................... 66 45 
2.4.3 External Interface Ports ...................................................................................................................... 66 46 

 ORAN-WG7.OMAC-HRD-v01.00 
 
 
________________________________________________________________________________________________ 
© 2022 O-RAN Alliance e.V All Rights Reserved.                 6 
   
 
2.4.4 O-DU/O-RU Firmware (if required by design) .................................................................................. 66 1 
2.4.5 Mechanical ......................................................................................................................................... 66 2 
2.4.6 Power Unit ......................................................................................................................................... 66 3 
2.4.7 Thermal .............................................................................................................................................. 66 4 
2.4.8 Environmental and Regulations ......................................................................................................... 66 5 
2.5 FHGW Hardware Reference Design ....................................................................................................... 67 6 
Annex 1: Parts Reference List .................................................................................................................. 68 7 
1.1 Recommended O-DU parts reference is given in table below: ........................................................................... 68 8 
1.2 ADI Based O-RU 4T4R: .................................................................................................................................... 69 9 
1.3 ADI Based O-RU 8T8R: .................................................................................................................................... 70 10 
Annex ZZZ: O-RAN Adopter License Agreement .................................................................................. 71 11 
Section 1: DEFINITIONS ........................................................................................................................................ 71 12 
Section 2: COPYRIGHT LICENSE ......................................................................................................................... 72 13 
Section 3: FRAND LICENSE .................................................................................................................................. 72 14 
Section 4: TERM AND TERMINATION ................................................................................................................ 73 15 
Section 5: CONFIDENTIALITY ............................................................................................................................. 73 16 
Section 6: INDEMNIFICATION ............................................................................................................................. 73 17 
Section 7: LIMITATIONS ON LIABILITY; NO WARRANTY ............................................................................ 73 18 
Section 8: ASSIGNMENT ....................................................................................................................................... 74 19 
Section 9: THIRD-PARTY BENEFICIARY RIGHTS ............................................................................................ 74 20 
Section 10: BINDING ON AFFILIATES ................................................................................................................ 74 21 
Section 11: GENERAL ............................................................................................................................................ 74 22 
 23 
Tables 24 
Table 2.2.2-1  Processor Feature List .............................................................................................................. 19 25 
Table 2.2.2-2  Memory Channel Feature List ................................................................................................. 19 26 
Table 2.2.2-3  Accelerator Hardware Features ................................................................................................ 20 27 
Table 2.2.2-4  Hardware Accelerator Firmware Features ............................................................................... 21 28 
Table 2.2.2-5  Accelerator Hardware Features ................................................................................................ 22 29 
Table 2.2.2-6  Hardware Accelerator Firmware Features ............................................................................... 23 30 
Table 2.2.2-7  Accelerator Hardware Feature List .......................................................................................... 24 31 
Table 2.2.2-8  Accelerator Firmware Feature List .......................................................................................... 24 32 
Table 2.2.4-1  External Port List ..................................................................................................................... 27 33 
Table 2.2.7-1  O-DU Power Requirements ..................................................................................................... 29 34 
Table 2.2.9-1  Environmental Features ........................................................................................................... 30 35 
Table 2.3.2-1  FPGA Interface Requirements ................................................................................................. 36 36 
Table 2.3.2-2  FPGA Functional Blocks ......................................................................................................... 37 37 
Table 2.3.2-3  RF Processing Unit Interface Specifications ............................................................................ 38 38 
Table 2.3.2-4  JESD204B/C Serial Data Rates ............................................................................................... 39 39 
Table 2.3.2-5  Transceiver RF Specifications ................................................................................................. 39 40 

 ORAN-WG7.OMAC-HRD-v01.00 
 
________________________________________________________________________________________________ 
Copyright © 2022  O-RAN Alliance e.V. All Rights Reserved.              7 
   
 
Table 2.3.2-6  Power Amplifier Interface Specifications ................................................................................ 44 1 
Table 2.3.2-7  Power Amplifier RF Specifications ......................................................................................... 44 2 
Table 2.3.2-8  LNA Interfaces ......................................................................................................................... 45 3 
Table 2.3.2-9  LNA RF Specifications ............................................................................................................ 46 4 
Table 2.3.2-10  Circulator Specifications ........................................................................................................ 47 5 
Table 2.3.2-11  Omnidirectional Antenna Specifications ............................................................................... 48 6 
Table 2.3.2-12  Directional Antenna Specifications ........................................................................................ 49 7 
Table 2.3.3-1  Synchronization and Timing Interface Specifications ............................................................. 51 8 
Table 2.3.3-2  Synchronizer Interface Specifications ...................................................................................... 52 9 
Table 2.3.3-3  Synchronizer Performance Specifications ............................................................................... 52 10 
Table 2.3.3-4  Synthesizer Interface Specifications ........................................................................................ 53 11 
Table 2.3.3-5  TCXO Clock Performance Specifications ............................................................................... 54 12 
Table 2.3.4-1  External Port List ..................................................................................................................... 56 13 
Table 2.3.6-1  Transceiver Module Specifications .......................................................................................... 59 14 
Table 2.3.6-2  RF Front End Module Specifications ....................................................................................... 59 15 
Table 2.3.7-1 Thermal Conductivity of common Metals [9]........................................................................... 60 16 
Table 2.3.7-2 Convective heat transfer coefficient [10] .................................................................................. 61 17 
Table 2.3.7-3 Emissivity value of different materials [11] .............................................................................. 61 18 
Table 2.3.8-1  Environmental Features ........................................................................................................... 62 19 
 20 
Figures 21 
Figure 2.2.1-1 O-DU/O-CU Functional Block Diagram ................................................................................. 18 22 
Figure 2.2.2-1 Dual-chip FPGA-based Hardware Acceleration in O-DU ....................................................... 22 23 
Figure 2.2.2-2: Single-chip FPGA-based Hardware Acceleration in O-DU ................................................... 23 24 
Figure 2.2.2-3 Accelerator Design 3 using PCIe ............................................................................................. 25 25 
Figure 2.2.2-4 Accelerator Design 3 using Ethernet ....................................................................................... 26 26 
Figure 2.2.6-1 Mother Board Layout Diagram................................................................................................ 28 27 
Figure 2.2.6-2 Chassis Mechanical Diagram................................................................................................... 29 28 
Figure 2.3.1-1 O-RU High-Level Functional Block Diagram ......................................................................... 31 29 
Figure 2.3.2-1 4T4R General Block Diagram with full RF front end ............................................................. 32 30 
Figure 2.3.2-2 8T8R General Block Diagram with RF front end .................................................................... 33 31 
Figure 2.3.2-3: Example Implementation 1 ..................................................................................................... 34 32 
Figure 2.3.2-4: Digital Processing Unit Block Diagram (L1 Processing + Beamforming) ............................ 34 33 
Figure 2.3.2-5 Digital Processing Unit Block Diagram (DFE) ....................................................................... 35 34 
Figure 2.3.2-6 Transceiver with Integrated CFR and DPD ............................................................................. 43 35 
Figure 2.3.2-7 Power Amplifier Reference Design ......................................................................................... 45 36 
Figure 2.3.2-8 LNA Reference Design ............................................................................................................ 46 37 
Figure 2.3.2-9: Circulator Reference Design................................................................................................... 47 38 
Figure 2.3.2-10 Canister Style Omni Antenna ................................................................................................ 48 39 
Figure 2.3.2-11 Mounting Arrangement Scenario 1 of 4T4R Radios back of the Directional Antenna ......... 49 40 

 ORAN-WG7.OMAC-HRD-v01.00 
 
 
________________________________________________________________________________________________ 
© 2022 O-RAN Alliance e.V All Rights Reserved.                 8 
   
 
Figure 2.3.2-12 Mounting Arrangement Scenario 2 of 4T4R Radios back of the Directional Antenna ......... 50 1 
Figure 2.3.3-1  Clock and Synchronization Functional Block Diagram ......................................................... 51 2 
Figure 2.3.3-2 Synchronizer Block Diagram................................................................................................... 53 3 
Figure 2.3.3-3 Synthesizer Block Diagram ..................................................................................................... 55 4 
Figure 2.3.4-1 RJ45 Interface .......................................................................................................................... 56 5 
Figure 2.3.4-2 Power Interface ........................................................................................................................ 57 6 
Figure 2.3.4-3 (a) 4.3-10+ RF Connector [7] and (b) M-LOC Cluster/multiport connector [8] ..................... 57 7 
Figure 2.3.5-1 Mechanical Enclosure Front View .......................................................................................... 58 8 
Figure 2.3.5-2 Mechanical Enclosure Top View ............................................................................................. 58 9 
Figure 2.3.6-1 Power Reference Design .......................................................................................................... 60 10 
Figure 2.3.8-1 Integrated O-DU & O-RU (gNB-DU) Reference Design ........................................................ 62 11 
Figure 2.4.1-1 Functional Block Diagram For O-DU portion ......................................................................... 63 12 
Figure 2.4.2-1 Functional Block Diagram for O-RU portion .......................................................................... 64 13 
Figure 2.4.2-2 Phased array antenna reference design .................................................................................... 65 14 
 15 
  16 

 ORAN-WG7.OMAC-HRD-v01.00 
 
________________________________________________________________________________________________ 
Copyright © 2022  O-RAN Alliance e.V. All Rights Reserved.              9 
   
 
Chapter 1 Introductory Material 1 
1.1 Scope 2 
This Technical Specification has been produced by the O-RAN.org. 3 
The contents of the present document are subject to continuing work within O-RAN WG7 and may change 4 
following formal O-RAN approval. Should the O-RAN.org modify the contents of the present document, it 5 
will be re-released by O-RAN Alliance with an identifying change of release date and an increase in version 6 
number as follows: 7 
Release x.y.z 8 
where: 9 
x the first digit is incremented for all changes of substance, i.e., technical enhancements, corrections, 10 
updates, etc. (the initial approved document will have x=01). 11 
y the second digit is incremented when editorial only changes have been incorporated in the 12 
document. 13 
z the third digit included only in working versions of the document indicating incremental changes 14 
during the editing process. This variable is for internal WG7 use only. 15 
The present document specifies system requirements and high-level architecture for the FR1 Outdoor 16 
Macrocell deployment scenario as specified in the Deployment Scenarios and Base Station Classes 17 
document [1]. 18 
In the main body of this specification (in any “chapter”) the information contained therein is informative, 19 
unless explicitly described as normative. Information contained in an “Annex” to this specification is always 20 
informative unless otherwise marked as normative. 21 
1.2 References 22 
The following documents contain provisions which, through reference in this text, constitute provisions of 23 
the present document. 24 
[1] ORAN-WG7.DSC.0-V03.00 Technical Specification, ‘Deployment Scenarios and Base Station 25 
Classes for White Box Hardware’. https://www.o-ran.org/specifications. 26 
[2]  3GPP TR 21.905: "Vocabulary for 3GPP Specifications". 27 
[3] 3GPP TR 38.104: "NR; Base Station (BS) radio transmission and reception". 28 
http://www.3gpp.org/ftp//Specs/archive/38_series/38.104/38104-g10.zip  29 
[4] ORAN-WG4.CUS.0-v01.00 Technical Specification, ‘O-RAN Fronthaul Working Group Control, 30 
User and Synchronization Plane Specification’. https://www.o-ran.org/specifications  31 

 ORAN-WG7.OMAC-HRD-v01.00 
 
 
________________________________________________________________________________________________ 
© 2022 O-RAN Alliance e.V All Rights Reserved.                 10 
   
 
[5] 3GPP TS 38.113:"NR: Base Station (BS) Electromagnetic Compatibility (EMC)".  1 
http://www.3gpp.org/ftp//Specs/archive/38_series/38.113/38113-f80.zip 2 
[6]  O-RAN-WG7 OMAC Hardware Architecture Description - v02.00 Technical Specification ‘Outdoor 3 
Macrocell Hardware Architecture and Requirements (FR1) Specification’ 4 
[7]      https://www.rosenberger.com/0_documents/de/catalogs/ba_communication/catalog_coax/15_Chapter 5 
         _43-10_41-95.pdf 6 
[8] https://www.commscope.com/product-type/cable-assemblies/wireless-cable-assemblies/coaxial-cable-7 
assemblies/itemmloc-f1xm-4/ 8 
[9]  Zhong, J., Liu, D., Li, Z., &amp; Sun, X. (2012, August). High thermal conductivity materials and 9 
their application on the electronic products. In 2012 IEEE Asia-Pacific Conference on Antennas and 10 
Propagation (pp. 173-175). IEEE. 11 
[10]  https://www.engineersedge.com/heat_transfer/convective_heat_transfer_coefficients__13378.htm 12 
[11]  https://www.thermoworks.com/emissivity-table/ 13 
 14 
1.3 Definitions and Abbreviations 15 
1.3.1 Definitions 16 
For the purposes of the present document, the terms and definitions given in 3GPP TR 21.905 [1] and the 17 
following apply. A term defined in the present document takes precedence over the definition of the same 18 
term, if any, in 3GPP TR 21.905 [2]. For the base station classes of Pico, Micro and Macro, the definitions 19 
are given in 3GPP TR 38.104 [3]. 20 
Carrier Frequency:  Center frequency of the cell.  21 
F1 interface:  The open interface between O-CU and O-DU defined by 3GPP TS 38.473.  22 
Integrated architecture:  In the integrated architecture, the O-RU and O-DU are implemented on one 23 
platform. Each O-RU and RF front end is associated with one O-DU. They are then aggregated to O-CU and 24 
connected by F1 interface. 25 
Split architecture:  The O-RU and O-DU are physically separated from one another in this architecture. A 26 
switch may aggregate multiple O-RUs to one O-DU.  O-DU, switch and O-RUs are connected by the 27 
fronthaul interface as defined in WG4. 28 
Frequency Range: It refers to bandwidth defined by the frequency range within which the Base Station can 29 
be operated, defined by the band-pass filter of the BS; e.g., 3.4 – 3.8 GHz (400 MHz) 30 
gNB: A RAN node providing NR user plane and control plane protocol terminations towards the UE, and 31 
connected via the NG interface to the 5GC 32 

 ORAN-WG7.OMAC-HRD-v01.00 
 
________________________________________________________________________________________________ 
Copyright © 2022  O-RAN Alliance e.V. All Rights Reserved.              11 
   
 
Frequency Band: A designated frequency range for the operation of the base station and the UE radios. 5G 1 
NR frequency bands are divided into two different frequency ranges: Frequency Range 1 (FR1) that mainly 2 
includes sub-6GHz frequency bands, some of which are bands traditionally used by previous standards but 3 
has been extended to cover potential new spectrum offerings from 410MHz to 7125MHz; Frequency Range 4 
2 (FR2) that includes frequency bands from 24.25 GHz to 52.6 GHz. Bands in this millimeter wave range 5 
have shorter range but higher available bandwidth than bands in the FR1.  6 
Fronthaul Gateway (FHGW): A fronthaul gateway is a physical entity that is located between a distributed 7 
unit and one or more radio units where it distributes, aggregates, and/or converts fronthaul protocols between 8 
the distributed unit and multiple radio units. 9 
1.3.2 Abbreviations 10 
For the purposes of the present document, the abbreviations given in [2] and the following apply.  An 11 
abbreviation defined in the present document takes precedence over the definition of the same abbreviation, 12 
if any, as in [2]. 13 
7-2   Fronthaul interface split option as defined by O-RAN WG4, also referred to as 7-2x 14 
3GPP   Third Generation Partnership Project 15 
5G    Fifth-Generation Mobile Communications 16 
ADC   Analog to Digital Converter 17 
ASIC   Application Specific Integrated Circuit 18 
BBDEV  Baseband Device 19 
BH   Backhaul 20 
BMC   Baseboard Management Controller 21 
BMC (power module) Boot Management Controller 22 
BPSK   Binary Phase Shift Keying 23 
BS    Base Station 24 
CISPR  International Special Committee on Radio Interference 25 
CFR   Crest Factor Reduction 26 
CU   Centralized Unit as defined by 3GPP 27 
COM   Cluster Communication 28 
CPRI   Common Public Radio Interface 29 
CPU   Central Processing Unit 30 
CRC   Cyclic Redundancy Check 31 

 ORAN-WG7.OMAC-HRD-v01.00 
 
 
________________________________________________________________________________________________ 
© 2022 O-RAN Alliance e.V All Rights Reserved.                 12 
   
 
DAC   Digital to Analog Converter 1 
DDC   Digital Down Conversion 2 
DDR   Double Data Rate 3 
DIMM  Dual-Inline-Memory-Modules 4 
DL   Downlink 5 
DPD   Digital Pre-Distortion 6 
DPDK  Data Plane Development Kit 7 
DSP   Digital Signal Processor 8 
DU   Distributed Unit as defined by 3GPP 9 
DUC   Digital Up Conversion 10 
ECC   Error Correcting Code 11 
EMI   Electromagnetic Interference 12 
eCPRI  evolved Common Public Radio Interface 13 
EMC   Electro Magnetic Compatibility 14 
EVM   Error Vector Magnitude 15 
FCC   Federal Communications Commission 16 
FEC   Forward Error Correction 17 
FFT   Fast Fourier Transform 18 
FH    Fronthaul 19 
FHGW  Fronthaul Gateway 20 
FHGWx  Fronthaul gateway with no FH protocol translation, supporting an O-DU with split option x 21 
and an O-RU with split option x, with currently available options 6→6, 7-2→7-2 and 8→8 22 
FHGWx→y Fronthaul Gateway that can translate fronthaul protocol from an O-DU with split option x to 23 
an O-RU with split option y, with currently available option 7-2→8. 24 
FHHL  Full Height Half Length 25 
FPGA   Field Programmable Gate Array 26 
GbE   Gigabit Ethernet 27 
GNSS   Global Navigation Satellite System 28 
GPP   General Purpose Processor 29 

 ORAN-WG7.OMAC-HRD-v01.00 
 
________________________________________________________________________________________________ 
Copyright © 2022  O-RAN Alliance e.V. All Rights Reserved.              13 
   
 
GPS   Global Positioning System 1 
HARQ  Hybrid Automatic Repeat request 2 
HHHL  Half Height Half Length 3 
IP67   Ingress Protection 67 4 
IEEE   Institute of Electrical and Electronics Engineers 5 
IFFT   Inverse Fast Fourier Transform 6 
IMD   Inter Modulation Distortion 7 
I/O   Input/Output 8 
JTAG   Joint Test Action Group 9 
L1    Layer 1 10 
LDPC   Low-Density Parity Codes 11 
LDO   Low dropout 12 
LRDIMM Load-Reduced Dual In-line Memory Module 13 
LTE   Long Term Evolution 14 
LVDS  Low-Voltage Differential Signaling 15 
MAC   Media Access Control 16 
MCP   Multi-Chip Package 17 
MH   Midhaul 18 
MIG   Memory Interface Generator 19 
MII   Media-Independent interface 20 
MIMO  Multiple Input Multiple Output 21 
MU-MIMO Multiple User MIMO 22 
NEBS   Network Equipment-Building System 23 
NetConf  Network Configuration Protocol 24 
NFV   Network Functions Virtualization 25 
NIC   Network Interface Controller 26 
NR   New Radio 27 
O-CU O-RAN Centralized Unit as defined by O-RAN 28 

 ORAN-WG7.OMAC-HRD-v01.00 
 
 
________________________________________________________________________________________________ 
© 2022 O-RAN Alliance e.V All Rights Reserved.                 14 
   
 
O-DUx  A specific O-RAN Distributed Unit having fronthaul split option x where x may be 6, 7-2 (as 1 
defined by WG4) or 8 2 
O-RUx  A specific O-RAN Radio Unit having fronthaul split option x, where x is 6, 7-2 (as defined 3 
by WG4) or 8, and which is used in a configuration where the fronthaul interface is the same 4 
at the O-DUx 5 
OCXO  Oven Controlled Crystal Oscillator 6 
ORx   Observation Receiver 7 
PAM   Power Amplifier Module 8 
PCIe   Peripheral Component Interface Express 9 
PDCP   Packet Data Convergence Protocol 10 
PHY   Physical Layer 11 
PIM   Passive Intermodulation 12 
PMBus  Power Management Bus 13 
POE   Power over Ethernet 14 
PPS   Pulse Per Second 15 
PRACH  Physical Random-Access Channel 16 
QAM   Quadrature Amplitude Modulation 17 
QPSK   Quadrature Phase Shift Keying 18 
QSFP   Quad Small Form-factor Pluggable 19 
RAN   Radio Access Network 20 
RDIMM  Registered Dual In-line Memory Module 21 
RF    Radio Frequency 22 
RoE   Radio over Ethernet 23 
RU   Radio Unit as defined by 3GPP 24 
RX   Receiver 25 
SATA  Serial ATA 26 
SDU   Service Data Unit 27 
SFP   Small Form-factor Pluggable 28 
SFP+   Small Form-factor Pluggable plus 29 

 ORAN-WG7.OMAC-HRD-v01.00 
 
________________________________________________________________________________________________ 
Copyright © 2022  O-RAN Alliance e.V. All Rights Reserved.              15 
   
 
SOC   System On Chip 1 
SPI   Serial Peripheral Interface 2 
SSD   Solid State Drive 3 
TCXO  Temperature Compensate Crystal Oscillator 4 
TDP   Thermal Design Power 5 
TR    Technical Report  6 
TS    Technical Specification 7 
TX   Transmitter 8 
UL   Uplink 9 
USB   Universal Serial Bus 10 
WG   Working Group 11 
  12 

 ORAN-WG7.OMAC-HRD-v01.00 
 
 
________________________________________________________________________________________________ 
© 2022 O-RAN Alliance e.V All Rights Reserved.                 16 
   
 
Chapter 2 Hardware Reference Design 1 1 
This chapter describes one example of white box hardware reference design including O-DU, O-RU.   2 
2.1 O-CU Hardware Reference Design 3 
The O-CU white box hardware is the platform that perform the O -CU function of upper L2 and L3. The 4 
hardware systems specified in this document meet the computing, power and environmental requirements of 5 
use cases configurations and feature sets of RAN physical node. These requirements are described in the early 6 
hardware requirement specification as well as in the use cases document. The O -CU hardware includes the 7 
chassis platform, mother board, peripheral devices, and cooling devices. The mother board contains processing 8 
unit, memory, the internal I/O interfaces, and external connection ports. The midhaul (MH) and backhaul (BH) 9 
interface are used to carry the traffic between O-CU and O-DU as well as O-CU and core network. The other 10 
hardware functional components include: the storage for software, hardware and system debugging interfaces, 11 
board management controller, just to name a few; the O-CU designer will make decision based on the specific 12 
needs of the implementation.  13 
The HW reference design of O-CU is the same as O-DU except for the need of HW accelerator, thus detail 14 
design will be described in O-DU section 2.2. 15 
2.1.1 O-CU High-Level Functional Block Diagram 16 
[Intentionally left blank. Refer to O-DU Functional Block Diagram] 17 

 ORAN-WG7.OMAC-HRD-v01.00 
 
________________________________________________________________________________________________ 
Copyright © 2022  O-RAN Alliance e.V. All Rights Reserved.              17 
   
 
2.1.2 O-CU Hardware Components 1 
2.1.2.1 Digital Processing Unit 2 
2.1.2.2 Hardware Accelerator (If required by design) 3 
2.1.2.2.1 Accelerator Design 1 4 
2.1.2.2.2 Accelerator Design 2 5 
2.1.3 Synchronization and Timing 6 
2.1.4 External Interface Ports 7 
2.1.5 O-CU Firmware (if needed) 8 
2.1.6 Mechanical 9 
2.1.7 Power Unit 10 
2.1.8 Thermal 11 
2.1.9 Environmental and Regulations 12 
2.2 O-DU Hardware Reference Design 13 
The O-DU white box hardware is the platform that performs the O- DU functions such as upper L1 and lower 14 
L2 functions. The hardware systems specified in this document meet the computing, power and environmental 15 
requirements of use case’s confi gurations and feature sets of RAN physical node. These requirements are 16 
described in the early hardware requirement specification as well as in the use cases document. The O-DU 17 
hardware includes the chassis platform, mother board, peripheral devices, and cooling devices. The mother 18 
board contains processing unit, memory, the internal I/O interfaces, and external connection ports. The 19 
fronthaul and backhaul interface are used to carry the traffic between O-RU/FHGW7-2/FHGW7-2→8 and O-DU 20 
as well as O-CU and O-DU. The O-DU design may also provide an interface for hardware accelerator if that 21 
option is preferred. The other hardware functional components include: the storage for software, hardware and 22 
system debugging interfaces, board management controller, just to name a few; the O-DU designer will make 23 
decision based on the specific needs of the implementation.  24 
Note that the O-DU HW reference design is also feasible for O-CU and integrated O-CU/ O-DU. 25 

 ORAN-WG7.OMAC-HRD-v01.00 
 
 
________________________________________________________________________________________________ 
© 2022 O-RAN Alliance e.V All Rights Reserved.                 18 
   
 
2.2.1 O-DU High-Level Functional Block Diagram 1 
In the following O -DU/O-CU mother board functional block diagram, it shows the interconnections of the 2 
major components and external interfaces.  The digital processing unit or SoC (CPU) handles the baseband 3 
processing workload. To make the processing more efficient, an accelerator can be  used to assist with the 4 
baseband workload processing. The memory devices include the random -access memory (RAM) for 5 
temporary storage of data while flash memory is used for codes and logs. The storage device is for persistent 6 
storage. The external network  cards can be used for fronthaul or backhaul connection. The baseboard 7 
management controller (BMC) is a microcontroller which monitors hardware operation on motherboard. The 8 
clock circuits provide digital processing unit with required clock signals. 9 
 10 
Figure 2.2.1-1 O-DU/O-CU Functional Block Diagram 11 


 ORAN-WG7.OMAC-HRD-v01.00 
 
________________________________________________________________________________________________ 
Copyright © 2022  O-RAN Alliance e.V. All Rights Reserved.              19 
   
 
2.2.2 O-DU Hardware Components 1 
2.2.2.1 Digital Processing Unit 2 
The example of general-purpose processor performances and other related information are list in the following 3 
table.   4 
 5 
Table 2.2.2-1  Processor Feature List 6 
Item Name Description 
# of Cores 16 
# of Threads 32 
Base Frequency 2.20 GHZ 
Max Turbo Frequency 3.00 GHz 
Cache 22 MB 
TDP 100W 
Max Memory Size (dependent on memory type) 512 GB 
Memory Types DDR4 
Max # of Memory Channels 4 
Sockets Supported FCBGA2518 
 7 
2.2.2.1.1 Interfaces 8 
These are the required interface specification for the main board. 9 
2.2.2.1.1.1 Memory Channel Interfaces 10 
The system memory capacity, type and related information is described in the following table. 11 
Table 2.2.2-2  Memory Channel Feature List 12 
Item Name Description 
Memory Types DDR4 
# of Memory Channels 4 
ECC LRDIMM Up to 512GB 
ECC RDIMM Up to 256GB 
Memory Speed 2666/2400/2133MHz 
DIMM Sizes 128GB, 64GB, 32GB, 16GB 
Memory Voltage 1.2 V 
 13 
2.2.2.1.1.2 PCIe 14 
PCIe Gen 3 is supported by the processor. There are total of 32 PCIe lanes with 128 Gb/s bandwidth. The 32 15 
PCIe lanes can be divided into two x16 slots by using a riser card. 16 

 ORAN-WG7.OMAC-HRD-v01.00 
 
 
________________________________________________________________________________________________ 
© 2022 O-RAN Alliance e.V All Rights Reserved.                 20 
   
 
2.2.2.1.1.3 Ethernet 1 
The system should be capable to offer aggregated 48 Gbps Ethernet bandwidth. The breakout the ports are 2 
discussed in later section. When higher Ethernet bandwidth required, an Ethernet card can be installed in one 3 
of the PCIe slot. 4 
2.2.2.2 Hardware Accelerator (if required by design) 5 
2.2.2.2.1 Hardware Accelerator 6 
Hardware accelerators can be used in O-DU to offload computationally intensive functions and to optimize 7 
the performance under varying traffic and loading conditions. While th e hardware acceleration functional 8 
requirements and implementation are system designer’s choice; the O-DU is required to meet the minimum 9 
system performance requirements under various loading conditions and deployment scenarios. In most cases, 10 
a Field Programmable Gate Array (FPGA) or Application Specific Integrated Circuit (ASIC) based PCIe card 11 
can be used to optimize the system performance.  FPGA(s) and ASIC(s) may be part of a Network Interface 12 
Controller (NIC) that further provides connectivity services. 13 
2.2.2.2.2  Accelerator Design 1 14 
The O-DU system is typically implemented using a multi -core processor and one or more hardware 15 
accelerators. Parts of O-DU protocol stack can be implemented in software running on the multi -core 16 
processors and the computationally i ntensive L1 and L2 functions can be offloaded to an FPGA -based 17 
hardware accelerator. This accelerator comprises two FPGAs for L1 offload and fronthaul connectivity in 18 
lookaside mode. The accelerator hardware and firmware features are listed in Table 2.2.2-3 and Table 2.2.2-19 
4. 20 
Table 2.2.2-3  Accelerator Hardware Features 21 
SoC Resources 
FPGA1 FPGA2 
System Logic cells - 930K 
CLB LUT - 425K 
SDFEC -8 
DSP Slices - 4,272 
BRAM - 38.0Mb 
URAM - 22.5Mb 
System Logic cells - 1,143K 
CLB LUT - 523K 
CLB Flip-Flops -1,045K 
DSP Slices - 1,968 
BRAM - 34.6Mb 
URAM - 36.0Mb 
Form Factor FHHL PCIe Form Factor 
PCIe Interface Gen 3 x16 with Bifurcation  
On Board Memory 
FPGA1 FPGA2 
Total Capacity 4 GB in PL, 
upgradeable to 8GB 
Total Capacity 2 GB in PS, 
upgradeable to 4GB 
Total Capacity 4 GB in PL, 
upgradeable to 8GB 
Total Capacity 2 GB in PS, 
upgradeable to 4GB 
Network Interface(s) 2xSFP28 optical interfaces to FPGA2 
(User Configurable, includes 10/25 Ethernet) 

 ORAN-WG7.OMAC-HRD-v01.00 
 
________________________________________________________________________________________________ 
Copyright © 2022  O-RAN Alliance e.V. All Rights Reserved.              21 
   
 
Other External Interface(s) Micro USB for JTAG support (FPGA programming and debug) and access 
to BMC 
Graphical User interface GUI for monitoring the basic board parameters, monitoring temperature 
alerts, firmware upgrades for BMC 
Board Management 
Controller Telemetry, Security, Remote Upgrade 
Clocking O-RAN C1, C2, C3, C4 
Fronthaul eCPRI, RoE IEEE1914.3, O-RAN WG4 FH 
GPS SMA for 1 PPS (In/Out) 
Operating Temperature NEBS Compliant 
Power < 75 W 
Clocking Options Low-Jitter, configurable clock ranging from10MHz to 750MHz 
1 PPS input and output with assembly option for OCXO and TCXO 
 1 
Table 2.2.2-4  Hardware Accelerator Firmware Features 2 
Item Name Description 
Remote System Upgrade Securely upgradable FPGA flash image 
L1 Acceleration 
5G NR LDPC encoding/decoding with interleaving/de-interleaving and rate-
matching/rate-de-matching along with early termination, CRC attachment, 
and HARQ management 
Hardware-Software APIs Fully compliant with DPDK/BBDEV APIs 
Fronthaul 
Protocols/Compression Fully compliant with O-RAN WG4 MCUS-planes Specifications 
Open Programmable 
Acceleration Environment 
Support for: 
• FPGA flashing upgrade 
• Firmware version reporting 
• PCIe diagnostics 
• Ethernet diagnostics 
• Temperature and voltage telemetry information 
 3 
The hardware accelerator supports x86 or non -x86-based processors. Figure 2.2 .2-1 illustrates the two -chip 4 
acceleration architecture comprising two FPGAs with multi-lane PCIe interfaces toward the CPU and external 5 
connectivity toward O-RU(s) via eCPRI and O -CU(s) through GbE connectivity. The example architecture 6 
further depicts multi-lane Gen3 PCIe interfaces between each FPGA and the CPU. The FPGAs communicate 7 
through high-bandwidth Ethernet (GbE) transport. 8 

 ORAN-WG7.OMAC-HRD-v01.00 
 
 
________________________________________________________________________________________________ 
© 2022 O-RAN Alliance e.V All Rights Reserved.                 22 
   
 
FPGA1
(L1 Offload)X86 or ARM -based 
CPU
(L2 and Partial L1)
FPGA2
(Connectivity)
[Bifurcated] PCIe Interface
PCIe Gen3x16 100G
Fronthaul Interface
10/25G
Ethernet/eCPRI
Inter-Chip 
Interface
100G Ethernet
 1 
Figure 2.2.2-1 Dual-chip FPGA-based Hardware Acceleration in O-DU 2 
 3 
2.2.2.2.3 Accelerator Design 2 4 
The O-DU system is typically implemented using a multi -core processor (CPU) and one or more hardware 5 
accelerators. Parts of O-DU protocol stack can be implemented in software running on the multi -core 6 
processors and the computationally intensive L1 and L2 functions can be offloaded to an FPGA -based 7 
hardware accelerator. This accelerator comprises a single FPGA for L1 offload in lookaside mode. The 8 
accelerator hardware and firmware features are listed in Table 2.2.2-5 and Table 2.2.2-6. 9 
Table 2.2.2-5  Accelerator Hardware Features 10 
SoC Resources 
System Logic cells - 930K 
CLB LUT - 425K 
SDFEC -8 
DSP Slices - 4,272 
BRAM - 38.0Mb 
URAM - 22.5Mb 
Form Factor HHHL PCIe Form Factor 
PCIe Interface Gen 3 x16 (Gen4 x8) 
On Board Memory Total Capacity 4 GB in PL, upgradeable to 8GB 
Total Capacity 2 GB in PS, upgradeable to 4GB 
Other External Interface(s) Micro USB for JTAG support (FPGA programming and debug) and access 
to BMC 

 ORAN-WG7.OMAC-HRD-v01.00 
 
________________________________________________________________________________________________ 
Copyright © 2022  O-RAN Alliance e.V. All Rights Reserved.              23 
   
 
Graphical User interface GUI for monitoring the basic board parameters, monitoring temperature 
alerts, firmware upgrades for BMC 
Board Management 
Controller Telemetry, Security, Remote Upgrade 
Operating Temperature NEBS Compliant 
Power < 35 W 
 1 
Table 2.2.2-6  Hardware Accelerator Firmware Features 2 
Remote System Upgrade Securely upgradable FPGA flash image 
L1 Acceleration 
5G NR LDPC encoding/decoding with interleaving/de-interleaving and rate-
matching/rate-de-matching along with early termination, CRC attachment, and 
HARQ management 
Hardware-Software APIs Fully compliant with DPDK/BBDEV APIs 
Open Programmable 
Acceleration Environment 
Support for: 
• FPGA flashing upgrade 
• Firmware version reporting 
• PCIe diagnostics 
• Ethernet diagnostics 
• Temperature and voltage telemetry information 
 3 
The hardware accelerator supports x86 or non-x86-based processors. Figure 2.2.2-2 illustrates the single-chip 4 
acceleration architecture comprising one FPGA with Gen3 x16 or Gen4 x8 PCIe interfaces toward the CPU. 5 
FPGA
(L1 Offload)
X86 or ARM -based 
CPU
(L2 and Partial L1)
F1 Interface
Ethernet (10/25G) PCIe Interface
PCIe Gen3x16 or Gen4 x8 
100G
 6 
Figure 2.2.2-2: Single-chip FPGA-based Hardware Acceleration in O-DU 7 
 8 

 ORAN-WG7.OMAC-HRD-v01.00 
 
 
________________________________________________________________________________________________ 
© 2022 O-RAN Alliance e.V All Rights Reserved.                 24 
   
 
2.2.2.2.4 Accelerator Design 3 1 
This design includes an Embedded NIC Inline Accelerator ( ENIAC) with an ASIC that can provide NIC 2 
functions.  One option supports a high-capacity O-DU using multiple PCIe cards in standard racks and aligns 3 
with the FAPI interface to maximize software reuse.  The second option supports a high-capacity O-DU using 4 
an Ethernet-based backplane interconnect and aligns with the nFAPI interface to maximize  software reuse.  5 
ENIAC unloads L1 from the host, allowing it to focus on L2. 6 
a. Accelerator Requirements 7 
Hardware and firmware requirements for this accelerator design are given in Table 2.2.2-7 and Table 8 
2.2.2-8, respectively. 9 
Table 2.2.2-7  Accelerator Hardware Feature List 10 
Item Name Description 
PCIe (Interface with digital 
processing unit） Gen4 x16 (and lower) 
Form factor FHHL 
Connectivity QSFP28/SFP 
NIC Device 200Gb xHAUL for FH, BH & MH traffic shaping. 
DDR Main TBD GB DDR4 
Flash (FPGA images) >=1 Gbit 
BMC Telemetry, Security, remote upgrade 
Clocking For O-RAN C1, C2, C3 & C4 
Fronthaul eCPRI, RoE IEEE1914.3, O-RAN WG4 
GPS SMA for 1 PPS & 10MHz (in/out) 
Operating Temperature (ambient) NEBS Compliant 
Power <75W   
Clock Accuracy Low-Jitter, configurable clock ranging from 10MHz to 750MHz. 
Option for OCXO (TCXO as standard) 
 11 
 12 
Table 2.2.2-8  Accelerator Firmware Feature List 13 
Item Name Description 
Remote system upgrade Securely upgradable image 
Queuing Command queuing at FAPI interface 

 ORAN-WG7.OMAC-HRD-v01.00 
 
________________________________________________________________________________________________ 
Copyright © 2022  O-RAN Alliance e.V. All Rights Reserved.              25 
   
 
LDPC Acceleration Rel15 compliant 
Fronthaul Compression 
In-line compression/decompression for Mu-Law, block-
floating point, and quantization according to the O-RAN 
WG4 specification. 
Open programmable acceleration 
environment 
Support for: 
• Flashing upgrade 
• Firmware version reporting 
• PCIe diagnostics 
• Ethernet diagnostics 
• Temperature and voltage telemetry information. 
 1 
b. Accelerator Design 2 
Figure 2.2.2-3 illustrates Accelerator Design 3 with integrated NIC and PCIe connectivity to L2. 3 
Figure 2.2.2-4 illustrates Accelerator Design 3 with integrated NIC and Ethernet connectivity to L2.   4 
 5 
L2
Processing FAPI on
PCIe4x16
Timing
L1 Upper Phy Accelerator
16+ Layer mMIMO
Embedded NIC with eCPRI
PPS
10 MHz
O-RAN 7-2x 
eCPRI FH QSFP28
200 Gbps+ Ethernet
SyncE
 6 
Figure 2.2.2-3 Accelerator Design 3 using PCIe 7 
 8 
 9 

 ORAN-WG7.OMAC-HRD-v01.00 
 
 
________________________________________________________________________________________________ 
© 2022 O-RAN Alliance e.V All Rights Reserved.                 26 
   
 
L2
Processing nFAPI on
Ethernet
Timing
L1 Upper Phy Accelerator
16+ Layers mMIMO
Embedded NIC with eCPRI
PPS
10 MHz
O-RAN 7-2x 
eCPRI FH QSFP28
200 Gbps+ Ethernet
SyncE
 1 
Figure 2.2.2-4 Accelerator Design 3 using Ethernet 2 
 3 
2.2.3 Synchronization and Timing 4 
In this example the DU has an integrated GNSS receiver integrated on the network interface card. The GNSS 5 
receiver is connected via SMA cable to an external GNSS antenna.  6 
The PTP and SyncE signals are transported by Ethernet L2 via the fronthaul network interfaces to the O-RU.  7 
Together these provide the local time of day and frequency reference for the O-RU.  8 
Summary of timing related software features supported: 9 
• PTP distribution compliant to G.8272 10 
• ITU-T specifications for SyncE: 11 
o Definitions: ITU-T G.8260 12 
o Architecture: ITU-T G.8261 13 
o SSM transport channel and format: ITU-T G.8264 14 
o Clock specifications: ITU-T G.8262 (EEC) 15 
o Functional model and SSM processing: ITU-T G.781 16 
• IEEE 1588 Telecom Grand Master (T-TGM) using G8275.1 profile. 17 
• T-GM conversion to Telecom Boundary Clock (T-TBC) if GNSS signal is lost. 18 
• Telecom Boundary Clock (T-TBC) per ITU-T G.8273.2. 19 
• 4-hour holdover time of frequency, time/phase.  20 
• Compliant with input and output jitter and wander requirements specified in ITU-T G.8262 (for EEC). 21 
• Alternate BMCA specified in G.8275.1. 22 
 23 
2.2.4 External Interface Ports 24 
The following table shows the external ports or slots that the system provided. 25 

 ORAN-WG7.OMAC-HRD-v01.00 
 
________________________________________________________________________________________________ 
Copyright © 2022  O-RAN Alliance e.V. All Rights Reserved.              27 
   
 
Table 2.2.4-1  External Port List 1 
Port Name Feature Description 
Ethernet Octave Gigabit Ethernet LAN connectors   
Dual 10GbE Base-T Ethernet connectors 
Dual 10GbE SFP+ Fiber Ethernet connectors 
1 x QSFP+ 
4 x SFP+ 
PCIe  2 PCIe 3.0 x16 slots 
SATA 4 SATA 3.0 ports 
USB 2 USB 3.0 ports 
VGA 1 VGA port 
Serial Port 1 COM port via RJ45 
SMA GNSS Antenna 
 2 
2.2.5 O-DU Firmware 3 
BIOS and BMC firmware are needed in the system and shall be installed. 4 
2.2.6 Mechanical 5 
2.2.6.1 Mother Board 6 
The mechanical layout of the mother board shows the location of major components and interface ports. The 7 
following diagram also provides the dimension of the board. 8 
 9 

 ORAN-WG7.OMAC-HRD-v01.00 
 
 
________________________________________________________________________________________________ 
© 2022 O-RAN Alliance e.V All Rights Reserved.                 28 
   
 
 1 
Figure 2.2.6-1 Mother Board Layout Diagram 2 
 3 
2.2.6.2 Chassis 4 
The 1U rack mount chassis contains the layout of the power supply, SSD, and fans. The chassis dimension is 5 
showed in following figure. 6 

 ORAN-WG7.OMAC-HRD-v01.00 
 
________________________________________________________________________________________________ 
Copyright © 2022  O-RAN Alliance e.V. All Rights Reserved.              29 
   
 
 1 
 2 
Figure 2.2.6-2 Chassis Mechanical Diagram 3 
 4 
2.2.6.3 Cooling 5 
The system installs 4x 40x28mm PWM fans for the cooling. Up to 6 fans can be installed if needed. 6 
2.2.7 Power Unit 7 
In a fully loaded system with two PCIe slots populated with 75 W each, the system power consumption 8 
should be less than 400W. The total system power shall be kept in less than 80% of the power supply 9 
capacity. 10 
2.2.7.1 Power Supply 11 
The power is provided by 500W High-Efficiency power supply w/PMBus 1.2. The power support input and 12 
output power rails are listed below. 13 
 14 
Table 2.2.7-1  O-DU Power Requirements 15 
Supply Domain Requirements 
AC Input 100-240V, 50-60Hz, 6.6A max 
DC Output +3.3V: 12A 
+5V: 15A 
+5V standby: 3A 
+12V: 41A 
-12V: 0.2A 
 16 


 ORAN-WG7.OMAC-HRD-v01.00 
 
 
________________________________________________________________________________________________ 
© 2022 O-RAN Alliance e.V All Rights Reserved.                 30 
   
 
2.2.8 Thermal 1 
Active cooling with up to 6 fans is integrated in the chassis. 2 
The hardware acceleration cards described in Section 2.2.2.2 use passive cooling and a custom heatsink and 3 
is equipped with temperature sensors. It is designed to operate in temperatures ranging from -5°C to +55°C. 4 
2.2.9 Environmental and Regulations 5 
The O-DU hardware system is RoHS Compliant. The power supply unit is EMC FCC/CISPR Class B 6 
compliant. Table 2.2.9-1 lists the environmental related features and parameters.   7 
Table 2.2.9-1  Environmental Features 8 
Item Name Description 
Operating Temperature -5°C to +55°C 
Non-operating Temperature -40°C to 70°C 
Operating Relative Humidity 8% to 90% (non-condensing) 
Non-operating Relative Humidity 5% to 95% (non-condensing) 
 9 
The hardware accelerator described in Section 2.2.2.2 is designed to operate in indoor environments and in 10 
temperatures ranging from -5°C to +55°C.  11 
 12 
2.3 O- RU Hardware Reference Design 13 
This chapter defines the hardware reference design for the Outdoor Macrocell O-RU.  This is defined by a 7-14 
2 interface to the O-DU on one side and up to 8T8R on the antenna port.  No upper limit of Wide Range BS 15 
according to 3GPP TS38.104-Section 6.2 [3], the external power is supplied by either AC or a standard DC 16 
48V telecom source.   17 
2.3.1 O- RU High-Level Functional Block Diagram 18 
Figure 2.3.1-1 provides a high-level functional block diagram depicting the major HW/SW components.  It 19 
also highlights the internal/external interfaces that are required.  This document shows how to implement the 20 
system defined by the OMAC-HAR [6] document. 21 
 22 

 ORAN-WG7.OMAC-HRD-v01.00 
 
________________________________________________________________________________________________ 
Copyright © 2022  O-RAN Alliance e.V. All Rights Reserved.              31 
   
 
 1 
O-RU7-2
RF 
Processing 
Unit
Digital 
Processing 
Unit
eCPRI
S-Plane
and
M-Plane
Processing
O-RAN
FH
Timing Unit
To/From
O-DU7-2
Power Unit
Local timing 
from CDR
Local timing 
from GNSS or 
equivalent
GNSS
(optional)
 2 
Figure 2.3.1-1 O-RU High-Level Functional Block Diagram 3 
 4 
2.3.2 O-RU Hardware Components 5 
Figure 2.3.2-1 and Figure 2.3.2-2 shows one example of an O-RU implementation for 4T4R and 8T8R, 6 
respectively.  In subsequent sub-sections, we present detailed hardware components of each of digital 7 
processing unit, RF processing unit, Power unit and  Clock/Synchronization units. 8 
 9 

 ORAN-WG7.OMAC-HRD-v01.00 
 
 
________________________________________________________________________________________________ 
© 2022 O-RAN Alliance e.V All Rights Reserved.                 32 
   
 
RF Processing Unit
Digital Processing Unit
Synchronizer
Port A
Rx0
Tx0
Tx1
Rx1
ORx0
ORx1
SERDES
SPI
SPINetwork
Clock
Clean
Clock
TRx
Reference
Transceiver
RFFE
bypass enable
enable
PA
RFFE
bypass enable
enable
PA
RFFE
bypass enable
enable
PA
RFFE
bypass enable
enable
PA
Rx2
Tx2
Tx3
Rx3
ORx2
ORx3
Power Unit
Clock
Transceiver
Rx
enable
Rx
enable
Cal 
Switch 
Box*
Cal Port
*Calibration transceiver can be a separate unit or one of the main transceiver channels.
Not all O-RUs will require antenna calibration.
To O-DU
Cal
Control
  1 
Figure 2.3.2-1 4T4R General Block Diagram with full RF front end 2 

 ORAN-WG7.OMAC-HRD-v01.00 
 
________________________________________________________________________________________________ 
Copyright © 2022  O-RAN Alliance e.V. All Rights Reserved.              33 
   
 
RF Processing Unit
Digital Processing Unit
Synchronizer
Rx0
Tx0
Tx1
Rx1
ORx0
ORx1
SERDES
SPI
SPINetwork
Clock
Clean
Clock
TRx
Reference
Transceiver
RFFE
bypass enable
enable
PA
RFFE
bypass enable
enable
PA
RFFE
bypass enable
enable
PA
RFFE
bypass enable
enable
PA
Rx2
Tx2
Tx3
Rx3
ORx2
ORx3
Power Unit
Clock
Rx4
Tx4
Tx5
Rx5
ORx4
ORx5
TRx
Reference
Transceiver
RFFE
bypass enable
enable
PA
RFFE
bypass enable
enable
PA
RFFE
bypass enable
enable
PA
RFFE
bypass enable
enable
PA
Rx6
Tx6
Tx7
Rx7
ORx6
ORx7
Transceiver
Rx
enable
Rx
enable
Cal 
Switch 
Box*
Cal Port
*Calibration transceiver can be a separate unit or one of the main transceiver channels.
Not all O-RUs will require antenna calibration.
To O-DU
Cal
Control
Port A
Port A
  1 
Figure 2.3.2-2 8T8R General Block Diagram with RF front end 2 
 3 

 ORAN-WG7.OMAC-HRD-v01.00 
 
 
________________________________________________________________________________________________ 
© 2022 O-RAN Alliance e.V All Rights Reserved.                 34 
   
 
Figure 2.3.2-3 shows the details of one such example following the high -level blocks above in more detail.  1 
Other implementations are possible.   2 
O-RU7-2
RF Processing Unit
O-RAN
FH
Digital Processing Unit
eCPRI
S-Plane
and
M-Plane
Processing
Timing/Sync.
 Unit
Power Unit
L1 Processing
Antenna
Calibration
Processing
DFE
 Transceiver
  PA+LNA &
TDD Switch
Cavity 
Filter
To/From
O-DU7-2
Antenna
 PA+LNA &
TDD Switch
 PA+LNA &
TDD Switch
 Cavity 
Filter
Cavity 
Filter
Calibration
Port
CAL
Switch
 3 
 4 
Figure 2.3.2-3: Example Implementation 1 5 
 6 
2.3.2.1 Digital Processing Unit  7 
The digital processing unit of the O-RU performs the fronthaul interface, lower L1, Synchronization, RF 8 
interface, antenna calibration, digital beamforming, and OAM.  The following block diagrams describe the 9 
digital processing unit as per example implementation in Figure 2.3.2-4 and Figure 2.3.2-5.  10 
Other implementations are possible. 11 
 12 
 13 
Figure 2.3.2-4: Digital Processing Unit Block Diagram (L1 Processing + Beamforming)  14 


 ORAN-WG7.OMAC-HRD-v01.00 
 
________________________________________________________________________________________________ 
Copyright © 2022  O-RAN Alliance e.V. All Rights Reserved.              35 
   
 
 1 
Figure 2.3.2-5 Digital Processing Unit Block Diagram (DFE) 2 
 3 
 4 
2.3.2.1.1 FPGA/ASIC Solution 5 
This solution for the digital processing unit is based on an FPGA with embedded ARM processor. 6 
 7 
 8 
 9 
 10 
 11 
 12 
 13 
 14 
 15 
 16 
 17 
 18 
 19 


 ORAN-WG7.OMAC-HRD-v01.00 
 
 
________________________________________________________________________________________________ 
© 2022 O-RAN Alliance e.V All Rights Reserved.                 36 
   
 
2.3.2.1.1.1 FPGA Requirements 1 
Table 2.3.2-1 shows the general interfaces required for an FPGA based design based on Fig.2.3-5 and 2 
Fig.2.3-6. 3 
 4 
Table 2.3.2-1  FPGA Interface Requirements 5 
Item Name Description 
eCPRI Port High speed bi-directional interface transporting data and 
control information.  Total payload will be determined 
by the antennas/layers served, bandwidth supported, 
bit precision, subcarrier spacing, etc.  It is typically served 
by one or more QSFP+ or SFP28 connecto rs depending 
on the payload. 
SERDES Up to 16 high speed JESD204B/C serial interface lanes 
between FPGA fabric and transceiver depending on 
transceiver configuration selected. 
Boot Clock Clock for any uC or fabric functions required 
immediately at power on 
Sysref JESD204B/C synchronization signal 
DevCLK JESD204B/C device clock 
ARM Clock Clock for the ARM processor 
Memory Clock Memory clock 
OAM Port Control interface used for maintenance 
DDR Interface for external DDR memory 
2.3.2.1.1.2 FPGA Design 6 
Table 2.3.2-2 shows the general blocks required for the design. The core elements implemented in this design 7 
are required to be sized to support the requirements shown in the OM AC-HAR [6] document.  Specifically, 8 
the DPU should support up to 200 MHz of occupied BW with up to  two 100 MHz component carriers.  In 9 
addition to signal processing, the DPU should support C, U, S and M plane handling.  Major processing blocks 10 
in the DPU are shown in Table 2.3.2-2. 11 

 ORAN-WG7.OMAC-HRD-v01.00 
 
________________________________________________________________________________________________ 
Copyright © 2022  O-RAN Alliance e.V. All Rights Reserved.              37 
   
 
Table 2.3.2-2  FPGA Functional Blocks 1 
Item Name Description Cat A Cat B 
FFT & CP- FFT and Cyclic Prefix removal for uplink processing Required Required 
iFFT & CP+ iFFT and Cyclic Prefix insertion for downlink processing Required Required 
PRACH Front 
End 
PRACH front end processor  Required Required 
Channel DDC Component Carrier Digital Down Converter Optional Optional 
Channel DUC Component Carrier Digital Up Converter Optional Optional 
CFR Crest Factor Reduction Optional Optional 
DPD Digital Pre-Distortion Optional Optional 
JESD204B/C JEDEC High speed serial interface type B or C framer/de-framer Required Required 
C/U/M Plane Control, User, and management Plane processing Required Required 
1588v2 Stack IEEE 1588v2 Synchronization Software Stack Required Required 
eCPRI evolved Common Public Radio Interface framer/de-framer Required Required 
I/Q 
Compression 
I/Q compression/decompression for fronthaul lane rate reduction Optional Optional 
Beamforming Create & steer several beams Optional Optional 
Pre-coding Pre-coding Optional Required 
RE Mapping Resource Element Mapping to Antenna port Optional Required 
 2 
2.3.2.2 RF Processing Unit 3 
The RF Processing Unit of O-RU includes the transceiver block, up/down convertors, power amplifiers 4 
(PAs), low noise amplifiers (LNAs), Tx/Rx filters.  All conversions between analog and digital domain (e.g., 5 
(RF sampling, frequency conversion using mixing of RF, IF and LO in up and down conversion) are 6 
performed within the transceiver block.  Note that physical and logical partitioning within the RF processing 7 
unit need not occur at any specific boundary.   8 
2.3.2.2.1 Transceiver Reference Design 9 
For the O-RU the sampling function and frequency conversion function is performed by  transceiver. The 10 
purpose of the transceiver is to translate the RF signal to digital as early as possible in the signal chain and to 11 
reduce the data rate as low as possible to save power. The Transceiver is to convert between high-speed 12 
baseband data and a low -level RF for both transmit and receive signal chain . The transceiver may be 13 
responsible for orchestration of external gain control elements in both the receive and transmit paths.  Other 14 
radio functions may need to be controlled by the FPGA/ASIC wher e they need to be control fast and 15 
synchronized with the TDD frame structure.  Such elements include the transmit / receive switch, PA and LNA 16 
enable.   17 

 ORAN-WG7.OMAC-HRD-v01.00 
 
 
________________________________________________________________________________________________ 
© 2022 O-RAN Alliance e.V All Rights Reserved.                 38 
   
 
2.3.2.2.1.1 Hardware Specifications 1 
2.3.2.2.1.1.1 Interface 2 
The following table shows the detail of the RF Processing Unit Interface Specifications: 3 
 4 
Table 2.3.2-3  RF Processing Unit Interface Specifications 5 
Item Name Description 
High Speed Data (SERDES 
Out, SERDES In) 
High speed data represents the baseband information being transmitted 
or received.  Depending on the configuration of the ORAN device, various 
bandwidths may be supported leading to a range of payload rates.  
Options for data include JESD204B and JESD204C.   Up to 8 lanes in each 
direction may be supported although fewer is preferred.  Options such as 
DPD and numeric precision will impact the payload rate.  Several options 
are shown in the following table.  All data represents IQ 16 -bit (N=16) 
precision.  Some devices support IQ 12 bit (N’=12) which may reduce the 
required data rates accordingly.  
Reference Clock (REF Clock 
In) 
The transceiver should receive a reference for internal clock and LO 
synthesis needs.  This reference clock can function as the JESD204 Device 
Clock where the interface is by SERDES.  The specific clock frequency is 
determined by the operation mode of the transceiver. 
SYSREF If the transceiver supports SERDES, then it should accept a SYSREF signal 
from the clock or data source as appropriate.  The number and 
configuration for the SYSREF is dependent on the operating mode of the 
transceiver. 
SYNC\ If the transceiver supports SERDES, then it should also support a SYNCB 
for each link as appropriate. 
Control (SCLK, CSB, SDO, 
SDIO, etc) 
Control of the transceiver is by way of 3 or 4 wire SPI or I2C functioning as 
a slave.  Support for 1.8V control is required and tolerance of 3.3V is 
preferred.  The transceiver may optionally include a separate SPI master 
for control of peripheral devices as required. 
GPIO (GPIO 1 – GPIO #) The transceiver may optionally include GPIO for controlling peripherals 
including but not limited to PAs, LNAs and other devices.  These GPIOs 
should at a minimum support 1.8V outputs but the specifics will be 
determined by the connected devices.  The GPIO should also support 
input from peripheral devices.  Input should at a minimum support 1.8V 
logic with tolerance of 3.3V preferred. 
Tx Enable The transceiver should provide an output to support enabling and 
disabling the external devices in the transmit chain such as a TxVGA 
(optional) and PA.  This may be part of the GPIO pins. 
Rx Enable The transceiver should provide an output to support enabling and 
disabling the external devices in the transmit chain such as a RF Front 
End Module or LNA.    This may be part of the GPIO pins. 

 ORAN-WG7.OMAC-HRD-v01.00 
 
________________________________________________________________________________________________ 
Copyright © 2022  O-RAN Alliance e.V. All Rights Reserved.              39 
   
 
LNA Bypass The transceiver should provide an output to support bypassing the LNA 
appropriately in the condition of a large blocker if so required.  This may 
be part of the GPIO pins. 
RF Outputs (Tx1 – Tx4 or Tx8) RF outputs including the main Tx signal should support 50 ohm or 100 
ohms signalling.  These outputs can be either single ended or 
differential. 
RF Inputs (Rx1 – Rx4 or Rx8 
and ORx1 – ORx4 or ORx8) 
RF inputs including the main Rx and the Observation Rx (ORx) (for DPD) 
should support 50 ohm or 100 ohms signalling.  These inputs can be 
either single ended or differential.  The device should support at least 1 
ORx. 
 1 
Table 2.3.2-4  JESD204B/C Serial Data Rates 2 
Bandwidth JESD204B JESD204C JESD204B JESD204C 
 4T4R 8T8R 
20 4.9152 4.05504 9.8304 8.11008 
50 9.8304 8.11008 19.6608 16.22016 
100 19.6608 16.22016 39.3216 32.44032 
200 39.3216 32.44032 78.6432 68.88064 
 3 
2.3.2.2.1.1.2 Algorithm 4 
The transceiver is required to provide appropriate algorithms to sustain RF operation including but not limited 5 
to Rx AGC, Tx Power control, DPD and CFR. 6 
2.3.2.2.1.1.3 Device Configuration 7 
The transceiver should support either 4T4R or 8T8R.  In addition, at least one ORx path should be provided 8 
to support DPD functionality. 9 
2.3.2.2.1.1.4 Power Dissipation 10 
Total dissipation of transceiver IC for TRx should be less than 6 W for 4T4R. 11 
2.3.2.2.1.1.5 RF Specifications 12 
Table 2.3.2-5  Transceiver RF Specifications 13 
Parameter Symbol Min Typ Max Unit Test Condition/Comment 
Transmitters       
Centre Frequency  650  6000 MHz  
Transmitter 
Synthesis 
Bandwidth 
   450 MHz  
Transmitter Large 
Signal Bandwidth    200 MHz  

 ORAN-WG7.OMAC-HRD-v01.00 
 
 
________________________________________________________________________________________________ 
© 2022 O-RAN Alliance e.V All Rights Reserved.                 40 
   
 
Parameter Symbol Min Typ Max Unit Test Condition/Comment 
Transmitter 
Attenuator Power 
Control Range 
 0  32 dB 
Signal to noise ratio (SNR) 
maintained for attenuation 
between 0 and 20 dB 
Transmitter 
Attenuation Power 
Control Resolution 
  0.05  dB 20 MHz LTE/NR at -12 dBFS 
Adjacent Channel 
Leakage Ratio 
(ACLR) 
  -66  dB 75 MHz <f≤2800 MHz 
In Band Noise Floor   -154.5  dBm/Hz 
0 dB attenuation; in band noise 
falls 1 dB for each dB of 
attenuation for attenuation 
between 0 dB and 20 dB 
Out of Band Noise 
Floor   -153  dBm/Hz 600 MHz < f ≤ 3000 MHz 
Maximum Output 
Power   6  dBm 0 dB attenuation; 3 × 
bandwidth/2 offset 
Third Order Output 
Intermodulation 
Intercept Point 
OIP3  27  dBm 600 MHz < f ≤ 3000 MHz 
Error Vector 
Magnitude (3GPP 
Test Signals) 
EVM      
1900 MHz LO   0.6  % 50 kHz RF PLL loop bandwidth 
3800 MHz LO   0.53  % 300 kHz RF PLL loop bandwidth 
Observation 
Receivers ORx      
Center Frequency  450  6000 MHz  
Gain Range   30  dB 
IIP3 improves dB for dB for the 
first 18 dB of gain attenuation; 
QEC performance optimized for 0 
dB to 6 dB of attenuation only. 
Analog Gain Step   0.5  dB For attenuation steps from 0 dB 
to 6 dB 
Receiver 
Bandwidth    450 MHz  
Maximum Usable 
Input Level PHIGH  -11  dBm 0 dB attenuation; increases dB for 
dB with attenuation. 
Integrated Noise 
  -58.7  dBFS 450 MHz Integration bandwidth 
  -57.5  dBFS 491.52 MHz Integration 
bandwidth 
Third Order Input 
Intermodulation 
Intercept Point 
IIP3      

 ORAN-WG7.OMAC-HRD-v01.00 
 
________________________________________________________________________________________________ 
Copyright © 2022  O-RAN Alliance e.V. All Rights Reserved.              41 
   
 
Parameter Symbol Min Typ Max Unit Test Condition/Comment 
Narrow Band      
Maximum observation receiver 
gain; test condition:  PHIGH-11 
dB/tone 
1900 MHz   15  dBm  
2600 MHz   16.5  dBm  
3800 MHz   18  dBm  
Wide Band      
IM3 products>130 MHz at 
baseband; test condition:  PHIGH - 
11 dB/tone; 491.52 MSPS 
1900 MHz   13  dBm  
2600 MHz   11  dBm  
3800 MHz   13  dBm  
Third Order 
Intermodulation 
Product 
IM3  -70  dBc 600 MHz < f ≤ 3000 MHz 
Spurious Free 
Dynamic Range SFDR  64  dB 
Non IMx related spurs, does not 
include HDx; (PHIGH − 11) dB input 
signal 
Harmonic 
Distortion      (PHIGH − 11) dB input signal 
Second Order 
Harmonic 
Distortion Product 
HD2  
-80  dBc In band HD falls within ±100 MHz 
-73  dBc Out of band HD falls within ±225 
MHz 
Third Order 
Harmonic 
Distortion Product 
HD3  
-70  dBc In band HD falls within ±100 MHz 
-65  dBc Out of band HD falls within ±225 
MHz 
Receivers       
Center Frequency    6000 MHz  
Analog Gain Step 
  30  dB Attenuator steps from 0 dB to 6 
dB 
  1  dB Attenuator steps from 6 dB to 30 
dB 
Receiver 
bandwidth    200 MHz  
Maximum Usable 
Input Level PHIGH  -11  dBm 
0 dB attenuation; increase dB for 
dB with attenuation; continuous 
wave = 1800 MHz; corresponds to 
-1 dBFS at ADC 75 MHz <f≤3000 
MHz 
Noise Figure NF  12  dB 0 dB attenuation at receiver port 
600 MHz <f≤3000 MHz 
Input Third Order 
Intercept Point IIP3      
Difference Product IIP3, d     Two (PHIGH − 9) dB tones near 
band edge 

 ORAN-WG7.OMAC-HRD-v01.00 
 
 
________________________________________________________________________________________________ 
© 2022 O-RAN Alliance e.V All Rights Reserved.                 42 
   
 
Parameter Symbol Min Typ Max Unit Test Condition/Comment 
2600 MHz 
(Wideband)   17  dBm  
2600 MHz 
(Midband)   21  dBm  
Sum Product IIP3, s     Two (PHIGH − 9) dB tones, at 
bandwidth/6 offset from the LO 
2600 MHz 
(Wideband)   20  dBm  
HD3 HD3  -66  dBc 
(PHIGH − 6) dB continuous wave 
tone at bandwidth/6 offset from 
the LO 600 MHz < f ≤ 4800 MHz 
 1 
2.3.2.2.1.2 Hardware Design 2 
For the O-RU the sampling function and frequency conversion function can be performed by the transceiver. 3 
The transceiver integrates the ADC, DAC, LO, down converter, up converter, and related functions. The block 4 
diagram of transceiver design is shown in Figure 2.3.2-6. 5 

 ORAN-WG7.OMAC-HRD-v01.00 
 
________________________________________________________________________________________________ 
Copyright © 2022  O-RAN Alliance e.V. All Rights Reserved.              43 
   
 
Observation 
Receiver
ORx8
ORx7
ORx6
ORx5
Control
Interface
Clock,
Synchronization
& Synthesis
JESD204B/C 
Serial Interface
SPI Port
SCLK
CSB
SDO
SDIO
SYNC\ IN
SERDES 
Out
SERDES 
In
SYNC\ 
OUT
CPIO1
GPIO2
GPIO3
GPIO#
Rx4
Rx3
Rx2
Rx1
Tx4
Tx3
Tx2
Tx1
REF Clock In
SYSREF
Ext LO/Clock In
DPD Engine
Decimation
pFIR
AGC
Tuning
RSSI
Overload
Device Management
ORx4
ORx3
ORx2
ORx1
Transmit Block 8Transmit Block 7
Transmit Block 6
Transmit Block 5
Transmit Block 4Transmit Block 3
Transmit Block 2
Interpolation
pFIR
Tuning
Device Management
Transmit Block 1
DAC
Receiver Block 8
Receiver Block 7
Receiver Block 6
Receiver Block 5
Receiver Block 4
Receiver Block 3
Receiver Block 2
Decimation
pFIR
AGC
Tuning
RSSI
Overload
Device Management
Receiver Block 1
ADC
Tx8
Tx7
Tx6
Tx5
Rx5
Rx6
Rx7
Rx8
ADC
Observation 
Receiver
ADC
 1 
 2 
Figure 2.3.2-6 Transceiver with Integrated CFR and DPD 3 
 4 

 ORAN-WG7.OMAC-HRD-v01.00 
 
 
________________________________________________________________________________________________ 
© 2022 O-RAN Alliance e.V All Rights Reserved.                 44 
   
 
2.3.2.2.2 Power Amplifier (PA) Reference Design 1 
2.3.2.2.2.1 Hardware Specifications 2 
2.3.2.2.2.1.1 Interface 3 
Table 2.3.2-6  Power Amplifier Interface Specifications 4 
Item Name Description 
RF Enable The enable input should be compatible with 1.8V logic and tolerate 3.3V 
as required.  A logic high enables the PA.  A logic low disables the device 
and places it in a minimum dissipation mode. 
RF Output RF outputs support 50-ohm single ended to properly interface to a 
directional coupler, isolator, switch, or antenna. 
RF Input RF inputs should support 50-ohm, single ended match to the transceiver 
output or preamp. 
2.3.2.2.2.1.2 Power Specifications 5 
RF output power required is nominally 10 W (40 dBm). For whole Tx chain including pre-driver amplifier 6 
and driver Amplifier this Tx chain efficiency should be more than 33 % since driver and pre-driver work on 7 
less Power O/P and are less efficient. 8 
2.3.2.2.2.1.3 RF Specifications 9 
The PA and driver should have enough gain to boost the transceiver output to the rated power level.  The 10 
output power should be at least 10W (40 dBm) including the loss of the circulator and an tenna filter.  The 11 
ACLR with DPD and CFR should be better than 47dBc according to the related 3GPP test models. 12 
Table 2.3.2-7  Power Amplifier RF Specifications 13 
Item Name Band26 Band66 Band48 
Gain 15 dB 14.5 dB 14 dB 
P3dB 50 dBm 49.7 dBm 49.8 dBm 
Input Return Loss < 12 dB < 12 dB < 12 dB 
Output Return Loss < 6 dB < 6 dB < 6 dB 
Efficiency > 42% > 42% > 45% 
Band Flatness < 0.4 dB < 0.5 dB < 0.6 dB 
ACLR <-28 dBc <-28 dBc <-29 dBc 
2.3.2.2.2.2 Hardware Design 14 
RFin is the input of the PA, RFout is the output of the PA. Vdd and Vbias is the power input of the PA. 15 
RFenable is the control pin to disable or enable the PA. The input and output should be matched to 50 ohms 16 
to optimize return loss as much as possible.  Proper decoupling shall be provided to minimize impact of supply 17 
ripple on the RF output.   18 

 ORAN-WG7.OMAC-HRD-v01.00 
 
________________________________________________________________________________________________ 
Copyright © 2022  O-RAN Alliance e.V. All Rights Reserved.              45 
   
 
Vdd
RFen
RFin RFout
Vbias
 1 
Figure 2.3.2-7 Power Amplifier Reference Design 2 
 3 
2.3.2.2.3 Low Noise Amplifier (LNA) Reference Design 4 
2.3.2.2.3.1.1 Interface 5 
Table 2.3.2-8  LNA Interfaces 6 
Item Name Description 
Enable The enable input should be compatible with 1.8V logic and tolerate 3.3V 
as required.  A logic high enables the LNA.  A logic low disables the device 
and places it in a minimum dissipation mode. 
LNA Bypass The LNA Bypass skips the second stage LNA effectively reducing the 
overall gain.  This would be selected when the input signal compromises 
the linearity of the amplifier. 
RF Out RF outputs support 50 -ohm single ended to properly interface to the RF 
filtering and Rx input port of transceiver. 
TR Switch The TR switch is used to shunt any reflected RF power that reaches the 
LNA to a shunt load during the transmit period. 
RF Input RF inputs should support 50-ohm, single ended match to circulator. 
Termination This RF output port shunts any reflected transmit power to an appropriate 
load during the Transmit period to protect the input of the LNA. 
 7 
2.3.2.2.3.1.2 Power Specifications 8 
DC power per channel should not exceed 0.5W. 9 

 ORAN-WG7.OMAC-HRD-v01.00 
 
 
________________________________________________________________________________________________ 
© 2022 O-RAN Alliance e.V All Rights Reserved.                 46 
   
 
2.3.2.2.3.1.3 RF Performance Specifications 1 
The following table shows the LNA RF specification for O-RU. 2 
Table 2.3.2-9  LNA RF Specifications 3 
Item Name Band 26 Band 66 Band 48 
Gain (High/Low) 45/21 dB 37/17 dB 28/11 dB 
NF (High/Low) 0.7/0.7 dB 0.5/0.5 dB 1.1/1.1 dB 
OIP3 (High/Low) 35/33 dBm 35/32 dBm 36/30 dBm 
OP1dB (High/Low) 21/20 dBm 20/17.5 dBm 19/14dBm 
TR Switch Time 290 nsec 290 nsec 290 nsec 
 4 
Considering RF output power required is nominally 10 W (40 dBm).   5 
2.3.2.2.3.2 Hardware Design 6 
Figure 2.3.2-8 shows the configuration for a dual-stage LNA.  The RF inputs and outputs should be properly 7 
matched to optimize the noise performance and flatness of the amplifier.  The input switch is used to forward 8 
any reflected transmit energy to an external load during the transmit period to protect the LNA from damage.  9 
The DC supply voltage, VCC, should be properly filtered to prevent power supply noise from enterin g the 10 
LNA and reducing performance. 11 
RFou t
RFin
Terminationext
TR
LNAEN LNAbypass
VCC
 12 
Figure 2.3.2-8 LNA Reference Design 13 
 14 
2.3.2.2.4 Circulator Reference Design 15 
For TDD use, the Tx and Rx links work in time duplex.  To properly couple the Tx energy to the antenna and 16 
the Rx signal to the LNA input, a circulator is used to perform this function given the potentially high RF 17 
power being processed through this device.  The circulator can be configured as a clockwise or 18 
counterclockwise device depending on the layout details. 19 

 ORAN-WG7.OMAC-HRD-v01.00 
 
________________________________________________________________________________________________ 
Copyright © 2022  O-RAN Alliance e.V. All Rights Reserved.              47 
   
 
2.3.2.2.4.1 Hardware Specifications 1 
2.3.2.2.4.1.1 Interface 2 
The circulator includes 3 ports that can function as in input or an output.  If the device is labelled clockwise, 3 
then for each input, its nominal output is the next pin rotating right around the device.  If it is counterclockwise, 4 
the nominal output is the next pin rotating to the left around the device.   5 
2.3.2.2.4.1.2 RF Specifications 6 
The following table shows the Circulator Specifications for O-RU. 7 
Table 2.3.2-10  Circulator Specifications 8 
Item Name Band 26 Band 66 Band 48 
Rotation Clockwise/Anti Clockwise Clockwise/Anti Clockwise Clockwise/Anti Clockwise 
Average Power 15 W 15 W 15 W 
Peak Power 90 W 90 W 90 W 
Impedance 50 Ω 50 Ω 50 Ω 
Insertion Loss ≤0.3 dB ≤0.3 dB ≤0.4 dB 
Isolation >20dB >20dB >20dB 
Return Loss >20dB >20dB >20dB 
 9 
2.3.2.2.4.2 Hardware Design 10 
The example on the left in Figure 2.3.2-9 is a clockwise oriented device.  The RF input enters pin 1 and exits 11 
pin 2.  Pin 2 can also be used as an input and its output is pin 3.  Finally pin 3 can also function as an input 12 
with pin 1 being the output.  The device on the right is counterclockwise oriented and the signal flow is the in 13 
the opposite direction. 14 
1
3
2
1
3
2
 15 
Figure 2.3.2-9: Circulator Reference Design 16 
 17 
2.3.2.2.5 Antenna / Phased Array Reference Design 18 
The antenna is a transducer, and it is used to convert electrical signal to the Electromagnetic waves during the 19 
transmit mode and vice versa in the reception mode. Based on the radiation pattern characteristics of the 20 

 ORAN-WG7.OMAC-HRD-v01.00 
 
 
________________________________________________________________________________________________ 
© 2022 O-RAN Alliance e.V All Rights Reserved.                 48 
   
 
antenna, it is broadly classified as omni -directional and directional antennas and examples of such antennas 1 
are listed below for reference. 2 
2.3.2.2.5.1 Hardware Specifications for Omnidirectional Antenna 3 
The following table shows the typical electrical omnidirectional antenna specifications for the O-RU. 4 
Table 2.3.2-11  Omnidirectional Antenna Specifications 5 
Frequency band n26 n66/n70 n48 
Antenna Type Quasi-Omni Quasi-Omni Quasi-Omni 
VSWR (max) 1.5:1 1.5:1 1.5:1 
Power capacity 75W per port, max 75W per port, max 35W per port, max 
Gain (avg) 5.0 dBi 7.5 dBi 6.0 dBi 
Beam width (vertical) 35º 27º 32º 
Polarization ±45º ±45º ±45º 
3rd Order PIM, @2x43 dBm ≤-150 dBc ≤-150 dBc ≤-150 dBc 
Isolation (cross polarization) ≥25 dB ≥25 dB ≥25 dB 
 6 
2.3.2.2.5.2 Hardware Design of Omnidirectional Antenna 7 
One possible choice of the omnidirectional antenna is a cannister type with multiple ports including the 4 ports 8 
for the 4T4R radio.  Conceptual design is shown in the following figure. 9 
 10 
Figure 2.3.2-10 Canister Style Omni Antenna 11 
 12 
 13 
2.3.2.2.5.3 Hardware Specifications for Directional Antenna 14 
The following table shows the typical electrical directional antenna specifications for the O-RU. 15 

 ORAN-WG7.OMAC-HRD-v01.00 
 
________________________________________________________________________________________________ 
Copyright © 2022  O-RAN Alliance e.V. All Rights Reserved.              49 
   
 
Table 2.3.2-12  Directional Antenna Specifications 1 
Frequency band n71 n26 n66/n70 
Antenna Type Directional 4T4R Directional 4T4R Directional 4T4R 
VSWR (max) 1.5:1 1.5:1 1.5:1 
Power capacity 250W per port, max 250W per port, max 200W per port, max 
Gain (avg) 13.8 dBi 14.5 dBi 18.0 dBi 
Beam width (horizontal) 65º 65º 65º 
Beam width (vertical) 14º 12º 5º 
Polarization ±45º ±45º ±45º 
Variable Down Tilt  2-14 º 2-14 º 2-12 º 
3rd Order PIM, @2x43 dBm ≤-150 dBc ≤-150 dBc ≤-150 dBc 
Isolation (cross polarization) ≥25 dB ≥25 dB ≥25 dB 
 2 
2.3.2.2.5.4 Hardware Design of Directional Antenna 3 
One possible choice of directional antennas are the radios mounted on the back of the antenna with 4 ports for 4 
the 4T4R radio on the back of the antenna just below each radio. Conceptual design is shown in the following 5 
figure. 6 
 7 
Figure 2.3.2-11 Mounting Arrangement Scenario 1 of 4T4R Radios back of the Directional Antenna  8 
 9 
 10 
 11 
 12 


 ORAN-WG7.OMAC-HRD-v01.00 
 
 
________________________________________________________________________________________________ 
© 2022 O-RAN Alliance e.V All Rights Reserved.                 50 
   
 
Another possible choice of directional antennas are the radios located away from the antenna with ports for 1 
each of the 4T4R radios on the bottom cap of the antenna. Conceptual design is shown in the following figure. 2 
 3 
Figure 2.3.2-12 Mounting Arrangement Scenario 2 of 4T4R Radios back of the Directional Antenna 4 
2.3.3 Synchronization and Timing 5 
The clock and synchronization are determined by the PTP and SyncE signals transported by ethernet L2 via 6 
the fronthaul in conjunction with clock recovery in the hardware.  Together these provide the local time of day 7 
and frequency reference for the O-RU.  8 


 ORAN-WG7.OMAC-HRD-v01.00 
 
________________________________________________________________________________________________ 
Copyright © 2022  O-RAN Alliance e.V. All Rights Reserved.              51 
   
 
Clock Software Stack
Ethernet TRx
QSFP
GPS/Aux or 
Cascade
Clock 
Synthesizer
RF TRx
XTAL
TCXO
Synchronizer
Clock, Sync & 
Control
GPS/Aux Clock
Embedded CLK
Ethernet Clock
Control
Clock, Sync & 
Control
DevCLK, Sysref
 1 
Figure 2.3.3-1  Clock and Synchronization Functional Block Diagram 2 
2.3.3.1 Hardware Specifications 3 
2.3.3.1.1 Interface 4 
Table 2.3.3-1  Synchronization and Timing Interface Specifications 5 
Item Name Description 
Clock Inputs Depending on the configuration, the following clock inputs may exist:  
QFSP, Ethernet, GPS, Cascaded unit clocks, Synchronized Clock. 
Clock Outputs Depending on functional requirements, the following clocks may be 
delivered:  QFSP, Ethernet, DDR, CPU, RF Transceiver clock, Synchronizer 
reference. 
Clock Control SPI or I2C to control the clock synthesizer and synchronizer. 
Clock Sync Logic signal to phase align and time align the synchronizer with master. 
Crystal Reference One or more reference oscillators to provide required phase noise and 
short/long term stability. 
 6 
2.3.3.1.2 Performance Specifications 7 
See device synchronizer performance specifications in Table 2.3.3-3. 8 
2.3.3.1.3 Synchronizer 9 
The purpose of the Synchronizer is to function as part of the local clock recovery in conjunction with an 10 
IEEE1588v2 software stack to provide local time of day and to generate a local synchronous reference 11 
signals to be used for synthesis of necessary clocks to other functions within the O-RU. 12 

 ORAN-WG7.OMAC-HRD-v01.00 
 
 
________________________________________________________________________________________________ 
© 2022 O-RAN Alliance e.V All Rights Reserved.                 52 
   
 
2.3.3.1.3.1 Hardware Specifications 1 
2.3.3.1.3.1.1 Interface 2 
Table 2.3.3-2  Synchronizer Interface Specifications 3 
Item Name Description 
REFA, REFAA differential or single ended reference pulse inputs. 
REFB, REFBB differential or single ended reference pulse inputs. 
Status and Control control core operation and report on state of the PLL. 
XOA, XOB complimentary reference inputs or reference crystal connections 
Output0 and Output0N & 
Output1 and Output1N 
reference outputs to feed further synthesis, transceiver, or logic blocks. 
 4 
2.3.3.1.3.1.2 Performance Specifications 5 
Table 2.3.3-3  Synchronizer Performance Specifications 6 
Item Name Description Notes 
10 Hz Offset −77 dBc/Hz Device configuration: fOSC = 
52 MHz crystal, fREF = 30.72 
MHz, fVCO = 2457.6 MHz, 
fOUT = 245.76 MHz, DPLL BW 
= 50 Hz, internal zero delay 
operation 
100 Hz Offset −93 dBc/Hz 
1 kHz Offset −114 dBc/Hz 
10 kHz Offset −125 dBc/Hz 
100 kHz Offset −130 dBc/Hz 
1 MHz Offset −140 dBc/Hz 
10 MHz Offset −156 dBc/Hz 
 7 

 ORAN-WG7.OMAC-HRD-v01.00 
 
________________________________________________________________________________________________ 
Copyright © 2022  O-RAN Alliance e.V. All Rights Reserved.              53 
   
 
2.3.3.1.3.2 Hardware Design 1 
 2 
Figure 2.3.3-2 Synchronizer Block Diagram 3 
 4 
2.3.3.1.4 Reference Synthesizer 5 
The purpose of the clock synthesizer is to generate low jitter, high stability reference clocks as needed 6 
throughout the design. 7 
2.3.3.1.4.1 Hardware Specifications 8 
2.3.3.1.4.1.1 Interface 9 
Table 2.3.3-4  Synthesizer Interface Specifications 10 
Item Name Description 
Reference Clock(s) Input The clock inputs device should receive a stable reference from a crystal, 
network reference or other suitable source.  More than one input is 
allowed that may be selected between as required by the system. 
Control Control of the transceiver is by way of 3 or 4 wire SPI or I2C functioning as 
a slave.  Support for 1.8V control is required and tolerance of 3.3V is 
preferred. Typically, the clock devices will be part of an IEEE1588v2 
protocol loop controlled by way of t his control interface or other GPIO 
lines as required by the hardware implementation. 
Clock Outputs One or more clock outputs are required to drive the digital device and 
transceiver clock inputs.  Each output should be independently 
programmable in frequ ency to suit the application.  The outputs should 
nominally be differential to preserve clocking edge and to maximize 
tolerance of high common mode signals. 
 11 

 ORAN-WG7.OMAC-HRD-v01.00 
 
 
________________________________________________________________________________________________ 
© 2022 O-RAN Alliance e.V All Rights Reserved.                 54 
   
 
2.3.3.1.4.1.2 Performance Specifications 1 
Table 2.3.3-5  TCXO Clock Performance Specifications 2 
Item Name Description 
Frequency 25 MHz 
Stability +/- 0.28 ppm 
10 Hz Offset -90 dBc/Hz 
100 Hz Offset −120 dBc/Hz 
1 kHz Offset −140 dBc/Hz 
10 kHz Offset −151 dBc/Hz 
100 kHz Offset −152 dBc/Hz 
1 MHz Offset −154 dBc/Hz 
 3 
  4 

 ORAN-WG7.OMAC-HRD-v01.00 
 
 
________________________________________________________________________________________________ Copyright © 2022 O-RAN Alliance e.V. All Rights Reserved.
               55 
   
 
2.3.3.1.4.2 Hardware Design 1 
Figure 2.3.3-3 depicts the hardware design of the Synthesizer Block2 
 3 
Figure 2.3.3-3 Synthesizer Block Diagram  4 


 ORAN-WG7.OMAC-HRD-v01.00 
 
 
________________________________________________________________________________________________ 
Copyright © 2022 O-RAN Alliance e.V. All Rights Reserved.               56 
   
 
2.3.4 External Interface Ports 1 
2.3.4.1 Hardware Specifications 2 
The following table shows the external ports or slots provided by the O -RU. External connections can be 3 
aggregated into a composite connector to minimize the points of environmental ingress as required for a 4 
specific deployment. 5 
Table 2.3.4-1  External Port List 6 
Port Name Feature Description 
Fronthaul interface One or more 25Gbps optical interfaces 
including a primary link and optionally a 
second link for redundancy or daisy chain. 
Debug interface RJ45 for maintenance access.   
Power interface Two pin male panel mount connectors (x1) 
RF Interface 4.3-10+ IP67 connector (x4) [7]/M-LOC 
cluster/multiport RF connector [8] 
 7 
2.3.4.2 Hardware Design for External Interfaces 8 
2.3.4.2.1 Fronthaul Interface 9 
The fronthaul interface to the OM AC is provided by an optical fiber connected to the chassis by way of an 10 
IP67 connector specific to a particular deployment.   11 
2.3.4.2.2 Debug Interface 12 
The local maintenance port or debug port is by way of a standard ethernet connector.  Th e RJ45 Ethernet 13 
connector are standardized components and available from multiple vendors.  The following figure describes 14 
the general form factor of one such RJ45 connector. 15 
 16 
Figure 2.3.4-1 RJ45 Interface 17 

 ORAN-WG7.OMAC-HRD-v01.00 
 
________________________________________________________________________________________________ 
Copyright © 2022  O-RAN Alliance e.V. All Rights Reserved.              57 
   
 
2.3.4.2.3 Power Interface 1 
The standard power interface is defined by a 2-pin panel mount connector as shown in the following figure. 2 
 3 
Figure 2.3.4-2 Power Interface 4 
2.3.4.2.4 RF Interface 5 
The standard RF interfaces are the 4.3-10+ Low PIM RF connector and the M-LOC cluster/multiport connector 6 
as shown in the following figure. 7 
4.13 
mm
10 mm
15.16 mm
20 mm
 8 
(a)                                                (b) 9 
Figure 2.3.4-3 (a) 4.3-10+ RF Connector [7] and (b) M-LOC Cluster/multiport connector [8] 10 


 ORAN-WG7.OMAC-HRD-v01.00 
 
 
________________________________________________________________________________________________ 
© 2022 O-RAN Alliance e.V All Rights Reserved.                 58 
   
 
2.3.5 Mechanical 1 
One such mechanical structure is shown in the following figure. The shell should provide appropriate 2 
environmental protection, RF shielding and passive thermal dissipation.  Internally, thermal pads are used to 3 
contact local heat sources and transfer that heat to the frame which in turn dissipates the heat through bulk 4 
metal and fins used to increase the effective surface area.  Other enclosures are possible. 5 
 6 
 7 
Figure 2.3.5-1 Mechanical Enclosure Front View 8 
 9 
 10 
Figure 2.3.5-2 Mechanical Enclosure Top View 11 
2.3.6 Power Unit 12 
For the Outdoor Macrocell, the power solution of the O-RU is provided externally from a telco -48V supply.  13 
Internally, the telco supply is converted and distributed to devices using appropriate DC -DC and LDO 14 
converters.  Optionally the unit can be powered by AC line power which is not shown here. 15 
410 mm 
330 mm 
170 mm 

 ORAN-WG7.OMAC-HRD-v01.00 
 
________________________________________________________________________________________________ 
Copyright © 2022  O-RAN Alliance e.V. All Rights Reserved.              59 
   
 
2.3.6.1 Hardware Specifications 1 
The power unit is responsible for isolating and converting the telco supply to appropriate voltages for 2 
distribution to individual supply domains in the O-RU.  The worst-case dissipation is outlined below.  The RF 3 
front end is broken out separately since different deployment scenarios will require different frequencies and 4 
power levels resulting is significantly different total dissipation.  Total Power is the sum of transceiver module 5 
section and RF front end module section. 6 
Table 2.3.6-1  Transceiver Module Specifications 7 
Module 4T4R (Watts)  Notes 
FPGA 25 W   
Transceiver 10 W   
Synchronization & Clocking 1.8 W   
DDR 1.8 W  4 modules 
Others 6 W   
SFP28 Module 4 W  2 modules 
total device consumption 48.6 W   
O-RU Low PHY Transceiver power 
consumption 
54 W  90% power efficiency 
 8 
Table 2.3.6-2  RF Front End Module Specifications 9 
Module 4T4R (Watts)  Notes 
PA 330-350  40W O/P at Antenna Port 
PA Drive Amp 30-35  2W O/P Power 
LNA 1.5 – 2.0  For 4 chains 
Others 10-13  Gain Block and Switch 
total device consumption 344.5 – 400  80% Duty Cycle 
O-RU RF Front End power 
consumption 
495  Total Power Consumption 
2.3.6.2 Hardware Design 10 
The block diagram of the power unit is shown in the figure 2.3.6-1.   11 

 ORAN-WG7.OMAC-HRD-v01.00 
 
 
________________________________________________________________________________________________ 
© 2022 O-RAN Alliance e.V All Rights Reserved.                 60 
   
 
Isolated 
Power 
Module
Local Supply 
Generators
(DC-DC & LDO)
Power 
Connector
n
-48V
Telco Supply
 1 
 2 
Figure 2.3.6-1 Power Reference Design 3 
2.3.7 Thermal 4 
Heat dissipation in the O-RU is widely done through passive cooling via three modes: conduction, 5 
convection, and radiation. These mechanisms are accomplished with help of heat sink, heat pipes and vapor 6 
chamber etc. 7 
The transfer of heat though conduction can usually be described by Fourier’s law, which is stated 8 
q=(k/s)A.dT 9 
k is the thermal conductivity of the material, and has units of W/m·K, s = material thickness, A = heat 10 
transfer area, dT = temperature difference between inside and outside wall. 11 
Table 2.3.7-1 Thermal Conductivity of common Metals [9] 12 
Type of Material Thermal Conductivity (W/m,K) 
Diamond 2300 
Pure Al 237 
Hard Aluminum 4.5% Cu 315-317 


 ORAN-WG7.OMAC-HRD-v01.00 
 
________________________________________________________________________________________________ 
Copyright © 2022  O-RAN Alliance e.V. All Rights Reserved.              61 
   
 
Au 411-429 
Iron 80 
Tin 67 
 1 
The heat sinks transfer heat to the space by thermal convection and radiation. For thermal convection, it can 2 
be calculated by the Newton’s Equation: 3 
𝑄𝑑 = 𝛼𝑐𝐴∆𝑡 = 𝛼𝑐𝐴(𝑡𝜔 − 𝑡𝑓) 4 
where, 𝑄𝑑 is the convention heat (W), 𝑡𝜔 is the surface temperature of object (K), 𝑡𝑓 is the temperature of 5 
airflow (K), A is the surface area of the object involved in heat transfer (m2), ∆𝑡 is the temperature difference 6 
between the surface temperature of object and airflow (K), 𝛼𝑐 is convective heat transfer coefficient (W/m2.K).  7 
Table 2.3.7-2 Convective heat transfer coefficient [10] 8 
Flow Type Heat transfer coefficients 
(W/m2. K) 
Forced convection; low speed flow of air over a surface 10 
Forced convection; moderate speed flow of air over a surface 100 
Forced convection; moderate speed crossflow of air over a cylinder 200 
Forced convection; moderate flow of water in pipe 3000 
 9 
For thermal radiation, it can be calculated by the following Equation: 10 
𝑄𝑟 = 𝜀𝛿𝐴(𝑡𝜔4 − 𝑡𝑓
4) 11 
where, 𝑄𝑟 is the radiation heat (W), 𝜀 is the thermal emissivity, 𝛿 is the Stefan–Boltzmann constant, its value 12 
is 5.67032 x10-8 W/ (m-2. K-4). From these Equations, we can see that the increase of surface area A and thermal 13 
emissivity 𝜀 will improve the heat dissipation. 14 
Different materials can have widely different emissivity values within the range of 0 to 1.00. 15 
Table 2.3.7-3 Emissivity value of different materials [11] 16 
Material Emissivity Value (ε) 
Aluminum: anodized 0.77 
Aluminum: polished 0.05 
Brass: highly polished 0.03 
Brass: oxidized 0.61 
Carbon: candle soot 0.95 

 ORAN-WG7.OMAC-HRD-v01.00 
 
 
________________________________________________________________________________________________ 
© 2022 O-RAN Alliance e.V All Rights Reserved.                 62 
   
 
Carbon: graphite, filed surface 0.98 
Copper: polished 0.05 
Copper: oxidized 0.65 
 1 
2.3.8 Environmental and Regulations 2 
The O-RU hardware system is RoHS Compliant.  Unit is passively cooled. 3 
Table 2.3.8-1  Environmental Features 4 
Item Name Description Notes 
Operating Temperature -40°C to +55°C Cold and hot start 
Operating Relative Humidity 5% to 95%   
Atmospheric Pressure 70 to 106Kpa  
 5 
 6 
2.4 Integrated O-DU & O-RU (gNB-DU) Reference Design 7 
The integrated hardware consists of O-DU & O-RU in a single box. The integrated O-DU & O-RU is the white 8 
box hardware platform that performs the O- DU functions such as upper L1 and lower L2 functions along with 9 
O-RU.  The integrated small cell (gNB-DU) shall support split option – 2 (F1 Interface) towards gNB-CU and 10 
supports FAPI standard logical interface between Layer2 and Layer1 running on different HW options. 11 
 12 
 13 
Figure 2.3.8-1 Integrated O-DU & O-RU (gNB-DU) Reference Design 14 


 ORAN-WG7.OMAC-HRD-v01.00 
 
________________________________________________________________________________________________ 
Copyright © 2022  O-RAN Alliance e.V. All Rights Reserved.              63 
   
 
2.4.1 O-DU Portion of Integrated Reference Design 1 
In this Integrated architecture, O- DU functions such as upper L1 and lower L2 functions. L2 Chip will  be 2 
having multiple interface support like DDR4, QSPI, 1G Ethernet, SFP, PCIe, JTAG, UART, EMMC and many 3 
more to support number of additional peripherals. 4 
 5 
2.4.1.1 O-DU High-Level Functional Block Diagram 6 
In the following O -DU portion in the integrated architecture it shows the interconnection of the         7 
Components and external interfaces. O-DU portion is connected to O-RU portion via PCIe interface. 8 
 9 
 10 
Figure 2.4.1-1 Functional Block Diagram For O-DU portion 11 
 12 


 ORAN-WG7.OMAC-HRD-v01.00 
 
 
________________________________________________________________________________________________ 
© 2022 O-RAN Alliance e.V All Rights Reserved.                 64 
   
 
2.4.1.2 O-DU Hardware Components 1 
[Intentionally left blank awaiting future contributions] 2 
2.4.1.2.1 Digital Processing Unit 3 
2.4.1.2.2 Hardware Accelerator (if required by design) 4 
2.4.1.2.2.1 Accelerator Design 1 5 
2.4.1.2.2.2 Accelerator Design 2 6 
2.4.1.3 Synchronization and Timing 7 
2.4.2 O-RU Portion of Integrated Reference Design 8 
In Integrated architecture the O-RU portion contains the Digital Processing Unit Processing Unit, including 9 
the Transceiver, RFFE and other RF components, Clock and Synchronization & Power Unit. Digital 10 
processing unit is connected to O-DU portion NPU through PCIe interface.  11 
2.4.2.1 O-RU High-Level Functional Block Diagram 12 
This is high level functional block diagram for O-RU portion in the Integrated architecture. 13 
 It also highlights the internal/external interfaces that are required. 14 
                       15 
 16 
Figure 2.4.2-1 Functional Block Diagram for O-RU portion 17 


 ORAN-WG7.OMAC-HRD-v01.00 
 
________________________________________________________________________________________________ 
Copyright © 2022  O-RAN Alliance e.V. All Rights Reserved.              65 
   
 
                                                         1 
2.4.2.2 O-RU Hardware Components 2 
[Intentionally left blank awaiting future contributions] 3 
2.4.2.2.1 Digital Processing Unit 4 
2.4.2.2.2 RF Processing Unit 5 
2.4.2.2.2.1 Transceiver Reference Design 6 
2.4.2.2.2.2 Power Amplifier (PA) Reference Design 7 
2.4.2.2.2.3 Low Noise Amplifier (LNA) Reference Design 8 
2.4.2.2.2.4 RF Switch Reference Design 9 
2.4.2.2.2.5 Antenna / Phased Array Reference Design 10 
Phased array antenna reference design is shown in the Figure 2.4.2-2 11 
 12 
Figure 2.4.2-2 Phased array antenna reference design 13 
It has the following functional blocks: 14 
1. Digital Front-end Block:  15 
It is responsible for processing the baseband data and controlling the beams of the antenna. It has two basic 16 
functional blocks that are described below. 17 
a. FPGA/Baseband processor - To generate/apply the weights (Amplitude and phase) to the phased array 18 
antenna elements based on the beam characteristics. Also, it is responsible for scheduling the data/control 19 
symbols in each transceiver chain. 20 
b. DSP/Algorithm block: It works together with the FPGA to generate the weight matrix and map the same 21 
to the corresponding antenna element 22 
2. RF Front-end Block:  23 


 ORAN-WG7.OMAC-HRD-v01.00 
 
 
________________________________________________________________________________________________ 
© 2022 O-RAN Alliance e.V All Rights Reserved.                 66 
   
 
It has attenuator, amplifiers (PA in the Tx and LNA in the Rx chain), switches and duplexer (to switch 1 
between Tx/Rx chain or Downlink/Uplink) 2 
3. Plurality of antenna elements:  3 
Two or more antenna elements are there in the phased array antenna to attain the below desired beam 4 
characteristics upon application of the corresponding beam weights, which are estimated based on the 5 
CSI/SRS measurements.  6 
a. Beam splitting (Hard and Soft) - Twin beam, Quad beam etc... 7 
b. Beam steering 8 
c. Plurality of beams (Service beam (Sectoral) and multiple narrow beams) 9 
d. Beam refinement 10 
e. Generating null in the desired direction 11 
f. Tilting of the beams 12 
 13 
2.4.2.2.3 Synchronization and Timing 14 
2.4.3 External Interface Ports 15 
2.4.4 O-DU/O-RU Firmware (if required by design) 16 
2.4.5 Mechanical 17 
2.4.6 Power Unit 18 
2.4.7 Thermal 19 
2.4.8 Environmental and Regulations 20 
 21 
 22 
 23 

 ORAN-WG7.OMAC-HRD-v01.00 
 
________________________________________________________________________________________________ 
Copyright © 2022  O-RAN Alliance e.V. All Rights Reserved.              67 
   
 
2.5 FHGW Hardware Reference Design 1 
The O-RAN Hardware Reference Design Specification for Fronthaul Gateway v2.0 (if required by design) 2 
can be found here: https://oranalliance.atlassian.net/wiki/download/attachments/1001193754/O-3 
RAN.WG7.FHGW-HRD.0-v02.00.pdf?api=v2 4 
The fronthaul gateway can be used to terminate O-RAN fronthaul user, control, synchronization, and 5 
management planes for option 7-2x and to translate the signals to and from several CPRI interfaces (option 6 
8). It can further multiplex or demultiplex option 7-2x fronthaul signals to or from several O-RUs. This 7 
version of the specification only supports option 7-2x to option 8 conversion and vice versa in addition to the 8 
transport of other traffic streams.  9 

 ORAN-WG7.OMAC-HRD-v01.00 
 
 
________________________________________________________________________________________________ 
© 2022 O-RAN Alliance e.V All Rights Reserved.                 68 
   
 
Annex 1: Parts Reference List 1 
According to WG7 scope and charter, component selection for example implementation of white box hardware 2 
is allowed for WG7 but would not be mandatory in any Specification.   3 
1.1 Recommended O-DU parts reference is given in table below: 4 
No. Part Number Descriptions 
1 Intel® Xeon® Processor D-2183IT Intel® Xeon® Skylake D D-2100 SoC processor  
2 Intel® I350 Intel® 1GbE x4 Ethernet controller 
3 Intel® X557-AT2 Intel® 10GbE x2 Ethernet controller 
4 Intel® I210 Intel® 1GbE Ethernet controller 
5 ASPEED® AST-2500 ASPEED® BMC controller 
6 UniIC® SCQ08GU03H1F1C-26V UniIC® DDR4 8GB  
7 Powerleader® MTFDDAK480TDC-
1AT1ZABYY 
Powerleader® SSD 480GB 
8 Accelink® RTXM228-551 Accelink® 10Gbps Optical module 
9 P410G8TS81 TimeSync Server 
Adapter 
Silicom 8 Port Fiber QSFP 10/1 Gigabit Ethernet 
TimeSync PCI Express Server Adapter 
10 P3iMB-M-P2 Silicom ACC100  eASIC FEC Accelerator (optional) 
 5 

 ORAN-WG7.OMAC-HRD-v01.00 
 
________________________________________________________________________________________________ 
Copyright © 2022  O-RAN Alliance e.V. All Rights Reserved.              69 
   
 
1.2 ADI Based O-RU 4T4R: 1 
No. Item Name Description 
1 ADP196ACBZ-R7 5V, 3A Logic Controlled High-Side Power Switch 
2 LTC7150SEY#PBF 20V, 20A Synchronous Ste-Down Regulator 
3 ADRV9029 Integrated, Quad RF Transceiver with Observation Path 
and DPD/CFR 
4 ADP223ACPZ-R7 Dual, 300 mA Adjustable Output, Low Noise, High PSRR 
Voltage Regulator  
5 LTC4217IDHC#PBF 2A Integrated Hot Swap Controller 
6 ADCLK846BCPZ-REEL7 1.8V, 6 LVDS/12 CMOS Output Low Power Clock Fanout 
Buffer 
7 AD9545BCPZ IEEE 1588 V2 and 1 pps Synchronizer and Adaptive Clock 
Translator 
8 ADRF5545A Dual-Channel 2.4 to 4.2 GHz Receiver Front End 
9 LTC3315AIV#TRMPBF Dual 5V, 2A Synchronous Step-Down DC/DCs 
10 LTC3634EUFD#PBF 15V Dual 3A Monolithic Step-Down Regulator for DDR 
Power 
11 LTC2928IUHF#BPF Multichannel Power Supply Sequencer and Supervisor 
12 ADP5054ACPZ-R7 Quad Buck Regulator Integrated Power Solution 
13 AD9576BPZ Dual PLL, Asynchronous Clock Generator 
14 LT1389ACS8-1.25#PBF Nanopower Precision Shunt Voltage Reference 
15 Intel® Arria® 10 SoC Intel® Arria® 10 SoC 1AS048F35 
16 MAX1619MEE Temp Sensor with Dual-Alarm Outputs and PMBus 
 2 

 ORAN-WG7.OMAC-HRD-v01.00 
 
 
________________________________________________________________________________________________ 
© 2022 O-RAN Alliance e.V All Rights Reserved.                 70 
   
 
1.3 ADI Based O-RU 8T8R: 1 
No. Item Name Description 
1 AD9576BPZ Dual PLL, Asynchronous Clock Generator 
2 AD9545BCPZ IEEE 1588 V2 and 1 pps Synchronizer and Adaptive Clock 
Translator 
5 MAX6581TG9A+ ±1°C Accurate 8-Channel Temperature Sensor 
6 DS1339C-33# I²C Serial Real-Time Clock 
7 ADIN1300CCPZ Robust, Industrial, Low Latency and Low Power 10 Mbps, 
100 Mbps, and 1 Gbps Ethernet PHY 
8 ADRV904x 8T8R 400MHz RF Transceiver, Integrated Observation 
Paths with DFE 
9 Intel® AGFB014R24B212V Intel® Agilex® AGF014 
10  LTC2980 PMBus Power System Manager 
12 LTC4251BIS6-1#TRMPBF Negative Voltage Hot Swap Controllers in SOT-23 
13 LTC3888-1 Dual Loop 8-Phase Step-Down DC/DC Controller with 
Digital Power System Management 
14  LTC8625SP-1 18V/8A Step-Down Silent Switcher 3 with Ultralow Noise 
15 LT8627SPJV#PBF 18V/16A Step-Down Silent Switcher 3 with Ultralow Noise 
16 LTC3315AJV#WTRPBF Dual 5V, 2A Synchronous Step-Down DC/DCs in Tiny LQFN 
and WLCSP 
17 LTC3636EUFD#TRPBF Dual Channel 6A, 20V Monolithic Synchronous Step-Down 
Regulator 
18 LTC3618EUF#PBF Dual 4MHz, ±3A Synchronous Buck Converter for DDR 
Termination 
19 ADCLK846BCPZ-REEL7 1.8V, 6 LVDS/12 CMOS Output Low Power Clock Fanout 
Buffer 
 2 
 3 
 4 
  5 

 ORAN-WG7.OMAC-HRD-v01.00 
 
________________________________________________________________________________________________ 
Copyright © 2022  O-RAN Alliance e.V. All Rights Reserved.              71 
   
 
Annex ZZZ: O-RAN Adopter License Agreement 1 
BY DOWNLOADING, USING OR OTHERWISE ACCESSING ANY O-RAN SPECIFICATION, 2 
ADOPTER AGREES TO THE TERMS OF THIS AGREEMENT. 3 
This O-RAN Adopter License Agreement (the “Agreement”) is made by and between the O-RAN Alliance 4 
and the entity that downloads, uses, or otherwise accesses any O-RAN Specification, including its Affiliates 5 
(the “Adopter”). 6 
This is a license agreement for entities who wish to adopt any O-RAN Specification. 7 
Section 1: DEFINITIONS 8 
1.1 “Affiliate” means an entity that directly or indirectly controls, is controlled by, or is under common 9 
control with another entity, so long as such control exists. For the purpose of this Section, “Control” means 10 
beneficial ownership of fifty (50%) percent or more of the voting stock or equity in an entity. 11 
1.2 “Compliant Implementation” means any system, device, method, or operation (whether implemented in 12 
hardware, software, or combinations thereof) that fully conforms to a Final Specification. 13 
1.3 “Adopter(s)” means all entities, who are not Members, Contributors or Academic Contributors, including 14 
their Affiliates, who wish to download, use, or otherwise access O-RAN Specifications. 15 
1.4 “Minor Update” means an update or revision to an O-RAN Specification published by O-RAN Alliance 16 
that does not add any significant new features or functionality and remains interoperable with the prior 17 
version of an O-RAN Specification. The term “O-RAN Specifications” includes Minor Updates. 18 
1.5 “Necessary Claims” means those claims of all present and future patents and patent applications, other 19 
than design patents and design registrations, throughout the world, which (i) are owned or otherwise 20 
licensable by a Member, Contributor or Academic Contributor during the term of its Member, Contributor or 21 
Academic Contributorship; (ii) such Member, Contributor or Academic Contributor has the right to grant a 22 
license without the payment of consideration to a third party; and (iii) are necessarily infringed by a 23 
Compliant Implementation (without considering any Contributions not included in the Final Specification). 24 
A claim is necessarily infringed only when it is not possible on technical (but not commercial) grounds, 25 
taking into account normal technical practice and the state of the art generally available at the date any Final 26 
Specification was published by the O-RAN Alliance or the date the patent claim first came into existence, 27 
whichever last occurred, to make, sell, lease, otherwise dispose of, repair, use or operate a Compliant 28 
Implementation without infringing that claim. For the avoidance of doubt in exceptional cases where a Final 29 
Specification can only be implemented by technical solutions, all of which infringe patent claims, all such 30 
patent claims shall be considered Necessary Claims. 31 
1.6 “Defensive Suspension” means for the purposes of any license grant pursuant to Section 3, Member, 32 
Contributor, Academic Contributor, Adopter, or any of their Affiliates, may have the discretion to include in 33 
their license a term allowing the licensor to suspend the license against a licensee who brings a patent 34 
infringement suit against the licensing Member, Contributor, Academic Contributor, Adopter, or any of their 35 
Affiliates. 36 

 ORAN-WG7.OMAC-HRD-v01.00 
 
 
________________________________________________________________________________________________ 
© 2022 O-RAN Alliance e.V All Rights Reserved.                 72 
   
 
Section 2: COPYRIGHT LICENSE 1 
2.1 Subject to the terms and conditions of this Agreement, O-RAN Alliance hereby grants to Adopter a 2 
nonexclusive, nontransferable, irrevocable, non-sublicensable, worldwide copyright license to obtain, use 3 
and modify O-RAN Specifications, but not to further distribute such O-RAN Specification in any modified 4 
or unmodified way, solely in furtherance of implementations of an ORAN 5 
Specification. 6 
2.2 Adopter shall not use O-RAN Specifications except as expressly set forth in this Agreement or in a 7 
separate written agreement with O-RAN Alliance. 8 
Section 3: FRAND LICENSE 9 
3.1 Members, Contributors and Academic Contributors and their Affiliates are prepared to grant based on a 10 
separate Patent License Agreement to each Adopter under Fair Reasonable And Non- Discriminatory 11 
(FRAND) terms and conditions with or without compensation (royalties) a nonexclusive, non-transferable, 12 
irrevocable (but subject to Defensive Suspension), non-sublicensable, worldwide patent license under their 13 
Necessary Claims to make, have made, use, import, offer to sell, lease, sell and otherwise distribute 14 
Compliant Implementations; provided, however, that such license shall not extend: (a) to any part or function 15 
of a product in which a Compliant Implementation is incorporated that is not itself part of the Compliant 16 
Implementation; or (b) to any Adopter if that Adopter is not making a reciprocal grant to Members, 17 
Contributors and Academic Contributors, as set forth in Section 3.3. For the avoidance of doubt, the 18 
foregoing licensing commitment includes the distribution by the Adopter’s distributors and the use by the 19 
Adopter’s customers of such licensed Compliant Implementations. 20 
3.2 Notwithstanding the above, if any Member, Contributor or Academic Contributor, Adopter or their 21 
Affiliates has reserved the right to charge a FRAND royalty or other fee for its license of Necessary Claims 22 
to Adopter, then Adopter is entitled to charge a FRAND royalty or other fee to such Member, Contributor or 23 
Academic Contributor, Adopter, and its Affiliates for its license of Necessary Claims to its licensees. 24 
3.3 Adopter, on behalf of itself and its Affiliates, shall be prepared to grant based on a separate Patent 25 
License Agreement to each Members, Contributors, Academic Contributors, Adopters and their Affiliates 26 
under Fair Reasonable And Non-Discriminatory (FRAND) terms and conditions with or without 27 
compensation (royalties) a nonexclusive, non-transferable, irrevocable (but subject to Defensive 28 
Suspension), non-sublicensable, worldwide patent license under their Necessary Claims to make, have made, 29 
use, import, offer to sell, lease, sell and otherwise distribute Compliant Implementations; provided, however, 30 
that such license will not extend: (a) to any part or function of a product in which a Compliant 31 
Implementation is incorporated that is not itself part of the Compliant Implementation; or (b) to any 32 
Members, Contributors, Academic Contributors, Adopters and their Affiliates that is not making a reciprocal 33 
grant to Adopter, as set forth in Section 3.1. For the avoidance of doubt, the foregoing licensing commitment 34 
includes the distribution by the Members’, Contributors’, Academic Contributors’, Adopters’ and their 35 
Affiliates’ distributors and the use by the Members’, Contributors’, Academic Contributors’, Adopters’, and 36 
their Affiliates’ customers of such licensed Compliant Implementations. 37 

 ORAN-WG7.OMAC-HRD-v01.00 
 
________________________________________________________________________________________________ 
Copyright © 2022  O-RAN Alliance e.V. All Rights Reserved.              73 
   
 
Section 4: TERM AND TERMINATION 1 
4.1 This Agreement shall remain in force, unless early terminated according to this Section 4. 2 
4.2 O-RAN Alliance on behalf of its Members, Contributors and Academic Contributors may terminate this 3 
Agreement if Adopter materially breaches this Agreement and does not cure or is not capable of curing such 4 
breach within thirty (30) days after being given notice specifying the breach. 5 
4.3 Sections 1, 3, 5 - 11 of this Agreement shall survive any termination of this Agreement. Under surviving 6 
Section 3, after termination of this Agreement, Adopter will continue to grant licenses (a) to entities who 7 
become Adopters after the date of termination; and (b) for future versions of ORAN Specifications that are 8 
backwards compatible with the version that was current as of the date of termination. 9 
Section 5: CONFIDENTIALITY 10 
Adopter will use the same care and discretion to avoid disclosure, publication, and dissemination of O-RAN 11 
Specifications to third parties, as Adopter employs with its own confidential information, but no less than 12 
reasonable care. Any disclosure by Adopter to its Affiliates, contractors and consultants should be subject to 13 
an obligation of confidentiality at least as restrictive as those contained in this Section. The foregoing 14 
obligation shall not apply to any information which is: (1) rightfully known by Adopter without any 15 
limitation on use or disclosure prior to disclosure; (2) publicly available through no fault of Adopter; (3) 16 
rightfully received without a duty of confidentiality; (4) disclosed by O-RAN Alliance or a Member, 17 
Contributor or Academic Contributor to a third party without a duty of confidentiality on such third party; 18 
(5) independently developed by Adopter; (6) disclosed pursuant to the order of a court or other authorized 19 
governmental body, or as required by law, provided that Adopter provides reasonable prior written notice to 20 
O-RAN Alliance, and cooperates with O-RAN Alliance and/or the applicable Member, Contributor or 21 
Academic Contributor to have the opportunity to oppose any such order; or (7) disclosed by Adopter with O-22 
RAN Alliance’s prior written approval. 23 
Section 6: INDEMNIFICATION 24 
Adopter shall indemnify, defend, and hold harmless the O-RAN Alliance, its Members, Contributors or 25 
Academic Contributors, and their employees, and agents and their respective successors, heirs and assigns 26 
(the “Indemnitees”), against any liability, damage, loss, or expense (including reasonable attorneys’ fees and 27 
expenses) incurred by or imposed upon any of the Indemnitees in connection with any claims, suits, 28 
investigations, actions, demands or judgments arising out of Adopter’s use of the licensed O-RAN 29 
Specifications or Adopter’s commercialization of products that comply with O-RAN Specifications. 30 
Section 7: LIMITATIONS ON LIABILITY; NO WARRANTY 31 
EXCEPT FOR BREACH OF CONFIDENTIALITY, ADOPTER’S BREACH OF SECTION 3, AND 32 
ADOPTER’S INDEMNIFICATION OBLIGATIONS, IN NO EVENT SHALL ANY PARTY BE LIABLE 33 
TO ANY OTHER PARTY OR THIRD PARTY FOR ANY INDIRECT, SPECIAL, INCIDENTAL, 34 

 ORAN-WG7.OMAC-HRD-v01.00 
 
 
________________________________________________________________________________________________ 
© 2022 O-RAN Alliance e.V All Rights Reserved.                 74 
   
 
PUNITIVE OR CONSEQUENTIAL DAMAGES RESULTING FROM ITS PERFORMANCE OR NON-1 
PERFORMANCE UNDER THIS AGREEMENT, IN EACH CASE WHETHER UNDER CONTRACT, 2 
TORT, WARRANTY, OR OTHERWISE, AND WHETHER OR NOT SUCH PARTY HAD ADVANCE 3 
NOTICE OF THE POSSIBILITY OF SUCH DAMAGES. O-RAN SPECIFICATIONS ARE PROVIDED 4 
“AS IS” WITH NO WARRANTIES OR CONDITIONS WHATSOEVER, WHETHER EXPRESS, 5 
IMPLIED, STATUTORY, OR OTHERWISE. THE O-RAN ALLIANCE AND THE MEMBERS, 6 
CONTRIBUTORS OR ACADEMIC CONTRIBUTORS EXPRESSLY DISCLAIM ANY WARRANTY 7 
OR CONDITION OF MERCHANTABILITY, SECURITY, SATISFACTORY QUALITY, 8 
NONINFRINGEMENT, FITNESS FOR ANY PARTICULAR PURPOSE, ERROR-FREE OPERATION, 9 
OR ANY WARRANTY OR CONDITION FOR O-RAN SPECIFICATIONS. 10 
Section 8: ASSIGNMENT 11 
Adopter may not assign the Agreement or any of its rights or obligations under this Agreement or make any 12 
grants or other sublicenses to this Agreement, except as expressly authorized hereunder, without having first 13 
received the prior, written consent of the O-RAN Alliance, which consent may be withheld in O-RAN 14 
Alliance’s sole discretion. O-RAN Alliance may freely assign this Agreement. 15 
Section 9: THIRD-PARTY BENEFICIARY RIGHTS 16 
Adopter acknowledges and agrees that Members, Contributors and Academic Contributors (including future 17 
Members, Contributors and Academic Contributors) are entitled to rights as a third-party beneficiary under 18 
this Agreement, including as licensees under Section 3. 19 
Section 10: BINDING ON AFFILIATES 20 
Execution of this Agreement by Adopter in its capacity as a legal entity or association constitutes that legal 21 
entities or association’s agreement that its Affiliates are likewise bound to the obligations that are applicable 22 
to Adopter hereunder and are also entitled to the benefits of the rights of Adopter hereunder. 23 
Section 11: GENERAL 24 
This Agreement is governed by the laws of Germany without regard to its conflict or choice of law 25 
provisions.  26 
This Agreement constitutes the entire agreement between the parties as to its express subject matter and 27 
expressly supersedes and replaces any prior or contemporaneous agreements between the parties, whether 28 
written or oral, relating to the subject matter of this Agreement.  29 
Adopter, on behalf of itself and its Affiliates, agrees to comply at all times with all applicable laws, rules and 30 
regulations with respect to its and its Affiliates’ performance under this Agreement, including without 31 
limitation, export control and antitrust laws. Without limiting the generality of the foregoing, Adopter 32 
acknowledges that this Agreement prohibits any communication that would violate the antitrust laws. 33 

 ORAN-WG7.OMAC-HRD-v01.00 
 
________________________________________________________________________________________________ 
Copyright © 2022  O-RAN Alliance e.V. All Rights Reserved.              75 
   
 
By execution hereof, no form of any partnership, joint venture or other special relationship is created 1 
between Adopter, or O-RAN Alliance or its Members, Contributors or Academic Contributors. Except as 2 
expressly set forth in this Agreement, no party is authorized to make any commitment on behalf of Adopter, 3 
or O-RAN Alliance or its Members, Contributors or Academic Contributors. 4 
In the event that any provision of this Agreement conflicts with governing law or if any provision is held to 5 
be null, void or otherwise ineffective or invalid by a court of competent jurisdiction, (i) such provisions will 6 
be deemed stricken from the contract, and (ii) the remaining terms, provisions, covenants and restrictions of 7 
this Agreement will remain in full force and effect. 8 
 9 