<profile>
  <RunData>
    <RUN_TYPE>synth</RUN_TYPE>
    <VIVADO_VERSION>v.2023.2</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>5.000</TargetClockPeriod>
    <AchievedClockPeriod>5.788</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>5.788</CP_FINAL>
    <CP_ROUTE>NA</CP_ROUTE>
    <CP_SYNTH>5.788</CP_SYNTH>
    <CP_TARGET>5.000</CP_TARGET>
    <SLACK_FINAL>-0.788</SLACK_FINAL>
    <SLACK_ROUTE/>
    <SLACK_SYNTH>-0.788</SLACK_SYNTH>
    <TIMING_MET>FALSE</TIMING_MET>
    <TNS_FINAL>-7.092</TNS_FINAL>
    <TNS_ROUTE>NA</TNS_ROUTE>
    <TNS_SYNTH>-7.092</TNS_SYNTH>
    <WNS_FINAL>-0.788</WNS_FINAL>
    <WNS_ROUTE>NA</WNS_ROUTE>
    <WNS_SYNTH>-0.788</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>0</BRAM>
      <CLB>0</CLB>
      <DSP>0</DSP>
      <FF>1843</FF>
      <LATCH>0</LATCH>
      <LUT>1210</LUT>
      <SRL>4</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>280</BRAM>
      <CLB>0</CLB>
      <DSP>220</DSP>
      <FF>106400</FF>
      <LUT>53200</LUT>
      <URAM>0</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="DigitRec" DISPNAME="inst" RTLNAME="DigitRec">
      <SubModules count="6">grp_DigitRec_Pipeline_3_fu_172 grp_DigitRec_Pipeline_SET_KNN_SET_fu_156 grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177 grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201 grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209 votes_U</SubModules>
      <Resources FF="1843" LUT="1210"/>
      <LocalResources FF="148" LUT="14"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_DigitRec_Pipeline_3_fu_172" DEPTH="1" TYPE="function" MODULENAME="DigitRec_Pipeline_3" DISPNAME="grp_DigitRec_Pipeline_3_fu_172" RTLNAME="DigitRec_DigitRec_Pipeline_3">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="11" LUT="9"/>
      <LocalResources FF="9"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_DigitRec_Pipeline_3_fu_172/flow_control_loop_pipe_sequential_init_U" BINDMODULE="DigitRec_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="DigitRec_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="9"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_DigitRec_Pipeline_SET_KNN_SET_fu_156" DEPTH="1" TYPE="function" MODULENAME="DigitRec_Pipeline_SET_KNN_SET" DISPNAME="grp_DigitRec_Pipeline_SET_KNN_SET_fu_156" RTLNAME="DigitRec_DigitRec_Pipeline_SET_KNN_SET">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="43" LUT="10"/>
      <LocalResources FF="41" LUT="1"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_DigitRec_Pipeline_SET_KNN_SET_fu_156/flow_control_loop_pipe_sequential_init_U" BINDMODULE="DigitRec_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="DigitRec_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="9"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177" DEPTH="1" TYPE="function" MODULENAME="DigitRec_Pipeline_TRAINING_LOOP" DISPNAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177" RTLNAME="DigitRec_DigitRec_Pipeline_TRAINING_LOOP">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="1415" LUT="1003"/>
      <LocalResources FF="1413" LUT="942"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/flow_control_loop_pipe_sequential_init_U" BINDMODULE="DigitRec_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="DigitRec_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="61"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201" DEPTH="1" TYPE="function" MODULENAME="DigitRec_Pipeline_VITIS_LOOP_69_1" DISPNAME="grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201" RTLNAME="DigitRec_DigitRec_Pipeline_VITIS_LOOP_69_1">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="82" LUT="58"/>
      <LocalResources FF="80" LUT="44"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201/flow_control_loop_pipe_sequential_init_U" BINDMODULE="DigitRec_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="DigitRec_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="14"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209" DEPTH="1" TYPE="function" MODULENAME="DigitRec_Pipeline_VITIS_LOOP_72_2" DISPNAME="grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209" RTLNAME="DigitRec_DigitRec_Pipeline_VITIS_LOOP_72_2">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="112" LUT="84"/>
      <LocalResources FF="110" LUT="69"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/flow_control_loop_pipe_sequential_init_U" BINDMODULE="DigitRec_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="DigitRec_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="15"/>
    </RtlModule>
    <RtlModule CELL="inst/votes_U" BINDMODULE="DigitRec_votes_RAM_AUTO_1R1W" DEPTH="1" TYPE="resource" MODULENAME="votes_RAM_AUTO_1R1W" DISPNAME="votes_U" RTLNAME="DigitRec_votes_RAM_AUTO_1R1W">
      <Resources FF="32" LUT="32"/>
      <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="votes_U" SOURCE="benchmarks/rosetta/digit-recognition/src/digitrec.cpp:67" STORAGESIZE="32 10 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="votes"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="5.180" DATAPATH_LOGIC_DELAY="1.808" DATAPATH_NET_DELAY="3.372" ENDPOINT_PIN="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[0]/R" LOGIC_LEVELS="6" MAX_FANOUT="9" SLACK="-0.788" STARTPOINT_PIN="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]/C">
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="841"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_i_3" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="109"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="102"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="102"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="102"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__2" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="102"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842[8]_i_1" PRIMITIVE_TYPE="LUT.others.LUT2" LINE_NUMBER="9"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="933"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="5.180" DATAPATH_LOGIC_DELAY="1.808" DATAPATH_NET_DELAY="3.372" ENDPOINT_PIN="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[1]/R" LOGIC_LEVELS="6" MAX_FANOUT="9" SLACK="-0.788" STARTPOINT_PIN="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]/C">
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="841"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_i_3" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="109"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="102"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="102"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="102"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__2" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="102"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842[8]_i_1" PRIMITIVE_TYPE="LUT.others.LUT2" LINE_NUMBER="9"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="933"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="5.180" DATAPATH_LOGIC_DELAY="1.808" DATAPATH_NET_DELAY="3.372" ENDPOINT_PIN="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[2]/R" LOGIC_LEVELS="6" MAX_FANOUT="9" SLACK="-0.788" STARTPOINT_PIN="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]/C">
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="841"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_i_3" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="109"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="102"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="102"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="102"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__2" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="102"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842[8]_i_1" PRIMITIVE_TYPE="LUT.others.LUT2" LINE_NUMBER="9"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[2]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="933"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="5.180" DATAPATH_LOGIC_DELAY="1.808" DATAPATH_NET_DELAY="3.372" ENDPOINT_PIN="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[3]/R" LOGIC_LEVELS="6" MAX_FANOUT="9" SLACK="-0.788" STARTPOINT_PIN="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]/C">
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="841"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_i_3" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="109"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="102"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="102"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="102"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__2" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="102"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842[8]_i_1" PRIMITIVE_TYPE="LUT.others.LUT2" LINE_NUMBER="9"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[3]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="933"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="5.180" DATAPATH_LOGIC_DELAY="1.808" DATAPATH_NET_DELAY="3.372" ENDPOINT_PIN="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[4]/R" LOGIC_LEVELS="6" MAX_FANOUT="9" SLACK="-0.788" STARTPOINT_PIN="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]/C">
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="841"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_i_3" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="109"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="102"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="102"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="102"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__2" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="102"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842[8]_i_1" PRIMITIVE_TYPE="LUT.others.LUT2" LINE_NUMBER="9"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[4]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="933"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="5.180" DATAPATH_LOGIC_DELAY="1.808" DATAPATH_NET_DELAY="3.372" ENDPOINT_PIN="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[5]/R" LOGIC_LEVELS="6" MAX_FANOUT="9" SLACK="-0.788" STARTPOINT_PIN="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]/C">
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="841"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_i_3" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="109"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="102"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="102"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="102"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__2" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="102"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842[8]_i_1" PRIMITIVE_TYPE="LUT.others.LUT2" LINE_NUMBER="9"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[5]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="933"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="5.180" DATAPATH_LOGIC_DELAY="1.808" DATAPATH_NET_DELAY="3.372" ENDPOINT_PIN="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[6]/R" LOGIC_LEVELS="6" MAX_FANOUT="9" SLACK="-0.788" STARTPOINT_PIN="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]/C">
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="841"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_i_3" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="109"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="102"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="102"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="102"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__2" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="102"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842[8]_i_1" PRIMITIVE_TYPE="LUT.others.LUT2" LINE_NUMBER="9"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[6]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="933"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="5.180" DATAPATH_LOGIC_DELAY="1.808" DATAPATH_NET_DELAY="3.372" ENDPOINT_PIN="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[7]/R" LOGIC_LEVELS="6" MAX_FANOUT="9" SLACK="-0.788" STARTPOINT_PIN="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]/C">
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="841"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_i_3" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="109"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="102"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="102"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="102"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__2" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="102"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842[8]_i_1" PRIMITIVE_TYPE="LUT.others.LUT2" LINE_NUMBER="9"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[7]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="933"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="5.180" DATAPATH_LOGIC_DELAY="1.808" DATAPATH_NET_DELAY="3.372" ENDPOINT_PIN="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[8]/R" LOGIC_LEVELS="6" MAX_FANOUT="9" SLACK="-0.788" STARTPOINT_PIN="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]/C">
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/dists_2_6_reg_6929_reg[2]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="841"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry_i_3" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="109"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="102"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="102"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="102"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/icmp_ln45_fu_4726_p2_carry__2" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="102"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842[8]_i_1" PRIMITIVE_TYPE="LUT.others.LUT2" LINE_NUMBER="9"/>
      <CELL NAME="grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/max_dist_reg_6842_reg[8]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="933"/>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/DigitRec_design_analysis_synth.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/DigitRec_failfast_synth.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/DigitRec_timing_synth.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/DigitRec_timing_paths_synth.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/DigitRec_utilization_synth.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/DigitRec_utilization_hierarchical_synth.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Sun Jun 23 07:15:49 -03 2024"/>
    <item NAME="Version" VALUE="2023.2 (Build 4023990 on Oct 11 2023)"/>
    <item NAME="Project" VALUE="digitrec"/>
    <item NAME="Solution" VALUE="solution1 (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="zynq"/>
    <item NAME="Target device" VALUE="xc7z020-clg400-1"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="RTL Synthesis target clock" VALUE="5 ns"/>
      <item NAME="C-Synthesis target clock" VALUE="5 ns"/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

