#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~31.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     1.338     1.338
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     1.462
$mul~14[0].a[0] (multiply)                                       1.338     2.800
$mul~14[0].out[0] (multiply)                                     1.523     4.323
$mul~15[0].a[0] (multiply)                                       1.338     5.660
$mul~15[0].out[0] (multiply)                                     1.523     7.183
$mul~16[0].a[0] (multiply)                                       1.338     8.521
$mul~16[0].out[1] (multiply)                                     1.523    10.044
new_n1594.in[0] (.names)                                         1.338    11.382
new_n1594.out[0] (.names)                                        0.261    11.643
new_n1606.in[0] (.names)                                         1.338    12.981
new_n1606.out[0] (.names)                                        0.261    13.242
new_n1617.in[5] (.names)                                         1.338    14.579
new_n1617.out[0] (.names)                                        0.261    14.840
new_n1633.in[0] (.names)                                         1.338    16.178
new_n1633.out[0] (.names)                                        0.261    16.439
new_n1641.in[0] (.names)                                         1.338    17.777
new_n1641.out[0] (.names)                                        0.261    18.038
new_n1645.in[5] (.names)                                         1.338    19.376
new_n1645.out[0] (.names)                                        0.261    19.637
new_n1657.in[0] (.names)                                         1.338    20.974
new_n1657.out[0] (.names)                                        0.261    21.235
new_n1674.in[1] (.names)                                         1.338    22.573
new_n1674.out[0] (.names)                                        0.261    22.834
new_n1687.in[1] (.names)                                         1.338    24.172
new_n1687.out[0] (.names)                                        0.261    24.433
new_n1704.in[1] (.names)                                         1.338    25.771
new_n1704.out[0] (.names)                                        0.261    26.032
new_n1717.in[0] (.names)                                         1.338    27.370
new_n1717.out[0] (.names)                                        0.261    27.631
new_n1735.in[1] (.names)                                         1.338    28.968
new_n1735.out[0] (.names)                                        0.261    29.229
new_n1748.in[1] (.names)                                         1.338    30.567
new_n1748.out[0] (.names)                                        0.261    30.828
new_n1751.in[1] (.names)                                         1.338    32.166
new_n1751.out[0] (.names)                                        0.261    32.427
n1230.in[1] (.names)                                             1.338    33.765
n1230.out[0] (.names)                                            0.261    34.026
$sdffe~3^Q~31.D[0] (.latch)                                      1.338    35.363
data arrival time                                                         35.363

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~31.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -35.363
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -34.092


#Path 2
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~29.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     1.338     1.338
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     1.462
$mul~14[0].a[0] (multiply)                                       1.338     2.800
$mul~14[0].out[0] (multiply)                                     1.523     4.323
$mul~15[0].a[0] (multiply)                                       1.338     5.660
$mul~15[0].out[0] (multiply)                                     1.523     7.183
$mul~16[0].a[0] (multiply)                                       1.338     8.521
$mul~16[0].out[1] (multiply)                                     1.523    10.044
new_n1594.in[0] (.names)                                         1.338    11.382
new_n1594.out[0] (.names)                                        0.261    11.643
new_n1606.in[0] (.names)                                         1.338    12.981
new_n1606.out[0] (.names)                                        0.261    13.242
new_n1617.in[5] (.names)                                         1.338    14.579
new_n1617.out[0] (.names)                                        0.261    14.840
new_n1633.in[0] (.names)                                         1.338    16.178
new_n1633.out[0] (.names)                                        0.261    16.439
new_n1641.in[0] (.names)                                         1.338    17.777
new_n1641.out[0] (.names)                                        0.261    18.038
new_n1645.in[5] (.names)                                         1.338    19.376
new_n1645.out[0] (.names)                                        0.261    19.637
new_n1657.in[0] (.names)                                         1.338    20.974
new_n1657.out[0] (.names)                                        0.261    21.235
new_n1674.in[1] (.names)                                         1.338    22.573
new_n1674.out[0] (.names)                                        0.261    22.834
new_n1687.in[1] (.names)                                         1.338    24.172
new_n1687.out[0] (.names)                                        0.261    24.433
new_n1704.in[1] (.names)                                         1.338    25.771
new_n1704.out[0] (.names)                                        0.261    26.032
new_n1717.in[0] (.names)                                         1.338    27.370
new_n1717.out[0] (.names)                                        0.261    27.631
new_n1735.in[1] (.names)                                         1.338    28.968
new_n1735.out[0] (.names)                                        0.261    29.229
new_n1734.in[1] (.names)                                         1.338    30.567
new_n1734.out[0] (.names)                                        0.235    30.802
new_n1739.in[1] (.names)                                         1.338    32.140
new_n1739.out[0] (.names)                                        0.235    32.375
n1220.in[2] (.names)                                             1.338    33.713
n1220.out[0] (.names)                                            0.261    33.974
$sdffe~3^Q~29.D[0] (.latch)                                      1.338    35.311
data arrival time                                                         35.311

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~29.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -35.311
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -34.040


#Path 3
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~28.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     1.338     1.338
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     1.462
$mul~14[0].a[0] (multiply)                                       1.338     2.800
$mul~14[0].out[0] (multiply)                                     1.523     4.323
$mul~15[0].a[0] (multiply)                                       1.338     5.660
$mul~15[0].out[0] (multiply)                                     1.523     7.183
$mul~16[0].a[0] (multiply)                                       1.338     8.521
$mul~16[0].out[1] (multiply)                                     1.523    10.044
new_n1594.in[0] (.names)                                         1.338    11.382
new_n1594.out[0] (.names)                                        0.261    11.643
new_n1606.in[0] (.names)                                         1.338    12.981
new_n1606.out[0] (.names)                                        0.261    13.242
new_n1617.in[5] (.names)                                         1.338    14.579
new_n1617.out[0] (.names)                                        0.261    14.840
new_n1633.in[0] (.names)                                         1.338    16.178
new_n1633.out[0] (.names)                                        0.261    16.439
new_n1641.in[0] (.names)                                         1.338    17.777
new_n1641.out[0] (.names)                                        0.261    18.038
new_n1645.in[5] (.names)                                         1.338    19.376
new_n1645.out[0] (.names)                                        0.261    19.637
new_n1657.in[0] (.names)                                         1.338    20.974
new_n1657.out[0] (.names)                                        0.261    21.235
new_n1674.in[1] (.names)                                         1.338    22.573
new_n1674.out[0] (.names)                                        0.261    22.834
new_n1687.in[1] (.names)                                         1.338    24.172
new_n1687.out[0] (.names)                                        0.261    24.433
new_n1704.in[1] (.names)                                         1.338    25.771
new_n1704.out[0] (.names)                                        0.261    26.032
new_n1717.in[0] (.names)                                         1.338    27.370
new_n1717.out[0] (.names)                                        0.261    27.631
new_n1735.in[1] (.names)                                         1.338    28.968
new_n1735.out[0] (.names)                                        0.261    29.229
new_n1734.in[1] (.names)                                         1.338    30.567
new_n1734.out[0] (.names)                                        0.235    30.802
new_n1733.in[2] (.names)                                         1.338    32.140
new_n1733.out[0] (.names)                                        0.235    32.375
n1215.in[1] (.names)                                             1.338    33.713
n1215.out[0] (.names)                                            0.261    33.974
$sdffe~3^Q~28.D[0] (.latch)                                      1.338    35.311
data arrival time                                                         35.311

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~28.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -35.311
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -34.040


#Path 4
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~30.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     1.338     1.338
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     1.462
$mul~14[0].a[0] (multiply)                                       1.338     2.800
$mul~14[0].out[0] (multiply)                                     1.523     4.323
$mul~15[0].a[0] (multiply)                                       1.338     5.660
$mul~15[0].out[0] (multiply)                                     1.523     7.183
$mul~16[0].a[0] (multiply)                                       1.338     8.521
$mul~16[0].out[1] (multiply)                                     1.523    10.044
new_n1594.in[0] (.names)                                         1.338    11.382
new_n1594.out[0] (.names)                                        0.261    11.643
new_n1606.in[0] (.names)                                         1.338    12.981
new_n1606.out[0] (.names)                                        0.261    13.242
new_n1617.in[5] (.names)                                         1.338    14.579
new_n1617.out[0] (.names)                                        0.261    14.840
new_n1633.in[0] (.names)                                         1.338    16.178
new_n1633.out[0] (.names)                                        0.261    16.439
new_n1647_1.in[5] (.names)                                       1.338    17.777
new_n1647_1.out[0] (.names)                                      0.261    18.038
new_n1663.in[0] (.names)                                         1.338    19.376
new_n1663.out[0] (.names)                                        0.261    19.637
new_n1676.in[5] (.names)                                         1.338    20.974
new_n1676.out[0] (.names)                                        0.261    21.235
new_n1692.in[0] (.names)                                         1.338    22.573
new_n1692.out[0] (.names)                                        0.261    22.834
new_n1706.in[5] (.names)                                         1.338    24.172
new_n1706.out[0] (.names)                                        0.261    24.433
new_n1723.in[0] (.names)                                         1.338    25.771
new_n1723.out[0] (.names)                                        0.261    26.032
new_n1729.in[2] (.names)                                         1.338    27.370
new_n1729.out[0] (.names)                                        0.235    27.605
new_n1741.in[0] (.names)                                         1.338    28.942
new_n1741.out[0] (.names)                                        0.261    29.203
new_n1746.in[2] (.names)                                         1.338    30.541
new_n1746.out[0] (.names)                                        0.235    30.776
new_n1745.in[0] (.names)                                         1.338    32.114
new_n1745.out[0] (.names)                                        0.235    32.349
n1225.in[2] (.names)                                             1.338    33.687
n1225.out[0] (.names)                                            0.261    33.948
$sdffe~3^Q~30.D[0] (.latch)                                      1.338    35.285
data arrival time                                                         35.285

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~30.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -35.285
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -34.014


#Path 5
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~27.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     1.338     1.338
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     1.462
$mul~14[0].a[0] (multiply)                                       1.338     2.800
$mul~14[0].out[0] (multiply)                                     1.523     4.323
$mul~15[0].a[0] (multiply)                                       1.338     5.660
$mul~15[0].out[0] (multiply)                                     1.523     7.183
$mul~16[0].a[0] (multiply)                                       1.338     8.521
$mul~16[0].out[1] (multiply)                                     1.523    10.044
new_n1594.in[0] (.names)                                         1.338    11.382
new_n1594.out[0] (.names)                                        0.261    11.643
new_n1606.in[0] (.names)                                         1.338    12.981
new_n1606.out[0] (.names)                                        0.261    13.242
new_n1617.in[5] (.names)                                         1.338    14.579
new_n1617.out[0] (.names)                                        0.261    14.840
new_n1633.in[0] (.names)                                         1.338    16.178
new_n1633.out[0] (.names)                                        0.261    16.439
new_n1641.in[0] (.names)                                         1.338    17.777
new_n1641.out[0] (.names)                                        0.261    18.038
new_n1645.in[5] (.names)                                         1.338    19.376
new_n1645.out[0] (.names)                                        0.261    19.637
new_n1657.in[0] (.names)                                         1.338    20.974
new_n1657.out[0] (.names)                                        0.261    21.235
new_n1674.in[1] (.names)                                         1.338    22.573
new_n1674.out[0] (.names)                                        0.261    22.834
new_n1687.in[1] (.names)                                         1.338    24.172
new_n1687.out[0] (.names)                                        0.261    24.433
new_n1704.in[1] (.names)                                         1.338    25.771
new_n1704.out[0] (.names)                                        0.261    26.032
new_n1717.in[0] (.names)                                         1.338    27.370
new_n1717.out[0] (.names)                                        0.261    27.631
new_n1721.in[1] (.names)                                         1.338    28.968
new_n1721.out[0] (.names)                                        0.235    29.203
new_n1727.in[0] (.names)                                         1.338    30.541
new_n1727.out[0] (.names)                                        0.235    30.776
n1210.in[1] (.names)                                             1.338    32.114
n1210.out[0] (.names)                                            0.261    32.375
$sdffe~3^Q~27.D[0] (.latch)                                      1.338    33.713
data arrival time                                                         33.713

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~27.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -33.713
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -32.441


#Path 6
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~26.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     1.338     1.338
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     1.462
$mul~14[0].a[0] (multiply)                                       1.338     2.800
$mul~14[0].out[0] (multiply)                                     1.523     4.323
$mul~15[0].a[0] (multiply)                                       1.338     5.660
$mul~15[0].out[0] (multiply)                                     1.523     7.183
$mul~16[0].a[0] (multiply)                                       1.338     8.521
$mul~16[0].out[1] (multiply)                                     1.523    10.044
new_n1594.in[0] (.names)                                         1.338    11.382
new_n1594.out[0] (.names)                                        0.261    11.643
new_n1606.in[0] (.names)                                         1.338    12.981
new_n1606.out[0] (.names)                                        0.261    13.242
new_n1617.in[5] (.names)                                         1.338    14.579
new_n1617.out[0] (.names)                                        0.261    14.840
new_n1633.in[0] (.names)                                         1.338    16.178
new_n1633.out[0] (.names)                                        0.261    16.439
new_n1641.in[0] (.names)                                         1.338    17.777
new_n1641.out[0] (.names)                                        0.261    18.038
new_n1645.in[5] (.names)                                         1.338    19.376
new_n1645.out[0] (.names)                                        0.261    19.637
new_n1657.in[0] (.names)                                         1.338    20.974
new_n1657.out[0] (.names)                                        0.261    21.235
new_n1674.in[1] (.names)                                         1.338    22.573
new_n1674.out[0] (.names)                                        0.261    22.834
new_n1687.in[1] (.names)                                         1.338    24.172
new_n1687.out[0] (.names)                                        0.261    24.433
new_n1704.in[1] (.names)                                         1.338    25.771
new_n1704.out[0] (.names)                                        0.261    26.032
new_n1717.in[0] (.names)                                         1.338    27.370
new_n1717.out[0] (.names)                                        0.261    27.631
new_n1721.in[1] (.names)                                         1.338    28.968
new_n1721.out[0] (.names)                                        0.235    29.203
new_n1720.in[1] (.names)                                         1.338    30.541
new_n1720.out[0] (.names)                                        0.261    30.802
n1205.in[2] (.names)                                             1.338    32.140
n1205.out[0] (.names)                                            0.235    32.375
$sdffe~3^Q~26.D[0] (.latch)                                      1.338    33.713
data arrival time                                                         33.713

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~26.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -33.713
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -32.441


#Path 7
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~25.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     1.338     1.338
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     1.462
$mul~14[0].a[0] (multiply)                                       1.338     2.800
$mul~14[0].out[0] (multiply)                                     1.523     4.323
$mul~15[0].a[0] (multiply)                                       1.338     5.660
$mul~15[0].out[0] (multiply)                                     1.523     7.183
$mul~16[0].a[0] (multiply)                                       1.338     8.521
$mul~16[0].out[1] (multiply)                                     1.523    10.044
new_n1594.in[0] (.names)                                         1.338    11.382
new_n1594.out[0] (.names)                                        0.261    11.643
new_n1606.in[0] (.names)                                         1.338    12.981
new_n1606.out[0] (.names)                                        0.261    13.242
new_n1617.in[5] (.names)                                         1.338    14.579
new_n1617.out[0] (.names)                                        0.261    14.840
new_n1633.in[0] (.names)                                         1.338    16.178
new_n1633.out[0] (.names)                                        0.261    16.439
new_n1641.in[0] (.names)                                         1.338    17.777
new_n1641.out[0] (.names)                                        0.261    18.038
new_n1645.in[5] (.names)                                         1.338    19.376
new_n1645.out[0] (.names)                                        0.261    19.637
new_n1657.in[0] (.names)                                         1.338    20.974
new_n1657.out[0] (.names)                                        0.261    21.235
new_n1674.in[1] (.names)                                         1.338    22.573
new_n1674.out[0] (.names)                                        0.261    22.834
new_n1687.in[1] (.names)                                         1.338    24.172
new_n1687.out[0] (.names)                                        0.261    24.433
new_n1704.in[1] (.names)                                         1.338    25.771
new_n1704.out[0] (.names)                                        0.261    26.032
new_n1717.in[0] (.names)                                         1.338    27.370
new_n1717.out[0] (.names)                                        0.261    27.631
new_n1713.in[2] (.names)                                         1.338    28.968
new_n1713.out[0] (.names)                                        0.235    29.203
n1200.in[1] (.names)                                             1.338    30.541
n1200.out[0] (.names)                                            0.261    30.802
$sdffe~3^Q~25.D[0] (.latch)                                      1.338    32.140
data arrival time                                                         32.140

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~25.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -32.140
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -30.868


#Path 8
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~23.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     1.338     1.338
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     1.462
$mul~14[0].a[0] (multiply)                                       1.338     2.800
$mul~14[0].out[0] (multiply)                                     1.523     4.323
$mul~15[0].a[0] (multiply)                                       1.338     5.660
$mul~15[0].out[0] (multiply)                                     1.523     7.183
$mul~16[0].a[0] (multiply)                                       1.338     8.521
$mul~16[0].out[1] (multiply)                                     1.523    10.044
new_n1594.in[0] (.names)                                         1.338    11.382
new_n1594.out[0] (.names)                                        0.261    11.643
new_n1606.in[0] (.names)                                         1.338    12.981
new_n1606.out[0] (.names)                                        0.261    13.242
new_n1617.in[5] (.names)                                         1.338    14.579
new_n1617.out[0] (.names)                                        0.261    14.840
new_n1633.in[0] (.names)                                         1.338    16.178
new_n1633.out[0] (.names)                                        0.261    16.439
new_n1641.in[0] (.names)                                         1.338    17.777
new_n1641.out[0] (.names)                                        0.261    18.038
new_n1645.in[5] (.names)                                         1.338    19.376
new_n1645.out[0] (.names)                                        0.261    19.637
new_n1657.in[0] (.names)                                         1.338    20.974
new_n1657.out[0] (.names)                                        0.261    21.235
new_n1674.in[1] (.names)                                         1.338    22.573
new_n1674.out[0] (.names)                                        0.261    22.834
new_n1687.in[1] (.names)                                         1.338    24.172
new_n1687.out[0] (.names)                                        0.261    24.433
new_n1704.in[1] (.names)                                         1.338    25.771
new_n1704.out[0] (.names)                                        0.261    26.032
new_n1703.in[0] (.names)                                         1.338    27.370
new_n1703.out[0] (.names)                                        0.235    27.605
new_n1702.in[3] (.names)                                         1.338    28.942
new_n1702.out[0] (.names)                                        0.261    29.203
n1190.in[2] (.names)                                             1.338    30.541
n1190.out[0] (.names)                                            0.235    30.776
$sdffe~3^Q~23.D[0] (.latch)                                      1.338    32.114
data arrival time                                                         32.114

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~23.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -32.114
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -30.842


#Path 9
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~24.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     1.338     1.338
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     1.462
$mul~14[0].a[0] (multiply)                                       1.338     2.800
$mul~14[0].out[0] (multiply)                                     1.523     4.323
$mul~15[0].a[0] (multiply)                                       1.338     5.660
$mul~15[0].out[0] (multiply)                                     1.523     7.183
$mul~16[0].a[0] (multiply)                                       1.338     8.521
$mul~16[0].out[1] (multiply)                                     1.523    10.044
new_n1594.in[0] (.names)                                         1.338    11.382
new_n1594.out[0] (.names)                                        0.261    11.643
new_n1606.in[0] (.names)                                         1.338    12.981
new_n1606.out[0] (.names)                                        0.261    13.242
new_n1617.in[5] (.names)                                         1.338    14.579
new_n1617.out[0] (.names)                                        0.261    14.840
new_n1633.in[0] (.names)                                         1.338    16.178
new_n1633.out[0] (.names)                                        0.261    16.439
new_n1641.in[0] (.names)                                         1.338    17.777
new_n1641.out[0] (.names)                                        0.261    18.038
new_n1645.in[5] (.names)                                         1.338    19.376
new_n1645.out[0] (.names)                                        0.261    19.637
new_n1657.in[0] (.names)                                         1.338    20.974
new_n1657.out[0] (.names)                                        0.261    21.235
new_n1674.in[1] (.names)                                         1.338    22.573
new_n1674.out[0] (.names)                                        0.261    22.834
new_n1687.in[1] (.names)                                         1.338    24.172
new_n1687.out[0] (.names)                                        0.261    24.433
new_n1704.in[1] (.names)                                         1.338    25.771
new_n1704.out[0] (.names)                                        0.261    26.032
new_n1703.in[0] (.names)                                         1.338    27.370
new_n1703.out[0] (.names)                                        0.235    27.605
new_n1709.in[0] (.names)                                         1.338    28.942
new_n1709.out[0] (.names)                                        0.235    29.177
n1195.in[1] (.names)                                             1.338    30.515
n1195.out[0] (.names)                                            0.261    30.776
$sdffe~3^Q~24.D[0] (.latch)                                      1.338    32.114
data arrival time                                                         32.114

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~24.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -32.114
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -30.842


#Path 10
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~22.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     1.338     1.338
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     1.462
$mul~14[0].a[0] (multiply)                                       1.338     2.800
$mul~14[0].out[0] (multiply)                                     1.523     4.323
$mul~15[0].a[0] (multiply)                                       1.338     5.660
$mul~15[0].out[0] (multiply)                                     1.523     7.183
$mul~16[0].a[0] (multiply)                                       1.338     8.521
$mul~16[0].out[1] (multiply)                                     1.523    10.044
new_n1594.in[0] (.names)                                         1.338    11.382
new_n1594.out[0] (.names)                                        0.261    11.643
new_n1606.in[0] (.names)                                         1.338    12.981
new_n1606.out[0] (.names)                                        0.261    13.242
new_n1617.in[5] (.names)                                         1.338    14.579
new_n1617.out[0] (.names)                                        0.261    14.840
new_n1633.in[0] (.names)                                         1.338    16.178
new_n1633.out[0] (.names)                                        0.261    16.439
new_n1641.in[0] (.names)                                         1.338    17.777
new_n1641.out[0] (.names)                                        0.261    18.038
new_n1645.in[5] (.names)                                         1.338    19.376
new_n1645.out[0] (.names)                                        0.261    19.637
new_n1657.in[0] (.names)                                         1.338    20.974
new_n1657.out[0] (.names)                                        0.261    21.235
new_n1674.in[1] (.names)                                         1.338    22.573
new_n1674.out[0] (.names)                                        0.261    22.834
new_n1687.in[1] (.names)                                         1.338    24.172
new_n1687.out[0] (.names)                                        0.261    24.433
new_n1697.in[0] (.names)                                         1.338    25.771
new_n1697.out[0] (.names)                                        0.235    26.006
new_n1696.in[2] (.names)                                         1.338    27.344
new_n1696.out[0] (.names)                                        0.235    27.579
n1185.in[1] (.names)                                             1.338    28.916
n1185.out[0] (.names)                                            0.261    29.177
$sdffe~3^Q~22.D[0] (.latch)                                      1.338    30.515
data arrival time                                                         30.515

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~22.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -30.515
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -29.243


#Path 11
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~19.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     1.338     1.338
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     1.462
$mul~14[0].a[0] (multiply)                                       1.338     2.800
$mul~14[0].out[0] (multiply)                                     1.523     4.323
$mul~15[0].a[0] (multiply)                                       1.338     5.660
$mul~15[0].out[0] (multiply)                                     1.523     7.183
$mul~16[0].a[0] (multiply)                                       1.338     8.521
$mul~16[0].out[1] (multiply)                                     1.523    10.044
new_n1594.in[0] (.names)                                         1.338    11.382
new_n1594.out[0] (.names)                                        0.261    11.643
new_n1606.in[0] (.names)                                         1.338    12.981
new_n1606.out[0] (.names)                                        0.261    13.242
new_n1617.in[5] (.names)                                         1.338    14.579
new_n1617.out[0] (.names)                                        0.261    14.840
new_n1633.in[0] (.names)                                         1.338    16.178
new_n1633.out[0] (.names)                                        0.261    16.439
new_n1641.in[0] (.names)                                         1.338    17.777
new_n1641.out[0] (.names)                                        0.261    18.038
new_n1645.in[5] (.names)                                         1.338    19.376
new_n1645.out[0] (.names)                                        0.261    19.637
new_n1657.in[0] (.names)                                         1.338    20.974
new_n1657.out[0] (.names)                                        0.261    21.235
new_n1674.in[1] (.names)                                         1.338    22.573
new_n1674.out[0] (.names)                                        0.261    22.834
new_n1673.in[0] (.names)                                         1.338    24.172
new_n1673.out[0] (.names)                                        0.235    24.407
new_n1680.in[1] (.names)                                         1.338    25.745
new_n1680.out[0] (.names)                                        0.235    25.980
new_n1679.in[1] (.names)                                         1.338    27.318
new_n1679.out[0] (.names)                                        0.261    27.579
n1170.in[2] (.names)                                             1.338    28.916
n1170.out[0] (.names)                                            0.235    29.151
$sdffe~3^Q~19.D[0] (.latch)                                      1.338    30.489
data arrival time                                                         30.489

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~19.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -30.489
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -29.217


#Path 12
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~30.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     1.338     1.338
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     1.462
$mul~14[0].a[0] (multiply)                                       1.338     2.800
$mul~14[0].out[1] (multiply)                                     1.523     4.323
new_n1792.in[0] (.names)                                         1.338     5.660
new_n1792.out[0] (.names)                                        0.261     5.921
new_n1797.in[0] (.names)                                         1.338     7.259
new_n1797.out[0] (.names)                                        0.235     7.494
new_n1802.in[0] (.names)                                         1.338     8.832
new_n1802.out[0] (.names)                                        0.235     9.067
new_n1807.in[0] (.names)                                         1.338    10.405
new_n1807.out[0] (.names)                                        0.235    10.640
new_n1810.in[0] (.names)                                         1.338    11.977
new_n1810.out[0] (.names)                                        0.235    12.212
new_n1818.in[0] (.names)                                         1.338    13.550
new_n1818.out[0] (.names)                                        0.261    13.811
new_n1826.in[2] (.names)                                         1.338    15.149
new_n1826.out[0] (.names)                                        0.261    15.410
new_n1832.in[0] (.names)                                         1.338    16.748
new_n1832.out[0] (.names)                                        0.235    16.983
new_n1842.in[0] (.names)                                         1.338    18.320
new_n1842.out[0] (.names)                                        0.261    18.581
new_n1849.in[5] (.names)                                         1.338    19.919
new_n1849.out[0] (.names)                                        0.261    20.180
new_n1857.in[0] (.names)                                         1.338    21.518
new_n1857.out[0] (.names)                                        0.261    21.779
new_n1865.in[2] (.names)                                         1.338    23.117
new_n1865.out[0] (.names)                                        0.261    23.378
new_n1870.in[0] (.names)                                         1.338    24.716
new_n1870.out[0] (.names)                                        0.235    24.951
new_n1872.in[0] (.names)                                         1.338    26.288
new_n1872.out[0] (.names)                                        0.261    26.549
n1513.in[4] (.names)                                             1.338    27.887
n1513.out[0] (.names)                                            0.261    28.148
$sdffe~4^Q~30.D[0] (.latch)                                      1.338    29.486
data arrival time                                                         29.486

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~30.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -29.486
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -28.214


#Path 13
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~31.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     1.338     1.338
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     1.462
$mul~14[0].a[0] (multiply)                                       1.338     2.800
$mul~14[0].out[1] (multiply)                                     1.523     4.323
new_n1792.in[0] (.names)                                         1.338     5.660
new_n1792.out[0] (.names)                                        0.261     5.921
new_n1797.in[0] (.names)                                         1.338     7.259
new_n1797.out[0] (.names)                                        0.235     7.494
new_n1802.in[0] (.names)                                         1.338     8.832
new_n1802.out[0] (.names)                                        0.235     9.067
new_n1807.in[0] (.names)                                         1.338    10.405
new_n1807.out[0] (.names)                                        0.235    10.640
new_n1810.in[0] (.names)                                         1.338    11.977
new_n1810.out[0] (.names)                                        0.235    12.212
new_n1818.in[0] (.names)                                         1.338    13.550
new_n1818.out[0] (.names)                                        0.261    13.811
new_n1826.in[2] (.names)                                         1.338    15.149
new_n1826.out[0] (.names)                                        0.261    15.410
new_n1832.in[0] (.names)                                         1.338    16.748
new_n1832.out[0] (.names)                                        0.235    16.983
new_n1842.in[0] (.names)                                         1.338    18.320
new_n1842.out[0] (.names)                                        0.261    18.581
new_n1849.in[5] (.names)                                         1.338    19.919
new_n1849.out[0] (.names)                                        0.261    20.180
new_n1857.in[0] (.names)                                         1.338    21.518
new_n1857.out[0] (.names)                                        0.261    21.779
new_n1865.in[2] (.names)                                         1.338    23.117
new_n1865.out[0] (.names)                                        0.261    23.378
new_n1870.in[0] (.names)                                         1.338    24.716
new_n1870.out[0] (.names)                                        0.235    24.951
new_n1874.in[0] (.names)                                         1.338    26.288
new_n1874.out[0] (.names)                                        0.235    26.523
n1518.in[2] (.names)                                             1.338    27.861
n1518.out[0] (.names)                                            0.261    28.122
$sdffe~4^Q~31.D[0] (.latch)                                      1.338    29.460
data arrival time                                                         29.460

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~31.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -29.460
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -28.188


#Path 14
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~29.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     1.338     1.338
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     1.462
$mul~14[0].a[0] (multiply)                                       1.338     2.800
$mul~14[0].out[1] (multiply)                                     1.523     4.323
new_n1792.in[0] (.names)                                         1.338     5.660
new_n1792.out[0] (.names)                                        0.261     5.921
new_n1797.in[0] (.names)                                         1.338     7.259
new_n1797.out[0] (.names)                                        0.235     7.494
new_n1802.in[0] (.names)                                         1.338     8.832
new_n1802.out[0] (.names)                                        0.235     9.067
new_n1807.in[0] (.names)                                         1.338    10.405
new_n1807.out[0] (.names)                                        0.235    10.640
new_n1810.in[0] (.names)                                         1.338    11.977
new_n1810.out[0] (.names)                                        0.235    12.212
new_n1818.in[0] (.names)                                         1.338    13.550
new_n1818.out[0] (.names)                                        0.261    13.811
new_n1826.in[2] (.names)                                         1.338    15.149
new_n1826.out[0] (.names)                                        0.261    15.410
new_n1832.in[0] (.names)                                         1.338    16.748
new_n1832.out[0] (.names)                                        0.235    16.983
new_n1842.in[0] (.names)                                         1.338    18.320
new_n1842.out[0] (.names)                                        0.261    18.581
new_n1849.in[5] (.names)                                         1.338    19.919
new_n1849.out[0] (.names)                                        0.261    20.180
new_n1857.in[0] (.names)                                         1.338    21.518
new_n1857.out[0] (.names)                                        0.261    21.779
new_n1865.in[2] (.names)                                         1.338    23.117
new_n1865.out[0] (.names)                                        0.261    23.378
new_n1870.in[0] (.names)                                         1.338    24.716
new_n1870.out[0] (.names)                                        0.235    24.951
new_n1869.in[1] (.names)                                         1.338    26.288
new_n1869.out[0] (.names)                                        0.261    26.549
n1508.in[2] (.names)                                             1.338    27.887
n1508.out[0] (.names)                                            0.235    28.122
$sdffe~4^Q~29.D[0] (.latch)                                      1.338    29.460
data arrival time                                                         29.460

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~29.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -29.460
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -28.188


#Path 15
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~20.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     1.338     1.338
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     1.462
$mul~14[0].a[0] (multiply)                                       1.338     2.800
$mul~14[0].out[0] (multiply)                                     1.523     4.323
$mul~15[0].a[0] (multiply)                                       1.338     5.660
$mul~15[0].out[0] (multiply)                                     1.523     7.183
$mul~16[0].a[0] (multiply)                                       1.338     8.521
$mul~16[0].out[1] (multiply)                                     1.523    10.044
new_n1594.in[0] (.names)                                         1.338    11.382
new_n1594.out[0] (.names)                                        0.261    11.643
new_n1606.in[0] (.names)                                         1.338    12.981
new_n1606.out[0] (.names)                                        0.261    13.242
new_n1617.in[5] (.names)                                         1.338    14.579
new_n1617.out[0] (.names)                                        0.261    14.840
new_n1633.in[0] (.names)                                         1.338    16.178
new_n1633.out[0] (.names)                                        0.261    16.439
new_n1641.in[0] (.names)                                         1.338    17.777
new_n1641.out[0] (.names)                                        0.261    18.038
new_n1645.in[5] (.names)                                         1.338    19.376
new_n1645.out[0] (.names)                                        0.261    19.637
new_n1657.in[0] (.names)                                         1.338    20.974
new_n1657.out[0] (.names)                                        0.261    21.235
new_n1674.in[1] (.names)                                         1.338    22.573
new_n1674.out[0] (.names)                                        0.261    22.834
new_n1687.in[1] (.names)                                         1.338    24.172
new_n1687.out[0] (.names)                                        0.261    24.433
new_n1683.in[3] (.names)                                         1.338    25.771
new_n1683.out[0] (.names)                                        0.261    26.032
n1175.in[2] (.names)                                             1.338    27.370
n1175.out[0] (.names)                                            0.235    27.605
$sdffe~3^Q~20.D[0] (.latch)                                      1.338    28.942
data arrival time                                                         28.942

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~20.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -28.942
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -27.671


#Path 16
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~21.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     1.338     1.338
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     1.462
$mul~14[0].a[0] (multiply)                                       1.338     2.800
$mul~14[0].out[0] (multiply)                                     1.523     4.323
$mul~15[0].a[0] (multiply)                                       1.338     5.660
$mul~15[0].out[0] (multiply)                                     1.523     7.183
$mul~16[0].a[0] (multiply)                                       1.338     8.521
$mul~16[0].out[1] (multiply)                                     1.523    10.044
new_n1594.in[0] (.names)                                         1.338    11.382
new_n1594.out[0] (.names)                                        0.261    11.643
new_n1606.in[0] (.names)                                         1.338    12.981
new_n1606.out[0] (.names)                                        0.261    13.242
new_n1617.in[5] (.names)                                         1.338    14.579
new_n1617.out[0] (.names)                                        0.261    14.840
new_n1633.in[0] (.names)                                         1.338    16.178
new_n1633.out[0] (.names)                                        0.261    16.439
new_n1641.in[0] (.names)                                         1.338    17.777
new_n1641.out[0] (.names)                                        0.261    18.038
new_n1645.in[5] (.names)                                         1.338    19.376
new_n1645.out[0] (.names)                                        0.261    19.637
new_n1657.in[0] (.names)                                         1.338    20.974
new_n1657.out[0] (.names)                                        0.261    21.235
new_n1674.in[1] (.names)                                         1.338    22.573
new_n1674.out[0] (.names)                                        0.261    22.834
new_n1687.in[1] (.names)                                         1.338    24.172
new_n1687.out[0] (.names)                                        0.261    24.433
new_n1690.in[0] (.names)                                         1.338    25.771
new_n1690.out[0] (.names)                                        0.235    26.006
n1180.in[1] (.names)                                             1.338    27.344
n1180.out[0] (.names)                                            0.261    27.605
$sdffe~3^Q~21.D[0] (.latch)                                      1.338    28.942
data arrival time                                                         28.942

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~21.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -28.942
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -27.671


#Path 17
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~18.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     1.338     1.338
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     1.462
$mul~14[0].a[0] (multiply)                                       1.338     2.800
$mul~14[0].out[0] (multiply)                                     1.523     4.323
$mul~15[0].a[0] (multiply)                                       1.338     5.660
$mul~15[0].out[0] (multiply)                                     1.523     7.183
$mul~16[0].a[0] (multiply)                                       1.338     8.521
$mul~16[0].out[1] (multiply)                                     1.523    10.044
new_n1594.in[0] (.names)                                         1.338    11.382
new_n1594.out[0] (.names)                                        0.261    11.643
new_n1606.in[0] (.names)                                         1.338    12.981
new_n1606.out[0] (.names)                                        0.261    13.242
new_n1617.in[5] (.names)                                         1.338    14.579
new_n1617.out[0] (.names)                                        0.261    14.840
new_n1633.in[0] (.names)                                         1.338    16.178
new_n1633.out[0] (.names)                                        0.261    16.439
new_n1641.in[0] (.names)                                         1.338    17.777
new_n1641.out[0] (.names)                                        0.261    18.038
new_n1645.in[5] (.names)                                         1.338    19.376
new_n1645.out[0] (.names)                                        0.261    19.637
new_n1657.in[0] (.names)                                         1.338    20.974
new_n1657.out[0] (.names)                                        0.261    21.235
new_n1674.in[1] (.names)                                         1.338    22.573
new_n1674.out[0] (.names)                                        0.261    22.834
new_n1673.in[0] (.names)                                         1.338    24.172
new_n1673.out[0] (.names)                                        0.235    24.407
new_n1672.in[3] (.names)                                         1.338    25.745
new_n1672.out[0] (.names)                                        0.261    26.006
n1165.in[2] (.names)                                             1.338    27.344
n1165.out[0] (.names)                                            0.235    27.579
$sdffe~3^Q~18.D[0] (.latch)                                      1.338    28.916
data arrival time                                                         28.916

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~18.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -28.916
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -27.645


#Path 18
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~27.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     1.338     1.338
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     1.462
$mul~14[0].a[0] (multiply)                                       1.338     2.800
$mul~14[0].out[1] (multiply)                                     1.523     4.323
new_n1792.in[0] (.names)                                         1.338     5.660
new_n1792.out[0] (.names)                                        0.261     5.921
new_n1797.in[0] (.names)                                         1.338     7.259
new_n1797.out[0] (.names)                                        0.235     7.494
new_n1802.in[0] (.names)                                         1.338     8.832
new_n1802.out[0] (.names)                                        0.235     9.067
new_n1807.in[0] (.names)                                         1.338    10.405
new_n1807.out[0] (.names)                                        0.235    10.640
new_n1810.in[0] (.names)                                         1.338    11.977
new_n1810.out[0] (.names)                                        0.235    12.212
new_n1818.in[0] (.names)                                         1.338    13.550
new_n1818.out[0] (.names)                                        0.261    13.811
new_n1826.in[2] (.names)                                         1.338    15.149
new_n1826.out[0] (.names)                                        0.261    15.410
new_n1832.in[0] (.names)                                         1.338    16.748
new_n1832.out[0] (.names)                                        0.235    16.983
new_n1842.in[0] (.names)                                         1.338    18.320
new_n1842.out[0] (.names)                                        0.261    18.581
new_n1849.in[5] (.names)                                         1.338    19.919
new_n1849.out[0] (.names)                                        0.261    20.180
new_n1857.in[0] (.names)                                         1.338    21.518
new_n1857.out[0] (.names)                                        0.261    21.779
new_n1865.in[2] (.names)                                         1.338    23.117
new_n1865.out[0] (.names)                                        0.261    23.378
new_n1864.in[0] (.names)                                         1.338    24.716
new_n1864.out[0] (.names)                                        0.235    24.951
n1498.in[1] (.names)                                             1.338    26.288
n1498.out[0] (.names)                                            0.261    26.549
$sdffe~4^Q~27.D[0] (.latch)                                      1.338    27.887
data arrival time                                                         27.887

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~27.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -27.887
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -26.615


#Path 19
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~28.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     1.338     1.338
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     1.462
$mul~14[0].a[0] (multiply)                                       1.338     2.800
$mul~14[0].out[1] (multiply)                                     1.523     4.323
new_n1792.in[0] (.names)                                         1.338     5.660
new_n1792.out[0] (.names)                                        0.261     5.921
new_n1797.in[0] (.names)                                         1.338     7.259
new_n1797.out[0] (.names)                                        0.235     7.494
new_n1802.in[0] (.names)                                         1.338     8.832
new_n1802.out[0] (.names)                                        0.235     9.067
new_n1807.in[0] (.names)                                         1.338    10.405
new_n1807.out[0] (.names)                                        0.235    10.640
new_n1810.in[0] (.names)                                         1.338    11.977
new_n1810.out[0] (.names)                                        0.235    12.212
new_n1818.in[0] (.names)                                         1.338    13.550
new_n1818.out[0] (.names)                                        0.261    13.811
new_n1826.in[2] (.names)                                         1.338    15.149
new_n1826.out[0] (.names)                                        0.261    15.410
new_n1832.in[0] (.names)                                         1.338    16.748
new_n1832.out[0] (.names)                                        0.235    16.983
new_n1842.in[0] (.names)                                         1.338    18.320
new_n1842.out[0] (.names)                                        0.261    18.581
new_n1849.in[5] (.names)                                         1.338    19.919
new_n1849.out[0] (.names)                                        0.261    20.180
new_n1857.in[0] (.names)                                         1.338    21.518
new_n1857.out[0] (.names)                                        0.261    21.779
new_n1865.in[2] (.names)                                         1.338    23.117
new_n1865.out[0] (.names)                                        0.261    23.378
new_n1867.in[0] (.names)                                         1.338    24.716
new_n1867.out[0] (.names)                                        0.235    24.951
n1503.in[1] (.names)                                             1.338    26.288
n1503.out[0] (.names)                                            0.261    26.549
$sdffe~4^Q~28.D[0] (.latch)                                      1.338    27.887
data arrival time                                                         27.887

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~28.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -27.887
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -26.615


#Path 20
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~26.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     1.338     1.338
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     1.462
$mul~14[0].a[0] (multiply)                                       1.338     2.800
$mul~14[0].out[1] (multiply)                                     1.523     4.323
new_n1792.in[0] (.names)                                         1.338     5.660
new_n1792.out[0] (.names)                                        0.261     5.921
new_n1797.in[0] (.names)                                         1.338     7.259
new_n1797.out[0] (.names)                                        0.235     7.494
new_n1802.in[0] (.names)                                         1.338     8.832
new_n1802.out[0] (.names)                                        0.235     9.067
new_n1807.in[0] (.names)                                         1.338    10.405
new_n1807.out[0] (.names)                                        0.235    10.640
new_n1810.in[0] (.names)                                         1.338    11.977
new_n1810.out[0] (.names)                                        0.235    12.212
new_n1818.in[0] (.names)                                         1.338    13.550
new_n1818.out[0] (.names)                                        0.261    13.811
new_n1826.in[2] (.names)                                         1.338    15.149
new_n1826.out[0] (.names)                                        0.261    15.410
new_n1832.in[0] (.names)                                         1.338    16.748
new_n1832.out[0] (.names)                                        0.235    16.983
new_n1842.in[0] (.names)                                         1.338    18.320
new_n1842.out[0] (.names)                                        0.261    18.581
new_n1849.in[5] (.names)                                         1.338    19.919
new_n1849.out[0] (.names)                                        0.261    20.180
new_n1857.in[0] (.names)                                         1.338    21.518
new_n1857.out[0] (.names)                                        0.261    21.779
new_n1862.in[2] (.names)                                         1.338    23.117
new_n1862.out[0] (.names)                                        0.235    23.352
new_n1861.in[1] (.names)                                         1.338    24.690
new_n1861.out[0] (.names)                                        0.261    24.951
n1493.in[2] (.names)                                             1.338    26.288
n1493.out[0] (.names)                                            0.235    26.523
$sdffe~4^Q~26.D[0] (.latch)                                      1.338    27.861
data arrival time                                                         27.861

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~26.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -27.861
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -26.589


#Path 21
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~17.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     1.338     1.338
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     1.462
$mul~14[0].a[0] (multiply)                                       1.338     2.800
$mul~14[0].out[0] (multiply)                                     1.523     4.323
$mul~15[0].a[0] (multiply)                                       1.338     5.660
$mul~15[0].out[0] (multiply)                                     1.523     7.183
$mul~16[0].a[0] (multiply)                                       1.338     8.521
$mul~16[0].out[1] (multiply)                                     1.523    10.044
new_n1594.in[0] (.names)                                         1.338    11.382
new_n1594.out[0] (.names)                                        0.261    11.643
new_n1606.in[0] (.names)                                         1.338    12.981
new_n1606.out[0] (.names)                                        0.261    13.242
new_n1617.in[5] (.names)                                         1.338    14.579
new_n1617.out[0] (.names)                                        0.261    14.840
new_n1633.in[0] (.names)                                         1.338    16.178
new_n1633.out[0] (.names)                                        0.261    16.439
new_n1641.in[0] (.names)                                         1.338    17.777
new_n1641.out[0] (.names)                                        0.261    18.038
new_n1645.in[5] (.names)                                         1.338    19.376
new_n1645.out[0] (.names)                                        0.261    19.637
new_n1657.in[0] (.names)                                         1.338    20.974
new_n1657.out[0] (.names)                                        0.261    21.235
new_n1661.in[1] (.names)                                         1.338    22.573
new_n1661.out[0] (.names)                                        0.235    22.808
new_n1667.in[0] (.names)                                         1.338    24.146
new_n1667.out[0] (.names)                                        0.235    24.381
n1160.in[1] (.names)                                             1.338    25.719
n1160.out[0] (.names)                                            0.261    25.980
$sdffe~3^Q~17.D[0] (.latch)                                      1.338    27.318
data arrival time                                                         27.318

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~17.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -27.318
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -26.046


#Path 22
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~16.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     1.338     1.338
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     1.462
$mul~14[0].a[0] (multiply)                                       1.338     2.800
$mul~14[0].out[0] (multiply)                                     1.523     4.323
$mul~15[0].a[0] (multiply)                                       1.338     5.660
$mul~15[0].out[0] (multiply)                                     1.523     7.183
$mul~16[0].a[0] (multiply)                                       1.338     8.521
$mul~16[0].out[1] (multiply)                                     1.523    10.044
new_n1594.in[0] (.names)                                         1.338    11.382
new_n1594.out[0] (.names)                                        0.261    11.643
new_n1606.in[0] (.names)                                         1.338    12.981
new_n1606.out[0] (.names)                                        0.261    13.242
new_n1617.in[5] (.names)                                         1.338    14.579
new_n1617.out[0] (.names)                                        0.261    14.840
new_n1633.in[0] (.names)                                         1.338    16.178
new_n1633.out[0] (.names)                                        0.261    16.439
new_n1641.in[0] (.names)                                         1.338    17.777
new_n1641.out[0] (.names)                                        0.261    18.038
new_n1645.in[5] (.names)                                         1.338    19.376
new_n1645.out[0] (.names)                                        0.261    19.637
new_n1657.in[0] (.names)                                         1.338    20.974
new_n1657.out[0] (.names)                                        0.261    21.235
new_n1661.in[1] (.names)                                         1.338    22.573
new_n1661.out[0] (.names)                                        0.235    22.808
new_n1660.in[0] (.names)                                         1.338    24.146
new_n1660.out[0] (.names)                                        0.235    24.381
n1155.in[1] (.names)                                             1.338    25.719
n1155.out[0] (.names)                                            0.261    25.980
$sdffe~3^Q~16.D[0] (.latch)                                      1.338    27.318
data arrival time                                                         27.318

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~16.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -27.318
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -26.046


#Path 23
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[30].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                        1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]        0.124     1.462
new_n1464_1.in[2] (.names)                                                                                                            1.338     2.800
new_n1464_1.out[0] (.names)                                                                                                           0.261     3.061
new_n1470.in[0] (.names)                                                                                                              1.338     4.398
new_n1470.out[0] (.names)                                                                                                             0.235     4.633
new_n1475.in[0] (.names)                                                                                                              1.338     5.971
new_n1475.out[0] (.names)                                                                                                             0.235     6.206
new_n1480.in[0] (.names)                                                                                                              1.338     7.544
new_n1480.out[0] (.names)                                                                                                             0.235     7.779
new_n1483_1.in[0] (.names)                                                                                                            1.338     9.117
new_n1483_1.out[0] (.names)                                                                                                           0.235     9.352
new_n1491.in[0] (.names)                                                                                                              1.338    10.689
new_n1491.out[0] (.names)                                                                                                             0.261    10.950
new_n1499_1.in[2] (.names)                                                                                                            1.338    12.288
new_n1499_1.out[0] (.names)                                                                                                           0.261    12.549
new_n1505.in[0] (.names)                                                                                                              1.338    13.887
new_n1505.out[0] (.names)                                                                                                             0.235    14.122
new_n1515.in[0] (.names)                                                                                                              1.338    15.460
new_n1515.out[0] (.names)                                                                                                             0.261    15.721
new_n1523_1.in[2] (.names)                                                                                                            1.338    17.058
new_n1523_1.out[0] (.names)                                                                                                           0.261    17.319
new_n1529.in[0] (.names)                                                                                                              1.338    18.657
new_n1529.out[0] (.names)                                                                                                             0.235    18.892
new_n1537.in[0] (.names)                                                                                                              1.338    20.230
new_n1537.out[0] (.names)                                                                                                             0.261    20.491
new_n1545.in[2] (.names)                                                                                                              1.338    21.829
new_n1545.out[0] (.names)                                                                                                             0.261    22.090
new_n1547_1.in[0] (.names)                                                                                                            1.338    23.428
new_n1547_1.out[0] (.names)                                                                                                           0.261    23.689
n932.in[4] (.names)                                                                                                                   1.338    25.026
n932.out[0] (.names)                                                                                                                  0.261    25.287
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[30].D[0] (.latch)                         1.338    26.625
data arrival time                                                                                                                              26.625

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[30].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                                                                     0.000     1.338
cell setup time                                                                                                                      -0.066     1.272
data required time                                                                                                                              1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              1.272
data arrival time                                                                                                                             -26.625
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -25.353


#Path 24
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[31].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                        1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]        0.124     1.462
new_n1464_1.in[2] (.names)                                                                                                            1.338     2.800
new_n1464_1.out[0] (.names)                                                                                                           0.261     3.061
new_n1470.in[0] (.names)                                                                                                              1.338     4.398
new_n1470.out[0] (.names)                                                                                                             0.235     4.633
new_n1475.in[0] (.names)                                                                                                              1.338     5.971
new_n1475.out[0] (.names)                                                                                                             0.235     6.206
new_n1480.in[0] (.names)                                                                                                              1.338     7.544
new_n1480.out[0] (.names)                                                                                                             0.235     7.779
new_n1483_1.in[0] (.names)                                                                                                            1.338     9.117
new_n1483_1.out[0] (.names)                                                                                                           0.235     9.352
new_n1491.in[0] (.names)                                                                                                              1.338    10.689
new_n1491.out[0] (.names)                                                                                                             0.261    10.950
new_n1499_1.in[2] (.names)                                                                                                            1.338    12.288
new_n1499_1.out[0] (.names)                                                                                                           0.261    12.549
new_n1505.in[0] (.names)                                                                                                              1.338    13.887
new_n1505.out[0] (.names)                                                                                                             0.235    14.122
new_n1515.in[0] (.names)                                                                                                              1.338    15.460
new_n1515.out[0] (.names)                                                                                                             0.261    15.721
new_n1523_1.in[2] (.names)                                                                                                            1.338    17.058
new_n1523_1.out[0] (.names)                                                                                                           0.261    17.319
new_n1529.in[0] (.names)                                                                                                              1.338    18.657
new_n1529.out[0] (.names)                                                                                                             0.235    18.892
new_n1537.in[0] (.names)                                                                                                              1.338    20.230
new_n1537.out[0] (.names)                                                                                                             0.261    20.491
new_n1545.in[2] (.names)                                                                                                              1.338    21.829
new_n1545.out[0] (.names)                                                                                                             0.261    22.090
new_n1549.in[0] (.names)                                                                                                              1.338    23.428
new_n1549.out[0] (.names)                                                                                                             0.235    23.663
n937.in[2] (.names)                                                                                                                   1.338    25.000
n937.out[0] (.names)                                                                                                                  0.261    25.261
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[31].D[0] (.latch)                         1.338    26.599
data arrival time                                                                                                                              26.599

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[31].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                                                                     0.000     1.338
cell setup time                                                                                                                      -0.066     1.272
data required time                                                                                                                              1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              1.272
data arrival time                                                                                                                             -26.599
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -25.327


#Path 25
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[29].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                        1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]        0.124     1.462
new_n1464_1.in[2] (.names)                                                                                                            1.338     2.800
new_n1464_1.out[0] (.names)                                                                                                           0.261     3.061
new_n1470.in[0] (.names)                                                                                                              1.338     4.398
new_n1470.out[0] (.names)                                                                                                             0.235     4.633
new_n1475.in[0] (.names)                                                                                                              1.338     5.971
new_n1475.out[0] (.names)                                                                                                             0.235     6.206
new_n1480.in[0] (.names)                                                                                                              1.338     7.544
new_n1480.out[0] (.names)                                                                                                             0.235     7.779
new_n1483_1.in[0] (.names)                                                                                                            1.338     9.117
new_n1483_1.out[0] (.names)                                                                                                           0.235     9.352
new_n1491.in[0] (.names)                                                                                                              1.338    10.689
new_n1491.out[0] (.names)                                                                                                             0.261    10.950
new_n1499_1.in[2] (.names)                                                                                                            1.338    12.288
new_n1499_1.out[0] (.names)                                                                                                           0.261    12.549
new_n1505.in[0] (.names)                                                                                                              1.338    13.887
new_n1505.out[0] (.names)                                                                                                             0.235    14.122
new_n1515.in[0] (.names)                                                                                                              1.338    15.460
new_n1515.out[0] (.names)                                                                                                             0.261    15.721
new_n1523_1.in[2] (.names)                                                                                                            1.338    17.058
new_n1523_1.out[0] (.names)                                                                                                           0.261    17.319
new_n1529.in[0] (.names)                                                                                                              1.338    18.657
new_n1529.out[0] (.names)                                                                                                             0.235    18.892
new_n1537.in[0] (.names)                                                                                                              1.338    20.230
new_n1537.out[0] (.names)                                                                                                             0.261    20.491
new_n1545.in[2] (.names)                                                                                                              1.338    21.829
new_n1545.out[0] (.names)                                                                                                             0.261    22.090
new_n1544_1.in[0] (.names)                                                                                                            1.338    23.428
new_n1544_1.out[0] (.names)                                                                                                           0.235    23.663
n927.in[1] (.names)                                                                                                                   1.338    25.000
n927.out[0] (.names)                                                                                                                  0.261    25.261
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[29].D[0] (.latch)                         1.338    26.599
data arrival time                                                                                                                              26.599

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[29].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                                                                     0.000     1.338
cell setup time                                                                                                                      -0.066     1.272
data required time                                                                                                                              1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              1.272
data arrival time                                                                                                                             -26.599
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -25.327


#Path 26
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[28].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                        1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]        0.124     1.462
new_n1464_1.in[2] (.names)                                                                                                            1.338     2.800
new_n1464_1.out[0] (.names)                                                                                                           0.261     3.061
new_n1470.in[0] (.names)                                                                                                              1.338     4.398
new_n1470.out[0] (.names)                                                                                                             0.235     4.633
new_n1475.in[0] (.names)                                                                                                              1.338     5.971
new_n1475.out[0] (.names)                                                                                                             0.235     6.206
new_n1480.in[0] (.names)                                                                                                              1.338     7.544
new_n1480.out[0] (.names)                                                                                                             0.235     7.779
new_n1483_1.in[0] (.names)                                                                                                            1.338     9.117
new_n1483_1.out[0] (.names)                                                                                                           0.235     9.352
new_n1491.in[0] (.names)                                                                                                              1.338    10.689
new_n1491.out[0] (.names)                                                                                                             0.261    10.950
new_n1499_1.in[2] (.names)                                                                                                            1.338    12.288
new_n1499_1.out[0] (.names)                                                                                                           0.261    12.549
new_n1505.in[0] (.names)                                                                                                              1.338    13.887
new_n1505.out[0] (.names)                                                                                                             0.235    14.122
new_n1515.in[0] (.names)                                                                                                              1.338    15.460
new_n1515.out[0] (.names)                                                                                                             0.261    15.721
new_n1523_1.in[2] (.names)                                                                                                            1.338    17.058
new_n1523_1.out[0] (.names)                                                                                                           0.261    17.319
new_n1529.in[0] (.names)                                                                                                              1.338    18.657
new_n1529.out[0] (.names)                                                                                                             0.235    18.892
new_n1537.in[0] (.names)                                                                                                              1.338    20.230
new_n1537.out[0] (.names)                                                                                                             0.261    20.491
new_n1542.in[2] (.names)                                                                                                              1.338    21.829
new_n1542.out[0] (.names)                                                                                                             0.235    22.064
new_n1541.in[1] (.names)                                                                                                              1.338    23.402
new_n1541.out[0] (.names)                                                                                                             0.261    23.663
n922.in[2] (.names)                                                                                                                   1.338    25.000
n922.out[0] (.names)                                                                                                                  0.235    25.235
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[28].D[0] (.latch)                         1.338    26.573
data arrival time                                                                                                                              26.573

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[28].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                                                                     0.000     1.338
cell setup time                                                                                                                      -0.066     1.272
data required time                                                                                                                              1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              1.272
data arrival time                                                                                                                             -26.573
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -25.301


#Path 27
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~25.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     1.338     1.338
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     1.462
$mul~14[0].a[0] (multiply)                                       1.338     2.800
$mul~14[0].out[1] (multiply)                                     1.523     4.323
new_n1792.in[0] (.names)                                         1.338     5.660
new_n1792.out[0] (.names)                                        0.261     5.921
new_n1797.in[0] (.names)                                         1.338     7.259
new_n1797.out[0] (.names)                                        0.235     7.494
new_n1802.in[0] (.names)                                         1.338     8.832
new_n1802.out[0] (.names)                                        0.235     9.067
new_n1807.in[0] (.names)                                         1.338    10.405
new_n1807.out[0] (.names)                                        0.235    10.640
new_n1810.in[0] (.names)                                         1.338    11.977
new_n1810.out[0] (.names)                                        0.235    12.212
new_n1818.in[0] (.names)                                         1.338    13.550
new_n1818.out[0] (.names)                                        0.261    13.811
new_n1826.in[2] (.names)                                         1.338    15.149
new_n1826.out[0] (.names)                                        0.261    15.410
new_n1832.in[0] (.names)                                         1.338    16.748
new_n1832.out[0] (.names)                                        0.235    16.983
new_n1842.in[0] (.names)                                         1.338    18.320
new_n1842.out[0] (.names)                                        0.261    18.581
new_n1849.in[5] (.names)                                         1.338    19.919
new_n1849.out[0] (.names)                                        0.261    20.180
new_n1857.in[0] (.names)                                         1.338    21.518
new_n1857.out[0] (.names)                                        0.261    21.779
new_n1856.in[0] (.names)                                         1.338    23.117
new_n1856.out[0] (.names)                                        0.235    23.352
n1488.in[1] (.names)                                             1.338    24.690
n1488.out[0] (.names)                                            0.261    24.951
$sdffe~4^Q~25.D[0] (.latch)                                      1.338    26.288
data arrival time                                                         26.288

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~25.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.288
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -25.017


#Path 28
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~24.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     1.338     1.338
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     1.462
$mul~14[0].a[0] (multiply)                                       1.338     2.800
$mul~14[0].out[1] (multiply)                                     1.523     4.323
new_n1792.in[0] (.names)                                         1.338     5.660
new_n1792.out[0] (.names)                                        0.261     5.921
new_n1797.in[0] (.names)                                         1.338     7.259
new_n1797.out[0] (.names)                                        0.235     7.494
new_n1802.in[0] (.names)                                         1.338     8.832
new_n1802.out[0] (.names)                                        0.235     9.067
new_n1807.in[0] (.names)                                         1.338    10.405
new_n1807.out[0] (.names)                                        0.235    10.640
new_n1810.in[0] (.names)                                         1.338    11.977
new_n1810.out[0] (.names)                                        0.235    12.212
new_n1818.in[0] (.names)                                         1.338    13.550
new_n1818.out[0] (.names)                                        0.261    13.811
new_n1826.in[2] (.names)                                         1.338    15.149
new_n1826.out[0] (.names)                                        0.261    15.410
new_n1832.in[0] (.names)                                         1.338    16.748
new_n1832.out[0] (.names)                                        0.235    16.983
new_n1842.in[0] (.names)                                         1.338    18.320
new_n1842.out[0] (.names)                                        0.261    18.581
new_n1849.in[5] (.names)                                         1.338    19.919
new_n1849.out[0] (.names)                                        0.261    20.180
new_n1852.in[0] (.names)                                         1.338    21.518
new_n1852.out[0] (.names)                                        0.235    21.753
new_n1854.in[0] (.names)                                         1.338    23.091
new_n1854.out[0] (.names)                                        0.235    23.326
n1483.in[1] (.names)                                             1.338    24.664
n1483.out[0] (.names)                                            0.261    24.925
$sdffe~4^Q~24.D[0] (.latch)                                      1.338    26.262
data arrival time                                                         26.262

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~24.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.262
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -24.991


#Path 29
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~23.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     1.338     1.338
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     1.462
$mul~14[0].a[0] (multiply)                                       1.338     2.800
$mul~14[0].out[1] (multiply)                                     1.523     4.323
new_n1792.in[0] (.names)                                         1.338     5.660
new_n1792.out[0] (.names)                                        0.261     5.921
new_n1797.in[0] (.names)                                         1.338     7.259
new_n1797.out[0] (.names)                                        0.235     7.494
new_n1802.in[0] (.names)                                         1.338     8.832
new_n1802.out[0] (.names)                                        0.235     9.067
new_n1807.in[0] (.names)                                         1.338    10.405
new_n1807.out[0] (.names)                                        0.235    10.640
new_n1810.in[0] (.names)                                         1.338    11.977
new_n1810.out[0] (.names)                                        0.235    12.212
new_n1818.in[0] (.names)                                         1.338    13.550
new_n1818.out[0] (.names)                                        0.261    13.811
new_n1826.in[2] (.names)                                         1.338    15.149
new_n1826.out[0] (.names)                                        0.261    15.410
new_n1832.in[0] (.names)                                         1.338    16.748
new_n1832.out[0] (.names)                                        0.235    16.983
new_n1842.in[0] (.names)                                         1.338    18.320
new_n1842.out[0] (.names)                                        0.261    18.581
new_n1849.in[5] (.names)                                         1.338    19.919
new_n1849.out[0] (.names)                                        0.261    20.180
new_n1852.in[0] (.names)                                         1.338    21.518
new_n1852.out[0] (.names)                                        0.235    21.753
new_n1851.in[1] (.names)                                         1.338    23.091
new_n1851.out[0] (.names)                                        0.261    23.352
n1478.in[2] (.names)                                             1.338    24.690
n1478.out[0] (.names)                                            0.235    24.925
$sdffe~4^Q~23.D[0] (.latch)                                      1.338    26.262
data arrival time                                                         26.262

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~23.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -26.262
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -24.991


#Path 30
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~15.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     1.338     1.338
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     1.462
$mul~14[0].a[0] (multiply)                                       1.338     2.800
$mul~14[0].out[0] (multiply)                                     1.523     4.323
$mul~15[0].a[0] (multiply)                                       1.338     5.660
$mul~15[0].out[0] (multiply)                                     1.523     7.183
$mul~16[0].a[0] (multiply)                                       1.338     8.521
$mul~16[0].out[1] (multiply)                                     1.523    10.044
new_n1594.in[0] (.names)                                         1.338    11.382
new_n1594.out[0] (.names)                                        0.261    11.643
new_n1606.in[0] (.names)                                         1.338    12.981
new_n1606.out[0] (.names)                                        0.261    13.242
new_n1617.in[5] (.names)                                         1.338    14.579
new_n1617.out[0] (.names)                                        0.261    14.840
new_n1633.in[0] (.names)                                         1.338    16.178
new_n1633.out[0] (.names)                                        0.261    16.439
new_n1641.in[0] (.names)                                         1.338    17.777
new_n1641.out[0] (.names)                                        0.261    18.038
new_n1645.in[5] (.names)                                         1.338    19.376
new_n1645.out[0] (.names)                                        0.261    19.637
new_n1657.in[0] (.names)                                         1.338    20.974
new_n1657.out[0] (.names)                                        0.261    21.235
new_n1654.in[2] (.names)                                         1.338    22.573
new_n1654.out[0] (.names)                                        0.235    22.808
n1150.in[1] (.names)                                             1.338    24.146
n1150.out[0] (.names)                                            0.261    24.407
$sdffe~3^Q~15.D[0] (.latch)                                      1.338    25.745
data arrival time                                                         25.745

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~15.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.745
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -24.473


#Path 31
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~13.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     1.338     1.338
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     1.462
$mul~14[0].a[0] (multiply)                                       1.338     2.800
$mul~14[0].out[0] (multiply)                                     1.523     4.323
$mul~15[0].a[0] (multiply)                                       1.338     5.660
$mul~15[0].out[0] (multiply)                                     1.523     7.183
$mul~16[0].a[0] (multiply)                                       1.338     8.521
$mul~16[0].out[1] (multiply)                                     1.523    10.044
new_n1594.in[0] (.names)                                         1.338    11.382
new_n1594.out[0] (.names)                                        0.261    11.643
new_n1606.in[0] (.names)                                         1.338    12.981
new_n1606.out[0] (.names)                                        0.261    13.242
new_n1617.in[5] (.names)                                         1.338    14.579
new_n1617.out[0] (.names)                                        0.261    14.840
new_n1633.in[0] (.names)                                         1.338    16.178
new_n1633.out[0] (.names)                                        0.261    16.439
new_n1641.in[0] (.names)                                         1.338    17.777
new_n1641.out[0] (.names)                                        0.261    18.038
new_n1645.in[5] (.names)                                         1.338    19.376
new_n1645.out[0] (.names)                                        0.261    19.637
new_n1644_1.in[0] (.names)                                       1.338    20.974
new_n1644_1.out[0] (.names)                                      0.235    21.209
new_n1643_1.in[3] (.names)                                       1.338    22.547
new_n1643_1.out[0] (.names)                                      0.261    22.808
n1140.in[2] (.names)                                             1.338    24.146
n1140.out[0] (.names)                                            0.235    24.381
$sdffe~3^Q~13.D[0] (.latch)                                      1.338    25.719
data arrival time                                                         25.719

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~13.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.719
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -24.447


#Path 32
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~14.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     1.338     1.338
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     1.462
$mul~14[0].a[0] (multiply)                                       1.338     2.800
$mul~14[0].out[0] (multiply)                                     1.523     4.323
$mul~15[0].a[0] (multiply)                                       1.338     5.660
$mul~15[0].out[0] (multiply)                                     1.523     7.183
$mul~16[0].a[0] (multiply)                                       1.338     8.521
$mul~16[0].out[1] (multiply)                                     1.523    10.044
new_n1594.in[0] (.names)                                         1.338    11.382
new_n1594.out[0] (.names)                                        0.261    11.643
new_n1606.in[0] (.names)                                         1.338    12.981
new_n1606.out[0] (.names)                                        0.261    13.242
new_n1617.in[5] (.names)                                         1.338    14.579
new_n1617.out[0] (.names)                                        0.261    14.840
new_n1633.in[0] (.names)                                         1.338    16.178
new_n1633.out[0] (.names)                                        0.261    16.439
new_n1641.in[0] (.names)                                         1.338    17.777
new_n1641.out[0] (.names)                                        0.261    18.038
new_n1645.in[5] (.names)                                         1.338    19.376
new_n1645.out[0] (.names)                                        0.261    19.637
new_n1644_1.in[0] (.names)                                       1.338    20.974
new_n1644_1.out[0] (.names)                                      0.235    21.209
new_n1650.in[0] (.names)                                         1.338    22.547
new_n1650.out[0] (.names)                                        0.235    22.782
n1145.in[1] (.names)                                             1.338    24.120
n1145.out[0] (.names)                                            0.261    24.381
$sdffe~3^Q~14.D[0] (.latch)                                      1.338    25.719
data arrival time                                                         25.719

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~14.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -25.719
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -24.447


#Path 33
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[27].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                        1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]        0.124     1.462
new_n1464_1.in[2] (.names)                                                                                                            1.338     2.800
new_n1464_1.out[0] (.names)                                                                                                           0.261     3.061
new_n1470.in[0] (.names)                                                                                                              1.338     4.398
new_n1470.out[0] (.names)                                                                                                             0.235     4.633
new_n1475.in[0] (.names)                                                                                                              1.338     5.971
new_n1475.out[0] (.names)                                                                                                             0.235     6.206
new_n1480.in[0] (.names)                                                                                                              1.338     7.544
new_n1480.out[0] (.names)                                                                                                             0.235     7.779
new_n1483_1.in[0] (.names)                                                                                                            1.338     9.117
new_n1483_1.out[0] (.names)                                                                                                           0.235     9.352
new_n1491.in[0] (.names)                                                                                                              1.338    10.689
new_n1491.out[0] (.names)                                                                                                             0.261    10.950
new_n1499_1.in[2] (.names)                                                                                                            1.338    12.288
new_n1499_1.out[0] (.names)                                                                                                           0.261    12.549
new_n1505.in[0] (.names)                                                                                                              1.338    13.887
new_n1505.out[0] (.names)                                                                                                             0.235    14.122
new_n1515.in[0] (.names)                                                                                                              1.338    15.460
new_n1515.out[0] (.names)                                                                                                             0.261    15.721
new_n1523_1.in[2] (.names)                                                                                                            1.338    17.058
new_n1523_1.out[0] (.names)                                                                                                           0.261    17.319
new_n1529.in[0] (.names)                                                                                                              1.338    18.657
new_n1529.out[0] (.names)                                                                                                             0.235    18.892
new_n1537.in[0] (.names)                                                                                                              1.338    20.230
new_n1537.out[0] (.names)                                                                                                             0.261    20.491
new_n1536_1.in[0] (.names)                                                                                                            1.338    21.829
new_n1536_1.out[0] (.names)                                                                                                           0.235    22.064
n917.in[1] (.names)                                                                                                                   1.338    23.402
n917.out[0] (.names)                                                                                                                  0.261    23.663
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[27].D[0] (.latch)                         1.338    25.000
data arrival time                                                                                                                              25.000

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[27].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                                                                     0.000     1.338
cell setup time                                                                                                                      -0.066     1.272
data required time                                                                                                                              1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              1.272
data arrival time                                                                                                                             -25.000
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -23.729


#Path 34
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[26].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                        1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]        0.124     1.462
new_n1464_1.in[2] (.names)                                                                                                            1.338     2.800
new_n1464_1.out[0] (.names)                                                                                                           0.261     3.061
new_n1470.in[0] (.names)                                                                                                              1.338     4.398
new_n1470.out[0] (.names)                                                                                                             0.235     4.633
new_n1475.in[0] (.names)                                                                                                              1.338     5.971
new_n1475.out[0] (.names)                                                                                                             0.235     6.206
new_n1480.in[0] (.names)                                                                                                              1.338     7.544
new_n1480.out[0] (.names)                                                                                                             0.235     7.779
new_n1483_1.in[0] (.names)                                                                                                            1.338     9.117
new_n1483_1.out[0] (.names)                                                                                                           0.235     9.352
new_n1491.in[0] (.names)                                                                                                              1.338    10.689
new_n1491.out[0] (.names)                                                                                                             0.261    10.950
new_n1499_1.in[2] (.names)                                                                                                            1.338    12.288
new_n1499_1.out[0] (.names)                                                                                                           0.261    12.549
new_n1505.in[0] (.names)                                                                                                              1.338    13.887
new_n1505.out[0] (.names)                                                                                                             0.235    14.122
new_n1515.in[0] (.names)                                                                                                              1.338    15.460
new_n1515.out[0] (.names)                                                                                                             0.261    15.721
new_n1523_1.in[2] (.names)                                                                                                            1.338    17.058
new_n1523_1.out[0] (.names)                                                                                                           0.261    17.319
new_n1529.in[0] (.names)                                                                                                              1.338    18.657
new_n1529.out[0] (.names)                                                                                                             0.235    18.892
new_n1534.in[0] (.names)                                                                                                              1.338    20.230
new_n1534.out[0] (.names)                                                                                                             0.235    20.465
new_n1533.in[1] (.names)                                                                                                              1.338    21.803
new_n1533.out[0] (.names)                                                                                                             0.261    22.064
n912.in[2] (.names)                                                                                                                   1.338    23.402
n912.out[0] (.names)                                                                                                                  0.235    23.637
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[26].D[0] (.latch)                         1.338    24.974
data arrival time                                                                                                                              24.974

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[26].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                                                                     0.000     1.338
cell setup time                                                                                                                      -0.066     1.272
data required time                                                                                                                              1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              1.272
data arrival time                                                                                                                             -24.974
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -23.703


#Path 35
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~22.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     1.338     1.338
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     1.462
$mul~14[0].a[0] (multiply)                                       1.338     2.800
$mul~14[0].out[1] (multiply)                                     1.523     4.323
new_n1792.in[0] (.names)                                         1.338     5.660
new_n1792.out[0] (.names)                                        0.261     5.921
new_n1797.in[0] (.names)                                         1.338     7.259
new_n1797.out[0] (.names)                                        0.235     7.494
new_n1802.in[0] (.names)                                         1.338     8.832
new_n1802.out[0] (.names)                                        0.235     9.067
new_n1807.in[0] (.names)                                         1.338    10.405
new_n1807.out[0] (.names)                                        0.235    10.640
new_n1810.in[0] (.names)                                         1.338    11.977
new_n1810.out[0] (.names)                                        0.235    12.212
new_n1818.in[0] (.names)                                         1.338    13.550
new_n1818.out[0] (.names)                                        0.261    13.811
new_n1826.in[2] (.names)                                         1.338    15.149
new_n1826.out[0] (.names)                                        0.261    15.410
new_n1832.in[0] (.names)                                         1.338    16.748
new_n1832.out[0] (.names)                                        0.235    16.983
new_n1842.in[0] (.names)                                         1.338    18.320
new_n1842.out[0] (.names)                                        0.261    18.581
new_n1849.in[5] (.names)                                         1.338    19.919
new_n1849.out[0] (.names)                                        0.261    20.180
new_n1848.in[0] (.names)                                         1.338    21.518
new_n1848.out[0] (.names)                                        0.235    21.753
n1473.in[1] (.names)                                             1.338    23.091
n1473.out[0] (.names)                                            0.261    23.352
$sdffe~4^Q~22.D[0] (.latch)                                      1.338    24.690
data arrival time                                                         24.690

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~22.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -24.690
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.418


#Path 36
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~20.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     1.338     1.338
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     1.462
$mul~14[0].a[0] (multiply)                                       1.338     2.800
$mul~14[0].out[1] (multiply)                                     1.523     4.323
new_n1792.in[0] (.names)                                         1.338     5.660
new_n1792.out[0] (.names)                                        0.261     5.921
new_n1797.in[0] (.names)                                         1.338     7.259
new_n1797.out[0] (.names)                                        0.235     7.494
new_n1802.in[0] (.names)                                         1.338     8.832
new_n1802.out[0] (.names)                                        0.235     9.067
new_n1807.in[0] (.names)                                         1.338    10.405
new_n1807.out[0] (.names)                                        0.235    10.640
new_n1810.in[0] (.names)                                         1.338    11.977
new_n1810.out[0] (.names)                                        0.235    12.212
new_n1818.in[0] (.names)                                         1.338    13.550
new_n1818.out[0] (.names)                                        0.261    13.811
new_n1826.in[2] (.names)                                         1.338    15.149
new_n1826.out[0] (.names)                                        0.261    15.410
new_n1832.in[0] (.names)                                         1.338    16.748
new_n1832.out[0] (.names)                                        0.235    16.983
new_n1842.in[0] (.names)                                         1.338    18.320
new_n1842.out[0] (.names)                                        0.261    18.581
new_n1841.in[0] (.names)                                         1.338    19.919
new_n1841.out[0] (.names)                                        0.235    20.154
new_n1840.in[1] (.names)                                         1.338    21.492
new_n1840.out[0] (.names)                                        0.261    21.753
n1463.in[2] (.names)                                             1.338    23.091
n1463.out[0] (.names)                                            0.235    23.326
$sdffe~4^Q~20.D[0] (.latch)                                      1.338    24.664
data arrival time                                                         24.664

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~20.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -24.664
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.392


#Path 37
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~21.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     1.338     1.338
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     1.462
$mul~14[0].a[0] (multiply)                                       1.338     2.800
$mul~14[0].out[1] (multiply)                                     1.523     4.323
new_n1792.in[0] (.names)                                         1.338     5.660
new_n1792.out[0] (.names)                                        0.261     5.921
new_n1797.in[0] (.names)                                         1.338     7.259
new_n1797.out[0] (.names)                                        0.235     7.494
new_n1802.in[0] (.names)                                         1.338     8.832
new_n1802.out[0] (.names)                                        0.235     9.067
new_n1807.in[0] (.names)                                         1.338    10.405
new_n1807.out[0] (.names)                                        0.235    10.640
new_n1810.in[0] (.names)                                         1.338    11.977
new_n1810.out[0] (.names)                                        0.235    12.212
new_n1818.in[0] (.names)                                         1.338    13.550
new_n1818.out[0] (.names)                                        0.261    13.811
new_n1826.in[2] (.names)                                         1.338    15.149
new_n1826.out[0] (.names)                                        0.261    15.410
new_n1832.in[0] (.names)                                         1.338    16.748
new_n1832.out[0] (.names)                                        0.235    16.983
new_n1842.in[0] (.names)                                         1.338    18.320
new_n1842.out[0] (.names)                                        0.261    18.581
new_n1841.in[0] (.names)                                         1.338    19.919
new_n1841.out[0] (.names)                                        0.235    20.154
new_n1846.in[0] (.names)                                         1.338    21.492
new_n1846.out[0] (.names)                                        0.235    21.727
n1468.in[1] (.names)                                             1.338    23.065
n1468.out[0] (.names)                                            0.261    23.326
$sdffe~4^Q~21.D[0] (.latch)                                      1.338    24.664
data arrival time                                                         24.664

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~21.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -24.664
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.392


#Path 38
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~19.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     1.338     1.338
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     1.462
$mul~14[0].a[0] (multiply)                                       1.338     2.800
$mul~14[0].out[1] (multiply)                                     1.523     4.323
new_n1792.in[0] (.names)                                         1.338     5.660
new_n1792.out[0] (.names)                                        0.261     5.921
new_n1797.in[0] (.names)                                         1.338     7.259
new_n1797.out[0] (.names)                                        0.235     7.494
new_n1802.in[0] (.names)                                         1.338     8.832
new_n1802.out[0] (.names)                                        0.235     9.067
new_n1807.in[0] (.names)                                         1.338    10.405
new_n1807.out[0] (.names)                                        0.235    10.640
new_n1810.in[0] (.names)                                         1.338    11.977
new_n1810.out[0] (.names)                                        0.235    12.212
new_n1818.in[0] (.names)                                         1.338    13.550
new_n1818.out[0] (.names)                                        0.261    13.811
new_n1826.in[2] (.names)                                         1.338    15.149
new_n1826.out[0] (.names)                                        0.261    15.410
new_n1832.in[0] (.names)                                         1.338    16.748
new_n1832.out[0] (.names)                                        0.235    16.983
new_n1835.in[0] (.names)                                         1.338    18.320
new_n1835.out[0] (.names)                                        0.235    18.555
new_n1838.in[0] (.names)                                         1.338    19.893
new_n1838.out[0] (.names)                                        0.235    20.128
new_n1837.in[1] (.names)                                         1.338    21.466
new_n1837.out[0] (.names)                                        0.261    21.727
n1458.in[2] (.names)                                             1.338    23.065
n1458.out[0] (.names)                                            0.235    23.300
$sdffe~4^Q~19.D[0] (.latch)                                      1.338    24.638
data arrival time                                                         24.638

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~19.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -24.638
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -23.366


#Path 39
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~11.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     1.338     1.338
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     1.462
$mul~14[0].a[0] (multiply)                                       1.338     2.800
$mul~14[0].out[0] (multiply)                                     1.523     4.323
$mul~15[0].a[0] (multiply)                                       1.338     5.660
$mul~15[0].out[0] (multiply)                                     1.523     7.183
$mul~16[0].a[0] (multiply)                                       1.338     8.521
$mul~16[0].out[0] (multiply)                                     1.523    10.044
new_n1589.in[1] (.names)                                         1.338    11.382
new_n1589.out[0] (.names)                                        0.261    11.643
new_n1597.in[1] (.names)                                         1.338    12.981
new_n1597.out[0] (.names)                                        0.261    13.242
new_n1609.in[1] (.names)                                         1.338    14.579
new_n1609.out[0] (.names)                                        0.261    14.840
new_n1618.in[2] (.names)                                         1.338    16.178
new_n1618.out[0] (.names)                                        0.261    16.439
new_n1627_1.in[0] (.names)                                       1.338    17.777
new_n1627_1.out[0] (.names)                                      0.235    18.012
new_n1631_1.in[1] (.names)                                       1.338    19.350
new_n1631_1.out[0] (.names)                                      0.235    19.585
new_n1630.in[2] (.names)                                         1.338    20.922
new_n1630.out[0] (.names)                                        0.235    21.157
n1130.in[1] (.names)                                             1.338    22.495
n1130.out[0] (.names)                                            0.261    22.756
$sdffe~3^Q~11.D[0] (.latch)                                      1.338    24.094
data arrival time                                                         24.094

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~11.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -24.094
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.822


#Path 40
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~12.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     1.338     1.338
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     1.462
$mul~14[0].a[0] (multiply)                                       1.338     2.800
$mul~14[0].out[0] (multiply)                                     1.523     4.323
$mul~15[0].a[0] (multiply)                                       1.338     5.660
$mul~15[0].out[0] (multiply)                                     1.523     7.183
$mul~16[0].a[0] (multiply)                                       1.338     8.521
$mul~16[0].out[0] (multiply)                                     1.523    10.044
new_n1589.in[1] (.names)                                         1.338    11.382
new_n1589.out[0] (.names)                                        0.261    11.643
new_n1597.in[1] (.names)                                         1.338    12.981
new_n1597.out[0] (.names)                                        0.261    13.242
new_n1609.in[1] (.names)                                         1.338    14.579
new_n1609.out[0] (.names)                                        0.261    14.840
new_n1618.in[2] (.names)                                         1.338    16.178
new_n1618.out[0] (.names)                                        0.261    16.439
new_n1627_1.in[0] (.names)                                       1.338    17.777
new_n1627_1.out[0] (.names)                                      0.235    18.012
new_n1631_1.in[1] (.names)                                       1.338    19.350
new_n1631_1.out[0] (.names)                                      0.235    19.585
new_n1638.in[0] (.names)                                         1.338    20.922
new_n1638.out[0] (.names)                                        0.235    21.157
n1135.in[1] (.names)                                             1.338    22.495
n1135.out[0] (.names)                                            0.261    22.756
$sdffe~3^Q~12.D[0] (.latch)                                      1.338    24.094
data arrival time                                                         24.094

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~12.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -24.094
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -22.822


#Path 41
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[23].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                        1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]        0.124     1.462
new_n1464_1.in[2] (.names)                                                                                                            1.338     2.800
new_n1464_1.out[0] (.names)                                                                                                           0.261     3.061
new_n1470.in[0] (.names)                                                                                                              1.338     4.398
new_n1470.out[0] (.names)                                                                                                             0.235     4.633
new_n1475.in[0] (.names)                                                                                                              1.338     5.971
new_n1475.out[0] (.names)                                                                                                             0.235     6.206
new_n1480.in[0] (.names)                                                                                                              1.338     7.544
new_n1480.out[0] (.names)                                                                                                             0.235     7.779
new_n1483_1.in[0] (.names)                                                                                                            1.338     9.117
new_n1483_1.out[0] (.names)                                                                                                           0.235     9.352
new_n1491.in[0] (.names)                                                                                                              1.338    10.689
new_n1491.out[0] (.names)                                                                                                             0.261    10.950
new_n1499_1.in[2] (.names)                                                                                                            1.338    12.288
new_n1499_1.out[0] (.names)                                                                                                           0.261    12.549
new_n1505.in[0] (.names)                                                                                                              1.338    13.887
new_n1505.out[0] (.names)                                                                                                             0.235    14.122
new_n1515.in[0] (.names)                                                                                                              1.338    15.460
new_n1515.out[0] (.names)                                                                                                             0.261    15.721
new_n1523_1.in[2] (.names)                                                                                                            1.338    17.058
new_n1523_1.out[0] (.names)                                                                                                           0.261    17.319
new_n1526.in[0] (.names)                                                                                                              1.338    18.657
new_n1526.out[0] (.names)                                                                                                             0.235    18.892
new_n1525.in[1] (.names)                                                                                                              1.338    20.230
new_n1525.out[0] (.names)                                                                                                             0.261    20.491
n897.in[2] (.names)                                                                                                                   1.338    21.829
n897.out[0] (.names)                                                                                                                  0.235    22.064
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[23].D[0] (.latch)                         1.338    23.402
data arrival time                                                                                                                              23.402

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[23].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                                                                     0.000     1.338
cell setup time                                                                                                                      -0.066     1.272
data required time                                                                                                                              1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              1.272
data arrival time                                                                                                                             -23.402
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -22.130


#Path 42
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[24].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                        1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]        0.124     1.462
new_n1464_1.in[2] (.names)                                                                                                            1.338     2.800
new_n1464_1.out[0] (.names)                                                                                                           0.261     3.061
new_n1470.in[0] (.names)                                                                                                              1.338     4.398
new_n1470.out[0] (.names)                                                                                                             0.235     4.633
new_n1475.in[0] (.names)                                                                                                              1.338     5.971
new_n1475.out[0] (.names)                                                                                                             0.235     6.206
new_n1480.in[0] (.names)                                                                                                              1.338     7.544
new_n1480.out[0] (.names)                                                                                                             0.235     7.779
new_n1483_1.in[0] (.names)                                                                                                            1.338     9.117
new_n1483_1.out[0] (.names)                                                                                                           0.235     9.352
new_n1491.in[0] (.names)                                                                                                              1.338    10.689
new_n1491.out[0] (.names)                                                                                                             0.261    10.950
new_n1499_1.in[2] (.names)                                                                                                            1.338    12.288
new_n1499_1.out[0] (.names)                                                                                                           0.261    12.549
new_n1505.in[0] (.names)                                                                                                              1.338    13.887
new_n1505.out[0] (.names)                                                                                                             0.235    14.122
new_n1515.in[0] (.names)                                                                                                              1.338    15.460
new_n1515.out[0] (.names)                                                                                                             0.261    15.721
new_n1523_1.in[2] (.names)                                                                                                            1.338    17.058
new_n1523_1.out[0] (.names)                                                                                                           0.261    17.319
new_n1529.in[0] (.names)                                                                                                              1.338    18.657
new_n1529.out[0] (.names)                                                                                                             0.235    18.892
new_n1528_1.in[0] (.names)                                                                                                            1.338    20.230
new_n1528_1.out[0] (.names)                                                                                                           0.235    20.465
n902.in[1] (.names)                                                                                                                   1.338    21.803
n902.out[0] (.names)                                                                                                                  0.261    22.064
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[24].D[0] (.latch)                         1.338    23.402
data arrival time                                                                                                                              23.402

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[24].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                                                                     0.000     1.338
cell setup time                                                                                                                      -0.066     1.272
data required time                                                                                                                              1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              1.272
data arrival time                                                                                                                             -23.402
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -22.130


#Path 43
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[25].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                        1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]        0.124     1.462
new_n1464_1.in[2] (.names)                                                                                                            1.338     2.800
new_n1464_1.out[0] (.names)                                                                                                           0.261     3.061
new_n1470.in[0] (.names)                                                                                                              1.338     4.398
new_n1470.out[0] (.names)                                                                                                             0.235     4.633
new_n1475.in[0] (.names)                                                                                                              1.338     5.971
new_n1475.out[0] (.names)                                                                                                             0.235     6.206
new_n1480.in[0] (.names)                                                                                                              1.338     7.544
new_n1480.out[0] (.names)                                                                                                             0.235     7.779
new_n1483_1.in[0] (.names)                                                                                                            1.338     9.117
new_n1483_1.out[0] (.names)                                                                                                           0.235     9.352
new_n1491.in[0] (.names)                                                                                                              1.338    10.689
new_n1491.out[0] (.names)                                                                                                             0.261    10.950
new_n1499_1.in[2] (.names)                                                                                                            1.338    12.288
new_n1499_1.out[0] (.names)                                                                                                           0.261    12.549
new_n1505.in[0] (.names)                                                                                                              1.338    13.887
new_n1505.out[0] (.names)                                                                                                             0.235    14.122
new_n1515.in[0] (.names)                                                                                                              1.338    15.460
new_n1515.out[0] (.names)                                                                                                             0.261    15.721
new_n1523_1.in[2] (.names)                                                                                                            1.338    17.058
new_n1523_1.out[0] (.names)                                                                                                           0.261    17.319
new_n1529.in[0] (.names)                                                                                                              1.338    18.657
new_n1529.out[0] (.names)                                                                                                             0.235    18.892
new_n1531_1.in[0] (.names)                                                                                                            1.338    20.230
new_n1531_1.out[0] (.names)                                                                                                           0.235    20.465
n907.in[1] (.names)                                                                                                                   1.338    21.803
n907.out[0] (.names)                                                                                                                  0.261    22.064
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[25].D[0] (.latch)                         1.338    23.402
data arrival time                                                                                                                              23.402

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[25].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                                                                     0.000     1.338
cell setup time                                                                                                                      -0.066     1.272
data required time                                                                                                                              1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              1.272
data arrival time                                                                                                                             -23.402
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -22.130


#Path 44
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[21].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                        1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]        0.124     1.462
new_n1464_1.in[2] (.names)                                                                                                            1.338     2.800
new_n1464_1.out[0] (.names)                                                                                                           0.261     3.061
new_n1470.in[0] (.names)                                                                                                              1.338     4.398
new_n1470.out[0] (.names)                                                                                                             0.235     4.633
new_n1475.in[0] (.names)                                                                                                              1.338     5.971
new_n1475.out[0] (.names)                                                                                                             0.235     6.206
new_n1480.in[0] (.names)                                                                                                              1.338     7.544
new_n1480.out[0] (.names)                                                                                                             0.235     7.779
new_n1483_1.in[0] (.names)                                                                                                            1.338     9.117
new_n1483_1.out[0] (.names)                                                                                                           0.235     9.352
new_n1491.in[0] (.names)                                                                                                              1.338    10.689
new_n1491.out[0] (.names)                                                                                                             0.261    10.950
new_n1499_1.in[2] (.names)                                                                                                            1.338    12.288
new_n1499_1.out[0] (.names)                                                                                                           0.261    12.549
new_n1505.in[0] (.names)                                                                                                              1.338    13.887
new_n1505.out[0] (.names)                                                                                                             0.235    14.122
new_n1515.in[0] (.names)                                                                                                              1.338    15.460
new_n1515.out[0] (.names)                                                                                                             0.261    15.721
new_n1514_1.in[0] (.names)                                                                                                            1.338    17.058
new_n1514_1.out[0] (.names)                                                                                                           0.235    17.293
new_n1520.in[0] (.names)                                                                                                              1.338    18.631
new_n1520.out[0] (.names)                                                                                                             0.235    18.866
new_n1519_1.in[1] (.names)                                                                                                            1.338    20.204
new_n1519_1.out[0] (.names)                                                                                                           0.261    20.465
n887.in[2] (.names)                                                                                                                   1.338    21.803
n887.out[0] (.names)                                                                                                                  0.235    22.038
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[21].D[0] (.latch)                         1.338    23.376
data arrival time                                                                                                                              23.376

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[21].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                                                                     0.000     1.338
cell setup time                                                                                                                      -0.066     1.272
data required time                                                                                                                              1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              1.272
data arrival time                                                                                                                             -23.376
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -22.104


#Path 45
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~18.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     1.338     1.338
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     1.462
$mul~14[0].a[0] (multiply)                                       1.338     2.800
$mul~14[0].out[1] (multiply)                                     1.523     4.323
new_n1792.in[0] (.names)                                         1.338     5.660
new_n1792.out[0] (.names)                                        0.261     5.921
new_n1797.in[0] (.names)                                         1.338     7.259
new_n1797.out[0] (.names)                                        0.235     7.494
new_n1802.in[0] (.names)                                         1.338     8.832
new_n1802.out[0] (.names)                                        0.235     9.067
new_n1807.in[0] (.names)                                         1.338    10.405
new_n1807.out[0] (.names)                                        0.235    10.640
new_n1810.in[0] (.names)                                         1.338    11.977
new_n1810.out[0] (.names)                                        0.235    12.212
new_n1818.in[0] (.names)                                         1.338    13.550
new_n1818.out[0] (.names)                                        0.261    13.811
new_n1826.in[2] (.names)                                         1.338    15.149
new_n1826.out[0] (.names)                                        0.261    15.410
new_n1832.in[0] (.names)                                         1.338    16.748
new_n1832.out[0] (.names)                                        0.235    16.983
new_n1835.in[0] (.names)                                         1.338    18.320
new_n1835.out[0] (.names)                                        0.235    18.555
new_n1834.in[1] (.names)                                         1.338    19.893
new_n1834.out[0] (.names)                                        0.261    20.154
n1453.in[2] (.names)                                             1.338    21.492
n1453.out[0] (.names)                                            0.235    21.727
$sdffe~4^Q~18.D[0] (.latch)                                      1.338    23.065
data arrival time                                                         23.065

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~18.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -23.065
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.793


#Path 46
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~10.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     1.338     1.338
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     1.462
$mul~14[0].a[0] (multiply)                                       1.338     2.800
$mul~14[0].out[0] (multiply)                                     1.523     4.323
$mul~15[0].a[0] (multiply)                                       1.338     5.660
$mul~15[0].out[0] (multiply)                                     1.523     7.183
$mul~16[0].a[0] (multiply)                                       1.338     8.521
$mul~16[0].out[0] (multiply)                                     1.523    10.044
new_n1589.in[1] (.names)                                         1.338    11.382
new_n1589.out[0] (.names)                                        0.261    11.643
new_n1597.in[1] (.names)                                         1.338    12.981
new_n1597.out[0] (.names)                                        0.261    13.242
new_n1609.in[1] (.names)                                         1.338    14.579
new_n1609.out[0] (.names)                                        0.261    14.840
new_n1618.in[2] (.names)                                         1.338    16.178
new_n1618.out[0] (.names)                                        0.261    16.439
new_n1627_1.in[0] (.names)                                       1.338    17.777
new_n1627_1.out[0] (.names)                                      0.235    18.012
new_n1624_1.in[3] (.names)                                       1.338    19.350
new_n1624_1.out[0] (.names)                                      0.261    19.611
n1125.in[2] (.names)                                             1.338    20.948
n1125.out[0] (.names)                                            0.235    21.183
$sdffe~3^Q~10.D[0] (.latch)                                      1.338    22.521
data arrival time                                                         22.521

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~10.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -22.521
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -21.249


#Path 47
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~0.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n1436.in[1] (.names)                                                                                                             1.338     2.800
new_n1436.out[0] (.names)                                                                                                            0.235     3.035
new_n1434_1.in[0] (.names)                                                                                                           1.338     4.372
new_n1434_1.out[0] (.names)                                                                                                          0.261     4.633
new_n1433_1.in[0] (.names)                                                                                                           1.338     5.971
new_n1433_1.out[0] (.names)                                                                                                          0.235     6.206
new_n1432.in[2] (.names)                                                                                                             1.338     7.544
new_n1432.out[0] (.names)                                                                                                            0.235     7.779
new_n1431.in[2] (.names)                                                                                                             1.338     9.117
new_n1431.out[0] (.names)                                                                                                            0.261     9.378
new_n1430.in[0] (.names)                                                                                                             1.338    10.715
new_n1430.out[0] (.names)                                                                                                            0.261    10.976
new_n1429_1.in[5] (.names)                                                                                                           1.338    12.314
new_n1429_1.out[0] (.names)                                                                                                          0.261    12.575
new_n1428_1.in[0] (.names)                                                                                                           1.338    13.913
new_n1428_1.out[0] (.names)                                                                                                          0.261    14.174
new_n1427.in[1] (.names)                                                                                                             1.338    15.512
new_n1427.out[0] (.names)                                                                                                            0.261    15.773
n1070.in[0] (.names)                                                                                                                 1.338    17.110
n1070.out[0] (.names)                                                                                                                0.235    17.345
new_n1584_1.in[5] (.names)                                                                                                           1.338    18.683
new_n1584_1.out[0] (.names)                                                                                                          0.261    18.944
n1075.in[2] (.names)                                                                                                                 1.338    20.282
n1075.out[0] (.names)                                                                                                                0.235    20.517
$sdffe~3^Q~0.D[0] (.latch)                                                                                                           1.338    21.855
data arrival time                                                                                                                             21.855

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                                                                                         1.338     1.338
clock uncertainty                                                                                                                    0.000     1.338
cell setup time                                                                                                                     -0.066     1.272
data required time                                                                                                                             1.272
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             1.272
data arrival time                                                                                                                            -21.855
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -20.583


#Path 48
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n1436.in[1] (.names)                                                                                                             1.338     2.800
new_n1436.out[0] (.names)                                                                                                            0.235     3.035
new_n1434_1.in[0] (.names)                                                                                                           1.338     4.372
new_n1434_1.out[0] (.names)                                                                                                          0.261     4.633
new_n1433_1.in[0] (.names)                                                                                                           1.338     5.971
new_n1433_1.out[0] (.names)                                                                                                          0.235     6.206
new_n1432.in[2] (.names)                                                                                                             1.338     7.544
new_n1432.out[0] (.names)                                                                                                            0.235     7.779
new_n1431.in[2] (.names)                                                                                                             1.338     9.117
new_n1431.out[0] (.names)                                                                                                            0.261     9.378
new_n1430.in[0] (.names)                                                                                                             1.338    10.715
new_n1430.out[0] (.names)                                                                                                            0.261    10.976
new_n1429_1.in[5] (.names)                                                                                                           1.338    12.314
new_n1429_1.out[0] (.names)                                                                                                          0.261    12.575
new_n1428_1.in[0] (.names)                                                                                                           1.338    13.913
new_n1428_1.out[0] (.names)                                                                                                          0.261    14.174
new_n1427.in[1] (.names)                                                                                                             1.338    15.512
new_n1427.out[0] (.names)                                                                                                            0.261    15.773
n1070.in[0] (.names)                                                                                                                 1.338    17.110
n1070.out[0] (.names)                                                                                                                0.235    17.345
new_n1462.in[5] (.names)                                                                                                             1.338    18.683
new_n1462.out[0] (.names)                                                                                                            0.261    18.944
n797.in[2] (.names)                                                                                                                  1.338    20.282
n797.out[0] (.names)                                                                                                                 0.235    20.517
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].D[0] (.latch)                         1.338    21.855
data arrival time                                                                                                                             21.855

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[3].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                                                                    0.000     1.338
cell setup time                                                                                                                     -0.066     1.272
data required time                                                                                                                             1.272
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             1.272
data arrival time                                                                                                                            -21.855
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -20.583


#Path 49
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[5].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n1436.in[1] (.names)                                                                                                             1.338     2.800
new_n1436.out[0] (.names)                                                                                                            0.235     3.035
new_n1434_1.in[0] (.names)                                                                                                           1.338     4.372
new_n1434_1.out[0] (.names)                                                                                                          0.261     4.633
new_n1433_1.in[0] (.names)                                                                                                           1.338     5.971
new_n1433_1.out[0] (.names)                                                                                                          0.235     6.206
new_n1432.in[2] (.names)                                                                                                             1.338     7.544
new_n1432.out[0] (.names)                                                                                                            0.235     7.779
new_n1431.in[2] (.names)                                                                                                             1.338     9.117
new_n1431.out[0] (.names)                                                                                                            0.261     9.378
new_n1430.in[0] (.names)                                                                                                             1.338    10.715
new_n1430.out[0] (.names)                                                                                                            0.261    10.976
new_n1429_1.in[5] (.names)                                                                                                           1.338    12.314
new_n1429_1.out[0] (.names)                                                                                                          0.261    12.575
new_n1428_1.in[0] (.names)                                                                                                           1.338    13.913
new_n1428_1.out[0] (.names)                                                                                                          0.261    14.174
new_n1427.in[1] (.names)                                                                                                             1.338    15.512
new_n1427.out[0] (.names)                                                                                                            0.261    15.773
n1070.in[0] (.names)                                                                                                                 1.338    17.110
n1070.out[0] (.names)                                                                                                                0.235    17.345
new_n1469_1.in[5] (.names)                                                                                                           1.338    18.683
new_n1469_1.out[0] (.names)                                                                                                          0.261    18.944
n807.in[2] (.names)                                                                                                                  1.338    20.282
n807.out[0] (.names)                                                                                                                 0.235    20.517
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[5].D[0] (.latch)                         1.338    21.855
data arrival time                                                                                                                             21.855

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[5].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                                                                    0.000     1.338
cell setup time                                                                                                                     -0.066     1.272
data required time                                                                                                                             1.272
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             1.272
data arrival time                                                                                                                            -21.855
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -20.583


#Path 50
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[7].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n1436.in[1] (.names)                                                                                                             1.338     2.800
new_n1436.out[0] (.names)                                                                                                            0.235     3.035
new_n1434_1.in[0] (.names)                                                                                                           1.338     4.372
new_n1434_1.out[0] (.names)                                                                                                          0.261     4.633
new_n1433_1.in[0] (.names)                                                                                                           1.338     5.971
new_n1433_1.out[0] (.names)                                                                                                          0.235     6.206
new_n1432.in[2] (.names)                                                                                                             1.338     7.544
new_n1432.out[0] (.names)                                                                                                            0.235     7.779
new_n1431.in[2] (.names)                                                                                                             1.338     9.117
new_n1431.out[0] (.names)                                                                                                            0.261     9.378
new_n1430.in[0] (.names)                                                                                                             1.338    10.715
new_n1430.out[0] (.names)                                                                                                            0.261    10.976
new_n1429_1.in[5] (.names)                                                                                                           1.338    12.314
new_n1429_1.out[0] (.names)                                                                                                          0.261    12.575
new_n1428_1.in[0] (.names)                                                                                                           1.338    13.913
new_n1428_1.out[0] (.names)                                                                                                          0.261    14.174
new_n1427.in[1] (.names)                                                                                                             1.338    15.512
new_n1427.out[0] (.names)                                                                                                            0.261    15.773
n1070.in[0] (.names)                                                                                                                 1.338    17.110
n1070.out[0] (.names)                                                                                                                0.235    17.345
new_n1474_1.in[5] (.names)                                                                                                           1.338    18.683
new_n1474_1.out[0] (.names)                                                                                                          0.261    18.944
n817.in[2] (.names)                                                                                                                  1.338    20.282
n817.out[0] (.names)                                                                                                                 0.235    20.517
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[7].D[0] (.latch)                         1.338    21.855
data arrival time                                                                                                                             21.855

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[7].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                                                                    0.000     1.338
cell setup time                                                                                                                     -0.066     1.272
data required time                                                                                                                             1.272
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             1.272
data arrival time                                                                                                                            -21.855
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -20.583


#Path 51
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[9].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n1436.in[1] (.names)                                                                                                             1.338     2.800
new_n1436.out[0] (.names)                                                                                                            0.235     3.035
new_n1434_1.in[0] (.names)                                                                                                           1.338     4.372
new_n1434_1.out[0] (.names)                                                                                                          0.261     4.633
new_n1433_1.in[0] (.names)                                                                                                           1.338     5.971
new_n1433_1.out[0] (.names)                                                                                                          0.235     6.206
new_n1432.in[2] (.names)                                                                                                             1.338     7.544
new_n1432.out[0] (.names)                                                                                                            0.235     7.779
new_n1431.in[2] (.names)                                                                                                             1.338     9.117
new_n1431.out[0] (.names)                                                                                                            0.261     9.378
new_n1430.in[0] (.names)                                                                                                             1.338    10.715
new_n1430.out[0] (.names)                                                                                                            0.261    10.976
new_n1429_1.in[5] (.names)                                                                                                           1.338    12.314
new_n1429_1.out[0] (.names)                                                                                                          0.261    12.575
new_n1428_1.in[0] (.names)                                                                                                           1.338    13.913
new_n1428_1.out[0] (.names)                                                                                                          0.261    14.174
new_n1427.in[1] (.names)                                                                                                             1.338    15.512
new_n1427.out[0] (.names)                                                                                                            0.261    15.773
n1070.in[0] (.names)                                                                                                                 1.338    17.110
n1070.out[0] (.names)                                                                                                                0.235    17.345
new_n1479_1.in[5] (.names)                                                                                                           1.338    18.683
new_n1479_1.out[0] (.names)                                                                                                          0.261    18.944
n827.in[2] (.names)                                                                                                                  1.338    20.282
n827.out[0] (.names)                                                                                                                 0.235    20.517
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[9].D[0] (.latch)                         1.338    21.855
data arrival time                                                                                                                             21.855

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[9].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                                                                    0.000     1.338
cell setup time                                                                                                                     -0.066     1.272
data required time                                                                                                                             1.272
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             1.272
data arrival time                                                                                                                            -21.855
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -20.583


#Path 52
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[10].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                        1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]        0.124     1.462
new_n1436.in[1] (.names)                                                                                                              1.338     2.800
new_n1436.out[0] (.names)                                                                                                             0.235     3.035
new_n1434_1.in[0] (.names)                                                                                                            1.338     4.372
new_n1434_1.out[0] (.names)                                                                                                           0.261     4.633
new_n1433_1.in[0] (.names)                                                                                                            1.338     5.971
new_n1433_1.out[0] (.names)                                                                                                           0.235     6.206
new_n1432.in[2] (.names)                                                                                                              1.338     7.544
new_n1432.out[0] (.names)                                                                                                             0.235     7.779
new_n1431.in[2] (.names)                                                                                                              1.338     9.117
new_n1431.out[0] (.names)                                                                                                             0.261     9.378
new_n1430.in[0] (.names)                                                                                                              1.338    10.715
new_n1430.out[0] (.names)                                                                                                             0.261    10.976
new_n1429_1.in[5] (.names)                                                                                                            1.338    12.314
new_n1429_1.out[0] (.names)                                                                                                           0.261    12.575
new_n1428_1.in[0] (.names)                                                                                                            1.338    13.913
new_n1428_1.out[0] (.names)                                                                                                           0.261    14.174
new_n1427.in[1] (.names)                                                                                                              1.338    15.512
new_n1427.out[0] (.names)                                                                                                             0.261    15.773
n1070.in[0] (.names)                                                                                                                  1.338    17.110
n1070.out[0] (.names)                                                                                                                 0.235    17.345
new_n1482.in[5] (.names)                                                                                                              1.338    18.683
new_n1482.out[0] (.names)                                                                                                             0.261    18.944
n832.in[2] (.names)                                                                                                                   1.338    20.282
n832.out[0] (.names)                                                                                                                  0.235    20.517
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[10].D[0] (.latch)                         1.338    21.855
data arrival time                                                                                                                              21.855

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[10].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                                                                     0.000     1.338
cell setup time                                                                                                                      -0.066     1.272
data required time                                                                                                                              1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              1.272
data arrival time                                                                                                                             -21.855
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -20.583


#Path 53
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[12].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                        1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]        0.124     1.462
new_n1436.in[1] (.names)                                                                                                              1.338     2.800
new_n1436.out[0] (.names)                                                                                                             0.235     3.035
new_n1434_1.in[0] (.names)                                                                                                            1.338     4.372
new_n1434_1.out[0] (.names)                                                                                                           0.261     4.633
new_n1433_1.in[0] (.names)                                                                                                            1.338     5.971
new_n1433_1.out[0] (.names)                                                                                                           0.235     6.206
new_n1432.in[2] (.names)                                                                                                              1.338     7.544
new_n1432.out[0] (.names)                                                                                                             0.235     7.779
new_n1431.in[2] (.names)                                                                                                              1.338     9.117
new_n1431.out[0] (.names)                                                                                                             0.261     9.378
new_n1430.in[0] (.names)                                                                                                              1.338    10.715
new_n1430.out[0] (.names)                                                                                                             0.261    10.976
new_n1429_1.in[5] (.names)                                                                                                            1.338    12.314
new_n1429_1.out[0] (.names)                                                                                                           0.261    12.575
new_n1428_1.in[0] (.names)                                                                                                            1.338    13.913
new_n1428_1.out[0] (.names)                                                                                                           0.261    14.174
new_n1427.in[1] (.names)                                                                                                              1.338    15.512
new_n1427.out[0] (.names)                                                                                                             0.261    15.773
n1070.in[0] (.names)                                                                                                                  1.338    17.110
n1070.out[0] (.names)                                                                                                                 0.235    17.345
new_n1487.in[5] (.names)                                                                                                              1.338    18.683
new_n1487.out[0] (.names)                                                                                                             0.261    18.944
n842.in[2] (.names)                                                                                                                   1.338    20.282
n842.out[0] (.names)                                                                                                                  0.235    20.517
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[12].D[0] (.latch)                         1.338    21.855
data arrival time                                                                                                                              21.855

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[12].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                                                                     0.000     1.338
cell setup time                                                                                                                      -0.066     1.272
data required time                                                                                                                              1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              1.272
data arrival time                                                                                                                             -21.855
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -20.583


#Path 54
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[14].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                        1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]        0.124     1.462
new_n1436.in[1] (.names)                                                                                                              1.338     2.800
new_n1436.out[0] (.names)                                                                                                             0.235     3.035
new_n1434_1.in[0] (.names)                                                                                                            1.338     4.372
new_n1434_1.out[0] (.names)                                                                                                           0.261     4.633
new_n1433_1.in[0] (.names)                                                                                                            1.338     5.971
new_n1433_1.out[0] (.names)                                                                                                           0.235     6.206
new_n1432.in[2] (.names)                                                                                                              1.338     7.544
new_n1432.out[0] (.names)                                                                                                             0.235     7.779
new_n1431.in[2] (.names)                                                                                                              1.338     9.117
new_n1431.out[0] (.names)                                                                                                             0.261     9.378
new_n1430.in[0] (.names)                                                                                                              1.338    10.715
new_n1430.out[0] (.names)                                                                                                             0.261    10.976
new_n1429_1.in[5] (.names)                                                                                                            1.338    12.314
new_n1429_1.out[0] (.names)                                                                                                           0.261    12.575
new_n1428_1.in[0] (.names)                                                                                                            1.338    13.913
new_n1428_1.out[0] (.names)                                                                                                           0.261    14.174
new_n1427.in[1] (.names)                                                                                                              1.338    15.512
new_n1427.out[0] (.names)                                                                                                             0.261    15.773
n1070.in[0] (.names)                                                                                                                  1.338    17.110
n1070.out[0] (.names)                                                                                                                 0.235    17.345
new_n1495.in[5] (.names)                                                                                                              1.338    18.683
new_n1495.out[0] (.names)                                                                                                             0.261    18.944
n852.in[2] (.names)                                                                                                                   1.338    20.282
n852.out[0] (.names)                                                                                                                  0.235    20.517
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[14].D[0] (.latch)                         1.338    21.855
data arrival time                                                                                                                              21.855

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[14].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                                                                     0.000     1.338
cell setup time                                                                                                                      -0.066     1.272
data required time                                                                                                                              1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              1.272
data arrival time                                                                                                                             -21.855
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -20.583


#Path 55
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[16].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                        1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]        0.124     1.462
new_n1436.in[1] (.names)                                                                                                              1.338     2.800
new_n1436.out[0] (.names)                                                                                                             0.235     3.035
new_n1434_1.in[0] (.names)                                                                                                            1.338     4.372
new_n1434_1.out[0] (.names)                                                                                                           0.261     4.633
new_n1433_1.in[0] (.names)                                                                                                            1.338     5.971
new_n1433_1.out[0] (.names)                                                                                                           0.235     6.206
new_n1432.in[2] (.names)                                                                                                              1.338     7.544
new_n1432.out[0] (.names)                                                                                                             0.235     7.779
new_n1431.in[2] (.names)                                                                                                              1.338     9.117
new_n1431.out[0] (.names)                                                                                                             0.261     9.378
new_n1430.in[0] (.names)                                                                                                              1.338    10.715
new_n1430.out[0] (.names)                                                                                                             0.261    10.976
new_n1429_1.in[5] (.names)                                                                                                            1.338    12.314
new_n1429_1.out[0] (.names)                                                                                                           0.261    12.575
new_n1428_1.in[0] (.names)                                                                                                            1.338    13.913
new_n1428_1.out[0] (.names)                                                                                                           0.261    14.174
new_n1427.in[1] (.names)                                                                                                              1.338    15.512
new_n1427.out[0] (.names)                                                                                                             0.261    15.773
n1070.in[0] (.names)                                                                                                                  1.338    17.110
n1070.out[0] (.names)                                                                                                                 0.235    17.345
new_n1501.in[5] (.names)                                                                                                              1.338    18.683
new_n1501.out[0] (.names)                                                                                                             0.261    18.944
n862.in[2] (.names)                                                                                                                   1.338    20.282
n862.out[0] (.names)                                                                                                                  0.235    20.517
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[16].D[0] (.latch)                         1.338    21.855
data arrival time                                                                                                                              21.855

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[16].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                                                                     0.000     1.338
cell setup time                                                                                                                      -0.066     1.272
data required time                                                                                                                              1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              1.272
data arrival time                                                                                                                             -21.855
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -20.583


#Path 56
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[18].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                        1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]        0.124     1.462
new_n1436.in[1] (.names)                                                                                                              1.338     2.800
new_n1436.out[0] (.names)                                                                                                             0.235     3.035
new_n1434_1.in[0] (.names)                                                                                                            1.338     4.372
new_n1434_1.out[0] (.names)                                                                                                           0.261     4.633
new_n1433_1.in[0] (.names)                                                                                                            1.338     5.971
new_n1433_1.out[0] (.names)                                                                                                           0.235     6.206
new_n1432.in[2] (.names)                                                                                                              1.338     7.544
new_n1432.out[0] (.names)                                                                                                             0.235     7.779
new_n1431.in[2] (.names)                                                                                                              1.338     9.117
new_n1431.out[0] (.names)                                                                                                             0.261     9.378
new_n1430.in[0] (.names)                                                                                                              1.338    10.715
new_n1430.out[0] (.names)                                                                                                             0.261    10.976
new_n1429_1.in[5] (.names)                                                                                                            1.338    12.314
new_n1429_1.out[0] (.names)                                                                                                           0.261    12.575
new_n1428_1.in[0] (.names)                                                                                                            1.338    13.913
new_n1428_1.out[0] (.names)                                                                                                           0.261    14.174
new_n1427.in[1] (.names)                                                                                                              1.338    15.512
new_n1427.out[0] (.names)                                                                                                             0.261    15.773
n1070.in[0] (.names)                                                                                                                  1.338    17.110
n1070.out[0] (.names)                                                                                                                 0.235    17.345
new_n1507.in[5] (.names)                                                                                                              1.338    18.683
new_n1507.out[0] (.names)                                                                                                             0.261    18.944
n872.in[2] (.names)                                                                                                                   1.338    20.282
n872.out[0] (.names)                                                                                                                  0.235    20.517
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[18].D[0] (.latch)                         1.338    21.855
data arrival time                                                                                                                              21.855

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[18].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                                                                     0.000     1.338
cell setup time                                                                                                                      -0.066     1.272
data required time                                                                                                                              1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              1.272
data arrival time                                                                                                                             -21.855
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -20.583


#Path 57
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[20].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                        1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]        0.124     1.462
new_n1436.in[1] (.names)                                                                                                              1.338     2.800
new_n1436.out[0] (.names)                                                                                                             0.235     3.035
new_n1434_1.in[0] (.names)                                                                                                            1.338     4.372
new_n1434_1.out[0] (.names)                                                                                                           0.261     4.633
new_n1433_1.in[0] (.names)                                                                                                            1.338     5.971
new_n1433_1.out[0] (.names)                                                                                                           0.235     6.206
new_n1432.in[2] (.names)                                                                                                              1.338     7.544
new_n1432.out[0] (.names)                                                                                                             0.235     7.779
new_n1431.in[2] (.names)                                                                                                              1.338     9.117
new_n1431.out[0] (.names)                                                                                                             0.261     9.378
new_n1430.in[0] (.names)                                                                                                              1.338    10.715
new_n1430.out[0] (.names)                                                                                                             0.261    10.976
new_n1429_1.in[5] (.names)                                                                                                            1.338    12.314
new_n1429_1.out[0] (.names)                                                                                                           0.261    12.575
new_n1428_1.in[0] (.names)                                                                                                            1.338    13.913
new_n1428_1.out[0] (.names)                                                                                                           0.261    14.174
new_n1427.in[1] (.names)                                                                                                              1.338    15.512
new_n1427.out[0] (.names)                                                                                                             0.261    15.773
n1070.in[0] (.names)                                                                                                                  1.338    17.110
n1070.out[0] (.names)                                                                                                                 0.235    17.345
new_n1513_1.in[5] (.names)                                                                                                            1.338    18.683
new_n1513_1.out[0] (.names)                                                                                                           0.261    18.944
n882.in[2] (.names)                                                                                                                   1.338    20.282
n882.out[0] (.names)                                                                                                                  0.235    20.517
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[20].D[0] (.latch)                         1.338    21.855
data arrival time                                                                                                                              21.855

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[20].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                                                                     0.000     1.338
cell setup time                                                                                                                      -0.066     1.272
data required time                                                                                                                              1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              1.272
data arrival time                                                                                                                             -21.855
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -20.583


#Path 58
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~16.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n1436.in[1] (.names)                                                                                                             1.338     2.800
new_n1436.out[0] (.names)                                                                                                            0.235     3.035
new_n1434_1.in[0] (.names)                                                                                                           1.338     4.372
new_n1434_1.out[0] (.names)                                                                                                          0.261     4.633
new_n1433_1.in[0] (.names)                                                                                                           1.338     5.971
new_n1433_1.out[0] (.names)                                                                                                          0.235     6.206
new_n1432.in[2] (.names)                                                                                                             1.338     7.544
new_n1432.out[0] (.names)                                                                                                            0.235     7.779
new_n1431.in[2] (.names)                                                                                                             1.338     9.117
new_n1431.out[0] (.names)                                                                                                            0.261     9.378
new_n1430.in[0] (.names)                                                                                                             1.338    10.715
new_n1430.out[0] (.names)                                                                                                            0.261    10.976
new_n1429_1.in[5] (.names)                                                                                                           1.338    12.314
new_n1429_1.out[0] (.names)                                                                                                          0.261    12.575
new_n1428_1.in[0] (.names)                                                                                                           1.338    13.913
new_n1428_1.out[0] (.names)                                                                                                          0.261    14.174
new_n1427.in[1] (.names)                                                                                                             1.338    15.512
new_n1427.out[0] (.names)                                                                                                            0.261    15.773
n1070.in[0] (.names)                                                                                                                 1.338    17.110
n1070.out[0] (.names)                                                                                                                0.235    17.345
new_n1828.in[5] (.names)                                                                                                             1.338    18.683
new_n1828.out[0] (.names)                                                                                                            0.261    18.944
n1443.in[2] (.names)                                                                                                                 1.338    20.282
n1443.out[0] (.names)                                                                                                                0.235    20.517
$sdffe~4^Q~16.D[0] (.latch)                                                                                                          1.338    21.855
data arrival time                                                                                                                             21.855

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$sdffe~4^Q~16.clk[0] (.latch)                                                                                                        1.338     1.338
clock uncertainty                                                                                                                    0.000     1.338
cell setup time                                                                                                                     -0.066     1.272
data required time                                                                                                                             1.272
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             1.272
data arrival time                                                                                                                            -21.855
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -20.583


#Path 59
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~14.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n1436.in[1] (.names)                                                                                                             1.338     2.800
new_n1436.out[0] (.names)                                                                                                            0.235     3.035
new_n1434_1.in[0] (.names)                                                                                                           1.338     4.372
new_n1434_1.out[0] (.names)                                                                                                          0.261     4.633
new_n1433_1.in[0] (.names)                                                                                                           1.338     5.971
new_n1433_1.out[0] (.names)                                                                                                          0.235     6.206
new_n1432.in[2] (.names)                                                                                                             1.338     7.544
new_n1432.out[0] (.names)                                                                                                            0.235     7.779
new_n1431.in[2] (.names)                                                                                                             1.338     9.117
new_n1431.out[0] (.names)                                                                                                            0.261     9.378
new_n1430.in[0] (.names)                                                                                                             1.338    10.715
new_n1430.out[0] (.names)                                                                                                            0.261    10.976
new_n1429_1.in[5] (.names)                                                                                                           1.338    12.314
new_n1429_1.out[0] (.names)                                                                                                          0.261    12.575
new_n1428_1.in[0] (.names)                                                                                                           1.338    13.913
new_n1428_1.out[0] (.names)                                                                                                          0.261    14.174
new_n1427.in[1] (.names)                                                                                                             1.338    15.512
new_n1427.out[0] (.names)                                                                                                            0.261    15.773
n1070.in[0] (.names)                                                                                                                 1.338    17.110
n1070.out[0] (.names)                                                                                                                0.235    17.345
new_n1822.in[5] (.names)                                                                                                             1.338    18.683
new_n1822.out[0] (.names)                                                                                                            0.261    18.944
n1433.in[2] (.names)                                                                                                                 1.338    20.282
n1433.out[0] (.names)                                                                                                                0.235    20.517
$sdffe~4^Q~14.D[0] (.latch)                                                                                                          1.338    21.855
data arrival time                                                                                                                             21.855

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$sdffe~4^Q~14.clk[0] (.latch)                                                                                                        1.338     1.338
clock uncertainty                                                                                                                    0.000     1.338
cell setup time                                                                                                                     -0.066     1.272
data required time                                                                                                                             1.272
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             1.272
data arrival time                                                                                                                            -21.855
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -20.583


#Path 60
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~12.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n1436.in[1] (.names)                                                                                                             1.338     2.800
new_n1436.out[0] (.names)                                                                                                            0.235     3.035
new_n1434_1.in[0] (.names)                                                                                                           1.338     4.372
new_n1434_1.out[0] (.names)                                                                                                          0.261     4.633
new_n1433_1.in[0] (.names)                                                                                                           1.338     5.971
new_n1433_1.out[0] (.names)                                                                                                          0.235     6.206
new_n1432.in[2] (.names)                                                                                                             1.338     7.544
new_n1432.out[0] (.names)                                                                                                            0.235     7.779
new_n1431.in[2] (.names)                                                                                                             1.338     9.117
new_n1431.out[0] (.names)                                                                                                            0.261     9.378
new_n1430.in[0] (.names)                                                                                                             1.338    10.715
new_n1430.out[0] (.names)                                                                                                            0.261    10.976
new_n1429_1.in[5] (.names)                                                                                                           1.338    12.314
new_n1429_1.out[0] (.names)                                                                                                          0.261    12.575
new_n1428_1.in[0] (.names)                                                                                                           1.338    13.913
new_n1428_1.out[0] (.names)                                                                                                          0.261    14.174
new_n1427.in[1] (.names)                                                                                                             1.338    15.512
new_n1427.out[0] (.names)                                                                                                            0.261    15.773
n1070.in[0] (.names)                                                                                                                 1.338    17.110
n1070.out[0] (.names)                                                                                                                0.235    17.345
new_n1814.in[5] (.names)                                                                                                             1.338    18.683
new_n1814.out[0] (.names)                                                                                                            0.261    18.944
n1423.in[2] (.names)                                                                                                                 1.338    20.282
n1423.out[0] (.names)                                                                                                                0.235    20.517
$sdffe~4^Q~12.D[0] (.latch)                                                                                                          1.338    21.855
data arrival time                                                                                                                             21.855

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$sdffe~4^Q~12.clk[0] (.latch)                                                                                                        1.338     1.338
clock uncertainty                                                                                                                    0.000     1.338
cell setup time                                                                                                                     -0.066     1.272
data required time                                                                                                                             1.272
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             1.272
data arrival time                                                                                                                            -21.855
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -20.583


#Path 61
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~10.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n1436.in[1] (.names)                                                                                                             1.338     2.800
new_n1436.out[0] (.names)                                                                                                            0.235     3.035
new_n1434_1.in[0] (.names)                                                                                                           1.338     4.372
new_n1434_1.out[0] (.names)                                                                                                          0.261     4.633
new_n1433_1.in[0] (.names)                                                                                                           1.338     5.971
new_n1433_1.out[0] (.names)                                                                                                          0.235     6.206
new_n1432.in[2] (.names)                                                                                                             1.338     7.544
new_n1432.out[0] (.names)                                                                                                            0.235     7.779
new_n1431.in[2] (.names)                                                                                                             1.338     9.117
new_n1431.out[0] (.names)                                                                                                            0.261     9.378
new_n1430.in[0] (.names)                                                                                                             1.338    10.715
new_n1430.out[0] (.names)                                                                                                            0.261    10.976
new_n1429_1.in[5] (.names)                                                                                                           1.338    12.314
new_n1429_1.out[0] (.names)                                                                                                          0.261    12.575
new_n1428_1.in[0] (.names)                                                                                                           1.338    13.913
new_n1428_1.out[0] (.names)                                                                                                          0.261    14.174
new_n1427.in[1] (.names)                                                                                                             1.338    15.512
new_n1427.out[0] (.names)                                                                                                            0.261    15.773
n1070.in[0] (.names)                                                                                                                 1.338    17.110
n1070.out[0] (.names)                                                                                                                0.235    17.345
new_n1809.in[5] (.names)                                                                                                             1.338    18.683
new_n1809.out[0] (.names)                                                                                                            0.261    18.944
n1413.in[2] (.names)                                                                                                                 1.338    20.282
n1413.out[0] (.names)                                                                                                                0.235    20.517
$sdffe~4^Q~10.D[0] (.latch)                                                                                                          1.338    21.855
data arrival time                                                                                                                             21.855

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$sdffe~4^Q~10.clk[0] (.latch)                                                                                                        1.338     1.338
clock uncertainty                                                                                                                    0.000     1.338
cell setup time                                                                                                                     -0.066     1.272
data required time                                                                                                                             1.272
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             1.272
data arrival time                                                                                                                            -21.855
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -20.583


#Path 62
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~9.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n1436.in[1] (.names)                                                                                                             1.338     2.800
new_n1436.out[0] (.names)                                                                                                            0.235     3.035
new_n1434_1.in[0] (.names)                                                                                                           1.338     4.372
new_n1434_1.out[0] (.names)                                                                                                          0.261     4.633
new_n1433_1.in[0] (.names)                                                                                                           1.338     5.971
new_n1433_1.out[0] (.names)                                                                                                          0.235     6.206
new_n1432.in[2] (.names)                                                                                                             1.338     7.544
new_n1432.out[0] (.names)                                                                                                            0.235     7.779
new_n1431.in[2] (.names)                                                                                                             1.338     9.117
new_n1431.out[0] (.names)                                                                                                            0.261     9.378
new_n1430.in[0] (.names)                                                                                                             1.338    10.715
new_n1430.out[0] (.names)                                                                                                            0.261    10.976
new_n1429_1.in[5] (.names)                                                                                                           1.338    12.314
new_n1429_1.out[0] (.names)                                                                                                          0.261    12.575
new_n1428_1.in[0] (.names)                                                                                                           1.338    13.913
new_n1428_1.out[0] (.names)                                                                                                          0.261    14.174
new_n1427.in[1] (.names)                                                                                                             1.338    15.512
new_n1427.out[0] (.names)                                                                                                            0.261    15.773
n1070.in[0] (.names)                                                                                                                 1.338    17.110
n1070.out[0] (.names)                                                                                                                0.235    17.345
new_n1806.in[5] (.names)                                                                                                             1.338    18.683
new_n1806.out[0] (.names)                                                                                                            0.261    18.944
n1408.in[2] (.names)                                                                                                                 1.338    20.282
n1408.out[0] (.names)                                                                                                                0.235    20.517
$sdffe~4^Q~9.D[0] (.latch)                                                                                                           1.338    21.855
data arrival time                                                                                                                             21.855

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$sdffe~4^Q~9.clk[0] (.latch)                                                                                                         1.338     1.338
clock uncertainty                                                                                                                    0.000     1.338
cell setup time                                                                                                                     -0.066     1.272
data required time                                                                                                                             1.272
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             1.272
data arrival time                                                                                                                            -21.855
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -20.583


#Path 63
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~5.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n1436.in[1] (.names)                                                                                                             1.338     2.800
new_n1436.out[0] (.names)                                                                                                            0.235     3.035
new_n1434_1.in[0] (.names)                                                                                                           1.338     4.372
new_n1434_1.out[0] (.names)                                                                                                          0.261     4.633
new_n1433_1.in[0] (.names)                                                                                                           1.338     5.971
new_n1433_1.out[0] (.names)                                                                                                          0.235     6.206
new_n1432.in[2] (.names)                                                                                                             1.338     7.544
new_n1432.out[0] (.names)                                                                                                            0.235     7.779
new_n1431.in[2] (.names)                                                                                                             1.338     9.117
new_n1431.out[0] (.names)                                                                                                            0.261     9.378
new_n1430.in[0] (.names)                                                                                                             1.338    10.715
new_n1430.out[0] (.names)                                                                                                            0.261    10.976
new_n1429_1.in[5] (.names)                                                                                                           1.338    12.314
new_n1429_1.out[0] (.names)                                                                                                          0.261    12.575
new_n1428_1.in[0] (.names)                                                                                                           1.338    13.913
new_n1428_1.out[0] (.names)                                                                                                          0.261    14.174
new_n1427.in[1] (.names)                                                                                                             1.338    15.512
new_n1427.out[0] (.names)                                                                                                            0.261    15.773
n1070.in[0] (.names)                                                                                                                 1.338    17.110
n1070.out[0] (.names)                                                                                                                0.235    17.345
new_n1796.in[5] (.names)                                                                                                             1.338    18.683
new_n1796.out[0] (.names)                                                                                                            0.261    18.944
n1388.in[2] (.names)                                                                                                                 1.338    20.282
n1388.out[0] (.names)                                                                                                                0.235    20.517
$sdffe~4^Q~5.D[0] (.latch)                                                                                                           1.338    21.855
data arrival time                                                                                                                             21.855

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$sdffe~4^Q~5.clk[0] (.latch)                                                                                                         1.338     1.338
clock uncertainty                                                                                                                    0.000     1.338
cell setup time                                                                                                                     -0.066     1.272
data required time                                                                                                                             1.272
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             1.272
data arrival time                                                                                                                            -21.855
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -20.583


#Path 64
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~3.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n1436.in[1] (.names)                                                                                                             1.338     2.800
new_n1436.out[0] (.names)                                                                                                            0.235     3.035
new_n1434_1.in[0] (.names)                                                                                                           1.338     4.372
new_n1434_1.out[0] (.names)                                                                                                          0.261     4.633
new_n1433_1.in[0] (.names)                                                                                                           1.338     5.971
new_n1433_1.out[0] (.names)                                                                                                          0.235     6.206
new_n1432.in[2] (.names)                                                                                                             1.338     7.544
new_n1432.out[0] (.names)                                                                                                            0.235     7.779
new_n1431.in[2] (.names)                                                                                                             1.338     9.117
new_n1431.out[0] (.names)                                                                                                            0.261     9.378
new_n1430.in[0] (.names)                                                                                                             1.338    10.715
new_n1430.out[0] (.names)                                                                                                            0.261    10.976
new_n1429_1.in[5] (.names)                                                                                                           1.338    12.314
new_n1429_1.out[0] (.names)                                                                                                          0.261    12.575
new_n1428_1.in[0] (.names)                                                                                                           1.338    13.913
new_n1428_1.out[0] (.names)                                                                                                          0.261    14.174
new_n1427.in[1] (.names)                                                                                                             1.338    15.512
new_n1427.out[0] (.names)                                                                                                            0.261    15.773
n1070.in[0] (.names)                                                                                                                 1.338    17.110
n1070.out[0] (.names)                                                                                                                0.235    17.345
new_n1791.in[5] (.names)                                                                                                             1.338    18.683
new_n1791.out[0] (.names)                                                                                                            0.261    18.944
n1378.in[2] (.names)                                                                                                                 1.338    20.282
n1378.out[0] (.names)                                                                                                                0.235    20.517
$sdffe~4^Q~3.D[0] (.latch)                                                                                                           1.338    21.855
data arrival time                                                                                                                             21.855

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$sdffe~4^Q~3.clk[0] (.latch)                                                                                                         1.338     1.338
clock uncertainty                                                                                                                    0.000     1.338
cell setup time                                                                                                                     -0.066     1.272
data required time                                                                                                                             1.272
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             1.272
data arrival time                                                                                                                            -21.855
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -20.583


#Path 65
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[19].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                        1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]        0.124     1.462
new_n1436.in[1] (.names)                                                                                                              1.338     2.800
new_n1436.out[0] (.names)                                                                                                             0.235     3.035
new_n1434_1.in[0] (.names)                                                                                                            1.338     4.372
new_n1434_1.out[0] (.names)                                                                                                           0.261     4.633
new_n1433_1.in[0] (.names)                                                                                                            1.338     5.971
new_n1433_1.out[0] (.names)                                                                                                           0.235     6.206
new_n1432.in[2] (.names)                                                                                                              1.338     7.544
new_n1432.out[0] (.names)                                                                                                             0.235     7.779
new_n1431.in[2] (.names)                                                                                                              1.338     9.117
new_n1431.out[0] (.names)                                                                                                             0.261     9.378
new_n1430.in[0] (.names)                                                                                                              1.338    10.715
new_n1430.out[0] (.names)                                                                                                             0.261    10.976
new_n1429_1.in[5] (.names)                                                                                                            1.338    12.314
new_n1429_1.out[0] (.names)                                                                                                           0.261    12.575
new_n1428_1.in[0] (.names)                                                                                                            1.338    13.913
new_n1428_1.out[0] (.names)                                                                                                           0.261    14.174
new_n1427.in[1] (.names)                                                                                                              1.338    15.512
new_n1427.out[0] (.names)                                                                                                             0.261    15.773
n1070.in[0] (.names)                                                                                                                  1.338    17.110
n1070.out[0] (.names)                                                                                                                 0.235    17.345
new_n1510.in[5] (.names)                                                                                                              1.338    18.683
new_n1510.out[0] (.names)                                                                                                             0.261    18.944
n877.in[2] (.names)                                                                                                                   1.338    20.282
n877.out[0] (.names)                                                                                                                  0.235    20.517
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[19].D[0] (.latch)                         1.338    21.855
data arrival time                                                                                                                              21.855

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[19].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                                                                     0.000     1.338
cell setup time                                                                                                                      -0.066     1.272
data required time                                                                                                                              1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              1.272
data arrival time                                                                                                                             -21.855
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -20.583


#Path 66
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~7.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n1436.in[1] (.names)                                                                                                             1.338     2.800
new_n1436.out[0] (.names)                                                                                                            0.235     3.035
new_n1434_1.in[0] (.names)                                                                                                           1.338     4.372
new_n1434_1.out[0] (.names)                                                                                                          0.261     4.633
new_n1433_1.in[0] (.names)                                                                                                           1.338     5.971
new_n1433_1.out[0] (.names)                                                                                                          0.235     6.206
new_n1432.in[2] (.names)                                                                                                             1.338     7.544
new_n1432.out[0] (.names)                                                                                                            0.235     7.779
new_n1431.in[2] (.names)                                                                                                             1.338     9.117
new_n1431.out[0] (.names)                                                                                                            0.261     9.378
new_n1430.in[0] (.names)                                                                                                             1.338    10.715
new_n1430.out[0] (.names)                                                                                                            0.261    10.976
new_n1429_1.in[5] (.names)                                                                                                           1.338    12.314
new_n1429_1.out[0] (.names)                                                                                                          0.261    12.575
new_n1428_1.in[0] (.names)                                                                                                           1.338    13.913
new_n1428_1.out[0] (.names)                                                                                                          0.261    14.174
new_n1427.in[1] (.names)                                                                                                             1.338    15.512
new_n1427.out[0] (.names)                                                                                                            0.261    15.773
n1070.in[0] (.names)                                                                                                                 1.338    17.110
n1070.out[0] (.names)                                                                                                                0.235    17.345
new_n1801.in[5] (.names)                                                                                                             1.338    18.683
new_n1801.out[0] (.names)                                                                                                            0.261    18.944
n1398.in[2] (.names)                                                                                                                 1.338    20.282
n1398.out[0] (.names)                                                                                                                0.235    20.517
$sdffe~4^Q~7.D[0] (.latch)                                                                                                           1.338    21.855
data arrival time                                                                                                                             21.855

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$sdffe~4^Q~7.clk[0] (.latch)                                                                                                         1.338     1.338
clock uncertainty                                                                                                                    0.000     1.338
cell setup time                                                                                                                     -0.066     1.272
data required time                                                                                                                             1.272
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             1.272
data arrival time                                                                                                                            -21.855
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -20.583


#Path 67
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[22].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                        1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]        0.124     1.462
new_n1464_1.in[2] (.names)                                                                                                            1.338     2.800
new_n1464_1.out[0] (.names)                                                                                                           0.261     3.061
new_n1470.in[0] (.names)                                                                                                              1.338     4.398
new_n1470.out[0] (.names)                                                                                                             0.235     4.633
new_n1475.in[0] (.names)                                                                                                              1.338     5.971
new_n1475.out[0] (.names)                                                                                                             0.235     6.206
new_n1480.in[0] (.names)                                                                                                              1.338     7.544
new_n1480.out[0] (.names)                                                                                                             0.235     7.779
new_n1483_1.in[0] (.names)                                                                                                            1.338     9.117
new_n1483_1.out[0] (.names)                                                                                                           0.235     9.352
new_n1491.in[0] (.names)                                                                                                              1.338    10.689
new_n1491.out[0] (.names)                                                                                                             0.261    10.950
new_n1499_1.in[2] (.names)                                                                                                            1.338    12.288
new_n1499_1.out[0] (.names)                                                                                                           0.261    12.549
new_n1505.in[0] (.names)                                                                                                              1.338    13.887
new_n1505.out[0] (.names)                                                                                                             0.235    14.122
new_n1515.in[0] (.names)                                                                                                              1.338    15.460
new_n1515.out[0] (.names)                                                                                                             0.261    15.721
new_n1523_1.in[2] (.names)                                                                                                            1.338    17.058
new_n1523_1.out[0] (.names)                                                                                                           0.261    17.319
new_n1522.in[0] (.names)                                                                                                              1.338    18.657
new_n1522.out[0] (.names)                                                                                                             0.235    18.892
n892.in[1] (.names)                                                                                                                   1.338    20.230
n892.out[0] (.names)                                                                                                                  0.261    20.491
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[22].D[0] (.latch)                         1.338    21.829
data arrival time                                                                                                                              21.829

clock clk (rise edge)                                                                                                                 0.000     0.000
clock source latency                                                                                                                  0.000     0.000
clk.inpad[0] (.input)                                                                                                                 0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[22].clk[0] (.latch)                       1.338     1.338
clock uncertainty                                                                                                                     0.000     1.338
cell setup time                                                                                                                      -0.066     1.272
data required time                                                                                                                              1.272
-----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                              1.272
data arrival time                                                                                                                             -21.829
-----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                              -20.557


#Path 68
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~4^Q~17.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     1.338     1.338
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     1.462
$mul~14[0].a[0] (multiply)                                       1.338     2.800
$mul~14[0].out[1] (multiply)                                     1.523     4.323
new_n1792.in[0] (.names)                                         1.338     5.660
new_n1792.out[0] (.names)                                        0.261     5.921
new_n1797.in[0] (.names)                                         1.338     7.259
new_n1797.out[0] (.names)                                        0.235     7.494
new_n1802.in[0] (.names)                                         1.338     8.832
new_n1802.out[0] (.names)                                        0.235     9.067
new_n1807.in[0] (.names)                                         1.338    10.405
new_n1807.out[0] (.names)                                        0.235    10.640
new_n1810.in[0] (.names)                                         1.338    11.977
new_n1810.out[0] (.names)                                        0.235    12.212
new_n1818.in[0] (.names)                                         1.338    13.550
new_n1818.out[0] (.names)                                        0.261    13.811
new_n1826.in[2] (.names)                                         1.338    15.149
new_n1826.out[0] (.names)                                        0.261    15.410
new_n1832.in[0] (.names)                                         1.338    16.748
new_n1832.out[0] (.names)                                        0.235    16.983
new_n1831.in[0] (.names)                                         1.338    18.320
new_n1831.out[0] (.names)                                        0.235    18.555
n1448.in[1] (.names)                                             1.338    19.893
n1448.out[0] (.names)                                            0.261    20.154
$sdffe~4^Q~17.D[0] (.latch)                                      1.338    21.492
data arrival time                                                         21.492

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~4^Q~17.clk[0] (.latch)                                    1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -21.492
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -20.220


#Path 69
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~9.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     1.338     1.338
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     1.462
$mul~14[0].a[0] (multiply)                                       1.338     2.800
$mul~14[0].out[0] (multiply)                                     1.523     4.323
$mul~15[0].a[0] (multiply)                                       1.338     5.660
$mul~15[0].out[0] (multiply)                                     1.523     7.183
$mul~16[0].a[0] (multiply)                                       1.338     8.521
$mul~16[0].out[0] (multiply)                                     1.523    10.044
new_n1589.in[1] (.names)                                         1.338    11.382
new_n1589.out[0] (.names)                                        0.261    11.643
new_n1597.in[1] (.names)                                         1.338    12.981
new_n1597.out[0] (.names)                                        0.261    13.242
new_n1609.in[1] (.names)                                         1.338    14.579
new_n1609.out[0] (.names)                                        0.261    14.840
new_n1618.in[2] (.names)                                         1.338    16.178
new_n1618.out[0] (.names)                                        0.261    16.439
new_n1621.in[1] (.names)                                         1.338    17.777
new_n1621.out[0] (.names)                                        0.235    18.012
n1120.in[1] (.names)                                             1.338    19.350
n1120.out[0] (.names)                                            0.261    19.611
$sdffe~3^Q~9.D[0] (.latch)                                       1.338    20.948
data arrival time                                                         20.948

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~9.clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -20.948
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.677


#Path 70
Startpoint: $sdffe~3^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $sdffe~3^Q~8.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~0.clk[0] (.latch)                                     1.338     1.338
$sdffe~3^Q~0.Q[0] (.latch) [clock-to-output]                     0.124     1.462
$mul~14[0].a[0] (multiply)                                       1.338     2.800
$mul~14[0].out[0] (multiply)                                     1.523     4.323
$mul~15[0].a[0] (multiply)                                       1.338     5.660
$mul~15[0].out[0] (multiply)                                     1.523     7.183
$mul~16[0].a[0] (multiply)                                       1.338     8.521
$mul~16[0].out[0] (multiply)                                     1.523    10.044
new_n1589.in[1] (.names)                                         1.338    11.382
new_n1589.out[0] (.names)                                        0.261    11.643
new_n1597.in[1] (.names)                                         1.338    12.981
new_n1597.out[0] (.names)                                        0.261    13.242
new_n1609.in[1] (.names)                                         1.338    14.579
new_n1609.out[0] (.names)                                        0.261    14.840
new_n1618.in[2] (.names)                                         1.338    16.178
new_n1618.out[0] (.names)                                        0.261    16.439
new_n1615_1.in[2] (.names)                                       1.338    17.777
new_n1615_1.out[0] (.names)                                      0.235    18.012
n1115.in[1] (.names)                                             1.338    19.350
n1115.out[0] (.names)                                            0.261    19.611
$sdffe~3^Q~8.D[0] (.latch)                                       1.338    20.948
data arrival time                                                         20.948

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
$sdffe~3^Q~8.clk[0] (.latch)                                     1.338     1.338
clock uncertainty                                                0.000     1.338
cell setup time                                                 -0.066     1.272
data required time                                                         1.272
--------------------------------------------------------------------------------
data required time                                                         1.272
data arrival time                                                        -20.948
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -19.677


#Path 71
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport~15.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n1436.in[1] (.names)                                                                                                             1.338     2.800
new_n1436.out[0] (.names)                                                                                                            0.235     3.035
new_n1434_1.in[0] (.names)                                                                                                           1.338     4.372
new_n1434_1.out[0] (.names)                                                                                                          0.261     4.633
new_n1433_1.in[0] (.names)                                                                                                           1.338     5.971
new_n1433_1.out[0] (.names)                                                                                                          0.235     6.206
new_n1432.in[2] (.names)                                                                                                             1.338     7.544
new_n1432.out[0] (.names)                                                                                                            0.235     7.779
new_n1431.in[2] (.names)                                                                                                             1.338     9.117
new_n1431.out[0] (.names)                                                                                                            0.261     9.378
new_n1430.in[0] (.names)                                                                                                             1.338    10.715
new_n1430.out[0] (.names)                                                                                                            0.261    10.976
new_n1429_1.in[5] (.names)                                                                                                           1.338    12.314
new_n1429_1.out[0] (.names)                                                                                                          0.261    12.575
new_n1428_1.in[0] (.names)                                                                                                           1.338    13.913
new_n1428_1.out[0] (.names)                                                                                                          0.261    14.174
new_n1427.in[1] (.names)                                                                                                             1.338    15.512
new_n1427.out[0] (.names)                                                                                                            0.261    15.773
new_n1465.in[1] (.names)                                                                                                             1.338    17.110
new_n1465.out[0] (.names)                                                                                                            0.235    17.345
n1295.in[2] (.names)                                                                                                                 1.338    18.683
n1295.out[0] (.names)                                                                                                                0.235    18.918
Uoutport~15.D[0] (.latch)                                                                                                            1.338    20.256
data arrival time                                                                                                                             20.256

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Uoutport~15.clk[0] (.latch)                                                                                                          1.338     1.338
clock uncertainty                                                                                                                    0.000     1.338
cell setup time                                                                                                                     -0.066     1.272
data required time                                                                                                                             1.272
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             1.272
data arrival time                                                                                                                            -20.256
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -18.984


#Path 72
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport~14.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n1436.in[1] (.names)                                                                                                             1.338     2.800
new_n1436.out[0] (.names)                                                                                                            0.235     3.035
new_n1434_1.in[0] (.names)                                                                                                           1.338     4.372
new_n1434_1.out[0] (.names)                                                                                                          0.261     4.633
new_n1433_1.in[0] (.names)                                                                                                           1.338     5.971
new_n1433_1.out[0] (.names)                                                                                                          0.235     6.206
new_n1432.in[2] (.names)                                                                                                             1.338     7.544
new_n1432.out[0] (.names)                                                                                                            0.235     7.779
new_n1431.in[2] (.names)                                                                                                             1.338     9.117
new_n1431.out[0] (.names)                                                                                                            0.261     9.378
new_n1430.in[0] (.names)                                                                                                             1.338    10.715
new_n1430.out[0] (.names)                                                                                                            0.261    10.976
new_n1429_1.in[5] (.names)                                                                                                           1.338    12.314
new_n1429_1.out[0] (.names)                                                                                                          0.261    12.575
new_n1428_1.in[0] (.names)                                                                                                           1.338    13.913
new_n1428_1.out[0] (.names)                                                                                                          0.261    14.174
new_n1427.in[1] (.names)                                                                                                             1.338    15.512
new_n1427.out[0] (.names)                                                                                                            0.261    15.773
new_n1465.in[1] (.names)                                                                                                             1.338    17.110
new_n1465.out[0] (.names)                                                                                                            0.235    17.345
n1291.in[2] (.names)                                                                                                                 1.338    18.683
n1291.out[0] (.names)                                                                                                                0.235    18.918
Uoutport~14.D[0] (.latch)                                                                                                            1.338    20.256
data arrival time                                                                                                                             20.256

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Uoutport~14.clk[0] (.latch)                                                                                                          1.338     1.338
clock uncertainty                                                                                                                    0.000     1.338
cell setup time                                                                                                                     -0.066     1.272
data required time                                                                                                                             1.272
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             1.272
data arrival time                                                                                                                            -20.256
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -18.984


#Path 73
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport~13.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n1436.in[1] (.names)                                                                                                             1.338     2.800
new_n1436.out[0] (.names)                                                                                                            0.235     3.035
new_n1434_1.in[0] (.names)                                                                                                           1.338     4.372
new_n1434_1.out[0] (.names)                                                                                                          0.261     4.633
new_n1433_1.in[0] (.names)                                                                                                           1.338     5.971
new_n1433_1.out[0] (.names)                                                                                                          0.235     6.206
new_n1432.in[2] (.names)                                                                                                             1.338     7.544
new_n1432.out[0] (.names)                                                                                                            0.235     7.779
new_n1431.in[2] (.names)                                                                                                             1.338     9.117
new_n1431.out[0] (.names)                                                                                                            0.261     9.378
new_n1430.in[0] (.names)                                                                                                             1.338    10.715
new_n1430.out[0] (.names)                                                                                                            0.261    10.976
new_n1429_1.in[5] (.names)                                                                                                           1.338    12.314
new_n1429_1.out[0] (.names)                                                                                                          0.261    12.575
new_n1428_1.in[0] (.names)                                                                                                           1.338    13.913
new_n1428_1.out[0] (.names)                                                                                                          0.261    14.174
new_n1427.in[1] (.names)                                                                                                             1.338    15.512
new_n1427.out[0] (.names)                                                                                                            0.261    15.773
new_n1465.in[1] (.names)                                                                                                             1.338    17.110
new_n1465.out[0] (.names)                                                                                                            0.235    17.345
n1287.in[2] (.names)                                                                                                                 1.338    18.683
n1287.out[0] (.names)                                                                                                                0.235    18.918
Uoutport~13.D[0] (.latch)                                                                                                            1.338    20.256
data arrival time                                                                                                                             20.256

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Uoutport~13.clk[0] (.latch)                                                                                                          1.338     1.338
clock uncertainty                                                                                                                    0.000     1.338
cell setup time                                                                                                                     -0.066     1.272
data required time                                                                                                                             1.272
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             1.272
data arrival time                                                                                                                            -20.256
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -18.984


#Path 74
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport~12.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n1436.in[1] (.names)                                                                                                             1.338     2.800
new_n1436.out[0] (.names)                                                                                                            0.235     3.035
new_n1434_1.in[0] (.names)                                                                                                           1.338     4.372
new_n1434_1.out[0] (.names)                                                                                                          0.261     4.633
new_n1433_1.in[0] (.names)                                                                                                           1.338     5.971
new_n1433_1.out[0] (.names)                                                                                                          0.235     6.206
new_n1432.in[2] (.names)                                                                                                             1.338     7.544
new_n1432.out[0] (.names)                                                                                                            0.235     7.779
new_n1431.in[2] (.names)                                                                                                             1.338     9.117
new_n1431.out[0] (.names)                                                                                                            0.261     9.378
new_n1430.in[0] (.names)                                                                                                             1.338    10.715
new_n1430.out[0] (.names)                                                                                                            0.261    10.976
new_n1429_1.in[5] (.names)                                                                                                           1.338    12.314
new_n1429_1.out[0] (.names)                                                                                                          0.261    12.575
new_n1428_1.in[0] (.names)                                                                                                           1.338    13.913
new_n1428_1.out[0] (.names)                                                                                                          0.261    14.174
new_n1427.in[1] (.names)                                                                                                             1.338    15.512
new_n1427.out[0] (.names)                                                                                                            0.261    15.773
new_n1465.in[1] (.names)                                                                                                             1.338    17.110
new_n1465.out[0] (.names)                                                                                                            0.235    17.345
n1283.in[2] (.names)                                                                                                                 1.338    18.683
n1283.out[0] (.names)                                                                                                                0.235    18.918
Uoutport~12.D[0] (.latch)                                                                                                            1.338    20.256
data arrival time                                                                                                                             20.256

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Uoutport~12.clk[0] (.latch)                                                                                                          1.338     1.338
clock uncertainty                                                                                                                    0.000     1.338
cell setup time                                                                                                                     -0.066     1.272
data required time                                                                                                                             1.272
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             1.272
data arrival time                                                                                                                            -20.256
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -18.984


#Path 75
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport~11.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n1436.in[1] (.names)                                                                                                             1.338     2.800
new_n1436.out[0] (.names)                                                                                                            0.235     3.035
new_n1434_1.in[0] (.names)                                                                                                           1.338     4.372
new_n1434_1.out[0] (.names)                                                                                                          0.261     4.633
new_n1433_1.in[0] (.names)                                                                                                           1.338     5.971
new_n1433_1.out[0] (.names)                                                                                                          0.235     6.206
new_n1432.in[2] (.names)                                                                                                             1.338     7.544
new_n1432.out[0] (.names)                                                                                                            0.235     7.779
new_n1431.in[2] (.names)                                                                                                             1.338     9.117
new_n1431.out[0] (.names)                                                                                                            0.261     9.378
new_n1430.in[0] (.names)                                                                                                             1.338    10.715
new_n1430.out[0] (.names)                                                                                                            0.261    10.976
new_n1429_1.in[5] (.names)                                                                                                           1.338    12.314
new_n1429_1.out[0] (.names)                                                                                                          0.261    12.575
new_n1428_1.in[0] (.names)                                                                                                           1.338    13.913
new_n1428_1.out[0] (.names)                                                                                                          0.261    14.174
new_n1427.in[1] (.names)                                                                                                             1.338    15.512
new_n1427.out[0] (.names)                                                                                                            0.261    15.773
new_n1465.in[1] (.names)                                                                                                             1.338    17.110
new_n1465.out[0] (.names)                                                                                                            0.235    17.345
n1279.in[2] (.names)                                                                                                                 1.338    18.683
n1279.out[0] (.names)                                                                                                                0.235    18.918
Uoutport~11.D[0] (.latch)                                                                                                            1.338    20.256
data arrival time                                                                                                                             20.256

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Uoutport~11.clk[0] (.latch)                                                                                                          1.338     1.338
clock uncertainty                                                                                                                    0.000     1.338
cell setup time                                                                                                                     -0.066     1.272
data required time                                                                                                                             1.272
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             1.272
data arrival time                                                                                                                            -20.256
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -18.984


#Path 76
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport~10.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n1436.in[1] (.names)                                                                                                             1.338     2.800
new_n1436.out[0] (.names)                                                                                                            0.235     3.035
new_n1434_1.in[0] (.names)                                                                                                           1.338     4.372
new_n1434_1.out[0] (.names)                                                                                                          0.261     4.633
new_n1433_1.in[0] (.names)                                                                                                           1.338     5.971
new_n1433_1.out[0] (.names)                                                                                                          0.235     6.206
new_n1432.in[2] (.names)                                                                                                             1.338     7.544
new_n1432.out[0] (.names)                                                                                                            0.235     7.779
new_n1431.in[2] (.names)                                                                                                             1.338     9.117
new_n1431.out[0] (.names)                                                                                                            0.261     9.378
new_n1430.in[0] (.names)                                                                                                             1.338    10.715
new_n1430.out[0] (.names)                                                                                                            0.261    10.976
new_n1429_1.in[5] (.names)                                                                                                           1.338    12.314
new_n1429_1.out[0] (.names)                                                                                                          0.261    12.575
new_n1428_1.in[0] (.names)                                                                                                           1.338    13.913
new_n1428_1.out[0] (.names)                                                                                                          0.261    14.174
new_n1427.in[1] (.names)                                                                                                             1.338    15.512
new_n1427.out[0] (.names)                                                                                                            0.261    15.773
new_n1465.in[1] (.names)                                                                                                             1.338    17.110
new_n1465.out[0] (.names)                                                                                                            0.235    17.345
n1275.in[2] (.names)                                                                                                                 1.338    18.683
n1275.out[0] (.names)                                                                                                                0.235    18.918
Uoutport~10.D[0] (.latch)                                                                                                            1.338    20.256
data arrival time                                                                                                                             20.256

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Uoutport~10.clk[0] (.latch)                                                                                                          1.338     1.338
clock uncertainty                                                                                                                    0.000     1.338
cell setup time                                                                                                                     -0.066     1.272
data required time                                                                                                                             1.272
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             1.272
data arrival time                                                                                                                            -20.256
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -18.984


#Path 77
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport~9.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n1436.in[1] (.names)                                                                                                             1.338     2.800
new_n1436.out[0] (.names)                                                                                                            0.235     3.035
new_n1434_1.in[0] (.names)                                                                                                           1.338     4.372
new_n1434_1.out[0] (.names)                                                                                                          0.261     4.633
new_n1433_1.in[0] (.names)                                                                                                           1.338     5.971
new_n1433_1.out[0] (.names)                                                                                                          0.235     6.206
new_n1432.in[2] (.names)                                                                                                             1.338     7.544
new_n1432.out[0] (.names)                                                                                                            0.235     7.779
new_n1431.in[2] (.names)                                                                                                             1.338     9.117
new_n1431.out[0] (.names)                                                                                                            0.261     9.378
new_n1430.in[0] (.names)                                                                                                             1.338    10.715
new_n1430.out[0] (.names)                                                                                                            0.261    10.976
new_n1429_1.in[5] (.names)                                                                                                           1.338    12.314
new_n1429_1.out[0] (.names)                                                                                                          0.261    12.575
new_n1428_1.in[0] (.names)                                                                                                           1.338    13.913
new_n1428_1.out[0] (.names)                                                                                                          0.261    14.174
new_n1427.in[1] (.names)                                                                                                             1.338    15.512
new_n1427.out[0] (.names)                                                                                                            0.261    15.773
new_n1465.in[1] (.names)                                                                                                             1.338    17.110
new_n1465.out[0] (.names)                                                                                                            0.235    17.345
n1271.in[2] (.names)                                                                                                                 1.338    18.683
n1271.out[0] (.names)                                                                                                                0.235    18.918
Uoutport~9.D[0] (.latch)                                                                                                             1.338    20.256
data arrival time                                                                                                                             20.256

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Uoutport~9.clk[0] (.latch)                                                                                                           1.338     1.338
clock uncertainty                                                                                                                    0.000     1.338
cell setup time                                                                                                                     -0.066     1.272
data required time                                                                                                                             1.272
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             1.272
data arrival time                                                                                                                            -20.256
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -18.984


#Path 78
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport~24.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n1436.in[1] (.names)                                                                                                             1.338     2.800
new_n1436.out[0] (.names)                                                                                                            0.235     3.035
new_n1434_1.in[0] (.names)                                                                                                           1.338     4.372
new_n1434_1.out[0] (.names)                                                                                                          0.261     4.633
new_n1433_1.in[0] (.names)                                                                                                           1.338     5.971
new_n1433_1.out[0] (.names)                                                                                                          0.235     6.206
new_n1432.in[2] (.names)                                                                                                             1.338     7.544
new_n1432.out[0] (.names)                                                                                                            0.235     7.779
new_n1431.in[2] (.names)                                                                                                             1.338     9.117
new_n1431.out[0] (.names)                                                                                                            0.261     9.378
new_n1430.in[0] (.names)                                                                                                             1.338    10.715
new_n1430.out[0] (.names)                                                                                                            0.261    10.976
new_n1429_1.in[5] (.names)                                                                                                           1.338    12.314
new_n1429_1.out[0] (.names)                                                                                                          0.261    12.575
new_n1428_1.in[0] (.names)                                                                                                           1.338    13.913
new_n1428_1.out[0] (.names)                                                                                                          0.261    14.174
new_n1427.in[1] (.names)                                                                                                             1.338    15.512
new_n1427.out[0] (.names)                                                                                                            0.261    15.773
new_n1465.in[1] (.names)                                                                                                             1.338    17.110
new_n1465.out[0] (.names)                                                                                                            0.235    17.345
n1331.in[2] (.names)                                                                                                                 1.338    18.683
n1331.out[0] (.names)                                                                                                                0.235    18.918
Uoutport~24.D[0] (.latch)                                                                                                            1.338    20.256
data arrival time                                                                                                                             20.256

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Uoutport~24.clk[0] (.latch)                                                                                                          1.338     1.338
clock uncertainty                                                                                                                    0.000     1.338
cell setup time                                                                                                                     -0.066     1.272
data required time                                                                                                                             1.272
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             1.272
data arrival time                                                                                                                            -20.256
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -18.984


#Path 79
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport~8.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n1436.in[1] (.names)                                                                                                             1.338     2.800
new_n1436.out[0] (.names)                                                                                                            0.235     3.035
new_n1434_1.in[0] (.names)                                                                                                           1.338     4.372
new_n1434_1.out[0] (.names)                                                                                                          0.261     4.633
new_n1433_1.in[0] (.names)                                                                                                           1.338     5.971
new_n1433_1.out[0] (.names)                                                                                                          0.235     6.206
new_n1432.in[2] (.names)                                                                                                             1.338     7.544
new_n1432.out[0] (.names)                                                                                                            0.235     7.779
new_n1431.in[2] (.names)                                                                                                             1.338     9.117
new_n1431.out[0] (.names)                                                                                                            0.261     9.378
new_n1430.in[0] (.names)                                                                                                             1.338    10.715
new_n1430.out[0] (.names)                                                                                                            0.261    10.976
new_n1429_1.in[5] (.names)                                                                                                           1.338    12.314
new_n1429_1.out[0] (.names)                                                                                                          0.261    12.575
new_n1428_1.in[0] (.names)                                                                                                           1.338    13.913
new_n1428_1.out[0] (.names)                                                                                                          0.261    14.174
new_n1427.in[1] (.names)                                                                                                             1.338    15.512
new_n1427.out[0] (.names)                                                                                                            0.261    15.773
new_n1465.in[1] (.names)                                                                                                             1.338    17.110
new_n1465.out[0] (.names)                                                                                                            0.235    17.345
n1267.in[2] (.names)                                                                                                                 1.338    18.683
n1267.out[0] (.names)                                                                                                                0.235    18.918
Uoutport~8.D[0] (.latch)                                                                                                             1.338    20.256
data arrival time                                                                                                                             20.256

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Uoutport~8.clk[0] (.latch)                                                                                                           1.338     1.338
clock uncertainty                                                                                                                    0.000     1.338
cell setup time                                                                                                                     -0.066     1.272
data required time                                                                                                                             1.272
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             1.272
data arrival time                                                                                                                            -20.256
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -18.984


#Path 80
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport~16.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n1436.in[1] (.names)                                                                                                             1.338     2.800
new_n1436.out[0] (.names)                                                                                                            0.235     3.035
new_n1434_1.in[0] (.names)                                                                                                           1.338     4.372
new_n1434_1.out[0] (.names)                                                                                                          0.261     4.633
new_n1433_1.in[0] (.names)                                                                                                           1.338     5.971
new_n1433_1.out[0] (.names)                                                                                                          0.235     6.206
new_n1432.in[2] (.names)                                                                                                             1.338     7.544
new_n1432.out[0] (.names)                                                                                                            0.235     7.779
new_n1431.in[2] (.names)                                                                                                             1.338     9.117
new_n1431.out[0] (.names)                                                                                                            0.261     9.378
new_n1430.in[0] (.names)                                                                                                             1.338    10.715
new_n1430.out[0] (.names)                                                                                                            0.261    10.976
new_n1429_1.in[5] (.names)                                                                                                           1.338    12.314
new_n1429_1.out[0] (.names)                                                                                                          0.261    12.575
new_n1428_1.in[0] (.names)                                                                                                           1.338    13.913
new_n1428_1.out[0] (.names)                                                                                                          0.261    14.174
new_n1427.in[1] (.names)                                                                                                             1.338    15.512
new_n1427.out[0] (.names)                                                                                                            0.261    15.773
new_n1465.in[1] (.names)                                                                                                             1.338    17.110
new_n1465.out[0] (.names)                                                                                                            0.235    17.345
n1299.in[2] (.names)                                                                                                                 1.338    18.683
n1299.out[0] (.names)                                                                                                                0.235    18.918
Uoutport~16.D[0] (.latch)                                                                                                            1.338    20.256
data arrival time                                                                                                                             20.256

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Uoutport~16.clk[0] (.latch)                                                                                                          1.338     1.338
clock uncertainty                                                                                                                    0.000     1.338
cell setup time                                                                                                                     -0.066     1.272
data required time                                                                                                                             1.272
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             1.272
data arrival time                                                                                                                            -20.256
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -18.984


#Path 81
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport~17.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n1436.in[1] (.names)                                                                                                             1.338     2.800
new_n1436.out[0] (.names)                                                                                                            0.235     3.035
new_n1434_1.in[0] (.names)                                                                                                           1.338     4.372
new_n1434_1.out[0] (.names)                                                                                                          0.261     4.633
new_n1433_1.in[0] (.names)                                                                                                           1.338     5.971
new_n1433_1.out[0] (.names)                                                                                                          0.235     6.206
new_n1432.in[2] (.names)                                                                                                             1.338     7.544
new_n1432.out[0] (.names)                                                                                                            0.235     7.779
new_n1431.in[2] (.names)                                                                                                             1.338     9.117
new_n1431.out[0] (.names)                                                                                                            0.261     9.378
new_n1430.in[0] (.names)                                                                                                             1.338    10.715
new_n1430.out[0] (.names)                                                                                                            0.261    10.976
new_n1429_1.in[5] (.names)                                                                                                           1.338    12.314
new_n1429_1.out[0] (.names)                                                                                                          0.261    12.575
new_n1428_1.in[0] (.names)                                                                                                           1.338    13.913
new_n1428_1.out[0] (.names)                                                                                                          0.261    14.174
new_n1427.in[1] (.names)                                                                                                             1.338    15.512
new_n1427.out[0] (.names)                                                                                                            0.261    15.773
new_n1465.in[1] (.names)                                                                                                             1.338    17.110
new_n1465.out[0] (.names)                                                                                                            0.235    17.345
n1303.in[2] (.names)                                                                                                                 1.338    18.683
n1303.out[0] (.names)                                                                                                                0.235    18.918
Uoutport~17.D[0] (.latch)                                                                                                            1.338    20.256
data arrival time                                                                                                                             20.256

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Uoutport~17.clk[0] (.latch)                                                                                                          1.338     1.338
clock uncertainty                                                                                                                    0.000     1.338
cell setup time                                                                                                                     -0.066     1.272
data required time                                                                                                                             1.272
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             1.272
data arrival time                                                                                                                            -20.256
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -18.984


#Path 82
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport~18.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n1436.in[1] (.names)                                                                                                             1.338     2.800
new_n1436.out[0] (.names)                                                                                                            0.235     3.035
new_n1434_1.in[0] (.names)                                                                                                           1.338     4.372
new_n1434_1.out[0] (.names)                                                                                                          0.261     4.633
new_n1433_1.in[0] (.names)                                                                                                           1.338     5.971
new_n1433_1.out[0] (.names)                                                                                                          0.235     6.206
new_n1432.in[2] (.names)                                                                                                             1.338     7.544
new_n1432.out[0] (.names)                                                                                                            0.235     7.779
new_n1431.in[2] (.names)                                                                                                             1.338     9.117
new_n1431.out[0] (.names)                                                                                                            0.261     9.378
new_n1430.in[0] (.names)                                                                                                             1.338    10.715
new_n1430.out[0] (.names)                                                                                                            0.261    10.976
new_n1429_1.in[5] (.names)                                                                                                           1.338    12.314
new_n1429_1.out[0] (.names)                                                                                                          0.261    12.575
new_n1428_1.in[0] (.names)                                                                                                           1.338    13.913
new_n1428_1.out[0] (.names)                                                                                                          0.261    14.174
new_n1427.in[1] (.names)                                                                                                             1.338    15.512
new_n1427.out[0] (.names)                                                                                                            0.261    15.773
new_n1465.in[1] (.names)                                                                                                             1.338    17.110
new_n1465.out[0] (.names)                                                                                                            0.235    17.345
n1307.in[2] (.names)                                                                                                                 1.338    18.683
n1307.out[0] (.names)                                                                                                                0.235    18.918
Uoutport~18.D[0] (.latch)                                                                                                            1.338    20.256
data arrival time                                                                                                                             20.256

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Uoutport~18.clk[0] (.latch)                                                                                                          1.338     1.338
clock uncertainty                                                                                                                    0.000     1.338
cell setup time                                                                                                                     -0.066     1.272
data required time                                                                                                                             1.272
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             1.272
data arrival time                                                                                                                            -20.256
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -18.984


#Path 83
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport~19.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n1436.in[1] (.names)                                                                                                             1.338     2.800
new_n1436.out[0] (.names)                                                                                                            0.235     3.035
new_n1434_1.in[0] (.names)                                                                                                           1.338     4.372
new_n1434_1.out[0] (.names)                                                                                                          0.261     4.633
new_n1433_1.in[0] (.names)                                                                                                           1.338     5.971
new_n1433_1.out[0] (.names)                                                                                                          0.235     6.206
new_n1432.in[2] (.names)                                                                                                             1.338     7.544
new_n1432.out[0] (.names)                                                                                                            0.235     7.779
new_n1431.in[2] (.names)                                                                                                             1.338     9.117
new_n1431.out[0] (.names)                                                                                                            0.261     9.378
new_n1430.in[0] (.names)                                                                                                             1.338    10.715
new_n1430.out[0] (.names)                                                                                                            0.261    10.976
new_n1429_1.in[5] (.names)                                                                                                           1.338    12.314
new_n1429_1.out[0] (.names)                                                                                                          0.261    12.575
new_n1428_1.in[0] (.names)                                                                                                           1.338    13.913
new_n1428_1.out[0] (.names)                                                                                                          0.261    14.174
new_n1427.in[1] (.names)                                                                                                             1.338    15.512
new_n1427.out[0] (.names)                                                                                                            0.261    15.773
new_n1465.in[1] (.names)                                                                                                             1.338    17.110
new_n1465.out[0] (.names)                                                                                                            0.235    17.345
n1311.in[2] (.names)                                                                                                                 1.338    18.683
n1311.out[0] (.names)                                                                                                                0.235    18.918
Uoutport~19.D[0] (.latch)                                                                                                            1.338    20.256
data arrival time                                                                                                                             20.256

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Uoutport~19.clk[0] (.latch)                                                                                                          1.338     1.338
clock uncertainty                                                                                                                    0.000     1.338
cell setup time                                                                                                                     -0.066     1.272
data required time                                                                                                                             1.272
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             1.272
data arrival time                                                                                                                            -20.256
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -18.984


#Path 84
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport~20.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n1436.in[1] (.names)                                                                                                             1.338     2.800
new_n1436.out[0] (.names)                                                                                                            0.235     3.035
new_n1434_1.in[0] (.names)                                                                                                           1.338     4.372
new_n1434_1.out[0] (.names)                                                                                                          0.261     4.633
new_n1433_1.in[0] (.names)                                                                                                           1.338     5.971
new_n1433_1.out[0] (.names)                                                                                                          0.235     6.206
new_n1432.in[2] (.names)                                                                                                             1.338     7.544
new_n1432.out[0] (.names)                                                                                                            0.235     7.779
new_n1431.in[2] (.names)                                                                                                             1.338     9.117
new_n1431.out[0] (.names)                                                                                                            0.261     9.378
new_n1430.in[0] (.names)                                                                                                             1.338    10.715
new_n1430.out[0] (.names)                                                                                                            0.261    10.976
new_n1429_1.in[5] (.names)                                                                                                           1.338    12.314
new_n1429_1.out[0] (.names)                                                                                                          0.261    12.575
new_n1428_1.in[0] (.names)                                                                                                           1.338    13.913
new_n1428_1.out[0] (.names)                                                                                                          0.261    14.174
new_n1427.in[1] (.names)                                                                                                             1.338    15.512
new_n1427.out[0] (.names)                                                                                                            0.261    15.773
new_n1465.in[1] (.names)                                                                                                             1.338    17.110
new_n1465.out[0] (.names)                                                                                                            0.235    17.345
n1315.in[2] (.names)                                                                                                                 1.338    18.683
n1315.out[0] (.names)                                                                                                                0.235    18.918
Uoutport~20.D[0] (.latch)                                                                                                            1.338    20.256
data arrival time                                                                                                                             20.256

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Uoutport~20.clk[0] (.latch)                                                                                                          1.338     1.338
clock uncertainty                                                                                                                    0.000     1.338
cell setup time                                                                                                                     -0.066     1.272
data required time                                                                                                                             1.272
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             1.272
data arrival time                                                                                                                            -20.256
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -18.984


#Path 85
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport~21.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n1436.in[1] (.names)                                                                                                             1.338     2.800
new_n1436.out[0] (.names)                                                                                                            0.235     3.035
new_n1434_1.in[0] (.names)                                                                                                           1.338     4.372
new_n1434_1.out[0] (.names)                                                                                                          0.261     4.633
new_n1433_1.in[0] (.names)                                                                                                           1.338     5.971
new_n1433_1.out[0] (.names)                                                                                                          0.235     6.206
new_n1432.in[2] (.names)                                                                                                             1.338     7.544
new_n1432.out[0] (.names)                                                                                                            0.235     7.779
new_n1431.in[2] (.names)                                                                                                             1.338     9.117
new_n1431.out[0] (.names)                                                                                                            0.261     9.378
new_n1430.in[0] (.names)                                                                                                             1.338    10.715
new_n1430.out[0] (.names)                                                                                                            0.261    10.976
new_n1429_1.in[5] (.names)                                                                                                           1.338    12.314
new_n1429_1.out[0] (.names)                                                                                                          0.261    12.575
new_n1428_1.in[0] (.names)                                                                                                           1.338    13.913
new_n1428_1.out[0] (.names)                                                                                                          0.261    14.174
new_n1427.in[1] (.names)                                                                                                             1.338    15.512
new_n1427.out[0] (.names)                                                                                                            0.261    15.773
new_n1465.in[1] (.names)                                                                                                             1.338    17.110
new_n1465.out[0] (.names)                                                                                                            0.235    17.345
n1319.in[2] (.names)                                                                                                                 1.338    18.683
n1319.out[0] (.names)                                                                                                                0.235    18.918
Uoutport~21.D[0] (.latch)                                                                                                            1.338    20.256
data arrival time                                                                                                                             20.256

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Uoutport~21.clk[0] (.latch)                                                                                                          1.338     1.338
clock uncertainty                                                                                                                    0.000     1.338
cell setup time                                                                                                                     -0.066     1.272
data required time                                                                                                                             1.272
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             1.272
data arrival time                                                                                                                            -20.256
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -18.984


#Path 86
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport~22.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n1436.in[1] (.names)                                                                                                             1.338     2.800
new_n1436.out[0] (.names)                                                                                                            0.235     3.035
new_n1434_1.in[0] (.names)                                                                                                           1.338     4.372
new_n1434_1.out[0] (.names)                                                                                                          0.261     4.633
new_n1433_1.in[0] (.names)                                                                                                           1.338     5.971
new_n1433_1.out[0] (.names)                                                                                                          0.235     6.206
new_n1432.in[2] (.names)                                                                                                             1.338     7.544
new_n1432.out[0] (.names)                                                                                                            0.235     7.779
new_n1431.in[2] (.names)                                                                                                             1.338     9.117
new_n1431.out[0] (.names)                                                                                                            0.261     9.378
new_n1430.in[0] (.names)                                                                                                             1.338    10.715
new_n1430.out[0] (.names)                                                                                                            0.261    10.976
new_n1429_1.in[5] (.names)                                                                                                           1.338    12.314
new_n1429_1.out[0] (.names)                                                                                                          0.261    12.575
new_n1428_1.in[0] (.names)                                                                                                           1.338    13.913
new_n1428_1.out[0] (.names)                                                                                                          0.261    14.174
new_n1427.in[1] (.names)                                                                                                             1.338    15.512
new_n1427.out[0] (.names)                                                                                                            0.261    15.773
new_n1465.in[1] (.names)                                                                                                             1.338    17.110
new_n1465.out[0] (.names)                                                                                                            0.235    17.345
n1323.in[2] (.names)                                                                                                                 1.338    18.683
n1323.out[0] (.names)                                                                                                                0.235    18.918
Uoutport~22.D[0] (.latch)                                                                                                            1.338    20.256
data arrival time                                                                                                                             20.256

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Uoutport~22.clk[0] (.latch)                                                                                                          1.338     1.338
clock uncertainty                                                                                                                    0.000     1.338
cell setup time                                                                                                                     -0.066     1.272
data required time                                                                                                                             1.272
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             1.272
data arrival time                                                                                                                            -20.256
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -18.984


#Path 87
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport~23.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n1436.in[1] (.names)                                                                                                             1.338     2.800
new_n1436.out[0] (.names)                                                                                                            0.235     3.035
new_n1434_1.in[0] (.names)                                                                                                           1.338     4.372
new_n1434_1.out[0] (.names)                                                                                                          0.261     4.633
new_n1433_1.in[0] (.names)                                                                                                           1.338     5.971
new_n1433_1.out[0] (.names)                                                                                                          0.235     6.206
new_n1432.in[2] (.names)                                                                                                             1.338     7.544
new_n1432.out[0] (.names)                                                                                                            0.235     7.779
new_n1431.in[2] (.names)                                                                                                             1.338     9.117
new_n1431.out[0] (.names)                                                                                                            0.261     9.378
new_n1430.in[0] (.names)                                                                                                             1.338    10.715
new_n1430.out[0] (.names)                                                                                                            0.261    10.976
new_n1429_1.in[5] (.names)                                                                                                           1.338    12.314
new_n1429_1.out[0] (.names)                                                                                                          0.261    12.575
new_n1428_1.in[0] (.names)                                                                                                           1.338    13.913
new_n1428_1.out[0] (.names)                                                                                                          0.261    14.174
new_n1427.in[1] (.names)                                                                                                             1.338    15.512
new_n1427.out[0] (.names)                                                                                                            0.261    15.773
new_n1465.in[1] (.names)                                                                                                             1.338    17.110
new_n1465.out[0] (.names)                                                                                                            0.235    17.345
n1327.in[2] (.names)                                                                                                                 1.338    18.683
n1327.out[0] (.names)                                                                                                                0.235    18.918
Uoutport~23.D[0] (.latch)                                                                                                            1.338    20.256
data arrival time                                                                                                                             20.256

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Uoutport~23.clk[0] (.latch)                                                                                                          1.338     1.338
clock uncertainty                                                                                                                    0.000     1.338
cell setup time                                                                                                                     -0.066     1.272
data required time                                                                                                                             1.272
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             1.272
data arrival time                                                                                                                            -20.256
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -18.984


#Path 88
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~29.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n1436.in[1] (.names)                                                                                                             1.338     2.800
new_n1436.out[0] (.names)                                                                                                            0.235     3.035
new_n1434_1.in[0] (.names)                                                                                                           1.338     4.372
new_n1434_1.out[0] (.names)                                                                                                          0.261     4.633
new_n1433_1.in[0] (.names)                                                                                                           1.338     5.971
new_n1433_1.out[0] (.names)                                                                                                          0.235     6.206
new_n1432.in[2] (.names)                                                                                                             1.338     7.544
new_n1432.out[0] (.names)                                                                                                            0.235     7.779
new_n1431.in[2] (.names)                                                                                                             1.338     9.117
new_n1431.out[0] (.names)                                                                                                            0.261     9.378
new_n1430.in[0] (.names)                                                                                                             1.338    10.715
new_n1430.out[0] (.names)                                                                                                            0.261    10.976
new_n1429_1.in[5] (.names)                                                                                                           1.338    12.314
new_n1429_1.out[0] (.names)                                                                                                          0.261    12.575
new_n1428_1.in[0] (.names)                                                                                                           1.338    13.913
new_n1428_1.out[0] (.names)                                                                                                          0.261    14.174
new_n1427.in[1] (.names)                                                                                                             1.338    15.512
new_n1427.out[0] (.names)                                                                                                            0.261    15.773
new_n1465.in[1] (.names)                                                                                                             1.338    17.110
new_n1465.out[0] (.names)                                                                                                            0.235    17.345
n1058.in[2] (.names)                                                                                                                 1.338    18.683
n1058.out[0] (.names)                                                                                                                0.235    18.918
Xoutport~29.D[0] (.latch)                                                                                                            1.338    20.256
data arrival time                                                                                                                             20.256

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~29.clk[0] (.latch)                                                                                                          1.338     1.338
clock uncertainty                                                                                                                    0.000     1.338
cell setup time                                                                                                                     -0.066     1.272
data required time                                                                                                                             1.272
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             1.272
data arrival time                                                                                                                            -20.256
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -18.984


#Path 89
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~21.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n1436.in[1] (.names)                                                                                                             1.338     2.800
new_n1436.out[0] (.names)                                                                                                            0.235     3.035
new_n1434_1.in[0] (.names)                                                                                                           1.338     4.372
new_n1434_1.out[0] (.names)                                                                                                          0.261     4.633
new_n1433_1.in[0] (.names)                                                                                                           1.338     5.971
new_n1433_1.out[0] (.names)                                                                                                          0.235     6.206
new_n1432.in[2] (.names)                                                                                                             1.338     7.544
new_n1432.out[0] (.names)                                                                                                            0.235     7.779
new_n1431.in[2] (.names)                                                                                                             1.338     9.117
new_n1431.out[0] (.names)                                                                                                            0.261     9.378
new_n1430.in[0] (.names)                                                                                                             1.338    10.715
new_n1430.out[0] (.names)                                                                                                            0.261    10.976
new_n1429_1.in[5] (.names)                                                                                                           1.338    12.314
new_n1429_1.out[0] (.names)                                                                                                          0.261    12.575
new_n1428_1.in[0] (.names)                                                                                                           1.338    13.913
new_n1428_1.out[0] (.names)                                                                                                          0.261    14.174
new_n1427.in[1] (.names)                                                                                                             1.338    15.512
new_n1427.out[0] (.names)                                                                                                            0.261    15.773
new_n1465.in[1] (.names)                                                                                                             1.338    17.110
new_n1465.out[0] (.names)                                                                                                            0.235    17.345
n1026.in[2] (.names)                                                                                                                 1.338    18.683
n1026.out[0] (.names)                                                                                                                0.235    18.918
Xoutport~21.D[0] (.latch)                                                                                                            1.338    20.256
data arrival time                                                                                                                             20.256

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~21.clk[0] (.latch)                                                                                                          1.338     1.338
clock uncertainty                                                                                                                    0.000     1.338
cell setup time                                                                                                                     -0.066     1.272
data required time                                                                                                                             1.272
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             1.272
data arrival time                                                                                                                            -20.256
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -18.984


#Path 90
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~19.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n1436.in[1] (.names)                                                                                                             1.338     2.800
new_n1436.out[0] (.names)                                                                                                            0.235     3.035
new_n1434_1.in[0] (.names)                                                                                                           1.338     4.372
new_n1434_1.out[0] (.names)                                                                                                          0.261     4.633
new_n1433_1.in[0] (.names)                                                                                                           1.338     5.971
new_n1433_1.out[0] (.names)                                                                                                          0.235     6.206
new_n1432.in[2] (.names)                                                                                                             1.338     7.544
new_n1432.out[0] (.names)                                                                                                            0.235     7.779
new_n1431.in[2] (.names)                                                                                                             1.338     9.117
new_n1431.out[0] (.names)                                                                                                            0.261     9.378
new_n1430.in[0] (.names)                                                                                                             1.338    10.715
new_n1430.out[0] (.names)                                                                                                            0.261    10.976
new_n1429_1.in[5] (.names)                                                                                                           1.338    12.314
new_n1429_1.out[0] (.names)                                                                                                          0.261    12.575
new_n1428_1.in[0] (.names)                                                                                                           1.338    13.913
new_n1428_1.out[0] (.names)                                                                                                          0.261    14.174
new_n1427.in[1] (.names)                                                                                                             1.338    15.512
new_n1427.out[0] (.names)                                                                                                            0.261    15.773
new_n1465.in[1] (.names)                                                                                                             1.338    17.110
new_n1465.out[0] (.names)                                                                                                            0.235    17.345
n1018.in[2] (.names)                                                                                                                 1.338    18.683
n1018.out[0] (.names)                                                                                                                0.235    18.918
Xoutport~19.D[0] (.latch)                                                                                                            1.338    20.256
data arrival time                                                                                                                             20.256

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~19.clk[0] (.latch)                                                                                                          1.338     1.338
clock uncertainty                                                                                                                    0.000     1.338
cell setup time                                                                                                                     -0.066     1.272
data required time                                                                                                                             1.272
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             1.272
data arrival time                                                                                                                            -20.256
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -18.984


#Path 91
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~22.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n1436.in[1] (.names)                                                                                                             1.338     2.800
new_n1436.out[0] (.names)                                                                                                            0.235     3.035
new_n1434_1.in[0] (.names)                                                                                                           1.338     4.372
new_n1434_1.out[0] (.names)                                                                                                          0.261     4.633
new_n1433_1.in[0] (.names)                                                                                                           1.338     5.971
new_n1433_1.out[0] (.names)                                                                                                          0.235     6.206
new_n1432.in[2] (.names)                                                                                                             1.338     7.544
new_n1432.out[0] (.names)                                                                                                            0.235     7.779
new_n1431.in[2] (.names)                                                                                                             1.338     9.117
new_n1431.out[0] (.names)                                                                                                            0.261     9.378
new_n1430.in[0] (.names)                                                                                                             1.338    10.715
new_n1430.out[0] (.names)                                                                                                            0.261    10.976
new_n1429_1.in[5] (.names)                                                                                                           1.338    12.314
new_n1429_1.out[0] (.names)                                                                                                          0.261    12.575
new_n1428_1.in[0] (.names)                                                                                                           1.338    13.913
new_n1428_1.out[0] (.names)                                                                                                          0.261    14.174
new_n1427.in[1] (.names)                                                                                                             1.338    15.512
new_n1427.out[0] (.names)                                                                                                            0.261    15.773
new_n1465.in[1] (.names)                                                                                                             1.338    17.110
new_n1465.out[0] (.names)                                                                                                            0.235    17.345
n1030.in[2] (.names)                                                                                                                 1.338    18.683
n1030.out[0] (.names)                                                                                                                0.235    18.918
Xoutport~22.D[0] (.latch)                                                                                                            1.338    20.256
data arrival time                                                                                                                             20.256

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~22.clk[0] (.latch)                                                                                                          1.338     1.338
clock uncertainty                                                                                                                    0.000     1.338
cell setup time                                                                                                                     -0.066     1.272
data required time                                                                                                                             1.272
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             1.272
data arrival time                                                                                                                            -20.256
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -18.984


#Path 92
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~23.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n1436.in[1] (.names)                                                                                                             1.338     2.800
new_n1436.out[0] (.names)                                                                                                            0.235     3.035
new_n1434_1.in[0] (.names)                                                                                                           1.338     4.372
new_n1434_1.out[0] (.names)                                                                                                          0.261     4.633
new_n1433_1.in[0] (.names)                                                                                                           1.338     5.971
new_n1433_1.out[0] (.names)                                                                                                          0.235     6.206
new_n1432.in[2] (.names)                                                                                                             1.338     7.544
new_n1432.out[0] (.names)                                                                                                            0.235     7.779
new_n1431.in[2] (.names)                                                                                                             1.338     9.117
new_n1431.out[0] (.names)                                                                                                            0.261     9.378
new_n1430.in[0] (.names)                                                                                                             1.338    10.715
new_n1430.out[0] (.names)                                                                                                            0.261    10.976
new_n1429_1.in[5] (.names)                                                                                                           1.338    12.314
new_n1429_1.out[0] (.names)                                                                                                          0.261    12.575
new_n1428_1.in[0] (.names)                                                                                                           1.338    13.913
new_n1428_1.out[0] (.names)                                                                                                          0.261    14.174
new_n1427.in[1] (.names)                                                                                                             1.338    15.512
new_n1427.out[0] (.names)                                                                                                            0.261    15.773
new_n1465.in[1] (.names)                                                                                                             1.338    17.110
new_n1465.out[0] (.names)                                                                                                            0.235    17.345
n1034.in[2] (.names)                                                                                                                 1.338    18.683
n1034.out[0] (.names)                                                                                                                0.235    18.918
Xoutport~23.D[0] (.latch)                                                                                                            1.338    20.256
data arrival time                                                                                                                             20.256

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~23.clk[0] (.latch)                                                                                                          1.338     1.338
clock uncertainty                                                                                                                    0.000     1.338
cell setup time                                                                                                                     -0.066     1.272
data required time                                                                                                                             1.272
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             1.272
data arrival time                                                                                                                            -20.256
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -18.984


#Path 93
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~24.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n1436.in[1] (.names)                                                                                                             1.338     2.800
new_n1436.out[0] (.names)                                                                                                            0.235     3.035
new_n1434_1.in[0] (.names)                                                                                                           1.338     4.372
new_n1434_1.out[0] (.names)                                                                                                          0.261     4.633
new_n1433_1.in[0] (.names)                                                                                                           1.338     5.971
new_n1433_1.out[0] (.names)                                                                                                          0.235     6.206
new_n1432.in[2] (.names)                                                                                                             1.338     7.544
new_n1432.out[0] (.names)                                                                                                            0.235     7.779
new_n1431.in[2] (.names)                                                                                                             1.338     9.117
new_n1431.out[0] (.names)                                                                                                            0.261     9.378
new_n1430.in[0] (.names)                                                                                                             1.338    10.715
new_n1430.out[0] (.names)                                                                                                            0.261    10.976
new_n1429_1.in[5] (.names)                                                                                                           1.338    12.314
new_n1429_1.out[0] (.names)                                                                                                          0.261    12.575
new_n1428_1.in[0] (.names)                                                                                                           1.338    13.913
new_n1428_1.out[0] (.names)                                                                                                          0.261    14.174
new_n1427.in[1] (.names)                                                                                                             1.338    15.512
new_n1427.out[0] (.names)                                                                                                            0.261    15.773
new_n1465.in[1] (.names)                                                                                                             1.338    17.110
new_n1465.out[0] (.names)                                                                                                            0.235    17.345
n1038.in[2] (.names)                                                                                                                 1.338    18.683
n1038.out[0] (.names)                                                                                                                0.235    18.918
Xoutport~24.D[0] (.latch)                                                                                                            1.338    20.256
data arrival time                                                                                                                             20.256

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~24.clk[0] (.latch)                                                                                                          1.338     1.338
clock uncertainty                                                                                                                    0.000     1.338
cell setup time                                                                                                                     -0.066     1.272
data required time                                                                                                                             1.272
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             1.272
data arrival time                                                                                                                            -20.256
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -18.984


#Path 94
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~25.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n1436.in[1] (.names)                                                                                                             1.338     2.800
new_n1436.out[0] (.names)                                                                                                            0.235     3.035
new_n1434_1.in[0] (.names)                                                                                                           1.338     4.372
new_n1434_1.out[0] (.names)                                                                                                          0.261     4.633
new_n1433_1.in[0] (.names)                                                                                                           1.338     5.971
new_n1433_1.out[0] (.names)                                                                                                          0.235     6.206
new_n1432.in[2] (.names)                                                                                                             1.338     7.544
new_n1432.out[0] (.names)                                                                                                            0.235     7.779
new_n1431.in[2] (.names)                                                                                                             1.338     9.117
new_n1431.out[0] (.names)                                                                                                            0.261     9.378
new_n1430.in[0] (.names)                                                                                                             1.338    10.715
new_n1430.out[0] (.names)                                                                                                            0.261    10.976
new_n1429_1.in[5] (.names)                                                                                                           1.338    12.314
new_n1429_1.out[0] (.names)                                                                                                          0.261    12.575
new_n1428_1.in[0] (.names)                                                                                                           1.338    13.913
new_n1428_1.out[0] (.names)                                                                                                          0.261    14.174
new_n1427.in[1] (.names)                                                                                                             1.338    15.512
new_n1427.out[0] (.names)                                                                                                            0.261    15.773
new_n1465.in[1] (.names)                                                                                                             1.338    17.110
new_n1465.out[0] (.names)                                                                                                            0.235    17.345
n1042.in[2] (.names)                                                                                                                 1.338    18.683
n1042.out[0] (.names)                                                                                                                0.235    18.918
Xoutport~25.D[0] (.latch)                                                                                                            1.338    20.256
data arrival time                                                                                                                             20.256

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~25.clk[0] (.latch)                                                                                                          1.338     1.338
clock uncertainty                                                                                                                    0.000     1.338
cell setup time                                                                                                                     -0.066     1.272
data required time                                                                                                                             1.272
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             1.272
data arrival time                                                                                                                            -20.256
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -18.984


#Path 95
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~26.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n1436.in[1] (.names)                                                                                                             1.338     2.800
new_n1436.out[0] (.names)                                                                                                            0.235     3.035
new_n1434_1.in[0] (.names)                                                                                                           1.338     4.372
new_n1434_1.out[0] (.names)                                                                                                          0.261     4.633
new_n1433_1.in[0] (.names)                                                                                                           1.338     5.971
new_n1433_1.out[0] (.names)                                                                                                          0.235     6.206
new_n1432.in[2] (.names)                                                                                                             1.338     7.544
new_n1432.out[0] (.names)                                                                                                            0.235     7.779
new_n1431.in[2] (.names)                                                                                                             1.338     9.117
new_n1431.out[0] (.names)                                                                                                            0.261     9.378
new_n1430.in[0] (.names)                                                                                                             1.338    10.715
new_n1430.out[0] (.names)                                                                                                            0.261    10.976
new_n1429_1.in[5] (.names)                                                                                                           1.338    12.314
new_n1429_1.out[0] (.names)                                                                                                          0.261    12.575
new_n1428_1.in[0] (.names)                                                                                                           1.338    13.913
new_n1428_1.out[0] (.names)                                                                                                          0.261    14.174
new_n1427.in[1] (.names)                                                                                                             1.338    15.512
new_n1427.out[0] (.names)                                                                                                            0.261    15.773
new_n1465.in[1] (.names)                                                                                                             1.338    17.110
new_n1465.out[0] (.names)                                                                                                            0.235    17.345
n1046.in[2] (.names)                                                                                                                 1.338    18.683
n1046.out[0] (.names)                                                                                                                0.235    18.918
Xoutport~26.D[0] (.latch)                                                                                                            1.338    20.256
data arrival time                                                                                                                             20.256

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~26.clk[0] (.latch)                                                                                                          1.338     1.338
clock uncertainty                                                                                                                    0.000     1.338
cell setup time                                                                                                                     -0.066     1.272
data required time                                                                                                                             1.272
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             1.272
data arrival time                                                                                                                            -20.256
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -18.984


#Path 96
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~27.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n1436.in[1] (.names)                                                                                                             1.338     2.800
new_n1436.out[0] (.names)                                                                                                            0.235     3.035
new_n1434_1.in[0] (.names)                                                                                                           1.338     4.372
new_n1434_1.out[0] (.names)                                                                                                          0.261     4.633
new_n1433_1.in[0] (.names)                                                                                                           1.338     5.971
new_n1433_1.out[0] (.names)                                                                                                          0.235     6.206
new_n1432.in[2] (.names)                                                                                                             1.338     7.544
new_n1432.out[0] (.names)                                                                                                            0.235     7.779
new_n1431.in[2] (.names)                                                                                                             1.338     9.117
new_n1431.out[0] (.names)                                                                                                            0.261     9.378
new_n1430.in[0] (.names)                                                                                                             1.338    10.715
new_n1430.out[0] (.names)                                                                                                            0.261    10.976
new_n1429_1.in[5] (.names)                                                                                                           1.338    12.314
new_n1429_1.out[0] (.names)                                                                                                          0.261    12.575
new_n1428_1.in[0] (.names)                                                                                                           1.338    13.913
new_n1428_1.out[0] (.names)                                                                                                          0.261    14.174
new_n1427.in[1] (.names)                                                                                                             1.338    15.512
new_n1427.out[0] (.names)                                                                                                            0.261    15.773
new_n1465.in[1] (.names)                                                                                                             1.338    17.110
new_n1465.out[0] (.names)                                                                                                            0.235    17.345
n1050.in[2] (.names)                                                                                                                 1.338    18.683
n1050.out[0] (.names)                                                                                                                0.235    18.918
Xoutport~27.D[0] (.latch)                                                                                                            1.338    20.256
data arrival time                                                                                                                             20.256

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~27.clk[0] (.latch)                                                                                                          1.338     1.338
clock uncertainty                                                                                                                    0.000     1.338
cell setup time                                                                                                                     -0.066     1.272
data required time                                                                                                                             1.272
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             1.272
data arrival time                                                                                                                            -20.256
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -18.984


#Path 97
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~28.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n1436.in[1] (.names)                                                                                                             1.338     2.800
new_n1436.out[0] (.names)                                                                                                            0.235     3.035
new_n1434_1.in[0] (.names)                                                                                                           1.338     4.372
new_n1434_1.out[0] (.names)                                                                                                          0.261     4.633
new_n1433_1.in[0] (.names)                                                                                                           1.338     5.971
new_n1433_1.out[0] (.names)                                                                                                          0.235     6.206
new_n1432.in[2] (.names)                                                                                                             1.338     7.544
new_n1432.out[0] (.names)                                                                                                            0.235     7.779
new_n1431.in[2] (.names)                                                                                                             1.338     9.117
new_n1431.out[0] (.names)                                                                                                            0.261     9.378
new_n1430.in[0] (.names)                                                                                                             1.338    10.715
new_n1430.out[0] (.names)                                                                                                            0.261    10.976
new_n1429_1.in[5] (.names)                                                                                                           1.338    12.314
new_n1429_1.out[0] (.names)                                                                                                          0.261    12.575
new_n1428_1.in[0] (.names)                                                                                                           1.338    13.913
new_n1428_1.out[0] (.names)                                                                                                          0.261    14.174
new_n1427.in[1] (.names)                                                                                                             1.338    15.512
new_n1427.out[0] (.names)                                                                                                            0.261    15.773
new_n1465.in[1] (.names)                                                                                                             1.338    17.110
new_n1465.out[0] (.names)                                                                                                            0.235    17.345
n1054.in[2] (.names)                                                                                                                 1.338    18.683
n1054.out[0] (.names)                                                                                                                0.235    18.918
Xoutport~28.D[0] (.latch)                                                                                                            1.338    20.256
data arrival time                                                                                                                             20.256

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~28.clk[0] (.latch)                                                                                                          1.338     1.338
clock uncertainty                                                                                                                    0.000     1.338
cell setup time                                                                                                                     -0.066     1.272
data required time                                                                                                                             1.272
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             1.272
data arrival time                                                                                                                            -20.256
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -18.984


#Path 98
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Uoutport~7.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n1436.in[1] (.names)                                                                                                             1.338     2.800
new_n1436.out[0] (.names)                                                                                                            0.235     3.035
new_n1434_1.in[0] (.names)                                                                                                           1.338     4.372
new_n1434_1.out[0] (.names)                                                                                                          0.261     4.633
new_n1433_1.in[0] (.names)                                                                                                           1.338     5.971
new_n1433_1.out[0] (.names)                                                                                                          0.235     6.206
new_n1432.in[2] (.names)                                                                                                             1.338     7.544
new_n1432.out[0] (.names)                                                                                                            0.235     7.779
new_n1431.in[2] (.names)                                                                                                             1.338     9.117
new_n1431.out[0] (.names)                                                                                                            0.261     9.378
new_n1430.in[0] (.names)                                                                                                             1.338    10.715
new_n1430.out[0] (.names)                                                                                                            0.261    10.976
new_n1429_1.in[5] (.names)                                                                                                           1.338    12.314
new_n1429_1.out[0] (.names)                                                                                                          0.261    12.575
new_n1428_1.in[0] (.names)                                                                                                           1.338    13.913
new_n1428_1.out[0] (.names)                                                                                                          0.261    14.174
new_n1427.in[1] (.names)                                                                                                             1.338    15.512
new_n1427.out[0] (.names)                                                                                                            0.261    15.773
new_n1465.in[1] (.names)                                                                                                             1.338    17.110
new_n1465.out[0] (.names)                                                                                                            0.235    17.345
n1263.in[2] (.names)                                                                                                                 1.338    18.683
n1263.out[0] (.names)                                                                                                                0.235    18.918
Uoutport~7.D[0] (.latch)                                                                                                             1.338    20.256
data arrival time                                                                                                                             20.256

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Uoutport~7.clk[0] (.latch)                                                                                                           1.338     1.338
clock uncertainty                                                                                                                    0.000     1.338
cell setup time                                                                                                                     -0.066     1.272
data required time                                                                                                                             1.272
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             1.272
data arrival time                                                                                                                            -20.256
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -18.984


#Path 99
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~30.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n1436.in[1] (.names)                                                                                                             1.338     2.800
new_n1436.out[0] (.names)                                                                                                            0.235     3.035
new_n1434_1.in[0] (.names)                                                                                                           1.338     4.372
new_n1434_1.out[0] (.names)                                                                                                          0.261     4.633
new_n1433_1.in[0] (.names)                                                                                                           1.338     5.971
new_n1433_1.out[0] (.names)                                                                                                          0.235     6.206
new_n1432.in[2] (.names)                                                                                                             1.338     7.544
new_n1432.out[0] (.names)                                                                                                            0.235     7.779
new_n1431.in[2] (.names)                                                                                                             1.338     9.117
new_n1431.out[0] (.names)                                                                                                            0.261     9.378
new_n1430.in[0] (.names)                                                                                                             1.338    10.715
new_n1430.out[0] (.names)                                                                                                            0.261    10.976
new_n1429_1.in[5] (.names)                                                                                                           1.338    12.314
new_n1429_1.out[0] (.names)                                                                                                          0.261    12.575
new_n1428_1.in[0] (.names)                                                                                                           1.338    13.913
new_n1428_1.out[0] (.names)                                                                                                          0.261    14.174
new_n1427.in[1] (.names)                                                                                                             1.338    15.512
new_n1427.out[0] (.names)                                                                                                            0.261    15.773
new_n1465.in[1] (.names)                                                                                                             1.338    17.110
new_n1465.out[0] (.names)                                                                                                            0.235    17.345
n1062.in[2] (.names)                                                                                                                 1.338    18.683
n1062.out[0] (.names)                                                                                                                0.235    18.918
Xoutport~30.D[0] (.latch)                                                                                                            1.338    20.256
data arrival time                                                                                                                             20.256

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~30.clk[0] (.latch)                                                                                                          1.338     1.338
clock uncertainty                                                                                                                    0.000     1.338
cell setup time                                                                                                                     -0.066     1.272
data required time                                                                                                                             1.272
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             1.272
data arrival time                                                                                                                            -20.256
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -18.984


#Path 100
Startpoint: $techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch clocked by clk)
Endpoint  : Xoutport~31.D[0] (.latch clocked by clk)
Path Type : setup

Point                                                                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].clk[0] (.latch)                       1.338     1.338
$techmap$auto$hard_block.cc:122:cell_hard_block$437.$auto$alumacc.cc:485:replace_alu$2233.A[1].Q[0] (.latch) [clock-to-output]       0.124     1.462
new_n1436.in[1] (.names)                                                                                                             1.338     2.800
new_n1436.out[0] (.names)                                                                                                            0.235     3.035
new_n1434_1.in[0] (.names)                                                                                                           1.338     4.372
new_n1434_1.out[0] (.names)                                                                                                          0.261     4.633
new_n1433_1.in[0] (.names)                                                                                                           1.338     5.971
new_n1433_1.out[0] (.names)                                                                                                          0.235     6.206
new_n1432.in[2] (.names)                                                                                                             1.338     7.544
new_n1432.out[0] (.names)                                                                                                            0.235     7.779
new_n1431.in[2] (.names)                                                                                                             1.338     9.117
new_n1431.out[0] (.names)                                                                                                            0.261     9.378
new_n1430.in[0] (.names)                                                                                                             1.338    10.715
new_n1430.out[0] (.names)                                                                                                            0.261    10.976
new_n1429_1.in[5] (.names)                                                                                                           1.338    12.314
new_n1429_1.out[0] (.names)                                                                                                          0.261    12.575
new_n1428_1.in[0] (.names)                                                                                                           1.338    13.913
new_n1428_1.out[0] (.names)                                                                                                          0.261    14.174
new_n1427.in[1] (.names)                                                                                                             1.338    15.512
new_n1427.out[0] (.names)                                                                                                            0.261    15.773
new_n1465.in[1] (.names)                                                                                                             1.338    17.110
new_n1465.out[0] (.names)                                                                                                            0.235    17.345
n1066.in[2] (.names)                                                                                                                 1.338    18.683
n1066.out[0] (.names)                                                                                                                0.235    18.918
Xoutport~31.D[0] (.latch)                                                                                                            1.338    20.256
data arrival time                                                                                                                             20.256

clock clk (rise edge)                                                                                                                0.000     0.000
clock source latency                                                                                                                 0.000     0.000
clk.inpad[0] (.input)                                                                                                                0.000     0.000
Xoutport~31.clk[0] (.latch)                                                                                                          1.338     1.338
clock uncertainty                                                                                                                    0.000     1.338
cell setup time                                                                                                                     -0.066     1.272
data required time                                                                                                                             1.272
----------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                             1.272
data arrival time                                                                                                                            -20.256
----------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                             -18.984


#End of timing report
