
BNS_200_07.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f14c  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000164  0800f2fc  0800f2fc  000102fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f460  0800f460  00011170  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800f460  0800f460  00010460  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f468  0800f468  00011170  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f468  0800f468  00010468  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f46c  0800f46c  0001046c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000170  20000000  0800f470  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00011170  2**0
                  CONTENTS
 10 .bss          00004a7c  20000170  20000170  00011170  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20004bec  20004bec  00011170  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00011170  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002143d  00000000  00000000  000111a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000056bb  00000000  00000000  000325dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001d08  00000000  00000000  00037c98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000016cd  00000000  00000000  000399a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002bb3a  00000000  00000000  0003b06d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00027a6e  00000000  00000000  00066ba7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f4449  00000000  00000000  0008e615  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00182a5e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007d4c  00000000  00000000  00182aa4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000063  00000000  00000000  0018a7f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000170 	.word	0x20000170
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800f2e4 	.word	0x0800f2e4

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000174 	.word	0x20000174
 80001ec:	0800f2e4 	.word	0x0800f2e4

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b988 	b.w	80005c8 <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9d08      	ldr	r5, [sp, #32]
 80002d6:	468e      	mov	lr, r1
 80002d8:	4604      	mov	r4, r0
 80002da:	4688      	mov	r8, r1
 80002dc:	2b00      	cmp	r3, #0
 80002de:	d14a      	bne.n	8000376 <__udivmoddi4+0xa6>
 80002e0:	428a      	cmp	r2, r1
 80002e2:	4617      	mov	r7, r2
 80002e4:	d962      	bls.n	80003ac <__udivmoddi4+0xdc>
 80002e6:	fab2 f682 	clz	r6, r2
 80002ea:	b14e      	cbz	r6, 8000300 <__udivmoddi4+0x30>
 80002ec:	f1c6 0320 	rsb	r3, r6, #32
 80002f0:	fa01 f806 	lsl.w	r8, r1, r6
 80002f4:	fa20 f303 	lsr.w	r3, r0, r3
 80002f8:	40b7      	lsls	r7, r6
 80002fa:	ea43 0808 	orr.w	r8, r3, r8
 80002fe:	40b4      	lsls	r4, r6
 8000300:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000304:	fa1f fc87 	uxth.w	ip, r7
 8000308:	fbb8 f1fe 	udiv	r1, r8, lr
 800030c:	0c23      	lsrs	r3, r4, #16
 800030e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000312:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000316:	fb01 f20c 	mul.w	r2, r1, ip
 800031a:	429a      	cmp	r2, r3
 800031c:	d909      	bls.n	8000332 <__udivmoddi4+0x62>
 800031e:	18fb      	adds	r3, r7, r3
 8000320:	f101 30ff 	add.w	r0, r1, #4294967295
 8000324:	f080 80ea 	bcs.w	80004fc <__udivmoddi4+0x22c>
 8000328:	429a      	cmp	r2, r3
 800032a:	f240 80e7 	bls.w	80004fc <__udivmoddi4+0x22c>
 800032e:	3902      	subs	r1, #2
 8000330:	443b      	add	r3, r7
 8000332:	1a9a      	subs	r2, r3, r2
 8000334:	b2a3      	uxth	r3, r4
 8000336:	fbb2 f0fe 	udiv	r0, r2, lr
 800033a:	fb0e 2210 	mls	r2, lr, r0, r2
 800033e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000342:	fb00 fc0c 	mul.w	ip, r0, ip
 8000346:	459c      	cmp	ip, r3
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0x8e>
 800034a:	18fb      	adds	r3, r7, r3
 800034c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000350:	f080 80d6 	bcs.w	8000500 <__udivmoddi4+0x230>
 8000354:	459c      	cmp	ip, r3
 8000356:	f240 80d3 	bls.w	8000500 <__udivmoddi4+0x230>
 800035a:	443b      	add	r3, r7
 800035c:	3802      	subs	r0, #2
 800035e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000362:	eba3 030c 	sub.w	r3, r3, ip
 8000366:	2100      	movs	r1, #0
 8000368:	b11d      	cbz	r5, 8000372 <__udivmoddi4+0xa2>
 800036a:	40f3      	lsrs	r3, r6
 800036c:	2200      	movs	r2, #0
 800036e:	e9c5 3200 	strd	r3, r2, [r5]
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	428b      	cmp	r3, r1
 8000378:	d905      	bls.n	8000386 <__udivmoddi4+0xb6>
 800037a:	b10d      	cbz	r5, 8000380 <__udivmoddi4+0xb0>
 800037c:	e9c5 0100 	strd	r0, r1, [r5]
 8000380:	2100      	movs	r1, #0
 8000382:	4608      	mov	r0, r1
 8000384:	e7f5      	b.n	8000372 <__udivmoddi4+0xa2>
 8000386:	fab3 f183 	clz	r1, r3
 800038a:	2900      	cmp	r1, #0
 800038c:	d146      	bne.n	800041c <__udivmoddi4+0x14c>
 800038e:	4573      	cmp	r3, lr
 8000390:	d302      	bcc.n	8000398 <__udivmoddi4+0xc8>
 8000392:	4282      	cmp	r2, r0
 8000394:	f200 8105 	bhi.w	80005a2 <__udivmoddi4+0x2d2>
 8000398:	1a84      	subs	r4, r0, r2
 800039a:	eb6e 0203 	sbc.w	r2, lr, r3
 800039e:	2001      	movs	r0, #1
 80003a0:	4690      	mov	r8, r2
 80003a2:	2d00      	cmp	r5, #0
 80003a4:	d0e5      	beq.n	8000372 <__udivmoddi4+0xa2>
 80003a6:	e9c5 4800 	strd	r4, r8, [r5]
 80003aa:	e7e2      	b.n	8000372 <__udivmoddi4+0xa2>
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f000 8090 	beq.w	80004d2 <__udivmoddi4+0x202>
 80003b2:	fab2 f682 	clz	r6, r2
 80003b6:	2e00      	cmp	r6, #0
 80003b8:	f040 80a4 	bne.w	8000504 <__udivmoddi4+0x234>
 80003bc:	1a8a      	subs	r2, r1, r2
 80003be:	0c03      	lsrs	r3, r0, #16
 80003c0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c4:	b280      	uxth	r0, r0
 80003c6:	b2bc      	uxth	r4, r7
 80003c8:	2101      	movs	r1, #1
 80003ca:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ce:	fb0e 221c 	mls	r2, lr, ip, r2
 80003d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003d6:	fb04 f20c 	mul.w	r2, r4, ip
 80003da:	429a      	cmp	r2, r3
 80003dc:	d907      	bls.n	80003ee <__udivmoddi4+0x11e>
 80003de:	18fb      	adds	r3, r7, r3
 80003e0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x11c>
 80003e6:	429a      	cmp	r2, r3
 80003e8:	f200 80e0 	bhi.w	80005ac <__udivmoddi4+0x2dc>
 80003ec:	46c4      	mov	ip, r8
 80003ee:	1a9b      	subs	r3, r3, r2
 80003f0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003f4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003f8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003fc:	fb02 f404 	mul.w	r4, r2, r4
 8000400:	429c      	cmp	r4, r3
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x144>
 8000404:	18fb      	adds	r3, r7, r3
 8000406:	f102 30ff 	add.w	r0, r2, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x142>
 800040c:	429c      	cmp	r4, r3
 800040e:	f200 80ca 	bhi.w	80005a6 <__udivmoddi4+0x2d6>
 8000412:	4602      	mov	r2, r0
 8000414:	1b1b      	subs	r3, r3, r4
 8000416:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800041a:	e7a5      	b.n	8000368 <__udivmoddi4+0x98>
 800041c:	f1c1 0620 	rsb	r6, r1, #32
 8000420:	408b      	lsls	r3, r1
 8000422:	fa22 f706 	lsr.w	r7, r2, r6
 8000426:	431f      	orrs	r7, r3
 8000428:	fa0e f401 	lsl.w	r4, lr, r1
 800042c:	fa20 f306 	lsr.w	r3, r0, r6
 8000430:	fa2e fe06 	lsr.w	lr, lr, r6
 8000434:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000438:	4323      	orrs	r3, r4
 800043a:	fa00 f801 	lsl.w	r8, r0, r1
 800043e:	fa1f fc87 	uxth.w	ip, r7
 8000442:	fbbe f0f9 	udiv	r0, lr, r9
 8000446:	0c1c      	lsrs	r4, r3, #16
 8000448:	fb09 ee10 	mls	lr, r9, r0, lr
 800044c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000450:	fb00 fe0c 	mul.w	lr, r0, ip
 8000454:	45a6      	cmp	lr, r4
 8000456:	fa02 f201 	lsl.w	r2, r2, r1
 800045a:	d909      	bls.n	8000470 <__udivmoddi4+0x1a0>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000462:	f080 809c 	bcs.w	800059e <__udivmoddi4+0x2ce>
 8000466:	45a6      	cmp	lr, r4
 8000468:	f240 8099 	bls.w	800059e <__udivmoddi4+0x2ce>
 800046c:	3802      	subs	r0, #2
 800046e:	443c      	add	r4, r7
 8000470:	eba4 040e 	sub.w	r4, r4, lr
 8000474:	fa1f fe83 	uxth.w	lr, r3
 8000478:	fbb4 f3f9 	udiv	r3, r4, r9
 800047c:	fb09 4413 	mls	r4, r9, r3, r4
 8000480:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000484:	fb03 fc0c 	mul.w	ip, r3, ip
 8000488:	45a4      	cmp	ip, r4
 800048a:	d908      	bls.n	800049e <__udivmoddi4+0x1ce>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000492:	f080 8082 	bcs.w	800059a <__udivmoddi4+0x2ca>
 8000496:	45a4      	cmp	ip, r4
 8000498:	d97f      	bls.n	800059a <__udivmoddi4+0x2ca>
 800049a:	3b02      	subs	r3, #2
 800049c:	443c      	add	r4, r7
 800049e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004a2:	eba4 040c 	sub.w	r4, r4, ip
 80004a6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004aa:	4564      	cmp	r4, ip
 80004ac:	4673      	mov	r3, lr
 80004ae:	46e1      	mov	r9, ip
 80004b0:	d362      	bcc.n	8000578 <__udivmoddi4+0x2a8>
 80004b2:	d05f      	beq.n	8000574 <__udivmoddi4+0x2a4>
 80004b4:	b15d      	cbz	r5, 80004ce <__udivmoddi4+0x1fe>
 80004b6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ba:	eb64 0409 	sbc.w	r4, r4, r9
 80004be:	fa04 f606 	lsl.w	r6, r4, r6
 80004c2:	fa22 f301 	lsr.w	r3, r2, r1
 80004c6:	431e      	orrs	r6, r3
 80004c8:	40cc      	lsrs	r4, r1
 80004ca:	e9c5 6400 	strd	r6, r4, [r5]
 80004ce:	2100      	movs	r1, #0
 80004d0:	e74f      	b.n	8000372 <__udivmoddi4+0xa2>
 80004d2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004d6:	0c01      	lsrs	r1, r0, #16
 80004d8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004dc:	b280      	uxth	r0, r0
 80004de:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004e2:	463b      	mov	r3, r7
 80004e4:	4638      	mov	r0, r7
 80004e6:	463c      	mov	r4, r7
 80004e8:	46b8      	mov	r8, r7
 80004ea:	46be      	mov	lr, r7
 80004ec:	2620      	movs	r6, #32
 80004ee:	fbb1 f1f7 	udiv	r1, r1, r7
 80004f2:	eba2 0208 	sub.w	r2, r2, r8
 80004f6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004fa:	e766      	b.n	80003ca <__udivmoddi4+0xfa>
 80004fc:	4601      	mov	r1, r0
 80004fe:	e718      	b.n	8000332 <__udivmoddi4+0x62>
 8000500:	4610      	mov	r0, r2
 8000502:	e72c      	b.n	800035e <__udivmoddi4+0x8e>
 8000504:	f1c6 0220 	rsb	r2, r6, #32
 8000508:	fa2e f302 	lsr.w	r3, lr, r2
 800050c:	40b7      	lsls	r7, r6
 800050e:	40b1      	lsls	r1, r6
 8000510:	fa20 f202 	lsr.w	r2, r0, r2
 8000514:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000518:	430a      	orrs	r2, r1
 800051a:	fbb3 f8fe 	udiv	r8, r3, lr
 800051e:	b2bc      	uxth	r4, r7
 8000520:	fb0e 3318 	mls	r3, lr, r8, r3
 8000524:	0c11      	lsrs	r1, r2, #16
 8000526:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800052a:	fb08 f904 	mul.w	r9, r8, r4
 800052e:	40b0      	lsls	r0, r6
 8000530:	4589      	cmp	r9, r1
 8000532:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000536:	b280      	uxth	r0, r0
 8000538:	d93e      	bls.n	80005b8 <__udivmoddi4+0x2e8>
 800053a:	1879      	adds	r1, r7, r1
 800053c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000540:	d201      	bcs.n	8000546 <__udivmoddi4+0x276>
 8000542:	4589      	cmp	r9, r1
 8000544:	d81f      	bhi.n	8000586 <__udivmoddi4+0x2b6>
 8000546:	eba1 0109 	sub.w	r1, r1, r9
 800054a:	fbb1 f9fe 	udiv	r9, r1, lr
 800054e:	fb09 f804 	mul.w	r8, r9, r4
 8000552:	fb0e 1119 	mls	r1, lr, r9, r1
 8000556:	b292      	uxth	r2, r2
 8000558:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800055c:	4542      	cmp	r2, r8
 800055e:	d229      	bcs.n	80005b4 <__udivmoddi4+0x2e4>
 8000560:	18ba      	adds	r2, r7, r2
 8000562:	f109 31ff 	add.w	r1, r9, #4294967295
 8000566:	d2c4      	bcs.n	80004f2 <__udivmoddi4+0x222>
 8000568:	4542      	cmp	r2, r8
 800056a:	d2c2      	bcs.n	80004f2 <__udivmoddi4+0x222>
 800056c:	f1a9 0102 	sub.w	r1, r9, #2
 8000570:	443a      	add	r2, r7
 8000572:	e7be      	b.n	80004f2 <__udivmoddi4+0x222>
 8000574:	45f0      	cmp	r8, lr
 8000576:	d29d      	bcs.n	80004b4 <__udivmoddi4+0x1e4>
 8000578:	ebbe 0302 	subs.w	r3, lr, r2
 800057c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000580:	3801      	subs	r0, #1
 8000582:	46e1      	mov	r9, ip
 8000584:	e796      	b.n	80004b4 <__udivmoddi4+0x1e4>
 8000586:	eba7 0909 	sub.w	r9, r7, r9
 800058a:	4449      	add	r1, r9
 800058c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000590:	fbb1 f9fe 	udiv	r9, r1, lr
 8000594:	fb09 f804 	mul.w	r8, r9, r4
 8000598:	e7db      	b.n	8000552 <__udivmoddi4+0x282>
 800059a:	4673      	mov	r3, lr
 800059c:	e77f      	b.n	800049e <__udivmoddi4+0x1ce>
 800059e:	4650      	mov	r0, sl
 80005a0:	e766      	b.n	8000470 <__udivmoddi4+0x1a0>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e6fd      	b.n	80003a2 <__udivmoddi4+0xd2>
 80005a6:	443b      	add	r3, r7
 80005a8:	3a02      	subs	r2, #2
 80005aa:	e733      	b.n	8000414 <__udivmoddi4+0x144>
 80005ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b0:	443b      	add	r3, r7
 80005b2:	e71c      	b.n	80003ee <__udivmoddi4+0x11e>
 80005b4:	4649      	mov	r1, r9
 80005b6:	e79c      	b.n	80004f2 <__udivmoddi4+0x222>
 80005b8:	eba1 0109 	sub.w	r1, r1, r9
 80005bc:	46c4      	mov	ip, r8
 80005be:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c2:	fb09 f804 	mul.w	r8, r9, r4
 80005c6:	e7c4      	b.n	8000552 <__udivmoddi4+0x282>

080005c8 <__aeabi_idiv0>:
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop

080005cc <aio_init>:
uint16_t curAOutVals[AIO_OUTPUT_COUNT_MAX] = {0};

uint8_t curInCount = 0;
uint8_t curOutCount = 0;

void aio_init(board_type_t type){
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b082      	sub	sp, #8
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	4603      	mov	r3, r0
 80005d4:	71fb      	strb	r3, [r7, #7]
	board = type;
 80005d6:	4a09      	ldr	r2, [pc, #36]	@ (80005fc <aio_init+0x30>)
 80005d8:	79fb      	ldrb	r3, [r7, #7]
 80005da:	7013      	strb	r3, [r2, #0]
	curInCount = aio_get_input_count();
 80005dc:	f000 f82e 	bl	800063c <aio_get_input_count>
 80005e0:	4603      	mov	r3, r0
 80005e2:	461a      	mov	r2, r3
 80005e4:	4b06      	ldr	r3, [pc, #24]	@ (8000600 <aio_init+0x34>)
 80005e6:	701a      	strb	r2, [r3, #0]
	curOutCount = aio_get_output_count();
 80005e8:	f000 f844 	bl	8000674 <aio_get_output_count>
 80005ec:	4603      	mov	r3, r0
 80005ee:	461a      	mov	r2, r3
 80005f0:	4b04      	ldr	r3, [pc, #16]	@ (8000604 <aio_init+0x38>)
 80005f2:	701a      	strb	r2, [r3, #0]
}
 80005f4:	bf00      	nop
 80005f6:	3708      	adds	r7, #8
 80005f8:	46bd      	mov	sp, r7
 80005fa:	bd80      	pop	{r7, pc}
 80005fc:	2000018c 	.word	0x2000018c
 8000600:	200001d0 	.word	0x200001d0
 8000604:	200001d1 	.word	0x200001d1

08000608 <aio_input_get>:
	}
}



uint16_t aio_input_get(uint8_t idx){
 8000608:	b480      	push	{r7}
 800060a:	b083      	sub	sp, #12
 800060c:	af00      	add	r7, sp, #0
 800060e:	4603      	mov	r3, r0
 8000610:	71fb      	strb	r3, [r7, #7]
	if(idx < curInCount){
 8000612:	4b08      	ldr	r3, [pc, #32]	@ (8000634 <aio_input_get+0x2c>)
 8000614:	781b      	ldrb	r3, [r3, #0]
 8000616:	79fa      	ldrb	r2, [r7, #7]
 8000618:	429a      	cmp	r2, r3
 800061a:	d204      	bcs.n	8000626 <aio_input_get+0x1e>
		return curAInVals[idx];
 800061c:	79fb      	ldrb	r3, [r7, #7]
 800061e:	4a06      	ldr	r2, [pc, #24]	@ (8000638 <aio_input_get+0x30>)
 8000620:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000624:	e000      	b.n	8000628 <aio_input_get+0x20>
	}else{
		return 0;
 8000626:	2300      	movs	r3, #0
	}
}
 8000628:	4618      	mov	r0, r3
 800062a:	370c      	adds	r7, #12
 800062c:	46bd      	mov	sp, r7
 800062e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000632:	4770      	bx	lr
 8000634:	200001d0 	.word	0x200001d0
 8000638:	20000190 	.word	0x20000190

0800063c <aio_get_input_count>:


uint8_t aio_get_input_count(void) {
 800063c:	b480      	push	{r7}
 800063e:	af00      	add	r7, sp, #0
    switch (board) {
 8000640:	4b0b      	ldr	r3, [pc, #44]	@ (8000670 <aio_get_input_count+0x34>)
 8000642:	781b      	ldrb	r3, [r3, #0]
 8000644:	2b03      	cmp	r3, #3
 8000646:	d00a      	beq.n	800065e <aio_get_input_count+0x22>
 8000648:	2b03      	cmp	r3, #3
 800064a:	dc0a      	bgt.n	8000662 <aio_get_input_count+0x26>
 800064c:	2b00      	cmp	r3, #0
 800064e:	d002      	beq.n	8000656 <aio_get_input_count+0x1a>
 8000650:	2b02      	cmp	r3, #2
 8000652:	d002      	beq.n	800065a <aio_get_input_count+0x1e>
 8000654:	e005      	b.n	8000662 <aio_get_input_count+0x26>
        case BOARD_TYPE_BABY: return AIO_INPUT_COUNT_BABY;
 8000656:	2300      	movs	r3, #0
 8000658:	e004      	b.n	8000664 <aio_get_input_count+0x28>
        case BOARD_TYPE_MAMA: return AIO_INPUT_COUNT_MAMA;
 800065a:	230c      	movs	r3, #12
 800065c:	e002      	b.n	8000664 <aio_get_input_count+0x28>
        case BOARD_TYPE_PAPA: return AIO_INPUT_COUNT_PAPA;
 800065e:	2320      	movs	r3, #32
 8000660:	e000      	b.n	8000664 <aio_get_input_count+0x28>
        default: return 0;
 8000662:	2300      	movs	r3, #0
    }
}
 8000664:	4618      	mov	r0, r3
 8000666:	46bd      	mov	sp, r7
 8000668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800066c:	4770      	bx	lr
 800066e:	bf00      	nop
 8000670:	2000018c 	.word	0x2000018c

08000674 <aio_get_output_count>:

/* New: Get output count based on board */
uint8_t aio_get_output_count(void) {
 8000674:	b480      	push	{r7}
 8000676:	af00      	add	r7, sp, #0
    switch (board) {
 8000678:	4b0b      	ldr	r3, [pc, #44]	@ (80006a8 <aio_get_output_count+0x34>)
 800067a:	781b      	ldrb	r3, [r3, #0]
 800067c:	2b03      	cmp	r3, #3
 800067e:	d00a      	beq.n	8000696 <aio_get_output_count+0x22>
 8000680:	2b03      	cmp	r3, #3
 8000682:	dc0a      	bgt.n	800069a <aio_get_output_count+0x26>
 8000684:	2b00      	cmp	r3, #0
 8000686:	d002      	beq.n	800068e <aio_get_output_count+0x1a>
 8000688:	2b02      	cmp	r3, #2
 800068a:	d002      	beq.n	8000692 <aio_get_output_count+0x1e>
 800068c:	e005      	b.n	800069a <aio_get_output_count+0x26>
        case BOARD_TYPE_BABY: return AIO_OUTPUT_COUNT_BABY;
 800068e:	2300      	movs	r3, #0
 8000690:	e004      	b.n	800069c <aio_get_output_count+0x28>
        case BOARD_TYPE_MAMA: return AIO_OUTPUT_COUNT_MAMA;
 8000692:	2308      	movs	r3, #8
 8000694:	e002      	b.n	800069c <aio_get_output_count+0x28>
        case BOARD_TYPE_PAPA: return AIO_OUTPUT_COUNT_PAPA;
 8000696:	2310      	movs	r3, #16
 8000698:	e000      	b.n	800069c <aio_get_output_count+0x28>
        default: return 0;
 800069a:	2300      	movs	r3, #0
    }
}
 800069c:	4618      	mov	r0, r3
 800069e:	46bd      	mov	sp, r7
 80006a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a4:	4770      	bx	lr
 80006a6:	bf00      	nop
 80006a8:	2000018c 	.word	0x2000018c

080006ac <app_validate>:
#define APP_FLASH_ADDR 0x080E0000  // Example: Sector 11 on STM32F407 (128KB sector, adjust if needed)
#define APP_FLASH_SECTOR FLASH_SECTOR_11

static uint8_t host_node_id = 0;  // If unused, can remove

static bool app_validate(app_t *app, uint8_t max_in, uint8_t max_out) {
 80006ac:	b480      	push	{r7}
 80006ae:	b087      	sub	sp, #28
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
 80006b4:	460b      	mov	r3, r1
 80006b6:	70fb      	strb	r3, [r7, #3]
 80006b8:	4613      	mov	r3, r2
 80006ba:	70bb      	strb	r3, [r7, #2]
    if (app->num_lines > MAX_LINES) return false;
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	f893 332a 	ldrb.w	r3, [r3, #810]	@ 0x32a
 80006c2:	2b64      	cmp	r3, #100	@ 0x64
 80006c4:	d901      	bls.n	80006ca <app_validate+0x1e>
 80006c6:	2300      	movs	r3, #0
 80006c8:	e0a5      	b.n	8000816 <app_validate+0x16a>

    // Validate version characters
    for (int i = 0; i < APP_VERSION_LEN; i++) {
 80006ca:	2300      	movs	r3, #0
 80006cc:	617b      	str	r3, [r7, #20]
 80006ce:	e011      	b.n	80006f4 <app_validate+0x48>
        uint8_t c = app->app_version[i];
 80006d0:	687a      	ldr	r2, [r7, #4]
 80006d2:	697b      	ldr	r3, [r7, #20]
 80006d4:	4413      	add	r3, r2
 80006d6:	f503 7348 	add.w	r3, r3, #800	@ 0x320
 80006da:	781b      	ldrb	r3, [r3, #0]
 80006dc:	72fb      	strb	r3, [r7, #11]
        if (c < 0x20 || c > 0x7E) return false;
 80006de:	7afb      	ldrb	r3, [r7, #11]
 80006e0:	2b1f      	cmp	r3, #31
 80006e2:	d902      	bls.n	80006ea <app_validate+0x3e>
 80006e4:	7afb      	ldrb	r3, [r7, #11]
 80006e6:	2b7e      	cmp	r3, #126	@ 0x7e
 80006e8:	d901      	bls.n	80006ee <app_validate+0x42>
 80006ea:	2300      	movs	r3, #0
 80006ec:	e093      	b.n	8000816 <app_validate+0x16a>
    for (int i = 0; i < APP_VERSION_LEN; i++) {
 80006ee:	697b      	ldr	r3, [r7, #20]
 80006f0:	3301      	adds	r3, #1
 80006f2:	617b      	str	r3, [r7, #20]
 80006f4:	697b      	ldr	r3, [r7, #20]
 80006f6:	2b09      	cmp	r3, #9
 80006f8:	ddea      	ble.n	80006d0 <app_validate+0x24>
    }

    for (int l = 0; l < app->num_lines; l++) {
 80006fa:	2300      	movs	r3, #0
 80006fc:	613b      	str	r3, [r7, #16]
 80006fe:	e081      	b.n	8000804 <app_validate+0x158>
        app_line_t *line = &app->lines[l];
 8000700:	693b      	ldr	r3, [r7, #16]
 8000702:	00db      	lsls	r3, r3, #3
 8000704:	687a      	ldr	r2, [r7, #4]
 8000706:	4413      	add	r3, r2
 8000708:	60fb      	str	r3, [r7, #12]
        switch (line->command) {
 800070a:	68fb      	ldr	r3, [r7, #12]
 800070c:	781b      	ldrb	r3, [r3, #0]
 800070e:	3b01      	subs	r3, #1
 8000710:	2b12      	cmp	r3, #18
 8000712:	d867      	bhi.n	80007e4 <app_validate+0x138>
 8000714:	a201      	add	r2, pc, #4	@ (adr r2, 800071c <app_validate+0x70>)
 8000716:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800071a:	bf00      	nop
 800071c:	08000769 	.word	0x08000769
 8000720:	08000769 	.word	0x08000769
 8000724:	08000777 	.word	0x08000777
 8000728:	080007a5 	.word	0x080007a5
 800072c:	080007e9 	.word	0x080007e9
 8000730:	080007b3 	.word	0x080007b3
 8000734:	080007a5 	.word	0x080007a5
 8000738:	080007e9 	.word	0x080007e9
 800073c:	080007e9 	.word	0x080007e9
 8000740:	080007e5 	.word	0x080007e5
 8000744:	080007e5 	.word	0x080007e5
 8000748:	080007e5 	.word	0x080007e5
 800074c:	080007e5 	.word	0x080007e5
 8000750:	080007e5 	.word	0x080007e5
 8000754:	080007e5 	.word	0x080007e5
 8000758:	080007e5 	.word	0x080007e5
 800075c:	080007e5 	.word	0x080007e5
 8000760:	080007c5 	.word	0x080007c5
 8000764:	080007e9 	.word	0x080007e9
            case APP_CMD_ACTIVATE_OUTPUT:
            case APP_CMD_DEACTIVATE_OUTPUT:
                if (line->port >= max_out) return false;
 8000768:	68fb      	ldr	r3, [r7, #12]
 800076a:	785b      	ldrb	r3, [r3, #1]
 800076c:	78ba      	ldrb	r2, [r7, #2]
 800076e:	429a      	cmp	r2, r3
 8000770:	d83c      	bhi.n	80007ec <app_validate+0x140>
 8000772:	2300      	movs	r3, #0
 8000774:	e04f      	b.n	8000816 <app_validate+0x16a>
                break;
            case APP_CMD_TEST_INPUT:
                if (line->port >= max_in) return false;
 8000776:	68fb      	ldr	r3, [r7, #12]
 8000778:	785b      	ldrb	r3, [r3, #1]
 800077a:	78fa      	ldrb	r2, [r7, #3]
 800077c:	429a      	cmp	r2, r3
 800077e:	d801      	bhi.n	8000784 <app_validate+0xd8>
 8000780:	2300      	movs	r3, #0
 8000782:	e048      	b.n	8000816 <app_validate+0x16a>
                if (line->goto_true >= app->num_lines || line->goto_false >= app->num_lines) return false;
 8000784:	68fb      	ldr	r3, [r7, #12]
 8000786:	789a      	ldrb	r2, [r3, #2]
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	f893 332a 	ldrb.w	r3, [r3, #810]	@ 0x32a
 800078e:	429a      	cmp	r2, r3
 8000790:	d206      	bcs.n	80007a0 <app_validate+0xf4>
 8000792:	68fb      	ldr	r3, [r7, #12]
 8000794:	78da      	ldrb	r2, [r3, #3]
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	f893 332a 	ldrb.w	r3, [r3, #810]	@ 0x32a
 800079c:	429a      	cmp	r2, r3
 800079e:	d327      	bcc.n	80007f0 <app_validate+0x144>
 80007a0:	2300      	movs	r3, #0
 80007a2:	e038      	b.n	8000816 <app_validate+0x16a>
                break;
            case APP_CMD_WAIT_INPUT_TRUE:
            case APP_CMD_WAIT_INPUT_FALSE:
                if (line->port >= max_in) return false;
 80007a4:	68fb      	ldr	r3, [r7, #12]
 80007a6:	785b      	ldrb	r3, [r3, #1]
 80007a8:	78fa      	ldrb	r2, [r7, #3]
 80007aa:	429a      	cmp	r2, r3
 80007ac:	d822      	bhi.n	80007f4 <app_validate+0x148>
 80007ae:	2300      	movs	r3, #0
 80007b0:	e031      	b.n	8000816 <app_validate+0x16a>
                break;
            case APP_CMD_DELAY:
                // param1 is uint32_t, no specific validation needed
                break;
            case APP_CMD_GOTO:
                if (line->goto_true >= app->num_lines) return false;
 80007b2:	68fb      	ldr	r3, [r7, #12]
 80007b4:	789a      	ldrb	r2, [r3, #2]
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	f893 332a 	ldrb.w	r3, [r3, #810]	@ 0x32a
 80007bc:	429a      	cmp	r2, r3
 80007be:	d31b      	bcc.n	80007f8 <app_validate+0x14c>
 80007c0:	2300      	movs	r3, #0
 80007c2:	e028      	b.n	8000816 <app_validate+0x16a>
            case APP_CMD_WAIT_FOR_MSG:
            case APP_CMD_SEND_MSG:
                // param1 is message value (uint32_t, but effectively uint8_t)
                break;
            case APP_CMD_TEST_FOR_MSG:
                if (line->goto_true >= app->num_lines || line->goto_false >= app->num_lines) return false;
 80007c4:	68fb      	ldr	r3, [r7, #12]
 80007c6:	789a      	ldrb	r2, [r3, #2]
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	f893 332a 	ldrb.w	r3, [r3, #810]	@ 0x32a
 80007ce:	429a      	cmp	r2, r3
 80007d0:	d206      	bcs.n	80007e0 <app_validate+0x134>
 80007d2:	68fb      	ldr	r3, [r7, #12]
 80007d4:	78da      	ldrb	r2, [r3, #3]
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	f893 332a 	ldrb.w	r3, [r3, #810]	@ 0x32a
 80007dc:	429a      	cmp	r2, r3
 80007de:	d30d      	bcc.n	80007fc <app_validate+0x150>
 80007e0:	2300      	movs	r3, #0
 80007e2:	e018      	b.n	8000816 <app_validate+0x16a>
                break;
            case APP_CMD_ALL_OUTPUTS_OFF:
                // No parameters to validate
                break;
            default:
                return false;  // Unknown command
 80007e4:	2300      	movs	r3, #0
 80007e6:	e016      	b.n	8000816 <app_validate+0x16a>
                break;
 80007e8:	bf00      	nop
 80007ea:	e008      	b.n	80007fe <app_validate+0x152>
                break;
 80007ec:	bf00      	nop
 80007ee:	e006      	b.n	80007fe <app_validate+0x152>
                break;
 80007f0:	bf00      	nop
 80007f2:	e004      	b.n	80007fe <app_validate+0x152>
                break;
 80007f4:	bf00      	nop
 80007f6:	e002      	b.n	80007fe <app_validate+0x152>
                break;
 80007f8:	bf00      	nop
 80007fa:	e000      	b.n	80007fe <app_validate+0x152>
                break;
 80007fc:	bf00      	nop
    for (int l = 0; l < app->num_lines; l++) {
 80007fe:	693b      	ldr	r3, [r7, #16]
 8000800:	3301      	adds	r3, #1
 8000802:	613b      	str	r3, [r7, #16]
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	f893 332a 	ldrb.w	r3, [r3, #810]	@ 0x32a
 800080a:	461a      	mov	r2, r3
 800080c:	693b      	ldr	r3, [r7, #16]
 800080e:	4293      	cmp	r3, r2
 8000810:	f6ff af76 	blt.w	8000700 <app_validate+0x54>
        }
    }
    return true;
 8000814:	2301      	movs	r3, #1
}
 8000816:	4618      	mov	r0, r3
 8000818:	371c      	adds	r7, #28
 800081a:	46bd      	mov	sp, r7
 800081c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000820:	4770      	bx	lr
 8000822:	bf00      	nop

08000824 <app_init>:

void app_init(void) {
 8000824:	b580      	push	{r7, lr}
 8000826:	af00      	add	r7, sp, #0
    app_load_from_flash();
 8000828:	f000 f970 	bl	8000b0c <app_load_from_flash>
    // Other init if needed
}
 800082c:	bf00      	nop
 800082e:	bd80      	pop	{r7, pc}

08000830 <app_task>:

void app_task(void) {
 8000830:	b580      	push	{r7, lr}
 8000832:	b084      	sub	sp, #16
 8000834:	af00      	add	r7, sp, #0
//    board_type_t type = board_get_type();
//    uint8_t max_in = dio_get_input_count();
    uint8_t max_out = dio_get_output_count();
 8000836:	f001 faa9 	bl	8001d8c <dio_get_output_count>
 800083a:	4603      	mov	r3, r0
 800083c:	737b      	strb	r3, [r7, #13]
    uint8_t numAppsRunning = 0;
 800083e:	2300      	movs	r3, #0
 8000840:	73fb      	strb	r3, [r7, #15]

    for (uint8_t a = 0; a < NUM_APPS; a++) {
 8000842:	2300      	movs	r3, #0
 8000844:	73bb      	strb	r3, [r7, #14]
 8000846:	e141      	b.n	8000acc <app_task+0x29c>
        app_t *app = &apps[a];
 8000848:	7bbb      	ldrb	r3, [r7, #14]
 800084a:	f44f 724f 	mov.w	r2, #828	@ 0x33c
 800084e:	fb02 f303 	mul.w	r3, r2, r3
 8000852:	4aad      	ldr	r2, [pc, #692]	@ (8000b08 <app_task+0x2d8>)
 8000854:	4413      	add	r3, r2
 8000856:	60bb      	str	r3, [r7, #8]
        if (!app->running) continue;
 8000858:	68bb      	ldr	r3, [r7, #8]
 800085a:	f893 332b 	ldrb.w	r3, [r3, #811]	@ 0x32b
 800085e:	f083 0301 	eor.w	r3, r3, #1
 8000862:	b2db      	uxtb	r3, r3
 8000864:	2b00      	cmp	r3, #0
 8000866:	f040 8125 	bne.w	8000ab4 <app_task+0x284>

        numAppsRunning++;
 800086a:	7bfb      	ldrb	r3, [r7, #15]
 800086c:	3301      	adds	r3, #1
 800086e:	73fb      	strb	r3, [r7, #15]
        app_line_t *line = &app->lines[app->current_line];
 8000870:	68bb      	ldr	r3, [r7, #8]
 8000872:	f893 332c 	ldrb.w	r3, [r3, #812]	@ 0x32c
 8000876:	00db      	lsls	r3, r3, #3
 8000878:	68ba      	ldr	r2, [r7, #8]
 800087a:	4413      	add	r3, r2
 800087c:	607b      	str	r3, [r7, #4]

        if (app->in_delay) {
 800087e:	68bb      	ldr	r3, [r7, #8]
 8000880:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8000884:	2b00      	cmp	r3, #0
 8000886:	d015      	beq.n	80008b4 <app_task+0x84>
            if (HAL_GetTick() >= app->delay_end_time) {
 8000888:	f004 f9a6 	bl	8004bd8 <HAL_GetTick>
 800088c:	4602      	mov	r2, r0
 800088e:	68bb      	ldr	r3, [r7, #8]
 8000890:	f8d3 3330 	ldr.w	r3, [r3, #816]	@ 0x330
 8000894:	429a      	cmp	r2, r3
 8000896:	f0c0 810f 	bcc.w	8000ab8 <app_task+0x288>
                app->in_delay = false;
 800089a:	68bb      	ldr	r3, [r7, #8]
 800089c:	2200      	movs	r2, #0
 800089e:	f883 2334 	strb.w	r2, [r3, #820]	@ 0x334
                app->current_line++;
 80008a2:	68bb      	ldr	r3, [r7, #8]
 80008a4:	f893 332c 	ldrb.w	r3, [r3, #812]	@ 0x32c
 80008a8:	3301      	adds	r3, #1
 80008aa:	b2da      	uxtb	r2, r3
 80008ac:	68bb      	ldr	r3, [r7, #8]
 80008ae:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
            }
            continue;
 80008b2:	e101      	b.n	8000ab8 <app_task+0x288>
        }

        switch (line->command) {
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	781b      	ldrb	r3, [r3, #0]
 80008b8:	3b01      	subs	r3, #1
 80008ba:	2b12      	cmp	r3, #18
 80008bc:	f200 80f1 	bhi.w	8000aa2 <app_task+0x272>
 80008c0:	a201      	add	r2, pc, #4	@ (adr r2, 80008c8 <app_task+0x98>)
 80008c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008c6:	bf00      	nop
 80008c8:	08000915 	.word	0x08000915
 80008cc:	08000933 	.word	0x08000933
 80008d0:	08000951 	.word	0x08000951
 80008d4:	08000979 	.word	0x08000979
 80008d8:	080009c7 	.word	0x080009c7
 80008dc:	080009e3 	.word	0x080009e3
 80008e0:	0800099d 	.word	0x0800099d
 80008e4:	080009ef 	.word	0x080009ef
 80008e8:	08000a2b 	.word	0x08000a2b
 80008ec:	08000aa3 	.word	0x08000aa3
 80008f0:	08000aa3 	.word	0x08000aa3
 80008f4:	08000aa3 	.word	0x08000aa3
 80008f8:	08000aa3 	.word	0x08000aa3
 80008fc:	08000aa3 	.word	0x08000aa3
 8000900:	08000aa3 	.word	0x08000aa3
 8000904:	08000aa3 	.word	0x08000aa3
 8000908:	08000aa3 	.word	0x08000aa3
 800090c:	08000a4b 	.word	0x08000a4b
 8000910:	08000a8d 	.word	0x08000a8d
            case APP_CMD_ACTIVATE_OUTPUT:
                dio_output_set(line->port, true);
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	785b      	ldrb	r3, [r3, #1]
 8000918:	2101      	movs	r1, #1
 800091a:	4618      	mov	r0, r3
 800091c:	f001 f920 	bl	8001b60 <dio_output_set>
                app->current_line++;
 8000920:	68bb      	ldr	r3, [r7, #8]
 8000922:	f893 332c 	ldrb.w	r3, [r3, #812]	@ 0x32c
 8000926:	3301      	adds	r3, #1
 8000928:	b2da      	uxtb	r2, r3
 800092a:	68bb      	ldr	r3, [r7, #8]
 800092c:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
                break;
 8000930:	e0c9      	b.n	8000ac6 <app_task+0x296>
            case APP_CMD_DEACTIVATE_OUTPUT:
                dio_output_set(line->port, false);
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	785b      	ldrb	r3, [r3, #1]
 8000936:	2100      	movs	r1, #0
 8000938:	4618      	mov	r0, r3
 800093a:	f001 f911 	bl	8001b60 <dio_output_set>
                app->current_line++;
 800093e:	68bb      	ldr	r3, [r7, #8]
 8000940:	f893 332c 	ldrb.w	r3, [r3, #812]	@ 0x32c
 8000944:	3301      	adds	r3, #1
 8000946:	b2da      	uxtb	r2, r3
 8000948:	68bb      	ldr	r3, [r7, #8]
 800094a:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
                break;
 800094e:	e0ba      	b.n	8000ac6 <app_task+0x296>
            case APP_CMD_TEST_INPUT:
                if (dio_input_get(line->port)) {
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	785b      	ldrb	r3, [r3, #1]
 8000954:	4618      	mov	r0, r3
 8000956:	f001 f9b7 	bl	8001cc8 <dio_input_get>
 800095a:	4603      	mov	r3, r0
 800095c:	2b00      	cmp	r3, #0
 800095e:	d005      	beq.n	800096c <app_task+0x13c>
                    app->current_line = line->goto_true;
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	789a      	ldrb	r2, [r3, #2]
 8000964:	68bb      	ldr	r3, [r7, #8]
 8000966:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
                } else {
                    app->current_line = line->goto_false;
                }
                break;
 800096a:	e0ac      	b.n	8000ac6 <app_task+0x296>
                    app->current_line = line->goto_false;
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	78da      	ldrb	r2, [r3, #3]
 8000970:	68bb      	ldr	r3, [r7, #8]
 8000972:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
                break;
 8000976:	e0a6      	b.n	8000ac6 <app_task+0x296>
            case APP_CMD_WAIT_INPUT_TRUE:
                if (dio_input_get(line->port)) {
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	785b      	ldrb	r3, [r3, #1]
 800097c:	4618      	mov	r0, r3
 800097e:	f001 f9a3 	bl	8001cc8 <dio_input_get>
 8000982:	4603      	mov	r3, r0
 8000984:	2b00      	cmp	r3, #0
 8000986:	f000 8099 	beq.w	8000abc <app_task+0x28c>
                    app->current_line++;
 800098a:	68bb      	ldr	r3, [r7, #8]
 800098c:	f893 332c 	ldrb.w	r3, [r3, #812]	@ 0x32c
 8000990:	3301      	adds	r3, #1
 8000992:	b2da      	uxtb	r2, r3
 8000994:	68bb      	ldr	r3, [r7, #8]
 8000996:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
                }
                break;
 800099a:	e08f      	b.n	8000abc <app_task+0x28c>
            case APP_CMD_WAIT_INPUT_FALSE:
                if (!dio_input_get(line->port)) {
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	785b      	ldrb	r3, [r3, #1]
 80009a0:	4618      	mov	r0, r3
 80009a2:	f001 f991 	bl	8001cc8 <dio_input_get>
 80009a6:	4603      	mov	r3, r0
 80009a8:	f083 0301 	eor.w	r3, r3, #1
 80009ac:	b2db      	uxtb	r3, r3
 80009ae:	2b00      	cmp	r3, #0
 80009b0:	f000 8086 	beq.w	8000ac0 <app_task+0x290>
                    app->current_line++;
 80009b4:	68bb      	ldr	r3, [r7, #8]
 80009b6:	f893 332c 	ldrb.w	r3, [r3, #812]	@ 0x32c
 80009ba:	3301      	adds	r3, #1
 80009bc:	b2da      	uxtb	r2, r3
 80009be:	68bb      	ldr	r3, [r7, #8]
 80009c0:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
                }
                break;
 80009c4:	e07c      	b.n	8000ac0 <app_task+0x290>
            case APP_CMD_DELAY:
                app->delay_end_time = HAL_GetTick() + line->param1;
 80009c6:	f004 f907 	bl	8004bd8 <HAL_GetTick>
 80009ca:	4602      	mov	r2, r0
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	685b      	ldr	r3, [r3, #4]
 80009d0:	441a      	add	r2, r3
 80009d2:	68bb      	ldr	r3, [r7, #8]
 80009d4:	f8c3 2330 	str.w	r2, [r3, #816]	@ 0x330
                app->in_delay = true;
 80009d8:	68bb      	ldr	r3, [r7, #8]
 80009da:	2201      	movs	r2, #1
 80009dc:	f883 2334 	strb.w	r2, [r3, #820]	@ 0x334
                break;
 80009e0:	e071      	b.n	8000ac6 <app_task+0x296>
            case APP_CMD_GOTO:
                app->current_line = line->goto_true;
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	789a      	ldrb	r2, [r3, #2]
 80009e6:	68bb      	ldr	r3, [r7, #8]
 80009e8:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
                break;
 80009ec:	e06b      	b.n	8000ac6 <app_task+0x296>
            case APP_CMD_WAIT_FOR_MSG:
                if (app->has_msg && app->incoming_msg == (uint8_t)line->param1) {
 80009ee:	68bb      	ldr	r3, [r7, #8]
 80009f0:	f893 333a 	ldrb.w	r3, [r3, #826]	@ 0x33a
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d065      	beq.n	8000ac4 <app_task+0x294>
 80009f8:	68bb      	ldr	r3, [r7, #8]
 80009fa:	f8b3 3336 	ldrh.w	r3, [r3, #822]	@ 0x336
 80009fe:	687a      	ldr	r2, [r7, #4]
 8000a00:	6852      	ldr	r2, [r2, #4]
 8000a02:	b2d2      	uxtb	r2, r2
 8000a04:	4293      	cmp	r3, r2
 8000a06:	d15d      	bne.n	8000ac4 <app_task+0x294>
                	app->incoming_msg = 0;
 8000a08:	68bb      	ldr	r3, [r7, #8]
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	f8a3 2336 	strh.w	r2, [r3, #822]	@ 0x336
                    app->has_msg = false;
 8000a10:	68bb      	ldr	r3, [r7, #8]
 8000a12:	2200      	movs	r2, #0
 8000a14:	f883 233a 	strb.w	r2, [r3, #826]	@ 0x33a
                    app->current_line++;
 8000a18:	68bb      	ldr	r3, [r7, #8]
 8000a1a:	f893 332c 	ldrb.w	r3, [r3, #812]	@ 0x32c
 8000a1e:	3301      	adds	r3, #1
 8000a20:	b2da      	uxtb	r2, r3
 8000a22:	68bb      	ldr	r3, [r7, #8]
 8000a24:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
                }
                break;
 8000a28:	e04c      	b.n	8000ac4 <app_task+0x294>
            case APP_CMD_SEND_MSG:
                // Send message (assuming via packet)
                //uint8_t msg_payload[1] = {(uint8_t)line->param1};
                //packet_send(host_node_id, CMD_APP_MESSAGE, msg_payload, 1, CH_ALL);  // Example
            	app->outgoing_msg = (uint8_t)line->param1;
 8000a2a:	687b      	ldr	r3, [r7, #4]
 8000a2c:	685b      	ldr	r3, [r3, #4]
 8000a2e:	b2db      	uxtb	r3, r3
 8000a30:	461a      	mov	r2, r3
 8000a32:	68bb      	ldr	r3, [r7, #8]
 8000a34:	f8a3 2338 	strh.w	r2, [r3, #824]	@ 0x338
                app->current_line++;
 8000a38:	68bb      	ldr	r3, [r7, #8]
 8000a3a:	f893 332c 	ldrb.w	r3, [r3, #812]	@ 0x32c
 8000a3e:	3301      	adds	r3, #1
 8000a40:	b2da      	uxtb	r2, r3
 8000a42:	68bb      	ldr	r3, [r7, #8]
 8000a44:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
                break;
 8000a48:	e03d      	b.n	8000ac6 <app_task+0x296>
            case APP_CMD_TEST_FOR_MSG:
                if (app->has_msg && app->incoming_msg == (uint8_t)line->param1) {
 8000a4a:	68bb      	ldr	r3, [r7, #8]
 8000a4c:	f893 333a 	ldrb.w	r3, [r3, #826]	@ 0x33a
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d015      	beq.n	8000a80 <app_task+0x250>
 8000a54:	68bb      	ldr	r3, [r7, #8]
 8000a56:	f8b3 3336 	ldrh.w	r3, [r3, #822]	@ 0x336
 8000a5a:	687a      	ldr	r2, [r7, #4]
 8000a5c:	6852      	ldr	r2, [r2, #4]
 8000a5e:	b2d2      	uxtb	r2, r2
 8000a60:	4293      	cmp	r3, r2
 8000a62:	d10d      	bne.n	8000a80 <app_task+0x250>
                	app->incoming_msg = 0;
 8000a64:	68bb      	ldr	r3, [r7, #8]
 8000a66:	2200      	movs	r2, #0
 8000a68:	f8a3 2336 	strh.w	r2, [r3, #822]	@ 0x336
                    app->has_msg = false;
 8000a6c:	68bb      	ldr	r3, [r7, #8]
 8000a6e:	2200      	movs	r2, #0
 8000a70:	f883 233a 	strb.w	r2, [r3, #826]	@ 0x33a
                    app->current_line = line->goto_true;
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	789a      	ldrb	r2, [r3, #2]
 8000a78:	68bb      	ldr	r3, [r7, #8]
 8000a7a:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
                } else {
                    app->current_line = line->goto_false;
                }
                break;
 8000a7e:	e022      	b.n	8000ac6 <app_task+0x296>
                    app->current_line = line->goto_false;
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	78da      	ldrb	r2, [r3, #3]
 8000a84:	68bb      	ldr	r3, [r7, #8]
 8000a86:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
                break;
 8000a8a:	e01c      	b.n	8000ac6 <app_task+0x296>
            case APP_CMD_ALL_OUTPUTS_OFF:
                //for (uint8_t i = 0; i < max_out; i++) dio_output_set(i, false);
            	dio_all_outputs_off();
 8000a8c:	f001 f8b8 	bl	8001c00 <dio_all_outputs_off>
                app->current_line++;
 8000a90:	68bb      	ldr	r3, [r7, #8]
 8000a92:	f893 332c 	ldrb.w	r3, [r3, #812]	@ 0x32c
 8000a96:	3301      	adds	r3, #1
 8000a98:	b2da      	uxtb	r2, r3
 8000a9a:	68bb      	ldr	r3, [r7, #8]
 8000a9c:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
                break;
 8000aa0:	e011      	b.n	8000ac6 <app_task+0x296>
            default:
                app->current_line++;
 8000aa2:	68bb      	ldr	r3, [r7, #8]
 8000aa4:	f893 332c 	ldrb.w	r3, [r3, #812]	@ 0x32c
 8000aa8:	3301      	adds	r3, #1
 8000aaa:	b2da      	uxtb	r2, r3
 8000aac:	68bb      	ldr	r3, [r7, #8]
 8000aae:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
                break;
 8000ab2:	e008      	b.n	8000ac6 <app_task+0x296>
        if (!app->running) continue;
 8000ab4:	bf00      	nop
 8000ab6:	e006      	b.n	8000ac6 <app_task+0x296>
            continue;
 8000ab8:	bf00      	nop
 8000aba:	e004      	b.n	8000ac6 <app_task+0x296>
                break;
 8000abc:	bf00      	nop
 8000abe:	e002      	b.n	8000ac6 <app_task+0x296>
                break;
 8000ac0:	bf00      	nop
 8000ac2:	e000      	b.n	8000ac6 <app_task+0x296>
                break;
 8000ac4:	bf00      	nop
    for (uint8_t a = 0; a < NUM_APPS; a++) {
 8000ac6:	7bbb      	ldrb	r3, [r7, #14]
 8000ac8:	3301      	adds	r3, #1
 8000aca:	73bb      	strb	r3, [r7, #14]
 8000acc:	7bbb      	ldrb	r3, [r7, #14]
 8000ace:	2b03      	cmp	r3, #3
 8000ad0:	f67f aeba 	bls.w	8000848 <app_task+0x18>
        }
    }
    status_led_mode_t curLedStatus = status_led_get_mode();
 8000ad4:	f002 fee6 	bl	80038a4 <status_led_get_mode>
 8000ad8:	4603      	mov	r3, r0
 8000ada:	733b      	strb	r3, [r7, #12]
    if( (curLedStatus == LED_MODE_STOPPED) || (curLedStatus == LED_MODE_RUNNING) ){
 8000adc:	7b3b      	ldrb	r3, [r7, #12]
 8000ade:	2b02      	cmp	r3, #2
 8000ae0:	d002      	beq.n	8000ae8 <app_task+0x2b8>
 8000ae2:	7b3b      	ldrb	r3, [r7, #12]
 8000ae4:	2b03      	cmp	r3, #3
 8000ae6:	d108      	bne.n	8000afa <app_task+0x2ca>
    	status_led_set_mode((numAppsRunning == 0 ? LED_MODE_STOPPED : LED_MODE_RUNNING));
 8000ae8:	7bfb      	ldrb	r3, [r7, #15]
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d101      	bne.n	8000af2 <app_task+0x2c2>
 8000aee:	2302      	movs	r3, #2
 8000af0:	e000      	b.n	8000af4 <app_task+0x2c4>
 8000af2:	2303      	movs	r3, #3
 8000af4:	4618      	mov	r0, r3
 8000af6:	f002 febd 	bl	8003874 <status_led_set_mode>
    }
    status_led_task();
 8000afa:	f002 fefd 	bl	80038f8 <status_led_task>
}
 8000afe:	bf00      	nop
 8000b00:	3710      	adds	r7, #16
 8000b02:	46bd      	mov	sp, r7
 8000b04:	bd80      	pop	{r7, pc}
 8000b06:	bf00      	nop
 8000b08:	200001d4 	.word	0x200001d4

08000b0c <app_load_from_flash>:

void app_load_from_flash(void) {
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b082      	sub	sp, #8
 8000b10:	af00      	add	r7, sp, #0
    memcpy(apps, (void *)APP_FLASH_ADDR, sizeof(apps));
 8000b12:	4a20      	ldr	r2, [pc, #128]	@ (8000b94 <app_load_from_flash+0x88>)
 8000b14:	4b20      	ldr	r3, [pc, #128]	@ (8000b98 <app_load_from_flash+0x8c>)
 8000b16:	4610      	mov	r0, r2
 8000b18:	4619      	mov	r1, r3
 8000b1a:	f44f 634f 	mov.w	r3, #3312	@ 0xcf0
 8000b1e:	461a      	mov	r2, r3
 8000b20:	f00d ff96 	bl	800ea50 <memcpy>

    // Validate after load
//    board_type_t type = board_get_type();
    uint8_t max_in = dio_get_input_count();
 8000b24:	f001 f916 	bl	8001d54 <dio_get_input_count>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	71bb      	strb	r3, [r7, #6]
    uint8_t max_out = dio_get_output_count();
 8000b2c:	f001 f92e 	bl	8001d8c <dio_get_output_count>
 8000b30:	4603      	mov	r3, r0
 8000b32:	717b      	strb	r3, [r7, #5]

    status_led_set_mode(LED_MODE_NOAPP);  // Start out as "no app".  If any apps are loaded then it'll change to "stopped".
 8000b34:	2001      	movs	r0, #1
 8000b36:	f002 fe9d 	bl	8003874 <status_led_set_mode>

    for (uint8_t a = 0; a < NUM_APPS; a++) {
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	71fb      	strb	r3, [r7, #7]
 8000b3e:	e020      	b.n	8000b82 <app_load_from_flash+0x76>
        app_t *app = &apps[a];
 8000b40:	79fb      	ldrb	r3, [r7, #7]
 8000b42:	f44f 724f 	mov.w	r2, #828	@ 0x33c
 8000b46:	fb02 f303 	mul.w	r3, r2, r3
 8000b4a:	4a12      	ldr	r2, [pc, #72]	@ (8000b94 <app_load_from_flash+0x88>)
 8000b4c:	4413      	add	r3, r2
 8000b4e:	603b      	str	r3, [r7, #0]
        if (!app_validate(app, max_in, max_out)) {
 8000b50:	797a      	ldrb	r2, [r7, #5]
 8000b52:	79bb      	ldrb	r3, [r7, #6]
 8000b54:	4619      	mov	r1, r3
 8000b56:	6838      	ldr	r0, [r7, #0]
 8000b58:	f7ff fda8 	bl	80006ac <app_validate>
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	f083 0301 	eor.w	r3, r3, #1
 8000b62:	b2db      	uxtb	r3, r3
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d006      	beq.n	8000b76 <app_load_from_flash+0x6a>
            memset(app, 0, sizeof(app_t));  // Zero out the entire app
 8000b68:	f44f 724f 	mov.w	r2, #828	@ 0x33c
 8000b6c:	2100      	movs	r1, #0
 8000b6e:	6838      	ldr	r0, [r7, #0]
 8000b70:	f00d ff3a 	bl	800e9e8 <memset>
 8000b74:	e002      	b.n	8000b7c <app_load_from_flash+0x70>
        }else{
        	status_led_set_mode(LED_MODE_STOPPED);
 8000b76:	2002      	movs	r0, #2
 8000b78:	f002 fe7c 	bl	8003874 <status_led_set_mode>
    for (uint8_t a = 0; a < NUM_APPS; a++) {
 8000b7c:	79fb      	ldrb	r3, [r7, #7]
 8000b7e:	3301      	adds	r3, #1
 8000b80:	71fb      	strb	r3, [r7, #7]
 8000b82:	79fb      	ldrb	r3, [r7, #7]
 8000b84:	2b03      	cmp	r3, #3
 8000b86:	d9db      	bls.n	8000b40 <app_load_from_flash+0x34>
        }
    }
}
 8000b88:	bf00      	nop
 8000b8a:	bf00      	nop
 8000b8c:	3708      	adds	r7, #8
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bd80      	pop	{r7, pc}
 8000b92:	bf00      	nop
 8000b94:	200001d4 	.word	0x200001d4
 8000b98:	080e0000 	.word	0x080e0000

08000b9c <app_start>:
    }

    HAL_FLASH_Lock();
}

void app_start(uint8_t slot) {
 8000b9c:	b480      	push	{r7}
 8000b9e:	b085      	sub	sp, #20
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	71fb      	strb	r3, [r7, #7]
    if (slot >= NUM_APPS) return;
 8000ba6:	79fb      	ldrb	r3, [r7, #7]
 8000ba8:	2b03      	cmp	r3, #3
 8000baa:	d81c      	bhi.n	8000be6 <app_start+0x4a>
    app_t *app = &apps[slot];
 8000bac:	79fb      	ldrb	r3, [r7, #7]
 8000bae:	f44f 724f 	mov.w	r2, #828	@ 0x33c
 8000bb2:	fb02 f303 	mul.w	r3, r2, r3
 8000bb6:	4a0f      	ldr	r2, [pc, #60]	@ (8000bf4 <app_start+0x58>)
 8000bb8:	4413      	add	r3, r2
 8000bba:	60fb      	str	r3, [r7, #12]
    app->running = true;
 8000bbc:	68fb      	ldr	r3, [r7, #12]
 8000bbe:	2201      	movs	r2, #1
 8000bc0:	f883 232b 	strb.w	r2, [r3, #811]	@ 0x32b
    app->current_line = 0;
 8000bc4:	68fb      	ldr	r3, [r7, #12]
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
    app->delay_end_time = 0;
 8000bcc:	68fb      	ldr	r3, [r7, #12]
 8000bce:	2200      	movs	r2, #0
 8000bd0:	f8c3 2330 	str.w	r2, [r3, #816]	@ 0x330
    app->in_delay = false;
 8000bd4:	68fb      	ldr	r3, [r7, #12]
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	f883 2334 	strb.w	r2, [r3, #820]	@ 0x334
    app->has_msg = false;
 8000bdc:	68fb      	ldr	r3, [r7, #12]
 8000bde:	2200      	movs	r2, #0
 8000be0:	f883 233a 	strb.w	r2, [r3, #826]	@ 0x33a
 8000be4:	e000      	b.n	8000be8 <app_start+0x4c>
    if (slot >= NUM_APPS) return;
 8000be6:	bf00      	nop
    //status_led_set_mode(LED_MODE_RUNNING);
}
 8000be8:	3714      	adds	r7, #20
 8000bea:	46bd      	mov	sp, r7
 8000bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf0:	4770      	bx	lr
 8000bf2:	bf00      	nop
 8000bf4:	200001d4 	.word	0x200001d4

08000bf8 <app_stop>:

void app_stop(uint8_t slot) {
 8000bf8:	b480      	push	{r7}
 8000bfa:	b083      	sub	sp, #12
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	4603      	mov	r3, r0
 8000c00:	71fb      	strb	r3, [r7, #7]
    if (slot >= NUM_APPS) return;
 8000c02:	79fb      	ldrb	r3, [r7, #7]
 8000c04:	2b03      	cmp	r3, #3
 8000c06:	d80b      	bhi.n	8000c20 <app_stop+0x28>
    apps[slot].running = false;
 8000c08:	79fb      	ldrb	r3, [r7, #7]
 8000c0a:	4a08      	ldr	r2, [pc, #32]	@ (8000c2c <app_stop+0x34>)
 8000c0c:	f44f 714f 	mov.w	r1, #828	@ 0x33c
 8000c10:	fb01 f303 	mul.w	r3, r1, r3
 8000c14:	4413      	add	r3, r2
 8000c16:	f203 332b 	addw	r3, r3, #811	@ 0x32b
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	701a      	strb	r2, [r3, #0]
 8000c1e:	e000      	b.n	8000c22 <app_stop+0x2a>
    if (slot >= NUM_APPS) return;
 8000c20:	bf00      	nop
}
 8000c22:	370c      	adds	r7, #12
 8000c24:	46bd      	mov	sp, r7
 8000c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2a:	4770      	bx	lr
 8000c2c:	200001d4 	.word	0x200001d4

08000c30 <app_receive_msg>:

void app_receive_msg(uint8_t slot, uint8_t msg) {
 8000c30:	b480      	push	{r7}
 8000c32:	b085      	sub	sp, #20
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	4603      	mov	r3, r0
 8000c38:	460a      	mov	r2, r1
 8000c3a:	71fb      	strb	r3, [r7, #7]
 8000c3c:	4613      	mov	r3, r2
 8000c3e:	71bb      	strb	r3, [r7, #6]
    if (slot >= NUM_APPS) return;
 8000c40:	79fb      	ldrb	r3, [r7, #7]
 8000c42:	2b03      	cmp	r3, #3
 8000c44:	d811      	bhi.n	8000c6a <app_receive_msg+0x3a>
    app_t *app = &apps[slot];
 8000c46:	79fb      	ldrb	r3, [r7, #7]
 8000c48:	f44f 724f 	mov.w	r2, #828	@ 0x33c
 8000c4c:	fb02 f303 	mul.w	r3, r2, r3
 8000c50:	4a09      	ldr	r2, [pc, #36]	@ (8000c78 <app_receive_msg+0x48>)
 8000c52:	4413      	add	r3, r2
 8000c54:	60fb      	str	r3, [r7, #12]
    app->incoming_msg = msg;
 8000c56:	79bb      	ldrb	r3, [r7, #6]
 8000c58:	b29a      	uxth	r2, r3
 8000c5a:	68fb      	ldr	r3, [r7, #12]
 8000c5c:	f8a3 2336 	strh.w	r2, [r3, #822]	@ 0x336
    app->has_msg = true;
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	2201      	movs	r2, #1
 8000c64:	f883 233a 	strb.w	r2, [r3, #826]	@ 0x33a
 8000c68:	e000      	b.n	8000c6c <app_receive_msg+0x3c>
    if (slot >= NUM_APPS) return;
 8000c6a:	bf00      	nop
}
 8000c6c:	3714      	adds	r7, #20
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop
 8000c78:	200001d4 	.word	0x200001d4

08000c7c <read_board_id>:
/* Core/Src/board_id.c */
#include "board_id.h"

static uint8_t read_board_id(void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b082      	sub	sp, #8
 8000c80:	af00      	add	r7, sp, #0
    uint8_t id = 0;
 8000c82:	2300      	movs	r3, #0
 8000c84:	71fb      	strb	r3, [r7, #7]
    if (HAL_GPIO_ReadPin(BOARDID0_PORT, BOARDID0_PIN)) id |= 0x01;
 8000c86:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000c8a:	4819      	ldr	r0, [pc, #100]	@ (8000cf0 <read_board_id+0x74>)
 8000c8c:	f005 f906 	bl	8005e9c <HAL_GPIO_ReadPin>
 8000c90:	4603      	mov	r3, r0
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d003      	beq.n	8000c9e <read_board_id+0x22>
 8000c96:	79fb      	ldrb	r3, [r7, #7]
 8000c98:	f043 0301 	orr.w	r3, r3, #1
 8000c9c:	71fb      	strb	r3, [r7, #7]
    if (HAL_GPIO_ReadPin(BOARDID1_PORT, BOARDID1_PIN)) id |= 0x02;
 8000c9e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ca2:	4814      	ldr	r0, [pc, #80]	@ (8000cf4 <read_board_id+0x78>)
 8000ca4:	f005 f8fa 	bl	8005e9c <HAL_GPIO_ReadPin>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d003      	beq.n	8000cb6 <read_board_id+0x3a>
 8000cae:	79fb      	ldrb	r3, [r7, #7]
 8000cb0:	f043 0302 	orr.w	r3, r3, #2
 8000cb4:	71fb      	strb	r3, [r7, #7]
    if (HAL_GPIO_ReadPin(BOARDID2_PORT, BOARDID2_PIN)) id |= 0x04;
 8000cb6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000cba:	480f      	ldr	r0, [pc, #60]	@ (8000cf8 <read_board_id+0x7c>)
 8000cbc:	f005 f8ee 	bl	8005e9c <HAL_GPIO_ReadPin>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d003      	beq.n	8000cce <read_board_id+0x52>
 8000cc6:	79fb      	ldrb	r3, [r7, #7]
 8000cc8:	f043 0304 	orr.w	r3, r3, #4
 8000ccc:	71fb      	strb	r3, [r7, #7]
    if (HAL_GPIO_ReadPin(BOARDID3_PORT, BOARDID3_PIN)) id |= 0x08;
 8000cce:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000cd2:	4809      	ldr	r0, [pc, #36]	@ (8000cf8 <read_board_id+0x7c>)
 8000cd4:	f005 f8e2 	bl	8005e9c <HAL_GPIO_ReadPin>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d003      	beq.n	8000ce6 <read_board_id+0x6a>
 8000cde:	79fb      	ldrb	r3, [r7, #7]
 8000ce0:	f043 0308 	orr.w	r3, r3, #8
 8000ce4:	71fb      	strb	r3, [r7, #7]
    return id;
 8000ce6:	79fb      	ldrb	r3, [r7, #7]
}
 8000ce8:	4618      	mov	r0, r3
 8000cea:	3708      	adds	r7, #8
 8000cec:	46bd      	mov	sp, r7
 8000cee:	bd80      	pop	{r7, pc}
 8000cf0:	40020000 	.word	0x40020000
 8000cf4:	40020800 	.word	0x40020800
 8000cf8:	40020400 	.word	0x40020400

08000cfc <board_get_type>:

board_type_t board_get_type(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b082      	sub	sp, #8
 8000d00:	af00      	add	r7, sp, #0
    uint8_t raw = read_board_id();
 8000d02:	f7ff ffbb 	bl	8000c7c <read_board_id>
 8000d06:	4603      	mov	r3, r0
 8000d08:	71fb      	strb	r3, [r7, #7]
    switch (raw) {
 8000d0a:	79fb      	ldrb	r3, [r7, #7]
 8000d0c:	2b03      	cmp	r3, #3
 8000d0e:	d00a      	beq.n	8000d26 <board_get_type+0x2a>
 8000d10:	2b03      	cmp	r3, #3
 8000d12:	dc0a      	bgt.n	8000d2a <board_get_type+0x2e>
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d002      	beq.n	8000d1e <board_get_type+0x22>
 8000d18:	2b02      	cmp	r3, #2
 8000d1a:	d002      	beq.n	8000d22 <board_get_type+0x26>
 8000d1c:	e005      	b.n	8000d2a <board_get_type+0x2e>
        case 0x00: return BOARD_TYPE_BABY;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	e004      	b.n	8000d2c <board_get_type+0x30>
        case 0x02: return BOARD_TYPE_MAMA;
 8000d22:	2302      	movs	r3, #2
 8000d24:	e002      	b.n	8000d2c <board_get_type+0x30>
        case 0x03: return BOARD_TYPE_PAPA;
 8000d26:	2303      	movs	r3, #3
 8000d28:	e000      	b.n	8000d2c <board_get_type+0x30>
        default:   return BOARD_TYPE_RESERVED_01;
 8000d2a:	2301      	movs	r3, #1
    }
}
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	3708      	adds	r7, #8
 8000d30:	46bd      	mov	sp, r7
 8000d32:	bd80      	pop	{r7, pc}

08000d34 <bridge_init>:
static bridge_mode_t rs422_mode = BRIDGE_OFF;
static bridge_mode_t eth_mode   = BRIDGE_OFF;
static bridge_mode_t usb_mode   = BRIDGE_OFF;

void bridge_init(void)
{
 8000d34:	b480      	push	{r7}
 8000d36:	af00      	add	r7, sp, #0
    rs422_mode = BRIDGE_OFF;
 8000d38:	4b06      	ldr	r3, [pc, #24]	@ (8000d54 <bridge_init+0x20>)
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	701a      	strb	r2, [r3, #0]
    eth_mode   = BRIDGE_OFF;
 8000d3e:	4b06      	ldr	r3, [pc, #24]	@ (8000d58 <bridge_init+0x24>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	701a      	strb	r2, [r3, #0]
    usb_mode   = BRIDGE_OFF;
 8000d44:	4b05      	ldr	r3, [pc, #20]	@ (8000d5c <bridge_init+0x28>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	701a      	strb	r2, [r3, #0]
}
 8000d4a:	bf00      	nop
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d52:	4770      	bx	lr
 8000d54:	20000ec4 	.word	0x20000ec4
 8000d58:	20000ec5 	.word	0x20000ec5
 8000d5c:	20000ec6 	.word	0x20000ec6

08000d60 <bridge_forward>:
void bridge_set_rs422(bridge_mode_t mode) { rs422_mode = mode; }
void bridge_set_eth(bridge_mode_t mode)   { eth_mode   = mode; }
void bridge_set_usb(bridge_mode_t mode)   { usb_mode   = mode; }

void bridge_forward(const uint8_t* packet, uint16_t len)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b084      	sub	sp, #16
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
 8000d68:	460b      	mov	r3, r1
 8000d6a:	807b      	strh	r3, [r7, #2]
    if (len < 2) return;
 8000d6c:	887b      	ldrh	r3, [r7, #2]
 8000d6e:	2b01      	cmp	r3, #1
 8000d70:	d926      	bls.n	8000dc0 <bridge_forward+0x60>
    uint8_t src = packet[0];  // STX or interface hint
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	781b      	ldrb	r3, [r3, #0]
 8000d76:	73bb      	strb	r3, [r7, #14]

    if (src == PACKET_STX) {
 8000d78:	7bbb      	ldrb	r3, [r7, #14]
 8000d7a:	2b02      	cmp	r3, #2
 8000d7c:	d121      	bne.n	8000dc2 <bridge_forward+0x62>
        if (rs422_mode & BRIDGE_RS422_TO_ETH) {
 8000d7e:	4b12      	ldr	r3, [pc, #72]	@ (8000dc8 <bridge_forward+0x68>)
 8000d80:	781b      	ldrb	r3, [r3, #0]
 8000d82:	f003 0301 	and.w	r3, r3, #1
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d00e      	beq.n	8000da8 <bridge_forward+0x48>
        	//send to all connected eth sockets:
        	for(uint8_t s=W5500_APP_SOCKET_START; s<W5500_APP_SOCKET_START + W5500_APP_SOCKET_COUNT; s++){
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	73fb      	strb	r3, [r7, #15]
 8000d8e:	e008      	b.n	8000da2 <bridge_forward+0x42>
        		comm_eth_send(s, packet, len);
 8000d90:	887a      	ldrh	r2, [r7, #2]
 8000d92:	7bfb      	ldrb	r3, [r7, #15]
 8000d94:	6879      	ldr	r1, [r7, #4]
 8000d96:	4618      	mov	r0, r3
 8000d98:	f000 fc17 	bl	80015ca <comm_eth_send>
        	for(uint8_t s=W5500_APP_SOCKET_START; s<W5500_APP_SOCKET_START + W5500_APP_SOCKET_COUNT; s++){
 8000d9c:	7bfb      	ldrb	r3, [r7, #15]
 8000d9e:	3301      	adds	r3, #1
 8000da0:	73fb      	strb	r3, [r7, #15]
 8000da2:	7bfb      	ldrb	r3, [r7, #15]
 8000da4:	2b03      	cmp	r3, #3
 8000da6:	d9f3      	bls.n	8000d90 <bridge_forward+0x30>
        	}

        }
        if (rs422_mode & BRIDGE_RS422_TO_USB) comm_usb_send(packet, len);
 8000da8:	4b07      	ldr	r3, [pc, #28]	@ (8000dc8 <bridge_forward+0x68>)
 8000daa:	781b      	ldrb	r3, [r3, #0]
 8000dac:	f003 0302 	and.w	r3, r3, #2
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d006      	beq.n	8000dc2 <bridge_forward+0x62>
 8000db4:	887b      	ldrh	r3, [r7, #2]
 8000db6:	4619      	mov	r1, r3
 8000db8:	6878      	ldr	r0, [r7, #4]
 8000dba:	f000 fc19 	bl	80015f0 <comm_usb_send>
 8000dbe:	e000      	b.n	8000dc2 <bridge_forward+0x62>
    if (len < 2) return;
 8000dc0:	bf00      	nop
    }
    // Add other directions as needed
}
 8000dc2:	3710      	adds	r7, #16
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	bd80      	pop	{r7, pc}
 8000dc8:	20000ec4 	.word	0x20000ec4

08000dcc <_w5500_select>:
#define SOCK_ESTABLISHED 0x17
#define SOCK_CLOSE_WAIT  0x1C
#define SOCK_UDP         0x22

/* ---- low-level SPI ---- */
static inline void _w5500_select(void)   { HAL_GPIO_WritePin(CS_GPIO_PORT, CS_PIN, GPIO_PIN_RESET); }
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	af00      	add	r7, sp, #0
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	2180      	movs	r1, #128	@ 0x80
 8000dd4:	4802      	ldr	r0, [pc, #8]	@ (8000de0 <_w5500_select+0x14>)
 8000dd6:	f005 f879 	bl	8005ecc <HAL_GPIO_WritePin>
 8000dda:	bf00      	nop
 8000ddc:	bd80      	pop	{r7, pc}
 8000dde:	bf00      	nop
 8000de0:	40020400 	.word	0x40020400

08000de4 <_w5500_deselect>:
static inline void _w5500_deselect(void) { HAL_GPIO_WritePin(CS_GPIO_PORT, CS_PIN, GPIO_PIN_SET); }
 8000de4:	b580      	push	{r7, lr}
 8000de6:	af00      	add	r7, sp, #0
 8000de8:	2201      	movs	r2, #1
 8000dea:	2180      	movs	r1, #128	@ 0x80
 8000dec:	4802      	ldr	r0, [pc, #8]	@ (8000df8 <_w5500_deselect+0x14>)
 8000dee:	f005 f86d 	bl	8005ecc <HAL_GPIO_WritePin>
 8000df2:	bf00      	nop
 8000df4:	bd80      	pop	{r7, pc}
 8000df6:	bf00      	nop
 8000df8:	40020400 	.word	0x40020400

08000dfc <w5500_write>:

static inline void w5500_write(uint16_t offset, uint8_t cb, const uint8_t *data, uint16_t len) {
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b086      	sub	sp, #24
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	60ba      	str	r2, [r7, #8]
 8000e04:	461a      	mov	r2, r3
 8000e06:	4603      	mov	r3, r0
 8000e08:	81fb      	strh	r3, [r7, #14]
 8000e0a:	460b      	mov	r3, r1
 8000e0c:	737b      	strb	r3, [r7, #13]
 8000e0e:	4613      	mov	r3, r2
 8000e10:	80fb      	strh	r3, [r7, #6]
    uint8_t hdr[3] = {offset >> 8, offset & 0xFF, cb};
 8000e12:	89fb      	ldrh	r3, [r7, #14]
 8000e14:	0a1b      	lsrs	r3, r3, #8
 8000e16:	b29b      	uxth	r3, r3
 8000e18:	b2db      	uxtb	r3, r3
 8000e1a:	753b      	strb	r3, [r7, #20]
 8000e1c:	89fb      	ldrh	r3, [r7, #14]
 8000e1e:	b2db      	uxtb	r3, r3
 8000e20:	757b      	strb	r3, [r7, #21]
 8000e22:	7b7b      	ldrb	r3, [r7, #13]
 8000e24:	75bb      	strb	r3, [r7, #22]
    _w5500_select();
 8000e26:	f7ff ffd1 	bl	8000dcc <_w5500_select>
    HAL_SPI_Transmit(&hspi1, hdr, 3, HAL_MAX_DELAY);
 8000e2a:	f107 0114 	add.w	r1, r7, #20
 8000e2e:	f04f 33ff 	mov.w	r3, #4294967295
 8000e32:	2203      	movs	r2, #3
 8000e34:	4807      	ldr	r0, [pc, #28]	@ (8000e54 <w5500_write+0x58>)
 8000e36:	f007 fa98 	bl	800836a <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&hspi1, (uint8_t*)data, len, HAL_MAX_DELAY);
 8000e3a:	88fa      	ldrh	r2, [r7, #6]
 8000e3c:	f04f 33ff 	mov.w	r3, #4294967295
 8000e40:	68b9      	ldr	r1, [r7, #8]
 8000e42:	4804      	ldr	r0, [pc, #16]	@ (8000e54 <w5500_write+0x58>)
 8000e44:	f007 fa91 	bl	800836a <HAL_SPI_Transmit>
    _w5500_deselect();
 8000e48:	f7ff ffcc 	bl	8000de4 <_w5500_deselect>
}
 8000e4c:	bf00      	nop
 8000e4e:	3718      	adds	r7, #24
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bd80      	pop	{r7, pc}
 8000e54:	20001d90 	.word	0x20001d90

08000e58 <w5500_read_raw>:

static inline void w5500_read_raw(uint16_t offset, uint8_t cb, uint8_t *data, uint16_t len) {
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b086      	sub	sp, #24
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	60ba      	str	r2, [r7, #8]
 8000e60:	461a      	mov	r2, r3
 8000e62:	4603      	mov	r3, r0
 8000e64:	81fb      	strh	r3, [r7, #14]
 8000e66:	460b      	mov	r3, r1
 8000e68:	737b      	strb	r3, [r7, #13]
 8000e6a:	4613      	mov	r3, r2
 8000e6c:	80fb      	strh	r3, [r7, #6]
    uint8_t hdr[3] = {offset >> 8, offset & 0xFF, cb};
 8000e6e:	89fb      	ldrh	r3, [r7, #14]
 8000e70:	0a1b      	lsrs	r3, r3, #8
 8000e72:	b29b      	uxth	r3, r3
 8000e74:	b2db      	uxtb	r3, r3
 8000e76:	753b      	strb	r3, [r7, #20]
 8000e78:	89fb      	ldrh	r3, [r7, #14]
 8000e7a:	b2db      	uxtb	r3, r3
 8000e7c:	757b      	strb	r3, [r7, #21]
 8000e7e:	7b7b      	ldrb	r3, [r7, #13]
 8000e80:	75bb      	strb	r3, [r7, #22]
    _w5500_select();
 8000e82:	f7ff ffa3 	bl	8000dcc <_w5500_select>
    HAL_SPI_Transmit(&hspi1, hdr, 3, HAL_MAX_DELAY);
 8000e86:	f107 0114 	add.w	r1, r7, #20
 8000e8a:	f04f 33ff 	mov.w	r3, #4294967295
 8000e8e:	2203      	movs	r2, #3
 8000e90:	4807      	ldr	r0, [pc, #28]	@ (8000eb0 <w5500_read_raw+0x58>)
 8000e92:	f007 fa6a 	bl	800836a <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi1, data, len, HAL_MAX_DELAY);
 8000e96:	88fa      	ldrh	r2, [r7, #6]
 8000e98:	f04f 33ff 	mov.w	r3, #4294967295
 8000e9c:	68b9      	ldr	r1, [r7, #8]
 8000e9e:	4804      	ldr	r0, [pc, #16]	@ (8000eb0 <w5500_read_raw+0x58>)
 8000ea0:	f007 fba7 	bl	80085f2 <HAL_SPI_Receive>
    _w5500_deselect();
 8000ea4:	f7ff ff9e 	bl	8000de4 <_w5500_deselect>
}
 8000ea8:	bf00      	nop
 8000eaa:	3718      	adds	r7, #24
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bd80      	pop	{r7, pc}
 8000eb0:	20001d90 	.word	0x20001d90

08000eb4 <w5500_socket_read_byte>:

static inline void w5500_common_read(uint16_t offset, uint8_t *data, uint16_t len) {
    w5500_read_raw(offset, 0x00, data, len);
}

static inline uint8_t w5500_socket_read_byte(uint8_t socket, uint16_t offset) {
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b084      	sub	sp, #16
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	4603      	mov	r3, r0
 8000ebc:	460a      	mov	r2, r1
 8000ebe:	71fb      	strb	r3, [r7, #7]
 8000ec0:	4613      	mov	r3, r2
 8000ec2:	80bb      	strh	r3, [r7, #4]
    uint8_t cb = (socket << 5) | 0x08;  // Block 1 (socket regs), read
 8000ec4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ec8:	015b      	lsls	r3, r3, #5
 8000eca:	b25b      	sxtb	r3, r3
 8000ecc:	f043 0308 	orr.w	r3, r3, #8
 8000ed0:	b25b      	sxtb	r3, r3
 8000ed2:	73fb      	strb	r3, [r7, #15]
    uint8_t v;
    w5500_read_raw(offset, cb, &v, 1);
 8000ed4:	f107 020e 	add.w	r2, r7, #14
 8000ed8:	7bf9      	ldrb	r1, [r7, #15]
 8000eda:	88b8      	ldrh	r0, [r7, #4]
 8000edc:	2301      	movs	r3, #1
 8000ede:	f7ff ffbb 	bl	8000e58 <w5500_read_raw>
    return v;
 8000ee2:	7bbb      	ldrb	r3, [r7, #14]
}
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	3710      	adds	r7, #16
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bd80      	pop	{r7, pc}

08000eec <w5500_socket_write_byte>:

static inline void w5500_socket_write_byte(uint8_t socket, uint16_t offset, uint8_t val) {
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b084      	sub	sp, #16
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	71fb      	strb	r3, [r7, #7]
 8000ef6:	460b      	mov	r3, r1
 8000ef8:	80bb      	strh	r3, [r7, #4]
 8000efa:	4613      	mov	r3, r2
 8000efc:	71bb      	strb	r3, [r7, #6]
    uint8_t cb = (socket << 5) | 0x0C;  // Block 1, write
 8000efe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f02:	015b      	lsls	r3, r3, #5
 8000f04:	b25b      	sxtb	r3, r3
 8000f06:	f043 030c 	orr.w	r3, r3, #12
 8000f0a:	b25b      	sxtb	r3, r3
 8000f0c:	73fb      	strb	r3, [r7, #15]
    w5500_write(offset, cb, &val, 1);
 8000f0e:	1dba      	adds	r2, r7, #6
 8000f10:	7bf9      	ldrb	r1, [r7, #15]
 8000f12:	88b8      	ldrh	r0, [r7, #4]
 8000f14:	2301      	movs	r3, #1
 8000f16:	f7ff ff71 	bl	8000dfc <w5500_write>
}
 8000f1a:	bf00      	nop
 8000f1c:	3710      	adds	r7, #16
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}

08000f22 <circ_init>:




/* --------------------------------------------------------------------- */
static void circ_init(circ_buf_t *cb) {
 8000f22:	b480      	push	{r7}
 8000f24:	b083      	sub	sp, #12
 8000f26:	af00      	add	r7, sp, #0
 8000f28:	6078      	str	r0, [r7, #4]
    cb->head = cb->tail = cb->used = 0;
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	f8b3 2104 	ldrh.w	r2, [r3, #260]	@ 0x104
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	f8a3 2102 	strh.w	r2, [r3, #258]	@ 0x102
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	f8b3 2102 	ldrh.w	r2, [r3, #258]	@ 0x102
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	f8a3 2100 	strh.w	r2, [r3, #256]	@ 0x100
}
 8000f4a:	bf00      	nop
 8000f4c:	370c      	adds	r7, #12
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f54:	4770      	bx	lr

08000f56 <circ_push>:

static bool circ_push(circ_buf_t *cb, uint8_t byte) {
 8000f56:	b480      	push	{r7}
 8000f58:	b083      	sub	sp, #12
 8000f5a:	af00      	add	r7, sp, #0
 8000f5c:	6078      	str	r0, [r7, #4]
 8000f5e:	460b      	mov	r3, r1
 8000f60:	70fb      	strb	r3, [r7, #3]
    if (cb->used >= RX_BUF_SIZE) return false;
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 8000f68:	2bff      	cmp	r3, #255	@ 0xff
 8000f6a:	d901      	bls.n	8000f70 <circ_push+0x1a>
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	e01c      	b.n	8000faa <circ_push+0x54>
    cb->buf[cb->head] = byte;
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
 8000f76:	4619      	mov	r1, r3
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	78fa      	ldrb	r2, [r7, #3]
 8000f7c:	545a      	strb	r2, [r3, r1]
    cb->head = (cb->head + 1) % RX_BUF_SIZE;
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	f8b3 3100 	ldrh.w	r3, [r3, #256]	@ 0x100
 8000f84:	3301      	adds	r3, #1
 8000f86:	425a      	negs	r2, r3
 8000f88:	b2db      	uxtb	r3, r3
 8000f8a:	b2d2      	uxtb	r2, r2
 8000f8c:	bf58      	it	pl
 8000f8e:	4253      	negpl	r3, r2
 8000f90:	b29a      	uxth	r2, r3
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	f8a3 2100 	strh.w	r2, [r3, #256]	@ 0x100
    cb->used++;
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 8000f9e:	3301      	adds	r3, #1
 8000fa0:	b29a      	uxth	r2, r3
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
    return true;
 8000fa8:	2301      	movs	r3, #1
}
 8000faa:	4618      	mov	r0, r3
 8000fac:	370c      	adds	r7, #12
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb4:	4770      	bx	lr

08000fb6 <circ_pop>:

static bool circ_pop(circ_buf_t *cb, uint8_t *byte) {
 8000fb6:	b480      	push	{r7}
 8000fb8:	b083      	sub	sp, #12
 8000fba:	af00      	add	r7, sp, #0
 8000fbc:	6078      	str	r0, [r7, #4]
 8000fbe:	6039      	str	r1, [r7, #0]
    if (cb->used == 0) return false;
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d101      	bne.n	8000fce <circ_pop+0x18>
 8000fca:	2300      	movs	r3, #0
 8000fcc:	e01d      	b.n	800100a <circ_pop+0x54>
    *byte = cb->buf[cb->tail];
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	f8b3 3102 	ldrh.w	r3, [r3, #258]	@ 0x102
 8000fd4:	461a      	mov	r2, r3
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	5c9a      	ldrb	r2, [r3, r2]
 8000fda:	683b      	ldr	r3, [r7, #0]
 8000fdc:	701a      	strb	r2, [r3, #0]
    cb->tail = (cb->tail + 1) % RX_BUF_SIZE;
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	f8b3 3102 	ldrh.w	r3, [r3, #258]	@ 0x102
 8000fe4:	3301      	adds	r3, #1
 8000fe6:	425a      	negs	r2, r3
 8000fe8:	b2db      	uxtb	r3, r3
 8000fea:	b2d2      	uxtb	r2, r2
 8000fec:	bf58      	it	pl
 8000fee:	4253      	negpl	r3, r2
 8000ff0:	b29a      	uxth	r2, r3
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	f8a3 2102 	strh.w	r2, [r3, #258]	@ 0x102
    cb->used--;
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	f8b3 3104 	ldrh.w	r3, [r3, #260]	@ 0x104
 8000ffe:	3b01      	subs	r3, #1
 8001000:	b29a      	uxth	r2, r3
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	f8a3 2104 	strh.w	r2, [r3, #260]	@ 0x104
    return true;
 8001008:	2301      	movs	r3, #1
}
 800100a:	4618      	mov	r0, r3
 800100c:	370c      	adds	r7, #12
 800100e:	46bd      	mov	sp, r7
 8001010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001014:	4770      	bx	lr
	...

08001018 <comm_init>:

/* --------------------------------------------------------------------- */
void comm_init(uint8_t node_id) {
 8001018:	b580      	push	{r7, lr}
 800101a:	b084      	sub	sp, #16
 800101c:	af00      	add	r7, sp, #0
 800101e:	4603      	mov	r3, r0
 8001020:	71fb      	strb	r3, [r7, #7]
    my_node_id = node_id;
 8001022:	4a1b      	ldr	r2, [pc, #108]	@ (8001090 <comm_init+0x78>)
 8001024:	79fb      	ldrb	r3, [r7, #7]
 8001026:	7013      	strb	r3, [r2, #0]

    packet_init(node_id);
 8001028:	79fb      	ldrb	r3, [r7, #7]
 800102a:	4618      	mov	r0, r3
 800102c:	f001 fc0a 	bl	8002844 <packet_init>

    for (uint8_t ch = 0; ch < CH_COUNT; ch++) {
 8001030:	2300      	movs	r3, #0
 8001032:	73fb      	strb	r3, [r7, #15]
 8001034:	e00c      	b.n	8001050 <comm_init+0x38>
        circ_init(&rx_buf[ch]);
 8001036:	7bfb      	ldrb	r3, [r7, #15]
 8001038:	f44f 7283 	mov.w	r2, #262	@ 0x106
 800103c:	fb02 f303 	mul.w	r3, r2, r3
 8001040:	4a14      	ldr	r2, [pc, #80]	@ (8001094 <comm_init+0x7c>)
 8001042:	4413      	add	r3, r2
 8001044:	4618      	mov	r0, r3
 8001046:	f7ff ff6c 	bl	8000f22 <circ_init>
    for (uint8_t ch = 0; ch < CH_COUNT; ch++) {
 800104a:	7bfb      	ldrb	r3, [r7, #15]
 800104c:	3301      	adds	r3, #1
 800104e:	73fb      	strb	r3, [r7, #15]
 8001050:	7bfb      	ldrb	r3, [r7, #15]
 8001052:	2b05      	cmp	r3, #5
 8001054:	d9ef      	bls.n	8001036 <comm_init+0x1e>
    }

    bridge_init();
 8001056:	f7ff fe6d 	bl	8000d34 <bridge_init>

    // USER CONFIG: DHCP or STATIC
    w5500_set_ip_mode(0); //0=Static IP, 1=DHCP.  To change during runtime, call w5500_set_ip_mode(IP_MODE_STATIC);
 800105a:	2000      	movs	r0, #0
 800105c:	f003 f93c 	bl	80042d8 <w5500_set_ip_mode>
	w5500_init();
 8001060:	f003 f94a 	bl	80042f8 <w5500_init>

    // RS422 init
    rs422_set_crossover(false);
 8001064:	2000      	movs	r0, #0
 8001066:	f000 f81d 	bl	80010a4 <rs422_set_crossover>
    HAL_UART_Receive_IT(&huart3, rx_dma_buffer, 1);  // Start RX IT
 800106a:	2201      	movs	r2, #1
 800106c:	490a      	ldr	r1, [pc, #40]	@ (8001098 <comm_init+0x80>)
 800106e:	480b      	ldr	r0, [pc, #44]	@ (800109c <comm_init+0x84>)
 8001070:	f008 fce8 	bl	8009a44 <HAL_UART_Receive_IT>

    // DHCP if enabled (called in w5500_init already)
    dhcp_done = (w5500_get_ip_mode() == IP_MODE_STATIC);
 8001074:	f003 fd14 	bl	8004aa0 <w5500_get_ip_mode>
 8001078:	4603      	mov	r3, r0
 800107a:	2b00      	cmp	r3, #0
 800107c:	bf0c      	ite	eq
 800107e:	2301      	moveq	r3, #1
 8001080:	2300      	movne	r3, #0
 8001082:	b2da      	uxtb	r2, r3
 8001084:	4b06      	ldr	r3, [pc, #24]	@ (80010a0 <comm_init+0x88>)
 8001086:	701a      	strb	r2, [r3, #0]
}
 8001088:	bf00      	nop
 800108a:	3710      	adds	r7, #16
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	200014ec 	.word	0x200014ec
 8001094:	20000ec8 	.word	0x20000ec8
 8001098:	200014f0 	.word	0x200014f0
 800109c:	20001f18 	.word	0x20001f18
 80010a0:	20001cf9 	.word	0x20001cf9

080010a4 <rs422_set_crossover>:

void rs422_set_crossover(bool enable) {
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b082      	sub	sp, #8
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	4603      	mov	r3, r0
 80010ac:	71fb      	strb	r3, [r7, #7]
    crossover = enable;
 80010ae:	4a20      	ldr	r2, [pc, #128]	@ (8001130 <rs422_set_crossover+0x8c>)
 80010b0:	79fb      	ldrb	r3, [r7, #7]
 80010b2:	7013      	strb	r3, [r2, #0]
    //rs422_de_pin = crossover ? GPIO_PIN_11 : GPIO_PIN_10;
    if(crossover == false){
 80010b4:	4b1e      	ldr	r3, [pc, #120]	@ (8001130 <rs422_set_crossover+0x8c>)
 80010b6:	781b      	ldrb	r3, [r3, #0]
 80010b8:	f083 0301 	eor.w	r3, r3, #1
 80010bc:	b2db      	uxtb	r3, r3
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d012      	beq.n	80010e8 <rs422_set_crossover+0x44>
    	//set up de pin for normal tx
    	rs422_de_pin = rs422_de_normal_pin;
 80010c2:	4b1c      	ldr	r3, [pc, #112]	@ (8001134 <rs422_set_crossover+0x90>)
 80010c4:	881a      	ldrh	r2, [r3, #0]
 80010c6:	4b1c      	ldr	r3, [pc, #112]	@ (8001138 <rs422_set_crossover+0x94>)
 80010c8:	801a      	strh	r2, [r3, #0]

		//enable nRE pin for normal receive
    	HAL_GPIO_WritePin(GPIOD, rs422_nre_reverse_pin, GPIO_PIN_SET);	 //Disable crossover nRE
 80010ca:	4b1c      	ldr	r3, [pc, #112]	@ (800113c <rs422_set_crossover+0x98>)
 80010cc:	881b      	ldrh	r3, [r3, #0]
 80010ce:	2201      	movs	r2, #1
 80010d0:	4619      	mov	r1, r3
 80010d2:	481b      	ldr	r0, [pc, #108]	@ (8001140 <rs422_set_crossover+0x9c>)
 80010d4:	f004 fefa 	bl	8005ecc <HAL_GPIO_WritePin>
    	HAL_GPIO_WritePin(GPIOD, rs422_nre_normal_pin, GPIO_PIN_RESET);  //Enable  normal nRE
 80010d8:	4b1a      	ldr	r3, [pc, #104]	@ (8001144 <rs422_set_crossover+0xa0>)
 80010da:	881b      	ldrh	r3, [r3, #0]
 80010dc:	2200      	movs	r2, #0
 80010de:	4619      	mov	r1, r3
 80010e0:	4817      	ldr	r0, [pc, #92]	@ (8001140 <rs422_set_crossover+0x9c>)
 80010e2:	f004 fef3 	bl	8005ecc <HAL_GPIO_WritePin>
 80010e6:	e011      	b.n	800110c <rs422_set_crossover+0x68>

    }else{
    	//set up de pin for crossover tx
    	rs422_de_pin = rs422_de_reverse_pin;
 80010e8:	4b17      	ldr	r3, [pc, #92]	@ (8001148 <rs422_set_crossover+0xa4>)
 80010ea:	881a      	ldrh	r2, [r3, #0]
 80010ec:	4b12      	ldr	r3, [pc, #72]	@ (8001138 <rs422_set_crossover+0x94>)
 80010ee:	801a      	strh	r2, [r3, #0]

    	//enable nRE pin for crossover receive
		HAL_GPIO_WritePin(GPIOD, rs422_nre_normal_pin, GPIO_PIN_SET);  		//Disable normal nRE
 80010f0:	4b14      	ldr	r3, [pc, #80]	@ (8001144 <rs422_set_crossover+0xa0>)
 80010f2:	881b      	ldrh	r3, [r3, #0]
 80010f4:	2201      	movs	r2, #1
 80010f6:	4619      	mov	r1, r3
 80010f8:	4811      	ldr	r0, [pc, #68]	@ (8001140 <rs422_set_crossover+0x9c>)
 80010fa:	f004 fee7 	bl	8005ecc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, rs422_nre_reverse_pin, GPIO_PIN_RESET);	//Enable crossover nRE
 80010fe:	4b0f      	ldr	r3, [pc, #60]	@ (800113c <rs422_set_crossover+0x98>)
 8001100:	881b      	ldrh	r3, [r3, #0]
 8001102:	2200      	movs	r2, #0
 8001104:	4619      	mov	r1, r3
 8001106:	480e      	ldr	r0, [pc, #56]	@ (8001140 <rs422_set_crossover+0x9c>)
 8001108:	f004 fee0 	bl	8005ecc <HAL_GPIO_WritePin>
    }

    //Turn off both de pins to make sure only the correct (new) pin will be turned on later.
    HAL_GPIO_WritePin(GPIOD, rs422_de_normal_pin, GPIO_PIN_RESET);
 800110c:	4b09      	ldr	r3, [pc, #36]	@ (8001134 <rs422_set_crossover+0x90>)
 800110e:	881b      	ldrh	r3, [r3, #0]
 8001110:	2200      	movs	r2, #0
 8001112:	4619      	mov	r1, r3
 8001114:	480a      	ldr	r0, [pc, #40]	@ (8001140 <rs422_set_crossover+0x9c>)
 8001116:	f004 fed9 	bl	8005ecc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, rs422_de_reverse_pin, GPIO_PIN_RESET);
 800111a:	4b0b      	ldr	r3, [pc, #44]	@ (8001148 <rs422_set_crossover+0xa4>)
 800111c:	881b      	ldrh	r3, [r3, #0]
 800111e:	2200      	movs	r2, #0
 8001120:	4619      	mov	r1, r3
 8001122:	4807      	ldr	r0, [pc, #28]	@ (8001140 <rs422_set_crossover+0x9c>)
 8001124:	f004 fed2 	bl	8005ecc <HAL_GPIO_WritePin>
}
 8001128:	bf00      	nop
 800112a:	3708      	adds	r7, #8
 800112c:	46bd      	mov	sp, r7
 800112e:	bd80      	pop	{r7, pc}
 8001130:	200014ed 	.word	0x200014ed
 8001134:	20000002 	.word	0x20000002
 8001138:	2000000a 	.word	0x2000000a
 800113c:	20000008 	.word	0x20000008
 8001140:	40020c00 	.word	0x40020c00
 8001144:	20000006 	.word	0x20000006
 8001148:	20000004 	.word	0x20000004

0800114c <rs422_queue>:
/* --------------------------------------------------------------------- */
// Forward declare to fix implicit declaration
static bool rs422_dequeue(uint8_t *byte);

// RS422 TX queue (non-blocking)
void rs422_queue(const uint8_t* data, uint16_t len) {
 800114c:	b580      	push	{r7, lr}
 800114e:	b084      	sub	sp, #16
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
 8001154:	460b      	mov	r3, r1
 8001156:	807b      	strh	r3, [r7, #2]
    for (uint16_t i = 0; i < len; i++) {
 8001158:	2300      	movs	r3, #0
 800115a:	81fb      	strh	r3, [r7, #14]
 800115c:	e020      	b.n	80011a0 <rs422_queue+0x54>
        uint16_t next_head = (rs422_tx_head + 1) % RS422_TX_QUEUE_SIZE;
 800115e:	4b2b      	ldr	r3, [pc, #172]	@ (800120c <rs422_queue+0xc0>)
 8001160:	881b      	ldrh	r3, [r3, #0]
 8001162:	b29b      	uxth	r3, r3
 8001164:	3301      	adds	r3, #1
 8001166:	425a      	negs	r2, r3
 8001168:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800116c:	f3c2 020a 	ubfx	r2, r2, #0, #11
 8001170:	bf58      	it	pl
 8001172:	4253      	negpl	r3, r2
 8001174:	81bb      	strh	r3, [r7, #12]
        if (next_head == rs422_tx_tail) return;  // Queue full, drop
 8001176:	4b26      	ldr	r3, [pc, #152]	@ (8001210 <rs422_queue+0xc4>)
 8001178:	881b      	ldrh	r3, [r3, #0]
 800117a:	b29b      	uxth	r3, r3
 800117c:	89ba      	ldrh	r2, [r7, #12]
 800117e:	429a      	cmp	r2, r3
 8001180:	d03f      	beq.n	8001202 <rs422_queue+0xb6>
        rs422_tx_queue[rs422_tx_head] = data[i];
 8001182:	89fb      	ldrh	r3, [r7, #14]
 8001184:	687a      	ldr	r2, [r7, #4]
 8001186:	4413      	add	r3, r2
 8001188:	4a20      	ldr	r2, [pc, #128]	@ (800120c <rs422_queue+0xc0>)
 800118a:	8812      	ldrh	r2, [r2, #0]
 800118c:	b292      	uxth	r2, r2
 800118e:	7819      	ldrb	r1, [r3, #0]
 8001190:	4b20      	ldr	r3, [pc, #128]	@ (8001214 <rs422_queue+0xc8>)
 8001192:	5499      	strb	r1, [r3, r2]
        rs422_tx_head = next_head;
 8001194:	4a1d      	ldr	r2, [pc, #116]	@ (800120c <rs422_queue+0xc0>)
 8001196:	89bb      	ldrh	r3, [r7, #12]
 8001198:	8013      	strh	r3, [r2, #0]
    for (uint16_t i = 0; i < len; i++) {
 800119a:	89fb      	ldrh	r3, [r7, #14]
 800119c:	3301      	adds	r3, #1
 800119e:	81fb      	strh	r3, [r7, #14]
 80011a0:	89fa      	ldrh	r2, [r7, #14]
 80011a2:	887b      	ldrh	r3, [r7, #2]
 80011a4:	429a      	cmp	r2, r3
 80011a6:	d3da      	bcc.n	800115e <rs422_queue+0x12>
    }

    if (!rs422_tx_active) {
 80011a8:	4b1b      	ldr	r3, [pc, #108]	@ (8001218 <rs422_queue+0xcc>)
 80011aa:	781b      	ldrb	r3, [r3, #0]
 80011ac:	b2db      	uxtb	r3, r3
 80011ae:	f083 0301 	eor.w	r3, r3, #1
 80011b2:	b2db      	uxtb	r3, r3
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d025      	beq.n	8001204 <rs422_queue+0xb8>
        rs422_tx_active = true;
 80011b8:	4b17      	ldr	r3, [pc, #92]	@ (8001218 <rs422_queue+0xcc>)
 80011ba:	2201      	movs	r2, #1
 80011bc:	701a      	strb	r2, [r3, #0]
        HAL_GPIO_WritePin(GPIOD, rs422_de_pin, GPIO_PIN_SET);  // Enable TX
 80011be:	4b17      	ldr	r3, [pc, #92]	@ (800121c <rs422_queue+0xd0>)
 80011c0:	881b      	ldrh	r3, [r3, #0]
 80011c2:	2201      	movs	r2, #1
 80011c4:	4619      	mov	r1, r3
 80011c6:	4816      	ldr	r0, [pc, #88]	@ (8001220 <rs422_queue+0xd4>)
 80011c8:	f004 fe80 	bl	8005ecc <HAL_GPIO_WritePin>
        uint8_t byte;
        if (rs422_dequeue(&byte)) {
 80011cc:	f107 030b 	add.w	r3, r7, #11
 80011d0:	4618      	mov	r0, r3
 80011d2:	f000 f829 	bl	8001228 <rs422_dequeue>
 80011d6:	4603      	mov	r3, r0
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d007      	beq.n	80011ec <rs422_queue+0xa0>
            HAL_UART_Transmit_IT(&huart3, &byte, 1);
 80011dc:	f107 030b 	add.w	r3, r7, #11
 80011e0:	2201      	movs	r2, #1
 80011e2:	4619      	mov	r1, r3
 80011e4:	480f      	ldr	r0, [pc, #60]	@ (8001224 <rs422_queue+0xd8>)
 80011e6:	f008 fbf7 	bl	80099d8 <HAL_UART_Transmit_IT>
 80011ea:	e00b      	b.n	8001204 <rs422_queue+0xb8>
        } else {
            rs422_tx_active = false;
 80011ec:	4b0a      	ldr	r3, [pc, #40]	@ (8001218 <rs422_queue+0xcc>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	701a      	strb	r2, [r3, #0]
            HAL_GPIO_WritePin(GPIOD, rs422_de_pin, GPIO_PIN_RESET);
 80011f2:	4b0a      	ldr	r3, [pc, #40]	@ (800121c <rs422_queue+0xd0>)
 80011f4:	881b      	ldrh	r3, [r3, #0]
 80011f6:	2200      	movs	r2, #0
 80011f8:	4619      	mov	r1, r3
 80011fa:	4809      	ldr	r0, [pc, #36]	@ (8001220 <rs422_queue+0xd4>)
 80011fc:	f004 fe66 	bl	8005ecc <HAL_GPIO_WritePin>
 8001200:	e000      	b.n	8001204 <rs422_queue+0xb8>
        if (next_head == rs422_tx_tail) return;  // Queue full, drop
 8001202:	bf00      	nop
        }
    }
}
 8001204:	3710      	adds	r7, #16
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop
 800120c:	20001cf4 	.word	0x20001cf4
 8001210:	20001cf6 	.word	0x20001cf6
 8001214:	200014f4 	.word	0x200014f4
 8001218:	20001cf8 	.word	0x20001cf8
 800121c:	2000000a 	.word	0x2000000a
 8001220:	40020c00 	.word	0x40020c00
 8001224:	20001f18 	.word	0x20001f18

08001228 <rs422_dequeue>:

static bool rs422_dequeue(uint8_t *byte) {
 8001228:	b480      	push	{r7}
 800122a:	b083      	sub	sp, #12
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
    if (rs422_tx_head == rs422_tx_tail) return false;
 8001230:	4b13      	ldr	r3, [pc, #76]	@ (8001280 <rs422_dequeue+0x58>)
 8001232:	881b      	ldrh	r3, [r3, #0]
 8001234:	b29a      	uxth	r2, r3
 8001236:	4b13      	ldr	r3, [pc, #76]	@ (8001284 <rs422_dequeue+0x5c>)
 8001238:	881b      	ldrh	r3, [r3, #0]
 800123a:	b29b      	uxth	r3, r3
 800123c:	429a      	cmp	r2, r3
 800123e:	d101      	bne.n	8001244 <rs422_dequeue+0x1c>
 8001240:	2300      	movs	r3, #0
 8001242:	e016      	b.n	8001272 <rs422_dequeue+0x4a>
    *byte = rs422_tx_queue[rs422_tx_tail];
 8001244:	4b0f      	ldr	r3, [pc, #60]	@ (8001284 <rs422_dequeue+0x5c>)
 8001246:	881b      	ldrh	r3, [r3, #0]
 8001248:	b29b      	uxth	r3, r3
 800124a:	461a      	mov	r2, r3
 800124c:	4b0e      	ldr	r3, [pc, #56]	@ (8001288 <rs422_dequeue+0x60>)
 800124e:	5c9a      	ldrb	r2, [r3, r2]
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	701a      	strb	r2, [r3, #0]
    rs422_tx_tail = (rs422_tx_tail + 1) % RS422_TX_QUEUE_SIZE;
 8001254:	4b0b      	ldr	r3, [pc, #44]	@ (8001284 <rs422_dequeue+0x5c>)
 8001256:	881b      	ldrh	r3, [r3, #0]
 8001258:	b29b      	uxth	r3, r3
 800125a:	3301      	adds	r3, #1
 800125c:	425a      	negs	r2, r3
 800125e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001262:	f3c2 020a 	ubfx	r2, r2, #0, #11
 8001266:	bf58      	it	pl
 8001268:	4253      	negpl	r3, r2
 800126a:	b29a      	uxth	r2, r3
 800126c:	4b05      	ldr	r3, [pc, #20]	@ (8001284 <rs422_dequeue+0x5c>)
 800126e:	801a      	strh	r2, [r3, #0]
    return true;
 8001270:	2301      	movs	r3, #1
}
 8001272:	4618      	mov	r0, r3
 8001274:	370c      	adds	r7, #12
 8001276:	46bd      	mov	sp, r7
 8001278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127c:	4770      	bx	lr
 800127e:	bf00      	nop
 8001280:	20001cf4 	.word	0x20001cf4
 8001284:	20001cf6 	.word	0x20001cf6
 8001288:	200014f4 	.word	0x200014f4

0800128c <HAL_UART_TxCpltCallback>:

/* --------------------------------------------------------------------- */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 800128c:	b580      	push	{r7, lr}
 800128e:	b084      	sub	sp, #16
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
    if (huart == &huart3) {
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	4a10      	ldr	r2, [pc, #64]	@ (80012d8 <HAL_UART_TxCpltCallback+0x4c>)
 8001298:	4293      	cmp	r3, r2
 800129a:	d119      	bne.n	80012d0 <HAL_UART_TxCpltCallback+0x44>
        uint8_t byte;
        if (rs422_dequeue(&byte)) {
 800129c:	f107 030f 	add.w	r3, r7, #15
 80012a0:	4618      	mov	r0, r3
 80012a2:	f7ff ffc1 	bl	8001228 <rs422_dequeue>
 80012a6:	4603      	mov	r3, r0
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d007      	beq.n	80012bc <HAL_UART_TxCpltCallback+0x30>
            HAL_UART_Transmit_IT(&huart3, &byte, 1);
 80012ac:	f107 030f 	add.w	r3, r7, #15
 80012b0:	2201      	movs	r2, #1
 80012b2:	4619      	mov	r1, r3
 80012b4:	4808      	ldr	r0, [pc, #32]	@ (80012d8 <HAL_UART_TxCpltCallback+0x4c>)
 80012b6:	f008 fb8f 	bl	80099d8 <HAL_UART_Transmit_IT>
        } else {
            rs422_tx_active = false;
            HAL_GPIO_WritePin(GPIOD, rs422_de_pin, GPIO_PIN_RESET);
        }
    }
}
 80012ba:	e009      	b.n	80012d0 <HAL_UART_TxCpltCallback+0x44>
            rs422_tx_active = false;
 80012bc:	4b07      	ldr	r3, [pc, #28]	@ (80012dc <HAL_UART_TxCpltCallback+0x50>)
 80012be:	2200      	movs	r2, #0
 80012c0:	701a      	strb	r2, [r3, #0]
            HAL_GPIO_WritePin(GPIOD, rs422_de_pin, GPIO_PIN_RESET);
 80012c2:	4b07      	ldr	r3, [pc, #28]	@ (80012e0 <HAL_UART_TxCpltCallback+0x54>)
 80012c4:	881b      	ldrh	r3, [r3, #0]
 80012c6:	2200      	movs	r2, #0
 80012c8:	4619      	mov	r1, r3
 80012ca:	4806      	ldr	r0, [pc, #24]	@ (80012e4 <HAL_UART_TxCpltCallback+0x58>)
 80012cc:	f004 fdfe 	bl	8005ecc <HAL_GPIO_WritePin>
}
 80012d0:	bf00      	nop
 80012d2:	3710      	adds	r7, #16
 80012d4:	46bd      	mov	sp, r7
 80012d6:	bd80      	pop	{r7, pc}
 80012d8:	20001f18 	.word	0x20001f18
 80012dc:	20001cf8 	.word	0x20001cf8
 80012e0:	2000000a 	.word	0x2000000a
 80012e4:	40020c00 	.word	0x40020c00

080012e8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b082      	sub	sp, #8
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
    if (huart == &huart3) {
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	4a09      	ldr	r2, [pc, #36]	@ (8001318 <HAL_UART_RxCpltCallback+0x30>)
 80012f4:	4293      	cmp	r3, r2
 80012f6:	d10a      	bne.n	800130e <HAL_UART_RxCpltCallback+0x26>
        comm_feed_byte(CH_RS422, rx_dma_buffer[0]);
 80012f8:	4b08      	ldr	r3, [pc, #32]	@ (800131c <HAL_UART_RxCpltCallback+0x34>)
 80012fa:	781b      	ldrb	r3, [r3, #0]
 80012fc:	4619      	mov	r1, r3
 80012fe:	2000      	movs	r0, #0
 8001300:	f000 f80e 	bl	8001320 <comm_feed_byte>
        HAL_UART_Receive_IT(&huart3, rx_dma_buffer, 1);  // Restart
 8001304:	2201      	movs	r2, #1
 8001306:	4905      	ldr	r1, [pc, #20]	@ (800131c <HAL_UART_RxCpltCallback+0x34>)
 8001308:	4803      	ldr	r0, [pc, #12]	@ (8001318 <HAL_UART_RxCpltCallback+0x30>)
 800130a:	f008 fb9b 	bl	8009a44 <HAL_UART_Receive_IT>
    }
}
 800130e:	bf00      	nop
 8001310:	3708      	adds	r7, #8
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}
 8001316:	bf00      	nop
 8001318:	20001f18 	.word	0x20001f18
 800131c:	200014f0 	.word	0x200014f0

08001320 <comm_feed_byte>:

/* --------------------------------------------------------------------- */
void comm_feed_byte(uint8_t channel, uint8_t byte) {
 8001320:	b580      	push	{r7, lr}
 8001322:	b082      	sub	sp, #8
 8001324:	af00      	add	r7, sp, #0
 8001326:	4603      	mov	r3, r0
 8001328:	460a      	mov	r2, r1
 800132a:	71fb      	strb	r3, [r7, #7]
 800132c:	4613      	mov	r3, r2
 800132e:	71bb      	strb	r3, [r7, #6]
    if (channel >= CH_COUNT) return;
 8001330:	79fb      	ldrb	r3, [r7, #7]
 8001332:	2b05      	cmp	r3, #5
 8001334:	d80c      	bhi.n	8001350 <comm_feed_byte+0x30>
    if (!circ_push(&rx_buf[channel], byte)) {
 8001336:	79fb      	ldrb	r3, [r7, #7]
 8001338:	f44f 7283 	mov.w	r2, #262	@ 0x106
 800133c:	fb02 f303 	mul.w	r3, r2, r3
 8001340:	4a05      	ldr	r2, [pc, #20]	@ (8001358 <comm_feed_byte+0x38>)
 8001342:	4413      	add	r3, r2
 8001344:	79ba      	ldrb	r2, [r7, #6]
 8001346:	4611      	mov	r1, r2
 8001348:	4618      	mov	r0, r3
 800134a:	f7ff fe04 	bl	8000f56 <circ_push>
 800134e:	e000      	b.n	8001352 <comm_feed_byte+0x32>
    if (channel >= CH_COUNT) return;
 8001350:	bf00      	nop
        //debug_println("RX overflow on ch");
    }
}
 8001352:	3708      	adds	r7, #8
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}
 8001358:	20000ec8 	.word	0x20000ec8

0800135c <comm_task>:

/* --------------------------------------------------------------------- */
void comm_task(void) {
 800135c:	b590      	push	{r4, r7, lr}
 800135e:	b0c5      	sub	sp, #276	@ 0x114
 8001360:	af00      	add	r7, sp, #0
    // Handle RS422 RX
    uint8_t byte;
    while (circ_pop(&rx_buf[CH_RS422], &byte)) {
 8001362:	e005      	b.n	8001370 <comm_task+0x14>
    	packet_feed_byte(CH_RS422, byte);
 8001364:	f897 3104 	ldrb.w	r3, [r7, #260]	@ 0x104
 8001368:	4619      	mov	r1, r3
 800136a:	2000      	movs	r0, #0
 800136c:	f001 fc1e 	bl	8002bac <packet_feed_byte>
    while (circ_pop(&rx_buf[CH_RS422], &byte)) {
 8001370:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 8001374:	4619      	mov	r1, r3
 8001376:	4889      	ldr	r0, [pc, #548]	@ (800159c <comm_task+0x240>)
 8001378:	f7ff fe1d 	bl	8000fb6 <circ_pop>
 800137c:	4603      	mov	r3, r0
 800137e:	2b00      	cmp	r3, #0
 8001380:	d1f0      	bne.n	8001364 <comm_task+0x8>
    }

    // Handle USB RX (assuming CDC callback feeds to comm_feed_byte(CH_USB))
    while (circ_pop(&rx_buf[CH_USB], &byte)) {
 8001382:	e005      	b.n	8001390 <comm_task+0x34>
    	packet_feed_byte(CH_USB, byte);
 8001384:	f897 3104 	ldrb.w	r3, [r7, #260]	@ 0x104
 8001388:	4619      	mov	r1, r3
 800138a:	2001      	movs	r0, #1
 800138c:	f001 fc0e 	bl	8002bac <packet_feed_byte>
    while (circ_pop(&rx_buf[CH_USB], &byte)) {
 8001390:	f507 7382 	add.w	r3, r7, #260	@ 0x104
 8001394:	4619      	mov	r1, r3
 8001396:	4882      	ldr	r0, [pc, #520]	@ (80015a0 <comm_task+0x244>)
 8001398:	f7ff fe0d 	bl	8000fb6 <circ_pop>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d1f0      	bne.n	8001384 <comm_task+0x28>
    }

    // Handle ETH sockets 0-3
    for (uint8_t s = W5500_APP_SOCKET_START; s < W5500_APP_SOCKET_START + W5500_APP_SOCKET_COUNT; s++) {
 80013a2:	2300      	movs	r3, #0
 80013a4:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 80013a8:	e0de      	b.n	8001568 <comm_task+0x20c>
        uint8_t status = w5500_socket_read_byte(s, SN_SR);
 80013aa:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80013ae:	2103      	movs	r1, #3
 80013b0:	4618      	mov	r0, r3
 80013b2:	f7ff fd7f 	bl	8000eb4 <w5500_socket_read_byte>
 80013b6:	4603      	mov	r3, r0
 80013b8:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        uint8_t channel = CH_ETH_BASE + (s - W5500_APP_SOCKET_START);
 80013bc:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80013c0:	3302      	adds	r3, #2
 80013c2:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a

        switch (status) {
 80013c6:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 80013ca:	2b1c      	cmp	r3, #28
 80013cc:	d05d      	beq.n	800148a <comm_task+0x12e>
 80013ce:	2b1c      	cmp	r3, #28
 80013d0:	f300 80a5 	bgt.w	800151e <comm_task+0x1c2>
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d06a      	beq.n	80014ae <comm_task+0x152>
 80013d8:	2b17      	cmp	r3, #23
 80013da:	f040 80a0 	bne.w	800151e <comm_task+0x1c2>
            case SOCK_ESTABLISHED: {
                uint16_t len = w5500_get_rx_size(s);
 80013de:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80013e2:	4618      	mov	r0, r3
 80013e4:	f003 f862 	bl	80044ac <w5500_get_rx_size>
 80013e8:	4603      	mov	r3, r0
 80013ea:	f8a7 3108 	strh.w	r3, [r7, #264]	@ 0x108
                if (len > 0) {
 80013ee:	f8b7 3108 	ldrh.w	r3, [r7, #264]	@ 0x108
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d02c      	beq.n	8001450 <comm_task+0xf4>
                    uint8_t buf[256];
                    uint16_t read_len = len > sizeof(buf) ? sizeof(buf) : len;
 80013f6:	f8b7 3108 	ldrh.w	r3, [r7, #264]	@ 0x108
 80013fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80013fe:	bf28      	it	cs
 8001400:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 8001404:	f8a7 3106 	strh.w	r3, [r7, #262]	@ 0x106
                    w5500_read_data(s, buf, read_len);
 8001408:	f8b7 2106 	ldrh.w	r2, [r7, #262]	@ 0x106
 800140c:	1d39      	adds	r1, r7, #4
 800140e:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001412:	4618      	mov	r0, r3
 8001414:	f003 f867 	bl	80044e6 <w5500_read_data>
                    for (uint16_t i = 0; i < read_len; i++) {
 8001418:	2300      	movs	r3, #0
 800141a:	f8a7 310c 	strh.w	r3, [r7, #268]	@ 0x10c
 800141e:	e011      	b.n	8001444 <comm_task+0xe8>
                    	packet_feed_byte(channel, buf[i]);
 8001420:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 8001424:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001428:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 800142c:	5cd2      	ldrb	r2, [r2, r3]
 800142e:	f897 310a 	ldrb.w	r3, [r7, #266]	@ 0x10a
 8001432:	4611      	mov	r1, r2
 8001434:	4618      	mov	r0, r3
 8001436:	f001 fbb9 	bl	8002bac <packet_feed_byte>
                    for (uint16_t i = 0; i < read_len; i++) {
 800143a:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 800143e:	3301      	adds	r3, #1
 8001440:	f8a7 310c 	strh.w	r3, [r7, #268]	@ 0x10c
 8001444:	f8b7 210c 	ldrh.w	r2, [r7, #268]	@ 0x10c
 8001448:	f8b7 3106 	ldrh.w	r3, [r7, #262]	@ 0x106
 800144c:	429a      	cmp	r2, r3
 800144e:	d3e7      	bcc.n	8001420 <comm_task+0xc4>
                    }
                }
                // Keep-alive if idle (send empty packet every 5s)
                static uint32_t last_keep[4] = {0};
                if (HAL_GetTick() - last_keep[s] > 5000) {
 8001450:	f003 fbc2 	bl	8004bd8 <HAL_GetTick>
 8001454:	4602      	mov	r2, r0
 8001456:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800145a:	4952      	ldr	r1, [pc, #328]	@ (80015a4 <comm_task+0x248>)
 800145c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001460:	1ad3      	subs	r3, r2, r3
 8001462:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001466:	4293      	cmp	r3, r2
 8001468:	d95b      	bls.n	8001522 <comm_task+0x1c6>
                    w5500_send(s, NULL, 0);  // Empty send for keep-alive
 800146a:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800146e:	2200      	movs	r2, #0
 8001470:	2100      	movs	r1, #0
 8001472:	4618      	mov	r0, r3
 8001474:	f003 f888 	bl	8004588 <w5500_send>
                    last_keep[s] = HAL_GetTick();
 8001478:	f897 410f 	ldrb.w	r4, [r7, #271]	@ 0x10f
 800147c:	f003 fbac 	bl	8004bd8 <HAL_GetTick>
 8001480:	4603      	mov	r3, r0
 8001482:	4a48      	ldr	r2, [pc, #288]	@ (80015a4 <comm_task+0x248>)
 8001484:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
                }
                break;
 8001488:	e04b      	b.n	8001522 <comm_task+0x1c6>
            }

            case SOCK_CLOSE_WAIT:
                w5500_socket_write_byte(s, SN_CR, SN_CR_DISCON);
 800148a:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800148e:	2208      	movs	r2, #8
 8001490:	2101      	movs	r1, #1
 8001492:	4618      	mov	r0, r3
 8001494:	f7ff fd2a 	bl	8000eec <w5500_socket_write_byte>
                while (w5500_socket_read_byte(s, SN_CR));
 8001498:	bf00      	nop
 800149a:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800149e:	2101      	movs	r1, #1
 80014a0:	4618      	mov	r0, r3
 80014a2:	f7ff fd07 	bl	8000eb4 <w5500_socket_read_byte>
 80014a6:	4603      	mov	r3, r0
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d1f6      	bne.n	800149a <comm_task+0x13e>
                break;
 80014ac:	e03a      	b.n	8001524 <comm_task+0x1c8>

            case SOCK_CLOSED:
                // Reopen
                w5500_socket_write_byte(s, SN_MR, SN_MR_TCP);
 80014ae:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80014b2:	2201      	movs	r2, #1
 80014b4:	2100      	movs	r1, #0
 80014b6:	4618      	mov	r0, r3
 80014b8:	f7ff fd18 	bl	8000eec <w5500_socket_write_byte>
                w5500_socket_write_byte(s, SN_PORT, W5500_APP_PORT >> 8);
 80014bc:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80014c0:	2210      	movs	r2, #16
 80014c2:	2104      	movs	r1, #4
 80014c4:	4618      	mov	r0, r3
 80014c6:	f7ff fd11 	bl	8000eec <w5500_socket_write_byte>
                w5500_socket_write_byte(s, SN_PORT + 1, W5500_APP_PORT & 0xFF);
 80014ca:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80014ce:	2292      	movs	r2, #146	@ 0x92
 80014d0:	2105      	movs	r1, #5
 80014d2:	4618      	mov	r0, r3
 80014d4:	f7ff fd0a 	bl	8000eec <w5500_socket_write_byte>
                w5500_socket_write_byte(s, SN_CR, SN_CR_OPEN);
 80014d8:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80014dc:	2201      	movs	r2, #1
 80014de:	2101      	movs	r1, #1
 80014e0:	4618      	mov	r0, r3
 80014e2:	f7ff fd03 	bl	8000eec <w5500_socket_write_byte>
                while (w5500_socket_read_byte(s, SN_CR));
 80014e6:	bf00      	nop
 80014e8:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80014ec:	2101      	movs	r1, #1
 80014ee:	4618      	mov	r0, r3
 80014f0:	f7ff fce0 	bl	8000eb4 <w5500_socket_read_byte>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d1f6      	bne.n	80014e8 <comm_task+0x18c>
                w5500_socket_write_byte(s, SN_CR, SN_CR_LISTEN);
 80014fa:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80014fe:	2202      	movs	r2, #2
 8001500:	2101      	movs	r1, #1
 8001502:	4618      	mov	r0, r3
 8001504:	f7ff fcf2 	bl	8000eec <w5500_socket_write_byte>
                while (w5500_socket_read_byte(s, SN_CR));
 8001508:	bf00      	nop
 800150a:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800150e:	2101      	movs	r1, #1
 8001510:	4618      	mov	r0, r3
 8001512:	f7ff fccf 	bl	8000eb4 <w5500_socket_read_byte>
 8001516:	4603      	mov	r3, r0
 8001518:	2b00      	cmp	r3, #0
 800151a:	d1f6      	bne.n	800150a <comm_task+0x1ae>
                break;
 800151c:	e002      	b.n	8001524 <comm_task+0x1c8>

            default:
                break;
 800151e:	bf00      	nop
 8001520:	e000      	b.n	8001524 <comm_task+0x1c8>
                break;
 8001522:	bf00      	nop
        }

        // Check for timeout
        uint8_t ir = w5500_socket_read_byte(s, SN_IR);
 8001524:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001528:	2102      	movs	r1, #2
 800152a:	4618      	mov	r0, r3
 800152c:	f7ff fcc2 	bl	8000eb4 <w5500_socket_read_byte>
 8001530:	4603      	mov	r3, r0
 8001532:	f887 3105 	strb.w	r3, [r7, #261]	@ 0x105
        if (ir & 0x08) {  // TIMEOUT
 8001536:	f897 3105 	ldrb.w	r3, [r7, #261]	@ 0x105
 800153a:	f003 0308 	and.w	r3, r3, #8
 800153e:	2b00      	cmp	r3, #0
 8001540:	d00d      	beq.n	800155e <comm_task+0x202>
            w5500_socket_write_byte(s, SN_IR, 0x08);
 8001542:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001546:	2208      	movs	r2, #8
 8001548:	2102      	movs	r1, #2
 800154a:	4618      	mov	r0, r3
 800154c:	f7ff fcce 	bl	8000eec <w5500_socket_write_byte>
            w5500_socket_write_byte(s, SN_CR, SN_CR_CLOSE);
 8001550:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001554:	2210      	movs	r2, #16
 8001556:	2101      	movs	r1, #1
 8001558:	4618      	mov	r0, r3
 800155a:	f7ff fcc7 	bl	8000eec <w5500_socket_write_byte>
    for (uint8_t s = W5500_APP_SOCKET_START; s < W5500_APP_SOCKET_START + W5500_APP_SOCKET_COUNT; s++) {
 800155e:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001562:	3301      	adds	r3, #1
 8001564:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8001568:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 800156c:	2b03      	cmp	r3, #3
 800156e:	f67f af1c 	bls.w	80013aa <comm_task+0x4e>
        }
    }

    // DHCP poll if not done
    if (!dhcp_done) {
 8001572:	4b0d      	ldr	r3, [pc, #52]	@ (80015a8 <comm_task+0x24c>)
 8001574:	781b      	ldrb	r3, [r3, #0]
 8001576:	f083 0301 	eor.w	r3, r3, #1
 800157a:	b2db      	uxtb	r3, r3
 800157c:	2b00      	cmp	r3, #0
 800157e:	d005      	beq.n	800158c <comm_task+0x230>
        dhcp_done = w5500_dhcp_run();
 8001580:	f003 f8fe 	bl	8004780 <w5500_dhcp_run>
 8001584:	4603      	mov	r3, r0
 8001586:	461a      	mov	r2, r3
 8001588:	4b07      	ldr	r3, [pc, #28]	@ (80015a8 <comm_task+0x24c>)
 800158a:	701a      	strb	r2, [r3, #0]
    }

    HAL_Delay(1);  // Light delay to avoid CPU hog
 800158c:	2001      	movs	r0, #1
 800158e:	f003 fb2f 	bl	8004bf0 <HAL_Delay>
}
 8001592:	bf00      	nop
 8001594:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 8001598:	46bd      	mov	sp, r7
 800159a:	bd90      	pop	{r4, r7, pc}
 800159c:	20000ec8 	.word	0x20000ec8
 80015a0:	20000fce 	.word	0x20000fce
 80015a4:	20001cfc 	.word	0x20001cfc
 80015a8:	20001cf9 	.word	0x20001cf9

080015ac <comm_rs422_send>:

/* --------------------------------------------------------------------- */
void comm_rs422_send(const uint8_t *data, uint16_t len) {
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b082      	sub	sp, #8
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
 80015b4:	460b      	mov	r3, r1
 80015b6:	807b      	strh	r3, [r7, #2]
    rs422_queue(data, len);  // Non-blocking
 80015b8:	887b      	ldrh	r3, [r7, #2]
 80015ba:	4619      	mov	r1, r3
 80015bc:	6878      	ldr	r0, [r7, #4]
 80015be:	f7ff fdc5 	bl	800114c <rs422_queue>
}
 80015c2:	bf00      	nop
 80015c4:	3708      	adds	r7, #8
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}

080015ca <comm_eth_send>:

void comm_eth_send(uint8_t socket, const uint8_t *data, uint16_t len) {
 80015ca:	b580      	push	{r7, lr}
 80015cc:	b082      	sub	sp, #8
 80015ce:	af00      	add	r7, sp, #0
 80015d0:	4603      	mov	r3, r0
 80015d2:	6039      	str	r1, [r7, #0]
 80015d4:	71fb      	strb	r3, [r7, #7]
 80015d6:	4613      	mov	r3, r2
 80015d8:	80bb      	strh	r3, [r7, #4]
    w5500_send(socket, data, len);
 80015da:	88ba      	ldrh	r2, [r7, #4]
 80015dc:	79fb      	ldrb	r3, [r7, #7]
 80015de:	6839      	ldr	r1, [r7, #0]
 80015e0:	4618      	mov	r0, r3
 80015e2:	f002 ffd1 	bl	8004588 <w5500_send>
}
 80015e6:	bf00      	nop
 80015e8:	3708      	adds	r7, #8
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}
	...

080015f0 <comm_usb_send>:

void comm_usb_send(const uint8_t *data, uint16_t len) {
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b082      	sub	sp, #8
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
 80015f8:	460b      	mov	r3, r1
 80015fa:	807b      	strh	r3, [r7, #2]
    while (usb_tx_busy);  // Block if busy
 80015fc:	bf00      	nop
 80015fe:	4b0b      	ldr	r3, [pc, #44]	@ (800162c <comm_usb_send+0x3c>)
 8001600:	781b      	ldrb	r3, [r3, #0]
 8001602:	b2db      	uxtb	r3, r3
 8001604:	2b00      	cmp	r3, #0
 8001606:	d1fa      	bne.n	80015fe <comm_usb_send+0xe>
    usb_tx_busy = true;
 8001608:	4b08      	ldr	r3, [pc, #32]	@ (800162c <comm_usb_send+0x3c>)
 800160a:	2201      	movs	r2, #1
 800160c:	701a      	strb	r2, [r3, #0]
    if (CDC_Transmit_FS((uint8_t*)data, len) != USBD_OK) {
 800160e:	887b      	ldrh	r3, [r7, #2]
 8001610:	4619      	mov	r1, r3
 8001612:	6878      	ldr	r0, [r7, #4]
 8001614:	f00c fd52 	bl	800e0bc <CDC_Transmit_FS>
 8001618:	4603      	mov	r3, r0
 800161a:	2b00      	cmp	r3, #0
 800161c:	d002      	beq.n	8001624 <comm_usb_send+0x34>
        usb_tx_busy = false;
 800161e:	4b03      	ldr	r3, [pc, #12]	@ (800162c <comm_usb_send+0x3c>)
 8001620:	2200      	movs	r2, #0
 8001622:	701a      	strb	r2, [r3, #0]
    }
}
 8001624:	bf00      	nop
 8001626:	3708      	adds	r7, #8
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}
 800162c:	20000ec7 	.word	0x20000ec7

08001630 <comm_send_channel>:

/* --------------------------------------------------------------------- */
void comm_send_channel(const uint8_t *data, uint16_t len, uint8_t channel) {
 8001630:	b580      	push	{r7, lr}
 8001632:	b084      	sub	sp, #16
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
 8001638:	460b      	mov	r3, r1
 800163a:	807b      	strh	r3, [r7, #2]
 800163c:	4613      	mov	r3, r2
 800163e:	707b      	strb	r3, [r7, #1]

	status_led_data_activity();
 8001640:	f002 f93c 	bl	80038bc <status_led_data_activity>

	if (channel == CH_ALL) {                     /* broadcast */
 8001644:	787b      	ldrb	r3, [r7, #1]
 8001646:	2bff      	cmp	r3, #255	@ 0xff
 8001648:	d122      	bne.n	8001690 <comm_send_channel+0x60>
        comm_rs422_send(data, len);
 800164a:	887b      	ldrh	r3, [r7, #2]
 800164c:	4619      	mov	r1, r3
 800164e:	6878      	ldr	r0, [r7, #4]
 8001650:	f7ff ffac 	bl	80015ac <comm_rs422_send>
        for (uint8_t n = 0; n < W5500_APP_SOCKET_COUNT; n++){
 8001654:	2300      	movs	r3, #0
 8001656:	73fb      	strb	r3, [r7, #15]
 8001658:	e011      	b.n	800167e <comm_send_channel+0x4e>
        	uint8_t s = W5500_APP_SOCKET_START + n;
 800165a:	7bfb      	ldrb	r3, [r7, #15]
 800165c:	737b      	strb	r3, [r7, #13]
        	if (w5500_is_connected(s)){
 800165e:	7b7b      	ldrb	r3, [r7, #13]
 8001660:	4618      	mov	r0, r3
 8001662:	f002 ff0f 	bl	8004484 <w5500_is_connected>
 8001666:	4603      	mov	r3, r0
 8001668:	2b00      	cmp	r3, #0
 800166a:	d005      	beq.n	8001678 <comm_send_channel+0x48>
                comm_eth_send(s, data, len);
 800166c:	887a      	ldrh	r2, [r7, #2]
 800166e:	7b7b      	ldrb	r3, [r7, #13]
 8001670:	6879      	ldr	r1, [r7, #4]
 8001672:	4618      	mov	r0, r3
 8001674:	f7ff ffa9 	bl	80015ca <comm_eth_send>
        for (uint8_t n = 0; n < W5500_APP_SOCKET_COUNT; n++){
 8001678:	7bfb      	ldrb	r3, [r7, #15]
 800167a:	3301      	adds	r3, #1
 800167c:	73fb      	strb	r3, [r7, #15]
 800167e:	7bfb      	ldrb	r3, [r7, #15]
 8001680:	2b03      	cmp	r3, #3
 8001682:	d9ea      	bls.n	800165a <comm_send_channel+0x2a>
        	}
        }
        comm_usb_send(data, len);
 8001684:	887b      	ldrh	r3, [r7, #2]
 8001686:	4619      	mov	r1, r3
 8001688:	6878      	ldr	r0, [r7, #4]
 800168a:	f7ff ffb1 	bl	80015f0 <comm_usb_send>
        return;
 800168e:	e027      	b.n	80016e0 <comm_send_channel+0xb0>
    }

    if (channel == CH_RS422){
 8001690:	787b      	ldrb	r3, [r7, #1]
 8001692:	2b00      	cmp	r3, #0
 8001694:	d105      	bne.n	80016a2 <comm_send_channel+0x72>
    	comm_rs422_send(data, len);
 8001696:	887b      	ldrh	r3, [r7, #2]
 8001698:	4619      	mov	r1, r3
 800169a:	6878      	ldr	r0, [r7, #4]
 800169c:	f7ff ff86 	bl	80015ac <comm_rs422_send>
 80016a0:	e01e      	b.n	80016e0 <comm_send_channel+0xb0>
    }
    else if (channel == CH_USB){
 80016a2:	787b      	ldrb	r3, [r7, #1]
 80016a4:	2b01      	cmp	r3, #1
 80016a6:	d105      	bne.n	80016b4 <comm_send_channel+0x84>
    	comm_usb_send(data, len);
 80016a8:	887b      	ldrh	r3, [r7, #2]
 80016aa:	4619      	mov	r1, r3
 80016ac:	6878      	ldr	r0, [r7, #4]
 80016ae:	f7ff ff9f 	bl	80015f0 <comm_usb_send>
 80016b2:	e015      	b.n	80016e0 <comm_send_channel+0xb0>
    }
    else if (channel >= CH_ETH_BASE && channel < CH_ETH_BASE + W5500_APP_SOCKET_COUNT) {
 80016b4:	787b      	ldrb	r3, [r7, #1]
 80016b6:	2b01      	cmp	r3, #1
 80016b8:	d912      	bls.n	80016e0 <comm_send_channel+0xb0>
 80016ba:	787b      	ldrb	r3, [r7, #1]
 80016bc:	2b05      	cmp	r3, #5
 80016be:	d80f      	bhi.n	80016e0 <comm_send_channel+0xb0>
        uint8_t s = W5500_APP_SOCKET_START + (channel - CH_ETH_BASE);
 80016c0:	787b      	ldrb	r3, [r7, #1]
 80016c2:	3b02      	subs	r3, #2
 80016c4:	73bb      	strb	r3, [r7, #14]
        if (w5500_is_connected(s))
 80016c6:	7bbb      	ldrb	r3, [r7, #14]
 80016c8:	4618      	mov	r0, r3
 80016ca:	f002 fedb 	bl	8004484 <w5500_is_connected>
 80016ce:	4603      	mov	r3, r0
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d005      	beq.n	80016e0 <comm_send_channel+0xb0>
            comm_eth_send(s, data, len);
 80016d4:	887a      	ldrh	r2, [r7, #2]
 80016d6:	7bbb      	ldrb	r3, [r7, #14]
 80016d8:	6879      	ldr	r1, [r7, #4]
 80016da:	4618      	mov	r0, r3
 80016dc:	f7ff ff75 	bl	80015ca <comm_eth_send>
    }
}
 80016e0:	3710      	adds	r7, #16
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}
	...

080016e8 <debug_print>:
/* --------------------------------------------------------------------- */
/* Debug print ------------------------------------------------ */
// Usage: debug_log("Holy shit, variable x is %d, what the fuck?\r\n", x);

void debug_print(const char* msg)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b082      	sub	sp, #8
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
    if (debug_use_rs422) {
 80016f0:	4b08      	ldr	r3, [pc, #32]	@ (8001714 <debug_print+0x2c>)
 80016f2:	781b      	ldrb	r3, [r3, #0]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d008      	beq.n	800170a <debug_print+0x22>
        rs422_queue((uint8_t*)msg, strlen(msg));
 80016f8:	6878      	ldr	r0, [r7, #4]
 80016fa:	f7fe fd79 	bl	80001f0 <strlen>
 80016fe:	4603      	mov	r3, r0
 8001700:	b29b      	uxth	r3, r3
 8001702:	4619      	mov	r1, r3
 8001704:	6878      	ldr	r0, [r7, #4]
 8001706:	f7ff fd21 	bl	800114c <rs422_queue>
    }
}
 800170a:	bf00      	nop
 800170c:	3708      	adds	r7, #8
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	20000000 	.word	0x20000000

08001718 <debug_println>:

void debug_println(const char* msg)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b082      	sub	sp, #8
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
    if (debug_use_rs422) {
 8001720:	4b07      	ldr	r3, [pc, #28]	@ (8001740 <debug_println+0x28>)
 8001722:	781b      	ldrb	r3, [r3, #0]
 8001724:	2b00      	cmp	r3, #0
 8001726:	d006      	beq.n	8001736 <debug_println+0x1e>
        debug_print(msg);
 8001728:	6878      	ldr	r0, [r7, #4]
 800172a:	f7ff ffdd 	bl	80016e8 <debug_print>
        rs422_queue((uint8_t*)"\r\n", 2);
 800172e:	2102      	movs	r1, #2
 8001730:	4804      	ldr	r0, [pc, #16]	@ (8001744 <debug_println+0x2c>)
 8001732:	f7ff fd0b 	bl	800114c <rs422_queue>
    }
}
 8001736:	bf00      	nop
 8001738:	3708      	adds	r7, #8
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	20000000 	.word	0x20000000
 8001744:	0800f318 	.word	0x0800f318

08001748 <iobus_set_addr>:
    #define DIG_OUTPUT_ENABLE_PORT GPIOE
    #define DIG_OUTPUT_ENABLE_PIN  GPIO_PIN_12


    static inline void iobus_set_addr(uint8_t addr)
    {
 8001748:	b580      	push	{r7, lr}
 800174a:	b082      	sub	sp, #8
 800174c:	af00      	add	r7, sp, #0
 800174e:	4603      	mov	r3, r0
 8001750:	71fb      	strb	r3, [r7, #7]
    	//Setting the address bus to a DIGOUT_BANKx causes the output bank to strobe the data values from the
    	//data line into the output bank's register.
    	//For dig outputs, set the data bits first, then set the address bits.  Finally, set the address bits to an
    	//input bank so as to not give any output bank another clock pulse.  Addr 0x07 (DigIn_Bank4) is a safe idle address.

        HAL_GPIO_WritePin(IOBUS_ADDR_PORT, IOBUS_ADDR0_PIN, (addr & 1) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001752:	79fb      	ldrb	r3, [r7, #7]
 8001754:	f003 0301 	and.w	r3, r3, #1
 8001758:	b2db      	uxtb	r3, r3
 800175a:	461a      	mov	r2, r3
 800175c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001760:	480f      	ldr	r0, [pc, #60]	@ (80017a0 <iobus_set_addr+0x58>)
 8001762:	f004 fbb3 	bl	8005ecc <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(IOBUS_ADDR_PORT, IOBUS_ADDR1_PIN, (addr & 2) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001766:	79fb      	ldrb	r3, [r7, #7]
 8001768:	105b      	asrs	r3, r3, #1
 800176a:	b2db      	uxtb	r3, r3
 800176c:	f003 0301 	and.w	r3, r3, #1
 8001770:	b2db      	uxtb	r3, r3
 8001772:	461a      	mov	r2, r3
 8001774:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001778:	4809      	ldr	r0, [pc, #36]	@ (80017a0 <iobus_set_addr+0x58>)
 800177a:	f004 fba7 	bl	8005ecc <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(IOBUS_ADDR_PORT, IOBUS_ADDR2_PIN, (addr & 4) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800177e:	79fb      	ldrb	r3, [r7, #7]
 8001780:	109b      	asrs	r3, r3, #2
 8001782:	b2db      	uxtb	r3, r3
 8001784:	f003 0301 	and.w	r3, r3, #1
 8001788:	b2db      	uxtb	r3, r3
 800178a:	461a      	mov	r2, r3
 800178c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001790:	4803      	ldr	r0, [pc, #12]	@ (80017a0 <iobus_set_addr+0x58>)
 8001792:	f004 fb9b 	bl	8005ecc <HAL_GPIO_WritePin>

    }
 8001796:	bf00      	nop
 8001798:	3708      	adds	r7, #8
 800179a:	46bd      	mov	sp, r7
 800179c:	bd80      	pop	{r7, pc}
 800179e:	bf00      	nop
 80017a0:	40021000 	.word	0x40021000

080017a4 <iobus_set_addr_idle>:

    static inline void iobus_set_addr_idle(){
 80017a4:	b580      	push	{r7, lr}
 80017a6:	af00      	add	r7, sp, #0
    	//return to idle address, make sure ADDR2 is first, then the other two (ADDR0 & ADDR1)
    	HAL_GPIO_WritePin(IOBUS_ADDR_PORT, IOBUS_ADDR2_PIN, GPIO_PIN_SET);		// 1
 80017a8:	2201      	movs	r2, #1
 80017aa:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80017ae:	4808      	ldr	r0, [pc, #32]	@ (80017d0 <iobus_set_addr_idle+0x2c>)
 80017b0:	f004 fb8c 	bl	8005ecc <HAL_GPIO_WritePin>
    	HAL_GPIO_WritePin(IOBUS_ADDR_PORT, IOBUS_ADDR0_PIN, GPIO_PIN_SET);		// 1
 80017b4:	2201      	movs	r2, #1
 80017b6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80017ba:	4805      	ldr	r0, [pc, #20]	@ (80017d0 <iobus_set_addr_idle+0x2c>)
 80017bc:	f004 fb86 	bl	8005ecc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IOBUS_ADDR_PORT, IOBUS_ADDR1_PIN, GPIO_PIN_SET);		// 1
 80017c0:	2201      	movs	r2, #1
 80017c2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80017c6:	4802      	ldr	r0, [pc, #8]	@ (80017d0 <iobus_set_addr_idle+0x2c>)
 80017c8:	f004 fb80 	bl	8005ecc <HAL_GPIO_WritePin>
    }
 80017cc:	bf00      	nop
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	40021000 	.word	0x40021000

080017d4 <iobus_write>:

    static void iobus_write(uint8_t addr, uint8_t data)
    {
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b086      	sub	sp, #24
 80017d8:	af00      	add	r7, sp, #0
 80017da:	4603      	mov	r3, r0
 80017dc:	460a      	mov	r2, r1
 80017de:	71fb      	strb	r3, [r7, #7]
 80017e0:	4613      	mov	r3, r2
 80017e2:	71bb      	strb	r3, [r7, #6]
    	// 4. Enable the data bus
    	// 5. Set the address pins to the output bank's address
    	// 6. Set the address pins to the designated idle address.

    	// 1: Set the address to the designated idle address.
    	iobus_set_addr_idle();
 80017e4:	f7ff ffde 	bl	80017a4 <iobus_set_addr_idle>
    	__NOP(); __NOP(); __NOP();
 80017e8:	bf00      	nop
 80017ea:	bf00      	nop
 80017ec:	bf00      	nop

    	// 2: Disable the data bus
    	//HAL_GPIO_WritePin(IOBUS_WE_PORT, IOBUS_WE_PIN, GPIO_PIN_RESET);
    	HAL_GPIO_WritePin(IOBUS_OE_PORT, IOBUS_OE_PIN, OE_DISABLE);
 80017ee:	2201      	movs	r2, #1
 80017f0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80017f4:	4839      	ldr	r0, [pc, #228]	@ (80018dc <iobus_write+0x108>)
 80017f6:	f004 fb69 	bl	8005ecc <HAL_GPIO_WritePin>
    	__NOP(); __NOP(); __NOP();
 80017fa:	bf00      	nop
 80017fc:	bf00      	nop
 80017fe:	bf00      	nop

    	// 3. Set the data bits
        GPIO_PinState bits[8];
        for (int i = 0; i < 8; ++i) bits[i] = (data & (1 << i)) ? GPIO_PIN_SET : GPIO_PIN_RESET;
 8001800:	2300      	movs	r3, #0
 8001802:	617b      	str	r3, [r7, #20]
 8001804:	e010      	b.n	8001828 <iobus_write+0x54>
 8001806:	79ba      	ldrb	r2, [r7, #6]
 8001808:	697b      	ldr	r3, [r7, #20]
 800180a:	fa42 f303 	asr.w	r3, r2, r3
 800180e:	b2db      	uxtb	r3, r3
 8001810:	f003 0301 	and.w	r3, r3, #1
 8001814:	b2d9      	uxtb	r1, r3
 8001816:	f107 020c 	add.w	r2, r7, #12
 800181a:	697b      	ldr	r3, [r7, #20]
 800181c:	4413      	add	r3, r2
 800181e:	460a      	mov	r2, r1
 8001820:	701a      	strb	r2, [r3, #0]
 8001822:	697b      	ldr	r3, [r7, #20]
 8001824:	3301      	adds	r3, #1
 8001826:	617b      	str	r3, [r7, #20]
 8001828:	697b      	ldr	r3, [r7, #20]
 800182a:	2b07      	cmp	r3, #7
 800182c:	ddeb      	ble.n	8001806 <iobus_write+0x32>
        //HAL_GPIO_WritePin(IOBUS_DATA_PORT, IOBUS_DATA_PINS,
        //    bits[0] | (bits[1] << 1) | (bits[2] << 2) | (bits[3] << 3) |
        //    (bits[4] << 4) | (bits[5] << 5) | (bits[6] << 6) | (bits[7] << 7));
        HAL_GPIO_WritePin(IOBUS_DATA_PORT, GPIO_PIN_7, bits[0]);
 800182e:	7b3b      	ldrb	r3, [r7, #12]
 8001830:	461a      	mov	r2, r3
 8001832:	2180      	movs	r1, #128	@ 0x80
 8001834:	482a      	ldr	r0, [pc, #168]	@ (80018e0 <iobus_write+0x10c>)
 8001836:	f004 fb49 	bl	8005ecc <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(IOBUS_DATA_PORT, GPIO_PIN_6, bits[1]);
 800183a:	7b7b      	ldrb	r3, [r7, #13]
 800183c:	461a      	mov	r2, r3
 800183e:	2140      	movs	r1, #64	@ 0x40
 8001840:	4827      	ldr	r0, [pc, #156]	@ (80018e0 <iobus_write+0x10c>)
 8001842:	f004 fb43 	bl	8005ecc <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(IOBUS_DATA_PORT, GPIO_PIN_5, bits[2]);
 8001846:	7bbb      	ldrb	r3, [r7, #14]
 8001848:	461a      	mov	r2, r3
 800184a:	2120      	movs	r1, #32
 800184c:	4824      	ldr	r0, [pc, #144]	@ (80018e0 <iobus_write+0x10c>)
 800184e:	f004 fb3d 	bl	8005ecc <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(IOBUS_DATA_PORT, GPIO_PIN_4, bits[3]);
 8001852:	7bfb      	ldrb	r3, [r7, #15]
 8001854:	461a      	mov	r2, r3
 8001856:	2110      	movs	r1, #16
 8001858:	4821      	ldr	r0, [pc, #132]	@ (80018e0 <iobus_write+0x10c>)
 800185a:	f004 fb37 	bl	8005ecc <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(IOBUS_DATA_PORT, GPIO_PIN_3, bits[4]);
 800185e:	7c3b      	ldrb	r3, [r7, #16]
 8001860:	461a      	mov	r2, r3
 8001862:	2108      	movs	r1, #8
 8001864:	481e      	ldr	r0, [pc, #120]	@ (80018e0 <iobus_write+0x10c>)
 8001866:	f004 fb31 	bl	8005ecc <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(IOBUS_DATA_PORT, GPIO_PIN_2, bits[5]);
 800186a:	7c7b      	ldrb	r3, [r7, #17]
 800186c:	461a      	mov	r2, r3
 800186e:	2104      	movs	r1, #4
 8001870:	481b      	ldr	r0, [pc, #108]	@ (80018e0 <iobus_write+0x10c>)
 8001872:	f004 fb2b 	bl	8005ecc <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(IOBUS_DATA_PORT, GPIO_PIN_1, bits[6]);
 8001876:	7cbb      	ldrb	r3, [r7, #18]
 8001878:	461a      	mov	r2, r3
 800187a:	2102      	movs	r1, #2
 800187c:	4818      	ldr	r0, [pc, #96]	@ (80018e0 <iobus_write+0x10c>)
 800187e:	f004 fb25 	bl	8005ecc <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(IOBUS_DATA_PORT, GPIO_PIN_0, bits[7]);
 8001882:	7cfb      	ldrb	r3, [r7, #19]
 8001884:	461a      	mov	r2, r3
 8001886:	2101      	movs	r1, #1
 8001888:	4815      	ldr	r0, [pc, #84]	@ (80018e0 <iobus_write+0x10c>)
 800188a:	f004 fb1f 	bl	8005ecc <HAL_GPIO_WritePin>


        // 4. Set the databus to Write and Enable the data bus
        HAL_GPIO_WritePin(IOBUS_DIR_PORT, IOBUS_DIR_PIN, DIR_WRITE);
 800188e:	2201      	movs	r2, #1
 8001890:	2140      	movs	r1, #64	@ 0x40
 8001892:	4814      	ldr	r0, [pc, #80]	@ (80018e4 <iobus_write+0x110>)
 8001894:	f004 fb1a 	bl	8005ecc <HAL_GPIO_WritePin>
        __NOP(); __NOP(); __NOP();
 8001898:	bf00      	nop
 800189a:	bf00      	nop
 800189c:	bf00      	nop
        HAL_GPIO_WritePin(IOBUS_OE_PORT, IOBUS_OE_PIN, OE_ENABLE);
 800189e:	2200      	movs	r2, #0
 80018a0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80018a4:	480d      	ldr	r0, [pc, #52]	@ (80018dc <iobus_write+0x108>)
 80018a6:	f004 fb11 	bl	8005ecc <HAL_GPIO_WritePin>

        // 5. Set the address pins to the output bank's address
        iobus_set_addr(addr);
 80018aa:	79fb      	ldrb	r3, [r7, #7]
 80018ac:	4618      	mov	r0, r3
 80018ae:	f7ff ff4b 	bl	8001748 <iobus_set_addr>
        __NOP(); __NOP(); __NOP();
 80018b2:	bf00      	nop
 80018b4:	bf00      	nop
 80018b6:	bf00      	nop

        // 6. Set the address pins to the designated idle address.
        iobus_set_addr_idle();
 80018b8:	f7ff ff74 	bl	80017a4 <iobus_set_addr_idle>

        // 7: Disable the data bus and set it back to Read mode
        HAL_GPIO_WritePin(IOBUS_OE_PORT, IOBUS_OE_PIN, OE_DISABLE);
 80018bc:	2201      	movs	r2, #1
 80018be:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80018c2:	4806      	ldr	r0, [pc, #24]	@ (80018dc <iobus_write+0x108>)
 80018c4:	f004 fb02 	bl	8005ecc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(IOBUS_DIR_PORT, IOBUS_DIR_PIN, DIR_READ);
 80018c8:	2200      	movs	r2, #0
 80018ca:	2140      	movs	r1, #64	@ 0x40
 80018cc:	4805      	ldr	r0, [pc, #20]	@ (80018e4 <iobus_write+0x110>)
 80018ce:	f004 fafd 	bl	8005ecc <HAL_GPIO_WritePin>
    }
 80018d2:	bf00      	nop
 80018d4:	3718      	adds	r7, #24
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	40021000 	.word	0x40021000
 80018e0:	40020c00 	.word	0x40020c00
 80018e4:	40020400 	.word	0x40020400

080018e8 <iobus_read>:

    static uint8_t iobus_read(uint8_t addr)
    {
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b084      	sub	sp, #16
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	4603      	mov	r3, r0
 80018f0:	71fb      	strb	r3, [r7, #7]
    	if(addr < 0x03){
 80018f2:	79fb      	ldrb	r3, [r7, #7]
 80018f4:	2b02      	cmp	r3, #2
 80018f6:	d801      	bhi.n	80018fc <iobus_read+0x14>
    		//Inputs are 0x03 to 0x07.
    		return 0;
 80018f8:	2300      	movs	r3, #0
 80018fa:	e09c      	b.n	8001a36 <iobus_read+0x14e>
    	}

    	HAL_GPIO_WritePin(IOBUS_DIR_PORT, IOBUS_DIR_PIN, DIR_READ);
 80018fc:	2200      	movs	r2, #0
 80018fe:	2140      	movs	r1, #64	@ 0x40
 8001900:	484f      	ldr	r0, [pc, #316]	@ (8001a40 <iobus_read+0x158>)
 8001902:	f004 fae3 	bl	8005ecc <HAL_GPIO_WritePin>
        iobus_set_addr(addr);
 8001906:	79fb      	ldrb	r3, [r7, #7]
 8001908:	4618      	mov	r0, r3
 800190a:	f7ff ff1d 	bl	8001748 <iobus_set_addr>
        HAL_GPIO_WritePin(IOBUS_OE_PORT, IOBUS_OE_PIN, OE_ENABLE);
 800190e:	2200      	movs	r2, #0
 8001910:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001914:	484b      	ldr	r0, [pc, #300]	@ (8001a44 <iobus_read+0x15c>)
 8001916:	f004 fad9 	bl	8005ecc <HAL_GPIO_WritePin>
        __NOP(); __NOP(); __NOP();
 800191a:	bf00      	nop
 800191c:	bf00      	nop
 800191e:	bf00      	nop
        //uint8_t data = (uint8_t)(HAL_GPIO_ReadPin(IOBUS_DATA_PORT, IOBUS_DATA_PINS) & 0xFF);
        uint8_t data = 0;
 8001920:	2300      	movs	r3, #0
 8001922:	73fb      	strb	r3, [r7, #15]
        data |= ( (HAL_GPIO_ReadPin(IOBUS_DATA_PORT, GPIO_PIN_7) == GPIO_PIN_SET ? 1 : 0) << 0);
 8001924:	2180      	movs	r1, #128	@ 0x80
 8001926:	4848      	ldr	r0, [pc, #288]	@ (8001a48 <iobus_read+0x160>)
 8001928:	f004 fab8 	bl	8005e9c <HAL_GPIO_ReadPin>
 800192c:	4603      	mov	r3, r0
 800192e:	2b01      	cmp	r3, #1
 8001930:	bf0c      	ite	eq
 8001932:	2301      	moveq	r3, #1
 8001934:	2300      	movne	r3, #0
 8001936:	b2db      	uxtb	r3, r3
 8001938:	b25a      	sxtb	r2, r3
 800193a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800193e:	4313      	orrs	r3, r2
 8001940:	b25b      	sxtb	r3, r3
 8001942:	73fb      	strb	r3, [r7, #15]
        data |= ( (HAL_GPIO_ReadPin(IOBUS_DATA_PORT, GPIO_PIN_6) == GPIO_PIN_SET ? 1 : 0) << 1);
 8001944:	2140      	movs	r1, #64	@ 0x40
 8001946:	4840      	ldr	r0, [pc, #256]	@ (8001a48 <iobus_read+0x160>)
 8001948:	f004 faa8 	bl	8005e9c <HAL_GPIO_ReadPin>
 800194c:	4603      	mov	r3, r0
 800194e:	2b01      	cmp	r3, #1
 8001950:	d101      	bne.n	8001956 <iobus_read+0x6e>
 8001952:	2302      	movs	r3, #2
 8001954:	e000      	b.n	8001958 <iobus_read+0x70>
 8001956:	2300      	movs	r3, #0
 8001958:	b25a      	sxtb	r2, r3
 800195a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800195e:	4313      	orrs	r3, r2
 8001960:	b25b      	sxtb	r3, r3
 8001962:	73fb      	strb	r3, [r7, #15]
        data |= ( (HAL_GPIO_ReadPin(IOBUS_DATA_PORT, GPIO_PIN_5) == GPIO_PIN_SET ? 1 : 0) << 2);
 8001964:	2120      	movs	r1, #32
 8001966:	4838      	ldr	r0, [pc, #224]	@ (8001a48 <iobus_read+0x160>)
 8001968:	f004 fa98 	bl	8005e9c <HAL_GPIO_ReadPin>
 800196c:	4603      	mov	r3, r0
 800196e:	2b01      	cmp	r3, #1
 8001970:	d101      	bne.n	8001976 <iobus_read+0x8e>
 8001972:	2304      	movs	r3, #4
 8001974:	e000      	b.n	8001978 <iobus_read+0x90>
 8001976:	2300      	movs	r3, #0
 8001978:	b25a      	sxtb	r2, r3
 800197a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800197e:	4313      	orrs	r3, r2
 8001980:	b25b      	sxtb	r3, r3
 8001982:	73fb      	strb	r3, [r7, #15]
        data |= ( (HAL_GPIO_ReadPin(IOBUS_DATA_PORT, GPIO_PIN_4) == GPIO_PIN_SET ? 1 : 0) << 3);
 8001984:	2110      	movs	r1, #16
 8001986:	4830      	ldr	r0, [pc, #192]	@ (8001a48 <iobus_read+0x160>)
 8001988:	f004 fa88 	bl	8005e9c <HAL_GPIO_ReadPin>
 800198c:	4603      	mov	r3, r0
 800198e:	2b01      	cmp	r3, #1
 8001990:	d101      	bne.n	8001996 <iobus_read+0xae>
 8001992:	2308      	movs	r3, #8
 8001994:	e000      	b.n	8001998 <iobus_read+0xb0>
 8001996:	2300      	movs	r3, #0
 8001998:	b25a      	sxtb	r2, r3
 800199a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800199e:	4313      	orrs	r3, r2
 80019a0:	b25b      	sxtb	r3, r3
 80019a2:	73fb      	strb	r3, [r7, #15]
        data |= ( (HAL_GPIO_ReadPin(IOBUS_DATA_PORT, GPIO_PIN_3) == GPIO_PIN_SET ? 1 : 0) << 4);
 80019a4:	2108      	movs	r1, #8
 80019a6:	4828      	ldr	r0, [pc, #160]	@ (8001a48 <iobus_read+0x160>)
 80019a8:	f004 fa78 	bl	8005e9c <HAL_GPIO_ReadPin>
 80019ac:	4603      	mov	r3, r0
 80019ae:	2b01      	cmp	r3, #1
 80019b0:	d101      	bne.n	80019b6 <iobus_read+0xce>
 80019b2:	2310      	movs	r3, #16
 80019b4:	e000      	b.n	80019b8 <iobus_read+0xd0>
 80019b6:	2300      	movs	r3, #0
 80019b8:	b25a      	sxtb	r2, r3
 80019ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019be:	4313      	orrs	r3, r2
 80019c0:	b25b      	sxtb	r3, r3
 80019c2:	73fb      	strb	r3, [r7, #15]
        data |= ( (HAL_GPIO_ReadPin(IOBUS_DATA_PORT, GPIO_PIN_2) == GPIO_PIN_SET ? 1 : 0) << 5);
 80019c4:	2104      	movs	r1, #4
 80019c6:	4820      	ldr	r0, [pc, #128]	@ (8001a48 <iobus_read+0x160>)
 80019c8:	f004 fa68 	bl	8005e9c <HAL_GPIO_ReadPin>
 80019cc:	4603      	mov	r3, r0
 80019ce:	2b01      	cmp	r3, #1
 80019d0:	d101      	bne.n	80019d6 <iobus_read+0xee>
 80019d2:	2320      	movs	r3, #32
 80019d4:	e000      	b.n	80019d8 <iobus_read+0xf0>
 80019d6:	2300      	movs	r3, #0
 80019d8:	b25a      	sxtb	r2, r3
 80019da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019de:	4313      	orrs	r3, r2
 80019e0:	b25b      	sxtb	r3, r3
 80019e2:	73fb      	strb	r3, [r7, #15]
        data |= ( (HAL_GPIO_ReadPin(IOBUS_DATA_PORT, GPIO_PIN_1) == GPIO_PIN_SET ? 1 : 0) << 6);
 80019e4:	2102      	movs	r1, #2
 80019e6:	4818      	ldr	r0, [pc, #96]	@ (8001a48 <iobus_read+0x160>)
 80019e8:	f004 fa58 	bl	8005e9c <HAL_GPIO_ReadPin>
 80019ec:	4603      	mov	r3, r0
 80019ee:	2b01      	cmp	r3, #1
 80019f0:	d101      	bne.n	80019f6 <iobus_read+0x10e>
 80019f2:	2340      	movs	r3, #64	@ 0x40
 80019f4:	e000      	b.n	80019f8 <iobus_read+0x110>
 80019f6:	2300      	movs	r3, #0
 80019f8:	b25a      	sxtb	r2, r3
 80019fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019fe:	4313      	orrs	r3, r2
 8001a00:	b25b      	sxtb	r3, r3
 8001a02:	73fb      	strb	r3, [r7, #15]
        data |= ( (HAL_GPIO_ReadPin(IOBUS_DATA_PORT, GPIO_PIN_0) == GPIO_PIN_SET ? 1 : 0) << 7);
 8001a04:	2101      	movs	r1, #1
 8001a06:	4810      	ldr	r0, [pc, #64]	@ (8001a48 <iobus_read+0x160>)
 8001a08:	f004 fa48 	bl	8005e9c <HAL_GPIO_ReadPin>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	2b01      	cmp	r3, #1
 8001a10:	d101      	bne.n	8001a16 <iobus_read+0x12e>
 8001a12:	2380      	movs	r3, #128	@ 0x80
 8001a14:	e000      	b.n	8001a18 <iobus_read+0x130>
 8001a16:	2300      	movs	r3, #0
 8001a18:	b25a      	sxtb	r2, r3
 8001a1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a1e:	4313      	orrs	r3, r2
 8001a20:	b25b      	sxtb	r3, r3
 8001a22:	73fb      	strb	r3, [r7, #15]

        iobus_set_addr_idle();
 8001a24:	f7ff febe 	bl	80017a4 <iobus_set_addr_idle>

        HAL_GPIO_WritePin(IOBUS_OE_PORT, IOBUS_OE_PIN, OE_DISABLE);
 8001a28:	2201      	movs	r2, #1
 8001a2a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001a2e:	4805      	ldr	r0, [pc, #20]	@ (8001a44 <iobus_read+0x15c>)
 8001a30:	f004 fa4c 	bl	8005ecc <HAL_GPIO_WritePin>
        return data;
 8001a34:	7bfb      	ldrb	r3, [r7, #15]
    }
 8001a36:	4618      	mov	r0, r3
 8001a38:	3710      	adds	r7, #16
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}
 8001a3e:	bf00      	nop
 8001a40:	40020400 	.word	0x40020400
 8001a44:	40021000 	.word	0x40021000
 8001a48:	40020c00 	.word	0x40020c00

08001a4c <dio_init>:

/* ---------------------------------------------------------------------- */
/* Init                                                                   */
/* ---------------------------------------------------------------------- */
void dio_init(board_type_t type)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b08a      	sub	sp, #40	@ 0x28
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	4603      	mov	r3, r0
 8001a54:	71fb      	strb	r3, [r7, #7]
    board = type;
 8001a56:	4a3d      	ldr	r2, [pc, #244]	@ (8001b4c <dio_init+0x100>)
 8001a58:	79fb      	ldrb	r3, [r7, #7]
 8001a5a:	7013      	strb	r3, [r2, #0]
        GPIO_InitStruct.Pin = baby_in_pins[i];
        HAL_GPIO_Init(baby_in_port[i], &GPIO_InitStruct);
    }

#elif defined(BOARD_MAMA) || defined(BOARD_PAPA)
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	613b      	str	r3, [r7, #16]
 8001a60:	4b3b      	ldr	r3, [pc, #236]	@ (8001b50 <dio_init+0x104>)
 8001a62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a64:	4a3a      	ldr	r2, [pc, #232]	@ (8001b50 <dio_init+0x104>)
 8001a66:	f043 0308 	orr.w	r3, r3, #8
 8001a6a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a6c:	4b38      	ldr	r3, [pc, #224]	@ (8001b50 <dio_init+0x104>)
 8001a6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a70:	f003 0308 	and.w	r3, r3, #8
 8001a74:	613b      	str	r3, [r7, #16]
 8001a76:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001a78:	2300      	movs	r3, #0
 8001a7a:	60fb      	str	r3, [r7, #12]
 8001a7c:	4b34      	ldr	r3, [pc, #208]	@ (8001b50 <dio_init+0x104>)
 8001a7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a80:	4a33      	ldr	r2, [pc, #204]	@ (8001b50 <dio_init+0x104>)
 8001a82:	f043 0310 	orr.w	r3, r3, #16
 8001a86:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a88:	4b31      	ldr	r3, [pc, #196]	@ (8001b50 <dio_init+0x104>)
 8001a8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a8c:	f003 0310 	and.w	r3, r3, #16
 8001a90:	60fb      	str	r3, [r7, #12]
 8001a92:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a94:	2300      	movs	r3, #0
 8001a96:	60bb      	str	r3, [r7, #8]
 8001a98:	4b2d      	ldr	r3, [pc, #180]	@ (8001b50 <dio_init+0x104>)
 8001a9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a9c:	4a2c      	ldr	r2, [pc, #176]	@ (8001b50 <dio_init+0x104>)
 8001a9e:	f043 0302 	orr.w	r3, r3, #2
 8001aa2:	6313      	str	r3, [r2, #48]	@ 0x30
 8001aa4:	4b2a      	ldr	r3, [pc, #168]	@ (8001b50 <dio_init+0x104>)
 8001aa6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aa8:	f003 0302 	and.w	r3, r3, #2
 8001aac:	60bb      	str	r3, [r7, #8]
 8001aae:	68bb      	ldr	r3, [r7, #8]

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ab0:	f107 0314 	add.w	r3, r7, #20
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	601a      	str	r2, [r3, #0]
 8001ab8:	605a      	str	r2, [r3, #4]
 8001aba:	609a      	str	r2, [r3, #8]
 8001abc:	60da      	str	r2, [r3, #12]
 8001abe:	611a      	str	r2, [r3, #16]

    /* Data bus */
    GPIO_InitStruct.Pin   = IOBUS_DATA_PINS;
 8001ac0:	23ff      	movs	r3, #255	@ 0xff
 8001ac2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 8001ac4:	2301      	movs	r3, #1
 8001ac6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001acc:	2300      	movs	r3, #0
 8001ace:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(IOBUS_DATA_PORT, &GPIO_InitStruct);
 8001ad0:	f107 0314 	add.w	r3, r7, #20
 8001ad4:	4619      	mov	r1, r3
 8001ad6:	481f      	ldr	r0, [pc, #124]	@ (8001b54 <dio_init+0x108>)
 8001ad8:	f004 f834 	bl	8005b44 <HAL_GPIO_Init>

    /* Address */
    GPIO_InitStruct.Pin = IOBUS_ADDR0_PIN | IOBUS_ADDR1_PIN | IOBUS_ADDR2_PIN;
 8001adc:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8001ae0:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(IOBUS_ADDR_PORT, &GPIO_InitStruct);
 8001ae2:	f107 0314 	add.w	r3, r7, #20
 8001ae6:	4619      	mov	r1, r3
 8001ae8:	481b      	ldr	r0, [pc, #108]	@ (8001b58 <dio_init+0x10c>)
 8001aea:	f004 f82b 	bl	8005b44 <HAL_GPIO_Init>

    /* Control */
    GPIO_InitStruct.Pin = IOBUS_OE_PIN;
 8001aee:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001af2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(IOBUS_OE_PORT, &GPIO_InitStruct);
 8001af4:	f107 0314 	add.w	r3, r7, #20
 8001af8:	4619      	mov	r1, r3
 8001afa:	4817      	ldr	r0, [pc, #92]	@ (8001b58 <dio_init+0x10c>)
 8001afc:	f004 f822 	bl	8005b44 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = IOBUS_DIR_PIN;
 8001b00:	2340      	movs	r3, #64	@ 0x40
 8001b02:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(IOBUS_DIR_PORT, &GPIO_InitStruct);
 8001b04:	f107 0314 	add.w	r3, r7, #20
 8001b08:	4619      	mov	r1, r3
 8001b0a:	4814      	ldr	r0, [pc, #80]	@ (8001b5c <dio_init+0x110>)
 8001b0c:	f004 f81a 	bl	8005b44 <HAL_GPIO_Init>

    /* Global enable */
    GPIO_InitStruct.Pin = DIG_OUTPUT_ENABLE_PIN;
 8001b10:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b14:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(DIG_OUTPUT_ENABLE_PORT, &GPIO_InitStruct);
 8001b16:	f107 0314 	add.w	r3, r7, #20
 8001b1a:	4619      	mov	r1, r3
 8001b1c:	480e      	ldr	r0, [pc, #56]	@ (8001b58 <dio_init+0x10c>)
 8001b1e:	f004 f811 	bl	8005b44 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(DIG_OUTPUT_ENABLE_PORT, DIG_OUTPUT_ENABLE_PIN, GPIO_PIN_SET); /* disabled */
 8001b22:	2201      	movs	r2, #1
 8001b24:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001b28:	480b      	ldr	r0, [pc, #44]	@ (8001b58 <dio_init+0x10c>)
 8001b2a:	f004 f9cf 	bl	8005ecc <HAL_GPIO_WritePin>

    /* Idle state */
    HAL_GPIO_WritePin(IOBUS_OE_PORT, IOBUS_OE_PIN, GPIO_PIN_SET);
 8001b2e:	2201      	movs	r2, #1
 8001b30:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001b34:	4808      	ldr	r0, [pc, #32]	@ (8001b58 <dio_init+0x10c>)
 8001b36:	f004 f9c9 	bl	8005ecc <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IOBUS_DIR_PORT, IOBUS_DIR_PIN, GPIO_PIN_SET);
 8001b3a:	2201      	movs	r2, #1
 8001b3c:	2140      	movs	r1, #64	@ 0x40
 8001b3e:	4807      	ldr	r0, [pc, #28]	@ (8001b5c <dio_init+0x110>)
 8001b40:	f004 f9c4 	bl	8005ecc <HAL_GPIO_WritePin>
#endif
}
 8001b44:	bf00      	nop
 8001b46:	3728      	adds	r7, #40	@ 0x28
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bd80      	pop	{r7, pc}
 8001b4c:	20001d0c 	.word	0x20001d0c
 8001b50:	40023800 	.word	0x40023800
 8001b54:	40020c00 	.word	0x40020c00
 8001b58:	40021000 	.word	0x40021000
 8001b5c:	40020400 	.word	0x40020400

08001b60 <dio_output_set>:

/* ---------------------------------------------------------------------- */
/* Digital Outputs                                                        */
/* ---------------------------------------------------------------------- */
void dio_output_set(uint8_t idx, bool on)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b084      	sub	sp, #16
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	4603      	mov	r3, r0
 8001b68:	460a      	mov	r2, r1
 8001b6a:	71fb      	strb	r3, [r7, #7]
 8001b6c:	4613      	mov	r3, r2
 8001b6e:	71bb      	strb	r3, [r7, #6]
                          on ? GPIO_PIN_SET : GPIO_PIN_RESET);
    }
#endif

#if defined(BOARD_MAMA) || defined(BOARD_PAPA)
    uint8_t max = (board == BOARD_TYPE_MAMA) ? 8 : 16;
 8001b70:	4b21      	ldr	r3, [pc, #132]	@ (8001bf8 <dio_output_set+0x98>)
 8001b72:	781b      	ldrb	r3, [r3, #0]
 8001b74:	2b02      	cmp	r3, #2
 8001b76:	d101      	bne.n	8001b7c <dio_output_set+0x1c>
 8001b78:	2308      	movs	r3, #8
 8001b7a:	e000      	b.n	8001b7e <dio_output_set+0x1e>
 8001b7c:	2310      	movs	r3, #16
 8001b7e:	73fb      	strb	r3, [r7, #15]
    if (idx >= max) return;
 8001b80:	79fa      	ldrb	r2, [r7, #7]
 8001b82:	7bfb      	ldrb	r3, [r7, #15]
 8001b84:	429a      	cmp	r2, r3
 8001b86:	d233      	bcs.n	8001bf0 <dio_output_set+0x90>

    uint8_t addr = idx / 8;
 8001b88:	79fb      	ldrb	r3, [r7, #7]
 8001b8a:	08db      	lsrs	r3, r3, #3
 8001b8c:	73bb      	strb	r3, [r7, #14]
    uint8_t bit  = idx % 8;
 8001b8e:	79fb      	ldrb	r3, [r7, #7]
 8001b90:	f003 0307 	and.w	r3, r3, #7
 8001b94:	737b      	strb	r3, [r7, #13]
    //uint8_t data = outputBankCurVal[addr];
    //if (on) data |=  (1 << bit);
    //else    data &= ~(1 << bit);
    if(on){
 8001b96:	79bb      	ldrb	r3, [r7, #6]
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d00f      	beq.n	8001bbc <dio_output_set+0x5c>
    	outputBankCurVal[addr] |=  (1 << bit);
 8001b9c:	7bbb      	ldrb	r3, [r7, #14]
 8001b9e:	4a17      	ldr	r2, [pc, #92]	@ (8001bfc <dio_output_set+0x9c>)
 8001ba0:	5cd3      	ldrb	r3, [r2, r3]
 8001ba2:	b25a      	sxtb	r2, r3
 8001ba4:	7b7b      	ldrb	r3, [r7, #13]
 8001ba6:	2101      	movs	r1, #1
 8001ba8:	fa01 f303 	lsl.w	r3, r1, r3
 8001bac:	b25b      	sxtb	r3, r3
 8001bae:	4313      	orrs	r3, r2
 8001bb0:	b25a      	sxtb	r2, r3
 8001bb2:	7bbb      	ldrb	r3, [r7, #14]
 8001bb4:	b2d1      	uxtb	r1, r2
 8001bb6:	4a11      	ldr	r2, [pc, #68]	@ (8001bfc <dio_output_set+0x9c>)
 8001bb8:	54d1      	strb	r1, [r2, r3]
 8001bba:	e010      	b.n	8001bde <dio_output_set+0x7e>
    }else{
    	outputBankCurVal[addr] &= ~(1 << bit);
 8001bbc:	7bbb      	ldrb	r3, [r7, #14]
 8001bbe:	4a0f      	ldr	r2, [pc, #60]	@ (8001bfc <dio_output_set+0x9c>)
 8001bc0:	5cd3      	ldrb	r3, [r2, r3]
 8001bc2:	b25a      	sxtb	r2, r3
 8001bc4:	7b7b      	ldrb	r3, [r7, #13]
 8001bc6:	2101      	movs	r1, #1
 8001bc8:	fa01 f303 	lsl.w	r3, r1, r3
 8001bcc:	b25b      	sxtb	r3, r3
 8001bce:	43db      	mvns	r3, r3
 8001bd0:	b25b      	sxtb	r3, r3
 8001bd2:	4013      	ands	r3, r2
 8001bd4:	b25a      	sxtb	r2, r3
 8001bd6:	7bbb      	ldrb	r3, [r7, #14]
 8001bd8:	b2d1      	uxtb	r1, r2
 8001bda:	4a08      	ldr	r2, [pc, #32]	@ (8001bfc <dio_output_set+0x9c>)
 8001bdc:	54d1      	strb	r1, [r2, r3]
    }

    iobus_write(addr, outputBankCurVal[addr]);
 8001bde:	7bbb      	ldrb	r3, [r7, #14]
 8001be0:	4a06      	ldr	r2, [pc, #24]	@ (8001bfc <dio_output_set+0x9c>)
 8001be2:	5cd2      	ldrb	r2, [r2, r3]
 8001be4:	7bbb      	ldrb	r3, [r7, #14]
 8001be6:	4611      	mov	r1, r2
 8001be8:	4618      	mov	r0, r3
 8001bea:	f7ff fdf3 	bl	80017d4 <iobus_write>
 8001bee:	e000      	b.n	8001bf2 <dio_output_set+0x92>
    if (idx >= max) return;
 8001bf0:	bf00      	nop
#endif

//    web_socket_broadcast_status();  //Update websocket clients that an output changed state
}
 8001bf2:	3710      	adds	r7, #16
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd80      	pop	{r7, pc}
 8001bf8:	20001d0c 	.word	0x20001d0c
 8001bfc:	20001d10 	.word	0x20001d10

08001c00 <dio_all_outputs_off>:

void dio_all_outputs_off(void){
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b082      	sub	sp, #8
 8001c04:	af00      	add	r7, sp, #0
	uint8_t numOuts = dio_get_output_count();
 8001c06:	f000 f8c1 	bl	8001d8c <dio_get_output_count>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	71bb      	strb	r3, [r7, #6]
	for(uint8_t n=0; n<numOuts; n++){
 8001c0e:	2300      	movs	r3, #0
 8001c10:	71fb      	strb	r3, [r7, #7]
 8001c12:	e007      	b.n	8001c24 <dio_all_outputs_off+0x24>
		dio_output_set(n, false);
 8001c14:	79fb      	ldrb	r3, [r7, #7]
 8001c16:	2100      	movs	r1, #0
 8001c18:	4618      	mov	r0, r3
 8001c1a:	f7ff ffa1 	bl	8001b60 <dio_output_set>
	for(uint8_t n=0; n<numOuts; n++){
 8001c1e:	79fb      	ldrb	r3, [r7, #7]
 8001c20:	3301      	adds	r3, #1
 8001c22:	71fb      	strb	r3, [r7, #7]
 8001c24:	79fa      	ldrb	r2, [r7, #7]
 8001c26:	79bb      	ldrb	r3, [r7, #6]
 8001c28:	429a      	cmp	r2, r3
 8001c2a:	d3f3      	bcc.n	8001c14 <dio_all_outputs_off+0x14>
	}
}
 8001c2c:	bf00      	nop
 8001c2e:	bf00      	nop
 8001c30:	3708      	adds	r7, #8
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}
	...

08001c38 <dio_output_get>:

bool dio_output_get(uint8_t idx)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	b085      	sub	sp, #20
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	4603      	mov	r3, r0
 8001c40:	71fb      	strb	r3, [r7, #7]
        return HAL_GPIO_ReadPin(baby_out_port[idx], baby_out_pins[idx]) == GPIO_PIN_SET;
    }
#endif

#if defined(BOARD_MAMA) || defined(BOARD_PAPA)
    uint8_t max = (board == BOARD_TYPE_MAMA) ? 8 : 16;
 8001c42:	4b14      	ldr	r3, [pc, #80]	@ (8001c94 <dio_output_get+0x5c>)
 8001c44:	781b      	ldrb	r3, [r3, #0]
 8001c46:	2b02      	cmp	r3, #2
 8001c48:	d101      	bne.n	8001c4e <dio_output_get+0x16>
 8001c4a:	2308      	movs	r3, #8
 8001c4c:	e000      	b.n	8001c50 <dio_output_get+0x18>
 8001c4e:	2310      	movs	r3, #16
 8001c50:	73fb      	strb	r3, [r7, #15]
    if (idx >= max) return false;
 8001c52:	79fa      	ldrb	r2, [r7, #7]
 8001c54:	7bfb      	ldrb	r3, [r7, #15]
 8001c56:	429a      	cmp	r2, r3
 8001c58:	d301      	bcc.n	8001c5e <dio_output_get+0x26>
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	e014      	b.n	8001c88 <dio_output_get+0x50>

    uint8_t addr = idx / 8;
 8001c5e:	79fb      	ldrb	r3, [r7, #7]
 8001c60:	08db      	lsrs	r3, r3, #3
 8001c62:	73bb      	strb	r3, [r7, #14]
    uint8_t bit  = idx % 8;
 8001c64:	79fb      	ldrb	r3, [r7, #7]
 8001c66:	f003 0307 	and.w	r3, r3, #7
 8001c6a:	737b      	strb	r3, [r7, #13]
    return (outputBankCurVal[addr] & (1 << bit)) != 0;
 8001c6c:	7bbb      	ldrb	r3, [r7, #14]
 8001c6e:	4a0a      	ldr	r2, [pc, #40]	@ (8001c98 <dio_output_get+0x60>)
 8001c70:	5cd3      	ldrb	r3, [r2, r3]
 8001c72:	461a      	mov	r2, r3
 8001c74:	7b7b      	ldrb	r3, [r7, #13]
 8001c76:	fa42 f303 	asr.w	r3, r2, r3
 8001c7a:	f003 0301 	and.w	r3, r3, #1
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	bf14      	ite	ne
 8001c82:	2301      	movne	r3, #1
 8001c84:	2300      	moveq	r3, #0
 8001c86:	b2db      	uxtb	r3, r3
#else
    return false;
#endif
}
 8001c88:	4618      	mov	r0, r3
 8001c8a:	3714      	adds	r7, #20
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c92:	4770      	bx	lr
 8001c94:	20001d0c 	.word	0x20001d0c
 8001c98:	20001d10 	.word	0x20001d10

08001c9c <dio_output_enable>:

/* ---------------------------------------------------------------------- */
/* Global Output Enable                                                   */
/* ---------------------------------------------------------------------- */
void dio_output_enable(bool enable)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b082      	sub	sp, #8
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	71fb      	strb	r3, [r7, #7]
#if defined(BOARD_MAMA) || defined(BOARD_PAPA)
    HAL_GPIO_WritePin(DIG_OUTPUT_ENABLE_PORT, DIG_OUTPUT_ENABLE_PIN,
                      enable ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8001ca6:	79fb      	ldrb	r3, [r7, #7]
 8001ca8:	f083 0301 	eor.w	r3, r3, #1
 8001cac:	b2db      	uxtb	r3, r3
    HAL_GPIO_WritePin(DIG_OUTPUT_ENABLE_PORT, DIG_OUTPUT_ENABLE_PIN,
 8001cae:	461a      	mov	r2, r3
 8001cb0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001cb4:	4803      	ldr	r0, [pc, #12]	@ (8001cc4 <dio_output_enable+0x28>)
 8001cb6:	f004 f909 	bl	8005ecc <HAL_GPIO_WritePin>
#else
    (void)enable;
#endif
}
 8001cba:	bf00      	nop
 8001cbc:	3708      	adds	r7, #8
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	bf00      	nop
 8001cc4:	40021000 	.word	0x40021000

08001cc8 <dio_input_get>:

/* ---------------------------------------------------------------------- */
/* Digital Inputs                                                         */
/* ---------------------------------------------------------------------- */
bool dio_input_get(uint8_t idx)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b084      	sub	sp, #16
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	4603      	mov	r3, r0
 8001cd0:	71fb      	strb	r3, [r7, #7]
        return HAL_GPIO_ReadPin(baby_in_port[idx], baby_in_pins[idx]) == GPIO_PIN_SET;
    }
#endif

#if defined(BOARD_MAMA) || defined(BOARD_PAPA)
    uint8_t max = (board == BOARD_TYPE_MAMA) ? 12 : 32;
 8001cd2:	4b1f      	ldr	r3, [pc, #124]	@ (8001d50 <dio_input_get+0x88>)
 8001cd4:	781b      	ldrb	r3, [r3, #0]
 8001cd6:	2b02      	cmp	r3, #2
 8001cd8:	d101      	bne.n	8001cde <dio_input_get+0x16>
 8001cda:	230c      	movs	r3, #12
 8001cdc:	e000      	b.n	8001ce0 <dio_input_get+0x18>
 8001cde:	2320      	movs	r3, #32
 8001ce0:	737b      	strb	r3, [r7, #13]
    if (idx >= max) return false;
 8001ce2:	79fa      	ldrb	r2, [r7, #7]
 8001ce4:	7b7b      	ldrb	r3, [r7, #13]
 8001ce6:	429a      	cmp	r2, r3
 8001ce8:	d301      	bcc.n	8001cee <dio_input_get+0x26>
 8001cea:	2300      	movs	r3, #0
 8001cec:	e02c      	b.n	8001d48 <dio_input_get+0x80>

    uint8_t addr;
    uint8_t bit = idx % 8;
 8001cee:	79fb      	ldrb	r3, [r7, #7]
 8001cf0:	f003 0307 	and.w	r3, r3, #7
 8001cf4:	73bb      	strb	r3, [r7, #14]

    if (board == BOARD_TYPE_MAMA) {
 8001cf6:	4b16      	ldr	r3, [pc, #88]	@ (8001d50 <dio_input_get+0x88>)
 8001cf8:	781b      	ldrb	r3, [r3, #0]
 8001cfa:	2b02      	cmp	r3, #2
 8001cfc:	d10f      	bne.n	8001d1e <dio_input_get+0x56>
        if (idx <= 7) {
 8001cfe:	79fb      	ldrb	r3, [r7, #7]
 8001d00:	2b07      	cmp	r3, #7
 8001d02:	d802      	bhi.n	8001d0a <dio_input_get+0x42>
            addr = 0x03;
 8001d04:	2303      	movs	r3, #3
 8001d06:	73fb      	strb	r3, [r7, #15]
 8001d08:	e00e      	b.n	8001d28 <dio_input_get+0x60>
        } else {
            addr = 0x04;
 8001d0a:	2304      	movs	r3, #4
 8001d0c:	73fb      	strb	r3, [r7, #15]
            bit = idx - 8;
 8001d0e:	79fb      	ldrb	r3, [r7, #7]
 8001d10:	3b08      	subs	r3, #8
 8001d12:	73bb      	strb	r3, [r7, #14]
            if (bit >= 4) return false;
 8001d14:	7bbb      	ldrb	r3, [r7, #14]
 8001d16:	2b03      	cmp	r3, #3
 8001d18:	d906      	bls.n	8001d28 <dio_input_get+0x60>
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	e014      	b.n	8001d48 <dio_input_get+0x80>
        }
    } else {
        addr = 0x03 + (idx / 8);
 8001d1e:	79fb      	ldrb	r3, [r7, #7]
 8001d20:	08db      	lsrs	r3, r3, #3
 8001d22:	b2db      	uxtb	r3, r3
 8001d24:	3303      	adds	r3, #3
 8001d26:	73fb      	strb	r3, [r7, #15]
    }

    return (iobus_read(addr) & (1 << bit)) != 0;
 8001d28:	7bfb      	ldrb	r3, [r7, #15]
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	f7ff fddc 	bl	80018e8 <iobus_read>
 8001d30:	4603      	mov	r3, r0
 8001d32:	461a      	mov	r2, r3
 8001d34:	7bbb      	ldrb	r3, [r7, #14]
 8001d36:	fa42 f303 	asr.w	r3, r2, r3
 8001d3a:	f003 0301 	and.w	r3, r3, #1
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	bf14      	ite	ne
 8001d42:	2301      	movne	r3, #1
 8001d44:	2300      	moveq	r3, #0
 8001d46:	b2db      	uxtb	r3, r3
#else
    return false;
#endif
}
 8001d48:	4618      	mov	r0, r3
 8001d4a:	3710      	adds	r7, #16
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bd80      	pop	{r7, pc}
 8001d50:	20001d0c 	.word	0x20001d0c

08001d54 <dio_get_input_count>:



/* New: Get input count based on board */
uint8_t dio_get_input_count(void) {
 8001d54:	b480      	push	{r7}
 8001d56:	af00      	add	r7, sp, #0
    switch (board) {
 8001d58:	4b0b      	ldr	r3, [pc, #44]	@ (8001d88 <dio_get_input_count+0x34>)
 8001d5a:	781b      	ldrb	r3, [r3, #0]
 8001d5c:	2b03      	cmp	r3, #3
 8001d5e:	d00a      	beq.n	8001d76 <dio_get_input_count+0x22>
 8001d60:	2b03      	cmp	r3, #3
 8001d62:	dc0a      	bgt.n	8001d7a <dio_get_input_count+0x26>
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d002      	beq.n	8001d6e <dio_get_input_count+0x1a>
 8001d68:	2b02      	cmp	r3, #2
 8001d6a:	d002      	beq.n	8001d72 <dio_get_input_count+0x1e>
 8001d6c:	e005      	b.n	8001d7a <dio_get_input_count+0x26>
        case BOARD_TYPE_BABY: return DIO_INPUT_COUNT_BABY;
 8001d6e:	2304      	movs	r3, #4
 8001d70:	e004      	b.n	8001d7c <dio_get_input_count+0x28>
        case BOARD_TYPE_MAMA: return DIO_INPUT_COUNT_MAMA;
 8001d72:	230c      	movs	r3, #12
 8001d74:	e002      	b.n	8001d7c <dio_get_input_count+0x28>
        case BOARD_TYPE_PAPA: return DIO_INPUT_COUNT_PAPA;
 8001d76:	2320      	movs	r3, #32
 8001d78:	e000      	b.n	8001d7c <dio_get_input_count+0x28>
        default: return 0;
 8001d7a:	2300      	movs	r3, #0
    }
}
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d84:	4770      	bx	lr
 8001d86:	bf00      	nop
 8001d88:	20001d0c 	.word	0x20001d0c

08001d8c <dio_get_output_count>:

/* New: Get output count based on board */
uint8_t dio_get_output_count(void) {
 8001d8c:	b480      	push	{r7}
 8001d8e:	af00      	add	r7, sp, #0
    switch (board) {
 8001d90:	4b0b      	ldr	r3, [pc, #44]	@ (8001dc0 <dio_get_output_count+0x34>)
 8001d92:	781b      	ldrb	r3, [r3, #0]
 8001d94:	2b03      	cmp	r3, #3
 8001d96:	d00a      	beq.n	8001dae <dio_get_output_count+0x22>
 8001d98:	2b03      	cmp	r3, #3
 8001d9a:	dc0a      	bgt.n	8001db2 <dio_get_output_count+0x26>
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d002      	beq.n	8001da6 <dio_get_output_count+0x1a>
 8001da0:	2b02      	cmp	r3, #2
 8001da2:	d002      	beq.n	8001daa <dio_get_output_count+0x1e>
 8001da4:	e005      	b.n	8001db2 <dio_get_output_count+0x26>
        case BOARD_TYPE_BABY: return DIO_OUTPUT_COUNT_BABY;
 8001da6:	2302      	movs	r3, #2
 8001da8:	e004      	b.n	8001db4 <dio_get_output_count+0x28>
        case BOARD_TYPE_MAMA: return DIO_OUTPUT_COUNT_MAMA;
 8001daa:	2308      	movs	r3, #8
 8001dac:	e002      	b.n	8001db4 <dio_get_output_count+0x28>
        case BOARD_TYPE_PAPA: return DIO_OUTPUT_COUNT_PAPA;
 8001dae:	2310      	movs	r3, #16
 8001db0:	e000      	b.n	8001db4 <dio_get_output_count+0x28>
        default: return 0;
 8001db2:	2300      	movs	r3, #0
    }
}
 8001db4:	4618      	mov	r0, r3
 8001db6:	46bd      	mov	sp, r7
 8001db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbc:	4770      	bx	lr
 8001dbe:	bf00      	nop
 8001dc0:	20001d0c 	.word	0x20001d0c

08001dc4 <Normal_SystemClock_Config>:
	{
	Error_Handler();
	}
}

void Normal_SystemClock_Config(void){
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b094      	sub	sp, #80	@ 0x50
 8001dc8:	af00      	add	r7, sp, #0
//#undef HSE_VALUE
//#define HSE_VALUE 16000000U
//#endif
//	SystemCoreClockUpdate();

	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001dca:	f107 0320 	add.w	r3, r7, #32
 8001dce:	2230      	movs	r2, #48	@ 0x30
 8001dd0:	2100      	movs	r1, #0
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	f00c fe08 	bl	800e9e8 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001dd8:	f107 030c 	add.w	r3, r7, #12
 8001ddc:	2200      	movs	r2, #0
 8001dde:	601a      	str	r2, [r3, #0]
 8001de0:	605a      	str	r2, [r3, #4]
 8001de2:	609a      	str	r2, [r3, #8]
 8001de4:	60da      	str	r2, [r3, #12]
 8001de6:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	*/
	__HAL_RCC_PWR_CLK_ENABLE();
 8001de8:	2300      	movs	r3, #0
 8001dea:	60bb      	str	r3, [r7, #8]
 8001dec:	4b29      	ldr	r3, [pc, #164]	@ (8001e94 <Normal_SystemClock_Config+0xd0>)
 8001dee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001df0:	4a28      	ldr	r2, [pc, #160]	@ (8001e94 <Normal_SystemClock_Config+0xd0>)
 8001df2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001df6:	6413      	str	r3, [r2, #64]	@ 0x40
 8001df8:	4b26      	ldr	r3, [pc, #152]	@ (8001e94 <Normal_SystemClock_Config+0xd0>)
 8001dfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dfc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e00:	60bb      	str	r3, [r7, #8]
 8001e02:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e04:	2300      	movs	r3, #0
 8001e06:	607b      	str	r3, [r7, #4]
 8001e08:	4b23      	ldr	r3, [pc, #140]	@ (8001e98 <Normal_SystemClock_Config+0xd4>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4a22      	ldr	r2, [pc, #136]	@ (8001e98 <Normal_SystemClock_Config+0xd4>)
 8001e0e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001e12:	6013      	str	r3, [r2, #0]
 8001e14:	4b20      	ldr	r3, [pc, #128]	@ (8001e98 <Normal_SystemClock_Config+0xd4>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001e1c:	607b      	str	r3, [r7, #4]
 8001e1e:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	* in the RCC_OscInitTypeDef structure.
	*/
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8001e20:	2305      	movs	r3, #5
 8001e22:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001e24:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001e28:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e2e:	2302      	movs	r3, #2
 8001e30:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001e32:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001e36:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 8001e38:	2308      	movs	r3, #8
 8001e3a:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLN = 168;
 8001e3c:	23a8      	movs	r3, #168	@ 0xa8
 8001e3e:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001e40:	2302      	movs	r3, #2
 8001e42:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLQ = 7;
 8001e44:	2307      	movs	r3, #7
 8001e46:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e48:	f107 0320 	add.w	r3, r7, #32
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	f005 faa9 	bl	80073a4 <HAL_RCC_OscConfig>
 8001e52:	4603      	mov	r3, r0
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d001      	beq.n	8001e5c <Normal_SystemClock_Config+0x98>
	{
	Error_Handler();
 8001e58:	f000 fcb2 	bl	80027c0 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	*/
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e5c:	230f      	movs	r3, #15
 8001e5e:	60fb      	str	r3, [r7, #12]
							  |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e60:	2302      	movs	r3, #2
 8001e62:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e64:	2300      	movs	r3, #0
 8001e66:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001e68:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001e6c:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001e6e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e72:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001e74:	f107 030c 	add.w	r3, r7, #12
 8001e78:	2105      	movs	r1, #5
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	f005 fd0a 	bl	8007894 <HAL_RCC_ClockConfig>
 8001e80:	4603      	mov	r3, r0
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d001      	beq.n	8001e8a <Normal_SystemClock_Config+0xc6>
	{
	Error_Handler();
 8001e86:	f000 fc9b 	bl	80027c0 <Error_Handler>
	}
}
 8001e8a:	bf00      	nop
 8001e8c:	3750      	adds	r7, #80	@ 0x50
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	bf00      	nop
 8001e94:	40023800 	.word	0x40023800
 8001e98:	40007000 	.word	0x40007000

08001e9c <newMain>:

int newMain(void){
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b096      	sub	sp, #88	@ 0x58
 8001ea0:	af00      	add	r7, sp, #0

	  /* Configure the system clock */
#if defined(BOARD_BABY)
	Baby_SystemClock_Config();
#else
	Normal_SystemClock_Config();
 8001ea2:	f7ff ff8f 	bl	8001dc4 <Normal_SystemClock_Config>
#endif


	  /* Initialize all configured peripherals */
	  MX_GPIO_Init();
 8001ea6:	f000 fb7f 	bl	80025a8 <MX_GPIO_Init>
	  MX_DMA_Init();
 8001eaa:	f000 fb55 	bl	8002558 <MX_DMA_Init>
	  MX_ADC1_Init();
 8001eae:	f000 f939 	bl	8002124 <MX_ADC1_Init>
	  MX_UART4_Init();
 8001eb2:	f000 fad3 	bl	800245c <MX_UART4_Init>
	  MX_USART1_UART_Init();
 8001eb6:	f000 fafb 	bl	80024b0 <MX_USART1_UART_Init>
	  MX_USART3_UART_Init();
 8001eba:	f000 fb23 	bl	8002504 <MX_USART3_UART_Init>
	  MX_SPI1_Init();
 8001ebe:	f000 f9dd 	bl	800227c <MX_SPI1_Init>
	  MX_DAC_Init();
 8001ec2:	f000 f981 	bl	80021c8 <MX_DAC_Init>
	  MX_SPI2_Init();
 8001ec6:	f000 fa0f 	bl	80022e8 <MX_SPI2_Init>
	  MX_TIM5_Init();
 8001eca:	f000 fa43 	bl	8002354 <MX_TIM5_Init>
	  MX_USB_DEVICE_Init();
 8001ece:	f00c f825 	bl	800df1c <MX_USB_DEVICE_Init>
	  MX_RTC_Init();
 8001ed2:	f000 f9ad 	bl	8002230 <MX_RTC_Init>
	  /* USER CODE BEGIN 2 */

	  dio_output_enable(false);
 8001ed6:	2000      	movs	r0, #0
 8001ed8:	f7ff fee0 	bl	8001c9c <dio_output_enable>

	  board    = board_get_type();
 8001edc:	f7fe ff0e 	bl	8000cfc <board_get_type>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	461a      	mov	r2, r3
 8001ee4:	4b35      	ldr	r3, [pc, #212]	@ (8001fbc <newMain+0x120>)
 8001ee6:	701a      	strb	r2, [r3, #0]
	  node_id  = node_id_get();
 8001ee8:	f000 fc70 	bl	80027cc <node_id_get>
 8001eec:	4603      	mov	r3, r0
 8001eee:	461a      	mov	r2, r3
 8001ef0:	4b33      	ldr	r3, [pc, #204]	@ (8001fc0 <newMain+0x124>)
 8001ef2:	701a      	strb	r2, [r3, #0]

	  dio_init(board);
 8001ef4:	4b31      	ldr	r3, [pc, #196]	@ (8001fbc <newMain+0x120>)
 8001ef6:	781b      	ldrb	r3, [r3, #0]
 8001ef8:	4618      	mov	r0, r3
 8001efa:	f7ff fda7 	bl	8001a4c <dio_init>
	  uint8_t numOp = (board == BOARD_TYPE_MAMA) ? DIO_OUTPUT_COUNT_MAMA :
 8001efe:	4b2f      	ldr	r3, [pc, #188]	@ (8001fbc <newMain+0x120>)
 8001f00:	781b      	ldrb	r3, [r3, #0]
 8001f02:	2b02      	cmp	r3, #2
 8001f04:	d007      	beq.n	8001f16 <newMain+0x7a>
	          (board == BOARD_TYPE_PAPA) ? DIO_OUTPUT_COUNT_PAPA :
 8001f06:	4b2d      	ldr	r3, [pc, #180]	@ (8001fbc <newMain+0x120>)
 8001f08:	781b      	ldrb	r3, [r3, #0]
	  uint8_t numOp = (board == BOARD_TYPE_MAMA) ? DIO_OUTPUT_COUNT_MAMA :
 8001f0a:	2b03      	cmp	r3, #3
 8001f0c:	d101      	bne.n	8001f12 <newMain+0x76>
 8001f0e:	2310      	movs	r3, #16
 8001f10:	e002      	b.n	8001f18 <newMain+0x7c>
 8001f12:	2302      	movs	r3, #2
 8001f14:	e000      	b.n	8001f18 <newMain+0x7c>
 8001f16:	2308      	movs	r3, #8
 8001f18:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	                                       DIO_OUTPUT_COUNT_BABY;

	  dio_all_outputs_off();
 8001f1c:	f7ff fe70 	bl	8001c00 <dio_all_outputs_off>
	  dio_output_enable(true);          // safe for Baby, required for Mama/Papa
 8001f20:	2001      	movs	r0, #1
 8001f22:	f7ff febb 	bl	8001c9c <dio_output_enable>

	  aio_init(board);
 8001f26:	4b25      	ldr	r3, [pc, #148]	@ (8001fbc <newMain+0x120>)
 8001f28:	781b      	ldrb	r3, [r3, #0]
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f7fe fb4e 	bl	80005cc <aio_init>

	  status_led_init(board);
 8001f30:	4b22      	ldr	r3, [pc, #136]	@ (8001fbc <newMain+0x120>)
 8001f32:	781b      	ldrb	r3, [r3, #0]
 8001f34:	4618      	mov	r0, r3
 8001f36:	f001 fc29 	bl	800378c <status_led_init>
	  //status_led_set(STATUS_BOOT);
	  status_led_set_mode(LED_MODE_BOOTING);
 8001f3a:	2000      	movs	r0, #0
 8001f3c:	f001 fc9a 	bl	8003874 <status_led_set_mode>

	  // USER CONFIG: DHCP or STATIC
	  //w5500_set_ip_mode(1); //0=Static IP, 1=DHCP.  To change during runtime, call w5500_set_ip_mode(IP_MODE_STATIC);

	  comm_init(node_id);
 8001f40:	4b1f      	ldr	r3, [pc, #124]	@ (8001fc0 <newMain+0x124>)
 8001f42:	781b      	ldrb	r3, [r3, #0]
 8001f44:	4618      	mov	r0, r3
 8001f46:	f7ff f867 	bl	8001018 <comm_init>
	  app_init();
 8001f4a:	f7fe fc6b 	bl	8000824 <app_init>

	  //status_led_set(STATUS_APP_RUNNING);

	  char buf[64];
	  snprintf(buf, sizeof(buf), "Startup. Node ID: %d", node_id);
 8001f4e:	4b1c      	ldr	r3, [pc, #112]	@ (8001fc0 <newMain+0x124>)
 8001f50:	781b      	ldrb	r3, [r3, #0]
 8001f52:	1d38      	adds	r0, r7, #4
 8001f54:	4a1b      	ldr	r2, [pc, #108]	@ (8001fc4 <newMain+0x128>)
 8001f56:	2140      	movs	r1, #64	@ 0x40
 8001f58:	f00c fd10 	bl	800e97c <sniprintf>
 */
__STATIC_FORCEINLINE uint32_t __get_MSP(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, msp" : "=r" (result) );
 8001f5c:	f3ef 8308 	mrs	r3, MSP
 8001f60:	647b      	str	r3, [r7, #68]	@ 0x44
  return(result);
 8001f62:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
	  //debug_println(buf);

	  // Check stack margin
	  extern uint8_t _estack;
	  uint32_t sp = __get_MSP();
 8001f64:	653b      	str	r3, [r7, #80]	@ 0x50
	  uint32_t top = (uint32_t)&_estack;
 8001f66:	4b18      	ldr	r3, [pc, #96]	@ (8001fc8 <newMain+0x12c>)
 8001f68:	64fb      	str	r3, [r7, #76]	@ 0x4c
	  uint32_t margin = top - sp;
 8001f6a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001f6c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001f6e:	1ad3      	subs	r3, r2, r3
 8001f70:	64bb      	str	r3, [r7, #72]	@ 0x48


	  snprintf(buf, sizeof(buf), "Stack top: 0x%08lX", top);
 8001f72:	1d38      	adds	r0, r7, #4
 8001f74:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001f76:	4a15      	ldr	r2, [pc, #84]	@ (8001fcc <newMain+0x130>)
 8001f78:	2140      	movs	r1, #64	@ 0x40
 8001f7a:	f00c fcff 	bl	800e97c <sniprintf>
	  debug_println(buf);
 8001f7e:	1d3b      	adds	r3, r7, #4
 8001f80:	4618      	mov	r0, r3
 8001f82:	f7ff fbc9 	bl	8001718 <debug_println>

	  snprintf(buf, sizeof(buf), "Current SP: 0x%08lX", sp);
 8001f86:	1d38      	adds	r0, r7, #4
 8001f88:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001f8a:	4a11      	ldr	r2, [pc, #68]	@ (8001fd0 <newMain+0x134>)
 8001f8c:	2140      	movs	r1, #64	@ 0x40
 8001f8e:	f00c fcf5 	bl	800e97c <sniprintf>
	  debug_println(buf);
 8001f92:	1d3b      	adds	r3, r7, #4
 8001f94:	4618      	mov	r0, r3
 8001f96:	f7ff fbbf 	bl	8001718 <debug_println>

	  snprintf(buf, sizeof(buf), "Stack margin: %lu bytes", margin);
 8001f9a:	1d38      	adds	r0, r7, #4
 8001f9c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001f9e:	4a0d      	ldr	r2, [pc, #52]	@ (8001fd4 <newMain+0x138>)
 8001fa0:	2140      	movs	r1, #64	@ 0x40
 8001fa2:	f00c fceb 	bl	800e97c <sniprintf>
	  debug_println(buf);
 8001fa6:	1d3b      	adds	r3, r7, #4
 8001fa8:	4618      	mov	r0, r3
 8001faa:	f7ff fbb5 	bl	8001718 <debug_println>
	  while (1)
	    {



	  	  comm_task();
 8001fae:	f7ff f9d5 	bl	800135c <comm_task>
	  	  app_task();
 8001fb2:	f7fe fc3d 	bl	8000830 <app_task>
	  	  comm_task();
 8001fb6:	bf00      	nop
 8001fb8:	e7f9      	b.n	8001fae <newMain+0x112>
 8001fba:	bf00      	nop
 8001fbc:	20002020 	.word	0x20002020
 8001fc0:	20002021 	.word	0x20002021
 8001fc4:	0800f31c 	.word	0x0800f31c
 8001fc8:	20030000 	.word	0x20030000
 8001fcc:	0800f334 	.word	0x0800f334
 8001fd0:	0800f348 	.word	0x0800f348
 8001fd4:	0800f35c 	.word	0x0800f35c

08001fd8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b082      	sub	sp, #8
 8001fdc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001fde:	f002 fd95 	bl	8004b0c <HAL_Init>

  /* USER CODE BEGIN Init */
//Send to the replacement main() sub.  No other code in this main will run, everything is moved to main2().
	newMain();
 8001fe2:	f7ff ff5b 	bl	8001e9c <newMain>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001fe6:	f000 f831 	bl	800204c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  //Fix_Clock_For_Baby_Board();  // Runs only on BABY  fixes PLLM
  // === ENABLE USB CLOCK (MUST BE BEFORE MX_USB_DEVICE_Init) ===
      __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001fea:	4b17      	ldr	r3, [pc, #92]	@ (8002048 <main+0x70>)
 8001fec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001fee:	4a16      	ldr	r2, [pc, #88]	@ (8002048 <main+0x70>)
 8001ff0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001ff4:	6353      	str	r3, [r2, #52]	@ 0x34
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	607b      	str	r3, [r7, #4]
 8001ffa:	4b13      	ldr	r3, [pc, #76]	@ (8002048 <main+0x70>)
 8001ffc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ffe:	4a12      	ldr	r2, [pc, #72]	@ (8002048 <main+0x70>)
 8002000:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002004:	6453      	str	r3, [r2, #68]	@ 0x44
 8002006:	4b10      	ldr	r3, [pc, #64]	@ (8002048 <main+0x70>)
 8002008:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800200a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800200e:	607b      	str	r3, [r7, #4]
 8002010:	687b      	ldr	r3, [r7, #4]

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002012:	f000 fac9 	bl	80025a8 <MX_GPIO_Init>
  MX_DMA_Init();
 8002016:	f000 fa9f 	bl	8002558 <MX_DMA_Init>
  MX_ADC1_Init();
 800201a:	f000 f883 	bl	8002124 <MX_ADC1_Init>
  MX_UART4_Init();
 800201e:	f000 fa1d 	bl	800245c <MX_UART4_Init>
  MX_USART1_UART_Init();
 8002022:	f000 fa45 	bl	80024b0 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8002026:	f000 fa6d 	bl	8002504 <MX_USART3_UART_Init>
  MX_SPI1_Init();
 800202a:	f000 f927 	bl	800227c <MX_SPI1_Init>
  MX_DAC_Init();
 800202e:	f000 f8cb 	bl	80021c8 <MX_DAC_Init>
  MX_SPI2_Init();
 8002032:	f000 f959 	bl	80022e8 <MX_SPI2_Init>
  MX_TIM5_Init();
 8002036:	f000 f98d 	bl	8002354 <MX_TIM5_Init>
  MX_USB_DEVICE_Init();
 800203a:	f00b ff6f 	bl	800df1c <MX_USB_DEVICE_Init>
  MX_RTC_Init();
 800203e:	f000 f8f7 	bl	8002230 <MX_RTC_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002042:	bf00      	nop
 8002044:	e7fd      	b.n	8002042 <main+0x6a>
 8002046:	bf00      	nop
 8002048:	40023800 	.word	0x40023800

0800204c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b094      	sub	sp, #80	@ 0x50
 8002050:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002052:	f107 0320 	add.w	r3, r7, #32
 8002056:	2230      	movs	r2, #48	@ 0x30
 8002058:	2100      	movs	r1, #0
 800205a:	4618      	mov	r0, r3
 800205c:	f00c fcc4 	bl	800e9e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002060:	f107 030c 	add.w	r3, r7, #12
 8002064:	2200      	movs	r2, #0
 8002066:	601a      	str	r2, [r3, #0]
 8002068:	605a      	str	r2, [r3, #4]
 800206a:	609a      	str	r2, [r3, #8]
 800206c:	60da      	str	r2, [r3, #12]
 800206e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002070:	2300      	movs	r3, #0
 8002072:	60bb      	str	r3, [r7, #8]
 8002074:	4b29      	ldr	r3, [pc, #164]	@ (800211c <SystemClock_Config+0xd0>)
 8002076:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002078:	4a28      	ldr	r2, [pc, #160]	@ (800211c <SystemClock_Config+0xd0>)
 800207a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800207e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002080:	4b26      	ldr	r3, [pc, #152]	@ (800211c <SystemClock_Config+0xd0>)
 8002082:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002084:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002088:	60bb      	str	r3, [r7, #8]
 800208a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800208c:	2300      	movs	r3, #0
 800208e:	607b      	str	r3, [r7, #4]
 8002090:	4b23      	ldr	r3, [pc, #140]	@ (8002120 <SystemClock_Config+0xd4>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	4a22      	ldr	r2, [pc, #136]	@ (8002120 <SystemClock_Config+0xd4>)
 8002096:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800209a:	6013      	str	r3, [r2, #0]
 800209c:	4b20      	ldr	r3, [pc, #128]	@ (8002120 <SystemClock_Config+0xd4>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80020a4:	607b      	str	r3, [r7, #4]
 80020a6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 80020a8:	2305      	movs	r3, #5
 80020aa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80020ac:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80020b0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80020b2:	2301      	movs	r3, #1
 80020b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80020b6:	2302      	movs	r3, #2
 80020b8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80020ba:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80020be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80020c0:	2308      	movs	r3, #8
 80020c2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80020c4:	23a8      	movs	r3, #168	@ 0xa8
 80020c6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80020c8:	2302      	movs	r3, #2
 80020ca:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80020cc:	2307      	movs	r3, #7
 80020ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80020d0:	f107 0320 	add.w	r3, r7, #32
 80020d4:	4618      	mov	r0, r3
 80020d6:	f005 f965 	bl	80073a4 <HAL_RCC_OscConfig>
 80020da:	4603      	mov	r3, r0
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d001      	beq.n	80020e4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80020e0:	f000 fb6e 	bl	80027c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80020e4:	230f      	movs	r3, #15
 80020e6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80020e8:	2302      	movs	r3, #2
 80020ea:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80020ec:	2300      	movs	r3, #0
 80020ee:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80020f0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80020f4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80020f6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80020fa:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80020fc:	f107 030c 	add.w	r3, r7, #12
 8002100:	2105      	movs	r1, #5
 8002102:	4618      	mov	r0, r3
 8002104:	f005 fbc6 	bl	8007894 <HAL_RCC_ClockConfig>
 8002108:	4603      	mov	r3, r0
 800210a:	2b00      	cmp	r3, #0
 800210c:	d001      	beq.n	8002112 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800210e:	f000 fb57 	bl	80027c0 <Error_Handler>
  }
}
 8002112:	bf00      	nop
 8002114:	3750      	adds	r7, #80	@ 0x50
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}
 800211a:	bf00      	nop
 800211c:	40023800 	.word	0x40023800
 8002120:	40007000 	.word	0x40007000

08002124 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b084      	sub	sp, #16
 8002128:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800212a:	463b      	mov	r3, r7
 800212c:	2200      	movs	r2, #0
 800212e:	601a      	str	r2, [r3, #0]
 8002130:	605a      	str	r2, [r3, #4]
 8002132:	609a      	str	r2, [r3, #8]
 8002134:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002136:	4b21      	ldr	r3, [pc, #132]	@ (80021bc <MX_ADC1_Init+0x98>)
 8002138:	4a21      	ldr	r2, [pc, #132]	@ (80021c0 <MX_ADC1_Init+0x9c>)
 800213a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800213c:	4b1f      	ldr	r3, [pc, #124]	@ (80021bc <MX_ADC1_Init+0x98>)
 800213e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002142:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002144:	4b1d      	ldr	r3, [pc, #116]	@ (80021bc <MX_ADC1_Init+0x98>)
 8002146:	2200      	movs	r2, #0
 8002148:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800214a:	4b1c      	ldr	r3, [pc, #112]	@ (80021bc <MX_ADC1_Init+0x98>)
 800214c:	2200      	movs	r2, #0
 800214e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002150:	4b1a      	ldr	r3, [pc, #104]	@ (80021bc <MX_ADC1_Init+0x98>)
 8002152:	2200      	movs	r2, #0
 8002154:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002156:	4b19      	ldr	r3, [pc, #100]	@ (80021bc <MX_ADC1_Init+0x98>)
 8002158:	2200      	movs	r2, #0
 800215a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800215e:	4b17      	ldr	r3, [pc, #92]	@ (80021bc <MX_ADC1_Init+0x98>)
 8002160:	2200      	movs	r2, #0
 8002162:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002164:	4b15      	ldr	r3, [pc, #84]	@ (80021bc <MX_ADC1_Init+0x98>)
 8002166:	4a17      	ldr	r2, [pc, #92]	@ (80021c4 <MX_ADC1_Init+0xa0>)
 8002168:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800216a:	4b14      	ldr	r3, [pc, #80]	@ (80021bc <MX_ADC1_Init+0x98>)
 800216c:	2200      	movs	r2, #0
 800216e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002170:	4b12      	ldr	r3, [pc, #72]	@ (80021bc <MX_ADC1_Init+0x98>)
 8002172:	2201      	movs	r2, #1
 8002174:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002176:	4b11      	ldr	r3, [pc, #68]	@ (80021bc <MX_ADC1_Init+0x98>)
 8002178:	2200      	movs	r2, #0
 800217a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800217e:	4b0f      	ldr	r3, [pc, #60]	@ (80021bc <MX_ADC1_Init+0x98>)
 8002180:	2201      	movs	r2, #1
 8002182:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002184:	480d      	ldr	r0, [pc, #52]	@ (80021bc <MX_ADC1_Init+0x98>)
 8002186:	f002 fd63 	bl	8004c50 <HAL_ADC_Init>
 800218a:	4603      	mov	r3, r0
 800218c:	2b00      	cmp	r3, #0
 800218e:	d001      	beq.n	8002194 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8002190:	f000 fb16 	bl	80027c0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8002194:	2306      	movs	r3, #6
 8002196:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002198:	2301      	movs	r3, #1
 800219a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800219c:	2300      	movs	r3, #0
 800219e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80021a0:	463b      	mov	r3, r7
 80021a2:	4619      	mov	r1, r3
 80021a4:	4805      	ldr	r0, [pc, #20]	@ (80021bc <MX_ADC1_Init+0x98>)
 80021a6:	f002 fd97 	bl	8004cd8 <HAL_ADC_ConfigChannel>
 80021aa:	4603      	mov	r3, r0
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d001      	beq.n	80021b4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80021b0:	f000 fb06 	bl	80027c0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80021b4:	bf00      	nop
 80021b6:	3710      	adds	r7, #16
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bd80      	pop	{r7, pc}
 80021bc:	20001d14 	.word	0x20001d14
 80021c0:	40012000 	.word	0x40012000
 80021c4:	0f000001 	.word	0x0f000001

080021c8 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b082      	sub	sp, #8
 80021cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80021ce:	463b      	mov	r3, r7
 80021d0:	2200      	movs	r2, #0
 80021d2:	601a      	str	r2, [r3, #0]
 80021d4:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 80021d6:	4b14      	ldr	r3, [pc, #80]	@ (8002228 <MX_DAC_Init+0x60>)
 80021d8:	4a14      	ldr	r2, [pc, #80]	@ (800222c <MX_DAC_Init+0x64>)
 80021da:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80021dc:	4812      	ldr	r0, [pc, #72]	@ (8002228 <MX_DAC_Init+0x60>)
 80021de:	f003 f8ba 	bl	8005356 <HAL_DAC_Init>
 80021e2:	4603      	mov	r3, r0
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d001      	beq.n	80021ec <MX_DAC_Init+0x24>
  {
    Error_Handler();
 80021e8:	f000 faea 	bl	80027c0 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80021ec:	2300      	movs	r3, #0
 80021ee:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80021f0:	2300      	movs	r3, #0
 80021f2:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80021f4:	463b      	mov	r3, r7
 80021f6:	2200      	movs	r2, #0
 80021f8:	4619      	mov	r1, r3
 80021fa:	480b      	ldr	r0, [pc, #44]	@ (8002228 <MX_DAC_Init+0x60>)
 80021fc:	f003 f8cd 	bl	800539a <HAL_DAC_ConfigChannel>
 8002200:	4603      	mov	r3, r0
 8002202:	2b00      	cmp	r3, #0
 8002204:	d001      	beq.n	800220a <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8002206:	f000 fadb 	bl	80027c0 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 800220a:	463b      	mov	r3, r7
 800220c:	2210      	movs	r2, #16
 800220e:	4619      	mov	r1, r3
 8002210:	4805      	ldr	r0, [pc, #20]	@ (8002228 <MX_DAC_Init+0x60>)
 8002212:	f003 f8c2 	bl	800539a <HAL_DAC_ConfigChannel>
 8002216:	4603      	mov	r3, r0
 8002218:	2b00      	cmp	r3, #0
 800221a:	d001      	beq.n	8002220 <MX_DAC_Init+0x58>
  {
    Error_Handler();
 800221c:	f000 fad0 	bl	80027c0 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8002220:	bf00      	nop
 8002222:	3708      	adds	r7, #8
 8002224:	46bd      	mov	sp, r7
 8002226:	bd80      	pop	{r7, pc}
 8002228:	20001d5c 	.word	0x20001d5c
 800222c:	40007400 	.word	0x40007400

08002230 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002234:	4b0f      	ldr	r3, [pc, #60]	@ (8002274 <MX_RTC_Init+0x44>)
 8002236:	4a10      	ldr	r2, [pc, #64]	@ (8002278 <MX_RTC_Init+0x48>)
 8002238:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800223a:	4b0e      	ldr	r3, [pc, #56]	@ (8002274 <MX_RTC_Init+0x44>)
 800223c:	2200      	movs	r2, #0
 800223e:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8002240:	4b0c      	ldr	r3, [pc, #48]	@ (8002274 <MX_RTC_Init+0x44>)
 8002242:	227f      	movs	r2, #127	@ 0x7f
 8002244:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8002246:	4b0b      	ldr	r3, [pc, #44]	@ (8002274 <MX_RTC_Init+0x44>)
 8002248:	22ff      	movs	r2, #255	@ 0xff
 800224a:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800224c:	4b09      	ldr	r3, [pc, #36]	@ (8002274 <MX_RTC_Init+0x44>)
 800224e:	2200      	movs	r2, #0
 8002250:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002252:	4b08      	ldr	r3, [pc, #32]	@ (8002274 <MX_RTC_Init+0x44>)
 8002254:	2200      	movs	r2, #0
 8002256:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002258:	4b06      	ldr	r3, [pc, #24]	@ (8002274 <MX_RTC_Init+0x44>)
 800225a:	2200      	movs	r2, #0
 800225c:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800225e:	4805      	ldr	r0, [pc, #20]	@ (8002274 <MX_RTC_Init+0x44>)
 8002260:	f005 fef6 	bl	8008050 <HAL_RTC_Init>
 8002264:	4603      	mov	r3, r0
 8002266:	2b00      	cmp	r3, #0
 8002268:	d001      	beq.n	800226e <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 800226a:	f000 faa9 	bl	80027c0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800226e:	bf00      	nop
 8002270:	bd80      	pop	{r7, pc}
 8002272:	bf00      	nop
 8002274:	20001d70 	.word	0x20001d70
 8002278:	40002800 	.word	0x40002800

0800227c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002280:	4b17      	ldr	r3, [pc, #92]	@ (80022e0 <MX_SPI1_Init+0x64>)
 8002282:	4a18      	ldr	r2, [pc, #96]	@ (80022e4 <MX_SPI1_Init+0x68>)
 8002284:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002286:	4b16      	ldr	r3, [pc, #88]	@ (80022e0 <MX_SPI1_Init+0x64>)
 8002288:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800228c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800228e:	4b14      	ldr	r3, [pc, #80]	@ (80022e0 <MX_SPI1_Init+0x64>)
 8002290:	2200      	movs	r2, #0
 8002292:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002294:	4b12      	ldr	r3, [pc, #72]	@ (80022e0 <MX_SPI1_Init+0x64>)
 8002296:	2200      	movs	r2, #0
 8002298:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800229a:	4b11      	ldr	r3, [pc, #68]	@ (80022e0 <MX_SPI1_Init+0x64>)
 800229c:	2200      	movs	r2, #0
 800229e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80022a0:	4b0f      	ldr	r3, [pc, #60]	@ (80022e0 <MX_SPI1_Init+0x64>)
 80022a2:	2200      	movs	r2, #0
 80022a4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80022a6:	4b0e      	ldr	r3, [pc, #56]	@ (80022e0 <MX_SPI1_Init+0x64>)
 80022a8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80022ac:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80022ae:	4b0c      	ldr	r3, [pc, #48]	@ (80022e0 <MX_SPI1_Init+0x64>)
 80022b0:	2210      	movs	r2, #16
 80022b2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80022b4:	4b0a      	ldr	r3, [pc, #40]	@ (80022e0 <MX_SPI1_Init+0x64>)
 80022b6:	2200      	movs	r2, #0
 80022b8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80022ba:	4b09      	ldr	r3, [pc, #36]	@ (80022e0 <MX_SPI1_Init+0x64>)
 80022bc:	2200      	movs	r2, #0
 80022be:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80022c0:	4b07      	ldr	r3, [pc, #28]	@ (80022e0 <MX_SPI1_Init+0x64>)
 80022c2:	2200      	movs	r2, #0
 80022c4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80022c6:	4b06      	ldr	r3, [pc, #24]	@ (80022e0 <MX_SPI1_Init+0x64>)
 80022c8:	220a      	movs	r2, #10
 80022ca:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80022cc:	4804      	ldr	r0, [pc, #16]	@ (80022e0 <MX_SPI1_Init+0x64>)
 80022ce:	f005 ffc3 	bl	8008258 <HAL_SPI_Init>
 80022d2:	4603      	mov	r3, r0
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d001      	beq.n	80022dc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80022d8:	f000 fa72 	bl	80027c0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80022dc:	bf00      	nop
 80022de:	bd80      	pop	{r7, pc}
 80022e0:	20001d90 	.word	0x20001d90
 80022e4:	40013000 	.word	0x40013000

080022e8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80022ec:	4b17      	ldr	r3, [pc, #92]	@ (800234c <MX_SPI2_Init+0x64>)
 80022ee:	4a18      	ldr	r2, [pc, #96]	@ (8002350 <MX_SPI2_Init+0x68>)
 80022f0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80022f2:	4b16      	ldr	r3, [pc, #88]	@ (800234c <MX_SPI2_Init+0x64>)
 80022f4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80022f8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80022fa:	4b14      	ldr	r3, [pc, #80]	@ (800234c <MX_SPI2_Init+0x64>)
 80022fc:	2200      	movs	r2, #0
 80022fe:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002300:	4b12      	ldr	r3, [pc, #72]	@ (800234c <MX_SPI2_Init+0x64>)
 8002302:	2200      	movs	r2, #0
 8002304:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002306:	4b11      	ldr	r3, [pc, #68]	@ (800234c <MX_SPI2_Init+0x64>)
 8002308:	2200      	movs	r2, #0
 800230a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800230c:	4b0f      	ldr	r3, [pc, #60]	@ (800234c <MX_SPI2_Init+0x64>)
 800230e:	2200      	movs	r2, #0
 8002310:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002312:	4b0e      	ldr	r3, [pc, #56]	@ (800234c <MX_SPI2_Init+0x64>)
 8002314:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002318:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800231a:	4b0c      	ldr	r3, [pc, #48]	@ (800234c <MX_SPI2_Init+0x64>)
 800231c:	2200      	movs	r2, #0
 800231e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002320:	4b0a      	ldr	r3, [pc, #40]	@ (800234c <MX_SPI2_Init+0x64>)
 8002322:	2200      	movs	r2, #0
 8002324:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002326:	4b09      	ldr	r3, [pc, #36]	@ (800234c <MX_SPI2_Init+0x64>)
 8002328:	2200      	movs	r2, #0
 800232a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800232c:	4b07      	ldr	r3, [pc, #28]	@ (800234c <MX_SPI2_Init+0x64>)
 800232e:	2200      	movs	r2, #0
 8002330:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002332:	4b06      	ldr	r3, [pc, #24]	@ (800234c <MX_SPI2_Init+0x64>)
 8002334:	220a      	movs	r2, #10
 8002336:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002338:	4804      	ldr	r0, [pc, #16]	@ (800234c <MX_SPI2_Init+0x64>)
 800233a:	f005 ff8d 	bl	8008258 <HAL_SPI_Init>
 800233e:	4603      	mov	r3, r0
 8002340:	2b00      	cmp	r3, #0
 8002342:	d001      	beq.n	8002348 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002344:	f000 fa3c 	bl	80027c0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002348:	bf00      	nop
 800234a:	bd80      	pop	{r7, pc}
 800234c:	20001de8 	.word	0x20001de8
 8002350:	40003800 	.word	0x40003800

08002354 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b08e      	sub	sp, #56	@ 0x38
 8002358:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800235a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800235e:	2200      	movs	r2, #0
 8002360:	601a      	str	r2, [r3, #0]
 8002362:	605a      	str	r2, [r3, #4]
 8002364:	609a      	str	r2, [r3, #8]
 8002366:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002368:	f107 0320 	add.w	r3, r7, #32
 800236c:	2200      	movs	r2, #0
 800236e:	601a      	str	r2, [r3, #0]
 8002370:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002372:	1d3b      	adds	r3, r7, #4
 8002374:	2200      	movs	r2, #0
 8002376:	601a      	str	r2, [r3, #0]
 8002378:	605a      	str	r2, [r3, #4]
 800237a:	609a      	str	r2, [r3, #8]
 800237c:	60da      	str	r2, [r3, #12]
 800237e:	611a      	str	r2, [r3, #16]
 8002380:	615a      	str	r2, [r3, #20]
 8002382:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002384:	4b33      	ldr	r3, [pc, #204]	@ (8002454 <MX_TIM5_Init+0x100>)
 8002386:	4a34      	ldr	r2, [pc, #208]	@ (8002458 <MX_TIM5_Init+0x104>)
 8002388:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 42000;
 800238a:	4b32      	ldr	r3, [pc, #200]	@ (8002454 <MX_TIM5_Init+0x100>)
 800238c:	f24a 4210 	movw	r2, #42000	@ 0xa410
 8002390:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002392:	4b30      	ldr	r3, [pc, #192]	@ (8002454 <MX_TIM5_Init+0x100>)
 8002394:	2200      	movs	r2, #0
 8002396:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 100-1;
 8002398:	4b2e      	ldr	r3, [pc, #184]	@ (8002454 <MX_TIM5_Init+0x100>)
 800239a:	2263      	movs	r2, #99	@ 0x63
 800239c:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800239e:	4b2d      	ldr	r3, [pc, #180]	@ (8002454 <MX_TIM5_Init+0x100>)
 80023a0:	2200      	movs	r2, #0
 80023a2:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023a4:	4b2b      	ldr	r3, [pc, #172]	@ (8002454 <MX_TIM5_Init+0x100>)
 80023a6:	2200      	movs	r2, #0
 80023a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80023aa:	482a      	ldr	r0, [pc, #168]	@ (8002454 <MX_TIM5_Init+0x100>)
 80023ac:	f006 fd26 	bl	8008dfc <HAL_TIM_Base_Init>
 80023b0:	4603      	mov	r3, r0
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d001      	beq.n	80023ba <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 80023b6:	f000 fa03 	bl	80027c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023ba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80023be:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80023c0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80023c4:	4619      	mov	r1, r3
 80023c6:	4823      	ldr	r0, [pc, #140]	@ (8002454 <MX_TIM5_Init+0x100>)
 80023c8:	f006 fe82 	bl	80090d0 <HAL_TIM_ConfigClockSource>
 80023cc:	4603      	mov	r3, r0
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d001      	beq.n	80023d6 <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 80023d2:	f000 f9f5 	bl	80027c0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 80023d6:	481f      	ldr	r0, [pc, #124]	@ (8002454 <MX_TIM5_Init+0x100>)
 80023d8:	f006 fd5f 	bl	8008e9a <HAL_TIM_PWM_Init>
 80023dc:	4603      	mov	r3, r0
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d001      	beq.n	80023e6 <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 80023e2:	f000 f9ed 	bl	80027c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023e6:	2300      	movs	r3, #0
 80023e8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023ea:	2300      	movs	r3, #0
 80023ec:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80023ee:	f107 0320 	add.w	r3, r7, #32
 80023f2:	4619      	mov	r1, r3
 80023f4:	4817      	ldr	r0, [pc, #92]	@ (8002454 <MX_TIM5_Init+0x100>)
 80023f6:	f007 fa23 	bl	8009840 <HAL_TIMEx_MasterConfigSynchronization>
 80023fa:	4603      	mov	r3, r0
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d001      	beq.n	8002404 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8002400:	f000 f9de 	bl	80027c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002404:	2360      	movs	r3, #96	@ 0x60
 8002406:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002408:	2300      	movs	r3, #0
 800240a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800240c:	2300      	movs	r3, #0
 800240e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002410:	2300      	movs	r3, #0
 8002412:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002414:	1d3b      	adds	r3, r7, #4
 8002416:	2208      	movs	r2, #8
 8002418:	4619      	mov	r1, r3
 800241a:	480e      	ldr	r0, [pc, #56]	@ (8002454 <MX_TIM5_Init+0x100>)
 800241c:	f006 fd96 	bl	8008f4c <HAL_TIM_PWM_ConfigChannel>
 8002420:	4603      	mov	r3, r0
 8002422:	2b00      	cmp	r3, #0
 8002424:	d001      	beq.n	800242a <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 8002426:	f000 f9cb 	bl	80027c0 <Error_Handler>
  }
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 800242a:	2302      	movs	r3, #2
 800242c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800242e:	1d3b      	adds	r3, r7, #4
 8002430:	220c      	movs	r2, #12
 8002432:	4619      	mov	r1, r3
 8002434:	4807      	ldr	r0, [pc, #28]	@ (8002454 <MX_TIM5_Init+0x100>)
 8002436:	f006 fd89 	bl	8008f4c <HAL_TIM_PWM_ConfigChannel>
 800243a:	4603      	mov	r3, r0
 800243c:	2b00      	cmp	r3, #0
 800243e:	d001      	beq.n	8002444 <MX_TIM5_Init+0xf0>
  {
    Error_Handler();
 8002440:	f000 f9be 	bl	80027c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8002444:	4803      	ldr	r0, [pc, #12]	@ (8002454 <MX_TIM5_Init+0x100>)
 8002446:	f001 fbf1 	bl	8003c2c <HAL_TIM_MspPostInit>

}
 800244a:	bf00      	nop
 800244c:	3738      	adds	r7, #56	@ 0x38
 800244e:	46bd      	mov	sp, r7
 8002450:	bd80      	pop	{r7, pc}
 8002452:	bf00      	nop
 8002454:	20001e40 	.word	0x20001e40
 8002458:	40000c00 	.word	0x40000c00

0800245c <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8002460:	4b11      	ldr	r3, [pc, #68]	@ (80024a8 <MX_UART4_Init+0x4c>)
 8002462:	4a12      	ldr	r2, [pc, #72]	@ (80024ac <MX_UART4_Init+0x50>)
 8002464:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8002466:	4b10      	ldr	r3, [pc, #64]	@ (80024a8 <MX_UART4_Init+0x4c>)
 8002468:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800246c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800246e:	4b0e      	ldr	r3, [pc, #56]	@ (80024a8 <MX_UART4_Init+0x4c>)
 8002470:	2200      	movs	r2, #0
 8002472:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002474:	4b0c      	ldr	r3, [pc, #48]	@ (80024a8 <MX_UART4_Init+0x4c>)
 8002476:	2200      	movs	r2, #0
 8002478:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800247a:	4b0b      	ldr	r3, [pc, #44]	@ (80024a8 <MX_UART4_Init+0x4c>)
 800247c:	2200      	movs	r2, #0
 800247e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002480:	4b09      	ldr	r3, [pc, #36]	@ (80024a8 <MX_UART4_Init+0x4c>)
 8002482:	220c      	movs	r2, #12
 8002484:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002486:	4b08      	ldr	r3, [pc, #32]	@ (80024a8 <MX_UART4_Init+0x4c>)
 8002488:	2200      	movs	r2, #0
 800248a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800248c:	4b06      	ldr	r3, [pc, #24]	@ (80024a8 <MX_UART4_Init+0x4c>)
 800248e:	2200      	movs	r2, #0
 8002490:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8002492:	4805      	ldr	r0, [pc, #20]	@ (80024a8 <MX_UART4_Init+0x4c>)
 8002494:	f007 fa50 	bl	8009938 <HAL_UART_Init>
 8002498:	4603      	mov	r3, r0
 800249a:	2b00      	cmp	r3, #0
 800249c:	d001      	beq.n	80024a2 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 800249e:	f000 f98f 	bl	80027c0 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80024a2:	bf00      	nop
 80024a4:	bd80      	pop	{r7, pc}
 80024a6:	bf00      	nop
 80024a8:	20001e88 	.word	0x20001e88
 80024ac:	40004c00 	.word	0x40004c00

080024b0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80024b4:	4b11      	ldr	r3, [pc, #68]	@ (80024fc <MX_USART1_UART_Init+0x4c>)
 80024b6:	4a12      	ldr	r2, [pc, #72]	@ (8002500 <MX_USART1_UART_Init+0x50>)
 80024b8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80024ba:	4b10      	ldr	r3, [pc, #64]	@ (80024fc <MX_USART1_UART_Init+0x4c>)
 80024bc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80024c0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80024c2:	4b0e      	ldr	r3, [pc, #56]	@ (80024fc <MX_USART1_UART_Init+0x4c>)
 80024c4:	2200      	movs	r2, #0
 80024c6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80024c8:	4b0c      	ldr	r3, [pc, #48]	@ (80024fc <MX_USART1_UART_Init+0x4c>)
 80024ca:	2200      	movs	r2, #0
 80024cc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80024ce:	4b0b      	ldr	r3, [pc, #44]	@ (80024fc <MX_USART1_UART_Init+0x4c>)
 80024d0:	2200      	movs	r2, #0
 80024d2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80024d4:	4b09      	ldr	r3, [pc, #36]	@ (80024fc <MX_USART1_UART_Init+0x4c>)
 80024d6:	220c      	movs	r2, #12
 80024d8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80024da:	4b08      	ldr	r3, [pc, #32]	@ (80024fc <MX_USART1_UART_Init+0x4c>)
 80024dc:	2200      	movs	r2, #0
 80024de:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80024e0:	4b06      	ldr	r3, [pc, #24]	@ (80024fc <MX_USART1_UART_Init+0x4c>)
 80024e2:	2200      	movs	r2, #0
 80024e4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80024e6:	4805      	ldr	r0, [pc, #20]	@ (80024fc <MX_USART1_UART_Init+0x4c>)
 80024e8:	f007 fa26 	bl	8009938 <HAL_UART_Init>
 80024ec:	4603      	mov	r3, r0
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d001      	beq.n	80024f6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80024f2:	f000 f965 	bl	80027c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80024f6:	bf00      	nop
 80024f8:	bd80      	pop	{r7, pc}
 80024fa:	bf00      	nop
 80024fc:	20001ed0 	.word	0x20001ed0
 8002500:	40011000 	.word	0x40011000

08002504 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002508:	4b11      	ldr	r3, [pc, #68]	@ (8002550 <MX_USART3_UART_Init+0x4c>)
 800250a:	4a12      	ldr	r2, [pc, #72]	@ (8002554 <MX_USART3_UART_Init+0x50>)
 800250c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 19200;
 800250e:	4b10      	ldr	r3, [pc, #64]	@ (8002550 <MX_USART3_UART_Init+0x4c>)
 8002510:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 8002514:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002516:	4b0e      	ldr	r3, [pc, #56]	@ (8002550 <MX_USART3_UART_Init+0x4c>)
 8002518:	2200      	movs	r2, #0
 800251a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800251c:	4b0c      	ldr	r3, [pc, #48]	@ (8002550 <MX_USART3_UART_Init+0x4c>)
 800251e:	2200      	movs	r2, #0
 8002520:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002522:	4b0b      	ldr	r3, [pc, #44]	@ (8002550 <MX_USART3_UART_Init+0x4c>)
 8002524:	2200      	movs	r2, #0
 8002526:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002528:	4b09      	ldr	r3, [pc, #36]	@ (8002550 <MX_USART3_UART_Init+0x4c>)
 800252a:	220c      	movs	r2, #12
 800252c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800252e:	4b08      	ldr	r3, [pc, #32]	@ (8002550 <MX_USART3_UART_Init+0x4c>)
 8002530:	2200      	movs	r2, #0
 8002532:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002534:	4b06      	ldr	r3, [pc, #24]	@ (8002550 <MX_USART3_UART_Init+0x4c>)
 8002536:	2200      	movs	r2, #0
 8002538:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800253a:	4805      	ldr	r0, [pc, #20]	@ (8002550 <MX_USART3_UART_Init+0x4c>)
 800253c:	f007 f9fc 	bl	8009938 <HAL_UART_Init>
 8002540:	4603      	mov	r3, r0
 8002542:	2b00      	cmp	r3, #0
 8002544:	d001      	beq.n	800254a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002546:	f000 f93b 	bl	80027c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800254a:	bf00      	nop
 800254c:	bd80      	pop	{r7, pc}
 800254e:	bf00      	nop
 8002550:	20001f18 	.word	0x20001f18
 8002554:	40004800 	.word	0x40004800

08002558 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b082      	sub	sp, #8
 800255c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800255e:	2300      	movs	r3, #0
 8002560:	607b      	str	r3, [r7, #4]
 8002562:	4b10      	ldr	r3, [pc, #64]	@ (80025a4 <MX_DMA_Init+0x4c>)
 8002564:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002566:	4a0f      	ldr	r2, [pc, #60]	@ (80025a4 <MX_DMA_Init+0x4c>)
 8002568:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800256c:	6313      	str	r3, [r2, #48]	@ 0x30
 800256e:	4b0d      	ldr	r3, [pc, #52]	@ (80025a4 <MX_DMA_Init+0x4c>)
 8002570:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002572:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002576:	607b      	str	r3, [r7, #4]
 8002578:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 800257a:	2200      	movs	r2, #0
 800257c:	2100      	movs	r1, #0
 800257e:	200c      	movs	r0, #12
 8002580:	f002 feb3 	bl	80052ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8002584:	200c      	movs	r0, #12
 8002586:	f002 fecc 	bl	8005322 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 800258a:	2200      	movs	r2, #0
 800258c:	2100      	movs	r1, #0
 800258e:	200e      	movs	r0, #14
 8002590:	f002 feab 	bl	80052ea <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8002594:	200e      	movs	r0, #14
 8002596:	f002 fec4 	bl	8005322 <HAL_NVIC_EnableIRQ>

}
 800259a:	bf00      	nop
 800259c:	3708      	adds	r7, #8
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	40023800 	.word	0x40023800

080025a8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b08c      	sub	sp, #48	@ 0x30
 80025ac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025ae:	f107 031c 	add.w	r3, r7, #28
 80025b2:	2200      	movs	r2, #0
 80025b4:	601a      	str	r2, [r3, #0]
 80025b6:	605a      	str	r2, [r3, #4]
 80025b8:	609a      	str	r2, [r3, #8]
 80025ba:	60da      	str	r2, [r3, #12]
 80025bc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80025be:	2300      	movs	r3, #0
 80025c0:	61bb      	str	r3, [r7, #24]
 80025c2:	4b79      	ldr	r3, [pc, #484]	@ (80027a8 <MX_GPIO_Init+0x200>)
 80025c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025c6:	4a78      	ldr	r2, [pc, #480]	@ (80027a8 <MX_GPIO_Init+0x200>)
 80025c8:	f043 0310 	orr.w	r3, r3, #16
 80025cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80025ce:	4b76      	ldr	r3, [pc, #472]	@ (80027a8 <MX_GPIO_Init+0x200>)
 80025d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025d2:	f003 0310 	and.w	r3, r3, #16
 80025d6:	61bb      	str	r3, [r7, #24]
 80025d8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80025da:	2300      	movs	r3, #0
 80025dc:	617b      	str	r3, [r7, #20]
 80025de:	4b72      	ldr	r3, [pc, #456]	@ (80027a8 <MX_GPIO_Init+0x200>)
 80025e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025e2:	4a71      	ldr	r2, [pc, #452]	@ (80027a8 <MX_GPIO_Init+0x200>)
 80025e4:	f043 0304 	orr.w	r3, r3, #4
 80025e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80025ea:	4b6f      	ldr	r3, [pc, #444]	@ (80027a8 <MX_GPIO_Init+0x200>)
 80025ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ee:	f003 0304 	and.w	r3, r3, #4
 80025f2:	617b      	str	r3, [r7, #20]
 80025f4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80025f6:	2300      	movs	r3, #0
 80025f8:	613b      	str	r3, [r7, #16]
 80025fa:	4b6b      	ldr	r3, [pc, #428]	@ (80027a8 <MX_GPIO_Init+0x200>)
 80025fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025fe:	4a6a      	ldr	r2, [pc, #424]	@ (80027a8 <MX_GPIO_Init+0x200>)
 8002600:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002604:	6313      	str	r3, [r2, #48]	@ 0x30
 8002606:	4b68      	ldr	r3, [pc, #416]	@ (80027a8 <MX_GPIO_Init+0x200>)
 8002608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800260a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800260e:	613b      	str	r3, [r7, #16]
 8002610:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002612:	2300      	movs	r3, #0
 8002614:	60fb      	str	r3, [r7, #12]
 8002616:	4b64      	ldr	r3, [pc, #400]	@ (80027a8 <MX_GPIO_Init+0x200>)
 8002618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800261a:	4a63      	ldr	r2, [pc, #396]	@ (80027a8 <MX_GPIO_Init+0x200>)
 800261c:	f043 0301 	orr.w	r3, r3, #1
 8002620:	6313      	str	r3, [r2, #48]	@ 0x30
 8002622:	4b61      	ldr	r3, [pc, #388]	@ (80027a8 <MX_GPIO_Init+0x200>)
 8002624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002626:	f003 0301 	and.w	r3, r3, #1
 800262a:	60fb      	str	r3, [r7, #12]
 800262c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800262e:	2300      	movs	r3, #0
 8002630:	60bb      	str	r3, [r7, #8]
 8002632:	4b5d      	ldr	r3, [pc, #372]	@ (80027a8 <MX_GPIO_Init+0x200>)
 8002634:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002636:	4a5c      	ldr	r2, [pc, #368]	@ (80027a8 <MX_GPIO_Init+0x200>)
 8002638:	f043 0302 	orr.w	r3, r3, #2
 800263c:	6313      	str	r3, [r2, #48]	@ 0x30
 800263e:	4b5a      	ldr	r3, [pc, #360]	@ (80027a8 <MX_GPIO_Init+0x200>)
 8002640:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002642:	f003 0302 	and.w	r3, r3, #2
 8002646:	60bb      	str	r3, [r7, #8]
 8002648:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800264a:	2300      	movs	r3, #0
 800264c:	607b      	str	r3, [r7, #4]
 800264e:	4b56      	ldr	r3, [pc, #344]	@ (80027a8 <MX_GPIO_Init+0x200>)
 8002650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002652:	4a55      	ldr	r2, [pc, #340]	@ (80027a8 <MX_GPIO_Init+0x200>)
 8002654:	f043 0308 	orr.w	r3, r3, #8
 8002658:	6313      	str	r3, [r2, #48]	@ 0x30
 800265a:	4b53      	ldr	r3, [pc, #332]	@ (80027a8 <MX_GPIO_Init+0x200>)
 800265c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800265e:	f003 0308 	and.w	r3, r3, #8
 8002662:	607b      	str	r3, [r7, #4]
 8002664:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, ETH_nRST_Pin|DIGOUT_nOE_Pin|nBUS_ENABLE_Pin, GPIO_PIN_SET);
 8002666:	2201      	movs	r2, #1
 8002668:	f243 0108 	movw	r1, #12296	@ 0x3008
 800266c:	484f      	ldr	r0, [pc, #316]	@ (80027ac <MX_GPIO_Init+0x204>)
 800266e:	f003 fc2d 	bl	8005ecc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, ADDR_0_Pin|ADDR_1_Pin|ADDR_2_Pin, GPIO_PIN_RESET);
 8002672:	2200      	movs	r2, #0
 8002674:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8002678:	484c      	ldr	r0, [pc, #304]	@ (80027ac <MX_GPIO_Init+0x204>)
 800267a:	f003 fc27 	bl	8005ecc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_nRST_Pin|LCD_nCS_Pin|ETH_nCS_Pin, GPIO_PIN_SET);
 800267e:	2201      	movs	r2, #1
 8002680:	f44f 51a4 	mov.w	r1, #5248	@ 0x1480
 8002684:	484a      	ldr	r0, [pc, #296]	@ (80027b0 <MX_GPIO_Init+0x208>)
 8002686:	f003 fc21 	bl	8005ecc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_AO_Pin|BUS_rW_Pin, GPIO_PIN_RESET);
 800268a:	2200      	movs	r2, #0
 800268c:	f44f 6104 	mov.w	r1, #2112	@ 0x840
 8002690:	4847      	ldr	r0, [pc, #284]	@ (80027b0 <MX_GPIO_Init+0x208>)
 8002692:	f003 fc1b 	bl	8005ecc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RS422_DE_Pin|RS422_DE_REV_Pin, GPIO_PIN_RESET);
 8002696:	2200      	movs	r2, #0
 8002698:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 800269c:	4845      	ldr	r0, [pc, #276]	@ (80027b4 <MX_GPIO_Init+0x20c>)
 800269e:	f003 fc15 	bl	8005ecc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, SER_nRE_Pin|SER_nRE_REV_Pin, GPIO_PIN_SET);
 80026a2:	2201      	movs	r2, #1
 80026a4:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 80026a8:	4842      	ldr	r0, [pc, #264]	@ (80027b4 <MX_GPIO_Init+0x20c>)
 80026aa:	f003 fc0f 	bl	8005ecc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : ETH_nINT_Pin */
  GPIO_InitStruct.Pin = ETH_nINT_Pin;
 80026ae:	2304      	movs	r3, #4
 80026b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80026b2:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80026b6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80026b8:	2301      	movs	r3, #1
 80026ba:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(ETH_nINT_GPIO_Port, &GPIO_InitStruct);
 80026bc:	f107 031c 	add.w	r3, r7, #28
 80026c0:	4619      	mov	r1, r3
 80026c2:	483a      	ldr	r0, [pc, #232]	@ (80027ac <MX_GPIO_Init+0x204>)
 80026c4:	f003 fa3e 	bl	8005b44 <HAL_GPIO_Init>

  /*Configure GPIO pins : ETH_nRST_Pin ADDR_0_Pin ADDR_1_Pin ADDR_2_Pin
                           DIGOUT_nOE_Pin nBUS_ENABLE_Pin */
  GPIO_InitStruct.Pin = ETH_nRST_Pin|ADDR_0_Pin|ADDR_1_Pin|ADDR_2_Pin
 80026c8:	f243 7308 	movw	r3, #14088	@ 0x3708
 80026cc:	61fb      	str	r3, [r7, #28]
                          |DIGOUT_nOE_Pin|nBUS_ENABLE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026ce:	2301      	movs	r3, #1
 80026d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026d2:	2300      	movs	r3, #0
 80026d4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026d6:	2300      	movs	r3, #0
 80026d8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80026da:	f107 031c 	add.w	r3, r7, #28
 80026de:	4619      	mov	r1, r3
 80026e0:	4832      	ldr	r0, [pc, #200]	@ (80027ac <MX_GPIO_Init+0x204>)
 80026e2:	f003 fa2f 	bl	8005b44 <HAL_GPIO_Init>

  /*Configure GPIO pins : NODEID_2_Pin NODEID_4_Pin NODEID_1_Pin NODEID_1BABY_Pin
                           NODEID_4BABY_Pin */
  GPIO_InitStruct.Pin = NODEID_2_Pin|NODEID_4_Pin|NODEID_1_Pin|NODEID_1BABY_Pin
 80026e6:	2373      	movs	r3, #115	@ 0x73
 80026e8:	61fb      	str	r3, [r7, #28]
                          |NODEID_4BABY_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80026ea:	2300      	movs	r3, #0
 80026ec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80026ee:	2302      	movs	r3, #2
 80026f0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80026f2:	f107 031c 	add.w	r3, r7, #28
 80026f6:	4619      	mov	r1, r3
 80026f8:	482c      	ldr	r0, [pc, #176]	@ (80027ac <MX_GPIO_Init+0x204>)
 80026fa:	f003 fa23 	bl	8005b44 <HAL_GPIO_Init>

  /*Configure GPIO pins : NODEID_8_Pin BOARDID_1_Pin */
  GPIO_InitStruct.Pin = NODEID_8_Pin|BOARDID_1_Pin;
 80026fe:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8002702:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002704:	2300      	movs	r3, #0
 8002706:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002708:	2302      	movs	r3, #2
 800270a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800270c:	f107 031c 	add.w	r3, r7, #28
 8002710:	4619      	mov	r1, r3
 8002712:	4829      	ldr	r0, [pc, #164]	@ (80027b8 <MX_GPIO_Init+0x210>)
 8002714:	f003 fa16 	bl	8005b44 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_nRST_Pin LCD_AO_Pin LCD_nCS_Pin BUS_rW_Pin
                           ETH_nCS_Pin */
  GPIO_InitStruct.Pin = LCD_nRST_Pin|LCD_AO_Pin|LCD_nCS_Pin|BUS_rW_Pin
 8002718:	f44f 53e6 	mov.w	r3, #7360	@ 0x1cc0
 800271c:	61fb      	str	r3, [r7, #28]
                          |ETH_nCS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800271e:	2301      	movs	r3, #1
 8002720:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002722:	2300      	movs	r3, #0
 8002724:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002726:	2300      	movs	r3, #0
 8002728:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800272a:	f107 031c 	add.w	r3, r7, #28
 800272e:	4619      	mov	r1, r3
 8002730:	481f      	ldr	r0, [pc, #124]	@ (80027b0 <MX_GPIO_Init+0x208>)
 8002732:	f003 fa07 	bl	8005b44 <HAL_GPIO_Init>

  /*Configure GPIO pins : RS422_DE_Pin RS422_DE_REV_Pin SER_nRE_Pin SER_nRE_REV_Pin */
  GPIO_InitStruct.Pin = RS422_DE_Pin|RS422_DE_REV_Pin|SER_nRE_Pin|SER_nRE_REV_Pin;
 8002736:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800273a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800273c:	2301      	movs	r3, #1
 800273e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002740:	2300      	movs	r3, #0
 8002742:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002744:	2300      	movs	r3, #0
 8002746:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002748:	f107 031c 	add.w	r3, r7, #28
 800274c:	4619      	mov	r1, r3
 800274e:	4819      	ldr	r0, [pc, #100]	@ (80027b4 <MX_GPIO_Init+0x20c>)
 8002750:	f003 f9f8 	bl	8005b44 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOARDID_0_Pin */
  GPIO_InitStruct.Pin = BOARDID_0_Pin;
 8002754:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002758:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800275a:	2300      	movs	r3, #0
 800275c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800275e:	2302      	movs	r3, #2
 8002760:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOARDID_0_GPIO_Port, &GPIO_InitStruct);
 8002762:	f107 031c 	add.w	r3, r7, #28
 8002766:	4619      	mov	r1, r3
 8002768:	4814      	ldr	r0, [pc, #80]	@ (80027bc <MX_GPIO_Init+0x214>)
 800276a:	f003 f9eb 	bl	8005b44 <HAL_GPIO_Init>

  /*Configure GPIO pins : DATA_7_Pin DATA_6_Pin DATA_5_Pin DATA_4_Pin
                           DATA_3_Pin DATA_2_Pin DATA_1_Pin DATA_0_Pin */
  GPIO_InitStruct.Pin = DATA_7_Pin|DATA_6_Pin|DATA_5_Pin|DATA_4_Pin
 800276e:	23ff      	movs	r3, #255	@ 0xff
 8002770:	61fb      	str	r3, [r7, #28]
                          |DATA_3_Pin|DATA_2_Pin|DATA_1_Pin|DATA_0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002772:	2300      	movs	r3, #0
 8002774:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002776:	2300      	movs	r3, #0
 8002778:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800277a:	f107 031c 	add.w	r3, r7, #28
 800277e:	4619      	mov	r1, r3
 8002780:	480c      	ldr	r0, [pc, #48]	@ (80027b4 <MX_GPIO_Init+0x20c>)
 8002782:	f003 f9df 	bl	8005b44 <HAL_GPIO_Init>

  /*Configure GPIO pins : BOARDID_2_Pin BOARDID_3_Pin */
  GPIO_InitStruct.Pin = BOARDID_2_Pin|BOARDID_3_Pin;
 8002786:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800278a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800278c:	2300      	movs	r3, #0
 800278e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002790:	2302      	movs	r3, #2
 8002792:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002794:	f107 031c 	add.w	r3, r7, #28
 8002798:	4619      	mov	r1, r3
 800279a:	4805      	ldr	r0, [pc, #20]	@ (80027b0 <MX_GPIO_Init+0x208>)
 800279c:	f003 f9d2 	bl	8005b44 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80027a0:	bf00      	nop
 80027a2:	3730      	adds	r7, #48	@ 0x30
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bd80      	pop	{r7, pc}
 80027a8:	40023800 	.word	0x40023800
 80027ac:	40021000 	.word	0x40021000
 80027b0:	40020400 	.word	0x40020400
 80027b4:	40020c00 	.word	0x40020c00
 80027b8:	40020800 	.word	0x40020800
 80027bc:	40020000 	.word	0x40020000

080027c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80027c0:	b480      	push	{r7}
 80027c2:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80027c4:	b672      	cpsid	i
}
 80027c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80027c8:	bf00      	nop
 80027ca:	e7fd      	b.n	80027c8 <Error_Handler+0x8>

080027cc <node_id_get>:
/* Core/Src/node_id.c */
#include "node_id.h"

uint8_t node_id_get(void)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b082      	sub	sp, #8
 80027d0:	af00      	add	r7, sp, #0
    uint8_t id = 0;
 80027d2:	2300      	movs	r3, #0
 80027d4:	71fb      	strb	r3, [r7, #7]

    if (HAL_GPIO_ReadPin(NODEID1_MOD_PORT, NODEID1_MOD_PIN)) id |= 0x01;
 80027d6:	2140      	movs	r1, #64	@ 0x40
 80027d8:	4818      	ldr	r0, [pc, #96]	@ (800283c <node_id_get+0x70>)
 80027da:	f003 fb5f 	bl	8005e9c <HAL_GPIO_ReadPin>
 80027de:	4603      	mov	r3, r0
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d003      	beq.n	80027ec <node_id_get+0x20>
 80027e4:	79fb      	ldrb	r3, [r7, #7]
 80027e6:	f043 0301 	orr.w	r3, r3, #1
 80027ea:	71fb      	strb	r3, [r7, #7]
    if (HAL_GPIO_ReadPin(NODEID2_MOD_PORT, NODEID2_MOD_PIN)) id |= 0x02;
 80027ec:	2110      	movs	r1, #16
 80027ee:	4813      	ldr	r0, [pc, #76]	@ (800283c <node_id_get+0x70>)
 80027f0:	f003 fb54 	bl	8005e9c <HAL_GPIO_ReadPin>
 80027f4:	4603      	mov	r3, r0
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d003      	beq.n	8002802 <node_id_get+0x36>
 80027fa:	79fb      	ldrb	r3, [r7, #7]
 80027fc:	f043 0302 	orr.w	r3, r3, #2
 8002800:	71fb      	strb	r3, [r7, #7]
    if (HAL_GPIO_ReadPin(NODEID4_MOD_PORT, NODEID4_MOD_PIN)) id |= 0x04;
 8002802:	2120      	movs	r1, #32
 8002804:	480d      	ldr	r0, [pc, #52]	@ (800283c <node_id_get+0x70>)
 8002806:	f003 fb49 	bl	8005e9c <HAL_GPIO_ReadPin>
 800280a:	4603      	mov	r3, r0
 800280c:	2b00      	cmp	r3, #0
 800280e:	d003      	beq.n	8002818 <node_id_get+0x4c>
 8002810:	79fb      	ldrb	r3, [r7, #7]
 8002812:	f043 0304 	orr.w	r3, r3, #4
 8002816:	71fb      	strb	r3, [r7, #7]
    if (HAL_GPIO_ReadPin(NODEID8_MOD_PORT, NODEID8_MOD_PIN)) id |= 0x08;
 8002818:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800281c:	4808      	ldr	r0, [pc, #32]	@ (8002840 <node_id_get+0x74>)
 800281e:	f003 fb3d 	bl	8005e9c <HAL_GPIO_ReadPin>
 8002822:	4603      	mov	r3, r0
 8002824:	2b00      	cmp	r3, #0
 8002826:	d003      	beq.n	8002830 <node_id_get+0x64>
 8002828:	79fb      	ldrb	r3, [r7, #7]
 800282a:	f043 0308 	orr.w	r3, r3, #8
 800282e:	71fb      	strb	r3, [r7, #7]

    return id;  // Returns 0 to 15
 8002830:	79fb      	ldrb	r3, [r7, #7]
}
 8002832:	4618      	mov	r0, r3
 8002834:	3708      	adds	r7, #8
 8002836:	46bd      	mov	sp, r7
 8002838:	bd80      	pop	{r7, pc}
 800283a:	bf00      	nop
 800283c:	40021000 	.word	0x40021000
 8002840:	40020800 	.word	0x40020800

08002844 <packet_init>:
/* App loading state (unchanged) */
static uint8_t load_app_slot[CH_COUNT] = {255};
static uint8_t load_next_line[CH_COUNT] = {0};

void packet_init(uint8_t id)
{
 8002844:	b480      	push	{r7}
 8002846:	b085      	sub	sp, #20
 8002848:	af00      	add	r7, sp, #0
 800284a:	4603      	mov	r3, r0
 800284c:	71fb      	strb	r3, [r7, #7]
    node_id = id;
 800284e:	4a19      	ldr	r2, [pc, #100]	@ (80028b4 <packet_init+0x70>)
 8002850:	79fb      	ldrb	r3, [r7, #7]
 8002852:	7013      	strb	r3, [r2, #0]
    for (int ch = 0; ch < CH_COUNT; ch++) {
 8002854:	2300      	movs	r3, #0
 8002856:	60fb      	str	r3, [r7, #12]
 8002858:	e022      	b.n	80028a0 <packet_init+0x5c>
        rx_state[ch].idx = 0;
 800285a:	4a17      	ldr	r2, [pc, #92]	@ (80028b8 <packet_init+0x74>)
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	f240 2106 	movw	r1, #518	@ 0x206
 8002862:	fb01 f303 	mul.w	r3, r1, r3
 8002866:	4413      	add	r3, r2
 8002868:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800286c:	2200      	movs	r2, #0
 800286e:	801a      	strh	r2, [r3, #0]
        rx_state[ch].state = RX_IDLE;
 8002870:	4a11      	ldr	r2, [pc, #68]	@ (80028b8 <packet_init+0x74>)
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	f240 2106 	movw	r1, #518	@ 0x206
 8002878:	fb01 f303 	mul.w	r3, r1, r3
 800287c:	4413      	add	r3, r2
 800287e:	f203 2302 	addw	r3, r3, #514	@ 0x202
 8002882:	2200      	movs	r2, #0
 8002884:	701a      	strb	r2, [r3, #0]
        load_app_slot[ch] = 255;
 8002886:	4a0d      	ldr	r2, [pc, #52]	@ (80028bc <packet_init+0x78>)
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	4413      	add	r3, r2
 800288c:	22ff      	movs	r2, #255	@ 0xff
 800288e:	701a      	strb	r2, [r3, #0]
        load_next_line[ch] = 0;
 8002890:	4a0b      	ldr	r2, [pc, #44]	@ (80028c0 <packet_init+0x7c>)
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	4413      	add	r3, r2
 8002896:	2200      	movs	r2, #0
 8002898:	701a      	strb	r2, [r3, #0]
    for (int ch = 0; ch < CH_COUNT; ch++) {
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	3301      	adds	r3, #1
 800289e:	60fb      	str	r3, [r7, #12]
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	2b05      	cmp	r3, #5
 80028a4:	ddd9      	ble.n	800285a <packet_init+0x16>
    }
}
 80028a6:	bf00      	nop
 80028a8:	bf00      	nop
 80028aa:	3714      	adds	r7, #20
 80028ac:	46bd      	mov	sp, r7
 80028ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b2:	4770      	bx	lr
 80028b4:	20002022 	.word	0x20002022
 80028b8:	20002024 	.word	0x20002024
 80028bc:	2000000c 	.word	0x2000000c
 80028c0:	20002c48 	.word	0x20002c48

080028c4 <stuff_byte>:

/* Stuff a byte if it's ESC */
static inline void stuff_byte(uint8_t **dst, uint8_t byte)
{
 80028c4:	b480      	push	{r7}
 80028c6:	b083      	sub	sp, #12
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
 80028cc:	460b      	mov	r3, r1
 80028ce:	70fb      	strb	r3, [r7, #3]
    if (byte == PACKET_ESC) {
 80028d0:	78fb      	ldrb	r3, [r7, #3]
 80028d2:	2b1b      	cmp	r3, #27
 80028d4:	d106      	bne.n	80028e4 <stuff_byte+0x20>
        *(*dst)++ = PACKET_ESC;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	1c59      	adds	r1, r3, #1
 80028dc:	687a      	ldr	r2, [r7, #4]
 80028de:	6011      	str	r1, [r2, #0]
 80028e0:	221b      	movs	r2, #27
 80028e2:	701a      	strb	r2, [r3, #0]
    }
    *(*dst)++ = byte;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	1c59      	adds	r1, r3, #1
 80028ea:	687a      	ldr	r2, [r7, #4]
 80028ec:	6011      	str	r1, [r2, #0]
 80028ee:	78fa      	ldrb	r2, [r7, #3]
 80028f0:	701a      	strb	r2, [r3, #0]
}
 80028f2:	bf00      	nop
 80028f4:	370c      	adds	r7, #12
 80028f6:	46bd      	mov	sp, r7
 80028f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fc:	4770      	bx	lr
	...

08002900 <packet_sendNew>:


void packet_sendNew(uint8_t dest_id, const uint8_t *payload, uint8_t payload_len, uint8_t channel){
 8002900:	b590      	push	{r4, r7, lr}
 8002902:	f5ad 7d09 	sub.w	sp, sp, #548	@ 0x224
 8002906:	af00      	add	r7, sp, #0
 8002908:	4604      	mov	r4, r0
 800290a:	f507 7008 	add.w	r0, r7, #544	@ 0x220
 800290e:	f5a0 7008 	sub.w	r0, r0, #544	@ 0x220
 8002912:	6001      	str	r1, [r0, #0]
 8002914:	4610      	mov	r0, r2
 8002916:	4619      	mov	r1, r3
 8002918:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 800291c:	f2a3 2319 	subw	r3, r3, #537	@ 0x219
 8002920:	4622      	mov	r2, r4
 8002922:	701a      	strb	r2, [r3, #0]
 8002924:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002928:	f2a3 231a 	subw	r3, r3, #538	@ 0x21a
 800292c:	4602      	mov	r2, r0
 800292e:	701a      	strb	r2, [r3, #0]
 8002930:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002934:	f2a3 231b 	subw	r3, r3, #539	@ 0x21b
 8002938:	460a      	mov	r2, r1
 800293a:	701a      	strb	r2, [r3, #0]
    uint8_t tx_buf[512];
    uint8_t *p = tx_buf;
 800293c:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002940:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8002944:	f107 0210 	add.w	r2, r7, #16
 8002948:	601a      	str	r2, [r3, #0]

    *p++ = PACKET_ESC;
 800294a:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 800294e:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	1c59      	adds	r1, r3, #1
 8002956:	f507 7208 	add.w	r2, r7, #544	@ 0x220
 800295a:	f5a2 7205 	sub.w	r2, r2, #532	@ 0x214
 800295e:	6011      	str	r1, [r2, #0]
 8002960:	221b      	movs	r2, #27
 8002962:	701a      	strb	r2, [r3, #0]
    *p++ = PACKET_STX;
 8002964:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002968:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	1c59      	adds	r1, r3, #1
 8002970:	f507 7208 	add.w	r2, r7, #544	@ 0x220
 8002974:	f5a2 7205 	sub.w	r2, r2, #532	@ 0x214
 8002978:	6011      	str	r1, [r2, #0]
 800297a:	2202      	movs	r2, #2
 800297c:	701a      	strb	r2, [r3, #0]
    *p++ = node_id;  //source id (or "fromId")
 800297e:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002982:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	1c59      	adds	r1, r3, #1
 800298a:	f507 7208 	add.w	r2, r7, #544	@ 0x220
 800298e:	f5a2 7205 	sub.w	r2, r2, #532	@ 0x214
 8002992:	6011      	str	r1, [r2, #0]
 8002994:	4a55      	ldr	r2, [pc, #340]	@ (8002aec <packet_sendNew+0x1ec>)
 8002996:	7812      	ldrb	r2, [r2, #0]
 8002998:	701a      	strb	r2, [r3, #0]

    // Length byte
    stuff_byte(&p, payload_len);
 800299a:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 800299e:	f2a3 231a 	subw	r3, r3, #538	@ 0x21a
 80029a2:	781a      	ldrb	r2, [r3, #0]
 80029a4:	f107 030c 	add.w	r3, r7, #12
 80029a8:	4611      	mov	r1, r2
 80029aa:	4618      	mov	r0, r3
 80029ac:	f7ff ff8a 	bl	80028c4 <stuff_byte>

    // Destination address (or "toId")
    stuff_byte(&p, dest_id);
 80029b0:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 80029b4:	f2a3 2319 	subw	r3, r3, #537	@ 0x219
 80029b8:	781a      	ldrb	r2, [r3, #0]
 80029ba:	f107 030c 	add.w	r3, r7, #12
 80029be:	4611      	mov	r1, r2
 80029c0:	4618      	mov	r0, r3
 80029c2:	f7ff ff7f 	bl	80028c4 <stuff_byte>

    // Payload with stuffing
    for (uint16_t i = 0; i < payload_len; i++) {
 80029c6:	2300      	movs	r3, #0
 80029c8:	f8a7 321e 	strh.w	r3, [r7, #542]	@ 0x21e
 80029cc:	e013      	b.n	80029f6 <packet_sendNew+0xf6>
        stuff_byte(&p, payload[i]);
 80029ce:	f8b7 321e 	ldrh.w	r3, [r7, #542]	@ 0x21e
 80029d2:	f507 7208 	add.w	r2, r7, #544	@ 0x220
 80029d6:	f5a2 7208 	sub.w	r2, r2, #544	@ 0x220
 80029da:	6812      	ldr	r2, [r2, #0]
 80029dc:	4413      	add	r3, r2
 80029de:	781a      	ldrb	r2, [r3, #0]
 80029e0:	f107 030c 	add.w	r3, r7, #12
 80029e4:	4611      	mov	r1, r2
 80029e6:	4618      	mov	r0, r3
 80029e8:	f7ff ff6c 	bl	80028c4 <stuff_byte>
    for (uint16_t i = 0; i < payload_len; i++) {
 80029ec:	f8b7 321e 	ldrh.w	r3, [r7, #542]	@ 0x21e
 80029f0:	3301      	adds	r3, #1
 80029f2:	f8a7 321e 	strh.w	r3, [r7, #542]	@ 0x21e
 80029f6:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 80029fa:	f2a3 231a 	subw	r3, r3, #538	@ 0x21a
 80029fe:	781b      	ldrb	r3, [r3, #0]
 8002a00:	b29b      	uxth	r3, r3
 8002a02:	f8b7 221e 	ldrh.w	r2, [r7, #542]	@ 0x21e
 8002a06:	429a      	cmp	r2, r3
 8002a08:	d3e1      	bcc.n	80029ce <packet_sendNew+0xce>
    }

    // Checksum (includes first ESC and final ESC before ETX)
    uint32_t sum = PACKET_ESC;  // first ESC
 8002a0a:	231b      	movs	r3, #27
 8002a0c:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
    for (uint8_t *s = tx_buf + 1; s < p; s++) sum += *s;
 8002a10:	f107 0310 	add.w	r3, r7, #16
 8002a14:	3301      	adds	r3, #1
 8002a16:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214
 8002a1a:	e00d      	b.n	8002a38 <packet_sendNew+0x138>
 8002a1c:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8002a20:	781b      	ldrb	r3, [r3, #0]
 8002a22:	461a      	mov	r2, r3
 8002a24:	f8d7 3218 	ldr.w	r3, [r7, #536]	@ 0x218
 8002a28:	4413      	add	r3, r2
 8002a2a:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
 8002a2e:	f8d7 3214 	ldr.w	r3, [r7, #532]	@ 0x214
 8002a32:	3301      	adds	r3, #1
 8002a34:	f8c7 3214 	str.w	r3, [r7, #532]	@ 0x214
 8002a38:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002a3c:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f8d7 2214 	ldr.w	r2, [r7, #532]	@ 0x214
 8002a46:	429a      	cmp	r2, r3
 8002a48:	d3e8      	bcc.n	8002a1c <packet_sendNew+0x11c>
    sum += PACKET_ESC;  // the ESC before ETX
 8002a4a:	f8d7 3218 	ldr.w	r3, [r7, #536]	@ 0x218
 8002a4e:	331b      	adds	r3, #27
 8002a50:	f8c7 3218 	str.w	r3, [r7, #536]	@ 0x218
    uint8_t chk = sum & 0xFF;
 8002a54:	f8d7 3218 	ldr.w	r3, [r7, #536]	@ 0x218
 8002a58:	f887 3213 	strb.w	r3, [r7, #531]	@ 0x213

    // Special VB6 rule
    if (chk == PACKET_ESC) chk = PACKET_ESC + 1;
 8002a5c:	f897 3213 	ldrb.w	r3, [r7, #531]	@ 0x213
 8002a60:	2b1b      	cmp	r3, #27
 8002a62:	d102      	bne.n	8002a6a <packet_sendNew+0x16a>
 8002a64:	231c      	movs	r3, #28
 8002a66:	f887 3213 	strb.w	r3, [r7, #531]	@ 0x213

    *p++ = chk;
 8002a6a:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002a6e:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	1c59      	adds	r1, r3, #1
 8002a76:	f507 7208 	add.w	r2, r7, #544	@ 0x220
 8002a7a:	f5a2 7205 	sub.w	r2, r2, #532	@ 0x214
 8002a7e:	6011      	str	r1, [r2, #0]
 8002a80:	f897 2213 	ldrb.w	r2, [r7, #531]	@ 0x213
 8002a84:	701a      	strb	r2, [r3, #0]
    *p++ = PACKET_ESC;
 8002a86:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002a8a:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	1c59      	adds	r1, r3, #1
 8002a92:	f507 7208 	add.w	r2, r7, #544	@ 0x220
 8002a96:	f5a2 7205 	sub.w	r2, r2, #532	@ 0x214
 8002a9a:	6011      	str	r1, [r2, #0]
 8002a9c:	221b      	movs	r2, #27
 8002a9e:	701a      	strb	r2, [r3, #0]
    *p++ = PACKET_ETX;
 8002aa0:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002aa4:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	1c59      	adds	r1, r3, #1
 8002aac:	f507 7208 	add.w	r2, r7, #544	@ 0x220
 8002ab0:	f5a2 7205 	sub.w	r2, r2, #532	@ 0x214
 8002ab4:	6011      	str	r1, [r2, #0]
 8002ab6:	2203      	movs	r2, #3
 8002ab8:	701a      	strb	r2, [r3, #0]

    comm_send_channel(tx_buf, p - tx_buf, channel);
 8002aba:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002abe:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8002ac2:	681a      	ldr	r2, [r3, #0]
 8002ac4:	f107 0310 	add.w	r3, r7, #16
 8002ac8:	1ad3      	subs	r3, r2, r3
 8002aca:	b299      	uxth	r1, r3
 8002acc:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002ad0:	f2a3 231b 	subw	r3, r3, #539	@ 0x21b
 8002ad4:	781a      	ldrb	r2, [r3, #0]
 8002ad6:	f107 0310 	add.w	r3, r7, #16
 8002ada:	4618      	mov	r0, r3
 8002adc:	f7fe fda8 	bl	8001630 <comm_send_channel>
}
 8002ae0:	bf00      	nop
 8002ae2:	f507 7709 	add.w	r7, r7, #548	@ 0x224
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	bd90      	pop	{r4, r7, pc}
 8002aea:	bf00      	nop
 8002aec:	20002022 	.word	0x20002022

08002af0 <packet_send_ack>:

void packet_send_ack(uint8_t dest_id, uint8_t channel)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b084      	sub	sp, #16
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	4603      	mov	r3, r0
 8002af8:	460a      	mov	r2, r1
 8002afa:	71fb      	strb	r3, [r7, #7]
 8002afc:	4613      	mov	r3, r2
 8002afe:	71bb      	strb	r3, [r7, #6]
    uint8_t ack[] = {CMD_ACK};
 8002b00:	23fe      	movs	r3, #254	@ 0xfe
 8002b02:	733b      	strb	r3, [r7, #12]
    packet_sendNew(dest_id, ack, sizeof(ack), channel);
 8002b04:	79bb      	ldrb	r3, [r7, #6]
 8002b06:	f107 010c 	add.w	r1, r7, #12
 8002b0a:	79f8      	ldrb	r0, [r7, #7]
 8002b0c:	2201      	movs	r2, #1
 8002b0e:	f7ff fef7 	bl	8002900 <packet_sendNew>
}
 8002b12:	bf00      	nop
 8002b14:	3710      	adds	r7, #16
 8002b16:	46bd      	mov	sp, r7
 8002b18:	bd80      	pop	{r7, pc}

08002b1a <packet_send_nak>:

void packet_send_nak(uint8_t dest_id, uint8_t channel)
{
 8002b1a:	b580      	push	{r7, lr}
 8002b1c:	b084      	sub	sp, #16
 8002b1e:	af00      	add	r7, sp, #0
 8002b20:	4603      	mov	r3, r0
 8002b22:	460a      	mov	r2, r1
 8002b24:	71fb      	strb	r3, [r7, #7]
 8002b26:	4613      	mov	r3, r2
 8002b28:	71bb      	strb	r3, [r7, #6]
	uint8_t nak[] = {CMD_NAK};
 8002b2a:	23ff      	movs	r3, #255	@ 0xff
 8002b2c:	733b      	strb	r3, [r7, #12]
	packet_sendNew(dest_id, nak, sizeof(nak), channel);
 8002b2e:	79bb      	ldrb	r3, [r7, #6]
 8002b30:	f107 010c 	add.w	r1, r7, #12
 8002b34:	79f8      	ldrb	r0, [r7, #7]
 8002b36:	2201      	movs	r2, #1
 8002b38:	f7ff fee2 	bl	8002900 <packet_sendNew>
}
 8002b3c:	bf00      	nop
 8002b3e:	3710      	adds	r7, #16
 8002b40:	46bd      	mov	sp, r7
 8002b42:	bd80      	pop	{r7, pc}

08002b44 <unstuff>:

/* Unstuff buffer in-place and return new length */
static uint16_t unstuff(uint8_t *buf, uint16_t len)
{
 8002b44:	b480      	push	{r7}
 8002b46:	b085      	sub	sp, #20
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
 8002b4c:	460b      	mov	r3, r1
 8002b4e:	807b      	strh	r3, [r7, #2]
    uint16_t w = 0;
 8002b50:	2300      	movs	r3, #0
 8002b52:	81fb      	strh	r3, [r7, #14]
    for (uint16_t r = 0; r < len; r++) {
 8002b54:	2300      	movs	r3, #0
 8002b56:	81bb      	strh	r3, [r7, #12]
 8002b58:	e01c      	b.n	8002b94 <unstuff+0x50>
        if (buf[r] == PACKET_ESC) {
 8002b5a:	89bb      	ldrh	r3, [r7, #12]
 8002b5c:	687a      	ldr	r2, [r7, #4]
 8002b5e:	4413      	add	r3, r2
 8002b60:	781b      	ldrb	r3, [r3, #0]
 8002b62:	2b1b      	cmp	r3, #27
 8002b64:	d108      	bne.n	8002b78 <unstuff+0x34>
            r++;
 8002b66:	89bb      	ldrh	r3, [r7, #12]
 8002b68:	3301      	adds	r3, #1
 8002b6a:	81bb      	strh	r3, [r7, #12]
            if (r >= len) return 0;  // malformed
 8002b6c:	89ba      	ldrh	r2, [r7, #12]
 8002b6e:	887b      	ldrh	r3, [r7, #2]
 8002b70:	429a      	cmp	r2, r3
 8002b72:	d301      	bcc.n	8002b78 <unstuff+0x34>
 8002b74:	2300      	movs	r3, #0
 8002b76:	e012      	b.n	8002b9e <unstuff+0x5a>
        }
        buf[w++] = buf[r];
 8002b78:	89bb      	ldrh	r3, [r7, #12]
 8002b7a:	687a      	ldr	r2, [r7, #4]
 8002b7c:	441a      	add	r2, r3
 8002b7e:	89fb      	ldrh	r3, [r7, #14]
 8002b80:	1c59      	adds	r1, r3, #1
 8002b82:	81f9      	strh	r1, [r7, #14]
 8002b84:	4619      	mov	r1, r3
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	440b      	add	r3, r1
 8002b8a:	7812      	ldrb	r2, [r2, #0]
 8002b8c:	701a      	strb	r2, [r3, #0]
    for (uint16_t r = 0; r < len; r++) {
 8002b8e:	89bb      	ldrh	r3, [r7, #12]
 8002b90:	3301      	adds	r3, #1
 8002b92:	81bb      	strh	r3, [r7, #12]
 8002b94:	89ba      	ldrh	r2, [r7, #12]
 8002b96:	887b      	ldrh	r3, [r7, #2]
 8002b98:	429a      	cmp	r2, r3
 8002b9a:	d3de      	bcc.n	8002b5a <unstuff+0x16>
    }
    return w;
 8002b9c:	89fb      	ldrh	r3, [r7, #14]
}
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	3714      	adds	r7, #20
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba8:	4770      	bx	lr
	...

08002bac <packet_feed_byte>:

/* Main byte feeder */
void packet_feed_byte(uint8_t channel, uint8_t byte)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b0ac      	sub	sp, #176	@ 0xb0
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	460a      	mov	r2, r1
 8002bb6:	71fb      	strb	r3, [r7, #7]
 8002bb8:	4613      	mov	r3, r2
 8002bba:	71bb      	strb	r3, [r7, #6]
    if (channel >= CH_COUNT) return;
 8002bbc:	79fb      	ldrb	r3, [r7, #7]
 8002bbe:	2b05      	cmp	r3, #5
 8002bc0:	f200 84de 	bhi.w	8003580 <packet_feed_byte+0x9d4>
    channel_rx_t *st = &rx_state[channel];
 8002bc4:	79fb      	ldrb	r3, [r7, #7]
 8002bc6:	f240 2206 	movw	r2, #518	@ 0x206
 8002bca:	fb02 f303 	mul.w	r3, r2, r3
 8002bce:	4adf      	ldr	r2, [pc, #892]	@ (8002f4c <packet_feed_byte+0x3a0>)
 8002bd0:	4413      	add	r3, r2
 8002bd2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c

    switch (st->state) {
 8002bd6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002bda:	f893 3202 	ldrb.w	r3, [r3, #514]	@ 0x202
 8002bde:	2b04      	cmp	r3, #4
 8002be0:	f200 84d3 	bhi.w	800358a <packet_feed_byte+0x9de>
 8002be4:	a201      	add	r2, pc, #4	@ (adr r2, 8002bec <packet_feed_byte+0x40>)
 8002be6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bea:	bf00      	nop
 8002bec:	08002c01 	.word	0x08002c01
 8002bf0:	08002c17 	.word	0x08002c17
 8002bf4:	08002c43 	.word	0x08002c43
 8002bf8:	08002c7d 	.word	0x08002c7d
 8002bfc:	08002cb3 	.word	0x08002cb3
        case RX_IDLE:
            if (byte == PACKET_ESC) st->state = RX_SEEN_ESC;
 8002c00:	79bb      	ldrb	r3, [r7, #6]
 8002c02:	2b1b      	cmp	r3, #27
 8002c04:	f040 84be 	bne.w	8003584 <packet_feed_byte+0x9d8>
 8002c08:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002c0c:	2201      	movs	r2, #1
 8002c0e:	f883 2202 	strb.w	r2, [r3, #514]	@ 0x202
            break;
 8002c12:	f000 bcb7 	b.w	8003584 <packet_feed_byte+0x9d8>

        case RX_SEEN_ESC:
            if (byte == PACKET_STX) {
 8002c16:	79bb      	ldrb	r3, [r7, #6]
 8002c18:	2b02      	cmp	r3, #2
 8002c1a:	d10b      	bne.n	8002c34 <packet_feed_byte+0x88>
                st->state = RX_SEEN_ESC_STX;
 8002c1c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002c20:	2202      	movs	r2, #2
 8002c22:	f883 2202 	strb.w	r2, [r3, #514]	@ 0x202
                st->idx = 0;
 8002c26:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002c2a:	2200      	movs	r2, #0
 8002c2c:	f8a3 2200 	strh.w	r2, [r3, #512]	@ 0x200
            } else {
                st->state = RX_IDLE;
            }
            break;
 8002c30:	f000 bcab 	b.w	800358a <packet_feed_byte+0x9de>
                st->state = RX_IDLE;
 8002c34:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002c38:	2200      	movs	r2, #0
 8002c3a:	f883 2202 	strb.w	r2, [r3, #514]	@ 0x202
            break;
 8002c3e:	f000 bca4 	b.w	800358a <packet_feed_byte+0x9de>

        case RX_SEEN_ESC_STX:
            st->buffer[st->idx++] = byte;
 8002c42:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002c46:	f8b3 3200 	ldrh.w	r3, [r3, #512]	@ 0x200
 8002c4a:	1c5a      	adds	r2, r3, #1
 8002c4c:	b291      	uxth	r1, r2
 8002c4e:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8002c52:	f8a2 1200 	strh.w	r1, [r2, #512]	@ 0x200
 8002c56:	4619      	mov	r1, r3
 8002c58:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002c5c:	79ba      	ldrb	r2, [r7, #6]
 8002c5e:	545a      	strb	r2, [r3, r1]
            if (st->idx == 3) st->state = RX_GETTING;  // src, len, dest collected
 8002c60:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002c64:	f8b3 3200 	ldrh.w	r3, [r3, #512]	@ 0x200
 8002c68:	2b03      	cmp	r3, #3
 8002c6a:	f040 848d 	bne.w	8003588 <packet_feed_byte+0x9dc>
 8002c6e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002c72:	2203      	movs	r2, #3
 8002c74:	f883 2202 	strb.w	r2, [r3, #514]	@ 0x202
            break;
 8002c78:	f000 bc86 	b.w	8003588 <packet_feed_byte+0x9dc>

        case RX_GETTING:
            if (byte == PACKET_ESC) {
 8002c7c:	79bb      	ldrb	r3, [r7, #6]
 8002c7e:	2b1b      	cmp	r3, #27
 8002c80:	d106      	bne.n	8002c90 <packet_feed_byte+0xe4>
                st->state = RX_ESCAPED;
 8002c82:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002c86:	2204      	movs	r2, #4
 8002c88:	f883 2202 	strb.w	r2, [r3, #514]	@ 0x202
            } else {
                st->buffer[st->idx++] = byte;
            }
            break;
 8002c8c:	f000 bc7d 	b.w	800358a <packet_feed_byte+0x9de>
                st->buffer[st->idx++] = byte;
 8002c90:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002c94:	f8b3 3200 	ldrh.w	r3, [r3, #512]	@ 0x200
 8002c98:	1c5a      	adds	r2, r3, #1
 8002c9a:	b291      	uxth	r1, r2
 8002c9c:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8002ca0:	f8a2 1200 	strh.w	r1, [r2, #512]	@ 0x200
 8002ca4:	4619      	mov	r1, r3
 8002ca6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002caa:	79ba      	ldrb	r2, [r7, #6]
 8002cac:	545a      	strb	r2, [r3, r1]
            break;
 8002cae:	f000 bc6c 	b.w	800358a <packet_feed_byte+0x9de>

        case RX_ESCAPED:
			if (byte == PACKET_ETX) {
 8002cb2:	79bb      	ldrb	r3, [r7, #6]
 8002cb4:	2b03      	cmp	r3, #3
 8002cb6:	f040 844e 	bne.w	8003556 <packet_feed_byte+0x9aa>
				uint16_t raw_len = st->idx;
 8002cba:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002cbe:	f8b3 3200 	ldrh.w	r3, [r3, #512]	@ 0x200
 8002cc2:	f8a7 309a 	strh.w	r3, [r7, #154]	@ 0x9a
				uint16_t unstuffed_len = unstuff(st->buffer, raw_len);
 8002cc6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002cca:	f8b7 209a 	ldrh.w	r2, [r7, #154]	@ 0x9a
 8002cce:	4611      	mov	r1, r2
 8002cd0:	4618      	mov	r0, r3
 8002cd2:	f7ff ff37 	bl	8002b44 <unstuff>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	f8a7 3098 	strh.w	r3, [r7, #152]	@ 0x98

				if (unstuffed_len < 4 || st->buffer[1] > MAX_PAYLOAD) goto rx_reset;
 8002cdc:	f8b7 3098 	ldrh.w	r3, [r7, #152]	@ 0x98
 8002ce0:	2b03      	cmp	r3, #3
 8002ce2:	f240 8428 	bls.w	8003536 <packet_feed_byte+0x98a>
 8002ce6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002cea:	785b      	ldrb	r3, [r3, #1]
 8002cec:	2bc8      	cmp	r3, #200	@ 0xc8
 8002cee:	f200 8422 	bhi.w	8003536 <packet_feed_byte+0x98a>

				st->from_id        	= st->buffer[0];
 8002cf2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002cf6:	781a      	ldrb	r2, [r3, #0]
 8002cf8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002cfc:	f883 2203 	strb.w	r2, [r3, #515]	@ 0x203
				uint8_t payload_len = st->buffer[1];
 8002d00:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002d04:	785b      	ldrb	r3, [r3, #1]
 8002d06:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
				st->to_id        	= st->buffer[2];
 8002d0a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002d0e:	789a      	ldrb	r2, [r3, #2]
 8002d10:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002d14:	f883 2204 	strb.w	r2, [r3, #516]	@ 0x204

				if (st->to_id != node_id){
 8002d18:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002d1c:	f893 2204 	ldrb.w	r2, [r3, #516]	@ 0x204
 8002d20:	4b8b      	ldr	r3, [pc, #556]	@ (8002f50 <packet_feed_byte+0x3a4>)
 8002d22:	781b      	ldrb	r3, [r3, #0]
 8002d24:	429a      	cmp	r2, r3
 8002d26:	f040 8408 	bne.w	800353a <packet_feed_byte+0x98e>
					//TODO: This should route to the communication bridge for forwarding I think?
					goto rx_reset;
				}

				/* CHECKSUM  includes ESC + STX + data + ESC */
				uint32_t sum = PACKET_ESC;
 8002d2a:	231b      	movs	r3, #27
 8002d2c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
				sum += PACKET_STX;
 8002d30:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002d34:	3302      	adds	r3, #2
 8002d36:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
				for (int i = 0; i < 3 + payload_len; i++) {
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002d40:	e010      	b.n	8002d64 <packet_feed_byte+0x1b8>
					sum += st->buffer[i];
 8002d42:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8002d46:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002d4a:	4413      	add	r3, r2
 8002d4c:	781b      	ldrb	r3, [r3, #0]
 8002d4e:	461a      	mov	r2, r3
 8002d50:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002d54:	4413      	add	r3, r2
 8002d56:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
				for (int i = 0; i < 3 + payload_len; i++) {
 8002d5a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002d5e:	3301      	adds	r3, #1
 8002d60:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002d64:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8002d68:	3302      	adds	r3, #2
 8002d6a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002d6e:	429a      	cmp	r2, r3
 8002d70:	dde7      	ble.n	8002d42 <packet_feed_byte+0x196>
				}
				sum += PACKET_ESC;
 8002d72:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002d76:	331b      	adds	r3, #27
 8002d78:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
				uint8_t calculated = (uint8_t)sum;
 8002d7c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002d80:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96
				uint8_t received   = st->buffer[3 + payload_len];
 8002d84:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8002d88:	3303      	adds	r3, #3
 8002d8a:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8002d8e:	5cd3      	ldrb	r3, [r2, r3]
 8002d90:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
				if (received == PACKET_ESC + 1) received = PACKET_ESC;
 8002d94:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8002d98:	2b1c      	cmp	r3, #28
 8002d9a:	d102      	bne.n	8002da2 <packet_feed_byte+0x1f6>
 8002d9c:	231b      	movs	r3, #27
 8002d9e:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7

				if (calculated != received) {
 8002da2:	f897 2096 	ldrb.w	r2, [r7, #150]	@ 0x96
 8002da6:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8002daa:	429a      	cmp	r2, r3
 8002dac:	d009      	beq.n	8002dc2 <packet_feed_byte+0x216>
					packet_send_nak(st->from_id, channel);
 8002dae:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002db2:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8002db6:	79fa      	ldrb	r2, [r7, #7]
 8002db8:	4611      	mov	r1, r2
 8002dba:	4618      	mov	r0, r3
 8002dbc:	f7ff fead 	bl	8002b1a <packet_send_nak>
					goto rx_reset;
 8002dc0:	e3be      	b.n	8003540 <packet_feed_byte+0x994>
				}

				/* Packet valid! */
				const uint8_t *payload = &st->buffer[3];
 8002dc2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002dc6:	3303      	adds	r3, #3
 8002dc8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
				bridge_forward(st->buffer - 2, raw_len + 2);
 8002dcc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002dd0:	1e9a      	subs	r2, r3, #2
 8002dd2:	f8b7 309a 	ldrh.w	r3, [r7, #154]	@ 0x9a
 8002dd6:	3302      	adds	r3, #2
 8002dd8:	b29b      	uxth	r3, r3
 8002dda:	4619      	mov	r1, r3
 8002ddc:	4610      	mov	r0, r2
 8002dde:	f7fd ffbf 	bl	8000d60 <bridge_forward>

				status_led_data_activity();
 8002de2:	f000 fd6b 	bl	80038bc <status_led_data_activity>

				uint8_t cmd = payload[0];
 8002de6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002dea:	781b      	ldrb	r3, [r3, #0]
 8002dec:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
				switch (cmd) {
 8002df0:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8002df4:	2b21      	cmp	r3, #33	@ 0x21
 8002df6:	dc4b      	bgt.n	8002e90 <packet_feed_byte+0x2e4>
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	f340 8392 	ble.w	8003522 <packet_feed_byte+0x976>
 8002dfe:	3b01      	subs	r3, #1
 8002e00:	2b20      	cmp	r3, #32
 8002e02:	f200 838e 	bhi.w	8003522 <packet_feed_byte+0x976>
 8002e06:	a201      	add	r2, pc, #4	@ (adr r2, 8002e0c <packet_feed_byte+0x260>)
 8002e08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e0c:	08002e9b 	.word	0x08002e9b
 8002e10:	08002f93 	.word	0x08002f93
 8002e14:	0800310b 	.word	0x0800310b
 8002e18:	0800323b 	.word	0x0800323b
 8002e1c:	080032c5 	.word	0x080032c5
 8002e20:	0800334f 	.word	0x0800334f
 8002e24:	08003433 	.word	0x08003433
 8002e28:	0800353f 	.word	0x0800353f
 8002e2c:	0800353f 	.word	0x0800353f
 8002e30:	08003523 	.word	0x08003523
 8002e34:	08003523 	.word	0x08003523
 8002e38:	08003523 	.word	0x08003523
 8002e3c:	08003523 	.word	0x08003523
 8002e40:	08003523 	.word	0x08003523
 8002e44:	08003523 	.word	0x08003523
 8002e48:	08003523 	.word	0x08003523
 8002e4c:	0800353f 	.word	0x0800353f
 8002e50:	0800353f 	.word	0x0800353f
 8002e54:	0800353f 	.word	0x0800353f
 8002e58:	08003523 	.word	0x08003523
 8002e5c:	08003523 	.word	0x08003523
 8002e60:	08003523 	.word	0x08003523
 8002e64:	08003523 	.word	0x08003523
 8002e68:	08003523 	.word	0x08003523
 8002e6c:	08003523 	.word	0x08003523
 8002e70:	08003523 	.word	0x08003523
 8002e74:	08003523 	.word	0x08003523
 8002e78:	08003523 	.word	0x08003523
 8002e7c:	08003523 	.word	0x08003523
 8002e80:	08003523 	.word	0x08003523
 8002e84:	08003523 	.word	0x08003523
 8002e88:	0800353f 	.word	0x0800353f
 8002e8c:	0800353f 	.word	0x0800353f
 8002e90:	3bfe      	subs	r3, #254	@ 0xfe
 8002e92:	2b01      	cmp	r3, #1
 8002e94:	f200 8345 	bhi.w	8003522 <packet_feed_byte+0x976>
//						}
						break;

					case CMD_ACK:
					case CMD_NAK:
						break;
 8002e98:	e352      	b.n	8003540 <packet_feed_byte+0x994>
						if (payload_len >= 2) {  // cmd + mask
 8002e9a:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8002e9e:	2b01      	cmp	r3, #1
 8002ea0:	d96d      	bls.n	8002f7e <packet_feed_byte+0x3d2>
							uint8_t maxIndx = payload[1] +1;
 8002ea2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002ea6:	3301      	adds	r3, #1
 8002ea8:	781b      	ldrb	r3, [r3, #0]
 8002eaa:	3301      	adds	r3, #1
 8002eac:	f887 3079 	strb.w	r3, [r7, #121]	@ 0x79
							uint8_t startIndx = payload[2];  //The first output index who's value begins at payload[3]
 8002eb0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002eb4:	3302      	adds	r3, #2
 8002eb6:	781b      	ldrb	r3, [r3, #0]
 8002eb8:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78
							uint8_t val = 0;
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
							if(maxIndx < 1){
 8002ec2:	f897 3079 	ldrb.w	r3, [r7, #121]	@ 0x79
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d109      	bne.n	8002ede <packet_feed_byte+0x332>
								packet_send_nak(st->from_id, channel);  //Not enough data included
 8002eca:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002ece:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8002ed2:	79fa      	ldrb	r2, [r7, #7]
 8002ed4:	4611      	mov	r1, r2
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	f7ff fe1f 	bl	8002b1a <packet_send_nak>
								break;
 8002edc:	e330      	b.n	8003540 <packet_feed_byte+0x994>
							for(uint8_t i = 0; i < maxIndx; i++){ // i is the loop count
 8002ede:	2300      	movs	r3, #0
 8002ee0:	f887 30a6 	strb.w	r3, [r7, #166]	@ 0xa6
 8002ee4:	e03b      	b.n	8002f5e <packet_feed_byte+0x3b2>
								val = payload[3+i];				//First output's val starts at payload[3]
 8002ee6:	f897 30a6 	ldrb.w	r3, [r7, #166]	@ 0xa6
 8002eea:	3303      	adds	r3, #3
 8002eec:	461a      	mov	r2, r3
 8002eee:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002ef2:	4413      	add	r3, r2
 8002ef4:	781b      	ldrb	r3, [r3, #0]
 8002ef6:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
								if(val == 0){
 8002efa:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d10a      	bne.n	8002f18 <packet_feed_byte+0x36c>
									dio_output_set(i+startIndx, false);
 8002f02:	f897 20a6 	ldrb.w	r2, [r7, #166]	@ 0xa6
 8002f06:	f897 3078 	ldrb.w	r3, [r7, #120]	@ 0x78
 8002f0a:	4413      	add	r3, r2
 8002f0c:	b2db      	uxtb	r3, r3
 8002f0e:	2100      	movs	r1, #0
 8002f10:	4618      	mov	r0, r3
 8002f12:	f7fe fe25 	bl	8001b60 <dio_output_set>
 8002f16:	e01d      	b.n	8002f54 <packet_feed_byte+0x3a8>
								}else if(val == 1){
 8002f18:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8002f1c:	2b01      	cmp	r3, #1
 8002f1e:	d10a      	bne.n	8002f36 <packet_feed_byte+0x38a>
									dio_output_set(i+startIndx, true);
 8002f20:	f897 20a6 	ldrb.w	r2, [r7, #166]	@ 0xa6
 8002f24:	f897 3078 	ldrb.w	r3, [r7, #120]	@ 0x78
 8002f28:	4413      	add	r3, r2
 8002f2a:	b2db      	uxtb	r3, r3
 8002f2c:	2101      	movs	r1, #1
 8002f2e:	4618      	mov	r0, r3
 8002f30:	f7fe fe16 	bl	8001b60 <dio_output_set>
 8002f34:	e00e      	b.n	8002f54 <packet_feed_byte+0x3a8>
									packet_send_nak(st->from_id, channel);  //Invalid value.
 8002f36:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002f3a:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8002f3e:	79fa      	ldrb	r2, [r7, #7]
 8002f40:	4611      	mov	r1, r2
 8002f42:	4618      	mov	r0, r3
 8002f44:	f7ff fde9 	bl	8002b1a <packet_send_nak>
									break;
 8002f48:	e00f      	b.n	8002f6a <packet_feed_byte+0x3be>
 8002f4a:	bf00      	nop
 8002f4c:	20002024 	.word	0x20002024
 8002f50:	20002022 	.word	0x20002022
							for(uint8_t i = 0; i < maxIndx; i++){ // i is the loop count
 8002f54:	f897 30a6 	ldrb.w	r3, [r7, #166]	@ 0xa6
 8002f58:	3301      	adds	r3, #1
 8002f5a:	f887 30a6 	strb.w	r3, [r7, #166]	@ 0xa6
 8002f5e:	f897 20a6 	ldrb.w	r2, [r7, #166]	@ 0xa6
 8002f62:	f897 3079 	ldrb.w	r3, [r7, #121]	@ 0x79
 8002f66:	429a      	cmp	r2, r3
 8002f68:	d3bd      	bcc.n	8002ee6 <packet_feed_byte+0x33a>
							packet_send_ack(st->from_id, channel);
 8002f6a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002f6e:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8002f72:	79fa      	ldrb	r2, [r7, #7]
 8002f74:	4611      	mov	r1, r2
 8002f76:	4618      	mov	r0, r3
 8002f78:	f7ff fdba 	bl	8002af0 <packet_send_ack>
						break;
 8002f7c:	e2e0      	b.n	8003540 <packet_feed_byte+0x994>
							packet_send_nak(st->from_id, channel);
 8002f7e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002f82:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8002f86:	79fa      	ldrb	r2, [r7, #7]
 8002f88:	4611      	mov	r1, r2
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	f7ff fdc5 	bl	8002b1a <packet_send_nak>
						break;
 8002f90:	e2d6      	b.n	8003540 <packet_feed_byte+0x994>
							if (payload_len < 1) {  // just cmd
 8002f92:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d109      	bne.n	8002fae <packet_feed_byte+0x402>
								packet_send_nak(st->from_id, channel);
 8002f9a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002f9e:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8002fa2:	79fa      	ldrb	r2, [r7, #7]
 8002fa4:	4611      	mov	r1, r2
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	f7ff fdb7 	bl	8002b1a <packet_send_nak>
								break;
 8002fac:	e2c8      	b.n	8003540 <packet_feed_byte+0x994>
							uint8_t numDigInputs = dio_get_input_count();
 8002fae:	f7fe fed1 	bl	8001d54 <dio_get_input_count>
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
							uint8_t numDigInBytes = (numDigInputs / 8) + (numDigInputs % 8 > 0 ? 1 : 0);
 8002fb8:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8002fbc:	08db      	lsrs	r3, r3, #3
 8002fbe:	b2db      	uxtb	r3, r3
 8002fc0:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 8002fc4:	f002 0207 	and.w	r2, r2, #7
 8002fc8:	b2d2      	uxtb	r2, r2
 8002fca:	2a00      	cmp	r2, #0
 8002fcc:	bf14      	ite	ne
 8002fce:	2201      	movne	r2, #1
 8002fd0:	2200      	moveq	r2, #0
 8002fd2:	b2d2      	uxtb	r2, r2
 8002fd4:	4413      	add	r3, r2
 8002fd6:	f887 307e 	strb.w	r3, [r7, #126]	@ 0x7e
							uint8_t numAnaInputs = aio_get_input_count();
 8002fda:	f7fd fb2f 	bl	800063c <aio_get_input_count>
 8002fde:	4603      	mov	r3, r0
 8002fe0:	f887 307d 	strb.w	r3, [r7, #125]	@ 0x7d
							uint8_t numAnaInBytes = numAnaInputs * 2;
 8002fe4:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 8002fe8:	005b      	lsls	r3, r3, #1
 8002fea:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
							uint8_t getInVal[DIO_INPUT_COUNT_MAX + (AIO_INPUT_COUNT_MAX * 2)] = {0};
 8002fee:	f107 0308 	add.w	r3, r7, #8
 8002ff2:	2260      	movs	r2, #96	@ 0x60
 8002ff4:	2100      	movs	r1, #0
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	f00b fcf6 	bl	800e9e8 <memset>
							uint8_t n = 0;
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	f887 30a5 	strb.w	r3, [r7, #165]	@ 0xa5
							getInVal[0] = CMD_GETINPUTS;
 8003002:	2302      	movs	r3, #2
 8003004:	723b      	strb	r3, [r7, #8]
							getInVal[1] = numDigInBytes + numAnaInBytes;
 8003006:	f897 207e 	ldrb.w	r2, [r7, #126]	@ 0x7e
 800300a:	f897 307c 	ldrb.w	r3, [r7, #124]	@ 0x7c
 800300e:	4413      	add	r3, r2
 8003010:	b2db      	uxtb	r3, r3
 8003012:	727b      	strb	r3, [r7, #9]
							getInVal[2] = numDigInBytes;
 8003014:	f897 307e 	ldrb.w	r3, [r7, #126]	@ 0x7e
 8003018:	72bb      	strb	r3, [r7, #10]
							for (uint8_t i = 0; i < numDigInputs; i++) {
 800301a:	2300      	movs	r3, #0
 800301c:	f887 30a4 	strb.w	r3, [r7, #164]	@ 0xa4
 8003020:	e02b      	b.n	800307a <packet_feed_byte+0x4ce>
								n = 3 + (i/8);
 8003022:	f897 30a4 	ldrb.w	r3, [r7, #164]	@ 0xa4
 8003026:	08db      	lsrs	r3, r3, #3
 8003028:	b2db      	uxtb	r3, r3
 800302a:	3303      	adds	r3, #3
 800302c:	f887 30a5 	strb.w	r3, [r7, #165]	@ 0xa5
								if (dio_input_get(i)) getInVal[n] |= (1 << (i%8));
 8003030:	f897 30a4 	ldrb.w	r3, [r7, #164]	@ 0xa4
 8003034:	4618      	mov	r0, r3
 8003036:	f7fe fe47 	bl	8001cc8 <dio_input_get>
 800303a:	4603      	mov	r3, r0
 800303c:	2b00      	cmp	r3, #0
 800303e:	d017      	beq.n	8003070 <packet_feed_byte+0x4c4>
 8003040:	f897 30a5 	ldrb.w	r3, [r7, #165]	@ 0xa5
 8003044:	33b0      	adds	r3, #176	@ 0xb0
 8003046:	443b      	add	r3, r7
 8003048:	f813 3ca8 	ldrb.w	r3, [r3, #-168]
 800304c:	b25a      	sxtb	r2, r3
 800304e:	f897 30a4 	ldrb.w	r3, [r7, #164]	@ 0xa4
 8003052:	f003 0307 	and.w	r3, r3, #7
 8003056:	2101      	movs	r1, #1
 8003058:	fa01 f303 	lsl.w	r3, r1, r3
 800305c:	b25b      	sxtb	r3, r3
 800305e:	4313      	orrs	r3, r2
 8003060:	b25a      	sxtb	r2, r3
 8003062:	f897 30a5 	ldrb.w	r3, [r7, #165]	@ 0xa5
 8003066:	b2d2      	uxtb	r2, r2
 8003068:	33b0      	adds	r3, #176	@ 0xb0
 800306a:	443b      	add	r3, r7
 800306c:	f803 2ca8 	strb.w	r2, [r3, #-168]
							for (uint8_t i = 0; i < numDigInputs; i++) {
 8003070:	f897 30a4 	ldrb.w	r3, [r7, #164]	@ 0xa4
 8003074:	3301      	adds	r3, #1
 8003076:	f887 30a4 	strb.w	r3, [r7, #164]	@ 0xa4
 800307a:	f897 20a4 	ldrb.w	r2, [r7, #164]	@ 0xa4
 800307e:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 8003082:	429a      	cmp	r2, r3
 8003084:	d3cd      	bcc.n	8003022 <packet_feed_byte+0x476>
							n++;
 8003086:	f897 30a5 	ldrb.w	r3, [r7, #165]	@ 0xa5
 800308a:	3301      	adds	r3, #1
 800308c:	f887 30a5 	strb.w	r3, [r7, #165]	@ 0xa5
							for(uint8_t a = 0; a < numAnaInputs; a++){
 8003090:	2300      	movs	r3, #0
 8003092:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
 8003096:	e026      	b.n	80030e6 <packet_feed_byte+0x53a>
								uint16_t ainVal = aio_input_get(a);
 8003098:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800309c:	4618      	mov	r0, r3
 800309e:	f7fd fab3 	bl	8000608 <aio_input_get>
 80030a2:	4603      	mov	r3, r0
 80030a4:	f8a7 307a 	strh.w	r3, [r7, #122]	@ 0x7a
								getInVal[n] = (uint8_t)(ainVal & 0xFF);
 80030a8:	f897 30a5 	ldrb.w	r3, [r7, #165]	@ 0xa5
 80030ac:	f8b7 207a 	ldrh.w	r2, [r7, #122]	@ 0x7a
 80030b0:	b2d2      	uxtb	r2, r2
 80030b2:	33b0      	adds	r3, #176	@ 0xb0
 80030b4:	443b      	add	r3, r7
 80030b6:	f803 2ca8 	strb.w	r2, [r3, #-168]
								getInVal[n+1] = (uint8_t)(ainVal >> 8);
 80030ba:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 80030be:	0a1b      	lsrs	r3, r3, #8
 80030c0:	b29a      	uxth	r2, r3
 80030c2:	f897 30a5 	ldrb.w	r3, [r7, #165]	@ 0xa5
 80030c6:	3301      	adds	r3, #1
 80030c8:	b2d2      	uxtb	r2, r2
 80030ca:	33b0      	adds	r3, #176	@ 0xb0
 80030cc:	443b      	add	r3, r7
 80030ce:	f803 2ca8 	strb.w	r2, [r3, #-168]
								n+=2;
 80030d2:	f897 30a5 	ldrb.w	r3, [r7, #165]	@ 0xa5
 80030d6:	3302      	adds	r3, #2
 80030d8:	f887 30a5 	strb.w	r3, [r7, #165]	@ 0xa5
							for(uint8_t a = 0; a < numAnaInputs; a++){
 80030dc:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80030e0:	3301      	adds	r3, #1
 80030e2:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
 80030e6:	f897 20a3 	ldrb.w	r2, [r7, #163]	@ 0xa3
 80030ea:	f897 307d 	ldrb.w	r3, [r7, #125]	@ 0x7d
 80030ee:	429a      	cmp	r2, r3
 80030f0:	d3d2      	bcc.n	8003098 <packet_feed_byte+0x4ec>
							packet_sendNew(st->from_id, getInVal, n, channel);
 80030f2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80030f6:	f893 0203 	ldrb.w	r0, [r3, #515]	@ 0x203
 80030fa:	79fb      	ldrb	r3, [r7, #7]
 80030fc:	f897 20a5 	ldrb.w	r2, [r7, #165]	@ 0xa5
 8003100:	f107 0108 	add.w	r1, r7, #8
 8003104:	f7ff fbfc 	bl	8002900 <packet_sendNew>
						break;
 8003108:	e21a      	b.n	8003540 <packet_feed_byte+0x994>
						if(payload_len == 10+1) {
 800310a:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800310e:	2b0b      	cmp	r3, #11
 8003110:	f040 8087 	bne.w	8003222 <packet_feed_byte+0x676>
							uint8_t slot 		= payload[3]; //incoming indexes are all 0-based.
 8003114:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003118:	3303      	adds	r3, #3
 800311a:	781b      	ldrb	r3, [r3, #0]
 800311c:	f887 3085 	strb.w	r3, [r7, #133]	@ 0x85
							uint8_t line_num 	= payload[4];
 8003120:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003124:	3304      	adds	r3, #4
 8003126:	781b      	ldrb	r3, [r3, #0]
 8003128:	f887 3084 	strb.w	r3, [r7, #132]	@ 0x84
							if (slot < NUM_APPS && line_num < MAX_LINES) {
 800312c:	f897 3085 	ldrb.w	r3, [r7, #133]	@ 0x85
 8003130:	2b03      	cmp	r3, #3
 8003132:	d86c      	bhi.n	800320e <packet_feed_byte+0x662>
 8003134:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 8003138:	2b63      	cmp	r3, #99	@ 0x63
 800313a:	d868      	bhi.n	800320e <packet_feed_byte+0x662>
								app_line_t *line = &apps[slot].lines[line_num];
 800313c:	f897 3085 	ldrb.w	r3, [r7, #133]	@ 0x85
 8003140:	f897 2084 	ldrb.w	r2, [r7, #132]	@ 0x84
 8003144:	00d2      	lsls	r2, r2, #3
 8003146:	f44f 714f 	mov.w	r1, #828	@ 0x33c
 800314a:	fb01 f303 	mul.w	r3, r1, r3
 800314e:	4413      	add	r3, r2
 8003150:	4ad1      	ldr	r2, [pc, #836]	@ (8003498 <packet_feed_byte+0x8ec>)
 8003152:	4413      	add	r3, r2
 8003154:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
								line->command     = payload[5];
 8003158:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800315c:	3305      	adds	r3, #5
 800315e:	781a      	ldrb	r2, [r3, #0]
 8003160:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003164:	701a      	strb	r2, [r3, #0]
								line->port        = payload[6];
 8003166:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800316a:	3306      	adds	r3, #6
 800316c:	781a      	ldrb	r2, [r3, #0]
 800316e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003172:	705a      	strb	r2, [r3, #1]
								line->goto_true   = payload[7];
 8003174:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003178:	3307      	adds	r3, #7
 800317a:	781a      	ldrb	r2, [r3, #0]
 800317c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003180:	709a      	strb	r2, [r3, #2]
								line->goto_false  = payload[8];
 8003182:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003186:	3308      	adds	r3, #8
 8003188:	781a      	ldrb	r2, [r3, #0]
 800318a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800318e:	70da      	strb	r2, [r3, #3]
								line->param1      = (payload[9] << 8) | payload[10];
 8003190:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003194:	3309      	adds	r3, #9
 8003196:	781b      	ldrb	r3, [r3, #0]
 8003198:	021b      	lsls	r3, r3, #8
 800319a:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 800319e:	320a      	adds	r2, #10
 80031a0:	7812      	ldrb	r2, [r2, #0]
 80031a2:	4313      	orrs	r3, r2
 80031a4:	461a      	mov	r2, r3
 80031a6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80031aa:	605a      	str	r2, [r3, #4]
								if(line_num >= apps[slot].num_lines){
 80031ac:	f897 3085 	ldrb.w	r3, [r7, #133]	@ 0x85
 80031b0:	4ab9      	ldr	r2, [pc, #740]	@ (8003498 <packet_feed_byte+0x8ec>)
 80031b2:	f44f 714f 	mov.w	r1, #828	@ 0x33c
 80031b6:	fb01 f303 	mul.w	r3, r1, r3
 80031ba:	4413      	add	r3, r2
 80031bc:	f203 332a 	addw	r3, r3, #810	@ 0x32a
 80031c0:	781b      	ldrb	r3, [r3, #0]
 80031c2:	f897 2084 	ldrb.w	r2, [r7, #132]	@ 0x84
 80031c6:	429a      	cmp	r2, r3
 80031c8:	d30f      	bcc.n	80031ea <packet_feed_byte+0x63e>
									apps[slot].num_lines = line_num + 1;
 80031ca:	f897 3085 	ldrb.w	r3, [r7, #133]	@ 0x85
 80031ce:	f897 2084 	ldrb.w	r2, [r7, #132]	@ 0x84
 80031d2:	3201      	adds	r2, #1
 80031d4:	b2d0      	uxtb	r0, r2
 80031d6:	4ab0      	ldr	r2, [pc, #704]	@ (8003498 <packet_feed_byte+0x8ec>)
 80031d8:	f44f 714f 	mov.w	r1, #828	@ 0x33c
 80031dc:	fb01 f303 	mul.w	r3, r1, r3
 80031e0:	4413      	add	r3, r2
 80031e2:	f203 332a 	addw	r3, r3, #810	@ 0x32a
 80031e6:	4602      	mov	r2, r0
 80031e8:	701a      	strb	r2, [r3, #0]
								packet_send_ack(st->from_id, channel);
 80031ea:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80031ee:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 80031f2:	79fa      	ldrb	r2, [r7, #7]
 80031f4:	4611      	mov	r1, r2
 80031f6:	4618      	mov	r0, r3
 80031f8:	f7ff fc7a 	bl	8002af0 <packet_send_ack>
								if(status_led_get_mode() == LED_MODE_NOAPP){
 80031fc:	f000 fb52 	bl	80038a4 <status_led_get_mode>
 8003200:	4603      	mov	r3, r0
 8003202:	2b01      	cmp	r3, #1
 8003204:	d117      	bne.n	8003236 <packet_feed_byte+0x68a>
									status_led_set_mode(LED_MODE_STOPPED);
 8003206:	2002      	movs	r0, #2
 8003208:	f000 fb34 	bl	8003874 <status_led_set_mode>
							if (slot < NUM_APPS && line_num < MAX_LINES) {
 800320c:	e013      	b.n	8003236 <packet_feed_byte+0x68a>
								packet_send_nak(st->from_id, channel);
 800320e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003212:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8003216:	79fa      	ldrb	r2, [r7, #7]
 8003218:	4611      	mov	r1, r2
 800321a:	4618      	mov	r0, r3
 800321c:	f7ff fc7d 	bl	8002b1a <packet_send_nak>
						break;
 8003220:	e18e      	b.n	8003540 <packet_feed_byte+0x994>
							packet_send_nak(st->from_id, channel);
 8003222:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003226:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 800322a:	79fa      	ldrb	r2, [r7, #7]
 800322c:	4611      	mov	r1, r2
 800322e:	4618      	mov	r0, r3
 8003230:	f7ff fc73 	bl	8002b1a <packet_send_nak>
						break;
 8003234:	e184      	b.n	8003540 <packet_feed_byte+0x994>
							if (slot < NUM_APPS && line_num < MAX_LINES) {
 8003236:	bf00      	nop
						break;
 8003238:	e182      	b.n	8003540 <packet_feed_byte+0x994>
						if (payload_len == 5) {
 800323a:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800323e:	2b05      	cmp	r3, #5
 8003240:	d136      	bne.n	80032b0 <packet_feed_byte+0x704>
							uint8_t slot   = payload[3]; 	//Appwriter sends 0-based indexes.
 8003242:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003246:	3303      	adds	r3, #3
 8003248:	781b      	ldrb	r3, [r3, #0]
 800324a:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
							uint8_t action = payload[4];
 800324e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003252:	3304      	adds	r3, #4
 8003254:	781b      	ldrb	r3, [r3, #0]
 8003256:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
							if (slot < NUM_APPS) {
 800325a:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800325e:	2b03      	cmp	r3, #3
 8003260:	d81c      	bhi.n	800329c <packet_feed_byte+0x6f0>
								if (action == 1) app_start(slot);
 8003262:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 8003266:	2b01      	cmp	r3, #1
 8003268:	d105      	bne.n	8003276 <packet_feed_byte+0x6ca>
 800326a:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800326e:	4618      	mov	r0, r3
 8003270:	f7fd fc94 	bl	8000b9c <app_start>
 8003274:	e008      	b.n	8003288 <packet_feed_byte+0x6dc>
								else if (action == 0) app_stop(slot);
 8003276:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 800327a:	2b00      	cmp	r3, #0
 800327c:	d104      	bne.n	8003288 <packet_feed_byte+0x6dc>
 800327e:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8003282:	4618      	mov	r0, r3
 8003284:	f7fd fcb8 	bl	8000bf8 <app_stop>
								packet_send_ack(st->from_id, channel);
 8003288:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800328c:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8003290:	79fa      	ldrb	r2, [r7, #7]
 8003292:	4611      	mov	r1, r2
 8003294:	4618      	mov	r0, r3
 8003296:	f7ff fc2b 	bl	8002af0 <packet_send_ack>
						break;
 800329a:	e151      	b.n	8003540 <packet_feed_byte+0x994>
								packet_send_nak(st->from_id, channel);
 800329c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80032a0:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 80032a4:	79fa      	ldrb	r2, [r7, #7]
 80032a6:	4611      	mov	r1, r2
 80032a8:	4618      	mov	r0, r3
 80032aa:	f7ff fc36 	bl	8002b1a <packet_send_nak>
						break;
 80032ae:	e147      	b.n	8003540 <packet_feed_byte+0x994>
							packet_send_nak(st->from_id, channel);
 80032b0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80032b4:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 80032b8:	79fa      	ldrb	r2, [r7, #7]
 80032ba:	4611      	mov	r1, r2
 80032bc:	4618      	mov	r0, r3
 80032be:	f7ff fc2c 	bl	8002b1a <packet_send_nak>
						break;
 80032c2:	e13d      	b.n	8003540 <packet_feed_byte+0x994>
						if (payload_len >= 6) {
 80032c4:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 80032c8:	2b05      	cmp	r3, #5
 80032ca:	d936      	bls.n	800333a <packet_feed_byte+0x78e>
							uint8_t slot = payload[3];
 80032cc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80032d0:	3303      	adds	r3, #3
 80032d2:	781b      	ldrb	r3, [r3, #0]
 80032d4:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b
							uint16_t msg  = (payload[5] << 8) | payload[4];
 80032d8:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80032dc:	3305      	adds	r3, #5
 80032de:	781b      	ldrb	r3, [r3, #0]
 80032e0:	b21b      	sxth	r3, r3
 80032e2:	021b      	lsls	r3, r3, #8
 80032e4:	b21a      	sxth	r2, r3
 80032e6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80032ea:	3304      	adds	r3, #4
 80032ec:	781b      	ldrb	r3, [r3, #0]
 80032ee:	b21b      	sxth	r3, r3
 80032f0:	4313      	orrs	r3, r2
 80032f2:	b21b      	sxth	r3, r3
 80032f4:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
							if (slot < NUM_APPS) {
 80032f8:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 80032fc:	2b03      	cmp	r3, #3
 80032fe:	d812      	bhi.n	8003326 <packet_feed_byte+0x77a>
								app_receive_msg(slot, msg);
 8003300:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8003304:	b2da      	uxtb	r2, r3
 8003306:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 800330a:	4611      	mov	r1, r2
 800330c:	4618      	mov	r0, r3
 800330e:	f7fd fc8f 	bl	8000c30 <app_receive_msg>
								packet_send_ack(st->from_id, channel);
 8003312:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003316:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 800331a:	79fa      	ldrb	r2, [r7, #7]
 800331c:	4611      	mov	r1, r2
 800331e:	4618      	mov	r0, r3
 8003320:	f7ff fbe6 	bl	8002af0 <packet_send_ack>
						break;
 8003324:	e10c      	b.n	8003540 <packet_feed_byte+0x994>
								packet_send_nak(st->from_id, channel);
 8003326:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800332a:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 800332e:	79fa      	ldrb	r2, [r7, #7]
 8003330:	4611      	mov	r1, r2
 8003332:	4618      	mov	r0, r3
 8003334:	f7ff fbf1 	bl	8002b1a <packet_send_nak>
						break;
 8003338:	e102      	b.n	8003540 <packet_feed_byte+0x994>
							packet_send_nak(st->from_id, channel);
 800333a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800333e:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8003342:	79fa      	ldrb	r2, [r7, #7]
 8003344:	4611      	mov	r1, r2
 8003346:	4618      	mov	r0, r3
 8003348:	f7ff fbe7 	bl	8002b1a <packet_send_nak>
						break;
 800334c:	e0f8      	b.n	8003540 <packet_feed_byte+0x994>
						if (payload_len >= 6) {
 800334e:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8003352:	2b05      	cmp	r3, #5
 8003354:	d963      	bls.n	800341e <packet_feed_byte+0x872>
							uint8_t slot = payload[3]; //Appwriter does the translation between 0-based and 1-based, so we always use 0-based.
 8003356:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800335a:	3303      	adds	r3, #3
 800335c:	781b      	ldrb	r3, [r3, #0]
 800335e:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
							if (slot < NUM_APPS) {
 8003362:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 8003366:	2b03      	cmp	r3, #3
 8003368:	d84f      	bhi.n	800340a <packet_feed_byte+0x85e>
								getAppStat[0] = CMD_APP_STATUS;
 800336a:	2306      	movs	r3, #6
 800336c:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
								getAppStat[1] = 5;   		// len of data in this sub payload(???) --This is what was seen in all baby board responses and isn't used by appwriter. Just a placeholder for now.
 8003370:	2305      	movs	r3, #5
 8003372:	f887 3069 	strb.w	r3, [r7, #105]	@ 0x69
								getAppStat[2] = 0;		// same as resp[0]- this is standard baby board response, unknown use, so keep it as placeholder for now.
 8003376:	2300      	movs	r3, #0
 8003378:	f887 306a 	strb.w	r3, [r7, #106]	@ 0x6a
								getAppStat[3] = slot;
 800337c:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 8003380:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
								getAppStat[4] = (uint8_t)(apps[slot].outgoing_msg & 0xFF);			//outgoing message, low byte
 8003384:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 8003388:	4a43      	ldr	r2, [pc, #268]	@ (8003498 <packet_feed_byte+0x8ec>)
 800338a:	f44f 714f 	mov.w	r1, #828	@ 0x33c
 800338e:	fb01 f303 	mul.w	r3, r1, r3
 8003392:	4413      	add	r3, r2
 8003394:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8003398:	881b      	ldrh	r3, [r3, #0]
 800339a:	b2db      	uxtb	r3, r3
 800339c:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
								getAppStat[5] = (uint8_t)((apps[slot].outgoing_msg >> 8) & 0xFF);	//outgoing message, high byte
 80033a0:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 80033a4:	4a3c      	ldr	r2, [pc, #240]	@ (8003498 <packet_feed_byte+0x8ec>)
 80033a6:	f44f 714f 	mov.w	r1, #828	@ 0x33c
 80033aa:	fb01 f303 	mul.w	r3, r1, r3
 80033ae:	4413      	add	r3, r2
 80033b0:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 80033b4:	881b      	ldrh	r3, [r3, #0]
 80033b6:	0a1b      	lsrs	r3, r3, #8
 80033b8:	b29b      	uxth	r3, r3
 80033ba:	b2db      	uxtb	r3, r3
 80033bc:	f887 306d 	strb.w	r3, [r7, #109]	@ 0x6d
								getAppStat[6] = apps[slot].current_line;
 80033c0:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 80033c4:	4a34      	ldr	r2, [pc, #208]	@ (8003498 <packet_feed_byte+0x8ec>)
 80033c6:	f44f 714f 	mov.w	r1, #828	@ 0x33c
 80033ca:	fb01 f303 	mul.w	r3, r1, r3
 80033ce:	4413      	add	r3, r2
 80033d0:	f503 734b 	add.w	r3, r3, #812	@ 0x32c
 80033d4:	781b      	ldrb	r3, [r3, #0]
 80033d6:	f887 306e 	strb.w	r3, [r7, #110]	@ 0x6e
								getAppStat[7] = apps[slot].running ? 1 : 0;
 80033da:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 80033de:	4a2e      	ldr	r2, [pc, #184]	@ (8003498 <packet_feed_byte+0x8ec>)
 80033e0:	f44f 714f 	mov.w	r1, #828	@ 0x33c
 80033e4:	fb01 f303 	mul.w	r3, r1, r3
 80033e8:	4413      	add	r3, r2
 80033ea:	f203 332b 	addw	r3, r3, #811	@ 0x32b
 80033ee:	781b      	ldrb	r3, [r3, #0]
 80033f0:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
								packet_sendNew(st->from_id, getAppStat, 8, channel);
 80033f4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80033f8:	f893 0203 	ldrb.w	r0, [r3, #515]	@ 0x203
 80033fc:	79fb      	ldrb	r3, [r7, #7]
 80033fe:	f107 0168 	add.w	r1, r7, #104	@ 0x68
 8003402:	2208      	movs	r2, #8
 8003404:	f7ff fa7c 	bl	8002900 <packet_sendNew>
 8003408:	e09a      	b.n	8003540 <packet_feed_byte+0x994>
								packet_send_nak(st->from_id, channel);
 800340a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800340e:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8003412:	79fa      	ldrb	r2, [r7, #7]
 8003414:	4611      	mov	r1, r2
 8003416:	4618      	mov	r0, r3
 8003418:	f7ff fb7f 	bl	8002b1a <packet_send_nak>
						break;
 800341c:	e090      	b.n	8003540 <packet_feed_byte+0x994>
							packet_send_nak(st->from_id, channel);
 800341e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003422:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8003426:	79fa      	ldrb	r2, [r7, #7]
 8003428:	4611      	mov	r1, r2
 800342a:	4618      	mov	r0, r3
 800342c:	f7ff fb75 	bl	8002b1a <packet_send_nak>
						break;
 8003430:	e086      	b.n	8003540 <packet_feed_byte+0x994>
							if (payload_len < 1) {  // just cmd
 8003432:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8003436:	2b00      	cmp	r3, #0
 8003438:	d109      	bne.n	800344e <packet_feed_byte+0x8a2>
								packet_send_nak(st->from_id, channel);
 800343a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800343e:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 8003442:	79fa      	ldrb	r2, [r7, #7]
 8003444:	4611      	mov	r1, r2
 8003446:	4618      	mov	r0, r3
 8003448:	f7ff fb67 	bl	8002b1a <packet_send_nak>
								break;
 800344c:	e078      	b.n	8003540 <packet_feed_byte+0x994>
							uint8_t numDigOutputs = dio_get_output_count();
 800344e:	f7fe fc9d 	bl	8001d8c <dio_get_output_count>
 8003452:	4603      	mov	r3, r0
 8003454:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
							uint8_t numDigOutBytes = ((numDigOutputs +7) / 8);
 8003458:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 800345c:	3307      	adds	r3, #7
 800345e:	2b00      	cmp	r3, #0
 8003460:	da00      	bge.n	8003464 <packet_feed_byte+0x8b8>
 8003462:	3307      	adds	r3, #7
 8003464:	10db      	asrs	r3, r3, #3
 8003466:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
							uint8_t getOutVal[3 + ((DIO_OUTPUT_COUNT_MAX + 7) / 8)] = {0};
 800346a:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 800346e:	2200      	movs	r2, #0
 8003470:	601a      	str	r2, [r3, #0]
 8003472:	711a      	strb	r2, [r3, #4]
							uint8_t d = 0;
 8003474:	2300      	movs	r3, #0
 8003476:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
							getOutVal[0] = CMD_GETOUTPUTS;
 800347a:	2307      	movs	r3, #7
 800347c:	f887 3070 	strb.w	r3, [r7, #112]	@ 0x70
							getOutVal[1] = numDigOutBytes;
 8003480:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 8003484:	f887 3071 	strb.w	r3, [r7, #113]	@ 0x71
							getOutVal[2] = 0;
 8003488:	2300      	movs	r3, #0
 800348a:	f887 3072 	strb.w	r3, [r7, #114]	@ 0x72
							for (uint8_t i = 0; i < numDigOutputs; i++) {
 800348e:	2300      	movs	r3, #0
 8003490:	f887 30a1 	strb.w	r3, [r7, #161]	@ 0xa1
 8003494:	e02e      	b.n	80034f4 <packet_feed_byte+0x948>
 8003496:	bf00      	nop
 8003498:	200001d4 	.word	0x200001d4
								d = 3 + (i/8);
 800349c:	f897 30a1 	ldrb.w	r3, [r7, #161]	@ 0xa1
 80034a0:	08db      	lsrs	r3, r3, #3
 80034a2:	b2db      	uxtb	r3, r3
 80034a4:	3303      	adds	r3, #3
 80034a6:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
								if (dio_output_get(i)) getOutVal[d] |= (1 << (i%8));
 80034aa:	f897 30a1 	ldrb.w	r3, [r7, #161]	@ 0xa1
 80034ae:	4618      	mov	r0, r3
 80034b0:	f7fe fbc2 	bl	8001c38 <dio_output_get>
 80034b4:	4603      	mov	r3, r0
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d017      	beq.n	80034ea <packet_feed_byte+0x93e>
 80034ba:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
 80034be:	33b0      	adds	r3, #176	@ 0xb0
 80034c0:	443b      	add	r3, r7
 80034c2:	f813 3c40 	ldrb.w	r3, [r3, #-64]
 80034c6:	b25a      	sxtb	r2, r3
 80034c8:	f897 30a1 	ldrb.w	r3, [r7, #161]	@ 0xa1
 80034cc:	f003 0307 	and.w	r3, r3, #7
 80034d0:	2101      	movs	r1, #1
 80034d2:	fa01 f303 	lsl.w	r3, r1, r3
 80034d6:	b25b      	sxtb	r3, r3
 80034d8:	4313      	orrs	r3, r2
 80034da:	b25a      	sxtb	r2, r3
 80034dc:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
 80034e0:	b2d2      	uxtb	r2, r2
 80034e2:	33b0      	adds	r3, #176	@ 0xb0
 80034e4:	443b      	add	r3, r7
 80034e6:	f803 2c40 	strb.w	r2, [r3, #-64]
							for (uint8_t i = 0; i < numDigOutputs; i++) {
 80034ea:	f897 30a1 	ldrb.w	r3, [r7, #161]	@ 0xa1
 80034ee:	3301      	adds	r3, #1
 80034f0:	f887 30a1 	strb.w	r3, [r7, #161]	@ 0xa1
 80034f4:	f897 20a1 	ldrb.w	r2, [r7, #161]	@ 0xa1
 80034f8:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 80034fc:	429a      	cmp	r2, r3
 80034fe:	d3cd      	bcc.n	800349c <packet_feed_byte+0x8f0>
							d++;
 8003500:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
 8003504:	3301      	adds	r3, #1
 8003506:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
							packet_sendNew(st->from_id, getOutVal, d, channel);
 800350a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800350e:	f893 0203 	ldrb.w	r0, [r3, #515]	@ 0x203
 8003512:	79fb      	ldrb	r3, [r7, #7]
 8003514:	f897 20a2 	ldrb.w	r2, [r7, #162]	@ 0xa2
 8003518:	f107 0170 	add.w	r1, r7, #112	@ 0x70
 800351c:	f7ff f9f0 	bl	8002900 <packet_sendNew>
						break;
 8003520:	e00e      	b.n	8003540 <packet_feed_byte+0x994>

					default:
						packet_send_ack(st->from_id, channel);
 8003522:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003526:	f893 3203 	ldrb.w	r3, [r3, #515]	@ 0x203
 800352a:	79fa      	ldrb	r2, [r7, #7]
 800352c:	4611      	mov	r1, r2
 800352e:	4618      	mov	r0, r3
 8003530:	f7ff fade 	bl	8002af0 <packet_send_ack>
						break;
 8003534:	e004      	b.n	8003540 <packet_feed_byte+0x994>
				if (unstuffed_len < 4 || st->buffer[1] > MAX_PAYLOAD) goto rx_reset;
 8003536:	bf00      	nop
 8003538:	e002      	b.n	8003540 <packet_feed_byte+0x994>
					goto rx_reset;
 800353a:	bf00      	nop
 800353c:	e000      	b.n	8003540 <packet_feed_byte+0x994>
						break;
 800353e:	bf00      	nop
				}

			rx_reset:
				st->state = RX_IDLE;
 8003540:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003544:	2200      	movs	r2, #0
 8003546:	f883 2202 	strb.w	r2, [r3, #514]	@ 0x202
				st->idx   = 0;
 800354a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800354e:	2200      	movs	r2, #0
 8003550:	f8a3 2200 	strh.w	r2, [r3, #512]	@ 0x200
			} else {
				st->buffer[st->idx++] = byte;
				st->state = RX_GETTING;
			}
			break;
 8003554:	e019      	b.n	800358a <packet_feed_byte+0x9de>
				st->buffer[st->idx++] = byte;
 8003556:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800355a:	f8b3 3200 	ldrh.w	r3, [r3, #512]	@ 0x200
 800355e:	1c5a      	adds	r2, r3, #1
 8003560:	b291      	uxth	r1, r2
 8003562:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8003566:	f8a2 1200 	strh.w	r1, [r2, #512]	@ 0x200
 800356a:	4619      	mov	r1, r3
 800356c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003570:	79ba      	ldrb	r2, [r7, #6]
 8003572:	545a      	strb	r2, [r3, r1]
				st->state = RX_GETTING;
 8003574:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003578:	2203      	movs	r2, #3
 800357a:	f883 2202 	strb.w	r2, [r3, #514]	@ 0x202
			break;
 800357e:	e004      	b.n	800358a <packet_feed_byte+0x9de>
    if (channel >= CH_COUNT) return;
 8003580:	bf00      	nop
 8003582:	e002      	b.n	800358a <packet_feed_byte+0x9de>
            break;
 8003584:	bf00      	nop
 8003586:	e000      	b.n	800358a <packet_feed_byte+0x9de>
            break;
 8003588:	bf00      	nop
    }
}
 800358a:	37b0      	adds	r7, #176	@ 0xb0
 800358c:	46bd      	mov	sp, r7
 800358e:	bd80      	pop	{r7, pc}

08003590 <millis>:
} g = {0};

// ---------------------------------------------------------------------------
// Helpers
// ---------------------------------------------------------------------------
static inline uint32_t millis(void) { return HAL_GetTick(); }
 8003590:	b580      	push	{r7, lr}
 8003592:	af00      	add	r7, sp, #0
 8003594:	f001 fb20 	bl	8004bd8 <HAL_GetTick>
 8003598:	4603      	mov	r3, r0
 800359a:	4618      	mov	r0, r3
 800359c:	bd80      	pop	{r7, pc}

0800359e <led_write>:

static inline void led_write(const led_gpio_t* led, bool on)
{
 800359e:	b580      	push	{r7, lr}
 80035a0:	b082      	sub	sp, #8
 80035a2:	af00      	add	r7, sp, #0
 80035a4:	6078      	str	r0, [r7, #4]
 80035a6:	460b      	mov	r3, r1
 80035a8:	70fb      	strb	r3, [r7, #3]
    if (!led->port) return;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d011      	beq.n	80035d6 <led_write+0x38>
    HAL_GPIO_WritePin(led->port, led->pin,
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6818      	ldr	r0, [r3, #0]
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	8899      	ldrh	r1, [r3, #4]
        (led->active_high) ? (on ? GPIO_PIN_SET : GPIO_PIN_RESET)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	799b      	ldrb	r3, [r3, #6]
    HAL_GPIO_WritePin(led->port, led->pin,
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d001      	beq.n	80035c6 <led_write+0x28>
        (led->active_high) ? (on ? GPIO_PIN_SET : GPIO_PIN_RESET)
 80035c2:	78fb      	ldrb	r3, [r7, #3]
 80035c4:	e003      	b.n	80035ce <led_write+0x30>
                           : (on ? GPIO_PIN_RESET : GPIO_PIN_SET));
 80035c6:	78fb      	ldrb	r3, [r7, #3]
 80035c8:	f083 0301 	eor.w	r3, r3, #1
 80035cc:	b2db      	uxtb	r3, r3
    HAL_GPIO_WritePin(led->port, led->pin,
 80035ce:	461a      	mov	r2, r3
 80035d0:	f002 fc7c 	bl	8005ecc <HAL_GPIO_WritePin>
 80035d4:	e000      	b.n	80035d8 <led_write+0x3a>
    if (!led->port) return;
 80035d6:	bf00      	nop
}
 80035d8:	3708      	adds	r7, #8
 80035da:	46bd      	mov	sp, r7
 80035dc:	bd80      	pop	{r7, pc}
	...

080035e0 <get_current_main_pattern_state>:

static bool get_current_main_pattern_state(void)
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b084      	sub	sp, #16
 80035e4:	af00      	add	r7, sp, #0
    uint32_t t = millis();
 80035e6:	f7ff ffd3 	bl	8003590 <millis>
 80035ea:	60f8      	str	r0, [r7, #12]

    switch (g.mode) {
 80035ec:	4b26      	ldr	r3, [pc, #152]	@ (8003688 <get_current_main_pattern_state+0xa8>)
 80035ee:	7a1b      	ldrb	r3, [r3, #8]
 80035f0:	2b03      	cmp	r3, #3
 80035f2:	d843      	bhi.n	800367c <get_current_main_pattern_state+0x9c>
 80035f4:	a201      	add	r2, pc, #4	@ (adr r2, 80035fc <get_current_main_pattern_state+0x1c>)
 80035f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035fa:	bf00      	nop
 80035fc:	0800360d 	.word	0x0800360d
 8003600:	08003611 	.word	0x08003611
 8003604:	08003635 	.word	0x08003635
 8003608:	08003659 	.word	0x08003659
        case LED_MODE_BOOTING:
            return false;
 800360c:	2300      	movs	r3, #0
 800360e:	e036      	b.n	800367e <get_current_main_pattern_state+0x9e>

        case LED_MODE_NOAPP:
        	uint32_t cycle = t % 4000;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	4a1e      	ldr	r2, [pc, #120]	@ (800368c <get_current_main_pattern_state+0xac>)
 8003614:	fba2 1203 	umull	r1, r2, r2, r3
 8003618:	0a12      	lsrs	r2, r2, #8
 800361a:	f44f 617a 	mov.w	r1, #4000	@ 0xfa0
 800361e:	fb01 f202 	mul.w	r2, r1, r2
 8003622:	1a9b      	subs	r3, r3, r2
 8003624:	603b      	str	r3, [r7, #0]
        	return (cycle < 250);  // ON for first 250ms of 2s
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	2bf9      	cmp	r3, #249	@ 0xf9
 800362a:	bf94      	ite	ls
 800362c:	2301      	movls	r3, #1
 800362e:	2300      	movhi	r3, #0
 8003630:	b2db      	uxtb	r3, r3
 8003632:	e024      	b.n	800367e <get_current_main_pattern_state+0x9e>

        case LED_MODE_STOPPED: {
            uint32_t cycle = t % 1500;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	4a16      	ldr	r2, [pc, #88]	@ (8003690 <get_current_main_pattern_state+0xb0>)
 8003638:	fba2 1203 	umull	r1, r2, r2, r3
 800363c:	0952      	lsrs	r2, r2, #5
 800363e:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 8003642:	fb01 f202 	mul.w	r2, r1, r2
 8003646:	1a9b      	subs	r3, r3, r2
 8003648:	607b      	str	r3, [r7, #4]
            return (cycle < 250);  // ON for first 250ms of 2s
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2bf9      	cmp	r3, #249	@ 0xf9
 800364e:	bf94      	ite	ls
 8003650:	2301      	movls	r3, #1
 8003652:	2300      	movhi	r3, #0
 8003654:	b2db      	uxtb	r3, r3
 8003656:	e012      	b.n	800367e <get_current_main_pattern_state+0x9e>
        }

        case LED_MODE_RUNNING: {
            uint32_t cycle = t % 500;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	4a0c      	ldr	r2, [pc, #48]	@ (800368c <get_current_main_pattern_state+0xac>)
 800365c:	fba2 1203 	umull	r1, r2, r2, r3
 8003660:	0952      	lsrs	r2, r2, #5
 8003662:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8003666:	fb01 f202 	mul.w	r2, r1, r2
 800366a:	1a9b      	subs	r3, r3, r2
 800366c:	60bb      	str	r3, [r7, #8]
            return (cycle < 250);  // 50% duty, 2 Hz
 800366e:	68bb      	ldr	r3, [r7, #8]
 8003670:	2bf9      	cmp	r3, #249	@ 0xf9
 8003672:	bf94      	ite	ls
 8003674:	2301      	movls	r3, #1
 8003676:	2300      	movhi	r3, #0
 8003678:	b2db      	uxtb	r3, r3
 800367a:	e000      	b.n	800367e <get_current_main_pattern_state+0x9e>
        }

        default:
            return false;
 800367c:	2300      	movs	r3, #0
    }
}
 800367e:	4618      	mov	r0, r3
 8003680:	3710      	adds	r7, #16
 8003682:	46bd      	mov	sp, r7
 8003684:	bd80      	pop	{r7, pc}
 8003686:	bf00      	nop
 8003688:	20002c50 	.word	0x20002c50
 800368c:	10624dd3 	.word	0x10624dd3
 8003690:	057619f1 	.word	0x057619f1

08003694 <update_leds>:

static void update_leds(void)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b084      	sub	sp, #16
 8003698:	af00      	add	r7, sp, #0
    bool main_pattern = get_current_main_pattern_state();
 800369a:	f7ff ffa1 	bl	80035e0 <get_current_main_pattern_state>
 800369e:	4603      	mov	r3, r0
 80036a0:	73bb      	strb	r3, [r7, #14]

    // Handle dataActivity overlay
    if (g.data_activity_active) {
 80036a2:	4b39      	ldr	r3, [pc, #228]	@ (8003788 <update_leds+0xf4>)
 80036a4:	7c1b      	ldrb	r3, [r3, #16]
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d056      	beq.n	8003758 <update_leds+0xc4>
        uint32_t elapsed = millis() - g.da_start_ms;
 80036aa:	f7ff ff71 	bl	8003590 <millis>
 80036ae:	4602      	mov	r2, r0
 80036b0:	4b35      	ldr	r3, [pc, #212]	@ (8003788 <update_leds+0xf4>)
 80036b2:	695b      	ldr	r3, [r3, #20]
 80036b4:	1ad3      	subs	r3, r2, r3
 80036b6:	60bb      	str	r3, [r7, #8]

        if (g.cfg->num_leds == 2) {
 80036b8:	4b33      	ldr	r3, [pc, #204]	@ (8003788 <update_leds+0xf4>)
 80036ba:	685b      	ldr	r3, [r3, #4]
 80036bc:	781b      	ldrb	r3, [r3, #0]
 80036be:	2b02      	cmp	r3, #2
 80036c0:	d11c      	bne.n	80036fc <update_leds+0x68>
            // LED2: dedicated data activity  simple 50ms ON pulse
            bool led2_on = (elapsed < 50);
 80036c2:	68bb      	ldr	r3, [r7, #8]
 80036c4:	2b31      	cmp	r3, #49	@ 0x31
 80036c6:	bf94      	ite	ls
 80036c8:	2301      	movls	r3, #1
 80036ca:	2300      	movhi	r3, #0
 80036cc:	71fb      	strb	r3, [r7, #7]
            led_write(&g.cfg->led2, led2_on);
 80036ce:	4b2e      	ldr	r3, [pc, #184]	@ (8003788 <update_leds+0xf4>)
 80036d0:	685b      	ldr	r3, [r3, #4]
 80036d2:	330c      	adds	r3, #12
 80036d4:	79fa      	ldrb	r2, [r7, #7]
 80036d6:	4611      	mov	r1, r2
 80036d8:	4618      	mov	r0, r3
 80036da:	f7ff ff60 	bl	800359e <led_write>

            // LED1: continues normal pattern
            led_write(&g.cfg->led1, main_pattern);
 80036de:	4b2a      	ldr	r3, [pc, #168]	@ (8003788 <update_leds+0xf4>)
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	3304      	adds	r3, #4
 80036e4:	7bba      	ldrb	r2, [r7, #14]
 80036e6:	4611      	mov	r1, r2
 80036e8:	4618      	mov	r0, r3
 80036ea:	f7ff ff58 	bl	800359e <led_write>

            if (elapsed >= 150) {
 80036ee:	68bb      	ldr	r3, [r7, #8]
 80036f0:	2b95      	cmp	r3, #149	@ 0x95
 80036f2:	d945      	bls.n	8003780 <update_leds+0xec>
                g.data_activity_active = false;
 80036f4:	4b24      	ldr	r3, [pc, #144]	@ (8003788 <update_leds+0xf4>)
 80036f6:	2200      	movs	r2, #0
 80036f8:	741a      	strb	r2, [r3, #16]
        led_write(&g.cfg->led1, main_pattern);
        if (g.cfg->num_leds == 2) {
            led_write(&g.cfg->led2, false);  // LED2 off when idle
        }
    }
}
 80036fa:	e041      	b.n	8003780 <update_leds+0xec>
        else if (g.cfg->num_leds == 1) {
 80036fc:	4b22      	ldr	r3, [pc, #136]	@ (8003788 <update_leds+0xf4>)
 80036fe:	685b      	ldr	r3, [r3, #4]
 8003700:	781b      	ldrb	r3, [r3, #0]
 8003702:	2b01      	cmp	r3, #1
 8003704:	d13c      	bne.n	8003780 <update_leds+0xec>
            if (elapsed < 10) {
 8003706:	68bb      	ldr	r3, [r7, #8]
 8003708:	2b09      	cmp	r3, #9
 800370a:	d805      	bhi.n	8003718 <update_leds+0x84>
                output = false;
 800370c:	2300      	movs	r3, #0
 800370e:	73fb      	strb	r3, [r7, #15]
                g.da_step = 0;
 8003710:	4b1d      	ldr	r3, [pc, #116]	@ (8003788 <update_leds+0xf4>)
 8003712:	2200      	movs	r2, #0
 8003714:	761a      	strb	r2, [r3, #24]
 8003716:	e016      	b.n	8003746 <update_leds+0xb2>
            else if (elapsed < 40) {
 8003718:	68bb      	ldr	r3, [r7, #8]
 800371a:	2b27      	cmp	r3, #39	@ 0x27
 800371c:	d805      	bhi.n	800372a <update_leds+0x96>
                output = true;
 800371e:	2301      	movs	r3, #1
 8003720:	73fb      	strb	r3, [r7, #15]
                g.da_step = 1;
 8003722:	4b19      	ldr	r3, [pc, #100]	@ (8003788 <update_leds+0xf4>)
 8003724:	2201      	movs	r2, #1
 8003726:	761a      	strb	r2, [r3, #24]
 8003728:	e00d      	b.n	8003746 <update_leds+0xb2>
            else if (elapsed < 80) {
 800372a:	68bb      	ldr	r3, [r7, #8]
 800372c:	2b4f      	cmp	r3, #79	@ 0x4f
 800372e:	d805      	bhi.n	800373c <update_leds+0xa8>
                output = false;
 8003730:	2300      	movs	r3, #0
 8003732:	73fb      	strb	r3, [r7, #15]
                g.da_step = 2;
 8003734:	4b14      	ldr	r3, [pc, #80]	@ (8003788 <update_leds+0xf4>)
 8003736:	2202      	movs	r2, #2
 8003738:	761a      	strb	r2, [r3, #24]
 800373a:	e004      	b.n	8003746 <update_leds+0xb2>
                g.data_activity_active = false;
 800373c:	4b12      	ldr	r3, [pc, #72]	@ (8003788 <update_leds+0xf4>)
 800373e:	2200      	movs	r2, #0
 8003740:	741a      	strb	r2, [r3, #16]
                output = main_pattern;
 8003742:	7bbb      	ldrb	r3, [r7, #14]
 8003744:	73fb      	strb	r3, [r7, #15]
            led_write(&g.cfg->led1, output);
 8003746:	4b10      	ldr	r3, [pc, #64]	@ (8003788 <update_leds+0xf4>)
 8003748:	685b      	ldr	r3, [r3, #4]
 800374a:	3304      	adds	r3, #4
 800374c:	7bfa      	ldrb	r2, [r7, #15]
 800374e:	4611      	mov	r1, r2
 8003750:	4618      	mov	r0, r3
 8003752:	f7ff ff24 	bl	800359e <led_write>
}
 8003756:	e013      	b.n	8003780 <update_leds+0xec>
        led_write(&g.cfg->led1, main_pattern);
 8003758:	4b0b      	ldr	r3, [pc, #44]	@ (8003788 <update_leds+0xf4>)
 800375a:	685b      	ldr	r3, [r3, #4]
 800375c:	3304      	adds	r3, #4
 800375e:	7bba      	ldrb	r2, [r7, #14]
 8003760:	4611      	mov	r1, r2
 8003762:	4618      	mov	r0, r3
 8003764:	f7ff ff1b 	bl	800359e <led_write>
        if (g.cfg->num_leds == 2) {
 8003768:	4b07      	ldr	r3, [pc, #28]	@ (8003788 <update_leds+0xf4>)
 800376a:	685b      	ldr	r3, [r3, #4]
 800376c:	781b      	ldrb	r3, [r3, #0]
 800376e:	2b02      	cmp	r3, #2
 8003770:	d106      	bne.n	8003780 <update_leds+0xec>
            led_write(&g.cfg->led2, false);  // LED2 off when idle
 8003772:	4b05      	ldr	r3, [pc, #20]	@ (8003788 <update_leds+0xf4>)
 8003774:	685b      	ldr	r3, [r3, #4]
 8003776:	330c      	adds	r3, #12
 8003778:	2100      	movs	r1, #0
 800377a:	4618      	mov	r0, r3
 800377c:	f7ff ff0f 	bl	800359e <led_write>
}
 8003780:	bf00      	nop
 8003782:	3710      	adds	r7, #16
 8003784:	46bd      	mov	sp, r7
 8003786:	bd80      	pop	{r7, pc}
 8003788:	20002c50 	.word	0x20002c50

0800378c <status_led_init>:

// ---------------------------------------------------------------------------
// Public API
// ---------------------------------------------------------------------------
void status_led_init(board_type_t boardType)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	b088      	sub	sp, #32
 8003790:	af00      	add	r7, sp, #0
 8003792:	4603      	mov	r3, r0
 8003794:	71fb      	strb	r3, [r7, #7]
    if (boardType >= sizeof(board_configs)/sizeof(board_configs[0]) ||
 8003796:	79fb      	ldrb	r3, [r7, #7]
 8003798:	2b03      	cmp	r3, #3
 800379a:	d809      	bhi.n	80037b0 <status_led_init+0x24>
        board_configs[boardType].num_leds == 0) {
 800379c:	79fa      	ldrb	r2, [r7, #7]
 800379e:	4932      	ldr	r1, [pc, #200]	@ (8003868 <status_led_init+0xdc>)
 80037a0:	4613      	mov	r3, r2
 80037a2:	009b      	lsls	r3, r3, #2
 80037a4:	4413      	add	r3, r2
 80037a6:	009b      	lsls	r3, r3, #2
 80037a8:	440b      	add	r3, r1
 80037aa:	781b      	ldrb	r3, [r3, #0]
    if (boardType >= sizeof(board_configs)/sizeof(board_configs[0]) ||
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d101      	bne.n	80037b4 <status_led_init+0x28>
        boardType = BOARD_TYPE_MAMA;  // safe fallback
 80037b0:	2302      	movs	r3, #2
 80037b2:	71fb      	strb	r3, [r7, #7]
    }

    g.board_type = boardType;
 80037b4:	4a2d      	ldr	r2, [pc, #180]	@ (800386c <status_led_init+0xe0>)
 80037b6:	79fb      	ldrb	r3, [r7, #7]
 80037b8:	7013      	strb	r3, [r2, #0]
    g.cfg        = &board_configs[boardType];
 80037ba:	79fa      	ldrb	r2, [r7, #7]
 80037bc:	4613      	mov	r3, r2
 80037be:	009b      	lsls	r3, r3, #2
 80037c0:	4413      	add	r3, r2
 80037c2:	009b      	lsls	r3, r3, #2
 80037c4:	4a28      	ldr	r2, [pc, #160]	@ (8003868 <status_led_init+0xdc>)
 80037c6:	4413      	add	r3, r2
 80037c8:	4a28      	ldr	r2, [pc, #160]	@ (800386c <status_led_init+0xe0>)
 80037ca:	6053      	str	r3, [r2, #4]
    g.mode       = LED_MODE_BOOTING;
 80037cc:	4b27      	ldr	r3, [pc, #156]	@ (800386c <status_led_init+0xe0>)
 80037ce:	2200      	movs	r2, #0
 80037d0:	721a      	strb	r2, [r3, #8]
    g.data_activity_active = false;
 80037d2:	4b26      	ldr	r3, [pc, #152]	@ (800386c <status_led_init+0xe0>)
 80037d4:	2200      	movs	r2, #0
 80037d6:	741a      	strb	r2, [r3, #16]

    // Enable GPIOA clock (all LEDs on PA)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80037d8:	2300      	movs	r3, #0
 80037da:	60bb      	str	r3, [r7, #8]
 80037dc:	4b24      	ldr	r3, [pc, #144]	@ (8003870 <status_led_init+0xe4>)
 80037de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037e0:	4a23      	ldr	r2, [pc, #140]	@ (8003870 <status_led_init+0xe4>)
 80037e2:	f043 0301 	orr.w	r3, r3, #1
 80037e6:	6313      	str	r3, [r2, #48]	@ 0x30
 80037e8:	4b21      	ldr	r3, [pc, #132]	@ (8003870 <status_led_init+0xe4>)
 80037ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037ec:	f003 0301 	and.w	r3, r3, #1
 80037f0:	60bb      	str	r3, [r7, #8]
 80037f2:	68bb      	ldr	r3, [r7, #8]

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037f4:	f107 030c 	add.w	r3, r7, #12
 80037f8:	2200      	movs	r2, #0
 80037fa:	601a      	str	r2, [r3, #0]
 80037fc:	605a      	str	r2, [r3, #4]
 80037fe:	609a      	str	r2, [r3, #8]
 8003800:	60da      	str	r2, [r3, #12]
 8003802:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 8003804:	2301      	movs	r3, #1
 8003806:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8003808:	2300      	movs	r3, #0
 800380a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800380c:	2300      	movs	r3, #0
 800380e:	61bb      	str	r3, [r7, #24]

    GPIO_InitStruct.Pin = g.cfg->led1.pin;
 8003810:	4b16      	ldr	r3, [pc, #88]	@ (800386c <status_led_init+0xe0>)
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	891b      	ldrh	r3, [r3, #8]
 8003816:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(g.cfg->led1.port, &GPIO_InitStruct);
 8003818:	4b14      	ldr	r3, [pc, #80]	@ (800386c <status_led_init+0xe0>)
 800381a:	685b      	ldr	r3, [r3, #4]
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	f107 020c 	add.w	r2, r7, #12
 8003822:	4611      	mov	r1, r2
 8003824:	4618      	mov	r0, r3
 8003826:	f002 f98d 	bl	8005b44 <HAL_GPIO_Init>

    if (g.cfg->num_leds == 2) {
 800382a:	4b10      	ldr	r3, [pc, #64]	@ (800386c <status_led_init+0xe0>)
 800382c:	685b      	ldr	r3, [r3, #4]
 800382e:	781b      	ldrb	r3, [r3, #0]
 8003830:	2b02      	cmp	r3, #2
 8003832:	d113      	bne.n	800385c <status_led_init+0xd0>
        GPIO_InitStruct.Pin = g.cfg->led2.pin;
 8003834:	4b0d      	ldr	r3, [pc, #52]	@ (800386c <status_led_init+0xe0>)
 8003836:	685b      	ldr	r3, [r3, #4]
 8003838:	8a1b      	ldrh	r3, [r3, #16]
 800383a:	60fb      	str	r3, [r7, #12]
        HAL_GPIO_Init(g.cfg->led2.port, &GPIO_InitStruct);
 800383c:	4b0b      	ldr	r3, [pc, #44]	@ (800386c <status_led_init+0xe0>)
 800383e:	685b      	ldr	r3, [r3, #4]
 8003840:	68db      	ldr	r3, [r3, #12]
 8003842:	f107 020c 	add.w	r2, r7, #12
 8003846:	4611      	mov	r1, r2
 8003848:	4618      	mov	r0, r3
 800384a:	f002 f97b 	bl	8005b44 <HAL_GPIO_Init>
        led_write(&g.cfg->led2, false);
 800384e:	4b07      	ldr	r3, [pc, #28]	@ (800386c <status_led_init+0xe0>)
 8003850:	685b      	ldr	r3, [r3, #4]
 8003852:	330c      	adds	r3, #12
 8003854:	2100      	movs	r1, #0
 8003856:	4618      	mov	r0, r3
 8003858:	f7ff fea1 	bl	800359e <led_write>
    }

    update_leds();
 800385c:	f7ff ff1a 	bl	8003694 <update_leds>
}
 8003860:	bf00      	nop
 8003862:	3720      	adds	r7, #32
 8003864:	46bd      	mov	sp, r7
 8003866:	bd80      	pop	{r7, pc}
 8003868:	0800f3bc 	.word	0x0800f3bc
 800386c:	20002c50 	.word	0x20002c50
 8003870:	40023800 	.word	0x40023800

08003874 <status_led_set_mode>:

void status_led_set_mode(status_led_mode_t mode)
{
 8003874:	b580      	push	{r7, lr}
 8003876:	b082      	sub	sp, #8
 8003878:	af00      	add	r7, sp, #0
 800387a:	4603      	mov	r3, r0
 800387c:	71fb      	strb	r3, [r7, #7]
    if (mode != g.mode) {
 800387e:	4b08      	ldr	r3, [pc, #32]	@ (80038a0 <status_led_set_mode+0x2c>)
 8003880:	7a1b      	ldrb	r3, [r3, #8]
 8003882:	79fa      	ldrb	r2, [r7, #7]
 8003884:	429a      	cmp	r2, r3
 8003886:	d007      	beq.n	8003898 <status_led_set_mode+0x24>
        g.mode = mode;
 8003888:	4a05      	ldr	r2, [pc, #20]	@ (80038a0 <status_led_set_mode+0x2c>)
 800388a:	79fb      	ldrb	r3, [r7, #7]
 800388c:	7213      	strb	r3, [r2, #8]
        g.mode_timer = millis();  // optional phase reset
 800388e:	f7ff fe7f 	bl	8003590 <millis>
 8003892:	4603      	mov	r3, r0
 8003894:	4a02      	ldr	r2, [pc, #8]	@ (80038a0 <status_led_set_mode+0x2c>)
 8003896:	60d3      	str	r3, [r2, #12]
    }
}
 8003898:	bf00      	nop
 800389a:	3708      	adds	r7, #8
 800389c:	46bd      	mov	sp, r7
 800389e:	bd80      	pop	{r7, pc}
 80038a0:	20002c50 	.word	0x20002c50

080038a4 <status_led_get_mode>:

status_led_mode_t status_led_get_mode(void)
{
 80038a4:	b480      	push	{r7}
 80038a6:	af00      	add	r7, sp, #0
    return g.mode;
 80038a8:	4b03      	ldr	r3, [pc, #12]	@ (80038b8 <status_led_get_mode+0x14>)
 80038aa:	7a1b      	ldrb	r3, [r3, #8]
}
 80038ac:	4618      	mov	r0, r3
 80038ae:	46bd      	mov	sp, r7
 80038b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b4:	4770      	bx	lr
 80038b6:	bf00      	nop
 80038b8:	20002c50 	.word	0x20002c50

080038bc <status_led_data_activity>:

void status_led_data_activity(void){
 80038bc:	b580      	push	{r7, lr}
 80038be:	af00      	add	r7, sp, #0
//    g.data_activity_active = true;
//    g.da_start_ms = millis();
//    g.was_led_on_before_da = get_current_main_pattern_state();
//

	if (g.data_activity_active) {
 80038c0:	4b0c      	ldr	r3, [pc, #48]	@ (80038f4 <status_led_data_activity+0x38>)
 80038c2:	7c1b      	ldrb	r3, [r3, #16]
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d113      	bne.n	80038f0 <status_led_data_activity+0x34>
		return;               //  This is the complete fix!
	}

	g.data_activity_active = true;
 80038c8:	4b0a      	ldr	r3, [pc, #40]	@ (80038f4 <status_led_data_activity+0x38>)
 80038ca:	2201      	movs	r2, #1
 80038cc:	741a      	strb	r2, [r3, #16]
	g.da_start_ms = millis();
 80038ce:	f7ff fe5f 	bl	8003590 <millis>
 80038d2:	4603      	mov	r3, r0
 80038d4:	4a07      	ldr	r2, [pc, #28]	@ (80038f4 <status_led_data_activity+0x38>)
 80038d6:	6153      	str	r3, [r2, #20]

	if (g.cfg->num_leds == 1) {
 80038d8:	4b06      	ldr	r3, [pc, #24]	@ (80038f4 <status_led_data_activity+0x38>)
 80038da:	685b      	ldr	r3, [r3, #4]
 80038dc:	781b      	ldrb	r3, [r3, #0]
 80038de:	2b01      	cmp	r3, #1
 80038e0:	d107      	bne.n	80038f2 <status_led_data_activity+0x36>
		g.was_led_on_before_da = get_current_main_pattern_state();
 80038e2:	f7ff fe7d 	bl	80035e0 <get_current_main_pattern_state>
 80038e6:	4603      	mov	r3, r0
 80038e8:	461a      	mov	r2, r3
 80038ea:	4b02      	ldr	r3, [pc, #8]	@ (80038f4 <status_led_data_activity+0x38>)
 80038ec:	765a      	strb	r2, [r3, #25]
 80038ee:	e000      	b.n	80038f2 <status_led_data_activity+0x36>
		return;               //  This is the complete fix!
 80038f0:	bf00      	nop
	}

}
 80038f2:	bd80      	pop	{r7, pc}
 80038f4:	20002c50 	.word	0x20002c50

080038f8 <status_led_task>:


void status_led_task(void)
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	af00      	add	r7, sp, #0
    update_leds();
 80038fc:	f7ff feca 	bl	8003694 <update_leds>
}
 8003900:	bf00      	nop
 8003902:	bd80      	pop	{r7, pc}

08003904 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003904:	b480      	push	{r7}
 8003906:	b083      	sub	sp, #12
 8003908:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800390a:	2300      	movs	r3, #0
 800390c:	607b      	str	r3, [r7, #4]
 800390e:	4b10      	ldr	r3, [pc, #64]	@ (8003950 <HAL_MspInit+0x4c>)
 8003910:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003912:	4a0f      	ldr	r2, [pc, #60]	@ (8003950 <HAL_MspInit+0x4c>)
 8003914:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003918:	6453      	str	r3, [r2, #68]	@ 0x44
 800391a:	4b0d      	ldr	r3, [pc, #52]	@ (8003950 <HAL_MspInit+0x4c>)
 800391c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800391e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003922:	607b      	str	r3, [r7, #4]
 8003924:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003926:	2300      	movs	r3, #0
 8003928:	603b      	str	r3, [r7, #0]
 800392a:	4b09      	ldr	r3, [pc, #36]	@ (8003950 <HAL_MspInit+0x4c>)
 800392c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800392e:	4a08      	ldr	r2, [pc, #32]	@ (8003950 <HAL_MspInit+0x4c>)
 8003930:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003934:	6413      	str	r3, [r2, #64]	@ 0x40
 8003936:	4b06      	ldr	r3, [pc, #24]	@ (8003950 <HAL_MspInit+0x4c>)
 8003938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800393a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800393e:	603b      	str	r3, [r7, #0]
 8003940:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003942:	bf00      	nop
 8003944:	370c      	adds	r7, #12
 8003946:	46bd      	mov	sp, r7
 8003948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394c:	4770      	bx	lr
 800394e:	bf00      	nop
 8003950:	40023800 	.word	0x40023800

08003954 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b08a      	sub	sp, #40	@ 0x28
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800395c:	f107 0314 	add.w	r3, r7, #20
 8003960:	2200      	movs	r2, #0
 8003962:	601a      	str	r2, [r3, #0]
 8003964:	605a      	str	r2, [r3, #4]
 8003966:	609a      	str	r2, [r3, #8]
 8003968:	60da      	str	r2, [r3, #12]
 800396a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4a24      	ldr	r2, [pc, #144]	@ (8003a04 <HAL_ADC_MspInit+0xb0>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d141      	bne.n	80039fa <HAL_ADC_MspInit+0xa6>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003976:	2300      	movs	r3, #0
 8003978:	613b      	str	r3, [r7, #16]
 800397a:	4b23      	ldr	r3, [pc, #140]	@ (8003a08 <HAL_ADC_MspInit+0xb4>)
 800397c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800397e:	4a22      	ldr	r2, [pc, #136]	@ (8003a08 <HAL_ADC_MspInit+0xb4>)
 8003980:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003984:	6453      	str	r3, [r2, #68]	@ 0x44
 8003986:	4b20      	ldr	r3, [pc, #128]	@ (8003a08 <HAL_ADC_MspInit+0xb4>)
 8003988:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800398a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800398e:	613b      	str	r3, [r7, #16]
 8003990:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003992:	2300      	movs	r3, #0
 8003994:	60fb      	str	r3, [r7, #12]
 8003996:	4b1c      	ldr	r3, [pc, #112]	@ (8003a08 <HAL_ADC_MspInit+0xb4>)
 8003998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800399a:	4a1b      	ldr	r2, [pc, #108]	@ (8003a08 <HAL_ADC_MspInit+0xb4>)
 800399c:	f043 0304 	orr.w	r3, r3, #4
 80039a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80039a2:	4b19      	ldr	r3, [pc, #100]	@ (8003a08 <HAL_ADC_MspInit+0xb4>)
 80039a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039a6:	f003 0304 	and.w	r3, r3, #4
 80039aa:	60fb      	str	r3, [r7, #12]
 80039ac:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80039ae:	2300      	movs	r3, #0
 80039b0:	60bb      	str	r3, [r7, #8]
 80039b2:	4b15      	ldr	r3, [pc, #84]	@ (8003a08 <HAL_ADC_MspInit+0xb4>)
 80039b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039b6:	4a14      	ldr	r2, [pc, #80]	@ (8003a08 <HAL_ADC_MspInit+0xb4>)
 80039b8:	f043 0301 	orr.w	r3, r3, #1
 80039bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80039be:	4b12      	ldr	r3, [pc, #72]	@ (8003a08 <HAL_ADC_MspInit+0xb4>)
 80039c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039c2:	f003 0301 	and.w	r3, r3, #1
 80039c6:	60bb      	str	r3, [r7, #8]
 80039c8:	68bb      	ldr	r3, [r7, #8]
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = AIN_VIO_FUSED_Pin|AIN_VLOGIC_Pin|AIN_VIO_UNFUSED_Pin|AIN3_Pin
 80039ca:	233f      	movs	r3, #63	@ 0x3f
 80039cc:	617b      	str	r3, [r7, #20]
                          |AIN1_Pin|AIN0_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80039ce:	2303      	movs	r3, #3
 80039d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039d2:	2300      	movs	r3, #0
 80039d4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80039d6:	f107 0314 	add.w	r3, r7, #20
 80039da:	4619      	mov	r1, r3
 80039dc:	480b      	ldr	r0, [pc, #44]	@ (8003a0c <HAL_ADC_MspInit+0xb8>)
 80039de:	f002 f8b1 	bl	8005b44 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|AIN2_Pin|AIN4_Pin;
 80039e2:	23c2      	movs	r3, #194	@ 0xc2
 80039e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80039e6:	2303      	movs	r3, #3
 80039e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039ea:	2300      	movs	r3, #0
 80039ec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80039ee:	f107 0314 	add.w	r3, r7, #20
 80039f2:	4619      	mov	r1, r3
 80039f4:	4806      	ldr	r0, [pc, #24]	@ (8003a10 <HAL_ADC_MspInit+0xbc>)
 80039f6:	f002 f8a5 	bl	8005b44 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80039fa:	bf00      	nop
 80039fc:	3728      	adds	r7, #40	@ 0x28
 80039fe:	46bd      	mov	sp, r7
 8003a00:	bd80      	pop	{r7, pc}
 8003a02:	bf00      	nop
 8003a04:	40012000 	.word	0x40012000
 8003a08:	40023800 	.word	0x40023800
 8003a0c:	40020800 	.word	0x40020800
 8003a10:	40020000 	.word	0x40020000

08003a14 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b08a      	sub	sp, #40	@ 0x28
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a1c:	f107 0314 	add.w	r3, r7, #20
 8003a20:	2200      	movs	r2, #0
 8003a22:	601a      	str	r2, [r3, #0]
 8003a24:	605a      	str	r2, [r3, #4]
 8003a26:	609a      	str	r2, [r3, #8]
 8003a28:	60da      	str	r2, [r3, #12]
 8003a2a:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	4a17      	ldr	r2, [pc, #92]	@ (8003a90 <HAL_DAC_MspInit+0x7c>)
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d127      	bne.n	8003a86 <HAL_DAC_MspInit+0x72>
  {
    /* USER CODE BEGIN DAC_MspInit 0 */

    /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8003a36:	2300      	movs	r3, #0
 8003a38:	613b      	str	r3, [r7, #16]
 8003a3a:	4b16      	ldr	r3, [pc, #88]	@ (8003a94 <HAL_DAC_MspInit+0x80>)
 8003a3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a3e:	4a15      	ldr	r2, [pc, #84]	@ (8003a94 <HAL_DAC_MspInit+0x80>)
 8003a40:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003a44:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a46:	4b13      	ldr	r3, [pc, #76]	@ (8003a94 <HAL_DAC_MspInit+0x80>)
 8003a48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a4a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003a4e:	613b      	str	r3, [r7, #16]
 8003a50:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a52:	2300      	movs	r3, #0
 8003a54:	60fb      	str	r3, [r7, #12]
 8003a56:	4b0f      	ldr	r3, [pc, #60]	@ (8003a94 <HAL_DAC_MspInit+0x80>)
 8003a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a5a:	4a0e      	ldr	r2, [pc, #56]	@ (8003a94 <HAL_DAC_MspInit+0x80>)
 8003a5c:	f043 0301 	orr.w	r3, r3, #1
 8003a60:	6313      	str	r3, [r2, #48]	@ 0x30
 8003a62:	4b0c      	ldr	r3, [pc, #48]	@ (8003a94 <HAL_DAC_MspInit+0x80>)
 8003a64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a66:	f003 0301 	and.w	r3, r3, #1
 8003a6a:	60fb      	str	r3, [r7, #12]
 8003a6c:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8003a6e:	2330      	movs	r3, #48	@ 0x30
 8003a70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003a72:	2303      	movs	r3, #3
 8003a74:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a76:	2300      	movs	r3, #0
 8003a78:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a7a:	f107 0314 	add.w	r3, r7, #20
 8003a7e:	4619      	mov	r1, r3
 8003a80:	4805      	ldr	r0, [pc, #20]	@ (8003a98 <HAL_DAC_MspInit+0x84>)
 8003a82:	f002 f85f 	bl	8005b44 <HAL_GPIO_Init>

    /* USER CODE END DAC_MspInit 1 */

  }

}
 8003a86:	bf00      	nop
 8003a88:	3728      	adds	r7, #40	@ 0x28
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bd80      	pop	{r7, pc}
 8003a8e:	bf00      	nop
 8003a90:	40007400 	.word	0x40007400
 8003a94:	40023800 	.word	0x40023800
 8003a98:	40020000 	.word	0x40020000

08003a9c <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b08e      	sub	sp, #56	@ 0x38
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003aa4:	f107 0308 	add.w	r3, r7, #8
 8003aa8:	2230      	movs	r2, #48	@ 0x30
 8003aaa:	2100      	movs	r1, #0
 8003aac:	4618      	mov	r0, r3
 8003aae:	f00a ff9b 	bl	800e9e8 <memset>
  if(hrtc->Instance==RTC)
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	4a0c      	ldr	r2, [pc, #48]	@ (8003ae8 <HAL_RTC_MspInit+0x4c>)
 8003ab8:	4293      	cmp	r3, r2
 8003aba:	d111      	bne.n	8003ae0 <HAL_RTC_MspInit+0x44>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003abc:	2320      	movs	r3, #32
 8003abe:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8003ac0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003ac4:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003ac6:	f107 0308 	add.w	r3, r7, #8
 8003aca:	4618      	mov	r0, r3
 8003acc:	f004 f900 	bl	8007cd0 <HAL_RCCEx_PeriphCLKConfig>
 8003ad0:	4603      	mov	r3, r0
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d001      	beq.n	8003ada <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8003ad6:	f7fe fe73 	bl	80027c0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003ada:	4b04      	ldr	r3, [pc, #16]	@ (8003aec <HAL_RTC_MspInit+0x50>)
 8003adc:	2201      	movs	r2, #1
 8003ade:	601a      	str	r2, [r3, #0]

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8003ae0:	bf00      	nop
 8003ae2:	3738      	adds	r7, #56	@ 0x38
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	bd80      	pop	{r7, pc}
 8003ae8:	40002800 	.word	0x40002800
 8003aec:	42470e3c 	.word	0x42470e3c

08003af0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b08c      	sub	sp, #48	@ 0x30
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003af8:	f107 031c 	add.w	r3, r7, #28
 8003afc:	2200      	movs	r2, #0
 8003afe:	601a      	str	r2, [r3, #0]
 8003b00:	605a      	str	r2, [r3, #4]
 8003b02:	609a      	str	r2, [r3, #8]
 8003b04:	60da      	str	r2, [r3, #12]
 8003b06:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	4a32      	ldr	r2, [pc, #200]	@ (8003bd8 <HAL_SPI_MspInit+0xe8>)
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d12c      	bne.n	8003b6c <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003b12:	2300      	movs	r3, #0
 8003b14:	61bb      	str	r3, [r7, #24]
 8003b16:	4b31      	ldr	r3, [pc, #196]	@ (8003bdc <HAL_SPI_MspInit+0xec>)
 8003b18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b1a:	4a30      	ldr	r2, [pc, #192]	@ (8003bdc <HAL_SPI_MspInit+0xec>)
 8003b1c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003b20:	6453      	str	r3, [r2, #68]	@ 0x44
 8003b22:	4b2e      	ldr	r3, [pc, #184]	@ (8003bdc <HAL_SPI_MspInit+0xec>)
 8003b24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b26:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003b2a:	61bb      	str	r3, [r7, #24]
 8003b2c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b2e:	2300      	movs	r3, #0
 8003b30:	617b      	str	r3, [r7, #20]
 8003b32:	4b2a      	ldr	r3, [pc, #168]	@ (8003bdc <HAL_SPI_MspInit+0xec>)
 8003b34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b36:	4a29      	ldr	r2, [pc, #164]	@ (8003bdc <HAL_SPI_MspInit+0xec>)
 8003b38:	f043 0302 	orr.w	r3, r3, #2
 8003b3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8003b3e:	4b27      	ldr	r3, [pc, #156]	@ (8003bdc <HAL_SPI_MspInit+0xec>)
 8003b40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b42:	f003 0302 	and.w	r3, r3, #2
 8003b46:	617b      	str	r3, [r7, #20]
 8003b48:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8003b4a:	2338      	movs	r3, #56	@ 0x38
 8003b4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b4e:	2302      	movs	r3, #2
 8003b50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b52:	2300      	movs	r3, #0
 8003b54:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b56:	2303      	movs	r3, #3
 8003b58:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003b5a:	2305      	movs	r3, #5
 8003b5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b5e:	f107 031c 	add.w	r3, r7, #28
 8003b62:	4619      	mov	r1, r3
 8003b64:	481e      	ldr	r0, [pc, #120]	@ (8003be0 <HAL_SPI_MspInit+0xf0>)
 8003b66:	f001 ffed 	bl	8005b44 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 8003b6a:	e031      	b.n	8003bd0 <HAL_SPI_MspInit+0xe0>
  else if(hspi->Instance==SPI2)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	4a1c      	ldr	r2, [pc, #112]	@ (8003be4 <HAL_SPI_MspInit+0xf4>)
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d12c      	bne.n	8003bd0 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003b76:	2300      	movs	r3, #0
 8003b78:	613b      	str	r3, [r7, #16]
 8003b7a:	4b18      	ldr	r3, [pc, #96]	@ (8003bdc <HAL_SPI_MspInit+0xec>)
 8003b7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b7e:	4a17      	ldr	r2, [pc, #92]	@ (8003bdc <HAL_SPI_MspInit+0xec>)
 8003b80:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003b84:	6413      	str	r3, [r2, #64]	@ 0x40
 8003b86:	4b15      	ldr	r3, [pc, #84]	@ (8003bdc <HAL_SPI_MspInit+0xec>)
 8003b88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b8a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003b8e:	613b      	str	r3, [r7, #16]
 8003b90:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b92:	2300      	movs	r3, #0
 8003b94:	60fb      	str	r3, [r7, #12]
 8003b96:	4b11      	ldr	r3, [pc, #68]	@ (8003bdc <HAL_SPI_MspInit+0xec>)
 8003b98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b9a:	4a10      	ldr	r2, [pc, #64]	@ (8003bdc <HAL_SPI_MspInit+0xec>)
 8003b9c:	f043 0302 	orr.w	r3, r3, #2
 8003ba0:	6313      	str	r3, [r2, #48]	@ 0x30
 8003ba2:	4b0e      	ldr	r3, [pc, #56]	@ (8003bdc <HAL_SPI_MspInit+0xec>)
 8003ba4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ba6:	f003 0302 	and.w	r3, r3, #2
 8003baa:	60fb      	str	r3, [r7, #12]
 8003bac:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8003bae:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8003bb2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bb4:	2302      	movs	r3, #2
 8003bb6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bb8:	2300      	movs	r3, #0
 8003bba:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003bbc:	2303      	movs	r3, #3
 8003bbe:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003bc0:	2305      	movs	r3, #5
 8003bc2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003bc4:	f107 031c 	add.w	r3, r7, #28
 8003bc8:	4619      	mov	r1, r3
 8003bca:	4805      	ldr	r0, [pc, #20]	@ (8003be0 <HAL_SPI_MspInit+0xf0>)
 8003bcc:	f001 ffba 	bl	8005b44 <HAL_GPIO_Init>
}
 8003bd0:	bf00      	nop
 8003bd2:	3730      	adds	r7, #48	@ 0x30
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	bd80      	pop	{r7, pc}
 8003bd8:	40013000 	.word	0x40013000
 8003bdc:	40023800 	.word	0x40023800
 8003be0:	40020400 	.word	0x40020400
 8003be4:	40003800 	.word	0x40003800

08003be8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003be8:	b480      	push	{r7}
 8003bea:	b085      	sub	sp, #20
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM5)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	4a0b      	ldr	r2, [pc, #44]	@ (8003c24 <HAL_TIM_Base_MspInit+0x3c>)
 8003bf6:	4293      	cmp	r3, r2
 8003bf8:	d10d      	bne.n	8003c16 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM5_MspInit 0 */

    /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	60fb      	str	r3, [r7, #12]
 8003bfe:	4b0a      	ldr	r3, [pc, #40]	@ (8003c28 <HAL_TIM_Base_MspInit+0x40>)
 8003c00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c02:	4a09      	ldr	r2, [pc, #36]	@ (8003c28 <HAL_TIM_Base_MspInit+0x40>)
 8003c04:	f043 0308 	orr.w	r3, r3, #8
 8003c08:	6413      	str	r3, [r2, #64]	@ 0x40
 8003c0a:	4b07      	ldr	r3, [pc, #28]	@ (8003c28 <HAL_TIM_Base_MspInit+0x40>)
 8003c0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c0e:	f003 0308 	and.w	r3, r3, #8
 8003c12:	60fb      	str	r3, [r7, #12]
 8003c14:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM5_MspInit 1 */

  }

}
 8003c16:	bf00      	nop
 8003c18:	3714      	adds	r7, #20
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c20:	4770      	bx	lr
 8003c22:	bf00      	nop
 8003c24:	40000c00 	.word	0x40000c00
 8003c28:	40023800 	.word	0x40023800

08003c2c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b088      	sub	sp, #32
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c34:	f107 030c 	add.w	r3, r7, #12
 8003c38:	2200      	movs	r2, #0
 8003c3a:	601a      	str	r2, [r3, #0]
 8003c3c:	605a      	str	r2, [r3, #4]
 8003c3e:	609a      	str	r2, [r3, #8]
 8003c40:	60da      	str	r2, [r3, #12]
 8003c42:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM5)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	4a12      	ldr	r2, [pc, #72]	@ (8003c94 <HAL_TIM_MspPostInit+0x68>)
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d11d      	bne.n	8003c8a <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM5_MspPostInit 0 */

    /* USER CODE END TIM5_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c4e:	2300      	movs	r3, #0
 8003c50:	60bb      	str	r3, [r7, #8]
 8003c52:	4b11      	ldr	r3, [pc, #68]	@ (8003c98 <HAL_TIM_MspPostInit+0x6c>)
 8003c54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c56:	4a10      	ldr	r2, [pc, #64]	@ (8003c98 <HAL_TIM_MspPostInit+0x6c>)
 8003c58:	f043 0301 	orr.w	r3, r3, #1
 8003c5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8003c5e:	4b0e      	ldr	r3, [pc, #56]	@ (8003c98 <HAL_TIM_MspPostInit+0x6c>)
 8003c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c62:	f003 0301 	and.w	r3, r3, #1
 8003c66:	60bb      	str	r3, [r7, #8]
 8003c68:	68bb      	ldr	r3, [r7, #8]
    /**TIM5 GPIO Configuration
    PA2     ------> TIM5_CH3
    PA3     ------> TIM5_CH4
    */
    GPIO_InitStruct.Pin = STATUS_LED_Pin|nLCD_BL_Pin;
 8003c6a:	230c      	movs	r3, #12
 8003c6c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c6e:	2302      	movs	r3, #2
 8003c70:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c72:	2300      	movs	r3, #0
 8003c74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c76:	2300      	movs	r3, #0
 8003c78:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8003c7a:	2302      	movs	r3, #2
 8003c7c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c7e:	f107 030c 	add.w	r3, r7, #12
 8003c82:	4619      	mov	r1, r3
 8003c84:	4805      	ldr	r0, [pc, #20]	@ (8003c9c <HAL_TIM_MspPostInit+0x70>)
 8003c86:	f001 ff5d 	bl	8005b44 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM5_MspPostInit 1 */

    /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8003c8a:	bf00      	nop
 8003c8c:	3720      	adds	r7, #32
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	bd80      	pop	{r7, pc}
 8003c92:	bf00      	nop
 8003c94:	40000c00 	.word	0x40000c00
 8003c98:	40023800 	.word	0x40023800
 8003c9c:	40020000 	.word	0x40020000

08003ca0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b08e      	sub	sp, #56	@ 0x38
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ca8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003cac:	2200      	movs	r2, #0
 8003cae:	601a      	str	r2, [r3, #0]
 8003cb0:	605a      	str	r2, [r3, #4]
 8003cb2:	609a      	str	r2, [r3, #8]
 8003cb4:	60da      	str	r2, [r3, #12]
 8003cb6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	4a87      	ldr	r2, [pc, #540]	@ (8003edc <HAL_UART_MspInit+0x23c>)
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d135      	bne.n	8003d2e <HAL_UART_MspInit+0x8e>
  {
    /* USER CODE BEGIN UART4_MspInit 0 */

    /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	623b      	str	r3, [r7, #32]
 8003cc6:	4b86      	ldr	r3, [pc, #536]	@ (8003ee0 <HAL_UART_MspInit+0x240>)
 8003cc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cca:	4a85      	ldr	r2, [pc, #532]	@ (8003ee0 <HAL_UART_MspInit+0x240>)
 8003ccc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003cd0:	6413      	str	r3, [r2, #64]	@ 0x40
 8003cd2:	4b83      	ldr	r3, [pc, #524]	@ (8003ee0 <HAL_UART_MspInit+0x240>)
 8003cd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cd6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003cda:	623b      	str	r3, [r7, #32]
 8003cdc:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003cde:	2300      	movs	r3, #0
 8003ce0:	61fb      	str	r3, [r7, #28]
 8003ce2:	4b7f      	ldr	r3, [pc, #508]	@ (8003ee0 <HAL_UART_MspInit+0x240>)
 8003ce4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ce6:	4a7e      	ldr	r2, [pc, #504]	@ (8003ee0 <HAL_UART_MspInit+0x240>)
 8003ce8:	f043 0304 	orr.w	r3, r3, #4
 8003cec:	6313      	str	r3, [r2, #48]	@ 0x30
 8003cee:	4b7c      	ldr	r3, [pc, #496]	@ (8003ee0 <HAL_UART_MspInit+0x240>)
 8003cf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cf2:	f003 0304 	and.w	r3, r3, #4
 8003cf6:	61fb      	str	r3, [r7, #28]
 8003cf8:	69fb      	ldr	r3, [r7, #28]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003cfa:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003cfe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d00:	2302      	movs	r3, #2
 8003d02:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d04:	2300      	movs	r3, #0
 8003d06:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d08:	2303      	movs	r3, #3
 8003d0a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8003d0c:	2308      	movs	r3, #8
 8003d0e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003d10:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003d14:	4619      	mov	r1, r3
 8003d16:	4873      	ldr	r0, [pc, #460]	@ (8003ee4 <HAL_UART_MspInit+0x244>)
 8003d18:	f001 ff14 	bl	8005b44 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	2100      	movs	r1, #0
 8003d20:	2034      	movs	r0, #52	@ 0x34
 8003d22:	f001 fae2 	bl	80052ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8003d26:	2034      	movs	r0, #52	@ 0x34
 8003d28:	f001 fafb 	bl	8005322 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8003d2c:	e0d2      	b.n	8003ed4 <HAL_UART_MspInit+0x234>
  else if(huart->Instance==USART1)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4a6d      	ldr	r2, [pc, #436]	@ (8003ee8 <HAL_UART_MspInit+0x248>)
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d135      	bne.n	8003da4 <HAL_UART_MspInit+0x104>
    __HAL_RCC_USART1_CLK_ENABLE();
 8003d38:	2300      	movs	r3, #0
 8003d3a:	61bb      	str	r3, [r7, #24]
 8003d3c:	4b68      	ldr	r3, [pc, #416]	@ (8003ee0 <HAL_UART_MspInit+0x240>)
 8003d3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d40:	4a67      	ldr	r2, [pc, #412]	@ (8003ee0 <HAL_UART_MspInit+0x240>)
 8003d42:	f043 0310 	orr.w	r3, r3, #16
 8003d46:	6453      	str	r3, [r2, #68]	@ 0x44
 8003d48:	4b65      	ldr	r3, [pc, #404]	@ (8003ee0 <HAL_UART_MspInit+0x240>)
 8003d4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d4c:	f003 0310 	and.w	r3, r3, #16
 8003d50:	61bb      	str	r3, [r7, #24]
 8003d52:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d54:	2300      	movs	r3, #0
 8003d56:	617b      	str	r3, [r7, #20]
 8003d58:	4b61      	ldr	r3, [pc, #388]	@ (8003ee0 <HAL_UART_MspInit+0x240>)
 8003d5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d5c:	4a60      	ldr	r2, [pc, #384]	@ (8003ee0 <HAL_UART_MspInit+0x240>)
 8003d5e:	f043 0301 	orr.w	r3, r3, #1
 8003d62:	6313      	str	r3, [r2, #48]	@ 0x30
 8003d64:	4b5e      	ldr	r3, [pc, #376]	@ (8003ee0 <HAL_UART_MspInit+0x240>)
 8003d66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d68:	f003 0301 	and.w	r3, r3, #1
 8003d6c:	617b      	str	r3, [r7, #20]
 8003d6e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003d70:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8003d74:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d76:	2302      	movs	r3, #2
 8003d78:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d7e:	2303      	movs	r3, #3
 8003d80:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003d82:	2307      	movs	r3, #7
 8003d84:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003d86:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003d8a:	4619      	mov	r1, r3
 8003d8c:	4857      	ldr	r0, [pc, #348]	@ (8003eec <HAL_UART_MspInit+0x24c>)
 8003d8e:	f001 fed9 	bl	8005b44 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003d92:	2200      	movs	r2, #0
 8003d94:	2100      	movs	r1, #0
 8003d96:	2025      	movs	r0, #37	@ 0x25
 8003d98:	f001 faa7 	bl	80052ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003d9c:	2025      	movs	r0, #37	@ 0x25
 8003d9e:	f001 fac0 	bl	8005322 <HAL_NVIC_EnableIRQ>
}
 8003da2:	e097      	b.n	8003ed4 <HAL_UART_MspInit+0x234>
  else if(huart->Instance==USART3)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4a51      	ldr	r2, [pc, #324]	@ (8003ef0 <HAL_UART_MspInit+0x250>)
 8003daa:	4293      	cmp	r3, r2
 8003dac:	f040 8092 	bne.w	8003ed4 <HAL_UART_MspInit+0x234>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003db0:	2300      	movs	r3, #0
 8003db2:	613b      	str	r3, [r7, #16]
 8003db4:	4b4a      	ldr	r3, [pc, #296]	@ (8003ee0 <HAL_UART_MspInit+0x240>)
 8003db6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003db8:	4a49      	ldr	r2, [pc, #292]	@ (8003ee0 <HAL_UART_MspInit+0x240>)
 8003dba:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003dbe:	6413      	str	r3, [r2, #64]	@ 0x40
 8003dc0:	4b47      	ldr	r3, [pc, #284]	@ (8003ee0 <HAL_UART_MspInit+0x240>)
 8003dc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dc4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003dc8:	613b      	str	r3, [r7, #16]
 8003dca:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003dcc:	2300      	movs	r3, #0
 8003dce:	60fb      	str	r3, [r7, #12]
 8003dd0:	4b43      	ldr	r3, [pc, #268]	@ (8003ee0 <HAL_UART_MspInit+0x240>)
 8003dd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dd4:	4a42      	ldr	r2, [pc, #264]	@ (8003ee0 <HAL_UART_MspInit+0x240>)
 8003dd6:	f043 0308 	orr.w	r3, r3, #8
 8003dda:	6313      	str	r3, [r2, #48]	@ 0x30
 8003ddc:	4b40      	ldr	r3, [pc, #256]	@ (8003ee0 <HAL_UART_MspInit+0x240>)
 8003dde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003de0:	f003 0308 	and.w	r3, r3, #8
 8003de4:	60fb      	str	r3, [r7, #12]
 8003de6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003de8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003dec:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003dee:	2302      	movs	r3, #2
 8003df0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003df2:	2300      	movs	r3, #0
 8003df4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003df6:	2303      	movs	r3, #3
 8003df8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003dfa:	2307      	movs	r3, #7
 8003dfc:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003dfe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003e02:	4619      	mov	r1, r3
 8003e04:	483b      	ldr	r0, [pc, #236]	@ (8003ef4 <HAL_UART_MspInit+0x254>)
 8003e06:	f001 fe9d 	bl	8005b44 <HAL_GPIO_Init>
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8003e0a:	4b3b      	ldr	r3, [pc, #236]	@ (8003ef8 <HAL_UART_MspInit+0x258>)
 8003e0c:	4a3b      	ldr	r2, [pc, #236]	@ (8003efc <HAL_UART_MspInit+0x25c>)
 8003e0e:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 8003e10:	4b39      	ldr	r3, [pc, #228]	@ (8003ef8 <HAL_UART_MspInit+0x258>)
 8003e12:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003e16:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003e18:	4b37      	ldr	r3, [pc, #220]	@ (8003ef8 <HAL_UART_MspInit+0x258>)
 8003e1a:	2240      	movs	r2, #64	@ 0x40
 8003e1c:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003e1e:	4b36      	ldr	r3, [pc, #216]	@ (8003ef8 <HAL_UART_MspInit+0x258>)
 8003e20:	2200      	movs	r2, #0
 8003e22:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003e24:	4b34      	ldr	r3, [pc, #208]	@ (8003ef8 <HAL_UART_MspInit+0x258>)
 8003e26:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003e2a:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003e2c:	4b32      	ldr	r3, [pc, #200]	@ (8003ef8 <HAL_UART_MspInit+0x258>)
 8003e2e:	2200      	movs	r2, #0
 8003e30:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003e32:	4b31      	ldr	r3, [pc, #196]	@ (8003ef8 <HAL_UART_MspInit+0x258>)
 8003e34:	2200      	movs	r2, #0
 8003e36:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8003e38:	4b2f      	ldr	r3, [pc, #188]	@ (8003ef8 <HAL_UART_MspInit+0x258>)
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003e3e:	4b2e      	ldr	r3, [pc, #184]	@ (8003ef8 <HAL_UART_MspInit+0x258>)
 8003e40:	2200      	movs	r2, #0
 8003e42:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003e44:	4b2c      	ldr	r3, [pc, #176]	@ (8003ef8 <HAL_UART_MspInit+0x258>)
 8003e46:	2200      	movs	r2, #0
 8003e48:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8003e4a:	482b      	ldr	r0, [pc, #172]	@ (8003ef8 <HAL_UART_MspInit+0x258>)
 8003e4c:	f001 fafe 	bl	800544c <HAL_DMA_Init>
 8003e50:	4603      	mov	r3, r0
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d001      	beq.n	8003e5a <HAL_UART_MspInit+0x1ba>
      Error_Handler();
 8003e56:	f7fe fcb3 	bl	80027c0 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	4a26      	ldr	r2, [pc, #152]	@ (8003ef8 <HAL_UART_MspInit+0x258>)
 8003e5e:	639a      	str	r2, [r3, #56]	@ 0x38
 8003e60:	4a25      	ldr	r2, [pc, #148]	@ (8003ef8 <HAL_UART_MspInit+0x258>)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8003e66:	4b26      	ldr	r3, [pc, #152]	@ (8003f00 <HAL_UART_MspInit+0x260>)
 8003e68:	4a26      	ldr	r2, [pc, #152]	@ (8003f04 <HAL_UART_MspInit+0x264>)
 8003e6a:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8003e6c:	4b24      	ldr	r3, [pc, #144]	@ (8003f00 <HAL_UART_MspInit+0x260>)
 8003e6e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003e72:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003e74:	4b22      	ldr	r3, [pc, #136]	@ (8003f00 <HAL_UART_MspInit+0x260>)
 8003e76:	2200      	movs	r2, #0
 8003e78:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003e7a:	4b21      	ldr	r3, [pc, #132]	@ (8003f00 <HAL_UART_MspInit+0x260>)
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003e80:	4b1f      	ldr	r3, [pc, #124]	@ (8003f00 <HAL_UART_MspInit+0x260>)
 8003e82:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003e86:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003e88:	4b1d      	ldr	r3, [pc, #116]	@ (8003f00 <HAL_UART_MspInit+0x260>)
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003e8e:	4b1c      	ldr	r3, [pc, #112]	@ (8003f00 <HAL_UART_MspInit+0x260>)
 8003e90:	2200      	movs	r2, #0
 8003e92:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8003e94:	4b1a      	ldr	r3, [pc, #104]	@ (8003f00 <HAL_UART_MspInit+0x260>)
 8003e96:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003e9a:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003e9c:	4b18      	ldr	r3, [pc, #96]	@ (8003f00 <HAL_UART_MspInit+0x260>)
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003ea2:	4b17      	ldr	r3, [pc, #92]	@ (8003f00 <HAL_UART_MspInit+0x260>)
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8003ea8:	4815      	ldr	r0, [pc, #84]	@ (8003f00 <HAL_UART_MspInit+0x260>)
 8003eaa:	f001 facf 	bl	800544c <HAL_DMA_Init>
 8003eae:	4603      	mov	r3, r0
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d001      	beq.n	8003eb8 <HAL_UART_MspInit+0x218>
      Error_Handler();
 8003eb4:	f7fe fc84 	bl	80027c0 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	4a11      	ldr	r2, [pc, #68]	@ (8003f00 <HAL_UART_MspInit+0x260>)
 8003ebc:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003ebe:	4a10      	ldr	r2, [pc, #64]	@ (8003f00 <HAL_UART_MspInit+0x260>)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	2100      	movs	r1, #0
 8003ec8:	2027      	movs	r0, #39	@ 0x27
 8003eca:	f001 fa0e 	bl	80052ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003ece:	2027      	movs	r0, #39	@ 0x27
 8003ed0:	f001 fa27 	bl	8005322 <HAL_NVIC_EnableIRQ>
}
 8003ed4:	bf00      	nop
 8003ed6:	3738      	adds	r7, #56	@ 0x38
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	bd80      	pop	{r7, pc}
 8003edc:	40004c00 	.word	0x40004c00
 8003ee0:	40023800 	.word	0x40023800
 8003ee4:	40020800 	.word	0x40020800
 8003ee8:	40011000 	.word	0x40011000
 8003eec:	40020000 	.word	0x40020000
 8003ef0:	40004800 	.word	0x40004800
 8003ef4:	40020c00 	.word	0x40020c00
 8003ef8:	20001f60 	.word	0x20001f60
 8003efc:	40026058 	.word	0x40026058
 8003f00:	20001fc0 	.word	0x20001fc0
 8003f04:	40026028 	.word	0x40026028

08003f08 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003f08:	b480      	push	{r7}
 8003f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003f0c:	bf00      	nop
 8003f0e:	e7fd      	b.n	8003f0c <NMI_Handler+0x4>

08003f10 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003f10:	b480      	push	{r7}
 8003f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003f14:	bf00      	nop
 8003f16:	e7fd      	b.n	8003f14 <HardFault_Handler+0x4>

08003f18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003f18:	b480      	push	{r7}
 8003f1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003f1c:	bf00      	nop
 8003f1e:	e7fd      	b.n	8003f1c <MemManage_Handler+0x4>

08003f20 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003f20:	b480      	push	{r7}
 8003f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003f24:	bf00      	nop
 8003f26:	e7fd      	b.n	8003f24 <BusFault_Handler+0x4>

08003f28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003f28:	b480      	push	{r7}
 8003f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003f2c:	bf00      	nop
 8003f2e:	e7fd      	b.n	8003f2c <UsageFault_Handler+0x4>

08003f30 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003f30:	b480      	push	{r7}
 8003f32:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003f34:	bf00      	nop
 8003f36:	46bd      	mov	sp, r7
 8003f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3c:	4770      	bx	lr

08003f3e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003f3e:	b480      	push	{r7}
 8003f40:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003f42:	bf00      	nop
 8003f44:	46bd      	mov	sp, r7
 8003f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4a:	4770      	bx	lr

08003f4c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003f4c:	b480      	push	{r7}
 8003f4e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003f50:	bf00      	nop
 8003f52:	46bd      	mov	sp, r7
 8003f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f58:	4770      	bx	lr

08003f5a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003f5a:	b580      	push	{r7, lr}
 8003f5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003f5e:	f000 fe27 	bl	8004bb0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003f62:	bf00      	nop
 8003f64:	bd80      	pop	{r7, pc}
	...

08003f68 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8003f6c:	4802      	ldr	r0, [pc, #8]	@ (8003f78 <DMA1_Stream1_IRQHandler+0x10>)
 8003f6e:	f001 fbad 	bl	80056cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8003f72:	bf00      	nop
 8003f74:	bd80      	pop	{r7, pc}
 8003f76:	bf00      	nop
 8003f78:	20001fc0 	.word	0x20001fc0

08003f7c <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8003f80:	4802      	ldr	r0, [pc, #8]	@ (8003f8c <DMA1_Stream3_IRQHandler+0x10>)
 8003f82:	f001 fba3 	bl	80056cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8003f86:	bf00      	nop
 8003f88:	bd80      	pop	{r7, pc}
 8003f8a:	bf00      	nop
 8003f8c:	20001f60 	.word	0x20001f60

08003f90 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003f94:	4802      	ldr	r0, [pc, #8]	@ (8003fa0 <USART1_IRQHandler+0x10>)
 8003f96:	f005 fd7b 	bl	8009a90 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003f9a:	bf00      	nop
 8003f9c:	bd80      	pop	{r7, pc}
 8003f9e:	bf00      	nop
 8003fa0:	20001ed0 	.word	0x20001ed0

08003fa4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003fa8:	4802      	ldr	r0, [pc, #8]	@ (8003fb4 <USART3_IRQHandler+0x10>)
 8003faa:	f005 fd71 	bl	8009a90 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8003fae:	bf00      	nop
 8003fb0:	bd80      	pop	{r7, pc}
 8003fb2:	bf00      	nop
 8003fb4:	20001f18 	.word	0x20001f18

08003fb8 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8003fbc:	4802      	ldr	r0, [pc, #8]	@ (8003fc8 <UART4_IRQHandler+0x10>)
 8003fbe:	f005 fd67 	bl	8009a90 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8003fc2:	bf00      	nop
 8003fc4:	bd80      	pop	{r7, pc}
 8003fc6:	bf00      	nop
 8003fc8:	20001e88 	.word	0x20001e88

08003fcc <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8003fd0:	4802      	ldr	r0, [pc, #8]	@ (8003fdc <OTG_FS_IRQHandler+0x10>)
 8003fd2:	f002 f8d8 	bl	8006186 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8003fd6:	bf00      	nop
 8003fd8:	bd80      	pop	{r7, pc}
 8003fda:	bf00      	nop
 8003fdc:	200043a0 	.word	0x200043a0

08003fe0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b086      	sub	sp, #24
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003fe8:	4a14      	ldr	r2, [pc, #80]	@ (800403c <_sbrk+0x5c>)
 8003fea:	4b15      	ldr	r3, [pc, #84]	@ (8004040 <_sbrk+0x60>)
 8003fec:	1ad3      	subs	r3, r2, r3
 8003fee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003ff0:	697b      	ldr	r3, [r7, #20]
 8003ff2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003ff4:	4b13      	ldr	r3, [pc, #76]	@ (8004044 <_sbrk+0x64>)
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d102      	bne.n	8004002 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003ffc:	4b11      	ldr	r3, [pc, #68]	@ (8004044 <_sbrk+0x64>)
 8003ffe:	4a12      	ldr	r2, [pc, #72]	@ (8004048 <_sbrk+0x68>)
 8004000:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004002:	4b10      	ldr	r3, [pc, #64]	@ (8004044 <_sbrk+0x64>)
 8004004:	681a      	ldr	r2, [r3, #0]
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	4413      	add	r3, r2
 800400a:	693a      	ldr	r2, [r7, #16]
 800400c:	429a      	cmp	r2, r3
 800400e:	d207      	bcs.n	8004020 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004010:	f00a fcf2 	bl	800e9f8 <__errno>
 8004014:	4603      	mov	r3, r0
 8004016:	220c      	movs	r2, #12
 8004018:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800401a:	f04f 33ff 	mov.w	r3, #4294967295
 800401e:	e009      	b.n	8004034 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004020:	4b08      	ldr	r3, [pc, #32]	@ (8004044 <_sbrk+0x64>)
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004026:	4b07      	ldr	r3, [pc, #28]	@ (8004044 <_sbrk+0x64>)
 8004028:	681a      	ldr	r2, [r3, #0]
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	4413      	add	r3, r2
 800402e:	4a05      	ldr	r2, [pc, #20]	@ (8004044 <_sbrk+0x64>)
 8004030:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004032:	68fb      	ldr	r3, [r7, #12]
}
 8004034:	4618      	mov	r0, r3
 8004036:	3718      	adds	r7, #24
 8004038:	46bd      	mov	sp, r7
 800403a:	bd80      	pop	{r7, pc}
 800403c:	20030000 	.word	0x20030000
 8004040:	00000400 	.word	0x00000400
 8004044:	20002c6c 	.word	0x20002c6c
 8004048:	20004bf0 	.word	0x20004bf0

0800404c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800404c:	b480      	push	{r7}
 800404e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004050:	4b06      	ldr	r3, [pc, #24]	@ (800406c <SystemInit+0x20>)
 8004052:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004056:	4a05      	ldr	r2, [pc, #20]	@ (800406c <SystemInit+0x20>)
 8004058:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800405c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004060:	bf00      	nop
 8004062:	46bd      	mov	sp, r7
 8004064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004068:	4770      	bx	lr
 800406a:	bf00      	nop
 800406c:	e000ed00 	.word	0xe000ed00

08004070 <_w5500_select>:
static inline void _w5500_select(void)   { HAL_GPIO_WritePin(CS_GPIO_PORT, CS_PIN, GPIO_PIN_RESET); }
 8004070:	b580      	push	{r7, lr}
 8004072:	af00      	add	r7, sp, #0
 8004074:	2200      	movs	r2, #0
 8004076:	2180      	movs	r1, #128	@ 0x80
 8004078:	4802      	ldr	r0, [pc, #8]	@ (8004084 <_w5500_select+0x14>)
 800407a:	f001 ff27 	bl	8005ecc <HAL_GPIO_WritePin>
 800407e:	bf00      	nop
 8004080:	bd80      	pop	{r7, pc}
 8004082:	bf00      	nop
 8004084:	40020400 	.word	0x40020400

08004088 <_w5500_deselect>:
static inline void _w5500_deselect(void) { HAL_GPIO_WritePin(CS_GPIO_PORT, CS_PIN, GPIO_PIN_SET); }
 8004088:	b580      	push	{r7, lr}
 800408a:	af00      	add	r7, sp, #0
 800408c:	2201      	movs	r2, #1
 800408e:	2180      	movs	r1, #128	@ 0x80
 8004090:	4802      	ldr	r0, [pc, #8]	@ (800409c <_w5500_deselect+0x14>)
 8004092:	f001 ff1b 	bl	8005ecc <HAL_GPIO_WritePin>
 8004096:	bf00      	nop
 8004098:	bd80      	pop	{r7, pc}
 800409a:	bf00      	nop
 800409c:	40020400 	.word	0x40020400

080040a0 <w5500_write>:
static inline void w5500_write(uint16_t offset, uint8_t cb, const uint8_t *data, uint16_t len) {
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b086      	sub	sp, #24
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	60ba      	str	r2, [r7, #8]
 80040a8:	461a      	mov	r2, r3
 80040aa:	4603      	mov	r3, r0
 80040ac:	81fb      	strh	r3, [r7, #14]
 80040ae:	460b      	mov	r3, r1
 80040b0:	737b      	strb	r3, [r7, #13]
 80040b2:	4613      	mov	r3, r2
 80040b4:	80fb      	strh	r3, [r7, #6]
    uint8_t hdr[3] = {offset >> 8, offset & 0xFF, cb};
 80040b6:	89fb      	ldrh	r3, [r7, #14]
 80040b8:	0a1b      	lsrs	r3, r3, #8
 80040ba:	b29b      	uxth	r3, r3
 80040bc:	b2db      	uxtb	r3, r3
 80040be:	753b      	strb	r3, [r7, #20]
 80040c0:	89fb      	ldrh	r3, [r7, #14]
 80040c2:	b2db      	uxtb	r3, r3
 80040c4:	757b      	strb	r3, [r7, #21]
 80040c6:	7b7b      	ldrb	r3, [r7, #13]
 80040c8:	75bb      	strb	r3, [r7, #22]
    _w5500_select();
 80040ca:	f7ff ffd1 	bl	8004070 <_w5500_select>
    HAL_SPI_Transmit(&hspi1, hdr, 3, HAL_MAX_DELAY);
 80040ce:	f107 0114 	add.w	r1, r7, #20
 80040d2:	f04f 33ff 	mov.w	r3, #4294967295
 80040d6:	2203      	movs	r2, #3
 80040d8:	4807      	ldr	r0, [pc, #28]	@ (80040f8 <w5500_write+0x58>)
 80040da:	f004 f946 	bl	800836a <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&hspi1, (uint8_t*)data, len, HAL_MAX_DELAY);
 80040de:	88fa      	ldrh	r2, [r7, #6]
 80040e0:	f04f 33ff 	mov.w	r3, #4294967295
 80040e4:	68b9      	ldr	r1, [r7, #8]
 80040e6:	4804      	ldr	r0, [pc, #16]	@ (80040f8 <w5500_write+0x58>)
 80040e8:	f004 f93f 	bl	800836a <HAL_SPI_Transmit>
    _w5500_deselect();
 80040ec:	f7ff ffcc 	bl	8004088 <_w5500_deselect>
}
 80040f0:	bf00      	nop
 80040f2:	3718      	adds	r7, #24
 80040f4:	46bd      	mov	sp, r7
 80040f6:	bd80      	pop	{r7, pc}
 80040f8:	20001d90 	.word	0x20001d90

080040fc <w5500_read_raw>:
static inline void w5500_read_raw(uint16_t offset, uint8_t cb, uint8_t *data, uint16_t len) {
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b086      	sub	sp, #24
 8004100:	af00      	add	r7, sp, #0
 8004102:	60ba      	str	r2, [r7, #8]
 8004104:	461a      	mov	r2, r3
 8004106:	4603      	mov	r3, r0
 8004108:	81fb      	strh	r3, [r7, #14]
 800410a:	460b      	mov	r3, r1
 800410c:	737b      	strb	r3, [r7, #13]
 800410e:	4613      	mov	r3, r2
 8004110:	80fb      	strh	r3, [r7, #6]
    uint8_t hdr[3] = {offset >> 8, offset & 0xFF, cb};
 8004112:	89fb      	ldrh	r3, [r7, #14]
 8004114:	0a1b      	lsrs	r3, r3, #8
 8004116:	b29b      	uxth	r3, r3
 8004118:	b2db      	uxtb	r3, r3
 800411a:	753b      	strb	r3, [r7, #20]
 800411c:	89fb      	ldrh	r3, [r7, #14]
 800411e:	b2db      	uxtb	r3, r3
 8004120:	757b      	strb	r3, [r7, #21]
 8004122:	7b7b      	ldrb	r3, [r7, #13]
 8004124:	75bb      	strb	r3, [r7, #22]
    _w5500_select();
 8004126:	f7ff ffa3 	bl	8004070 <_w5500_select>
    HAL_SPI_Transmit(&hspi1, hdr, 3, HAL_MAX_DELAY);
 800412a:	f107 0114 	add.w	r1, r7, #20
 800412e:	f04f 33ff 	mov.w	r3, #4294967295
 8004132:	2203      	movs	r2, #3
 8004134:	4807      	ldr	r0, [pc, #28]	@ (8004154 <w5500_read_raw+0x58>)
 8004136:	f004 f918 	bl	800836a <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi1, data, len, HAL_MAX_DELAY);
 800413a:	88fa      	ldrh	r2, [r7, #6]
 800413c:	f04f 33ff 	mov.w	r3, #4294967295
 8004140:	68b9      	ldr	r1, [r7, #8]
 8004142:	4804      	ldr	r0, [pc, #16]	@ (8004154 <w5500_read_raw+0x58>)
 8004144:	f004 fa55 	bl	80085f2 <HAL_SPI_Receive>
    _w5500_deselect();
 8004148:	f7ff ff9e 	bl	8004088 <_w5500_deselect>
}
 800414c:	bf00      	nop
 800414e:	3718      	adds	r7, #24
 8004150:	46bd      	mov	sp, r7
 8004152:	bd80      	pop	{r7, pc}
 8004154:	20001d90 	.word	0x20001d90

08004158 <w5500_read_burst>:
static inline void w5500_read_burst(uint16_t offset, uint8_t cb, uint8_t *data, uint16_t len) {
 8004158:	b580      	push	{r7, lr}
 800415a:	b084      	sub	sp, #16
 800415c:	af00      	add	r7, sp, #0
 800415e:	60ba      	str	r2, [r7, #8]
 8004160:	461a      	mov	r2, r3
 8004162:	4603      	mov	r3, r0
 8004164:	81fb      	strh	r3, [r7, #14]
 8004166:	460b      	mov	r3, r1
 8004168:	737b      	strb	r3, [r7, #13]
 800416a:	4613      	mov	r3, r2
 800416c:	80fb      	strh	r3, [r7, #6]
    w5500_read_raw(offset, cb, data, len);
 800416e:	88fb      	ldrh	r3, [r7, #6]
 8004170:	7b79      	ldrb	r1, [r7, #13]
 8004172:	89f8      	ldrh	r0, [r7, #14]
 8004174:	68ba      	ldr	r2, [r7, #8]
 8004176:	f7ff ffc1 	bl	80040fc <w5500_read_raw>
}
 800417a:	bf00      	nop
 800417c:	3710      	adds	r7, #16
 800417e:	46bd      	mov	sp, r7
 8004180:	bd80      	pop	{r7, pc}

08004182 <w5500_write_burst>:
static inline void w5500_write_burst(uint16_t offset, uint8_t cb, const uint8_t *data, uint16_t len) {
 8004182:	b580      	push	{r7, lr}
 8004184:	b084      	sub	sp, #16
 8004186:	af00      	add	r7, sp, #0
 8004188:	60ba      	str	r2, [r7, #8]
 800418a:	461a      	mov	r2, r3
 800418c:	4603      	mov	r3, r0
 800418e:	81fb      	strh	r3, [r7, #14]
 8004190:	460b      	mov	r3, r1
 8004192:	737b      	strb	r3, [r7, #13]
 8004194:	4613      	mov	r3, r2
 8004196:	80fb      	strh	r3, [r7, #6]
    w5500_write(offset, cb, data, len);
 8004198:	88fb      	ldrh	r3, [r7, #6]
 800419a:	7b79      	ldrb	r1, [r7, #13]
 800419c:	89f8      	ldrh	r0, [r7, #14]
 800419e:	68ba      	ldr	r2, [r7, #8]
 80041a0:	f7ff ff7e 	bl	80040a0 <w5500_write>
}
 80041a4:	bf00      	nop
 80041a6:	3710      	adds	r7, #16
 80041a8:	46bd      	mov	sp, r7
 80041aa:	bd80      	pop	{r7, pc}

080041ac <w5500_common_write>:
static inline void w5500_common_write(uint16_t offset, const uint8_t *data, uint16_t len) {
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b082      	sub	sp, #8
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	4603      	mov	r3, r0
 80041b4:	6039      	str	r1, [r7, #0]
 80041b6:	80fb      	strh	r3, [r7, #6]
 80041b8:	4613      	mov	r3, r2
 80041ba:	80bb      	strh	r3, [r7, #4]
    w5500_write(offset, 0x04, data, len);
 80041bc:	88bb      	ldrh	r3, [r7, #4]
 80041be:	88f8      	ldrh	r0, [r7, #6]
 80041c0:	683a      	ldr	r2, [r7, #0]
 80041c2:	2104      	movs	r1, #4
 80041c4:	f7ff ff6c 	bl	80040a0 <w5500_write>
}
 80041c8:	bf00      	nop
 80041ca:	3708      	adds	r7, #8
 80041cc:	46bd      	mov	sp, r7
 80041ce:	bd80      	pop	{r7, pc}

080041d0 <w5500_common_read>:
static inline void w5500_common_read(uint16_t offset, uint8_t *data, uint16_t len) {
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b082      	sub	sp, #8
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	4603      	mov	r3, r0
 80041d8:	6039      	str	r1, [r7, #0]
 80041da:	80fb      	strh	r3, [r7, #6]
 80041dc:	4613      	mov	r3, r2
 80041de:	80bb      	strh	r3, [r7, #4]
    w5500_read_raw(offset, 0x00, data, len);
 80041e0:	88bb      	ldrh	r3, [r7, #4]
 80041e2:	88f8      	ldrh	r0, [r7, #6]
 80041e4:	683a      	ldr	r2, [r7, #0]
 80041e6:	2100      	movs	r1, #0
 80041e8:	f7ff ff88 	bl	80040fc <w5500_read_raw>
}
 80041ec:	bf00      	nop
 80041ee:	3708      	adds	r7, #8
 80041f0:	46bd      	mov	sp, r7
 80041f2:	bd80      	pop	{r7, pc}

080041f4 <w5500_socket_read_byte>:
static inline uint8_t w5500_socket_read_byte(uint8_t socket, uint16_t offset) {
 80041f4:	b580      	push	{r7, lr}
 80041f6:	b084      	sub	sp, #16
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	4603      	mov	r3, r0
 80041fc:	460a      	mov	r2, r1
 80041fe:	71fb      	strb	r3, [r7, #7]
 8004200:	4613      	mov	r3, r2
 8004202:	80bb      	strh	r3, [r7, #4]
    uint8_t cb = (socket << 5) | 0x08;  // Block 1 (socket regs), read
 8004204:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004208:	015b      	lsls	r3, r3, #5
 800420a:	b25b      	sxtb	r3, r3
 800420c:	f043 0308 	orr.w	r3, r3, #8
 8004210:	b25b      	sxtb	r3, r3
 8004212:	73fb      	strb	r3, [r7, #15]
    w5500_read_raw(offset, cb, &v, 1);
 8004214:	f107 020e 	add.w	r2, r7, #14
 8004218:	7bf9      	ldrb	r1, [r7, #15]
 800421a:	88b8      	ldrh	r0, [r7, #4]
 800421c:	2301      	movs	r3, #1
 800421e:	f7ff ff6d 	bl	80040fc <w5500_read_raw>
    return v;
 8004222:	7bbb      	ldrb	r3, [r7, #14]
}
 8004224:	4618      	mov	r0, r3
 8004226:	3710      	adds	r7, #16
 8004228:	46bd      	mov	sp, r7
 800422a:	bd80      	pop	{r7, pc}

0800422c <w5500_socket_write_byte>:
static inline void w5500_socket_write_byte(uint8_t socket, uint16_t offset, uint8_t val) {
 800422c:	b580      	push	{r7, lr}
 800422e:	b084      	sub	sp, #16
 8004230:	af00      	add	r7, sp, #0
 8004232:	4603      	mov	r3, r0
 8004234:	71fb      	strb	r3, [r7, #7]
 8004236:	460b      	mov	r3, r1
 8004238:	80bb      	strh	r3, [r7, #4]
 800423a:	4613      	mov	r3, r2
 800423c:	71bb      	strb	r3, [r7, #6]
    uint8_t cb = (socket << 5) | 0x0C;  // Block 1, write
 800423e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004242:	015b      	lsls	r3, r3, #5
 8004244:	b25b      	sxtb	r3, r3
 8004246:	f043 030c 	orr.w	r3, r3, #12
 800424a:	b25b      	sxtb	r3, r3
 800424c:	73fb      	strb	r3, [r7, #15]
    w5500_write(offset, cb, &val, 1);
 800424e:	1dba      	adds	r2, r7, #6
 8004250:	7bf9      	ldrb	r1, [r7, #15]
 8004252:	88b8      	ldrh	r0, [r7, #4]
 8004254:	2301      	movs	r3, #1
 8004256:	f7ff ff23 	bl	80040a0 <w5500_write>
}
 800425a:	bf00      	nop
 800425c:	3710      	adds	r7, #16
 800425e:	46bd      	mov	sp, r7
 8004260:	bd80      	pop	{r7, pc}

08004262 <w5500_socket_write>:

static inline void w5500_socket_write(uint8_t socket, uint16_t offset, const uint8_t *data, uint16_t len) {
 8004262:	b580      	push	{r7, lr}
 8004264:	b086      	sub	sp, #24
 8004266:	af00      	add	r7, sp, #0
 8004268:	60ba      	str	r2, [r7, #8]
 800426a:	461a      	mov	r2, r3
 800426c:	4603      	mov	r3, r0
 800426e:	73fb      	strb	r3, [r7, #15]
 8004270:	460b      	mov	r3, r1
 8004272:	81bb      	strh	r3, [r7, #12]
 8004274:	4613      	mov	r3, r2
 8004276:	80fb      	strh	r3, [r7, #6]
    uint8_t cb = (socket << 5) | 0x0C;
 8004278:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800427c:	015b      	lsls	r3, r3, #5
 800427e:	b25b      	sxtb	r3, r3
 8004280:	f043 030c 	orr.w	r3, r3, #12
 8004284:	b25b      	sxtb	r3, r3
 8004286:	75fb      	strb	r3, [r7, #23]
    w5500_write(offset, cb, data, len);
 8004288:	88fb      	ldrh	r3, [r7, #6]
 800428a:	7df9      	ldrb	r1, [r7, #23]
 800428c:	89b8      	ldrh	r0, [r7, #12]
 800428e:	68ba      	ldr	r2, [r7, #8]
 8004290:	f7ff ff06 	bl	80040a0 <w5500_write>
}
 8004294:	bf00      	nop
 8004296:	3718      	adds	r7, #24
 8004298:	46bd      	mov	sp, r7
 800429a:	bd80      	pop	{r7, pc}

0800429c <w5500_socket_read>:

static inline void w5500_socket_read(uint8_t socket, uint16_t offset, uint8_t *data, uint16_t len) {
 800429c:	b580      	push	{r7, lr}
 800429e:	b086      	sub	sp, #24
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	60ba      	str	r2, [r7, #8]
 80042a4:	461a      	mov	r2, r3
 80042a6:	4603      	mov	r3, r0
 80042a8:	73fb      	strb	r3, [r7, #15]
 80042aa:	460b      	mov	r3, r1
 80042ac:	81bb      	strh	r3, [r7, #12]
 80042ae:	4613      	mov	r3, r2
 80042b0:	80fb      	strh	r3, [r7, #6]
    uint8_t cb = (socket << 5) | 0x08;
 80042b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80042b6:	015b      	lsls	r3, r3, #5
 80042b8:	b25b      	sxtb	r3, r3
 80042ba:	f043 0308 	orr.w	r3, r3, #8
 80042be:	b25b      	sxtb	r3, r3
 80042c0:	75fb      	strb	r3, [r7, #23]
    w5500_read_raw(offset, cb, data, len);
 80042c2:	88fb      	ldrh	r3, [r7, #6]
 80042c4:	7df9      	ldrb	r1, [r7, #23]
 80042c6:	89b8      	ldrh	r0, [r7, #12]
 80042c8:	68ba      	ldr	r2, [r7, #8]
 80042ca:	f7ff ff17 	bl	80040fc <w5500_read_raw>
}
 80042ce:	bf00      	nop
 80042d0:	3718      	adds	r7, #24
 80042d2:	46bd      	mov	sp, r7
 80042d4:	bd80      	pop	{r7, pc}
	...

080042d8 <w5500_set_ip_mode>:
static ip_mode_t ip_mode = IP_MODE_STATIC;
static uint8_t static_ip[4]      = {192, 168, 10, 18};
static uint8_t static_gateway[4] = {192, 168, 10,  1};
static uint8_t static_subnet[4]  = {255, 255, 255,  0};

void w5500_set_ip_mode(ip_mode_t mode) { ip_mode = mode; }
 80042d8:	b480      	push	{r7}
 80042da:	b083      	sub	sp, #12
 80042dc:	af00      	add	r7, sp, #0
 80042de:	4603      	mov	r3, r0
 80042e0:	71fb      	strb	r3, [r7, #7]
 80042e2:	4a04      	ldr	r2, [pc, #16]	@ (80042f4 <w5500_set_ip_mode+0x1c>)
 80042e4:	79fb      	ldrb	r3, [r7, #7]
 80042e6:	7013      	strb	r3, [r2, #0]
 80042e8:	bf00      	nop
 80042ea:	370c      	adds	r7, #12
 80042ec:	46bd      	mov	sp, r7
 80042ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f2:	4770      	bx	lr
 80042f4:	20002eb8 	.word	0x20002eb8

080042f8 <w5500_init>:

void w5500_init(void) {
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b086      	sub	sp, #24
 80042fc:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RESET_PORT, RESET_PIN, GPIO_PIN_RESET);
 80042fe:	2200      	movs	r2, #0
 8004300:	2108      	movs	r1, #8
 8004302:	485b      	ldr	r0, [pc, #364]	@ (8004470 <w5500_init+0x178>)
 8004304:	f001 fde2 	bl	8005ecc <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8004308:	2001      	movs	r0, #1
 800430a:	f000 fc71 	bl	8004bf0 <HAL_Delay>
    HAL_GPIO_WritePin(RESET_PORT, RESET_PIN, GPIO_PIN_SET);
 800430e:	2201      	movs	r2, #1
 8004310:	2108      	movs	r1, #8
 8004312:	4857      	ldr	r0, [pc, #348]	@ (8004470 <w5500_init+0x178>)
 8004314:	f001 fdda 	bl	8005ecc <HAL_GPIO_WritePin>
    HAL_Delay(2);
 8004318:	2002      	movs	r0, #2
 800431a:	f000 fc69 	bl	8004bf0 <HAL_Delay>

    // Set buffer sizes for all sockets
    for (uint8_t s = 0; s < 8; ++s) {
 800431e:	2300      	movs	r3, #0
 8004320:	75fb      	strb	r3, [r7, #23]
 8004322:	e00e      	b.n	8004342 <w5500_init+0x4a>
        w5500_socket_write_byte(s, SN_TX_SIZE, BUFFER_SIZE_KB);
 8004324:	7dfb      	ldrb	r3, [r7, #23]
 8004326:	2202      	movs	r2, #2
 8004328:	211e      	movs	r1, #30
 800432a:	4618      	mov	r0, r3
 800432c:	f7ff ff7e 	bl	800422c <w5500_socket_write_byte>
        w5500_socket_write_byte(s, SN_RX_SIZE, BUFFER_SIZE_KB);
 8004330:	7dfb      	ldrb	r3, [r7, #23]
 8004332:	2202      	movs	r2, #2
 8004334:	211f      	movs	r1, #31
 8004336:	4618      	mov	r0, r3
 8004338:	f7ff ff78 	bl	800422c <w5500_socket_write_byte>
    for (uint8_t s = 0; s < 8; ++s) {
 800433c:	7dfb      	ldrb	r3, [r7, #23]
 800433e:	3301      	adds	r3, #1
 8004340:	75fb      	strb	r3, [r7, #23]
 8004342:	7dfb      	ldrb	r3, [r7, #23]
 8004344:	2b07      	cmp	r3, #7
 8004346:	d9ed      	bls.n	8004324 <w5500_init+0x2c>
    }

    // Unique MAC based on UID
    uint32_t uid0 = HAL_GetUIDw0();
 8004348:	f000 fc76 	bl	8004c38 <HAL_GetUIDw0>
 800434c:	6138      	str	r0, [r7, #16]
    uint8_t mac[6] = {0x02, 0x00,
 800434e:	2302      	movs	r3, #2
 8004350:	723b      	strb	r3, [r7, #8]
 8004352:	2300      	movs	r3, #0
 8004354:	727b      	strb	r3, [r7, #9]
                      (uid0 >> 24) & 0xFF, (uid0 >> 16) & 0xFF,
 8004356:	693b      	ldr	r3, [r7, #16]
 8004358:	0e1b      	lsrs	r3, r3, #24
    uint8_t mac[6] = {0x02, 0x00,
 800435a:	b2db      	uxtb	r3, r3
 800435c:	72bb      	strb	r3, [r7, #10]
                      (uid0 >> 24) & 0xFF, (uid0 >> 16) & 0xFF,
 800435e:	693b      	ldr	r3, [r7, #16]
 8004360:	0c1b      	lsrs	r3, r3, #16
    uint8_t mac[6] = {0x02, 0x00,
 8004362:	b2db      	uxtb	r3, r3
 8004364:	72fb      	strb	r3, [r7, #11]
                      (uid0 >> 8)  & 0xFF, uid0 & 0xFF};
 8004366:	693b      	ldr	r3, [r7, #16]
 8004368:	0a1b      	lsrs	r3, r3, #8
    uint8_t mac[6] = {0x02, 0x00,
 800436a:	b2db      	uxtb	r3, r3
 800436c:	733b      	strb	r3, [r7, #12]
 800436e:	693b      	ldr	r3, [r7, #16]
 8004370:	b2db      	uxtb	r3, r3
 8004372:	737b      	strb	r3, [r7, #13]
    w5500_common_write(SHAR, mac, 6);
 8004374:	f107 0308 	add.w	r3, r7, #8
 8004378:	2206      	movs	r2, #6
 800437a:	4619      	mov	r1, r3
 800437c:	2009      	movs	r0, #9
 800437e:	f7ff ff15 	bl	80041ac <w5500_common_write>

    if (ip_mode == IP_MODE_STATIC) {
 8004382:	4b3c      	ldr	r3, [pc, #240]	@ (8004474 <w5500_init+0x17c>)
 8004384:	781b      	ldrb	r3, [r3, #0]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d10f      	bne.n	80043aa <w5500_init+0xb2>
        w5500_common_write(SIPR, static_ip, 4);
 800438a:	2204      	movs	r2, #4
 800438c:	493a      	ldr	r1, [pc, #232]	@ (8004478 <w5500_init+0x180>)
 800438e:	200f      	movs	r0, #15
 8004390:	f7ff ff0c 	bl	80041ac <w5500_common_write>
        w5500_common_write(GAR,  static_gateway, 4);
 8004394:	2204      	movs	r2, #4
 8004396:	4939      	ldr	r1, [pc, #228]	@ (800447c <w5500_init+0x184>)
 8004398:	2001      	movs	r0, #1
 800439a:	f7ff ff07 	bl	80041ac <w5500_common_write>
        w5500_common_write(SUBR, static_subnet, 4);
 800439e:	2204      	movs	r2, #4
 80043a0:	4937      	ldr	r1, [pc, #220]	@ (8004480 <w5500_init+0x188>)
 80043a2:	2005      	movs	r0, #5
 80043a4:	f7ff ff02 	bl	80041ac <w5500_common_write>
 80043a8:	e015      	b.n	80043d6 <w5500_init+0xde>
    } else {
        uint8_t zero[4] = {0};
 80043aa:	2300      	movs	r3, #0
 80043ac:	607b      	str	r3, [r7, #4]
        w5500_common_write(SIPR, zero, 4);
 80043ae:	1d3b      	adds	r3, r7, #4
 80043b0:	2204      	movs	r2, #4
 80043b2:	4619      	mov	r1, r3
 80043b4:	200f      	movs	r0, #15
 80043b6:	f7ff fef9 	bl	80041ac <w5500_common_write>
        w5500_common_write(GAR,  zero, 4);
 80043ba:	1d3b      	adds	r3, r7, #4
 80043bc:	2204      	movs	r2, #4
 80043be:	4619      	mov	r1, r3
 80043c0:	2001      	movs	r0, #1
 80043c2:	f7ff fef3 	bl	80041ac <w5500_common_write>
        w5500_common_write(SUBR, zero, 4);
 80043c6:	1d3b      	adds	r3, r7, #4
 80043c8:	2204      	movs	r2, #4
 80043ca:	4619      	mov	r1, r3
 80043cc:	2005      	movs	r0, #5
 80043ce:	f7ff feed 	bl	80041ac <w5500_common_write>
        w5500_dhcp_init();
 80043d2:	f000 f995 	bl	8004700 <w5500_dhcp_init>
    }

    // Open app sockets 0-3 as TCP listeners on 4242
    for (uint8_t s = W5500_APP_SOCKET_START; s < W5500_APP_SOCKET_START + W5500_APP_SOCKET_COUNT; s++) {
 80043d6:	2300      	movs	r3, #0
 80043d8:	75bb      	strb	r3, [r7, #22]
 80043da:	e041      	b.n	8004460 <w5500_init+0x168>
        w5500_socket_write_byte(s, SN_CR, SN_CR_CLOSE);
 80043dc:	7dbb      	ldrb	r3, [r7, #22]
 80043de:	2210      	movs	r2, #16
 80043e0:	2101      	movs	r1, #1
 80043e2:	4618      	mov	r0, r3
 80043e4:	f7ff ff22 	bl	800422c <w5500_socket_write_byte>
        while (w5500_socket_read_byte(s, SN_CR));
 80043e8:	bf00      	nop
 80043ea:	7dbb      	ldrb	r3, [r7, #22]
 80043ec:	2101      	movs	r1, #1
 80043ee:	4618      	mov	r0, r3
 80043f0:	f7ff ff00 	bl	80041f4 <w5500_socket_read_byte>
 80043f4:	4603      	mov	r3, r0
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d1f7      	bne.n	80043ea <w5500_init+0xf2>
        w5500_socket_write_byte(s, SN_MR, SN_MR_TCP);
 80043fa:	7dbb      	ldrb	r3, [r7, #22]
 80043fc:	2201      	movs	r2, #1
 80043fe:	2100      	movs	r1, #0
 8004400:	4618      	mov	r0, r3
 8004402:	f7ff ff13 	bl	800422c <w5500_socket_write_byte>
        w5500_socket_write_byte(s, SN_PORT, W5500_APP_PORT >> 8);
 8004406:	7dbb      	ldrb	r3, [r7, #22]
 8004408:	2210      	movs	r2, #16
 800440a:	2104      	movs	r1, #4
 800440c:	4618      	mov	r0, r3
 800440e:	f7ff ff0d 	bl	800422c <w5500_socket_write_byte>
        w5500_socket_write_byte(s, SN_PORT + 1, W5500_APP_PORT & 0xFF);
 8004412:	7dbb      	ldrb	r3, [r7, #22]
 8004414:	2292      	movs	r2, #146	@ 0x92
 8004416:	2105      	movs	r1, #5
 8004418:	4618      	mov	r0, r3
 800441a:	f7ff ff07 	bl	800422c <w5500_socket_write_byte>
        w5500_socket_write_byte(s, SN_CR, SN_CR_OPEN);
 800441e:	7dbb      	ldrb	r3, [r7, #22]
 8004420:	2201      	movs	r2, #1
 8004422:	2101      	movs	r1, #1
 8004424:	4618      	mov	r0, r3
 8004426:	f7ff ff01 	bl	800422c <w5500_socket_write_byte>
        while (w5500_socket_read_byte(s, SN_CR));
 800442a:	bf00      	nop
 800442c:	7dbb      	ldrb	r3, [r7, #22]
 800442e:	2101      	movs	r1, #1
 8004430:	4618      	mov	r0, r3
 8004432:	f7ff fedf 	bl	80041f4 <w5500_socket_read_byte>
 8004436:	4603      	mov	r3, r0
 8004438:	2b00      	cmp	r3, #0
 800443a:	d1f7      	bne.n	800442c <w5500_init+0x134>
        w5500_socket_write_byte(s, SN_CR, SN_CR_LISTEN);
 800443c:	7dbb      	ldrb	r3, [r7, #22]
 800443e:	2202      	movs	r2, #2
 8004440:	2101      	movs	r1, #1
 8004442:	4618      	mov	r0, r3
 8004444:	f7ff fef2 	bl	800422c <w5500_socket_write_byte>
        while (w5500_socket_read_byte(s, SN_CR));
 8004448:	bf00      	nop
 800444a:	7dbb      	ldrb	r3, [r7, #22]
 800444c:	2101      	movs	r1, #1
 800444e:	4618      	mov	r0, r3
 8004450:	f7ff fed0 	bl	80041f4 <w5500_socket_read_byte>
 8004454:	4603      	mov	r3, r0
 8004456:	2b00      	cmp	r3, #0
 8004458:	d1f7      	bne.n	800444a <w5500_init+0x152>
    for (uint8_t s = W5500_APP_SOCKET_START; s < W5500_APP_SOCKET_START + W5500_APP_SOCKET_COUNT; s++) {
 800445a:	7dbb      	ldrb	r3, [r7, #22]
 800445c:	3301      	adds	r3, #1
 800445e:	75bb      	strb	r3, [r7, #22]
 8004460:	7dbb      	ldrb	r3, [r7, #22]
 8004462:	2b03      	cmp	r3, #3
 8004464:	d9ba      	bls.n	80043dc <w5500_init+0xe4>
    }

}
 8004466:	bf00      	nop
 8004468:	bf00      	nop
 800446a:	3718      	adds	r7, #24
 800446c:	46bd      	mov	sp, r7
 800446e:	bd80      	pop	{r7, pc}
 8004470:	40021000 	.word	0x40021000
 8004474:	20002eb8 	.word	0x20002eb8
 8004478:	2000001c 	.word	0x2000001c
 800447c:	20000020 	.word	0x20000020
 8004480:	20000024 	.word	0x20000024

08004484 <w5500_is_connected>:

bool w5500_is_connected(uint8_t socket) {
 8004484:	b580      	push	{r7, lr}
 8004486:	b082      	sub	sp, #8
 8004488:	af00      	add	r7, sp, #0
 800448a:	4603      	mov	r3, r0
 800448c:	71fb      	strb	r3, [r7, #7]
    return w5500_socket_read_byte(socket, SN_SR) == SOCK_ESTABLISHED;
 800448e:	79fb      	ldrb	r3, [r7, #7]
 8004490:	2103      	movs	r1, #3
 8004492:	4618      	mov	r0, r3
 8004494:	f7ff feae 	bl	80041f4 <w5500_socket_read_byte>
 8004498:	4603      	mov	r3, r0
 800449a:	2b17      	cmp	r3, #23
 800449c:	bf0c      	ite	eq
 800449e:	2301      	moveq	r3, #1
 80044a0:	2300      	movne	r3, #0
 80044a2:	b2db      	uxtb	r3, r3
}
 80044a4:	4618      	mov	r0, r3
 80044a6:	3708      	adds	r7, #8
 80044a8:	46bd      	mov	sp, r7
 80044aa:	bd80      	pop	{r7, pc}

080044ac <w5500_get_rx_size>:

uint16_t w5500_get_rx_size(uint8_t socket) {
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b084      	sub	sp, #16
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	4603      	mov	r3, r0
 80044b4:	71fb      	strb	r3, [r7, #7]
    uint16_t size;
    w5500_socket_read(socket, SN_RX_RSR, (uint8_t*)&size, 2);
 80044b6:	f107 020e 	add.w	r2, r7, #14
 80044ba:	79f8      	ldrb	r0, [r7, #7]
 80044bc:	2302      	movs	r3, #2
 80044be:	2126      	movs	r1, #38	@ 0x26
 80044c0:	f7ff feec 	bl	800429c <w5500_socket_read>
    size = (size >> 8) | ((size & 0xFF) << 8);  // Big-endian
 80044c4:	89fb      	ldrh	r3, [r7, #14]
 80044c6:	0a1b      	lsrs	r3, r3, #8
 80044c8:	b29b      	uxth	r3, r3
 80044ca:	b21a      	sxth	r2, r3
 80044cc:	89fb      	ldrh	r3, [r7, #14]
 80044ce:	b21b      	sxth	r3, r3
 80044d0:	021b      	lsls	r3, r3, #8
 80044d2:	b21b      	sxth	r3, r3
 80044d4:	4313      	orrs	r3, r2
 80044d6:	b21b      	sxth	r3, r3
 80044d8:	b29b      	uxth	r3, r3
 80044da:	81fb      	strh	r3, [r7, #14]
    return size;
 80044dc:	89fb      	ldrh	r3, [r7, #14]
}
 80044de:	4618      	mov	r0, r3
 80044e0:	3710      	adds	r7, #16
 80044e2:	46bd      	mov	sp, r7
 80044e4:	bd80      	pop	{r7, pc}

080044e6 <w5500_read_data>:

void w5500_read_data(uint8_t socket, uint8_t *buf, uint16_t len) {
 80044e6:	b580      	push	{r7, lr}
 80044e8:	b084      	sub	sp, #16
 80044ea:	af00      	add	r7, sp, #0
 80044ec:	4603      	mov	r3, r0
 80044ee:	6039      	str	r1, [r7, #0]
 80044f0:	71fb      	strb	r3, [r7, #7]
 80044f2:	4613      	mov	r3, r2
 80044f4:	80bb      	strh	r3, [r7, #4]
    uint16_t ptr;
    w5500_socket_read(socket, SN_RX_RD, (uint8_t*)&ptr, 2);
 80044f6:	f107 020c 	add.w	r2, r7, #12
 80044fa:	79f8      	ldrb	r0, [r7, #7]
 80044fc:	2302      	movs	r3, #2
 80044fe:	2128      	movs	r1, #40	@ 0x28
 8004500:	f7ff fecc 	bl	800429c <w5500_socket_read>
    ptr = (ptr >> 8) | ((ptr & 0xFF) << 8);
 8004504:	89bb      	ldrh	r3, [r7, #12]
 8004506:	0a1b      	lsrs	r3, r3, #8
 8004508:	b29b      	uxth	r3, r3
 800450a:	b21a      	sxth	r2, r3
 800450c:	89bb      	ldrh	r3, [r7, #12]
 800450e:	b21b      	sxth	r3, r3
 8004510:	021b      	lsls	r3, r3, #8
 8004512:	b21b      	sxth	r3, r3
 8004514:	4313      	orrs	r3, r2
 8004516:	b21b      	sxth	r3, r3
 8004518:	b29b      	uxth	r3, r3
 800451a:	81bb      	strh	r3, [r7, #12]

    uint8_t cb = (socket << 5) | 0x18;  // Block 3 (RX buf), read
 800451c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004520:	015b      	lsls	r3, r3, #5
 8004522:	b25b      	sxtb	r3, r3
 8004524:	f043 0318 	orr.w	r3, r3, #24
 8004528:	b25b      	sxtb	r3, r3
 800452a:	73fb      	strb	r3, [r7, #15]
    w5500_read_burst(ptr, cb, buf, len);
 800452c:	89b8      	ldrh	r0, [r7, #12]
 800452e:	88bb      	ldrh	r3, [r7, #4]
 8004530:	7bf9      	ldrb	r1, [r7, #15]
 8004532:	683a      	ldr	r2, [r7, #0]
 8004534:	f7ff fe10 	bl	8004158 <w5500_read_burst>

    ptr += len;
 8004538:	89ba      	ldrh	r2, [r7, #12]
 800453a:	88bb      	ldrh	r3, [r7, #4]
 800453c:	4413      	add	r3, r2
 800453e:	b29b      	uxth	r3, r3
 8004540:	81bb      	strh	r3, [r7, #12]
    uint8_t ptr_be[2] = {ptr >> 8, ptr & 0xFF};
 8004542:	89bb      	ldrh	r3, [r7, #12]
 8004544:	0a1b      	lsrs	r3, r3, #8
 8004546:	b29b      	uxth	r3, r3
 8004548:	b2db      	uxtb	r3, r3
 800454a:	723b      	strb	r3, [r7, #8]
 800454c:	89bb      	ldrh	r3, [r7, #12]
 800454e:	b2db      	uxtb	r3, r3
 8004550:	727b      	strb	r3, [r7, #9]
    w5500_socket_write(socket, SN_RX_RD, ptr_be, 2);
 8004552:	f107 0208 	add.w	r2, r7, #8
 8004556:	79f8      	ldrb	r0, [r7, #7]
 8004558:	2302      	movs	r3, #2
 800455a:	2128      	movs	r1, #40	@ 0x28
 800455c:	f7ff fe81 	bl	8004262 <w5500_socket_write>
    w5500_socket_write_byte(socket, SN_CR, SN_CR_RECV);
 8004560:	79fb      	ldrb	r3, [r7, #7]
 8004562:	2240      	movs	r2, #64	@ 0x40
 8004564:	2101      	movs	r1, #1
 8004566:	4618      	mov	r0, r3
 8004568:	f7ff fe60 	bl	800422c <w5500_socket_write_byte>
    while (w5500_socket_read_byte(socket, SN_CR));
 800456c:	bf00      	nop
 800456e:	79fb      	ldrb	r3, [r7, #7]
 8004570:	2101      	movs	r1, #1
 8004572:	4618      	mov	r0, r3
 8004574:	f7ff fe3e 	bl	80041f4 <w5500_socket_read_byte>
 8004578:	4603      	mov	r3, r0
 800457a:	2b00      	cmp	r3, #0
 800457c:	d1f7      	bne.n	800456e <w5500_read_data+0x88>
}
 800457e:	bf00      	nop
 8004580:	bf00      	nop
 8004582:	3710      	adds	r7, #16
 8004584:	46bd      	mov	sp, r7
 8004586:	bd80      	pop	{r7, pc}

08004588 <w5500_send>:

void w5500_send(uint8_t socket, const uint8_t *data, uint16_t len) {
 8004588:	b580      	push	{r7, lr}
 800458a:	b086      	sub	sp, #24
 800458c:	af00      	add	r7, sp, #0
 800458e:	4603      	mov	r3, r0
 8004590:	6039      	str	r1, [r7, #0]
 8004592:	71fb      	strb	r3, [r7, #7]
 8004594:	4613      	mov	r3, r2
 8004596:	80bb      	strh	r3, [r7, #4]
    if (len == 0) return;
 8004598:	88bb      	ldrh	r3, [r7, #4]
 800459a:	2b00      	cmp	r3, #0
 800459c:	d077      	beq.n	800468e <w5500_send+0x106>

    uint16_t ptr;
    w5500_socket_read(socket, SN_TX_WR, (uint8_t*)&ptr, 2);
 800459e:	f107 020c 	add.w	r2, r7, #12
 80045a2:	79f8      	ldrb	r0, [r7, #7]
 80045a4:	2302      	movs	r3, #2
 80045a6:	2124      	movs	r1, #36	@ 0x24
 80045a8:	f7ff fe78 	bl	800429c <w5500_socket_read>
    ptr = (ptr >> 8) | ((ptr & 0xFF) << 8);
 80045ac:	89bb      	ldrh	r3, [r7, #12]
 80045ae:	0a1b      	lsrs	r3, r3, #8
 80045b0:	b29b      	uxth	r3, r3
 80045b2:	b21a      	sxth	r2, r3
 80045b4:	89bb      	ldrh	r3, [r7, #12]
 80045b6:	b21b      	sxth	r3, r3
 80045b8:	021b      	lsls	r3, r3, #8
 80045ba:	b21b      	sxth	r3, r3
 80045bc:	4313      	orrs	r3, r2
 80045be:	b21b      	sxth	r3, r3
 80045c0:	b29b      	uxth	r3, r3
 80045c2:	81bb      	strh	r3, [r7, #12]

    uint8_t cb = (socket << 5) | 0x14;  // Block 2 (TX buf), write
 80045c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045c8:	015b      	lsls	r3, r3, #5
 80045ca:	b25b      	sxtb	r3, r3
 80045cc:	f043 0314 	orr.w	r3, r3, #20
 80045d0:	b25b      	sxtb	r3, r3
 80045d2:	75fb      	strb	r3, [r7, #23]
    w5500_write_burst(ptr, cb, data, len);
 80045d4:	89b8      	ldrh	r0, [r7, #12]
 80045d6:	88bb      	ldrh	r3, [r7, #4]
 80045d8:	7df9      	ldrb	r1, [r7, #23]
 80045da:	683a      	ldr	r2, [r7, #0]
 80045dc:	f7ff fdd1 	bl	8004182 <w5500_write_burst>

    ptr += len;
 80045e0:	89ba      	ldrh	r2, [r7, #12]
 80045e2:	88bb      	ldrh	r3, [r7, #4]
 80045e4:	4413      	add	r3, r2
 80045e6:	b29b      	uxth	r3, r3
 80045e8:	81bb      	strh	r3, [r7, #12]
    uint8_t ptr_be[2] = {ptr >> 8, ptr & 0xFF};
 80045ea:	89bb      	ldrh	r3, [r7, #12]
 80045ec:	0a1b      	lsrs	r3, r3, #8
 80045ee:	b29b      	uxth	r3, r3
 80045f0:	b2db      	uxtb	r3, r3
 80045f2:	723b      	strb	r3, [r7, #8]
 80045f4:	89bb      	ldrh	r3, [r7, #12]
 80045f6:	b2db      	uxtb	r3, r3
 80045f8:	727b      	strb	r3, [r7, #9]
    w5500_socket_write(socket, SN_TX_WR, ptr_be, 2);
 80045fa:	f107 0208 	add.w	r2, r7, #8
 80045fe:	79f8      	ldrb	r0, [r7, #7]
 8004600:	2302      	movs	r3, #2
 8004602:	2124      	movs	r1, #36	@ 0x24
 8004604:	f7ff fe2d 	bl	8004262 <w5500_socket_write>
    w5500_socket_write_byte(socket, SN_CR, SN_CR_SEND);
 8004608:	79fb      	ldrb	r3, [r7, #7]
 800460a:	2220      	movs	r2, #32
 800460c:	2101      	movs	r1, #1
 800460e:	4618      	mov	r0, r3
 8004610:	f7ff fe0c 	bl	800422c <w5500_socket_write_byte>
    while (w5500_socket_read_byte(socket, SN_CR));
 8004614:	bf00      	nop
 8004616:	79fb      	ldrb	r3, [r7, #7]
 8004618:	2101      	movs	r1, #1
 800461a:	4618      	mov	r0, r3
 800461c:	f7ff fdea 	bl	80041f4 <w5500_socket_read_byte>
 8004620:	4603      	mov	r3, r0
 8004622:	2b00      	cmp	r3, #0
 8004624:	d1f7      	bne.n	8004616 <w5500_send+0x8e>

    // Wait for SEND_OK or timeout
    uint32_t timeout = HAL_GetTick() + 5000;
 8004626:	f000 fad7 	bl	8004bd8 <HAL_GetTick>
 800462a:	4603      	mov	r3, r0
 800462c:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 8004630:	3308      	adds	r3, #8
 8004632:	613b      	str	r3, [r7, #16]
    while (HAL_GetTick() < timeout) {
 8004634:	e01e      	b.n	8004674 <w5500_send+0xec>
        uint8_t ir = w5500_socket_read_byte(socket, SN_IR);
 8004636:	79fb      	ldrb	r3, [r7, #7]
 8004638:	2102      	movs	r1, #2
 800463a:	4618      	mov	r0, r3
 800463c:	f7ff fdda 	bl	80041f4 <w5500_socket_read_byte>
 8004640:	4603      	mov	r3, r0
 8004642:	73fb      	strb	r3, [r7, #15]
        if (ir & 0x08) {  // TIMEOUT
 8004644:	7bfb      	ldrb	r3, [r7, #15]
 8004646:	f003 0308 	and.w	r3, r3, #8
 800464a:	2b00      	cmp	r3, #0
 800464c:	d006      	beq.n	800465c <w5500_send+0xd4>
            w5500_socket_write_byte(socket, SN_IR, 0x08);  // Clear
 800464e:	79fb      	ldrb	r3, [r7, #7]
 8004650:	2208      	movs	r2, #8
 8004652:	2102      	movs	r1, #2
 8004654:	4618      	mov	r0, r3
 8004656:	f7ff fde9 	bl	800422c <w5500_socket_write_byte>
            break;
 800465a:	e011      	b.n	8004680 <w5500_send+0xf8>
        }
        if (ir & 0x04) {  // SEND_OK
 800465c:	7bfb      	ldrb	r3, [r7, #15]
 800465e:	f003 0304 	and.w	r3, r3, #4
 8004662:	2b00      	cmp	r3, #0
 8004664:	d006      	beq.n	8004674 <w5500_send+0xec>
            w5500_socket_write_byte(socket, SN_IR, 0x04);
 8004666:	79fb      	ldrb	r3, [r7, #7]
 8004668:	2204      	movs	r2, #4
 800466a:	2102      	movs	r1, #2
 800466c:	4618      	mov	r0, r3
 800466e:	f7ff fddd 	bl	800422c <w5500_socket_write_byte>
            return;
 8004672:	e00d      	b.n	8004690 <w5500_send+0x108>
    while (HAL_GetTick() < timeout) {
 8004674:	f000 fab0 	bl	8004bd8 <HAL_GetTick>
 8004678:	4602      	mov	r2, r0
 800467a:	693b      	ldr	r3, [r7, #16]
 800467c:	4293      	cmp	r3, r2
 800467e:	d8da      	bhi.n	8004636 <w5500_send+0xae>
        }
    }
    // Timeout: Close socket
    w5500_socket_write_byte(socket, SN_CR, SN_CR_CLOSE);
 8004680:	79fb      	ldrb	r3, [r7, #7]
 8004682:	2210      	movs	r2, #16
 8004684:	2101      	movs	r1, #1
 8004686:	4618      	mov	r0, r3
 8004688:	f7ff fdd0 	bl	800422c <w5500_socket_write_byte>
 800468c:	e000      	b.n	8004690 <w5500_send+0x108>
    if (len == 0) return;
 800468e:	bf00      	nop
}
 8004690:	3718      	adds	r7, #24
 8004692:	46bd      	mov	sp, r7
 8004694:	bd80      	pop	{r7, pc}

08004696 <w5500_udp_send>:

void w5500_udp_send(uint8_t socket, const uint8_t *data, uint16_t len,
                    const uint8_t *dest_ip, uint16_t dest_port) {
 8004696:	b580      	push	{r7, lr}
 8004698:	b086      	sub	sp, #24
 800469a:	af00      	add	r7, sp, #0
 800469c:	60b9      	str	r1, [r7, #8]
 800469e:	607b      	str	r3, [r7, #4]
 80046a0:	4603      	mov	r3, r0
 80046a2:	73fb      	strb	r3, [r7, #15]
 80046a4:	4613      	mov	r3, r2
 80046a6:	81bb      	strh	r3, [r7, #12]
    w5500_socket_write(socket, SN_DIPR, dest_ip, 4);
 80046a8:	7bf8      	ldrb	r0, [r7, #15]
 80046aa:	2304      	movs	r3, #4
 80046ac:	687a      	ldr	r2, [r7, #4]
 80046ae:	210c      	movs	r1, #12
 80046b0:	f7ff fdd7 	bl	8004262 <w5500_socket_write>
    uint8_t port_be[2] = {dest_port >> 8, dest_port & 0xFF};
 80046b4:	8c3b      	ldrh	r3, [r7, #32]
 80046b6:	0a1b      	lsrs	r3, r3, #8
 80046b8:	b29b      	uxth	r3, r3
 80046ba:	b2db      	uxtb	r3, r3
 80046bc:	753b      	strb	r3, [r7, #20]
 80046be:	8c3b      	ldrh	r3, [r7, #32]
 80046c0:	b2db      	uxtb	r3, r3
 80046c2:	757b      	strb	r3, [r7, #21]
    w5500_socket_write(socket, SN_DPORT, port_be, 2);
 80046c4:	f107 0214 	add.w	r2, r7, #20
 80046c8:	7bf8      	ldrb	r0, [r7, #15]
 80046ca:	2302      	movs	r3, #2
 80046cc:	2110      	movs	r1, #16
 80046ce:	f7ff fdc8 	bl	8004262 <w5500_socket_write>
    w5500_send(socket, data, len);
 80046d2:	89ba      	ldrh	r2, [r7, #12]
 80046d4:	7bfb      	ldrb	r3, [r7, #15]
 80046d6:	68b9      	ldr	r1, [r7, #8]
 80046d8:	4618      	mov	r0, r3
 80046da:	f7ff ff55 	bl	8004588 <w5500_send>
}
 80046de:	bf00      	nop
 80046e0:	3718      	adds	r7, #24
 80046e2:	46bd      	mov	sp, r7
 80046e4:	bd80      	pop	{r7, pc}

080046e6 <w5500_get_mac>:

void w5500_get_ip(uint8_t *ip) {
    w5500_common_read(SIPR, ip, 4);
}

void w5500_get_mac(uint8_t *mac) {
 80046e6:	b580      	push	{r7, lr}
 80046e8:	b082      	sub	sp, #8
 80046ea:	af00      	add	r7, sp, #0
 80046ec:	6078      	str	r0, [r7, #4]
    w5500_common_read(SHAR, mac, 6);
 80046ee:	2206      	movs	r2, #6
 80046f0:	6879      	ldr	r1, [r7, #4]
 80046f2:	2009      	movs	r0, #9
 80046f4:	f7ff fd6c 	bl	80041d0 <w5500_common_read>
}
 80046f8:	bf00      	nop
 80046fa:	3708      	adds	r7, #8
 80046fc:	46bd      	mov	sp, r7
 80046fe:	bd80      	pop	{r7, pc}

08004700 <w5500_dhcp_init>:

void w5500_dhcp_init(void) {
 8004700:	b580      	push	{r7, lr}
 8004702:	af00      	add	r7, sp, #0
    if (ip_mode != IP_MODE_DHCP) return;
 8004704:	4b1b      	ldr	r3, [pc, #108]	@ (8004774 <w5500_dhcp_init+0x74>)
 8004706:	781b      	ldrb	r3, [r3, #0]
 8004708:	2b01      	cmp	r3, #1
 800470a:	d131      	bne.n	8004770 <w5500_dhcp_init+0x70>

    // Open DHCP socket (UDP)
    w5500_socket_write_byte(W5500_DHCP_SOCKET, SN_CR, SN_CR_CLOSE);
 800470c:	2210      	movs	r2, #16
 800470e:	2101      	movs	r1, #1
 8004710:	2004      	movs	r0, #4
 8004712:	f7ff fd8b 	bl	800422c <w5500_socket_write_byte>
    while (w5500_socket_read_byte(W5500_DHCP_SOCKET, SN_CR));
 8004716:	bf00      	nop
 8004718:	2101      	movs	r1, #1
 800471a:	2004      	movs	r0, #4
 800471c:	f7ff fd6a 	bl	80041f4 <w5500_socket_read_byte>
 8004720:	4603      	mov	r3, r0
 8004722:	2b00      	cmp	r3, #0
 8004724:	d1f8      	bne.n	8004718 <w5500_dhcp_init+0x18>
    w5500_socket_write_byte(W5500_DHCP_SOCKET, SN_MR, SN_MR_UDP);
 8004726:	2202      	movs	r2, #2
 8004728:	2100      	movs	r1, #0
 800472a:	2004      	movs	r0, #4
 800472c:	f7ff fd7e 	bl	800422c <w5500_socket_write_byte>
    w5500_socket_write_byte(W5500_DHCP_SOCKET, SN_PORT, 68 >> 8);
 8004730:	2200      	movs	r2, #0
 8004732:	2104      	movs	r1, #4
 8004734:	2004      	movs	r0, #4
 8004736:	f7ff fd79 	bl	800422c <w5500_socket_write_byte>
    w5500_socket_write_byte(W5500_DHCP_SOCKET, SN_PORT + 1, 68 & 0xFF);
 800473a:	2244      	movs	r2, #68	@ 0x44
 800473c:	2105      	movs	r1, #5
 800473e:	2004      	movs	r0, #4
 8004740:	f7ff fd74 	bl	800422c <w5500_socket_write_byte>
    w5500_socket_write_byte(W5500_DHCP_SOCKET, SN_CR, SN_CR_OPEN);
 8004744:	2201      	movs	r2, #1
 8004746:	2101      	movs	r1, #1
 8004748:	2004      	movs	r0, #4
 800474a:	f7ff fd6f 	bl	800422c <w5500_socket_write_byte>
    while (w5500_socket_read_byte(W5500_DHCP_SOCKET, SN_CR));
 800474e:	bf00      	nop
 8004750:	2101      	movs	r1, #1
 8004752:	2004      	movs	r0, #4
 8004754:	f7ff fd4e 	bl	80041f4 <w5500_socket_read_byte>
 8004758:	4603      	mov	r3, r0
 800475a:	2b00      	cmp	r3, #0
 800475c:	d1f8      	bne.n	8004750 <w5500_dhcp_init+0x50>

    dhcp_state = 0;
 800475e:	4b06      	ldr	r3, [pc, #24]	@ (8004778 <w5500_dhcp_init+0x78>)
 8004760:	2200      	movs	r2, #0
 8004762:	701a      	strb	r2, [r3, #0]
    dhcp_tick = HAL_GetTick();
 8004764:	f000 fa38 	bl	8004bd8 <HAL_GetTick>
 8004768:	4603      	mov	r3, r0
 800476a:	4a04      	ldr	r2, [pc, #16]	@ (800477c <w5500_dhcp_init+0x7c>)
 800476c:	6013      	str	r3, [r2, #0]
 800476e:	e000      	b.n	8004772 <w5500_dhcp_init+0x72>
    if (ip_mode != IP_MODE_DHCP) return;
 8004770:	bf00      	nop
}
 8004772:	bd80      	pop	{r7, pc}
 8004774:	20002eb8 	.word	0x20002eb8
 8004778:	20002eb0 	.word	0x20002eb0
 800477c:	20002eb4 	.word	0x20002eb4

08004780 <w5500_dhcp_run>:

bool w5500_dhcp_run(void) {
 8004780:	b580      	push	{r7, lr}
 8004782:	b092      	sub	sp, #72	@ 0x48
 8004784:	af02      	add	r7, sp, #8
    if (ip_mode != IP_MODE_DHCP || dhcp_state == 2) return dhcp_state == 2;
 8004786:	4b99      	ldr	r3, [pc, #612]	@ (80049ec <w5500_dhcp_run+0x26c>)
 8004788:	781b      	ldrb	r3, [r3, #0]
 800478a:	2b01      	cmp	r3, #1
 800478c:	d103      	bne.n	8004796 <w5500_dhcp_run+0x16>
 800478e:	4b98      	ldr	r3, [pc, #608]	@ (80049f0 <w5500_dhcp_run+0x270>)
 8004790:	781b      	ldrb	r3, [r3, #0]
 8004792:	2b02      	cmp	r3, #2
 8004794:	d107      	bne.n	80047a6 <w5500_dhcp_run+0x26>
 8004796:	4b96      	ldr	r3, [pc, #600]	@ (80049f0 <w5500_dhcp_run+0x270>)
 8004798:	781b      	ldrb	r3, [r3, #0]
 800479a:	2b02      	cmp	r3, #2
 800479c:	bf0c      	ite	eq
 800479e:	2301      	moveq	r3, #1
 80047a0:	2300      	movne	r3, #0
 80047a2:	b2db      	uxtb	r3, r3
 80047a4:	e176      	b.n	8004a94 <w5500_dhcp_run+0x314>

    uint32_t now = HAL_GetTick();
 80047a6:	f000 fa17 	bl	8004bd8 <HAL_GetTick>
 80047aa:	6338      	str	r0, [r7, #48]	@ 0x30
    if (now - dhcp_tick < 100) return false;  // Poll every 100ms
 80047ac:	4b91      	ldr	r3, [pc, #580]	@ (80049f4 <w5500_dhcp_run+0x274>)
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80047b2:	1ad3      	subs	r3, r2, r3
 80047b4:	2b63      	cmp	r3, #99	@ 0x63
 80047b6:	d801      	bhi.n	80047bc <w5500_dhcp_run+0x3c>
 80047b8:	2300      	movs	r3, #0
 80047ba:	e16b      	b.n	8004a94 <w5500_dhcp_run+0x314>
    dhcp_tick = now;
 80047bc:	4a8d      	ldr	r2, [pc, #564]	@ (80049f4 <w5500_dhcp_run+0x274>)
 80047be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047c0:	6013      	str	r3, [r2, #0]

    uint16_t len = w5500_get_rx_size(W5500_DHCP_SOCKET);
 80047c2:	2004      	movs	r0, #4
 80047c4:	f7ff fe72 	bl	80044ac <w5500_get_rx_size>
 80047c8:	4603      	mov	r3, r0
 80047ca:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    if (len > 0) {
 80047cc:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d00f      	beq.n	80047f2 <w5500_dhcp_run+0x72>
        w5500_read_data(W5500_DHCP_SOCKET, dhcp_buffer, len > DHCP_MSG_LEN ? DHCP_MSG_LEN : len);
 80047d2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80047d4:	f5b3 7f10 	cmp.w	r3, #576	@ 0x240
 80047d8:	bf28      	it	cs
 80047da:	f44f 7310 	movcs.w	r3, #576	@ 0x240
 80047de:	b29b      	uxth	r3, r3
 80047e0:	461a      	mov	r2, r3
 80047e2:	4985      	ldr	r1, [pc, #532]	@ (80049f8 <w5500_dhcp_run+0x278>)
 80047e4:	2004      	movs	r0, #4
 80047e6:	f7ff fe7e 	bl	80044e6 <w5500_read_data>
    } else {
        return false;  // Retry logic if needed
    }

    // Parse OFFER/ACK
    if (len < 240 || dhcp_buffer[0] != 0x02) return false;
 80047ea:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80047ec:	2bef      	cmp	r3, #239	@ 0xef
 80047ee:	d955      	bls.n	800489c <w5500_dhcp_run+0x11c>
 80047f0:	e050      	b.n	8004894 <w5500_dhcp_run+0x114>
    } else if (dhcp_state == 0) {
 80047f2:	4b7f      	ldr	r3, [pc, #508]	@ (80049f0 <w5500_dhcp_run+0x270>)
 80047f4:	781b      	ldrb	r3, [r3, #0]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d14a      	bne.n	8004890 <w5500_dhcp_run+0x110>
        memset(dhcp_buffer, 0, DHCP_MSG_LEN);
 80047fa:	f44f 7210 	mov.w	r2, #576	@ 0x240
 80047fe:	2100      	movs	r1, #0
 8004800:	487d      	ldr	r0, [pc, #500]	@ (80049f8 <w5500_dhcp_run+0x278>)
 8004802:	f00a f8f1 	bl	800e9e8 <memset>
        dhcp_buffer[0] = 0x01; dhcp_buffer[1] = 0x01; dhcp_buffer[2] = 0x06; dhcp_buffer[4] = 0x01;
 8004806:	4b7c      	ldr	r3, [pc, #496]	@ (80049f8 <w5500_dhcp_run+0x278>)
 8004808:	2201      	movs	r2, #1
 800480a:	701a      	strb	r2, [r3, #0]
 800480c:	4b7a      	ldr	r3, [pc, #488]	@ (80049f8 <w5500_dhcp_run+0x278>)
 800480e:	2201      	movs	r2, #1
 8004810:	705a      	strb	r2, [r3, #1]
 8004812:	4b79      	ldr	r3, [pc, #484]	@ (80049f8 <w5500_dhcp_run+0x278>)
 8004814:	2206      	movs	r2, #6
 8004816:	709a      	strb	r2, [r3, #2]
 8004818:	4b77      	ldr	r3, [pc, #476]	@ (80049f8 <w5500_dhcp_run+0x278>)
 800481a:	2201      	movs	r2, #1
 800481c:	711a      	strb	r2, [r3, #4]
        memcpy(&dhcp_buffer[8], dhcp_xid, 4);
 800481e:	4b77      	ldr	r3, [pc, #476]	@ (80049fc <w5500_dhcp_run+0x27c>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	4a75      	ldr	r2, [pc, #468]	@ (80049f8 <w5500_dhcp_run+0x278>)
 8004824:	6093      	str	r3, [r2, #8]
        w5500_get_mac(&dhcp_buffer[28]);
 8004826:	4876      	ldr	r0, [pc, #472]	@ (8004a00 <w5500_dhcp_run+0x280>)
 8004828:	f7ff ff5d 	bl	80046e6 <w5500_get_mac>
        uint8_t *opt = &dhcp_buffer[240];
 800482c:	4b75      	ldr	r3, [pc, #468]	@ (8004a04 <w5500_dhcp_run+0x284>)
 800482e:	62bb      	str	r3, [r7, #40]	@ 0x28
        opt[0] = 0x63; opt[1] = 0x82; opt[2] = 0x53; opt[3] = 0x63;
 8004830:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004832:	2263      	movs	r2, #99	@ 0x63
 8004834:	701a      	strb	r2, [r3, #0]
 8004836:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004838:	3301      	adds	r3, #1
 800483a:	2282      	movs	r2, #130	@ 0x82
 800483c:	701a      	strb	r2, [r3, #0]
 800483e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004840:	3302      	adds	r3, #2
 8004842:	2253      	movs	r2, #83	@ 0x53
 8004844:	701a      	strb	r2, [r3, #0]
 8004846:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004848:	3303      	adds	r3, #3
 800484a:	2263      	movs	r2, #99	@ 0x63
 800484c:	701a      	strb	r2, [r3, #0]
        opt[4] = 0x35; opt[5] = 0x01; opt[6] = 0x01;
 800484e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004850:	3304      	adds	r3, #4
 8004852:	2235      	movs	r2, #53	@ 0x35
 8004854:	701a      	strb	r2, [r3, #0]
 8004856:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004858:	3305      	adds	r3, #5
 800485a:	2201      	movs	r2, #1
 800485c:	701a      	strb	r2, [r3, #0]
 800485e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004860:	3306      	adds	r3, #6
 8004862:	2201      	movs	r2, #1
 8004864:	701a      	strb	r2, [r3, #0]
        opt[7] = 0xFF;
 8004866:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004868:	3307      	adds	r3, #7
 800486a:	22ff      	movs	r2, #255	@ 0xff
 800486c:	701a      	strb	r2, [r3, #0]
        uint8_t broadcast_ip[4] = {255, 255, 255, 255};
 800486e:	f04f 33ff 	mov.w	r3, #4294967295
 8004872:	60fb      	str	r3, [r7, #12]
        w5500_udp_send(W5500_DHCP_SOCKET, dhcp_buffer, 240 + 8, broadcast_ip, 67);
 8004874:	f107 030c 	add.w	r3, r7, #12
 8004878:	2243      	movs	r2, #67	@ 0x43
 800487a:	9200      	str	r2, [sp, #0]
 800487c:	22f8      	movs	r2, #248	@ 0xf8
 800487e:	495e      	ldr	r1, [pc, #376]	@ (80049f8 <w5500_dhcp_run+0x278>)
 8004880:	2004      	movs	r0, #4
 8004882:	f7ff ff08 	bl	8004696 <w5500_udp_send>
        dhcp_state = 1;
 8004886:	4b5a      	ldr	r3, [pc, #360]	@ (80049f0 <w5500_dhcp_run+0x270>)
 8004888:	2201      	movs	r2, #1
 800488a:	701a      	strb	r2, [r3, #0]
        return false;
 800488c:	2300      	movs	r3, #0
 800488e:	e101      	b.n	8004a94 <w5500_dhcp_run+0x314>
        return false;  // Retry logic if needed
 8004890:	2300      	movs	r3, #0
 8004892:	e0ff      	b.n	8004a94 <w5500_dhcp_run+0x314>
    if (len < 240 || dhcp_buffer[0] != 0x02) return false;
 8004894:	4b58      	ldr	r3, [pc, #352]	@ (80049f8 <w5500_dhcp_run+0x278>)
 8004896:	781b      	ldrb	r3, [r3, #0]
 8004898:	2b02      	cmp	r3, #2
 800489a:	d001      	beq.n	80048a0 <w5500_dhcp_run+0x120>
 800489c:	2300      	movs	r3, #0
 800489e:	e0f9      	b.n	8004a94 <w5500_dhcp_run+0x314>

    uint8_t *options = &dhcp_buffer[240];
 80048a0:	4b58      	ldr	r3, [pc, #352]	@ (8004a04 <w5500_dhcp_run+0x284>)
 80048a2:	627b      	str	r3, [r7, #36]	@ 0x24
    uint8_t msg_type = 0;
 80048a4:	2300      	movs	r3, #0
 80048a6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    for (int i = 0; i < len - 240; ) {
 80048aa:	2300      	movs	r3, #0
 80048ac:	63bb      	str	r3, [r7, #56]	@ 0x38
 80048ae:	e025      	b.n	80048fc <w5500_dhcp_run+0x17c>
        uint8_t opt = options[i];
 80048b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048b4:	4413      	add	r3, r2
 80048b6:	781b      	ldrb	r3, [r3, #0]
 80048b8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        if (opt == 0xFF) break;
 80048bc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80048c0:	2bff      	cmp	r3, #255	@ 0xff
 80048c2:	d021      	beq.n	8004908 <w5500_dhcp_run+0x188>
        uint8_t optlen = options[i + 1];
 80048c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048c6:	3301      	adds	r3, #1
 80048c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048ca:	4413      	add	r3, r2
 80048cc:	781b      	ldrb	r3, [r3, #0]
 80048ce:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        if (opt == 0x35 && optlen == 1) msg_type = options[i + 2];
 80048d2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80048d6:	2b35      	cmp	r3, #53	@ 0x35
 80048d8:	d10a      	bne.n	80048f0 <w5500_dhcp_run+0x170>
 80048da:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80048de:	2b01      	cmp	r3, #1
 80048e0:	d106      	bne.n	80048f0 <w5500_dhcp_run+0x170>
 80048e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048e4:	3302      	adds	r3, #2
 80048e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048e8:	4413      	add	r3, r2
 80048ea:	781b      	ldrb	r3, [r3, #0]
 80048ec:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        i += 2 + optlen;
 80048f0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80048f4:	3302      	adds	r3, #2
 80048f6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80048f8:	4413      	add	r3, r2
 80048fa:	63bb      	str	r3, [r7, #56]	@ 0x38
    for (int i = 0; i < len - 240; ) {
 80048fc:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80048fe:	3bf0      	subs	r3, #240	@ 0xf0
 8004900:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004902:	429a      	cmp	r2, r3
 8004904:	dbd4      	blt.n	80048b0 <w5500_dhcp_run+0x130>
 8004906:	e000      	b.n	800490a <w5500_dhcp_run+0x18a>
        if (opt == 0xFF) break;
 8004908:	bf00      	nop
    }

    if (msg_type == 2) {  // OFFER
 800490a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800490e:	2b02      	cmp	r3, #2
 8004910:	d156      	bne.n	80049c0 <w5500_dhcp_run+0x240>
        // Send REQUEST
        dhcp_state = 1;
 8004912:	4b37      	ldr	r3, [pc, #220]	@ (80049f0 <w5500_dhcp_run+0x270>)
 8004914:	2201      	movs	r2, #1
 8004916:	701a      	strb	r2, [r3, #0]
        memset(dhcp_buffer, 0, DHCP_MSG_LEN);
 8004918:	f44f 7210 	mov.w	r2, #576	@ 0x240
 800491c:	2100      	movs	r1, #0
 800491e:	4836      	ldr	r0, [pc, #216]	@ (80049f8 <w5500_dhcp_run+0x278>)
 8004920:	f00a f862 	bl	800e9e8 <memset>
        dhcp_buffer[0] = 0x01; dhcp_buffer[1] = 0x01; dhcp_buffer[2] = 0x06; dhcp_buffer[4] = 0x01;
 8004924:	4b34      	ldr	r3, [pc, #208]	@ (80049f8 <w5500_dhcp_run+0x278>)
 8004926:	2201      	movs	r2, #1
 8004928:	701a      	strb	r2, [r3, #0]
 800492a:	4b33      	ldr	r3, [pc, #204]	@ (80049f8 <w5500_dhcp_run+0x278>)
 800492c:	2201      	movs	r2, #1
 800492e:	705a      	strb	r2, [r3, #1]
 8004930:	4b31      	ldr	r3, [pc, #196]	@ (80049f8 <w5500_dhcp_run+0x278>)
 8004932:	2206      	movs	r2, #6
 8004934:	709a      	strb	r2, [r3, #2]
 8004936:	4b30      	ldr	r3, [pc, #192]	@ (80049f8 <w5500_dhcp_run+0x278>)
 8004938:	2201      	movs	r2, #1
 800493a:	711a      	strb	r2, [r3, #4]
        memcpy(&dhcp_buffer[8], dhcp_xid, 4);
 800493c:	4b2f      	ldr	r3, [pc, #188]	@ (80049fc <w5500_dhcp_run+0x27c>)
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	4a2d      	ldr	r2, [pc, #180]	@ (80049f8 <w5500_dhcp_run+0x278>)
 8004942:	6093      	str	r3, [r2, #8]
        w5500_get_mac(&dhcp_buffer[28]);
 8004944:	482e      	ldr	r0, [pc, #184]	@ (8004a00 <w5500_dhcp_run+0x280>)
 8004946:	f7ff fece 	bl	80046e6 <w5500_get_mac>

        uint8_t *opt = &dhcp_buffer[240];
 800494a:	4b2e      	ldr	r3, [pc, #184]	@ (8004a04 <w5500_dhcp_run+0x284>)
 800494c:	613b      	str	r3, [r7, #16]
        opt[0] = 0x63; opt[1] = 0x82; opt[2] = 0x53; opt[3] = 0x63;
 800494e:	693b      	ldr	r3, [r7, #16]
 8004950:	2263      	movs	r2, #99	@ 0x63
 8004952:	701a      	strb	r2, [r3, #0]
 8004954:	693b      	ldr	r3, [r7, #16]
 8004956:	3301      	adds	r3, #1
 8004958:	2282      	movs	r2, #130	@ 0x82
 800495a:	701a      	strb	r2, [r3, #0]
 800495c:	693b      	ldr	r3, [r7, #16]
 800495e:	3302      	adds	r3, #2
 8004960:	2253      	movs	r2, #83	@ 0x53
 8004962:	701a      	strb	r2, [r3, #0]
 8004964:	693b      	ldr	r3, [r7, #16]
 8004966:	3303      	adds	r3, #3
 8004968:	2263      	movs	r2, #99	@ 0x63
 800496a:	701a      	strb	r2, [r3, #0]
        opt[4] = 0x35; opt[5] = 0x01; opt[6] = 0x03;
 800496c:	693b      	ldr	r3, [r7, #16]
 800496e:	3304      	adds	r3, #4
 8004970:	2235      	movs	r2, #53	@ 0x35
 8004972:	701a      	strb	r2, [r3, #0]
 8004974:	693b      	ldr	r3, [r7, #16]
 8004976:	3305      	adds	r3, #5
 8004978:	2201      	movs	r2, #1
 800497a:	701a      	strb	r2, [r3, #0]
 800497c:	693b      	ldr	r3, [r7, #16]
 800497e:	3306      	adds	r3, #6
 8004980:	2203      	movs	r2, #3
 8004982:	701a      	strb	r2, [r3, #0]
        opt[7] = 0x32; opt[8] = 0x04; memcpy(&opt[9], &dhcp_buffer[16], 4);  // Requested IP from OFFER
 8004984:	693b      	ldr	r3, [r7, #16]
 8004986:	3307      	adds	r3, #7
 8004988:	2232      	movs	r2, #50	@ 0x32
 800498a:	701a      	strb	r2, [r3, #0]
 800498c:	693b      	ldr	r3, [r7, #16]
 800498e:	3308      	adds	r3, #8
 8004990:	2204      	movs	r2, #4
 8004992:	701a      	strb	r2, [r3, #0]
 8004994:	693b      	ldr	r3, [r7, #16]
 8004996:	3309      	adds	r3, #9
 8004998:	4a17      	ldr	r2, [pc, #92]	@ (80049f8 <w5500_dhcp_run+0x278>)
 800499a:	6912      	ldr	r2, [r2, #16]
 800499c:	601a      	str	r2, [r3, #0]
        opt[13] = 0xFF;
 800499e:	693b      	ldr	r3, [r7, #16]
 80049a0:	330d      	adds	r3, #13
 80049a2:	22ff      	movs	r2, #255	@ 0xff
 80049a4:	701a      	strb	r2, [r3, #0]

        uint8_t broadcast_ip[4] = {255, 255, 255, 255};
 80049a6:	f04f 33ff 	mov.w	r3, #4294967295
 80049aa:	60bb      	str	r3, [r7, #8]
        w5500_udp_send(W5500_DHCP_SOCKET, dhcp_buffer, 240 + 14, broadcast_ip, 67);
 80049ac:	f107 0308 	add.w	r3, r7, #8
 80049b0:	2243      	movs	r2, #67	@ 0x43
 80049b2:	9200      	str	r2, [sp, #0]
 80049b4:	22fe      	movs	r2, #254	@ 0xfe
 80049b6:	4910      	ldr	r1, [pc, #64]	@ (80049f8 <w5500_dhcp_run+0x278>)
 80049b8:	2004      	movs	r0, #4
 80049ba:	f7ff fe6c 	bl	8004696 <w5500_udp_send>
 80049be:	e068      	b.n	8004a92 <w5500_dhcp_run+0x312>
    } else if (msg_type == 5) {  // ACK
 80049c0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80049c4:	2b05      	cmp	r3, #5
 80049c6:	d164      	bne.n	8004a92 <w5500_dhcp_run+0x312>
        uint8_t *yiaddr = &dhcp_buffer[16];
 80049c8:	4b0f      	ldr	r3, [pc, #60]	@ (8004a08 <w5500_dhcp_run+0x288>)
 80049ca:	61fb      	str	r3, [r7, #28]
        w5500_common_write(SIPR, yiaddr, 4);
 80049cc:	2204      	movs	r2, #4
 80049ce:	69f9      	ldr	r1, [r7, #28]
 80049d0:	200f      	movs	r0, #15
 80049d2:	f7ff fbeb 	bl	80041ac <w5500_common_write>

        uint8_t subnet[4] = {255, 255, 255, 0};
 80049d6:	f06f 437f 	mvn.w	r3, #4278190080	@ 0xff000000
 80049da:	607b      	str	r3, [r7, #4]
        uint8_t gateway[4] = {0};
 80049dc:	2300      	movs	r3, #0
 80049de:	603b      	str	r3, [r7, #0]
        uint8_t *options = &dhcp_buffer[240];
 80049e0:	4b08      	ldr	r3, [pc, #32]	@ (8004a04 <w5500_dhcp_run+0x284>)
 80049e2:	61bb      	str	r3, [r7, #24]
        for (int i = 0; i < len - 240; ) {
 80049e4:	2300      	movs	r3, #0
 80049e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80049e8:	e03b      	b.n	8004a62 <w5500_dhcp_run+0x2e2>
 80049ea:	bf00      	nop
 80049ec:	20002eb8 	.word	0x20002eb8
 80049f0:	20002eb0 	.word	0x20002eb0
 80049f4:	20002eb4 	.word	0x20002eb4
 80049f8:	20002c70 	.word	0x20002c70
 80049fc:	20000018 	.word	0x20000018
 8004a00:	20002c8c 	.word	0x20002c8c
 8004a04:	20002d60 	.word	0x20002d60
 8004a08:	20002c80 	.word	0x20002c80
            uint8_t opt = options[i];
 8004a0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a0e:	69ba      	ldr	r2, [r7, #24]
 8004a10:	4413      	add	r3, r2
 8004a12:	781b      	ldrb	r3, [r3, #0]
 8004a14:	75fb      	strb	r3, [r7, #23]
            if (opt == 0xFF) break;
 8004a16:	7dfb      	ldrb	r3, [r7, #23]
 8004a18:	2bff      	cmp	r3, #255	@ 0xff
 8004a1a:	d028      	beq.n	8004a6e <w5500_dhcp_run+0x2ee>
            uint8_t optlen = options[i + 1];
 8004a1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a1e:	3301      	adds	r3, #1
 8004a20:	69ba      	ldr	r2, [r7, #24]
 8004a22:	4413      	add	r3, r2
 8004a24:	781b      	ldrb	r3, [r3, #0]
 8004a26:	75bb      	strb	r3, [r7, #22]
            if (opt == 1 && optlen == 4) memcpy(subnet, &options[i + 2], 4);
 8004a28:	7dfb      	ldrb	r3, [r7, #23]
 8004a2a:	2b01      	cmp	r3, #1
 8004a2c:	d108      	bne.n	8004a40 <w5500_dhcp_run+0x2c0>
 8004a2e:	7dbb      	ldrb	r3, [r7, #22]
 8004a30:	2b04      	cmp	r3, #4
 8004a32:	d105      	bne.n	8004a40 <w5500_dhcp_run+0x2c0>
 8004a34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a36:	3302      	adds	r3, #2
 8004a38:	69ba      	ldr	r2, [r7, #24]
 8004a3a:	4413      	add	r3, r2
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	607b      	str	r3, [r7, #4]
            if (opt == 3 && optlen == 4) memcpy(gateway, &options[i + 2], 4);
 8004a40:	7dfb      	ldrb	r3, [r7, #23]
 8004a42:	2b03      	cmp	r3, #3
 8004a44:	d108      	bne.n	8004a58 <w5500_dhcp_run+0x2d8>
 8004a46:	7dbb      	ldrb	r3, [r7, #22]
 8004a48:	2b04      	cmp	r3, #4
 8004a4a:	d105      	bne.n	8004a58 <w5500_dhcp_run+0x2d8>
 8004a4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a4e:	3302      	adds	r3, #2
 8004a50:	69ba      	ldr	r2, [r7, #24]
 8004a52:	4413      	add	r3, r2
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	603b      	str	r3, [r7, #0]
            i += 2 + optlen;
 8004a58:	7dbb      	ldrb	r3, [r7, #22]
 8004a5a:	3302      	adds	r3, #2
 8004a5c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004a5e:	4413      	add	r3, r2
 8004a60:	637b      	str	r3, [r7, #52]	@ 0x34
        for (int i = 0; i < len - 240; ) {
 8004a62:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8004a64:	3bf0      	subs	r3, #240	@ 0xf0
 8004a66:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004a68:	429a      	cmp	r2, r3
 8004a6a:	dbcf      	blt.n	8004a0c <w5500_dhcp_run+0x28c>
 8004a6c:	e000      	b.n	8004a70 <w5500_dhcp_run+0x2f0>
            if (opt == 0xFF) break;
 8004a6e:	bf00      	nop
        }
        w5500_common_write(SUBR, subnet, 4);
 8004a70:	1d3b      	adds	r3, r7, #4
 8004a72:	2204      	movs	r2, #4
 8004a74:	4619      	mov	r1, r3
 8004a76:	2005      	movs	r0, #5
 8004a78:	f7ff fb98 	bl	80041ac <w5500_common_write>
        w5500_common_write(GAR, gateway, 4);
 8004a7c:	463b      	mov	r3, r7
 8004a7e:	2204      	movs	r2, #4
 8004a80:	4619      	mov	r1, r3
 8004a82:	2001      	movs	r0, #1
 8004a84:	f7ff fb92 	bl	80041ac <w5500_common_write>

        dhcp_state = 2;
 8004a88:	4b04      	ldr	r3, [pc, #16]	@ (8004a9c <w5500_dhcp_run+0x31c>)
 8004a8a:	2202      	movs	r2, #2
 8004a8c:	701a      	strb	r2, [r3, #0]
        return true;
 8004a8e:	2301      	movs	r3, #1
 8004a90:	e000      	b.n	8004a94 <w5500_dhcp_run+0x314>
    }
    return false;
 8004a92:	2300      	movs	r3, #0
}
 8004a94:	4618      	mov	r0, r3
 8004a96:	3740      	adds	r7, #64	@ 0x40
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	bd80      	pop	{r7, pc}
 8004a9c:	20002eb0 	.word	0x20002eb0

08004aa0 <w5500_get_ip_mode>:

ip_mode_t w5500_get_ip_mode(void) { return ip_mode; }
 8004aa0:	b480      	push	{r7}
 8004aa2:	af00      	add	r7, sp, #0
 8004aa4:	4b03      	ldr	r3, [pc, #12]	@ (8004ab4 <w5500_get_ip_mode+0x14>)
 8004aa6:	781b      	ldrb	r3, [r3, #0]
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab0:	4770      	bx	lr
 8004ab2:	bf00      	nop
 8004ab4:	20002eb8 	.word	0x20002eb8

08004ab8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8004ab8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004af0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004abc:	f7ff fac6 	bl	800404c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004ac0:	480c      	ldr	r0, [pc, #48]	@ (8004af4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004ac2:	490d      	ldr	r1, [pc, #52]	@ (8004af8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004ac4:	4a0d      	ldr	r2, [pc, #52]	@ (8004afc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004ac6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004ac8:	e002      	b.n	8004ad0 <LoopCopyDataInit>

08004aca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004aca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004acc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004ace:	3304      	adds	r3, #4

08004ad0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004ad0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004ad2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004ad4:	d3f9      	bcc.n	8004aca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004ad6:	4a0a      	ldr	r2, [pc, #40]	@ (8004b00 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004ad8:	4c0a      	ldr	r4, [pc, #40]	@ (8004b04 <LoopFillZerobss+0x22>)
  movs r3, #0
 8004ada:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004adc:	e001      	b.n	8004ae2 <LoopFillZerobss>

08004ade <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004ade:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004ae0:	3204      	adds	r2, #4

08004ae2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004ae2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004ae4:	d3fb      	bcc.n	8004ade <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8004ae6:	f009 ff8d 	bl	800ea04 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004aea:	f7fd fa75 	bl	8001fd8 <main>
  bx  lr    
 8004aee:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004af0:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8004af4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004af8:	20000170 	.word	0x20000170
  ldr r2, =_sidata
 8004afc:	0800f470 	.word	0x0800f470
  ldr r2, =_sbss
 8004b00:	20000170 	.word	0x20000170
  ldr r4, =_ebss
 8004b04:	20004bec 	.word	0x20004bec

08004b08 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004b08:	e7fe      	b.n	8004b08 <ADC_IRQHandler>
	...

08004b0c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004b10:	4b0e      	ldr	r3, [pc, #56]	@ (8004b4c <HAL_Init+0x40>)
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	4a0d      	ldr	r2, [pc, #52]	@ (8004b4c <HAL_Init+0x40>)
 8004b16:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004b1a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004b1c:	4b0b      	ldr	r3, [pc, #44]	@ (8004b4c <HAL_Init+0x40>)
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	4a0a      	ldr	r2, [pc, #40]	@ (8004b4c <HAL_Init+0x40>)
 8004b22:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004b26:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004b28:	4b08      	ldr	r3, [pc, #32]	@ (8004b4c <HAL_Init+0x40>)
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	4a07      	ldr	r2, [pc, #28]	@ (8004b4c <HAL_Init+0x40>)
 8004b2e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b32:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004b34:	2003      	movs	r0, #3
 8004b36:	f000 fbcd 	bl	80052d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004b3a:	200f      	movs	r0, #15
 8004b3c:	f000 f808 	bl	8004b50 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004b40:	f7fe fee0 	bl	8003904 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004b44:	2300      	movs	r3, #0
}
 8004b46:	4618      	mov	r0, r3
 8004b48:	bd80      	pop	{r7, pc}
 8004b4a:	bf00      	nop
 8004b4c:	40023c00 	.word	0x40023c00

08004b50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b082      	sub	sp, #8
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004b58:	4b12      	ldr	r3, [pc, #72]	@ (8004ba4 <HAL_InitTick+0x54>)
 8004b5a:	681a      	ldr	r2, [r3, #0]
 8004b5c:	4b12      	ldr	r3, [pc, #72]	@ (8004ba8 <HAL_InitTick+0x58>)
 8004b5e:	781b      	ldrb	r3, [r3, #0]
 8004b60:	4619      	mov	r1, r3
 8004b62:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004b66:	fbb3 f3f1 	udiv	r3, r3, r1
 8004b6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b6e:	4618      	mov	r0, r3
 8004b70:	f000 fbe5 	bl	800533e <HAL_SYSTICK_Config>
 8004b74:	4603      	mov	r3, r0
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d001      	beq.n	8004b7e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	e00e      	b.n	8004b9c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2b0f      	cmp	r3, #15
 8004b82:	d80a      	bhi.n	8004b9a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004b84:	2200      	movs	r2, #0
 8004b86:	6879      	ldr	r1, [r7, #4]
 8004b88:	f04f 30ff 	mov.w	r0, #4294967295
 8004b8c:	f000 fbad 	bl	80052ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004b90:	4a06      	ldr	r2, [pc, #24]	@ (8004bac <HAL_InitTick+0x5c>)
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004b96:	2300      	movs	r3, #0
 8004b98:	e000      	b.n	8004b9c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004b9a:	2301      	movs	r3, #1
}
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	3708      	adds	r7, #8
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	bd80      	pop	{r7, pc}
 8004ba4:	20000014 	.word	0x20000014
 8004ba8:	2000002c 	.word	0x2000002c
 8004bac:	20000028 	.word	0x20000028

08004bb0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004bb0:	b480      	push	{r7}
 8004bb2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004bb4:	4b06      	ldr	r3, [pc, #24]	@ (8004bd0 <HAL_IncTick+0x20>)
 8004bb6:	781b      	ldrb	r3, [r3, #0]
 8004bb8:	461a      	mov	r2, r3
 8004bba:	4b06      	ldr	r3, [pc, #24]	@ (8004bd4 <HAL_IncTick+0x24>)
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	4413      	add	r3, r2
 8004bc0:	4a04      	ldr	r2, [pc, #16]	@ (8004bd4 <HAL_IncTick+0x24>)
 8004bc2:	6013      	str	r3, [r2, #0]
}
 8004bc4:	bf00      	nop
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bcc:	4770      	bx	lr
 8004bce:	bf00      	nop
 8004bd0:	2000002c 	.word	0x2000002c
 8004bd4:	20002ebc 	.word	0x20002ebc

08004bd8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004bd8:	b480      	push	{r7}
 8004bda:	af00      	add	r7, sp, #0
  return uwTick;
 8004bdc:	4b03      	ldr	r3, [pc, #12]	@ (8004bec <HAL_GetTick+0x14>)
 8004bde:	681b      	ldr	r3, [r3, #0]
}
 8004be0:	4618      	mov	r0, r3
 8004be2:	46bd      	mov	sp, r7
 8004be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be8:	4770      	bx	lr
 8004bea:	bf00      	nop
 8004bec:	20002ebc 	.word	0x20002ebc

08004bf0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	b084      	sub	sp, #16
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004bf8:	f7ff ffee 	bl	8004bd8 <HAL_GetTick>
 8004bfc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c08:	d005      	beq.n	8004c16 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004c0a:	4b0a      	ldr	r3, [pc, #40]	@ (8004c34 <HAL_Delay+0x44>)
 8004c0c:	781b      	ldrb	r3, [r3, #0]
 8004c0e:	461a      	mov	r2, r3
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	4413      	add	r3, r2
 8004c14:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004c16:	bf00      	nop
 8004c18:	f7ff ffde 	bl	8004bd8 <HAL_GetTick>
 8004c1c:	4602      	mov	r2, r0
 8004c1e:	68bb      	ldr	r3, [r7, #8]
 8004c20:	1ad3      	subs	r3, r2, r3
 8004c22:	68fa      	ldr	r2, [r7, #12]
 8004c24:	429a      	cmp	r2, r3
 8004c26:	d8f7      	bhi.n	8004c18 <HAL_Delay+0x28>
  {
  }
}
 8004c28:	bf00      	nop
 8004c2a:	bf00      	nop
 8004c2c:	3710      	adds	r7, #16
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	bd80      	pop	{r7, pc}
 8004c32:	bf00      	nop
 8004c34:	2000002c 	.word	0x2000002c

08004c38 <HAL_GetUIDw0>:
/**
  * @brief  Returns first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 8004c38:	b480      	push	{r7}
 8004c3a:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID_BASE)));
 8004c3c:	4b03      	ldr	r3, [pc, #12]	@ (8004c4c <HAL_GetUIDw0+0x14>)
 8004c3e:	681b      	ldr	r3, [r3, #0]
}
 8004c40:	4618      	mov	r0, r3
 8004c42:	46bd      	mov	sp, r7
 8004c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c48:	4770      	bx	lr
 8004c4a:	bf00      	nop
 8004c4c:	1fff7a10 	.word	0x1fff7a10

08004c50 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	b084      	sub	sp, #16
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004c58:	2300      	movs	r3, #0
 8004c5a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d101      	bne.n	8004c66 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004c62:	2301      	movs	r3, #1
 8004c64:	e033      	b.n	8004cce <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d109      	bne.n	8004c82 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004c6e:	6878      	ldr	r0, [r7, #4]
 8004c70:	f7fe fe70 	bl	8003954 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2200      	movs	r2, #0
 8004c78:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c86:	f003 0310 	and.w	r3, r3, #16
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d118      	bne.n	8004cc0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c92:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004c96:	f023 0302 	bic.w	r3, r3, #2
 8004c9a:	f043 0202 	orr.w	r2, r3, #2
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8004ca2:	6878      	ldr	r0, [r7, #4]
 8004ca4:	f000 f94a 	bl	8004f3c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2200      	movs	r2, #0
 8004cac:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cb2:	f023 0303 	bic.w	r3, r3, #3
 8004cb6:	f043 0201 	orr.w	r2, r3, #1
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	641a      	str	r2, [r3, #64]	@ 0x40
 8004cbe:	e001      	b.n	8004cc4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004cc0:	2301      	movs	r3, #1
 8004cc2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004ccc:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cce:	4618      	mov	r0, r3
 8004cd0:	3710      	adds	r7, #16
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	bd80      	pop	{r7, pc}
	...

08004cd8 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8004cd8:	b480      	push	{r7}
 8004cda:	b085      	sub	sp, #20
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
 8004ce0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004cec:	2b01      	cmp	r3, #1
 8004cee:	d101      	bne.n	8004cf4 <HAL_ADC_ConfigChannel+0x1c>
 8004cf0:	2302      	movs	r3, #2
 8004cf2:	e113      	b.n	8004f1c <HAL_ADC_ConfigChannel+0x244>
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	2201      	movs	r2, #1
 8004cf8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	2b09      	cmp	r3, #9
 8004d02:	d925      	bls.n	8004d50 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	68d9      	ldr	r1, [r3, #12]
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	b29b      	uxth	r3, r3
 8004d10:	461a      	mov	r2, r3
 8004d12:	4613      	mov	r3, r2
 8004d14:	005b      	lsls	r3, r3, #1
 8004d16:	4413      	add	r3, r2
 8004d18:	3b1e      	subs	r3, #30
 8004d1a:	2207      	movs	r2, #7
 8004d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d20:	43da      	mvns	r2, r3
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	400a      	ands	r2, r1
 8004d28:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	68d9      	ldr	r1, [r3, #12]
 8004d30:	683b      	ldr	r3, [r7, #0]
 8004d32:	689a      	ldr	r2, [r3, #8]
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	b29b      	uxth	r3, r3
 8004d3a:	4618      	mov	r0, r3
 8004d3c:	4603      	mov	r3, r0
 8004d3e:	005b      	lsls	r3, r3, #1
 8004d40:	4403      	add	r3, r0
 8004d42:	3b1e      	subs	r3, #30
 8004d44:	409a      	lsls	r2, r3
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	430a      	orrs	r2, r1
 8004d4c:	60da      	str	r2, [r3, #12]
 8004d4e:	e022      	b.n	8004d96 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	6919      	ldr	r1, [r3, #16]
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	b29b      	uxth	r3, r3
 8004d5c:	461a      	mov	r2, r3
 8004d5e:	4613      	mov	r3, r2
 8004d60:	005b      	lsls	r3, r3, #1
 8004d62:	4413      	add	r3, r2
 8004d64:	2207      	movs	r2, #7
 8004d66:	fa02 f303 	lsl.w	r3, r2, r3
 8004d6a:	43da      	mvns	r2, r3
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	400a      	ands	r2, r1
 8004d72:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	6919      	ldr	r1, [r3, #16]
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	689a      	ldr	r2, [r3, #8]
 8004d7e:	683b      	ldr	r3, [r7, #0]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	b29b      	uxth	r3, r3
 8004d84:	4618      	mov	r0, r3
 8004d86:	4603      	mov	r3, r0
 8004d88:	005b      	lsls	r3, r3, #1
 8004d8a:	4403      	add	r3, r0
 8004d8c:	409a      	lsls	r2, r3
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	430a      	orrs	r2, r1
 8004d94:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	685b      	ldr	r3, [r3, #4]
 8004d9a:	2b06      	cmp	r3, #6
 8004d9c:	d824      	bhi.n	8004de8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	685a      	ldr	r2, [r3, #4]
 8004da8:	4613      	mov	r3, r2
 8004daa:	009b      	lsls	r3, r3, #2
 8004dac:	4413      	add	r3, r2
 8004dae:	3b05      	subs	r3, #5
 8004db0:	221f      	movs	r2, #31
 8004db2:	fa02 f303 	lsl.w	r3, r2, r3
 8004db6:	43da      	mvns	r2, r3
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	400a      	ands	r2, r1
 8004dbe:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	b29b      	uxth	r3, r3
 8004dcc:	4618      	mov	r0, r3
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	685a      	ldr	r2, [r3, #4]
 8004dd2:	4613      	mov	r3, r2
 8004dd4:	009b      	lsls	r3, r3, #2
 8004dd6:	4413      	add	r3, r2
 8004dd8:	3b05      	subs	r3, #5
 8004dda:	fa00 f203 	lsl.w	r2, r0, r3
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	430a      	orrs	r2, r1
 8004de4:	635a      	str	r2, [r3, #52]	@ 0x34
 8004de6:	e04c      	b.n	8004e82 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	685b      	ldr	r3, [r3, #4]
 8004dec:	2b0c      	cmp	r3, #12
 8004dee:	d824      	bhi.n	8004e3a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	685a      	ldr	r2, [r3, #4]
 8004dfa:	4613      	mov	r3, r2
 8004dfc:	009b      	lsls	r3, r3, #2
 8004dfe:	4413      	add	r3, r2
 8004e00:	3b23      	subs	r3, #35	@ 0x23
 8004e02:	221f      	movs	r2, #31
 8004e04:	fa02 f303 	lsl.w	r3, r2, r3
 8004e08:	43da      	mvns	r2, r3
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	400a      	ands	r2, r1
 8004e10:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004e18:	683b      	ldr	r3, [r7, #0]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	b29b      	uxth	r3, r3
 8004e1e:	4618      	mov	r0, r3
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	685a      	ldr	r2, [r3, #4]
 8004e24:	4613      	mov	r3, r2
 8004e26:	009b      	lsls	r3, r3, #2
 8004e28:	4413      	add	r3, r2
 8004e2a:	3b23      	subs	r3, #35	@ 0x23
 8004e2c:	fa00 f203 	lsl.w	r2, r0, r3
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	430a      	orrs	r2, r1
 8004e36:	631a      	str	r2, [r3, #48]	@ 0x30
 8004e38:	e023      	b.n	8004e82 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004e40:	683b      	ldr	r3, [r7, #0]
 8004e42:	685a      	ldr	r2, [r3, #4]
 8004e44:	4613      	mov	r3, r2
 8004e46:	009b      	lsls	r3, r3, #2
 8004e48:	4413      	add	r3, r2
 8004e4a:	3b41      	subs	r3, #65	@ 0x41
 8004e4c:	221f      	movs	r2, #31
 8004e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8004e52:	43da      	mvns	r2, r3
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	400a      	ands	r2, r1
 8004e5a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	b29b      	uxth	r3, r3
 8004e68:	4618      	mov	r0, r3
 8004e6a:	683b      	ldr	r3, [r7, #0]
 8004e6c:	685a      	ldr	r2, [r3, #4]
 8004e6e:	4613      	mov	r3, r2
 8004e70:	009b      	lsls	r3, r3, #2
 8004e72:	4413      	add	r3, r2
 8004e74:	3b41      	subs	r3, #65	@ 0x41
 8004e76:	fa00 f203 	lsl.w	r2, r0, r3
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	430a      	orrs	r2, r1
 8004e80:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004e82:	4b29      	ldr	r3, [pc, #164]	@ (8004f28 <HAL_ADC_ConfigChannel+0x250>)
 8004e84:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	4a28      	ldr	r2, [pc, #160]	@ (8004f2c <HAL_ADC_ConfigChannel+0x254>)
 8004e8c:	4293      	cmp	r3, r2
 8004e8e:	d10f      	bne.n	8004eb0 <HAL_ADC_ConfigChannel+0x1d8>
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	2b12      	cmp	r3, #18
 8004e96:	d10b      	bne.n	8004eb0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	685b      	ldr	r3, [r3, #4]
 8004e9c:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	685b      	ldr	r3, [r3, #4]
 8004ea8:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	4a1d      	ldr	r2, [pc, #116]	@ (8004f2c <HAL_ADC_ConfigChannel+0x254>)
 8004eb6:	4293      	cmp	r3, r2
 8004eb8:	d12b      	bne.n	8004f12 <HAL_ADC_ConfigChannel+0x23a>
 8004eba:	683b      	ldr	r3, [r7, #0]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	4a1c      	ldr	r2, [pc, #112]	@ (8004f30 <HAL_ADC_ConfigChannel+0x258>)
 8004ec0:	4293      	cmp	r3, r2
 8004ec2:	d003      	beq.n	8004ecc <HAL_ADC_ConfigChannel+0x1f4>
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	2b11      	cmp	r3, #17
 8004eca:	d122      	bne.n	8004f12 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	685b      	ldr	r3, [r3, #4]
 8004ed0:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	685b      	ldr	r3, [r3, #4]
 8004edc:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	4a11      	ldr	r2, [pc, #68]	@ (8004f30 <HAL_ADC_ConfigChannel+0x258>)
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d111      	bne.n	8004f12 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004eee:	4b11      	ldr	r3, [pc, #68]	@ (8004f34 <HAL_ADC_ConfigChannel+0x25c>)
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	4a11      	ldr	r2, [pc, #68]	@ (8004f38 <HAL_ADC_ConfigChannel+0x260>)
 8004ef4:	fba2 2303 	umull	r2, r3, r2, r3
 8004ef8:	0c9a      	lsrs	r2, r3, #18
 8004efa:	4613      	mov	r3, r2
 8004efc:	009b      	lsls	r3, r3, #2
 8004efe:	4413      	add	r3, r2
 8004f00:	005b      	lsls	r3, r3, #1
 8004f02:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8004f04:	e002      	b.n	8004f0c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8004f06:	68bb      	ldr	r3, [r7, #8]
 8004f08:	3b01      	subs	r3, #1
 8004f0a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8004f0c:	68bb      	ldr	r3, [r7, #8]
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d1f9      	bne.n	8004f06 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	2200      	movs	r2, #0
 8004f16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8004f1a:	2300      	movs	r3, #0
}
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	3714      	adds	r7, #20
 8004f20:	46bd      	mov	sp, r7
 8004f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f26:	4770      	bx	lr
 8004f28:	40012300 	.word	0x40012300
 8004f2c:	40012000 	.word	0x40012000
 8004f30:	10000012 	.word	0x10000012
 8004f34:	20000014 	.word	0x20000014
 8004f38:	431bde83 	.word	0x431bde83

08004f3c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004f3c:	b480      	push	{r7}
 8004f3e:	b085      	sub	sp, #20
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004f44:	4b79      	ldr	r3, [pc, #484]	@ (800512c <ADC_Init+0x1f0>)
 8004f46:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	685b      	ldr	r3, [r3, #4]
 8004f4c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	685a      	ldr	r2, [r3, #4]
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	685b      	ldr	r3, [r3, #4]
 8004f5c:	431a      	orrs	r2, r3
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	685a      	ldr	r2, [r3, #4]
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004f70:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	6859      	ldr	r1, [r3, #4]
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	691b      	ldr	r3, [r3, #16]
 8004f7c:	021a      	lsls	r2, r3, #8
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	430a      	orrs	r2, r1
 8004f84:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	685a      	ldr	r2, [r3, #4]
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8004f94:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	6859      	ldr	r1, [r3, #4]
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	689a      	ldr	r2, [r3, #8]
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	430a      	orrs	r2, r1
 8004fa6:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	689a      	ldr	r2, [r3, #8]
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004fb6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	6899      	ldr	r1, [r3, #8]
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	68da      	ldr	r2, [r3, #12]
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	430a      	orrs	r2, r1
 8004fc8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fce:	4a58      	ldr	r2, [pc, #352]	@ (8005130 <ADC_Init+0x1f4>)
 8004fd0:	4293      	cmp	r3, r2
 8004fd2:	d022      	beq.n	800501a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	689a      	ldr	r2, [r3, #8]
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004fe2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	6899      	ldr	r1, [r3, #8]
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	430a      	orrs	r2, r1
 8004ff4:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	689a      	ldr	r2, [r3, #8]
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005004:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	6899      	ldr	r1, [r3, #8]
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	430a      	orrs	r2, r1
 8005016:	609a      	str	r2, [r3, #8]
 8005018:	e00f      	b.n	800503a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	689a      	ldr	r2, [r3, #8]
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005028:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	689a      	ldr	r2, [r3, #8]
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005038:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	689a      	ldr	r2, [r3, #8]
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f022 0202 	bic.w	r2, r2, #2
 8005048:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	6899      	ldr	r1, [r3, #8]
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	7e1b      	ldrb	r3, [r3, #24]
 8005054:	005a      	lsls	r2, r3, #1
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	430a      	orrs	r2, r1
 800505c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005064:	2b00      	cmp	r3, #0
 8005066:	d01b      	beq.n	80050a0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	685a      	ldr	r2, [r3, #4]
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005076:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	685a      	ldr	r2, [r3, #4]
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8005086:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	6859      	ldr	r1, [r3, #4]
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005092:	3b01      	subs	r3, #1
 8005094:	035a      	lsls	r2, r3, #13
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	430a      	orrs	r2, r1
 800509c:	605a      	str	r2, [r3, #4]
 800509e:	e007      	b.n	80050b0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	685a      	ldr	r2, [r3, #4]
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80050ae:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80050be:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	69db      	ldr	r3, [r3, #28]
 80050ca:	3b01      	subs	r3, #1
 80050cc:	051a      	lsls	r2, r3, #20
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	430a      	orrs	r2, r1
 80050d4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	689a      	ldr	r2, [r3, #8]
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80050e4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	6899      	ldr	r1, [r3, #8]
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80050f2:	025a      	lsls	r2, r3, #9
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	430a      	orrs	r2, r1
 80050fa:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	689a      	ldr	r2, [r3, #8]
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800510a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	6899      	ldr	r1, [r3, #8]
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	695b      	ldr	r3, [r3, #20]
 8005116:	029a      	lsls	r2, r3, #10
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	430a      	orrs	r2, r1
 800511e:	609a      	str	r2, [r3, #8]
}
 8005120:	bf00      	nop
 8005122:	3714      	adds	r7, #20
 8005124:	46bd      	mov	sp, r7
 8005126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512a:	4770      	bx	lr
 800512c:	40012300 	.word	0x40012300
 8005130:	0f000001 	.word	0x0f000001

08005134 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005134:	b480      	push	{r7}
 8005136:	b085      	sub	sp, #20
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	f003 0307 	and.w	r3, r3, #7
 8005142:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005144:	4b0c      	ldr	r3, [pc, #48]	@ (8005178 <__NVIC_SetPriorityGrouping+0x44>)
 8005146:	68db      	ldr	r3, [r3, #12]
 8005148:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800514a:	68ba      	ldr	r2, [r7, #8]
 800514c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005150:	4013      	ands	r3, r2
 8005152:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005158:	68bb      	ldr	r3, [r7, #8]
 800515a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800515c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005160:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005164:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005166:	4a04      	ldr	r2, [pc, #16]	@ (8005178 <__NVIC_SetPriorityGrouping+0x44>)
 8005168:	68bb      	ldr	r3, [r7, #8]
 800516a:	60d3      	str	r3, [r2, #12]
}
 800516c:	bf00      	nop
 800516e:	3714      	adds	r7, #20
 8005170:	46bd      	mov	sp, r7
 8005172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005176:	4770      	bx	lr
 8005178:	e000ed00 	.word	0xe000ed00

0800517c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800517c:	b480      	push	{r7}
 800517e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005180:	4b04      	ldr	r3, [pc, #16]	@ (8005194 <__NVIC_GetPriorityGrouping+0x18>)
 8005182:	68db      	ldr	r3, [r3, #12]
 8005184:	0a1b      	lsrs	r3, r3, #8
 8005186:	f003 0307 	and.w	r3, r3, #7
}
 800518a:	4618      	mov	r0, r3
 800518c:	46bd      	mov	sp, r7
 800518e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005192:	4770      	bx	lr
 8005194:	e000ed00 	.word	0xe000ed00

08005198 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005198:	b480      	push	{r7}
 800519a:	b083      	sub	sp, #12
 800519c:	af00      	add	r7, sp, #0
 800519e:	4603      	mov	r3, r0
 80051a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80051a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	db0b      	blt.n	80051c2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80051aa:	79fb      	ldrb	r3, [r7, #7]
 80051ac:	f003 021f 	and.w	r2, r3, #31
 80051b0:	4907      	ldr	r1, [pc, #28]	@ (80051d0 <__NVIC_EnableIRQ+0x38>)
 80051b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051b6:	095b      	lsrs	r3, r3, #5
 80051b8:	2001      	movs	r0, #1
 80051ba:	fa00 f202 	lsl.w	r2, r0, r2
 80051be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80051c2:	bf00      	nop
 80051c4:	370c      	adds	r7, #12
 80051c6:	46bd      	mov	sp, r7
 80051c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051cc:	4770      	bx	lr
 80051ce:	bf00      	nop
 80051d0:	e000e100 	.word	0xe000e100

080051d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80051d4:	b480      	push	{r7}
 80051d6:	b083      	sub	sp, #12
 80051d8:	af00      	add	r7, sp, #0
 80051da:	4603      	mov	r3, r0
 80051dc:	6039      	str	r1, [r7, #0]
 80051de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80051e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	db0a      	blt.n	80051fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	b2da      	uxtb	r2, r3
 80051ec:	490c      	ldr	r1, [pc, #48]	@ (8005220 <__NVIC_SetPriority+0x4c>)
 80051ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051f2:	0112      	lsls	r2, r2, #4
 80051f4:	b2d2      	uxtb	r2, r2
 80051f6:	440b      	add	r3, r1
 80051f8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80051fc:	e00a      	b.n	8005214 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	b2da      	uxtb	r2, r3
 8005202:	4908      	ldr	r1, [pc, #32]	@ (8005224 <__NVIC_SetPriority+0x50>)
 8005204:	79fb      	ldrb	r3, [r7, #7]
 8005206:	f003 030f 	and.w	r3, r3, #15
 800520a:	3b04      	subs	r3, #4
 800520c:	0112      	lsls	r2, r2, #4
 800520e:	b2d2      	uxtb	r2, r2
 8005210:	440b      	add	r3, r1
 8005212:	761a      	strb	r2, [r3, #24]
}
 8005214:	bf00      	nop
 8005216:	370c      	adds	r7, #12
 8005218:	46bd      	mov	sp, r7
 800521a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521e:	4770      	bx	lr
 8005220:	e000e100 	.word	0xe000e100
 8005224:	e000ed00 	.word	0xe000ed00

08005228 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005228:	b480      	push	{r7}
 800522a:	b089      	sub	sp, #36	@ 0x24
 800522c:	af00      	add	r7, sp, #0
 800522e:	60f8      	str	r0, [r7, #12]
 8005230:	60b9      	str	r1, [r7, #8]
 8005232:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	f003 0307 	and.w	r3, r3, #7
 800523a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800523c:	69fb      	ldr	r3, [r7, #28]
 800523e:	f1c3 0307 	rsb	r3, r3, #7
 8005242:	2b04      	cmp	r3, #4
 8005244:	bf28      	it	cs
 8005246:	2304      	movcs	r3, #4
 8005248:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800524a:	69fb      	ldr	r3, [r7, #28]
 800524c:	3304      	adds	r3, #4
 800524e:	2b06      	cmp	r3, #6
 8005250:	d902      	bls.n	8005258 <NVIC_EncodePriority+0x30>
 8005252:	69fb      	ldr	r3, [r7, #28]
 8005254:	3b03      	subs	r3, #3
 8005256:	e000      	b.n	800525a <NVIC_EncodePriority+0x32>
 8005258:	2300      	movs	r3, #0
 800525a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800525c:	f04f 32ff 	mov.w	r2, #4294967295
 8005260:	69bb      	ldr	r3, [r7, #24]
 8005262:	fa02 f303 	lsl.w	r3, r2, r3
 8005266:	43da      	mvns	r2, r3
 8005268:	68bb      	ldr	r3, [r7, #8]
 800526a:	401a      	ands	r2, r3
 800526c:	697b      	ldr	r3, [r7, #20]
 800526e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005270:	f04f 31ff 	mov.w	r1, #4294967295
 8005274:	697b      	ldr	r3, [r7, #20]
 8005276:	fa01 f303 	lsl.w	r3, r1, r3
 800527a:	43d9      	mvns	r1, r3
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005280:	4313      	orrs	r3, r2
         );
}
 8005282:	4618      	mov	r0, r3
 8005284:	3724      	adds	r7, #36	@ 0x24
 8005286:	46bd      	mov	sp, r7
 8005288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528c:	4770      	bx	lr
	...

08005290 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005290:	b580      	push	{r7, lr}
 8005292:	b082      	sub	sp, #8
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	3b01      	subs	r3, #1
 800529c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80052a0:	d301      	bcc.n	80052a6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80052a2:	2301      	movs	r3, #1
 80052a4:	e00f      	b.n	80052c6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80052a6:	4a0a      	ldr	r2, [pc, #40]	@ (80052d0 <SysTick_Config+0x40>)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	3b01      	subs	r3, #1
 80052ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80052ae:	210f      	movs	r1, #15
 80052b0:	f04f 30ff 	mov.w	r0, #4294967295
 80052b4:	f7ff ff8e 	bl	80051d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80052b8:	4b05      	ldr	r3, [pc, #20]	@ (80052d0 <SysTick_Config+0x40>)
 80052ba:	2200      	movs	r2, #0
 80052bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80052be:	4b04      	ldr	r3, [pc, #16]	@ (80052d0 <SysTick_Config+0x40>)
 80052c0:	2207      	movs	r2, #7
 80052c2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80052c4:	2300      	movs	r3, #0
}
 80052c6:	4618      	mov	r0, r3
 80052c8:	3708      	adds	r7, #8
 80052ca:	46bd      	mov	sp, r7
 80052cc:	bd80      	pop	{r7, pc}
 80052ce:	bf00      	nop
 80052d0:	e000e010 	.word	0xe000e010

080052d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80052d4:	b580      	push	{r7, lr}
 80052d6:	b082      	sub	sp, #8
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80052dc:	6878      	ldr	r0, [r7, #4]
 80052de:	f7ff ff29 	bl	8005134 <__NVIC_SetPriorityGrouping>
}
 80052e2:	bf00      	nop
 80052e4:	3708      	adds	r7, #8
 80052e6:	46bd      	mov	sp, r7
 80052e8:	bd80      	pop	{r7, pc}

080052ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80052ea:	b580      	push	{r7, lr}
 80052ec:	b086      	sub	sp, #24
 80052ee:	af00      	add	r7, sp, #0
 80052f0:	4603      	mov	r3, r0
 80052f2:	60b9      	str	r1, [r7, #8]
 80052f4:	607a      	str	r2, [r7, #4]
 80052f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80052f8:	2300      	movs	r3, #0
 80052fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80052fc:	f7ff ff3e 	bl	800517c <__NVIC_GetPriorityGrouping>
 8005300:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005302:	687a      	ldr	r2, [r7, #4]
 8005304:	68b9      	ldr	r1, [r7, #8]
 8005306:	6978      	ldr	r0, [r7, #20]
 8005308:	f7ff ff8e 	bl	8005228 <NVIC_EncodePriority>
 800530c:	4602      	mov	r2, r0
 800530e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005312:	4611      	mov	r1, r2
 8005314:	4618      	mov	r0, r3
 8005316:	f7ff ff5d 	bl	80051d4 <__NVIC_SetPriority>
}
 800531a:	bf00      	nop
 800531c:	3718      	adds	r7, #24
 800531e:	46bd      	mov	sp, r7
 8005320:	bd80      	pop	{r7, pc}

08005322 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005322:	b580      	push	{r7, lr}
 8005324:	b082      	sub	sp, #8
 8005326:	af00      	add	r7, sp, #0
 8005328:	4603      	mov	r3, r0
 800532a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800532c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005330:	4618      	mov	r0, r3
 8005332:	f7ff ff31 	bl	8005198 <__NVIC_EnableIRQ>
}
 8005336:	bf00      	nop
 8005338:	3708      	adds	r7, #8
 800533a:	46bd      	mov	sp, r7
 800533c:	bd80      	pop	{r7, pc}

0800533e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800533e:	b580      	push	{r7, lr}
 8005340:	b082      	sub	sp, #8
 8005342:	af00      	add	r7, sp, #0
 8005344:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005346:	6878      	ldr	r0, [r7, #4]
 8005348:	f7ff ffa2 	bl	8005290 <SysTick_Config>
 800534c:	4603      	mov	r3, r0
}
 800534e:	4618      	mov	r0, r3
 8005350:	3708      	adds	r7, #8
 8005352:	46bd      	mov	sp, r7
 8005354:	bd80      	pop	{r7, pc}

08005356 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8005356:	b580      	push	{r7, lr}
 8005358:	b082      	sub	sp, #8
 800535a:	af00      	add	r7, sp, #0
 800535c:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2b00      	cmp	r3, #0
 8005362:	d101      	bne.n	8005368 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8005364:	2301      	movs	r3, #1
 8005366:	e014      	b.n	8005392 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	791b      	ldrb	r3, [r3, #4]
 800536c:	b2db      	uxtb	r3, r3
 800536e:	2b00      	cmp	r3, #0
 8005370:	d105      	bne.n	800537e <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2200      	movs	r2, #0
 8005376:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8005378:	6878      	ldr	r0, [r7, #4]
 800537a:	f7fe fb4b 	bl	8003a14 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	2202      	movs	r2, #2
 8005382:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2200      	movs	r2, #0
 8005388:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	2201      	movs	r2, #1
 800538e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8005390:	2300      	movs	r3, #0
}
 8005392:	4618      	mov	r0, r3
 8005394:	3708      	adds	r7, #8
 8005396:	46bd      	mov	sp, r7
 8005398:	bd80      	pop	{r7, pc}

0800539a <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800539a:	b480      	push	{r7}
 800539c:	b089      	sub	sp, #36	@ 0x24
 800539e:	af00      	add	r7, sp, #0
 80053a0:	60f8      	str	r0, [r7, #12]
 80053a2:	60b9      	str	r1, [r7, #8]
 80053a4:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80053a6:	2300      	movs	r3, #0
 80053a8:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d002      	beq.n	80053b6 <HAL_DAC_ConfigChannel+0x1c>
 80053b0:	68bb      	ldr	r3, [r7, #8]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d101      	bne.n	80053ba <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 80053b6:	2301      	movs	r3, #1
 80053b8:	e042      	b.n	8005440 <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	795b      	ldrb	r3, [r3, #5]
 80053be:	2b01      	cmp	r3, #1
 80053c0:	d101      	bne.n	80053c6 <HAL_DAC_ConfigChannel+0x2c>
 80053c2:	2302      	movs	r3, #2
 80053c4:	e03c      	b.n	8005440 <HAL_DAC_ConfigChannel+0xa6>
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	2201      	movs	r2, #1
 80053ca:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	2202      	movs	r2, #2
 80053d0:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	f003 0310 	and.w	r3, r3, #16
 80053e0:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80053e4:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 80053e8:	43db      	mvns	r3, r3
 80053ea:	69ba      	ldr	r2, [r7, #24]
 80053ec:	4013      	ands	r3, r2
 80053ee:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80053f0:	68bb      	ldr	r3, [r7, #8]
 80053f2:	681a      	ldr	r2, [r3, #0]
 80053f4:	68bb      	ldr	r3, [r7, #8]
 80053f6:	685b      	ldr	r3, [r3, #4]
 80053f8:	4313      	orrs	r3, r2
 80053fa:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	f003 0310 	and.w	r3, r3, #16
 8005402:	697a      	ldr	r2, [r7, #20]
 8005404:	fa02 f303 	lsl.w	r3, r2, r3
 8005408:	69ba      	ldr	r2, [r7, #24]
 800540a:	4313      	orrs	r3, r2
 800540c:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	69ba      	ldr	r2, [r7, #24]
 8005414:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	6819      	ldr	r1, [r3, #0]
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	f003 0310 	and.w	r3, r3, #16
 8005422:	22c0      	movs	r2, #192	@ 0xc0
 8005424:	fa02 f303 	lsl.w	r3, r2, r3
 8005428:	43da      	mvns	r2, r3
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	400a      	ands	r2, r1
 8005430:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	2201      	movs	r2, #1
 8005436:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	2200      	movs	r2, #0
 800543c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 800543e:	7ffb      	ldrb	r3, [r7, #31]
}
 8005440:	4618      	mov	r0, r3
 8005442:	3724      	adds	r7, #36	@ 0x24
 8005444:	46bd      	mov	sp, r7
 8005446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800544a:	4770      	bx	lr

0800544c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800544c:	b580      	push	{r7, lr}
 800544e:	b086      	sub	sp, #24
 8005450:	af00      	add	r7, sp, #0
 8005452:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005454:	2300      	movs	r3, #0
 8005456:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005458:	f7ff fbbe 	bl	8004bd8 <HAL_GetTick>
 800545c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	2b00      	cmp	r3, #0
 8005462:	d101      	bne.n	8005468 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005464:	2301      	movs	r3, #1
 8005466:	e099      	b.n	800559c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2202      	movs	r2, #2
 800546c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2200      	movs	r2, #0
 8005474:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	681a      	ldr	r2, [r3, #0]
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f022 0201 	bic.w	r2, r2, #1
 8005486:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005488:	e00f      	b.n	80054aa <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800548a:	f7ff fba5 	bl	8004bd8 <HAL_GetTick>
 800548e:	4602      	mov	r2, r0
 8005490:	693b      	ldr	r3, [r7, #16]
 8005492:	1ad3      	subs	r3, r2, r3
 8005494:	2b05      	cmp	r3, #5
 8005496:	d908      	bls.n	80054aa <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2220      	movs	r2, #32
 800549c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	2203      	movs	r2, #3
 80054a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80054a6:	2303      	movs	r3, #3
 80054a8:	e078      	b.n	800559c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f003 0301 	and.w	r3, r3, #1
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d1e8      	bne.n	800548a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80054c0:	697a      	ldr	r2, [r7, #20]
 80054c2:	4b38      	ldr	r3, [pc, #224]	@ (80055a4 <HAL_DMA_Init+0x158>)
 80054c4:	4013      	ands	r3, r2
 80054c6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	685a      	ldr	r2, [r3, #4]
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	689b      	ldr	r3, [r3, #8]
 80054d0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80054d6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	691b      	ldr	r3, [r3, #16]
 80054dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80054e2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	699b      	ldr	r3, [r3, #24]
 80054e8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80054ee:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	6a1b      	ldr	r3, [r3, #32]
 80054f4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80054f6:	697a      	ldr	r2, [r7, #20]
 80054f8:	4313      	orrs	r3, r2
 80054fa:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005500:	2b04      	cmp	r3, #4
 8005502:	d107      	bne.n	8005514 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800550c:	4313      	orrs	r3, r2
 800550e:	697a      	ldr	r2, [r7, #20]
 8005510:	4313      	orrs	r3, r2
 8005512:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	697a      	ldr	r2, [r7, #20]
 800551a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	695b      	ldr	r3, [r3, #20]
 8005522:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005524:	697b      	ldr	r3, [r7, #20]
 8005526:	f023 0307 	bic.w	r3, r3, #7
 800552a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005530:	697a      	ldr	r2, [r7, #20]
 8005532:	4313      	orrs	r3, r2
 8005534:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800553a:	2b04      	cmp	r3, #4
 800553c:	d117      	bne.n	800556e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005542:	697a      	ldr	r2, [r7, #20]
 8005544:	4313      	orrs	r3, r2
 8005546:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800554c:	2b00      	cmp	r3, #0
 800554e:	d00e      	beq.n	800556e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005550:	6878      	ldr	r0, [r7, #4]
 8005552:	f000 fa7b 	bl	8005a4c <DMA_CheckFifoParam>
 8005556:	4603      	mov	r3, r0
 8005558:	2b00      	cmp	r3, #0
 800555a:	d008      	beq.n	800556e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2240      	movs	r2, #64	@ 0x40
 8005560:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	2201      	movs	r2, #1
 8005566:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800556a:	2301      	movs	r3, #1
 800556c:	e016      	b.n	800559c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	697a      	ldr	r2, [r7, #20]
 8005574:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005576:	6878      	ldr	r0, [r7, #4]
 8005578:	f000 fa32 	bl	80059e0 <DMA_CalcBaseAndBitshift>
 800557c:	4603      	mov	r3, r0
 800557e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005584:	223f      	movs	r2, #63	@ 0x3f
 8005586:	409a      	lsls	r2, r3
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2200      	movs	r2, #0
 8005590:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	2201      	movs	r2, #1
 8005596:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800559a:	2300      	movs	r3, #0
}
 800559c:	4618      	mov	r0, r3
 800559e:	3718      	adds	r7, #24
 80055a0:	46bd      	mov	sp, r7
 80055a2:	bd80      	pop	{r7, pc}
 80055a4:	f010803f 	.word	0xf010803f

080055a8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b084      	sub	sp, #16
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055b4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80055b6:	f7ff fb0f 	bl	8004bd8 <HAL_GetTick>
 80055ba:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80055c2:	b2db      	uxtb	r3, r3
 80055c4:	2b02      	cmp	r3, #2
 80055c6:	d008      	beq.n	80055da <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2280      	movs	r2, #128	@ 0x80
 80055cc:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2200      	movs	r2, #0
 80055d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80055d6:	2301      	movs	r3, #1
 80055d8:	e052      	b.n	8005680 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	681a      	ldr	r2, [r3, #0]
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	f022 0216 	bic.w	r2, r2, #22
 80055e8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	695a      	ldr	r2, [r3, #20]
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80055f8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d103      	bne.n	800560a <HAL_DMA_Abort+0x62>
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005606:	2b00      	cmp	r3, #0
 8005608:	d007      	beq.n	800561a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	681a      	ldr	r2, [r3, #0]
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f022 0208 	bic.w	r2, r2, #8
 8005618:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	681a      	ldr	r2, [r3, #0]
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f022 0201 	bic.w	r2, r2, #1
 8005628:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800562a:	e013      	b.n	8005654 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800562c:	f7ff fad4 	bl	8004bd8 <HAL_GetTick>
 8005630:	4602      	mov	r2, r0
 8005632:	68bb      	ldr	r3, [r7, #8]
 8005634:	1ad3      	subs	r3, r2, r3
 8005636:	2b05      	cmp	r3, #5
 8005638:	d90c      	bls.n	8005654 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	2220      	movs	r2, #32
 800563e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2203      	movs	r2, #3
 8005644:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2200      	movs	r2, #0
 800564c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8005650:	2303      	movs	r3, #3
 8005652:	e015      	b.n	8005680 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f003 0301 	and.w	r3, r3, #1
 800565e:	2b00      	cmp	r3, #0
 8005660:	d1e4      	bne.n	800562c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005666:	223f      	movs	r2, #63	@ 0x3f
 8005668:	409a      	lsls	r2, r3
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	2201      	movs	r2, #1
 8005672:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	2200      	movs	r2, #0
 800567a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800567e:	2300      	movs	r3, #0
}
 8005680:	4618      	mov	r0, r3
 8005682:	3710      	adds	r7, #16
 8005684:	46bd      	mov	sp, r7
 8005686:	bd80      	pop	{r7, pc}

08005688 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005688:	b480      	push	{r7}
 800568a:	b083      	sub	sp, #12
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005696:	b2db      	uxtb	r3, r3
 8005698:	2b02      	cmp	r3, #2
 800569a:	d004      	beq.n	80056a6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2280      	movs	r2, #128	@ 0x80
 80056a0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80056a2:	2301      	movs	r3, #1
 80056a4:	e00c      	b.n	80056c0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	2205      	movs	r2, #5
 80056aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	681a      	ldr	r2, [r3, #0]
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f022 0201 	bic.w	r2, r2, #1
 80056bc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80056be:	2300      	movs	r3, #0
}
 80056c0:	4618      	mov	r0, r3
 80056c2:	370c      	adds	r7, #12
 80056c4:	46bd      	mov	sp, r7
 80056c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ca:	4770      	bx	lr

080056cc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80056cc:	b580      	push	{r7, lr}
 80056ce:	b086      	sub	sp, #24
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80056d4:	2300      	movs	r3, #0
 80056d6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80056d8:	4b8e      	ldr	r3, [pc, #568]	@ (8005914 <HAL_DMA_IRQHandler+0x248>)
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	4a8e      	ldr	r2, [pc, #568]	@ (8005918 <HAL_DMA_IRQHandler+0x24c>)
 80056de:	fba2 2303 	umull	r2, r3, r2, r3
 80056e2:	0a9b      	lsrs	r3, r3, #10
 80056e4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056ea:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80056ec:	693b      	ldr	r3, [r7, #16]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80056f6:	2208      	movs	r2, #8
 80056f8:	409a      	lsls	r2, r3
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	4013      	ands	r3, r2
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d01a      	beq.n	8005738 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	f003 0304 	and.w	r3, r3, #4
 800570c:	2b00      	cmp	r3, #0
 800570e:	d013      	beq.n	8005738 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	681a      	ldr	r2, [r3, #0]
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f022 0204 	bic.w	r2, r2, #4
 800571e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005724:	2208      	movs	r2, #8
 8005726:	409a      	lsls	r2, r3
 8005728:	693b      	ldr	r3, [r7, #16]
 800572a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005730:	f043 0201 	orr.w	r2, r3, #1
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800573c:	2201      	movs	r2, #1
 800573e:	409a      	lsls	r2, r3
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	4013      	ands	r3, r2
 8005744:	2b00      	cmp	r3, #0
 8005746:	d012      	beq.n	800576e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	695b      	ldr	r3, [r3, #20]
 800574e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005752:	2b00      	cmp	r3, #0
 8005754:	d00b      	beq.n	800576e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800575a:	2201      	movs	r2, #1
 800575c:	409a      	lsls	r2, r3
 800575e:	693b      	ldr	r3, [r7, #16]
 8005760:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005766:	f043 0202 	orr.w	r2, r3, #2
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005772:	2204      	movs	r2, #4
 8005774:	409a      	lsls	r2, r3
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	4013      	ands	r3, r2
 800577a:	2b00      	cmp	r3, #0
 800577c:	d012      	beq.n	80057a4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f003 0302 	and.w	r3, r3, #2
 8005788:	2b00      	cmp	r3, #0
 800578a:	d00b      	beq.n	80057a4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005790:	2204      	movs	r2, #4
 8005792:	409a      	lsls	r2, r3
 8005794:	693b      	ldr	r3, [r7, #16]
 8005796:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800579c:	f043 0204 	orr.w	r2, r3, #4
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057a8:	2210      	movs	r2, #16
 80057aa:	409a      	lsls	r2, r3
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	4013      	ands	r3, r2
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d043      	beq.n	800583c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	f003 0308 	and.w	r3, r3, #8
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d03c      	beq.n	800583c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80057c6:	2210      	movs	r2, #16
 80057c8:	409a      	lsls	r2, r3
 80057ca:	693b      	ldr	r3, [r7, #16]
 80057cc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d018      	beq.n	800580e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d108      	bne.n	80057fc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d024      	beq.n	800583c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057f6:	6878      	ldr	r0, [r7, #4]
 80057f8:	4798      	blx	r3
 80057fa:	e01f      	b.n	800583c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005800:	2b00      	cmp	r3, #0
 8005802:	d01b      	beq.n	800583c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005808:	6878      	ldr	r0, [r7, #4]
 800580a:	4798      	blx	r3
 800580c:	e016      	b.n	800583c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005818:	2b00      	cmp	r3, #0
 800581a:	d107      	bne.n	800582c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	681a      	ldr	r2, [r3, #0]
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f022 0208 	bic.w	r2, r2, #8
 800582a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005830:	2b00      	cmp	r3, #0
 8005832:	d003      	beq.n	800583c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005838:	6878      	ldr	r0, [r7, #4]
 800583a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005840:	2220      	movs	r2, #32
 8005842:	409a      	lsls	r2, r3
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	4013      	ands	r3, r2
 8005848:	2b00      	cmp	r3, #0
 800584a:	f000 808f 	beq.w	800596c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f003 0310 	and.w	r3, r3, #16
 8005858:	2b00      	cmp	r3, #0
 800585a:	f000 8087 	beq.w	800596c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005862:	2220      	movs	r2, #32
 8005864:	409a      	lsls	r2, r3
 8005866:	693b      	ldr	r3, [r7, #16]
 8005868:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005870:	b2db      	uxtb	r3, r3
 8005872:	2b05      	cmp	r3, #5
 8005874:	d136      	bne.n	80058e4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	681a      	ldr	r2, [r3, #0]
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	f022 0216 	bic.w	r2, r2, #22
 8005884:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	695a      	ldr	r2, [r3, #20]
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005894:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800589a:	2b00      	cmp	r3, #0
 800589c:	d103      	bne.n	80058a6 <HAL_DMA_IRQHandler+0x1da>
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d007      	beq.n	80058b6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	681a      	ldr	r2, [r3, #0]
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f022 0208 	bic.w	r2, r2, #8
 80058b4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058ba:	223f      	movs	r2, #63	@ 0x3f
 80058bc:	409a      	lsls	r2, r3
 80058be:	693b      	ldr	r3, [r7, #16]
 80058c0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	2201      	movs	r2, #1
 80058c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	2200      	movs	r2, #0
 80058ce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d07e      	beq.n	80059d8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80058de:	6878      	ldr	r0, [r7, #4]
 80058e0:	4798      	blx	r3
        }
        return;
 80058e2:	e079      	b.n	80059d8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d01d      	beq.n	800592e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d10d      	bne.n	800591c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005904:	2b00      	cmp	r3, #0
 8005906:	d031      	beq.n	800596c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800590c:	6878      	ldr	r0, [r7, #4]
 800590e:	4798      	blx	r3
 8005910:	e02c      	b.n	800596c <HAL_DMA_IRQHandler+0x2a0>
 8005912:	bf00      	nop
 8005914:	20000014 	.word	0x20000014
 8005918:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005920:	2b00      	cmp	r3, #0
 8005922:	d023      	beq.n	800596c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005928:	6878      	ldr	r0, [r7, #4]
 800592a:	4798      	blx	r3
 800592c:	e01e      	b.n	800596c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005938:	2b00      	cmp	r3, #0
 800593a:	d10f      	bne.n	800595c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	681a      	ldr	r2, [r3, #0]
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f022 0210 	bic.w	r2, r2, #16
 800594a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2201      	movs	r2, #1
 8005950:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2200      	movs	r2, #0
 8005958:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005960:	2b00      	cmp	r3, #0
 8005962:	d003      	beq.n	800596c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005968:	6878      	ldr	r0, [r7, #4]
 800596a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005970:	2b00      	cmp	r3, #0
 8005972:	d032      	beq.n	80059da <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005978:	f003 0301 	and.w	r3, r3, #1
 800597c:	2b00      	cmp	r3, #0
 800597e:	d022      	beq.n	80059c6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2205      	movs	r2, #5
 8005984:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	681a      	ldr	r2, [r3, #0]
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f022 0201 	bic.w	r2, r2, #1
 8005996:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005998:	68bb      	ldr	r3, [r7, #8]
 800599a:	3301      	adds	r3, #1
 800599c:	60bb      	str	r3, [r7, #8]
 800599e:	697a      	ldr	r2, [r7, #20]
 80059a0:	429a      	cmp	r2, r3
 80059a2:	d307      	bcc.n	80059b4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f003 0301 	and.w	r3, r3, #1
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d1f2      	bne.n	8005998 <HAL_DMA_IRQHandler+0x2cc>
 80059b2:	e000      	b.n	80059b6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80059b4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	2201      	movs	r2, #1
 80059ba:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	2200      	movs	r2, #0
 80059c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d005      	beq.n	80059da <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80059d2:	6878      	ldr	r0, [r7, #4]
 80059d4:	4798      	blx	r3
 80059d6:	e000      	b.n	80059da <HAL_DMA_IRQHandler+0x30e>
        return;
 80059d8:	bf00      	nop
    }
  }
}
 80059da:	3718      	adds	r7, #24
 80059dc:	46bd      	mov	sp, r7
 80059de:	bd80      	pop	{r7, pc}

080059e0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80059e0:	b480      	push	{r7}
 80059e2:	b085      	sub	sp, #20
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	b2db      	uxtb	r3, r3
 80059ee:	3b10      	subs	r3, #16
 80059f0:	4a14      	ldr	r2, [pc, #80]	@ (8005a44 <DMA_CalcBaseAndBitshift+0x64>)
 80059f2:	fba2 2303 	umull	r2, r3, r2, r3
 80059f6:	091b      	lsrs	r3, r3, #4
 80059f8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80059fa:	4a13      	ldr	r2, [pc, #76]	@ (8005a48 <DMA_CalcBaseAndBitshift+0x68>)
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	4413      	add	r3, r2
 8005a00:	781b      	ldrb	r3, [r3, #0]
 8005a02:	461a      	mov	r2, r3
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	2b03      	cmp	r3, #3
 8005a0c:	d909      	bls.n	8005a22 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8005a16:	f023 0303 	bic.w	r3, r3, #3
 8005a1a:	1d1a      	adds	r2, r3, #4
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	659a      	str	r2, [r3, #88]	@ 0x58
 8005a20:	e007      	b.n	8005a32 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8005a2a:	f023 0303 	bic.w	r3, r3, #3
 8005a2e:	687a      	ldr	r2, [r7, #4]
 8005a30:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8005a36:	4618      	mov	r0, r3
 8005a38:	3714      	adds	r7, #20
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a40:	4770      	bx	lr
 8005a42:	bf00      	nop
 8005a44:	aaaaaaab 	.word	0xaaaaaaab
 8005a48:	0800f424 	.word	0x0800f424

08005a4c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005a4c:	b480      	push	{r7}
 8005a4e:	b085      	sub	sp, #20
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005a54:	2300      	movs	r3, #0
 8005a56:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a5c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	699b      	ldr	r3, [r3, #24]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d11f      	bne.n	8005aa6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8005a66:	68bb      	ldr	r3, [r7, #8]
 8005a68:	2b03      	cmp	r3, #3
 8005a6a:	d856      	bhi.n	8005b1a <DMA_CheckFifoParam+0xce>
 8005a6c:	a201      	add	r2, pc, #4	@ (adr r2, 8005a74 <DMA_CheckFifoParam+0x28>)
 8005a6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a72:	bf00      	nop
 8005a74:	08005a85 	.word	0x08005a85
 8005a78:	08005a97 	.word	0x08005a97
 8005a7c:	08005a85 	.word	0x08005a85
 8005a80:	08005b1b 	.word	0x08005b1b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a88:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d046      	beq.n	8005b1e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8005a90:	2301      	movs	r3, #1
 8005a92:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005a94:	e043      	b.n	8005b1e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a9a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005a9e:	d140      	bne.n	8005b22 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005aa0:	2301      	movs	r3, #1
 8005aa2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005aa4:	e03d      	b.n	8005b22 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	699b      	ldr	r3, [r3, #24]
 8005aaa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005aae:	d121      	bne.n	8005af4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005ab0:	68bb      	ldr	r3, [r7, #8]
 8005ab2:	2b03      	cmp	r3, #3
 8005ab4:	d837      	bhi.n	8005b26 <DMA_CheckFifoParam+0xda>
 8005ab6:	a201      	add	r2, pc, #4	@ (adr r2, 8005abc <DMA_CheckFifoParam+0x70>)
 8005ab8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005abc:	08005acd 	.word	0x08005acd
 8005ac0:	08005ad3 	.word	0x08005ad3
 8005ac4:	08005acd 	.word	0x08005acd
 8005ac8:	08005ae5 	.word	0x08005ae5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005acc:	2301      	movs	r3, #1
 8005ace:	73fb      	strb	r3, [r7, #15]
      break;
 8005ad0:	e030      	b.n	8005b34 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ad6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d025      	beq.n	8005b2a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005ade:	2301      	movs	r3, #1
 8005ae0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005ae2:	e022      	b.n	8005b2a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ae8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005aec:	d11f      	bne.n	8005b2e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005aee:	2301      	movs	r3, #1
 8005af0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8005af2:	e01c      	b.n	8005b2e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8005af4:	68bb      	ldr	r3, [r7, #8]
 8005af6:	2b02      	cmp	r3, #2
 8005af8:	d903      	bls.n	8005b02 <DMA_CheckFifoParam+0xb6>
 8005afa:	68bb      	ldr	r3, [r7, #8]
 8005afc:	2b03      	cmp	r3, #3
 8005afe:	d003      	beq.n	8005b08 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005b00:	e018      	b.n	8005b34 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8005b02:	2301      	movs	r3, #1
 8005b04:	73fb      	strb	r3, [r7, #15]
      break;
 8005b06:	e015      	b.n	8005b34 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b0c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d00e      	beq.n	8005b32 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8005b14:	2301      	movs	r3, #1
 8005b16:	73fb      	strb	r3, [r7, #15]
      break;
 8005b18:	e00b      	b.n	8005b32 <DMA_CheckFifoParam+0xe6>
      break;
 8005b1a:	bf00      	nop
 8005b1c:	e00a      	b.n	8005b34 <DMA_CheckFifoParam+0xe8>
      break;
 8005b1e:	bf00      	nop
 8005b20:	e008      	b.n	8005b34 <DMA_CheckFifoParam+0xe8>
      break;
 8005b22:	bf00      	nop
 8005b24:	e006      	b.n	8005b34 <DMA_CheckFifoParam+0xe8>
      break;
 8005b26:	bf00      	nop
 8005b28:	e004      	b.n	8005b34 <DMA_CheckFifoParam+0xe8>
      break;
 8005b2a:	bf00      	nop
 8005b2c:	e002      	b.n	8005b34 <DMA_CheckFifoParam+0xe8>
      break;   
 8005b2e:	bf00      	nop
 8005b30:	e000      	b.n	8005b34 <DMA_CheckFifoParam+0xe8>
      break;
 8005b32:	bf00      	nop
    }
  } 
  
  return status; 
 8005b34:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b36:	4618      	mov	r0, r3
 8005b38:	3714      	adds	r7, #20
 8005b3a:	46bd      	mov	sp, r7
 8005b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b40:	4770      	bx	lr
 8005b42:	bf00      	nop

08005b44 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005b44:	b480      	push	{r7}
 8005b46:	b089      	sub	sp, #36	@ 0x24
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]
 8005b4c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005b4e:	2300      	movs	r3, #0
 8005b50:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8005b52:	2300      	movs	r3, #0
 8005b54:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005b56:	2300      	movs	r3, #0
 8005b58:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005b5a:	2300      	movs	r3, #0
 8005b5c:	61fb      	str	r3, [r7, #28]
 8005b5e:	e177      	b.n	8005e50 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005b60:	2201      	movs	r2, #1
 8005b62:	69fb      	ldr	r3, [r7, #28]
 8005b64:	fa02 f303 	lsl.w	r3, r2, r3
 8005b68:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005b6a:	683b      	ldr	r3, [r7, #0]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	697a      	ldr	r2, [r7, #20]
 8005b70:	4013      	ands	r3, r2
 8005b72:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005b74:	693a      	ldr	r2, [r7, #16]
 8005b76:	697b      	ldr	r3, [r7, #20]
 8005b78:	429a      	cmp	r2, r3
 8005b7a:	f040 8166 	bne.w	8005e4a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005b7e:	683b      	ldr	r3, [r7, #0]
 8005b80:	685b      	ldr	r3, [r3, #4]
 8005b82:	f003 0303 	and.w	r3, r3, #3
 8005b86:	2b01      	cmp	r3, #1
 8005b88:	d005      	beq.n	8005b96 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	685b      	ldr	r3, [r3, #4]
 8005b8e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005b92:	2b02      	cmp	r3, #2
 8005b94:	d130      	bne.n	8005bf8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	689b      	ldr	r3, [r3, #8]
 8005b9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005b9c:	69fb      	ldr	r3, [r7, #28]
 8005b9e:	005b      	lsls	r3, r3, #1
 8005ba0:	2203      	movs	r2, #3
 8005ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ba6:	43db      	mvns	r3, r3
 8005ba8:	69ba      	ldr	r2, [r7, #24]
 8005baa:	4013      	ands	r3, r2
 8005bac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005bae:	683b      	ldr	r3, [r7, #0]
 8005bb0:	68da      	ldr	r2, [r3, #12]
 8005bb2:	69fb      	ldr	r3, [r7, #28]
 8005bb4:	005b      	lsls	r3, r3, #1
 8005bb6:	fa02 f303 	lsl.w	r3, r2, r3
 8005bba:	69ba      	ldr	r2, [r7, #24]
 8005bbc:	4313      	orrs	r3, r2
 8005bbe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	69ba      	ldr	r2, [r7, #24]
 8005bc4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	685b      	ldr	r3, [r3, #4]
 8005bca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005bcc:	2201      	movs	r2, #1
 8005bce:	69fb      	ldr	r3, [r7, #28]
 8005bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8005bd4:	43db      	mvns	r3, r3
 8005bd6:	69ba      	ldr	r2, [r7, #24]
 8005bd8:	4013      	ands	r3, r2
 8005bda:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005bdc:	683b      	ldr	r3, [r7, #0]
 8005bde:	685b      	ldr	r3, [r3, #4]
 8005be0:	091b      	lsrs	r3, r3, #4
 8005be2:	f003 0201 	and.w	r2, r3, #1
 8005be6:	69fb      	ldr	r3, [r7, #28]
 8005be8:	fa02 f303 	lsl.w	r3, r2, r3
 8005bec:	69ba      	ldr	r2, [r7, #24]
 8005bee:	4313      	orrs	r3, r2
 8005bf0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	69ba      	ldr	r2, [r7, #24]
 8005bf6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005bf8:	683b      	ldr	r3, [r7, #0]
 8005bfa:	685b      	ldr	r3, [r3, #4]
 8005bfc:	f003 0303 	and.w	r3, r3, #3
 8005c00:	2b03      	cmp	r3, #3
 8005c02:	d017      	beq.n	8005c34 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	68db      	ldr	r3, [r3, #12]
 8005c08:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005c0a:	69fb      	ldr	r3, [r7, #28]
 8005c0c:	005b      	lsls	r3, r3, #1
 8005c0e:	2203      	movs	r2, #3
 8005c10:	fa02 f303 	lsl.w	r3, r2, r3
 8005c14:	43db      	mvns	r3, r3
 8005c16:	69ba      	ldr	r2, [r7, #24]
 8005c18:	4013      	ands	r3, r2
 8005c1a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	689a      	ldr	r2, [r3, #8]
 8005c20:	69fb      	ldr	r3, [r7, #28]
 8005c22:	005b      	lsls	r3, r3, #1
 8005c24:	fa02 f303 	lsl.w	r3, r2, r3
 8005c28:	69ba      	ldr	r2, [r7, #24]
 8005c2a:	4313      	orrs	r3, r2
 8005c2c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	69ba      	ldr	r2, [r7, #24]
 8005c32:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	685b      	ldr	r3, [r3, #4]
 8005c38:	f003 0303 	and.w	r3, r3, #3
 8005c3c:	2b02      	cmp	r3, #2
 8005c3e:	d123      	bne.n	8005c88 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005c40:	69fb      	ldr	r3, [r7, #28]
 8005c42:	08da      	lsrs	r2, r3, #3
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	3208      	adds	r2, #8
 8005c48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c4c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005c4e:	69fb      	ldr	r3, [r7, #28]
 8005c50:	f003 0307 	and.w	r3, r3, #7
 8005c54:	009b      	lsls	r3, r3, #2
 8005c56:	220f      	movs	r2, #15
 8005c58:	fa02 f303 	lsl.w	r3, r2, r3
 8005c5c:	43db      	mvns	r3, r3
 8005c5e:	69ba      	ldr	r2, [r7, #24]
 8005c60:	4013      	ands	r3, r2
 8005c62:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005c64:	683b      	ldr	r3, [r7, #0]
 8005c66:	691a      	ldr	r2, [r3, #16]
 8005c68:	69fb      	ldr	r3, [r7, #28]
 8005c6a:	f003 0307 	and.w	r3, r3, #7
 8005c6e:	009b      	lsls	r3, r3, #2
 8005c70:	fa02 f303 	lsl.w	r3, r2, r3
 8005c74:	69ba      	ldr	r2, [r7, #24]
 8005c76:	4313      	orrs	r3, r2
 8005c78:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005c7a:	69fb      	ldr	r3, [r7, #28]
 8005c7c:	08da      	lsrs	r2, r3, #3
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	3208      	adds	r2, #8
 8005c82:	69b9      	ldr	r1, [r7, #24]
 8005c84:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005c8e:	69fb      	ldr	r3, [r7, #28]
 8005c90:	005b      	lsls	r3, r3, #1
 8005c92:	2203      	movs	r2, #3
 8005c94:	fa02 f303 	lsl.w	r3, r2, r3
 8005c98:	43db      	mvns	r3, r3
 8005c9a:	69ba      	ldr	r2, [r7, #24]
 8005c9c:	4013      	ands	r3, r2
 8005c9e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005ca0:	683b      	ldr	r3, [r7, #0]
 8005ca2:	685b      	ldr	r3, [r3, #4]
 8005ca4:	f003 0203 	and.w	r2, r3, #3
 8005ca8:	69fb      	ldr	r3, [r7, #28]
 8005caa:	005b      	lsls	r3, r3, #1
 8005cac:	fa02 f303 	lsl.w	r3, r2, r3
 8005cb0:	69ba      	ldr	r2, [r7, #24]
 8005cb2:	4313      	orrs	r3, r2
 8005cb4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	69ba      	ldr	r2, [r7, #24]
 8005cba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005cbc:	683b      	ldr	r3, [r7, #0]
 8005cbe:	685b      	ldr	r3, [r3, #4]
 8005cc0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	f000 80c0 	beq.w	8005e4a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005cca:	2300      	movs	r3, #0
 8005ccc:	60fb      	str	r3, [r7, #12]
 8005cce:	4b66      	ldr	r3, [pc, #408]	@ (8005e68 <HAL_GPIO_Init+0x324>)
 8005cd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005cd2:	4a65      	ldr	r2, [pc, #404]	@ (8005e68 <HAL_GPIO_Init+0x324>)
 8005cd4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005cd8:	6453      	str	r3, [r2, #68]	@ 0x44
 8005cda:	4b63      	ldr	r3, [pc, #396]	@ (8005e68 <HAL_GPIO_Init+0x324>)
 8005cdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005cde:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005ce2:	60fb      	str	r3, [r7, #12]
 8005ce4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005ce6:	4a61      	ldr	r2, [pc, #388]	@ (8005e6c <HAL_GPIO_Init+0x328>)
 8005ce8:	69fb      	ldr	r3, [r7, #28]
 8005cea:	089b      	lsrs	r3, r3, #2
 8005cec:	3302      	adds	r3, #2
 8005cee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005cf2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005cf4:	69fb      	ldr	r3, [r7, #28]
 8005cf6:	f003 0303 	and.w	r3, r3, #3
 8005cfa:	009b      	lsls	r3, r3, #2
 8005cfc:	220f      	movs	r2, #15
 8005cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8005d02:	43db      	mvns	r3, r3
 8005d04:	69ba      	ldr	r2, [r7, #24]
 8005d06:	4013      	ands	r3, r2
 8005d08:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	4a58      	ldr	r2, [pc, #352]	@ (8005e70 <HAL_GPIO_Init+0x32c>)
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d037      	beq.n	8005d82 <HAL_GPIO_Init+0x23e>
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	4a57      	ldr	r2, [pc, #348]	@ (8005e74 <HAL_GPIO_Init+0x330>)
 8005d16:	4293      	cmp	r3, r2
 8005d18:	d031      	beq.n	8005d7e <HAL_GPIO_Init+0x23a>
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	4a56      	ldr	r2, [pc, #344]	@ (8005e78 <HAL_GPIO_Init+0x334>)
 8005d1e:	4293      	cmp	r3, r2
 8005d20:	d02b      	beq.n	8005d7a <HAL_GPIO_Init+0x236>
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	4a55      	ldr	r2, [pc, #340]	@ (8005e7c <HAL_GPIO_Init+0x338>)
 8005d26:	4293      	cmp	r3, r2
 8005d28:	d025      	beq.n	8005d76 <HAL_GPIO_Init+0x232>
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	4a54      	ldr	r2, [pc, #336]	@ (8005e80 <HAL_GPIO_Init+0x33c>)
 8005d2e:	4293      	cmp	r3, r2
 8005d30:	d01f      	beq.n	8005d72 <HAL_GPIO_Init+0x22e>
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	4a53      	ldr	r2, [pc, #332]	@ (8005e84 <HAL_GPIO_Init+0x340>)
 8005d36:	4293      	cmp	r3, r2
 8005d38:	d019      	beq.n	8005d6e <HAL_GPIO_Init+0x22a>
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	4a52      	ldr	r2, [pc, #328]	@ (8005e88 <HAL_GPIO_Init+0x344>)
 8005d3e:	4293      	cmp	r3, r2
 8005d40:	d013      	beq.n	8005d6a <HAL_GPIO_Init+0x226>
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	4a51      	ldr	r2, [pc, #324]	@ (8005e8c <HAL_GPIO_Init+0x348>)
 8005d46:	4293      	cmp	r3, r2
 8005d48:	d00d      	beq.n	8005d66 <HAL_GPIO_Init+0x222>
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	4a50      	ldr	r2, [pc, #320]	@ (8005e90 <HAL_GPIO_Init+0x34c>)
 8005d4e:	4293      	cmp	r3, r2
 8005d50:	d007      	beq.n	8005d62 <HAL_GPIO_Init+0x21e>
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	4a4f      	ldr	r2, [pc, #316]	@ (8005e94 <HAL_GPIO_Init+0x350>)
 8005d56:	4293      	cmp	r3, r2
 8005d58:	d101      	bne.n	8005d5e <HAL_GPIO_Init+0x21a>
 8005d5a:	2309      	movs	r3, #9
 8005d5c:	e012      	b.n	8005d84 <HAL_GPIO_Init+0x240>
 8005d5e:	230a      	movs	r3, #10
 8005d60:	e010      	b.n	8005d84 <HAL_GPIO_Init+0x240>
 8005d62:	2308      	movs	r3, #8
 8005d64:	e00e      	b.n	8005d84 <HAL_GPIO_Init+0x240>
 8005d66:	2307      	movs	r3, #7
 8005d68:	e00c      	b.n	8005d84 <HAL_GPIO_Init+0x240>
 8005d6a:	2306      	movs	r3, #6
 8005d6c:	e00a      	b.n	8005d84 <HAL_GPIO_Init+0x240>
 8005d6e:	2305      	movs	r3, #5
 8005d70:	e008      	b.n	8005d84 <HAL_GPIO_Init+0x240>
 8005d72:	2304      	movs	r3, #4
 8005d74:	e006      	b.n	8005d84 <HAL_GPIO_Init+0x240>
 8005d76:	2303      	movs	r3, #3
 8005d78:	e004      	b.n	8005d84 <HAL_GPIO_Init+0x240>
 8005d7a:	2302      	movs	r3, #2
 8005d7c:	e002      	b.n	8005d84 <HAL_GPIO_Init+0x240>
 8005d7e:	2301      	movs	r3, #1
 8005d80:	e000      	b.n	8005d84 <HAL_GPIO_Init+0x240>
 8005d82:	2300      	movs	r3, #0
 8005d84:	69fa      	ldr	r2, [r7, #28]
 8005d86:	f002 0203 	and.w	r2, r2, #3
 8005d8a:	0092      	lsls	r2, r2, #2
 8005d8c:	4093      	lsls	r3, r2
 8005d8e:	69ba      	ldr	r2, [r7, #24]
 8005d90:	4313      	orrs	r3, r2
 8005d92:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005d94:	4935      	ldr	r1, [pc, #212]	@ (8005e6c <HAL_GPIO_Init+0x328>)
 8005d96:	69fb      	ldr	r3, [r7, #28]
 8005d98:	089b      	lsrs	r3, r3, #2
 8005d9a:	3302      	adds	r3, #2
 8005d9c:	69ba      	ldr	r2, [r7, #24]
 8005d9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005da2:	4b3d      	ldr	r3, [pc, #244]	@ (8005e98 <HAL_GPIO_Init+0x354>)
 8005da4:	689b      	ldr	r3, [r3, #8]
 8005da6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005da8:	693b      	ldr	r3, [r7, #16]
 8005daa:	43db      	mvns	r3, r3
 8005dac:	69ba      	ldr	r2, [r7, #24]
 8005dae:	4013      	ands	r3, r2
 8005db0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005db2:	683b      	ldr	r3, [r7, #0]
 8005db4:	685b      	ldr	r3, [r3, #4]
 8005db6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d003      	beq.n	8005dc6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8005dbe:	69ba      	ldr	r2, [r7, #24]
 8005dc0:	693b      	ldr	r3, [r7, #16]
 8005dc2:	4313      	orrs	r3, r2
 8005dc4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005dc6:	4a34      	ldr	r2, [pc, #208]	@ (8005e98 <HAL_GPIO_Init+0x354>)
 8005dc8:	69bb      	ldr	r3, [r7, #24]
 8005dca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005dcc:	4b32      	ldr	r3, [pc, #200]	@ (8005e98 <HAL_GPIO_Init+0x354>)
 8005dce:	68db      	ldr	r3, [r3, #12]
 8005dd0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005dd2:	693b      	ldr	r3, [r7, #16]
 8005dd4:	43db      	mvns	r3, r3
 8005dd6:	69ba      	ldr	r2, [r7, #24]
 8005dd8:	4013      	ands	r3, r2
 8005dda:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005ddc:	683b      	ldr	r3, [r7, #0]
 8005dde:	685b      	ldr	r3, [r3, #4]
 8005de0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d003      	beq.n	8005df0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005de8:	69ba      	ldr	r2, [r7, #24]
 8005dea:	693b      	ldr	r3, [r7, #16]
 8005dec:	4313      	orrs	r3, r2
 8005dee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005df0:	4a29      	ldr	r2, [pc, #164]	@ (8005e98 <HAL_GPIO_Init+0x354>)
 8005df2:	69bb      	ldr	r3, [r7, #24]
 8005df4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005df6:	4b28      	ldr	r3, [pc, #160]	@ (8005e98 <HAL_GPIO_Init+0x354>)
 8005df8:	685b      	ldr	r3, [r3, #4]
 8005dfa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005dfc:	693b      	ldr	r3, [r7, #16]
 8005dfe:	43db      	mvns	r3, r3
 8005e00:	69ba      	ldr	r2, [r7, #24]
 8005e02:	4013      	ands	r3, r2
 8005e04:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	685b      	ldr	r3, [r3, #4]
 8005e0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d003      	beq.n	8005e1a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8005e12:	69ba      	ldr	r2, [r7, #24]
 8005e14:	693b      	ldr	r3, [r7, #16]
 8005e16:	4313      	orrs	r3, r2
 8005e18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005e1a:	4a1f      	ldr	r2, [pc, #124]	@ (8005e98 <HAL_GPIO_Init+0x354>)
 8005e1c:	69bb      	ldr	r3, [r7, #24]
 8005e1e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005e20:	4b1d      	ldr	r3, [pc, #116]	@ (8005e98 <HAL_GPIO_Init+0x354>)
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005e26:	693b      	ldr	r3, [r7, #16]
 8005e28:	43db      	mvns	r3, r3
 8005e2a:	69ba      	ldr	r2, [r7, #24]
 8005e2c:	4013      	ands	r3, r2
 8005e2e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	685b      	ldr	r3, [r3, #4]
 8005e34:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d003      	beq.n	8005e44 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8005e3c:	69ba      	ldr	r2, [r7, #24]
 8005e3e:	693b      	ldr	r3, [r7, #16]
 8005e40:	4313      	orrs	r3, r2
 8005e42:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005e44:	4a14      	ldr	r2, [pc, #80]	@ (8005e98 <HAL_GPIO_Init+0x354>)
 8005e46:	69bb      	ldr	r3, [r7, #24]
 8005e48:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005e4a:	69fb      	ldr	r3, [r7, #28]
 8005e4c:	3301      	adds	r3, #1
 8005e4e:	61fb      	str	r3, [r7, #28]
 8005e50:	69fb      	ldr	r3, [r7, #28]
 8005e52:	2b0f      	cmp	r3, #15
 8005e54:	f67f ae84 	bls.w	8005b60 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005e58:	bf00      	nop
 8005e5a:	bf00      	nop
 8005e5c:	3724      	adds	r7, #36	@ 0x24
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e64:	4770      	bx	lr
 8005e66:	bf00      	nop
 8005e68:	40023800 	.word	0x40023800
 8005e6c:	40013800 	.word	0x40013800
 8005e70:	40020000 	.word	0x40020000
 8005e74:	40020400 	.word	0x40020400
 8005e78:	40020800 	.word	0x40020800
 8005e7c:	40020c00 	.word	0x40020c00
 8005e80:	40021000 	.word	0x40021000
 8005e84:	40021400 	.word	0x40021400
 8005e88:	40021800 	.word	0x40021800
 8005e8c:	40021c00 	.word	0x40021c00
 8005e90:	40022000 	.word	0x40022000
 8005e94:	40022400 	.word	0x40022400
 8005e98:	40013c00 	.word	0x40013c00

08005e9c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005e9c:	b480      	push	{r7}
 8005e9e:	b085      	sub	sp, #20
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	6078      	str	r0, [r7, #4]
 8005ea4:	460b      	mov	r3, r1
 8005ea6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	691a      	ldr	r2, [r3, #16]
 8005eac:	887b      	ldrh	r3, [r7, #2]
 8005eae:	4013      	ands	r3, r2
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d002      	beq.n	8005eba <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005eb4:	2301      	movs	r3, #1
 8005eb6:	73fb      	strb	r3, [r7, #15]
 8005eb8:	e001      	b.n	8005ebe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005eba:	2300      	movs	r3, #0
 8005ebc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005ebe:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ec0:	4618      	mov	r0, r3
 8005ec2:	3714      	adds	r7, #20
 8005ec4:	46bd      	mov	sp, r7
 8005ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eca:	4770      	bx	lr

08005ecc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005ecc:	b480      	push	{r7}
 8005ece:	b083      	sub	sp, #12
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	6078      	str	r0, [r7, #4]
 8005ed4:	460b      	mov	r3, r1
 8005ed6:	807b      	strh	r3, [r7, #2]
 8005ed8:	4613      	mov	r3, r2
 8005eda:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005edc:	787b      	ldrb	r3, [r7, #1]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d003      	beq.n	8005eea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005ee2:	887a      	ldrh	r2, [r7, #2]
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005ee8:	e003      	b.n	8005ef2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005eea:	887b      	ldrh	r3, [r7, #2]
 8005eec:	041a      	lsls	r2, r3, #16
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	619a      	str	r2, [r3, #24]
}
 8005ef2:	bf00      	nop
 8005ef4:	370c      	adds	r7, #12
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005efc:	4770      	bx	lr

08005efe <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005efe:	b580      	push	{r7, lr}
 8005f00:	b086      	sub	sp, #24
 8005f02:	af02      	add	r7, sp, #8
 8005f04:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d101      	bne.n	8005f10 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005f0c:	2301      	movs	r3, #1
 8005f0e:	e101      	b.n	8006114 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8005f1c:	b2db      	uxtb	r3, r3
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d106      	bne.n	8005f30 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	2200      	movs	r2, #0
 8005f26:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005f2a:	6878      	ldr	r0, [r7, #4]
 8005f2c:	f008 fa12 	bl	800e354 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2203      	movs	r2, #3
 8005f34:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8005f38:	68bb      	ldr	r3, [r7, #8]
 8005f3a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005f3e:	d102      	bne.n	8005f46 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2200      	movs	r2, #0
 8005f44:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	4618      	mov	r0, r3
 8005f4c:	f004 fdbf 	bl	800aace <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	6818      	ldr	r0, [r3, #0]
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	7c1a      	ldrb	r2, [r3, #16]
 8005f58:	f88d 2000 	strb.w	r2, [sp]
 8005f5c:	3304      	adds	r3, #4
 8005f5e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005f60:	f004 fc9e 	bl	800a8a0 <USB_CoreInit>
 8005f64:	4603      	mov	r3, r0
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d005      	beq.n	8005f76 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	2202      	movs	r2, #2
 8005f6e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005f72:	2301      	movs	r3, #1
 8005f74:	e0ce      	b.n	8006114 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	2100      	movs	r1, #0
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	f004 fdb7 	bl	800aaf0 <USB_SetCurrentMode>
 8005f82:	4603      	mov	r3, r0
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d005      	beq.n	8005f94 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	2202      	movs	r2, #2
 8005f8c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005f90:	2301      	movs	r3, #1
 8005f92:	e0bf      	b.n	8006114 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005f94:	2300      	movs	r3, #0
 8005f96:	73fb      	strb	r3, [r7, #15]
 8005f98:	e04a      	b.n	8006030 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005f9a:	7bfa      	ldrb	r2, [r7, #15]
 8005f9c:	6879      	ldr	r1, [r7, #4]
 8005f9e:	4613      	mov	r3, r2
 8005fa0:	00db      	lsls	r3, r3, #3
 8005fa2:	4413      	add	r3, r2
 8005fa4:	009b      	lsls	r3, r3, #2
 8005fa6:	440b      	add	r3, r1
 8005fa8:	3315      	adds	r3, #21
 8005faa:	2201      	movs	r2, #1
 8005fac:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005fae:	7bfa      	ldrb	r2, [r7, #15]
 8005fb0:	6879      	ldr	r1, [r7, #4]
 8005fb2:	4613      	mov	r3, r2
 8005fb4:	00db      	lsls	r3, r3, #3
 8005fb6:	4413      	add	r3, r2
 8005fb8:	009b      	lsls	r3, r3, #2
 8005fba:	440b      	add	r3, r1
 8005fbc:	3314      	adds	r3, #20
 8005fbe:	7bfa      	ldrb	r2, [r7, #15]
 8005fc0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005fc2:	7bfa      	ldrb	r2, [r7, #15]
 8005fc4:	7bfb      	ldrb	r3, [r7, #15]
 8005fc6:	b298      	uxth	r0, r3
 8005fc8:	6879      	ldr	r1, [r7, #4]
 8005fca:	4613      	mov	r3, r2
 8005fcc:	00db      	lsls	r3, r3, #3
 8005fce:	4413      	add	r3, r2
 8005fd0:	009b      	lsls	r3, r3, #2
 8005fd2:	440b      	add	r3, r1
 8005fd4:	332e      	adds	r3, #46	@ 0x2e
 8005fd6:	4602      	mov	r2, r0
 8005fd8:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005fda:	7bfa      	ldrb	r2, [r7, #15]
 8005fdc:	6879      	ldr	r1, [r7, #4]
 8005fde:	4613      	mov	r3, r2
 8005fe0:	00db      	lsls	r3, r3, #3
 8005fe2:	4413      	add	r3, r2
 8005fe4:	009b      	lsls	r3, r3, #2
 8005fe6:	440b      	add	r3, r1
 8005fe8:	3318      	adds	r3, #24
 8005fea:	2200      	movs	r2, #0
 8005fec:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005fee:	7bfa      	ldrb	r2, [r7, #15]
 8005ff0:	6879      	ldr	r1, [r7, #4]
 8005ff2:	4613      	mov	r3, r2
 8005ff4:	00db      	lsls	r3, r3, #3
 8005ff6:	4413      	add	r3, r2
 8005ff8:	009b      	lsls	r3, r3, #2
 8005ffa:	440b      	add	r3, r1
 8005ffc:	331c      	adds	r3, #28
 8005ffe:	2200      	movs	r2, #0
 8006000:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8006002:	7bfa      	ldrb	r2, [r7, #15]
 8006004:	6879      	ldr	r1, [r7, #4]
 8006006:	4613      	mov	r3, r2
 8006008:	00db      	lsls	r3, r3, #3
 800600a:	4413      	add	r3, r2
 800600c:	009b      	lsls	r3, r3, #2
 800600e:	440b      	add	r3, r1
 8006010:	3320      	adds	r3, #32
 8006012:	2200      	movs	r2, #0
 8006014:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8006016:	7bfa      	ldrb	r2, [r7, #15]
 8006018:	6879      	ldr	r1, [r7, #4]
 800601a:	4613      	mov	r3, r2
 800601c:	00db      	lsls	r3, r3, #3
 800601e:	4413      	add	r3, r2
 8006020:	009b      	lsls	r3, r3, #2
 8006022:	440b      	add	r3, r1
 8006024:	3324      	adds	r3, #36	@ 0x24
 8006026:	2200      	movs	r2, #0
 8006028:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800602a:	7bfb      	ldrb	r3, [r7, #15]
 800602c:	3301      	adds	r3, #1
 800602e:	73fb      	strb	r3, [r7, #15]
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	791b      	ldrb	r3, [r3, #4]
 8006034:	7bfa      	ldrb	r2, [r7, #15]
 8006036:	429a      	cmp	r2, r3
 8006038:	d3af      	bcc.n	8005f9a <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800603a:	2300      	movs	r3, #0
 800603c:	73fb      	strb	r3, [r7, #15]
 800603e:	e044      	b.n	80060ca <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8006040:	7bfa      	ldrb	r2, [r7, #15]
 8006042:	6879      	ldr	r1, [r7, #4]
 8006044:	4613      	mov	r3, r2
 8006046:	00db      	lsls	r3, r3, #3
 8006048:	4413      	add	r3, r2
 800604a:	009b      	lsls	r3, r3, #2
 800604c:	440b      	add	r3, r1
 800604e:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8006052:	2200      	movs	r2, #0
 8006054:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8006056:	7bfa      	ldrb	r2, [r7, #15]
 8006058:	6879      	ldr	r1, [r7, #4]
 800605a:	4613      	mov	r3, r2
 800605c:	00db      	lsls	r3, r3, #3
 800605e:	4413      	add	r3, r2
 8006060:	009b      	lsls	r3, r3, #2
 8006062:	440b      	add	r3, r1
 8006064:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8006068:	7bfa      	ldrb	r2, [r7, #15]
 800606a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800606c:	7bfa      	ldrb	r2, [r7, #15]
 800606e:	6879      	ldr	r1, [r7, #4]
 8006070:	4613      	mov	r3, r2
 8006072:	00db      	lsls	r3, r3, #3
 8006074:	4413      	add	r3, r2
 8006076:	009b      	lsls	r3, r3, #2
 8006078:	440b      	add	r3, r1
 800607a:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800607e:	2200      	movs	r2, #0
 8006080:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8006082:	7bfa      	ldrb	r2, [r7, #15]
 8006084:	6879      	ldr	r1, [r7, #4]
 8006086:	4613      	mov	r3, r2
 8006088:	00db      	lsls	r3, r3, #3
 800608a:	4413      	add	r3, r2
 800608c:	009b      	lsls	r3, r3, #2
 800608e:	440b      	add	r3, r1
 8006090:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8006094:	2200      	movs	r2, #0
 8006096:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006098:	7bfa      	ldrb	r2, [r7, #15]
 800609a:	6879      	ldr	r1, [r7, #4]
 800609c:	4613      	mov	r3, r2
 800609e:	00db      	lsls	r3, r3, #3
 80060a0:	4413      	add	r3, r2
 80060a2:	009b      	lsls	r3, r3, #2
 80060a4:	440b      	add	r3, r1
 80060a6:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80060aa:	2200      	movs	r2, #0
 80060ac:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80060ae:	7bfa      	ldrb	r2, [r7, #15]
 80060b0:	6879      	ldr	r1, [r7, #4]
 80060b2:	4613      	mov	r3, r2
 80060b4:	00db      	lsls	r3, r3, #3
 80060b6:	4413      	add	r3, r2
 80060b8:	009b      	lsls	r3, r3, #2
 80060ba:	440b      	add	r3, r1
 80060bc:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80060c0:	2200      	movs	r2, #0
 80060c2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80060c4:	7bfb      	ldrb	r3, [r7, #15]
 80060c6:	3301      	adds	r3, #1
 80060c8:	73fb      	strb	r3, [r7, #15]
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	791b      	ldrb	r3, [r3, #4]
 80060ce:	7bfa      	ldrb	r2, [r7, #15]
 80060d0:	429a      	cmp	r2, r3
 80060d2:	d3b5      	bcc.n	8006040 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	6818      	ldr	r0, [r3, #0]
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	7c1a      	ldrb	r2, [r3, #16]
 80060dc:	f88d 2000 	strb.w	r2, [sp]
 80060e0:	3304      	adds	r3, #4
 80060e2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80060e4:	f004 fd50 	bl	800ab88 <USB_DevInit>
 80060e8:	4603      	mov	r3, r0
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d005      	beq.n	80060fa <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	2202      	movs	r2, #2
 80060f2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80060f6:	2301      	movs	r3, #1
 80060f8:	e00c      	b.n	8006114 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2200      	movs	r2, #0
 80060fe:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2201      	movs	r2, #1
 8006104:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	4618      	mov	r0, r3
 800610e:	f005 fd9a 	bl	800bc46 <USB_DevDisconnect>

  return HAL_OK;
 8006112:	2300      	movs	r3, #0
}
 8006114:	4618      	mov	r0, r3
 8006116:	3710      	adds	r7, #16
 8006118:	46bd      	mov	sp, r7
 800611a:	bd80      	pop	{r7, pc}

0800611c <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800611c:	b580      	push	{r7, lr}
 800611e:	b084      	sub	sp, #16
 8006120:	af00      	add	r7, sp, #0
 8006122:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006130:	2b01      	cmp	r3, #1
 8006132:	d101      	bne.n	8006138 <HAL_PCD_Start+0x1c>
 8006134:	2302      	movs	r3, #2
 8006136:	e022      	b.n	800617e <HAL_PCD_Start+0x62>
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	2201      	movs	r2, #1
 800613c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	68db      	ldr	r3, [r3, #12]
 8006144:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006148:	2b00      	cmp	r3, #0
 800614a:	d009      	beq.n	8006160 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8006150:	2b01      	cmp	r3, #1
 8006152:	d105      	bne.n	8006160 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006158:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	4618      	mov	r0, r3
 8006166:	f004 fca1 	bl	800aaac <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	4618      	mov	r0, r3
 8006170:	f005 fd48 	bl	800bc04 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2200      	movs	r2, #0
 8006178:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800617c:	2300      	movs	r3, #0
}
 800617e:	4618      	mov	r0, r3
 8006180:	3710      	adds	r7, #16
 8006182:	46bd      	mov	sp, r7
 8006184:	bd80      	pop	{r7, pc}

08006186 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8006186:	b590      	push	{r4, r7, lr}
 8006188:	b08d      	sub	sp, #52	@ 0x34
 800618a:	af00      	add	r7, sp, #0
 800618c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006194:	6a3b      	ldr	r3, [r7, #32]
 8006196:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	4618      	mov	r0, r3
 800619e:	f005 fe06 	bl	800bdae <USB_GetMode>
 80061a2:	4603      	mov	r3, r0
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	f040 848c 	bne.w	8006ac2 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	4618      	mov	r0, r3
 80061b0:	f005 fd6a 	bl	800bc88 <USB_ReadInterrupts>
 80061b4:	4603      	mov	r3, r0
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	f000 8482 	beq.w	8006ac0 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80061bc:	69fb      	ldr	r3, [r7, #28]
 80061be:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80061c2:	689b      	ldr	r3, [r3, #8]
 80061c4:	0a1b      	lsrs	r3, r3, #8
 80061c6:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	4618      	mov	r0, r3
 80061d6:	f005 fd57 	bl	800bc88 <USB_ReadInterrupts>
 80061da:	4603      	mov	r3, r0
 80061dc:	f003 0302 	and.w	r3, r3, #2
 80061e0:	2b02      	cmp	r3, #2
 80061e2:	d107      	bne.n	80061f4 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	695a      	ldr	r2, [r3, #20]
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	f002 0202 	and.w	r2, r2, #2
 80061f2:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	4618      	mov	r0, r3
 80061fa:	f005 fd45 	bl	800bc88 <USB_ReadInterrupts>
 80061fe:	4603      	mov	r3, r0
 8006200:	f003 0310 	and.w	r3, r3, #16
 8006204:	2b10      	cmp	r3, #16
 8006206:	d161      	bne.n	80062cc <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	699a      	ldr	r2, [r3, #24]
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f022 0210 	bic.w	r2, r2, #16
 8006216:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8006218:	6a3b      	ldr	r3, [r7, #32]
 800621a:	6a1b      	ldr	r3, [r3, #32]
 800621c:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800621e:	69bb      	ldr	r3, [r7, #24]
 8006220:	f003 020f 	and.w	r2, r3, #15
 8006224:	4613      	mov	r3, r2
 8006226:	00db      	lsls	r3, r3, #3
 8006228:	4413      	add	r3, r2
 800622a:	009b      	lsls	r3, r3, #2
 800622c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006230:	687a      	ldr	r2, [r7, #4]
 8006232:	4413      	add	r3, r2
 8006234:	3304      	adds	r3, #4
 8006236:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8006238:	69bb      	ldr	r3, [r7, #24]
 800623a:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800623e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006242:	d124      	bne.n	800628e <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8006244:	69ba      	ldr	r2, [r7, #24]
 8006246:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800624a:	4013      	ands	r3, r2
 800624c:	2b00      	cmp	r3, #0
 800624e:	d035      	beq.n	80062bc <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8006250:	697b      	ldr	r3, [r7, #20]
 8006252:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8006254:	69bb      	ldr	r3, [r7, #24]
 8006256:	091b      	lsrs	r3, r3, #4
 8006258:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800625a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800625e:	b29b      	uxth	r3, r3
 8006260:	461a      	mov	r2, r3
 8006262:	6a38      	ldr	r0, [r7, #32]
 8006264:	f005 fb7c 	bl	800b960 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006268:	697b      	ldr	r3, [r7, #20]
 800626a:	68da      	ldr	r2, [r3, #12]
 800626c:	69bb      	ldr	r3, [r7, #24]
 800626e:	091b      	lsrs	r3, r3, #4
 8006270:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006274:	441a      	add	r2, r3
 8006276:	697b      	ldr	r3, [r7, #20]
 8006278:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800627a:	697b      	ldr	r3, [r7, #20]
 800627c:	695a      	ldr	r2, [r3, #20]
 800627e:	69bb      	ldr	r3, [r7, #24]
 8006280:	091b      	lsrs	r3, r3, #4
 8006282:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006286:	441a      	add	r2, r3
 8006288:	697b      	ldr	r3, [r7, #20]
 800628a:	615a      	str	r2, [r3, #20]
 800628c:	e016      	b.n	80062bc <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800628e:	69bb      	ldr	r3, [r7, #24]
 8006290:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8006294:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006298:	d110      	bne.n	80062bc <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80062a0:	2208      	movs	r2, #8
 80062a2:	4619      	mov	r1, r3
 80062a4:	6a38      	ldr	r0, [r7, #32]
 80062a6:	f005 fb5b 	bl	800b960 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80062aa:	697b      	ldr	r3, [r7, #20]
 80062ac:	695a      	ldr	r2, [r3, #20]
 80062ae:	69bb      	ldr	r3, [r7, #24]
 80062b0:	091b      	lsrs	r3, r3, #4
 80062b2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80062b6:	441a      	add	r2, r3
 80062b8:	697b      	ldr	r3, [r7, #20]
 80062ba:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	699a      	ldr	r2, [r3, #24]
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f042 0210 	orr.w	r2, r2, #16
 80062ca:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	4618      	mov	r0, r3
 80062d2:	f005 fcd9 	bl	800bc88 <USB_ReadInterrupts>
 80062d6:	4603      	mov	r3, r0
 80062d8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80062dc:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80062e0:	f040 80a7 	bne.w	8006432 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80062e4:	2300      	movs	r3, #0
 80062e6:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	4618      	mov	r0, r3
 80062ee:	f005 fcde 	bl	800bcae <USB_ReadDevAllOutEpInterrupt>
 80062f2:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80062f4:	e099      	b.n	800642a <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80062f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062f8:	f003 0301 	and.w	r3, r3, #1
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	f000 808e 	beq.w	800641e <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006308:	b2d2      	uxtb	r2, r2
 800630a:	4611      	mov	r1, r2
 800630c:	4618      	mov	r0, r3
 800630e:	f005 fd02 	bl	800bd16 <USB_ReadDevOutEPInterrupt>
 8006312:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8006314:	693b      	ldr	r3, [r7, #16]
 8006316:	f003 0301 	and.w	r3, r3, #1
 800631a:	2b00      	cmp	r3, #0
 800631c:	d00c      	beq.n	8006338 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800631e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006320:	015a      	lsls	r2, r3, #5
 8006322:	69fb      	ldr	r3, [r7, #28]
 8006324:	4413      	add	r3, r2
 8006326:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800632a:	461a      	mov	r2, r3
 800632c:	2301      	movs	r3, #1
 800632e:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8006330:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006332:	6878      	ldr	r0, [r7, #4]
 8006334:	f000 fea4 	bl	8007080 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8006338:	693b      	ldr	r3, [r7, #16]
 800633a:	f003 0308 	and.w	r3, r3, #8
 800633e:	2b00      	cmp	r3, #0
 8006340:	d00c      	beq.n	800635c <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8006342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006344:	015a      	lsls	r2, r3, #5
 8006346:	69fb      	ldr	r3, [r7, #28]
 8006348:	4413      	add	r3, r2
 800634a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800634e:	461a      	mov	r2, r3
 8006350:	2308      	movs	r3, #8
 8006352:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8006354:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006356:	6878      	ldr	r0, [r7, #4]
 8006358:	f000 ff7a 	bl	8007250 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800635c:	693b      	ldr	r3, [r7, #16]
 800635e:	f003 0310 	and.w	r3, r3, #16
 8006362:	2b00      	cmp	r3, #0
 8006364:	d008      	beq.n	8006378 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8006366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006368:	015a      	lsls	r2, r3, #5
 800636a:	69fb      	ldr	r3, [r7, #28]
 800636c:	4413      	add	r3, r2
 800636e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006372:	461a      	mov	r2, r3
 8006374:	2310      	movs	r3, #16
 8006376:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8006378:	693b      	ldr	r3, [r7, #16]
 800637a:	f003 0302 	and.w	r3, r3, #2
 800637e:	2b00      	cmp	r3, #0
 8006380:	d030      	beq.n	80063e4 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8006382:	6a3b      	ldr	r3, [r7, #32]
 8006384:	695b      	ldr	r3, [r3, #20]
 8006386:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800638a:	2b80      	cmp	r3, #128	@ 0x80
 800638c:	d109      	bne.n	80063a2 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800638e:	69fb      	ldr	r3, [r7, #28]
 8006390:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006394:	685b      	ldr	r3, [r3, #4]
 8006396:	69fa      	ldr	r2, [r7, #28]
 8006398:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800639c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80063a0:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80063a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80063a4:	4613      	mov	r3, r2
 80063a6:	00db      	lsls	r3, r3, #3
 80063a8:	4413      	add	r3, r2
 80063aa:	009b      	lsls	r3, r3, #2
 80063ac:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80063b0:	687a      	ldr	r2, [r7, #4]
 80063b2:	4413      	add	r3, r2
 80063b4:	3304      	adds	r3, #4
 80063b6:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80063b8:	697b      	ldr	r3, [r7, #20]
 80063ba:	78db      	ldrb	r3, [r3, #3]
 80063bc:	2b01      	cmp	r3, #1
 80063be:	d108      	bne.n	80063d2 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80063c0:	697b      	ldr	r3, [r7, #20]
 80063c2:	2200      	movs	r2, #0
 80063c4:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80063c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063c8:	b2db      	uxtb	r3, r3
 80063ca:	4619      	mov	r1, r3
 80063cc:	6878      	ldr	r0, [r7, #4]
 80063ce:	f008 f8c7 	bl	800e560 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80063d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063d4:	015a      	lsls	r2, r3, #5
 80063d6:	69fb      	ldr	r3, [r7, #28]
 80063d8:	4413      	add	r3, r2
 80063da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063de:	461a      	mov	r2, r3
 80063e0:	2302      	movs	r3, #2
 80063e2:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80063e4:	693b      	ldr	r3, [r7, #16]
 80063e6:	f003 0320 	and.w	r3, r3, #32
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d008      	beq.n	8006400 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80063ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063f0:	015a      	lsls	r2, r3, #5
 80063f2:	69fb      	ldr	r3, [r7, #28]
 80063f4:	4413      	add	r3, r2
 80063f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063fa:	461a      	mov	r2, r3
 80063fc:	2320      	movs	r3, #32
 80063fe:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8006400:	693b      	ldr	r3, [r7, #16]
 8006402:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006406:	2b00      	cmp	r3, #0
 8006408:	d009      	beq.n	800641e <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800640a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800640c:	015a      	lsls	r2, r3, #5
 800640e:	69fb      	ldr	r3, [r7, #28]
 8006410:	4413      	add	r3, r2
 8006412:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006416:	461a      	mov	r2, r3
 8006418:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800641c:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800641e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006420:	3301      	adds	r3, #1
 8006422:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8006424:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006426:	085b      	lsrs	r3, r3, #1
 8006428:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800642a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800642c:	2b00      	cmp	r3, #0
 800642e:	f47f af62 	bne.w	80062f6 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	4618      	mov	r0, r3
 8006438:	f005 fc26 	bl	800bc88 <USB_ReadInterrupts>
 800643c:	4603      	mov	r3, r0
 800643e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006442:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006446:	f040 80db 	bne.w	8006600 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	4618      	mov	r0, r3
 8006450:	f005 fc47 	bl	800bce2 <USB_ReadDevAllInEpInterrupt>
 8006454:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8006456:	2300      	movs	r3, #0
 8006458:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800645a:	e0cd      	b.n	80065f8 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800645c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800645e:	f003 0301 	and.w	r3, r3, #1
 8006462:	2b00      	cmp	r3, #0
 8006464:	f000 80c2 	beq.w	80065ec <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800646e:	b2d2      	uxtb	r2, r2
 8006470:	4611      	mov	r1, r2
 8006472:	4618      	mov	r0, r3
 8006474:	f005 fc6d 	bl	800bd52 <USB_ReadDevInEPInterrupt>
 8006478:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800647a:	693b      	ldr	r3, [r7, #16]
 800647c:	f003 0301 	and.w	r3, r3, #1
 8006480:	2b00      	cmp	r3, #0
 8006482:	d057      	beq.n	8006534 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006486:	f003 030f 	and.w	r3, r3, #15
 800648a:	2201      	movs	r2, #1
 800648c:	fa02 f303 	lsl.w	r3, r2, r3
 8006490:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006492:	69fb      	ldr	r3, [r7, #28]
 8006494:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006498:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	43db      	mvns	r3, r3
 800649e:	69f9      	ldr	r1, [r7, #28]
 80064a0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80064a4:	4013      	ands	r3, r2
 80064a6:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80064a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064aa:	015a      	lsls	r2, r3, #5
 80064ac:	69fb      	ldr	r3, [r7, #28]
 80064ae:	4413      	add	r3, r2
 80064b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064b4:	461a      	mov	r2, r3
 80064b6:	2301      	movs	r3, #1
 80064b8:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	799b      	ldrb	r3, [r3, #6]
 80064be:	2b01      	cmp	r3, #1
 80064c0:	d132      	bne.n	8006528 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80064c2:	6879      	ldr	r1, [r7, #4]
 80064c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80064c6:	4613      	mov	r3, r2
 80064c8:	00db      	lsls	r3, r3, #3
 80064ca:	4413      	add	r3, r2
 80064cc:	009b      	lsls	r3, r3, #2
 80064ce:	440b      	add	r3, r1
 80064d0:	3320      	adds	r3, #32
 80064d2:	6819      	ldr	r1, [r3, #0]
 80064d4:	6878      	ldr	r0, [r7, #4]
 80064d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80064d8:	4613      	mov	r3, r2
 80064da:	00db      	lsls	r3, r3, #3
 80064dc:	4413      	add	r3, r2
 80064de:	009b      	lsls	r3, r3, #2
 80064e0:	4403      	add	r3, r0
 80064e2:	331c      	adds	r3, #28
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	4419      	add	r1, r3
 80064e8:	6878      	ldr	r0, [r7, #4]
 80064ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80064ec:	4613      	mov	r3, r2
 80064ee:	00db      	lsls	r3, r3, #3
 80064f0:	4413      	add	r3, r2
 80064f2:	009b      	lsls	r3, r3, #2
 80064f4:	4403      	add	r3, r0
 80064f6:	3320      	adds	r3, #32
 80064f8:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80064fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d113      	bne.n	8006528 <HAL_PCD_IRQHandler+0x3a2>
 8006500:	6879      	ldr	r1, [r7, #4]
 8006502:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006504:	4613      	mov	r3, r2
 8006506:	00db      	lsls	r3, r3, #3
 8006508:	4413      	add	r3, r2
 800650a:	009b      	lsls	r3, r3, #2
 800650c:	440b      	add	r3, r1
 800650e:	3324      	adds	r3, #36	@ 0x24
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	2b00      	cmp	r3, #0
 8006514:	d108      	bne.n	8006528 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	6818      	ldr	r0, [r3, #0]
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006520:	461a      	mov	r2, r3
 8006522:	2101      	movs	r1, #1
 8006524:	f005 fc74 	bl	800be10 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8006528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800652a:	b2db      	uxtb	r3, r3
 800652c:	4619      	mov	r1, r3
 800652e:	6878      	ldr	r0, [r7, #4]
 8006530:	f007 ff91 	bl	800e456 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8006534:	693b      	ldr	r3, [r7, #16]
 8006536:	f003 0308 	and.w	r3, r3, #8
 800653a:	2b00      	cmp	r3, #0
 800653c:	d008      	beq.n	8006550 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800653e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006540:	015a      	lsls	r2, r3, #5
 8006542:	69fb      	ldr	r3, [r7, #28]
 8006544:	4413      	add	r3, r2
 8006546:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800654a:	461a      	mov	r2, r3
 800654c:	2308      	movs	r3, #8
 800654e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8006550:	693b      	ldr	r3, [r7, #16]
 8006552:	f003 0310 	and.w	r3, r3, #16
 8006556:	2b00      	cmp	r3, #0
 8006558:	d008      	beq.n	800656c <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800655a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800655c:	015a      	lsls	r2, r3, #5
 800655e:	69fb      	ldr	r3, [r7, #28]
 8006560:	4413      	add	r3, r2
 8006562:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006566:	461a      	mov	r2, r3
 8006568:	2310      	movs	r3, #16
 800656a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800656c:	693b      	ldr	r3, [r7, #16]
 800656e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006572:	2b00      	cmp	r3, #0
 8006574:	d008      	beq.n	8006588 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8006576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006578:	015a      	lsls	r2, r3, #5
 800657a:	69fb      	ldr	r3, [r7, #28]
 800657c:	4413      	add	r3, r2
 800657e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006582:	461a      	mov	r2, r3
 8006584:	2340      	movs	r3, #64	@ 0x40
 8006586:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8006588:	693b      	ldr	r3, [r7, #16]
 800658a:	f003 0302 	and.w	r3, r3, #2
 800658e:	2b00      	cmp	r3, #0
 8006590:	d023      	beq.n	80065da <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8006592:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006594:	6a38      	ldr	r0, [r7, #32]
 8006596:	f004 fc5b 	bl	800ae50 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800659a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800659c:	4613      	mov	r3, r2
 800659e:	00db      	lsls	r3, r3, #3
 80065a0:	4413      	add	r3, r2
 80065a2:	009b      	lsls	r3, r3, #2
 80065a4:	3310      	adds	r3, #16
 80065a6:	687a      	ldr	r2, [r7, #4]
 80065a8:	4413      	add	r3, r2
 80065aa:	3304      	adds	r3, #4
 80065ac:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80065ae:	697b      	ldr	r3, [r7, #20]
 80065b0:	78db      	ldrb	r3, [r3, #3]
 80065b2:	2b01      	cmp	r3, #1
 80065b4:	d108      	bne.n	80065c8 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80065b6:	697b      	ldr	r3, [r7, #20]
 80065b8:	2200      	movs	r2, #0
 80065ba:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80065bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065be:	b2db      	uxtb	r3, r3
 80065c0:	4619      	mov	r1, r3
 80065c2:	6878      	ldr	r0, [r7, #4]
 80065c4:	f007 ffde 	bl	800e584 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80065c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065ca:	015a      	lsls	r2, r3, #5
 80065cc:	69fb      	ldr	r3, [r7, #28]
 80065ce:	4413      	add	r3, r2
 80065d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80065d4:	461a      	mov	r2, r3
 80065d6:	2302      	movs	r3, #2
 80065d8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80065da:	693b      	ldr	r3, [r7, #16]
 80065dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d003      	beq.n	80065ec <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80065e4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80065e6:	6878      	ldr	r0, [r7, #4]
 80065e8:	f000 fcbd 	bl	8006f66 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80065ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065ee:	3301      	adds	r3, #1
 80065f0:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80065f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065f4:	085b      	lsrs	r3, r3, #1
 80065f6:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80065f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	f47f af2e 	bne.w	800645c <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	4618      	mov	r0, r3
 8006606:	f005 fb3f 	bl	800bc88 <USB_ReadInterrupts>
 800660a:	4603      	mov	r3, r0
 800660c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006610:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006614:	d122      	bne.n	800665c <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8006616:	69fb      	ldr	r3, [r7, #28]
 8006618:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800661c:	685b      	ldr	r3, [r3, #4]
 800661e:	69fa      	ldr	r2, [r7, #28]
 8006620:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006624:	f023 0301 	bic.w	r3, r3, #1
 8006628:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8006630:	2b01      	cmp	r3, #1
 8006632:	d108      	bne.n	8006646 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	2200      	movs	r2, #0
 8006638:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800663c:	2100      	movs	r1, #0
 800663e:	6878      	ldr	r0, [r7, #4]
 8006640:	f000 fea4 	bl	800738c <HAL_PCDEx_LPM_Callback>
 8006644:	e002      	b.n	800664c <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8006646:	6878      	ldr	r0, [r7, #4]
 8006648:	f007 ff7c 	bl	800e544 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	695a      	ldr	r2, [r3, #20]
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800665a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	4618      	mov	r0, r3
 8006662:	f005 fb11 	bl	800bc88 <USB_ReadInterrupts>
 8006666:	4603      	mov	r3, r0
 8006668:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800666c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006670:	d112      	bne.n	8006698 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8006672:	69fb      	ldr	r3, [r7, #28]
 8006674:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006678:	689b      	ldr	r3, [r3, #8]
 800667a:	f003 0301 	and.w	r3, r3, #1
 800667e:	2b01      	cmp	r3, #1
 8006680:	d102      	bne.n	8006688 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8006682:	6878      	ldr	r0, [r7, #4]
 8006684:	f007 ff38 	bl	800e4f8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	695a      	ldr	r2, [r3, #20]
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8006696:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	4618      	mov	r0, r3
 800669e:	f005 faf3 	bl	800bc88 <USB_ReadInterrupts>
 80066a2:	4603      	mov	r3, r0
 80066a4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80066a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80066ac:	f040 80b7 	bne.w	800681e <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80066b0:	69fb      	ldr	r3, [r7, #28]
 80066b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80066b6:	685b      	ldr	r3, [r3, #4]
 80066b8:	69fa      	ldr	r2, [r7, #28]
 80066ba:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80066be:	f023 0301 	bic.w	r3, r3, #1
 80066c2:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	2110      	movs	r1, #16
 80066ca:	4618      	mov	r0, r3
 80066cc:	f004 fbc0 	bl	800ae50 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80066d0:	2300      	movs	r3, #0
 80066d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80066d4:	e046      	b.n	8006764 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80066d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066d8:	015a      	lsls	r2, r3, #5
 80066da:	69fb      	ldr	r3, [r7, #28]
 80066dc:	4413      	add	r3, r2
 80066de:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80066e2:	461a      	mov	r2, r3
 80066e4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80066e8:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80066ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066ec:	015a      	lsls	r2, r3, #5
 80066ee:	69fb      	ldr	r3, [r7, #28]
 80066f0:	4413      	add	r3, r2
 80066f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80066fa:	0151      	lsls	r1, r2, #5
 80066fc:	69fa      	ldr	r2, [r7, #28]
 80066fe:	440a      	add	r2, r1
 8006700:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006704:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006708:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800670a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800670c:	015a      	lsls	r2, r3, #5
 800670e:	69fb      	ldr	r3, [r7, #28]
 8006710:	4413      	add	r3, r2
 8006712:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006716:	461a      	mov	r2, r3
 8006718:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800671c:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800671e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006720:	015a      	lsls	r2, r3, #5
 8006722:	69fb      	ldr	r3, [r7, #28]
 8006724:	4413      	add	r3, r2
 8006726:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800672e:	0151      	lsls	r1, r2, #5
 8006730:	69fa      	ldr	r2, [r7, #28]
 8006732:	440a      	add	r2, r1
 8006734:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006738:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800673c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800673e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006740:	015a      	lsls	r2, r3, #5
 8006742:	69fb      	ldr	r3, [r7, #28]
 8006744:	4413      	add	r3, r2
 8006746:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800674e:	0151      	lsls	r1, r2, #5
 8006750:	69fa      	ldr	r2, [r7, #28]
 8006752:	440a      	add	r2, r1
 8006754:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006758:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800675c:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800675e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006760:	3301      	adds	r3, #1
 8006762:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	791b      	ldrb	r3, [r3, #4]
 8006768:	461a      	mov	r2, r3
 800676a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800676c:	4293      	cmp	r3, r2
 800676e:	d3b2      	bcc.n	80066d6 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8006770:	69fb      	ldr	r3, [r7, #28]
 8006772:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006776:	69db      	ldr	r3, [r3, #28]
 8006778:	69fa      	ldr	r2, [r7, #28]
 800677a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800677e:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8006782:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	7bdb      	ldrb	r3, [r3, #15]
 8006788:	2b00      	cmp	r3, #0
 800678a:	d016      	beq.n	80067ba <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800678c:	69fb      	ldr	r3, [r7, #28]
 800678e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006792:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006796:	69fa      	ldr	r2, [r7, #28]
 8006798:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800679c:	f043 030b 	orr.w	r3, r3, #11
 80067a0:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80067a4:	69fb      	ldr	r3, [r7, #28]
 80067a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80067aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80067ac:	69fa      	ldr	r2, [r7, #28]
 80067ae:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80067b2:	f043 030b 	orr.w	r3, r3, #11
 80067b6:	6453      	str	r3, [r2, #68]	@ 0x44
 80067b8:	e015      	b.n	80067e6 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80067ba:	69fb      	ldr	r3, [r7, #28]
 80067bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80067c0:	695b      	ldr	r3, [r3, #20]
 80067c2:	69fa      	ldr	r2, [r7, #28]
 80067c4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80067c8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80067cc:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 80067d0:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80067d2:	69fb      	ldr	r3, [r7, #28]
 80067d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80067d8:	691b      	ldr	r3, [r3, #16]
 80067da:	69fa      	ldr	r2, [r7, #28]
 80067dc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80067e0:	f043 030b 	orr.w	r3, r3, #11
 80067e4:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80067e6:	69fb      	ldr	r3, [r7, #28]
 80067e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	69fa      	ldr	r2, [r7, #28]
 80067f0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80067f4:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80067f8:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	6818      	ldr	r0, [r3, #0]
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8006808:	461a      	mov	r2, r3
 800680a:	f005 fb01 	bl	800be10 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	695a      	ldr	r2, [r3, #20]
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800681c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	4618      	mov	r0, r3
 8006824:	f005 fa30 	bl	800bc88 <USB_ReadInterrupts>
 8006828:	4603      	mov	r3, r0
 800682a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800682e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006832:	d123      	bne.n	800687c <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	4618      	mov	r0, r3
 800683a:	f005 fac6 	bl	800bdca <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	4618      	mov	r0, r3
 8006844:	f004 fb7d 	bl	800af42 <USB_GetDevSpeed>
 8006848:	4603      	mov	r3, r0
 800684a:	461a      	mov	r2, r3
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681c      	ldr	r4, [r3, #0]
 8006854:	f001 fa08 	bl	8007c68 <HAL_RCC_GetHCLKFreq>
 8006858:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800685e:	461a      	mov	r2, r3
 8006860:	4620      	mov	r0, r4
 8006862:	f004 f881 	bl	800a968 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8006866:	6878      	ldr	r0, [r7, #4]
 8006868:	f007 fe1d 	bl	800e4a6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	695a      	ldr	r2, [r3, #20]
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800687a:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	4618      	mov	r0, r3
 8006882:	f005 fa01 	bl	800bc88 <USB_ReadInterrupts>
 8006886:	4603      	mov	r3, r0
 8006888:	f003 0308 	and.w	r3, r3, #8
 800688c:	2b08      	cmp	r3, #8
 800688e:	d10a      	bne.n	80068a6 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8006890:	6878      	ldr	r0, [r7, #4]
 8006892:	f007 fdfa 	bl	800e48a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	695a      	ldr	r2, [r3, #20]
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	f002 0208 	and.w	r2, r2, #8
 80068a4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	4618      	mov	r0, r3
 80068ac:	f005 f9ec 	bl	800bc88 <USB_ReadInterrupts>
 80068b0:	4603      	mov	r3, r0
 80068b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80068b6:	2b80      	cmp	r3, #128	@ 0x80
 80068b8:	d123      	bne.n	8006902 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80068ba:	6a3b      	ldr	r3, [r7, #32]
 80068bc:	699b      	ldr	r3, [r3, #24]
 80068be:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80068c2:	6a3b      	ldr	r3, [r7, #32]
 80068c4:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80068c6:	2301      	movs	r3, #1
 80068c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80068ca:	e014      	b.n	80068f6 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80068cc:	6879      	ldr	r1, [r7, #4]
 80068ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80068d0:	4613      	mov	r3, r2
 80068d2:	00db      	lsls	r3, r3, #3
 80068d4:	4413      	add	r3, r2
 80068d6:	009b      	lsls	r3, r3, #2
 80068d8:	440b      	add	r3, r1
 80068da:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80068de:	781b      	ldrb	r3, [r3, #0]
 80068e0:	2b01      	cmp	r3, #1
 80068e2:	d105      	bne.n	80068f0 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80068e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068e6:	b2db      	uxtb	r3, r3
 80068e8:	4619      	mov	r1, r3
 80068ea:	6878      	ldr	r0, [r7, #4]
 80068ec:	f000 fb0a 	bl	8006f04 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80068f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068f2:	3301      	adds	r3, #1
 80068f4:	627b      	str	r3, [r7, #36]	@ 0x24
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	791b      	ldrb	r3, [r3, #4]
 80068fa:	461a      	mov	r2, r3
 80068fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068fe:	4293      	cmp	r3, r2
 8006900:	d3e4      	bcc.n	80068cc <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	4618      	mov	r0, r3
 8006908:	f005 f9be 	bl	800bc88 <USB_ReadInterrupts>
 800690c:	4603      	mov	r3, r0
 800690e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006912:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006916:	d13c      	bne.n	8006992 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006918:	2301      	movs	r3, #1
 800691a:	627b      	str	r3, [r7, #36]	@ 0x24
 800691c:	e02b      	b.n	8006976 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800691e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006920:	015a      	lsls	r2, r3, #5
 8006922:	69fb      	ldr	r3, [r7, #28]
 8006924:	4413      	add	r3, r2
 8006926:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800692e:	6879      	ldr	r1, [r7, #4]
 8006930:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006932:	4613      	mov	r3, r2
 8006934:	00db      	lsls	r3, r3, #3
 8006936:	4413      	add	r3, r2
 8006938:	009b      	lsls	r3, r3, #2
 800693a:	440b      	add	r3, r1
 800693c:	3318      	adds	r3, #24
 800693e:	781b      	ldrb	r3, [r3, #0]
 8006940:	2b01      	cmp	r3, #1
 8006942:	d115      	bne.n	8006970 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8006944:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8006946:	2b00      	cmp	r3, #0
 8006948:	da12      	bge.n	8006970 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800694a:	6879      	ldr	r1, [r7, #4]
 800694c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800694e:	4613      	mov	r3, r2
 8006950:	00db      	lsls	r3, r3, #3
 8006952:	4413      	add	r3, r2
 8006954:	009b      	lsls	r3, r3, #2
 8006956:	440b      	add	r3, r1
 8006958:	3317      	adds	r3, #23
 800695a:	2201      	movs	r2, #1
 800695c:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800695e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006960:	b2db      	uxtb	r3, r3
 8006962:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006966:	b2db      	uxtb	r3, r3
 8006968:	4619      	mov	r1, r3
 800696a:	6878      	ldr	r0, [r7, #4]
 800696c:	f000 faca 	bl	8006f04 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006970:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006972:	3301      	adds	r3, #1
 8006974:	627b      	str	r3, [r7, #36]	@ 0x24
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	791b      	ldrb	r3, [r3, #4]
 800697a:	461a      	mov	r2, r3
 800697c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800697e:	4293      	cmp	r3, r2
 8006980:	d3cd      	bcc.n	800691e <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	695a      	ldr	r2, [r3, #20]
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8006990:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	4618      	mov	r0, r3
 8006998:	f005 f976 	bl	800bc88 <USB_ReadInterrupts>
 800699c:	4603      	mov	r3, r0
 800699e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80069a2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80069a6:	d156      	bne.n	8006a56 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80069a8:	2301      	movs	r3, #1
 80069aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80069ac:	e045      	b.n	8006a3a <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80069ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069b0:	015a      	lsls	r2, r3, #5
 80069b2:	69fb      	ldr	r3, [r7, #28]
 80069b4:	4413      	add	r3, r2
 80069b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80069be:	6879      	ldr	r1, [r7, #4]
 80069c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80069c2:	4613      	mov	r3, r2
 80069c4:	00db      	lsls	r3, r3, #3
 80069c6:	4413      	add	r3, r2
 80069c8:	009b      	lsls	r3, r3, #2
 80069ca:	440b      	add	r3, r1
 80069cc:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80069d0:	781b      	ldrb	r3, [r3, #0]
 80069d2:	2b01      	cmp	r3, #1
 80069d4:	d12e      	bne.n	8006a34 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80069d6:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80069d8:	2b00      	cmp	r3, #0
 80069da:	da2b      	bge.n	8006a34 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 80069dc:	69bb      	ldr	r3, [r7, #24]
 80069de:	0c1a      	lsrs	r2, r3, #16
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80069e6:	4053      	eors	r3, r2
 80069e8:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d121      	bne.n	8006a34 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80069f0:	6879      	ldr	r1, [r7, #4]
 80069f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80069f4:	4613      	mov	r3, r2
 80069f6:	00db      	lsls	r3, r3, #3
 80069f8:	4413      	add	r3, r2
 80069fa:	009b      	lsls	r3, r3, #2
 80069fc:	440b      	add	r3, r1
 80069fe:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8006a02:	2201      	movs	r2, #1
 8006a04:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8006a06:	6a3b      	ldr	r3, [r7, #32]
 8006a08:	699b      	ldr	r3, [r3, #24]
 8006a0a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006a0e:	6a3b      	ldr	r3, [r7, #32]
 8006a10:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8006a12:	6a3b      	ldr	r3, [r7, #32]
 8006a14:	695b      	ldr	r3, [r3, #20]
 8006a16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d10a      	bne.n	8006a34 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8006a1e:	69fb      	ldr	r3, [r7, #28]
 8006a20:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a24:	685b      	ldr	r3, [r3, #4]
 8006a26:	69fa      	ldr	r2, [r7, #28]
 8006a28:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006a2c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006a30:	6053      	str	r3, [r2, #4]
            break;
 8006a32:	e008      	b.n	8006a46 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006a34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a36:	3301      	adds	r3, #1
 8006a38:	627b      	str	r3, [r7, #36]	@ 0x24
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	791b      	ldrb	r3, [r3, #4]
 8006a3e:	461a      	mov	r2, r3
 8006a40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a42:	4293      	cmp	r3, r2
 8006a44:	d3b3      	bcc.n	80069ae <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	695a      	ldr	r2, [r3, #20]
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8006a54:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	4618      	mov	r0, r3
 8006a5c:	f005 f914 	bl	800bc88 <USB_ReadInterrupts>
 8006a60:	4603      	mov	r3, r0
 8006a62:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006a66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a6a:	d10a      	bne.n	8006a82 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8006a6c:	6878      	ldr	r0, [r7, #4]
 8006a6e:	f007 fd9b 	bl	800e5a8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	695a      	ldr	r2, [r3, #20]
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8006a80:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	4618      	mov	r0, r3
 8006a88:	f005 f8fe 	bl	800bc88 <USB_ReadInterrupts>
 8006a8c:	4603      	mov	r3, r0
 8006a8e:	f003 0304 	and.w	r3, r3, #4
 8006a92:	2b04      	cmp	r3, #4
 8006a94:	d115      	bne.n	8006ac2 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	685b      	ldr	r3, [r3, #4]
 8006a9c:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8006a9e:	69bb      	ldr	r3, [r7, #24]
 8006aa0:	f003 0304 	and.w	r3, r3, #4
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d002      	beq.n	8006aae <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8006aa8:	6878      	ldr	r0, [r7, #4]
 8006aaa:	f007 fd8b 	bl	800e5c4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	6859      	ldr	r1, [r3, #4]
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	69ba      	ldr	r2, [r7, #24]
 8006aba:	430a      	orrs	r2, r1
 8006abc:	605a      	str	r2, [r3, #4]
 8006abe:	e000      	b.n	8006ac2 <HAL_PCD_IRQHandler+0x93c>
      return;
 8006ac0:	bf00      	nop
    }
  }
}
 8006ac2:	3734      	adds	r7, #52	@ 0x34
 8006ac4:	46bd      	mov	sp, r7
 8006ac6:	bd90      	pop	{r4, r7, pc}

08006ac8 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8006ac8:	b580      	push	{r7, lr}
 8006aca:	b082      	sub	sp, #8
 8006acc:	af00      	add	r7, sp, #0
 8006ace:	6078      	str	r0, [r7, #4]
 8006ad0:	460b      	mov	r3, r1
 8006ad2:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006ada:	2b01      	cmp	r3, #1
 8006adc:	d101      	bne.n	8006ae2 <HAL_PCD_SetAddress+0x1a>
 8006ade:	2302      	movs	r3, #2
 8006ae0:	e012      	b.n	8006b08 <HAL_PCD_SetAddress+0x40>
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	2201      	movs	r2, #1
 8006ae6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	78fa      	ldrb	r2, [r7, #3]
 8006aee:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	78fa      	ldrb	r2, [r7, #3]
 8006af6:	4611      	mov	r1, r2
 8006af8:	4618      	mov	r0, r3
 8006afa:	f005 f85d 	bl	800bbb8 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	2200      	movs	r2, #0
 8006b02:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8006b06:	2300      	movs	r3, #0
}
 8006b08:	4618      	mov	r0, r3
 8006b0a:	3708      	adds	r7, #8
 8006b0c:	46bd      	mov	sp, r7
 8006b0e:	bd80      	pop	{r7, pc}

08006b10 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8006b10:	b580      	push	{r7, lr}
 8006b12:	b084      	sub	sp, #16
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	6078      	str	r0, [r7, #4]
 8006b18:	4608      	mov	r0, r1
 8006b1a:	4611      	mov	r1, r2
 8006b1c:	461a      	mov	r2, r3
 8006b1e:	4603      	mov	r3, r0
 8006b20:	70fb      	strb	r3, [r7, #3]
 8006b22:	460b      	mov	r3, r1
 8006b24:	803b      	strh	r3, [r7, #0]
 8006b26:	4613      	mov	r3, r2
 8006b28:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8006b2a:	2300      	movs	r3, #0
 8006b2c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006b2e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	da0f      	bge.n	8006b56 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006b36:	78fb      	ldrb	r3, [r7, #3]
 8006b38:	f003 020f 	and.w	r2, r3, #15
 8006b3c:	4613      	mov	r3, r2
 8006b3e:	00db      	lsls	r3, r3, #3
 8006b40:	4413      	add	r3, r2
 8006b42:	009b      	lsls	r3, r3, #2
 8006b44:	3310      	adds	r3, #16
 8006b46:	687a      	ldr	r2, [r7, #4]
 8006b48:	4413      	add	r3, r2
 8006b4a:	3304      	adds	r3, #4
 8006b4c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	2201      	movs	r2, #1
 8006b52:	705a      	strb	r2, [r3, #1]
 8006b54:	e00f      	b.n	8006b76 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006b56:	78fb      	ldrb	r3, [r7, #3]
 8006b58:	f003 020f 	and.w	r2, r3, #15
 8006b5c:	4613      	mov	r3, r2
 8006b5e:	00db      	lsls	r3, r3, #3
 8006b60:	4413      	add	r3, r2
 8006b62:	009b      	lsls	r3, r3, #2
 8006b64:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006b68:	687a      	ldr	r2, [r7, #4]
 8006b6a:	4413      	add	r3, r2
 8006b6c:	3304      	adds	r3, #4
 8006b6e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	2200      	movs	r2, #0
 8006b74:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8006b76:	78fb      	ldrb	r3, [r7, #3]
 8006b78:	f003 030f 	and.w	r3, r3, #15
 8006b7c:	b2da      	uxtb	r2, r3
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8006b82:	883b      	ldrh	r3, [r7, #0]
 8006b84:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	78ba      	ldrb	r2, [r7, #2]
 8006b90:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	785b      	ldrb	r3, [r3, #1]
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d004      	beq.n	8006ba4 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	781b      	ldrb	r3, [r3, #0]
 8006b9e:	461a      	mov	r2, r3
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8006ba4:	78bb      	ldrb	r3, [r7, #2]
 8006ba6:	2b02      	cmp	r3, #2
 8006ba8:	d102      	bne.n	8006bb0 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	2200      	movs	r2, #0
 8006bae:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006bb6:	2b01      	cmp	r3, #1
 8006bb8:	d101      	bne.n	8006bbe <HAL_PCD_EP_Open+0xae>
 8006bba:	2302      	movs	r3, #2
 8006bbc:	e00e      	b.n	8006bdc <HAL_PCD_EP_Open+0xcc>
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	2201      	movs	r2, #1
 8006bc2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	68f9      	ldr	r1, [r7, #12]
 8006bcc:	4618      	mov	r0, r3
 8006bce:	f004 f9dd 	bl	800af8c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8006bda:	7afb      	ldrb	r3, [r7, #11]
}
 8006bdc:	4618      	mov	r0, r3
 8006bde:	3710      	adds	r7, #16
 8006be0:	46bd      	mov	sp, r7
 8006be2:	bd80      	pop	{r7, pc}

08006be4 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006be4:	b580      	push	{r7, lr}
 8006be6:	b084      	sub	sp, #16
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	6078      	str	r0, [r7, #4]
 8006bec:	460b      	mov	r3, r1
 8006bee:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006bf0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	da0f      	bge.n	8006c18 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006bf8:	78fb      	ldrb	r3, [r7, #3]
 8006bfa:	f003 020f 	and.w	r2, r3, #15
 8006bfe:	4613      	mov	r3, r2
 8006c00:	00db      	lsls	r3, r3, #3
 8006c02:	4413      	add	r3, r2
 8006c04:	009b      	lsls	r3, r3, #2
 8006c06:	3310      	adds	r3, #16
 8006c08:	687a      	ldr	r2, [r7, #4]
 8006c0a:	4413      	add	r3, r2
 8006c0c:	3304      	adds	r3, #4
 8006c0e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	2201      	movs	r2, #1
 8006c14:	705a      	strb	r2, [r3, #1]
 8006c16:	e00f      	b.n	8006c38 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006c18:	78fb      	ldrb	r3, [r7, #3]
 8006c1a:	f003 020f 	and.w	r2, r3, #15
 8006c1e:	4613      	mov	r3, r2
 8006c20:	00db      	lsls	r3, r3, #3
 8006c22:	4413      	add	r3, r2
 8006c24:	009b      	lsls	r3, r3, #2
 8006c26:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006c2a:	687a      	ldr	r2, [r7, #4]
 8006c2c:	4413      	add	r3, r2
 8006c2e:	3304      	adds	r3, #4
 8006c30:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	2200      	movs	r2, #0
 8006c36:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8006c38:	78fb      	ldrb	r3, [r7, #3]
 8006c3a:	f003 030f 	and.w	r3, r3, #15
 8006c3e:	b2da      	uxtb	r2, r3
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006c4a:	2b01      	cmp	r3, #1
 8006c4c:	d101      	bne.n	8006c52 <HAL_PCD_EP_Close+0x6e>
 8006c4e:	2302      	movs	r3, #2
 8006c50:	e00e      	b.n	8006c70 <HAL_PCD_EP_Close+0x8c>
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	2201      	movs	r2, #1
 8006c56:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	68f9      	ldr	r1, [r7, #12]
 8006c60:	4618      	mov	r0, r3
 8006c62:	f004 fa1b 	bl	800b09c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	2200      	movs	r2, #0
 8006c6a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8006c6e:	2300      	movs	r3, #0
}
 8006c70:	4618      	mov	r0, r3
 8006c72:	3710      	adds	r7, #16
 8006c74:	46bd      	mov	sp, r7
 8006c76:	bd80      	pop	{r7, pc}

08006c78 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006c78:	b580      	push	{r7, lr}
 8006c7a:	b086      	sub	sp, #24
 8006c7c:	af00      	add	r7, sp, #0
 8006c7e:	60f8      	str	r0, [r7, #12]
 8006c80:	607a      	str	r2, [r7, #4]
 8006c82:	603b      	str	r3, [r7, #0]
 8006c84:	460b      	mov	r3, r1
 8006c86:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006c88:	7afb      	ldrb	r3, [r7, #11]
 8006c8a:	f003 020f 	and.w	r2, r3, #15
 8006c8e:	4613      	mov	r3, r2
 8006c90:	00db      	lsls	r3, r3, #3
 8006c92:	4413      	add	r3, r2
 8006c94:	009b      	lsls	r3, r3, #2
 8006c96:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006c9a:	68fa      	ldr	r2, [r7, #12]
 8006c9c:	4413      	add	r3, r2
 8006c9e:	3304      	adds	r3, #4
 8006ca0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006ca2:	697b      	ldr	r3, [r7, #20]
 8006ca4:	687a      	ldr	r2, [r7, #4]
 8006ca6:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8006ca8:	697b      	ldr	r3, [r7, #20]
 8006caa:	683a      	ldr	r2, [r7, #0]
 8006cac:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8006cae:	697b      	ldr	r3, [r7, #20]
 8006cb0:	2200      	movs	r2, #0
 8006cb2:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8006cb4:	697b      	ldr	r3, [r7, #20]
 8006cb6:	2200      	movs	r2, #0
 8006cb8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006cba:	7afb      	ldrb	r3, [r7, #11]
 8006cbc:	f003 030f 	and.w	r3, r3, #15
 8006cc0:	b2da      	uxtb	r2, r3
 8006cc2:	697b      	ldr	r3, [r7, #20]
 8006cc4:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	799b      	ldrb	r3, [r3, #6]
 8006cca:	2b01      	cmp	r3, #1
 8006ccc:	d102      	bne.n	8006cd4 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006cce:	687a      	ldr	r2, [r7, #4]
 8006cd0:	697b      	ldr	r3, [r7, #20]
 8006cd2:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	6818      	ldr	r0, [r3, #0]
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	799b      	ldrb	r3, [r3, #6]
 8006cdc:	461a      	mov	r2, r3
 8006cde:	6979      	ldr	r1, [r7, #20]
 8006ce0:	f004 fab8 	bl	800b254 <USB_EPStartXfer>

  return HAL_OK;
 8006ce4:	2300      	movs	r3, #0
}
 8006ce6:	4618      	mov	r0, r3
 8006ce8:	3718      	adds	r7, #24
 8006cea:	46bd      	mov	sp, r7
 8006cec:	bd80      	pop	{r7, pc}

08006cee <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8006cee:	b480      	push	{r7}
 8006cf0:	b083      	sub	sp, #12
 8006cf2:	af00      	add	r7, sp, #0
 8006cf4:	6078      	str	r0, [r7, #4]
 8006cf6:	460b      	mov	r3, r1
 8006cf8:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8006cfa:	78fb      	ldrb	r3, [r7, #3]
 8006cfc:	f003 020f 	and.w	r2, r3, #15
 8006d00:	6879      	ldr	r1, [r7, #4]
 8006d02:	4613      	mov	r3, r2
 8006d04:	00db      	lsls	r3, r3, #3
 8006d06:	4413      	add	r3, r2
 8006d08:	009b      	lsls	r3, r3, #2
 8006d0a:	440b      	add	r3, r1
 8006d0c:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8006d10:	681b      	ldr	r3, [r3, #0]
}
 8006d12:	4618      	mov	r0, r3
 8006d14:	370c      	adds	r7, #12
 8006d16:	46bd      	mov	sp, r7
 8006d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d1c:	4770      	bx	lr

08006d1e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006d1e:	b580      	push	{r7, lr}
 8006d20:	b086      	sub	sp, #24
 8006d22:	af00      	add	r7, sp, #0
 8006d24:	60f8      	str	r0, [r7, #12]
 8006d26:	607a      	str	r2, [r7, #4]
 8006d28:	603b      	str	r3, [r7, #0]
 8006d2a:	460b      	mov	r3, r1
 8006d2c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006d2e:	7afb      	ldrb	r3, [r7, #11]
 8006d30:	f003 020f 	and.w	r2, r3, #15
 8006d34:	4613      	mov	r3, r2
 8006d36:	00db      	lsls	r3, r3, #3
 8006d38:	4413      	add	r3, r2
 8006d3a:	009b      	lsls	r3, r3, #2
 8006d3c:	3310      	adds	r3, #16
 8006d3e:	68fa      	ldr	r2, [r7, #12]
 8006d40:	4413      	add	r3, r2
 8006d42:	3304      	adds	r3, #4
 8006d44:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006d46:	697b      	ldr	r3, [r7, #20]
 8006d48:	687a      	ldr	r2, [r7, #4]
 8006d4a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8006d4c:	697b      	ldr	r3, [r7, #20]
 8006d4e:	683a      	ldr	r2, [r7, #0]
 8006d50:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8006d52:	697b      	ldr	r3, [r7, #20]
 8006d54:	2200      	movs	r2, #0
 8006d56:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8006d58:	697b      	ldr	r3, [r7, #20]
 8006d5a:	2201      	movs	r2, #1
 8006d5c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006d5e:	7afb      	ldrb	r3, [r7, #11]
 8006d60:	f003 030f 	and.w	r3, r3, #15
 8006d64:	b2da      	uxtb	r2, r3
 8006d66:	697b      	ldr	r3, [r7, #20]
 8006d68:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	799b      	ldrb	r3, [r3, #6]
 8006d6e:	2b01      	cmp	r3, #1
 8006d70:	d102      	bne.n	8006d78 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006d72:	687a      	ldr	r2, [r7, #4]
 8006d74:	697b      	ldr	r3, [r7, #20]
 8006d76:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	6818      	ldr	r0, [r3, #0]
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	799b      	ldrb	r3, [r3, #6]
 8006d80:	461a      	mov	r2, r3
 8006d82:	6979      	ldr	r1, [r7, #20]
 8006d84:	f004 fa66 	bl	800b254 <USB_EPStartXfer>

  return HAL_OK;
 8006d88:	2300      	movs	r3, #0
}
 8006d8a:	4618      	mov	r0, r3
 8006d8c:	3718      	adds	r7, #24
 8006d8e:	46bd      	mov	sp, r7
 8006d90:	bd80      	pop	{r7, pc}

08006d92 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006d92:	b580      	push	{r7, lr}
 8006d94:	b084      	sub	sp, #16
 8006d96:	af00      	add	r7, sp, #0
 8006d98:	6078      	str	r0, [r7, #4]
 8006d9a:	460b      	mov	r3, r1
 8006d9c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8006d9e:	78fb      	ldrb	r3, [r7, #3]
 8006da0:	f003 030f 	and.w	r3, r3, #15
 8006da4:	687a      	ldr	r2, [r7, #4]
 8006da6:	7912      	ldrb	r2, [r2, #4]
 8006da8:	4293      	cmp	r3, r2
 8006daa:	d901      	bls.n	8006db0 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8006dac:	2301      	movs	r3, #1
 8006dae:	e04f      	b.n	8006e50 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006db0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	da0f      	bge.n	8006dd8 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006db8:	78fb      	ldrb	r3, [r7, #3]
 8006dba:	f003 020f 	and.w	r2, r3, #15
 8006dbe:	4613      	mov	r3, r2
 8006dc0:	00db      	lsls	r3, r3, #3
 8006dc2:	4413      	add	r3, r2
 8006dc4:	009b      	lsls	r3, r3, #2
 8006dc6:	3310      	adds	r3, #16
 8006dc8:	687a      	ldr	r2, [r7, #4]
 8006dca:	4413      	add	r3, r2
 8006dcc:	3304      	adds	r3, #4
 8006dce:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	2201      	movs	r2, #1
 8006dd4:	705a      	strb	r2, [r3, #1]
 8006dd6:	e00d      	b.n	8006df4 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8006dd8:	78fa      	ldrb	r2, [r7, #3]
 8006dda:	4613      	mov	r3, r2
 8006ddc:	00db      	lsls	r3, r3, #3
 8006dde:	4413      	add	r3, r2
 8006de0:	009b      	lsls	r3, r3, #2
 8006de2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006de6:	687a      	ldr	r2, [r7, #4]
 8006de8:	4413      	add	r3, r2
 8006dea:	3304      	adds	r3, #4
 8006dec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	2200      	movs	r2, #0
 8006df2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	2201      	movs	r2, #1
 8006df8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006dfa:	78fb      	ldrb	r3, [r7, #3]
 8006dfc:	f003 030f 	and.w	r3, r3, #15
 8006e00:	b2da      	uxtb	r2, r3
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006e0c:	2b01      	cmp	r3, #1
 8006e0e:	d101      	bne.n	8006e14 <HAL_PCD_EP_SetStall+0x82>
 8006e10:	2302      	movs	r3, #2
 8006e12:	e01d      	b.n	8006e50 <HAL_PCD_EP_SetStall+0xbe>
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	2201      	movs	r2, #1
 8006e18:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	68f9      	ldr	r1, [r7, #12]
 8006e22:	4618      	mov	r0, r3
 8006e24:	f004 fdf4 	bl	800ba10 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006e28:	78fb      	ldrb	r3, [r7, #3]
 8006e2a:	f003 030f 	and.w	r3, r3, #15
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d109      	bne.n	8006e46 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	6818      	ldr	r0, [r3, #0]
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	7999      	ldrb	r1, [r3, #6]
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006e40:	461a      	mov	r2, r3
 8006e42:	f004 ffe5 	bl	800be10 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	2200      	movs	r2, #0
 8006e4a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8006e4e:	2300      	movs	r3, #0
}
 8006e50:	4618      	mov	r0, r3
 8006e52:	3710      	adds	r7, #16
 8006e54:	46bd      	mov	sp, r7
 8006e56:	bd80      	pop	{r7, pc}

08006e58 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006e58:	b580      	push	{r7, lr}
 8006e5a:	b084      	sub	sp, #16
 8006e5c:	af00      	add	r7, sp, #0
 8006e5e:	6078      	str	r0, [r7, #4]
 8006e60:	460b      	mov	r3, r1
 8006e62:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8006e64:	78fb      	ldrb	r3, [r7, #3]
 8006e66:	f003 030f 	and.w	r3, r3, #15
 8006e6a:	687a      	ldr	r2, [r7, #4]
 8006e6c:	7912      	ldrb	r2, [r2, #4]
 8006e6e:	4293      	cmp	r3, r2
 8006e70:	d901      	bls.n	8006e76 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8006e72:	2301      	movs	r3, #1
 8006e74:	e042      	b.n	8006efc <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006e76:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	da0f      	bge.n	8006e9e <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006e7e:	78fb      	ldrb	r3, [r7, #3]
 8006e80:	f003 020f 	and.w	r2, r3, #15
 8006e84:	4613      	mov	r3, r2
 8006e86:	00db      	lsls	r3, r3, #3
 8006e88:	4413      	add	r3, r2
 8006e8a:	009b      	lsls	r3, r3, #2
 8006e8c:	3310      	adds	r3, #16
 8006e8e:	687a      	ldr	r2, [r7, #4]
 8006e90:	4413      	add	r3, r2
 8006e92:	3304      	adds	r3, #4
 8006e94:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	2201      	movs	r2, #1
 8006e9a:	705a      	strb	r2, [r3, #1]
 8006e9c:	e00f      	b.n	8006ebe <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006e9e:	78fb      	ldrb	r3, [r7, #3]
 8006ea0:	f003 020f 	and.w	r2, r3, #15
 8006ea4:	4613      	mov	r3, r2
 8006ea6:	00db      	lsls	r3, r3, #3
 8006ea8:	4413      	add	r3, r2
 8006eaa:	009b      	lsls	r3, r3, #2
 8006eac:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006eb0:	687a      	ldr	r2, [r7, #4]
 8006eb2:	4413      	add	r3, r2
 8006eb4:	3304      	adds	r3, #4
 8006eb6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	2200      	movs	r2, #0
 8006ebc:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	2200      	movs	r2, #0
 8006ec2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006ec4:	78fb      	ldrb	r3, [r7, #3]
 8006ec6:	f003 030f 	and.w	r3, r3, #15
 8006eca:	b2da      	uxtb	r2, r3
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006ed6:	2b01      	cmp	r3, #1
 8006ed8:	d101      	bne.n	8006ede <HAL_PCD_EP_ClrStall+0x86>
 8006eda:	2302      	movs	r3, #2
 8006edc:	e00e      	b.n	8006efc <HAL_PCD_EP_ClrStall+0xa4>
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	2201      	movs	r2, #1
 8006ee2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	68f9      	ldr	r1, [r7, #12]
 8006eec:	4618      	mov	r0, r3
 8006eee:	f004 fdfd 	bl	800baec <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	2200      	movs	r2, #0
 8006ef6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8006efa:	2300      	movs	r3, #0
}
 8006efc:	4618      	mov	r0, r3
 8006efe:	3710      	adds	r7, #16
 8006f00:	46bd      	mov	sp, r7
 8006f02:	bd80      	pop	{r7, pc}

08006f04 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006f04:	b580      	push	{r7, lr}
 8006f06:	b084      	sub	sp, #16
 8006f08:	af00      	add	r7, sp, #0
 8006f0a:	6078      	str	r0, [r7, #4]
 8006f0c:	460b      	mov	r3, r1
 8006f0e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8006f10:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006f14:	2b00      	cmp	r3, #0
 8006f16:	da0c      	bge.n	8006f32 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006f18:	78fb      	ldrb	r3, [r7, #3]
 8006f1a:	f003 020f 	and.w	r2, r3, #15
 8006f1e:	4613      	mov	r3, r2
 8006f20:	00db      	lsls	r3, r3, #3
 8006f22:	4413      	add	r3, r2
 8006f24:	009b      	lsls	r3, r3, #2
 8006f26:	3310      	adds	r3, #16
 8006f28:	687a      	ldr	r2, [r7, #4]
 8006f2a:	4413      	add	r3, r2
 8006f2c:	3304      	adds	r3, #4
 8006f2e:	60fb      	str	r3, [r7, #12]
 8006f30:	e00c      	b.n	8006f4c <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006f32:	78fb      	ldrb	r3, [r7, #3]
 8006f34:	f003 020f 	and.w	r2, r3, #15
 8006f38:	4613      	mov	r3, r2
 8006f3a:	00db      	lsls	r3, r3, #3
 8006f3c:	4413      	add	r3, r2
 8006f3e:	009b      	lsls	r3, r3, #2
 8006f40:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006f44:	687a      	ldr	r2, [r7, #4]
 8006f46:	4413      	add	r3, r2
 8006f48:	3304      	adds	r3, #4
 8006f4a:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	68f9      	ldr	r1, [r7, #12]
 8006f52:	4618      	mov	r0, r3
 8006f54:	f004 fc1c 	bl	800b790 <USB_EPStopXfer>
 8006f58:	4603      	mov	r3, r0
 8006f5a:	72fb      	strb	r3, [r7, #11]

  return ret;
 8006f5c:	7afb      	ldrb	r3, [r7, #11]
}
 8006f5e:	4618      	mov	r0, r3
 8006f60:	3710      	adds	r7, #16
 8006f62:	46bd      	mov	sp, r7
 8006f64:	bd80      	pop	{r7, pc}

08006f66 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006f66:	b580      	push	{r7, lr}
 8006f68:	b08a      	sub	sp, #40	@ 0x28
 8006f6a:	af02      	add	r7, sp, #8
 8006f6c:	6078      	str	r0, [r7, #4]
 8006f6e:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f76:	697b      	ldr	r3, [r7, #20]
 8006f78:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8006f7a:	683a      	ldr	r2, [r7, #0]
 8006f7c:	4613      	mov	r3, r2
 8006f7e:	00db      	lsls	r3, r3, #3
 8006f80:	4413      	add	r3, r2
 8006f82:	009b      	lsls	r3, r3, #2
 8006f84:	3310      	adds	r3, #16
 8006f86:	687a      	ldr	r2, [r7, #4]
 8006f88:	4413      	add	r3, r2
 8006f8a:	3304      	adds	r3, #4
 8006f8c:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	695a      	ldr	r2, [r3, #20]
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	691b      	ldr	r3, [r3, #16]
 8006f96:	429a      	cmp	r2, r3
 8006f98:	d901      	bls.n	8006f9e <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8006f9a:	2301      	movs	r3, #1
 8006f9c:	e06b      	b.n	8007076 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	691a      	ldr	r2, [r3, #16]
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	695b      	ldr	r3, [r3, #20]
 8006fa6:	1ad3      	subs	r3, r2, r3
 8006fa8:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	689b      	ldr	r3, [r3, #8]
 8006fae:	69fa      	ldr	r2, [r7, #28]
 8006fb0:	429a      	cmp	r2, r3
 8006fb2:	d902      	bls.n	8006fba <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	689b      	ldr	r3, [r3, #8]
 8006fb8:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8006fba:	69fb      	ldr	r3, [r7, #28]
 8006fbc:	3303      	adds	r3, #3
 8006fbe:	089b      	lsrs	r3, r3, #2
 8006fc0:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006fc2:	e02a      	b.n	800701a <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	691a      	ldr	r2, [r3, #16]
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	695b      	ldr	r3, [r3, #20]
 8006fcc:	1ad3      	subs	r3, r2, r3
 8006fce:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	689b      	ldr	r3, [r3, #8]
 8006fd4:	69fa      	ldr	r2, [r7, #28]
 8006fd6:	429a      	cmp	r2, r3
 8006fd8:	d902      	bls.n	8006fe0 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	689b      	ldr	r3, [r3, #8]
 8006fde:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8006fe0:	69fb      	ldr	r3, [r7, #28]
 8006fe2:	3303      	adds	r3, #3
 8006fe4:	089b      	lsrs	r3, r3, #2
 8006fe6:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	68d9      	ldr	r1, [r3, #12]
 8006fec:	683b      	ldr	r3, [r7, #0]
 8006fee:	b2da      	uxtb	r2, r3
 8006ff0:	69fb      	ldr	r3, [r7, #28]
 8006ff2:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006ff8:	9300      	str	r3, [sp, #0]
 8006ffa:	4603      	mov	r3, r0
 8006ffc:	6978      	ldr	r0, [r7, #20]
 8006ffe:	f004 fc71 	bl	800b8e4 <USB_WritePacket>

    ep->xfer_buff  += len;
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	68da      	ldr	r2, [r3, #12]
 8007006:	69fb      	ldr	r3, [r7, #28]
 8007008:	441a      	add	r2, r3
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	695a      	ldr	r2, [r3, #20]
 8007012:	69fb      	ldr	r3, [r7, #28]
 8007014:	441a      	add	r2, r3
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800701a:	683b      	ldr	r3, [r7, #0]
 800701c:	015a      	lsls	r2, r3, #5
 800701e:	693b      	ldr	r3, [r7, #16]
 8007020:	4413      	add	r3, r2
 8007022:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007026:	699b      	ldr	r3, [r3, #24]
 8007028:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800702a:	69ba      	ldr	r2, [r7, #24]
 800702c:	429a      	cmp	r2, r3
 800702e:	d809      	bhi.n	8007044 <PCD_WriteEmptyTxFifo+0xde>
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	695a      	ldr	r2, [r3, #20]
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007038:	429a      	cmp	r2, r3
 800703a:	d203      	bcs.n	8007044 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	691b      	ldr	r3, [r3, #16]
 8007040:	2b00      	cmp	r3, #0
 8007042:	d1bf      	bne.n	8006fc4 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	691a      	ldr	r2, [r3, #16]
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	695b      	ldr	r3, [r3, #20]
 800704c:	429a      	cmp	r2, r3
 800704e:	d811      	bhi.n	8007074 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8007050:	683b      	ldr	r3, [r7, #0]
 8007052:	f003 030f 	and.w	r3, r3, #15
 8007056:	2201      	movs	r2, #1
 8007058:	fa02 f303 	lsl.w	r3, r2, r3
 800705c:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800705e:	693b      	ldr	r3, [r7, #16]
 8007060:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007064:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007066:	68bb      	ldr	r3, [r7, #8]
 8007068:	43db      	mvns	r3, r3
 800706a:	6939      	ldr	r1, [r7, #16]
 800706c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007070:	4013      	ands	r3, r2
 8007072:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8007074:	2300      	movs	r3, #0
}
 8007076:	4618      	mov	r0, r3
 8007078:	3720      	adds	r7, #32
 800707a:	46bd      	mov	sp, r7
 800707c:	bd80      	pop	{r7, pc}
	...

08007080 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007080:	b580      	push	{r7, lr}
 8007082:	b088      	sub	sp, #32
 8007084:	af00      	add	r7, sp, #0
 8007086:	6078      	str	r0, [r7, #4]
 8007088:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007090:	69fb      	ldr	r3, [r7, #28]
 8007092:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8007094:	69fb      	ldr	r3, [r7, #28]
 8007096:	333c      	adds	r3, #60	@ 0x3c
 8007098:	3304      	adds	r3, #4
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800709e:	683b      	ldr	r3, [r7, #0]
 80070a0:	015a      	lsls	r2, r3, #5
 80070a2:	69bb      	ldr	r3, [r7, #24]
 80070a4:	4413      	add	r3, r2
 80070a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070aa:	689b      	ldr	r3, [r3, #8]
 80070ac:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	799b      	ldrb	r3, [r3, #6]
 80070b2:	2b01      	cmp	r3, #1
 80070b4:	d17b      	bne.n	80071ae <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80070b6:	693b      	ldr	r3, [r7, #16]
 80070b8:	f003 0308 	and.w	r3, r3, #8
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d015      	beq.n	80070ec <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80070c0:	697b      	ldr	r3, [r7, #20]
 80070c2:	4a61      	ldr	r2, [pc, #388]	@ (8007248 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80070c4:	4293      	cmp	r3, r2
 80070c6:	f240 80b9 	bls.w	800723c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80070ca:	693b      	ldr	r3, [r7, #16]
 80070cc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	f000 80b3 	beq.w	800723c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80070d6:	683b      	ldr	r3, [r7, #0]
 80070d8:	015a      	lsls	r2, r3, #5
 80070da:	69bb      	ldr	r3, [r7, #24]
 80070dc:	4413      	add	r3, r2
 80070de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80070e2:	461a      	mov	r2, r3
 80070e4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80070e8:	6093      	str	r3, [r2, #8]
 80070ea:	e0a7      	b.n	800723c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80070ec:	693b      	ldr	r3, [r7, #16]
 80070ee:	f003 0320 	and.w	r3, r3, #32
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d009      	beq.n	800710a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80070f6:	683b      	ldr	r3, [r7, #0]
 80070f8:	015a      	lsls	r2, r3, #5
 80070fa:	69bb      	ldr	r3, [r7, #24]
 80070fc:	4413      	add	r3, r2
 80070fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007102:	461a      	mov	r2, r3
 8007104:	2320      	movs	r3, #32
 8007106:	6093      	str	r3, [r2, #8]
 8007108:	e098      	b.n	800723c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800710a:	693b      	ldr	r3, [r7, #16]
 800710c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007110:	2b00      	cmp	r3, #0
 8007112:	f040 8093 	bne.w	800723c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007116:	697b      	ldr	r3, [r7, #20]
 8007118:	4a4b      	ldr	r2, [pc, #300]	@ (8007248 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800711a:	4293      	cmp	r3, r2
 800711c:	d90f      	bls.n	800713e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800711e:	693b      	ldr	r3, [r7, #16]
 8007120:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007124:	2b00      	cmp	r3, #0
 8007126:	d00a      	beq.n	800713e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007128:	683b      	ldr	r3, [r7, #0]
 800712a:	015a      	lsls	r2, r3, #5
 800712c:	69bb      	ldr	r3, [r7, #24]
 800712e:	4413      	add	r3, r2
 8007130:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007134:	461a      	mov	r2, r3
 8007136:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800713a:	6093      	str	r3, [r2, #8]
 800713c:	e07e      	b.n	800723c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800713e:	683a      	ldr	r2, [r7, #0]
 8007140:	4613      	mov	r3, r2
 8007142:	00db      	lsls	r3, r3, #3
 8007144:	4413      	add	r3, r2
 8007146:	009b      	lsls	r3, r3, #2
 8007148:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800714c:	687a      	ldr	r2, [r7, #4]
 800714e:	4413      	add	r3, r2
 8007150:	3304      	adds	r3, #4
 8007152:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	6a1a      	ldr	r2, [r3, #32]
 8007158:	683b      	ldr	r3, [r7, #0]
 800715a:	0159      	lsls	r1, r3, #5
 800715c:	69bb      	ldr	r3, [r7, #24]
 800715e:	440b      	add	r3, r1
 8007160:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007164:	691b      	ldr	r3, [r3, #16]
 8007166:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800716a:	1ad2      	subs	r2, r2, r3
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8007170:	683b      	ldr	r3, [r7, #0]
 8007172:	2b00      	cmp	r3, #0
 8007174:	d114      	bne.n	80071a0 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	691b      	ldr	r3, [r3, #16]
 800717a:	2b00      	cmp	r3, #0
 800717c:	d109      	bne.n	8007192 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	6818      	ldr	r0, [r3, #0]
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007188:	461a      	mov	r2, r3
 800718a:	2101      	movs	r1, #1
 800718c:	f004 fe40 	bl	800be10 <USB_EP0_OutStart>
 8007190:	e006      	b.n	80071a0 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	68da      	ldr	r2, [r3, #12]
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	695b      	ldr	r3, [r3, #20]
 800719a:	441a      	add	r2, r3
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80071a0:	683b      	ldr	r3, [r7, #0]
 80071a2:	b2db      	uxtb	r3, r3
 80071a4:	4619      	mov	r1, r3
 80071a6:	6878      	ldr	r0, [r7, #4]
 80071a8:	f007 f93a 	bl	800e420 <HAL_PCD_DataOutStageCallback>
 80071ac:	e046      	b.n	800723c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80071ae:	697b      	ldr	r3, [r7, #20]
 80071b0:	4a26      	ldr	r2, [pc, #152]	@ (800724c <PCD_EP_OutXfrComplete_int+0x1cc>)
 80071b2:	4293      	cmp	r3, r2
 80071b4:	d124      	bne.n	8007200 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80071b6:	693b      	ldr	r3, [r7, #16]
 80071b8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d00a      	beq.n	80071d6 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80071c0:	683b      	ldr	r3, [r7, #0]
 80071c2:	015a      	lsls	r2, r3, #5
 80071c4:	69bb      	ldr	r3, [r7, #24]
 80071c6:	4413      	add	r3, r2
 80071c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80071cc:	461a      	mov	r2, r3
 80071ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80071d2:	6093      	str	r3, [r2, #8]
 80071d4:	e032      	b.n	800723c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80071d6:	693b      	ldr	r3, [r7, #16]
 80071d8:	f003 0320 	and.w	r3, r3, #32
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d008      	beq.n	80071f2 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80071e0:	683b      	ldr	r3, [r7, #0]
 80071e2:	015a      	lsls	r2, r3, #5
 80071e4:	69bb      	ldr	r3, [r7, #24]
 80071e6:	4413      	add	r3, r2
 80071e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80071ec:	461a      	mov	r2, r3
 80071ee:	2320      	movs	r3, #32
 80071f0:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80071f2:	683b      	ldr	r3, [r7, #0]
 80071f4:	b2db      	uxtb	r3, r3
 80071f6:	4619      	mov	r1, r3
 80071f8:	6878      	ldr	r0, [r7, #4]
 80071fa:	f007 f911 	bl	800e420 <HAL_PCD_DataOutStageCallback>
 80071fe:	e01d      	b.n	800723c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8007200:	683b      	ldr	r3, [r7, #0]
 8007202:	2b00      	cmp	r3, #0
 8007204:	d114      	bne.n	8007230 <PCD_EP_OutXfrComplete_int+0x1b0>
 8007206:	6879      	ldr	r1, [r7, #4]
 8007208:	683a      	ldr	r2, [r7, #0]
 800720a:	4613      	mov	r3, r2
 800720c:	00db      	lsls	r3, r3, #3
 800720e:	4413      	add	r3, r2
 8007210:	009b      	lsls	r3, r3, #2
 8007212:	440b      	add	r3, r1
 8007214:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	2b00      	cmp	r3, #0
 800721c:	d108      	bne.n	8007230 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	6818      	ldr	r0, [r3, #0]
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007228:	461a      	mov	r2, r3
 800722a:	2100      	movs	r1, #0
 800722c:	f004 fdf0 	bl	800be10 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007230:	683b      	ldr	r3, [r7, #0]
 8007232:	b2db      	uxtb	r3, r3
 8007234:	4619      	mov	r1, r3
 8007236:	6878      	ldr	r0, [r7, #4]
 8007238:	f007 f8f2 	bl	800e420 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800723c:	2300      	movs	r3, #0
}
 800723e:	4618      	mov	r0, r3
 8007240:	3720      	adds	r7, #32
 8007242:	46bd      	mov	sp, r7
 8007244:	bd80      	pop	{r7, pc}
 8007246:	bf00      	nop
 8007248:	4f54300a 	.word	0x4f54300a
 800724c:	4f54310a 	.word	0x4f54310a

08007250 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8007250:	b580      	push	{r7, lr}
 8007252:	b086      	sub	sp, #24
 8007254:	af00      	add	r7, sp, #0
 8007256:	6078      	str	r0, [r7, #4]
 8007258:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007260:	697b      	ldr	r3, [r7, #20]
 8007262:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8007264:	697b      	ldr	r3, [r7, #20]
 8007266:	333c      	adds	r3, #60	@ 0x3c
 8007268:	3304      	adds	r3, #4
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800726e:	683b      	ldr	r3, [r7, #0]
 8007270:	015a      	lsls	r2, r3, #5
 8007272:	693b      	ldr	r3, [r7, #16]
 8007274:	4413      	add	r3, r2
 8007276:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800727a:	689b      	ldr	r3, [r3, #8]
 800727c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	4a15      	ldr	r2, [pc, #84]	@ (80072d8 <PCD_EP_OutSetupPacket_int+0x88>)
 8007282:	4293      	cmp	r3, r2
 8007284:	d90e      	bls.n	80072a4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007286:	68bb      	ldr	r3, [r7, #8]
 8007288:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800728c:	2b00      	cmp	r3, #0
 800728e:	d009      	beq.n	80072a4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007290:	683b      	ldr	r3, [r7, #0]
 8007292:	015a      	lsls	r2, r3, #5
 8007294:	693b      	ldr	r3, [r7, #16]
 8007296:	4413      	add	r3, r2
 8007298:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800729c:	461a      	mov	r2, r3
 800729e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80072a2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80072a4:	6878      	ldr	r0, [r7, #4]
 80072a6:	f007 f8a9 	bl	800e3fc <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	4a0a      	ldr	r2, [pc, #40]	@ (80072d8 <PCD_EP_OutSetupPacket_int+0x88>)
 80072ae:	4293      	cmp	r3, r2
 80072b0:	d90c      	bls.n	80072cc <PCD_EP_OutSetupPacket_int+0x7c>
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	799b      	ldrb	r3, [r3, #6]
 80072b6:	2b01      	cmp	r3, #1
 80072b8:	d108      	bne.n	80072cc <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	6818      	ldr	r0, [r3, #0]
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80072c4:	461a      	mov	r2, r3
 80072c6:	2101      	movs	r1, #1
 80072c8:	f004 fda2 	bl	800be10 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80072cc:	2300      	movs	r3, #0
}
 80072ce:	4618      	mov	r0, r3
 80072d0:	3718      	adds	r7, #24
 80072d2:	46bd      	mov	sp, r7
 80072d4:	bd80      	pop	{r7, pc}
 80072d6:	bf00      	nop
 80072d8:	4f54300a 	.word	0x4f54300a

080072dc <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80072dc:	b480      	push	{r7}
 80072de:	b085      	sub	sp, #20
 80072e0:	af00      	add	r7, sp, #0
 80072e2:	6078      	str	r0, [r7, #4]
 80072e4:	460b      	mov	r3, r1
 80072e6:	70fb      	strb	r3, [r7, #3]
 80072e8:	4613      	mov	r3, r2
 80072ea:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072f2:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80072f4:	78fb      	ldrb	r3, [r7, #3]
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d107      	bne.n	800730a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80072fa:	883b      	ldrh	r3, [r7, #0]
 80072fc:	0419      	lsls	r1, r3, #16
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	68ba      	ldr	r2, [r7, #8]
 8007304:	430a      	orrs	r2, r1
 8007306:	629a      	str	r2, [r3, #40]	@ 0x28
 8007308:	e028      	b.n	800735c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007310:	0c1b      	lsrs	r3, r3, #16
 8007312:	68ba      	ldr	r2, [r7, #8]
 8007314:	4413      	add	r3, r2
 8007316:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8007318:	2300      	movs	r3, #0
 800731a:	73fb      	strb	r3, [r7, #15]
 800731c:	e00d      	b.n	800733a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681a      	ldr	r2, [r3, #0]
 8007322:	7bfb      	ldrb	r3, [r7, #15]
 8007324:	3340      	adds	r3, #64	@ 0x40
 8007326:	009b      	lsls	r3, r3, #2
 8007328:	4413      	add	r3, r2
 800732a:	685b      	ldr	r3, [r3, #4]
 800732c:	0c1b      	lsrs	r3, r3, #16
 800732e:	68ba      	ldr	r2, [r7, #8]
 8007330:	4413      	add	r3, r2
 8007332:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8007334:	7bfb      	ldrb	r3, [r7, #15]
 8007336:	3301      	adds	r3, #1
 8007338:	73fb      	strb	r3, [r7, #15]
 800733a:	7bfa      	ldrb	r2, [r7, #15]
 800733c:	78fb      	ldrb	r3, [r7, #3]
 800733e:	3b01      	subs	r3, #1
 8007340:	429a      	cmp	r2, r3
 8007342:	d3ec      	bcc.n	800731e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8007344:	883b      	ldrh	r3, [r7, #0]
 8007346:	0418      	lsls	r0, r3, #16
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	6819      	ldr	r1, [r3, #0]
 800734c:	78fb      	ldrb	r3, [r7, #3]
 800734e:	3b01      	subs	r3, #1
 8007350:	68ba      	ldr	r2, [r7, #8]
 8007352:	4302      	orrs	r2, r0
 8007354:	3340      	adds	r3, #64	@ 0x40
 8007356:	009b      	lsls	r3, r3, #2
 8007358:	440b      	add	r3, r1
 800735a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800735c:	2300      	movs	r3, #0
}
 800735e:	4618      	mov	r0, r3
 8007360:	3714      	adds	r7, #20
 8007362:	46bd      	mov	sp, r7
 8007364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007368:	4770      	bx	lr

0800736a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800736a:	b480      	push	{r7}
 800736c:	b083      	sub	sp, #12
 800736e:	af00      	add	r7, sp, #0
 8007370:	6078      	str	r0, [r7, #4]
 8007372:	460b      	mov	r3, r1
 8007374:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	887a      	ldrh	r2, [r7, #2]
 800737c:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800737e:	2300      	movs	r3, #0
}
 8007380:	4618      	mov	r0, r3
 8007382:	370c      	adds	r7, #12
 8007384:	46bd      	mov	sp, r7
 8007386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800738a:	4770      	bx	lr

0800738c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800738c:	b480      	push	{r7}
 800738e:	b083      	sub	sp, #12
 8007390:	af00      	add	r7, sp, #0
 8007392:	6078      	str	r0, [r7, #4]
 8007394:	460b      	mov	r3, r1
 8007396:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8007398:	bf00      	nop
 800739a:	370c      	adds	r7, #12
 800739c:	46bd      	mov	sp, r7
 800739e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a2:	4770      	bx	lr

080073a4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80073a4:	b580      	push	{r7, lr}
 80073a6:	b086      	sub	sp, #24
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d101      	bne.n	80073b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80073b2:	2301      	movs	r3, #1
 80073b4:	e267      	b.n	8007886 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	f003 0301 	and.w	r3, r3, #1
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d075      	beq.n	80074ae <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80073c2:	4b88      	ldr	r3, [pc, #544]	@ (80075e4 <HAL_RCC_OscConfig+0x240>)
 80073c4:	689b      	ldr	r3, [r3, #8]
 80073c6:	f003 030c 	and.w	r3, r3, #12
 80073ca:	2b04      	cmp	r3, #4
 80073cc:	d00c      	beq.n	80073e8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80073ce:	4b85      	ldr	r3, [pc, #532]	@ (80075e4 <HAL_RCC_OscConfig+0x240>)
 80073d0:	689b      	ldr	r3, [r3, #8]
 80073d2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80073d6:	2b08      	cmp	r3, #8
 80073d8:	d112      	bne.n	8007400 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80073da:	4b82      	ldr	r3, [pc, #520]	@ (80075e4 <HAL_RCC_OscConfig+0x240>)
 80073dc:	685b      	ldr	r3, [r3, #4]
 80073de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80073e2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80073e6:	d10b      	bne.n	8007400 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80073e8:	4b7e      	ldr	r3, [pc, #504]	@ (80075e4 <HAL_RCC_OscConfig+0x240>)
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d05b      	beq.n	80074ac <HAL_RCC_OscConfig+0x108>
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	685b      	ldr	r3, [r3, #4]
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d157      	bne.n	80074ac <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80073fc:	2301      	movs	r3, #1
 80073fe:	e242      	b.n	8007886 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	685b      	ldr	r3, [r3, #4]
 8007404:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007408:	d106      	bne.n	8007418 <HAL_RCC_OscConfig+0x74>
 800740a:	4b76      	ldr	r3, [pc, #472]	@ (80075e4 <HAL_RCC_OscConfig+0x240>)
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	4a75      	ldr	r2, [pc, #468]	@ (80075e4 <HAL_RCC_OscConfig+0x240>)
 8007410:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007414:	6013      	str	r3, [r2, #0]
 8007416:	e01d      	b.n	8007454 <HAL_RCC_OscConfig+0xb0>
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	685b      	ldr	r3, [r3, #4]
 800741c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007420:	d10c      	bne.n	800743c <HAL_RCC_OscConfig+0x98>
 8007422:	4b70      	ldr	r3, [pc, #448]	@ (80075e4 <HAL_RCC_OscConfig+0x240>)
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	4a6f      	ldr	r2, [pc, #444]	@ (80075e4 <HAL_RCC_OscConfig+0x240>)
 8007428:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800742c:	6013      	str	r3, [r2, #0]
 800742e:	4b6d      	ldr	r3, [pc, #436]	@ (80075e4 <HAL_RCC_OscConfig+0x240>)
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	4a6c      	ldr	r2, [pc, #432]	@ (80075e4 <HAL_RCC_OscConfig+0x240>)
 8007434:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007438:	6013      	str	r3, [r2, #0]
 800743a:	e00b      	b.n	8007454 <HAL_RCC_OscConfig+0xb0>
 800743c:	4b69      	ldr	r3, [pc, #420]	@ (80075e4 <HAL_RCC_OscConfig+0x240>)
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	4a68      	ldr	r2, [pc, #416]	@ (80075e4 <HAL_RCC_OscConfig+0x240>)
 8007442:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007446:	6013      	str	r3, [r2, #0]
 8007448:	4b66      	ldr	r3, [pc, #408]	@ (80075e4 <HAL_RCC_OscConfig+0x240>)
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	4a65      	ldr	r2, [pc, #404]	@ (80075e4 <HAL_RCC_OscConfig+0x240>)
 800744e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007452:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	685b      	ldr	r3, [r3, #4]
 8007458:	2b00      	cmp	r3, #0
 800745a:	d013      	beq.n	8007484 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800745c:	f7fd fbbc 	bl	8004bd8 <HAL_GetTick>
 8007460:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007462:	e008      	b.n	8007476 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007464:	f7fd fbb8 	bl	8004bd8 <HAL_GetTick>
 8007468:	4602      	mov	r2, r0
 800746a:	693b      	ldr	r3, [r7, #16]
 800746c:	1ad3      	subs	r3, r2, r3
 800746e:	2b64      	cmp	r3, #100	@ 0x64
 8007470:	d901      	bls.n	8007476 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007472:	2303      	movs	r3, #3
 8007474:	e207      	b.n	8007886 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007476:	4b5b      	ldr	r3, [pc, #364]	@ (80075e4 <HAL_RCC_OscConfig+0x240>)
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800747e:	2b00      	cmp	r3, #0
 8007480:	d0f0      	beq.n	8007464 <HAL_RCC_OscConfig+0xc0>
 8007482:	e014      	b.n	80074ae <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007484:	f7fd fba8 	bl	8004bd8 <HAL_GetTick>
 8007488:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800748a:	e008      	b.n	800749e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800748c:	f7fd fba4 	bl	8004bd8 <HAL_GetTick>
 8007490:	4602      	mov	r2, r0
 8007492:	693b      	ldr	r3, [r7, #16]
 8007494:	1ad3      	subs	r3, r2, r3
 8007496:	2b64      	cmp	r3, #100	@ 0x64
 8007498:	d901      	bls.n	800749e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800749a:	2303      	movs	r3, #3
 800749c:	e1f3      	b.n	8007886 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800749e:	4b51      	ldr	r3, [pc, #324]	@ (80075e4 <HAL_RCC_OscConfig+0x240>)
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d1f0      	bne.n	800748c <HAL_RCC_OscConfig+0xe8>
 80074aa:	e000      	b.n	80074ae <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80074ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	f003 0302 	and.w	r3, r3, #2
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d063      	beq.n	8007582 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80074ba:	4b4a      	ldr	r3, [pc, #296]	@ (80075e4 <HAL_RCC_OscConfig+0x240>)
 80074bc:	689b      	ldr	r3, [r3, #8]
 80074be:	f003 030c 	and.w	r3, r3, #12
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d00b      	beq.n	80074de <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80074c6:	4b47      	ldr	r3, [pc, #284]	@ (80075e4 <HAL_RCC_OscConfig+0x240>)
 80074c8:	689b      	ldr	r3, [r3, #8]
 80074ca:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80074ce:	2b08      	cmp	r3, #8
 80074d0:	d11c      	bne.n	800750c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80074d2:	4b44      	ldr	r3, [pc, #272]	@ (80075e4 <HAL_RCC_OscConfig+0x240>)
 80074d4:	685b      	ldr	r3, [r3, #4]
 80074d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d116      	bne.n	800750c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80074de:	4b41      	ldr	r3, [pc, #260]	@ (80075e4 <HAL_RCC_OscConfig+0x240>)
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	f003 0302 	and.w	r3, r3, #2
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d005      	beq.n	80074f6 <HAL_RCC_OscConfig+0x152>
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	68db      	ldr	r3, [r3, #12]
 80074ee:	2b01      	cmp	r3, #1
 80074f0:	d001      	beq.n	80074f6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80074f2:	2301      	movs	r3, #1
 80074f4:	e1c7      	b.n	8007886 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80074f6:	4b3b      	ldr	r3, [pc, #236]	@ (80075e4 <HAL_RCC_OscConfig+0x240>)
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	691b      	ldr	r3, [r3, #16]
 8007502:	00db      	lsls	r3, r3, #3
 8007504:	4937      	ldr	r1, [pc, #220]	@ (80075e4 <HAL_RCC_OscConfig+0x240>)
 8007506:	4313      	orrs	r3, r2
 8007508:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800750a:	e03a      	b.n	8007582 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	68db      	ldr	r3, [r3, #12]
 8007510:	2b00      	cmp	r3, #0
 8007512:	d020      	beq.n	8007556 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007514:	4b34      	ldr	r3, [pc, #208]	@ (80075e8 <HAL_RCC_OscConfig+0x244>)
 8007516:	2201      	movs	r2, #1
 8007518:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800751a:	f7fd fb5d 	bl	8004bd8 <HAL_GetTick>
 800751e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007520:	e008      	b.n	8007534 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007522:	f7fd fb59 	bl	8004bd8 <HAL_GetTick>
 8007526:	4602      	mov	r2, r0
 8007528:	693b      	ldr	r3, [r7, #16]
 800752a:	1ad3      	subs	r3, r2, r3
 800752c:	2b02      	cmp	r3, #2
 800752e:	d901      	bls.n	8007534 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007530:	2303      	movs	r3, #3
 8007532:	e1a8      	b.n	8007886 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007534:	4b2b      	ldr	r3, [pc, #172]	@ (80075e4 <HAL_RCC_OscConfig+0x240>)
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	f003 0302 	and.w	r3, r3, #2
 800753c:	2b00      	cmp	r3, #0
 800753e:	d0f0      	beq.n	8007522 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007540:	4b28      	ldr	r3, [pc, #160]	@ (80075e4 <HAL_RCC_OscConfig+0x240>)
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	691b      	ldr	r3, [r3, #16]
 800754c:	00db      	lsls	r3, r3, #3
 800754e:	4925      	ldr	r1, [pc, #148]	@ (80075e4 <HAL_RCC_OscConfig+0x240>)
 8007550:	4313      	orrs	r3, r2
 8007552:	600b      	str	r3, [r1, #0]
 8007554:	e015      	b.n	8007582 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007556:	4b24      	ldr	r3, [pc, #144]	@ (80075e8 <HAL_RCC_OscConfig+0x244>)
 8007558:	2200      	movs	r2, #0
 800755a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800755c:	f7fd fb3c 	bl	8004bd8 <HAL_GetTick>
 8007560:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007562:	e008      	b.n	8007576 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007564:	f7fd fb38 	bl	8004bd8 <HAL_GetTick>
 8007568:	4602      	mov	r2, r0
 800756a:	693b      	ldr	r3, [r7, #16]
 800756c:	1ad3      	subs	r3, r2, r3
 800756e:	2b02      	cmp	r3, #2
 8007570:	d901      	bls.n	8007576 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007572:	2303      	movs	r3, #3
 8007574:	e187      	b.n	8007886 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007576:	4b1b      	ldr	r3, [pc, #108]	@ (80075e4 <HAL_RCC_OscConfig+0x240>)
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	f003 0302 	and.w	r3, r3, #2
 800757e:	2b00      	cmp	r3, #0
 8007580:	d1f0      	bne.n	8007564 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	f003 0308 	and.w	r3, r3, #8
 800758a:	2b00      	cmp	r3, #0
 800758c:	d036      	beq.n	80075fc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	695b      	ldr	r3, [r3, #20]
 8007592:	2b00      	cmp	r3, #0
 8007594:	d016      	beq.n	80075c4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007596:	4b15      	ldr	r3, [pc, #84]	@ (80075ec <HAL_RCC_OscConfig+0x248>)
 8007598:	2201      	movs	r2, #1
 800759a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800759c:	f7fd fb1c 	bl	8004bd8 <HAL_GetTick>
 80075a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80075a2:	e008      	b.n	80075b6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80075a4:	f7fd fb18 	bl	8004bd8 <HAL_GetTick>
 80075a8:	4602      	mov	r2, r0
 80075aa:	693b      	ldr	r3, [r7, #16]
 80075ac:	1ad3      	subs	r3, r2, r3
 80075ae:	2b02      	cmp	r3, #2
 80075b0:	d901      	bls.n	80075b6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80075b2:	2303      	movs	r3, #3
 80075b4:	e167      	b.n	8007886 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80075b6:	4b0b      	ldr	r3, [pc, #44]	@ (80075e4 <HAL_RCC_OscConfig+0x240>)
 80075b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80075ba:	f003 0302 	and.w	r3, r3, #2
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d0f0      	beq.n	80075a4 <HAL_RCC_OscConfig+0x200>
 80075c2:	e01b      	b.n	80075fc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80075c4:	4b09      	ldr	r3, [pc, #36]	@ (80075ec <HAL_RCC_OscConfig+0x248>)
 80075c6:	2200      	movs	r2, #0
 80075c8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80075ca:	f7fd fb05 	bl	8004bd8 <HAL_GetTick>
 80075ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80075d0:	e00e      	b.n	80075f0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80075d2:	f7fd fb01 	bl	8004bd8 <HAL_GetTick>
 80075d6:	4602      	mov	r2, r0
 80075d8:	693b      	ldr	r3, [r7, #16]
 80075da:	1ad3      	subs	r3, r2, r3
 80075dc:	2b02      	cmp	r3, #2
 80075de:	d907      	bls.n	80075f0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80075e0:	2303      	movs	r3, #3
 80075e2:	e150      	b.n	8007886 <HAL_RCC_OscConfig+0x4e2>
 80075e4:	40023800 	.word	0x40023800
 80075e8:	42470000 	.word	0x42470000
 80075ec:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80075f0:	4b88      	ldr	r3, [pc, #544]	@ (8007814 <HAL_RCC_OscConfig+0x470>)
 80075f2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80075f4:	f003 0302 	and.w	r3, r3, #2
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d1ea      	bne.n	80075d2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	f003 0304 	and.w	r3, r3, #4
 8007604:	2b00      	cmp	r3, #0
 8007606:	f000 8097 	beq.w	8007738 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800760a:	2300      	movs	r3, #0
 800760c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800760e:	4b81      	ldr	r3, [pc, #516]	@ (8007814 <HAL_RCC_OscConfig+0x470>)
 8007610:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007612:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007616:	2b00      	cmp	r3, #0
 8007618:	d10f      	bne.n	800763a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800761a:	2300      	movs	r3, #0
 800761c:	60bb      	str	r3, [r7, #8]
 800761e:	4b7d      	ldr	r3, [pc, #500]	@ (8007814 <HAL_RCC_OscConfig+0x470>)
 8007620:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007622:	4a7c      	ldr	r2, [pc, #496]	@ (8007814 <HAL_RCC_OscConfig+0x470>)
 8007624:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007628:	6413      	str	r3, [r2, #64]	@ 0x40
 800762a:	4b7a      	ldr	r3, [pc, #488]	@ (8007814 <HAL_RCC_OscConfig+0x470>)
 800762c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800762e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007632:	60bb      	str	r3, [r7, #8]
 8007634:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007636:	2301      	movs	r3, #1
 8007638:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800763a:	4b77      	ldr	r3, [pc, #476]	@ (8007818 <HAL_RCC_OscConfig+0x474>)
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007642:	2b00      	cmp	r3, #0
 8007644:	d118      	bne.n	8007678 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007646:	4b74      	ldr	r3, [pc, #464]	@ (8007818 <HAL_RCC_OscConfig+0x474>)
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	4a73      	ldr	r2, [pc, #460]	@ (8007818 <HAL_RCC_OscConfig+0x474>)
 800764c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007650:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007652:	f7fd fac1 	bl	8004bd8 <HAL_GetTick>
 8007656:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007658:	e008      	b.n	800766c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800765a:	f7fd fabd 	bl	8004bd8 <HAL_GetTick>
 800765e:	4602      	mov	r2, r0
 8007660:	693b      	ldr	r3, [r7, #16]
 8007662:	1ad3      	subs	r3, r2, r3
 8007664:	2b02      	cmp	r3, #2
 8007666:	d901      	bls.n	800766c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007668:	2303      	movs	r3, #3
 800766a:	e10c      	b.n	8007886 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800766c:	4b6a      	ldr	r3, [pc, #424]	@ (8007818 <HAL_RCC_OscConfig+0x474>)
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007674:	2b00      	cmp	r3, #0
 8007676:	d0f0      	beq.n	800765a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	689b      	ldr	r3, [r3, #8]
 800767c:	2b01      	cmp	r3, #1
 800767e:	d106      	bne.n	800768e <HAL_RCC_OscConfig+0x2ea>
 8007680:	4b64      	ldr	r3, [pc, #400]	@ (8007814 <HAL_RCC_OscConfig+0x470>)
 8007682:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007684:	4a63      	ldr	r2, [pc, #396]	@ (8007814 <HAL_RCC_OscConfig+0x470>)
 8007686:	f043 0301 	orr.w	r3, r3, #1
 800768a:	6713      	str	r3, [r2, #112]	@ 0x70
 800768c:	e01c      	b.n	80076c8 <HAL_RCC_OscConfig+0x324>
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	689b      	ldr	r3, [r3, #8]
 8007692:	2b05      	cmp	r3, #5
 8007694:	d10c      	bne.n	80076b0 <HAL_RCC_OscConfig+0x30c>
 8007696:	4b5f      	ldr	r3, [pc, #380]	@ (8007814 <HAL_RCC_OscConfig+0x470>)
 8007698:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800769a:	4a5e      	ldr	r2, [pc, #376]	@ (8007814 <HAL_RCC_OscConfig+0x470>)
 800769c:	f043 0304 	orr.w	r3, r3, #4
 80076a0:	6713      	str	r3, [r2, #112]	@ 0x70
 80076a2:	4b5c      	ldr	r3, [pc, #368]	@ (8007814 <HAL_RCC_OscConfig+0x470>)
 80076a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80076a6:	4a5b      	ldr	r2, [pc, #364]	@ (8007814 <HAL_RCC_OscConfig+0x470>)
 80076a8:	f043 0301 	orr.w	r3, r3, #1
 80076ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80076ae:	e00b      	b.n	80076c8 <HAL_RCC_OscConfig+0x324>
 80076b0:	4b58      	ldr	r3, [pc, #352]	@ (8007814 <HAL_RCC_OscConfig+0x470>)
 80076b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80076b4:	4a57      	ldr	r2, [pc, #348]	@ (8007814 <HAL_RCC_OscConfig+0x470>)
 80076b6:	f023 0301 	bic.w	r3, r3, #1
 80076ba:	6713      	str	r3, [r2, #112]	@ 0x70
 80076bc:	4b55      	ldr	r3, [pc, #340]	@ (8007814 <HAL_RCC_OscConfig+0x470>)
 80076be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80076c0:	4a54      	ldr	r2, [pc, #336]	@ (8007814 <HAL_RCC_OscConfig+0x470>)
 80076c2:	f023 0304 	bic.w	r3, r3, #4
 80076c6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	689b      	ldr	r3, [r3, #8]
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d015      	beq.n	80076fc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80076d0:	f7fd fa82 	bl	8004bd8 <HAL_GetTick>
 80076d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80076d6:	e00a      	b.n	80076ee <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80076d8:	f7fd fa7e 	bl	8004bd8 <HAL_GetTick>
 80076dc:	4602      	mov	r2, r0
 80076de:	693b      	ldr	r3, [r7, #16]
 80076e0:	1ad3      	subs	r3, r2, r3
 80076e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80076e6:	4293      	cmp	r3, r2
 80076e8:	d901      	bls.n	80076ee <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80076ea:	2303      	movs	r3, #3
 80076ec:	e0cb      	b.n	8007886 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80076ee:	4b49      	ldr	r3, [pc, #292]	@ (8007814 <HAL_RCC_OscConfig+0x470>)
 80076f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80076f2:	f003 0302 	and.w	r3, r3, #2
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d0ee      	beq.n	80076d8 <HAL_RCC_OscConfig+0x334>
 80076fa:	e014      	b.n	8007726 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80076fc:	f7fd fa6c 	bl	8004bd8 <HAL_GetTick>
 8007700:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007702:	e00a      	b.n	800771a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007704:	f7fd fa68 	bl	8004bd8 <HAL_GetTick>
 8007708:	4602      	mov	r2, r0
 800770a:	693b      	ldr	r3, [r7, #16]
 800770c:	1ad3      	subs	r3, r2, r3
 800770e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007712:	4293      	cmp	r3, r2
 8007714:	d901      	bls.n	800771a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8007716:	2303      	movs	r3, #3
 8007718:	e0b5      	b.n	8007886 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800771a:	4b3e      	ldr	r3, [pc, #248]	@ (8007814 <HAL_RCC_OscConfig+0x470>)
 800771c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800771e:	f003 0302 	and.w	r3, r3, #2
 8007722:	2b00      	cmp	r3, #0
 8007724:	d1ee      	bne.n	8007704 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007726:	7dfb      	ldrb	r3, [r7, #23]
 8007728:	2b01      	cmp	r3, #1
 800772a:	d105      	bne.n	8007738 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800772c:	4b39      	ldr	r3, [pc, #228]	@ (8007814 <HAL_RCC_OscConfig+0x470>)
 800772e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007730:	4a38      	ldr	r2, [pc, #224]	@ (8007814 <HAL_RCC_OscConfig+0x470>)
 8007732:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007736:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	699b      	ldr	r3, [r3, #24]
 800773c:	2b00      	cmp	r3, #0
 800773e:	f000 80a1 	beq.w	8007884 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007742:	4b34      	ldr	r3, [pc, #208]	@ (8007814 <HAL_RCC_OscConfig+0x470>)
 8007744:	689b      	ldr	r3, [r3, #8]
 8007746:	f003 030c 	and.w	r3, r3, #12
 800774a:	2b08      	cmp	r3, #8
 800774c:	d05c      	beq.n	8007808 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	699b      	ldr	r3, [r3, #24]
 8007752:	2b02      	cmp	r3, #2
 8007754:	d141      	bne.n	80077da <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007756:	4b31      	ldr	r3, [pc, #196]	@ (800781c <HAL_RCC_OscConfig+0x478>)
 8007758:	2200      	movs	r2, #0
 800775a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800775c:	f7fd fa3c 	bl	8004bd8 <HAL_GetTick>
 8007760:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007762:	e008      	b.n	8007776 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007764:	f7fd fa38 	bl	8004bd8 <HAL_GetTick>
 8007768:	4602      	mov	r2, r0
 800776a:	693b      	ldr	r3, [r7, #16]
 800776c:	1ad3      	subs	r3, r2, r3
 800776e:	2b02      	cmp	r3, #2
 8007770:	d901      	bls.n	8007776 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8007772:	2303      	movs	r3, #3
 8007774:	e087      	b.n	8007886 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007776:	4b27      	ldr	r3, [pc, #156]	@ (8007814 <HAL_RCC_OscConfig+0x470>)
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800777e:	2b00      	cmp	r3, #0
 8007780:	d1f0      	bne.n	8007764 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	69da      	ldr	r2, [r3, #28]
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	6a1b      	ldr	r3, [r3, #32]
 800778a:	431a      	orrs	r2, r3
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007790:	019b      	lsls	r3, r3, #6
 8007792:	431a      	orrs	r2, r3
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007798:	085b      	lsrs	r3, r3, #1
 800779a:	3b01      	subs	r3, #1
 800779c:	041b      	lsls	r3, r3, #16
 800779e:	431a      	orrs	r2, r3
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077a4:	061b      	lsls	r3, r3, #24
 80077a6:	491b      	ldr	r1, [pc, #108]	@ (8007814 <HAL_RCC_OscConfig+0x470>)
 80077a8:	4313      	orrs	r3, r2
 80077aa:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80077ac:	4b1b      	ldr	r3, [pc, #108]	@ (800781c <HAL_RCC_OscConfig+0x478>)
 80077ae:	2201      	movs	r2, #1
 80077b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80077b2:	f7fd fa11 	bl	8004bd8 <HAL_GetTick>
 80077b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80077b8:	e008      	b.n	80077cc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80077ba:	f7fd fa0d 	bl	8004bd8 <HAL_GetTick>
 80077be:	4602      	mov	r2, r0
 80077c0:	693b      	ldr	r3, [r7, #16]
 80077c2:	1ad3      	subs	r3, r2, r3
 80077c4:	2b02      	cmp	r3, #2
 80077c6:	d901      	bls.n	80077cc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80077c8:	2303      	movs	r3, #3
 80077ca:	e05c      	b.n	8007886 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80077cc:	4b11      	ldr	r3, [pc, #68]	@ (8007814 <HAL_RCC_OscConfig+0x470>)
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d0f0      	beq.n	80077ba <HAL_RCC_OscConfig+0x416>
 80077d8:	e054      	b.n	8007884 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80077da:	4b10      	ldr	r3, [pc, #64]	@ (800781c <HAL_RCC_OscConfig+0x478>)
 80077dc:	2200      	movs	r2, #0
 80077de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80077e0:	f7fd f9fa 	bl	8004bd8 <HAL_GetTick>
 80077e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80077e6:	e008      	b.n	80077fa <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80077e8:	f7fd f9f6 	bl	8004bd8 <HAL_GetTick>
 80077ec:	4602      	mov	r2, r0
 80077ee:	693b      	ldr	r3, [r7, #16]
 80077f0:	1ad3      	subs	r3, r2, r3
 80077f2:	2b02      	cmp	r3, #2
 80077f4:	d901      	bls.n	80077fa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80077f6:	2303      	movs	r3, #3
 80077f8:	e045      	b.n	8007886 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80077fa:	4b06      	ldr	r3, [pc, #24]	@ (8007814 <HAL_RCC_OscConfig+0x470>)
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007802:	2b00      	cmp	r3, #0
 8007804:	d1f0      	bne.n	80077e8 <HAL_RCC_OscConfig+0x444>
 8007806:	e03d      	b.n	8007884 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	699b      	ldr	r3, [r3, #24]
 800780c:	2b01      	cmp	r3, #1
 800780e:	d107      	bne.n	8007820 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007810:	2301      	movs	r3, #1
 8007812:	e038      	b.n	8007886 <HAL_RCC_OscConfig+0x4e2>
 8007814:	40023800 	.word	0x40023800
 8007818:	40007000 	.word	0x40007000
 800781c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007820:	4b1b      	ldr	r3, [pc, #108]	@ (8007890 <HAL_RCC_OscConfig+0x4ec>)
 8007822:	685b      	ldr	r3, [r3, #4]
 8007824:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	699b      	ldr	r3, [r3, #24]
 800782a:	2b01      	cmp	r3, #1
 800782c:	d028      	beq.n	8007880 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007838:	429a      	cmp	r2, r3
 800783a:	d121      	bne.n	8007880 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007846:	429a      	cmp	r2, r3
 8007848:	d11a      	bne.n	8007880 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800784a:	68fa      	ldr	r2, [r7, #12]
 800784c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007850:	4013      	ands	r3, r2
 8007852:	687a      	ldr	r2, [r7, #4]
 8007854:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007856:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007858:	4293      	cmp	r3, r2
 800785a:	d111      	bne.n	8007880 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007866:	085b      	lsrs	r3, r3, #1
 8007868:	3b01      	subs	r3, #1
 800786a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800786c:	429a      	cmp	r2, r3
 800786e:	d107      	bne.n	8007880 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800787a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800787c:	429a      	cmp	r2, r3
 800787e:	d001      	beq.n	8007884 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8007880:	2301      	movs	r3, #1
 8007882:	e000      	b.n	8007886 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007884:	2300      	movs	r3, #0
}
 8007886:	4618      	mov	r0, r3
 8007888:	3718      	adds	r7, #24
 800788a:	46bd      	mov	sp, r7
 800788c:	bd80      	pop	{r7, pc}
 800788e:	bf00      	nop
 8007890:	40023800 	.word	0x40023800

08007894 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007894:	b580      	push	{r7, lr}
 8007896:	b084      	sub	sp, #16
 8007898:	af00      	add	r7, sp, #0
 800789a:	6078      	str	r0, [r7, #4]
 800789c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d101      	bne.n	80078a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80078a4:	2301      	movs	r3, #1
 80078a6:	e0cc      	b.n	8007a42 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80078a8:	4b68      	ldr	r3, [pc, #416]	@ (8007a4c <HAL_RCC_ClockConfig+0x1b8>)
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	f003 030f 	and.w	r3, r3, #15
 80078b0:	683a      	ldr	r2, [r7, #0]
 80078b2:	429a      	cmp	r2, r3
 80078b4:	d90c      	bls.n	80078d0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80078b6:	4b65      	ldr	r3, [pc, #404]	@ (8007a4c <HAL_RCC_ClockConfig+0x1b8>)
 80078b8:	683a      	ldr	r2, [r7, #0]
 80078ba:	b2d2      	uxtb	r2, r2
 80078bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80078be:	4b63      	ldr	r3, [pc, #396]	@ (8007a4c <HAL_RCC_ClockConfig+0x1b8>)
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	f003 030f 	and.w	r3, r3, #15
 80078c6:	683a      	ldr	r2, [r7, #0]
 80078c8:	429a      	cmp	r2, r3
 80078ca:	d001      	beq.n	80078d0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80078cc:	2301      	movs	r3, #1
 80078ce:	e0b8      	b.n	8007a42 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	f003 0302 	and.w	r3, r3, #2
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d020      	beq.n	800791e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	f003 0304 	and.w	r3, r3, #4
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d005      	beq.n	80078f4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80078e8:	4b59      	ldr	r3, [pc, #356]	@ (8007a50 <HAL_RCC_ClockConfig+0x1bc>)
 80078ea:	689b      	ldr	r3, [r3, #8]
 80078ec:	4a58      	ldr	r2, [pc, #352]	@ (8007a50 <HAL_RCC_ClockConfig+0x1bc>)
 80078ee:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80078f2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	f003 0308 	and.w	r3, r3, #8
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d005      	beq.n	800790c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007900:	4b53      	ldr	r3, [pc, #332]	@ (8007a50 <HAL_RCC_ClockConfig+0x1bc>)
 8007902:	689b      	ldr	r3, [r3, #8]
 8007904:	4a52      	ldr	r2, [pc, #328]	@ (8007a50 <HAL_RCC_ClockConfig+0x1bc>)
 8007906:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800790a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800790c:	4b50      	ldr	r3, [pc, #320]	@ (8007a50 <HAL_RCC_ClockConfig+0x1bc>)
 800790e:	689b      	ldr	r3, [r3, #8]
 8007910:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	689b      	ldr	r3, [r3, #8]
 8007918:	494d      	ldr	r1, [pc, #308]	@ (8007a50 <HAL_RCC_ClockConfig+0x1bc>)
 800791a:	4313      	orrs	r3, r2
 800791c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	f003 0301 	and.w	r3, r3, #1
 8007926:	2b00      	cmp	r3, #0
 8007928:	d044      	beq.n	80079b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	685b      	ldr	r3, [r3, #4]
 800792e:	2b01      	cmp	r3, #1
 8007930:	d107      	bne.n	8007942 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007932:	4b47      	ldr	r3, [pc, #284]	@ (8007a50 <HAL_RCC_ClockConfig+0x1bc>)
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800793a:	2b00      	cmp	r3, #0
 800793c:	d119      	bne.n	8007972 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800793e:	2301      	movs	r3, #1
 8007940:	e07f      	b.n	8007a42 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	685b      	ldr	r3, [r3, #4]
 8007946:	2b02      	cmp	r3, #2
 8007948:	d003      	beq.n	8007952 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800794e:	2b03      	cmp	r3, #3
 8007950:	d107      	bne.n	8007962 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007952:	4b3f      	ldr	r3, [pc, #252]	@ (8007a50 <HAL_RCC_ClockConfig+0x1bc>)
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800795a:	2b00      	cmp	r3, #0
 800795c:	d109      	bne.n	8007972 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800795e:	2301      	movs	r3, #1
 8007960:	e06f      	b.n	8007a42 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007962:	4b3b      	ldr	r3, [pc, #236]	@ (8007a50 <HAL_RCC_ClockConfig+0x1bc>)
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	f003 0302 	and.w	r3, r3, #2
 800796a:	2b00      	cmp	r3, #0
 800796c:	d101      	bne.n	8007972 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800796e:	2301      	movs	r3, #1
 8007970:	e067      	b.n	8007a42 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007972:	4b37      	ldr	r3, [pc, #220]	@ (8007a50 <HAL_RCC_ClockConfig+0x1bc>)
 8007974:	689b      	ldr	r3, [r3, #8]
 8007976:	f023 0203 	bic.w	r2, r3, #3
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	685b      	ldr	r3, [r3, #4]
 800797e:	4934      	ldr	r1, [pc, #208]	@ (8007a50 <HAL_RCC_ClockConfig+0x1bc>)
 8007980:	4313      	orrs	r3, r2
 8007982:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007984:	f7fd f928 	bl	8004bd8 <HAL_GetTick>
 8007988:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800798a:	e00a      	b.n	80079a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800798c:	f7fd f924 	bl	8004bd8 <HAL_GetTick>
 8007990:	4602      	mov	r2, r0
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	1ad3      	subs	r3, r2, r3
 8007996:	f241 3288 	movw	r2, #5000	@ 0x1388
 800799a:	4293      	cmp	r3, r2
 800799c:	d901      	bls.n	80079a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800799e:	2303      	movs	r3, #3
 80079a0:	e04f      	b.n	8007a42 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80079a2:	4b2b      	ldr	r3, [pc, #172]	@ (8007a50 <HAL_RCC_ClockConfig+0x1bc>)
 80079a4:	689b      	ldr	r3, [r3, #8]
 80079a6:	f003 020c 	and.w	r2, r3, #12
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	685b      	ldr	r3, [r3, #4]
 80079ae:	009b      	lsls	r3, r3, #2
 80079b0:	429a      	cmp	r2, r3
 80079b2:	d1eb      	bne.n	800798c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80079b4:	4b25      	ldr	r3, [pc, #148]	@ (8007a4c <HAL_RCC_ClockConfig+0x1b8>)
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	f003 030f 	and.w	r3, r3, #15
 80079bc:	683a      	ldr	r2, [r7, #0]
 80079be:	429a      	cmp	r2, r3
 80079c0:	d20c      	bcs.n	80079dc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80079c2:	4b22      	ldr	r3, [pc, #136]	@ (8007a4c <HAL_RCC_ClockConfig+0x1b8>)
 80079c4:	683a      	ldr	r2, [r7, #0]
 80079c6:	b2d2      	uxtb	r2, r2
 80079c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80079ca:	4b20      	ldr	r3, [pc, #128]	@ (8007a4c <HAL_RCC_ClockConfig+0x1b8>)
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	f003 030f 	and.w	r3, r3, #15
 80079d2:	683a      	ldr	r2, [r7, #0]
 80079d4:	429a      	cmp	r2, r3
 80079d6:	d001      	beq.n	80079dc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80079d8:	2301      	movs	r3, #1
 80079da:	e032      	b.n	8007a42 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	f003 0304 	and.w	r3, r3, #4
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d008      	beq.n	80079fa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80079e8:	4b19      	ldr	r3, [pc, #100]	@ (8007a50 <HAL_RCC_ClockConfig+0x1bc>)
 80079ea:	689b      	ldr	r3, [r3, #8]
 80079ec:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	68db      	ldr	r3, [r3, #12]
 80079f4:	4916      	ldr	r1, [pc, #88]	@ (8007a50 <HAL_RCC_ClockConfig+0x1bc>)
 80079f6:	4313      	orrs	r3, r2
 80079f8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	f003 0308 	and.w	r3, r3, #8
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d009      	beq.n	8007a1a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007a06:	4b12      	ldr	r3, [pc, #72]	@ (8007a50 <HAL_RCC_ClockConfig+0x1bc>)
 8007a08:	689b      	ldr	r3, [r3, #8]
 8007a0a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	691b      	ldr	r3, [r3, #16]
 8007a12:	00db      	lsls	r3, r3, #3
 8007a14:	490e      	ldr	r1, [pc, #56]	@ (8007a50 <HAL_RCC_ClockConfig+0x1bc>)
 8007a16:	4313      	orrs	r3, r2
 8007a18:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007a1a:	f000 f821 	bl	8007a60 <HAL_RCC_GetSysClockFreq>
 8007a1e:	4602      	mov	r2, r0
 8007a20:	4b0b      	ldr	r3, [pc, #44]	@ (8007a50 <HAL_RCC_ClockConfig+0x1bc>)
 8007a22:	689b      	ldr	r3, [r3, #8]
 8007a24:	091b      	lsrs	r3, r3, #4
 8007a26:	f003 030f 	and.w	r3, r3, #15
 8007a2a:	490a      	ldr	r1, [pc, #40]	@ (8007a54 <HAL_RCC_ClockConfig+0x1c0>)
 8007a2c:	5ccb      	ldrb	r3, [r1, r3]
 8007a2e:	fa22 f303 	lsr.w	r3, r2, r3
 8007a32:	4a09      	ldr	r2, [pc, #36]	@ (8007a58 <HAL_RCC_ClockConfig+0x1c4>)
 8007a34:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8007a36:	4b09      	ldr	r3, [pc, #36]	@ (8007a5c <HAL_RCC_ClockConfig+0x1c8>)
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	4618      	mov	r0, r3
 8007a3c:	f7fd f888 	bl	8004b50 <HAL_InitTick>

  return HAL_OK;
 8007a40:	2300      	movs	r3, #0
}
 8007a42:	4618      	mov	r0, r3
 8007a44:	3710      	adds	r7, #16
 8007a46:	46bd      	mov	sp, r7
 8007a48:	bd80      	pop	{r7, pc}
 8007a4a:	bf00      	nop
 8007a4c:	40023c00 	.word	0x40023c00
 8007a50:	40023800 	.word	0x40023800
 8007a54:	0800f40c 	.word	0x0800f40c
 8007a58:	20000014 	.word	0x20000014
 8007a5c:	20000028 	.word	0x20000028

08007a60 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007a60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007a64:	b094      	sub	sp, #80	@ 0x50
 8007a66:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007a68:	2300      	movs	r3, #0
 8007a6a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8007a6c:	2300      	movs	r3, #0
 8007a6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8007a70:	2300      	movs	r3, #0
 8007a72:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8007a74:	2300      	movs	r3, #0
 8007a76:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007a78:	4b79      	ldr	r3, [pc, #484]	@ (8007c60 <HAL_RCC_GetSysClockFreq+0x200>)
 8007a7a:	689b      	ldr	r3, [r3, #8]
 8007a7c:	f003 030c 	and.w	r3, r3, #12
 8007a80:	2b08      	cmp	r3, #8
 8007a82:	d00d      	beq.n	8007aa0 <HAL_RCC_GetSysClockFreq+0x40>
 8007a84:	2b08      	cmp	r3, #8
 8007a86:	f200 80e1 	bhi.w	8007c4c <HAL_RCC_GetSysClockFreq+0x1ec>
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d002      	beq.n	8007a94 <HAL_RCC_GetSysClockFreq+0x34>
 8007a8e:	2b04      	cmp	r3, #4
 8007a90:	d003      	beq.n	8007a9a <HAL_RCC_GetSysClockFreq+0x3a>
 8007a92:	e0db      	b.n	8007c4c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007a94:	4b73      	ldr	r3, [pc, #460]	@ (8007c64 <HAL_RCC_GetSysClockFreq+0x204>)
 8007a96:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007a98:	e0db      	b.n	8007c52 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007a9a:	4b72      	ldr	r3, [pc, #456]	@ (8007c64 <HAL_RCC_GetSysClockFreq+0x204>)
 8007a9c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007a9e:	e0d8      	b.n	8007c52 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007aa0:	4b6f      	ldr	r3, [pc, #444]	@ (8007c60 <HAL_RCC_GetSysClockFreq+0x200>)
 8007aa2:	685b      	ldr	r3, [r3, #4]
 8007aa4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007aa8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007aaa:	4b6d      	ldr	r3, [pc, #436]	@ (8007c60 <HAL_RCC_GetSysClockFreq+0x200>)
 8007aac:	685b      	ldr	r3, [r3, #4]
 8007aae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d063      	beq.n	8007b7e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007ab6:	4b6a      	ldr	r3, [pc, #424]	@ (8007c60 <HAL_RCC_GetSysClockFreq+0x200>)
 8007ab8:	685b      	ldr	r3, [r3, #4]
 8007aba:	099b      	lsrs	r3, r3, #6
 8007abc:	2200      	movs	r2, #0
 8007abe:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007ac0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8007ac2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ac4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ac8:	633b      	str	r3, [r7, #48]	@ 0x30
 8007aca:	2300      	movs	r3, #0
 8007acc:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ace:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8007ad2:	4622      	mov	r2, r4
 8007ad4:	462b      	mov	r3, r5
 8007ad6:	f04f 0000 	mov.w	r0, #0
 8007ada:	f04f 0100 	mov.w	r1, #0
 8007ade:	0159      	lsls	r1, r3, #5
 8007ae0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007ae4:	0150      	lsls	r0, r2, #5
 8007ae6:	4602      	mov	r2, r0
 8007ae8:	460b      	mov	r3, r1
 8007aea:	4621      	mov	r1, r4
 8007aec:	1a51      	subs	r1, r2, r1
 8007aee:	6139      	str	r1, [r7, #16]
 8007af0:	4629      	mov	r1, r5
 8007af2:	eb63 0301 	sbc.w	r3, r3, r1
 8007af6:	617b      	str	r3, [r7, #20]
 8007af8:	f04f 0200 	mov.w	r2, #0
 8007afc:	f04f 0300 	mov.w	r3, #0
 8007b00:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007b04:	4659      	mov	r1, fp
 8007b06:	018b      	lsls	r3, r1, #6
 8007b08:	4651      	mov	r1, sl
 8007b0a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007b0e:	4651      	mov	r1, sl
 8007b10:	018a      	lsls	r2, r1, #6
 8007b12:	4651      	mov	r1, sl
 8007b14:	ebb2 0801 	subs.w	r8, r2, r1
 8007b18:	4659      	mov	r1, fp
 8007b1a:	eb63 0901 	sbc.w	r9, r3, r1
 8007b1e:	f04f 0200 	mov.w	r2, #0
 8007b22:	f04f 0300 	mov.w	r3, #0
 8007b26:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007b2a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007b2e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007b32:	4690      	mov	r8, r2
 8007b34:	4699      	mov	r9, r3
 8007b36:	4623      	mov	r3, r4
 8007b38:	eb18 0303 	adds.w	r3, r8, r3
 8007b3c:	60bb      	str	r3, [r7, #8]
 8007b3e:	462b      	mov	r3, r5
 8007b40:	eb49 0303 	adc.w	r3, r9, r3
 8007b44:	60fb      	str	r3, [r7, #12]
 8007b46:	f04f 0200 	mov.w	r2, #0
 8007b4a:	f04f 0300 	mov.w	r3, #0
 8007b4e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8007b52:	4629      	mov	r1, r5
 8007b54:	028b      	lsls	r3, r1, #10
 8007b56:	4621      	mov	r1, r4
 8007b58:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007b5c:	4621      	mov	r1, r4
 8007b5e:	028a      	lsls	r2, r1, #10
 8007b60:	4610      	mov	r0, r2
 8007b62:	4619      	mov	r1, r3
 8007b64:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007b66:	2200      	movs	r2, #0
 8007b68:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007b6a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007b6c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007b70:	f7f8 fb96 	bl	80002a0 <__aeabi_uldivmod>
 8007b74:	4602      	mov	r2, r0
 8007b76:	460b      	mov	r3, r1
 8007b78:	4613      	mov	r3, r2
 8007b7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007b7c:	e058      	b.n	8007c30 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007b7e:	4b38      	ldr	r3, [pc, #224]	@ (8007c60 <HAL_RCC_GetSysClockFreq+0x200>)
 8007b80:	685b      	ldr	r3, [r3, #4]
 8007b82:	099b      	lsrs	r3, r3, #6
 8007b84:	2200      	movs	r2, #0
 8007b86:	4618      	mov	r0, r3
 8007b88:	4611      	mov	r1, r2
 8007b8a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007b8e:	623b      	str	r3, [r7, #32]
 8007b90:	2300      	movs	r3, #0
 8007b92:	627b      	str	r3, [r7, #36]	@ 0x24
 8007b94:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8007b98:	4642      	mov	r2, r8
 8007b9a:	464b      	mov	r3, r9
 8007b9c:	f04f 0000 	mov.w	r0, #0
 8007ba0:	f04f 0100 	mov.w	r1, #0
 8007ba4:	0159      	lsls	r1, r3, #5
 8007ba6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007baa:	0150      	lsls	r0, r2, #5
 8007bac:	4602      	mov	r2, r0
 8007bae:	460b      	mov	r3, r1
 8007bb0:	4641      	mov	r1, r8
 8007bb2:	ebb2 0a01 	subs.w	sl, r2, r1
 8007bb6:	4649      	mov	r1, r9
 8007bb8:	eb63 0b01 	sbc.w	fp, r3, r1
 8007bbc:	f04f 0200 	mov.w	r2, #0
 8007bc0:	f04f 0300 	mov.w	r3, #0
 8007bc4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007bc8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007bcc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8007bd0:	ebb2 040a 	subs.w	r4, r2, sl
 8007bd4:	eb63 050b 	sbc.w	r5, r3, fp
 8007bd8:	f04f 0200 	mov.w	r2, #0
 8007bdc:	f04f 0300 	mov.w	r3, #0
 8007be0:	00eb      	lsls	r3, r5, #3
 8007be2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007be6:	00e2      	lsls	r2, r4, #3
 8007be8:	4614      	mov	r4, r2
 8007bea:	461d      	mov	r5, r3
 8007bec:	4643      	mov	r3, r8
 8007bee:	18e3      	adds	r3, r4, r3
 8007bf0:	603b      	str	r3, [r7, #0]
 8007bf2:	464b      	mov	r3, r9
 8007bf4:	eb45 0303 	adc.w	r3, r5, r3
 8007bf8:	607b      	str	r3, [r7, #4]
 8007bfa:	f04f 0200 	mov.w	r2, #0
 8007bfe:	f04f 0300 	mov.w	r3, #0
 8007c02:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007c06:	4629      	mov	r1, r5
 8007c08:	028b      	lsls	r3, r1, #10
 8007c0a:	4621      	mov	r1, r4
 8007c0c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007c10:	4621      	mov	r1, r4
 8007c12:	028a      	lsls	r2, r1, #10
 8007c14:	4610      	mov	r0, r2
 8007c16:	4619      	mov	r1, r3
 8007c18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007c1a:	2200      	movs	r2, #0
 8007c1c:	61bb      	str	r3, [r7, #24]
 8007c1e:	61fa      	str	r2, [r7, #28]
 8007c20:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007c24:	f7f8 fb3c 	bl	80002a0 <__aeabi_uldivmod>
 8007c28:	4602      	mov	r2, r0
 8007c2a:	460b      	mov	r3, r1
 8007c2c:	4613      	mov	r3, r2
 8007c2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8007c30:	4b0b      	ldr	r3, [pc, #44]	@ (8007c60 <HAL_RCC_GetSysClockFreq+0x200>)
 8007c32:	685b      	ldr	r3, [r3, #4]
 8007c34:	0c1b      	lsrs	r3, r3, #16
 8007c36:	f003 0303 	and.w	r3, r3, #3
 8007c3a:	3301      	adds	r3, #1
 8007c3c:	005b      	lsls	r3, r3, #1
 8007c3e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8007c40:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007c42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007c44:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c48:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007c4a:	e002      	b.n	8007c52 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007c4c:	4b05      	ldr	r3, [pc, #20]	@ (8007c64 <HAL_RCC_GetSysClockFreq+0x204>)
 8007c4e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007c50:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007c52:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8007c54:	4618      	mov	r0, r3
 8007c56:	3750      	adds	r7, #80	@ 0x50
 8007c58:	46bd      	mov	sp, r7
 8007c5a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007c5e:	bf00      	nop
 8007c60:	40023800 	.word	0x40023800
 8007c64:	00f42400 	.word	0x00f42400

08007c68 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007c68:	b480      	push	{r7}
 8007c6a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007c6c:	4b03      	ldr	r3, [pc, #12]	@ (8007c7c <HAL_RCC_GetHCLKFreq+0x14>)
 8007c6e:	681b      	ldr	r3, [r3, #0]
}
 8007c70:	4618      	mov	r0, r3
 8007c72:	46bd      	mov	sp, r7
 8007c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c78:	4770      	bx	lr
 8007c7a:	bf00      	nop
 8007c7c:	20000014 	.word	0x20000014

08007c80 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007c80:	b580      	push	{r7, lr}
 8007c82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007c84:	f7ff fff0 	bl	8007c68 <HAL_RCC_GetHCLKFreq>
 8007c88:	4602      	mov	r2, r0
 8007c8a:	4b05      	ldr	r3, [pc, #20]	@ (8007ca0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007c8c:	689b      	ldr	r3, [r3, #8]
 8007c8e:	0a9b      	lsrs	r3, r3, #10
 8007c90:	f003 0307 	and.w	r3, r3, #7
 8007c94:	4903      	ldr	r1, [pc, #12]	@ (8007ca4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007c96:	5ccb      	ldrb	r3, [r1, r3]
 8007c98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007c9c:	4618      	mov	r0, r3
 8007c9e:	bd80      	pop	{r7, pc}
 8007ca0:	40023800 	.word	0x40023800
 8007ca4:	0800f41c 	.word	0x0800f41c

08007ca8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007ca8:	b580      	push	{r7, lr}
 8007caa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007cac:	f7ff ffdc 	bl	8007c68 <HAL_RCC_GetHCLKFreq>
 8007cb0:	4602      	mov	r2, r0
 8007cb2:	4b05      	ldr	r3, [pc, #20]	@ (8007cc8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007cb4:	689b      	ldr	r3, [r3, #8]
 8007cb6:	0b5b      	lsrs	r3, r3, #13
 8007cb8:	f003 0307 	and.w	r3, r3, #7
 8007cbc:	4903      	ldr	r1, [pc, #12]	@ (8007ccc <HAL_RCC_GetPCLK2Freq+0x24>)
 8007cbe:	5ccb      	ldrb	r3, [r1, r3]
 8007cc0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007cc4:	4618      	mov	r0, r3
 8007cc6:	bd80      	pop	{r7, pc}
 8007cc8:	40023800 	.word	0x40023800
 8007ccc:	0800f41c 	.word	0x0800f41c

08007cd0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007cd0:	b580      	push	{r7, lr}
 8007cd2:	b086      	sub	sp, #24
 8007cd4:	af00      	add	r7, sp, #0
 8007cd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007cd8:	2300      	movs	r3, #0
 8007cda:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8007cdc:	2300      	movs	r3, #0
 8007cde:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	f003 0301 	and.w	r3, r3, #1
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d10b      	bne.n	8007d04 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d105      	bne.n	8007d04 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d075      	beq.n	8007df0 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007d04:	4b91      	ldr	r3, [pc, #580]	@ (8007f4c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8007d06:	2200      	movs	r2, #0
 8007d08:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007d0a:	f7fc ff65 	bl	8004bd8 <HAL_GetTick>
 8007d0e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007d10:	e008      	b.n	8007d24 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007d12:	f7fc ff61 	bl	8004bd8 <HAL_GetTick>
 8007d16:	4602      	mov	r2, r0
 8007d18:	697b      	ldr	r3, [r7, #20]
 8007d1a:	1ad3      	subs	r3, r2, r3
 8007d1c:	2b02      	cmp	r3, #2
 8007d1e:	d901      	bls.n	8007d24 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007d20:	2303      	movs	r3, #3
 8007d22:	e189      	b.n	8008038 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007d24:	4b8a      	ldr	r3, [pc, #552]	@ (8007f50 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d1f0      	bne.n	8007d12 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	f003 0301 	and.w	r3, r3, #1
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d009      	beq.n	8007d50 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	685b      	ldr	r3, [r3, #4]
 8007d40:	019a      	lsls	r2, r3, #6
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	689b      	ldr	r3, [r3, #8]
 8007d46:	071b      	lsls	r3, r3, #28
 8007d48:	4981      	ldr	r1, [pc, #516]	@ (8007f50 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007d4a:	4313      	orrs	r3, r2
 8007d4c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	f003 0302 	and.w	r3, r3, #2
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d01f      	beq.n	8007d9c <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007d5c:	4b7c      	ldr	r3, [pc, #496]	@ (8007f50 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007d5e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007d62:	0f1b      	lsrs	r3, r3, #28
 8007d64:	f003 0307 	and.w	r3, r3, #7
 8007d68:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	685b      	ldr	r3, [r3, #4]
 8007d6e:	019a      	lsls	r2, r3, #6
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	68db      	ldr	r3, [r3, #12]
 8007d74:	061b      	lsls	r3, r3, #24
 8007d76:	431a      	orrs	r2, r3
 8007d78:	693b      	ldr	r3, [r7, #16]
 8007d7a:	071b      	lsls	r3, r3, #28
 8007d7c:	4974      	ldr	r1, [pc, #464]	@ (8007f50 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007d7e:	4313      	orrs	r3, r2
 8007d80:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8007d84:	4b72      	ldr	r3, [pc, #456]	@ (8007f50 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007d86:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007d8a:	f023 021f 	bic.w	r2, r3, #31
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	69db      	ldr	r3, [r3, #28]
 8007d92:	3b01      	subs	r3, #1
 8007d94:	496e      	ldr	r1, [pc, #440]	@ (8007f50 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007d96:	4313      	orrs	r3, r2
 8007d98:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d00d      	beq.n	8007dc4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	685b      	ldr	r3, [r3, #4]
 8007dac:	019a      	lsls	r2, r3, #6
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	68db      	ldr	r3, [r3, #12]
 8007db2:	061b      	lsls	r3, r3, #24
 8007db4:	431a      	orrs	r2, r3
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	689b      	ldr	r3, [r3, #8]
 8007dba:	071b      	lsls	r3, r3, #28
 8007dbc:	4964      	ldr	r1, [pc, #400]	@ (8007f50 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007dbe:	4313      	orrs	r3, r2
 8007dc0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007dc4:	4b61      	ldr	r3, [pc, #388]	@ (8007f4c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8007dc6:	2201      	movs	r2, #1
 8007dc8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007dca:	f7fc ff05 	bl	8004bd8 <HAL_GetTick>
 8007dce:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007dd0:	e008      	b.n	8007de4 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007dd2:	f7fc ff01 	bl	8004bd8 <HAL_GetTick>
 8007dd6:	4602      	mov	r2, r0
 8007dd8:	697b      	ldr	r3, [r7, #20]
 8007dda:	1ad3      	subs	r3, r2, r3
 8007ddc:	2b02      	cmp	r3, #2
 8007dde:	d901      	bls.n	8007de4 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007de0:	2303      	movs	r3, #3
 8007de2:	e129      	b.n	8008038 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007de4:	4b5a      	ldr	r3, [pc, #360]	@ (8007f50 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d0f0      	beq.n	8007dd2 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	f003 0304 	and.w	r3, r3, #4
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d105      	bne.n	8007e08 <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d079      	beq.n	8007efc <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8007e08:	4b52      	ldr	r3, [pc, #328]	@ (8007f54 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8007e0a:	2200      	movs	r2, #0
 8007e0c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007e0e:	f7fc fee3 	bl	8004bd8 <HAL_GetTick>
 8007e12:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007e14:	e008      	b.n	8007e28 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007e16:	f7fc fedf 	bl	8004bd8 <HAL_GetTick>
 8007e1a:	4602      	mov	r2, r0
 8007e1c:	697b      	ldr	r3, [r7, #20]
 8007e1e:	1ad3      	subs	r3, r2, r3
 8007e20:	2b02      	cmp	r3, #2
 8007e22:	d901      	bls.n	8007e28 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007e24:	2303      	movs	r3, #3
 8007e26:	e107      	b.n	8008038 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007e28:	4b49      	ldr	r3, [pc, #292]	@ (8007f50 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007e30:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007e34:	d0ef      	beq.n	8007e16 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	f003 0304 	and.w	r3, r3, #4
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d020      	beq.n	8007e84 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007e42:	4b43      	ldr	r3, [pc, #268]	@ (8007f50 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007e44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e48:	0f1b      	lsrs	r3, r3, #28
 8007e4a:	f003 0307 	and.w	r3, r3, #7
 8007e4e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	691b      	ldr	r3, [r3, #16]
 8007e54:	019a      	lsls	r2, r3, #6
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	695b      	ldr	r3, [r3, #20]
 8007e5a:	061b      	lsls	r3, r3, #24
 8007e5c:	431a      	orrs	r2, r3
 8007e5e:	693b      	ldr	r3, [r7, #16]
 8007e60:	071b      	lsls	r3, r3, #28
 8007e62:	493b      	ldr	r1, [pc, #236]	@ (8007f50 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007e64:	4313      	orrs	r3, r2
 8007e66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8007e6a:	4b39      	ldr	r3, [pc, #228]	@ (8007f50 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007e6c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007e70:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	6a1b      	ldr	r3, [r3, #32]
 8007e78:	3b01      	subs	r3, #1
 8007e7a:	021b      	lsls	r3, r3, #8
 8007e7c:	4934      	ldr	r1, [pc, #208]	@ (8007f50 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007e7e:	4313      	orrs	r3, r2
 8007e80:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	f003 0308 	and.w	r3, r3, #8
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d01e      	beq.n	8007ece <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007e90:	4b2f      	ldr	r3, [pc, #188]	@ (8007f50 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007e92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e96:	0e1b      	lsrs	r3, r3, #24
 8007e98:	f003 030f 	and.w	r3, r3, #15
 8007e9c:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	691b      	ldr	r3, [r3, #16]
 8007ea2:	019a      	lsls	r2, r3, #6
 8007ea4:	693b      	ldr	r3, [r7, #16]
 8007ea6:	061b      	lsls	r3, r3, #24
 8007ea8:	431a      	orrs	r2, r3
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	699b      	ldr	r3, [r3, #24]
 8007eae:	071b      	lsls	r3, r3, #28
 8007eb0:	4927      	ldr	r1, [pc, #156]	@ (8007f50 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007eb2:	4313      	orrs	r3, r2
 8007eb4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8007eb8:	4b25      	ldr	r3, [pc, #148]	@ (8007f50 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007eba:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007ebe:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ec6:	4922      	ldr	r1, [pc, #136]	@ (8007f50 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007ec8:	4313      	orrs	r3, r2
 8007eca:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8007ece:	4b21      	ldr	r3, [pc, #132]	@ (8007f54 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8007ed0:	2201      	movs	r2, #1
 8007ed2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007ed4:	f7fc fe80 	bl	8004bd8 <HAL_GetTick>
 8007ed8:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007eda:	e008      	b.n	8007eee <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007edc:	f7fc fe7c 	bl	8004bd8 <HAL_GetTick>
 8007ee0:	4602      	mov	r2, r0
 8007ee2:	697b      	ldr	r3, [r7, #20]
 8007ee4:	1ad3      	subs	r3, r2, r3
 8007ee6:	2b02      	cmp	r3, #2
 8007ee8:	d901      	bls.n	8007eee <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007eea:	2303      	movs	r3, #3
 8007eec:	e0a4      	b.n	8008038 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007eee:	4b18      	ldr	r3, [pc, #96]	@ (8007f50 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007ef6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007efa:	d1ef      	bne.n	8007edc <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	f003 0320 	and.w	r3, r3, #32
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	f000 808b 	beq.w	8008020 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007f0a:	2300      	movs	r3, #0
 8007f0c:	60fb      	str	r3, [r7, #12]
 8007f0e:	4b10      	ldr	r3, [pc, #64]	@ (8007f50 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007f10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f12:	4a0f      	ldr	r2, [pc, #60]	@ (8007f50 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007f14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007f18:	6413      	str	r3, [r2, #64]	@ 0x40
 8007f1a:	4b0d      	ldr	r3, [pc, #52]	@ (8007f50 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8007f1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007f22:	60fb      	str	r3, [r7, #12]
 8007f24:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8007f26:	4b0c      	ldr	r3, [pc, #48]	@ (8007f58 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	4a0b      	ldr	r2, [pc, #44]	@ (8007f58 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8007f2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007f30:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007f32:	f7fc fe51 	bl	8004bd8 <HAL_GetTick>
 8007f36:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8007f38:	e010      	b.n	8007f5c <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007f3a:	f7fc fe4d 	bl	8004bd8 <HAL_GetTick>
 8007f3e:	4602      	mov	r2, r0
 8007f40:	697b      	ldr	r3, [r7, #20]
 8007f42:	1ad3      	subs	r3, r2, r3
 8007f44:	2b02      	cmp	r3, #2
 8007f46:	d909      	bls.n	8007f5c <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8007f48:	2303      	movs	r3, #3
 8007f4a:	e075      	b.n	8008038 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8007f4c:	42470068 	.word	0x42470068
 8007f50:	40023800 	.word	0x40023800
 8007f54:	42470070 	.word	0x42470070
 8007f58:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8007f5c:	4b38      	ldr	r3, [pc, #224]	@ (8008040 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	d0e8      	beq.n	8007f3a <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007f68:	4b36      	ldr	r3, [pc, #216]	@ (8008044 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007f6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f6c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007f70:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007f72:	693b      	ldr	r3, [r7, #16]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d02f      	beq.n	8007fd8 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f7c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007f80:	693a      	ldr	r2, [r7, #16]
 8007f82:	429a      	cmp	r2, r3
 8007f84:	d028      	beq.n	8007fd8 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007f86:	4b2f      	ldr	r3, [pc, #188]	@ (8008044 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007f88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007f8a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007f8e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007f90:	4b2d      	ldr	r3, [pc, #180]	@ (8008048 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8007f92:	2201      	movs	r2, #1
 8007f94:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007f96:	4b2c      	ldr	r3, [pc, #176]	@ (8008048 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8007f98:	2200      	movs	r2, #0
 8007f9a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8007f9c:	4a29      	ldr	r2, [pc, #164]	@ (8008044 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007f9e:	693b      	ldr	r3, [r7, #16]
 8007fa0:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007fa2:	4b28      	ldr	r3, [pc, #160]	@ (8008044 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007fa4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007fa6:	f003 0301 	and.w	r3, r3, #1
 8007faa:	2b01      	cmp	r3, #1
 8007fac:	d114      	bne.n	8007fd8 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8007fae:	f7fc fe13 	bl	8004bd8 <HAL_GetTick>
 8007fb2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007fb4:	e00a      	b.n	8007fcc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007fb6:	f7fc fe0f 	bl	8004bd8 <HAL_GetTick>
 8007fba:	4602      	mov	r2, r0
 8007fbc:	697b      	ldr	r3, [r7, #20]
 8007fbe:	1ad3      	subs	r3, r2, r3
 8007fc0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007fc4:	4293      	cmp	r3, r2
 8007fc6:	d901      	bls.n	8007fcc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8007fc8:	2303      	movs	r3, #3
 8007fca:	e035      	b.n	8008038 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007fcc:	4b1d      	ldr	r3, [pc, #116]	@ (8008044 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007fce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007fd0:	f003 0302 	and.w	r3, r3, #2
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d0ee      	beq.n	8007fb6 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fdc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007fe0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007fe4:	d10d      	bne.n	8008002 <HAL_RCCEx_PeriphCLKConfig+0x332>
 8007fe6:	4b17      	ldr	r3, [pc, #92]	@ (8008044 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007fe8:	689b      	ldr	r3, [r3, #8]
 8007fea:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ff2:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8007ff6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007ffa:	4912      	ldr	r1, [pc, #72]	@ (8008044 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007ffc:	4313      	orrs	r3, r2
 8007ffe:	608b      	str	r3, [r1, #8]
 8008000:	e005      	b.n	800800e <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8008002:	4b10      	ldr	r3, [pc, #64]	@ (8008044 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008004:	689b      	ldr	r3, [r3, #8]
 8008006:	4a0f      	ldr	r2, [pc, #60]	@ (8008044 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008008:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800800c:	6093      	str	r3, [r2, #8]
 800800e:	4b0d      	ldr	r3, [pc, #52]	@ (8008044 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008010:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008016:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800801a:	490a      	ldr	r1, [pc, #40]	@ (8008044 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800801c:	4313      	orrs	r3, r2
 800801e:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	f003 0310 	and.w	r3, r3, #16
 8008028:	2b00      	cmp	r3, #0
 800802a:	d004      	beq.n	8008036 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8008032:	4b06      	ldr	r3, [pc, #24]	@ (800804c <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8008034:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8008036:	2300      	movs	r3, #0
}
 8008038:	4618      	mov	r0, r3
 800803a:	3718      	adds	r7, #24
 800803c:	46bd      	mov	sp, r7
 800803e:	bd80      	pop	{r7, pc}
 8008040:	40007000 	.word	0x40007000
 8008044:	40023800 	.word	0x40023800
 8008048:	42470e40 	.word	0x42470e40
 800804c:	424711e0 	.word	0x424711e0

08008050 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8008050:	b580      	push	{r7, lr}
 8008052:	b084      	sub	sp, #16
 8008054:	af00      	add	r7, sp, #0
 8008056:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	2b00      	cmp	r3, #0
 800805c:	d101      	bne.n	8008062 <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800805e:	2301      	movs	r3, #1
 8008060:	e073      	b.n	800814a <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	7f5b      	ldrb	r3, [r3, #29]
 8008066:	b2db      	uxtb	r3, r3
 8008068:	2b00      	cmp	r3, #0
 800806a:	d105      	bne.n	8008078 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	2200      	movs	r2, #0
 8008070:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8008072:	6878      	ldr	r0, [r7, #4]
 8008074:	f7fb fd12 	bl	8003a9c <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	2202      	movs	r2, #2
 800807c:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	68db      	ldr	r3, [r3, #12]
 8008084:	f003 0310 	and.w	r3, r3, #16
 8008088:	2b10      	cmp	r3, #16
 800808a:	d055      	beq.n	8008138 <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	22ca      	movs	r2, #202	@ 0xca
 8008092:	625a      	str	r2, [r3, #36]	@ 0x24
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	2253      	movs	r2, #83	@ 0x53
 800809a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800809c:	6878      	ldr	r0, [r7, #4]
 800809e:	f000 f87f 	bl	80081a0 <RTC_EnterInitMode>
 80080a2:	4603      	mov	r3, r0
 80080a4:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80080a6:	7bfb      	ldrb	r3, [r7, #15]
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d12c      	bne.n	8008106 <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	689b      	ldr	r3, [r3, #8]
 80080b2:	687a      	ldr	r2, [r7, #4]
 80080b4:	6812      	ldr	r2, [r2, #0]
 80080b6:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80080ba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80080be:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	6899      	ldr	r1, [r3, #8]
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	685a      	ldr	r2, [r3, #4]
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	691b      	ldr	r3, [r3, #16]
 80080ce:	431a      	orrs	r2, r3
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	695b      	ldr	r3, [r3, #20]
 80080d4:	431a      	orrs	r2, r3
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	430a      	orrs	r2, r1
 80080dc:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	687a      	ldr	r2, [r7, #4]
 80080e4:	68d2      	ldr	r2, [r2, #12]
 80080e6:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	6919      	ldr	r1, [r3, #16]
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	689b      	ldr	r3, [r3, #8]
 80080f2:	041a      	lsls	r2, r3, #16
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	430a      	orrs	r2, r1
 80080fa:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80080fc:	6878      	ldr	r0, [r7, #4]
 80080fe:	f000 f886 	bl	800820e <RTC_ExitInitMode>
 8008102:	4603      	mov	r3, r0
 8008104:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8008106:	7bfb      	ldrb	r3, [r7, #15]
 8008108:	2b00      	cmp	r3, #0
 800810a:	d110      	bne.n	800812e <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800811a:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	699a      	ldr	r2, [r3, #24]
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	430a      	orrs	r2, r1
 800812c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	22ff      	movs	r2, #255	@ 0xff
 8008134:	625a      	str	r2, [r3, #36]	@ 0x24
 8008136:	e001      	b.n	800813c <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8008138:	2300      	movs	r3, #0
 800813a:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800813c:	7bfb      	ldrb	r3, [r7, #15]
 800813e:	2b00      	cmp	r3, #0
 8008140:	d102      	bne.n	8008148 <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	2201      	movs	r2, #1
 8008146:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8008148:	7bfb      	ldrb	r3, [r7, #15]
}
 800814a:	4618      	mov	r0, r3
 800814c:	3710      	adds	r7, #16
 800814e:	46bd      	mov	sp, r7
 8008150:	bd80      	pop	{r7, pc}
	...

08008154 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8008154:	b580      	push	{r7, lr}
 8008156:	b084      	sub	sp, #16
 8008158:	af00      	add	r7, sp, #0
 800815a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800815c:	2300      	movs	r3, #0
 800815e:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	4a0d      	ldr	r2, [pc, #52]	@ (800819c <HAL_RTC_WaitForSynchro+0x48>)
 8008166:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008168:	f7fc fd36 	bl	8004bd8 <HAL_GetTick>
 800816c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800816e:	e009      	b.n	8008184 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8008170:	f7fc fd32 	bl	8004bd8 <HAL_GetTick>
 8008174:	4602      	mov	r2, r0
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	1ad3      	subs	r3, r2, r3
 800817a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800817e:	d901      	bls.n	8008184 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8008180:	2303      	movs	r3, #3
 8008182:	e007      	b.n	8008194 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	68db      	ldr	r3, [r3, #12]
 800818a:	f003 0320 	and.w	r3, r3, #32
 800818e:	2b00      	cmp	r3, #0
 8008190:	d0ee      	beq.n	8008170 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8008192:	2300      	movs	r3, #0
}
 8008194:	4618      	mov	r0, r3
 8008196:	3710      	adds	r7, #16
 8008198:	46bd      	mov	sp, r7
 800819a:	bd80      	pop	{r7, pc}
 800819c:	00017f5f 	.word	0x00017f5f

080081a0 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80081a0:	b580      	push	{r7, lr}
 80081a2:	b084      	sub	sp, #16
 80081a4:	af00      	add	r7, sp, #0
 80081a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80081a8:	2300      	movs	r3, #0
 80081aa:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80081ac:	2300      	movs	r3, #0
 80081ae:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	68db      	ldr	r3, [r3, #12]
 80081b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d122      	bne.n	8008204 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	68da      	ldr	r2, [r3, #12]
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80081cc:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80081ce:	f7fc fd03 	bl	8004bd8 <HAL_GetTick>
 80081d2:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80081d4:	e00c      	b.n	80081f0 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80081d6:	f7fc fcff 	bl	8004bd8 <HAL_GetTick>
 80081da:	4602      	mov	r2, r0
 80081dc:	68bb      	ldr	r3, [r7, #8]
 80081de:	1ad3      	subs	r3, r2, r3
 80081e0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80081e4:	d904      	bls.n	80081f0 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	2204      	movs	r2, #4
 80081ea:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80081ec:	2301      	movs	r3, #1
 80081ee:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	68db      	ldr	r3, [r3, #12]
 80081f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d102      	bne.n	8008204 <RTC_EnterInitMode+0x64>
 80081fe:	7bfb      	ldrb	r3, [r7, #15]
 8008200:	2b01      	cmp	r3, #1
 8008202:	d1e8      	bne.n	80081d6 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8008204:	7bfb      	ldrb	r3, [r7, #15]
}
 8008206:	4618      	mov	r0, r3
 8008208:	3710      	adds	r7, #16
 800820a:	46bd      	mov	sp, r7
 800820c:	bd80      	pop	{r7, pc}

0800820e <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800820e:	b580      	push	{r7, lr}
 8008210:	b084      	sub	sp, #16
 8008212:	af00      	add	r7, sp, #0
 8008214:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008216:	2300      	movs	r3, #0
 8008218:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	68da      	ldr	r2, [r3, #12]
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008228:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	689b      	ldr	r3, [r3, #8]
 8008230:	f003 0320 	and.w	r3, r3, #32
 8008234:	2b00      	cmp	r3, #0
 8008236:	d10a      	bne.n	800824e <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8008238:	6878      	ldr	r0, [r7, #4]
 800823a:	f7ff ff8b 	bl	8008154 <HAL_RTC_WaitForSynchro>
 800823e:	4603      	mov	r3, r0
 8008240:	2b00      	cmp	r3, #0
 8008242:	d004      	beq.n	800824e <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	2204      	movs	r2, #4
 8008248:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800824a:	2301      	movs	r3, #1
 800824c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800824e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008250:	4618      	mov	r0, r3
 8008252:	3710      	adds	r7, #16
 8008254:	46bd      	mov	sp, r7
 8008256:	bd80      	pop	{r7, pc}

08008258 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008258:	b580      	push	{r7, lr}
 800825a:	b082      	sub	sp, #8
 800825c:	af00      	add	r7, sp, #0
 800825e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	2b00      	cmp	r3, #0
 8008264:	d101      	bne.n	800826a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008266:	2301      	movs	r3, #1
 8008268:	e07b      	b.n	8008362 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800826e:	2b00      	cmp	r3, #0
 8008270:	d108      	bne.n	8008284 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	685b      	ldr	r3, [r3, #4]
 8008276:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800827a:	d009      	beq.n	8008290 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	2200      	movs	r2, #0
 8008280:	61da      	str	r2, [r3, #28]
 8008282:	e005      	b.n	8008290 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	2200      	movs	r2, #0
 8008288:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	2200      	movs	r2, #0
 800828e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	2200      	movs	r2, #0
 8008294:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800829c:	b2db      	uxtb	r3, r3
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d106      	bne.n	80082b0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	2200      	movs	r2, #0
 80082a6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80082aa:	6878      	ldr	r0, [r7, #4]
 80082ac:	f7fb fc20 	bl	8003af0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	2202      	movs	r2, #2
 80082b4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	681a      	ldr	r2, [r3, #0]
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80082c6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	685b      	ldr	r3, [r3, #4]
 80082cc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	689b      	ldr	r3, [r3, #8]
 80082d4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80082d8:	431a      	orrs	r2, r3
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	68db      	ldr	r3, [r3, #12]
 80082de:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80082e2:	431a      	orrs	r2, r3
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	691b      	ldr	r3, [r3, #16]
 80082e8:	f003 0302 	and.w	r3, r3, #2
 80082ec:	431a      	orrs	r2, r3
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	695b      	ldr	r3, [r3, #20]
 80082f2:	f003 0301 	and.w	r3, r3, #1
 80082f6:	431a      	orrs	r2, r3
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	699b      	ldr	r3, [r3, #24]
 80082fc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008300:	431a      	orrs	r2, r3
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	69db      	ldr	r3, [r3, #28]
 8008306:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800830a:	431a      	orrs	r2, r3
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	6a1b      	ldr	r3, [r3, #32]
 8008310:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008314:	ea42 0103 	orr.w	r1, r2, r3
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800831c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	430a      	orrs	r2, r1
 8008326:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	699b      	ldr	r3, [r3, #24]
 800832c:	0c1b      	lsrs	r3, r3, #16
 800832e:	f003 0104 	and.w	r1, r3, #4
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008336:	f003 0210 	and.w	r2, r3, #16
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	430a      	orrs	r2, r1
 8008340:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	69da      	ldr	r2, [r3, #28]
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008350:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	2200      	movs	r2, #0
 8008356:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	2201      	movs	r2, #1
 800835c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8008360:	2300      	movs	r3, #0
}
 8008362:	4618      	mov	r0, r3
 8008364:	3708      	adds	r7, #8
 8008366:	46bd      	mov	sp, r7
 8008368:	bd80      	pop	{r7, pc}

0800836a <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800836a:	b580      	push	{r7, lr}
 800836c:	b088      	sub	sp, #32
 800836e:	af00      	add	r7, sp, #0
 8008370:	60f8      	str	r0, [r7, #12]
 8008372:	60b9      	str	r1, [r7, #8]
 8008374:	603b      	str	r3, [r7, #0]
 8008376:	4613      	mov	r3, r2
 8008378:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800837a:	f7fc fc2d 	bl	8004bd8 <HAL_GetTick>
 800837e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8008380:	88fb      	ldrh	r3, [r7, #6]
 8008382:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800838a:	b2db      	uxtb	r3, r3
 800838c:	2b01      	cmp	r3, #1
 800838e:	d001      	beq.n	8008394 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8008390:	2302      	movs	r3, #2
 8008392:	e12a      	b.n	80085ea <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8008394:	68bb      	ldr	r3, [r7, #8]
 8008396:	2b00      	cmp	r3, #0
 8008398:	d002      	beq.n	80083a0 <HAL_SPI_Transmit+0x36>
 800839a:	88fb      	ldrh	r3, [r7, #6]
 800839c:	2b00      	cmp	r3, #0
 800839e:	d101      	bne.n	80083a4 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80083a0:	2301      	movs	r3, #1
 80083a2:	e122      	b.n	80085ea <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80083aa:	2b01      	cmp	r3, #1
 80083ac:	d101      	bne.n	80083b2 <HAL_SPI_Transmit+0x48>
 80083ae:	2302      	movs	r3, #2
 80083b0:	e11b      	b.n	80085ea <HAL_SPI_Transmit+0x280>
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	2201      	movs	r2, #1
 80083b6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	2203      	movs	r2, #3
 80083be:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	2200      	movs	r2, #0
 80083c6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	68ba      	ldr	r2, [r7, #8]
 80083cc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	88fa      	ldrh	r2, [r7, #6]
 80083d2:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	88fa      	ldrh	r2, [r7, #6]
 80083d8:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	2200      	movs	r2, #0
 80083de:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	2200      	movs	r2, #0
 80083e4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	2200      	movs	r2, #0
 80083ea:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	2200      	movs	r2, #0
 80083f0:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	2200      	movs	r2, #0
 80083f6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	689b      	ldr	r3, [r3, #8]
 80083fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008400:	d10f      	bne.n	8008422 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	681a      	ldr	r2, [r3, #0]
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008410:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	681a      	ldr	r2, [r3, #0]
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008420:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800842c:	2b40      	cmp	r3, #64	@ 0x40
 800842e:	d007      	beq.n	8008440 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	681a      	ldr	r2, [r3, #0]
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800843e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	68db      	ldr	r3, [r3, #12]
 8008444:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008448:	d152      	bne.n	80084f0 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	685b      	ldr	r3, [r3, #4]
 800844e:	2b00      	cmp	r3, #0
 8008450:	d002      	beq.n	8008458 <HAL_SPI_Transmit+0xee>
 8008452:	8b7b      	ldrh	r3, [r7, #26]
 8008454:	2b01      	cmp	r3, #1
 8008456:	d145      	bne.n	80084e4 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800845c:	881a      	ldrh	r2, [r3, #0]
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008468:	1c9a      	adds	r2, r3, #2
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008472:	b29b      	uxth	r3, r3
 8008474:	3b01      	subs	r3, #1
 8008476:	b29a      	uxth	r2, r3
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800847c:	e032      	b.n	80084e4 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	689b      	ldr	r3, [r3, #8]
 8008484:	f003 0302 	and.w	r3, r3, #2
 8008488:	2b02      	cmp	r3, #2
 800848a:	d112      	bne.n	80084b2 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008490:	881a      	ldrh	r2, [r3, #0]
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800849c:	1c9a      	adds	r2, r3, #2
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80084a6:	b29b      	uxth	r3, r3
 80084a8:	3b01      	subs	r3, #1
 80084aa:	b29a      	uxth	r2, r3
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	86da      	strh	r2, [r3, #54]	@ 0x36
 80084b0:	e018      	b.n	80084e4 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80084b2:	f7fc fb91 	bl	8004bd8 <HAL_GetTick>
 80084b6:	4602      	mov	r2, r0
 80084b8:	69fb      	ldr	r3, [r7, #28]
 80084ba:	1ad3      	subs	r3, r2, r3
 80084bc:	683a      	ldr	r2, [r7, #0]
 80084be:	429a      	cmp	r2, r3
 80084c0:	d803      	bhi.n	80084ca <HAL_SPI_Transmit+0x160>
 80084c2:	683b      	ldr	r3, [r7, #0]
 80084c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084c8:	d102      	bne.n	80084d0 <HAL_SPI_Transmit+0x166>
 80084ca:	683b      	ldr	r3, [r7, #0]
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d109      	bne.n	80084e4 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	2201      	movs	r2, #1
 80084d4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	2200      	movs	r2, #0
 80084dc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80084e0:	2303      	movs	r3, #3
 80084e2:	e082      	b.n	80085ea <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80084e8:	b29b      	uxth	r3, r3
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d1c7      	bne.n	800847e <HAL_SPI_Transmit+0x114>
 80084ee:	e053      	b.n	8008598 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	685b      	ldr	r3, [r3, #4]
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d002      	beq.n	80084fe <HAL_SPI_Transmit+0x194>
 80084f8:	8b7b      	ldrh	r3, [r7, #26]
 80084fa:	2b01      	cmp	r3, #1
 80084fc:	d147      	bne.n	800858e <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	330c      	adds	r3, #12
 8008508:	7812      	ldrb	r2, [r2, #0]
 800850a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008510:	1c5a      	adds	r2, r3, #1
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800851a:	b29b      	uxth	r3, r3
 800851c:	3b01      	subs	r3, #1
 800851e:	b29a      	uxth	r2, r3
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8008524:	e033      	b.n	800858e <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	689b      	ldr	r3, [r3, #8]
 800852c:	f003 0302 	and.w	r3, r3, #2
 8008530:	2b02      	cmp	r3, #2
 8008532:	d113      	bne.n	800855c <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	330c      	adds	r3, #12
 800853e:	7812      	ldrb	r2, [r2, #0]
 8008540:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008546:	1c5a      	adds	r2, r3, #1
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008550:	b29b      	uxth	r3, r3
 8008552:	3b01      	subs	r3, #1
 8008554:	b29a      	uxth	r2, r3
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	86da      	strh	r2, [r3, #54]	@ 0x36
 800855a:	e018      	b.n	800858e <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800855c:	f7fc fb3c 	bl	8004bd8 <HAL_GetTick>
 8008560:	4602      	mov	r2, r0
 8008562:	69fb      	ldr	r3, [r7, #28]
 8008564:	1ad3      	subs	r3, r2, r3
 8008566:	683a      	ldr	r2, [r7, #0]
 8008568:	429a      	cmp	r2, r3
 800856a:	d803      	bhi.n	8008574 <HAL_SPI_Transmit+0x20a>
 800856c:	683b      	ldr	r3, [r7, #0]
 800856e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008572:	d102      	bne.n	800857a <HAL_SPI_Transmit+0x210>
 8008574:	683b      	ldr	r3, [r7, #0]
 8008576:	2b00      	cmp	r3, #0
 8008578:	d109      	bne.n	800858e <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	2201      	movs	r2, #1
 800857e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	2200      	movs	r2, #0
 8008586:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800858a:	2303      	movs	r3, #3
 800858c:	e02d      	b.n	80085ea <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008592:	b29b      	uxth	r3, r3
 8008594:	2b00      	cmp	r3, #0
 8008596:	d1c6      	bne.n	8008526 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008598:	69fa      	ldr	r2, [r7, #28]
 800859a:	6839      	ldr	r1, [r7, #0]
 800859c:	68f8      	ldr	r0, [r7, #12]
 800859e:	f000 fbd9 	bl	8008d54 <SPI_EndRxTxTransaction>
 80085a2:	4603      	mov	r3, r0
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d002      	beq.n	80085ae <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	2220      	movs	r2, #32
 80085ac:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	689b      	ldr	r3, [r3, #8]
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d10a      	bne.n	80085cc <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80085b6:	2300      	movs	r3, #0
 80085b8:	617b      	str	r3, [r7, #20]
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	68db      	ldr	r3, [r3, #12]
 80085c0:	617b      	str	r3, [r7, #20]
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	689b      	ldr	r3, [r3, #8]
 80085c8:	617b      	str	r3, [r7, #20]
 80085ca:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	2201      	movs	r2, #1
 80085d0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	2200      	movs	r2, #0
 80085d8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d001      	beq.n	80085e8 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80085e4:	2301      	movs	r3, #1
 80085e6:	e000      	b.n	80085ea <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80085e8:	2300      	movs	r3, #0
  }
}
 80085ea:	4618      	mov	r0, r3
 80085ec:	3720      	adds	r7, #32
 80085ee:	46bd      	mov	sp, r7
 80085f0:	bd80      	pop	{r7, pc}

080085f2 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80085f2:	b580      	push	{r7, lr}
 80085f4:	b088      	sub	sp, #32
 80085f6:	af02      	add	r7, sp, #8
 80085f8:	60f8      	str	r0, [r7, #12]
 80085fa:	60b9      	str	r1, [r7, #8]
 80085fc:	603b      	str	r3, [r7, #0]
 80085fe:	4613      	mov	r3, r2
 8008600:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008608:	b2db      	uxtb	r3, r3
 800860a:	2b01      	cmp	r3, #1
 800860c:	d001      	beq.n	8008612 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800860e:	2302      	movs	r3, #2
 8008610:	e104      	b.n	800881c <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8008612:	68bb      	ldr	r3, [r7, #8]
 8008614:	2b00      	cmp	r3, #0
 8008616:	d002      	beq.n	800861e <HAL_SPI_Receive+0x2c>
 8008618:	88fb      	ldrh	r3, [r7, #6]
 800861a:	2b00      	cmp	r3, #0
 800861c:	d101      	bne.n	8008622 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800861e:	2301      	movs	r3, #1
 8008620:	e0fc      	b.n	800881c <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	685b      	ldr	r3, [r3, #4]
 8008626:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800862a:	d112      	bne.n	8008652 <HAL_SPI_Receive+0x60>
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	689b      	ldr	r3, [r3, #8]
 8008630:	2b00      	cmp	r3, #0
 8008632:	d10e      	bne.n	8008652 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	2204      	movs	r2, #4
 8008638:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800863c:	88fa      	ldrh	r2, [r7, #6]
 800863e:	683b      	ldr	r3, [r7, #0]
 8008640:	9300      	str	r3, [sp, #0]
 8008642:	4613      	mov	r3, r2
 8008644:	68ba      	ldr	r2, [r7, #8]
 8008646:	68b9      	ldr	r1, [r7, #8]
 8008648:	68f8      	ldr	r0, [r7, #12]
 800864a:	f000 f8eb 	bl	8008824 <HAL_SPI_TransmitReceive>
 800864e:	4603      	mov	r3, r0
 8008650:	e0e4      	b.n	800881c <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008652:	f7fc fac1 	bl	8004bd8 <HAL_GetTick>
 8008656:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800865e:	2b01      	cmp	r3, #1
 8008660:	d101      	bne.n	8008666 <HAL_SPI_Receive+0x74>
 8008662:	2302      	movs	r3, #2
 8008664:	e0da      	b.n	800881c <HAL_SPI_Receive+0x22a>
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	2201      	movs	r2, #1
 800866a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	2204      	movs	r2, #4
 8008672:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	2200      	movs	r2, #0
 800867a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	68ba      	ldr	r2, [r7, #8]
 8008680:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	88fa      	ldrh	r2, [r7, #6]
 8008686:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	88fa      	ldrh	r2, [r7, #6]
 800868c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	2200      	movs	r2, #0
 8008692:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	2200      	movs	r2, #0
 8008698:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	2200      	movs	r2, #0
 800869e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	2200      	movs	r2, #0
 80086a4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	2200      	movs	r2, #0
 80086aa:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	689b      	ldr	r3, [r3, #8]
 80086b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80086b4:	d10f      	bne.n	80086d6 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	681a      	ldr	r2, [r3, #0]
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80086c4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	681a      	ldr	r2, [r3, #0]
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80086d4:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80086e0:	2b40      	cmp	r3, #64	@ 0x40
 80086e2:	d007      	beq.n	80086f4 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	681a      	ldr	r2, [r3, #0]
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80086f2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	68db      	ldr	r3, [r3, #12]
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d170      	bne.n	80087de <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80086fc:	e035      	b.n	800876a <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	689b      	ldr	r3, [r3, #8]
 8008704:	f003 0301 	and.w	r3, r3, #1
 8008708:	2b01      	cmp	r3, #1
 800870a:	d115      	bne.n	8008738 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	f103 020c 	add.w	r2, r3, #12
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008718:	7812      	ldrb	r2, [r2, #0]
 800871a:	b2d2      	uxtb	r2, r2
 800871c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008722:	1c5a      	adds	r2, r3, #1
 8008724:	68fb      	ldr	r3, [r7, #12]
 8008726:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800872c:	b29b      	uxth	r3, r3
 800872e:	3b01      	subs	r3, #1
 8008730:	b29a      	uxth	r2, r3
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008736:	e018      	b.n	800876a <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008738:	f7fc fa4e 	bl	8004bd8 <HAL_GetTick>
 800873c:	4602      	mov	r2, r0
 800873e:	697b      	ldr	r3, [r7, #20]
 8008740:	1ad3      	subs	r3, r2, r3
 8008742:	683a      	ldr	r2, [r7, #0]
 8008744:	429a      	cmp	r2, r3
 8008746:	d803      	bhi.n	8008750 <HAL_SPI_Receive+0x15e>
 8008748:	683b      	ldr	r3, [r7, #0]
 800874a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800874e:	d102      	bne.n	8008756 <HAL_SPI_Receive+0x164>
 8008750:	683b      	ldr	r3, [r7, #0]
 8008752:	2b00      	cmp	r3, #0
 8008754:	d109      	bne.n	800876a <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	2201      	movs	r2, #1
 800875a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	2200      	movs	r2, #0
 8008762:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8008766:	2303      	movs	r3, #3
 8008768:	e058      	b.n	800881c <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800876e:	b29b      	uxth	r3, r3
 8008770:	2b00      	cmp	r3, #0
 8008772:	d1c4      	bne.n	80086fe <HAL_SPI_Receive+0x10c>
 8008774:	e038      	b.n	80087e8 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	689b      	ldr	r3, [r3, #8]
 800877c:	f003 0301 	and.w	r3, r3, #1
 8008780:	2b01      	cmp	r3, #1
 8008782:	d113      	bne.n	80087ac <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	68da      	ldr	r2, [r3, #12]
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800878e:	b292      	uxth	r2, r2
 8008790:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008796:	1c9a      	adds	r2, r3, #2
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80087a0:	b29b      	uxth	r3, r3
 80087a2:	3b01      	subs	r3, #1
 80087a4:	b29a      	uxth	r2, r3
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80087aa:	e018      	b.n	80087de <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80087ac:	f7fc fa14 	bl	8004bd8 <HAL_GetTick>
 80087b0:	4602      	mov	r2, r0
 80087b2:	697b      	ldr	r3, [r7, #20]
 80087b4:	1ad3      	subs	r3, r2, r3
 80087b6:	683a      	ldr	r2, [r7, #0]
 80087b8:	429a      	cmp	r2, r3
 80087ba:	d803      	bhi.n	80087c4 <HAL_SPI_Receive+0x1d2>
 80087bc:	683b      	ldr	r3, [r7, #0]
 80087be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087c2:	d102      	bne.n	80087ca <HAL_SPI_Receive+0x1d8>
 80087c4:	683b      	ldr	r3, [r7, #0]
 80087c6:	2b00      	cmp	r3, #0
 80087c8:	d109      	bne.n	80087de <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	2201      	movs	r2, #1
 80087ce:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	2200      	movs	r2, #0
 80087d6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80087da:	2303      	movs	r3, #3
 80087dc:	e01e      	b.n	800881c <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80087e2:	b29b      	uxth	r3, r3
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d1c6      	bne.n	8008776 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80087e8:	697a      	ldr	r2, [r7, #20]
 80087ea:	6839      	ldr	r1, [r7, #0]
 80087ec:	68f8      	ldr	r0, [r7, #12]
 80087ee:	f000 fa4b 	bl	8008c88 <SPI_EndRxTransaction>
 80087f2:	4603      	mov	r3, r0
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d002      	beq.n	80087fe <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	2220      	movs	r2, #32
 80087fc:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	2201      	movs	r2, #1
 8008802:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	2200      	movs	r2, #0
 800880a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008812:	2b00      	cmp	r3, #0
 8008814:	d001      	beq.n	800881a <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8008816:	2301      	movs	r3, #1
 8008818:	e000      	b.n	800881c <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 800881a:	2300      	movs	r3, #0
  }
}
 800881c:	4618      	mov	r0, r3
 800881e:	3718      	adds	r7, #24
 8008820:	46bd      	mov	sp, r7
 8008822:	bd80      	pop	{r7, pc}

08008824 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8008824:	b580      	push	{r7, lr}
 8008826:	b08a      	sub	sp, #40	@ 0x28
 8008828:	af00      	add	r7, sp, #0
 800882a:	60f8      	str	r0, [r7, #12]
 800882c:	60b9      	str	r1, [r7, #8]
 800882e:	607a      	str	r2, [r7, #4]
 8008830:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008832:	2301      	movs	r3, #1
 8008834:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008836:	f7fc f9cf 	bl	8004bd8 <HAL_GetTick>
 800883a:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008842:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	685b      	ldr	r3, [r3, #4]
 8008848:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800884a:	887b      	ldrh	r3, [r7, #2]
 800884c:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800884e:	7ffb      	ldrb	r3, [r7, #31]
 8008850:	2b01      	cmp	r3, #1
 8008852:	d00c      	beq.n	800886e <HAL_SPI_TransmitReceive+0x4a>
 8008854:	69bb      	ldr	r3, [r7, #24]
 8008856:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800885a:	d106      	bne.n	800886a <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	689b      	ldr	r3, [r3, #8]
 8008860:	2b00      	cmp	r3, #0
 8008862:	d102      	bne.n	800886a <HAL_SPI_TransmitReceive+0x46>
 8008864:	7ffb      	ldrb	r3, [r7, #31]
 8008866:	2b04      	cmp	r3, #4
 8008868:	d001      	beq.n	800886e <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800886a:	2302      	movs	r3, #2
 800886c:	e17f      	b.n	8008b6e <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800886e:	68bb      	ldr	r3, [r7, #8]
 8008870:	2b00      	cmp	r3, #0
 8008872:	d005      	beq.n	8008880 <HAL_SPI_TransmitReceive+0x5c>
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	2b00      	cmp	r3, #0
 8008878:	d002      	beq.n	8008880 <HAL_SPI_TransmitReceive+0x5c>
 800887a:	887b      	ldrh	r3, [r7, #2]
 800887c:	2b00      	cmp	r3, #0
 800887e:	d101      	bne.n	8008884 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8008880:	2301      	movs	r3, #1
 8008882:	e174      	b.n	8008b6e <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800888a:	2b01      	cmp	r3, #1
 800888c:	d101      	bne.n	8008892 <HAL_SPI_TransmitReceive+0x6e>
 800888e:	2302      	movs	r3, #2
 8008890:	e16d      	b.n	8008b6e <HAL_SPI_TransmitReceive+0x34a>
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	2201      	movs	r2, #1
 8008896:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80088a0:	b2db      	uxtb	r3, r3
 80088a2:	2b04      	cmp	r3, #4
 80088a4:	d003      	beq.n	80088ae <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80088a6:	68fb      	ldr	r3, [r7, #12]
 80088a8:	2205      	movs	r2, #5
 80088aa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	2200      	movs	r2, #0
 80088b2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	687a      	ldr	r2, [r7, #4]
 80088b8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	887a      	ldrh	r2, [r7, #2]
 80088be:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	887a      	ldrh	r2, [r7, #2]
 80088c4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	68ba      	ldr	r2, [r7, #8]
 80088ca:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	887a      	ldrh	r2, [r7, #2]
 80088d0:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	887a      	ldrh	r2, [r7, #2]
 80088d6:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	2200      	movs	r2, #0
 80088dc:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	2200      	movs	r2, #0
 80088e2:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80088ee:	2b40      	cmp	r3, #64	@ 0x40
 80088f0:	d007      	beq.n	8008902 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	681a      	ldr	r2, [r3, #0]
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008900:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	68db      	ldr	r3, [r3, #12]
 8008906:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800890a:	d17e      	bne.n	8008a0a <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	685b      	ldr	r3, [r3, #4]
 8008910:	2b00      	cmp	r3, #0
 8008912:	d002      	beq.n	800891a <HAL_SPI_TransmitReceive+0xf6>
 8008914:	8afb      	ldrh	r3, [r7, #22]
 8008916:	2b01      	cmp	r3, #1
 8008918:	d16c      	bne.n	80089f4 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800891e:	881a      	ldrh	r2, [r3, #0]
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800892a:	1c9a      	adds	r2, r3, #2
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008934:	b29b      	uxth	r3, r3
 8008936:	3b01      	subs	r3, #1
 8008938:	b29a      	uxth	r2, r3
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800893e:	e059      	b.n	80089f4 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	689b      	ldr	r3, [r3, #8]
 8008946:	f003 0302 	and.w	r3, r3, #2
 800894a:	2b02      	cmp	r3, #2
 800894c:	d11b      	bne.n	8008986 <HAL_SPI_TransmitReceive+0x162>
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008952:	b29b      	uxth	r3, r3
 8008954:	2b00      	cmp	r3, #0
 8008956:	d016      	beq.n	8008986 <HAL_SPI_TransmitReceive+0x162>
 8008958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800895a:	2b01      	cmp	r3, #1
 800895c:	d113      	bne.n	8008986 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008962:	881a      	ldrh	r2, [r3, #0]
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800896e:	1c9a      	adds	r2, r3, #2
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008978:	b29b      	uxth	r3, r3
 800897a:	3b01      	subs	r3, #1
 800897c:	b29a      	uxth	r2, r3
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008982:	2300      	movs	r3, #0
 8008984:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	689b      	ldr	r3, [r3, #8]
 800898c:	f003 0301 	and.w	r3, r3, #1
 8008990:	2b01      	cmp	r3, #1
 8008992:	d119      	bne.n	80089c8 <HAL_SPI_TransmitReceive+0x1a4>
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008998:	b29b      	uxth	r3, r3
 800899a:	2b00      	cmp	r3, #0
 800899c:	d014      	beq.n	80089c8 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	68da      	ldr	r2, [r3, #12]
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089a8:	b292      	uxth	r2, r2
 80089aa:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089b0:	1c9a      	adds	r2, r3, #2
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80089ba:	b29b      	uxth	r3, r3
 80089bc:	3b01      	subs	r3, #1
 80089be:	b29a      	uxth	r2, r3
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80089c4:	2301      	movs	r3, #1
 80089c6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80089c8:	f7fc f906 	bl	8004bd8 <HAL_GetTick>
 80089cc:	4602      	mov	r2, r0
 80089ce:	6a3b      	ldr	r3, [r7, #32]
 80089d0:	1ad3      	subs	r3, r2, r3
 80089d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80089d4:	429a      	cmp	r2, r3
 80089d6:	d80d      	bhi.n	80089f4 <HAL_SPI_TransmitReceive+0x1d0>
 80089d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089de:	d009      	beq.n	80089f4 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	2201      	movs	r2, #1
 80089e4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	2200      	movs	r2, #0
 80089ec:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80089f0:	2303      	movs	r3, #3
 80089f2:	e0bc      	b.n	8008b6e <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80089f8:	b29b      	uxth	r3, r3
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d1a0      	bne.n	8008940 <HAL_SPI_TransmitReceive+0x11c>
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008a02:	b29b      	uxth	r3, r3
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d19b      	bne.n	8008940 <HAL_SPI_TransmitReceive+0x11c>
 8008a08:	e082      	b.n	8008b10 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	685b      	ldr	r3, [r3, #4]
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d002      	beq.n	8008a18 <HAL_SPI_TransmitReceive+0x1f4>
 8008a12:	8afb      	ldrh	r3, [r7, #22]
 8008a14:	2b01      	cmp	r3, #1
 8008a16:	d171      	bne.n	8008afc <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	330c      	adds	r3, #12
 8008a22:	7812      	ldrb	r2, [r2, #0]
 8008a24:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a2a:	1c5a      	adds	r2, r3, #1
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008a34:	b29b      	uxth	r3, r3
 8008a36:	3b01      	subs	r3, #1
 8008a38:	b29a      	uxth	r2, r3
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008a3e:	e05d      	b.n	8008afc <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	689b      	ldr	r3, [r3, #8]
 8008a46:	f003 0302 	and.w	r3, r3, #2
 8008a4a:	2b02      	cmp	r3, #2
 8008a4c:	d11c      	bne.n	8008a88 <HAL_SPI_TransmitReceive+0x264>
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008a52:	b29b      	uxth	r3, r3
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d017      	beq.n	8008a88 <HAL_SPI_TransmitReceive+0x264>
 8008a58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a5a:	2b01      	cmp	r3, #1
 8008a5c:	d114      	bne.n	8008a88 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	330c      	adds	r3, #12
 8008a68:	7812      	ldrb	r2, [r2, #0]
 8008a6a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a70:	1c5a      	adds	r2, r3, #1
 8008a72:	68fb      	ldr	r3, [r7, #12]
 8008a74:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008a7a:	b29b      	uxth	r3, r3
 8008a7c:	3b01      	subs	r3, #1
 8008a7e:	b29a      	uxth	r2, r3
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008a84:	2300      	movs	r3, #0
 8008a86:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	689b      	ldr	r3, [r3, #8]
 8008a8e:	f003 0301 	and.w	r3, r3, #1
 8008a92:	2b01      	cmp	r3, #1
 8008a94:	d119      	bne.n	8008aca <HAL_SPI_TransmitReceive+0x2a6>
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008a9a:	b29b      	uxth	r3, r3
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d014      	beq.n	8008aca <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	68da      	ldr	r2, [r3, #12]
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008aaa:	b2d2      	uxtb	r2, r2
 8008aac:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ab2:	1c5a      	adds	r2, r3, #1
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008abc:	b29b      	uxth	r3, r3
 8008abe:	3b01      	subs	r3, #1
 8008ac0:	b29a      	uxth	r2, r3
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008ac6:	2301      	movs	r3, #1
 8008ac8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008aca:	f7fc f885 	bl	8004bd8 <HAL_GetTick>
 8008ace:	4602      	mov	r2, r0
 8008ad0:	6a3b      	ldr	r3, [r7, #32]
 8008ad2:	1ad3      	subs	r3, r2, r3
 8008ad4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008ad6:	429a      	cmp	r2, r3
 8008ad8:	d803      	bhi.n	8008ae2 <HAL_SPI_TransmitReceive+0x2be>
 8008ada:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008adc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ae0:	d102      	bne.n	8008ae8 <HAL_SPI_TransmitReceive+0x2c4>
 8008ae2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d109      	bne.n	8008afc <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	2201      	movs	r2, #1
 8008aec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	2200      	movs	r2, #0
 8008af4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8008af8:	2303      	movs	r3, #3
 8008afa:	e038      	b.n	8008b6e <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008b00:	b29b      	uxth	r3, r3
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d19c      	bne.n	8008a40 <HAL_SPI_TransmitReceive+0x21c>
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008b0a:	b29b      	uxth	r3, r3
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d197      	bne.n	8008a40 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008b10:	6a3a      	ldr	r2, [r7, #32]
 8008b12:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008b14:	68f8      	ldr	r0, [r7, #12]
 8008b16:	f000 f91d 	bl	8008d54 <SPI_EndRxTxTransaction>
 8008b1a:	4603      	mov	r3, r0
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d008      	beq.n	8008b32 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	2220      	movs	r2, #32
 8008b24:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	2200      	movs	r2, #0
 8008b2a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8008b2e:	2301      	movs	r3, #1
 8008b30:	e01d      	b.n	8008b6e <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	689b      	ldr	r3, [r3, #8]
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d10a      	bne.n	8008b50 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008b3a:	2300      	movs	r3, #0
 8008b3c:	613b      	str	r3, [r7, #16]
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	68db      	ldr	r3, [r3, #12]
 8008b44:	613b      	str	r3, [r7, #16]
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	689b      	ldr	r3, [r3, #8]
 8008b4c:	613b      	str	r3, [r7, #16]
 8008b4e:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	2201      	movs	r2, #1
 8008b54:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	2200      	movs	r2, #0
 8008b5c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d001      	beq.n	8008b6c <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8008b68:	2301      	movs	r3, #1
 8008b6a:	e000      	b.n	8008b6e <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8008b6c:	2300      	movs	r3, #0
  }
}
 8008b6e:	4618      	mov	r0, r3
 8008b70:	3728      	adds	r7, #40	@ 0x28
 8008b72:	46bd      	mov	sp, r7
 8008b74:	bd80      	pop	{r7, pc}
	...

08008b78 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008b78:	b580      	push	{r7, lr}
 8008b7a:	b088      	sub	sp, #32
 8008b7c:	af00      	add	r7, sp, #0
 8008b7e:	60f8      	str	r0, [r7, #12]
 8008b80:	60b9      	str	r1, [r7, #8]
 8008b82:	603b      	str	r3, [r7, #0]
 8008b84:	4613      	mov	r3, r2
 8008b86:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008b88:	f7fc f826 	bl	8004bd8 <HAL_GetTick>
 8008b8c:	4602      	mov	r2, r0
 8008b8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b90:	1a9b      	subs	r3, r3, r2
 8008b92:	683a      	ldr	r2, [r7, #0]
 8008b94:	4413      	add	r3, r2
 8008b96:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008b98:	f7fc f81e 	bl	8004bd8 <HAL_GetTick>
 8008b9c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008b9e:	4b39      	ldr	r3, [pc, #228]	@ (8008c84 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	015b      	lsls	r3, r3, #5
 8008ba4:	0d1b      	lsrs	r3, r3, #20
 8008ba6:	69fa      	ldr	r2, [r7, #28]
 8008ba8:	fb02 f303 	mul.w	r3, r2, r3
 8008bac:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008bae:	e055      	b.n	8008c5c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008bb0:	683b      	ldr	r3, [r7, #0]
 8008bb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008bb6:	d051      	beq.n	8008c5c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008bb8:	f7fc f80e 	bl	8004bd8 <HAL_GetTick>
 8008bbc:	4602      	mov	r2, r0
 8008bbe:	69bb      	ldr	r3, [r7, #24]
 8008bc0:	1ad3      	subs	r3, r2, r3
 8008bc2:	69fa      	ldr	r2, [r7, #28]
 8008bc4:	429a      	cmp	r2, r3
 8008bc6:	d902      	bls.n	8008bce <SPI_WaitFlagStateUntilTimeout+0x56>
 8008bc8:	69fb      	ldr	r3, [r7, #28]
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d13d      	bne.n	8008c4a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	685a      	ldr	r2, [r3, #4]
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008bdc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	685b      	ldr	r3, [r3, #4]
 8008be2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008be6:	d111      	bne.n	8008c0c <SPI_WaitFlagStateUntilTimeout+0x94>
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	689b      	ldr	r3, [r3, #8]
 8008bec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008bf0:	d004      	beq.n	8008bfc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	689b      	ldr	r3, [r3, #8]
 8008bf6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008bfa:	d107      	bne.n	8008c0c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	681a      	ldr	r2, [r3, #0]
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008c0a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c10:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008c14:	d10f      	bne.n	8008c36 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	681a      	ldr	r2, [r3, #0]
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008c24:	601a      	str	r2, [r3, #0]
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	681a      	ldr	r2, [r3, #0]
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008c34:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	2201      	movs	r2, #1
 8008c3a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	2200      	movs	r2, #0
 8008c42:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8008c46:	2303      	movs	r3, #3
 8008c48:	e018      	b.n	8008c7c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008c4a:	697b      	ldr	r3, [r7, #20]
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d102      	bne.n	8008c56 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8008c50:	2300      	movs	r3, #0
 8008c52:	61fb      	str	r3, [r7, #28]
 8008c54:	e002      	b.n	8008c5c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8008c56:	697b      	ldr	r3, [r7, #20]
 8008c58:	3b01      	subs	r3, #1
 8008c5a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	689a      	ldr	r2, [r3, #8]
 8008c62:	68bb      	ldr	r3, [r7, #8]
 8008c64:	4013      	ands	r3, r2
 8008c66:	68ba      	ldr	r2, [r7, #8]
 8008c68:	429a      	cmp	r2, r3
 8008c6a:	bf0c      	ite	eq
 8008c6c:	2301      	moveq	r3, #1
 8008c6e:	2300      	movne	r3, #0
 8008c70:	b2db      	uxtb	r3, r3
 8008c72:	461a      	mov	r2, r3
 8008c74:	79fb      	ldrb	r3, [r7, #7]
 8008c76:	429a      	cmp	r2, r3
 8008c78:	d19a      	bne.n	8008bb0 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8008c7a:	2300      	movs	r3, #0
}
 8008c7c:	4618      	mov	r0, r3
 8008c7e:	3720      	adds	r7, #32
 8008c80:	46bd      	mov	sp, r7
 8008c82:	bd80      	pop	{r7, pc}
 8008c84:	20000014 	.word	0x20000014

08008c88 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8008c88:	b580      	push	{r7, lr}
 8008c8a:	b086      	sub	sp, #24
 8008c8c:	af02      	add	r7, sp, #8
 8008c8e:	60f8      	str	r0, [r7, #12]
 8008c90:	60b9      	str	r1, [r7, #8]
 8008c92:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	685b      	ldr	r3, [r3, #4]
 8008c98:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008c9c:	d111      	bne.n	8008cc2 <SPI_EndRxTransaction+0x3a>
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	689b      	ldr	r3, [r3, #8]
 8008ca2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008ca6:	d004      	beq.n	8008cb2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	689b      	ldr	r3, [r3, #8]
 8008cac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008cb0:	d107      	bne.n	8008cc2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8008cb2:	68fb      	ldr	r3, [r7, #12]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	681a      	ldr	r2, [r3, #0]
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008cc0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	685b      	ldr	r3, [r3, #4]
 8008cc6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008cca:	d12a      	bne.n	8008d22 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	689b      	ldr	r3, [r3, #8]
 8008cd0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008cd4:	d012      	beq.n	8008cfc <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	9300      	str	r3, [sp, #0]
 8008cda:	68bb      	ldr	r3, [r7, #8]
 8008cdc:	2200      	movs	r2, #0
 8008cde:	2180      	movs	r1, #128	@ 0x80
 8008ce0:	68f8      	ldr	r0, [r7, #12]
 8008ce2:	f7ff ff49 	bl	8008b78 <SPI_WaitFlagStateUntilTimeout>
 8008ce6:	4603      	mov	r3, r0
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d02d      	beq.n	8008d48 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008cf0:	f043 0220 	orr.w	r2, r3, #32
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8008cf8:	2303      	movs	r3, #3
 8008cfa:	e026      	b.n	8008d4a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	9300      	str	r3, [sp, #0]
 8008d00:	68bb      	ldr	r3, [r7, #8]
 8008d02:	2200      	movs	r2, #0
 8008d04:	2101      	movs	r1, #1
 8008d06:	68f8      	ldr	r0, [r7, #12]
 8008d08:	f7ff ff36 	bl	8008b78 <SPI_WaitFlagStateUntilTimeout>
 8008d0c:	4603      	mov	r3, r0
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d01a      	beq.n	8008d48 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008d16:	f043 0220 	orr.w	r2, r3, #32
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8008d1e:	2303      	movs	r3, #3
 8008d20:	e013      	b.n	8008d4a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	9300      	str	r3, [sp, #0]
 8008d26:	68bb      	ldr	r3, [r7, #8]
 8008d28:	2200      	movs	r2, #0
 8008d2a:	2101      	movs	r1, #1
 8008d2c:	68f8      	ldr	r0, [r7, #12]
 8008d2e:	f7ff ff23 	bl	8008b78 <SPI_WaitFlagStateUntilTimeout>
 8008d32:	4603      	mov	r3, r0
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d007      	beq.n	8008d48 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008d3c:	f043 0220 	orr.w	r2, r3, #32
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8008d44:	2303      	movs	r3, #3
 8008d46:	e000      	b.n	8008d4a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8008d48:	2300      	movs	r3, #0
}
 8008d4a:	4618      	mov	r0, r3
 8008d4c:	3710      	adds	r7, #16
 8008d4e:	46bd      	mov	sp, r7
 8008d50:	bd80      	pop	{r7, pc}
	...

08008d54 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008d54:	b580      	push	{r7, lr}
 8008d56:	b088      	sub	sp, #32
 8008d58:	af02      	add	r7, sp, #8
 8008d5a:	60f8      	str	r0, [r7, #12]
 8008d5c:	60b9      	str	r1, [r7, #8]
 8008d5e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	9300      	str	r3, [sp, #0]
 8008d64:	68bb      	ldr	r3, [r7, #8]
 8008d66:	2201      	movs	r2, #1
 8008d68:	2102      	movs	r1, #2
 8008d6a:	68f8      	ldr	r0, [r7, #12]
 8008d6c:	f7ff ff04 	bl	8008b78 <SPI_WaitFlagStateUntilTimeout>
 8008d70:	4603      	mov	r3, r0
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d007      	beq.n	8008d86 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008d7a:	f043 0220 	orr.w	r2, r3, #32
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8008d82:	2303      	movs	r3, #3
 8008d84:	e032      	b.n	8008dec <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8008d86:	4b1b      	ldr	r3, [pc, #108]	@ (8008df4 <SPI_EndRxTxTransaction+0xa0>)
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	4a1b      	ldr	r2, [pc, #108]	@ (8008df8 <SPI_EndRxTxTransaction+0xa4>)
 8008d8c:	fba2 2303 	umull	r2, r3, r2, r3
 8008d90:	0d5b      	lsrs	r3, r3, #21
 8008d92:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8008d96:	fb02 f303 	mul.w	r3, r2, r3
 8008d9a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	685b      	ldr	r3, [r3, #4]
 8008da0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008da4:	d112      	bne.n	8008dcc <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	9300      	str	r3, [sp, #0]
 8008daa:	68bb      	ldr	r3, [r7, #8]
 8008dac:	2200      	movs	r2, #0
 8008dae:	2180      	movs	r1, #128	@ 0x80
 8008db0:	68f8      	ldr	r0, [r7, #12]
 8008db2:	f7ff fee1 	bl	8008b78 <SPI_WaitFlagStateUntilTimeout>
 8008db6:	4603      	mov	r3, r0
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d016      	beq.n	8008dea <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008dc0:	f043 0220 	orr.w	r2, r3, #32
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8008dc8:	2303      	movs	r3, #3
 8008dca:	e00f      	b.n	8008dec <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8008dcc:	697b      	ldr	r3, [r7, #20]
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d00a      	beq.n	8008de8 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8008dd2:	697b      	ldr	r3, [r7, #20]
 8008dd4:	3b01      	subs	r3, #1
 8008dd6:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	689b      	ldr	r3, [r3, #8]
 8008dde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008de2:	2b80      	cmp	r3, #128	@ 0x80
 8008de4:	d0f2      	beq.n	8008dcc <SPI_EndRxTxTransaction+0x78>
 8008de6:	e000      	b.n	8008dea <SPI_EndRxTxTransaction+0x96>
        break;
 8008de8:	bf00      	nop
  }

  return HAL_OK;
 8008dea:	2300      	movs	r3, #0
}
 8008dec:	4618      	mov	r0, r3
 8008dee:	3718      	adds	r7, #24
 8008df0:	46bd      	mov	sp, r7
 8008df2:	bd80      	pop	{r7, pc}
 8008df4:	20000014 	.word	0x20000014
 8008df8:	165e9f81 	.word	0x165e9f81

08008dfc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008dfc:	b580      	push	{r7, lr}
 8008dfe:	b082      	sub	sp, #8
 8008e00:	af00      	add	r7, sp, #0
 8008e02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d101      	bne.n	8008e0e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008e0a:	2301      	movs	r3, #1
 8008e0c:	e041      	b.n	8008e92 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008e14:	b2db      	uxtb	r3, r3
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d106      	bne.n	8008e28 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	2200      	movs	r2, #0
 8008e1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008e22:	6878      	ldr	r0, [r7, #4]
 8008e24:	f7fa fee0 	bl	8003be8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	2202      	movs	r2, #2
 8008e2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681a      	ldr	r2, [r3, #0]
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	3304      	adds	r3, #4
 8008e38:	4619      	mov	r1, r3
 8008e3a:	4610      	mov	r0, r2
 8008e3c:	f000 fa10 	bl	8009260 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	2201      	movs	r2, #1
 8008e44:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	2201      	movs	r2, #1
 8008e4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	2201      	movs	r2, #1
 8008e54:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	2201      	movs	r2, #1
 8008e5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	2201      	movs	r2, #1
 8008e64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	2201      	movs	r2, #1
 8008e6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	2201      	movs	r2, #1
 8008e74:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	2201      	movs	r2, #1
 8008e7c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	2201      	movs	r2, #1
 8008e84:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	2201      	movs	r2, #1
 8008e8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008e90:	2300      	movs	r3, #0
}
 8008e92:	4618      	mov	r0, r3
 8008e94:	3708      	adds	r7, #8
 8008e96:	46bd      	mov	sp, r7
 8008e98:	bd80      	pop	{r7, pc}

08008e9a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008e9a:	b580      	push	{r7, lr}
 8008e9c:	b082      	sub	sp, #8
 8008e9e:	af00      	add	r7, sp, #0
 8008ea0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d101      	bne.n	8008eac <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008ea8:	2301      	movs	r3, #1
 8008eaa:	e041      	b.n	8008f30 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008eb2:	b2db      	uxtb	r3, r3
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d106      	bne.n	8008ec6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	2200      	movs	r2, #0
 8008ebc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008ec0:	6878      	ldr	r0, [r7, #4]
 8008ec2:	f000 f839 	bl	8008f38 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	2202      	movs	r2, #2
 8008eca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	681a      	ldr	r2, [r3, #0]
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	3304      	adds	r3, #4
 8008ed6:	4619      	mov	r1, r3
 8008ed8:	4610      	mov	r0, r2
 8008eda:	f000 f9c1 	bl	8009260 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	2201      	movs	r2, #1
 8008ee2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	2201      	movs	r2, #1
 8008eea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	2201      	movs	r2, #1
 8008ef2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	2201      	movs	r2, #1
 8008efa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	2201      	movs	r2, #1
 8008f02:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	2201      	movs	r2, #1
 8008f0a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	2201      	movs	r2, #1
 8008f12:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	2201      	movs	r2, #1
 8008f1a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	2201      	movs	r2, #1
 8008f22:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	2201      	movs	r2, #1
 8008f2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008f2e:	2300      	movs	r3, #0
}
 8008f30:	4618      	mov	r0, r3
 8008f32:	3708      	adds	r7, #8
 8008f34:	46bd      	mov	sp, r7
 8008f36:	bd80      	pop	{r7, pc}

08008f38 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008f38:	b480      	push	{r7}
 8008f3a:	b083      	sub	sp, #12
 8008f3c:	af00      	add	r7, sp, #0
 8008f3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008f40:	bf00      	nop
 8008f42:	370c      	adds	r7, #12
 8008f44:	46bd      	mov	sp, r7
 8008f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f4a:	4770      	bx	lr

08008f4c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008f4c:	b580      	push	{r7, lr}
 8008f4e:	b086      	sub	sp, #24
 8008f50:	af00      	add	r7, sp, #0
 8008f52:	60f8      	str	r0, [r7, #12]
 8008f54:	60b9      	str	r1, [r7, #8]
 8008f56:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008f58:	2300      	movs	r3, #0
 8008f5a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008f62:	2b01      	cmp	r3, #1
 8008f64:	d101      	bne.n	8008f6a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008f66:	2302      	movs	r3, #2
 8008f68:	e0ae      	b.n	80090c8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	2201      	movs	r2, #1
 8008f6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	2b0c      	cmp	r3, #12
 8008f76:	f200 809f 	bhi.w	80090b8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8008f7a:	a201      	add	r2, pc, #4	@ (adr r2, 8008f80 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008f7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f80:	08008fb5 	.word	0x08008fb5
 8008f84:	080090b9 	.word	0x080090b9
 8008f88:	080090b9 	.word	0x080090b9
 8008f8c:	080090b9 	.word	0x080090b9
 8008f90:	08008ff5 	.word	0x08008ff5
 8008f94:	080090b9 	.word	0x080090b9
 8008f98:	080090b9 	.word	0x080090b9
 8008f9c:	080090b9 	.word	0x080090b9
 8008fa0:	08009037 	.word	0x08009037
 8008fa4:	080090b9 	.word	0x080090b9
 8008fa8:	080090b9 	.word	0x080090b9
 8008fac:	080090b9 	.word	0x080090b9
 8008fb0:	08009077 	.word	0x08009077
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	68b9      	ldr	r1, [r7, #8]
 8008fba:	4618      	mov	r0, r3
 8008fbc:	f000 f9f6 	bl	80093ac <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	699a      	ldr	r2, [r3, #24]
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	f042 0208 	orr.w	r2, r2, #8
 8008fce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	699a      	ldr	r2, [r3, #24]
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	f022 0204 	bic.w	r2, r2, #4
 8008fde:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	6999      	ldr	r1, [r3, #24]
 8008fe6:	68bb      	ldr	r3, [r7, #8]
 8008fe8:	691a      	ldr	r2, [r3, #16]
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	430a      	orrs	r2, r1
 8008ff0:	619a      	str	r2, [r3, #24]
      break;
 8008ff2:	e064      	b.n	80090be <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	68b9      	ldr	r1, [r7, #8]
 8008ffa:	4618      	mov	r0, r3
 8008ffc:	f000 fa46 	bl	800948c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	699a      	ldr	r2, [r3, #24]
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800900e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	699a      	ldr	r2, [r3, #24]
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800901e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	6999      	ldr	r1, [r3, #24]
 8009026:	68bb      	ldr	r3, [r7, #8]
 8009028:	691b      	ldr	r3, [r3, #16]
 800902a:	021a      	lsls	r2, r3, #8
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	430a      	orrs	r2, r1
 8009032:	619a      	str	r2, [r3, #24]
      break;
 8009034:	e043      	b.n	80090be <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	68b9      	ldr	r1, [r7, #8]
 800903c:	4618      	mov	r0, r3
 800903e:	f000 fa9b 	bl	8009578 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	69da      	ldr	r2, [r3, #28]
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	f042 0208 	orr.w	r2, r2, #8
 8009050:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	69da      	ldr	r2, [r3, #28]
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	f022 0204 	bic.w	r2, r2, #4
 8009060:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	69d9      	ldr	r1, [r3, #28]
 8009068:	68bb      	ldr	r3, [r7, #8]
 800906a:	691a      	ldr	r2, [r3, #16]
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	430a      	orrs	r2, r1
 8009072:	61da      	str	r2, [r3, #28]
      break;
 8009074:	e023      	b.n	80090be <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	68b9      	ldr	r1, [r7, #8]
 800907c:	4618      	mov	r0, r3
 800907e:	f000 faef 	bl	8009660 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	69da      	ldr	r2, [r3, #28]
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009090:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	69da      	ldr	r2, [r3, #28]
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80090a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	69d9      	ldr	r1, [r3, #28]
 80090a8:	68bb      	ldr	r3, [r7, #8]
 80090aa:	691b      	ldr	r3, [r3, #16]
 80090ac:	021a      	lsls	r2, r3, #8
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	430a      	orrs	r2, r1
 80090b4:	61da      	str	r2, [r3, #28]
      break;
 80090b6:	e002      	b.n	80090be <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80090b8:	2301      	movs	r3, #1
 80090ba:	75fb      	strb	r3, [r7, #23]
      break;
 80090bc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	2200      	movs	r2, #0
 80090c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80090c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80090c8:	4618      	mov	r0, r3
 80090ca:	3718      	adds	r7, #24
 80090cc:	46bd      	mov	sp, r7
 80090ce:	bd80      	pop	{r7, pc}

080090d0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80090d0:	b580      	push	{r7, lr}
 80090d2:	b084      	sub	sp, #16
 80090d4:	af00      	add	r7, sp, #0
 80090d6:	6078      	str	r0, [r7, #4]
 80090d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80090da:	2300      	movs	r3, #0
 80090dc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80090e4:	2b01      	cmp	r3, #1
 80090e6:	d101      	bne.n	80090ec <HAL_TIM_ConfigClockSource+0x1c>
 80090e8:	2302      	movs	r3, #2
 80090ea:	e0b4      	b.n	8009256 <HAL_TIM_ConfigClockSource+0x186>
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	2201      	movs	r2, #1
 80090f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	2202      	movs	r2, #2
 80090f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	689b      	ldr	r3, [r3, #8]
 8009102:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009104:	68bb      	ldr	r3, [r7, #8]
 8009106:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800910a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800910c:	68bb      	ldr	r3, [r7, #8]
 800910e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009112:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	68ba      	ldr	r2, [r7, #8]
 800911a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800911c:	683b      	ldr	r3, [r7, #0]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009124:	d03e      	beq.n	80091a4 <HAL_TIM_ConfigClockSource+0xd4>
 8009126:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800912a:	f200 8087 	bhi.w	800923c <HAL_TIM_ConfigClockSource+0x16c>
 800912e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009132:	f000 8086 	beq.w	8009242 <HAL_TIM_ConfigClockSource+0x172>
 8009136:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800913a:	d87f      	bhi.n	800923c <HAL_TIM_ConfigClockSource+0x16c>
 800913c:	2b70      	cmp	r3, #112	@ 0x70
 800913e:	d01a      	beq.n	8009176 <HAL_TIM_ConfigClockSource+0xa6>
 8009140:	2b70      	cmp	r3, #112	@ 0x70
 8009142:	d87b      	bhi.n	800923c <HAL_TIM_ConfigClockSource+0x16c>
 8009144:	2b60      	cmp	r3, #96	@ 0x60
 8009146:	d050      	beq.n	80091ea <HAL_TIM_ConfigClockSource+0x11a>
 8009148:	2b60      	cmp	r3, #96	@ 0x60
 800914a:	d877      	bhi.n	800923c <HAL_TIM_ConfigClockSource+0x16c>
 800914c:	2b50      	cmp	r3, #80	@ 0x50
 800914e:	d03c      	beq.n	80091ca <HAL_TIM_ConfigClockSource+0xfa>
 8009150:	2b50      	cmp	r3, #80	@ 0x50
 8009152:	d873      	bhi.n	800923c <HAL_TIM_ConfigClockSource+0x16c>
 8009154:	2b40      	cmp	r3, #64	@ 0x40
 8009156:	d058      	beq.n	800920a <HAL_TIM_ConfigClockSource+0x13a>
 8009158:	2b40      	cmp	r3, #64	@ 0x40
 800915a:	d86f      	bhi.n	800923c <HAL_TIM_ConfigClockSource+0x16c>
 800915c:	2b30      	cmp	r3, #48	@ 0x30
 800915e:	d064      	beq.n	800922a <HAL_TIM_ConfigClockSource+0x15a>
 8009160:	2b30      	cmp	r3, #48	@ 0x30
 8009162:	d86b      	bhi.n	800923c <HAL_TIM_ConfigClockSource+0x16c>
 8009164:	2b20      	cmp	r3, #32
 8009166:	d060      	beq.n	800922a <HAL_TIM_ConfigClockSource+0x15a>
 8009168:	2b20      	cmp	r3, #32
 800916a:	d867      	bhi.n	800923c <HAL_TIM_ConfigClockSource+0x16c>
 800916c:	2b00      	cmp	r3, #0
 800916e:	d05c      	beq.n	800922a <HAL_TIM_ConfigClockSource+0x15a>
 8009170:	2b10      	cmp	r3, #16
 8009172:	d05a      	beq.n	800922a <HAL_TIM_ConfigClockSource+0x15a>
 8009174:	e062      	b.n	800923c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800917a:	683b      	ldr	r3, [r7, #0]
 800917c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800917e:	683b      	ldr	r3, [r7, #0]
 8009180:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009182:	683b      	ldr	r3, [r7, #0]
 8009184:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009186:	f000 fb3b 	bl	8009800 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	689b      	ldr	r3, [r3, #8]
 8009190:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009192:	68bb      	ldr	r3, [r7, #8]
 8009194:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8009198:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	68ba      	ldr	r2, [r7, #8]
 80091a0:	609a      	str	r2, [r3, #8]
      break;
 80091a2:	e04f      	b.n	8009244 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80091a8:	683b      	ldr	r3, [r7, #0]
 80091aa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80091ac:	683b      	ldr	r3, [r7, #0]
 80091ae:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80091b0:	683b      	ldr	r3, [r7, #0]
 80091b2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80091b4:	f000 fb24 	bl	8009800 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	689a      	ldr	r2, [r3, #8]
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80091c6:	609a      	str	r2, [r3, #8]
      break;
 80091c8:	e03c      	b.n	8009244 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80091ce:	683b      	ldr	r3, [r7, #0]
 80091d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80091d2:	683b      	ldr	r3, [r7, #0]
 80091d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80091d6:	461a      	mov	r2, r3
 80091d8:	f000 fa98 	bl	800970c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	2150      	movs	r1, #80	@ 0x50
 80091e2:	4618      	mov	r0, r3
 80091e4:	f000 faf1 	bl	80097ca <TIM_ITRx_SetConfig>
      break;
 80091e8:	e02c      	b.n	8009244 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80091ee:	683b      	ldr	r3, [r7, #0]
 80091f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80091f2:	683b      	ldr	r3, [r7, #0]
 80091f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80091f6:	461a      	mov	r2, r3
 80091f8:	f000 fab7 	bl	800976a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	2160      	movs	r1, #96	@ 0x60
 8009202:	4618      	mov	r0, r3
 8009204:	f000 fae1 	bl	80097ca <TIM_ITRx_SetConfig>
      break;
 8009208:	e01c      	b.n	8009244 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800920e:	683b      	ldr	r3, [r7, #0]
 8009210:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009212:	683b      	ldr	r3, [r7, #0]
 8009214:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009216:	461a      	mov	r2, r3
 8009218:	f000 fa78 	bl	800970c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	2140      	movs	r1, #64	@ 0x40
 8009222:	4618      	mov	r0, r3
 8009224:	f000 fad1 	bl	80097ca <TIM_ITRx_SetConfig>
      break;
 8009228:	e00c      	b.n	8009244 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	681a      	ldr	r2, [r3, #0]
 800922e:	683b      	ldr	r3, [r7, #0]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	4619      	mov	r1, r3
 8009234:	4610      	mov	r0, r2
 8009236:	f000 fac8 	bl	80097ca <TIM_ITRx_SetConfig>
      break;
 800923a:	e003      	b.n	8009244 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800923c:	2301      	movs	r3, #1
 800923e:	73fb      	strb	r3, [r7, #15]
      break;
 8009240:	e000      	b.n	8009244 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8009242:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	2201      	movs	r2, #1
 8009248:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	2200      	movs	r2, #0
 8009250:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009254:	7bfb      	ldrb	r3, [r7, #15]
}
 8009256:	4618      	mov	r0, r3
 8009258:	3710      	adds	r7, #16
 800925a:	46bd      	mov	sp, r7
 800925c:	bd80      	pop	{r7, pc}
	...

08009260 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009260:	b480      	push	{r7}
 8009262:	b085      	sub	sp, #20
 8009264:	af00      	add	r7, sp, #0
 8009266:	6078      	str	r0, [r7, #4]
 8009268:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	4a43      	ldr	r2, [pc, #268]	@ (8009380 <TIM_Base_SetConfig+0x120>)
 8009274:	4293      	cmp	r3, r2
 8009276:	d013      	beq.n	80092a0 <TIM_Base_SetConfig+0x40>
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800927e:	d00f      	beq.n	80092a0 <TIM_Base_SetConfig+0x40>
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	4a40      	ldr	r2, [pc, #256]	@ (8009384 <TIM_Base_SetConfig+0x124>)
 8009284:	4293      	cmp	r3, r2
 8009286:	d00b      	beq.n	80092a0 <TIM_Base_SetConfig+0x40>
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	4a3f      	ldr	r2, [pc, #252]	@ (8009388 <TIM_Base_SetConfig+0x128>)
 800928c:	4293      	cmp	r3, r2
 800928e:	d007      	beq.n	80092a0 <TIM_Base_SetConfig+0x40>
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	4a3e      	ldr	r2, [pc, #248]	@ (800938c <TIM_Base_SetConfig+0x12c>)
 8009294:	4293      	cmp	r3, r2
 8009296:	d003      	beq.n	80092a0 <TIM_Base_SetConfig+0x40>
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	4a3d      	ldr	r2, [pc, #244]	@ (8009390 <TIM_Base_SetConfig+0x130>)
 800929c:	4293      	cmp	r3, r2
 800929e:	d108      	bne.n	80092b2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80092a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80092a8:	683b      	ldr	r3, [r7, #0]
 80092aa:	685b      	ldr	r3, [r3, #4]
 80092ac:	68fa      	ldr	r2, [r7, #12]
 80092ae:	4313      	orrs	r3, r2
 80092b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	4a32      	ldr	r2, [pc, #200]	@ (8009380 <TIM_Base_SetConfig+0x120>)
 80092b6:	4293      	cmp	r3, r2
 80092b8:	d02b      	beq.n	8009312 <TIM_Base_SetConfig+0xb2>
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80092c0:	d027      	beq.n	8009312 <TIM_Base_SetConfig+0xb2>
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	4a2f      	ldr	r2, [pc, #188]	@ (8009384 <TIM_Base_SetConfig+0x124>)
 80092c6:	4293      	cmp	r3, r2
 80092c8:	d023      	beq.n	8009312 <TIM_Base_SetConfig+0xb2>
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	4a2e      	ldr	r2, [pc, #184]	@ (8009388 <TIM_Base_SetConfig+0x128>)
 80092ce:	4293      	cmp	r3, r2
 80092d0:	d01f      	beq.n	8009312 <TIM_Base_SetConfig+0xb2>
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	4a2d      	ldr	r2, [pc, #180]	@ (800938c <TIM_Base_SetConfig+0x12c>)
 80092d6:	4293      	cmp	r3, r2
 80092d8:	d01b      	beq.n	8009312 <TIM_Base_SetConfig+0xb2>
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	4a2c      	ldr	r2, [pc, #176]	@ (8009390 <TIM_Base_SetConfig+0x130>)
 80092de:	4293      	cmp	r3, r2
 80092e0:	d017      	beq.n	8009312 <TIM_Base_SetConfig+0xb2>
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	4a2b      	ldr	r2, [pc, #172]	@ (8009394 <TIM_Base_SetConfig+0x134>)
 80092e6:	4293      	cmp	r3, r2
 80092e8:	d013      	beq.n	8009312 <TIM_Base_SetConfig+0xb2>
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	4a2a      	ldr	r2, [pc, #168]	@ (8009398 <TIM_Base_SetConfig+0x138>)
 80092ee:	4293      	cmp	r3, r2
 80092f0:	d00f      	beq.n	8009312 <TIM_Base_SetConfig+0xb2>
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	4a29      	ldr	r2, [pc, #164]	@ (800939c <TIM_Base_SetConfig+0x13c>)
 80092f6:	4293      	cmp	r3, r2
 80092f8:	d00b      	beq.n	8009312 <TIM_Base_SetConfig+0xb2>
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	4a28      	ldr	r2, [pc, #160]	@ (80093a0 <TIM_Base_SetConfig+0x140>)
 80092fe:	4293      	cmp	r3, r2
 8009300:	d007      	beq.n	8009312 <TIM_Base_SetConfig+0xb2>
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	4a27      	ldr	r2, [pc, #156]	@ (80093a4 <TIM_Base_SetConfig+0x144>)
 8009306:	4293      	cmp	r3, r2
 8009308:	d003      	beq.n	8009312 <TIM_Base_SetConfig+0xb2>
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	4a26      	ldr	r2, [pc, #152]	@ (80093a8 <TIM_Base_SetConfig+0x148>)
 800930e:	4293      	cmp	r3, r2
 8009310:	d108      	bne.n	8009324 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009318:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800931a:	683b      	ldr	r3, [r7, #0]
 800931c:	68db      	ldr	r3, [r3, #12]
 800931e:	68fa      	ldr	r2, [r7, #12]
 8009320:	4313      	orrs	r3, r2
 8009322:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800932a:	683b      	ldr	r3, [r7, #0]
 800932c:	695b      	ldr	r3, [r3, #20]
 800932e:	4313      	orrs	r3, r2
 8009330:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009332:	683b      	ldr	r3, [r7, #0]
 8009334:	689a      	ldr	r2, [r3, #8]
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800933a:	683b      	ldr	r3, [r7, #0]
 800933c:	681a      	ldr	r2, [r3, #0]
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	4a0e      	ldr	r2, [pc, #56]	@ (8009380 <TIM_Base_SetConfig+0x120>)
 8009346:	4293      	cmp	r3, r2
 8009348:	d003      	beq.n	8009352 <TIM_Base_SetConfig+0xf2>
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	4a10      	ldr	r2, [pc, #64]	@ (8009390 <TIM_Base_SetConfig+0x130>)
 800934e:	4293      	cmp	r3, r2
 8009350:	d103      	bne.n	800935a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009352:	683b      	ldr	r3, [r7, #0]
 8009354:	691a      	ldr	r2, [r3, #16]
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	f043 0204 	orr.w	r2, r3, #4
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	2201      	movs	r2, #1
 800936a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	68fa      	ldr	r2, [r7, #12]
 8009370:	601a      	str	r2, [r3, #0]
}
 8009372:	bf00      	nop
 8009374:	3714      	adds	r7, #20
 8009376:	46bd      	mov	sp, r7
 8009378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800937c:	4770      	bx	lr
 800937e:	bf00      	nop
 8009380:	40010000 	.word	0x40010000
 8009384:	40000400 	.word	0x40000400
 8009388:	40000800 	.word	0x40000800
 800938c:	40000c00 	.word	0x40000c00
 8009390:	40010400 	.word	0x40010400
 8009394:	40014000 	.word	0x40014000
 8009398:	40014400 	.word	0x40014400
 800939c:	40014800 	.word	0x40014800
 80093a0:	40001800 	.word	0x40001800
 80093a4:	40001c00 	.word	0x40001c00
 80093a8:	40002000 	.word	0x40002000

080093ac <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80093ac:	b480      	push	{r7}
 80093ae:	b087      	sub	sp, #28
 80093b0:	af00      	add	r7, sp, #0
 80093b2:	6078      	str	r0, [r7, #4]
 80093b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	6a1b      	ldr	r3, [r3, #32]
 80093ba:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	6a1b      	ldr	r3, [r3, #32]
 80093c0:	f023 0201 	bic.w	r2, r3, #1
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	685b      	ldr	r3, [r3, #4]
 80093cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	699b      	ldr	r3, [r3, #24]
 80093d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80093da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	f023 0303 	bic.w	r3, r3, #3
 80093e2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80093e4:	683b      	ldr	r3, [r7, #0]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	68fa      	ldr	r2, [r7, #12]
 80093ea:	4313      	orrs	r3, r2
 80093ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80093ee:	697b      	ldr	r3, [r7, #20]
 80093f0:	f023 0302 	bic.w	r3, r3, #2
 80093f4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80093f6:	683b      	ldr	r3, [r7, #0]
 80093f8:	689b      	ldr	r3, [r3, #8]
 80093fa:	697a      	ldr	r2, [r7, #20]
 80093fc:	4313      	orrs	r3, r2
 80093fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	4a20      	ldr	r2, [pc, #128]	@ (8009484 <TIM_OC1_SetConfig+0xd8>)
 8009404:	4293      	cmp	r3, r2
 8009406:	d003      	beq.n	8009410 <TIM_OC1_SetConfig+0x64>
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	4a1f      	ldr	r2, [pc, #124]	@ (8009488 <TIM_OC1_SetConfig+0xdc>)
 800940c:	4293      	cmp	r3, r2
 800940e:	d10c      	bne.n	800942a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009410:	697b      	ldr	r3, [r7, #20]
 8009412:	f023 0308 	bic.w	r3, r3, #8
 8009416:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009418:	683b      	ldr	r3, [r7, #0]
 800941a:	68db      	ldr	r3, [r3, #12]
 800941c:	697a      	ldr	r2, [r7, #20]
 800941e:	4313      	orrs	r3, r2
 8009420:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009422:	697b      	ldr	r3, [r7, #20]
 8009424:	f023 0304 	bic.w	r3, r3, #4
 8009428:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	4a15      	ldr	r2, [pc, #84]	@ (8009484 <TIM_OC1_SetConfig+0xd8>)
 800942e:	4293      	cmp	r3, r2
 8009430:	d003      	beq.n	800943a <TIM_OC1_SetConfig+0x8e>
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	4a14      	ldr	r2, [pc, #80]	@ (8009488 <TIM_OC1_SetConfig+0xdc>)
 8009436:	4293      	cmp	r3, r2
 8009438:	d111      	bne.n	800945e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800943a:	693b      	ldr	r3, [r7, #16]
 800943c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009440:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009442:	693b      	ldr	r3, [r7, #16]
 8009444:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009448:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800944a:	683b      	ldr	r3, [r7, #0]
 800944c:	695b      	ldr	r3, [r3, #20]
 800944e:	693a      	ldr	r2, [r7, #16]
 8009450:	4313      	orrs	r3, r2
 8009452:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009454:	683b      	ldr	r3, [r7, #0]
 8009456:	699b      	ldr	r3, [r3, #24]
 8009458:	693a      	ldr	r2, [r7, #16]
 800945a:	4313      	orrs	r3, r2
 800945c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	693a      	ldr	r2, [r7, #16]
 8009462:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	68fa      	ldr	r2, [r7, #12]
 8009468:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800946a:	683b      	ldr	r3, [r7, #0]
 800946c:	685a      	ldr	r2, [r3, #4]
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	697a      	ldr	r2, [r7, #20]
 8009476:	621a      	str	r2, [r3, #32]
}
 8009478:	bf00      	nop
 800947a:	371c      	adds	r7, #28
 800947c:	46bd      	mov	sp, r7
 800947e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009482:	4770      	bx	lr
 8009484:	40010000 	.word	0x40010000
 8009488:	40010400 	.word	0x40010400

0800948c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800948c:	b480      	push	{r7}
 800948e:	b087      	sub	sp, #28
 8009490:	af00      	add	r7, sp, #0
 8009492:	6078      	str	r0, [r7, #4]
 8009494:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	6a1b      	ldr	r3, [r3, #32]
 800949a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	6a1b      	ldr	r3, [r3, #32]
 80094a0:	f023 0210 	bic.w	r2, r3, #16
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	685b      	ldr	r3, [r3, #4]
 80094ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	699b      	ldr	r3, [r3, #24]
 80094b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80094ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80094c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80094c4:	683b      	ldr	r3, [r7, #0]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	021b      	lsls	r3, r3, #8
 80094ca:	68fa      	ldr	r2, [r7, #12]
 80094cc:	4313      	orrs	r3, r2
 80094ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80094d0:	697b      	ldr	r3, [r7, #20]
 80094d2:	f023 0320 	bic.w	r3, r3, #32
 80094d6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80094d8:	683b      	ldr	r3, [r7, #0]
 80094da:	689b      	ldr	r3, [r3, #8]
 80094dc:	011b      	lsls	r3, r3, #4
 80094de:	697a      	ldr	r2, [r7, #20]
 80094e0:	4313      	orrs	r3, r2
 80094e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	4a22      	ldr	r2, [pc, #136]	@ (8009570 <TIM_OC2_SetConfig+0xe4>)
 80094e8:	4293      	cmp	r3, r2
 80094ea:	d003      	beq.n	80094f4 <TIM_OC2_SetConfig+0x68>
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	4a21      	ldr	r2, [pc, #132]	@ (8009574 <TIM_OC2_SetConfig+0xe8>)
 80094f0:	4293      	cmp	r3, r2
 80094f2:	d10d      	bne.n	8009510 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80094f4:	697b      	ldr	r3, [r7, #20]
 80094f6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80094fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80094fc:	683b      	ldr	r3, [r7, #0]
 80094fe:	68db      	ldr	r3, [r3, #12]
 8009500:	011b      	lsls	r3, r3, #4
 8009502:	697a      	ldr	r2, [r7, #20]
 8009504:	4313      	orrs	r3, r2
 8009506:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009508:	697b      	ldr	r3, [r7, #20]
 800950a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800950e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	4a17      	ldr	r2, [pc, #92]	@ (8009570 <TIM_OC2_SetConfig+0xe4>)
 8009514:	4293      	cmp	r3, r2
 8009516:	d003      	beq.n	8009520 <TIM_OC2_SetConfig+0x94>
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	4a16      	ldr	r2, [pc, #88]	@ (8009574 <TIM_OC2_SetConfig+0xe8>)
 800951c:	4293      	cmp	r3, r2
 800951e:	d113      	bne.n	8009548 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009520:	693b      	ldr	r3, [r7, #16]
 8009522:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009526:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009528:	693b      	ldr	r3, [r7, #16]
 800952a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800952e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009530:	683b      	ldr	r3, [r7, #0]
 8009532:	695b      	ldr	r3, [r3, #20]
 8009534:	009b      	lsls	r3, r3, #2
 8009536:	693a      	ldr	r2, [r7, #16]
 8009538:	4313      	orrs	r3, r2
 800953a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800953c:	683b      	ldr	r3, [r7, #0]
 800953e:	699b      	ldr	r3, [r3, #24]
 8009540:	009b      	lsls	r3, r3, #2
 8009542:	693a      	ldr	r2, [r7, #16]
 8009544:	4313      	orrs	r3, r2
 8009546:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	693a      	ldr	r2, [r7, #16]
 800954c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	68fa      	ldr	r2, [r7, #12]
 8009552:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009554:	683b      	ldr	r3, [r7, #0]
 8009556:	685a      	ldr	r2, [r3, #4]
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	697a      	ldr	r2, [r7, #20]
 8009560:	621a      	str	r2, [r3, #32]
}
 8009562:	bf00      	nop
 8009564:	371c      	adds	r7, #28
 8009566:	46bd      	mov	sp, r7
 8009568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800956c:	4770      	bx	lr
 800956e:	bf00      	nop
 8009570:	40010000 	.word	0x40010000
 8009574:	40010400 	.word	0x40010400

08009578 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009578:	b480      	push	{r7}
 800957a:	b087      	sub	sp, #28
 800957c:	af00      	add	r7, sp, #0
 800957e:	6078      	str	r0, [r7, #4]
 8009580:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	6a1b      	ldr	r3, [r3, #32]
 8009586:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	6a1b      	ldr	r3, [r3, #32]
 800958c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	685b      	ldr	r3, [r3, #4]
 8009598:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	69db      	ldr	r3, [r3, #28]
 800959e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80095a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	f023 0303 	bic.w	r3, r3, #3
 80095ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80095b0:	683b      	ldr	r3, [r7, #0]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	68fa      	ldr	r2, [r7, #12]
 80095b6:	4313      	orrs	r3, r2
 80095b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80095ba:	697b      	ldr	r3, [r7, #20]
 80095bc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80095c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80095c2:	683b      	ldr	r3, [r7, #0]
 80095c4:	689b      	ldr	r3, [r3, #8]
 80095c6:	021b      	lsls	r3, r3, #8
 80095c8:	697a      	ldr	r2, [r7, #20]
 80095ca:	4313      	orrs	r3, r2
 80095cc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	4a21      	ldr	r2, [pc, #132]	@ (8009658 <TIM_OC3_SetConfig+0xe0>)
 80095d2:	4293      	cmp	r3, r2
 80095d4:	d003      	beq.n	80095de <TIM_OC3_SetConfig+0x66>
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	4a20      	ldr	r2, [pc, #128]	@ (800965c <TIM_OC3_SetConfig+0xe4>)
 80095da:	4293      	cmp	r3, r2
 80095dc:	d10d      	bne.n	80095fa <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80095de:	697b      	ldr	r3, [r7, #20]
 80095e0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80095e4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80095e6:	683b      	ldr	r3, [r7, #0]
 80095e8:	68db      	ldr	r3, [r3, #12]
 80095ea:	021b      	lsls	r3, r3, #8
 80095ec:	697a      	ldr	r2, [r7, #20]
 80095ee:	4313      	orrs	r3, r2
 80095f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80095f2:	697b      	ldr	r3, [r7, #20]
 80095f4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80095f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	4a16      	ldr	r2, [pc, #88]	@ (8009658 <TIM_OC3_SetConfig+0xe0>)
 80095fe:	4293      	cmp	r3, r2
 8009600:	d003      	beq.n	800960a <TIM_OC3_SetConfig+0x92>
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	4a15      	ldr	r2, [pc, #84]	@ (800965c <TIM_OC3_SetConfig+0xe4>)
 8009606:	4293      	cmp	r3, r2
 8009608:	d113      	bne.n	8009632 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800960a:	693b      	ldr	r3, [r7, #16]
 800960c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009610:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009612:	693b      	ldr	r3, [r7, #16]
 8009614:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009618:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800961a:	683b      	ldr	r3, [r7, #0]
 800961c:	695b      	ldr	r3, [r3, #20]
 800961e:	011b      	lsls	r3, r3, #4
 8009620:	693a      	ldr	r2, [r7, #16]
 8009622:	4313      	orrs	r3, r2
 8009624:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8009626:	683b      	ldr	r3, [r7, #0]
 8009628:	699b      	ldr	r3, [r3, #24]
 800962a:	011b      	lsls	r3, r3, #4
 800962c:	693a      	ldr	r2, [r7, #16]
 800962e:	4313      	orrs	r3, r2
 8009630:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	693a      	ldr	r2, [r7, #16]
 8009636:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	68fa      	ldr	r2, [r7, #12]
 800963c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800963e:	683b      	ldr	r3, [r7, #0]
 8009640:	685a      	ldr	r2, [r3, #4]
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	697a      	ldr	r2, [r7, #20]
 800964a:	621a      	str	r2, [r3, #32]
}
 800964c:	bf00      	nop
 800964e:	371c      	adds	r7, #28
 8009650:	46bd      	mov	sp, r7
 8009652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009656:	4770      	bx	lr
 8009658:	40010000 	.word	0x40010000
 800965c:	40010400 	.word	0x40010400

08009660 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009660:	b480      	push	{r7}
 8009662:	b087      	sub	sp, #28
 8009664:	af00      	add	r7, sp, #0
 8009666:	6078      	str	r0, [r7, #4]
 8009668:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	6a1b      	ldr	r3, [r3, #32]
 800966e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	6a1b      	ldr	r3, [r3, #32]
 8009674:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	685b      	ldr	r3, [r3, #4]
 8009680:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	69db      	ldr	r3, [r3, #28]
 8009686:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800968e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009696:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009698:	683b      	ldr	r3, [r7, #0]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	021b      	lsls	r3, r3, #8
 800969e:	68fa      	ldr	r2, [r7, #12]
 80096a0:	4313      	orrs	r3, r2
 80096a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80096a4:	693b      	ldr	r3, [r7, #16]
 80096a6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80096aa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80096ac:	683b      	ldr	r3, [r7, #0]
 80096ae:	689b      	ldr	r3, [r3, #8]
 80096b0:	031b      	lsls	r3, r3, #12
 80096b2:	693a      	ldr	r2, [r7, #16]
 80096b4:	4313      	orrs	r3, r2
 80096b6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	4a12      	ldr	r2, [pc, #72]	@ (8009704 <TIM_OC4_SetConfig+0xa4>)
 80096bc:	4293      	cmp	r3, r2
 80096be:	d003      	beq.n	80096c8 <TIM_OC4_SetConfig+0x68>
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	4a11      	ldr	r2, [pc, #68]	@ (8009708 <TIM_OC4_SetConfig+0xa8>)
 80096c4:	4293      	cmp	r3, r2
 80096c6:	d109      	bne.n	80096dc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80096c8:	697b      	ldr	r3, [r7, #20]
 80096ca:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80096ce:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80096d0:	683b      	ldr	r3, [r7, #0]
 80096d2:	695b      	ldr	r3, [r3, #20]
 80096d4:	019b      	lsls	r3, r3, #6
 80096d6:	697a      	ldr	r2, [r7, #20]
 80096d8:	4313      	orrs	r3, r2
 80096da:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	697a      	ldr	r2, [r7, #20]
 80096e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	68fa      	ldr	r2, [r7, #12]
 80096e6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80096e8:	683b      	ldr	r3, [r7, #0]
 80096ea:	685a      	ldr	r2, [r3, #4]
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	693a      	ldr	r2, [r7, #16]
 80096f4:	621a      	str	r2, [r3, #32]
}
 80096f6:	bf00      	nop
 80096f8:	371c      	adds	r7, #28
 80096fa:	46bd      	mov	sp, r7
 80096fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009700:	4770      	bx	lr
 8009702:	bf00      	nop
 8009704:	40010000 	.word	0x40010000
 8009708:	40010400 	.word	0x40010400

0800970c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800970c:	b480      	push	{r7}
 800970e:	b087      	sub	sp, #28
 8009710:	af00      	add	r7, sp, #0
 8009712:	60f8      	str	r0, [r7, #12]
 8009714:	60b9      	str	r1, [r7, #8]
 8009716:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	6a1b      	ldr	r3, [r3, #32]
 800971c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800971e:	68fb      	ldr	r3, [r7, #12]
 8009720:	6a1b      	ldr	r3, [r3, #32]
 8009722:	f023 0201 	bic.w	r2, r3, #1
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	699b      	ldr	r3, [r3, #24]
 800972e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009730:	693b      	ldr	r3, [r7, #16]
 8009732:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009736:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	011b      	lsls	r3, r3, #4
 800973c:	693a      	ldr	r2, [r7, #16]
 800973e:	4313      	orrs	r3, r2
 8009740:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009742:	697b      	ldr	r3, [r7, #20]
 8009744:	f023 030a 	bic.w	r3, r3, #10
 8009748:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800974a:	697a      	ldr	r2, [r7, #20]
 800974c:	68bb      	ldr	r3, [r7, #8]
 800974e:	4313      	orrs	r3, r2
 8009750:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	693a      	ldr	r2, [r7, #16]
 8009756:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	697a      	ldr	r2, [r7, #20]
 800975c:	621a      	str	r2, [r3, #32]
}
 800975e:	bf00      	nop
 8009760:	371c      	adds	r7, #28
 8009762:	46bd      	mov	sp, r7
 8009764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009768:	4770      	bx	lr

0800976a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800976a:	b480      	push	{r7}
 800976c:	b087      	sub	sp, #28
 800976e:	af00      	add	r7, sp, #0
 8009770:	60f8      	str	r0, [r7, #12]
 8009772:	60b9      	str	r1, [r7, #8]
 8009774:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	6a1b      	ldr	r3, [r3, #32]
 800977a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	6a1b      	ldr	r3, [r3, #32]
 8009780:	f023 0210 	bic.w	r2, r3, #16
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	699b      	ldr	r3, [r3, #24]
 800978c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800978e:	693b      	ldr	r3, [r7, #16]
 8009790:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009794:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	031b      	lsls	r3, r3, #12
 800979a:	693a      	ldr	r2, [r7, #16]
 800979c:	4313      	orrs	r3, r2
 800979e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80097a0:	697b      	ldr	r3, [r7, #20]
 80097a2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80097a6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80097a8:	68bb      	ldr	r3, [r7, #8]
 80097aa:	011b      	lsls	r3, r3, #4
 80097ac:	697a      	ldr	r2, [r7, #20]
 80097ae:	4313      	orrs	r3, r2
 80097b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	693a      	ldr	r2, [r7, #16]
 80097b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	697a      	ldr	r2, [r7, #20]
 80097bc:	621a      	str	r2, [r3, #32]
}
 80097be:	bf00      	nop
 80097c0:	371c      	adds	r7, #28
 80097c2:	46bd      	mov	sp, r7
 80097c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097c8:	4770      	bx	lr

080097ca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80097ca:	b480      	push	{r7}
 80097cc:	b085      	sub	sp, #20
 80097ce:	af00      	add	r7, sp, #0
 80097d0:	6078      	str	r0, [r7, #4]
 80097d2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	689b      	ldr	r3, [r3, #8]
 80097d8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80097e0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80097e2:	683a      	ldr	r2, [r7, #0]
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	4313      	orrs	r3, r2
 80097e8:	f043 0307 	orr.w	r3, r3, #7
 80097ec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	68fa      	ldr	r2, [r7, #12]
 80097f2:	609a      	str	r2, [r3, #8]
}
 80097f4:	bf00      	nop
 80097f6:	3714      	adds	r7, #20
 80097f8:	46bd      	mov	sp, r7
 80097fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097fe:	4770      	bx	lr

08009800 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009800:	b480      	push	{r7}
 8009802:	b087      	sub	sp, #28
 8009804:	af00      	add	r7, sp, #0
 8009806:	60f8      	str	r0, [r7, #12]
 8009808:	60b9      	str	r1, [r7, #8]
 800980a:	607a      	str	r2, [r7, #4]
 800980c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	689b      	ldr	r3, [r3, #8]
 8009812:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009814:	697b      	ldr	r3, [r7, #20]
 8009816:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800981a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800981c:	683b      	ldr	r3, [r7, #0]
 800981e:	021a      	lsls	r2, r3, #8
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	431a      	orrs	r2, r3
 8009824:	68bb      	ldr	r3, [r7, #8]
 8009826:	4313      	orrs	r3, r2
 8009828:	697a      	ldr	r2, [r7, #20]
 800982a:	4313      	orrs	r3, r2
 800982c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	697a      	ldr	r2, [r7, #20]
 8009832:	609a      	str	r2, [r3, #8]
}
 8009834:	bf00      	nop
 8009836:	371c      	adds	r7, #28
 8009838:	46bd      	mov	sp, r7
 800983a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800983e:	4770      	bx	lr

08009840 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009840:	b480      	push	{r7}
 8009842:	b085      	sub	sp, #20
 8009844:	af00      	add	r7, sp, #0
 8009846:	6078      	str	r0, [r7, #4]
 8009848:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009850:	2b01      	cmp	r3, #1
 8009852:	d101      	bne.n	8009858 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009854:	2302      	movs	r3, #2
 8009856:	e05a      	b.n	800990e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	2201      	movs	r2, #1
 800985c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	2202      	movs	r2, #2
 8009864:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	685b      	ldr	r3, [r3, #4]
 800986e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	689b      	ldr	r3, [r3, #8]
 8009876:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800987e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009880:	683b      	ldr	r3, [r7, #0]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	68fa      	ldr	r2, [r7, #12]
 8009886:	4313      	orrs	r3, r2
 8009888:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	68fa      	ldr	r2, [r7, #12]
 8009890:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	4a21      	ldr	r2, [pc, #132]	@ (800991c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8009898:	4293      	cmp	r3, r2
 800989a:	d022      	beq.n	80098e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80098a4:	d01d      	beq.n	80098e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	4a1d      	ldr	r2, [pc, #116]	@ (8009920 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80098ac:	4293      	cmp	r3, r2
 80098ae:	d018      	beq.n	80098e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	4a1b      	ldr	r2, [pc, #108]	@ (8009924 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80098b6:	4293      	cmp	r3, r2
 80098b8:	d013      	beq.n	80098e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	4a1a      	ldr	r2, [pc, #104]	@ (8009928 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80098c0:	4293      	cmp	r3, r2
 80098c2:	d00e      	beq.n	80098e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	4a18      	ldr	r2, [pc, #96]	@ (800992c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80098ca:	4293      	cmp	r3, r2
 80098cc:	d009      	beq.n	80098e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	4a17      	ldr	r2, [pc, #92]	@ (8009930 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80098d4:	4293      	cmp	r3, r2
 80098d6:	d004      	beq.n	80098e2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	4a15      	ldr	r2, [pc, #84]	@ (8009934 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80098de:	4293      	cmp	r3, r2
 80098e0:	d10c      	bne.n	80098fc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80098e2:	68bb      	ldr	r3, [r7, #8]
 80098e4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80098e8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80098ea:	683b      	ldr	r3, [r7, #0]
 80098ec:	685b      	ldr	r3, [r3, #4]
 80098ee:	68ba      	ldr	r2, [r7, #8]
 80098f0:	4313      	orrs	r3, r2
 80098f2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	68ba      	ldr	r2, [r7, #8]
 80098fa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	2201      	movs	r2, #1
 8009900:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	2200      	movs	r2, #0
 8009908:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800990c:	2300      	movs	r3, #0
}
 800990e:	4618      	mov	r0, r3
 8009910:	3714      	adds	r7, #20
 8009912:	46bd      	mov	sp, r7
 8009914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009918:	4770      	bx	lr
 800991a:	bf00      	nop
 800991c:	40010000 	.word	0x40010000
 8009920:	40000400 	.word	0x40000400
 8009924:	40000800 	.word	0x40000800
 8009928:	40000c00 	.word	0x40000c00
 800992c:	40010400 	.word	0x40010400
 8009930:	40014000 	.word	0x40014000
 8009934:	40001800 	.word	0x40001800

08009938 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009938:	b580      	push	{r7, lr}
 800993a:	b082      	sub	sp, #8
 800993c:	af00      	add	r7, sp, #0
 800993e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	2b00      	cmp	r3, #0
 8009944:	d101      	bne.n	800994a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009946:	2301      	movs	r3, #1
 8009948:	e042      	b.n	80099d0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009950:	b2db      	uxtb	r3, r3
 8009952:	2b00      	cmp	r3, #0
 8009954:	d106      	bne.n	8009964 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	2200      	movs	r2, #0
 800995a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800995e:	6878      	ldr	r0, [r7, #4]
 8009960:	f7fa f99e 	bl	8003ca0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	2224      	movs	r2, #36	@ 0x24
 8009968:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	68da      	ldr	r2, [r3, #12]
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800997a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800997c:	6878      	ldr	r0, [r7, #4]
 800997e:	f000 fd1b 	bl	800a3b8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	691a      	ldr	r2, [r3, #16]
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009990:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	695a      	ldr	r2, [r3, #20]
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80099a0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	68da      	ldr	r2, [r3, #12]
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80099b0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	2200      	movs	r2, #0
 80099b6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	2220      	movs	r2, #32
 80099bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	2220      	movs	r2, #32
 80099c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	2200      	movs	r2, #0
 80099cc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80099ce:	2300      	movs	r3, #0
}
 80099d0:	4618      	mov	r0, r3
 80099d2:	3708      	adds	r7, #8
 80099d4:	46bd      	mov	sp, r7
 80099d6:	bd80      	pop	{r7, pc}

080099d8 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80099d8:	b480      	push	{r7}
 80099da:	b085      	sub	sp, #20
 80099dc:	af00      	add	r7, sp, #0
 80099de:	60f8      	str	r0, [r7, #12]
 80099e0:	60b9      	str	r1, [r7, #8]
 80099e2:	4613      	mov	r3, r2
 80099e4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80099ec:	b2db      	uxtb	r3, r3
 80099ee:	2b20      	cmp	r3, #32
 80099f0:	d121      	bne.n	8009a36 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 80099f2:	68bb      	ldr	r3, [r7, #8]
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d002      	beq.n	80099fe <HAL_UART_Transmit_IT+0x26>
 80099f8:	88fb      	ldrh	r3, [r7, #6]
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d101      	bne.n	8009a02 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80099fe:	2301      	movs	r3, #1
 8009a00:	e01a      	b.n	8009a38 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 8009a02:	68fb      	ldr	r3, [r7, #12]
 8009a04:	68ba      	ldr	r2, [r7, #8]
 8009a06:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	88fa      	ldrh	r2, [r7, #6]
 8009a0c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	88fa      	ldrh	r2, [r7, #6]
 8009a12:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	2200      	movs	r2, #0
 8009a18:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	2221      	movs	r2, #33	@ 0x21
 8009a1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	68da      	ldr	r2, [r3, #12]
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8009a30:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8009a32:	2300      	movs	r3, #0
 8009a34:	e000      	b.n	8009a38 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8009a36:	2302      	movs	r3, #2
  }
}
 8009a38:	4618      	mov	r0, r3
 8009a3a:	3714      	adds	r7, #20
 8009a3c:	46bd      	mov	sp, r7
 8009a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a42:	4770      	bx	lr

08009a44 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009a44:	b580      	push	{r7, lr}
 8009a46:	b084      	sub	sp, #16
 8009a48:	af00      	add	r7, sp, #0
 8009a4a:	60f8      	str	r0, [r7, #12]
 8009a4c:	60b9      	str	r1, [r7, #8]
 8009a4e:	4613      	mov	r3, r2
 8009a50:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009a58:	b2db      	uxtb	r3, r3
 8009a5a:	2b20      	cmp	r3, #32
 8009a5c:	d112      	bne.n	8009a84 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8009a5e:	68bb      	ldr	r3, [r7, #8]
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d002      	beq.n	8009a6a <HAL_UART_Receive_IT+0x26>
 8009a64:	88fb      	ldrh	r3, [r7, #6]
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d101      	bne.n	8009a6e <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8009a6a:	2301      	movs	r3, #1
 8009a6c:	e00b      	b.n	8009a86 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	2200      	movs	r2, #0
 8009a72:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8009a74:	88fb      	ldrh	r3, [r7, #6]
 8009a76:	461a      	mov	r2, r3
 8009a78:	68b9      	ldr	r1, [r7, #8]
 8009a7a:	68f8      	ldr	r0, [r7, #12]
 8009a7c:	f000 fac8 	bl	800a010 <UART_Start_Receive_IT>
 8009a80:	4603      	mov	r3, r0
 8009a82:	e000      	b.n	8009a86 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8009a84:	2302      	movs	r3, #2
  }
}
 8009a86:	4618      	mov	r0, r3
 8009a88:	3710      	adds	r7, #16
 8009a8a:	46bd      	mov	sp, r7
 8009a8c:	bd80      	pop	{r7, pc}
	...

08009a90 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009a90:	b580      	push	{r7, lr}
 8009a92:	b0ba      	sub	sp, #232	@ 0xe8
 8009a94:	af00      	add	r7, sp, #0
 8009a96:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	68db      	ldr	r3, [r3, #12]
 8009aa8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	695b      	ldr	r3, [r3, #20]
 8009ab2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8009ab6:	2300      	movs	r3, #0
 8009ab8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8009abc:	2300      	movs	r3, #0
 8009abe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009ac2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009ac6:	f003 030f 	and.w	r3, r3, #15
 8009aca:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8009ace:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d10f      	bne.n	8009af6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009ad6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009ada:	f003 0320 	and.w	r3, r3, #32
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d009      	beq.n	8009af6 <HAL_UART_IRQHandler+0x66>
 8009ae2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009ae6:	f003 0320 	and.w	r3, r3, #32
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d003      	beq.n	8009af6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8009aee:	6878      	ldr	r0, [r7, #4]
 8009af0:	f000 fba4 	bl	800a23c <UART_Receive_IT>
      return;
 8009af4:	e273      	b.n	8009fde <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8009af6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	f000 80de 	beq.w	8009cbc <HAL_UART_IRQHandler+0x22c>
 8009b00:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009b04:	f003 0301 	and.w	r3, r3, #1
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	d106      	bne.n	8009b1a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009b0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009b10:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	f000 80d1 	beq.w	8009cbc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009b1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009b1e:	f003 0301 	and.w	r3, r3, #1
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d00b      	beq.n	8009b3e <HAL_UART_IRQHandler+0xae>
 8009b26:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009b2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d005      	beq.n	8009b3e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009b36:	f043 0201 	orr.w	r2, r3, #1
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009b3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009b42:	f003 0304 	and.w	r3, r3, #4
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d00b      	beq.n	8009b62 <HAL_UART_IRQHandler+0xd2>
 8009b4a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009b4e:	f003 0301 	and.w	r3, r3, #1
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d005      	beq.n	8009b62 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009b5a:	f043 0202 	orr.w	r2, r3, #2
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009b62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009b66:	f003 0302 	and.w	r3, r3, #2
 8009b6a:	2b00      	cmp	r3, #0
 8009b6c:	d00b      	beq.n	8009b86 <HAL_UART_IRQHandler+0xf6>
 8009b6e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009b72:	f003 0301 	and.w	r3, r3, #1
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d005      	beq.n	8009b86 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009b7e:	f043 0204 	orr.w	r2, r3, #4
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8009b86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009b8a:	f003 0308 	and.w	r3, r3, #8
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d011      	beq.n	8009bb6 <HAL_UART_IRQHandler+0x126>
 8009b92:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009b96:	f003 0320 	and.w	r3, r3, #32
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d105      	bne.n	8009baa <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8009b9e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009ba2:	f003 0301 	and.w	r3, r3, #1
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d005      	beq.n	8009bb6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009bae:	f043 0208 	orr.w	r2, r3, #8
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	f000 820a 	beq.w	8009fd4 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009bc0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009bc4:	f003 0320 	and.w	r3, r3, #32
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d008      	beq.n	8009bde <HAL_UART_IRQHandler+0x14e>
 8009bcc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009bd0:	f003 0320 	and.w	r3, r3, #32
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d002      	beq.n	8009bde <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009bd8:	6878      	ldr	r0, [r7, #4]
 8009bda:	f000 fb2f 	bl	800a23c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	695b      	ldr	r3, [r3, #20]
 8009be4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009be8:	2b40      	cmp	r3, #64	@ 0x40
 8009bea:	bf0c      	ite	eq
 8009bec:	2301      	moveq	r3, #1
 8009bee:	2300      	movne	r3, #0
 8009bf0:	b2db      	uxtb	r3, r3
 8009bf2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009bfa:	f003 0308 	and.w	r3, r3, #8
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d103      	bne.n	8009c0a <HAL_UART_IRQHandler+0x17a>
 8009c02:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d04f      	beq.n	8009caa <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009c0a:	6878      	ldr	r0, [r7, #4]
 8009c0c:	f000 fa3a 	bl	800a084 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	695b      	ldr	r3, [r3, #20]
 8009c16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009c1a:	2b40      	cmp	r3, #64	@ 0x40
 8009c1c:	d141      	bne.n	8009ca2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	3314      	adds	r3, #20
 8009c24:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c28:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009c2c:	e853 3f00 	ldrex	r3, [r3]
 8009c30:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009c34:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009c38:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009c3c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	3314      	adds	r3, #20
 8009c46:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8009c4a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8009c4e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c52:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8009c56:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009c5a:	e841 2300 	strex	r3, r2, [r1]
 8009c5e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8009c62:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d1d9      	bne.n	8009c1e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d013      	beq.n	8009c9a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009c76:	4a8a      	ldr	r2, [pc, #552]	@ (8009ea0 <HAL_UART_IRQHandler+0x410>)
 8009c78:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009c7e:	4618      	mov	r0, r3
 8009c80:	f7fb fd02 	bl	8005688 <HAL_DMA_Abort_IT>
 8009c84:	4603      	mov	r3, r0
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d016      	beq.n	8009cb8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009c8e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009c90:	687a      	ldr	r2, [r7, #4]
 8009c92:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8009c94:	4610      	mov	r0, r2
 8009c96:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c98:	e00e      	b.n	8009cb8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009c9a:	6878      	ldr	r0, [r7, #4]
 8009c9c:	f000 f9a2 	bl	8009fe4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009ca0:	e00a      	b.n	8009cb8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009ca2:	6878      	ldr	r0, [r7, #4]
 8009ca4:	f000 f99e 	bl	8009fe4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009ca8:	e006      	b.n	8009cb8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009caa:	6878      	ldr	r0, [r7, #4]
 8009cac:	f000 f99a 	bl	8009fe4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	2200      	movs	r2, #0
 8009cb4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8009cb6:	e18d      	b.n	8009fd4 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009cb8:	bf00      	nop
    return;
 8009cba:	e18b      	b.n	8009fd4 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009cc0:	2b01      	cmp	r3, #1
 8009cc2:	f040 8167 	bne.w	8009f94 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8009cc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009cca:	f003 0310 	and.w	r3, r3, #16
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	f000 8160 	beq.w	8009f94 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8009cd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009cd8:	f003 0310 	and.w	r3, r3, #16
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	f000 8159 	beq.w	8009f94 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009ce2:	2300      	movs	r3, #0
 8009ce4:	60bb      	str	r3, [r7, #8]
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	60bb      	str	r3, [r7, #8]
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	685b      	ldr	r3, [r3, #4]
 8009cf4:	60bb      	str	r3, [r7, #8]
 8009cf6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	695b      	ldr	r3, [r3, #20]
 8009cfe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009d02:	2b40      	cmp	r3, #64	@ 0x40
 8009d04:	f040 80ce 	bne.w	8009ea4 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	685b      	ldr	r3, [r3, #4]
 8009d10:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009d14:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	f000 80a9 	beq.w	8009e70 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009d22:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009d26:	429a      	cmp	r2, r3
 8009d28:	f080 80a2 	bcs.w	8009e70 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009d32:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d38:	69db      	ldr	r3, [r3, #28]
 8009d3a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009d3e:	f000 8088 	beq.w	8009e52 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	330c      	adds	r3, #12
 8009d48:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d4c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009d50:	e853 3f00 	ldrex	r3, [r3]
 8009d54:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009d58:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009d5c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009d60:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	330c      	adds	r3, #12
 8009d6a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8009d6e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009d72:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d76:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009d7a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009d7e:	e841 2300 	strex	r3, r2, [r1]
 8009d82:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8009d86:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d1d9      	bne.n	8009d42 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	3314      	adds	r3, #20
 8009d94:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d96:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009d98:	e853 3f00 	ldrex	r3, [r3]
 8009d9c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009d9e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009da0:	f023 0301 	bic.w	r3, r3, #1
 8009da4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	3314      	adds	r3, #20
 8009dae:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009db2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8009db6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009db8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009dba:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009dbe:	e841 2300 	strex	r3, r2, [r1]
 8009dc2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009dc4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d1e1      	bne.n	8009d8e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009dca:	687b      	ldr	r3, [r7, #4]
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	3314      	adds	r3, #20
 8009dd0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dd2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009dd4:	e853 3f00 	ldrex	r3, [r3]
 8009dd8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009dda:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009ddc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009de0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	3314      	adds	r3, #20
 8009dea:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8009dee:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009df0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009df2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009df4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009df6:	e841 2300 	strex	r3, r2, [r1]
 8009dfa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009dfc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d1e3      	bne.n	8009dca <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	2220      	movs	r2, #32
 8009e06:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	2200      	movs	r2, #0
 8009e0e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	330c      	adds	r3, #12
 8009e16:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e18:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009e1a:	e853 3f00 	ldrex	r3, [r3]
 8009e1e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009e20:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009e22:	f023 0310 	bic.w	r3, r3, #16
 8009e26:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009e2a:	687b      	ldr	r3, [r7, #4]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	330c      	adds	r3, #12
 8009e30:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8009e34:	65ba      	str	r2, [r7, #88]	@ 0x58
 8009e36:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e38:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009e3a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009e3c:	e841 2300 	strex	r3, r2, [r1]
 8009e40:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009e42:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009e44:	2b00      	cmp	r3, #0
 8009e46:	d1e3      	bne.n	8009e10 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e4c:	4618      	mov	r0, r3
 8009e4e:	f7fb fbab 	bl	80055a8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	2202      	movs	r2, #2
 8009e56:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009e60:	b29b      	uxth	r3, r3
 8009e62:	1ad3      	subs	r3, r2, r3
 8009e64:	b29b      	uxth	r3, r3
 8009e66:	4619      	mov	r1, r3
 8009e68:	6878      	ldr	r0, [r7, #4]
 8009e6a:	f000 f8c5 	bl	8009ff8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8009e6e:	e0b3      	b.n	8009fd8 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009e74:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009e78:	429a      	cmp	r2, r3
 8009e7a:	f040 80ad 	bne.w	8009fd8 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e82:	69db      	ldr	r3, [r3, #28]
 8009e84:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009e88:	f040 80a6 	bne.w	8009fd8 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	2202      	movs	r2, #2
 8009e90:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009e96:	4619      	mov	r1, r3
 8009e98:	6878      	ldr	r0, [r7, #4]
 8009e9a:	f000 f8ad 	bl	8009ff8 <HAL_UARTEx_RxEventCallback>
      return;
 8009e9e:	e09b      	b.n	8009fd8 <HAL_UART_IRQHandler+0x548>
 8009ea0:	0800a14b 	.word	0x0800a14b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009eac:	b29b      	uxth	r3, r3
 8009eae:	1ad3      	subs	r3, r2, r3
 8009eb0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009eb8:	b29b      	uxth	r3, r3
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	f000 808e 	beq.w	8009fdc <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8009ec0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	f000 8089 	beq.w	8009fdc <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	330c      	adds	r3, #12
 8009ed0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ed2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ed4:	e853 3f00 	ldrex	r3, [r3]
 8009ed8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009eda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009edc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009ee0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	330c      	adds	r3, #12
 8009eea:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8009eee:	647a      	str	r2, [r7, #68]	@ 0x44
 8009ef0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ef2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009ef4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009ef6:	e841 2300 	strex	r3, r2, [r1]
 8009efa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009efc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	d1e3      	bne.n	8009eca <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	3314      	adds	r3, #20
 8009f08:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f0c:	e853 3f00 	ldrex	r3, [r3]
 8009f10:	623b      	str	r3, [r7, #32]
   return(result);
 8009f12:	6a3b      	ldr	r3, [r7, #32]
 8009f14:	f023 0301 	bic.w	r3, r3, #1
 8009f18:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	3314      	adds	r3, #20
 8009f22:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8009f26:	633a      	str	r2, [r7, #48]	@ 0x30
 8009f28:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f2a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009f2c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009f2e:	e841 2300 	strex	r3, r2, [r1]
 8009f32:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009f34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d1e3      	bne.n	8009f02 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	2220      	movs	r2, #32
 8009f3e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	2200      	movs	r2, #0
 8009f46:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	330c      	adds	r3, #12
 8009f4e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f50:	693b      	ldr	r3, [r7, #16]
 8009f52:	e853 3f00 	ldrex	r3, [r3]
 8009f56:	60fb      	str	r3, [r7, #12]
   return(result);
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	f023 0310 	bic.w	r3, r3, #16
 8009f5e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	330c      	adds	r3, #12
 8009f68:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8009f6c:	61fa      	str	r2, [r7, #28]
 8009f6e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f70:	69b9      	ldr	r1, [r7, #24]
 8009f72:	69fa      	ldr	r2, [r7, #28]
 8009f74:	e841 2300 	strex	r3, r2, [r1]
 8009f78:	617b      	str	r3, [r7, #20]
   return(result);
 8009f7a:	697b      	ldr	r3, [r7, #20]
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d1e3      	bne.n	8009f48 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	2202      	movs	r2, #2
 8009f84:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009f86:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009f8a:	4619      	mov	r1, r3
 8009f8c:	6878      	ldr	r0, [r7, #4]
 8009f8e:	f000 f833 	bl	8009ff8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009f92:	e023      	b.n	8009fdc <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009f94:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009f98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d009      	beq.n	8009fb4 <HAL_UART_IRQHandler+0x524>
 8009fa0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009fa4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d003      	beq.n	8009fb4 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8009fac:	6878      	ldr	r0, [r7, #4]
 8009fae:	f000 f8dd 	bl	800a16c <UART_Transmit_IT>
    return;
 8009fb2:	e014      	b.n	8009fde <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009fb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009fb8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d00e      	beq.n	8009fde <HAL_UART_IRQHandler+0x54e>
 8009fc0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009fc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d008      	beq.n	8009fde <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8009fcc:	6878      	ldr	r0, [r7, #4]
 8009fce:	f000 f91d 	bl	800a20c <UART_EndTransmit_IT>
    return;
 8009fd2:	e004      	b.n	8009fde <HAL_UART_IRQHandler+0x54e>
    return;
 8009fd4:	bf00      	nop
 8009fd6:	e002      	b.n	8009fde <HAL_UART_IRQHandler+0x54e>
      return;
 8009fd8:	bf00      	nop
 8009fda:	e000      	b.n	8009fde <HAL_UART_IRQHandler+0x54e>
      return;
 8009fdc:	bf00      	nop
  }
}
 8009fde:	37e8      	adds	r7, #232	@ 0xe8
 8009fe0:	46bd      	mov	sp, r7
 8009fe2:	bd80      	pop	{r7, pc}

08009fe4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009fe4:	b480      	push	{r7}
 8009fe6:	b083      	sub	sp, #12
 8009fe8:	af00      	add	r7, sp, #0
 8009fea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009fec:	bf00      	nop
 8009fee:	370c      	adds	r7, #12
 8009ff0:	46bd      	mov	sp, r7
 8009ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ff6:	4770      	bx	lr

08009ff8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009ff8:	b480      	push	{r7}
 8009ffa:	b083      	sub	sp, #12
 8009ffc:	af00      	add	r7, sp, #0
 8009ffe:	6078      	str	r0, [r7, #4]
 800a000:	460b      	mov	r3, r1
 800a002:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a004:	bf00      	nop
 800a006:	370c      	adds	r7, #12
 800a008:	46bd      	mov	sp, r7
 800a00a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a00e:	4770      	bx	lr

0800a010 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a010:	b480      	push	{r7}
 800a012:	b085      	sub	sp, #20
 800a014:	af00      	add	r7, sp, #0
 800a016:	60f8      	str	r0, [r7, #12]
 800a018:	60b9      	str	r1, [r7, #8]
 800a01a:	4613      	mov	r3, r2
 800a01c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	68ba      	ldr	r2, [r7, #8]
 800a022:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	88fa      	ldrh	r2, [r7, #6]
 800a028:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	88fa      	ldrh	r2, [r7, #6]
 800a02e:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	2200      	movs	r2, #0
 800a034:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a036:	68fb      	ldr	r3, [r7, #12]
 800a038:	2222      	movs	r2, #34	@ 0x22
 800a03a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	691b      	ldr	r3, [r3, #16]
 800a042:	2b00      	cmp	r3, #0
 800a044:	d007      	beq.n	800a056 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	68da      	ldr	r2, [r3, #12]
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a054:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	695a      	ldr	r2, [r3, #20]
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	f042 0201 	orr.w	r2, r2, #1
 800a064:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800a066:	68fb      	ldr	r3, [r7, #12]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	68da      	ldr	r2, [r3, #12]
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	f042 0220 	orr.w	r2, r2, #32
 800a074:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800a076:	2300      	movs	r3, #0
}
 800a078:	4618      	mov	r0, r3
 800a07a:	3714      	adds	r7, #20
 800a07c:	46bd      	mov	sp, r7
 800a07e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a082:	4770      	bx	lr

0800a084 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a084:	b480      	push	{r7}
 800a086:	b095      	sub	sp, #84	@ 0x54
 800a088:	af00      	add	r7, sp, #0
 800a08a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	330c      	adds	r3, #12
 800a092:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a094:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a096:	e853 3f00 	ldrex	r3, [r3]
 800a09a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a09c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a09e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a0a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	330c      	adds	r3, #12
 800a0aa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a0ac:	643a      	str	r2, [r7, #64]	@ 0x40
 800a0ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0b0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a0b2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a0b4:	e841 2300 	strex	r3, r2, [r1]
 800a0b8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a0ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	d1e5      	bne.n	800a08c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	3314      	adds	r3, #20
 800a0c6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0c8:	6a3b      	ldr	r3, [r7, #32]
 800a0ca:	e853 3f00 	ldrex	r3, [r3]
 800a0ce:	61fb      	str	r3, [r7, #28]
   return(result);
 800a0d0:	69fb      	ldr	r3, [r7, #28]
 800a0d2:	f023 0301 	bic.w	r3, r3, #1
 800a0d6:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	3314      	adds	r3, #20
 800a0de:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a0e0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a0e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0e4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a0e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a0e8:	e841 2300 	strex	r3, r2, [r1]
 800a0ec:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a0ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d1e5      	bne.n	800a0c0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a0f8:	2b01      	cmp	r3, #1
 800a0fa:	d119      	bne.n	800a130 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	330c      	adds	r3, #12
 800a102:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	e853 3f00 	ldrex	r3, [r3]
 800a10a:	60bb      	str	r3, [r7, #8]
   return(result);
 800a10c:	68bb      	ldr	r3, [r7, #8]
 800a10e:	f023 0310 	bic.w	r3, r3, #16
 800a112:	647b      	str	r3, [r7, #68]	@ 0x44
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	330c      	adds	r3, #12
 800a11a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a11c:	61ba      	str	r2, [r7, #24]
 800a11e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a120:	6979      	ldr	r1, [r7, #20]
 800a122:	69ba      	ldr	r2, [r7, #24]
 800a124:	e841 2300 	strex	r3, r2, [r1]
 800a128:	613b      	str	r3, [r7, #16]
   return(result);
 800a12a:	693b      	ldr	r3, [r7, #16]
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d1e5      	bne.n	800a0fc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	2220      	movs	r2, #32
 800a134:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	2200      	movs	r2, #0
 800a13c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800a13e:	bf00      	nop
 800a140:	3754      	adds	r7, #84	@ 0x54
 800a142:	46bd      	mov	sp, r7
 800a144:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a148:	4770      	bx	lr

0800a14a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a14a:	b580      	push	{r7, lr}
 800a14c:	b084      	sub	sp, #16
 800a14e:	af00      	add	r7, sp, #0
 800a150:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a156:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	2200      	movs	r2, #0
 800a15c:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a15e:	68f8      	ldr	r0, [r7, #12]
 800a160:	f7ff ff40 	bl	8009fe4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a164:	bf00      	nop
 800a166:	3710      	adds	r7, #16
 800a168:	46bd      	mov	sp, r7
 800a16a:	bd80      	pop	{r7, pc}

0800a16c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a16c:	b480      	push	{r7}
 800a16e:	b085      	sub	sp, #20
 800a170:	af00      	add	r7, sp, #0
 800a172:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a17a:	b2db      	uxtb	r3, r3
 800a17c:	2b21      	cmp	r3, #33	@ 0x21
 800a17e:	d13e      	bne.n	800a1fe <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	689b      	ldr	r3, [r3, #8]
 800a184:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a188:	d114      	bne.n	800a1b4 <UART_Transmit_IT+0x48>
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	691b      	ldr	r3, [r3, #16]
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d110      	bne.n	800a1b4 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	6a1b      	ldr	r3, [r3, #32]
 800a196:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a198:	68fb      	ldr	r3, [r7, #12]
 800a19a:	881b      	ldrh	r3, [r3, #0]
 800a19c:	461a      	mov	r2, r3
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a1a6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	6a1b      	ldr	r3, [r3, #32]
 800a1ac:	1c9a      	adds	r2, r3, #2
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	621a      	str	r2, [r3, #32]
 800a1b2:	e008      	b.n	800a1c6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	6a1b      	ldr	r3, [r3, #32]
 800a1b8:	1c59      	adds	r1, r3, #1
 800a1ba:	687a      	ldr	r2, [r7, #4]
 800a1bc:	6211      	str	r1, [r2, #32]
 800a1be:	781a      	ldrb	r2, [r3, #0]
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800a1ca:	b29b      	uxth	r3, r3
 800a1cc:	3b01      	subs	r3, #1
 800a1ce:	b29b      	uxth	r3, r3
 800a1d0:	687a      	ldr	r2, [r7, #4]
 800a1d2:	4619      	mov	r1, r3
 800a1d4:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d10f      	bne.n	800a1fa <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	68da      	ldr	r2, [r3, #12]
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a1e8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	68da      	ldr	r2, [r3, #12]
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a1f8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a1fa:	2300      	movs	r3, #0
 800a1fc:	e000      	b.n	800a200 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a1fe:	2302      	movs	r3, #2
  }
}
 800a200:	4618      	mov	r0, r3
 800a202:	3714      	adds	r7, #20
 800a204:	46bd      	mov	sp, r7
 800a206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a20a:	4770      	bx	lr

0800a20c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a20c:	b580      	push	{r7, lr}
 800a20e:	b082      	sub	sp, #8
 800a210:	af00      	add	r7, sp, #0
 800a212:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	68da      	ldr	r2, [r3, #12]
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a222:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	2220      	movs	r2, #32
 800a228:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a22c:	6878      	ldr	r0, [r7, #4]
 800a22e:	f7f7 f82d 	bl	800128c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a232:	2300      	movs	r3, #0
}
 800a234:	4618      	mov	r0, r3
 800a236:	3708      	adds	r7, #8
 800a238:	46bd      	mov	sp, r7
 800a23a:	bd80      	pop	{r7, pc}

0800a23c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a23c:	b580      	push	{r7, lr}
 800a23e:	b08c      	sub	sp, #48	@ 0x30
 800a240:	af00      	add	r7, sp, #0
 800a242:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800a244:	2300      	movs	r3, #0
 800a246:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800a248:	2300      	movs	r3, #0
 800a24a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a252:	b2db      	uxtb	r3, r3
 800a254:	2b22      	cmp	r3, #34	@ 0x22
 800a256:	f040 80aa 	bne.w	800a3ae <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	689b      	ldr	r3, [r3, #8]
 800a25e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a262:	d115      	bne.n	800a290 <UART_Receive_IT+0x54>
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	691b      	ldr	r3, [r3, #16]
 800a268:	2b00      	cmp	r3, #0
 800a26a:	d111      	bne.n	800a290 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a270:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	685b      	ldr	r3, [r3, #4]
 800a278:	b29b      	uxth	r3, r3
 800a27a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a27e:	b29a      	uxth	r2, r3
 800a280:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a282:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a288:	1c9a      	adds	r2, r3, #2
 800a28a:	687b      	ldr	r3, [r7, #4]
 800a28c:	629a      	str	r2, [r3, #40]	@ 0x28
 800a28e:	e024      	b.n	800a2da <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a294:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	689b      	ldr	r3, [r3, #8]
 800a29a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a29e:	d007      	beq.n	800a2b0 <UART_Receive_IT+0x74>
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	689b      	ldr	r3, [r3, #8]
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d10a      	bne.n	800a2be <UART_Receive_IT+0x82>
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	691b      	ldr	r3, [r3, #16]
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	d106      	bne.n	800a2be <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	685b      	ldr	r3, [r3, #4]
 800a2b6:	b2da      	uxtb	r2, r3
 800a2b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a2ba:	701a      	strb	r2, [r3, #0]
 800a2bc:	e008      	b.n	800a2d0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	685b      	ldr	r3, [r3, #4]
 800a2c4:	b2db      	uxtb	r3, r3
 800a2c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a2ca:	b2da      	uxtb	r2, r3
 800a2cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a2ce:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a2d4:	1c5a      	adds	r2, r3, #1
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a2de:	b29b      	uxth	r3, r3
 800a2e0:	3b01      	subs	r3, #1
 800a2e2:	b29b      	uxth	r3, r3
 800a2e4:	687a      	ldr	r2, [r7, #4]
 800a2e6:	4619      	mov	r1, r3
 800a2e8:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d15d      	bne.n	800a3aa <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	68da      	ldr	r2, [r3, #12]
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	f022 0220 	bic.w	r2, r2, #32
 800a2fc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	68da      	ldr	r2, [r3, #12]
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a30c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	695a      	ldr	r2, [r3, #20]
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	f022 0201 	bic.w	r2, r2, #1
 800a31c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	2220      	movs	r2, #32
 800a322:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	2200      	movs	r2, #0
 800a32a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a330:	2b01      	cmp	r3, #1
 800a332:	d135      	bne.n	800a3a0 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	2200      	movs	r2, #0
 800a338:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	330c      	adds	r3, #12
 800a340:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a342:	697b      	ldr	r3, [r7, #20]
 800a344:	e853 3f00 	ldrex	r3, [r3]
 800a348:	613b      	str	r3, [r7, #16]
   return(result);
 800a34a:	693b      	ldr	r3, [r7, #16]
 800a34c:	f023 0310 	bic.w	r3, r3, #16
 800a350:	627b      	str	r3, [r7, #36]	@ 0x24
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	330c      	adds	r3, #12
 800a358:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a35a:	623a      	str	r2, [r7, #32]
 800a35c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a35e:	69f9      	ldr	r1, [r7, #28]
 800a360:	6a3a      	ldr	r2, [r7, #32]
 800a362:	e841 2300 	strex	r3, r2, [r1]
 800a366:	61bb      	str	r3, [r7, #24]
   return(result);
 800a368:	69bb      	ldr	r3, [r7, #24]
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	d1e5      	bne.n	800a33a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	f003 0310 	and.w	r3, r3, #16
 800a378:	2b10      	cmp	r3, #16
 800a37a:	d10a      	bne.n	800a392 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a37c:	2300      	movs	r3, #0
 800a37e:	60fb      	str	r3, [r7, #12]
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	60fb      	str	r3, [r7, #12]
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	685b      	ldr	r3, [r3, #4]
 800a38e:	60fb      	str	r3, [r7, #12]
 800a390:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800a396:	4619      	mov	r1, r3
 800a398:	6878      	ldr	r0, [r7, #4]
 800a39a:	f7ff fe2d 	bl	8009ff8 <HAL_UARTEx_RxEventCallback>
 800a39e:	e002      	b.n	800a3a6 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800a3a0:	6878      	ldr	r0, [r7, #4]
 800a3a2:	f7f6 ffa1 	bl	80012e8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a3a6:	2300      	movs	r3, #0
 800a3a8:	e002      	b.n	800a3b0 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800a3aa:	2300      	movs	r3, #0
 800a3ac:	e000      	b.n	800a3b0 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800a3ae:	2302      	movs	r3, #2
  }
}
 800a3b0:	4618      	mov	r0, r3
 800a3b2:	3730      	adds	r7, #48	@ 0x30
 800a3b4:	46bd      	mov	sp, r7
 800a3b6:	bd80      	pop	{r7, pc}

0800a3b8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a3b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a3bc:	b0c0      	sub	sp, #256	@ 0x100
 800a3be:	af00      	add	r7, sp, #0
 800a3c0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a3c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	691b      	ldr	r3, [r3, #16]
 800a3cc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800a3d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a3d4:	68d9      	ldr	r1, [r3, #12]
 800a3d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a3da:	681a      	ldr	r2, [r3, #0]
 800a3dc:	ea40 0301 	orr.w	r3, r0, r1
 800a3e0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a3e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a3e6:	689a      	ldr	r2, [r3, #8]
 800a3e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a3ec:	691b      	ldr	r3, [r3, #16]
 800a3ee:	431a      	orrs	r2, r3
 800a3f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a3f4:	695b      	ldr	r3, [r3, #20]
 800a3f6:	431a      	orrs	r2, r3
 800a3f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a3fc:	69db      	ldr	r3, [r3, #28]
 800a3fe:	4313      	orrs	r3, r2
 800a400:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800a404:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	68db      	ldr	r3, [r3, #12]
 800a40c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800a410:	f021 010c 	bic.w	r1, r1, #12
 800a414:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a418:	681a      	ldr	r2, [r3, #0]
 800a41a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800a41e:	430b      	orrs	r3, r1
 800a420:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a422:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	695b      	ldr	r3, [r3, #20]
 800a42a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800a42e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a432:	6999      	ldr	r1, [r3, #24]
 800a434:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a438:	681a      	ldr	r2, [r3, #0]
 800a43a:	ea40 0301 	orr.w	r3, r0, r1
 800a43e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a440:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a444:	681a      	ldr	r2, [r3, #0]
 800a446:	4b8f      	ldr	r3, [pc, #572]	@ (800a684 <UART_SetConfig+0x2cc>)
 800a448:	429a      	cmp	r2, r3
 800a44a:	d005      	beq.n	800a458 <UART_SetConfig+0xa0>
 800a44c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a450:	681a      	ldr	r2, [r3, #0]
 800a452:	4b8d      	ldr	r3, [pc, #564]	@ (800a688 <UART_SetConfig+0x2d0>)
 800a454:	429a      	cmp	r2, r3
 800a456:	d104      	bne.n	800a462 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a458:	f7fd fc26 	bl	8007ca8 <HAL_RCC_GetPCLK2Freq>
 800a45c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800a460:	e003      	b.n	800a46a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a462:	f7fd fc0d 	bl	8007c80 <HAL_RCC_GetPCLK1Freq>
 800a466:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a46a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a46e:	69db      	ldr	r3, [r3, #28]
 800a470:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a474:	f040 810c 	bne.w	800a690 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a478:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a47c:	2200      	movs	r2, #0
 800a47e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800a482:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800a486:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800a48a:	4622      	mov	r2, r4
 800a48c:	462b      	mov	r3, r5
 800a48e:	1891      	adds	r1, r2, r2
 800a490:	65b9      	str	r1, [r7, #88]	@ 0x58
 800a492:	415b      	adcs	r3, r3
 800a494:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a496:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800a49a:	4621      	mov	r1, r4
 800a49c:	eb12 0801 	adds.w	r8, r2, r1
 800a4a0:	4629      	mov	r1, r5
 800a4a2:	eb43 0901 	adc.w	r9, r3, r1
 800a4a6:	f04f 0200 	mov.w	r2, #0
 800a4aa:	f04f 0300 	mov.w	r3, #0
 800a4ae:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a4b2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a4b6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a4ba:	4690      	mov	r8, r2
 800a4bc:	4699      	mov	r9, r3
 800a4be:	4623      	mov	r3, r4
 800a4c0:	eb18 0303 	adds.w	r3, r8, r3
 800a4c4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800a4c8:	462b      	mov	r3, r5
 800a4ca:	eb49 0303 	adc.w	r3, r9, r3
 800a4ce:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800a4d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a4d6:	685b      	ldr	r3, [r3, #4]
 800a4d8:	2200      	movs	r2, #0
 800a4da:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800a4de:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800a4e2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800a4e6:	460b      	mov	r3, r1
 800a4e8:	18db      	adds	r3, r3, r3
 800a4ea:	653b      	str	r3, [r7, #80]	@ 0x50
 800a4ec:	4613      	mov	r3, r2
 800a4ee:	eb42 0303 	adc.w	r3, r2, r3
 800a4f2:	657b      	str	r3, [r7, #84]	@ 0x54
 800a4f4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800a4f8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800a4fc:	f7f5 fed0 	bl	80002a0 <__aeabi_uldivmod>
 800a500:	4602      	mov	r2, r0
 800a502:	460b      	mov	r3, r1
 800a504:	4b61      	ldr	r3, [pc, #388]	@ (800a68c <UART_SetConfig+0x2d4>)
 800a506:	fba3 2302 	umull	r2, r3, r3, r2
 800a50a:	095b      	lsrs	r3, r3, #5
 800a50c:	011c      	lsls	r4, r3, #4
 800a50e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a512:	2200      	movs	r2, #0
 800a514:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a518:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800a51c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800a520:	4642      	mov	r2, r8
 800a522:	464b      	mov	r3, r9
 800a524:	1891      	adds	r1, r2, r2
 800a526:	64b9      	str	r1, [r7, #72]	@ 0x48
 800a528:	415b      	adcs	r3, r3
 800a52a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a52c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800a530:	4641      	mov	r1, r8
 800a532:	eb12 0a01 	adds.w	sl, r2, r1
 800a536:	4649      	mov	r1, r9
 800a538:	eb43 0b01 	adc.w	fp, r3, r1
 800a53c:	f04f 0200 	mov.w	r2, #0
 800a540:	f04f 0300 	mov.w	r3, #0
 800a544:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a548:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800a54c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a550:	4692      	mov	sl, r2
 800a552:	469b      	mov	fp, r3
 800a554:	4643      	mov	r3, r8
 800a556:	eb1a 0303 	adds.w	r3, sl, r3
 800a55a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a55e:	464b      	mov	r3, r9
 800a560:	eb4b 0303 	adc.w	r3, fp, r3
 800a564:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800a568:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a56c:	685b      	ldr	r3, [r3, #4]
 800a56e:	2200      	movs	r2, #0
 800a570:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a574:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800a578:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800a57c:	460b      	mov	r3, r1
 800a57e:	18db      	adds	r3, r3, r3
 800a580:	643b      	str	r3, [r7, #64]	@ 0x40
 800a582:	4613      	mov	r3, r2
 800a584:	eb42 0303 	adc.w	r3, r2, r3
 800a588:	647b      	str	r3, [r7, #68]	@ 0x44
 800a58a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800a58e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800a592:	f7f5 fe85 	bl	80002a0 <__aeabi_uldivmod>
 800a596:	4602      	mov	r2, r0
 800a598:	460b      	mov	r3, r1
 800a59a:	4611      	mov	r1, r2
 800a59c:	4b3b      	ldr	r3, [pc, #236]	@ (800a68c <UART_SetConfig+0x2d4>)
 800a59e:	fba3 2301 	umull	r2, r3, r3, r1
 800a5a2:	095b      	lsrs	r3, r3, #5
 800a5a4:	2264      	movs	r2, #100	@ 0x64
 800a5a6:	fb02 f303 	mul.w	r3, r2, r3
 800a5aa:	1acb      	subs	r3, r1, r3
 800a5ac:	00db      	lsls	r3, r3, #3
 800a5ae:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800a5b2:	4b36      	ldr	r3, [pc, #216]	@ (800a68c <UART_SetConfig+0x2d4>)
 800a5b4:	fba3 2302 	umull	r2, r3, r3, r2
 800a5b8:	095b      	lsrs	r3, r3, #5
 800a5ba:	005b      	lsls	r3, r3, #1
 800a5bc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800a5c0:	441c      	add	r4, r3
 800a5c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a5c6:	2200      	movs	r2, #0
 800a5c8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a5cc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800a5d0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800a5d4:	4642      	mov	r2, r8
 800a5d6:	464b      	mov	r3, r9
 800a5d8:	1891      	adds	r1, r2, r2
 800a5da:	63b9      	str	r1, [r7, #56]	@ 0x38
 800a5dc:	415b      	adcs	r3, r3
 800a5de:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a5e0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800a5e4:	4641      	mov	r1, r8
 800a5e6:	1851      	adds	r1, r2, r1
 800a5e8:	6339      	str	r1, [r7, #48]	@ 0x30
 800a5ea:	4649      	mov	r1, r9
 800a5ec:	414b      	adcs	r3, r1
 800a5ee:	637b      	str	r3, [r7, #52]	@ 0x34
 800a5f0:	f04f 0200 	mov.w	r2, #0
 800a5f4:	f04f 0300 	mov.w	r3, #0
 800a5f8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800a5fc:	4659      	mov	r1, fp
 800a5fe:	00cb      	lsls	r3, r1, #3
 800a600:	4651      	mov	r1, sl
 800a602:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a606:	4651      	mov	r1, sl
 800a608:	00ca      	lsls	r2, r1, #3
 800a60a:	4610      	mov	r0, r2
 800a60c:	4619      	mov	r1, r3
 800a60e:	4603      	mov	r3, r0
 800a610:	4642      	mov	r2, r8
 800a612:	189b      	adds	r3, r3, r2
 800a614:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a618:	464b      	mov	r3, r9
 800a61a:	460a      	mov	r2, r1
 800a61c:	eb42 0303 	adc.w	r3, r2, r3
 800a620:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a624:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a628:	685b      	ldr	r3, [r3, #4]
 800a62a:	2200      	movs	r2, #0
 800a62c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800a630:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800a634:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800a638:	460b      	mov	r3, r1
 800a63a:	18db      	adds	r3, r3, r3
 800a63c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a63e:	4613      	mov	r3, r2
 800a640:	eb42 0303 	adc.w	r3, r2, r3
 800a644:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a646:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800a64a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800a64e:	f7f5 fe27 	bl	80002a0 <__aeabi_uldivmod>
 800a652:	4602      	mov	r2, r0
 800a654:	460b      	mov	r3, r1
 800a656:	4b0d      	ldr	r3, [pc, #52]	@ (800a68c <UART_SetConfig+0x2d4>)
 800a658:	fba3 1302 	umull	r1, r3, r3, r2
 800a65c:	095b      	lsrs	r3, r3, #5
 800a65e:	2164      	movs	r1, #100	@ 0x64
 800a660:	fb01 f303 	mul.w	r3, r1, r3
 800a664:	1ad3      	subs	r3, r2, r3
 800a666:	00db      	lsls	r3, r3, #3
 800a668:	3332      	adds	r3, #50	@ 0x32
 800a66a:	4a08      	ldr	r2, [pc, #32]	@ (800a68c <UART_SetConfig+0x2d4>)
 800a66c:	fba2 2303 	umull	r2, r3, r2, r3
 800a670:	095b      	lsrs	r3, r3, #5
 800a672:	f003 0207 	and.w	r2, r3, #7
 800a676:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	4422      	add	r2, r4
 800a67e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a680:	e106      	b.n	800a890 <UART_SetConfig+0x4d8>
 800a682:	bf00      	nop
 800a684:	40011000 	.word	0x40011000
 800a688:	40011400 	.word	0x40011400
 800a68c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a690:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a694:	2200      	movs	r2, #0
 800a696:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a69a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800a69e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800a6a2:	4642      	mov	r2, r8
 800a6a4:	464b      	mov	r3, r9
 800a6a6:	1891      	adds	r1, r2, r2
 800a6a8:	6239      	str	r1, [r7, #32]
 800a6aa:	415b      	adcs	r3, r3
 800a6ac:	627b      	str	r3, [r7, #36]	@ 0x24
 800a6ae:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a6b2:	4641      	mov	r1, r8
 800a6b4:	1854      	adds	r4, r2, r1
 800a6b6:	4649      	mov	r1, r9
 800a6b8:	eb43 0501 	adc.w	r5, r3, r1
 800a6bc:	f04f 0200 	mov.w	r2, #0
 800a6c0:	f04f 0300 	mov.w	r3, #0
 800a6c4:	00eb      	lsls	r3, r5, #3
 800a6c6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a6ca:	00e2      	lsls	r2, r4, #3
 800a6cc:	4614      	mov	r4, r2
 800a6ce:	461d      	mov	r5, r3
 800a6d0:	4643      	mov	r3, r8
 800a6d2:	18e3      	adds	r3, r4, r3
 800a6d4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800a6d8:	464b      	mov	r3, r9
 800a6da:	eb45 0303 	adc.w	r3, r5, r3
 800a6de:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800a6e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a6e6:	685b      	ldr	r3, [r3, #4]
 800a6e8:	2200      	movs	r2, #0
 800a6ea:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a6ee:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800a6f2:	f04f 0200 	mov.w	r2, #0
 800a6f6:	f04f 0300 	mov.w	r3, #0
 800a6fa:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800a6fe:	4629      	mov	r1, r5
 800a700:	008b      	lsls	r3, r1, #2
 800a702:	4621      	mov	r1, r4
 800a704:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a708:	4621      	mov	r1, r4
 800a70a:	008a      	lsls	r2, r1, #2
 800a70c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800a710:	f7f5 fdc6 	bl	80002a0 <__aeabi_uldivmod>
 800a714:	4602      	mov	r2, r0
 800a716:	460b      	mov	r3, r1
 800a718:	4b60      	ldr	r3, [pc, #384]	@ (800a89c <UART_SetConfig+0x4e4>)
 800a71a:	fba3 2302 	umull	r2, r3, r3, r2
 800a71e:	095b      	lsrs	r3, r3, #5
 800a720:	011c      	lsls	r4, r3, #4
 800a722:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a726:	2200      	movs	r2, #0
 800a728:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800a72c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800a730:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800a734:	4642      	mov	r2, r8
 800a736:	464b      	mov	r3, r9
 800a738:	1891      	adds	r1, r2, r2
 800a73a:	61b9      	str	r1, [r7, #24]
 800a73c:	415b      	adcs	r3, r3
 800a73e:	61fb      	str	r3, [r7, #28]
 800a740:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a744:	4641      	mov	r1, r8
 800a746:	1851      	adds	r1, r2, r1
 800a748:	6139      	str	r1, [r7, #16]
 800a74a:	4649      	mov	r1, r9
 800a74c:	414b      	adcs	r3, r1
 800a74e:	617b      	str	r3, [r7, #20]
 800a750:	f04f 0200 	mov.w	r2, #0
 800a754:	f04f 0300 	mov.w	r3, #0
 800a758:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a75c:	4659      	mov	r1, fp
 800a75e:	00cb      	lsls	r3, r1, #3
 800a760:	4651      	mov	r1, sl
 800a762:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a766:	4651      	mov	r1, sl
 800a768:	00ca      	lsls	r2, r1, #3
 800a76a:	4610      	mov	r0, r2
 800a76c:	4619      	mov	r1, r3
 800a76e:	4603      	mov	r3, r0
 800a770:	4642      	mov	r2, r8
 800a772:	189b      	adds	r3, r3, r2
 800a774:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800a778:	464b      	mov	r3, r9
 800a77a:	460a      	mov	r2, r1
 800a77c:	eb42 0303 	adc.w	r3, r2, r3
 800a780:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800a784:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a788:	685b      	ldr	r3, [r3, #4]
 800a78a:	2200      	movs	r2, #0
 800a78c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800a78e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800a790:	f04f 0200 	mov.w	r2, #0
 800a794:	f04f 0300 	mov.w	r3, #0
 800a798:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800a79c:	4649      	mov	r1, r9
 800a79e:	008b      	lsls	r3, r1, #2
 800a7a0:	4641      	mov	r1, r8
 800a7a2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a7a6:	4641      	mov	r1, r8
 800a7a8:	008a      	lsls	r2, r1, #2
 800a7aa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800a7ae:	f7f5 fd77 	bl	80002a0 <__aeabi_uldivmod>
 800a7b2:	4602      	mov	r2, r0
 800a7b4:	460b      	mov	r3, r1
 800a7b6:	4611      	mov	r1, r2
 800a7b8:	4b38      	ldr	r3, [pc, #224]	@ (800a89c <UART_SetConfig+0x4e4>)
 800a7ba:	fba3 2301 	umull	r2, r3, r3, r1
 800a7be:	095b      	lsrs	r3, r3, #5
 800a7c0:	2264      	movs	r2, #100	@ 0x64
 800a7c2:	fb02 f303 	mul.w	r3, r2, r3
 800a7c6:	1acb      	subs	r3, r1, r3
 800a7c8:	011b      	lsls	r3, r3, #4
 800a7ca:	3332      	adds	r3, #50	@ 0x32
 800a7cc:	4a33      	ldr	r2, [pc, #204]	@ (800a89c <UART_SetConfig+0x4e4>)
 800a7ce:	fba2 2303 	umull	r2, r3, r2, r3
 800a7d2:	095b      	lsrs	r3, r3, #5
 800a7d4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a7d8:	441c      	add	r4, r3
 800a7da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a7de:	2200      	movs	r2, #0
 800a7e0:	673b      	str	r3, [r7, #112]	@ 0x70
 800a7e2:	677a      	str	r2, [r7, #116]	@ 0x74
 800a7e4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800a7e8:	4642      	mov	r2, r8
 800a7ea:	464b      	mov	r3, r9
 800a7ec:	1891      	adds	r1, r2, r2
 800a7ee:	60b9      	str	r1, [r7, #8]
 800a7f0:	415b      	adcs	r3, r3
 800a7f2:	60fb      	str	r3, [r7, #12]
 800a7f4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a7f8:	4641      	mov	r1, r8
 800a7fa:	1851      	adds	r1, r2, r1
 800a7fc:	6039      	str	r1, [r7, #0]
 800a7fe:	4649      	mov	r1, r9
 800a800:	414b      	adcs	r3, r1
 800a802:	607b      	str	r3, [r7, #4]
 800a804:	f04f 0200 	mov.w	r2, #0
 800a808:	f04f 0300 	mov.w	r3, #0
 800a80c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a810:	4659      	mov	r1, fp
 800a812:	00cb      	lsls	r3, r1, #3
 800a814:	4651      	mov	r1, sl
 800a816:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a81a:	4651      	mov	r1, sl
 800a81c:	00ca      	lsls	r2, r1, #3
 800a81e:	4610      	mov	r0, r2
 800a820:	4619      	mov	r1, r3
 800a822:	4603      	mov	r3, r0
 800a824:	4642      	mov	r2, r8
 800a826:	189b      	adds	r3, r3, r2
 800a828:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a82a:	464b      	mov	r3, r9
 800a82c:	460a      	mov	r2, r1
 800a82e:	eb42 0303 	adc.w	r3, r2, r3
 800a832:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a834:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a838:	685b      	ldr	r3, [r3, #4]
 800a83a:	2200      	movs	r2, #0
 800a83c:	663b      	str	r3, [r7, #96]	@ 0x60
 800a83e:	667a      	str	r2, [r7, #100]	@ 0x64
 800a840:	f04f 0200 	mov.w	r2, #0
 800a844:	f04f 0300 	mov.w	r3, #0
 800a848:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800a84c:	4649      	mov	r1, r9
 800a84e:	008b      	lsls	r3, r1, #2
 800a850:	4641      	mov	r1, r8
 800a852:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a856:	4641      	mov	r1, r8
 800a858:	008a      	lsls	r2, r1, #2
 800a85a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800a85e:	f7f5 fd1f 	bl	80002a0 <__aeabi_uldivmod>
 800a862:	4602      	mov	r2, r0
 800a864:	460b      	mov	r3, r1
 800a866:	4b0d      	ldr	r3, [pc, #52]	@ (800a89c <UART_SetConfig+0x4e4>)
 800a868:	fba3 1302 	umull	r1, r3, r3, r2
 800a86c:	095b      	lsrs	r3, r3, #5
 800a86e:	2164      	movs	r1, #100	@ 0x64
 800a870:	fb01 f303 	mul.w	r3, r1, r3
 800a874:	1ad3      	subs	r3, r2, r3
 800a876:	011b      	lsls	r3, r3, #4
 800a878:	3332      	adds	r3, #50	@ 0x32
 800a87a:	4a08      	ldr	r2, [pc, #32]	@ (800a89c <UART_SetConfig+0x4e4>)
 800a87c:	fba2 2303 	umull	r2, r3, r2, r3
 800a880:	095b      	lsrs	r3, r3, #5
 800a882:	f003 020f 	and.w	r2, r3, #15
 800a886:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	4422      	add	r2, r4
 800a88e:	609a      	str	r2, [r3, #8]
}
 800a890:	bf00      	nop
 800a892:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800a896:	46bd      	mov	sp, r7
 800a898:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a89c:	51eb851f 	.word	0x51eb851f

0800a8a0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a8a0:	b084      	sub	sp, #16
 800a8a2:	b580      	push	{r7, lr}
 800a8a4:	b084      	sub	sp, #16
 800a8a6:	af00      	add	r7, sp, #0
 800a8a8:	6078      	str	r0, [r7, #4]
 800a8aa:	f107 001c 	add.w	r0, r7, #28
 800a8ae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a8b2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800a8b6:	2b01      	cmp	r3, #1
 800a8b8:	d123      	bne.n	800a902 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a8be:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	68db      	ldr	r3, [r3, #12]
 800a8ca:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800a8ce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a8d2:	687a      	ldr	r2, [r7, #4]
 800a8d4:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	68db      	ldr	r3, [r3, #12]
 800a8da:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800a8e2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a8e6:	2b01      	cmp	r3, #1
 800a8e8:	d105      	bne.n	800a8f6 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	68db      	ldr	r3, [r3, #12]
 800a8ee:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a8f6:	6878      	ldr	r0, [r7, #4]
 800a8f8:	f001 fae8 	bl	800becc <USB_CoreReset>
 800a8fc:	4603      	mov	r3, r0
 800a8fe:	73fb      	strb	r3, [r7, #15]
 800a900:	e01b      	b.n	800a93a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	68db      	ldr	r3, [r3, #12]
 800a906:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a90e:	6878      	ldr	r0, [r7, #4]
 800a910:	f001 fadc 	bl	800becc <USB_CoreReset>
 800a914:	4603      	mov	r3, r0
 800a916:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800a918:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d106      	bne.n	800a92e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a924:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	639a      	str	r2, [r3, #56]	@ 0x38
 800a92c:	e005      	b.n	800a93a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a932:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800a93a:	7fbb      	ldrb	r3, [r7, #30]
 800a93c:	2b01      	cmp	r3, #1
 800a93e:	d10b      	bne.n	800a958 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	689b      	ldr	r3, [r3, #8]
 800a944:	f043 0206 	orr.w	r2, r3, #6
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	689b      	ldr	r3, [r3, #8]
 800a950:	f043 0220 	orr.w	r2, r3, #32
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800a958:	7bfb      	ldrb	r3, [r7, #15]
}
 800a95a:	4618      	mov	r0, r3
 800a95c:	3710      	adds	r7, #16
 800a95e:	46bd      	mov	sp, r7
 800a960:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a964:	b004      	add	sp, #16
 800a966:	4770      	bx	lr

0800a968 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800a968:	b480      	push	{r7}
 800a96a:	b087      	sub	sp, #28
 800a96c:	af00      	add	r7, sp, #0
 800a96e:	60f8      	str	r0, [r7, #12]
 800a970:	60b9      	str	r1, [r7, #8]
 800a972:	4613      	mov	r3, r2
 800a974:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800a976:	79fb      	ldrb	r3, [r7, #7]
 800a978:	2b02      	cmp	r3, #2
 800a97a:	d165      	bne.n	800aa48 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800a97c:	68bb      	ldr	r3, [r7, #8]
 800a97e:	4a41      	ldr	r2, [pc, #260]	@ (800aa84 <USB_SetTurnaroundTime+0x11c>)
 800a980:	4293      	cmp	r3, r2
 800a982:	d906      	bls.n	800a992 <USB_SetTurnaroundTime+0x2a>
 800a984:	68bb      	ldr	r3, [r7, #8]
 800a986:	4a40      	ldr	r2, [pc, #256]	@ (800aa88 <USB_SetTurnaroundTime+0x120>)
 800a988:	4293      	cmp	r3, r2
 800a98a:	d202      	bcs.n	800a992 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800a98c:	230f      	movs	r3, #15
 800a98e:	617b      	str	r3, [r7, #20]
 800a990:	e062      	b.n	800aa58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800a992:	68bb      	ldr	r3, [r7, #8]
 800a994:	4a3c      	ldr	r2, [pc, #240]	@ (800aa88 <USB_SetTurnaroundTime+0x120>)
 800a996:	4293      	cmp	r3, r2
 800a998:	d306      	bcc.n	800a9a8 <USB_SetTurnaroundTime+0x40>
 800a99a:	68bb      	ldr	r3, [r7, #8]
 800a99c:	4a3b      	ldr	r2, [pc, #236]	@ (800aa8c <USB_SetTurnaroundTime+0x124>)
 800a99e:	4293      	cmp	r3, r2
 800a9a0:	d202      	bcs.n	800a9a8 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800a9a2:	230e      	movs	r3, #14
 800a9a4:	617b      	str	r3, [r7, #20]
 800a9a6:	e057      	b.n	800aa58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800a9a8:	68bb      	ldr	r3, [r7, #8]
 800a9aa:	4a38      	ldr	r2, [pc, #224]	@ (800aa8c <USB_SetTurnaroundTime+0x124>)
 800a9ac:	4293      	cmp	r3, r2
 800a9ae:	d306      	bcc.n	800a9be <USB_SetTurnaroundTime+0x56>
 800a9b0:	68bb      	ldr	r3, [r7, #8]
 800a9b2:	4a37      	ldr	r2, [pc, #220]	@ (800aa90 <USB_SetTurnaroundTime+0x128>)
 800a9b4:	4293      	cmp	r3, r2
 800a9b6:	d202      	bcs.n	800a9be <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800a9b8:	230d      	movs	r3, #13
 800a9ba:	617b      	str	r3, [r7, #20]
 800a9bc:	e04c      	b.n	800aa58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800a9be:	68bb      	ldr	r3, [r7, #8]
 800a9c0:	4a33      	ldr	r2, [pc, #204]	@ (800aa90 <USB_SetTurnaroundTime+0x128>)
 800a9c2:	4293      	cmp	r3, r2
 800a9c4:	d306      	bcc.n	800a9d4 <USB_SetTurnaroundTime+0x6c>
 800a9c6:	68bb      	ldr	r3, [r7, #8]
 800a9c8:	4a32      	ldr	r2, [pc, #200]	@ (800aa94 <USB_SetTurnaroundTime+0x12c>)
 800a9ca:	4293      	cmp	r3, r2
 800a9cc:	d802      	bhi.n	800a9d4 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800a9ce:	230c      	movs	r3, #12
 800a9d0:	617b      	str	r3, [r7, #20]
 800a9d2:	e041      	b.n	800aa58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800a9d4:	68bb      	ldr	r3, [r7, #8]
 800a9d6:	4a2f      	ldr	r2, [pc, #188]	@ (800aa94 <USB_SetTurnaroundTime+0x12c>)
 800a9d8:	4293      	cmp	r3, r2
 800a9da:	d906      	bls.n	800a9ea <USB_SetTurnaroundTime+0x82>
 800a9dc:	68bb      	ldr	r3, [r7, #8]
 800a9de:	4a2e      	ldr	r2, [pc, #184]	@ (800aa98 <USB_SetTurnaroundTime+0x130>)
 800a9e0:	4293      	cmp	r3, r2
 800a9e2:	d802      	bhi.n	800a9ea <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800a9e4:	230b      	movs	r3, #11
 800a9e6:	617b      	str	r3, [r7, #20]
 800a9e8:	e036      	b.n	800aa58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800a9ea:	68bb      	ldr	r3, [r7, #8]
 800a9ec:	4a2a      	ldr	r2, [pc, #168]	@ (800aa98 <USB_SetTurnaroundTime+0x130>)
 800a9ee:	4293      	cmp	r3, r2
 800a9f0:	d906      	bls.n	800aa00 <USB_SetTurnaroundTime+0x98>
 800a9f2:	68bb      	ldr	r3, [r7, #8]
 800a9f4:	4a29      	ldr	r2, [pc, #164]	@ (800aa9c <USB_SetTurnaroundTime+0x134>)
 800a9f6:	4293      	cmp	r3, r2
 800a9f8:	d802      	bhi.n	800aa00 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800a9fa:	230a      	movs	r3, #10
 800a9fc:	617b      	str	r3, [r7, #20]
 800a9fe:	e02b      	b.n	800aa58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800aa00:	68bb      	ldr	r3, [r7, #8]
 800aa02:	4a26      	ldr	r2, [pc, #152]	@ (800aa9c <USB_SetTurnaroundTime+0x134>)
 800aa04:	4293      	cmp	r3, r2
 800aa06:	d906      	bls.n	800aa16 <USB_SetTurnaroundTime+0xae>
 800aa08:	68bb      	ldr	r3, [r7, #8]
 800aa0a:	4a25      	ldr	r2, [pc, #148]	@ (800aaa0 <USB_SetTurnaroundTime+0x138>)
 800aa0c:	4293      	cmp	r3, r2
 800aa0e:	d202      	bcs.n	800aa16 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800aa10:	2309      	movs	r3, #9
 800aa12:	617b      	str	r3, [r7, #20]
 800aa14:	e020      	b.n	800aa58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800aa16:	68bb      	ldr	r3, [r7, #8]
 800aa18:	4a21      	ldr	r2, [pc, #132]	@ (800aaa0 <USB_SetTurnaroundTime+0x138>)
 800aa1a:	4293      	cmp	r3, r2
 800aa1c:	d306      	bcc.n	800aa2c <USB_SetTurnaroundTime+0xc4>
 800aa1e:	68bb      	ldr	r3, [r7, #8]
 800aa20:	4a20      	ldr	r2, [pc, #128]	@ (800aaa4 <USB_SetTurnaroundTime+0x13c>)
 800aa22:	4293      	cmp	r3, r2
 800aa24:	d802      	bhi.n	800aa2c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800aa26:	2308      	movs	r3, #8
 800aa28:	617b      	str	r3, [r7, #20]
 800aa2a:	e015      	b.n	800aa58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800aa2c:	68bb      	ldr	r3, [r7, #8]
 800aa2e:	4a1d      	ldr	r2, [pc, #116]	@ (800aaa4 <USB_SetTurnaroundTime+0x13c>)
 800aa30:	4293      	cmp	r3, r2
 800aa32:	d906      	bls.n	800aa42 <USB_SetTurnaroundTime+0xda>
 800aa34:	68bb      	ldr	r3, [r7, #8]
 800aa36:	4a1c      	ldr	r2, [pc, #112]	@ (800aaa8 <USB_SetTurnaroundTime+0x140>)
 800aa38:	4293      	cmp	r3, r2
 800aa3a:	d202      	bcs.n	800aa42 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800aa3c:	2307      	movs	r3, #7
 800aa3e:	617b      	str	r3, [r7, #20]
 800aa40:	e00a      	b.n	800aa58 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800aa42:	2306      	movs	r3, #6
 800aa44:	617b      	str	r3, [r7, #20]
 800aa46:	e007      	b.n	800aa58 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800aa48:	79fb      	ldrb	r3, [r7, #7]
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	d102      	bne.n	800aa54 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800aa4e:	2309      	movs	r3, #9
 800aa50:	617b      	str	r3, [r7, #20]
 800aa52:	e001      	b.n	800aa58 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800aa54:	2309      	movs	r3, #9
 800aa56:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800aa58:	68fb      	ldr	r3, [r7, #12]
 800aa5a:	68db      	ldr	r3, [r3, #12]
 800aa5c:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800aa60:	68fb      	ldr	r3, [r7, #12]
 800aa62:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800aa64:	68fb      	ldr	r3, [r7, #12]
 800aa66:	68da      	ldr	r2, [r3, #12]
 800aa68:	697b      	ldr	r3, [r7, #20]
 800aa6a:	029b      	lsls	r3, r3, #10
 800aa6c:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800aa70:	431a      	orrs	r2, r3
 800aa72:	68fb      	ldr	r3, [r7, #12]
 800aa74:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800aa76:	2300      	movs	r3, #0
}
 800aa78:	4618      	mov	r0, r3
 800aa7a:	371c      	adds	r7, #28
 800aa7c:	46bd      	mov	sp, r7
 800aa7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa82:	4770      	bx	lr
 800aa84:	00d8acbf 	.word	0x00d8acbf
 800aa88:	00e4e1c0 	.word	0x00e4e1c0
 800aa8c:	00f42400 	.word	0x00f42400
 800aa90:	01067380 	.word	0x01067380
 800aa94:	011a499f 	.word	0x011a499f
 800aa98:	01312cff 	.word	0x01312cff
 800aa9c:	014ca43f 	.word	0x014ca43f
 800aaa0:	016e3600 	.word	0x016e3600
 800aaa4:	01a6ab1f 	.word	0x01a6ab1f
 800aaa8:	01e84800 	.word	0x01e84800

0800aaac <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800aaac:	b480      	push	{r7}
 800aaae:	b083      	sub	sp, #12
 800aab0:	af00      	add	r7, sp, #0
 800aab2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	689b      	ldr	r3, [r3, #8]
 800aab8:	f043 0201 	orr.w	r2, r3, #1
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800aac0:	2300      	movs	r3, #0
}
 800aac2:	4618      	mov	r0, r3
 800aac4:	370c      	adds	r7, #12
 800aac6:	46bd      	mov	sp, r7
 800aac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aacc:	4770      	bx	lr

0800aace <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800aace:	b480      	push	{r7}
 800aad0:	b083      	sub	sp, #12
 800aad2:	af00      	add	r7, sp, #0
 800aad4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	689b      	ldr	r3, [r3, #8]
 800aada:	f023 0201 	bic.w	r2, r3, #1
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800aae2:	2300      	movs	r3, #0
}
 800aae4:	4618      	mov	r0, r3
 800aae6:	370c      	adds	r7, #12
 800aae8:	46bd      	mov	sp, r7
 800aaea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaee:	4770      	bx	lr

0800aaf0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800aaf0:	b580      	push	{r7, lr}
 800aaf2:	b084      	sub	sp, #16
 800aaf4:	af00      	add	r7, sp, #0
 800aaf6:	6078      	str	r0, [r7, #4]
 800aaf8:	460b      	mov	r3, r1
 800aafa:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800aafc:	2300      	movs	r3, #0
 800aafe:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	68db      	ldr	r3, [r3, #12]
 800ab04:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800ab0c:	78fb      	ldrb	r3, [r7, #3]
 800ab0e:	2b01      	cmp	r3, #1
 800ab10:	d115      	bne.n	800ab3e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	68db      	ldr	r3, [r3, #12]
 800ab16:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800ab1e:	200a      	movs	r0, #10
 800ab20:	f7fa f866 	bl	8004bf0 <HAL_Delay>
      ms += 10U;
 800ab24:	68fb      	ldr	r3, [r7, #12]
 800ab26:	330a      	adds	r3, #10
 800ab28:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800ab2a:	6878      	ldr	r0, [r7, #4]
 800ab2c:	f001 f93f 	bl	800bdae <USB_GetMode>
 800ab30:	4603      	mov	r3, r0
 800ab32:	2b01      	cmp	r3, #1
 800ab34:	d01e      	beq.n	800ab74 <USB_SetCurrentMode+0x84>
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	2bc7      	cmp	r3, #199	@ 0xc7
 800ab3a:	d9f0      	bls.n	800ab1e <USB_SetCurrentMode+0x2e>
 800ab3c:	e01a      	b.n	800ab74 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800ab3e:	78fb      	ldrb	r3, [r7, #3]
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	d115      	bne.n	800ab70 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	68db      	ldr	r3, [r3, #12]
 800ab48:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800ab50:	200a      	movs	r0, #10
 800ab52:	f7fa f84d 	bl	8004bf0 <HAL_Delay>
      ms += 10U;
 800ab56:	68fb      	ldr	r3, [r7, #12]
 800ab58:	330a      	adds	r3, #10
 800ab5a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800ab5c:	6878      	ldr	r0, [r7, #4]
 800ab5e:	f001 f926 	bl	800bdae <USB_GetMode>
 800ab62:	4603      	mov	r3, r0
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	d005      	beq.n	800ab74 <USB_SetCurrentMode+0x84>
 800ab68:	68fb      	ldr	r3, [r7, #12]
 800ab6a:	2bc7      	cmp	r3, #199	@ 0xc7
 800ab6c:	d9f0      	bls.n	800ab50 <USB_SetCurrentMode+0x60>
 800ab6e:	e001      	b.n	800ab74 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800ab70:	2301      	movs	r3, #1
 800ab72:	e005      	b.n	800ab80 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	2bc8      	cmp	r3, #200	@ 0xc8
 800ab78:	d101      	bne.n	800ab7e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800ab7a:	2301      	movs	r3, #1
 800ab7c:	e000      	b.n	800ab80 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800ab7e:	2300      	movs	r3, #0
}
 800ab80:	4618      	mov	r0, r3
 800ab82:	3710      	adds	r7, #16
 800ab84:	46bd      	mov	sp, r7
 800ab86:	bd80      	pop	{r7, pc}

0800ab88 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800ab88:	b084      	sub	sp, #16
 800ab8a:	b580      	push	{r7, lr}
 800ab8c:	b086      	sub	sp, #24
 800ab8e:	af00      	add	r7, sp, #0
 800ab90:	6078      	str	r0, [r7, #4]
 800ab92:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800ab96:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800ab9a:	2300      	movs	r3, #0
 800ab9c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800aba2:	2300      	movs	r3, #0
 800aba4:	613b      	str	r3, [r7, #16]
 800aba6:	e009      	b.n	800abbc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800aba8:	687a      	ldr	r2, [r7, #4]
 800abaa:	693b      	ldr	r3, [r7, #16]
 800abac:	3340      	adds	r3, #64	@ 0x40
 800abae:	009b      	lsls	r3, r3, #2
 800abb0:	4413      	add	r3, r2
 800abb2:	2200      	movs	r2, #0
 800abb4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800abb6:	693b      	ldr	r3, [r7, #16]
 800abb8:	3301      	adds	r3, #1
 800abba:	613b      	str	r3, [r7, #16]
 800abbc:	693b      	ldr	r3, [r7, #16]
 800abbe:	2b0e      	cmp	r3, #14
 800abc0:	d9f2      	bls.n	800aba8 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800abc2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800abc6:	2b00      	cmp	r3, #0
 800abc8:	d11c      	bne.n	800ac04 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800abca:	68fb      	ldr	r3, [r7, #12]
 800abcc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800abd0:	685b      	ldr	r3, [r3, #4]
 800abd2:	68fa      	ldr	r2, [r7, #12]
 800abd4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800abd8:	f043 0302 	orr.w	r3, r3, #2
 800abdc:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800abe2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800abee:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800abfa:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	639a      	str	r2, [r3, #56]	@ 0x38
 800ac02:	e00b      	b.n	800ac1c <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac08:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac14:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800ac1c:	68fb      	ldr	r3, [r7, #12]
 800ac1e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ac22:	461a      	mov	r2, r3
 800ac24:	2300      	movs	r3, #0
 800ac26:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800ac28:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800ac2c:	2b01      	cmp	r3, #1
 800ac2e:	d10d      	bne.n	800ac4c <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800ac30:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d104      	bne.n	800ac42 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800ac38:	2100      	movs	r1, #0
 800ac3a:	6878      	ldr	r0, [r7, #4]
 800ac3c:	f000 f968 	bl	800af10 <USB_SetDevSpeed>
 800ac40:	e008      	b.n	800ac54 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800ac42:	2101      	movs	r1, #1
 800ac44:	6878      	ldr	r0, [r7, #4]
 800ac46:	f000 f963 	bl	800af10 <USB_SetDevSpeed>
 800ac4a:	e003      	b.n	800ac54 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800ac4c:	2103      	movs	r1, #3
 800ac4e:	6878      	ldr	r0, [r7, #4]
 800ac50:	f000 f95e 	bl	800af10 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800ac54:	2110      	movs	r1, #16
 800ac56:	6878      	ldr	r0, [r7, #4]
 800ac58:	f000 f8fa 	bl	800ae50 <USB_FlushTxFifo>
 800ac5c:	4603      	mov	r3, r0
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d001      	beq.n	800ac66 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800ac62:	2301      	movs	r3, #1
 800ac64:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800ac66:	6878      	ldr	r0, [r7, #4]
 800ac68:	f000 f924 	bl	800aeb4 <USB_FlushRxFifo>
 800ac6c:	4603      	mov	r3, r0
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	d001      	beq.n	800ac76 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800ac72:	2301      	movs	r3, #1
 800ac74:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ac7c:	461a      	mov	r2, r3
 800ac7e:	2300      	movs	r3, #0
 800ac80:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800ac82:	68fb      	ldr	r3, [r7, #12]
 800ac84:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ac88:	461a      	mov	r2, r3
 800ac8a:	2300      	movs	r3, #0
 800ac8c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800ac8e:	68fb      	ldr	r3, [r7, #12]
 800ac90:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ac94:	461a      	mov	r2, r3
 800ac96:	2300      	movs	r3, #0
 800ac98:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ac9a:	2300      	movs	r3, #0
 800ac9c:	613b      	str	r3, [r7, #16]
 800ac9e:	e043      	b.n	800ad28 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800aca0:	693b      	ldr	r3, [r7, #16]
 800aca2:	015a      	lsls	r2, r3, #5
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	4413      	add	r3, r2
 800aca8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800acb2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800acb6:	d118      	bne.n	800acea <USB_DevInit+0x162>
    {
      if (i == 0U)
 800acb8:	693b      	ldr	r3, [r7, #16]
 800acba:	2b00      	cmp	r3, #0
 800acbc:	d10a      	bne.n	800acd4 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800acbe:	693b      	ldr	r3, [r7, #16]
 800acc0:	015a      	lsls	r2, r3, #5
 800acc2:	68fb      	ldr	r3, [r7, #12]
 800acc4:	4413      	add	r3, r2
 800acc6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800acca:	461a      	mov	r2, r3
 800accc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800acd0:	6013      	str	r3, [r2, #0]
 800acd2:	e013      	b.n	800acfc <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800acd4:	693b      	ldr	r3, [r7, #16]
 800acd6:	015a      	lsls	r2, r3, #5
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	4413      	add	r3, r2
 800acdc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ace0:	461a      	mov	r2, r3
 800ace2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800ace6:	6013      	str	r3, [r2, #0]
 800ace8:	e008      	b.n	800acfc <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800acea:	693b      	ldr	r3, [r7, #16]
 800acec:	015a      	lsls	r2, r3, #5
 800acee:	68fb      	ldr	r3, [r7, #12]
 800acf0:	4413      	add	r3, r2
 800acf2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800acf6:	461a      	mov	r2, r3
 800acf8:	2300      	movs	r3, #0
 800acfa:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800acfc:	693b      	ldr	r3, [r7, #16]
 800acfe:	015a      	lsls	r2, r3, #5
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	4413      	add	r3, r2
 800ad04:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ad08:	461a      	mov	r2, r3
 800ad0a:	2300      	movs	r3, #0
 800ad0c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800ad0e:	693b      	ldr	r3, [r7, #16]
 800ad10:	015a      	lsls	r2, r3, #5
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	4413      	add	r3, r2
 800ad16:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ad1a:	461a      	mov	r2, r3
 800ad1c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800ad20:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ad22:	693b      	ldr	r3, [r7, #16]
 800ad24:	3301      	adds	r3, #1
 800ad26:	613b      	str	r3, [r7, #16]
 800ad28:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800ad2c:	461a      	mov	r2, r3
 800ad2e:	693b      	ldr	r3, [r7, #16]
 800ad30:	4293      	cmp	r3, r2
 800ad32:	d3b5      	bcc.n	800aca0 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ad34:	2300      	movs	r3, #0
 800ad36:	613b      	str	r3, [r7, #16]
 800ad38:	e043      	b.n	800adc2 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ad3a:	693b      	ldr	r3, [r7, #16]
 800ad3c:	015a      	lsls	r2, r3, #5
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	4413      	add	r3, r2
 800ad42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ad4c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ad50:	d118      	bne.n	800ad84 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800ad52:	693b      	ldr	r3, [r7, #16]
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	d10a      	bne.n	800ad6e <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800ad58:	693b      	ldr	r3, [r7, #16]
 800ad5a:	015a      	lsls	r2, r3, #5
 800ad5c:	68fb      	ldr	r3, [r7, #12]
 800ad5e:	4413      	add	r3, r2
 800ad60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ad64:	461a      	mov	r2, r3
 800ad66:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800ad6a:	6013      	str	r3, [r2, #0]
 800ad6c:	e013      	b.n	800ad96 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800ad6e:	693b      	ldr	r3, [r7, #16]
 800ad70:	015a      	lsls	r2, r3, #5
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	4413      	add	r3, r2
 800ad76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ad7a:	461a      	mov	r2, r3
 800ad7c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800ad80:	6013      	str	r3, [r2, #0]
 800ad82:	e008      	b.n	800ad96 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800ad84:	693b      	ldr	r3, [r7, #16]
 800ad86:	015a      	lsls	r2, r3, #5
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	4413      	add	r3, r2
 800ad8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ad90:	461a      	mov	r2, r3
 800ad92:	2300      	movs	r3, #0
 800ad94:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800ad96:	693b      	ldr	r3, [r7, #16]
 800ad98:	015a      	lsls	r2, r3, #5
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	4413      	add	r3, r2
 800ad9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ada2:	461a      	mov	r2, r3
 800ada4:	2300      	movs	r3, #0
 800ada6:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800ada8:	693b      	ldr	r3, [r7, #16]
 800adaa:	015a      	lsls	r2, r3, #5
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	4413      	add	r3, r2
 800adb0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800adb4:	461a      	mov	r2, r3
 800adb6:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800adba:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800adbc:	693b      	ldr	r3, [r7, #16]
 800adbe:	3301      	adds	r3, #1
 800adc0:	613b      	str	r3, [r7, #16]
 800adc2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800adc6:	461a      	mov	r2, r3
 800adc8:	693b      	ldr	r3, [r7, #16]
 800adca:	4293      	cmp	r3, r2
 800adcc:	d3b5      	bcc.n	800ad3a <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800adce:	68fb      	ldr	r3, [r7, #12]
 800add0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800add4:	691b      	ldr	r3, [r3, #16]
 800add6:	68fa      	ldr	r2, [r7, #12]
 800add8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800addc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ade0:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	2200      	movs	r2, #0
 800ade6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800adee:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800adf0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	d105      	bne.n	800ae04 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	699b      	ldr	r3, [r3, #24]
 800adfc:	f043 0210 	orr.w	r2, r3, #16
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	699a      	ldr	r2, [r3, #24]
 800ae08:	4b10      	ldr	r3, [pc, #64]	@ (800ae4c <USB_DevInit+0x2c4>)
 800ae0a:	4313      	orrs	r3, r2
 800ae0c:	687a      	ldr	r2, [r7, #4]
 800ae0e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800ae10:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	d005      	beq.n	800ae24 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	699b      	ldr	r3, [r3, #24]
 800ae1c:	f043 0208 	orr.w	r2, r3, #8
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800ae24:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800ae28:	2b01      	cmp	r3, #1
 800ae2a:	d107      	bne.n	800ae3c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	699b      	ldr	r3, [r3, #24]
 800ae30:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ae34:	f043 0304 	orr.w	r3, r3, #4
 800ae38:	687a      	ldr	r2, [r7, #4]
 800ae3a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800ae3c:	7dfb      	ldrb	r3, [r7, #23]
}
 800ae3e:	4618      	mov	r0, r3
 800ae40:	3718      	adds	r7, #24
 800ae42:	46bd      	mov	sp, r7
 800ae44:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ae48:	b004      	add	sp, #16
 800ae4a:	4770      	bx	lr
 800ae4c:	803c3800 	.word	0x803c3800

0800ae50 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800ae50:	b480      	push	{r7}
 800ae52:	b085      	sub	sp, #20
 800ae54:	af00      	add	r7, sp, #0
 800ae56:	6078      	str	r0, [r7, #4]
 800ae58:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800ae5a:	2300      	movs	r3, #0
 800ae5c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800ae5e:	68fb      	ldr	r3, [r7, #12]
 800ae60:	3301      	adds	r3, #1
 800ae62:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ae64:	68fb      	ldr	r3, [r7, #12]
 800ae66:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800ae6a:	d901      	bls.n	800ae70 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800ae6c:	2303      	movs	r3, #3
 800ae6e:	e01b      	b.n	800aea8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	691b      	ldr	r3, [r3, #16]
 800ae74:	2b00      	cmp	r3, #0
 800ae76:	daf2      	bge.n	800ae5e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800ae78:	2300      	movs	r3, #0
 800ae7a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800ae7c:	683b      	ldr	r3, [r7, #0]
 800ae7e:	019b      	lsls	r3, r3, #6
 800ae80:	f043 0220 	orr.w	r2, r3, #32
 800ae84:	687b      	ldr	r3, [r7, #4]
 800ae86:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800ae88:	68fb      	ldr	r3, [r7, #12]
 800ae8a:	3301      	adds	r3, #1
 800ae8c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800ae8e:	68fb      	ldr	r3, [r7, #12]
 800ae90:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800ae94:	d901      	bls.n	800ae9a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800ae96:	2303      	movs	r3, #3
 800ae98:	e006      	b.n	800aea8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	691b      	ldr	r3, [r3, #16]
 800ae9e:	f003 0320 	and.w	r3, r3, #32
 800aea2:	2b20      	cmp	r3, #32
 800aea4:	d0f0      	beq.n	800ae88 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800aea6:	2300      	movs	r3, #0
}
 800aea8:	4618      	mov	r0, r3
 800aeaa:	3714      	adds	r7, #20
 800aeac:	46bd      	mov	sp, r7
 800aeae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aeb2:	4770      	bx	lr

0800aeb4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800aeb4:	b480      	push	{r7}
 800aeb6:	b085      	sub	sp, #20
 800aeb8:	af00      	add	r7, sp, #0
 800aeba:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800aebc:	2300      	movs	r3, #0
 800aebe:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800aec0:	68fb      	ldr	r3, [r7, #12]
 800aec2:	3301      	adds	r3, #1
 800aec4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800aec6:	68fb      	ldr	r3, [r7, #12]
 800aec8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800aecc:	d901      	bls.n	800aed2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800aece:	2303      	movs	r3, #3
 800aed0:	e018      	b.n	800af04 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	691b      	ldr	r3, [r3, #16]
 800aed6:	2b00      	cmp	r3, #0
 800aed8:	daf2      	bge.n	800aec0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800aeda:	2300      	movs	r3, #0
 800aedc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	2210      	movs	r2, #16
 800aee2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800aee4:	68fb      	ldr	r3, [r7, #12]
 800aee6:	3301      	adds	r3, #1
 800aee8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800aeea:	68fb      	ldr	r3, [r7, #12]
 800aeec:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800aef0:	d901      	bls.n	800aef6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800aef2:	2303      	movs	r3, #3
 800aef4:	e006      	b.n	800af04 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	691b      	ldr	r3, [r3, #16]
 800aefa:	f003 0310 	and.w	r3, r3, #16
 800aefe:	2b10      	cmp	r3, #16
 800af00:	d0f0      	beq.n	800aee4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800af02:	2300      	movs	r3, #0
}
 800af04:	4618      	mov	r0, r3
 800af06:	3714      	adds	r7, #20
 800af08:	46bd      	mov	sp, r7
 800af0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af0e:	4770      	bx	lr

0800af10 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800af10:	b480      	push	{r7}
 800af12:	b085      	sub	sp, #20
 800af14:	af00      	add	r7, sp, #0
 800af16:	6078      	str	r0, [r7, #4]
 800af18:	460b      	mov	r3, r1
 800af1a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800af20:	68fb      	ldr	r3, [r7, #12]
 800af22:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800af26:	681a      	ldr	r2, [r3, #0]
 800af28:	78fb      	ldrb	r3, [r7, #3]
 800af2a:	68f9      	ldr	r1, [r7, #12]
 800af2c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800af30:	4313      	orrs	r3, r2
 800af32:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800af34:	2300      	movs	r3, #0
}
 800af36:	4618      	mov	r0, r3
 800af38:	3714      	adds	r7, #20
 800af3a:	46bd      	mov	sp, r7
 800af3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af40:	4770      	bx	lr

0800af42 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800af42:	b480      	push	{r7}
 800af44:	b087      	sub	sp, #28
 800af46:	af00      	add	r7, sp, #0
 800af48:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800af4e:	693b      	ldr	r3, [r7, #16]
 800af50:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800af54:	689b      	ldr	r3, [r3, #8]
 800af56:	f003 0306 	and.w	r3, r3, #6
 800af5a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800af5c:	68fb      	ldr	r3, [r7, #12]
 800af5e:	2b00      	cmp	r3, #0
 800af60:	d102      	bne.n	800af68 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800af62:	2300      	movs	r3, #0
 800af64:	75fb      	strb	r3, [r7, #23]
 800af66:	e00a      	b.n	800af7e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	2b02      	cmp	r3, #2
 800af6c:	d002      	beq.n	800af74 <USB_GetDevSpeed+0x32>
 800af6e:	68fb      	ldr	r3, [r7, #12]
 800af70:	2b06      	cmp	r3, #6
 800af72:	d102      	bne.n	800af7a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800af74:	2302      	movs	r3, #2
 800af76:	75fb      	strb	r3, [r7, #23]
 800af78:	e001      	b.n	800af7e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800af7a:	230f      	movs	r3, #15
 800af7c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800af7e:	7dfb      	ldrb	r3, [r7, #23]
}
 800af80:	4618      	mov	r0, r3
 800af82:	371c      	adds	r7, #28
 800af84:	46bd      	mov	sp, r7
 800af86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af8a:	4770      	bx	lr

0800af8c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800af8c:	b480      	push	{r7}
 800af8e:	b085      	sub	sp, #20
 800af90:	af00      	add	r7, sp, #0
 800af92:	6078      	str	r0, [r7, #4]
 800af94:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800af9a:	683b      	ldr	r3, [r7, #0]
 800af9c:	781b      	ldrb	r3, [r3, #0]
 800af9e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800afa0:	683b      	ldr	r3, [r7, #0]
 800afa2:	785b      	ldrb	r3, [r3, #1]
 800afa4:	2b01      	cmp	r3, #1
 800afa6:	d13a      	bne.n	800b01e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800afa8:	68fb      	ldr	r3, [r7, #12]
 800afaa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800afae:	69da      	ldr	r2, [r3, #28]
 800afb0:	683b      	ldr	r3, [r7, #0]
 800afb2:	781b      	ldrb	r3, [r3, #0]
 800afb4:	f003 030f 	and.w	r3, r3, #15
 800afb8:	2101      	movs	r1, #1
 800afba:	fa01 f303 	lsl.w	r3, r1, r3
 800afbe:	b29b      	uxth	r3, r3
 800afc0:	68f9      	ldr	r1, [r7, #12]
 800afc2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800afc6:	4313      	orrs	r3, r2
 800afc8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800afca:	68bb      	ldr	r3, [r7, #8]
 800afcc:	015a      	lsls	r2, r3, #5
 800afce:	68fb      	ldr	r3, [r7, #12]
 800afd0:	4413      	add	r3, r2
 800afd2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800afd6:	681b      	ldr	r3, [r3, #0]
 800afd8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800afdc:	2b00      	cmp	r3, #0
 800afde:	d155      	bne.n	800b08c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800afe0:	68bb      	ldr	r3, [r7, #8]
 800afe2:	015a      	lsls	r2, r3, #5
 800afe4:	68fb      	ldr	r3, [r7, #12]
 800afe6:	4413      	add	r3, r2
 800afe8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800afec:	681a      	ldr	r2, [r3, #0]
 800afee:	683b      	ldr	r3, [r7, #0]
 800aff0:	689b      	ldr	r3, [r3, #8]
 800aff2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800aff6:	683b      	ldr	r3, [r7, #0]
 800aff8:	791b      	ldrb	r3, [r3, #4]
 800affa:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800affc:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800affe:	68bb      	ldr	r3, [r7, #8]
 800b000:	059b      	lsls	r3, r3, #22
 800b002:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b004:	4313      	orrs	r3, r2
 800b006:	68ba      	ldr	r2, [r7, #8]
 800b008:	0151      	lsls	r1, r2, #5
 800b00a:	68fa      	ldr	r2, [r7, #12]
 800b00c:	440a      	add	r2, r1
 800b00e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b012:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b016:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b01a:	6013      	str	r3, [r2, #0]
 800b01c:	e036      	b.n	800b08c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800b01e:	68fb      	ldr	r3, [r7, #12]
 800b020:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b024:	69da      	ldr	r2, [r3, #28]
 800b026:	683b      	ldr	r3, [r7, #0]
 800b028:	781b      	ldrb	r3, [r3, #0]
 800b02a:	f003 030f 	and.w	r3, r3, #15
 800b02e:	2101      	movs	r1, #1
 800b030:	fa01 f303 	lsl.w	r3, r1, r3
 800b034:	041b      	lsls	r3, r3, #16
 800b036:	68f9      	ldr	r1, [r7, #12]
 800b038:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b03c:	4313      	orrs	r3, r2
 800b03e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800b040:	68bb      	ldr	r3, [r7, #8]
 800b042:	015a      	lsls	r2, r3, #5
 800b044:	68fb      	ldr	r3, [r7, #12]
 800b046:	4413      	add	r3, r2
 800b048:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b052:	2b00      	cmp	r3, #0
 800b054:	d11a      	bne.n	800b08c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800b056:	68bb      	ldr	r3, [r7, #8]
 800b058:	015a      	lsls	r2, r3, #5
 800b05a:	68fb      	ldr	r3, [r7, #12]
 800b05c:	4413      	add	r3, r2
 800b05e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b062:	681a      	ldr	r2, [r3, #0]
 800b064:	683b      	ldr	r3, [r7, #0]
 800b066:	689b      	ldr	r3, [r3, #8]
 800b068:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800b06c:	683b      	ldr	r3, [r7, #0]
 800b06e:	791b      	ldrb	r3, [r3, #4]
 800b070:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800b072:	430b      	orrs	r3, r1
 800b074:	4313      	orrs	r3, r2
 800b076:	68ba      	ldr	r2, [r7, #8]
 800b078:	0151      	lsls	r1, r2, #5
 800b07a:	68fa      	ldr	r2, [r7, #12]
 800b07c:	440a      	add	r2, r1
 800b07e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b082:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b086:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b08a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800b08c:	2300      	movs	r3, #0
}
 800b08e:	4618      	mov	r0, r3
 800b090:	3714      	adds	r7, #20
 800b092:	46bd      	mov	sp, r7
 800b094:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b098:	4770      	bx	lr
	...

0800b09c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800b09c:	b480      	push	{r7}
 800b09e:	b085      	sub	sp, #20
 800b0a0:	af00      	add	r7, sp, #0
 800b0a2:	6078      	str	r0, [r7, #4]
 800b0a4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b0aa:	683b      	ldr	r3, [r7, #0]
 800b0ac:	781b      	ldrb	r3, [r3, #0]
 800b0ae:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800b0b0:	683b      	ldr	r3, [r7, #0]
 800b0b2:	785b      	ldrb	r3, [r3, #1]
 800b0b4:	2b01      	cmp	r3, #1
 800b0b6:	d161      	bne.n	800b17c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b0b8:	68bb      	ldr	r3, [r7, #8]
 800b0ba:	015a      	lsls	r2, r3, #5
 800b0bc:	68fb      	ldr	r3, [r7, #12]
 800b0be:	4413      	add	r3, r2
 800b0c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b0c4:	681b      	ldr	r3, [r3, #0]
 800b0c6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b0ca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b0ce:	d11f      	bne.n	800b110 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800b0d0:	68bb      	ldr	r3, [r7, #8]
 800b0d2:	015a      	lsls	r2, r3, #5
 800b0d4:	68fb      	ldr	r3, [r7, #12]
 800b0d6:	4413      	add	r3, r2
 800b0d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b0dc:	681b      	ldr	r3, [r3, #0]
 800b0de:	68ba      	ldr	r2, [r7, #8]
 800b0e0:	0151      	lsls	r1, r2, #5
 800b0e2:	68fa      	ldr	r2, [r7, #12]
 800b0e4:	440a      	add	r2, r1
 800b0e6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b0ea:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b0ee:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800b0f0:	68bb      	ldr	r3, [r7, #8]
 800b0f2:	015a      	lsls	r2, r3, #5
 800b0f4:	68fb      	ldr	r3, [r7, #12]
 800b0f6:	4413      	add	r3, r2
 800b0f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b0fc:	681b      	ldr	r3, [r3, #0]
 800b0fe:	68ba      	ldr	r2, [r7, #8]
 800b100:	0151      	lsls	r1, r2, #5
 800b102:	68fa      	ldr	r2, [r7, #12]
 800b104:	440a      	add	r2, r1
 800b106:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b10a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b10e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800b110:	68fb      	ldr	r3, [r7, #12]
 800b112:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b116:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b118:	683b      	ldr	r3, [r7, #0]
 800b11a:	781b      	ldrb	r3, [r3, #0]
 800b11c:	f003 030f 	and.w	r3, r3, #15
 800b120:	2101      	movs	r1, #1
 800b122:	fa01 f303 	lsl.w	r3, r1, r3
 800b126:	b29b      	uxth	r3, r3
 800b128:	43db      	mvns	r3, r3
 800b12a:	68f9      	ldr	r1, [r7, #12]
 800b12c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b130:	4013      	ands	r3, r2
 800b132:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800b134:	68fb      	ldr	r3, [r7, #12]
 800b136:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b13a:	69da      	ldr	r2, [r3, #28]
 800b13c:	683b      	ldr	r3, [r7, #0]
 800b13e:	781b      	ldrb	r3, [r3, #0]
 800b140:	f003 030f 	and.w	r3, r3, #15
 800b144:	2101      	movs	r1, #1
 800b146:	fa01 f303 	lsl.w	r3, r1, r3
 800b14a:	b29b      	uxth	r3, r3
 800b14c:	43db      	mvns	r3, r3
 800b14e:	68f9      	ldr	r1, [r7, #12]
 800b150:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b154:	4013      	ands	r3, r2
 800b156:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800b158:	68bb      	ldr	r3, [r7, #8]
 800b15a:	015a      	lsls	r2, r3, #5
 800b15c:	68fb      	ldr	r3, [r7, #12]
 800b15e:	4413      	add	r3, r2
 800b160:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b164:	681a      	ldr	r2, [r3, #0]
 800b166:	68bb      	ldr	r3, [r7, #8]
 800b168:	0159      	lsls	r1, r3, #5
 800b16a:	68fb      	ldr	r3, [r7, #12]
 800b16c:	440b      	add	r3, r1
 800b16e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b172:	4619      	mov	r1, r3
 800b174:	4b35      	ldr	r3, [pc, #212]	@ (800b24c <USB_DeactivateEndpoint+0x1b0>)
 800b176:	4013      	ands	r3, r2
 800b178:	600b      	str	r3, [r1, #0]
 800b17a:	e060      	b.n	800b23e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b17c:	68bb      	ldr	r3, [r7, #8]
 800b17e:	015a      	lsls	r2, r3, #5
 800b180:	68fb      	ldr	r3, [r7, #12]
 800b182:	4413      	add	r3, r2
 800b184:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b18e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b192:	d11f      	bne.n	800b1d4 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800b194:	68bb      	ldr	r3, [r7, #8]
 800b196:	015a      	lsls	r2, r3, #5
 800b198:	68fb      	ldr	r3, [r7, #12]
 800b19a:	4413      	add	r3, r2
 800b19c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	68ba      	ldr	r2, [r7, #8]
 800b1a4:	0151      	lsls	r1, r2, #5
 800b1a6:	68fa      	ldr	r2, [r7, #12]
 800b1a8:	440a      	add	r2, r1
 800b1aa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b1ae:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b1b2:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800b1b4:	68bb      	ldr	r3, [r7, #8]
 800b1b6:	015a      	lsls	r2, r3, #5
 800b1b8:	68fb      	ldr	r3, [r7, #12]
 800b1ba:	4413      	add	r3, r2
 800b1bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b1c0:	681b      	ldr	r3, [r3, #0]
 800b1c2:	68ba      	ldr	r2, [r7, #8]
 800b1c4:	0151      	lsls	r1, r2, #5
 800b1c6:	68fa      	ldr	r2, [r7, #12]
 800b1c8:	440a      	add	r2, r1
 800b1ca:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b1ce:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b1d2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b1da:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b1dc:	683b      	ldr	r3, [r7, #0]
 800b1de:	781b      	ldrb	r3, [r3, #0]
 800b1e0:	f003 030f 	and.w	r3, r3, #15
 800b1e4:	2101      	movs	r1, #1
 800b1e6:	fa01 f303 	lsl.w	r3, r1, r3
 800b1ea:	041b      	lsls	r3, r3, #16
 800b1ec:	43db      	mvns	r3, r3
 800b1ee:	68f9      	ldr	r1, [r7, #12]
 800b1f0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b1f4:	4013      	ands	r3, r2
 800b1f6:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800b1f8:	68fb      	ldr	r3, [r7, #12]
 800b1fa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b1fe:	69da      	ldr	r2, [r3, #28]
 800b200:	683b      	ldr	r3, [r7, #0]
 800b202:	781b      	ldrb	r3, [r3, #0]
 800b204:	f003 030f 	and.w	r3, r3, #15
 800b208:	2101      	movs	r1, #1
 800b20a:	fa01 f303 	lsl.w	r3, r1, r3
 800b20e:	041b      	lsls	r3, r3, #16
 800b210:	43db      	mvns	r3, r3
 800b212:	68f9      	ldr	r1, [r7, #12]
 800b214:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b218:	4013      	ands	r3, r2
 800b21a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800b21c:	68bb      	ldr	r3, [r7, #8]
 800b21e:	015a      	lsls	r2, r3, #5
 800b220:	68fb      	ldr	r3, [r7, #12]
 800b222:	4413      	add	r3, r2
 800b224:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b228:	681a      	ldr	r2, [r3, #0]
 800b22a:	68bb      	ldr	r3, [r7, #8]
 800b22c:	0159      	lsls	r1, r3, #5
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	440b      	add	r3, r1
 800b232:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b236:	4619      	mov	r1, r3
 800b238:	4b05      	ldr	r3, [pc, #20]	@ (800b250 <USB_DeactivateEndpoint+0x1b4>)
 800b23a:	4013      	ands	r3, r2
 800b23c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800b23e:	2300      	movs	r3, #0
}
 800b240:	4618      	mov	r0, r3
 800b242:	3714      	adds	r7, #20
 800b244:	46bd      	mov	sp, r7
 800b246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b24a:	4770      	bx	lr
 800b24c:	ec337800 	.word	0xec337800
 800b250:	eff37800 	.word	0xeff37800

0800b254 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800b254:	b580      	push	{r7, lr}
 800b256:	b08a      	sub	sp, #40	@ 0x28
 800b258:	af02      	add	r7, sp, #8
 800b25a:	60f8      	str	r0, [r7, #12]
 800b25c:	60b9      	str	r1, [r7, #8]
 800b25e:	4613      	mov	r3, r2
 800b260:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b262:	68fb      	ldr	r3, [r7, #12]
 800b264:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800b266:	68bb      	ldr	r3, [r7, #8]
 800b268:	781b      	ldrb	r3, [r3, #0]
 800b26a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b26c:	68bb      	ldr	r3, [r7, #8]
 800b26e:	785b      	ldrb	r3, [r3, #1]
 800b270:	2b01      	cmp	r3, #1
 800b272:	f040 817f 	bne.w	800b574 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800b276:	68bb      	ldr	r3, [r7, #8]
 800b278:	691b      	ldr	r3, [r3, #16]
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	d132      	bne.n	800b2e4 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b27e:	69bb      	ldr	r3, [r7, #24]
 800b280:	015a      	lsls	r2, r3, #5
 800b282:	69fb      	ldr	r3, [r7, #28]
 800b284:	4413      	add	r3, r2
 800b286:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b28a:	691b      	ldr	r3, [r3, #16]
 800b28c:	69ba      	ldr	r2, [r7, #24]
 800b28e:	0151      	lsls	r1, r2, #5
 800b290:	69fa      	ldr	r2, [r7, #28]
 800b292:	440a      	add	r2, r1
 800b294:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b298:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800b29c:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800b2a0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b2a2:	69bb      	ldr	r3, [r7, #24]
 800b2a4:	015a      	lsls	r2, r3, #5
 800b2a6:	69fb      	ldr	r3, [r7, #28]
 800b2a8:	4413      	add	r3, r2
 800b2aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b2ae:	691b      	ldr	r3, [r3, #16]
 800b2b0:	69ba      	ldr	r2, [r7, #24]
 800b2b2:	0151      	lsls	r1, r2, #5
 800b2b4:	69fa      	ldr	r2, [r7, #28]
 800b2b6:	440a      	add	r2, r1
 800b2b8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b2bc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b2c0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b2c2:	69bb      	ldr	r3, [r7, #24]
 800b2c4:	015a      	lsls	r2, r3, #5
 800b2c6:	69fb      	ldr	r3, [r7, #28]
 800b2c8:	4413      	add	r3, r2
 800b2ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b2ce:	691b      	ldr	r3, [r3, #16]
 800b2d0:	69ba      	ldr	r2, [r7, #24]
 800b2d2:	0151      	lsls	r1, r2, #5
 800b2d4:	69fa      	ldr	r2, [r7, #28]
 800b2d6:	440a      	add	r2, r1
 800b2d8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b2dc:	0cdb      	lsrs	r3, r3, #19
 800b2de:	04db      	lsls	r3, r3, #19
 800b2e0:	6113      	str	r3, [r2, #16]
 800b2e2:	e097      	b.n	800b414 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b2e4:	69bb      	ldr	r3, [r7, #24]
 800b2e6:	015a      	lsls	r2, r3, #5
 800b2e8:	69fb      	ldr	r3, [r7, #28]
 800b2ea:	4413      	add	r3, r2
 800b2ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b2f0:	691b      	ldr	r3, [r3, #16]
 800b2f2:	69ba      	ldr	r2, [r7, #24]
 800b2f4:	0151      	lsls	r1, r2, #5
 800b2f6:	69fa      	ldr	r2, [r7, #28]
 800b2f8:	440a      	add	r2, r1
 800b2fa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b2fe:	0cdb      	lsrs	r3, r3, #19
 800b300:	04db      	lsls	r3, r3, #19
 800b302:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b304:	69bb      	ldr	r3, [r7, #24]
 800b306:	015a      	lsls	r2, r3, #5
 800b308:	69fb      	ldr	r3, [r7, #28]
 800b30a:	4413      	add	r3, r2
 800b30c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b310:	691b      	ldr	r3, [r3, #16]
 800b312:	69ba      	ldr	r2, [r7, #24]
 800b314:	0151      	lsls	r1, r2, #5
 800b316:	69fa      	ldr	r2, [r7, #28]
 800b318:	440a      	add	r2, r1
 800b31a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b31e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800b322:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800b326:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800b328:	69bb      	ldr	r3, [r7, #24]
 800b32a:	2b00      	cmp	r3, #0
 800b32c:	d11a      	bne.n	800b364 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800b32e:	68bb      	ldr	r3, [r7, #8]
 800b330:	691a      	ldr	r2, [r3, #16]
 800b332:	68bb      	ldr	r3, [r7, #8]
 800b334:	689b      	ldr	r3, [r3, #8]
 800b336:	429a      	cmp	r2, r3
 800b338:	d903      	bls.n	800b342 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800b33a:	68bb      	ldr	r3, [r7, #8]
 800b33c:	689a      	ldr	r2, [r3, #8]
 800b33e:	68bb      	ldr	r3, [r7, #8]
 800b340:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b342:	69bb      	ldr	r3, [r7, #24]
 800b344:	015a      	lsls	r2, r3, #5
 800b346:	69fb      	ldr	r3, [r7, #28]
 800b348:	4413      	add	r3, r2
 800b34a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b34e:	691b      	ldr	r3, [r3, #16]
 800b350:	69ba      	ldr	r2, [r7, #24]
 800b352:	0151      	lsls	r1, r2, #5
 800b354:	69fa      	ldr	r2, [r7, #28]
 800b356:	440a      	add	r2, r1
 800b358:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b35c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b360:	6113      	str	r3, [r2, #16]
 800b362:	e044      	b.n	800b3ee <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800b364:	68bb      	ldr	r3, [r7, #8]
 800b366:	691a      	ldr	r2, [r3, #16]
 800b368:	68bb      	ldr	r3, [r7, #8]
 800b36a:	689b      	ldr	r3, [r3, #8]
 800b36c:	4413      	add	r3, r2
 800b36e:	1e5a      	subs	r2, r3, #1
 800b370:	68bb      	ldr	r3, [r7, #8]
 800b372:	689b      	ldr	r3, [r3, #8]
 800b374:	fbb2 f3f3 	udiv	r3, r2, r3
 800b378:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800b37a:	69bb      	ldr	r3, [r7, #24]
 800b37c:	015a      	lsls	r2, r3, #5
 800b37e:	69fb      	ldr	r3, [r7, #28]
 800b380:	4413      	add	r3, r2
 800b382:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b386:	691a      	ldr	r2, [r3, #16]
 800b388:	8afb      	ldrh	r3, [r7, #22]
 800b38a:	04d9      	lsls	r1, r3, #19
 800b38c:	4ba4      	ldr	r3, [pc, #656]	@ (800b620 <USB_EPStartXfer+0x3cc>)
 800b38e:	400b      	ands	r3, r1
 800b390:	69b9      	ldr	r1, [r7, #24]
 800b392:	0148      	lsls	r0, r1, #5
 800b394:	69f9      	ldr	r1, [r7, #28]
 800b396:	4401      	add	r1, r0
 800b398:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800b39c:	4313      	orrs	r3, r2
 800b39e:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800b3a0:	68bb      	ldr	r3, [r7, #8]
 800b3a2:	791b      	ldrb	r3, [r3, #4]
 800b3a4:	2b01      	cmp	r3, #1
 800b3a6:	d122      	bne.n	800b3ee <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800b3a8:	69bb      	ldr	r3, [r7, #24]
 800b3aa:	015a      	lsls	r2, r3, #5
 800b3ac:	69fb      	ldr	r3, [r7, #28]
 800b3ae:	4413      	add	r3, r2
 800b3b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b3b4:	691b      	ldr	r3, [r3, #16]
 800b3b6:	69ba      	ldr	r2, [r7, #24]
 800b3b8:	0151      	lsls	r1, r2, #5
 800b3ba:	69fa      	ldr	r2, [r7, #28]
 800b3bc:	440a      	add	r2, r1
 800b3be:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b3c2:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800b3c6:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 800b3c8:	69bb      	ldr	r3, [r7, #24]
 800b3ca:	015a      	lsls	r2, r3, #5
 800b3cc:	69fb      	ldr	r3, [r7, #28]
 800b3ce:	4413      	add	r3, r2
 800b3d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b3d4:	691a      	ldr	r2, [r3, #16]
 800b3d6:	8afb      	ldrh	r3, [r7, #22]
 800b3d8:	075b      	lsls	r3, r3, #29
 800b3da:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800b3de:	69b9      	ldr	r1, [r7, #24]
 800b3e0:	0148      	lsls	r0, r1, #5
 800b3e2:	69f9      	ldr	r1, [r7, #28]
 800b3e4:	4401      	add	r1, r0
 800b3e6:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800b3ea:	4313      	orrs	r3, r2
 800b3ec:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800b3ee:	69bb      	ldr	r3, [r7, #24]
 800b3f0:	015a      	lsls	r2, r3, #5
 800b3f2:	69fb      	ldr	r3, [r7, #28]
 800b3f4:	4413      	add	r3, r2
 800b3f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b3fa:	691a      	ldr	r2, [r3, #16]
 800b3fc:	68bb      	ldr	r3, [r7, #8]
 800b3fe:	691b      	ldr	r3, [r3, #16]
 800b400:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b404:	69b9      	ldr	r1, [r7, #24]
 800b406:	0148      	lsls	r0, r1, #5
 800b408:	69f9      	ldr	r1, [r7, #28]
 800b40a:	4401      	add	r1, r0
 800b40c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800b410:	4313      	orrs	r3, r2
 800b412:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800b414:	79fb      	ldrb	r3, [r7, #7]
 800b416:	2b01      	cmp	r3, #1
 800b418:	d14b      	bne.n	800b4b2 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800b41a:	68bb      	ldr	r3, [r7, #8]
 800b41c:	69db      	ldr	r3, [r3, #28]
 800b41e:	2b00      	cmp	r3, #0
 800b420:	d009      	beq.n	800b436 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800b422:	69bb      	ldr	r3, [r7, #24]
 800b424:	015a      	lsls	r2, r3, #5
 800b426:	69fb      	ldr	r3, [r7, #28]
 800b428:	4413      	add	r3, r2
 800b42a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b42e:	461a      	mov	r2, r3
 800b430:	68bb      	ldr	r3, [r7, #8]
 800b432:	69db      	ldr	r3, [r3, #28]
 800b434:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800b436:	68bb      	ldr	r3, [r7, #8]
 800b438:	791b      	ldrb	r3, [r3, #4]
 800b43a:	2b01      	cmp	r3, #1
 800b43c:	d128      	bne.n	800b490 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b43e:	69fb      	ldr	r3, [r7, #28]
 800b440:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b444:	689b      	ldr	r3, [r3, #8]
 800b446:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	d110      	bne.n	800b470 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800b44e:	69bb      	ldr	r3, [r7, #24]
 800b450:	015a      	lsls	r2, r3, #5
 800b452:	69fb      	ldr	r3, [r7, #28]
 800b454:	4413      	add	r3, r2
 800b456:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b45a:	681b      	ldr	r3, [r3, #0]
 800b45c:	69ba      	ldr	r2, [r7, #24]
 800b45e:	0151      	lsls	r1, r2, #5
 800b460:	69fa      	ldr	r2, [r7, #28]
 800b462:	440a      	add	r2, r1
 800b464:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b468:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800b46c:	6013      	str	r3, [r2, #0]
 800b46e:	e00f      	b.n	800b490 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800b470:	69bb      	ldr	r3, [r7, #24]
 800b472:	015a      	lsls	r2, r3, #5
 800b474:	69fb      	ldr	r3, [r7, #28]
 800b476:	4413      	add	r3, r2
 800b478:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b47c:	681b      	ldr	r3, [r3, #0]
 800b47e:	69ba      	ldr	r2, [r7, #24]
 800b480:	0151      	lsls	r1, r2, #5
 800b482:	69fa      	ldr	r2, [r7, #28]
 800b484:	440a      	add	r2, r1
 800b486:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b48a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b48e:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b490:	69bb      	ldr	r3, [r7, #24]
 800b492:	015a      	lsls	r2, r3, #5
 800b494:	69fb      	ldr	r3, [r7, #28]
 800b496:	4413      	add	r3, r2
 800b498:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b49c:	681b      	ldr	r3, [r3, #0]
 800b49e:	69ba      	ldr	r2, [r7, #24]
 800b4a0:	0151      	lsls	r1, r2, #5
 800b4a2:	69fa      	ldr	r2, [r7, #28]
 800b4a4:	440a      	add	r2, r1
 800b4a6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b4aa:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800b4ae:	6013      	str	r3, [r2, #0]
 800b4b0:	e166      	b.n	800b780 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b4b2:	69bb      	ldr	r3, [r7, #24]
 800b4b4:	015a      	lsls	r2, r3, #5
 800b4b6:	69fb      	ldr	r3, [r7, #28]
 800b4b8:	4413      	add	r3, r2
 800b4ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b4be:	681b      	ldr	r3, [r3, #0]
 800b4c0:	69ba      	ldr	r2, [r7, #24]
 800b4c2:	0151      	lsls	r1, r2, #5
 800b4c4:	69fa      	ldr	r2, [r7, #28]
 800b4c6:	440a      	add	r2, r1
 800b4c8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b4cc:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800b4d0:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800b4d2:	68bb      	ldr	r3, [r7, #8]
 800b4d4:	791b      	ldrb	r3, [r3, #4]
 800b4d6:	2b01      	cmp	r3, #1
 800b4d8:	d015      	beq.n	800b506 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800b4da:	68bb      	ldr	r3, [r7, #8]
 800b4dc:	691b      	ldr	r3, [r3, #16]
 800b4de:	2b00      	cmp	r3, #0
 800b4e0:	f000 814e 	beq.w	800b780 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800b4e4:	69fb      	ldr	r3, [r7, #28]
 800b4e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b4ea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800b4ec:	68bb      	ldr	r3, [r7, #8]
 800b4ee:	781b      	ldrb	r3, [r3, #0]
 800b4f0:	f003 030f 	and.w	r3, r3, #15
 800b4f4:	2101      	movs	r1, #1
 800b4f6:	fa01 f303 	lsl.w	r3, r1, r3
 800b4fa:	69f9      	ldr	r1, [r7, #28]
 800b4fc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b500:	4313      	orrs	r3, r2
 800b502:	634b      	str	r3, [r1, #52]	@ 0x34
 800b504:	e13c      	b.n	800b780 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b506:	69fb      	ldr	r3, [r7, #28]
 800b508:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b50c:	689b      	ldr	r3, [r3, #8]
 800b50e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b512:	2b00      	cmp	r3, #0
 800b514:	d110      	bne.n	800b538 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800b516:	69bb      	ldr	r3, [r7, #24]
 800b518:	015a      	lsls	r2, r3, #5
 800b51a:	69fb      	ldr	r3, [r7, #28]
 800b51c:	4413      	add	r3, r2
 800b51e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	69ba      	ldr	r2, [r7, #24]
 800b526:	0151      	lsls	r1, r2, #5
 800b528:	69fa      	ldr	r2, [r7, #28]
 800b52a:	440a      	add	r2, r1
 800b52c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b530:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800b534:	6013      	str	r3, [r2, #0]
 800b536:	e00f      	b.n	800b558 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800b538:	69bb      	ldr	r3, [r7, #24]
 800b53a:	015a      	lsls	r2, r3, #5
 800b53c:	69fb      	ldr	r3, [r7, #28]
 800b53e:	4413      	add	r3, r2
 800b540:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b544:	681b      	ldr	r3, [r3, #0]
 800b546:	69ba      	ldr	r2, [r7, #24]
 800b548:	0151      	lsls	r1, r2, #5
 800b54a:	69fa      	ldr	r2, [r7, #28]
 800b54c:	440a      	add	r2, r1
 800b54e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b552:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b556:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800b558:	68bb      	ldr	r3, [r7, #8]
 800b55a:	68d9      	ldr	r1, [r3, #12]
 800b55c:	68bb      	ldr	r3, [r7, #8]
 800b55e:	781a      	ldrb	r2, [r3, #0]
 800b560:	68bb      	ldr	r3, [r7, #8]
 800b562:	691b      	ldr	r3, [r3, #16]
 800b564:	b298      	uxth	r0, r3
 800b566:	79fb      	ldrb	r3, [r7, #7]
 800b568:	9300      	str	r3, [sp, #0]
 800b56a:	4603      	mov	r3, r0
 800b56c:	68f8      	ldr	r0, [r7, #12]
 800b56e:	f000 f9b9 	bl	800b8e4 <USB_WritePacket>
 800b572:	e105      	b.n	800b780 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800b574:	69bb      	ldr	r3, [r7, #24]
 800b576:	015a      	lsls	r2, r3, #5
 800b578:	69fb      	ldr	r3, [r7, #28]
 800b57a:	4413      	add	r3, r2
 800b57c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b580:	691b      	ldr	r3, [r3, #16]
 800b582:	69ba      	ldr	r2, [r7, #24]
 800b584:	0151      	lsls	r1, r2, #5
 800b586:	69fa      	ldr	r2, [r7, #28]
 800b588:	440a      	add	r2, r1
 800b58a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b58e:	0cdb      	lsrs	r3, r3, #19
 800b590:	04db      	lsls	r3, r3, #19
 800b592:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800b594:	69bb      	ldr	r3, [r7, #24]
 800b596:	015a      	lsls	r2, r3, #5
 800b598:	69fb      	ldr	r3, [r7, #28]
 800b59a:	4413      	add	r3, r2
 800b59c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b5a0:	691b      	ldr	r3, [r3, #16]
 800b5a2:	69ba      	ldr	r2, [r7, #24]
 800b5a4:	0151      	lsls	r1, r2, #5
 800b5a6:	69fa      	ldr	r2, [r7, #28]
 800b5a8:	440a      	add	r2, r1
 800b5aa:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b5ae:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800b5b2:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800b5b6:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800b5b8:	69bb      	ldr	r3, [r7, #24]
 800b5ba:	2b00      	cmp	r3, #0
 800b5bc:	d132      	bne.n	800b624 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800b5be:	68bb      	ldr	r3, [r7, #8]
 800b5c0:	691b      	ldr	r3, [r3, #16]
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d003      	beq.n	800b5ce <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800b5c6:	68bb      	ldr	r3, [r7, #8]
 800b5c8:	689a      	ldr	r2, [r3, #8]
 800b5ca:	68bb      	ldr	r3, [r7, #8]
 800b5cc:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800b5ce:	68bb      	ldr	r3, [r7, #8]
 800b5d0:	689a      	ldr	r2, [r3, #8]
 800b5d2:	68bb      	ldr	r3, [r7, #8]
 800b5d4:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800b5d6:	69bb      	ldr	r3, [r7, #24]
 800b5d8:	015a      	lsls	r2, r3, #5
 800b5da:	69fb      	ldr	r3, [r7, #28]
 800b5dc:	4413      	add	r3, r2
 800b5de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b5e2:	691a      	ldr	r2, [r3, #16]
 800b5e4:	68bb      	ldr	r3, [r7, #8]
 800b5e6:	6a1b      	ldr	r3, [r3, #32]
 800b5e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b5ec:	69b9      	ldr	r1, [r7, #24]
 800b5ee:	0148      	lsls	r0, r1, #5
 800b5f0:	69f9      	ldr	r1, [r7, #28]
 800b5f2:	4401      	add	r1, r0
 800b5f4:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800b5f8:	4313      	orrs	r3, r2
 800b5fa:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b5fc:	69bb      	ldr	r3, [r7, #24]
 800b5fe:	015a      	lsls	r2, r3, #5
 800b600:	69fb      	ldr	r3, [r7, #28]
 800b602:	4413      	add	r3, r2
 800b604:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b608:	691b      	ldr	r3, [r3, #16]
 800b60a:	69ba      	ldr	r2, [r7, #24]
 800b60c:	0151      	lsls	r1, r2, #5
 800b60e:	69fa      	ldr	r2, [r7, #28]
 800b610:	440a      	add	r2, r1
 800b612:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b616:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b61a:	6113      	str	r3, [r2, #16]
 800b61c:	e062      	b.n	800b6e4 <USB_EPStartXfer+0x490>
 800b61e:	bf00      	nop
 800b620:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800b624:	68bb      	ldr	r3, [r7, #8]
 800b626:	691b      	ldr	r3, [r3, #16]
 800b628:	2b00      	cmp	r3, #0
 800b62a:	d123      	bne.n	800b674 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800b62c:	69bb      	ldr	r3, [r7, #24]
 800b62e:	015a      	lsls	r2, r3, #5
 800b630:	69fb      	ldr	r3, [r7, #28]
 800b632:	4413      	add	r3, r2
 800b634:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b638:	691a      	ldr	r2, [r3, #16]
 800b63a:	68bb      	ldr	r3, [r7, #8]
 800b63c:	689b      	ldr	r3, [r3, #8]
 800b63e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b642:	69b9      	ldr	r1, [r7, #24]
 800b644:	0148      	lsls	r0, r1, #5
 800b646:	69f9      	ldr	r1, [r7, #28]
 800b648:	4401      	add	r1, r0
 800b64a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800b64e:	4313      	orrs	r3, r2
 800b650:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b652:	69bb      	ldr	r3, [r7, #24]
 800b654:	015a      	lsls	r2, r3, #5
 800b656:	69fb      	ldr	r3, [r7, #28]
 800b658:	4413      	add	r3, r2
 800b65a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b65e:	691b      	ldr	r3, [r3, #16]
 800b660:	69ba      	ldr	r2, [r7, #24]
 800b662:	0151      	lsls	r1, r2, #5
 800b664:	69fa      	ldr	r2, [r7, #28]
 800b666:	440a      	add	r2, r1
 800b668:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b66c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800b670:	6113      	str	r3, [r2, #16]
 800b672:	e037      	b.n	800b6e4 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800b674:	68bb      	ldr	r3, [r7, #8]
 800b676:	691a      	ldr	r2, [r3, #16]
 800b678:	68bb      	ldr	r3, [r7, #8]
 800b67a:	689b      	ldr	r3, [r3, #8]
 800b67c:	4413      	add	r3, r2
 800b67e:	1e5a      	subs	r2, r3, #1
 800b680:	68bb      	ldr	r3, [r7, #8]
 800b682:	689b      	ldr	r3, [r3, #8]
 800b684:	fbb2 f3f3 	udiv	r3, r2, r3
 800b688:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800b68a:	68bb      	ldr	r3, [r7, #8]
 800b68c:	689b      	ldr	r3, [r3, #8]
 800b68e:	8afa      	ldrh	r2, [r7, #22]
 800b690:	fb03 f202 	mul.w	r2, r3, r2
 800b694:	68bb      	ldr	r3, [r7, #8]
 800b696:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800b698:	69bb      	ldr	r3, [r7, #24]
 800b69a:	015a      	lsls	r2, r3, #5
 800b69c:	69fb      	ldr	r3, [r7, #28]
 800b69e:	4413      	add	r3, r2
 800b6a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b6a4:	691a      	ldr	r2, [r3, #16]
 800b6a6:	8afb      	ldrh	r3, [r7, #22]
 800b6a8:	04d9      	lsls	r1, r3, #19
 800b6aa:	4b38      	ldr	r3, [pc, #224]	@ (800b78c <USB_EPStartXfer+0x538>)
 800b6ac:	400b      	ands	r3, r1
 800b6ae:	69b9      	ldr	r1, [r7, #24]
 800b6b0:	0148      	lsls	r0, r1, #5
 800b6b2:	69f9      	ldr	r1, [r7, #28]
 800b6b4:	4401      	add	r1, r0
 800b6b6:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800b6ba:	4313      	orrs	r3, r2
 800b6bc:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800b6be:	69bb      	ldr	r3, [r7, #24]
 800b6c0:	015a      	lsls	r2, r3, #5
 800b6c2:	69fb      	ldr	r3, [r7, #28]
 800b6c4:	4413      	add	r3, r2
 800b6c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b6ca:	691a      	ldr	r2, [r3, #16]
 800b6cc:	68bb      	ldr	r3, [r7, #8]
 800b6ce:	6a1b      	ldr	r3, [r3, #32]
 800b6d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b6d4:	69b9      	ldr	r1, [r7, #24]
 800b6d6:	0148      	lsls	r0, r1, #5
 800b6d8:	69f9      	ldr	r1, [r7, #28]
 800b6da:	4401      	add	r1, r0
 800b6dc:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800b6e0:	4313      	orrs	r3, r2
 800b6e2:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800b6e4:	79fb      	ldrb	r3, [r7, #7]
 800b6e6:	2b01      	cmp	r3, #1
 800b6e8:	d10d      	bne.n	800b706 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800b6ea:	68bb      	ldr	r3, [r7, #8]
 800b6ec:	68db      	ldr	r3, [r3, #12]
 800b6ee:	2b00      	cmp	r3, #0
 800b6f0:	d009      	beq.n	800b706 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800b6f2:	68bb      	ldr	r3, [r7, #8]
 800b6f4:	68d9      	ldr	r1, [r3, #12]
 800b6f6:	69bb      	ldr	r3, [r7, #24]
 800b6f8:	015a      	lsls	r2, r3, #5
 800b6fa:	69fb      	ldr	r3, [r7, #28]
 800b6fc:	4413      	add	r3, r2
 800b6fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b702:	460a      	mov	r2, r1
 800b704:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800b706:	68bb      	ldr	r3, [r7, #8]
 800b708:	791b      	ldrb	r3, [r3, #4]
 800b70a:	2b01      	cmp	r3, #1
 800b70c:	d128      	bne.n	800b760 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b70e:	69fb      	ldr	r3, [r7, #28]
 800b710:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b714:	689b      	ldr	r3, [r3, #8]
 800b716:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	d110      	bne.n	800b740 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800b71e:	69bb      	ldr	r3, [r7, #24]
 800b720:	015a      	lsls	r2, r3, #5
 800b722:	69fb      	ldr	r3, [r7, #28]
 800b724:	4413      	add	r3, r2
 800b726:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b72a:	681b      	ldr	r3, [r3, #0]
 800b72c:	69ba      	ldr	r2, [r7, #24]
 800b72e:	0151      	lsls	r1, r2, #5
 800b730:	69fa      	ldr	r2, [r7, #28]
 800b732:	440a      	add	r2, r1
 800b734:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b738:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800b73c:	6013      	str	r3, [r2, #0]
 800b73e:	e00f      	b.n	800b760 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800b740:	69bb      	ldr	r3, [r7, #24]
 800b742:	015a      	lsls	r2, r3, #5
 800b744:	69fb      	ldr	r3, [r7, #28]
 800b746:	4413      	add	r3, r2
 800b748:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b74c:	681b      	ldr	r3, [r3, #0]
 800b74e:	69ba      	ldr	r2, [r7, #24]
 800b750:	0151      	lsls	r1, r2, #5
 800b752:	69fa      	ldr	r2, [r7, #28]
 800b754:	440a      	add	r2, r1
 800b756:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b75a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b75e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800b760:	69bb      	ldr	r3, [r7, #24]
 800b762:	015a      	lsls	r2, r3, #5
 800b764:	69fb      	ldr	r3, [r7, #28]
 800b766:	4413      	add	r3, r2
 800b768:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b76c:	681b      	ldr	r3, [r3, #0]
 800b76e:	69ba      	ldr	r2, [r7, #24]
 800b770:	0151      	lsls	r1, r2, #5
 800b772:	69fa      	ldr	r2, [r7, #28]
 800b774:	440a      	add	r2, r1
 800b776:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b77a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800b77e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b780:	2300      	movs	r3, #0
}
 800b782:	4618      	mov	r0, r3
 800b784:	3720      	adds	r7, #32
 800b786:	46bd      	mov	sp, r7
 800b788:	bd80      	pop	{r7, pc}
 800b78a:	bf00      	nop
 800b78c:	1ff80000 	.word	0x1ff80000

0800b790 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b790:	b480      	push	{r7}
 800b792:	b087      	sub	sp, #28
 800b794:	af00      	add	r7, sp, #0
 800b796:	6078      	str	r0, [r7, #4]
 800b798:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800b79a:	2300      	movs	r3, #0
 800b79c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800b79e:	2300      	movs	r3, #0
 800b7a0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b7a6:	683b      	ldr	r3, [r7, #0]
 800b7a8:	785b      	ldrb	r3, [r3, #1]
 800b7aa:	2b01      	cmp	r3, #1
 800b7ac:	d14a      	bne.n	800b844 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b7ae:	683b      	ldr	r3, [r7, #0]
 800b7b0:	781b      	ldrb	r3, [r3, #0]
 800b7b2:	015a      	lsls	r2, r3, #5
 800b7b4:	693b      	ldr	r3, [r7, #16]
 800b7b6:	4413      	add	r3, r2
 800b7b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b7bc:	681b      	ldr	r3, [r3, #0]
 800b7be:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b7c2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b7c6:	f040 8086 	bne.w	800b8d6 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800b7ca:	683b      	ldr	r3, [r7, #0]
 800b7cc:	781b      	ldrb	r3, [r3, #0]
 800b7ce:	015a      	lsls	r2, r3, #5
 800b7d0:	693b      	ldr	r3, [r7, #16]
 800b7d2:	4413      	add	r3, r2
 800b7d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b7d8:	681b      	ldr	r3, [r3, #0]
 800b7da:	683a      	ldr	r2, [r7, #0]
 800b7dc:	7812      	ldrb	r2, [r2, #0]
 800b7de:	0151      	lsls	r1, r2, #5
 800b7e0:	693a      	ldr	r2, [r7, #16]
 800b7e2:	440a      	add	r2, r1
 800b7e4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b7e8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b7ec:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800b7ee:	683b      	ldr	r3, [r7, #0]
 800b7f0:	781b      	ldrb	r3, [r3, #0]
 800b7f2:	015a      	lsls	r2, r3, #5
 800b7f4:	693b      	ldr	r3, [r7, #16]
 800b7f6:	4413      	add	r3, r2
 800b7f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b7fc:	681b      	ldr	r3, [r3, #0]
 800b7fe:	683a      	ldr	r2, [r7, #0]
 800b800:	7812      	ldrb	r2, [r2, #0]
 800b802:	0151      	lsls	r1, r2, #5
 800b804:	693a      	ldr	r2, [r7, #16]
 800b806:	440a      	add	r2, r1
 800b808:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b80c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b810:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800b812:	68fb      	ldr	r3, [r7, #12]
 800b814:	3301      	adds	r3, #1
 800b816:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800b818:	68fb      	ldr	r3, [r7, #12]
 800b81a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800b81e:	4293      	cmp	r3, r2
 800b820:	d902      	bls.n	800b828 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800b822:	2301      	movs	r3, #1
 800b824:	75fb      	strb	r3, [r7, #23]
          break;
 800b826:	e056      	b.n	800b8d6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800b828:	683b      	ldr	r3, [r7, #0]
 800b82a:	781b      	ldrb	r3, [r3, #0]
 800b82c:	015a      	lsls	r2, r3, #5
 800b82e:	693b      	ldr	r3, [r7, #16]
 800b830:	4413      	add	r3, r2
 800b832:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b836:	681b      	ldr	r3, [r3, #0]
 800b838:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b83c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b840:	d0e7      	beq.n	800b812 <USB_EPStopXfer+0x82>
 800b842:	e048      	b.n	800b8d6 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b844:	683b      	ldr	r3, [r7, #0]
 800b846:	781b      	ldrb	r3, [r3, #0]
 800b848:	015a      	lsls	r2, r3, #5
 800b84a:	693b      	ldr	r3, [r7, #16]
 800b84c:	4413      	add	r3, r2
 800b84e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b858:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b85c:	d13b      	bne.n	800b8d6 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800b85e:	683b      	ldr	r3, [r7, #0]
 800b860:	781b      	ldrb	r3, [r3, #0]
 800b862:	015a      	lsls	r2, r3, #5
 800b864:	693b      	ldr	r3, [r7, #16]
 800b866:	4413      	add	r3, r2
 800b868:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b86c:	681b      	ldr	r3, [r3, #0]
 800b86e:	683a      	ldr	r2, [r7, #0]
 800b870:	7812      	ldrb	r2, [r2, #0]
 800b872:	0151      	lsls	r1, r2, #5
 800b874:	693a      	ldr	r2, [r7, #16]
 800b876:	440a      	add	r2, r1
 800b878:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b87c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b880:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800b882:	683b      	ldr	r3, [r7, #0]
 800b884:	781b      	ldrb	r3, [r3, #0]
 800b886:	015a      	lsls	r2, r3, #5
 800b888:	693b      	ldr	r3, [r7, #16]
 800b88a:	4413      	add	r3, r2
 800b88c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b890:	681b      	ldr	r3, [r3, #0]
 800b892:	683a      	ldr	r2, [r7, #0]
 800b894:	7812      	ldrb	r2, [r2, #0]
 800b896:	0151      	lsls	r1, r2, #5
 800b898:	693a      	ldr	r2, [r7, #16]
 800b89a:	440a      	add	r2, r1
 800b89c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800b8a0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b8a4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800b8a6:	68fb      	ldr	r3, [r7, #12]
 800b8a8:	3301      	adds	r3, #1
 800b8aa:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800b8ac:	68fb      	ldr	r3, [r7, #12]
 800b8ae:	f242 7210 	movw	r2, #10000	@ 0x2710
 800b8b2:	4293      	cmp	r3, r2
 800b8b4:	d902      	bls.n	800b8bc <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800b8b6:	2301      	movs	r3, #1
 800b8b8:	75fb      	strb	r3, [r7, #23]
          break;
 800b8ba:	e00c      	b.n	800b8d6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800b8bc:	683b      	ldr	r3, [r7, #0]
 800b8be:	781b      	ldrb	r3, [r3, #0]
 800b8c0:	015a      	lsls	r2, r3, #5
 800b8c2:	693b      	ldr	r3, [r7, #16]
 800b8c4:	4413      	add	r3, r2
 800b8c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b8ca:	681b      	ldr	r3, [r3, #0]
 800b8cc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b8d0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b8d4:	d0e7      	beq.n	800b8a6 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800b8d6:	7dfb      	ldrb	r3, [r7, #23]
}
 800b8d8:	4618      	mov	r0, r3
 800b8da:	371c      	adds	r7, #28
 800b8dc:	46bd      	mov	sp, r7
 800b8de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8e2:	4770      	bx	lr

0800b8e4 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800b8e4:	b480      	push	{r7}
 800b8e6:	b089      	sub	sp, #36	@ 0x24
 800b8e8:	af00      	add	r7, sp, #0
 800b8ea:	60f8      	str	r0, [r7, #12]
 800b8ec:	60b9      	str	r1, [r7, #8]
 800b8ee:	4611      	mov	r1, r2
 800b8f0:	461a      	mov	r2, r3
 800b8f2:	460b      	mov	r3, r1
 800b8f4:	71fb      	strb	r3, [r7, #7]
 800b8f6:	4613      	mov	r3, r2
 800b8f8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b8fa:	68fb      	ldr	r3, [r7, #12]
 800b8fc:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800b8fe:	68bb      	ldr	r3, [r7, #8]
 800b900:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800b902:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800b906:	2b00      	cmp	r3, #0
 800b908:	d123      	bne.n	800b952 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800b90a:	88bb      	ldrh	r3, [r7, #4]
 800b90c:	3303      	adds	r3, #3
 800b90e:	089b      	lsrs	r3, r3, #2
 800b910:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800b912:	2300      	movs	r3, #0
 800b914:	61bb      	str	r3, [r7, #24]
 800b916:	e018      	b.n	800b94a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800b918:	79fb      	ldrb	r3, [r7, #7]
 800b91a:	031a      	lsls	r2, r3, #12
 800b91c:	697b      	ldr	r3, [r7, #20]
 800b91e:	4413      	add	r3, r2
 800b920:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b924:	461a      	mov	r2, r3
 800b926:	69fb      	ldr	r3, [r7, #28]
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800b92c:	69fb      	ldr	r3, [r7, #28]
 800b92e:	3301      	adds	r3, #1
 800b930:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800b932:	69fb      	ldr	r3, [r7, #28]
 800b934:	3301      	adds	r3, #1
 800b936:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800b938:	69fb      	ldr	r3, [r7, #28]
 800b93a:	3301      	adds	r3, #1
 800b93c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800b93e:	69fb      	ldr	r3, [r7, #28]
 800b940:	3301      	adds	r3, #1
 800b942:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800b944:	69bb      	ldr	r3, [r7, #24]
 800b946:	3301      	adds	r3, #1
 800b948:	61bb      	str	r3, [r7, #24]
 800b94a:	69ba      	ldr	r2, [r7, #24]
 800b94c:	693b      	ldr	r3, [r7, #16]
 800b94e:	429a      	cmp	r2, r3
 800b950:	d3e2      	bcc.n	800b918 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800b952:	2300      	movs	r3, #0
}
 800b954:	4618      	mov	r0, r3
 800b956:	3724      	adds	r7, #36	@ 0x24
 800b958:	46bd      	mov	sp, r7
 800b95a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b95e:	4770      	bx	lr

0800b960 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800b960:	b480      	push	{r7}
 800b962:	b08b      	sub	sp, #44	@ 0x2c
 800b964:	af00      	add	r7, sp, #0
 800b966:	60f8      	str	r0, [r7, #12]
 800b968:	60b9      	str	r1, [r7, #8]
 800b96a:	4613      	mov	r3, r2
 800b96c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b96e:	68fb      	ldr	r3, [r7, #12]
 800b970:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800b972:	68bb      	ldr	r3, [r7, #8]
 800b974:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800b976:	88fb      	ldrh	r3, [r7, #6]
 800b978:	089b      	lsrs	r3, r3, #2
 800b97a:	b29b      	uxth	r3, r3
 800b97c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800b97e:	88fb      	ldrh	r3, [r7, #6]
 800b980:	f003 0303 	and.w	r3, r3, #3
 800b984:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800b986:	2300      	movs	r3, #0
 800b988:	623b      	str	r3, [r7, #32]
 800b98a:	e014      	b.n	800b9b6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800b98c:	69bb      	ldr	r3, [r7, #24]
 800b98e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b992:	681a      	ldr	r2, [r3, #0]
 800b994:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b996:	601a      	str	r2, [r3, #0]
    pDest++;
 800b998:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b99a:	3301      	adds	r3, #1
 800b99c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800b99e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9a0:	3301      	adds	r3, #1
 800b9a2:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800b9a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9a6:	3301      	adds	r3, #1
 800b9a8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800b9aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9ac:	3301      	adds	r3, #1
 800b9ae:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800b9b0:	6a3b      	ldr	r3, [r7, #32]
 800b9b2:	3301      	adds	r3, #1
 800b9b4:	623b      	str	r3, [r7, #32]
 800b9b6:	6a3a      	ldr	r2, [r7, #32]
 800b9b8:	697b      	ldr	r3, [r7, #20]
 800b9ba:	429a      	cmp	r2, r3
 800b9bc:	d3e6      	bcc.n	800b98c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800b9be:	8bfb      	ldrh	r3, [r7, #30]
 800b9c0:	2b00      	cmp	r3, #0
 800b9c2:	d01e      	beq.n	800ba02 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800b9c4:	2300      	movs	r3, #0
 800b9c6:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800b9c8:	69bb      	ldr	r3, [r7, #24]
 800b9ca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800b9ce:	461a      	mov	r2, r3
 800b9d0:	f107 0310 	add.w	r3, r7, #16
 800b9d4:	6812      	ldr	r2, [r2, #0]
 800b9d6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800b9d8:	693a      	ldr	r2, [r7, #16]
 800b9da:	6a3b      	ldr	r3, [r7, #32]
 800b9dc:	b2db      	uxtb	r3, r3
 800b9de:	00db      	lsls	r3, r3, #3
 800b9e0:	fa22 f303 	lsr.w	r3, r2, r3
 800b9e4:	b2da      	uxtb	r2, r3
 800b9e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9e8:	701a      	strb	r2, [r3, #0]
      i++;
 800b9ea:	6a3b      	ldr	r3, [r7, #32]
 800b9ec:	3301      	adds	r3, #1
 800b9ee:	623b      	str	r3, [r7, #32]
      pDest++;
 800b9f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9f2:	3301      	adds	r3, #1
 800b9f4:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800b9f6:	8bfb      	ldrh	r3, [r7, #30]
 800b9f8:	3b01      	subs	r3, #1
 800b9fa:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800b9fc:	8bfb      	ldrh	r3, [r7, #30]
 800b9fe:	2b00      	cmp	r3, #0
 800ba00:	d1ea      	bne.n	800b9d8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800ba02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800ba04:	4618      	mov	r0, r3
 800ba06:	372c      	adds	r7, #44	@ 0x2c
 800ba08:	46bd      	mov	sp, r7
 800ba0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba0e:	4770      	bx	lr

0800ba10 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800ba10:	b480      	push	{r7}
 800ba12:	b085      	sub	sp, #20
 800ba14:	af00      	add	r7, sp, #0
 800ba16:	6078      	str	r0, [r7, #4]
 800ba18:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ba1e:	683b      	ldr	r3, [r7, #0]
 800ba20:	781b      	ldrb	r3, [r3, #0]
 800ba22:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800ba24:	683b      	ldr	r3, [r7, #0]
 800ba26:	785b      	ldrb	r3, [r3, #1]
 800ba28:	2b01      	cmp	r3, #1
 800ba2a:	d12c      	bne.n	800ba86 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800ba2c:	68bb      	ldr	r3, [r7, #8]
 800ba2e:	015a      	lsls	r2, r3, #5
 800ba30:	68fb      	ldr	r3, [r7, #12]
 800ba32:	4413      	add	r3, r2
 800ba34:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ba38:	681b      	ldr	r3, [r3, #0]
 800ba3a:	2b00      	cmp	r3, #0
 800ba3c:	db12      	blt.n	800ba64 <USB_EPSetStall+0x54>
 800ba3e:	68bb      	ldr	r3, [r7, #8]
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	d00f      	beq.n	800ba64 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800ba44:	68bb      	ldr	r3, [r7, #8]
 800ba46:	015a      	lsls	r2, r3, #5
 800ba48:	68fb      	ldr	r3, [r7, #12]
 800ba4a:	4413      	add	r3, r2
 800ba4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ba50:	681b      	ldr	r3, [r3, #0]
 800ba52:	68ba      	ldr	r2, [r7, #8]
 800ba54:	0151      	lsls	r1, r2, #5
 800ba56:	68fa      	ldr	r2, [r7, #12]
 800ba58:	440a      	add	r2, r1
 800ba5a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ba5e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800ba62:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800ba64:	68bb      	ldr	r3, [r7, #8]
 800ba66:	015a      	lsls	r2, r3, #5
 800ba68:	68fb      	ldr	r3, [r7, #12]
 800ba6a:	4413      	add	r3, r2
 800ba6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ba70:	681b      	ldr	r3, [r3, #0]
 800ba72:	68ba      	ldr	r2, [r7, #8]
 800ba74:	0151      	lsls	r1, r2, #5
 800ba76:	68fa      	ldr	r2, [r7, #12]
 800ba78:	440a      	add	r2, r1
 800ba7a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ba7e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800ba82:	6013      	str	r3, [r2, #0]
 800ba84:	e02b      	b.n	800bade <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800ba86:	68bb      	ldr	r3, [r7, #8]
 800ba88:	015a      	lsls	r2, r3, #5
 800ba8a:	68fb      	ldr	r3, [r7, #12]
 800ba8c:	4413      	add	r3, r2
 800ba8e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ba92:	681b      	ldr	r3, [r3, #0]
 800ba94:	2b00      	cmp	r3, #0
 800ba96:	db12      	blt.n	800babe <USB_EPSetStall+0xae>
 800ba98:	68bb      	ldr	r3, [r7, #8]
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d00f      	beq.n	800babe <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800ba9e:	68bb      	ldr	r3, [r7, #8]
 800baa0:	015a      	lsls	r2, r3, #5
 800baa2:	68fb      	ldr	r3, [r7, #12]
 800baa4:	4413      	add	r3, r2
 800baa6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800baaa:	681b      	ldr	r3, [r3, #0]
 800baac:	68ba      	ldr	r2, [r7, #8]
 800baae:	0151      	lsls	r1, r2, #5
 800bab0:	68fa      	ldr	r2, [r7, #12]
 800bab2:	440a      	add	r2, r1
 800bab4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bab8:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800babc:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800babe:	68bb      	ldr	r3, [r7, #8]
 800bac0:	015a      	lsls	r2, r3, #5
 800bac2:	68fb      	ldr	r3, [r7, #12]
 800bac4:	4413      	add	r3, r2
 800bac6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800baca:	681b      	ldr	r3, [r3, #0]
 800bacc:	68ba      	ldr	r2, [r7, #8]
 800bace:	0151      	lsls	r1, r2, #5
 800bad0:	68fa      	ldr	r2, [r7, #12]
 800bad2:	440a      	add	r2, r1
 800bad4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bad8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800badc:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800bade:	2300      	movs	r3, #0
}
 800bae0:	4618      	mov	r0, r3
 800bae2:	3714      	adds	r7, #20
 800bae4:	46bd      	mov	sp, r7
 800bae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baea:	4770      	bx	lr

0800baec <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800baec:	b480      	push	{r7}
 800baee:	b085      	sub	sp, #20
 800baf0:	af00      	add	r7, sp, #0
 800baf2:	6078      	str	r0, [r7, #4]
 800baf4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800bafa:	683b      	ldr	r3, [r7, #0]
 800bafc:	781b      	ldrb	r3, [r3, #0]
 800bafe:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800bb00:	683b      	ldr	r3, [r7, #0]
 800bb02:	785b      	ldrb	r3, [r3, #1]
 800bb04:	2b01      	cmp	r3, #1
 800bb06:	d128      	bne.n	800bb5a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800bb08:	68bb      	ldr	r3, [r7, #8]
 800bb0a:	015a      	lsls	r2, r3, #5
 800bb0c:	68fb      	ldr	r3, [r7, #12]
 800bb0e:	4413      	add	r3, r2
 800bb10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bb14:	681b      	ldr	r3, [r3, #0]
 800bb16:	68ba      	ldr	r2, [r7, #8]
 800bb18:	0151      	lsls	r1, r2, #5
 800bb1a:	68fa      	ldr	r2, [r7, #12]
 800bb1c:	440a      	add	r2, r1
 800bb1e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bb22:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800bb26:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800bb28:	683b      	ldr	r3, [r7, #0]
 800bb2a:	791b      	ldrb	r3, [r3, #4]
 800bb2c:	2b03      	cmp	r3, #3
 800bb2e:	d003      	beq.n	800bb38 <USB_EPClearStall+0x4c>
 800bb30:	683b      	ldr	r3, [r7, #0]
 800bb32:	791b      	ldrb	r3, [r3, #4]
 800bb34:	2b02      	cmp	r3, #2
 800bb36:	d138      	bne.n	800bbaa <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800bb38:	68bb      	ldr	r3, [r7, #8]
 800bb3a:	015a      	lsls	r2, r3, #5
 800bb3c:	68fb      	ldr	r3, [r7, #12]
 800bb3e:	4413      	add	r3, r2
 800bb40:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	68ba      	ldr	r2, [r7, #8]
 800bb48:	0151      	lsls	r1, r2, #5
 800bb4a:	68fa      	ldr	r2, [r7, #12]
 800bb4c:	440a      	add	r2, r1
 800bb4e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bb52:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bb56:	6013      	str	r3, [r2, #0]
 800bb58:	e027      	b.n	800bbaa <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800bb5a:	68bb      	ldr	r3, [r7, #8]
 800bb5c:	015a      	lsls	r2, r3, #5
 800bb5e:	68fb      	ldr	r3, [r7, #12]
 800bb60:	4413      	add	r3, r2
 800bb62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bb66:	681b      	ldr	r3, [r3, #0]
 800bb68:	68ba      	ldr	r2, [r7, #8]
 800bb6a:	0151      	lsls	r1, r2, #5
 800bb6c:	68fa      	ldr	r2, [r7, #12]
 800bb6e:	440a      	add	r2, r1
 800bb70:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bb74:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800bb78:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800bb7a:	683b      	ldr	r3, [r7, #0]
 800bb7c:	791b      	ldrb	r3, [r3, #4]
 800bb7e:	2b03      	cmp	r3, #3
 800bb80:	d003      	beq.n	800bb8a <USB_EPClearStall+0x9e>
 800bb82:	683b      	ldr	r3, [r7, #0]
 800bb84:	791b      	ldrb	r3, [r3, #4]
 800bb86:	2b02      	cmp	r3, #2
 800bb88:	d10f      	bne.n	800bbaa <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800bb8a:	68bb      	ldr	r3, [r7, #8]
 800bb8c:	015a      	lsls	r2, r3, #5
 800bb8e:	68fb      	ldr	r3, [r7, #12]
 800bb90:	4413      	add	r3, r2
 800bb92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bb96:	681b      	ldr	r3, [r3, #0]
 800bb98:	68ba      	ldr	r2, [r7, #8]
 800bb9a:	0151      	lsls	r1, r2, #5
 800bb9c:	68fa      	ldr	r2, [r7, #12]
 800bb9e:	440a      	add	r2, r1
 800bba0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bba4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bba8:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800bbaa:	2300      	movs	r3, #0
}
 800bbac:	4618      	mov	r0, r3
 800bbae:	3714      	adds	r7, #20
 800bbb0:	46bd      	mov	sp, r7
 800bbb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbb6:	4770      	bx	lr

0800bbb8 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800bbb8:	b480      	push	{r7}
 800bbba:	b085      	sub	sp, #20
 800bbbc:	af00      	add	r7, sp, #0
 800bbbe:	6078      	str	r0, [r7, #4]
 800bbc0:	460b      	mov	r3, r1
 800bbc2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800bbc8:	68fb      	ldr	r3, [r7, #12]
 800bbca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bbce:	681b      	ldr	r3, [r3, #0]
 800bbd0:	68fa      	ldr	r2, [r7, #12]
 800bbd2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bbd6:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800bbda:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800bbdc:	68fb      	ldr	r3, [r7, #12]
 800bbde:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bbe2:	681a      	ldr	r2, [r3, #0]
 800bbe4:	78fb      	ldrb	r3, [r7, #3]
 800bbe6:	011b      	lsls	r3, r3, #4
 800bbe8:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800bbec:	68f9      	ldr	r1, [r7, #12]
 800bbee:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800bbf2:	4313      	orrs	r3, r2
 800bbf4:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800bbf6:	2300      	movs	r3, #0
}
 800bbf8:	4618      	mov	r0, r3
 800bbfa:	3714      	adds	r7, #20
 800bbfc:	46bd      	mov	sp, r7
 800bbfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc02:	4770      	bx	lr

0800bc04 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800bc04:	b480      	push	{r7}
 800bc06:	b085      	sub	sp, #20
 800bc08:	af00      	add	r7, sp, #0
 800bc0a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800bc10:	68fb      	ldr	r3, [r7, #12]
 800bc12:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	68fa      	ldr	r2, [r7, #12]
 800bc1a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800bc1e:	f023 0303 	bic.w	r3, r3, #3
 800bc22:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800bc24:	68fb      	ldr	r3, [r7, #12]
 800bc26:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bc2a:	685b      	ldr	r3, [r3, #4]
 800bc2c:	68fa      	ldr	r2, [r7, #12]
 800bc2e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bc32:	f023 0302 	bic.w	r3, r3, #2
 800bc36:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800bc38:	2300      	movs	r3, #0
}
 800bc3a:	4618      	mov	r0, r3
 800bc3c:	3714      	adds	r7, #20
 800bc3e:	46bd      	mov	sp, r7
 800bc40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc44:	4770      	bx	lr

0800bc46 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800bc46:	b480      	push	{r7}
 800bc48:	b085      	sub	sp, #20
 800bc4a:	af00      	add	r7, sp, #0
 800bc4c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800bc52:	68fb      	ldr	r3, [r7, #12]
 800bc54:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800bc58:	681b      	ldr	r3, [r3, #0]
 800bc5a:	68fa      	ldr	r2, [r7, #12]
 800bc5c:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800bc60:	f023 0303 	bic.w	r3, r3, #3
 800bc64:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800bc66:	68fb      	ldr	r3, [r7, #12]
 800bc68:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bc6c:	685b      	ldr	r3, [r3, #4]
 800bc6e:	68fa      	ldr	r2, [r7, #12]
 800bc70:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bc74:	f043 0302 	orr.w	r3, r3, #2
 800bc78:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800bc7a:	2300      	movs	r3, #0
}
 800bc7c:	4618      	mov	r0, r3
 800bc7e:	3714      	adds	r7, #20
 800bc80:	46bd      	mov	sp, r7
 800bc82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc86:	4770      	bx	lr

0800bc88 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800bc88:	b480      	push	{r7}
 800bc8a:	b085      	sub	sp, #20
 800bc8c:	af00      	add	r7, sp, #0
 800bc8e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	695b      	ldr	r3, [r3, #20]
 800bc94:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	699b      	ldr	r3, [r3, #24]
 800bc9a:	68fa      	ldr	r2, [r7, #12]
 800bc9c:	4013      	ands	r3, r2
 800bc9e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800bca0:	68fb      	ldr	r3, [r7, #12]
}
 800bca2:	4618      	mov	r0, r3
 800bca4:	3714      	adds	r7, #20
 800bca6:	46bd      	mov	sp, r7
 800bca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcac:	4770      	bx	lr

0800bcae <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800bcae:	b480      	push	{r7}
 800bcb0:	b085      	sub	sp, #20
 800bcb2:	af00      	add	r7, sp, #0
 800bcb4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800bcba:	68fb      	ldr	r3, [r7, #12]
 800bcbc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bcc0:	699b      	ldr	r3, [r3, #24]
 800bcc2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800bcc4:	68fb      	ldr	r3, [r7, #12]
 800bcc6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bcca:	69db      	ldr	r3, [r3, #28]
 800bccc:	68ba      	ldr	r2, [r7, #8]
 800bcce:	4013      	ands	r3, r2
 800bcd0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800bcd2:	68bb      	ldr	r3, [r7, #8]
 800bcd4:	0c1b      	lsrs	r3, r3, #16
}
 800bcd6:	4618      	mov	r0, r3
 800bcd8:	3714      	adds	r7, #20
 800bcda:	46bd      	mov	sp, r7
 800bcdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bce0:	4770      	bx	lr

0800bce2 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800bce2:	b480      	push	{r7}
 800bce4:	b085      	sub	sp, #20
 800bce6:	af00      	add	r7, sp, #0
 800bce8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800bcee:	68fb      	ldr	r3, [r7, #12]
 800bcf0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bcf4:	699b      	ldr	r3, [r3, #24]
 800bcf6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800bcf8:	68fb      	ldr	r3, [r7, #12]
 800bcfa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bcfe:	69db      	ldr	r3, [r3, #28]
 800bd00:	68ba      	ldr	r2, [r7, #8]
 800bd02:	4013      	ands	r3, r2
 800bd04:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800bd06:	68bb      	ldr	r3, [r7, #8]
 800bd08:	b29b      	uxth	r3, r3
}
 800bd0a:	4618      	mov	r0, r3
 800bd0c:	3714      	adds	r7, #20
 800bd0e:	46bd      	mov	sp, r7
 800bd10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd14:	4770      	bx	lr

0800bd16 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800bd16:	b480      	push	{r7}
 800bd18:	b085      	sub	sp, #20
 800bd1a:	af00      	add	r7, sp, #0
 800bd1c:	6078      	str	r0, [r7, #4]
 800bd1e:	460b      	mov	r3, r1
 800bd20:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800bd26:	78fb      	ldrb	r3, [r7, #3]
 800bd28:	015a      	lsls	r2, r3, #5
 800bd2a:	68fb      	ldr	r3, [r7, #12]
 800bd2c:	4413      	add	r3, r2
 800bd2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bd32:	689b      	ldr	r3, [r3, #8]
 800bd34:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800bd36:	68fb      	ldr	r3, [r7, #12]
 800bd38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bd3c:	695b      	ldr	r3, [r3, #20]
 800bd3e:	68ba      	ldr	r2, [r7, #8]
 800bd40:	4013      	ands	r3, r2
 800bd42:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800bd44:	68bb      	ldr	r3, [r7, #8]
}
 800bd46:	4618      	mov	r0, r3
 800bd48:	3714      	adds	r7, #20
 800bd4a:	46bd      	mov	sp, r7
 800bd4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd50:	4770      	bx	lr

0800bd52 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800bd52:	b480      	push	{r7}
 800bd54:	b087      	sub	sp, #28
 800bd56:	af00      	add	r7, sp, #0
 800bd58:	6078      	str	r0, [r7, #4]
 800bd5a:	460b      	mov	r3, r1
 800bd5c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800bd62:	697b      	ldr	r3, [r7, #20]
 800bd64:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bd68:	691b      	ldr	r3, [r3, #16]
 800bd6a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800bd6c:	697b      	ldr	r3, [r7, #20]
 800bd6e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bd72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bd74:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800bd76:	78fb      	ldrb	r3, [r7, #3]
 800bd78:	f003 030f 	and.w	r3, r3, #15
 800bd7c:	68fa      	ldr	r2, [r7, #12]
 800bd7e:	fa22 f303 	lsr.w	r3, r2, r3
 800bd82:	01db      	lsls	r3, r3, #7
 800bd84:	b2db      	uxtb	r3, r3
 800bd86:	693a      	ldr	r2, [r7, #16]
 800bd88:	4313      	orrs	r3, r2
 800bd8a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800bd8c:	78fb      	ldrb	r3, [r7, #3]
 800bd8e:	015a      	lsls	r2, r3, #5
 800bd90:	697b      	ldr	r3, [r7, #20]
 800bd92:	4413      	add	r3, r2
 800bd94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bd98:	689b      	ldr	r3, [r3, #8]
 800bd9a:	693a      	ldr	r2, [r7, #16]
 800bd9c:	4013      	ands	r3, r2
 800bd9e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800bda0:	68bb      	ldr	r3, [r7, #8]
}
 800bda2:	4618      	mov	r0, r3
 800bda4:	371c      	adds	r7, #28
 800bda6:	46bd      	mov	sp, r7
 800bda8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdac:	4770      	bx	lr

0800bdae <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800bdae:	b480      	push	{r7}
 800bdb0:	b083      	sub	sp, #12
 800bdb2:	af00      	add	r7, sp, #0
 800bdb4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	695b      	ldr	r3, [r3, #20]
 800bdba:	f003 0301 	and.w	r3, r3, #1
}
 800bdbe:	4618      	mov	r0, r3
 800bdc0:	370c      	adds	r7, #12
 800bdc2:	46bd      	mov	sp, r7
 800bdc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdc8:	4770      	bx	lr

0800bdca <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800bdca:	b480      	push	{r7}
 800bdcc:	b085      	sub	sp, #20
 800bdce:	af00      	add	r7, sp, #0
 800bdd0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800bdd6:	68fb      	ldr	r3, [r7, #12]
 800bdd8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	68fa      	ldr	r2, [r7, #12]
 800bde0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bde4:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800bde8:	f023 0307 	bic.w	r3, r3, #7
 800bdec:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800bdee:	68fb      	ldr	r3, [r7, #12]
 800bdf0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bdf4:	685b      	ldr	r3, [r3, #4]
 800bdf6:	68fa      	ldr	r2, [r7, #12]
 800bdf8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bdfc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800be00:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800be02:	2300      	movs	r3, #0
}
 800be04:	4618      	mov	r0, r3
 800be06:	3714      	adds	r7, #20
 800be08:	46bd      	mov	sp, r7
 800be0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be0e:	4770      	bx	lr

0800be10 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800be10:	b480      	push	{r7}
 800be12:	b087      	sub	sp, #28
 800be14:	af00      	add	r7, sp, #0
 800be16:	60f8      	str	r0, [r7, #12]
 800be18:	460b      	mov	r3, r1
 800be1a:	607a      	str	r2, [r7, #4]
 800be1c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800be22:	68fb      	ldr	r3, [r7, #12]
 800be24:	333c      	adds	r3, #60	@ 0x3c
 800be26:	3304      	adds	r3, #4
 800be28:	681b      	ldr	r3, [r3, #0]
 800be2a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800be2c:	693b      	ldr	r3, [r7, #16]
 800be2e:	4a26      	ldr	r2, [pc, #152]	@ (800bec8 <USB_EP0_OutStart+0xb8>)
 800be30:	4293      	cmp	r3, r2
 800be32:	d90a      	bls.n	800be4a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800be34:	697b      	ldr	r3, [r7, #20]
 800be36:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800be3a:	681b      	ldr	r3, [r3, #0]
 800be3c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800be40:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800be44:	d101      	bne.n	800be4a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800be46:	2300      	movs	r3, #0
 800be48:	e037      	b.n	800beba <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800be4a:	697b      	ldr	r3, [r7, #20]
 800be4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800be50:	461a      	mov	r2, r3
 800be52:	2300      	movs	r3, #0
 800be54:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800be56:	697b      	ldr	r3, [r7, #20]
 800be58:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800be5c:	691b      	ldr	r3, [r3, #16]
 800be5e:	697a      	ldr	r2, [r7, #20]
 800be60:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800be64:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800be68:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800be6a:	697b      	ldr	r3, [r7, #20]
 800be6c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800be70:	691b      	ldr	r3, [r3, #16]
 800be72:	697a      	ldr	r2, [r7, #20]
 800be74:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800be78:	f043 0318 	orr.w	r3, r3, #24
 800be7c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800be7e:	697b      	ldr	r3, [r7, #20]
 800be80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800be84:	691b      	ldr	r3, [r3, #16]
 800be86:	697a      	ldr	r2, [r7, #20]
 800be88:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800be8c:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800be90:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800be92:	7afb      	ldrb	r3, [r7, #11]
 800be94:	2b01      	cmp	r3, #1
 800be96:	d10f      	bne.n	800beb8 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800be98:	697b      	ldr	r3, [r7, #20]
 800be9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800be9e:	461a      	mov	r2, r3
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800bea4:	697b      	ldr	r3, [r7, #20]
 800bea6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800beaa:	681b      	ldr	r3, [r3, #0]
 800beac:	697a      	ldr	r2, [r7, #20]
 800beae:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800beb2:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800beb6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800beb8:	2300      	movs	r3, #0
}
 800beba:	4618      	mov	r0, r3
 800bebc:	371c      	adds	r7, #28
 800bebe:	46bd      	mov	sp, r7
 800bec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bec4:	4770      	bx	lr
 800bec6:	bf00      	nop
 800bec8:	4f54300a 	.word	0x4f54300a

0800becc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800becc:	b480      	push	{r7}
 800bece:	b085      	sub	sp, #20
 800bed0:	af00      	add	r7, sp, #0
 800bed2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800bed4:	2300      	movs	r3, #0
 800bed6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800bed8:	68fb      	ldr	r3, [r7, #12]
 800beda:	3301      	adds	r3, #1
 800bedc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800bede:	68fb      	ldr	r3, [r7, #12]
 800bee0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800bee4:	d901      	bls.n	800beea <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800bee6:	2303      	movs	r3, #3
 800bee8:	e022      	b.n	800bf30 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	691b      	ldr	r3, [r3, #16]
 800beee:	2b00      	cmp	r3, #0
 800bef0:	daf2      	bge.n	800bed8 <USB_CoreReset+0xc>

  count = 10U;
 800bef2:	230a      	movs	r3, #10
 800bef4:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800bef6:	e002      	b.n	800befe <USB_CoreReset+0x32>
  {
    count--;
 800bef8:	68fb      	ldr	r3, [r7, #12]
 800befa:	3b01      	subs	r3, #1
 800befc:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800befe:	68fb      	ldr	r3, [r7, #12]
 800bf00:	2b00      	cmp	r3, #0
 800bf02:	d1f9      	bne.n	800bef8 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	691b      	ldr	r3, [r3, #16]
 800bf08:	f043 0201 	orr.w	r2, r3, #1
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800bf10:	68fb      	ldr	r3, [r7, #12]
 800bf12:	3301      	adds	r3, #1
 800bf14:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800bf16:	68fb      	ldr	r3, [r7, #12]
 800bf18:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800bf1c:	d901      	bls.n	800bf22 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800bf1e:	2303      	movs	r3, #3
 800bf20:	e006      	b.n	800bf30 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	691b      	ldr	r3, [r3, #16]
 800bf26:	f003 0301 	and.w	r3, r3, #1
 800bf2a:	2b01      	cmp	r3, #1
 800bf2c:	d0f0      	beq.n	800bf10 <USB_CoreReset+0x44>

  return HAL_OK;
 800bf2e:	2300      	movs	r3, #0
}
 800bf30:	4618      	mov	r0, r3
 800bf32:	3714      	adds	r7, #20
 800bf34:	46bd      	mov	sp, r7
 800bf36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf3a:	4770      	bx	lr

0800bf3c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bf3c:	b580      	push	{r7, lr}
 800bf3e:	b084      	sub	sp, #16
 800bf40:	af00      	add	r7, sp, #0
 800bf42:	6078      	str	r0, [r7, #4]
 800bf44:	460b      	mov	r3, r1
 800bf46:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800bf48:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800bf4c:	f002 fcd2 	bl	800e8f4 <USBD_static_malloc>
 800bf50:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800bf52:	68fb      	ldr	r3, [r7, #12]
 800bf54:	2b00      	cmp	r3, #0
 800bf56:	d109      	bne.n	800bf6c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	32b0      	adds	r2, #176	@ 0xb0
 800bf62:	2100      	movs	r1, #0
 800bf64:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800bf68:	2302      	movs	r3, #2
 800bf6a:	e0d4      	b.n	800c116 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800bf6c:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800bf70:	2100      	movs	r1, #0
 800bf72:	68f8      	ldr	r0, [r7, #12]
 800bf74:	f002 fd38 	bl	800e9e8 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	32b0      	adds	r2, #176	@ 0xb0
 800bf82:	68f9      	ldr	r1, [r7, #12]
 800bf84:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	32b0      	adds	r2, #176	@ 0xb0
 800bf92:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	7c1b      	ldrb	r3, [r3, #16]
 800bfa0:	2b00      	cmp	r3, #0
 800bfa2:	d138      	bne.n	800c016 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800bfa4:	4b5e      	ldr	r3, [pc, #376]	@ (800c120 <USBD_CDC_Init+0x1e4>)
 800bfa6:	7819      	ldrb	r1, [r3, #0]
 800bfa8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800bfac:	2202      	movs	r2, #2
 800bfae:	6878      	ldr	r0, [r7, #4]
 800bfb0:	f002 fb7d 	bl	800e6ae <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800bfb4:	4b5a      	ldr	r3, [pc, #360]	@ (800c120 <USBD_CDC_Init+0x1e4>)
 800bfb6:	781b      	ldrb	r3, [r3, #0]
 800bfb8:	f003 020f 	and.w	r2, r3, #15
 800bfbc:	6879      	ldr	r1, [r7, #4]
 800bfbe:	4613      	mov	r3, r2
 800bfc0:	009b      	lsls	r3, r3, #2
 800bfc2:	4413      	add	r3, r2
 800bfc4:	009b      	lsls	r3, r3, #2
 800bfc6:	440b      	add	r3, r1
 800bfc8:	3323      	adds	r3, #35	@ 0x23
 800bfca:	2201      	movs	r2, #1
 800bfcc:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800bfce:	4b55      	ldr	r3, [pc, #340]	@ (800c124 <USBD_CDC_Init+0x1e8>)
 800bfd0:	7819      	ldrb	r1, [r3, #0]
 800bfd2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800bfd6:	2202      	movs	r2, #2
 800bfd8:	6878      	ldr	r0, [r7, #4]
 800bfda:	f002 fb68 	bl	800e6ae <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800bfde:	4b51      	ldr	r3, [pc, #324]	@ (800c124 <USBD_CDC_Init+0x1e8>)
 800bfe0:	781b      	ldrb	r3, [r3, #0]
 800bfe2:	f003 020f 	and.w	r2, r3, #15
 800bfe6:	6879      	ldr	r1, [r7, #4]
 800bfe8:	4613      	mov	r3, r2
 800bfea:	009b      	lsls	r3, r3, #2
 800bfec:	4413      	add	r3, r2
 800bfee:	009b      	lsls	r3, r3, #2
 800bff0:	440b      	add	r3, r1
 800bff2:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800bff6:	2201      	movs	r2, #1
 800bff8:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800bffa:	4b4b      	ldr	r3, [pc, #300]	@ (800c128 <USBD_CDC_Init+0x1ec>)
 800bffc:	781b      	ldrb	r3, [r3, #0]
 800bffe:	f003 020f 	and.w	r2, r3, #15
 800c002:	6879      	ldr	r1, [r7, #4]
 800c004:	4613      	mov	r3, r2
 800c006:	009b      	lsls	r3, r3, #2
 800c008:	4413      	add	r3, r2
 800c00a:	009b      	lsls	r3, r3, #2
 800c00c:	440b      	add	r3, r1
 800c00e:	331c      	adds	r3, #28
 800c010:	2210      	movs	r2, #16
 800c012:	601a      	str	r2, [r3, #0]
 800c014:	e035      	b.n	800c082 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800c016:	4b42      	ldr	r3, [pc, #264]	@ (800c120 <USBD_CDC_Init+0x1e4>)
 800c018:	7819      	ldrb	r1, [r3, #0]
 800c01a:	2340      	movs	r3, #64	@ 0x40
 800c01c:	2202      	movs	r2, #2
 800c01e:	6878      	ldr	r0, [r7, #4]
 800c020:	f002 fb45 	bl	800e6ae <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800c024:	4b3e      	ldr	r3, [pc, #248]	@ (800c120 <USBD_CDC_Init+0x1e4>)
 800c026:	781b      	ldrb	r3, [r3, #0]
 800c028:	f003 020f 	and.w	r2, r3, #15
 800c02c:	6879      	ldr	r1, [r7, #4]
 800c02e:	4613      	mov	r3, r2
 800c030:	009b      	lsls	r3, r3, #2
 800c032:	4413      	add	r3, r2
 800c034:	009b      	lsls	r3, r3, #2
 800c036:	440b      	add	r3, r1
 800c038:	3323      	adds	r3, #35	@ 0x23
 800c03a:	2201      	movs	r2, #1
 800c03c:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800c03e:	4b39      	ldr	r3, [pc, #228]	@ (800c124 <USBD_CDC_Init+0x1e8>)
 800c040:	7819      	ldrb	r1, [r3, #0]
 800c042:	2340      	movs	r3, #64	@ 0x40
 800c044:	2202      	movs	r2, #2
 800c046:	6878      	ldr	r0, [r7, #4]
 800c048:	f002 fb31 	bl	800e6ae <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800c04c:	4b35      	ldr	r3, [pc, #212]	@ (800c124 <USBD_CDC_Init+0x1e8>)
 800c04e:	781b      	ldrb	r3, [r3, #0]
 800c050:	f003 020f 	and.w	r2, r3, #15
 800c054:	6879      	ldr	r1, [r7, #4]
 800c056:	4613      	mov	r3, r2
 800c058:	009b      	lsls	r3, r3, #2
 800c05a:	4413      	add	r3, r2
 800c05c:	009b      	lsls	r3, r3, #2
 800c05e:	440b      	add	r3, r1
 800c060:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800c064:	2201      	movs	r2, #1
 800c066:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800c068:	4b2f      	ldr	r3, [pc, #188]	@ (800c128 <USBD_CDC_Init+0x1ec>)
 800c06a:	781b      	ldrb	r3, [r3, #0]
 800c06c:	f003 020f 	and.w	r2, r3, #15
 800c070:	6879      	ldr	r1, [r7, #4]
 800c072:	4613      	mov	r3, r2
 800c074:	009b      	lsls	r3, r3, #2
 800c076:	4413      	add	r3, r2
 800c078:	009b      	lsls	r3, r3, #2
 800c07a:	440b      	add	r3, r1
 800c07c:	331c      	adds	r3, #28
 800c07e:	2210      	movs	r2, #16
 800c080:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800c082:	4b29      	ldr	r3, [pc, #164]	@ (800c128 <USBD_CDC_Init+0x1ec>)
 800c084:	7819      	ldrb	r1, [r3, #0]
 800c086:	2308      	movs	r3, #8
 800c088:	2203      	movs	r2, #3
 800c08a:	6878      	ldr	r0, [r7, #4]
 800c08c:	f002 fb0f 	bl	800e6ae <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800c090:	4b25      	ldr	r3, [pc, #148]	@ (800c128 <USBD_CDC_Init+0x1ec>)
 800c092:	781b      	ldrb	r3, [r3, #0]
 800c094:	f003 020f 	and.w	r2, r3, #15
 800c098:	6879      	ldr	r1, [r7, #4]
 800c09a:	4613      	mov	r3, r2
 800c09c:	009b      	lsls	r3, r3, #2
 800c09e:	4413      	add	r3, r2
 800c0a0:	009b      	lsls	r3, r3, #2
 800c0a2:	440b      	add	r3, r1
 800c0a4:	3323      	adds	r3, #35	@ 0x23
 800c0a6:	2201      	movs	r2, #1
 800c0a8:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800c0aa:	68fb      	ldr	r3, [r7, #12]
 800c0ac:	2200      	movs	r2, #0
 800c0ae:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c0b8:	687a      	ldr	r2, [r7, #4]
 800c0ba:	33b0      	adds	r3, #176	@ 0xb0
 800c0bc:	009b      	lsls	r3, r3, #2
 800c0be:	4413      	add	r3, r2
 800c0c0:	685b      	ldr	r3, [r3, #4]
 800c0c2:	681b      	ldr	r3, [r3, #0]
 800c0c4:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800c0c6:	68fb      	ldr	r3, [r7, #12]
 800c0c8:	2200      	movs	r2, #0
 800c0ca:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800c0ce:	68fb      	ldr	r3, [r7, #12]
 800c0d0:	2200      	movs	r2, #0
 800c0d2:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800c0d6:	68fb      	ldr	r3, [r7, #12]
 800c0d8:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	d101      	bne.n	800c0e4 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800c0e0:	2302      	movs	r3, #2
 800c0e2:	e018      	b.n	800c116 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	7c1b      	ldrb	r3, [r3, #16]
 800c0e8:	2b00      	cmp	r3, #0
 800c0ea:	d10a      	bne.n	800c102 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800c0ec:	4b0d      	ldr	r3, [pc, #52]	@ (800c124 <USBD_CDC_Init+0x1e8>)
 800c0ee:	7819      	ldrb	r1, [r3, #0]
 800c0f0:	68fb      	ldr	r3, [r7, #12]
 800c0f2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c0f6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c0fa:	6878      	ldr	r0, [r7, #4]
 800c0fc:	f002 fbc6 	bl	800e88c <USBD_LL_PrepareReceive>
 800c100:	e008      	b.n	800c114 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800c102:	4b08      	ldr	r3, [pc, #32]	@ (800c124 <USBD_CDC_Init+0x1e8>)
 800c104:	7819      	ldrb	r1, [r3, #0]
 800c106:	68fb      	ldr	r3, [r7, #12]
 800c108:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c10c:	2340      	movs	r3, #64	@ 0x40
 800c10e:	6878      	ldr	r0, [r7, #4]
 800c110:	f002 fbbc 	bl	800e88c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800c114:	2300      	movs	r3, #0
}
 800c116:	4618      	mov	r0, r3
 800c118:	3710      	adds	r7, #16
 800c11a:	46bd      	mov	sp, r7
 800c11c:	bd80      	pop	{r7, pc}
 800c11e:	bf00      	nop
 800c120:	200000b7 	.word	0x200000b7
 800c124:	200000b8 	.word	0x200000b8
 800c128:	200000b9 	.word	0x200000b9

0800c12c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c12c:	b580      	push	{r7, lr}
 800c12e:	b082      	sub	sp, #8
 800c130:	af00      	add	r7, sp, #0
 800c132:	6078      	str	r0, [r7, #4]
 800c134:	460b      	mov	r3, r1
 800c136:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800c138:	4b3a      	ldr	r3, [pc, #232]	@ (800c224 <USBD_CDC_DeInit+0xf8>)
 800c13a:	781b      	ldrb	r3, [r3, #0]
 800c13c:	4619      	mov	r1, r3
 800c13e:	6878      	ldr	r0, [r7, #4]
 800c140:	f002 fadb 	bl	800e6fa <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800c144:	4b37      	ldr	r3, [pc, #220]	@ (800c224 <USBD_CDC_DeInit+0xf8>)
 800c146:	781b      	ldrb	r3, [r3, #0]
 800c148:	f003 020f 	and.w	r2, r3, #15
 800c14c:	6879      	ldr	r1, [r7, #4]
 800c14e:	4613      	mov	r3, r2
 800c150:	009b      	lsls	r3, r3, #2
 800c152:	4413      	add	r3, r2
 800c154:	009b      	lsls	r3, r3, #2
 800c156:	440b      	add	r3, r1
 800c158:	3323      	adds	r3, #35	@ 0x23
 800c15a:	2200      	movs	r2, #0
 800c15c:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800c15e:	4b32      	ldr	r3, [pc, #200]	@ (800c228 <USBD_CDC_DeInit+0xfc>)
 800c160:	781b      	ldrb	r3, [r3, #0]
 800c162:	4619      	mov	r1, r3
 800c164:	6878      	ldr	r0, [r7, #4]
 800c166:	f002 fac8 	bl	800e6fa <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800c16a:	4b2f      	ldr	r3, [pc, #188]	@ (800c228 <USBD_CDC_DeInit+0xfc>)
 800c16c:	781b      	ldrb	r3, [r3, #0]
 800c16e:	f003 020f 	and.w	r2, r3, #15
 800c172:	6879      	ldr	r1, [r7, #4]
 800c174:	4613      	mov	r3, r2
 800c176:	009b      	lsls	r3, r3, #2
 800c178:	4413      	add	r3, r2
 800c17a:	009b      	lsls	r3, r3, #2
 800c17c:	440b      	add	r3, r1
 800c17e:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800c182:	2200      	movs	r2, #0
 800c184:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800c186:	4b29      	ldr	r3, [pc, #164]	@ (800c22c <USBD_CDC_DeInit+0x100>)
 800c188:	781b      	ldrb	r3, [r3, #0]
 800c18a:	4619      	mov	r1, r3
 800c18c:	6878      	ldr	r0, [r7, #4]
 800c18e:	f002 fab4 	bl	800e6fa <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800c192:	4b26      	ldr	r3, [pc, #152]	@ (800c22c <USBD_CDC_DeInit+0x100>)
 800c194:	781b      	ldrb	r3, [r3, #0]
 800c196:	f003 020f 	and.w	r2, r3, #15
 800c19a:	6879      	ldr	r1, [r7, #4]
 800c19c:	4613      	mov	r3, r2
 800c19e:	009b      	lsls	r3, r3, #2
 800c1a0:	4413      	add	r3, r2
 800c1a2:	009b      	lsls	r3, r3, #2
 800c1a4:	440b      	add	r3, r1
 800c1a6:	3323      	adds	r3, #35	@ 0x23
 800c1a8:	2200      	movs	r2, #0
 800c1aa:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800c1ac:	4b1f      	ldr	r3, [pc, #124]	@ (800c22c <USBD_CDC_DeInit+0x100>)
 800c1ae:	781b      	ldrb	r3, [r3, #0]
 800c1b0:	f003 020f 	and.w	r2, r3, #15
 800c1b4:	6879      	ldr	r1, [r7, #4]
 800c1b6:	4613      	mov	r3, r2
 800c1b8:	009b      	lsls	r3, r3, #2
 800c1ba:	4413      	add	r3, r2
 800c1bc:	009b      	lsls	r3, r3, #2
 800c1be:	440b      	add	r3, r1
 800c1c0:	331c      	adds	r3, #28
 800c1c2:	2200      	movs	r2, #0
 800c1c4:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	32b0      	adds	r2, #176	@ 0xb0
 800c1d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	d01f      	beq.n	800c218 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c1de:	687a      	ldr	r2, [r7, #4]
 800c1e0:	33b0      	adds	r3, #176	@ 0xb0
 800c1e2:	009b      	lsls	r3, r3, #2
 800c1e4:	4413      	add	r3, r2
 800c1e6:	685b      	ldr	r3, [r3, #4]
 800c1e8:	685b      	ldr	r3, [r3, #4]
 800c1ea:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	32b0      	adds	r2, #176	@ 0xb0
 800c1f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c1fa:	4618      	mov	r0, r3
 800c1fc:	f002 fb88 	bl	800e910 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	32b0      	adds	r2, #176	@ 0xb0
 800c20a:	2100      	movs	r1, #0
 800c20c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	2200      	movs	r2, #0
 800c214:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800c218:	2300      	movs	r3, #0
}
 800c21a:	4618      	mov	r0, r3
 800c21c:	3708      	adds	r7, #8
 800c21e:	46bd      	mov	sp, r7
 800c220:	bd80      	pop	{r7, pc}
 800c222:	bf00      	nop
 800c224:	200000b7 	.word	0x200000b7
 800c228:	200000b8 	.word	0x200000b8
 800c22c:	200000b9 	.word	0x200000b9

0800c230 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800c230:	b580      	push	{r7, lr}
 800c232:	b086      	sub	sp, #24
 800c234:	af00      	add	r7, sp, #0
 800c236:	6078      	str	r0, [r7, #4]
 800c238:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	32b0      	adds	r2, #176	@ 0xb0
 800c244:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c248:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800c24a:	2300      	movs	r3, #0
 800c24c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800c24e:	2300      	movs	r3, #0
 800c250:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800c252:	2300      	movs	r3, #0
 800c254:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800c256:	693b      	ldr	r3, [r7, #16]
 800c258:	2b00      	cmp	r3, #0
 800c25a:	d101      	bne.n	800c260 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800c25c:	2303      	movs	r3, #3
 800c25e:	e0bf      	b.n	800c3e0 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c260:	683b      	ldr	r3, [r7, #0]
 800c262:	781b      	ldrb	r3, [r3, #0]
 800c264:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c268:	2b00      	cmp	r3, #0
 800c26a:	d050      	beq.n	800c30e <USBD_CDC_Setup+0xde>
 800c26c:	2b20      	cmp	r3, #32
 800c26e:	f040 80af 	bne.w	800c3d0 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800c272:	683b      	ldr	r3, [r7, #0]
 800c274:	88db      	ldrh	r3, [r3, #6]
 800c276:	2b00      	cmp	r3, #0
 800c278:	d03a      	beq.n	800c2f0 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800c27a:	683b      	ldr	r3, [r7, #0]
 800c27c:	781b      	ldrb	r3, [r3, #0]
 800c27e:	b25b      	sxtb	r3, r3
 800c280:	2b00      	cmp	r3, #0
 800c282:	da1b      	bge.n	800c2bc <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c28a:	687a      	ldr	r2, [r7, #4]
 800c28c:	33b0      	adds	r3, #176	@ 0xb0
 800c28e:	009b      	lsls	r3, r3, #2
 800c290:	4413      	add	r3, r2
 800c292:	685b      	ldr	r3, [r3, #4]
 800c294:	689b      	ldr	r3, [r3, #8]
 800c296:	683a      	ldr	r2, [r7, #0]
 800c298:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800c29a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800c29c:	683a      	ldr	r2, [r7, #0]
 800c29e:	88d2      	ldrh	r2, [r2, #6]
 800c2a0:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800c2a2:	683b      	ldr	r3, [r7, #0]
 800c2a4:	88db      	ldrh	r3, [r3, #6]
 800c2a6:	2b07      	cmp	r3, #7
 800c2a8:	bf28      	it	cs
 800c2aa:	2307      	movcs	r3, #7
 800c2ac:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800c2ae:	693b      	ldr	r3, [r7, #16]
 800c2b0:	89fa      	ldrh	r2, [r7, #14]
 800c2b2:	4619      	mov	r1, r3
 800c2b4:	6878      	ldr	r0, [r7, #4]
 800c2b6:	f001 fda9 	bl	800de0c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800c2ba:	e090      	b.n	800c3de <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800c2bc:	683b      	ldr	r3, [r7, #0]
 800c2be:	785a      	ldrb	r2, [r3, #1]
 800c2c0:	693b      	ldr	r3, [r7, #16]
 800c2c2:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800c2c6:	683b      	ldr	r3, [r7, #0]
 800c2c8:	88db      	ldrh	r3, [r3, #6]
 800c2ca:	2b3f      	cmp	r3, #63	@ 0x3f
 800c2cc:	d803      	bhi.n	800c2d6 <USBD_CDC_Setup+0xa6>
 800c2ce:	683b      	ldr	r3, [r7, #0]
 800c2d0:	88db      	ldrh	r3, [r3, #6]
 800c2d2:	b2da      	uxtb	r2, r3
 800c2d4:	e000      	b.n	800c2d8 <USBD_CDC_Setup+0xa8>
 800c2d6:	2240      	movs	r2, #64	@ 0x40
 800c2d8:	693b      	ldr	r3, [r7, #16]
 800c2da:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800c2de:	6939      	ldr	r1, [r7, #16]
 800c2e0:	693b      	ldr	r3, [r7, #16]
 800c2e2:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800c2e6:	461a      	mov	r2, r3
 800c2e8:	6878      	ldr	r0, [r7, #4]
 800c2ea:	f001 fdbe 	bl	800de6a <USBD_CtlPrepareRx>
      break;
 800c2ee:	e076      	b.n	800c3de <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c2f6:	687a      	ldr	r2, [r7, #4]
 800c2f8:	33b0      	adds	r3, #176	@ 0xb0
 800c2fa:	009b      	lsls	r3, r3, #2
 800c2fc:	4413      	add	r3, r2
 800c2fe:	685b      	ldr	r3, [r3, #4]
 800c300:	689b      	ldr	r3, [r3, #8]
 800c302:	683a      	ldr	r2, [r7, #0]
 800c304:	7850      	ldrb	r0, [r2, #1]
 800c306:	2200      	movs	r2, #0
 800c308:	6839      	ldr	r1, [r7, #0]
 800c30a:	4798      	blx	r3
      break;
 800c30c:	e067      	b.n	800c3de <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c30e:	683b      	ldr	r3, [r7, #0]
 800c310:	785b      	ldrb	r3, [r3, #1]
 800c312:	2b0b      	cmp	r3, #11
 800c314:	d851      	bhi.n	800c3ba <USBD_CDC_Setup+0x18a>
 800c316:	a201      	add	r2, pc, #4	@ (adr r2, 800c31c <USBD_CDC_Setup+0xec>)
 800c318:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c31c:	0800c34d 	.word	0x0800c34d
 800c320:	0800c3c9 	.word	0x0800c3c9
 800c324:	0800c3bb 	.word	0x0800c3bb
 800c328:	0800c3bb 	.word	0x0800c3bb
 800c32c:	0800c3bb 	.word	0x0800c3bb
 800c330:	0800c3bb 	.word	0x0800c3bb
 800c334:	0800c3bb 	.word	0x0800c3bb
 800c338:	0800c3bb 	.word	0x0800c3bb
 800c33c:	0800c3bb 	.word	0x0800c3bb
 800c340:	0800c3bb 	.word	0x0800c3bb
 800c344:	0800c377 	.word	0x0800c377
 800c348:	0800c3a1 	.word	0x0800c3a1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c352:	b2db      	uxtb	r3, r3
 800c354:	2b03      	cmp	r3, #3
 800c356:	d107      	bne.n	800c368 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800c358:	f107 030a 	add.w	r3, r7, #10
 800c35c:	2202      	movs	r2, #2
 800c35e:	4619      	mov	r1, r3
 800c360:	6878      	ldr	r0, [r7, #4]
 800c362:	f001 fd53 	bl	800de0c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800c366:	e032      	b.n	800c3ce <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800c368:	6839      	ldr	r1, [r7, #0]
 800c36a:	6878      	ldr	r0, [r7, #4]
 800c36c:	f001 fcd1 	bl	800dd12 <USBD_CtlError>
            ret = USBD_FAIL;
 800c370:	2303      	movs	r3, #3
 800c372:	75fb      	strb	r3, [r7, #23]
          break;
 800c374:	e02b      	b.n	800c3ce <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c37c:	b2db      	uxtb	r3, r3
 800c37e:	2b03      	cmp	r3, #3
 800c380:	d107      	bne.n	800c392 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800c382:	f107 030d 	add.w	r3, r7, #13
 800c386:	2201      	movs	r2, #1
 800c388:	4619      	mov	r1, r3
 800c38a:	6878      	ldr	r0, [r7, #4]
 800c38c:	f001 fd3e 	bl	800de0c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800c390:	e01d      	b.n	800c3ce <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800c392:	6839      	ldr	r1, [r7, #0]
 800c394:	6878      	ldr	r0, [r7, #4]
 800c396:	f001 fcbc 	bl	800dd12 <USBD_CtlError>
            ret = USBD_FAIL;
 800c39a:	2303      	movs	r3, #3
 800c39c:	75fb      	strb	r3, [r7, #23]
          break;
 800c39e:	e016      	b.n	800c3ce <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c3a6:	b2db      	uxtb	r3, r3
 800c3a8:	2b03      	cmp	r3, #3
 800c3aa:	d00f      	beq.n	800c3cc <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800c3ac:	6839      	ldr	r1, [r7, #0]
 800c3ae:	6878      	ldr	r0, [r7, #4]
 800c3b0:	f001 fcaf 	bl	800dd12 <USBD_CtlError>
            ret = USBD_FAIL;
 800c3b4:	2303      	movs	r3, #3
 800c3b6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800c3b8:	e008      	b.n	800c3cc <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800c3ba:	6839      	ldr	r1, [r7, #0]
 800c3bc:	6878      	ldr	r0, [r7, #4]
 800c3be:	f001 fca8 	bl	800dd12 <USBD_CtlError>
          ret = USBD_FAIL;
 800c3c2:	2303      	movs	r3, #3
 800c3c4:	75fb      	strb	r3, [r7, #23]
          break;
 800c3c6:	e002      	b.n	800c3ce <USBD_CDC_Setup+0x19e>
          break;
 800c3c8:	bf00      	nop
 800c3ca:	e008      	b.n	800c3de <USBD_CDC_Setup+0x1ae>
          break;
 800c3cc:	bf00      	nop
      }
      break;
 800c3ce:	e006      	b.n	800c3de <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800c3d0:	6839      	ldr	r1, [r7, #0]
 800c3d2:	6878      	ldr	r0, [r7, #4]
 800c3d4:	f001 fc9d 	bl	800dd12 <USBD_CtlError>
      ret = USBD_FAIL;
 800c3d8:	2303      	movs	r3, #3
 800c3da:	75fb      	strb	r3, [r7, #23]
      break;
 800c3dc:	bf00      	nop
  }

  return (uint8_t)ret;
 800c3de:	7dfb      	ldrb	r3, [r7, #23]
}
 800c3e0:	4618      	mov	r0, r3
 800c3e2:	3718      	adds	r7, #24
 800c3e4:	46bd      	mov	sp, r7
 800c3e6:	bd80      	pop	{r7, pc}

0800c3e8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c3e8:	b580      	push	{r7, lr}
 800c3ea:	b084      	sub	sp, #16
 800c3ec:	af00      	add	r7, sp, #0
 800c3ee:	6078      	str	r0, [r7, #4]
 800c3f0:	460b      	mov	r3, r1
 800c3f2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c3fa:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	32b0      	adds	r2, #176	@ 0xb0
 800c406:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c40a:	2b00      	cmp	r3, #0
 800c40c:	d101      	bne.n	800c412 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800c40e:	2303      	movs	r3, #3
 800c410:	e065      	b.n	800c4de <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	32b0      	adds	r2, #176	@ 0xb0
 800c41c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c420:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800c422:	78fb      	ldrb	r3, [r7, #3]
 800c424:	f003 020f 	and.w	r2, r3, #15
 800c428:	6879      	ldr	r1, [r7, #4]
 800c42a:	4613      	mov	r3, r2
 800c42c:	009b      	lsls	r3, r3, #2
 800c42e:	4413      	add	r3, r2
 800c430:	009b      	lsls	r3, r3, #2
 800c432:	440b      	add	r3, r1
 800c434:	3314      	adds	r3, #20
 800c436:	681b      	ldr	r3, [r3, #0]
 800c438:	2b00      	cmp	r3, #0
 800c43a:	d02f      	beq.n	800c49c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800c43c:	78fb      	ldrb	r3, [r7, #3]
 800c43e:	f003 020f 	and.w	r2, r3, #15
 800c442:	6879      	ldr	r1, [r7, #4]
 800c444:	4613      	mov	r3, r2
 800c446:	009b      	lsls	r3, r3, #2
 800c448:	4413      	add	r3, r2
 800c44a:	009b      	lsls	r3, r3, #2
 800c44c:	440b      	add	r3, r1
 800c44e:	3314      	adds	r3, #20
 800c450:	681a      	ldr	r2, [r3, #0]
 800c452:	78fb      	ldrb	r3, [r7, #3]
 800c454:	f003 010f 	and.w	r1, r3, #15
 800c458:	68f8      	ldr	r0, [r7, #12]
 800c45a:	460b      	mov	r3, r1
 800c45c:	00db      	lsls	r3, r3, #3
 800c45e:	440b      	add	r3, r1
 800c460:	009b      	lsls	r3, r3, #2
 800c462:	4403      	add	r3, r0
 800c464:	331c      	adds	r3, #28
 800c466:	681b      	ldr	r3, [r3, #0]
 800c468:	fbb2 f1f3 	udiv	r1, r2, r3
 800c46c:	fb01 f303 	mul.w	r3, r1, r3
 800c470:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800c472:	2b00      	cmp	r3, #0
 800c474:	d112      	bne.n	800c49c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800c476:	78fb      	ldrb	r3, [r7, #3]
 800c478:	f003 020f 	and.w	r2, r3, #15
 800c47c:	6879      	ldr	r1, [r7, #4]
 800c47e:	4613      	mov	r3, r2
 800c480:	009b      	lsls	r3, r3, #2
 800c482:	4413      	add	r3, r2
 800c484:	009b      	lsls	r3, r3, #2
 800c486:	440b      	add	r3, r1
 800c488:	3314      	adds	r3, #20
 800c48a:	2200      	movs	r2, #0
 800c48c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800c48e:	78f9      	ldrb	r1, [r7, #3]
 800c490:	2300      	movs	r3, #0
 800c492:	2200      	movs	r2, #0
 800c494:	6878      	ldr	r0, [r7, #4]
 800c496:	f002 f9d8 	bl	800e84a <USBD_LL_Transmit>
 800c49a:	e01f      	b.n	800c4dc <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800c49c:	68bb      	ldr	r3, [r7, #8]
 800c49e:	2200      	movs	r2, #0
 800c4a0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c4aa:	687a      	ldr	r2, [r7, #4]
 800c4ac:	33b0      	adds	r3, #176	@ 0xb0
 800c4ae:	009b      	lsls	r3, r3, #2
 800c4b0:	4413      	add	r3, r2
 800c4b2:	685b      	ldr	r3, [r3, #4]
 800c4b4:	691b      	ldr	r3, [r3, #16]
 800c4b6:	2b00      	cmp	r3, #0
 800c4b8:	d010      	beq.n	800c4dc <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c4c0:	687a      	ldr	r2, [r7, #4]
 800c4c2:	33b0      	adds	r3, #176	@ 0xb0
 800c4c4:	009b      	lsls	r3, r3, #2
 800c4c6:	4413      	add	r3, r2
 800c4c8:	685b      	ldr	r3, [r3, #4]
 800c4ca:	691b      	ldr	r3, [r3, #16]
 800c4cc:	68ba      	ldr	r2, [r7, #8]
 800c4ce:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800c4d2:	68ba      	ldr	r2, [r7, #8]
 800c4d4:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800c4d8:	78fa      	ldrb	r2, [r7, #3]
 800c4da:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800c4dc:	2300      	movs	r3, #0
}
 800c4de:	4618      	mov	r0, r3
 800c4e0:	3710      	adds	r7, #16
 800c4e2:	46bd      	mov	sp, r7
 800c4e4:	bd80      	pop	{r7, pc}

0800c4e6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c4e6:	b580      	push	{r7, lr}
 800c4e8:	b084      	sub	sp, #16
 800c4ea:	af00      	add	r7, sp, #0
 800c4ec:	6078      	str	r0, [r7, #4]
 800c4ee:	460b      	mov	r3, r1
 800c4f0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	32b0      	adds	r2, #176	@ 0xb0
 800c4fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c500:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	32b0      	adds	r2, #176	@ 0xb0
 800c50c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c510:	2b00      	cmp	r3, #0
 800c512:	d101      	bne.n	800c518 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800c514:	2303      	movs	r3, #3
 800c516:	e01a      	b.n	800c54e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800c518:	78fb      	ldrb	r3, [r7, #3]
 800c51a:	4619      	mov	r1, r3
 800c51c:	6878      	ldr	r0, [r7, #4]
 800c51e:	f002 f9d6 	bl	800e8ce <USBD_LL_GetRxDataSize>
 800c522:	4602      	mov	r2, r0
 800c524:	68fb      	ldr	r3, [r7, #12]
 800c526:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c530:	687a      	ldr	r2, [r7, #4]
 800c532:	33b0      	adds	r3, #176	@ 0xb0
 800c534:	009b      	lsls	r3, r3, #2
 800c536:	4413      	add	r3, r2
 800c538:	685b      	ldr	r3, [r3, #4]
 800c53a:	68db      	ldr	r3, [r3, #12]
 800c53c:	68fa      	ldr	r2, [r7, #12]
 800c53e:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800c542:	68fa      	ldr	r2, [r7, #12]
 800c544:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800c548:	4611      	mov	r1, r2
 800c54a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800c54c:	2300      	movs	r3, #0
}
 800c54e:	4618      	mov	r0, r3
 800c550:	3710      	adds	r7, #16
 800c552:	46bd      	mov	sp, r7
 800c554:	bd80      	pop	{r7, pc}

0800c556 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800c556:	b580      	push	{r7, lr}
 800c558:	b084      	sub	sp, #16
 800c55a:	af00      	add	r7, sp, #0
 800c55c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	32b0      	adds	r2, #176	@ 0xb0
 800c568:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c56c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800c56e:	68fb      	ldr	r3, [r7, #12]
 800c570:	2b00      	cmp	r3, #0
 800c572:	d101      	bne.n	800c578 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800c574:	2303      	movs	r3, #3
 800c576:	e024      	b.n	800c5c2 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c57e:	687a      	ldr	r2, [r7, #4]
 800c580:	33b0      	adds	r3, #176	@ 0xb0
 800c582:	009b      	lsls	r3, r3, #2
 800c584:	4413      	add	r3, r2
 800c586:	685b      	ldr	r3, [r3, #4]
 800c588:	2b00      	cmp	r3, #0
 800c58a:	d019      	beq.n	800c5c0 <USBD_CDC_EP0_RxReady+0x6a>
 800c58c:	68fb      	ldr	r3, [r7, #12]
 800c58e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800c592:	2bff      	cmp	r3, #255	@ 0xff
 800c594:	d014      	beq.n	800c5c0 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c59c:	687a      	ldr	r2, [r7, #4]
 800c59e:	33b0      	adds	r3, #176	@ 0xb0
 800c5a0:	009b      	lsls	r3, r3, #2
 800c5a2:	4413      	add	r3, r2
 800c5a4:	685b      	ldr	r3, [r3, #4]
 800c5a6:	689b      	ldr	r3, [r3, #8]
 800c5a8:	68fa      	ldr	r2, [r7, #12]
 800c5aa:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800c5ae:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800c5b0:	68fa      	ldr	r2, [r7, #12]
 800c5b2:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800c5b6:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800c5b8:	68fb      	ldr	r3, [r7, #12]
 800c5ba:	22ff      	movs	r2, #255	@ 0xff
 800c5bc:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800c5c0:	2300      	movs	r3, #0
}
 800c5c2:	4618      	mov	r0, r3
 800c5c4:	3710      	adds	r7, #16
 800c5c6:	46bd      	mov	sp, r7
 800c5c8:	bd80      	pop	{r7, pc}
	...

0800c5cc <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800c5cc:	b580      	push	{r7, lr}
 800c5ce:	b086      	sub	sp, #24
 800c5d0:	af00      	add	r7, sp, #0
 800c5d2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800c5d4:	2182      	movs	r1, #130	@ 0x82
 800c5d6:	4818      	ldr	r0, [pc, #96]	@ (800c638 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800c5d8:	f000 fd62 	bl	800d0a0 <USBD_GetEpDesc>
 800c5dc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800c5de:	2101      	movs	r1, #1
 800c5e0:	4815      	ldr	r0, [pc, #84]	@ (800c638 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800c5e2:	f000 fd5d 	bl	800d0a0 <USBD_GetEpDesc>
 800c5e6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800c5e8:	2181      	movs	r1, #129	@ 0x81
 800c5ea:	4813      	ldr	r0, [pc, #76]	@ (800c638 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800c5ec:	f000 fd58 	bl	800d0a0 <USBD_GetEpDesc>
 800c5f0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800c5f2:	697b      	ldr	r3, [r7, #20]
 800c5f4:	2b00      	cmp	r3, #0
 800c5f6:	d002      	beq.n	800c5fe <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800c5f8:	697b      	ldr	r3, [r7, #20]
 800c5fa:	2210      	movs	r2, #16
 800c5fc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800c5fe:	693b      	ldr	r3, [r7, #16]
 800c600:	2b00      	cmp	r3, #0
 800c602:	d006      	beq.n	800c612 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800c604:	693b      	ldr	r3, [r7, #16]
 800c606:	2200      	movs	r2, #0
 800c608:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c60c:	711a      	strb	r2, [r3, #4]
 800c60e:	2200      	movs	r2, #0
 800c610:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800c612:	68fb      	ldr	r3, [r7, #12]
 800c614:	2b00      	cmp	r3, #0
 800c616:	d006      	beq.n	800c626 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800c618:	68fb      	ldr	r3, [r7, #12]
 800c61a:	2200      	movs	r2, #0
 800c61c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c620:	711a      	strb	r2, [r3, #4]
 800c622:	2200      	movs	r2, #0
 800c624:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	2243      	movs	r2, #67	@ 0x43
 800c62a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800c62c:	4b02      	ldr	r3, [pc, #8]	@ (800c638 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800c62e:	4618      	mov	r0, r3
 800c630:	3718      	adds	r7, #24
 800c632:	46bd      	mov	sp, r7
 800c634:	bd80      	pop	{r7, pc}
 800c636:	bf00      	nop
 800c638:	20000074 	.word	0x20000074

0800c63c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800c63c:	b580      	push	{r7, lr}
 800c63e:	b086      	sub	sp, #24
 800c640:	af00      	add	r7, sp, #0
 800c642:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800c644:	2182      	movs	r1, #130	@ 0x82
 800c646:	4818      	ldr	r0, [pc, #96]	@ (800c6a8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800c648:	f000 fd2a 	bl	800d0a0 <USBD_GetEpDesc>
 800c64c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800c64e:	2101      	movs	r1, #1
 800c650:	4815      	ldr	r0, [pc, #84]	@ (800c6a8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800c652:	f000 fd25 	bl	800d0a0 <USBD_GetEpDesc>
 800c656:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800c658:	2181      	movs	r1, #129	@ 0x81
 800c65a:	4813      	ldr	r0, [pc, #76]	@ (800c6a8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800c65c:	f000 fd20 	bl	800d0a0 <USBD_GetEpDesc>
 800c660:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800c662:	697b      	ldr	r3, [r7, #20]
 800c664:	2b00      	cmp	r3, #0
 800c666:	d002      	beq.n	800c66e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800c668:	697b      	ldr	r3, [r7, #20]
 800c66a:	2210      	movs	r2, #16
 800c66c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800c66e:	693b      	ldr	r3, [r7, #16]
 800c670:	2b00      	cmp	r3, #0
 800c672:	d006      	beq.n	800c682 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800c674:	693b      	ldr	r3, [r7, #16]
 800c676:	2200      	movs	r2, #0
 800c678:	711a      	strb	r2, [r3, #4]
 800c67a:	2200      	movs	r2, #0
 800c67c:	f042 0202 	orr.w	r2, r2, #2
 800c680:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800c682:	68fb      	ldr	r3, [r7, #12]
 800c684:	2b00      	cmp	r3, #0
 800c686:	d006      	beq.n	800c696 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800c688:	68fb      	ldr	r3, [r7, #12]
 800c68a:	2200      	movs	r2, #0
 800c68c:	711a      	strb	r2, [r3, #4]
 800c68e:	2200      	movs	r2, #0
 800c690:	f042 0202 	orr.w	r2, r2, #2
 800c694:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	2243      	movs	r2, #67	@ 0x43
 800c69a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800c69c:	4b02      	ldr	r3, [pc, #8]	@ (800c6a8 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800c69e:	4618      	mov	r0, r3
 800c6a0:	3718      	adds	r7, #24
 800c6a2:	46bd      	mov	sp, r7
 800c6a4:	bd80      	pop	{r7, pc}
 800c6a6:	bf00      	nop
 800c6a8:	20000074 	.word	0x20000074

0800c6ac <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800c6ac:	b580      	push	{r7, lr}
 800c6ae:	b086      	sub	sp, #24
 800c6b0:	af00      	add	r7, sp, #0
 800c6b2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800c6b4:	2182      	movs	r1, #130	@ 0x82
 800c6b6:	4818      	ldr	r0, [pc, #96]	@ (800c718 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800c6b8:	f000 fcf2 	bl	800d0a0 <USBD_GetEpDesc>
 800c6bc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800c6be:	2101      	movs	r1, #1
 800c6c0:	4815      	ldr	r0, [pc, #84]	@ (800c718 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800c6c2:	f000 fced 	bl	800d0a0 <USBD_GetEpDesc>
 800c6c6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800c6c8:	2181      	movs	r1, #129	@ 0x81
 800c6ca:	4813      	ldr	r0, [pc, #76]	@ (800c718 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800c6cc:	f000 fce8 	bl	800d0a0 <USBD_GetEpDesc>
 800c6d0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800c6d2:	697b      	ldr	r3, [r7, #20]
 800c6d4:	2b00      	cmp	r3, #0
 800c6d6:	d002      	beq.n	800c6de <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800c6d8:	697b      	ldr	r3, [r7, #20]
 800c6da:	2210      	movs	r2, #16
 800c6dc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800c6de:	693b      	ldr	r3, [r7, #16]
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	d006      	beq.n	800c6f2 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800c6e4:	693b      	ldr	r3, [r7, #16]
 800c6e6:	2200      	movs	r2, #0
 800c6e8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c6ec:	711a      	strb	r2, [r3, #4]
 800c6ee:	2200      	movs	r2, #0
 800c6f0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800c6f2:	68fb      	ldr	r3, [r7, #12]
 800c6f4:	2b00      	cmp	r3, #0
 800c6f6:	d006      	beq.n	800c706 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800c6f8:	68fb      	ldr	r3, [r7, #12]
 800c6fa:	2200      	movs	r2, #0
 800c6fc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c700:	711a      	strb	r2, [r3, #4]
 800c702:	2200      	movs	r2, #0
 800c704:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	2243      	movs	r2, #67	@ 0x43
 800c70a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800c70c:	4b02      	ldr	r3, [pc, #8]	@ (800c718 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800c70e:	4618      	mov	r0, r3
 800c710:	3718      	adds	r7, #24
 800c712:	46bd      	mov	sp, r7
 800c714:	bd80      	pop	{r7, pc}
 800c716:	bf00      	nop
 800c718:	20000074 	.word	0x20000074

0800c71c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800c71c:	b480      	push	{r7}
 800c71e:	b083      	sub	sp, #12
 800c720:	af00      	add	r7, sp, #0
 800c722:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	220a      	movs	r2, #10
 800c728:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800c72a:	4b03      	ldr	r3, [pc, #12]	@ (800c738 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800c72c:	4618      	mov	r0, r3
 800c72e:	370c      	adds	r7, #12
 800c730:	46bd      	mov	sp, r7
 800c732:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c736:	4770      	bx	lr
 800c738:	20000030 	.word	0x20000030

0800c73c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800c73c:	b480      	push	{r7}
 800c73e:	b083      	sub	sp, #12
 800c740:	af00      	add	r7, sp, #0
 800c742:	6078      	str	r0, [r7, #4]
 800c744:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800c746:	683b      	ldr	r3, [r7, #0]
 800c748:	2b00      	cmp	r3, #0
 800c74a:	d101      	bne.n	800c750 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800c74c:	2303      	movs	r3, #3
 800c74e:	e009      	b.n	800c764 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800c756:	687a      	ldr	r2, [r7, #4]
 800c758:	33b0      	adds	r3, #176	@ 0xb0
 800c75a:	009b      	lsls	r3, r3, #2
 800c75c:	4413      	add	r3, r2
 800c75e:	683a      	ldr	r2, [r7, #0]
 800c760:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800c762:	2300      	movs	r3, #0
}
 800c764:	4618      	mov	r0, r3
 800c766:	370c      	adds	r7, #12
 800c768:	46bd      	mov	sp, r7
 800c76a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c76e:	4770      	bx	lr

0800c770 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800c770:	b480      	push	{r7}
 800c772:	b087      	sub	sp, #28
 800c774:	af00      	add	r7, sp, #0
 800c776:	60f8      	str	r0, [r7, #12]
 800c778:	60b9      	str	r1, [r7, #8]
 800c77a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c77c:	68fb      	ldr	r3, [r7, #12]
 800c77e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c782:	68fb      	ldr	r3, [r7, #12]
 800c784:	32b0      	adds	r2, #176	@ 0xb0
 800c786:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c78a:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800c78c:	697b      	ldr	r3, [r7, #20]
 800c78e:	2b00      	cmp	r3, #0
 800c790:	d101      	bne.n	800c796 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800c792:	2303      	movs	r3, #3
 800c794:	e008      	b.n	800c7a8 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800c796:	697b      	ldr	r3, [r7, #20]
 800c798:	68ba      	ldr	r2, [r7, #8]
 800c79a:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800c79e:	697b      	ldr	r3, [r7, #20]
 800c7a0:	687a      	ldr	r2, [r7, #4]
 800c7a2:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800c7a6:	2300      	movs	r3, #0
}
 800c7a8:	4618      	mov	r0, r3
 800c7aa:	371c      	adds	r7, #28
 800c7ac:	46bd      	mov	sp, r7
 800c7ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7b2:	4770      	bx	lr

0800c7b4 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800c7b4:	b480      	push	{r7}
 800c7b6:	b085      	sub	sp, #20
 800c7b8:	af00      	add	r7, sp, #0
 800c7ba:	6078      	str	r0, [r7, #4]
 800c7bc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	32b0      	adds	r2, #176	@ 0xb0
 800c7c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c7cc:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800c7ce:	68fb      	ldr	r3, [r7, #12]
 800c7d0:	2b00      	cmp	r3, #0
 800c7d2:	d101      	bne.n	800c7d8 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800c7d4:	2303      	movs	r3, #3
 800c7d6:	e004      	b.n	800c7e2 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800c7d8:	68fb      	ldr	r3, [r7, #12]
 800c7da:	683a      	ldr	r2, [r7, #0]
 800c7dc:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800c7e0:	2300      	movs	r3, #0
}
 800c7e2:	4618      	mov	r0, r3
 800c7e4:	3714      	adds	r7, #20
 800c7e6:	46bd      	mov	sp, r7
 800c7e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7ec:	4770      	bx	lr
	...

0800c7f0 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800c7f0:	b580      	push	{r7, lr}
 800c7f2:	b084      	sub	sp, #16
 800c7f4:	af00      	add	r7, sp, #0
 800c7f6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	32b0      	adds	r2, #176	@ 0xb0
 800c802:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c806:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800c808:	2301      	movs	r3, #1
 800c80a:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800c80c:	68bb      	ldr	r3, [r7, #8]
 800c80e:	2b00      	cmp	r3, #0
 800c810:	d101      	bne.n	800c816 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800c812:	2303      	movs	r3, #3
 800c814:	e025      	b.n	800c862 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800c816:	68bb      	ldr	r3, [r7, #8]
 800c818:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800c81c:	2b00      	cmp	r3, #0
 800c81e:	d11f      	bne.n	800c860 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800c820:	68bb      	ldr	r3, [r7, #8]
 800c822:	2201      	movs	r2, #1
 800c824:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800c828:	4b10      	ldr	r3, [pc, #64]	@ (800c86c <USBD_CDC_TransmitPacket+0x7c>)
 800c82a:	781b      	ldrb	r3, [r3, #0]
 800c82c:	f003 020f 	and.w	r2, r3, #15
 800c830:	68bb      	ldr	r3, [r7, #8]
 800c832:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800c836:	6878      	ldr	r0, [r7, #4]
 800c838:	4613      	mov	r3, r2
 800c83a:	009b      	lsls	r3, r3, #2
 800c83c:	4413      	add	r3, r2
 800c83e:	009b      	lsls	r3, r3, #2
 800c840:	4403      	add	r3, r0
 800c842:	3314      	adds	r3, #20
 800c844:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800c846:	4b09      	ldr	r3, [pc, #36]	@ (800c86c <USBD_CDC_TransmitPacket+0x7c>)
 800c848:	7819      	ldrb	r1, [r3, #0]
 800c84a:	68bb      	ldr	r3, [r7, #8]
 800c84c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800c850:	68bb      	ldr	r3, [r7, #8]
 800c852:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800c856:	6878      	ldr	r0, [r7, #4]
 800c858:	f001 fff7 	bl	800e84a <USBD_LL_Transmit>

    ret = USBD_OK;
 800c85c:	2300      	movs	r3, #0
 800c85e:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800c860:	7bfb      	ldrb	r3, [r7, #15]
}
 800c862:	4618      	mov	r0, r3
 800c864:	3710      	adds	r7, #16
 800c866:	46bd      	mov	sp, r7
 800c868:	bd80      	pop	{r7, pc}
 800c86a:	bf00      	nop
 800c86c:	200000b7 	.word	0x200000b7

0800c870 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800c870:	b580      	push	{r7, lr}
 800c872:	b084      	sub	sp, #16
 800c874:	af00      	add	r7, sp, #0
 800c876:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	32b0      	adds	r2, #176	@ 0xb0
 800c882:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c886:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c88e:	687b      	ldr	r3, [r7, #4]
 800c890:	32b0      	adds	r2, #176	@ 0xb0
 800c892:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c896:	2b00      	cmp	r3, #0
 800c898:	d101      	bne.n	800c89e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800c89a:	2303      	movs	r3, #3
 800c89c:	e018      	b.n	800c8d0 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	7c1b      	ldrb	r3, [r3, #16]
 800c8a2:	2b00      	cmp	r3, #0
 800c8a4:	d10a      	bne.n	800c8bc <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800c8a6:	4b0c      	ldr	r3, [pc, #48]	@ (800c8d8 <USBD_CDC_ReceivePacket+0x68>)
 800c8a8:	7819      	ldrb	r1, [r3, #0]
 800c8aa:	68fb      	ldr	r3, [r7, #12]
 800c8ac:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c8b0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c8b4:	6878      	ldr	r0, [r7, #4]
 800c8b6:	f001 ffe9 	bl	800e88c <USBD_LL_PrepareReceive>
 800c8ba:	e008      	b.n	800c8ce <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800c8bc:	4b06      	ldr	r3, [pc, #24]	@ (800c8d8 <USBD_CDC_ReceivePacket+0x68>)
 800c8be:	7819      	ldrb	r1, [r3, #0]
 800c8c0:	68fb      	ldr	r3, [r7, #12]
 800c8c2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c8c6:	2340      	movs	r3, #64	@ 0x40
 800c8c8:	6878      	ldr	r0, [r7, #4]
 800c8ca:	f001 ffdf 	bl	800e88c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800c8ce:	2300      	movs	r3, #0
}
 800c8d0:	4618      	mov	r0, r3
 800c8d2:	3710      	adds	r7, #16
 800c8d4:	46bd      	mov	sp, r7
 800c8d6:	bd80      	pop	{r7, pc}
 800c8d8:	200000b8 	.word	0x200000b8

0800c8dc <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800c8dc:	b580      	push	{r7, lr}
 800c8de:	b086      	sub	sp, #24
 800c8e0:	af00      	add	r7, sp, #0
 800c8e2:	60f8      	str	r0, [r7, #12]
 800c8e4:	60b9      	str	r1, [r7, #8]
 800c8e6:	4613      	mov	r3, r2
 800c8e8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800c8ea:	68fb      	ldr	r3, [r7, #12]
 800c8ec:	2b00      	cmp	r3, #0
 800c8ee:	d101      	bne.n	800c8f4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800c8f0:	2303      	movs	r3, #3
 800c8f2:	e01f      	b.n	800c934 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800c8f4:	68fb      	ldr	r3, [r7, #12]
 800c8f6:	2200      	movs	r2, #0
 800c8f8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800c8fc:	68fb      	ldr	r3, [r7, #12]
 800c8fe:	2200      	movs	r2, #0
 800c900:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800c904:	68fb      	ldr	r3, [r7, #12]
 800c906:	2200      	movs	r2, #0
 800c908:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800c90c:	68bb      	ldr	r3, [r7, #8]
 800c90e:	2b00      	cmp	r3, #0
 800c910:	d003      	beq.n	800c91a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800c912:	68fb      	ldr	r3, [r7, #12]
 800c914:	68ba      	ldr	r2, [r7, #8]
 800c916:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c91a:	68fb      	ldr	r3, [r7, #12]
 800c91c:	2201      	movs	r2, #1
 800c91e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800c922:	68fb      	ldr	r3, [r7, #12]
 800c924:	79fa      	ldrb	r2, [r7, #7]
 800c926:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800c928:	68f8      	ldr	r0, [r7, #12]
 800c92a:	f001 fe59 	bl	800e5e0 <USBD_LL_Init>
 800c92e:	4603      	mov	r3, r0
 800c930:	75fb      	strb	r3, [r7, #23]

  return ret;
 800c932:	7dfb      	ldrb	r3, [r7, #23]
}
 800c934:	4618      	mov	r0, r3
 800c936:	3718      	adds	r7, #24
 800c938:	46bd      	mov	sp, r7
 800c93a:	bd80      	pop	{r7, pc}

0800c93c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800c93c:	b580      	push	{r7, lr}
 800c93e:	b084      	sub	sp, #16
 800c940:	af00      	add	r7, sp, #0
 800c942:	6078      	str	r0, [r7, #4]
 800c944:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c946:	2300      	movs	r3, #0
 800c948:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800c94a:	683b      	ldr	r3, [r7, #0]
 800c94c:	2b00      	cmp	r3, #0
 800c94e:	d101      	bne.n	800c954 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800c950:	2303      	movs	r3, #3
 800c952:	e025      	b.n	800c9a0 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	683a      	ldr	r2, [r7, #0]
 800c958:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	32ae      	adds	r2, #174	@ 0xae
 800c966:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c96a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c96c:	2b00      	cmp	r3, #0
 800c96e:	d00f      	beq.n	800c990 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	32ae      	adds	r2, #174	@ 0xae
 800c97a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c97e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c980:	f107 020e 	add.w	r2, r7, #14
 800c984:	4610      	mov	r0, r2
 800c986:	4798      	blx	r3
 800c988:	4602      	mov	r2, r0
 800c98a:	687b      	ldr	r3, [r7, #4]
 800c98c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800c990:	687b      	ldr	r3, [r7, #4]
 800c992:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800c996:	1c5a      	adds	r2, r3, #1
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800c99e:	2300      	movs	r3, #0
}
 800c9a0:	4618      	mov	r0, r3
 800c9a2:	3710      	adds	r7, #16
 800c9a4:	46bd      	mov	sp, r7
 800c9a6:	bd80      	pop	{r7, pc}

0800c9a8 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800c9a8:	b580      	push	{r7, lr}
 800c9aa:	b082      	sub	sp, #8
 800c9ac:	af00      	add	r7, sp, #0
 800c9ae:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800c9b0:	6878      	ldr	r0, [r7, #4]
 800c9b2:	f001 fe61 	bl	800e678 <USBD_LL_Start>
 800c9b6:	4603      	mov	r3, r0
}
 800c9b8:	4618      	mov	r0, r3
 800c9ba:	3708      	adds	r7, #8
 800c9bc:	46bd      	mov	sp, r7
 800c9be:	bd80      	pop	{r7, pc}

0800c9c0 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800c9c0:	b480      	push	{r7}
 800c9c2:	b083      	sub	sp, #12
 800c9c4:	af00      	add	r7, sp, #0
 800c9c6:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c9c8:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800c9ca:	4618      	mov	r0, r3
 800c9cc:	370c      	adds	r7, #12
 800c9ce:	46bd      	mov	sp, r7
 800c9d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9d4:	4770      	bx	lr

0800c9d6 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c9d6:	b580      	push	{r7, lr}
 800c9d8:	b084      	sub	sp, #16
 800c9da:	af00      	add	r7, sp, #0
 800c9dc:	6078      	str	r0, [r7, #4]
 800c9de:	460b      	mov	r3, r1
 800c9e0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800c9e2:	2300      	movs	r3, #0
 800c9e4:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c9ec:	2b00      	cmp	r3, #0
 800c9ee:	d009      	beq.n	800ca04 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c9f6:	681b      	ldr	r3, [r3, #0]
 800c9f8:	78fa      	ldrb	r2, [r7, #3]
 800c9fa:	4611      	mov	r1, r2
 800c9fc:	6878      	ldr	r0, [r7, #4]
 800c9fe:	4798      	blx	r3
 800ca00:	4603      	mov	r3, r0
 800ca02:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800ca04:	7bfb      	ldrb	r3, [r7, #15]
}
 800ca06:	4618      	mov	r0, r3
 800ca08:	3710      	adds	r7, #16
 800ca0a:	46bd      	mov	sp, r7
 800ca0c:	bd80      	pop	{r7, pc}

0800ca0e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ca0e:	b580      	push	{r7, lr}
 800ca10:	b084      	sub	sp, #16
 800ca12:	af00      	add	r7, sp, #0
 800ca14:	6078      	str	r0, [r7, #4]
 800ca16:	460b      	mov	r3, r1
 800ca18:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800ca1a:	2300      	movs	r3, #0
 800ca1c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ca24:	685b      	ldr	r3, [r3, #4]
 800ca26:	78fa      	ldrb	r2, [r7, #3]
 800ca28:	4611      	mov	r1, r2
 800ca2a:	6878      	ldr	r0, [r7, #4]
 800ca2c:	4798      	blx	r3
 800ca2e:	4603      	mov	r3, r0
 800ca30:	2b00      	cmp	r3, #0
 800ca32:	d001      	beq.n	800ca38 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800ca34:	2303      	movs	r3, #3
 800ca36:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800ca38:	7bfb      	ldrb	r3, [r7, #15]
}
 800ca3a:	4618      	mov	r0, r3
 800ca3c:	3710      	adds	r7, #16
 800ca3e:	46bd      	mov	sp, r7
 800ca40:	bd80      	pop	{r7, pc}

0800ca42 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800ca42:	b580      	push	{r7, lr}
 800ca44:	b084      	sub	sp, #16
 800ca46:	af00      	add	r7, sp, #0
 800ca48:	6078      	str	r0, [r7, #4]
 800ca4a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ca52:	6839      	ldr	r1, [r7, #0]
 800ca54:	4618      	mov	r0, r3
 800ca56:	f001 f922 	bl	800dc9e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	2201      	movs	r2, #1
 800ca5e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800ca68:	461a      	mov	r2, r3
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ca76:	f003 031f 	and.w	r3, r3, #31
 800ca7a:	2b02      	cmp	r3, #2
 800ca7c:	d01a      	beq.n	800cab4 <USBD_LL_SetupStage+0x72>
 800ca7e:	2b02      	cmp	r3, #2
 800ca80:	d822      	bhi.n	800cac8 <USBD_LL_SetupStage+0x86>
 800ca82:	2b00      	cmp	r3, #0
 800ca84:	d002      	beq.n	800ca8c <USBD_LL_SetupStage+0x4a>
 800ca86:	2b01      	cmp	r3, #1
 800ca88:	d00a      	beq.n	800caa0 <USBD_LL_SetupStage+0x5e>
 800ca8a:	e01d      	b.n	800cac8 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800ca8c:	687b      	ldr	r3, [r7, #4]
 800ca8e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ca92:	4619      	mov	r1, r3
 800ca94:	6878      	ldr	r0, [r7, #4]
 800ca96:	f000 fb77 	bl	800d188 <USBD_StdDevReq>
 800ca9a:	4603      	mov	r3, r0
 800ca9c:	73fb      	strb	r3, [r7, #15]
      break;
 800ca9e:	e020      	b.n	800cae2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800caa6:	4619      	mov	r1, r3
 800caa8:	6878      	ldr	r0, [r7, #4]
 800caaa:	f000 fbdf 	bl	800d26c <USBD_StdItfReq>
 800caae:	4603      	mov	r3, r0
 800cab0:	73fb      	strb	r3, [r7, #15]
      break;
 800cab2:	e016      	b.n	800cae2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800caba:	4619      	mov	r1, r3
 800cabc:	6878      	ldr	r0, [r7, #4]
 800cabe:	f000 fc41 	bl	800d344 <USBD_StdEPReq>
 800cac2:	4603      	mov	r3, r0
 800cac4:	73fb      	strb	r3, [r7, #15]
      break;
 800cac6:	e00c      	b.n	800cae2 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800cace:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800cad2:	b2db      	uxtb	r3, r3
 800cad4:	4619      	mov	r1, r3
 800cad6:	6878      	ldr	r0, [r7, #4]
 800cad8:	f001 fe2e 	bl	800e738 <USBD_LL_StallEP>
 800cadc:	4603      	mov	r3, r0
 800cade:	73fb      	strb	r3, [r7, #15]
      break;
 800cae0:	bf00      	nop
  }

  return ret;
 800cae2:	7bfb      	ldrb	r3, [r7, #15]
}
 800cae4:	4618      	mov	r0, r3
 800cae6:	3710      	adds	r7, #16
 800cae8:	46bd      	mov	sp, r7
 800caea:	bd80      	pop	{r7, pc}

0800caec <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800caec:	b580      	push	{r7, lr}
 800caee:	b086      	sub	sp, #24
 800caf0:	af00      	add	r7, sp, #0
 800caf2:	60f8      	str	r0, [r7, #12]
 800caf4:	460b      	mov	r3, r1
 800caf6:	607a      	str	r2, [r7, #4]
 800caf8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800cafa:	2300      	movs	r3, #0
 800cafc:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800cafe:	7afb      	ldrb	r3, [r7, #11]
 800cb00:	2b00      	cmp	r3, #0
 800cb02:	d177      	bne.n	800cbf4 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 800cb04:	68fb      	ldr	r3, [r7, #12]
 800cb06:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800cb0a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800cb0c:	68fb      	ldr	r3, [r7, #12]
 800cb0e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800cb12:	2b03      	cmp	r3, #3
 800cb14:	f040 80a1 	bne.w	800cc5a <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 800cb18:	693b      	ldr	r3, [r7, #16]
 800cb1a:	685b      	ldr	r3, [r3, #4]
 800cb1c:	693a      	ldr	r2, [r7, #16]
 800cb1e:	8992      	ldrh	r2, [r2, #12]
 800cb20:	4293      	cmp	r3, r2
 800cb22:	d91c      	bls.n	800cb5e <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 800cb24:	693b      	ldr	r3, [r7, #16]
 800cb26:	685b      	ldr	r3, [r3, #4]
 800cb28:	693a      	ldr	r2, [r7, #16]
 800cb2a:	8992      	ldrh	r2, [r2, #12]
 800cb2c:	1a9a      	subs	r2, r3, r2
 800cb2e:	693b      	ldr	r3, [r7, #16]
 800cb30:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800cb32:	693b      	ldr	r3, [r7, #16]
 800cb34:	691b      	ldr	r3, [r3, #16]
 800cb36:	693a      	ldr	r2, [r7, #16]
 800cb38:	8992      	ldrh	r2, [r2, #12]
 800cb3a:	441a      	add	r2, r3
 800cb3c:	693b      	ldr	r3, [r7, #16]
 800cb3e:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 800cb40:	693b      	ldr	r3, [r7, #16]
 800cb42:	6919      	ldr	r1, [r3, #16]
 800cb44:	693b      	ldr	r3, [r7, #16]
 800cb46:	899b      	ldrh	r3, [r3, #12]
 800cb48:	461a      	mov	r2, r3
 800cb4a:	693b      	ldr	r3, [r7, #16]
 800cb4c:	685b      	ldr	r3, [r3, #4]
 800cb4e:	4293      	cmp	r3, r2
 800cb50:	bf38      	it	cc
 800cb52:	4613      	movcc	r3, r2
 800cb54:	461a      	mov	r2, r3
 800cb56:	68f8      	ldr	r0, [r7, #12]
 800cb58:	f001 f9a8 	bl	800deac <USBD_CtlContinueRx>
 800cb5c:	e07d      	b.n	800cc5a <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800cb5e:	68fb      	ldr	r3, [r7, #12]
 800cb60:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800cb64:	f003 031f 	and.w	r3, r3, #31
 800cb68:	2b02      	cmp	r3, #2
 800cb6a:	d014      	beq.n	800cb96 <USBD_LL_DataOutStage+0xaa>
 800cb6c:	2b02      	cmp	r3, #2
 800cb6e:	d81d      	bhi.n	800cbac <USBD_LL_DataOutStage+0xc0>
 800cb70:	2b00      	cmp	r3, #0
 800cb72:	d002      	beq.n	800cb7a <USBD_LL_DataOutStage+0x8e>
 800cb74:	2b01      	cmp	r3, #1
 800cb76:	d003      	beq.n	800cb80 <USBD_LL_DataOutStage+0x94>
 800cb78:	e018      	b.n	800cbac <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800cb7a:	2300      	movs	r3, #0
 800cb7c:	75bb      	strb	r3, [r7, #22]
            break;
 800cb7e:	e018      	b.n	800cbb2 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800cb80:	68fb      	ldr	r3, [r7, #12]
 800cb82:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800cb86:	b2db      	uxtb	r3, r3
 800cb88:	4619      	mov	r1, r3
 800cb8a:	68f8      	ldr	r0, [r7, #12]
 800cb8c:	f000 fa6e 	bl	800d06c <USBD_CoreFindIF>
 800cb90:	4603      	mov	r3, r0
 800cb92:	75bb      	strb	r3, [r7, #22]
            break;
 800cb94:	e00d      	b.n	800cbb2 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800cb96:	68fb      	ldr	r3, [r7, #12]
 800cb98:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800cb9c:	b2db      	uxtb	r3, r3
 800cb9e:	4619      	mov	r1, r3
 800cba0:	68f8      	ldr	r0, [r7, #12]
 800cba2:	f000 fa70 	bl	800d086 <USBD_CoreFindEP>
 800cba6:	4603      	mov	r3, r0
 800cba8:	75bb      	strb	r3, [r7, #22]
            break;
 800cbaa:	e002      	b.n	800cbb2 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800cbac:	2300      	movs	r3, #0
 800cbae:	75bb      	strb	r3, [r7, #22]
            break;
 800cbb0:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800cbb2:	7dbb      	ldrb	r3, [r7, #22]
 800cbb4:	2b00      	cmp	r3, #0
 800cbb6:	d119      	bne.n	800cbec <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cbb8:	68fb      	ldr	r3, [r7, #12]
 800cbba:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cbbe:	b2db      	uxtb	r3, r3
 800cbc0:	2b03      	cmp	r3, #3
 800cbc2:	d113      	bne.n	800cbec <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800cbc4:	7dba      	ldrb	r2, [r7, #22]
 800cbc6:	68fb      	ldr	r3, [r7, #12]
 800cbc8:	32ae      	adds	r2, #174	@ 0xae
 800cbca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cbce:	691b      	ldr	r3, [r3, #16]
 800cbd0:	2b00      	cmp	r3, #0
 800cbd2:	d00b      	beq.n	800cbec <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800cbd4:	7dba      	ldrb	r2, [r7, #22]
 800cbd6:	68fb      	ldr	r3, [r7, #12]
 800cbd8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800cbdc:	7dba      	ldrb	r2, [r7, #22]
 800cbde:	68fb      	ldr	r3, [r7, #12]
 800cbe0:	32ae      	adds	r2, #174	@ 0xae
 800cbe2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cbe6:	691b      	ldr	r3, [r3, #16]
 800cbe8:	68f8      	ldr	r0, [r7, #12]
 800cbea:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800cbec:	68f8      	ldr	r0, [r7, #12]
 800cbee:	f001 f96e 	bl	800dece <USBD_CtlSendStatus>
 800cbf2:	e032      	b.n	800cc5a <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800cbf4:	7afb      	ldrb	r3, [r7, #11]
 800cbf6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800cbfa:	b2db      	uxtb	r3, r3
 800cbfc:	4619      	mov	r1, r3
 800cbfe:	68f8      	ldr	r0, [r7, #12]
 800cc00:	f000 fa41 	bl	800d086 <USBD_CoreFindEP>
 800cc04:	4603      	mov	r3, r0
 800cc06:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800cc08:	7dbb      	ldrb	r3, [r7, #22]
 800cc0a:	2bff      	cmp	r3, #255	@ 0xff
 800cc0c:	d025      	beq.n	800cc5a <USBD_LL_DataOutStage+0x16e>
 800cc0e:	7dbb      	ldrb	r3, [r7, #22]
 800cc10:	2b00      	cmp	r3, #0
 800cc12:	d122      	bne.n	800cc5a <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cc14:	68fb      	ldr	r3, [r7, #12]
 800cc16:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cc1a:	b2db      	uxtb	r3, r3
 800cc1c:	2b03      	cmp	r3, #3
 800cc1e:	d117      	bne.n	800cc50 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800cc20:	7dba      	ldrb	r2, [r7, #22]
 800cc22:	68fb      	ldr	r3, [r7, #12]
 800cc24:	32ae      	adds	r2, #174	@ 0xae
 800cc26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cc2a:	699b      	ldr	r3, [r3, #24]
 800cc2c:	2b00      	cmp	r3, #0
 800cc2e:	d00f      	beq.n	800cc50 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 800cc30:	7dba      	ldrb	r2, [r7, #22]
 800cc32:	68fb      	ldr	r3, [r7, #12]
 800cc34:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800cc38:	7dba      	ldrb	r2, [r7, #22]
 800cc3a:	68fb      	ldr	r3, [r7, #12]
 800cc3c:	32ae      	adds	r2, #174	@ 0xae
 800cc3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cc42:	699b      	ldr	r3, [r3, #24]
 800cc44:	7afa      	ldrb	r2, [r7, #11]
 800cc46:	4611      	mov	r1, r2
 800cc48:	68f8      	ldr	r0, [r7, #12]
 800cc4a:	4798      	blx	r3
 800cc4c:	4603      	mov	r3, r0
 800cc4e:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800cc50:	7dfb      	ldrb	r3, [r7, #23]
 800cc52:	2b00      	cmp	r3, #0
 800cc54:	d001      	beq.n	800cc5a <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800cc56:	7dfb      	ldrb	r3, [r7, #23]
 800cc58:	e000      	b.n	800cc5c <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800cc5a:	2300      	movs	r3, #0
}
 800cc5c:	4618      	mov	r0, r3
 800cc5e:	3718      	adds	r7, #24
 800cc60:	46bd      	mov	sp, r7
 800cc62:	bd80      	pop	{r7, pc}

0800cc64 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800cc64:	b580      	push	{r7, lr}
 800cc66:	b086      	sub	sp, #24
 800cc68:	af00      	add	r7, sp, #0
 800cc6a:	60f8      	str	r0, [r7, #12]
 800cc6c:	460b      	mov	r3, r1
 800cc6e:	607a      	str	r2, [r7, #4]
 800cc70:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800cc72:	7afb      	ldrb	r3, [r7, #11]
 800cc74:	2b00      	cmp	r3, #0
 800cc76:	d178      	bne.n	800cd6a <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 800cc78:	68fb      	ldr	r3, [r7, #12]
 800cc7a:	3314      	adds	r3, #20
 800cc7c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800cc7e:	68fb      	ldr	r3, [r7, #12]
 800cc80:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800cc84:	2b02      	cmp	r3, #2
 800cc86:	d163      	bne.n	800cd50 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 800cc88:	693b      	ldr	r3, [r7, #16]
 800cc8a:	685b      	ldr	r3, [r3, #4]
 800cc8c:	693a      	ldr	r2, [r7, #16]
 800cc8e:	8992      	ldrh	r2, [r2, #12]
 800cc90:	4293      	cmp	r3, r2
 800cc92:	d91c      	bls.n	800ccce <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800cc94:	693b      	ldr	r3, [r7, #16]
 800cc96:	685b      	ldr	r3, [r3, #4]
 800cc98:	693a      	ldr	r2, [r7, #16]
 800cc9a:	8992      	ldrh	r2, [r2, #12]
 800cc9c:	1a9a      	subs	r2, r3, r2
 800cc9e:	693b      	ldr	r3, [r7, #16]
 800cca0:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800cca2:	693b      	ldr	r3, [r7, #16]
 800cca4:	691b      	ldr	r3, [r3, #16]
 800cca6:	693a      	ldr	r2, [r7, #16]
 800cca8:	8992      	ldrh	r2, [r2, #12]
 800ccaa:	441a      	add	r2, r3
 800ccac:	693b      	ldr	r3, [r7, #16]
 800ccae:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 800ccb0:	693b      	ldr	r3, [r7, #16]
 800ccb2:	6919      	ldr	r1, [r3, #16]
 800ccb4:	693b      	ldr	r3, [r7, #16]
 800ccb6:	685b      	ldr	r3, [r3, #4]
 800ccb8:	461a      	mov	r2, r3
 800ccba:	68f8      	ldr	r0, [r7, #12]
 800ccbc:	f001 f8c4 	bl	800de48 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ccc0:	2300      	movs	r3, #0
 800ccc2:	2200      	movs	r2, #0
 800ccc4:	2100      	movs	r1, #0
 800ccc6:	68f8      	ldr	r0, [r7, #12]
 800ccc8:	f001 fde0 	bl	800e88c <USBD_LL_PrepareReceive>
 800cccc:	e040      	b.n	800cd50 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800ccce:	693b      	ldr	r3, [r7, #16]
 800ccd0:	899b      	ldrh	r3, [r3, #12]
 800ccd2:	461a      	mov	r2, r3
 800ccd4:	693b      	ldr	r3, [r7, #16]
 800ccd6:	685b      	ldr	r3, [r3, #4]
 800ccd8:	429a      	cmp	r2, r3
 800ccda:	d11c      	bne.n	800cd16 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800ccdc:	693b      	ldr	r3, [r7, #16]
 800ccde:	681b      	ldr	r3, [r3, #0]
 800cce0:	693a      	ldr	r2, [r7, #16]
 800cce2:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800cce4:	4293      	cmp	r3, r2
 800cce6:	d316      	bcc.n	800cd16 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800cce8:	693b      	ldr	r3, [r7, #16]
 800ccea:	681a      	ldr	r2, [r3, #0]
 800ccec:	68fb      	ldr	r3, [r7, #12]
 800ccee:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800ccf2:	429a      	cmp	r2, r3
 800ccf4:	d20f      	bcs.n	800cd16 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800ccf6:	2200      	movs	r2, #0
 800ccf8:	2100      	movs	r1, #0
 800ccfa:	68f8      	ldr	r0, [r7, #12]
 800ccfc:	f001 f8a4 	bl	800de48 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800cd00:	68fb      	ldr	r3, [r7, #12]
 800cd02:	2200      	movs	r2, #0
 800cd04:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800cd08:	2300      	movs	r3, #0
 800cd0a:	2200      	movs	r2, #0
 800cd0c:	2100      	movs	r1, #0
 800cd0e:	68f8      	ldr	r0, [r7, #12]
 800cd10:	f001 fdbc 	bl	800e88c <USBD_LL_PrepareReceive>
 800cd14:	e01c      	b.n	800cd50 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cd16:	68fb      	ldr	r3, [r7, #12]
 800cd18:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cd1c:	b2db      	uxtb	r3, r3
 800cd1e:	2b03      	cmp	r3, #3
 800cd20:	d10f      	bne.n	800cd42 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800cd22:	68fb      	ldr	r3, [r7, #12]
 800cd24:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cd28:	68db      	ldr	r3, [r3, #12]
 800cd2a:	2b00      	cmp	r3, #0
 800cd2c:	d009      	beq.n	800cd42 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800cd2e:	68fb      	ldr	r3, [r7, #12]
 800cd30:	2200      	movs	r2, #0
 800cd32:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800cd36:	68fb      	ldr	r3, [r7, #12]
 800cd38:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cd3c:	68db      	ldr	r3, [r3, #12]
 800cd3e:	68f8      	ldr	r0, [r7, #12]
 800cd40:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800cd42:	2180      	movs	r1, #128	@ 0x80
 800cd44:	68f8      	ldr	r0, [r7, #12]
 800cd46:	f001 fcf7 	bl	800e738 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800cd4a:	68f8      	ldr	r0, [r7, #12]
 800cd4c:	f001 f8d2 	bl	800def4 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800cd50:	68fb      	ldr	r3, [r7, #12]
 800cd52:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800cd56:	2b00      	cmp	r3, #0
 800cd58:	d03a      	beq.n	800cdd0 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800cd5a:	68f8      	ldr	r0, [r7, #12]
 800cd5c:	f7ff fe30 	bl	800c9c0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800cd60:	68fb      	ldr	r3, [r7, #12]
 800cd62:	2200      	movs	r2, #0
 800cd64:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800cd68:	e032      	b.n	800cdd0 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800cd6a:	7afb      	ldrb	r3, [r7, #11]
 800cd6c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800cd70:	b2db      	uxtb	r3, r3
 800cd72:	4619      	mov	r1, r3
 800cd74:	68f8      	ldr	r0, [r7, #12]
 800cd76:	f000 f986 	bl	800d086 <USBD_CoreFindEP>
 800cd7a:	4603      	mov	r3, r0
 800cd7c:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800cd7e:	7dfb      	ldrb	r3, [r7, #23]
 800cd80:	2bff      	cmp	r3, #255	@ 0xff
 800cd82:	d025      	beq.n	800cdd0 <USBD_LL_DataInStage+0x16c>
 800cd84:	7dfb      	ldrb	r3, [r7, #23]
 800cd86:	2b00      	cmp	r3, #0
 800cd88:	d122      	bne.n	800cdd0 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cd8a:	68fb      	ldr	r3, [r7, #12]
 800cd8c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cd90:	b2db      	uxtb	r3, r3
 800cd92:	2b03      	cmp	r3, #3
 800cd94:	d11c      	bne.n	800cdd0 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800cd96:	7dfa      	ldrb	r2, [r7, #23]
 800cd98:	68fb      	ldr	r3, [r7, #12]
 800cd9a:	32ae      	adds	r2, #174	@ 0xae
 800cd9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cda0:	695b      	ldr	r3, [r3, #20]
 800cda2:	2b00      	cmp	r3, #0
 800cda4:	d014      	beq.n	800cdd0 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800cda6:	7dfa      	ldrb	r2, [r7, #23]
 800cda8:	68fb      	ldr	r3, [r7, #12]
 800cdaa:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800cdae:	7dfa      	ldrb	r2, [r7, #23]
 800cdb0:	68fb      	ldr	r3, [r7, #12]
 800cdb2:	32ae      	adds	r2, #174	@ 0xae
 800cdb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cdb8:	695b      	ldr	r3, [r3, #20]
 800cdba:	7afa      	ldrb	r2, [r7, #11]
 800cdbc:	4611      	mov	r1, r2
 800cdbe:	68f8      	ldr	r0, [r7, #12]
 800cdc0:	4798      	blx	r3
 800cdc2:	4603      	mov	r3, r0
 800cdc4:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800cdc6:	7dbb      	ldrb	r3, [r7, #22]
 800cdc8:	2b00      	cmp	r3, #0
 800cdca:	d001      	beq.n	800cdd0 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800cdcc:	7dbb      	ldrb	r3, [r7, #22]
 800cdce:	e000      	b.n	800cdd2 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 800cdd0:	2300      	movs	r3, #0
}
 800cdd2:	4618      	mov	r0, r3
 800cdd4:	3718      	adds	r7, #24
 800cdd6:	46bd      	mov	sp, r7
 800cdd8:	bd80      	pop	{r7, pc}

0800cdda <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800cdda:	b580      	push	{r7, lr}
 800cddc:	b084      	sub	sp, #16
 800cdde:	af00      	add	r7, sp, #0
 800cde0:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800cde2:	2300      	movs	r3, #0
 800cde4:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	2201      	movs	r2, #1
 800cdea:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	2200      	movs	r2, #0
 800cdf2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800cdf6:	687b      	ldr	r3, [r7, #4]
 800cdf8:	2200      	movs	r2, #0
 800cdfa:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	2200      	movs	r2, #0
 800ce00:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	2200      	movs	r2, #0
 800ce08:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ce12:	2b00      	cmp	r3, #0
 800ce14:	d014      	beq.n	800ce40 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ce1c:	685b      	ldr	r3, [r3, #4]
 800ce1e:	2b00      	cmp	r3, #0
 800ce20:	d00e      	beq.n	800ce40 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ce28:	685b      	ldr	r3, [r3, #4]
 800ce2a:	687a      	ldr	r2, [r7, #4]
 800ce2c:	6852      	ldr	r2, [r2, #4]
 800ce2e:	b2d2      	uxtb	r2, r2
 800ce30:	4611      	mov	r1, r2
 800ce32:	6878      	ldr	r0, [r7, #4]
 800ce34:	4798      	blx	r3
 800ce36:	4603      	mov	r3, r0
 800ce38:	2b00      	cmp	r3, #0
 800ce3a:	d001      	beq.n	800ce40 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800ce3c:	2303      	movs	r3, #3
 800ce3e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ce40:	2340      	movs	r3, #64	@ 0x40
 800ce42:	2200      	movs	r2, #0
 800ce44:	2100      	movs	r1, #0
 800ce46:	6878      	ldr	r0, [r7, #4]
 800ce48:	f001 fc31 	bl	800e6ae <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800ce4c:	687b      	ldr	r3, [r7, #4]
 800ce4e:	2201      	movs	r2, #1
 800ce50:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	2240      	movs	r2, #64	@ 0x40
 800ce58:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800ce5c:	2340      	movs	r3, #64	@ 0x40
 800ce5e:	2200      	movs	r2, #0
 800ce60:	2180      	movs	r1, #128	@ 0x80
 800ce62:	6878      	ldr	r0, [r7, #4]
 800ce64:	f001 fc23 	bl	800e6ae <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800ce68:	687b      	ldr	r3, [r7, #4]
 800ce6a:	2201      	movs	r2, #1
 800ce6c:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800ce70:	687b      	ldr	r3, [r7, #4]
 800ce72:	2240      	movs	r2, #64	@ 0x40
 800ce74:	841a      	strh	r2, [r3, #32]

  return ret;
 800ce76:	7bfb      	ldrb	r3, [r7, #15]
}
 800ce78:	4618      	mov	r0, r3
 800ce7a:	3710      	adds	r7, #16
 800ce7c:	46bd      	mov	sp, r7
 800ce7e:	bd80      	pop	{r7, pc}

0800ce80 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800ce80:	b480      	push	{r7}
 800ce82:	b083      	sub	sp, #12
 800ce84:	af00      	add	r7, sp, #0
 800ce86:	6078      	str	r0, [r7, #4]
 800ce88:	460b      	mov	r3, r1
 800ce8a:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	78fa      	ldrb	r2, [r7, #3]
 800ce90:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800ce92:	2300      	movs	r3, #0
}
 800ce94:	4618      	mov	r0, r3
 800ce96:	370c      	adds	r7, #12
 800ce98:	46bd      	mov	sp, r7
 800ce9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce9e:	4770      	bx	lr

0800cea0 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800cea0:	b480      	push	{r7}
 800cea2:	b083      	sub	sp, #12
 800cea4:	af00      	add	r7, sp, #0
 800cea6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ceae:	b2db      	uxtb	r3, r3
 800ceb0:	2b04      	cmp	r3, #4
 800ceb2:	d006      	beq.n	800cec2 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800ceb4:	687b      	ldr	r3, [r7, #4]
 800ceb6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ceba:	b2da      	uxtb	r2, r3
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	2204      	movs	r2, #4
 800cec6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800ceca:	2300      	movs	r3, #0
}
 800cecc:	4618      	mov	r0, r3
 800cece:	370c      	adds	r7, #12
 800ced0:	46bd      	mov	sp, r7
 800ced2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ced6:	4770      	bx	lr

0800ced8 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800ced8:	b480      	push	{r7}
 800ceda:	b083      	sub	sp, #12
 800cedc:	af00      	add	r7, sp, #0
 800cede:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800cee0:	687b      	ldr	r3, [r7, #4]
 800cee2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cee6:	b2db      	uxtb	r3, r3
 800cee8:	2b04      	cmp	r3, #4
 800ceea:	d106      	bne.n	800cefa <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800ceec:	687b      	ldr	r3, [r7, #4]
 800ceee:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800cef2:	b2da      	uxtb	r2, r3
 800cef4:	687b      	ldr	r3, [r7, #4]
 800cef6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800cefa:	2300      	movs	r3, #0
}
 800cefc:	4618      	mov	r0, r3
 800cefe:	370c      	adds	r7, #12
 800cf00:	46bd      	mov	sp, r7
 800cf02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf06:	4770      	bx	lr

0800cf08 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800cf08:	b580      	push	{r7, lr}
 800cf0a:	b082      	sub	sp, #8
 800cf0c:	af00      	add	r7, sp, #0
 800cf0e:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cf16:	b2db      	uxtb	r3, r3
 800cf18:	2b03      	cmp	r3, #3
 800cf1a:	d110      	bne.n	800cf3e <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cf22:	2b00      	cmp	r3, #0
 800cf24:	d00b      	beq.n	800cf3e <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cf2c:	69db      	ldr	r3, [r3, #28]
 800cf2e:	2b00      	cmp	r3, #0
 800cf30:	d005      	beq.n	800cf3e <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cf38:	69db      	ldr	r3, [r3, #28]
 800cf3a:	6878      	ldr	r0, [r7, #4]
 800cf3c:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800cf3e:	2300      	movs	r3, #0
}
 800cf40:	4618      	mov	r0, r3
 800cf42:	3708      	adds	r7, #8
 800cf44:	46bd      	mov	sp, r7
 800cf46:	bd80      	pop	{r7, pc}

0800cf48 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800cf48:	b580      	push	{r7, lr}
 800cf4a:	b082      	sub	sp, #8
 800cf4c:	af00      	add	r7, sp, #0
 800cf4e:	6078      	str	r0, [r7, #4]
 800cf50:	460b      	mov	r3, r1
 800cf52:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	32ae      	adds	r2, #174	@ 0xae
 800cf5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cf62:	2b00      	cmp	r3, #0
 800cf64:	d101      	bne.n	800cf6a <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800cf66:	2303      	movs	r3, #3
 800cf68:	e01c      	b.n	800cfa4 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cf70:	b2db      	uxtb	r3, r3
 800cf72:	2b03      	cmp	r3, #3
 800cf74:	d115      	bne.n	800cfa2 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	32ae      	adds	r2, #174	@ 0xae
 800cf80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cf84:	6a1b      	ldr	r3, [r3, #32]
 800cf86:	2b00      	cmp	r3, #0
 800cf88:	d00b      	beq.n	800cfa2 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800cf8a:	687b      	ldr	r3, [r7, #4]
 800cf8c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cf90:	687b      	ldr	r3, [r7, #4]
 800cf92:	32ae      	adds	r2, #174	@ 0xae
 800cf94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cf98:	6a1b      	ldr	r3, [r3, #32]
 800cf9a:	78fa      	ldrb	r2, [r7, #3]
 800cf9c:	4611      	mov	r1, r2
 800cf9e:	6878      	ldr	r0, [r7, #4]
 800cfa0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800cfa2:	2300      	movs	r3, #0
}
 800cfa4:	4618      	mov	r0, r3
 800cfa6:	3708      	adds	r7, #8
 800cfa8:	46bd      	mov	sp, r7
 800cfaa:	bd80      	pop	{r7, pc}

0800cfac <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800cfac:	b580      	push	{r7, lr}
 800cfae:	b082      	sub	sp, #8
 800cfb0:	af00      	add	r7, sp, #0
 800cfb2:	6078      	str	r0, [r7, #4]
 800cfb4:	460b      	mov	r3, r1
 800cfb6:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800cfb8:	687b      	ldr	r3, [r7, #4]
 800cfba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	32ae      	adds	r2, #174	@ 0xae
 800cfc2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cfc6:	2b00      	cmp	r3, #0
 800cfc8:	d101      	bne.n	800cfce <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800cfca:	2303      	movs	r3, #3
 800cfcc:	e01c      	b.n	800d008 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cfce:	687b      	ldr	r3, [r7, #4]
 800cfd0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cfd4:	b2db      	uxtb	r3, r3
 800cfd6:	2b03      	cmp	r3, #3
 800cfd8:	d115      	bne.n	800d006 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800cfda:	687b      	ldr	r3, [r7, #4]
 800cfdc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cfe0:	687b      	ldr	r3, [r7, #4]
 800cfe2:	32ae      	adds	r2, #174	@ 0xae
 800cfe4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cfe8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cfea:	2b00      	cmp	r3, #0
 800cfec:	d00b      	beq.n	800d006 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	32ae      	adds	r2, #174	@ 0xae
 800cff8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cffc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cffe:	78fa      	ldrb	r2, [r7, #3]
 800d000:	4611      	mov	r1, r2
 800d002:	6878      	ldr	r0, [r7, #4]
 800d004:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800d006:	2300      	movs	r3, #0
}
 800d008:	4618      	mov	r0, r3
 800d00a:	3708      	adds	r7, #8
 800d00c:	46bd      	mov	sp, r7
 800d00e:	bd80      	pop	{r7, pc}

0800d010 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800d010:	b480      	push	{r7}
 800d012:	b083      	sub	sp, #12
 800d014:	af00      	add	r7, sp, #0
 800d016:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800d018:	2300      	movs	r3, #0
}
 800d01a:	4618      	mov	r0, r3
 800d01c:	370c      	adds	r7, #12
 800d01e:	46bd      	mov	sp, r7
 800d020:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d024:	4770      	bx	lr

0800d026 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800d026:	b580      	push	{r7, lr}
 800d028:	b084      	sub	sp, #16
 800d02a:	af00      	add	r7, sp, #0
 800d02c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800d02e:	2300      	movs	r3, #0
 800d030:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d032:	687b      	ldr	r3, [r7, #4]
 800d034:	2201      	movs	r2, #1
 800d036:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800d03a:	687b      	ldr	r3, [r7, #4]
 800d03c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d040:	2b00      	cmp	r3, #0
 800d042:	d00e      	beq.n	800d062 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d04a:	685b      	ldr	r3, [r3, #4]
 800d04c:	687a      	ldr	r2, [r7, #4]
 800d04e:	6852      	ldr	r2, [r2, #4]
 800d050:	b2d2      	uxtb	r2, r2
 800d052:	4611      	mov	r1, r2
 800d054:	6878      	ldr	r0, [r7, #4]
 800d056:	4798      	blx	r3
 800d058:	4603      	mov	r3, r0
 800d05a:	2b00      	cmp	r3, #0
 800d05c:	d001      	beq.n	800d062 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800d05e:	2303      	movs	r3, #3
 800d060:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800d062:	7bfb      	ldrb	r3, [r7, #15]
}
 800d064:	4618      	mov	r0, r3
 800d066:	3710      	adds	r7, #16
 800d068:	46bd      	mov	sp, r7
 800d06a:	bd80      	pop	{r7, pc}

0800d06c <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800d06c:	b480      	push	{r7}
 800d06e:	b083      	sub	sp, #12
 800d070:	af00      	add	r7, sp, #0
 800d072:	6078      	str	r0, [r7, #4]
 800d074:	460b      	mov	r3, r1
 800d076:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800d078:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800d07a:	4618      	mov	r0, r3
 800d07c:	370c      	adds	r7, #12
 800d07e:	46bd      	mov	sp, r7
 800d080:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d084:	4770      	bx	lr

0800d086 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800d086:	b480      	push	{r7}
 800d088:	b083      	sub	sp, #12
 800d08a:	af00      	add	r7, sp, #0
 800d08c:	6078      	str	r0, [r7, #4]
 800d08e:	460b      	mov	r3, r1
 800d090:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800d092:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800d094:	4618      	mov	r0, r3
 800d096:	370c      	adds	r7, #12
 800d098:	46bd      	mov	sp, r7
 800d09a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d09e:	4770      	bx	lr

0800d0a0 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800d0a0:	b580      	push	{r7, lr}
 800d0a2:	b086      	sub	sp, #24
 800d0a4:	af00      	add	r7, sp, #0
 800d0a6:	6078      	str	r0, [r7, #4]
 800d0a8:	460b      	mov	r3, r1
 800d0aa:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800d0b4:	2300      	movs	r3, #0
 800d0b6:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800d0b8:	68fb      	ldr	r3, [r7, #12]
 800d0ba:	885b      	ldrh	r3, [r3, #2]
 800d0bc:	b29b      	uxth	r3, r3
 800d0be:	68fa      	ldr	r2, [r7, #12]
 800d0c0:	7812      	ldrb	r2, [r2, #0]
 800d0c2:	4293      	cmp	r3, r2
 800d0c4:	d91f      	bls.n	800d106 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800d0c6:	68fb      	ldr	r3, [r7, #12]
 800d0c8:	781b      	ldrb	r3, [r3, #0]
 800d0ca:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800d0cc:	e013      	b.n	800d0f6 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800d0ce:	f107 030a 	add.w	r3, r7, #10
 800d0d2:	4619      	mov	r1, r3
 800d0d4:	6978      	ldr	r0, [r7, #20]
 800d0d6:	f000 f81b 	bl	800d110 <USBD_GetNextDesc>
 800d0da:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800d0dc:	697b      	ldr	r3, [r7, #20]
 800d0de:	785b      	ldrb	r3, [r3, #1]
 800d0e0:	2b05      	cmp	r3, #5
 800d0e2:	d108      	bne.n	800d0f6 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800d0e4:	697b      	ldr	r3, [r7, #20]
 800d0e6:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800d0e8:	693b      	ldr	r3, [r7, #16]
 800d0ea:	789b      	ldrb	r3, [r3, #2]
 800d0ec:	78fa      	ldrb	r2, [r7, #3]
 800d0ee:	429a      	cmp	r2, r3
 800d0f0:	d008      	beq.n	800d104 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800d0f2:	2300      	movs	r3, #0
 800d0f4:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800d0f6:	68fb      	ldr	r3, [r7, #12]
 800d0f8:	885b      	ldrh	r3, [r3, #2]
 800d0fa:	b29a      	uxth	r2, r3
 800d0fc:	897b      	ldrh	r3, [r7, #10]
 800d0fe:	429a      	cmp	r2, r3
 800d100:	d8e5      	bhi.n	800d0ce <USBD_GetEpDesc+0x2e>
 800d102:	e000      	b.n	800d106 <USBD_GetEpDesc+0x66>
          break;
 800d104:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800d106:	693b      	ldr	r3, [r7, #16]
}
 800d108:	4618      	mov	r0, r3
 800d10a:	3718      	adds	r7, #24
 800d10c:	46bd      	mov	sp, r7
 800d10e:	bd80      	pop	{r7, pc}

0800d110 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800d110:	b480      	push	{r7}
 800d112:	b085      	sub	sp, #20
 800d114:	af00      	add	r7, sp, #0
 800d116:	6078      	str	r0, [r7, #4]
 800d118:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800d11a:	687b      	ldr	r3, [r7, #4]
 800d11c:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800d11e:	683b      	ldr	r3, [r7, #0]
 800d120:	881b      	ldrh	r3, [r3, #0]
 800d122:	68fa      	ldr	r2, [r7, #12]
 800d124:	7812      	ldrb	r2, [r2, #0]
 800d126:	4413      	add	r3, r2
 800d128:	b29a      	uxth	r2, r3
 800d12a:	683b      	ldr	r3, [r7, #0]
 800d12c:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800d12e:	68fb      	ldr	r3, [r7, #12]
 800d130:	781b      	ldrb	r3, [r3, #0]
 800d132:	461a      	mov	r2, r3
 800d134:	687b      	ldr	r3, [r7, #4]
 800d136:	4413      	add	r3, r2
 800d138:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800d13a:	68fb      	ldr	r3, [r7, #12]
}
 800d13c:	4618      	mov	r0, r3
 800d13e:	3714      	adds	r7, #20
 800d140:	46bd      	mov	sp, r7
 800d142:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d146:	4770      	bx	lr

0800d148 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800d148:	b480      	push	{r7}
 800d14a:	b087      	sub	sp, #28
 800d14c:	af00      	add	r7, sp, #0
 800d14e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800d150:	687b      	ldr	r3, [r7, #4]
 800d152:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800d154:	697b      	ldr	r3, [r7, #20]
 800d156:	781b      	ldrb	r3, [r3, #0]
 800d158:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800d15a:	697b      	ldr	r3, [r7, #20]
 800d15c:	3301      	adds	r3, #1
 800d15e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800d160:	697b      	ldr	r3, [r7, #20]
 800d162:	781b      	ldrb	r3, [r3, #0]
 800d164:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800d166:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800d16a:	021b      	lsls	r3, r3, #8
 800d16c:	b21a      	sxth	r2, r3
 800d16e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800d172:	4313      	orrs	r3, r2
 800d174:	b21b      	sxth	r3, r3
 800d176:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800d178:	89fb      	ldrh	r3, [r7, #14]
}
 800d17a:	4618      	mov	r0, r3
 800d17c:	371c      	adds	r7, #28
 800d17e:	46bd      	mov	sp, r7
 800d180:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d184:	4770      	bx	lr
	...

0800d188 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d188:	b580      	push	{r7, lr}
 800d18a:	b084      	sub	sp, #16
 800d18c:	af00      	add	r7, sp, #0
 800d18e:	6078      	str	r0, [r7, #4]
 800d190:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d192:	2300      	movs	r3, #0
 800d194:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d196:	683b      	ldr	r3, [r7, #0]
 800d198:	781b      	ldrb	r3, [r3, #0]
 800d19a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d19e:	2b40      	cmp	r3, #64	@ 0x40
 800d1a0:	d005      	beq.n	800d1ae <USBD_StdDevReq+0x26>
 800d1a2:	2b40      	cmp	r3, #64	@ 0x40
 800d1a4:	d857      	bhi.n	800d256 <USBD_StdDevReq+0xce>
 800d1a6:	2b00      	cmp	r3, #0
 800d1a8:	d00f      	beq.n	800d1ca <USBD_StdDevReq+0x42>
 800d1aa:	2b20      	cmp	r3, #32
 800d1ac:	d153      	bne.n	800d256 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800d1ae:	687b      	ldr	r3, [r7, #4]
 800d1b0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d1b4:	687b      	ldr	r3, [r7, #4]
 800d1b6:	32ae      	adds	r2, #174	@ 0xae
 800d1b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d1bc:	689b      	ldr	r3, [r3, #8]
 800d1be:	6839      	ldr	r1, [r7, #0]
 800d1c0:	6878      	ldr	r0, [r7, #4]
 800d1c2:	4798      	blx	r3
 800d1c4:	4603      	mov	r3, r0
 800d1c6:	73fb      	strb	r3, [r7, #15]
      break;
 800d1c8:	e04a      	b.n	800d260 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d1ca:	683b      	ldr	r3, [r7, #0]
 800d1cc:	785b      	ldrb	r3, [r3, #1]
 800d1ce:	2b09      	cmp	r3, #9
 800d1d0:	d83b      	bhi.n	800d24a <USBD_StdDevReq+0xc2>
 800d1d2:	a201      	add	r2, pc, #4	@ (adr r2, 800d1d8 <USBD_StdDevReq+0x50>)
 800d1d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d1d8:	0800d22d 	.word	0x0800d22d
 800d1dc:	0800d241 	.word	0x0800d241
 800d1e0:	0800d24b 	.word	0x0800d24b
 800d1e4:	0800d237 	.word	0x0800d237
 800d1e8:	0800d24b 	.word	0x0800d24b
 800d1ec:	0800d20b 	.word	0x0800d20b
 800d1f0:	0800d201 	.word	0x0800d201
 800d1f4:	0800d24b 	.word	0x0800d24b
 800d1f8:	0800d223 	.word	0x0800d223
 800d1fc:	0800d215 	.word	0x0800d215
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800d200:	6839      	ldr	r1, [r7, #0]
 800d202:	6878      	ldr	r0, [r7, #4]
 800d204:	f000 fa3e 	bl	800d684 <USBD_GetDescriptor>
          break;
 800d208:	e024      	b.n	800d254 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800d20a:	6839      	ldr	r1, [r7, #0]
 800d20c:	6878      	ldr	r0, [r7, #4]
 800d20e:	f000 fba3 	bl	800d958 <USBD_SetAddress>
          break;
 800d212:	e01f      	b.n	800d254 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800d214:	6839      	ldr	r1, [r7, #0]
 800d216:	6878      	ldr	r0, [r7, #4]
 800d218:	f000 fbe2 	bl	800d9e0 <USBD_SetConfig>
 800d21c:	4603      	mov	r3, r0
 800d21e:	73fb      	strb	r3, [r7, #15]
          break;
 800d220:	e018      	b.n	800d254 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800d222:	6839      	ldr	r1, [r7, #0]
 800d224:	6878      	ldr	r0, [r7, #4]
 800d226:	f000 fc85 	bl	800db34 <USBD_GetConfig>
          break;
 800d22a:	e013      	b.n	800d254 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800d22c:	6839      	ldr	r1, [r7, #0]
 800d22e:	6878      	ldr	r0, [r7, #4]
 800d230:	f000 fcb6 	bl	800dba0 <USBD_GetStatus>
          break;
 800d234:	e00e      	b.n	800d254 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800d236:	6839      	ldr	r1, [r7, #0]
 800d238:	6878      	ldr	r0, [r7, #4]
 800d23a:	f000 fce5 	bl	800dc08 <USBD_SetFeature>
          break;
 800d23e:	e009      	b.n	800d254 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800d240:	6839      	ldr	r1, [r7, #0]
 800d242:	6878      	ldr	r0, [r7, #4]
 800d244:	f000 fd09 	bl	800dc5a <USBD_ClrFeature>
          break;
 800d248:	e004      	b.n	800d254 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800d24a:	6839      	ldr	r1, [r7, #0]
 800d24c:	6878      	ldr	r0, [r7, #4]
 800d24e:	f000 fd60 	bl	800dd12 <USBD_CtlError>
          break;
 800d252:	bf00      	nop
      }
      break;
 800d254:	e004      	b.n	800d260 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800d256:	6839      	ldr	r1, [r7, #0]
 800d258:	6878      	ldr	r0, [r7, #4]
 800d25a:	f000 fd5a 	bl	800dd12 <USBD_CtlError>
      break;
 800d25e:	bf00      	nop
  }

  return ret;
 800d260:	7bfb      	ldrb	r3, [r7, #15]
}
 800d262:	4618      	mov	r0, r3
 800d264:	3710      	adds	r7, #16
 800d266:	46bd      	mov	sp, r7
 800d268:	bd80      	pop	{r7, pc}
 800d26a:	bf00      	nop

0800d26c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d26c:	b580      	push	{r7, lr}
 800d26e:	b084      	sub	sp, #16
 800d270:	af00      	add	r7, sp, #0
 800d272:	6078      	str	r0, [r7, #4]
 800d274:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d276:	2300      	movs	r3, #0
 800d278:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d27a:	683b      	ldr	r3, [r7, #0]
 800d27c:	781b      	ldrb	r3, [r3, #0]
 800d27e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d282:	2b40      	cmp	r3, #64	@ 0x40
 800d284:	d005      	beq.n	800d292 <USBD_StdItfReq+0x26>
 800d286:	2b40      	cmp	r3, #64	@ 0x40
 800d288:	d852      	bhi.n	800d330 <USBD_StdItfReq+0xc4>
 800d28a:	2b00      	cmp	r3, #0
 800d28c:	d001      	beq.n	800d292 <USBD_StdItfReq+0x26>
 800d28e:	2b20      	cmp	r3, #32
 800d290:	d14e      	bne.n	800d330 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800d292:	687b      	ldr	r3, [r7, #4]
 800d294:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d298:	b2db      	uxtb	r3, r3
 800d29a:	3b01      	subs	r3, #1
 800d29c:	2b02      	cmp	r3, #2
 800d29e:	d840      	bhi.n	800d322 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800d2a0:	683b      	ldr	r3, [r7, #0]
 800d2a2:	889b      	ldrh	r3, [r3, #4]
 800d2a4:	b2db      	uxtb	r3, r3
 800d2a6:	2b01      	cmp	r3, #1
 800d2a8:	d836      	bhi.n	800d318 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800d2aa:	683b      	ldr	r3, [r7, #0]
 800d2ac:	889b      	ldrh	r3, [r3, #4]
 800d2ae:	b2db      	uxtb	r3, r3
 800d2b0:	4619      	mov	r1, r3
 800d2b2:	6878      	ldr	r0, [r7, #4]
 800d2b4:	f7ff feda 	bl	800d06c <USBD_CoreFindIF>
 800d2b8:	4603      	mov	r3, r0
 800d2ba:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d2bc:	7bbb      	ldrb	r3, [r7, #14]
 800d2be:	2bff      	cmp	r3, #255	@ 0xff
 800d2c0:	d01d      	beq.n	800d2fe <USBD_StdItfReq+0x92>
 800d2c2:	7bbb      	ldrb	r3, [r7, #14]
 800d2c4:	2b00      	cmp	r3, #0
 800d2c6:	d11a      	bne.n	800d2fe <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800d2c8:	7bba      	ldrb	r2, [r7, #14]
 800d2ca:	687b      	ldr	r3, [r7, #4]
 800d2cc:	32ae      	adds	r2, #174	@ 0xae
 800d2ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d2d2:	689b      	ldr	r3, [r3, #8]
 800d2d4:	2b00      	cmp	r3, #0
 800d2d6:	d00f      	beq.n	800d2f8 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800d2d8:	7bba      	ldrb	r2, [r7, #14]
 800d2da:	687b      	ldr	r3, [r7, #4]
 800d2dc:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800d2e0:	7bba      	ldrb	r2, [r7, #14]
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	32ae      	adds	r2, #174	@ 0xae
 800d2e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d2ea:	689b      	ldr	r3, [r3, #8]
 800d2ec:	6839      	ldr	r1, [r7, #0]
 800d2ee:	6878      	ldr	r0, [r7, #4]
 800d2f0:	4798      	blx	r3
 800d2f2:	4603      	mov	r3, r0
 800d2f4:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800d2f6:	e004      	b.n	800d302 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800d2f8:	2303      	movs	r3, #3
 800d2fa:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800d2fc:	e001      	b.n	800d302 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800d2fe:	2303      	movs	r3, #3
 800d300:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800d302:	683b      	ldr	r3, [r7, #0]
 800d304:	88db      	ldrh	r3, [r3, #6]
 800d306:	2b00      	cmp	r3, #0
 800d308:	d110      	bne.n	800d32c <USBD_StdItfReq+0xc0>
 800d30a:	7bfb      	ldrb	r3, [r7, #15]
 800d30c:	2b00      	cmp	r3, #0
 800d30e:	d10d      	bne.n	800d32c <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800d310:	6878      	ldr	r0, [r7, #4]
 800d312:	f000 fddc 	bl	800dece <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800d316:	e009      	b.n	800d32c <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800d318:	6839      	ldr	r1, [r7, #0]
 800d31a:	6878      	ldr	r0, [r7, #4]
 800d31c:	f000 fcf9 	bl	800dd12 <USBD_CtlError>
          break;
 800d320:	e004      	b.n	800d32c <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800d322:	6839      	ldr	r1, [r7, #0]
 800d324:	6878      	ldr	r0, [r7, #4]
 800d326:	f000 fcf4 	bl	800dd12 <USBD_CtlError>
          break;
 800d32a:	e000      	b.n	800d32e <USBD_StdItfReq+0xc2>
          break;
 800d32c:	bf00      	nop
      }
      break;
 800d32e:	e004      	b.n	800d33a <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800d330:	6839      	ldr	r1, [r7, #0]
 800d332:	6878      	ldr	r0, [r7, #4]
 800d334:	f000 fced 	bl	800dd12 <USBD_CtlError>
      break;
 800d338:	bf00      	nop
  }

  return ret;
 800d33a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d33c:	4618      	mov	r0, r3
 800d33e:	3710      	adds	r7, #16
 800d340:	46bd      	mov	sp, r7
 800d342:	bd80      	pop	{r7, pc}

0800d344 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d344:	b580      	push	{r7, lr}
 800d346:	b084      	sub	sp, #16
 800d348:	af00      	add	r7, sp, #0
 800d34a:	6078      	str	r0, [r7, #4]
 800d34c:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800d34e:	2300      	movs	r3, #0
 800d350:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800d352:	683b      	ldr	r3, [r7, #0]
 800d354:	889b      	ldrh	r3, [r3, #4]
 800d356:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d358:	683b      	ldr	r3, [r7, #0]
 800d35a:	781b      	ldrb	r3, [r3, #0]
 800d35c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d360:	2b40      	cmp	r3, #64	@ 0x40
 800d362:	d007      	beq.n	800d374 <USBD_StdEPReq+0x30>
 800d364:	2b40      	cmp	r3, #64	@ 0x40
 800d366:	f200 8181 	bhi.w	800d66c <USBD_StdEPReq+0x328>
 800d36a:	2b00      	cmp	r3, #0
 800d36c:	d02a      	beq.n	800d3c4 <USBD_StdEPReq+0x80>
 800d36e:	2b20      	cmp	r3, #32
 800d370:	f040 817c 	bne.w	800d66c <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800d374:	7bbb      	ldrb	r3, [r7, #14]
 800d376:	4619      	mov	r1, r3
 800d378:	6878      	ldr	r0, [r7, #4]
 800d37a:	f7ff fe84 	bl	800d086 <USBD_CoreFindEP>
 800d37e:	4603      	mov	r3, r0
 800d380:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d382:	7b7b      	ldrb	r3, [r7, #13]
 800d384:	2bff      	cmp	r3, #255	@ 0xff
 800d386:	f000 8176 	beq.w	800d676 <USBD_StdEPReq+0x332>
 800d38a:	7b7b      	ldrb	r3, [r7, #13]
 800d38c:	2b00      	cmp	r3, #0
 800d38e:	f040 8172 	bne.w	800d676 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800d392:	7b7a      	ldrb	r2, [r7, #13]
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800d39a:	7b7a      	ldrb	r2, [r7, #13]
 800d39c:	687b      	ldr	r3, [r7, #4]
 800d39e:	32ae      	adds	r2, #174	@ 0xae
 800d3a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d3a4:	689b      	ldr	r3, [r3, #8]
 800d3a6:	2b00      	cmp	r3, #0
 800d3a8:	f000 8165 	beq.w	800d676 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800d3ac:	7b7a      	ldrb	r2, [r7, #13]
 800d3ae:	687b      	ldr	r3, [r7, #4]
 800d3b0:	32ae      	adds	r2, #174	@ 0xae
 800d3b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d3b6:	689b      	ldr	r3, [r3, #8]
 800d3b8:	6839      	ldr	r1, [r7, #0]
 800d3ba:	6878      	ldr	r0, [r7, #4]
 800d3bc:	4798      	blx	r3
 800d3be:	4603      	mov	r3, r0
 800d3c0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800d3c2:	e158      	b.n	800d676 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d3c4:	683b      	ldr	r3, [r7, #0]
 800d3c6:	785b      	ldrb	r3, [r3, #1]
 800d3c8:	2b03      	cmp	r3, #3
 800d3ca:	d008      	beq.n	800d3de <USBD_StdEPReq+0x9a>
 800d3cc:	2b03      	cmp	r3, #3
 800d3ce:	f300 8147 	bgt.w	800d660 <USBD_StdEPReq+0x31c>
 800d3d2:	2b00      	cmp	r3, #0
 800d3d4:	f000 809b 	beq.w	800d50e <USBD_StdEPReq+0x1ca>
 800d3d8:	2b01      	cmp	r3, #1
 800d3da:	d03c      	beq.n	800d456 <USBD_StdEPReq+0x112>
 800d3dc:	e140      	b.n	800d660 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d3e4:	b2db      	uxtb	r3, r3
 800d3e6:	2b02      	cmp	r3, #2
 800d3e8:	d002      	beq.n	800d3f0 <USBD_StdEPReq+0xac>
 800d3ea:	2b03      	cmp	r3, #3
 800d3ec:	d016      	beq.n	800d41c <USBD_StdEPReq+0xd8>
 800d3ee:	e02c      	b.n	800d44a <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d3f0:	7bbb      	ldrb	r3, [r7, #14]
 800d3f2:	2b00      	cmp	r3, #0
 800d3f4:	d00d      	beq.n	800d412 <USBD_StdEPReq+0xce>
 800d3f6:	7bbb      	ldrb	r3, [r7, #14]
 800d3f8:	2b80      	cmp	r3, #128	@ 0x80
 800d3fa:	d00a      	beq.n	800d412 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800d3fc:	7bbb      	ldrb	r3, [r7, #14]
 800d3fe:	4619      	mov	r1, r3
 800d400:	6878      	ldr	r0, [r7, #4]
 800d402:	f001 f999 	bl	800e738 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800d406:	2180      	movs	r1, #128	@ 0x80
 800d408:	6878      	ldr	r0, [r7, #4]
 800d40a:	f001 f995 	bl	800e738 <USBD_LL_StallEP>
 800d40e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800d410:	e020      	b.n	800d454 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800d412:	6839      	ldr	r1, [r7, #0]
 800d414:	6878      	ldr	r0, [r7, #4]
 800d416:	f000 fc7c 	bl	800dd12 <USBD_CtlError>
              break;
 800d41a:	e01b      	b.n	800d454 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800d41c:	683b      	ldr	r3, [r7, #0]
 800d41e:	885b      	ldrh	r3, [r3, #2]
 800d420:	2b00      	cmp	r3, #0
 800d422:	d10e      	bne.n	800d442 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800d424:	7bbb      	ldrb	r3, [r7, #14]
 800d426:	2b00      	cmp	r3, #0
 800d428:	d00b      	beq.n	800d442 <USBD_StdEPReq+0xfe>
 800d42a:	7bbb      	ldrb	r3, [r7, #14]
 800d42c:	2b80      	cmp	r3, #128	@ 0x80
 800d42e:	d008      	beq.n	800d442 <USBD_StdEPReq+0xfe>
 800d430:	683b      	ldr	r3, [r7, #0]
 800d432:	88db      	ldrh	r3, [r3, #6]
 800d434:	2b00      	cmp	r3, #0
 800d436:	d104      	bne.n	800d442 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800d438:	7bbb      	ldrb	r3, [r7, #14]
 800d43a:	4619      	mov	r1, r3
 800d43c:	6878      	ldr	r0, [r7, #4]
 800d43e:	f001 f97b 	bl	800e738 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800d442:	6878      	ldr	r0, [r7, #4]
 800d444:	f000 fd43 	bl	800dece <USBD_CtlSendStatus>

              break;
 800d448:	e004      	b.n	800d454 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800d44a:	6839      	ldr	r1, [r7, #0]
 800d44c:	6878      	ldr	r0, [r7, #4]
 800d44e:	f000 fc60 	bl	800dd12 <USBD_CtlError>
              break;
 800d452:	bf00      	nop
          }
          break;
 800d454:	e109      	b.n	800d66a <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800d456:	687b      	ldr	r3, [r7, #4]
 800d458:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d45c:	b2db      	uxtb	r3, r3
 800d45e:	2b02      	cmp	r3, #2
 800d460:	d002      	beq.n	800d468 <USBD_StdEPReq+0x124>
 800d462:	2b03      	cmp	r3, #3
 800d464:	d016      	beq.n	800d494 <USBD_StdEPReq+0x150>
 800d466:	e04b      	b.n	800d500 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d468:	7bbb      	ldrb	r3, [r7, #14]
 800d46a:	2b00      	cmp	r3, #0
 800d46c:	d00d      	beq.n	800d48a <USBD_StdEPReq+0x146>
 800d46e:	7bbb      	ldrb	r3, [r7, #14]
 800d470:	2b80      	cmp	r3, #128	@ 0x80
 800d472:	d00a      	beq.n	800d48a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800d474:	7bbb      	ldrb	r3, [r7, #14]
 800d476:	4619      	mov	r1, r3
 800d478:	6878      	ldr	r0, [r7, #4]
 800d47a:	f001 f95d 	bl	800e738 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800d47e:	2180      	movs	r1, #128	@ 0x80
 800d480:	6878      	ldr	r0, [r7, #4]
 800d482:	f001 f959 	bl	800e738 <USBD_LL_StallEP>
 800d486:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800d488:	e040      	b.n	800d50c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800d48a:	6839      	ldr	r1, [r7, #0]
 800d48c:	6878      	ldr	r0, [r7, #4]
 800d48e:	f000 fc40 	bl	800dd12 <USBD_CtlError>
              break;
 800d492:	e03b      	b.n	800d50c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800d494:	683b      	ldr	r3, [r7, #0]
 800d496:	885b      	ldrh	r3, [r3, #2]
 800d498:	2b00      	cmp	r3, #0
 800d49a:	d136      	bne.n	800d50a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800d49c:	7bbb      	ldrb	r3, [r7, #14]
 800d49e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d4a2:	2b00      	cmp	r3, #0
 800d4a4:	d004      	beq.n	800d4b0 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800d4a6:	7bbb      	ldrb	r3, [r7, #14]
 800d4a8:	4619      	mov	r1, r3
 800d4aa:	6878      	ldr	r0, [r7, #4]
 800d4ac:	f001 f963 	bl	800e776 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800d4b0:	6878      	ldr	r0, [r7, #4]
 800d4b2:	f000 fd0c 	bl	800dece <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800d4b6:	7bbb      	ldrb	r3, [r7, #14]
 800d4b8:	4619      	mov	r1, r3
 800d4ba:	6878      	ldr	r0, [r7, #4]
 800d4bc:	f7ff fde3 	bl	800d086 <USBD_CoreFindEP>
 800d4c0:	4603      	mov	r3, r0
 800d4c2:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d4c4:	7b7b      	ldrb	r3, [r7, #13]
 800d4c6:	2bff      	cmp	r3, #255	@ 0xff
 800d4c8:	d01f      	beq.n	800d50a <USBD_StdEPReq+0x1c6>
 800d4ca:	7b7b      	ldrb	r3, [r7, #13]
 800d4cc:	2b00      	cmp	r3, #0
 800d4ce:	d11c      	bne.n	800d50a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800d4d0:	7b7a      	ldrb	r2, [r7, #13]
 800d4d2:	687b      	ldr	r3, [r7, #4]
 800d4d4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800d4d8:	7b7a      	ldrb	r2, [r7, #13]
 800d4da:	687b      	ldr	r3, [r7, #4]
 800d4dc:	32ae      	adds	r2, #174	@ 0xae
 800d4de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d4e2:	689b      	ldr	r3, [r3, #8]
 800d4e4:	2b00      	cmp	r3, #0
 800d4e6:	d010      	beq.n	800d50a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800d4e8:	7b7a      	ldrb	r2, [r7, #13]
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	32ae      	adds	r2, #174	@ 0xae
 800d4ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d4f2:	689b      	ldr	r3, [r3, #8]
 800d4f4:	6839      	ldr	r1, [r7, #0]
 800d4f6:	6878      	ldr	r0, [r7, #4]
 800d4f8:	4798      	blx	r3
 800d4fa:	4603      	mov	r3, r0
 800d4fc:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800d4fe:	e004      	b.n	800d50a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800d500:	6839      	ldr	r1, [r7, #0]
 800d502:	6878      	ldr	r0, [r7, #4]
 800d504:	f000 fc05 	bl	800dd12 <USBD_CtlError>
              break;
 800d508:	e000      	b.n	800d50c <USBD_StdEPReq+0x1c8>
              break;
 800d50a:	bf00      	nop
          }
          break;
 800d50c:	e0ad      	b.n	800d66a <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800d50e:	687b      	ldr	r3, [r7, #4]
 800d510:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d514:	b2db      	uxtb	r3, r3
 800d516:	2b02      	cmp	r3, #2
 800d518:	d002      	beq.n	800d520 <USBD_StdEPReq+0x1dc>
 800d51a:	2b03      	cmp	r3, #3
 800d51c:	d033      	beq.n	800d586 <USBD_StdEPReq+0x242>
 800d51e:	e099      	b.n	800d654 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d520:	7bbb      	ldrb	r3, [r7, #14]
 800d522:	2b00      	cmp	r3, #0
 800d524:	d007      	beq.n	800d536 <USBD_StdEPReq+0x1f2>
 800d526:	7bbb      	ldrb	r3, [r7, #14]
 800d528:	2b80      	cmp	r3, #128	@ 0x80
 800d52a:	d004      	beq.n	800d536 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800d52c:	6839      	ldr	r1, [r7, #0]
 800d52e:	6878      	ldr	r0, [r7, #4]
 800d530:	f000 fbef 	bl	800dd12 <USBD_CtlError>
                break;
 800d534:	e093      	b.n	800d65e <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d536:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d53a:	2b00      	cmp	r3, #0
 800d53c:	da0b      	bge.n	800d556 <USBD_StdEPReq+0x212>
 800d53e:	7bbb      	ldrb	r3, [r7, #14]
 800d540:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d544:	4613      	mov	r3, r2
 800d546:	009b      	lsls	r3, r3, #2
 800d548:	4413      	add	r3, r2
 800d54a:	009b      	lsls	r3, r3, #2
 800d54c:	3310      	adds	r3, #16
 800d54e:	687a      	ldr	r2, [r7, #4]
 800d550:	4413      	add	r3, r2
 800d552:	3304      	adds	r3, #4
 800d554:	e00b      	b.n	800d56e <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800d556:	7bbb      	ldrb	r3, [r7, #14]
 800d558:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d55c:	4613      	mov	r3, r2
 800d55e:	009b      	lsls	r3, r3, #2
 800d560:	4413      	add	r3, r2
 800d562:	009b      	lsls	r3, r3, #2
 800d564:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800d568:	687a      	ldr	r2, [r7, #4]
 800d56a:	4413      	add	r3, r2
 800d56c:	3304      	adds	r3, #4
 800d56e:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800d570:	68bb      	ldr	r3, [r7, #8]
 800d572:	2200      	movs	r2, #0
 800d574:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800d576:	68bb      	ldr	r3, [r7, #8]
 800d578:	330e      	adds	r3, #14
 800d57a:	2202      	movs	r2, #2
 800d57c:	4619      	mov	r1, r3
 800d57e:	6878      	ldr	r0, [r7, #4]
 800d580:	f000 fc44 	bl	800de0c <USBD_CtlSendData>
              break;
 800d584:	e06b      	b.n	800d65e <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800d586:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d58a:	2b00      	cmp	r3, #0
 800d58c:	da11      	bge.n	800d5b2 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800d58e:	7bbb      	ldrb	r3, [r7, #14]
 800d590:	f003 020f 	and.w	r2, r3, #15
 800d594:	6879      	ldr	r1, [r7, #4]
 800d596:	4613      	mov	r3, r2
 800d598:	009b      	lsls	r3, r3, #2
 800d59a:	4413      	add	r3, r2
 800d59c:	009b      	lsls	r3, r3, #2
 800d59e:	440b      	add	r3, r1
 800d5a0:	3323      	adds	r3, #35	@ 0x23
 800d5a2:	781b      	ldrb	r3, [r3, #0]
 800d5a4:	2b00      	cmp	r3, #0
 800d5a6:	d117      	bne.n	800d5d8 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800d5a8:	6839      	ldr	r1, [r7, #0]
 800d5aa:	6878      	ldr	r0, [r7, #4]
 800d5ac:	f000 fbb1 	bl	800dd12 <USBD_CtlError>
                  break;
 800d5b0:	e055      	b.n	800d65e <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800d5b2:	7bbb      	ldrb	r3, [r7, #14]
 800d5b4:	f003 020f 	and.w	r2, r3, #15
 800d5b8:	6879      	ldr	r1, [r7, #4]
 800d5ba:	4613      	mov	r3, r2
 800d5bc:	009b      	lsls	r3, r3, #2
 800d5be:	4413      	add	r3, r2
 800d5c0:	009b      	lsls	r3, r3, #2
 800d5c2:	440b      	add	r3, r1
 800d5c4:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800d5c8:	781b      	ldrb	r3, [r3, #0]
 800d5ca:	2b00      	cmp	r3, #0
 800d5cc:	d104      	bne.n	800d5d8 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800d5ce:	6839      	ldr	r1, [r7, #0]
 800d5d0:	6878      	ldr	r0, [r7, #4]
 800d5d2:	f000 fb9e 	bl	800dd12 <USBD_CtlError>
                  break;
 800d5d6:	e042      	b.n	800d65e <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d5d8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d5dc:	2b00      	cmp	r3, #0
 800d5de:	da0b      	bge.n	800d5f8 <USBD_StdEPReq+0x2b4>
 800d5e0:	7bbb      	ldrb	r3, [r7, #14]
 800d5e2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d5e6:	4613      	mov	r3, r2
 800d5e8:	009b      	lsls	r3, r3, #2
 800d5ea:	4413      	add	r3, r2
 800d5ec:	009b      	lsls	r3, r3, #2
 800d5ee:	3310      	adds	r3, #16
 800d5f0:	687a      	ldr	r2, [r7, #4]
 800d5f2:	4413      	add	r3, r2
 800d5f4:	3304      	adds	r3, #4
 800d5f6:	e00b      	b.n	800d610 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800d5f8:	7bbb      	ldrb	r3, [r7, #14]
 800d5fa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d5fe:	4613      	mov	r3, r2
 800d600:	009b      	lsls	r3, r3, #2
 800d602:	4413      	add	r3, r2
 800d604:	009b      	lsls	r3, r3, #2
 800d606:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800d60a:	687a      	ldr	r2, [r7, #4]
 800d60c:	4413      	add	r3, r2
 800d60e:	3304      	adds	r3, #4
 800d610:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800d612:	7bbb      	ldrb	r3, [r7, #14]
 800d614:	2b00      	cmp	r3, #0
 800d616:	d002      	beq.n	800d61e <USBD_StdEPReq+0x2da>
 800d618:	7bbb      	ldrb	r3, [r7, #14]
 800d61a:	2b80      	cmp	r3, #128	@ 0x80
 800d61c:	d103      	bne.n	800d626 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800d61e:	68bb      	ldr	r3, [r7, #8]
 800d620:	2200      	movs	r2, #0
 800d622:	739a      	strb	r2, [r3, #14]
 800d624:	e00e      	b.n	800d644 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800d626:	7bbb      	ldrb	r3, [r7, #14]
 800d628:	4619      	mov	r1, r3
 800d62a:	6878      	ldr	r0, [r7, #4]
 800d62c:	f001 f8c2 	bl	800e7b4 <USBD_LL_IsStallEP>
 800d630:	4603      	mov	r3, r0
 800d632:	2b00      	cmp	r3, #0
 800d634:	d003      	beq.n	800d63e <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800d636:	68bb      	ldr	r3, [r7, #8]
 800d638:	2201      	movs	r2, #1
 800d63a:	739a      	strb	r2, [r3, #14]
 800d63c:	e002      	b.n	800d644 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800d63e:	68bb      	ldr	r3, [r7, #8]
 800d640:	2200      	movs	r2, #0
 800d642:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800d644:	68bb      	ldr	r3, [r7, #8]
 800d646:	330e      	adds	r3, #14
 800d648:	2202      	movs	r2, #2
 800d64a:	4619      	mov	r1, r3
 800d64c:	6878      	ldr	r0, [r7, #4]
 800d64e:	f000 fbdd 	bl	800de0c <USBD_CtlSendData>
              break;
 800d652:	e004      	b.n	800d65e <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 800d654:	6839      	ldr	r1, [r7, #0]
 800d656:	6878      	ldr	r0, [r7, #4]
 800d658:	f000 fb5b 	bl	800dd12 <USBD_CtlError>
              break;
 800d65c:	bf00      	nop
          }
          break;
 800d65e:	e004      	b.n	800d66a <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800d660:	6839      	ldr	r1, [r7, #0]
 800d662:	6878      	ldr	r0, [r7, #4]
 800d664:	f000 fb55 	bl	800dd12 <USBD_CtlError>
          break;
 800d668:	bf00      	nop
      }
      break;
 800d66a:	e005      	b.n	800d678 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800d66c:	6839      	ldr	r1, [r7, #0]
 800d66e:	6878      	ldr	r0, [r7, #4]
 800d670:	f000 fb4f 	bl	800dd12 <USBD_CtlError>
      break;
 800d674:	e000      	b.n	800d678 <USBD_StdEPReq+0x334>
      break;
 800d676:	bf00      	nop
  }

  return ret;
 800d678:	7bfb      	ldrb	r3, [r7, #15]
}
 800d67a:	4618      	mov	r0, r3
 800d67c:	3710      	adds	r7, #16
 800d67e:	46bd      	mov	sp, r7
 800d680:	bd80      	pop	{r7, pc}
	...

0800d684 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d684:	b580      	push	{r7, lr}
 800d686:	b084      	sub	sp, #16
 800d688:	af00      	add	r7, sp, #0
 800d68a:	6078      	str	r0, [r7, #4]
 800d68c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800d68e:	2300      	movs	r3, #0
 800d690:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800d692:	2300      	movs	r3, #0
 800d694:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800d696:	2300      	movs	r3, #0
 800d698:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800d69a:	683b      	ldr	r3, [r7, #0]
 800d69c:	885b      	ldrh	r3, [r3, #2]
 800d69e:	0a1b      	lsrs	r3, r3, #8
 800d6a0:	b29b      	uxth	r3, r3
 800d6a2:	3b01      	subs	r3, #1
 800d6a4:	2b06      	cmp	r3, #6
 800d6a6:	f200 8128 	bhi.w	800d8fa <USBD_GetDescriptor+0x276>
 800d6aa:	a201      	add	r2, pc, #4	@ (adr r2, 800d6b0 <USBD_GetDescriptor+0x2c>)
 800d6ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d6b0:	0800d6cd 	.word	0x0800d6cd
 800d6b4:	0800d6e5 	.word	0x0800d6e5
 800d6b8:	0800d725 	.word	0x0800d725
 800d6bc:	0800d8fb 	.word	0x0800d8fb
 800d6c0:	0800d8fb 	.word	0x0800d8fb
 800d6c4:	0800d89b 	.word	0x0800d89b
 800d6c8:	0800d8c7 	.word	0x0800d8c7
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800d6cc:	687b      	ldr	r3, [r7, #4]
 800d6ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d6d2:	681b      	ldr	r3, [r3, #0]
 800d6d4:	687a      	ldr	r2, [r7, #4]
 800d6d6:	7c12      	ldrb	r2, [r2, #16]
 800d6d8:	f107 0108 	add.w	r1, r7, #8
 800d6dc:	4610      	mov	r0, r2
 800d6de:	4798      	blx	r3
 800d6e0:	60f8      	str	r0, [r7, #12]
      break;
 800d6e2:	e112      	b.n	800d90a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d6e4:	687b      	ldr	r3, [r7, #4]
 800d6e6:	7c1b      	ldrb	r3, [r3, #16]
 800d6e8:	2b00      	cmp	r3, #0
 800d6ea:	d10d      	bne.n	800d708 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d6f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d6f4:	f107 0208 	add.w	r2, r7, #8
 800d6f8:	4610      	mov	r0, r2
 800d6fa:	4798      	blx	r3
 800d6fc:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d6fe:	68fb      	ldr	r3, [r7, #12]
 800d700:	3301      	adds	r3, #1
 800d702:	2202      	movs	r2, #2
 800d704:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800d706:	e100      	b.n	800d90a <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d70e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d710:	f107 0208 	add.w	r2, r7, #8
 800d714:	4610      	mov	r0, r2
 800d716:	4798      	blx	r3
 800d718:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d71a:	68fb      	ldr	r3, [r7, #12]
 800d71c:	3301      	adds	r3, #1
 800d71e:	2202      	movs	r2, #2
 800d720:	701a      	strb	r2, [r3, #0]
      break;
 800d722:	e0f2      	b.n	800d90a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800d724:	683b      	ldr	r3, [r7, #0]
 800d726:	885b      	ldrh	r3, [r3, #2]
 800d728:	b2db      	uxtb	r3, r3
 800d72a:	2b05      	cmp	r3, #5
 800d72c:	f200 80ac 	bhi.w	800d888 <USBD_GetDescriptor+0x204>
 800d730:	a201      	add	r2, pc, #4	@ (adr r2, 800d738 <USBD_GetDescriptor+0xb4>)
 800d732:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d736:	bf00      	nop
 800d738:	0800d751 	.word	0x0800d751
 800d73c:	0800d785 	.word	0x0800d785
 800d740:	0800d7b9 	.word	0x0800d7b9
 800d744:	0800d7ed 	.word	0x0800d7ed
 800d748:	0800d821 	.word	0x0800d821
 800d74c:	0800d855 	.word	0x0800d855
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800d750:	687b      	ldr	r3, [r7, #4]
 800d752:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d756:	685b      	ldr	r3, [r3, #4]
 800d758:	2b00      	cmp	r3, #0
 800d75a:	d00b      	beq.n	800d774 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800d75c:	687b      	ldr	r3, [r7, #4]
 800d75e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d762:	685b      	ldr	r3, [r3, #4]
 800d764:	687a      	ldr	r2, [r7, #4]
 800d766:	7c12      	ldrb	r2, [r2, #16]
 800d768:	f107 0108 	add.w	r1, r7, #8
 800d76c:	4610      	mov	r0, r2
 800d76e:	4798      	blx	r3
 800d770:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d772:	e091      	b.n	800d898 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d774:	6839      	ldr	r1, [r7, #0]
 800d776:	6878      	ldr	r0, [r7, #4]
 800d778:	f000 facb 	bl	800dd12 <USBD_CtlError>
            err++;
 800d77c:	7afb      	ldrb	r3, [r7, #11]
 800d77e:	3301      	adds	r3, #1
 800d780:	72fb      	strb	r3, [r7, #11]
          break;
 800d782:	e089      	b.n	800d898 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d78a:	689b      	ldr	r3, [r3, #8]
 800d78c:	2b00      	cmp	r3, #0
 800d78e:	d00b      	beq.n	800d7a8 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d796:	689b      	ldr	r3, [r3, #8]
 800d798:	687a      	ldr	r2, [r7, #4]
 800d79a:	7c12      	ldrb	r2, [r2, #16]
 800d79c:	f107 0108 	add.w	r1, r7, #8
 800d7a0:	4610      	mov	r0, r2
 800d7a2:	4798      	blx	r3
 800d7a4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d7a6:	e077      	b.n	800d898 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d7a8:	6839      	ldr	r1, [r7, #0]
 800d7aa:	6878      	ldr	r0, [r7, #4]
 800d7ac:	f000 fab1 	bl	800dd12 <USBD_CtlError>
            err++;
 800d7b0:	7afb      	ldrb	r3, [r7, #11]
 800d7b2:	3301      	adds	r3, #1
 800d7b4:	72fb      	strb	r3, [r7, #11]
          break;
 800d7b6:	e06f      	b.n	800d898 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800d7b8:	687b      	ldr	r3, [r7, #4]
 800d7ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d7be:	68db      	ldr	r3, [r3, #12]
 800d7c0:	2b00      	cmp	r3, #0
 800d7c2:	d00b      	beq.n	800d7dc <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800d7c4:	687b      	ldr	r3, [r7, #4]
 800d7c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d7ca:	68db      	ldr	r3, [r3, #12]
 800d7cc:	687a      	ldr	r2, [r7, #4]
 800d7ce:	7c12      	ldrb	r2, [r2, #16]
 800d7d0:	f107 0108 	add.w	r1, r7, #8
 800d7d4:	4610      	mov	r0, r2
 800d7d6:	4798      	blx	r3
 800d7d8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d7da:	e05d      	b.n	800d898 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d7dc:	6839      	ldr	r1, [r7, #0]
 800d7de:	6878      	ldr	r0, [r7, #4]
 800d7e0:	f000 fa97 	bl	800dd12 <USBD_CtlError>
            err++;
 800d7e4:	7afb      	ldrb	r3, [r7, #11]
 800d7e6:	3301      	adds	r3, #1
 800d7e8:	72fb      	strb	r3, [r7, #11]
          break;
 800d7ea:	e055      	b.n	800d898 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800d7ec:	687b      	ldr	r3, [r7, #4]
 800d7ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d7f2:	691b      	ldr	r3, [r3, #16]
 800d7f4:	2b00      	cmp	r3, #0
 800d7f6:	d00b      	beq.n	800d810 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800d7f8:	687b      	ldr	r3, [r7, #4]
 800d7fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d7fe:	691b      	ldr	r3, [r3, #16]
 800d800:	687a      	ldr	r2, [r7, #4]
 800d802:	7c12      	ldrb	r2, [r2, #16]
 800d804:	f107 0108 	add.w	r1, r7, #8
 800d808:	4610      	mov	r0, r2
 800d80a:	4798      	blx	r3
 800d80c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d80e:	e043      	b.n	800d898 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d810:	6839      	ldr	r1, [r7, #0]
 800d812:	6878      	ldr	r0, [r7, #4]
 800d814:	f000 fa7d 	bl	800dd12 <USBD_CtlError>
            err++;
 800d818:	7afb      	ldrb	r3, [r7, #11]
 800d81a:	3301      	adds	r3, #1
 800d81c:	72fb      	strb	r3, [r7, #11]
          break;
 800d81e:	e03b      	b.n	800d898 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800d820:	687b      	ldr	r3, [r7, #4]
 800d822:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d826:	695b      	ldr	r3, [r3, #20]
 800d828:	2b00      	cmp	r3, #0
 800d82a:	d00b      	beq.n	800d844 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d832:	695b      	ldr	r3, [r3, #20]
 800d834:	687a      	ldr	r2, [r7, #4]
 800d836:	7c12      	ldrb	r2, [r2, #16]
 800d838:	f107 0108 	add.w	r1, r7, #8
 800d83c:	4610      	mov	r0, r2
 800d83e:	4798      	blx	r3
 800d840:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d842:	e029      	b.n	800d898 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d844:	6839      	ldr	r1, [r7, #0]
 800d846:	6878      	ldr	r0, [r7, #4]
 800d848:	f000 fa63 	bl	800dd12 <USBD_CtlError>
            err++;
 800d84c:	7afb      	ldrb	r3, [r7, #11]
 800d84e:	3301      	adds	r3, #1
 800d850:	72fb      	strb	r3, [r7, #11]
          break;
 800d852:	e021      	b.n	800d898 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800d854:	687b      	ldr	r3, [r7, #4]
 800d856:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d85a:	699b      	ldr	r3, [r3, #24]
 800d85c:	2b00      	cmp	r3, #0
 800d85e:	d00b      	beq.n	800d878 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d866:	699b      	ldr	r3, [r3, #24]
 800d868:	687a      	ldr	r2, [r7, #4]
 800d86a:	7c12      	ldrb	r2, [r2, #16]
 800d86c:	f107 0108 	add.w	r1, r7, #8
 800d870:	4610      	mov	r0, r2
 800d872:	4798      	blx	r3
 800d874:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d876:	e00f      	b.n	800d898 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800d878:	6839      	ldr	r1, [r7, #0]
 800d87a:	6878      	ldr	r0, [r7, #4]
 800d87c:	f000 fa49 	bl	800dd12 <USBD_CtlError>
            err++;
 800d880:	7afb      	ldrb	r3, [r7, #11]
 800d882:	3301      	adds	r3, #1
 800d884:	72fb      	strb	r3, [r7, #11]
          break;
 800d886:	e007      	b.n	800d898 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800d888:	6839      	ldr	r1, [r7, #0]
 800d88a:	6878      	ldr	r0, [r7, #4]
 800d88c:	f000 fa41 	bl	800dd12 <USBD_CtlError>
          err++;
 800d890:	7afb      	ldrb	r3, [r7, #11]
 800d892:	3301      	adds	r3, #1
 800d894:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800d896:	bf00      	nop
      }
      break;
 800d898:	e037      	b.n	800d90a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d89a:	687b      	ldr	r3, [r7, #4]
 800d89c:	7c1b      	ldrb	r3, [r3, #16]
 800d89e:	2b00      	cmp	r3, #0
 800d8a0:	d109      	bne.n	800d8b6 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d8a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d8aa:	f107 0208 	add.w	r2, r7, #8
 800d8ae:	4610      	mov	r0, r2
 800d8b0:	4798      	blx	r3
 800d8b2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d8b4:	e029      	b.n	800d90a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800d8b6:	6839      	ldr	r1, [r7, #0]
 800d8b8:	6878      	ldr	r0, [r7, #4]
 800d8ba:	f000 fa2a 	bl	800dd12 <USBD_CtlError>
        err++;
 800d8be:	7afb      	ldrb	r3, [r7, #11]
 800d8c0:	3301      	adds	r3, #1
 800d8c2:	72fb      	strb	r3, [r7, #11]
      break;
 800d8c4:	e021      	b.n	800d90a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d8c6:	687b      	ldr	r3, [r7, #4]
 800d8c8:	7c1b      	ldrb	r3, [r3, #16]
 800d8ca:	2b00      	cmp	r3, #0
 800d8cc:	d10d      	bne.n	800d8ea <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800d8ce:	687b      	ldr	r3, [r7, #4]
 800d8d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d8d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d8d6:	f107 0208 	add.w	r2, r7, #8
 800d8da:	4610      	mov	r0, r2
 800d8dc:	4798      	blx	r3
 800d8de:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800d8e0:	68fb      	ldr	r3, [r7, #12]
 800d8e2:	3301      	adds	r3, #1
 800d8e4:	2207      	movs	r2, #7
 800d8e6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d8e8:	e00f      	b.n	800d90a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800d8ea:	6839      	ldr	r1, [r7, #0]
 800d8ec:	6878      	ldr	r0, [r7, #4]
 800d8ee:	f000 fa10 	bl	800dd12 <USBD_CtlError>
        err++;
 800d8f2:	7afb      	ldrb	r3, [r7, #11]
 800d8f4:	3301      	adds	r3, #1
 800d8f6:	72fb      	strb	r3, [r7, #11]
      break;
 800d8f8:	e007      	b.n	800d90a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800d8fa:	6839      	ldr	r1, [r7, #0]
 800d8fc:	6878      	ldr	r0, [r7, #4]
 800d8fe:	f000 fa08 	bl	800dd12 <USBD_CtlError>
      err++;
 800d902:	7afb      	ldrb	r3, [r7, #11]
 800d904:	3301      	adds	r3, #1
 800d906:	72fb      	strb	r3, [r7, #11]
      break;
 800d908:	bf00      	nop
  }

  if (err != 0U)
 800d90a:	7afb      	ldrb	r3, [r7, #11]
 800d90c:	2b00      	cmp	r3, #0
 800d90e:	d11e      	bne.n	800d94e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800d910:	683b      	ldr	r3, [r7, #0]
 800d912:	88db      	ldrh	r3, [r3, #6]
 800d914:	2b00      	cmp	r3, #0
 800d916:	d016      	beq.n	800d946 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800d918:	893b      	ldrh	r3, [r7, #8]
 800d91a:	2b00      	cmp	r3, #0
 800d91c:	d00e      	beq.n	800d93c <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800d91e:	683b      	ldr	r3, [r7, #0]
 800d920:	88da      	ldrh	r2, [r3, #6]
 800d922:	893b      	ldrh	r3, [r7, #8]
 800d924:	4293      	cmp	r3, r2
 800d926:	bf28      	it	cs
 800d928:	4613      	movcs	r3, r2
 800d92a:	b29b      	uxth	r3, r3
 800d92c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800d92e:	893b      	ldrh	r3, [r7, #8]
 800d930:	461a      	mov	r2, r3
 800d932:	68f9      	ldr	r1, [r7, #12]
 800d934:	6878      	ldr	r0, [r7, #4]
 800d936:	f000 fa69 	bl	800de0c <USBD_CtlSendData>
 800d93a:	e009      	b.n	800d950 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800d93c:	6839      	ldr	r1, [r7, #0]
 800d93e:	6878      	ldr	r0, [r7, #4]
 800d940:	f000 f9e7 	bl	800dd12 <USBD_CtlError>
 800d944:	e004      	b.n	800d950 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800d946:	6878      	ldr	r0, [r7, #4]
 800d948:	f000 fac1 	bl	800dece <USBD_CtlSendStatus>
 800d94c:	e000      	b.n	800d950 <USBD_GetDescriptor+0x2cc>
    return;
 800d94e:	bf00      	nop
  }
}
 800d950:	3710      	adds	r7, #16
 800d952:	46bd      	mov	sp, r7
 800d954:	bd80      	pop	{r7, pc}
 800d956:	bf00      	nop

0800d958 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d958:	b580      	push	{r7, lr}
 800d95a:	b084      	sub	sp, #16
 800d95c:	af00      	add	r7, sp, #0
 800d95e:	6078      	str	r0, [r7, #4]
 800d960:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800d962:	683b      	ldr	r3, [r7, #0]
 800d964:	889b      	ldrh	r3, [r3, #4]
 800d966:	2b00      	cmp	r3, #0
 800d968:	d131      	bne.n	800d9ce <USBD_SetAddress+0x76>
 800d96a:	683b      	ldr	r3, [r7, #0]
 800d96c:	88db      	ldrh	r3, [r3, #6]
 800d96e:	2b00      	cmp	r3, #0
 800d970:	d12d      	bne.n	800d9ce <USBD_SetAddress+0x76>
 800d972:	683b      	ldr	r3, [r7, #0]
 800d974:	885b      	ldrh	r3, [r3, #2]
 800d976:	2b7f      	cmp	r3, #127	@ 0x7f
 800d978:	d829      	bhi.n	800d9ce <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800d97a:	683b      	ldr	r3, [r7, #0]
 800d97c:	885b      	ldrh	r3, [r3, #2]
 800d97e:	b2db      	uxtb	r3, r3
 800d980:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d984:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d986:	687b      	ldr	r3, [r7, #4]
 800d988:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d98c:	b2db      	uxtb	r3, r3
 800d98e:	2b03      	cmp	r3, #3
 800d990:	d104      	bne.n	800d99c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800d992:	6839      	ldr	r1, [r7, #0]
 800d994:	6878      	ldr	r0, [r7, #4]
 800d996:	f000 f9bc 	bl	800dd12 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d99a:	e01d      	b.n	800d9d8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	7bfa      	ldrb	r2, [r7, #15]
 800d9a0:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800d9a4:	7bfb      	ldrb	r3, [r7, #15]
 800d9a6:	4619      	mov	r1, r3
 800d9a8:	6878      	ldr	r0, [r7, #4]
 800d9aa:	f000 ff2f 	bl	800e80c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800d9ae:	6878      	ldr	r0, [r7, #4]
 800d9b0:	f000 fa8d 	bl	800dece <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800d9b4:	7bfb      	ldrb	r3, [r7, #15]
 800d9b6:	2b00      	cmp	r3, #0
 800d9b8:	d004      	beq.n	800d9c4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800d9ba:	687b      	ldr	r3, [r7, #4]
 800d9bc:	2202      	movs	r2, #2
 800d9be:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d9c2:	e009      	b.n	800d9d8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800d9c4:	687b      	ldr	r3, [r7, #4]
 800d9c6:	2201      	movs	r2, #1
 800d9c8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d9cc:	e004      	b.n	800d9d8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800d9ce:	6839      	ldr	r1, [r7, #0]
 800d9d0:	6878      	ldr	r0, [r7, #4]
 800d9d2:	f000 f99e 	bl	800dd12 <USBD_CtlError>
  }
}
 800d9d6:	bf00      	nop
 800d9d8:	bf00      	nop
 800d9da:	3710      	adds	r7, #16
 800d9dc:	46bd      	mov	sp, r7
 800d9de:	bd80      	pop	{r7, pc}

0800d9e0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d9e0:	b580      	push	{r7, lr}
 800d9e2:	b084      	sub	sp, #16
 800d9e4:	af00      	add	r7, sp, #0
 800d9e6:	6078      	str	r0, [r7, #4]
 800d9e8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d9ea:	2300      	movs	r3, #0
 800d9ec:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800d9ee:	683b      	ldr	r3, [r7, #0]
 800d9f0:	885b      	ldrh	r3, [r3, #2]
 800d9f2:	b2da      	uxtb	r2, r3
 800d9f4:	4b4e      	ldr	r3, [pc, #312]	@ (800db30 <USBD_SetConfig+0x150>)
 800d9f6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800d9f8:	4b4d      	ldr	r3, [pc, #308]	@ (800db30 <USBD_SetConfig+0x150>)
 800d9fa:	781b      	ldrb	r3, [r3, #0]
 800d9fc:	2b01      	cmp	r3, #1
 800d9fe:	d905      	bls.n	800da0c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800da00:	6839      	ldr	r1, [r7, #0]
 800da02:	6878      	ldr	r0, [r7, #4]
 800da04:	f000 f985 	bl	800dd12 <USBD_CtlError>
    return USBD_FAIL;
 800da08:	2303      	movs	r3, #3
 800da0a:	e08c      	b.n	800db26 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800da12:	b2db      	uxtb	r3, r3
 800da14:	2b02      	cmp	r3, #2
 800da16:	d002      	beq.n	800da1e <USBD_SetConfig+0x3e>
 800da18:	2b03      	cmp	r3, #3
 800da1a:	d029      	beq.n	800da70 <USBD_SetConfig+0x90>
 800da1c:	e075      	b.n	800db0a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800da1e:	4b44      	ldr	r3, [pc, #272]	@ (800db30 <USBD_SetConfig+0x150>)
 800da20:	781b      	ldrb	r3, [r3, #0]
 800da22:	2b00      	cmp	r3, #0
 800da24:	d020      	beq.n	800da68 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800da26:	4b42      	ldr	r3, [pc, #264]	@ (800db30 <USBD_SetConfig+0x150>)
 800da28:	781b      	ldrb	r3, [r3, #0]
 800da2a:	461a      	mov	r2, r3
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800da30:	4b3f      	ldr	r3, [pc, #252]	@ (800db30 <USBD_SetConfig+0x150>)
 800da32:	781b      	ldrb	r3, [r3, #0]
 800da34:	4619      	mov	r1, r3
 800da36:	6878      	ldr	r0, [r7, #4]
 800da38:	f7fe ffcd 	bl	800c9d6 <USBD_SetClassConfig>
 800da3c:	4603      	mov	r3, r0
 800da3e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800da40:	7bfb      	ldrb	r3, [r7, #15]
 800da42:	2b00      	cmp	r3, #0
 800da44:	d008      	beq.n	800da58 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800da46:	6839      	ldr	r1, [r7, #0]
 800da48:	6878      	ldr	r0, [r7, #4]
 800da4a:	f000 f962 	bl	800dd12 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800da4e:	687b      	ldr	r3, [r7, #4]
 800da50:	2202      	movs	r2, #2
 800da52:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800da56:	e065      	b.n	800db24 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800da58:	6878      	ldr	r0, [r7, #4]
 800da5a:	f000 fa38 	bl	800dece <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800da5e:	687b      	ldr	r3, [r7, #4]
 800da60:	2203      	movs	r2, #3
 800da62:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800da66:	e05d      	b.n	800db24 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800da68:	6878      	ldr	r0, [r7, #4]
 800da6a:	f000 fa30 	bl	800dece <USBD_CtlSendStatus>
      break;
 800da6e:	e059      	b.n	800db24 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800da70:	4b2f      	ldr	r3, [pc, #188]	@ (800db30 <USBD_SetConfig+0x150>)
 800da72:	781b      	ldrb	r3, [r3, #0]
 800da74:	2b00      	cmp	r3, #0
 800da76:	d112      	bne.n	800da9e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800da78:	687b      	ldr	r3, [r7, #4]
 800da7a:	2202      	movs	r2, #2
 800da7c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800da80:	4b2b      	ldr	r3, [pc, #172]	@ (800db30 <USBD_SetConfig+0x150>)
 800da82:	781b      	ldrb	r3, [r3, #0]
 800da84:	461a      	mov	r2, r3
 800da86:	687b      	ldr	r3, [r7, #4]
 800da88:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800da8a:	4b29      	ldr	r3, [pc, #164]	@ (800db30 <USBD_SetConfig+0x150>)
 800da8c:	781b      	ldrb	r3, [r3, #0]
 800da8e:	4619      	mov	r1, r3
 800da90:	6878      	ldr	r0, [r7, #4]
 800da92:	f7fe ffbc 	bl	800ca0e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800da96:	6878      	ldr	r0, [r7, #4]
 800da98:	f000 fa19 	bl	800dece <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800da9c:	e042      	b.n	800db24 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800da9e:	4b24      	ldr	r3, [pc, #144]	@ (800db30 <USBD_SetConfig+0x150>)
 800daa0:	781b      	ldrb	r3, [r3, #0]
 800daa2:	461a      	mov	r2, r3
 800daa4:	687b      	ldr	r3, [r7, #4]
 800daa6:	685b      	ldr	r3, [r3, #4]
 800daa8:	429a      	cmp	r2, r3
 800daaa:	d02a      	beq.n	800db02 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800daac:	687b      	ldr	r3, [r7, #4]
 800daae:	685b      	ldr	r3, [r3, #4]
 800dab0:	b2db      	uxtb	r3, r3
 800dab2:	4619      	mov	r1, r3
 800dab4:	6878      	ldr	r0, [r7, #4]
 800dab6:	f7fe ffaa 	bl	800ca0e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800daba:	4b1d      	ldr	r3, [pc, #116]	@ (800db30 <USBD_SetConfig+0x150>)
 800dabc:	781b      	ldrb	r3, [r3, #0]
 800dabe:	461a      	mov	r2, r3
 800dac0:	687b      	ldr	r3, [r7, #4]
 800dac2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800dac4:	4b1a      	ldr	r3, [pc, #104]	@ (800db30 <USBD_SetConfig+0x150>)
 800dac6:	781b      	ldrb	r3, [r3, #0]
 800dac8:	4619      	mov	r1, r3
 800daca:	6878      	ldr	r0, [r7, #4]
 800dacc:	f7fe ff83 	bl	800c9d6 <USBD_SetClassConfig>
 800dad0:	4603      	mov	r3, r0
 800dad2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800dad4:	7bfb      	ldrb	r3, [r7, #15]
 800dad6:	2b00      	cmp	r3, #0
 800dad8:	d00f      	beq.n	800dafa <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800dada:	6839      	ldr	r1, [r7, #0]
 800dadc:	6878      	ldr	r0, [r7, #4]
 800dade:	f000 f918 	bl	800dd12 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800dae2:	687b      	ldr	r3, [r7, #4]
 800dae4:	685b      	ldr	r3, [r3, #4]
 800dae6:	b2db      	uxtb	r3, r3
 800dae8:	4619      	mov	r1, r3
 800daea:	6878      	ldr	r0, [r7, #4]
 800daec:	f7fe ff8f 	bl	800ca0e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800daf0:	687b      	ldr	r3, [r7, #4]
 800daf2:	2202      	movs	r2, #2
 800daf4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800daf8:	e014      	b.n	800db24 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800dafa:	6878      	ldr	r0, [r7, #4]
 800dafc:	f000 f9e7 	bl	800dece <USBD_CtlSendStatus>
      break;
 800db00:	e010      	b.n	800db24 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800db02:	6878      	ldr	r0, [r7, #4]
 800db04:	f000 f9e3 	bl	800dece <USBD_CtlSendStatus>
      break;
 800db08:	e00c      	b.n	800db24 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800db0a:	6839      	ldr	r1, [r7, #0]
 800db0c:	6878      	ldr	r0, [r7, #4]
 800db0e:	f000 f900 	bl	800dd12 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800db12:	4b07      	ldr	r3, [pc, #28]	@ (800db30 <USBD_SetConfig+0x150>)
 800db14:	781b      	ldrb	r3, [r3, #0]
 800db16:	4619      	mov	r1, r3
 800db18:	6878      	ldr	r0, [r7, #4]
 800db1a:	f7fe ff78 	bl	800ca0e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800db1e:	2303      	movs	r3, #3
 800db20:	73fb      	strb	r3, [r7, #15]
      break;
 800db22:	bf00      	nop
  }

  return ret;
 800db24:	7bfb      	ldrb	r3, [r7, #15]
}
 800db26:	4618      	mov	r0, r3
 800db28:	3710      	adds	r7, #16
 800db2a:	46bd      	mov	sp, r7
 800db2c:	bd80      	pop	{r7, pc}
 800db2e:	bf00      	nop
 800db30:	20002ec0 	.word	0x20002ec0

0800db34 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800db34:	b580      	push	{r7, lr}
 800db36:	b082      	sub	sp, #8
 800db38:	af00      	add	r7, sp, #0
 800db3a:	6078      	str	r0, [r7, #4]
 800db3c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800db3e:	683b      	ldr	r3, [r7, #0]
 800db40:	88db      	ldrh	r3, [r3, #6]
 800db42:	2b01      	cmp	r3, #1
 800db44:	d004      	beq.n	800db50 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800db46:	6839      	ldr	r1, [r7, #0]
 800db48:	6878      	ldr	r0, [r7, #4]
 800db4a:	f000 f8e2 	bl	800dd12 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800db4e:	e023      	b.n	800db98 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800db50:	687b      	ldr	r3, [r7, #4]
 800db52:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800db56:	b2db      	uxtb	r3, r3
 800db58:	2b02      	cmp	r3, #2
 800db5a:	dc02      	bgt.n	800db62 <USBD_GetConfig+0x2e>
 800db5c:	2b00      	cmp	r3, #0
 800db5e:	dc03      	bgt.n	800db68 <USBD_GetConfig+0x34>
 800db60:	e015      	b.n	800db8e <USBD_GetConfig+0x5a>
 800db62:	2b03      	cmp	r3, #3
 800db64:	d00b      	beq.n	800db7e <USBD_GetConfig+0x4a>
 800db66:	e012      	b.n	800db8e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800db68:	687b      	ldr	r3, [r7, #4]
 800db6a:	2200      	movs	r2, #0
 800db6c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800db6e:	687b      	ldr	r3, [r7, #4]
 800db70:	3308      	adds	r3, #8
 800db72:	2201      	movs	r2, #1
 800db74:	4619      	mov	r1, r3
 800db76:	6878      	ldr	r0, [r7, #4]
 800db78:	f000 f948 	bl	800de0c <USBD_CtlSendData>
        break;
 800db7c:	e00c      	b.n	800db98 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800db7e:	687b      	ldr	r3, [r7, #4]
 800db80:	3304      	adds	r3, #4
 800db82:	2201      	movs	r2, #1
 800db84:	4619      	mov	r1, r3
 800db86:	6878      	ldr	r0, [r7, #4]
 800db88:	f000 f940 	bl	800de0c <USBD_CtlSendData>
        break;
 800db8c:	e004      	b.n	800db98 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800db8e:	6839      	ldr	r1, [r7, #0]
 800db90:	6878      	ldr	r0, [r7, #4]
 800db92:	f000 f8be 	bl	800dd12 <USBD_CtlError>
        break;
 800db96:	bf00      	nop
}
 800db98:	bf00      	nop
 800db9a:	3708      	adds	r7, #8
 800db9c:	46bd      	mov	sp, r7
 800db9e:	bd80      	pop	{r7, pc}

0800dba0 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dba0:	b580      	push	{r7, lr}
 800dba2:	b082      	sub	sp, #8
 800dba4:	af00      	add	r7, sp, #0
 800dba6:	6078      	str	r0, [r7, #4]
 800dba8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800dbaa:	687b      	ldr	r3, [r7, #4]
 800dbac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dbb0:	b2db      	uxtb	r3, r3
 800dbb2:	3b01      	subs	r3, #1
 800dbb4:	2b02      	cmp	r3, #2
 800dbb6:	d81e      	bhi.n	800dbf6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800dbb8:	683b      	ldr	r3, [r7, #0]
 800dbba:	88db      	ldrh	r3, [r3, #6]
 800dbbc:	2b02      	cmp	r3, #2
 800dbbe:	d004      	beq.n	800dbca <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800dbc0:	6839      	ldr	r1, [r7, #0]
 800dbc2:	6878      	ldr	r0, [r7, #4]
 800dbc4:	f000 f8a5 	bl	800dd12 <USBD_CtlError>
        break;
 800dbc8:	e01a      	b.n	800dc00 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800dbca:	687b      	ldr	r3, [r7, #4]
 800dbcc:	2201      	movs	r2, #1
 800dbce:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800dbd0:	687b      	ldr	r3, [r7, #4]
 800dbd2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800dbd6:	2b00      	cmp	r3, #0
 800dbd8:	d005      	beq.n	800dbe6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800dbda:	687b      	ldr	r3, [r7, #4]
 800dbdc:	68db      	ldr	r3, [r3, #12]
 800dbde:	f043 0202 	orr.w	r2, r3, #2
 800dbe2:	687b      	ldr	r3, [r7, #4]
 800dbe4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800dbe6:	687b      	ldr	r3, [r7, #4]
 800dbe8:	330c      	adds	r3, #12
 800dbea:	2202      	movs	r2, #2
 800dbec:	4619      	mov	r1, r3
 800dbee:	6878      	ldr	r0, [r7, #4]
 800dbf0:	f000 f90c 	bl	800de0c <USBD_CtlSendData>
      break;
 800dbf4:	e004      	b.n	800dc00 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800dbf6:	6839      	ldr	r1, [r7, #0]
 800dbf8:	6878      	ldr	r0, [r7, #4]
 800dbfa:	f000 f88a 	bl	800dd12 <USBD_CtlError>
      break;
 800dbfe:	bf00      	nop
  }
}
 800dc00:	bf00      	nop
 800dc02:	3708      	adds	r7, #8
 800dc04:	46bd      	mov	sp, r7
 800dc06:	bd80      	pop	{r7, pc}

0800dc08 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dc08:	b580      	push	{r7, lr}
 800dc0a:	b082      	sub	sp, #8
 800dc0c:	af00      	add	r7, sp, #0
 800dc0e:	6078      	str	r0, [r7, #4]
 800dc10:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800dc12:	683b      	ldr	r3, [r7, #0]
 800dc14:	885b      	ldrh	r3, [r3, #2]
 800dc16:	2b01      	cmp	r3, #1
 800dc18:	d107      	bne.n	800dc2a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800dc1a:	687b      	ldr	r3, [r7, #4]
 800dc1c:	2201      	movs	r2, #1
 800dc1e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800dc22:	6878      	ldr	r0, [r7, #4]
 800dc24:	f000 f953 	bl	800dece <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800dc28:	e013      	b.n	800dc52 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800dc2a:	683b      	ldr	r3, [r7, #0]
 800dc2c:	885b      	ldrh	r3, [r3, #2]
 800dc2e:	2b02      	cmp	r3, #2
 800dc30:	d10b      	bne.n	800dc4a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800dc32:	683b      	ldr	r3, [r7, #0]
 800dc34:	889b      	ldrh	r3, [r3, #4]
 800dc36:	0a1b      	lsrs	r3, r3, #8
 800dc38:	b29b      	uxth	r3, r3
 800dc3a:	b2da      	uxtb	r2, r3
 800dc3c:	687b      	ldr	r3, [r7, #4]
 800dc3e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800dc42:	6878      	ldr	r0, [r7, #4]
 800dc44:	f000 f943 	bl	800dece <USBD_CtlSendStatus>
}
 800dc48:	e003      	b.n	800dc52 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800dc4a:	6839      	ldr	r1, [r7, #0]
 800dc4c:	6878      	ldr	r0, [r7, #4]
 800dc4e:	f000 f860 	bl	800dd12 <USBD_CtlError>
}
 800dc52:	bf00      	nop
 800dc54:	3708      	adds	r7, #8
 800dc56:	46bd      	mov	sp, r7
 800dc58:	bd80      	pop	{r7, pc}

0800dc5a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dc5a:	b580      	push	{r7, lr}
 800dc5c:	b082      	sub	sp, #8
 800dc5e:	af00      	add	r7, sp, #0
 800dc60:	6078      	str	r0, [r7, #4]
 800dc62:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800dc64:	687b      	ldr	r3, [r7, #4]
 800dc66:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dc6a:	b2db      	uxtb	r3, r3
 800dc6c:	3b01      	subs	r3, #1
 800dc6e:	2b02      	cmp	r3, #2
 800dc70:	d80b      	bhi.n	800dc8a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800dc72:	683b      	ldr	r3, [r7, #0]
 800dc74:	885b      	ldrh	r3, [r3, #2]
 800dc76:	2b01      	cmp	r3, #1
 800dc78:	d10c      	bne.n	800dc94 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800dc7a:	687b      	ldr	r3, [r7, #4]
 800dc7c:	2200      	movs	r2, #0
 800dc7e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800dc82:	6878      	ldr	r0, [r7, #4]
 800dc84:	f000 f923 	bl	800dece <USBD_CtlSendStatus>
      }
      break;
 800dc88:	e004      	b.n	800dc94 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800dc8a:	6839      	ldr	r1, [r7, #0]
 800dc8c:	6878      	ldr	r0, [r7, #4]
 800dc8e:	f000 f840 	bl	800dd12 <USBD_CtlError>
      break;
 800dc92:	e000      	b.n	800dc96 <USBD_ClrFeature+0x3c>
      break;
 800dc94:	bf00      	nop
  }
}
 800dc96:	bf00      	nop
 800dc98:	3708      	adds	r7, #8
 800dc9a:	46bd      	mov	sp, r7
 800dc9c:	bd80      	pop	{r7, pc}

0800dc9e <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800dc9e:	b580      	push	{r7, lr}
 800dca0:	b084      	sub	sp, #16
 800dca2:	af00      	add	r7, sp, #0
 800dca4:	6078      	str	r0, [r7, #4]
 800dca6:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800dca8:	683b      	ldr	r3, [r7, #0]
 800dcaa:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800dcac:	68fb      	ldr	r3, [r7, #12]
 800dcae:	781a      	ldrb	r2, [r3, #0]
 800dcb0:	687b      	ldr	r3, [r7, #4]
 800dcb2:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800dcb4:	68fb      	ldr	r3, [r7, #12]
 800dcb6:	3301      	adds	r3, #1
 800dcb8:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800dcba:	68fb      	ldr	r3, [r7, #12]
 800dcbc:	781a      	ldrb	r2, [r3, #0]
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800dcc2:	68fb      	ldr	r3, [r7, #12]
 800dcc4:	3301      	adds	r3, #1
 800dcc6:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800dcc8:	68f8      	ldr	r0, [r7, #12]
 800dcca:	f7ff fa3d 	bl	800d148 <SWAPBYTE>
 800dcce:	4603      	mov	r3, r0
 800dcd0:	461a      	mov	r2, r3
 800dcd2:	687b      	ldr	r3, [r7, #4]
 800dcd4:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800dcd6:	68fb      	ldr	r3, [r7, #12]
 800dcd8:	3301      	adds	r3, #1
 800dcda:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800dcdc:	68fb      	ldr	r3, [r7, #12]
 800dcde:	3301      	adds	r3, #1
 800dce0:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800dce2:	68f8      	ldr	r0, [r7, #12]
 800dce4:	f7ff fa30 	bl	800d148 <SWAPBYTE>
 800dce8:	4603      	mov	r3, r0
 800dcea:	461a      	mov	r2, r3
 800dcec:	687b      	ldr	r3, [r7, #4]
 800dcee:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800dcf0:	68fb      	ldr	r3, [r7, #12]
 800dcf2:	3301      	adds	r3, #1
 800dcf4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800dcf6:	68fb      	ldr	r3, [r7, #12]
 800dcf8:	3301      	adds	r3, #1
 800dcfa:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800dcfc:	68f8      	ldr	r0, [r7, #12]
 800dcfe:	f7ff fa23 	bl	800d148 <SWAPBYTE>
 800dd02:	4603      	mov	r3, r0
 800dd04:	461a      	mov	r2, r3
 800dd06:	687b      	ldr	r3, [r7, #4]
 800dd08:	80da      	strh	r2, [r3, #6]
}
 800dd0a:	bf00      	nop
 800dd0c:	3710      	adds	r7, #16
 800dd0e:	46bd      	mov	sp, r7
 800dd10:	bd80      	pop	{r7, pc}

0800dd12 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dd12:	b580      	push	{r7, lr}
 800dd14:	b082      	sub	sp, #8
 800dd16:	af00      	add	r7, sp, #0
 800dd18:	6078      	str	r0, [r7, #4]
 800dd1a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800dd1c:	2180      	movs	r1, #128	@ 0x80
 800dd1e:	6878      	ldr	r0, [r7, #4]
 800dd20:	f000 fd0a 	bl	800e738 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800dd24:	2100      	movs	r1, #0
 800dd26:	6878      	ldr	r0, [r7, #4]
 800dd28:	f000 fd06 	bl	800e738 <USBD_LL_StallEP>
}
 800dd2c:	bf00      	nop
 800dd2e:	3708      	adds	r7, #8
 800dd30:	46bd      	mov	sp, r7
 800dd32:	bd80      	pop	{r7, pc}

0800dd34 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800dd34:	b580      	push	{r7, lr}
 800dd36:	b086      	sub	sp, #24
 800dd38:	af00      	add	r7, sp, #0
 800dd3a:	60f8      	str	r0, [r7, #12]
 800dd3c:	60b9      	str	r1, [r7, #8]
 800dd3e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800dd40:	2300      	movs	r3, #0
 800dd42:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800dd44:	68fb      	ldr	r3, [r7, #12]
 800dd46:	2b00      	cmp	r3, #0
 800dd48:	d042      	beq.n	800ddd0 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800dd4a:	68fb      	ldr	r3, [r7, #12]
 800dd4c:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800dd4e:	6938      	ldr	r0, [r7, #16]
 800dd50:	f000 f842 	bl	800ddd8 <USBD_GetLen>
 800dd54:	4603      	mov	r3, r0
 800dd56:	3301      	adds	r3, #1
 800dd58:	005b      	lsls	r3, r3, #1
 800dd5a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dd5e:	d808      	bhi.n	800dd72 <USBD_GetString+0x3e>
 800dd60:	6938      	ldr	r0, [r7, #16]
 800dd62:	f000 f839 	bl	800ddd8 <USBD_GetLen>
 800dd66:	4603      	mov	r3, r0
 800dd68:	3301      	adds	r3, #1
 800dd6a:	b29b      	uxth	r3, r3
 800dd6c:	005b      	lsls	r3, r3, #1
 800dd6e:	b29a      	uxth	r2, r3
 800dd70:	e001      	b.n	800dd76 <USBD_GetString+0x42>
 800dd72:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800dd76:	687b      	ldr	r3, [r7, #4]
 800dd78:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800dd7a:	7dfb      	ldrb	r3, [r7, #23]
 800dd7c:	68ba      	ldr	r2, [r7, #8]
 800dd7e:	4413      	add	r3, r2
 800dd80:	687a      	ldr	r2, [r7, #4]
 800dd82:	7812      	ldrb	r2, [r2, #0]
 800dd84:	701a      	strb	r2, [r3, #0]
  idx++;
 800dd86:	7dfb      	ldrb	r3, [r7, #23]
 800dd88:	3301      	adds	r3, #1
 800dd8a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800dd8c:	7dfb      	ldrb	r3, [r7, #23]
 800dd8e:	68ba      	ldr	r2, [r7, #8]
 800dd90:	4413      	add	r3, r2
 800dd92:	2203      	movs	r2, #3
 800dd94:	701a      	strb	r2, [r3, #0]
  idx++;
 800dd96:	7dfb      	ldrb	r3, [r7, #23]
 800dd98:	3301      	adds	r3, #1
 800dd9a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800dd9c:	e013      	b.n	800ddc6 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800dd9e:	7dfb      	ldrb	r3, [r7, #23]
 800dda0:	68ba      	ldr	r2, [r7, #8]
 800dda2:	4413      	add	r3, r2
 800dda4:	693a      	ldr	r2, [r7, #16]
 800dda6:	7812      	ldrb	r2, [r2, #0]
 800dda8:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800ddaa:	693b      	ldr	r3, [r7, #16]
 800ddac:	3301      	adds	r3, #1
 800ddae:	613b      	str	r3, [r7, #16]
    idx++;
 800ddb0:	7dfb      	ldrb	r3, [r7, #23]
 800ddb2:	3301      	adds	r3, #1
 800ddb4:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800ddb6:	7dfb      	ldrb	r3, [r7, #23]
 800ddb8:	68ba      	ldr	r2, [r7, #8]
 800ddba:	4413      	add	r3, r2
 800ddbc:	2200      	movs	r2, #0
 800ddbe:	701a      	strb	r2, [r3, #0]
    idx++;
 800ddc0:	7dfb      	ldrb	r3, [r7, #23]
 800ddc2:	3301      	adds	r3, #1
 800ddc4:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800ddc6:	693b      	ldr	r3, [r7, #16]
 800ddc8:	781b      	ldrb	r3, [r3, #0]
 800ddca:	2b00      	cmp	r3, #0
 800ddcc:	d1e7      	bne.n	800dd9e <USBD_GetString+0x6a>
 800ddce:	e000      	b.n	800ddd2 <USBD_GetString+0x9e>
    return;
 800ddd0:	bf00      	nop
  }
}
 800ddd2:	3718      	adds	r7, #24
 800ddd4:	46bd      	mov	sp, r7
 800ddd6:	bd80      	pop	{r7, pc}

0800ddd8 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800ddd8:	b480      	push	{r7}
 800ddda:	b085      	sub	sp, #20
 800dddc:	af00      	add	r7, sp, #0
 800ddde:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800dde0:	2300      	movs	r3, #0
 800dde2:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800dde8:	e005      	b.n	800ddf6 <USBD_GetLen+0x1e>
  {
    len++;
 800ddea:	7bfb      	ldrb	r3, [r7, #15]
 800ddec:	3301      	adds	r3, #1
 800ddee:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800ddf0:	68bb      	ldr	r3, [r7, #8]
 800ddf2:	3301      	adds	r3, #1
 800ddf4:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800ddf6:	68bb      	ldr	r3, [r7, #8]
 800ddf8:	781b      	ldrb	r3, [r3, #0]
 800ddfa:	2b00      	cmp	r3, #0
 800ddfc:	d1f5      	bne.n	800ddea <USBD_GetLen+0x12>
  }

  return len;
 800ddfe:	7bfb      	ldrb	r3, [r7, #15]
}
 800de00:	4618      	mov	r0, r3
 800de02:	3714      	adds	r7, #20
 800de04:	46bd      	mov	sp, r7
 800de06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de0a:	4770      	bx	lr

0800de0c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800de0c:	b580      	push	{r7, lr}
 800de0e:	b084      	sub	sp, #16
 800de10:	af00      	add	r7, sp, #0
 800de12:	60f8      	str	r0, [r7, #12]
 800de14:	60b9      	str	r1, [r7, #8]
 800de16:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800de18:	68fb      	ldr	r3, [r7, #12]
 800de1a:	2202      	movs	r2, #2
 800de1c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800de20:	68fb      	ldr	r3, [r7, #12]
 800de22:	687a      	ldr	r2, [r7, #4]
 800de24:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800de26:	68fb      	ldr	r3, [r7, #12]
 800de28:	68ba      	ldr	r2, [r7, #8]
 800de2a:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800de2c:	68fb      	ldr	r3, [r7, #12]
 800de2e:	687a      	ldr	r2, [r7, #4]
 800de30:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800de32:	687b      	ldr	r3, [r7, #4]
 800de34:	68ba      	ldr	r2, [r7, #8]
 800de36:	2100      	movs	r1, #0
 800de38:	68f8      	ldr	r0, [r7, #12]
 800de3a:	f000 fd06 	bl	800e84a <USBD_LL_Transmit>

  return USBD_OK;
 800de3e:	2300      	movs	r3, #0
}
 800de40:	4618      	mov	r0, r3
 800de42:	3710      	adds	r7, #16
 800de44:	46bd      	mov	sp, r7
 800de46:	bd80      	pop	{r7, pc}

0800de48 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800de48:	b580      	push	{r7, lr}
 800de4a:	b084      	sub	sp, #16
 800de4c:	af00      	add	r7, sp, #0
 800de4e:	60f8      	str	r0, [r7, #12]
 800de50:	60b9      	str	r1, [r7, #8]
 800de52:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800de54:	687b      	ldr	r3, [r7, #4]
 800de56:	68ba      	ldr	r2, [r7, #8]
 800de58:	2100      	movs	r1, #0
 800de5a:	68f8      	ldr	r0, [r7, #12]
 800de5c:	f000 fcf5 	bl	800e84a <USBD_LL_Transmit>

  return USBD_OK;
 800de60:	2300      	movs	r3, #0
}
 800de62:	4618      	mov	r0, r3
 800de64:	3710      	adds	r7, #16
 800de66:	46bd      	mov	sp, r7
 800de68:	bd80      	pop	{r7, pc}

0800de6a <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800de6a:	b580      	push	{r7, lr}
 800de6c:	b084      	sub	sp, #16
 800de6e:	af00      	add	r7, sp, #0
 800de70:	60f8      	str	r0, [r7, #12]
 800de72:	60b9      	str	r1, [r7, #8]
 800de74:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800de76:	68fb      	ldr	r3, [r7, #12]
 800de78:	2203      	movs	r2, #3
 800de7a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800de7e:	68fb      	ldr	r3, [r7, #12]
 800de80:	687a      	ldr	r2, [r7, #4]
 800de82:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800de86:	68fb      	ldr	r3, [r7, #12]
 800de88:	68ba      	ldr	r2, [r7, #8]
 800de8a:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800de8e:	68fb      	ldr	r3, [r7, #12]
 800de90:	687a      	ldr	r2, [r7, #4]
 800de92:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800de96:	687b      	ldr	r3, [r7, #4]
 800de98:	68ba      	ldr	r2, [r7, #8]
 800de9a:	2100      	movs	r1, #0
 800de9c:	68f8      	ldr	r0, [r7, #12]
 800de9e:	f000 fcf5 	bl	800e88c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800dea2:	2300      	movs	r3, #0
}
 800dea4:	4618      	mov	r0, r3
 800dea6:	3710      	adds	r7, #16
 800dea8:	46bd      	mov	sp, r7
 800deaa:	bd80      	pop	{r7, pc}

0800deac <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800deac:	b580      	push	{r7, lr}
 800deae:	b084      	sub	sp, #16
 800deb0:	af00      	add	r7, sp, #0
 800deb2:	60f8      	str	r0, [r7, #12]
 800deb4:	60b9      	str	r1, [r7, #8]
 800deb6:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800deb8:	687b      	ldr	r3, [r7, #4]
 800deba:	68ba      	ldr	r2, [r7, #8]
 800debc:	2100      	movs	r1, #0
 800debe:	68f8      	ldr	r0, [r7, #12]
 800dec0:	f000 fce4 	bl	800e88c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800dec4:	2300      	movs	r3, #0
}
 800dec6:	4618      	mov	r0, r3
 800dec8:	3710      	adds	r7, #16
 800deca:	46bd      	mov	sp, r7
 800decc:	bd80      	pop	{r7, pc}

0800dece <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800dece:	b580      	push	{r7, lr}
 800ded0:	b082      	sub	sp, #8
 800ded2:	af00      	add	r7, sp, #0
 800ded4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800ded6:	687b      	ldr	r3, [r7, #4]
 800ded8:	2204      	movs	r2, #4
 800deda:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800dede:	2300      	movs	r3, #0
 800dee0:	2200      	movs	r2, #0
 800dee2:	2100      	movs	r1, #0
 800dee4:	6878      	ldr	r0, [r7, #4]
 800dee6:	f000 fcb0 	bl	800e84a <USBD_LL_Transmit>

  return USBD_OK;
 800deea:	2300      	movs	r3, #0
}
 800deec:	4618      	mov	r0, r3
 800deee:	3708      	adds	r7, #8
 800def0:	46bd      	mov	sp, r7
 800def2:	bd80      	pop	{r7, pc}

0800def4 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800def4:	b580      	push	{r7, lr}
 800def6:	b082      	sub	sp, #8
 800def8:	af00      	add	r7, sp, #0
 800defa:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800defc:	687b      	ldr	r3, [r7, #4]
 800defe:	2205      	movs	r2, #5
 800df00:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800df04:	2300      	movs	r3, #0
 800df06:	2200      	movs	r2, #0
 800df08:	2100      	movs	r1, #0
 800df0a:	6878      	ldr	r0, [r7, #4]
 800df0c:	f000 fcbe 	bl	800e88c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800df10:	2300      	movs	r3, #0
}
 800df12:	4618      	mov	r0, r3
 800df14:	3708      	adds	r7, #8
 800df16:	46bd      	mov	sp, r7
 800df18:	bd80      	pop	{r7, pc}
	...

0800df1c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800df1c:	b580      	push	{r7, lr}
 800df1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800df20:	2200      	movs	r2, #0
 800df22:	4912      	ldr	r1, [pc, #72]	@ (800df6c <MX_USB_DEVICE_Init+0x50>)
 800df24:	4812      	ldr	r0, [pc, #72]	@ (800df70 <MX_USB_DEVICE_Init+0x54>)
 800df26:	f7fe fcd9 	bl	800c8dc <USBD_Init>
 800df2a:	4603      	mov	r3, r0
 800df2c:	2b00      	cmp	r3, #0
 800df2e:	d001      	beq.n	800df34 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800df30:	f7f4 fc46 	bl	80027c0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800df34:	490f      	ldr	r1, [pc, #60]	@ (800df74 <MX_USB_DEVICE_Init+0x58>)
 800df36:	480e      	ldr	r0, [pc, #56]	@ (800df70 <MX_USB_DEVICE_Init+0x54>)
 800df38:	f7fe fd00 	bl	800c93c <USBD_RegisterClass>
 800df3c:	4603      	mov	r3, r0
 800df3e:	2b00      	cmp	r3, #0
 800df40:	d001      	beq.n	800df46 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800df42:	f7f4 fc3d 	bl	80027c0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800df46:	490c      	ldr	r1, [pc, #48]	@ (800df78 <MX_USB_DEVICE_Init+0x5c>)
 800df48:	4809      	ldr	r0, [pc, #36]	@ (800df70 <MX_USB_DEVICE_Init+0x54>)
 800df4a:	f7fe fbf7 	bl	800c73c <USBD_CDC_RegisterInterface>
 800df4e:	4603      	mov	r3, r0
 800df50:	2b00      	cmp	r3, #0
 800df52:	d001      	beq.n	800df58 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800df54:	f7f4 fc34 	bl	80027c0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800df58:	4805      	ldr	r0, [pc, #20]	@ (800df70 <MX_USB_DEVICE_Init+0x54>)
 800df5a:	f7fe fd25 	bl	800c9a8 <USBD_Start>
 800df5e:	4603      	mov	r3, r0
 800df60:	2b00      	cmp	r3, #0
 800df62:	d001      	beq.n	800df68 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800df64:	f7f4 fc2c 	bl	80027c0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800df68:	bf00      	nop
 800df6a:	bd80      	pop	{r7, pc}
 800df6c:	200000d0 	.word	0x200000d0
 800df70:	20002ec4 	.word	0x20002ec4
 800df74:	2000003c 	.word	0x2000003c
 800df78:	200000bc 	.word	0x200000bc

0800df7c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800df7c:	b580      	push	{r7, lr}
 800df7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800df80:	2200      	movs	r2, #0
 800df82:	4905      	ldr	r1, [pc, #20]	@ (800df98 <CDC_Init_FS+0x1c>)
 800df84:	4805      	ldr	r0, [pc, #20]	@ (800df9c <CDC_Init_FS+0x20>)
 800df86:	f7fe fbf3 	bl	800c770 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800df8a:	4905      	ldr	r1, [pc, #20]	@ (800dfa0 <CDC_Init_FS+0x24>)
 800df8c:	4803      	ldr	r0, [pc, #12]	@ (800df9c <CDC_Init_FS+0x20>)
 800df8e:	f7fe fc11 	bl	800c7b4 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800df92:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800df94:	4618      	mov	r0, r3
 800df96:	bd80      	pop	{r7, pc}
 800df98:	200039a0 	.word	0x200039a0
 800df9c:	20002ec4 	.word	0x20002ec4
 800dfa0:	200031a0 	.word	0x200031a0

0800dfa4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800dfa4:	b480      	push	{r7}
 800dfa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800dfa8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800dfaa:	4618      	mov	r0, r3
 800dfac:	46bd      	mov	sp, r7
 800dfae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfb2:	4770      	bx	lr

0800dfb4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800dfb4:	b480      	push	{r7}
 800dfb6:	b083      	sub	sp, #12
 800dfb8:	af00      	add	r7, sp, #0
 800dfba:	4603      	mov	r3, r0
 800dfbc:	6039      	str	r1, [r7, #0]
 800dfbe:	71fb      	strb	r3, [r7, #7]
 800dfc0:	4613      	mov	r3, r2
 800dfc2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800dfc4:	79fb      	ldrb	r3, [r7, #7]
 800dfc6:	2b23      	cmp	r3, #35	@ 0x23
 800dfc8:	d84a      	bhi.n	800e060 <CDC_Control_FS+0xac>
 800dfca:	a201      	add	r2, pc, #4	@ (adr r2, 800dfd0 <CDC_Control_FS+0x1c>)
 800dfcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dfd0:	0800e061 	.word	0x0800e061
 800dfd4:	0800e061 	.word	0x0800e061
 800dfd8:	0800e061 	.word	0x0800e061
 800dfdc:	0800e061 	.word	0x0800e061
 800dfe0:	0800e061 	.word	0x0800e061
 800dfe4:	0800e061 	.word	0x0800e061
 800dfe8:	0800e061 	.word	0x0800e061
 800dfec:	0800e061 	.word	0x0800e061
 800dff0:	0800e061 	.word	0x0800e061
 800dff4:	0800e061 	.word	0x0800e061
 800dff8:	0800e061 	.word	0x0800e061
 800dffc:	0800e061 	.word	0x0800e061
 800e000:	0800e061 	.word	0x0800e061
 800e004:	0800e061 	.word	0x0800e061
 800e008:	0800e061 	.word	0x0800e061
 800e00c:	0800e061 	.word	0x0800e061
 800e010:	0800e061 	.word	0x0800e061
 800e014:	0800e061 	.word	0x0800e061
 800e018:	0800e061 	.word	0x0800e061
 800e01c:	0800e061 	.word	0x0800e061
 800e020:	0800e061 	.word	0x0800e061
 800e024:	0800e061 	.word	0x0800e061
 800e028:	0800e061 	.word	0x0800e061
 800e02c:	0800e061 	.word	0x0800e061
 800e030:	0800e061 	.word	0x0800e061
 800e034:	0800e061 	.word	0x0800e061
 800e038:	0800e061 	.word	0x0800e061
 800e03c:	0800e061 	.word	0x0800e061
 800e040:	0800e061 	.word	0x0800e061
 800e044:	0800e061 	.word	0x0800e061
 800e048:	0800e061 	.word	0x0800e061
 800e04c:	0800e061 	.word	0x0800e061
 800e050:	0800e061 	.word	0x0800e061
 800e054:	0800e061 	.word	0x0800e061
 800e058:	0800e061 	.word	0x0800e061
 800e05c:	0800e061 	.word	0x0800e061
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800e060:	bf00      	nop
  }

  return (USBD_OK);
 800e062:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800e064:	4618      	mov	r0, r3
 800e066:	370c      	adds	r7, #12
 800e068:	46bd      	mov	sp, r7
 800e06a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e06e:	4770      	bx	lr

0800e070 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800e070:	b580      	push	{r7, lr}
 800e072:	b084      	sub	sp, #16
 800e074:	af00      	add	r7, sp, #0
 800e076:	6078      	str	r0, [r7, #4]
 800e078:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	// Copy received data to comm.c ring buffer (handle wrap-around)
	for (uint32_t i = 0; i < *Len; i++) {
 800e07a:	2300      	movs	r3, #0
 800e07c:	60fb      	str	r3, [r7, #12]
 800e07e:	e00a      	b.n	800e096 <CDC_Receive_FS+0x26>
		comm_feed_byte(CH_USB, Buf[i]);
 800e080:	687a      	ldr	r2, [r7, #4]
 800e082:	68fb      	ldr	r3, [r7, #12]
 800e084:	4413      	add	r3, r2
 800e086:	781b      	ldrb	r3, [r3, #0]
 800e088:	4619      	mov	r1, r3
 800e08a:	2001      	movs	r0, #1
 800e08c:	f7f3 f948 	bl	8001320 <comm_feed_byte>
	for (uint32_t i = 0; i < *Len; i++) {
 800e090:	68fb      	ldr	r3, [r7, #12]
 800e092:	3301      	adds	r3, #1
 800e094:	60fb      	str	r3, [r7, #12]
 800e096:	683b      	ldr	r3, [r7, #0]
 800e098:	681b      	ldr	r3, [r3, #0]
 800e09a:	68fa      	ldr	r2, [r7, #12]
 800e09c:	429a      	cmp	r2, r3
 800e09e:	d3ef      	bcc.n	800e080 <CDC_Receive_FS+0x10>
	}

  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800e0a0:	6879      	ldr	r1, [r7, #4]
 800e0a2:	4805      	ldr	r0, [pc, #20]	@ (800e0b8 <CDC_Receive_FS+0x48>)
 800e0a4:	f7fe fb86 	bl	800c7b4 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800e0a8:	4803      	ldr	r0, [pc, #12]	@ (800e0b8 <CDC_Receive_FS+0x48>)
 800e0aa:	f7fe fbe1 	bl	800c870 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800e0ae:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800e0b0:	4618      	mov	r0, r3
 800e0b2:	3710      	adds	r7, #16
 800e0b4:	46bd      	mov	sp, r7
 800e0b6:	bd80      	pop	{r7, pc}
 800e0b8:	20002ec4 	.word	0x20002ec4

0800e0bc <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800e0bc:	b580      	push	{r7, lr}
 800e0be:	b084      	sub	sp, #16
 800e0c0:	af00      	add	r7, sp, #0
 800e0c2:	6078      	str	r0, [r7, #4]
 800e0c4:	460b      	mov	r3, r1
 800e0c6:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800e0c8:	2300      	movs	r3, #0
 800e0ca:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800e0cc:	4b0d      	ldr	r3, [pc, #52]	@ (800e104 <CDC_Transmit_FS+0x48>)
 800e0ce:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800e0d2:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800e0d4:	68bb      	ldr	r3, [r7, #8]
 800e0d6:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800e0da:	2b00      	cmp	r3, #0
 800e0dc:	d001      	beq.n	800e0e2 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800e0de:	2301      	movs	r3, #1
 800e0e0:	e00b      	b.n	800e0fa <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800e0e2:	887b      	ldrh	r3, [r7, #2]
 800e0e4:	461a      	mov	r2, r3
 800e0e6:	6879      	ldr	r1, [r7, #4]
 800e0e8:	4806      	ldr	r0, [pc, #24]	@ (800e104 <CDC_Transmit_FS+0x48>)
 800e0ea:	f7fe fb41 	bl	800c770 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800e0ee:	4805      	ldr	r0, [pc, #20]	@ (800e104 <CDC_Transmit_FS+0x48>)
 800e0f0:	f7fe fb7e 	bl	800c7f0 <USBD_CDC_TransmitPacket>
 800e0f4:	4603      	mov	r3, r0
 800e0f6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800e0f8:	7bfb      	ldrb	r3, [r7, #15]
}
 800e0fa:	4618      	mov	r0, r3
 800e0fc:	3710      	adds	r7, #16
 800e0fe:	46bd      	mov	sp, r7
 800e100:	bd80      	pop	{r7, pc}
 800e102:	bf00      	nop
 800e104:	20002ec4 	.word	0x20002ec4

0800e108 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800e108:	b480      	push	{r7}
 800e10a:	b087      	sub	sp, #28
 800e10c:	af00      	add	r7, sp, #0
 800e10e:	60f8      	str	r0, [r7, #12]
 800e110:	60b9      	str	r1, [r7, #8]
 800e112:	4613      	mov	r3, r2
 800e114:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800e116:	2300      	movs	r3, #0
 800e118:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  usb_tx_busy = false;  // Clear busy on TX complete
 800e11a:	4b05      	ldr	r3, [pc, #20]	@ (800e130 <CDC_TransmitCplt_FS+0x28>)
 800e11c:	2200      	movs	r2, #0
 800e11e:	701a      	strb	r2, [r3, #0]
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800e120:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800e124:	4618      	mov	r0, r3
 800e126:	371c      	adds	r7, #28
 800e128:	46bd      	mov	sp, r7
 800e12a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e12e:	4770      	bx	lr
 800e130:	20000ec7 	.word	0x20000ec7

0800e134 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e134:	b480      	push	{r7}
 800e136:	b083      	sub	sp, #12
 800e138:	af00      	add	r7, sp, #0
 800e13a:	4603      	mov	r3, r0
 800e13c:	6039      	str	r1, [r7, #0]
 800e13e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800e140:	683b      	ldr	r3, [r7, #0]
 800e142:	2212      	movs	r2, #18
 800e144:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800e146:	4b03      	ldr	r3, [pc, #12]	@ (800e154 <USBD_FS_DeviceDescriptor+0x20>)
}
 800e148:	4618      	mov	r0, r3
 800e14a:	370c      	adds	r7, #12
 800e14c:	46bd      	mov	sp, r7
 800e14e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e152:	4770      	bx	lr
 800e154:	200000ec 	.word	0x200000ec

0800e158 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e158:	b480      	push	{r7}
 800e15a:	b083      	sub	sp, #12
 800e15c:	af00      	add	r7, sp, #0
 800e15e:	4603      	mov	r3, r0
 800e160:	6039      	str	r1, [r7, #0]
 800e162:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800e164:	683b      	ldr	r3, [r7, #0]
 800e166:	2204      	movs	r2, #4
 800e168:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800e16a:	4b03      	ldr	r3, [pc, #12]	@ (800e178 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800e16c:	4618      	mov	r0, r3
 800e16e:	370c      	adds	r7, #12
 800e170:	46bd      	mov	sp, r7
 800e172:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e176:	4770      	bx	lr
 800e178:	20000100 	.word	0x20000100

0800e17c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e17c:	b580      	push	{r7, lr}
 800e17e:	b082      	sub	sp, #8
 800e180:	af00      	add	r7, sp, #0
 800e182:	4603      	mov	r3, r0
 800e184:	6039      	str	r1, [r7, #0]
 800e186:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e188:	79fb      	ldrb	r3, [r7, #7]
 800e18a:	2b00      	cmp	r3, #0
 800e18c:	d105      	bne.n	800e19a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e18e:	683a      	ldr	r2, [r7, #0]
 800e190:	4907      	ldr	r1, [pc, #28]	@ (800e1b0 <USBD_FS_ProductStrDescriptor+0x34>)
 800e192:	4808      	ldr	r0, [pc, #32]	@ (800e1b4 <USBD_FS_ProductStrDescriptor+0x38>)
 800e194:	f7ff fdce 	bl	800dd34 <USBD_GetString>
 800e198:	e004      	b.n	800e1a4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800e19a:	683a      	ldr	r2, [r7, #0]
 800e19c:	4904      	ldr	r1, [pc, #16]	@ (800e1b0 <USBD_FS_ProductStrDescriptor+0x34>)
 800e19e:	4805      	ldr	r0, [pc, #20]	@ (800e1b4 <USBD_FS_ProductStrDescriptor+0x38>)
 800e1a0:	f7ff fdc8 	bl	800dd34 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e1a4:	4b02      	ldr	r3, [pc, #8]	@ (800e1b0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800e1a6:	4618      	mov	r0, r3
 800e1a8:	3708      	adds	r7, #8
 800e1aa:	46bd      	mov	sp, r7
 800e1ac:	bd80      	pop	{r7, pc}
 800e1ae:	bf00      	nop
 800e1b0:	200041a0 	.word	0x200041a0
 800e1b4:	0800f374 	.word	0x0800f374

0800e1b8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e1b8:	b580      	push	{r7, lr}
 800e1ba:	b082      	sub	sp, #8
 800e1bc:	af00      	add	r7, sp, #0
 800e1be:	4603      	mov	r3, r0
 800e1c0:	6039      	str	r1, [r7, #0]
 800e1c2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800e1c4:	683a      	ldr	r2, [r7, #0]
 800e1c6:	4904      	ldr	r1, [pc, #16]	@ (800e1d8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800e1c8:	4804      	ldr	r0, [pc, #16]	@ (800e1dc <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800e1ca:	f7ff fdb3 	bl	800dd34 <USBD_GetString>
  return USBD_StrDesc;
 800e1ce:	4b02      	ldr	r3, [pc, #8]	@ (800e1d8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800e1d0:	4618      	mov	r0, r3
 800e1d2:	3708      	adds	r7, #8
 800e1d4:	46bd      	mov	sp, r7
 800e1d6:	bd80      	pop	{r7, pc}
 800e1d8:	200041a0 	.word	0x200041a0
 800e1dc:	0800f38c 	.word	0x0800f38c

0800e1e0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e1e0:	b580      	push	{r7, lr}
 800e1e2:	b082      	sub	sp, #8
 800e1e4:	af00      	add	r7, sp, #0
 800e1e6:	4603      	mov	r3, r0
 800e1e8:	6039      	str	r1, [r7, #0]
 800e1ea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800e1ec:	683b      	ldr	r3, [r7, #0]
 800e1ee:	221a      	movs	r2, #26
 800e1f0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800e1f2:	f000 f843 	bl	800e27c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800e1f6:	4b02      	ldr	r3, [pc, #8]	@ (800e200 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800e1f8:	4618      	mov	r0, r3
 800e1fa:	3708      	adds	r7, #8
 800e1fc:	46bd      	mov	sp, r7
 800e1fe:	bd80      	pop	{r7, pc}
 800e200:	20000104 	.word	0x20000104

0800e204 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e204:	b580      	push	{r7, lr}
 800e206:	b082      	sub	sp, #8
 800e208:	af00      	add	r7, sp, #0
 800e20a:	4603      	mov	r3, r0
 800e20c:	6039      	str	r1, [r7, #0]
 800e20e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800e210:	79fb      	ldrb	r3, [r7, #7]
 800e212:	2b00      	cmp	r3, #0
 800e214:	d105      	bne.n	800e222 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e216:	683a      	ldr	r2, [r7, #0]
 800e218:	4907      	ldr	r1, [pc, #28]	@ (800e238 <USBD_FS_ConfigStrDescriptor+0x34>)
 800e21a:	4808      	ldr	r0, [pc, #32]	@ (800e23c <USBD_FS_ConfigStrDescriptor+0x38>)
 800e21c:	f7ff fd8a 	bl	800dd34 <USBD_GetString>
 800e220:	e004      	b.n	800e22c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800e222:	683a      	ldr	r2, [r7, #0]
 800e224:	4904      	ldr	r1, [pc, #16]	@ (800e238 <USBD_FS_ConfigStrDescriptor+0x34>)
 800e226:	4805      	ldr	r0, [pc, #20]	@ (800e23c <USBD_FS_ConfigStrDescriptor+0x38>)
 800e228:	f7ff fd84 	bl	800dd34 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e22c:	4b02      	ldr	r3, [pc, #8]	@ (800e238 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800e22e:	4618      	mov	r0, r3
 800e230:	3708      	adds	r7, #8
 800e232:	46bd      	mov	sp, r7
 800e234:	bd80      	pop	{r7, pc}
 800e236:	bf00      	nop
 800e238:	200041a0 	.word	0x200041a0
 800e23c:	0800f3a0 	.word	0x0800f3a0

0800e240 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800e240:	b580      	push	{r7, lr}
 800e242:	b082      	sub	sp, #8
 800e244:	af00      	add	r7, sp, #0
 800e246:	4603      	mov	r3, r0
 800e248:	6039      	str	r1, [r7, #0]
 800e24a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800e24c:	79fb      	ldrb	r3, [r7, #7]
 800e24e:	2b00      	cmp	r3, #0
 800e250:	d105      	bne.n	800e25e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e252:	683a      	ldr	r2, [r7, #0]
 800e254:	4907      	ldr	r1, [pc, #28]	@ (800e274 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e256:	4808      	ldr	r0, [pc, #32]	@ (800e278 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e258:	f7ff fd6c 	bl	800dd34 <USBD_GetString>
 800e25c:	e004      	b.n	800e268 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800e25e:	683a      	ldr	r2, [r7, #0]
 800e260:	4904      	ldr	r1, [pc, #16]	@ (800e274 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800e262:	4805      	ldr	r0, [pc, #20]	@ (800e278 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800e264:	f7ff fd66 	bl	800dd34 <USBD_GetString>
  }
  return USBD_StrDesc;
 800e268:	4b02      	ldr	r3, [pc, #8]	@ (800e274 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800e26a:	4618      	mov	r0, r3
 800e26c:	3708      	adds	r7, #8
 800e26e:	46bd      	mov	sp, r7
 800e270:	bd80      	pop	{r7, pc}
 800e272:	bf00      	nop
 800e274:	200041a0 	.word	0x200041a0
 800e278:	0800f3ac 	.word	0x0800f3ac

0800e27c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800e27c:	b580      	push	{r7, lr}
 800e27e:	b084      	sub	sp, #16
 800e280:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800e282:	4b0f      	ldr	r3, [pc, #60]	@ (800e2c0 <Get_SerialNum+0x44>)
 800e284:	681b      	ldr	r3, [r3, #0]
 800e286:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800e288:	4b0e      	ldr	r3, [pc, #56]	@ (800e2c4 <Get_SerialNum+0x48>)
 800e28a:	681b      	ldr	r3, [r3, #0]
 800e28c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800e28e:	4b0e      	ldr	r3, [pc, #56]	@ (800e2c8 <Get_SerialNum+0x4c>)
 800e290:	681b      	ldr	r3, [r3, #0]
 800e292:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800e294:	68fa      	ldr	r2, [r7, #12]
 800e296:	687b      	ldr	r3, [r7, #4]
 800e298:	4413      	add	r3, r2
 800e29a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800e29c:	68fb      	ldr	r3, [r7, #12]
 800e29e:	2b00      	cmp	r3, #0
 800e2a0:	d009      	beq.n	800e2b6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800e2a2:	2208      	movs	r2, #8
 800e2a4:	4909      	ldr	r1, [pc, #36]	@ (800e2cc <Get_SerialNum+0x50>)
 800e2a6:	68f8      	ldr	r0, [r7, #12]
 800e2a8:	f000 f814 	bl	800e2d4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800e2ac:	2204      	movs	r2, #4
 800e2ae:	4908      	ldr	r1, [pc, #32]	@ (800e2d0 <Get_SerialNum+0x54>)
 800e2b0:	68b8      	ldr	r0, [r7, #8]
 800e2b2:	f000 f80f 	bl	800e2d4 <IntToUnicode>
  }
}
 800e2b6:	bf00      	nop
 800e2b8:	3710      	adds	r7, #16
 800e2ba:	46bd      	mov	sp, r7
 800e2bc:	bd80      	pop	{r7, pc}
 800e2be:	bf00      	nop
 800e2c0:	1fff7a10 	.word	0x1fff7a10
 800e2c4:	1fff7a14 	.word	0x1fff7a14
 800e2c8:	1fff7a18 	.word	0x1fff7a18
 800e2cc:	20000106 	.word	0x20000106
 800e2d0:	20000116 	.word	0x20000116

0800e2d4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800e2d4:	b480      	push	{r7}
 800e2d6:	b087      	sub	sp, #28
 800e2d8:	af00      	add	r7, sp, #0
 800e2da:	60f8      	str	r0, [r7, #12]
 800e2dc:	60b9      	str	r1, [r7, #8]
 800e2de:	4613      	mov	r3, r2
 800e2e0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800e2e2:	2300      	movs	r3, #0
 800e2e4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800e2e6:	2300      	movs	r3, #0
 800e2e8:	75fb      	strb	r3, [r7, #23]
 800e2ea:	e027      	b.n	800e33c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800e2ec:	68fb      	ldr	r3, [r7, #12]
 800e2ee:	0f1b      	lsrs	r3, r3, #28
 800e2f0:	2b09      	cmp	r3, #9
 800e2f2:	d80b      	bhi.n	800e30c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800e2f4:	68fb      	ldr	r3, [r7, #12]
 800e2f6:	0f1b      	lsrs	r3, r3, #28
 800e2f8:	b2da      	uxtb	r2, r3
 800e2fa:	7dfb      	ldrb	r3, [r7, #23]
 800e2fc:	005b      	lsls	r3, r3, #1
 800e2fe:	4619      	mov	r1, r3
 800e300:	68bb      	ldr	r3, [r7, #8]
 800e302:	440b      	add	r3, r1
 800e304:	3230      	adds	r2, #48	@ 0x30
 800e306:	b2d2      	uxtb	r2, r2
 800e308:	701a      	strb	r2, [r3, #0]
 800e30a:	e00a      	b.n	800e322 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800e30c:	68fb      	ldr	r3, [r7, #12]
 800e30e:	0f1b      	lsrs	r3, r3, #28
 800e310:	b2da      	uxtb	r2, r3
 800e312:	7dfb      	ldrb	r3, [r7, #23]
 800e314:	005b      	lsls	r3, r3, #1
 800e316:	4619      	mov	r1, r3
 800e318:	68bb      	ldr	r3, [r7, #8]
 800e31a:	440b      	add	r3, r1
 800e31c:	3237      	adds	r2, #55	@ 0x37
 800e31e:	b2d2      	uxtb	r2, r2
 800e320:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800e322:	68fb      	ldr	r3, [r7, #12]
 800e324:	011b      	lsls	r3, r3, #4
 800e326:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800e328:	7dfb      	ldrb	r3, [r7, #23]
 800e32a:	005b      	lsls	r3, r3, #1
 800e32c:	3301      	adds	r3, #1
 800e32e:	68ba      	ldr	r2, [r7, #8]
 800e330:	4413      	add	r3, r2
 800e332:	2200      	movs	r2, #0
 800e334:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800e336:	7dfb      	ldrb	r3, [r7, #23]
 800e338:	3301      	adds	r3, #1
 800e33a:	75fb      	strb	r3, [r7, #23]
 800e33c:	7dfa      	ldrb	r2, [r7, #23]
 800e33e:	79fb      	ldrb	r3, [r7, #7]
 800e340:	429a      	cmp	r2, r3
 800e342:	d3d3      	bcc.n	800e2ec <IntToUnicode+0x18>
  }
}
 800e344:	bf00      	nop
 800e346:	bf00      	nop
 800e348:	371c      	adds	r7, #28
 800e34a:	46bd      	mov	sp, r7
 800e34c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e350:	4770      	bx	lr
	...

0800e354 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800e354:	b580      	push	{r7, lr}
 800e356:	b08a      	sub	sp, #40	@ 0x28
 800e358:	af00      	add	r7, sp, #0
 800e35a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800e35c:	f107 0314 	add.w	r3, r7, #20
 800e360:	2200      	movs	r2, #0
 800e362:	601a      	str	r2, [r3, #0]
 800e364:	605a      	str	r2, [r3, #4]
 800e366:	609a      	str	r2, [r3, #8]
 800e368:	60da      	str	r2, [r3, #12]
 800e36a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800e36c:	687b      	ldr	r3, [r7, #4]
 800e36e:	681b      	ldr	r3, [r3, #0]
 800e370:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800e374:	d13a      	bne.n	800e3ec <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800e376:	2300      	movs	r3, #0
 800e378:	613b      	str	r3, [r7, #16]
 800e37a:	4b1e      	ldr	r3, [pc, #120]	@ (800e3f4 <HAL_PCD_MspInit+0xa0>)
 800e37c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e37e:	4a1d      	ldr	r2, [pc, #116]	@ (800e3f4 <HAL_PCD_MspInit+0xa0>)
 800e380:	f043 0301 	orr.w	r3, r3, #1
 800e384:	6313      	str	r3, [r2, #48]	@ 0x30
 800e386:	4b1b      	ldr	r3, [pc, #108]	@ (800e3f4 <HAL_PCD_MspInit+0xa0>)
 800e388:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e38a:	f003 0301 	and.w	r3, r3, #1
 800e38e:	613b      	str	r3, [r7, #16]
 800e390:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800e392:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800e396:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800e398:	2302      	movs	r3, #2
 800e39a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800e39c:	2300      	movs	r3, #0
 800e39e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800e3a0:	2303      	movs	r3, #3
 800e3a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800e3a4:	230a      	movs	r3, #10
 800e3a6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800e3a8:	f107 0314 	add.w	r3, r7, #20
 800e3ac:	4619      	mov	r1, r3
 800e3ae:	4812      	ldr	r0, [pc, #72]	@ (800e3f8 <HAL_PCD_MspInit+0xa4>)
 800e3b0:	f7f7 fbc8 	bl	8005b44 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800e3b4:	4b0f      	ldr	r3, [pc, #60]	@ (800e3f4 <HAL_PCD_MspInit+0xa0>)
 800e3b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e3b8:	4a0e      	ldr	r2, [pc, #56]	@ (800e3f4 <HAL_PCD_MspInit+0xa0>)
 800e3ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e3be:	6353      	str	r3, [r2, #52]	@ 0x34
 800e3c0:	2300      	movs	r3, #0
 800e3c2:	60fb      	str	r3, [r7, #12]
 800e3c4:	4b0b      	ldr	r3, [pc, #44]	@ (800e3f4 <HAL_PCD_MspInit+0xa0>)
 800e3c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e3c8:	4a0a      	ldr	r2, [pc, #40]	@ (800e3f4 <HAL_PCD_MspInit+0xa0>)
 800e3ca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800e3ce:	6453      	str	r3, [r2, #68]	@ 0x44
 800e3d0:	4b08      	ldr	r3, [pc, #32]	@ (800e3f4 <HAL_PCD_MspInit+0xa0>)
 800e3d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e3d4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e3d8:	60fb      	str	r3, [r7, #12]
 800e3da:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800e3dc:	2200      	movs	r2, #0
 800e3de:	2100      	movs	r1, #0
 800e3e0:	2043      	movs	r0, #67	@ 0x43
 800e3e2:	f7f6 ff82 	bl	80052ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800e3e6:	2043      	movs	r0, #67	@ 0x43
 800e3e8:	f7f6 ff9b 	bl	8005322 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800e3ec:	bf00      	nop
 800e3ee:	3728      	adds	r7, #40	@ 0x28
 800e3f0:	46bd      	mov	sp, r7
 800e3f2:	bd80      	pop	{r7, pc}
 800e3f4:	40023800 	.word	0x40023800
 800e3f8:	40020000 	.word	0x40020000

0800e3fc <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e3fc:	b580      	push	{r7, lr}
 800e3fe:	b082      	sub	sp, #8
 800e400:	af00      	add	r7, sp, #0
 800e402:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800e404:	687b      	ldr	r3, [r7, #4]
 800e406:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800e40a:	687b      	ldr	r3, [r7, #4]
 800e40c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800e410:	4619      	mov	r1, r3
 800e412:	4610      	mov	r0, r2
 800e414:	f7fe fb15 	bl	800ca42 <USBD_LL_SetupStage>
}
 800e418:	bf00      	nop
 800e41a:	3708      	adds	r7, #8
 800e41c:	46bd      	mov	sp, r7
 800e41e:	bd80      	pop	{r7, pc}

0800e420 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e420:	b580      	push	{r7, lr}
 800e422:	b082      	sub	sp, #8
 800e424:	af00      	add	r7, sp, #0
 800e426:	6078      	str	r0, [r7, #4]
 800e428:	460b      	mov	r3, r1
 800e42a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800e42c:	687b      	ldr	r3, [r7, #4]
 800e42e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800e432:	78fa      	ldrb	r2, [r7, #3]
 800e434:	6879      	ldr	r1, [r7, #4]
 800e436:	4613      	mov	r3, r2
 800e438:	00db      	lsls	r3, r3, #3
 800e43a:	4413      	add	r3, r2
 800e43c:	009b      	lsls	r3, r3, #2
 800e43e:	440b      	add	r3, r1
 800e440:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800e444:	681a      	ldr	r2, [r3, #0]
 800e446:	78fb      	ldrb	r3, [r7, #3]
 800e448:	4619      	mov	r1, r3
 800e44a:	f7fe fb4f 	bl	800caec <USBD_LL_DataOutStage>
}
 800e44e:	bf00      	nop
 800e450:	3708      	adds	r7, #8
 800e452:	46bd      	mov	sp, r7
 800e454:	bd80      	pop	{r7, pc}

0800e456 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e456:	b580      	push	{r7, lr}
 800e458:	b082      	sub	sp, #8
 800e45a:	af00      	add	r7, sp, #0
 800e45c:	6078      	str	r0, [r7, #4]
 800e45e:	460b      	mov	r3, r1
 800e460:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800e462:	687b      	ldr	r3, [r7, #4]
 800e464:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800e468:	78fa      	ldrb	r2, [r7, #3]
 800e46a:	6879      	ldr	r1, [r7, #4]
 800e46c:	4613      	mov	r3, r2
 800e46e:	00db      	lsls	r3, r3, #3
 800e470:	4413      	add	r3, r2
 800e472:	009b      	lsls	r3, r3, #2
 800e474:	440b      	add	r3, r1
 800e476:	3320      	adds	r3, #32
 800e478:	681a      	ldr	r2, [r3, #0]
 800e47a:	78fb      	ldrb	r3, [r7, #3]
 800e47c:	4619      	mov	r1, r3
 800e47e:	f7fe fbf1 	bl	800cc64 <USBD_LL_DataInStage>
}
 800e482:	bf00      	nop
 800e484:	3708      	adds	r7, #8
 800e486:	46bd      	mov	sp, r7
 800e488:	bd80      	pop	{r7, pc}

0800e48a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e48a:	b580      	push	{r7, lr}
 800e48c:	b082      	sub	sp, #8
 800e48e:	af00      	add	r7, sp, #0
 800e490:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800e492:	687b      	ldr	r3, [r7, #4]
 800e494:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e498:	4618      	mov	r0, r3
 800e49a:	f7fe fd35 	bl	800cf08 <USBD_LL_SOF>
}
 800e49e:	bf00      	nop
 800e4a0:	3708      	adds	r7, #8
 800e4a2:	46bd      	mov	sp, r7
 800e4a4:	bd80      	pop	{r7, pc}

0800e4a6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e4a6:	b580      	push	{r7, lr}
 800e4a8:	b084      	sub	sp, #16
 800e4aa:	af00      	add	r7, sp, #0
 800e4ac:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800e4ae:	2301      	movs	r3, #1
 800e4b0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800e4b2:	687b      	ldr	r3, [r7, #4]
 800e4b4:	79db      	ldrb	r3, [r3, #7]
 800e4b6:	2b00      	cmp	r3, #0
 800e4b8:	d102      	bne.n	800e4c0 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800e4ba:	2300      	movs	r3, #0
 800e4bc:	73fb      	strb	r3, [r7, #15]
 800e4be:	e008      	b.n	800e4d2 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800e4c0:	687b      	ldr	r3, [r7, #4]
 800e4c2:	79db      	ldrb	r3, [r3, #7]
 800e4c4:	2b02      	cmp	r3, #2
 800e4c6:	d102      	bne.n	800e4ce <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800e4c8:	2301      	movs	r3, #1
 800e4ca:	73fb      	strb	r3, [r7, #15]
 800e4cc:	e001      	b.n	800e4d2 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800e4ce:	f7f4 f977 	bl	80027c0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800e4d2:	687b      	ldr	r3, [r7, #4]
 800e4d4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e4d8:	7bfa      	ldrb	r2, [r7, #15]
 800e4da:	4611      	mov	r1, r2
 800e4dc:	4618      	mov	r0, r3
 800e4de:	f7fe fccf 	bl	800ce80 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800e4e2:	687b      	ldr	r3, [r7, #4]
 800e4e4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e4e8:	4618      	mov	r0, r3
 800e4ea:	f7fe fc76 	bl	800cdda <USBD_LL_Reset>
}
 800e4ee:	bf00      	nop
 800e4f0:	3710      	adds	r7, #16
 800e4f2:	46bd      	mov	sp, r7
 800e4f4:	bd80      	pop	{r7, pc}
	...

0800e4f8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e4f8:	b580      	push	{r7, lr}
 800e4fa:	b082      	sub	sp, #8
 800e4fc:	af00      	add	r7, sp, #0
 800e4fe:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800e500:	687b      	ldr	r3, [r7, #4]
 800e502:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e506:	4618      	mov	r0, r3
 800e508:	f7fe fcca 	bl	800cea0 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800e50c:	687b      	ldr	r3, [r7, #4]
 800e50e:	681b      	ldr	r3, [r3, #0]
 800e510:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800e514:	681b      	ldr	r3, [r3, #0]
 800e516:	687a      	ldr	r2, [r7, #4]
 800e518:	6812      	ldr	r2, [r2, #0]
 800e51a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800e51e:	f043 0301 	orr.w	r3, r3, #1
 800e522:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800e524:	687b      	ldr	r3, [r7, #4]
 800e526:	7adb      	ldrb	r3, [r3, #11]
 800e528:	2b00      	cmp	r3, #0
 800e52a:	d005      	beq.n	800e538 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e52c:	4b04      	ldr	r3, [pc, #16]	@ (800e540 <HAL_PCD_SuspendCallback+0x48>)
 800e52e:	691b      	ldr	r3, [r3, #16]
 800e530:	4a03      	ldr	r2, [pc, #12]	@ (800e540 <HAL_PCD_SuspendCallback+0x48>)
 800e532:	f043 0306 	orr.w	r3, r3, #6
 800e536:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800e538:	bf00      	nop
 800e53a:	3708      	adds	r7, #8
 800e53c:	46bd      	mov	sp, r7
 800e53e:	bd80      	pop	{r7, pc}
 800e540:	e000ed00 	.word	0xe000ed00

0800e544 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e544:	b580      	push	{r7, lr}
 800e546:	b082      	sub	sp, #8
 800e548:	af00      	add	r7, sp, #0
 800e54a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800e54c:	687b      	ldr	r3, [r7, #4]
 800e54e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e552:	4618      	mov	r0, r3
 800e554:	f7fe fcc0 	bl	800ced8 <USBD_LL_Resume>
}
 800e558:	bf00      	nop
 800e55a:	3708      	adds	r7, #8
 800e55c:	46bd      	mov	sp, r7
 800e55e:	bd80      	pop	{r7, pc}

0800e560 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e560:	b580      	push	{r7, lr}
 800e562:	b082      	sub	sp, #8
 800e564:	af00      	add	r7, sp, #0
 800e566:	6078      	str	r0, [r7, #4]
 800e568:	460b      	mov	r3, r1
 800e56a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e56c:	687b      	ldr	r3, [r7, #4]
 800e56e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e572:	78fa      	ldrb	r2, [r7, #3]
 800e574:	4611      	mov	r1, r2
 800e576:	4618      	mov	r0, r3
 800e578:	f7fe fd18 	bl	800cfac <USBD_LL_IsoOUTIncomplete>
}
 800e57c:	bf00      	nop
 800e57e:	3708      	adds	r7, #8
 800e580:	46bd      	mov	sp, r7
 800e582:	bd80      	pop	{r7, pc}

0800e584 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e584:	b580      	push	{r7, lr}
 800e586:	b082      	sub	sp, #8
 800e588:	af00      	add	r7, sp, #0
 800e58a:	6078      	str	r0, [r7, #4]
 800e58c:	460b      	mov	r3, r1
 800e58e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800e590:	687b      	ldr	r3, [r7, #4]
 800e592:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e596:	78fa      	ldrb	r2, [r7, #3]
 800e598:	4611      	mov	r1, r2
 800e59a:	4618      	mov	r0, r3
 800e59c:	f7fe fcd4 	bl	800cf48 <USBD_LL_IsoINIncomplete>
}
 800e5a0:	bf00      	nop
 800e5a2:	3708      	adds	r7, #8
 800e5a4:	46bd      	mov	sp, r7
 800e5a6:	bd80      	pop	{r7, pc}

0800e5a8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e5a8:	b580      	push	{r7, lr}
 800e5aa:	b082      	sub	sp, #8
 800e5ac:	af00      	add	r7, sp, #0
 800e5ae:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800e5b0:	687b      	ldr	r3, [r7, #4]
 800e5b2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e5b6:	4618      	mov	r0, r3
 800e5b8:	f7fe fd2a 	bl	800d010 <USBD_LL_DevConnected>
}
 800e5bc:	bf00      	nop
 800e5be:	3708      	adds	r7, #8
 800e5c0:	46bd      	mov	sp, r7
 800e5c2:	bd80      	pop	{r7, pc}

0800e5c4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e5c4:	b580      	push	{r7, lr}
 800e5c6:	b082      	sub	sp, #8
 800e5c8:	af00      	add	r7, sp, #0
 800e5ca:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800e5cc:	687b      	ldr	r3, [r7, #4]
 800e5ce:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800e5d2:	4618      	mov	r0, r3
 800e5d4:	f7fe fd27 	bl	800d026 <USBD_LL_DevDisconnected>
}
 800e5d8:	bf00      	nop
 800e5da:	3708      	adds	r7, #8
 800e5dc:	46bd      	mov	sp, r7
 800e5de:	bd80      	pop	{r7, pc}

0800e5e0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800e5e0:	b580      	push	{r7, lr}
 800e5e2:	b082      	sub	sp, #8
 800e5e4:	af00      	add	r7, sp, #0
 800e5e6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800e5e8:	687b      	ldr	r3, [r7, #4]
 800e5ea:	781b      	ldrb	r3, [r3, #0]
 800e5ec:	2b00      	cmp	r3, #0
 800e5ee:	d13c      	bne.n	800e66a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800e5f0:	4a20      	ldr	r2, [pc, #128]	@ (800e674 <USBD_LL_Init+0x94>)
 800e5f2:	687b      	ldr	r3, [r7, #4]
 800e5f4:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800e5f8:	687b      	ldr	r3, [r7, #4]
 800e5fa:	4a1e      	ldr	r2, [pc, #120]	@ (800e674 <USBD_LL_Init+0x94>)
 800e5fc:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800e600:	4b1c      	ldr	r3, [pc, #112]	@ (800e674 <USBD_LL_Init+0x94>)
 800e602:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800e606:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800e608:	4b1a      	ldr	r3, [pc, #104]	@ (800e674 <USBD_LL_Init+0x94>)
 800e60a:	2204      	movs	r2, #4
 800e60c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800e60e:	4b19      	ldr	r3, [pc, #100]	@ (800e674 <USBD_LL_Init+0x94>)
 800e610:	2202      	movs	r2, #2
 800e612:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800e614:	4b17      	ldr	r3, [pc, #92]	@ (800e674 <USBD_LL_Init+0x94>)
 800e616:	2200      	movs	r2, #0
 800e618:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800e61a:	4b16      	ldr	r3, [pc, #88]	@ (800e674 <USBD_LL_Init+0x94>)
 800e61c:	2202      	movs	r2, #2
 800e61e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800e620:	4b14      	ldr	r3, [pc, #80]	@ (800e674 <USBD_LL_Init+0x94>)
 800e622:	2200      	movs	r2, #0
 800e624:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800e626:	4b13      	ldr	r3, [pc, #76]	@ (800e674 <USBD_LL_Init+0x94>)
 800e628:	2200      	movs	r2, #0
 800e62a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800e62c:	4b11      	ldr	r3, [pc, #68]	@ (800e674 <USBD_LL_Init+0x94>)
 800e62e:	2200      	movs	r2, #0
 800e630:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800e632:	4b10      	ldr	r3, [pc, #64]	@ (800e674 <USBD_LL_Init+0x94>)
 800e634:	2200      	movs	r2, #0
 800e636:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800e638:	4b0e      	ldr	r3, [pc, #56]	@ (800e674 <USBD_LL_Init+0x94>)
 800e63a:	2200      	movs	r2, #0
 800e63c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800e63e:	480d      	ldr	r0, [pc, #52]	@ (800e674 <USBD_LL_Init+0x94>)
 800e640:	f7f7 fc5d 	bl	8005efe <HAL_PCD_Init>
 800e644:	4603      	mov	r3, r0
 800e646:	2b00      	cmp	r3, #0
 800e648:	d001      	beq.n	800e64e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800e64a:	f7f4 f8b9 	bl	80027c0 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800e64e:	2180      	movs	r1, #128	@ 0x80
 800e650:	4808      	ldr	r0, [pc, #32]	@ (800e674 <USBD_LL_Init+0x94>)
 800e652:	f7f8 fe8a 	bl	800736a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800e656:	2240      	movs	r2, #64	@ 0x40
 800e658:	2100      	movs	r1, #0
 800e65a:	4806      	ldr	r0, [pc, #24]	@ (800e674 <USBD_LL_Init+0x94>)
 800e65c:	f7f8 fe3e 	bl	80072dc <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800e660:	2280      	movs	r2, #128	@ 0x80
 800e662:	2101      	movs	r1, #1
 800e664:	4803      	ldr	r0, [pc, #12]	@ (800e674 <USBD_LL_Init+0x94>)
 800e666:	f7f8 fe39 	bl	80072dc <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800e66a:	2300      	movs	r3, #0
}
 800e66c:	4618      	mov	r0, r3
 800e66e:	3708      	adds	r7, #8
 800e670:	46bd      	mov	sp, r7
 800e672:	bd80      	pop	{r7, pc}
 800e674:	200043a0 	.word	0x200043a0

0800e678 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800e678:	b580      	push	{r7, lr}
 800e67a:	b084      	sub	sp, #16
 800e67c:	af00      	add	r7, sp, #0
 800e67e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e680:	2300      	movs	r3, #0
 800e682:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e684:	2300      	movs	r3, #0
 800e686:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800e688:	687b      	ldr	r3, [r7, #4]
 800e68a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e68e:	4618      	mov	r0, r3
 800e690:	f7f7 fd44 	bl	800611c <HAL_PCD_Start>
 800e694:	4603      	mov	r3, r0
 800e696:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e698:	7bfb      	ldrb	r3, [r7, #15]
 800e69a:	4618      	mov	r0, r3
 800e69c:	f000 f942 	bl	800e924 <USBD_Get_USB_Status>
 800e6a0:	4603      	mov	r3, r0
 800e6a2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e6a4:	7bbb      	ldrb	r3, [r7, #14]
}
 800e6a6:	4618      	mov	r0, r3
 800e6a8:	3710      	adds	r7, #16
 800e6aa:	46bd      	mov	sp, r7
 800e6ac:	bd80      	pop	{r7, pc}

0800e6ae <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800e6ae:	b580      	push	{r7, lr}
 800e6b0:	b084      	sub	sp, #16
 800e6b2:	af00      	add	r7, sp, #0
 800e6b4:	6078      	str	r0, [r7, #4]
 800e6b6:	4608      	mov	r0, r1
 800e6b8:	4611      	mov	r1, r2
 800e6ba:	461a      	mov	r2, r3
 800e6bc:	4603      	mov	r3, r0
 800e6be:	70fb      	strb	r3, [r7, #3]
 800e6c0:	460b      	mov	r3, r1
 800e6c2:	70bb      	strb	r3, [r7, #2]
 800e6c4:	4613      	mov	r3, r2
 800e6c6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e6c8:	2300      	movs	r3, #0
 800e6ca:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e6cc:	2300      	movs	r3, #0
 800e6ce:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800e6d0:	687b      	ldr	r3, [r7, #4]
 800e6d2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800e6d6:	78bb      	ldrb	r3, [r7, #2]
 800e6d8:	883a      	ldrh	r2, [r7, #0]
 800e6da:	78f9      	ldrb	r1, [r7, #3]
 800e6dc:	f7f8 fa18 	bl	8006b10 <HAL_PCD_EP_Open>
 800e6e0:	4603      	mov	r3, r0
 800e6e2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e6e4:	7bfb      	ldrb	r3, [r7, #15]
 800e6e6:	4618      	mov	r0, r3
 800e6e8:	f000 f91c 	bl	800e924 <USBD_Get_USB_Status>
 800e6ec:	4603      	mov	r3, r0
 800e6ee:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e6f0:	7bbb      	ldrb	r3, [r7, #14]
}
 800e6f2:	4618      	mov	r0, r3
 800e6f4:	3710      	adds	r7, #16
 800e6f6:	46bd      	mov	sp, r7
 800e6f8:	bd80      	pop	{r7, pc}

0800e6fa <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e6fa:	b580      	push	{r7, lr}
 800e6fc:	b084      	sub	sp, #16
 800e6fe:	af00      	add	r7, sp, #0
 800e700:	6078      	str	r0, [r7, #4]
 800e702:	460b      	mov	r3, r1
 800e704:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e706:	2300      	movs	r3, #0
 800e708:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e70a:	2300      	movs	r3, #0
 800e70c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800e70e:	687b      	ldr	r3, [r7, #4]
 800e710:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e714:	78fa      	ldrb	r2, [r7, #3]
 800e716:	4611      	mov	r1, r2
 800e718:	4618      	mov	r0, r3
 800e71a:	f7f8 fa63 	bl	8006be4 <HAL_PCD_EP_Close>
 800e71e:	4603      	mov	r3, r0
 800e720:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e722:	7bfb      	ldrb	r3, [r7, #15]
 800e724:	4618      	mov	r0, r3
 800e726:	f000 f8fd 	bl	800e924 <USBD_Get_USB_Status>
 800e72a:	4603      	mov	r3, r0
 800e72c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e72e:	7bbb      	ldrb	r3, [r7, #14]
}
 800e730:	4618      	mov	r0, r3
 800e732:	3710      	adds	r7, #16
 800e734:	46bd      	mov	sp, r7
 800e736:	bd80      	pop	{r7, pc}

0800e738 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e738:	b580      	push	{r7, lr}
 800e73a:	b084      	sub	sp, #16
 800e73c:	af00      	add	r7, sp, #0
 800e73e:	6078      	str	r0, [r7, #4]
 800e740:	460b      	mov	r3, r1
 800e742:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e744:	2300      	movs	r3, #0
 800e746:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e748:	2300      	movs	r3, #0
 800e74a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800e74c:	687b      	ldr	r3, [r7, #4]
 800e74e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e752:	78fa      	ldrb	r2, [r7, #3]
 800e754:	4611      	mov	r1, r2
 800e756:	4618      	mov	r0, r3
 800e758:	f7f8 fb1b 	bl	8006d92 <HAL_PCD_EP_SetStall>
 800e75c:	4603      	mov	r3, r0
 800e75e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e760:	7bfb      	ldrb	r3, [r7, #15]
 800e762:	4618      	mov	r0, r3
 800e764:	f000 f8de 	bl	800e924 <USBD_Get_USB_Status>
 800e768:	4603      	mov	r3, r0
 800e76a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e76c:	7bbb      	ldrb	r3, [r7, #14]
}
 800e76e:	4618      	mov	r0, r3
 800e770:	3710      	adds	r7, #16
 800e772:	46bd      	mov	sp, r7
 800e774:	bd80      	pop	{r7, pc}

0800e776 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e776:	b580      	push	{r7, lr}
 800e778:	b084      	sub	sp, #16
 800e77a:	af00      	add	r7, sp, #0
 800e77c:	6078      	str	r0, [r7, #4]
 800e77e:	460b      	mov	r3, r1
 800e780:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e782:	2300      	movs	r3, #0
 800e784:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e786:	2300      	movs	r3, #0
 800e788:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800e78a:	687b      	ldr	r3, [r7, #4]
 800e78c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e790:	78fa      	ldrb	r2, [r7, #3]
 800e792:	4611      	mov	r1, r2
 800e794:	4618      	mov	r0, r3
 800e796:	f7f8 fb5f 	bl	8006e58 <HAL_PCD_EP_ClrStall>
 800e79a:	4603      	mov	r3, r0
 800e79c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e79e:	7bfb      	ldrb	r3, [r7, #15]
 800e7a0:	4618      	mov	r0, r3
 800e7a2:	f000 f8bf 	bl	800e924 <USBD_Get_USB_Status>
 800e7a6:	4603      	mov	r3, r0
 800e7a8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e7aa:	7bbb      	ldrb	r3, [r7, #14]
}
 800e7ac:	4618      	mov	r0, r3
 800e7ae:	3710      	adds	r7, #16
 800e7b0:	46bd      	mov	sp, r7
 800e7b2:	bd80      	pop	{r7, pc}

0800e7b4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e7b4:	b480      	push	{r7}
 800e7b6:	b085      	sub	sp, #20
 800e7b8:	af00      	add	r7, sp, #0
 800e7ba:	6078      	str	r0, [r7, #4]
 800e7bc:	460b      	mov	r3, r1
 800e7be:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800e7c0:	687b      	ldr	r3, [r7, #4]
 800e7c2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e7c6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800e7c8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e7cc:	2b00      	cmp	r3, #0
 800e7ce:	da0b      	bge.n	800e7e8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800e7d0:	78fb      	ldrb	r3, [r7, #3]
 800e7d2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e7d6:	68f9      	ldr	r1, [r7, #12]
 800e7d8:	4613      	mov	r3, r2
 800e7da:	00db      	lsls	r3, r3, #3
 800e7dc:	4413      	add	r3, r2
 800e7de:	009b      	lsls	r3, r3, #2
 800e7e0:	440b      	add	r3, r1
 800e7e2:	3316      	adds	r3, #22
 800e7e4:	781b      	ldrb	r3, [r3, #0]
 800e7e6:	e00b      	b.n	800e800 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800e7e8:	78fb      	ldrb	r3, [r7, #3]
 800e7ea:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e7ee:	68f9      	ldr	r1, [r7, #12]
 800e7f0:	4613      	mov	r3, r2
 800e7f2:	00db      	lsls	r3, r3, #3
 800e7f4:	4413      	add	r3, r2
 800e7f6:	009b      	lsls	r3, r3, #2
 800e7f8:	440b      	add	r3, r1
 800e7fa:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800e7fe:	781b      	ldrb	r3, [r3, #0]
  }
}
 800e800:	4618      	mov	r0, r3
 800e802:	3714      	adds	r7, #20
 800e804:	46bd      	mov	sp, r7
 800e806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e80a:	4770      	bx	lr

0800e80c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800e80c:	b580      	push	{r7, lr}
 800e80e:	b084      	sub	sp, #16
 800e810:	af00      	add	r7, sp, #0
 800e812:	6078      	str	r0, [r7, #4]
 800e814:	460b      	mov	r3, r1
 800e816:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e818:	2300      	movs	r3, #0
 800e81a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e81c:	2300      	movs	r3, #0
 800e81e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800e820:	687b      	ldr	r3, [r7, #4]
 800e822:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e826:	78fa      	ldrb	r2, [r7, #3]
 800e828:	4611      	mov	r1, r2
 800e82a:	4618      	mov	r0, r3
 800e82c:	f7f8 f94c 	bl	8006ac8 <HAL_PCD_SetAddress>
 800e830:	4603      	mov	r3, r0
 800e832:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e834:	7bfb      	ldrb	r3, [r7, #15]
 800e836:	4618      	mov	r0, r3
 800e838:	f000 f874 	bl	800e924 <USBD_Get_USB_Status>
 800e83c:	4603      	mov	r3, r0
 800e83e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e840:	7bbb      	ldrb	r3, [r7, #14]
}
 800e842:	4618      	mov	r0, r3
 800e844:	3710      	adds	r7, #16
 800e846:	46bd      	mov	sp, r7
 800e848:	bd80      	pop	{r7, pc}

0800e84a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e84a:	b580      	push	{r7, lr}
 800e84c:	b086      	sub	sp, #24
 800e84e:	af00      	add	r7, sp, #0
 800e850:	60f8      	str	r0, [r7, #12]
 800e852:	607a      	str	r2, [r7, #4]
 800e854:	603b      	str	r3, [r7, #0]
 800e856:	460b      	mov	r3, r1
 800e858:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e85a:	2300      	movs	r3, #0
 800e85c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e85e:	2300      	movs	r3, #0
 800e860:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800e862:	68fb      	ldr	r3, [r7, #12]
 800e864:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800e868:	7af9      	ldrb	r1, [r7, #11]
 800e86a:	683b      	ldr	r3, [r7, #0]
 800e86c:	687a      	ldr	r2, [r7, #4]
 800e86e:	f7f8 fa56 	bl	8006d1e <HAL_PCD_EP_Transmit>
 800e872:	4603      	mov	r3, r0
 800e874:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e876:	7dfb      	ldrb	r3, [r7, #23]
 800e878:	4618      	mov	r0, r3
 800e87a:	f000 f853 	bl	800e924 <USBD_Get_USB_Status>
 800e87e:	4603      	mov	r3, r0
 800e880:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e882:	7dbb      	ldrb	r3, [r7, #22]
}
 800e884:	4618      	mov	r0, r3
 800e886:	3718      	adds	r7, #24
 800e888:	46bd      	mov	sp, r7
 800e88a:	bd80      	pop	{r7, pc}

0800e88c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e88c:	b580      	push	{r7, lr}
 800e88e:	b086      	sub	sp, #24
 800e890:	af00      	add	r7, sp, #0
 800e892:	60f8      	str	r0, [r7, #12]
 800e894:	607a      	str	r2, [r7, #4]
 800e896:	603b      	str	r3, [r7, #0]
 800e898:	460b      	mov	r3, r1
 800e89a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e89c:	2300      	movs	r3, #0
 800e89e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e8a0:	2300      	movs	r3, #0
 800e8a2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800e8a4:	68fb      	ldr	r3, [r7, #12]
 800e8a6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800e8aa:	7af9      	ldrb	r1, [r7, #11]
 800e8ac:	683b      	ldr	r3, [r7, #0]
 800e8ae:	687a      	ldr	r2, [r7, #4]
 800e8b0:	f7f8 f9e2 	bl	8006c78 <HAL_PCD_EP_Receive>
 800e8b4:	4603      	mov	r3, r0
 800e8b6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e8b8:	7dfb      	ldrb	r3, [r7, #23]
 800e8ba:	4618      	mov	r0, r3
 800e8bc:	f000 f832 	bl	800e924 <USBD_Get_USB_Status>
 800e8c0:	4603      	mov	r3, r0
 800e8c2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e8c4:	7dbb      	ldrb	r3, [r7, #22]
}
 800e8c6:	4618      	mov	r0, r3
 800e8c8:	3718      	adds	r7, #24
 800e8ca:	46bd      	mov	sp, r7
 800e8cc:	bd80      	pop	{r7, pc}

0800e8ce <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e8ce:	b580      	push	{r7, lr}
 800e8d0:	b082      	sub	sp, #8
 800e8d2:	af00      	add	r7, sp, #0
 800e8d4:	6078      	str	r0, [r7, #4]
 800e8d6:	460b      	mov	r3, r1
 800e8d8:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800e8da:	687b      	ldr	r3, [r7, #4]
 800e8dc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800e8e0:	78fa      	ldrb	r2, [r7, #3]
 800e8e2:	4611      	mov	r1, r2
 800e8e4:	4618      	mov	r0, r3
 800e8e6:	f7f8 fa02 	bl	8006cee <HAL_PCD_EP_GetRxCount>
 800e8ea:	4603      	mov	r3, r0
}
 800e8ec:	4618      	mov	r0, r3
 800e8ee:	3708      	adds	r7, #8
 800e8f0:	46bd      	mov	sp, r7
 800e8f2:	bd80      	pop	{r7, pc}

0800e8f4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800e8f4:	b480      	push	{r7}
 800e8f6:	b083      	sub	sp, #12
 800e8f8:	af00      	add	r7, sp, #0
 800e8fa:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800e8fc:	4b03      	ldr	r3, [pc, #12]	@ (800e90c <USBD_static_malloc+0x18>)
}
 800e8fe:	4618      	mov	r0, r3
 800e900:	370c      	adds	r7, #12
 800e902:	46bd      	mov	sp, r7
 800e904:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e908:	4770      	bx	lr
 800e90a:	bf00      	nop
 800e90c:	20004884 	.word	0x20004884

0800e910 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800e910:	b480      	push	{r7}
 800e912:	b083      	sub	sp, #12
 800e914:	af00      	add	r7, sp, #0
 800e916:	6078      	str	r0, [r7, #4]

}
 800e918:	bf00      	nop
 800e91a:	370c      	adds	r7, #12
 800e91c:	46bd      	mov	sp, r7
 800e91e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e922:	4770      	bx	lr

0800e924 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800e924:	b480      	push	{r7}
 800e926:	b085      	sub	sp, #20
 800e928:	af00      	add	r7, sp, #0
 800e92a:	4603      	mov	r3, r0
 800e92c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e92e:	2300      	movs	r3, #0
 800e930:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800e932:	79fb      	ldrb	r3, [r7, #7]
 800e934:	2b03      	cmp	r3, #3
 800e936:	d817      	bhi.n	800e968 <USBD_Get_USB_Status+0x44>
 800e938:	a201      	add	r2, pc, #4	@ (adr r2, 800e940 <USBD_Get_USB_Status+0x1c>)
 800e93a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e93e:	bf00      	nop
 800e940:	0800e951 	.word	0x0800e951
 800e944:	0800e957 	.word	0x0800e957
 800e948:	0800e95d 	.word	0x0800e95d
 800e94c:	0800e963 	.word	0x0800e963
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800e950:	2300      	movs	r3, #0
 800e952:	73fb      	strb	r3, [r7, #15]
    break;
 800e954:	e00b      	b.n	800e96e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e956:	2303      	movs	r3, #3
 800e958:	73fb      	strb	r3, [r7, #15]
    break;
 800e95a:	e008      	b.n	800e96e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e95c:	2301      	movs	r3, #1
 800e95e:	73fb      	strb	r3, [r7, #15]
    break;
 800e960:	e005      	b.n	800e96e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e962:	2303      	movs	r3, #3
 800e964:	73fb      	strb	r3, [r7, #15]
    break;
 800e966:	e002      	b.n	800e96e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800e968:	2303      	movs	r3, #3
 800e96a:	73fb      	strb	r3, [r7, #15]
    break;
 800e96c:	bf00      	nop
  }
  return usb_status;
 800e96e:	7bfb      	ldrb	r3, [r7, #15]
}
 800e970:	4618      	mov	r0, r3
 800e972:	3714      	adds	r7, #20
 800e974:	46bd      	mov	sp, r7
 800e976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e97a:	4770      	bx	lr

0800e97c <sniprintf>:
 800e97c:	b40c      	push	{r2, r3}
 800e97e:	b530      	push	{r4, r5, lr}
 800e980:	4b18      	ldr	r3, [pc, #96]	@ (800e9e4 <sniprintf+0x68>)
 800e982:	1e0c      	subs	r4, r1, #0
 800e984:	681d      	ldr	r5, [r3, #0]
 800e986:	b09d      	sub	sp, #116	@ 0x74
 800e988:	da08      	bge.n	800e99c <sniprintf+0x20>
 800e98a:	238b      	movs	r3, #139	@ 0x8b
 800e98c:	602b      	str	r3, [r5, #0]
 800e98e:	f04f 30ff 	mov.w	r0, #4294967295
 800e992:	b01d      	add	sp, #116	@ 0x74
 800e994:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e998:	b002      	add	sp, #8
 800e99a:	4770      	bx	lr
 800e99c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800e9a0:	f8ad 3014 	strh.w	r3, [sp, #20]
 800e9a4:	f04f 0300 	mov.w	r3, #0
 800e9a8:	931b      	str	r3, [sp, #108]	@ 0x6c
 800e9aa:	bf14      	ite	ne
 800e9ac:	f104 33ff 	addne.w	r3, r4, #4294967295
 800e9b0:	4623      	moveq	r3, r4
 800e9b2:	9304      	str	r3, [sp, #16]
 800e9b4:	9307      	str	r3, [sp, #28]
 800e9b6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800e9ba:	9002      	str	r0, [sp, #8]
 800e9bc:	9006      	str	r0, [sp, #24]
 800e9be:	f8ad 3016 	strh.w	r3, [sp, #22]
 800e9c2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800e9c4:	ab21      	add	r3, sp, #132	@ 0x84
 800e9c6:	a902      	add	r1, sp, #8
 800e9c8:	4628      	mov	r0, r5
 800e9ca:	9301      	str	r3, [sp, #4]
 800e9cc:	f000 f9a2 	bl	800ed14 <_svfiprintf_r>
 800e9d0:	1c43      	adds	r3, r0, #1
 800e9d2:	bfbc      	itt	lt
 800e9d4:	238b      	movlt	r3, #139	@ 0x8b
 800e9d6:	602b      	strlt	r3, [r5, #0]
 800e9d8:	2c00      	cmp	r4, #0
 800e9da:	d0da      	beq.n	800e992 <sniprintf+0x16>
 800e9dc:	9b02      	ldr	r3, [sp, #8]
 800e9de:	2200      	movs	r2, #0
 800e9e0:	701a      	strb	r2, [r3, #0]
 800e9e2:	e7d6      	b.n	800e992 <sniprintf+0x16>
 800e9e4:	20000120 	.word	0x20000120

0800e9e8 <memset>:
 800e9e8:	4402      	add	r2, r0
 800e9ea:	4603      	mov	r3, r0
 800e9ec:	4293      	cmp	r3, r2
 800e9ee:	d100      	bne.n	800e9f2 <memset+0xa>
 800e9f0:	4770      	bx	lr
 800e9f2:	f803 1b01 	strb.w	r1, [r3], #1
 800e9f6:	e7f9      	b.n	800e9ec <memset+0x4>

0800e9f8 <__errno>:
 800e9f8:	4b01      	ldr	r3, [pc, #4]	@ (800ea00 <__errno+0x8>)
 800e9fa:	6818      	ldr	r0, [r3, #0]
 800e9fc:	4770      	bx	lr
 800e9fe:	bf00      	nop
 800ea00:	20000120 	.word	0x20000120

0800ea04 <__libc_init_array>:
 800ea04:	b570      	push	{r4, r5, r6, lr}
 800ea06:	4d0d      	ldr	r5, [pc, #52]	@ (800ea3c <__libc_init_array+0x38>)
 800ea08:	4c0d      	ldr	r4, [pc, #52]	@ (800ea40 <__libc_init_array+0x3c>)
 800ea0a:	1b64      	subs	r4, r4, r5
 800ea0c:	10a4      	asrs	r4, r4, #2
 800ea0e:	2600      	movs	r6, #0
 800ea10:	42a6      	cmp	r6, r4
 800ea12:	d109      	bne.n	800ea28 <__libc_init_array+0x24>
 800ea14:	4d0b      	ldr	r5, [pc, #44]	@ (800ea44 <__libc_init_array+0x40>)
 800ea16:	4c0c      	ldr	r4, [pc, #48]	@ (800ea48 <__libc_init_array+0x44>)
 800ea18:	f000 fc64 	bl	800f2e4 <_init>
 800ea1c:	1b64      	subs	r4, r4, r5
 800ea1e:	10a4      	asrs	r4, r4, #2
 800ea20:	2600      	movs	r6, #0
 800ea22:	42a6      	cmp	r6, r4
 800ea24:	d105      	bne.n	800ea32 <__libc_init_array+0x2e>
 800ea26:	bd70      	pop	{r4, r5, r6, pc}
 800ea28:	f855 3b04 	ldr.w	r3, [r5], #4
 800ea2c:	4798      	blx	r3
 800ea2e:	3601      	adds	r6, #1
 800ea30:	e7ee      	b.n	800ea10 <__libc_init_array+0xc>
 800ea32:	f855 3b04 	ldr.w	r3, [r5], #4
 800ea36:	4798      	blx	r3
 800ea38:	3601      	adds	r6, #1
 800ea3a:	e7f2      	b.n	800ea22 <__libc_init_array+0x1e>
 800ea3c:	0800f468 	.word	0x0800f468
 800ea40:	0800f468 	.word	0x0800f468
 800ea44:	0800f468 	.word	0x0800f468
 800ea48:	0800f46c 	.word	0x0800f46c

0800ea4c <__retarget_lock_acquire_recursive>:
 800ea4c:	4770      	bx	lr

0800ea4e <__retarget_lock_release_recursive>:
 800ea4e:	4770      	bx	lr

0800ea50 <memcpy>:
 800ea50:	440a      	add	r2, r1
 800ea52:	4291      	cmp	r1, r2
 800ea54:	f100 33ff 	add.w	r3, r0, #4294967295
 800ea58:	d100      	bne.n	800ea5c <memcpy+0xc>
 800ea5a:	4770      	bx	lr
 800ea5c:	b510      	push	{r4, lr}
 800ea5e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ea62:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ea66:	4291      	cmp	r1, r2
 800ea68:	d1f9      	bne.n	800ea5e <memcpy+0xe>
 800ea6a:	bd10      	pop	{r4, pc}

0800ea6c <_free_r>:
 800ea6c:	b538      	push	{r3, r4, r5, lr}
 800ea6e:	4605      	mov	r5, r0
 800ea70:	2900      	cmp	r1, #0
 800ea72:	d041      	beq.n	800eaf8 <_free_r+0x8c>
 800ea74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ea78:	1f0c      	subs	r4, r1, #4
 800ea7a:	2b00      	cmp	r3, #0
 800ea7c:	bfb8      	it	lt
 800ea7e:	18e4      	addlt	r4, r4, r3
 800ea80:	f000 f8e0 	bl	800ec44 <__malloc_lock>
 800ea84:	4a1d      	ldr	r2, [pc, #116]	@ (800eafc <_free_r+0x90>)
 800ea86:	6813      	ldr	r3, [r2, #0]
 800ea88:	b933      	cbnz	r3, 800ea98 <_free_r+0x2c>
 800ea8a:	6063      	str	r3, [r4, #4]
 800ea8c:	6014      	str	r4, [r2, #0]
 800ea8e:	4628      	mov	r0, r5
 800ea90:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ea94:	f000 b8dc 	b.w	800ec50 <__malloc_unlock>
 800ea98:	42a3      	cmp	r3, r4
 800ea9a:	d908      	bls.n	800eaae <_free_r+0x42>
 800ea9c:	6820      	ldr	r0, [r4, #0]
 800ea9e:	1821      	adds	r1, r4, r0
 800eaa0:	428b      	cmp	r3, r1
 800eaa2:	bf01      	itttt	eq
 800eaa4:	6819      	ldreq	r1, [r3, #0]
 800eaa6:	685b      	ldreq	r3, [r3, #4]
 800eaa8:	1809      	addeq	r1, r1, r0
 800eaaa:	6021      	streq	r1, [r4, #0]
 800eaac:	e7ed      	b.n	800ea8a <_free_r+0x1e>
 800eaae:	461a      	mov	r2, r3
 800eab0:	685b      	ldr	r3, [r3, #4]
 800eab2:	b10b      	cbz	r3, 800eab8 <_free_r+0x4c>
 800eab4:	42a3      	cmp	r3, r4
 800eab6:	d9fa      	bls.n	800eaae <_free_r+0x42>
 800eab8:	6811      	ldr	r1, [r2, #0]
 800eaba:	1850      	adds	r0, r2, r1
 800eabc:	42a0      	cmp	r0, r4
 800eabe:	d10b      	bne.n	800ead8 <_free_r+0x6c>
 800eac0:	6820      	ldr	r0, [r4, #0]
 800eac2:	4401      	add	r1, r0
 800eac4:	1850      	adds	r0, r2, r1
 800eac6:	4283      	cmp	r3, r0
 800eac8:	6011      	str	r1, [r2, #0]
 800eaca:	d1e0      	bne.n	800ea8e <_free_r+0x22>
 800eacc:	6818      	ldr	r0, [r3, #0]
 800eace:	685b      	ldr	r3, [r3, #4]
 800ead0:	6053      	str	r3, [r2, #4]
 800ead2:	4408      	add	r0, r1
 800ead4:	6010      	str	r0, [r2, #0]
 800ead6:	e7da      	b.n	800ea8e <_free_r+0x22>
 800ead8:	d902      	bls.n	800eae0 <_free_r+0x74>
 800eada:	230c      	movs	r3, #12
 800eadc:	602b      	str	r3, [r5, #0]
 800eade:	e7d6      	b.n	800ea8e <_free_r+0x22>
 800eae0:	6820      	ldr	r0, [r4, #0]
 800eae2:	1821      	adds	r1, r4, r0
 800eae4:	428b      	cmp	r3, r1
 800eae6:	bf04      	itt	eq
 800eae8:	6819      	ldreq	r1, [r3, #0]
 800eaea:	685b      	ldreq	r3, [r3, #4]
 800eaec:	6063      	str	r3, [r4, #4]
 800eaee:	bf04      	itt	eq
 800eaf0:	1809      	addeq	r1, r1, r0
 800eaf2:	6021      	streq	r1, [r4, #0]
 800eaf4:	6054      	str	r4, [r2, #4]
 800eaf6:	e7ca      	b.n	800ea8e <_free_r+0x22>
 800eaf8:	bd38      	pop	{r3, r4, r5, pc}
 800eafa:	bf00      	nop
 800eafc:	20004be8 	.word	0x20004be8

0800eb00 <sbrk_aligned>:
 800eb00:	b570      	push	{r4, r5, r6, lr}
 800eb02:	4e0f      	ldr	r6, [pc, #60]	@ (800eb40 <sbrk_aligned+0x40>)
 800eb04:	460c      	mov	r4, r1
 800eb06:	6831      	ldr	r1, [r6, #0]
 800eb08:	4605      	mov	r5, r0
 800eb0a:	b911      	cbnz	r1, 800eb12 <sbrk_aligned+0x12>
 800eb0c:	f000 fba4 	bl	800f258 <_sbrk_r>
 800eb10:	6030      	str	r0, [r6, #0]
 800eb12:	4621      	mov	r1, r4
 800eb14:	4628      	mov	r0, r5
 800eb16:	f000 fb9f 	bl	800f258 <_sbrk_r>
 800eb1a:	1c43      	adds	r3, r0, #1
 800eb1c:	d103      	bne.n	800eb26 <sbrk_aligned+0x26>
 800eb1e:	f04f 34ff 	mov.w	r4, #4294967295
 800eb22:	4620      	mov	r0, r4
 800eb24:	bd70      	pop	{r4, r5, r6, pc}
 800eb26:	1cc4      	adds	r4, r0, #3
 800eb28:	f024 0403 	bic.w	r4, r4, #3
 800eb2c:	42a0      	cmp	r0, r4
 800eb2e:	d0f8      	beq.n	800eb22 <sbrk_aligned+0x22>
 800eb30:	1a21      	subs	r1, r4, r0
 800eb32:	4628      	mov	r0, r5
 800eb34:	f000 fb90 	bl	800f258 <_sbrk_r>
 800eb38:	3001      	adds	r0, #1
 800eb3a:	d1f2      	bne.n	800eb22 <sbrk_aligned+0x22>
 800eb3c:	e7ef      	b.n	800eb1e <sbrk_aligned+0x1e>
 800eb3e:	bf00      	nop
 800eb40:	20004be4 	.word	0x20004be4

0800eb44 <_malloc_r>:
 800eb44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eb48:	1ccd      	adds	r5, r1, #3
 800eb4a:	f025 0503 	bic.w	r5, r5, #3
 800eb4e:	3508      	adds	r5, #8
 800eb50:	2d0c      	cmp	r5, #12
 800eb52:	bf38      	it	cc
 800eb54:	250c      	movcc	r5, #12
 800eb56:	2d00      	cmp	r5, #0
 800eb58:	4606      	mov	r6, r0
 800eb5a:	db01      	blt.n	800eb60 <_malloc_r+0x1c>
 800eb5c:	42a9      	cmp	r1, r5
 800eb5e:	d904      	bls.n	800eb6a <_malloc_r+0x26>
 800eb60:	230c      	movs	r3, #12
 800eb62:	6033      	str	r3, [r6, #0]
 800eb64:	2000      	movs	r0, #0
 800eb66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eb6a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ec40 <_malloc_r+0xfc>
 800eb6e:	f000 f869 	bl	800ec44 <__malloc_lock>
 800eb72:	f8d8 3000 	ldr.w	r3, [r8]
 800eb76:	461c      	mov	r4, r3
 800eb78:	bb44      	cbnz	r4, 800ebcc <_malloc_r+0x88>
 800eb7a:	4629      	mov	r1, r5
 800eb7c:	4630      	mov	r0, r6
 800eb7e:	f7ff ffbf 	bl	800eb00 <sbrk_aligned>
 800eb82:	1c43      	adds	r3, r0, #1
 800eb84:	4604      	mov	r4, r0
 800eb86:	d158      	bne.n	800ec3a <_malloc_r+0xf6>
 800eb88:	f8d8 4000 	ldr.w	r4, [r8]
 800eb8c:	4627      	mov	r7, r4
 800eb8e:	2f00      	cmp	r7, #0
 800eb90:	d143      	bne.n	800ec1a <_malloc_r+0xd6>
 800eb92:	2c00      	cmp	r4, #0
 800eb94:	d04b      	beq.n	800ec2e <_malloc_r+0xea>
 800eb96:	6823      	ldr	r3, [r4, #0]
 800eb98:	4639      	mov	r1, r7
 800eb9a:	4630      	mov	r0, r6
 800eb9c:	eb04 0903 	add.w	r9, r4, r3
 800eba0:	f000 fb5a 	bl	800f258 <_sbrk_r>
 800eba4:	4581      	cmp	r9, r0
 800eba6:	d142      	bne.n	800ec2e <_malloc_r+0xea>
 800eba8:	6821      	ldr	r1, [r4, #0]
 800ebaa:	1a6d      	subs	r5, r5, r1
 800ebac:	4629      	mov	r1, r5
 800ebae:	4630      	mov	r0, r6
 800ebb0:	f7ff ffa6 	bl	800eb00 <sbrk_aligned>
 800ebb4:	3001      	adds	r0, #1
 800ebb6:	d03a      	beq.n	800ec2e <_malloc_r+0xea>
 800ebb8:	6823      	ldr	r3, [r4, #0]
 800ebba:	442b      	add	r3, r5
 800ebbc:	6023      	str	r3, [r4, #0]
 800ebbe:	f8d8 3000 	ldr.w	r3, [r8]
 800ebc2:	685a      	ldr	r2, [r3, #4]
 800ebc4:	bb62      	cbnz	r2, 800ec20 <_malloc_r+0xdc>
 800ebc6:	f8c8 7000 	str.w	r7, [r8]
 800ebca:	e00f      	b.n	800ebec <_malloc_r+0xa8>
 800ebcc:	6822      	ldr	r2, [r4, #0]
 800ebce:	1b52      	subs	r2, r2, r5
 800ebd0:	d420      	bmi.n	800ec14 <_malloc_r+0xd0>
 800ebd2:	2a0b      	cmp	r2, #11
 800ebd4:	d917      	bls.n	800ec06 <_malloc_r+0xc2>
 800ebd6:	1961      	adds	r1, r4, r5
 800ebd8:	42a3      	cmp	r3, r4
 800ebda:	6025      	str	r5, [r4, #0]
 800ebdc:	bf18      	it	ne
 800ebde:	6059      	strne	r1, [r3, #4]
 800ebe0:	6863      	ldr	r3, [r4, #4]
 800ebe2:	bf08      	it	eq
 800ebe4:	f8c8 1000 	streq.w	r1, [r8]
 800ebe8:	5162      	str	r2, [r4, r5]
 800ebea:	604b      	str	r3, [r1, #4]
 800ebec:	4630      	mov	r0, r6
 800ebee:	f000 f82f 	bl	800ec50 <__malloc_unlock>
 800ebf2:	f104 000b 	add.w	r0, r4, #11
 800ebf6:	1d23      	adds	r3, r4, #4
 800ebf8:	f020 0007 	bic.w	r0, r0, #7
 800ebfc:	1ac2      	subs	r2, r0, r3
 800ebfe:	bf1c      	itt	ne
 800ec00:	1a1b      	subne	r3, r3, r0
 800ec02:	50a3      	strne	r3, [r4, r2]
 800ec04:	e7af      	b.n	800eb66 <_malloc_r+0x22>
 800ec06:	6862      	ldr	r2, [r4, #4]
 800ec08:	42a3      	cmp	r3, r4
 800ec0a:	bf0c      	ite	eq
 800ec0c:	f8c8 2000 	streq.w	r2, [r8]
 800ec10:	605a      	strne	r2, [r3, #4]
 800ec12:	e7eb      	b.n	800ebec <_malloc_r+0xa8>
 800ec14:	4623      	mov	r3, r4
 800ec16:	6864      	ldr	r4, [r4, #4]
 800ec18:	e7ae      	b.n	800eb78 <_malloc_r+0x34>
 800ec1a:	463c      	mov	r4, r7
 800ec1c:	687f      	ldr	r7, [r7, #4]
 800ec1e:	e7b6      	b.n	800eb8e <_malloc_r+0x4a>
 800ec20:	461a      	mov	r2, r3
 800ec22:	685b      	ldr	r3, [r3, #4]
 800ec24:	42a3      	cmp	r3, r4
 800ec26:	d1fb      	bne.n	800ec20 <_malloc_r+0xdc>
 800ec28:	2300      	movs	r3, #0
 800ec2a:	6053      	str	r3, [r2, #4]
 800ec2c:	e7de      	b.n	800ebec <_malloc_r+0xa8>
 800ec2e:	230c      	movs	r3, #12
 800ec30:	6033      	str	r3, [r6, #0]
 800ec32:	4630      	mov	r0, r6
 800ec34:	f000 f80c 	bl	800ec50 <__malloc_unlock>
 800ec38:	e794      	b.n	800eb64 <_malloc_r+0x20>
 800ec3a:	6005      	str	r5, [r0, #0]
 800ec3c:	e7d6      	b.n	800ebec <_malloc_r+0xa8>
 800ec3e:	bf00      	nop
 800ec40:	20004be8 	.word	0x20004be8

0800ec44 <__malloc_lock>:
 800ec44:	4801      	ldr	r0, [pc, #4]	@ (800ec4c <__malloc_lock+0x8>)
 800ec46:	f7ff bf01 	b.w	800ea4c <__retarget_lock_acquire_recursive>
 800ec4a:	bf00      	nop
 800ec4c:	20004be0 	.word	0x20004be0

0800ec50 <__malloc_unlock>:
 800ec50:	4801      	ldr	r0, [pc, #4]	@ (800ec58 <__malloc_unlock+0x8>)
 800ec52:	f7ff befc 	b.w	800ea4e <__retarget_lock_release_recursive>
 800ec56:	bf00      	nop
 800ec58:	20004be0 	.word	0x20004be0

0800ec5c <__ssputs_r>:
 800ec5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ec60:	688e      	ldr	r6, [r1, #8]
 800ec62:	461f      	mov	r7, r3
 800ec64:	42be      	cmp	r6, r7
 800ec66:	680b      	ldr	r3, [r1, #0]
 800ec68:	4682      	mov	sl, r0
 800ec6a:	460c      	mov	r4, r1
 800ec6c:	4690      	mov	r8, r2
 800ec6e:	d82d      	bhi.n	800eccc <__ssputs_r+0x70>
 800ec70:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ec74:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800ec78:	d026      	beq.n	800ecc8 <__ssputs_r+0x6c>
 800ec7a:	6965      	ldr	r5, [r4, #20]
 800ec7c:	6909      	ldr	r1, [r1, #16]
 800ec7e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ec82:	eba3 0901 	sub.w	r9, r3, r1
 800ec86:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ec8a:	1c7b      	adds	r3, r7, #1
 800ec8c:	444b      	add	r3, r9
 800ec8e:	106d      	asrs	r5, r5, #1
 800ec90:	429d      	cmp	r5, r3
 800ec92:	bf38      	it	cc
 800ec94:	461d      	movcc	r5, r3
 800ec96:	0553      	lsls	r3, r2, #21
 800ec98:	d527      	bpl.n	800ecea <__ssputs_r+0x8e>
 800ec9a:	4629      	mov	r1, r5
 800ec9c:	f7ff ff52 	bl	800eb44 <_malloc_r>
 800eca0:	4606      	mov	r6, r0
 800eca2:	b360      	cbz	r0, 800ecfe <__ssputs_r+0xa2>
 800eca4:	6921      	ldr	r1, [r4, #16]
 800eca6:	464a      	mov	r2, r9
 800eca8:	f7ff fed2 	bl	800ea50 <memcpy>
 800ecac:	89a3      	ldrh	r3, [r4, #12]
 800ecae:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ecb2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ecb6:	81a3      	strh	r3, [r4, #12]
 800ecb8:	6126      	str	r6, [r4, #16]
 800ecba:	6165      	str	r5, [r4, #20]
 800ecbc:	444e      	add	r6, r9
 800ecbe:	eba5 0509 	sub.w	r5, r5, r9
 800ecc2:	6026      	str	r6, [r4, #0]
 800ecc4:	60a5      	str	r5, [r4, #8]
 800ecc6:	463e      	mov	r6, r7
 800ecc8:	42be      	cmp	r6, r7
 800ecca:	d900      	bls.n	800ecce <__ssputs_r+0x72>
 800eccc:	463e      	mov	r6, r7
 800ecce:	6820      	ldr	r0, [r4, #0]
 800ecd0:	4632      	mov	r2, r6
 800ecd2:	4641      	mov	r1, r8
 800ecd4:	f000 faa6 	bl	800f224 <memmove>
 800ecd8:	68a3      	ldr	r3, [r4, #8]
 800ecda:	1b9b      	subs	r3, r3, r6
 800ecdc:	60a3      	str	r3, [r4, #8]
 800ecde:	6823      	ldr	r3, [r4, #0]
 800ece0:	4433      	add	r3, r6
 800ece2:	6023      	str	r3, [r4, #0]
 800ece4:	2000      	movs	r0, #0
 800ece6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ecea:	462a      	mov	r2, r5
 800ecec:	f000 fac4 	bl	800f278 <_realloc_r>
 800ecf0:	4606      	mov	r6, r0
 800ecf2:	2800      	cmp	r0, #0
 800ecf4:	d1e0      	bne.n	800ecb8 <__ssputs_r+0x5c>
 800ecf6:	6921      	ldr	r1, [r4, #16]
 800ecf8:	4650      	mov	r0, sl
 800ecfa:	f7ff feb7 	bl	800ea6c <_free_r>
 800ecfe:	230c      	movs	r3, #12
 800ed00:	f8ca 3000 	str.w	r3, [sl]
 800ed04:	89a3      	ldrh	r3, [r4, #12]
 800ed06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ed0a:	81a3      	strh	r3, [r4, #12]
 800ed0c:	f04f 30ff 	mov.w	r0, #4294967295
 800ed10:	e7e9      	b.n	800ece6 <__ssputs_r+0x8a>
	...

0800ed14 <_svfiprintf_r>:
 800ed14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed18:	4698      	mov	r8, r3
 800ed1a:	898b      	ldrh	r3, [r1, #12]
 800ed1c:	061b      	lsls	r3, r3, #24
 800ed1e:	b09d      	sub	sp, #116	@ 0x74
 800ed20:	4607      	mov	r7, r0
 800ed22:	460d      	mov	r5, r1
 800ed24:	4614      	mov	r4, r2
 800ed26:	d510      	bpl.n	800ed4a <_svfiprintf_r+0x36>
 800ed28:	690b      	ldr	r3, [r1, #16]
 800ed2a:	b973      	cbnz	r3, 800ed4a <_svfiprintf_r+0x36>
 800ed2c:	2140      	movs	r1, #64	@ 0x40
 800ed2e:	f7ff ff09 	bl	800eb44 <_malloc_r>
 800ed32:	6028      	str	r0, [r5, #0]
 800ed34:	6128      	str	r0, [r5, #16]
 800ed36:	b930      	cbnz	r0, 800ed46 <_svfiprintf_r+0x32>
 800ed38:	230c      	movs	r3, #12
 800ed3a:	603b      	str	r3, [r7, #0]
 800ed3c:	f04f 30ff 	mov.w	r0, #4294967295
 800ed40:	b01d      	add	sp, #116	@ 0x74
 800ed42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed46:	2340      	movs	r3, #64	@ 0x40
 800ed48:	616b      	str	r3, [r5, #20]
 800ed4a:	2300      	movs	r3, #0
 800ed4c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ed4e:	2320      	movs	r3, #32
 800ed50:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ed54:	f8cd 800c 	str.w	r8, [sp, #12]
 800ed58:	2330      	movs	r3, #48	@ 0x30
 800ed5a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800eef8 <_svfiprintf_r+0x1e4>
 800ed5e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ed62:	f04f 0901 	mov.w	r9, #1
 800ed66:	4623      	mov	r3, r4
 800ed68:	469a      	mov	sl, r3
 800ed6a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ed6e:	b10a      	cbz	r2, 800ed74 <_svfiprintf_r+0x60>
 800ed70:	2a25      	cmp	r2, #37	@ 0x25
 800ed72:	d1f9      	bne.n	800ed68 <_svfiprintf_r+0x54>
 800ed74:	ebba 0b04 	subs.w	fp, sl, r4
 800ed78:	d00b      	beq.n	800ed92 <_svfiprintf_r+0x7e>
 800ed7a:	465b      	mov	r3, fp
 800ed7c:	4622      	mov	r2, r4
 800ed7e:	4629      	mov	r1, r5
 800ed80:	4638      	mov	r0, r7
 800ed82:	f7ff ff6b 	bl	800ec5c <__ssputs_r>
 800ed86:	3001      	adds	r0, #1
 800ed88:	f000 80a7 	beq.w	800eeda <_svfiprintf_r+0x1c6>
 800ed8c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ed8e:	445a      	add	r2, fp
 800ed90:	9209      	str	r2, [sp, #36]	@ 0x24
 800ed92:	f89a 3000 	ldrb.w	r3, [sl]
 800ed96:	2b00      	cmp	r3, #0
 800ed98:	f000 809f 	beq.w	800eeda <_svfiprintf_r+0x1c6>
 800ed9c:	2300      	movs	r3, #0
 800ed9e:	f04f 32ff 	mov.w	r2, #4294967295
 800eda2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800eda6:	f10a 0a01 	add.w	sl, sl, #1
 800edaa:	9304      	str	r3, [sp, #16]
 800edac:	9307      	str	r3, [sp, #28]
 800edae:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800edb2:	931a      	str	r3, [sp, #104]	@ 0x68
 800edb4:	4654      	mov	r4, sl
 800edb6:	2205      	movs	r2, #5
 800edb8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800edbc:	484e      	ldr	r0, [pc, #312]	@ (800eef8 <_svfiprintf_r+0x1e4>)
 800edbe:	f7f1 fa1f 	bl	8000200 <memchr>
 800edc2:	9a04      	ldr	r2, [sp, #16]
 800edc4:	b9d8      	cbnz	r0, 800edfe <_svfiprintf_r+0xea>
 800edc6:	06d0      	lsls	r0, r2, #27
 800edc8:	bf44      	itt	mi
 800edca:	2320      	movmi	r3, #32
 800edcc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800edd0:	0711      	lsls	r1, r2, #28
 800edd2:	bf44      	itt	mi
 800edd4:	232b      	movmi	r3, #43	@ 0x2b
 800edd6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800edda:	f89a 3000 	ldrb.w	r3, [sl]
 800edde:	2b2a      	cmp	r3, #42	@ 0x2a
 800ede0:	d015      	beq.n	800ee0e <_svfiprintf_r+0xfa>
 800ede2:	9a07      	ldr	r2, [sp, #28]
 800ede4:	4654      	mov	r4, sl
 800ede6:	2000      	movs	r0, #0
 800ede8:	f04f 0c0a 	mov.w	ip, #10
 800edec:	4621      	mov	r1, r4
 800edee:	f811 3b01 	ldrb.w	r3, [r1], #1
 800edf2:	3b30      	subs	r3, #48	@ 0x30
 800edf4:	2b09      	cmp	r3, #9
 800edf6:	d94b      	bls.n	800ee90 <_svfiprintf_r+0x17c>
 800edf8:	b1b0      	cbz	r0, 800ee28 <_svfiprintf_r+0x114>
 800edfa:	9207      	str	r2, [sp, #28]
 800edfc:	e014      	b.n	800ee28 <_svfiprintf_r+0x114>
 800edfe:	eba0 0308 	sub.w	r3, r0, r8
 800ee02:	fa09 f303 	lsl.w	r3, r9, r3
 800ee06:	4313      	orrs	r3, r2
 800ee08:	9304      	str	r3, [sp, #16]
 800ee0a:	46a2      	mov	sl, r4
 800ee0c:	e7d2      	b.n	800edb4 <_svfiprintf_r+0xa0>
 800ee0e:	9b03      	ldr	r3, [sp, #12]
 800ee10:	1d19      	adds	r1, r3, #4
 800ee12:	681b      	ldr	r3, [r3, #0]
 800ee14:	9103      	str	r1, [sp, #12]
 800ee16:	2b00      	cmp	r3, #0
 800ee18:	bfbb      	ittet	lt
 800ee1a:	425b      	neglt	r3, r3
 800ee1c:	f042 0202 	orrlt.w	r2, r2, #2
 800ee20:	9307      	strge	r3, [sp, #28]
 800ee22:	9307      	strlt	r3, [sp, #28]
 800ee24:	bfb8      	it	lt
 800ee26:	9204      	strlt	r2, [sp, #16]
 800ee28:	7823      	ldrb	r3, [r4, #0]
 800ee2a:	2b2e      	cmp	r3, #46	@ 0x2e
 800ee2c:	d10a      	bne.n	800ee44 <_svfiprintf_r+0x130>
 800ee2e:	7863      	ldrb	r3, [r4, #1]
 800ee30:	2b2a      	cmp	r3, #42	@ 0x2a
 800ee32:	d132      	bne.n	800ee9a <_svfiprintf_r+0x186>
 800ee34:	9b03      	ldr	r3, [sp, #12]
 800ee36:	1d1a      	adds	r2, r3, #4
 800ee38:	681b      	ldr	r3, [r3, #0]
 800ee3a:	9203      	str	r2, [sp, #12]
 800ee3c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ee40:	3402      	adds	r4, #2
 800ee42:	9305      	str	r3, [sp, #20]
 800ee44:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800ef08 <_svfiprintf_r+0x1f4>
 800ee48:	7821      	ldrb	r1, [r4, #0]
 800ee4a:	2203      	movs	r2, #3
 800ee4c:	4650      	mov	r0, sl
 800ee4e:	f7f1 f9d7 	bl	8000200 <memchr>
 800ee52:	b138      	cbz	r0, 800ee64 <_svfiprintf_r+0x150>
 800ee54:	9b04      	ldr	r3, [sp, #16]
 800ee56:	eba0 000a 	sub.w	r0, r0, sl
 800ee5a:	2240      	movs	r2, #64	@ 0x40
 800ee5c:	4082      	lsls	r2, r0
 800ee5e:	4313      	orrs	r3, r2
 800ee60:	3401      	adds	r4, #1
 800ee62:	9304      	str	r3, [sp, #16]
 800ee64:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ee68:	4824      	ldr	r0, [pc, #144]	@ (800eefc <_svfiprintf_r+0x1e8>)
 800ee6a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ee6e:	2206      	movs	r2, #6
 800ee70:	f7f1 f9c6 	bl	8000200 <memchr>
 800ee74:	2800      	cmp	r0, #0
 800ee76:	d036      	beq.n	800eee6 <_svfiprintf_r+0x1d2>
 800ee78:	4b21      	ldr	r3, [pc, #132]	@ (800ef00 <_svfiprintf_r+0x1ec>)
 800ee7a:	bb1b      	cbnz	r3, 800eec4 <_svfiprintf_r+0x1b0>
 800ee7c:	9b03      	ldr	r3, [sp, #12]
 800ee7e:	3307      	adds	r3, #7
 800ee80:	f023 0307 	bic.w	r3, r3, #7
 800ee84:	3308      	adds	r3, #8
 800ee86:	9303      	str	r3, [sp, #12]
 800ee88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ee8a:	4433      	add	r3, r6
 800ee8c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ee8e:	e76a      	b.n	800ed66 <_svfiprintf_r+0x52>
 800ee90:	fb0c 3202 	mla	r2, ip, r2, r3
 800ee94:	460c      	mov	r4, r1
 800ee96:	2001      	movs	r0, #1
 800ee98:	e7a8      	b.n	800edec <_svfiprintf_r+0xd8>
 800ee9a:	2300      	movs	r3, #0
 800ee9c:	3401      	adds	r4, #1
 800ee9e:	9305      	str	r3, [sp, #20]
 800eea0:	4619      	mov	r1, r3
 800eea2:	f04f 0c0a 	mov.w	ip, #10
 800eea6:	4620      	mov	r0, r4
 800eea8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800eeac:	3a30      	subs	r2, #48	@ 0x30
 800eeae:	2a09      	cmp	r2, #9
 800eeb0:	d903      	bls.n	800eeba <_svfiprintf_r+0x1a6>
 800eeb2:	2b00      	cmp	r3, #0
 800eeb4:	d0c6      	beq.n	800ee44 <_svfiprintf_r+0x130>
 800eeb6:	9105      	str	r1, [sp, #20]
 800eeb8:	e7c4      	b.n	800ee44 <_svfiprintf_r+0x130>
 800eeba:	fb0c 2101 	mla	r1, ip, r1, r2
 800eebe:	4604      	mov	r4, r0
 800eec0:	2301      	movs	r3, #1
 800eec2:	e7f0      	b.n	800eea6 <_svfiprintf_r+0x192>
 800eec4:	ab03      	add	r3, sp, #12
 800eec6:	9300      	str	r3, [sp, #0]
 800eec8:	462a      	mov	r2, r5
 800eeca:	4b0e      	ldr	r3, [pc, #56]	@ (800ef04 <_svfiprintf_r+0x1f0>)
 800eecc:	a904      	add	r1, sp, #16
 800eece:	4638      	mov	r0, r7
 800eed0:	f3af 8000 	nop.w
 800eed4:	1c42      	adds	r2, r0, #1
 800eed6:	4606      	mov	r6, r0
 800eed8:	d1d6      	bne.n	800ee88 <_svfiprintf_r+0x174>
 800eeda:	89ab      	ldrh	r3, [r5, #12]
 800eedc:	065b      	lsls	r3, r3, #25
 800eede:	f53f af2d 	bmi.w	800ed3c <_svfiprintf_r+0x28>
 800eee2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800eee4:	e72c      	b.n	800ed40 <_svfiprintf_r+0x2c>
 800eee6:	ab03      	add	r3, sp, #12
 800eee8:	9300      	str	r3, [sp, #0]
 800eeea:	462a      	mov	r2, r5
 800eeec:	4b05      	ldr	r3, [pc, #20]	@ (800ef04 <_svfiprintf_r+0x1f0>)
 800eeee:	a904      	add	r1, sp, #16
 800eef0:	4638      	mov	r0, r7
 800eef2:	f000 f879 	bl	800efe8 <_printf_i>
 800eef6:	e7ed      	b.n	800eed4 <_svfiprintf_r+0x1c0>
 800eef8:	0800f42c 	.word	0x0800f42c
 800eefc:	0800f436 	.word	0x0800f436
 800ef00:	00000000 	.word	0x00000000
 800ef04:	0800ec5d 	.word	0x0800ec5d
 800ef08:	0800f432 	.word	0x0800f432

0800ef0c <_printf_common>:
 800ef0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ef10:	4616      	mov	r6, r2
 800ef12:	4698      	mov	r8, r3
 800ef14:	688a      	ldr	r2, [r1, #8]
 800ef16:	690b      	ldr	r3, [r1, #16]
 800ef18:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ef1c:	4293      	cmp	r3, r2
 800ef1e:	bfb8      	it	lt
 800ef20:	4613      	movlt	r3, r2
 800ef22:	6033      	str	r3, [r6, #0]
 800ef24:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ef28:	4607      	mov	r7, r0
 800ef2a:	460c      	mov	r4, r1
 800ef2c:	b10a      	cbz	r2, 800ef32 <_printf_common+0x26>
 800ef2e:	3301      	adds	r3, #1
 800ef30:	6033      	str	r3, [r6, #0]
 800ef32:	6823      	ldr	r3, [r4, #0]
 800ef34:	0699      	lsls	r1, r3, #26
 800ef36:	bf42      	ittt	mi
 800ef38:	6833      	ldrmi	r3, [r6, #0]
 800ef3a:	3302      	addmi	r3, #2
 800ef3c:	6033      	strmi	r3, [r6, #0]
 800ef3e:	6825      	ldr	r5, [r4, #0]
 800ef40:	f015 0506 	ands.w	r5, r5, #6
 800ef44:	d106      	bne.n	800ef54 <_printf_common+0x48>
 800ef46:	f104 0a19 	add.w	sl, r4, #25
 800ef4a:	68e3      	ldr	r3, [r4, #12]
 800ef4c:	6832      	ldr	r2, [r6, #0]
 800ef4e:	1a9b      	subs	r3, r3, r2
 800ef50:	42ab      	cmp	r3, r5
 800ef52:	dc26      	bgt.n	800efa2 <_printf_common+0x96>
 800ef54:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ef58:	6822      	ldr	r2, [r4, #0]
 800ef5a:	3b00      	subs	r3, #0
 800ef5c:	bf18      	it	ne
 800ef5e:	2301      	movne	r3, #1
 800ef60:	0692      	lsls	r2, r2, #26
 800ef62:	d42b      	bmi.n	800efbc <_printf_common+0xb0>
 800ef64:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ef68:	4641      	mov	r1, r8
 800ef6a:	4638      	mov	r0, r7
 800ef6c:	47c8      	blx	r9
 800ef6e:	3001      	adds	r0, #1
 800ef70:	d01e      	beq.n	800efb0 <_printf_common+0xa4>
 800ef72:	6823      	ldr	r3, [r4, #0]
 800ef74:	6922      	ldr	r2, [r4, #16]
 800ef76:	f003 0306 	and.w	r3, r3, #6
 800ef7a:	2b04      	cmp	r3, #4
 800ef7c:	bf02      	ittt	eq
 800ef7e:	68e5      	ldreq	r5, [r4, #12]
 800ef80:	6833      	ldreq	r3, [r6, #0]
 800ef82:	1aed      	subeq	r5, r5, r3
 800ef84:	68a3      	ldr	r3, [r4, #8]
 800ef86:	bf0c      	ite	eq
 800ef88:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ef8c:	2500      	movne	r5, #0
 800ef8e:	4293      	cmp	r3, r2
 800ef90:	bfc4      	itt	gt
 800ef92:	1a9b      	subgt	r3, r3, r2
 800ef94:	18ed      	addgt	r5, r5, r3
 800ef96:	2600      	movs	r6, #0
 800ef98:	341a      	adds	r4, #26
 800ef9a:	42b5      	cmp	r5, r6
 800ef9c:	d11a      	bne.n	800efd4 <_printf_common+0xc8>
 800ef9e:	2000      	movs	r0, #0
 800efa0:	e008      	b.n	800efb4 <_printf_common+0xa8>
 800efa2:	2301      	movs	r3, #1
 800efa4:	4652      	mov	r2, sl
 800efa6:	4641      	mov	r1, r8
 800efa8:	4638      	mov	r0, r7
 800efaa:	47c8      	blx	r9
 800efac:	3001      	adds	r0, #1
 800efae:	d103      	bne.n	800efb8 <_printf_common+0xac>
 800efb0:	f04f 30ff 	mov.w	r0, #4294967295
 800efb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800efb8:	3501      	adds	r5, #1
 800efba:	e7c6      	b.n	800ef4a <_printf_common+0x3e>
 800efbc:	18e1      	adds	r1, r4, r3
 800efbe:	1c5a      	adds	r2, r3, #1
 800efc0:	2030      	movs	r0, #48	@ 0x30
 800efc2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800efc6:	4422      	add	r2, r4
 800efc8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800efcc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800efd0:	3302      	adds	r3, #2
 800efd2:	e7c7      	b.n	800ef64 <_printf_common+0x58>
 800efd4:	2301      	movs	r3, #1
 800efd6:	4622      	mov	r2, r4
 800efd8:	4641      	mov	r1, r8
 800efda:	4638      	mov	r0, r7
 800efdc:	47c8      	blx	r9
 800efde:	3001      	adds	r0, #1
 800efe0:	d0e6      	beq.n	800efb0 <_printf_common+0xa4>
 800efe2:	3601      	adds	r6, #1
 800efe4:	e7d9      	b.n	800ef9a <_printf_common+0x8e>
	...

0800efe8 <_printf_i>:
 800efe8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800efec:	7e0f      	ldrb	r7, [r1, #24]
 800efee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800eff0:	2f78      	cmp	r7, #120	@ 0x78
 800eff2:	4691      	mov	r9, r2
 800eff4:	4680      	mov	r8, r0
 800eff6:	460c      	mov	r4, r1
 800eff8:	469a      	mov	sl, r3
 800effa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800effe:	d807      	bhi.n	800f010 <_printf_i+0x28>
 800f000:	2f62      	cmp	r7, #98	@ 0x62
 800f002:	d80a      	bhi.n	800f01a <_printf_i+0x32>
 800f004:	2f00      	cmp	r7, #0
 800f006:	f000 80d1 	beq.w	800f1ac <_printf_i+0x1c4>
 800f00a:	2f58      	cmp	r7, #88	@ 0x58
 800f00c:	f000 80b8 	beq.w	800f180 <_printf_i+0x198>
 800f010:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f014:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800f018:	e03a      	b.n	800f090 <_printf_i+0xa8>
 800f01a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800f01e:	2b15      	cmp	r3, #21
 800f020:	d8f6      	bhi.n	800f010 <_printf_i+0x28>
 800f022:	a101      	add	r1, pc, #4	@ (adr r1, 800f028 <_printf_i+0x40>)
 800f024:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f028:	0800f081 	.word	0x0800f081
 800f02c:	0800f095 	.word	0x0800f095
 800f030:	0800f011 	.word	0x0800f011
 800f034:	0800f011 	.word	0x0800f011
 800f038:	0800f011 	.word	0x0800f011
 800f03c:	0800f011 	.word	0x0800f011
 800f040:	0800f095 	.word	0x0800f095
 800f044:	0800f011 	.word	0x0800f011
 800f048:	0800f011 	.word	0x0800f011
 800f04c:	0800f011 	.word	0x0800f011
 800f050:	0800f011 	.word	0x0800f011
 800f054:	0800f193 	.word	0x0800f193
 800f058:	0800f0bf 	.word	0x0800f0bf
 800f05c:	0800f14d 	.word	0x0800f14d
 800f060:	0800f011 	.word	0x0800f011
 800f064:	0800f011 	.word	0x0800f011
 800f068:	0800f1b5 	.word	0x0800f1b5
 800f06c:	0800f011 	.word	0x0800f011
 800f070:	0800f0bf 	.word	0x0800f0bf
 800f074:	0800f011 	.word	0x0800f011
 800f078:	0800f011 	.word	0x0800f011
 800f07c:	0800f155 	.word	0x0800f155
 800f080:	6833      	ldr	r3, [r6, #0]
 800f082:	1d1a      	adds	r2, r3, #4
 800f084:	681b      	ldr	r3, [r3, #0]
 800f086:	6032      	str	r2, [r6, #0]
 800f088:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f08c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800f090:	2301      	movs	r3, #1
 800f092:	e09c      	b.n	800f1ce <_printf_i+0x1e6>
 800f094:	6833      	ldr	r3, [r6, #0]
 800f096:	6820      	ldr	r0, [r4, #0]
 800f098:	1d19      	adds	r1, r3, #4
 800f09a:	6031      	str	r1, [r6, #0]
 800f09c:	0606      	lsls	r6, r0, #24
 800f09e:	d501      	bpl.n	800f0a4 <_printf_i+0xbc>
 800f0a0:	681d      	ldr	r5, [r3, #0]
 800f0a2:	e003      	b.n	800f0ac <_printf_i+0xc4>
 800f0a4:	0645      	lsls	r5, r0, #25
 800f0a6:	d5fb      	bpl.n	800f0a0 <_printf_i+0xb8>
 800f0a8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800f0ac:	2d00      	cmp	r5, #0
 800f0ae:	da03      	bge.n	800f0b8 <_printf_i+0xd0>
 800f0b0:	232d      	movs	r3, #45	@ 0x2d
 800f0b2:	426d      	negs	r5, r5
 800f0b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f0b8:	4858      	ldr	r0, [pc, #352]	@ (800f21c <_printf_i+0x234>)
 800f0ba:	230a      	movs	r3, #10
 800f0bc:	e011      	b.n	800f0e2 <_printf_i+0xfa>
 800f0be:	6821      	ldr	r1, [r4, #0]
 800f0c0:	6833      	ldr	r3, [r6, #0]
 800f0c2:	0608      	lsls	r0, r1, #24
 800f0c4:	f853 5b04 	ldr.w	r5, [r3], #4
 800f0c8:	d402      	bmi.n	800f0d0 <_printf_i+0xe8>
 800f0ca:	0649      	lsls	r1, r1, #25
 800f0cc:	bf48      	it	mi
 800f0ce:	b2ad      	uxthmi	r5, r5
 800f0d0:	2f6f      	cmp	r7, #111	@ 0x6f
 800f0d2:	4852      	ldr	r0, [pc, #328]	@ (800f21c <_printf_i+0x234>)
 800f0d4:	6033      	str	r3, [r6, #0]
 800f0d6:	bf14      	ite	ne
 800f0d8:	230a      	movne	r3, #10
 800f0da:	2308      	moveq	r3, #8
 800f0dc:	2100      	movs	r1, #0
 800f0de:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800f0e2:	6866      	ldr	r6, [r4, #4]
 800f0e4:	60a6      	str	r6, [r4, #8]
 800f0e6:	2e00      	cmp	r6, #0
 800f0e8:	db05      	blt.n	800f0f6 <_printf_i+0x10e>
 800f0ea:	6821      	ldr	r1, [r4, #0]
 800f0ec:	432e      	orrs	r6, r5
 800f0ee:	f021 0104 	bic.w	r1, r1, #4
 800f0f2:	6021      	str	r1, [r4, #0]
 800f0f4:	d04b      	beq.n	800f18e <_printf_i+0x1a6>
 800f0f6:	4616      	mov	r6, r2
 800f0f8:	fbb5 f1f3 	udiv	r1, r5, r3
 800f0fc:	fb03 5711 	mls	r7, r3, r1, r5
 800f100:	5dc7      	ldrb	r7, [r0, r7]
 800f102:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800f106:	462f      	mov	r7, r5
 800f108:	42bb      	cmp	r3, r7
 800f10a:	460d      	mov	r5, r1
 800f10c:	d9f4      	bls.n	800f0f8 <_printf_i+0x110>
 800f10e:	2b08      	cmp	r3, #8
 800f110:	d10b      	bne.n	800f12a <_printf_i+0x142>
 800f112:	6823      	ldr	r3, [r4, #0]
 800f114:	07df      	lsls	r7, r3, #31
 800f116:	d508      	bpl.n	800f12a <_printf_i+0x142>
 800f118:	6923      	ldr	r3, [r4, #16]
 800f11a:	6861      	ldr	r1, [r4, #4]
 800f11c:	4299      	cmp	r1, r3
 800f11e:	bfde      	ittt	le
 800f120:	2330      	movle	r3, #48	@ 0x30
 800f122:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f126:	f106 36ff 	addle.w	r6, r6, #4294967295
 800f12a:	1b92      	subs	r2, r2, r6
 800f12c:	6122      	str	r2, [r4, #16]
 800f12e:	f8cd a000 	str.w	sl, [sp]
 800f132:	464b      	mov	r3, r9
 800f134:	aa03      	add	r2, sp, #12
 800f136:	4621      	mov	r1, r4
 800f138:	4640      	mov	r0, r8
 800f13a:	f7ff fee7 	bl	800ef0c <_printf_common>
 800f13e:	3001      	adds	r0, #1
 800f140:	d14a      	bne.n	800f1d8 <_printf_i+0x1f0>
 800f142:	f04f 30ff 	mov.w	r0, #4294967295
 800f146:	b004      	add	sp, #16
 800f148:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f14c:	6823      	ldr	r3, [r4, #0]
 800f14e:	f043 0320 	orr.w	r3, r3, #32
 800f152:	6023      	str	r3, [r4, #0]
 800f154:	4832      	ldr	r0, [pc, #200]	@ (800f220 <_printf_i+0x238>)
 800f156:	2778      	movs	r7, #120	@ 0x78
 800f158:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800f15c:	6823      	ldr	r3, [r4, #0]
 800f15e:	6831      	ldr	r1, [r6, #0]
 800f160:	061f      	lsls	r7, r3, #24
 800f162:	f851 5b04 	ldr.w	r5, [r1], #4
 800f166:	d402      	bmi.n	800f16e <_printf_i+0x186>
 800f168:	065f      	lsls	r7, r3, #25
 800f16a:	bf48      	it	mi
 800f16c:	b2ad      	uxthmi	r5, r5
 800f16e:	6031      	str	r1, [r6, #0]
 800f170:	07d9      	lsls	r1, r3, #31
 800f172:	bf44      	itt	mi
 800f174:	f043 0320 	orrmi.w	r3, r3, #32
 800f178:	6023      	strmi	r3, [r4, #0]
 800f17a:	b11d      	cbz	r5, 800f184 <_printf_i+0x19c>
 800f17c:	2310      	movs	r3, #16
 800f17e:	e7ad      	b.n	800f0dc <_printf_i+0xf4>
 800f180:	4826      	ldr	r0, [pc, #152]	@ (800f21c <_printf_i+0x234>)
 800f182:	e7e9      	b.n	800f158 <_printf_i+0x170>
 800f184:	6823      	ldr	r3, [r4, #0]
 800f186:	f023 0320 	bic.w	r3, r3, #32
 800f18a:	6023      	str	r3, [r4, #0]
 800f18c:	e7f6      	b.n	800f17c <_printf_i+0x194>
 800f18e:	4616      	mov	r6, r2
 800f190:	e7bd      	b.n	800f10e <_printf_i+0x126>
 800f192:	6833      	ldr	r3, [r6, #0]
 800f194:	6825      	ldr	r5, [r4, #0]
 800f196:	6961      	ldr	r1, [r4, #20]
 800f198:	1d18      	adds	r0, r3, #4
 800f19a:	6030      	str	r0, [r6, #0]
 800f19c:	062e      	lsls	r6, r5, #24
 800f19e:	681b      	ldr	r3, [r3, #0]
 800f1a0:	d501      	bpl.n	800f1a6 <_printf_i+0x1be>
 800f1a2:	6019      	str	r1, [r3, #0]
 800f1a4:	e002      	b.n	800f1ac <_printf_i+0x1c4>
 800f1a6:	0668      	lsls	r0, r5, #25
 800f1a8:	d5fb      	bpl.n	800f1a2 <_printf_i+0x1ba>
 800f1aa:	8019      	strh	r1, [r3, #0]
 800f1ac:	2300      	movs	r3, #0
 800f1ae:	6123      	str	r3, [r4, #16]
 800f1b0:	4616      	mov	r6, r2
 800f1b2:	e7bc      	b.n	800f12e <_printf_i+0x146>
 800f1b4:	6833      	ldr	r3, [r6, #0]
 800f1b6:	1d1a      	adds	r2, r3, #4
 800f1b8:	6032      	str	r2, [r6, #0]
 800f1ba:	681e      	ldr	r6, [r3, #0]
 800f1bc:	6862      	ldr	r2, [r4, #4]
 800f1be:	2100      	movs	r1, #0
 800f1c0:	4630      	mov	r0, r6
 800f1c2:	f7f1 f81d 	bl	8000200 <memchr>
 800f1c6:	b108      	cbz	r0, 800f1cc <_printf_i+0x1e4>
 800f1c8:	1b80      	subs	r0, r0, r6
 800f1ca:	6060      	str	r0, [r4, #4]
 800f1cc:	6863      	ldr	r3, [r4, #4]
 800f1ce:	6123      	str	r3, [r4, #16]
 800f1d0:	2300      	movs	r3, #0
 800f1d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f1d6:	e7aa      	b.n	800f12e <_printf_i+0x146>
 800f1d8:	6923      	ldr	r3, [r4, #16]
 800f1da:	4632      	mov	r2, r6
 800f1dc:	4649      	mov	r1, r9
 800f1de:	4640      	mov	r0, r8
 800f1e0:	47d0      	blx	sl
 800f1e2:	3001      	adds	r0, #1
 800f1e4:	d0ad      	beq.n	800f142 <_printf_i+0x15a>
 800f1e6:	6823      	ldr	r3, [r4, #0]
 800f1e8:	079b      	lsls	r3, r3, #30
 800f1ea:	d413      	bmi.n	800f214 <_printf_i+0x22c>
 800f1ec:	68e0      	ldr	r0, [r4, #12]
 800f1ee:	9b03      	ldr	r3, [sp, #12]
 800f1f0:	4298      	cmp	r0, r3
 800f1f2:	bfb8      	it	lt
 800f1f4:	4618      	movlt	r0, r3
 800f1f6:	e7a6      	b.n	800f146 <_printf_i+0x15e>
 800f1f8:	2301      	movs	r3, #1
 800f1fa:	4632      	mov	r2, r6
 800f1fc:	4649      	mov	r1, r9
 800f1fe:	4640      	mov	r0, r8
 800f200:	47d0      	blx	sl
 800f202:	3001      	adds	r0, #1
 800f204:	d09d      	beq.n	800f142 <_printf_i+0x15a>
 800f206:	3501      	adds	r5, #1
 800f208:	68e3      	ldr	r3, [r4, #12]
 800f20a:	9903      	ldr	r1, [sp, #12]
 800f20c:	1a5b      	subs	r3, r3, r1
 800f20e:	42ab      	cmp	r3, r5
 800f210:	dcf2      	bgt.n	800f1f8 <_printf_i+0x210>
 800f212:	e7eb      	b.n	800f1ec <_printf_i+0x204>
 800f214:	2500      	movs	r5, #0
 800f216:	f104 0619 	add.w	r6, r4, #25
 800f21a:	e7f5      	b.n	800f208 <_printf_i+0x220>
 800f21c:	0800f43d 	.word	0x0800f43d
 800f220:	0800f44e 	.word	0x0800f44e

0800f224 <memmove>:
 800f224:	4288      	cmp	r0, r1
 800f226:	b510      	push	{r4, lr}
 800f228:	eb01 0402 	add.w	r4, r1, r2
 800f22c:	d902      	bls.n	800f234 <memmove+0x10>
 800f22e:	4284      	cmp	r4, r0
 800f230:	4623      	mov	r3, r4
 800f232:	d807      	bhi.n	800f244 <memmove+0x20>
 800f234:	1e43      	subs	r3, r0, #1
 800f236:	42a1      	cmp	r1, r4
 800f238:	d008      	beq.n	800f24c <memmove+0x28>
 800f23a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f23e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f242:	e7f8      	b.n	800f236 <memmove+0x12>
 800f244:	4402      	add	r2, r0
 800f246:	4601      	mov	r1, r0
 800f248:	428a      	cmp	r2, r1
 800f24a:	d100      	bne.n	800f24e <memmove+0x2a>
 800f24c:	bd10      	pop	{r4, pc}
 800f24e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f252:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f256:	e7f7      	b.n	800f248 <memmove+0x24>

0800f258 <_sbrk_r>:
 800f258:	b538      	push	{r3, r4, r5, lr}
 800f25a:	4d06      	ldr	r5, [pc, #24]	@ (800f274 <_sbrk_r+0x1c>)
 800f25c:	2300      	movs	r3, #0
 800f25e:	4604      	mov	r4, r0
 800f260:	4608      	mov	r0, r1
 800f262:	602b      	str	r3, [r5, #0]
 800f264:	f7f4 febc 	bl	8003fe0 <_sbrk>
 800f268:	1c43      	adds	r3, r0, #1
 800f26a:	d102      	bne.n	800f272 <_sbrk_r+0x1a>
 800f26c:	682b      	ldr	r3, [r5, #0]
 800f26e:	b103      	cbz	r3, 800f272 <_sbrk_r+0x1a>
 800f270:	6023      	str	r3, [r4, #0]
 800f272:	bd38      	pop	{r3, r4, r5, pc}
 800f274:	20004bdc 	.word	0x20004bdc

0800f278 <_realloc_r>:
 800f278:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f27c:	4607      	mov	r7, r0
 800f27e:	4614      	mov	r4, r2
 800f280:	460d      	mov	r5, r1
 800f282:	b921      	cbnz	r1, 800f28e <_realloc_r+0x16>
 800f284:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f288:	4611      	mov	r1, r2
 800f28a:	f7ff bc5b 	b.w	800eb44 <_malloc_r>
 800f28e:	b92a      	cbnz	r2, 800f29c <_realloc_r+0x24>
 800f290:	f7ff fbec 	bl	800ea6c <_free_r>
 800f294:	4625      	mov	r5, r4
 800f296:	4628      	mov	r0, r5
 800f298:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f29c:	f000 f81a 	bl	800f2d4 <_malloc_usable_size_r>
 800f2a0:	4284      	cmp	r4, r0
 800f2a2:	4606      	mov	r6, r0
 800f2a4:	d802      	bhi.n	800f2ac <_realloc_r+0x34>
 800f2a6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f2aa:	d8f4      	bhi.n	800f296 <_realloc_r+0x1e>
 800f2ac:	4621      	mov	r1, r4
 800f2ae:	4638      	mov	r0, r7
 800f2b0:	f7ff fc48 	bl	800eb44 <_malloc_r>
 800f2b4:	4680      	mov	r8, r0
 800f2b6:	b908      	cbnz	r0, 800f2bc <_realloc_r+0x44>
 800f2b8:	4645      	mov	r5, r8
 800f2ba:	e7ec      	b.n	800f296 <_realloc_r+0x1e>
 800f2bc:	42b4      	cmp	r4, r6
 800f2be:	4622      	mov	r2, r4
 800f2c0:	4629      	mov	r1, r5
 800f2c2:	bf28      	it	cs
 800f2c4:	4632      	movcs	r2, r6
 800f2c6:	f7ff fbc3 	bl	800ea50 <memcpy>
 800f2ca:	4629      	mov	r1, r5
 800f2cc:	4638      	mov	r0, r7
 800f2ce:	f7ff fbcd 	bl	800ea6c <_free_r>
 800f2d2:	e7f1      	b.n	800f2b8 <_realloc_r+0x40>

0800f2d4 <_malloc_usable_size_r>:
 800f2d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f2d8:	1f18      	subs	r0, r3, #4
 800f2da:	2b00      	cmp	r3, #0
 800f2dc:	bfbc      	itt	lt
 800f2de:	580b      	ldrlt	r3, [r1, r0]
 800f2e0:	18c0      	addlt	r0, r0, r3
 800f2e2:	4770      	bx	lr

0800f2e4 <_init>:
 800f2e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f2e6:	bf00      	nop
 800f2e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f2ea:	bc08      	pop	{r3}
 800f2ec:	469e      	mov	lr, r3
 800f2ee:	4770      	bx	lr

0800f2f0 <_fini>:
 800f2f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f2f2:	bf00      	nop
 800f2f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f2f6:	bc08      	pop	{r3}
 800f2f8:	469e      	mov	lr, r3
 800f2fa:	4770      	bx	lr
