# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Add_Jmp_up.srcs/sources_1/imports/hello/add_jump_cpu.v" \
"../../../../Add_Jmp_up.srcs/sources_1/imports/hello/adder_nbits.v" \
"../../../../Add_Jmp_up.srcs/sources_1/imports/hello/assembler.v" \
"../../../../Add_Jmp_up.srcs/sources_1/imports/hello/counter_with_preset.v" \
"../../../../Add_Jmp_up.srcs/sources_1/new/debounce_onepulse.v" \
"../../../../Add_Jmp_up.srcs/sources_1/imports/hello/decoder-1x8.v" \
"../../../../Add_Jmp_up.srcs/sources_1/imports/hello/decoder.v" \
"../../../../Add_Jmp_up.srcs/sources_1/imports/hello/decoder_1x4.v" \
"../../../../Add_Jmp_up.srcs/sources_1/imports/hello/demux_nbits.v" \
"../../../../Add_Jmp_up.srcs/sources_1/imports/hello/dff.v" \
"../../../../Add_Jmp_up.srcs/sources_1/imports/hello/eeprom.v" \
"../../../../Add_Jmp_up.srcs/sources_1/imports/hello/execute.v" \
"../../../../Add_Jmp_up.srcs/sources_1/imports/hello/fpga_top.v" \
"../../../../Add_Jmp_up.srcs/sources_1/imports/hello/mux_2x1_nbits.v" \
"../../../../Add_Jmp_up.srcs/sources_1/imports/hello/mux_4x1_nbits.v" \
"../../../../Add_Jmp_up.srcs/sources_1/imports/hello/priorityencoder3.v" \
"../../../../Add_Jmp_up.srcs/sources_1/new/probe_registers.v" \
"../../../../Add_Jmp_up.srcs/sources_1/imports/hello/regfile.v" \
"../../../../Add_Jmp_up.srcs/sim_1/imports/all files for vivado/tb_fpga_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
