Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri May 17 22:37:48 2024
| Host         : Robi running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_env_timing_summary_routed.rpt -pb test_env_timing_summary_routed.pb -rpx test_env_timing_summary_routed.rpx -warn_on_violation
| Design       : test_env
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.286        0.000                      0                 1638        0.037        0.000                      0                 1638        3.750        0.000                       0                   533  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.286        0.000                      0                 1638        0.037        0.000                      0                 1638        3.750        0.000                       0                   533  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.286ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.286ns  (required time - arrival time)
  Source:                 MemtoReg_MEM_WB_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r1_0_31_6_11/RAMA_D1/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.191ns  (logic 0.799ns (25.038%)  route 2.392ns (74.962%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 10.019 - 5.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.707     5.310    clk_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  MemtoReg_MEM_WB_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.478     5.788 r  MemtoReg_MEM_WB_reg/Q
                         net (fo=64, routed)          1.492     7.280    inst_ID/MemtoReg_MEM_WB
    SLICE_X13Y65         LUT3 (Prop_lut3_I1_O)        0.321     7.601 r  inst_ID/reg_file_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.900     8.501    inst_ID/reg_file_reg_r1_0_31_6_11/DIA1
    SLICE_X6Y66          RAMD32                                       r  inst_ID/reg_file_reg_r1_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.596    10.019    inst_ID/reg_file_reg_r1_0_31_6_11/WCLK
    SLICE_X6Y66          RAMD32                                       r  inst_ID/reg_file_reg_r1_0_31_6_11/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.259    10.278    
                         clock uncertainty           -0.035    10.242    
    SLICE_X6Y66          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.455     9.787    inst_ID/reg_file_reg_r1_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                          9.787    
                         arrival time                          -8.501    
  -------------------------------------------------------------------
                         slack                                  1.286    

Slack (MET) :             1.302ns  (required time - arrival time)
  Source:                 MemtoReg_MEM_WB_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r2_0_31_0_5/RAMA/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.275ns  (logic 0.801ns (24.457%)  route 2.474ns (75.543%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 10.021 - 5.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.707     5.310    clk_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  MemtoReg_MEM_WB_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.478     5.788 r  MemtoReg_MEM_WB_reg/Q
                         net (fo=64, routed)          1.790     7.578    inst_ID/MemtoReg_MEM_WB
    SLICE_X7Y64          LUT3 (Prop_lut3_I1_O)        0.323     7.901 r  inst_ID/reg_file_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.684     8.585    inst_ID/reg_file_reg_r2_0_31_0_5/DIA0
    SLICE_X6Y63          RAMD32                                       r  inst_ID/reg_file_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.598    10.021    inst_ID/reg_file_reg_r2_0_31_0_5/WCLK
    SLICE_X6Y63          RAMD32                                       r  inst_ID/reg_file_reg_r2_0_31_0_5/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.259    10.280    
                         clock uncertainty           -0.035    10.244    
    SLICE_X6Y63          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.358     9.886    inst_ID/reg_file_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          9.886    
                         arrival time                          -8.585    
  -------------------------------------------------------------------
                         slack                                  1.302    

Slack (MET) :             1.312ns  (required time - arrival time)
  Source:                 MemtoReg_MEM_WB_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r1_0_31_12_17/RAMC/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.242ns  (logic 0.801ns (24.710%)  route 2.441ns (75.290%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 10.018 - 5.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.707     5.310    clk_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  MemtoReg_MEM_WB_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.478     5.788 r  MemtoReg_MEM_WB_reg/Q
                         net (fo=64, routed)          1.659     7.447    inst_ID/MemtoReg_MEM_WB
    SLICE_X13Y69         LUT3 (Prop_lut3_I1_O)        0.323     7.770 r  inst_ID/reg_file_reg_r1_0_31_12_17_i_6/O
                         net (fo=2, routed)           0.781     8.551    inst_ID/reg_file_reg_r1_0_31_12_17/DIC0
    SLICE_X6Y67          RAMD32                                       r  inst_ID/reg_file_reg_r1_0_31_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.595    10.018    inst_ID/reg_file_reg_r1_0_31_12_17/WCLK
    SLICE_X6Y67          RAMD32                                       r  inst_ID/reg_file_reg_r1_0_31_12_17/RAMC/CLK  (IS_INVERTED)
                         clock pessimism              0.259    10.277    
                         clock uncertainty           -0.035    10.241    
    SLICE_X6Y67          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.378     9.863    inst_ID/reg_file_reg_r1_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                          9.863    
                         arrival time                          -8.551    
  -------------------------------------------------------------------
                         slack                                  1.312    

Slack (MET) :             1.344ns  (required time - arrival time)
  Source:                 MemtoReg_MEM_WB_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r2_0_31_12_17/RAMB_D1/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.161ns  (logic 0.799ns (25.276%)  route 2.362ns (74.724%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 10.016 - 5.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.707     5.310    clk_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  MemtoReg_MEM_WB_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.478     5.788 r  MemtoReg_MEM_WB_reg/Q
                         net (fo=64, routed)          1.602     7.390    inst_ID/MemtoReg_MEM_WB
    SLICE_X13Y68         LUT3 (Prop_lut3_I1_O)        0.321     7.711 r  inst_ID/reg_file_reg_r1_0_31_12_17_i_3/O
                         net (fo=2, routed)           0.760     8.471    inst_ID/reg_file_reg_r2_0_31_12_17/DIB1
    SLICE_X6Y68          RAMD32                                       r  inst_ID/reg_file_reg_r2_0_31_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.593    10.016    inst_ID/reg_file_reg_r2_0_31_12_17/WCLK
    SLICE_X6Y68          RAMD32                                       r  inst_ID/reg_file_reg_r2_0_31_12_17/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.259    10.275    
                         clock uncertainty           -0.035    10.239    
    SLICE_X6Y68          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.425     9.814    inst_ID/reg_file_reg_r2_0_31_12_17/RAMB_D1
  -------------------------------------------------------------------
                         required time                          9.814    
                         arrival time                          -8.471    
  -------------------------------------------------------------------
                         slack                                  1.344    

Slack (MET) :             1.362ns  (required time - arrival time)
  Source:                 MemtoReg_MEM_WB_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r1_0_31_18_23/RAMA/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.205ns  (logic 0.799ns (24.928%)  route 2.406ns (75.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 10.014 - 5.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.707     5.310    clk_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  MemtoReg_MEM_WB_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.478     5.788 r  MemtoReg_MEM_WB_reg/Q
                         net (fo=64, routed)          1.325     7.113    inst_ID/MemtoReg_MEM_WB
    SLICE_X12Y73         LUT3 (Prop_lut3_I1_O)        0.321     7.434 r  inst_ID/reg_file_reg_r1_0_31_18_23_i_2/O
                         net (fo=2, routed)           1.081     8.515    inst_ID/reg_file_reg_r1_0_31_18_23/DIA0
    SLICE_X6Y71          RAMD32                                       r  inst_ID/reg_file_reg_r1_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.591    10.014    inst_ID/reg_file_reg_r1_0_31_18_23/WCLK
    SLICE_X6Y71          RAMD32                                       r  inst_ID/reg_file_reg_r1_0_31_18_23/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.259    10.273    
                         clock uncertainty           -0.035    10.237    
    SLICE_X6Y71          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.360     9.877    inst_ID/reg_file_reg_r1_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          9.877    
                         arrival time                          -8.515    
  -------------------------------------------------------------------
                         slack                                  1.362    

Slack (MET) :             1.411ns  (required time - arrival time)
  Source:                 MemtoReg_MEM_WB_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r1_0_31_12_17/RAMB/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 0.773ns (23.138%)  route 2.568ns (76.862%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 10.018 - 5.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.707     5.310    clk_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  MemtoReg_MEM_WB_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.478     5.788 r  MemtoReg_MEM_WB_reg/Q
                         net (fo=64, routed)          1.659     7.447    inst_ID/MemtoReg_MEM_WB
    SLICE_X13Y69         LUT3 (Prop_lut3_I1_O)        0.295     7.742 r  inst_ID/reg_file_reg_r1_0_31_12_17_i_4/O
                         net (fo=2, routed)           0.908     8.650    inst_ID/reg_file_reg_r1_0_31_12_17/DIB0
    SLICE_X6Y67          RAMD32                                       r  inst_ID/reg_file_reg_r1_0_31_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.595    10.018    inst_ID/reg_file_reg_r1_0_31_12_17/WCLK
    SLICE_X6Y67          RAMD32                                       r  inst_ID/reg_file_reg_r1_0_31_12_17/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.259    10.277    
                         clock uncertainty           -0.035    10.241    
    SLICE_X6Y67          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.180    10.061    inst_ID/reg_file_reg_r1_0_31_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         10.061    
                         arrival time                          -8.650    
  -------------------------------------------------------------------
                         slack                                  1.411    

Slack (MET) :             1.440ns  (required time - arrival time)
  Source:                 MemtoReg_MEM_WB_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r2_0_31_18_23/RAMB/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 0.799ns (25.723%)  route 2.307ns (74.277%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 10.015 - 5.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.707     5.310    clk_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  MemtoReg_MEM_WB_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.478     5.788 r  MemtoReg_MEM_WB_reg/Q
                         net (fo=64, routed)          1.411     7.199    inst_ID/MemtoReg_MEM_WB
    SLICE_X13Y71         LUT3 (Prop_lut3_I1_O)        0.321     7.520 r  inst_ID/reg_file_reg_r1_0_31_18_23_i_4/O
                         net (fo=2, routed)           0.896     8.416    inst_ID/reg_file_reg_r2_0_31_18_23/DIB0
    SLICE_X6Y70          RAMD32                                       r  inst_ID/reg_file_reg_r2_0_31_18_23/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.592    10.015    inst_ID/reg_file_reg_r2_0_31_18_23/WCLK
    SLICE_X6Y70          RAMD32                                       r  inst_ID/reg_file_reg_r2_0_31_18_23/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.259    10.274    
                         clock uncertainty           -0.035    10.238    
    SLICE_X6Y70          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.382     9.856    inst_ID/reg_file_reg_r2_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                          9.856    
                         arrival time                          -8.416    
  -------------------------------------------------------------------
                         slack                                  1.440    

Slack (MET) :             1.447ns  (required time - arrival time)
  Source:                 MemtoReg_MEM_WB_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r2_0_31_18_23/RAMC_D1/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.799ns (26.319%)  route 2.237ns (73.681%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 10.015 - 5.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.707     5.310    clk_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  MemtoReg_MEM_WB_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.478     5.788 r  MemtoReg_MEM_WB_reg/Q
                         net (fo=64, routed)          1.306     7.094    inst_ID/MemtoReg_MEM_WB
    SLICE_X13Y73         LUT3 (Prop_lut3_I1_O)        0.321     7.415 r  inst_ID/reg_file_reg_r1_0_31_18_23_i_5/O
                         net (fo=2, routed)           0.931     8.346    inst_ID/reg_file_reg_r2_0_31_18_23/DIC1
    SLICE_X6Y70          RAMD32                                       r  inst_ID/reg_file_reg_r2_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.592    10.015    inst_ID/reg_file_reg_r2_0_31_18_23/WCLK
    SLICE_X6Y70          RAMD32                                       r  inst_ID/reg_file_reg_r2_0_31_18_23/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.259    10.274    
                         clock uncertainty           -0.035    10.238    
    SLICE_X6Y70          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.446     9.792    inst_ID/reg_file_reg_r2_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          9.792    
                         arrival time                          -8.346    
  -------------------------------------------------------------------
                         slack                                  1.447    

Slack (MET) :             1.450ns  (required time - arrival time)
  Source:                 MemtoReg_MEM_WB_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r2_0_31_12_17/RAMC/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.102ns  (logic 0.801ns (25.824%)  route 2.301ns (74.176%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 10.016 - 5.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.707     5.310    clk_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  MemtoReg_MEM_WB_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.478     5.788 r  MemtoReg_MEM_WB_reg/Q
                         net (fo=64, routed)          1.659     7.447    inst_ID/MemtoReg_MEM_WB
    SLICE_X13Y69         LUT3 (Prop_lut3_I1_O)        0.323     7.770 r  inst_ID/reg_file_reg_r1_0_31_12_17_i_6/O
                         net (fo=2, routed)           0.641     8.411    inst_ID/reg_file_reg_r2_0_31_12_17/DIC0
    SLICE_X6Y68          RAMD32                                       r  inst_ID/reg_file_reg_r2_0_31_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.593    10.016    inst_ID/reg_file_reg_r2_0_31_12_17/WCLK
    SLICE_X6Y68          RAMD32                                       r  inst_ID/reg_file_reg_r2_0_31_12_17/RAMC/CLK  (IS_INVERTED)
                         clock pessimism              0.259    10.275    
                         clock uncertainty           -0.035    10.239    
    SLICE_X6Y68          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.378     9.861    inst_ID/reg_file_reg_r2_0_31_12_17/RAMC
  -------------------------------------------------------------------
                         required time                          9.861    
                         arrival time                          -8.411    
  -------------------------------------------------------------------
                         slack                                  1.450    

Slack (MET) :             1.454ns  (required time - arrival time)
  Source:                 MemtoReg_MEM_WB_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r1_0_31_0_5/RAMC/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.311ns  (logic 0.773ns (23.347%)  route 2.538ns (76.653%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 10.021 - 5.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.707     5.310    clk_IBUF_BUFG
    SLICE_X2Y73          FDRE                                         r  MemtoReg_MEM_WB_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y73          FDRE (Prop_fdre_C_Q)         0.478     5.788 r  MemtoReg_MEM_WB_reg/Q
                         net (fo=64, routed)          1.830     7.618    inst_ID/MemtoReg_MEM_WB
    SLICE_X8Y62          LUT3 (Prop_lut3_I1_O)        0.295     7.913 r  inst_ID/reg_file_reg_r1_0_31_0_5_i_8/O
                         net (fo=2, routed)           0.708     8.621    inst_ID/reg_file_reg_r1_0_31_0_5/DIC0
    SLICE_X6Y64          RAMD32                                       r  inst_ID/reg_file_reg_r1_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.598    10.021    inst_ID/reg_file_reg_r1_0_31_0_5/WCLK
    SLICE_X6Y64          RAMD32                                       r  inst_ID/reg_file_reg_r1_0_31_0_5/RAMC/CLK  (IS_INVERTED)
                         clock pessimism              0.259    10.280    
                         clock uncertainty           -0.035    10.244    
    SLICE_X6Y64          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.170    10.074    inst_ID/reg_file_reg_r1_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         10.074    
                         arrival time                          -8.621    
  -------------------------------------------------------------------
                         slack                                  1.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 RD2_EX_MEM_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_MEM/MEM_reg_0_63_18_18/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.566     1.485    clk_IBUF_BUFG
    SLICE_X15Y70         FDRE                                         r  RD2_EX_MEM_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  RD2_EX_MEM_reg[18]/Q
                         net (fo=1, routed)           0.056     1.682    inst_MEM/MEM_reg_0_63_18_18/D
    SLICE_X14Y70         RAMS64E                                      r  inst_MEM/MEM_reg_0_63_18_18/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.835     2.000    inst_MEM/MEM_reg_0_63_18_18/WCLK
    SLICE_X14Y70         RAMS64E                                      r  inst_MEM/MEM_reg_0_63_18_18/SP/CLK
                         clock pessimism             -0.501     1.498    
    SLICE_X14Y70         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.147     1.645    inst_MEM/MEM_reg_0_63_18_18/SP
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 RD2_EX_MEM_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_MEM/MEM_reg_0_63_28_28/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.565     1.484    clk_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  RD2_EX_MEM_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  RD2_EX_MEM_reg[28]/Q
                         net (fo=1, routed)           0.117     1.742    inst_MEM/MEM_reg_0_63_28_28/D
    SLICE_X10Y72         RAMS64E                                      r  inst_MEM/MEM_reg_0_63_28_28/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.833     1.998    inst_MEM/MEM_reg_0_63_28_28/WCLK
    SLICE_X10Y72         RAMS64E                                      r  inst_MEM/MEM_reg_0_63_28_28/SP/CLK
                         clock pessimism             -0.479     1.518    
    SLICE_X10Y72         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.662    inst_MEM/MEM_reg_0_63_28_28/SP
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 RD2_EX_MEM_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_MEM/MEM_reg_0_63_19_19/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.566     1.485    clk_IBUF_BUFG
    SLICE_X13Y70         FDRE                                         r  RD2_EX_MEM_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  RD2_EX_MEM_reg[19]/Q
                         net (fo=1, routed)           0.101     1.727    inst_MEM/MEM_reg_0_63_19_19/D
    SLICE_X14Y70         RAMS64E                                      r  inst_MEM/MEM_reg_0_63_19_19/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.835     2.000    inst_MEM/MEM_reg_0_63_19_19/WCLK
    SLICE_X14Y70         RAMS64E                                      r  inst_MEM/MEM_reg_0_63_19_19/SP/CLK
                         clock pessimism             -0.500     1.499    
    SLICE_X14Y70         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.146     1.645    inst_MEM/MEM_reg_0_63_19_19/SP
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 RD2_EX_MEM_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_MEM/MEM_reg_0_63_20_20/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.566     1.485    clk_IBUF_BUFG
    SLICE_X13Y70         FDRE                                         r  RD2_EX_MEM_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  RD2_EX_MEM_reg[20]/Q
                         net (fo=1, routed)           0.100     1.727    inst_MEM/MEM_reg_0_63_20_20/D
    SLICE_X14Y71         RAMS64E                                      r  inst_MEM/MEM_reg_0_63_20_20/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.834     1.999    inst_MEM/MEM_reg_0_63_20_20/WCLK
    SLICE_X14Y71         RAMS64E                                      r  inst_MEM/MEM_reg_0_63_20_20/SP/CLK
                         clock pessimism             -0.500     1.498    
    SLICE_X14Y71         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.642    inst_MEM/MEM_reg_0_63_20_20/SP
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 RD2_EX_MEM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_MEM/MEM_reg_0_63_6_6/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.571     1.490    clk_IBUF_BUFG
    SLICE_X13Y65         FDRE                                         r  RD2_EX_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  RD2_EX_MEM_reg[6]/Q
                         net (fo=1, routed)           0.102     1.733    inst_MEM/MEM_reg_0_63_6_6/D
    SLICE_X14Y65         RAMS64E                                      r  inst_MEM/MEM_reg_0_63_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.840     2.005    inst_MEM/MEM_reg_0_63_6_6/WCLK
    SLICE_X14Y65         RAMS64E                                      r  inst_MEM/MEM_reg_0_63_6_6/SP/CLK
                         clock pessimism             -0.500     1.504    
    SLICE_X14Y65         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.648    inst_MEM/MEM_reg_0_63_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 RD2_EX_MEM_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_MEM/MEM_reg_0_63_26_26/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.661%)  route 0.132ns (48.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.565     1.484    clk_IBUF_BUFG
    SLICE_X11Y72         FDRE                                         r  RD2_EX_MEM_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  RD2_EX_MEM_reg[26]/Q
                         net (fo=1, routed)           0.132     1.757    inst_MEM/MEM_reg_0_63_26_26/D
    SLICE_X12Y72         RAMS64E                                      r  inst_MEM/MEM_reg_0_63_26_26/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.833     1.998    inst_MEM/MEM_reg_0_63_26_26/WCLK
    SLICE_X12Y72         RAMS64E                                      r  inst_MEM/MEM_reg_0_63_26_26/SP/CLK
                         clock pessimism             -0.479     1.518    
    SLICE_X12Y72         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.146     1.664    inst_MEM/MEM_reg_0_63_26_26/SP
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 RD2_EX_MEM_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_MEM/MEM_reg_0_63_27_27/SP/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.661%)  route 0.132ns (48.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.565     1.484    clk_IBUF_BUFG
    SLICE_X11Y72         FDRE                                         r  RD2_EX_MEM_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  RD2_EX_MEM_reg[27]/Q
                         net (fo=1, routed)           0.132     1.757    inst_MEM/MEM_reg_0_63_27_27/D
    SLICE_X12Y72         RAMS64E                                      r  inst_MEM/MEM_reg_0_63_27_27/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.833     1.998    inst_MEM/MEM_reg_0_63_27_27/WCLK
    SLICE_X12Y72         RAMS64E                                      r  inst_MEM/MEM_reg_0_63_27_27/SP/CLK
                         clock pessimism             -0.479     1.518    
    SLICE_X12Y72         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.662    inst_MEM/MEM_reg_0_63_27_27/SP
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 AluRes_EX_MEM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_MEM/MEM_reg_0_63_31_31/SP/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.380%)  route 0.170ns (54.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.571     1.490    clk_IBUF_BUFG
    SLICE_X11Y65         FDRE                                         r  AluRes_EX_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  AluRes_EX_MEM_reg[6]/Q
                         net (fo=33, routed)          0.170     1.801    inst_MEM/MEM_reg_0_63_31_31/A4
    SLICE_X10Y64         RAMS64E                                      r  inst_MEM/MEM_reg_0_63_31_31/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.841     2.006    inst_MEM/MEM_reg_0_63_31_31/WCLK
    SLICE_X10Y64         RAMS64E                                      r  inst_MEM/MEM_reg_0_63_31_31/SP/CLK
                         clock pessimism             -0.500     1.505    
    SLICE_X10Y64         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.705    inst_MEM/MEM_reg_0_63_31_31/SP
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 AluRes_EX_MEM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_MEM/MEM_reg_0_63_3_3/SP/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.380%)  route 0.170ns (54.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.571     1.490    clk_IBUF_BUFG
    SLICE_X11Y65         FDRE                                         r  AluRes_EX_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  AluRes_EX_MEM_reg[6]/Q
                         net (fo=33, routed)          0.170     1.801    inst_MEM/MEM_reg_0_63_3_3/A4
    SLICE_X10Y64         RAMS64E                                      r  inst_MEM/MEM_reg_0_63_3_3/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.841     2.006    inst_MEM/MEM_reg_0_63_3_3/WCLK
    SLICE_X10Y64         RAMS64E                                      r  inst_MEM/MEM_reg_0_63_3_3/SP/CLK
                         clock pessimism             -0.500     1.505    
    SLICE_X10Y64         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.705    inst_MEM/MEM_reg_0_63_3_3/SP
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 AluRes_EX_MEM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_MEM/MEM_reg_0_63_4_4/SP/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.380%)  route 0.170ns (54.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.571     1.490    clk_IBUF_BUFG
    SLICE_X11Y65         FDRE                                         r  AluRes_EX_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y65         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  AluRes_EX_MEM_reg[6]/Q
                         net (fo=33, routed)          0.170     1.801    inst_MEM/MEM_reg_0_63_4_4/A4
    SLICE_X10Y64         RAMS64E                                      r  inst_MEM/MEM_reg_0_63_4_4/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.841     2.006    inst_MEM/MEM_reg_0_63_4_4/WCLK
    SLICE_X10Y64         RAMS64E                                      r  inst_MEM/MEM_reg_0_63_4_4/SP/CLK
                         clock pessimism             -0.500     1.505    
    SLICE_X10Y64         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.705    inst_MEM/MEM_reg_0_63_4_4/SP
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X8Y64     ALUResOut_MEM_WB_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X12Y66    ALUResOut_MEM_WB_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X12Y67    ALUResOut_MEM_WB_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X9Y66     ALUResOut_MEM_WB_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X13Y68    ALUResOut_MEM_WB_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X13Y69    ALUResOut_MEM_WB_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X12Y68    ALUResOut_MEM_WB_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X12Y69    ALUResOut_MEM_WB_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X12Y73    ALUResOut_MEM_WB_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y64     inst_ID/reg_file_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y64     inst_ID/reg_file_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y64     inst_ID/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y64     inst_ID/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y64     inst_ID/reg_file_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y64     inst_ID/reg_file_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y64     inst_ID/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y64     inst_ID/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y64     inst_ID/reg_file_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y64     inst_ID/reg_file_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y64     inst_ID/reg_file_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y64     inst_ID/reg_file_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y64     inst_ID/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y64     inst_ID/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y64     inst_ID/reg_file_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y64     inst_ID/reg_file_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y64     inst_ID/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y64     inst_ID/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y64     inst_ID/reg_file_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y64     inst_ID/reg_file_reg_r1_0_31_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.171ns  (logic 5.668ns (33.007%)  route 11.503ns (66.993%))
  Logic Levels:           7  (IBUF=1 LUT4=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 f  sw_IBUF[5]_inst/O
                         net (fo=79, routed)          4.233     5.730    inst_MEM/sw_IBUF[0]
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124     5.854 r  inst_MEM/cat_OBUF[6]_inst_i_89/O
                         net (fo=1, routed)           0.888     6.742    inst_EX/cat_OBUF[6]_inst_i_8_1
    SLICE_X8Y63          LUT6 (Prop_lut6_I5_O)        0.124     6.866 r  inst_EX/cat_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.735     7.601    inst_EX/cat_OBUF[6]_inst_i_31_n_0
    SLICE_X7Y63          LUT6 (Prop_lut6_I1_O)        0.124     7.725 r  inst_EX/cat_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           1.202     8.927    inst_EX/cat_OBUF[6]_inst_i_8_n_0
    SLICE_X12Y69         LUT6 (Prop_lut6_I2_O)        0.124     9.051 r  inst_EX/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.881     9.932    inst_EX/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X12Y71         LUT4 (Prop_lut4_I1_O)        0.124    10.056 r  inst_EX/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.564    13.621    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    17.171 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.171    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.944ns  (logic 5.838ns (34.457%)  route 11.106ns (65.543%))
  Logic Levels:           7  (IBUF=1 LUT4=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 f  sw_IBUF[5]_inst/O
                         net (fo=79, routed)          4.233     5.730    inst_MEM/sw_IBUF[0]
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124     5.854 r  inst_MEM/cat_OBUF[6]_inst_i_89/O
                         net (fo=1, routed)           0.888     6.742    inst_EX/cat_OBUF[6]_inst_i_8_1
    SLICE_X8Y63          LUT6 (Prop_lut6_I5_O)        0.124     6.866 r  inst_EX/cat_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.735     7.601    inst_EX/cat_OBUF[6]_inst_i_31_n_0
    SLICE_X7Y63          LUT6 (Prop_lut6_I1_O)        0.124     7.725 r  inst_EX/cat_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           1.202     8.927    inst_EX/cat_OBUF[6]_inst_i_8_n_0
    SLICE_X12Y69         LUT6 (Prop_lut6_I2_O)        0.124     9.051 r  inst_EX/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.883     9.934    inst_EX/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X12Y71         LUT4 (Prop_lut4_I0_O)        0.148    10.082 r  inst_EX/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.165    13.247    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.697    16.944 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.944    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.624ns  (logic 5.655ns (34.015%)  route 10.969ns (65.985%))
  Logic Levels:           7  (IBUF=1 LUT4=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 f  sw_IBUF[5]_inst/O
                         net (fo=79, routed)          4.233     5.730    inst_MEM/sw_IBUF[0]
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124     5.854 r  inst_MEM/cat_OBUF[6]_inst_i_89/O
                         net (fo=1, routed)           0.888     6.742    inst_EX/cat_OBUF[6]_inst_i_8_1
    SLICE_X8Y63          LUT6 (Prop_lut6_I5_O)        0.124     6.866 r  inst_EX/cat_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.735     7.601    inst_EX/cat_OBUF[6]_inst_i_31_n_0
    SLICE_X7Y63          LUT6 (Prop_lut6_I1_O)        0.124     7.725 r  inst_EX/cat_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           1.202     8.927    inst_EX/cat_OBUF[6]_inst_i_8_n_0
    SLICE_X12Y69         LUT6 (Prop_lut6_I2_O)        0.124     9.051 r  inst_EX/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.003    10.054    inst_EX/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X12Y71         LUT4 (Prop_lut4_I0_O)        0.124    10.178 r  inst_EX/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.909    13.087    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    16.624 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.624    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.397ns  (logic 5.673ns (34.596%)  route 10.724ns (65.404%))
  Logic Levels:           7  (IBUF=1 LUT4=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 f  sw_IBUF[5]_inst/O
                         net (fo=79, routed)          4.233     5.730    inst_MEM/sw_IBUF[0]
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124     5.854 r  inst_MEM/cat_OBUF[6]_inst_i_89/O
                         net (fo=1, routed)           0.888     6.742    inst_EX/cat_OBUF[6]_inst_i_8_1
    SLICE_X8Y63          LUT6 (Prop_lut6_I5_O)        0.124     6.866 r  inst_EX/cat_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.735     7.601    inst_EX/cat_OBUF[6]_inst_i_31_n_0
    SLICE_X7Y63          LUT6 (Prop_lut6_I1_O)        0.124     7.725 r  inst_EX/cat_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           1.202     8.927    inst_EX/cat_OBUF[6]_inst_i_8_n_0
    SLICE_X12Y69         LUT6 (Prop_lut6_I2_O)        0.124     9.051 r  inst_EX/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.883     9.934    inst_EX/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X12Y71         LUT4 (Prop_lut4_I1_O)        0.124    10.058 r  inst_EX/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.783    12.842    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    16.397 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.397    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.240ns  (logic 5.901ns (36.336%)  route 10.339ns (63.664%))
  Logic Levels:           7  (IBUF=1 LUT4=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sw_IBUF[5]_inst/O
                         net (fo=79, routed)          4.233     5.730    inst_MEM/sw_IBUF[0]
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124     5.854 f  inst_MEM/cat_OBUF[6]_inst_i_89/O
                         net (fo=1, routed)           0.888     6.742    inst_EX/cat_OBUF[6]_inst_i_8_1
    SLICE_X8Y63          LUT6 (Prop_lut6_I5_O)        0.124     6.866 f  inst_EX/cat_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.735     7.601    inst_EX/cat_OBUF[6]_inst_i_31_n_0
    SLICE_X7Y63          LUT6 (Prop_lut6_I1_O)        0.124     7.725 f  inst_EX/cat_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           1.202     8.927    inst_EX/cat_OBUF[6]_inst_i_8_n_0
    SLICE_X12Y69         LUT6 (Prop_lut6_I2_O)        0.124     9.051 f  inst_EX/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.881     9.932    inst_EX/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X12Y71         LUT4 (Prop_lut4_I1_O)        0.150    10.082 r  inst_EX/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.400    12.482    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.758    16.240 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.240    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.079ns  (logic 5.694ns (35.415%)  route 10.384ns (64.584%))
  Logic Levels:           7  (IBUF=1 LUT4=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 f  sw_IBUF[5]_inst/O
                         net (fo=79, routed)          4.233     5.730    inst_MEM/sw_IBUF[0]
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124     5.854 r  inst_MEM/cat_OBUF[6]_inst_i_89/O
                         net (fo=1, routed)           0.888     6.742    inst_EX/cat_OBUF[6]_inst_i_8_1
    SLICE_X8Y63          LUT6 (Prop_lut6_I5_O)        0.124     6.866 r  inst_EX/cat_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.735     7.601    inst_EX/cat_OBUF[6]_inst_i_31_n_0
    SLICE_X7Y63          LUT6 (Prop_lut6_I1_O)        0.124     7.725 r  inst_EX/cat_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           1.202     8.927    inst_EX/cat_OBUF[6]_inst_i_8_n_0
    SLICE_X12Y69         LUT6 (Prop_lut6_I2_O)        0.124     9.051 r  inst_EX/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.596     9.647    inst_EX/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.124     9.771 r  inst_EX/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.731    12.502    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    16.079 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.079    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.731ns  (logic 5.878ns (37.365%)  route 9.853ns (62.635%))
  Logic Levels:           7  (IBUF=1 LUT4=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 f  sw_IBUF[5]_inst/O
                         net (fo=79, routed)          4.233     5.730    inst_MEM/sw_IBUF[0]
    SLICE_X7Y63          LUT4 (Prop_lut4_I3_O)        0.124     5.854 r  inst_MEM/cat_OBUF[6]_inst_i_89/O
                         net (fo=1, routed)           0.888     6.742    inst_EX/cat_OBUF[6]_inst_i_8_1
    SLICE_X8Y63          LUT6 (Prop_lut6_I5_O)        0.124     6.866 r  inst_EX/cat_OBUF[6]_inst_i_31/O
                         net (fo=1, routed)           0.735     7.601    inst_EX/cat_OBUF[6]_inst_i_31_n_0
    SLICE_X7Y63          LUT6 (Prop_lut6_I1_O)        0.124     7.725 r  inst_EX/cat_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           1.202     8.927    inst_EX/cat_OBUF[6]_inst_i_8_n_0
    SLICE_X12Y69         LUT6 (Prop_lut6_I2_O)        0.124     9.051 r  inst_EX/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.596     9.647    inst_EX/cat_OBUF[6]_inst_i_2_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I2_O)        0.117     9.764 r  inst_EX/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.200    11.964    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.768    15.731 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.731    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.805ns  (logic 1.752ns (46.045%)  route 2.053ns (53.955%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_IBUF[6]_inst/O
                         net (fo=79, routed)          0.755     1.017    inst_ID/sw_IBUF[1]
    SLICE_X11Y64         LUT5 (Prop_lut5_I3_O)        0.045     1.062 r  inst_ID/cat_OBUF[6]_inst_i_75/O
                         net (fo=1, routed)           0.051     1.113    inst_EX/cat_OBUF[6]_inst_i_5_5
    SLICE_X11Y64         LUT6 (Prop_lut6_I5_O)        0.045     1.158 r  inst_EX/cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.307     1.465    inst_EX/cat_OBUF[6]_inst_i_20_n_0
    SLICE_X12Y71         LUT6 (Prop_lut6_I2_O)        0.045     1.510 r  inst_EX/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.205     1.715    inst_EX/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X12Y71         LUT4 (Prop_lut4_I3_O)        0.048     1.763 r  inst_EX/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.735     2.498    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.307     3.805 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.805    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.813ns  (logic 1.775ns (46.550%)  route 2.038ns (53.450%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_IBUF[6]_inst/O
                         net (fo=79, routed)          0.755     1.017    inst_ID/sw_IBUF[1]
    SLICE_X11Y64         LUT5 (Prop_lut5_I3_O)        0.045     1.062 r  inst_ID/cat_OBUF[6]_inst_i_75/O
                         net (fo=1, routed)           0.051     1.113    inst_EX/cat_OBUF[6]_inst_i_5_5
    SLICE_X11Y64         LUT6 (Prop_lut6_I5_O)        0.045     1.158 r  inst_EX/cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.307     1.465    inst_EX/cat_OBUF[6]_inst_i_20_n_0
    SLICE_X12Y71         LUT6 (Prop_lut6_I2_O)        0.045     1.510 r  inst_EX/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.307     1.817    inst_EX/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I1_O)        0.049     1.866 r  inst_EX/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.618     2.484    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.329     3.813 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.813    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.835ns  (logic 1.680ns (43.806%)  route 2.155ns (56.194%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_IBUF[6]_inst/O
                         net (fo=79, routed)          0.755     1.017    inst_ID/sw_IBUF[1]
    SLICE_X11Y64         LUT5 (Prop_lut5_I3_O)        0.045     1.062 r  inst_ID/cat_OBUF[6]_inst_i_75/O
                         net (fo=1, routed)           0.051     1.113    inst_EX/cat_OBUF[6]_inst_i_5_5
    SLICE_X11Y64         LUT6 (Prop_lut6_I5_O)        0.045     1.158 r  inst_EX/cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.307     1.465    inst_EX/cat_OBUF[6]_inst_i_20_n_0
    SLICE_X12Y71         LUT6 (Prop_lut6_I2_O)        0.045     1.510 r  inst_EX/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.122     1.632    inst_EX/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X12Y71         LUT4 (Prop_lut4_I3_O)        0.045     1.677 r  inst_EX/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.920     2.597    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.835 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.835    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.873ns  (logic 1.698ns (43.834%)  route 2.176ns (56.166%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_IBUF[6]_inst/O
                         net (fo=79, routed)          0.755     1.017    inst_ID/sw_IBUF[1]
    SLICE_X11Y64         LUT5 (Prop_lut5_I3_O)        0.045     1.062 r  inst_ID/cat_OBUF[6]_inst_i_75/O
                         net (fo=1, routed)           0.051     1.113    inst_EX/cat_OBUF[6]_inst_i_5_5
    SLICE_X11Y64         LUT6 (Prop_lut6_I5_O)        0.045     1.158 r  inst_EX/cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.307     1.465    inst_EX/cat_OBUF[6]_inst_i_20_n_0
    SLICE_X12Y71         LUT6 (Prop_lut6_I2_O)        0.045     1.510 r  inst_EX/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.201     1.711    inst_EX/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X12Y71         LUT4 (Prop_lut4_I3_O)        0.045     1.756 r  inst_EX/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.861     2.617    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     3.873 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.873    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.968ns  (logic 1.719ns (43.333%)  route 2.248ns (56.667%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_IBUF[6]_inst/O
                         net (fo=79, routed)          0.755     1.017    inst_ID/sw_IBUF[1]
    SLICE_X11Y64         LUT5 (Prop_lut5_I3_O)        0.045     1.062 r  inst_ID/cat_OBUF[6]_inst_i_75/O
                         net (fo=1, routed)           0.051     1.113    inst_EX/cat_OBUF[6]_inst_i_5_5
    SLICE_X11Y64         LUT6 (Prop_lut6_I5_O)        0.045     1.158 r  inst_EX/cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.307     1.465    inst_EX/cat_OBUF[6]_inst_i_20_n_0
    SLICE_X12Y71         LUT6 (Prop_lut6_I2_O)        0.045     1.510 r  inst_EX/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.307     1.817    inst_EX/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I0_O)        0.045     1.862 r  inst_EX/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.828     2.690    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.277     3.968 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.968    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.057ns  (logic 1.705ns (42.028%)  route 2.352ns (57.972%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_IBUF[6]_inst/O
                         net (fo=79, routed)          0.755     1.017    inst_ID/sw_IBUF[1]
    SLICE_X11Y64         LUT5 (Prop_lut5_I3_O)        0.045     1.062 r  inst_ID/cat_OBUF[6]_inst_i_75/O
                         net (fo=1, routed)           0.051     1.113    inst_EX/cat_OBUF[6]_inst_i_5_5
    SLICE_X11Y64         LUT6 (Prop_lut6_I5_O)        0.045     1.158 r  inst_EX/cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.307     1.465    inst_EX/cat_OBUF[6]_inst_i_20_n_0
    SLICE_X12Y71         LUT6 (Prop_lut6_I2_O)        0.045     1.510 r  inst_EX/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.201     1.711    inst_EX/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X12Y71         LUT4 (Prop_lut4_I1_O)        0.048     1.759 r  inst_EX/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.038     2.797    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.260     4.057 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.057    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.215ns  (logic 1.693ns (40.157%)  route 2.523ns (59.843%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  sw_IBUF[6]_inst/O
                         net (fo=79, routed)          0.755     1.017    inst_ID/sw_IBUF[1]
    SLICE_X11Y64         LUT5 (Prop_lut5_I3_O)        0.045     1.062 r  inst_ID/cat_OBUF[6]_inst_i_75/O
                         net (fo=1, routed)           0.051     1.113    inst_EX/cat_OBUF[6]_inst_i_5_5
    SLICE_X11Y64         LUT6 (Prop_lut6_I5_O)        0.045     1.158 r  inst_EX/cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.307     1.465    inst_EX/cat_OBUF[6]_inst_i_20_n_0
    SLICE_X12Y71         LUT6 (Prop_lut6_I2_O)        0.045     1.510 r  inst_EX/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.205     1.715    inst_EX/cat_OBUF[6]_inst_i_5_n_0
    SLICE_X12Y71         LUT4 (Prop_lut4_I2_O)        0.045     1.760 r  inst_EX/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.204     2.964    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     4.215 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.215    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_ID/reg_file_reg_r2_0_31_18_23/RAMB/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.338ns  (logic 5.743ns (40.057%)  route 8.594ns (59.943%))
  Logic Levels:           6  (LUT4=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.711    10.314    inst_ID/reg_file_reg_r2_0_31_18_23/WCLK
    SLICE_X6Y70          RAMD32                                       r  inst_ID/reg_file_reg_r2_0_31_18_23/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.349    11.663 r  inst_ID/reg_file_reg_r2_0_31_18_23/RAMB/O
                         net (fo=2, routed)           1.276    12.938    inst_IFetch/cat_OBUF[6]_inst_i_57_0[12]
    SLICE_X5Y69          LUT6 (Prop_lut6_I1_O)        0.348    13.286 r  inst_IFetch/cat_OBUF[6]_inst_i_104/O
                         net (fo=1, routed)           0.797    14.084    inst_IFetch/cat_OBUF[6]_inst_i_104_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I0_O)        0.124    14.208 r  inst_IFetch/cat_OBUF[6]_inst_i_50/O
                         net (fo=1, routed)           1.222    15.430    inst_EX/cat_OBUF[6]_inst_i_3_7
    SLICE_X13Y70         LUT6 (Prop_lut6_I5_O)        0.124    15.554 r  inst_EX/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.962    16.516    inst_EX/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X11Y70         LUT6 (Prop_lut6_I5_O)        0.124    16.640 r  inst_EX/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.773    17.413    inst_EX/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X12Y71         LUT4 (Prop_lut4_I0_O)        0.124    17.537 r  inst_EX/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.564    21.101    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    24.651 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    24.651    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_ID/reg_file_reg_r2_0_31_18_23/RAMB/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.114ns  (logic 5.916ns (41.917%)  route 8.198ns (58.083%))
  Logic Levels:           6  (LUT4=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.711    10.314    inst_ID/reg_file_reg_r2_0_31_18_23/WCLK
    SLICE_X6Y70          RAMD32                                       r  inst_ID/reg_file_reg_r2_0_31_18_23/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.349    11.663 f  inst_ID/reg_file_reg_r2_0_31_18_23/RAMB/O
                         net (fo=2, routed)           1.276    12.938    inst_IFetch/cat_OBUF[6]_inst_i_57_0[12]
    SLICE_X5Y69          LUT6 (Prop_lut6_I1_O)        0.348    13.286 f  inst_IFetch/cat_OBUF[6]_inst_i_104/O
                         net (fo=1, routed)           0.797    14.084    inst_IFetch/cat_OBUF[6]_inst_i_104_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I0_O)        0.124    14.208 f  inst_IFetch/cat_OBUF[6]_inst_i_50/O
                         net (fo=1, routed)           1.222    15.430    inst_EX/cat_OBUF[6]_inst_i_3_7
    SLICE_X13Y70         LUT6 (Prop_lut6_I5_O)        0.124    15.554 f  inst_EX/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.962    16.516    inst_EX/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X11Y70         LUT6 (Prop_lut6_I5_O)        0.124    16.640 f  inst_EX/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.776    17.416    inst_EX/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X12Y71         LUT4 (Prop_lut4_I3_O)        0.150    17.566 r  inst_EX/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.165    20.730    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.697    24.428 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    24.428    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_ID/reg_file_reg_r2_0_31_18_23/RAMB/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.565ns  (logic 5.748ns (42.378%)  route 7.816ns (57.622%))
  Logic Levels:           6  (LUT4=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.711    10.314    inst_ID/reg_file_reg_r2_0_31_18_23/WCLK
    SLICE_X6Y70          RAMD32                                       r  inst_ID/reg_file_reg_r2_0_31_18_23/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.349    11.663 r  inst_ID/reg_file_reg_r2_0_31_18_23/RAMB/O
                         net (fo=2, routed)           1.276    12.938    inst_IFetch/cat_OBUF[6]_inst_i_57_0[12]
    SLICE_X5Y69          LUT6 (Prop_lut6_I1_O)        0.348    13.286 r  inst_IFetch/cat_OBUF[6]_inst_i_104/O
                         net (fo=1, routed)           0.797    14.084    inst_IFetch/cat_OBUF[6]_inst_i_104_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I0_O)        0.124    14.208 r  inst_IFetch/cat_OBUF[6]_inst_i_50/O
                         net (fo=1, routed)           1.222    15.430    inst_EX/cat_OBUF[6]_inst_i_3_7
    SLICE_X13Y70         LUT6 (Prop_lut6_I5_O)        0.124    15.554 r  inst_EX/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.962    16.516    inst_EX/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X11Y70         LUT6 (Prop_lut6_I5_O)        0.124    16.640 r  inst_EX/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.776    17.416    inst_EX/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X12Y71         LUT4 (Prop_lut4_I0_O)        0.124    17.540 r  inst_EX/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.783    20.323    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    23.878 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    23.878    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_ID/reg_file_reg_r2_0_31_18_23/RAMB/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.447ns  (logic 5.770ns (42.909%)  route 7.677ns (57.091%))
  Logic Levels:           6  (LUT4=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.711    10.314    inst_ID/reg_file_reg_r2_0_31_18_23/WCLK
    SLICE_X6Y70          RAMD32                                       r  inst_ID/reg_file_reg_r2_0_31_18_23/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.349    11.663 r  inst_ID/reg_file_reg_r2_0_31_18_23/RAMB/O
                         net (fo=2, routed)           1.276    12.938    inst_IFetch/cat_OBUF[6]_inst_i_57_0[12]
    SLICE_X5Y69          LUT6 (Prop_lut6_I1_O)        0.348    13.286 r  inst_IFetch/cat_OBUF[6]_inst_i_104/O
                         net (fo=1, routed)           0.797    14.084    inst_IFetch/cat_OBUF[6]_inst_i_104_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I0_O)        0.124    14.208 r  inst_IFetch/cat_OBUF[6]_inst_i_50/O
                         net (fo=1, routed)           1.222    15.430    inst_EX/cat_OBUF[6]_inst_i_3_7
    SLICE_X13Y70         LUT6 (Prop_lut6_I5_O)        0.124    15.554 r  inst_EX/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.962    16.516    inst_EX/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X11Y70         LUT6 (Prop_lut6_I5_O)        0.124    16.640 r  inst_EX/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.689    17.329    inst_EX/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I1_O)        0.124    17.453 r  inst_EX/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.731    20.184    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    23.761 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    23.761    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_ID/reg_file_reg_r2_0_31_18_23/RAMB/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.406ns  (logic 5.977ns (44.579%)  route 7.430ns (55.421%))
  Logic Levels:           6  (LUT4=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.711    10.314    inst_ID/reg_file_reg_r2_0_31_18_23/WCLK
    SLICE_X6Y70          RAMD32                                       r  inst_ID/reg_file_reg_r2_0_31_18_23/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.349    11.663 r  inst_ID/reg_file_reg_r2_0_31_18_23/RAMB/O
                         net (fo=2, routed)           1.276    12.938    inst_IFetch/cat_OBUF[6]_inst_i_57_0[12]
    SLICE_X5Y69          LUT6 (Prop_lut6_I1_O)        0.348    13.286 r  inst_IFetch/cat_OBUF[6]_inst_i_104/O
                         net (fo=1, routed)           0.797    14.084    inst_IFetch/cat_OBUF[6]_inst_i_104_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I0_O)        0.124    14.208 r  inst_IFetch/cat_OBUF[6]_inst_i_50/O
                         net (fo=1, routed)           1.222    15.430    inst_EX/cat_OBUF[6]_inst_i_3_7
    SLICE_X13Y70         LUT6 (Prop_lut6_I5_O)        0.124    15.554 r  inst_EX/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.962    16.516    inst_EX/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X11Y70         LUT6 (Prop_lut6_I5_O)        0.124    16.640 r  inst_EX/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.773    17.413    inst_EX/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X12Y71         LUT4 (Prop_lut4_I0_O)        0.150    17.563 r  inst_EX/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.400    19.963    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.758    23.720 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    23.720    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_ID/reg_file_reg_r2_0_31_18_23/RAMB/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.391ns  (logic 5.730ns (42.792%)  route 7.661ns (57.208%))
  Logic Levels:           6  (LUT4=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.711    10.314    inst_ID/reg_file_reg_r2_0_31_18_23/WCLK
    SLICE_X6Y70          RAMD32                                       r  inst_ID/reg_file_reg_r2_0_31_18_23/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.349    11.663 r  inst_ID/reg_file_reg_r2_0_31_18_23/RAMB/O
                         net (fo=2, routed)           1.276    12.938    inst_IFetch/cat_OBUF[6]_inst_i_57_0[12]
    SLICE_X5Y69          LUT6 (Prop_lut6_I1_O)        0.348    13.286 r  inst_IFetch/cat_OBUF[6]_inst_i_104/O
                         net (fo=1, routed)           0.797    14.084    inst_IFetch/cat_OBUF[6]_inst_i_104_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I0_O)        0.124    14.208 r  inst_IFetch/cat_OBUF[6]_inst_i_50/O
                         net (fo=1, routed)           1.222    15.430    inst_EX/cat_OBUF[6]_inst_i_3_7
    SLICE_X13Y70         LUT6 (Prop_lut6_I5_O)        0.124    15.554 r  inst_EX/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.962    16.516    inst_EX/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X11Y70         LUT6 (Prop_lut6_I5_O)        0.124    16.640 r  inst_EX/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.495    17.135    inst_EX/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X12Y71         LUT4 (Prop_lut4_I1_O)        0.124    17.259 r  inst_EX/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.909    20.168    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    23.705 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    23.705    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_ID/reg_file_reg_r2_0_31_18_23/RAMB/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.136ns  (logic 5.990ns (45.598%)  route 7.146ns (54.402%))
  Logic Levels:           6  (LUT4=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.711    10.314    inst_ID/reg_file_reg_r2_0_31_18_23/WCLK
    SLICE_X6Y70          RAMD32                                       r  inst_ID/reg_file_reg_r2_0_31_18_23/RAMB/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          RAMD32 (Prop_ramd32_CLK_O)
                                                      1.349    11.663 r  inst_ID/reg_file_reg_r2_0_31_18_23/RAMB/O
                         net (fo=2, routed)           1.276    12.938    inst_IFetch/cat_OBUF[6]_inst_i_57_0[12]
    SLICE_X5Y69          LUT6 (Prop_lut6_I1_O)        0.348    13.286 r  inst_IFetch/cat_OBUF[6]_inst_i_104/O
                         net (fo=1, routed)           0.797    14.084    inst_IFetch/cat_OBUF[6]_inst_i_104_n_0
    SLICE_X5Y68          LUT4 (Prop_lut4_I0_O)        0.124    14.208 r  inst_IFetch/cat_OBUF[6]_inst_i_50/O
                         net (fo=1, routed)           1.222    15.430    inst_EX/cat_OBUF[6]_inst_i_3_7
    SLICE_X13Y70         LUT6 (Prop_lut6_I5_O)        0.124    15.554 r  inst_EX/cat_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.962    16.516    inst_EX/cat_OBUF[6]_inst_i_13_n_0
    SLICE_X11Y70         LUT6 (Prop_lut6_I5_O)        0.124    16.640 r  inst_EX/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.689    17.329    inst_EX/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X12Y70         LUT4 (Prop_lut4_I3_O)        0.153    17.482 r  inst_EX/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.200    19.682    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.768    23.450 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    23.450    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.390ns  (logic 4.160ns (40.035%)  route 6.230ns (59.965%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.641     5.244    display/clk_IBUF_BUFG
    SLICE_X12Y64         FDRE                                         r  display/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDRE (Prop_fdre_C_Q)         0.518     5.762 f  display/cnt_reg[15]/Q
                         net (fo=13, routed)          1.551     7.313    display/sel0[1]
    SLICE_X14Y72         LUT3 (Prop_lut3_I1_O)        0.124     7.437 r  display/an_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.679    12.116    an_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    15.633 r  an_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.633    an[6]
    K2                                                                r  an[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.422ns  (logic 4.446ns (47.189%)  route 4.976ns (52.811%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.641     5.244    display/clk_IBUF_BUFG
    SLICE_X12Y64         FDRE                                         r  display/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDRE (Prop_fdre_C_Q)         0.518     5.762 f  display/cnt_reg[14]/Q
                         net (fo=27, routed)          1.581     7.343    display/sel0[0]
    SLICE_X14Y72         LUT3 (Prop_lut3_I2_O)        0.152     7.495 r  display/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.395    10.889    an_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.776    14.665 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.665    an[3]
    J14                                                               r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.185ns  (logic 4.408ns (47.987%)  route 4.777ns (52.013%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.641     5.244    display/clk_IBUF_BUFG
    SLICE_X12Y64         FDRE                                         r  display/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDRE (Prop_fdre_C_Q)         0.518     5.762 f  display/cnt_reg[14]/Q
                         net (fo=27, routed)          1.591     7.353    display/sel0[0]
    SLICE_X14Y72         LUT3 (Prop_lut3_I2_O)        0.150     7.503 r  display/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.187    10.689    an_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.740    14.429 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.429    an[1]
    J18                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instr_IF_ID_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.080ns  (logic 1.482ns (71.229%)  route 0.598ns (28.771%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.597     1.516    clk_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  instr_IF_ID_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.128     1.644 r  instr_IF_ID_reg[28]/Q
                         net (fo=7, routed)           0.317     1.961    Instr[2]
    SLICE_X0Y66          LUT3 (Prop_lut3_I0_O)        0.098     2.059 r  led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.282     2.341    led_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.596 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.596    led[6]
    U17                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instr_IF_ID_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.117ns  (logic 1.474ns (69.644%)  route 0.643ns (30.356%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.597     1.516    clk_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  instr_IF_ID_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.128     1.644 r  instr_IF_ID_reg[28]/Q
                         net (fo=7, routed)           0.306     1.950    Instr[2]
    SLICE_X0Y66          LUT3 (Prop_lut3_I2_O)        0.098     2.048 r  led_OBUF[8]_inst_i_1/O
                         net (fo=2, routed)           0.337     2.385    led_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.633 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.633    led[8]
    V16                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instr_IF_ID_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.147ns  (logic 1.481ns (68.989%)  route 0.666ns (31.011%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.597     1.516    clk_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  instr_IF_ID_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.128     1.644 r  instr_IF_ID_reg[28]/Q
                         net (fo=7, routed)           0.298     1.942    Instr[2]
    SLICE_X0Y68          LUT4 (Prop_lut4_I2_O)        0.098     2.040 r  led_OBUF[9]_inst_i_1/O
                         net (fo=2, routed)           0.368     2.408    led_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     3.663 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.663    led[9]
    T15                                                               r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instr_IF_ID_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.187ns  (logic 1.461ns (66.822%)  route 0.726ns (33.178%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X2Y69          FDRE                                         r  instr_IF_ID_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDRE (Prop_fdre_C_Q)         0.164     1.679 r  instr_IF_ID_reg[29]/Q
                         net (fo=11, routed)          0.288     1.968    Instr[3]
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.045     2.013 r  led_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.437     2.450    led_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.702 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.702    led[5]
    V17                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instr_IF_ID_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.202ns  (logic 1.545ns (70.161%)  route 0.657ns (29.839%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.597     1.516    clk_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  instr_IF_ID_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.128     1.644 f  instr_IF_ID_reg[28]/Q
                         net (fo=7, routed)           0.224     1.868    Instr[2]
    SLICE_X0Y67          LUT3 (Prop_lut3_I1_O)        0.099     1.967 r  led_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.433     2.400    led_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.318     3.718 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.718    led[7]
    U16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instr_IF_ID_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.368ns  (logic 1.478ns (62.427%)  route 0.890ns (37.573%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.597     1.516    clk_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  instr_IF_ID_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.128     1.644 r  instr_IF_ID_reg[28]/Q
                         net (fo=7, routed)           0.224     1.868    Instr[2]
    SLICE_X0Y67          LUT2 (Prop_lut2_I0_O)        0.098     1.966 r  led_OBUF[4]_inst_i_1/O
                         net (fo=2, routed)           0.666     2.632    led_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.885 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.885    led[4]
    R18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instr_IF_ID_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.411ns  (logic 1.544ns (64.039%)  route 0.867ns (35.961%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.597     1.516    clk_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  instr_IF_ID_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.128     1.644 r  instr_IF_ID_reg[28]/Q
                         net (fo=7, routed)           0.306     1.950    Instr[2]
    SLICE_X0Y66          LUT3 (Prop_lut3_I0_O)        0.096     2.046 r  led_OBUF[10]_inst_i_1/O
                         net (fo=2, routed)           0.561     2.607    led_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.320     3.927 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.927    led[10]
    U14                                                               r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instr_IF_ID_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.425ns  (logic 1.542ns (63.585%)  route 0.883ns (36.415%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.596     1.515    clk_IBUF_BUFG
    SLICE_X3Y69          FDRE                                         r  instr_IF_ID_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          FDRE (Prop_fdre_C_Q)         0.128     1.643 r  instr_IF_ID_reg[27]/Q
                         net (fo=13, routed)          0.242     1.885    inst_IFetch/PC_reg[1]_0[10]
    SLICE_X2Y69          LUT2 (Prop_lut2_I0_O)        0.097     1.982 r  inst_IFetch/led_OBUF[3]_inst_i_1/O
                         net (fo=23, routed)          0.641     2.624    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.317     3.941 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.941    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.473ns  (logic 1.520ns (61.469%)  route 0.953ns (38.530%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.571     1.490    display/clk_IBUF_BUFG
    SLICE_X12Y65         FDRE                                         r  display/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDRE (Prop_fdre_C_Q)         0.164     1.654 f  display/cnt_reg[16]/Q
                         net (fo=13, routed)          0.463     2.117    display/sel0[2]
    SLICE_X11Y71         LUT3 (Prop_lut3_I0_O)        0.042     2.159 r  display/an_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.490     2.649    an_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.314     3.964 r  an_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.964    an[5]
    T14                                                               r  an[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.645ns  (logic 1.460ns (55.180%)  route 1.186ns (44.820%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.571     1.490    display/clk_IBUF_BUFG
    SLICE_X12Y65         FDRE                                         r  display/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDRE (Prop_fdre_C_Q)         0.164     1.654 f  display/cnt_reg[16]/Q
                         net (fo=13, routed)          0.463     2.117    display/sel0[2]
    SLICE_X11Y71         LUT3 (Prop_lut3_I0_O)        0.045     2.162 r  display/an_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.723     2.885    an_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     4.136 r  an_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.136    an[4]
    P14                                                               r  an[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.190ns  (logic 1.486ns (35.461%)  route 2.704ns (64.539%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          2.704     4.190    inst_IFetch/AR[0]
    SLICE_X2Y64          FDCE                                         f  inst_IFetch/PC_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.600     5.023    inst_IFetch/clk_IBUF_BUFG
    SLICE_X2Y64          FDCE                                         r  inst_IFetch/PC_reg[2]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.190ns  (logic 1.486ns (35.461%)  route 2.704ns (64.539%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          2.704     4.190    inst_IFetch/AR[0]
    SLICE_X2Y64          FDCE                                         f  inst_IFetch/PC_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.600     5.023    inst_IFetch/clk_IBUF_BUFG
    SLICE_X2Y64          FDCE                                         r  inst_IFetch/PC_reg[3]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.190ns  (logic 1.486ns (35.461%)  route 2.704ns (64.539%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          2.704     4.190    inst_IFetch/AR[0]
    SLICE_X2Y64          FDCE                                         f  inst_IFetch/PC_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.600     5.023    inst_IFetch/clk_IBUF_BUFG
    SLICE_X2Y64          FDCE                                         r  inst_IFetch/PC_reg[4]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.190ns  (logic 1.486ns (35.461%)  route 2.704ns (64.539%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          2.704     4.190    inst_IFetch/AR[0]
    SLICE_X2Y64          FDCE                                         f  inst_IFetch/PC_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.600     5.023    inst_IFetch/clk_IBUF_BUFG
    SLICE_X2Y64          FDCE                                         r  inst_IFetch/PC_reg[5]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.104ns  (logic 1.486ns (36.201%)  route 2.619ns (63.799%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          2.619     4.104    inst_IFetch/AR[0]
    SLICE_X2Y71          FDCE                                         f  inst_IFetch/PC_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.593     5.016    inst_IFetch/clk_IBUF_BUFG
    SLICE_X2Y71          FDCE                                         r  inst_IFetch/PC_reg[29]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.104ns  (logic 1.486ns (36.201%)  route 2.619ns (63.799%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          2.619     4.104    inst_IFetch/AR[0]
    SLICE_X2Y71          FDCE                                         f  inst_IFetch/PC_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.593     5.016    inst_IFetch/clk_IBUF_BUFG
    SLICE_X2Y71          FDCE                                         r  inst_IFetch/PC_reg[30]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.104ns  (logic 1.486ns (36.201%)  route 2.619ns (63.799%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          2.619     4.104    inst_IFetch/AR[0]
    SLICE_X2Y71          FDCE                                         f  inst_IFetch/PC_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.593     5.016    inst_IFetch/clk_IBUF_BUFG
    SLICE_X2Y71          FDCE                                         r  inst_IFetch/PC_reg[31]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.905ns  (logic 1.486ns (38.045%)  route 2.420ns (61.955%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          2.420     3.905    inst_IFetch/AR[0]
    SLICE_X0Y64          FDCE                                         f  inst_IFetch/PC_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.600     5.023    inst_IFetch/clk_IBUF_BUFG
    SLICE_X0Y64          FDCE                                         r  inst_IFetch/PC_reg[1]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.864ns  (logic 1.486ns (38.452%)  route 2.378ns (61.548%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          2.378     3.864    inst_IFetch/AR[0]
    SLICE_X5Y70          FDCE                                         f  inst_IFetch/PC_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.592     5.015    inst_IFetch/clk_IBUF_BUFG
    SLICE_X5Y70          FDCE                                         r  inst_IFetch/PC_reg[24]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.765ns  (logic 1.486ns (39.463%)  route 2.279ns (60.537%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          2.279     3.765    inst_IFetch/AR[0]
    SLICE_X2Y70          FDCE                                         f  inst_IFetch/PC_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         1.594     5.017    inst_IFetch/clk_IBUF_BUFG
    SLICE_X2Y70          FDCE                                         r  inst_IFetch/PC_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            monopulse/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.678ns  (logic 0.244ns (36.055%)  route 0.434ns (63.945%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.434     0.678    monopulse/btn_IBUF[0]
    SLICE_X1Y75          FDRE                                         r  monopulse/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.861     2.026    monopulse/clk_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  monopulse/Q1_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.006ns  (logic 0.254ns (25.213%)  route 0.752ns (74.787%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          0.752     1.006    inst_IFetch/AR[0]
    SLICE_X0Y69          FDCE                                         f  inst_IFetch/PC_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.867     2.032    inst_IFetch/clk_IBUF_BUFG
    SLICE_X0Y69          FDCE                                         r  inst_IFetch/PC_reg[21]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.006ns  (logic 0.254ns (25.213%)  route 0.752ns (74.787%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          0.752     1.006    inst_IFetch/AR[0]
    SLICE_X0Y69          FDCE                                         f  inst_IFetch/PC_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.867     2.032    inst_IFetch/clk_IBUF_BUFG
    SLICE_X0Y69          FDCE                                         r  inst_IFetch/PC_reg[22]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.006ns  (logic 0.254ns (25.213%)  route 0.752ns (74.787%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          0.752     1.006    inst_IFetch/AR[0]
    SLICE_X0Y69          FDCE                                         f  inst_IFetch/PC_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.867     2.032    inst_IFetch/clk_IBUF_BUFG
    SLICE_X0Y69          FDCE                                         r  inst_IFetch/PC_reg[23]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.080ns  (logic 0.254ns (23.481%)  route 0.826ns (76.519%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          0.826     1.080    inst_IFetch/AR[0]
    SLICE_X2Y68          FDCE                                         f  inst_IFetch/PC_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.868     2.033    inst_IFetch/clk_IBUF_BUFG
    SLICE_X2Y68          FDCE                                         r  inst_IFetch/PC_reg[17]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.080ns  (logic 0.254ns (23.481%)  route 0.826ns (76.519%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          0.826     1.080    inst_IFetch/AR[0]
    SLICE_X2Y68          FDCE                                         f  inst_IFetch/PC_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.868     2.033    inst_IFetch/clk_IBUF_BUFG
    SLICE_X2Y68          FDCE                                         r  inst_IFetch/PC_reg[18]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.080ns  (logic 0.254ns (23.481%)  route 0.826ns (76.519%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          0.826     1.080    inst_IFetch/AR[0]
    SLICE_X2Y68          FDCE                                         f  inst_IFetch/PC_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.868     2.033    inst_IFetch/clk_IBUF_BUFG
    SLICE_X2Y68          FDCE                                         r  inst_IFetch/PC_reg[19]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.080ns  (logic 0.254ns (23.481%)  route 0.826ns (76.519%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          0.826     1.080    inst_IFetch/AR[0]
    SLICE_X2Y68          FDCE                                         f  inst_IFetch/PC_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.868     2.033    inst_IFetch/clk_IBUF_BUFG
    SLICE_X2Y68          FDCE                                         r  inst_IFetch/PC_reg[20]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.105ns  (logic 0.254ns (22.939%)  route 0.852ns (77.061%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          0.852     1.105    inst_IFetch/AR[0]
    SLICE_X2Y67          FDCE                                         f  inst_IFetch/PC_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.869     2.034    inst_IFetch/clk_IBUF_BUFG
    SLICE_X2Y67          FDCE                                         r  inst_IFetch/PC_reg[13]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            inst_IFetch/PC_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.105ns  (logic 0.254ns (22.939%)  route 0.852ns (77.061%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  btn_IBUF[1]_inst/O
                         net (fo=31, routed)          0.852     1.105    inst_IFetch/AR[0]
    SLICE_X2Y67          FDCE                                         f  inst_IFetch/PC_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=532, routed)         0.869     2.034    inst_IFetch/clk_IBUF_BUFG
    SLICE_X2Y67          FDCE                                         r  inst_IFetch/PC_reg[14]/C





