--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml CounterBit8ReverseSchema.twx CounterBit8ReverseSchema.ncd -o
CounterBit8ReverseSchema.twr CounterBit8ReverseSchema.pcf

Design file:              CounterBit8ReverseSchema.ncd
Physical constraint file: CounterBit8ReverseSchema.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_50MHZ_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1936 paths analyzed, 403 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.619ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_3/regDI_3 (SLICE_X48Y27.SR), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/State_11 (FF)
  Destination:          XLXI_3/regDI_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.598ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.053 - 0.074)
  Source Clock:         Clk_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_3/State_11 to XLXI_3/regDI_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y34.XQ      Tcko                  0.591   XLXI_3/State<11>
                                                       XLXI_3/State_11
    SLICE_X55Y26.G1      net (fanout=3)        1.952   XLXI_3/State<11>
    SLICE_X55Y26.Y       Tilo                  0.704   XLXI_3/regDI_or0002
                                                       XLXI_3/nextState<18>111_SW0
    SLICE_X55Y26.F4      net (fanout=2)        0.933   XLXI_3/N32
    SLICE_X55Y26.X       Tilo                  0.704   XLXI_3/regDI_or0002
                                                       XLXI_3/regDI_or00021
    SLICE_X49Y26.F4      net (fanout=7)        0.995   XLXI_3/regDI_or0002
    SLICE_X49Y26.X       Tilo                  0.704   XLXI_3/regDI_mux0001<4>55
                                                       XLXI_3/regDI_mux0001<4>55
    SLICE_X48Y27.SR      net (fanout=1)        1.105   XLXI_3/regDI_mux0001<4>55
    SLICE_X48Y27.CLK     Tsrck                 0.910   XLXI_3/regDI<3>
                                                       XLXI_3/regDI_3
    -------------------------------------------------  ---------------------------
    Total                                      8.598ns (3.613ns logic, 4.985ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/State_14 (FF)
  Destination:          XLXI_3/regDI_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.761ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.053 - 0.077)
  Source Clock:         Clk_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_3/State_14 to XLXI_3/regDI_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y37.YQ      Tcko                  0.587   XLXI_3/State<15>
                                                       XLXI_3/State_14
    SLICE_X55Y26.G3      net (fanout=13)       1.119   XLXI_3/State<14>
    SLICE_X55Y26.Y       Tilo                  0.704   XLXI_3/regDI_or0002
                                                       XLXI_3/nextState<18>111_SW0
    SLICE_X55Y26.F4      net (fanout=2)        0.933   XLXI_3/N32
    SLICE_X55Y26.X       Tilo                  0.704   XLXI_3/regDI_or0002
                                                       XLXI_3/regDI_or00021
    SLICE_X49Y26.F4      net (fanout=7)        0.995   XLXI_3/regDI_or0002
    SLICE_X49Y26.X       Tilo                  0.704   XLXI_3/regDI_mux0001<4>55
                                                       XLXI_3/regDI_mux0001<4>55
    SLICE_X48Y27.SR      net (fanout=1)        1.105   XLXI_3/regDI_mux0001<4>55
    SLICE_X48Y27.CLK     Tsrck                 0.910   XLXI_3/regDI<3>
                                                       XLXI_3/regDI_3
    -------------------------------------------------  ---------------------------
    Total                                      7.761ns (3.609ns logic, 4.152ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/State_6 (FF)
  Destination:          XLXI_3/regDI_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.700ns (Levels of Logic = 3)
  Clock Path Skew:      -0.054ns (0.053 - 0.107)
  Source Clock:         Clk_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_3/State_6 to XLXI_3/regDI_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y34.YQ      Tcko                  0.652   XLXI_3/State<7>
                                                       XLXI_3/State_6
    SLICE_X64Y31.F3      net (fanout=3)        0.679   XLXI_3/State<6>
    SLICE_X64Y31.X       Tilo                  0.759   XLXI_3/State<24>
                                                       XLXI_3/regDI_or00001
    SLICE_X55Y26.F1      net (fanout=3)        1.192   XLXI_3/regDI_or0000
    SLICE_X55Y26.X       Tilo                  0.704   XLXI_3/regDI_or0002
                                                       XLXI_3/regDI_or00021
    SLICE_X49Y26.F4      net (fanout=7)        0.995   XLXI_3/regDI_or0002
    SLICE_X49Y26.X       Tilo                  0.704   XLXI_3/regDI_mux0001<4>55
                                                       XLXI_3/regDI_mux0001<4>55
    SLICE_X48Y27.SR      net (fanout=1)        1.105   XLXI_3/regDI_mux0001<4>55
    SLICE_X48Y27.CLK     Tsrck                 0.910   XLXI_3/regDI<3>
                                                       XLXI_3/regDI_3
    -------------------------------------------------  ---------------------------
    Total                                      7.700ns (3.729ns logic, 3.971ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_3/regDI_0 (SLICE_X51Y25.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/State_11 (FF)
  Destination:          XLXI_3/regDI_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.842ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.010 - 0.029)
  Source Clock:         Clk_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_3/State_11 to XLXI_3/regDI_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y34.XQ      Tcko                  0.591   XLXI_3/State<11>
                                                       XLXI_3/State_11
    SLICE_X55Y26.G1      net (fanout=3)        1.952   XLXI_3/State<11>
    SLICE_X55Y26.Y       Tilo                  0.704   XLXI_3/regDI_or0002
                                                       XLXI_3/nextState<18>111_SW0
    SLICE_X55Y26.F4      net (fanout=2)        0.933   XLXI_3/N32
    SLICE_X55Y26.X       Tilo                  0.704   XLXI_3/regDI_or0002
                                                       XLXI_3/regDI_or00021
    SLICE_X54Y24.F1      net (fanout=7)        0.702   XLXI_3/regDI_or0002
    SLICE_X54Y24.X       Tilo                  0.759   XLXI_3/regDI_mux0001<7>76
                                                       XLXI_3/regDI_mux0001<7>76
    SLICE_X51Y25.SR      net (fanout=1)        0.587   XLXI_3/regDI_mux0001<7>76
    SLICE_X51Y25.CLK     Tsrck                 0.910   XLXI_3/regDI<0>
                                                       XLXI_3/regDI_0
    -------------------------------------------------  ---------------------------
    Total                                      7.842ns (3.668ns logic, 4.174ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/State_14 (FF)
  Destination:          XLXI_3/regDI_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.005ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.010 - 0.032)
  Source Clock:         Clk_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_3/State_14 to XLXI_3/regDI_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y37.YQ      Tcko                  0.587   XLXI_3/State<15>
                                                       XLXI_3/State_14
    SLICE_X55Y26.G3      net (fanout=13)       1.119   XLXI_3/State<14>
    SLICE_X55Y26.Y       Tilo                  0.704   XLXI_3/regDI_or0002
                                                       XLXI_3/nextState<18>111_SW0
    SLICE_X55Y26.F4      net (fanout=2)        0.933   XLXI_3/N32
    SLICE_X55Y26.X       Tilo                  0.704   XLXI_3/regDI_or0002
                                                       XLXI_3/regDI_or00021
    SLICE_X54Y24.F1      net (fanout=7)        0.702   XLXI_3/regDI_or0002
    SLICE_X54Y24.X       Tilo                  0.759   XLXI_3/regDI_mux0001<7>76
                                                       XLXI_3/regDI_mux0001<7>76
    SLICE_X51Y25.SR      net (fanout=1)        0.587   XLXI_3/regDI_mux0001<7>76
    SLICE_X51Y25.CLK     Tsrck                 0.910   XLXI_3/regDI<0>
                                                       XLXI_3/regDI_0
    -------------------------------------------------  ---------------------------
    Total                                      7.005ns (3.664ns logic, 3.341ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/State_6 (FF)
  Destination:          XLXI_3/regDI_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.944ns (Levels of Logic = 3)
  Clock Path Skew:      -0.052ns (0.010 - 0.062)
  Source Clock:         Clk_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_3/State_6 to XLXI_3/regDI_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y34.YQ      Tcko                  0.652   XLXI_3/State<7>
                                                       XLXI_3/State_6
    SLICE_X64Y31.F3      net (fanout=3)        0.679   XLXI_3/State<6>
    SLICE_X64Y31.X       Tilo                  0.759   XLXI_3/State<24>
                                                       XLXI_3/regDI_or00001
    SLICE_X55Y26.F1      net (fanout=3)        1.192   XLXI_3/regDI_or0000
    SLICE_X55Y26.X       Tilo                  0.704   XLXI_3/regDI_or0002
                                                       XLXI_3/regDI_or00021
    SLICE_X54Y24.F1      net (fanout=7)        0.702   XLXI_3/regDI_or0002
    SLICE_X54Y24.X       Tilo                  0.759   XLXI_3/regDI_mux0001<7>76
                                                       XLXI_3/regDI_mux0001<7>76
    SLICE_X51Y25.SR      net (fanout=1)        0.587   XLXI_3/regDI_mux0001<7>76
    SLICE_X51Y25.CLK     Tsrck                 0.910   XLXI_3/regDI<0>
                                                       XLXI_3/regDI_0
    -------------------------------------------------  ---------------------------
    Total                                      6.944ns (3.784ns logic, 3.160ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_3/regDI_5 (SLICE_X51Y24.SR), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/State_11 (FF)
  Destination:          XLXI_3/regDI_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.837ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.010 - 0.029)
  Source Clock:         Clk_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_3/State_11 to XLXI_3/regDI_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y34.XQ      Tcko                  0.591   XLXI_3/State<11>
                                                       XLXI_3/State_11
    SLICE_X55Y26.G1      net (fanout=3)        1.952   XLXI_3/State<11>
    SLICE_X55Y26.Y       Tilo                  0.704   XLXI_3/regDI_or0002
                                                       XLXI_3/nextState<18>111_SW0
    SLICE_X55Y26.F4      net (fanout=2)        0.933   XLXI_3/N32
    SLICE_X55Y26.X       Tilo                  0.704   XLXI_3/regDI_or0002
                                                       XLXI_3/regDI_or00021
    SLICE_X50Y25.F1      net (fanout=7)        1.000   XLXI_3/regDI_or0002
    SLICE_X50Y25.X       Tilo                  0.759   XLXI_3/regDI_mux0001<2>43
                                                       XLXI_3/regDI_mux0001<2>43
    SLICE_X51Y24.SR      net (fanout=1)        0.284   XLXI_3/regDI_mux0001<2>43
    SLICE_X51Y24.CLK     Tsrck                 0.910   XLXI_3/regDI<5>
                                                       XLXI_3/regDI_5
    -------------------------------------------------  ---------------------------
    Total                                      7.837ns (3.668ns logic, 4.169ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/State_14 (FF)
  Destination:          XLXI_3/regDI_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.000ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.010 - 0.032)
  Source Clock:         Clk_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_3/State_14 to XLXI_3/regDI_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y37.YQ      Tcko                  0.587   XLXI_3/State<15>
                                                       XLXI_3/State_14
    SLICE_X55Y26.G3      net (fanout=13)       1.119   XLXI_3/State<14>
    SLICE_X55Y26.Y       Tilo                  0.704   XLXI_3/regDI_or0002
                                                       XLXI_3/nextState<18>111_SW0
    SLICE_X55Y26.F4      net (fanout=2)        0.933   XLXI_3/N32
    SLICE_X55Y26.X       Tilo                  0.704   XLXI_3/regDI_or0002
                                                       XLXI_3/regDI_or00021
    SLICE_X50Y25.F1      net (fanout=7)        1.000   XLXI_3/regDI_or0002
    SLICE_X50Y25.X       Tilo                  0.759   XLXI_3/regDI_mux0001<2>43
                                                       XLXI_3/regDI_mux0001<2>43
    SLICE_X51Y24.SR      net (fanout=1)        0.284   XLXI_3/regDI_mux0001<2>43
    SLICE_X51Y24.CLK     Tsrck                 0.910   XLXI_3/regDI<5>
                                                       XLXI_3/regDI_5
    -------------------------------------------------  ---------------------------
    Total                                      7.000ns (3.664ns logic, 3.336ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_3/State_6 (FF)
  Destination:          XLXI_3/regDI_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.939ns (Levels of Logic = 3)
  Clock Path Skew:      -0.052ns (0.010 - 0.062)
  Source Clock:         Clk_50MHZ_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_3/State_6 to XLXI_3/regDI_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y34.YQ      Tcko                  0.652   XLXI_3/State<7>
                                                       XLXI_3/State_6
    SLICE_X64Y31.F3      net (fanout=3)        0.679   XLXI_3/State<6>
    SLICE_X64Y31.X       Tilo                  0.759   XLXI_3/State<24>
                                                       XLXI_3/regDI_or00001
    SLICE_X55Y26.F1      net (fanout=3)        1.192   XLXI_3/regDI_or0000
    SLICE_X55Y26.X       Tilo                  0.704   XLXI_3/regDI_or0002
                                                       XLXI_3/regDI_or00021
    SLICE_X50Y25.F1      net (fanout=7)        1.000   XLXI_3/regDI_or0002
    SLICE_X50Y25.X       Tilo                  0.759   XLXI_3/regDI_mux0001<2>43
                                                       XLXI_3/regDI_mux0001<2>43
    SLICE_X51Y24.SR      net (fanout=1)        0.284   XLXI_3/regDI_mux0001<2>43
    SLICE_X51Y24.CLK     Tsrck                 0.910   XLXI_3/regDI<5>
                                                       XLXI_3/regDI_5
    -------------------------------------------------  ---------------------------
    Total                                      6.939ns (3.784ns logic, 3.155ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_50MHZ_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_4/RxDO_3 (SLICE_X41Y57.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.977ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_4/srRx_3 (FF)
  Destination:          XLXI_4/RxDO_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.973ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.039 - 0.043)
  Source Clock:         Clk_50MHZ_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_4/srRx_3 to XLXI_4/RxDO_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y57.XQ      Tcko                  0.473   XLXI_4/srRx<3>
                                                       XLXI_4/srRx_3
    SLICE_X41Y57.BX      net (fanout=2)        0.407   XLXI_4/srRx<3>
    SLICE_X41Y57.CLK     Tckdi       (-Th)    -0.093   XLXN_35<3>
                                                       XLXI_4/RxDO_3
    -------------------------------------------------  ---------------------------
    Total                                      0.973ns (0.566ns logic, 0.407ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_4/srRx_5 (SLICE_X39Y52.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_4/srRx_6 (FF)
  Destination:          XLXI_4/srRx_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.999ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.013 - 0.015)
  Source Clock:         Clk_50MHZ_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_4/srRx_6 to XLXI_4/srRx_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y50.YQ      Tcko                  0.522   XLXI_4/srRx<7>
                                                       XLXI_4/srRx_6
    SLICE_X39Y52.BX      net (fanout=2)        0.384   XLXI_4/srRx<6>
    SLICE_X39Y52.CLK     Tckdi       (-Th)    -0.093   XLXI_4/srRx<5>
                                                       XLXI_4/srRx_5
    -------------------------------------------------  ---------------------------
    Total                                      0.999ns (0.615ns logic, 0.384ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_4/RxDO_0 (SLICE_X40Y56.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_4/srRx_0 (FF)
  Destination:          XLXI_4/RxDO_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.999ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.039 - 0.043)
  Source Clock:         Clk_50MHZ_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHZ_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_4/srRx_0 to XLXI_4/RxDO_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y56.YQ      Tcko                  0.470   XLXI_4/srRx<1>
                                                       XLXI_4/srRx_0
    SLICE_X40Y56.BY      net (fanout=1)        0.377   XLXI_4/srRx<0>
    SLICE_X40Y56.CLK     Tckdi       (-Th)    -0.152   XLXN_35<1>
                                                       XLXI_4/RxDO_0
    -------------------------------------------------  ---------------------------
    Total                                      0.999ns (0.622ns logic, 0.377ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_50MHZ_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: XLXI_3/regDnI/CLK
  Logical resource: XLXI_3/regDnI/CK
  Location pin: SLICE_X64Y29.CLK
  Clock network: Clk_50MHZ_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: XLXI_3/regDnI/CLK
  Logical resource: XLXI_3/regDnI/CK
  Location pin: SLICE_X64Y29.CLK
  Clock network: Clk_50MHZ_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: XLXI_3/regDnI/CLK
  Logical resource: XLXI_3/regDnI/CK
  Location pin: SLICE_X64Y29.CLK
  Clock network: Clk_50MHZ_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_50MHZ
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_50MHZ      |    8.619|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1936 paths, 0 nets, and 717 connections

Design statistics:
   Minimum period:   8.619ns{1}   (Maximum frequency: 116.023MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 19 10:50:42 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 118 MB



