                         Chronologic VCS (TM)
Version Q-2020.03-SP2-10-T-20220405_Full64 -- Thu Apr 13 12:02:22 2023
               Copyright (c) 1991-2020 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file './src/Adder.v'
Parsing design file './src/ALU.v'
Parsing design file './src/ALU_Control.v'
Parsing design file './src/Control.v'
Parsing design file './src/IM.v'
Parsing design file './src/R_FormatCPU.v'
Parsing design file './src/RF.v'
CPU time: .183 seconds to compile

Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug_pp' will be deprecated in a future release.  Please use 
  '-debug_acc+pp+dmptf -debug_region+cell+encrypt' instead.

Doing common elaboration 

Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug_pp' will be deprecated in a future release.  Please use 
  '-debug_acc+pp+dmptf -debug_region+cell+encrypt' instead.

                         Chronologic VCS (TM)
Version Q-2020.03-SP2-10-T-20220405_Full64 -- Thu Apr 13 12:02:24 2023
               Copyright (c) 1991-2020 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

UNIZFE: Got HW top: top
Top Level Modules:
       top

Note-[MOD-BBOX] Module blackbox
./src/IM.v, 35
  Module 'IM' is marked as blackbox and will be gutted.


Note-[MOD-BBOX] Module blackbox
./src/RF.v, 35
  Module 'RF' is marked as blackbox and will be gutted.


Note-[MOD-BBOX] Module blackbox
./src/ALU.v, 6
  Module 'ALU' is marked as blackbox and will be gutted.


Note-[MOD-BBOX] Module blackbox
./src/Control.v, 1
  Module 'Control' is marked as blackbox and will be gutted.


Note-[MOD-BBOX] Module blackbox
./src/ALU_Control.v, 12
  Module 'ALU_Control' is marked as blackbox and will be gutted.

TimeScale is 1 ns / 1 ns
Info: Invoking Simon...
[UFE_FLOW]: RhinoDB Rtl Population based on design traversal started
[UFE_FLOW]: Trying to load NameDB library without path: libNameDB.so
Info: Simon VCS Start
                                SIMON
Version Q-2020.03-SP2-10-T-20220405_Full64 -- Thu Apr 13 12:02:24 2023
               Copyright (c) 1991-2020 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Note-[SM_NATIVE_FORCE_ON] Native force is ON
  Simon native force/release handling is ON


Warning-[SM_SRI] Simon Run Ignored
  As there is no change in design Simon Run is ignored in increment compile 
  mode. To run it afresh use noIncrementCompile option

=======================================================
VCS pre-synth CPU Time        : 0.42 sec
VCS pre-synth Wall-Clock Time : 0.00 sec
VCS pre-synth Current Memory  : 367 MB
SIMON Master CPU Time         : 0.01 sec
SIMON Total  CPU Time         : 0.01 sec
SIMON Master Wall-Clock Time  : 0.02 sec
SIMON Master Current Memory   : 369 MB
SIMON Master Peak Memory      : 369 MB
SIMON CGroup Memory           : 389 MB
SIMON Distribution            : 0.00,0.00,0.00,0.00 sec
=======================================================
Info: Simon VCS Finished
Info: Simon call complete 
Info: Exiting after Simon Analysis 
CPU time: .531 seconds to compile
