# Descriptions of blocks and fields.

TTLIN       TTL input
    TERM            Select TTL input termination
    VAL             TTL input value

TTLOUT      TTL output
    VAL             TTL output value

LVDSIN      LVDS input
    VAL             LVDS input value

LVDSOUT     LVDS output
    VAL             LVDS output value

LUT         Logic lookup table
    FUNC            Logic function for table computation
    INPA            Input A
    INPB            Input B
    INPC            Input C
    INPD            Input D
    INPE            Input E
    OUT             Lookup table output

SRGATE      Set reset gate
    SET_EDGE        Output set edge (0 = rising edge, 1 = falling edge)
    RST_EDGE        Output reset edge (0 = rising edge, 1 = falling edge)
    FORCE_SET       Set output to 1
    FORCE_RST       Reset output to 0
    SET             A falling/rising edge sets the output to 1
    RST             A falling/rising edge resets the output to 0
    OUT             Output value

DIV         Pulse divider
    DIVISOR         Divisor value
    FIRST_PULSE     Where to send first pulse
    INP             Input pulse train
    ENABLE          Reset on falling edge, enable on rising
    OUTD            Divided pulse output
    OUTN            Non-divided pulse output
    COUNT           Internal counter value

PULSE       One-shot pulse delay and stretch
    DELAY           Output pulse delay (0 for no delay)
    WIDTH           Output pulse width (0 for input pulse width)
    INP             Input pulse train
    ENABLE          Reset on falling edge, enable on rising
    OUT             Output pulse train
    ERR_OVERFLOW    Missed pulse was due to overflow of internal queue
    ERR_PERIOD      Producing a pulse would cause it to overlap with previous
    QUEUE           Length of the delay queue
    MISSED_CNT      Number of pulses not produced because of an ERR condition

SEQ         Sequencer
    TABLE           Sequencer table of lines
        REPEATS         Number of times the line will repeat
        TRIGGER         The trigger condition to start the phases
        POSITION        The position that can be used in trigger condition
        TIME1           The time the optional phase 1 should take
        OUTA1           Output A value during phase 1
        OUTB1           Output B value during phase 1
        OUTC1           Output C value during phase 1
        OUTD1           Output D value during phase 1
        OUTE1           Output E value during phase 1
        OUTF1           Output F value during phase 1
        TIME2           The time the mandatory phase 2 should take
        OUTA2           Output A value during phase 2
        OUTB2           Output B value during phase 2
        OUTC2           Output C value during phase 2
        OUTD2           Output D value during phase 2
        OUTE2           Output E value during phase 2
        OUTF2           Output F value during phase 2
    PRESCALE        Prescalar for sequencer table times
    REPEATS         Number of times the table will repeat
    ENABLE          Stop on falling edge, reset and enable on rising edge
    BITA            BITA for optional trigger condition
    BITB            BITB for optional trigger condition
    BITC            BITC for optional trigger condition
    POSA            POSA for optional trigger condition
    POSB            POSB for optional trigger condition
    POSC            POSC for optional trigger condition
    ACTIVE          Sequencer active flag
    OUTA            Output A for phase outputs
    OUTB            Output B for phase outputs
    OUTC            Output C for phase outputs
    OUTD            Output D for phase outputs
    OUTE            Output E for phase outputs
    OUTF            Output F for phase outputs
    TABLE_REPEAT    Current iteration through the entire table
    TABLE_LINE      Current line in the table that is active
    LINE_REPEAT     Current iteration of the active table line
    STATE           Internal statemachine state

INENC       Input encoder
    PROTOCOL        Type of absolute/incremental protocol
    CLK_PERIOD      Clock rate
    FRAME_PERIOD    Frame rate
    BITS            Number of bits
    BITS_CRC        Number of bits for BiSS Error and CRC
    SETP            Set point
    RST_ON_Z        Zero position on Z rising edge
    EXTENSION       Bits higher than 32-bits
    ERR_FRAME       Set if frame overrun
    ERR_RESPONSE    No response from encoder
    ENC_STATUS      Extended encoder status read from device
    DCARD_MODE      Daughter card jumper mode
    A               Quadrature A if in incremental mode
    B               Quadrature B if in incremental mode
    Z               Z index channel if in incremental mode
    CONN            Signal detected
    TRANS           Position transtion
    VAL             Current position

QDEC        Quadrature decoder
    RST_ON_Z        Zero position on Z rising edge
    SETP            Set point
    A               Quadrature A
    B               Quadrature B
    Z               Z index channel
    OUT             Output position

OUTENC      Output encoder
    PROTOCOL        Type of absolute/incremental protocol
    BITS            Number of bits
    QPERIOD         Quadrature prescalar
    ENABLE          Halt on falling edge, reset and enable on rising
    A               Input for A (only straight through)
    B               Input for B (only straight through)
    Z               Input for Z (only straight through)
    VAL             Input for position (all other protocols)
    CONN            Input for connected
    QSTATE          Quadrature state

POSENC      Quadrature and step/direction encoder
    INP             Output position
    QPERIOD         Prescalar for quadrature output
    ENABLE          Halt on falling edge, reset and enable on rising
    PROTOCOL        Quadrature or step/direction
    A               Quadrature A/Step output
    B               Quadrature B/Direction output
    QSTATE          State of quadrature output

ADDER       Position adder
    INPA            Position input A
    INPB            Position input B
    INPC            Position input C
    INPD            Position input D
    SCALE           Scale divisor after add
    OUT             Position output

COUNTER     Up/Down pulse counter
    DIR             Up/Down direction (0 = Up, 1 = Down)
    START           Counter start value
    STEP            Up/Down step value
    ENABLE          Halt on falling edge, reset and enable on rising
    TRIG            Rising edge ticks the counter up/down by user-defined value
    CARRY           Internal counter overflow status
    OUT             Output

PGEN        Position generator
    CYCLES          Number of cycles
    ENABLE          Halt on falling edge, reset and enable on rising
    TRIG            Trigger a sample to be produced
    OUT             Current sample
    TABLE           Table of positions to be output
    TABLE_STATUS    Table status

PCOMP       Position compare
    START           Pulse start position value
    STEP            Pulse step value
    WIDTH           Pulse width value
    PNUM            Pulse number to be generated
    RELATIVE        Relative position compare enable
    DIR             Direction of crossing
    DELTAP          Position offset before START condition can be met
    USE_TABLE       Relative position compare LUT mode
    ENABLE          Reset on falling edge, enable on rising
    INP             Position data from position-data bus
    ACTIVE          Active output is high while block is in operation
    OUT             Output pulse
    ERROR           True if pulse is initiated after at least two compare ponts
    TABLE           Table of points to use instead of START/STEP/WIDTH
    TABLE_STATUS    Table status

ADC         Analogue inputs
    OUT             Current value

PCAP        Position capture control
    ENABLE          Data capture enable
    GATE            Data capture gate
    CAPTURE         Data capture event
    CAPTURE_EDGE    Data capture event edge
    SHIFT_SUM       Readout shift on accumulator
    HEALTH          Data capture status
    ACTIVE          Data capture in progress

    TS_START        Timestamp of first sample in capture frame
    TS_END          Timestamp of last sample in capture frame
    TS_CAPTURE      Timestamp of capture trigger
    SAMPLES         Number of samples in capture frame

    BITS0           Quadrant 0 of bit_bus
    BITS1           Quadrant 1 of bit_bus
    BITS2           Quadrant 2 of bit_bus
    BITS3           Quadrant 3 of bit_bus

BITS        Soft inputs and constant bits
    A               The value that output A should take
    B               The value that output B should take
    C               The value that output C should take
    D               The value that output D should take
    OUTA            The value of A on the bit bus
    OUTB            The value of B on the bit bus
    OUTC            The value of C on the bit bus
    OUTD            The value of D on the bit bus

CLOCKS      Configurable clocks
    A_PERIOD        Period of clock A output
    B_PERIOD        Period of clock B output
    C_PERIOD        Period of clock C output
    D_PERIOD        Period of clock D output
    OUTA            Clock A output
    OUTB            Clock B output
    OUTC            Clock C output
    OUTD            Clock D output

SLOW        Slow control FPGA
    TEMP_PSU        On-board temperature [Power Supply]
    TEMP_SFP        On-board temperature [SFP]
    TEMP_ENC_L      On-board temperature [Left Encoder]
    TEMP_PICO       On-board temperature [Picozed]
    TEMP_ENC_R      On-board temperature [Right Encoder]
    ALIM_12V0       On-board voltage sensor values
    PICO_5V0        On-board voltage sensor values
    IO_5V0          On-board voltage sensor values
    SFP_3V3         On-board voltage sensor values
    FMC_15VN        On-board voltage sensor values
    FMC_15VP        On-board voltage sensor values
    ENC_24V         On-board voltage sensor values
    FMC_12V         On-board voltage sensor values

FMC         FMC Block Status
    FMC_PRSNT       FMC present
    LINK_UP         GTX link status
    ERROR_COUNT     GTX loopback
    LA_P_ERROR      LA_P loopback status
    LA_N_ERROR      LA_N loopback status
    GTREFCLK        GT Ref clock freq
    FMC_CLK0        FMC CLK0 clock freq
    FMC_CLK1        FMC CLK1 clock freq
    SOFT_RESET      GTX Soft Reset
    EXT_CLK         External clock freq
    LOOP_PERIOD     Loopback toggle period for IO

SFP         SFP Block Status
    LINK1_UP        GTX-1 link status
    ERROR1_COUNT    GTX-1 loopback
    LINK2_UP        GTX-2 link status
    ERROR2_COUNT    GTX-2 loopback
    LINK3_UP        GTX-3 link status
    ERROR3_COUNT    GTX-3 loopback
    SFP_CLK1        SFP1 CLK clock freq
    SFP_CLK2        SFP2 CLK clock freq
    SFP_CLK3        SFP3 CLK clock freq
    SOFT_RESET      GTX Soft Reset

SYSTEM          System control FPGA
    TEMP_PSU        On-board temperature [Power Supply]
    TEMP_ZYNQ       On-board zynq temperature
    VCCINT          On-board voltage sensor
