{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1599644596469 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1599644596470 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 09 18:43:16 2020 " "Processing started: Wed Sep 09 18:43:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1599644596470 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644596470 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off kyogenrv_top -c kyogenrv_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off kyogenrv_top -c kyogenrv_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644596470 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1599644597131 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "kyogenrv_fpga.qsys " "Elaborating Platform Designer system entity \"kyogenrv_fpga.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599644607364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.09.18:43:32 Progress: Loading fpga/kyogenrv_fpga.qsys " "2020.09.09.18:43:32 Progress: Loading fpga/kyogenrv_fpga.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644612075 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.09.18:43:32 Progress: Reading input file " "2020.09.09.18:43:32 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644612807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.09.18:43:32 Progress: Adding KyogenRV_0 \[KyogenRV 20.1\] " "2020.09.09.18:43:32 Progress: Adding KyogenRV_0 \[KyogenRV 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644612896 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.09.18:43:33 Progress: Parameterizing module KyogenRV_0 " "2020.09.09.18:43:33 Progress: Parameterizing module KyogenRV_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644613771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.09.18:43:33 Progress: Adding clk_0 \[clock_source 20.1\] " "2020.09.09.18:43:33 Progress: Adding clk_0 \[clock_source 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644613774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.09.18:43:33 Progress: Parameterizing module clk_0 " "2020.09.09.18:43:33 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644613919 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.09.18:43:33 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 20.1\] " "2020.09.09.18:43:33 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644613920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.09.18:43:33 Progress: Parameterizing module onchip_memory2_0 " "2020.09.09.18:43:33 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644613966 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.09.18:43:33 Progress: Adding pio_0 \[altera_avalon_pio 20.1\] " "2020.09.09.18:43:33 Progress: Adding pio_0 \[altera_avalon_pio 20.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644613968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.09.18:43:33 Progress: Parameterizing module pio_0 " "2020.09.09.18:43:33 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644613994 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.09.18:43:33 Progress: Building connections " "2020.09.09.18:43:33 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644613995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.09.18:43:34 Progress: Parameterizing connections " "2020.09.09.18:43:34 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644614049 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.09.18:43:34 Progress: Validating " "2020.09.09.18:43:34 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644614051 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.09.18:43:34 Progress: Done reading input file " "2020.09.09.18:43:34 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644614664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Kyogenrv_fpga: Generating kyogenrv_fpga \"kyogenrv_fpga\" for QUARTUS_SYNTH " "Kyogenrv_fpga: Generating kyogenrv_fpga \"kyogenrv_fpga\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644616017 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "KyogenRV_0: \"kyogenrv_fpga\" instantiated KyogenRV \"KyogenRV_0\" " "KyogenRV_0: \"kyogenrv_fpga\" instantiated KyogenRV \"KyogenRV_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644620277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'kyogenrv_fpga_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'kyogenrv_fpga_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644620295 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=kyogenrv_fpga_onchip_memory2_0 --dir=C:/Users/lynxe/AppData/Local/Temp/alt8514_183530614886759579.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/lynxe/AppData/Local/Temp/alt8514_183530614886759579.dir/0003_onchip_memory2_0_gen//kyogenrv_fpga_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=kyogenrv_fpga_onchip_memory2_0 --dir=C:/Users/lynxe/AppData/Local/Temp/alt8514_183530614886759579.dir/0003_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/lynxe/AppData/Local/Temp/alt8514_183530614886759579.dir/0003_onchip_memory2_0_gen//kyogenrv_fpga_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644620296 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'kyogenrv_fpga_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'kyogenrv_fpga_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644620602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"kyogenrv_fpga\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"kyogenrv_fpga\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644620610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'kyogenrv_fpga_pio_0' " "Pio_0: Starting RTL generation for module 'kyogenrv_fpga_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644620618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=kyogenrv_fpga_pio_0 --dir=C:/Users/lynxe/AppData/Local/Temp/alt8514_183530614886759579.dir/0004_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/lynxe/AppData/Local/Temp/alt8514_183530614886759579.dir/0004_pio_0_gen//kyogenrv_fpga_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=kyogenrv_fpga_pio_0 --dir=C:/Users/lynxe/AppData/Local/Temp/alt8514_183530614886759579.dir/0004_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/lynxe/AppData/Local/Temp/alt8514_183530614886759579.dir/0004_pio_0_gen//kyogenrv_fpga_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644620618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'kyogenrv_fpga_pio_0' " "Pio_0: Done RTL generation for module 'kyogenrv_fpga_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644620873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"kyogenrv_fpga\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"kyogenrv_fpga\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644620878 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644623583 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644624035 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"kyogenrv_fpga\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"kyogenrv_fpga\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644625475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"kyogenrv_fpga\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"kyogenrv_fpga\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644625484 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "KyogenRV_0_avalon_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"KyogenRV_0_avalon_data_master_translator\" " "KyogenRV_0_avalon_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"KyogenRV_0_avalon_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644625490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"pio_0_s1_translator\" " "Pio_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"pio_0_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644625494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "KyogenRV_0_avalon_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"KyogenRV_0_avalon_data_master_agent\" " "KyogenRV_0_avalon_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"KyogenRV_0_avalon_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644625499 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"pio_0_s1_agent\" " "Pio_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"pio_0_s1_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644625505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"pio_0_s1_agent_rsp_fifo\" " "Pio_0_s1_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"pio_0_s1_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644625511 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644625548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644625594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644625615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644625656 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "KyogenRV_0_avalon_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"KyogenRV_0_avalon_data_master_limiter\" " "KyogenRV_0_avalon_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"KyogenRV_0_avalon_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644625662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644625669 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644625683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644625695 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644625731 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644625758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644625760 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644625767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644625798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644625800 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644625838 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644625840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644626717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644626725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Kyogenrv_fpga: Done \"kyogenrv_fpga\" with 25 modules, 32 files " "Kyogenrv_fpga: Done \"kyogenrv_fpga\" with 25 modules, 32 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644626727 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "kyogenrv_fpga.qsys " "Finished elaborating Platform Designer system entity \"kyogenrv_fpga.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599644627663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kyogenrv_fpga_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file kyogenrv_fpga_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kyogenrv_fpga_top " "Found entity 1: kyogenrv_fpga_top" {  } { { "kyogenrv_fpga_top.sv" "" { Text "C:/RISCV/kyogenrv/fpga/kyogenrv_fpga_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644627737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644627737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/RISCV/kyogenrv/fpga/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644627739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644627739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kyogenrv_fpga/kyogenrv_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kyogenrv_fpga/kyogenrv_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 kyogenrv_fpga " "Found entity 1: kyogenrv_fpga" {  } { { "db/ip/kyogenrv_fpga/kyogenrv_fpga.v" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/kyogenrv_fpga.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644627743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644627743 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "kyogenrvcpu.v(2038) " "Verilog HDL Event Control warning at kyogenrvcpu.v(2038): Event Control contains a complex event expression" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrvcpu.v" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrvcpu.v" 2038 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Analysis & Synthesis" 0 -1 1599644627752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kyogenrv_fpga/submodules/kyogenrvcpu.v 4 4 " "Found 4 design units, including 4 entities, in source file db/ip/kyogenrv_fpga/submodules/kyogenrvcpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 IDModule " "Found entity 1: IDModule" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrvcpu.v" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrvcpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644627756 ""} { "Info" "ISGN_ENTITY_NAME" "2 CSR " "Found entity 2: CSR" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrvcpu.v" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrvcpu.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644627756 ""} { "Info" "ISGN_ENTITY_NAME" "3 ALU " "Found entity 3: ALU" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrvcpu.v" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrvcpu.v" 907 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644627756 ""} { "Info" "ISGN_ENTITY_NAME" "4 KyogenRVCpu " "Found entity 4: KyogenRVCpu" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrvcpu.v" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrvcpu.v" 1008 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644627756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644627756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kyogenrv_fpga/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kyogenrv_fpga/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/kyogenrv_fpga/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644627759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644627759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kyogenrv_fpga/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kyogenrv_fpga/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/kyogenrv_fpga/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644627763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644627763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kyogenrv_fpga/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/kyogenrv_fpga/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/kyogenrv_fpga/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644627765 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/kyogenrv_fpga/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644627765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644627765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kyogenrv_fpga/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kyogenrv_fpga/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/kyogenrv_fpga/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644627768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644627768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kyogenrv_fpga/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kyogenrv_fpga/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/kyogenrv_fpga/submodules/altera_merlin_master_agent.sv" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644627771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644627771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kyogenrv_fpga/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kyogenrv_fpga/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/kyogenrv_fpga/submodules/altera_merlin_master_translator.sv" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644627775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644627775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kyogenrv_fpga/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/kyogenrv_fpga/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/kyogenrv_fpga/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644627779 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/kyogenrv_fpga/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644627779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644627779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kyogenrv_fpga/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kyogenrv_fpga/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/kyogenrv_fpga/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644627784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644627784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kyogenrv_fpga/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kyogenrv_fpga/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/kyogenrv_fpga/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644627788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644627788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kyogenrv_fpga/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kyogenrv_fpga/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/kyogenrv_fpga/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644627792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644627792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kyogenrv_fpga/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kyogenrv_fpga/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/kyogenrv_fpga/submodules/altera_reset_controller.v" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644627796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644627796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kyogenrv_fpga/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kyogenrv_fpga/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/kyogenrv_fpga/submodules/altera_reset_synchronizer.v" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644627799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644627799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_avalonmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_avalonmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kyogenrv_fpga_avalonMM " "Found entity 1: kyogenrv_fpga_avalonMM" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_avalonmm.sv" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_avalonmm.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644627802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644627802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 kyogenrv_fpga_mm_interconnect_0 " "Found entity 1: kyogenrv_fpga_mm_interconnect_0" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0.v" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644627809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644627809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 kyogenrv_fpga_mm_interconnect_0_avalon_st_adapter " "Found entity 1: kyogenrv_fpga_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644627813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644627813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kyogenrv_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: kyogenrv_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644627816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644627816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kyogenrv_fpga_mm_interconnect_0_cmd_demux " "Found entity 1: kyogenrv_fpga_mm_interconnect_0_cmd_demux" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644627818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644627818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kyogenrv_fpga_mm_interconnect_0_cmd_demux_001 " "Found entity 1: kyogenrv_fpga_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644627821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644627821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kyogenrv_fpga_mm_interconnect_0_cmd_mux " "Found entity 1: kyogenrv_fpga_mm_interconnect_0_cmd_mux" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644627824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644627824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kyogenrv_fpga_mm_interconnect_0_cmd_mux_001 " "Found entity 1: kyogenrv_fpga_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644627826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644627826 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel kyogenrv_fpga_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at kyogenrv_fpga_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_router.sv" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599644627829 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel kyogenrv_fpga_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at kyogenrv_fpga_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_router.sv" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599644627829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kyogenrv_fpga_mm_interconnect_0_router_default_decode " "Found entity 1: kyogenrv_fpga_mm_interconnect_0_router_default_decode" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_router.sv" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644627830 ""} { "Info" "ISGN_ENTITY_NAME" "2 kyogenrv_fpga_mm_interconnect_0_router " "Found entity 2: kyogenrv_fpga_mm_interconnect_0_router" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_router.sv" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644627830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644627830 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel kyogenrv_fpga_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at kyogenrv_fpga_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_router_001.sv" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599644627832 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel kyogenrv_fpga_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at kyogenrv_fpga_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_router_001.sv" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599644627832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kyogenrv_fpga_mm_interconnect_0_router_001_default_decode " "Found entity 1: kyogenrv_fpga_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_router_001.sv" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644627833 ""} { "Info" "ISGN_ENTITY_NAME" "2 kyogenrv_fpga_mm_interconnect_0_router_001 " "Found entity 2: kyogenrv_fpga_mm_interconnect_0_router_001" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_router_001.sv" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644627833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644627833 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel kyogenrv_fpga_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at kyogenrv_fpga_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_router_002.sv" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599644627836 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel kyogenrv_fpga_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at kyogenrv_fpga_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_router_002.sv" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599644627836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kyogenrv_fpga_mm_interconnect_0_router_002_default_decode " "Found entity 1: kyogenrv_fpga_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_router_002.sv" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644627837 ""} { "Info" "ISGN_ENTITY_NAME" "2 kyogenrv_fpga_mm_interconnect_0_router_002 " "Found entity 2: kyogenrv_fpga_mm_interconnect_0_router_002" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_router_002.sv" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644627837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644627837 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel kyogenrv_fpga_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at kyogenrv_fpga_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_router_003.sv" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599644627839 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel kyogenrv_fpga_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at kyogenrv_fpga_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_router_003.sv" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599644627839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kyogenrv_fpga_mm_interconnect_0_router_003_default_decode " "Found entity 1: kyogenrv_fpga_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_router_003.sv" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644627841 ""} { "Info" "ISGN_ENTITY_NAME" "2 kyogenrv_fpga_mm_interconnect_0_router_003 " "Found entity 2: kyogenrv_fpga_mm_interconnect_0_router_003" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_router_003.sv" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644627841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644627841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kyogenrv_fpga_mm_interconnect_0_rsp_demux_001 " "Found entity 1: kyogenrv_fpga_mm_interconnect_0_rsp_demux_001" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644627844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644627844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kyogenrv_fpga_mm_interconnect_0_rsp_mux " "Found entity 1: kyogenrv_fpga_mm_interconnect_0_rsp_mux" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644627848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644627848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 kyogenrv_fpga_mm_interconnect_0_rsp_mux_001 " "Found entity 1: kyogenrv_fpga_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644627851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644627851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 kyogenrv_fpga_onchip_memory2_0 " "Found entity 1: kyogenrv_fpga_onchip_memory2_0" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_onchip_memory2_0.v" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644627854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644627854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 kyogenrv_fpga_pio_0 " "Found entity 1: kyogenrv_fpga_pio_0" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_pio_0.v" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644627856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644627856 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "kyogenrv_fpga_top " "Elaborating entity \"kyogenrv_fpga_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1599644628048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll0 " "Elaborating entity \"pll\" for hierarchy \"pll:pll0\"" {  } { { "kyogenrv_fpga_top.sv" "pll0" { Text "C:/RISCV/kyogenrv/fpga/kyogenrv_fpga_top.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599644628067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll0\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/RISCV/kyogenrv/fpga/pll.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599644628121 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll0\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll0\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/RISCV/kyogenrv/fpga/pll.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599644628140 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll0\|altpll:altpll_component " "Instantiated megafunction \"pll:pll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644628141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644628141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644628141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644628141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644628141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644628141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 41666 " "Parameter \"inclk0_input_frequency\" = \"41666\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644628141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644628141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644628141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644628141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644628141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644628141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644628141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644628141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644628141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644628141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644628141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644628141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644628141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644628141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644628141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644628141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644628141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644628141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644628141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644628141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644628141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644628141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644628141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644628141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644628141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644628141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644628141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644628141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644628141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644628141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644628141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644628141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644628141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644628141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644628141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644628141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644628141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644628141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644628141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644628141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644628141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644628141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644628141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644628141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644628141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644628141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644628141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644628141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644628141 ""}  } { { "pll.v" "" { Text "C:/RISCV/kyogenrv/fpga/pll.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599644628141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/RISCV/kyogenrv/fpga/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644628203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644628203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll0\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599644628203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kyogenrv_fpga kyogenrv_fpga:u0 " "Elaborating entity \"kyogenrv_fpga\" for hierarchy \"kyogenrv_fpga:u0\"" {  } { { "kyogenrv_fpga_top.sv" "u0" { Text "C:/RISCV/kyogenrv/fpga/kyogenrv_fpga_top.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599644628214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kyogenrv_fpga_avalonMM kyogenrv_fpga:u0\|kyogenrv_fpga_avalonMM:kyogenrv_0 " "Elaborating entity \"kyogenrv_fpga_avalonMM\" for hierarchy \"kyogenrv_fpga:u0\|kyogenrv_fpga_avalonMM:kyogenrv_0\"" {  } { { "db/ip/kyogenrv_fpga/kyogenrv_fpga.v" "kyogenrv_0" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/kyogenrv_fpga.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599644628235 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ex_pc_addr kyogenrv_fpga_avalonmm.sv(34) " "Output port \"ex_pc_addr\" at kyogenrv_fpga_avalonmm.sv(34) has no driver" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_avalonmm.sv" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_avalonmm.sv" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1599644628240 "|kyogenrv_fpga_top|kyogenrv_fpga:u0|kyogenrv_fpga_avalonMM:kyogenrv_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KyogenRVCpu kyogenrv_fpga:u0\|kyogenrv_fpga_avalonMM:kyogenrv_0\|KyogenRVCpu:krv " "Elaborating entity \"KyogenRVCpu\" for hierarchy \"kyogenrv_fpga:u0\|kyogenrv_fpga_avalonMM:kyogenrv_0\|KyogenRVCpu:krv\"" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_avalonmm.sv" "krv" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_avalonmm.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599644628253 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_T_3552__T_3895_data kyogenrvcpu.v(1129) " "Verilog HDL or VHDL warning at kyogenrvcpu.v(1129): object \"_T_3552__T_3895_data\" assigned a value but never read" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrvcpu.v" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrvcpu.v" 1129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599644628259 "|kyogenrv_fpga_top|kyogenrv_fpga:u0|kyogenrv_fpga_avalonMM:kyogenrv_0|KyogenRVCpu:krv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDModule kyogenrv_fpga:u0\|kyogenrv_fpga_avalonMM:kyogenrv_0\|KyogenRVCpu:krv\|IDModule:idm " "Elaborating entity \"IDModule\" for hierarchy \"kyogenrv_fpga:u0\|kyogenrv_fpga_avalonMM:kyogenrv_0\|KyogenRVCpu:krv\|IDModule:idm\"" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrvcpu.v" "idm" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrvcpu.v" 1777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599644628787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSR kyogenrv_fpga:u0\|kyogenrv_fpga_avalonMM:kyogenrv_0\|KyogenRVCpu:krv\|CSR:csr " "Elaborating entity \"CSR\" for hierarchy \"kyogenrv_fpga:u0\|kyogenrv_fpga_avalonMM:kyogenrv_0\|KyogenRVCpu:krv\|CSR:csr\"" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrvcpu.v" "csr" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrvcpu.v" 1801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599644628795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU kyogenrv_fpga:u0\|kyogenrv_fpga_avalonMM:kyogenrv_0\|KyogenRVCpu:krv\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"kyogenrv_fpga:u0\|kyogenrv_fpga_avalonMM:kyogenrv_0\|KyogenRVCpu:krv\|ALU:alu\"" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrvcpu.v" "alu" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrvcpu.v" 1808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599644629014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kyogenrv_fpga_onchip_memory2_0 kyogenrv_fpga:u0\|kyogenrv_fpga_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"kyogenrv_fpga_onchip_memory2_0\" for hierarchy \"kyogenrv_fpga:u0\|kyogenrv_fpga_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/kyogenrv_fpga/kyogenrv_fpga.v" "onchip_memory2_0" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/kyogenrv_fpga.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599644629050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram kyogenrv_fpga:u0\|kyogenrv_fpga_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"kyogenrv_fpga:u0\|kyogenrv_fpga_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_onchip_memory2_0.v" "the_altsyncram" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599644629112 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kyogenrv_fpga:u0\|kyogenrv_fpga_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"kyogenrv_fpga:u0\|kyogenrv_fpga_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_onchip_memory2_0.v" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599644629131 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kyogenrv_fpga:u0\|kyogenrv_fpga_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"kyogenrv_fpga:u0\|kyogenrv_fpga_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644629131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:/RISCV/kyogenrv/fpga/kyogenrv_top.hex " "Parameter \"init_file\" = \"C:/RISCV/kyogenrv/fpga/kyogenrv_top.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644629131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644629131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644629131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644629131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644629131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644629131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644629131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644629131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644629131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644629131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644629131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644629131 ""}  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_onchip_memory2_0.v" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599644629131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_63i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_63i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_63i1 " "Found entity 1: altsyncram_63i1" {  } { { "db/altsyncram_63i1.tdf" "" { Text "C:/RISCV/kyogenrv/fpga/db/altsyncram_63i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644629190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644629190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_63i1 kyogenrv_fpga:u0\|kyogenrv_fpga_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_63i1:auto_generated " "Elaborating entity \"altsyncram_63i1\" for hierarchy \"kyogenrv_fpga:u0\|kyogenrv_fpga_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_63i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599644629191 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 1024 C:/RISCV/kyogenrv/fpga/kyogenrv_top.hex " "Memory depth (8192) in the design file differs from memory depth (1024) in the Memory Initialization File \"C:/RISCV/kyogenrv/fpga/kyogenrv_top.hex\" -- setting initial value for remaining addresses to 0" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_onchip_memory2_0.v" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_onchip_memory2_0.v" 69 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1599644629201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kyogenrv_fpga_pio_0 kyogenrv_fpga:u0\|kyogenrv_fpga_pio_0:pio_0 " "Elaborating entity \"kyogenrv_fpga_pio_0\" for hierarchy \"kyogenrv_fpga:u0\|kyogenrv_fpga_pio_0:pio_0\"" {  } { { "db/ip/kyogenrv_fpga/kyogenrv_fpga.v" "pio_0" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/kyogenrv_fpga.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599644629244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kyogenrv_fpga_mm_interconnect_0 kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"kyogenrv_fpga_mm_interconnect_0\" for hierarchy \"kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/kyogenrv_fpga/kyogenrv_fpga.v" "mm_interconnect_0" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/kyogenrv_fpga.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599644629258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:kyogenrv_0_avalon_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:kyogenrv_0_avalon_data_master_translator\"" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0.v" "kyogenrv_0_avalon_data_master_translator" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599644629382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0.v" "pio_0_s1_translator" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599644629402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0.v" 483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599644629423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:kyogenrv_0_avalon_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:kyogenrv_0_avalon_data_master_agent\"" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0.v" "kyogenrv_0_avalon_data_master_agent" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599644629443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:kyogenrv_0_avalon_inst_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:kyogenrv_0_avalon_inst_master_agent\"" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0.v" "kyogenrv_0_avalon_inst_master_agent" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0.v" 645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599644629463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent\"" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0.v" "pio_0_s1_agent" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0.v" 729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599644629479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/kyogenrv_fpga/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599644629504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo\"" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0.v" "pio_0_s1_agent_rsp_fifo" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0.v" 770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599644629527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kyogenrv_fpga_mm_interconnect_0_router kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|kyogenrv_fpga_mm_interconnect_0_router:router " "Elaborating entity \"kyogenrv_fpga_mm_interconnect_0_router\" for hierarchy \"kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|kyogenrv_fpga_mm_interconnect_0_router:router\"" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0.v" "router" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0.v" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599644629581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kyogenrv_fpga_mm_interconnect_0_router_default_decode kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|kyogenrv_fpga_mm_interconnect_0_router:router\|kyogenrv_fpga_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"kyogenrv_fpga_mm_interconnect_0_router_default_decode\" for hierarchy \"kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|kyogenrv_fpga_mm_interconnect_0_router:router\|kyogenrv_fpga_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599644629603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kyogenrv_fpga_mm_interconnect_0_router_001 kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|kyogenrv_fpga_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"kyogenrv_fpga_mm_interconnect_0_router_001\" for hierarchy \"kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|kyogenrv_fpga_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0.v" "router_001" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0.v" 927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599644629611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kyogenrv_fpga_mm_interconnect_0_router_001_default_decode kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|kyogenrv_fpga_mm_interconnect_0_router_001:router_001\|kyogenrv_fpga_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"kyogenrv_fpga_mm_interconnect_0_router_001_default_decode\" for hierarchy \"kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|kyogenrv_fpga_mm_interconnect_0_router_001:router_001\|kyogenrv_fpga_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_router_001.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599644629632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kyogenrv_fpga_mm_interconnect_0_router_002 kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|kyogenrv_fpga_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"kyogenrv_fpga_mm_interconnect_0_router_002\" for hierarchy \"kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|kyogenrv_fpga_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0.v" "router_002" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0.v" 943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599644629640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kyogenrv_fpga_mm_interconnect_0_router_002_default_decode kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|kyogenrv_fpga_mm_interconnect_0_router_002:router_002\|kyogenrv_fpga_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"kyogenrv_fpga_mm_interconnect_0_router_002_default_decode\" for hierarchy \"kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|kyogenrv_fpga_mm_interconnect_0_router_002:router_002\|kyogenrv_fpga_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599644629653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kyogenrv_fpga_mm_interconnect_0_router_003 kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|kyogenrv_fpga_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"kyogenrv_fpga_mm_interconnect_0_router_003\" for hierarchy \"kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|kyogenrv_fpga_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0.v" "router_003" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0.v" 959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599644629661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kyogenrv_fpga_mm_interconnect_0_router_003_default_decode kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|kyogenrv_fpga_mm_interconnect_0_router_003:router_003\|kyogenrv_fpga_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"kyogenrv_fpga_mm_interconnect_0_router_003_default_decode\" for hierarchy \"kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|kyogenrv_fpga_mm_interconnect_0_router_003:router_003\|kyogenrv_fpga_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599644629674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:kyogenrv_0_avalon_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:kyogenrv_0_avalon_data_master_limiter\"" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0.v" "kyogenrv_0_avalon_data_master_limiter" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0.v" 1009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599644629685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kyogenrv_fpga_mm_interconnect_0_cmd_demux kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|kyogenrv_fpga_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"kyogenrv_fpga_mm_interconnect_0_cmd_demux\" for hierarchy \"kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|kyogenrv_fpga_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0.v" "cmd_demux" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0.v" 1032 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599644629706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kyogenrv_fpga_mm_interconnect_0_cmd_demux_001 kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|kyogenrv_fpga_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"kyogenrv_fpga_mm_interconnect_0_cmd_demux_001\" for hierarchy \"kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|kyogenrv_fpga_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0.v" 1049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599644629721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kyogenrv_fpga_mm_interconnect_0_cmd_mux kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|kyogenrv_fpga_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"kyogenrv_fpga_mm_interconnect_0_cmd_mux\" for hierarchy \"kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|kyogenrv_fpga_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0.v" "cmd_mux" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0.v" 1066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599644629735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kyogenrv_fpga_mm_interconnect_0_cmd_mux_001 kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|kyogenrv_fpga_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"kyogenrv_fpga_mm_interconnect_0_cmd_mux_001\" for hierarchy \"kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|kyogenrv_fpga_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0.v" 1089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599644629746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|kyogenrv_fpga_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|kyogenrv_fpga_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599644629767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|kyogenrv_fpga_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|kyogenrv_fpga_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/kyogenrv_fpga/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599644629777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kyogenrv_fpga_mm_interconnect_0_rsp_demux_001 kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|kyogenrv_fpga_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"kyogenrv_fpga_mm_interconnect_0_rsp_demux_001\" for hierarchy \"kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|kyogenrv_fpga_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0.v" 1129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599644629788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kyogenrv_fpga_mm_interconnect_0_rsp_mux kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|kyogenrv_fpga_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"kyogenrv_fpga_mm_interconnect_0_rsp_mux\" for hierarchy \"kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|kyogenrv_fpga_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0.v" "rsp_mux" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0.v" 1152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599644629804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|kyogenrv_fpga_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|kyogenrv_fpga_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599644629824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kyogenrv_fpga_mm_interconnect_0_rsp_mux_001 kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|kyogenrv_fpga_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"kyogenrv_fpga_mm_interconnect_0_rsp_mux_001\" for hierarchy \"kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|kyogenrv_fpga_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0.v" 1169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599644629834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kyogenrv_fpga_mm_interconnect_0_avalon_st_adapter kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|kyogenrv_fpga_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"kyogenrv_fpga_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|kyogenrv_fpga_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0.v" 1198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599644629846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kyogenrv_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0 kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|kyogenrv_fpga_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|kyogenrv_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"kyogenrv_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"kyogenrv_fpga:u0\|kyogenrv_fpga_mm_interconnect_0:mm_interconnect_0\|kyogenrv_fpga_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|kyogenrv_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599644629857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller kyogenrv_fpga:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"kyogenrv_fpga:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/kyogenrv_fpga/kyogenrv_fpga.v" "rst_controller" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/kyogenrv_fpga.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599644629870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer kyogenrv_fpga:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"kyogenrv_fpga:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/kyogenrv_fpga/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599644629882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer kyogenrv_fpga:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"kyogenrv_fpga:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/kyogenrv_fpga/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599644629893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nd24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nd24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nd24 " "Found entity 1: altsyncram_nd24" {  } { { "db/altsyncram_nd24.tdf" "" { Text "C:/RISCV/kyogenrv/fpga/db/altsyncram_nd24.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644633936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644633936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_isc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_isc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_isc " "Found entity 1: mux_isc" {  } { { "db/mux_isc.tdf" "" { Text "C:/RISCV/kyogenrv/fpga/db/mux_isc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644634211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644634211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_6vf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_6vf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_6vf " "Found entity 1: decode_6vf" {  } { { "db/decode_6vf.tdf" "" { Text "C:/RISCV/kyogenrv/fpga/db/decode_6vf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644634322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644634322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3ii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3ii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3ii " "Found entity 1: cntr_3ii" {  } { { "db/cntr_3ii.tdf" "" { Text "C:/RISCV/kyogenrv/fpga/db/cntr_3ii.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644634469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644634469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/RISCV/kyogenrv/fpga/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644634533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644634533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_19j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_19j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_19j " "Found entity 1: cntr_19j" {  } { { "db/cntr_19j.tdf" "" { Text "C:/RISCV/kyogenrv/fpga/db/cntr_19j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644634623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644634623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5gi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5gi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5gi " "Found entity 1: cntr_5gi" {  } { { "db/cntr_5gi.tdf" "" { Text "C:/RISCV/kyogenrv/fpga/db/cntr_5gi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644634743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644634743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_kgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_kgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_kgc " "Found entity 1: cmpr_kgc" {  } { { "db/cmpr_kgc.tdf" "" { Text "C:/RISCV/kyogenrv/fpga/db/cmpr_kgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644634809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644634809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r2j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r2j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r2j " "Found entity 1: cntr_r2j" {  } { { "db/cntr_r2j.tdf" "" { Text "C:/RISCV/kyogenrv/fpga/db/cntr_r2j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644634901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644634901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ggc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ggc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ggc " "Found entity 1: cmpr_ggc" {  } { { "db/cmpr_ggc.tdf" "" { Text "C:/RISCV/kyogenrv/fpga/db/cmpr_ggc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644634966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644634966 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599644635569 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1599644635750 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.09.09.18:44:00 Progress: Loading sld88d93f77/alt_sld_fab_wrapper_hw.tcl " "2020.09.09.18:44:00 Progress: Loading sld88d93f77/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644640642 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644643408 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644643532 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644646720 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644646824 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644646930 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644647059 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644647065 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644647066 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1599644647778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld88d93f77/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld88d93f77/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld88d93f77/alt_sld_fab.v" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/sld88d93f77/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644648022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644648022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld88d93f77/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld88d93f77/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld88d93f77/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/sld88d93f77/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644648092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644648092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld88d93f77/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld88d93f77/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld88d93f77/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/sld88d93f77/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644648096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644648096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld88d93f77/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld88d93f77/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld88d93f77/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/sld88d93f77/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644648162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644648162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld88d93f77/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld88d93f77/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld88d93f77/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/sld88d93f77/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644648242 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld88d93f77/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/sld88d93f77/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644648242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644648242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld88d93f77/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld88d93f77/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld88d93f77/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/sld88d93f77/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644648308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644648308 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "kyogenrv_fpga:u0\|kyogenrv_fpga_avalonMM:kyogenrv_0\|KyogenRVCpu:krv\|_T_3552_rtl_0 " "Inferred dual-clock RAM node \"kyogenrv_fpga:u0\|kyogenrv_fpga_avalonMM:kyogenrv_0\|KyogenRVCpu:krv\|_T_3552_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1599644654641 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "kyogenrv_fpga:u0\|kyogenrv_fpga_avalonMM:kyogenrv_0\|KyogenRVCpu:krv\|_T_3552_rtl_1 " "Inferred dual-clock RAM node \"kyogenrv_fpga:u0\|kyogenrv_fpga_avalonMM:kyogenrv_0\|KyogenRVCpu:krv\|_T_3552_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1599644654642 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599644655445 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "kyogenrv_fpga:u0\|kyogenrv_fpga_avalonMM:kyogenrv_0\|KyogenRVCpu:krv\|_T_3552_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"kyogenrv_fpga:u0\|kyogenrv_fpga_avalonMM:kyogenrv_0\|KyogenRVCpu:krv\|_T_3552_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599644660750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599644660750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599644660750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599644660750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599644660750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599644660750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599644660750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599644660750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599644660750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599644660750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599644660750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599644660750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599644660750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599644660750 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599644660750 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "kyogenrv_fpga:u0\|kyogenrv_fpga_avalonMM:kyogenrv_0\|KyogenRVCpu:krv\|_T_3552_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"kyogenrv_fpga:u0\|kyogenrv_fpga_avalonMM:kyogenrv_0\|KyogenRVCpu:krv\|_T_3552_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599644660750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599644660750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599644660750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599644660750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599644660750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599644660750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599644660750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599644660750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599644660750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599644660750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599644660750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599644660750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599644660750 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599644660750 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599644660750 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1599644660750 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kyogenrv_fpga:u0\|kyogenrv_fpga_avalonMM:kyogenrv_0\|KyogenRVCpu:krv\|altsyncram:_T_3552_rtl_0 " "Elaborated megafunction instantiation \"kyogenrv_fpga:u0\|kyogenrv_fpga_avalonMM:kyogenrv_0\|KyogenRVCpu:krv\|altsyncram:_T_3552_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599644660791 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kyogenrv_fpga:u0\|kyogenrv_fpga_avalonMM:kyogenrv_0\|KyogenRVCpu:krv\|altsyncram:_T_3552_rtl_0 " "Instantiated megafunction \"kyogenrv_fpga:u0\|kyogenrv_fpga_avalonMM:kyogenrv_0\|KyogenRVCpu:krv\|altsyncram:_T_3552_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644660791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644660791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644660791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644660791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644660791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644660791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644660791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644660791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644660791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644660791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644660791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644660791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644660791 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599644660791 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599644660791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dvc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dvc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dvc1 " "Found entity 1: altsyncram_dvc1" {  } { { "db/altsyncram_dvc1.tdf" "" { Text "C:/RISCV/kyogenrv/fpga/db/altsyncram_dvc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599644660852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644660852 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1599644661517 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/kyogenrv_fpga/submodules/altera_reset_synchronizer.v" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/kyogenrv_fpga/submodules/altera_merlin_master_agent.sv" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "db/ip/kyogenrv_fpga/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrv_fpga_mm_interconnect_0_cmd_mux_001.sv" 190 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1599644661729 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1599644661730 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "64 " "64 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599644670394 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "kyogenrv_fpga:u0\|kyogenrv_fpga_avalonMM:kyogenrv_0\|KyogenRVCpu:krv\|_T_3881\[0\]~0 " "Logic cell \"kyogenrv_fpga:u0\|kyogenrv_fpga_avalonMM:kyogenrv_0\|KyogenRVCpu:krv\|_T_3881\[0\]~0\"" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrvcpu.v" "_T_3881\[0\]~0" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrvcpu.v" 1766 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599644670427 ""} { "Info" "ISCL_SCL_CELL_NAME" "kyogenrv_fpga:u0\|kyogenrv_fpga_avalonMM:kyogenrv_0\|KyogenRVCpu:krv\|_T_3881\[1\]~38 " "Logic cell \"kyogenrv_fpga:u0\|kyogenrv_fpga_avalonMM:kyogenrv_0\|KyogenRVCpu:krv\|_T_3881\[1\]~38\"" {  } { { "db/ip/kyogenrv_fpga/submodules/kyogenrvcpu.v" "_T_3881\[1\]~38" { Text "C:/RISCV/kyogenrv/fpga/db/ip/kyogenrv_fpga/submodules/kyogenrvcpu.v" 1766 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599644670427 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1599644670427 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644670653 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1599644671318 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Analysis & Synthesis" 0 -1 1599644671318 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599644671318 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599644671318 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  41.666 CY10_CLK_24M " "  41.666 CY10_CLK_24M" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599644671318 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.833 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  20.833 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599644671318 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644671318 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644671504 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1599644671919 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644671925 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1599644672040 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644672047 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/RISCV/kyogenrv/fpga/output_files/kyogenrv_top.map.smsg " "Generated suppressed messages file C:/RISCV/kyogenrv/fpga/output_files/kyogenrv_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644672490 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 528 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 528 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1599644674141 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1599644674332 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599644674332 ""}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "6 " "Design contains 6 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pio\[2\] " "Pin \"pio\[2\]\" is virtual output pin" {  } { { "kyogenrv_fpga_top.sv" "" { Text "C:/RISCV/kyogenrv/fpga/kyogenrv_fpga_top.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1599644674904 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pio\[3\] " "Pin \"pio\[3\]\" is virtual output pin" {  } { { "kyogenrv_fpga_top.sv" "" { Text "C:/RISCV/kyogenrv/fpga/kyogenrv_fpga_top.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1599644674904 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pio\[4\] " "Pin \"pio\[4\]\" is virtual output pin" {  } { { "kyogenrv_fpga_top.sv" "" { Text "C:/RISCV/kyogenrv/fpga/kyogenrv_fpga_top.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1599644674904 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pio\[5\] " "Pin \"pio\[5\]\" is virtual output pin" {  } { { "kyogenrv_fpga_top.sv" "" { Text "C:/RISCV/kyogenrv/fpga/kyogenrv_fpga_top.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1599644674904 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pio\[6\] " "Pin \"pio\[6\]\" is virtual output pin" {  } { { "kyogenrv_fpga_top.sv" "" { Text "C:/RISCV/kyogenrv/fpga/kyogenrv_fpga_top.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1599644674904 ""} { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "pio\[7\] " "Pin \"pio\[7\]\" is virtual output pin" {  } { { "kyogenrv_fpga_top.sv" "" { Text "C:/RISCV/kyogenrv/fpga/kyogenrv_fpga_top.sv" 7 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Design Software" 0 -1 1599644674904 ""}  } {  } 0 15717 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "Analysis & Synthesis" 0 -1 1599644674904 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7553 " "Implemented 7553 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1599644675389 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1599644675389 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7280 " "Implemented 7280 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1599644675389 ""} { "Info" "ICUT_CUT_TM_RAMS" "263 " "Implemented 263 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1599644675389 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1599644675389 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1599644675389 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5018 " "Peak virtual memory: 5018 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599644675484 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 09 18:44:35 2020 " "Processing ended: Wed Sep 09 18:44:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599644675484 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:19 " "Elapsed time: 00:01:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599644675484 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:14 " "Total CPU time (on all processors): 00:02:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599644675484 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1599644675484 ""}
