Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Feb 28 17:57:34 2023
| Host         : DESKTOP-1UDCE0K running 64-bit major release  (build 9200)
| Command      : report_drc -file Radio_Top_Pynq_wrapper_drc_routed.rpt -pb Radio_Top_Pynq_wrapper_drc_routed.pb -rpx Radio_Top_Pynq_wrapper_drc_routed.rpx
| Design       : Radio_Top_Pynq_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 54
+-----------+----------+----------------------------+------------+
| Rule      | Severity | Description                | Violations |
+-----------+----------+----------------------------+------------+
| PDCN-1569 | Warning  | LUT equation term check    | 6          |
| PDRC-153  | Warning  | Gated clock check          | 27         |
| REQP-1839 | Warning  | RAMB36 async control check | 16         |
| REQP-1840 | Warning  | RAMB18 async control check | 1          |
| RTSTAT-10 | Warning  | No routable loads          | 1          |
| REQP-165  | Advisory | writefirst                 | 3          |
+-----------+----------+----------------------------+------------+

2. REPORT DETAILS
-----------------
PDCN-1569#1 Warning
LUT equation term check  
Used physical LUT pin 'A1' of cell Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A2)+((~A2)*(~A6)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#2 Warning
LUT equation term check  
Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A4*A5)+(A4*(~A5)*(~A1))+((~A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#3 Warning
LUT equation term check  
Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#4 Warning
LUT equation term check  
Used physical LUT pin 'A3' of cell Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A6)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#5 Warning
LUT equation term check  
Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A4*A5)+(A4*(~A5)*(~A1))+((~A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#6 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A6)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDRC-153#1 Warning
Gated clock check  
Net Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[0]_LDC_i_1/O, cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[10]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[10]_LDC_i_1/O, cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[11]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[11]_LDC_i_1/O, cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[12]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[12]_LDC_i_1/O, cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[13]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[13]_LDC_i_1/O, cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[14]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[14]_LDC_i_1/O, cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[15]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[15]_LDC_i_1/O, cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[16]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[16]_LDC_i_1/O, cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#9 Warning
Gated clock check  
Net Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[17]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[17]_LDC_i_1/O, cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#10 Warning
Gated clock check  
Net Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[18]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[18]_LDC_i_1/O, cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#11 Warning
Gated clock check  
Net Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[19]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[19]_LDC_i_1/O, cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#12 Warning
Gated clock check  
Net Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[1]_LDC_i_1/O, cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#13 Warning
Gated clock check  
Net Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[20]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[20]_LDC_i_1/O, cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#14 Warning
Gated clock check  
Net Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[21]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[21]_LDC_i_1/O, cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#15 Warning
Gated clock check  
Net Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[22]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[22]_LDC_i_1/O, cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#16 Warning
Gated clock check  
Net Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[23]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[23]_LDC_i_1/O, cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#17 Warning
Gated clock check  
Net Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[24]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[24]_LDC_i_1/O, cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#18 Warning
Gated clock check  
Net Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[25]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[25]_LDC_i_1/O, cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#19 Warning
Gated clock check  
Net Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[26]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[26]_LDC_i_1/O, cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#20 Warning
Gated clock check  
Net Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[2]_LDC_i_1/O, cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#21 Warning
Gated clock check  
Net Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[3]_LDC_i_1/O, cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#22 Warning
Gated clock check  
Net Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[4]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[4]_LDC_i_1/O, cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#23 Warning
Gated clock check  
Net Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[5]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[5]_LDC_i_1/O, cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#24 Warning
Gated clock check  
Net Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[6]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[6]_LDC_i_1/O, cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#25 Warning
Gated clock check  
Net Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[7]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[7]_LDC_i_1/O, cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#26 Warning
Gated clock check  
Net Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[8]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[8]_LDC_i_1/O, cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#27 Warning
Gated clock check  
Net Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[9]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[9]_LDC_i_1/O, cell Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/cycle_counter_reg[9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

REQP-1839#1 Warning
RAMB36 async control check  
The RAMB36E1 Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENBWREN (net: Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/w_axis_tready_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#2 Warning
RAMB36 async control check  
The RAMB36E1 Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENBWREN (net: Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/w_axis_tready_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#3 Warning
RAMB36 async control check  
The RAMB36E1 Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_10 has an input control pin Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_10/ENBWREN (net: Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/w_axis_tready_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#4 Warning
RAMB36 async control check  
The RAMB36E1 Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_11 has an input control pin Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_11/ENBWREN (net: Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/w_axis_tready_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#5 Warning
RAMB36 async control check  
The RAMB36E1 Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_12 has an input control pin Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_12/ENBWREN (net: Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/w_axis_tready_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#6 Warning
RAMB36 async control check  
The RAMB36E1 Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_13 has an input control pin Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_13/ENBWREN (net: Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/w_axis_tready_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#7 Warning
RAMB36 async control check  
The RAMB36E1 Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_14 has an input control pin Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_14/ENBWREN (net: Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/w_axis_tready_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#8 Warning
RAMB36 async control check  
The RAMB36E1 Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_15 has an input control pin Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_15/ENBWREN (net: Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/w_axis_tready_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#9 Warning
RAMB36 async control check  
The RAMB36E1 Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2 has an input control pin Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/ENBWREN (net: Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/w_axis_tready_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#10 Warning
RAMB36 async control check  
The RAMB36E1 Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3 has an input control pin Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/ENBWREN (net: Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/w_axis_tready_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#11 Warning
RAMB36 async control check  
The RAMB36E1 Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4 has an input control pin Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/ENBWREN (net: Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/w_axis_tready_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#12 Warning
RAMB36 async control check  
The RAMB36E1 Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5 has an input control pin Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5/ENBWREN (net: Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/w_axis_tready_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#13 Warning
RAMB36 async control check  
The RAMB36E1 Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6 has an input control pin Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6/ENBWREN (net: Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/w_axis_tready_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#14 Warning
RAMB36 async control check  
The RAMB36E1 Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7 has an input control pin Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7/ENBWREN (net: Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/w_axis_tready_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#15 Warning
RAMB36 async control check  
The RAMB36E1 Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_8 has an input control pin Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_8/ENBWREN (net: Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/w_axis_tready_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#16 Warning
RAMB36 async control check  
The RAMB36E1 Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_9 has an input control pin Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_9/ENBWREN (net: Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/w_axis_tready_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#1 Warning
RAMB18 async control check  
The RAMB18E1 Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_16 has an input control pin Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_16/ENBWREN (net: Radio_Top_Pynq_i/Transmit_Chain_0/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (Radio_Top_Pynq_i/Transmit_Chain_0/real_time_sampler_0/inst/w_axis_tready_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
58 net(s) have no routable loads. The problem bus(es) and/or net(s) are Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0],
Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0],
Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
Radio_Top_Pynq_i/PS_Zynq_0/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0],
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1],
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0],
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0],
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1],
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS,
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0],
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0],
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0]
 (the first 15 of 44 listed nets/buses).
Related violations: <none>

REQP-165#1 Advisory
writefirst  
Synchronous clocking is detected for BRAM (Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-165#2 Advisory
writefirst  
Synchronous clocking is detected for BRAM (Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>

REQP-165#3 Advisory
writefirst  
Synchronous clocking is detected for BRAM (Radio_Top_Pynq_i/Transmit_Chain_0/ifft/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
Related violations: <none>


