bb0
  0: StorageLive(_3)
    SourceInfo(regex-automata/src/util/wire.rs:667:5-667:36)
  1: StorageLive(_4)
    SourceInfo(regex-automata/src/util/wire.rs:667:18-667:30)
  2: StorageLive(_5)
    SourceInfo(regex-automata/src/util/wire.rs:667:18-667:21)
  3: _5 = &_1
    SourceInfo(regex-automata/src/util/wire.rs:667:18-667:21)
  Terminator {
      source_info: SourceInfo(regex-automata/src/util/wire.rs:667:18-667:30)
      kind: _4 = util::primitives::StateID::as_u32(move _5) -> [return: bb1, unwind: bb3]
  }
  preds []
  succs [bb1, bb3]

bb1
  0: StorageDead(_5)
    SourceInfo(regex-automata/src/util/wire.rs:667:29-667:30)
  1: StorageLive(_6)
    SourceInfo(regex-automata/src/util/wire.rs:667:32-667:35)
  2: _6 = &mut (*_2)
    SourceInfo(regex-automata/src/util/wire.rs:667:32-667:35)
  Terminator {
      source_info: SourceInfo(regex-automata/src/util/wire.rs:667:5-667:36)
      kind: _3 = <E as util::wire::Endian>::write_u32(move _4, move _6) -> [return: bb2, unwind: bb3]
  }
  preds [bb0]
  succs [bb2, bb3]

bb2
  0: StorageDead(_6)
    SourceInfo(regex-automata/src/util/wire.rs:667:35-667:36)
  1: StorageDead(_4)
    SourceInfo(regex-automata/src/util/wire.rs:667:35-667:36)
  2: StorageDead(_3)
    SourceInfo(regex-automata/src/util/wire.rs:667:36-667:37)
  3: _0 = const util::primitives::StateID::SIZE
    SourceInfo(regex-automata/src/util/wire.rs:668:5-668:18)
  Terminator {
      source_info: SourceInfo(regex-automata/src/util/wire.rs:669:2-669:2)
      kind: return
  }
  preds [bb1]
  succs []

bb3
  Terminator {
      source_info: SourceInfo(regex-automata/src/util/wire.rs:663:1-669:2)
      kind: resume
  }
  preds [bb0, bb1]
  succs []

