
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//bc_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401240 <.init>:
  401240:	stp	x29, x30, [sp, #-16]!
  401244:	mov	x29, sp
  401248:	bl	401640 <ferror@plt+0x60>
  40124c:	ldp	x29, x30, [sp], #16
  401250:	ret

Disassembly of section .plt:

0000000000401260 <memcpy@plt-0x20>:
  401260:	stp	x16, x30, [sp, #-16]!
  401264:	adrp	x16, 42b000 <ferror@plt+0x29a20>
  401268:	ldr	x17, [x16, #4088]
  40126c:	add	x16, x16, #0xff8
  401270:	br	x17
  401274:	nop
  401278:	nop
  40127c:	nop

0000000000401280 <memcpy@plt>:
  401280:	adrp	x16, 42c000 <ferror@plt+0x2aa20>
  401284:	ldr	x17, [x16]
  401288:	add	x16, x16, #0x0
  40128c:	br	x17

0000000000401290 <memmove@plt>:
  401290:	adrp	x16, 42c000 <ferror@plt+0x2aa20>
  401294:	ldr	x17, [x16, #8]
  401298:	add	x16, x16, #0x8
  40129c:	br	x17

00000000004012a0 <strlen@plt>:
  4012a0:	adrp	x16, 42c000 <ferror@plt+0x2aa20>
  4012a4:	ldr	x17, [x16, #16]
  4012a8:	add	x16, x16, #0x10
  4012ac:	br	x17

00000000004012b0 <fputs@plt>:
  4012b0:	adrp	x16, 42c000 <ferror@plt+0x2aa20>
  4012b4:	ldr	x17, [x16, #24]
  4012b8:	add	x16, x16, #0x18
  4012bc:	br	x17

00000000004012c0 <exit@plt>:
  4012c0:	adrp	x16, 42c000 <ferror@plt+0x2aa20>
  4012c4:	ldr	x17, [x16, #32]
  4012c8:	add	x16, x16, #0x20
  4012cc:	br	x17

00000000004012d0 <ftell@plt>:
  4012d0:	adrp	x16, 42c000 <ferror@plt+0x2aa20>
  4012d4:	ldr	x17, [x16, #40]
  4012d8:	add	x16, x16, #0x28
  4012dc:	br	x17

00000000004012e0 <fputc@plt>:
  4012e0:	adrp	x16, 42c000 <ferror@plt+0x2aa20>
  4012e4:	ldr	x17, [x16, #48]
  4012e8:	add	x16, x16, #0x30
  4012ec:	br	x17

00000000004012f0 <snprintf@plt>:
  4012f0:	adrp	x16, 42c000 <ferror@plt+0x2aa20>
  4012f4:	ldr	x17, [x16, #56]
  4012f8:	add	x16, x16, #0x38
  4012fc:	br	x17

0000000000401300 <tcgetattr@plt>:
  401300:	adrp	x16, 42c000 <ferror@plt+0x2aa20>
  401304:	ldr	x17, [x16, #64]
  401308:	add	x16, x16, #0x40
  40130c:	br	x17

0000000000401310 <fileno@plt>:
  401310:	adrp	x16, 42c000 <ferror@plt+0x2aa20>
  401314:	ldr	x17, [x16, #72]
  401318:	add	x16, x16, #0x48
  40131c:	br	x17

0000000000401320 <fclose@plt>:
  401320:	adrp	x16, 42c000 <ferror@plt+0x2aa20>
  401324:	ldr	x17, [x16, #80]
  401328:	add	x16, x16, #0x50
  40132c:	br	x17

0000000000401330 <fopen@plt>:
  401330:	adrp	x16, 42c000 <ferror@plt+0x2aa20>
  401334:	ldr	x17, [x16, #88]
  401338:	add	x16, x16, #0x58
  40133c:	br	x17

0000000000401340 <malloc@plt>:
  401340:	adrp	x16, 42c000 <ferror@plt+0x2aa20>
  401344:	ldr	x17, [x16, #96]
  401348:	add	x16, x16, #0x60
  40134c:	br	x17

0000000000401350 <sigemptyset@plt>:
  401350:	adrp	x16, 42c000 <ferror@plt+0x2aa20>
  401354:	ldr	x17, [x16, #104]
  401358:	add	x16, x16, #0x68
  40135c:	br	x17

0000000000401360 <strncmp@plt>:
  401360:	adrp	x16, 42c000 <ferror@plt+0x2aa20>
  401364:	ldr	x17, [x16, #112]
  401368:	add	x16, x16, #0x70
  40136c:	br	x17

0000000000401370 <__libc_start_main@plt>:
  401370:	adrp	x16, 42c000 <ferror@plt+0x2aa20>
  401374:	ldr	x17, [x16, #120]
  401378:	add	x16, x16, #0x78
  40137c:	br	x17

0000000000401380 <fgetc@plt>:
  401380:	adrp	x16, 42c000 <ferror@plt+0x2aa20>
  401384:	ldr	x17, [x16, #128]
  401388:	add	x16, x16, #0x80
  40138c:	br	x17

0000000000401390 <memset@plt>:
  401390:	adrp	x16, 42c000 <ferror@plt+0x2aa20>
  401394:	ldr	x17, [x16, #136]
  401398:	add	x16, x16, #0x88
  40139c:	br	x17

00000000004013a0 <catclose@plt>:
  4013a0:	adrp	x16, 42c000 <ferror@plt+0x2aa20>
  4013a4:	ldr	x17, [x16, #144]
  4013a8:	add	x16, x16, #0x90
  4013ac:	br	x17

00000000004013b0 <pselect@plt>:
  4013b0:	adrp	x16, 42c000 <ferror@plt+0x2aa20>
  4013b4:	ldr	x17, [x16, #152]
  4013b8:	add	x16, x16, #0x98
  4013bc:	br	x17

00000000004013c0 <calloc@plt>:
  4013c0:	adrp	x16, 42c000 <ferror@plt+0x2aa20>
  4013c4:	ldr	x17, [x16, #160]
  4013c8:	add	x16, x16, #0xa0
  4013cc:	br	x17

00000000004013d0 <strcasecmp@plt>:
  4013d0:	adrp	x16, 42c000 <ferror@plt+0x2aa20>
  4013d4:	ldr	x17, [x16, #168]
  4013d8:	add	x16, x16, #0xa8
  4013dc:	br	x17

00000000004013e0 <realloc@plt>:
  4013e0:	adrp	x16, 42c000 <ferror@plt+0x2aa20>
  4013e4:	ldr	x17, [x16, #176]
  4013e8:	add	x16, x16, #0xb0
  4013ec:	br	x17

00000000004013f0 <strdup@plt>:
  4013f0:	adrp	x16, 42c000 <ferror@plt+0x2aa20>
  4013f4:	ldr	x17, [x16, #184]
  4013f8:	add	x16, x16, #0xb8
  4013fc:	br	x17

0000000000401400 <sigaction@plt>:
  401400:	adrp	x16, 42c000 <ferror@plt+0x2aa20>
  401404:	ldr	x17, [x16, #192]
  401408:	add	x16, x16, #0xc0
  40140c:	br	x17

0000000000401410 <strrchr@plt>:
  401410:	adrp	x16, 42c000 <ferror@plt+0x2aa20>
  401414:	ldr	x17, [x16, #200]
  401418:	add	x16, x16, #0xc8
  40141c:	br	x17

0000000000401420 <__gmon_start__@plt>:
  401420:	adrp	x16, 42c000 <ferror@plt+0x2aa20>
  401424:	ldr	x17, [x16, #208]
  401428:	add	x16, x16, #0xd0
  40142c:	br	x17

0000000000401430 <write@plt>:
  401430:	adrp	x16, 42c000 <ferror@plt+0x2aa20>
  401434:	ldr	x17, [x16, #216]
  401438:	add	x16, x16, #0xd8
  40143c:	br	x17

0000000000401440 <fseek@plt>:
  401440:	adrp	x16, 42c000 <ferror@plt+0x2aa20>
  401444:	ldr	x17, [x16, #224]
  401448:	add	x16, x16, #0xe0
  40144c:	br	x17

0000000000401450 <abort@plt>:
  401450:	adrp	x16, 42c000 <ferror@plt+0x2aa20>
  401454:	ldr	x17, [x16, #232]
  401458:	add	x16, x16, #0xe8
  40145c:	br	x17

0000000000401460 <memcmp@plt>:
  401460:	adrp	x16, 42c000 <ferror@plt+0x2aa20>
  401464:	ldr	x17, [x16, #240]
  401468:	add	x16, x16, #0xf0
  40146c:	br	x17

0000000000401470 <getopt_long@plt>:
  401470:	adrp	x16, 42c000 <ferror@plt+0x2aa20>
  401474:	ldr	x17, [x16, #248]
  401478:	add	x16, x16, #0xf8
  40147c:	br	x17

0000000000401480 <strcmp@plt>:
  401480:	adrp	x16, 42c000 <ferror@plt+0x2aa20>
  401484:	ldr	x17, [x16, #256]
  401488:	add	x16, x16, #0x100
  40148c:	br	x17

0000000000401490 <__ctype_b_loc@plt>:
  401490:	adrp	x16, 42c000 <ferror@plt+0x2aa20>
  401494:	ldr	x17, [x16, #264]
  401498:	add	x16, x16, #0x108
  40149c:	br	x17

00000000004014a0 <strtol@plt>:
  4014a0:	adrp	x16, 42c000 <ferror@plt+0x2aa20>
  4014a4:	ldr	x17, [x16, #272]
  4014a8:	add	x16, x16, #0x110
  4014ac:	br	x17

00000000004014b0 <fread@plt>:
  4014b0:	adrp	x16, 42c000 <ferror@plt+0x2aa20>
  4014b4:	ldr	x17, [x16, #280]
  4014b8:	add	x16, x16, #0x118
  4014bc:	br	x17

00000000004014c0 <free@plt>:
  4014c0:	adrp	x16, 42c000 <ferror@plt+0x2aa20>
  4014c4:	ldr	x17, [x16, #288]
  4014c8:	add	x16, x16, #0x120
  4014cc:	br	x17

00000000004014d0 <catgets@plt>:
  4014d0:	adrp	x16, 42c000 <ferror@plt+0x2aa20>
  4014d4:	ldr	x17, [x16, #296]
  4014d8:	add	x16, x16, #0x128
  4014dc:	br	x17

00000000004014e0 <catopen@plt>:
  4014e0:	adrp	x16, 42c000 <ferror@plt+0x2aa20>
  4014e4:	ldr	x17, [x16, #304]
  4014e8:	add	x16, x16, #0x130
  4014ec:	br	x17

00000000004014f0 <strchr@plt>:
  4014f0:	adrp	x16, 42c000 <ferror@plt+0x2aa20>
  4014f4:	ldr	x17, [x16, #312]
  4014f8:	add	x16, x16, #0x138
  4014fc:	br	x17

0000000000401500 <fwrite@plt>:
  401500:	adrp	x16, 42c000 <ferror@plt+0x2aa20>
  401504:	ldr	x17, [x16, #320]
  401508:	add	x16, x16, #0x140
  40150c:	br	x17

0000000000401510 <fflush@plt>:
  401510:	adrp	x16, 42c000 <ferror@plt+0x2aa20>
  401514:	ldr	x17, [x16, #328]
  401518:	add	x16, x16, #0x148
  40151c:	br	x17

0000000000401520 <read@plt>:
  401520:	adrp	x16, 42c000 <ferror@plt+0x2aa20>
  401524:	ldr	x17, [x16, #336]
  401528:	add	x16, x16, #0x150
  40152c:	br	x17

0000000000401530 <tcsetattr@plt>:
  401530:	adrp	x16, 42c000 <ferror@plt+0x2aa20>
  401534:	ldr	x17, [x16, #344]
  401538:	add	x16, x16, #0x158
  40153c:	br	x17

0000000000401540 <isatty@plt>:
  401540:	adrp	x16, 42c000 <ferror@plt+0x2aa20>
  401544:	ldr	x17, [x16, #352]
  401548:	add	x16, x16, #0x160
  40154c:	br	x17

0000000000401550 <__fxstat@plt>:
  401550:	adrp	x16, 42c000 <ferror@plt+0x2aa20>
  401554:	ldr	x17, [x16, #360]
  401558:	add	x16, x16, #0x168
  40155c:	br	x17

0000000000401560 <__isoc99_sscanf@plt>:
  401560:	adrp	x16, 42c000 <ferror@plt+0x2aa20>
  401564:	ldr	x17, [x16, #368]
  401568:	add	x16, x16, #0x170
  40156c:	br	x17

0000000000401570 <sigaddset@plt>:
  401570:	adrp	x16, 42c000 <ferror@plt+0x2aa20>
  401574:	ldr	x17, [x16, #376]
  401578:	add	x16, x16, #0x178
  40157c:	br	x17

0000000000401580 <vfprintf@plt>:
  401580:	adrp	x16, 42c000 <ferror@plt+0x2aa20>
  401584:	ldr	x17, [x16, #384]
  401588:	add	x16, x16, #0x180
  40158c:	br	x17

0000000000401590 <__errno_location@plt>:
  401590:	adrp	x16, 42c000 <ferror@plt+0x2aa20>
  401594:	ldr	x17, [x16, #392]
  401598:	add	x16, x16, #0x188
  40159c:	br	x17

00000000004015a0 <getenv@plt>:
  4015a0:	adrp	x16, 42c000 <ferror@plt+0x2aa20>
  4015a4:	ldr	x17, [x16, #400]
  4015a8:	add	x16, x16, #0x190
  4015ac:	br	x17

00000000004015b0 <fprintf@plt>:
  4015b0:	adrp	x16, 42c000 <ferror@plt+0x2aa20>
  4015b4:	ldr	x17, [x16, #408]
  4015b8:	add	x16, x16, #0x198
  4015bc:	br	x17

00000000004015c0 <ioctl@plt>:
  4015c0:	adrp	x16, 42c000 <ferror@plt+0x2aa20>
  4015c4:	ldr	x17, [x16, #416]
  4015c8:	add	x16, x16, #0x1a0
  4015cc:	br	x17

00000000004015d0 <setlocale@plt>:
  4015d0:	adrp	x16, 42c000 <ferror@plt+0x2aa20>
  4015d4:	ldr	x17, [x16, #424]
  4015d8:	add	x16, x16, #0x1a8
  4015dc:	br	x17

00000000004015e0 <ferror@plt>:
  4015e0:	adrp	x16, 42c000 <ferror@plt+0x2aa20>
  4015e4:	ldr	x17, [x16, #432]
  4015e8:	add	x16, x16, #0x1b0
  4015ec:	br	x17

Disassembly of section .text:

00000000004015f0 <.text>:
  4015f0:	mov	x29, #0x0                   	// #0
  4015f4:	mov	x30, #0x0                   	// #0
  4015f8:	mov	x5, x0
  4015fc:	ldr	x1, [sp]
  401600:	add	x2, sp, #0x8
  401604:	mov	x6, sp
  401608:	movz	x0, #0x0, lsl #48
  40160c:	movk	x0, #0x0, lsl #32
  401610:	movk	x0, #0x40, lsl #16
  401614:	movk	x0, #0x4158
  401618:	movz	x3, #0x0, lsl #48
  40161c:	movk	x3, #0x0, lsl #32
  401620:	movk	x3, #0x41, lsl #16
  401624:	movk	x3, #0x2328
  401628:	movz	x4, #0x0, lsl #48
  40162c:	movk	x4, #0x0, lsl #32
  401630:	movk	x4, #0x41, lsl #16
  401634:	movk	x4, #0x23a8
  401638:	bl	401370 <__libc_start_main@plt>
  40163c:	bl	401450 <abort@plt>
  401640:	adrp	x0, 42b000 <ferror@plt+0x29a20>
  401644:	ldr	x0, [x0, #4064]
  401648:	cbz	x0, 401650 <ferror@plt+0x70>
  40164c:	b	401420 <__gmon_start__@plt>
  401650:	ret
  401654:	nop
  401658:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  40165c:	add	x0, x0, #0x220
  401660:	adrp	x1, 42c000 <ferror@plt+0x2aa20>
  401664:	add	x1, x1, #0x220
  401668:	cmp	x1, x0
  40166c:	b.eq	401684 <ferror@plt+0xa4>  // b.none
  401670:	adrp	x1, 412000 <ferror@plt+0x10a20>
  401674:	ldr	x1, [x1, #968]
  401678:	cbz	x1, 401684 <ferror@plt+0xa4>
  40167c:	mov	x16, x1
  401680:	br	x16
  401684:	ret
  401688:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  40168c:	add	x0, x0, #0x220
  401690:	adrp	x1, 42c000 <ferror@plt+0x2aa20>
  401694:	add	x1, x1, #0x220
  401698:	sub	x1, x1, x0
  40169c:	lsr	x2, x1, #63
  4016a0:	add	x1, x2, x1, asr #3
  4016a4:	cmp	xzr, x1, asr #1
  4016a8:	asr	x1, x1, #1
  4016ac:	b.eq	4016c4 <ferror@plt+0xe4>  // b.none
  4016b0:	adrp	x2, 412000 <ferror@plt+0x10a20>
  4016b4:	ldr	x2, [x2, #976]
  4016b8:	cbz	x2, 4016c4 <ferror@plt+0xe4>
  4016bc:	mov	x16, x2
  4016c0:	br	x16
  4016c4:	ret
  4016c8:	stp	x29, x30, [sp, #-32]!
  4016cc:	mov	x29, sp
  4016d0:	str	x19, [sp, #16]
  4016d4:	adrp	x19, 42c000 <ferror@plt+0x2aa20>
  4016d8:	ldrb	w0, [x19, #584]
  4016dc:	cbnz	w0, 4016ec <ferror@plt+0x10c>
  4016e0:	bl	401658 <ferror@plt+0x78>
  4016e4:	mov	w0, #0x1                   	// #1
  4016e8:	strb	w0, [x19, #584]
  4016ec:	ldr	x19, [sp, #16]
  4016f0:	ldp	x29, x30, [sp], #32
  4016f4:	ret
  4016f8:	b	401688 <ferror@plt+0xa8>
  4016fc:	stp	x29, x30, [sp, #-48]!
  401700:	mov	x29, sp
  401704:	stp	x19, x20, [sp, #16]
  401708:	str	x21, [sp, #32]
  40170c:	mov	x21, x0
  401710:	ldr	x19, [x0, #16]
  401714:	ldr	x0, [x0, #8]
  401718:	bl	4028ac <ferror@plt+0x12cc>
  40171c:	mov	x20, x0
  401720:	cmp	x19, x0
  401724:	b.cs	401740 <ferror@plt+0x160>  // b.hs, b.nlast
  401728:	mov	x1, x19
  40172c:	mov	x0, x19
  401730:	bl	4028ac <ferror@plt+0x12cc>
  401734:	mov	x19, x0
  401738:	cmp	x20, x0
  40173c:	b.hi	401728 <ferror@plt+0x148>  // b.pmore
  401740:	ldr	x20, [x21]
  401744:	ldr	x1, [x21, #24]
  401748:	mov	x0, x19
  40174c:	bl	402878 <ferror@plt+0x1298>
  401750:	mov	x1, x0
  401754:	mov	x0, x20
  401758:	bl	4028f0 <ferror@plt+0x1310>
  40175c:	str	x0, [x21]
  401760:	str	x19, [x21, #16]
  401764:	ldp	x19, x20, [sp, #16]
  401768:	ldr	x21, [sp, #32]
  40176c:	ldp	x29, x30, [sp], #48
  401770:	ret
  401774:	stp	x29, x30, [sp, #-64]!
  401778:	mov	x29, sp
  40177c:	stp	x19, x20, [sp, #16]
  401780:	stp	x21, x22, [sp, #32]
  401784:	ldr	x21, [x0, #8]
  401788:	cbz	x21, 4017e4 <ferror@plt+0x204>
  40178c:	str	x23, [sp, #48]
  401790:	mov	x22, x0
  401794:	mov	x23, x1
  401798:	mov	x20, #0x0                   	// #0
  40179c:	b	4017ac <ferror@plt+0x1cc>
  4017a0:	mov	x21, x19
  4017a4:	cmp	x21, x20
  4017a8:	b.ls	4017d8 <ferror@plt+0x1f8>  // b.plast
  4017ac:	add	x19, x20, x21
  4017b0:	lsr	x19, x19, #1
  4017b4:	ldr	x1, [x22, #24]
  4017b8:	ldr	x0, [x22]
  4017bc:	madd	x1, x19, x1, x0
  4017c0:	mov	x0, x23
  4017c4:	bl	40c224 <ferror@plt+0xac44>
  4017c8:	cbz	w0, 4017ec <ferror@plt+0x20c>
  4017cc:	tbnz	w0, #31, 4017a0 <ferror@plt+0x1c0>
  4017d0:	add	x20, x19, #0x1
  4017d4:	b	4017a4 <ferror@plt+0x1c4>
  4017d8:	mov	x19, x20
  4017dc:	ldr	x23, [sp, #48]
  4017e0:	b	4017f0 <ferror@plt+0x210>
  4017e4:	mov	x19, x21
  4017e8:	b	4017f0 <ferror@plt+0x210>
  4017ec:	ldr	x23, [sp, #48]
  4017f0:	mov	x0, x19
  4017f4:	ldp	x19, x20, [sp, #16]
  4017f8:	ldp	x21, x22, [sp, #32]
  4017fc:	ldp	x29, x30, [sp], #64
  401800:	ret
  401804:	stp	x29, x30, [sp, #-32]!
  401808:	mov	x29, sp
  40180c:	str	x19, [sp, #16]
  401810:	mov	x19, x0
  401814:	str	x1, [x0, #24]
  401818:	mov	x0, #0x20                  	// #32
  40181c:	str	x0, [x19, #16]
  401820:	str	xzr, [x19, #8]
  401824:	str	x2, [x19, #32]
  401828:	bl	402878 <ferror@plt+0x1298>
  40182c:	bl	4028d0 <ferror@plt+0x12f0>
  401830:	str	x0, [x19]
  401834:	ldr	x19, [sp, #16]
  401838:	ldp	x29, x30, [sp], #32
  40183c:	ret
  401840:	stp	x29, x30, [sp, #-48]!
  401844:	mov	x29, sp
  401848:	stp	x19, x20, [sp, #16]
  40184c:	mov	x19, x0
  401850:	ldr	x0, [x0, #16]
  401854:	cmp	x0, x1
  401858:	b.cc	401868 <ferror@plt+0x288>  // b.lo, b.ul, b.last
  40185c:	ldp	x19, x20, [sp, #16]
  401860:	ldp	x29, x30, [sp], #48
  401864:	ret
  401868:	str	x21, [sp, #32]
  40186c:	mov	x20, x1
  401870:	ldr	x21, [x19]
  401874:	ldr	x1, [x19, #24]
  401878:	mov	x0, x20
  40187c:	bl	402878 <ferror@plt+0x1298>
  401880:	mov	x1, x0
  401884:	mov	x0, x21
  401888:	bl	4028f0 <ferror@plt+0x1310>
  40188c:	str	x0, [x19]
  401890:	str	x20, [x19, #16]
  401894:	ldr	x21, [sp, #32]
  401898:	b	40185c <ferror@plt+0x27c>
  40189c:	stp	x29, x30, [sp, #-32]!
  4018a0:	mov	x29, sp
  4018a4:	stp	x19, x20, [sp, #16]
  4018a8:	mov	x19, x0
  4018ac:	ldr	x0, [x0, #32]
  4018b0:	cbz	x0, 4018f8 <ferror@plt+0x318>
  4018b4:	ldr	x2, [x19, #8]
  4018b8:	sub	x20, x2, x1
  4018bc:	cmp	x2, x20
  4018c0:	b.ls	4018ec <ferror@plt+0x30c>  // b.plast
  4018c4:	ldr	x1, [x19, #32]
  4018c8:	ldr	x0, [x19]
  4018cc:	ldr	x3, [x19, #24]
  4018d0:	sub	x2, x2, #0x1
  4018d4:	str	x2, [x19, #8]
  4018d8:	madd	x0, x3, x2, x0
  4018dc:	blr	x1
  4018e0:	ldr	x2, [x19, #8]
  4018e4:	cmp	x2, x20
  4018e8:	b.hi	4018c4 <ferror@plt+0x2e4>  // b.pmore
  4018ec:	ldp	x19, x20, [sp, #16]
  4018f0:	ldp	x29, x30, [sp], #32
  4018f4:	ret
  4018f8:	ldr	x20, [x19, #8]
  4018fc:	sub	x1, x20, x1
  401900:	str	x1, [x19, #8]
  401904:	b	4018ec <ferror@plt+0x30c>
  401908:	stp	x29, x30, [sp, #-48]!
  40190c:	mov	x29, sp
  401910:	stp	x19, x20, [sp, #16]
  401914:	str	x21, [sp, #32]
  401918:	mov	x19, x0
  40191c:	mov	x20, x1
  401920:	mov	x21, x2
  401924:	ldr	x0, [x0, #8]
  401928:	add	x0, x1, x0
  40192c:	ldr	x1, [x19, #16]
  401930:	cmp	x0, x1
  401934:	b.hi	401970 <ferror@plt+0x390>  // b.pmore
  401938:	ldr	x3, [x19, #24]
  40193c:	ldr	x4, [x19, #8]
  401940:	ldr	x0, [x19]
  401944:	mul	x2, x3, x20
  401948:	mov	x1, x21
  40194c:	madd	x0, x3, x4, x0
  401950:	bl	401280 <memcpy@plt>
  401954:	ldr	x1, [x19, #8]
  401958:	add	x20, x1, x20
  40195c:	str	x20, [x19, #8]
  401960:	ldp	x19, x20, [sp, #16]
  401964:	ldr	x21, [sp, #32]
  401968:	ldp	x29, x30, [sp], #48
  40196c:	ret
  401970:	mov	x1, x20
  401974:	mov	x0, x19
  401978:	bl	4016fc <ferror@plt+0x11c>
  40197c:	b	401938 <ferror@plt+0x358>
  401980:	stp	x29, x30, [sp, #-16]!
  401984:	mov	x29, sp
  401988:	mov	x2, x1
  40198c:	mov	x1, #0x1                   	// #1
  401990:	bl	401908 <ferror@plt+0x328>
  401994:	ldp	x29, x30, [sp], #16
  401998:	ret
  40199c:	stp	x29, x30, [sp, #-32]!
  4019a0:	mov	x29, sp
  4019a4:	strb	w1, [sp, #31]
  4019a8:	add	x1, sp, #0x1f
  4019ac:	bl	401980 <ferror@plt+0x3a0>
  4019b0:	ldp	x29, x30, [sp], #32
  4019b4:	ret
  4019b8:	stp	x29, x30, [sp, #-48]!
  4019bc:	mov	x29, sp
  4019c0:	str	x19, [sp, #16]
  4019c4:	mov	x19, x0
  4019c8:	strb	wzr, [sp, #47]
  4019cc:	cbz	x1, 4019f0 <ferror@plt+0x410>
  4019d0:	mov	w2, #0x0                   	// #0
  4019d4:	add	x3, sp, #0x20
  4019d8:	strb	w1, [x3, w2, sxtw]
  4019dc:	lsr	x1, x1, #8
  4019e0:	add	w2, w2, #0x1
  4019e4:	and	w2, w2, #0xff
  4019e8:	cbnz	x1, 4019d8 <ferror@plt+0x3f8>
  4019ec:	strb	w2, [sp, #47]
  4019f0:	add	x1, sp, #0x2f
  4019f4:	mov	x0, x19
  4019f8:	bl	401980 <ferror@plt+0x3a0>
  4019fc:	add	x2, sp, #0x20
  401a00:	ldrb	w1, [sp, #47]
  401a04:	mov	x0, x19
  401a08:	bl	401908 <ferror@plt+0x328>
  401a0c:	ldr	x19, [sp, #16]
  401a10:	ldp	x29, x30, [sp], #48
  401a14:	ret
  401a18:	stp	x29, x30, [sp, #-64]!
  401a1c:	mov	x29, sp
  401a20:	stp	x19, x20, [sp, #16]
  401a24:	str	x21, [sp, #32]
  401a28:	mov	x19, x0
  401a2c:	mov	x20, x1
  401a30:	mov	x21, x2
  401a34:	ldr	x1, [x0, #8]
  401a38:	bl	40189c <ferror@plt+0x2bc>
  401a3c:	mov	x1, #0x1                   	// #1
  401a40:	mov	x0, x20
  401a44:	bl	4028ac <ferror@plt+0x12cc>
  401a48:	mov	x1, x0
  401a4c:	mov	x0, x19
  401a50:	bl	401840 <ferror@plt+0x260>
  401a54:	mov	x2, x20
  401a58:	mov	x1, x21
  401a5c:	ldr	x0, [x19]
  401a60:	bl	401280 <memcpy@plt>
  401a64:	str	x20, [x19, #8]
  401a68:	strb	wzr, [sp, #63]
  401a6c:	add	x1, sp, #0x3f
  401a70:	mov	x0, x19
  401a74:	bl	401980 <ferror@plt+0x3a0>
  401a78:	ldp	x19, x20, [sp, #16]
  401a7c:	ldr	x21, [sp, #32]
  401a80:	ldp	x29, x30, [sp], #64
  401a84:	ret
  401a88:	stp	x29, x30, [sp, #-32]!
  401a8c:	mov	x29, sp
  401a90:	stp	x19, x20, [sp, #16]
  401a94:	mov	x19, x0
  401a98:	mov	x20, x1
  401a9c:	ldr	x0, [x0, #8]
  401aa0:	cbnz	x0, 401ac8 <ferror@plt+0x4e8>
  401aa4:	mov	x0, x20
  401aa8:	bl	4012a0 <strlen@plt>
  401aac:	mov	x2, x20
  401ab0:	add	x1, x0, #0x1
  401ab4:	mov	x0, x19
  401ab8:	bl	401908 <ferror@plt+0x328>
  401abc:	ldp	x19, x20, [sp, #16]
  401ac0:	ldp	x29, x30, [sp], #32
  401ac4:	ret
  401ac8:	mov	x1, #0x1                   	// #1
  401acc:	mov	x0, x19
  401ad0:	bl	40189c <ferror@plt+0x2bc>
  401ad4:	b	401aa4 <ferror@plt+0x4c4>
  401ad8:	stp	x29, x30, [sp, #-48]!
  401adc:	mov	x29, sp
  401ae0:	str	x19, [sp, #16]
  401ae4:	mov	x19, x0
  401ae8:	ldr	x1, [x0, #8]
  401aec:	bl	40189c <ferror@plt+0x2bc>
  401af0:	strb	wzr, [sp, #47]
  401af4:	add	x1, sp, #0x2f
  401af8:	mov	x0, x19
  401afc:	bl	401980 <ferror@plt+0x3a0>
  401b00:	ldr	x19, [sp, #16]
  401b04:	ldp	x29, x30, [sp], #48
  401b08:	ret
  401b0c:	stp	x29, x30, [sp, #-48]!
  401b10:	mov	x29, sp
  401b14:	stp	x19, x20, [sp, #16]
  401b18:	str	x21, [sp, #32]
  401b1c:	mov	x19, x0
  401b20:	ldr	x0, [x0]
  401b24:	ldr	x20, [x19, #24]
  401b28:	mul	x1, x1, x20
  401b2c:	add	x21, x0, x1
  401b30:	add	x20, x20, x1
  401b34:	add	x20, x0, x20
  401b38:	ldr	x1, [x19, #32]
  401b3c:	cbz	x1, 401b48 <ferror@plt+0x568>
  401b40:	mov	x0, x21
  401b44:	blr	x1
  401b48:	ldr	x0, [x19, #8]
  401b4c:	sub	x0, x0, #0x1
  401b50:	str	x0, [x19, #8]
  401b54:	ldr	x2, [x19, #24]
  401b58:	mul	x2, x0, x2
  401b5c:	mov	x1, x20
  401b60:	mov	x0, x21
  401b64:	bl	401290 <memmove@plt>
  401b68:	ldp	x19, x20, [sp, #16]
  401b6c:	ldr	x21, [sp, #32]
  401b70:	ldp	x29, x30, [sp], #48
  401b74:	ret
  401b78:	stp	x29, x30, [sp, #-48]!
  401b7c:	mov	x29, sp
  401b80:	stp	x19, x20, [sp, #16]
  401b84:	str	x21, [sp, #32]
  401b88:	mov	x19, x0
  401b8c:	mov	x21, x2
  401b90:	ldr	x0, [x0, #24]
  401b94:	ldr	x20, [x19]
  401b98:	madd	x20, x1, x0, x20
  401b9c:	ldr	x1, [x19, #32]
  401ba0:	cbz	x1, 401bac <ferror@plt+0x5cc>
  401ba4:	mov	x0, x20
  401ba8:	blr	x1
  401bac:	ldr	x2, [x19, #24]
  401bb0:	mov	x1, x21
  401bb4:	mov	x0, x20
  401bb8:	bl	401280 <memcpy@plt>
  401bbc:	ldp	x19, x20, [sp, #16]
  401bc0:	ldr	x21, [sp, #32]
  401bc4:	ldp	x29, x30, [sp], #48
  401bc8:	ret
  401bcc:	ldr	x3, [x0, #24]
  401bd0:	ldr	x0, [x0]
  401bd4:	madd	x0, x1, x3, x0
  401bd8:	ret
  401bdc:	mvn	x1, x1
  401be0:	ldr	x2, [x0, #8]
  401be4:	add	x1, x1, x2
  401be8:	ldr	x2, [x0, #24]
  401bec:	ldr	x0, [x0]
  401bf0:	madd	x0, x1, x2, x0
  401bf4:	ret
  401bf8:	stp	x29, x30, [sp, #-32]!
  401bfc:	mov	x29, sp
  401c00:	str	x19, [sp, #16]
  401c04:	mov	x19, x0
  401c08:	ldr	x1, [x0, #8]
  401c0c:	bl	40189c <ferror@plt+0x2bc>
  401c10:	ldr	x0, [x19]
  401c14:	bl	4014c0 <free@plt>
  401c18:	ldr	x19, [sp, #16]
  401c1c:	ldp	x29, x30, [sp], #32
  401c20:	ret
  401c24:	stp	x29, x30, [sp, #-48]!
  401c28:	mov	x29, sp
  401c2c:	stp	x19, x20, [sp, #16]
  401c30:	stp	x21, x22, [sp, #32]
  401c34:	mov	x19, x0
  401c38:	mov	x20, x1
  401c3c:	mov	x21, x2
  401c40:	bl	401774 <ferror@plt+0x194>
  401c44:	str	x0, [x21]
  401c48:	ldr	x1, [x19, #8]
  401c4c:	cmp	x0, x1
  401c50:	b.eq	401cd0 <ferror@plt+0x6f0>  // b.none
  401c54:	ldr	x2, [x19, #24]
  401c58:	ldr	x1, [x19]
  401c5c:	madd	x1, x0, x2, x1
  401c60:	mov	x0, x20
  401c64:	bl	40c224 <ferror@plt+0xac44>
  401c68:	mov	w1, #0x0                   	// #0
  401c6c:	cbz	w0, 401ce0 <ferror@plt+0x700>
  401c70:	ldr	x22, [x21]
  401c74:	ldr	x0, [x19, #8]
  401c78:	cmp	x22, x0
  401c7c:	b.eq	401cf4 <ferror@plt+0x714>  // b.none
  401c80:	ldr	x1, [x19, #16]
  401c84:	cmp	x0, x1
  401c88:	b.eq	401d08 <ferror@plt+0x728>  // b.none
  401c8c:	ldr	x0, [x19, #24]
  401c90:	ldr	x21, [x19]
  401c94:	madd	x21, x22, x0, x21
  401c98:	ldr	x2, [x19, #8]
  401c9c:	add	x1, x2, #0x1
  401ca0:	str	x1, [x19, #8]
  401ca4:	sub	x2, x2, x22
  401ca8:	mul	x2, x2, x0
  401cac:	mov	x1, x21
  401cb0:	add	x0, x21, x0
  401cb4:	bl	401290 <memmove@plt>
  401cb8:	ldr	x2, [x19, #24]
  401cbc:	mov	x1, x20
  401cc0:	mov	x0, x21
  401cc4:	bl	401290 <memmove@plt>
  401cc8:	mov	w1, #0x1                   	// #1
  401ccc:	b	401ce0 <ferror@plt+0x700>
  401cd0:	mov	x1, x20
  401cd4:	mov	x0, x19
  401cd8:	bl	401980 <ferror@plt+0x3a0>
  401cdc:	mov	w1, #0x1                   	// #1
  401ce0:	mov	w0, w1
  401ce4:	ldp	x19, x20, [sp, #16]
  401ce8:	ldp	x21, x22, [sp, #32]
  401cec:	ldp	x29, x30, [sp], #48
  401cf0:	ret
  401cf4:	mov	x1, x20
  401cf8:	mov	x0, x19
  401cfc:	bl	401980 <ferror@plt+0x3a0>
  401d00:	mov	w1, #0x1                   	// #1
  401d04:	b	401ce0 <ferror@plt+0x700>
  401d08:	mov	x1, #0x1                   	// #1
  401d0c:	mov	x0, x19
  401d10:	bl	4016fc <ferror@plt+0x11c>
  401d14:	b	401c8c <ferror@plt+0x6ac>
  401d18:	stp	x29, x30, [sp, #-48]!
  401d1c:	mov	x29, sp
  401d20:	stp	x19, x20, [sp, #16]
  401d24:	str	x21, [sp, #32]
  401d28:	mov	x20, x0
  401d2c:	mov	x21, x1
  401d30:	bl	401774 <ferror@plt+0x194>
  401d34:	mov	x19, x0
  401d38:	ldr	x0, [x20, #8]
  401d3c:	cmp	x0, x19
  401d40:	b.ls	401d74 <ferror@plt+0x794>  // b.plast
  401d44:	ldr	x1, [x20, #24]
  401d48:	ldr	x0, [x20]
  401d4c:	madd	x1, x19, x1, x0
  401d50:	mov	x0, x21
  401d54:	bl	40c224 <ferror@plt+0xac44>
  401d58:	cmp	w0, #0x0
  401d5c:	csinv	x19, x19, xzr, eq  // eq = none
  401d60:	mov	x0, x19
  401d64:	ldp	x19, x20, [sp, #16]
  401d68:	ldr	x21, [sp, #32]
  401d6c:	ldp	x29, x30, [sp], #48
  401d70:	ret
  401d74:	mov	x19, #0xffffffffffffffff    	// #-1
  401d78:	b	401d60 <ferror@plt+0x780>
  401d7c:	stp	x29, x30, [sp, #-112]!
  401d80:	mov	x29, sp
  401d84:	stp	x19, x20, [sp, #16]
  401d88:	stp	x21, x22, [sp, #32]
  401d8c:	stp	x23, x24, [sp, #48]
  401d90:	stp	x25, x26, [sp, #64]
  401d94:	mov	x23, x0
  401d98:	and	w25, w2, #0xff
  401d9c:	ldr	x2, [x0]
  401da0:	ldr	x0, [x0, #8]
  401da4:	add	x22, x2, x0
  401da8:	ldrb	w20, [x2, x0]
  401dac:	strb	w20, [sp, #111]
  401db0:	cbz	w20, 401f60 <ferror@plt+0x980>
  401db4:	stp	x27, x28, [sp, #80]
  401db8:	and	w1, w1, #0xff
  401dbc:	cmp	w1, #0x2e
  401dc0:	cset	w21, eq  // eq = none
  401dc4:	bl	401490 <__ctype_b_loc@plt>
  401dc8:	mov	x24, x0
  401dcc:	mov	x19, #0x0                   	// #0
  401dd0:	mov	w26, #0x2e                  	// #46
  401dd4:	adrp	x28, 42c000 <ferror@plt+0x2aa20>
  401dd8:	mov	w27, #0x5a                  	// #90
  401ddc:	b	401e20 <ferror@plt+0x840>
  401de0:	cmp	w20, #0x5c
  401de4:	b.eq	401eec <ferror@plt+0x90c>  // b.none
  401de8:	ldrb	w0, [sp, #111]
  401dec:	cmp	w0, #0x2e
  401df0:	cset	w0, eq  // eq = none
  401df4:	cmp	w0, #0x0
  401df8:	ccmp	w21, #0x0, #0x4, ne  // ne = any
  401dfc:	b.ne	401f78 <ferror@plt+0x998>  // b.any
  401e00:	orr	w21, w21, w0
  401e04:	add	x1, sp, #0x6f
  401e08:	add	x0, x23, #0x28
  401e0c:	bl	401980 <ferror@plt+0x3a0>
  401e10:	add	x19, x19, #0x1
  401e14:	ldrb	w20, [x22, x19]
  401e18:	strb	w20, [sp, #111]
  401e1c:	cbz	w20, 401f80 <ferror@plt+0x9a0>
  401e20:	ldr	x0, [x24]
  401e24:	and	x1, x20, #0xff
  401e28:	ldrh	w1, [x0, x1, lsl #1]
  401e2c:	tbnz	w1, #11, 401de0 <ferror@plt+0x800>
  401e30:	cmp	w20, #0x40
  401e34:	b.ls	401f28 <ferror@plt+0x948>  // b.plast
  401e38:	ldr	x1, [x28, #592]
  401e3c:	ldr	x1, [x1, #1248]
  401e40:	ldrb	w1, [x1]
  401e44:	cmp	w1, #0x64
  401e48:	mov	w1, #0x46                  	// #70
  401e4c:	csel	w1, w27, w1, ne  // ne = any
  401e50:	cmp	w20, w1
  401e54:	b.le	401de0 <ferror@plt+0x800>
  401e58:	cmp	w20, #0x5c
  401e5c:	b.ne	401f88 <ferror@plt+0x9a8>  // b.any
  401e60:	add	x1, x22, x19
  401e64:	ldrb	w1, [x1, #1]
  401e68:	cmp	w1, #0xa
  401e6c:	b.ne	401f58 <ferror@plt+0x978>  // b.any
  401e70:	add	x19, x19, #0x2
  401e74:	ldrb	w1, [x22, x19]
  401e78:	ubfiz	x2, x1, #1, #8
  401e7c:	add	x3, x0, x2
  401e80:	ldrh	w2, [x0, x2]
  401e84:	tst	x2, #0x2000
  401e88:	ccmp	w1, #0xa, #0x4, ne  // ne = any
  401e8c:	b.eq	401eb0 <ferror@plt+0x8d0>  // b.none
  401e90:	add	x19, x19, #0x1
  401e94:	ldrb	w1, [x22, x19]
  401e98:	ubfiz	x2, x1, #1, #8
  401e9c:	add	x3, x0, x2
  401ea0:	ldrh	w2, [x0, x2]
  401ea4:	tst	x2, #0x2000
  401ea8:	ccmp	w1, #0xa, #0x4, ne  // ne = any
  401eac:	b.ne	401e90 <ferror@plt+0x8b0>  // b.any
  401eb0:	strb	w1, [sp, #111]
  401eb4:	ldrh	w0, [x3]
  401eb8:	tbnz	w0, #11, 401de8 <ferror@plt+0x808>
  401ebc:	cmp	w1, #0x40
  401ec0:	b.ls	401f04 <ferror@plt+0x924>  // b.plast
  401ec4:	ldr	x0, [x28, #592]
  401ec8:	ldr	x0, [x0, #1248]
  401ecc:	ldrb	w0, [x0]
  401ed0:	cmp	w0, #0x64
  401ed4:	mov	w0, #0x46                  	// #70
  401ed8:	csel	w0, w27, w0, ne  // ne = any
  401edc:	cmp	w1, w0
  401ee0:	b.le	401f14 <ferror@plt+0x934>
  401ee4:	ldp	x27, x28, [sp, #80]
  401ee8:	b	401f3c <ferror@plt+0x95c>
  401eec:	add	x1, x22, x19
  401ef0:	ldrb	w1, [x1, #1]
  401ef4:	cmp	w1, #0xa
  401ef8:	b.eq	401e70 <ferror@plt+0x890>  // b.none
  401efc:	ldp	x27, x28, [sp, #80]
  401f00:	b	401f3c <ferror@plt+0x95c>
  401f04:	cmp	w25, #0x0
  401f08:	ccmp	w21, #0x0, #0x0, eq  // eq = none
  401f0c:	ccmp	w1, w26, #0x0, eq  // eq = none
  401f10:	b.ne	401f20 <ferror@plt+0x940>  // b.any
  401f14:	cmp	w1, #0x2e
  401f18:	cset	w0, eq  // eq = none
  401f1c:	b	401e00 <ferror@plt+0x820>
  401f20:	ldp	x27, x28, [sp, #80]
  401f24:	b	401f3c <ferror@plt+0x95c>
  401f28:	cmp	w25, #0x0
  401f2c:	ccmp	w21, #0x0, #0x0, eq  // eq = none
  401f30:	ccmp	w20, w26, #0x0, eq  // eq = none
  401f34:	b.eq	401f68 <ferror@plt+0x988>  // b.none
  401f38:	ldp	x27, x28, [sp, #80]
  401f3c:	mov	x0, x19
  401f40:	ldp	x19, x20, [sp, #16]
  401f44:	ldp	x21, x22, [sp, #32]
  401f48:	ldp	x23, x24, [sp, #48]
  401f4c:	ldp	x25, x26, [sp, #64]
  401f50:	ldp	x29, x30, [sp], #112
  401f54:	ret
  401f58:	ldp	x27, x28, [sp, #80]
  401f5c:	b	401f3c <ferror@plt+0x95c>
  401f60:	mov	x19, #0x0                   	// #0
  401f64:	b	401f3c <ferror@plt+0x95c>
  401f68:	ldrb	w0, [sp, #111]
  401f6c:	cmp	w0, #0x2e
  401f70:	cset	w0, eq  // eq = none
  401f74:	b	401e00 <ferror@plt+0x820>
  401f78:	ldp	x27, x28, [sp, #80]
  401f7c:	b	401f3c <ferror@plt+0x95c>
  401f80:	ldp	x27, x28, [sp, #80]
  401f84:	b	401f3c <ferror@plt+0x95c>
  401f88:	ldp	x27, x28, [sp, #80]
  401f8c:	b	401f3c <ferror@plt+0x95c>
  401f90:	stp	x29, x30, [sp, #-16]!
  401f94:	mov	x29, sp
  401f98:	mov	w2, #0x1                   	// #1
  401f9c:	str	w2, [x0, #32]
  401fa0:	and	w2, w1, #0xff
  401fa4:	ldr	x1, [x0, #16]
  401fa8:	mov	w0, #0x15                  	// #21
  401fac:	bl	402618 <ferror@plt+0x1038>
  401fb0:	ldp	x29, x30, [sp], #16
  401fb4:	ret
  401fb8:	mov	w1, #0x23                  	// #35
  401fbc:	str	w1, [x0, #32]
  401fc0:	ldr	x1, [x0, #8]
  401fc4:	ldr	x3, [x0, #24]
  401fc8:	cmp	x1, x3
  401fcc:	b.cs	401ff0 <ferror@plt+0xa10>  // b.hs, b.nlast
  401fd0:	ldr	x4, [x0]
  401fd4:	ldrb	w2, [x4, x1]
  401fd8:	cmp	w2, #0xa
  401fdc:	b.eq	401ff0 <ferror@plt+0xa10>  // b.none
  401fe0:	add	x1, x1, #0x1
  401fe4:	str	x1, [x0, #8]
  401fe8:	cmp	x1, x3
  401fec:	b.ne	401fd4 <ferror@plt+0x9f4>  // b.any
  401ff0:	ret
  401ff4:	ldr	x4, [x0]
  401ff8:	ldr	x2, [x0, #8]
  401ffc:	add	x2, x2, #0x1
  402000:	str	x2, [x0, #8]
  402004:	mov	w1, #0x23                  	// #35
  402008:	str	w1, [x0, #32]
  40200c:	mov	x3, #0x0                   	// #0
  402010:	b	402030 <ferror@plt+0xa50>
  402014:	cbz	w1, 402060 <ferror@plt+0xa80>
  402018:	add	x1, x4, x2
  40201c:	ldrb	w1, [x1, #1]
  402020:	cbz	w1, 402060 <ferror@plt+0xa80>
  402024:	cmp	w1, #0x2f
  402028:	cinc	x2, x2, ne  // ne = any
  40202c:	b.eq	402080 <ferror@plt+0xaa0>  // b.none
  402030:	ldrb	w1, [x4, x2]
  402034:	cmp	w1, #0x2a
  402038:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  40203c:	b.eq	402014 <ferror@plt+0xa34>  // b.none
  402040:	cmp	w1, #0xa
  402044:	cinc	x3, x3, eq  // eq = none
  402048:	add	x2, x2, #0x1
  40204c:	ldrb	w1, [x4, x2]
  402050:	cmp	w1, #0x2a
  402054:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  402058:	b.ne	402040 <ferror@plt+0xa60>  // b.any
  40205c:	b	402014 <ferror@plt+0xa34>
  402060:	stp	x29, x30, [sp, #-16]!
  402064:	mov	x29, sp
  402068:	str	x2, [x0, #8]
  40206c:	ldr	x1, [x0, #16]
  402070:	mov	w0, #0x17                  	// #23
  402074:	bl	402618 <ferror@plt+0x1038>
  402078:	ldp	x29, x30, [sp], #16
  40207c:	ret
  402080:	add	x2, x2, #0x2
  402084:	str	x2, [x0, #8]
  402088:	ldr	x1, [x0, #16]
  40208c:	add	x3, x1, x3
  402090:	str	x3, [x0, #16]
  402094:	mov	w0, #0x0                   	// #0
  402098:	ret
  40209c:	stp	x29, x30, [sp, #-48]!
  4020a0:	mov	x29, sp
  4020a4:	stp	x19, x20, [sp, #16]
  4020a8:	str	x21, [sp, #32]
  4020ac:	mov	x20, x0
  4020b0:	mov	w0, #0x23                  	// #35
  4020b4:	str	w0, [x20, #32]
  4020b8:	ldr	x21, [x20]
  4020bc:	ldr	x0, [x20, #8]
  4020c0:	ldrb	w19, [x21, x0]
  4020c4:	cmp	w19, #0xa
  4020c8:	b.eq	4020f8 <ferror@plt+0xb18>  // b.none
  4020cc:	bl	401490 <__ctype_b_loc@plt>
  4020d0:	and	x19, x19, #0xff
  4020d4:	ldr	x1, [x0]
  4020d8:	ldrh	w1, [x1, x19, lsl #1]
  4020dc:	tbz	w1, #13, 4020f8 <ferror@plt+0xb18>
  4020e0:	ldr	x1, [x20, #8]
  4020e4:	add	x1, x1, #0x1
  4020e8:	str	x1, [x20, #8]
  4020ec:	ldrb	w19, [x21, x1]
  4020f0:	cmp	w19, #0xa
  4020f4:	b.ne	4020d0 <ferror@plt+0xaf0>  // b.any
  4020f8:	ldp	x19, x20, [sp, #16]
  4020fc:	ldr	x21, [sp, #32]
  402100:	ldp	x29, x30, [sp], #48
  402104:	ret
  402108:	ands	w1, w1, #0xff
  40210c:	b.ne	402118 <ferror@plt+0xb38>  // b.any
  402110:	str	wzr, [x0, #32]
  402114:	ret
  402118:	cmp	w1, #0xa
  40211c:	b.ne	40212c <ferror@plt+0xb4c>  // b.any
  402120:	mov	w1, #0x22                  	// #34
  402124:	str	w1, [x0, #32]
  402128:	ret
  40212c:	stp	x29, x30, [sp, #-16]!
  402130:	mov	x29, sp
  402134:	bl	40209c <ferror@plt+0xabc>
  402138:	ldp	x29, x30, [sp], #16
  40213c:	ret
  402140:	stp	x29, x30, [sp, #-64]!
  402144:	mov	x29, sp
  402148:	stp	x19, x20, [sp, #16]
  40214c:	mov	x19, x0
  402150:	strb	w1, [sp, #47]
  402154:	mov	w0, #0x2e                  	// #46
  402158:	str	w0, [x19, #32]
  40215c:	add	x20, x19, #0x28
  402160:	ldr	x1, [x19, #48]
  402164:	mov	x0, x20
  402168:	bl	40189c <ferror@plt+0x2bc>
  40216c:	add	x1, sp, #0x2f
  402170:	mov	x0, x20
  402174:	bl	401980 <ferror@plt+0x3a0>
  402178:	mov	w2, #0x0                   	// #0
  40217c:	ldrb	w1, [sp, #47]
  402180:	mov	x0, x19
  402184:	bl	401d7c <ferror@plt+0x79c>
  402188:	ldr	x1, [x19, #8]
  40218c:	add	x0, x0, x1
  402190:	str	x0, [x19, #8]
  402194:	ldr	x1, [x19]
  402198:	ldrb	w0, [x1, x0]
  40219c:	strb	w0, [sp, #63]
  4021a0:	cmp	w0, #0x65
  4021a4:	b.ne	40227c <ferror@plt+0xc9c>  // b.any
  4021a8:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  4021ac:	ldr	x0, [x0, #592]
  4021b0:	ldrh	w0, [x0, #1138]
  4021b4:	tst	w0, #0x6
  4021b8:	b.eq	4021cc <ferror@plt+0xbec>  // b.none
  4021bc:	ldr	x1, [x19, #16]
  4021c0:	mov	w0, #0x2c                  	// #44
  4021c4:	bl	402618 <ferror@plt+0x1038>
  4021c8:	cbnz	w0, 40228c <ferror@plt+0xcac>
  4021cc:	add	x1, sp, #0x3f
  4021d0:	mov	x0, x20
  4021d4:	bl	401980 <ferror@plt+0x3a0>
  4021d8:	ldr	x0, [x19, #8]
  4021dc:	add	x0, x0, #0x1
  4021e0:	str	x0, [x19, #8]
  4021e4:	ldr	x1, [x19]
  4021e8:	ldrb	w1, [x1, x0]
  4021ec:	strb	w1, [sp, #63]
  4021f0:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  4021f4:	ldr	x0, [x0, #592]
  4021f8:	ldr	x0, [x0, #1248]
  4021fc:	ldrb	w0, [x0]
  402200:	cmp	w0, #0x64
  402204:	mov	w0, #0x2d                  	// #45
  402208:	mov	w2, #0x5f                  	// #95
  40220c:	csel	w0, w0, w2, ne  // ne = any
  402210:	cmp	w1, w0
  402214:	b.eq	402298 <ferror@plt+0xcb8>  // b.none
  402218:	bl	401490 <__ctype_b_loc@plt>
  40221c:	ldrb	w2, [sp, #63]
  402220:	and	x1, x2, #0xff
  402224:	ldr	x0, [x0]
  402228:	ldrh	w0, [x0, x1, lsl #1]
  40222c:	tbnz	w0, #11, 402260 <ferror@plt+0xc80>
  402230:	cmp	w2, #0x40
  402234:	b.ls	4022c0 <ferror@plt+0xce0>  // b.plast
  402238:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  40223c:	ldr	x0, [x0, #592]
  402240:	ldr	x0, [x0, #1248]
  402244:	ldrb	w0, [x0]
  402248:	cmp	w0, #0x64
  40224c:	mov	w0, #0x5a                  	// #90
  402250:	mov	w1, #0x46                  	// #70
  402254:	csel	w0, w0, w1, ne  // ne = any
  402258:	cmp	w2, w0
  40225c:	b.gt	4022c0 <ferror@plt+0xce0>
  402260:	mov	w2, #0x1                   	// #1
  402264:	mov	w1, #0x0                   	// #0
  402268:	mov	x0, x19
  40226c:	bl	401d7c <ferror@plt+0x79c>
  402270:	ldr	x1, [x19, #8]
  402274:	add	x1, x1, x0
  402278:	str	x1, [x19, #8]
  40227c:	mov	w1, #0x0                   	// #0
  402280:	mov	x0, x20
  402284:	bl	40199c <ferror@plt+0x3bc>
  402288:	mov	w0, #0x0                   	// #0
  40228c:	ldp	x19, x20, [sp, #16]
  402290:	ldp	x29, x30, [sp], #64
  402294:	ret
  402298:	add	x1, sp, #0x3f
  40229c:	mov	x0, x20
  4022a0:	bl	401980 <ferror@plt+0x3a0>
  4022a4:	ldr	x0, [x19, #8]
  4022a8:	add	x0, x0, #0x1
  4022ac:	str	x0, [x19, #8]
  4022b0:	ldr	x1, [x19]
  4022b4:	ldrb	w0, [x1, x0]
  4022b8:	strb	w0, [sp, #63]
  4022bc:	b	402218 <ferror@plt+0xc38>
  4022c0:	ldr	x1, [x19, #16]
  4022c4:	mov	w0, #0x15                  	// #21
  4022c8:	bl	402618 <ferror@plt+0x1038>
  4022cc:	b	40228c <ferror@plt+0xcac>
  4022d0:	stp	x29, x30, [sp, #-48]!
  4022d4:	mov	x29, sp
  4022d8:	stp	x19, x20, [sp, #16]
  4022dc:	stp	x21, x22, [sp, #32]
  4022e0:	mov	x22, x0
  4022e4:	ldr	x0, [x0, #8]
  4022e8:	sub	x0, x0, #0x1
  4022ec:	ldr	x1, [x22]
  4022f0:	add	x21, x1, x0
  4022f4:	ldrb	w19, [x1, x0]
  4022f8:	mov	w0, #0x2d                  	// #45
  4022fc:	str	w0, [x22, #32]
  402300:	mov	x20, #0x0                   	// #0
  402304:	b	402310 <ferror@plt+0xd30>
  402308:	add	x20, x20, #0x1
  40230c:	ldrb	w19, [x21, x20]
  402310:	sub	w1, w19, #0x61
  402314:	and	w1, w1, #0xff
  402318:	cmp	w1, #0x19
  40231c:	b.ls	402308 <ferror@plt+0xd28>  // b.plast
  402320:	bl	401490 <__ctype_b_loc@plt>
  402324:	and	x2, x19, #0xff
  402328:	ldr	x1, [x0]
  40232c:	ldrh	w1, [x1, x2, lsl #1]
  402330:	and	w1, w1, #0x800
  402334:	cmp	w19, #0x5f
  402338:	ccmp	w1, #0x0, #0x0, ne  // ne = any
  40233c:	b.ne	402308 <ferror@plt+0xd28>  // b.any
  402340:	mov	x2, x21
  402344:	mov	x1, x20
  402348:	add	x0, x22, #0x28
  40234c:	bl	401a18 <ferror@plt+0x438>
  402350:	ldr	x0, [x22, #8]
  402354:	sub	x0, x0, #0x1
  402358:	add	x20, x0, x20
  40235c:	str	x20, [x22, #8]
  402360:	ldp	x19, x20, [sp, #16]
  402364:	ldp	x21, x22, [sp, #32]
  402368:	ldp	x29, x30, [sp], #48
  40236c:	ret
  402370:	stp	x29, x30, [sp, #-16]!
  402374:	mov	x29, sp
  402378:	mov	x2, #0x0                   	// #0
  40237c:	mov	x1, #0x1                   	// #1
  402380:	add	x0, x0, #0x28
  402384:	bl	401804 <ferror@plt+0x224>
  402388:	ldp	x29, x30, [sp], #16
  40238c:	ret
  402390:	stp	x29, x30, [sp, #-16]!
  402394:	mov	x29, sp
  402398:	add	x0, x0, #0x28
  40239c:	bl	401bf8 <ferror@plt+0x618>
  4023a0:	ldp	x29, x30, [sp], #16
  4023a4:	ret
  4023a8:	mov	x2, #0x1                   	// #1
  4023ac:	str	x2, [x0, #16]
  4023b0:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  4023b4:	ldr	x0, [x0, #592]
  4023b8:	str	x1, [x0, #1112]
  4023bc:	ret
  4023c0:	stp	x29, x30, [sp, #-32]!
  4023c4:	mov	x29, sp
  4023c8:	stp	x19, x20, [sp, #16]
  4023cc:	mov	x19, x0
  4023d0:	ldr	w0, [x0, #32]
  4023d4:	str	w0, [x19, #36]
  4023d8:	ldr	x3, [x19, #16]
  4023dc:	ldr	x2, [x19, #8]
  4023e0:	mov	w1, #0x0                   	// #0
  4023e4:	cbz	x2, 4023fc <ferror@plt+0xe1c>
  4023e8:	ldr	x1, [x19]
  4023ec:	add	x1, x1, x2
  4023f0:	ldurb	w1, [x1, #-1]
  4023f4:	cmp	w1, #0xa
  4023f8:	cset	w1, eq  // eq = none
  4023fc:	add	x1, x3, w1, sxtw
  402400:	str	x1, [x19, #16]
  402404:	cbz	w0, 40244c <ferror@plt+0xe6c>
  402408:	str	wzr, [x19, #32]
  40240c:	ldr	x1, [x19, #24]
  402410:	mov	w0, #0x0                   	// #0
  402414:	cmp	x2, x1
  402418:	b.eq	402440 <ferror@plt+0xe60>  // b.none
  40241c:	adrp	x20, 42c000 <ferror@plt+0x2aa20>
  402420:	ldr	x0, [x20, #592]
  402424:	ldr	x1, [x0, #1784]
  402428:	mov	x0, x19
  40242c:	blr	x1
  402430:	cbnz	w0, 402440 <ferror@plt+0xe60>
  402434:	ldr	w1, [x19, #32]
  402438:	cmp	w1, #0x23
  40243c:	b.eq	402420 <ferror@plt+0xe40>  // b.none
  402440:	ldp	x19, x20, [sp, #16]
  402444:	ldp	x29, x30, [sp], #32
  402448:	ret
  40244c:	mov	w0, #0x14                  	// #20
  402450:	bl	402618 <ferror@plt+0x1038>
  402454:	b	402440 <ferror@plt+0xe60>
  402458:	stp	x29, x30, [sp, #-32]!
  40245c:	mov	x29, sp
  402460:	str	x19, [sp, #16]
  402464:	mov	x19, x0
  402468:	mov	x0, x1
  40246c:	str	x1, [x19]
  402470:	str	xzr, [x19, #8]
  402474:	bl	4012a0 <strlen@plt>
  402478:	str	x0, [x19, #24]
  40247c:	mov	w0, #0x1                   	// #1
  402480:	str	w0, [x19, #36]
  402484:	str	w0, [x19, #32]
  402488:	mov	x0, x19
  40248c:	bl	4023c0 <ferror@plt+0xde0>
  402490:	ldr	x19, [sp, #16]
  402494:	ldp	x29, x30, [sp], #32
  402498:	ret
  40249c:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  4024a0:	ldr	x2, [x0, #592]
  4024a4:	adrp	x0, 415000 <ferror@plt+0x13a20>
  4024a8:	ldr	x0, [x0, #416]
  4024ac:	str	x0, [x2, #1808]
  4024b0:	adrp	x1, 42c000 <ferror@plt+0x2aa20>
  4024b4:	add	x0, x1, #0x1e8
  4024b8:	ldr	x1, [x1, #488]
  4024bc:	str	x1, [x2, #1816]
  4024c0:	ldr	x1, [x0, #8]
  4024c4:	str	x1, [x2, #1824]
  4024c8:	ldr	x1, [x0, #16]
  4024cc:	str	x1, [x2, #1832]
  4024d0:	ldr	x1, [x0, #24]
  4024d4:	str	x1, [x2, #1840]
  4024d8:	ldr	x0, [x0, #32]
  4024dc:	str	x0, [x2, #1848]
  4024e0:	mov	x0, #0x0                   	// #0
  4024e4:	add	x2, x2, #0x740
  4024e8:	adrp	x3, 414000 <ferror@plt+0x12a20>
  4024ec:	add	x3, x3, #0xfe8
  4024f0:	ldr	x1, [x3, x0, lsl #3]
  4024f4:	str	x1, [x2, x0, lsl #3]
  4024f8:	add	x0, x0, #0x1
  4024fc:	cmp	x0, #0x30
  402500:	b.ne	4024f0 <ferror@plt+0xf10>  // b.any
  402504:	ret
  402508:	stp	x29, x30, [sp, #-48]!
  40250c:	mov	x29, sp
  402510:	stp	x19, x20, [sp, #16]
  402514:	str	x21, [sp, #32]
  402518:	mov	w20, w0
  40251c:	bl	401590 <__errno_location@plt>
  402520:	mov	x19, x0
  402524:	ldr	w21, [x0]
  402528:	cmp	w20, #0x2
  40252c:	b.eq	402554 <ferror@plt+0xf74>  // b.none
  402530:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  402534:	ldr	x0, [x0, #592]
  402538:	mov	w1, #0x7fffffff            	// #2147483647
  40253c:	str	w1, [x0, #1128]
  402540:	str	w21, [x19]
  402544:	ldp	x19, x20, [sp, #16]
  402548:	ldr	x21, [sp, #32]
  40254c:	ldp	x29, x30, [sp], #48
  402550:	ret
  402554:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  402558:	ldr	x0, [x0, #592]
  40255c:	ldrb	w20, [x0, #1136]
  402560:	mov	x2, x20
  402564:	ldr	x1, [x0, #1120]
  402568:	mov	w0, #0x2                   	// #2
  40256c:	bl	401430 <write@plt>
  402570:	cmp	x0, x20
  402574:	b.eq	40259c <ferror@plt+0xfbc>  // b.none
  402578:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  40257c:	ldr	x0, [x0, #592]
  402580:	ldr	w2, [x0, #1128]
  402584:	mov	w1, #0x7fffffff            	// #2147483647
  402588:	cmp	w2, w1
  40258c:	b.ne	402540 <ferror@plt+0xf60>  // b.any
  402590:	mov	w1, #0x1                   	// #1
  402594:	str	w1, [x0, #1128]
  402598:	b	402540 <ferror@plt+0xf60>
  40259c:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  4025a0:	ldr	x1, [x0, #592]
  4025a4:	ldr	w0, [x1, #1128]
  4025a8:	add	w0, w0, #0x1
  4025ac:	str	w0, [x1, #1128]
  4025b0:	b	402578 <ferror@plt+0xf98>
  4025b4:	stp	x29, x30, [sp, #-32]!
  4025b8:	mov	x29, sp
  4025bc:	stp	x19, x20, [sp, #16]
  4025c0:	mov	x19, x1
  4025c4:	adrp	x20, 42c000 <ferror@plt+0x2aa20>
  4025c8:	mov	x1, x0
  4025cc:	ldr	x0, [x20, #592]
  4025d0:	bl	4023a8 <ferror@plt+0xdc8>
  4025d4:	mov	x1, x19
  4025d8:	ldr	x0, [x20, #592]
  4025dc:	bl	403b04 <ferror@plt+0x2524>
  4025e0:	mov	x19, x20
  4025e4:	mov	w1, w0
  4025e8:	cbnz	w0, 402608 <ferror@plt+0x1028>
  4025ec:	ldr	x0, [x19, #592]
  4025f0:	ldr	w1, [x0, #32]
  4025f4:	cbz	w1, 402608 <ferror@plt+0x1028>
  4025f8:	ldr	x1, [x0, #1792]
  4025fc:	blr	x1
  402600:	mov	w1, w0
  402604:	cbz	w0, 4025ec <ferror@plt+0x100c>
  402608:	mov	w0, w1
  40260c:	ldp	x19, x20, [sp, #16]
  402610:	ldp	x29, x30, [sp], #32
  402614:	ret
  402618:	stp	x29, x30, [sp, #-304]!
  40261c:	mov	x29, sp
  402620:	stp	x19, x20, [sp, #16]
  402624:	stp	x21, x22, [sp, #32]
  402628:	mov	w19, w0
  40262c:	mov	x21, x1
  402630:	str	x2, [sp, #256]
  402634:	str	x3, [sp, #264]
  402638:	str	x4, [sp, #272]
  40263c:	str	x5, [sp, #280]
  402640:	str	x6, [sp, #288]
  402644:	str	x7, [sp, #296]
  402648:	str	q0, [sp, #128]
  40264c:	str	q1, [sp, #144]
  402650:	str	q2, [sp, #160]
  402654:	str	q3, [sp, #176]
  402658:	str	q4, [sp, #192]
  40265c:	str	q5, [sp, #208]
  402660:	str	q6, [sp, #224]
  402664:	str	q7, [sp, #240]
  402668:	adrp	x0, 415000 <ferror@plt+0x13a20>
  40266c:	add	x0, x0, #0x168
  402670:	ldrb	w20, [x0, w19, uxtw]
  402674:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  402678:	ldr	x1, [x0, #592]
  40267c:	add	x0, x1, w20, sxtw #3
  402680:	ldr	x22, [x0, #1816]
  402684:	ldrh	w2, [x1, #1138]
  402688:	and	w0, w2, #0x4
  40268c:	cmp	w19, #0x22
  402690:	ccmp	w0, #0x0, #0x0, hi  // hi = pmore
  402694:	b.eq	402780 <ferror@plt+0x11a0>  // b.none
  402698:	str	x23, [sp, #48]
  40269c:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  4026a0:	ldr	x0, [x0, #568]
  4026a4:	bl	401510 <fflush@plt>
  4026a8:	add	x0, sp, #0x130
  4026ac:	str	x0, [sp, #96]
  4026b0:	str	x0, [sp, #104]
  4026b4:	add	x0, sp, #0x100
  4026b8:	str	x0, [sp, #112]
  4026bc:	mov	w0, #0xffffffd0            	// #-48
  4026c0:	str	w0, [sp, #120]
  4026c4:	mov	w0, #0xffffff80            	// #-128
  4026c8:	str	w0, [sp, #124]
  4026cc:	adrp	x23, 42c000 <ferror@plt+0x2aa20>
  4026d0:	mov	x2, x22
  4026d4:	adrp	x1, 412000 <ferror@plt+0x10a20>
  4026d8:	add	x1, x1, #0x3d8
  4026dc:	ldr	x0, [x23, #544]
  4026e0:	bl	4015b0 <fprintf@plt>
  4026e4:	ldp	x0, x1, [sp, #96]
  4026e8:	stp	x0, x1, [sp, #64]
  4026ec:	ldp	x0, x1, [sp, #112]
  4026f0:	stp	x0, x1, [sp, #80]
  4026f4:	adrp	x22, 42c000 <ferror@plt+0x2aa20>
  4026f8:	ldr	x0, [x22, #592]
  4026fc:	add	x19, x0, w19, uxtw #3
  402700:	add	x2, sp, #0x40
  402704:	ldr	x1, [x19, #1856]
  402708:	ldr	x0, [x23, #544]
  40270c:	bl	401580 <vfprintf@plt>
  402710:	ldr	x0, [x22, #592]
  402714:	ldr	x2, [x0, #1112]
  402718:	cbz	x2, 402744 <ferror@plt+0x1164>
  40271c:	cbz	x21, 402798 <ferror@plt+0x11b8>
  402720:	adrp	x1, 412000 <ferror@plt+0x10a20>
  402724:	add	x1, x1, #0x3e0
  402728:	ldr	x0, [x23, #544]
  40272c:	bl	4015b0 <fprintf@plt>
  402730:	mov	x2, x21
  402734:	adrp	x0, 415000 <ferror@plt+0x13a20>
  402738:	ldr	x1, [x0, #408]
  40273c:	ldr	x0, [x23, #544]
  402740:	bl	4015b0 <fprintf@plt>
  402744:	adrp	x19, 42c000 <ferror@plt+0x2aa20>
  402748:	ldr	x3, [x19, #544]
  40274c:	mov	x2, #0x2                   	// #2
  402750:	mov	x1, #0x1                   	// #1
  402754:	adrp	x0, 412000 <ferror@plt+0x10a20>
  402758:	add	x0, x0, #0x400
  40275c:	bl	401500 <fwrite@plt>
  402760:	ldr	x0, [x19, #544]
  402764:	bl	401510 <fflush@plt>
  402768:	add	w0, w20, #0x1
  40276c:	ldr	x23, [sp, #48]
  402770:	ldp	x19, x20, [sp, #16]
  402774:	ldp	x21, x22, [sp, #32]
  402778:	ldp	x29, x30, [sp], #304
  40277c:	ret
  402780:	mov	w0, #0x0                   	// #0
  402784:	tbz	w2, #1, 402770 <ferror@plt+0x1190>
  402788:	str	x23, [sp, #48]
  40278c:	ldr	x22, [x1, #1848]
  402790:	mov	w20, #0xff                  	// #255
  402794:	b	40269c <ferror@plt+0x10bc>
  402798:	mov	x1, #0x0                   	// #0
  40279c:	add	x0, x0, #0x1f0
  4027a0:	bl	401bdc <ferror@plt+0x5fc>
  4027a4:	mov	x19, x0
  4027a8:	adrp	x21, 42c000 <ferror@plt+0x2aa20>
  4027ac:	ldr	x0, [x21, #592]
  4027b0:	ldr	x1, [x19]
  4027b4:	add	x0, x0, #0x218
  4027b8:	bl	401bcc <ferror@plt+0x5ec>
  4027bc:	ldr	x1, [x21, #592]
  4027c0:	ldr	x3, [x0, #208]
  4027c4:	ldr	x2, [x1, #1808]
  4027c8:	adrp	x1, 412000 <ferror@plt+0x10a20>
  4027cc:	add	x1, x1, #0x3e8
  4027d0:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  4027d4:	ldr	x0, [x0, #544]
  4027d8:	bl	4015b0 <fprintf@plt>
  4027dc:	ldr	x0, [x21, #592]
  4027e0:	ldr	x0, [x0, #1248]
  4027e4:	ldrb	w0, [x0]
  4027e8:	cmp	w0, #0x64
  4027ec:	b.eq	402744 <ferror@plt+0x1164>  // b.none
  4027f0:	ldr	x0, [x19]
  4027f4:	cmp	x0, #0x1
  4027f8:	b.ls	402744 <ferror@plt+0x1164>  // b.plast
  4027fc:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  402800:	ldr	x3, [x0, #544]
  402804:	mov	x2, #0x2                   	// #2
  402808:	mov	x1, #0x1                   	// #1
  40280c:	adrp	x0, 412000 <ferror@plt+0x10a20>
  402810:	add	x0, x0, #0x3f8
  402814:	bl	401500 <fwrite@plt>
  402818:	b	402744 <ferror@plt+0x1164>
  40281c:	stp	x29, x30, [sp, #-16]!
  402820:	mov	x29, sp
  402824:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  402828:	ldr	x0, [x0, #592]
  40282c:	ldr	x0, [x0, #2280]
  402830:	cmn	x0, #0x1
  402834:	b.eq	40283c <ferror@plt+0x125c>  // b.none
  402838:	bl	4013a0 <catclose@plt>
  40283c:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  402840:	ldr	x0, [x0, #592]
  402844:	add	x0, x0, #0x4f0
  402848:	bl	412310 <ferror@plt+0x10d30>
  40284c:	ldp	x29, x30, [sp], #16
  402850:	ret
  402854:	stp	x29, x30, [sp, #-32]!
  402858:	mov	x29, sp
  40285c:	str	x19, [sp, #16]
  402860:	mov	x1, #0x0                   	// #0
  402864:	bl	402618 <ferror@plt+0x1038>
  402868:	mov	w19, w0
  40286c:	bl	40281c <ferror@plt+0x123c>
  402870:	mov	w0, w19
  402874:	bl	4012c0 <exit@plt>
  402878:	mov	x2, x0
  40287c:	mul	x0, x0, x1
  402880:	cmn	x0, #0x1
  402884:	b.eq	40289c <ferror@plt+0x12bc>  // b.none
  402888:	cbz	x2, 402898 <ferror@plt+0x12b8>
  40288c:	udiv	x2, x0, x2
  402890:	cmp	x2, x1
  402894:	b.ne	40289c <ferror@plt+0x12bc>  // b.any
  402898:	ret
  40289c:	stp	x29, x30, [sp, #-16]!
  4028a0:	mov	x29, sp
  4028a4:	mov	w0, #0x4                   	// #4
  4028a8:	bl	402854 <ferror@plt+0x1274>
  4028ac:	adds	x0, x0, x1
  4028b0:	ccmn	x0, #0x1, #0x4, cc  // cc = lo, ul, last
  4028b4:	ccmp	x1, x0, #0x2, ne  // ne = any
  4028b8:	b.hi	4028c0 <ferror@plt+0x12e0>  // b.pmore
  4028bc:	ret
  4028c0:	stp	x29, x30, [sp, #-16]!
  4028c4:	mov	x29, sp
  4028c8:	mov	w0, #0x4                   	// #4
  4028cc:	bl	402854 <ferror@plt+0x1274>
  4028d0:	stp	x29, x30, [sp, #-16]!
  4028d4:	mov	x29, sp
  4028d8:	bl	401340 <malloc@plt>
  4028dc:	cbz	x0, 4028e8 <ferror@plt+0x1308>
  4028e0:	ldp	x29, x30, [sp], #16
  4028e4:	ret
  4028e8:	mov	w0, #0x4                   	// #4
  4028ec:	bl	402854 <ferror@plt+0x1274>
  4028f0:	stp	x29, x30, [sp, #-16]!
  4028f4:	mov	x29, sp
  4028f8:	bl	4013e0 <realloc@plt>
  4028fc:	cbz	x0, 402908 <ferror@plt+0x1328>
  402900:	ldp	x29, x30, [sp], #16
  402904:	ret
  402908:	mov	w0, #0x4                   	// #4
  40290c:	bl	402854 <ferror@plt+0x1274>
  402910:	stp	x29, x30, [sp, #-16]!
  402914:	mov	x29, sp
  402918:	bl	4013f0 <strdup@plt>
  40291c:	cbz	x0, 402928 <ferror@plt+0x1348>
  402920:	ldp	x29, x30, [sp], #16
  402924:	ret
  402928:	mov	w0, #0x4                   	// #4
  40292c:	bl	402854 <ferror@plt+0x1274>
  402930:	stp	x29, x30, [sp, #-288]!
  402934:	mov	x29, sp
  402938:	str	x19, [sp, #16]
  40293c:	str	x1, [sp, #232]
  402940:	str	x2, [sp, #240]
  402944:	str	x3, [sp, #248]
  402948:	str	x4, [sp, #256]
  40294c:	str	x5, [sp, #264]
  402950:	str	x6, [sp, #272]
  402954:	str	x7, [sp, #280]
  402958:	str	q0, [sp, #96]
  40295c:	str	q1, [sp, #112]
  402960:	str	q2, [sp, #128]
  402964:	str	q3, [sp, #144]
  402968:	str	q4, [sp, #160]
  40296c:	str	q5, [sp, #176]
  402970:	str	q6, [sp, #192]
  402974:	str	q7, [sp, #208]
  402978:	add	x1, sp, #0x120
  40297c:	str	x1, [sp, #64]
  402980:	str	x1, [sp, #72]
  402984:	add	x1, sp, #0xe0
  402988:	str	x1, [sp, #80]
  40298c:	mov	w1, #0xffffffc8            	// #-56
  402990:	str	w1, [sp, #88]
  402994:	mov	w1, #0xffffff80            	// #-128
  402998:	str	w1, [sp, #92]
  40299c:	ldp	x2, x3, [sp, #64]
  4029a0:	stp	x2, x3, [sp, #32]
  4029a4:	ldp	x2, x3, [sp, #80]
  4029a8:	stp	x2, x3, [sp, #48]
  4029ac:	add	x2, sp, #0x20
  4029b0:	mov	x1, x0
  4029b4:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  4029b8:	ldr	x0, [x0, #568]
  4029bc:	bl	401580 <vfprintf@plt>
  4029c0:	tbnz	w0, #31, 4029f4 <ferror@plt+0x1414>
  4029c4:	mov	w19, w0
  4029c8:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  4029cc:	ldr	x0, [x0, #568]
  4029d0:	bl	4015e0 <ferror@plt>
  4029d4:	cbnz	w0, 4029f4 <ferror@plt+0x1414>
  4029d8:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  4029dc:	ldr	x0, [x0, #592]
  4029e0:	str	xzr, [x0, #1104]
  4029e4:	sxtw	x0, w19
  4029e8:	ldr	x19, [sp, #16]
  4029ec:	ldp	x29, x30, [sp], #288
  4029f0:	ret
  4029f4:	mov	w0, #0x5                   	// #5
  4029f8:	bl	402854 <ferror@plt+0x1274>
  4029fc:	stp	x29, x30, [sp, #-32]!
  402a00:	mov	x29, sp
  402a04:	str	x19, [sp, #16]
  402a08:	mov	x19, x1
  402a0c:	bl	4012b0 <fputs@plt>
  402a10:	tbnz	w0, #31, 402a2c <ferror@plt+0x144c>
  402a14:	mov	x0, x19
  402a18:	bl	4015e0 <ferror@plt>
  402a1c:	cbnz	w0, 402a2c <ferror@plt+0x144c>
  402a20:	ldr	x19, [sp, #16]
  402a24:	ldp	x29, x30, [sp], #32
  402a28:	ret
  402a2c:	mov	w0, #0x5                   	// #5
  402a30:	bl	402854 <ferror@plt+0x1274>
  402a34:	stp	x29, x30, [sp, #-32]!
  402a38:	mov	x29, sp
  402a3c:	str	x19, [sp, #16]
  402a40:	mov	w19, w0
  402a44:	adrp	x1, 42c000 <ferror@plt+0x2aa20>
  402a48:	ldr	x1, [x1, #568]
  402a4c:	bl	4012e0 <fputc@plt>
  402a50:	tbnz	w0, #31, 402a98 <ferror@plt+0x14b8>
  402a54:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  402a58:	ldr	x0, [x0, #568]
  402a5c:	bl	4015e0 <ferror@plt>
  402a60:	cbnz	w0, 402a98 <ferror@plt+0x14b8>
  402a64:	mov	x0, #0x0                   	// #0
  402a68:	cmp	w19, #0xa
  402a6c:	b.eq	402a80 <ferror@plt+0x14a0>  // b.none
  402a70:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  402a74:	ldr	x0, [x0, #592]
  402a78:	ldr	x0, [x0, #1104]
  402a7c:	add	x0, x0, #0x1
  402a80:	adrp	x1, 42c000 <ferror@plt+0x2aa20>
  402a84:	ldr	x1, [x1, #592]
  402a88:	str	x0, [x1, #1104]
  402a8c:	ldr	x19, [sp, #16]
  402a90:	ldp	x29, x30, [sp], #32
  402a94:	ret
  402a98:	mov	w0, #0x5                   	// #5
  402a9c:	bl	402854 <ferror@plt+0x1274>
  402aa0:	stp	x29, x30, [sp, #-32]!
  402aa4:	mov	x29, sp
  402aa8:	str	x19, [sp, #16]
  402aac:	mov	x19, x0
  402ab0:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  402ab4:	ldr	x0, [x0, #592]
  402ab8:	adrp	x2, 412000 <ferror@plt+0x10a20>
  402abc:	add	x2, x2, #0x408
  402ac0:	ldr	x1, [x0, #1248]
  402ac4:	adrp	x0, 412000 <ferror@plt+0x10a20>
  402ac8:	add	x0, x0, #0x410
  402acc:	bl	402930 <ferror@plt+0x1350>
  402ad0:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  402ad4:	ldr	x1, [x0, #568]
  402ad8:	adrp	x0, 415000 <ferror@plt+0x13a20>
  402adc:	add	x0, x0, #0x1a8
  402ae0:	bl	4029fc <ferror@plt+0x141c>
  402ae4:	cbz	x19, 402b08 <ferror@plt+0x1528>
  402ae8:	mov	w0, #0xa                   	// #10
  402aec:	bl	402a34 <ferror@plt+0x1454>
  402af0:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  402af4:	ldr	x0, [x0, #592]
  402af8:	ldr	x1, [x0, #1248]
  402afc:	mov	x2, x1
  402b00:	mov	x0, x19
  402b04:	bl	402930 <ferror@plt+0x1350>
  402b08:	ldr	x19, [sp, #16]
  402b0c:	ldp	x29, x30, [sp], #32
  402b10:	ret
  402b14:	stp	x29, x30, [sp, #-32]!
  402b18:	mov	x29, sp
  402b1c:	str	x19, [sp, #16]
  402b20:	mov	x19, x0
  402b24:	bl	401510 <fflush@plt>
  402b28:	tbnz	w0, #31, 402b44 <ferror@plt+0x1564>
  402b2c:	mov	x0, x19
  402b30:	bl	4015e0 <ferror@plt>
  402b34:	cbnz	w0, 402b44 <ferror@plt+0x1564>
  402b38:	ldr	x19, [sp, #16]
  402b3c:	ldp	x29, x30, [sp], #32
  402b40:	ret
  402b44:	mov	w0, #0x5                   	// #5
  402b48:	bl	402854 <ferror@plt+0x1274>
  402b4c:	stp	x29, x30, [sp, #-96]!
  402b50:	mov	x29, sp
  402b54:	stp	x19, x20, [sp, #16]
  402b58:	stp	x23, x24, [sp, #48]
  402b5c:	stp	x25, x26, [sp, #64]
  402b60:	stp	x27, x28, [sp, #80]
  402b64:	and	w27, w1, #0xff
  402b68:	mov	x1, x0
  402b6c:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  402b70:	ldr	x0, [x0, #592]
  402b74:	bl	403b04 <ferror@plt+0x2524>
  402b78:	mov	w19, w0
  402b7c:	adrp	x20, 42c000 <ferror@plt+0x2aa20>
  402b80:	cbnz	w0, 402ba0 <ferror@plt+0x15c0>
  402b84:	ldr	x0, [x20, #592]
  402b88:	ldr	w19, [x0, #32]
  402b8c:	cbz	w19, 402c3c <ferror@plt+0x165c>
  402b90:	ldr	x1, [x0, #1792]
  402b94:	blr	x1
  402b98:	mov	w19, w0
  402b9c:	cbz	w0, 402b84 <ferror@plt+0x15a4>
  402ba0:	adrp	x20, 42c000 <ferror@plt+0x2aa20>
  402ba4:	ldr	x23, [x20, #592]
  402ba8:	add	x26, x23, #0x218
  402bac:	mov	x1, #0x0                   	// #0
  402bb0:	mov	x0, x26
  402bb4:	bl	401bcc <ferror@plt+0x5ec>
  402bb8:	mov	x24, x0
  402bbc:	mov	x1, #0x0                   	// #0
  402bc0:	add	x0, x23, #0x1f0
  402bc4:	bl	401bcc <ferror@plt+0x5ec>
  402bc8:	mov	x25, x0
  402bcc:	ldr	x0, [x20, #592]
  402bd0:	ldr	x1, [x0, #1248]
  402bd4:	ldrb	w1, [x1]
  402bd8:	cmp	w1, #0x64
  402bdc:	b.eq	402d10 <ferror@plt+0x1730>  // b.none
  402be0:	ldr	x1, [x0, #88]
  402be4:	mov	w28, #0x0                   	// #0
  402be8:	cmp	x1, #0x1
  402bec:	b.eq	402cdc <ferror@plt+0x16fc>  // b.none
  402bf0:	cbz	w28, 402c00 <ferror@plt+0x1620>
  402bf4:	ldr	x0, [x23, #504]
  402bf8:	cmp	x0, #0x1
  402bfc:	b.eq	402e20 <ferror@plt+0x1840>  // b.none
  402c00:	cmp	w19, #0x7
  402c04:	b.eq	402c20 <ferror@plt+0x1640>  // b.none
  402c08:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  402c0c:	ldr	x0, [x0, #592]
  402c10:	ldrh	w0, [x0, #1138]
  402c14:	tst	x0, #0x20
  402c18:	ccmp	w27, #0x0, #0x4, ne  // ne = any
  402c1c:	csel	w19, w19, wzr, eq  // eq = none
  402c20:	mov	w0, w19
  402c24:	ldp	x19, x20, [sp, #16]
  402c28:	ldp	x23, x24, [sp, #48]
  402c2c:	ldp	x25, x26, [sp, #64]
  402c30:	ldp	x27, x28, [sp, #80]
  402c34:	ldp	x29, x30, [sp], #96
  402c38:	ret
  402c3c:	ldr	x1, [x0, #1248]
  402c40:	ldrb	w1, [x1]
  402c44:	cmp	w1, #0x64
  402c48:	b.eq	402cac <ferror@plt+0x16cc>  // b.none
  402c4c:	mov	x1, #0x0                   	// #0
  402c50:	add	x0, x0, #0x50
  402c54:	bl	401bdc <ferror@plt+0x5fc>
  402c58:	cbnz	w27, 402c84 <ferror@plt+0x16a4>
  402c5c:	adrp	x1, 42c000 <ferror@plt+0x2aa20>
  402c60:	ldr	x2, [x1, #592]
  402c64:	ldr	x1, [x2, #88]
  402c68:	cmp	x1, #0x1
  402c6c:	b.ne	402ba0 <ferror@plt+0x15c0>  // b.any
  402c70:	ldrh	w0, [x0]
  402c74:	cmp	w0, #0x100
  402c78:	b.ne	402c98 <ferror@plt+0x16b8>  // b.any
  402c7c:	mov	x0, x2
  402c80:	bl	40dcd4 <ferror@plt+0xc6f4>
  402c84:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  402c88:	ldr	x2, [x0, #592]
  402c8c:	ldr	x0, [x2, #88]
  402c90:	cmp	x0, #0x1
  402c94:	b.ne	402ba0 <ferror@plt+0x15c0>  // b.any
  402c98:	mov	x1, #0x0                   	// #0
  402c9c:	add	x0, x2, #0x50
  402ca0:	bl	401bdc <ferror@plt+0x5fc>
  402ca4:	ldrh	w0, [x0]
  402ca8:	cbnz	w0, 402ba0 <ferror@plt+0x15c0>
  402cac:	adrp	x20, 42c000 <ferror@plt+0x2aa20>
  402cb0:	ldr	x0, [x20, #592]
  402cb4:	add	x0, x0, #0x138
  402cb8:	bl	40aa84 <ferror@plt+0x94a4>
  402cbc:	mov	w19, w0
  402cc0:	ldr	x0, [x20, #592]
  402cc4:	ldrh	w0, [x0, #1138]
  402cc8:	tbz	w0, #5, 402ba0 <ferror@plt+0x15c0>
  402ccc:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  402cd0:	ldr	x0, [x0, #568]
  402cd4:	bl	402b14 <ferror@plt+0x1534>
  402cd8:	b	402ba0 <ferror@plt+0x15c0>
  402cdc:	mov	x1, #0x0                   	// #0
  402ce0:	add	x0, x0, #0x50
  402ce4:	bl	401bdc <ferror@plt+0x5fc>
  402ce8:	ldrh	w0, [x0]
  402cec:	cmp	w0, #0x0
  402cf0:	cset	w28, eq  // eq = none
  402cf4:	ldr	x0, [x20, #592]
  402cf8:	ldr	x1, [x0, #1248]
  402cfc:	ldrb	w1, [x1]
  402d00:	cmp	w1, #0x64
  402d04:	b.ne	402bf0 <ferror@plt+0x1610>  // b.any
  402d08:	stp	x21, x22, [sp, #32]
  402d0c:	b	402d18 <ferror@plt+0x1738>
  402d10:	stp	x21, x22, [sp, #32]
  402d14:	mov	w28, #0x0                   	// #0
  402d18:	ldr	x1, [x0, #624]
  402d1c:	cbz	x1, 402eb4 <ferror@plt+0x18d4>
  402d20:	mov	x20, #0x0                   	// #0
  402d24:	adrp	x22, 42c000 <ferror@plt+0x2aa20>
  402d28:	b	402d40 <ferror@plt+0x1760>
  402d2c:	add	x20, x20, #0x1
  402d30:	ldr	x0, [x22, #592]
  402d34:	ldr	x1, [x0, #624]
  402d38:	cmp	x20, x1
  402d3c:	b.cs	402d74 <ferror@plt+0x1794>  // b.hs, b.nlast
  402d40:	mov	x1, x20
  402d44:	add	x0, x0, #0x268
  402d48:	bl	401bcc <ferror@plt+0x5ec>
  402d4c:	mov	x21, x0
  402d50:	mov	x1, #0x0                   	// #0
  402d54:	bl	401bdc <ferror@plt+0x5fc>
  402d58:	ldr	x1, [x21, #8]
  402d5c:	cmp	x1, #0x1
  402d60:	b.ne	402d74 <ferror@plt+0x1794>  // b.any
  402d64:	ldr	x1, [x0]
  402d68:	cbnz	x1, 402d2c <ferror@plt+0x174c>
  402d6c:	ldr	x0, [x0, #32]
  402d70:	cbnz	x0, 402d2c <ferror@plt+0x174c>
  402d74:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  402d78:	ldr	x0, [x0, #592]
  402d7c:	ldr	x1, [x0, #624]
  402d80:	cmp	x1, x20
  402d84:	b.eq	402ebc <ferror@plt+0x18dc>  // b.none
  402d88:	ldp	x21, x22, [sp, #32]
  402d8c:	b	402bf0 <ferror@plt+0x1610>
  402d90:	add	x20, x20, #0x1
  402d94:	ldr	x0, [x21, #8]
  402d98:	cmp	x20, x0
  402d9c:	b.cs	402dbc <ferror@plt+0x17dc>  // b.hs, b.nlast
  402da0:	mov	x1, x20
  402da4:	mov	x0, x21
  402da8:	bl	401bcc <ferror@plt+0x5ec>
  402dac:	ldr	x1, [x0]
  402db0:	cbnz	x1, 402d90 <ferror@plt+0x17b0>
  402db4:	ldr	x0, [x0, #32]
  402db8:	cbnz	x0, 402d90 <ferror@plt+0x17b0>
  402dbc:	ldr	x0, [x21, #8]
  402dc0:	cmp	x0, x20
  402dc4:	b.ne	402e04 <ferror@plt+0x1824>  // b.any
  402dc8:	add	x22, x22, #0x1
  402dcc:	ldr	x0, [x28, #592]
  402dd0:	ldr	x1, [x0, #704]
  402dd4:	cmp	x22, x1
  402dd8:	b.cs	402e04 <ferror@plt+0x1824>  // b.hs, b.nlast
  402ddc:	mov	x1, x22
  402de0:	add	x0, x0, #0x2b8
  402de4:	bl	401bcc <ferror@plt+0x5ec>
  402de8:	mov	x1, #0x0                   	// #0
  402dec:	bl	401bdc <ferror@plt+0x5fc>
  402df0:	mov	x21, x0
  402df4:	ldr	x0, [x0, #8]
  402df8:	cbz	x0, 402dc8 <ferror@plt+0x17e8>
  402dfc:	mov	x20, #0x0                   	// #0
  402e00:	b	402da0 <ferror@plt+0x17c0>
  402e04:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  402e08:	ldr	x0, [x0, #592]
  402e0c:	ldr	x0, [x0, #704]
  402e10:	cmp	x0, x22
  402e14:	cset	w28, eq  // eq = none
  402e18:	ldp	x21, x22, [sp, #32]
  402e1c:	b	402bf0 <ferror@plt+0x1610>
  402e20:	ldr	x0, [x23, #464]
  402e24:	cbnz	x0, 402c00 <ferror@plt+0x1620>
  402e28:	ldr	x1, [x25, #8]
  402e2c:	ldr	x0, [x24, #8]
  402e30:	cmp	x1, x0
  402e34:	b.ne	402c00 <ferror@plt+0x1620>  // b.any
  402e38:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  402e3c:	ldr	x0, [x0, #592]
  402e40:	ldr	x0, [x0, #1248]
  402e44:	ldrb	w0, [x0]
  402e48:	cmp	w0, #0x64
  402e4c:	b.ne	402ea4 <ferror@plt+0x18c4>  // b.any
  402e50:	ldr	x1, [x24, #136]
  402e54:	add	x0, x24, #0x80
  402e58:	bl	40189c <ferror@plt+0x2bc>
  402e5c:	ldr	x1, [x24, #176]
  402e60:	add	x0, x24, #0xa8
  402e64:	bl	40189c <ferror@plt+0x2bc>
  402e68:	ldr	x1, [x24, #8]
  402e6c:	mov	x0, x24
  402e70:	bl	40189c <ferror@plt+0x2bc>
  402e74:	str	xzr, [x25, #8]
  402e78:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  402e7c:	ldr	x0, [x0, #592]
  402e80:	ldr	x0, [x0, #1248]
  402e84:	ldrb	w0, [x0]
  402e88:	cmp	w0, #0x64
  402e8c:	b.ne	402c00 <ferror@plt+0x1620>  // b.any
  402e90:	ldr	x1, [x23, #544]
  402e94:	sub	x1, x1, #0x2
  402e98:	mov	x0, x26
  402e9c:	bl	40189c <ferror@plt+0x2bc>
  402ea0:	b	402c00 <ferror@plt+0x1620>
  402ea4:	ldr	x1, [x24, #48]
  402ea8:	add	x0, x24, #0x28
  402eac:	bl	40189c <ferror@plt+0x2bc>
  402eb0:	b	402e50 <ferror@plt+0x1870>
  402eb4:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  402eb8:	ldr	x0, [x0, #592]
  402ebc:	ldr	x22, [x0, #704]
  402ec0:	cbz	x22, 402e04 <ferror@plt+0x1824>
  402ec4:	mov	x22, #0x0                   	// #0
  402ec8:	adrp	x28, 42c000 <ferror@plt+0x2aa20>
  402ecc:	b	402ddc <ferror@plt+0x17fc>
  402ed0:	stp	x29, x30, [sp, #-368]!
  402ed4:	mov	x29, sp
  402ed8:	stp	x19, x20, [sp, #16]
  402edc:	stp	x21, x22, [sp, #32]
  402ee0:	str	w0, [sp, #108]
  402ee4:	str	x1, [sp, #112]
  402ee8:	mov	x22, x2
  402eec:	mov	x20, x3
  402ef0:	str	x4, [sp, #120]
  402ef4:	add	x0, sp, #0xe0
  402ef8:	bl	401350 <sigemptyset@plt>
  402efc:	adrp	x0, 402000 <ferror@plt+0xa20>
  402f00:	add	x0, x0, #0x508
  402f04:	str	x0, [sp, #216]
  402f08:	str	wzr, [sp, #352]
  402f0c:	mov	x2, #0x0                   	// #0
  402f10:	add	x1, sp, #0xd8
  402f14:	mov	w0, #0x2                   	// #2
  402f18:	bl	401400 <sigaction@plt>
  402f1c:	mov	x2, #0x0                   	// #0
  402f20:	add	x1, sp, #0xd8
  402f24:	mov	w0, #0xf                   	// #15
  402f28:	bl	401400 <sigaction@plt>
  402f2c:	mov	x2, #0x0                   	// #0
  402f30:	add	x1, sp, #0xd8
  402f34:	mov	w0, #0x3                   	// #3
  402f38:	bl	401400 <sigaction@plt>
  402f3c:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  402f40:	ldr	x19, [x0, #592]
  402f44:	str	xzr, [x19, #1112]
  402f48:	ldr	x0, [x19, #2240]
  402f4c:	cbz	x0, 403004 <ferror@plt+0x1a24>
  402f50:	mov	w1, #0x1                   	// #1
  402f54:	adrp	x0, 416000 <ferror@plt+0x14a20>
  402f58:	add	x0, x0, #0x8f0
  402f5c:	bl	4014e0 <catopen@plt>
  402f60:	str	x0, [x19, #2280]
  402f64:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  402f68:	ldr	x19, [x0, #592]
  402f6c:	ldr	x0, [x19, #2280]
  402f70:	cmn	x0, #0x1
  402f74:	b.eq	403014 <ferror@plt+0x1a34>  // b.none
  402f78:	stp	x23, x24, [sp, #48]
  402f7c:	stp	x25, x26, [sp, #64]
  402f80:	stp	x27, x28, [sp, #80]
  402f84:	adrp	x1, 415000 <ferror@plt+0x13a20>
  402f88:	ldr	x3, [x1, #416]
  402f8c:	mov	w2, #0x1                   	// #1
  402f90:	mov	w1, w2
  402f94:	bl	4014d0 <catgets@plt>
  402f98:	str	x0, [x19, #1808]
  402f9c:	mov	x19, #0x0                   	// #0
  402fa0:	adrp	x24, 42c000 <ferror@plt+0x2aa20>
  402fa4:	adrp	x21, 42c000 <ferror@plt+0x2aa20>
  402fa8:	add	x21, x21, #0x1e8
  402fac:	mov	w23, #0x2                   	// #2
  402fb0:	ldr	x25, [x24, #592]
  402fb4:	ldr	x3, [x21, x19, lsl #3]
  402fb8:	add	w2, w19, #0x1
  402fbc:	mov	w1, w23
  402fc0:	ldr	x0, [x25, #2280]
  402fc4:	bl	4014d0 <catgets@plt>
  402fc8:	add	x1, x25, w19, sxtw #3
  402fcc:	str	x0, [x1, #1816]
  402fd0:	add	x19, x19, #0x1
  402fd4:	cmp	x19, #0x5
  402fd8:	b.ne	402fb0 <ferror@plt+0x19d0>  // b.any
  402fdc:	adrp	x0, 415000 <ferror@plt+0x13a20>
  402fe0:	ldrb	w23, [x0, #360]
  402fe4:	add	w27, w23, #0x3
  402fe8:	mov	x19, #0x0                   	// #0
  402fec:	mov	w21, #0x1                   	// #1
  402ff0:	adrp	x28, 42c000 <ferror@plt+0x2aa20>
  402ff4:	adrp	x25, 414000 <ferror@plt+0x12a20>
  402ff8:	add	x25, x25, #0xfe8
  402ffc:	add	x24, x0, #0x168
  403000:	b	403028 <ferror@plt+0x1a48>
  403004:	mov	x0, #0xffffffffffffffff    	// #-1
  403008:	str	x0, [x19, #2280]
  40300c:	bl	40249c <ferror@plt+0xebc>
  403010:	b	403074 <ferror@plt+0x1a94>
  403014:	bl	40249c <ferror@plt+0xebc>
  403018:	b	403074 <ferror@plt+0x1a94>
  40301c:	add	w27, w0, #0x3
  403020:	mov	w21, #0x1                   	// #1
  403024:	mov	w23, w0
  403028:	ldr	x26, [x28, #592]
  40302c:	ldr	x3, [x25, x19, lsl #3]
  403030:	mov	w2, w21
  403034:	mov	w1, w27
  403038:	ldr	x0, [x26, #2280]
  40303c:	bl	4014d0 <catgets@plt>
  403040:	add	x1, x19, #0xe8
  403044:	str	x0, [x26, x1, lsl #3]
  403048:	add	x19, x19, #0x1
  40304c:	cmp	x19, #0x30
  403050:	b.eq	403068 <ferror@plt+0x1a88>  // b.none
  403054:	ldrb	w0, [x19, x24]
  403058:	add	w21, w21, #0x1
  40305c:	cmp	w0, w23
  403060:	b.ne	40301c <ferror@plt+0x1a3c>  // b.any
  403064:	b	403024 <ferror@plt+0x1a44>
  403068:	ldp	x23, x24, [sp, #48]
  40306c:	ldp	x25, x26, [sp, #64]
  403070:	ldp	x27, x28, [sp, #80]
  403074:	mov	x0, x22
  403078:	bl	4015a0 <getenv@plt>
  40307c:	mov	x19, x0
  403080:	cbz	x0, 4031a8 <ferror@plt+0x1bc8>
  403084:	bl	4012a0 <strlen@plt>
  403088:	mov	x21, x0
  40308c:	cbz	x0, 403178 <ferror@plt+0x1b98>
  403090:	bl	401490 <__ctype_b_loc@plt>
  403094:	ldr	x4, [x0]
  403098:	mov	x3, #0x0                   	// #0
  40309c:	ldrb	w0, [x19, x3]
  4030a0:	ldrh	w1, [x4, x0, lsl #1]
  4030a4:	add	x3, x3, #0x1
  4030a8:	ands	w2, w1, #0x800
  4030ac:	ccmp	x21, x3, #0x0, ne  // ne = any
  4030b0:	b.hi	40309c <ferror@plt+0x1abc>  // b.pmore
  4030b4:	mov	x1, #0x45                  	// #69
  4030b8:	cbnz	w2, 403178 <ferror@plt+0x1b98>
  4030bc:	adrp	x19, 42c000 <ferror@plt+0x2aa20>
  4030c0:	ldr	x0, [x19, #592]
  4030c4:	strh	w1, [x0, #1142]
  4030c8:	mov	x2, #0x0                   	// #0
  4030cc:	mov	x1, #0x8                   	// #8
  4030d0:	add	x0, x0, #0x490
  4030d4:	bl	401804 <ferror@plt+0x224>
  4030d8:	ldr	x0, [x19, #592]
  4030dc:	mov	x2, #0x0                   	// #0
  4030e0:	mov	x1, #0x1                   	// #1
  4030e4:	add	x0, x0, #0x4b8
  4030e8:	bl	401804 <ferror@plt+0x224>
  4030ec:	ldr	x0, [x19, #592]
  4030f0:	add	x0, x0, #0x138
  4030f4:	bl	40a75c <ferror@plt+0x917c>
  4030f8:	ldr	x0, [x19, #592]
  4030fc:	mov	x2, #0x0                   	// #0
  403100:	add	x1, x0, #0x138
  403104:	bl	403c58 <ferror@plt+0x2678>
  403108:	ldr	x0, [x19, #592]
  40310c:	add	x0, x0, #0x4f0
  403110:	bl	41221c <ferror@plt+0x10c3c>
  403114:	ldr	x0, [x19, #592]
  403118:	ldr	x0, [x0, #1248]
  40311c:	ldrb	w0, [x0]
  403120:	cmp	w0, #0x64
  403124:	b.ne	4031b0 <ferror@plt+0x1bd0>  // b.any
  403128:	str	x20, [sp, #128]
  40312c:	mov	x0, x20
  403130:	bl	4015a0 <getenv@plt>
  403134:	cbz	x0, 4032bc <ferror@plt+0x1cdc>
  403138:	bl	402910 <ferror@plt+0x1330>
  40313c:	mov	x21, x0
  403140:	str	x0, [sp, #136]
  403144:	mov	x2, #0x0                   	// #0
  403148:	mov	x1, #0x8                   	// #8
  40314c:	add	x0, sp, #0xb0
  403150:	bl	401804 <ferror@plt+0x224>
  403154:	add	x1, sp, #0x80
  403158:	add	x0, sp, #0xb0
  40315c:	bl	401980 <ferror@plt+0x3a0>
  403160:	ldr	x20, [sp, #136]
  403164:	ldrb	w19, [x20]
  403168:	cbz	w19, 403250 <ferror@plt+0x1c70>
  40316c:	bl	401490 <__ctype_b_loc@plt>
  403170:	mov	x22, x0
  403174:	b	403234 <ferror@plt+0x1c54>
  403178:	mov	w2, #0xa                   	// #10
  40317c:	mov	x1, #0x0                   	// #0
  403180:	mov	x0, x19
  403184:	bl	4014a0 <strtol@plt>
  403188:	sxtw	x0, w0
  40318c:	sub	x2, x0, #0x3
  403190:	sub	x0, x0, #0x1
  403194:	mov	x1, #0xfffc                	// #65532
  403198:	cmp	x2, x1
  40319c:	mov	x1, #0x45                  	// #69
  4031a0:	csel	x1, x0, x1, ls  // ls = plast
  4031a4:	b	4030bc <ferror@plt+0x1adc>
  4031a8:	mov	x1, #0x45                  	// #69
  4031ac:	b	4030bc <ferror@plt+0x1adc>
  4031b0:	adrp	x0, 412000 <ferror@plt+0x10a20>
  4031b4:	add	x0, x0, #0x418
  4031b8:	bl	4015a0 <getenv@plt>
  4031bc:	cmp	x0, #0x0
  4031c0:	cset	x0, ne  // ne = any
  4031c4:	ldr	x1, [x19, #592]
  4031c8:	ldrh	w2, [x1, #1138]
  4031cc:	orr	w0, w2, w0, lsl #2
  4031d0:	strh	w0, [x1, #1138]
  4031d4:	b	403128 <ferror@plt+0x1b48>
  4031d8:	add	x1, sp, #0x88
  4031dc:	add	x0, sp, #0xb0
  4031e0:	bl	401980 <ferror@plt+0x3a0>
  4031e4:	ldr	x1, [sp, #136]
  4031e8:	ldrb	w2, [x1]
  4031ec:	cbz	w2, 403250 <ferror@plt+0x1c70>
  4031f0:	ldr	x3, [x22]
  4031f4:	and	x0, x2, #0xff
  4031f8:	ldrh	w0, [x3, x0, lsl #1]
  4031fc:	tbnz	w0, #13, 403214 <ferror@plt+0x1c34>
  403200:	add	x1, x1, #0x1
  403204:	str	x1, [sp, #136]
  403208:	ldrb	w2, [x1]
  40320c:	cbnz	w2, 4031f4 <ferror@plt+0x1c14>
  403210:	b	403228 <ferror@plt+0x1c48>
  403214:	cbz	w2, 403228 <ferror@plt+0x1c48>
  403218:	strb	wzr, [x1]
  40321c:	ldr	x0, [sp, #136]
  403220:	add	x0, x0, #0x1
  403224:	str	x0, [sp, #136]
  403228:	ldr	x20, [sp, #136]
  40322c:	ldrb	w19, [x20]
  403230:	cbz	w19, 403250 <ferror@plt+0x1c70>
  403234:	and	x19, x19, #0xff
  403238:	ldr	x0, [x22]
  40323c:	ldrh	w0, [x0, x19, lsl #1]
  403240:	tbz	w0, #13, 4031d8 <ferror@plt+0x1bf8>
  403244:	add	x20, x20, #0x1
  403248:	str	x20, [sp, #136]
  40324c:	b	403228 <ferror@plt+0x1c48>
  403250:	str	xzr, [sp, #136]
  403254:	add	x1, sp, #0x88
  403258:	add	x0, sp, #0xb0
  40325c:	bl	401980 <ferror@plt+0x3a0>
  403260:	ldr	x19, [sp, #184]
  403264:	sub	w19, w19, #0x1
  403268:	mov	x1, #0x0                   	// #0
  40326c:	add	x0, sp, #0xb0
  403270:	bl	401bcc <ferror@plt+0x5ec>
  403274:	mov	x1, x0
  403278:	mov	w0, w19
  40327c:	bl	409128 <ferror@plt+0x7b48>
  403280:	mov	w19, w0
  403284:	add	x0, sp, #0xb0
  403288:	bl	401bf8 <ferror@plt+0x618>
  40328c:	mov	x0, x21
  403290:	bl	4014c0 <free@plt>
  403294:	cbz	w19, 4032bc <ferror@plt+0x1cdc>
  403298:	bl	40281c <ferror@plt+0x123c>
  40329c:	sub	w0, w19, #0x1
  4032a0:	cmp	w0, #0x4
  4032a4:	csel	w19, w19, wzr, cc  // cc = lo, ul, last
  4032a8:	mov	w0, w19
  4032ac:	ldp	x19, x20, [sp, #16]
  4032b0:	ldp	x21, x22, [sp, #32]
  4032b4:	ldp	x29, x30, [sp], #368
  4032b8:	ret
  4032bc:	ldr	x1, [sp, #112]
  4032c0:	ldr	w0, [sp, #108]
  4032c4:	bl	409128 <ferror@plt+0x7b48>
  4032c8:	mov	w19, w0
  4032cc:	cbnz	w0, 403298 <ferror@plt+0x1cb8>
  4032d0:	mov	w0, #0x0                   	// #0
  4032d4:	bl	401540 <isatty@plt>
  4032d8:	mov	w20, w0
  4032dc:	mov	w0, #0x1                   	// #1
  4032e0:	bl	401540 <isatty@plt>
  4032e4:	mov	w21, w0
  4032e8:	mov	w0, #0x2                   	// #2
  4032ec:	bl	401540 <isatty@plt>
  4032f0:	adrp	x1, 42c000 <ferror@plt+0x2aa20>
  4032f4:	ldr	x1, [x1, #592]
  4032f8:	ldrh	w3, [x1, #1138]
  4032fc:	cbz	w20, 4033cc <ferror@plt+0x1dec>
  403300:	orr	w3, w3, #0x100
  403304:	mov	w4, #0x1                   	// #1
  403308:	cmp	w21, #0x0
  40330c:	mov	w2, #0x20                  	// #32
  403310:	csel	w2, w2, wzr, ne  // ne = any
  403314:	orr	w2, w2, w3
  403318:	cmp	w0, #0x0
  40331c:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  403320:	cset	w0, ne  // ne = any
  403324:	strb	w0, [x1, #1141]
  403328:	and	w0, w2, #0xffffffbf
  40332c:	tst	w3, #0x6
  403330:	csel	w2, w0, w2, ne  // ne = any
  403334:	strh	w2, [x1, #1138]
  403338:	mov	x0, #0x10                  	// #16
  40333c:	str	x0, [x1, #1144]
  403340:	mov	x0, #0xca00                	// #51712
  403344:	movk	x0, #0x3b9a, lsl #16
  403348:	str	x0, [x1, #1152]
  40334c:	mov	x0, #0xfffffffffffffffe    	// #-2
  403350:	str	x0, [x1, #1160]
  403354:	ldr	x2, [x1, #1248]
  403358:	ldrb	w0, [x2]
  40335c:	cmp	w0, #0x64
  403360:	b.eq	40339c <ferror@plt+0x1dbc>  // b.none
  403364:	ldrh	w0, [x1, #1138]
  403368:	tst	w0, #0x6
  40336c:	b.ne	403384 <ferror@plt+0x1da4>  // b.any
  403370:	mov	x3, #0x24                  	// #36
  403374:	str	x3, [x1, #1144]
  403378:	ldrb	w2, [x2]
  40337c:	cmp	w2, #0x64
  403380:	b.eq	40339c <ferror@plt+0x1dbc>  // b.none
  403384:	mov	w2, #0x28                  	// #40
  403388:	and	w0, w0, w2
  40338c:	cmp	w0, #0x20
  403390:	b.eq	4033d8 <ferror@plt+0x1df8>  // b.none
  403394:	ldrh	w0, [x1, #1138]
  403398:	tbnz	w0, #4, 4033fc <ferror@plt+0x1e1c>
  40339c:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  4033a0:	ldr	x0, [x0, #592]
  4033a4:	ldr	x1, [x0, #1216]
  4033a8:	cbnz	x1, 403448 <ferror@plt+0x1e68>
  4033ac:	stp	x23, x24, [sp, #48]
  4033b0:	stp	x25, x26, [sp, #64]
  4033b4:	mov	w20, #0x0                   	// #0
  4033b8:	mov	x22, #0x0                   	// #0
  4033bc:	adrp	x23, 42c000 <ferror@plt+0x2aa20>
  4033c0:	mov	w24, #0x1                   	// #1
  4033c4:	mov	w25, #0x20                  	// #32
  4033c8:	b	40385c <ferror@plt+0x227c>
  4033cc:	mov	w4, #0x0                   	// #0
  4033d0:	mov	w2, #0x0                   	// #0
  4033d4:	b	403314 <ferror@plt+0x1d34>
  4033d8:	mov	x0, #0x0                   	// #0
  4033dc:	bl	402aa0 <ferror@plt+0x14c0>
  4033e0:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  4033e4:	ldr	x1, [x0, #592]
  4033e8:	ldr	x0, [x1, #1248]
  4033ec:	ldrb	w0, [x0]
  4033f0:	cmp	w0, #0x64
  4033f4:	b.ne	403394 <ferror@plt+0x1db4>  // b.any
  4033f8:	b	40339c <ferror@plt+0x1dbc>
  4033fc:	adrp	x1, 416000 <ferror@plt+0x14a20>
  403400:	add	x1, x1, #0x8f8
  403404:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  403408:	ldr	x0, [x0, #528]
  40340c:	bl	4025b4 <ferror@plt+0xfd4>
  403410:	cbnz	w0, 403830 <ferror@plt+0x2250>
  403414:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  403418:	ldr	x0, [x0, #592]
  40341c:	ldrh	w0, [x0, #1138]
  403420:	tst	w0, #0x6
  403424:	b.ne	40339c <ferror@plt+0x1dbc>  // b.any
  403428:	adrp	x1, 416000 <ferror@plt+0x14a20>
  40342c:	add	x1, x1, #0xf48
  403430:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  403434:	ldr	x0, [x0, #536]
  403438:	bl	4025b4 <ferror@plt+0xfd4>
  40343c:	cbz	w0, 40339c <ferror@plt+0x1dbc>
  403440:	mov	w19, w0
  403444:	b	403298 <ferror@plt+0x1cb8>
  403448:	adrp	x1, 412000 <ferror@plt+0x10a20>
  40344c:	add	x1, x1, #0xea8
  403450:	bl	4023a8 <ferror@plt+0xdc8>
  403454:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  403458:	ldr	x0, [x0, #592]
  40345c:	mov	w1, #0x0                   	// #0
  403460:	ldr	x0, [x0, #1208]
  403464:	bl	402b4c <ferror@plt+0x156c>
  403468:	cbz	w0, 403474 <ferror@plt+0x1e94>
  40346c:	mov	w19, w0
  403470:	b	403298 <ferror@plt+0x1cb8>
  403474:	ldr	x0, [sp, #120]
  403478:	bl	4015a0 <getenv@plt>
  40347c:	cbnz	x0, 403850 <ferror@plt+0x2270>
  403480:	b	4033ac <ferror@plt+0x1dcc>
  403484:	mov	w1, #0x0                   	// #0
  403488:	ldr	x0, [sp, #176]
  40348c:	bl	402b4c <ferror@plt+0x156c>
  403490:	mov	w20, w0
  403494:	cbnz	w0, 4034cc <ferror@plt+0x1eec>
  403498:	ldr	x0, [x23, #592]
  40349c:	ldr	x1, [x0, #1248]
  4034a0:	ldrb	w1, [x1]
  4034a4:	cmp	w1, #0x64
  4034a8:	b.eq	4034cc <ferror@plt+0x1eec>  // b.none
  4034ac:	ldr	x1, [x0, #88]
  4034b0:	cmp	x1, #0x1
  4034b4:	b.eq	4034d8 <ferror@plt+0x1ef8>  // b.none
  4034b8:	ldr	x0, [x23, #592]
  4034bc:	ldr	x1, [x0, #16]
  4034c0:	mov	w0, w25
  4034c4:	bl	402618 <ferror@plt+0x1038>
  4034c8:	mov	w20, w0
  4034cc:	ldr	x0, [sp, #176]
  4034d0:	bl	4014c0 <free@plt>
  4034d4:	b	4038a4 <ferror@plt+0x22c4>
  4034d8:	mov	x1, #0x0                   	// #0
  4034dc:	add	x0, x0, #0x50
  4034e0:	bl	401bdc <ferror@plt+0x5fc>
  4034e4:	ldrh	w0, [x0]
  4034e8:	cbz	w0, 4034cc <ferror@plt+0x1eec>
  4034ec:	b	4034b8 <ferror@plt+0x1ed8>
  4034f0:	ldr	x1, [x0, #1248]
  4034f4:	ldrb	w1, [x1]
  4034f8:	cmp	w1, #0x64
  4034fc:	csel	w20, w20, wzr, eq  // eq = none
  403500:	cbnz	w20, 403848 <ferror@plt+0x2268>
  403504:	adrp	x1, 412000 <ferror@plt+0x10a20>
  403508:	add	x1, x1, #0xea0
  40350c:	bl	4023a8 <ferror@plt+0xdc8>
  403510:	mov	x2, #0x0                   	// #0
  403514:	mov	x1, #0x1                   	// #1
  403518:	add	x0, sp, #0xb0
  40351c:	bl	401804 <ferror@plt+0x224>
  403520:	mov	x2, #0x0                   	// #0
  403524:	mov	x1, #0x1                   	// #1
  403528:	add	x0, sp, #0x88
  40352c:	bl	401804 <ferror@plt+0x224>
  403530:	mov	w1, #0x0                   	// #0
  403534:	add	x0, sp, #0xb0
  403538:	bl	40199c <ferror@plt+0x3bc>
  40353c:	adrp	x1, 412000 <ferror@plt+0x10a20>
  403540:	add	x1, x1, #0x428
  403544:	add	x0, sp, #0x88
  403548:	bl	403f70 <ferror@plt+0x2990>
  40354c:	mov	w19, w0
  403550:	sub	w0, w0, #0x1
  403554:	mov	x26, #0x0                   	// #0
  403558:	cmp	w0, #0x3
  40355c:	b.ls	403570 <ferror@plt+0x1f90>  // b.plast
  403560:	mov	w24, #0x2f                  	// #47
  403564:	adrp	x25, 412000 <ferror@plt+0x10a20>
  403568:	add	x25, x25, #0x428
  40356c:	b	403700 <ferror@plt+0x2120>
  403570:	mov	x26, #0x0                   	// #0
  403574:	cmp	w19, #0x0
  403578:	ccmp	w19, #0x5, #0x4, ne  // ne = any
  40357c:	b.ne	403590 <ferror@plt+0x1fb0>  // b.any
  403580:	cbz	w19, 403770 <ferror@plt+0x2190>
  403584:	sub	w0, w19, #0x1
  403588:	cmp	w0, #0x3
  40358c:	b.hi	403790 <ferror@plt+0x21b0>  // b.pmore
  403590:	add	x0, sp, #0x88
  403594:	bl	401bf8 <ferror@plt+0x618>
  403598:	add	x0, sp, #0xb0
  40359c:	bl	401bf8 <ferror@plt+0x618>
  4035a0:	ldp	x23, x24, [sp, #48]
  4035a4:	ldp	x25, x26, [sp, #64]
  4035a8:	b	403298 <ferror@plt+0x1cb8>
  4035ac:	cmp	w3, #0x5d
  4035b0:	b.eq	40360c <ferror@plt+0x202c>  // b.none
  4035b4:	cmp	w3, #0x5b
  4035b8:	cinc	x26, x26, eq  // eq = none
  4035bc:	add	x1, x2, #0x1
  4035c0:	cmp	x22, x1
  4035c4:	b.ls	403680 <ferror@plt+0x20a0>  // b.plast
  4035c8:	mov	x2, x1
  4035cc:	ldrb	w3, [x21, x2]
  4035d0:	cbnz	w20, 403614 <ferror@plt+0x2034>
  4035d4:	sub	x0, x2, #0x1
  4035d8:	cmp	x22, x0
  4035dc:	b.cc	4035ec <ferror@plt+0x200c>  // b.lo, b.ul, b.last
  4035e0:	ldrb	w0, [x21, x0]
  4035e4:	cmp	w0, #0x5c
  4035e8:	b.eq	403614 <ferror@plt+0x2034>  // b.none
  4035ec:	ldr	x0, [x4, #1248]
  4035f0:	ldrb	w0, [x0]
  4035f4:	cmp	w0, #0x64
  4035f8:	b.eq	4035ac <ferror@plt+0x1fcc>  // b.none
  4035fc:	cmp	w3, #0x22
  403600:	cset	x0, eq  // eq = none
  403604:	eor	x26, x26, x0
  403608:	b	403624 <ferror@plt+0x2044>
  40360c:	sub	x26, x26, #0x1
  403610:	b	4035bc <ferror@plt+0x1fdc>
  403614:	ldr	x0, [x4, #1248]
  403618:	ldrb	w0, [x0]
  40361c:	cmp	w0, #0x64
  403620:	b.eq	4035bc <ferror@plt+0x1fdc>  // b.none
  403624:	add	x1, x2, #0x1
  403628:	cmp	x26, #0x0
  40362c:	ccmp	x22, x1, #0x0, eq  // eq = none
  403630:	b.ls	4035bc <ferror@plt+0x1fdc>  // b.plast
  403634:	ldrb	w2, [x21, x1]
  403638:	eor	w0, w20, #0x1
  40363c:	cmp	w3, #0x2f
  403640:	csel	w0, w0, wzr, eq  // eq = none
  403644:	cmp	w2, #0x2a
  403648:	csel	w0, w0, wzr, eq  // eq = none
  40364c:	cbnz	w0, 403670 <ferror@plt+0x2090>
  403650:	cmp	w3, #0x2a
  403654:	ccmp	w20, #0x0, #0x4, eq  // eq = none
  403658:	mov	x26, #0x0                   	// #0
  40365c:	ccmp	w2, w24, #0x0, ne  // ne = any
  403660:	b.ne	4035c8 <ferror@plt+0x1fe8>  // b.any
  403664:	mov	x2, x1
  403668:	mov	w20, w0
  40366c:	b	4035bc <ferror@plt+0x1fdc>
  403670:	mov	x2, x1
  403674:	mov	w20, w0
  403678:	mov	x26, #0x0                   	// #0
  40367c:	b	4035bc <ferror@plt+0x1fdc>
  403680:	mov	x1, x21
  403684:	add	x0, sp, #0xb0
  403688:	bl	401a88 <ferror@plt+0x4a8>
  40368c:	cmp	x26, #0x0
  403690:	ccmp	w20, #0x0, #0x0, eq  // eq = none
  403694:	b.ne	4036e4 <ferror@plt+0x2104>  // b.any
  403698:	cmp	x22, #0x1
  40369c:	b.ls	4036b0 <ferror@plt+0x20d0>  // b.plast
  4036a0:	add	x0, x21, x23
  4036a4:	ldurb	w0, [x0, #-3]
  4036a8:	cmp	w0, #0x5c
  4036ac:	b.eq	403738 <ferror@plt+0x2158>  // b.none
  4036b0:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  4036b4:	ldr	x0, [x0, #592]
  4036b8:	ldrb	w0, [x0, #1776]
  4036bc:	cbnz	w0, 4036e4 <ferror@plt+0x2104>
  4036c0:	mov	w1, #0x1                   	// #1
  4036c4:	ldr	x0, [sp, #176]
  4036c8:	bl	402b4c <ferror@plt+0x156c>
  4036cc:	mov	w21, w0
  4036d0:	cbnz	w0, 403828 <ferror@plt+0x2248>
  4036d4:	add	x0, sp, #0xb0
  4036d8:	bl	401ad8 <ferror@plt+0x4f8>
  4036dc:	cmp	w19, #0x5
  4036e0:	b.eq	40374c <ferror@plt+0x216c>  // b.none
  4036e4:	mov	x1, x25
  4036e8:	add	x0, sp, #0x88
  4036ec:	bl	403f70 <ferror@plt+0x2990>
  4036f0:	mov	w19, w0
  4036f4:	sub	w0, w0, #0x1
  4036f8:	cmp	w0, #0x3
  4036fc:	b.ls	403590 <ferror@plt+0x1fb0>  // b.plast
  403700:	ldr	x23, [sp, #144]
  403704:	cmp	x23, #0x1
  403708:	b.ls	403574 <ferror@plt+0x1f94>  // b.plast
  40370c:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  403710:	ldr	x4, [x0, #592]
  403714:	ldr	w0, [x4, #1128]
  403718:	ldr	w1, [x4, #1132]
  40371c:	cmp	w1, w0
  403720:	ccmp	w19, #0x8, #0x4, eq  // eq = none
  403724:	b.eq	403574 <ferror@plt+0x1f94>  // b.none
  403728:	ldr	x21, [sp, #136]
  40372c:	sub	x22, x23, #0x1
  403730:	mov	x2, #0x0                   	// #0
  403734:	b	4035cc <ferror@plt+0x1fec>
  403738:	add	x21, x21, x23
  40373c:	ldurb	w0, [x21, #-2]
  403740:	cmp	w0, #0xa
  403744:	b.ne	4036b0 <ferror@plt+0x20d0>  // b.any
  403748:	b	4036e4 <ferror@plt+0x2104>
  40374c:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  403750:	ldr	x0, [x0, #592]
  403754:	ldr	w1, [x0, #1128]
  403758:	ldr	w0, [x0, #1132]
  40375c:	mov	w19, #0x8                   	// #8
  403760:	cmp	w0, w1
  403764:	b.ne	403590 <ferror@plt+0x1fb0>  // b.any
  403768:	mov	w19, w21
  40376c:	b	403798 <ferror@plt+0x21b8>
  403770:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  403774:	ldr	x0, [x0, #592]
  403778:	ldr	w1, [x0, #1128]
  40377c:	ldr	w0, [x0, #1132]
  403780:	cmp	w1, w0
  403784:	b.eq	403790 <ferror@plt+0x21b0>  // b.none
  403788:	mov	w19, #0x8                   	// #8
  40378c:	b	403590 <ferror@plt+0x1fb0>
  403790:	cbnz	w20, 4037d8 <ferror@plt+0x21f8>
  403794:	cbnz	x26, 4037f4 <ferror@plt+0x2214>
  403798:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  40379c:	ldr	x0, [x0, #592]
  4037a0:	ldr	x1, [x0, #1248]
  4037a4:	ldrb	w1, [x1]
  4037a8:	cmp	w1, #0x64
  4037ac:	b.eq	403590 <ferror@plt+0x1fb0>  // b.none
  4037b0:	ldr	x1, [x0, #88]
  4037b4:	cmp	x1, #0x1
  4037b8:	b.eq	403810 <ferror@plt+0x2230>  // b.none
  4037bc:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  4037c0:	ldr	x0, [x0, #592]
  4037c4:	ldr	x1, [x0, #16]
  4037c8:	mov	w0, #0x20                  	// #32
  4037cc:	bl	402618 <ferror@plt+0x1038>
  4037d0:	mov	w19, w0
  4037d4:	b	403590 <ferror@plt+0x1fb0>
  4037d8:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  4037dc:	ldr	x0, [x0, #592]
  4037e0:	ldr	x1, [x0, #16]
  4037e4:	mov	w0, #0x17                  	// #23
  4037e8:	bl	402618 <ferror@plt+0x1038>
  4037ec:	mov	w19, w0
  4037f0:	b	403590 <ferror@plt+0x1fb0>
  4037f4:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  4037f8:	ldr	x0, [x0, #592]
  4037fc:	ldr	x1, [x0, #16]
  403800:	mov	w0, #0x16                  	// #22
  403804:	bl	402618 <ferror@plt+0x1038>
  403808:	mov	w19, w0
  40380c:	b	403590 <ferror@plt+0x1fb0>
  403810:	mov	x1, #0x0                   	// #0
  403814:	add	x0, x0, #0x50
  403818:	bl	401bdc <ferror@plt+0x5fc>
  40381c:	ldrh	w0, [x0]
  403820:	cbz	w0, 403590 <ferror@plt+0x1fb0>
  403824:	b	4037bc <ferror@plt+0x21dc>
  403828:	mov	w19, w0
  40382c:	b	403590 <ferror@plt+0x1fb0>
  403830:	mov	w19, w0
  403834:	b	403298 <ferror@plt+0x1cb8>
  403838:	mov	w19, w20
  40383c:	ldp	x23, x24, [sp, #48]
  403840:	ldp	x25, x26, [sp, #64]
  403844:	b	403298 <ferror@plt+0x1cb8>
  403848:	ldp	x23, x24, [sp, #48]
  40384c:	ldp	x25, x26, [sp, #64]
  403850:	bl	40281c <ferror@plt+0x123c>
  403854:	b	4032a8 <ferror@plt+0x1cc8>
  403858:	add	x22, x22, #0x1
  40385c:	ldr	x0, [x23, #592]
  403860:	ldr	x1, [x0, #1176]
  403864:	cmp	x1, x22
  403868:	b.ls	4034f0 <ferror@plt+0x1f10>  // b.plast
  40386c:	mov	x1, x22
  403870:	add	x0, x0, #0x490
  403874:	bl	401bcc <ferror@plt+0x5ec>
  403878:	ldr	x21, [x0]
  40387c:	ldrb	w0, [x21]
  403880:	cbz	w0, 403858 <ferror@plt+0x2278>
  403884:	mov	x1, x21
  403888:	ldr	x0, [x23, #592]
  40388c:	bl	4023a8 <ferror@plt+0xdc8>
  403890:	add	x1, sp, #0xb0
  403894:	mov	x0, x21
  403898:	bl	403ffc <ferror@plt+0x2a1c>
  40389c:	mov	w20, w0
  4038a0:	cbz	w0, 403484 <ferror@plt+0x1ea4>
  4038a4:	add	x22, x22, #0x1
  4038a8:	cbnz	w20, 403838 <ferror@plt+0x2258>
  4038ac:	mov	w20, w24
  4038b0:	b	40385c <ferror@plt+0x227c>
  4038b4:	stp	x29, x30, [sp, #-32]!
  4038b8:	mov	x29, sp
  4038bc:	str	x19, [sp, #16]
  4038c0:	mov	x19, x0
  4038c4:	str	x1, [x0, #296]
  4038c8:	ldr	x0, [x0, #280]
  4038cc:	add	x0, x0, #0xe0
  4038d0:	bl	401bcc <ferror@plt+0x5ec>
  4038d4:	str	x0, [x19, #288]
  4038d8:	ldr	x19, [sp, #16]
  4038dc:	ldp	x29, x30, [sp], #32
  4038e0:	ret
  4038e4:	stp	x29, x30, [sp, #-32]!
  4038e8:	mov	x29, sp
  4038ec:	str	x19, [sp, #16]
  4038f0:	mov	x19, x0
  4038f4:	ldr	x0, [x0, #280]
  4038f8:	bl	40a544 <ferror@plt+0x8f64>
  4038fc:	mov	x1, x0
  403900:	ldr	x0, [x19, #288]
  403904:	bl	4019b8 <ferror@plt+0x3d8>
  403908:	ldr	x19, [sp, #16]
  40390c:	ldp	x29, x30, [sp], #32
  403910:	ret
  403914:	stp	x29, x30, [sp, #-128]!
  403918:	mov	x29, sp
  40391c:	stp	x19, x20, [sp, #16]
  403920:	stp	x21, x22, [sp, #32]
  403924:	str	x23, [sp, #48]
  403928:	mov	x19, x0
  40392c:	mov	x21, x1
  403930:	and	w22, w2, #0xff
  403934:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  403938:	ldr	x0, [x0, #592]
  40393c:	ldr	x0, [x0, #1248]
  403940:	ldrb	w0, [x0]
  403944:	cmp	w0, #0x64
  403948:	b.eq	4039b0 <ferror@plt+0x23d0>  // b.none
  40394c:	ldr	x0, [x19, #288]
  403950:	cmp	w22, #0x2e
  403954:	b.eq	4039c4 <ferror@plt+0x23e4>  // b.none
  403958:	add	x20, x0, #0x80
  40395c:	ldr	x23, [x0, #136]
  403960:	mov	x0, x21
  403964:	bl	402910 <ferror@plt+0x1330>
  403968:	str	x0, [sp, #64]
  40396c:	add	x1, sp, #0x40
  403970:	mov	x0, x20
  403974:	bl	401980 <ferror@plt+0x3a0>
  403978:	ldr	x1, [x19, #296]
  40397c:	mov	x0, x19
  403980:	bl	4038b4 <ferror@plt+0x22d4>
  403984:	mov	w1, w22
  403988:	ldr	x0, [x19, #288]
  40398c:	bl	40199c <ferror@plt+0x3bc>
  403990:	mov	x1, x23
  403994:	ldr	x0, [x19, #288]
  403998:	bl	4019b8 <ferror@plt+0x3d8>
  40399c:	ldp	x19, x20, [sp, #16]
  4039a0:	ldp	x21, x22, [sp, #32]
  4039a4:	ldr	x23, [sp, #48]
  4039a8:	ldp	x29, x30, [sp], #128
  4039ac:	ret
  4039b0:	ldr	x0, [x19, #280]
  4039b4:	mov	x1, #0x0                   	// #0
  4039b8:	add	x0, x0, #0xe0
  4039bc:	bl	401bcc <ferror@plt+0x5ec>
  4039c0:	b	403950 <ferror@plt+0x2370>
  4039c4:	add	x20, x0, #0xa8
  4039c8:	ldr	x23, [x20, #8]
  4039cc:	adrp	x0, 412000 <ferror@plt+0x10a20>
  4039d0:	ldrb	w1, [x0, #4032]
  4039d4:	ldrb	w0, [x21]
  4039d8:	cmp	w1, w0
  4039dc:	b.ne	4039f4 <ferror@plt+0x2414>  // b.any
  4039e0:	adrp	x0, 412000 <ferror@plt+0x10a20>
  4039e4:	ldrb	w1, [x0, #4033]
  4039e8:	ldrb	w0, [x21, #1]
  4039ec:	cmp	w1, w0
  4039f0:	b.eq	403a24 <ferror@plt+0x2444>  // b.none
  4039f4:	mov	x0, x21
  4039f8:	bl	402910 <ferror@plt+0x1330>
  4039fc:	str	x0, [sp, #64]
  403a00:	mov	x0, #0xffffffffffffffff    	// #-1
  403a04:	str	x0, [sp, #72]
  403a08:	stp	xzr, xzr, [sp, #80]
  403a0c:	stp	xzr, xzr, [sp, #96]
  403a10:	stp	xzr, xzr, [sp, #112]
  403a14:	add	x1, sp, #0x40
  403a18:	mov	x0, x20
  403a1c:	bl	401980 <ferror@plt+0x3a0>
  403a20:	b	403978 <ferror@plt+0x2398>
  403a24:	mov	w1, #0x32                  	// #50
  403a28:	ldr	x0, [x19, #288]
  403a2c:	bl	40199c <ferror@plt+0x3bc>
  403a30:	b	40399c <ferror@plt+0x23bc>
  403a34:	stp	x29, x30, [sp, #-48]!
  403a38:	mov	x29, sp
  403a3c:	stp	x19, x20, [sp, #16]
  403a40:	stp	x21, x22, [sp, #32]
  403a44:	mov	x20, x0
  403a48:	ldr	x21, [x0, #40]
  403a4c:	mov	w1, #0x65                  	// #101
  403a50:	mov	x0, x21
  403a54:	bl	4014f0 <strchr@plt>
  403a58:	cbz	x0, 403af0 <ferror@plt+0x2510>
  403a5c:	mov	x19, x0
  403a60:	strb	wzr, [x0]
  403a64:	mov	w2, #0x2e                  	// #46
  403a68:	ldr	x1, [x20, #40]
  403a6c:	mov	x0, x20
  403a70:	bl	403914 <ferror@plt+0x2334>
  403a74:	add	x22, x20, #0x28
  403a78:	sub	x19, x19, x21
  403a7c:	add	x19, x19, #0x1
  403a80:	mov	x1, x19
  403a84:	mov	x0, x22
  403a88:	bl	401bcc <ferror@plt+0x5ec>
  403a8c:	ldrb	w1, [x0]
  403a90:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  403a94:	ldr	x0, [x0, #592]
  403a98:	ldr	x0, [x0, #1248]
  403a9c:	ldrb	w0, [x0]
  403aa0:	cmp	w0, #0x64
  403aa4:	mov	w0, #0x2d                  	// #45
  403aa8:	mov	w2, #0x5f                  	// #95
  403aac:	csel	w0, w0, w2, ne  // ne = any
  403ab0:	cmp	w1, w0
  403ab4:	cset	w21, eq  // eq = none
  403ab8:	cinc	x1, x19, eq  // eq = none
  403abc:	mov	x0, x22
  403ac0:	bl	401bcc <ferror@plt+0x5ec>
  403ac4:	mov	w2, #0x2e                  	// #46
  403ac8:	mov	x1, x0
  403acc:	mov	x0, x20
  403ad0:	bl	403914 <ferror@plt+0x2334>
  403ad4:	add	w1, w21, #0xe
  403ad8:	ldr	x0, [x20, #288]
  403adc:	bl	40199c <ferror@plt+0x3bc>
  403ae0:	ldp	x19, x20, [sp, #16]
  403ae4:	ldp	x21, x22, [sp, #32]
  403ae8:	ldp	x29, x30, [sp], #48
  403aec:	ret
  403af0:	mov	w2, #0x2e                  	// #46
  403af4:	mov	x1, x21
  403af8:	mov	x0, x20
  403afc:	bl	403914 <ferror@plt+0x2334>
  403b00:	b	403ae0 <ferror@plt+0x2500>
  403b04:	stp	x29, x30, [sp, #-32]!
  403b08:	mov	x29, sp
  403b0c:	stp	x19, x20, [sp, #16]
  403b10:	mov	x19, x0
  403b14:	mov	x20, x1
  403b18:	ldr	x0, [x0, #280]
  403b1c:	ldr	x1, [x19, #296]
  403b20:	add	x0, x0, #0xe0
  403b24:	bl	401bcc <ferror@plt+0x5ec>
  403b28:	str	x0, [x19, #288]
  403b2c:	mov	x1, x20
  403b30:	mov	x0, x19
  403b34:	bl	402458 <ferror@plt+0xe78>
  403b38:	ldp	x19, x20, [sp, #16]
  403b3c:	ldp	x29, x30, [sp], #32
  403b40:	ret
  403b44:	stp	x29, x30, [sp, #-32]!
  403b48:	mov	x29, sp
  403b4c:	stp	x19, x20, [sp, #16]
  403b50:	mov	x19, x0
  403b54:	mov	w20, w1
  403b58:	ldr	x0, [x0, #296]
  403b5c:	cbnz	x0, 403ba0 <ferror@plt+0x25c0>
  403b60:	ldr	x0, [x19, #24]
  403b64:	str	x0, [x19, #8]
  403b68:	str	wzr, [x19, #32]
  403b6c:	strb	wzr, [x19, #304]
  403b70:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  403b74:	ldr	x0, [x0, #592]
  403b78:	ldr	x0, [x0, #1248]
  403b7c:	ldrb	w0, [x0]
  403b80:	cmp	w0, #0x64
  403b84:	b.ne	403bb8 <ferror@plt+0x25d8>  // b.any
  403b88:	mov	w1, w20
  403b8c:	ldr	x0, [x19, #280]
  403b90:	bl	40a97c <ferror@plt+0x939c>
  403b94:	ldp	x19, x20, [sp, #16]
  403b98:	ldp	x29, x30, [sp], #32
  403b9c:	ret
  403ba0:	ldr	x0, [x19, #288]
  403ba4:	bl	40c3c4 <ferror@plt+0xade4>
  403ba8:	mov	x1, #0x0                   	// #0
  403bac:	mov	x0, x19
  403bb0:	bl	4038b4 <ferror@plt+0x22d4>
  403bb4:	b	403b60 <ferror@plt+0x2580>
  403bb8:	ldr	x1, [x19, #88]
  403bbc:	sub	x1, x1, #0x1
  403bc0:	add	x0, x19, #0x50
  403bc4:	bl	40189c <ferror@plt+0x2bc>
  403bc8:	ldr	x1, [x19, #128]
  403bcc:	add	x0, x19, #0x78
  403bd0:	bl	40189c <ferror@plt+0x2bc>
  403bd4:	ldr	x1, [x19, #168]
  403bd8:	add	x0, x19, #0xa0
  403bdc:	bl	40189c <ferror@plt+0x2bc>
  403be0:	ldr	x1, [x19, #208]
  403be4:	add	x0, x19, #0xc8
  403be8:	bl	40189c <ferror@plt+0x2bc>
  403bec:	b	403b88 <ferror@plt+0x25a8>
  403bf0:	stp	x29, x30, [sp, #-32]!
  403bf4:	mov	x29, sp
  403bf8:	str	x19, [sp, #16]
  403bfc:	mov	x19, x0
  403c00:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  403c04:	ldr	x0, [x0, #592]
  403c08:	ldr	x0, [x0, #1248]
  403c0c:	ldrb	w0, [x0]
  403c10:	cmp	w0, #0x64
  403c14:	b.ne	403c2c <ferror@plt+0x264c>  // b.any
  403c18:	mov	x0, x19
  403c1c:	bl	402390 <ferror@plt+0xdb0>
  403c20:	ldr	x19, [sp, #16]
  403c24:	ldp	x29, x30, [sp], #32
  403c28:	ret
  403c2c:	add	x0, x19, #0x50
  403c30:	bl	401bf8 <ferror@plt+0x618>
  403c34:	add	x0, x19, #0x78
  403c38:	bl	401bf8 <ferror@plt+0x618>
  403c3c:	add	x0, x19, #0xa0
  403c40:	bl	401bf8 <ferror@plt+0x618>
  403c44:	add	x0, x19, #0xc8
  403c48:	bl	401bf8 <ferror@plt+0x618>
  403c4c:	add	x0, x19, #0xf0
  403c50:	bl	401bf8 <ferror@plt+0x618>
  403c54:	b	403c18 <ferror@plt+0x2638>
  403c58:	stp	x29, x30, [sp, #-64]!
  403c5c:	mov	x29, sp
  403c60:	stp	x19, x20, [sp, #16]
  403c64:	stp	x21, x22, [sp, #32]
  403c68:	mov	x19, x0
  403c6c:	mov	x21, x1
  403c70:	mov	x20, x2
  403c74:	strh	wzr, [sp, #62]
  403c78:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  403c7c:	ldr	x0, [x0, #592]
  403c80:	ldr	x0, [x0, #1248]
  403c84:	ldrb	w0, [x0]
  403c88:	cmp	w0, #0x64
  403c8c:	b.ne	403cbc <ferror@plt+0x26dc>  // b.any
  403c90:	mov	x0, x19
  403c94:	bl	402370 <ferror@plt+0xd90>
  403c98:	str	x21, [x19, #280]
  403c9c:	strb	wzr, [x19, #304]
  403ca0:	mov	x1, x20
  403ca4:	mov	x0, x19
  403ca8:	bl	4038b4 <ferror@plt+0x22d4>
  403cac:	ldp	x19, x20, [sp, #16]
  403cb0:	ldp	x21, x22, [sp, #32]
  403cb4:	ldp	x29, x30, [sp], #64
  403cb8:	ret
  403cbc:	add	x22, x19, #0x50
  403cc0:	mov	x2, #0x0                   	// #0
  403cc4:	mov	x1, #0x2                   	// #2
  403cc8:	mov	x0, x22
  403ccc:	bl	401804 <ferror@plt+0x224>
  403cd0:	add	x1, sp, #0x3e
  403cd4:	mov	x0, x22
  403cd8:	bl	401980 <ferror@plt+0x3a0>
  403cdc:	mov	x2, #0x0                   	// #0
  403ce0:	mov	x1, #0x18                  	// #24
  403ce4:	add	x0, x19, #0x78
  403ce8:	bl	401804 <ferror@plt+0x224>
  403cec:	mov	x2, #0x0                   	// #0
  403cf0:	mov	x1, #0x8                   	// #8
  403cf4:	add	x0, x19, #0xa0
  403cf8:	bl	401804 <ferror@plt+0x224>
  403cfc:	mov	x2, #0x0                   	// #0
  403d00:	mov	x1, #0x4                   	// #4
  403d04:	add	x0, x19, #0xc8
  403d08:	bl	401804 <ferror@plt+0x224>
  403d0c:	mov	x2, #0x0                   	// #0
  403d10:	mov	x1, #0x1                   	// #1
  403d14:	add	x0, x19, #0xf0
  403d18:	bl	401804 <ferror@plt+0x224>
  403d1c:	b	403c90 <ferror@plt+0x26b0>
  403d20:	cbz	x1, 403d84 <ferror@plt+0x27a4>
  403d24:	stp	x29, x30, [sp, #-48]!
  403d28:	mov	x29, sp
  403d2c:	stp	x19, x20, [sp, #16]
  403d30:	str	x21, [sp, #32]
  403d34:	mov	x20, x0
  403d38:	add	x21, x0, x1
  403d3c:	b	403d54 <ferror@plt+0x2774>
  403d40:	cmp	w19, #0x7e
  403d44:	b.hi	403d8c <ferror@plt+0x27ac>  // b.pmore
  403d48:	add	x20, x20, #0x1
  403d4c:	cmp	x20, x21
  403d50:	b.eq	403d7c <ferror@plt+0x279c>  // b.none
  403d54:	ldrb	w19, [x20]
  403d58:	cmp	w19, #0x1f
  403d5c:	b.hi	403d40 <ferror@plt+0x2760>  // b.pmore
  403d60:	bl	401490 <__ctype_b_loc@plt>
  403d64:	and	x19, x19, #0xff
  403d68:	ldr	x0, [x0]
  403d6c:	ldrh	w0, [x0, x19, lsl #1]
  403d70:	tbnz	w0, #13, 403d48 <ferror@plt+0x2768>
  403d74:	mov	w0, #0x1                   	// #1
  403d78:	b	403d90 <ferror@plt+0x27b0>
  403d7c:	mov	w0, #0x0                   	// #0
  403d80:	b	403d90 <ferror@plt+0x27b0>
  403d84:	mov	w0, #0x0                   	// #0
  403d88:	ret
  403d8c:	mov	w0, #0x1                   	// #1
  403d90:	ldp	x19, x20, [sp, #16]
  403d94:	ldr	x21, [sp, #32]
  403d98:	ldp	x29, x30, [sp], #48
  403d9c:	ret
  403da0:	stp	x29, x30, [sp, #-80]!
  403da4:	mov	x29, sp
  403da8:	stp	x19, x20, [sp, #16]
  403dac:	str	x23, [sp, #48]
  403db0:	mov	x19, x0
  403db4:	mov	x23, x1
  403db8:	strb	wzr, [sp, #79]
  403dbc:	ldr	x1, [x0, #8]
  403dc0:	bl	40189c <ferror@plt+0x2bc>
  403dc4:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  403dc8:	ldr	x0, [x0, #592]
  403dcc:	ldrh	w1, [x0, #1138]
  403dd0:	tbnz	w1, #7, 403de4 <ferror@plt+0x2804>
  403dd4:	ldrb	w0, [x0, #1141]
  403dd8:	cbz	w0, 403de4 <ferror@plt+0x2804>
  403ddc:	tst	w1, #0x6
  403de0:	b.eq	403e14 <ferror@plt+0x2834>  // b.none
  403de4:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  403de8:	ldr	x0, [x0, #592]
  403dec:	ldr	w1, [x0, #1128]
  403df0:	ldr	w0, [x0, #1132]
  403df4:	cmp	w1, w0
  403df8:	b.ne	403f30 <ferror@plt+0x2950>  // b.any
  403dfc:	stp	x21, x22, [sp, #32]
  403e00:	adrp	x21, 42c000 <ferror@plt+0x2aa20>
  403e04:	adrp	x20, 42c000 <ferror@plt+0x2aa20>
  403e08:	adrp	x22, 412000 <ferror@plt+0x10a20>
  403e0c:	add	x22, x22, #0xe88
  403e10:	b	403ebc <ferror@plt+0x28dc>
  403e14:	adrp	x20, 42c000 <ferror@plt+0x2aa20>
  403e18:	ldr	x1, [x20, #544]
  403e1c:	mov	x0, x23
  403e20:	bl	4029fc <ferror@plt+0x141c>
  403e24:	ldr	x0, [x20, #544]
  403e28:	bl	402b14 <ferror@plt+0x1534>
  403e2c:	b	403de4 <ferror@plt+0x2804>
  403e30:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  403e34:	ldr	x1, [x0, #544]
  403e38:	mov	x0, x22
  403e3c:	bl	4029fc <ferror@plt+0x141c>
  403e40:	ldr	x0, [x20, #592]
  403e44:	ldrh	w1, [x0, #1138]
  403e48:	tbnz	w1, #7, 403e5c <ferror@plt+0x287c>
  403e4c:	ldrb	w0, [x0, #1141]
  403e50:	cbz	w0, 403e5c <ferror@plt+0x287c>
  403e54:	tst	w1, #0x6
  403e58:	b.eq	403e6c <ferror@plt+0x288c>  // b.none
  403e5c:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  403e60:	ldr	x0, [x0, #544]
  403e64:	bl	402b14 <ferror@plt+0x1534>
  403e68:	b	403ea8 <ferror@plt+0x28c8>
  403e6c:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  403e70:	ldr	x1, [x0, #544]
  403e74:	mov	x0, x23
  403e78:	bl	4029fc <ferror@plt+0x141c>
  403e7c:	b	403e5c <ferror@plt+0x287c>
  403e80:	mov	w1, #0x0                   	// #0
  403e84:	mov	x0, x19
  403e88:	bl	40199c <ferror@plt+0x3bc>
  403e8c:	mov	w0, #0x5                   	// #5
  403e90:	ldp	x21, x22, [sp, #32]
  403e94:	b	403f1c <ferror@plt+0x293c>
  403e98:	strb	w0, [sp, #79]
  403e9c:	add	x1, sp, #0x4f
  403ea0:	mov	x0, x19
  403ea4:	bl	401980 <ferror@plt+0x3a0>
  403ea8:	ldr	x2, [x20, #592]
  403eac:	ldr	w1, [x2, #1128]
  403eb0:	ldr	w0, [x2, #1132]
  403eb4:	cmp	w1, w0
  403eb8:	b.ne	403f5c <ferror@plt+0x297c>  // b.any
  403ebc:	ldrsb	w2, [sp, #79]
  403ec0:	cmp	w2, #0xa
  403ec4:	b.eq	403f2c <ferror@plt+0x294c>  // b.none
  403ec8:	ldr	x0, [x21, #576]
  403ecc:	bl	401380 <fgetc@plt>
  403ed0:	cmn	w0, #0x1
  403ed4:	b.ne	403e98 <ferror@plt+0x28b8>  // b.any
  403ed8:	bl	401590 <__errno_location@plt>
  403edc:	ldr	w0, [x0]
  403ee0:	cmp	w0, #0x4
  403ee4:	b.ne	403e80 <ferror@plt+0x28a0>  // b.any
  403ee8:	ldr	x2, [x20, #592]
  403eec:	ldr	w1, [x2, #1128]
  403ef0:	mov	w0, #0x7fffffff            	// #2147483647
  403ef4:	cmp	w1, w0
  403ef8:	b.eq	403f64 <ferror@plt+0x2984>  // b.none
  403efc:	ldr	w0, [x2, #1128]
  403f00:	str	w0, [x2, #1132]
  403f04:	ldrh	w0, [x2, #1138]
  403f08:	mov	w1, #0x120                 	// #288
  403f0c:	tst	w1, w0
  403f10:	b.ne	403e30 <ferror@plt+0x2850>  // b.any
  403f14:	mov	w0, #0x8                   	// #8
  403f18:	ldp	x21, x22, [sp, #32]
  403f1c:	ldp	x19, x20, [sp, #16]
  403f20:	ldr	x23, [sp, #48]
  403f24:	ldp	x29, x30, [sp], #80
  403f28:	ret
  403f2c:	ldp	x21, x22, [sp, #32]
  403f30:	mov	w1, #0x0                   	// #0
  403f34:	mov	x0, x19
  403f38:	bl	40199c <ferror@plt+0x3bc>
  403f3c:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  403f40:	ldr	x0, [x0, #592]
  403f44:	ldr	w1, [x0, #1128]
  403f48:	ldr	w0, [x0, #1132]
  403f4c:	cmp	w1, w0
  403f50:	cset	w0, ne  // ne = any
  403f54:	lsl	w0, w0, #3
  403f58:	b	403f1c <ferror@plt+0x293c>
  403f5c:	ldp	x21, x22, [sp, #32]
  403f60:	b	403f30 <ferror@plt+0x2950>
  403f64:	mov	w0, #0x7                   	// #7
  403f68:	ldp	x21, x22, [sp, #32]
  403f6c:	b	403f1c <ferror@plt+0x293c>
  403f70:	stp	x29, x30, [sp, #-32]!
  403f74:	mov	x29, sp
  403f78:	stp	x19, x20, [sp, #16]
  403f7c:	mov	x20, x0
  403f80:	mov	x19, x1
  403f84:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  403f88:	ldr	x0, [x0, #568]
  403f8c:	bl	402b14 <ferror@plt+0x1534>
  403f90:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  403f94:	ldr	x0, [x0, #592]
  403f98:	mov	x2, x19
  403f9c:	mov	x1, x20
  403fa0:	add	x0, x0, #0x4f0
  403fa4:	bl	4116fc <ferror@plt+0x1011c>
  403fa8:	mov	w19, w0
  403fac:	cmp	w0, #0x0
  403fb0:	ccmp	w0, #0x5, #0x4, ne  // ne = any
  403fb4:	b.ne	403fd0 <ferror@plt+0x29f0>  // b.any
  403fb8:	ldr	x1, [x20, #8]
  403fbc:	sub	x1, x1, #0x1
  403fc0:	ldr	x0, [x20]
  403fc4:	bl	403d20 <ferror@plt+0x2740>
  403fc8:	and	w0, w0, #0xff
  403fcc:	cbnz	w0, 403fe0 <ferror@plt+0x2a00>
  403fd0:	mov	w0, w19
  403fd4:	ldp	x19, x20, [sp, #16]
  403fd8:	ldp	x29, x30, [sp], #32
  403fdc:	ret
  403fe0:	adrp	x2, 412000 <ferror@plt+0x10a20>
  403fe4:	add	x2, x2, #0xea0
  403fe8:	mov	x1, #0x0                   	// #0
  403fec:	mov	w0, #0x7                   	// #7
  403ff0:	bl	402618 <ferror@plt+0x1038>
  403ff4:	mov	w19, w0
  403ff8:	b	403fd0 <ferror@plt+0x29f0>
  403ffc:	stp	x29, x30, [sp, #-176]!
  404000:	mov	x29, sp
  404004:	stp	x19, x20, [sp, #16]
  404008:	stp	x21, x22, [sp, #32]
  40400c:	mov	x21, x0
  404010:	mov	x20, x1
  404014:	adrp	x1, 412000 <ferror@plt+0x10a20>
  404018:	add	x1, x1, #0x4e0
  40401c:	bl	401330 <fopen@plt>
  404020:	cbz	x0, 4040e8 <ferror@plt+0x2b08>
  404024:	mov	x19, x0
  404028:	bl	401310 <fileno@plt>
  40402c:	add	x2, sp, #0x30
  404030:	mov	w1, w0
  404034:	mov	w0, #0x0                   	// #0
  404038:	bl	401550 <__fxstat@plt>
  40403c:	cmn	w0, #0x1
  404040:	b.eq	40410c <ferror@plt+0x2b2c>  // b.none
  404044:	ldr	w2, [sp, #64]
  404048:	and	w2, w2, #0xf000
  40404c:	cmp	w2, #0x4, lsl #12
  404050:	b.eq	404114 <ferror@plt+0x2b34>  // b.none
  404054:	mov	w2, #0x2                   	// #2
  404058:	mov	x1, #0x0                   	// #0
  40405c:	mov	x0, x19
  404060:	bl	401440 <fseek@plt>
  404064:	cmn	w0, #0x1
  404068:	b.eq	404140 <ferror@plt+0x2b60>  // b.none
  40406c:	mov	x0, x19
  404070:	bl	4012d0 <ftell@plt>
  404074:	mov	x22, x0
  404078:	tbnz	x0, #63, 404148 <ferror@plt+0x2b68>
  40407c:	mov	w2, #0x0                   	// #0
  404080:	mov	x1, #0x0                   	// #0
  404084:	mov	x0, x19
  404088:	bl	401440 <fseek@plt>
  40408c:	cmn	w0, #0x1
  404090:	b.eq	404150 <ferror@plt+0x2b70>  // b.none
  404094:	add	x0, x22, #0x1
  404098:	bl	4028d0 <ferror@plt+0x12f0>
  40409c:	str	x0, [x20]
  4040a0:	mov	x3, x19
  4040a4:	mov	x2, x22
  4040a8:	mov	x1, #0x1                   	// #1
  4040ac:	bl	4014b0 <fread@plt>
  4040b0:	cmp	x22, x0
  4040b4:	b.ne	4040fc <ferror@plt+0x2b1c>  // b.any
  4040b8:	ldr	x0, [x20]
  4040bc:	strb	wzr, [x0, x22]
  4040c0:	mov	x1, x22
  4040c4:	ldr	x0, [x20]
  4040c8:	bl	403d20 <ferror@plt+0x2740>
  4040cc:	and	w0, w0, #0xff
  4040d0:	mov	w22, #0x7                   	// #7
  4040d4:	cbnz	w0, 404100 <ferror@plt+0x2b20>
  4040d8:	mov	x0, x19
  4040dc:	bl	401320 <fclose@plt>
  4040e0:	mov	w0, #0x0                   	// #0
  4040e4:	b	404130 <ferror@plt+0x2b50>
  4040e8:	mov	x2, x21
  4040ec:	mov	x1, #0x0                   	// #0
  4040f0:	mov	w0, #0x6                   	// #6
  4040f4:	bl	402618 <ferror@plt+0x1038>
  4040f8:	b	404130 <ferror@plt+0x2b50>
  4040fc:	mov	w22, #0x5                   	// #5
  404100:	ldr	x0, [x20]
  404104:	bl	4014c0 <free@plt>
  404108:	b	404118 <ferror@plt+0x2b38>
  40410c:	mov	w22, #0x5                   	// #5
  404110:	b	404118 <ferror@plt+0x2b38>
  404114:	mov	w22, #0x8                   	// #8
  404118:	mov	x0, x19
  40411c:	bl	401320 <fclose@plt>
  404120:	mov	x2, x21
  404124:	mov	x1, #0x0                   	// #0
  404128:	mov	w0, w22
  40412c:	bl	402618 <ferror@plt+0x1038>
  404130:	ldp	x19, x20, [sp, #16]
  404134:	ldp	x21, x22, [sp, #32]
  404138:	ldp	x29, x30, [sp], #176
  40413c:	ret
  404140:	mov	w22, #0x5                   	// #5
  404144:	b	404118 <ferror@plt+0x2b38>
  404148:	mov	w22, #0x5                   	// #5
  40414c:	b	404118 <ferror@plt+0x2b38>
  404150:	mov	w22, #0x5                   	// #5
  404154:	b	404118 <ferror@plt+0x2b38>
  404158:	stp	x29, x30, [sp, #-48]!
  40415c:	mov	x29, sp
  404160:	stp	x19, x20, [sp, #16]
  404164:	str	x21, [sp, #32]
  404168:	mov	w21, w0
  40416c:	mov	x20, x1
  404170:	mov	x1, #0x8f0                 	// #2288
  404174:	mov	x0, #0x1                   	// #1
  404178:	bl	4013c0 <calloc@plt>
  40417c:	adrp	x1, 42c000 <ferror@plt+0x2aa20>
  404180:	str	x0, [x1, #592]
  404184:	cbz	x0, 4041ec <ferror@plt+0x2c0c>
  404188:	mov	x19, x0
  40418c:	adrp	x1, 412000 <ferror@plt+0x10a20>
  404190:	add	x1, x1, #0x8d8
  404194:	mov	w0, #0x6                   	// #6
  404198:	bl	4015d0 <setlocale@plt>
  40419c:	str	x0, [x19, #2240]
  4041a0:	ldr	x19, [x20]
  4041a4:	mov	w1, #0x2f                  	// #47
  4041a8:	mov	x0, x19
  4041ac:	bl	401410 <strrchr@plt>
  4041b0:	cmp	x0, #0x0
  4041b4:	csinc	x19, x19, x0, eq  // eq = none
  4041b8:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  4041bc:	ldr	x0, [x0, #592]
  4041c0:	str	x19, [x0, #1248]
  4041c4:	ldrb	w0, [x19]
  4041c8:	cmp	w0, #0x64
  4041cc:	b.eq	4041fc <ferror@plt+0x2c1c>  // b.none
  4041d0:	mov	x1, x20
  4041d4:	mov	w0, w21
  4041d8:	bl	40d0dc <ferror@plt+0xbafc>
  4041dc:	ldp	x19, x20, [sp, #16]
  4041e0:	ldr	x21, [sp, #32]
  4041e4:	ldp	x29, x30, [sp], #48
  4041e8:	ret
  4041ec:	mov	x1, #0x0                   	// #0
  4041f0:	mov	w0, #0x4                   	// #4
  4041f4:	bl	402618 <ferror@plt+0x1038>
  4041f8:	b	4041dc <ferror@plt+0x2bfc>
  4041fc:	mov	x1, x20
  404200:	mov	w0, w21
  404204:	bl	40c6ec <ferror@plt+0xb10c>
  404208:	b	4041dc <ferror@plt+0x2bfc>
  40420c:	mov	x1, x0
  404210:	ldr	x0, [x0, #24]
  404214:	cbz	x0, 404220 <ferror@plt+0x2c40>
  404218:	ldr	x1, [x1, #8]
  40421c:	sub	x0, x0, x1
  404220:	ret
  404224:	ldr	x1, [x0, #24]
  404228:	cbz	x1, 404248 <ferror@plt+0x2c68>
  40422c:	ldr	x3, [x0]
  404230:	sub	x3, x3, #0x4
  404234:	ldr	w2, [x3, x1, lsl #2]
  404238:	cbnz	w2, 404254 <ferror@plt+0x2c74>
  40423c:	sub	x1, x1, #0x1
  404240:	str	x1, [x0, #24]
  404244:	cbnz	x1, 404234 <ferror@plt+0x2c54>
  404248:	strb	wzr, [x0, #40]
  40424c:	str	xzr, [x0, #8]
  404250:	ret
  404254:	cbz	x1, 404248 <ferror@plt+0x2c68>
  404258:	ldr	x2, [x0, #8]
  40425c:	cmp	x2, x1
  404260:	b.ls	404250 <ferror@plt+0x2c70>  // b.plast
  404264:	str	x2, [x0, #24]
  404268:	b	404250 <ferror@plt+0x2c70>
  40426c:	stp	x29, x30, [sp, #-32]!
  404270:	mov	x29, sp
  404274:	str	x19, [sp, #16]
  404278:	mov	x19, x0
  40427c:	bl	40420c <ferror@plt+0x2c2c>
  404280:	adds	x0, x0, x0, lsl #3
  404284:	b.ne	404294 <ferror@plt+0x2cb4>  // b.any
  404288:	ldr	x19, [sp, #16]
  40428c:	ldp	x29, x30, [sp], #32
  404290:	ret
  404294:	ldr	x1, [x19, #24]
  404298:	ldr	x2, [x19]
  40429c:	add	x1, x2, x1, lsl #2
  4042a0:	ldursw	x1, [x1, #-4]
  4042a4:	cbz	x1, 4042d8 <ferror@plt+0x2cf8>
  4042a8:	mov	x2, #0x1                   	// #1
  4042ac:	mov	x4, #0xcccccccccccccccc    	// #-3689348814741910324
  4042b0:	movk	x4, #0xcccd
  4042b4:	mov	x3, x1
  4042b8:	umulh	x1, x1, x4
  4042bc:	lsr	x1, x1, #3
  4042c0:	add	x2, x2, #0x1
  4042c4:	cmp	x3, #0x9
  4042c8:	b.hi	4042b4 <ferror@plt+0x2cd4>  // b.pmore
  4042cc:	sub	x0, x0, #0xa
  4042d0:	add	x0, x0, x2
  4042d4:	b	404288 <ferror@plt+0x2ca8>
  4042d8:	mov	x2, #0x1                   	// #1
  4042dc:	b	4042cc <ferror@plt+0x2cec>
  4042e0:	ldr	x2, [x0, #24]
  4042e4:	sub	x1, x2, #0x1
  4042e8:	cbz	x2, 404304 <ferror@plt+0x2d24>
  4042ec:	ldr	x3, [x0]
  4042f0:	ldr	w0, [x3, x1, lsl #2]
  4042f4:	cbnz	w0, 404304 <ferror@plt+0x2d24>
  4042f8:	sub	x1, x1, #0x1
  4042fc:	cmp	x2, x1
  404300:	b.hi	4042f0 <ferror@plt+0x2d10>  // b.pmore
  404304:	add	x0, x1, #0x1
  404308:	ret
  40430c:	ldrb	w3, [x2]
  404310:	add	w3, w3, w1
  404314:	add	w0, w3, w0
  404318:	mov	w3, #0xc9ff                	// #51711
  40431c:	movk	w3, #0x3b9a, lsl #16
  404320:	cmp	w0, w3
  404324:	cset	w1, gt
  404328:	strb	w1, [x2]
  40432c:	mov	w1, #0x3600                	// #13824
  404330:	movk	w1, #0xc465, lsl #16
  404334:	add	w1, w0, w1
  404338:	csel	w0, w1, w0, gt
  40433c:	ret
  404340:	stp	x29, x30, [sp, #-80]!
  404344:	mov	x29, sp
  404348:	stp	x19, x20, [sp, #16]
  40434c:	stp	x21, x22, [sp, #32]
  404350:	mov	x20, x0
  404354:	mov	x22, x1
  404358:	strb	wzr, [sp, #79]
  40435c:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  404360:	ldr	x0, [x0, #592]
  404364:	ldr	w1, [x0, #1128]
  404368:	ldr	w0, [x0, #1132]
  40436c:	cmp	x2, #0x0
  404370:	ccmp	w0, w1, #0x0, ne  // ne = any
  404374:	b.ne	40442c <ferror@plt+0x2e4c>  // b.any
  404378:	str	x23, [sp, #48]
  40437c:	mov	x21, x2
  404380:	mov	x19, #0x0                   	// #0
  404384:	adrp	x23, 42c000 <ferror@plt+0x2aa20>
  404388:	add	x2, sp, #0x4f
  40438c:	ldr	w1, [x22, x19, lsl #2]
  404390:	ldr	w0, [x20, x19, lsl #2]
  404394:	bl	40430c <ferror@plt+0x2d2c>
  404398:	str	w0, [x20, x19, lsl #2]
  40439c:	add	x19, x19, #0x1
  4043a0:	ldr	x3, [x23, #592]
  4043a4:	ldr	w0, [x3, #1128]
  4043a8:	ldr	w3, [x3, #1132]
  4043ac:	cmp	w3, w0
  4043b0:	ccmp	x21, x19, #0x0, eq  // eq = none
  4043b4:	b.hi	404388 <ferror@plt+0x2da8>  // b.pmore
  4043b8:	ldr	x23, [sp, #48]
  4043bc:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  4043c0:	ldr	x1, [x0, #592]
  4043c4:	ldr	w2, [x1, #1128]
  4043c8:	ldr	w0, [x1, #1132]
  4043cc:	cmp	w2, w0
  4043d0:	b.ne	40440c <ferror@plt+0x2e2c>  // b.any
  4043d4:	add	x19, x20, x19, lsl #2
  4043d8:	adrp	x20, 42c000 <ferror@plt+0x2aa20>
  4043dc:	ldrb	w2, [sp, #79]
  4043e0:	cbz	w2, 40440c <ferror@plt+0x2e2c>
  4043e4:	add	x2, sp, #0x4f
  4043e8:	mov	w1, #0x0                   	// #0
  4043ec:	ldr	w0, [x19]
  4043f0:	bl	40430c <ferror@plt+0x2d2c>
  4043f4:	str	w0, [x19], #4
  4043f8:	ldr	x1, [x20, #592]
  4043fc:	ldr	w2, [x1, #1128]
  404400:	ldr	w0, [x1, #1132]
  404404:	cmp	w2, w0
  404408:	b.eq	4043dc <ferror@plt+0x2dfc>  // b.none
  40440c:	ldr	w1, [x1, #1128]
  404410:	cmp	w1, w0
  404414:	cset	w0, ne  // ne = any
  404418:	lsl	w0, w0, #3
  40441c:	ldp	x19, x20, [sp, #16]
  404420:	ldp	x21, x22, [sp, #32]
  404424:	ldp	x29, x30, [sp], #80
  404428:	ret
  40442c:	mov	x19, #0x0                   	// #0
  404430:	b	4043bc <ferror@plt+0x2ddc>
  404434:	stp	x29, x30, [sp, #-32]!
  404438:	mov	x29, sp
  40443c:	stp	x19, x20, [sp, #16]
  404440:	mov	x7, x0
  404444:	mov	x0, x2
  404448:	mov	x20, x3
  40444c:	ldr	x4, [x7, #24]
  404450:	sub	x4, x4, #0x1
  404454:	adrp	x2, 42c000 <ferror@plt+0x2aa20>
  404458:	ldr	x2, [x2, #592]
  40445c:	ldr	w5, [x2, #1128]
  404460:	ldr	w3, [x2, #1132]
  404464:	mov	x19, #0x0                   	// #0
  404468:	mov	x8, #0xca00                	// #51712
  40446c:	movk	x8, #0x3b9a, lsl #16
  404470:	adrp	x2, 42c000 <ferror@plt+0x2aa20>
  404474:	cmp	w5, w3
  404478:	b.ne	4044bc <ferror@plt+0x2edc>  // b.any
  40447c:	ldr	x3, [x7, #24]
  404480:	cmp	x3, x4
  404484:	b.ls	4044bc <ferror@plt+0x2edc>  // b.plast
  404488:	ldr	x3, [x7]
  40448c:	ldrsw	x5, [x3, x4, lsl #2]
  404490:	madd	x5, x19, x8, x5
  404494:	ldr	x3, [x0]
  404498:	udiv	x6, x5, x1
  40449c:	str	w6, [x3, x4, lsl #2]
  4044a0:	msub	x19, x6, x1, x5
  4044a4:	sub	x4, x4, #0x1
  4044a8:	ldr	x5, [x2, #592]
  4044ac:	ldr	w6, [x5, #1128]
  4044b0:	ldr	w3, [x5, #1132]
  4044b4:	cmp	w6, w3
  4044b8:	b.eq	40447c <ferror@plt+0x2e9c>  // b.none
  4044bc:	ldr	x1, [x7, #24]
  4044c0:	str	x1, [x0, #24]
  4044c4:	bl	404224 <ferror@plt+0x2c44>
  4044c8:	str	x19, [x20]
  4044cc:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  4044d0:	ldr	x0, [x0, #592]
  4044d4:	ldr	w1, [x0, #1128]
  4044d8:	ldr	w0, [x0, #1132]
  4044dc:	cmp	w1, w0
  4044e0:	cset	w0, ne  // ne = any
  4044e4:	lsl	w0, w0, #3
  4044e8:	ldp	x19, x20, [sp, #16]
  4044ec:	ldp	x29, x30, [sp], #32
  4044f0:	ret
  4044f4:	sub	x3, x2, #0x1
  4044f8:	adrp	x4, 42c000 <ferror@plt+0x2aa20>
  4044fc:	ldr	x6, [x4, #592]
  404500:	ldr	w4, [x6, #1128]
  404504:	ldr	w7, [x6, #1132]
  404508:	cmp	x2, #0x0
  40450c:	ccmp	w4, w7, #0x0, ne  // ne = any
  404510:	mov	w4, #0x0                   	// #0
  404514:	b.ne	40453c <ferror@plt+0x2f5c>  // b.any
  404518:	ldr	w4, [x0, x3, lsl #2]
  40451c:	ldr	w5, [x1, x3, lsl #2]
  404520:	subs	w4, w4, w5
  404524:	b.ne	40453c <ferror@plt+0x2f5c>  // b.any
  404528:	sub	x3, x3, #0x1
  40452c:	ldr	w5, [x6, #1128]
  404530:	cmp	w5, w7
  404534:	ccmp	x2, x3, #0x0, eq  // eq = none
  404538:	b.hi	404518 <ferror@plt+0x2f38>  // b.pmore
  40453c:	ldr	w0, [x6, #1128]
  404540:	lsr	w1, w4, #31
  404544:	sbfx	x4, x4, #31, #1
  404548:	add	x3, x3, #0x1
  40454c:	eor	x3, x4, x3
  404550:	add	x3, x3, x1
  404554:	cmp	w0, w7
  404558:	mov	x0, #0x8000000000000000    	// #-9223372036854775808
  40455c:	csel	x0, x3, x0, eq  // eq = none
  404560:	ret
  404564:	mov	x4, x0
  404568:	ldr	x2, [x0, #24]
  40456c:	cbz	x2, 4045a8 <ferror@plt+0x2fc8>
  404570:	ldr	x3, [x0]
  404574:	mov	x0, #0x0                   	// #0
  404578:	ldr	w1, [x3, x0, lsl #2]
  40457c:	cbnz	w1, 404590 <ferror@plt+0x2fb0>
  404580:	add	x0, x0, #0x1
  404584:	cmp	x0, x2
  404588:	b.ne	404578 <ferror@plt+0x2f98>  // b.any
  40458c:	mov	x0, x2
  404590:	sub	x2, x2, x0
  404594:	str	x2, [x4, #24]
  404598:	ldr	x1, [x4]
  40459c:	add	x1, x1, x0, lsl #2
  4045a0:	str	x1, [x4]
  4045a4:	ret
  4045a8:	mov	x0, x2
  4045ac:	b	404590 <ferror@plt+0x2fb0>
  4045b0:	ldr	x7, [x0, #24]
  4045b4:	ldr	x3, [x0]
  4045b8:	adrp	x0, 412000 <ferror@plt+0x10a20>
  4045bc:	add	x0, x0, #0xf58
  4045c0:	ldr	x4, [x0, x1, lsl #3]
  4045c4:	mov	x2, #0x9                   	// #9
  4045c8:	sub	x1, x2, x1
  4045cc:	ldr	x8, [x0, x1, lsl #3]
  4045d0:	sub	x0, x7, #0x1
  4045d4:	adrp	x1, 42c000 <ferror@plt+0x2aa20>
  4045d8:	ldr	x1, [x1, #592]
  4045dc:	ldr	w5, [x1, #1128]
  4045e0:	ldr	w2, [x1, #1132]
  4045e4:	cmp	x7, #0x0
  4045e8:	ccmp	w5, w2, #0x0, ne  // ne = any
  4045ec:	b.ne	40462c <ferror@plt+0x304c>  // b.any
  4045f0:	mov	x5, #0x0                   	// #0
  4045f4:	adrp	x9, 42c000 <ferror@plt+0x2aa20>
  4045f8:	ldrsw	x2, [x3, x0, lsl #2]
  4045fc:	mul	x6, x8, x5
  404600:	udiv	x1, x2, x4
  404604:	msub	x5, x1, x4, x2
  404608:	add	w1, w1, w6
  40460c:	str	w1, [x3, x0, lsl #2]
  404610:	sub	x0, x0, #0x1
  404614:	ldr	x1, [x9, #592]
  404618:	ldr	w6, [x1, #1128]
  40461c:	ldr	w2, [x1, #1132]
  404620:	cmp	x7, x0
  404624:	ccmp	w6, w2, #0x0, hi  // hi = pmore
  404628:	b.eq	4045f8 <ferror@plt+0x3018>  // b.none
  40462c:	ldr	w0, [x1, #1128]
  404630:	cmp	w0, w2
  404634:	cset	w0, ne  // ne = any
  404638:	lsl	w0, w0, #3
  40463c:	ret
  404640:	stp	x29, x30, [sp, #-16]!
  404644:	mov	x29, sp
  404648:	mov	x4, x2
  40464c:	ldr	x0, [x0]
  404650:	ldr	x2, [x1, #24]
  404654:	ldr	x1, [x1]
  404658:	add	x0, x0, x4, lsl #2
  40465c:	blr	x3
  404660:	ldp	x29, x30, [sp], #16
  404664:	ret
  404668:	stp	x29, x30, [sp, #-16]!
  40466c:	mov	x29, sp
  404670:	mov	x3, x0
  404674:	ldr	x0, [x1, #24]
  404678:	cmp	x0, x2
  40467c:	b.ls	4046a0 <ferror@plt+0x30c0>  // b.plast
  404680:	ldr	w4, [x3, x2, lsl #2]
  404684:	mov	x0, #0xffffffffffffffff    	// #-1
  404688:	cbz	w4, 4046ac <ferror@plt+0x30cc>
  40468c:	add	x2, x2, #0x1
  404690:	ldr	x1, [x1]
  404694:	mov	x0, x3
  404698:	bl	4044f4 <ferror@plt+0x2f14>
  40469c:	b	4046ac <ferror@plt+0x30cc>
  4046a0:	ldr	w4, [x3, x2, lsl #2]
  4046a4:	mov	x0, #0x1                   	// #1
  4046a8:	cbz	w4, 4046b4 <ferror@plt+0x30d4>
  4046ac:	ldp	x29, x30, [sp], #16
  4046b0:	ret
  4046b4:	ldr	x1, [x1]
  4046b8:	mov	x0, x3
  4046bc:	bl	4044f4 <ferror@plt+0x2f14>
  4046c0:	b	4046ac <ferror@plt+0x30cc>
  4046c4:	stp	x29, x30, [sp, #-16]!
  4046c8:	mov	x29, sp
  4046cc:	and	w0, w0, #0xff
  4046d0:	bl	402a34 <ferror@plt+0x1454>
  4046d4:	ldp	x29, x30, [sp], #16
  4046d8:	ret
  4046dc:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  4046e0:	ldr	x1, [x0, #592]
  4046e4:	ldrh	w0, [x1, #1142]
  4046e8:	sub	w0, w0, #0x1
  4046ec:	ldr	x1, [x1, #1104]
  4046f0:	cmp	x1, w0, sxtw
  4046f4:	b.cs	4046fc <ferror@plt+0x311c>  // b.hs, b.nlast
  4046f8:	ret
  4046fc:	stp	x29, x30, [sp, #-16]!
  404700:	mov	x29, sp
  404704:	mov	w0, #0x5c                  	// #92
  404708:	bl	402a34 <ferror@plt+0x1454>
  40470c:	mov	w0, #0xa                   	// #10
  404710:	bl	402a34 <ferror@plt+0x1454>
  404714:	ldp	x29, x30, [sp], #16
  404718:	ret
  40471c:	stp	x29, x30, [sp, #-32]!
  404720:	mov	x29, sp
  404724:	str	x19, [sp, #16]
  404728:	mov	w19, w0
  40472c:	cmp	w0, #0xa
  404730:	b.ne	404748 <ferror@plt+0x3168>  // b.any
  404734:	mov	w0, w19
  404738:	bl	402a34 <ferror@plt+0x1454>
  40473c:	ldr	x19, [sp, #16]
  404740:	ldp	x29, x30, [sp], #32
  404744:	ret
  404748:	bl	4046dc <ferror@plt+0x30fc>
  40474c:	b	404734 <ferror@plt+0x3154>
  404750:	stp	x29, x30, [sp, #-32]!
  404754:	mov	x29, sp
  404758:	str	x19, [sp, #16]
  40475c:	mov	x19, x0
  404760:	tst	w2, #0xff
  404764:	b.ne	404784 <ferror@plt+0x31a4>  // b.any
  404768:	adrp	x0, 412000 <ferror@plt+0x10a20>
  40476c:	add	x0, x0, #0xfa8
  404770:	ldrb	w0, [x0, x19]
  404774:	bl	40471c <ferror@plt+0x313c>
  404778:	ldr	x19, [sp, #16]
  40477c:	ldp	x29, x30, [sp], #32
  404780:	ret
  404784:	mov	w0, #0x2e                  	// #46
  404788:	bl	40471c <ferror@plt+0x313c>
  40478c:	b	404768 <ferror@plt+0x3188>
  404790:	stp	x29, x30, [sp, #-64]!
  404794:	mov	x29, sp
  404798:	stp	x19, x20, [sp, #16]
  40479c:	stp	x21, x22, [sp, #32]
  4047a0:	mov	x20, x0
  4047a4:	mov	x22, x1
  4047a8:	tst	w2, #0xff
  4047ac:	mov	w1, #0x2e                  	// #46
  4047b0:	mov	w0, #0x20                  	// #32
  4047b4:	csel	w0, w1, w0, ne  // ne = any
  4047b8:	bl	40471c <ferror@plt+0x313c>
  4047bc:	subs	x1, x22, #0x1
  4047c0:	b.eq	404830 <ferror@plt+0x3250>  // b.none
  4047c4:	mov	x19, #0x1                   	// #1
  4047c8:	mov	x0, #0x0                   	// #0
  4047cc:	add	x0, x0, #0x1
  4047d0:	add	x19, x19, x19, lsl #2
  4047d4:	lsl	x19, x19, #1
  4047d8:	cmp	x0, x1
  4047dc:	b.ne	4047cc <ferror@plt+0x31ec>  // b.any
  4047e0:	cbz	x22, 404820 <ferror@plt+0x3240>
  4047e4:	str	x23, [sp, #48]
  4047e8:	mov	x21, #0x0                   	// #0
  4047ec:	mov	x23, #0xcccccccccccccccc    	// #-3689348814741910324
  4047f0:	movk	x23, #0xcccd
  4047f4:	udiv	x0, x20, x19
  4047f8:	msub	x20, x0, x19, x20
  4047fc:	and	w0, w0, #0xff
  404800:	add	w0, w0, #0x30
  404804:	bl	40471c <ferror@plt+0x313c>
  404808:	umulh	x19, x19, x23
  40480c:	lsr	x19, x19, #3
  404810:	add	x21, x21, #0x1
  404814:	cmp	x22, x21
  404818:	b.hi	4047f4 <ferror@plt+0x3214>  // b.pmore
  40481c:	ldr	x23, [sp, #48]
  404820:	ldp	x19, x20, [sp, #16]
  404824:	ldp	x21, x22, [sp, #32]
  404828:	ldp	x29, x30, [sp], #64
  40482c:	ret
  404830:	and	w0, w20, #0xff
  404834:	add	w0, w0, #0x30
  404838:	bl	40471c <ferror@plt+0x313c>
  40483c:	b	404820 <ferror@plt+0x3240>
  404840:	stp	x29, x30, [sp, #-32]!
  404844:	mov	x29, sp
  404848:	stp	x19, x20, [sp, #16]
  40484c:	mov	x20, x0
  404850:	cmp	x1, #0x2
  404854:	mov	x19, #0x2                   	// #2
  404858:	csel	x19, x1, x19, cs  // cs = hs, nlast
  40485c:	ldr	x0, [x0, #32]
  404860:	cmp	x0, x19
  404864:	b.cc	404874 <ferror@plt+0x3294>  // b.lo, b.ul, b.last
  404868:	ldp	x19, x20, [sp, #16]
  40486c:	ldp	x29, x30, [sp], #32
  404870:	ret
  404874:	lsl	x1, x19, #2
  404878:	ldr	x0, [x20]
  40487c:	bl	4028f0 <ferror@plt+0x1310>
  404880:	str	x0, [x20]
  404884:	str	x19, [x20, #32]
  404888:	b	404868 <ferror@plt+0x3288>
  40488c:	stp	x29, x30, [sp, #-48]!
  404890:	mov	x29, sp
  404894:	stp	x19, x20, [sp, #16]
  404898:	str	x21, [sp, #32]
  40489c:	mov	x19, x0
  4048a0:	mov	x21, x1
  4048a4:	mov	x20, x2
  4048a8:	ldr	x1, [x0, #24]
  4048ac:	add	x1, x1, #0x1
  4048b0:	ldr	x0, [x2, #32]
  4048b4:	cmp	x1, x0
  4048b8:	b.hi	404994 <ferror@plt+0x33b4>  // b.pmore
  4048bc:	ldr	x2, [x20, #32]
  4048c0:	lsl	x2, x2, #2
  4048c4:	mov	w1, #0x0                   	// #0
  4048c8:	ldr	x0, [x20]
  4048cc:	bl	401390 <memset@plt>
  4048d0:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  4048d4:	ldr	x1, [x0, #592]
  4048d8:	ldr	w4, [x1, #1128]
  4048dc:	ldr	w2, [x1, #1132]
  4048e0:	mov	x3, #0x0                   	// #0
  4048e4:	mov	x0, #0x0                   	// #0
  4048e8:	cmp	w4, w2
  4048ec:	b.ne	4049a0 <ferror@plt+0x33c0>  // b.any
  4048f0:	mov	x7, #0x5a53                	// #23123
  4048f4:	movk	x7, #0xa09b, lsl #16
  4048f8:	movk	x7, #0xb82f, lsl #32
  4048fc:	movk	x7, #0x44, lsl #48
  404900:	mov	x6, #0xca00                	// #51712
  404904:	movk	x6, #0x3b9a, lsl #16
  404908:	adrp	x5, 42c000 <ferror@plt+0x2aa20>
  40490c:	ldr	x4, [x19, #24]
  404910:	cmp	x4, x0
  404914:	b.ls	404954 <ferror@plt+0x3374>  // b.plast
  404918:	ldr	x1, [x19]
  40491c:	ldrsw	x4, [x1, x0, lsl #2]
  404920:	madd	x4, x4, x21, x3
  404924:	ldr	x1, [x20]
  404928:	lsr	x3, x4, #9
  40492c:	umulh	x3, x3, x7
  404930:	lsr	x3, x3, #11
  404934:	msub	x4, x3, x6, x4
  404938:	str	w4, [x1, x0, lsl #2]
  40493c:	add	x0, x0, #0x1
  404940:	ldr	x1, [x5, #592]
  404944:	ldr	w4, [x1, #1128]
  404948:	ldr	w2, [x1, #1132]
  40494c:	cmp	w4, w2
  404950:	b.eq	40490c <ferror@plt+0x332c>  // b.none
  404954:	ldr	w1, [x1, #1128]
  404958:	cmp	w1, w2
  40495c:	b.eq	4049ac <ferror@plt+0x33cc>  // b.none
  404960:	mov	x0, x20
  404964:	bl	404224 <ferror@plt+0x2c44>
  404968:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  40496c:	ldr	x0, [x0, #592]
  404970:	ldr	w1, [x0, #1128]
  404974:	ldr	w0, [x0, #1132]
  404978:	cmp	w1, w0
  40497c:	cset	w0, ne  // ne = any
  404980:	lsl	w0, w0, #3
  404984:	ldp	x19, x20, [sp, #16]
  404988:	ldr	x21, [sp, #32]
  40498c:	ldp	x29, x30, [sp], #48
  404990:	ret
  404994:	mov	x0, x2
  404998:	bl	404840 <ferror@plt+0x3260>
  40499c:	b	4048bc <ferror@plt+0x32dc>
  4049a0:	mov	x3, #0x0                   	// #0
  4049a4:	mov	x0, #0x0                   	// #0
  4049a8:	b	404954 <ferror@plt+0x3374>
  4049ac:	ldr	x1, [x20]
  4049b0:	str	w3, [x1, x0, lsl #2]
  4049b4:	cmp	x3, #0x0
  4049b8:	ldr	x0, [x19, #24]
  4049bc:	cinc	x0, x0, ne  // ne = any
  4049c0:	str	x0, [x20, #24]
  4049c4:	b	404960 <ferror@plt+0x3380>
  4049c8:	cbz	x1, 404aa8 <ferror@plt+0x34c8>
  4049cc:	stp	x29, x30, [sp, #-48]!
  4049d0:	mov	x29, sp
  4049d4:	stp	x19, x20, [sp, #16]
  4049d8:	mov	x19, x0
  4049dc:	mov	x20, x1
  4049e0:	ldr	x0, [x0, #24]
  4049e4:	cbnz	x0, 404a00 <ferror@plt+0x3420>
  4049e8:	ldr	x1, [x19, #16]
  4049ec:	add	x20, x1, x20
  4049f0:	str	x20, [x19, #16]
  4049f4:	ldp	x19, x20, [sp, #16]
  4049f8:	ldp	x29, x30, [sp], #48
  4049fc:	ret
  404a00:	stp	x21, x22, [sp, #32]
  404a04:	ldr	x0, [x19, #16]
  404a08:	mov	x1, #0x8                   	// #8
  404a0c:	add	x0, x20, x0
  404a10:	bl	4028ac <ferror@plt+0x12cc>
  404a14:	mov	x21, #0xe38f                	// #58255
  404a18:	movk	x21, #0x8e38, lsl #16
  404a1c:	movk	x21, #0x38e3, lsl #32
  404a20:	movk	x21, #0xe38e, lsl #48
  404a24:	umulh	x21, x0, x21
  404a28:	lsr	x21, x21, #3
  404a2c:	ldr	x0, [x19, #8]
  404a30:	subs	x21, x21, x0
  404a34:	b.ne	404a64 <ferror@plt+0x3484>  // b.any
  404a38:	ldr	x0, [x19, #8]
  404a3c:	add	x0, x0, x21
  404a40:	str	x0, [x19, #8]
  404a44:	ldr	x1, [x19, #16]
  404a48:	add	x20, x1, x20
  404a4c:	str	x20, [x19, #16]
  404a50:	ldr	x0, [x19, #24]
  404a54:	add	x21, x0, x21
  404a58:	str	x21, [x19, #24]
  404a5c:	ldp	x21, x22, [sp, #32]
  404a60:	b	4049f4 <ferror@plt+0x3414>
  404a64:	mov	x1, x21
  404a68:	ldr	x0, [x19, #24]
  404a6c:	bl	4028ac <ferror@plt+0x12cc>
  404a70:	mov	x1, x0
  404a74:	mov	x0, x19
  404a78:	bl	404840 <ferror@plt+0x3260>
  404a7c:	ldr	x1, [x19]
  404a80:	lsl	x22, x21, #2
  404a84:	ldr	x2, [x19, #24]
  404a88:	lsl	x2, x2, #2
  404a8c:	add	x0, x1, x22
  404a90:	bl	401290 <memmove@plt>
  404a94:	mov	x2, x22
  404a98:	mov	w1, #0x0                   	// #0
  404a9c:	ldr	x0, [x19]
  404aa0:	bl	401390 <memset@plt>
  404aa4:	b	404a38 <ferror@plt+0x3458>
  404aa8:	ret
  404aac:	stp	x29, x30, [sp, #-176]!
  404ab0:	mov	x29, sp
  404ab4:	stp	x23, x24, [sp, #48]
  404ab8:	stp	x27, x28, [sp, #80]
  404abc:	mov	x24, x0
  404ac0:	ldr	x27, [x0, #8]
  404ac4:	ldrb	w0, [x0, #40]
  404ac8:	cbnz	w0, 404afc <ferror@plt+0x351c>
  404acc:	ldr	x0, [x24, #24]
  404ad0:	sub	x23, x0, #0x1
  404ad4:	cbz	x0, 404bdc <ferror@plt+0x35fc>
  404ad8:	stp	x19, x20, [sp, #16]
  404adc:	stp	x21, x22, [sp, #32]
  404ae0:	stp	x25, x26, [sp, #64]
  404ae4:	mov	w5, #0x1                   	// #1
  404ae8:	sub	x27, x27, #0x1
  404aec:	mov	x28, #0x0                   	// #0
  404af0:	mov	w21, #0x6667                	// #26215
  404af4:	movk	w21, #0x6666, lsl #16
  404af8:	b	404b18 <ferror@plt+0x3538>
  404afc:	mov	w0, #0x2d                  	// #45
  404b00:	bl	40471c <ferror@plt+0x313c>
  404b04:	b	404acc <ferror@plt+0x34ec>
  404b08:	sub	x23, x23, #0x1
  404b0c:	ldr	x0, [x24, #24]
  404b10:	cmp	x0, x23
  404b14:	b.ls	404bd0 <ferror@plt+0x35f0>  // b.plast
  404b18:	ldr	x0, [x24]
  404b1c:	ldr	w2, [x0, x23, lsl #2]
  404b20:	cmp	x27, x23
  404b24:	cset	w26, eq  // eq = none
  404b28:	csel	w5, w5, wzr, ne  // ne = any
  404b2c:	ldr	x0, [x24, #16]
  404b30:	mov	x1, #0xe38f                	// #58255
  404b34:	movk	x1, #0x8e38, lsl #16
  404b38:	movk	x1, #0x38e3, lsl #32
  404b3c:	movk	x1, #0xe38e, lsl #48
  404b40:	umulh	x1, x0, x1
  404b44:	and	x3, x1, #0xfffffffffffffff8
  404b48:	add	x1, x3, x1, lsr #3
  404b4c:	sub	x0, x0, x1
  404b50:	cmp	x23, #0x0
  404b54:	mov	x20, #0x9                   	// #9
  404b58:	sub	x20, x20, x0
  404b5c:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  404b60:	csel	x20, x20, x28, ne  // ne = any
  404b64:	stp	xzr, xzr, [sp, #104]
  404b68:	stp	xzr, xzr, [sp, #120]
  404b6c:	stp	xzr, xzr, [sp, #136]
  404b70:	stp	xzr, xzr, [sp, #152]
  404b74:	str	x28, [sp, #168]
  404b78:	cbz	w2, 404bc0 <ferror@plt+0x35e0>
  404b7c:	mov	x3, #0x1                   	// #1
  404b80:	add	x0, sp, #0x68
  404b84:	add	x4, x0, x3, lsl #3
  404b88:	smull	x0, w2, w21
  404b8c:	asr	x0, x0, #34
  404b90:	subs	w0, w0, w2, asr #31
  404b94:	add	w1, w0, w0, lsl #2
  404b98:	sub	w1, w2, w1, lsl #1
  404b9c:	sxtw	x1, w1
  404ba0:	stur	x1, [x4, #-8]
  404ba4:	mov	w2, w0
  404ba8:	cset	w1, ne  // ne = any
  404bac:	cmp	x3, #0x8
  404bb0:	cset	w0, ls  // ls = plast
  404bb4:	add	x3, x3, #0x1
  404bb8:	tst	w1, w0
  404bbc:	b.ne	404b80 <ferror@plt+0x35a0>  // b.any
  404bc0:	mov	x19, #0x8                   	// #8
  404bc4:	add	x22, sp, #0x68
  404bc8:	mov	x25, #0x1                   	// #1
  404bcc:	b	404c18 <ferror@plt+0x3638>
  404bd0:	ldp	x19, x20, [sp, #16]
  404bd4:	ldp	x21, x22, [sp, #32]
  404bd8:	ldp	x25, x26, [sp, #64]
  404bdc:	ldp	x23, x24, [sp, #48]
  404be0:	ldp	x27, x28, [sp, #80]
  404be4:	ldp	x29, x30, [sp], #176
  404be8:	ret
  404bec:	cmp	w26, #0x0
  404bf0:	ccmp	x19, #0x8, #0x0, ne  // ne = any
  404bf4:	cset	w2, eq  // eq = none
  404bf8:	mov	x1, x25
  404bfc:	ldr	x0, [x22, x19, lsl #3]
  404c00:	bl	404750 <ferror@plt+0x3170>
  404c04:	mov	w5, #0x0                   	// #0
  404c08:	sub	x19, x19, #0x1
  404c0c:	cmp	x19, #0x8
  404c10:	ccmp	x20, x19, #0x2, ls  // ls = plast
  404c14:	b.hi	404b08 <ferror@plt+0x3528>  // b.pmore
  404c18:	cbz	w5, 404bec <ferror@plt+0x360c>
  404c1c:	ldr	x0, [x22, x19, lsl #3]
  404c20:	cbnz	x0, 404bec <ferror@plt+0x360c>
  404c24:	b	404c08 <ferror@plt+0x3628>
  404c28:	stp	x29, x30, [sp, #-64]!
  404c2c:	mov	x29, sp
  404c30:	stp	x19, x20, [sp, #16]
  404c34:	mov	w20, #0x0                   	// #0
  404c38:	cbz	x1, 404da0 <ferror@plt+0x37c0>
  404c3c:	stp	x21, x22, [sp, #32]
  404c40:	mov	x19, x0
  404c44:	mov	x21, x1
  404c48:	ldr	x0, [x0, #24]
  404c4c:	cbz	x0, 404db0 <ferror@plt+0x37d0>
  404c50:	stp	x23, x24, [sp, #48]
  404c54:	mov	x20, #0xe38f                	// #58255
  404c58:	movk	x20, #0x8e38, lsl #16
  404c5c:	movk	x20, #0x38e3, lsl #32
  404c60:	movk	x20, #0xe38e, lsl #48
  404c64:	umulh	x22, x1, x20
  404c68:	and	x0, x22, #0xfffffffffffffff8
  404c6c:	add	x22, x0, x22, lsr #3
  404c70:	sub	x22, x1, x22
  404c74:	ldr	x23, [x19, #16]
  404c78:	umulh	x20, x23, x20
  404c7c:	and	x0, x20, #0xfffffffffffffff8
  404c80:	add	x20, x0, x20, lsr #3
  404c84:	subs	x20, x23, x20
  404c88:	mov	x0, #0x9                   	// #9
  404c8c:	csel	x20, x20, x0, ne  // ne = any
  404c90:	mov	x0, x19
  404c94:	bl	40420c <ferror@plt+0x2c2c>
  404c98:	mov	x24, x0
  404c9c:	mov	x1, #0x8                   	// #8
  404ca0:	mov	x0, x21
  404ca4:	bl	4028ac <ferror@plt+0x12cc>
  404ca8:	mov	x2, x0
  404cac:	mov	x0, #0xe38f                	// #58255
  404cb0:	movk	x0, #0x8e38, lsl #16
  404cb4:	movk	x0, #0x38e3, lsl #32
  404cb8:	movk	x0, #0xe38e, lsl #48
  404cbc:	umulh	x2, x2, x0
  404cc0:	lsr	x2, x2, #3
  404cc4:	add	x20, x20, x22
  404cc8:	mov	x0, #0x0                   	// #0
  404ccc:	cmp	x20, #0x9
  404cd0:	b.ls	404cdc <ferror@plt+0x36fc>  // b.plast
  404cd4:	sub	x2, x2, #0x1
  404cd8:	mov	x0, #0x1                   	// #1
  404cdc:	sub	x20, x2, x24
  404ce0:	cmp	x2, x24
  404ce4:	csel	x20, x20, xzr, hi  // hi = pmore
  404ce8:	lsl	x1, x0, #3
  404cec:	add	x1, x1, x0
  404cf0:	mov	x0, x19
  404cf4:	bl	4049c8 <ferror@plt+0x33e8>
  404cf8:	ldr	x1, [x19, #24]
  404cfc:	mov	x0, x20
  404d00:	bl	4028ac <ferror@plt+0x12cc>
  404d04:	mov	x1, x0
  404d08:	mov	x0, x19
  404d0c:	bl	404840 <ferror@plt+0x3260>
  404d10:	ldr	x3, [x19, #24]
  404d14:	ldr	x0, [x19]
  404d18:	lsl	x2, x20, #2
  404d1c:	mov	w1, #0x0                   	// #0
  404d20:	add	x0, x0, x3, lsl #2
  404d24:	bl	401390 <memset@plt>
  404d28:	ldr	x0, [x19, #24]
  404d2c:	add	x20, x0, x20
  404d30:	str	x20, [x19, #24]
  404d34:	str	xzr, [x19, #8]
  404d38:	str	xzr, [x19, #16]
  404d3c:	mov	w20, #0x0                   	// #0
  404d40:	cbnz	x22, 404df0 <ferror@plt+0x3810>
  404d44:	add	x0, x21, x23
  404d48:	str	x0, [x19, #16]
  404d4c:	mov	x1, #0x8                   	// #8
  404d50:	bl	4028ac <ferror@plt+0x12cc>
  404d54:	mov	x1, #0xe38f                	// #58255
  404d58:	movk	x1, #0x8e38, lsl #16
  404d5c:	movk	x1, #0x38e3, lsl #32
  404d60:	movk	x1, #0xe38e, lsl #48
  404d64:	umulh	x1, x0, x1
  404d68:	lsr	x1, x1, #3
  404d6c:	str	x1, [x19, #8]
  404d70:	mov	x0, x19
  404d74:	bl	404224 <ferror@plt+0x2c44>
  404d78:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  404d7c:	ldr	x0, [x0, #592]
  404d80:	ldr	w1, [x0, #1128]
  404d84:	ldr	w0, [x0, #1132]
  404d88:	cmp	w20, #0x0
  404d8c:	ccmp	w0, w1, #0x4, eq  // eq = none
  404d90:	mov	w0, #0x8                   	// #8
  404d94:	csel	w20, w20, w0, eq  // eq = none
  404d98:	ldp	x21, x22, [sp, #32]
  404d9c:	ldp	x23, x24, [sp, #48]
  404da0:	mov	w0, w20
  404da4:	ldp	x19, x20, [sp, #16]
  404da8:	ldp	x29, x30, [sp], #64
  404dac:	ret
  404db0:	ldr	x0, [x19, #16]
  404db4:	add	x0, x1, x0
  404db8:	str	x0, [x19, #16]
  404dbc:	mov	x1, #0x8                   	// #8
  404dc0:	bl	4028ac <ferror@plt+0x12cc>
  404dc4:	mov	x1, #0xe38f                	// #58255
  404dc8:	movk	x1, #0x8e38, lsl #16
  404dcc:	movk	x1, #0x38e3, lsl #32
  404dd0:	movk	x1, #0xe38e, lsl #48
  404dd4:	umulh	x1, x0, x1
  404dd8:	lsr	x1, x1, #3
  404ddc:	mov	x0, x19
  404de0:	bl	404840 <ferror@plt+0x3260>
  404de4:	mov	w20, #0x0                   	// #0
  404de8:	ldp	x21, x22, [sp, #32]
  404dec:	b	404da0 <ferror@plt+0x37c0>
  404df0:	mov	x1, x22
  404df4:	mov	x0, x19
  404df8:	bl	4045b0 <ferror@plt+0x2fd0>
  404dfc:	mov	w20, w0
  404e00:	b	404d44 <ferror@plt+0x3764>
  404e04:	stp	x29, x30, [sp, #-32]!
  404e08:	mov	x29, sp
  404e0c:	stp	x19, x20, [sp, #16]
  404e10:	and	w19, w0, #0xff
  404e14:	mov	x20, x1
  404e18:	bl	401490 <__ctype_b_loc@plt>
  404e1c:	and	x1, x19, #0xff
  404e20:	ldr	x0, [x0]
  404e24:	ldrh	w0, [x0, x1, lsl #1]
  404e28:	tbz	w0, #8, 404e54 <ferror@plt+0x3874>
  404e2c:	sub	w19, w19, #0x37
  404e30:	sub	w0, w20, #0x1
  404e34:	and	w0, w0, #0xff
  404e38:	and	w1, w19, #0xff
  404e3c:	cmp	x20, w19, uxtb
  404e40:	csel	w0, w1, w0, hi  // hi = pmore
  404e44:	and	x0, x0, #0xff
  404e48:	ldp	x19, x20, [sp, #16]
  404e4c:	ldp	x29, x30, [sp], #32
  404e50:	ret
  404e54:	sub	w0, w19, #0x30
  404e58:	and	w0, w0, #0xff
  404e5c:	b	404e44 <ferror@plt+0x3864>
  404e60:	stp	x29, x30, [sp, #-64]!
  404e64:	mov	x29, sp
  404e68:	stp	x19, x20, [sp, #16]
  404e6c:	mov	w20, #0x0                   	// #0
  404e70:	cbz	x1, 40503c <ferror@plt+0x3a5c>
  404e74:	mov	x19, x0
  404e78:	mov	x20, x1
  404e7c:	ldr	x0, [x0, #16]
  404e80:	cmp	x0, x1
  404e84:	b.cc	404f20 <ferror@plt+0x3940>  // b.lo, b.ul, b.last
  404e88:	ldr	x1, [x19, #24]
  404e8c:	cbz	x1, 404f88 <ferror@plt+0x39a8>
  404e90:	stp	x21, x22, [sp, #32]
  404e94:	mov	x21, #0xe38f                	// #58255
  404e98:	movk	x21, #0x8e38, lsl #16
  404e9c:	movk	x21, #0x38e3, lsl #32
  404ea0:	movk	x21, #0xe38e, lsl #48
  404ea4:	umulh	x0, x20, x21
  404ea8:	and	x22, x0, #0xfffffffffffffff8
  404eac:	add	x0, x22, x0, lsr #3
  404eb0:	sub	x22, x20, x0
  404eb4:	mov	x1, #0x8                   	// #8
  404eb8:	mov	x0, x20
  404ebc:	bl	4028ac <ferror@plt+0x12cc>
  404ec0:	umulh	x21, x0, x21
  404ec4:	lsr	x21, x21, #3
  404ec8:	ldr	x0, [x19, #16]
  404ecc:	cbz	x0, 404f9c <ferror@plt+0x39bc>
  404ed0:	ldr	x1, [x19, #8]
  404ed4:	cmp	x1, x21
  404ed8:	b.cc	404f98 <ferror@plt+0x39b8>  // b.lo, b.ul, b.last
  404edc:	mov	x1, #0xe38f                	// #58255
  404ee0:	movk	x1, #0x8e38, lsl #16
  404ee4:	movk	x1, #0x38e3, lsl #32
  404ee8:	movk	x1, #0xe38e, lsl #48
  404eec:	umulh	x1, x0, x1
  404ef0:	and	x2, x1, #0xfffffffffffffff8
  404ef4:	add	x1, x2, x1, lsr #3
  404ef8:	subs	x0, x0, x1
  404efc:	b.eq	405094 <ferror@plt+0x3ab4>  // b.none
  404f00:	cbz	x22, 404ff4 <ferror@plt+0x3a14>
  404f04:	sub	x0, x0, x22
  404f08:	add	x0, x0, #0x9
  404f0c:	mov	x21, #0x1                   	// #1
  404f10:	cmp	x0, #0x9
  404f14:	b.ls	404ff4 <ferror@plt+0x3a14>  // b.plast
  404f18:	str	x23, [sp, #48]
  404f1c:	b	404fa4 <ferror@plt+0x39c4>
  404f20:	mov	x1, #0x8                   	// #8
  404f24:	sub	x0, x20, x0
  404f28:	bl	4028ac <ferror@plt+0x12cc>
  404f2c:	mov	x1, #0xe38f                	// #58255
  404f30:	movk	x1, #0x8e38, lsl #16
  404f34:	movk	x1, #0x38e3, lsl #32
  404f38:	movk	x1, #0xe38e, lsl #48
  404f3c:	umulh	x0, x0, x1
  404f40:	ldr	x1, [x19, #24]
  404f44:	lsr	x0, x0, #3
  404f48:	bl	4028ac <ferror@plt+0x12cc>
  404f4c:	cmn	x0, #0x1
  404f50:	b.eq	404f74 <ferror@plt+0x3994>  // b.none
  404f54:	ldr	x0, [x19, #24]
  404f58:	cbnz	x0, 404e90 <ferror@plt+0x38b0>
  404f5c:	ldr	x0, [x19, #16]
  404f60:	cmp	x0, x20
  404f64:	b.cs	404f88 <ferror@plt+0x39a8>  // b.hs, b.nlast
  404f68:	str	xzr, [x19, #16]
  404f6c:	mov	w20, #0x0                   	// #0
  404f70:	b	40503c <ferror@plt+0x3a5c>
  404f74:	mov	x1, #0x0                   	// #0
  404f78:	mov	w0, #0x2                   	// #2
  404f7c:	bl	402618 <ferror@plt+0x1038>
  404f80:	mov	w20, w0
  404f84:	b	40503c <ferror@plt+0x3a5c>
  404f88:	sub	x0, x0, x20
  404f8c:	str	x0, [x19, #16]
  404f90:	mov	w20, #0x0                   	// #0
  404f94:	b	40503c <ferror@plt+0x3a5c>
  404f98:	sub	x21, x21, x1
  404f9c:	cbz	x21, 404ff4 <ferror@plt+0x3a14>
  404fa0:	str	x23, [sp, #48]
  404fa4:	mov	x1, x21
  404fa8:	ldr	x0, [x19, #24]
  404fac:	bl	4028ac <ferror@plt+0x12cc>
  404fb0:	mov	x1, x0
  404fb4:	mov	x0, x19
  404fb8:	bl	404840 <ferror@plt+0x3260>
  404fbc:	ldr	x1, [x19]
  404fc0:	lsl	x23, x21, #2
  404fc4:	ldr	x2, [x19, #24]
  404fc8:	lsl	x2, x2, #2
  404fcc:	add	x0, x1, x23
  404fd0:	bl	401290 <memmove@plt>
  404fd4:	mov	x2, x23
  404fd8:	mov	w1, #0x0                   	// #0
  404fdc:	ldr	x0, [x19]
  404fe0:	bl	401390 <memset@plt>
  404fe4:	ldr	x0, [x19, #24]
  404fe8:	add	x21, x0, x21
  404fec:	str	x21, [x19, #24]
  404ff0:	ldr	x23, [sp, #48]
  404ff4:	ldr	x0, [x19, #16]
  404ff8:	cmp	x0, x20
  404ffc:	b.cs	40504c <ferror@plt+0x3a6c>  // b.hs, b.nlast
  405000:	str	xzr, [x19, #8]
  405004:	str	xzr, [x19, #16]
  405008:	mov	w20, #0x0                   	// #0
  40500c:	cbnz	x22, 40507c <ferror@plt+0x3a9c>
  405010:	mov	x0, x19
  405014:	bl	404224 <ferror@plt+0x2c44>
  405018:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  40501c:	ldr	x0, [x0, #592]
  405020:	ldr	w1, [x0, #1128]
  405024:	ldr	w0, [x0, #1132]
  405028:	cmp	w20, #0x0
  40502c:	ccmp	w0, w1, #0x4, eq  // eq = none
  405030:	mov	w0, #0x8                   	// #8
  405034:	csel	w20, w20, w0, eq  // eq = none
  405038:	ldp	x21, x22, [sp, #32]
  40503c:	mov	w0, w20
  405040:	ldp	x19, x20, [sp, #16]
  405044:	ldp	x29, x30, [sp], #64
  405048:	ret
  40504c:	sub	x0, x0, x20
  405050:	str	x0, [x19, #16]
  405054:	mov	x1, #0x8                   	// #8
  405058:	bl	4028ac <ferror@plt+0x12cc>
  40505c:	mov	x1, #0xe38f                	// #58255
  405060:	movk	x1, #0x8e38, lsl #16
  405064:	movk	x1, #0x38e3, lsl #32
  405068:	movk	x1, #0xe38e, lsl #48
  40506c:	umulh	x0, x0, x1
  405070:	lsr	x0, x0, #3
  405074:	str	x0, [x19, #8]
  405078:	b	405008 <ferror@plt+0x3a28>
  40507c:	mov	x1, #0x9                   	// #9
  405080:	sub	x1, x1, x22
  405084:	mov	x0, x19
  405088:	bl	4045b0 <ferror@plt+0x2fd0>
  40508c:	mov	w20, w0
  405090:	b	405010 <ferror@plt+0x3a30>
  405094:	cbz	x22, 404ff4 <ferror@plt+0x3a14>
  405098:	str	x23, [sp, #48]
  40509c:	mov	x21, #0x1                   	// #1
  4050a0:	b	404fa4 <ferror@plt+0x39c4>
  4050a4:	adrp	x3, 42c000 <ferror@plt+0x2aa20>
  4050a8:	ldr	x6, [x3, #592]
  4050ac:	ldr	w3, [x6, #1128]
  4050b0:	ldr	w7, [x6, #1132]
  4050b4:	cmp	x2, #0x0
  4050b8:	ccmp	w3, w7, #0x0, ne  // ne = any
  4050bc:	b.ne	405168 <ferror@plt+0x3b88>  // b.any
  4050c0:	mov	w8, #0x0                   	// #0
  4050c4:	mov	x3, #0x0                   	// #0
  4050c8:	mov	w10, #0xca00                	// #51712
  4050cc:	movk	w10, #0x3b9a, lsl #16
  4050d0:	ldr	w4, [x0, x3, lsl #2]
  4050d4:	ldr	w5, [x1, x3, lsl #2]
  4050d8:	add	w5, w8, w5
  4050dc:	cmp	w4, w5
  4050e0:	cset	w8, lt  // lt = tstop
  4050e4:	add	w9, w4, w10
  4050e8:	csel	w4, w9, w4, lt  // lt = tstop
  4050ec:	sub	w4, w4, w5
  4050f0:	str	w4, [x0, x3, lsl #2]
  4050f4:	add	x3, x3, #0x1
  4050f8:	ldr	w4, [x6, #1128]
  4050fc:	cmp	x2, x3
  405100:	ccmp	w4, w7, #0x0, hi  // hi = pmore
  405104:	b.eq	4050d0 <ferror@plt+0x3af0>  // b.none
  405108:	ldr	w1, [x6, #1128]
  40510c:	cmp	w8, #0x0
  405110:	ccmp	w7, w1, #0x0, ne  // ne = any
  405114:	b.ne	405154 <ferror@plt+0x3b74>  // b.any
  405118:	add	x3, x0, x3, lsl #2
  40511c:	mov	w2, #0xc9ff                	// #51711
  405120:	movk	w2, #0x3b9a, lsl #16
  405124:	b	40513c <ferror@plt+0x3b5c>
  405128:	add	w0, w0, w2
  40512c:	str	w0, [x3], #4
  405130:	ldr	w0, [x6, #1128]
  405134:	cmp	w0, w7
  405138:	b.ne	405154 <ferror@plt+0x3b74>  // b.any
  40513c:	ldr	w0, [x3]
  405140:	cmp	w0, #0x0
  405144:	b.le	405128 <ferror@plt+0x3b48>
  405148:	sub	w0, w0, #0x1
  40514c:	str	w0, [x3]
  405150:	ldr	w0, [x6, #1128]
  405154:	ldr	w0, [x6, #1128]
  405158:	cmp	w0, w7
  40515c:	cset	w0, ne  // ne = any
  405160:	lsl	w0, w0, #3
  405164:	ret
  405168:	ldr	w0, [x6, #1128]
  40516c:	b	405154 <ferror@plt+0x3b74>
  405170:	ldrb	w2, [x0, #40]
  405174:	ldr	x0, [x0, #24]
  405178:	cmp	x0, #0x0
  40517c:	cset	x1, ne  // ne = any
  405180:	neg	x0, x2
  405184:	eor	x0, x1, x0
  405188:	add	x0, x0, x2
  40518c:	ret
  405190:	str	xzr, [x0, #16]
  405194:	str	xzr, [x0, #8]
  405198:	strb	wzr, [x0, #40]
  40519c:	mov	x1, #0x1                   	// #1
  4051a0:	str	x1, [x0, #24]
  4051a4:	ldr	x0, [x0]
  4051a8:	str	w1, [x0]
  4051ac:	ret
  4051b0:	cmp	x0, x1
  4051b4:	b.eq	4053ac <ferror@plt+0x3dcc>  // b.none
  4051b8:	stp	x29, x30, [sp, #-64]!
  4051bc:	mov	x29, sp
  4051c0:	stp	x19, x20, [sp, #16]
  4051c4:	mov	x20, x0
  4051c8:	mov	x19, x1
  4051cc:	ldr	x0, [x0, #24]
  4051d0:	cbz	x0, 4052b4 <ferror@plt+0x3cd4>
  4051d4:	ldr	x0, [x1, #24]
  4051d8:	cbz	x0, 4052e0 <ferror@plt+0x3d00>
  4051dc:	stp	x21, x22, [sp, #32]
  4051e0:	stp	x23, x24, [sp, #48]
  4051e4:	ldrb	w0, [x20, #40]
  4051e8:	cbz	w0, 4052fc <ferror@plt+0x3d1c>
  4051ec:	ldrb	w23, [x1, #40]
  4051f0:	cbz	w23, 4052ec <ferror@plt+0x3d0c>
  4051f4:	mov	x0, x20
  4051f8:	bl	40420c <ferror@plt+0x2c2c>
  4051fc:	mov	x21, x0
  405200:	mov	x0, x19
  405204:	bl	40420c <ferror@plt+0x2c2c>
  405208:	mov	x2, x0
  40520c:	ldr	x5, [x20, #8]
  405210:	ldr	x4, [x19, #8]
  405214:	sub	x0, x0, x21
  405218:	cmp	x5, x4
  40521c:	cset	w22, hi  // hi = pmore
  405220:	cmp	x21, x2
  405224:	b.ne	4053b4 <ferror@plt+0x3dd4>  // b.any
  405228:	cbz	w22, 40534c <ferror@plt+0x3d6c>
  40522c:	sub	x21, x5, x4
  405230:	ldr	x3, [x20]
  405234:	add	x24, x3, x21, lsl #2
  405238:	ldr	x1, [x19]
  40523c:	add	x2, x4, x2
  405240:	mov	x0, x24
  405244:	bl	4044f4 <ferror@plt+0x2f14>
  405248:	mov	x1, #0x8000000000000000    	// #-9223372036854775808
  40524c:	cmp	x0, x1
  405250:	b.eq	4053c0 <ferror@plt+0x3de0>  // b.none
  405254:	cbnz	x0, 405364 <ferror@plt+0x3d84>
  405258:	sub	x1, x21, #0x1
  40525c:	adrp	x2, 42c000 <ferror@plt+0x2aa20>
  405260:	ldr	x4, [x2, #592]
  405264:	ldr	w2, [x4, #1128]
  405268:	ldr	w5, [x4, #1132]
  40526c:	cmp	w2, w5
  405270:	ccmp	x21, x1, #0x0, eq  // eq = none
  405274:	b.ls	405298 <ferror@plt+0x3cb8>  // b.plast
  405278:	sub	x3, x24, x21, lsl #2
  40527c:	ldr	w2, [x3, x1, lsl #2]
  405280:	cbnz	w2, 405388 <ferror@plt+0x3da8>
  405284:	sub	x1, x1, #0x1
  405288:	ldr	w2, [x4, #1128]
  40528c:	cmp	x21, x1
  405290:	ccmp	w2, w5, #0x0, hi  // hi = pmore
  405294:	b.eq	40527c <ferror@plt+0x3c9c>  // b.none
  405298:	ldr	w1, [x4, #1128]
  40529c:	cmp	w1, w5
  4052a0:	mov	x1, #0x8000000000000000    	// #-9223372036854775808
  4052a4:	csel	x0, x0, x1, eq  // eq = none
  4052a8:	ldp	x21, x22, [sp, #32]
  4052ac:	ldp	x23, x24, [sp, #48]
  4052b0:	b	4052d4 <ferror@plt+0x3cf4>
  4052b4:	ldrb	w0, [x1, #40]
  4052b8:	eor	x1, x0, #0x1
  4052bc:	ldr	x0, [x19, #24]
  4052c0:	cmp	x0, #0x0
  4052c4:	cset	x0, ne  // ne = any
  4052c8:	neg	x2, x1
  4052cc:	eor	x0, x0, x2
  4052d0:	add	x0, x0, x1
  4052d4:	ldp	x19, x20, [sp, #16]
  4052d8:	ldp	x29, x30, [sp], #64
  4052dc:	ret
  4052e0:	mov	x0, x20
  4052e4:	bl	405170 <ferror@plt+0x3b90>
  4052e8:	b	4052d4 <ferror@plt+0x3cf4>
  4052ec:	mov	x0, #0xffffffffffffffff    	// #-1
  4052f0:	ldp	x21, x22, [sp, #32]
  4052f4:	ldp	x23, x24, [sp, #48]
  4052f8:	b	4052d4 <ferror@plt+0x3cf4>
  4052fc:	ldrb	w23, [x1, #40]
  405300:	mov	x0, #0x1                   	// #1
  405304:	cbnz	w23, 405340 <ferror@plt+0x3d60>
  405308:	mov	x0, x20
  40530c:	bl	40420c <ferror@plt+0x2c2c>
  405310:	mov	x21, x0
  405314:	mov	x0, x19
  405318:	bl	40420c <ferror@plt+0x2c2c>
  40531c:	mov	x2, x0
  405320:	sub	x1, x21, x0
  405324:	ldr	x5, [x20, #8]
  405328:	ldr	x4, [x19, #8]
  40532c:	mov	x0, x1
  405330:	cbnz	x1, 4053cc <ferror@plt+0x3dec>
  405334:	cmp	x5, x4
  405338:	cset	w22, hi  // hi = pmore
  40533c:	b	405228 <ferror@plt+0x3c48>
  405340:	ldp	x21, x22, [sp, #32]
  405344:	ldp	x23, x24, [sp, #48]
  405348:	b	4052d4 <ferror@plt+0x3cf4>
  40534c:	sub	x21, x4, x5
  405350:	ldr	x3, [x19]
  405354:	add	x24, x3, x21, lsl #2
  405358:	ldr	x1, [x20]
  40535c:	mov	x4, x5
  405360:	b	40523c <ferror@plt+0x3c5c>
  405364:	eor	w1, w23, w22
  405368:	eor	w1, w1, #0x1
  40536c:	and	x1, x1, #0xff
  405370:	neg	x2, x1
  405374:	eor	x0, x2, x0
  405378:	add	x0, x0, x1
  40537c:	ldp	x21, x22, [sp, #32]
  405380:	ldp	x23, x24, [sp, #48]
  405384:	b	4052d4 <ferror@plt+0x3cf4>
  405388:	eor	w22, w23, w22
  40538c:	eor	w0, w22, #0x1
  405390:	and	x1, x0, #0xff
  405394:	neg	x0, x1
  405398:	eor	x0, x0, #0x1
  40539c:	add	x0, x0, x1
  4053a0:	ldp	x21, x22, [sp, #32]
  4053a4:	ldp	x23, x24, [sp, #48]
  4053a8:	b	4052d4 <ferror@plt+0x3cf4>
  4053ac:	mov	x0, #0x0                   	// #0
  4053b0:	ret
  4053b4:	ldp	x21, x22, [sp, #32]
  4053b8:	ldp	x23, x24, [sp, #48]
  4053bc:	b	4052d4 <ferror@plt+0x3cf4>
  4053c0:	ldp	x21, x22, [sp, #32]
  4053c4:	ldp	x23, x24, [sp, #48]
  4053c8:	b	4052d4 <ferror@plt+0x3cf4>
  4053cc:	ldp	x21, x22, [sp, #32]
  4053d0:	ldp	x23, x24, [sp, #48]
  4053d4:	b	4052d4 <ferror@plt+0x3cf4>
  4053d8:	cbz	x1, 4054d0 <ferror@plt+0x3ef0>
  4053dc:	stp	x29, x30, [sp, #-48]!
  4053e0:	mov	x29, sp
  4053e4:	stp	x19, x20, [sp, #16]
  4053e8:	str	x21, [sp, #32]
  4053ec:	mov	x19, x0
  4053f0:	mov	x20, x1
  4053f4:	ldr	x21, [x0, #8]
  4053f8:	cbnz	x21, 4054a4 <ferror@plt+0x3ec4>
  4053fc:	ldr	x0, [x19, #16]
  405400:	sub	x0, x0, x20
  405404:	str	x0, [x19, #16]
  405408:	ldr	x1, [x19, #8]
  40540c:	sub	x1, x1, x21
  405410:	str	x1, [x19, #8]
  405414:	ldr	x2, [x19, #24]
  405418:	cbz	x2, 405494 <ferror@plt+0x3eb4>
  40541c:	mov	x1, #0xe38f                	// #58255
  405420:	movk	x1, #0x8e38, lsl #16
  405424:	movk	x1, #0x38e3, lsl #32
  405428:	movk	x1, #0xe38e, lsl #48
  40542c:	umulh	x1, x0, x1
  405430:	and	x3, x1, #0xfffffffffffffff8
  405434:	add	x1, x3, x1, lsr #3
  405438:	subs	x0, x0, x1
  40543c:	mov	x1, #0x9                   	// #9
  405440:	sub	x1, x1, x0
  405444:	csel	x0, x1, x0, ne  // ne = any
  405448:	adrp	x1, 412000 <ferror@plt+0x10a20>
  40544c:	add	x1, x1, #0xf58
  405450:	ldr	x20, [x1, x0, lsl #3]
  405454:	sub	x2, x2, x21
  405458:	str	x2, [x19, #24]
  40545c:	ldr	x0, [x19]
  405460:	lsl	x2, x2, #2
  405464:	add	x1, x0, x21, lsl #2
  405468:	bl	401290 <memmove@plt>
  40546c:	ldr	x0, [x19, #24]
  405470:	cbz	x0, 40548c <ferror@plt+0x3eac>
  405474:	ldr	x2, [x19]
  405478:	ldr	w0, [x2]
  40547c:	sdiv	w1, w0, w20
  405480:	msub	w1, w1, w20, w0
  405484:	sub	w0, w0, w1
  405488:	str	w0, [x2]
  40548c:	mov	x0, x19
  405490:	bl	404224 <ferror@plt+0x2c44>
  405494:	ldp	x19, x20, [sp, #16]
  405498:	ldr	x21, [sp, #32]
  40549c:	ldp	x29, x30, [sp], #48
  4054a0:	ret
  4054a4:	ldr	x0, [x0, #16]
  4054a8:	mov	x1, #0x8                   	// #8
  4054ac:	sub	x0, x0, x20
  4054b0:	bl	4028ac <ferror@plt+0x12cc>
  4054b4:	mov	x1, #0xe38f                	// #58255
  4054b8:	movk	x1, #0x8e38, lsl #16
  4054bc:	movk	x1, #0x38e3, lsl #32
  4054c0:	movk	x1, #0xe38e, lsl #48
  4054c4:	umulh	x0, x0, x1
  4054c8:	sub	x21, x21, x0, lsr #3
  4054cc:	b	4053fc <ferror@plt+0x3e1c>
  4054d0:	ret
  4054d4:	stp	x29, x30, [sp, #-48]!
  4054d8:	mov	x29, sp
  4054dc:	stp	x19, x20, [sp, #16]
  4054e0:	str	x21, [sp, #32]
  4054e4:	mov	x19, x0
  4054e8:	and	w20, w2, #0xff
  4054ec:	and	w21, w3, #0xff
  4054f0:	ldr	x0, [x0, #16]
  4054f4:	cmp	x0, x1
  4054f8:	b.cs	405530 <ferror@plt+0x3f50>  // b.hs, b.nlast
  4054fc:	sub	x1, x1, x0
  405500:	mov	x0, x19
  405504:	bl	4049c8 <ferror@plt+0x33e8>
  405508:	mov	x0, x19
  40550c:	bl	404224 <ferror@plt+0x2c44>
  405510:	ldr	x0, [x19, #24]
  405514:	cbz	x0, 405520 <ferror@plt+0x3f40>
  405518:	eor	w20, w20, w21
  40551c:	strb	w20, [x19, #40]
  405520:	ldp	x19, x20, [sp, #16]
  405524:	ldr	x21, [sp, #32]
  405528:	ldp	x29, x30, [sp], #48
  40552c:	ret
  405530:	sub	x1, x0, x1
  405534:	mov	x0, x19
  405538:	bl	4053d8 <ferror@plt+0x3df8>
  40553c:	b	405508 <ferror@plt+0x3f28>
  405540:	str	x1, [x0]
  405544:	str	x2, [x0, #32]
  405548:	str	xzr, [x0, #16]
  40554c:	str	xzr, [x0, #8]
  405550:	str	xzr, [x0, #24]
  405554:	strb	wzr, [x0, #40]
  405558:	ret
  40555c:	stp	x29, x30, [sp, #-32]!
  405560:	mov	x29, sp
  405564:	stp	x19, x20, [sp, #16]
  405568:	mov	x19, x0
  40556c:	cmp	x1, #0x2
  405570:	mov	x20, #0x2                   	// #2
  405574:	csel	x20, x1, x20, cs  // cs = hs, nlast
  405578:	lsl	x0, x20, #2
  40557c:	bl	4028d0 <ferror@plt+0x12f0>
  405580:	str	x0, [x19]
  405584:	str	x20, [x19, #32]
  405588:	str	xzr, [x19, #16]
  40558c:	str	xzr, [x19, #8]
  405590:	str	xzr, [x19, #24]
  405594:	strb	wzr, [x19, #40]
  405598:	ldp	x19, x20, [sp, #16]
  40559c:	ldp	x29, x30, [sp], #32
  4055a0:	ret
  4055a4:	stp	x29, x30, [sp, #-16]!
  4055a8:	mov	x29, sp
  4055ac:	ldr	x0, [x0]
  4055b0:	bl	4014c0 <free@plt>
  4055b4:	ldp	x29, x30, [sp], #16
  4055b8:	ret
  4055bc:	stp	x29, x30, [sp, #-112]!
  4055c0:	mov	x29, sp
  4055c4:	stp	x19, x20, [sp, #16]
  4055c8:	stp	x21, x22, [sp, #32]
  4055cc:	str	x23, [sp, #48]
  4055d0:	mov	x23, x1
  4055d4:	mov	x19, x2
  4055d8:	mov	x21, x3
  4055dc:	mov	x20, x4
  4055e0:	mov	x1, x5
  4055e4:	cmp	x2, x0
  4055e8:	b.eq	405618 <ferror@plt+0x4038>  // b.none
  4055ec:	mov	x22, x0
  4055f0:	cmp	x2, x23
  4055f4:	b.ne	405688 <ferror@plt+0x40a8>  // b.any
  4055f8:	ldp	x2, x3, [x2]
  4055fc:	stp	x2, x3, [sp, #64]
  405600:	ldp	x2, x3, [x19, #16]
  405604:	stp	x2, x3, [sp, #80]
  405608:	ldp	x2, x3, [x19, #32]
  40560c:	stp	x2, x3, [sp, #96]
  405610:	add	x23, sp, #0x40
  405614:	b	40563c <ferror@plt+0x405c>
  405618:	ldp	x2, x3, [x2]
  40561c:	stp	x2, x3, [sp, #64]
  405620:	ldp	x2, x3, [x19, #16]
  405624:	stp	x2, x3, [sp, #80]
  405628:	ldp	x2, x3, [x19, #32]
  40562c:	stp	x2, x3, [sp, #96]
  405630:	cmp	x19, x23
  405634:	b.eq	40567c <ferror@plt+0x409c>  // b.none
  405638:	add	x22, sp, #0x40
  40563c:	mov	x0, x19
  405640:	bl	40555c <ferror@plt+0x3f7c>
  405644:	mov	x3, x21
  405648:	mov	x2, x19
  40564c:	mov	x1, x23
  405650:	mov	x0, x22
  405654:	blr	x20
  405658:	mov	w19, w0
  40565c:	add	x0, sp, #0x40
  405660:	bl	4055a4 <ferror@plt+0x3fc4>
  405664:	mov	w0, w19
  405668:	ldp	x19, x20, [sp, #16]
  40566c:	ldp	x21, x22, [sp, #32]
  405670:	ldr	x23, [sp, #48]
  405674:	ldp	x29, x30, [sp], #112
  405678:	ret
  40567c:	add	x22, sp, #0x40
  405680:	mov	x23, x22
  405684:	b	40563c <ferror@plt+0x405c>
  405688:	mov	x0, x19
  40568c:	bl	404840 <ferror@plt+0x3260>
  405690:	mov	x3, x21
  405694:	mov	x2, x19
  405698:	mov	x1, x23
  40569c:	mov	x0, x22
  4056a0:	blr	x20
  4056a4:	mov	w19, w0
  4056a8:	b	405664 <ferror@plt+0x4084>
  4056ac:	cmp	x0, x1
  4056b0:	b.eq	40570c <ferror@plt+0x412c>  // b.none
  4056b4:	stp	x29, x30, [sp, #-32]!
  4056b8:	mov	x29, sp
  4056bc:	stp	x19, x20, [sp, #16]
  4056c0:	mov	x19, x0
  4056c4:	mov	x20, x1
  4056c8:	ldr	x1, [x1, #24]
  4056cc:	bl	404840 <ferror@plt+0x3260>
  4056d0:	ldr	x2, [x20, #24]
  4056d4:	str	x2, [x19, #24]
  4056d8:	ldrb	w0, [x20, #40]
  4056dc:	strb	w0, [x19, #40]
  4056e0:	ldr	x0, [x20, #8]
  4056e4:	str	x0, [x19, #8]
  4056e8:	ldr	x0, [x20, #16]
  4056ec:	str	x0, [x19, #16]
  4056f0:	lsl	x2, x2, #2
  4056f4:	ldr	x1, [x20]
  4056f8:	ldr	x0, [x19]
  4056fc:	bl	401280 <memcpy@plt>
  405700:	ldp	x19, x20, [sp, #16]
  405704:	ldp	x29, x30, [sp], #32
  405708:	ret
  40570c:	ret
  405710:	stp	x29, x30, [sp, #-160]!
  405714:	mov	x29, sp
  405718:	stp	x21, x22, [sp, #32]
  40571c:	stp	x23, x24, [sp, #48]
  405720:	mov	x24, x0
  405724:	str	x2, [sp, #104]
  405728:	ldr	x21, [x1, #24]
  40572c:	cbz	x21, 4057f0 <ferror@plt+0x4210>
  405730:	stp	x19, x20, [sp, #16]
  405734:	mov	x23, x1
  405738:	mov	x19, x3
  40573c:	ldr	x22, [x0, #24]
  405740:	cbz	x22, 405804 <ferror@plt+0x4224>
  405744:	stp	x25, x26, [sp, #64]
  405748:	stp	x27, x28, [sp, #80]
  40574c:	ldrb	w0, [x1, #40]
  405750:	cmp	x0, x3
  405754:	cset	w28, ne  // ne = any
  405758:	ldrb	w25, [x24, #40]
  40575c:	str	w25, [sp, #140]
  405760:	mov	x0, x24
  405764:	bl	40420c <ferror@plt+0x2c2c>
  405768:	mov	x20, x0
  40576c:	mov	x0, x23
  405770:	bl	40420c <ferror@plt+0x2c2c>
  405774:	ldr	x2, [x23, #8]
  405778:	ldr	x1, [x24, #8]
  40577c:	cmp	x2, x1
  405780:	csel	x3, x2, x1, ls  // ls = plast
  405784:	str	x3, [sp, #128]
  405788:	csel	x4, x2, x1, cs  // cs = hs, nlast
  40578c:	str	x4, [sp, #120]
  405790:	sub	x19, x4, x3
  405794:	cmp	x20, x0
  405798:	csel	x3, x20, x0, cs  // cs = hs, nlast
  40579c:	add	x3, x3, x4
  4057a0:	str	x3, [sp, #112]
  4057a4:	cmp	w25, w28
  4057a8:	b.eq	40587c <ferror@plt+0x429c>  // b.none
  4057ac:	cmp	x20, x0
  4057b0:	b.eq	40582c <ferror@plt+0x424c>  // b.none
  4057b4:	cset	w0, cc  // cc = lo, ul, last
  4057b8:	str	w0, [sp, #136]
  4057bc:	ldr	w0, [sp, #136]
  4057c0:	cbz	w0, 405888 <ferror@plt+0x42a8>
  4057c4:	ldr	x22, [x23]
  4057c8:	ldr	x21, [x24]
  4057cc:	ldr	x25, [x23, #24]
  4057d0:	ldr	x26, [x24, #24]
  4057d4:	ldr	x0, [sp, #104]
  4057d8:	ldr	x20, [x0]
  4057dc:	strb	wzr, [sp, #159]
  4057e0:	cbnz	x19, 405d94 <ferror@plt+0x47b4>
  4057e4:	cmp	x25, x26
  4057e8:	csel	x27, x25, x26, ls  // ls = plast
  4057ec:	b	4059a0 <ferror@plt+0x43c0>
  4057f0:	mov	x1, x0
  4057f4:	mov	x0, x2
  4057f8:	bl	4056ac <ferror@plt+0x40cc>
  4057fc:	mov	w0, #0x0                   	// #0
  405800:	b	405ba0 <ferror@plt+0x45c0>
  405804:	ldr	x20, [sp, #104]
  405808:	mov	x0, x20
  40580c:	bl	4056ac <ferror@plt+0x40cc>
  405810:	ldrb	w0, [x23, #40]
  405814:	cmp	x0, x19
  405818:	cset	w0, ne  // ne = any
  40581c:	strb	w0, [x20, #40]
  405820:	mov	w0, #0x0                   	// #0
  405824:	ldp	x19, x20, [sp, #16]
  405828:	b	405ba0 <ferror@plt+0x45c0>
  40582c:	cmp	x2, x1
  405830:	b.cs	405858 <ferror@plt+0x4278>  // b.hs, b.nlast
  405834:	ldr	x0, [x24]
  405838:	mov	x2, x21
  40583c:	ldr	x1, [x23]
  405840:	add	x0, x0, x19, lsl #2
  405844:	bl	4044f4 <ferror@plt+0x2f14>
  405848:	lsr	x0, x0, #63
  40584c:	and	w0, w0, #0xff
  405850:	str	w0, [sp, #136]
  405854:	b	4057bc <ferror@plt+0x41dc>
  405858:	ldr	x1, [x23]
  40585c:	mov	x2, x22
  405860:	add	x1, x1, x19, lsl #2
  405864:	ldr	x0, [x24]
  405868:	bl	4044f4 <ferror@plt+0x2f14>
  40586c:	cmp	x0, #0x0
  405870:	cset	w0, le
  405874:	str	w0, [sp, #136]
  405878:	b	4057bc <ferror@plt+0x41dc>
  40587c:	ldr	x0, [sp, #112]
  405880:	add	x0, x0, #0x1
  405884:	str	x0, [sp, #112]
  405888:	ldr	x22, [x24]
  40588c:	ldr	x21, [x23]
  405890:	ldr	x25, [x24, #24]
  405894:	ldr	x26, [x23, #24]
  405898:	ldr	x0, [sp, #104]
  40589c:	ldr	x20, [x0]
  4058a0:	strb	wzr, [sp, #159]
  4058a4:	cbz	x19, 405bd8 <ferror@plt+0x45f8>
  4058a8:	ldr	x1, [x24, #8]
  4058ac:	ldr	x0, [x23, #8]
  4058b0:	cmp	x1, x0
  4058b4:	b.hi	40595c <ferror@plt+0x437c>  // b.pmore
  4058b8:	ldr	w0, [sp, #140]
  4058bc:	cmp	w0, w28
  4058c0:	b.eq	405bc0 <ferror@plt+0x45e0>  // b.none
  4058c4:	str	wzr, [sp, #136]
  4058c8:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  4058cc:	ldr	x0, [x0, #592]
  4058d0:	ldr	w1, [x0, #1128]
  4058d4:	ldr	w2, [x0, #1132]
  4058d8:	cmp	w1, w2
  4058dc:	b.ne	405934 <ferror@plt+0x4354>  // b.any
  4058e0:	mov	x1, #0x0                   	// #0
  4058e4:	mov	w6, #0x0                   	// #0
  4058e8:	mov	w5, #0xca00                	// #51712
  4058ec:	movk	w5, #0x3b9a, lsl #16
  4058f0:	adrp	x4, 42c000 <ferror@plt+0x2aa20>
  4058f4:	ldrb	w0, [sp, #159]
  4058f8:	ldr	w2, [x21, x1, lsl #2]
  4058fc:	add	w0, w0, w2
  405900:	cmp	w0, #0x0
  405904:	cset	w2, gt
  405908:	strb	w2, [sp, #159]
  40590c:	csel	w2, w6, w5, le
  405910:	sub	w0, w2, w0
  405914:	str	w0, [x20, x1, lsl #2]
  405918:	add	x1, x1, #0x1
  40591c:	ldr	x0, [x4, #592]
  405920:	ldr	w3, [x0, #1128]
  405924:	ldr	w2, [x0, #1132]
  405928:	cmp	w3, w2
  40592c:	ccmp	x19, x1, #0x0, eq  // eq = none
  405930:	b.hi	4058f4 <ferror@plt+0x4314>  // b.pmore
  405934:	ldr	w1, [x0, #1128]
  405938:	mov	w0, #0x8                   	// #8
  40593c:	cmp	w1, w2
  405940:	b.ne	405bb0 <ferror@plt+0x45d0>  // b.any
  405944:	add	x21, x21, x19, lsl #2
  405948:	ldr	x0, [sp, #128]
  40594c:	ldr	x1, [sp, #120]
  405950:	sub	x0, x0, x1
  405954:	add	x26, x26, x0
  405958:	b	405988 <ferror@plt+0x43a8>
  40595c:	str	wzr, [sp, #136]
  405960:	lsl	x27, x19, #2
  405964:	mov	x2, x27
  405968:	mov	x1, x22
  40596c:	mov	x0, x20
  405970:	bl	401280 <memcpy@plt>
  405974:	add	x22, x22, x27
  405978:	ldr	x0, [sp, #128]
  40597c:	ldr	x1, [sp, #120]
  405980:	sub	x0, x0, x1
  405984:	add	x25, x25, x0
  405988:	add	x20, x20, x19, lsl #2
  40598c:	cmp	x25, x26
  405990:	csel	x27, x25, x26, ls  // ls = plast
  405994:	ldr	w0, [sp, #140]
  405998:	cmp	w0, w28
  40599c:	b.eq	405be0 <ferror@plt+0x4600>  // b.none
  4059a0:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  4059a4:	ldr	x0, [x0, #592]
  4059a8:	ldr	w1, [x0, #1128]
  4059ac:	ldr	w0, [x0, #1132]
  4059b0:	cmp	x27, #0x0
  4059b4:	ccmp	w0, w1, #0x0, ne  // ne = any
  4059b8:	b.ne	405d44 <ferror@plt+0x4764>  // b.any
  4059bc:	mov	x0, #0x0                   	// #0
  4059c0:	mov	w5, #0xca00                	// #51712
  4059c4:	movk	w5, #0x3b9a, lsl #16
  4059c8:	adrp	x4, 42c000 <ferror@plt+0x2aa20>
  4059cc:	ldr	w1, [x22, x0, lsl #2]
  4059d0:	ldrb	w2, [sp, #159]
  4059d4:	ldr	w3, [x21, x0, lsl #2]
  4059d8:	add	w2, w2, w3
  4059dc:	cmp	w1, w2
  4059e0:	cset	w3, lt  // lt = tstop
  4059e4:	strb	w3, [sp, #159]
  4059e8:	add	w3, w1, w5
  4059ec:	csel	w1, w3, w1, lt  // lt = tstop
  4059f0:	sub	w1, w1, w2
  4059f4:	str	w1, [x20, x0, lsl #2]
  4059f8:	add	x0, x0, #0x1
  4059fc:	ldr	x1, [x4, #592]
  405a00:	ldr	w2, [x1, #1128]
  405a04:	ldr	w1, [x1, #1132]
  405a08:	cmp	w1, w2
  405a0c:	ccmp	x0, x27, #0x2, eq  // eq = none
  405a10:	b.cc	4059cc <ferror@plt+0x43ec>  // b.lo, b.ul, b.last
  405a14:	adrp	x1, 42c000 <ferror@plt+0x2aa20>
  405a18:	ldr	x1, [x1, #592]
  405a1c:	ldr	w2, [x1, #1128]
  405a20:	ldr	w1, [x1, #1132]
  405a24:	cmp	w1, w2
  405a28:	ccmp	x25, x0, #0x0, eq  // eq = none
  405a2c:	b.ls	405a7c <ferror@plt+0x449c>  // b.plast
  405a30:	mov	w5, #0xca00                	// #51712
  405a34:	movk	w5, #0x3b9a, lsl #16
  405a38:	adrp	x4, 42c000 <ferror@plt+0x2aa20>
  405a3c:	ldr	w1, [x22, x0, lsl #2]
  405a40:	ldrb	w2, [sp, #159]
  405a44:	cmp	w1, w2
  405a48:	cset	w3, lt  // lt = tstop
  405a4c:	strb	w3, [sp, #159]
  405a50:	add	w3, w1, w5
  405a54:	csel	w1, w3, w1, lt  // lt = tstop
  405a58:	sub	w1, w1, w2
  405a5c:	str	w1, [x20, x0, lsl #2]
  405a60:	add	x0, x0, #0x1
  405a64:	ldr	x1, [x4, #592]
  405a68:	ldr	w2, [x1, #1128]
  405a6c:	ldr	w1, [x1, #1132]
  405a70:	cmp	w1, w2
  405a74:	ccmp	x25, x0, #0x0, eq  // eq = none
  405a78:	b.hi	405a3c <ferror@plt+0x445c>  // b.pmore
  405a7c:	adrp	x1, 42c000 <ferror@plt+0x2aa20>
  405a80:	ldr	x1, [x1, #592]
  405a84:	ldr	w2, [x1, #1128]
  405a88:	ldr	w1, [x1, #1132]
  405a8c:	cmp	w1, w2
  405a90:	ccmp	x26, x0, #0x0, eq  // eq = none
  405a94:	b.ls	405ae8 <ferror@plt+0x4508>  // b.plast
  405a98:	mov	w5, #0x0                   	// #0
  405a9c:	mov	w4, #0xca00                	// #51712
  405aa0:	movk	w4, #0x3b9a, lsl #16
  405aa4:	adrp	x3, 42c000 <ferror@plt+0x2aa20>
  405aa8:	ldrb	w1, [sp, #159]
  405aac:	ldr	w2, [x21, x0, lsl #2]
  405ab0:	add	w1, w1, w2
  405ab4:	cmp	w1, #0x0
  405ab8:	cset	w2, gt
  405abc:	strb	w2, [sp, #159]
  405ac0:	csel	w2, w5, w4, le
  405ac4:	sub	w1, w2, w1
  405ac8:	str	w1, [x20, x0, lsl #2]
  405acc:	add	x0, x0, #0x1
  405ad0:	ldr	x1, [x3, #592]
  405ad4:	ldr	w2, [x1, #1128]
  405ad8:	ldr	w1, [x1, #1132]
  405adc:	cmp	w1, w2
  405ae0:	ccmp	x26, x0, #0x0, eq  // eq = none
  405ae4:	b.hi	405aa8 <ferror@plt+0x44c8>  // b.pmore
  405ae8:	adrp	x1, 42c000 <ferror@plt+0x2aa20>
  405aec:	ldr	x1, [x1, #592]
  405af0:	ldr	w2, [x1, #1128]
  405af4:	ldr	w1, [x1, #1132]
  405af8:	cmp	w2, w1
  405afc:	b.ne	405b60 <ferror@plt+0x4580>  // b.any
  405b00:	ldr	x1, [sp, #128]
  405b04:	ldr	x2, [sp, #120]
  405b08:	sub	x3, x1, x2
  405b0c:	ldr	x1, [sp, #112]
  405b10:	add	x3, x3, x1
  405b14:	cmp	x3, x0
  405b18:	b.ls	405b60 <ferror@plt+0x4580>  // b.plast
  405b1c:	mov	w6, #0x0                   	// #0
  405b20:	mov	w5, #0xca00                	// #51712
  405b24:	movk	w5, #0x3b9a, lsl #16
  405b28:	adrp	x4, 42c000 <ferror@plt+0x2aa20>
  405b2c:	ldrb	w2, [sp, #159]
  405b30:	cmp	w2, #0x0
  405b34:	csel	w1, w6, w5, eq  // eq = none
  405b38:	sub	w1, w1, w2
  405b3c:	str	w1, [x20, x0, lsl #2]
  405b40:	add	x0, x0, #0x1
  405b44:	ldr	x1, [x4, #592]
  405b48:	ldr	w2, [x1, #1128]
  405b4c:	ldr	w1, [x1, #1132]
  405b50:	cmp	w2, w1
  405b54:	b.ne	405b60 <ferror@plt+0x4580>  // b.any
  405b58:	cmp	x0, x3
  405b5c:	b.ne	405b2c <ferror@plt+0x454c>  // b.any
  405b60:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  405b64:	ldr	x0, [x0, #592]
  405b68:	ldr	w1, [x0, #1128]
  405b6c:	ldr	w0, [x0, #1132]
  405b70:	cmp	w1, w0
  405b74:	b.eq	405d4c <ferror@plt+0x476c>  // b.none
  405b78:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  405b7c:	ldr	x0, [x0, #592]
  405b80:	ldr	w1, [x0, #1128]
  405b84:	ldr	w0, [x0, #1132]
  405b88:	cmp	w1, w0
  405b8c:	cset	w0, ne  // ne = any
  405b90:	lsl	w0, w0, #3
  405b94:	ldp	x19, x20, [sp, #16]
  405b98:	ldp	x25, x26, [sp, #64]
  405b9c:	ldp	x27, x28, [sp, #80]
  405ba0:	ldp	x21, x22, [sp, #32]
  405ba4:	ldp	x23, x24, [sp, #48]
  405ba8:	ldp	x29, x30, [sp], #160
  405bac:	ret
  405bb0:	ldp	x19, x20, [sp, #16]
  405bb4:	ldp	x25, x26, [sp, #64]
  405bb8:	ldp	x27, x28, [sp, #80]
  405bbc:	b	405ba0 <ferror@plt+0x45c0>
  405bc0:	lsl	x2, x19, #2
  405bc4:	mov	x1, x21
  405bc8:	mov	x0, x20
  405bcc:	bl	401280 <memcpy@plt>
  405bd0:	str	wzr, [sp, #136]
  405bd4:	b	405944 <ferror@plt+0x4364>
  405bd8:	str	wzr, [sp, #136]
  405bdc:	b	40598c <ferror@plt+0x43ac>
  405be0:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  405be4:	ldr	x0, [x0, #592]
  405be8:	ldr	w1, [x0, #1128]
  405bec:	ldr	w0, [x0, #1132]
  405bf0:	cmp	x27, #0x0
  405bf4:	mov	x19, #0x0                   	// #0
  405bf8:	ccmp	w0, w1, #0x0, ne  // ne = any
  405bfc:	adrp	x28, 42c000 <ferror@plt+0x2aa20>
  405c00:	b.ne	405c34 <ferror@plt+0x4654>  // b.any
  405c04:	add	x2, sp, #0x9f
  405c08:	ldr	w1, [x21, x19, lsl #2]
  405c0c:	ldr	w0, [x22, x19, lsl #2]
  405c10:	bl	40430c <ferror@plt+0x2d2c>
  405c14:	str	w0, [x20, x19, lsl #2]
  405c18:	add	x19, x19, #0x1
  405c1c:	ldr	x0, [x28, #592]
  405c20:	ldr	w1, [x0, #1128]
  405c24:	ldr	w0, [x0, #1132]
  405c28:	cmp	w0, w1
  405c2c:	ccmp	x27, x19, #0x0, eq  // eq = none
  405c30:	b.hi	405c04 <ferror@plt+0x4624>  // b.pmore
  405c34:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  405c38:	ldr	x0, [x0, #592]
  405c3c:	ldr	w1, [x0, #1128]
  405c40:	ldr	w0, [x0, #1132]
  405c44:	cmp	w0, w1
  405c48:	ccmp	x25, x19, #0x0, eq  // eq = none
  405c4c:	b.ls	405c84 <ferror@plt+0x46a4>  // b.plast
  405c50:	adrp	x27, 42c000 <ferror@plt+0x2aa20>
  405c54:	add	x2, sp, #0x9f
  405c58:	mov	w1, #0x0                   	// #0
  405c5c:	ldr	w0, [x22, x19, lsl #2]
  405c60:	bl	40430c <ferror@plt+0x2d2c>
  405c64:	str	w0, [x20, x19, lsl #2]
  405c68:	add	x19, x19, #0x1
  405c6c:	ldr	x0, [x27, #592]
  405c70:	ldr	w1, [x0, #1128]
  405c74:	ldr	w0, [x0, #1132]
  405c78:	cmp	w0, w1
  405c7c:	ccmp	x25, x19, #0x0, eq  // eq = none
  405c80:	b.hi	405c54 <ferror@plt+0x4674>  // b.pmore
  405c84:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  405c88:	ldr	x0, [x0, #592]
  405c8c:	ldr	w1, [x0, #1128]
  405c90:	ldr	w0, [x0, #1132]
  405c94:	cmp	w0, w1
  405c98:	ccmp	x26, x19, #0x0, eq  // eq = none
  405c9c:	b.ls	405cd4 <ferror@plt+0x46f4>  // b.plast
  405ca0:	adrp	x22, 42c000 <ferror@plt+0x2aa20>
  405ca4:	add	x2, sp, #0x9f
  405ca8:	ldr	w1, [x21, x19, lsl #2]
  405cac:	mov	w0, #0x0                   	// #0
  405cb0:	bl	40430c <ferror@plt+0x2d2c>
  405cb4:	str	w0, [x20, x19, lsl #2]
  405cb8:	add	x19, x19, #0x1
  405cbc:	ldr	x0, [x22, #592]
  405cc0:	ldr	w1, [x0, #1128]
  405cc4:	ldr	w0, [x0, #1132]
  405cc8:	cmp	w0, w1
  405ccc:	ccmp	x26, x19, #0x0, eq  // eq = none
  405cd0:	b.hi	405ca4 <ferror@plt+0x46c4>  // b.pmore
  405cd4:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  405cd8:	ldr	x0, [x0, #592]
  405cdc:	ldr	w1, [x0, #1128]
  405ce0:	ldr	w0, [x0, #1132]
  405ce4:	cmp	w1, w0
  405ce8:	b.ne	405b60 <ferror@plt+0x4580>  // b.any
  405cec:	ldr	x0, [sp, #128]
  405cf0:	ldr	x1, [sp, #120]
  405cf4:	sub	x21, x0, x1
  405cf8:	ldr	x0, [sp, #112]
  405cfc:	add	x21, x21, x0
  405d00:	cmp	x21, x19
  405d04:	b.ls	405b60 <ferror@plt+0x4580>  // b.plast
  405d08:	adrp	x22, 42c000 <ferror@plt+0x2aa20>
  405d0c:	add	x2, sp, #0x9f
  405d10:	mov	w1, #0x0                   	// #0
  405d14:	mov	w0, #0x0                   	// #0
  405d18:	bl	40430c <ferror@plt+0x2d2c>
  405d1c:	str	w0, [x20, x19, lsl #2]
  405d20:	add	x19, x19, #0x1
  405d24:	ldr	x0, [x22, #592]
  405d28:	ldr	w1, [x0, #1128]
  405d2c:	ldr	w0, [x0, #1132]
  405d30:	cmp	w1, w0
  405d34:	b.ne	405b60 <ferror@plt+0x4580>  // b.any
  405d38:	cmp	x19, x21
  405d3c:	b.ne	405d0c <ferror@plt+0x472c>  // b.any
  405d40:	b	405b60 <ferror@plt+0x4580>
  405d44:	mov	x0, #0x0                   	// #0
  405d48:	b	405a14 <ferror@plt+0x4434>
  405d4c:	ldrb	w0, [x24, #40]
  405d50:	ldr	w1, [sp, #136]
  405d54:	cmp	w0, w1
  405d58:	cset	w0, ne  // ne = any
  405d5c:	ldr	x2, [sp, #104]
  405d60:	strb	w0, [x2, #40]
  405d64:	ldr	x0, [sp, #112]
  405d68:	str	x0, [x2, #24]
  405d6c:	ldr	x0, [sp, #120]
  405d70:	str	x0, [x2, #8]
  405d74:	ldr	x1, [x24, #16]
  405d78:	ldr	x0, [x23, #16]
  405d7c:	cmp	x0, x1
  405d80:	csel	x0, x0, x1, cs  // cs = hs, nlast
  405d84:	str	x0, [x2, #16]
  405d88:	mov	x0, x2
  405d8c:	bl	404224 <ferror@plt+0x2c44>
  405d90:	b	405b78 <ferror@plt+0x4598>
  405d94:	ldr	x1, [x24, #8]
  405d98:	ldr	x0, [x23, #8]
  405d9c:	cmp	x1, x0
  405da0:	b.hi	4058c8 <ferror@plt+0x42e8>  // b.pmore
  405da4:	b	405960 <ferror@plt+0x4380>
  405da8:	stp	x29, x30, [sp, #-48]!
  405dac:	mov	x29, sp
  405db0:	stp	x19, x20, [sp, #16]
  405db4:	stp	x21, x22, [sp, #32]
  405db8:	mov	x21, x0
  405dbc:	mov	x20, x2
  405dc0:	ldr	x2, [x0, #24]
  405dc4:	cmp	x2, x1
  405dc8:	b.ls	405e34 <ferror@plt+0x4854>  // b.plast
  405dcc:	mov	x22, x3
  405dd0:	sub	x2, x2, x1
  405dd4:	str	x2, [x3, #24]
  405dd8:	str	x1, [x20, #24]
  405ddc:	str	xzr, [x3, #8]
  405de0:	str	xzr, [x3, #16]
  405de4:	str	xzr, [x20, #8]
  405de8:	str	xzr, [x20, #16]
  405dec:	lsl	x19, x1, #2
  405df0:	ldr	x1, [x0]
  405df4:	lsl	x2, x2, #2
  405df8:	add	x1, x1, x19
  405dfc:	ldr	x0, [x3]
  405e00:	bl	401280 <memcpy@plt>
  405e04:	mov	x2, x19
  405e08:	ldr	x1, [x21]
  405e0c:	ldr	x0, [x20]
  405e10:	bl	401280 <memcpy@plt>
  405e14:	mov	x0, x22
  405e18:	bl	404224 <ferror@plt+0x2c44>
  405e1c:	mov	x0, x20
  405e20:	bl	404224 <ferror@plt+0x2c44>
  405e24:	ldp	x19, x20, [sp, #16]
  405e28:	ldp	x21, x22, [sp, #32]
  405e2c:	ldp	x29, x30, [sp], #48
  405e30:	ret
  405e34:	mov	x1, x0
  405e38:	mov	x0, x20
  405e3c:	bl	4056ac <ferror@plt+0x40cc>
  405e40:	b	405e1c <ferror@plt+0x483c>
  405e44:	stp	x29, x30, [sp, #-32]!
  405e48:	mov	x29, sp
  405e4c:	stp	x19, x20, [sp, #16]
  405e50:	mov	x20, x0
  405e54:	mov	x19, x1
  405e58:	ldr	x1, [x1, #24]
  405e5c:	bl	40555c <ferror@plt+0x3f7c>
  405e60:	mov	x1, x19
  405e64:	mov	x0, x20
  405e68:	bl	4056ac <ferror@plt+0x40cc>
  405e6c:	ldp	x19, x20, [sp, #16]
  405e70:	ldp	x29, x30, [sp], #32
  405e74:	ret
  405e78:	ldr	x0, [x0, #16]
  405e7c:	ret
  405e80:	stp	x29, x30, [sp, #-32]!
  405e84:	mov	x29, sp
  405e88:	str	x19, [sp, #16]
  405e8c:	mov	x19, x0
  405e90:	ldr	x0, [x0, #24]
  405e94:	cbz	x0, 405eb4 <ferror@plt+0x48d4>
  405e98:	ldr	x1, [x19, #8]
  405e9c:	cmp	x1, x0
  405ea0:	b.eq	405ec0 <ferror@plt+0x48e0>  // b.none
  405ea4:	mov	x0, x19
  405ea8:	bl	40426c <ferror@plt+0x2c8c>
  405eac:	ldr	x1, [x19, #16]
  405eb0:	add	x0, x0, x1
  405eb4:	ldr	x19, [sp, #16]
  405eb8:	ldp	x29, x30, [sp], #32
  405ebc:	ret
  405ec0:	mov	x0, x19
  405ec4:	bl	4042e0 <ferror@plt+0x2d00>
  405ec8:	ldr	x1, [x19, #16]
  405ecc:	mov	x2, #0xe38f                	// #58255
  405ed0:	movk	x2, #0x8e38, lsl #16
  405ed4:	movk	x2, #0x38e3, lsl #32
  405ed8:	movk	x2, #0xe38e, lsl #48
  405edc:	umulh	x2, x1, x2
  405ee0:	and	x3, x2, #0xfffffffffffffff8
  405ee4:	add	x2, x3, x2, lsr #3
  405ee8:	subs	x1, x1, x2
  405eec:	mov	x2, #0x9                   	// #9
  405ef0:	csel	x1, x1, x2, ne  // ne = any
  405ef4:	ldr	x2, [x19]
  405ef8:	add	x2, x2, x0, lsl #2
  405efc:	ldursw	x2, [x2, #-4]
  405f00:	cbz	x2, 405f3c <ferror@plt+0x495c>
  405f04:	mov	x3, #0x1                   	// #1
  405f08:	mov	x5, #0xcccccccccccccccc    	// #-3689348814741910324
  405f0c:	movk	x5, #0xcccd
  405f10:	mov	x4, x2
  405f14:	umulh	x2, x2, x5
  405f18:	lsr	x2, x2, #3
  405f1c:	add	x3, x3, #0x1
  405f20:	cmp	x4, #0x9
  405f24:	b.hi	405f10 <ferror@plt+0x4930>  // b.pmore
  405f28:	add	x0, x0, x0, lsl #3
  405f2c:	sub	x2, x0, #0x13
  405f30:	add	x0, x1, x3
  405f34:	add	x0, x0, x2
  405f38:	b	405eb4 <ferror@plt+0x48d4>
  405f3c:	mov	x3, #0x1                   	// #1
  405f40:	b	405f28 <ferror@plt+0x4948>
  405f44:	stp	x29, x30, [sp, #-16]!
  405f48:	mov	x29, sp
  405f4c:	ldrb	w2, [x0, #40]
  405f50:	cbnz	w2, 405fb8 <ferror@plt+0x49d8>
  405f54:	ldr	x3, [x0, #24]
  405f58:	ldr	x6, [x0, #8]
  405f5c:	mov	x2, #0x0                   	// #0
  405f60:	mov	x8, #0xca00                	// #51712
  405f64:	movk	x8, #0x3b9a, lsl #16
  405f68:	mov	x7, #0x5a53                	// #23123
  405f6c:	movk	x7, #0xa09b, lsl #16
  405f70:	movk	x7, #0xb82f, lsl #32
  405f74:	movk	x7, #0x44, lsl #48
  405f78:	cmp	x6, x3
  405f7c:	b.cs	405fd8 <ferror@plt+0x49f8>  // b.hs, b.nlast
  405f80:	mul	x5, x2, x8
  405f84:	lsr	x4, x5, #9
  405f88:	umulh	x4, x4, x7
  405f8c:	cmp	x2, x4, lsr #11
  405f90:	b.ne	405fc8 <ferror@plt+0x49e8>  // b.any
  405f94:	sub	x3, x3, #0x1
  405f98:	ldr	x2, [x0]
  405f9c:	ldrsw	x2, [x2, x3, lsl #2]
  405fa0:	adds	x2, x2, x5
  405fa4:	b.cc	405f78 <ferror@plt+0x4998>  // b.lo, b.ul, b.last
  405fa8:	mov	x1, #0x0                   	// #0
  405fac:	mov	w0, #0x2                   	// #2
  405fb0:	bl	402618 <ferror@plt+0x1038>
  405fb4:	b	405fe0 <ferror@plt+0x4a00>
  405fb8:	mov	x1, #0x0                   	// #0
  405fbc:	mov	w0, #0x0                   	// #0
  405fc0:	bl	402618 <ferror@plt+0x1038>
  405fc4:	b	405fe0 <ferror@plt+0x4a00>
  405fc8:	mov	x1, #0x0                   	// #0
  405fcc:	mov	w0, #0x2                   	// #2
  405fd0:	bl	402618 <ferror@plt+0x1038>
  405fd4:	b	405fe0 <ferror@plt+0x4a00>
  405fd8:	str	x2, [x1]
  405fdc:	mov	w0, #0x0                   	// #0
  405fe0:	ldp	x29, x30, [sp], #16
  405fe4:	ret
  405fe8:	stp	x29, x30, [sp, #-32]!
  405fec:	mov	x29, sp
  405ff0:	stp	x19, x20, [sp, #16]
  405ff4:	mov	x19, x1
  405ff8:	ldr	x1, [x1, #8]
  405ffc:	cbnz	x1, 40602c <ferror@plt+0x4a4c>
  406000:	mov	x4, x0
  406004:	mov	x0, x2
  406008:	mov	x20, x3
  40600c:	mov	x1, x4
  406010:	bl	4056ac <ferror@plt+0x40cc>
  406014:	mov	x1, x20
  406018:	mov	x0, x19
  40601c:	bl	405f44 <ferror@plt+0x4964>
  406020:	ldp	x19, x20, [sp, #16]
  406024:	ldp	x29, x30, [sp], #32
  406028:	ret
  40602c:	mov	x1, #0x0                   	// #0
  406030:	mov	w0, #0x1                   	// #1
  406034:	bl	402618 <ferror@plt+0x1038>
  406038:	b	406020 <ferror@plt+0x4a40>
  40603c:	stp	x29, x30, [sp, #-48]!
  406040:	mov	x29, sp
  406044:	stp	x19, x20, [sp, #16]
  406048:	mov	x20, x2
  40604c:	str	xzr, [sp, #40]
  406050:	add	x3, sp, #0x28
  406054:	bl	405fe8 <ferror@plt+0x4a08>
  406058:	mov	w19, w0
  40605c:	cbnz	w0, 406074 <ferror@plt+0x4a94>
  406060:	ldr	x0, [x20, #16]
  406064:	ldr	x1, [sp, #40]
  406068:	cmp	x0, x1
  40606c:	b.hi	406084 <ferror@plt+0x4aa4>  // b.pmore
  406070:	b.cc	406094 <ferror@plt+0x4ab4>  // b.lo, b.ul, b.last
  406074:	mov	w0, w19
  406078:	ldp	x19, x20, [sp, #16]
  40607c:	ldp	x29, x30, [sp], #48
  406080:	ret
  406084:	sub	x1, x0, x1
  406088:	mov	x0, x20
  40608c:	bl	4053d8 <ferror@plt+0x3df8>
  406090:	b	406074 <ferror@plt+0x4a94>
  406094:	sub	x1, x1, x0
  406098:	mov	x0, x20
  40609c:	bl	4049c8 <ferror@plt+0x33e8>
  4060a0:	b	406074 <ferror@plt+0x4a94>
  4060a4:	stp	x29, x30, [sp, #-48]!
  4060a8:	mov	x29, sp
  4060ac:	str	x19, [sp, #16]
  4060b0:	mov	x19, x2
  4060b4:	str	xzr, [sp, #40]
  4060b8:	add	x3, sp, #0x28
  4060bc:	bl	405fe8 <ferror@plt+0x4a08>
  4060c0:	cbz	w0, 4060d0 <ferror@plt+0x4af0>
  4060c4:	ldr	x19, [sp, #16]
  4060c8:	ldp	x29, x30, [sp], #48
  4060cc:	ret
  4060d0:	ldr	x1, [sp, #40]
  4060d4:	mov	x0, x19
  4060d8:	bl	404e60 <ferror@plt+0x3880>
  4060dc:	b	4060c4 <ferror@plt+0x4ae4>
  4060e0:	stp	x29, x30, [sp, #-48]!
  4060e4:	mov	x29, sp
  4060e8:	str	x19, [sp, #16]
  4060ec:	mov	x19, x2
  4060f0:	str	xzr, [sp, #40]
  4060f4:	add	x3, sp, #0x28
  4060f8:	bl	405fe8 <ferror@plt+0x4a08>
  4060fc:	cbnz	w0, 406108 <ferror@plt+0x4b28>
  406100:	ldr	x1, [x19, #24]
  406104:	cbnz	x1, 406114 <ferror@plt+0x4b34>
  406108:	ldr	x19, [sp, #16]
  40610c:	ldp	x29, x30, [sp], #48
  406110:	ret
  406114:	ldr	x1, [sp, #40]
  406118:	mov	x0, x19
  40611c:	bl	404c28 <ferror@plt+0x3648>
  406120:	b	406108 <ferror@plt+0x4b28>
  406124:	str	xzr, [x0, #16]
  406128:	str	xzr, [x0, #8]
  40612c:	str	xzr, [x0, #24]
  406130:	strb	wzr, [x0, #40]
  406134:	cbnz	x1, 40613c <ferror@plt+0x4b5c>
  406138:	ret
  40613c:	stp	x29, x30, [sp, #-32]!
  406140:	mov	x29, sp
  406144:	stp	x19, x20, [sp, #16]
  406148:	mov	x20, x0
  40614c:	mov	x19, x1
  406150:	mov	x1, #0x21                  	// #33
  406154:	bl	404840 <ferror@plt+0x3260>
  406158:	ldr	x6, [x20]
  40615c:	mov	x1, #0x0                   	// #0
  406160:	mov	x5, #0x5a53                	// #23123
  406164:	movk	x5, #0xa09b, lsl #16
  406168:	movk	x5, #0xb82f, lsl #32
  40616c:	movk	x5, #0x44, lsl #48
  406170:	mov	x4, #0xca00                	// #51712
  406174:	movk	x4, #0x3b9a, lsl #16
  406178:	mov	x3, #0xc9ff                	// #51711
  40617c:	movk	x3, #0x3b9a, lsl #16
  406180:	lsr	x2, x19, #9
  406184:	umulh	x2, x2, x5
  406188:	lsr	x2, x2, #11
  40618c:	msub	x0, x2, x4, x19
  406190:	str	w0, [x6, x1, lsl #2]
  406194:	add	x1, x1, #0x1
  406198:	mov	x0, x19
  40619c:	mov	x19, x2
  4061a0:	cmp	x0, x3
  4061a4:	b.hi	406180 <ferror@plt+0x4ba0>  // b.pmore
  4061a8:	str	x1, [x20, #24]
  4061ac:	ldp	x19, x20, [sp, #16]
  4061b0:	ldp	x29, x30, [sp], #32
  4061b4:	ret
  4061b8:	stp	x29, x30, [sp, #-32]!
  4061bc:	mov	x29, sp
  4061c0:	stp	x19, x20, [sp, #16]
  4061c4:	mov	x19, x0
  4061c8:	mov	x20, x1
  4061cc:	mov	x1, #0x4                   	// #4
  4061d0:	bl	40555c <ferror@plt+0x3f7c>
  4061d4:	mov	x1, x20
  4061d8:	mov	x0, x19
  4061dc:	bl	406124 <ferror@plt+0x4b44>
  4061e0:	ldp	x19, x20, [sp, #16]
  4061e4:	ldp	x29, x30, [sp], #32
  4061e8:	ret
  4061ec:	stp	x29, x30, [sp, #-48]!
  4061f0:	mov	x29, sp
  4061f4:	stp	x19, x20, [sp, #16]
  4061f8:	str	x21, [sp, #32]
  4061fc:	mov	x20, x1
  406200:	ldr	x21, [x0, #8]
  406204:	bl	40420c <ferror@plt+0x2c2c>
  406208:	mov	x19, x0
  40620c:	mov	x0, x20
  406210:	bl	40420c <ferror@plt+0x2c2c>
  406214:	cmp	x19, x0
  406218:	csel	x1, x19, x0, cs  // cs = hs, nlast
  40621c:	ldr	x0, [x20, #8]
  406220:	cmp	x0, x21
  406224:	csel	x0, x0, x21, cs  // cs = hs, nlast
  406228:	bl	4028ac <ferror@plt+0x12cc>
  40622c:	mov	x1, #0x1                   	// #1
  406230:	bl	4028ac <ferror@plt+0x12cc>
  406234:	ldp	x19, x20, [sp, #16]
  406238:	ldr	x21, [sp, #32]
  40623c:	ldp	x29, x30, [sp], #48
  406240:	ret
  406244:	stp	x29, x30, [sp, #-48]!
  406248:	mov	x29, sp
  40624c:	stp	x19, x20, [sp, #16]
  406250:	stp	x21, x22, [sp, #32]
  406254:	mov	x20, x0
  406258:	mov	x19, x1
  40625c:	mov	x22, x2
  406260:	ldr	x1, [x1, #8]
  406264:	ldr	x0, [x0, #8]
  406268:	bl	4028ac <ferror@plt+0x12cc>
  40626c:	mov	x21, x0
  406270:	mov	x1, #0x8                   	// #8
  406274:	mov	x0, x22
  406278:	bl	4028ac <ferror@plt+0x12cc>
  40627c:	mov	x2, x0
  406280:	mov	x0, #0xe38f                	// #58255
  406284:	movk	x0, #0x8e38, lsl #16
  406288:	movk	x0, #0x38e3, lsl #32
  40628c:	movk	x0, #0xe38e, lsl #48
  406290:	umulh	x2, x2, x0
  406294:	lsr	x2, x2, #3
  406298:	cmp	x2, x21
  40629c:	mov	x1, #0x1                   	// #1
  4062a0:	csel	x0, x2, x21, cs  // cs = hs, nlast
  4062a4:	bl	4028ac <ferror@plt+0x12cc>
  4062a8:	mov	x21, x0
  4062ac:	mov	x0, x20
  4062b0:	bl	40420c <ferror@plt+0x2c2c>
  4062b4:	mov	x20, x0
  4062b8:	mov	x0, x19
  4062bc:	bl	40420c <ferror@plt+0x2c2c>
  4062c0:	mov	x1, x0
  4062c4:	mov	x0, x20
  4062c8:	bl	4028ac <ferror@plt+0x12cc>
  4062cc:	mov	x1, x21
  4062d0:	bl	4028ac <ferror@plt+0x12cc>
  4062d4:	ldp	x19, x20, [sp, #16]
  4062d8:	ldp	x21, x22, [sp, #32]
  4062dc:	ldp	x29, x30, [sp], #48
  4062e0:	ret
  4062e4:	stp	x29, x30, [sp, #-320]!
  4062e8:	mov	x29, sp
  4062ec:	stp	x19, x20, [sp, #16]
  4062f0:	stp	x25, x26, [sp, #64]
  4062f4:	mov	x26, x0
  4062f8:	str	x3, [sp, #104]
  4062fc:	ldr	x0, [x1, #24]
  406300:	cbz	x0, 4064b0 <ferror@plt+0x4ed0>
  406304:	stp	x23, x24, [sp, #48]
  406308:	mov	x23, x1
  40630c:	mov	x20, x2
  406310:	ldr	x1, [x26, #24]
  406314:	cbz	x1, 4064c4 <ferror@plt+0x4ee4>
  406318:	cmp	x0, #0x1
  40631c:	b.eq	4064e4 <ferror@plt+0x4f04>  // b.none
  406320:	ldr	x2, [sp, #104]
  406324:	mov	x1, x23
  406328:	mov	x0, x26
  40632c:	bl	406244 <ferror@plt+0x4c64>
  406330:	mov	x1, x0
  406334:	add	x0, sp, #0x110
  406338:	bl	40555c <ferror@plt+0x3f7c>
  40633c:	mov	x1, x26
  406340:	add	x0, sp, #0x110
  406344:	bl	4056ac <ferror@plt+0x40cc>
  406348:	mov	x1, x23
  40634c:	add	x0, sp, #0xe0
  406350:	bl	405e44 <ferror@plt+0x4864>
  406354:	ldr	x19, [x23, #24]
  406358:	ldr	x0, [sp, #296]
  40635c:	cmp	x0, x19
  406360:	b.cc	406568 <ferror@plt+0x4f88>  // b.lo, b.ul, b.last
  406364:	ldr	x0, [sp, #280]
  406368:	add	x0, x0, x0, lsl #3
  40636c:	str	x0, [sp, #288]
  406370:	ldr	x1, [x23, #16]
  406374:	add	x0, sp, #0x110
  406378:	bl	4049c8 <ferror@plt+0x33e8>
  40637c:	mov	x1, #0x8                   	// #8
  406380:	ldr	x0, [x23, #16]
  406384:	bl	4028ac <ferror@plt+0x12cc>
  406388:	mov	x1, #0xe38f                	// #58255
  40638c:	movk	x1, #0x8e38, lsl #16
  406390:	movk	x1, #0x38e3, lsl #32
  406394:	movk	x1, #0xe38e, lsl #48
  406398:	umulh	x0, x0, x1
  40639c:	ldr	x1, [sp, #280]
  4063a0:	sub	x0, x1, x0, lsr #3
  4063a4:	str	x0, [sp, #280]
  4063a8:	add	x0, x0, x0, lsl #3
  4063ac:	str	x0, [sp, #288]
  4063b0:	ldr	x1, [sp, #104]
  4063b4:	cmp	x0, x1
  4063b8:	b.cc	406598 <ferror@plt+0x4fb8>  // b.lo, b.ul, b.last
  4063bc:	ldr	x0, [sp, #296]
  4063c0:	ldr	x1, [sp, #304]
  4063c4:	cmp	x1, x0
  4063c8:	b.eq	4065b0 <ferror@plt+0x4fd0>  // b.none
  4063cc:	ldr	x0, [sp, #296]
  4063d0:	add	x1, x0, #0x1
  4063d4:	str	x1, [sp, #296]
  4063d8:	ldr	x1, [sp, #272]
  4063dc:	str	wzr, [x1, x0, lsl #2]
  4063e0:	ldr	x1, [sp, #280]
  4063e4:	ldr	x0, [sp, #296]
  4063e8:	cmp	x1, x0
  4063ec:	b.eq	4065c8 <ferror@plt+0x4fe8>  // b.none
  4063f0:	ldr	x1, [sp, #232]
  4063f4:	ldr	x0, [sp, #248]
  4063f8:	cmp	x1, x0
  4063fc:	b.eq	4065d8 <ferror@plt+0x4ff8>  // b.none
  406400:	str	xzr, [sp, #232]
  406404:	str	xzr, [sp, #240]
  406408:	ldr	x24, [sp, #248]
  40640c:	ldr	x1, [sp, #296]
  406410:	sub	x0, x1, x24
  406414:	str	x0, [sp, #136]
  406418:	mov	x0, x20
  40641c:	bl	404840 <ferror@plt+0x3260>
  406420:	ldr	x2, [x20, #32]
  406424:	lsl	x2, x2, #2
  406428:	mov	w1, #0x0                   	// #0
  40642c:	ldr	x0, [x20]
  406430:	bl	401390 <memset@plt>
  406434:	ldr	x0, [sp, #280]
  406438:	str	x0, [x20, #8]
  40643c:	ldr	x0, [sp, #288]
  406440:	str	x0, [x20, #16]
  406444:	ldr	x0, [sp, #296]
  406448:	str	x0, [x20, #24]
  40644c:	ldr	x4, [sp, #224]
  406450:	add	x0, x4, x24, lsl #2
  406454:	ldursw	x2, [x0, #-4]
  406458:	cmp	x24, #0x1
  40645c:	b.ls	4066d4 <ferror@plt+0x50f4>  // b.plast
  406460:	sub	x5, x24, #0x1
  406464:	sub	x0, x24, #0x2
  406468:	cmp	x5, x0
  40646c:	b.ls	4066e0 <ferror@plt+0x5100>  // b.plast
  406470:	stp	x21, x22, [sp, #32]
  406474:	ldr	w3, [x4, x0, lsl #2]
  406478:	sub	x0, x0, #0x1
  40647c:	cmp	w3, #0x0
  406480:	cset	w25, eq  // eq = none
  406484:	cmp	x5, x0
  406488:	cset	w1, hi  // hi = pmore
  40648c:	ands	w25, w25, w1
  406490:	b.ne	406474 <ferror@plt+0x4e94>  // b.any
  406494:	cbz	w3, 4066ec <ferror@plt+0x510c>
  406498:	cmp	x2, #0x10, lsl #12
  40649c:	b.ls	4065e8 <ferror@plt+0x5008>  // b.plast
  4064a0:	stp	x27, x28, [sp, #80]
  4064a4:	mov	w25, #0x1                   	// #1
  4064a8:	ldp	x21, x22, [sp, #32]
  4064ac:	b	4066f4 <ferror@plt+0x5114>
  4064b0:	mov	x1, #0x0                   	// #0
  4064b4:	mov	w0, #0x3                   	// #3
  4064b8:	bl	402618 <ferror@plt+0x1038>
  4064bc:	mov	w19, w0
  4064c0:	b	4069a8 <ferror@plt+0x53c8>
  4064c4:	ldr	x0, [sp, #104]
  4064c8:	str	x0, [x2, #16]
  4064cc:	str	xzr, [x2, #8]
  4064d0:	str	xzr, [x2, #24]
  4064d4:	strb	wzr, [x2, #40]
  4064d8:	mov	w19, #0x0                   	// #0
  4064dc:	ldp	x23, x24, [sp, #48]
  4064e0:	b	4069a8 <ferror@plt+0x53c8>
  4064e4:	ldr	x0, [x23, #8]
  4064e8:	cbnz	x0, 406320 <ferror@plt+0x4d40>
  4064ec:	ldr	x0, [x23]
  4064f0:	ldr	w1, [x0]
  4064f4:	cmp	w1, #0x1
  4064f8:	b.eq	40653c <ferror@plt+0x4f5c>  // b.none
  4064fc:	ldr	x0, [x26, #8]
  406500:	cbnz	x0, 406320 <ferror@plt+0x4d40>
  406504:	ldr	x0, [sp, #104]
  406508:	cbnz	x0, 406320 <ferror@plt+0x4d40>
  40650c:	add	x3, sp, #0xb0
  406510:	sxtw	x1, w1
  406514:	mov	x0, x26
  406518:	bl	404434 <ferror@plt+0x2e54>
  40651c:	mov	w19, w0
  406520:	ldrb	w3, [x23, #40]
  406524:	ldrb	w2, [x26, #40]
  406528:	mov	x1, #0x0                   	// #0
  40652c:	mov	x0, x20
  406530:	bl	4054d4 <ferror@plt+0x3ef4>
  406534:	ldp	x23, x24, [sp, #48]
  406538:	b	4069a8 <ferror@plt+0x53c8>
  40653c:	mov	x1, x26
  406540:	mov	x0, x2
  406544:	bl	4056ac <ferror@plt+0x40cc>
  406548:	ldrb	w3, [x23, #40]
  40654c:	ldrb	w2, [x26, #40]
  406550:	ldr	x1, [sp, #104]
  406554:	mov	x0, x20
  406558:	bl	4054d4 <ferror@plt+0x3ef4>
  40655c:	mov	w19, #0x0                   	// #0
  406560:	ldp	x23, x24, [sp, #48]
  406564:	b	4069a8 <ferror@plt+0x53c8>
  406568:	mov	x1, #0x2                   	// #2
  40656c:	mov	x0, x19
  406570:	bl	4028ac <ferror@plt+0x12cc>
  406574:	mov	x1, x0
  406578:	add	x0, sp, #0x110
  40657c:	bl	404840 <ferror@plt+0x3260>
  406580:	ldr	x1, [sp, #296]
  406584:	sub	x1, x19, x1
  406588:	add	x1, x1, x1, lsl #3
  40658c:	add	x0, sp, #0x110
  406590:	bl	4049c8 <ferror@plt+0x33e8>
  406594:	b	406364 <ferror@plt+0x4d84>
  406598:	add	x0, sp, #0x110
  40659c:	bl	4049c8 <ferror@plt+0x33e8>
  4065a0:	ldr	x0, [sp, #280]
  4065a4:	add	x0, x0, x0, lsl #3
  4065a8:	str	x0, [sp, #288]
  4065ac:	b	4063bc <ferror@plt+0x4ddc>
  4065b0:	mov	x1, #0x1                   	// #1
  4065b4:	bl	4028ac <ferror@plt+0x12cc>
  4065b8:	mov	x1, x0
  4065bc:	add	x0, sp, #0x110
  4065c0:	bl	404840 <ferror@plt+0x3260>
  4065c4:	b	4063cc <ferror@plt+0x4dec>
  4065c8:	add	x0, sp, #0x110
  4065cc:	bl	4042e0 <ferror@plt+0x2d00>
  4065d0:	str	x0, [sp, #296]
  4065d4:	b	4063f0 <ferror@plt+0x4e10>
  4065d8:	add	x0, sp, #0xe0
  4065dc:	bl	4042e0 <ferror@plt+0x2d00>
  4065e0:	str	x0, [sp, #248]
  4065e4:	b	406400 <ferror@plt+0x4e20>
  4065e8:	cbz	x2, 406634 <ferror@plt+0x5054>
  4065ec:	mov	x0, #0x1                   	// #1
  4065f0:	mov	x3, #0xcccccccccccccccc    	// #-3689348814741910324
  4065f4:	movk	x3, #0xcccd
  4065f8:	mov	x1, x2
  4065fc:	umulh	x2, x2, x3
  406600:	lsr	x2, x2, #3
  406604:	add	x0, x0, #0x1
  406608:	cmp	x1, #0x9
  40660c:	b.hi	4065f8 <ferror@plt+0x5018>  // b.pmore
  406610:	mov	x21, #0xa                   	// #10
  406614:	sub	x21, x21, x0
  406618:	mov	x1, x21
  40661c:	add	x0, sp, #0x110
  406620:	bl	404e60 <ferror@plt+0x3880>
  406624:	mov	w19, w0
  406628:	cbz	w0, 40663c <ferror@plt+0x505c>
  40662c:	ldp	x21, x22, [sp, #32]
  406630:	b	406994 <ferror@plt+0x53b4>
  406634:	mov	x0, #0x1                   	// #1
  406638:	b	406610 <ferror@plt+0x5030>
  40663c:	mov	x1, x21
  406640:	add	x0, sp, #0xe0
  406644:	bl	404e60 <ferror@plt+0x3880>
  406648:	mov	w19, w0
  40664c:	cbnz	w0, 406950 <ferror@plt+0x5370>
  406650:	stp	x27, x28, [sp, #80]
  406654:	ldr	x0, [sp, #296]
  406658:	ldr	x19, [sp, #248]
  40665c:	cmp	x19, x0
  406660:	csel	x19, x19, x0, cs  // cs = hs, nlast
  406664:	add	x19, x19, #0x1
  406668:	mov	x1, x19
  40666c:	add	x0, sp, #0x110
  406670:	bl	404840 <ferror@plt+0x3260>
  406674:	ldr	x0, [sp, #296]
  406678:	cmp	x19, x0
  40667c:	b.ls	406684 <ferror@plt+0x50a4>  // b.plast
  406680:	str	x19, [sp, #296]
  406684:	ldr	x24, [sp, #248]
  406688:	ldr	x0, [sp, #296]
  40668c:	sub	x0, x0, x24
  406690:	str	x0, [sp, #136]
  406694:	ldr	x4, [sp, #224]
  406698:	add	x0, x4, x24, lsl #2
  40669c:	ldursw	x2, [x0, #-4]
  4066a0:	sub	x3, x24, #0x1
  4066a4:	sub	x0, x24, #0x2
  4066a8:	cmp	x3, x0
  4066ac:	b.ls	4067f0 <ferror@plt+0x5210>  // b.plast
  4066b0:	ldr	w1, [x4, x0, lsl #2]
  4066b4:	sub	x0, x0, #0x1
  4066b8:	cmp	w1, #0x0
  4066bc:	ccmp	x3, x0, #0x0, eq  // eq = none
  4066c0:	b.hi	4066b0 <ferror@plt+0x50d0>  // b.pmore
  4066c4:	cmp	w1, #0x0
  4066c8:	cset	w25, ne  // ne = any
  4066cc:	ldp	x21, x22, [sp, #32]
  4066d0:	b	4066f4 <ferror@plt+0x5114>
  4066d4:	stp	x27, x28, [sp, #80]
  4066d8:	mov	w25, #0x0                   	// #0
  4066dc:	b	4066f4 <ferror@plt+0x5114>
  4066e0:	stp	x27, x28, [sp, #80]
  4066e4:	mov	w25, #0x0                   	// #0
  4066e8:	b	4066f4 <ferror@plt+0x5114>
  4066ec:	ldp	x21, x22, [sp, #32]
  4066f0:	stp	x27, x28, [sp, #80]
  4066f4:	and	x0, x25, #0xff
  4066f8:	add	x0, x0, x2
  4066fc:	str	x0, [sp, #128]
  406700:	ldr	x1, [sp, #296]
  406704:	mov	x0, x20
  406708:	bl	404840 <ferror@plt+0x3260>
  40670c:	ldr	x2, [x20, #32]
  406710:	lsl	x2, x2, #2
  406714:	mov	w1, #0x0                   	// #0
  406718:	ldr	x0, [x20]
  40671c:	bl	401390 <memset@plt>
  406720:	ldr	x19, [x20, #8]
  406724:	mov	x1, #0x8                   	// #8
  406728:	ldr	x0, [sp, #104]
  40672c:	bl	4028ac <ferror@plt+0x12cc>
  406730:	mov	x1, #0xe38f                	// #58255
  406734:	movk	x1, #0x8e38, lsl #16
  406738:	movk	x1, #0x38e3, lsl #32
  40673c:	movk	x1, #0xe38e, lsl #48
  406740:	umulh	x0, x0, x1
  406744:	sub	x19, x19, x0, lsr #3
  406748:	str	x19, [sp, #168]
  40674c:	add	x1, x24, #0x1
  406750:	add	x0, sp, #0xb0
  406754:	bl	40555c <ferror@plt+0x3f7c>
  406758:	ldr	x2, [sp, #136]
  40675c:	sub	x27, x2, #0x1
  406760:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  406764:	ldr	x0, [x0, #592]
  406768:	ldr	w1, [x0, #1128]
  40676c:	ldr	w0, [x0, #1132]
  406770:	cmp	w0, w1
  406774:	b.ne	4068fc <ferror@plt+0x531c>  // b.any
  406778:	cmp	x2, x27
  40677c:	ccmp	x19, x27, #0x2, hi  // hi = pmore
  406780:	b.hi	4068fc <ferror@plt+0x531c>  // b.pmore
  406784:	stp	x21, x22, [sp, #32]
  406788:	lsl	x0, x24, #2
  40678c:	str	x0, [sp, #144]
  406790:	sub	x0, x0, #0x4
  406794:	str	x0, [sp, #152]
  406798:	ldr	x0, [sp, #296]
  40679c:	cbz	x0, 4068e8 <ferror@plt+0x5308>
  4067a0:	lsl	x0, x27, #2
  4067a4:	str	x0, [sp, #160]
  4067a8:	ldr	x22, [sp, #272]
  4067ac:	add	x22, x22, x0
  4067b0:	mov	x2, x24
  4067b4:	add	x1, sp, #0xe0
  4067b8:	mov	x0, x22
  4067bc:	bl	404668 <ferror@plt+0x3088>
  4067c0:	mov	x1, #0x8000000000000000    	// #-9223372036854775808
  4067c4:	cmp	x0, x1
  4067c8:	b.eq	4068f0 <ferror@plt+0x5310>  // b.none
  4067cc:	tbnz	x0, #63, 4068e0 <ferror@plt+0x5300>
  4067d0:	ldr	x0, [sp, #144]
  4067d4:	add	x0, x22, x0
  4067d8:	str	x0, [sp, #112]
  4067dc:	ldr	x0, [sp, #152]
  4067e0:	add	x0, x22, x0
  4067e4:	str	x0, [sp, #120]
  4067e8:	mov	x28, #0x0                   	// #0
  4067ec:	b	406838 <ferror@plt+0x5258>
  4067f0:	ldp	x21, x22, [sp, #32]
  4067f4:	b	4066f4 <ferror@plt+0x5114>
  4067f8:	mov	x2, x24
  4067fc:	ldr	x1, [sp, #224]
  406800:	mov	x0, x22
  406804:	bl	4050a4 <ferror@plt+0x3ac4>
  406808:	mov	w19, w0
  40680c:	cbnz	w0, 406984 <ferror@plt+0x53a4>
  406810:	mov	x21, #0x1                   	// #1
  406814:	b	406894 <ferror@plt+0x52b4>
  406818:	mov	x2, x24
  40681c:	add	x1, sp, #0xe0
  406820:	mov	x0, x22
  406824:	bl	404668 <ferror@plt+0x3088>
  406828:	mov	x1, #0x8000000000000000    	// #-9223372036854775808
  40682c:	cmp	x0, x1
  406830:	b.eq	4068f8 <ferror@plt+0x5318>  // b.none
  406834:	tbnz	x0, #63, 40689c <ferror@plt+0x52bc>
  406838:	ldr	x0, [sp, #112]
  40683c:	ldrsw	x21, [x0]
  406840:	ldr	x0, [sp, #120]
  406844:	ldrsw	x0, [x0]
  406848:	mov	x1, #0xca00                	// #51712
  40684c:	movk	x1, #0x3b9a, lsl #16
  406850:	madd	x21, x21, x1, x0
  406854:	ldr	x0, [sp, #128]
  406858:	udiv	x21, x21, x0
  40685c:	cmp	x21, #0x1
  406860:	b.ls	4067f8 <ferror@plt+0x5218>  // b.plast
  406864:	add	x2, sp, #0xb0
  406868:	mov	x1, x21
  40686c:	add	x0, sp, #0xe0
  406870:	bl	40488c <ferror@plt+0x32ac>
  406874:	mov	w19, w0
  406878:	cbnz	w0, 406984 <ferror@plt+0x53a4>
  40687c:	ldr	x2, [sp, #200]
  406880:	ldr	x1, [sp, #176]
  406884:	mov	x0, x22
  406888:	bl	4050a4 <ferror@plt+0x3ac4>
  40688c:	mov	w19, w0
  406890:	cbnz	w0, 406984 <ferror@plt+0x53a4>
  406894:	add	x28, x28, x21
  406898:	cbnz	w25, 406818 <ferror@plt+0x5238>
  40689c:	ldr	x0, [x20]
  4068a0:	ldr	x1, [sp, #160]
  4068a4:	str	w28, [x0, x1]
  4068a8:	sub	x27, x27, #0x1
  4068ac:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  4068b0:	ldr	x0, [x0, #592]
  4068b4:	ldr	w1, [x0, #1128]
  4068b8:	ldr	w0, [x0, #1132]
  4068bc:	cmp	w1, w0
  4068c0:	b.ne	406928 <ferror@plt+0x5348>  // b.any
  4068c4:	ldr	x0, [sp, #136]
  4068c8:	cmp	x0, x27
  4068cc:	ldr	x0, [sp, #168]
  4068d0:	ccmp	x0, x27, #0x2, hi  // hi = pmore
  4068d4:	b.ls	406798 <ferror@plt+0x51b8>  // b.plast
  4068d8:	ldp	x21, x22, [sp, #32]
  4068dc:	b	4068fc <ferror@plt+0x531c>
  4068e0:	mov	x28, #0x0                   	// #0
  4068e4:	b	40689c <ferror@plt+0x52bc>
  4068e8:	ldp	x21, x22, [sp, #32]
  4068ec:	b	4068fc <ferror@plt+0x531c>
  4068f0:	ldp	x21, x22, [sp, #32]
  4068f4:	b	4068fc <ferror@plt+0x531c>
  4068f8:	ldp	x21, x22, [sp, #32]
  4068fc:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  406900:	ldr	x0, [x0, #592]
  406904:	ldr	w1, [x0, #1128]
  406908:	ldr	w0, [x0, #1132]
  40690c:	cmp	w1, w0
  406910:	b.eq	406958 <ferror@plt+0x5378>  // b.none
  406914:	add	x0, sp, #0xb0
  406918:	bl	4055a4 <ferror@plt+0x3fc4>
  40691c:	mov	w19, #0x8                   	// #8
  406920:	ldp	x27, x28, [sp, #80]
  406924:	b	406994 <ferror@plt+0x53b4>
  406928:	ldp	x21, x22, [sp, #32]
  40692c:	b	4068fc <ferror@plt+0x531c>
  406930:	ldrb	w3, [x23, #40]
  406934:	ldrb	w2, [x26, #40]
  406938:	ldr	x1, [sp, #104]
  40693c:	mov	x0, x20
  406940:	bl	4054d4 <ferror@plt+0x3ef4>
  406944:	mov	w19, #0x0                   	// #0
  406948:	ldp	x27, x28, [sp, #80]
  40694c:	b	406994 <ferror@plt+0x53b4>
  406950:	ldp	x21, x22, [sp, #32]
  406954:	b	406994 <ferror@plt+0x53b4>
  406958:	add	x0, sp, #0xb0
  40695c:	bl	4055a4 <ferror@plt+0x3fc4>
  406960:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  406964:	ldr	x0, [x0, #592]
  406968:	ldr	w1, [x0, #1128]
  40696c:	ldr	w0, [x0, #1132]
  406970:	mov	w19, #0x8                   	// #8
  406974:	cmp	w1, w0
  406978:	b.eq	406930 <ferror@plt+0x5350>  // b.none
  40697c:	ldp	x27, x28, [sp, #80]
  406980:	b	406994 <ferror@plt+0x53b4>
  406984:	add	x0, sp, #0xb0
  406988:	bl	4055a4 <ferror@plt+0x3fc4>
  40698c:	ldp	x21, x22, [sp, #32]
  406990:	ldp	x27, x28, [sp, #80]
  406994:	add	x0, sp, #0xe0
  406998:	bl	4055a4 <ferror@plt+0x3fc4>
  40699c:	add	x0, sp, #0x110
  4069a0:	bl	4055a4 <ferror@plt+0x3fc4>
  4069a4:	ldp	x23, x24, [sp, #48]
  4069a8:	mov	w0, w19
  4069ac:	ldp	x19, x20, [sp, #16]
  4069b0:	ldp	x25, x26, [sp, #64]
  4069b4:	ldp	x29, x30, [sp], #320
  4069b8:	ret
  4069bc:	stp	x29, x30, [sp, #-16]!
  4069c0:	mov	x29, sp
  4069c4:	ldr	x1, [x1, #24]
  4069c8:	ldr	x0, [x0, #24]
  4069cc:	bl	4028ac <ferror@plt+0x12cc>
  4069d0:	mov	x1, #0x1                   	// #1
  4069d4:	bl	4028ac <ferror@plt+0x12cc>
  4069d8:	ldp	x29, x30, [sp], #16
  4069dc:	ret
  4069e0:	ldr	x2, [x0, #24]
  4069e4:	ldr	x3, [x1, #8]
  4069e8:	sub	x2, x2, x3
  4069ec:	ldr	x1, [x1, #24]
  4069f0:	ldr	x0, [x0, #8]
  4069f4:	sub	x0, x1, x0
  4069f8:	add	x0, x2, x0
  4069fc:	ret
  406a00:	stp	x29, x30, [sp, #-48]!
  406a04:	mov	x29, sp
  406a08:	stp	x19, x20, [sp, #16]
  406a0c:	str	x21, [sp, #32]
  406a10:	mov	x19, x0
  406a14:	mov	x20, x1
  406a18:	mov	x21, x2
  406a1c:	mov	x2, x3
  406a20:	bl	4061ec <ferror@plt+0x4c0c>
  406a24:	mov	x5, x0
  406a28:	adrp	x4, 405000 <ferror@plt+0x3a20>
  406a2c:	add	x4, x4, #0x710
  406a30:	mov	x3, #0x0                   	// #0
  406a34:	mov	x2, x21
  406a38:	mov	x1, x20
  406a3c:	mov	x0, x19
  406a40:	bl	4055bc <ferror@plt+0x3fdc>
  406a44:	ldp	x19, x20, [sp, #16]
  406a48:	ldr	x21, [sp, #32]
  406a4c:	ldp	x29, x30, [sp], #48
  406a50:	ret
  406a54:	stp	x29, x30, [sp, #-48]!
  406a58:	mov	x29, sp
  406a5c:	stp	x19, x20, [sp, #16]
  406a60:	str	x21, [sp, #32]
  406a64:	mov	x19, x0
  406a68:	mov	x20, x1
  406a6c:	mov	x21, x2
  406a70:	mov	x2, x3
  406a74:	bl	4061ec <ferror@plt+0x4c0c>
  406a78:	mov	x5, x0
  406a7c:	adrp	x4, 405000 <ferror@plt+0x3a20>
  406a80:	add	x4, x4, #0x710
  406a84:	mov	x3, #0x1                   	// #1
  406a88:	mov	x2, x21
  406a8c:	mov	x1, x20
  406a90:	mov	x0, x19
  406a94:	bl	4055bc <ferror@plt+0x3fdc>
  406a98:	ldp	x19, x20, [sp, #16]
  406a9c:	ldr	x21, [sp, #32]
  406aa0:	ldp	x29, x30, [sp], #48
  406aa4:	ret
  406aa8:	sub	sp, sp, #0x270
  406aac:	stp	x29, x30, [sp]
  406ab0:	mov	x29, sp
  406ab4:	str	x0, [sp, #128]
  406ab8:	str	x2, [sp, #104]
  406abc:	str	x3, [sp, #112]
  406ac0:	str	xzr, [sp, #288]
  406ac4:	ldr	x0, [x0, #24]
  406ac8:	cbnz	x0, 406aec <ferror@plt+0x550c>
  406acc:	mov	x1, x2
  406ad0:	mov	w2, #0x0                   	// #0
  406ad4:	blr	x3
  406ad8:	str	wzr, [sp, #124]
  406adc:	ldr	w0, [sp, #124]
  406ae0:	ldp	x29, x30, [sp]
  406ae4:	add	sp, sp, #0x270
  406ae8:	ret
  406aec:	stp	x19, x20, [sp, #16]
  406af0:	mov	x19, x1
  406af4:	mov	x2, #0x0                   	// #0
  406af8:	mov	x1, #0x8                   	// #8
  406afc:	add	x0, sp, #0x248
  406b00:	bl	401804 <ferror@plt+0x224>
  406b04:	ldr	x20, [sp, #128]
  406b08:	ldr	x1, [x20, #8]
  406b0c:	add	x0, sp, #0x1e8
  406b10:	bl	40555c <ferror@plt+0x3f7c>
  406b14:	mov	x1, x20
  406b18:	add	x0, sp, #0x218
  406b1c:	bl	405e44 <ferror@plt+0x4864>
  406b20:	ldr	x1, [sp, #552]
  406b24:	add	x0, sp, #0x218
  406b28:	bl	4053d8 <ferror@plt+0x3df8>
  406b2c:	mov	x3, #0x0                   	// #0
  406b30:	add	x2, sp, #0x1e8
  406b34:	add	x1, sp, #0x218
  406b38:	mov	x0, x20
  406b3c:	bl	406a54 <ferror@plt+0x5474>
  406b40:	str	w0, [sp, #124]
  406b44:	cbnz	w0, 4071c4 <ferror@plt+0x5be4>
  406b48:	stp	x21, x22, [sp, #32]
  406b4c:	stp	x23, x24, [sp, #48]
  406b50:	stp	x25, x26, [sp, #64]
  406b54:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  406b58:	ldr	x2, [x0, #592]
  406b5c:	ldr	x0, [x2, #2248]
  406b60:	cmp	x0, x19
  406b64:	b.eq	406bc8 <ferror@plt+0x55e8>  // b.none
  406b68:	mov	x0, #0x1                   	// #1
  406b6c:	str	x0, [x2, #2256]
  406b70:	str	xzr, [x2, #2264]
  406b74:	mov	x0, #0xca00                	// #51712
  406b78:	movk	x0, #0x3b9a, lsl #16
  406b7c:	cmp	x19, x0
  406b80:	b.hi	406bfc <ferror@plt+0x561c>  // b.pmore
  406b84:	mov	x0, x19
  406b88:	mov	x1, #0x1                   	// #1
  406b8c:	mov	x5, #0xca00                	// #51712
  406b90:	movk	x5, #0x3b9a, lsl #16
  406b94:	mov	x3, x0
  406b98:	mul	x0, x0, x19
  406b9c:	mov	x4, x1
  406ba0:	add	x1, x1, #0x1
  406ba4:	cmp	x0, x5
  406ba8:	b.ls	406b94 <ferror@plt+0x55b4>  // b.plast
  406bac:	str	x3, [x2, #2256]
  406bb0:	str	x4, [x2, #2264]
  406bb4:	mov	x0, #0xca00                	// #51712
  406bb8:	movk	x0, #0x3b9a, lsl #16
  406bbc:	sub	x3, x0, x3
  406bc0:	str	x3, [x2, #2272]
  406bc4:	str	x19, [x2, #2248]
  406bc8:	ldr	x22, [x2, #2264]
  406bcc:	ldr	x26, [x2, #2272]
  406bd0:	cbnz	x26, 406c04 <ferror@plt+0x5624>
  406bd4:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  406bd8:	ldr	x1, [x0, #592]
  406bdc:	ldr	w0, [x1, #1128]
  406be0:	ldr	w2, [x1, #1132]
  406be4:	mov	x23, #0x0                   	// #0
  406be8:	cmp	w0, w2
  406bec:	b.ne	406f3c <ferror@plt+0x595c>  // b.any
  406bf0:	sub	x25, x22, #0x1
  406bf4:	mov	x26, #0x0                   	// #0
  406bf8:	b	406ef0 <ferror@plt+0x5910>
  406bfc:	mov	x3, #0x1                   	// #1
  406c00:	b	406bb4 <ferror@plt+0x55d4>
  406c04:	stp	x27, x28, [sp, #80]
  406c08:	ldr	x24, [x2, #2256]
  406c0c:	ldr	w1, [x2, #1128]
  406c10:	ldr	w0, [x2, #1132]
  406c14:	mov	x28, #0x0                   	// #0
  406c18:	cmp	w1, w0
  406c1c:	b.ne	406d9c <ferror@plt+0x57bc>  // b.any
  406c20:	mov	x27, #0xc9ff                	// #51711
  406c24:	movk	x27, #0x3b9a, lsl #16
  406c28:	b	406d54 <ferror@plt+0x5774>
  406c2c:	add	x3, x23, #0x4
  406c30:	lsr	x0, x21, #9
  406c34:	mov	x2, #0x5a53                	// #23123
  406c38:	movk	x2, #0xa09b, lsl #16
  406c3c:	movk	x2, #0xb82f, lsl #32
  406c40:	movk	x2, #0x44, lsl #48
  406c44:	umulh	x0, x0, x2
  406c48:	lsr	x0, x0, #11
  406c4c:	ldr	w2, [x1, x3]
  406c50:	add	w2, w2, w0
  406c54:	str	w2, [x1, x3]
  406c58:	mov	x2, #0xca00                	// #51712
  406c5c:	movk	x2, #0x3b9a, lsl #16
  406c60:	msub	x21, x0, x2, x21
  406c64:	str	w21, [x1, x23]
  406c68:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  406c6c:	ldr	x0, [x0, #592]
  406c70:	ldr	w3, [x0, #1128]
  406c74:	ldr	w2, [x0, #1132]
  406c78:	subs	x20, x20, #0x1
  406c7c:	ccmp	w3, w2, #0x0, ne  // ne = any
  406c80:	b.ne	406cfc <ferror@plt+0x571c>  // b.any
  406c84:	lsl	x23, x20, #2
  406c88:	sub	x3, x23, #0x4
  406c8c:	ldrsw	x0, [x1, x20, lsl #2]
  406c90:	ldrsw	x2, [x1, x3]
  406c94:	madd	x0, x0, x26, x2
  406c98:	udiv	x2, x0, x24
  406c9c:	msub	x0, x2, x24, x0
  406ca0:	str	w0, [x1, x3]
  406ca4:	ldrsw	x21, [x1, x20, lsl #2]
  406ca8:	add	x21, x21, x2
  406cac:	cmp	x21, x27
  406cb0:	b.ls	406c64 <ferror@plt+0x5684>  // b.plast
  406cb4:	sub	x0, x25, #0x1
  406cb8:	cmp	x0, x20
  406cbc:	b.ne	406c2c <ferror@plt+0x564c>  // b.any
  406cc0:	mov	x1, #0x1                   	// #1
  406cc4:	mov	x0, x25
  406cc8:	bl	4028ac <ferror@plt+0x12cc>
  406ccc:	mov	x25, x0
  406cd0:	mov	x1, x28
  406cd4:	bl	4028ac <ferror@plt+0x12cc>
  406cd8:	mov	x1, x0
  406cdc:	add	x0, sp, #0x218
  406ce0:	bl	404840 <ferror@plt+0x3260>
  406ce4:	ldr	x1, [sp, #536]
  406ce8:	ldr	x0, [sp, #136]
  406cec:	add	x1, x1, x0
  406cf0:	add	x0, x1, x25, lsl #2
  406cf4:	stur	wzr, [x0, #-4]
  406cf8:	b	406c2c <ferror@plt+0x564c>
  406cfc:	add	x25, x28, x25
  406d00:	str	x25, [sp, #560]
  406d04:	ldr	w0, [x0, #1128]
  406d08:	cmp	w0, w2
  406d0c:	b.eq	406d38 <ferror@plt+0x5758>  // b.none
  406d10:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  406d14:	ldr	x0, [x0, #592]
  406d18:	ldr	w0, [x0, #1128]
  406d1c:	mov	w0, #0x8                   	// #8
  406d20:	str	w0, [sp, #124]
  406d24:	ldp	x21, x22, [sp, #32]
  406d28:	ldp	x23, x24, [sp, #48]
  406d2c:	ldp	x25, x26, [sp, #64]
  406d30:	ldp	x27, x28, [sp, #80]
  406d34:	b	4071c4 <ferror@plt+0x5be4>
  406d38:	add	x28, x28, #0x1
  406d3c:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  406d40:	ldr	x0, [x0, #592]
  406d44:	ldr	w1, [x0, #1128]
  406d48:	ldr	w0, [x0, #1132]
  406d4c:	cmp	w1, w0
  406d50:	b.ne	406d9c <ferror@plt+0x57bc>  // b.any
  406d54:	ldr	x25, [sp, #560]
  406d58:	cmp	x25, x28
  406d5c:	b.ls	406d9c <ferror@plt+0x57bc>  // b.plast
  406d60:	sub	x25, x25, x28
  406d64:	cmp	x25, #0x1
  406d68:	b.ls	406d38 <ferror@plt+0x5758>  // b.plast
  406d6c:	sub	x20, x25, #0x1
  406d70:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  406d74:	ldr	x0, [x0, #592]
  406d78:	ldr	w1, [x0, #1128]
  406d7c:	ldr	w2, [x0, #1132]
  406d80:	cmp	w1, w2
  406d84:	b.ne	406cfc <ferror@plt+0x571c>  // b.any
  406d88:	lsl	x0, x28, #2
  406d8c:	str	x0, [sp, #136]
  406d90:	ldr	x1, [sp, #536]
  406d94:	add	x1, x1, x0
  406d98:	b	406c84 <ferror@plt+0x56a4>
  406d9c:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  406da0:	ldr	x1, [x0, #592]
  406da4:	ldr	w0, [x1, #1128]
  406da8:	ldr	w2, [x1, #1132]
  406dac:	mov	x20, #0x0                   	// #0
  406db0:	cmp	w0, w2
  406db4:	b.ne	406e60 <ferror@plt+0x5880>  // b.any
  406db8:	mov	x25, #0x1                   	// #1
  406dbc:	adrp	x23, 42c000 <ferror@plt+0x2aa20>
  406dc0:	b	406e0c <ferror@plt+0x582c>
  406dc4:	ldr	x0, [sp, #536]
  406dc8:	add	x3, x21, #0x4
  406dcc:	ldr	w1, [x0, x21]
  406dd0:	sdiv	w2, w1, w24
  406dd4:	ldr	w1, [x0, x3]
  406dd8:	add	w1, w1, w2
  406ddc:	str	w1, [x0, x3]
  406de0:	ldr	x1, [sp, #536]
  406de4:	ldr	w2, [x1, x21]
  406de8:	sdiv	w0, w2, w24
  406dec:	msub	w0, w0, w24, w2
  406df0:	str	w0, [x1, x21]
  406df4:	add	x20, x20, #0x1
  406df8:	ldr	x1, [x23, #592]
  406dfc:	ldr	w0, [x1, #1128]
  406e00:	ldr	w2, [x1, #1132]
  406e04:	cmp	w0, w2
  406e08:	b.ne	406e60 <ferror@plt+0x5880>  // b.any
  406e0c:	ldr	x0, [sp, #560]
  406e10:	cmp	x0, x20
  406e14:	b.ls	406e60 <ferror@plt+0x5880>  // b.plast
  406e18:	lsl	x21, x20, #2
  406e1c:	ldr	x1, [sp, #536]
  406e20:	ldr	w1, [x1, x20, lsl #2]
  406e24:	cmp	w1, w24
  406e28:	b.lt	406df4 <ferror@plt+0x5814>  // b.tstop
  406e2c:	add	x1, x20, #0x1
  406e30:	cmp	x0, x1
  406e34:	b.ne	406dc4 <ferror@plt+0x57e4>  // b.any
  406e38:	mov	x1, x25
  406e3c:	bl	4028ac <ferror@plt+0x12cc>
  406e40:	mov	x1, x0
  406e44:	str	x0, [sp, #560]
  406e48:	add	x0, sp, #0x218
  406e4c:	bl	404840 <ferror@plt+0x3260>
  406e50:	ldr	x0, [sp, #536]
  406e54:	add	x0, x0, x21
  406e58:	str	wzr, [x0, #4]
  406e5c:	b	406dc4 <ferror@plt+0x57e4>
  406e60:	ldr	w0, [x1, #1128]
  406e64:	cmp	w0, w2
  406e68:	b.ne	406d1c <ferror@plt+0x573c>  // b.any
  406e6c:	ldp	x27, x28, [sp, #80]
  406e70:	b	406bd4 <ferror@plt+0x55f4>
  406e74:	udiv	x1, x21, x19
  406e78:	msub	x0, x1, x19, x21
  406e7c:	mov	x21, x1
  406e80:	str	x0, [sp, #288]
  406e84:	add	x1, sp, #0x120
  406e88:	add	x0, sp, #0x248
  406e8c:	bl	401980 <ferror@plt+0x3a0>
  406e90:	add	x20, x20, #0x1
  406e94:	ldr	x0, [x24, #592]
  406e98:	ldr	w1, [x0, #1128]
  406e9c:	ldr	w0, [x0, #1132]
  406ea0:	cmp	w0, w1
  406ea4:	ccmp	x22, x20, #0x0, eq  // eq = none
  406ea8:	b.ls	406ed4 <ferror@plt+0x58f4>  // b.plast
  406eac:	ldr	x0, [sp, #560]
  406eb0:	sub	x0, x0, #0x1
  406eb4:	cmp	x21, #0x0
  406eb8:	ccmp	x0, x23, #0x2, eq  // eq = none
  406ebc:	b.ls	406ed4 <ferror@plt+0x58f4>  // b.plast
  406ec0:	cmp	x25, x20
  406ec4:	b.ne	406e74 <ferror@plt+0x5894>  // b.any
  406ec8:	mov	x0, x21
  406ecc:	mov	x21, x26
  406ed0:	b	406e80 <ferror@plt+0x58a0>
  406ed4:	add	x23, x23, #0x1
  406ed8:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  406edc:	ldr	x1, [x0, #592]
  406ee0:	ldr	w0, [x1, #1128]
  406ee4:	ldr	w2, [x1, #1132]
  406ee8:	cmp	w0, w2
  406eec:	b.ne	406f3c <ferror@plt+0x595c>  // b.any
  406ef0:	ldr	x0, [sp, #560]
  406ef4:	cmp	x0, x23
  406ef8:	b.ls	406f3c <ferror@plt+0x595c>  // b.plast
  406efc:	ldr	x1, [sp, #536]
  406f00:	ldrsw	x21, [x1, x23, lsl #2]
  406f04:	adrp	x1, 42c000 <ferror@plt+0x2aa20>
  406f08:	ldr	x1, [x1, #592]
  406f0c:	ldr	w2, [x1, #1128]
  406f10:	ldr	w1, [x1, #1132]
  406f14:	cmp	x22, #0x0
  406f18:	ccmp	w1, w2, #0x0, ne  // ne = any
  406f1c:	b.ne	406ed4 <ferror@plt+0x58f4>  // b.any
  406f20:	sub	x0, x0, #0x1
  406f24:	cmp	x21, #0x0
  406f28:	ccmp	x0, x23, #0x2, eq  // eq = none
  406f2c:	b.ls	406ed4 <ferror@plt+0x58f4>  // b.plast
  406f30:	mov	x20, #0x0                   	// #0
  406f34:	adrp	x24, 42c000 <ferror@plt+0x2aa20>
  406f38:	b	406ec0 <ferror@plt+0x58e0>
  406f3c:	ldr	w0, [x1, #1128]
  406f40:	cmp	w0, w2
  406f44:	b.ne	407194 <ferror@plt+0x5bb4>  // b.any
  406f48:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  406f4c:	ldr	x0, [x0, #592]
  406f50:	ldr	w2, [x0, #1128]
  406f54:	ldr	w1, [x0, #1132]
  406f58:	mov	x20, #0x0                   	// #0
  406f5c:	adrp	x21, 42c000 <ferror@plt+0x2aa20>
  406f60:	cmp	w2, w1
  406f64:	b.ne	406fac <ferror@plt+0x59cc>  // b.any
  406f68:	ldr	x2, [sp, #592]
  406f6c:	cmp	x2, x20
  406f70:	b.ls	406fac <ferror@plt+0x59cc>  // b.plast
  406f74:	mov	x1, x20
  406f78:	add	x0, sp, #0x248
  406f7c:	bl	401bdc <ferror@plt+0x5fc>
  406f80:	mov	w2, #0x0                   	// #0
  406f84:	ldr	x1, [sp, #104]
  406f88:	ldr	x0, [x0]
  406f8c:	ldr	x3, [sp, #112]
  406f90:	blr	x3
  406f94:	add	x20, x20, #0x1
  406f98:	ldr	x0, [x21, #592]
  406f9c:	ldr	w2, [x0, #1128]
  406fa0:	ldr	w1, [x0, #1132]
  406fa4:	cmp	w2, w1
  406fa8:	b.eq	406f68 <ferror@plt+0x5988>  // b.none
  406fac:	ldr	w0, [x0, #1128]
  406fb0:	cmp	w0, w1
  406fb4:	b.ne	407194 <ferror@plt+0x5bb4>  // b.any
  406fb8:	ldr	x21, [sp, #128]
  406fbc:	ldr	x0, [x21, #16]
  406fc0:	cbnz	x0, 406fd4 <ferror@plt+0x59f4>
  406fc4:	ldp	x21, x22, [sp, #32]
  406fc8:	ldp	x23, x24, [sp, #48]
  406fcc:	ldp	x25, x26, [sp, #64]
  406fd0:	b	4071c4 <ferror@plt+0x5be4>
  406fd4:	ldr	x1, [x21, #8]
  406fd8:	add	x0, sp, #0x1b8
  406fdc:	bl	40555c <ferror@plt+0x3f7c>
  406fe0:	add	x0, sp, #0x98
  406fe4:	str	x0, [sp, #392]
  406fe8:	mov	x20, #0x22                  	// #34
  406fec:	str	x20, [sp, #424]
  406ff0:	str	xzr, [sp, #408]
  406ff4:	str	xzr, [sp, #400]
  406ff8:	str	xzr, [sp, #416]
  406ffc:	strb	wzr, [sp, #432]
  407000:	mov	x1, x20
  407004:	add	x0, sp, #0x158
  407008:	bl	40555c <ferror@plt+0x3f7c>
  40700c:	mov	x1, x20
  407010:	add	x0, sp, #0x128
  407014:	bl	40555c <ferror@plt+0x3f7c>
  407018:	add	x0, sp, #0x158
  40701c:	bl	405190 <ferror@plt+0x3bb0>
  407020:	ldr	x0, [x21, #16]
  407024:	str	x0, [sp, #456]
  407028:	mov	x1, #0x8                   	// #8
  40702c:	bl	4028ac <ferror@plt+0x12cc>
  407030:	mov	x1, #0xe38f                	// #58255
  407034:	movk	x1, #0x8e38, lsl #16
  407038:	movk	x1, #0x38e3, lsl #32
  40703c:	movk	x1, #0xe38e, lsl #48
  407040:	umulh	x0, x0, x1
  407044:	lsr	x0, x0, #3
  407048:	str	x0, [sp, #448]
  40704c:	mov	w22, #0x1                   	// #1
  407050:	add	x21, sp, #0x128
  407054:	add	x20, sp, #0x158
  407058:	adrp	x23, 42c000 <ferror@plt+0x2aa20>
  40705c:	b	4070cc <ferror@plt+0x5aec>
  407060:	add	x1, sp, #0x120
  407064:	add	x0, sp, #0x1b8
  407068:	bl	405f44 <ferror@plt+0x4964>
  40706c:	cbnz	w0, 407164 <ferror@plt+0x5b84>
  407070:	ldr	x1, [sp, #288]
  407074:	add	x0, sp, #0x188
  407078:	bl	406124 <ferror@plt+0x4b44>
  40707c:	mov	x3, #0x0                   	// #0
  407080:	add	x2, sp, #0x1e8
  407084:	add	x1, sp, #0x188
  407088:	add	x0, sp, #0x1b8
  40708c:	bl	406a54 <ferror@plt+0x5474>
  407090:	cbnz	w0, 40716c <ferror@plt+0x5b8c>
  407094:	mov	w2, w22
  407098:	ldr	x1, [sp, #104]
  40709c:	ldr	x0, [sp, #288]
  4070a0:	ldr	x3, [sp, #112]
  4070a4:	blr	x3
  4070a8:	mov	x2, x21
  4070ac:	mov	x1, x19
  4070b0:	mov	x0, x20
  4070b4:	bl	40488c <ferror@plt+0x32ac>
  4070b8:	mov	x1, x21
  4070bc:	mov	x21, x20
  4070c0:	mov	w22, #0x0                   	// #0
  4070c4:	cbnz	w0, 407174 <ferror@plt+0x5b94>
  4070c8:	mov	x20, x1
  4070cc:	ldr	x0, [x23, #592]
  4070d0:	ldr	w1, [x0, #1128]
  4070d4:	ldr	w0, [x0, #1132]
  4070d8:	cmp	w1, w0
  4070dc:	b.ne	40717c <ferror@plt+0x5b9c>  // b.any
  4070e0:	mov	x0, x20
  4070e4:	bl	40426c <ferror@plt+0x2c8c>
  4070e8:	ldr	x1, [sp, #128]
  4070ec:	ldr	x1, [x1, #16]
  4070f0:	add	x1, x1, #0x1
  4070f4:	cmp	x0, x1
  4070f8:	b.cs	40717c <ferror@plt+0x5b9c>  // b.hs, b.nlast
  4070fc:	ldr	x1, [sp, #512]
  407100:	add	x1, x1, #0x1
  407104:	add	x0, sp, #0x1b8
  407108:	bl	404840 <ferror@plt+0x3260>
  40710c:	add	x2, sp, #0x1b8
  407110:	mov	x1, x19
  407114:	add	x0, sp, #0x1e8
  407118:	bl	40488c <ferror@plt+0x32ac>
  40711c:	cbnz	w0, 407138 <ferror@plt+0x5b58>
  407120:	ldr	x0, [sp, #448]
  407124:	ldr	x1, [sp, #464]
  407128:	cmp	x1, x0
  40712c:	b.cs	407060 <ferror@plt+0x5a80>  // b.hs, b.nlast
  407130:	str	x0, [sp, #464]
  407134:	b	407060 <ferror@plt+0x5a80>
  407138:	str	w0, [sp, #124]
  40713c:	add	x0, sp, #0x128
  407140:	bl	4055a4 <ferror@plt+0x3fc4>
  407144:	add	x0, sp, #0x158
  407148:	bl	4055a4 <ferror@plt+0x3fc4>
  40714c:	add	x0, sp, #0x1b8
  407150:	bl	4055a4 <ferror@plt+0x3fc4>
  407154:	ldp	x21, x22, [sp, #32]
  407158:	ldp	x23, x24, [sp, #48]
  40715c:	ldp	x25, x26, [sp, #64]
  407160:	b	4071c4 <ferror@plt+0x5be4>
  407164:	str	w0, [sp, #124]
  407168:	b	40713c <ferror@plt+0x5b5c>
  40716c:	str	w0, [sp, #124]
  407170:	b	40713c <ferror@plt+0x5b5c>
  407174:	str	w0, [sp, #124]
  407178:	b	40713c <ferror@plt+0x5b5c>
  40717c:	add	x0, sp, #0x128
  407180:	bl	4055a4 <ferror@plt+0x3fc4>
  407184:	add	x0, sp, #0x158
  407188:	bl	4055a4 <ferror@plt+0x3fc4>
  40718c:	add	x0, sp, #0x1b8
  407190:	bl	4055a4 <ferror@plt+0x3fc4>
  407194:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  407198:	ldr	x0, [x0, #592]
  40719c:	ldr	w1, [x0, #1128]
  4071a0:	ldr	w0, [x0, #1132]
  4071a4:	cmp	w1, w0
  4071a8:	mov	w0, #0x8                   	// #8
  4071ac:	ldr	w1, [sp, #124]
  4071b0:	csel	w0, w1, w0, eq  // eq = none
  4071b4:	str	w0, [sp, #124]
  4071b8:	ldp	x21, x22, [sp, #32]
  4071bc:	ldp	x23, x24, [sp, #48]
  4071c0:	ldp	x25, x26, [sp, #64]
  4071c4:	add	x0, sp, #0x1e8
  4071c8:	bl	4055a4 <ferror@plt+0x3fc4>
  4071cc:	add	x0, sp, #0x218
  4071d0:	bl	4055a4 <ferror@plt+0x3fc4>
  4071d4:	add	x0, sp, #0x248
  4071d8:	bl	401bf8 <ferror@plt+0x618>
  4071dc:	ldp	x19, x20, [sp, #16]
  4071e0:	b	406adc <ferror@plt+0x54fc>
  4071e4:	stp	x29, x30, [sp, #-16]!
  4071e8:	mov	x29, sp
  4071ec:	adrp	x3, 404000 <ferror@plt+0x2a20>
  4071f0:	add	x3, x3, #0x6c4
  4071f4:	mov	x2, #0x1                   	// #1
  4071f8:	bl	406aa8 <ferror@plt+0x54c8>
  4071fc:	ldp	x29, x30, [sp], #16
  407200:	ret
  407204:	stp	x29, x30, [sp, #-304]!
  407208:	mov	x29, sp
  40720c:	stp	x19, x20, [sp, #16]
  407210:	stp	x21, x22, [sp, #32]
  407214:	mov	x19, x0
  407218:	mov	x20, x1
  40721c:	and	w21, w2, #0xff
  407220:	bl	4046dc <ferror@plt+0x30fc>
  407224:	ldr	x22, [x19, #24]
  407228:	cbz	x22, 407274 <ferror@plt+0x5c94>
  40722c:	cmp	x20, #0xa
  407230:	b.eq	4072a8 <ferror@plt+0x5cc8>  // b.none
  407234:	cmp	x20, #0x1
  407238:	b.ls	4072b8 <ferror@plt+0x5cd8>  // b.plast
  40723c:	ldrb	w22, [x19, #40]
  407240:	cbnz	w22, 407450 <ferror@plt+0x5e70>
  407244:	strb	wzr, [x19, #40]
  407248:	cmp	x20, #0x10
  40724c:	b.hi	40745c <ferror@plt+0x5e7c>  // b.pmore
  407250:	adrp	x3, 404000 <ferror@plt+0x2a20>
  407254:	add	x3, x3, #0x750
  407258:	mov	x2, #0x1                   	// #1
  40725c:	mov	x1, x20
  407260:	mov	x0, x19
  407264:	bl	406aa8 <ferror@plt+0x54c8>
  407268:	mov	w20, w0
  40726c:	strb	w22, [x19, #40]
  407270:	b	407288 <ferror@plt+0x5ca8>
  407274:	mov	w2, #0x0                   	// #0
  407278:	mov	x1, #0x1                   	// #1
  40727c:	mov	x0, #0x0                   	// #0
  407280:	bl	404750 <ferror@plt+0x3170>
  407284:	mov	w20, #0x0                   	// #0
  407288:	cmp	w20, #0x0
  40728c:	ccmp	w21, #0x0, #0x4, eq  // eq = none
  407290:	b.ne	407494 <ferror@plt+0x5eb4>  // b.any
  407294:	mov	w0, w20
  407298:	ldp	x19, x20, [sp, #16]
  40729c:	ldp	x21, x22, [sp, #32]
  4072a0:	ldp	x29, x30, [sp], #304
  4072a4:	ret
  4072a8:	mov	x0, x19
  4072ac:	bl	404aac <ferror@plt+0x34cc>
  4072b0:	mov	w20, #0x0                   	// #0
  4072b4:	b	407288 <ferror@plt+0x5ca8>
  4072b8:	str	x23, [sp, #48]
  4072bc:	cmp	x20, #0x0
  4072c0:	cset	w20, ne  // ne = any
  4072c4:	ldr	x23, [x19, #8]
  4072c8:	mov	x1, x19
  4072cc:	add	x0, sp, #0x48
  4072d0:	bl	405e44 <ferror@plt+0x4864>
  4072d4:	cmp	x22, x23
  4072d8:	b.hi	407388 <ferror@plt+0x5da8>  // b.pmore
  4072dc:	mov	x0, x19
  4072e0:	bl	4042e0 <ferror@plt+0x2d00>
  4072e4:	sub	x0, x0, #0x1
  4072e8:	ldr	x1, [x19]
  4072ec:	ldrsw	x4, [x1, x0, lsl #2]
  4072f0:	adrp	x1, 412000 <ferror@plt+0x10a20>
  4072f4:	add	x1, x1, #0xf98
  4072f8:	mov	x2, #0x1                   	// #1
  4072fc:	ldr	x3, [x1]
  407300:	cmp	x3, x4
  407304:	b.ls	407318 <ferror@plt+0x5d38>  // b.plast
  407308:	add	x2, x2, #0x1
  40730c:	sub	x1, x1, #0x8
  407310:	cmp	x2, #0xa
  407314:	b.ne	4072fc <ferror@plt+0x5d1c>  // b.any
  407318:	ldr	x1, [x19, #8]
  40731c:	sub	x1, x1, x0
  407320:	add	x1, x1, x1, lsl #3
  407324:	sub	x1, x1, #0x9
  407328:	add	x19, x1, x2
  40732c:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  407330:	movk	x0, #0xaaab
  407334:	umulh	x0, x19, x0
  407338:	and	x3, x0, #0xfffffffffffffffe
  40733c:	add	x0, x3, x0, lsr #1
  407340:	subs	x0, x19, x0
  407344:	add	x19, x19, #0x3
  407348:	sub	x0, x19, x0
  40734c:	add	x2, x1, x2
  407350:	ccmp	w20, #0x0, #0x4, ne  // ne = any
  407354:	csel	x19, x2, x0, eq  // eq = none
  407358:	mov	x1, x19
  40735c:	add	x0, sp, #0x48
  407360:	bl	404e60 <ferror@plt+0x3880>
  407364:	cbnz	w0, 407410 <ferror@plt+0x5e30>
  407368:	add	x0, sp, #0x48
  40736c:	bl	404aac <ferror@plt+0x34cc>
  407370:	mov	w0, #0x65                  	// #101
  407374:	bl	40471c <ferror@plt+0x313c>
  407378:	cbz	x19, 40743c <ferror@plt+0x5e5c>
  40737c:	mov	w0, #0x2d                  	// #45
  407380:	bl	40471c <ferror@plt+0x313c>
  407384:	b	4073dc <ferror@plt+0x5dfc>
  407388:	mov	x0, x19
  40738c:	bl	40426c <ferror@plt+0x2c8c>
  407390:	sub	x19, x0, #0x1
  407394:	mov	x0, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  407398:	movk	x0, #0xaaab
  40739c:	umulh	x0, x19, x0
  4073a0:	and	x1, x0, #0xfffffffffffffffe
  4073a4:	add	x0, x1, x0, lsr #1
  4073a8:	subs	x0, x19, x0
  4073ac:	sub	x0, x19, x0
  4073b0:	ccmp	w20, #0x0, #0x4, ne  // ne = any
  4073b4:	csel	x19, x0, x19, ne  // ne = any
  4073b8:	mov	x1, x19
  4073bc:	add	x0, sp, #0x48
  4073c0:	bl	404c28 <ferror@plt+0x3648>
  4073c4:	cbnz	w0, 407410 <ferror@plt+0x5e30>
  4073c8:	add	x0, sp, #0x48
  4073cc:	bl	404aac <ferror@plt+0x34cc>
  4073d0:	mov	w0, #0x65                  	// #101
  4073d4:	bl	40471c <ferror@plt+0x313c>
  4073d8:	cbz	x19, 40743c <ferror@plt+0x5e5c>
  4073dc:	add	x0, sp, #0xa8
  4073e0:	str	x0, [sp, #120]
  4073e4:	mov	x0, #0x21                  	// #33
  4073e8:	str	x0, [sp, #152]
  4073ec:	str	xzr, [sp, #136]
  4073f0:	str	xzr, [sp, #128]
  4073f4:	str	xzr, [sp, #144]
  4073f8:	strb	wzr, [sp, #160]
  4073fc:	mov	x1, x19
  407400:	add	x0, sp, #0x78
  407404:	bl	406124 <ferror@plt+0x4b44>
  407408:	add	x0, sp, #0x78
  40740c:	bl	404aac <ferror@plt+0x34cc>
  407410:	add	x0, sp, #0x48
  407414:	bl	4055a4 <ferror@plt+0x3fc4>
  407418:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  40741c:	ldr	x0, [x0, #592]
  407420:	ldr	w1, [x0, #1128]
  407424:	ldr	w0, [x0, #1132]
  407428:	cmp	w1, w0
  40742c:	cset	w20, ne  // ne = any
  407430:	lsl	w20, w20, #3
  407434:	ldr	x23, [sp, #48]
  407438:	b	407288 <ferror@plt+0x5ca8>
  40743c:	mov	w2, #0x0                   	// #0
  407440:	mov	x1, #0x1                   	// #1
  407444:	mov	x0, #0x0                   	// #0
  407448:	bl	404750 <ferror@plt+0x3170>
  40744c:	b	407410 <ferror@plt+0x5e30>
  407450:	mov	w0, #0x2d                  	// #45
  407454:	bl	40471c <ferror@plt+0x313c>
  407458:	b	407244 <ferror@plt+0x5c64>
  40745c:	sub	x0, x20, #0x1
  407460:	mov	x1, #0x1                   	// #1
  407464:	mov	x4, #0xcccccccccccccccc    	// #-3689348814741910324
  407468:	movk	x4, #0xcccd
  40746c:	mov	x3, x0
  407470:	umulh	x0, x0, x4
  407474:	lsr	x0, x0, #3
  407478:	mov	x2, x1
  40747c:	add	x1, x1, #0x1
  407480:	cmp	x3, #0x9
  407484:	b.hi	40746c <ferror@plt+0x5e8c>  // b.pmore
  407488:	adrp	x3, 404000 <ferror@plt+0x2a20>
  40748c:	add	x3, x3, #0x790
  407490:	b	40725c <ferror@plt+0x5c7c>
  407494:	mov	w0, #0xa                   	// #10
  407498:	bl	40471c <ferror@plt+0x313c>
  40749c:	b	407294 <ferror@plt+0x5cb4>
  4074a0:	sub	sp, sp, #0x2d0
  4074a4:	stp	x29, x30, [sp]
  4074a8:	mov	x29, sp
  4074ac:	stp	x19, x20, [sp, #16]
  4074b0:	stp	x21, x22, [sp, #32]
  4074b4:	stp	x25, x26, [sp, #64]
  4074b8:	stp	x27, x28, [sp, #80]
  4074bc:	mov	x21, x0
  4074c0:	mov	x20, x1
  4074c4:	mov	x19, x2
  4074c8:	str	x3, [sp, #96]
  4074cc:	str	xzr, [x2, #16]
  4074d0:	str	xzr, [x2, #8]
  4074d4:	str	xzr, [x2, #24]
  4074d8:	strb	wzr, [x2, #40]
  4074dc:	ldr	x27, [x0, #16]
  4074e0:	ldr	x28, [x1, #16]
  4074e4:	ldr	x0, [x0, #24]
  4074e8:	cmp	x0, #0x1
  4074ec:	b.eq	4075cc <ferror@plt+0x5fec>  // b.none
  4074f0:	ldr	x1, [x1, #24]
  4074f4:	cmp	x1, #0x1
  4074f8:	b.eq	4075cc <ferror@plt+0x5fec>  // b.none
  4074fc:	stp	x23, x24, [sp, #48]
  407500:	ldr	x1, [x21, #8]
  407504:	add	x1, x0, x1
  407508:	add	x0, sp, #0x2a0
  40750c:	bl	40555c <ferror@plt+0x3f7c>
  407510:	ldr	x1, [x20, #24]
  407514:	ldr	x0, [x20, #8]
  407518:	add	x1, x1, x0
  40751c:	add	x0, sp, #0x270
  407520:	bl	40555c <ferror@plt+0x3f7c>
  407524:	mov	x1, x21
  407528:	add	x0, sp, #0x2a0
  40752c:	bl	4056ac <ferror@plt+0x40cc>
  407530:	mov	x1, x20
  407534:	add	x0, sp, #0x270
  407538:	bl	4056ac <ferror@plt+0x40cc>
  40753c:	strb	wzr, [sp, #664]
  407540:	strb	wzr, [sp, #712]
  407544:	ldr	x22, [sp, #680]
  407548:	add	x22, x22, x22, lsl #3
  40754c:	mov	x1, x22
  407550:	add	x0, sp, #0x2a0
  407554:	bl	404e60 <ferror@plt+0x3880>
  407558:	mov	w25, w0
  40755c:	cbz	w0, 407630 <ferror@plt+0x6050>
  407560:	mov	x24, #0x0                   	// #0
  407564:	mov	x23, #0x0                   	// #0
  407568:	ldr	x0, [sp, #648]
  40756c:	add	x0, x0, x24
  407570:	str	x0, [sp, #648]
  407574:	ldr	x0, [sp, #624]
  407578:	sub	x24, x0, x24, lsl #2
  40757c:	str	x24, [sp, #624]
  407580:	add	x0, sp, #0x270
  407584:	bl	4055a4 <ferror@plt+0x3fc4>
  407588:	ldr	x0, [sp, #696]
  40758c:	add	x0, x0, x23
  407590:	str	x0, [sp, #696]
  407594:	ldr	x0, [sp, #672]
  407598:	sub	x23, x0, x23, lsl #2
  40759c:	str	x23, [sp, #672]
  4075a0:	add	x0, sp, #0x2a0
  4075a4:	bl	4055a4 <ferror@plt+0x3fc4>
  4075a8:	ldp	x23, x24, [sp, #48]
  4075ac:	mov	w0, w25
  4075b0:	ldp	x19, x20, [sp, #16]
  4075b4:	ldp	x21, x22, [sp, #32]
  4075b8:	ldp	x25, x26, [sp, #64]
  4075bc:	ldp	x27, x28, [sp, #80]
  4075c0:	ldp	x29, x30, [sp]
  4075c4:	add	sp, sp, #0x2d0
  4075c8:	ret
  4075cc:	ldr	x1, [x21, #8]
  4075d0:	cbnz	x1, 4074fc <ferror@plt+0x5f1c>
  4075d4:	ldr	x1, [x20, #8]
  4075d8:	cbnz	x1, 4074fc <ferror@plt+0x5f1c>
  4075dc:	cmp	x0, #0x1
  4075e0:	b.eq	407620 <ferror@plt+0x6040>  // b.none
  4075e4:	ldr	x0, [x20]
  4075e8:	ldrsw	x1, [x0]
  4075ec:	mov	x0, x21
  4075f0:	mov	x2, x19
  4075f4:	bl	40488c <ferror@plt+0x32ac>
  4075f8:	mov	w25, w0
  4075fc:	cbnz	w0, 4075ac <ferror@plt+0x5fcc>
  407600:	ldr	x0, [x19, #24]
  407604:	cbz	x0, 4075ac <ferror@plt+0x5fcc>
  407608:	ldrb	w1, [x21, #40]
  40760c:	ldrb	w0, [x20, #40]
  407610:	cmp	w1, w0
  407614:	cset	w0, ne  // ne = any
  407618:	strb	w0, [x19, #40]
  40761c:	b	4075ac <ferror@plt+0x5fcc>
  407620:	ldr	x0, [x21]
  407624:	ldrsw	x1, [x0]
  407628:	mov	x0, x20
  40762c:	b	4075f0 <ferror@plt+0x6010>
  407630:	add	x0, sp, #0x2a0
  407634:	bl	404224 <ferror@plt+0x2c44>
  407638:	add	x0, sp, #0x2a0
  40763c:	bl	404564 <ferror@plt+0x2f84>
  407640:	mov	x23, x0
  407644:	ldr	x0, [sp, #632]
  407648:	add	x0, x0, x0, lsl #3
  40764c:	str	x0, [sp, #104]
  407650:	mov	x1, x0
  407654:	add	x0, sp, #0x270
  407658:	bl	404e60 <ferror@plt+0x3880>
  40765c:	mov	w25, w0
  407660:	mov	x24, #0x0                   	// #0
  407664:	cbnz	w0, 407568 <ferror@plt+0x5f88>
  407668:	add	x0, sp, #0x270
  40766c:	bl	404564 <ferror@plt+0x2f84>
  407670:	mov	x24, x0
  407674:	add	x0, sp, #0x270
  407678:	bl	404224 <ferror@plt+0x2c44>
  40767c:	ldr	x25, [sp, #696]
  407680:	cmp	x25, #0x1
  407684:	b.eq	40773c <ferror@plt+0x615c>  // b.none
  407688:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  40768c:	ldr	x0, [x0, #592]
  407690:	ldr	w1, [x0, #1128]
  407694:	ldr	w0, [x0, #1132]
  407698:	cmp	w1, w0
  40769c:	b.ne	407b54 <ferror@plt+0x6574>  // b.any
  4076a0:	cbz	x25, 4076ac <ferror@plt+0x60cc>
  4076a4:	ldr	x26, [sp, #648]
  4076a8:	cbnz	x26, 40778c <ferror@plt+0x61ac>
  4076ac:	mov	x1, x24
  4076b0:	mov	x0, x23
  4076b4:	bl	4028ac <ferror@plt+0x12cc>
  4076b8:	mov	x1, x0
  4076bc:	ldr	x0, [x19, #24]
  4076c0:	bl	4028ac <ferror@plt+0x12cc>
  4076c4:	mov	x25, x0
  4076c8:	mov	x1, x0
  4076cc:	mov	x0, x19
  4076d0:	bl	404840 <ferror@plt+0x3260>
  4076d4:	ldr	x1, [x19, #24]
  4076d8:	sub	x1, x25, x1
  4076dc:	add	x1, x1, x1, lsl #3
  4076e0:	mov	x0, x19
  4076e4:	bl	404e60 <ferror@plt+0x3880>
  4076e8:	mov	w25, w0
  4076ec:	cbnz	w0, 407568 <ferror@plt+0x5f88>
  4076f0:	ldr	x0, [sp, #104]
  4076f4:	add	x1, x22, x0
  4076f8:	mov	x0, x19
  4076fc:	bl	404c28 <ferror@plt+0x3648>
  407700:	mov	w25, w0
  407704:	cbnz	w0, 407568 <ferror@plt+0x5f88>
  407708:	ldr	x0, [sp, #96]
  40770c:	cmp	x28, x0
  407710:	csel	x0, x28, x0, cs  // cs = hs, nlast
  407714:	cmp	x27, x0
  407718:	csel	x0, x27, x0, cs  // cs = hs, nlast
  40771c:	add	x1, x27, x28
  407720:	cmp	x1, x0
  407724:	ldrb	w3, [x20, #40]
  407728:	ldrb	w2, [x21, #40]
  40772c:	csel	x1, x1, x0, ls  // ls = plast
  407730:	mov	x0, x19
  407734:	bl	4054d4 <ferror@plt+0x3ef4>
  407738:	b	407568 <ferror@plt+0x5f88>
  40773c:	ldr	x0, [sp, #680]
  407740:	cbnz	x0, 407688 <ferror@plt+0x60a8>
  407744:	ldr	x0, [sp, #672]
  407748:	ldr	w0, [x0]
  40774c:	cmp	w0, #0x1
  407750:	b.ne	407688 <ferror@plt+0x60a8>  // b.any
  407754:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  407758:	ldr	x0, [x0, #592]
  40775c:	ldr	w1, [x0, #1128]
  407760:	ldr	w0, [x0, #1132]
  407764:	cmp	w1, w0
  407768:	b.ne	407b54 <ferror@plt+0x6574>  // b.any
  40776c:	ldr	x0, [sp, #648]
  407770:	cbz	x0, 4076ac <ferror@plt+0x60cc>
  407774:	add	x1, sp, #0x270
  407778:	mov	x0, x19
  40777c:	bl	4056ac <ferror@plt+0x40cc>
  407780:	ldrb	w0, [sp, #712]
  407784:	cbnz	w0, 407cfc <ferror@plt+0x671c>
  407788:	b	407cf4 <ferror@plt+0x6714>
  40778c:	cmp	x26, #0x1
  407790:	b.eq	40796c <ferror@plt+0x638c>  // b.none
  407794:	cmp	x26, #0x3f
  407798:	mov	x0, #0x3f                  	// #63
  40779c:	ccmp	x25, x0, #0x0, hi  // hi = pmore
  4077a0:	b.ls	407984 <ferror@plt+0x63a4>  // b.plast
  4077a4:	cmp	x25, x26
  4077a8:	csel	x25, x25, x26, cs  // cs = hs, nlast
  4077ac:	cmp	x25, #0x2
  4077b0:	mov	x0, #0x2                   	// #2
  4077b4:	csel	x25, x25, x0, cs  // cs = hs, nlast
  4077b8:	add	x0, x25, #0x1
  4077bc:	str	x0, [sp, #120]
  4077c0:	lsr	x0, x0, #1
  4077c4:	str	x0, [sp, #112]
  4077c8:	mov	x1, x25
  4077cc:	mov	x0, #0x6                   	// #6
  4077d0:	bl	402878 <ferror@plt+0x1298>
  4077d4:	lsl	x0, x0, #2
  4077d8:	bl	4028d0 <ferror@plt+0x12f0>
  4077dc:	mov	x26, x0
  4077e0:	str	x0, [sp, #144]
  4077e4:	str	x25, [sp, #176]
  4077e8:	str	xzr, [sp, #160]
  4077ec:	str	xzr, [sp, #152]
  4077f0:	str	xzr, [sp, #168]
  4077f4:	strb	wzr, [sp, #184]
  4077f8:	lsl	x1, x25, #2
  4077fc:	add	x0, x0, x1
  407800:	str	x0, [sp, #192]
  407804:	str	x25, [sp, #224]
  407808:	str	xzr, [sp, #208]
  40780c:	str	xzr, [sp, #200]
  407810:	str	xzr, [sp, #216]
  407814:	strb	wzr, [sp, #232]
  407818:	add	x0, x0, x1
  40781c:	str	x0, [sp, #240]
  407820:	str	x25, [sp, #272]
  407824:	str	xzr, [sp, #256]
  407828:	str	xzr, [sp, #248]
  40782c:	str	xzr, [sp, #264]
  407830:	strb	wzr, [sp, #280]
  407834:	add	x0, x0, x1
  407838:	str	x0, [sp, #288]
  40783c:	str	x25, [sp, #320]
  407840:	str	xzr, [sp, #304]
  407844:	str	xzr, [sp, #296]
  407848:	str	xzr, [sp, #312]
  40784c:	strb	wzr, [sp, #328]
  407850:	add	x0, x0, x1
  407854:	str	x0, [sp, #384]
  407858:	str	x25, [sp, #416]
  40785c:	str	xzr, [sp, #400]
  407860:	str	xzr, [sp, #392]
  407864:	str	xzr, [sp, #408]
  407868:	strb	wzr, [sp, #424]
  40786c:	add	x0, x0, x1
  407870:	str	x0, [sp, #336]
  407874:	str	x25, [sp, #368]
  407878:	str	xzr, [sp, #352]
  40787c:	str	xzr, [sp, #344]
  407880:	str	xzr, [sp, #360]
  407884:	strb	wzr, [sp, #376]
  407888:	mov	x1, #0x1                   	// #1
  40788c:	mov	x0, x25
  407890:	bl	4028ac <ferror@plt+0x12cc>
  407894:	mov	x25, x0
  407898:	mov	x1, x0
  40789c:	add	x0, sp, #0x1b0
  4078a0:	bl	40555c <ferror@plt+0x3f7c>
  4078a4:	mov	x1, x25
  4078a8:	add	x0, sp, #0x1e0
  4078ac:	bl	40555c <ferror@plt+0x3f7c>
  4078b0:	mov	x1, x25
  4078b4:	add	x0, sp, #0x210
  4078b8:	bl	40555c <ferror@plt+0x3f7c>
  4078bc:	mov	x1, x25
  4078c0:	mov	x0, x25
  4078c4:	bl	4028ac <ferror@plt+0x12cc>
  4078c8:	add	x25, x0, #0x1
  4078cc:	mov	x1, x25
  4078d0:	add	x0, sp, #0x240
  4078d4:	bl	40555c <ferror@plt+0x3f7c>
  4078d8:	add	x3, sp, #0xc0
  4078dc:	add	x2, sp, #0x90
  4078e0:	ldr	x1, [sp, #112]
  4078e4:	add	x0, sp, #0x2a0
  4078e8:	bl	405da8 <ferror@plt+0x47c8>
  4078ec:	add	x3, sp, #0x120
  4078f0:	add	x2, sp, #0xf0
  4078f4:	ldr	x1, [sp, #112]
  4078f8:	add	x0, sp, #0x270
  4078fc:	bl	405da8 <ferror@plt+0x47c8>
  407900:	mov	x1, x25
  407904:	mov	x0, x19
  407908:	bl	404840 <ferror@plt+0x3260>
  40790c:	str	x25, [x19, #24]
  407910:	lsl	x2, x25, #2
  407914:	mov	w1, #0x0                   	// #0
  407918:	ldr	x0, [x19]
  40791c:	bl	401390 <memset@plt>
  407920:	mov	x3, #0x0                   	// #0
  407924:	add	x2, sp, #0x180
  407928:	add	x1, sp, #0x90
  40792c:	add	x0, sp, #0xc0
  407930:	bl	406a54 <ferror@plt+0x5474>
  407934:	mov	w25, w0
  407938:	cbz	w0, 407b5c <ferror@plt+0x657c>
  40793c:	mov	x0, x26
  407940:	bl	4014c0 <free@plt>
  407944:	add	x0, sp, #0x240
  407948:	bl	4055a4 <ferror@plt+0x3fc4>
  40794c:	add	x0, sp, #0x210
  407950:	bl	4055a4 <ferror@plt+0x3fc4>
  407954:	add	x0, sp, #0x1e0
  407958:	bl	4055a4 <ferror@plt+0x3fc4>
  40795c:	add	x0, sp, #0x1b0
  407960:	bl	4055a4 <ferror@plt+0x3fc4>
  407964:	cbnz	w25, 407568 <ferror@plt+0x5f88>
  407968:	b	4076ac <ferror@plt+0x60cc>
  40796c:	ldr	x0, [sp, #632]
  407970:	cbnz	x0, 407984 <ferror@plt+0x63a4>
  407974:	ldr	x0, [sp, #624]
  407978:	ldr	w0, [x0]
  40797c:	cmp	w0, #0x1
  407980:	b.eq	407ce8 <ferror@plt+0x6708>  // b.none
  407984:	ldr	x0, [sp, #672]
  407988:	str	x0, [sp, #128]
  40798c:	ldr	x1, [sp, #624]
  407990:	str	x1, [sp, #136]
  407994:	mov	x1, x26
  407998:	mov	x0, x25
  40799c:	bl	4028ac <ferror@plt+0x12cc>
  4079a0:	str	x0, [sp, #112]
  4079a4:	mov	x1, #0x1                   	// #1
  4079a8:	bl	4028ac <ferror@plt+0x12cc>
  4079ac:	mov	x1, x0
  4079b0:	mov	x0, x19
  4079b4:	bl	404840 <ferror@plt+0x3260>
  4079b8:	ldr	x1, [x19]
  4079bc:	mov	x3, x1
  4079c0:	ldr	x2, [x19, #32]
  4079c4:	lsl	x2, x2, #2
  4079c8:	mov	w1, #0x0                   	// #0
  4079cc:	str	x3, [sp, #120]
  4079d0:	mov	x0, x3
  4079d4:	bl	401390 <memset@plt>
  4079d8:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  4079dc:	ldr	x6, [x0, #592]
  4079e0:	ldr	w0, [x6, #1128]
  4079e4:	ldr	w7, [x6, #1132]
  4079e8:	ldr	x17, [sp, #112]
  4079ec:	cmp	x17, #0x0
  4079f0:	ccmp	w7, w0, #0x0, ne  // ne = any
  4079f4:	b.ne	407b34 <ferror@plt+0x6554>  // b.any
  4079f8:	mov	x0, #0x0                   	// #0
  4079fc:	mov	x8, #0x0                   	// #0
  407a00:	mov	x12, #0x1                   	// #1
  407a04:	sub	x12, x12, x26
  407a08:	sub	x13, x26, #0x1
  407a0c:	mov	x9, #0xffffffffa763ffff    	// #-1486618625
  407a10:	movk	x9, #0xb6b3, lsl #32
  407a14:	movk	x9, #0xde0, lsl #48
  407a18:	mov	x11, #0x5a53                	// #23123
  407a1c:	movk	x11, #0xa09b, lsl #16
  407a20:	movk	x11, #0xb82f, lsl #32
  407a24:	movk	x11, #0x44, lsl #48
  407a28:	mov	x10, #0xca00                	// #51712
  407a2c:	movk	x10, #0x3b9a, lsl #16
  407a30:	mov	x15, #0xc9ff                	// #51711
  407a34:	movk	x15, #0x3b9a, lsl #16
  407a38:	adrp	x14, 42c000 <ferror@plt+0x2aa20>
  407a3c:	ldr	x5, [sp, #128]
  407a40:	ldr	x16, [sp, #136]
  407a44:	ldr	x18, [sp, #120]
  407a48:	b	407ad8 <ferror@plt+0x64f8>
  407a4c:	add	x2, x2, #0x1
  407a50:	sub	x3, x3, #0x1
  407a54:	ldr	w1, [x6, #1128]
  407a58:	cmp	w1, w7
  407a5c:	b.ne	407a9c <ferror@plt+0x64bc>  // b.any
  407a60:	cmp	x25, x2
  407a64:	ccmp	x26, x3, #0x0, hi  // hi = pmore
  407a68:	b.ls	407a9c <ferror@plt+0x64bc>  // b.plast
  407a6c:	ldrsw	x30, [x5, x2, lsl #2]
  407a70:	ldrsw	x1, [x16, x3, lsl #2]
  407a74:	madd	x0, x30, x1, x0
  407a78:	cmp	x0, x9
  407a7c:	b.ls	407a4c <ferror@plt+0x646c>  // b.plast
  407a80:	lsr	x1, x0, #9
  407a84:	umulh	x1, x1, x11
  407a88:	lsr	x1, x1, #11
  407a8c:	add	x4, x4, x1
  407a90:	msub	x0, x1, x10, x0
  407a94:	b	407a4c <ferror@plt+0x646c>
  407a98:	mov	x4, #0x0                   	// #0
  407a9c:	cmp	x0, x15
  407aa0:	b.ls	407b10 <ferror@plt+0x6530>  // b.plast
  407aa4:	lsr	x1, x0, #9
  407aa8:	umulh	x1, x1, x11
  407aac:	lsr	x1, x1, #11
  407ab0:	msub	x2, x1, x10, x0
  407ab4:	add	x0, x1, x4
  407ab8:	str	w2, [x18, x8, lsl #2]
  407abc:	add	x8, x8, #0x1
  407ac0:	ldr	x6, [x14, #592]
  407ac4:	ldr	w1, [x6, #1128]
  407ac8:	ldr	w7, [x6, #1132]
  407acc:	cmp	x17, x8
  407ad0:	ccmp	w7, w1, #0x0, hi  // hi = pmore
  407ad4:	b.ne	407b1c <ferror@plt+0x653c>  // b.any
  407ad8:	adds	x2, x12, x8
  407adc:	csel	x2, x2, xzr, pl  // pl = nfrst
  407ae0:	cmp	x13, x8
  407ae4:	csel	x3, x13, x8, ls  // ls = plast
  407ae8:	ldr	w1, [x6, #1128]
  407aec:	cmp	w1, w7
  407af0:	b.ne	407a98 <ferror@plt+0x64b8>  // b.any
  407af4:	cmp	x25, x2
  407af8:	ccmp	x3, x26, #0x2, hi  // hi = pmore
  407afc:	b.cs	407b08 <ferror@plt+0x6528>  // b.hs, b.nlast
  407b00:	mov	x4, #0x0                   	// #0
  407b04:	b	407a6c <ferror@plt+0x648c>
  407b08:	mov	x4, #0x0                   	// #0
  407b0c:	b	407a9c <ferror@plt+0x64bc>
  407b10:	mov	x2, x0
  407b14:	mov	x0, x4
  407b18:	b	407ab8 <ferror@plt+0x64d8>
  407b1c:	cbz	x0, 407b34 <ferror@plt+0x6554>
  407b20:	ldr	x2, [sp, #120]
  407b24:	ldr	x1, [sp, #112]
  407b28:	str	w0, [x2, x1, lsl #2]
  407b2c:	add	x0, x1, #0x1
  407b30:	str	x0, [sp, #112]
  407b34:	ldr	x0, [sp, #112]
  407b38:	str	x0, [x19, #24]
  407b3c:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  407b40:	ldr	x0, [x0, #592]
  407b44:	ldr	w1, [x0, #1128]
  407b48:	ldr	w0, [x0, #1132]
  407b4c:	cmp	w1, w0
  407b50:	b.eq	4076ac <ferror@plt+0x60cc>  // b.none
  407b54:	mov	w25, #0x8                   	// #8
  407b58:	b	407568 <ferror@plt+0x5f88>
  407b5c:	mov	x3, #0x0                   	// #0
  407b60:	add	x2, sp, #0x150
  407b64:	add	x1, sp, #0x120
  407b68:	add	x0, sp, #0xf0
  407b6c:	bl	406a54 <ferror@plt+0x5474>
  407b70:	mov	w25, w0
  407b74:	cbnz	w0, 40793c <ferror@plt+0x635c>
  407b78:	ldr	x0, [sp, #216]
  407b7c:	cbz	x0, 407b88 <ferror@plt+0x65a8>
  407b80:	ldr	x0, [sp, #312]
  407b84:	cbnz	x0, 407c04 <ferror@plt+0x6624>
  407b88:	ldr	x0, [sp, #168]
  407b8c:	cbz	x0, 407b98 <ferror@plt+0x65b8>
  407b90:	ldr	x0, [sp, #264]
  407b94:	cbnz	x0, 407c78 <ferror@plt+0x6698>
  407b98:	ldr	x0, [sp, #408]
  407b9c:	cbz	x0, 40793c <ferror@plt+0x635c>
  407ba0:	ldr	x0, [sp, #360]
  407ba4:	cbz	x0, 40793c <ferror@plt+0x635c>
  407ba8:	mov	x3, #0x0                   	// #0
  407bac:	add	x2, sp, #0x1e0
  407bb0:	add	x1, sp, #0x150
  407bb4:	add	x0, sp, #0x180
  407bb8:	bl	4074a0 <ferror@plt+0x5ec0>
  407bbc:	mov	w25, w0
  407bc0:	cbnz	w0, 40793c <ferror@plt+0x635c>
  407bc4:	add	x0, sp, #0x1e0
  407bc8:	bl	404224 <ferror@plt+0x2c44>
  407bcc:	ldrb	w2, [sp, #424]
  407bd0:	ldrb	w1, [sp, #376]
  407bd4:	adrp	x0, 404000 <ferror@plt+0x2a20>
  407bd8:	add	x0, x0, #0x340
  407bdc:	adrp	x3, 405000 <ferror@plt+0x3a20>
  407be0:	add	x3, x3, #0xa4
  407be4:	cmp	w2, w1
  407be8:	csel	x3, x3, x0, ne  // ne = any
  407bec:	ldr	x2, [sp, #112]
  407bf0:	add	x1, sp, #0x1e0
  407bf4:	mov	x0, x19
  407bf8:	bl	404640 <ferror@plt+0x3060>
  407bfc:	mov	w25, w0
  407c00:	b	40793c <ferror@plt+0x635c>
  407c04:	mov	x3, #0x0                   	// #0
  407c08:	add	x2, sp, #0x210
  407c0c:	add	x1, sp, #0x120
  407c10:	add	x0, sp, #0xc0
  407c14:	bl	4074a0 <ferror@plt+0x5ec0>
  407c18:	cbz	w0, 407c24 <ferror@plt+0x6644>
  407c1c:	mov	w25, w0
  407c20:	b	40793c <ferror@plt+0x635c>
  407c24:	add	x0, sp, #0x210
  407c28:	bl	404224 <ferror@plt+0x2c44>
  407c2c:	adrp	x3, 404000 <ferror@plt+0x2a20>
  407c30:	add	x3, x3, #0x340
  407c34:	ldr	x0, [sp, #120]
  407c38:	and	x2, x0, #0xfffffffffffffffe
  407c3c:	add	x1, sp, #0x210
  407c40:	mov	x0, x19
  407c44:	bl	404640 <ferror@plt+0x3060>
  407c48:	cbz	w0, 407c54 <ferror@plt+0x6674>
  407c4c:	mov	w25, w0
  407c50:	b	40793c <ferror@plt+0x635c>
  407c54:	adrp	x3, 404000 <ferror@plt+0x2a20>
  407c58:	add	x3, x3, #0x340
  407c5c:	ldr	x2, [sp, #112]
  407c60:	add	x1, sp, #0x210
  407c64:	mov	x0, x19
  407c68:	bl	404640 <ferror@plt+0x3060>
  407c6c:	cbz	w0, 407b88 <ferror@plt+0x65a8>
  407c70:	mov	w25, w0
  407c74:	b	40793c <ferror@plt+0x635c>
  407c78:	mov	x3, #0x0                   	// #0
  407c7c:	add	x2, sp, #0x1b0
  407c80:	add	x1, sp, #0xf0
  407c84:	add	x0, sp, #0x90
  407c88:	bl	4074a0 <ferror@plt+0x5ec0>
  407c8c:	cbz	w0, 407c98 <ferror@plt+0x66b8>
  407c90:	mov	w25, w0
  407c94:	b	40793c <ferror@plt+0x635c>
  407c98:	add	x0, sp, #0x1b0
  407c9c:	bl	404224 <ferror@plt+0x2c44>
  407ca0:	adrp	x3, 404000 <ferror@plt+0x2a20>
  407ca4:	add	x3, x3, #0x340
  407ca8:	ldr	x2, [sp, #112]
  407cac:	add	x1, sp, #0x1b0
  407cb0:	mov	x0, x19
  407cb4:	bl	404640 <ferror@plt+0x3060>
  407cb8:	cbz	w0, 407cc4 <ferror@plt+0x66e4>
  407cbc:	mov	w25, w0
  407cc0:	b	40793c <ferror@plt+0x635c>
  407cc4:	adrp	x3, 404000 <ferror@plt+0x2a20>
  407cc8:	add	x3, x3, #0x340
  407ccc:	mov	x2, #0x0                   	// #0
  407cd0:	add	x1, sp, #0x1b0
  407cd4:	mov	x0, x19
  407cd8:	bl	404640 <ferror@plt+0x3060>
  407cdc:	cbz	w0, 407b98 <ferror@plt+0x65b8>
  407ce0:	mov	w25, w0
  407ce4:	b	40793c <ferror@plt+0x635c>
  407ce8:	add	x1, sp, #0x2a0
  407cec:	mov	x0, x19
  407cf0:	bl	4056ac <ferror@plt+0x40cc>
  407cf4:	ldrb	w0, [sp, #664]
  407cf8:	cbz	w0, 4076ac <ferror@plt+0x60cc>
  407cfc:	ldrb	w0, [x19, #40]
  407d00:	eor	w0, w0, #0x1
  407d04:	strb	w0, [x19, #40]
  407d08:	b	4076ac <ferror@plt+0x60cc>
  407d0c:	stp	x29, x30, [sp, #-128]!
  407d10:	mov	x29, sp
  407d14:	stp	x19, x20, [sp, #16]
  407d18:	ldr	x6, [x1, #24]
  407d1c:	cbz	x6, 407dbc <ferror@plt+0x67dc>
  407d20:	stp	x21, x22, [sp, #32]
  407d24:	stp	x23, x24, [sp, #48]
  407d28:	str	x25, [sp, #64]
  407d2c:	mov	x20, x0
  407d30:	mov	x21, x1
  407d34:	mov	x22, x2
  407d38:	mov	x23, x3
  407d3c:	mov	x24, x4
  407d40:	mov	x25, x5
  407d44:	ldr	x0, [x0, #24]
  407d48:	cbz	x0, 407dd0 <ferror@plt+0x67f0>
  407d4c:	ldr	x1, [x3, #32]
  407d50:	add	x0, sp, #0x50
  407d54:	bl	40555c <ferror@plt+0x3f7c>
  407d58:	mov	x3, x24
  407d5c:	mov	x2, x22
  407d60:	mov	x1, x21
  407d64:	mov	x0, x20
  407d68:	bl	4062e4 <ferror@plt+0x4d04>
  407d6c:	mov	w19, w0
  407d70:	cbnz	w0, 407d98 <ferror@plt+0x67b8>
  407d74:	cmp	x24, #0x0
  407d78:	csinc	x24, x24, x25, eq  // eq = none
  407d7c:	mov	x3, x24
  407d80:	add	x2, sp, #0x50
  407d84:	mov	x1, x21
  407d88:	mov	x0, x22
  407d8c:	bl	4074a0 <ferror@plt+0x5ec0>
  407d90:	mov	w19, w0
  407d94:	cbz	w0, 407e04 <ferror@plt+0x6824>
  407d98:	add	x0, sp, #0x50
  407d9c:	bl	4055a4 <ferror@plt+0x3fc4>
  407da0:	ldp	x21, x22, [sp, #32]
  407da4:	ldp	x23, x24, [sp, #48]
  407da8:	ldr	x25, [sp, #64]
  407dac:	mov	w0, w19
  407db0:	ldp	x19, x20, [sp, #16]
  407db4:	ldp	x29, x30, [sp], #128
  407db8:	ret
  407dbc:	mov	x1, #0x0                   	// #0
  407dc0:	mov	w0, #0x3                   	// #3
  407dc4:	bl	402618 <ferror@plt+0x1038>
  407dc8:	mov	w19, w0
  407dcc:	b	407dac <ferror@plt+0x67cc>
  407dd0:	str	x5, [x2, #16]
  407dd4:	str	xzr, [x2, #8]
  407dd8:	str	xzr, [x2, #24]
  407ddc:	strb	wzr, [x2, #40]
  407de0:	str	x5, [x3, #16]
  407de4:	str	xzr, [x3, #8]
  407de8:	str	xzr, [x3, #24]
  407dec:	strb	wzr, [x3, #40]
  407df0:	mov	w19, #0x0                   	// #0
  407df4:	ldp	x21, x22, [sp, #32]
  407df8:	ldp	x23, x24, [sp, #48]
  407dfc:	ldr	x25, [sp, #64]
  407e00:	b	407dac <ferror@plt+0x67cc>
  407e04:	mov	x3, x24
  407e08:	mov	x2, x23
  407e0c:	add	x1, sp, #0x50
  407e10:	mov	x0, x20
  407e14:	bl	406a54 <ferror@plt+0x5474>
  407e18:	mov	w19, w0
  407e1c:	cbnz	w0, 407d98 <ferror@plt+0x67b8>
  407e20:	ldr	x1, [x23, #16]
  407e24:	cmp	x1, x25
  407e28:	b.cs	407e34 <ferror@plt+0x6854>  // b.hs, b.nlast
  407e2c:	ldr	x0, [x23, #24]
  407e30:	cbnz	x0, 407e64 <ferror@plt+0x6884>
  407e34:	ldrb	w22, [x23, #40]
  407e38:	ldrb	w3, [x21, #40]
  407e3c:	ldrb	w2, [x20, #40]
  407e40:	mov	x1, x25
  407e44:	mov	x0, x23
  407e48:	bl	4054d4 <ferror@plt+0x3ef4>
  407e4c:	ldr	x0, [x23, #24]
  407e50:	cmp	x0, #0x0
  407e54:	ccmp	w22, #0x0, #0x4, ne  // ne = any
  407e58:	cset	w0, ne  // ne = any
  407e5c:	strb	w0, [x23, #40]
  407e60:	b	407d98 <ferror@plt+0x67b8>
  407e64:	sub	x1, x25, x1
  407e68:	mov	x0, x23
  407e6c:	bl	4049c8 <ferror@plt+0x33e8>
  407e70:	b	407e34 <ferror@plt+0x6854>
  407e74:	stp	x29, x30, [sp, #-112]!
  407e78:	mov	x29, sp
  407e7c:	stp	x19, x20, [sp, #16]
  407e80:	stp	x21, x22, [sp, #32]
  407e84:	str	x23, [sp, #48]
  407e88:	mov	x19, x0
  407e8c:	mov	x20, x1
  407e90:	mov	x23, x2
  407e94:	mov	x22, x3
  407e98:	ldr	x1, [x1, #16]
  407e9c:	mov	x0, x3
  407ea0:	bl	4028ac <ferror@plt+0x12cc>
  407ea4:	ldr	x21, [x19, #16]
  407ea8:	cmp	x21, x0
  407eac:	csel	x21, x21, x0, cs  // cs = hs, nlast
  407eb0:	mov	x2, x21
  407eb4:	mov	x1, x20
  407eb8:	mov	x0, x19
  407ebc:	bl	406244 <ferror@plt+0x4c64>
  407ec0:	mov	x1, x0
  407ec4:	add	x0, sp, #0x40
  407ec8:	bl	40555c <ferror@plt+0x3f7c>
  407ecc:	mov	x5, x21
  407ed0:	mov	x4, x22
  407ed4:	mov	x3, x23
  407ed8:	add	x2, sp, #0x40
  407edc:	mov	x1, x20
  407ee0:	mov	x0, x19
  407ee4:	bl	407d0c <ferror@plt+0x672c>
  407ee8:	mov	w19, w0
  407eec:	add	x0, sp, #0x40
  407ef0:	bl	4055a4 <ferror@plt+0x3fc4>
  407ef4:	mov	w0, w19
  407ef8:	ldp	x19, x20, [sp, #16]
  407efc:	ldp	x21, x22, [sp, #32]
  407f00:	ldr	x23, [sp, #48]
  407f04:	ldp	x29, x30, [sp], #112
  407f08:	ret
  407f0c:	stp	x29, x30, [sp, #-48]!
  407f10:	mov	x29, sp
  407f14:	stp	x19, x20, [sp, #16]
  407f18:	stp	x21, x22, [sp, #32]
  407f1c:	mov	x20, x0
  407f20:	mov	x21, x1
  407f24:	mov	x22, x2
  407f28:	mov	x19, x3
  407f2c:	mov	x2, x3
  407f30:	bl	406244 <ferror@plt+0x4c64>
  407f34:	mov	x5, x0
  407f38:	adrp	x4, 407000 <ferror@plt+0x5a20>
  407f3c:	add	x4, x4, #0x4a0
  407f40:	mov	x3, x19
  407f44:	mov	x2, x22
  407f48:	mov	x1, x21
  407f4c:	mov	x0, x20
  407f50:	bl	4055bc <ferror@plt+0x3fdc>
  407f54:	ldp	x19, x20, [sp, #16]
  407f58:	ldp	x21, x22, [sp, #32]
  407f5c:	ldp	x29, x30, [sp], #48
  407f60:	ret
  407f64:	stp	x29, x30, [sp, #-48]!
  407f68:	mov	x29, sp
  407f6c:	stp	x19, x20, [sp, #16]
  407f70:	stp	x21, x22, [sp, #32]
  407f74:	mov	x20, x0
  407f78:	mov	x21, x1
  407f7c:	mov	x22, x2
  407f80:	mov	x19, x3
  407f84:	mov	x2, x3
  407f88:	bl	406244 <ferror@plt+0x4c64>
  407f8c:	mov	x5, x0
  407f90:	adrp	x4, 406000 <ferror@plt+0x4a20>
  407f94:	add	x4, x4, #0x2e4
  407f98:	mov	x3, x19
  407f9c:	mov	x2, x22
  407fa0:	mov	x1, x21
  407fa4:	mov	x0, x20
  407fa8:	bl	4055bc <ferror@plt+0x3fdc>
  407fac:	ldp	x19, x20, [sp, #16]
  407fb0:	ldp	x21, x22, [sp, #32]
  407fb4:	ldp	x29, x30, [sp], #48
  407fb8:	ret
  407fbc:	stp	x29, x30, [sp, #-352]!
  407fc0:	mov	x29, sp
  407fc4:	stp	x19, x20, [sp, #16]
  407fc8:	stp	x21, x22, [sp, #32]
  407fcc:	stp	x23, x24, [sp, #48]
  407fd0:	mov	x22, x0
  407fd4:	mov	x20, x1
  407fd8:	ands	w23, w3, #0xff
  407fdc:	b.ne	408104 <ferror@plt+0x6b24>  // b.any
  407fe0:	mov	x21, x2
  407fe4:	cmp	x2, #0xa
  407fe8:	b.eq	408138 <ferror@plt+0x6b58>  // b.none
  407fec:	mov	x0, x1
  407ff0:	bl	4012a0 <strlen@plt>
  407ff4:	mov	x23, x0
  407ff8:	cbz	x0, 408544 <ferror@plt+0x6f64>
  407ffc:	stp	x25, x26, [sp, #64]
  408000:	stp	x27, x28, [sp, #80]
  408004:	mov	x1, #0x0                   	// #0
  408008:	ldrb	w0, [x20, x1]
  40800c:	sub	w0, w0, #0x2e
  408010:	and	w0, w0, #0xfffffffd
  408014:	add	x1, x1, #0x1
  408018:	ands	w0, w0, #0xff
  40801c:	ccmp	x23, x1, #0x0, eq  // eq = none
  408020:	b.hi	408008 <ferror@plt+0x6a28>  // b.pmore
  408024:	mov	w19, #0x0                   	// #0
  408028:	cbz	w0, 408558 <ferror@plt+0x6f78>
  40802c:	mov	x1, #0x21                  	// #33
  408030:	add	x0, sp, #0x70
  408034:	bl	40555c <ferror@plt+0x3f7c>
  408038:	mov	x1, #0x21                  	// #33
  40803c:	add	x0, sp, #0xa0
  408040:	bl	40555c <ferror@plt+0x3f7c>
  408044:	mov	x26, #0x0                   	// #0
  408048:	ldrb	w0, [x20, x26]
  40804c:	cmp	w0, #0x2e
  408050:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  408054:	b.eq	408354 <ferror@plt+0x6d74>  // b.none
  408058:	mov	x1, x21
  40805c:	bl	404e04 <ferror@plt+0x3824>
  408060:	mov	x24, x0
  408064:	add	x2, sp, #0xa0
  408068:	mov	x1, x21
  40806c:	mov	x0, x22
  408070:	bl	40488c <ferror@plt+0x32ac>
  408074:	mov	w19, w0
  408078:	cbnz	w0, 4084ac <ferror@plt+0x6ecc>
  40807c:	mov	x1, x24
  408080:	add	x0, sp, #0x70
  408084:	bl	406124 <ferror@plt+0x4b44>
  408088:	mov	x3, #0x0                   	// #0
  40808c:	mov	x2, x22
  408090:	add	x1, sp, #0x70
  408094:	add	x0, sp, #0xa0
  408098:	bl	406a00 <ferror@plt+0x5420>
  40809c:	mov	w19, w0
  4080a0:	cbnz	w0, 4084ac <ferror@plt+0x6ecc>
  4080a4:	add	x26, x26, #0x1
  4080a8:	cmp	x23, x26
  4080ac:	b.ne	408048 <ferror@plt+0x6a68>  // b.any
  4080b0:	ldrb	w0, [x20, x26]
  4080b4:	mov	w19, #0x0                   	// #0
  4080b8:	cbz	w0, 4084ac <ferror@plt+0x6ecc>
  4080bc:	mov	x1, #0x21                  	// #33
  4080c0:	add	x0, sp, #0xd0
  4080c4:	bl	40555c <ferror@plt+0x3f7c>
  4080c8:	mov	x1, #0x2                   	// #2
  4080cc:	add	x0, sp, #0x100
  4080d0:	bl	40555c <ferror@plt+0x3f7c>
  4080d4:	mov	x1, #0x2                   	// #2
  4080d8:	add	x0, sp, #0x130
  4080dc:	bl	40555c <ferror@plt+0x3f7c>
  4080e0:	add	x0, sp, #0xa0
  4080e4:	bl	405190 <ferror@plt+0x3bb0>
  4080e8:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  4080ec:	ldr	x1, [x0, #592]
  4080f0:	ldr	w0, [x1, #1128]
  4080f4:	ldr	w2, [x1, #1132]
  4080f8:	mov	x25, #0x0                   	// #0
  4080fc:	add	x24, sp, #0xa0
  408100:	b	408484 <ferror@plt+0x6ea4>
  408104:	mov	x1, #0x65                  	// #101
  408108:	ldrb	w0, [x20]
  40810c:	bl	404e04 <ferror@plt+0x3824>
  408110:	mov	x1, x0
  408114:	mov	x0, x22
  408118:	bl	406124 <ferror@plt+0x4b44>
  40811c:	mov	w19, #0x0                   	// #0
  408120:	mov	w0, w19
  408124:	ldp	x19, x20, [sp, #16]
  408128:	ldp	x21, x22, [sp, #32]
  40812c:	ldp	x23, x24, [sp, #48]
  408130:	ldp	x29, x30, [sp], #352
  408134:	ret
  408138:	ldrb	w1, [x1]
  40813c:	cmp	w1, #0x30
  408140:	b.ne	408158 <ferror@plt+0x6b78>  // b.any
  408144:	add	x0, x20, #0x1
  408148:	mov	x20, x0
  40814c:	ldrb	w1, [x0], #1
  408150:	cmp	w1, #0x30
  408154:	b.eq	408148 <ferror@plt+0x6b68>  // b.none
  408158:	mov	w19, #0x0                   	// #0
  40815c:	cbz	w1, 408120 <ferror@plt+0x6b40>
  408160:	stp	x25, x26, [sp, #64]
  408164:	mov	x0, x20
  408168:	bl	4012a0 <strlen@plt>
  40816c:	mov	x24, x0
  408170:	mov	w1, #0x2e                  	// #46
  408174:	mov	x0, x20
  408178:	bl	4014f0 <strchr@plt>
  40817c:	mov	x25, x0
  408180:	cmp	x0, #0x0
  408184:	cset	w21, ne  // ne = any
  408188:	mov	x19, #0x0                   	// #0
  40818c:	cbz	x24, 408290 <ferror@plt+0x6cb0>
  408190:	ldrb	w1, [x20, x19]
  408194:	sub	w1, w1, #0x2e
  408198:	and	w1, w1, #0xfffffffd
  40819c:	tst	w1, #0xff
  4081a0:	b.ne	4081b4 <ferror@plt+0x6bd4>  // b.any
  4081a4:	add	x19, x19, #0x1
  4081a8:	cmp	x24, x19
  4081ac:	b.ne	408190 <ferror@plt+0x6bb0>  // b.any
  4081b0:	mov	w23, #0x1                   	// #1
  4081b4:	add	x0, x20, x24
  4081b8:	add	x1, x25, #0x1
  4081bc:	sub	x0, x0, x1
  4081c0:	and	x1, x21, #0xff
  4081c4:	mul	x0, x0, x1
  4081c8:	str	x0, [x22, #16]
  4081cc:	mov	x1, #0x8                   	// #8
  4081d0:	bl	4028ac <ferror@plt+0x12cc>
  4081d4:	mov	x1, #0xe38f                	// #58255
  4081d8:	movk	x1, #0x8e38, lsl #16
  4081dc:	movk	x1, #0x38e3, lsl #32
  4081e0:	movk	x1, #0xe38e, lsl #48
  4081e4:	umulh	x0, x0, x1
  4081e8:	lsr	x0, x0, #3
  4081ec:	str	x0, [x22, #8]
  4081f0:	cmp	x25, x20
  4081f4:	csel	x19, x19, xzr, ne  // ne = any
  4081f8:	and	x0, x21, #0xff
  4081fc:	sub	x0, x24, x0
  408200:	mov	x1, #0x8                   	// #8
  408204:	sub	x0, x0, x19
  408208:	bl	4028ac <ferror@plt+0x12cc>
  40820c:	ldr	x21, [x22, #16]
  408210:	mov	x1, #0xe38f                	// #58255
  408214:	movk	x1, #0x8e38, lsl #16
  408218:	movk	x1, #0x38e3, lsl #32
  40821c:	movk	x1, #0xe38e, lsl #48
  408220:	umulh	x1, x21, x1
  408224:	and	x2, x1, #0xfffffffffffffff8
  408228:	add	x1, x2, x1, lsr #3
  40822c:	subs	x21, x21, x1
  408230:	mov	x1, #0x9                   	// #9
  408234:	sub	x1, x1, x21
  408238:	csel	x21, x1, x21, ne  // ne = any
  40823c:	add	x1, x0, x21
  408240:	mov	x0, #0xe38f                	// #58255
  408244:	movk	x0, #0x8e38, lsl #16
  408248:	movk	x0, #0x38e3, lsl #32
  40824c:	movk	x0, #0xe38e, lsl #48
  408250:	umulh	x1, x1, x0
  408254:	lsr	x1, x1, #3
  408258:	str	x1, [x22, #24]
  40825c:	mov	x0, x22
  408260:	bl	404840 <ferror@plt+0x3260>
  408264:	ldr	x2, [x22, #24]
  408268:	lsl	x2, x2, #2
  40826c:	mov	w1, #0x0                   	// #0
  408270:	ldr	x0, [x22]
  408274:	bl	401390 <memset@plt>
  408278:	cbz	w23, 40829c <ferror@plt+0x6cbc>
  40827c:	str	xzr, [x22, #8]
  408280:	str	xzr, [x22, #24]
  408284:	mov	w19, #0x0                   	// #0
  408288:	ldp	x25, x26, [sp, #64]
  40828c:	b	408120 <ferror@plt+0x6b40>
  408290:	mov	x19, x24
  408294:	mov	w23, #0x1                   	// #1
  408298:	b	4081b4 <ferror@plt+0x6bd4>
  40829c:	adrp	x0, 412000 <ferror@plt+0x10a20>
  4082a0:	add	x0, x0, #0xf58
  4082a4:	ldr	x23, [x0, x21, lsl #3]
  4082a8:	sub	x25, x24, #0x1
  4082ac:	cbz	x24, 40854c <ferror@plt+0x6f6c>
  4082b0:	stp	x27, x28, [sp, #80]
  4082b4:	mov	x27, #0xe38f                	// #58255
  4082b8:	movk	x27, #0x8e38, lsl #16
  4082bc:	movk	x27, #0x38e3, lsl #32
  4082c0:	movk	x27, #0xe38e, lsl #48
  4082c4:	mov	w28, #0x39                  	// #57
  4082c8:	b	408330 <ferror@plt+0x6d50>
  4082cc:	umulh	x26, x21, x27
  4082d0:	lsr	x26, x26, #3
  4082d4:	bl	401490 <__ctype_b_loc@plt>
  4082d8:	and	x1, x19, #0xff
  4082dc:	ldr	x0, [x0]
  4082e0:	ldrh	w0, [x0, x1, lsl #1]
  4082e4:	tst	x0, #0x100
  4082e8:	csel	w19, w19, w28, eq  // eq = none
  4082ec:	ldr	x0, [x22]
  4082f0:	sub	w19, w19, #0x30
  4082f4:	ldr	w1, [x0, x26, lsl #2]
  4082f8:	madd	w19, w19, w23, w1
  4082fc:	str	w19, [x0, x26, lsl #2]
  408300:	add	x1, x21, #0x1
  408304:	umulh	x0, x1, x27
  408308:	and	x2, x0, #0xfffffffffffffff8
  40830c:	add	x0, x2, x0, lsr #3
  408310:	add	x23, x23, x23, lsl #2
  408314:	lsl	x23, x23, #1
  408318:	cmp	x1, x0
  40831c:	csinc	x23, x23, xzr, ne  // ne = any
  408320:	sub	x25, x25, #0x1
  408324:	add	x21, x21, #0x1
  408328:	cmp	x24, x25
  40832c:	b.ls	408344 <ferror@plt+0x6d64>  // b.plast
  408330:	ldrb	w19, [x20, x25]
  408334:	cmp	w19, #0x2e
  408338:	b.ne	4082cc <ferror@plt+0x6cec>  // b.any
  40833c:	sub	x21, x21, #0x1
  408340:	b	408320 <ferror@plt+0x6d40>
  408344:	mov	w19, #0x0                   	// #0
  408348:	ldp	x25, x26, [sp, #64]
  40834c:	ldp	x27, x28, [sp, #80]
  408350:	b	408120 <ferror@plt+0x6b40>
  408354:	cmp	x23, x26
  408358:	b.eq	4080b0 <ferror@plt+0x6ad0>  // b.none
  40835c:	mov	x1, #0x21                  	// #33
  408360:	add	x0, sp, #0xd0
  408364:	bl	40555c <ferror@plt+0x3f7c>
  408368:	mov	x1, #0x2                   	// #2
  40836c:	add	x0, sp, #0x100
  408370:	bl	40555c <ferror@plt+0x3f7c>
  408374:	mov	x1, #0x2                   	// #2
  408378:	add	x0, sp, #0x130
  40837c:	bl	40555c <ferror@plt+0x3f7c>
  408380:	add	x0, sp, #0xa0
  408384:	bl	405190 <ferror@plt+0x3bb0>
  408388:	add	x28, x26, #0x1
  40838c:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  408390:	ldr	x1, [x0, #592]
  408394:	ldr	w0, [x1, #1128]
  408398:	ldr	w2, [x1, #1132]
  40839c:	cmp	x23, x28
  4083a0:	ccmp	w0, w2, #0x0, hi  // hi = pmore
  4083a4:	b.ne	4083c4 <ferror@plt+0x6de4>  // b.any
  4083a8:	mov	x25, #0x0                   	// #0
  4083ac:	add	x24, sp, #0xd0
  4083b0:	add	x27, sp, #0xa0
  4083b4:	add	x26, x26, #0x1
  4083b8:	add	x20, x20, x26
  4083bc:	adrp	x26, 42c000 <ferror@plt+0x2aa20>
  4083c0:	b	4083fc <ferror@plt+0x6e1c>
  4083c4:	mov	x25, #0x0                   	// #0
  4083c8:	add	x24, sp, #0xa0
  4083cc:	b	408484 <ferror@plt+0x6ea4>
  4083d0:	add	x25, x25, #0x1
  4083d4:	ldr	x1, [x26, #592]
  4083d8:	ldr	w0, [x1, #1128]
  4083dc:	ldr	w2, [x1, #1132]
  4083e0:	add	x3, x28, x25
  4083e4:	cmp	x23, x3
  4083e8:	ccmp	w0, w2, #0x0, hi  // hi = pmore
  4083ec:	b.ne	408484 <ferror@plt+0x6ea4>  // b.any
  4083f0:	mov	x0, x27
  4083f4:	mov	x27, x24
  4083f8:	mov	x24, x0
  4083fc:	ldrb	w0, [x20, x25]
  408400:	cbz	w0, 408480 <ferror@plt+0x6ea0>
  408404:	mov	x1, x21
  408408:	bl	404e04 <ferror@plt+0x3824>
  40840c:	str	x0, [sp, #104]
  408410:	add	x2, sp, #0x130
  408414:	mov	x1, x21
  408418:	add	x0, sp, #0x100
  40841c:	bl	40488c <ferror@plt+0x32ac>
  408420:	mov	w19, w0
  408424:	cbnz	w0, 408494 <ferror@plt+0x6eb4>
  408428:	ldr	x1, [sp, #104]
  40842c:	add	x0, sp, #0x70
  408430:	bl	406124 <ferror@plt+0x4b44>
  408434:	mov	x3, #0x0                   	// #0
  408438:	add	x2, sp, #0x100
  40843c:	add	x1, sp, #0x70
  408440:	add	x0, sp, #0x130
  408444:	bl	406a00 <ferror@plt+0x5420>
  408448:	mov	w19, w0
  40844c:	cbnz	w0, 408494 <ferror@plt+0x6eb4>
  408450:	mov	x2, x24
  408454:	mov	x1, x21
  408458:	mov	x0, x27
  40845c:	bl	40488c <ferror@plt+0x32ac>
  408460:	mov	w19, w0
  408464:	cbnz	w0, 408494 <ferror@plt+0x6eb4>
  408468:	ldr	x0, [x24, #8]
  40846c:	ldr	x1, [x24, #24]
  408470:	cmp	x1, x0
  408474:	b.cs	4083d0 <ferror@plt+0x6df0>  // b.hs, b.nlast
  408478:	str	x0, [x24, #24]
  40847c:	b	4083d0 <ferror@plt+0x6df0>
  408480:	mov	x24, x27
  408484:	ldr	w0, [x1, #1128]
  408488:	mov	w19, #0x8                   	// #8
  40848c:	cmp	w0, w2
  408490:	b.eq	4084c8 <ferror@plt+0x6ee8>  // b.none
  408494:	add	x0, sp, #0x130
  408498:	bl	4055a4 <ferror@plt+0x3fc4>
  40849c:	add	x0, sp, #0x100
  4084a0:	bl	4055a4 <ferror@plt+0x3fc4>
  4084a4:	add	x0, sp, #0xd0
  4084a8:	bl	4055a4 <ferror@plt+0x3fc4>
  4084ac:	add	x0, sp, #0xa0
  4084b0:	bl	4055a4 <ferror@plt+0x3fc4>
  4084b4:	add	x0, sp, #0x70
  4084b8:	bl	4055a4 <ferror@plt+0x3fc4>
  4084bc:	ldp	x25, x26, [sp, #64]
  4084c0:	ldp	x27, x28, [sp, #80]
  4084c4:	b	408120 <ferror@plt+0x6b40>
  4084c8:	lsl	x3, x25, #1
  4084cc:	add	x2, sp, #0x130
  4084d0:	mov	x1, x24
  4084d4:	add	x0, sp, #0x100
  4084d8:	bl	407f64 <ferror@plt+0x6984>
  4084dc:	mov	w19, w0
  4084e0:	cbnz	w0, 408494 <ferror@plt+0x6eb4>
  4084e4:	mov	x1, x25
  4084e8:	add	x0, sp, #0x130
  4084ec:	bl	4053d8 <ferror@plt+0x3df8>
  4084f0:	mov	x3, x25
  4084f4:	mov	x2, x22
  4084f8:	add	x1, sp, #0x130
  4084fc:	mov	x0, x22
  408500:	bl	406a00 <ferror@plt+0x5420>
  408504:	mov	w19, w0
  408508:	cbnz	w0, 408494 <ferror@plt+0x6eb4>
  40850c:	ldr	x0, [x22, #24]
  408510:	cbz	x0, 408530 <ferror@plt+0x6f50>
  408514:	ldr	x1, [x22, #16]
  408518:	cmp	x1, x25
  40851c:	b.cs	408494 <ferror@plt+0x6eb4>  // b.hs, b.nlast
  408520:	sub	x1, x25, x1
  408524:	mov	x0, x22
  408528:	bl	4049c8 <ferror@plt+0x33e8>
  40852c:	b	408494 <ferror@plt+0x6eb4>
  408530:	str	xzr, [x22, #16]
  408534:	str	xzr, [x22, #8]
  408538:	str	xzr, [x22, #24]
  40853c:	strb	wzr, [x22, #40]
  408540:	b	408494 <ferror@plt+0x6eb4>
  408544:	mov	w19, #0x0                   	// #0
  408548:	b	408120 <ferror@plt+0x6b40>
  40854c:	mov	w19, #0x0                   	// #0
  408550:	ldp	x25, x26, [sp, #64]
  408554:	b	408120 <ferror@plt+0x6b40>
  408558:	ldp	x25, x26, [sp, #64]
  40855c:	ldp	x27, x28, [sp, #80]
  408560:	b	408120 <ferror@plt+0x6b40>
  408564:	stp	x29, x30, [sp, #-192]!
  408568:	mov	x29, sp
  40856c:	stp	x21, x22, [sp, #32]
  408570:	stp	x23, x24, [sp, #48]
  408574:	str	xzr, [sp, #136]
  408578:	ldr	x23, [x1, #8]
  40857c:	cbnz	x23, 4085c8 <ferror@plt+0x6fe8>
  408580:	stp	x19, x20, [sp, #16]
  408584:	stp	x25, x26, [sp, #64]
  408588:	mov	x25, x0
  40858c:	mov	x19, x1
  408590:	mov	x20, x2
  408594:	mov	x22, x3
  408598:	ldr	x0, [x1, #24]
  40859c:	cbz	x0, 4085ec <ferror@plt+0x700c>
  4085a0:	ldr	x1, [x25, #24]
  4085a4:	cbnz	x1, 408624 <ferror@plt+0x7044>
  4085a8:	ldrb	w0, [x19, #40]
  4085ac:	cbz	w0, 408604 <ferror@plt+0x7024>
  4085b0:	mov	w0, #0x3                   	// #3
  4085b4:	bl	402618 <ferror@plt+0x1038>
  4085b8:	mov	w21, w0
  4085bc:	ldp	x19, x20, [sp, #16]
  4085c0:	ldp	x25, x26, [sp, #64]
  4085c4:	b	4085d8 <ferror@plt+0x6ff8>
  4085c8:	mov	x1, #0x0                   	// #0
  4085cc:	mov	w0, #0x1                   	// #1
  4085d0:	bl	402618 <ferror@plt+0x1038>
  4085d4:	mov	w21, w0
  4085d8:	mov	w0, w21
  4085dc:	ldp	x21, x22, [sp, #32]
  4085e0:	ldp	x23, x24, [sp, #48]
  4085e4:	ldp	x29, x30, [sp], #192
  4085e8:	ret
  4085ec:	mov	x0, x2
  4085f0:	bl	405190 <ferror@plt+0x3bb0>
  4085f4:	mov	w21, #0x0                   	// #0
  4085f8:	ldp	x19, x20, [sp, #16]
  4085fc:	ldp	x25, x26, [sp, #64]
  408600:	b	4085d8 <ferror@plt+0x6ff8>
  408604:	str	x3, [x20, #16]
  408608:	str	xzr, [x2, #8]
  40860c:	str	xzr, [x2, #24]
  408610:	strb	wzr, [x2, #40]
  408614:	mov	w21, #0x0                   	// #0
  408618:	ldp	x19, x20, [sp, #16]
  40861c:	ldp	x25, x26, [sp, #64]
  408620:	b	4085d8 <ferror@plt+0x6ff8>
  408624:	cmp	x0, #0x1
  408628:	b.ne	40863c <ferror@plt+0x705c>  // b.any
  40862c:	ldr	x0, [x19]
  408630:	ldr	w0, [x0]
  408634:	cmp	w0, #0x1
  408638:	b.eq	408668 <ferror@plt+0x7088>  // b.none
  40863c:	ldrb	w24, [x19, #40]
  408640:	strb	wzr, [x19, #40]
  408644:	add	x1, sp, #0x88
  408648:	mov	x0, x19
  40864c:	bl	405f44 <ferror@plt+0x4964>
  408650:	mov	w21, w0
  408654:	strb	w24, [x19, #40]
  408658:	cbz	w0, 4086d8 <ferror@plt+0x70f8>
  40865c:	ldp	x19, x20, [sp, #16]
  408660:	ldp	x25, x26, [sp, #64]
  408664:	b	4085d8 <ferror@plt+0x6ff8>
  408668:	ldrb	w0, [x19, #40]
  40866c:	cbnz	w0, 40868c <ferror@plt+0x70ac>
  408670:	mov	x1, x25
  408674:	mov	x0, x2
  408678:	bl	4056ac <ferror@plt+0x40cc>
  40867c:	mov	w21, #0x0                   	// #0
  408680:	ldp	x19, x20, [sp, #16]
  408684:	ldp	x25, x26, [sp, #64]
  408688:	b	4085d8 <ferror@plt+0x6ff8>
  40868c:	add	x0, sp, #0x50
  408690:	str	x0, [sp, #88]
  408694:	mov	x0, #0x2                   	// #2
  408698:	str	x0, [sp, #120]
  40869c:	str	xzr, [sp, #104]
  4086a0:	str	xzr, [sp, #96]
  4086a4:	str	xzr, [sp, #112]
  4086a8:	strb	wzr, [sp, #128]
  4086ac:	add	x0, sp, #0x58
  4086b0:	bl	405190 <ferror@plt+0x3bb0>
  4086b4:	mov	x3, x22
  4086b8:	mov	x2, x20
  4086bc:	mov	x1, x25
  4086c0:	add	x0, sp, #0x58
  4086c4:	bl	407f64 <ferror@plt+0x6984>
  4086c8:	mov	w21, w0
  4086cc:	ldp	x19, x20, [sp, #16]
  4086d0:	ldp	x25, x26, [sp, #64]
  4086d4:	b	4085d8 <ferror@plt+0x6ff8>
  4086d8:	mov	x1, x25
  4086dc:	add	x0, sp, #0x90
  4086e0:	bl	405e44 <ferror@plt+0x4864>
  4086e4:	cbnz	w24, 408704 <ferror@plt+0x7124>
  4086e8:	ldr	x0, [x25, #16]
  4086ec:	cmp	x0, x22
  4086f0:	csel	x22, x0, x22, cs  // cs = hs, nlast
  4086f4:	ldr	x1, [sp, #136]
  4086f8:	mul	x0, x0, x1
  4086fc:	cmp	x0, x22
  408700:	csel	x22, x0, x22, ls  // ls = plast
  408704:	ldr	x19, [x25, #16]
  408708:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  40870c:	ldr	x0, [x0, #592]
  408710:	ldr	w2, [x0, #1128]
  408714:	ldr	w1, [x0, #1132]
  408718:	adrp	x25, 42c000 <ferror@plt+0x2aa20>
  40871c:	cmp	w2, w1
  408720:	b.ne	408768 <ferror@plt+0x7188>  // b.any
  408724:	ldr	x2, [sp, #136]
  408728:	tbnz	w2, #0, 408794 <ferror@plt+0x71b4>
  40872c:	lsl	x19, x19, #1
  408730:	mov	x3, x19
  408734:	add	x2, sp, #0x90
  408738:	mov	x1, x2
  40873c:	mov	x0, x2
  408740:	bl	407f0c <ferror@plt+0x692c>
  408744:	cbnz	w0, 4088e0 <ferror@plt+0x7300>
  408748:	ldr	x1, [sp, #136]
  40874c:	lsr	x1, x1, #1
  408750:	str	x1, [sp, #136]
  408754:	ldr	x0, [x25, #592]
  408758:	ldr	w2, [x0, #1128]
  40875c:	ldr	w1, [x0, #1132]
  408760:	cmp	w2, w1
  408764:	b.eq	408724 <ferror@plt+0x7144>  // b.none
  408768:	ldr	w0, [x0, #1128]
  40876c:	cmp	w1, w0
  408770:	b.eq	4087a0 <ferror@plt+0x71c0>  // b.none
  408774:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  408778:	ldr	x0, [x0, #592]
  40877c:	ldr	w1, [x0, #1128]
  408780:	ldr	w0, [x0, #1132]
  408784:	cmp	w1, w0
  408788:	mov	w0, #0x8                   	// #8
  40878c:	csel	w21, w21, w0, eq  // eq = none
  408790:	b	4088e4 <ferror@plt+0x7304>
  408794:	ldr	w0, [x0, #1128]
  408798:	cmp	w0, w1
  40879c:	b.ne	408774 <ferror@plt+0x7194>  // b.any
  4087a0:	add	x1, sp, #0x90
  4087a4:	mov	x0, x20
  4087a8:	bl	4056ac <ferror@plt+0x40cc>
  4087ac:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  4087b0:	ldr	x1, [x0, #592]
  4087b4:	ldr	w0, [x1, #1128]
  4087b8:	ldr	w2, [x1, #1132]
  4087bc:	mov	x26, x19
  4087c0:	adrp	x25, 42c000 <ferror@plt+0x2aa20>
  4087c4:	cmp	w2, w0
  4087c8:	b.eq	40881c <ferror@plt+0x723c>  // b.none
  4087cc:	ldr	w0, [x1, #1128]
  4087d0:	cmp	w0, w2
  4087d4:	b.ne	408774 <ferror@plt+0x7194>  // b.any
  4087d8:	cbnz	w24, 408874 <ferror@plt+0x7294>
  4087dc:	ldr	x1, [x20, #16]
  4087e0:	cmp	x1, x22
  4087e4:	b.hi	4088bc <ferror@plt+0x72dc>  // b.pmore
  4087e8:	ldr	x1, [x20, #24]
  4087ec:	cmp	x1, x23
  4087f0:	b.eq	4088cc <ferror@plt+0x72ec>  // b.none
  4087f4:	ldr	x0, [x20]
  4087f8:	ldr	w0, [x0, x23, lsl #2]
  4087fc:	add	x23, x23, #0x1
  408800:	cbz	w0, 4087ec <ferror@plt+0x720c>
  408804:	b	408774 <ferror@plt+0x7194>
  408808:	ldr	x1, [x25, #592]
  40880c:	ldr	w0, [x1, #1128]
  408810:	ldr	w2, [x1, #1132]
  408814:	cmp	w0, w2
  408818:	b.ne	408900 <ferror@plt+0x7320>  // b.any
  40881c:	ldr	x0, [sp, #136]
  408820:	lsr	x0, x0, #1
  408824:	str	x0, [sp, #136]
  408828:	cbz	x0, 4087cc <ferror@plt+0x71ec>
  40882c:	lsl	x19, x19, #1
  408830:	mov	x3, x19
  408834:	add	x2, sp, #0x90
  408838:	mov	x1, x2
  40883c:	mov	x0, x2
  408840:	bl	407f0c <ferror@plt+0x692c>
  408844:	cbnz	w0, 4088f8 <ferror@plt+0x7318>
  408848:	ldr	x0, [sp, #136]
  40884c:	tbz	w0, #0, 408808 <ferror@plt+0x7228>
  408850:	add	x26, x26, x19
  408854:	mov	x3, x26
  408858:	mov	x2, x20
  40885c:	add	x1, sp, #0x90
  408860:	mov	x0, x20
  408864:	bl	407f0c <ferror@plt+0x692c>
  408868:	cbz	w0, 408808 <ferror@plt+0x7228>
  40886c:	mov	w21, w0
  408870:	b	4088e4 <ferror@plt+0x7304>
  408874:	add	x0, sp, #0x50
  408878:	str	x0, [sp, #88]
  40887c:	mov	x0, #0x2                   	// #2
  408880:	str	x0, [sp, #120]
  408884:	str	xzr, [sp, #104]
  408888:	str	xzr, [sp, #96]
  40888c:	str	xzr, [sp, #112]
  408890:	strb	wzr, [sp, #128]
  408894:	add	x0, sp, #0x58
  408898:	bl	405190 <ferror@plt+0x3bb0>
  40889c:	mov	x3, x22
  4088a0:	mov	x2, x20
  4088a4:	mov	x1, x20
  4088a8:	add	x0, sp, #0x58
  4088ac:	bl	407f64 <ferror@plt+0x6984>
  4088b0:	cbz	w0, 4087dc <ferror@plt+0x71fc>
  4088b4:	mov	w21, w0
  4088b8:	b	4088e4 <ferror@plt+0x7304>
  4088bc:	sub	x1, x1, x22
  4088c0:	mov	x0, x20
  4088c4:	bl	4053d8 <ferror@plt+0x3df8>
  4088c8:	b	4087e8 <ferror@plt+0x7208>
  4088cc:	str	x22, [x20, #16]
  4088d0:	str	xzr, [x20, #8]
  4088d4:	str	xzr, [x20, #24]
  4088d8:	strb	wzr, [x20, #40]
  4088dc:	b	408774 <ferror@plt+0x7194>
  4088e0:	mov	w21, w0
  4088e4:	add	x0, sp, #0x90
  4088e8:	bl	4055a4 <ferror@plt+0x3fc4>
  4088ec:	ldp	x19, x20, [sp, #16]
  4088f0:	ldp	x25, x26, [sp, #64]
  4088f4:	b	4085d8 <ferror@plt+0x6ff8>
  4088f8:	mov	w21, w0
  4088fc:	b	4088e4 <ferror@plt+0x7304>
  408900:	ldr	w0, [x1, #1128]
  408904:	cmp	w2, w0
  408908:	b.ne	408774 <ferror@plt+0x7194>  // b.any
  40890c:	b	4087d8 <ferror@plt+0x71f8>
  408910:	stp	x29, x30, [sp, #-48]!
  408914:	mov	x29, sp
  408918:	stp	x19, x20, [sp, #16]
  40891c:	stp	x21, x22, [sp, #32]
  408920:	mov	x20, x0
  408924:	mov	x21, x1
  408928:	mov	x22, x2
  40892c:	mov	x19, x3
  408930:	mov	x2, x3
  408934:	bl	406244 <ferror@plt+0x4c64>
  408938:	mov	x5, x0
  40893c:	adrp	x4, 407000 <ferror@plt+0x5a20>
  408940:	add	x4, x4, #0xe74
  408944:	mov	x3, x19
  408948:	mov	x2, x22
  40894c:	mov	x1, x21
  408950:	mov	x0, x20
  408954:	bl	4055bc <ferror@plt+0x3fdc>
  408958:	ldp	x19, x20, [sp, #16]
  40895c:	ldp	x21, x22, [sp, #32]
  408960:	ldp	x29, x30, [sp], #48
  408964:	ret
  408968:	stp	x29, x30, [sp, #-48]!
  40896c:	mov	x29, sp
  408970:	stp	x19, x20, [sp, #16]
  408974:	stp	x21, x22, [sp, #32]
  408978:	mov	x20, x0
  40897c:	mov	x21, x1
  408980:	mov	x22, x2
  408984:	mov	x19, x3
  408988:	mov	x2, x3
  40898c:	bl	4069bc <ferror@plt+0x53dc>
  408990:	mov	x5, x0
  408994:	adrp	x4, 408000 <ferror@plt+0x6a20>
  408998:	add	x4, x4, #0x564
  40899c:	mov	x3, x19
  4089a0:	mov	x2, x22
  4089a4:	mov	x1, x21
  4089a8:	mov	x0, x20
  4089ac:	bl	4055bc <ferror@plt+0x3fdc>
  4089b0:	ldp	x19, x20, [sp, #16]
  4089b4:	ldp	x21, x22, [sp, #32]
  4089b8:	ldp	x29, x30, [sp], #48
  4089bc:	ret
  4089c0:	stp	x29, x30, [sp, #-16]!
  4089c4:	mov	x29, sp
  4089c8:	ldr	x5, [x0, #24]
  4089cc:	ldr	x7, [x1, #8]
  4089d0:	sub	x5, x5, x7
  4089d4:	ldr	x6, [x1, #24]
  4089d8:	ldr	x4, [x0, #8]
  4089dc:	sub	x4, x6, x4
  4089e0:	add	x5, x5, x4
  4089e4:	adrp	x4, 406000 <ferror@plt+0x4a20>
  4089e8:	add	x4, x4, #0x3c
  4089ec:	bl	4055bc <ferror@plt+0x3fdc>
  4089f0:	ldp	x29, x30, [sp], #16
  4089f4:	ret
  4089f8:	stp	x29, x30, [sp, #-16]!
  4089fc:	mov	x29, sp
  408a00:	ldr	x5, [x0, #24]
  408a04:	ldr	x7, [x1, #8]
  408a08:	sub	x5, x5, x7
  408a0c:	ldr	x6, [x1, #24]
  408a10:	ldr	x4, [x0, #8]
  408a14:	sub	x4, x6, x4
  408a18:	add	x5, x5, x4
  408a1c:	adrp	x4, 406000 <ferror@plt+0x4a20>
  408a20:	add	x4, x4, #0xa4
  408a24:	bl	4055bc <ferror@plt+0x3fdc>
  408a28:	ldp	x29, x30, [sp], #16
  408a2c:	ret
  408a30:	stp	x29, x30, [sp, #-16]!
  408a34:	mov	x29, sp
  408a38:	ldr	x5, [x0, #24]
  408a3c:	ldr	x7, [x1, #8]
  408a40:	sub	x5, x5, x7
  408a44:	ldr	x6, [x1, #24]
  408a48:	ldr	x4, [x0, #8]
  408a4c:	sub	x4, x6, x4
  408a50:	add	x5, x5, x4
  408a54:	adrp	x4, 406000 <ferror@plt+0x4a20>
  408a58:	add	x4, x4, #0xe0
  408a5c:	bl	4055bc <ferror@plt+0x3fdc>
  408a60:	ldp	x29, x30, [sp], #16
  408a64:	ret
  408a68:	stp	x29, x30, [sp, #-336]!
  408a6c:	mov	x29, sp
  408a70:	stp	x19, x20, [sp, #16]
  408a74:	stp	x21, x22, [sp, #32]
  408a78:	mov	x22, x0
  408a7c:	ldrb	w0, [x0, #40]
  408a80:	cbnz	w0, 408cb8 <ferror@plt+0x76d8>
  408a84:	stp	x23, x24, [sp, #48]
  408a88:	stp	x25, x26, [sp, #64]
  408a8c:	mov	x24, x1
  408a90:	ldr	x26, [x22, #16]
  408a94:	cmp	x26, x2
  408a98:	csel	x26, x26, x2, cs  // cs = hs, nlast
  408a9c:	mov	x0, x22
  408aa0:	bl	40426c <ferror@plt+0x2c8c>
  408aa4:	mov	x1, #0x1                   	// #1
  408aa8:	bl	4028ac <ferror@plt+0x12cc>
  408aac:	mov	x19, x0
  408ab0:	mov	x1, #0x8                   	// #8
  408ab4:	mov	x0, x26
  408ab8:	bl	4028ac <ferror@plt+0x12cc>
  408abc:	mov	x2, #0xe38f                	// #58255
  408ac0:	movk	x2, #0x8e38, lsl #16
  408ac4:	movk	x2, #0x38e3, lsl #32
  408ac8:	movk	x2, #0xe38e, lsl #48
  408acc:	umulh	x2, x0, x2
  408ad0:	lsr	x2, x2, #3
  408ad4:	ldr	x0, [x22, #8]
  408ad8:	cmp	x0, x2
  408adc:	lsr	x1, x19, #1
  408ae0:	csel	x0, x0, x2, cs  // cs = hs, nlast
  408ae4:	bl	4028ac <ferror@plt+0x12cc>
  408ae8:	mov	x1, #0x1                   	// #1
  408aec:	bl	4028ac <ferror@plt+0x12cc>
  408af0:	mov	x1, x0
  408af4:	mov	x0, x24
  408af8:	bl	40555c <ferror@plt+0x3f7c>
  408afc:	ldr	x0, [x22, #24]
  408b00:	cbz	x0, 408ccc <ferror@plt+0x76ec>
  408b04:	cmp	x0, #0x1
  408b08:	b.ne	408b24 <ferror@plt+0x7544>  // b.any
  408b0c:	ldr	x0, [x22, #8]
  408b10:	cbnz	x0, 408b24 <ferror@plt+0x7544>
  408b14:	ldr	x0, [x22]
  408b18:	ldr	w0, [x0]
  408b1c:	cmp	w0, #0x1
  408b20:	b.eq	408cec <ferror@plt+0x770c>  // b.none
  408b24:	mov	x1, #0x8                   	// #8
  408b28:	mov	x0, x26
  408b2c:	bl	4028ac <ferror@plt+0x12cc>
  408b30:	mov	x1, #0xe38f                	// #58255
  408b34:	movk	x1, #0x8e38, lsl #16
  408b38:	movk	x1, #0x38e3, lsl #32
  408b3c:	movk	x1, #0xe38e, lsl #48
  408b40:	umulh	x0, x0, x1
  408b44:	lsr	x0, x0, #3
  408b48:	ldr	x1, [x22, #8]
  408b4c:	cmp	x1, x0
  408b50:	csel	x1, x1, x0, cs  // cs = hs, nlast
  408b54:	ldr	x0, [x22, #24]
  408b58:	bl	4028ac <ferror@plt+0x12cc>
  408b5c:	mov	x19, x0
  408b60:	mov	x1, x0
  408b64:	add	x0, sp, #0x120
  408b68:	bl	40555c <ferror@plt+0x3f7c>
  408b6c:	mov	x1, x19
  408b70:	add	x0, sp, #0xf0
  408b74:	bl	40555c <ferror@plt+0x3f7c>
  408b78:	add	x0, sp, #0x58
  408b7c:	str	x0, [sp, #192]
  408b80:	mov	x20, #0x1                   	// #1
  408b84:	str	x20, [sp, #224]
  408b88:	str	xzr, [sp, #208]
  408b8c:	str	xzr, [sp, #200]
  408b90:	str	xzr, [sp, #216]
  408b94:	strb	wzr, [sp, #232]
  408b98:	add	x0, sp, #0xc0
  408b9c:	bl	405190 <ferror@plt+0x3bb0>
  408ba0:	ldr	x0, [sp, #192]
  408ba4:	mov	w1, #0x6500                	// #25856
  408ba8:	movk	w1, #0x1dcd, lsl #16
  408bac:	str	w1, [x0]
  408bb0:	str	x20, [sp, #216]
  408bb4:	str	x20, [sp, #200]
  408bb8:	str	x20, [sp, #208]
  408bbc:	mov	x1, x19
  408bc0:	add	x0, sp, #0x90
  408bc4:	bl	40555c <ferror@plt+0x3f7c>
  408bc8:	mov	x1, x19
  408bcc:	add	x0, sp, #0x60
  408bd0:	bl	40555c <ferror@plt+0x3f7c>
  408bd4:	add	x0, sp, #0x120
  408bd8:	bl	405190 <ferror@plt+0x3bb0>
  408bdc:	mov	x0, x22
  408be0:	bl	40426c <ferror@plt+0x2c8c>
  408be4:	cbz	x0, 408c18 <ferror@plt+0x7638>
  408be8:	tbz	w0, #0, 408d10 <ferror@plt+0x7730>
  408bec:	ldr	x1, [sp, #288]
  408bf0:	mov	w2, #0x2                   	// #2
  408bf4:	str	w2, [x1]
  408bf8:	add	x1, x0, #0x1
  408bfc:	and	x1, x1, #0xfffffffffffffffe
  408c00:	sub	x1, x1, #0x2
  408c04:	lsr	x1, x1, #1
  408c08:	add	x0, sp, #0x120
  408c0c:	bl	404e60 <ferror@plt+0x3880>
  408c10:	mov	w19, w0
  408c14:	cbnz	w0, 408d3c <ferror@plt+0x775c>
  408c18:	str	xzr, [sp, #296]
  408c1c:	str	xzr, [sp, #304]
  408c20:	add	x23, x26, #0xb
  408c24:	add	x21, sp, #0xf0
  408c28:	add	x20, sp, #0x120
  408c2c:	adrp	x25, 42c000 <ferror@plt+0x2aa20>
  408c30:	ldr	x0, [x25, #592]
  408c34:	ldr	w1, [x0, #1128]
  408c38:	ldr	w0, [x0, #1132]
  408c3c:	cmp	w1, w0
  408c40:	b.ne	408d20 <ferror@plt+0x7740>  // b.any
  408c44:	mov	x1, x20
  408c48:	mov	x0, x21
  408c4c:	bl	4051b0 <ferror@plt+0x3bd0>
  408c50:	cbz	x0, 408d20 <ferror@plt+0x7740>
  408c54:	mov	x3, x23
  408c58:	add	x2, sp, #0x90
  408c5c:	mov	x1, x20
  408c60:	mov	x0, x22
  408c64:	bl	407f64 <ferror@plt+0x6984>
  408c68:	mov	w19, w0
  408c6c:	cbnz	w0, 408d3c <ferror@plt+0x775c>
  408c70:	mov	x3, x23
  408c74:	add	x2, sp, #0x60
  408c78:	add	x1, sp, #0x90
  408c7c:	mov	x0, x20
  408c80:	bl	406a00 <ferror@plt+0x5420>
  408c84:	mov	w19, w0
  408c88:	cbnz	w0, 408d3c <ferror@plt+0x775c>
  408c8c:	mov	x3, x23
  408c90:	mov	x2, x21
  408c94:	add	x1, sp, #0xc0
  408c98:	add	x0, sp, #0x60
  408c9c:	bl	407f0c <ferror@plt+0x692c>
  408ca0:	mov	w19, w0
  408ca4:	mov	x0, x21
  408ca8:	mov	x21, x20
  408cac:	cbnz	w19, 408d3c <ferror@plt+0x775c>
  408cb0:	mov	x20, x0
  408cb4:	b	408c30 <ferror@plt+0x7650>
  408cb8:	mov	x1, #0x0                   	// #0
  408cbc:	mov	w0, #0x0                   	// #0
  408cc0:	bl	402618 <ferror@plt+0x1038>
  408cc4:	mov	w19, w0
  408cc8:	b	408d6c <ferror@plt+0x778c>
  408ccc:	str	x26, [x24, #16]
  408cd0:	str	xzr, [x24, #8]
  408cd4:	str	xzr, [x24, #24]
  408cd8:	strb	wzr, [x24, #40]
  408cdc:	mov	w19, #0x0                   	// #0
  408ce0:	ldp	x23, x24, [sp, #48]
  408ce4:	ldp	x25, x26, [sp, #64]
  408ce8:	b	408d6c <ferror@plt+0x778c>
  408cec:	mov	x0, x24
  408cf0:	bl	405190 <ferror@plt+0x3bb0>
  408cf4:	mov	x1, x26
  408cf8:	mov	x0, x24
  408cfc:	bl	4049c8 <ferror@plt+0x33e8>
  408d00:	mov	w19, #0x0                   	// #0
  408d04:	ldp	x23, x24, [sp, #48]
  408d08:	ldp	x25, x26, [sp, #64]
  408d0c:	b	408d6c <ferror@plt+0x778c>
  408d10:	ldr	x1, [sp, #288]
  408d14:	mov	w2, #0x6                   	// #6
  408d18:	str	w2, [x1]
  408d1c:	b	408bf8 <ferror@plt+0x7618>
  408d20:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  408d24:	ldr	x0, [x0, #592]
  408d28:	ldr	w1, [x0, #1128]
  408d2c:	ldr	w0, [x0, #1132]
  408d30:	mov	w19, #0x8                   	// #8
  408d34:	cmp	w1, w0
  408d38:	b.eq	408d80 <ferror@plt+0x77a0>  // b.none
  408d3c:	mov	x0, x24
  408d40:	bl	4055a4 <ferror@plt+0x3fc4>
  408d44:	add	x0, sp, #0x60
  408d48:	bl	4055a4 <ferror@plt+0x3fc4>
  408d4c:	add	x0, sp, #0x90
  408d50:	bl	4055a4 <ferror@plt+0x3fc4>
  408d54:	add	x0, sp, #0xf0
  408d58:	bl	4055a4 <ferror@plt+0x3fc4>
  408d5c:	add	x0, sp, #0x120
  408d60:	bl	4055a4 <ferror@plt+0x3fc4>
  408d64:	ldp	x23, x24, [sp, #48]
  408d68:	ldp	x25, x26, [sp, #64]
  408d6c:	mov	w0, w19
  408d70:	ldp	x19, x20, [sp, #16]
  408d74:	ldp	x21, x22, [sp, #32]
  408d78:	ldp	x29, x30, [sp], #336
  408d7c:	ret
  408d80:	mov	x1, x20
  408d84:	mov	x0, x24
  408d88:	bl	4056ac <ferror@plt+0x40cc>
  408d8c:	ldr	x1, [x24, #16]
  408d90:	cmp	x1, x26
  408d94:	b.hi	408da0 <ferror@plt+0x77c0>  // b.pmore
  408d98:	mov	w19, #0x0                   	// #0
  408d9c:	b	408d44 <ferror@plt+0x7764>
  408da0:	sub	x1, x1, x26
  408da4:	mov	x0, x24
  408da8:	bl	4053d8 <ferror@plt+0x3df8>
  408dac:	b	408d98 <ferror@plt+0x77b8>
  408db0:	stp	x29, x30, [sp, #-144]!
  408db4:	mov	x29, sp
  408db8:	stp	x19, x20, [sp, #16]
  408dbc:	stp	x21, x22, [sp, #32]
  408dc0:	stp	x23, x24, [sp, #48]
  408dc4:	str	x25, [sp, #64]
  408dc8:	mov	x20, x0
  408dcc:	mov	x22, x1
  408dd0:	mov	x21, x2
  408dd4:	mov	x24, x3
  408dd8:	mov	x23, x4
  408ddc:	ldr	x5, [x1, #16]
  408de0:	add	x5, x4, x5
  408de4:	ldr	x19, [x0, #16]
  408de8:	cmp	x5, x19
  408dec:	csel	x19, x5, x19, cs  // cs = hs, nlast
  408df0:	mov	x2, x19
  408df4:	bl	406244 <ferror@plt+0x4c64>
  408df8:	mov	x1, x0
  408dfc:	cmp	x20, x21
  408e00:	b.eq	408e78 <ferror@plt+0x7898>  // b.none
  408e04:	mov	x0, x21
  408e08:	bl	404840 <ferror@plt+0x3260>
  408e0c:	mov	x0, x20
  408e10:	mov	w25, #0x0                   	// #0
  408e14:	ldr	x1, [x20, #24]
  408e18:	cbz	x1, 408e3c <ferror@plt+0x785c>
  408e1c:	ldr	x1, [x20, #8]
  408e20:	cbnz	x1, 408e3c <ferror@plt+0x785c>
  408e24:	ldr	x1, [x22, #8]
  408e28:	cbnz	x1, 408e3c <ferror@plt+0x785c>
  408e2c:	ldr	x1, [x22, #24]
  408e30:	cmp	x23, #0x0
  408e34:	ccmp	x1, #0x1, #0x0, eq  // eq = none
  408e38:	b.eq	408ea4 <ferror@plt+0x78c4>  // b.none
  408e3c:	mov	x5, x19
  408e40:	mov	x4, x23
  408e44:	mov	x3, x24
  408e48:	mov	x2, x21
  408e4c:	mov	x1, x22
  408e50:	bl	407d0c <ferror@plt+0x672c>
  408e54:	mov	w19, w0
  408e58:	cbnz	w25, 408edc <ferror@plt+0x78fc>
  408e5c:	mov	w0, w19
  408e60:	ldp	x19, x20, [sp, #16]
  408e64:	ldp	x21, x22, [sp, #32]
  408e68:	ldp	x23, x24, [sp, #48]
  408e6c:	ldr	x25, [sp, #64]
  408e70:	ldp	x29, x30, [sp], #144
  408e74:	ret
  408e78:	ldp	x2, x3, [x21]
  408e7c:	stp	x2, x3, [sp, #96]
  408e80:	ldp	x2, x3, [x21, #16]
  408e84:	stp	x2, x3, [sp, #112]
  408e88:	ldp	x2, x3, [x21, #32]
  408e8c:	stp	x2, x3, [sp, #128]
  408e90:	mov	x0, x21
  408e94:	bl	40555c <ferror@plt+0x3f7c>
  408e98:	mov	w25, #0x1                   	// #1
  408e9c:	add	x0, sp, #0x60
  408ea0:	b	408e14 <ferror@plt+0x7834>
  408ea4:	ldr	x1, [x22]
  408ea8:	add	x3, sp, #0x58
  408eac:	mov	x2, x21
  408eb0:	ldrsw	x1, [x1]
  408eb4:	bl	404434 <ferror@plt+0x2e54>
  408eb8:	mov	w19, w0
  408ebc:	ldr	x0, [x24]
  408ec0:	ldr	x1, [sp, #88]
  408ec4:	str	w1, [x0]
  408ec8:	ldr	x0, [sp, #88]
  408ecc:	cmp	x0, #0x0
  408ed0:	cset	x0, ne  // ne = any
  408ed4:	str	x0, [x24, #24]
  408ed8:	b	408e58 <ferror@plt+0x7878>
  408edc:	add	x0, sp, #0x60
  408ee0:	bl	4055a4 <ferror@plt+0x3fc4>
  408ee4:	b	408e5c <ferror@plt+0x787c>
  408ee8:	stp	x29, x30, [sp, #-272]!
  408eec:	mov	x29, sp
  408ef0:	stp	x19, x20, [sp, #16]
  408ef4:	stp	x21, x22, [sp, #32]
  408ef8:	mov	x20, x1
  408efc:	ldr	x1, [x2, #24]
  408f00:	cbz	x1, 408f54 <ferror@plt+0x7974>
  408f04:	mov	x21, x0
  408f08:	mov	x19, x2
  408f0c:	mov	x22, x3
  408f10:	ldrb	w0, [x20, #40]
  408f14:	cbnz	w0, 408f64 <ferror@plt+0x7984>
  408f18:	ldr	x0, [x21, #8]
  408f1c:	cbnz	x0, 408f30 <ferror@plt+0x7950>
  408f20:	ldr	x0, [x20, #8]
  408f24:	cbnz	x0, 408f30 <ferror@plt+0x7950>
  408f28:	ldr	x0, [x2, #8]
  408f2c:	cbz	x0, 408f78 <ferror@plt+0x7998>
  408f30:	mov	x1, #0x0                   	// #0
  408f34:	mov	w0, #0x1                   	// #1
  408f38:	bl	402618 <ferror@plt+0x1038>
  408f3c:	mov	w21, w0
  408f40:	mov	w0, w21
  408f44:	ldp	x19, x20, [sp, #16]
  408f48:	ldp	x21, x22, [sp, #32]
  408f4c:	ldp	x29, x30, [sp], #272
  408f50:	ret
  408f54:	mov	w0, #0x3                   	// #3
  408f58:	bl	402618 <ferror@plt+0x1038>
  408f5c:	mov	w21, w0
  408f60:	b	408f40 <ferror@plt+0x7960>
  408f64:	mov	x1, #0x0                   	// #0
  408f68:	mov	w0, #0x0                   	// #0
  408f6c:	bl	402618 <ferror@plt+0x1038>
  408f70:	mov	w21, w0
  408f74:	b	408f40 <ferror@plt+0x7960>
  408f78:	str	x23, [sp, #48]
  408f7c:	mov	x0, x3
  408f80:	bl	404840 <ferror@plt+0x3260>
  408f84:	ldr	x1, [x19, #24]
  408f88:	add	x0, sp, #0xe0
  408f8c:	bl	40555c <ferror@plt+0x3f7c>
  408f90:	add	x0, sp, #0x48
  408f94:	str	x0, [sp, #128]
  408f98:	mov	x23, #0x2                   	// #2
  408f9c:	str	x23, [sp, #160]
  408fa0:	str	xzr, [sp, #144]
  408fa4:	str	xzr, [sp, #136]
  408fa8:	str	xzr, [sp, #152]
  408fac:	strb	wzr, [sp, #168]
  408fb0:	ldr	x1, [x20, #24]
  408fb4:	add	x1, x1, #0x1
  408fb8:	add	x0, sp, #0x50
  408fbc:	bl	40555c <ferror@plt+0x3f7c>
  408fc0:	add	x0, sp, #0x80
  408fc4:	bl	405190 <ferror@plt+0x3bb0>
  408fc8:	ldr	x0, [sp, #128]
  408fcc:	str	w23, [x0]
  408fd0:	mov	x0, x22
  408fd4:	bl	405190 <ferror@plt+0x3bb0>
  408fd8:	mov	x3, #0x0                   	// #0
  408fdc:	add	x2, sp, #0xe0
  408fe0:	mov	x1, x19
  408fe4:	mov	x0, x21
  408fe8:	bl	407e74 <ferror@plt+0x6894>
  408fec:	mov	w21, w0
  408ff0:	cbz	w0, 40900c <ferror@plt+0x7a2c>
  408ff4:	add	x0, sp, #0x50
  408ff8:	bl	4055a4 <ferror@plt+0x3fc4>
  408ffc:	add	x0, sp, #0xe0
  409000:	bl	4055a4 <ferror@plt+0x3fc4>
  409004:	ldr	x23, [sp, #48]
  409008:	b	408f40 <ferror@plt+0x7960>
  40900c:	mov	x1, x20
  409010:	add	x0, sp, #0xb0
  409014:	bl	405e44 <ferror@plt+0x4864>
  409018:	adrp	x20, 42c000 <ferror@plt+0x2aa20>
  40901c:	b	409050 <ferror@plt+0x7a70>
  409020:	mov	x3, #0x0                   	// #0
  409024:	add	x2, sp, #0x50
  409028:	add	x1, sp, #0xe0
  40902c:	mov	x0, x1
  409030:	bl	407f0c <ferror@plt+0x692c>
  409034:	cbnz	w0, 409118 <ferror@plt+0x7b38>
  409038:	mov	x3, #0x0                   	// #0
  40903c:	add	x2, sp, #0xe0
  409040:	mov	x1, x19
  409044:	add	x0, sp, #0x50
  409048:	bl	407e74 <ferror@plt+0x6894>
  40904c:	cbnz	w0, 409120 <ferror@plt+0x7b40>
  409050:	ldr	x0, [x20, #592]
  409054:	ldr	w2, [x0, #1128]
  409058:	ldr	w1, [x0, #1132]
  40905c:	cmp	w2, w1
  409060:	b.ne	4090ec <ferror@plt+0x7b0c>  // b.any
  409064:	ldr	x2, [sp, #200]
  409068:	cbz	x2, 4090ec <ferror@plt+0x7b0c>
  40906c:	mov	x4, #0x0                   	// #0
  409070:	add	x3, sp, #0x50
  409074:	add	x2, sp, #0xb0
  409078:	add	x1, sp, #0x80
  40907c:	mov	x0, x2
  409080:	bl	408db0 <ferror@plt+0x77d0>
  409084:	cbnz	w0, 409108 <ferror@plt+0x7b28>
  409088:	ldr	x0, [sp, #104]
  40908c:	cmp	x0, #0x1
  409090:	b.ne	409020 <ferror@plt+0x7a40>  // b.any
  409094:	ldr	x0, [sp, #88]
  409098:	cbnz	x0, 409020 <ferror@plt+0x7a40>
  40909c:	ldr	x0, [sp, #80]
  4090a0:	ldr	w0, [x0]
  4090a4:	cmp	w0, #0x1
  4090a8:	b.ne	409020 <ferror@plt+0x7a40>  // b.any
  4090ac:	ldrb	w0, [sp, #120]
  4090b0:	cbnz	w0, 409020 <ferror@plt+0x7a40>
  4090b4:	mov	x3, #0x0                   	// #0
  4090b8:	add	x2, sp, #0x50
  4090bc:	add	x1, sp, #0xe0
  4090c0:	mov	x0, x22
  4090c4:	bl	407f0c <ferror@plt+0x692c>
  4090c8:	cbnz	w0, 409110 <ferror@plt+0x7b30>
  4090cc:	mov	x3, #0x0                   	// #0
  4090d0:	mov	x2, x22
  4090d4:	mov	x1, x19
  4090d8:	add	x0, sp, #0x50
  4090dc:	bl	407e74 <ferror@plt+0x6894>
  4090e0:	cbz	w0, 409020 <ferror@plt+0x7a40>
  4090e4:	mov	w21, w0
  4090e8:	b	4090fc <ferror@plt+0x7b1c>
  4090ec:	ldr	w0, [x0, #1128]
  4090f0:	cmp	w1, w0
  4090f4:	mov	w0, #0x8                   	// #8
  4090f8:	csel	w21, w21, w0, eq  // eq = none
  4090fc:	add	x0, sp, #0xb0
  409100:	bl	4055a4 <ferror@plt+0x3fc4>
  409104:	b	408ff4 <ferror@plt+0x7a14>
  409108:	mov	w21, w0
  40910c:	b	4090fc <ferror@plt+0x7b1c>
  409110:	mov	w21, w0
  409114:	b	4090fc <ferror@plt+0x7b1c>
  409118:	mov	w21, w0
  40911c:	b	4090fc <ferror@plt+0x7b1c>
  409120:	mov	w21, w0
  409124:	b	4090fc <ferror@plt+0x7b1c>
  409128:	stp	x29, x30, [sp, #-112]!
  40912c:	mov	x29, sp
  409130:	stp	x19, x20, [sp, #16]
  409134:	stp	x21, x22, [sp, #32]
  409138:	stp	x23, x24, [sp, #48]
  40913c:	stp	x25, x26, [sp, #64]
  409140:	str	x27, [sp, #80]
  409144:	mov	w23, w0
  409148:	mov	x24, x1
  40914c:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  409150:	str	wzr, [x0, #560]
  409154:	str	wzr, [sp, #108]
  409158:	mov	w21, #0x0                   	// #0
  40915c:	mov	w20, #0x0                   	// #0
  409160:	adrp	x26, 412000 <ferror@plt+0x10a20>
  409164:	add	x26, x26, #0x4e8
  409168:	adrp	x25, 412000 <ferror@plt+0x10a20>
  40916c:	add	x25, x25, #0x448
  409170:	mov	w19, #0x1                   	// #1
  409174:	mov	w22, w19
  409178:	b	40919c <ferror@plt+0x7bbc>
  40917c:	cmp	w0, #0x50
  409180:	b.eq	409368 <ferror@plt+0x7d88>  // b.none
  409184:	cmp	w0, #0x56
  409188:	b.ne	409198 <ferror@plt+0x7bb8>  // b.any
  40918c:	mov	w21, w19
  409190:	mov	w20, w22
  409194:	b	40919c <ferror@plt+0x7bbc>
  409198:	cbnz	w0, 409200 <ferror@plt+0x7c20>
  40919c:	add	x4, sp, #0x6c
  4091a0:	mov	x3, x26
  4091a4:	mov	x2, x25
  4091a8:	mov	x1, x24
  4091ac:	mov	w0, w23
  4091b0:	bl	401470 <getopt_long@plt>
  4091b4:	cmn	w0, #0x1
  4091b8:	b.eq	409488 <ferror@plt+0x7ea8>  // b.none
  4091bc:	cmp	w0, #0x69
  4091c0:	b.eq	409350 <ferror@plt+0x7d70>  // b.none
  4091c4:	cmp	w0, #0x69
  4091c8:	b.gt	409254 <ferror@plt+0x7c74>
  4091cc:	cmp	w0, #0x65
  4091d0:	b.eq	4092f4 <ferror@plt+0x7d14>  // b.none
  4091d4:	b.le	40917c <ferror@plt+0x7b9c>
  4091d8:	cmp	w0, #0x67
  4091dc:	b.eq	409380 <ferror@plt+0x7da0>  // b.none
  4091e0:	cmp	w0, #0x68
  4091e4:	b.ne	409208 <ferror@plt+0x7c28>  // b.any
  4091e8:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  4091ec:	ldr	x0, [x0, #592]
  4091f0:	ldr	x0, [x0, #1256]
  4091f4:	bl	402aa0 <ferror@plt+0x14c0>
  4091f8:	mov	w20, w19
  4091fc:	b	40919c <ferror@plt+0x7bbc>
  409200:	mov	w0, #0x4                   	// #4
  409204:	b	409230 <ferror@plt+0x7c50>
  409208:	cmp	w0, #0x66
  40920c:	b.ne	40924c <ferror@plt+0x7c6c>  // b.any
  409210:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  409214:	ldr	x27, [x0, #592]
  409218:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  40921c:	ldr	x0, [x0, #552]
  409220:	str	x0, [x27, #1112]
  409224:	add	x1, sp, #0x60
  409228:	bl	403ffc <ferror@plt+0x2a1c>
  40922c:	cbz	w0, 409324 <ferror@plt+0x7d44>
  409230:	ldp	x19, x20, [sp, #16]
  409234:	ldp	x21, x22, [sp, #32]
  409238:	ldp	x23, x24, [sp, #48]
  40923c:	ldp	x25, x26, [sp, #64]
  409240:	ldr	x27, [sp, #80]
  409244:	ldp	x29, x30, [sp], #112
  409248:	ret
  40924c:	mov	w0, #0x4                   	// #4
  409250:	b	409230 <ferror@plt+0x7c50>
  409254:	cmp	w0, #0x73
  409258:	b.eq	40942c <ferror@plt+0x7e4c>  // b.none
  40925c:	b.le	409298 <ferror@plt+0x7cb8>
  409260:	cmp	w0, #0x77
  409264:	b.eq	409454 <ferror@plt+0x7e74>  // b.none
  409268:	cmp	w0, #0x78
  40926c:	b.ne	4092d8 <ferror@plt+0x7cf8>  // b.any
  409270:	adrp	x1, 42c000 <ferror@plt+0x2aa20>
  409274:	ldr	x1, [x1, #592]
  409278:	ldr	x2, [x1, #1248]
  40927c:	ldrb	w2, [x2]
  409280:	cmp	w2, #0x64
  409284:	csel	w0, w0, wzr, ne  // ne = any
  409288:	ldrh	w2, [x1, #1138]
  40928c:	orr	w2, w2, #0x1
  409290:	strh	w2, [x1, #1138]
  409294:	b	4093a4 <ferror@plt+0x7dc4>
  409298:	cmp	w0, #0x6c
  40929c:	b.eq	409404 <ferror@plt+0x7e24>  // b.none
  4092a0:	cmp	w0, #0x71
  4092a4:	b.ne	4092d0 <ferror@plt+0x7cf0>  // b.any
  4092a8:	adrp	x1, 42c000 <ferror@plt+0x2aa20>
  4092ac:	ldr	x1, [x1, #592]
  4092b0:	ldr	x2, [x1, #1248]
  4092b4:	ldrb	w2, [x2]
  4092b8:	cmp	w2, #0x64
  4092bc:	csel	w0, w0, wzr, eq  // eq = none
  4092c0:	ldrh	w2, [x1, #1138]
  4092c4:	orr	w2, w2, #0x8
  4092c8:	strh	w2, [x1, #1138]
  4092cc:	b	4093a4 <ferror@plt+0x7dc4>
  4092d0:	mov	w0, #0x4                   	// #4
  4092d4:	b	409230 <ferror@plt+0x7c50>
  4092d8:	cmp	w0, #0x76
  4092dc:	b.ne	4092ec <ferror@plt+0x7d0c>  // b.any
  4092e0:	mov	w21, w19
  4092e4:	mov	w20, w22
  4092e8:	b	40919c <ferror@plt+0x7bbc>
  4092ec:	mov	w0, #0x4                   	// #4
  4092f0:	b	409230 <ferror@plt+0x7c50>
  4092f4:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  4092f8:	ldr	x27, [x0, #592]
  4092fc:	add	x27, x27, #0x4b8
  409300:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  409304:	ldr	x1, [x0, #552]
  409308:	mov	x0, x27
  40930c:	bl	401a88 <ferror@plt+0x4a8>
  409310:	adrp	x1, 412000 <ferror@plt+0x10a20>
  409314:	add	x1, x1, #0x440
  409318:	mov	x0, x27
  40931c:	bl	401a88 <ferror@plt+0x4a8>
  409320:	b	40919c <ferror@plt+0x7bbc>
  409324:	add	x27, x27, #0x4b8
  409328:	ldr	x1, [sp, #96]
  40932c:	mov	x0, x27
  409330:	bl	401a88 <ferror@plt+0x4a8>
  409334:	adrp	x1, 412000 <ferror@plt+0x10a20>
  409338:	add	x1, x1, #0x440
  40933c:	mov	x0, x27
  409340:	bl	401a88 <ferror@plt+0x4a8>
  409344:	ldr	x0, [sp, #96]
  409348:	bl	4014c0 <free@plt>
  40934c:	b	40919c <ferror@plt+0x7bbc>
  409350:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  409354:	ldr	x1, [x0, #592]
  409358:	ldrh	w0, [x1, #1138]
  40935c:	orr	w0, w0, #0x20
  409360:	strh	w0, [x1, #1138]
  409364:	b	40919c <ferror@plt+0x7bbc>
  409368:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  40936c:	ldr	x1, [x0, #592]
  409370:	ldrh	w0, [x1, #1138]
  409374:	orr	w0, w0, #0x80
  409378:	strh	w0, [x1, #1138]
  40937c:	b	40919c <ferror@plt+0x7bbc>
  409380:	adrp	x1, 42c000 <ferror@plt+0x2aa20>
  409384:	ldr	x1, [x1, #592]
  409388:	ldr	x2, [x1, #1248]
  40938c:	ldrb	w2, [x2]
  409390:	cmp	w2, #0x64
  409394:	csel	w0, w0, wzr, eq  // eq = none
  409398:	ldrh	w2, [x1, #1138]
  40939c:	orr	w2, w2, #0x40
  4093a0:	strh	w2, [x1, #1138]
  4093a4:	cbz	w0, 40919c <ferror@plt+0x7bbc>
  4093a8:	str	wzr, [sp, #108]
  4093ac:	adrp	x1, 412000 <ferror@plt+0x10a20>
  4093b0:	add	x1, x1, #0x4e8
  4093b4:	mov	x2, #0x1                   	// #1
  4093b8:	mov	w6, #0x0                   	// #0
  4093bc:	mov	w5, #0x0                   	// #0
  4093c0:	adrp	x3, 412000 <ferror@plt+0x10a20>
  4093c4:	add	x3, x3, #0x430
  4093c8:	mov	w7, #0x1                   	// #1
  4093cc:	ldr	w4, [x1, #24]
  4093d0:	cmp	w4, w0
  4093d4:	b.eq	40947c <ferror@plt+0x7e9c>  // b.none
  4093d8:	mov	w5, w2
  4093dc:	ldr	x3, [x1, #32]!
  4093e0:	add	x2, x2, #0x1
  4093e4:	mov	w6, w7
  4093e8:	cbnz	x3, 4093cc <ferror@plt+0x7dec>
  4093ec:	str	w5, [sp, #108]
  4093f0:	mov	w2, w0
  4093f4:	mov	x1, #0x0                   	// #0
  4093f8:	mov	w0, #0x9                   	// #9
  4093fc:	bl	402618 <ferror@plt+0x1038>
  409400:	b	409230 <ferror@plt+0x7c50>
  409404:	adrp	x1, 42c000 <ferror@plt+0x2aa20>
  409408:	ldr	x1, [x1, #592]
  40940c:	ldr	x2, [x1, #1248]
  409410:	ldrb	w2, [x2]
  409414:	cmp	w2, #0x64
  409418:	csel	w0, w0, wzr, eq  // eq = none
  40941c:	ldrh	w2, [x1, #1138]
  409420:	orr	w2, w2, #0x10
  409424:	strh	w2, [x1, #1138]
  409428:	b	4093a4 <ferror@plt+0x7dc4>
  40942c:	adrp	x1, 42c000 <ferror@plt+0x2aa20>
  409430:	ldr	x1, [x1, #592]
  409434:	ldr	x2, [x1, #1248]
  409438:	ldrb	w2, [x2]
  40943c:	cmp	w2, #0x64
  409440:	csel	w0, w0, wzr, eq  // eq = none
  409444:	ldrh	w2, [x1, #1138]
  409448:	orr	w2, w2, #0x4
  40944c:	strh	w2, [x1, #1138]
  409450:	b	4093a4 <ferror@plt+0x7dc4>
  409454:	adrp	x1, 42c000 <ferror@plt+0x2aa20>
  409458:	ldr	x1, [x1, #592]
  40945c:	ldr	x2, [x1, #1248]
  409460:	ldrb	w2, [x2]
  409464:	cmp	w2, #0x64
  409468:	csel	w0, w0, wzr, eq  // eq = none
  40946c:	ldrh	w2, [x1, #1138]
  409470:	orr	w2, w2, #0x2
  409474:	strh	w2, [x1, #1138]
  409478:	b	4093a4 <ferror@plt+0x7dc4>
  40947c:	cbz	w6, 4093f0 <ferror@plt+0x7e10>
  409480:	str	w5, [sp, #108]
  409484:	b	4093f0 <ferror@plt+0x7e10>
  409488:	cbnz	w21, 409520 <ferror@plt+0x7f40>
  40948c:	cbnz	w20, 40952c <ferror@plt+0x7f4c>
  409490:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  409494:	ldr	x0, [x0, #592]
  409498:	ldr	x1, [x0, #1216]
  40949c:	cmp	x1, #0x1
  4094a0:	b.ls	409534 <ferror@plt+0x7f54>  // b.plast
  4094a4:	ldrh	w1, [x0, #1138]
  4094a8:	orr	w1, w1, #0x8
  4094ac:	strh	w1, [x0, #1138]
  4094b0:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  4094b4:	ldr	w19, [x0, #560]
  4094b8:	ldr	x0, [x24, w19, sxtw #3]
  4094bc:	cbz	x0, 4094dc <ferror@plt+0x7efc>
  4094c0:	adrp	x1, 412000 <ferror@plt+0x10a20>
  4094c4:	add	x1, x1, #0x458
  4094c8:	bl	401480 <strcmp@plt>
  4094cc:	cbnz	w0, 4094dc <ferror@plt+0x7efc>
  4094d0:	add	w19, w19, #0x1
  4094d4:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  4094d8:	str	w19, [x0, #560]
  4094dc:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  4094e0:	ldr	w1, [x0, #560]
  4094e4:	str	w1, [sp, #108]
  4094e8:	cmp	w1, w23
  4094ec:	b.ge	409548 <ferror@plt+0x7f68>  // b.tcont
  4094f0:	adrp	x19, 42c000 <ferror@plt+0x2aa20>
  4094f4:	ldr	x0, [x19, #592]
  4094f8:	add	x1, x24, w1, sxtw #3
  4094fc:	add	x0, x0, #0x490
  409500:	bl	401980 <ferror@plt+0x3a0>
  409504:	ldr	w1, [sp, #108]
  409508:	add	w1, w1, #0x1
  40950c:	str	w1, [sp, #108]
  409510:	cmp	w1, w23
  409514:	b.lt	4094f4 <ferror@plt+0x7f14>  // b.tstop
  409518:	mov	w0, #0x0                   	// #0
  40951c:	b	409230 <ferror@plt+0x7c50>
  409520:	mov	x0, #0x0                   	// #0
  409524:	bl	402aa0 <ferror@plt+0x14c0>
  409528:	b	40948c <ferror@plt+0x7eac>
  40952c:	mov	w0, #0x0                   	// #0
  409530:	bl	4012c0 <exit@plt>
  409534:	ldr	x1, [x0, #1248]
  409538:	ldrb	w1, [x1]
  40953c:	cmp	w1, #0x64
  409540:	b.ne	4094b0 <ferror@plt+0x7ed0>  // b.any
  409544:	b	4094a4 <ferror@plt+0x7ec4>
  409548:	mov	w0, #0x0                   	// #0
  40954c:	b	409230 <ferror@plt+0x7c50>
  409550:	mov	x6, x0
  409554:	ldr	x7, [x1]
  409558:	add	x3, x7, #0x1
  40955c:	str	x3, [x1]
  409560:	ldrb	w5, [x0, x7]
  409564:	cbz	w5, 4095a4 <ferror@plt+0x7fc4>
  409568:	mov	x2, #0x0                   	// #0
  40956c:	mov	x0, #0x0                   	// #0
  409570:	add	x6, x6, x3
  409574:	ldrb	w3, [x6, x2]
  409578:	lsl	w4, w2, #3
  40957c:	lsl	x3, x3, x4
  409580:	orr	x0, x0, x3
  409584:	add	x2, x2, #0x1
  409588:	cmp	w5, w2, uxtb
  40958c:	b.hi	409574 <ferror@plt+0x7f94>  // b.pmore
  409590:	add	x7, x7, #0x2
  409594:	sub	w5, w5, #0x1
  409598:	add	x5, x7, w5, uxtb
  40959c:	str	x5, [x1]
  4095a0:	ret
  4095a4:	mov	x0, #0x0                   	// #0
  4095a8:	b	4095a0 <ferror@plt+0x7fc0>
  4095ac:	stp	x29, x30, [sp, #-32]!
  4095b0:	mov	x29, sp
  4095b4:	str	x19, [sp, #16]
  4095b8:	mov	x19, x0
  4095bc:	mov	x1, x0
  4095c0:	add	x0, x0, #0x18
  4095c4:	bl	401980 <ferror@plt+0x3a0>
  4095c8:	add	x1, x19, #0x8
  4095cc:	add	x0, x19, #0x40
  4095d0:	bl	401980 <ferror@plt+0x3a0>
  4095d4:	add	x1, x19, #0x10
  4095d8:	add	x0, x19, #0x68
  4095dc:	bl	401980 <ferror@plt+0x3a0>
  4095e0:	ldr	x19, [sp, #16]
  4095e4:	ldp	x29, x30, [sp], #32
  4095e8:	ret
  4095ec:	stp	x29, x30, [sp, #-64]!
  4095f0:	mov	x29, sp
  4095f4:	stp	x19, x20, [sp, #16]
  4095f8:	str	x21, [sp, #32]
  4095fc:	mov	x20, x0
  409600:	mov	x19, x1
  409604:	str	xzr, [sp, #56]
  409608:	add	x1, sp, #0x38
  40960c:	ldr	x0, [x19]
  409610:	bl	409550 <ferror@plt+0x7f70>
  409614:	mov	x21, x0
  409618:	add	x1, sp, #0x38
  40961c:	ldr	x0, [x19]
  409620:	bl	409550 <ferror@plt+0x7f70>
  409624:	mov	x19, x0
  409628:	mov	x1, x21
  40962c:	add	x0, x20, #0x180
  409630:	bl	401bcc <ferror@plt+0x5ec>
  409634:	mov	x1, x19
  409638:	bl	401bcc <ferror@plt+0x5ec>
  40963c:	ldp	x19, x20, [sp, #16]
  409640:	ldr	x21, [sp, #32]
  409644:	ldp	x29, x30, [sp], #64
  409648:	ret
  40964c:	stp	x29, x30, [sp, #-32]!
  409650:	mov	x29, sp
  409654:	stp	x19, x20, [sp, #16]
  409658:	mov	x20, x1
  40965c:	mov	w1, #0x5                   	// #5
  409660:	str	w1, [x20]
  409664:	add	x19, x0, #0x90
  409668:	mov	x1, #0x1                   	// #1
  40966c:	mov	x0, x19
  409670:	bl	40189c <ferror@plt+0x2bc>
  409674:	mov	x1, #0x1                   	// #1
  409678:	mov	x0, x19
  40967c:	bl	40189c <ferror@plt+0x2bc>
  409680:	mov	x1, x20
  409684:	mov	x0, x19
  409688:	bl	401980 <ferror@plt+0x3a0>
  40968c:	ldp	x19, x20, [sp, #16]
  409690:	ldp	x29, x30, [sp], #32
  409694:	ret
  409698:	stp	x29, x30, [sp, #-32]!
  40969c:	mov	x29, sp
  4096a0:	str	x19, [sp, #16]
  4096a4:	mov	x19, x0
  4096a8:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  4096ac:	ldr	x0, [x0, #592]
  4096b0:	ldr	x0, [x0, #1248]
  4096b4:	ldrb	w0, [x0]
  4096b8:	mov	x1, #0x0                   	// #0
  4096bc:	cmp	w0, #0x64
  4096c0:	b.ne	4096d8 <ferror@plt+0x80f8>  // b.any
  4096c4:	add	x0, x19, #0xe0
  4096c8:	bl	401bcc <ferror@plt+0x5ec>
  4096cc:	ldr	x19, [sp, #16]
  4096d0:	ldp	x29, x30, [sp], #32
  4096d4:	ret
  4096d8:	mov	x1, #0x0                   	// #0
  4096dc:	add	x0, x19, #0xb8
  4096e0:	bl	401bdc <ferror@plt+0x5fc>
  4096e4:	ldr	x1, [x0]
  4096e8:	b	4096c4 <ferror@plt+0x80e4>
  4096ec:	stp	x29, x30, [sp, #-32]!
  4096f0:	mov	x29, sp
  4096f4:	str	x19, [sp, #16]
  4096f8:	mov	x19, x1
  4096fc:	bl	409698 <ferror@plt+0x80b8>
  409700:	mov	x1, x19
  409704:	add	x0, x0, #0x80
  409708:	bl	401bcc <ferror@plt+0x5ec>
  40970c:	ldr	x0, [x0]
  409710:	ldr	x19, [sp, #16]
  409714:	ldp	x29, x30, [sp], #32
  409718:	ret
  40971c:	ldr	w0, [x0]
  409720:	sub	w0, w0, #0x2
  409724:	cmp	w0, #0x1
  409728:	b.ls	409744 <ferror@plt+0x8164>  // b.plast
  40972c:	ldr	x2, [x1]
  409730:	mov	w0, #0x0                   	// #0
  409734:	cbz	x2, 40973c <ferror@plt+0x815c>
  409738:	ret
  40973c:	ldr	x1, [x1, #32]
  409740:	cbnz	x1, 409738 <ferror@plt+0x8158>
  409744:	stp	x29, x30, [sp, #-16]!
  409748:	mov	x29, sp
  40974c:	mov	x1, #0x0                   	// #0
  409750:	mov	w0, #0xf                   	// #15
  409754:	bl	402618 <ferror@plt+0x1038>
  409758:	ldp	x29, x30, [sp], #16
  40975c:	ret
  409760:	adrp	x2, 42c000 <ferror@plt+0x2aa20>
  409764:	ldr	x2, [x2, #592]
  409768:	ldr	x2, [x2, #1248]
  40976c:	ldrb	w2, [x2]
  409770:	cmp	w2, #0x64
  409774:	b.eq	409780 <ferror@plt+0x81a0>  // b.none
  409778:	mov	w0, #0x0                   	// #0
  40977c:	ret
  409780:	ldr	x2, [x0, #8]
  409784:	mov	w0, #0x0                   	// #0
  409788:	cmp	x2, x1
  40978c:	b.cc	409794 <ferror@plt+0x81b4>  // b.lo, b.ul, b.last
  409790:	ret
  409794:	stp	x29, x30, [sp, #-16]!
  409798:	mov	x29, sp
  40979c:	mov	x1, #0x0                   	// #0
  4097a0:	mov	w0, #0x10                  	// #16
  4097a4:	bl	402618 <ferror@plt+0x1038>
  4097a8:	ldp	x29, x30, [sp], #16
  4097ac:	ret
  4097b0:	stp	x29, x30, [sp, #-112]!
  4097b4:	mov	x29, sp
  4097b8:	stp	x19, x20, [sp, #16]
  4097bc:	stp	x21, x22, [sp, #32]
  4097c0:	mov	x19, x0
  4097c4:	mov	x0, x1
  4097c8:	mov	x1, x2
  4097cc:	and	w21, w3, #0xff
  4097d0:	and	w20, w4, #0xff
  4097d4:	bl	409550 <ferror@plt+0x7f70>
  4097d8:	str	wzr, [sp, #56]
  4097dc:	str	x0, [sp, #64]
  4097e0:	cmp	w21, #0x0
  4097e4:	ccmp	w20, #0x0, #0x0, eq  // eq = none
  4097e8:	b.eq	409840 <ferror@plt+0x8260>  // b.none
  4097ec:	mov	x1, x0
  4097f0:	add	x0, x19, #0x130
  4097f4:	bl	401bcc <ferror@plt+0x5ec>
  4097f8:	mov	x22, x0
  4097fc:	mov	x1, #0x0                   	// #0
  409800:	bl	401bdc <ferror@plt+0x5fc>
  409804:	mov	x21, x0
  409808:	mov	w1, #0x2                   	// #2
  40980c:	sub	w1, w1, w20
  409810:	sxtw	x1, w1
  409814:	mov	x0, x22
  409818:	bl	409760 <ferror@plt+0x8180>
  40981c:	cbnz	w0, 409850 <ferror@plt+0x8270>
  409820:	ldr	x0, [x21]
  409824:	cbz	x0, 409860 <ferror@plt+0x8280>
  409828:	mov	w0, #0x5                   	// #5
  40982c:	str	w0, [sp, #56]
  409830:	mov	x1, x21
  409834:	add	x0, sp, #0x40
  409838:	bl	405e44 <ferror@plt+0x4864>
  40983c:	cbz	w20, 40987c <ferror@plt+0x829c>
  409840:	add	x1, sp, #0x38
  409844:	add	x0, x19, #0x90
  409848:	bl	401980 <ferror@plt+0x3a0>
  40984c:	mov	w0, #0x0                   	// #0
  409850:	ldp	x19, x20, [sp, #16]
  409854:	ldp	x21, x22, [sp, #32]
  409858:	ldp	x29, x30, [sp], #112
  40985c:	ret
  409860:	ldr	x0, [x21, #32]
  409864:	cbnz	x0, 409828 <ferror@plt+0x8248>
  409868:	mov	w0, #0x3                   	// #3
  40986c:	str	w0, [sp, #56]
  409870:	ldr	x0, [x21, #16]
  409874:	str	x0, [sp, #64]
  409878:	b	40983c <ferror@plt+0x825c>
  40987c:	mov	x1, #0x1                   	// #1
  409880:	mov	x0, x22
  409884:	bl	40189c <ferror@plt+0x2bc>
  409888:	b	409840 <ferror@plt+0x8260>
  40988c:	stp	x29, x30, [sp, #-32]!
  409890:	mov	x29, sp
  409894:	stp	x19, x20, [sp, #16]
  409898:	mov	x19, x0
  40989c:	mov	x1, x0
  4098a0:	adrp	x0, 412000 <ferror@plt+0x10a20>
  4098a4:	add	x0, x0, #0x3f0
  4098a8:	bl	402930 <ferror@plt+0x1350>
  4098ac:	adrp	x1, 42c000 <ferror@plt+0x2aa20>
  4098b0:	ldr	x20, [x1, #592]
  4098b4:	ldr	x1, [x20, #1104]
  4098b8:	add	x1, x1, x0
  4098bc:	str	x1, [x20, #1104]
  4098c0:	mov	w1, #0xa                   	// #10
  4098c4:	mov	x0, x19
  4098c8:	bl	401410 <strrchr@plt>
  4098cc:	cbz	x0, 4098dc <ferror@plt+0x82fc>
  4098d0:	add	x0, x0, #0x1
  4098d4:	bl	4012a0 <strlen@plt>
  4098d8:	str	x0, [x20, #1104]
  4098dc:	ldp	x19, x20, [sp, #16]
  4098e0:	ldp	x29, x30, [sp], #32
  4098e4:	ret
  4098e8:	stp	x29, x30, [sp, #-64]!
  4098ec:	mov	x29, sp
  4098f0:	stp	x19, x20, [sp, #16]
  4098f4:	stp	x21, x22, [sp, #32]
  4098f8:	mov	x19, x0
  4098fc:	mov	x22, x2
  409900:	ldr	w3, [x1]
  409904:	cmp	w3, #0x6
  409908:	b.eq	409acc <ferror@plt+0x84ec>  // b.none
  40990c:	mov	x20, x1
  409910:	b.hi	40996c <ferror@plt+0x838c>  // b.pmore
  409914:	cmp	w3, #0x4
  409918:	b.eq	4099b0 <ferror@plt+0x83d0>  // b.none
  40991c:	b.hi	409964 <ferror@plt+0x8384>  // b.pmore
  409920:	cmp	w3, #0x2
  409924:	b.hi	40995c <ferror@plt+0x837c>  // b.pmore
  409928:	add	x0, x0, #0x130
  40992c:	add	x2, x19, #0x180
  409930:	cmp	w3, #0x0
  409934:	ldr	x1, [x1, #8]
  409938:	csel	x0, x2, x0, ne  // ne = any
  40993c:	bl	401bcc <ferror@plt+0x5ec>
  409940:	ldr	w1, [x20]
  409944:	cmp	w1, #0x1
  409948:	b.eq	409a60 <ferror@plt+0x8480>  // b.none
  40994c:	mov	x1, #0x0                   	// #0
  409950:	bl	401bdc <ferror@plt+0x5fc>
  409954:	mov	x21, x0
  409958:	b	409998 <ferror@plt+0x83b8>
  40995c:	cmp	w3, #0x3
  409960:	b.ne	409998 <ferror@plt+0x83b8>  // b.any
  409964:	add	x21, x20, #0x8
  409968:	b	409998 <ferror@plt+0x83b8>
  40996c:	add	x21, x1, #0x8
  409970:	cmp	w3, #0x8
  409974:	b.eq	409998 <ferror@plt+0x83b8>  // b.none
  409978:	b.ls	40998c <ferror@plt+0x83ac>  // b.plast
  40997c:	sub	w3, w3, #0x9
  409980:	cmp	w3, #0x2
  409984:	b.ls	409964 <ferror@plt+0x8384>  // b.plast
  409988:	b	409998 <ferror@plt+0x83b8>
  40998c:	add	x19, x0, #0x260
  409990:	cmp	w3, #0x7
  409994:	csel	x21, x19, x21, eq  // eq = none
  409998:	str	x21, [x22]
  40999c:	mov	w0, #0x0                   	// #0
  4099a0:	ldp	x19, x20, [sp, #16]
  4099a4:	ldp	x21, x22, [sp, #32]
  4099a8:	ldp	x29, x30, [sp], #64
  4099ac:	ret
  4099b0:	str	x23, [sp, #48]
  4099b4:	ldr	x21, [x1, #8]
  4099b8:	bl	409698 <ferror@plt+0x80b8>
  4099bc:	mov	x1, x21
  4099c0:	add	x0, x0, #0xa8
  4099c4:	bl	401bcc <ferror@plt+0x5ec>
  4099c8:	mov	x23, x0
  4099cc:	ldr	x19, [x19]
  4099d0:	ldr	x0, [x0, #8]
  4099d4:	cmp	x0, x19
  4099d8:	b.eq	409a08 <ferror@plt+0x8428>  // b.none
  4099dc:	ldr	x0, [x23, #16]
  4099e0:	cbz	x0, 409a28 <ferror@plt+0x8448>
  4099e4:	mov	x0, x23
  4099e8:	ldr	x1, [x0], #16
  4099ec:	ldrb	w2, [x1, #1]
  4099f0:	cmp	w2, #0x0
  4099f4:	cset	w3, eq  // eq = none
  4099f8:	mov	x2, x19
  4099fc:	bl	407fbc <ferror@plt+0x69dc>
  409a00:	cbnz	w0, 409ad4 <ferror@plt+0x84f4>
  409a04:	str	x19, [x23, #8]
  409a08:	add	x21, x20, #0x8
  409a0c:	add	x1, x23, #0x10
  409a10:	mov	x0, x21
  409a14:	bl	405e44 <ferror@plt+0x4864>
  409a18:	mov	w0, #0x5                   	// #5
  409a1c:	str	w0, [x20]
  409a20:	ldr	x23, [sp, #48]
  409a24:	b	409998 <ferror@plt+0x83b8>
  409a28:	mov	x21, x23
  409a2c:	ldr	x0, [x21], #16
  409a30:	bl	4012a0 <strlen@plt>
  409a34:	mov	x1, #0x8                   	// #8
  409a38:	bl	4028ac <ferror@plt+0x12cc>
  409a3c:	mov	x1, #0xe38f                	// #58255
  409a40:	movk	x1, #0x8e38, lsl #16
  409a44:	movk	x1, #0x38e3, lsl #32
  409a48:	movk	x1, #0xe38e, lsl #48
  409a4c:	umulh	x1, x0, x1
  409a50:	lsr	x1, x1, #3
  409a54:	mov	x0, x21
  409a58:	bl	40555c <ferror@plt+0x3f7c>
  409a5c:	b	4099e4 <ferror@plt+0x8404>
  409a60:	ldr	x21, [x20, #16]
  409a64:	mov	x1, #0x0                   	// #0
  409a68:	bl	401bdc <ferror@plt+0x5fc>
  409a6c:	mov	x20, x0
  409a70:	ldr	x0, [x0, #24]
  409a74:	cmp	x0, #0x1
  409a78:	b.eq	409a9c <ferror@plt+0x84bc>  // b.none
  409a7c:	ldr	x0, [x20, #8]
  409a80:	cmp	x0, x21
  409a84:	b.ls	409ab0 <ferror@plt+0x84d0>  // b.plast
  409a88:	mov	x1, x21
  409a8c:	mov	x0, x20
  409a90:	bl	401bcc <ferror@plt+0x5ec>
  409a94:	mov	x21, x0
  409a98:	b	409998 <ferror@plt+0x83b8>
  409a9c:	mov	x1, x20
  409aa0:	mov	x0, x19
  409aa4:	bl	4095ec <ferror@plt+0x800c>
  409aa8:	mov	x20, x0
  409aac:	b	409a7c <ferror@plt+0x849c>
  409ab0:	mov	x1, #0x1                   	// #1
  409ab4:	mov	x0, x21
  409ab8:	bl	4028ac <ferror@plt+0x12cc>
  409abc:	mov	x1, x0
  409ac0:	mov	x0, x20
  409ac4:	bl	40c520 <ferror@plt+0xaf40>
  409ac8:	b	409a88 <ferror@plt+0x84a8>
  409acc:	add	x21, x0, #0x230
  409ad0:	b	409998 <ferror@plt+0x83b8>
  409ad4:	ldr	x23, [sp, #48]
  409ad8:	b	4099a0 <ferror@plt+0x83c0>
  409adc:	stp	x29, x30, [sp, #-64]!
  409ae0:	mov	x29, sp
  409ae4:	stp	x19, x20, [sp, #16]
  409ae8:	stp	x21, x22, [sp, #32]
  409aec:	str	x23, [sp, #48]
  409af0:	mov	x20, x0
  409af4:	mov	x21, x1
  409af8:	mov	x23, x2
  409afc:	mov	x19, x3
  409b00:	add	x22, x0, #0x90
  409b04:	add	x1, x3, #0x1
  409b08:	mov	x0, x22
  409b0c:	bl	409760 <ferror@plt+0x8180>
  409b10:	cbz	w0, 409b28 <ferror@plt+0x8548>
  409b14:	ldp	x19, x20, [sp, #16]
  409b18:	ldp	x21, x22, [sp, #32]
  409b1c:	ldr	x23, [sp, #48]
  409b20:	ldp	x29, x30, [sp], #64
  409b24:	ret
  409b28:	mov	x1, x19
  409b2c:	mov	x0, x22
  409b30:	bl	401bdc <ferror@plt+0x5fc>
  409b34:	mov	x1, x0
  409b38:	str	x0, [x21]
  409b3c:	ldr	w0, [x0]
  409b40:	cmp	w0, #0x8
  409b44:	b.eq	409b58 <ferror@plt+0x8578>  // b.none
  409b48:	mov	x2, x23
  409b4c:	mov	x0, x20
  409b50:	bl	4098e8 <ferror@plt+0x8308>
  409b54:	b	409b14 <ferror@plt+0x8534>
  409b58:	mov	x1, #0x0                   	// #0
  409b5c:	mov	w0, #0x13                  	// #19
  409b60:	bl	402618 <ferror@plt+0x1038>
  409b64:	b	409b14 <ferror@plt+0x8534>
  409b68:	stp	x29, x30, [sp, #-32]!
  409b6c:	mov	x29, sp
  409b70:	stp	x19, x20, [sp, #16]
  409b74:	mov	x19, x1
  409b78:	mov	x20, x2
  409b7c:	mov	x3, #0x0                   	// #0
  409b80:	bl	409adc <ferror@plt+0x84fc>
  409b84:	cbz	w0, 409b94 <ferror@plt+0x85b4>
  409b88:	ldp	x19, x20, [sp, #16]
  409b8c:	ldp	x29, x30, [sp], #32
  409b90:	ret
  409b94:	ldr	x1, [x20]
  409b98:	ldr	x0, [x19]
  409b9c:	bl	40971c <ferror@plt+0x813c>
  409ba0:	b	409b88 <ferror@plt+0x85a8>
  409ba4:	stp	x29, x30, [sp, #-64]!
  409ba8:	mov	x29, sp
  409bac:	stp	x19, x20, [sp, #16]
  409bb0:	stp	x21, x22, [sp, #32]
  409bb4:	str	x23, [sp, #48]
  409bb8:	mov	x21, x0
  409bbc:	mov	x22, x1
  409bc0:	mov	x23, x2
  409bc4:	mov	x20, x3
  409bc8:	mov	x19, x4
  409bcc:	mov	x3, #0x1                   	// #1
  409bd0:	bl	409adc <ferror@plt+0x84fc>
  409bd4:	cbz	w0, 409bec <ferror@plt+0x860c>
  409bd8:	ldp	x19, x20, [sp, #16]
  409bdc:	ldp	x21, x22, [sp, #32]
  409be0:	ldr	x23, [sp, #48]
  409be4:	ldp	x29, x30, [sp], #64
  409be8:	ret
  409bec:	mov	x3, #0x0                   	// #0
  409bf0:	mov	x2, x19
  409bf4:	mov	x1, x20
  409bf8:	mov	x0, x21
  409bfc:	bl	409adc <ferror@plt+0x84fc>
  409c00:	cbnz	w0, 409bd8 <ferror@plt+0x85f8>
  409c04:	ldr	x1, [x22]
  409c08:	ldr	w2, [x1]
  409c0c:	ldr	x3, [x20]
  409c10:	ldr	w3, [x3]
  409c14:	cmp	w3, w2
  409c18:	ccmp	w2, #0x1, #0x2, eq  // eq = none
  409c1c:	b.ls	409c38 <ferror@plt+0x8658>  // b.plast
  409c20:	cmp	w2, #0x3
  409c24:	b.ne	409bd8 <ferror@plt+0x85f8>  // b.any
  409c28:	mov	x1, #0x0                   	// #0
  409c2c:	mov	w0, #0xf                   	// #15
  409c30:	bl	402618 <ferror@plt+0x1038>
  409c34:	b	409bd8 <ferror@plt+0x85f8>
  409c38:	mov	x2, x23
  409c3c:	mov	x0, x21
  409c40:	bl	4098e8 <ferror@plt+0x8308>
  409c44:	b	409bd8 <ferror@plt+0x85f8>
  409c48:	stp	x29, x30, [sp, #-48]!
  409c4c:	mov	x29, sp
  409c50:	stp	x19, x20, [sp, #16]
  409c54:	stp	x21, x22, [sp, #32]
  409c58:	mov	x19, x1
  409c5c:	mov	x20, x2
  409c60:	mov	x21, x3
  409c64:	mov	x22, x4
  409c68:	bl	409ba4 <ferror@plt+0x85c4>
  409c6c:	cbz	w0, 409c80 <ferror@plt+0x86a0>
  409c70:	ldp	x19, x20, [sp, #16]
  409c74:	ldp	x21, x22, [sp, #32]
  409c78:	ldp	x29, x30, [sp], #48
  409c7c:	ret
  409c80:	ldr	x1, [x20]
  409c84:	ldr	x0, [x19]
  409c88:	bl	40971c <ferror@plt+0x813c>
  409c8c:	cbnz	w0, 409c70 <ferror@plt+0x8690>
  409c90:	ldr	x1, [x22]
  409c94:	ldr	x0, [x21]
  409c98:	bl	40971c <ferror@plt+0x813c>
  409c9c:	b	409c70 <ferror@plt+0x8690>
  409ca0:	stp	x29, x30, [sp, #-192]!
  409ca4:	mov	x29, sp
  409ca8:	stp	x19, x20, [sp, #16]
  409cac:	stp	x21, x22, [sp, #32]
  409cb0:	mov	x20, x0
  409cb4:	and	w21, w1, #0xff
  409cb8:	add	x4, sp, #0x68
  409cbc:	add	x3, sp, #0xb0
  409cc0:	add	x2, sp, #0x70
  409cc4:	add	x1, sp, #0xb8
  409cc8:	bl	409ba4 <ferror@plt+0x85c4>
  409ccc:	mov	w19, w0
  409cd0:	cbnz	w0, 409f50 <ferror@plt+0x8970>
  409cd4:	ldr	x0, [sp, #184]
  409cd8:	ldr	w0, [x0]
  409cdc:	sub	w1, w0, #0x4
  409ce0:	cmp	w1, #0x2
  409ce4:	b.ls	409e24 <ferror@plt+0x8844>  // b.plast
  409ce8:	cmp	w0, #0x2
  409cec:	b.eq	409e34 <ferror@plt+0x8854>  // b.none
  409cf0:	adrp	x1, 42c000 <ferror@plt+0x2aa20>
  409cf4:	ldr	x1, [x1, #592]
  409cf8:	ldr	x1, [x1, #1248]
  409cfc:	ldrb	w1, [x1]
  409d00:	cmp	w1, #0x64
  409d04:	b.ne	409d24 <ferror@plt+0x8744>  // b.any
  409d08:	ldr	x1, [sp, #176]
  409d0c:	ldr	w1, [x1]
  409d10:	cmp	w1, #0x3
  409d14:	b.eq	409f64 <ferror@plt+0x8984>  // b.none
  409d18:	ldr	x1, [sp, #104]
  409d1c:	ldr	x2, [x1]
  409d20:	cbz	x2, 409e44 <ferror@plt+0x8864>
  409d24:	ldr	x1, [sp, #104]
  409d28:	ldr	x0, [sp, #176]
  409d2c:	bl	40971c <ferror@plt+0x813c>
  409d30:	cbnz	w0, 409f44 <ferror@plt+0x8964>
  409d34:	ldr	x0, [sp, #176]
  409d38:	ldr	w1, [x0]
  409d3c:	cmp	w1, #0x3
  409d40:	b.eq	409f70 <ferror@plt+0x8990>  // b.none
  409d44:	cmp	w21, #0x21
  409d48:	mov	w0, #0x2d                  	// #45
  409d4c:	ccmp	w21, w0, #0x4, ne  // ne = any
  409d50:	b.eq	409e88 <ferror@plt+0x88a8>  // b.none
  409d54:	sub	w1, w21, #0xc
  409d58:	and	w1, w1, #0xff
  409d5c:	cmp	w21, #0x21
  409d60:	csel	w1, w1, w21, hi  // hi = pmore
  409d64:	ldr	x0, [sp, #112]
  409d68:	sub	w1, w1, #0x18
  409d6c:	adrp	x3, 412000 <ferror@plt+0x10a20>
  409d70:	add	x3, x3, #0xf10
  409d74:	ldr	x4, [x3, w1, sxtw #3]
  409d78:	ldr	x3, [x20, #16]
  409d7c:	mov	x2, x0
  409d80:	ldr	x1, [sp, #104]
  409d84:	blr	x4
  409d88:	cbnz	w0, 409f4c <ferror@plt+0x896c>
  409d8c:	ldr	x0, [sp, #184]
  409d90:	ldr	w22, [x0]
  409d94:	sub	w0, w22, #0x9
  409d98:	cmp	w0, #0x2
  409d9c:	b.hi	409ef8 <ferror@plt+0x8918>  // b.pmore
  409da0:	add	x1, sp, #0x38
  409da4:	ldr	x0, [sp, #112]
  409da8:	bl	405f44 <ferror@plt+0x4964>
  409dac:	cbnz	w0, 409f1c <ferror@plt+0x893c>
  409db0:	cmp	w22, #0xb
  409db4:	b.eq	409e98 <ferror@plt+0x88b8>  // b.none
  409db8:	mov	x2, #0x2                   	// #2
  409dbc:	cmp	w22, #0xa
  409dc0:	b.eq	409eb4 <ferror@plt+0x88d4>  // b.none
  409dc4:	cmp	w22, #0xa
  409dc8:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  409dcc:	ldr	x1, [x0, #592]
  409dd0:	cset	x0, eq  // eq = none
  409dd4:	add	x0, x0, #0x8e
  409dd8:	add	x0, x1, x0, lsl #3
  409ddc:	ldr	x3, [x0, #8]
  409de0:	cset	x1, eq  // eq = none
  409de4:	add	x0, x20, #0x18
  409de8:	lsl	x4, x1, #2
  409dec:	add	x4, x4, x1
  409df0:	add	x0, x0, x4, lsl #3
  409df4:	add	x22, x20, x1, lsl #3
  409df8:	ldr	x1, [sp, #56]
  409dfc:	cmp	x1, x2
  409e00:	ccmp	x1, x3, #0x2, cs  // cs = hs, nlast
  409e04:	b.ls	409ee4 <ferror@plt+0x8904>  // b.plast
  409e08:	ldr	x0, [sp, #184]
  409e0c:	ldr	w0, [x0]
  409e10:	mov	x1, #0x0                   	// #0
  409e14:	add	w0, w0, #0x1
  409e18:	bl	402618 <ferror@plt+0x1038>
  409e1c:	mov	w19, w0
  409e20:	b	409f50 <ferror@plt+0x8970>
  409e24:	mov	x1, #0x0                   	// #0
  409e28:	mov	w0, #0xf                   	// #15
  409e2c:	bl	402618 <ferror@plt+0x1038>
  409e30:	b	409d30 <ferror@plt+0x8750>
  409e34:	mov	x1, #0x0                   	// #0
  409e38:	mov	w0, #0xf                   	// #15
  409e3c:	bl	402618 <ferror@plt+0x1038>
  409e40:	b	409d30 <ferror@plt+0x8750>
  409e44:	ldr	x1, [x1, #32]
  409e48:	cbnz	x1, 409d24 <ferror@plt+0x8744>
  409e4c:	cmp	w0, #0x1
  409e50:	b.hi	409d24 <ferror@plt+0x8744>  // b.pmore
  409e54:	b	409d44 <ferror@plt+0x8764>
  409e58:	ldr	x20, [x0, #8]
  409e5c:	ldr	x0, [sp, #112]
  409e60:	bl	4055a4 <ferror@plt+0x3fc4>
  409e64:	ldr	x0, [sp, #112]
  409e68:	stp	xzr, xzr, [x0]
  409e6c:	stp	xzr, xzr, [x0, #16]
  409e70:	stp	xzr, xzr, [x0, #32]
  409e74:	ldr	x0, [sp, #112]
  409e78:	str	xzr, [x0]
  409e7c:	ldr	x0, [sp, #112]
  409e80:	str	x20, [x0, #16]
  409e84:	b	409f50 <ferror@plt+0x8970>
  409e88:	ldr	x1, [sp, #104]
  409e8c:	ldr	x0, [sp, #112]
  409e90:	bl	4056ac <ferror@plt+0x40cc>
  409e94:	b	409d8c <ferror@plt+0x87ac>
  409e98:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  409e9c:	ldr	x0, [x0, #592]
  409ea0:	ldr	x3, [x0, #1160]
  409ea4:	add	x0, x20, #0x68
  409ea8:	add	x22, x20, #0x10
  409eac:	mov	x2, #0x0                   	// #0
  409eb0:	b	409df8 <ferror@plt+0x8818>
  409eb4:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  409eb8:	ldr	x0, [x0, #592]
  409ebc:	ldr	x1, [x0, #1248]
  409ec0:	ldrb	w1, [x1]
  409ec4:	mov	x2, #0x0                   	// #0
  409ec8:	cmp	w1, #0x64
  409ecc:	b.eq	409dc4 <ferror@plt+0x87e4>  // b.none
  409ed0:	ldrh	w0, [x0, #1138]
  409ed4:	tst	w0, #0x6
  409ed8:	cset	x2, ne  // ne = any
  409edc:	lsl	x2, x2, #1
  409ee0:	b	409dc4 <ferror@plt+0x87e4>
  409ee4:	mov	x1, #0x0                   	// #0
  409ee8:	bl	401bdc <ferror@plt+0x5fc>
  409eec:	ldr	x1, [sp, #56]
  409ef0:	str	x1, [x0]
  409ef4:	str	x1, [x22]
  409ef8:	cmp	w21, #0x21
  409efc:	b.hi	409f24 <ferror@plt+0x8944>  // b.pmore
  409f00:	ldr	x1, [sp, #112]
  409f04:	add	x0, sp, #0x80
  409f08:	bl	405e44 <ferror@plt+0x4864>
  409f0c:	add	x1, sp, #0x78
  409f10:	mov	x0, x20
  409f14:	bl	40964c <ferror@plt+0x806c>
  409f18:	b	409f50 <ferror@plt+0x8970>
  409f1c:	mov	w19, w0
  409f20:	b	409f50 <ferror@plt+0x8970>
  409f24:	add	x20, x20, #0x90
  409f28:	mov	x1, #0x1                   	// #1
  409f2c:	mov	x0, x20
  409f30:	bl	40189c <ferror@plt+0x2bc>
  409f34:	mov	x1, #0x1                   	// #1
  409f38:	mov	x0, x20
  409f3c:	bl	40189c <ferror@plt+0x2bc>
  409f40:	b	409f50 <ferror@plt+0x8970>
  409f44:	mov	w19, w0
  409f48:	b	409f50 <ferror@plt+0x8970>
  409f4c:	mov	w19, w0
  409f50:	mov	w0, w19
  409f54:	ldp	x19, x20, [sp, #16]
  409f58:	ldp	x21, x22, [sp, #32]
  409f5c:	ldp	x29, x30, [sp], #192
  409f60:	ret
  409f64:	cmp	w0, #0x1
  409f68:	b.hi	409d24 <ferror@plt+0x8744>  // b.pmore
  409f6c:	ldr	x0, [sp, #176]
  409f70:	ldr	x1, [sp, #184]
  409f74:	ldr	w2, [x1]
  409f78:	cmp	w2, #0x1
  409f7c:	b.eq	409e58 <ferror@plt+0x8878>  // b.none
  409f80:	ldr	x1, [x1, #8]
  409f84:	add	x0, x20, #0x130
  409f88:	bl	401bcc <ferror@plt+0x5ec>
  409f8c:	mov	x21, x0
  409f90:	stp	xzr, xzr, [sp, #56]
  409f94:	stp	xzr, xzr, [sp, #72]
  409f98:	stp	xzr, xzr, [sp, #88]
  409f9c:	ldr	x0, [sp, #176]
  409fa0:	ldr	x0, [x0, #8]
  409fa4:	str	x0, [sp, #72]
  409fa8:	add	x20, x20, #0x90
  409fac:	mov	x1, #0x2                   	// #2
  409fb0:	mov	x0, x20
  409fb4:	bl	409760 <ferror@plt+0x8180>
  409fb8:	mov	w19, w0
  409fbc:	cbnz	w0, 409f50 <ferror@plt+0x8970>
  409fc0:	mov	x1, #0x1                   	// #1
  409fc4:	mov	x0, x21
  409fc8:	bl	40189c <ferror@plt+0x2bc>
  409fcc:	mov	x1, #0x1                   	// #1
  409fd0:	mov	x0, x20
  409fd4:	bl	40189c <ferror@plt+0x2bc>
  409fd8:	mov	x1, #0x1                   	// #1
  409fdc:	mov	x0, x20
  409fe0:	bl	40189c <ferror@plt+0x2bc>
  409fe4:	add	x1, sp, #0x38
  409fe8:	mov	x0, x21
  409fec:	bl	401980 <ferror@plt+0x3a0>
  409ff0:	b	409f50 <ferror@plt+0x8970>
  409ff4:	stp	x29, x30, [sp, #-112]!
  409ff8:	mov	x29, sp
  409ffc:	stp	x19, x20, [sp, #16]
  40a000:	stp	x21, x22, [sp, #32]
  40a004:	stp	x23, x24, [sp, #48]
  40a008:	mov	x21, x0
  40a00c:	and	w23, w1, #0xff
  40a010:	mov	x20, x2
  40a014:	add	x22, x0, #0x90
  40a018:	add	x1, x2, #0x1
  40a01c:	mov	x0, x22
  40a020:	bl	409760 <ferror@plt+0x8180>
  40a024:	mov	w19, w0
  40a028:	cbz	w0, 40a044 <ferror@plt+0x8a64>
  40a02c:	mov	w0, w19
  40a030:	ldp	x19, x20, [sp, #16]
  40a034:	ldp	x21, x22, [sp, #32]
  40a038:	ldp	x23, x24, [sp, #48]
  40a03c:	ldp	x29, x30, [sp], #112
  40a040:	ret
  40a044:	mov	x1, x20
  40a048:	mov	x0, x22
  40a04c:	bl	401bdc <ferror@plt+0x5fc>
  40a050:	mov	x20, x0
  40a054:	ldr	w0, [x0]
  40a058:	cmp	w0, #0x8
  40a05c:	b.ne	40a08c <ferror@plt+0x8aac>  // b.any
  40a060:	cmp	w23, #0x3f
  40a064:	b.eq	40a07c <ferror@plt+0x8a9c>  // b.none
  40a068:	mov	x1, #0x0                   	// #0
  40a06c:	mov	w0, #0x13                  	// #19
  40a070:	bl	402618 <ferror@plt+0x1038>
  40a074:	mov	w19, w0
  40a078:	b	40a02c <ferror@plt+0x8a4c>
  40a07c:	mov	x1, #0x1                   	// #1
  40a080:	mov	x0, x22
  40a084:	bl	40189c <ferror@plt+0x2bc>
  40a088:	b	40a02c <ferror@plt+0x8a4c>
  40a08c:	add	x2, sp, #0x68
  40a090:	mov	x1, x20
  40a094:	mov	x0, x21
  40a098:	bl	4098e8 <ferror@plt+0x8308>
  40a09c:	mov	w19, w0
  40a0a0:	cbnz	w0, 40a02c <ferror@plt+0x8a4c>
  40a0a4:	ldr	w0, [x20]
  40a0a8:	sub	w1, w0, #0x2
  40a0ac:	cmp	w1, #0x1
  40a0b0:	b.ls	40a12c <ferror@plt+0x8b4c>  // b.plast
  40a0b4:	ldr	x0, [sp, #104]
  40a0b8:	ldr	x1, [x0]
  40a0bc:	cbz	x1, 40a110 <ferror@plt+0x8b30>
  40a0c0:	cmp	w23, #0x3f
  40a0c4:	cset	w2, eq  // eq = none
  40a0c8:	ldr	x1, [x21, #8]
  40a0cc:	bl	407204 <ferror@plt+0x5c24>
  40a0d0:	cbnz	w0, 40a254 <ferror@plt+0x8c74>
  40a0d4:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  40a0d8:	ldr	x0, [x0, #592]
  40a0dc:	ldr	x0, [x0, #1248]
  40a0e0:	ldrb	w0, [x0]
  40a0e4:	cmp	w0, #0x64
  40a0e8:	b.ne	40a11c <ferror@plt+0x8b3c>  // b.any
  40a0ec:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  40a0f0:	ldr	x0, [x0, #592]
  40a0f4:	ldr	x0, [x0, #1248]
  40a0f8:	ldrb	w0, [x0]
  40a0fc:	cmp	w0, #0x64
  40a100:	mov	w0, #0x3f                  	// #63
  40a104:	ccmp	w23, w0, #0x0, eq  // eq = none
  40a108:	b.eq	40a02c <ferror@plt+0x8a4c>  // b.none
  40a10c:	b	40a234 <ferror@plt+0x8c54>
  40a110:	ldr	x1, [x0, #32]
  40a114:	cbz	x1, 40a134 <ferror@plt+0x8b54>
  40a118:	b	40a0c0 <ferror@plt+0x8ae0>
  40a11c:	ldr	x1, [sp, #104]
  40a120:	add	x0, x21, #0x260
  40a124:	bl	4056ac <ferror@plt+0x40cc>
  40a128:	b	40a0ec <ferror@plt+0x8b0c>
  40a12c:	cmp	w0, #0x3
  40a130:	b.eq	40a184 <ferror@plt+0x8ba4>  // b.none
  40a134:	ldr	x0, [sp, #104]
  40a138:	ldr	x1, [x0, #16]
  40a13c:	mov	x0, x21
  40a140:	bl	4096ec <ferror@plt+0x810c>
  40a144:	mov	x24, x0
  40a148:	cmp	w23, #0x42
  40a14c:	b.eq	40a18c <ferror@plt+0x8bac>  // b.none
  40a150:	stp	x25, x26, [sp, #64]
  40a154:	bl	4012a0 <strlen@plt>
  40a158:	mov	x25, x0
  40a15c:	cbnz	x0, 40a194 <ferror@plt+0x8bb4>
  40a160:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  40a164:	ldr	x0, [x0, #592]
  40a168:	ldr	x0, [x0, #1248]
  40a16c:	ldrb	w0, [x0]
  40a170:	cmp	w0, #0x64
  40a174:	b.ne	40a228 <ferror@plt+0x8c48>  // b.any
  40a178:	mov	w0, #0x0                   	// #0
  40a17c:	bl	402a34 <ferror@plt+0x1454>
  40a180:	b	40a228 <ferror@plt+0x8c48>
  40a184:	ldr	x1, [x20, #8]
  40a188:	b	40a13c <ferror@plt+0x8b5c>
  40a18c:	bl	40988c <ferror@plt+0x82ac>
  40a190:	b	40a234 <ferror@plt+0x8c54>
  40a194:	stp	x27, x28, [sp, #80]
  40a198:	mov	x20, #0x0                   	// #0
  40a19c:	sub	x27, x0, #0x1
  40a1a0:	adrp	x26, 412000 <ferror@plt+0x10a20>
  40a1a4:	add	x26, x26, #0xe70
  40a1a8:	adrp	x28, 412000 <ferror@plt+0x10a20>
  40a1ac:	add	x28, x28, #0xe60
  40a1b0:	b	40a1d0 <ferror@plt+0x8bf0>
  40a1b4:	sub	x0, x0, x26
  40a1b8:	ldrb	w21, [x28, x0]
  40a1bc:	mov	w0, w21
  40a1c0:	bl	402a34 <ferror@plt+0x1454>
  40a1c4:	add	x20, x20, #0x1
  40a1c8:	cmp	x25, x20
  40a1cc:	b.ls	40a224 <ferror@plt+0x8c44>  // b.plast
  40a1d0:	ldrb	w21, [x24, x20]
  40a1d4:	cmp	w21, #0x5c
  40a1d8:	b.ne	40a1bc <ferror@plt+0x8bdc>  // b.any
  40a1dc:	cmp	x27, x20
  40a1e0:	b.eq	40a1bc <ferror@plt+0x8bdc>  // b.none
  40a1e4:	add	x20, x20, #0x1
  40a1e8:	ldrb	w21, [x24, x20]
  40a1ec:	mov	w1, w21
  40a1f0:	mov	x0, x26
  40a1f4:	bl	4014f0 <strchr@plt>
  40a1f8:	cbz	x0, 40a218 <ferror@plt+0x8c38>
  40a1fc:	cmp	w21, #0x6e
  40a200:	b.ne	40a1b4 <ferror@plt+0x8bd4>  // b.any
  40a204:	adrp	x1, 42c000 <ferror@plt+0x2aa20>
  40a208:	ldr	x1, [x1, #592]
  40a20c:	mov	x2, #0xffffffffffffffff    	// #-1
  40a210:	str	x2, [x1, #1104]
  40a214:	b	40a1b4 <ferror@plt+0x8bd4>
  40a218:	mov	w0, #0x5c                  	// #92
  40a21c:	bl	402a34 <ferror@plt+0x1454>
  40a220:	b	40a1bc <ferror@plt+0x8bdc>
  40a224:	ldp	x27, x28, [sp, #80]
  40a228:	cmp	w23, #0x3f
  40a22c:	b.eq	40a244 <ferror@plt+0x8c64>  // b.none
  40a230:	ldp	x25, x26, [sp, #64]
  40a234:	mov	x1, #0x1                   	// #1
  40a238:	mov	x0, x22
  40a23c:	bl	40189c <ferror@plt+0x2bc>
  40a240:	b	40a02c <ferror@plt+0x8a4c>
  40a244:	mov	w0, #0xa                   	// #10
  40a248:	bl	402a34 <ferror@plt+0x1454>
  40a24c:	ldp	x25, x26, [sp, #64]
  40a250:	b	40a0ec <ferror@plt+0x8b0c>
  40a254:	mov	w19, w0
  40a258:	b	40a02c <ferror@plt+0x8a4c>
  40a25c:	stp	x29, x30, [sp, #-208]!
  40a260:	mov	x29, sp
  40a264:	stp	x19, x20, [sp, #16]
  40a268:	stp	x21, x22, [sp, #32]
  40a26c:	mov	x19, x0
  40a270:	mov	x21, x1
  40a274:	mov	w20, w2
  40a278:	and	w22, w3, #0xff
  40a27c:	str	xzr, [sp, #136]
  40a280:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  40a284:	ldr	x0, [x0, #592]
  40a288:	ldr	x0, [x0, #1248]
  40a28c:	ldrb	w0, [x0]
  40a290:	cmp	w0, #0x64
  40a294:	b.eq	40a368 <ferror@plt+0x8d88>  // b.none
  40a298:	mov	x1, #0x0                   	// #0
  40a29c:	add	x0, x19, #0x90
  40a2a0:	bl	401bdc <ferror@plt+0x5fc>
  40a2a4:	str	x0, [sp, #200]
  40a2a8:	ldr	w0, [x0]
  40a2ac:	cmp	w0, #0x2
  40a2b0:	cset	w1, ne  // ne = any
  40a2b4:	cmp	w20, #0x0
  40a2b8:	cset	w0, eq  // eq = none
  40a2bc:	cmp	w0, w1, uxtb
  40a2c0:	b.ne	40a390 <ferror@plt+0x8db0>  // b.any
  40a2c4:	cbnz	w22, 40a3a4 <ferror@plt+0x8dc4>
  40a2c8:	stp	x23, x24, [sp, #48]
  40a2cc:	cbz	w20, 40a3b8 <ferror@plt+0x8dd8>
  40a2d0:	stp	x25, x26, [sp, #64]
  40a2d4:	add	x25, x19, #0x180
  40a2d8:	mov	x1, x21
  40a2dc:	mov	x0, x25
  40a2e0:	bl	401bcc <ferror@plt+0x5ec>
  40a2e4:	mov	x23, x0
  40a2e8:	ldr	x0, [sp, #200]
  40a2ec:	ldr	w1, [x0]
  40a2f0:	cmp	w1, #0x3
  40a2f4:	b.eq	40a434 <ferror@plt+0x8e54>  // b.none
  40a2f8:	ldr	x24, [sp, #136]
  40a2fc:	ldr	x1, [x0, #8]
  40a300:	mov	x0, x25
  40a304:	bl	401bcc <ferror@plt+0x5ec>
  40a308:	mov	x26, x0
  40a30c:	cbz	w22, 40a484 <ferror@plt+0x8ea4>
  40a310:	ldr	x0, [x24, #24]
  40a314:	cmp	w20, #0x2
  40a318:	cset	w1, eq  // eq = none
  40a31c:	cmp	x0, #0x1
  40a320:	cset	w2, eq  // eq = none
  40a324:	cmp	x0, #0x30
  40a328:	ccmp	w1, #0x0, #0x4, eq  // eq = none
  40a32c:	b.ne	40a4ac <ferror@plt+0x8ecc>  // b.any
  40a330:	cmp	w2, #0x0
  40a334:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  40a338:	b.ne	40a520 <ferror@plt+0x8f40>  // b.any
  40a33c:	cmp	w2, #0x0
  40a340:	ccmp	w20, #0x2, #0x4, ne  // ne = any
  40a344:	b.ne	40a498 <ferror@plt+0x8eb8>  // b.any
  40a348:	mov	w1, #0x1                   	// #1
  40a34c:	add	x0, sp, #0x98
  40a350:	bl	40c5e8 <ferror@plt+0xb008>
  40a354:	mov	x1, x24
  40a358:	add	x0, sp, #0x98
  40a35c:	bl	40c498 <ferror@plt+0xaeb8>
  40a360:	ldp	x25, x26, [sp, #64]
  40a364:	b	40a400 <ferror@plt+0x8e20>
  40a368:	mov	x3, #0x0                   	// #0
  40a36c:	add	x2, sp, #0x88
  40a370:	add	x1, sp, #0xc8
  40a374:	mov	x0, x19
  40a378:	bl	409adc <ferror@plt+0x84fc>
  40a37c:	cbz	w0, 40a424 <ferror@plt+0x8e44>
  40a380:	ldp	x19, x20, [sp, #16]
  40a384:	ldp	x21, x22, [sp, #32]
  40a388:	ldp	x29, x30, [sp], #208
  40a38c:	ret
  40a390:	mov	x1, #0x0                   	// #0
  40a394:	mov	w0, #0xf                   	// #15
  40a398:	bl	402618 <ferror@plt+0x1038>
  40a39c:	cbnz	w0, 40a380 <ferror@plt+0x8da0>
  40a3a0:	b	40a2c4 <ferror@plt+0x8ce4>
  40a3a4:	add	x2, sp, #0x88
  40a3a8:	ldr	x1, [sp, #200]
  40a3ac:	mov	x0, x19
  40a3b0:	bl	4098e8 <ferror@plt+0x8308>
  40a3b4:	b	40a37c <ferror@plt+0x8d9c>
  40a3b8:	ldr	x0, [sp, #200]
  40a3bc:	ldr	x1, [x0, #8]
  40a3c0:	add	x0, x19, #0x130
  40a3c4:	bl	401bcc <ferror@plt+0x5ec>
  40a3c8:	mov	x1, #0x1                   	// #1
  40a3cc:	bl	401bdc <ferror@plt+0x5fc>
  40a3d0:	str	x0, [sp, #136]
  40a3d4:	mov	x1, x21
  40a3d8:	add	x0, x19, #0x130
  40a3dc:	bl	401bcc <ferror@plt+0x5ec>
  40a3e0:	mov	x23, x0
  40a3e4:	ldr	x0, [sp, #200]
  40a3e8:	ldr	w1, [x0]
  40a3ec:	cmp	w1, #0x3
  40a3f0:	b.eq	40a44c <ferror@plt+0x8e6c>  // b.none
  40a3f4:	ldr	x1, [sp, #136]
  40a3f8:	add	x0, sp, #0x98
  40a3fc:	bl	405e44 <ferror@plt+0x4864>
  40a400:	add	x1, sp, #0x98
  40a404:	mov	x0, x23
  40a408:	bl	401980 <ferror@plt+0x3a0>
  40a40c:	mov	x1, #0x1                   	// #1
  40a410:	add	x0, x19, #0x90
  40a414:	bl	40189c <ferror@plt+0x2bc>
  40a418:	mov	w0, #0x0                   	// #0
  40a41c:	ldp	x23, x24, [sp, #48]
  40a420:	b	40a380 <ferror@plt+0x8da0>
  40a424:	stp	x23, x24, [sp, #48]
  40a428:	cbz	w20, 40a3d4 <ferror@plt+0x8df4>
  40a42c:	stp	x25, x26, [sp, #64]
  40a430:	b	40a2d4 <ferror@plt+0x8cf4>
  40a434:	mov	x1, #0x0                   	// #0
  40a438:	mov	w0, #0xf                   	// #15
  40a43c:	bl	402618 <ferror@plt+0x1038>
  40a440:	ldp	x23, x24, [sp, #48]
  40a444:	ldp	x25, x26, [sp, #64]
  40a448:	b	40a380 <ferror@plt+0x8da0>
  40a44c:	stp	xzr, xzr, [sp, #88]
  40a450:	stp	xzr, xzr, [sp, #104]
  40a454:	stp	xzr, xzr, [sp, #120]
  40a458:	ldr	x0, [x0, #8]
  40a45c:	str	x0, [sp, #104]
  40a460:	mov	x1, #0x1                   	// #1
  40a464:	add	x0, x19, #0x90
  40a468:	bl	40189c <ferror@plt+0x2bc>
  40a46c:	add	x1, sp, #0x58
  40a470:	mov	x0, x23
  40a474:	bl	401980 <ferror@plt+0x3a0>
  40a478:	mov	w0, #0x0                   	// #0
  40a47c:	ldp	x23, x24, [sp, #48]
  40a480:	b	40a380 <ferror@plt+0x8da0>
  40a484:	mov	x1, #0x1                   	// #1
  40a488:	mov	x0, x26
  40a48c:	bl	401bdc <ferror@plt+0x5fc>
  40a490:	mov	x24, x0
  40a494:	b	40a310 <ferror@plt+0x8d30>
  40a498:	mov	x1, x24
  40a49c:	mov	x0, x19
  40a4a0:	bl	4095ec <ferror@plt+0x800c>
  40a4a4:	mov	x24, x0
  40a4a8:	b	40a348 <ferror@plt+0x8d68>
  40a4ac:	mov	x2, #0x0                   	// #0
  40a4b0:	mov	x1, #0x1                   	// #1
  40a4b4:	add	x0, sp, #0x98
  40a4b8:	bl	401804 <ferror@plt+0x224>
  40a4bc:	mov	x1, x21
  40a4c0:	mov	x0, x25
  40a4c4:	bl	401bcc <ferror@plt+0x5ec>
  40a4c8:	mov	x23, x0
  40a4cc:	ldr	x0, [sp, #200]
  40a4d0:	ldr	x1, [x0, #8]
  40a4d4:	add	x0, sp, #0x98
  40a4d8:	bl	4019b8 <ferror@plt+0x3d8>
  40a4dc:	eor	w0, w22, #0x1
  40a4e0:	and	x0, x0, #0xff
  40a4e4:	mvn	x0, x0
  40a4e8:	ldr	x1, [x26, #8]
  40a4ec:	add	x1, x0, x1
  40a4f0:	add	x0, sp, #0x98
  40a4f4:	bl	4019b8 <ferror@plt+0x3d8>
  40a4f8:	add	x1, sp, #0x98
  40a4fc:	mov	x0, x23
  40a500:	bl	401980 <ferror@plt+0x3a0>
  40a504:	mov	x1, #0x1                   	// #1
  40a508:	add	x0, x19, #0x90
  40a50c:	bl	40189c <ferror@plt+0x2bc>
  40a510:	mov	w0, #0x0                   	// #0
  40a514:	ldp	x23, x24, [sp, #48]
  40a518:	ldp	x25, x26, [sp, #64]
  40a51c:	b	40a380 <ferror@plt+0x8da0>
  40a520:	mov	x2, #0x0                   	// #0
  40a524:	mov	x1, #0x1                   	// #1
  40a528:	add	x0, sp, #0x98
  40a52c:	bl	401804 <ferror@plt+0x224>
  40a530:	ldr	x2, [x24]
  40a534:	ldr	x1, [x24, #8]
  40a538:	add	x0, sp, #0x98
  40a53c:	bl	401908 <ferror@plt+0x328>
  40a540:	b	40a4f8 <ferror@plt+0x8f18>
  40a544:	stp	x29, x30, [sp, #-128]!
  40a548:	mov	x29, sp
  40a54c:	stp	x19, x20, [sp, #16]
  40a550:	str	x21, [sp, #32]
  40a554:	ands	w21, w2, #0xff
  40a558:	b.eq	40a5ac <ferror@plt+0x8fcc>  // b.none
  40a55c:	add	x20, x0, #0x130
  40a560:	add	x19, x0, #0x158
  40a564:	str	x1, [sp, #112]
  40a568:	ldr	x0, [x20, #8]
  40a56c:	str	x0, [sp, #120]
  40a570:	add	x2, sp, #0x68
  40a574:	add	x1, sp, #0x70
  40a578:	mov	x0, x19
  40a57c:	bl	401c24 <ferror@plt+0x644>
  40a580:	and	w0, w0, #0xff
  40a584:	cbnz	w0, 40a5b8 <ferror@plt+0x8fd8>
  40a588:	ldr	x1, [sp, #104]
  40a58c:	mov	x0, x19
  40a590:	bl	401bcc <ferror@plt+0x5ec>
  40a594:	mov	x19, x0
  40a598:	ldr	x0, [x19, #8]
  40a59c:	ldp	x19, x20, [sp, #16]
  40a5a0:	ldr	x21, [sp, #32]
  40a5a4:	ldp	x29, x30, [sp], #128
  40a5a8:	ret
  40a5ac:	add	x20, x0, #0x180
  40a5b0:	add	x19, x0, #0x1a8
  40a5b4:	b	40a564 <ferror@plt+0x8f84>
  40a5b8:	mov	w1, w21
  40a5bc:	add	x0, sp, #0x38
  40a5c0:	bl	40c5e8 <ferror@plt+0xb008>
  40a5c4:	add	x1, sp, #0x38
  40a5c8:	mov	x0, x20
  40a5cc:	bl	401980 <ferror@plt+0x3a0>
  40a5d0:	ldr	x1, [sp, #104]
  40a5d4:	mov	x0, x19
  40a5d8:	bl	401bcc <ferror@plt+0x5ec>
  40a5dc:	mov	x19, x0
  40a5e0:	ldr	x0, [sp, #112]
  40a5e4:	bl	402910 <ferror@plt+0x1330>
  40a5e8:	str	x0, [x19]
  40a5ec:	b	40a598 <ferror@plt+0x8fb8>
  40a5f0:	stp	x29, x30, [sp, #-32]!
  40a5f4:	mov	x29, sp
  40a5f8:	stp	x19, x20, [sp, #16]
  40a5fc:	mov	x19, x0
  40a600:	add	x20, x0, #0x8
  40a604:	mov	x0, x20
  40a608:	bl	4056ac <ferror@plt+0x40cc>
  40a60c:	ldr	x0, [x19, #32]
  40a610:	cbz	x0, 40a620 <ferror@plt+0x9040>
  40a614:	ldrb	w0, [x20, #40]
  40a618:	eor	w0, w0, #0x1
  40a61c:	strb	w0, [x20, #40]
  40a620:	ldp	x19, x20, [sp, #16]
  40a624:	ldp	x29, x30, [sp], #32
  40a628:	ret
  40a62c:	stp	x29, x30, [sp, #-32]!
  40a630:	mov	x29, sp
  40a634:	str	x19, [sp, #16]
  40a638:	mov	x19, x0
  40a63c:	mov	x0, x1
  40a640:	bl	405170 <ferror@plt+0x3b90>
  40a644:	cbz	x0, 40a654 <ferror@plt+0x9074>
  40a648:	ldr	x19, [sp, #16]
  40a64c:	ldp	x29, x30, [sp], #32
  40a650:	ret
  40a654:	add	x0, x19, #0x8
  40a658:	bl	405190 <ferror@plt+0x3bb0>
  40a65c:	b	40a648 <ferror@plt+0x9068>
  40a660:	stp	x29, x30, [sp, #-32]!
  40a664:	mov	x29, sp
  40a668:	stp	x19, x20, [sp, #16]
  40a66c:	mov	x20, x1
  40a670:	add	x19, x0, #0x8
  40a674:	mov	x0, x19
  40a678:	bl	4056ac <ferror@plt+0x40cc>
  40a67c:	ldr	x1, [x20, #16]
  40a680:	mov	x0, x19
  40a684:	bl	4053d8 <ferror@plt+0x3df8>
  40a688:	ldp	x19, x20, [sp, #16]
  40a68c:	ldp	x29, x30, [sp], #32
  40a690:	ret
  40a694:	stp	x29, x30, [sp, #-32]!
  40a698:	mov	x29, sp
  40a69c:	stp	x19, x20, [sp, #16]
  40a6a0:	mov	x20, x0
  40a6a4:	mov	x19, x1
  40a6a8:	mov	x1, x2
  40a6ac:	mov	x0, x19
  40a6b0:	bl	40c328 <ferror@plt+0xad48>
  40a6b4:	mov	x1, x19
  40a6b8:	add	x0, x20, #0xe0
  40a6bc:	bl	401980 <ferror@plt+0x3a0>
  40a6c0:	ldp	x19, x20, [sp, #16]
  40a6c4:	ldp	x29, x30, [sp], #32
  40a6c8:	ret
  40a6cc:	stp	x29, x30, [sp, #-304]!
  40a6d0:	mov	x29, sp
  40a6d4:	stp	x19, x20, [sp, #16]
  40a6d8:	stp	x21, x22, [sp, #32]
  40a6dc:	mov	x19, x0
  40a6e0:	mov	x20, x1
  40a6e4:	str	x1, [sp, #288]
  40a6e8:	ldr	x0, [x0, #232]
  40a6ec:	str	x0, [sp, #296]
  40a6f0:	add	x22, x19, #0x108
  40a6f4:	add	x2, sp, #0x38
  40a6f8:	add	x1, sp, #0x120
  40a6fc:	mov	x0, x22
  40a700:	bl	401c24 <ferror@plt+0x644>
  40a704:	and	w21, w0, #0xff
  40a708:	ldr	x1, [sp, #56]
  40a70c:	mov	x0, x22
  40a710:	bl	401bcc <ferror@plt+0x5ec>
  40a714:	ldr	x1, [x0, #8]
  40a718:	str	x1, [sp, #56]
  40a71c:	cbnz	w21, 40a748 <ferror@plt+0x9168>
  40a720:	add	x0, x19, #0xe0
  40a724:	bl	401bcc <ferror@plt+0x5ec>
  40a728:	bl	40c3c4 <ferror@plt+0xade4>
  40a72c:	mov	x0, x20
  40a730:	bl	4014c0 <free@plt>
  40a734:	ldr	x0, [sp, #56]
  40a738:	ldp	x19, x20, [sp, #16]
  40a73c:	ldp	x21, x22, [sp, #32]
  40a740:	ldp	x29, x30, [sp], #304
  40a744:	ret
  40a748:	mov	x2, x20
  40a74c:	add	x1, sp, #0x40
  40a750:	mov	x0, x19
  40a754:	bl	40a694 <ferror@plt+0x90b4>
  40a758:	b	40a734 <ferror@plt+0x9154>
  40a75c:	stp	x29, x30, [sp, #-96]!
  40a760:	mov	x29, sp
  40a764:	stp	x19, x20, [sp, #16]
  40a768:	str	x21, [sp, #32]
  40a76c:	mov	x19, x0
  40a770:	mov	x1, #0xa                   	// #10
  40a774:	str	x1, [sp, #56]
  40a778:	mov	x2, #0x318                 	// #792
  40a77c:	mov	w1, #0x0                   	// #0
  40a780:	bl	401390 <memset@plt>
  40a784:	stp	xzr, xzr, [sp, #72]
  40a788:	str	xzr, [sp, #88]
  40a78c:	str	xzr, [sp, #64]
  40a790:	mov	x0, #0x0                   	// #0
  40a794:	add	x20, x19, #0x18
  40a798:	mov	x21, #0x8                   	// #8
  40a79c:	add	x0, x0, x0, lsl #2
  40a7a0:	mov	x2, #0x0                   	// #0
  40a7a4:	mov	x1, x21
  40a7a8:	add	x0, x20, x0, lsl #3
  40a7ac:	bl	401804 <ferror@plt+0x224>
  40a7b0:	ldr	x0, [sp, #64]
  40a7b4:	cmp	x0, #0x2
  40a7b8:	ldr	x1, [sp, #56]
  40a7bc:	csel	x1, x1, xzr, ne  // ne = any
  40a7c0:	str	x1, [sp, #56]
  40a7c4:	add	x0, x0, x0, lsl #2
  40a7c8:	add	x1, sp, #0x38
  40a7cc:	add	x0, x20, x0, lsl #3
  40a7d0:	bl	401980 <ferror@plt+0x3a0>
  40a7d4:	ldr	x0, [sp, #64]
  40a7d8:	ldr	x1, [sp, #56]
  40a7dc:	str	x1, [x19, x0, lsl #3]
  40a7e0:	add	x0, x0, #0x1
  40a7e4:	str	x0, [sp, #64]
  40a7e8:	cmp	x0, #0x2
  40a7ec:	b.ls	40a79c <ferror@plt+0x91bc>  // b.plast
  40a7f0:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  40a7f4:	ldr	x0, [x0, #592]
  40a7f8:	ldr	x0, [x0, #1248]
  40a7fc:	ldrb	w0, [x0]
  40a800:	cmp	w0, #0x64
  40a804:	b.eq	40a91c <ferror@plt+0x933c>  // b.none
  40a808:	add	x20, x19, #0x230
  40a80c:	mov	x2, #0x1                   	// #1
  40a810:	add	x1, x19, #0x314
  40a814:	mov	x0, x20
  40a818:	bl	405540 <ferror@plt+0x3f60>
  40a81c:	mov	x0, x20
  40a820:	bl	405190 <ferror@plt+0x3bb0>
  40a824:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  40a828:	ldr	x0, [x0, #592]
  40a82c:	ldr	x0, [x0, #1248]
  40a830:	ldrb	w0, [x0]
  40a834:	cmp	w0, #0x64
  40a838:	b.ne	40a96c <ferror@plt+0x938c>  // b.any
  40a83c:	adrp	x2, 40c000 <ferror@plt+0xaa20>
  40a840:	add	x2, x2, #0x43c
  40a844:	mov	x1, #0xe0                  	// #224
  40a848:	add	x0, x19, x1
  40a84c:	bl	401804 <ferror@plt+0x224>
  40a850:	mov	x2, #0x0                   	// #0
  40a854:	mov	x1, #0x10                  	// #16
  40a858:	add	x0, x19, #0x108
  40a85c:	bl	401804 <ferror@plt+0x224>
  40a860:	adrp	x0, 413000 <ferror@plt+0x11a20>
  40a864:	add	x0, x0, #0x210
  40a868:	bl	402910 <ferror@plt+0x1330>
  40a86c:	mov	x1, x0
  40a870:	mov	x0, x19
  40a874:	bl	40a6cc <ferror@plt+0x90ec>
  40a878:	adrp	x0, 413000 <ferror@plt+0x11a20>
  40a87c:	add	x0, x0, #0x208
  40a880:	bl	402910 <ferror@plt+0x1330>
  40a884:	mov	x1, x0
  40a888:	mov	x0, x19
  40a88c:	bl	40a6cc <ferror@plt+0x90ec>
  40a890:	adrp	x20, 401000 <memcpy@plt-0x280>
  40a894:	add	x20, x20, #0xbf8
  40a898:	mov	x2, x20
  40a89c:	mov	x1, #0x28                  	// #40
  40a8a0:	add	x0, x19, #0x130
  40a8a4:	bl	401804 <ferror@plt+0x224>
  40a8a8:	mov	x2, #0x0                   	// #0
  40a8ac:	mov	x1, #0x10                  	// #16
  40a8b0:	add	x0, x19, #0x158
  40a8b4:	bl	401804 <ferror@plt+0x224>
  40a8b8:	mov	x2, x20
  40a8bc:	mov	x1, #0x28                  	// #40
  40a8c0:	add	x0, x19, #0x180
  40a8c4:	bl	401804 <ferror@plt+0x224>
  40a8c8:	mov	x2, #0x0                   	// #0
  40a8cc:	mov	x1, #0x10                  	// #16
  40a8d0:	add	x0, x19, #0x1a8
  40a8d4:	bl	401804 <ferror@plt+0x224>
  40a8d8:	adrp	x2, 40c000 <ferror@plt+0xaa20>
  40a8dc:	add	x2, x2, #0x6b8
  40a8e0:	mov	x1, #0x38                  	// #56
  40a8e4:	add	x0, x19, #0x90
  40a8e8:	bl	401804 <ferror@plt+0x224>
  40a8ec:	add	x19, x19, #0xb8
  40a8f0:	mov	x2, #0x0                   	// #0
  40a8f4:	mov	x1, #0x18                  	// #24
  40a8f8:	mov	x0, x19
  40a8fc:	bl	401804 <ferror@plt+0x224>
  40a900:	add	x1, sp, #0x48
  40a904:	mov	x0, x19
  40a908:	bl	401980 <ferror@plt+0x3a0>
  40a90c:	ldp	x19, x20, [sp, #16]
  40a910:	ldr	x21, [sp, #32]
  40a914:	ldp	x29, x30, [sp], #96
  40a918:	ret
  40a91c:	add	x20, x19, #0x1d0
  40a920:	mov	x2, #0x0                   	// #0
  40a924:	mov	x1, #0x8                   	// #8
  40a928:	mov	x0, x20
  40a92c:	bl	401804 <ferror@plt+0x224>
  40a930:	str	xzr, [sp, #64]
  40a934:	add	x1, sp, #0x40
  40a938:	mov	x0, x20
  40a93c:	bl	401980 <ferror@plt+0x3a0>
  40a940:	mov	x0, #0x100                 	// #256
  40a944:	str	x0, [x19, #504]
  40a948:	add	x20, x19, #0x200
  40a94c:	mov	x2, #0x21                  	// #33
  40a950:	add	x1, x19, #0x290
  40a954:	mov	x0, x20
  40a958:	bl	405540 <ferror@plt+0x3f60>
  40a95c:	ldr	x1, [x19, #504]
  40a960:	mov	x0, x20
  40a964:	bl	406124 <ferror@plt+0x4b44>
  40a968:	b	40a808 <ferror@plt+0x9228>
  40a96c:	mov	x1, #0x2                   	// #2
  40a970:	add	x0, x19, #0x260
  40a974:	bl	40555c <ferror@plt+0x3f7c>
  40a978:	b	40a83c <ferror@plt+0x925c>
  40a97c:	stp	x29, x30, [sp, #-48]!
  40a980:	mov	x29, sp
  40a984:	stp	x19, x20, [sp, #16]
  40a988:	str	x21, [sp, #32]
  40a98c:	mov	x19, x0
  40a990:	mov	w20, w1
  40a994:	add	x21, x0, #0xb8
  40a998:	ldr	x1, [x0, #192]
  40a99c:	sub	x1, x1, #0x1
  40a9a0:	mov	x0, x21
  40a9a4:	bl	40189c <ferror@plt+0x2bc>
  40a9a8:	ldr	x1, [x19, #152]
  40a9ac:	add	x0, x19, #0x90
  40a9b0:	bl	40189c <ferror@plt+0x2bc>
  40a9b4:	mov	x1, #0x0                   	// #0
  40a9b8:	add	x0, x19, #0xe0
  40a9bc:	bl	401bcc <ferror@plt+0x5ec>
  40a9c0:	mov	x19, x0
  40a9c4:	mov	x1, #0x0                   	// #0
  40a9c8:	mov	x0, x21
  40a9cc:	bl	401bdc <ferror@plt+0x5fc>
  40a9d0:	ldr	x1, [x19, #8]
  40a9d4:	str	x1, [x0, #8]
  40a9d8:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  40a9dc:	ldr	x2, [x0, #592]
  40a9e0:	ldr	w1, [x2, #1128]
  40a9e4:	mov	w0, #0x7fffffff            	// #2147483647
  40a9e8:	cmp	w1, w0
  40a9ec:	b.eq	40aa7c <ferror@plt+0x949c>  // b.none
  40a9f0:	cbnz	w20, 40aa58 <ferror@plt+0x9478>
  40a9f4:	ldr	w0, [x2, #1128]
  40a9f8:	cbz	w0, 40aa18 <ferror@plt+0x9438>
  40a9fc:	ldr	w1, [x2, #1128]
  40aa00:	mov	w0, #0x7fffffff            	// #2147483647
  40aa04:	cmp	w1, w0
  40aa08:	b.eq	40aa18 <ferror@plt+0x9438>  // b.none
  40aa0c:	ldrh	w1, [x2, #1138]
  40aa10:	mov	w0, #0x7                   	// #7
  40aa14:	tbnz	w1, #5, 40aa6c <ferror@plt+0x948c>
  40aa18:	ldr	w0, [x2, #1128]
  40aa1c:	str	w0, [x2, #1132]
  40aa20:	ldrh	w1, [x2, #1138]
  40aa24:	mov	w0, #0x7                   	// #7
  40aa28:	mov	w2, #0x120                 	// #288
  40aa2c:	tst	w2, w1
  40aa30:	b.eq	40aa6c <ferror@plt+0x948c>  // b.none
  40aa34:	adrp	x19, 42c000 <ferror@plt+0x2aa20>
  40aa38:	ldr	x1, [x19, #544]
  40aa3c:	adrp	x0, 412000 <ferror@plt+0x10a20>
  40aa40:	add	x0, x0, #0xe88
  40aa44:	bl	4029fc <ferror@plt+0x141c>
  40aa48:	ldr	x0, [x19, #544]
  40aa4c:	bl	402b14 <ferror@plt+0x1534>
  40aa50:	mov	w0, #0x0                   	// #0
  40aa54:	b	40aa6c <ferror@plt+0x948c>
  40aa58:	ldr	w0, [x2, #1128]
  40aa5c:	str	w0, [x2, #1132]
  40aa60:	mov	w0, w20
  40aa64:	tst	w20, #0xfffffff7
  40aa68:	b.eq	40aa20 <ferror@plt+0x9440>  // b.none
  40aa6c:	ldp	x19, x20, [sp, #16]
  40aa70:	ldr	x21, [sp, #32]
  40aa74:	ldp	x29, x30, [sp], #48
  40aa78:	ret
  40aa7c:	mov	w0, #0x7                   	// #7
  40aa80:	b	40aa6c <ferror@plt+0x948c>
  40aa84:	sub	sp, sp, #0x2a0
  40aa88:	stp	x29, x30, [sp]
  40aa8c:	mov	x29, sp
  40aa90:	stp	x19, x20, [sp, #16]
  40aa94:	stp	x21, x22, [sp, #32]
  40aa98:	stp	x23, x24, [sp, #48]
  40aa9c:	stp	x25, x26, [sp, #64]
  40aaa0:	mov	x19, x0
  40aaa4:	add	x23, x0, #0xb8
  40aaa8:	mov	x1, #0x0                   	// #0
  40aaac:	mov	x0, x23
  40aab0:	bl	401bdc <ferror@plt+0x5fc>
  40aab4:	mov	x22, x0
  40aab8:	add	x25, x19, #0xe0
  40aabc:	ldr	x1, [x0]
  40aac0:	mov	x0, x25
  40aac4:	bl	401bcc <ferror@plt+0x5ec>
  40aac8:	mov	x24, x0
  40aacc:	ldr	x26, [x0]
  40aad0:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  40aad4:	ldr	x1, [x0, #592]
  40aad8:	ldr	w0, [x1, #1128]
  40aadc:	ldr	w2, [x1, #1132]
  40aae0:	str	wzr, [sp, #116]
  40aae4:	cmp	w0, w2
  40aae8:	b.ne	40ab04 <ferror@plt+0x9524>  // b.any
  40aaec:	stp	x27, x28, [sp, #80]
  40aaf0:	add	x0, sp, #0x128
  40aaf4:	str	x0, [sp, #104]
  40aaf8:	add	x0, sp, #0xf0
  40aafc:	str	x0, [sp, #136]
  40ab00:	b	40ab84 <ferror@plt+0x95a4>
  40ab04:	mov	w20, #0x0                   	// #0
  40ab08:	b	40c174 <ferror@plt+0xab94>
  40ab0c:	add	x2, sp, #0x258
  40ab10:	add	x1, sp, #0x260
  40ab14:	mov	x0, x19
  40ab18:	bl	409b68 <ferror@plt+0x8588>
  40ab1c:	mov	w20, w0
  40ab20:	cbnz	w0, 40c1d0 <ferror@plt+0xabf0>
  40ab24:	ldr	x0, [sp, #600]
  40ab28:	bl	405170 <ferror@plt+0x3b90>
  40ab2c:	cmp	x0, #0x0
  40ab30:	cset	w27, eq  // eq = none
  40ab34:	mov	x1, #0x1                   	// #1
  40ab38:	add	x0, x19, #0x90
  40ab3c:	bl	40189c <ferror@plt+0x2bc>
  40ab40:	add	x1, x22, #0x8
  40ab44:	mov	x0, x26
  40ab48:	bl	409550 <ferror@plt+0x7f70>
  40ab4c:	cmp	w21, #0x43
  40ab50:	cset	w2, eq  // eq = none
  40ab54:	orr	w2, w27, w2
  40ab58:	mov	w20, #0x0                   	// #0
  40ab5c:	ands	w1, w2, #0xff
  40ab60:	str	w1, [sp, #116]
  40ab64:	b.ne	40abc8 <ferror@plt+0x95e8>  // b.any
  40ab68:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  40ab6c:	ldr	x1, [x0, #592]
  40ab70:	ldr	w0, [x1, #1128]
  40ab74:	ldr	w2, [x1, #1132]
  40ab78:	cmp	w20, #0x0
  40ab7c:	ccmp	w0, w2, #0x0, eq  // eq = none
  40ab80:	b.ne	40bd40 <ferror@plt+0xa760>  // b.any
  40ab84:	ldr	x0, [x22, #8]
  40ab88:	ldr	x3, [x24, #8]
  40ab8c:	cmp	x0, x3
  40ab90:	b.cs	40c16c <ferror@plt+0xab8c>  // b.hs, b.nlast
  40ab94:	add	x2, x0, #0x1
  40ab98:	str	x2, [x22, #8]
  40ab9c:	ldrb	w21, [x26, x0]
  40aba0:	cmp	w21, #0x5b
  40aba4:	b.hi	40c164 <ferror@plt+0xab84>  // b.pmore
  40aba8:	adrp	x0, 415000 <ferror@plt+0x13a20>
  40abac:	add	x0, x0, #0x29c
  40abb0:	ldrh	w0, [x0, w21, uxtw #1]
  40abb4:	adr	x2, 40abc0 <ferror@plt+0x95e0>
  40abb8:	add	x0, x2, w0, sxth #2
  40abbc:	br	x0
  40abc0:	ldr	w27, [sp, #116]
  40abc4:	b	40ab40 <ferror@plt+0x9560>
  40abc8:	mov	x1, x0
  40abcc:	add	x0, x24, #0x28
  40abd0:	bl	401bcc <ferror@plt+0x5ec>
  40abd4:	ldr	x0, [x0]
  40abd8:	str	x0, [x22, #8]
  40abdc:	str	w27, [sp, #116]
  40abe0:	b	40ab68 <ferror@plt+0x9588>
  40abe4:	add	x22, x22, #0x8
  40abe8:	mov	x1, x22
  40abec:	mov	x0, x26
  40abf0:	bl	409550 <ferror@plt+0x7f70>
  40abf4:	mov	x20, x0
  40abf8:	str	xzr, [sp, #240]
  40abfc:	mov	x1, x22
  40ac00:	mov	x0, x26
  40ac04:	bl	409550 <ferror@plt+0x7f70>
  40ac08:	mov	x1, x0
  40ac0c:	str	x0, [sp, #232]
  40ac10:	mov	x0, x25
  40ac14:	bl	401bcc <ferror@plt+0x5ec>
  40ac18:	str	x0, [sp, #128]
  40ac1c:	ldr	x0, [x0, #8]
  40ac20:	cbz	x0, 40ac78 <ferror@plt+0x9698>
  40ac24:	ldr	x0, [sp, #128]
  40ac28:	ldr	x28, [x0, #120]
  40ac2c:	cmp	x20, x28
  40ac30:	b.ne	40ac94 <ferror@plt+0x96b4>  // b.any
  40ac34:	ldr	x0, [x19, #152]
  40ac38:	sub	x0, x0, x28
  40ac3c:	str	x0, [sp, #248]
  40ac40:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  40ac44:	ldr	x0, [x0, #592]
  40ac48:	ldrh	w0, [x0, #1138]
  40ac4c:	tbnz	w0, #6, 40acd4 <ferror@plt+0x96f4>
  40ac50:	mov	x22, #0x0                   	// #0
  40ac54:	cbz	x28, 40adb8 <ferror@plt+0x97d8>
  40ac58:	add	x0, x19, #0x90
  40ac5c:	str	x0, [sp, #120]
  40ac60:	ldr	x0, [sp, #128]
  40ac64:	add	x27, x0, #0x50
  40ac68:	sub	x26, x28, #0x1
  40ac6c:	mov	w0, #0x1                   	// #1
  40ac70:	str	w0, [sp, #96]
  40ac74:	b	40ad70 <ferror@plt+0x9790>
  40ac78:	ldr	x0, [sp, #128]
  40ac7c:	ldr	x2, [x0, #208]
  40ac80:	mov	x1, #0x0                   	// #0
  40ac84:	mov	w0, #0x12                  	// #18
  40ac88:	bl	402618 <ferror@plt+0x1038>
  40ac8c:	mov	w20, w0
  40ac90:	b	40acac <ferror@plt+0x96cc>
  40ac94:	mov	x3, x20
  40ac98:	mov	x2, x28
  40ac9c:	mov	x1, #0x0                   	// #0
  40aca0:	mov	w0, #0x11                  	// #17
  40aca4:	bl	402618 <ferror@plt+0x1038>
  40aca8:	mov	w20, w0
  40acac:	mov	x1, #0x0                   	// #0
  40acb0:	mov	x0, x23
  40acb4:	bl	401bdc <ferror@plt+0x5fc>
  40acb8:	mov	x22, x0
  40acbc:	ldr	x1, [x0]
  40acc0:	mov	x0, x25
  40acc4:	bl	401bcc <ferror@plt+0x5ec>
  40acc8:	mov	x24, x0
  40accc:	ldr	x26, [x0]
  40acd0:	b	40ab68 <ferror@plt+0x9588>
  40acd4:	mov	x0, x19
  40acd8:	bl	4095ac <ferror@plt+0x7fcc>
  40acdc:	b	40ac50 <ferror@plt+0x9670>
  40ace0:	mov	x1, #0x0                   	// #0
  40ace4:	mov	w0, #0x13                  	// #19
  40ace8:	bl	402618 <ferror@plt+0x1038>
  40acec:	mov	w20, w0
  40acf0:	b	40acac <ferror@plt+0x96cc>
  40acf4:	add	x20, x20, #0x1
  40acf8:	ands	w3, w3, #0x1
  40acfc:	ccmp	x22, x20, #0x0, ne  // ne = any
  40ad00:	b.ls	40ad4c <ferror@plt+0x976c>  // b.plast
  40ad04:	sub	x1, x26, x20
  40ad08:	mov	x0, x27
  40ad0c:	bl	401bcc <ferror@plt+0x5ec>
  40ad10:	ldr	x2, [x21, #8]
  40ad14:	ldr	x1, [x0]
  40ad18:	ldr	w3, [sp, #96]
  40ad1c:	cmp	x2, x1
  40ad20:	b.ne	40acf4 <ferror@plt+0x9714>  // b.any
  40ad24:	ldr	x0, [x0, #8]
  40ad28:	cmp	x0, #0x0
  40ad2c:	cset	w1, eq  // eq = none
  40ad30:	ldr	w0, [x21]
  40ad34:	cmp	w0, #0x0
  40ad38:	cset	w0, eq  // eq = none
  40ad3c:	cmp	w0, w1, uxtb
  40ad40:	cset	w3, ne  // ne = any
  40ad44:	b	40acf4 <ferror@plt+0x9714>
  40ad48:	mov	w3, #0x1                   	// #1
  40ad4c:	ldr	w2, [x24, #8]
  40ad50:	ldr	x1, [x24]
  40ad54:	mov	x0, x19
  40ad58:	bl	40a25c <ferror@plt+0x8c7c>
  40ad5c:	mov	w20, w0
  40ad60:	cbnz	w0, 40acac <ferror@plt+0x96cc>
  40ad64:	add	x22, x22, #0x1
  40ad68:	cmp	x28, x22
  40ad6c:	b.eq	40adb8 <ferror@plt+0x97d8>  // b.none
  40ad70:	mov	x1, #0x0                   	// #0
  40ad74:	ldr	x0, [sp, #120]
  40ad78:	bl	401bdc <ferror@plt+0x5fc>
  40ad7c:	mov	x21, x0
  40ad80:	ldr	w0, [x0]
  40ad84:	cmp	w0, #0x8
  40ad88:	b.eq	40ace0 <ferror@plt+0x9700>  // b.none
  40ad8c:	sub	x1, x26, x22
  40ad90:	mov	x0, x27
  40ad94:	bl	401bcc <ferror@plt+0x5ec>
  40ad98:	mov	x24, x0
  40ad9c:	ldr	w0, [x21]
  40ada0:	mov	w3, #0x1                   	// #1
  40ada4:	tst	w0, #0xfffffffd
  40ada8:	b.ne	40ad4c <ferror@plt+0x976c>  // b.any
  40adac:	cbz	x22, 40ad48 <ferror@plt+0x9768>
  40adb0:	mov	x20, #0x0                   	// #0
  40adb4:	b	40ad04 <ferror@plt+0x9724>
  40adb8:	ldr	x1, [sp, #128]
  40adbc:	ldr	x0, [x1, #88]
  40adc0:	cmp	x28, x0
  40adc4:	b.cs	40ae54 <ferror@plt+0x9874>  // b.hs, b.nlast
  40adc8:	add	x26, x1, #0x50
  40adcc:	add	x22, x19, #0x130
  40add0:	add	x24, x19, #0x180
  40add4:	mov	w27, #0x1                   	// #1
  40add8:	b	40ae08 <ferror@plt+0x9828>
  40addc:	mov	w1, w27
  40ade0:	add	x0, sp, #0x120
  40ade4:	bl	40c5e8 <ferror@plt+0xb008>
  40ade8:	add	x1, sp, #0x120
  40adec:	mov	x0, x21
  40adf0:	bl	401980 <ferror@plt+0x3a0>
  40adf4:	add	x28, x28, #0x1
  40adf8:	ldr	x0, [sp, #128]
  40adfc:	ldr	x0, [x0, #88]
  40ae00:	cmp	x28, x0
  40ae04:	b.cs	40ae54 <ferror@plt+0x9874>  // b.hs, b.nlast
  40ae08:	mov	x1, x28
  40ae0c:	mov	x0, x26
  40ae10:	bl	401bcc <ferror@plt+0x5ec>
  40ae14:	mov	x20, x0
  40ae18:	ldr	x0, [x0, #8]
  40ae1c:	cmp	w0, #0x0
  40ae20:	ldr	x1, [x20]
  40ae24:	csel	x0, x24, x22, ne  // ne = any
  40ae28:	bl	401bcc <ferror@plt+0x5ec>
  40ae2c:	mov	x21, x0
  40ae30:	ldr	x0, [x20, #8]
  40ae34:	cbnz	x0, 40addc <ferror@plt+0x97fc>
  40ae38:	mov	x1, #0x2                   	// #2
  40ae3c:	add	x0, sp, #0x120
  40ae40:	bl	40555c <ferror@plt+0x3f7c>
  40ae44:	add	x1, sp, #0x120
  40ae48:	mov	x0, x21
  40ae4c:	bl	401980 <ferror@plt+0x3a0>
  40ae50:	b	40adf4 <ferror@plt+0x9814>
  40ae54:	add	x1, sp, #0xe8
  40ae58:	mov	x0, x23
  40ae5c:	bl	401980 <ferror@plt+0x3a0>
  40ae60:	mov	w20, #0x0                   	// #0
  40ae64:	b	40acac <ferror@plt+0x96cc>
  40ae68:	add	x2, sp, #0xb8
  40ae6c:	add	x1, sp, #0xb0
  40ae70:	mov	x0, x19
  40ae74:	bl	409b68 <ferror@plt+0x8588>
  40ae78:	mov	w20, w0
  40ae7c:	cbnz	w0, 40ab68 <ferror@plt+0x9588>
  40ae80:	cmp	w21, #0x1
  40ae84:	b.ls	40aec8 <ferror@plt+0x98e8>  // b.plast
  40ae88:	mov	w0, #0x6                   	// #6
  40ae8c:	str	w0, [sp, #232]
  40ae90:	sub	w0, w21, #0x22
  40ae94:	and	w0, w0, #0xff
  40ae98:	cmp	w0, #0x1
  40ae9c:	b.hi	40aee4 <ferror@plt+0x9904>  // b.pmore
  40aea0:	add	x1, sp, #0xe8
  40aea4:	add	x0, x19, #0x90
  40aea8:	bl	401980 <ferror@plt+0x3a0>
  40aeac:	cmp	w21, #0x23
  40aeb0:	cset	w1, eq  // eq = none
  40aeb4:	add	w1, w1, #0x28
  40aeb8:	mov	x0, x19
  40aebc:	bl	409ca0 <ferror@plt+0x86c0>
  40aec0:	mov	w20, w0
  40aec4:	b	40ab68 <ferror@plt+0x9588>
  40aec8:	mov	w0, #0x5                   	// #5
  40aecc:	str	w0, [sp, #288]
  40aed0:	ldr	x1, [sp, #184]
  40aed4:	ldr	x0, [sp, #104]
  40aed8:	bl	405e44 <ferror@plt+0x4864>
  40aedc:	mov	w0, #0x6                   	// #6
  40aee0:	str	w0, [sp, #232]
  40aee4:	add	x27, x19, #0x90
  40aee8:	add	x1, sp, #0xe8
  40aeec:	mov	x0, x27
  40aef0:	bl	401980 <ferror@plt+0x3a0>
  40aef4:	and	w1, w21, #0x1
  40aef8:	add	w1, w1, #0x1c
  40aefc:	mov	x0, x19
  40af00:	bl	409ca0 <ferror@plt+0x86c0>
  40af04:	mov	w20, w0
  40af08:	cmp	w21, #0x1
  40af0c:	b.hi	40ab68 <ferror@plt+0x9588>  // b.pmore
  40af10:	cbnz	w0, 40af30 <ferror@plt+0x9950>
  40af14:	mov	x1, #0x1                   	// #1
  40af18:	mov	x0, x27
  40af1c:	bl	40189c <ferror@plt+0x2bc>
  40af20:	add	x1, sp, #0x120
  40af24:	mov	x0, x27
  40af28:	bl	401980 <ferror@plt+0x3a0>
  40af2c:	b	40ab68 <ferror@plt+0x9588>
  40af30:	ldr	x0, [sp, #104]
  40af34:	bl	4055a4 <ferror@plt+0x3fc4>
  40af38:	b	40ab68 <ferror@plt+0x9588>
  40af3c:	mov	x1, #0x0                   	// #0
  40af40:	mov	x0, x23
  40af44:	bl	401bdc <ferror@plt+0x5fc>
  40af48:	mov	x27, x0
  40af4c:	add	x0, x19, #0x90
  40af50:	str	x0, [sp, #96]
  40af54:	cmp	w21, #0x46
  40af58:	ldr	x1, [x27, #16]
  40af5c:	cinc	x1, x1, eq  // eq = none
  40af60:	bl	409760 <ferror@plt+0x8180>
  40af64:	mov	w20, w0
  40af68:	cbz	w0, 40af94 <ferror@plt+0x99b4>
  40af6c:	mov	x1, #0x0                   	// #0
  40af70:	mov	x0, x23
  40af74:	bl	401bdc <ferror@plt+0x5fc>
  40af78:	mov	x22, x0
  40af7c:	ldr	x1, [x0]
  40af80:	mov	x0, x25
  40af84:	bl	401bcc <ferror@plt+0x5ec>
  40af88:	mov	x24, x0
  40af8c:	ldr	x26, [x0]
  40af90:	b	40ab68 <ferror@plt+0x9588>
  40af94:	ldr	x1, [x27]
  40af98:	mov	x0, x25
  40af9c:	bl	401bcc <ferror@plt+0x5ec>
  40afa0:	mov	x22, x0
  40afa4:	mov	w0, #0x5                   	// #5
  40afa8:	str	w0, [sp, #288]
  40afac:	cmp	w21, #0x46
  40afb0:	b.eq	40b090 <ferror@plt+0x9ab0>  // b.none
  40afb4:	cmp	w21, #0x48
  40afb8:	b.ne	40b0c0 <ferror@plt+0x9ae0>  // b.any
  40afbc:	mov	w0, #0x8                   	// #8
  40afc0:	str	w0, [sp, #288]
  40afc4:	ldr	x0, [x22, #88]
  40afc8:	mov	x21, #0x0                   	// #0
  40afcc:	cbz	x0, 40b014 <ferror@plt+0x9a34>
  40afd0:	add	x28, x22, #0x50
  40afd4:	add	x26, x19, #0x130
  40afd8:	add	x24, x19, #0x180
  40afdc:	mov	x1, x21
  40afe0:	mov	x0, x28
  40afe4:	bl	401bcc <ferror@plt+0x5ec>
  40afe8:	ldr	x1, [x0, #8]
  40afec:	cmp	w1, #0x0
  40aff0:	ldr	x1, [x0]
  40aff4:	csel	x0, x24, x26, ne  // ne = any
  40aff8:	bl	401bcc <ferror@plt+0x5ec>
  40affc:	mov	x1, #0x1                   	// #1
  40b000:	bl	40189c <ferror@plt+0x2bc>
  40b004:	add	x21, x21, #0x1
  40b008:	ldr	x0, [x22, #88]
  40b00c:	cmp	x21, x0
  40b010:	b.cc	40afdc <ferror@plt+0x99fc>  // b.lo, b.ul, b.last
  40b014:	ldr	x1, [x19, #152]
  40b018:	ldr	x0, [x27, #16]
  40b01c:	sub	x1, x1, x0
  40b020:	ldr	x0, [sp, #96]
  40b024:	bl	40189c <ferror@plt+0x2bc>
  40b028:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  40b02c:	ldr	x0, [x0, #592]
  40b030:	ldrh	w0, [x0, #1138]
  40b034:	tbz	w0, #6, 40b074 <ferror@plt+0x9a94>
  40b038:	add	x22, x19, #0x18
  40b03c:	mov	x21, #0x0                   	// #0
  40b040:	mov	x24, #0x1                   	// #1
  40b044:	mov	x1, x24
  40b048:	mov	x0, x22
  40b04c:	bl	40189c <ferror@plt+0x2bc>
  40b050:	mov	x1, #0x0                   	// #0
  40b054:	mov	x0, x22
  40b058:	bl	401bdc <ferror@plt+0x5fc>
  40b05c:	ldr	x0, [x0]
  40b060:	str	x0, [x19, x21, lsl #3]
  40b064:	add	x21, x21, #0x1
  40b068:	add	x22, x22, #0x28
  40b06c:	cmp	x21, #0x3
  40b070:	b.ne	40b044 <ferror@plt+0x9a64>  // b.any
  40b074:	add	x1, sp, #0x120
  40b078:	ldr	x0, [sp, #96]
  40b07c:	bl	401980 <ferror@plt+0x3a0>
  40b080:	mov	x1, #0x1                   	// #1
  40b084:	mov	x0, x23
  40b088:	bl	40189c <ferror@plt+0x2bc>
  40b08c:	b	40af6c <ferror@plt+0x998c>
  40b090:	mov	x3, #0x0                   	// #0
  40b094:	add	x2, sp, #0xb8
  40b098:	add	x1, sp, #0xe8
  40b09c:	mov	x0, x19
  40b0a0:	bl	409adc <ferror@plt+0x84fc>
  40b0a4:	cbz	w0, 40b0b0 <ferror@plt+0x9ad0>
  40b0a8:	mov	w20, w0
  40b0ac:	b	40af6c <ferror@plt+0x998c>
  40b0b0:	ldr	x1, [sp, #184]
  40b0b4:	ldr	x0, [sp, #104]
  40b0b8:	bl	405e44 <ferror@plt+0x4864>
  40b0bc:	b	40afc4 <ferror@plt+0x99e4>
  40b0c0:	mov	x1, #0x2                   	// #2
  40b0c4:	ldr	x0, [sp, #104]
  40b0c8:	bl	40555c <ferror@plt+0x3f7c>
  40b0cc:	b	40afc4 <ferror@plt+0x99e4>
  40b0d0:	add	x4, sp, #0xe8
  40b0d4:	add	x3, sp, #0xb0
  40b0d8:	add	x2, sp, #0xb8
  40b0dc:	add	x1, sp, #0xa8
  40b0e0:	mov	x0, x19
  40b0e4:	bl	409c48 <ferror@plt+0x8668>
  40b0e8:	mov	w20, w0
  40b0ec:	cbnz	w0, 40ab68 <ferror@plt+0x9588>
  40b0f0:	cmp	w21, #0x17
  40b0f4:	b.eq	40b144 <ferror@plt+0x9b64>  // b.none
  40b0f8:	cmp	w21, #0x16
  40b0fc:	b.eq	40b168 <ferror@plt+0x9b88>  // b.none
  40b100:	ldr	x1, [sp, #232]
  40b104:	ldr	x0, [sp, #184]
  40b108:	bl	4051b0 <ferror@plt+0x3bd0>
  40b10c:	mov	x1, #0x8000000000000000    	// #-9223372036854775808
  40b110:	cmp	x0, x1
  40b114:	b.eq	40b208 <ferror@plt+0x9c28>  // b.none
  40b118:	cmp	w21, #0x13
  40b11c:	b.eq	40b1e4 <ferror@plt+0x9c04>  // b.none
  40b120:	b.hi	40b1bc <ferror@plt+0x9bdc>  // b.pmore
  40b124:	cmp	w21, #0x11
  40b128:	b.eq	40b1d8 <ferror@plt+0x9bf8>  // b.none
  40b12c:	cmp	w21, #0x12
  40b130:	b.ne	40b18c <ferror@plt+0x9bac>  // b.any
  40b134:	mvn	x27, x0
  40b138:	lsr	x27, x27, #63
  40b13c:	and	w27, w27, #0xff
  40b140:	b	40b19c <ferror@plt+0x9bbc>
  40b144:	ldr	x0, [sp, #184]
  40b148:	bl	405170 <ferror@plt+0x3b90>
  40b14c:	mov	w27, #0x0                   	// #0
  40b150:	cbz	x0, 40b19c <ferror@plt+0x9bbc>
  40b154:	ldr	x0, [sp, #232]
  40b158:	bl	405170 <ferror@plt+0x3b90>
  40b15c:	cmp	x0, #0x0
  40b160:	cset	w27, ne  // ne = any
  40b164:	b	40b19c <ferror@plt+0x9bbc>
  40b168:	ldr	x0, [sp, #184]
  40b16c:	bl	405170 <ferror@plt+0x3b90>
  40b170:	mov	w27, #0x1                   	// #1
  40b174:	cbnz	x0, 40b19c <ferror@plt+0x9bbc>
  40b178:	ldr	x0, [sp, #232]
  40b17c:	bl	405170 <ferror@plt+0x3b90>
  40b180:	cmp	x0, #0x0
  40b184:	cset	w27, ne  // ne = any
  40b188:	b	40b19c <ferror@plt+0x9bbc>
  40b18c:	cmp	x0, #0x0
  40b190:	cset	w27, eq  // eq = none
  40b194:	cmp	w21, #0x10
  40b198:	b.ne	40c1c0 <ferror@plt+0xabe0>  // b.any
  40b19c:	mov	x1, #0x2                   	// #2
  40b1a0:	ldr	x0, [sp, #104]
  40b1a4:	bl	40555c <ferror@plt+0x3f7c>
  40b1a8:	cbnz	w27, 40b1fc <ferror@plt+0x9c1c>
  40b1ac:	add	x1, sp, #0x120
  40b1b0:	mov	x0, x19
  40b1b4:	bl	40964c <ferror@plt+0x806c>
  40b1b8:	b	40ab68 <ferror@plt+0x9588>
  40b1bc:	cmp	w21, #0x14
  40b1c0:	b.eq	40b1f0 <ferror@plt+0x9c10>  // b.none
  40b1c4:	cmp	w21, #0x15
  40b1c8:	b.ne	40c1c0 <ferror@plt+0xabe0>  // b.any
  40b1cc:	cmp	x0, #0x0
  40b1d0:	cset	w27, gt
  40b1d4:	b	40b19c <ferror@plt+0x9bbc>
  40b1d8:	cmp	x0, #0x0
  40b1dc:	cset	w27, le
  40b1e0:	b	40b19c <ferror@plt+0x9bbc>
  40b1e4:	cmp	x0, #0x0
  40b1e8:	cset	w27, ne  // ne = any
  40b1ec:	b	40b19c <ferror@plt+0x9bbc>
  40b1f0:	lsr	x0, x0, #63
  40b1f4:	and	w27, w0, #0xff
  40b1f8:	b	40b19c <ferror@plt+0x9bbc>
  40b1fc:	ldr	x0, [sp, #104]
  40b200:	bl	405190 <ferror@plt+0x3bb0>
  40b204:	b	40b1ac <ferror@plt+0x9bcc>
  40b208:	mov	w20, #0x8                   	// #8
  40b20c:	b	40ab68 <ferror@plt+0x9588>
  40b210:	mov	x1, #0x1                   	// #1
  40b214:	mov	x0, x25
  40b218:	bl	401bcc <ferror@plt+0x5ec>
  40b21c:	mov	x21, x0
  40b220:	ldr	x0, [x19, #192]
  40b224:	cbz	x0, 40b254 <ferror@plt+0x9c74>
  40b228:	mov	x20, #0x0                   	// #0
  40b22c:	mov	x1, x20
  40b230:	mov	x0, x23
  40b234:	bl	401bcc <ferror@plt+0x5ec>
  40b238:	ldr	x1, [x0]
  40b23c:	cmp	x1, #0x1
  40b240:	b.eq	40b2dc <ferror@plt+0x9cfc>  // b.none
  40b244:	add	x20, x20, #0x1
  40b248:	ldr	x0, [x19, #192]
  40b24c:	cmp	x20, x0
  40b250:	b.cc	40b22c <ferror@plt+0x9c4c>  // b.lo, b.ul, b.last
  40b254:	adrp	x20, 42c000 <ferror@plt+0x2aa20>
  40b258:	ldr	x0, [x20, #592]
  40b25c:	ldr	x22, [x0, #1112]
  40b260:	adrp	x1, 412000 <ferror@plt+0x10a20>
  40b264:	add	x1, x1, #0xea0
  40b268:	add	x0, sp, #0x120
  40b26c:	bl	4023a8 <ferror@plt+0xdc8>
  40b270:	ldr	x1, [x21, #8]
  40b274:	mov	x0, x21
  40b278:	bl	40189c <ferror@plt+0x2bc>
  40b27c:	mov	x2, #0x0                   	// #0
  40b280:	mov	x1, #0x1                   	// #1
  40b284:	add	x0, sp, #0xe8
  40b288:	bl	401804 <ferror@plt+0x224>
  40b28c:	ldr	x0, [x20, #592]
  40b290:	ldr	x0, [x0, #1248]
  40b294:	ldrb	w2, [x0]
  40b298:	adrp	x0, 415000 <ferror@plt+0x13a20>
  40b29c:	add	x0, x0, #0x298
  40b2a0:	adrp	x1, 415000 <ferror@plt+0x13a20>
  40b2a4:	add	x1, x1, #0x290
  40b2a8:	cmp	w2, #0x64
  40b2ac:	csel	x1, x1, x0, ne  // ne = any
  40b2b0:	add	x0, sp, #0xe8
  40b2b4:	bl	403f70 <ferror@plt+0x2990>
  40b2b8:	mov	w20, w0
  40b2bc:	cbz	w0, 40b2f0 <ferror@plt+0x9d10>
  40b2c0:	cmp	w0, #0x5
  40b2c4:	b.ne	40b3a8 <ferror@plt+0x9dc8>  // b.any
  40b2c8:	mov	x1, #0x0                   	// #0
  40b2cc:	mov	w0, #0xd                   	// #13
  40b2d0:	bl	402618 <ferror@plt+0x1038>
  40b2d4:	mov	w20, w0
  40b2d8:	b	40b3a8 <ferror@plt+0x9dc8>
  40b2dc:	mov	x1, #0x0                   	// #0
  40b2e0:	mov	w0, #0xe                   	// #14
  40b2e4:	bl	402618 <ferror@plt+0x1038>
  40b2e8:	mov	w20, w0
  40b2ec:	b	40b3bc <ferror@plt+0x9ddc>
  40b2f0:	mov	x2, #0x1                   	// #1
  40b2f4:	mov	x1, x19
  40b2f8:	add	x0, sp, #0x120
  40b2fc:	bl	403c58 <ferror@plt+0x2678>
  40b300:	ldr	x1, [sp, #232]
  40b304:	add	x0, sp, #0x120
  40b308:	bl	403b04 <ferror@plt+0x2524>
  40b30c:	mov	w20, w0
  40b310:	cbnz	w0, 40b3a0 <ferror@plt+0x9dc0>
  40b314:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  40b318:	ldr	x0, [x0, #592]
  40b31c:	ldr	x2, [x0, #1800]
  40b320:	mov	w1, #0x28                  	// #40
  40b324:	add	x0, sp, #0x120
  40b328:	blr	x2
  40b32c:	mov	w20, w0
  40b330:	cbnz	w0, 40b3a0 <ferror@plt+0x9dc0>
  40b334:	ldr	w0, [sp, #320]
  40b338:	cmp	w0, #0x22
  40b33c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40b340:	b.ne	40b3e4 <ferror@plt+0x9e04>  // b.any
  40b344:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  40b348:	ldr	x0, [x0, #592]
  40b34c:	ldrh	w0, [x0, #1138]
  40b350:	tbnz	w0, #6, 40b3f8 <ferror@plt+0x9e18>
  40b354:	mov	x1, #0x1                   	// #1
  40b358:	str	x1, [sp, #184]
  40b35c:	str	xzr, [sp, #192]
  40b360:	ldr	x0, [x19, #152]
  40b364:	str	x0, [sp, #200]
  40b368:	mov	x0, x25
  40b36c:	bl	401bcc <ferror@plt+0x5ec>
  40b370:	adrp	x21, 42c000 <ferror@plt+0x2aa20>
  40b374:	ldr	x1, [x21, #592]
  40b378:	ldrb	w1, [x1, #1140]
  40b37c:	bl	40199c <ferror@plt+0x3bc>
  40b380:	add	x1, sp, #0xb8
  40b384:	mov	x0, x23
  40b388:	bl	401980 <ferror@plt+0x3a0>
  40b38c:	ldr	x0, [x21, #592]
  40b390:	ldr	x0, [x0, #1248]
  40b394:	ldrb	w0, [x0]
  40b398:	cmp	w0, #0x64
  40b39c:	b.eq	40b404 <ferror@plt+0x9e24>  // b.none
  40b3a0:	add	x0, sp, #0x120
  40b3a4:	bl	403bf0 <ferror@plt+0x2610>
  40b3a8:	add	x0, sp, #0xe8
  40b3ac:	bl	401bf8 <ferror@plt+0x618>
  40b3b0:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  40b3b4:	ldr	x0, [x0, #592]
  40b3b8:	str	x22, [x0, #1112]
  40b3bc:	mov	x1, #0x0                   	// #0
  40b3c0:	mov	x0, x23
  40b3c4:	bl	401bdc <ferror@plt+0x5fc>
  40b3c8:	mov	x22, x0
  40b3cc:	ldr	x1, [x0]
  40b3d0:	mov	x0, x25
  40b3d4:	bl	401bcc <ferror@plt+0x5ec>
  40b3d8:	mov	x24, x0
  40b3dc:	ldr	x26, [x0]
  40b3e0:	b	40ab68 <ferror@plt+0x9588>
  40b3e4:	mov	x1, #0x0                   	// #0
  40b3e8:	mov	w0, #0xd                   	// #13
  40b3ec:	bl	402618 <ferror@plt+0x1038>
  40b3f0:	mov	w20, w0
  40b3f4:	b	40b3a0 <ferror@plt+0x9dc0>
  40b3f8:	mov	x0, x19
  40b3fc:	bl	4095ac <ferror@plt+0x7fcc>
  40b400:	b	40b354 <ferror@plt+0x9d74>
  40b404:	str	xzr, [sp, #176]
  40b408:	add	x1, sp, #0xb0
  40b40c:	add	x0, x19, #0x1d0
  40b410:	bl	401980 <ferror@plt+0x3a0>
  40b414:	b	40b3a0 <ferror@plt+0x9dc0>
  40b418:	sub	w21, w21, #0x3c
  40b41c:	add	x1, x1, w21, sxtw #3
  40b420:	ldr	x1, [x1, #1144]
  40b424:	ldr	x0, [sp, #104]
  40b428:	bl	4061b8 <ferror@plt+0x4bd8>
  40b42c:	mov	w0, #0x5                   	// #5
  40b430:	str	w0, [sp, #288]
  40b434:	add	x1, sp, #0x120
  40b438:	add	x0, x19, #0x90
  40b43c:	bl	401980 <ferror@plt+0x3a0>
  40b440:	mov	w20, #0x0                   	// #0
  40b444:	b	40ab68 <ferror@plt+0x9588>
  40b448:	mov	w4, #0x0                   	// #0
  40b44c:	mov	w3, #0x0                   	// #0
  40b450:	add	x2, x22, #0x8
  40b454:	mov	x1, x26
  40b458:	mov	x0, x19
  40b45c:	bl	4097b0 <ferror@plt+0x81d0>
  40b460:	mov	w20, w0
  40b464:	b	40ab68 <ferror@plt+0x9588>
  40b468:	add	x1, x22, #0x8
  40b46c:	mov	x0, x26
  40b470:	bl	409550 <ferror@plt+0x7f70>
  40b474:	str	x0, [sp, #296]
  40b478:	cmp	w21, #0x31
  40b47c:	b.eq	40b4dc <ferror@plt+0x9efc>  // b.none
  40b480:	add	x2, sp, #0xb8
  40b484:	add	x1, sp, #0xb0
  40b488:	mov	x0, x19
  40b48c:	bl	409b68 <ferror@plt+0x8588>
  40b490:	mov	w20, w0
  40b494:	cbnz	w0, 40ab68 <ferror@plt+0x9588>
  40b498:	add	x1, sp, #0xe8
  40b49c:	ldr	x0, [sp, #184]
  40b4a0:	bl	405f44 <ferror@plt+0x4964>
  40b4a4:	mov	w20, w0
  40b4a8:	cbnz	w0, 40ab68 <ferror@plt+0x9588>
  40b4ac:	ldr	x0, [sp, #232]
  40b4b0:	str	x0, [sp, #304]
  40b4b4:	mov	w0, #0x1                   	// #1
  40b4b8:	str	w0, [sp, #288]
  40b4bc:	add	x21, x19, #0x90
  40b4c0:	mov	x1, #0x1                   	// #1
  40b4c4:	mov	x0, x21
  40b4c8:	bl	40189c <ferror@plt+0x2bc>
  40b4cc:	add	x1, sp, #0x120
  40b4d0:	mov	x0, x21
  40b4d4:	bl	401980 <ferror@plt+0x3a0>
  40b4d8:	b	40ab68 <ferror@plt+0x9588>
  40b4dc:	mov	w0, #0x2                   	// #2
  40b4e0:	str	w0, [sp, #288]
  40b4e4:	add	x1, sp, #0x120
  40b4e8:	add	x0, x19, #0x90
  40b4ec:	bl	401980 <ferror@plt+0x3a0>
  40b4f0:	mov	w20, #0x0                   	// #0
  40b4f4:	b	40ab68 <ferror@plt+0x9588>
  40b4f8:	sub	w0, w21, #0x34
  40b4fc:	ldr	x1, [x19, w0, sxtw #3]
  40b500:	ldr	x0, [sp, #104]
  40b504:	bl	4061b8 <ferror@plt+0x4bd8>
  40b508:	sub	w21, w21, #0x2b
  40b50c:	str	w21, [sp, #288]
  40b510:	add	x1, sp, #0x120
  40b514:	add	x0, x19, #0x90
  40b518:	bl	401980 <ferror@plt+0x3a0>
  40b51c:	mov	w20, #0x0                   	// #0
  40b520:	b	40ab68 <ferror@plt+0x9588>
  40b524:	mov	x3, #0x0                   	// #0
  40b528:	add	x2, sp, #0xe8
  40b52c:	add	x1, sp, #0xb8
  40b530:	mov	x0, x19
  40b534:	bl	409adc <ferror@plt+0x84fc>
  40b538:	mov	w20, w0
  40b53c:	cbnz	w0, 40ab68 <ferror@plt+0x9588>
  40b540:	sub	w0, w21, #0x37
  40b544:	and	w0, w0, #0xff
  40b548:	cmp	w0, #0x1
  40b54c:	b.hi	40b5e0 <ferror@plt+0xa000>  // b.pmore
  40b550:	cmp	w21, #0x39
  40b554:	b.eq	40b5f8 <ferror@plt+0xa018>  // b.none
  40b558:	cmp	w21, #0x3a
  40b55c:	b.eq	40b614 <ferror@plt+0xa034>  // b.none
  40b560:	cmp	w21, #0x37
  40b564:	b.eq	40b628 <ferror@plt+0xa048>  // b.none
  40b568:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  40b56c:	ldr	x0, [x0, #592]
  40b570:	ldr	x0, [x0, #1248]
  40b574:	ldrb	w0, [x0]
  40b578:	cmp	w0, #0x64
  40b57c:	b.ne	40b5a4 <ferror@plt+0x9fc4>  // b.any
  40b580:	ldr	x0, [sp, #184]
  40b584:	ldr	w0, [x0]
  40b588:	sub	w0, w0, #0x2
  40b58c:	mov	x1, #0x0                   	// #0
  40b590:	cmp	w0, #0x1
  40b594:	b.ls	40b5b0 <ferror@plt+0x9fd0>  // b.plast
  40b598:	ldr	x0, [sp, #232]
  40b59c:	ldr	x1, [x0]
  40b5a0:	cbz	x1, 40b6c0 <ferror@plt+0xa0e0>
  40b5a4:	ldr	x0, [sp, #232]
  40b5a8:	bl	405e78 <ferror@plt+0x4898>
  40b5ac:	mov	x1, x0
  40b5b0:	ldr	x0, [sp, #104]
  40b5b4:	bl	4061b8 <ferror@plt+0x4bd8>
  40b5b8:	mov	w0, #0x5                   	// #5
  40b5bc:	str	w0, [sp, #288]
  40b5c0:	add	x21, x19, #0x90
  40b5c4:	mov	x1, #0x1                   	// #1
  40b5c8:	mov	x0, x21
  40b5cc:	bl	40189c <ferror@plt+0x2bc>
  40b5d0:	add	x1, sp, #0x120
  40b5d4:	mov	x0, x21
  40b5d8:	bl	401980 <ferror@plt+0x3a0>
  40b5dc:	b	40ab68 <ferror@plt+0x9588>
  40b5e0:	ldr	x1, [sp, #232]
  40b5e4:	ldr	x0, [sp, #184]
  40b5e8:	bl	40971c <ferror@plt+0x813c>
  40b5ec:	cbz	w0, 40b550 <ferror@plt+0x9f70>
  40b5f0:	mov	w20, w0
  40b5f4:	b	40ab68 <ferror@plt+0x9588>
  40b5f8:	ldr	x2, [x19, #16]
  40b5fc:	ldr	x1, [sp, #104]
  40b600:	ldr	x0, [sp, #232]
  40b604:	bl	408a68 <ferror@plt+0x7488>
  40b608:	cbz	w0, 40b5b8 <ferror@plt+0x9fd8>
  40b60c:	mov	w20, w0
  40b610:	b	40ab68 <ferror@plt+0x9588>
  40b614:	ldr	x1, [sp, #232]
  40b618:	ldr	x0, [sp, #104]
  40b61c:	bl	405e44 <ferror@plt+0x4864>
  40b620:	strb	wzr, [sp, #336]
  40b624:	b	40b5b8 <ferror@plt+0x9fd8>
  40b628:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  40b62c:	ldr	x0, [x0, #592]
  40b630:	ldr	x0, [x0, #1248]
  40b634:	ldrb	w0, [x0]
  40b638:	cmp	w0, #0x64
  40b63c:	b.eq	40b650 <ferror@plt+0xa070>  // b.none
  40b640:	ldr	x0, [sp, #184]
  40b644:	ldr	w0, [x0]
  40b648:	cmp	w0, #0x2
  40b64c:	b.eq	40b67c <ferror@plt+0xa09c>  // b.none
  40b650:	ldr	x0, [sp, #184]
  40b654:	ldr	w1, [x0]
  40b658:	sub	w2, w1, #0x2
  40b65c:	cmp	w2, #0x1
  40b660:	b.ls	40b694 <ferror@plt+0xa0b4>  // b.plast
  40b664:	ldr	x0, [sp, #232]
  40b668:	ldr	x1, [x0]
  40b66c:	cbz	x1, 40b688 <ferror@plt+0xa0a8>
  40b670:	bl	405e80 <ferror@plt+0x48a0>
  40b674:	mov	x1, x0
  40b678:	b	40b5b0 <ferror@plt+0x9fd0>
  40b67c:	ldr	x0, [sp, #232]
  40b680:	ldr	x1, [x0, #8]
  40b684:	b	40b5b0 <ferror@plt+0x9fd0>
  40b688:	ldr	x1, [x0, #32]
  40b68c:	cbz	x1, 40b69c <ferror@plt+0xa0bc>
  40b690:	b	40b670 <ferror@plt+0xa090>
  40b694:	cmp	w1, #0x3
  40b698:	b.eq	40b6b8 <ferror@plt+0xa0d8>  // b.none
  40b69c:	ldr	x0, [sp, #232]
  40b6a0:	ldr	x1, [x0, #16]
  40b6a4:	mov	x0, x19
  40b6a8:	bl	4096ec <ferror@plt+0x810c>
  40b6ac:	bl	4012a0 <strlen@plt>
  40b6b0:	mov	x1, x0
  40b6b4:	b	40b5b0 <ferror@plt+0x9fd0>
  40b6b8:	ldr	x1, [x0, #8]
  40b6bc:	b	40b6a4 <ferror@plt+0xa0c4>
  40b6c0:	ldr	x1, [x0, #32]
  40b6c4:	cbz	x1, 40b5b0 <ferror@plt+0x9fd0>
  40b6c8:	b	40b5a4 <ferror@plt+0x9fc4>
  40b6cc:	mov	w0, #0x4                   	// #4
  40b6d0:	str	w0, [sp, #616]
  40b6d4:	add	x1, x22, #0x8
  40b6d8:	mov	x0, x26
  40b6dc:	bl	409550 <ferror@plt+0x7f70>
  40b6e0:	str	x0, [sp, #624]
  40b6e4:	add	x1, sp, #0x268
  40b6e8:	add	x0, x19, #0x90
  40b6ec:	bl	401980 <ferror@plt+0x3a0>
  40b6f0:	mov	w20, #0x0                   	// #0
  40b6f4:	b	40ab68 <ferror@plt+0x9588>
  40b6f8:	sub	w21, w21, #0x2c
  40b6fc:	str	w21, [sp, #616]
  40b700:	add	x1, sp, #0x268
  40b704:	add	x0, x19, #0x90
  40b708:	bl	401980 <ferror@plt+0x3a0>
  40b70c:	mov	w20, #0x0                   	// #0
  40b710:	b	40ab68 <ferror@plt+0x9588>
  40b714:	mov	x2, #0x0                   	// #0
  40b718:	mov	w1, w21
  40b71c:	mov	x0, x19
  40b720:	bl	409ff4 <ferror@plt+0x8a14>
  40b724:	mov	w20, w0
  40b728:	b	40ab68 <ferror@plt+0x9588>
  40b72c:	mov	w0, #0x3                   	// #3
  40b730:	str	w0, [sp, #616]
  40b734:	add	x1, x22, #0x8
  40b738:	mov	x0, x26
  40b73c:	bl	409550 <ferror@plt+0x7f70>
  40b740:	str	x0, [sp, #624]
  40b744:	add	x1, sp, #0x268
  40b748:	add	x0, x19, #0x90
  40b74c:	bl	401980 <ferror@plt+0x3a0>
  40b750:	mov	w20, #0x0                   	// #0
  40b754:	b	40ab68 <ferror@plt+0x9588>
  40b758:	add	x4, sp, #0xe8
  40b75c:	add	x3, sp, #0xb0
  40b760:	add	x2, sp, #0xb8
  40b764:	add	x1, sp, #0xa8
  40b768:	mov	x0, x19
  40b76c:	bl	409c48 <ferror@plt+0x8668>
  40b770:	mov	w20, w0
  40b774:	cbnz	w0, 40ab68 <ferror@plt+0x9588>
  40b778:	sub	w20, w21, #0x7
  40b77c:	sxtw	x20, w20
  40b780:	adrp	x0, 412000 <ferror@plt+0x10a20>
  40b784:	add	x0, x0, #0xec8
  40b788:	ldr	x3, [x0, x20, lsl #3]
  40b78c:	ldr	x2, [x19, #16]
  40b790:	ldr	x1, [sp, #232]
  40b794:	ldr	x0, [sp, #184]
  40b798:	blr	x3
  40b79c:	mov	x1, x0
  40b7a0:	ldr	x21, [sp, #104]
  40b7a4:	mov	x0, x21
  40b7a8:	bl	40555c <ferror@plt+0x3f7c>
  40b7ac:	adrp	x0, 412000 <ferror@plt+0x10a20>
  40b7b0:	add	x0, x0, #0xf10
  40b7b4:	ldr	x4, [x0, x20, lsl #3]
  40b7b8:	ldr	x3, [x19, #16]
  40b7bc:	mov	x2, x21
  40b7c0:	ldr	x1, [sp, #232]
  40b7c4:	ldr	x0, [sp, #184]
  40b7c8:	blr	x4
  40b7cc:	mov	w20, w0
  40b7d0:	cbnz	w0, 40b7e4 <ferror@plt+0xa204>
  40b7d4:	add	x1, sp, #0x120
  40b7d8:	mov	x0, x19
  40b7dc:	bl	40964c <ferror@plt+0x806c>
  40b7e0:	b	40ab68 <ferror@plt+0x9588>
  40b7e4:	ldr	x0, [sp, #104]
  40b7e8:	bl	4055a4 <ferror@plt+0x3fc4>
  40b7ec:	b	40ab68 <ferror@plt+0x9588>
  40b7f0:	add	x2, sp, #0xe8
  40b7f4:	add	x1, sp, #0xb8
  40b7f8:	mov	x0, x19
  40b7fc:	bl	409b68 <ferror@plt+0x8588>
  40b800:	mov	w20, w0
  40b804:	cbnz	w0, 40ab68 <ferror@plt+0x9588>
  40b808:	ldr	x0, [sp, #232]
  40b80c:	ldr	x1, [x0, #24]
  40b810:	ldr	x0, [sp, #104]
  40b814:	bl	40555c <ferror@plt+0x3f7c>
  40b818:	sub	w21, w21, #0x4
  40b81c:	adrp	x0, 412000 <ferror@plt+0x10a20>
  40b820:	add	x0, x0, #0xeb0
  40b824:	ldr	x2, [x0, w21, sxtw #3]
  40b828:	ldr	x1, [sp, #232]
  40b82c:	add	x0, sp, #0x120
  40b830:	blr	x2
  40b834:	mov	w0, #0x5                   	// #5
  40b838:	str	w0, [sp, #288]
  40b83c:	add	x21, x19, #0x90
  40b840:	mov	x1, #0x1                   	// #1
  40b844:	mov	x0, x21
  40b848:	bl	40189c <ferror@plt+0x2bc>
  40b84c:	add	x1, sp, #0x120
  40b850:	mov	x0, x21
  40b854:	bl	401980 <ferror@plt+0x3a0>
  40b858:	b	40ab68 <ferror@plt+0x9588>
  40b85c:	mov	w1, w21
  40b860:	mov	x0, x19
  40b864:	bl	409ca0 <ferror@plt+0x86c0>
  40b868:	mov	w20, w0
  40b86c:	b	40ab68 <ferror@plt+0x9588>
  40b870:	add	x21, x19, #0x90
  40b874:	mov	x1, #0x1                   	// #1
  40b878:	mov	x0, x21
  40b87c:	bl	409760 <ferror@plt+0x8180>
  40b880:	mov	w20, w0
  40b884:	cbnz	w0, 40c1d8 <ferror@plt+0xabf8>
  40b888:	mov	x1, #0x1                   	// #1
  40b88c:	mov	x0, x21
  40b890:	bl	40189c <ferror@plt+0x2bc>
  40b894:	b	40ab68 <ferror@plt+0x9588>
  40b898:	mov	x1, #0x1                   	// #1
  40b89c:	mov	x0, x23
  40b8a0:	bl	40189c <ferror@plt+0x2bc>
  40b8a4:	mov	x1, #0x1                   	// #1
  40b8a8:	add	x0, x19, #0x1d0
  40b8ac:	bl	40189c <ferror@plt+0x2bc>
  40b8b0:	mov	x1, #0x0                   	// #0
  40b8b4:	mov	x0, x23
  40b8b8:	bl	401bdc <ferror@plt+0x5fc>
  40b8bc:	mov	x22, x0
  40b8c0:	ldr	x1, [x0]
  40b8c4:	mov	x0, x25
  40b8c8:	bl	401bcc <ferror@plt+0x5ec>
  40b8cc:	mov	x24, x0
  40b8d0:	ldr	x26, [x0]
  40b8d4:	mov	w20, #0x0                   	// #0
  40b8d8:	b	40ab68 <ferror@plt+0x9588>
  40b8dc:	mov	x3, #0x2                   	// #2
  40b8e0:	add	x2, sp, #0xb0
  40b8e4:	add	x1, sp, #0x98
  40b8e8:	mov	x0, x19
  40b8ec:	bl	409adc <ferror@plt+0x84fc>
  40b8f0:	mov	w20, w0
  40b8f4:	cbnz	w0, 40ab68 <ferror@plt+0x9588>
  40b8f8:	ldr	x1, [sp, #176]
  40b8fc:	ldr	x0, [sp, #152]
  40b900:	bl	40971c <ferror@plt+0x813c>
  40b904:	mov	w20, w0
  40b908:	cbnz	w0, 40ab68 <ferror@plt+0x9588>
  40b90c:	add	x4, sp, #0xe8
  40b910:	add	x3, sp, #0xa8
  40b914:	add	x2, sp, #0xb8
  40b918:	add	x1, sp, #0xa0
  40b91c:	mov	x0, x19
  40b920:	bl	409c48 <ferror@plt+0x8668>
  40b924:	mov	w20, w0
  40b928:	cbnz	w0, 40ab68 <ferror@plt+0x9588>
  40b92c:	ldr	x1, [sp, #152]
  40b930:	ldr	w0, [x1]
  40b934:	cmp	w0, #0x1
  40b938:	b.ne	40b95c <ferror@plt+0xa37c>  // b.any
  40b93c:	ldr	x0, [sp, #160]
  40b940:	ldr	w0, [x0]
  40b944:	cmp	w0, #0x1
  40b948:	b.eq	40b9a8 <ferror@plt+0xa3c8>  // b.none
  40b94c:	ldr	x0, [sp, #168]
  40b950:	ldr	w0, [x0]
  40b954:	cmp	w0, #0x1
  40b958:	b.eq	40b9a8 <ferror@plt+0xa3c8>  // b.none
  40b95c:	ldr	x0, [sp, #232]
  40b960:	ldr	x1, [x0, #24]
  40b964:	ldr	x20, [sp, #104]
  40b968:	mov	x0, x20
  40b96c:	bl	40555c <ferror@plt+0x3f7c>
  40b970:	mov	x3, x20
  40b974:	ldr	x2, [sp, #232]
  40b978:	ldr	x1, [sp, #184]
  40b97c:	ldr	x0, [sp, #176]
  40b980:	bl	408ee8 <ferror@plt+0x7908>
  40b984:	mov	w20, w0
  40b988:	cbnz	w0, 40b9c0 <ferror@plt+0xa3e0>
  40b98c:	mov	x1, #0x1                   	// #1
  40b990:	add	x0, x19, #0x90
  40b994:	bl	40189c <ferror@plt+0x2bc>
  40b998:	add	x1, sp, #0x120
  40b99c:	mov	x0, x19
  40b9a0:	bl	40964c <ferror@plt+0x806c>
  40b9a4:	b	40ab68 <ferror@plt+0x9588>
  40b9a8:	add	x2, sp, #0xb0
  40b9ac:	mov	x0, x19
  40b9b0:	bl	4098e8 <ferror@plt+0x8308>
  40b9b4:	mov	w20, w0
  40b9b8:	cbz	w0, 40b95c <ferror@plt+0xa37c>
  40b9bc:	b	40ab68 <ferror@plt+0x9588>
  40b9c0:	ldr	x0, [sp, #104]
  40b9c4:	bl	4055a4 <ferror@plt+0x3fc4>
  40b9c8:	b	40ab68 <ferror@plt+0x9588>
  40b9cc:	add	x4, sp, #0xb8
  40b9d0:	add	x3, sp, #0xa8
  40b9d4:	add	x2, sp, #0xb0
  40b9d8:	add	x1, sp, #0xa0
  40b9dc:	mov	x0, x19
  40b9e0:	bl	409c48 <ferror@plt+0x8668>
  40b9e4:	mov	w20, w0
  40b9e8:	cbnz	w0, 40ab68 <ferror@plt+0x9588>
  40b9ec:	ldr	x2, [x19, #16]
  40b9f0:	ldr	x1, [sp, #184]
  40b9f4:	ldr	x0, [sp, #176]
  40b9f8:	bl	406244 <ferror@plt+0x4c64>
  40b9fc:	mov	x20, x0
  40ba00:	mov	x1, x0
  40ba04:	ldr	x21, [sp, #136]
  40ba08:	mov	x0, x21
  40ba0c:	bl	40555c <ferror@plt+0x3f7c>
  40ba10:	mov	x1, x20
  40ba14:	ldr	x20, [sp, #104]
  40ba18:	mov	x0, x20
  40ba1c:	bl	40555c <ferror@plt+0x3f7c>
  40ba20:	ldr	x4, [x19, #16]
  40ba24:	mov	x3, x21
  40ba28:	mov	x2, x20
  40ba2c:	ldr	x1, [sp, #184]
  40ba30:	ldr	x0, [sp, #176]
  40ba34:	bl	408db0 <ferror@plt+0x77d0>
  40ba38:	mov	w20, w0
  40ba3c:	cbnz	w0, 40ba64 <ferror@plt+0xa484>
  40ba40:	add	x1, sp, #0x120
  40ba44:	mov	x0, x19
  40ba48:	bl	40964c <ferror@plt+0x806c>
  40ba4c:	mov	w0, #0x5                   	// #5
  40ba50:	str	w0, [sp, #232]
  40ba54:	add	x1, sp, #0xe8
  40ba58:	add	x0, x19, #0x90
  40ba5c:	bl	401980 <ferror@plt+0x3a0>
  40ba60:	b	40ab68 <ferror@plt+0x9588>
  40ba64:	ldr	x0, [sp, #104]
  40ba68:	bl	4055a4 <ferror@plt+0x3fc4>
  40ba6c:	ldr	x0, [sp, #136]
  40ba70:	bl	4055a4 <ferror@plt+0x3fc4>
  40ba74:	b	40ab68 <ferror@plt+0x9588>
  40ba78:	cmp	w21, #0x4f
  40ba7c:	cset	w0, eq  // eq = none
  40ba80:	str	w0, [sp, #116]
  40ba84:	ldr	x24, [x24, #8]
  40ba88:	mov	x3, #0x0                   	// #0
  40ba8c:	add	x2, sp, #0xb8
  40ba90:	add	x1, sp, #0xb0
  40ba94:	mov	x0, x19
  40ba98:	bl	409adc <ferror@plt+0x84fc>
  40ba9c:	mov	w20, w0
  40baa0:	cbnz	w0, 40bba0 <ferror@plt+0xa5c0>
  40baa4:	cmp	w21, #0x4f
  40baa8:	b.eq	40bb60 <ferror@plt+0xa580>  // b.none
  40baac:	ldr	x0, [sp, #176]
  40bab0:	ldr	w1, [x0]
  40bab4:	cmp	w1, #0x3
  40bab8:	b.ne	40bba0 <ferror@plt+0xa5c0>  // b.any
  40babc:	ldr	x1, [x0, #8]
  40bac0:	add	x21, x1, #0x2
  40bac4:	mov	x0, x19
  40bac8:	bl	4096ec <ferror@plt+0x810c>
  40bacc:	mov	x27, x0
  40bad0:	mov	x1, x21
  40bad4:	mov	x0, x25
  40bad8:	bl	401bcc <ferror@plt+0x5ec>
  40badc:	ldr	x0, [x0, #8]
  40bae0:	cbnz	x0, 40bc18 <ferror@plt+0xa638>
  40bae4:	mov	x2, x21
  40bae8:	mov	x1, x19
  40baec:	add	x0, sp, #0x120
  40baf0:	bl	403c58 <ferror@plt+0x2678>
  40baf4:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  40baf8:	ldr	x0, [x0, #592]
  40bafc:	ldr	x1, [x0, #1112]
  40bb00:	add	x0, sp, #0x120
  40bb04:	bl	4023a8 <ferror@plt+0xdc8>
  40bb08:	mov	x1, x27
  40bb0c:	add	x0, sp, #0x120
  40bb10:	bl	403b04 <ferror@plt+0x2524>
  40bb14:	mov	w27, w0
  40bb18:	cbnz	w0, 40bb3c <ferror@plt+0xa55c>
  40bb1c:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  40bb20:	ldr	x0, [x0, #592]
  40bb24:	ldr	x2, [x0, #1800]
  40bb28:	mov	w1, #0x4                   	// #4
  40bb2c:	add	x0, sp, #0x120
  40bb30:	blr	x2
  40bb34:	mov	w27, w0
  40bb38:	cbz	w0, 40bc10 <ferror@plt+0xa630>
  40bb3c:	add	x0, sp, #0x120
  40bb40:	bl	403bf0 <ferror@plt+0x2610>
  40bb44:	mov	x1, x21
  40bb48:	mov	x0, x25
  40bb4c:	bl	401bcc <ferror@plt+0x5ec>
  40bb50:	ldr	x1, [x0, #8]
  40bb54:	bl	40189c <ferror@plt+0x2bc>
  40bb58:	mov	w20, w27
  40bb5c:	b	40bb94 <ferror@plt+0xa5b4>
  40bb60:	add	x21, x22, #0x8
  40bb64:	mov	x1, x21
  40bb68:	mov	x0, x26
  40bb6c:	bl	409550 <ferror@plt+0x7f70>
  40bb70:	mov	x27, x0
  40bb74:	mov	x1, x21
  40bb78:	mov	x0, x26
  40bb7c:	bl	409550 <ferror@plt+0x7f70>
  40bb80:	ldr	x1, [sp, #176]
  40bb84:	ldr	x1, [x1, #32]
  40bb88:	cbnz	x1, 40bbcc <ferror@plt+0xa5ec>
  40bb8c:	cmn	x0, #0x1
  40bb90:	b.ne	40bbc8 <ferror@plt+0xa5e8>  // b.any
  40bb94:	mov	x1, #0x1                   	// #1
  40bb98:	add	x0, x19, #0x90
  40bb9c:	bl	40189c <ferror@plt+0x2bc>
  40bba0:	mov	x1, #0x0                   	// #0
  40bba4:	mov	x0, x23
  40bba8:	bl	401bdc <ferror@plt+0x5fc>
  40bbac:	mov	x22, x0
  40bbb0:	ldr	x1, [x0]
  40bbb4:	mov	x0, x25
  40bbb8:	bl	401bcc <ferror@plt+0x5ec>
  40bbbc:	mov	x24, x0
  40bbc0:	ldr	x26, [x0]
  40bbc4:	b	40ab68 <ferror@plt+0x9588>
  40bbc8:	mov	x27, x0
  40bbcc:	mov	x1, x27
  40bbd0:	add	x0, x19, #0x130
  40bbd4:	bl	401bcc <ferror@plt+0x5ec>
  40bbd8:	mov	x1, #0x0                   	// #0
  40bbdc:	bl	401bdc <ferror@plt+0x5fc>
  40bbe0:	str	x0, [sp, #184]
  40bbe4:	ldr	x1, [x0]
  40bbe8:	cbnz	x1, 40bbfc <ferror@plt+0xa61c>
  40bbec:	ldr	x1, [x0, #32]
  40bbf0:	cbnz	x1, 40bbfc <ferror@plt+0xa61c>
  40bbf4:	ldr	x1, [x0, #16]
  40bbf8:	b	40bac0 <ferror@plt+0xa4e0>
  40bbfc:	mov	x1, #0x0                   	// #0
  40bc00:	mov	w0, #0xf                   	// #15
  40bc04:	bl	402618 <ferror@plt+0x1038>
  40bc08:	mov	w20, w0
  40bc0c:	b	40bb94 <ferror@plt+0xa5b4>
  40bc10:	add	x0, sp, #0x120
  40bc14:	bl	403bf0 <ferror@plt+0x2610>
  40bc18:	str	xzr, [sp, #240]
  40bc1c:	ldr	x0, [x19, #152]
  40bc20:	str	x0, [sp, #248]
  40bc24:	str	x21, [sp, #232]
  40bc28:	mov	x1, #0x1                   	// #1
  40bc2c:	add	x0, x19, #0x90
  40bc30:	bl	40189c <ferror@plt+0x2bc>
  40bc34:	ldr	x0, [x19, #192]
  40bc38:	cmp	x0, #0x1
  40bc3c:	b.ls	40bc50 <ferror@plt+0xa670>  // b.plast
  40bc40:	ldr	x0, [x22, #8]
  40bc44:	sub	x24, x24, #0x1
  40bc48:	cmp	x0, x24
  40bc4c:	b.eq	40bc6c <ferror@plt+0xa68c>  // b.none
  40bc50:	ldr	x1, [sp, #136]
  40bc54:	add	x0, x19, #0x1d0
  40bc58:	bl	401980 <ferror@plt+0x3a0>
  40bc5c:	add	x1, sp, #0xe8
  40bc60:	mov	x0, x23
  40bc64:	bl	401980 <ferror@plt+0x3a0>
  40bc68:	b	40bba0 <ferror@plt+0xa5c0>
  40bc6c:	ldrb	w0, [x26, x0]
  40bc70:	cmp	w0, #0x4b
  40bc74:	b.ne	40bc50 <ferror@plt+0xa670>  // b.any
  40bc78:	mov	x1, #0x0                   	// #0
  40bc7c:	add	x0, x19, #0x1d0
  40bc80:	bl	401bdc <ferror@plt+0x5fc>
  40bc84:	ldr	x1, [x0]
  40bc88:	add	x1, x1, #0x1
  40bc8c:	str	x1, [x0]
  40bc90:	mov	x1, #0x1                   	// #1
  40bc94:	mov	x0, x23
  40bc98:	bl	40189c <ferror@plt+0x2bc>
  40bc9c:	b	40bc5c <ferror@plt+0xa67c>
  40bca0:	mov	x21, #0x0                   	// #0
  40bca4:	mov	w27, #0x3f                  	// #63
  40bca8:	ldr	x0, [x19, #152]
  40bcac:	cmp	x21, x0
  40bcb0:	b.cs	40bcd4 <ferror@plt+0xa6f4>  // b.hs, b.nlast
  40bcb4:	mov	x2, x21
  40bcb8:	mov	w1, w27
  40bcbc:	mov	x0, x19
  40bcc0:	bl	409ff4 <ferror@plt+0x8a14>
  40bcc4:	mov	w20, w0
  40bcc8:	add	x21, x21, #0x1
  40bccc:	cbz	w0, 40bca8 <ferror@plt+0xa6c8>
  40bcd0:	b	40bd30 <ferror@plt+0xa750>
  40bcd4:	mov	w20, #0x0                   	// #0
  40bcd8:	b	40ab68 <ferror@plt+0x9588>
  40bcdc:	ldr	x1, [x19, #152]
  40bce0:	add	x0, x19, #0x90
  40bce4:	bl	40189c <ferror@plt+0x2bc>
  40bce8:	mov	w20, #0x0                   	// #0
  40bcec:	b	40ab68 <ferror@plt+0x9588>
  40bcf0:	mov	w0, #0x5                   	// #5
  40bcf4:	str	w0, [sp, #288]
  40bcf8:	ldr	x1, [x19, #152]
  40bcfc:	ldr	x0, [sp, #104]
  40bd00:	bl	4061b8 <ferror@plt+0x4bd8>
  40bd04:	add	x1, sp, #0x120
  40bd08:	add	x0, x19, #0x90
  40bd0c:	bl	401980 <ferror@plt+0x3a0>
  40bd10:	mov	w20, #0x0                   	// #0
  40bd14:	b	40ab68 <ferror@plt+0x9588>
  40bd18:	add	x21, x19, #0x90
  40bd1c:	mov	x1, #0x1                   	// #1
  40bd20:	mov	x0, x21
  40bd24:	bl	409760 <ferror@plt+0x8180>
  40bd28:	mov	w20, w0
  40bd2c:	cbz	w0, 40bd54 <ferror@plt+0xa774>
  40bd30:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  40bd34:	ldr	x1, [x0, #592]
  40bd38:	ldr	w0, [x1, #1128]
  40bd3c:	ldr	w2, [x1, #1132]
  40bd40:	cmp	w20, #0x0
  40bd44:	ccmp	w20, #0x7, #0x4, ne  // ne = any
  40bd48:	b.eq	40c1b0 <ferror@plt+0xabd0>  // b.none
  40bd4c:	ldp	x27, x28, [sp, #80]
  40bd50:	b	40c180 <ferror@plt+0xaba0>
  40bd54:	mov	x1, #0x0                   	// #0
  40bd58:	mov	x0, x21
  40bd5c:	bl	401bdc <ferror@plt+0x5fc>
  40bd60:	mov	x1, x0
  40bd64:	str	x0, [sp, #608]
  40bd68:	add	x0, sp, #0x268
  40bd6c:	bl	40c63c <ferror@plt+0xb05c>
  40bd70:	add	x1, sp, #0x268
  40bd74:	mov	x0, x21
  40bd78:	bl	401980 <ferror@plt+0x3a0>
  40bd7c:	b	40ab68 <ferror@plt+0x9588>
  40bd80:	add	x21, x19, #0x90
  40bd84:	mov	x1, #0x2                   	// #2
  40bd88:	mov	x0, x21
  40bd8c:	bl	409760 <ferror@plt+0x8180>
  40bd90:	mov	w20, w0
  40bd94:	cbnz	w0, 40bd30 <ferror@plt+0xa750>
  40bd98:	mov	x1, #0x0                   	// #0
  40bd9c:	mov	x0, x21
  40bda0:	bl	401bdc <ferror@plt+0x5fc>
  40bda4:	str	x0, [sp, #608]
  40bda8:	mov	x1, #0x1                   	// #1
  40bdac:	mov	x0, x21
  40bdb0:	bl	401bdc <ferror@plt+0x5fc>
  40bdb4:	ldr	x1, [sp, #608]
  40bdb8:	ldp	x2, x3, [x1]
  40bdbc:	add	x4, sp, #0x230
  40bdc0:	stp	x2, x3, [x4, #56]
  40bdc4:	ldp	x2, x3, [x1, #16]
  40bdc8:	stp	x2, x3, [x4, #72]
  40bdcc:	ldp	x2, x3, [x1, #32]
  40bdd0:	stp	x2, x3, [x4, #88]
  40bdd4:	ldr	x2, [x1, #48]
  40bdd8:	str	x2, [sp, #664]
  40bddc:	ldp	x2, x3, [x0]
  40bde0:	stp	x2, x3, [x1]
  40bde4:	ldp	x2, x3, [x0, #16]
  40bde8:	stp	x2, x3, [x1, #16]
  40bdec:	ldp	x2, x3, [x0, #32]
  40bdf0:	stp	x2, x3, [x1, #32]
  40bdf4:	ldr	x2, [x0, #48]
  40bdf8:	str	x2, [x1, #48]
  40bdfc:	ldp	x2, x3, [x4, #56]
  40be00:	stp	x2, x3, [x0]
  40be04:	ldp	x2, x3, [x4, #72]
  40be08:	stp	x2, x3, [x0, #16]
  40be0c:	ldp	x2, x3, [x4, #88]
  40be10:	stp	x2, x3, [x0, #32]
  40be14:	ldr	x1, [sp, #664]
  40be18:	str	x1, [x0, #48]
  40be1c:	b	40ab68 <ferror@plt+0x9588>
  40be20:	mov	x3, #0x0                   	// #0
  40be24:	add	x2, sp, #0xa0
  40be28:	add	x1, sp, #0x98
  40be2c:	mov	x0, x19
  40be30:	bl	409adc <ferror@plt+0x84fc>
  40be34:	mov	w20, w0
  40be38:	cbz	w0, 40be64 <ferror@plt+0xa884>
  40be3c:	mov	x1, #0x0                   	// #0
  40be40:	mov	x0, x23
  40be44:	bl	401bdc <ferror@plt+0x5fc>
  40be48:	mov	x22, x0
  40be4c:	ldr	x1, [x0]
  40be50:	mov	x0, x25
  40be54:	bl	401bcc <ferror@plt+0x5ec>
  40be58:	mov	x24, x0
  40be5c:	ldr	x26, [x0]
  40be60:	b	40ab68 <ferror@plt+0x9588>
  40be64:	mov	x1, #0x0                   	// #0
  40be68:	mov	x0, x25
  40be6c:	bl	401bcc <ferror@plt+0x5ec>
  40be70:	ldr	x22, [x0, #136]
  40be74:	ldr	x2, [sp, #152]
  40be78:	ldr	w1, [x2]
  40be7c:	sub	w3, w1, #0x2
  40be80:	cmp	w3, #0x1
  40be84:	b.ls	40bf08 <ferror@plt+0xa928>  // b.plast
  40be88:	ldr	x1, [sp, #160]
  40be8c:	ldr	x2, [x1]
  40be90:	cbz	x2, 40bed8 <ferror@plt+0xa8f8>
  40be94:	add	x0, sp, #0xb8
  40be98:	bl	405e44 <ferror@plt+0x4864>
  40be9c:	ldr	x1, [sp, #200]
  40bea0:	add	x0, sp, #0xb8
  40bea4:	bl	4053d8 <ferror@plt+0x3df8>
  40bea8:	strb	wzr, [sp, #224]
  40beac:	mov	x3, #0x0                   	// #0
  40beb0:	add	x2, sp, #0xb8
  40beb4:	add	x1, x19, #0x200
  40beb8:	mov	x0, x2
  40bebc:	bl	408910 <ferror@plt+0x7330>
  40bec0:	mov	w21, w0
  40bec4:	cbz	w0, 40bee4 <ferror@plt+0xa904>
  40bec8:	add	x0, sp, #0xb8
  40becc:	bl	4055a4 <ferror@plt+0x3fc4>
  40bed0:	mov	w20, w21
  40bed4:	b	40be3c <ferror@plt+0xa85c>
  40bed8:	ldr	x2, [x1, #32]
  40bedc:	cbz	x2, 40bf10 <ferror@plt+0xa930>
  40bee0:	b	40be94 <ferror@plt+0xa8b4>
  40bee4:	add	x1, sp, #0xb0
  40bee8:	add	x0, sp, #0xb8
  40beec:	bl	405f44 <ferror@plt+0x4964>
  40bef0:	mov	w21, w0
  40bef4:	cbnz	w0, 40bec8 <ferror@plt+0xa8e8>
  40bef8:	ldrb	w21, [sp, #176]
  40befc:	add	x0, sp, #0xb8
  40bf00:	bl	4055a4 <ferror@plt+0x3fc4>
  40bf04:	b	40bf2c <ferror@plt+0xa94c>
  40bf08:	cmp	w1, #0x3
  40bf0c:	b.eq	40bf98 <ferror@plt+0xa9b8>  // b.none
  40bf10:	ldr	x1, [sp, #160]
  40bf14:	ldr	x1, [x1, #16]
  40bf18:	add	x0, x0, #0x80
  40bf1c:	bl	401bcc <ferror@plt+0x5ec>
  40bf20:	ldr	x0, [x0]
  40bf24:	str	x0, [sp, #168]
  40bf28:	ldrb	w21, [x0]
  40bf2c:	strb	w21, [sp, #144]
  40bf30:	strb	wzr, [sp, #145]
  40bf34:	adrp	x2, 413000 <ferror@plt+0x11a20>
  40bf38:	add	x2, x2, #0x210
  40bf3c:	add	x1, sp, #0x120
  40bf40:	mov	x0, x19
  40bf44:	bl	40a694 <ferror@plt+0x90b4>
  40bf48:	add	x0, sp, #0x90
  40bf4c:	bl	402910 <ferror@plt+0x1330>
  40bf50:	str	x0, [sp, #168]
  40bf54:	mov	x1, #0x0                   	// #0
  40bf58:	mov	x0, x25
  40bf5c:	bl	401bcc <ferror@plt+0x5ec>
  40bf60:	add	x1, sp, #0xa8
  40bf64:	add	x0, x0, #0x80
  40bf68:	bl	401980 <ferror@plt+0x3a0>
  40bf6c:	mov	w0, #0x3                   	// #3
  40bf70:	str	w0, [sp, #232]
  40bf74:	str	x22, [sp, #240]
  40bf78:	add	x21, x19, #0x90
  40bf7c:	mov	x1, #0x1                   	// #1
  40bf80:	mov	x0, x21
  40bf84:	bl	40189c <ferror@plt+0x2bc>
  40bf88:	add	x1, sp, #0xe8
  40bf8c:	mov	x0, x21
  40bf90:	bl	401980 <ferror@plt+0x3a0>
  40bf94:	b	40be3c <ferror@plt+0xa85c>
  40bf98:	ldr	x1, [x2, #8]
  40bf9c:	b	40bf18 <ferror@plt+0xa938>
  40bfa0:	mov	x3, #0x0                   	// #0
  40bfa4:	add	x2, sp, #0x120
  40bfa8:	add	x1, sp, #0xe8
  40bfac:	mov	x0, x19
  40bfb0:	bl	409adc <ferror@plt+0x84fc>
  40bfb4:	mov	w20, w0
  40bfb8:	cbnz	w0, 40ab68 <ferror@plt+0x9588>
  40bfbc:	ldr	x1, [sp, #232]
  40bfc0:	ldr	w0, [x1]
  40bfc4:	sub	w2, w0, #0x2
  40bfc8:	cmp	w2, #0x1
  40bfcc:	b.ls	40bff8 <ferror@plt+0xaa18>  // b.plast
  40bfd0:	ldr	x0, [sp, #288]
  40bfd4:	ldr	x1, [x0]
  40bfd8:	cbz	x1, 40bfec <ferror@plt+0xaa0c>
  40bfdc:	ldr	x1, [x19, #504]
  40bfe0:	bl	4071e4 <ferror@plt+0x5c04>
  40bfe4:	mov	w20, w0
  40bfe8:	b	40ab68 <ferror@plt+0x9588>
  40bfec:	ldr	x1, [x0, #32]
  40bff0:	cbz	x1, 40c000 <ferror@plt+0xaa20>
  40bff4:	b	40bfdc <ferror@plt+0xa9fc>
  40bff8:	cmp	w0, #0x3
  40bffc:	b.eq	40c018 <ferror@plt+0xaa38>  // b.none
  40c000:	ldr	x0, [sp, #288]
  40c004:	ldr	x1, [x0, #16]
  40c008:	mov	x0, x19
  40c00c:	bl	4096ec <ferror@plt+0x810c>
  40c010:	bl	40988c <ferror@plt+0x82ac>
  40c014:	b	40ab68 <ferror@plt+0x9588>
  40c018:	ldr	x1, [x1, #8]
  40c01c:	b	40c008 <ferror@plt+0xaa28>
  40c020:	cmp	w21, #0x57
  40c024:	cset	w4, eq  // eq = none
  40c028:	mov	w3, #0x1                   	// #1
  40c02c:	add	x2, x22, #0x8
  40c030:	mov	x1, x26
  40c034:	mov	x0, x19
  40c038:	bl	4097b0 <ferror@plt+0x81d0>
  40c03c:	mov	w20, w0
  40c040:	b	40ab68 <ferror@plt+0x9588>
  40c044:	add	x1, x22, #0x8
  40c048:	mov	x0, x26
  40c04c:	bl	409550 <ferror@plt+0x7f70>
  40c050:	mov	w3, #0x1                   	// #1
  40c054:	mov	w2, #0x0                   	// #0
  40c058:	mov	x1, x0
  40c05c:	mov	x0, x19
  40c060:	bl	40a25c <ferror@plt+0x8c7c>
  40c064:	mov	w20, w0
  40c068:	b	40ab68 <ferror@plt+0x9588>
  40c06c:	cmp	w21, #0x5a
  40c070:	b.ne	40c088 <ferror@plt+0xaaa8>  // b.any
  40c074:	mov	x0, #0x2                   	// #2
  40c078:	str	x0, [sp, #288]
  40c07c:	mov	x21, #0x0                   	// #0
  40c080:	add	x20, x19, #0x1d0
  40c084:	b	40c0dc <ferror@plt+0xaafc>
  40c088:	add	x2, sp, #0xe8
  40c08c:	add	x1, sp, #0xb8
  40c090:	mov	x0, x19
  40c094:	bl	409b68 <ferror@plt+0x8588>
  40c098:	mov	w20, w0
  40c09c:	cbnz	w0, 40c13c <ferror@plt+0xab5c>
  40c0a0:	add	x1, sp, #0x120
  40c0a4:	ldr	x0, [sp, #232]
  40c0a8:	bl	405f44 <ferror@plt+0x4964>
  40c0ac:	mov	w20, w0
  40c0b0:	cbnz	w0, 40c13c <ferror@plt+0xab5c>
  40c0b4:	mov	x1, #0x1                   	// #1
  40c0b8:	add	x0, x19, #0x90
  40c0bc:	bl	40189c <ferror@plt+0x2bc>
  40c0c0:	ldr	x21, [sp, #288]
  40c0c4:	cbnz	x21, 40c07c <ferror@plt+0xaa9c>
  40c0c8:	b	40c110 <ferror@plt+0xab30>
  40c0cc:	sub	x0, x0, x1
  40c0d0:	str	x0, [sp, #288]
  40c0d4:	add	x21, x21, #0x1
  40c0d8:	cbz	x0, 40c110 <ferror@plt+0xab30>
  40c0dc:	ldr	x0, [x19, #472]
  40c0e0:	cmp	x21, x0
  40c0e4:	b.cs	40c110 <ferror@plt+0xab30>  // b.hs, b.nlast
  40c0e8:	mov	x1, x21
  40c0ec:	mov	x0, x20
  40c0f0:	bl	401bdc <ferror@plt+0x5fc>
  40c0f4:	ldr	x0, [x0]
  40c0f8:	add	x1, x0, #0x1
  40c0fc:	ldr	x0, [sp, #288]
  40c100:	cmp	x1, x0
  40c104:	b.cc	40c0cc <ferror@plt+0xaaec>  // b.lo, b.ul, b.last
  40c108:	str	xzr, [sp, #288]
  40c10c:	add	x21, x21, #0x1
  40c110:	ldr	x0, [x19, #192]
  40c114:	mov	w20, #0x7                   	// #7
  40c118:	cmp	x21, x0
  40c11c:	b.eq	40c13c <ferror@plt+0xab5c>  // b.none
  40c120:	mov	x1, x21
  40c124:	mov	x0, x23
  40c128:	bl	40189c <ferror@plt+0x2bc>
  40c12c:	mov	x1, x21
  40c130:	add	x0, x19, #0x1d0
  40c134:	bl	40189c <ferror@plt+0x2bc>
  40c138:	mov	w20, #0x0                   	// #0
  40c13c:	mov	x1, #0x0                   	// #0
  40c140:	mov	x0, x23
  40c144:	bl	401bdc <ferror@plt+0x5fc>
  40c148:	mov	x22, x0
  40c14c:	ldr	x1, [x0]
  40c150:	mov	x0, x25
  40c154:	bl	401bcc <ferror@plt+0x5ec>
  40c158:	mov	x24, x0
  40c15c:	ldr	x26, [x0]
  40c160:	b	40ab68 <ferror@plt+0x9588>
  40c164:	mov	w20, #0x0                   	// #0
  40c168:	b	40ab68 <ferror@plt+0x9588>
  40c16c:	mov	w20, #0x0                   	// #0
  40c170:	ldp	x27, x28, [sp, #80]
  40c174:	ldr	w0, [x1, #1128]
  40c178:	cmp	w0, w2
  40c17c:	b.eq	40c190 <ferror@plt+0xabb0>  // b.none
  40c180:	mov	w1, w20
  40c184:	mov	x0, x19
  40c188:	bl	40a97c <ferror@plt+0x939c>
  40c18c:	mov	w20, w0
  40c190:	mov	w0, w20
  40c194:	ldp	x19, x20, [sp, #16]
  40c198:	ldp	x21, x22, [sp, #32]
  40c19c:	ldp	x23, x24, [sp, #48]
  40c1a0:	ldp	x25, x26, [sp, #64]
  40c1a4:	ldp	x29, x30, [sp]
  40c1a8:	add	sp, sp, #0x2a0
  40c1ac:	ret
  40c1b0:	ldp	x27, x28, [sp, #80]
  40c1b4:	b	40c174 <ferror@plt+0xab94>
  40c1b8:	mov	w20, #0x7                   	// #7
  40c1bc:	b	40bd30 <ferror@plt+0xa750>
  40c1c0:	mov	x1, #0x2                   	// #2
  40c1c4:	ldr	x0, [sp, #104]
  40c1c8:	bl	40555c <ferror@plt+0x3f7c>
  40c1cc:	b	40b1ac <ferror@plt+0x9bcc>
  40c1d0:	ldp	x27, x28, [sp, #80]
  40c1d4:	b	40c190 <ferror@plt+0xabb0>
  40c1d8:	ldp	x27, x28, [sp, #80]
  40c1dc:	b	40c190 <ferror@plt+0xabb0>
  40c1e0:	stp	x29, x30, [sp, #-16]!
  40c1e4:	mov	x29, sp
  40c1e8:	ldr	x0, [x0]
  40c1ec:	bl	4014c0 <free@plt>
  40c1f0:	ldp	x29, x30, [sp], #16
  40c1f4:	ret
  40c1f8:	stp	x29, x30, [sp, #-32]!
  40c1fc:	mov	x29, sp
  40c200:	str	x19, [sp, #16]
  40c204:	mov	x19, x0
  40c208:	ldr	x0, [x19], #16
  40c20c:	bl	4014c0 <free@plt>
  40c210:	mov	x0, x19
  40c214:	bl	4055a4 <ferror@plt+0x3fc4>
  40c218:	ldr	x19, [sp, #16]
  40c21c:	ldp	x29, x30, [sp], #32
  40c220:	ret
  40c224:	stp	x29, x30, [sp, #-16]!
  40c228:	mov	x29, sp
  40c22c:	ldr	x1, [x1]
  40c230:	ldr	x0, [x0]
  40c234:	bl	401480 <strcmp@plt>
  40c238:	ldp	x29, x30, [sp], #16
  40c23c:	ret
  40c240:	stp	x29, x30, [sp, #-96]!
  40c244:	mov	x29, sp
  40c248:	stp	x19, x20, [sp, #16]
  40c24c:	stp	x21, x22, [sp, #32]
  40c250:	stp	x23, x24, [sp, #48]
  40c254:	str	x25, [sp, #64]
  40c258:	mov	x20, x0
  40c25c:	mov	x0, x1
  40c260:	mov	x24, x2
  40c264:	mov	w23, w3
  40c268:	mov	x25, x4
  40c26c:	cmp	w3, #0x0
  40c270:	cset	w2, eq  // eq = none
  40c274:	mov	x1, x24
  40c278:	bl	40a544 <ferror@plt+0x8f64>
  40c27c:	mov	x21, x0
  40c280:	ldr	x0, [x20, #88]
  40c284:	cbz	x0, 40c2f4 <ferror@plt+0xad14>
  40c288:	mov	x19, #0x0                   	// #0
  40c28c:	add	x22, x20, #0x50
  40c290:	b	40c2a4 <ferror@plt+0xacc4>
  40c294:	add	x19, x19, #0x1
  40c298:	ldr	x0, [x20, #88]
  40c29c:	cmp	x0, x19
  40c2a0:	b.ls	40c2f4 <ferror@plt+0xad14>  // b.plast
  40c2a4:	mov	x1, x19
  40c2a8:	mov	x0, x22
  40c2ac:	bl	401bcc <ferror@plt+0x5ec>
  40c2b0:	ldr	x1, [x0]
  40c2b4:	cmp	x1, x21
  40c2b8:	b.ne	40c294 <ferror@plt+0xacb4>  // b.any
  40c2bc:	ldr	x0, [x0, #8]
  40c2c0:	cmp	w23, w0
  40c2c4:	b.ne	40c294 <ferror@plt+0xacb4>  // b.any
  40c2c8:	adrp	x0, 412000 <ferror@plt+0x10a20>
  40c2cc:	add	x0, x0, #0x8d8
  40c2d0:	adrp	x3, 415000 <ferror@plt+0x13a20>
  40c2d4:	add	x3, x3, #0x358
  40c2d8:	cmp	w23, #0x1
  40c2dc:	csel	x3, x3, x0, eq  // eq = none
  40c2e0:	mov	x2, x24
  40c2e4:	mov	x1, x25
  40c2e8:	mov	w0, #0x1f                  	// #31
  40c2ec:	bl	402618 <ferror@plt+0x1038>
  40c2f0:	b	40c310 <ferror@plt+0xad30>
  40c2f4:	str	x21, [sp, #80]
  40c2f8:	mov	w23, w23
  40c2fc:	str	x23, [sp, #88]
  40c300:	add	x1, sp, #0x50
  40c304:	add	x0, x20, #0x50
  40c308:	bl	401980 <ferror@plt+0x3a0>
  40c30c:	mov	w0, #0x0                   	// #0
  40c310:	ldp	x19, x20, [sp, #16]
  40c314:	ldp	x21, x22, [sp, #32]
  40c318:	ldp	x23, x24, [sp, #48]
  40c31c:	ldr	x25, [sp, #64]
  40c320:	ldp	x29, x30, [sp], #96
  40c324:	ret
  40c328:	stp	x29, x30, [sp, #-32]!
  40c32c:	mov	x29, sp
  40c330:	stp	x19, x20, [sp, #16]
  40c334:	mov	x19, x0
  40c338:	mov	x20, x1
  40c33c:	mov	x2, #0x0                   	// #0
  40c340:	mov	x1, #0x1                   	// #1
  40c344:	bl	401804 <ferror@plt+0x224>
  40c348:	adrp	x2, 40c000 <ferror@plt+0xaa20>
  40c34c:	add	x2, x2, #0x1e0
  40c350:	mov	x1, #0x8                   	// #8
  40c354:	add	x0, x19, #0x80
  40c358:	bl	401804 <ferror@plt+0x224>
  40c35c:	adrp	x2, 40c000 <ferror@plt+0xaa20>
  40c360:	add	x2, x2, #0x1f8
  40c364:	mov	x1, #0x40                  	// #64
  40c368:	add	x0, x19, #0xa8
  40c36c:	bl	401804 <ferror@plt+0x224>
  40c370:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  40c374:	ldr	x0, [x0, #592]
  40c378:	ldr	x0, [x0, #1248]
  40c37c:	ldrb	w0, [x0]
  40c380:	cmp	w0, #0x64
  40c384:	b.ne	40c398 <ferror@plt+0xadb8>  // b.any
  40c388:	str	x20, [x19, #208]
  40c38c:	ldp	x19, x20, [sp, #16]
  40c390:	ldp	x29, x30, [sp], #32
  40c394:	ret
  40c398:	mov	x2, #0x0                   	// #0
  40c39c:	mov	x1, #0x10                  	// #16
  40c3a0:	add	x0, x19, #0x50
  40c3a4:	bl	401804 <ferror@plt+0x224>
  40c3a8:	mov	x2, #0x0                   	// #0
  40c3ac:	mov	x1, #0x8                   	// #8
  40c3b0:	add	x0, x19, #0x28
  40c3b4:	bl	401804 <ferror@plt+0x224>
  40c3b8:	str	xzr, [x19, #120]
  40c3bc:	strb	wzr, [x19, #216]
  40c3c0:	b	40c388 <ferror@plt+0xada8>
  40c3c4:	stp	x29, x30, [sp, #-32]!
  40c3c8:	mov	x29, sp
  40c3cc:	str	x19, [sp, #16]
  40c3d0:	mov	x19, x0
  40c3d4:	ldr	x1, [x0, #8]
  40c3d8:	bl	40189c <ferror@plt+0x2bc>
  40c3dc:	ldr	x1, [x19, #136]
  40c3e0:	add	x0, x19, #0x80
  40c3e4:	bl	40189c <ferror@plt+0x2bc>
  40c3e8:	ldr	x1, [x19, #176]
  40c3ec:	add	x0, x19, #0xa8
  40c3f0:	bl	40189c <ferror@plt+0x2bc>
  40c3f4:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  40c3f8:	ldr	x0, [x0, #592]
  40c3fc:	ldr	x0, [x0, #1248]
  40c400:	ldrb	w0, [x0]
  40c404:	cmp	w0, #0x64
  40c408:	b.ne	40c418 <ferror@plt+0xae38>  // b.any
  40c40c:	ldr	x19, [sp, #16]
  40c410:	ldp	x29, x30, [sp], #32
  40c414:	ret
  40c418:	ldr	x1, [x19, #88]
  40c41c:	add	x0, x19, #0x50
  40c420:	bl	40189c <ferror@plt+0x2bc>
  40c424:	ldr	x1, [x19, #48]
  40c428:	add	x0, x19, #0x28
  40c42c:	bl	40189c <ferror@plt+0x2bc>
  40c430:	str	xzr, [x19, #120]
  40c434:	strb	wzr, [x19, #216]
  40c438:	b	40c40c <ferror@plt+0xae2c>
  40c43c:	stp	x29, x30, [sp, #-32]!
  40c440:	mov	x29, sp
  40c444:	str	x19, [sp, #16]
  40c448:	mov	x19, x0
  40c44c:	bl	401bf8 <ferror@plt+0x618>
  40c450:	add	x0, x19, #0x80
  40c454:	bl	401bf8 <ferror@plt+0x618>
  40c458:	add	x0, x19, #0xa8
  40c45c:	bl	401bf8 <ferror@plt+0x618>
  40c460:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  40c464:	ldr	x0, [x0, #592]
  40c468:	ldr	x0, [x0, #1248]
  40c46c:	ldrb	w0, [x0]
  40c470:	cmp	w0, #0x64
  40c474:	b.ne	40c484 <ferror@plt+0xaea4>  // b.any
  40c478:	ldr	x19, [sp, #16]
  40c47c:	ldp	x29, x30, [sp], #32
  40c480:	ret
  40c484:	add	x0, x19, #0x50
  40c488:	bl	401bf8 <ferror@plt+0x618>
  40c48c:	add	x0, x19, #0x28
  40c490:	bl	401bf8 <ferror@plt+0x618>
  40c494:	b	40c478 <ferror@plt+0xae98>
  40c498:	stp	x29, x30, [sp, #-48]!
  40c49c:	mov	x29, sp
  40c4a0:	stp	x21, x22, [sp, #32]
  40c4a4:	mov	x22, x0
  40c4a8:	mov	x21, x1
  40c4ac:	ldr	x1, [x0, #8]
  40c4b0:	bl	40189c <ferror@plt+0x2bc>
  40c4b4:	ldr	x1, [x21, #16]
  40c4b8:	mov	x0, x22
  40c4bc:	bl	401840 <ferror@plt+0x260>
  40c4c0:	ldr	x0, [x21, #8]
  40c4c4:	str	x0, [x22, #8]
  40c4c8:	ldr	x0, [x21, #8]
  40c4cc:	cbz	x0, 40c514 <ferror@plt+0xaf34>
  40c4d0:	stp	x19, x20, [sp, #16]
  40c4d4:	mov	x19, #0x0                   	// #0
  40c4d8:	mov	x1, x19
  40c4dc:	mov	x0, x22
  40c4e0:	bl	401bcc <ferror@plt+0x5ec>
  40c4e4:	mov	x20, x0
  40c4e8:	mov	x1, x19
  40c4ec:	mov	x0, x21
  40c4f0:	bl	401bcc <ferror@plt+0x5ec>
  40c4f4:	mov	x1, x0
  40c4f8:	mov	x0, x20
  40c4fc:	bl	405e44 <ferror@plt+0x4864>
  40c500:	add	x19, x19, #0x1
  40c504:	ldr	x1, [x21, #8]
  40c508:	cmp	x1, x19
  40c50c:	b.hi	40c4d8 <ferror@plt+0xaef8>  // b.pmore
  40c510:	ldp	x19, x20, [sp, #16]
  40c514:	ldp	x21, x22, [sp, #32]
  40c518:	ldp	x29, x30, [sp], #48
  40c51c:	ret
  40c520:	stp	x29, x30, [sp, #-96]!
  40c524:	mov	x29, sp
  40c528:	stp	x19, x20, [sp, #16]
  40c52c:	mov	x19, x0
  40c530:	mov	x20, x1
  40c534:	bl	401840 <ferror@plt+0x260>
  40c538:	ldr	x0, [x19, #24]
  40c53c:	cmp	x0, #0x30
  40c540:	b.eq	40c594 <ferror@plt+0xafb4>  // b.none
  40c544:	str	x21, [sp, #32]
  40c548:	ldr	x0, [x19, #8]
  40c54c:	mov	w21, #0x1                   	// #1
  40c550:	cmp	x20, x0
  40c554:	b.ls	40c58c <ferror@plt+0xafac>  // b.plast
  40c558:	mov	w1, w21
  40c55c:	add	x0, sp, #0x30
  40c560:	bl	40c5e8 <ferror@plt+0xb008>
  40c564:	add	x1, sp, #0x30
  40c568:	mov	x0, x19
  40c56c:	bl	401980 <ferror@plt+0x3a0>
  40c570:	ldr	x0, [x19, #8]
  40c574:	cmp	x0, x20
  40c578:	b.cc	40c558 <ferror@plt+0xaf78>  // b.lo, b.ul, b.last
  40c57c:	ldr	x21, [sp, #32]
  40c580:	ldp	x19, x20, [sp, #16]
  40c584:	ldp	x29, x30, [sp], #96
  40c588:	ret
  40c58c:	ldr	x21, [sp, #32]
  40c590:	b	40c580 <ferror@plt+0xafa0>
  40c594:	ldr	x1, [x19, #32]
  40c598:	adrp	x0, 405000 <ferror@plt+0x3a20>
  40c59c:	add	x0, x0, #0x5a4
  40c5a0:	cmp	x1, x0
  40c5a4:	b.ne	40c544 <ferror@plt+0xaf64>  // b.any
  40c5a8:	ldr	x0, [x19, #8]
  40c5ac:	cmp	x20, x0
  40c5b0:	b.ls	40c580 <ferror@plt+0xafa0>  // b.plast
  40c5b4:	str	x21, [sp, #32]
  40c5b8:	mov	x21, #0x2                   	// #2
  40c5bc:	mov	x1, x21
  40c5c0:	add	x0, sp, #0x30
  40c5c4:	bl	40555c <ferror@plt+0x3f7c>
  40c5c8:	add	x1, sp, #0x30
  40c5cc:	mov	x0, x19
  40c5d0:	bl	401980 <ferror@plt+0x3a0>
  40c5d4:	ldr	x0, [x19, #8]
  40c5d8:	cmp	x0, x20
  40c5dc:	b.cc	40c5bc <ferror@plt+0xafdc>  // b.lo, b.ul, b.last
  40c5e0:	ldr	x21, [sp, #32]
  40c5e4:	b	40c580 <ferror@plt+0xafa0>
  40c5e8:	stp	x29, x30, [sp, #-32]!
  40c5ec:	mov	x29, sp
  40c5f0:	str	x19, [sp, #16]
  40c5f4:	mov	x19, x0
  40c5f8:	tst	w1, #0xff
  40c5fc:	b.eq	40c628 <ferror@plt+0xb048>  // b.none
  40c600:	adrp	x2, 405000 <ferror@plt+0x3a20>
  40c604:	add	x2, x2, #0x5a4
  40c608:	mov	x1, #0x30                  	// #48
  40c60c:	bl	401804 <ferror@plt+0x224>
  40c610:	mov	x1, #0x1                   	// #1
  40c614:	mov	x0, x19
  40c618:	bl	40c520 <ferror@plt+0xaf40>
  40c61c:	ldr	x19, [sp, #16]
  40c620:	ldp	x29, x30, [sp], #32
  40c624:	ret
  40c628:	adrp	x2, 401000 <memcpy@plt-0x280>
  40c62c:	add	x2, x2, #0xbf8
  40c630:	mov	x1, #0x28                  	// #40
  40c634:	bl	401804 <ferror@plt+0x224>
  40c638:	b	40c610 <ferror@plt+0xb030>
  40c63c:	ldr	w2, [x1]
  40c640:	str	w2, [x0]
  40c644:	cmp	w2, #0x4
  40c648:	b.hi	40c660 <ferror@plt+0xb080>  // b.pmore
  40c64c:	cmp	w2, #0x2
  40c650:	b.hi	40c690 <ferror@plt+0xb0b0>  // b.pmore
  40c654:	ldp	x2, x3, [x1, #8]
  40c658:	stp	x2, x3, [x0, #8]
  40c65c:	ret
  40c660:	cmp	w2, #0x5
  40c664:	b.eq	40c674 <ferror@plt+0xb094>  // b.none
  40c668:	sub	w2, w2, #0x9
  40c66c:	cmp	w2, #0x2
  40c670:	b.hi	40c6b4 <ferror@plt+0xb0d4>  // b.pmore
  40c674:	stp	x29, x30, [sp, #-16]!
  40c678:	mov	x29, sp
  40c67c:	add	x1, x1, #0x8
  40c680:	add	x0, x0, #0x8
  40c684:	bl	405e44 <ferror@plt+0x4864>
  40c688:	ldp	x29, x30, [sp], #16
  40c68c:	ret
  40c690:	add	x2, x0, #0x8
  40c694:	add	x3, x1, #0x8
  40c698:	ldp	x4, x5, [x1, #8]
  40c69c:	stp	x4, x5, [x0, #8]
  40c6a0:	ldp	x0, x1, [x1, #24]
  40c6a4:	stp	x0, x1, [x2, #16]
  40c6a8:	ldp	x0, x1, [x3, #32]
  40c6ac:	stp	x0, x1, [x2, #32]
  40c6b0:	ret
  40c6b4:	ret
  40c6b8:	ldr	w1, [x0]
  40c6bc:	cmp	w1, #0x5
  40c6c0:	b.eq	40c6d0 <ferror@plt+0xb0f0>  // b.none
  40c6c4:	sub	w1, w1, #0x9
  40c6c8:	cmp	w1, #0x2
  40c6cc:	b.hi	40c6e8 <ferror@plt+0xb108>  // b.pmore
  40c6d0:	stp	x29, x30, [sp, #-16]!
  40c6d4:	mov	x29, sp
  40c6d8:	add	x0, x0, #0x8
  40c6dc:	bl	4055a4 <ferror@plt+0x3fc4>
  40c6e0:	ldp	x29, x30, [sp], #16
  40c6e4:	ret
  40c6e8:	ret
  40c6ec:	stp	x29, x30, [sp, #-48]!
  40c6f0:	mov	x29, sp
  40c6f4:	stp	x19, x20, [sp, #16]
  40c6f8:	str	x21, [sp, #32]
  40c6fc:	mov	w20, w0
  40c700:	mov	x21, x1
  40c704:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  40c708:	ldr	x19, [x0, #592]
  40c70c:	mov	w0, #0x4b                  	// #75
  40c710:	strb	w0, [x19, #1140]
  40c714:	adrp	x0, 416000 <ferror@plt+0x14a20>
  40c718:	add	x0, x0, #0x90
  40c71c:	str	x0, [x19, #1256]
  40c720:	adrp	x2, 415000 <ferror@plt+0x13a20>
  40c724:	add	x0, x2, #0x248
  40c728:	str	x0, [x19, #1120]
  40c72c:	bl	4012a0 <strlen@plt>
  40c730:	strb	w0, [x19, #1136]
  40c734:	adrp	x0, 40c000 <ferror@plt+0xaa20>
  40c738:	add	x0, x0, #0x808
  40c73c:	str	x0, [x19, #1784]
  40c740:	adrp	x0, 40d000 <ferror@plt+0xba20>
  40c744:	add	x0, x0, #0x74
  40c748:	str	x0, [x19, #1792]
  40c74c:	adrp	x0, 40c000 <ferror@plt+0xaa20>
  40c750:	add	x0, x0, #0xcb0
  40c754:	str	x0, [x19, #1800]
  40c758:	adrp	x4, 415000 <ferror@plt+0x13a20>
  40c75c:	add	x4, x4, #0x360
  40c760:	adrp	x3, 415000 <ferror@plt+0x13a20>
  40c764:	add	x3, x3, #0x370
  40c768:	adrp	x2, 415000 <ferror@plt+0x13a20>
  40c76c:	add	x2, x2, #0x380
  40c770:	mov	x1, x21
  40c774:	mov	w0, w20
  40c778:	bl	402ed0 <ferror@plt+0x18f0>
  40c77c:	ldp	x19, x20, [sp, #16]
  40c780:	ldr	x21, [sp, #32]
  40c784:	ldp	x29, x30, [sp], #48
  40c788:	ret
  40c78c:	stp	x29, x30, [sp, #-32]!
  40c790:	mov	x29, sp
  40c794:	str	x19, [sp, #16]
  40c798:	ldr	x1, [x0]
  40c79c:	ldr	x0, [x0, #8]
  40c7a0:	ldrb	w19, [x1, x0]
  40c7a4:	bl	401490 <__ctype_b_loc@plt>
  40c7a8:	and	x1, x19, #0xff
  40c7ac:	ldr	x0, [x0]
  40c7b0:	ldrh	w0, [x0, x1, lsl #1]
  40c7b4:	tbnz	w0, #11, 40c7f8 <ferror@plt+0xb218>
  40c7b8:	cmp	w19, #0x40
  40c7bc:	b.ls	40c7ec <ferror@plt+0xb20c>  // b.plast
  40c7c0:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  40c7c4:	ldr	x0, [x0, #592]
  40c7c8:	ldr	x0, [x0, #1248]
  40c7cc:	ldrb	w0, [x0]
  40c7d0:	cmp	w0, #0x64
  40c7d4:	mov	w0, #0x5a                  	// #90
  40c7d8:	mov	w1, #0x46                  	// #70
  40c7dc:	csel	w0, w0, w1, ne  // ne = any
  40c7e0:	cmp	w19, w0
  40c7e4:	cset	w0, gt
  40c7e8:	b	40c7fc <ferror@plt+0xb21c>
  40c7ec:	cmp	w19, #0x2e
  40c7f0:	cset	w0, ne  // ne = any
  40c7f4:	b	40c7fc <ferror@plt+0xb21c>
  40c7f8:	mov	w0, #0x0                   	// #0
  40c7fc:	ldr	x19, [sp, #16]
  40c800:	ldp	x29, x30, [sp], #32
  40c804:	ret
  40c808:	stp	x29, x30, [sp, #-80]!
  40c80c:	mov	x29, sp
  40c810:	stp	x19, x20, [sp, #16]
  40c814:	stp	x21, x22, [sp, #32]
  40c818:	mov	x19, x0
  40c81c:	ldr	x5, [x0]
  40c820:	ldr	x4, [x0, #8]
  40c824:	add	x21, x4, #0x1
  40c828:	str	x21, [x0, #8]
  40c82c:	ldrb	w20, [x5, x4]
  40c830:	adrp	x0, 413000 <ferror@plt+0x11a20>
  40c834:	ldr	x3, [x0, #136]
  40c838:	cbz	x3, 40c864 <ferror@plt+0xb284>
  40c83c:	ldr	w0, [x19, #36]
  40c840:	adrp	x1, 413000 <ferror@plt+0x11a20>
  40c844:	add	x1, x1, #0x90
  40c848:	add	x3, x1, x3
  40c84c:	ldrb	w2, [x1]
  40c850:	cmp	w0, w2
  40c854:	b.eq	40c8c4 <ferror@plt+0xb2e4>  // b.none
  40c858:	add	x1, x1, #0x1
  40c85c:	cmp	x3, x1
  40c860:	b.ne	40c84c <ferror@plt+0xb26c>  // b.any
  40c864:	sub	w0, w20, #0x24
  40c868:	and	w0, w0, #0xff
  40c86c:	cmp	w0, #0x5a
  40c870:	b.hi	40c894 <ferror@plt+0xb2b4>  // b.pmore
  40c874:	sub	w1, w20, #0x24
  40c878:	adrp	x0, 413000 <ferror@plt+0x11a20>
  40c87c:	add	x0, x0, #0x28
  40c880:	ldrb	w1, [x0, w1, sxtw]
  40c884:	str	w1, [x19, #32]
  40c888:	mov	w0, #0x0                   	// #0
  40c88c:	cmp	w1, #0x1
  40c890:	b.ne	40c92c <ferror@plt+0xb34c>  // b.any
  40c894:	cmp	w20, #0x2e
  40c898:	b.eq	40caa4 <ferror@plt+0xb4c4>  // b.none
  40c89c:	b.hi	40c9d8 <ferror@plt+0xb3f8>  // b.pmore
  40c8a0:	cmp	w20, #0x21
  40c8a4:	b.eq	40ca48 <ferror@plt+0xb468>  // b.none
  40c8a8:	b.ls	40c994 <ferror@plt+0xb3b4>  // b.plast
  40c8ac:	cmp	w20, #0x23
  40c8b0:	b.ne	40c9c8 <ferror@plt+0xb3e8>  // b.any
  40c8b4:	mov	x0, x19
  40c8b8:	bl	401fb8 <ferror@plt+0x9d8>
  40c8bc:	mov	w0, #0x0                   	// #0
  40c8c0:	b	40c92c <ferror@plt+0xb34c>
  40c8c4:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  40c8c8:	ldr	x0, [x0, #592]
  40c8cc:	ldrh	w0, [x0, #1138]
  40c8d0:	tbz	w0, #0, 40c8ec <ferror@plt+0xb30c>
  40c8d4:	bl	401490 <__ctype_b_loc@plt>
  40c8d8:	mov	x21, x0
  40c8dc:	and	x20, x20, #0xff
  40c8e0:	ldr	x0, [x0]
  40c8e4:	ldrh	w0, [x0, x20, lsl #1]
  40c8e8:	tbnz	w0, #13, 40c93c <ferror@plt+0xb35c>
  40c8ec:	add	x20, x19, #0x28
  40c8f0:	ldr	x1, [x19, #48]
  40c8f4:	mov	x0, x20
  40c8f8:	bl	40189c <ferror@plt+0x2bc>
  40c8fc:	ldr	x0, [x19]
  40c900:	ldr	x1, [x19, #8]
  40c904:	add	x0, x0, x1
  40c908:	ldurb	w1, [x0, #-1]
  40c90c:	mov	x0, x20
  40c910:	bl	40199c <ferror@plt+0x3bc>
  40c914:	mov	w1, #0x0                   	// #0
  40c918:	mov	x0, x20
  40c91c:	bl	40199c <ferror@plt+0x3bc>
  40c920:	mov	w0, #0x2d                  	// #45
  40c924:	str	w0, [x19, #32]
  40c928:	mov	w0, #0x0                   	// #0
  40c92c:	ldp	x19, x20, [sp, #16]
  40c930:	ldp	x21, x22, [sp, #32]
  40c934:	ldp	x29, x30, [sp], #80
  40c938:	ret
  40c93c:	mov	x0, x19
  40c940:	bl	40209c <ferror@plt+0xabc>
  40c944:	ldr	x0, [x19, #8]
  40c948:	ldr	x1, [x19]
  40c94c:	ldrb	w2, [x1, x0]
  40c950:	and	x3, x2, #0xff
  40c954:	ldr	x1, [x21]
  40c958:	ldrh	w1, [x1, x3, lsl #1]
  40c95c:	and	w1, w1, #0x8
  40c960:	cmp	w2, #0x5f
  40c964:	ccmp	w1, #0x0, #0x0, ne  // ne = any
  40c968:	b.eq	40c984 <ferror@plt+0xb3a4>  // b.none
  40c96c:	add	x0, x0, #0x1
  40c970:	str	x0, [x19, #8]
  40c974:	mov	x0, x19
  40c978:	bl	4022d0 <ferror@plt+0xcf0>
  40c97c:	mov	w0, #0x0                   	// #0
  40c980:	b	40c92c <ferror@plt+0xb34c>
  40c984:	ldr	x1, [x19, #16]
  40c988:	mov	w0, #0x15                  	// #21
  40c98c:	bl	402618 <ferror@plt+0x1038>
  40c990:	b	40c92c <ferror@plt+0xb34c>
  40c994:	cmp	w20, #0xd
  40c998:	b.hi	40c9c0 <ferror@plt+0xb3e0>  // b.pmore
  40c99c:	sub	w0, w20, #0x1
  40c9a0:	and	w0, w0, #0xff
  40c9a4:	cmp	w0, #0x7
  40c9a8:	b.ls	40c9c8 <ferror@plt+0xb3e8>  // b.plast
  40c9ac:	mov	w1, w20
  40c9b0:	mov	x0, x19
  40c9b4:	bl	402108 <ferror@plt+0xb28>
  40c9b8:	mov	w0, #0x0                   	// #0
  40c9bc:	b	40c92c <ferror@plt+0xb34c>
  40c9c0:	cmp	w20, #0x20
  40c9c4:	b.eq	40c9ac <ferror@plt+0xb3cc>  // b.none
  40c9c8:	mov	w1, w20
  40c9cc:	mov	x0, x19
  40c9d0:	bl	401f90 <ferror@plt+0x9b0>
  40c9d4:	b	40c92c <ferror@plt+0xb34c>
  40c9d8:	cmp	w20, #0x46
  40c9dc:	b.hi	40ca08 <ferror@plt+0xb428>  // b.pmore
  40c9e0:	cmp	w20, #0x40
  40c9e4:	b.hi	40c9f8 <ferror@plt+0xb418>  // b.pmore
  40c9e8:	sub	w0, w20, #0x30
  40c9ec:	and	w0, w0, #0xff
  40c9f0:	cmp	w0, #0x9
  40c9f4:	b.hi	40c9c8 <ferror@plt+0xb3e8>  // b.pmore
  40c9f8:	mov	w1, w20
  40c9fc:	mov	x0, x19
  40ca00:	bl	402140 <ferror@plt+0xb60>
  40ca04:	b	40c92c <ferror@plt+0xb34c>
  40ca08:	cmp	w20, #0x5b
  40ca0c:	b.ne	40c9c8 <ferror@plt+0xb3e8>  // b.any
  40ca10:	str	x23, [sp, #48]
  40ca14:	mov	w0, #0x2c                  	// #44
  40ca18:	str	w0, [x19, #32]
  40ca1c:	add	x23, x19, #0x28
  40ca20:	ldr	x1, [x19, #48]
  40ca24:	mov	x0, x23
  40ca28:	bl	40189c <ferror@plt+0x2bc>
  40ca2c:	ldr	x1, [x19]
  40ca30:	ldrb	w0, [x1, x21]
  40ca34:	strb	w0, [sp, #79]
  40ca38:	cbz	w0, 40cb2c <ferror@plt+0xb54c>
  40ca3c:	mov	x22, #0x0                   	// #0
  40ca40:	mov	x20, #0x1                   	// #1
  40ca44:	b	40cb64 <ferror@plt+0xb584>
  40ca48:	ldrb	w0, [x5, x21]
  40ca4c:	cmp	w0, #0x3d
  40ca50:	b.eq	40ca70 <ferror@plt+0xb490>  // b.none
  40ca54:	cmp	w0, #0x3c
  40ca58:	b.eq	40ca88 <ferror@plt+0xb4a8>  // b.none
  40ca5c:	cmp	w0, #0x3e
  40ca60:	b.ne	40ca94 <ferror@plt+0xb4b4>  // b.any
  40ca64:	mov	w0, #0x12                  	// #18
  40ca68:	str	w0, [x19, #32]
  40ca6c:	b	40ca78 <ferror@plt+0xb498>
  40ca70:	mov	w0, #0x13                  	// #19
  40ca74:	str	w0, [x19, #32]
  40ca78:	add	x4, x4, #0x2
  40ca7c:	str	x4, [x19, #8]
  40ca80:	mov	w0, #0x0                   	// #0
  40ca84:	b	40c92c <ferror@plt+0xb34c>
  40ca88:	mov	w0, #0x11                  	// #17
  40ca8c:	str	w0, [x19, #32]
  40ca90:	b	40ca78 <ferror@plt+0xb498>
  40ca94:	mov	w1, #0x21                  	// #33
  40ca98:	mov	x0, x19
  40ca9c:	bl	401f90 <ferror@plt+0x9b0>
  40caa0:	b	40c92c <ferror@plt+0xb34c>
  40caa4:	ldrb	w20, [x5, x21]
  40caa8:	bl	401490 <__ctype_b_loc@plt>
  40caac:	and	x1, x20, #0xff
  40cab0:	ldr	x0, [x0]
  40cab4:	ldrh	w0, [x0, x1, lsl #1]
  40cab8:	tbnz	w0, #11, 40caec <ferror@plt+0xb50c>
  40cabc:	cmp	w20, #0x40
  40cac0:	b.ls	40cafc <ferror@plt+0xb51c>  // b.plast
  40cac4:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  40cac8:	ldr	x0, [x0, #592]
  40cacc:	ldr	x0, [x0, #1248]
  40cad0:	ldrb	w0, [x0]
  40cad4:	cmp	w0, #0x64
  40cad8:	mov	w0, #0x5a                  	// #90
  40cadc:	mov	w1, #0x46                  	// #70
  40cae0:	csel	w0, w0, w1, ne  // ne = any
  40cae4:	cmp	w20, w0
  40cae8:	b.gt	40cafc <ferror@plt+0xb51c>
  40caec:	mov	w1, #0x2e                  	// #46
  40caf0:	mov	x0, x19
  40caf4:	bl	402140 <ferror@plt+0xb60>
  40caf8:	b	40c92c <ferror@plt+0xb34c>
  40cafc:	mov	w1, #0x2e                  	// #46
  40cb00:	mov	x0, x19
  40cb04:	bl	401f90 <ferror@plt+0x9b0>
  40cb08:	b	40c92c <ferror@plt+0xb34c>
  40cb0c:	add	x21, x21, #0x1
  40cb10:	ldrb	w0, [x1, x21]
  40cb14:	strb	w0, [sp, #79]
  40cb18:	cbnz	w0, 40cb80 <ferror@plt+0xb5a0>
  40cb1c:	ldrb	w0, [sp, #79]
  40cb20:	cmp	w0, #0x0
  40cb24:	ccmp	x20, #0x0, #0x4, eq  // eq = none
  40cb28:	b.eq	40cba0 <ferror@plt+0xb5c0>  // b.none
  40cb2c:	str	x21, [x19, #8]
  40cb30:	ldr	x1, [x19, #16]
  40cb34:	mov	w0, #0x16                  	// #22
  40cb38:	bl	402618 <ferror@plt+0x1038>
  40cb3c:	ldr	x23, [sp, #48]
  40cb40:	b	40c92c <ferror@plt+0xb34c>
  40cb44:	add	x1, sp, #0x4f
  40cb48:	mov	x0, x23
  40cb4c:	bl	401980 <ferror@plt+0x3a0>
  40cb50:	add	x21, x21, #0x1
  40cb54:	ldr	x1, [x19]
  40cb58:	ldrb	w0, [x1, x21]
  40cb5c:	strb	w0, [sp, #79]
  40cb60:	cbz	w0, 40cb2c <ferror@plt+0xb54c>
  40cb64:	cmp	w0, #0x5c
  40cb68:	b.eq	40cb0c <ferror@plt+0xb52c>  // b.none
  40cb6c:	cmp	w0, #0x5b
  40cb70:	cinc	x20, x20, eq  // eq = none
  40cb74:	cmp	w0, #0x5d
  40cb78:	cset	x0, eq  // eq = none
  40cb7c:	sub	x20, x20, x0
  40cb80:	ldrb	w0, [sp, #79]
  40cb84:	cmp	w0, #0xa
  40cb88:	cinc	x22, x22, eq  // eq = none
  40cb8c:	cbnz	x20, 40cb44 <ferror@plt+0xb564>
  40cb90:	add	x21, x21, #0x1
  40cb94:	ldr	x0, [x19]
  40cb98:	ldrb	w0, [x0, x21]
  40cb9c:	strb	w0, [sp, #79]
  40cba0:	mov	w1, #0x0                   	// #0
  40cba4:	mov	x0, x23
  40cba8:	bl	40199c <ferror@plt+0x3bc>
  40cbac:	str	x21, [x19, #8]
  40cbb0:	ldr	x0, [x19, #16]
  40cbb4:	add	x22, x0, x22
  40cbb8:	str	x22, [x19, #16]
  40cbbc:	mov	w0, #0x0                   	// #0
  40cbc0:	ldr	x23, [sp, #48]
  40cbc4:	b	40c92c <ferror@plt+0xb34c>
  40cbc8:	stp	x29, x30, [sp, #-48]!
  40cbcc:	mov	x29, sp
  40cbd0:	stp	x19, x20, [sp, #16]
  40cbd4:	str	x21, [sp, #32]
  40cbd8:	mov	x20, x0
  40cbdc:	and	w21, w1, #0xff
  40cbe0:	bl	4023c0 <ferror@plt+0xde0>
  40cbe4:	mov	w19, w0
  40cbe8:	cbnz	w0, 40cc08 <ferror@plt+0xb628>
  40cbec:	ldr	w0, [x20, #32]
  40cbf0:	cmp	w0, #0x2d
  40cbf4:	b.eq	40cc1c <ferror@plt+0xb63c>  // b.none
  40cbf8:	ldr	x1, [x20, #16]
  40cbfc:	mov	w0, #0x18                  	// #24
  40cc00:	bl	402618 <ferror@plt+0x1038>
  40cc04:	mov	w19, w0
  40cc08:	mov	w0, w19
  40cc0c:	ldp	x19, x20, [sp, #16]
  40cc10:	ldr	x21, [sp, #32]
  40cc14:	ldp	x29, x30, [sp], #48
  40cc18:	ret
  40cc1c:	mov	w2, w21
  40cc20:	ldr	x1, [x20, #40]
  40cc24:	mov	x0, x20
  40cc28:	bl	4038e4 <ferror@plt+0x2304>
  40cc2c:	b	40cc08 <ferror@plt+0xb628>
  40cc30:	stp	x29, x30, [sp, #-48]!
  40cc34:	mov	x29, sp
  40cc38:	stp	x19, x20, [sp, #16]
  40cc3c:	stp	x21, x22, [sp, #32]
  40cc40:	mov	x19, x0
  40cc44:	and	w20, w1, #0xff
  40cc48:	and	w21, w2, #0xff
  40cc4c:	and	w22, w3, #0xff
  40cc50:	mov	w1, w20
  40cc54:	ldr	x0, [x0, #288]
  40cc58:	bl	40199c <ferror@plt+0x3bc>
  40cc5c:	cbnz	w21, 40cc7c <ferror@plt+0xb69c>
  40cc60:	cbnz	w22, 40cc94 <ferror@plt+0xb6b4>
  40cc64:	mov	x0, x19
  40cc68:	bl	4023c0 <ferror@plt+0xde0>
  40cc6c:	ldp	x19, x20, [sp, #16]
  40cc70:	ldp	x21, x22, [sp, #32]
  40cc74:	ldp	x29, x30, [sp], #48
  40cc78:	ret
  40cc7c:	cmp	w20, #0x30
  40cc80:	cset	w1, ne  // ne = any
  40cc84:	mov	x0, x19
  40cc88:	bl	40cbc8 <ferror@plt+0xb5e8>
  40cc8c:	cbz	w0, 40cc60 <ferror@plt+0xb680>
  40cc90:	b	40cc6c <ferror@plt+0xb68c>
  40cc94:	mov	w1, #0x56                  	// #86
  40cc98:	ldr	x0, [x19, #288]
  40cc9c:	bl	40199c <ferror@plt+0x3bc>
  40cca0:	mov	w1, #0x2d                  	// #45
  40cca4:	ldr	x0, [x19, #288]
  40cca8:	bl	40199c <ferror@plt+0x3bc>
  40ccac:	b	40cc64 <ferror@plt+0xb684>
  40ccb0:	stp	x29, x30, [sp, #-304]!
  40ccb4:	mov	x29, sp
  40ccb8:	stp	x19, x20, [sp, #16]
  40ccbc:	stp	x23, x24, [sp, #48]
  40ccc0:	str	x25, [sp, #64]
  40ccc4:	mov	x20, x0
  40ccc8:	and	w24, w1, #0xff
  40cccc:	and	w23, w1, #0x8
  40ccd0:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  40ccd4:	ldr	x0, [x0, #592]
  40ccd8:	ldr	w2, [x0, #1128]
  40ccdc:	ldr	w1, [x0, #1132]
  40cce0:	cmp	w1, w2
  40cce4:	b.ne	40cd04 <ferror@plt+0xb724>  // b.any
  40cce8:	stp	x21, x22, [sp, #32]
  40ccec:	mov	w25, #0x0                   	// #0
  40ccf0:	adrp	x21, 412000 <ferror@plt+0x10a20>
  40ccf4:	add	x21, x21, #0xfc8
  40ccf8:	adrp	x22, 413000 <ferror@plt+0x11a20>
  40ccfc:	add	x22, x22, #0x210
  40cd00:	b	40cd50 <ferror@plt+0xb770>
  40cd04:	mov	w25, #0x0                   	// #0
  40cd08:	b	40cffc <ferror@plt+0xba1c>
  40cd0c:	mov	x0, x20
  40cd10:	bl	4023c0 <ferror@plt+0xde0>
  40cd14:	mov	w19, w0
  40cd18:	b	40cd34 <ferror@plt+0xb754>
  40cd1c:	ldr	x0, [x20, #288]
  40cd20:	bl	40199c <ferror@plt+0x3bc>
  40cd24:	mov	x0, x20
  40cd28:	bl	4023c0 <ferror@plt+0xde0>
  40cd2c:	mov	w19, w0
  40cd30:	mov	w25, #0x1                   	// #1
  40cd34:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  40cd38:	ldr	x0, [x0, #592]
  40cd3c:	ldr	w2, [x0, #1128]
  40cd40:	ldr	w1, [x0, #1132]
  40cd44:	cmp	w19, #0x0
  40cd48:	ccmp	w2, w1, #0x0, eq  // eq = none
  40cd4c:	b.ne	40ce48 <ferror@plt+0xb868>  // b.any
  40cd50:	ldr	w2, [x20, #32]
  40cd54:	cbz	w2, 40cff8 <ferror@plt+0xba18>
  40cd58:	cmp	w2, #0x22
  40cd5c:	b.eq	40cd0c <ferror@plt+0xb72c>  // b.none
  40cd60:	ldrb	w1, [x21, w2, uxtw]
  40cd64:	cmp	w1, #0xff
  40cd68:	b.ne	40cd1c <ferror@plt+0xb73c>  // b.any
  40cd6c:	cmp	w2, #0x2e
  40cd70:	b.eq	40cf7c <ferror@plt+0xb99c>  // b.none
  40cd74:	b.ls	40cda8 <ferror@plt+0xb7c8>  // b.plast
  40cd78:	cmp	w2, #0x56
  40cd7c:	b.hi	40ce94 <ferror@plt+0xb8b4>  // b.pmore
  40cd80:	cmp	w2, #0x53
  40cd84:	b.hi	40cfa8 <ferror@plt+0xb9c8>  // b.pmore
  40cd88:	cmp	w2, #0x42
  40cd8c:	b.ne	40ce68 <ferror@plt+0xb888>  // b.any
  40cd90:	cbz	w23, 40cf98 <ferror@plt+0xb9b8>
  40cd94:	ldr	x1, [x20, #16]
  40cd98:	mov	w0, #0xe                   	// #14
  40cd9c:	bl	402618 <ferror@plt+0x1038>
  40cda0:	mov	w19, w0
  40cda4:	b	40cfd4 <ferror@plt+0xb9f4>
  40cda8:	cmp	w2, #0x21
  40cdac:	b.eq	40d068 <ferror@plt+0xba88>  // b.none
  40cdb0:	b.ls	40cdf4 <ferror@plt+0xb814>  // b.plast
  40cdb4:	cmp	w2, #0x2a
  40cdb8:	b.eq	40ce70 <ferror@plt+0xb890>  // b.none
  40cdbc:	cmp	w2, #0x2c
  40cdc0:	b.ne	40cfc4 <ferror@plt+0xb9e4>  // b.any
  40cdc4:	mov	x2, x22
  40cdc8:	add	x1, sp, #0x50
  40cdcc:	ldr	x0, [x20, #280]
  40cdd0:	bl	40a694 <ferror@plt+0x90b4>
  40cdd4:	mov	w2, #0x41                  	// #65
  40cdd8:	ldr	x1, [x20, #40]
  40cddc:	mov	x0, x20
  40cde0:	bl	403914 <ferror@plt+0x2334>
  40cde4:	mov	x0, x20
  40cde8:	bl	4023c0 <ferror@plt+0xde0>
  40cdec:	mov	w19, w0
  40cdf0:	b	40ce8c <ferror@plt+0xb8ac>
  40cdf4:	cmp	w2, #0x4
  40cdf8:	b.eq	40cf34 <ferror@plt+0xb954>  // b.none
  40cdfc:	sub	w0, w2, #0x10
  40ce00:	cmp	w0, #0x5
  40ce04:	b.hi	40cfc4 <ferror@plt+0xb9e4>  // b.pmore
  40ce08:	mov	w1, w2
  40ce0c:	ldr	x0, [x20, #288]
  40ce10:	bl	40199c <ferror@plt+0x3bc>
  40ce14:	mov	w1, #0x4f                  	// #79
  40ce18:	ldr	x0, [x20, #288]
  40ce1c:	bl	40199c <ferror@plt+0x3bc>
  40ce20:	mov	w1, #0x1                   	// #1
  40ce24:	mov	x0, x20
  40ce28:	bl	40cbc8 <ferror@plt+0xb5e8>
  40ce2c:	mov	w19, w0
  40ce30:	cbz	w0, 40cee4 <ferror@plt+0xb904>
  40ce34:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  40ce38:	ldr	x0, [x0, #592]
  40ce3c:	ldr	w1, [x0, #1128]
  40ce40:	ldr	w1, [x0, #1132]
  40ce44:	mov	w25, #0x1                   	// #1
  40ce48:	cbz	w19, 40cff0 <ferror@plt+0xba10>
  40ce4c:	ldp	x21, x22, [sp, #32]
  40ce50:	mov	w0, w19
  40ce54:	ldp	x19, x20, [sp, #16]
  40ce58:	ldp	x23, x24, [sp, #48]
  40ce5c:	ldr	x25, [sp, #64]
  40ce60:	ldp	x29, x30, [sp], #304
  40ce64:	ret
  40ce68:	cmp	w2, #0x4a
  40ce6c:	b.ne	40cfc4 <ferror@plt+0xb9e4>  // b.any
  40ce70:	cmp	w2, #0x4a
  40ce74:	cset	w3, eq  // eq = none
  40ce78:	mov	w2, #0x1                   	// #1
  40ce7c:	mov	w1, #0x30                  	// #48
  40ce80:	mov	x0, x20
  40ce84:	bl	40cc30 <ferror@plt+0xb650>
  40ce88:	mov	w19, w0
  40ce8c:	mov	w25, #0x1                   	// #1
  40ce90:	b	40cd34 <ferror@plt+0xb754>
  40ce94:	cmp	w2, #0x58
  40ce98:	b.hi	40cebc <ferror@plt+0xb8dc>  // b.pmore
  40ce9c:	cset	w1, eq  // eq = none
  40cea0:	add	w1, w1, #0x57
  40cea4:	mov	w3, #0x0                   	// #0
  40cea8:	mov	w2, #0x1                   	// #1
  40ceac:	mov	x0, x20
  40ceb0:	bl	40cc30 <ferror@plt+0xb650>
  40ceb4:	mov	w19, w0
  40ceb8:	b	40ce8c <ferror@plt+0xb8ac>
  40cebc:	cmp	w2, #0x59
  40cec0:	b.ne	40cfc4 <ferror@plt+0xb9e4>  // b.any
  40cec4:	cmp	w2, #0x21
  40cec8:	cset	w3, eq  // eq = none
  40cecc:	mov	w1, #0x59                  	// #89
  40ced0:	mov	w2, #0x1                   	// #1
  40ced4:	mov	x0, x20
  40ced8:	bl	40cc30 <ferror@plt+0xb650>
  40cedc:	mov	w19, w0
  40cee0:	b	40ce8c <ferror@plt+0xb8ac>
  40cee4:	mov	x0, x20
  40cee8:	bl	4023c0 <ferror@plt+0xde0>
  40ceec:	mov	w19, w0
  40cef0:	cbnz	w0, 40ce34 <ferror@plt+0xb854>
  40cef4:	ldr	w0, [x20, #32]
  40cef8:	cmp	w0, #0x46
  40cefc:	b.eq	40cf10 <ferror@plt+0xb930>  // b.none
  40cf00:	mov	x1, #0xffffffffffffffff    	// #-1
  40cf04:	ldr	x0, [x20, #288]
  40cf08:	bl	4019b8 <ferror@plt+0x3d8>
  40cf0c:	b	40ce8c <ferror@plt+0xb8ac>
  40cf10:	mov	w1, #0x1                   	// #1
  40cf14:	mov	x0, x20
  40cf18:	bl	40cbc8 <ferror@plt+0xb5e8>
  40cf1c:	mov	w19, w0
  40cf20:	cbnz	w0, 40ce34 <ferror@plt+0xb854>
  40cf24:	mov	x0, x20
  40cf28:	bl	4023c0 <ferror@plt+0xde0>
  40cf2c:	mov	w19, w0
  40cf30:	b	40ce8c <ferror@plt+0xb8ac>
  40cf34:	mov	x0, x20
  40cf38:	bl	40c78c <ferror@plt+0xb1ac>
  40cf3c:	and	w0, w0, #0xff
  40cf40:	cbz	w0, 40cf54 <ferror@plt+0xb974>
  40cf44:	mov	w1, #0x4                   	// #4
  40cf48:	ldr	x0, [x20, #288]
  40cf4c:	bl	40199c <ferror@plt+0x3bc>
  40cf50:	b	40cf84 <ferror@plt+0xb9a4>
  40cf54:	mov	x0, x20
  40cf58:	bl	4023c0 <ferror@plt+0xde0>
  40cf5c:	mov	w19, w0
  40cf60:	cbnz	w0, 40d054 <ferror@plt+0xba74>
  40cf64:	mov	x0, x20
  40cf68:	bl	403a34 <ferror@plt+0x2454>
  40cf6c:	mov	w1, #0x4                   	// #4
  40cf70:	ldr	x0, [x20, #288]
  40cf74:	bl	40199c <ferror@plt+0x3bc>
  40cf78:	b	40cf84 <ferror@plt+0xb9a4>
  40cf7c:	mov	x0, x20
  40cf80:	bl	403a34 <ferror@plt+0x2454>
  40cf84:	mov	x0, x20
  40cf88:	bl	4023c0 <ferror@plt+0xde0>
  40cf8c:	mov	w19, w0
  40cf90:	mov	w25, #0x1                   	// #1
  40cf94:	b	40cd34 <ferror@plt+0xb754>
  40cf98:	mov	w1, #0x3b                  	// #59
  40cf9c:	ldr	x0, [x20, #288]
  40cfa0:	bl	40199c <ferror@plt+0x3bc>
  40cfa4:	b	40cf84 <ferror@plt+0xb9a4>
  40cfa8:	sub	w1, w2, #0x20
  40cfac:	mov	w3, #0x1                   	// #1
  40cfb0:	mov	w2, #0x0                   	// #0
  40cfb4:	mov	x0, x20
  40cfb8:	bl	40cc30 <ferror@plt+0xb650>
  40cfbc:	mov	w19, w0
  40cfc0:	b	40ce8c <ferror@plt+0xb8ac>
  40cfc4:	ldr	x1, [x20, #16]
  40cfc8:	mov	w0, #0x18                  	// #24
  40cfcc:	bl	402618 <ferror@plt+0x1038>
  40cfd0:	mov	w19, w0
  40cfd4:	cbz	w19, 40cf84 <ferror@plt+0xb9a4>
  40cfd8:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  40cfdc:	ldr	x0, [x0, #592]
  40cfe0:	ldr	w1, [x0, #1128]
  40cfe4:	ldr	w1, [x0, #1132]
  40cfe8:	mov	w25, #0x1                   	// #1
  40cfec:	b	40ce48 <ferror@plt+0xb868>
  40cff0:	ldp	x21, x22, [sp, #32]
  40cff4:	b	40cffc <ferror@plt+0xba1c>
  40cff8:	ldp	x21, x22, [sp, #32]
  40cffc:	ldr	w0, [x0, #1128]
  40d000:	mov	w19, #0x8                   	// #8
  40d004:	cmp	w0, w1
  40d008:	b.ne	40ce50 <ferror@plt+0xb870>  // b.any
  40d00c:	eor	w0, w25, #0x1
  40d010:	cmp	w23, #0x0
  40d014:	csel	w0, w0, wzr, ne  // ne = any
  40d018:	cbnz	w0, 40d038 <ferror@plt+0xba58>
  40d01c:	ldr	w19, [x20, #32]
  40d020:	cbnz	w19, 40d04c <ferror@plt+0xba6c>
  40d024:	tbz	w24, #2, 40ce50 <ferror@plt+0xb870>
  40d028:	mov	w1, #0x4b                  	// #75
  40d02c:	ldr	x0, [x20, #288]
  40d030:	bl	40199c <ferror@plt+0x3bc>
  40d034:	b	40ce50 <ferror@plt+0xb870>
  40d038:	mov	x1, #0x0                   	// #0
  40d03c:	mov	w0, #0xd                   	// #13
  40d040:	bl	402618 <ferror@plt+0x1038>
  40d044:	mov	w19, w0
  40d048:	b	40ce50 <ferror@plt+0xb870>
  40d04c:	mov	w19, #0x0                   	// #0
  40d050:	b	40ce50 <ferror@plt+0xb870>
  40d054:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  40d058:	ldr	x0, [x0, #592]
  40d05c:	ldr	w0, [x0, #1128]
  40d060:	ldp	x21, x22, [sp, #32]
  40d064:	b	40ce50 <ferror@plt+0xb870>
  40d068:	cset	w3, eq  // eq = none
  40d06c:	mov	w1, #0x2f                  	// #47
  40d070:	b	40ced0 <ferror@plt+0xb8f0>
  40d074:	stp	x29, x30, [sp, #-32]!
  40d078:	mov	x29, sp
  40d07c:	str	x19, [sp, #16]
  40d080:	mov	x19, x0
  40d084:	ldr	w0, [x0, #32]
  40d088:	cbnz	w0, 40d0cc <ferror@plt+0xbaec>
  40d08c:	ldr	x1, [x19, #16]
  40d090:	mov	w0, #0x14                  	// #20
  40d094:	bl	402618 <ferror@plt+0x1038>
  40d098:	cbnz	w0, 40d0b4 <ferror@plt+0xbad4>
  40d09c:	adrp	x1, 42c000 <ferror@plt+0x2aa20>
  40d0a0:	ldr	x1, [x1, #592]
  40d0a4:	ldr	w2, [x1, #1128]
  40d0a8:	ldr	w1, [x1, #1132]
  40d0ac:	cmp	w2, w1
  40d0b0:	b.eq	40d0c0 <ferror@plt+0xbae0>  // b.none
  40d0b4:	mov	w1, w0
  40d0b8:	mov	x0, x19
  40d0bc:	bl	403b44 <ferror@plt+0x2564>
  40d0c0:	ldr	x19, [sp, #16]
  40d0c4:	ldp	x29, x30, [sp], #32
  40d0c8:	ret
  40d0cc:	mov	w1, #0x0                   	// #0
  40d0d0:	mov	x0, x19
  40d0d4:	bl	40ccb0 <ferror@plt+0xb6d0>
  40d0d8:	b	40d098 <ferror@plt+0xbab8>
  40d0dc:	stp	x29, x30, [sp, #-48]!
  40d0e0:	mov	x29, sp
  40d0e4:	stp	x19, x20, [sp, #16]
  40d0e8:	str	x21, [sp, #32]
  40d0ec:	mov	w20, w0
  40d0f0:	mov	x21, x1
  40d0f4:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  40d0f8:	ldr	x19, [x0, #592]
  40d0fc:	mov	w0, #0x46                  	// #70
  40d100:	strb	w0, [x19, #1140]
  40d104:	adrp	x0, 415000 <ferror@plt+0x13a20>
  40d108:	add	x0, x0, #0x7d8
  40d10c:	str	x0, [x19, #1256]
  40d110:	adrp	x2, 415000 <ferror@plt+0x13a20>
  40d114:	add	x0, x2, #0x268
  40d118:	str	x0, [x19, #1120]
  40d11c:	bl	4012a0 <strlen@plt>
  40d120:	strb	w0, [x19, #1136]
  40d124:	adrp	x0, 40d000 <ferror@plt+0xba20>
  40d128:	add	x0, x0, #0x1a8
  40d12c:	str	x0, [x19, #1784]
  40d130:	adrp	x0, 410000 <ferror@plt+0xea20>
  40d134:	add	x0, x0, #0x178
  40d138:	str	x0, [x19, #1792]
  40d13c:	adrp	x0, 410000 <ferror@plt+0xea20>
  40d140:	add	x0, x0, #0x6f8
  40d144:	str	x0, [x19, #1800]
  40d148:	adrp	x4, 415000 <ferror@plt+0x13a20>
  40d14c:	add	x4, x4, #0x390
  40d150:	adrp	x3, 415000 <ferror@plt+0x13a20>
  40d154:	add	x3, x3, #0x3a0
  40d158:	adrp	x2, 415000 <ferror@plt+0x13a20>
  40d15c:	add	x2, x2, #0x3b0
  40d160:	mov	x1, x21
  40d164:	mov	w0, w20
  40d168:	bl	402ed0 <ferror@plt+0x18f0>
  40d16c:	ldp	x19, x20, [sp, #16]
  40d170:	ldr	x21, [sp, #32]
  40d174:	ldp	x29, x30, [sp], #48
  40d178:	ret
  40d17c:	ldr	x3, [x0, #8]
  40d180:	ldr	x4, [x0]
  40d184:	ldrb	w4, [x4, x3]
  40d188:	cmp	w4, #0x3d
  40d18c:	b.eq	40d198 <ferror@plt+0xbbb8>  // b.none
  40d190:	str	w2, [x0, #32]
  40d194:	ret
  40d198:	add	x3, x3, #0x1
  40d19c:	str	x3, [x0, #8]
  40d1a0:	str	w1, [x0, #32]
  40d1a4:	b	40d194 <ferror@plt+0xbbb4>
  40d1a8:	stp	x29, x30, [sp, #-96]!
  40d1ac:	mov	x29, sp
  40d1b0:	stp	x19, x20, [sp, #16]
  40d1b4:	stp	x21, x22, [sp, #32]
  40d1b8:	mov	x19, x0
  40d1bc:	ldr	x3, [x0]
  40d1c0:	ldr	x0, [x0, #8]
  40d1c4:	add	x4, x0, #0x1
  40d1c8:	str	x4, [x19, #8]
  40d1cc:	add	x21, x3, x0
  40d1d0:	ldrb	w1, [x3, x0]
  40d1d4:	cmp	w1, #0x7d
  40d1d8:	b.hi	40d788 <ferror@plt+0xc1a8>  // b.pmore
  40d1dc:	adrp	x2, 415000 <ferror@plt+0x13a20>
  40d1e0:	add	x2, x2, #0x3d4
  40d1e4:	ldrh	w2, [x2, w1, uxtw #1]
  40d1e8:	adr	x5, 40d1f4 <ferror@plt+0xbc14>
  40d1ec:	add	x2, x5, w2, sxth #2
  40d1f0:	br	x2
  40d1f4:	stp	x25, x26, [sp, #64]
  40d1f8:	adrp	x0, 413000 <ferror@plt+0x11a20>
  40d1fc:	ldr	x26, [x0, #272]
  40d200:	adrp	x20, 413000 <ferror@plt+0x11a20>
  40d204:	add	x20, x20, #0x118
  40d208:	mov	x22, #0x0                   	// #0
  40d20c:	cbz	x26, 40d6e4 <ferror@plt+0xc104>
  40d210:	stp	x23, x24, [sp, #48]
  40d214:	str	x27, [sp, #80]
  40d218:	b	40d648 <ferror@plt+0xc068>
  40d21c:	mov	x0, x19
  40d220:	bl	402108 <ferror@plt+0xb28>
  40d224:	mov	w20, #0x0                   	// #0
  40d228:	mov	w0, w20
  40d22c:	ldp	x19, x20, [sp, #16]
  40d230:	ldp	x21, x22, [sp, #32]
  40d234:	ldp	x29, x30, [sp], #96
  40d238:	ret
  40d23c:	mov	w2, #0x5                   	// #5
  40d240:	mov	w1, #0x13                  	// #19
  40d244:	mov	x0, x19
  40d248:	bl	40d17c <ferror@plt+0xbb9c>
  40d24c:	ldr	w0, [x19, #32]
  40d250:	mov	w20, #0x0                   	// #0
  40d254:	cmp	w0, #0x5
  40d258:	b.ne	40d228 <ferror@plt+0xbc48>  // b.any
  40d25c:	adrp	x2, 415000 <ferror@plt+0x13a20>
  40d260:	add	x2, x2, #0x3c0
  40d264:	ldr	x1, [x19, #16]
  40d268:	mov	w0, #0x28                  	// #40
  40d26c:	bl	402618 <ferror@plt+0x1038>
  40d270:	mov	w20, w0
  40d274:	b	40d228 <ferror@plt+0xbc48>
  40d278:	mov	w0, #0x2c                  	// #44
  40d27c:	str	w0, [x19, #32]
  40d280:	add	x2, x3, x4
  40d284:	ldrb	w0, [x3, x4]
  40d288:	cmp	w0, #0x22
  40d28c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40d290:	b.eq	40d2e4 <ferror@plt+0xbd04>  // b.none
  40d294:	mov	x20, x4
  40d298:	mov	x21, #0x0                   	// #0
  40d29c:	cmp	w0, #0xa
  40d2a0:	cinc	x21, x21, eq  // eq = none
  40d2a4:	add	x20, x20, #0x1
  40d2a8:	ldrb	w0, [x3, x20]
  40d2ac:	cmp	w0, #0x22
  40d2b0:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40d2b4:	b.ne	40d29c <ferror@plt+0xbcbc>  // b.any
  40d2b8:	cbz	w0, 40d2f0 <ferror@plt+0xbd10>
  40d2bc:	sub	x1, x20, x4
  40d2c0:	add	x0, x19, #0x28
  40d2c4:	bl	401a18 <ferror@plt+0x438>
  40d2c8:	add	x20, x20, #0x1
  40d2cc:	str	x20, [x19, #8]
  40d2d0:	ldr	x0, [x19, #16]
  40d2d4:	add	x21, x0, x21
  40d2d8:	str	x21, [x19, #16]
  40d2dc:	mov	w20, #0x0                   	// #0
  40d2e0:	b	40d228 <ferror@plt+0xbc48>
  40d2e4:	mov	x20, x4
  40d2e8:	mov	x21, #0x0                   	// #0
  40d2ec:	b	40d2b8 <ferror@plt+0xbcd8>
  40d2f0:	str	x20, [x19, #8]
  40d2f4:	ldr	x1, [x19, #16]
  40d2f8:	mov	w0, #0x16                  	// #22
  40d2fc:	bl	402618 <ferror@plt+0x1038>
  40d300:	mov	w20, w0
  40d304:	b	40d228 <ferror@plt+0xbc48>
  40d308:	ldr	x1, [x19, #16]
  40d30c:	mov	w0, #0x24                  	// #36
  40d310:	bl	402618 <ferror@plt+0x1038>
  40d314:	mov	w20, w0
  40d318:	cbnz	w0, 40d228 <ferror@plt+0xbc48>
  40d31c:	mov	x0, x19
  40d320:	bl	401fb8 <ferror@plt+0x9d8>
  40d324:	b	40d228 <ferror@plt+0xbc48>
  40d328:	mov	w2, #0xa                   	// #10
  40d32c:	mov	w1, #0x1b                  	// #27
  40d330:	mov	x0, x19
  40d334:	bl	40d17c <ferror@plt+0xbb9c>
  40d338:	mov	w20, #0x0                   	// #0
  40d33c:	b	40d228 <ferror@plt+0xbc48>
  40d340:	ldrb	w0, [x3, x4]
  40d344:	cmp	w0, #0x26
  40d348:	b.eq	40d360 <ferror@plt+0xbd80>  // b.none
  40d34c:	mov	w1, #0x26                  	// #38
  40d350:	mov	x0, x19
  40d354:	bl	401f90 <ferror@plt+0x9b0>
  40d358:	mov	w20, w0
  40d35c:	b	40d228 <ferror@plt+0xbc48>
  40d360:	adrp	x2, 415000 <ferror@plt+0x13a20>
  40d364:	add	x2, x2, #0x3c8
  40d368:	ldr	x1, [x19, #16]
  40d36c:	mov	w0, #0x28                  	// #40
  40d370:	bl	402618 <ferror@plt+0x1038>
  40d374:	mov	w20, w0
  40d378:	cbnz	w0, 40d228 <ferror@plt+0xbc48>
  40d37c:	ldr	x0, [x19, #8]
  40d380:	add	x0, x0, #0x1
  40d384:	str	x0, [x19, #8]
  40d388:	mov	w0, #0x17                  	// #23
  40d38c:	str	w0, [x19, #32]
  40d390:	b	40d228 <ferror@plt+0xbc48>
  40d394:	mov	w0, #0x6                   	// #6
  40d398:	str	w0, [x19, #32]
  40d39c:	mov	w20, #0x0                   	// #0
  40d3a0:	b	40d228 <ferror@plt+0xbc48>
  40d3a4:	mov	w2, #0xd                   	// #13
  40d3a8:	mov	w1, #0x1e                  	// #30
  40d3ac:	mov	x0, x19
  40d3b0:	bl	40d17c <ferror@plt+0xbb9c>
  40d3b4:	mov	w20, #0x0                   	// #0
  40d3b8:	b	40d228 <ferror@plt+0xbc48>
  40d3bc:	sub	w1, w1, #0x4
  40d3c0:	str	w1, [x19, #32]
  40d3c4:	mov	w20, #0x0                   	// #0
  40d3c8:	b	40d228 <ferror@plt+0xbc48>
  40d3cc:	mov	w2, #0x8                   	// #8
  40d3d0:	mov	w1, #0x19                  	// #25
  40d3d4:	mov	x0, x19
  40d3d8:	bl	40d17c <ferror@plt+0xbb9c>
  40d3dc:	mov	w20, #0x0                   	// #0
  40d3e0:	b	40d228 <ferror@plt+0xbc48>
  40d3e4:	ldrb	w1, [x3, x4]
  40d3e8:	cmp	w1, #0x2b
  40d3ec:	b.ne	40d408 <ferror@plt+0xbe28>  // b.any
  40d3f0:	add	x0, x0, #0x2
  40d3f4:	str	x0, [x19, #8]
  40d3f8:	mov	w0, #0x2                   	// #2
  40d3fc:	str	w0, [x19, #32]
  40d400:	mov	w20, #0x0                   	// #0
  40d404:	b	40d228 <ferror@plt+0xbc48>
  40d408:	mov	w2, #0xb                   	// #11
  40d40c:	mov	w1, #0x1c                  	// #28
  40d410:	mov	x0, x19
  40d414:	bl	40d17c <ferror@plt+0xbb9c>
  40d418:	mov	w20, #0x0                   	// #0
  40d41c:	b	40d228 <ferror@plt+0xbc48>
  40d420:	mov	w0, #0x27                  	// #39
  40d424:	str	w0, [x19, #32]
  40d428:	mov	w20, #0x0                   	// #0
  40d42c:	b	40d228 <ferror@plt+0xbc48>
  40d430:	ldrb	w1, [x3, x4]
  40d434:	cmp	w1, #0x2d
  40d438:	b.ne	40d454 <ferror@plt+0xbe74>  // b.any
  40d43c:	add	x0, x0, #0x2
  40d440:	str	x0, [x19, #8]
  40d444:	mov	w0, #0x3                   	// #3
  40d448:	str	w0, [x19, #32]
  40d44c:	mov	w20, #0x0                   	// #0
  40d450:	b	40d228 <ferror@plt+0xbc48>
  40d454:	mov	w2, #0xc                   	// #12
  40d458:	mov	w1, #0x1d                  	// #29
  40d45c:	mov	x0, x19
  40d460:	bl	40d17c <ferror@plt+0xbb9c>
  40d464:	mov	w20, #0x0                   	// #0
  40d468:	b	40d228 <ferror@plt+0xbc48>
  40d46c:	ldrb	w20, [x3, x4]
  40d470:	bl	401490 <__ctype_b_loc@plt>
  40d474:	and	x1, x20, #0xff
  40d478:	ldr	x0, [x0]
  40d47c:	ldrh	w0, [x0, x1, lsl #1]
  40d480:	tbnz	w0, #11, 40d4b4 <ferror@plt+0xbed4>
  40d484:	cmp	w20, #0x40
  40d488:	b.ls	40d4c8 <ferror@plt+0xbee8>  // b.plast
  40d48c:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  40d490:	ldr	x0, [x0, #592]
  40d494:	ldr	x0, [x0, #1248]
  40d498:	ldrb	w0, [x0]
  40d49c:	cmp	w0, #0x64
  40d4a0:	mov	w0, #0x5a                  	// #90
  40d4a4:	mov	w1, #0x46                  	// #70
  40d4a8:	csel	w0, w0, w1, ne  // ne = any
  40d4ac:	cmp	w20, w0
  40d4b0:	b.gt	40d4c8 <ferror@plt+0xbee8>
  40d4b4:	mov	w1, #0x2e                  	// #46
  40d4b8:	mov	x0, x19
  40d4bc:	bl	402140 <ferror@plt+0xb60>
  40d4c0:	mov	w20, w0
  40d4c4:	b	40d228 <ferror@plt+0xbc48>
  40d4c8:	mov	w0, #0x39                  	// #57
  40d4cc:	str	w0, [x19, #32]
  40d4d0:	ldr	x1, [x19, #16]
  40d4d4:	mov	w0, #0x26                  	// #38
  40d4d8:	bl	402618 <ferror@plt+0x1038>
  40d4dc:	mov	w20, w0
  40d4e0:	b	40d228 <ferror@plt+0xbc48>
  40d4e4:	ldrb	w0, [x3, x4]
  40d4e8:	cmp	w0, #0x2a
  40d4ec:	b.eq	40d508 <ferror@plt+0xbf28>  // b.none
  40d4f0:	mov	w2, #0x9                   	// #9
  40d4f4:	mov	w1, #0x1a                  	// #26
  40d4f8:	mov	x0, x19
  40d4fc:	bl	40d17c <ferror@plt+0xbb9c>
  40d500:	mov	w20, #0x0                   	// #0
  40d504:	b	40d228 <ferror@plt+0xbc48>
  40d508:	mov	x0, x19
  40d50c:	bl	401ff4 <ferror@plt+0xa14>
  40d510:	mov	w20, w0
  40d514:	b	40d228 <ferror@plt+0xbc48>
  40d518:	mov	x0, x19
  40d51c:	bl	402140 <ferror@plt+0xb60>
  40d520:	mov	w20, w0
  40d524:	b	40d228 <ferror@plt+0xbc48>
  40d528:	mov	w0, #0x2a                  	// #42
  40d52c:	str	w0, [x19, #32]
  40d530:	mov	w20, #0x0                   	// #0
  40d534:	b	40d228 <ferror@plt+0xbc48>
  40d538:	ldrb	w1, [x3, x4]
  40d53c:	cmp	w1, #0x3c
  40d540:	b.eq	40d55c <ferror@plt+0xbf7c>  // b.none
  40d544:	mov	w2, #0x14                  	// #20
  40d548:	mov	w1, #0x11                  	// #17
  40d54c:	mov	x0, x19
  40d550:	bl	40d17c <ferror@plt+0xbb9c>
  40d554:	mov	w20, #0x0                   	// #0
  40d558:	b	40d228 <ferror@plt+0xbc48>
  40d55c:	add	x0, x0, #0x2
  40d560:	str	x0, [x19, #8]
  40d564:	mov	w2, #0xe                   	// #14
  40d568:	mov	w1, #0x1f                  	// #31
  40d56c:	mov	x0, x19
  40d570:	bl	40d17c <ferror@plt+0xbb9c>
  40d574:	mov	w20, #0x0                   	// #0
  40d578:	b	40d228 <ferror@plt+0xbc48>
  40d57c:	mov	w2, #0x21                  	// #33
  40d580:	mov	w1, #0x10                  	// #16
  40d584:	mov	x0, x19
  40d588:	bl	40d17c <ferror@plt+0xbb9c>
  40d58c:	mov	w20, #0x0                   	// #0
  40d590:	b	40d228 <ferror@plt+0xbc48>
  40d594:	ldrb	w1, [x3, x4]
  40d598:	cmp	w1, #0x3e
  40d59c:	b.eq	40d5b8 <ferror@plt+0xbfd8>  // b.none
  40d5a0:	mov	w2, #0x15                  	// #21
  40d5a4:	mov	w1, #0x12                  	// #18
  40d5a8:	mov	x0, x19
  40d5ac:	bl	40d17c <ferror@plt+0xbb9c>
  40d5b0:	mov	w20, #0x0                   	// #0
  40d5b4:	b	40d228 <ferror@plt+0xbc48>
  40d5b8:	add	x0, x0, #0x2
  40d5bc:	str	x0, [x19, #8]
  40d5c0:	mov	w2, #0xf                   	// #15
  40d5c4:	mov	w1, #0x20                  	// #32
  40d5c8:	mov	x0, x19
  40d5cc:	bl	40d17c <ferror@plt+0xbb9c>
  40d5d0:	mov	w20, #0x0                   	// #0
  40d5d4:	b	40d228 <ferror@plt+0xbc48>
  40d5d8:	sub	w1, w1, #0x35
  40d5dc:	str	w1, [x19, #32]
  40d5e0:	mov	w20, #0x0                   	// #0
  40d5e4:	b	40d228 <ferror@plt+0xbc48>
  40d5e8:	ldrb	w1, [x3, x4]
  40d5ec:	cmp	w1, #0xa
  40d5f0:	b.ne	40d60c <ferror@plt+0xc02c>  // b.any
  40d5f4:	add	x0, x0, #0x2
  40d5f8:	str	x0, [x19, #8]
  40d5fc:	mov	w0, #0x23                  	// #35
  40d600:	str	w0, [x19, #32]
  40d604:	mov	w20, #0x0                   	// #0
  40d608:	b	40d228 <ferror@plt+0xbc48>
  40d60c:	mov	w1, #0x5c                  	// #92
  40d610:	mov	x0, x19
  40d614:	bl	401f90 <ferror@plt+0x9b0>
  40d618:	mov	w20, w0
  40d61c:	b	40d228 <ferror@plt+0xbc48>
  40d620:	mov	w2, #0x7                   	// #7
  40d624:	mov	w1, #0x18                  	// #24
  40d628:	mov	x0, x19
  40d62c:	bl	40d17c <ferror@plt+0xbb9c>
  40d630:	mov	w20, #0x0                   	// #0
  40d634:	b	40d228 <ferror@plt+0xbc48>
  40d638:	add	x22, x22, #0x1
  40d63c:	add	x20, x20, #0xa
  40d640:	cmp	x26, x22
  40d644:	b.eq	40d6dc <ferror@plt+0xc0fc>  // b.none
  40d648:	mov	x24, x20
  40d64c:	ldrb	w2, [x24], #1
  40d650:	and	w27, w2, #0xffffff7f
  40d654:	and	x23, x2, #0x7f
  40d658:	mov	x2, x23
  40d65c:	mov	x1, x24
  40d660:	mov	x0, x21
  40d664:	bl	401360 <strncmp@plt>
  40d668:	cbnz	w0, 40d638 <ferror@plt+0xc058>
  40d66c:	bl	401490 <__ctype_b_loc@plt>
  40d670:	ldrb	w1, [x21, w27, sxtw]
  40d674:	and	x2, x1, #0xff
  40d678:	ldr	x0, [x0]
  40d67c:	ldrh	w0, [x0, x2, lsl #1]
  40d680:	and	w0, w0, #0x8
  40d684:	cmp	w1, #0x5f
  40d688:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  40d68c:	b.ne	40d638 <ferror@plt+0xc058>  // b.any
  40d690:	add	w22, w22, #0x2f
  40d694:	str	w22, [x19, #32]
  40d698:	ldrsb	w0, [x20]
  40d69c:	tbnz	w0, #31, 40d6b8 <ferror@plt+0xc0d8>
  40d6a0:	mov	x2, x24
  40d6a4:	ldr	x1, [x19, #16]
  40d6a8:	mov	w0, #0x25                  	// #37
  40d6ac:	bl	402618 <ferror@plt+0x1038>
  40d6b0:	mov	w20, w0
  40d6b4:	cbnz	w0, 40d798 <ferror@plt+0xc1b8>
  40d6b8:	ldr	x2, [x19, #8]
  40d6bc:	sub	x2, x2, #0x1
  40d6c0:	add	x2, x2, x23
  40d6c4:	str	x2, [x19, #8]
  40d6c8:	mov	w20, #0x0                   	// #0
  40d6cc:	ldp	x23, x24, [sp, #48]
  40d6d0:	ldp	x25, x26, [sp, #64]
  40d6d4:	ldr	x27, [sp, #80]
  40d6d8:	b	40d228 <ferror@plt+0xbc48>
  40d6dc:	ldp	x23, x24, [sp, #48]
  40d6e0:	ldr	x27, [sp, #80]
  40d6e4:	mov	x0, x19
  40d6e8:	bl	4022d0 <ferror@plt+0xcf0>
  40d6ec:	ldr	x0, [x19, #48]
  40d6f0:	sub	x0, x0, #0x1
  40d6f4:	mov	w20, #0x0                   	// #0
  40d6f8:	cmp	x0, #0x1
  40d6fc:	b.hi	40d708 <ferror@plt+0xc128>  // b.pmore
  40d700:	ldp	x25, x26, [sp, #64]
  40d704:	b	40d228 <ferror@plt+0xbc48>
  40d708:	ldr	x2, [x19, #40]
  40d70c:	ldr	x1, [x19, #16]
  40d710:	mov	w0, #0x23                  	// #35
  40d714:	bl	402618 <ferror@plt+0x1038>
  40d718:	mov	w20, w0
  40d71c:	ldp	x25, x26, [sp, #64]
  40d720:	b	40d228 <ferror@plt+0xbc48>
  40d724:	sub	w1, w1, #0x52
  40d728:	str	w1, [x19, #32]
  40d72c:	mov	w20, #0x0                   	// #0
  40d730:	b	40d228 <ferror@plt+0xbc48>
  40d734:	ldrb	w0, [x3, x4]
  40d738:	cmp	w0, #0x7c
  40d73c:	b.eq	40d754 <ferror@plt+0xc174>  // b.none
  40d740:	mov	w1, #0x7c                  	// #124
  40d744:	mov	x0, x19
  40d748:	bl	401f90 <ferror@plt+0x9b0>
  40d74c:	mov	w20, w0
  40d750:	b	40d228 <ferror@plt+0xbc48>
  40d754:	adrp	x2, 415000 <ferror@plt+0x13a20>
  40d758:	add	x2, x2, #0x3d0
  40d75c:	ldr	x1, [x19, #16]
  40d760:	mov	w0, #0x28                  	// #40
  40d764:	bl	402618 <ferror@plt+0x1038>
  40d768:	mov	w20, w0
  40d76c:	cbnz	w0, 40d228 <ferror@plt+0xbc48>
  40d770:	ldr	x0, [x19, #8]
  40d774:	add	x0, x0, #0x1
  40d778:	str	x0, [x19, #8]
  40d77c:	mov	w0, #0x16                  	// #22
  40d780:	str	w0, [x19, #32]
  40d784:	b	40d228 <ferror@plt+0xbc48>
  40d788:	mov	x0, x19
  40d78c:	bl	401f90 <ferror@plt+0x9b0>
  40d790:	mov	w20, w0
  40d794:	b	40d228 <ferror@plt+0xbc48>
  40d798:	ldp	x23, x24, [sp, #48]
  40d79c:	ldp	x25, x26, [sp, #64]
  40d7a0:	ldr	x27, [sp, #80]
  40d7a4:	b	40d228 <ferror@plt+0xbc48>
  40d7a8:	sub	w1, w0, #0x2e
  40d7ac:	cmp	w0, #0x6
  40d7b0:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  40d7b4:	ccmp	w1, #0x10, #0x0, hi  // hi = pmore
  40d7b8:	cset	w0, ls  // ls = plast
  40d7bc:	ret
  40d7c0:	stp	x29, x30, [sp, #-64]!
  40d7c4:	mov	x29, sp
  40d7c8:	stp	x19, x20, [sp, #16]
  40d7cc:	stp	x21, x22, [sp, #32]
  40d7d0:	mov	x19, x0
  40d7d4:	ldr	w0, [x0, #32]
  40d7d8:	and	w1, w0, #0xfffffff7
  40d7dc:	cmp	w1, #0x22
  40d7e0:	cset	w21, eq  // eq = none
  40d7e4:	cmp	w0, #0x0
  40d7e8:	csinc	w21, w21, wzr, ne  // ne = any
  40d7ec:	cbz	w21, 40d804 <ferror@plt+0xc224>
  40d7f0:	mov	w0, w21
  40d7f4:	ldp	x19, x20, [sp, #16]
  40d7f8:	ldp	x21, x22, [sp, #32]
  40d7fc:	ldp	x29, x30, [sp], #64
  40d800:	ret
  40d804:	cmp	w0, #0x46
  40d808:	b.eq	40d848 <ferror@plt+0xc268>  // b.none
  40d80c:	cmp	w0, #0x2b
  40d810:	b.ne	40d7f0 <ferror@plt+0xc210>  // b.any
  40d814:	mov	x20, #0x0                   	// #0
  40d818:	add	x22, x19, #0x50
  40d81c:	ldr	x0, [x19, #88]
  40d820:	cmp	x0, x20
  40d824:	b.ls	40d7f0 <ferror@plt+0xc210>  // b.plast
  40d828:	mov	x1, x20
  40d82c:	mov	x0, x22
  40d830:	bl	401bdc <ferror@plt+0x5fc>
  40d834:	add	x20, x20, #0x1
  40d838:	ldrh	w0, [x0]
  40d83c:	tbz	w0, #0, 40d81c <ferror@plt+0xc23c>
  40d840:	mov	w21, #0x1                   	// #1
  40d844:	b	40d7f0 <ferror@plt+0xc210>
  40d848:	ldr	x0, [x19, #88]
  40d84c:	cbz	x0, 40d8ac <ferror@plt+0xc2cc>
  40d850:	str	x23, [sp, #48]
  40d854:	mov	x20, #0x0                   	// #0
  40d858:	add	x22, x19, #0x50
  40d85c:	mov	w23, #0xa0                  	// #160
  40d860:	b	40d87c <ferror@plt+0xc29c>
  40d864:	add	x20, x20, #0x1
  40d868:	ldr	x1, [x19, #88]
  40d86c:	cmp	x1, x20
  40d870:	b.ls	40d8b4 <ferror@plt+0xc2d4>  // b.plast
  40d874:	tst	w0, w23
  40d878:	b.eq	40d8a4 <ferror@plt+0xc2c4>  // b.none
  40d87c:	mov	x1, x20
  40d880:	mov	x0, x22
  40d884:	bl	401bdc <ferror@plt+0x5fc>
  40d888:	ldrh	w0, [x0]
  40d88c:	tbz	w0, #0, 40d864 <ferror@plt+0xc284>
  40d890:	ldr	w1, [x19, #36]
  40d894:	cmp	w1, #0x2b
  40d898:	b.eq	40d864 <ferror@plt+0xc284>  // b.none
  40d89c:	ldr	x23, [sp, #48]
  40d8a0:	b	40d7f0 <ferror@plt+0xc210>
  40d8a4:	ldr	x23, [sp, #48]
  40d8a8:	b	40d8b8 <ferror@plt+0xc2d8>
  40d8ac:	mov	w0, #0x80                  	// #128
  40d8b0:	b	40d8b8 <ferror@plt+0xc2d8>
  40d8b4:	ldr	x23, [sp, #48]
  40d8b8:	ubfx	x21, x0, #6, #1
  40d8bc:	b	40d7f0 <ferror@plt+0xc210>
  40d8c0:	stp	x29, x30, [sp, #-32]!
  40d8c4:	mov	x29, sp
  40d8c8:	stp	x19, x20, [sp, #16]
  40d8cc:	ldr	x20, [x0, #288]
  40d8d0:	add	x19, x0, #0x78
  40d8d4:	mov	x1, #0x0                   	// #0
  40d8d8:	mov	x0, x19
  40d8dc:	bl	401bdc <ferror@plt+0x5fc>
  40d8e0:	ldr	x1, [x0, #8]
  40d8e4:	add	x0, x20, #0x28
  40d8e8:	bl	401bcc <ferror@plt+0x5ec>
  40d8ec:	ldr	x1, [x20, #8]
  40d8f0:	str	x1, [x0]
  40d8f4:	mov	x1, #0x1                   	// #1
  40d8f8:	mov	x0, x19
  40d8fc:	bl	40189c <ferror@plt+0x2bc>
  40d900:	ldp	x19, x20, [sp, #16]
  40d904:	ldp	x29, x30, [sp], #32
  40d908:	ret
  40d90c:	stp	x29, x30, [sp, #-80]!
  40d910:	mov	x29, sp
  40d914:	stp	x19, x20, [sp, #16]
  40d918:	stp	x23, x24, [sp, #48]
  40d91c:	mov	x19, x0
  40d920:	ldrb	w0, [x0, #304]
  40d924:	cbz	w0, 40d95c <ferror@plt+0xc37c>
  40d928:	stp	x21, x22, [sp, #32]
  40d92c:	mov	x21, x19
  40d930:	mov	x0, x19
  40d934:	bl	4023c0 <ferror@plt+0xde0>
  40d938:	mov	w24, w0
  40d93c:	cbnz	w0, 40db08 <ferror@plt+0xc528>
  40d940:	stp	x25, x26, [sp, #64]
  40d944:	strb	wzr, [x19, #304]
  40d948:	ldr	w26, [x19, #32]
  40d94c:	mov	w23, #0x0                   	// #0
  40d950:	add	x22, x19, #0xf0
  40d954:	mov	w25, #0x1                   	// #1
  40d958:	b	40d9e4 <ferror@plt+0xc404>
  40d95c:	ldr	x1, [x19, #16]
  40d960:	mov	w0, #0x18                  	// #24
  40d964:	bl	402618 <ferror@plt+0x1038>
  40d968:	mov	w24, w0
  40d96c:	mov	w0, w24
  40d970:	ldp	x19, x20, [sp, #16]
  40d974:	ldp	x23, x24, [sp, #48]
  40d978:	ldp	x29, x30, [sp], #80
  40d97c:	ret
  40d980:	mov	x0, x21
  40d984:	bl	4023c0 <ferror@plt+0xde0>
  40d988:	cbnz	w0, 40dad8 <ferror@plt+0xc4f8>
  40d98c:	ldr	w0, [x19, #32]
  40d990:	cmp	w0, #0x28
  40d994:	b.ne	40d9ac <ferror@plt+0xc3cc>  // b.any
  40d998:	mov	x0, x21
  40d99c:	bl	4023c0 <ferror@plt+0xde0>
  40d9a0:	cbnz	w0, 40dae8 <ferror@plt+0xc508>
  40d9a4:	mov	w20, w25
  40d9a8:	b	40da20 <ferror@plt+0xc440>
  40d9ac:	ldr	x1, [x19, #16]
  40d9b0:	mov	w0, #0x1c                  	// #28
  40d9b4:	bl	402618 <ferror@plt+0x1038>
  40d9b8:	mov	w24, w0
  40d9bc:	ldp	x21, x22, [sp, #32]
  40d9c0:	ldp	x25, x26, [sp, #64]
  40d9c4:	b	40d96c <ferror@plt+0xc38c>
  40d9c8:	ldr	x4, [x19, #16]
  40d9cc:	mov	w3, w20
  40d9d0:	ldr	x2, [x19, #240]
  40d9d4:	ldr	x1, [x19, #280]
  40d9d8:	ldr	x0, [x19, #288]
  40d9dc:	bl	40c240 <ferror@plt+0xac60>
  40d9e0:	cbnz	w0, 40daf8 <ferror@plt+0xc518>
  40d9e4:	ldr	w0, [x19, #32]
  40d9e8:	cmp	w0, #0x2d
  40d9ec:	b.ne	40da4c <ferror@plt+0xc46c>  // b.any
  40d9f0:	ldr	x1, [x19, #48]
  40d9f4:	ldr	x2, [x19, #40]
  40d9f8:	sub	x1, x1, #0x1
  40d9fc:	mov	x0, x22
  40da00:	bl	401a18 <ferror@plt+0x438>
  40da04:	mov	x0, x21
  40da08:	bl	4023c0 <ferror@plt+0xde0>
  40da0c:	mov	w20, w0
  40da10:	cbnz	w0, 40dac8 <ferror@plt+0xc4e8>
  40da14:	ldr	w0, [x19, #32]
  40da18:	cmp	w0, #0x26
  40da1c:	b.eq	40d980 <ferror@plt+0xc3a0>  // b.none
  40da20:	ldr	w0, [x19, #32]
  40da24:	cmp	w0, #0x27
  40da28:	cset	w23, eq  // eq = none
  40da2c:	b.ne	40d9c8 <ferror@plt+0xc3e8>  // b.any
  40da30:	mov	x0, x21
  40da34:	bl	4023c0 <ferror@plt+0xde0>
  40da38:	cbz	w0, 40d9c8 <ferror@plt+0xc3e8>
  40da3c:	mov	w24, w0
  40da40:	ldp	x21, x22, [sp, #32]
  40da44:	ldp	x25, x26, [sp, #64]
  40da48:	b	40d96c <ferror@plt+0xc38c>
  40da4c:	cbnz	w23, 40da74 <ferror@plt+0xc494>
  40da50:	cmp	w26, #0x2d
  40da54:	b.eq	40da90 <ferror@plt+0xc4b0>  // b.none
  40da58:	ldr	x1, [x19, #16]
  40da5c:	mov	w0, #0x1e                  	// #30
  40da60:	bl	402618 <ferror@plt+0x1038>
  40da64:	mov	w24, w0
  40da68:	ldp	x21, x22, [sp, #32]
  40da6c:	ldp	x25, x26, [sp, #64]
  40da70:	b	40d96c <ferror@plt+0xc38c>
  40da74:	ldr	x1, [x19, #16]
  40da78:	mov	w0, #0x1c                  	// #28
  40da7c:	bl	402618 <ferror@plt+0x1038>
  40da80:	mov	w24, w0
  40da84:	ldp	x21, x22, [sp, #32]
  40da88:	ldp	x25, x26, [sp, #64]
  40da8c:	b	40d96c <ferror@plt+0xc38c>
  40da90:	mov	x0, x19
  40da94:	bl	40d7c0 <ferror@plt+0xc1e0>
  40da98:	and	w0, w0, #0xff
  40da9c:	cbz	w0, 40daac <ferror@plt+0xc4cc>
  40daa0:	ldp	x21, x22, [sp, #32]
  40daa4:	ldp	x25, x26, [sp, #64]
  40daa8:	b	40d96c <ferror@plt+0xc38c>
  40daac:	ldr	x1, [x19, #16]
  40dab0:	mov	w0, #0x18                  	// #24
  40dab4:	bl	402618 <ferror@plt+0x1038>
  40dab8:	mov	w24, w0
  40dabc:	ldp	x21, x22, [sp, #32]
  40dac0:	ldp	x25, x26, [sp, #64]
  40dac4:	b	40d96c <ferror@plt+0xc38c>
  40dac8:	mov	w24, w0
  40dacc:	ldp	x21, x22, [sp, #32]
  40dad0:	ldp	x25, x26, [sp, #64]
  40dad4:	b	40d96c <ferror@plt+0xc38c>
  40dad8:	mov	w24, w0
  40dadc:	ldp	x21, x22, [sp, #32]
  40dae0:	ldp	x25, x26, [sp, #64]
  40dae4:	b	40d96c <ferror@plt+0xc38c>
  40dae8:	mov	w24, w0
  40daec:	ldp	x21, x22, [sp, #32]
  40daf0:	ldp	x25, x26, [sp, #64]
  40daf4:	b	40d96c <ferror@plt+0xc38c>
  40daf8:	mov	w24, w0
  40dafc:	ldp	x21, x22, [sp, #32]
  40db00:	ldp	x25, x26, [sp, #64]
  40db04:	b	40d96c <ferror@plt+0xc38c>
  40db08:	ldp	x21, x22, [sp, #32]
  40db0c:	b	40d96c <ferror@plt+0xc38c>
  40db10:	stp	x29, x30, [sp, #-48]!
  40db14:	mov	x29, sp
  40db18:	str	x19, [sp, #16]
  40db1c:	strh	w1, [sp, #46]
  40db20:	add	x19, x0, #0x50
  40db24:	mov	x1, #0x0                   	// #0
  40db28:	mov	x0, x19
  40db2c:	bl	401bdc <ferror@plt+0x5fc>
  40db30:	ldrh	w1, [x0]
  40db34:	mov	w0, #0x14                  	// #20
  40db38:	and	w1, w1, w0
  40db3c:	ldrh	w0, [sp, #46]
  40db40:	orr	w1, w1, w0
  40db44:	orr	w1, w1, #0x8
  40db48:	strh	w1, [sp, #46]
  40db4c:	add	x1, sp, #0x2e
  40db50:	mov	x0, x19
  40db54:	bl	401980 <ferror@plt+0x3a0>
  40db58:	ldr	x19, [sp, #16]
  40db5c:	ldp	x29, x30, [sp], #48
  40db60:	ret
  40db64:	stp	x29, x30, [sp, #-64]!
  40db68:	mov	x29, sp
  40db6c:	str	x19, [sp, #16]
  40db70:	mov	x19, x0
  40db74:	and	x2, x2, #0xff
  40db78:	str	x2, [sp, #40]
  40db7c:	str	x1, [sp, #48]
  40db80:	str	xzr, [sp, #56]
  40db84:	add	x1, sp, #0x28
  40db88:	add	x0, x0, #0x78
  40db8c:	bl	401980 <ferror@plt+0x3a0>
  40db90:	mov	x0, #0xffffffffffffffff    	// #-1
  40db94:	str	x0, [sp, #32]
  40db98:	ldr	x0, [x19, #288]
  40db9c:	add	x1, sp, #0x20
  40dba0:	add	x0, x0, #0x28
  40dba4:	bl	401980 <ferror@plt+0x3a0>
  40dba8:	ldr	x19, [sp, #16]
  40dbac:	ldp	x29, x30, [sp], #64
  40dbb0:	ret
  40dbb4:	stp	x29, x30, [sp, #-112]!
  40dbb8:	mov	x29, sp
  40dbbc:	stp	x19, x20, [sp, #16]
  40dbc0:	str	x27, [sp, #80]
  40dbc4:	mov	x20, x0
  40dbc8:	str	w1, [sp, #108]
  40dbcc:	sub	w1, w1, #0x2
  40dbd0:	adrp	x0, 413000 <ferror@plt+0x11a20>
  40dbd4:	add	x0, x0, #0xd8
  40dbd8:	ldrb	w27, [x0, w1, uxtw]
  40dbdc:	ldr	x0, [x20, #208]
  40dbe0:	cmp	x2, x0
  40dbe4:	b.cs	40dcb8 <ferror@plt+0xc6d8>  // b.hs, b.nlast
  40dbe8:	stp	x21, x22, [sp, #32]
  40dbec:	stp	x23, x24, [sp, #48]
  40dbf0:	stp	x25, x26, [sp, #64]
  40dbf4:	mov	x24, x2
  40dbf8:	mov	x21, x3
  40dbfc:	and	w23, w27, #0x7f
  40dc00:	add	x22, x20, #0xc8
  40dc04:	adrp	x25, 413000 <ferror@plt+0x11a20>
  40dc08:	add	x25, x25, #0xd8
  40dc0c:	sxtb	w27, w27
  40dc10:	mov	x26, #0x1                   	// #1
  40dc14:	b	40dc54 <ferror@plt+0xc674>
  40dc18:	mov	w1, w19
  40dc1c:	ldr	x0, [x20, #288]
  40dc20:	bl	40199c <ferror@plt+0x3bc>
  40dc24:	mov	x1, x26
  40dc28:	mov	x0, x22
  40dc2c:	bl	40189c <ferror@plt+0x2bc>
  40dc30:	sub	w19, w19, #0x4
  40dc34:	cmp	w19, #0x1
  40dc38:	cset	x1, hi  // hi = pmore
  40dc3c:	ldr	x0, [x21]
  40dc40:	sub	x0, x0, x1
  40dc44:	str	x0, [x21]
  40dc48:	ldr	x0, [x20, #208]
  40dc4c:	cmp	x0, x24
  40dc50:	b.ls	40dc9c <ferror@plt+0xc6bc>  // b.plast
  40dc54:	mov	x1, #0x0                   	// #0
  40dc58:	mov	x0, x22
  40dc5c:	bl	401bdc <ferror@plt+0x5fc>
  40dc60:	ldr	w19, [x0]
  40dc64:	cmp	w19, #0x24
  40dc68:	b.eq	40dcac <ferror@plt+0xc6cc>  // b.none
  40dc6c:	sub	w0, w19, #0x2
  40dc70:	ldrb	w0, [x25, w0, uxtw]
  40dc74:	and	w0, w0, #0x7f
  40dc78:	cmp	w23, w0
  40dc7c:	b.hi	40dc18 <ferror@plt+0xc638>  // b.pmore
  40dc80:	cmp	w27, #0x0
  40dc84:	ccmp	w23, w0, #0x0, lt  // lt = tstop
  40dc88:	b.eq	40dc18 <ferror@plt+0xc638>  // b.none
  40dc8c:	ldp	x21, x22, [sp, #32]
  40dc90:	ldp	x23, x24, [sp, #48]
  40dc94:	ldp	x25, x26, [sp, #64]
  40dc98:	b	40dcb8 <ferror@plt+0xc6d8>
  40dc9c:	ldp	x21, x22, [sp, #32]
  40dca0:	ldp	x23, x24, [sp, #48]
  40dca4:	ldp	x25, x26, [sp, #64]
  40dca8:	b	40dcb8 <ferror@plt+0xc6d8>
  40dcac:	ldp	x21, x22, [sp, #32]
  40dcb0:	ldp	x23, x24, [sp, #48]
  40dcb4:	ldp	x25, x26, [sp, #64]
  40dcb8:	add	x1, sp, #0x6c
  40dcbc:	add	x0, x20, #0xc8
  40dcc0:	bl	401980 <ferror@plt+0x3a0>
  40dcc4:	ldp	x19, x20, [sp, #16]
  40dcc8:	ldr	x27, [sp, #80]
  40dccc:	ldp	x29, x30, [sp], #112
  40dcd0:	ret
  40dcd4:	stp	x29, x30, [sp, #-32]!
  40dcd8:	mov	x29, sp
  40dcdc:	str	x19, [sp, #16]
  40dce0:	mov	x19, x0
  40dce4:	mov	x1, #0x0                   	// #0
  40dce8:	add	x0, x0, #0x50
  40dcec:	bl	401bdc <ferror@plt+0x5fc>
  40dcf0:	ldrh	w1, [x0]
  40dcf4:	and	w1, w1, #0xfffffeff
  40dcf8:	strh	w1, [x0]
  40dcfc:	mov	x0, x19
  40dd00:	bl	40d8c0 <ferror@plt+0xc2e0>
  40dd04:	ldr	x19, [sp, #16]
  40dd08:	ldp	x29, x30, [sp], #32
  40dd0c:	ret
  40dd10:	stp	x29, x30, [sp, #-32]!
  40dd14:	mov	x29, sp
  40dd18:	stp	x19, x20, [sp, #16]
  40dd1c:	mov	x19, x0
  40dd20:	ldr	x0, [x0, #288]
  40dd24:	ldr	x20, [x0, #48]
  40dd28:	mov	x1, #0x0                   	// #0
  40dd2c:	add	x0, x19, #0x50
  40dd30:	bl	401bdc <ferror@plt+0x5fc>
  40dd34:	ldrh	w0, [x0]
  40dd38:	tbz	w0, #8, 40dd8c <ferror@plt+0xc7ac>
  40dd3c:	mov	w1, #0x43                  	// #67
  40dd40:	ldr	x0, [x19, #288]
  40dd44:	bl	40199c <ferror@plt+0x3bc>
  40dd48:	mov	x1, x20
  40dd4c:	ldr	x0, [x19, #288]
  40dd50:	bl	4019b8 <ferror@plt+0x3d8>
  40dd54:	mov	x0, x19
  40dd58:	bl	40dcd4 <ferror@plt+0xc6f4>
  40dd5c:	mov	w2, #0x0                   	// #0
  40dd60:	mov	x1, x20
  40dd64:	mov	x0, x19
  40dd68:	bl	40db64 <ferror@plt+0xc584>
  40dd6c:	mov	w1, #0x80                  	// #128
  40dd70:	mov	x0, x19
  40dd74:	bl	40db10 <ferror@plt+0xc530>
  40dd78:	mov	x0, x19
  40dd7c:	bl	4023c0 <ferror@plt+0xde0>
  40dd80:	ldp	x19, x20, [sp, #16]
  40dd84:	ldp	x29, x30, [sp], #32
  40dd88:	ret
  40dd8c:	ldr	x1, [x19, #16]
  40dd90:	mov	w0, #0x18                  	// #24
  40dd94:	bl	402618 <ferror@plt+0x1038>
  40dd98:	b	40dd80 <ferror@plt+0xc7a0>
  40dd9c:	stp	x29, x30, [sp, #-112]!
  40dda0:	mov	x29, sp
  40dda4:	stp	x19, x20, [sp, #16]
  40dda8:	stp	x25, x26, [sp, #64]
  40ddac:	mov	x19, x0
  40ddb0:	ldr	x0, [x0, #88]
  40ddb4:	cmp	x0, #0x1
  40ddb8:	b.ls	40dde0 <ferror@plt+0xc800>  // b.plast
  40ddbc:	stp	x21, x22, [sp, #32]
  40ddc0:	and	w22, w1, #0xff
  40ddc4:	cbz	w22, 40de04 <ferror@plt+0xc824>
  40ddc8:	mov	x0, x19
  40ddcc:	bl	4023c0 <ferror@plt+0xde0>
  40ddd0:	mov	w25, w0
  40ddd4:	cbz	w0, 40ddf4 <ferror@plt+0xc814>
  40ddd8:	ldp	x21, x22, [sp, #32]
  40dddc:	b	40e0cc <ferror@plt+0xcaec>
  40dde0:	ldr	x1, [x19, #16]
  40dde4:	mov	w0, #0x18                  	// #24
  40dde8:	bl	402618 <ferror@plt+0x1038>
  40ddec:	mov	w25, w0
  40ddf0:	b	40e0cc <ferror@plt+0xcaec>
  40ddf4:	mov	x0, x19
  40ddf8:	bl	40d7c0 <ferror@plt+0xc1e0>
  40ddfc:	and	w0, w0, #0xff
  40de00:	cbz	w0, 40de38 <ferror@plt+0xc858>
  40de04:	stp	x23, x24, [sp, #48]
  40de08:	stp	x27, x28, [sp, #80]
  40de0c:	add	x20, x19, #0x50
  40de10:	mov	x1, #0x0                   	// #0
  40de14:	mov	x0, x20
  40de18:	bl	401bdc <ferror@plt+0x5fc>
  40de1c:	ldrb	w21, [x0]
  40de20:	and	w21, w21, #0x1
  40de24:	add	x27, x19, #0xa0
  40de28:	mov	w26, #0x43                  	// #67
  40de2c:	mov	x23, #0x1                   	// #1
  40de30:	adrp	x28, 42c000 <ferror@plt+0x2aa20>
  40de34:	b	40dffc <ferror@plt+0xca1c>
  40de38:	ldr	x1, [x19, #16]
  40de3c:	mov	w0, #0x18                  	// #24
  40de40:	bl	402618 <ferror@plt+0x1038>
  40de44:	mov	w25, w0
  40de48:	ldp	x21, x22, [sp, #32]
  40de4c:	b	40e0cc <ferror@plt+0xcaec>
  40de50:	ldr	x1, [x19, #16]
  40de54:	mov	w0, #0x18                  	// #24
  40de58:	bl	402618 <ferror@plt+0x1038>
  40de5c:	mov	w25, w0
  40de60:	ldp	x21, x22, [sp, #32]
  40de64:	ldp	x23, x24, [sp, #48]
  40de68:	ldp	x27, x28, [sp, #80]
  40de6c:	b	40e0cc <ferror@plt+0xcaec>
  40de70:	mov	x1, #0x0                   	// #0
  40de74:	mov	x0, x20
  40de78:	bl	401bdc <ferror@plt+0x5fc>
  40de7c:	ldrh	w0, [x0]
  40de80:	tbnz	w0, #7, 40e05c <ferror@plt+0xca7c>
  40de84:	mov	x1, #0x0                   	// #0
  40de88:	mov	x0, x20
  40de8c:	bl	401bdc <ferror@plt+0x5fc>
  40de90:	ldrh	w0, [x0]
  40de94:	tbz	w0, #1, 40decc <ferror@plt+0xc8ec>
  40de98:	ldr	x0, [x19, #288]
  40de9c:	ldrb	w1, [x0, #216]
  40dea0:	cmp	w1, #0x0
  40dea4:	cset	w1, ne  // ne = any
  40dea8:	add	w1, w1, #0x47
  40deac:	bl	40199c <ferror@plt+0x3bc>
  40deb0:	mov	x1, #0x0                   	// #0
  40deb4:	mov	x0, x19
  40deb8:	bl	4038b4 <ferror@plt+0x22d4>
  40debc:	mov	x1, x23
  40dec0:	mov	x0, x20
  40dec4:	bl	40189c <ferror@plt+0x2bc>
  40dec8:	b	40e070 <ferror@plt+0xca90>
  40decc:	mov	x1, #0x0                   	// #0
  40ded0:	mov	x0, x20
  40ded4:	bl	401bdc <ferror@plt+0x5fc>
  40ded8:	ldrh	w0, [x0]
  40dedc:	tbz	w0, #0, 40e070 <ferror@plt+0xca90>
  40dee0:	mov	x1, #0x0                   	// #0
  40dee4:	mov	x0, x20
  40dee8:	bl	401bdc <ferror@plt+0x5fc>
  40deec:	ldrh	w0, [x0]
  40def0:	tbnz	w0, #6, 40e070 <ferror@plt+0xca90>
  40def4:	mov	x1, x23
  40def8:	mov	x0, x20
  40defc:	bl	40189c <ferror@plt+0x2bc>
  40df00:	b	40e070 <ferror@plt+0xca90>
  40df04:	mov	x1, x23
  40df08:	mov	x0, x20
  40df0c:	bl	40189c <ferror@plt+0x2bc>
  40df10:	ldr	x0, [x28, #592]
  40df14:	ldrh	w0, [x0, #1138]
  40df18:	tbnz	w0, #2, 40dfac <ferror@plt+0xc9cc>
  40df1c:	mov	x1, #0x0                   	// #0
  40df20:	mov	x0, x20
  40df24:	bl	401bdc <ferror@plt+0x5fc>
  40df28:	ldrh	w1, [x0]
  40df2c:	orr	w1, w1, #0x100
  40df30:	strh	w1, [x0]
  40df34:	ldr	w0, [x19, #32]
  40df38:	cmp	w0, #0x46
  40df3c:	b.eq	40df6c <ferror@plt+0xc98c>  // b.none
  40df40:	cbnz	w24, 40dfb4 <ferror@plt+0xc9d4>
  40df44:	mov	x1, #0x0                   	// #0
  40df48:	mov	x0, x20
  40df4c:	bl	401bdc <ferror@plt+0x5fc>
  40df50:	ldrh	w0, [x0]
  40df54:	tst	x0, #0x100
  40df58:	ccmp	w22, #0x0, #0x0, ne  // ne = any
  40df5c:	b.eq	40dfc0 <ferror@plt+0xc9e0>  // b.none
  40df60:	mov	x0, x19
  40df64:	bl	40dcd4 <ferror@plt+0xc6f4>
  40df68:	b	40dfc0 <ferror@plt+0xc9e0>
  40df6c:	mov	x0, x19
  40df70:	bl	40dd10 <ferror@plt+0xc730>
  40df74:	mov	w25, w0
  40df78:	cmp	w22, #0x0
  40df7c:	ccmp	w24, #0x0, #0x4, ne  // ne = any
  40df80:	csel	w22, w22, w21, eq  // eq = none
  40df84:	cbnz	w25, 40df98 <ferror@plt+0xc9b8>
  40df88:	ldr	x0, [x19, #88]
  40df8c:	cmp	w22, #0x0
  40df90:	ccmp	x0, #0x1, #0x0, ne  // ne = any
  40df94:	b.eq	40e0f0 <ferror@plt+0xcb10>  // b.none
  40df98:	cbnz	w22, 40e110 <ferror@plt+0xcb30>
  40df9c:	ldp	x21, x22, [sp, #32]
  40dfa0:	ldp	x23, x24, [sp, #48]
  40dfa4:	ldp	x27, x28, [sp, #80]
  40dfa8:	b	40e0cc <ferror@plt+0xcaec>
  40dfac:	mov	x0, x19
  40dfb0:	bl	40dcd4 <ferror@plt+0xc6f4>
  40dfb4:	cmp	w22, #0x0
  40dfb8:	ccmp	w24, #0x0, #0x4, ne  // ne = any
  40dfbc:	csel	w22, w22, w21, eq  // eq = none
  40dfc0:	ldr	x0, [x19, #88]
  40dfc4:	cmp	x0, #0x1
  40dfc8:	b.ls	40e0e0 <ferror@plt+0xcb00>  // b.plast
  40dfcc:	mov	x1, #0x0                   	// #0
  40dfd0:	mov	x0, x20
  40dfd4:	bl	401bdc <ferror@plt+0x5fc>
  40dfd8:	ldrh	w0, [x0]
  40dfdc:	tst	x0, #0x100
  40dfe0:	ccmp	w22, #0x0, #0x0, ne  // ne = any
  40dfe4:	b.eq	40e17c <ferror@plt+0xcb9c>  // b.none
  40dfe8:	mov	x1, #0x0                   	// #0
  40dfec:	mov	x0, x20
  40dff0:	bl	401bdc <ferror@plt+0x5fc>
  40dff4:	ldrh	w0, [x0]
  40dff8:	tbnz	w0, #0, 40e0e8 <ferror@plt+0xcb08>
  40dffc:	ldr	x25, [x19, #88]
  40e000:	mov	w24, w21
  40e004:	eor	w0, w22, #0x1
  40e008:	ands	w21, w21, w0
  40e00c:	b.ne	40de50 <ferror@plt+0xc870>  // b.any
  40e010:	mov	x1, #0x0                   	// #0
  40e014:	mov	x0, x20
  40e018:	bl	401bdc <ferror@plt+0x5fc>
  40e01c:	ldrh	w0, [x0]
  40e020:	tbz	w0, #5, 40de70 <ferror@plt+0xc890>
  40e024:	mov	x1, #0x0                   	// #0
  40e028:	mov	x0, x27
  40e02c:	bl	401bdc <ferror@plt+0x5fc>
  40e030:	str	x0, [sp, #104]
  40e034:	mov	w1, w26
  40e038:	ldr	x0, [x19, #288]
  40e03c:	bl	40199c <ferror@plt+0x3bc>
  40e040:	ldr	x0, [sp, #104]
  40e044:	ldr	x1, [x0]
  40e048:	ldr	x0, [x19, #288]
  40e04c:	bl	4019b8 <ferror@plt+0x3d8>
  40e050:	mov	x1, x23
  40e054:	mov	x0, x27
  40e058:	bl	40189c <ferror@plt+0x2bc>
  40e05c:	mov	x0, x19
  40e060:	bl	40d8c0 <ferror@plt+0xc2e0>
  40e064:	mov	x1, x23
  40e068:	mov	x0, x20
  40e06c:	bl	40189c <ferror@plt+0x2bc>
  40e070:	mov	x1, #0x0                   	// #0
  40e074:	mov	x0, x20
  40e078:	bl	401bdc <ferror@plt+0x5fc>
  40e07c:	ldrh	w0, [x0]
  40e080:	tbz	w0, #6, 40dfb4 <ferror@plt+0xc9d4>
  40e084:	ldr	x0, [x19, #88]
  40e088:	cmp	x0, x25
  40e08c:	b.eq	40e0a4 <ferror@plt+0xcac4>  // b.none
  40e090:	mov	x1, #0x0                   	// #0
  40e094:	mov	x0, x20
  40e098:	bl	401bdc <ferror@plt+0x5fc>
  40e09c:	ldrh	w0, [x0]
  40e0a0:	tbnz	w0, #0, 40dfb4 <ferror@plt+0xc9d4>
  40e0a4:	ldr	w0, [x19, #32]
  40e0a8:	cmp	w0, #0x22
  40e0ac:	b.ne	40df04 <ferror@plt+0xc924>  // b.any
  40e0b0:	mov	x0, x19
  40e0b4:	bl	4023c0 <ferror@plt+0xde0>
  40e0b8:	mov	w25, w0
  40e0bc:	cbz	w0, 40e0a4 <ferror@plt+0xcac4>
  40e0c0:	ldp	x21, x22, [sp, #32]
  40e0c4:	ldp	x23, x24, [sp, #48]
  40e0c8:	ldp	x27, x28, [sp, #80]
  40e0cc:	mov	w0, w25
  40e0d0:	ldp	x19, x20, [sp, #16]
  40e0d4:	ldp	x25, x26, [sp, #64]
  40e0d8:	ldp	x29, x30, [sp], #112
  40e0dc:	ret
  40e0e0:	mov	w25, #0x0                   	// #0
  40e0e4:	b	40df84 <ferror@plt+0xc9a4>
  40e0e8:	mov	w25, #0x0                   	// #0
  40e0ec:	b	40df84 <ferror@plt+0xc9a4>
  40e0f0:	ldr	x1, [x19, #16]
  40e0f4:	mov	w0, #0x18                  	// #24
  40e0f8:	bl	402618 <ferror@plt+0x1038>
  40e0fc:	mov	w25, w0
  40e100:	ldp	x21, x22, [sp, #32]
  40e104:	ldp	x23, x24, [sp, #48]
  40e108:	ldp	x27, x28, [sp, #80]
  40e10c:	b	40e0cc <ferror@plt+0xcaec>
  40e110:	mov	x1, #0x0                   	// #0
  40e114:	mov	x0, x20
  40e118:	bl	401bdc <ferror@plt+0x5fc>
  40e11c:	ldrh	w0, [x0]
  40e120:	tbnz	w0, #0, 40e134 <ferror@plt+0xcb54>
  40e124:	ldp	x21, x22, [sp, #32]
  40e128:	ldp	x23, x24, [sp, #48]
  40e12c:	ldp	x27, x28, [sp, #80]
  40e130:	b	40e0cc <ferror@plt+0xcaec>
  40e134:	mov	x1, #0x0                   	// #0
  40e138:	mov	x0, x20
  40e13c:	bl	401bdc <ferror@plt+0x5fc>
  40e140:	ldrh	w0, [x0]
  40e144:	mov	w1, #0x1e2                 	// #482
  40e148:	tst	w1, w0
  40e14c:	b.eq	40e160 <ferror@plt+0xcb80>  // b.none
  40e150:	ldp	x21, x22, [sp, #32]
  40e154:	ldp	x23, x24, [sp, #48]
  40e158:	ldp	x27, x28, [sp, #80]
  40e15c:	b	40e0cc <ferror@plt+0xcaec>
  40e160:	mov	x1, #0x1                   	// #1
  40e164:	mov	x0, x20
  40e168:	bl	40189c <ferror@plt+0x2bc>
  40e16c:	ldp	x21, x22, [sp, #32]
  40e170:	ldp	x23, x24, [sp, #48]
  40e174:	ldp	x27, x28, [sp, #80]
  40e178:	b	40e0cc <ferror@plt+0xcaec>
  40e17c:	mov	w25, #0x0                   	// #0
  40e180:	ldp	x21, x22, [sp, #32]
  40e184:	ldp	x23, x24, [sp, #48]
  40e188:	ldp	x27, x28, [sp, #80]
  40e18c:	b	40e0cc <ferror@plt+0xcaec>
  40e190:	stp	x29, x30, [sp, #-48]!
  40e194:	mov	x29, sp
  40e198:	str	x19, [sp, #16]
  40e19c:	mov	x19, x0
  40e1a0:	bl	40e4e4 <ferror@plt+0xcf04>
  40e1a4:	cmp	w0, #0x6
  40e1a8:	b.eq	40e1b8 <ferror@plt+0xcbd8>  // b.none
  40e1ac:	ldr	x19, [sp, #16]
  40e1b0:	ldp	x29, x30, [sp], #48
  40e1b4:	ret
  40e1b8:	ldr	x1, [x19, #16]
  40e1bc:	mov	w0, #0x1a                  	// #26
  40e1c0:	bl	402618 <ferror@plt+0x1038>
  40e1c4:	b	40e1ac <ferror@plt+0xcbcc>
  40e1c8:	stp	x29, x30, [sp, #-96]!
  40e1cc:	mov	x29, sp
  40e1d0:	stp	x19, x20, [sp, #16]
  40e1d4:	stp	x21, x22, [sp, #32]
  40e1d8:	stp	x23, x24, [sp, #48]
  40e1dc:	stp	x25, x26, [sp, #64]
  40e1e0:	mov	x21, x0
  40e1e4:	mov	x25, x1
  40e1e8:	mov	x20, x2
  40e1ec:	and	w22, w3, #0xff
  40e1f0:	ldr	x0, [x0, #40]
  40e1f4:	bl	402910 <ferror@plt+0x1330>
  40e1f8:	mov	x23, x0
  40e1fc:	mov	x0, x21
  40e200:	bl	4023c0 <ferror@plt+0xde0>
  40e204:	mov	w19, w0
  40e208:	cbnz	w0, 40e4c0 <ferror@plt+0xcee0>
  40e20c:	mov	x24, x21
  40e210:	ldr	w0, [x21, #32]
  40e214:	cmp	w0, #0x26
  40e218:	b.eq	40e23c <ferror@plt+0xcc5c>  // b.none
  40e21c:	cmp	w0, #0x24
  40e220:	b.ne	40e498 <ferror@plt+0xceb8>  // b.any
  40e224:	tbz	w22, #2, 40e324 <ferror@plt+0xcd44>
  40e228:	ldr	x1, [x21, #16]
  40e22c:	mov	w0, #0x18                  	// #24
  40e230:	bl	402618 <ferror@plt+0x1038>
  40e234:	mov	w19, w0
  40e238:	b	40e4c0 <ferror@plt+0xcee0>
  40e23c:	mov	x0, x21
  40e240:	bl	4023c0 <ferror@plt+0xde0>
  40e244:	mov	w19, w0
  40e248:	cbnz	w0, 40e4c0 <ferror@plt+0xcee0>
  40e24c:	ldr	w0, [x21, #32]
  40e250:	cmp	w0, #0x28
  40e254:	b.ne	40e2ac <ferror@plt+0xcccc>  // b.any
  40e258:	tbz	w22, #4, 40e298 <ferror@plt+0xccb8>
  40e25c:	mov	w0, #0x31                  	// #49
  40e260:	str	w0, [x25]
  40e264:	strb	wzr, [x20]
  40e268:	mov	x0, x21
  40e26c:	bl	4023c0 <ferror@plt+0xde0>
  40e270:	mov	w19, w0
  40e274:	cbnz	w0, 40e4c0 <ferror@plt+0xcee0>
  40e278:	ldrb	w1, [x25]
  40e27c:	ldr	x0, [x21, #288]
  40e280:	bl	40199c <ferror@plt+0x3bc>
  40e284:	mov	w2, #0x0                   	// #0
  40e288:	mov	x1, x23
  40e28c:	mov	x0, x21
  40e290:	bl	4038e4 <ferror@plt+0x2304>
  40e294:	b	40e4c0 <ferror@plt+0xcee0>
  40e298:	ldr	x1, [x21, #16]
  40e29c:	mov	w0, #0x19                  	// #25
  40e2a0:	bl	402618 <ferror@plt+0x1038>
  40e2a4:	mov	w19, w0
  40e2a8:	b	40e4c0 <ferror@plt+0xcee0>
  40e2ac:	and	w1, w22, #0xfc
  40e2b0:	adrp	x2, 413000 <ferror@plt+0x11a20>
  40e2b4:	add	x0, x2, #0xb0
  40e2b8:	ldrb	w2, [x2, #176]
  40e2bc:	ldrb	w3, [x0, #1]
  40e2c0:	orr	x3, x2, x3, lsl #8
  40e2c4:	ldrb	w2, [x0, #2]
  40e2c8:	orr	x3, x3, x2, lsl #16
  40e2cc:	ldrb	w2, [x0, #3]
  40e2d0:	orr	x2, x3, x2, lsl #24
  40e2d4:	ldrb	w0, [x0, #4]
  40e2d8:	orr	x2, x2, x0, lsl #32
  40e2dc:	orr	w1, w1, #0x20
  40e2e0:	mov	x0, x21
  40e2e4:	bl	40e190 <ferror@plt+0xcbb0>
  40e2e8:	mov	w19, w0
  40e2ec:	cbnz	w0, 40e4c0 <ferror@plt+0xcee0>
  40e2f0:	ldr	w0, [x21, #32]
  40e2f4:	cmp	w0, #0x28
  40e2f8:	b.ne	40e310 <ferror@plt+0xcd30>  // b.any
  40e2fc:	mov	w0, #0x30                  	// #48
  40e300:	str	w0, [x25]
  40e304:	mov	w0, #0x1                   	// #1
  40e308:	strb	w0, [x20]
  40e30c:	b	40e268 <ferror@plt+0xcc88>
  40e310:	ldr	x1, [x21, #16]
  40e314:	mov	w0, #0x18                  	// #24
  40e318:	bl	402618 <ferror@plt+0x1038>
  40e31c:	mov	w19, w0
  40e320:	b	40e4c0 <ferror@plt+0xcee0>
  40e324:	mov	w0, #0x45                  	// #69
  40e328:	str	w0, [x25]
  40e32c:	strb	wzr, [x20]
  40e330:	str	x23, [sp, #80]
  40e334:	mov	x0, x21
  40e338:	bl	4023c0 <ferror@plt+0xde0>
  40e33c:	mov	w19, w0
  40e340:	cbnz	w0, 40e3d0 <ferror@plt+0xcdf0>
  40e344:	ldr	w0, [x21, #32]
  40e348:	cmp	w0, #0x25
  40e34c:	b.eq	40e468 <ferror@plt+0xce88>  // b.none
  40e350:	mov	x25, #0x0                   	// #0
  40e354:	adrp	x1, 413000 <ferror@plt+0x11a20>
  40e358:	add	x0, x1, #0xc8
  40e35c:	ldrb	w26, [x1, #200]
  40e360:	ldrb	w1, [x0, #1]
  40e364:	orr	x26, x26, x1, lsl #8
  40e368:	ldrb	w1, [x0, #2]
  40e36c:	orr	x1, x26, x1, lsl #16
  40e370:	ldrb	w26, [x0, #3]
  40e374:	orr	x1, x1, x26, lsl #24
  40e378:	ldrb	w26, [x0, #4]
  40e37c:	orr	x26, x1, x26, lsl #32
  40e380:	b	40e394 <ferror@plt+0xcdb4>
  40e384:	add	x25, x25, #0x1
  40e388:	ldr	w0, [x21, #32]
  40e38c:	cmp	w0, #0x25
  40e390:	b.eq	40e3dc <ferror@plt+0xcdfc>  // b.none
  40e394:	and	w22, w22, #0xfc
  40e398:	orr	w22, w22, #0x30
  40e39c:	mov	x2, x26
  40e3a0:	mov	w1, w22
  40e3a4:	mov	x0, x21
  40e3a8:	bl	40e190 <ferror@plt+0xcbb0>
  40e3ac:	mov	w19, w0
  40e3b0:	cbnz	w0, 40e3d0 <ferror@plt+0xcdf0>
  40e3b4:	ldr	w20, [x21, #32]
  40e3b8:	cmp	w20, #0x27
  40e3bc:	b.ne	40e384 <ferror@plt+0xcda4>  // b.any
  40e3c0:	mov	x0, x24
  40e3c4:	bl	4023c0 <ferror@plt+0xde0>
  40e3c8:	mov	w19, w0
  40e3cc:	cbz	w0, 40e384 <ferror@plt+0xcda4>
  40e3d0:	mov	x0, x23
  40e3d4:	bl	4014c0 <free@plt>
  40e3d8:	b	40e4c8 <ferror@plt+0xcee8>
  40e3dc:	cmp	w20, #0x27
  40e3e0:	b.eq	40e400 <ferror@plt+0xce20>  // b.none
  40e3e4:	mov	w1, #0x45                  	// #69
  40e3e8:	ldr	x0, [x21, #288]
  40e3ec:	bl	40199c <ferror@plt+0x3bc>
  40e3f0:	mov	x1, x25
  40e3f4:	ldr	x0, [x21, #288]
  40e3f8:	bl	4019b8 <ferror@plt+0x3d8>
  40e3fc:	b	40e414 <ferror@plt+0xce34>
  40e400:	ldr	x1, [x21, #16]
  40e404:	mov	w0, #0x18                  	// #24
  40e408:	bl	402618 <ferror@plt+0x1038>
  40e40c:	mov	w19, w0
  40e410:	cbnz	w0, 40e3d0 <ferror@plt+0xcdf0>
  40e414:	ldr	x0, [x21, #280]
  40e418:	add	x1, sp, #0x50
  40e41c:	add	x0, x0, #0x108
  40e420:	bl	401d18 <ferror@plt+0x738>
  40e424:	mov	x19, x0
  40e428:	cmn	x0, #0x1
  40e42c:	b.eq	40e470 <ferror@plt+0xce90>  // b.none
  40e430:	mov	x0, x23
  40e434:	bl	4014c0 <free@plt>
  40e438:	ldr	x0, [x21, #280]
  40e43c:	mov	x1, x19
  40e440:	add	x0, x0, #0x108
  40e444:	bl	401bcc <ferror@plt+0x5ec>
  40e448:	ldr	x19, [x0, #8]
  40e44c:	mov	x1, x19
  40e450:	ldr	x0, [x21, #288]
  40e454:	bl	4019b8 <ferror@plt+0x3d8>
  40e458:	mov	x0, x21
  40e45c:	bl	4023c0 <ferror@plt+0xde0>
  40e460:	mov	w19, w0
  40e464:	b	40e4c8 <ferror@plt+0xcee8>
  40e468:	mov	x25, #0x0                   	// #0
  40e46c:	b	40e3e4 <ferror@plt+0xce04>
  40e470:	mov	x1, x23
  40e474:	ldr	x0, [x21, #280]
  40e478:	bl	40a6cc <ferror@plt+0x90ec>
  40e47c:	mov	x19, x0
  40e480:	ldr	x0, [x21, #280]
  40e484:	ldr	x1, [x21, #296]
  40e488:	add	x0, x0, #0xe0
  40e48c:	bl	401bcc <ferror@plt+0x5ec>
  40e490:	str	x0, [x21, #288]
  40e494:	b	40e44c <ferror@plt+0xce6c>
  40e498:	mov	w1, #0x2f                  	// #47
  40e49c:	str	w1, [x25]
  40e4a0:	mov	w22, #0x1                   	// #1
  40e4a4:	strb	w22, [x20]
  40e4a8:	ldr	x0, [x21, #288]
  40e4ac:	bl	40199c <ferror@plt+0x3bc>
  40e4b0:	mov	w2, w22
  40e4b4:	mov	x1, x23
  40e4b8:	mov	x0, x21
  40e4bc:	bl	4038e4 <ferror@plt+0x2304>
  40e4c0:	mov	x0, x23
  40e4c4:	bl	4014c0 <free@plt>
  40e4c8:	mov	w0, w19
  40e4cc:	ldp	x19, x20, [sp, #16]
  40e4d0:	ldp	x21, x22, [sp, #32]
  40e4d4:	ldp	x23, x24, [sp, #48]
  40e4d8:	ldp	x25, x26, [sp, #64]
  40e4dc:	ldp	x29, x30, [sp], #96
  40e4e0:	ret
  40e4e4:	stp	x29, x30, [sp, #-176]!
  40e4e8:	mov	x29, sp
  40e4ec:	stp	x19, x20, [sp, #16]
  40e4f0:	stp	x21, x22, [sp, #32]
  40e4f4:	stp	x27, x28, [sp, #80]
  40e4f8:	mov	x21, x0
  40e4fc:	and	w28, w1, #0xff
  40e500:	str	x2, [sp, #136]
  40e504:	and	w0, w2, #0xff
  40e508:	str	w0, [sp, #116]
  40e50c:	mov	w0, #0x3f                  	// #63
  40e510:	str	w0, [sp, #172]
  40e514:	ldr	w0, [x21, #32]
  40e518:	str	w0, [sp, #120]
  40e51c:	str	w0, [sp, #168]
  40e520:	str	xzr, [sp, #160]
  40e524:	ldr	x27, [x21, #208]
  40e528:	strb	wzr, [sp, #159]
  40e52c:	ands	w0, w1, #0x8
  40e530:	str	w0, [sp, #112]
  40e534:	b.eq	40e59c <ferror@plt+0xcfbc>  // b.none
  40e538:	stp	x25, x26, [sp, #64]
  40e53c:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  40e540:	ldr	x2, [x0, #592]
  40e544:	ldr	w0, [x2, #1128]
  40e548:	ldr	w3, [x2, #1132]
  40e54c:	cmp	w0, w3
  40e550:	b.ne	40e590 <ferror@plt+0xcfb0>  // b.any
  40e554:	stp	x23, x24, [sp, #48]
  40e558:	mov	w26, #0x0                   	// #0
  40e55c:	mov	w23, #0x1                   	// #1
  40e560:	mov	w25, #0x0                   	// #0
  40e564:	mov	w22, #0x0                   	// #0
  40e568:	str	wzr, [sp, #104]
  40e56c:	str	wzr, [sp, #108]
  40e570:	adrp	x24, 413000 <ferror@plt+0x11a20>
  40e574:	add	x24, x24, #0xf8
  40e578:	and	w0, w28, #0xfc
  40e57c:	str	w0, [sp, #124]
  40e580:	orr	w1, w0, #0x20
  40e584:	str	w1, [sp, #132]
  40e588:	str	w1, [sp, #128]
  40e58c:	b	40eb58 <ferror@plt+0xd578>
  40e590:	mov	w26, #0x0                   	// #0
  40e594:	str	wzr, [sp, #104]
  40e598:	b	40f048 <ferror@plt+0xda68>
  40e59c:	ldr	w0, [x21, #32]
  40e5a0:	str	w0, [sp, #168]
  40e5a4:	cmp	w0, #0x22
  40e5a8:	b.ne	40e5d4 <ferror@plt+0xcff4>  // b.any
  40e5ac:	mov	x0, x21
  40e5b0:	bl	4023c0 <ferror@plt+0xde0>
  40e5b4:	mov	w20, w0
  40e5b8:	cbz	w0, 40e59c <ferror@plt+0xcfbc>
  40e5bc:	mov	w0, w20
  40e5c0:	ldp	x19, x20, [sp, #16]
  40e5c4:	ldp	x21, x22, [sp, #32]
  40e5c8:	ldp	x27, x28, [sp, #80]
  40e5cc:	ldp	x29, x30, [sp], #176
  40e5d0:	ret
  40e5d4:	stp	x25, x26, [sp, #64]
  40e5d8:	b	40e53c <ferror@plt+0xcf5c>
  40e5dc:	cmp	w19, #0xc
  40e5e0:	b.eq	40eac4 <ferror@plt+0xd4e4>  // b.none
  40e5e4:	b.ls	40e67c <ferror@plt+0xd09c>  // b.plast
  40e5e8:	cmp	w19, #0x21
  40e5ec:	b.hi	40e770 <ferror@plt+0xd190>  // b.pmore
  40e5f0:	cmp	w19, #0x17
  40e5f4:	b.hi	40ec10 <ferror@plt+0xd630>  // b.pmore
  40e5f8:	sub	w0, w19, #0x4
  40e5fc:	cmp	w0, #0x1
  40e600:	b.ls	40e740 <ferror@plt+0xd160>  // b.plast
  40e604:	ldr	w0, [sp, #172]
  40e608:	sub	w0, w0, #0x2
  40e60c:	cmp	w23, #0x0
  40e610:	ccmp	w0, #0x3, #0x0, eq  // eq = none
  40e614:	b.ls	40ec38 <ferror@plt+0xd658>  // b.plast
  40e618:	sub	w0, w19, #0x10
  40e61c:	cmp	w0, #0x5
  40e620:	ldr	w0, [sp, #104]
  40e624:	cinc	w0, w0, ls  // ls = plast
  40e628:	str	w0, [sp, #104]
  40e62c:	and	w0, w19, #0xff
  40e630:	str	w0, [sp, #172]
  40e634:	add	x3, sp, #0xa0
  40e638:	mov	x2, x27
  40e63c:	mov	w1, w19
  40e640:	mov	x0, x21
  40e644:	bl	40dbb4 <ferror@plt+0xc5d4>
  40e648:	strb	wzr, [sp, #159]
  40e64c:	ldr	w0, [sp, #168]
  40e650:	sub	w0, w0, #0x4
  40e654:	cmp	w0, #0x1
  40e658:	cset	w23, hi  // hi = pmore
  40e65c:	mov	w26, #0x0                   	// #0
  40e660:	mov	w22, #0x0                   	// #0
  40e664:	mov	x0, x21
  40e668:	bl	4023c0 <ferror@plt+0xde0>
  40e66c:	mov	w20, w0
  40e670:	mov	w25, #0x1                   	// #1
  40e674:	mov	w19, #0x0                   	// #0
  40e678:	b	40eb24 <ferror@plt+0xd544>
  40e67c:	cmp	w19, #0x6
  40e680:	b.eq	40ea7c <ferror@plt+0xd49c>  // b.none
  40e684:	b.ls	40e6a8 <ferror@plt+0xd0c8>  // b.plast
  40e688:	sub	w0, w19, #0x7
  40e68c:	cmp	w0, #0x4
  40e690:	b.ls	40e604 <ferror@plt+0xd024>  // b.plast
  40e694:	mov	w20, #0x0                   	// #0
  40e698:	cmp	w20, #0x0
  40e69c:	csel	w19, w25, wzr, eq  // eq = none
  40e6a0:	cbz	w19, 40eb24 <ferror@plt+0xd544>
  40e6a4:	b	40e664 <ferror@plt+0xd084>
  40e6a8:	cmp	w19, #0x3
  40e6ac:	b.hi	40e734 <ferror@plt+0xd154>  // b.pmore
  40e6b0:	mov	w20, #0x0                   	// #0
  40e6b4:	cmp	w19, #0x1
  40e6b8:	b.ls	40e698 <ferror@plt+0xd0b8>  // b.plast
  40e6bc:	cbnz	w26, 40e904 <ferror@plt+0xd324>
  40e6c0:	ldr	w0, [x21, #36]
  40e6c4:	sub	w1, w0, #0x2
  40e6c8:	cmp	w1, #0x1
  40e6cc:	cset	w19, ls  // ls = plast
  40e6d0:	cmp	w0, #0x25
  40e6d4:	csinc	w19, w19, wzr, ne  // ne = any
  40e6d8:	cbnz	w19, 40e920 <ferror@plt+0xd340>
  40e6dc:	ldr	w0, [sp, #172]
  40e6e0:	sub	w1, w0, #0x2f
  40e6e4:	cmp	w1, #0x7
  40e6e8:	cset	w22, ls  // ls = plast
  40e6ec:	cmp	w0, #0x31
  40e6f0:	csel	w22, w22, wzr, ne  // ne = any
  40e6f4:	cbz	w22, 40e96c <ferror@plt+0xd38c>
  40e6f8:	ldrb	w26, [sp, #159]
  40e6fc:	cbz	w26, 40e944 <ferror@plt+0xd364>
  40e700:	ldr	w0, [x21, #32]
  40e704:	cmp	w0, #0x2
  40e708:	cset	w1, ne  // ne = any
  40e70c:	str	w1, [sp, #172]
  40e710:	ldr	x0, [x21, #288]
  40e714:	bl	40199c <ferror@plt+0x3bc>
  40e718:	mov	x0, x21
  40e71c:	bl	4023c0 <ferror@plt+0xde0>
  40e720:	mov	w20, w0
  40e724:	strb	wzr, [sp, #159]
  40e728:	mov	w23, w19
  40e72c:	mov	w22, w19
  40e730:	b	40eb20 <ferror@plt+0xd540>
  40e734:	mov	w20, #0x0                   	// #0
  40e738:	cmp	w19, #0x5
  40e73c:	b.ne	40e698 <ferror@plt+0xd0b8>  // b.any
  40e740:	cbnz	w23, 40e618 <ferror@plt+0xd038>
  40e744:	ldr	w0, [x21, #36]
  40e748:	sub	w0, w0, #0x4
  40e74c:	cmp	w0, #0x1
  40e750:	b.ls	40e618 <ferror@plt+0xd038>  // b.plast
  40e754:	ldr	x1, [x21, #16]
  40e758:	mov	w0, #0x19                  	// #25
  40e75c:	bl	402618 <ferror@plt+0x1038>
  40e760:	mov	w20, w0
  40e764:	ldp	x23, x24, [sp, #48]
  40e768:	ldp	x25, x26, [sp, #64]
  40e76c:	b	40e5bc <ferror@plt+0xcfdc>
  40e770:	mov	w20, #0x0                   	// #0
  40e774:	cmp	w19, #0x24
  40e778:	b.ne	40e698 <ferror@plt+0xd0b8>  // b.any
  40e77c:	cbnz	w23, 40e794 <ferror@plt+0xd1b4>
  40e780:	cbnz	w22, 40ec54 <ferror@plt+0xd674>
  40e784:	ldr	w0, [sp, #172]
  40e788:	bl	40d7a8 <ferror@plt+0xc1c8>
  40e78c:	and	w0, w0, #0xff
  40e790:	cbnz	w0, 40ec54 <ferror@plt+0xd674>
  40e794:	ldr	w0, [sp, #108]
  40e798:	add	w0, w0, #0x1
  40e79c:	str	w0, [sp, #108]
  40e7a0:	strb	wzr, [sp, #159]
  40e7a4:	add	x1, sp, #0xa8
  40e7a8:	add	x0, x21, #0xc8
  40e7ac:	bl	401980 <ferror@plt+0x3a0>
  40e7b0:	mov	w26, #0x0                   	// #0
  40e7b4:	b	40e660 <ferror@plt+0xd080>
  40e7b8:	cmp	w19, #0x2e
  40e7bc:	b.eq	40ed60 <ferror@plt+0xd780>  // b.none
  40e7c0:	b.ls	40e814 <ferror@plt+0xd234>  // b.plast
  40e7c4:	sub	w0, w19, #0x39
  40e7c8:	cmp	w0, #0x2
  40e7cc:	b.hi	40f034 <ferror@plt+0xda54>  // b.pmore
  40e7d0:	cbnz	w23, 40e7e8 <ferror@plt+0xd208>
  40e7d4:	cbnz	w22, 40edbc <ferror@plt+0xd7dc>
  40e7d8:	ldr	w0, [sp, #172]
  40e7dc:	bl	40d7a8 <ferror@plt+0xc1c8>
  40e7e0:	and	w0, w0, #0xff
  40e7e4:	cbnz	w0, 40edbc <ferror@plt+0xd7dc>
  40e7e8:	sub	w1, w19, #0x6
  40e7ec:	str	w1, [sp, #172]
  40e7f0:	ldr	x0, [x21, #288]
  40e7f4:	bl	40199c <ferror@plt+0x3bc>
  40e7f8:	mov	w0, #0x1                   	// #1
  40e7fc:	strb	w0, [sp, #159]
  40e800:	ldr	x0, [sp, #160]
  40e804:	add	x0, x0, #0x1
  40e808:	str	x0, [sp, #160]
  40e80c:	mov	w23, #0x0                   	// #0
  40e810:	b	40e660 <ferror@plt+0xd080>
  40e814:	mov	w20, #0x0                   	// #0
  40e818:	cmp	w19, #0x2d
  40e81c:	b.ne	40e698 <ferror@plt+0xd0b8>  // b.any
  40e820:	cbnz	w23, 40e838 <ferror@plt+0xd258>
  40e824:	cbnz	w22, 40ed44 <ferror@plt+0xd764>
  40e828:	ldr	w0, [sp, #172]
  40e82c:	bl	40d7a8 <ferror@plt+0xc1c8>
  40e830:	and	w0, w0, #0xff
  40e834:	cbnz	w0, 40ed44 <ferror@plt+0xd764>
  40e838:	and	w3, w28, #0xfffffffb
  40e83c:	add	x2, sp, #0x9f
  40e840:	add	x1, sp, #0xac
  40e844:	mov	x0, x21
  40e848:	bl	40e1c8 <ferror@plt+0xcbe8>
  40e84c:	mov	w20, w0
  40e850:	ldr	w0, [sp, #172]
  40e854:	cmp	w0, #0x45
  40e858:	cset	w22, eq  // eq = none
  40e85c:	ldr	x0, [sp, #160]
  40e860:	add	x0, x0, #0x1
  40e864:	str	x0, [sp, #160]
  40e868:	mov	w23, #0x0                   	// #0
  40e86c:	mov	w19, #0x0                   	// #0
  40e870:	b	40eb20 <ferror@plt+0xd540>
  40e874:	sub	w0, w19, #0x42
  40e878:	cmp	w0, #0x3
  40e87c:	b.hi	40f03c <ferror@plt+0xda5c>  // b.pmore
  40e880:	cbnz	w23, 40e898 <ferror@plt+0xd2b8>
  40e884:	cbnz	w22, 40ee94 <ferror@plt+0xd8b4>
  40e888:	ldr	w0, [sp, #172]
  40e88c:	bl	40d7a8 <ferror@plt+0xc1c8>
  40e890:	and	w0, w0, #0xff
  40e894:	cbnz	w0, 40ee94 <ferror@plt+0xd8b4>
  40e898:	ldr	w0, [sp, #112]
  40e89c:	cmp	w0, #0x0
  40e8a0:	cset	w22, ne  // ne = any
  40e8a4:	cmp	w19, #0x42
  40e8a8:	csel	w22, w22, wzr, eq  // eq = none
  40e8ac:	cbnz	w22, 40eeb0 <ferror@plt+0xd8d0>
  40e8b0:	sub	w19, w19, #0x7
  40e8b4:	str	w19, [sp, #172]
  40e8b8:	mov	x0, x21
  40e8bc:	bl	4023c0 <ferror@plt+0xde0>
  40e8c0:	mov	w20, w0
  40e8c4:	cbnz	w0, 40e8e4 <ferror@plt+0xd304>
  40e8c8:	ldr	w0, [x21, #32]
  40e8cc:	cmp	w0, #0x24
  40e8d0:	b.eq	40eecc <ferror@plt+0xd8ec>  // b.none
  40e8d4:	ldr	x1, [x21, #16]
  40e8d8:	mov	w0, #0x18                  	// #24
  40e8dc:	bl	402618 <ferror@plt+0x1038>
  40e8e0:	mov	w20, w0
  40e8e4:	strb	wzr, [sp, #159]
  40e8e8:	ldr	x0, [sp, #160]
  40e8ec:	add	x0, x0, #0x1
  40e8f0:	str	x0, [sp, #160]
  40e8f4:	mov	w26, w22
  40e8f8:	mov	w23, w22
  40e8fc:	mov	w19, w22
  40e900:	b	40eb20 <ferror@plt+0xd540>
  40e904:	ldr	x1, [x21, #16]
  40e908:	mov	w0, #0x1d                  	// #29
  40e90c:	bl	402618 <ferror@plt+0x1038>
  40e910:	mov	w20, w0
  40e914:	ldp	x23, x24, [sp, #48]
  40e918:	ldp	x25, x26, [sp, #64]
  40e91c:	b	40e5bc <ferror@plt+0xcfdc>
  40e920:	ldr	x1, [x21, #16]
  40e924:	mov	w0, #0x1d                  	// #29
  40e928:	bl	402618 <ferror@plt+0x1038>
  40e92c:	mov	w20, w0
  40e930:	mov	w23, w26
  40e934:	mov	w22, w26
  40e938:	mov	w26, w19
  40e93c:	mov	w19, w23
  40e940:	b	40eb20 <ferror@plt+0xd540>
  40e944:	ldr	x1, [x21, #16]
  40e948:	mov	w0, #0x1d                  	// #29
  40e94c:	bl	402618 <ferror@plt+0x1038>
  40e950:	mov	w20, w0
  40e954:	mov	w23, w26
  40e958:	mov	w19, w26
  40e95c:	mov	w0, w22
  40e960:	mov	w22, w26
  40e964:	mov	w26, w0
  40e968:	b	40eb20 <ferror@plt+0xd540>
  40e96c:	ldr	w0, [x21, #32]
  40e970:	cmp	w0, #0x2
  40e974:	cset	w19, ne  // ne = any
  40e978:	add	w19, w19, #0x2
  40e97c:	str	w19, [sp, #172]
  40e980:	mov	x0, x21
  40e984:	bl	4023c0 <ferror@plt+0xde0>
  40e988:	mov	w20, w0
  40e98c:	cbnz	w0, 40f328 <ferror@plt+0xdd48>
  40e990:	ldr	w0, [x21, #32]
  40e994:	ldr	x1, [sp, #160]
  40e998:	add	x1, x1, #0x1
  40e99c:	str	x1, [sp, #160]
  40e9a0:	cmp	w0, #0x2d
  40e9a4:	b.eq	40e9e0 <ferror@plt+0xd400>  // b.none
  40e9a8:	sub	w1, w0, #0x39
  40e9ac:	cmp	w1, #0x2
  40e9b0:	b.ls	40e9fc <ferror@plt+0xd41c>  // b.plast
  40e9b4:	cmp	w0, #0x3c
  40e9b8:	b.eq	40ea1c <ferror@plt+0xd43c>  // b.none
  40e9bc:	ldr	x1, [x21, #16]
  40e9c0:	mov	w0, #0x18                  	// #24
  40e9c4:	bl	402618 <ferror@plt+0x1038>
  40e9c8:	mov	w20, w0
  40e9cc:	cbz	w20, 40ea60 <ferror@plt+0xd480>
  40e9d0:	mov	w23, w22
  40e9d4:	mov	w19, w22
  40e9d8:	mov	w26, #0x1                   	// #1
  40e9dc:	b	40eb20 <ferror@plt+0xd540>
  40e9e0:	orr	w3, w28, #0x4
  40e9e4:	add	x2, sp, #0x9f
  40e9e8:	add	x1, sp, #0xac
  40e9ec:	mov	x0, x21
  40e9f0:	bl	40e1c8 <ferror@plt+0xcbe8>
  40e9f4:	mov	w20, w0
  40e9f8:	b	40e9cc <ferror@plt+0xd3ec>
  40e9fc:	sub	w1, w0, #0x6
  40ea00:	ldr	x0, [x21, #288]
  40ea04:	bl	40199c <ferror@plt+0x3bc>
  40ea08:	mov	x0, x21
  40ea0c:	bl	4023c0 <ferror@plt+0xde0>
  40ea10:	mov	w20, w0
  40ea14:	strb	wzr, [sp, #159]
  40ea18:	b	40e9cc <ferror@plt+0xd3ec>
  40ea1c:	mov	x0, x21
  40ea20:	bl	4023c0 <ferror@plt+0xde0>
  40ea24:	mov	w20, w0
  40ea28:	cbnz	w0, 40f338 <ferror@plt+0xdd58>
  40ea2c:	ldr	w0, [x21, #32]
  40ea30:	cmp	w0, #0x24
  40ea34:	b.eq	40ea4c <ferror@plt+0xd46c>  // b.none
  40ea38:	mov	w1, #0x36                  	// #54
  40ea3c:	ldr	x0, [x21, #288]
  40ea40:	bl	40199c <ferror@plt+0x3bc>
  40ea44:	strb	wzr, [sp, #159]
  40ea48:	b	40e9cc <ferror@plt+0xd3ec>
  40ea4c:	ldr	x1, [x21, #16]
  40ea50:	mov	w0, #0x18                  	// #24
  40ea54:	bl	402618 <ferror@plt+0x1038>
  40ea58:	mov	w20, w0
  40ea5c:	b	40ea44 <ferror@plt+0xd464>
  40ea60:	mov	w1, w19
  40ea64:	ldr	x0, [x21, #288]
  40ea68:	bl	40199c <ferror@plt+0x3bc>
  40ea6c:	mov	w23, w22
  40ea70:	mov	w19, w22
  40ea74:	mov	w26, #0x1                   	// #1
  40ea78:	b	40eb20 <ferror@plt+0xd540>
  40ea7c:	cbnz	w23, 40eaa8 <ferror@plt+0xd4c8>
  40ea80:	cbnz	w22, 40ea94 <ferror@plt+0xd4b4>
  40ea84:	ldr	w0, [sp, #172]
  40ea88:	bl	40d7a8 <ferror@plt+0xc1c8>
  40ea8c:	and	w0, w0, #0xff
  40ea90:	cbz	w0, 40eaa8 <ferror@plt+0xd4c8>
  40ea94:	mov	w1, #0x6                   	// #6
  40ea98:	ldr	x0, [x21, #288]
  40ea9c:	bl	40199c <ferror@plt+0x3bc>
  40eaa0:	strb	wzr, [sp, #159]
  40eaa4:	b	40e660 <ferror@plt+0xd080>
  40eaa8:	ldr	x1, [x21, #16]
  40eaac:	mov	w0, #0x18                  	// #24
  40eab0:	bl	402618 <ferror@plt+0x1038>
  40eab4:	mov	w20, w0
  40eab8:	ldp	x23, x24, [sp, #48]
  40eabc:	ldp	x25, x26, [sp, #64]
  40eac0:	b	40e5bc <ferror@plt+0xcfdc>
  40eac4:	mov	x0, x21
  40eac8:	bl	4023c0 <ferror@plt+0xde0>
  40eacc:	mov	w20, w0
  40ead0:	cbnz	w0, 40eb04 <ferror@plt+0xd524>
  40ead4:	cbnz	w23, 40eaec <ferror@plt+0xd50c>
  40ead8:	cbnz	w22, 40f348 <ferror@plt+0xdd68>
  40eadc:	ldr	w0, [sp, #172]
  40eae0:	bl	40d7a8 <ferror@plt+0xc1c8>
  40eae4:	and	w0, w0, #0xff
  40eae8:	cbnz	w0, 40f348 <ferror@plt+0xdd68>
  40eaec:	mov	w0, #0x4                   	// #4
  40eaf0:	str	w0, [sp, #152]
  40eaf4:	str	w0, [sp, #172]
  40eaf8:	add	x1, sp, #0x98
  40eafc:	add	x0, x21, #0xc8
  40eb00:	bl	401980 <ferror@plt+0x3a0>
  40eb04:	strb	wzr, [sp, #159]
  40eb08:	ldr	w0, [sp, #172]
  40eb0c:	cmp	w0, #0xc
  40eb10:	csel	w26, w26, wzr, ne  // ne = any
  40eb14:	cset	w23, eq  // eq = none
  40eb18:	mov	w19, #0x0                   	// #0
  40eb1c:	mov	w22, #0x0                   	// #0
  40eb20:	mov	w25, #0x0                   	// #0
  40eb24:	ldr	w0, [x21, #32]
  40eb28:	str	w0, [sp, #168]
  40eb2c:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  40eb30:	ldr	x2, [x0, #592]
  40eb34:	ldr	w0, [x2, #1128]
  40eb38:	ldr	w3, [x2, #1132]
  40eb3c:	cmp	w0, w3
  40eb40:	b.ne	40f19c <ferror@plt+0xdbbc>  // b.any
  40eb44:	cmp	w20, #0x0
  40eb48:	cset	w0, eq  // eq = none
  40eb4c:	eor	w19, w19, #0x1
  40eb50:	tst	w0, w19
  40eb54:	b.eq	40f19c <ferror@plt+0xdbbc>  // b.none
  40eb58:	ldr	w19, [sp, #168]
  40eb5c:	ubfx	x0, x19, #3, #5
  40eb60:	ldrb	w0, [x24, w0, uxtw]
  40eb64:	mvn	w1, w19
  40eb68:	and	w1, w1, #0x7
  40eb6c:	asr	w0, w0, w1
  40eb70:	tbz	w0, #0, 40f044 <ferror@plt+0xda64>
  40eb74:	cmp	w19, #0x25
  40eb78:	b.eq	40ec70 <ferror@plt+0xd690>  // b.none
  40eb7c:	b.ls	40e5dc <ferror@plt+0xcffc>  // b.plast
  40eb80:	cmp	w19, #0x3c
  40eb84:	b.eq	40ef18 <ferror@plt+0xd938>  // b.none
  40eb88:	b.ls	40e7b8 <ferror@plt+0xd1d8>  // b.plast
  40eb8c:	cmp	w19, #0x40
  40eb90:	b.hi	40e874 <ferror@plt+0xd294>  // b.pmore
  40eb94:	cmp	w19, #0x3e
  40eb98:	b.hi	40eba8 <ferror@plt+0xd5c8>  // b.pmore
  40eb9c:	mov	w20, #0x0                   	// #0
  40eba0:	cmp	w19, #0x3d
  40eba4:	b.ne	40e698 <ferror@plt+0xd0b8>  // b.any
  40eba8:	cbnz	w23, 40ebc0 <ferror@plt+0xd5e0>
  40ebac:	cbnz	w22, 40edd8 <ferror@plt+0xd7f8>
  40ebb0:	ldr	w0, [sp, #172]
  40ebb4:	bl	40d7a8 <ferror@plt+0xc1c8>
  40ebb8:	and	w0, w0, #0xff
  40ebbc:	cbnz	w0, 40edd8 <ferror@plt+0xd7f8>
  40ebc0:	mov	x0, x21
  40ebc4:	bl	4023c0 <ferror@plt+0xde0>
  40ebc8:	mov	w20, w0
  40ebcc:	cbnz	w0, 40ebec <ferror@plt+0xd60c>
  40ebd0:	ldr	w0, [x21, #32]
  40ebd4:	cmp	w0, #0x24
  40ebd8:	b.eq	40edf4 <ferror@plt+0xd814>  // b.none
  40ebdc:	ldr	x1, [x21, #16]
  40ebe0:	mov	w0, #0x18                  	// #24
  40ebe4:	bl	402618 <ferror@plt+0x1038>
  40ebe8:	mov	w20, w0
  40ebec:	strb	wzr, [sp, #159]
  40ebf0:	ldr	x0, [sp, #160]
  40ebf4:	add	x0, x0, #0x1
  40ebf8:	str	x0, [sp, #160]
  40ebfc:	mov	w26, #0x0                   	// #0
  40ec00:	mov	w23, #0x0                   	// #0
  40ec04:	mov	w19, #0x0                   	// #0
  40ec08:	mov	w22, #0x0                   	// #0
  40ec0c:	b	40eb20 <ferror@plt+0xd540>
  40ec10:	ldr	w0, [sp, #172]
  40ec14:	sub	w1, w0, #0x2f
  40ec18:	cmp	w0, #0x31
  40ec1c:	ccmp	w1, #0x7, #0x2, ne  // ne = any
  40ec20:	b.ls	40e604 <ferror@plt+0xd024>  // b.plast
  40ec24:	ldr	x1, [x21, #16]
  40ec28:	mov	w0, #0x1d                  	// #29
  40ec2c:	bl	402618 <ferror@plt+0x1038>
  40ec30:	mov	w20, w0
  40ec34:	b	40e698 <ferror@plt+0xd0b8>
  40ec38:	ldr	x1, [x21, #16]
  40ec3c:	mov	w0, #0x19                  	// #25
  40ec40:	bl	402618 <ferror@plt+0x1038>
  40ec44:	mov	w20, w0
  40ec48:	ldp	x23, x24, [sp, #48]
  40ec4c:	ldp	x25, x26, [sp, #64]
  40ec50:	b	40e5bc <ferror@plt+0xcfdc>
  40ec54:	ldr	x1, [x21, #16]
  40ec58:	mov	w0, #0x19                  	// #25
  40ec5c:	bl	402618 <ferror@plt+0x1038>
  40ec60:	mov	w20, w0
  40ec64:	ldp	x23, x24, [sp, #48]
  40ec68:	ldp	x25, x26, [sp, #64]
  40ec6c:	b	40e5bc <ferror@plt+0xcfdc>
  40ec70:	ldr	w0, [x21, #36]
  40ec74:	cmp	w0, #0x24
  40ec78:	b.eq	40f318 <ferror@plt+0xdd38>  // b.none
  40ec7c:	cbnz	w23, 40ecb8 <ferror@plt+0xd6d8>
  40ec80:	ldr	w0, [sp, #172]
  40ec84:	sub	w0, w0, #0x2
  40ec88:	cmp	w0, #0x3
  40ec8c:	b.ls	40ecb8 <ferror@plt+0xd6d8>  // b.plast
  40ec90:	ldr	w0, [sp, #108]
  40ec94:	mov	w20, w0
  40ec98:	mov	w19, #0x1                   	// #1
  40ec9c:	cbz	w0, 40eb20 <ferror@plt+0xd540>
  40eca0:	ldr	w0, [sp, #108]
  40eca4:	sub	w0, w0, #0x1
  40eca8:	str	w0, [sp, #108]
  40ecac:	add	x20, x21, #0xc8
  40ecb0:	mov	x22, #0x1                   	// #1
  40ecb4:	b	40ed04 <ferror@plt+0xd724>
  40ecb8:	ldr	x1, [x21, #16]
  40ecbc:	mov	w0, #0x19                  	// #25
  40ecc0:	bl	402618 <ferror@plt+0x1038>
  40ecc4:	mov	w20, w0
  40ecc8:	ldp	x23, x24, [sp, #48]
  40eccc:	ldp	x25, x26, [sp, #64]
  40ecd0:	b	40e5bc <ferror@plt+0xcfdc>
  40ecd4:	mov	w1, w19
  40ecd8:	ldr	x0, [x21, #288]
  40ecdc:	bl	40199c <ferror@plt+0x3bc>
  40ece0:	mov	x1, x22
  40ece4:	mov	x0, x20
  40ece8:	bl	40189c <ferror@plt+0x2bc>
  40ecec:	sub	w19, w19, #0x4
  40ecf0:	cmp	w19, #0x1
  40ecf4:	cset	x1, hi  // hi = pmore
  40ecf8:	ldr	x0, [sp, #160]
  40ecfc:	sub	x0, x0, x1
  40ed00:	str	x0, [sp, #160]
  40ed04:	mov	x1, #0x0                   	// #0
  40ed08:	mov	x0, x20
  40ed0c:	bl	401bdc <ferror@plt+0x5fc>
  40ed10:	ldr	w19, [x0]
  40ed14:	cmp	w19, #0x24
  40ed18:	b.ne	40ecd4 <ferror@plt+0xd6f4>  // b.any
  40ed1c:	mov	x1, #0x1                   	// #1
  40ed20:	mov	x0, x20
  40ed24:	bl	40189c <ferror@plt+0x2bc>
  40ed28:	mov	x0, x21
  40ed2c:	bl	4023c0 <ferror@plt+0xde0>
  40ed30:	mov	w20, w0
  40ed34:	mov	w26, w23
  40ed38:	mov	w19, w23
  40ed3c:	mov	w22, #0x1                   	// #1
  40ed40:	b	40eb20 <ferror@plt+0xd540>
  40ed44:	ldr	x1, [x21, #16]
  40ed48:	mov	w0, #0x19                  	// #25
  40ed4c:	bl	402618 <ferror@plt+0x1038>
  40ed50:	mov	w20, w0
  40ed54:	ldp	x23, x24, [sp, #48]
  40ed58:	ldp	x25, x26, [sp, #64]
  40ed5c:	b	40e5bc <ferror@plt+0xcfdc>
  40ed60:	cbnz	w23, 40ed78 <ferror@plt+0xd798>
  40ed64:	cbnz	w22, 40eda0 <ferror@plt+0xd7c0>
  40ed68:	ldr	w0, [sp, #172]
  40ed6c:	bl	40d7a8 <ferror@plt+0xc1c8>
  40ed70:	and	w0, w0, #0xff
  40ed74:	cbnz	w0, 40eda0 <ferror@plt+0xd7c0>
  40ed78:	mov	x0, x21
  40ed7c:	bl	403a34 <ferror@plt+0x2454>
  40ed80:	ldr	x0, [sp, #160]
  40ed84:	add	x0, x0, #0x1
  40ed88:	str	x0, [sp, #160]
  40ed8c:	mov	w0, #0x2e                  	// #46
  40ed90:	str	w0, [sp, #172]
  40ed94:	strb	wzr, [sp, #159]
  40ed98:	mov	w23, #0x0                   	// #0
  40ed9c:	b	40e660 <ferror@plt+0xd080>
  40eda0:	ldr	x1, [x21, #16]
  40eda4:	mov	w0, #0x19                  	// #25
  40eda8:	bl	402618 <ferror@plt+0x1038>
  40edac:	mov	w20, w0
  40edb0:	ldp	x23, x24, [sp, #48]
  40edb4:	ldp	x25, x26, [sp, #64]
  40edb8:	b	40e5bc <ferror@plt+0xcfdc>
  40edbc:	ldr	x1, [x21, #16]
  40edc0:	mov	w0, #0x19                  	// #25
  40edc4:	bl	402618 <ferror@plt+0x1038>
  40edc8:	mov	w20, w0
  40edcc:	ldp	x23, x24, [sp, #48]
  40edd0:	ldp	x25, x26, [sp, #64]
  40edd4:	b	40e5bc <ferror@plt+0xcfdc>
  40edd8:	ldr	x1, [x21, #16]
  40eddc:	mov	w0, #0x19                  	// #25
  40ede0:	bl	402618 <ferror@plt+0x1038>
  40ede4:	mov	w20, w0
  40ede8:	ldp	x23, x24, [sp, #48]
  40edec:	ldp	x25, x26, [sp, #64]
  40edf0:	b	40e5bc <ferror@plt+0xcfdc>
  40edf4:	mov	x0, x21
  40edf8:	bl	4023c0 <ferror@plt+0xde0>
  40edfc:	mov	w20, w0
  40ee00:	cbnz	w0, 40ebec <ferror@plt+0xd60c>
  40ee04:	ldr	w0, [sp, #124]
  40ee08:	orr	w1, w0, #0x30
  40ee0c:	cmp	w19, #0x3d
  40ee10:	adrp	x2, 413000 <ferror@plt+0x11a20>
  40ee14:	add	x0, x2, #0xb8
  40ee18:	ldrb	w2, [x2, #184]
  40ee1c:	ldrb	w3, [x0, #1]
  40ee20:	orr	x3, x2, x3, lsl #8
  40ee24:	ldrb	w2, [x0, #2]
  40ee28:	orr	x3, x3, x2, lsl #16
  40ee2c:	ldrb	w2, [x0, #3]
  40ee30:	orr	x2, x3, x2, lsl #24
  40ee34:	ldrb	w0, [x0, #4]
  40ee38:	orr	x2, x2, x0, lsl #32
  40ee3c:	ldr	w0, [sp, #128]
  40ee40:	csel	w1, w1, w0, eq  // eq = none
  40ee44:	mov	x0, x21
  40ee48:	bl	40e190 <ferror@plt+0xcbb0>
  40ee4c:	mov	w20, w0
  40ee50:	cbnz	w0, 40ebec <ferror@plt+0xd60c>
  40ee54:	ldr	w0, [x21, #32]
  40ee58:	cmp	w0, #0x25
  40ee5c:	b.eq	40ee74 <ferror@plt+0xd894>  // b.none
  40ee60:	ldr	x1, [x21, #16]
  40ee64:	mov	w0, #0x18                  	// #24
  40ee68:	bl	402618 <ferror@plt+0x1038>
  40ee6c:	mov	w20, w0
  40ee70:	b	40ebec <ferror@plt+0xd60c>
  40ee74:	sub	w1, w19, #0x6
  40ee78:	str	w1, [sp, #172]
  40ee7c:	ldr	x0, [x21, #288]
  40ee80:	bl	40199c <ferror@plt+0x3bc>
  40ee84:	mov	x0, x21
  40ee88:	bl	4023c0 <ferror@plt+0xde0>
  40ee8c:	mov	w20, w0
  40ee90:	b	40ebec <ferror@plt+0xd60c>
  40ee94:	ldr	x1, [x21, #16]
  40ee98:	mov	w0, #0x19                  	// #25
  40ee9c:	bl	402618 <ferror@plt+0x1038>
  40eea0:	mov	w20, w0
  40eea4:	ldp	x23, x24, [sp, #48]
  40eea8:	ldp	x25, x26, [sp, #64]
  40eeac:	b	40e5bc <ferror@plt+0xcfdc>
  40eeb0:	ldr	x1, [x21, #16]
  40eeb4:	mov	w0, #0xe                   	// #14
  40eeb8:	bl	402618 <ferror@plt+0x1038>
  40eebc:	mov	w20, w0
  40eec0:	ldp	x23, x24, [sp, #48]
  40eec4:	ldp	x25, x26, [sp, #64]
  40eec8:	b	40e5bc <ferror@plt+0xcfdc>
  40eecc:	mov	x0, x21
  40eed0:	bl	4023c0 <ferror@plt+0xde0>
  40eed4:	mov	w20, w0
  40eed8:	cbnz	w0, 40e8e4 <ferror@plt+0xd304>
  40eedc:	ldr	w0, [x21, #32]
  40eee0:	cmp	w0, #0x25
  40eee4:	b.eq	40eefc <ferror@plt+0xd91c>  // b.none
  40eee8:	ldr	x1, [x21, #16]
  40eeec:	mov	w0, #0x18                  	// #24
  40eef0:	bl	402618 <ferror@plt+0x1038>
  40eef4:	mov	w20, w0
  40eef8:	b	40e8e4 <ferror@plt+0xd304>
  40eefc:	mov	w1, w19
  40ef00:	ldr	x0, [x21, #288]
  40ef04:	bl	40199c <ferror@plt+0x3bc>
  40ef08:	mov	x0, x21
  40ef0c:	bl	4023c0 <ferror@plt+0xde0>
  40ef10:	mov	w20, w0
  40ef14:	b	40e8e4 <ferror@plt+0xd304>
  40ef18:	cbnz	w23, 40ef30 <ferror@plt+0xd950>
  40ef1c:	cbnz	w22, 40ef80 <ferror@plt+0xd9a0>
  40ef20:	ldr	w0, [sp, #172]
  40ef24:	bl	40d7a8 <ferror@plt+0xc1c8>
  40ef28:	and	w0, w0, #0xff
  40ef2c:	cbnz	w0, 40ef80 <ferror@plt+0xd9a0>
  40ef30:	mov	x0, x21
  40ef34:	bl	4023c0 <ferror@plt+0xde0>
  40ef38:	mov	w20, w0
  40ef3c:	cbnz	w0, 40ef64 <ferror@plt+0xd984>
  40ef40:	ldr	w0, [x21, #32]
  40ef44:	cmp	w0, #0x24
  40ef48:	b.eq	40ef9c <ferror@plt+0xd9bc>  // b.none
  40ef4c:	mov	w1, #0x36                  	// #54
  40ef50:	str	w1, [sp, #172]
  40ef54:	mov	w0, #0x1                   	// #1
  40ef58:	strb	w0, [sp, #159]
  40ef5c:	ldr	x0, [x21, #288]
  40ef60:	bl	40199c <ferror@plt+0x3bc>
  40ef64:	ldr	x0, [sp, #160]
  40ef68:	add	x0, x0, #0x1
  40ef6c:	str	x0, [sp, #160]
  40ef70:	mov	w23, #0x0                   	// #0
  40ef74:	mov	w19, #0x0                   	// #0
  40ef78:	mov	w22, #0x0                   	// #0
  40ef7c:	b	40eb20 <ferror@plt+0xd540>
  40ef80:	ldr	x1, [x21, #16]
  40ef84:	mov	w0, #0x19                  	// #25
  40ef88:	bl	402618 <ferror@plt+0x1038>
  40ef8c:	mov	w20, w0
  40ef90:	ldp	x23, x24, [sp, #48]
  40ef94:	ldp	x25, x26, [sp, #64]
  40ef98:	b	40e5bc <ferror@plt+0xcfdc>
  40ef9c:	mov	w0, #0x38                  	// #56
  40efa0:	str	w0, [sp, #172]
  40efa4:	strb	wzr, [sp, #159]
  40efa8:	mov	x0, x21
  40efac:	bl	4023c0 <ferror@plt+0xde0>
  40efb0:	mov	w20, w0
  40efb4:	cbnz	w0, 40ef64 <ferror@plt+0xd984>
  40efb8:	adrp	x1, 413000 <ferror@plt+0x11a20>
  40efbc:	add	x0, x1, #0xb8
  40efc0:	ldrb	w1, [x1, #184]
  40efc4:	ldrb	w2, [x0, #1]
  40efc8:	orr	x2, x1, x2, lsl #8
  40efcc:	ldrb	w1, [x0, #2]
  40efd0:	orr	x2, x2, x1, lsl #16
  40efd4:	ldrb	w1, [x0, #3]
  40efd8:	orr	x1, x2, x1, lsl #24
  40efdc:	ldrb	w2, [x0, #4]
  40efe0:	orr	x2, x1, x2, lsl #32
  40efe4:	ldrb	w1, [sp, #132]
  40efe8:	mov	x0, x21
  40efec:	bl	40e190 <ferror@plt+0xcbb0>
  40eff0:	mov	w20, w0
  40eff4:	cbnz	w0, 40ef64 <ferror@plt+0xd984>
  40eff8:	ldr	w0, [x21, #32]
  40effc:	cmp	w0, #0x25
  40f000:	b.eq	40f018 <ferror@plt+0xda38>  // b.none
  40f004:	ldr	x1, [x21, #16]
  40f008:	mov	w0, #0x18                  	// #24
  40f00c:	bl	402618 <ferror@plt+0x1038>
  40f010:	mov	w20, w0
  40f014:	b	40ef64 <ferror@plt+0xd984>
  40f018:	mov	w1, #0x38                  	// #56
  40f01c:	ldr	x0, [x21, #288]
  40f020:	bl	40199c <ferror@plt+0x3bc>
  40f024:	mov	x0, x21
  40f028:	bl	4023c0 <ferror@plt+0xde0>
  40f02c:	mov	w20, w0
  40f030:	b	40ef64 <ferror@plt+0xd984>
  40f034:	mov	w20, #0x0                   	// #0
  40f038:	b	40e698 <ferror@plt+0xd0b8>
  40f03c:	mov	w20, #0x0                   	// #0
  40f040:	b	40e698 <ferror@plt+0xd0b8>
  40f044:	ldp	x23, x24, [sp, #48]
  40f048:	ldr	w0, [x2, #1128]
  40f04c:	mov	w20, #0x8                   	// #8
  40f050:	cmp	w0, w3
  40f054:	b.ne	40f38c <ferror@plt+0xddac>  // b.any
  40f058:	ldr	x0, [x21, #208]
  40f05c:	cmp	x27, x0
  40f060:	b.cs	40f1cc <ferror@plt+0xdbec>  // b.hs, b.nlast
  40f064:	add	x20, x21, #0xc8
  40f068:	mov	x22, #0x1                   	// #1
  40f06c:	mov	x1, #0x0                   	// #0
  40f070:	mov	x0, x20
  40f074:	bl	401bdc <ferror@plt+0x5fc>
  40f078:	ldr	w19, [x0]
  40f07c:	sub	w0, w19, #0x24
  40f080:	cmp	w0, #0x1
  40f084:	b.ls	40f1b4 <ferror@plt+0xdbd4>  // b.plast
  40f088:	mov	w1, w19
  40f08c:	ldr	x0, [x21, #288]
  40f090:	bl	40199c <ferror@plt+0x3bc>
  40f094:	sub	w0, w19, #0x4
  40f098:	cmp	w0, #0x1
  40f09c:	cset	x1, hi  // hi = pmore
  40f0a0:	ldr	x0, [sp, #160]
  40f0a4:	sub	x0, x0, x1
  40f0a8:	str	x0, [sp, #160]
  40f0ac:	mov	x1, x22
  40f0b0:	mov	x0, x20
  40f0b4:	bl	40189c <ferror@plt+0x2bc>
  40f0b8:	ldr	x0, [x21, #208]
  40f0bc:	cmp	x0, x27
  40f0c0:	b.hi	40f06c <ferror@plt+0xda8c>  // b.pmore
  40f0c4:	sub	w19, w19, #0x18
  40f0c8:	cmp	w19, #0x9
  40f0cc:	cset	w22, ls  // ls = plast
  40f0d0:	ldr	x0, [sp, #160]
  40f0d4:	cmp	x0, #0x1
  40f0d8:	b.ne	40f1d4 <ferror@plt+0xdbf4>  // b.any
  40f0dc:	ldr	w0, [sp, #116]
  40f0e0:	mov	w19, w0
  40f0e4:	cbz	w0, 40f1f0 <ferror@plt+0xdc10>
  40f0e8:	ldr	w3, [sp, #168]
  40f0ec:	add	x1, sp, #0x88
  40f0f0:	mov	w0, #0x0                   	// #0
  40f0f4:	ldrb	w2, [x1, #1]
  40f0f8:	cmp	w2, w3
  40f0fc:	b.eq	40f110 <ferror@plt+0xdb30>  // b.none
  40f100:	add	w0, w0, #0x1
  40f104:	add	x1, x1, #0x1
  40f108:	cmp	w0, w19
  40f10c:	b.cc	40f0f4 <ferror@plt+0xdb14>  // b.lo, b.ul, b.last
  40f110:	ldr	w1, [sp, #116]
  40f114:	cmp	w1, w0
  40f118:	b.eq	40f1ec <ferror@plt+0xdc0c>  // b.none
  40f11c:	ands	w0, w28, #0x1
  40f120:	ldr	w1, [sp, #104]
  40f124:	ccmp	w1, #0x0, #0x4, eq  // eq = none
  40f128:	b.ne	40f218 <ferror@plt+0xdc38>  // b.any
  40f12c:	cmp	w0, #0x0
  40f130:	ldr	w0, [sp, #104]
  40f134:	ccmp	w0, #0x1, #0x0, ne  // ne = any
  40f138:	b.hi	40f234 <ferror@plt+0xdc54>  // b.pmore
  40f13c:	and	w0, w28, #0x20
  40f140:	ldr	w1, [sp, #120]
  40f144:	cmp	w1, #0x24
  40f148:	ccmp	w0, #0x0, #0x0, ne  // ne = any
  40f14c:	b.eq	40f250 <ferror@plt+0xdc70>  // b.none
  40f150:	tbz	w28, #1, 40f2d4 <ferror@plt+0xdcf4>
  40f154:	eor	w0, w22, #0x1
  40f158:	ldr	w1, [sp, #120]
  40f15c:	cmp	w1, #0x24
  40f160:	csinc	w0, w0, wzr, ne  // ne = any
  40f164:	cbnz	w0, 40f2c4 <ferror@plt+0xdce4>
  40f168:	cbz	w19, 40f2e8 <ferror@plt+0xdd08>
  40f16c:	add	x2, sp, #0x89
  40f170:	mov	w0, #0x0                   	// #0
  40f174:	ldrb	w1, [x2], #1
  40f178:	add	w0, w0, #0x1
  40f17c:	cmp	w1, #0x22
  40f180:	ccmp	w0, w19, #0x2, ne  // ne = any
  40f184:	b.cc	40f174 <ferror@plt+0xdb94>  // b.lo, b.ul, b.last
  40f188:	cmp	w1, #0x22
  40f18c:	b.ne	40f2e8 <ferror@plt+0xdd08>  // b.any
  40f190:	mov	w20, #0x0                   	// #0
  40f194:	ldp	x25, x26, [sp, #64]
  40f198:	b	40e5bc <ferror@plt+0xcfdc>
  40f19c:	cbz	w20, 40f1ac <ferror@plt+0xdbcc>
  40f1a0:	ldp	x23, x24, [sp, #48]
  40f1a4:	ldp	x25, x26, [sp, #64]
  40f1a8:	b	40e5bc <ferror@plt+0xcfdc>
  40f1ac:	ldp	x23, x24, [sp, #48]
  40f1b0:	b	40f048 <ferror@plt+0xda68>
  40f1b4:	ldr	x1, [x21, #16]
  40f1b8:	mov	w0, #0x19                  	// #25
  40f1bc:	bl	402618 <ferror@plt+0x1038>
  40f1c0:	mov	w20, w0
  40f1c4:	ldp	x25, x26, [sp, #64]
  40f1c8:	b	40e5bc <ferror@plt+0xcfdc>
  40f1cc:	mov	w22, #0x0                   	// #0
  40f1d0:	b	40f0d0 <ferror@plt+0xdaf0>
  40f1d4:	ldr	x1, [x21, #16]
  40f1d8:	mov	w0, #0x19                  	// #25
  40f1dc:	bl	402618 <ferror@plt+0x1038>
  40f1e0:	mov	w20, w0
  40f1e4:	ldp	x25, x26, [sp, #64]
  40f1e8:	b	40e5bc <ferror@plt+0xcfdc>
  40f1ec:	mov	w19, w0
  40f1f0:	mov	x0, x21
  40f1f4:	bl	40d7c0 <ferror@plt+0xc1e0>
  40f1f8:	and	w0, w0, #0xff
  40f1fc:	cbnz	w0, 40f11c <ferror@plt+0xdb3c>
  40f200:	ldr	x1, [x21, #16]
  40f204:	mov	w0, #0x19                  	// #25
  40f208:	bl	402618 <ferror@plt+0x1038>
  40f20c:	mov	w20, w0
  40f210:	ldp	x25, x26, [sp, #64]
  40f214:	b	40e5bc <ferror@plt+0xcfdc>
  40f218:	ldr	x1, [x21, #16]
  40f21c:	mov	w0, #0x29                  	// #41
  40f220:	bl	402618 <ferror@plt+0x1038>
  40f224:	mov	w20, w0
  40f228:	cbz	w0, 40f13c <ferror@plt+0xdb5c>
  40f22c:	ldp	x25, x26, [sp, #64]
  40f230:	b	40e5bc <ferror@plt+0xcfdc>
  40f234:	ldr	x1, [x21, #16]
  40f238:	mov	w0, #0x2a                  	// #42
  40f23c:	bl	402618 <ferror@plt+0x1038>
  40f240:	mov	w20, w0
  40f244:	cbz	w0, 40f13c <ferror@plt+0xdb5c>
  40f248:	ldp	x25, x26, [sp, #64]
  40f24c:	b	40e5bc <ferror@plt+0xcfdc>
  40f250:	cbnz	w22, 40f27c <ferror@plt+0xdc9c>
  40f254:	cbz	w26, 40f370 <ferror@plt+0xdd90>
  40f258:	tbnz	w28, #1, 40f154 <ferror@plt+0xdb74>
  40f25c:	mov	x1, #0x0                   	// #0
  40f260:	ldr	x0, [x21, #288]
  40f264:	bl	401bdc <ferror@plt+0x5fc>
  40f268:	ldrb	w20, [x0]
  40f26c:	and	w20, w20, #0x1
  40f270:	add	w20, w20, #0x22
  40f274:	and	w20, w20, #0xff
  40f278:	b	40f2a4 <ferror@plt+0xdcc4>
  40f27c:	mov	x1, #0x0                   	// #0
  40f280:	ldr	x0, [x21, #288]
  40f284:	bl	401bdc <ferror@plt+0x5fc>
  40f288:	ldrb	w0, [x0]
  40f28c:	add	w20, w0, #0xc
  40f290:	and	w20, w20, #0xff
  40f294:	sub	w0, w0, #0x16
  40f298:	and	w0, w0, #0xff
  40f29c:	cmp	w0, #0xb
  40f2a0:	b.hi	40f368 <ferror@plt+0xdd88>  // b.pmore
  40f2a4:	mov	x1, #0x1                   	// #1
  40f2a8:	ldr	x0, [x21, #288]
  40f2ac:	bl	40189c <ferror@plt+0x2bc>
  40f2b0:	mov	w1, w20
  40f2b4:	ldr	x0, [x21, #288]
  40f2b8:	bl	40199c <ferror@plt+0x3bc>
  40f2bc:	tbz	w28, #1, 40f378 <ferror@plt+0xdd98>
  40f2c0:	b	40f154 <ferror@plt+0xdb74>
  40f2c4:	mov	w1, #0x3f                  	// #63
  40f2c8:	ldr	x0, [x21, #288]
  40f2cc:	bl	40199c <ferror@plt+0x3bc>
  40f2d0:	b	40f168 <ferror@plt+0xdb88>
  40f2d4:	cbnz	w0, 40f168 <ferror@plt+0xdb88>
  40f2d8:	mov	w1, #0x4a                  	// #74
  40f2dc:	ldr	x0, [x21, #288]
  40f2e0:	bl	40199c <ferror@plt+0x3bc>
  40f2e4:	b	40f168 <ferror@plt+0xdb88>
  40f2e8:	ldr	w0, [x21, #32]
  40f2ec:	cmp	w0, #0x22
  40f2f0:	b.ne	40f30c <ferror@plt+0xdd2c>  // b.any
  40f2f4:	mov	x0, x21
  40f2f8:	bl	4023c0 <ferror@plt+0xde0>
  40f2fc:	mov	w20, w0
  40f300:	cbz	w0, 40f2e8 <ferror@plt+0xdd08>
  40f304:	ldp	x25, x26, [sp, #64]
  40f308:	b	40e5bc <ferror@plt+0xcfdc>
  40f30c:	mov	w20, #0x0                   	// #0
  40f310:	ldp	x25, x26, [sp, #64]
  40f314:	b	40e5bc <ferror@plt+0xcfdc>
  40f318:	mov	w20, #0x6                   	// #6
  40f31c:	ldp	x23, x24, [sp, #48]
  40f320:	ldp	x25, x26, [sp, #64]
  40f324:	b	40e5bc <ferror@plt+0xcfdc>
  40f328:	mov	w23, w22
  40f32c:	mov	w19, w22
  40f330:	mov	w26, #0x1                   	// #1
  40f334:	b	40eb20 <ferror@plt+0xd540>
  40f338:	mov	w23, w22
  40f33c:	mov	w19, w22
  40f340:	mov	w26, #0x1                   	// #1
  40f344:	b	40eb20 <ferror@plt+0xd540>
  40f348:	mov	w1, #0xc                   	// #12
  40f34c:	str	w1, [sp, #152]
  40f350:	str	w1, [sp, #172]
  40f354:	add	x3, sp, #0xa0
  40f358:	mov	x2, x27
  40f35c:	mov	x0, x21
  40f360:	bl	40dbb4 <ferror@plt+0xc5d4>
  40f364:	b	40eb04 <ferror@plt+0xd524>
  40f368:	tbz	w28, #1, 40f378 <ferror@plt+0xdd98>
  40f36c:	b	40f168 <ferror@plt+0xdb88>
  40f370:	mov	w20, #0xff                  	// #255
  40f374:	tbnz	w28, #1, 40f2c4 <ferror@plt+0xdce4>
  40f378:	sub	w0, w20, #0x22
  40f37c:	and	w0, w0, #0xff
  40f380:	cmp	w0, #0xb
  40f384:	b.ls	40f168 <ferror@plt+0xdb88>  // b.plast
  40f388:	b	40f2d8 <ferror@plt+0xdcf8>
  40f38c:	ldp	x25, x26, [sp, #64]
  40f390:	b	40e5bc <ferror@plt+0xcfdc>
  40f394:	stp	x29, x30, [sp, #-112]!
  40f398:	mov	x29, sp
  40f39c:	stp	x19, x20, [sp, #16]
  40f3a0:	mov	x20, x0
  40f3a4:	ldr	w19, [x0, #32]
  40f3a8:	cmp	w19, #0x22
  40f3ac:	b.eq	40f438 <ferror@plt+0xde58>  // b.none
  40f3b0:	cmp	w19, #0x2f
  40f3b4:	b.eq	40f444 <ferror@plt+0xde64>  // b.none
  40f3b8:	stp	x21, x22, [sp, #32]
  40f3bc:	stp	x23, x24, [sp, #48]
  40f3c0:	strb	wzr, [x0, #304]
  40f3c4:	cmp	w19, #0x46
  40f3c8:	b.eq	4100c4 <ferror@plt+0xeae4>  // b.none
  40f3cc:	add	x21, x0, #0x50
  40f3d0:	mov	x1, #0x0                   	// #0
  40f3d4:	mov	x0, x21
  40f3d8:	bl	401bdc <ferror@plt+0x5fc>
  40f3dc:	ldrh	w0, [x0]
  40f3e0:	tbnz	w0, #8, 40f450 <ferror@plt+0xde70>
  40f3e4:	cmp	w19, #0x29
  40f3e8:	b.eq	40f4b0 <ferror@plt+0xded0>  // b.none
  40f3ec:	mov	x1, #0x0                   	// #0
  40f3f0:	mov	x0, x21
  40f3f4:	bl	401bdc <ferror@plt+0x5fc>
  40f3f8:	ldrh	w0, [x0]
  40f3fc:	tbnz	w0, #3, 40f538 <ferror@plt+0xdf58>
  40f400:	ldr	x22, [x20, #88]
  40f404:	mov	x1, #0x0                   	// #0
  40f408:	mov	x0, x21
  40f40c:	bl	401bdc <ferror@plt+0x5fc>
  40f410:	ldrh	w23, [x0]
  40f414:	sub	w19, w19, #0x2
  40f418:	cmp	w19, #0x44
  40f41c:	b.hi	410058 <ferror@plt+0xea78>  // b.pmore
  40f420:	adrp	x0, 415000 <ferror@plt+0x13a20>
  40f424:	add	x0, x0, #0x5f8
  40f428:	ldrh	w0, [x0, w19, uxtw #1]
  40f42c:	adr	x1, 40f438 <ferror@plt+0xde58>
  40f430:	add	x0, x1, w0, sxth #2
  40f434:	br	x0
  40f438:	bl	4023c0 <ferror@plt+0xde0>
  40f43c:	mov	w19, w0
  40f440:	b	4100b4 <ferror@plt+0xead4>
  40f444:	bl	40d90c <ferror@plt+0xc32c>
  40f448:	mov	w19, w0
  40f44c:	b	4100b4 <ferror@plt+0xead4>
  40f450:	mov	x0, x20
  40f454:	bl	40dcd4 <ferror@plt+0xc6f4>
  40f458:	ldr	x0, [x20, #88]
  40f45c:	mov	w19, #0x0                   	// #0
  40f460:	cmp	x0, #0x1
  40f464:	b.hi	40f474 <ferror@plt+0xde94>  // b.pmore
  40f468:	ldp	x21, x22, [sp, #32]
  40f46c:	ldp	x23, x24, [sp, #48]
  40f470:	b	4100b4 <ferror@plt+0xead4>
  40f474:	mov	x1, #0x0                   	// #0
  40f478:	mov	x0, x21
  40f47c:	bl	401bdc <ferror@plt+0x5fc>
  40f480:	ldrh	w0, [x0]
  40f484:	tbz	w0, #0, 40f494 <ferror@plt+0xdeb4>
  40f488:	ldp	x21, x22, [sp, #32]
  40f48c:	ldp	x23, x24, [sp, #48]
  40f490:	b	4100b4 <ferror@plt+0xead4>
  40f494:	mov	w1, #0x0                   	// #0
  40f498:	mov	x0, x20
  40f49c:	bl	40dd9c <ferror@plt+0xc7bc>
  40f4a0:	mov	w19, w0
  40f4a4:	ldp	x21, x22, [sp, #32]
  40f4a8:	ldp	x23, x24, [sp, #48]
  40f4ac:	b	4100b4 <ferror@plt+0xead4>
  40f4b0:	mov	x1, #0x0                   	// #0
  40f4b4:	mov	x0, x21
  40f4b8:	bl	401bdc <ferror@plt+0x5fc>
  40f4bc:	ldrh	w0, [x0]
  40f4c0:	tbnz	w0, #3, 40f4e8 <ferror@plt+0xdf08>
  40f4c4:	mov	w1, #0x1                   	// #1
  40f4c8:	mov	x0, x20
  40f4cc:	bl	40db10 <ferror@plt+0xc530>
  40f4d0:	mov	x0, x20
  40f4d4:	bl	4023c0 <ferror@plt+0xde0>
  40f4d8:	mov	w19, w0
  40f4dc:	ldp	x21, x22, [sp, #32]
  40f4e0:	ldp	x23, x24, [sp, #48]
  40f4e4:	b	4100b4 <ferror@plt+0xead4>
  40f4e8:	mov	x1, #0x0                   	// #0
  40f4ec:	mov	x0, x21
  40f4f0:	bl	401bdc <ferror@plt+0x5fc>
  40f4f4:	ldrh	w1, [x0]
  40f4f8:	orr	w1, w1, #0x1
  40f4fc:	strh	w1, [x0]
  40f500:	mov	x0, x20
  40f504:	bl	4023c0 <ferror@plt+0xde0>
  40f508:	mov	w19, w0
  40f50c:	cbz	w0, 40f51c <ferror@plt+0xdf3c>
  40f510:	ldp	x21, x22, [sp, #32]
  40f514:	ldp	x23, x24, [sp, #48]
  40f518:	b	4100b4 <ferror@plt+0xead4>
  40f51c:	mov	w1, #0x1                   	// #1
  40f520:	mov	x0, x20
  40f524:	bl	410600 <ferror@plt+0xf020>
  40f528:	mov	w19, w0
  40f52c:	ldp	x21, x22, [sp, #32]
  40f530:	ldp	x23, x24, [sp, #48]
  40f534:	b	4100b4 <ferror@plt+0xead4>
  40f538:	mov	x1, #0x0                   	// #0
  40f53c:	mov	x0, x21
  40f540:	bl	401bdc <ferror@plt+0x5fc>
  40f544:	ldrh	w0, [x0]
  40f548:	tbnz	w0, #0, 40f400 <ferror@plt+0xde20>
  40f54c:	mov	w1, #0x0                   	// #0
  40f550:	mov	x0, x20
  40f554:	bl	410600 <ferror@plt+0xf020>
  40f558:	mov	w19, w0
  40f55c:	ldp	x21, x22, [sp, #32]
  40f560:	ldp	x23, x24, [sp, #48]
  40f564:	b	4100b4 <ferror@plt+0xead4>
  40f568:	adrp	x1, 413000 <ferror@plt+0x11a20>
  40f56c:	add	x0, x1, #0xd0
  40f570:	ldrb	w1, [x1, #208]
  40f574:	ldrb	w2, [x0, #1]
  40f578:	orr	x2, x1, x2, lsl #8
  40f57c:	ldrb	w1, [x0, #2]
  40f580:	orr	x2, x2, x1, lsl #16
  40f584:	ldrb	w1, [x0, #3]
  40f588:	orr	x1, x2, x1, lsl #24
  40f58c:	ldrb	w2, [x0, #4]
  40f590:	orr	x2, x1, x2, lsl #32
  40f594:	mov	w1, #0x2                   	// #2
  40f598:	mov	x0, x20
  40f59c:	bl	40e190 <ferror@plt+0xcbb0>
  40f5a0:	mov	w19, w0
  40f5a4:	cbnz	w19, 41016c <ferror@plt+0xeb8c>
  40f5a8:	ldr	x0, [x20, #88]
  40f5ac:	cmp	x0, x22
  40f5b0:	b.ne	410074 <ferror@plt+0xea94>  // b.any
  40f5b4:	mov	x1, #0x0                   	// #0
  40f5b8:	mov	x0, x21
  40f5bc:	bl	401bdc <ferror@plt+0x5fc>
  40f5c0:	ldrh	w0, [x0]
  40f5c4:	cmp	w0, w23
  40f5c8:	b.ne	410074 <ferror@plt+0xea94>  // b.any
  40f5cc:	mov	x0, x20
  40f5d0:	bl	40d7c0 <ferror@plt+0xc1e0>
  40f5d4:	and	w0, w0, #0xff
  40f5d8:	cbnz	w0, 410074 <ferror@plt+0xea94>
  40f5dc:	ldr	x1, [x20, #16]
  40f5e0:	mov	w0, #0x18                  	// #24
  40f5e4:	bl	402618 <ferror@plt+0x1038>
  40f5e8:	mov	w19, w0
  40f5ec:	b	410070 <ferror@plt+0xea90>
  40f5f0:	mov	w1, #0x1                   	// #1
  40f5f4:	mov	x0, x20
  40f5f8:	bl	40dd9c <ferror@plt+0xc7bc>
  40f5fc:	mov	w19, w0
  40f600:	b	40f5a4 <ferror@plt+0xdfc4>
  40f604:	mov	w2, #0x41                  	// #65
  40f608:	ldr	x1, [x20, #40]
  40f60c:	mov	x0, x20
  40f610:	bl	403914 <ferror@plt+0x2334>
  40f614:	mov	w1, #0x42                  	// #66
  40f618:	ldr	x0, [x20, #288]
  40f61c:	bl	40199c <ferror@plt+0x3bc>
  40f620:	mov	x0, x20
  40f624:	bl	4023c0 <ferror@plt+0xde0>
  40f628:	mov	w19, w0
  40f62c:	b	40f5a4 <ferror@plt+0xdfc4>
  40f630:	ldr	w19, [x20, #32]
  40f634:	mov	x1, #0x0                   	// #0
  40f638:	mov	x0, x21
  40f63c:	bl	401bdc <ferror@plt+0x5fc>
  40f640:	ldrh	w0, [x0]
  40f644:	tbz	w0, #4, 40f6a4 <ferror@plt+0xe0c4>
  40f648:	cmp	w19, #0x30
  40f64c:	b.ne	40f6e0 <ferror@plt+0xe100>  // b.any
  40f650:	ldr	x19, [x20, #128]
  40f654:	cbz	x19, 40f6b8 <ferror@plt+0xe0d8>
  40f658:	sub	x19, x19, #0x1
  40f65c:	add	x24, x20, #0x78
  40f660:	mov	x1, x19
  40f664:	mov	x0, x24
  40f668:	bl	401bcc <ferror@plt+0x5ec>
  40f66c:	ldr	x1, [x0]
  40f670:	cbnz	x1, 40f6d0 <ferror@plt+0xe0f0>
  40f674:	stp	x25, x26, [sp, #64]
  40f678:	ldr	x1, [x20, #128]
  40f67c:	cmp	x1, x19
  40f680:	b.ls	40f6cc <ferror@plt+0xe0ec>  // b.plast
  40f684:	sub	x25, x19, #0x1
  40f688:	mov	x1, x19
  40f68c:	mov	x0, x24
  40f690:	bl	401bcc <ferror@plt+0x5ec>
  40f694:	ldr	x1, [x0]
  40f698:	cbnz	x1, 40f6d8 <ferror@plt+0xe0f8>
  40f69c:	mov	x19, x25
  40f6a0:	b	40f678 <ferror@plt+0xe098>
  40f6a4:	ldr	x1, [x20, #16]
  40f6a8:	mov	w0, #0x18                  	// #24
  40f6ac:	bl	402618 <ferror@plt+0x1038>
  40f6b0:	mov	w19, w0
  40f6b4:	b	40f5a4 <ferror@plt+0xdfc4>
  40f6b8:	ldr	x1, [x20, #16]
  40f6bc:	mov	w0, #0x18                  	// #24
  40f6c0:	bl	402618 <ferror@plt+0x1038>
  40f6c4:	mov	w19, w0
  40f6c8:	b	40f5a4 <ferror@plt+0xdfc4>
  40f6cc:	ldp	x25, x26, [sp, #64]
  40f6d0:	ldr	x19, [x0, #8]
  40f6d4:	b	40f6f0 <ferror@plt+0xe110>
  40f6d8:	ldp	x25, x26, [sp, #64]
  40f6dc:	b	40f6d0 <ferror@plt+0xe0f0>
  40f6e0:	mov	x1, #0x0                   	// #0
  40f6e4:	add	x0, x20, #0xa0
  40f6e8:	bl	401bdc <ferror@plt+0x5fc>
  40f6ec:	ldr	x19, [x0]
  40f6f0:	mov	w1, #0x43                  	// #67
  40f6f4:	ldr	x0, [x20, #288]
  40f6f8:	bl	40199c <ferror@plt+0x3bc>
  40f6fc:	mov	x1, x19
  40f700:	ldr	x0, [x20, #288]
  40f704:	bl	4019b8 <ferror@plt+0x3d8>
  40f708:	mov	x0, x20
  40f70c:	bl	4023c0 <ferror@plt+0xde0>
  40f710:	mov	w19, w0
  40f714:	b	40f5a4 <ferror@plt+0xdfc4>
  40f718:	mov	x0, x20
  40f71c:	bl	4023c0 <ferror@plt+0xde0>
  40f720:	mov	w19, w0
  40f724:	cbnz	w0, 4100ec <ferror@plt+0xeb0c>
  40f728:	ldr	w0, [x20, #32]
  40f72c:	cmp	w0, #0x24
  40f730:	b.eq	40f748 <ferror@plt+0xe168>  // b.none
  40f734:	ldr	x1, [x20, #16]
  40f738:	mov	w0, #0x18                  	// #24
  40f73c:	bl	402618 <ferror@plt+0x1038>
  40f740:	mov	w19, w0
  40f744:	b	40f5a4 <ferror@plt+0xdfc4>
  40f748:	mov	x0, x20
  40f74c:	bl	4023c0 <ferror@plt+0xde0>
  40f750:	mov	w19, w0
  40f754:	cbnz	w0, 4100f8 <ferror@plt+0xeb18>
  40f758:	ldr	w0, [x20, #32]
  40f75c:	cmp	w0, #0x2a
  40f760:	b.eq	40f7c4 <ferror@plt+0xe1e4>  // b.none
  40f764:	adrp	x1, 413000 <ferror@plt+0x11a20>
  40f768:	add	x0, x1, #0xa8
  40f76c:	ldrb	w1, [x1, #168]
  40f770:	ldrb	w2, [x0, #1]
  40f774:	orr	x2, x1, x2, lsl #8
  40f778:	ldrb	w1, [x0, #2]
  40f77c:	orr	x2, x2, x1, lsl #16
  40f780:	ldrb	w1, [x0, #3]
  40f784:	orr	x1, x2, x1, lsl #24
  40f788:	ldrb	w2, [x0, #4]
  40f78c:	orr	x2, x1, x2, lsl #32
  40f790:	mov	w1, #0x0                   	// #0
  40f794:	mov	x0, x20
  40f798:	bl	40e190 <ferror@plt+0xcbb0>
  40f79c:	mov	w19, w0
  40f7a0:	cbnz	w19, 410104 <ferror@plt+0xeb24>
  40f7a4:	ldr	w0, [x20, #32]
  40f7a8:	cmp	w0, #0x2a
  40f7ac:	b.eq	40f7d8 <ferror@plt+0xe1f8>  // b.none
  40f7b0:	ldr	x1, [x20, #16]
  40f7b4:	mov	w0, #0x18                  	// #24
  40f7b8:	bl	402618 <ferror@plt+0x1038>
  40f7bc:	mov	w19, w0
  40f7c0:	b	40f5a4 <ferror@plt+0xdfc4>
  40f7c4:	ldr	x1, [x20, #16]
  40f7c8:	mov	w0, #0x2b                  	// #43
  40f7cc:	bl	402618 <ferror@plt+0x1038>
  40f7d0:	mov	w19, w0
  40f7d4:	b	40f7a0 <ferror@plt+0xe1c0>
  40f7d8:	mov	x0, x20
  40f7dc:	bl	4023c0 <ferror@plt+0xde0>
  40f7e0:	mov	w19, w0
  40f7e4:	cbz	w0, 40f7f4 <ferror@plt+0xe214>
  40f7e8:	ldp	x21, x22, [sp, #32]
  40f7ec:	ldp	x23, x24, [sp, #48]
  40f7f0:	b	4100b4 <ferror@plt+0xead4>
  40f7f4:	ldr	x0, [x20, #288]
  40f7f8:	ldr	x24, [x0, #48]
  40f7fc:	ldr	x1, [x0, #8]
  40f800:	str	x1, [sp, #104]
  40f804:	add	x1, sp, #0x68
  40f808:	add	x0, x0, #0x28
  40f80c:	bl	401980 <ferror@plt+0x3a0>
  40f810:	ldr	w0, [x20, #32]
  40f814:	cmp	w0, #0x2a
  40f818:	b.eq	40f87c <ferror@plt+0xe29c>  // b.none
  40f81c:	adrp	x1, 413000 <ferror@plt+0x11a20>
  40f820:	add	x0, x1, #0xa8
  40f824:	ldrb	w1, [x1, #168]
  40f828:	ldrb	w2, [x0, #1]
  40f82c:	orr	x2, x1, x2, lsl #8
  40f830:	ldrb	w1, [x0, #2]
  40f834:	orr	x2, x2, x1, lsl #16
  40f838:	ldrb	w1, [x0, #3]
  40f83c:	orr	x1, x2, x1, lsl #24
  40f840:	ldrb	w2, [x0, #4]
  40f844:	orr	x2, x1, x2, lsl #32
  40f848:	mov	w1, #0x21                  	// #33
  40f84c:	mov	x0, x20
  40f850:	bl	40e190 <ferror@plt+0xcbb0>
  40f854:	mov	w19, w0
  40f858:	cbnz	w19, 410110 <ferror@plt+0xeb30>
  40f85c:	ldr	w0, [x20, #32]
  40f860:	cmp	w0, #0x2a
  40f864:	b.eq	40f8b8 <ferror@plt+0xe2d8>  // b.none
  40f868:	ldr	x1, [x20, #16]
  40f86c:	mov	w0, #0x18                  	// #24
  40f870:	bl	402618 <ferror@plt+0x1038>
  40f874:	mov	w19, w0
  40f878:	b	40f5a4 <ferror@plt+0xdfc4>
  40f87c:	adrp	x0, 413000 <ferror@plt+0x11a20>
  40f880:	ldr	x19, [x0, #264]
  40f884:	mov	x0, x19
  40f888:	bl	4012a0 <strlen@plt>
  40f88c:	mov	x2, x19
  40f890:	mov	x1, x0
  40f894:	add	x0, x20, #0x28
  40f898:	bl	401a18 <ferror@plt+0x438>
  40f89c:	mov	x0, x20
  40f8a0:	bl	403a34 <ferror@plt+0x2454>
  40f8a4:	ldr	x1, [x20, #16]
  40f8a8:	mov	w0, #0x2b                  	// #43
  40f8ac:	bl	402618 <ferror@plt+0x1038>
  40f8b0:	mov	w19, w0
  40f8b4:	b	40f858 <ferror@plt+0xe278>
  40f8b8:	mov	x0, x20
  40f8bc:	bl	4023c0 <ferror@plt+0xde0>
  40f8c0:	mov	w19, w0
  40f8c4:	cbz	w0, 40f8d4 <ferror@plt+0xe2f4>
  40f8c8:	ldp	x21, x22, [sp, #32]
  40f8cc:	ldp	x23, x24, [sp, #48]
  40f8d0:	b	4100b4 <ferror@plt+0xead4>
  40f8d4:	stp	x25, x26, [sp, #64]
  40f8d8:	add	x25, x24, #0x3
  40f8dc:	mov	w1, #0x44                  	// #68
  40f8e0:	ldr	x0, [x20, #288]
  40f8e4:	bl	40199c <ferror@plt+0x3bc>
  40f8e8:	mov	x1, x25
  40f8ec:	ldr	x0, [x20, #288]
  40f8f0:	bl	4019b8 <ferror@plt+0x3d8>
  40f8f4:	mov	w1, #0x43                  	// #67
  40f8f8:	ldr	x0, [x20, #288]
  40f8fc:	bl	40199c <ferror@plt+0x3bc>
  40f900:	add	x1, x24, #0x2
  40f904:	ldr	x0, [x20, #288]
  40f908:	bl	4019b8 <ferror@plt+0x3d8>
  40f90c:	add	x0, x24, #0x1
  40f910:	str	x0, [sp, #96]
  40f914:	ldr	x0, [x20, #288]
  40f918:	ldr	x1, [x0, #8]
  40f91c:	str	x1, [sp, #104]
  40f920:	add	x1, sp, #0x68
  40f924:	add	x0, x0, #0x28
  40f928:	bl	401980 <ferror@plt+0x3a0>
  40f92c:	add	x1, sp, #0x60
  40f930:	add	x0, x20, #0xa0
  40f934:	bl	401980 <ferror@plt+0x3a0>
  40f938:	ldr	w0, [x20, #32]
  40f93c:	cmp	w0, #0x25
  40f940:	b.eq	40f9a8 <ferror@plt+0xe3c8>  // b.none
  40f944:	adrp	x1, 413000 <ferror@plt+0x11a20>
  40f948:	add	x0, x1, #0xb8
  40f94c:	ldrb	w1, [x1, #184]
  40f950:	ldrb	w2, [x0, #1]
  40f954:	orr	x2, x1, x2, lsl #8
  40f958:	ldrb	w1, [x0, #2]
  40f95c:	orr	x2, x2, x1, lsl #16
  40f960:	ldrb	w1, [x0, #3]
  40f964:	orr	x1, x2, x1, lsl #24
  40f968:	ldrb	w2, [x0, #4]
  40f96c:	orr	x2, x1, x2, lsl #32
  40f970:	mov	w1, #0x0                   	// #0
  40f974:	mov	x0, x20
  40f978:	bl	40e190 <ferror@plt+0xcbb0>
  40f97c:	mov	w19, w0
  40f980:	cbnz	w19, 41011c <ferror@plt+0xeb3c>
  40f984:	ldr	w0, [x20, #32]
  40f988:	cmp	w0, #0x25
  40f98c:	b.eq	40f9bc <ferror@plt+0xe3dc>  // b.none
  40f990:	ldr	x1, [x20, #16]
  40f994:	mov	w0, #0x18                  	// #24
  40f998:	bl	402618 <ferror@plt+0x1038>
  40f99c:	mov	w19, w0
  40f9a0:	ldp	x25, x26, [sp, #64]
  40f9a4:	b	40f5a4 <ferror@plt+0xdfc4>
  40f9a8:	ldr	x1, [x20, #16]
  40f9ac:	mov	w0, #0x2b                  	// #43
  40f9b0:	bl	402618 <ferror@plt+0x1038>
  40f9b4:	mov	w19, w0
  40f9b8:	b	40f980 <ferror@plt+0xe3a0>
  40f9bc:	mov	w1, #0x43                  	// #67
  40f9c0:	ldr	x0, [x20, #288]
  40f9c4:	bl	40199c <ferror@plt+0x3bc>
  40f9c8:	mov	x1, x24
  40f9cc:	ldr	x0, [x20, #288]
  40f9d0:	bl	4019b8 <ferror@plt+0x3d8>
  40f9d4:	ldr	x0, [x20, #288]
  40f9d8:	ldr	x1, [x0, #8]
  40f9dc:	str	x1, [sp, #104]
  40f9e0:	add	x1, sp, #0x68
  40f9e4:	add	x0, x0, #0x28
  40f9e8:	bl	401980 <ferror@plt+0x3a0>
  40f9ec:	mov	w2, #0x1                   	// #1
  40f9f0:	mov	x1, x25
  40f9f4:	mov	x0, x20
  40f9f8:	bl	40db64 <ferror@plt+0xc584>
  40f9fc:	mov	x0, x20
  40fa00:	bl	4023c0 <ferror@plt+0xde0>
  40fa04:	mov	w19, w0
  40fa08:	cbz	w0, 40fa1c <ferror@plt+0xe43c>
  40fa0c:	ldp	x21, x22, [sp, #32]
  40fa10:	ldp	x23, x24, [sp, #48]
  40fa14:	ldp	x25, x26, [sp, #64]
  40fa18:	b	4100b4 <ferror@plt+0xead4>
  40fa1c:	mov	w1, #0x30                  	// #48
  40fa20:	mov	x0, x20
  40fa24:	bl	40db10 <ferror@plt+0xc530>
  40fa28:	ldp	x25, x26, [sp, #64]
  40fa2c:	b	40f5a8 <ferror@plt+0xdfc8>
  40fa30:	mov	w1, #0x49                  	// #73
  40fa34:	ldr	x0, [x20, #288]
  40fa38:	bl	40199c <ferror@plt+0x3bc>
  40fa3c:	mov	x0, x20
  40fa40:	bl	4023c0 <ferror@plt+0xde0>
  40fa44:	mov	w19, w0
  40fa48:	b	40f5a4 <ferror@plt+0xdfc4>
  40fa4c:	mov	x0, x20
  40fa50:	bl	4023c0 <ferror@plt+0xde0>
  40fa54:	mov	w19, w0
  40fa58:	cbnz	w0, 41012c <ferror@plt+0xeb4c>
  40fa5c:	ldr	w0, [x20, #32]
  40fa60:	cmp	w0, #0x24
  40fa64:	b.eq	40fa7c <ferror@plt+0xe49c>  // b.none
  40fa68:	ldr	x1, [x20, #16]
  40fa6c:	mov	w0, #0x18                  	// #24
  40fa70:	bl	402618 <ferror@plt+0x1038>
  40fa74:	mov	w19, w0
  40fa78:	b	40f5a4 <ferror@plt+0xdfc4>
  40fa7c:	mov	x0, x20
  40fa80:	bl	4023c0 <ferror@plt+0xde0>
  40fa84:	mov	w19, w0
  40fa88:	cbz	w0, 40fa98 <ferror@plt+0xe4b8>
  40fa8c:	ldp	x21, x22, [sp, #32]
  40fa90:	ldp	x23, x24, [sp, #48]
  40fa94:	b	4100b4 <ferror@plt+0xead4>
  40fa98:	adrp	x1, 413000 <ferror@plt+0x11a20>
  40fa9c:	add	x0, x1, #0xb8
  40faa0:	ldrb	w1, [x1, #184]
  40faa4:	ldrb	w2, [x0, #1]
  40faa8:	orr	x2, x1, x2, lsl #8
  40faac:	ldrb	w1, [x0, #2]
  40fab0:	orr	x2, x2, x1, lsl #16
  40fab4:	ldrb	w1, [x0, #3]
  40fab8:	orr	x1, x2, x1, lsl #24
  40fabc:	ldrb	w2, [x0, #4]
  40fac0:	orr	x2, x1, x2, lsl #32
  40fac4:	mov	w1, #0x21                  	// #33
  40fac8:	mov	x0, x20
  40facc:	bl	40e190 <ferror@plt+0xcbb0>
  40fad0:	mov	w19, w0
  40fad4:	cbnz	w0, 410138 <ferror@plt+0xeb58>
  40fad8:	ldr	w0, [x20, #32]
  40fadc:	cmp	w0, #0x25
  40fae0:	b.eq	40faf8 <ferror@plt+0xe518>  // b.none
  40fae4:	ldr	x1, [x20, #16]
  40fae8:	mov	w0, #0x18                  	// #24
  40faec:	bl	402618 <ferror@plt+0x1038>
  40faf0:	mov	w19, w0
  40faf4:	b	40f5a4 <ferror@plt+0xdfc4>
  40faf8:	mov	x0, x20
  40fafc:	bl	4023c0 <ferror@plt+0xde0>
  40fb00:	mov	w19, w0
  40fb04:	cbz	w0, 40fb14 <ferror@plt+0xe534>
  40fb08:	ldp	x21, x22, [sp, #32]
  40fb0c:	ldp	x23, x24, [sp, #48]
  40fb10:	b	4100b4 <ferror@plt+0xead4>
  40fb14:	mov	w1, #0x44                  	// #68
  40fb18:	ldr	x0, [x20, #288]
  40fb1c:	bl	40199c <ferror@plt+0x3bc>
  40fb20:	ldr	x0, [x20, #288]
  40fb24:	ldr	x19, [x0, #48]
  40fb28:	mov	x1, x19
  40fb2c:	bl	4019b8 <ferror@plt+0x3d8>
  40fb30:	mov	w2, #0x0                   	// #0
  40fb34:	mov	x1, x19
  40fb38:	mov	x0, x20
  40fb3c:	bl	40db64 <ferror@plt+0xc584>
  40fb40:	mov	w1, #0x40                  	// #64
  40fb44:	mov	x0, x20
  40fb48:	bl	40db10 <ferror@plt+0xc530>
  40fb4c:	b	40f5a8 <ferror@plt+0xdfc8>
  40fb50:	mov	x1, #0x40                  	// #64
  40fb54:	adrp	x0, 415000 <ferror@plt+0x13a20>
  40fb58:	add	x0, x0, #0x4d0
  40fb5c:	bl	402930 <ferror@plt+0x1350>
  40fb60:	mov	x1, #0x9                   	// #9
  40fb64:	adrp	x0, 415000 <ferror@plt+0x13a20>
  40fb68:	add	x0, x0, #0x4e8
  40fb6c:	bl	402930 <ferror@plt+0x1350>
  40fb70:	mov	x19, #0xca00                	// #51712
  40fb74:	movk	x19, #0x3b9a, lsl #16
  40fb78:	mov	x1, x19
  40fb7c:	adrp	x0, 415000 <ferror@plt+0x13a20>
  40fb80:	add	x0, x0, #0x500
  40fb84:	bl	402930 <ferror@plt+0x1350>
  40fb88:	mov	x1, #0xffffffffffffffff    	// #-1
  40fb8c:	adrp	x0, 415000 <ferror@plt+0x13a20>
  40fb90:	add	x0, x0, #0x518
  40fb94:	bl	402930 <ferror@plt+0x1350>
  40fb98:	adrp	x0, 412000 <ferror@plt+0x10a20>
  40fb9c:	add	x0, x0, #0x440
  40fba0:	bl	402930 <ferror@plt+0x1350>
  40fba4:	mov	x1, x19
  40fba8:	adrp	x0, 415000 <ferror@plt+0x13a20>
  40fbac:	add	x0, x0, #0x530
  40fbb0:	bl	402930 <ferror@plt+0x1350>
  40fbb4:	mov	x1, #0xfffffffffffffffe    	// #-2
  40fbb8:	adrp	x0, 415000 <ferror@plt+0x13a20>
  40fbbc:	add	x0, x0, #0x548
  40fbc0:	bl	402930 <ferror@plt+0x1350>
  40fbc4:	mov	x1, #0xfffffffffffffffe    	// #-2
  40fbc8:	adrp	x0, 415000 <ferror@plt+0x13a20>
  40fbcc:	add	x0, x0, #0x560
  40fbd0:	bl	402930 <ferror@plt+0x1350>
  40fbd4:	mov	x1, #0xfffffffffffffffe    	// #-2
  40fbd8:	adrp	x0, 415000 <ferror@plt+0x13a20>
  40fbdc:	add	x0, x0, #0x578
  40fbe0:	bl	402930 <ferror@plt+0x1350>
  40fbe4:	mov	x1, #0xfffffffffffffffe    	// #-2
  40fbe8:	adrp	x0, 415000 <ferror@plt+0x13a20>
  40fbec:	add	x0, x0, #0x590
  40fbf0:	bl	402930 <ferror@plt+0x1350>
  40fbf4:	mov	x1, #0xfffffffffffffffe    	// #-2
  40fbf8:	adrp	x0, 415000 <ferror@plt+0x13a20>
  40fbfc:	add	x0, x0, #0x5a8
  40fc00:	bl	402930 <ferror@plt+0x1350>
  40fc04:	mov	x1, #0xffffffffffffffff    	// #-1
  40fc08:	adrp	x0, 415000 <ferror@plt+0x13a20>
  40fc0c:	add	x0, x0, #0x5c0
  40fc10:	bl	402930 <ferror@plt+0x1350>
  40fc14:	mov	x1, #0xfffffffffffffffe    	// #-2
  40fc18:	adrp	x0, 415000 <ferror@plt+0x13a20>
  40fc1c:	add	x0, x0, #0x5d8
  40fc20:	bl	402930 <ferror@plt+0x1350>
  40fc24:	mov	x0, x20
  40fc28:	bl	4023c0 <ferror@plt+0xde0>
  40fc2c:	mov	w19, w0
  40fc30:	b	40f5a4 <ferror@plt+0xdfc4>
  40fc34:	stp	x25, x26, [sp, #64]
  40fc38:	mov	x26, x20
  40fc3c:	mov	x0, x20
  40fc40:	bl	4023c0 <ferror@plt+0xde0>
  40fc44:	mov	w19, w0
  40fc48:	cbz	w0, 40fc5c <ferror@plt+0xe67c>
  40fc4c:	ldp	x21, x22, [sp, #32]
  40fc50:	ldp	x23, x24, [sp, #48]
  40fc54:	ldp	x25, x26, [sp, #64]
  40fc58:	b	4100b4 <ferror@plt+0xead4>
  40fc5c:	ldr	w25, [x20, #32]
  40fc60:	mov	x0, x20
  40fc64:	bl	40d7c0 <ferror@plt+0xc1e0>
  40fc68:	and	w0, w0, #0xff
  40fc6c:	cbnz	w0, 40fc88 <ferror@plt+0xe6a8>
  40fc70:	stp	x27, x28, [sp, #80]
  40fc74:	adrp	x24, 413000 <ferror@plt+0x11a20>
  40fc78:	add	x24, x24, #0xc0
  40fc7c:	mov	w27, #0x40                  	// #64
  40fc80:	mov	w28, #0x41                  	// #65
  40fc84:	b	40fcec <ferror@plt+0xe70c>
  40fc88:	ldr	x1, [x20, #16]
  40fc8c:	mov	w0, #0x1b                  	// #27
  40fc90:	bl	402618 <ferror@plt+0x1038>
  40fc94:	mov	w19, w0
  40fc98:	ldp	x25, x26, [sp, #64]
  40fc9c:	b	40f5a4 <ferror@plt+0xdfc4>
  40fca0:	mov	w2, w28
  40fca4:	ldr	x1, [x20, #40]
  40fca8:	mov	x0, x20
  40fcac:	bl	403914 <ferror@plt+0x2334>
  40fcb0:	mov	w1, w27
  40fcb4:	ldr	x0, [x20, #288]
  40fcb8:	bl	40199c <ferror@plt+0x3bc>
  40fcbc:	mov	x0, x26
  40fcc0:	bl	4023c0 <ferror@plt+0xde0>
  40fcc4:	mov	w19, w0
  40fcc8:	cbnz	w0, 40fd40 <ferror@plt+0xe760>
  40fccc:	ldr	w0, [x20, #32]
  40fcd0:	cmp	w0, #0x27
  40fcd4:	b.ne	40fd78 <ferror@plt+0xe798>  // b.any
  40fcd8:	mov	x0, x26
  40fcdc:	bl	4023c0 <ferror@plt+0xde0>
  40fce0:	mov	w19, w0
  40fce4:	ldr	w25, [x20, #32]
  40fce8:	cbnz	w0, 40fd64 <ferror@plt+0xe784>
  40fcec:	cmp	w25, #0x2c
  40fcf0:	b.eq	40fca0 <ferror@plt+0xe6c0>  // b.none
  40fcf4:	ldrb	w1, [x24]
  40fcf8:	ldrb	w0, [x24, #1]
  40fcfc:	orr	x1, x1, x0, lsl #8
  40fd00:	ldrb	w0, [x24, #2]
  40fd04:	orr	x1, x1, x0, lsl #16
  40fd08:	ldrb	w0, [x24, #3]
  40fd0c:	orr	x0, x1, x0, lsl #24
  40fd10:	ldrb	w2, [x24, #4]
  40fd14:	orr	x2, x0, x2, lsl #32
  40fd18:	mov	w1, #0x20                  	// #32
  40fd1c:	mov	x0, x20
  40fd20:	bl	40e190 <ferror@plt+0xcbb0>
  40fd24:	mov	w19, w0
  40fd28:	cbz	w0, 40fd54 <ferror@plt+0xe774>
  40fd2c:	ldp	x21, x22, [sp, #32]
  40fd30:	ldp	x23, x24, [sp, #48]
  40fd34:	ldp	x25, x26, [sp, #64]
  40fd38:	ldp	x27, x28, [sp, #80]
  40fd3c:	b	4100b4 <ferror@plt+0xead4>
  40fd40:	ldp	x21, x22, [sp, #32]
  40fd44:	ldp	x23, x24, [sp, #48]
  40fd48:	ldp	x25, x26, [sp, #64]
  40fd4c:	ldp	x27, x28, [sp, #80]
  40fd50:	b	4100b4 <ferror@plt+0xead4>
  40fd54:	mov	w1, w27
  40fd58:	ldr	x0, [x20, #288]
  40fd5c:	bl	40199c <ferror@plt+0x3bc>
  40fd60:	b	40fccc <ferror@plt+0xe6ec>
  40fd64:	ldp	x21, x22, [sp, #32]
  40fd68:	ldp	x23, x24, [sp, #48]
  40fd6c:	ldp	x25, x26, [sp, #64]
  40fd70:	ldp	x27, x28, [sp, #80]
  40fd74:	b	4100b4 <ferror@plt+0xead4>
  40fd78:	mov	x0, x20
  40fd7c:	bl	40d7c0 <ferror@plt+0xc1e0>
  40fd80:	and	w0, w0, #0xff
  40fd84:	cbz	w0, 40fd94 <ferror@plt+0xe7b4>
  40fd88:	ldp	x25, x26, [sp, #64]
  40fd8c:	ldp	x27, x28, [sp, #80]
  40fd90:	b	40f5a8 <ferror@plt+0xdfc8>
  40fd94:	ldr	x1, [x20, #16]
  40fd98:	mov	w0, #0x18                  	// #24
  40fd9c:	bl	402618 <ferror@plt+0x1038>
  40fda0:	mov	w19, w0
  40fda4:	ldp	x25, x26, [sp, #64]
  40fda8:	ldp	x27, x28, [sp, #80]
  40fdac:	b	40f5a4 <ferror@plt+0xdfc4>
  40fdb0:	mov	x1, #0x0                   	// #0
  40fdb4:	mov	x0, x21
  40fdb8:	bl	401bdc <ferror@plt+0x5fc>
  40fdbc:	ldrh	w0, [x0]
  40fdc0:	tbz	w0, #2, 40fdf4 <ferror@plt+0xe814>
  40fdc4:	ldr	x0, [x20, #288]
  40fdc8:	ldrb	w0, [x0, #216]
  40fdcc:	cmp	w0, #0x0
  40fdd0:	cset	w0, ne  // ne = any
  40fdd4:	add	w24, w0, #0x47
  40fdd8:	mov	x0, x20
  40fddc:	bl	4023c0 <ferror@plt+0xde0>
  40fde0:	mov	w19, w0
  40fde4:	cbz	w0, 40fe08 <ferror@plt+0xe828>
  40fde8:	ldp	x21, x22, [sp, #32]
  40fdec:	ldp	x23, x24, [sp, #48]
  40fdf0:	b	4100b4 <ferror@plt+0xead4>
  40fdf4:	ldr	x1, [x20, #16]
  40fdf8:	mov	w0, #0x18                  	// #24
  40fdfc:	bl	402618 <ferror@plt+0x1038>
  40fe00:	mov	w19, w0
  40fe04:	b	40f5a4 <ferror@plt+0xdfc4>
  40fe08:	stp	x25, x26, [sp, #64]
  40fe0c:	ldr	w25, [x20, #32]
  40fe10:	mov	x0, x20
  40fe14:	bl	40d7c0 <ferror@plt+0xc1e0>
  40fe18:	and	w0, w0, #0xff
  40fe1c:	cbz	w0, 40fe34 <ferror@plt+0xe854>
  40fe20:	mov	w1, w24
  40fe24:	ldr	x0, [x20, #288]
  40fe28:	bl	40199c <ferror@plt+0x3bc>
  40fe2c:	ldp	x25, x26, [sp, #64]
  40fe30:	b	40f5a8 <ferror@plt+0xdfc8>
  40fe34:	adrp	x1, 413000 <ferror@plt+0x11a20>
  40fe38:	add	x0, x1, #0xd0
  40fe3c:	ldrb	w1, [x1, #208]
  40fe40:	ldrb	w2, [x0, #1]
  40fe44:	orr	x2, x1, x2, lsl #8
  40fe48:	ldrb	w1, [x0, #2]
  40fe4c:	orr	x2, x2, x1, lsl #16
  40fe50:	ldrb	w1, [x0, #3]
  40fe54:	orr	x1, x2, x1, lsl #24
  40fe58:	ldrb	w2, [x0, #4]
  40fe5c:	orr	x2, x1, x2, lsl #32
  40fe60:	mov	w1, #0x20                  	// #32
  40fe64:	mov	x0, x20
  40fe68:	bl	40e4e4 <ferror@plt+0xcf04>
  40fe6c:	mov	w19, w0
  40fe70:	cmp	w0, #0x0
  40fe74:	ccmp	w0, #0x6, #0x4, ne  // ne = any
  40fe78:	b.ne	410144 <ferror@plt+0xeb64>  // b.any
  40fe7c:	cmp	w0, #0x6
  40fe80:	b.eq	40fec0 <ferror@plt+0xe8e0>  // b.none
  40fe84:	cmp	w25, #0x24
  40fe88:	b.ne	40fe98 <ferror@plt+0xe8b8>  // b.any
  40fe8c:	ldr	w0, [x20, #36]
  40fe90:	cmp	w0, #0x25
  40fe94:	b.eq	40fefc <ferror@plt+0xe91c>  // b.none
  40fe98:	ldr	x1, [x20, #16]
  40fe9c:	mov	w0, #0x27                  	// #39
  40fea0:	bl	402618 <ferror@plt+0x1038>
  40fea4:	mov	w19, w0
  40fea8:	cbnz	w0, 40feec <ferror@plt+0xe90c>
  40feac:	mov	w1, #0x46                  	// #70
  40feb0:	ldr	x0, [x20, #288]
  40feb4:	bl	40199c <ferror@plt+0x3bc>
  40feb8:	ldp	x25, x26, [sp, #64]
  40febc:	b	40f5a4 <ferror@plt+0xdfc4>
  40fec0:	mov	w1, w24
  40fec4:	ldr	x0, [x20, #288]
  40fec8:	bl	40199c <ferror@plt+0x3bc>
  40fecc:	mov	x0, x20
  40fed0:	bl	4023c0 <ferror@plt+0xde0>
  40fed4:	mov	w19, w0
  40fed8:	cbz	w0, 40fe84 <ferror@plt+0xe8a4>
  40fedc:	ldp	x21, x22, [sp, #32]
  40fee0:	ldp	x23, x24, [sp, #48]
  40fee4:	ldp	x25, x26, [sp, #64]
  40fee8:	b	4100b4 <ferror@plt+0xead4>
  40feec:	ldp	x21, x22, [sp, #32]
  40fef0:	ldp	x23, x24, [sp, #48]
  40fef4:	ldp	x25, x26, [sp, #64]
  40fef8:	b	4100b4 <ferror@plt+0xead4>
  40fefc:	ldr	x0, [x20, #288]
  40ff00:	ldrb	w1, [x0, #216]
  40ff04:	cbz	w1, 40feac <ferror@plt+0xe8cc>
  40ff08:	ldr	x2, [x0, #208]
  40ff0c:	ldr	x1, [x20, #16]
  40ff10:	mov	w0, #0x21                  	// #33
  40ff14:	bl	402618 <ferror@plt+0x1038>
  40ff18:	mov	w19, w0
  40ff1c:	ldp	x25, x26, [sp, #64]
  40ff20:	b	40f5a4 <ferror@plt+0xdfc4>
  40ff24:	mov	x0, x20
  40ff28:	bl	4023c0 <ferror@plt+0xde0>
  40ff2c:	mov	w19, w0
  40ff30:	cbnz	w0, 410154 <ferror@plt+0xeb74>
  40ff34:	ldr	w0, [x20, #32]
  40ff38:	cmp	w0, #0x24
  40ff3c:	b.eq	40ff54 <ferror@plt+0xe974>  // b.none
  40ff40:	ldr	x1, [x20, #16]
  40ff44:	mov	w0, #0x18                  	// #24
  40ff48:	bl	402618 <ferror@plt+0x1038>
  40ff4c:	mov	w19, w0
  40ff50:	b	40f5a4 <ferror@plt+0xdfc4>
  40ff54:	mov	x0, x20
  40ff58:	bl	4023c0 <ferror@plt+0xde0>
  40ff5c:	mov	w19, w0
  40ff60:	cbz	w0, 40ff70 <ferror@plt+0xe990>
  40ff64:	ldp	x21, x22, [sp, #32]
  40ff68:	ldp	x23, x24, [sp, #48]
  40ff6c:	b	4100b4 <ferror@plt+0xead4>
  40ff70:	ldr	x0, [x20, #288]
  40ff74:	ldr	x1, [x0, #48]
  40ff78:	str	x1, [sp, #96]
  40ff7c:	ldr	x1, [x0, #8]
  40ff80:	str	x1, [sp, #104]
  40ff84:	add	x1, sp, #0x68
  40ff88:	add	x0, x0, #0x28
  40ff8c:	bl	401980 <ferror@plt+0x3a0>
  40ff90:	add	x1, sp, #0x60
  40ff94:	add	x0, x20, #0xa0
  40ff98:	bl	401980 <ferror@plt+0x3a0>
  40ff9c:	ldr	x0, [x20, #288]
  40ffa0:	ldr	x24, [x0, #48]
  40ffa4:	mov	w2, #0x1                   	// #1
  40ffa8:	mov	x1, x24
  40ffac:	mov	x0, x20
  40ffb0:	bl	40db64 <ferror@plt+0xc584>
  40ffb4:	adrp	x1, 413000 <ferror@plt+0x11a20>
  40ffb8:	add	x0, x1, #0xb8
  40ffbc:	ldrb	w1, [x1, #184]
  40ffc0:	ldrb	w2, [x0, #1]
  40ffc4:	orr	x2, x1, x2, lsl #8
  40ffc8:	ldrb	w1, [x0, #2]
  40ffcc:	orr	x2, x2, x1, lsl #16
  40ffd0:	ldrb	w1, [x0, #3]
  40ffd4:	orr	x1, x2, x1, lsl #24
  40ffd8:	ldrb	w2, [x0, #4]
  40ffdc:	orr	x2, x1, x2, lsl #32
  40ffe0:	mov	w1, #0x21                  	// #33
  40ffe4:	mov	x0, x20
  40ffe8:	bl	40e190 <ferror@plt+0xcbb0>
  40ffec:	mov	w19, w0
  40fff0:	cbnz	w0, 410160 <ferror@plt+0xeb80>
  40fff4:	ldr	w0, [x20, #32]
  40fff8:	cmp	w0, #0x25
  40fffc:	b.eq	410014 <ferror@plt+0xea34>  // b.none
  410000:	ldr	x1, [x20, #16]
  410004:	mov	w0, #0x18                  	// #24
  410008:	bl	402618 <ferror@plt+0x1038>
  41000c:	mov	w19, w0
  410010:	b	40f5a4 <ferror@plt+0xdfc4>
  410014:	mov	x0, x20
  410018:	bl	4023c0 <ferror@plt+0xde0>
  41001c:	mov	w19, w0
  410020:	cbz	w0, 410030 <ferror@plt+0xea50>
  410024:	ldp	x21, x22, [sp, #32]
  410028:	ldp	x23, x24, [sp, #48]
  41002c:	b	4100b4 <ferror@plt+0xead4>
  410030:	mov	w1, #0x44                  	// #68
  410034:	ldr	x0, [x20, #288]
  410038:	bl	40199c <ferror@plt+0x3bc>
  41003c:	mov	x1, x24
  410040:	ldr	x0, [x20, #288]
  410044:	bl	4019b8 <ferror@plt+0x3d8>
  410048:	mov	w1, #0x30                  	// #48
  41004c:	mov	x0, x20
  410050:	bl	40db10 <ferror@plt+0xc530>
  410054:	b	40f5a8 <ferror@plt+0xdfc8>
  410058:	ldr	x1, [x20, #16]
  41005c:	mov	w0, #0x18                  	// #24
  410060:	bl	402618 <ferror@plt+0x1038>
  410064:	mov	w19, w0
  410068:	b	40f5a4 <ferror@plt+0xdfc4>
  41006c:	mov	w19, #0x7                   	// #7
  410070:	cbnz	w19, 41009c <ferror@plt+0xeabc>
  410074:	ldr	w0, [x20, #32]
  410078:	cmp	w0, #0x2a
  41007c:	b.ne	4100a8 <ferror@plt+0xeac8>  // b.any
  410080:	mov	x0, x20
  410084:	bl	4023c0 <ferror@plt+0xde0>
  410088:	mov	w19, w0
  41008c:	cbz	w0, 410074 <ferror@plt+0xea94>
  410090:	ldp	x21, x22, [sp, #32]
  410094:	ldp	x23, x24, [sp, #48]
  410098:	b	4100b4 <ferror@plt+0xead4>
  41009c:	ldp	x21, x22, [sp, #32]
  4100a0:	ldp	x23, x24, [sp, #48]
  4100a4:	b	4100b4 <ferror@plt+0xead4>
  4100a8:	mov	w19, #0x0                   	// #0
  4100ac:	ldp	x21, x22, [sp, #32]
  4100b0:	ldp	x23, x24, [sp, #48]
  4100b4:	mov	w0, w19
  4100b8:	ldp	x19, x20, [sp, #16]
  4100bc:	ldp	x29, x30, [sp], #112
  4100c0:	ret
  4100c4:	ldr	x22, [x0, #88]
  4100c8:	add	x21, x0, #0x50
  4100cc:	mov	x1, #0x0                   	// #0
  4100d0:	mov	x0, x21
  4100d4:	bl	401bdc <ferror@plt+0x5fc>
  4100d8:	ldrh	w23, [x0]
  4100dc:	mov	x0, x20
  4100e0:	bl	40dd10 <ferror@plt+0xc730>
  4100e4:	mov	w19, w0
  4100e8:	b	40f5a4 <ferror@plt+0xdfc4>
  4100ec:	ldp	x21, x22, [sp, #32]
  4100f0:	ldp	x23, x24, [sp, #48]
  4100f4:	b	4100b4 <ferror@plt+0xead4>
  4100f8:	ldp	x21, x22, [sp, #32]
  4100fc:	ldp	x23, x24, [sp, #48]
  410100:	b	4100b4 <ferror@plt+0xead4>
  410104:	ldp	x21, x22, [sp, #32]
  410108:	ldp	x23, x24, [sp, #48]
  41010c:	b	4100b4 <ferror@plt+0xead4>
  410110:	ldp	x21, x22, [sp, #32]
  410114:	ldp	x23, x24, [sp, #48]
  410118:	b	4100b4 <ferror@plt+0xead4>
  41011c:	ldp	x21, x22, [sp, #32]
  410120:	ldp	x23, x24, [sp, #48]
  410124:	ldp	x25, x26, [sp, #64]
  410128:	b	4100b4 <ferror@plt+0xead4>
  41012c:	ldp	x21, x22, [sp, #32]
  410130:	ldp	x23, x24, [sp, #48]
  410134:	b	4100b4 <ferror@plt+0xead4>
  410138:	ldp	x21, x22, [sp, #32]
  41013c:	ldp	x23, x24, [sp, #48]
  410140:	b	4100b4 <ferror@plt+0xead4>
  410144:	ldp	x21, x22, [sp, #32]
  410148:	ldp	x23, x24, [sp, #48]
  41014c:	ldp	x25, x26, [sp, #64]
  410150:	b	4100b4 <ferror@plt+0xead4>
  410154:	ldp	x21, x22, [sp, #32]
  410158:	ldp	x23, x24, [sp, #48]
  41015c:	b	4100b4 <ferror@plt+0xead4>
  410160:	ldp	x21, x22, [sp, #32]
  410164:	ldp	x23, x24, [sp, #48]
  410168:	b	4100b4 <ferror@plt+0xead4>
  41016c:	ldp	x21, x22, [sp, #32]
  410170:	ldp	x23, x24, [sp, #48]
  410174:	b	4100b4 <ferror@plt+0xead4>
  410178:	stp	x29, x30, [sp, #-80]!
  41017c:	mov	x29, sp
  410180:	stp	x19, x20, [sp, #16]
  410184:	mov	x20, x0
  410188:	ldr	w1, [x0, #32]
  41018c:	cbz	w1, 4101cc <ferror@plt+0xebec>
  410190:	cmp	w1, #0x32
  410194:	b.ne	410528 <ferror@plt+0xef48>  // b.any
  410198:	ldr	x0, [x0, #88]
  41019c:	cmp	x0, #0x1
  4101a0:	b.ne	4101b8 <ferror@plt+0xebd8>  // b.any
  4101a4:	mov	x1, #0x0                   	// #0
  4101a8:	add	x0, x20, #0x50
  4101ac:	bl	401bdc <ferror@plt+0x5fc>
  4101b0:	ldrh	w0, [x0]
  4101b4:	cbz	w0, 410220 <ferror@plt+0xec40>
  4101b8:	ldr	x1, [x20, #16]
  4101bc:	mov	w0, #0x18                  	// #24
  4101c0:	bl	402618 <ferror@plt+0x1038>
  4101c4:	mov	w19, w0
  4101c8:	b	410210 <ferror@plt+0xec30>
  4101cc:	ldr	x1, [x0, #16]
  4101d0:	mov	w0, #0x14                  	// #20
  4101d4:	bl	402618 <ferror@plt+0x1038>
  4101d8:	mov	w19, w0
  4101dc:	cmp	w19, #0x0
  4101e0:	ccmp	w19, #0x7, #0x4, ne  // ne = any
  4101e4:	b.ne	410200 <ferror@plt+0xec20>  // b.any
  4101e8:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  4101ec:	ldr	x0, [x0, #592]
  4101f0:	ldr	w1, [x0, #1128]
  4101f4:	ldr	w0, [x0, #1132]
  4101f8:	cmp	w1, w0
  4101fc:	b.eq	410210 <ferror@plt+0xec30>  // b.none
  410200:	mov	w1, w19
  410204:	mov	x0, x20
  410208:	bl	403b44 <ferror@plt+0x2564>
  41020c:	mov	w19, w0
  410210:	mov	w0, w19
  410214:	ldp	x19, x20, [sp, #16]
  410218:	ldp	x29, x30, [sp], #80
  41021c:	ret
  410220:	stp	x21, x22, [sp, #32]
  410224:	mov	x22, x20
  410228:	mov	x0, x20
  41022c:	bl	4023c0 <ferror@plt+0xde0>
  410230:	mov	w19, w0
  410234:	cbnz	w0, 410598 <ferror@plt+0xefb8>
  410238:	ldr	w0, [x20, #32]
  41023c:	cmp	w0, #0x2d
  410240:	b.ne	4102a4 <ferror@plt+0xecc4>  // b.any
  410244:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  410248:	ldr	x0, [x0, #592]
  41024c:	ldrh	w0, [x0, #1138]
  410250:	tst	w0, #0x6
  410254:	b.ne	41026c <ferror@plt+0xec8c>  // b.any
  410258:	adrp	x1, 415000 <ferror@plt+0x13a20>
  41025c:	add	x1, x1, #0x5f0
  410260:	ldr	x0, [x20, #40]
  410264:	bl	401480 <strcmp@plt>
  410268:	cbz	w0, 4105c0 <ferror@plt+0xefe0>
  41026c:	mov	x0, x20
  410270:	bl	4023c0 <ferror@plt+0xde0>
  410274:	mov	w19, w0
  410278:	cbnz	w0, 4102bc <ferror@plt+0xecdc>
  41027c:	mov	w19, #0x0                   	// #0
  410280:	ldr	w0, [x20, #32]
  410284:	cmp	w0, #0x24
  410288:	b.eq	4102dc <ferror@plt+0xecfc>  // b.none
  41028c:	ldr	x1, [x20, #16]
  410290:	mov	w0, #0x1c                  	// #28
  410294:	bl	402618 <ferror@plt+0x1038>
  410298:	mov	w19, w0
  41029c:	ldp	x21, x22, [sp, #32]
  4102a0:	b	4101dc <ferror@plt+0xebfc>
  4102a4:	ldr	x1, [x20, #16]
  4102a8:	mov	w0, #0x1c                  	// #28
  4102ac:	bl	402618 <ferror@plt+0x1038>
  4102b0:	mov	w19, w0
  4102b4:	ldp	x21, x22, [sp, #32]
  4102b8:	b	4101dc <ferror@plt+0xebfc>
  4102bc:	ldp	x21, x22, [sp, #32]
  4102c0:	b	4101dc <ferror@plt+0xebfc>
  4102c4:	mov	x0, x20
  4102c8:	bl	4023c0 <ferror@plt+0xde0>
  4102cc:	mov	w19, w0
  4102d0:	cbnz	w0, 4105a0 <ferror@plt+0xefc0>
  4102d4:	mov	w19, #0x1                   	// #1
  4102d8:	b	410280 <ferror@plt+0xeca0>
  4102dc:	ldr	x21, [x20, #280]
  4102e0:	ldr	x0, [x20, #40]
  4102e4:	bl	402910 <ferror@plt+0x1330>
  4102e8:	mov	x1, x0
  4102ec:	mov	x0, x21
  4102f0:	bl	40a6cc <ferror@plt+0x90ec>
  4102f4:	mov	x1, x0
  4102f8:	mov	x0, x20
  4102fc:	bl	4038b4 <ferror@plt+0x22d4>
  410300:	ldr	x0, [x20, #288]
  410304:	strb	w19, [x0, #216]
  410308:	mov	x0, x20
  41030c:	bl	4023c0 <ferror@plt+0xde0>
  410310:	mov	w19, w0
  410314:	cbnz	w0, 4105a8 <ferror@plt+0xefc8>
  410318:	stp	x23, x24, [sp, #48]
  41031c:	stp	x25, x26, [sp, #64]
  410320:	mov	w26, #0x0                   	// #0
  410324:	mov	w25, #0x2d                  	// #45
  410328:	add	x23, x20, #0xf0
  41032c:	mov	w24, #0x1                   	// #1
  410330:	b	410418 <ferror@plt+0xee38>
  410334:	mov	x0, x22
  410338:	bl	4023c0 <ferror@plt+0xde0>
  41033c:	cbnz	w0, 410534 <ferror@plt+0xef54>
  410340:	ldr	x1, [x20, #16]
  410344:	mov	w0, w25
  410348:	bl	402618 <ferror@plt+0x1038>
  41034c:	cbnz	w0, 410548 <ferror@plt+0xef68>
  410350:	mov	w21, #0x2                   	// #2
  410354:	b	410430 <ferror@plt+0xee50>
  410358:	ldr	x1, [x20, #16]
  41035c:	mov	w0, #0x1c                  	// #28
  410360:	bl	402618 <ferror@plt+0x1038>
  410364:	mov	w19, w0
  410368:	ldp	x21, x22, [sp, #32]
  41036c:	ldp	x23, x24, [sp, #48]
  410370:	ldp	x25, x26, [sp, #64]
  410374:	b	4101dc <ferror@plt+0xebfc>
  410378:	cmp	w21, #0x0
  41037c:	csel	w21, w21, w24, ne  // ne = any
  410380:	mov	x0, x22
  410384:	bl	4023c0 <ferror@plt+0xde0>
  410388:	cbnz	w0, 410570 <ferror@plt+0xef90>
  41038c:	ldr	w0, [x20, #32]
  410390:	cmp	w0, #0x28
  410394:	b.ne	4103b8 <ferror@plt+0xedd8>  // b.any
  410398:	mov	x0, x22
  41039c:	bl	4023c0 <ferror@plt+0xde0>
  4103a0:	cbz	w0, 41047c <ferror@plt+0xee9c>
  4103a4:	mov	w19, w0
  4103a8:	ldp	x21, x22, [sp, #32]
  4103ac:	ldp	x23, x24, [sp, #48]
  4103b0:	ldp	x25, x26, [sp, #64]
  4103b4:	b	4101dc <ferror@plt+0xebfc>
  4103b8:	ldr	x1, [x20, #16]
  4103bc:	mov	w0, #0x1c                  	// #28
  4103c0:	bl	402618 <ferror@plt+0x1038>
  4103c4:	mov	w19, w0
  4103c8:	ldp	x21, x22, [sp, #32]
  4103cc:	ldp	x23, x24, [sp, #48]
  4103d0:	ldp	x25, x26, [sp, #64]
  4103d4:	b	4101dc <ferror@plt+0xebfc>
  4103d8:	ldr	x2, [x20, #240]
  4103dc:	ldr	x1, [x20, #16]
  4103e0:	mov	w0, #0x22                  	// #34
  4103e4:	bl	402618 <ferror@plt+0x1038>
  4103e8:	mov	w19, w0
  4103ec:	ldp	x21, x22, [sp, #32]
  4103f0:	ldp	x23, x24, [sp, #48]
  4103f4:	ldp	x25, x26, [sp, #64]
  4103f8:	b	4101dc <ferror@plt+0xebfc>
  4103fc:	ldr	x4, [x20, #16]
  410400:	mov	w3, w21
  410404:	ldr	x2, [x20, #240]
  410408:	ldr	x1, [x20, #280]
  41040c:	ldr	x0, [x20, #288]
  410410:	bl	40c240 <ferror@plt+0xac60>
  410414:	cbnz	w0, 410584 <ferror@plt+0xefa4>
  410418:	ldr	w0, [x20, #32]
  41041c:	cmp	w0, #0x25
  410420:	b.eq	4104ac <ferror@plt+0xeecc>  // b.none
  410424:	mov	w21, w19
  410428:	cmp	w0, #0x8
  41042c:	b.eq	410334 <ferror@plt+0xed54>  // b.none
  410430:	ldr	w0, [x20, #32]
  410434:	cmp	w0, #0x2d
  410438:	b.ne	410358 <ferror@plt+0xed78>  // b.any
  41043c:	ldr	x1, [x20, #288]
  410440:	ldr	x0, [x1, #120]
  410444:	add	x0, x0, #0x1
  410448:	str	x0, [x1, #120]
  41044c:	ldr	x2, [x20, #40]
  410450:	ldr	x1, [x20, #48]
  410454:	mov	x0, x23
  410458:	bl	401a18 <ferror@plt+0x438>
  41045c:	mov	x0, x22
  410460:	bl	4023c0 <ferror@plt+0xde0>
  410464:	cbnz	w0, 41055c <ferror@plt+0xef7c>
  410468:	ldr	w0, [x20, #32]
  41046c:	cmp	w0, #0x26
  410470:	b.eq	410378 <ferror@plt+0xed98>  // b.none
  410474:	cmp	w21, #0x2
  410478:	b.eq	4103d8 <ferror@plt+0xedf8>  // b.none
  41047c:	ldr	w0, [x20, #32]
  410480:	cmp	w0, #0x27
  410484:	cset	w26, eq  // eq = none
  410488:	b.ne	4103fc <ferror@plt+0xee1c>  // b.any
  41048c:	mov	x0, x22
  410490:	bl	4023c0 <ferror@plt+0xde0>
  410494:	cbz	w0, 4103fc <ferror@plt+0xee1c>
  410498:	mov	w19, w0
  41049c:	ldp	x21, x22, [sp, #32]
  4104a0:	ldp	x23, x24, [sp, #48]
  4104a4:	ldp	x25, x26, [sp, #64]
  4104a8:	b	4101dc <ferror@plt+0xebfc>
  4104ac:	cbnz	w26, 4104e8 <ferror@plt+0xef08>
  4104b0:	mov	w1, #0x6                   	// #6
  4104b4:	mov	x0, x20
  4104b8:	bl	40db10 <ferror@plt+0xc530>
  4104bc:	mov	x0, x20
  4104c0:	bl	4023c0 <ferror@plt+0xde0>
  4104c4:	mov	w19, w0
  4104c8:	cbnz	w0, 4105b0 <ferror@plt+0xefd0>
  4104cc:	ldr	w0, [x20, #32]
  4104d0:	cmp	w0, #0x29
  4104d4:	b.ne	410508 <ferror@plt+0xef28>  // b.any
  4104d8:	ldp	x21, x22, [sp, #32]
  4104dc:	ldp	x23, x24, [sp, #48]
  4104e0:	ldp	x25, x26, [sp, #64]
  4104e4:	b	4101e8 <ferror@plt+0xec08>
  4104e8:	ldr	x1, [x20, #16]
  4104ec:	mov	w0, #0x1c                  	// #28
  4104f0:	bl	402618 <ferror@plt+0x1038>
  4104f4:	mov	w19, w0
  4104f8:	ldp	x21, x22, [sp, #32]
  4104fc:	ldp	x23, x24, [sp, #48]
  410500:	ldp	x25, x26, [sp, #64]
  410504:	b	4101dc <ferror@plt+0xebfc>
  410508:	ldr	x1, [x20, #16]
  41050c:	mov	w0, #0x2f                  	// #47
  410510:	bl	402618 <ferror@plt+0x1038>
  410514:	mov	w19, w0
  410518:	ldp	x21, x22, [sp, #32]
  41051c:	ldp	x23, x24, [sp, #48]
  410520:	ldp	x25, x26, [sp, #64]
  410524:	b	4101dc <ferror@plt+0xebfc>
  410528:	bl	40f394 <ferror@plt+0xddb4>
  41052c:	mov	w19, w0
  410530:	b	4101dc <ferror@plt+0xebfc>
  410534:	mov	w19, w0
  410538:	ldp	x21, x22, [sp, #32]
  41053c:	ldp	x23, x24, [sp, #48]
  410540:	ldp	x25, x26, [sp, #64]
  410544:	b	4101dc <ferror@plt+0xebfc>
  410548:	mov	w19, w0
  41054c:	ldp	x21, x22, [sp, #32]
  410550:	ldp	x23, x24, [sp, #48]
  410554:	ldp	x25, x26, [sp, #64]
  410558:	b	4101dc <ferror@plt+0xebfc>
  41055c:	mov	w19, w0
  410560:	ldp	x21, x22, [sp, #32]
  410564:	ldp	x23, x24, [sp, #48]
  410568:	ldp	x25, x26, [sp, #64]
  41056c:	b	4101dc <ferror@plt+0xebfc>
  410570:	mov	w19, w0
  410574:	ldp	x21, x22, [sp, #32]
  410578:	ldp	x23, x24, [sp, #48]
  41057c:	ldp	x25, x26, [sp, #64]
  410580:	b	4101dc <ferror@plt+0xebfc>
  410584:	mov	w19, w0
  410588:	ldp	x21, x22, [sp, #32]
  41058c:	ldp	x23, x24, [sp, #48]
  410590:	ldp	x25, x26, [sp, #64]
  410594:	b	4101dc <ferror@plt+0xebfc>
  410598:	ldp	x21, x22, [sp, #32]
  41059c:	b	4101dc <ferror@plt+0xebfc>
  4105a0:	ldp	x21, x22, [sp, #32]
  4105a4:	b	4101dc <ferror@plt+0xebfc>
  4105a8:	ldp	x21, x22, [sp, #32]
  4105ac:	b	4101dc <ferror@plt+0xebfc>
  4105b0:	ldp	x21, x22, [sp, #32]
  4105b4:	ldp	x23, x24, [sp, #48]
  4105b8:	ldp	x25, x26, [sp, #64]
  4105bc:	b	4101dc <ferror@plt+0xebfc>
  4105c0:	mov	x0, x20
  4105c4:	bl	4023c0 <ferror@plt+0xde0>
  4105c8:	mov	w19, w0
  4105cc:	cbnz	w0, 4105f8 <ferror@plt+0xf018>
  4105d0:	ldr	w0, [x20, #32]
  4105d4:	cmp	w0, #0x2d
  4105d8:	b.ne	41027c <ferror@plt+0xec9c>  // b.any
  4105dc:	ldr	x1, [x20, #16]
  4105e0:	mov	w0, #0x2e                  	// #46
  4105e4:	bl	402618 <ferror@plt+0x1038>
  4105e8:	mov	w19, w0
  4105ec:	cbz	w0, 4102c4 <ferror@plt+0xece4>
  4105f0:	ldp	x21, x22, [sp, #32]
  4105f4:	b	4101dc <ferror@plt+0xebfc>
  4105f8:	ldp	x21, x22, [sp, #32]
  4105fc:	b	4101dc <ferror@plt+0xebfc>
  410600:	stp	x29, x30, [sp, #-48]!
  410604:	mov	x29, sp
  410608:	stp	x19, x20, [sp, #16]
  41060c:	stp	x21, x22, [sp, #32]
  410610:	mov	x19, x0
  410614:	and	w20, w1, #0xff
  410618:	add	x21, x0, #0x50
  41061c:	mov	x1, #0x0                   	// #0
  410620:	mov	x0, x21
  410624:	bl	401bdc <ferror@plt+0x5fc>
  410628:	ldrh	w1, [x0]
  41062c:	and	w2, w1, #0xfffffff7
  410630:	strh	w2, [x0]
  410634:	tbz	w1, #1, 4106a4 <ferror@plt+0xf0c4>
  410638:	cbz	w20, 410670 <ferror@plt+0xf090>
  41063c:	ldr	w0, [x19, #32]
  410640:	cmp	w0, #0x2f
  410644:	b.eq	410680 <ferror@plt+0xf0a0>  // b.none
  410648:	mov	w0, #0x1                   	// #1
  41064c:	strb	w0, [x19, #304]
  410650:	ldr	w1, [x19, #32]
  410654:	mov	w0, #0x0                   	// #0
  410658:	cmp	w1, #0x22
  41065c:	b.eq	410698 <ferror@plt+0xf0b8>  // b.none
  410660:	ldp	x19, x20, [sp, #16]
  410664:	ldp	x21, x22, [sp, #32]
  410668:	ldp	x29, x30, [sp], #48
  41066c:	ret
  410670:	ldr	x1, [x19, #16]
  410674:	mov	w0, #0x18                  	// #24
  410678:	bl	402618 <ferror@plt+0x1038>
  41067c:	b	410660 <ferror@plt+0xf080>
  410680:	mov	w0, #0x1                   	// #1
  410684:	strb	w0, [x19, #304]
  410688:	mov	x0, x19
  41068c:	bl	40d90c <ferror@plt+0xc32c>
  410690:	cbz	w0, 410650 <ferror@plt+0xf070>
  410694:	b	410660 <ferror@plt+0xf080>
  410698:	mov	x0, x19
  41069c:	bl	4023c0 <ferror@plt+0xde0>
  4106a0:	b	410660 <ferror@plt+0xf080>
  4106a4:	ldr	x22, [x19, #88]
  4106a8:	mov	x0, x19
  4106ac:	bl	40f394 <ferror@plt+0xddb4>
  4106b0:	cmp	w0, #0x0
  4106b4:	cset	w1, eq  // eq = none
  4106b8:	eor	w20, w20, #0x1
  4106bc:	tst	w1, w20
  4106c0:	b.eq	410660 <ferror@plt+0xf080>  // b.none
  4106c4:	mov	x1, #0x0                   	// #0
  4106c8:	mov	x0, x21
  4106cc:	bl	401bdc <ferror@plt+0x5fc>
  4106d0:	ldrh	w1, [x0]
  4106d4:	mov	w0, #0x0                   	// #0
  4106d8:	tbnz	w1, #3, 410660 <ferror@plt+0xf080>
  4106dc:	ldr	x1, [x19, #88]
  4106e0:	cmp	x1, x22
  4106e4:	b.cc	410660 <ferror@plt+0xf080>  // b.lo, b.ul, b.last
  4106e8:	mov	w1, #0x0                   	// #0
  4106ec:	mov	x0, x19
  4106f0:	bl	40dd9c <ferror@plt+0xc7bc>
  4106f4:	b	410660 <ferror@plt+0xf080>
  4106f8:	stp	x29, x30, [sp, #-16]!
  4106fc:	mov	x29, sp
  410700:	adrp	x2, 413000 <ferror@plt+0x11a20>
  410704:	add	x3, x2, #0xa0
  410708:	ldrb	w2, [x2, #160]
  41070c:	ldrb	w4, [x3, #1]
  410710:	orr	x4, x2, x4, lsl #8
  410714:	ldrb	w2, [x3, #2]
  410718:	orr	x4, x4, x2, lsl #16
  41071c:	ldrb	w2, [x3, #3]
  410720:	orr	x2, x4, x2, lsl #24
  410724:	ldrb	w3, [x3, #4]
  410728:	orr	x2, x2, x3, lsl #32
  41072c:	bl	40e190 <ferror@plt+0xcbb0>
  410730:	ldp	x29, x30, [sp], #16
  410734:	ret
  410738:	adrp	x1, 414000 <ferror@plt+0x12a20>
  41073c:	ldr	x4, [x1, #3208]
  410740:	cbz	x4, 410780 <ferror@plt+0xf1a0>
  410744:	adrp	x1, 414000 <ferror@plt+0x12a20>
  410748:	add	x1, x1, #0xc90
  41074c:	mov	x2, #0x0                   	// #0
  410750:	ldr	w3, [x1]
  410754:	cmp	w3, w0
  410758:	b.hi	410788 <ferror@plt+0xf1a8>  // b.pmore
  41075c:	ldr	w3, [x1, #4]
  410760:	cmp	w3, w0
  410764:	b.cs	410790 <ferror@plt+0xf1b0>  // b.hs, b.nlast
  410768:	add	x2, x2, #0x1
  41076c:	add	x1, x1, #0x8
  410770:	cmp	x2, x4
  410774:	b.ne	410750 <ferror@plt+0xf170>  // b.any
  410778:	mov	w0, #0x0                   	// #0
  41077c:	b	41078c <ferror@plt+0xf1ac>
  410780:	mov	w0, #0x0                   	// #0
  410784:	b	41078c <ferror@plt+0xf1ac>
  410788:	mov	w0, #0x0                   	// #0
  41078c:	ret
  410790:	mov	w0, #0x1                   	// #1
  410794:	b	41078c <ferror@plt+0xf1ac>
  410798:	adrp	x1, 413000 <ferror@plt+0x11a20>
  41079c:	ldr	x4, [x1, #536]
  4107a0:	cbz	x4, 4107d4 <ferror@plt+0xf1f4>
  4107a4:	mov	x1, #0x0                   	// #0
  4107a8:	adrp	x3, 413000 <ferror@plt+0x11a20>
  4107ac:	add	x3, x3, #0x220
  4107b0:	ldr	w2, [x3, x1, lsl #2]
  4107b4:	cmp	w2, w0
  4107b8:	b.hi	4107dc <ferror@plt+0xf1fc>  // b.pmore
  4107bc:	b.eq	4107e4 <ferror@plt+0xf204>  // b.none
  4107c0:	add	x1, x1, #0x1
  4107c4:	cmp	x1, x4
  4107c8:	b.ne	4107b0 <ferror@plt+0xf1d0>  // b.any
  4107cc:	mov	w0, #0x0                   	// #0
  4107d0:	b	4107e0 <ferror@plt+0xf200>
  4107d4:	mov	w0, #0x0                   	// #0
  4107d8:	b	4107e0 <ferror@plt+0xf200>
  4107dc:	mov	w0, #0x0                   	// #0
  4107e0:	ret
  4107e4:	mov	w0, #0x1                   	// #1
  4107e8:	b	4107e0 <ferror@plt+0xf200>
  4107ec:	cbz	x1, 41086c <ferror@plt+0xf28c>
  4107f0:	ldrb	w3, [x0]
  4107f4:	tbz	w3, #7, 410858 <ferror@plt+0xf278>
  4107f8:	and	w4, w3, #0xe0
  4107fc:	cmp	w4, #0xc0
  410800:	b.eq	410864 <ferror@plt+0xf284>  // b.none
  410804:	and	w4, w3, #0xf0
  410808:	cmp	w4, #0xe0
  41080c:	b.eq	410894 <ferror@plt+0xf2b4>  // b.none
  410810:	and	w4, w3, #0xf8
  410814:	cmp	w4, #0xf0
  410818:	b.ne	4108c4 <ferror@plt+0xf2e4>  // b.any
  41081c:	cmp	x1, #0x3
  410820:	b.ls	41086c <ferror@plt+0xf28c>  // b.plast
  410824:	ldrb	w1, [x0, #1]
  410828:	ubfiz	w1, w1, #12, #6
  41082c:	ubfiz	w3, w3, #18, #3
  410830:	orr	w3, w1, w3
  410834:	ldrb	w1, [x0, #2]
  410838:	ubfiz	w1, w1, #6, #6
  41083c:	ldrb	w0, [x0, #3]
  410840:	and	w0, w0, #0x3f
  410844:	orr	w0, w1, w0
  410848:	orr	w0, w3, w0
  41084c:	str	w0, [x2]
  410850:	mov	x0, #0x4                   	// #4
  410854:	b	410874 <ferror@plt+0xf294>
  410858:	str	w3, [x2]
  41085c:	mov	x0, #0x1                   	// #1
  410860:	b	410874 <ferror@plt+0xf294>
  410864:	cmp	x1, #0x1
  410868:	b.hi	410878 <ferror@plt+0xf298>  // b.pmore
  41086c:	str	wzr, [x2]
  410870:	mov	x0, #0x1                   	// #1
  410874:	ret
  410878:	ubfiz	w3, w3, #6, #5
  41087c:	ldrb	w0, [x0, #1]
  410880:	and	w0, w0, #0x3f
  410884:	orr	w0, w3, w0
  410888:	str	w0, [x2]
  41088c:	mov	x0, #0x2                   	// #2
  410890:	b	410874 <ferror@plt+0xf294>
  410894:	cmp	x1, #0x2
  410898:	b.ls	41086c <ferror@plt+0xf28c>  // b.plast
  41089c:	ldrb	w1, [x0, #1]
  4108a0:	ubfiz	w1, w1, #6, #6
  4108a4:	ubfiz	w3, w3, #12, #4
  4108a8:	orr	w3, w1, w3
  4108ac:	ldrb	w0, [x0, #2]
  4108b0:	and	w0, w0, #0x3f
  4108b4:	orr	w0, w3, w0
  4108b8:	str	w0, [x2]
  4108bc:	mov	x0, #0x3                   	// #3
  4108c0:	b	410874 <ferror@plt+0xf294>
  4108c4:	mov	w0, #0xfffd                	// #65533
  4108c8:	str	w0, [x2]
  4108cc:	mov	x0, #0x1                   	// #1
  4108d0:	b	410874 <ferror@plt+0xf294>
  4108d4:	stp	x29, x30, [sp, #-80]!
  4108d8:	mov	x29, sp
  4108dc:	stp	x19, x20, [sp, #16]
  4108e0:	stp	x21, x22, [sp, #32]
  4108e4:	stp	x23, x24, [sp, #48]
  4108e8:	mov	x22, x0
  4108ec:	mov	x21, x1
  4108f0:	mov	x23, x2
  4108f4:	mov	x24, x3
  4108f8:	add	x2, sp, #0x4c
  4108fc:	sub	x1, x1, x23
  410900:	add	x0, x0, x23
  410904:	bl	4107ec <ferror@plt+0xf20c>
  410908:	mov	x19, x0
  41090c:	ldr	w20, [sp, #76]
  410910:	mov	w0, w20
  410914:	bl	410798 <ferror@plt+0xf1b8>
  410918:	and	w1, w0, #0xff
  41091c:	mov	x0, #0x0                   	// #0
  410920:	cbnz	w1, 410980 <ferror@plt+0xf3a0>
  410924:	cbz	x24, 410940 <ferror@plt+0xf360>
  410928:	mov	w0, w20
  41092c:	bl	410738 <ferror@plt+0xf158>
  410930:	ands	w0, w0, #0xff
  410934:	cset	x0, ne  // ne = any
  410938:	add	x0, x0, #0x1
  41093c:	str	x0, [x24]
  410940:	add	x19, x23, x19
  410944:	cmp	x21, x19
  410948:	b.ls	41097c <ferror@plt+0xf39c>  // b.plast
  41094c:	add	x2, sp, #0x4c
  410950:	sub	x1, x21, x19
  410954:	add	x0, x22, x19
  410958:	bl	4107ec <ferror@plt+0xf20c>
  41095c:	mov	x20, x0
  410960:	ldr	w0, [sp, #76]
  410964:	bl	410798 <ferror@plt+0xf1b8>
  410968:	and	w3, w0, #0xff
  41096c:	cbz	w3, 410994 <ferror@plt+0xf3b4>
  410970:	add	x19, x19, x20
  410974:	cmp	x21, x19
  410978:	b.hi	41094c <ferror@plt+0xf36c>  // b.pmore
  41097c:	sub	x0, x19, x23
  410980:	ldp	x19, x20, [sp, #16]
  410984:	ldp	x21, x22, [sp, #32]
  410988:	ldp	x23, x24, [sp, #48]
  41098c:	ldp	x29, x30, [sp], #80
  410990:	ret
  410994:	sub	x0, x19, x23
  410998:	b	410980 <ferror@plt+0xf3a0>
  41099c:	stp	x29, x30, [sp, #-80]!
  4109a0:	mov	x29, sp
  4109a4:	stp	x19, x20, [sp, #16]
  4109a8:	stp	x21, x22, [sp, #32]
  4109ac:	mov	x22, x1
  4109b0:	cbz	x1, 410a80 <ferror@plt+0xf4a0>
  4109b4:	str	x23, [sp, #48]
  4109b8:	mov	x20, x0
  4109bc:	mov	x23, x2
  4109c0:	b	4109f8 <ferror@plt+0xf418>
  4109c4:	cmp	x1, x19
  4109c8:	b.ls	410a1c <ferror@plt+0xf43c>  // b.plast
  4109cc:	add	x2, sp, #0x4c
  4109d0:	sub	x1, x1, x19
  4109d4:	add	x0, x20, x19
  4109d8:	bl	4107ec <ferror@plt+0xf20c>
  4109dc:	ldr	w21, [sp, #76]
  4109e0:	mov	w0, w21
  4109e4:	bl	410798 <ferror@plt+0xf1b8>
  4109e8:	and	w0, w0, #0xff
  4109ec:	cbz	w0, 410a40 <ferror@plt+0xf460>
  4109f0:	cbz	x19, 410a78 <ferror@plt+0xf498>
  4109f4:	mov	x1, x19
  4109f8:	sub	x19, x1, #0x1
  4109fc:	cbz	x1, 410a1c <ferror@plt+0xf43c>
  410a00:	ldrb	w3, [x20, x19]
  410a04:	and	w3, w3, #0xc0
  410a08:	cmp	w3, #0x80
  410a0c:	b.ne	4109c4 <ferror@plt+0xf3e4>  // b.any
  410a10:	sub	x19, x19, #0x1
  410a14:	cmp	x1, x19
  410a18:	b.hi	410a00 <ferror@plt+0xf420>  // b.pmore
  410a1c:	add	x2, sp, #0x4c
  410a20:	mov	x0, x20
  410a24:	bl	4107ec <ferror@plt+0xf20c>
  410a28:	ldr	w21, [sp, #76]
  410a2c:	mov	w0, w21
  410a30:	bl	410798 <ferror@plt+0xf1b8>
  410a34:	and	w0, w0, #0xff
  410a38:	cbnz	w0, 410a88 <ferror@plt+0xf4a8>
  410a3c:	mov	x19, #0x0                   	// #0
  410a40:	cbz	x23, 410a5c <ferror@plt+0xf47c>
  410a44:	mov	w0, w21
  410a48:	bl	410738 <ferror@plt+0xf158>
  410a4c:	ands	w0, w0, #0xff
  410a50:	cset	x0, ne  // ne = any
  410a54:	add	x0, x0, #0x1
  410a58:	str	x0, [x23]
  410a5c:	sub	x19, x22, x19
  410a60:	ldr	x23, [sp, #48]
  410a64:	mov	x0, x19
  410a68:	ldp	x19, x20, [sp, #16]
  410a6c:	ldp	x21, x22, [sp, #32]
  410a70:	ldp	x29, x30, [sp], #80
  410a74:	ret
  410a78:	ldr	x23, [sp, #48]
  410a7c:	b	410a64 <ferror@plt+0xf484>
  410a80:	mov	x19, x1
  410a84:	b	410a64 <ferror@plt+0xf484>
  410a88:	mov	x19, #0x0                   	// #0
  410a8c:	ldr	x23, [sp, #48]
  410a90:	b	410a64 <ferror@plt+0xf484>
  410a94:	stp	x29, x30, [sp, #-80]!
  410a98:	mov	x29, sp
  410a9c:	stp	x19, x20, [sp, #16]
  410aa0:	stp	x21, x22, [sp, #32]
  410aa4:	mov	x21, x2
  410aa8:	cbz	x2, 410b00 <ferror@plt+0xf520>
  410aac:	str	x23, [sp, #48]
  410ab0:	mov	x22, x0
  410ab4:	mov	x23, x1
  410ab8:	mov	x19, #0x0                   	// #0
  410abc:	mov	x20, #0x0                   	// #0
  410ac0:	add	x3, sp, #0x48
  410ac4:	mov	x2, x19
  410ac8:	mov	x1, x23
  410acc:	mov	x0, x22
  410ad0:	bl	4108d4 <ferror@plt+0xf2f4>
  410ad4:	add	x19, x19, x0
  410ad8:	ldr	x3, [sp, #72]
  410adc:	add	x20, x20, x3
  410ae0:	cmp	x21, x19
  410ae4:	b.hi	410ac0 <ferror@plt+0xf4e0>  // b.pmore
  410ae8:	ldr	x23, [sp, #48]
  410aec:	mov	x0, x20
  410af0:	ldp	x19, x20, [sp, #16]
  410af4:	ldp	x21, x22, [sp, #32]
  410af8:	ldp	x29, x30, [sp], #80
  410afc:	ret
  410b00:	mov	x20, x2
  410b04:	b	410aec <ferror@plt+0xf50c>
  410b08:	stp	x29, x30, [sp, #-32]!
  410b0c:	mov	x29, sp
  410b10:	str	x19, [sp, #16]
  410b14:	mov	x19, x0
  410b18:	ldrb	w0, [x0, #513]
  410b1c:	cbnz	w0, 410b2c <ferror@plt+0xf54c>
  410b20:	ldr	x19, [sp, #16]
  410b24:	ldp	x29, x30, [sp], #32
  410b28:	ret
  410b2c:	add	x2, x19, #0xb0
  410b30:	mov	w1, #0x2                   	// #2
  410b34:	mov	w0, #0x0                   	// #0
  410b38:	bl	401530 <tcsetattr@plt>
  410b3c:	cmn	w0, #0x1
  410b40:	b.eq	410b20 <ferror@plt+0xf540>  // b.none
  410b44:	strb	wzr, [x19, #513]
  410b48:	b	410b20 <ferror@plt+0xf540>
  410b4c:	mov	x12, #0x1060                	// #4192
  410b50:	sub	sp, sp, x12
  410b54:	stp	x29, x30, [sp]
  410b58:	mov	x29, sp
  410b5c:	stp	x21, x22, [sp, #32]
  410b60:	stp	x23, x24, [sp, #48]
  410b64:	mov	x21, x1
  410b68:	cbz	x1, 410bd0 <ferror@plt+0xf5f0>
  410b6c:	stp	x19, x20, [sp, #16]
  410b70:	stp	x25, x26, [sp, #64]
  410b74:	stp	x27, x28, [sp, #80]
  410b78:	mov	x24, x0
  410b7c:	mov	x19, #0x0                   	// #0
  410b80:	mov	x23, #0x0                   	// #0
  410b84:	add	x27, sp, #0x60
  410b88:	adrp	x26, 415000 <ferror@plt+0x13a20>
  410b8c:	add	x26, x26, #0x688
  410b90:	mov	x28, #0x2                   	// #2
  410b94:	mov	w25, #0x6d                  	// #109
  410b98:	b	410bf8 <ferror@plt+0xf618>
  410b9c:	ldp	x19, x20, [sp, #16]
  410ba0:	ldp	x25, x26, [sp, #64]
  410ba4:	ldp	x27, x28, [sp, #80]
  410ba8:	mov	x2, x23
  410bac:	mov	x1, x23
  410bb0:	add	x0, sp, #0x60
  410bb4:	bl	410a94 <ferror@plt+0xf4b4>
  410bb8:	ldp	x21, x22, [sp, #32]
  410bbc:	ldp	x23, x24, [sp, #48]
  410bc0:	ldp	x29, x30, [sp]
  410bc4:	mov	x12, #0x1060                	// #4192
  410bc8:	add	sp, sp, x12
  410bcc:	ret
  410bd0:	mov	x23, x1
  410bd4:	b	410ba8 <ferror@plt+0xf5c8>
  410bd8:	add	x19, x19, x1
  410bdc:	b	410bf0 <ferror@plt+0xf610>
  410be0:	add	x19, x19, #0x1
  410be4:	ldrb	w0, [x22]
  410be8:	strb	w0, [x27, x23]
  410bec:	add	x23, x23, #0x1
  410bf0:	cmp	x19, x21
  410bf4:	b.cs	410b9c <ferror@plt+0xf5bc>  // b.hs, b.nlast
  410bf8:	add	x22, x24, x19
  410bfc:	sub	x20, x21, x19
  410c00:	cmp	x20, #0x2
  410c04:	b.ls	410be0 <ferror@plt+0xf600>  // b.plast
  410c08:	mov	x2, x28
  410c0c:	mov	x1, x22
  410c10:	mov	x0, x26
  410c14:	bl	401460 <memcmp@plt>
  410c18:	cbnz	w0, 410be0 <ferror@plt+0xf600>
  410c1c:	mov	x1, #0x2                   	// #2
  410c20:	sub	x3, x22, #0x1
  410c24:	add	x1, x1, #0x1
  410c28:	ldrb	w0, [x3, x1]
  410c2c:	sub	w2, w0, #0x41
  410c30:	and	w2, w2, #0xff
  410c34:	cmp	w0, #0x49
  410c38:	ccmp	w2, #0xa, #0x2, ne  // ne = any
  410c3c:	b.ls	410bd8 <ferror@plt+0xf5f8>  // b.plast
  410c40:	sub	w2, w0, #0x53
  410c44:	and	w2, w2, #0xff
  410c48:	cmp	w2, #0x1
  410c4c:	b.ls	410bd8 <ferror@plt+0xf5f8>  // b.plast
  410c50:	cmp	w0, #0x66
  410c54:	ccmp	w0, w25, #0x4, ne  // ne = any
  410c58:	b.eq	410bd8 <ferror@plt+0xf5f8>  // b.none
  410c5c:	cmp	x20, x1
  410c60:	b.ne	410c24 <ferror@plt+0xf644>  // b.any
  410c64:	b	410be0 <ferror@plt+0xf600>
  410c68:	stp	x29, x30, [sp, #-128]!
  410c6c:	mov	x29, sp
  410c70:	stp	x19, x20, [sp, #16]
  410c74:	stp	x21, x22, [sp, #32]
  410c78:	str	x23, [sp, #48]
  410c7c:	mov	x21, x0
  410c80:	ldr	x20, [x0]
  410c84:	ldr	x19, [x0, #8]
  410c88:	sub	x19, x19, #0x1
  410c8c:	ldr	x23, [x0, #144]
  410c90:	ldr	x22, [x21, #136]
  410c94:	mov	x2, x23
  410c98:	mov	x1, x19
  410c9c:	mov	x0, x20
  410ca0:	bl	410a94 <ferror@plt+0xf4b4>
  410ca4:	add	x22, x22, x0
  410ca8:	ldr	x0, [x21, #160]
  410cac:	cmp	x22, x0
  410cb0:	b.cc	410cec <ferror@plt+0xf70c>  // b.lo, b.ul, b.last
  410cb4:	mov	x3, #0x0                   	// #0
  410cb8:	mov	x2, #0x0                   	// #0
  410cbc:	mov	x1, x19
  410cc0:	mov	x0, x20
  410cc4:	bl	4108d4 <ferror@plt+0xf2f4>
  410cc8:	add	x20, x20, x0
  410ccc:	sub	x19, x19, x0
  410cd0:	sub	x23, x23, x0
  410cd4:	b	410c90 <ferror@plt+0xf6b0>
  410cd8:	mov	x2, #0x0                   	// #0
  410cdc:	mov	x1, x19
  410ce0:	mov	x0, x20
  410ce4:	bl	41099c <ferror@plt+0xf3bc>
  410ce8:	sub	x19, x19, x0
  410cec:	ldr	x22, [x21, #136]
  410cf0:	mov	x2, x19
  410cf4:	mov	x1, x19
  410cf8:	mov	x0, x20
  410cfc:	bl	410a94 <ferror@plt+0xf4b4>
  410d00:	add	x22, x22, x0
  410d04:	ldr	x0, [x21, #160]
  410d08:	cmp	x22, x0
  410d0c:	b.hi	410cd8 <ferror@plt+0xf6f8>  // b.pmore
  410d10:	mov	w0, #0xd                   	// #13
  410d14:	strh	w0, [sp, #64]
  410d18:	add	x22, x21, #0x50
  410d1c:	add	x0, sp, #0x40
  410d20:	bl	4012a0 <strlen@plt>
  410d24:	add	x2, sp, #0x40
  410d28:	mov	x1, x0
  410d2c:	mov	x0, x22
  410d30:	bl	401a18 <ferror@plt+0x438>
  410d34:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  410d38:	ldr	x0, [x0, #592]
  410d3c:	ldrh	w1, [x0, #1138]
  410d40:	tbnz	w1, #7, 410d54 <ferror@plt+0xf774>
  410d44:	ldrb	w0, [x0, #1141]
  410d48:	cbz	w0, 410d54 <ferror@plt+0xf774>
  410d4c:	tst	w1, #0x6
  410d50:	b.eq	410dc0 <ferror@plt+0xf7e0>  // b.none
  410d54:	mov	x1, x20
  410d58:	mov	x0, x22
  410d5c:	bl	401a88 <ferror@plt+0x4a8>
  410d60:	adrp	x0, 415000 <ferror@plt+0x13a20>
  410d64:	add	x0, x0, #0x690
  410d68:	ldr	w1, [x0]
  410d6c:	str	w1, [sp, #64]
  410d70:	ldrb	w0, [x0, #4]
  410d74:	strb	w0, [sp, #68]
  410d78:	add	x1, sp, #0x40
  410d7c:	mov	x0, x22
  410d80:	bl	401a88 <ferror@plt+0x4a8>
  410d84:	mov	x2, x23
  410d88:	mov	x1, x19
  410d8c:	mov	x0, x20
  410d90:	bl	410a94 <ferror@plt+0xf4b4>
  410d94:	ldr	x3, [x21, #136]
  410d98:	adds	x3, x0, x3
  410d9c:	b.ne	410dd0 <ferror@plt+0xf7f0>  // b.any
  410da0:	ldr	x2, [x21, #88]
  410da4:	mov	w0, #0x0                   	// #0
  410da8:	cbnz	x2, 410df4 <ferror@plt+0xf814>
  410dac:	ldp	x19, x20, [sp, #16]
  410db0:	ldp	x21, x22, [sp, #32]
  410db4:	ldr	x23, [sp, #48]
  410db8:	ldp	x29, x30, [sp], #128
  410dbc:	ret
  410dc0:	ldr	x1, [x21, #120]
  410dc4:	mov	x0, x22
  410dc8:	bl	401a88 <ferror@plt+0x4a8>
  410dcc:	b	410d54 <ferror@plt+0xf774>
  410dd0:	adrp	x2, 415000 <ferror@plt+0x13a20>
  410dd4:	add	x2, x2, #0x698
  410dd8:	mov	x1, #0x40                  	// #64
  410ddc:	add	x0, sp, x1
  410de0:	bl	4012f0 <snprintf@plt>
  410de4:	add	x1, sp, #0x40
  410de8:	mov	x0, x22
  410dec:	bl	401a88 <ferror@plt+0x4a8>
  410df0:	b	410da0 <ferror@plt+0xf7c0>
  410df4:	sub	x2, x2, #0x1
  410df8:	ldr	x1, [x21, #80]
  410dfc:	mov	w0, #0x2                   	// #2
  410e00:	bl	401430 <write@plt>
  410e04:	mov	x2, x0
  410e08:	ldr	x1, [x21, #88]
  410e0c:	sub	x1, x1, #0x1
  410e10:	mov	w0, #0x0                   	// #0
  410e14:	cmp	x2, x1
  410e18:	b.eq	410dac <ferror@plt+0xf7cc>  // b.none
  410e1c:	mov	x1, #0x0                   	// #0
  410e20:	mov	w0, #0x5                   	// #5
  410e24:	bl	402618 <ferror@plt+0x1038>
  410e28:	b	410dac <ferror@plt+0xf7cc>
  410e2c:	ldr	x1, [x0, #144]
  410e30:	cbnz	x1, 410e3c <ferror@plt+0xf85c>
  410e34:	mov	w0, #0x0                   	// #0
  410e38:	ret
  410e3c:	stp	x29, x30, [sp, #-32]!
  410e40:	mov	x29, sp
  410e44:	str	x19, [sp, #16]
  410e48:	mov	x19, x0
  410e4c:	mov	x2, #0x0                   	// #0
  410e50:	ldr	x0, [x0]
  410e54:	bl	41099c <ferror@plt+0xf3bc>
  410e58:	ldr	x1, [x19, #144]
  410e5c:	sub	x1, x1, x0
  410e60:	str	x1, [x19, #144]
  410e64:	mov	x0, x19
  410e68:	bl	410c68 <ferror@plt+0xf688>
  410e6c:	ldr	x19, [sp, #16]
  410e70:	ldp	x29, x30, [sp], #32
  410e74:	ret
  410e78:	ldr	x2, [x0, #144]
  410e7c:	ldr	x1, [x0, #8]
  410e80:	sub	x1, x1, #0x1
  410e84:	cmp	x2, x1
  410e88:	b.eq	410ec8 <ferror@plt+0xf8e8>  // b.none
  410e8c:	stp	x29, x30, [sp, #-32]!
  410e90:	mov	x29, sp
  410e94:	str	x19, [sp, #16]
  410e98:	mov	x19, x0
  410e9c:	mov	x3, #0x0                   	// #0
  410ea0:	ldr	x0, [x0]
  410ea4:	bl	4108d4 <ferror@plt+0xf2f4>
  410ea8:	ldr	x1, [x19, #144]
  410eac:	add	x1, x1, x0
  410eb0:	str	x1, [x19, #144]
  410eb4:	mov	x0, x19
  410eb8:	bl	410c68 <ferror@plt+0xf688>
  410ebc:	ldr	x19, [sp, #16]
  410ec0:	ldp	x29, x30, [sp], #32
  410ec4:	ret
  410ec8:	mov	w0, #0x0                   	// #0
  410ecc:	ret
  410ed0:	ldr	x1, [x0, #8]
  410ed4:	sub	x1, x1, #0x1
  410ed8:	ldr	x2, [x0, #144]
  410edc:	cmp	x2, x1
  410ee0:	b.eq	410efc <ferror@plt+0xf91c>  // b.none
  410ee4:	stp	x29, x30, [sp, #-16]!
  410ee8:	mov	x29, sp
  410eec:	str	x1, [x0, #144]
  410ef0:	bl	410c68 <ferror@plt+0xf688>
  410ef4:	ldp	x29, x30, [sp], #16
  410ef8:	ret
  410efc:	mov	w0, #0x0                   	// #0
  410f00:	ret
  410f04:	stp	x29, x30, [sp, #-64]!
  410f08:	mov	x29, sp
  410f0c:	stp	x19, x20, [sp, #16]
  410f10:	str	x21, [sp, #32]
  410f14:	mov	x21, x0
  410f18:	mov	w20, w1
  410f1c:	adrp	x1, 415000 <ferror@plt+0x13a20>
  410f20:	add	x1, x1, #0x6a0
  410f24:	ldrh	w2, [x1]
  410f28:	strh	w2, [sp, #56]
  410f2c:	ldrb	w1, [x1, #2]
  410f30:	strb	w1, [sp, #58]
  410f34:	mov	w1, #0xa                   	// #10
  410f38:	strh	w1, [sp, #48]
  410f3c:	add	w1, w20, #0x40
  410f40:	strb	w1, [sp, #57]
  410f44:	add	x1, sp, #0x38
  410f48:	bl	401a88 <ferror@plt+0x4a8>
  410f4c:	mov	x0, x21
  410f50:	bl	410c68 <ferror@plt+0xf688>
  410f54:	mov	w19, w0
  410f58:	cbz	w0, 410f70 <ferror@plt+0xf990>
  410f5c:	mov	w0, w19
  410f60:	ldp	x19, x20, [sp, #16]
  410f64:	ldr	x21, [sp, #32]
  410f68:	ldp	x29, x30, [sp], #64
  410f6c:	ret
  410f70:	mov	x1, #0x3                   	// #3
  410f74:	mov	x0, x21
  410f78:	bl	40189c <ferror@plt+0x2bc>
  410f7c:	mov	w1, #0x0                   	// #0
  410f80:	mov	x0, x21
  410f84:	bl	40199c <ferror@plt+0x3bc>
  410f88:	sub	w20, w20, #0x3
  410f8c:	cmp	w20, #0x1
  410f90:	b.ls	410f5c <ferror@plt+0xf97c>  // b.plast
  410f94:	mov	x2, #0x1                   	// #1
  410f98:	add	x1, sp, #0x30
  410f9c:	mov	w0, #0x2                   	// #2
  410fa0:	bl	401430 <write@plt>
  410fa4:	cmp	x0, #0x1
  410fa8:	b.eq	410fc0 <ferror@plt+0xf9e0>  // b.none
  410fac:	mov	x1, #0x0                   	// #0
  410fb0:	mov	w0, #0x5                   	// #5
  410fb4:	bl	402618 <ferror@plt+0x1038>
  410fb8:	mov	w19, w0
  410fbc:	b	410f5c <ferror@plt+0xf97c>
  410fc0:	mov	x0, x21
  410fc4:	bl	410c68 <ferror@plt+0xf688>
  410fc8:	mov	w19, w0
  410fcc:	b	410f5c <ferror@plt+0xf97c>
  410fd0:	stp	x29, x30, [sp, #-128]!
  410fd4:	mov	x29, sp
  410fd8:	mov	x2, #0x4                   	// #4
  410fdc:	adrp	x1, 415000 <ferror@plt+0x13a20>
  410fe0:	add	x1, x1, #0x6a8
  410fe4:	mov	w0, #0x2                   	// #2
  410fe8:	bl	401430 <write@plt>
  410fec:	mov	x1, #0xffffffffffffffff    	// #-1
  410ff0:	cmp	x0, #0x4
  410ff4:	b.ne	4110b8 <ferror@plt+0xfad8>  // b.any
  410ff8:	stp	x19, x20, [sp, #16]
  410ffc:	str	x21, [sp, #32]
  411000:	add	x19, sp, #0x40
  411004:	mov	x20, #0x0                   	// #0
  411008:	mov	x21, #0x1                   	// #1
  41100c:	mov	x2, x21
  411010:	mov	x1, x19
  411014:	mov	w0, #0x0                   	// #0
  411018:	bl	401520 <read@plt>
  41101c:	cmp	x0, #0x1
  411020:	b.ne	411040 <ferror@plt+0xfa60>  // b.any
  411024:	ldrb	w0, [x19]
  411028:	cmp	w0, #0x52
  41102c:	b.eq	411040 <ferror@plt+0xfa60>  // b.none
  411030:	add	x20, x20, #0x1
  411034:	add	x19, x19, #0x1
  411038:	cmp	x20, #0x3f
  41103c:	b.ne	41100c <ferror@plt+0xfa2c>  // b.any
  411040:	add	x0, sp, #0x40
  411044:	strb	wzr, [x0, x20]
  411048:	ldrb	w0, [sp, #64]
  41104c:	mov	x1, #0xffffffffffffffff    	// #-1
  411050:	cmp	w0, #0x1b
  411054:	b.ne	4110b0 <ferror@plt+0xfad0>  // b.any
  411058:	ldrb	w0, [sp, #65]
  41105c:	cmp	w0, #0x5b
  411060:	b.eq	411070 <ferror@plt+0xfa90>  // b.none
  411064:	ldp	x19, x20, [sp, #16]
  411068:	ldr	x21, [sp, #32]
  41106c:	b	4110b8 <ferror@plt+0xfad8>
  411070:	add	x3, sp, #0x38
  411074:	add	x2, sp, #0x30
  411078:	adrp	x1, 415000 <ferror@plt+0x13a20>
  41107c:	add	x1, x1, #0x6b0
  411080:	add	x0, sp, #0x42
  411084:	bl	401560 <__isoc99_sscanf@plt>
  411088:	mov	x1, #0xffffffffffffffff    	// #-1
  41108c:	cmp	w0, #0x2
  411090:	b.ne	4110c4 <ferror@plt+0xfae4>  // b.any
  411094:	ldr	x1, [sp, #56]
  411098:	mov	x0, #0xffff                	// #65535
  41109c:	cmp	x1, x0
  4110a0:	csel	x1, x1, xzr, ls  // ls = plast
  4110a4:	ldp	x19, x20, [sp, #16]
  4110a8:	ldr	x21, [sp, #32]
  4110ac:	b	4110b8 <ferror@plt+0xfad8>
  4110b0:	ldp	x19, x20, [sp, #16]
  4110b4:	ldr	x21, [sp, #32]
  4110b8:	mov	x0, x1
  4110bc:	ldp	x29, x30, [sp], #128
  4110c0:	ret
  4110c4:	ldp	x19, x20, [sp, #16]
  4110c8:	ldr	x21, [sp, #32]
  4110cc:	b	4110b8 <ferror@plt+0xfad8>
  4110d0:	stp	x29, x30, [sp, #-32]!
  4110d4:	mov	x29, sp
  4110d8:	stp	x19, x20, [sp, #16]
  4110dc:	mov	x20, x0
  4110e0:	ldr	x0, [x0, #144]
  4110e4:	ldr	x2, [x20, #8]
  4110e8:	sub	x2, x2, #0x1
  4110ec:	mov	x19, x0
  4110f0:	cmp	x0, x2
  4110f4:	b.cs	411114 <ferror@plt+0xfb34>  // b.hs, b.nlast
  4110f8:	ldr	x1, [x20]
  4110fc:	ldrb	w3, [x1, x19]
  411100:	cmp	w3, #0x20
  411104:	b.ne	411150 <ferror@plt+0xfb70>  // b.any
  411108:	add	x19, x19, #0x1
  41110c:	cmp	x2, x19
  411110:	b.hi	4110fc <ferror@plt+0xfb1c>  // b.pmore
  411114:	ldr	x3, [x20]
  411118:	sub	x2, x2, x19
  41111c:	add	x1, x3, x19
  411120:	add	x0, x3, x0
  411124:	bl	401290 <memmove@plt>
  411128:	ldr	x0, [x20, #8]
  41112c:	ldr	x1, [x20, #144]
  411130:	add	x0, x0, x1
  411134:	sub	x19, x0, x19
  411138:	str	x19, [x20, #8]
  41113c:	mov	x0, x20
  411140:	bl	410c68 <ferror@plt+0xf688>
  411144:	ldp	x19, x20, [sp, #16]
  411148:	ldp	x29, x30, [sp], #32
  41114c:	ret
  411150:	cmp	x2, x19
  411154:	b.ls	411114 <ferror@plt+0xfb34>  // b.plast
  411158:	ldrb	w3, [x1, x19]
  41115c:	cmp	w3, #0x20
  411160:	b.eq	411114 <ferror@plt+0xfb34>  // b.none
  411164:	add	x19, x19, #0x1
  411168:	cmp	x2, x19
  41116c:	b.hi	411158 <ferror@plt+0xfb78>  // b.pmore
  411170:	b	411114 <ferror@plt+0xfb34>
  411174:	stp	x29, x30, [sp, #-64]!
  411178:	mov	x29, sp
  41117c:	stp	x19, x20, [sp, #16]
  411180:	mov	x19, x0
  411184:	ldr	x0, [x0, #48]
  411188:	cmp	x0, #0x1
  41118c:	b.ls	41125c <ferror@plt+0xfc7c>  // b.plast
  411190:	str	x21, [sp, #32]
  411194:	and	w21, w1, #0xff
  411198:	mov	x20, x19
  41119c:	ldr	x0, [x20], #40
  4111a0:	bl	402910 <ferror@plt+0x1330>
  4111a4:	str	x0, [sp, #56]
  4111a8:	ldr	x0, [x19, #48]
  4111ac:	sub	x0, x0, #0x1
  4111b0:	ldr	x1, [x19, #168]
  4111b4:	add	x2, sp, #0x38
  4111b8:	sub	x1, x0, x1
  4111bc:	mov	x0, x20
  4111c0:	bl	401b78 <ferror@plt+0x598>
  4111c4:	ldr	x0, [x19, #168]
  4111c8:	mov	x1, #0xffffffffffffffff    	// #-1
  4111cc:	cmp	w21, #0x0
  4111d0:	cneg	x1, x1, ne  // ne = any
  4111d4:	add	x0, x0, x1
  4111d8:	str	x0, [x19, #168]
  4111dc:	cmn	x0, #0x1
  4111e0:	b.eq	411204 <ferror@plt+0xfc24>  // b.none
  4111e4:	ldr	x1, [x19, #48]
  4111e8:	cmp	x0, x1
  4111ec:	b.cc	411214 <ferror@plt+0xfc34>  // b.lo, b.ul, b.last
  4111f0:	sub	x1, x1, #0x1
  4111f4:	str	x1, [x19, #168]
  4111f8:	mov	w0, #0x0                   	// #0
  4111fc:	ldr	x21, [sp, #32]
  411200:	b	411260 <ferror@plt+0xfc80>
  411204:	str	xzr, [x19, #168]
  411208:	mov	w0, #0x0                   	// #0
  41120c:	ldr	x21, [sp, #32]
  411210:	b	411260 <ferror@plt+0xfc80>
  411214:	sub	x1, x1, #0x1
  411218:	sub	x1, x1, x0
  41121c:	mov	x0, x20
  411220:	bl	401bcc <ferror@plt+0x5ec>
  411224:	ldr	x20, [x0]
  411228:	mov	x0, x20
  41122c:	bl	4012a0 <strlen@plt>
  411230:	mov	x2, x20
  411234:	mov	x1, x0
  411238:	mov	x0, x19
  41123c:	bl	401a18 <ferror@plt+0x438>
  411240:	ldr	x0, [x19, #8]
  411244:	sub	x0, x0, #0x1
  411248:	str	x0, [x19, #144]
  41124c:	mov	x0, x19
  411250:	bl	410c68 <ferror@plt+0xf688>
  411254:	ldr	x21, [sp, #32]
  411258:	b	411260 <ferror@plt+0xfc80>
  41125c:	mov	w0, #0x0                   	// #0
  411260:	ldp	x19, x20, [sp, #16]
  411264:	ldp	x29, x30, [sp], #64
  411268:	ret
  41126c:	stp	x29, x30, [sp, #-48]!
  411270:	mov	x29, sp
  411274:	str	x21, [sp, #32]
  411278:	ldr	x21, [x0, #8]
  41127c:	subs	x21, x21, #0x1
  411280:	b.eq	411314 <ferror@plt+0xfd34>  // b.none
  411284:	stp	x19, x20, [sp, #16]
  411288:	mov	x20, x0
  41128c:	ldr	x19, [x0, #144]
  411290:	mov	w0, #0x0                   	// #0
  411294:	cmp	x19, x21
  411298:	b.cs	4112dc <ferror@plt+0xfcfc>  // b.hs, b.nlast
  41129c:	bl	401490 <__ctype_b_loc@plt>
  4112a0:	ldr	x2, [x20]
  4112a4:	ldrb	w3, [x2, x19]
  4112a8:	ldr	x1, [x0]
  4112ac:	ldrh	w1, [x1, x3, lsl #1]
  4112b0:	tbz	w1, #13, 4112e4 <ferror@plt+0xfd04>
  4112b4:	add	x19, x19, #0x1
  4112b8:	str	x19, [x20, #144]
  4112bc:	cmp	x19, x21
  4112c0:	b.cc	4112a4 <ferror@plt+0xfcc4>  // b.lo, b.ul, b.last
  4112c4:	mov	x0, x20
  4112c8:	bl	410c68 <ferror@plt+0xf688>
  4112cc:	ldp	x19, x20, [sp, #16]
  4112d0:	ldr	x21, [sp, #32]
  4112d4:	ldp	x29, x30, [sp], #48
  4112d8:	ret
  4112dc:	ldp	x19, x20, [sp, #16]
  4112e0:	b	4112d0 <ferror@plt+0xfcf0>
  4112e4:	ldr	x1, [x20, #144]
  4112e8:	cmp	x21, x1
  4112ec:	b.ls	4112c4 <ferror@plt+0xfce4>  // b.plast
  4112f0:	ldrb	w4, [x2, x1]
  4112f4:	ldr	x3, [x0]
  4112f8:	ldrh	w3, [x3, x4, lsl #1]
  4112fc:	tbnz	w3, #13, 4112c4 <ferror@plt+0xfce4>
  411300:	add	x1, x1, #0x1
  411304:	str	x1, [x20, #144]
  411308:	cmp	x1, x21
  41130c:	b.cc	4112f0 <ferror@plt+0xfd10>  // b.lo, b.ul, b.last
  411310:	b	4112c4 <ferror@plt+0xfce4>
  411314:	mov	w0, #0x0                   	// #0
  411318:	b	4112d0 <ferror@plt+0xfcf0>
  41131c:	stp	x29, x30, [sp, #-32]!
  411320:	mov	x29, sp
  411324:	stp	x19, x20, [sp, #16]
  411328:	mov	x20, x0
  41132c:	ldr	x0, [x0, #8]
  411330:	cmp	x0, #0x1
  411334:	b.eq	4113a0 <ferror@plt+0xfdc0>  // b.none
  411338:	ldr	x19, [x20, #144]
  41133c:	cbz	x19, 411364 <ferror@plt+0xfd84>
  411340:	bl	401490 <__ctype_b_loc@plt>
  411344:	ldr	x2, [x20]
  411348:	sub	x19, x19, #0x1
  41134c:	ldrb	w3, [x2, x19]
  411350:	ldr	x1, [x0]
  411354:	ldrh	w1, [x1, x3, lsl #1]
  411358:	tbz	w1, #13, 411378 <ferror@plt+0xfd98>
  41135c:	str	x19, [x20, #144]
  411360:	cbnz	x19, 411348 <ferror@plt+0xfd68>
  411364:	mov	x0, x20
  411368:	bl	410c68 <ferror@plt+0xf688>
  41136c:	ldp	x19, x20, [sp, #16]
  411370:	ldp	x29, x30, [sp], #32
  411374:	ret
  411378:	ldr	x1, [x20, #144]
  41137c:	cbz	x1, 411364 <ferror@plt+0xfd84>
  411380:	sub	x1, x1, #0x1
  411384:	ldrb	w4, [x2, x1]
  411388:	ldr	x3, [x0]
  41138c:	ldrh	w3, [x3, x4, lsl #1]
  411390:	tbnz	w3, #13, 411364 <ferror@plt+0xfd84>
  411394:	str	x1, [x20, #144]
  411398:	cbnz	x1, 411380 <ferror@plt+0xfda0>
  41139c:	b	411364 <ferror@plt+0xfd84>
  4113a0:	mov	w0, #0x0                   	// #0
  4113a4:	b	41136c <ferror@plt+0xfd8c>
  4113a8:	stp	x29, x30, [sp, #-64]!
  4113ac:	mov	x29, sp
  4113b0:	stp	x19, x20, [sp, #16]
  4113b4:	stp	x21, x22, [sp, #32]
  4113b8:	mov	x19, x0
  4113bc:	mov	x21, x1
  4113c0:	mov	x20, x2
  4113c4:	mov	x1, x2
  4113c8:	ldr	x0, [x0, #8]
  4113cc:	bl	4028ac <ferror@plt+0x12cc>
  4113d0:	mov	x1, x0
  4113d4:	mov	x0, x19
  4113d8:	bl	401840 <ferror@plt+0x260>
  4113dc:	ldr	x1, [x19, #144]
  4113e0:	ldr	x2, [x19, #8]
  4113e4:	sub	x2, x2, #0x1
  4113e8:	cmp	x1, x2
  4113ec:	b.eq	41145c <ferror@plt+0xfe7c>  // b.none
  4113f0:	ldr	x0, [x19]
  4113f4:	add	x3, x1, x20
  4113f8:	sub	x2, x2, x1
  4113fc:	add	x1, x0, x1
  411400:	add	x0, x0, x3
  411404:	bl	401290 <memmove@plt>
  411408:	ldr	x3, [x19]
  41140c:	ldr	x0, [x19, #144]
  411410:	mov	x2, x20
  411414:	mov	x1, x21
  411418:	add	x0, x3, x0
  41141c:	bl	401280 <memcpy@plt>
  411420:	ldr	x0, [x19, #144]
  411424:	add	x0, x0, x20
  411428:	str	x0, [x19, #144]
  41142c:	ldr	x2, [x19, #8]
  411430:	add	x20, x20, x2
  411434:	str	x20, [x19, #8]
  411438:	ldr	x2, [x19]
  41143c:	add	x20, x2, x20
  411440:	sturb	wzr, [x20, #-1]
  411444:	mov	x0, x19
  411448:	bl	410c68 <ferror@plt+0xf688>
  41144c:	ldp	x19, x20, [sp, #16]
  411450:	ldp	x21, x22, [sp, #32]
  411454:	ldp	x29, x30, [sp], #64
  411458:	ret
  41145c:	str	x23, [sp, #48]
  411460:	mov	x0, x19
  411464:	bl	401bcc <ferror@plt+0x5ec>
  411468:	mov	x2, x20
  41146c:	mov	x1, x21
  411470:	bl	401280 <memcpy@plt>
  411474:	ldr	x0, [x19, #144]
  411478:	add	x0, x0, x20
  41147c:	str	x0, [x19, #144]
  411480:	sub	x0, x20, #0x1
  411484:	ldr	x1, [x19, #8]
  411488:	add	x0, x1, x0
  41148c:	str	x0, [x19, #8]
  411490:	mov	w1, #0x0                   	// #0
  411494:	mov	x0, x19
  411498:	bl	40199c <ferror@plt+0x3bc>
  41149c:	ldr	x23, [x19, #8]
  4114a0:	sub	x23, x23, #0x1
  4114a4:	ldr	x1, [x19, #128]
  4114a8:	ldr	x0, [x19, #120]
  4114ac:	bl	410b4c <ferror@plt+0xf56c>
  4114b0:	mov	x22, x0
  4114b4:	mov	x2, x23
  4114b8:	mov	x1, x23
  4114bc:	ldr	x0, [x19]
  4114c0:	bl	410a94 <ferror@plt+0xf4b4>
  4114c4:	add	x22, x22, x0
  4114c8:	ldr	x0, [x19, #160]
  4114cc:	cmp	x0, x22
  4114d0:	b.ls	411510 <ferror@plt+0xff30>  // b.plast
  4114d4:	mov	x2, x20
  4114d8:	mov	x1, x21
  4114dc:	mov	w0, #0x2                   	// #2
  4114e0:	bl	401430 <write@plt>
  4114e4:	mov	x1, x0
  4114e8:	mov	w0, #0x0                   	// #0
  4114ec:	cmp	x1, x20
  4114f0:	b.ne	4114fc <ferror@plt+0xff1c>  // b.any
  4114f4:	ldr	x23, [sp, #48]
  4114f8:	b	41144c <ferror@plt+0xfe6c>
  4114fc:	mov	x1, #0x0                   	// #0
  411500:	mov	w0, #0x5                   	// #5
  411504:	bl	402618 <ferror@plt+0x1038>
  411508:	ldr	x23, [sp, #48]
  41150c:	b	41144c <ferror@plt+0xfe6c>
  411510:	mov	x0, x19
  411514:	bl	410c68 <ferror@plt+0xf688>
  411518:	ldr	x23, [sp, #48]
  41151c:	b	41144c <ferror@plt+0xfe6c>
  411520:	stp	x29, x30, [sp, #-64]!
  411524:	mov	x29, sp
  411528:	stp	x19, x20, [sp, #16]
  41152c:	mov	x19, x0
  411530:	str	x1, [sp, #56]
  411534:	ldr	x0, [x0, #48]
  411538:	cbnz	x0, 411554 <ferror@plt+0xff74>
  41153c:	add	x1, sp, #0x38
  411540:	add	x0, x19, #0x28
  411544:	bl	401980 <ferror@plt+0x3a0>
  411548:	ldp	x19, x20, [sp, #16]
  41154c:	ldp	x29, x30, [sp], #64
  411550:	ret
  411554:	str	x21, [sp, #32]
  411558:	add	x20, x19, #0x28
  41155c:	mov	x1, #0x0                   	// #0
  411560:	mov	x0, x20
  411564:	bl	401bdc <ferror@plt+0x5fc>
  411568:	ldr	x21, [sp, #56]
  41156c:	mov	x1, x21
  411570:	ldr	x0, [x0]
  411574:	bl	401480 <strcmp@plt>
  411578:	cbz	w0, 41159c <ferror@plt+0xffbc>
  41157c:	ldr	x0, [x19, #48]
  411580:	cmp	x0, #0x80
  411584:	b.ne	4115ac <ferror@plt+0xffcc>  // b.any
  411588:	mov	x1, #0x0                   	// #0
  41158c:	mov	x0, x20
  411590:	bl	401b0c <ferror@plt+0x52c>
  411594:	ldr	x21, [sp, #32]
  411598:	b	41153c <ferror@plt+0xff5c>
  41159c:	mov	x0, x21
  4115a0:	bl	4014c0 <free@plt>
  4115a4:	ldr	x21, [sp, #32]
  4115a8:	b	411548 <ferror@plt+0xff68>
  4115ac:	ldr	x21, [sp, #32]
  4115b0:	b	41153c <ferror@plt+0xff5c>
  4115b4:	stp	x29, x30, [sp, #-128]!
  4115b8:	mov	x29, sp
  4115bc:	stp	x19, x20, [sp, #16]
  4115c0:	mov	x19, x0
  4115c4:	str	xzr, [x0, #168]
  4115c8:	str	xzr, [x0, #144]
  4115cc:	str	xzr, [x0, #152]
  4115d0:	add	x2, sp, #0x38
  4115d4:	mov	x1, #0x5413                	// #21523
  4115d8:	mov	w0, #0x2                   	// #2
  4115dc:	bl	4015c0 <ioctl@plt>
  4115e0:	cmn	w0, #0x1
  4115e4:	b.eq	4115f0 <ferror@plt+0x10010>  // b.none
  4115e8:	ldrh	w20, [sp, #58]
  4115ec:	cbnz	w20, 4116a4 <ferror@plt+0x100c4>
  4115f0:	str	x21, [sp, #32]
  4115f4:	bl	410fd0 <ferror@plt+0xf9f0>
  4115f8:	mov	x21, x0
  4115fc:	cmn	x0, #0x1
  411600:	b.eq	4116dc <ferror@plt+0x100fc>  // b.none
  411604:	mov	x2, #0x6                   	// #6
  411608:	adrp	x1, 415000 <ferror@plt+0x13a20>
  41160c:	add	x1, x1, #0x6b8
  411610:	mov	w0, #0x2                   	// #2
  411614:	bl	401430 <write@plt>
  411618:	mov	x20, #0x50                  	// #80
  41161c:	cmp	x0, #0x6
  411620:	b.eq	41162c <ferror@plt+0x1004c>  // b.none
  411624:	ldr	x21, [sp, #32]
  411628:	b	4116a8 <ferror@plt+0x100c8>
  41162c:	bl	410fd0 <ferror@plt+0xf9f0>
  411630:	mov	x20, x0
  411634:	cmn	x0, #0x1
  411638:	b.eq	4116e8 <ferror@plt+0x10108>  // b.none
  41163c:	cmp	x21, x0
  411640:	b.cc	41164c <ferror@plt+0x1006c>  // b.lo, b.ul, b.last
  411644:	ldr	x21, [sp, #32]
  411648:	b	4116a8 <ferror@plt+0x100c8>
  41164c:	sub	x3, x0, x21
  411650:	adrp	x2, 415000 <ferror@plt+0x13a20>
  411654:	add	x2, x2, #0x6c0
  411658:	mov	x1, #0x40                  	// #64
  41165c:	add	x0, sp, x1
  411660:	bl	4012f0 <snprintf@plt>
  411664:	add	x0, sp, #0x40
  411668:	bl	4012a0 <strlen@plt>
  41166c:	mov	x21, x0
  411670:	mov	x2, x0
  411674:	add	x1, sp, #0x40
  411678:	mov	w0, #0x2                   	// #2
  41167c:	bl	401430 <write@plt>
  411680:	cmp	x0, x21
  411684:	b.eq	4116f4 <ferror@plt+0x10114>  // b.none
  411688:	mov	x0, #0xffffffffffffffff    	// #-1
  41168c:	str	x0, [x19, #160]
  411690:	mov	x1, #0x0                   	// #0
  411694:	mov	w0, #0x5                   	// #5
  411698:	bl	402618 <ferror@plt+0x1038>
  41169c:	ldr	x21, [sp, #32]
  4116a0:	b	4116d0 <ferror@plt+0x100f0>
  4116a4:	and	x20, x20, #0xffff
  4116a8:	str	x20, [x19, #160]
  4116ac:	adrp	x0, 412000 <ferror@plt+0x10a20>
  4116b0:	add	x0, x0, #0x8d8
  4116b4:	bl	402910 <ferror@plt+0x1330>
  4116b8:	mov	x1, x0
  4116bc:	mov	x0, x19
  4116c0:	bl	411520 <ferror@plt+0xff40>
  4116c4:	mov	x0, x19
  4116c8:	bl	401ad8 <ferror@plt+0x4f8>
  4116cc:	mov	w0, #0x0                   	// #0
  4116d0:	ldp	x19, x20, [sp, #16]
  4116d4:	ldp	x29, x30, [sp], #128
  4116d8:	ret
  4116dc:	mov	x20, #0x50                  	// #80
  4116e0:	ldr	x21, [sp, #32]
  4116e4:	b	4116a8 <ferror@plt+0x100c8>
  4116e8:	mov	x20, #0x50                  	// #80
  4116ec:	ldr	x21, [sp, #32]
  4116f0:	b	4116a8 <ferror@plt+0x100c8>
  4116f4:	ldr	x21, [sp, #32]
  4116f8:	b	4116a8 <ferror@plt+0x100c8>
  4116fc:	stp	x29, x30, [sp, #-176]!
  411700:	mov	x29, sp
  411704:	stp	x19, x20, [sp, #16]
  411708:	stp	x21, x22, [sp, #32]
  41170c:	mov	x19, x0
  411710:	mov	x21, x1
  411714:	mov	x22, x2
  411718:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  41171c:	ldr	x0, [x0, #592]
  411720:	ldrh	w1, [x0, #1138]
  411724:	tbz	w1, #8, 411730 <ferror@plt+0x10150>
  411728:	ldrb	w0, [x0, #1778]
  41172c:	cbz	w0, 411754 <ferror@plt+0x10174>
  411730:	mov	x1, x22
  411734:	mov	x0, x21
  411738:	bl	403da0 <ferror@plt+0x27c0>
  41173c:	mov	w20, w0
  411740:	mov	w0, w20
  411744:	ldp	x19, x20, [sp, #16]
  411748:	ldp	x21, x22, [sp, #32]
  41174c:	ldp	x29, x30, [sp], #176
  411750:	ret
  411754:	ldrb	w0, [x19, #513]
  411758:	cbz	w0, 41179c <ferror@plt+0x101bc>
  41175c:	mov	x0, x19
  411760:	bl	4115b4 <ferror@plt+0xffd4>
  411764:	mov	w20, w0
  411768:	cbnz	w0, 41215c <ferror@plt+0x10b7c>
  41176c:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  411770:	ldr	x0, [x0, #592]
  411774:	ldrh	w1, [x0, #1138]
  411778:	tbnz	w1, #7, 41178c <ferror@plt+0x101ac>
  41177c:	ldrb	w0, [x0, #1141]
  411780:	cbz	w0, 41178c <ferror@plt+0x101ac>
  411784:	tst	w1, #0x6
  411788:	b.eq	4118a0 <ferror@plt+0x102c0>  // b.none
  41178c:	stp	x23, x24, [sp, #48]
  411790:	add	x22, sp, #0x71
  411794:	add	x23, sp, #0x69
  411798:	b	4119b4 <ferror@plt+0x103d4>
  41179c:	add	x1, x19, #0xb0
  4117a0:	bl	401300 <tcgetattr@plt>
  4117a4:	cmn	w0, #0x1
  4117a8:	b.eq	411830 <ferror@plt+0x10250>  // b.none
  4117ac:	ldr	x1, [x19, #176]
  4117b0:	ldr	x2, [x19, #184]
  4117b4:	str	x1, [sp, #112]
  4117b8:	str	x2, [sp, #120]
  4117bc:	ldp	x2, x3, [x19, #192]
  4117c0:	stp	x2, x3, [sp, #128]
  4117c4:	ldp	x2, x3, [x19, #208]
  4117c8:	stp	x2, x3, [sp, #144]
  4117cc:	ldr	x2, [x19, #224]
  4117d0:	str	x2, [sp, #160]
  4117d4:	ldr	w0, [x19, #232]
  4117d8:	str	w0, [sp, #168]
  4117dc:	mov	w0, #0xfffffacd            	// #-1331
  4117e0:	and	w0, w0, w1
  4117e4:	str	w0, [sp, #112]
  4117e8:	ldr	w0, [sp, #120]
  4117ec:	orr	w0, w0, #0x30
  4117f0:	str	w0, [sp, #120]
  4117f4:	ldr	w0, [sp, #124]
  4117f8:	mov	w1, #0xffff7ff4            	// #-32780
  4117fc:	and	w0, w0, w1
  411800:	str	w0, [sp, #124]
  411804:	mov	w0, #0x1                   	// #1
  411808:	strb	w0, [sp, #135]
  41180c:	strb	wzr, [sp, #134]
  411810:	add	x2, sp, #0x70
  411814:	mov	w1, #0x2                   	// #2
  411818:	mov	w0, #0x0                   	// #0
  41181c:	bl	401530 <tcsetattr@plt>
  411820:	tbnz	w0, #31, 41188c <ferror@plt+0x102ac>
  411824:	mov	w0, #0x1                   	// #1
  411828:	strb	w0, [x19, #513]
  41182c:	b	41175c <ferror@plt+0x1017c>
  411830:	mov	x1, #0x0                   	// #0
  411834:	mov	w0, #0x5                   	// #5
  411838:	bl	402618 <ferror@plt+0x1038>
  41183c:	mov	w20, w0
  411840:	cbz	w20, 41175c <ferror@plt+0x1017c>
  411844:	cmp	w20, #0x0
  411848:	ccmp	w20, #0x5, #0x4, ne  // ne = any
  41184c:	b.ne	411740 <ferror@plt+0x10160>  // b.any
  411850:	ldr	x1, [x19, #8]
  411854:	ldr	x2, [x19]
  411858:	sub	x1, x1, #0x1
  41185c:	mov	x0, x21
  411860:	bl	401a18 <ferror@plt+0x438>
  411864:	ldr	x0, [x19]
  411868:	bl	402910 <ferror@plt+0x1330>
  41186c:	mov	x1, x0
  411870:	mov	x0, x19
  411874:	bl	411520 <ferror@plt+0xff40>
  411878:	adrp	x1, 412000 <ferror@plt+0x10a20>
  41187c:	add	x1, x1, #0x440
  411880:	mov	x0, x21
  411884:	bl	401a88 <ferror@plt+0x4a8>
  411888:	b	411740 <ferror@plt+0x10160>
  41188c:	mov	x1, #0x0                   	// #0
  411890:	mov	w0, #0x5                   	// #5
  411894:	bl	402618 <ferror@plt+0x1038>
  411898:	mov	w20, w0
  41189c:	b	411840 <ferror@plt+0x10260>
  4118a0:	str	x22, [x19, #120]
  4118a4:	mov	x0, x22
  4118a8:	bl	4012a0 <strlen@plt>
  4118ac:	mov	x1, x0
  4118b0:	str	x0, [x19, #128]
  4118b4:	mov	x0, x22
  4118b8:	bl	410b4c <ferror@plt+0xf56c>
  4118bc:	str	x0, [x19, #136]
  4118c0:	ldr	x2, [x19, #128]
  4118c4:	mov	x1, x22
  4118c8:	mov	w0, #0x2                   	// #2
  4118cc:	bl	401430 <write@plt>
  4118d0:	ldr	x1, [x19, #128]
  4118d4:	cmp	x0, x1
  4118d8:	b.eq	41178c <ferror@plt+0x101ac>  // b.none
  4118dc:	mov	x1, #0x0                   	// #0
  4118e0:	mov	w0, #0x5                   	// #5
  4118e4:	bl	402618 <ferror@plt+0x1038>
  4118e8:	mov	w20, w0
  4118ec:	b	41215c <ferror@plt+0x10b7c>
  4118f0:	mov	x2, #0x1                   	// #1
  4118f4:	mov	x1, x22
  4118f8:	mov	w0, #0x0                   	// #0
  4118fc:	bl	401520 <read@plt>
  411900:	cmp	x0, #0x0
  411904:	b.gt	411a14 <ferror@plt+0x10434>
  411908:	tbz	x0, #63, 412154 <ferror@plt+0x10b74>
  41190c:	mov	x1, #0x0                   	// #0
  411910:	mov	w0, #0x5                   	// #5
  411914:	bl	402618 <ferror@plt+0x1038>
  411918:	cbnz	w0, 4121bc <ferror@plt+0x10bdc>
  41191c:	mov	x0, #0x0                   	// #0
  411920:	ldr	w1, [sp, #100]
  411924:	sub	w3, w1, #0x1
  411928:	cmp	w3, #0x7e
  41192c:	b.hi	412118 <ferror@plt+0x10b38>  // b.pmore
  411930:	adrp	x2, 415000 <ferror@plt+0x13a20>
  411934:	add	x2, x2, #0x6d8
  411938:	ldrh	w2, [x2, w3, uxtw #1]
  41193c:	adr	x3, 411948 <ferror@plt+0x10368>
  411940:	add	x2, x3, w2, sxth #2
  411944:	br	x2
  411948:	mov	x2, #0x2                   	// #2
  41194c:	mov	x1, x22
  411950:	mov	w0, #0x0                   	// #0
  411954:	bl	401520 <read@plt>
  411958:	cmp	x0, #0x0
  41195c:	b.gt	411a14 <ferror@plt+0x10434>
  411960:	b	411908 <ferror@plt+0x10328>
  411964:	mov	w20, #0x5                   	// #5
  411968:	ldp	x23, x24, [sp, #48]
  41196c:	b	41215c <ferror@plt+0x10b7c>
  411970:	mov	x1, #0x1                   	// #1
  411974:	add	x0, x19, #0x28
  411978:	bl	40189c <ferror@plt+0x2bc>
  41197c:	ldp	x23, x24, [sp, #48]
  411980:	b	41215c <ferror@plt+0x10b7c>
  411984:	adrp	x0, 414000 <ferror@plt+0x12a20>
  411988:	ldr	x24, [x0, #4048]
  41198c:	add	x2, x24, #0x1
  411990:	adrp	x1, 414000 <ferror@plt+0x12a20>
  411994:	add	x1, x1, #0xfd8
  411998:	add	x0, sp, #0x70
  41199c:	bl	401280 <memcpy@plt>
  4119a0:	mov	x2, x24
  4119a4:	add	x1, sp, #0x70
  4119a8:	mov	x0, x19
  4119ac:	bl	4113a8 <ferror@plt+0xfdc8>
  4119b0:	cbnz	w0, 4121d4 <ferror@plt+0x10bf4>
  4119b4:	str	wzr, [sp, #100]
  4119b8:	mov	x2, #0x1                   	// #1
  4119bc:	add	x1, sp, #0x70
  4119c0:	mov	w0, #0x0                   	// #0
  4119c4:	bl	401520 <read@plt>
  4119c8:	cmp	x0, #0x0
  4119cc:	b.le	411908 <ferror@plt+0x10328>
  4119d0:	ldrb	w0, [sp, #112]
  4119d4:	tbz	w0, #7, 411a14 <ferror@plt+0x10434>
  4119d8:	and	w1, w0, #0xe0
  4119dc:	cmp	w1, #0xc0
  4119e0:	b.eq	4118f0 <ferror@plt+0x10310>  // b.none
  4119e4:	and	w1, w0, #0xf0
  4119e8:	cmp	w1, #0xe0
  4119ec:	b.eq	411948 <ferror@plt+0x10368>  // b.none
  4119f0:	and	w0, w0, #0xf8
  4119f4:	cmp	w0, #0xf0
  4119f8:	b.ne	41190c <ferror@plt+0x1032c>  // b.any
  4119fc:	mov	x2, #0x3                   	// #3
  411a00:	mov	x1, x22
  411a04:	mov	w0, #0x0                   	// #0
  411a08:	bl	401520 <read@plt>
  411a0c:	cmp	x0, #0x0
  411a10:	b.le	411908 <ferror@plt+0x10328>
  411a14:	add	x2, sp, #0x64
  411a18:	mov	x1, #0x20                  	// #32
  411a1c:	add	x0, sp, #0x70
  411a20:	bl	4107ec <ferror@plt+0xf20c>
  411a24:	b	411920 <ferror@plt+0x10340>
  411a28:	mov	w1, #0x3                   	// #3
  411a2c:	mov	x0, x19
  411a30:	bl	410f04 <ferror@plt+0xf924>
  411a34:	cbnz	w0, 4121c8 <ferror@plt+0x10be8>
  411a38:	mov	x0, x19
  411a3c:	bl	4115b4 <ferror@plt+0xffd4>
  411a40:	cbnz	w0, 412070 <ferror@plt+0x10a90>
  411a44:	adrp	x24, 42c000 <ferror@plt+0x2aa20>
  411a48:	ldr	x0, [x24, #592]
  411a4c:	ldrb	w2, [x0, #1136]
  411a50:	ldr	x1, [x0, #1120]
  411a54:	mov	w0, #0x2                   	// #2
  411a58:	bl	401430 <write@plt>
  411a5c:	ldr	x1, [x24, #592]
  411a60:	ldrb	w1, [x1, #1136]
  411a64:	cmp	x0, x1
  411a68:	b.eq	411a7c <ferror@plt+0x1049c>  // b.none
  411a6c:	mov	x1, #0x0                   	// #0
  411a70:	mov	w0, #0x5                   	// #5
  411a74:	bl	402618 <ferror@plt+0x1038>
  411a78:	b	4119b0 <ferror@plt+0x103d0>
  411a7c:	adrp	x0, 412000 <ferror@plt+0x10a20>
  411a80:	ldr	x24, [x0, #3712]
  411a84:	mov	x2, x24
  411a88:	adrp	x1, 412000 <ferror@plt+0x10a20>
  411a8c:	add	x1, x1, #0xe88
  411a90:	mov	w0, #0x2                   	// #2
  411a94:	bl	401430 <write@plt>
  411a98:	cmp	x0, x24
  411a9c:	b.ne	411a6c <ferror@plt+0x1048c>  // b.any
  411aa0:	mov	x0, x19
  411aa4:	bl	410c68 <ferror@plt+0xf688>
  411aa8:	b	4119b0 <ferror@plt+0x103d0>
  411aac:	ldr	x24, [x19, #8]
  411ab0:	sub	x24, x24, #0x1
  411ab4:	ldr	x1, [x19, #144]
  411ab8:	cmp	x1, #0x0
  411abc:	ccmp	x24, #0x0, #0x4, ne  // ne = any
  411ac0:	b.eq	4119b4 <ferror@plt+0x103d4>  // b.none
  411ac4:	stp	x25, x26, [sp, #64]
  411ac8:	mov	x2, #0x0                   	// #0
  411acc:	ldr	x0, [x19]
  411ad0:	bl	41099c <ferror@plt+0xf3bc>
  411ad4:	mov	x25, x0
  411ad8:	ldr	x0, [x19]
  411adc:	ldr	x1, [x19, #144]
  411ae0:	sub	x3, x1, x25
  411ae4:	sub	x2, x24, x1
  411ae8:	add	x1, x0, x1
  411aec:	add	x0, x0, x3
  411af0:	bl	401290 <memmove@plt>
  411af4:	ldr	x0, [x19, #144]
  411af8:	sub	x0, x0, x25
  411afc:	str	x0, [x19, #144]
  411b00:	ldr	x0, [x19, #8]
  411b04:	sub	x25, x0, x25
  411b08:	str	x25, [x19, #8]
  411b0c:	ldr	x0, [x19]
  411b10:	add	x25, x0, x25
  411b14:	sturb	wzr, [x25, #-1]
  411b18:	mov	x0, x19
  411b1c:	bl	410c68 <ferror@plt+0xf688>
  411b20:	ldp	x25, x26, [sp, #64]
  411b24:	b	4119b0 <ferror@plt+0x103d0>
  411b28:	stp	x25, x26, [sp, #64]
  411b2c:	mov	x2, #0x0                   	// #0
  411b30:	ldr	x1, [x19, #144]
  411b34:	ldr	x0, [x19]
  411b38:	bl	41099c <ferror@plt+0xf3bc>
  411b3c:	mov	x24, x0
  411b40:	ldr	x1, [x19, #8]
  411b44:	mov	x3, #0x0                   	// #0
  411b48:	ldr	x2, [x19, #144]
  411b4c:	sub	x1, x1, #0x1
  411b50:	ldr	x0, [x19]
  411b54:	bl	4108d4 <ferror@plt+0xf2f4>
  411b58:	mov	x25, x0
  411b5c:	mov	w0, w20
  411b60:	cbz	x24, 412144 <ferror@plt+0x10b64>
  411b64:	ldr	x26, [x19, #144]
  411b68:	ldr	x1, [x19, #8]
  411b6c:	sub	x1, x1, #0x1
  411b70:	cmp	x26, x1
  411b74:	b.eq	41214c <ferror@plt+0x10b6c>  // b.none
  411b78:	cmp	x24, #0x4
  411b7c:	ccmp	x25, #0x4, #0x2, ls  // ls = plast
  411b80:	b.ls	411b8c <ferror@plt+0x105ac>  // b.plast
  411b84:	ldp	x25, x26, [sp, #64]
  411b88:	b	4119b0 <ferror@plt+0x103d0>
  411b8c:	stp	x27, x28, [sp, #80]
  411b90:	ldr	x28, [x19]
  411b94:	sub	x27, x26, x24
  411b98:	add	x27, x28, x27
  411b9c:	mov	x2, x24
  411ba0:	mov	x1, x27
  411ba4:	add	x0, sp, #0x68
  411ba8:	bl	401280 <memcpy@plt>
  411bac:	mov	x2, x25
  411bb0:	add	x1, x28, x26
  411bb4:	mov	x0, x27
  411bb8:	bl	401280 <memcpy@plt>
  411bbc:	ldr	x0, [x19, #144]
  411bc0:	add	x0, x25, x0
  411bc4:	sub	x0, x0, x24
  411bc8:	ldr	x3, [x19]
  411bcc:	mov	x2, x24
  411bd0:	add	x1, sp, #0x68
  411bd4:	add	x0, x3, x0
  411bd8:	bl	401280 <memcpy@plt>
  411bdc:	ldr	x0, [x19, #144]
  411be0:	add	x25, x25, x0
  411be4:	sub	x24, x25, x24
  411be8:	str	x24, [x19, #144]
  411bec:	mov	x0, x19
  411bf0:	bl	410c68 <ferror@plt+0xf688>
  411bf4:	ldp	x25, x26, [sp, #64]
  411bf8:	ldp	x27, x28, [sp, #80]
  411bfc:	b	4119b0 <ferror@plt+0x103d0>
  411c00:	mov	x0, x19
  411c04:	bl	410e2c <ferror@plt+0xf84c>
  411c08:	b	4119b0 <ferror@plt+0x103d0>
  411c0c:	mov	x0, x19
  411c10:	bl	410e78 <ferror@plt+0xf898>
  411c14:	b	4119b0 <ferror@plt+0x103d0>
  411c18:	mov	w1, #0x1                   	// #1
  411c1c:	mov	x0, x19
  411c20:	bl	411174 <ferror@plt+0xfb94>
  411c24:	b	4119b0 <ferror@plt+0x103d0>
  411c28:	mov	w1, #0x0                   	// #0
  411c2c:	mov	x0, x19
  411c30:	bl	411174 <ferror@plt+0xfb94>
  411c34:	b	4119b0 <ferror@plt+0x103d0>
  411c38:	mov	x2, #0x1                   	// #1
  411c3c:	add	x1, sp, #0x68
  411c40:	mov	w0, #0x0                   	// #0
  411c44:	bl	401520 <read@plt>
  411c48:	mov	x1, x0
  411c4c:	mov	w0, w20
  411c50:	cmn	x1, #0x1
  411c54:	b.eq	4119b0 <ferror@plt+0x103d0>  // b.none
  411c58:	ldrb	w24, [sp, #104]
  411c5c:	cmp	w24, #0x5b
  411c60:	mov	w0, #0x4f                  	// #79
  411c64:	ccmp	w24, w0, #0x4, ne  // ne = any
  411c68:	b.eq	411cac <ferror@plt+0x106cc>  // b.none
  411c6c:	cmp	w24, #0x66
  411c70:	b.eq	411c94 <ferror@plt+0x106b4>  // b.none
  411c74:	cmp	w24, #0x62
  411c78:	b.eq	411ca0 <ferror@plt+0x106c0>  // b.none
  411c7c:	mov	w0, w20
  411c80:	cmp	w24, #0x64
  411c84:	b.ne	4119b0 <ferror@plt+0x103d0>  // b.any
  411c88:	mov	x0, x19
  411c8c:	bl	4110d0 <ferror@plt+0xfaf0>
  411c90:	b	4119b0 <ferror@plt+0x103d0>
  411c94:	mov	x0, x19
  411c98:	bl	41126c <ferror@plt+0xfc8c>
  411c9c:	b	4119b0 <ferror@plt+0x103d0>
  411ca0:	mov	x0, x19
  411ca4:	bl	41131c <ferror@plt+0xfd3c>
  411ca8:	b	4119b0 <ferror@plt+0x103d0>
  411cac:	mov	x2, #0x1                   	// #1
  411cb0:	mov	x1, x23
  411cb4:	mov	w0, #0x0                   	// #0
  411cb8:	bl	401520 <read@plt>
  411cbc:	cmn	x0, #0x1
  411cc0:	b.eq	411d04 <ferror@plt+0x10724>  // b.none
  411cc4:	cmp	w24, #0x5b
  411cc8:	b.eq	411d14 <ferror@plt+0x10734>  // b.none
  411ccc:	mov	w0, w20
  411cd0:	cmp	w24, #0x4f
  411cd4:	b.ne	4119b0 <ferror@plt+0x103d0>  // b.any
  411cd8:	ldrb	w0, [sp, #105]
  411cdc:	cmp	w0, #0x44
  411ce0:	b.eq	411f8c <ferror@plt+0x109ac>  // b.none
  411ce4:	b.hi	411f54 <ferror@plt+0x10974>  // b.pmore
  411ce8:	cmp	w0, #0x42
  411cec:	b.eq	411f7c <ferror@plt+0x1099c>  // b.none
  411cf0:	cmp	w0, #0x43
  411cf4:	b.ne	411f34 <ferror@plt+0x10954>  // b.any
  411cf8:	mov	x0, x19
  411cfc:	bl	410e78 <ferror@plt+0xf898>
  411d00:	b	4119b0 <ferror@plt+0x103d0>
  411d04:	mov	x1, #0x0                   	// #0
  411d08:	mov	w0, #0x5                   	// #5
  411d0c:	bl	402618 <ferror@plt+0x1038>
  411d10:	b	4119b0 <ferror@plt+0x103d0>
  411d14:	ldrb	w24, [sp, #105]
  411d18:	sub	w0, w24, #0x30
  411d1c:	and	w0, w0, #0xff
  411d20:	cmp	w0, #0x9
  411d24:	b.ls	411d5c <ferror@plt+0x1077c>  // b.plast
  411d28:	cmp	w24, #0x43
  411d2c:	b.eq	411f08 <ferror@plt+0x10928>  // b.none
  411d30:	b.hi	411eb0 <ferror@plt+0x108d0>  // b.pmore
  411d34:	cmp	w24, #0x41
  411d38:	b.eq	411ef8 <ferror@plt+0x10918>  // b.none
  411d3c:	b.ls	411e90 <ferror@plt+0x108b0>  // b.plast
  411d40:	mov	w0, w20
  411d44:	cmp	w24, #0x42
  411d48:	b.ne	4119b0 <ferror@plt+0x103d0>  // b.any
  411d4c:	mov	w1, #0x0                   	// #0
  411d50:	mov	x0, x19
  411d54:	bl	411174 <ferror@plt+0xfb94>
  411d58:	b	4119b0 <ferror@plt+0x103d0>
  411d5c:	mov	x2, #0x1                   	// #1
  411d60:	add	x1, sp, #0x6a
  411d64:	mov	w0, #0x0                   	// #0
  411d68:	bl	401520 <read@plt>
  411d6c:	cmn	x0, #0x1
  411d70:	b.eq	411d98 <ferror@plt+0x107b8>  // b.none
  411d74:	ldrb	w0, [sp, #106]
  411d78:	cmp	w24, #0x33
  411d7c:	mov	w1, #0x7e                  	// #126
  411d80:	ccmp	w0, w1, #0x0, eq  // eq = none
  411d84:	b.eq	411da8 <ferror@plt+0x107c8>  // b.none
  411d88:	cmp	w0, #0x3b
  411d8c:	b.eq	411e28 <ferror@plt+0x10848>  // b.none
  411d90:	mov	w0, w20
  411d94:	b	4119b0 <ferror@plt+0x103d0>
  411d98:	mov	x1, #0x0                   	// #0
  411d9c:	mov	w0, #0x5                   	// #5
  411da0:	bl	402618 <ferror@plt+0x1038>
  411da4:	b	4119b0 <ferror@plt+0x103d0>
  411da8:	ldr	x24, [x19, #8]
  411dac:	subs	x24, x24, #0x1
  411db0:	b.eq	411fb4 <ferror@plt+0x109d4>  // b.none
  411db4:	ldr	x2, [x19, #144]
  411db8:	cmp	x24, x2
  411dbc:	b.hi	411dc8 <ferror@plt+0x107e8>  // b.pmore
  411dc0:	mov	w0, w20
  411dc4:	b	4119b0 <ferror@plt+0x103d0>
  411dc8:	stp	x25, x26, [sp, #64]
  411dcc:	mov	x3, #0x0                   	// #0
  411dd0:	mov	x1, x24
  411dd4:	ldr	x0, [x19]
  411dd8:	bl	4108d4 <ferror@plt+0xf2f4>
  411ddc:	mov	x25, x0
  411de0:	ldr	x3, [x19]
  411de4:	ldr	x0, [x19, #144]
  411de8:	sub	x2, x24, x0
  411dec:	add	x1, x25, x0
  411df0:	sub	x2, x2, x25
  411df4:	add	x1, x3, x1
  411df8:	add	x0, x3, x0
  411dfc:	bl	401290 <memmove@plt>
  411e00:	ldr	x0, [x19, #8]
  411e04:	sub	x25, x0, x25
  411e08:	str	x25, [x19, #8]
  411e0c:	ldr	x0, [x19]
  411e10:	add	x25, x0, x25
  411e14:	sturb	wzr, [x25, #-1]
  411e18:	mov	x0, x19
  411e1c:	bl	410c68 <ferror@plt+0xf688>
  411e20:	ldp	x25, x26, [sp, #64]
  411e24:	b	4119b0 <ferror@plt+0x103d0>
  411e28:	mov	x2, #0x2                   	// #2
  411e2c:	add	x1, sp, #0x68
  411e30:	mov	w0, #0x0                   	// #0
  411e34:	bl	401520 <read@plt>
  411e38:	cmn	x0, #0x1
  411e3c:	b.eq	411e68 <ferror@plt+0x10888>  // b.none
  411e40:	ldrb	w0, [sp, #104]
  411e44:	cmp	w0, #0x35
  411e48:	b.ne	411fbc <ferror@plt+0x109dc>  // b.any
  411e4c:	ldrb	w0, [sp, #105]
  411e50:	cmp	w0, #0x43
  411e54:	b.eq	411e78 <ferror@plt+0x10898>  // b.none
  411e58:	cmp	w0, #0x44
  411e5c:	b.eq	411e84 <ferror@plt+0x108a4>  // b.none
  411e60:	mov	w0, w20
  411e64:	b	4119b0 <ferror@plt+0x103d0>
  411e68:	mov	x1, #0x0                   	// #0
  411e6c:	mov	w0, #0x5                   	// #5
  411e70:	bl	402618 <ferror@plt+0x1038>
  411e74:	b	4119b0 <ferror@plt+0x103d0>
  411e78:	mov	x0, x19
  411e7c:	bl	41126c <ferror@plt+0xfc8c>
  411e80:	b	4119b0 <ferror@plt+0x103d0>
  411e84:	mov	x0, x19
  411e88:	bl	41131c <ferror@plt+0xfd3c>
  411e8c:	b	4119b0 <ferror@plt+0x103d0>
  411e90:	cmp	w24, #0x31
  411e94:	b.eq	411f14 <ferror@plt+0x10934>  // b.none
  411e98:	mov	w0, w20
  411e9c:	cmp	w24, #0x34
  411ea0:	b.ne	4119b0 <ferror@plt+0x103d0>  // b.any
  411ea4:	mov	x0, x19
  411ea8:	bl	410ed0 <ferror@plt+0xf8f0>
  411eac:	b	4119b0 <ferror@plt+0x103d0>
  411eb0:	cmp	w24, #0x48
  411eb4:	b.eq	411f14 <ferror@plt+0x10934>  // b.none
  411eb8:	b.ls	411ed4 <ferror@plt+0x108f4>  // b.plast
  411ebc:	mov	w0, w20
  411ec0:	cmp	w24, #0x64
  411ec4:	b.ne	4119b0 <ferror@plt+0x103d0>  // b.any
  411ec8:	mov	x0, x19
  411ecc:	bl	4110d0 <ferror@plt+0xfaf0>
  411ed0:	b	4119b0 <ferror@plt+0x103d0>
  411ed4:	cmp	w24, #0x44
  411ed8:	b.ne	411ee8 <ferror@plt+0x10908>  // b.any
  411edc:	mov	x0, x19
  411ee0:	bl	410e2c <ferror@plt+0xf84c>
  411ee4:	b	4119b0 <ferror@plt+0x103d0>
  411ee8:	mov	w0, w20
  411eec:	cmp	w24, #0x46
  411ef0:	b.eq	411ea4 <ferror@plt+0x108c4>  // b.none
  411ef4:	b	4119b0 <ferror@plt+0x103d0>
  411ef8:	mov	w1, #0x1                   	// #1
  411efc:	mov	x0, x19
  411f00:	bl	411174 <ferror@plt+0xfb94>
  411f04:	b	4119b0 <ferror@plt+0x103d0>
  411f08:	mov	x0, x19
  411f0c:	bl	410e78 <ferror@plt+0xf898>
  411f10:	b	4119b0 <ferror@plt+0x103d0>
  411f14:	ldr	x0, [x19, #144]
  411f18:	cbnz	x0, 411f24 <ferror@plt+0x10944>
  411f1c:	mov	w0, w20
  411f20:	b	4119b0 <ferror@plt+0x103d0>
  411f24:	str	xzr, [x19, #144]
  411f28:	mov	x0, x19
  411f2c:	bl	410c68 <ferror@plt+0xf688>
  411f30:	b	4119b0 <ferror@plt+0x103d0>
  411f34:	cmp	w0, #0x41
  411f38:	b.ne	411f4c <ferror@plt+0x1096c>  // b.any
  411f3c:	mov	w1, #0x1                   	// #1
  411f40:	mov	x0, x19
  411f44:	bl	411174 <ferror@plt+0xfb94>
  411f48:	b	4119b0 <ferror@plt+0x103d0>
  411f4c:	mov	w0, w20
  411f50:	b	4119b0 <ferror@plt+0x103d0>
  411f54:	cmp	w0, #0x46
  411f58:	b.eq	411f98 <ferror@plt+0x109b8>  // b.none
  411f5c:	cmp	w0, #0x48
  411f60:	b.ne	411f74 <ferror@plt+0x10994>  // b.any
  411f64:	ldr	x0, [x19, #144]
  411f68:	cbnz	x0, 411fa4 <ferror@plt+0x109c4>
  411f6c:	mov	w0, w20
  411f70:	b	4119b0 <ferror@plt+0x103d0>
  411f74:	mov	w0, w20
  411f78:	b	4119b0 <ferror@plt+0x103d0>
  411f7c:	mov	w1, #0x0                   	// #0
  411f80:	mov	x0, x19
  411f84:	bl	411174 <ferror@plt+0xfb94>
  411f88:	b	4119b0 <ferror@plt+0x103d0>
  411f8c:	mov	x0, x19
  411f90:	bl	410e2c <ferror@plt+0xf84c>
  411f94:	b	4119b0 <ferror@plt+0x103d0>
  411f98:	mov	x0, x19
  411f9c:	bl	410ed0 <ferror@plt+0xf8f0>
  411fa0:	b	4119b0 <ferror@plt+0x103d0>
  411fa4:	str	xzr, [x19, #144]
  411fa8:	mov	x0, x19
  411fac:	bl	410c68 <ferror@plt+0xf688>
  411fb0:	b	4119b0 <ferror@plt+0x103d0>
  411fb4:	mov	w0, w20
  411fb8:	b	4119b0 <ferror@plt+0x103d0>
  411fbc:	mov	w0, w20
  411fc0:	b	4119b0 <ferror@plt+0x103d0>
  411fc4:	adrp	x2, 412000 <ferror@plt+0x10a20>
  411fc8:	add	x2, x2, #0x8d8
  411fcc:	mov	x1, #0x0                   	// #0
  411fd0:	mov	x0, x19
  411fd4:	bl	401a18 <ferror@plt+0x438>
  411fd8:	str	xzr, [x19, #144]
  411fdc:	mov	x0, x19
  411fe0:	bl	410c68 <ferror@plt+0xf688>
  411fe4:	b	4119b0 <ferror@plt+0x103d0>
  411fe8:	ldr	x1, [x19, #8]
  411fec:	ldr	x0, [x19, #144]
  411ff0:	sub	x1, x1, x0
  411ff4:	mov	x0, x19
  411ff8:	bl	40189c <ferror@plt+0x2bc>
  411ffc:	mov	w1, #0x0                   	// #0
  412000:	mov	x0, x19
  412004:	bl	40199c <ferror@plt+0x3bc>
  412008:	mov	x0, x19
  41200c:	bl	410c68 <ferror@plt+0xf688>
  412010:	b	4119b0 <ferror@plt+0x103d0>
  412014:	ldr	x0, [x19, #144]
  412018:	cbz	x0, 4119b4 <ferror@plt+0x103d4>
  41201c:	str	xzr, [x19, #144]
  412020:	mov	x0, x19
  412024:	bl	410c68 <ferror@plt+0xf688>
  412028:	b	4119b0 <ferror@plt+0x103d0>
  41202c:	mov	x0, x19
  412030:	bl	410ed0 <ferror@plt+0xf8f0>
  412034:	b	4119b0 <ferror@plt+0x103d0>
  412038:	mov	x2, #0x7                   	// #7
  41203c:	adrp	x1, 415000 <ferror@plt+0x13a20>
  412040:	add	x1, x1, #0x6c8
  412044:	mov	w0, #0x2                   	// #2
  412048:	bl	401430 <write@plt>
  41204c:	cmp	x0, #0x7
  412050:	b.ne	412060 <ferror@plt+0x10a80>  // b.any
  412054:	mov	x0, x19
  412058:	bl	410c68 <ferror@plt+0xf688>
  41205c:	b	4119b0 <ferror@plt+0x103d0>
  412060:	mov	x1, #0x0                   	// #0
  412064:	mov	w0, #0x5                   	// #5
  412068:	bl	402618 <ferror@plt+0x1038>
  41206c:	cbz	w0, 412054 <ferror@plt+0x10a74>
  412070:	mov	w20, w0
  412074:	ldp	x23, x24, [sp, #48]
  412078:	b	41215c <ferror@plt+0x10b7c>
  41207c:	stp	x25, x26, [sp, #64]
  412080:	ldr	x24, [x19, #144]
  412084:	cbz	x24, 4120a8 <ferror@plt+0x10ac8>
  412088:	ldr	x1, [x19]
  41208c:	mov	x0, x24
  412090:	sub	x0, x0, #0x1
  412094:	ldrb	w2, [x1, x0]
  412098:	cmp	w2, #0x20
  41209c:	b.ne	4120b0 <ferror@plt+0x10ad0>  // b.any
  4120a0:	str	x0, [x19, #144]
  4120a4:	cbnz	x0, 412090 <ferror@plt+0x10ab0>
  4120a8:	mov	x25, #0x0                   	// #0
  4120ac:	b	4120d8 <ferror@plt+0x10af8>
  4120b0:	ldr	x0, [x19, #144]
  4120b4:	cbz	x0, 412110 <ferror@plt+0x10b30>
  4120b8:	mov	x25, x0
  4120bc:	sub	x0, x0, #0x1
  4120c0:	ldrb	w2, [x1, x0]
  4120c4:	cmp	w2, #0x20
  4120c8:	b.eq	4120d8 <ferror@plt+0x10af8>  // b.none
  4120cc:	str	x0, [x19, #144]
  4120d0:	cbnz	x0, 4120b8 <ferror@plt+0x10ad8>
  4120d4:	mov	x25, x0
  4120d8:	ldr	x0, [x19]
  4120dc:	ldr	x2, [x19, #8]
  4120e0:	sub	x2, x2, x24
  4120e4:	add	x1, x0, x24
  4120e8:	add	x0, x0, x25
  4120ec:	bl	401290 <memmove@plt>
  4120f0:	ldr	x0, [x19, #8]
  4120f4:	sub	x24, x0, x24
  4120f8:	add	x25, x24, x25
  4120fc:	str	x25, [x19, #8]
  412100:	mov	x0, x19
  412104:	bl	410c68 <ferror@plt+0xf688>
  412108:	ldp	x25, x26, [sp, #64]
  41210c:	b	4119b0 <ferror@plt+0x103d0>
  412110:	mov	x25, x0
  412114:	b	4120d8 <ferror@plt+0x10af8>
  412118:	sub	w2, w1, #0x1
  41211c:	cmp	w2, #0x19
  412120:	b.hi	412130 <ferror@plt+0x10b50>  // b.pmore
  412124:	mov	x0, x19
  412128:	bl	410f04 <ferror@plt+0xf924>
  41212c:	b	4119b0 <ferror@plt+0x103d0>
  412130:	mov	x2, x0
  412134:	add	x1, sp, #0x70
  412138:	mov	x0, x19
  41213c:	bl	4113a8 <ferror@plt+0xfdc8>
  412140:	b	4119b0 <ferror@plt+0x103d0>
  412144:	ldp	x25, x26, [sp, #64]
  412148:	b	4119b0 <ferror@plt+0x103d0>
  41214c:	ldp	x25, x26, [sp, #64]
  412150:	b	4119b0 <ferror@plt+0x103d0>
  412154:	mov	w20, #0x5                   	// #5
  412158:	ldp	x23, x24, [sp, #48]
  41215c:	add	x5, x19, #0x180
  412160:	add	x4, x19, #0x170
  412164:	mov	x3, #0x0                   	// #0
  412168:	mov	x2, #0x0                   	// #0
  41216c:	add	x1, x19, #0xf0
  412170:	mov	w0, #0x1                   	// #1
  412174:	bl	4013b0 <pselect@plt>
  412178:	cmp	w0, #0x0
  41217c:	b.le	4121e0 <ferror@plt+0x10c00>
  412180:	mov	w0, #0x1                   	// #1
  412184:	strb	w0, [x19, #512]
  412188:	cbnz	w20, 411844 <ferror@plt+0x10264>
  41218c:	mov	x2, #0x1                   	// #1
  412190:	adrp	x1, 412000 <ferror@plt+0x10a20>
  412194:	add	x1, x1, #0x440
  412198:	mov	w0, #0x2                   	// #2
  41219c:	bl	401430 <write@plt>
  4121a0:	cmp	x0, #0x1
  4121a4:	b.eq	411850 <ferror@plt+0x10270>  // b.none
  4121a8:	mov	x1, #0x0                   	// #0
  4121ac:	mov	w0, #0x5                   	// #5
  4121b0:	bl	402618 <ferror@plt+0x1038>
  4121b4:	mov	w20, w0
  4121b8:	b	411844 <ferror@plt+0x10264>
  4121bc:	mov	w20, w0
  4121c0:	ldp	x23, x24, [sp, #48]
  4121c4:	b	41215c <ferror@plt+0x10b7c>
  4121c8:	mov	w20, w0
  4121cc:	ldp	x23, x24, [sp, #48]
  4121d0:	b	41215c <ferror@plt+0x10b7c>
  4121d4:	mov	w20, w0
  4121d8:	ldp	x23, x24, [sp, #48]
  4121dc:	b	41215c <ferror@plt+0x10b7c>
  4121e0:	add	x2, sp, #0x70
  4121e4:	mov	x1, #0x541b                	// #21531
  4121e8:	mov	w0, #0x0                   	// #0
  4121ec:	bl	4015c0 <ioctl@plt>
  4121f0:	tbnz	w0, #31, 412214 <ferror@plt+0x10c34>
  4121f4:	ldr	w0, [sp, #112]
  4121f8:	cmp	w0, #0x0
  4121fc:	cset	w1, gt
  412200:	strb	w1, [x19, #512]
  412204:	b.gt	412188 <ferror@plt+0x10ba8>
  412208:	mov	x0, x19
  41220c:	bl	410b08 <ferror@plt+0xf528>
  412210:	b	412188 <ferror@plt+0x10ba8>
  412214:	strb	wzr, [x19, #512]
  412218:	b	412208 <ferror@plt+0x10c28>
  41221c:	stp	x29, x30, [sp, #-48]!
  412220:	mov	x29, sp
  412224:	stp	x19, x20, [sp, #16]
  412228:	str	x21, [sp, #32]
  41222c:	mov	x20, x0
  412230:	mov	x2, #0x0                   	// #0
  412234:	mov	x1, #0x1                   	// #1
  412238:	bl	401804 <ferror@plt+0x224>
  41223c:	adrp	x2, 40c000 <ferror@plt+0xaa20>
  412240:	add	x2, x2, #0x1e0
  412244:	mov	x1, #0x8                   	// #8
  412248:	add	x0, x20, #0x28
  41224c:	bl	401804 <ferror@plt+0x224>
  412250:	mov	x2, #0x0                   	// #0
  412254:	mov	x1, #0x1                   	// #1
  412258:	add	x0, x20, #0x50
  41225c:	bl	401804 <ferror@plt+0x224>
  412260:	add	x1, x20, #0xf0
  412264:	add	x2, x20, #0x170
  412268:	str	xzr, [x1], #8
  41226c:	cmp	x1, x2
  412270:	b.ne	412268 <ferror@plt+0x10c88>  // b.any
  412274:	ldr	x0, [x20, #240]
  412278:	orr	x0, x0, #0x1
  41227c:	str	x0, [x20, #240]
  412280:	str	xzr, [x20, #368]
  412284:	str	xzr, [x20, #376]
  412288:	add	x19, x20, #0x180
  41228c:	mov	x0, x19
  412290:	bl	401350 <sigemptyset@plt>
  412294:	mov	w1, #0x2                   	// #2
  412298:	mov	x0, x19
  41229c:	bl	401570 <sigaddset@plt>
  4122a0:	strb	wzr, [x20, #512]
  4122a4:	strb	wzr, [x20, #513]
  4122a8:	adrp	x0, 415000 <ferror@plt+0x13a20>
  4122ac:	add	x0, x0, #0x6d0
  4122b0:	bl	4015a0 <getenv@plt>
  4122b4:	mov	x21, x0
  4122b8:	cbz	x0, 4122e8 <ferror@plt+0x10d08>
  4122bc:	adrp	x0, 42c000 <ferror@plt+0x2aa20>
  4122c0:	ldr	x1, [x0, #456]
  4122c4:	cbz	x1, 4122f0 <ferror@plt+0x10d10>
  4122c8:	add	x19, x0, #0x1c8
  4122cc:	mov	x0, x21
  4122d0:	bl	4013d0 <strcasecmp@plt>
  4122d4:	cbz	w0, 4122f8 <ferror@plt+0x10d18>
  4122d8:	ldr	x1, [x19, #8]!
  4122dc:	cbnz	x1, 4122cc <ferror@plt+0x10cec>
  4122e0:	mov	w0, #0x0                   	// #0
  4122e4:	b	4122fc <ferror@plt+0x10d1c>
  4122e8:	mov	w0, #0x0                   	// #0
  4122ec:	b	4122fc <ferror@plt+0x10d1c>
  4122f0:	mov	w0, #0x0                   	// #0
  4122f4:	b	4122fc <ferror@plt+0x10d1c>
  4122f8:	mov	w0, #0x1                   	// #1
  4122fc:	strb	w0, [x20, #514]
  412300:	ldp	x19, x20, [sp, #16]
  412304:	ldr	x21, [sp, #32]
  412308:	ldp	x29, x30, [sp], #48
  41230c:	ret
  412310:	stp	x29, x30, [sp, #-16]!
  412314:	mov	x29, sp
  412318:	bl	410b08 <ferror@plt+0xf528>
  41231c:	ldp	x29, x30, [sp], #16
  412320:	ret
  412324:	nop
  412328:	stp	x29, x30, [sp, #-64]!
  41232c:	mov	x29, sp
  412330:	stp	x19, x20, [sp, #16]
  412334:	adrp	x20, 42b000 <ferror@plt+0x29a20>
  412338:	add	x20, x20, #0xdf0
  41233c:	stp	x21, x22, [sp, #32]
  412340:	adrp	x21, 42b000 <ferror@plt+0x29a20>
  412344:	add	x21, x21, #0xde8
  412348:	sub	x20, x20, x21
  41234c:	mov	w22, w0
  412350:	stp	x23, x24, [sp, #48]
  412354:	mov	x23, x1
  412358:	mov	x24, x2
  41235c:	bl	401240 <memcpy@plt-0x40>
  412360:	cmp	xzr, x20, asr #3
  412364:	b.eq	412390 <ferror@plt+0x10db0>  // b.none
  412368:	asr	x20, x20, #3
  41236c:	mov	x19, #0x0                   	// #0
  412370:	ldr	x3, [x21, x19, lsl #3]
  412374:	mov	x2, x24
  412378:	add	x19, x19, #0x1
  41237c:	mov	x1, x23
  412380:	mov	w0, w22
  412384:	blr	x3
  412388:	cmp	x20, x19
  41238c:	b.ne	412370 <ferror@plt+0x10d90>  // b.any
  412390:	ldp	x19, x20, [sp, #16]
  412394:	ldp	x21, x22, [sp, #32]
  412398:	ldp	x23, x24, [sp, #48]
  41239c:	ldp	x29, x30, [sp], #64
  4123a0:	ret
  4123a4:	nop
  4123a8:	ret

Disassembly of section .fini:

00000000004123ac <.fini>:
  4123ac:	stp	x29, x30, [sp, #-16]!
  4123b0:	mov	x29, sp
  4123b4:	ldp	x29, x30, [sp], #16
  4123b8:	ret
