Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Apr 24 23:36:39 2025
| Host         : Nimaye-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-14  Critical Warning  LUT on the clock tree                                             1           
LUTAR-1    Warning           LUT drives async reset alert                                      3           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal                        22          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (30)
7. checking multiple_clock (1804)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (1804)
---------------------------------
 There are 1804 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.489        0.000                      0                 3706        0.017        0.000                      0                 3706        3.000        0.000                       0                  1811  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100mhz              {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0    {0.000 20.000}     40.000          25.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0_1  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          4.489        0.000                      0                 3572        0.197        0.000                      0                 3572       19.500        0.000                       0                  1807  
  clkfbout_clk_wiz_0                                                                                                                                                     12.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        4.507        0.000                      0                 3572        0.197        0.000                      0                 3572       19.500        0.000                       0                  1807  
  clkfbout_clk_wiz_0_1                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          4.489        0.000                      0                 3572        0.017        0.000                      0                 3572  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        4.489        0.000                      0                 3572        0.017        0.000                      0                 3572  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0          8.326        0.000                      0                  134       21.713        0.000                      0                  134  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          8.326        0.000                      0                  134       21.713        0.000                      0                  134  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        8.326        0.000                      0                  134       21.713        0.000                      0                  134  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1        8.345        0.000                      0                  134       21.731        0.000                      0                  134  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.489ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.489ns  (required time - arrival time)
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/dataOut_reg_0_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        14.513ns  (logic 8.745ns (60.255%)  route 5.768ns (39.745%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 42.618 - 40.000 ) 
    Source Clock Delay      (SCD):    2.788ns = ( 22.788 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          0.633    25.067    VGA_display/Display/top_y[0]
    SLICE_X78Y69         LUT5 (Prop_lut5_I4_O)        0.116    25.183 r  VGA_display/Display/imgAddress1_i_1/O
                         net (fo=8, routed)           0.761    25.944    VGA_display/A[16]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.045    29.989 r  VGA_display/imgAddress1/P[16]
                         net (fo=1, routed)           0.438    30.427    VGA_display/imgAddress1_n_89
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[16]_P[0])
                                                      1.820    32.247 r  VGA_display/imgAddress/P[0]
                         net (fo=2, routed)           0.702    32.949    VGA_display/Display/P[0]
    SLICE_X77Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.475 r  VGA_display/Display/dataOut_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.475    VGA_display/Display/dataOut_reg_0_0_i_2_n_0
    SLICE_X77Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.809 f  VGA_display/Display/i__carry_i_1__0/O[1]
                         net (fo=2, routed)           0.534    34.343    VGA_display/Display/imgAddress[4]
    SLICE_X78Y66         LUT1 (Prop_lut1_I0_O)        0.303    34.646 r  VGA_display/Display/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    34.646    VGA_display/Display_n_11
    SLICE_X78Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.159 r  VGA_display/imgAddress_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.159    VGA_display/imgAddress_inferred__0/i__carry__0_n_0
    SLICE_X78Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.276 r  VGA_display/imgAddress_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    35.276    VGA_display/imgAddress_inferred__0/i__carry__1_n_0
    SLICE_X78Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.599 r  VGA_display/imgAddress_inferred__0/i__carry__2/O[1]
                         net (fo=8, routed)           1.702    37.302    VGA_display/ImageData/imgAddress__0[13]
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.554    42.618    VGA_display/ImageData/clk
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/CLKARDCLK
                         clock pessimism              0.099    42.718    
                         clock uncertainty           -0.180    42.538    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    41.790    VGA_display/ImageData/dataOut_reg_0_0
  -------------------------------------------------------------------
                         required time                         41.790    
                         arrival time                         -37.302    
  -------------------------------------------------------------------
                         slack                                  4.489    

Slack (MET) :             4.528ns  (required time - arrival time)
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/dataOut_reg_0_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        14.473ns  (logic 8.620ns (59.559%)  route 5.853ns (40.441%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 42.618 - 40.000 ) 
    Source Clock Delay      (SCD):    2.788ns = ( 22.788 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          0.633    25.067    VGA_display/Display/top_y[0]
    SLICE_X78Y69         LUT5 (Prop_lut5_I4_O)        0.116    25.183 r  VGA_display/Display/imgAddress1_i_1/O
                         net (fo=8, routed)           0.761    25.944    VGA_display/A[16]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.045    29.989 r  VGA_display/imgAddress1/P[16]
                         net (fo=1, routed)           0.438    30.427    VGA_display/imgAddress1_n_89
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[16]_P[0])
                                                      1.820    32.247 r  VGA_display/imgAddress/P[0]
                         net (fo=2, routed)           0.702    32.949    VGA_display/Display/P[0]
    SLICE_X77Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.475 r  VGA_display/Display/dataOut_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.475    VGA_display/Display/dataOut_reg_0_0_i_2_n_0
    SLICE_X77Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.809 f  VGA_display/Display/i__carry_i_1__0/O[1]
                         net (fo=2, routed)           0.534    34.343    VGA_display/Display/imgAddress[4]
    SLICE_X78Y66         LUT1 (Prop_lut1_I0_O)        0.303    34.646 r  VGA_display/Display/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    34.646    VGA_display/Display_n_11
    SLICE_X78Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.159 r  VGA_display/imgAddress_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.159    VGA_display/imgAddress_inferred__0/i__carry__0_n_0
    SLICE_X78Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    35.474 r  VGA_display/imgAddress_inferred__0/i__carry__1/O[3]
                         net (fo=8, routed)           1.787    37.261    VGA_display/ImageData/imgAddress__0[11]
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.554    42.618    VGA_display/ImageData/clk
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/CLKARDCLK
                         clock pessimism              0.099    42.718    
                         clock uncertainty           -0.180    42.538    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.749    41.789    VGA_display/ImageData/dataOut_reg_0_0
  -------------------------------------------------------------------
                         required time                         41.789    
                         arrival time                         -37.261    
  -------------------------------------------------------------------
                         slack                                  4.528    

Slack (MET) :             4.599ns  (required time - arrival time)
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/dataOut_reg_0_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        14.403ns  (logic 8.628ns (59.905%)  route 5.775ns (40.095%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 42.618 - 40.000 ) 
    Source Clock Delay      (SCD):    2.788ns = ( 22.788 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          0.633    25.067    VGA_display/Display/top_y[0]
    SLICE_X78Y69         LUT5 (Prop_lut5_I4_O)        0.116    25.183 r  VGA_display/Display/imgAddress1_i_1/O
                         net (fo=8, routed)           0.761    25.944    VGA_display/A[16]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.045    29.989 r  VGA_display/imgAddress1/P[16]
                         net (fo=1, routed)           0.438    30.427    VGA_display/imgAddress1_n_89
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[16]_P[0])
                                                      1.820    32.247 r  VGA_display/imgAddress/P[0]
                         net (fo=2, routed)           0.702    32.949    VGA_display/Display/P[0]
    SLICE_X77Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.475 r  VGA_display/Display/dataOut_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.475    VGA_display/Display/dataOut_reg_0_0_i_2_n_0
    SLICE_X77Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.809 f  VGA_display/Display/i__carry_i_1__0/O[1]
                         net (fo=2, routed)           0.534    34.343    VGA_display/Display/imgAddress[4]
    SLICE_X78Y66         LUT1 (Prop_lut1_I0_O)        0.303    34.646 r  VGA_display/Display/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    34.646    VGA_display/Display_n_11
    SLICE_X78Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.159 r  VGA_display/imgAddress_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.159    VGA_display/imgAddress_inferred__0/i__carry__0_n_0
    SLICE_X78Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.482 r  VGA_display/imgAddress_inferred__0/i__carry__1/O[1]
                         net (fo=8, routed)           1.709    37.191    VGA_display/ImageData/imgAddress__0[9]
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.554    42.618    VGA_display/ImageData/clk
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/CLKARDCLK
                         clock pessimism              0.099    42.718    
                         clock uncertainty           -0.180    42.538    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.748    41.790    VGA_display/ImageData/dataOut_reg_0_0
  -------------------------------------------------------------------
                         required time                         41.790    
                         arrival time                         -37.191    
  -------------------------------------------------------------------
                         slack                                  4.599    

Slack (MET) :             4.612ns  (required time - arrival time)
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/dataOut_reg_0_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        14.401ns  (logic 8.641ns (60.003%)  route 5.760ns (39.997%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 42.618 - 40.000 ) 
    Source Clock Delay      (SCD):    2.788ns = ( 22.788 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          0.633    25.067    VGA_display/Display/top_y[0]
    SLICE_X78Y69         LUT5 (Prop_lut5_I4_O)        0.116    25.183 r  VGA_display/Display/imgAddress1_i_1/O
                         net (fo=8, routed)           0.761    25.944    VGA_display/A[16]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.045    29.989 r  VGA_display/imgAddress1/P[16]
                         net (fo=1, routed)           0.438    30.427    VGA_display/imgAddress1_n_89
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[16]_P[0])
                                                      1.820    32.247 r  VGA_display/imgAddress/P[0]
                         net (fo=2, routed)           0.702    32.949    VGA_display/Display/P[0]
    SLICE_X77Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.475 r  VGA_display/Display/dataOut_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.475    VGA_display/Display/dataOut_reg_0_0_i_2_n_0
    SLICE_X77Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.809 f  VGA_display/Display/i__carry_i_1__0/O[1]
                         net (fo=2, routed)           0.534    34.343    VGA_display/Display/imgAddress[4]
    SLICE_X78Y66         LUT1 (Prop_lut1_I0_O)        0.303    34.646 r  VGA_display/Display/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    34.646    VGA_display/Display_n_11
    SLICE_X78Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.159 r  VGA_display/imgAddress_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.159    VGA_display/imgAddress_inferred__0/i__carry__0_n_0
    SLICE_X78Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.276 r  VGA_display/imgAddress_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    35.276    VGA_display/imgAddress_inferred__0/i__carry__1_n_0
    SLICE_X78Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.495 r  VGA_display/imgAddress_inferred__0/i__carry__2/O[0]
                         net (fo=8, routed)           1.694    37.189    VGA_display/ImageData/imgAddress__0[12]
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.554    42.618    VGA_display/ImageData/clk
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/CLKARDCLK
                         clock pessimism              0.099    42.718    
                         clock uncertainty           -0.180    42.538    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.737    41.801    VGA_display/ImageData/dataOut_reg_0_0
  -------------------------------------------------------------------
                         required time                         41.801    
                         arrival time                         -37.189    
  -------------------------------------------------------------------
                         slack                                  4.612    

Slack (MET) :             4.617ns  (required time - arrival time)
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/dataOut_reg_0_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        14.390ns  (logic 8.544ns (59.375%)  route 5.846ns (40.625%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 42.618 - 40.000 ) 
    Source Clock Delay      (SCD):    2.788ns = ( 22.788 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          0.633    25.067    VGA_display/Display/top_y[0]
    SLICE_X78Y69         LUT5 (Prop_lut5_I4_O)        0.116    25.183 r  VGA_display/Display/imgAddress1_i_1/O
                         net (fo=8, routed)           0.761    25.944    VGA_display/A[16]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.045    29.989 r  VGA_display/imgAddress1/P[16]
                         net (fo=1, routed)           0.438    30.427    VGA_display/imgAddress1_n_89
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[16]_P[0])
                                                      1.820    32.247 r  VGA_display/imgAddress/P[0]
                         net (fo=2, routed)           0.702    32.949    VGA_display/Display/P[0]
    SLICE_X77Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.475 r  VGA_display/Display/dataOut_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.475    VGA_display/Display/dataOut_reg_0_0_i_2_n_0
    SLICE_X77Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.809 f  VGA_display/Display/i__carry_i_1__0/O[1]
                         net (fo=2, routed)           0.534    34.343    VGA_display/Display/imgAddress[4]
    SLICE_X78Y66         LUT1 (Prop_lut1_I0_O)        0.303    34.646 r  VGA_display/Display/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    34.646    VGA_display/Display_n_11
    SLICE_X78Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.159 r  VGA_display/imgAddress_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.159    VGA_display/imgAddress_inferred__0/i__carry__0_n_0
    SLICE_X78Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.398 r  VGA_display/imgAddress_inferred__0/i__carry__1/O[2]
                         net (fo=8, routed)           1.780    37.178    VGA_display/ImageData/imgAddress__0[10]
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.554    42.618    VGA_display/ImageData/clk
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/CLKARDCLK
                         clock pessimism              0.099    42.718    
                         clock uncertainty           -0.180    42.538    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.743    41.795    VGA_display/ImageData/dataOut_reg_0_0
  -------------------------------------------------------------------
                         required time                         41.795    
                         arrival time                         -37.178    
  -------------------------------------------------------------------
                         slack                                  4.617    

Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/dataOut_reg_0_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        14.233ns  (logic 8.524ns (59.891%)  route 5.708ns (40.109%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 42.618 - 40.000 ) 
    Source Clock Delay      (SCD):    2.788ns = ( 22.788 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          0.633    25.067    VGA_display/Display/top_y[0]
    SLICE_X78Y69         LUT5 (Prop_lut5_I4_O)        0.116    25.183 r  VGA_display/Display/imgAddress1_i_1/O
                         net (fo=8, routed)           0.761    25.944    VGA_display/A[16]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.045    29.989 r  VGA_display/imgAddress1/P[16]
                         net (fo=1, routed)           0.438    30.427    VGA_display/imgAddress1_n_89
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[16]_P[0])
                                                      1.820    32.247 r  VGA_display/imgAddress/P[0]
                         net (fo=2, routed)           0.702    32.949    VGA_display/Display/P[0]
    SLICE_X77Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.475 r  VGA_display/Display/dataOut_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.475    VGA_display/Display/dataOut_reg_0_0_i_2_n_0
    SLICE_X77Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.809 f  VGA_display/Display/i__carry_i_1__0/O[1]
                         net (fo=2, routed)           0.534    34.343    VGA_display/Display/imgAddress[4]
    SLICE_X78Y66         LUT1 (Prop_lut1_I0_O)        0.303    34.646 r  VGA_display/Display/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    34.646    VGA_display/Display_n_11
    SLICE_X78Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.159 r  VGA_display/imgAddress_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.159    VGA_display/imgAddress_inferred__0/i__carry__0_n_0
    SLICE_X78Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.378 r  VGA_display/imgAddress_inferred__0/i__carry__1/O[0]
                         net (fo=8, routed)           1.642    37.021    VGA_display/ImageData/imgAddress__0[8]
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.554    42.618    VGA_display/ImageData/clk
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/CLKARDCLK
                         clock pessimism              0.099    42.718    
                         clock uncertainty           -0.180    42.538    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.737    41.801    VGA_display/ImageData/dataOut_reg_0_0
  -------------------------------------------------------------------
                         required time                         41.801    
                         arrival time                         -37.021    
  -------------------------------------------------------------------
                         slack                                  4.780    

Slack (MET) :             4.804ns  (required time - arrival time)
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/dataOut_reg_0_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        14.320ns  (logic 8.753ns (61.125%)  route 5.567ns (38.875%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 42.618 - 40.000 ) 
    Source Clock Delay      (SCD):    2.788ns = ( 22.788 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          0.633    25.067    VGA_display/Display/top_y[0]
    SLICE_X78Y69         LUT5 (Prop_lut5_I4_O)        0.116    25.183 r  VGA_display/Display/imgAddress1_i_1/O
                         net (fo=8, routed)           0.761    25.944    VGA_display/A[16]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.045    29.989 r  VGA_display/imgAddress1/P[16]
                         net (fo=1, routed)           0.438    30.427    VGA_display/imgAddress1_n_89
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[16]_P[0])
                                                      1.820    32.247 r  VGA_display/imgAddress/P[0]
                         net (fo=2, routed)           0.702    32.949    VGA_display/Display/P[0]
    SLICE_X77Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.475 r  VGA_display/Display/dataOut_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.475    VGA_display/Display/dataOut_reg_0_0_i_2_n_0
    SLICE_X77Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.809 f  VGA_display/Display/i__carry_i_1__0/O[1]
                         net (fo=2, routed)           0.534    34.343    VGA_display/Display/imgAddress[4]
    SLICE_X78Y66         LUT1 (Prop_lut1_I0_O)        0.303    34.646 r  VGA_display/Display/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    34.646    VGA_display/Display_n_11
    SLICE_X78Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.159 r  VGA_display/imgAddress_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.159    VGA_display/imgAddress_inferred__0/i__carry__0_n_0
    SLICE_X78Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.276 r  VGA_display/imgAddress_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    35.276    VGA_display/imgAddress_inferred__0/i__carry__1_n_0
    SLICE_X78Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    35.607 f  VGA_display/imgAddress_inferred__0/i__carry__2/O[3]
                         net (fo=9, routed)           1.501    37.108    VGA_display/ImageData/dataOut_reg_1_1_0
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.554    42.618    VGA_display/ImageData/clk
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/CLKARDCLK
                         clock pessimism              0.099    42.718    
                         clock uncertainty           -0.180    42.538    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.626    41.912    VGA_display/ImageData/dataOut_reg_0_0
  -------------------------------------------------------------------
                         required time                         41.912    
                         arrival time                         -37.108    
  -------------------------------------------------------------------
                         slack                                  4.804    

Slack (MET) :             4.808ns  (required time - arrival time)
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/dataOut_reg_0_0/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        14.250ns  (logic 8.661ns (60.779%)  route 5.589ns (39.221%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 42.618 - 40.000 ) 
    Source Clock Delay      (SCD):    2.788ns = ( 22.788 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          0.633    25.067    VGA_display/Display/top_y[0]
    SLICE_X78Y69         LUT5 (Prop_lut5_I4_O)        0.116    25.183 r  VGA_display/Display/imgAddress1_i_1/O
                         net (fo=8, routed)           0.761    25.944    VGA_display/A[16]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.045    29.989 r  VGA_display/imgAddress1/P[16]
                         net (fo=1, routed)           0.438    30.427    VGA_display/imgAddress1_n_89
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[16]_P[0])
                                                      1.820    32.247 r  VGA_display/imgAddress/P[0]
                         net (fo=2, routed)           0.702    32.949    VGA_display/Display/P[0]
    SLICE_X77Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.475 r  VGA_display/Display/dataOut_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.475    VGA_display/Display/dataOut_reg_0_0_i_2_n_0
    SLICE_X77Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.809 f  VGA_display/Display/i__carry_i_1__0/O[1]
                         net (fo=2, routed)           0.534    34.343    VGA_display/Display/imgAddress[4]
    SLICE_X78Y66         LUT1 (Prop_lut1_I0_O)        0.303    34.646 r  VGA_display/Display/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    34.646    VGA_display/Display_n_11
    SLICE_X78Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.159 r  VGA_display/imgAddress_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.159    VGA_display/imgAddress_inferred__0/i__carry__0_n_0
    SLICE_X78Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.276 r  VGA_display/imgAddress_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    35.276    VGA_display/imgAddress_inferred__0/i__carry__1_n_0
    SLICE_X78Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.515 r  VGA_display/imgAddress_inferred__0/i__carry__2/O[2]
                         net (fo=8, routed)           1.523    37.038    VGA_display/ImageData/imgAddress__0[14]
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.554    42.618    VGA_display/ImageData/clk
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/CLKARDCLK
                         clock pessimism              0.099    42.718    
                         clock uncertainty           -0.180    42.538    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.692    41.846    VGA_display/ImageData/dataOut_reg_0_0
  -------------------------------------------------------------------
                         required time                         41.846    
                         arrival time                         -37.038    
  -------------------------------------------------------------------
                         slack                                  4.808    

Slack (MET) :             4.826ns  (required time - arrival time)
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/dataOut_reg_1_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        14.175ns  (logic 8.745ns (61.692%)  route 5.430ns (38.308%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 42.617 - 40.000 ) 
    Source Clock Delay      (SCD):    2.788ns = ( 22.788 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          0.633    25.067    VGA_display/Display/top_y[0]
    SLICE_X78Y69         LUT5 (Prop_lut5_I4_O)        0.116    25.183 r  VGA_display/Display/imgAddress1_i_1/O
                         net (fo=8, routed)           0.761    25.944    VGA_display/A[16]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.045    29.989 r  VGA_display/imgAddress1/P[16]
                         net (fo=1, routed)           0.438    30.427    VGA_display/imgAddress1_n_89
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[16]_P[0])
                                                      1.820    32.247 r  VGA_display/imgAddress/P[0]
                         net (fo=2, routed)           0.702    32.949    VGA_display/Display/P[0]
    SLICE_X77Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.475 r  VGA_display/Display/dataOut_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.475    VGA_display/Display/dataOut_reg_0_0_i_2_n_0
    SLICE_X77Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.809 f  VGA_display/Display/i__carry_i_1__0/O[1]
                         net (fo=2, routed)           0.534    34.343    VGA_display/Display/imgAddress[4]
    SLICE_X78Y66         LUT1 (Prop_lut1_I0_O)        0.303    34.646 r  VGA_display/Display/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    34.646    VGA_display/Display_n_11
    SLICE_X78Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.159 r  VGA_display/imgAddress_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.159    VGA_display/imgAddress_inferred__0/i__carry__0_n_0
    SLICE_X78Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.276 r  VGA_display/imgAddress_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    35.276    VGA_display/imgAddress_inferred__0/i__carry__1_n_0
    SLICE_X78Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.599 r  VGA_display/imgAddress_inferred__0/i__carry__2/O[1]
                         net (fo=8, routed)           1.364    36.964    VGA_display/ImageData/imgAddress__0[13]
    RAMB36_X1Y11         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_1_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.553    42.617    VGA_display/ImageData/clk
    RAMB36_X1Y11         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_1_0/CLKARDCLK
                         clock pessimism              0.099    42.717    
                         clock uncertainty           -0.180    42.537    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    41.789    VGA_display/ImageData/dataOut_reg_1_0
  -------------------------------------------------------------------
                         required time                         41.789    
                         arrival time                         -36.964    
  -------------------------------------------------------------------
                         slack                                  4.826    

Slack (MET) :             4.865ns  (required time - arrival time)
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/dataOut_reg_1_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        14.135ns  (logic 8.620ns (60.984%)  route 5.515ns (39.016%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 42.617 - 40.000 ) 
    Source Clock Delay      (SCD):    2.788ns = ( 22.788 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          0.633    25.067    VGA_display/Display/top_y[0]
    SLICE_X78Y69         LUT5 (Prop_lut5_I4_O)        0.116    25.183 r  VGA_display/Display/imgAddress1_i_1/O
                         net (fo=8, routed)           0.761    25.944    VGA_display/A[16]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.045    29.989 r  VGA_display/imgAddress1/P[16]
                         net (fo=1, routed)           0.438    30.427    VGA_display/imgAddress1_n_89
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[16]_P[0])
                                                      1.820    32.247 r  VGA_display/imgAddress/P[0]
                         net (fo=2, routed)           0.702    32.949    VGA_display/Display/P[0]
    SLICE_X77Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.475 r  VGA_display/Display/dataOut_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.475    VGA_display/Display/dataOut_reg_0_0_i_2_n_0
    SLICE_X77Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.809 f  VGA_display/Display/i__carry_i_1__0/O[1]
                         net (fo=2, routed)           0.534    34.343    VGA_display/Display/imgAddress[4]
    SLICE_X78Y66         LUT1 (Prop_lut1_I0_O)        0.303    34.646 r  VGA_display/Display/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    34.646    VGA_display/Display_n_11
    SLICE_X78Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.159 r  VGA_display/imgAddress_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.159    VGA_display/imgAddress_inferred__0/i__carry__0_n_0
    SLICE_X78Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    35.474 r  VGA_display/imgAddress_inferred__0/i__carry__1/O[3]
                         net (fo=8, routed)           1.449    36.923    VGA_display/ImageData/imgAddress__0[11]
    RAMB36_X1Y11         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_1_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.553    42.617    VGA_display/ImageData/clk
    RAMB36_X1Y11         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_1_0/CLKARDCLK
                         clock pessimism              0.099    42.717    
                         clock uncertainty           -0.180    42.537    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.749    41.788    VGA_display/ImageData/dataOut_reg_1_0
  -------------------------------------------------------------------
                         required time                         41.788    
                         arrival time                         -36.923    
  -------------------------------------------------------------------
                         slack                                  4.865    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 CPU/xm_PC/dffe_gen[0].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/mw_PC/dffe_gen[0].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns = ( 22.406 - 20.000 ) 
    Source Clock Delay      (SCD):    1.810ns = ( 21.810 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.550    21.810    CPU/xm_PC/dffe_gen[0].dff/clk0
    SLICE_X54Y73         FDCE                                         r  CPU/xm_PC/dffe_gen[0].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         FDCE (Prop_fdce_C_Q)         0.164    21.974 r  CPU/xm_PC/dffe_gen[0].dff/q_reg/Q
                         net (fo=1, routed)           0.116    22.090    CPU/mw_PC/dffe_gen[0].dff/q_reg_0
    SLICE_X55Y73         FDCE                                         r  CPU/mw_PC/dffe_gen[0].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.113    21.203    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.259 r  q_reg_i_6/O
                         net (fo=1, routed)           0.301    21.560    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.589 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.817    22.406    CPU/mw_PC/dffe_gen[0].dff/clk0
    SLICE_X55Y73         FDCE                                         r  CPU/mw_PC/dffe_gen[0].dff/q_reg/C
                         clock pessimism             -0.583    21.823    
    SLICE_X55Y73         FDCE (Hold_fdce_C_D)         0.070    21.893    CPU/mw_PC/dffe_gen[0].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.893    
                         arrival time                          22.090    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 CPU/md_unit/divide/AQ/d_flip_flop[24].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[25].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.454%)  route 0.149ns (44.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.558     0.688    CPU/md_unit/divide/AQ/d_flip_flop[24].dff/clk_out1
    SLICE_X47Y80         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[24].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDCE (Prop_fdce_C_Q)         0.141     0.829 r  CPU/md_unit/divide/AQ/d_flip_flop[24].dff/q_reg/Q
                         net (fo=1, routed)           0.149     0.978    CPU/md_unit/A/dffe_gen[25].dff/AQ_out[0]
    SLICE_X46Y81         LUT5 (Prop_lut5_I4_O)        0.045     1.023 r  CPU/md_unit/A/dffe_gen[25].dff/q_i_1__93/O
                         net (fo=1, routed)           0.000     1.023    CPU/md_unit/divide/AQ/d_flip_flop[25].dff/q_reg_1
    SLICE_X46Y81         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[25].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.828     0.918    CPU/md_unit/divide/AQ/d_flip_flop[25].dff/clk_out1
    SLICE_X46Y81         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[25].dff/q_reg/C
                         clock pessimism             -0.215     0.703    
    SLICE_X46Y81         FDCE (Hold_fdce_C_D)         0.121     0.824    CPU/md_unit/divide/AQ/d_flip_flop[25].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[10].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[10].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns = ( 22.413 - 20.000 ) 
    Source Clock Delay      (SCD):    1.815ns = ( 21.815 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.555    21.815    CPU/fd_pc/dffe_gen[10].dff/clk0
    SLICE_X50Y69         FDCE                                         r  CPU/fd_pc/dffe_gen[10].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y69         FDCE (Prop_fdce_C_Q)         0.164    21.979 r  CPU/fd_pc/dffe_gen[10].dff/q_reg/Q
                         net (fo=1, routed)           0.110    22.089    CPU/dx_pc/dffe_gen[10].dff/q_reg_4
    SLICE_X50Y68         FDCE                                         r  CPU/dx_pc/dffe_gen[10].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.113    21.203    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.259 r  q_reg_i_6/O
                         net (fo=1, routed)           0.301    21.560    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.589 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.824    22.413    CPU/dx_pc/dffe_gen[10].dff/clk0
    SLICE_X50Y68         FDCE                                         r  CPU/dx_pc/dffe_gen[10].dff/q_reg/C
                         clock pessimism             -0.583    21.830    
    SLICE_X50Y68         FDCE (Hold_fdce_C_D)         0.059    21.889    CPU/dx_pc/dffe_gen[10].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.889    
                         arrival time                          22.089    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 CPU/xm_PC/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/mw_PC/dffe_gen[28].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.667%)  route 0.161ns (53.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns = ( 22.413 - 20.000 ) 
    Source Clock Delay      (SCD):    1.817ns = ( 21.817 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.557    21.817    CPU/xm_PC/dffe_gen[28].dff/clk0
    SLICE_X31Y76         FDCE                                         r  CPU/xm_PC/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDCE (Prop_fdce_C_Q)         0.141    21.958 r  CPU/xm_PC/dffe_gen[28].dff/q_reg/Q
                         net (fo=1, routed)           0.161    22.119    CPU/mw_PC/dffe_gen[28].dff/q_reg_0
    SLICE_X37Y76         FDCE                                         r  CPU/mw_PC/dffe_gen[28].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.113    21.203    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.259 r  q_reg_i_6/O
                         net (fo=1, routed)           0.301    21.560    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.589 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.824    22.413    CPU/mw_PC/dffe_gen[28].dff/clk0
    SLICE_X37Y76         FDCE                                         r  CPU/mw_PC/dffe_gen[28].dff/q_reg/C
                         clock pessimism             -0.563    21.850    
    SLICE_X37Y76         FDCE (Hold_fdce_C_D)         0.066    21.916    CPU/mw_PC/dffe_gen[28].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.916    
                         arrival time                          22.119    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[21].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[21].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.352%)  route 0.116ns (47.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns = ( 22.419 - 20.000 ) 
    Source Clock Delay      (SCD):    1.822ns = ( 21.822 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.562    21.822    CPU/fd_pc/dffe_gen[21].dff/clk0
    SLICE_X41Y65         FDCE                                         r  CPU/fd_pc/dffe_gen[21].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDCE (Prop_fdce_C_Q)         0.128    21.950 r  CPU/fd_pc/dffe_gen[21].dff/q_reg/Q
                         net (fo=1, routed)           0.116    22.066    CPU/dx_pc/dffe_gen[21].dff/q_reg_2
    SLICE_X42Y65         FDCE                                         r  CPU/dx_pc/dffe_gen[21].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.113    21.203    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.259 r  q_reg_i_6/O
                         net (fo=1, routed)           0.301    21.560    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.589 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.830    22.419    CPU/dx_pc/dffe_gen[21].dff/clk0
    SLICE_X42Y65         FDCE                                         r  CPU/dx_pc/dffe_gen[21].dff/q_reg/C
                         clock pessimism             -0.563    21.856    
    SLICE_X42Y65         FDCE (Hold_fdce_C_D)         0.005    21.861    CPU/dx_pc/dffe_gen[21].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.861    
                         arrival time                          22.066    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 CPU/md_unit/multiply/AQ/d_flip_flop[40].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[38].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.586%)  route 0.155ns (45.414%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.557     0.687    CPU/md_unit/multiply/AQ/d_flip_flop[40].dff/clk_out1
    SLICE_X59Y79         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[40].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDCE (Prop_fdce_C_Q)         0.141     0.828 r  CPU/md_unit/multiply/AQ/d_flip_flop[40].dff/q_reg/Q
                         net (fo=4, routed)           0.155     0.982    CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/AQ_out[8]
    SLICE_X60Y78         LUT5 (Prop_lut5_I1_O)        0.045     1.027 r  CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_i_1__137/O
                         net (fo=1, routed)           0.000     1.027    CPU/md_unit/multiply/AQ/d_flip_flop[38].dff/q_reg_2
    SLICE_X60Y78         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[38].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.825     0.915    CPU/md_unit/multiply/AQ/d_flip_flop[38].dff/clk_out1
    SLICE_X60Y78         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[38].dff/q_reg/C
                         clock pessimism             -0.215     0.700    
    SLICE_X60Y78         FDCE (Hold_fdce_C_D)         0.120     0.820    CPU/md_unit/multiply/AQ/d_flip_flop[38].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[7].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[7].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns = ( 22.414 - 20.000 ) 
    Source Clock Delay      (SCD):    1.817ns = ( 21.817 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.557    21.817    CPU/fd_pc/dffe_gen[7].dff/clk0
    SLICE_X55Y66         FDCE                                         r  CPU/fd_pc/dffe_gen[7].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDCE (Prop_fdce_C_Q)         0.141    21.958 r  CPU/fd_pc/dffe_gen[7].dff/q_reg/Q
                         net (fo=1, routed)           0.153    22.111    CPU/dx_pc/dffe_gen[7].dff/q_reg_0
    SLICE_X53Y66         FDCE                                         r  CPU/dx_pc/dffe_gen[7].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.113    21.203    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.259 r  q_reg_i_6/O
                         net (fo=1, routed)           0.301    21.560    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.589 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.825    22.414    CPU/dx_pc/dffe_gen[7].dff/clk0
    SLICE_X53Y66         FDCE                                         r  CPU/dx_pc/dffe_gen[7].dff/q_reg/C
                         clock pessimism             -0.583    21.831    
    SLICE_X53Y66         FDCE (Hold_fdce_C_D)         0.070    21.901    CPU/dx_pc/dffe_gen[7].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.901    
                         arrival time                          22.111    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[24].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[24].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns = ( 22.419 - 20.000 ) 
    Source Clock Delay      (SCD):    1.820ns = ( 21.820 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.560    21.820    CPU/fd_pc/dffe_gen[24].dff/clk0
    SLICE_X41Y67         FDCE                                         r  CPU/fd_pc/dffe_gen[24].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.141    21.961 r  CPU/fd_pc/dffe_gen[24].dff/q_reg/Q
                         net (fo=1, routed)           0.153    22.114    CPU/dx_pc/dffe_gen[24].dff/q_reg_2
    SLICE_X39Y67         FDCE                                         r  CPU/dx_pc/dffe_gen[24].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.113    21.203    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.259 r  q_reg_i_6/O
                         net (fo=1, routed)           0.301    21.560    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.589 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.830    22.419    CPU/dx_pc/dffe_gen[24].dff/clk0
    SLICE_X39Y67         FDCE                                         r  CPU/dx_pc/dffe_gen[24].dff/q_reg/C
                         clock pessimism             -0.585    21.834    
    SLICE_X39Y67         FDCE (Hold_fdce_C_D)         0.070    21.904    CPU/dx_pc/dffe_gen[24].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.904    
                         arrival time                          22.114    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[23].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[23].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.463%)  route 0.169ns (54.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns = ( 22.418 - 20.000 ) 
    Source Clock Delay      (SCD):    1.821ns = ( 21.821 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.561    21.821    CPU/fd_pc/dffe_gen[23].dff/clk0
    SLICE_X41Y66         FDCE                                         r  CPU/fd_pc/dffe_gen[23].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDCE (Prop_fdce_C_Q)         0.141    21.962 r  CPU/fd_pc/dffe_gen[23].dff/q_reg/Q
                         net (fo=1, routed)           0.169    22.131    CPU/dx_pc/dffe_gen[23].dff/q_reg_0
    SLICE_X42Y66         FDCE                                         r  CPU/dx_pc/dffe_gen[23].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.113    21.203    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.259 r  q_reg_i_6/O
                         net (fo=1, routed)           0.301    21.560    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.589 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.829    22.418    CPU/dx_pc/dffe_gen[23].dff/clk0
    SLICE_X42Y66         FDCE                                         r  CPU/dx_pc/dffe_gen[23].dff/q_reg/C
                         clock pessimism             -0.563    21.855    
    SLICE_X42Y66         FDCE (Hold_fdce_C_D)         0.063    21.918    CPU/dx_pc/dffe_gen[23].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.918    
                         arrival time                          22.131    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[16].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[16].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns = ( 22.418 - 20.000 ) 
    Source Clock Delay      (SCD):    1.821ns = ( 21.821 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.561    21.821    CPU/fd_pc/dffe_gen[16].dff/clk0
    SLICE_X44Y66         FDCE                                         r  CPU/fd_pc/dffe_gen[16].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDCE (Prop_fdce_C_Q)         0.141    21.962 r  CPU/fd_pc/dffe_gen[16].dff/q_reg/Q
                         net (fo=1, routed)           0.157    22.119    CPU/dx_pc/dffe_gen[16].dff/q_reg_2
    SLICE_X43Y66         FDCE                                         r  CPU/dx_pc/dffe_gen[16].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.113    21.203    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.259 r  q_reg_i_6/O
                         net (fo=1, routed)           0.301    21.560    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.589 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.829    22.418    CPU/dx_pc/dffe_gen[16].dff/clk0
    SLICE_X43Y66         FDCE                                         r  CPU/dx_pc/dffe_gen[16].dff/q_reg/C
                         clock pessimism             -0.583    21.835    
    SLICE_X43Y66         FDCE (Hold_fdce_C_D)         0.070    21.905    CPU/dx_pc/dffe_gen[16].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.905    
                         arrival time                          22.119    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X2Y16    VGA_display/ImageDataBTN/MemoryArray_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X3Y16    VGA_display/ImageDataBTN/MemoryArray_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X2Y20    VGA_display/ImageDataBTN/MemoryArray_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X3Y14    VGA_display/ImageDataBTN/MemoryArray_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X1Y16    VGA_display/ImageDataBTN/MemoryArray_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X1Y20    VGA_display/ImageDataBTN/MemoryArray_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X2Y18    VGA_display/ImageDataBTN/MemoryArray_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X3Y18    VGA_display/ImageDataBTN/MemoryArray_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X2Y17    VGA_display/ImageDataBTN/MemoryArray_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X3Y17    VGA_display/ImageDataBTN/MemoryArray_reg_1_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y74    LED_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y74    LED_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y70    LED_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y70    LED_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y70    LED_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y70    LED_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y70    LED_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y70    LED_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y70    LED_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y70    LED_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y74    LED_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y74    LED_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y70    LED_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y70    LED_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y70    LED_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y70    LED_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y70    LED_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y70    LED_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y70    LED_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y70    LED_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.507ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.507ns  (required time - arrival time)
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/dataOut_reg_0_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        14.513ns  (logic 8.745ns (60.255%)  route 5.768ns (39.745%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 42.618 - 40.000 ) 
    Source Clock Delay      (SCD):    2.788ns = ( 22.788 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          0.633    25.067    VGA_display/Display/top_y[0]
    SLICE_X78Y69         LUT5 (Prop_lut5_I4_O)        0.116    25.183 r  VGA_display/Display/imgAddress1_i_1/O
                         net (fo=8, routed)           0.761    25.944    VGA_display/A[16]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.045    29.989 r  VGA_display/imgAddress1/P[16]
                         net (fo=1, routed)           0.438    30.427    VGA_display/imgAddress1_n_89
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[16]_P[0])
                                                      1.820    32.247 r  VGA_display/imgAddress/P[0]
                         net (fo=2, routed)           0.702    32.949    VGA_display/Display/P[0]
    SLICE_X77Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.475 r  VGA_display/Display/dataOut_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.475    VGA_display/Display/dataOut_reg_0_0_i_2_n_0
    SLICE_X77Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.809 f  VGA_display/Display/i__carry_i_1__0/O[1]
                         net (fo=2, routed)           0.534    34.343    VGA_display/Display/imgAddress[4]
    SLICE_X78Y66         LUT1 (Prop_lut1_I0_O)        0.303    34.646 r  VGA_display/Display/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    34.646    VGA_display/Display_n_11
    SLICE_X78Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.159 r  VGA_display/imgAddress_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.159    VGA_display/imgAddress_inferred__0/i__carry__0_n_0
    SLICE_X78Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.276 r  VGA_display/imgAddress_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    35.276    VGA_display/imgAddress_inferred__0/i__carry__1_n_0
    SLICE_X78Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.599 r  VGA_display/imgAddress_inferred__0/i__carry__2/O[1]
                         net (fo=8, routed)           1.702    37.302    VGA_display/ImageData/imgAddress__0[13]
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.554    42.618    VGA_display/ImageData/clk
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/CLKARDCLK
                         clock pessimism              0.099    42.718    
                         clock uncertainty           -0.161    42.557    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    41.809    VGA_display/ImageData/dataOut_reg_0_0
  -------------------------------------------------------------------
                         required time                         41.809    
                         arrival time                         -37.302    
  -------------------------------------------------------------------
                         slack                                  4.507    

Slack (MET) :             4.546ns  (required time - arrival time)
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/dataOut_reg_0_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        14.473ns  (logic 8.620ns (59.559%)  route 5.853ns (40.441%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 42.618 - 40.000 ) 
    Source Clock Delay      (SCD):    2.788ns = ( 22.788 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          0.633    25.067    VGA_display/Display/top_y[0]
    SLICE_X78Y69         LUT5 (Prop_lut5_I4_O)        0.116    25.183 r  VGA_display/Display/imgAddress1_i_1/O
                         net (fo=8, routed)           0.761    25.944    VGA_display/A[16]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.045    29.989 r  VGA_display/imgAddress1/P[16]
                         net (fo=1, routed)           0.438    30.427    VGA_display/imgAddress1_n_89
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[16]_P[0])
                                                      1.820    32.247 r  VGA_display/imgAddress/P[0]
                         net (fo=2, routed)           0.702    32.949    VGA_display/Display/P[0]
    SLICE_X77Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.475 r  VGA_display/Display/dataOut_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.475    VGA_display/Display/dataOut_reg_0_0_i_2_n_0
    SLICE_X77Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.809 f  VGA_display/Display/i__carry_i_1__0/O[1]
                         net (fo=2, routed)           0.534    34.343    VGA_display/Display/imgAddress[4]
    SLICE_X78Y66         LUT1 (Prop_lut1_I0_O)        0.303    34.646 r  VGA_display/Display/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    34.646    VGA_display/Display_n_11
    SLICE_X78Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.159 r  VGA_display/imgAddress_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.159    VGA_display/imgAddress_inferred__0/i__carry__0_n_0
    SLICE_X78Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    35.474 r  VGA_display/imgAddress_inferred__0/i__carry__1/O[3]
                         net (fo=8, routed)           1.787    37.261    VGA_display/ImageData/imgAddress__0[11]
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.554    42.618    VGA_display/ImageData/clk
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/CLKARDCLK
                         clock pessimism              0.099    42.718    
                         clock uncertainty           -0.161    42.557    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.749    41.808    VGA_display/ImageData/dataOut_reg_0_0
  -------------------------------------------------------------------
                         required time                         41.808    
                         arrival time                         -37.261    
  -------------------------------------------------------------------
                         slack                                  4.546    

Slack (MET) :             4.618ns  (required time - arrival time)
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/dataOut_reg_0_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        14.403ns  (logic 8.628ns (59.905%)  route 5.775ns (40.095%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 42.618 - 40.000 ) 
    Source Clock Delay      (SCD):    2.788ns = ( 22.788 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          0.633    25.067    VGA_display/Display/top_y[0]
    SLICE_X78Y69         LUT5 (Prop_lut5_I4_O)        0.116    25.183 r  VGA_display/Display/imgAddress1_i_1/O
                         net (fo=8, routed)           0.761    25.944    VGA_display/A[16]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.045    29.989 r  VGA_display/imgAddress1/P[16]
                         net (fo=1, routed)           0.438    30.427    VGA_display/imgAddress1_n_89
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[16]_P[0])
                                                      1.820    32.247 r  VGA_display/imgAddress/P[0]
                         net (fo=2, routed)           0.702    32.949    VGA_display/Display/P[0]
    SLICE_X77Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.475 r  VGA_display/Display/dataOut_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.475    VGA_display/Display/dataOut_reg_0_0_i_2_n_0
    SLICE_X77Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.809 f  VGA_display/Display/i__carry_i_1__0/O[1]
                         net (fo=2, routed)           0.534    34.343    VGA_display/Display/imgAddress[4]
    SLICE_X78Y66         LUT1 (Prop_lut1_I0_O)        0.303    34.646 r  VGA_display/Display/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    34.646    VGA_display/Display_n_11
    SLICE_X78Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.159 r  VGA_display/imgAddress_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.159    VGA_display/imgAddress_inferred__0/i__carry__0_n_0
    SLICE_X78Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.482 r  VGA_display/imgAddress_inferred__0/i__carry__1/O[1]
                         net (fo=8, routed)           1.709    37.191    VGA_display/ImageData/imgAddress__0[9]
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.554    42.618    VGA_display/ImageData/clk
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/CLKARDCLK
                         clock pessimism              0.099    42.718    
                         clock uncertainty           -0.161    42.557    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.748    41.809    VGA_display/ImageData/dataOut_reg_0_0
  -------------------------------------------------------------------
                         required time                         41.809    
                         arrival time                         -37.191    
  -------------------------------------------------------------------
                         slack                                  4.618    

Slack (MET) :             4.630ns  (required time - arrival time)
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/dataOut_reg_0_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        14.401ns  (logic 8.641ns (60.003%)  route 5.760ns (39.997%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 42.618 - 40.000 ) 
    Source Clock Delay      (SCD):    2.788ns = ( 22.788 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          0.633    25.067    VGA_display/Display/top_y[0]
    SLICE_X78Y69         LUT5 (Prop_lut5_I4_O)        0.116    25.183 r  VGA_display/Display/imgAddress1_i_1/O
                         net (fo=8, routed)           0.761    25.944    VGA_display/A[16]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.045    29.989 r  VGA_display/imgAddress1/P[16]
                         net (fo=1, routed)           0.438    30.427    VGA_display/imgAddress1_n_89
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[16]_P[0])
                                                      1.820    32.247 r  VGA_display/imgAddress/P[0]
                         net (fo=2, routed)           0.702    32.949    VGA_display/Display/P[0]
    SLICE_X77Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.475 r  VGA_display/Display/dataOut_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.475    VGA_display/Display/dataOut_reg_0_0_i_2_n_0
    SLICE_X77Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.809 f  VGA_display/Display/i__carry_i_1__0/O[1]
                         net (fo=2, routed)           0.534    34.343    VGA_display/Display/imgAddress[4]
    SLICE_X78Y66         LUT1 (Prop_lut1_I0_O)        0.303    34.646 r  VGA_display/Display/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    34.646    VGA_display/Display_n_11
    SLICE_X78Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.159 r  VGA_display/imgAddress_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.159    VGA_display/imgAddress_inferred__0/i__carry__0_n_0
    SLICE_X78Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.276 r  VGA_display/imgAddress_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    35.276    VGA_display/imgAddress_inferred__0/i__carry__1_n_0
    SLICE_X78Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.495 r  VGA_display/imgAddress_inferred__0/i__carry__2/O[0]
                         net (fo=8, routed)           1.694    37.189    VGA_display/ImageData/imgAddress__0[12]
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.554    42.618    VGA_display/ImageData/clk
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/CLKARDCLK
                         clock pessimism              0.099    42.718    
                         clock uncertainty           -0.161    42.557    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.737    41.820    VGA_display/ImageData/dataOut_reg_0_0
  -------------------------------------------------------------------
                         required time                         41.820    
                         arrival time                         -37.189    
  -------------------------------------------------------------------
                         slack                                  4.630    

Slack (MET) :             4.636ns  (required time - arrival time)
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/dataOut_reg_0_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        14.390ns  (logic 8.544ns (59.375%)  route 5.846ns (40.625%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 42.618 - 40.000 ) 
    Source Clock Delay      (SCD):    2.788ns = ( 22.788 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          0.633    25.067    VGA_display/Display/top_y[0]
    SLICE_X78Y69         LUT5 (Prop_lut5_I4_O)        0.116    25.183 r  VGA_display/Display/imgAddress1_i_1/O
                         net (fo=8, routed)           0.761    25.944    VGA_display/A[16]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.045    29.989 r  VGA_display/imgAddress1/P[16]
                         net (fo=1, routed)           0.438    30.427    VGA_display/imgAddress1_n_89
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[16]_P[0])
                                                      1.820    32.247 r  VGA_display/imgAddress/P[0]
                         net (fo=2, routed)           0.702    32.949    VGA_display/Display/P[0]
    SLICE_X77Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.475 r  VGA_display/Display/dataOut_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.475    VGA_display/Display/dataOut_reg_0_0_i_2_n_0
    SLICE_X77Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.809 f  VGA_display/Display/i__carry_i_1__0/O[1]
                         net (fo=2, routed)           0.534    34.343    VGA_display/Display/imgAddress[4]
    SLICE_X78Y66         LUT1 (Prop_lut1_I0_O)        0.303    34.646 r  VGA_display/Display/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    34.646    VGA_display/Display_n_11
    SLICE_X78Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.159 r  VGA_display/imgAddress_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.159    VGA_display/imgAddress_inferred__0/i__carry__0_n_0
    SLICE_X78Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.398 r  VGA_display/imgAddress_inferred__0/i__carry__1/O[2]
                         net (fo=8, routed)           1.780    37.178    VGA_display/ImageData/imgAddress__0[10]
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.554    42.618    VGA_display/ImageData/clk
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/CLKARDCLK
                         clock pessimism              0.099    42.718    
                         clock uncertainty           -0.161    42.557    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.743    41.814    VGA_display/ImageData/dataOut_reg_0_0
  -------------------------------------------------------------------
                         required time                         41.814    
                         arrival time                         -37.178    
  -------------------------------------------------------------------
                         slack                                  4.636    

Slack (MET) :             4.799ns  (required time - arrival time)
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/dataOut_reg_0_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        14.233ns  (logic 8.524ns (59.891%)  route 5.708ns (40.109%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 42.618 - 40.000 ) 
    Source Clock Delay      (SCD):    2.788ns = ( 22.788 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          0.633    25.067    VGA_display/Display/top_y[0]
    SLICE_X78Y69         LUT5 (Prop_lut5_I4_O)        0.116    25.183 r  VGA_display/Display/imgAddress1_i_1/O
                         net (fo=8, routed)           0.761    25.944    VGA_display/A[16]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.045    29.989 r  VGA_display/imgAddress1/P[16]
                         net (fo=1, routed)           0.438    30.427    VGA_display/imgAddress1_n_89
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[16]_P[0])
                                                      1.820    32.247 r  VGA_display/imgAddress/P[0]
                         net (fo=2, routed)           0.702    32.949    VGA_display/Display/P[0]
    SLICE_X77Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.475 r  VGA_display/Display/dataOut_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.475    VGA_display/Display/dataOut_reg_0_0_i_2_n_0
    SLICE_X77Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.809 f  VGA_display/Display/i__carry_i_1__0/O[1]
                         net (fo=2, routed)           0.534    34.343    VGA_display/Display/imgAddress[4]
    SLICE_X78Y66         LUT1 (Prop_lut1_I0_O)        0.303    34.646 r  VGA_display/Display/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    34.646    VGA_display/Display_n_11
    SLICE_X78Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.159 r  VGA_display/imgAddress_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.159    VGA_display/imgAddress_inferred__0/i__carry__0_n_0
    SLICE_X78Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.378 r  VGA_display/imgAddress_inferred__0/i__carry__1/O[0]
                         net (fo=8, routed)           1.642    37.021    VGA_display/ImageData/imgAddress__0[8]
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.554    42.618    VGA_display/ImageData/clk
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/CLKARDCLK
                         clock pessimism              0.099    42.718    
                         clock uncertainty           -0.161    42.557    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.737    41.820    VGA_display/ImageData/dataOut_reg_0_0
  -------------------------------------------------------------------
                         required time                         41.820    
                         arrival time                         -37.021    
  -------------------------------------------------------------------
                         slack                                  4.799    

Slack (MET) :             4.823ns  (required time - arrival time)
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/dataOut_reg_0_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        14.320ns  (logic 8.753ns (61.125%)  route 5.567ns (38.875%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 42.618 - 40.000 ) 
    Source Clock Delay      (SCD):    2.788ns = ( 22.788 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          0.633    25.067    VGA_display/Display/top_y[0]
    SLICE_X78Y69         LUT5 (Prop_lut5_I4_O)        0.116    25.183 r  VGA_display/Display/imgAddress1_i_1/O
                         net (fo=8, routed)           0.761    25.944    VGA_display/A[16]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.045    29.989 r  VGA_display/imgAddress1/P[16]
                         net (fo=1, routed)           0.438    30.427    VGA_display/imgAddress1_n_89
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[16]_P[0])
                                                      1.820    32.247 r  VGA_display/imgAddress/P[0]
                         net (fo=2, routed)           0.702    32.949    VGA_display/Display/P[0]
    SLICE_X77Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.475 r  VGA_display/Display/dataOut_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.475    VGA_display/Display/dataOut_reg_0_0_i_2_n_0
    SLICE_X77Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.809 f  VGA_display/Display/i__carry_i_1__0/O[1]
                         net (fo=2, routed)           0.534    34.343    VGA_display/Display/imgAddress[4]
    SLICE_X78Y66         LUT1 (Prop_lut1_I0_O)        0.303    34.646 r  VGA_display/Display/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    34.646    VGA_display/Display_n_11
    SLICE_X78Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.159 r  VGA_display/imgAddress_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.159    VGA_display/imgAddress_inferred__0/i__carry__0_n_0
    SLICE_X78Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.276 r  VGA_display/imgAddress_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    35.276    VGA_display/imgAddress_inferred__0/i__carry__1_n_0
    SLICE_X78Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    35.607 f  VGA_display/imgAddress_inferred__0/i__carry__2/O[3]
                         net (fo=9, routed)           1.501    37.108    VGA_display/ImageData/dataOut_reg_1_1_0
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.554    42.618    VGA_display/ImageData/clk
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/CLKARDCLK
                         clock pessimism              0.099    42.718    
                         clock uncertainty           -0.161    42.557    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.626    41.931    VGA_display/ImageData/dataOut_reg_0_0
  -------------------------------------------------------------------
                         required time                         41.931    
                         arrival time                         -37.108    
  -------------------------------------------------------------------
                         slack                                  4.823    

Slack (MET) :             4.826ns  (required time - arrival time)
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/dataOut_reg_0_0/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        14.250ns  (logic 8.661ns (60.779%)  route 5.589ns (39.221%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 42.618 - 40.000 ) 
    Source Clock Delay      (SCD):    2.788ns = ( 22.788 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          0.633    25.067    VGA_display/Display/top_y[0]
    SLICE_X78Y69         LUT5 (Prop_lut5_I4_O)        0.116    25.183 r  VGA_display/Display/imgAddress1_i_1/O
                         net (fo=8, routed)           0.761    25.944    VGA_display/A[16]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.045    29.989 r  VGA_display/imgAddress1/P[16]
                         net (fo=1, routed)           0.438    30.427    VGA_display/imgAddress1_n_89
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[16]_P[0])
                                                      1.820    32.247 r  VGA_display/imgAddress/P[0]
                         net (fo=2, routed)           0.702    32.949    VGA_display/Display/P[0]
    SLICE_X77Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.475 r  VGA_display/Display/dataOut_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.475    VGA_display/Display/dataOut_reg_0_0_i_2_n_0
    SLICE_X77Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.809 f  VGA_display/Display/i__carry_i_1__0/O[1]
                         net (fo=2, routed)           0.534    34.343    VGA_display/Display/imgAddress[4]
    SLICE_X78Y66         LUT1 (Prop_lut1_I0_O)        0.303    34.646 r  VGA_display/Display/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    34.646    VGA_display/Display_n_11
    SLICE_X78Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.159 r  VGA_display/imgAddress_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.159    VGA_display/imgAddress_inferred__0/i__carry__0_n_0
    SLICE_X78Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.276 r  VGA_display/imgAddress_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    35.276    VGA_display/imgAddress_inferred__0/i__carry__1_n_0
    SLICE_X78Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.515 r  VGA_display/imgAddress_inferred__0/i__carry__2/O[2]
                         net (fo=8, routed)           1.523    37.038    VGA_display/ImageData/imgAddress__0[14]
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.554    42.618    VGA_display/ImageData/clk
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/CLKARDCLK
                         clock pessimism              0.099    42.718    
                         clock uncertainty           -0.161    42.557    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.692    41.865    VGA_display/ImageData/dataOut_reg_0_0
  -------------------------------------------------------------------
                         required time                         41.865    
                         arrival time                         -37.038    
  -------------------------------------------------------------------
                         slack                                  4.826    

Slack (MET) :             4.844ns  (required time - arrival time)
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/dataOut_reg_1_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        14.175ns  (logic 8.745ns (61.692%)  route 5.430ns (38.308%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 42.617 - 40.000 ) 
    Source Clock Delay      (SCD):    2.788ns = ( 22.788 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          0.633    25.067    VGA_display/Display/top_y[0]
    SLICE_X78Y69         LUT5 (Prop_lut5_I4_O)        0.116    25.183 r  VGA_display/Display/imgAddress1_i_1/O
                         net (fo=8, routed)           0.761    25.944    VGA_display/A[16]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.045    29.989 r  VGA_display/imgAddress1/P[16]
                         net (fo=1, routed)           0.438    30.427    VGA_display/imgAddress1_n_89
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[16]_P[0])
                                                      1.820    32.247 r  VGA_display/imgAddress/P[0]
                         net (fo=2, routed)           0.702    32.949    VGA_display/Display/P[0]
    SLICE_X77Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.475 r  VGA_display/Display/dataOut_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.475    VGA_display/Display/dataOut_reg_0_0_i_2_n_0
    SLICE_X77Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.809 f  VGA_display/Display/i__carry_i_1__0/O[1]
                         net (fo=2, routed)           0.534    34.343    VGA_display/Display/imgAddress[4]
    SLICE_X78Y66         LUT1 (Prop_lut1_I0_O)        0.303    34.646 r  VGA_display/Display/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    34.646    VGA_display/Display_n_11
    SLICE_X78Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.159 r  VGA_display/imgAddress_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.159    VGA_display/imgAddress_inferred__0/i__carry__0_n_0
    SLICE_X78Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.276 r  VGA_display/imgAddress_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    35.276    VGA_display/imgAddress_inferred__0/i__carry__1_n_0
    SLICE_X78Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.599 r  VGA_display/imgAddress_inferred__0/i__carry__2/O[1]
                         net (fo=8, routed)           1.364    36.964    VGA_display/ImageData/imgAddress__0[13]
    RAMB36_X1Y11         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_1_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.553    42.617    VGA_display/ImageData/clk
    RAMB36_X1Y11         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_1_0/CLKARDCLK
                         clock pessimism              0.099    42.717    
                         clock uncertainty           -0.161    42.556    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    41.808    VGA_display/ImageData/dataOut_reg_1_0
  -------------------------------------------------------------------
                         required time                         41.808    
                         arrival time                         -36.964    
  -------------------------------------------------------------------
                         slack                                  4.844    

Slack (MET) :             4.883ns  (required time - arrival time)
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/dataOut_reg_1_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        14.135ns  (logic 8.620ns (60.984%)  route 5.515ns (39.016%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 42.617 - 40.000 ) 
    Source Clock Delay      (SCD):    2.788ns = ( 22.788 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          0.633    25.067    VGA_display/Display/top_y[0]
    SLICE_X78Y69         LUT5 (Prop_lut5_I4_O)        0.116    25.183 r  VGA_display/Display/imgAddress1_i_1/O
                         net (fo=8, routed)           0.761    25.944    VGA_display/A[16]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.045    29.989 r  VGA_display/imgAddress1/P[16]
                         net (fo=1, routed)           0.438    30.427    VGA_display/imgAddress1_n_89
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[16]_P[0])
                                                      1.820    32.247 r  VGA_display/imgAddress/P[0]
                         net (fo=2, routed)           0.702    32.949    VGA_display/Display/P[0]
    SLICE_X77Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.475 r  VGA_display/Display/dataOut_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.475    VGA_display/Display/dataOut_reg_0_0_i_2_n_0
    SLICE_X77Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.809 f  VGA_display/Display/i__carry_i_1__0/O[1]
                         net (fo=2, routed)           0.534    34.343    VGA_display/Display/imgAddress[4]
    SLICE_X78Y66         LUT1 (Prop_lut1_I0_O)        0.303    34.646 r  VGA_display/Display/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    34.646    VGA_display/Display_n_11
    SLICE_X78Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.159 r  VGA_display/imgAddress_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.159    VGA_display/imgAddress_inferred__0/i__carry__0_n_0
    SLICE_X78Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    35.474 r  VGA_display/imgAddress_inferred__0/i__carry__1/O[3]
                         net (fo=8, routed)           1.449    36.923    VGA_display/ImageData/imgAddress__0[11]
    RAMB36_X1Y11         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_1_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.553    42.617    VGA_display/ImageData/clk
    RAMB36_X1Y11         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_1_0/CLKARDCLK
                         clock pessimism              0.099    42.717    
                         clock uncertainty           -0.161    42.556    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.749    41.807    VGA_display/ImageData/dataOut_reg_1_0
  -------------------------------------------------------------------
                         required time                         41.807    
                         arrival time                         -36.923    
  -------------------------------------------------------------------
                         slack                                  4.883    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 CPU/xm_PC/dffe_gen[0].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/mw_PC/dffe_gen[0].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns = ( 22.406 - 20.000 ) 
    Source Clock Delay      (SCD):    1.810ns = ( 21.810 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.550    21.810    CPU/xm_PC/dffe_gen[0].dff/clk0
    SLICE_X54Y73         FDCE                                         r  CPU/xm_PC/dffe_gen[0].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         FDCE (Prop_fdce_C_Q)         0.164    21.974 r  CPU/xm_PC/dffe_gen[0].dff/q_reg/Q
                         net (fo=1, routed)           0.116    22.090    CPU/mw_PC/dffe_gen[0].dff/q_reg_0
    SLICE_X55Y73         FDCE                                         r  CPU/mw_PC/dffe_gen[0].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.113    21.203    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.259 r  q_reg_i_6/O
                         net (fo=1, routed)           0.301    21.560    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.589 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.817    22.406    CPU/mw_PC/dffe_gen[0].dff/clk0
    SLICE_X55Y73         FDCE                                         r  CPU/mw_PC/dffe_gen[0].dff/q_reg/C
                         clock pessimism             -0.583    21.823    
    SLICE_X55Y73         FDCE (Hold_fdce_C_D)         0.070    21.893    CPU/mw_PC/dffe_gen[0].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.893    
                         arrival time                          22.090    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 CPU/md_unit/divide/AQ/d_flip_flop[24].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[25].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.454%)  route 0.149ns (44.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.558     0.688    CPU/md_unit/divide/AQ/d_flip_flop[24].dff/clk_out1
    SLICE_X47Y80         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[24].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDCE (Prop_fdce_C_Q)         0.141     0.829 r  CPU/md_unit/divide/AQ/d_flip_flop[24].dff/q_reg/Q
                         net (fo=1, routed)           0.149     0.978    CPU/md_unit/A/dffe_gen[25].dff/AQ_out[0]
    SLICE_X46Y81         LUT5 (Prop_lut5_I4_O)        0.045     1.023 r  CPU/md_unit/A/dffe_gen[25].dff/q_i_1__93/O
                         net (fo=1, routed)           0.000     1.023    CPU/md_unit/divide/AQ/d_flip_flop[25].dff/q_reg_1
    SLICE_X46Y81         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[25].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.828     0.918    CPU/md_unit/divide/AQ/d_flip_flop[25].dff/clk_out1
    SLICE_X46Y81         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[25].dff/q_reg/C
                         clock pessimism             -0.215     0.703    
    SLICE_X46Y81         FDCE (Hold_fdce_C_D)         0.121     0.824    CPU/md_unit/divide/AQ/d_flip_flop[25].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[10].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[10].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns = ( 22.413 - 20.000 ) 
    Source Clock Delay      (SCD):    1.815ns = ( 21.815 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.555    21.815    CPU/fd_pc/dffe_gen[10].dff/clk0
    SLICE_X50Y69         FDCE                                         r  CPU/fd_pc/dffe_gen[10].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y69         FDCE (Prop_fdce_C_Q)         0.164    21.979 r  CPU/fd_pc/dffe_gen[10].dff/q_reg/Q
                         net (fo=1, routed)           0.110    22.089    CPU/dx_pc/dffe_gen[10].dff/q_reg_4
    SLICE_X50Y68         FDCE                                         r  CPU/dx_pc/dffe_gen[10].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.113    21.203    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.259 r  q_reg_i_6/O
                         net (fo=1, routed)           0.301    21.560    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.589 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.824    22.413    CPU/dx_pc/dffe_gen[10].dff/clk0
    SLICE_X50Y68         FDCE                                         r  CPU/dx_pc/dffe_gen[10].dff/q_reg/C
                         clock pessimism             -0.583    21.830    
    SLICE_X50Y68         FDCE (Hold_fdce_C_D)         0.059    21.889    CPU/dx_pc/dffe_gen[10].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.889    
                         arrival time                          22.089    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 CPU/xm_PC/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/mw_PC/dffe_gen[28].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.667%)  route 0.161ns (53.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns = ( 22.413 - 20.000 ) 
    Source Clock Delay      (SCD):    1.817ns = ( 21.817 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.557    21.817    CPU/xm_PC/dffe_gen[28].dff/clk0
    SLICE_X31Y76         FDCE                                         r  CPU/xm_PC/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDCE (Prop_fdce_C_Q)         0.141    21.958 r  CPU/xm_PC/dffe_gen[28].dff/q_reg/Q
                         net (fo=1, routed)           0.161    22.119    CPU/mw_PC/dffe_gen[28].dff/q_reg_0
    SLICE_X37Y76         FDCE                                         r  CPU/mw_PC/dffe_gen[28].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.113    21.203    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.259 r  q_reg_i_6/O
                         net (fo=1, routed)           0.301    21.560    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.589 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.824    22.413    CPU/mw_PC/dffe_gen[28].dff/clk0
    SLICE_X37Y76         FDCE                                         r  CPU/mw_PC/dffe_gen[28].dff/q_reg/C
                         clock pessimism             -0.563    21.850    
    SLICE_X37Y76         FDCE (Hold_fdce_C_D)         0.066    21.916    CPU/mw_PC/dffe_gen[28].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.916    
                         arrival time                          22.119    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[21].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[21].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.352%)  route 0.116ns (47.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns = ( 22.419 - 20.000 ) 
    Source Clock Delay      (SCD):    1.822ns = ( 21.822 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.562    21.822    CPU/fd_pc/dffe_gen[21].dff/clk0
    SLICE_X41Y65         FDCE                                         r  CPU/fd_pc/dffe_gen[21].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDCE (Prop_fdce_C_Q)         0.128    21.950 r  CPU/fd_pc/dffe_gen[21].dff/q_reg/Q
                         net (fo=1, routed)           0.116    22.066    CPU/dx_pc/dffe_gen[21].dff/q_reg_2
    SLICE_X42Y65         FDCE                                         r  CPU/dx_pc/dffe_gen[21].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.113    21.203    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.259 r  q_reg_i_6/O
                         net (fo=1, routed)           0.301    21.560    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.589 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.830    22.419    CPU/dx_pc/dffe_gen[21].dff/clk0
    SLICE_X42Y65         FDCE                                         r  CPU/dx_pc/dffe_gen[21].dff/q_reg/C
                         clock pessimism             -0.563    21.856    
    SLICE_X42Y65         FDCE (Hold_fdce_C_D)         0.005    21.861    CPU/dx_pc/dffe_gen[21].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.861    
                         arrival time                          22.066    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 CPU/md_unit/multiply/AQ/d_flip_flop[40].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[38].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.586%)  route 0.155ns (45.414%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.557     0.687    CPU/md_unit/multiply/AQ/d_flip_flop[40].dff/clk_out1
    SLICE_X59Y79         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[40].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDCE (Prop_fdce_C_Q)         0.141     0.828 r  CPU/md_unit/multiply/AQ/d_flip_flop[40].dff/q_reg/Q
                         net (fo=4, routed)           0.155     0.982    CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/AQ_out[8]
    SLICE_X60Y78         LUT5 (Prop_lut5_I1_O)        0.045     1.027 r  CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_i_1__137/O
                         net (fo=1, routed)           0.000     1.027    CPU/md_unit/multiply/AQ/d_flip_flop[38].dff/q_reg_2
    SLICE_X60Y78         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[38].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.825     0.915    CPU/md_unit/multiply/AQ/d_flip_flop[38].dff/clk_out1
    SLICE_X60Y78         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[38].dff/q_reg/C
                         clock pessimism             -0.215     0.700    
    SLICE_X60Y78         FDCE (Hold_fdce_C_D)         0.120     0.820    CPU/md_unit/multiply/AQ/d_flip_flop[38].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[7].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[7].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns = ( 22.414 - 20.000 ) 
    Source Clock Delay      (SCD):    1.817ns = ( 21.817 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.557    21.817    CPU/fd_pc/dffe_gen[7].dff/clk0
    SLICE_X55Y66         FDCE                                         r  CPU/fd_pc/dffe_gen[7].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDCE (Prop_fdce_C_Q)         0.141    21.958 r  CPU/fd_pc/dffe_gen[7].dff/q_reg/Q
                         net (fo=1, routed)           0.153    22.111    CPU/dx_pc/dffe_gen[7].dff/q_reg_0
    SLICE_X53Y66         FDCE                                         r  CPU/dx_pc/dffe_gen[7].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.113    21.203    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.259 r  q_reg_i_6/O
                         net (fo=1, routed)           0.301    21.560    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.589 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.825    22.414    CPU/dx_pc/dffe_gen[7].dff/clk0
    SLICE_X53Y66         FDCE                                         r  CPU/dx_pc/dffe_gen[7].dff/q_reg/C
                         clock pessimism             -0.583    21.831    
    SLICE_X53Y66         FDCE (Hold_fdce_C_D)         0.070    21.901    CPU/dx_pc/dffe_gen[7].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.901    
                         arrival time                          22.111    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[24].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[24].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns = ( 22.419 - 20.000 ) 
    Source Clock Delay      (SCD):    1.820ns = ( 21.820 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.560    21.820    CPU/fd_pc/dffe_gen[24].dff/clk0
    SLICE_X41Y67         FDCE                                         r  CPU/fd_pc/dffe_gen[24].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.141    21.961 r  CPU/fd_pc/dffe_gen[24].dff/q_reg/Q
                         net (fo=1, routed)           0.153    22.114    CPU/dx_pc/dffe_gen[24].dff/q_reg_2
    SLICE_X39Y67         FDCE                                         r  CPU/dx_pc/dffe_gen[24].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.113    21.203    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.259 r  q_reg_i_6/O
                         net (fo=1, routed)           0.301    21.560    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.589 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.830    22.419    CPU/dx_pc/dffe_gen[24].dff/clk0
    SLICE_X39Y67         FDCE                                         r  CPU/dx_pc/dffe_gen[24].dff/q_reg/C
                         clock pessimism             -0.585    21.834    
    SLICE_X39Y67         FDCE (Hold_fdce_C_D)         0.070    21.904    CPU/dx_pc/dffe_gen[24].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.904    
                         arrival time                          22.114    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[23].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[23].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.463%)  route 0.169ns (54.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns = ( 22.418 - 20.000 ) 
    Source Clock Delay      (SCD):    1.821ns = ( 21.821 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.561    21.821    CPU/fd_pc/dffe_gen[23].dff/clk0
    SLICE_X41Y66         FDCE                                         r  CPU/fd_pc/dffe_gen[23].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDCE (Prop_fdce_C_Q)         0.141    21.962 r  CPU/fd_pc/dffe_gen[23].dff/q_reg/Q
                         net (fo=1, routed)           0.169    22.131    CPU/dx_pc/dffe_gen[23].dff/q_reg_0
    SLICE_X42Y66         FDCE                                         r  CPU/dx_pc/dffe_gen[23].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.113    21.203    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.259 r  q_reg_i_6/O
                         net (fo=1, routed)           0.301    21.560    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.589 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.829    22.418    CPU/dx_pc/dffe_gen[23].dff/clk0
    SLICE_X42Y66         FDCE                                         r  CPU/dx_pc/dffe_gen[23].dff/q_reg/C
                         clock pessimism             -0.563    21.855    
    SLICE_X42Y66         FDCE (Hold_fdce_C_D)         0.063    21.918    CPU/dx_pc/dffe_gen[23].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.918    
                         arrival time                          22.131    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[16].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[16].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns = ( 22.418 - 20.000 ) 
    Source Clock Delay      (SCD):    1.821ns = ( 21.821 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.583ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.561    21.821    CPU/fd_pc/dffe_gen[16].dff/clk0
    SLICE_X44Y66         FDCE                                         r  CPU/fd_pc/dffe_gen[16].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDCE (Prop_fdce_C_Q)         0.141    21.962 r  CPU/fd_pc/dffe_gen[16].dff/q_reg/Q
                         net (fo=1, routed)           0.157    22.119    CPU/dx_pc/dffe_gen[16].dff/q_reg_2
    SLICE_X43Y66         FDCE                                         r  CPU/dx_pc/dffe_gen[16].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.113    21.203    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.259 r  q_reg_i_6/O
                         net (fo=1, routed)           0.301    21.560    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.589 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.829    22.418    CPU/dx_pc/dffe_gen[16].dff/clk0
    SLICE_X43Y66         FDCE                                         r  CPU/dx_pc/dffe_gen[16].dff/q_reg/C
                         clock pessimism             -0.583    21.835    
    SLICE_X43Y66         FDCE (Hold_fdce_C_D)         0.070    21.905    CPU/dx_pc/dffe_gen[16].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -21.905    
                         arrival time                          22.119    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X2Y16    VGA_display/ImageDataBTN/MemoryArray_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X3Y16    VGA_display/ImageDataBTN/MemoryArray_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X2Y20    VGA_display/ImageDataBTN/MemoryArray_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X3Y14    VGA_display/ImageDataBTN/MemoryArray_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X1Y16    VGA_display/ImageDataBTN/MemoryArray_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X1Y20    VGA_display/ImageDataBTN/MemoryArray_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X2Y18    VGA_display/ImageDataBTN/MemoryArray_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X3Y18    VGA_display/ImageDataBTN/MemoryArray_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X2Y17    VGA_display/ImageDataBTN/MemoryArray_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         40.000      36.637     RAMB36_X3Y17    VGA_display/ImageDataBTN/MemoryArray_reg_1_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y74    LED_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y74    LED_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y70    LED_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y70    LED_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y70    LED_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y70    LED_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y70    LED_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y70    LED_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y70    LED_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y70    LED_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y74    LED_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X51Y74    LED_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y70    LED_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y70    LED_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y70    LED_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y70    LED_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y70    LED_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y70    LED_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y70    LED_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y70    LED_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.489ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.489ns  (required time - arrival time)
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/dataOut_reg_0_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        14.513ns  (logic 8.745ns (60.255%)  route 5.768ns (39.745%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 42.618 - 40.000 ) 
    Source Clock Delay      (SCD):    2.788ns = ( 22.788 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          0.633    25.067    VGA_display/Display/top_y[0]
    SLICE_X78Y69         LUT5 (Prop_lut5_I4_O)        0.116    25.183 r  VGA_display/Display/imgAddress1_i_1/O
                         net (fo=8, routed)           0.761    25.944    VGA_display/A[16]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.045    29.989 r  VGA_display/imgAddress1/P[16]
                         net (fo=1, routed)           0.438    30.427    VGA_display/imgAddress1_n_89
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[16]_P[0])
                                                      1.820    32.247 r  VGA_display/imgAddress/P[0]
                         net (fo=2, routed)           0.702    32.949    VGA_display/Display/P[0]
    SLICE_X77Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.475 r  VGA_display/Display/dataOut_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.475    VGA_display/Display/dataOut_reg_0_0_i_2_n_0
    SLICE_X77Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.809 f  VGA_display/Display/i__carry_i_1__0/O[1]
                         net (fo=2, routed)           0.534    34.343    VGA_display/Display/imgAddress[4]
    SLICE_X78Y66         LUT1 (Prop_lut1_I0_O)        0.303    34.646 r  VGA_display/Display/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    34.646    VGA_display/Display_n_11
    SLICE_X78Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.159 r  VGA_display/imgAddress_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.159    VGA_display/imgAddress_inferred__0/i__carry__0_n_0
    SLICE_X78Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.276 r  VGA_display/imgAddress_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    35.276    VGA_display/imgAddress_inferred__0/i__carry__1_n_0
    SLICE_X78Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.599 r  VGA_display/imgAddress_inferred__0/i__carry__2/O[1]
                         net (fo=8, routed)           1.702    37.302    VGA_display/ImageData/imgAddress__0[13]
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.554    42.618    VGA_display/ImageData/clk
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/CLKARDCLK
                         clock pessimism              0.099    42.718    
                         clock uncertainty           -0.180    42.538    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    41.790    VGA_display/ImageData/dataOut_reg_0_0
  -------------------------------------------------------------------
                         required time                         41.790    
                         arrival time                         -37.302    
  -------------------------------------------------------------------
                         slack                                  4.489    

Slack (MET) :             4.528ns  (required time - arrival time)
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/dataOut_reg_0_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        14.473ns  (logic 8.620ns (59.559%)  route 5.853ns (40.441%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 42.618 - 40.000 ) 
    Source Clock Delay      (SCD):    2.788ns = ( 22.788 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          0.633    25.067    VGA_display/Display/top_y[0]
    SLICE_X78Y69         LUT5 (Prop_lut5_I4_O)        0.116    25.183 r  VGA_display/Display/imgAddress1_i_1/O
                         net (fo=8, routed)           0.761    25.944    VGA_display/A[16]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.045    29.989 r  VGA_display/imgAddress1/P[16]
                         net (fo=1, routed)           0.438    30.427    VGA_display/imgAddress1_n_89
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[16]_P[0])
                                                      1.820    32.247 r  VGA_display/imgAddress/P[0]
                         net (fo=2, routed)           0.702    32.949    VGA_display/Display/P[0]
    SLICE_X77Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.475 r  VGA_display/Display/dataOut_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.475    VGA_display/Display/dataOut_reg_0_0_i_2_n_0
    SLICE_X77Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.809 f  VGA_display/Display/i__carry_i_1__0/O[1]
                         net (fo=2, routed)           0.534    34.343    VGA_display/Display/imgAddress[4]
    SLICE_X78Y66         LUT1 (Prop_lut1_I0_O)        0.303    34.646 r  VGA_display/Display/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    34.646    VGA_display/Display_n_11
    SLICE_X78Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.159 r  VGA_display/imgAddress_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.159    VGA_display/imgAddress_inferred__0/i__carry__0_n_0
    SLICE_X78Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    35.474 r  VGA_display/imgAddress_inferred__0/i__carry__1/O[3]
                         net (fo=8, routed)           1.787    37.261    VGA_display/ImageData/imgAddress__0[11]
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.554    42.618    VGA_display/ImageData/clk
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/CLKARDCLK
                         clock pessimism              0.099    42.718    
                         clock uncertainty           -0.180    42.538    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.749    41.789    VGA_display/ImageData/dataOut_reg_0_0
  -------------------------------------------------------------------
                         required time                         41.789    
                         arrival time                         -37.261    
  -------------------------------------------------------------------
                         slack                                  4.528    

Slack (MET) :             4.599ns  (required time - arrival time)
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/dataOut_reg_0_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        14.403ns  (logic 8.628ns (59.905%)  route 5.775ns (40.095%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 42.618 - 40.000 ) 
    Source Clock Delay      (SCD):    2.788ns = ( 22.788 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          0.633    25.067    VGA_display/Display/top_y[0]
    SLICE_X78Y69         LUT5 (Prop_lut5_I4_O)        0.116    25.183 r  VGA_display/Display/imgAddress1_i_1/O
                         net (fo=8, routed)           0.761    25.944    VGA_display/A[16]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.045    29.989 r  VGA_display/imgAddress1/P[16]
                         net (fo=1, routed)           0.438    30.427    VGA_display/imgAddress1_n_89
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[16]_P[0])
                                                      1.820    32.247 r  VGA_display/imgAddress/P[0]
                         net (fo=2, routed)           0.702    32.949    VGA_display/Display/P[0]
    SLICE_X77Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.475 r  VGA_display/Display/dataOut_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.475    VGA_display/Display/dataOut_reg_0_0_i_2_n_0
    SLICE_X77Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.809 f  VGA_display/Display/i__carry_i_1__0/O[1]
                         net (fo=2, routed)           0.534    34.343    VGA_display/Display/imgAddress[4]
    SLICE_X78Y66         LUT1 (Prop_lut1_I0_O)        0.303    34.646 r  VGA_display/Display/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    34.646    VGA_display/Display_n_11
    SLICE_X78Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.159 r  VGA_display/imgAddress_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.159    VGA_display/imgAddress_inferred__0/i__carry__0_n_0
    SLICE_X78Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.482 r  VGA_display/imgAddress_inferred__0/i__carry__1/O[1]
                         net (fo=8, routed)           1.709    37.191    VGA_display/ImageData/imgAddress__0[9]
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.554    42.618    VGA_display/ImageData/clk
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/CLKARDCLK
                         clock pessimism              0.099    42.718    
                         clock uncertainty           -0.180    42.538    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.748    41.790    VGA_display/ImageData/dataOut_reg_0_0
  -------------------------------------------------------------------
                         required time                         41.790    
                         arrival time                         -37.191    
  -------------------------------------------------------------------
                         slack                                  4.599    

Slack (MET) :             4.612ns  (required time - arrival time)
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/dataOut_reg_0_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        14.401ns  (logic 8.641ns (60.003%)  route 5.760ns (39.997%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 42.618 - 40.000 ) 
    Source Clock Delay      (SCD):    2.788ns = ( 22.788 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          0.633    25.067    VGA_display/Display/top_y[0]
    SLICE_X78Y69         LUT5 (Prop_lut5_I4_O)        0.116    25.183 r  VGA_display/Display/imgAddress1_i_1/O
                         net (fo=8, routed)           0.761    25.944    VGA_display/A[16]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.045    29.989 r  VGA_display/imgAddress1/P[16]
                         net (fo=1, routed)           0.438    30.427    VGA_display/imgAddress1_n_89
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[16]_P[0])
                                                      1.820    32.247 r  VGA_display/imgAddress/P[0]
                         net (fo=2, routed)           0.702    32.949    VGA_display/Display/P[0]
    SLICE_X77Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.475 r  VGA_display/Display/dataOut_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.475    VGA_display/Display/dataOut_reg_0_0_i_2_n_0
    SLICE_X77Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.809 f  VGA_display/Display/i__carry_i_1__0/O[1]
                         net (fo=2, routed)           0.534    34.343    VGA_display/Display/imgAddress[4]
    SLICE_X78Y66         LUT1 (Prop_lut1_I0_O)        0.303    34.646 r  VGA_display/Display/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    34.646    VGA_display/Display_n_11
    SLICE_X78Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.159 r  VGA_display/imgAddress_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.159    VGA_display/imgAddress_inferred__0/i__carry__0_n_0
    SLICE_X78Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.276 r  VGA_display/imgAddress_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    35.276    VGA_display/imgAddress_inferred__0/i__carry__1_n_0
    SLICE_X78Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.495 r  VGA_display/imgAddress_inferred__0/i__carry__2/O[0]
                         net (fo=8, routed)           1.694    37.189    VGA_display/ImageData/imgAddress__0[12]
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.554    42.618    VGA_display/ImageData/clk
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/CLKARDCLK
                         clock pessimism              0.099    42.718    
                         clock uncertainty           -0.180    42.538    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.737    41.801    VGA_display/ImageData/dataOut_reg_0_0
  -------------------------------------------------------------------
                         required time                         41.801    
                         arrival time                         -37.189    
  -------------------------------------------------------------------
                         slack                                  4.612    

Slack (MET) :             4.617ns  (required time - arrival time)
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/dataOut_reg_0_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        14.390ns  (logic 8.544ns (59.375%)  route 5.846ns (40.625%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 42.618 - 40.000 ) 
    Source Clock Delay      (SCD):    2.788ns = ( 22.788 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          0.633    25.067    VGA_display/Display/top_y[0]
    SLICE_X78Y69         LUT5 (Prop_lut5_I4_O)        0.116    25.183 r  VGA_display/Display/imgAddress1_i_1/O
                         net (fo=8, routed)           0.761    25.944    VGA_display/A[16]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.045    29.989 r  VGA_display/imgAddress1/P[16]
                         net (fo=1, routed)           0.438    30.427    VGA_display/imgAddress1_n_89
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[16]_P[0])
                                                      1.820    32.247 r  VGA_display/imgAddress/P[0]
                         net (fo=2, routed)           0.702    32.949    VGA_display/Display/P[0]
    SLICE_X77Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.475 r  VGA_display/Display/dataOut_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.475    VGA_display/Display/dataOut_reg_0_0_i_2_n_0
    SLICE_X77Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.809 f  VGA_display/Display/i__carry_i_1__0/O[1]
                         net (fo=2, routed)           0.534    34.343    VGA_display/Display/imgAddress[4]
    SLICE_X78Y66         LUT1 (Prop_lut1_I0_O)        0.303    34.646 r  VGA_display/Display/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    34.646    VGA_display/Display_n_11
    SLICE_X78Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.159 r  VGA_display/imgAddress_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.159    VGA_display/imgAddress_inferred__0/i__carry__0_n_0
    SLICE_X78Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.398 r  VGA_display/imgAddress_inferred__0/i__carry__1/O[2]
                         net (fo=8, routed)           1.780    37.178    VGA_display/ImageData/imgAddress__0[10]
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.554    42.618    VGA_display/ImageData/clk
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/CLKARDCLK
                         clock pessimism              0.099    42.718    
                         clock uncertainty           -0.180    42.538    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.743    41.795    VGA_display/ImageData/dataOut_reg_0_0
  -------------------------------------------------------------------
                         required time                         41.795    
                         arrival time                         -37.178    
  -------------------------------------------------------------------
                         slack                                  4.617    

Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/dataOut_reg_0_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        14.233ns  (logic 8.524ns (59.891%)  route 5.708ns (40.109%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 42.618 - 40.000 ) 
    Source Clock Delay      (SCD):    2.788ns = ( 22.788 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          0.633    25.067    VGA_display/Display/top_y[0]
    SLICE_X78Y69         LUT5 (Prop_lut5_I4_O)        0.116    25.183 r  VGA_display/Display/imgAddress1_i_1/O
                         net (fo=8, routed)           0.761    25.944    VGA_display/A[16]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.045    29.989 r  VGA_display/imgAddress1/P[16]
                         net (fo=1, routed)           0.438    30.427    VGA_display/imgAddress1_n_89
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[16]_P[0])
                                                      1.820    32.247 r  VGA_display/imgAddress/P[0]
                         net (fo=2, routed)           0.702    32.949    VGA_display/Display/P[0]
    SLICE_X77Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.475 r  VGA_display/Display/dataOut_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.475    VGA_display/Display/dataOut_reg_0_0_i_2_n_0
    SLICE_X77Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.809 f  VGA_display/Display/i__carry_i_1__0/O[1]
                         net (fo=2, routed)           0.534    34.343    VGA_display/Display/imgAddress[4]
    SLICE_X78Y66         LUT1 (Prop_lut1_I0_O)        0.303    34.646 r  VGA_display/Display/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    34.646    VGA_display/Display_n_11
    SLICE_X78Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.159 r  VGA_display/imgAddress_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.159    VGA_display/imgAddress_inferred__0/i__carry__0_n_0
    SLICE_X78Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.378 r  VGA_display/imgAddress_inferred__0/i__carry__1/O[0]
                         net (fo=8, routed)           1.642    37.021    VGA_display/ImageData/imgAddress__0[8]
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.554    42.618    VGA_display/ImageData/clk
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/CLKARDCLK
                         clock pessimism              0.099    42.718    
                         clock uncertainty           -0.180    42.538    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.737    41.801    VGA_display/ImageData/dataOut_reg_0_0
  -------------------------------------------------------------------
                         required time                         41.801    
                         arrival time                         -37.021    
  -------------------------------------------------------------------
                         slack                                  4.780    

Slack (MET) :             4.804ns  (required time - arrival time)
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/dataOut_reg_0_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        14.320ns  (logic 8.753ns (61.125%)  route 5.567ns (38.875%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 42.618 - 40.000 ) 
    Source Clock Delay      (SCD):    2.788ns = ( 22.788 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          0.633    25.067    VGA_display/Display/top_y[0]
    SLICE_X78Y69         LUT5 (Prop_lut5_I4_O)        0.116    25.183 r  VGA_display/Display/imgAddress1_i_1/O
                         net (fo=8, routed)           0.761    25.944    VGA_display/A[16]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.045    29.989 r  VGA_display/imgAddress1/P[16]
                         net (fo=1, routed)           0.438    30.427    VGA_display/imgAddress1_n_89
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[16]_P[0])
                                                      1.820    32.247 r  VGA_display/imgAddress/P[0]
                         net (fo=2, routed)           0.702    32.949    VGA_display/Display/P[0]
    SLICE_X77Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.475 r  VGA_display/Display/dataOut_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.475    VGA_display/Display/dataOut_reg_0_0_i_2_n_0
    SLICE_X77Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.809 f  VGA_display/Display/i__carry_i_1__0/O[1]
                         net (fo=2, routed)           0.534    34.343    VGA_display/Display/imgAddress[4]
    SLICE_X78Y66         LUT1 (Prop_lut1_I0_O)        0.303    34.646 r  VGA_display/Display/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    34.646    VGA_display/Display_n_11
    SLICE_X78Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.159 r  VGA_display/imgAddress_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.159    VGA_display/imgAddress_inferred__0/i__carry__0_n_0
    SLICE_X78Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.276 r  VGA_display/imgAddress_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    35.276    VGA_display/imgAddress_inferred__0/i__carry__1_n_0
    SLICE_X78Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    35.607 f  VGA_display/imgAddress_inferred__0/i__carry__2/O[3]
                         net (fo=9, routed)           1.501    37.108    VGA_display/ImageData/dataOut_reg_1_1_0
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.554    42.618    VGA_display/ImageData/clk
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/CLKARDCLK
                         clock pessimism              0.099    42.718    
                         clock uncertainty           -0.180    42.538    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.626    41.912    VGA_display/ImageData/dataOut_reg_0_0
  -------------------------------------------------------------------
                         required time                         41.912    
                         arrival time                         -37.108    
  -------------------------------------------------------------------
                         slack                                  4.804    

Slack (MET) :             4.808ns  (required time - arrival time)
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/dataOut_reg_0_0/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        14.250ns  (logic 8.661ns (60.779%)  route 5.589ns (39.221%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 42.618 - 40.000 ) 
    Source Clock Delay      (SCD):    2.788ns = ( 22.788 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          0.633    25.067    VGA_display/Display/top_y[0]
    SLICE_X78Y69         LUT5 (Prop_lut5_I4_O)        0.116    25.183 r  VGA_display/Display/imgAddress1_i_1/O
                         net (fo=8, routed)           0.761    25.944    VGA_display/A[16]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.045    29.989 r  VGA_display/imgAddress1/P[16]
                         net (fo=1, routed)           0.438    30.427    VGA_display/imgAddress1_n_89
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[16]_P[0])
                                                      1.820    32.247 r  VGA_display/imgAddress/P[0]
                         net (fo=2, routed)           0.702    32.949    VGA_display/Display/P[0]
    SLICE_X77Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.475 r  VGA_display/Display/dataOut_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.475    VGA_display/Display/dataOut_reg_0_0_i_2_n_0
    SLICE_X77Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.809 f  VGA_display/Display/i__carry_i_1__0/O[1]
                         net (fo=2, routed)           0.534    34.343    VGA_display/Display/imgAddress[4]
    SLICE_X78Y66         LUT1 (Prop_lut1_I0_O)        0.303    34.646 r  VGA_display/Display/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    34.646    VGA_display/Display_n_11
    SLICE_X78Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.159 r  VGA_display/imgAddress_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.159    VGA_display/imgAddress_inferred__0/i__carry__0_n_0
    SLICE_X78Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.276 r  VGA_display/imgAddress_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    35.276    VGA_display/imgAddress_inferred__0/i__carry__1_n_0
    SLICE_X78Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.515 r  VGA_display/imgAddress_inferred__0/i__carry__2/O[2]
                         net (fo=8, routed)           1.523    37.038    VGA_display/ImageData/imgAddress__0[14]
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.554    42.618    VGA_display/ImageData/clk
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/CLKARDCLK
                         clock pessimism              0.099    42.718    
                         clock uncertainty           -0.180    42.538    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.692    41.846    VGA_display/ImageData/dataOut_reg_0_0
  -------------------------------------------------------------------
                         required time                         41.846    
                         arrival time                         -37.038    
  -------------------------------------------------------------------
                         slack                                  4.808    

Slack (MET) :             4.826ns  (required time - arrival time)
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/dataOut_reg_1_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        14.175ns  (logic 8.745ns (61.692%)  route 5.430ns (38.308%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 42.617 - 40.000 ) 
    Source Clock Delay      (SCD):    2.788ns = ( 22.788 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          0.633    25.067    VGA_display/Display/top_y[0]
    SLICE_X78Y69         LUT5 (Prop_lut5_I4_O)        0.116    25.183 r  VGA_display/Display/imgAddress1_i_1/O
                         net (fo=8, routed)           0.761    25.944    VGA_display/A[16]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.045    29.989 r  VGA_display/imgAddress1/P[16]
                         net (fo=1, routed)           0.438    30.427    VGA_display/imgAddress1_n_89
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[16]_P[0])
                                                      1.820    32.247 r  VGA_display/imgAddress/P[0]
                         net (fo=2, routed)           0.702    32.949    VGA_display/Display/P[0]
    SLICE_X77Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.475 r  VGA_display/Display/dataOut_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.475    VGA_display/Display/dataOut_reg_0_0_i_2_n_0
    SLICE_X77Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.809 f  VGA_display/Display/i__carry_i_1__0/O[1]
                         net (fo=2, routed)           0.534    34.343    VGA_display/Display/imgAddress[4]
    SLICE_X78Y66         LUT1 (Prop_lut1_I0_O)        0.303    34.646 r  VGA_display/Display/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    34.646    VGA_display/Display_n_11
    SLICE_X78Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.159 r  VGA_display/imgAddress_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.159    VGA_display/imgAddress_inferred__0/i__carry__0_n_0
    SLICE_X78Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.276 r  VGA_display/imgAddress_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    35.276    VGA_display/imgAddress_inferred__0/i__carry__1_n_0
    SLICE_X78Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.599 r  VGA_display/imgAddress_inferred__0/i__carry__2/O[1]
                         net (fo=8, routed)           1.364    36.964    VGA_display/ImageData/imgAddress__0[13]
    RAMB36_X1Y11         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_1_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.553    42.617    VGA_display/ImageData/clk
    RAMB36_X1Y11         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_1_0/CLKARDCLK
                         clock pessimism              0.099    42.717    
                         clock uncertainty           -0.180    42.537    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    41.789    VGA_display/ImageData/dataOut_reg_1_0
  -------------------------------------------------------------------
                         required time                         41.789    
                         arrival time                         -36.964    
  -------------------------------------------------------------------
                         slack                                  4.826    

Slack (MET) :             4.865ns  (required time - arrival time)
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/dataOut_reg_1_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        14.135ns  (logic 8.620ns (60.984%)  route 5.515ns (39.016%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 42.617 - 40.000 ) 
    Source Clock Delay      (SCD):    2.788ns = ( 22.788 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          0.633    25.067    VGA_display/Display/top_y[0]
    SLICE_X78Y69         LUT5 (Prop_lut5_I4_O)        0.116    25.183 r  VGA_display/Display/imgAddress1_i_1/O
                         net (fo=8, routed)           0.761    25.944    VGA_display/A[16]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.045    29.989 r  VGA_display/imgAddress1/P[16]
                         net (fo=1, routed)           0.438    30.427    VGA_display/imgAddress1_n_89
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[16]_P[0])
                                                      1.820    32.247 r  VGA_display/imgAddress/P[0]
                         net (fo=2, routed)           0.702    32.949    VGA_display/Display/P[0]
    SLICE_X77Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.475 r  VGA_display/Display/dataOut_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.475    VGA_display/Display/dataOut_reg_0_0_i_2_n_0
    SLICE_X77Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.809 f  VGA_display/Display/i__carry_i_1__0/O[1]
                         net (fo=2, routed)           0.534    34.343    VGA_display/Display/imgAddress[4]
    SLICE_X78Y66         LUT1 (Prop_lut1_I0_O)        0.303    34.646 r  VGA_display/Display/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    34.646    VGA_display/Display_n_11
    SLICE_X78Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.159 r  VGA_display/imgAddress_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.159    VGA_display/imgAddress_inferred__0/i__carry__0_n_0
    SLICE_X78Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    35.474 r  VGA_display/imgAddress_inferred__0/i__carry__1/O[3]
                         net (fo=8, routed)           1.449    36.923    VGA_display/ImageData/imgAddress__0[11]
    RAMB36_X1Y11         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_1_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.553    42.617    VGA_display/ImageData/clk
    RAMB36_X1Y11         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_1_0/CLKARDCLK
                         clock pessimism              0.099    42.717    
                         clock uncertainty           -0.180    42.537    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.749    41.788    VGA_display/ImageData/dataOut_reg_1_0
  -------------------------------------------------------------------
                         required time                         41.788    
                         arrival time                         -36.923    
  -------------------------------------------------------------------
                         slack                                  4.865    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 CPU/xm_PC/dffe_gen[0].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/mw_PC/dffe_gen[0].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns = ( 22.406 - 20.000 ) 
    Source Clock Delay      (SCD):    1.810ns = ( 21.810 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.550    21.810    CPU/xm_PC/dffe_gen[0].dff/clk0
    SLICE_X54Y73         FDCE                                         r  CPU/xm_PC/dffe_gen[0].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         FDCE (Prop_fdce_C_Q)         0.164    21.974 r  CPU/xm_PC/dffe_gen[0].dff/q_reg/Q
                         net (fo=1, routed)           0.116    22.090    CPU/mw_PC/dffe_gen[0].dff/q_reg_0
    SLICE_X55Y73         FDCE                                         r  CPU/mw_PC/dffe_gen[0].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.113    21.203    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.259 r  q_reg_i_6/O
                         net (fo=1, routed)           0.301    21.560    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.589 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.817    22.406    CPU/mw_PC/dffe_gen[0].dff/clk0
    SLICE_X55Y73         FDCE                                         r  CPU/mw_PC/dffe_gen[0].dff/q_reg/C
                         clock pessimism             -0.583    21.823    
                         clock uncertainty            0.180    22.003    
    SLICE_X55Y73         FDCE (Hold_fdce_C_D)         0.070    22.073    CPU/mw_PC/dffe_gen[0].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -22.073    
                         arrival time                          22.090    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 CPU/md_unit/divide/AQ/d_flip_flop[24].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[25].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.454%)  route 0.149ns (44.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.558     0.688    CPU/md_unit/divide/AQ/d_flip_flop[24].dff/clk_out1
    SLICE_X47Y80         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[24].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDCE (Prop_fdce_C_Q)         0.141     0.829 r  CPU/md_unit/divide/AQ/d_flip_flop[24].dff/q_reg/Q
                         net (fo=1, routed)           0.149     0.978    CPU/md_unit/A/dffe_gen[25].dff/AQ_out[0]
    SLICE_X46Y81         LUT5 (Prop_lut5_I4_O)        0.045     1.023 r  CPU/md_unit/A/dffe_gen[25].dff/q_i_1__93/O
                         net (fo=1, routed)           0.000     1.023    CPU/md_unit/divide/AQ/d_flip_flop[25].dff/q_reg_1
    SLICE_X46Y81         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[25].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.828     0.918    CPU/md_unit/divide/AQ/d_flip_flop[25].dff/clk_out1
    SLICE_X46Y81         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[25].dff/q_reg/C
                         clock pessimism             -0.215     0.703    
                         clock uncertainty            0.180     0.882    
    SLICE_X46Y81         FDCE (Hold_fdce_C_D)         0.121     1.003    CPU/md_unit/divide/AQ/d_flip_flop[25].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.003    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[10].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[10].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns = ( 22.413 - 20.000 ) 
    Source Clock Delay      (SCD):    1.815ns = ( 21.815 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.555    21.815    CPU/fd_pc/dffe_gen[10].dff/clk0
    SLICE_X50Y69         FDCE                                         r  CPU/fd_pc/dffe_gen[10].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y69         FDCE (Prop_fdce_C_Q)         0.164    21.979 r  CPU/fd_pc/dffe_gen[10].dff/q_reg/Q
                         net (fo=1, routed)           0.110    22.089    CPU/dx_pc/dffe_gen[10].dff/q_reg_4
    SLICE_X50Y68         FDCE                                         r  CPU/dx_pc/dffe_gen[10].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.113    21.203    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.259 r  q_reg_i_6/O
                         net (fo=1, routed)           0.301    21.560    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.589 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.824    22.413    CPU/dx_pc/dffe_gen[10].dff/clk0
    SLICE_X50Y68         FDCE                                         r  CPU/dx_pc/dffe_gen[10].dff/q_reg/C
                         clock pessimism             -0.583    21.830    
                         clock uncertainty            0.180    22.010    
    SLICE_X50Y68         FDCE (Hold_fdce_C_D)         0.059    22.069    CPU/dx_pc/dffe_gen[10].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -22.069    
                         arrival time                          22.089    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 CPU/xm_PC/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/mw_PC/dffe_gen[28].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.667%)  route 0.161ns (53.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns = ( 22.413 - 20.000 ) 
    Source Clock Delay      (SCD):    1.817ns = ( 21.817 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.557    21.817    CPU/xm_PC/dffe_gen[28].dff/clk0
    SLICE_X31Y76         FDCE                                         r  CPU/xm_PC/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDCE (Prop_fdce_C_Q)         0.141    21.958 r  CPU/xm_PC/dffe_gen[28].dff/q_reg/Q
                         net (fo=1, routed)           0.161    22.119    CPU/mw_PC/dffe_gen[28].dff/q_reg_0
    SLICE_X37Y76         FDCE                                         r  CPU/mw_PC/dffe_gen[28].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.113    21.203    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.259 r  q_reg_i_6/O
                         net (fo=1, routed)           0.301    21.560    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.589 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.824    22.413    CPU/mw_PC/dffe_gen[28].dff/clk0
    SLICE_X37Y76         FDCE                                         r  CPU/mw_PC/dffe_gen[28].dff/q_reg/C
                         clock pessimism             -0.563    21.850    
                         clock uncertainty            0.180    22.030    
    SLICE_X37Y76         FDCE (Hold_fdce_C_D)         0.066    22.096    CPU/mw_PC/dffe_gen[28].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -22.096    
                         arrival time                          22.119    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[21].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[21].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.352%)  route 0.116ns (47.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns = ( 22.419 - 20.000 ) 
    Source Clock Delay      (SCD):    1.822ns = ( 21.822 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.562    21.822    CPU/fd_pc/dffe_gen[21].dff/clk0
    SLICE_X41Y65         FDCE                                         r  CPU/fd_pc/dffe_gen[21].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDCE (Prop_fdce_C_Q)         0.128    21.950 r  CPU/fd_pc/dffe_gen[21].dff/q_reg/Q
                         net (fo=1, routed)           0.116    22.066    CPU/dx_pc/dffe_gen[21].dff/q_reg_2
    SLICE_X42Y65         FDCE                                         r  CPU/dx_pc/dffe_gen[21].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.113    21.203    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.259 r  q_reg_i_6/O
                         net (fo=1, routed)           0.301    21.560    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.589 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.830    22.419    CPU/dx_pc/dffe_gen[21].dff/clk0
    SLICE_X42Y65         FDCE                                         r  CPU/dx_pc/dffe_gen[21].dff/q_reg/C
                         clock pessimism             -0.563    21.856    
                         clock uncertainty            0.180    22.036    
    SLICE_X42Y65         FDCE (Hold_fdce_C_D)         0.005    22.041    CPU/dx_pc/dffe_gen[21].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -22.041    
                         arrival time                          22.066    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 CPU/md_unit/multiply/AQ/d_flip_flop[40].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[38].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.586%)  route 0.155ns (45.414%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.557     0.687    CPU/md_unit/multiply/AQ/d_flip_flop[40].dff/clk_out1
    SLICE_X59Y79         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[40].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDCE (Prop_fdce_C_Q)         0.141     0.828 r  CPU/md_unit/multiply/AQ/d_flip_flop[40].dff/q_reg/Q
                         net (fo=4, routed)           0.155     0.982    CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/AQ_out[8]
    SLICE_X60Y78         LUT5 (Prop_lut5_I1_O)        0.045     1.027 r  CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_i_1__137/O
                         net (fo=1, routed)           0.000     1.027    CPU/md_unit/multiply/AQ/d_flip_flop[38].dff/q_reg_2
    SLICE_X60Y78         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[38].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.825     0.915    CPU/md_unit/multiply/AQ/d_flip_flop[38].dff/clk_out1
    SLICE_X60Y78         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[38].dff/q_reg/C
                         clock pessimism             -0.215     0.700    
                         clock uncertainty            0.180     0.879    
    SLICE_X60Y78         FDCE (Hold_fdce_C_D)         0.120     0.999    CPU/md_unit/multiply/AQ/d_flip_flop[38].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[7].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[7].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns = ( 22.414 - 20.000 ) 
    Source Clock Delay      (SCD):    1.817ns = ( 21.817 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.557    21.817    CPU/fd_pc/dffe_gen[7].dff/clk0
    SLICE_X55Y66         FDCE                                         r  CPU/fd_pc/dffe_gen[7].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDCE (Prop_fdce_C_Q)         0.141    21.958 r  CPU/fd_pc/dffe_gen[7].dff/q_reg/Q
                         net (fo=1, routed)           0.153    22.111    CPU/dx_pc/dffe_gen[7].dff/q_reg_0
    SLICE_X53Y66         FDCE                                         r  CPU/dx_pc/dffe_gen[7].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.113    21.203    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.259 r  q_reg_i_6/O
                         net (fo=1, routed)           0.301    21.560    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.589 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.825    22.414    CPU/dx_pc/dffe_gen[7].dff/clk0
    SLICE_X53Y66         FDCE                                         r  CPU/dx_pc/dffe_gen[7].dff/q_reg/C
                         clock pessimism             -0.583    21.831    
                         clock uncertainty            0.180    22.011    
    SLICE_X53Y66         FDCE (Hold_fdce_C_D)         0.070    22.081    CPU/dx_pc/dffe_gen[7].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -22.081    
                         arrival time                          22.111    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[24].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[24].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns = ( 22.419 - 20.000 ) 
    Source Clock Delay      (SCD):    1.820ns = ( 21.820 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.560    21.820    CPU/fd_pc/dffe_gen[24].dff/clk0
    SLICE_X41Y67         FDCE                                         r  CPU/fd_pc/dffe_gen[24].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.141    21.961 r  CPU/fd_pc/dffe_gen[24].dff/q_reg/Q
                         net (fo=1, routed)           0.153    22.114    CPU/dx_pc/dffe_gen[24].dff/q_reg_2
    SLICE_X39Y67         FDCE                                         r  CPU/dx_pc/dffe_gen[24].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.113    21.203    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.259 r  q_reg_i_6/O
                         net (fo=1, routed)           0.301    21.560    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.589 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.830    22.419    CPU/dx_pc/dffe_gen[24].dff/clk0
    SLICE_X39Y67         FDCE                                         r  CPU/dx_pc/dffe_gen[24].dff/q_reg/C
                         clock pessimism             -0.585    21.834    
                         clock uncertainty            0.180    22.014    
    SLICE_X39Y67         FDCE (Hold_fdce_C_D)         0.070    22.084    CPU/dx_pc/dffe_gen[24].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -22.084    
                         arrival time                          22.114    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[23].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[23].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.463%)  route 0.169ns (54.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns = ( 22.418 - 20.000 ) 
    Source Clock Delay      (SCD):    1.821ns = ( 21.821 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.561    21.821    CPU/fd_pc/dffe_gen[23].dff/clk0
    SLICE_X41Y66         FDCE                                         r  CPU/fd_pc/dffe_gen[23].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDCE (Prop_fdce_C_Q)         0.141    21.962 r  CPU/fd_pc/dffe_gen[23].dff/q_reg/Q
                         net (fo=1, routed)           0.169    22.131    CPU/dx_pc/dffe_gen[23].dff/q_reg_0
    SLICE_X42Y66         FDCE                                         r  CPU/dx_pc/dffe_gen[23].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.113    21.203    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.259 r  q_reg_i_6/O
                         net (fo=1, routed)           0.301    21.560    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.589 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.829    22.418    CPU/dx_pc/dffe_gen[23].dff/clk0
    SLICE_X42Y66         FDCE                                         r  CPU/dx_pc/dffe_gen[23].dff/q_reg/C
                         clock pessimism             -0.563    21.855    
                         clock uncertainty            0.180    22.035    
    SLICE_X42Y66         FDCE (Hold_fdce_C_D)         0.063    22.098    CPU/dx_pc/dffe_gen[23].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -22.098    
                         arrival time                          22.131    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[16].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[16].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@20.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns = ( 22.418 - 20.000 ) 
    Source Clock Delay      (SCD):    1.821ns = ( 21.821 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.561    21.821    CPU/fd_pc/dffe_gen[16].dff/clk0
    SLICE_X44Y66         FDCE                                         r  CPU/fd_pc/dffe_gen[16].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDCE (Prop_fdce_C_Q)         0.141    21.962 r  CPU/fd_pc/dffe_gen[16].dff/q_reg/Q
                         net (fo=1, routed)           0.157    22.119    CPU/dx_pc/dffe_gen[16].dff/q_reg_2
    SLICE_X43Y66         FDCE                                         r  CPU/dx_pc/dffe_gen[16].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.113    21.203    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.259 r  q_reg_i_6/O
                         net (fo=1, routed)           0.301    21.560    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.589 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.829    22.418    CPU/dx_pc/dffe_gen[16].dff/clk0
    SLICE_X43Y66         FDCE                                         r  CPU/dx_pc/dffe_gen[16].dff/q_reg/C
                         clock pessimism             -0.583    21.835    
                         clock uncertainty            0.180    22.015    
    SLICE_X43Y66         FDCE (Hold_fdce_C_D)         0.070    22.085    CPU/dx_pc/dffe_gen[16].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -22.085    
                         arrival time                          22.119    
  -------------------------------------------------------------------
                         slack                                  0.034    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.489ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.489ns  (required time - arrival time)
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/dataOut_reg_0_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        14.513ns  (logic 8.745ns (60.255%)  route 5.768ns (39.745%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 42.618 - 40.000 ) 
    Source Clock Delay      (SCD):    2.788ns = ( 22.788 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          0.633    25.067    VGA_display/Display/top_y[0]
    SLICE_X78Y69         LUT5 (Prop_lut5_I4_O)        0.116    25.183 r  VGA_display/Display/imgAddress1_i_1/O
                         net (fo=8, routed)           0.761    25.944    VGA_display/A[16]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.045    29.989 r  VGA_display/imgAddress1/P[16]
                         net (fo=1, routed)           0.438    30.427    VGA_display/imgAddress1_n_89
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[16]_P[0])
                                                      1.820    32.247 r  VGA_display/imgAddress/P[0]
                         net (fo=2, routed)           0.702    32.949    VGA_display/Display/P[0]
    SLICE_X77Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.475 r  VGA_display/Display/dataOut_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.475    VGA_display/Display/dataOut_reg_0_0_i_2_n_0
    SLICE_X77Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.809 f  VGA_display/Display/i__carry_i_1__0/O[1]
                         net (fo=2, routed)           0.534    34.343    VGA_display/Display/imgAddress[4]
    SLICE_X78Y66         LUT1 (Prop_lut1_I0_O)        0.303    34.646 r  VGA_display/Display/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    34.646    VGA_display/Display_n_11
    SLICE_X78Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.159 r  VGA_display/imgAddress_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.159    VGA_display/imgAddress_inferred__0/i__carry__0_n_0
    SLICE_X78Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.276 r  VGA_display/imgAddress_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    35.276    VGA_display/imgAddress_inferred__0/i__carry__1_n_0
    SLICE_X78Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.599 r  VGA_display/imgAddress_inferred__0/i__carry__2/O[1]
                         net (fo=8, routed)           1.702    37.302    VGA_display/ImageData/imgAddress__0[13]
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.554    42.618    VGA_display/ImageData/clk
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/CLKARDCLK
                         clock pessimism              0.099    42.718    
                         clock uncertainty           -0.180    42.538    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    41.790    VGA_display/ImageData/dataOut_reg_0_0
  -------------------------------------------------------------------
                         required time                         41.790    
                         arrival time                         -37.302    
  -------------------------------------------------------------------
                         slack                                  4.489    

Slack (MET) :             4.528ns  (required time - arrival time)
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/dataOut_reg_0_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        14.473ns  (logic 8.620ns (59.559%)  route 5.853ns (40.441%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 42.618 - 40.000 ) 
    Source Clock Delay      (SCD):    2.788ns = ( 22.788 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          0.633    25.067    VGA_display/Display/top_y[0]
    SLICE_X78Y69         LUT5 (Prop_lut5_I4_O)        0.116    25.183 r  VGA_display/Display/imgAddress1_i_1/O
                         net (fo=8, routed)           0.761    25.944    VGA_display/A[16]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.045    29.989 r  VGA_display/imgAddress1/P[16]
                         net (fo=1, routed)           0.438    30.427    VGA_display/imgAddress1_n_89
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[16]_P[0])
                                                      1.820    32.247 r  VGA_display/imgAddress/P[0]
                         net (fo=2, routed)           0.702    32.949    VGA_display/Display/P[0]
    SLICE_X77Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.475 r  VGA_display/Display/dataOut_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.475    VGA_display/Display/dataOut_reg_0_0_i_2_n_0
    SLICE_X77Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.809 f  VGA_display/Display/i__carry_i_1__0/O[1]
                         net (fo=2, routed)           0.534    34.343    VGA_display/Display/imgAddress[4]
    SLICE_X78Y66         LUT1 (Prop_lut1_I0_O)        0.303    34.646 r  VGA_display/Display/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    34.646    VGA_display/Display_n_11
    SLICE_X78Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.159 r  VGA_display/imgAddress_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.159    VGA_display/imgAddress_inferred__0/i__carry__0_n_0
    SLICE_X78Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    35.474 r  VGA_display/imgAddress_inferred__0/i__carry__1/O[3]
                         net (fo=8, routed)           1.787    37.261    VGA_display/ImageData/imgAddress__0[11]
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.554    42.618    VGA_display/ImageData/clk
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/CLKARDCLK
                         clock pessimism              0.099    42.718    
                         clock uncertainty           -0.180    42.538    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.749    41.789    VGA_display/ImageData/dataOut_reg_0_0
  -------------------------------------------------------------------
                         required time                         41.789    
                         arrival time                         -37.261    
  -------------------------------------------------------------------
                         slack                                  4.528    

Slack (MET) :             4.599ns  (required time - arrival time)
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/dataOut_reg_0_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        14.403ns  (logic 8.628ns (59.905%)  route 5.775ns (40.095%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 42.618 - 40.000 ) 
    Source Clock Delay      (SCD):    2.788ns = ( 22.788 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          0.633    25.067    VGA_display/Display/top_y[0]
    SLICE_X78Y69         LUT5 (Prop_lut5_I4_O)        0.116    25.183 r  VGA_display/Display/imgAddress1_i_1/O
                         net (fo=8, routed)           0.761    25.944    VGA_display/A[16]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.045    29.989 r  VGA_display/imgAddress1/P[16]
                         net (fo=1, routed)           0.438    30.427    VGA_display/imgAddress1_n_89
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[16]_P[0])
                                                      1.820    32.247 r  VGA_display/imgAddress/P[0]
                         net (fo=2, routed)           0.702    32.949    VGA_display/Display/P[0]
    SLICE_X77Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.475 r  VGA_display/Display/dataOut_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.475    VGA_display/Display/dataOut_reg_0_0_i_2_n_0
    SLICE_X77Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.809 f  VGA_display/Display/i__carry_i_1__0/O[1]
                         net (fo=2, routed)           0.534    34.343    VGA_display/Display/imgAddress[4]
    SLICE_X78Y66         LUT1 (Prop_lut1_I0_O)        0.303    34.646 r  VGA_display/Display/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    34.646    VGA_display/Display_n_11
    SLICE_X78Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.159 r  VGA_display/imgAddress_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.159    VGA_display/imgAddress_inferred__0/i__carry__0_n_0
    SLICE_X78Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.482 r  VGA_display/imgAddress_inferred__0/i__carry__1/O[1]
                         net (fo=8, routed)           1.709    37.191    VGA_display/ImageData/imgAddress__0[9]
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.554    42.618    VGA_display/ImageData/clk
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/CLKARDCLK
                         clock pessimism              0.099    42.718    
                         clock uncertainty           -0.180    42.538    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.748    41.790    VGA_display/ImageData/dataOut_reg_0_0
  -------------------------------------------------------------------
                         required time                         41.790    
                         arrival time                         -37.191    
  -------------------------------------------------------------------
                         slack                                  4.599    

Slack (MET) :             4.612ns  (required time - arrival time)
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/dataOut_reg_0_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        14.401ns  (logic 8.641ns (60.003%)  route 5.760ns (39.997%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 42.618 - 40.000 ) 
    Source Clock Delay      (SCD):    2.788ns = ( 22.788 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          0.633    25.067    VGA_display/Display/top_y[0]
    SLICE_X78Y69         LUT5 (Prop_lut5_I4_O)        0.116    25.183 r  VGA_display/Display/imgAddress1_i_1/O
                         net (fo=8, routed)           0.761    25.944    VGA_display/A[16]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.045    29.989 r  VGA_display/imgAddress1/P[16]
                         net (fo=1, routed)           0.438    30.427    VGA_display/imgAddress1_n_89
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[16]_P[0])
                                                      1.820    32.247 r  VGA_display/imgAddress/P[0]
                         net (fo=2, routed)           0.702    32.949    VGA_display/Display/P[0]
    SLICE_X77Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.475 r  VGA_display/Display/dataOut_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.475    VGA_display/Display/dataOut_reg_0_0_i_2_n_0
    SLICE_X77Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.809 f  VGA_display/Display/i__carry_i_1__0/O[1]
                         net (fo=2, routed)           0.534    34.343    VGA_display/Display/imgAddress[4]
    SLICE_X78Y66         LUT1 (Prop_lut1_I0_O)        0.303    34.646 r  VGA_display/Display/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    34.646    VGA_display/Display_n_11
    SLICE_X78Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.159 r  VGA_display/imgAddress_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.159    VGA_display/imgAddress_inferred__0/i__carry__0_n_0
    SLICE_X78Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.276 r  VGA_display/imgAddress_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    35.276    VGA_display/imgAddress_inferred__0/i__carry__1_n_0
    SLICE_X78Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.495 r  VGA_display/imgAddress_inferred__0/i__carry__2/O[0]
                         net (fo=8, routed)           1.694    37.189    VGA_display/ImageData/imgAddress__0[12]
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.554    42.618    VGA_display/ImageData/clk
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/CLKARDCLK
                         clock pessimism              0.099    42.718    
                         clock uncertainty           -0.180    42.538    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.737    41.801    VGA_display/ImageData/dataOut_reg_0_0
  -------------------------------------------------------------------
                         required time                         41.801    
                         arrival time                         -37.189    
  -------------------------------------------------------------------
                         slack                                  4.612    

Slack (MET) :             4.617ns  (required time - arrival time)
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/dataOut_reg_0_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        14.390ns  (logic 8.544ns (59.375%)  route 5.846ns (40.625%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 42.618 - 40.000 ) 
    Source Clock Delay      (SCD):    2.788ns = ( 22.788 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          0.633    25.067    VGA_display/Display/top_y[0]
    SLICE_X78Y69         LUT5 (Prop_lut5_I4_O)        0.116    25.183 r  VGA_display/Display/imgAddress1_i_1/O
                         net (fo=8, routed)           0.761    25.944    VGA_display/A[16]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.045    29.989 r  VGA_display/imgAddress1/P[16]
                         net (fo=1, routed)           0.438    30.427    VGA_display/imgAddress1_n_89
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[16]_P[0])
                                                      1.820    32.247 r  VGA_display/imgAddress/P[0]
                         net (fo=2, routed)           0.702    32.949    VGA_display/Display/P[0]
    SLICE_X77Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.475 r  VGA_display/Display/dataOut_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.475    VGA_display/Display/dataOut_reg_0_0_i_2_n_0
    SLICE_X77Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.809 f  VGA_display/Display/i__carry_i_1__0/O[1]
                         net (fo=2, routed)           0.534    34.343    VGA_display/Display/imgAddress[4]
    SLICE_X78Y66         LUT1 (Prop_lut1_I0_O)        0.303    34.646 r  VGA_display/Display/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    34.646    VGA_display/Display_n_11
    SLICE_X78Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.159 r  VGA_display/imgAddress_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.159    VGA_display/imgAddress_inferred__0/i__carry__0_n_0
    SLICE_X78Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.398 r  VGA_display/imgAddress_inferred__0/i__carry__1/O[2]
                         net (fo=8, routed)           1.780    37.178    VGA_display/ImageData/imgAddress__0[10]
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.554    42.618    VGA_display/ImageData/clk
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/CLKARDCLK
                         clock pessimism              0.099    42.718    
                         clock uncertainty           -0.180    42.538    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.743    41.795    VGA_display/ImageData/dataOut_reg_0_0
  -------------------------------------------------------------------
                         required time                         41.795    
                         arrival time                         -37.178    
  -------------------------------------------------------------------
                         slack                                  4.617    

Slack (MET) :             4.780ns  (required time - arrival time)
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/dataOut_reg_0_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        14.233ns  (logic 8.524ns (59.891%)  route 5.708ns (40.109%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 42.618 - 40.000 ) 
    Source Clock Delay      (SCD):    2.788ns = ( 22.788 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          0.633    25.067    VGA_display/Display/top_y[0]
    SLICE_X78Y69         LUT5 (Prop_lut5_I4_O)        0.116    25.183 r  VGA_display/Display/imgAddress1_i_1/O
                         net (fo=8, routed)           0.761    25.944    VGA_display/A[16]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.045    29.989 r  VGA_display/imgAddress1/P[16]
                         net (fo=1, routed)           0.438    30.427    VGA_display/imgAddress1_n_89
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[16]_P[0])
                                                      1.820    32.247 r  VGA_display/imgAddress/P[0]
                         net (fo=2, routed)           0.702    32.949    VGA_display/Display/P[0]
    SLICE_X77Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.475 r  VGA_display/Display/dataOut_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.475    VGA_display/Display/dataOut_reg_0_0_i_2_n_0
    SLICE_X77Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.809 f  VGA_display/Display/i__carry_i_1__0/O[1]
                         net (fo=2, routed)           0.534    34.343    VGA_display/Display/imgAddress[4]
    SLICE_X78Y66         LUT1 (Prop_lut1_I0_O)        0.303    34.646 r  VGA_display/Display/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    34.646    VGA_display/Display_n_11
    SLICE_X78Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.159 r  VGA_display/imgAddress_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.159    VGA_display/imgAddress_inferred__0/i__carry__0_n_0
    SLICE_X78Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    35.378 r  VGA_display/imgAddress_inferred__0/i__carry__1/O[0]
                         net (fo=8, routed)           1.642    37.021    VGA_display/ImageData/imgAddress__0[8]
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.554    42.618    VGA_display/ImageData/clk
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/CLKARDCLK
                         clock pessimism              0.099    42.718    
                         clock uncertainty           -0.180    42.538    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.737    41.801    VGA_display/ImageData/dataOut_reg_0_0
  -------------------------------------------------------------------
                         required time                         41.801    
                         arrival time                         -37.021    
  -------------------------------------------------------------------
                         slack                                  4.780    

Slack (MET) :             4.804ns  (required time - arrival time)
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/dataOut_reg_0_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        14.320ns  (logic 8.753ns (61.125%)  route 5.567ns (38.875%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 42.618 - 40.000 ) 
    Source Clock Delay      (SCD):    2.788ns = ( 22.788 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          0.633    25.067    VGA_display/Display/top_y[0]
    SLICE_X78Y69         LUT5 (Prop_lut5_I4_O)        0.116    25.183 r  VGA_display/Display/imgAddress1_i_1/O
                         net (fo=8, routed)           0.761    25.944    VGA_display/A[16]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.045    29.989 r  VGA_display/imgAddress1/P[16]
                         net (fo=1, routed)           0.438    30.427    VGA_display/imgAddress1_n_89
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[16]_P[0])
                                                      1.820    32.247 r  VGA_display/imgAddress/P[0]
                         net (fo=2, routed)           0.702    32.949    VGA_display/Display/P[0]
    SLICE_X77Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.475 r  VGA_display/Display/dataOut_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.475    VGA_display/Display/dataOut_reg_0_0_i_2_n_0
    SLICE_X77Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.809 f  VGA_display/Display/i__carry_i_1__0/O[1]
                         net (fo=2, routed)           0.534    34.343    VGA_display/Display/imgAddress[4]
    SLICE_X78Y66         LUT1 (Prop_lut1_I0_O)        0.303    34.646 r  VGA_display/Display/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    34.646    VGA_display/Display_n_11
    SLICE_X78Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.159 r  VGA_display/imgAddress_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.159    VGA_display/imgAddress_inferred__0/i__carry__0_n_0
    SLICE_X78Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.276 r  VGA_display/imgAddress_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    35.276    VGA_display/imgAddress_inferred__0/i__carry__1_n_0
    SLICE_X78Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    35.607 f  VGA_display/imgAddress_inferred__0/i__carry__2/O[3]
                         net (fo=9, routed)           1.501    37.108    VGA_display/ImageData/dataOut_reg_1_1_0
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/ENARDEN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.554    42.618    VGA_display/ImageData/clk
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/CLKARDCLK
                         clock pessimism              0.099    42.718    
                         clock uncertainty           -0.180    42.538    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.626    41.912    VGA_display/ImageData/dataOut_reg_0_0
  -------------------------------------------------------------------
                         required time                         41.912    
                         arrival time                         -37.108    
  -------------------------------------------------------------------
                         slack                                  4.804    

Slack (MET) :             4.808ns  (required time - arrival time)
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/dataOut_reg_0_0/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        14.250ns  (logic 8.661ns (60.779%)  route 5.589ns (39.221%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 42.618 - 40.000 ) 
    Source Clock Delay      (SCD):    2.788ns = ( 22.788 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          0.633    25.067    VGA_display/Display/top_y[0]
    SLICE_X78Y69         LUT5 (Prop_lut5_I4_O)        0.116    25.183 r  VGA_display/Display/imgAddress1_i_1/O
                         net (fo=8, routed)           0.761    25.944    VGA_display/A[16]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.045    29.989 r  VGA_display/imgAddress1/P[16]
                         net (fo=1, routed)           0.438    30.427    VGA_display/imgAddress1_n_89
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[16]_P[0])
                                                      1.820    32.247 r  VGA_display/imgAddress/P[0]
                         net (fo=2, routed)           0.702    32.949    VGA_display/Display/P[0]
    SLICE_X77Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.475 r  VGA_display/Display/dataOut_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.475    VGA_display/Display/dataOut_reg_0_0_i_2_n_0
    SLICE_X77Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.809 f  VGA_display/Display/i__carry_i_1__0/O[1]
                         net (fo=2, routed)           0.534    34.343    VGA_display/Display/imgAddress[4]
    SLICE_X78Y66         LUT1 (Prop_lut1_I0_O)        0.303    34.646 r  VGA_display/Display/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    34.646    VGA_display/Display_n_11
    SLICE_X78Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.159 r  VGA_display/imgAddress_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.159    VGA_display/imgAddress_inferred__0/i__carry__0_n_0
    SLICE_X78Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.276 r  VGA_display/imgAddress_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    35.276    VGA_display/imgAddress_inferred__0/i__carry__1_n_0
    SLICE_X78Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    35.515 r  VGA_display/imgAddress_inferred__0/i__carry__2/O[2]
                         net (fo=8, routed)           1.523    37.038    VGA_display/ImageData/imgAddress__0[14]
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.554    42.618    VGA_display/ImageData/clk
    RAMB36_X1Y10         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_0_0/CLKARDCLK
                         clock pessimism              0.099    42.718    
                         clock uncertainty           -0.180    42.538    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.692    41.846    VGA_display/ImageData/dataOut_reg_0_0
  -------------------------------------------------------------------
                         required time                         41.846    
                         arrival time                         -37.038    
  -------------------------------------------------------------------
                         slack                                  4.808    

Slack (MET) :             4.826ns  (required time - arrival time)
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/dataOut_reg_1_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        14.175ns  (logic 8.745ns (61.692%)  route 5.430ns (38.308%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 42.617 - 40.000 ) 
    Source Clock Delay      (SCD):    2.788ns = ( 22.788 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          0.633    25.067    VGA_display/Display/top_y[0]
    SLICE_X78Y69         LUT5 (Prop_lut5_I4_O)        0.116    25.183 r  VGA_display/Display/imgAddress1_i_1/O
                         net (fo=8, routed)           0.761    25.944    VGA_display/A[16]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.045    29.989 r  VGA_display/imgAddress1/P[16]
                         net (fo=1, routed)           0.438    30.427    VGA_display/imgAddress1_n_89
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[16]_P[0])
                                                      1.820    32.247 r  VGA_display/imgAddress/P[0]
                         net (fo=2, routed)           0.702    32.949    VGA_display/Display/P[0]
    SLICE_X77Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.475 r  VGA_display/Display/dataOut_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.475    VGA_display/Display/dataOut_reg_0_0_i_2_n_0
    SLICE_X77Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.809 f  VGA_display/Display/i__carry_i_1__0/O[1]
                         net (fo=2, routed)           0.534    34.343    VGA_display/Display/imgAddress[4]
    SLICE_X78Y66         LUT1 (Prop_lut1_I0_O)        0.303    34.646 r  VGA_display/Display/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    34.646    VGA_display/Display_n_11
    SLICE_X78Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.159 r  VGA_display/imgAddress_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.159    VGA_display/imgAddress_inferred__0/i__carry__0_n_0
    SLICE_X78Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.276 r  VGA_display/imgAddress_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    35.276    VGA_display/imgAddress_inferred__0/i__carry__1_n_0
    SLICE_X78Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.599 r  VGA_display/imgAddress_inferred__0/i__carry__2/O[1]
                         net (fo=8, routed)           1.364    36.964    VGA_display/ImageData/imgAddress__0[13]
    RAMB36_X1Y11         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_1_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.553    42.617    VGA_display/ImageData/clk
    RAMB36_X1Y11         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_1_0/CLKARDCLK
                         clock pessimism              0.099    42.717    
                         clock uncertainty           -0.180    42.537    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    41.789    VGA_display/ImageData/dataOut_reg_1_0
  -------------------------------------------------------------------
                         required time                         41.789    
                         arrival time                         -36.964    
  -------------------------------------------------------------------
                         slack                                  4.826    

Slack (MET) :             4.865ns  (required time - arrival time)
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_display/ImageData/dataOut_reg_1_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        14.135ns  (logic 8.620ns (60.984%)  route 5.515ns (39.016%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT1=1 LUT5=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.617ns = ( 42.617 - 40.000 ) 
    Source Clock Delay      (SCD):    2.788ns = ( 22.788 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.099ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          0.633    25.067    VGA_display/Display/top_y[0]
    SLICE_X78Y69         LUT5 (Prop_lut5_I4_O)        0.116    25.183 r  VGA_display/Display/imgAddress1_i_1/O
                         net (fo=8, routed)           0.761    25.944    VGA_display/A[16]
    DSP48_X2Y27          DSP48E1 (Prop_dsp48e1_A[11]_P[16])
                                                      4.045    29.989 r  VGA_display/imgAddress1/P[16]
                         net (fo=1, routed)           0.438    30.427    VGA_display/imgAddress1_n_89
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_C[16]_P[0])
                                                      1.820    32.247 r  VGA_display/imgAddress/P[0]
                         net (fo=2, routed)           0.702    32.949    VGA_display/Display/P[0]
    SLICE_X77Y65         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    33.475 r  VGA_display/Display/dataOut_reg_0_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    33.475    VGA_display/Display/dataOut_reg_0_0_i_2_n_0
    SLICE_X77Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    33.809 f  VGA_display/Display/i__carry_i_1__0/O[1]
                         net (fo=2, routed)           0.534    34.343    VGA_display/Display/imgAddress[4]
    SLICE_X78Y66         LUT1 (Prop_lut1_I0_O)        0.303    34.646 r  VGA_display/Display/i__carry__0_i_5/O
                         net (fo=1, routed)           0.000    34.646    VGA_display/Display_n_11
    SLICE_X78Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    35.159 r  VGA_display/imgAddress_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    35.159    VGA_display/imgAddress_inferred__0/i__carry__0_n_0
    SLICE_X78Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    35.474 r  VGA_display/imgAddress_inferred__0/i__carry__1/O[3]
                         net (fo=8, routed)           1.449    36.923    VGA_display/ImageData/imgAddress__0[11]
    RAMB36_X1Y11         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_1_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.553    42.617    VGA_display/ImageData/clk
    RAMB36_X1Y11         RAMB36E1                                     r  VGA_display/ImageData/dataOut_reg_1_0/CLKARDCLK
                         clock pessimism              0.099    42.717    
                         clock uncertainty           -0.180    42.537    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.749    41.788    VGA_display/ImageData/dataOut_reg_1_0
  -------------------------------------------------------------------
                         required time                         41.788    
                         arrival time                         -36.923    
  -------------------------------------------------------------------
                         slack                                  4.865    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 CPU/xm_PC/dffe_gen[0].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/mw_PC/dffe_gen[0].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns = ( 22.406 - 20.000 ) 
    Source Clock Delay      (SCD):    1.810ns = ( 21.810 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.550    21.810    CPU/xm_PC/dffe_gen[0].dff/clk0
    SLICE_X54Y73         FDCE                                         r  CPU/xm_PC/dffe_gen[0].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         FDCE (Prop_fdce_C_Q)         0.164    21.974 r  CPU/xm_PC/dffe_gen[0].dff/q_reg/Q
                         net (fo=1, routed)           0.116    22.090    CPU/mw_PC/dffe_gen[0].dff/q_reg_0
    SLICE_X55Y73         FDCE                                         r  CPU/mw_PC/dffe_gen[0].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.113    21.203    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.259 r  q_reg_i_6/O
                         net (fo=1, routed)           0.301    21.560    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.589 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.817    22.406    CPU/mw_PC/dffe_gen[0].dff/clk0
    SLICE_X55Y73         FDCE                                         r  CPU/mw_PC/dffe_gen[0].dff/q_reg/C
                         clock pessimism             -0.583    21.823    
                         clock uncertainty            0.180    22.003    
    SLICE_X55Y73         FDCE (Hold_fdce_C_D)         0.070    22.073    CPU/mw_PC/dffe_gen[0].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -22.073    
                         arrival time                          22.090    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 CPU/md_unit/divide/AQ/d_flip_flop[24].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[25].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.454%)  route 0.149ns (44.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.688ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.558     0.688    CPU/md_unit/divide/AQ/d_flip_flop[24].dff/clk_out1
    SLICE_X47Y80         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[24].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDCE (Prop_fdce_C_Q)         0.141     0.829 r  CPU/md_unit/divide/AQ/d_flip_flop[24].dff/q_reg/Q
                         net (fo=1, routed)           0.149     0.978    CPU/md_unit/A/dffe_gen[25].dff/AQ_out[0]
    SLICE_X46Y81         LUT5 (Prop_lut5_I4_O)        0.045     1.023 r  CPU/md_unit/A/dffe_gen[25].dff/q_i_1__93/O
                         net (fo=1, routed)           0.000     1.023    CPU/md_unit/divide/AQ/d_flip_flop[25].dff/q_reg_1
    SLICE_X46Y81         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[25].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.828     0.918    CPU/md_unit/divide/AQ/d_flip_flop[25].dff/clk_out1
    SLICE_X46Y81         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[25].dff/q_reg/C
                         clock pessimism             -0.215     0.703    
                         clock uncertainty            0.180     0.882    
    SLICE_X46Y81         FDCE (Hold_fdce_C_D)         0.121     1.003    CPU/md_unit/divide/AQ/d_flip_flop[25].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -1.003    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[10].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[10].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns = ( 22.413 - 20.000 ) 
    Source Clock Delay      (SCD):    1.815ns = ( 21.815 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.555    21.815    CPU/fd_pc/dffe_gen[10].dff/clk0
    SLICE_X50Y69         FDCE                                         r  CPU/fd_pc/dffe_gen[10].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y69         FDCE (Prop_fdce_C_Q)         0.164    21.979 r  CPU/fd_pc/dffe_gen[10].dff/q_reg/Q
                         net (fo=1, routed)           0.110    22.089    CPU/dx_pc/dffe_gen[10].dff/q_reg_4
    SLICE_X50Y68         FDCE                                         r  CPU/dx_pc/dffe_gen[10].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.113    21.203    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.259 r  q_reg_i_6/O
                         net (fo=1, routed)           0.301    21.560    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.589 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.824    22.413    CPU/dx_pc/dffe_gen[10].dff/clk0
    SLICE_X50Y68         FDCE                                         r  CPU/dx_pc/dffe_gen[10].dff/q_reg/C
                         clock pessimism             -0.583    21.830    
                         clock uncertainty            0.180    22.010    
    SLICE_X50Y68         FDCE (Hold_fdce_C_D)         0.059    22.069    CPU/dx_pc/dffe_gen[10].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -22.069    
                         arrival time                          22.089    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 CPU/xm_PC/dffe_gen[28].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/mw_PC/dffe_gen[28].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.667%)  route 0.161ns (53.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns = ( 22.413 - 20.000 ) 
    Source Clock Delay      (SCD):    1.817ns = ( 21.817 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.557    21.817    CPU/xm_PC/dffe_gen[28].dff/clk0
    SLICE_X31Y76         FDCE                                         r  CPU/xm_PC/dffe_gen[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDCE (Prop_fdce_C_Q)         0.141    21.958 r  CPU/xm_PC/dffe_gen[28].dff/q_reg/Q
                         net (fo=1, routed)           0.161    22.119    CPU/mw_PC/dffe_gen[28].dff/q_reg_0
    SLICE_X37Y76         FDCE                                         r  CPU/mw_PC/dffe_gen[28].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.113    21.203    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.259 r  q_reg_i_6/O
                         net (fo=1, routed)           0.301    21.560    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.589 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.824    22.413    CPU/mw_PC/dffe_gen[28].dff/clk0
    SLICE_X37Y76         FDCE                                         r  CPU/mw_PC/dffe_gen[28].dff/q_reg/C
                         clock pessimism             -0.563    21.850    
                         clock uncertainty            0.180    22.030    
    SLICE_X37Y76         FDCE (Hold_fdce_C_D)         0.066    22.096    CPU/mw_PC/dffe_gen[28].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -22.096    
                         arrival time                          22.119    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[21].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[21].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.352%)  route 0.116ns (47.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns = ( 22.419 - 20.000 ) 
    Source Clock Delay      (SCD):    1.822ns = ( 21.822 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.562    21.822    CPU/fd_pc/dffe_gen[21].dff/clk0
    SLICE_X41Y65         FDCE                                         r  CPU/fd_pc/dffe_gen[21].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y65         FDCE (Prop_fdce_C_Q)         0.128    21.950 r  CPU/fd_pc/dffe_gen[21].dff/q_reg/Q
                         net (fo=1, routed)           0.116    22.066    CPU/dx_pc/dffe_gen[21].dff/q_reg_2
    SLICE_X42Y65         FDCE                                         r  CPU/dx_pc/dffe_gen[21].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.113    21.203    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.259 r  q_reg_i_6/O
                         net (fo=1, routed)           0.301    21.560    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.589 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.830    22.419    CPU/dx_pc/dffe_gen[21].dff/clk0
    SLICE_X42Y65         FDCE                                         r  CPU/dx_pc/dffe_gen[21].dff/q_reg/C
                         clock pessimism             -0.563    21.856    
                         clock uncertainty            0.180    22.036    
    SLICE_X42Y65         FDCE (Hold_fdce_C_D)         0.005    22.041    CPU/dx_pc/dffe_gen[21].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -22.041    
                         arrival time                          22.066    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 CPU/md_unit/multiply/AQ/d_flip_flop[40].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[38].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.586%)  route 0.155ns (45.414%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.687ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.557     0.687    CPU/md_unit/multiply/AQ/d_flip_flop[40].dff/clk_out1
    SLICE_X59Y79         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[40].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y79         FDCE (Prop_fdce_C_Q)         0.141     0.828 r  CPU/md_unit/multiply/AQ/d_flip_flop[40].dff/q_reg/Q
                         net (fo=4, routed)           0.155     0.982    CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/AQ_out[8]
    SLICE_X60Y78         LUT5 (Prop_lut5_I1_O)        0.045     1.027 r  CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_i_1__137/O
                         net (fo=1, routed)           0.000     1.027    CPU/md_unit/multiply/AQ/d_flip_flop[38].dff/q_reg_2
    SLICE_X60Y78         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[38].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.825     0.915    CPU/md_unit/multiply/AQ/d_flip_flop[38].dff/clk_out1
    SLICE_X60Y78         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[38].dff/q_reg/C
                         clock pessimism             -0.215     0.700    
                         clock uncertainty            0.180     0.879    
    SLICE_X60Y78         FDCE (Hold_fdce_C_D)         0.120     0.999    CPU/md_unit/multiply/AQ/d_flip_flop[38].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[7].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[7].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.414ns = ( 22.414 - 20.000 ) 
    Source Clock Delay      (SCD):    1.817ns = ( 21.817 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.557    21.817    CPU/fd_pc/dffe_gen[7].dff/clk0
    SLICE_X55Y66         FDCE                                         r  CPU/fd_pc/dffe_gen[7].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDCE (Prop_fdce_C_Q)         0.141    21.958 r  CPU/fd_pc/dffe_gen[7].dff/q_reg/Q
                         net (fo=1, routed)           0.153    22.111    CPU/dx_pc/dffe_gen[7].dff/q_reg_0
    SLICE_X53Y66         FDCE                                         r  CPU/dx_pc/dffe_gen[7].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.113    21.203    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.259 r  q_reg_i_6/O
                         net (fo=1, routed)           0.301    21.560    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.589 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.825    22.414    CPU/dx_pc/dffe_gen[7].dff/clk0
    SLICE_X53Y66         FDCE                                         r  CPU/dx_pc/dffe_gen[7].dff/q_reg/C
                         clock pessimism             -0.583    21.831    
                         clock uncertainty            0.180    22.011    
    SLICE_X53Y66         FDCE (Hold_fdce_C_D)         0.070    22.081    CPU/dx_pc/dffe_gen[7].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -22.081    
                         arrival time                          22.111    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[24].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[24].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns = ( 22.419 - 20.000 ) 
    Source Clock Delay      (SCD):    1.820ns = ( 21.820 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.560    21.820    CPU/fd_pc/dffe_gen[24].dff/clk0
    SLICE_X41Y67         FDCE                                         r  CPU/fd_pc/dffe_gen[24].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.141    21.961 r  CPU/fd_pc/dffe_gen[24].dff/q_reg/Q
                         net (fo=1, routed)           0.153    22.114    CPU/dx_pc/dffe_gen[24].dff/q_reg_2
    SLICE_X39Y67         FDCE                                         r  CPU/dx_pc/dffe_gen[24].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.113    21.203    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.259 r  q_reg_i_6/O
                         net (fo=1, routed)           0.301    21.560    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.589 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.830    22.419    CPU/dx_pc/dffe_gen[24].dff/clk0
    SLICE_X39Y67         FDCE                                         r  CPU/dx_pc/dffe_gen[24].dff/q_reg/C
                         clock pessimism             -0.585    21.834    
                         clock uncertainty            0.180    22.014    
    SLICE_X39Y67         FDCE (Hold_fdce_C_D)         0.070    22.084    CPU/dx_pc/dffe_gen[24].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -22.084    
                         arrival time                          22.114    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[23].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[23].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.463%)  route 0.169ns (54.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns = ( 22.418 - 20.000 ) 
    Source Clock Delay      (SCD):    1.821ns = ( 21.821 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.561    21.821    CPU/fd_pc/dffe_gen[23].dff/clk0
    SLICE_X41Y66         FDCE                                         r  CPU/fd_pc/dffe_gen[23].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDCE (Prop_fdce_C_Q)         0.141    21.962 r  CPU/fd_pc/dffe_gen[23].dff/q_reg/Q
                         net (fo=1, routed)           0.169    22.131    CPU/dx_pc/dffe_gen[23].dff/q_reg_0
    SLICE_X42Y66         FDCE                                         r  CPU/dx_pc/dffe_gen[23].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.113    21.203    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.259 r  q_reg_i_6/O
                         net (fo=1, routed)           0.301    21.560    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.589 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.829    22.418    CPU/dx_pc/dffe_gen[23].dff/clk0
    SLICE_X42Y66         FDCE                                         r  CPU/dx_pc/dffe_gen[23].dff/q_reg/C
                         clock pessimism             -0.563    21.855    
                         clock uncertainty            0.180    22.035    
    SLICE_X42Y66         FDCE (Hold_fdce_C_D)         0.063    22.098    CPU/dx_pc/dffe_gen[23].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -22.098    
                         arrival time                          22.131    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 CPU/fd_pc/dffe_gen[16].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/dx_pc/dffe_gen[16].dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@20.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns = ( 22.418 - 20.000 ) 
    Source Clock Delay      (SCD):    1.821ns = ( 21.821 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.561    21.821    CPU/fd_pc/dffe_gen[16].dff/clk0
    SLICE_X44Y66         FDCE                                         r  CPU/fd_pc/dffe_gen[16].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y66         FDCE (Prop_fdce_C_Q)         0.141    21.962 r  CPU/fd_pc/dffe_gen[16].dff/q_reg/Q
                         net (fo=1, routed)           0.157    22.119    CPU/dx_pc/dffe_gen[16].dff/q_reg_2
    SLICE_X43Y66         FDCE                                         r  CPU/dx_pc/dffe_gen[16].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.113    21.203    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.259 r  q_reg_i_6/O
                         net (fo=1, routed)           0.301    21.560    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.589 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.829    22.418    CPU/dx_pc/dffe_gen[16].dff/clk0
    SLICE_X43Y66         FDCE                                         r  CPU/dx_pc/dffe_gen[16].dff/q_reg/C
                         clock pessimism             -0.583    21.835    
                         clock uncertainty            0.180    22.015    
    SLICE_X43Y66         FDCE (Hold_fdce_C_D)         0.070    22.085    CPU/dx_pc/dffe_gen[16].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -22.085    
                         arrival time                          22.119    
  -------------------------------------------------------------------
                         slack                                  0.034    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.326ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       21.713ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.326ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[45].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.538ns  (logic 0.788ns (10.453%)  route 6.750ns (89.547%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns = ( 42.564 - 40.000 ) 
    Source Clock Delay      (SCD):    5.931ns = ( 25.931 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        2.292    23.377    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.501 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722    24.223    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.319 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.612    25.931    CPU/dx_insn/dffe_gen[3].dff/clk0
    SLICE_X54Y68         FDCE                                         r  CPU/dx_insn/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDCE (Prop_fdce_C_Q)         0.518    26.449 f  CPU/dx_insn/dffe_gen[3].dff/q_reg/Q
                         net (fo=11, routed)          2.499    28.948    CPU/dx_insn/dffe_gen[4].dff/q_reg_4
    SLICE_X43Y69         LUT6 (Prop_lut6_I5_O)        0.124    29.072 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.113    30.185    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X50Y70         LUT2 (Prop_lut2_I0_O)        0.146    30.331 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          3.139    33.470    CPU/md_unit/multiply/AQ/d_flip_flop[45].dff/q_reg_3
    SLICE_X61Y81         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[45].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.499    42.564    CPU/md_unit/multiply/AQ/d_flip_flop[45].dff/clk_out1
    SLICE_X61Y81         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[45].dff/q_reg/C
                         clock pessimism              0.020    42.584    
                         clock uncertainty           -0.180    42.405    
    SLICE_X61Y81         FDCE (Recov_fdce_C_CLR)     -0.609    41.796    CPU/md_unit/multiply/AQ/d_flip_flop[45].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.796    
                         arrival time                         -33.470    
  -------------------------------------------------------------------
                         slack                                  8.326    

Slack (MET) :             8.390ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[49].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.482ns  (logic 0.792ns (10.585%)  route 6.690ns (89.415%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.572ns = ( 42.572 - 40.000 ) 
    Source Clock Delay      (SCD):    5.931ns = ( 25.931 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        2.292    23.377    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.501 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722    24.223    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.319 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.612    25.931    CPU/dx_insn/dffe_gen[3].dff/clk0
    SLICE_X54Y68         FDCE                                         r  CPU/dx_insn/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDCE (Prop_fdce_C_Q)         0.518    26.449 f  CPU/dx_insn/dffe_gen[3].dff/q_reg/Q
                         net (fo=11, routed)          2.499    28.948    CPU/dx_insn/dffe_gen[4].dff/q_reg_4
    SLICE_X43Y69         LUT6 (Prop_lut6_I5_O)        0.124    29.072 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.845    30.917    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X54Y76         LUT2 (Prop_lut2_I1_O)        0.150    31.067 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          2.347    33.414    CPU/md_unit/divide/AQ/d_flip_flop[49].dff/q_reg_5
    SLICE_X39Y80         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[49].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.507    42.572    CPU/md_unit/divide/AQ/d_flip_flop[49].dff/clk_out1
    SLICE_X39Y80         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[49].dff/q_reg/C
                         clock pessimism              0.020    42.592    
                         clock uncertainty           -0.180    42.413    
    SLICE_X39Y80         FDCE (Recov_fdce_C_CLR)     -0.609    41.804    CPU/md_unit/divide/AQ/d_flip_flop[49].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.804    
                         arrival time                         -33.414    
  -------------------------------------------------------------------
                         slack                                  8.390    

Slack (MET) :             8.390ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.482ns  (logic 0.792ns (10.585%)  route 6.690ns (89.415%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.572ns = ( 42.572 - 40.000 ) 
    Source Clock Delay      (SCD):    5.931ns = ( 25.931 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        2.292    23.377    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.501 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722    24.223    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.319 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.612    25.931    CPU/dx_insn/dffe_gen[3].dff/clk0
    SLICE_X54Y68         FDCE                                         r  CPU/dx_insn/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDCE (Prop_fdce_C_Q)         0.518    26.449 f  CPU/dx_insn/dffe_gen[3].dff/q_reg/Q
                         net (fo=11, routed)          2.499    28.948    CPU/dx_insn/dffe_gen[4].dff/q_reg_4
    SLICE_X43Y69         LUT6 (Prop_lut6_I5_O)        0.124    29.072 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.845    30.917    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X54Y76         LUT2 (Prop_lut2_I1_O)        0.150    31.067 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          2.347    33.414    CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_reg_3
    SLICE_X39Y80         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.507    42.572    CPU/md_unit/divide/AQ/d_flip_flop[56].dff/clk_out1
    SLICE_X39Y80         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_reg/C
                         clock pessimism              0.020    42.592    
                         clock uncertainty           -0.180    42.413    
    SLICE_X39Y80         FDCE (Recov_fdce_C_CLR)     -0.609    41.804    CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.804    
                         arrival time                         -33.414    
  -------------------------------------------------------------------
                         slack                                  8.390    

Slack (MET) :             8.463ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[44].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.400ns  (logic 0.788ns (10.649%)  route 6.612ns (89.351%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 42.563 - 40.000 ) 
    Source Clock Delay      (SCD):    5.931ns = ( 25.931 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        2.292    23.377    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.501 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722    24.223    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.319 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.612    25.931    CPU/dx_insn/dffe_gen[3].dff/clk0
    SLICE_X54Y68         FDCE                                         r  CPU/dx_insn/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDCE (Prop_fdce_C_Q)         0.518    26.449 f  CPU/dx_insn/dffe_gen[3].dff/q_reg/Q
                         net (fo=11, routed)          2.499    28.948    CPU/dx_insn/dffe_gen[4].dff/q_reg_4
    SLICE_X43Y69         LUT6 (Prop_lut6_I5_O)        0.124    29.072 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.113    30.185    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X50Y70         LUT2 (Prop_lut2_I0_O)        0.146    30.331 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          3.000    33.331    CPU/md_unit/multiply/AQ/d_flip_flop[44].dff/q_reg_4
    SLICE_X61Y80         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[44].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.498    42.563    CPU/md_unit/multiply/AQ/d_flip_flop[44].dff/clk_out1
    SLICE_X61Y80         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[44].dff/q_reg/C
                         clock pessimism              0.020    42.583    
                         clock uncertainty           -0.180    42.404    
    SLICE_X61Y80         FDCE (Recov_fdce_C_CLR)     -0.609    41.795    CPU/md_unit/multiply/AQ/d_flip_flop[44].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.795    
                         arrival time                         -33.331    
  -------------------------------------------------------------------
                         slack                                  8.463    

Slack (MET) :             8.515ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.360ns  (logic 0.792ns (10.761%)  route 6.568ns (89.239%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.574ns = ( 42.574 - 40.000 ) 
    Source Clock Delay      (SCD):    5.931ns = ( 25.931 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        2.292    23.377    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.501 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722    24.223    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.319 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.612    25.931    CPU/dx_insn/dffe_gen[3].dff/clk0
    SLICE_X54Y68         FDCE                                         r  CPU/dx_insn/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDCE (Prop_fdce_C_Q)         0.518    26.449 f  CPU/dx_insn/dffe_gen[3].dff/q_reg/Q
                         net (fo=11, routed)          2.499    28.948    CPU/dx_insn/dffe_gen[4].dff/q_reg_4
    SLICE_X43Y69         LUT6 (Prop_lut6_I5_O)        0.124    29.072 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.845    30.917    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X54Y76         LUT2 (Prop_lut2_I1_O)        0.150    31.067 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          2.224    33.291    CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg_5
    SLICE_X35Y81         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.509    42.574    CPU/md_unit/divide/AQ/d_flip_flop[53].dff/clk_out1
    SLICE_X35Y81         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg/C
                         clock pessimism              0.020    42.594    
                         clock uncertainty           -0.180    42.415    
    SLICE_X35Y81         FDCE (Recov_fdce_C_CLR)     -0.609    41.806    CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.806    
                         arrival time                         -33.291    
  -------------------------------------------------------------------
                         slack                                  8.515    

Slack (MET) :             8.663ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.210ns  (logic 0.792ns (10.985%)  route 6.418ns (89.015%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 42.573 - 40.000 ) 
    Source Clock Delay      (SCD):    5.931ns = ( 25.931 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        2.292    23.377    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.501 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722    24.223    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.319 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.612    25.931    CPU/dx_insn/dffe_gen[3].dff/clk0
    SLICE_X54Y68         FDCE                                         r  CPU/dx_insn/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDCE (Prop_fdce_C_Q)         0.518    26.449 f  CPU/dx_insn/dffe_gen[3].dff/q_reg/Q
                         net (fo=11, routed)          2.499    28.948    CPU/dx_insn/dffe_gen[4].dff/q_reg_4
    SLICE_X43Y69         LUT6 (Prop_lut6_I5_O)        0.124    29.072 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.845    30.917    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X54Y76         LUT2 (Prop_lut2_I1_O)        0.150    31.067 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          2.074    33.141    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg_3
    SLICE_X37Y80         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.508    42.573    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/clk_out1
    SLICE_X37Y80         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/C
                         clock pessimism              0.020    42.593    
                         clock uncertainty           -0.180    42.414    
    SLICE_X37Y80         FDCE (Recov_fdce_C_CLR)     -0.609    41.805    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.805    
                         arrival time                         -33.141    
  -------------------------------------------------------------------
                         slack                                  8.663    

Slack (MET) :             8.698ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[42].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.252ns  (logic 0.788ns (10.867%)  route 6.464ns (89.133%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 42.563 - 40.000 ) 
    Source Clock Delay      (SCD):    5.931ns = ( 25.931 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        2.292    23.377    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.501 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722    24.223    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.319 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.612    25.931    CPU/dx_insn/dffe_gen[3].dff/clk0
    SLICE_X54Y68         FDCE                                         r  CPU/dx_insn/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDCE (Prop_fdce_C_Q)         0.518    26.449 f  CPU/dx_insn/dffe_gen[3].dff/q_reg/Q
                         net (fo=11, routed)          2.499    28.948    CPU/dx_insn/dffe_gen[4].dff/q_reg_4
    SLICE_X43Y69         LUT6 (Prop_lut6_I5_O)        0.124    29.072 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.113    30.185    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X50Y70         LUT2 (Prop_lut2_I0_O)        0.146    30.331 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          2.852    33.183    CPU/md_unit/multiply/AQ/d_flip_flop[42].dff/q_reg_2
    SLICE_X60Y79         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[42].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.498    42.563    CPU/md_unit/multiply/AQ/d_flip_flop[42].dff/clk_out1
    SLICE_X60Y79         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[42].dff/q_reg/C
                         clock pessimism              0.020    42.583    
                         clock uncertainty           -0.180    42.404    
    SLICE_X60Y79         FDCE (Recov_fdce_C_CLR)     -0.523    41.881    CPU/md_unit/multiply/AQ/d_flip_flop[42].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.881    
                         arrival time                         -33.183    
  -------------------------------------------------------------------
                         slack                                  8.698    

Slack (MET) :             8.698ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[43].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.252ns  (logic 0.788ns (10.867%)  route 6.464ns (89.133%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 42.563 - 40.000 ) 
    Source Clock Delay      (SCD):    5.931ns = ( 25.931 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        2.292    23.377    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.501 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722    24.223    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.319 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.612    25.931    CPU/dx_insn/dffe_gen[3].dff/clk0
    SLICE_X54Y68         FDCE                                         r  CPU/dx_insn/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDCE (Prop_fdce_C_Q)         0.518    26.449 f  CPU/dx_insn/dffe_gen[3].dff/q_reg/Q
                         net (fo=11, routed)          2.499    28.948    CPU/dx_insn/dffe_gen[4].dff/q_reg_4
    SLICE_X43Y69         LUT6 (Prop_lut6_I5_O)        0.124    29.072 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.113    30.185    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X50Y70         LUT2 (Prop_lut2_I0_O)        0.146    30.331 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          2.852    33.183    CPU/md_unit/multiply/AQ/d_flip_flop[43].dff/q_reg_2
    SLICE_X60Y79         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[43].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.498    42.563    CPU/md_unit/multiply/AQ/d_flip_flop[43].dff/clk_out1
    SLICE_X60Y79         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[43].dff/q_reg/C
                         clock pessimism              0.020    42.583    
                         clock uncertainty           -0.180    42.404    
    SLICE_X60Y79         FDCE (Recov_fdce_C_CLR)     -0.523    41.881    CPU/md_unit/multiply/AQ/d_flip_flop[43].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.881    
                         arrival time                         -33.183    
  -------------------------------------------------------------------
                         slack                                  8.698    

Slack (MET) :             8.715ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.158ns  (logic 0.792ns (11.064%)  route 6.366ns (88.936%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 42.573 - 40.000 ) 
    Source Clock Delay      (SCD):    5.931ns = ( 25.931 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        2.292    23.377    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.501 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722    24.223    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.319 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.612    25.931    CPU/dx_insn/dffe_gen[3].dff/clk0
    SLICE_X54Y68         FDCE                                         r  CPU/dx_insn/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDCE (Prop_fdce_C_Q)         0.518    26.449 f  CPU/dx_insn/dffe_gen[3].dff/q_reg/Q
                         net (fo=11, routed)          2.499    28.948    CPU/dx_insn/dffe_gen[4].dff/q_reg_4
    SLICE_X43Y69         LUT6 (Prop_lut6_I5_O)        0.124    29.072 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.845    30.917    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X54Y76         LUT2 (Prop_lut2_I1_O)        0.150    31.067 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          2.023    33.090    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg_6
    SLICE_X40Y81         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.508    42.573    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/clk_out1
    SLICE_X40Y81         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg/C
                         clock pessimism              0.020    42.593    
                         clock uncertainty           -0.180    42.414    
    SLICE_X40Y81         FDCE (Recov_fdce_C_CLR)     -0.609    41.805    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.805    
                         arrival time                         -33.090    
  -------------------------------------------------------------------
                         slack                                  8.715    

Slack (MET) :             8.715ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[50].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.158ns  (logic 0.792ns (11.064%)  route 6.366ns (88.936%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 42.573 - 40.000 ) 
    Source Clock Delay      (SCD):    5.931ns = ( 25.931 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        2.292    23.377    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.501 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722    24.223    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.319 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.612    25.931    CPU/dx_insn/dffe_gen[3].dff/clk0
    SLICE_X54Y68         FDCE                                         r  CPU/dx_insn/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDCE (Prop_fdce_C_Q)         0.518    26.449 f  CPU/dx_insn/dffe_gen[3].dff/q_reg/Q
                         net (fo=11, routed)          2.499    28.948    CPU/dx_insn/dffe_gen[4].dff/q_reg_4
    SLICE_X43Y69         LUT6 (Prop_lut6_I5_O)        0.124    29.072 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.845    30.917    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X54Y76         LUT2 (Prop_lut2_I1_O)        0.150    31.067 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          2.023    33.090    CPU/md_unit/divide/AQ/d_flip_flop[50].dff/q_reg_3
    SLICE_X40Y81         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[50].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.508    42.573    CPU/md_unit/divide/AQ/d_flip_flop[50].dff/clk_out1
    SLICE_X40Y81         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[50].dff/q_reg/C
                         clock pessimism              0.020    42.593    
                         clock uncertainty           -0.180    42.414    
    SLICE_X40Y81         FDCE (Recov_fdce_C_CLR)     -0.609    41.805    CPU/md_unit/divide/AQ/d_flip_flop[50].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.805    
                         arrival time                         -33.090    
  -------------------------------------------------------------------
                         slack                                  8.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.713ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[10].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.892ns  (logic 0.212ns (23.767%)  route 0.680ns (76.233%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    1.817ns = ( 21.817 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.557    21.817    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X56Y67         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDCE (Prop_fdce_C_Q)         0.164    21.981 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.464    22.445    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X50Y70         LUT2 (Prop_lut2_I1_O)        0.048    22.493 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.216    22.709    CPU/md_unit/multiply/AQ/d_flip_flop[10].dff/q_reg_1
    SLICE_X50Y76         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[10].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.820     0.910    CPU/md_unit/multiply/AQ/d_flip_flop[10].dff/clk_out1
    SLICE_X50Y76         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[10].dff/q_reg/C
                         clock pessimism              0.040     0.950    
                         clock uncertainty            0.180     1.129    
    SLICE_X50Y76         FDCE (Remov_fdce_C_CLR)     -0.133     0.996    CPU/md_unit/multiply/AQ/d_flip_flop[10].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                          22.709    
  -------------------------------------------------------------------
                         slack                                 21.713    

Slack (MET) :             21.713ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[15].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.892ns  (logic 0.212ns (23.767%)  route 0.680ns (76.233%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    1.817ns = ( 21.817 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.557    21.817    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X56Y67         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDCE (Prop_fdce_C_Q)         0.164    21.981 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.464    22.445    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X50Y70         LUT2 (Prop_lut2_I1_O)        0.048    22.493 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.216    22.709    CPU/md_unit/multiply/AQ/d_flip_flop[15].dff/q_reg_1
    SLICE_X50Y76         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[15].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.820     0.910    CPU/md_unit/multiply/AQ/d_flip_flop[15].dff/clk_out1
    SLICE_X50Y76         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[15].dff/q_reg/C
                         clock pessimism              0.040     0.950    
                         clock uncertainty            0.180     1.129    
    SLICE_X50Y76         FDCE (Remov_fdce_C_CLR)     -0.133     0.996    CPU/md_unit/multiply/AQ/d_flip_flop[15].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                          22.709    
  -------------------------------------------------------------------
                         slack                                 21.713    

Slack (MET) :             21.738ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[11].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.892ns  (logic 0.212ns (23.767%)  route 0.680ns (76.233%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    1.817ns = ( 21.817 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.557    21.817    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X56Y67         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDCE (Prop_fdce_C_Q)         0.164    21.981 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.464    22.445    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X50Y70         LUT2 (Prop_lut2_I1_O)        0.048    22.493 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.216    22.709    CPU/md_unit/multiply/AQ/d_flip_flop[11].dff/q_reg_1
    SLICE_X51Y76         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[11].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.820     0.910    CPU/md_unit/multiply/AQ/d_flip_flop[11].dff/clk_out1
    SLICE_X51Y76         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[11].dff/q_reg/C
                         clock pessimism              0.040     0.950    
                         clock uncertainty            0.180     1.129    
    SLICE_X51Y76         FDCE (Remov_fdce_C_CLR)     -0.158     0.971    CPU/md_unit/multiply/AQ/d_flip_flop[11].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                          22.709    
  -------------------------------------------------------------------
                         slack                                 21.738    

Slack (MET) :             21.738ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[13].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.892ns  (logic 0.212ns (23.767%)  route 0.680ns (76.233%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    1.817ns = ( 21.817 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.557    21.817    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X56Y67         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDCE (Prop_fdce_C_Q)         0.164    21.981 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.464    22.445    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X50Y70         LUT2 (Prop_lut2_I1_O)        0.048    22.493 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.216    22.709    CPU/md_unit/multiply/AQ/d_flip_flop[13].dff/q_reg_1
    SLICE_X51Y76         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[13].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.820     0.910    CPU/md_unit/multiply/AQ/d_flip_flop[13].dff/clk_out1
    SLICE_X51Y76         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[13].dff/q_reg/C
                         clock pessimism              0.040     0.950    
                         clock uncertainty            0.180     1.129    
    SLICE_X51Y76         FDCE (Remov_fdce_C_CLR)     -0.158     0.971    CPU/md_unit/multiply/AQ/d_flip_flop[13].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                          22.709    
  -------------------------------------------------------------------
                         slack                                 21.738    

Slack (MET) :             21.835ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.991ns  (logic 0.212ns (21.390%)  route 0.779ns (78.610%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    1.817ns = ( 21.817 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.557    21.817    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X56Y67         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDCE (Prop_fdce_C_Q)         0.164    21.981 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.537    22.518    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X54Y76         LUT2 (Prop_lut2_I0_O)        0.048    22.566 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          0.242    22.808    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg_5
    SLICE_X52Y78         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.822     0.912    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/clk_out1
    SLICE_X52Y78         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg/C
                         clock pessimism              0.040     0.952    
                         clock uncertainty            0.180     1.131    
    SLICE_X52Y78         FDCE (Remov_fdce_C_CLR)     -0.158     0.973    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                          22.808    
  -------------------------------------------------------------------
                         slack                                 21.835    

Slack (MET) :             21.840ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.994ns  (logic 0.212ns (21.334%)  route 0.782ns (78.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.817ns = ( 21.817 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.557    21.817    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X56Y67         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDCE (Prop_fdce_C_Q)         0.164    21.981 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.464    22.445    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X50Y70         LUT2 (Prop_lut2_I1_O)        0.048    22.493 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.317    22.811    CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg_45
    SLICE_X52Y76         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.819     0.909    CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/clk_out1
    SLICE_X52Y76         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg/C
                         clock pessimism              0.040     0.949    
                         clock uncertainty            0.180     1.128    
    SLICE_X52Y76         FDCE (Remov_fdce_C_CLR)     -0.158     0.970    CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                          22.811    
  -------------------------------------------------------------------
                         slack                                 21.840    

Slack (MET) :             21.840ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[4].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.994ns  (logic 0.212ns (21.334%)  route 0.782ns (78.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.817ns = ( 21.817 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.557    21.817    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X56Y67         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDCE (Prop_fdce_C_Q)         0.164    21.981 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.464    22.445    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X50Y70         LUT2 (Prop_lut2_I1_O)        0.048    22.493 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.317    22.811    CPU/md_unit/multiply/AQ/d_flip_flop[4].dff/q_reg_1
    SLICE_X52Y76         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[4].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.819     0.909    CPU/md_unit/multiply/AQ/d_flip_flop[4].dff/clk_out1
    SLICE_X52Y76         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[4].dff/q_reg/C
                         clock pessimism              0.040     0.949    
                         clock uncertainty            0.180     1.128    
    SLICE_X52Y76         FDCE (Remov_fdce_C_CLR)     -0.158     0.970    CPU/md_unit/multiply/AQ/d_flip_flop[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                          22.811    
  -------------------------------------------------------------------
                         slack                                 21.840    

Slack (MET) :             21.840ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.994ns  (logic 0.212ns (21.334%)  route 0.782ns (78.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.817ns = ( 21.817 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.557    21.817    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X56Y67         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDCE (Prop_fdce_C_Q)         0.164    21.981 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.464    22.445    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X50Y70         LUT2 (Prop_lut2_I1_O)        0.048    22.493 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.317    22.811    CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg_1
    SLICE_X52Y76         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.819     0.909    CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/clk_out1
    SLICE_X52Y76         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg/C
                         clock pessimism              0.040     0.949    
                         clock uncertainty            0.180     1.128    
    SLICE_X52Y76         FDCE (Remov_fdce_C_CLR)     -0.158     0.970    CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                          22.811    
  -------------------------------------------------------------------
                         slack                                 21.840    

Slack (MET) :             21.840ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[8].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.994ns  (logic 0.212ns (21.334%)  route 0.782ns (78.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.817ns = ( 21.817 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.557    21.817    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X56Y67         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDCE (Prop_fdce_C_Q)         0.164    21.981 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.464    22.445    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X50Y70         LUT2 (Prop_lut2_I1_O)        0.048    22.493 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.317    22.811    CPU/md_unit/multiply/AQ/d_flip_flop[8].dff/q_reg_1
    SLICE_X52Y76         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[8].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.819     0.909    CPU/md_unit/multiply/AQ/d_flip_flop[8].dff/clk_out1
    SLICE_X52Y76         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[8].dff/q_reg/C
                         clock pessimism              0.040     0.949    
                         clock uncertainty            0.180     1.128    
    SLICE_X52Y76         FDCE (Remov_fdce_C_CLR)     -0.158     0.970    CPU/md_unit/multiply/AQ/d_flip_flop[8].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                          22.811    
  -------------------------------------------------------------------
                         slack                                 21.840    

Slack (MET) :             21.869ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[16].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        1.025ns  (logic 0.212ns (20.681%)  route 0.813ns (79.319%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    1.817ns = ( 21.817 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.557    21.817    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X56Y67         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDCE (Prop_fdce_C_Q)         0.164    21.981 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.464    22.445    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X50Y70         LUT2 (Prop_lut2_I1_O)        0.048    22.493 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.349    22.842    CPU/md_unit/multiply/AQ/d_flip_flop[16].dff/q_reg_1
    SLICE_X48Y76         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[16].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.822     0.912    CPU/md_unit/multiply/AQ/d_flip_flop[16].dff/clk_out1
    SLICE_X48Y76         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[16].dff/q_reg/C
                         clock pessimism              0.040     0.952    
                         clock uncertainty            0.180     1.131    
    SLICE_X48Y76         FDCE (Remov_fdce_C_CLR)     -0.158     0.973    CPU/md_unit/multiply/AQ/d_flip_flop[16].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                          22.842    
  -------------------------------------------------------------------
                         slack                                 21.869    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.326ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       21.713ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.326ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[45].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.538ns  (logic 0.788ns (10.453%)  route 6.750ns (89.547%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns = ( 42.564 - 40.000 ) 
    Source Clock Delay      (SCD):    5.931ns = ( 25.931 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        2.292    23.377    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.501 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722    24.223    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.319 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.612    25.931    CPU/dx_insn/dffe_gen[3].dff/clk0
    SLICE_X54Y68         FDCE                                         r  CPU/dx_insn/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDCE (Prop_fdce_C_Q)         0.518    26.449 f  CPU/dx_insn/dffe_gen[3].dff/q_reg/Q
                         net (fo=11, routed)          2.499    28.948    CPU/dx_insn/dffe_gen[4].dff/q_reg_4
    SLICE_X43Y69         LUT6 (Prop_lut6_I5_O)        0.124    29.072 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.113    30.185    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X50Y70         LUT2 (Prop_lut2_I0_O)        0.146    30.331 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          3.139    33.470    CPU/md_unit/multiply/AQ/d_flip_flop[45].dff/q_reg_3
    SLICE_X61Y81         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[45].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.499    42.564    CPU/md_unit/multiply/AQ/d_flip_flop[45].dff/clk_out1
    SLICE_X61Y81         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[45].dff/q_reg/C
                         clock pessimism              0.020    42.584    
                         clock uncertainty           -0.180    42.405    
    SLICE_X61Y81         FDCE (Recov_fdce_C_CLR)     -0.609    41.796    CPU/md_unit/multiply/AQ/d_flip_flop[45].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.796    
                         arrival time                         -33.470    
  -------------------------------------------------------------------
                         slack                                  8.326    

Slack (MET) :             8.390ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[49].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.482ns  (logic 0.792ns (10.585%)  route 6.690ns (89.415%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.572ns = ( 42.572 - 40.000 ) 
    Source Clock Delay      (SCD):    5.931ns = ( 25.931 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        2.292    23.377    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.501 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722    24.223    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.319 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.612    25.931    CPU/dx_insn/dffe_gen[3].dff/clk0
    SLICE_X54Y68         FDCE                                         r  CPU/dx_insn/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDCE (Prop_fdce_C_Q)         0.518    26.449 f  CPU/dx_insn/dffe_gen[3].dff/q_reg/Q
                         net (fo=11, routed)          2.499    28.948    CPU/dx_insn/dffe_gen[4].dff/q_reg_4
    SLICE_X43Y69         LUT6 (Prop_lut6_I5_O)        0.124    29.072 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.845    30.917    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X54Y76         LUT2 (Prop_lut2_I1_O)        0.150    31.067 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          2.347    33.414    CPU/md_unit/divide/AQ/d_flip_flop[49].dff/q_reg_5
    SLICE_X39Y80         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[49].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.507    42.572    CPU/md_unit/divide/AQ/d_flip_flop[49].dff/clk_out1
    SLICE_X39Y80         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[49].dff/q_reg/C
                         clock pessimism              0.020    42.592    
                         clock uncertainty           -0.180    42.413    
    SLICE_X39Y80         FDCE (Recov_fdce_C_CLR)     -0.609    41.804    CPU/md_unit/divide/AQ/d_flip_flop[49].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.804    
                         arrival time                         -33.414    
  -------------------------------------------------------------------
                         slack                                  8.390    

Slack (MET) :             8.390ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.482ns  (logic 0.792ns (10.585%)  route 6.690ns (89.415%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.572ns = ( 42.572 - 40.000 ) 
    Source Clock Delay      (SCD):    5.931ns = ( 25.931 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        2.292    23.377    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.501 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722    24.223    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.319 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.612    25.931    CPU/dx_insn/dffe_gen[3].dff/clk0
    SLICE_X54Y68         FDCE                                         r  CPU/dx_insn/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDCE (Prop_fdce_C_Q)         0.518    26.449 f  CPU/dx_insn/dffe_gen[3].dff/q_reg/Q
                         net (fo=11, routed)          2.499    28.948    CPU/dx_insn/dffe_gen[4].dff/q_reg_4
    SLICE_X43Y69         LUT6 (Prop_lut6_I5_O)        0.124    29.072 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.845    30.917    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X54Y76         LUT2 (Prop_lut2_I1_O)        0.150    31.067 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          2.347    33.414    CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_reg_3
    SLICE_X39Y80         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.507    42.572    CPU/md_unit/divide/AQ/d_flip_flop[56].dff/clk_out1
    SLICE_X39Y80         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_reg/C
                         clock pessimism              0.020    42.592    
                         clock uncertainty           -0.180    42.413    
    SLICE_X39Y80         FDCE (Recov_fdce_C_CLR)     -0.609    41.804    CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.804    
                         arrival time                         -33.414    
  -------------------------------------------------------------------
                         slack                                  8.390    

Slack (MET) :             8.463ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[44].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.400ns  (logic 0.788ns (10.649%)  route 6.612ns (89.351%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 42.563 - 40.000 ) 
    Source Clock Delay      (SCD):    5.931ns = ( 25.931 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        2.292    23.377    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.501 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722    24.223    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.319 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.612    25.931    CPU/dx_insn/dffe_gen[3].dff/clk0
    SLICE_X54Y68         FDCE                                         r  CPU/dx_insn/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDCE (Prop_fdce_C_Q)         0.518    26.449 f  CPU/dx_insn/dffe_gen[3].dff/q_reg/Q
                         net (fo=11, routed)          2.499    28.948    CPU/dx_insn/dffe_gen[4].dff/q_reg_4
    SLICE_X43Y69         LUT6 (Prop_lut6_I5_O)        0.124    29.072 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.113    30.185    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X50Y70         LUT2 (Prop_lut2_I0_O)        0.146    30.331 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          3.000    33.331    CPU/md_unit/multiply/AQ/d_flip_flop[44].dff/q_reg_4
    SLICE_X61Y80         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[44].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.498    42.563    CPU/md_unit/multiply/AQ/d_flip_flop[44].dff/clk_out1
    SLICE_X61Y80         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[44].dff/q_reg/C
                         clock pessimism              0.020    42.583    
                         clock uncertainty           -0.180    42.404    
    SLICE_X61Y80         FDCE (Recov_fdce_C_CLR)     -0.609    41.795    CPU/md_unit/multiply/AQ/d_flip_flop[44].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.795    
                         arrival time                         -33.331    
  -------------------------------------------------------------------
                         slack                                  8.463    

Slack (MET) :             8.515ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.360ns  (logic 0.792ns (10.761%)  route 6.568ns (89.239%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.574ns = ( 42.574 - 40.000 ) 
    Source Clock Delay      (SCD):    5.931ns = ( 25.931 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        2.292    23.377    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.501 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722    24.223    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.319 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.612    25.931    CPU/dx_insn/dffe_gen[3].dff/clk0
    SLICE_X54Y68         FDCE                                         r  CPU/dx_insn/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDCE (Prop_fdce_C_Q)         0.518    26.449 f  CPU/dx_insn/dffe_gen[3].dff/q_reg/Q
                         net (fo=11, routed)          2.499    28.948    CPU/dx_insn/dffe_gen[4].dff/q_reg_4
    SLICE_X43Y69         LUT6 (Prop_lut6_I5_O)        0.124    29.072 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.845    30.917    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X54Y76         LUT2 (Prop_lut2_I1_O)        0.150    31.067 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          2.224    33.291    CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg_5
    SLICE_X35Y81         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.509    42.574    CPU/md_unit/divide/AQ/d_flip_flop[53].dff/clk_out1
    SLICE_X35Y81         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg/C
                         clock pessimism              0.020    42.594    
                         clock uncertainty           -0.180    42.415    
    SLICE_X35Y81         FDCE (Recov_fdce_C_CLR)     -0.609    41.806    CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.806    
                         arrival time                         -33.291    
  -------------------------------------------------------------------
                         slack                                  8.515    

Slack (MET) :             8.663ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.210ns  (logic 0.792ns (10.985%)  route 6.418ns (89.015%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 42.573 - 40.000 ) 
    Source Clock Delay      (SCD):    5.931ns = ( 25.931 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        2.292    23.377    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.501 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722    24.223    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.319 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.612    25.931    CPU/dx_insn/dffe_gen[3].dff/clk0
    SLICE_X54Y68         FDCE                                         r  CPU/dx_insn/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDCE (Prop_fdce_C_Q)         0.518    26.449 f  CPU/dx_insn/dffe_gen[3].dff/q_reg/Q
                         net (fo=11, routed)          2.499    28.948    CPU/dx_insn/dffe_gen[4].dff/q_reg_4
    SLICE_X43Y69         LUT6 (Prop_lut6_I5_O)        0.124    29.072 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.845    30.917    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X54Y76         LUT2 (Prop_lut2_I1_O)        0.150    31.067 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          2.074    33.141    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg_3
    SLICE_X37Y80         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.508    42.573    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/clk_out1
    SLICE_X37Y80         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/C
                         clock pessimism              0.020    42.593    
                         clock uncertainty           -0.180    42.414    
    SLICE_X37Y80         FDCE (Recov_fdce_C_CLR)     -0.609    41.805    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.805    
                         arrival time                         -33.141    
  -------------------------------------------------------------------
                         slack                                  8.663    

Slack (MET) :             8.698ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[42].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.252ns  (logic 0.788ns (10.867%)  route 6.464ns (89.133%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 42.563 - 40.000 ) 
    Source Clock Delay      (SCD):    5.931ns = ( 25.931 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        2.292    23.377    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.501 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722    24.223    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.319 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.612    25.931    CPU/dx_insn/dffe_gen[3].dff/clk0
    SLICE_X54Y68         FDCE                                         r  CPU/dx_insn/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDCE (Prop_fdce_C_Q)         0.518    26.449 f  CPU/dx_insn/dffe_gen[3].dff/q_reg/Q
                         net (fo=11, routed)          2.499    28.948    CPU/dx_insn/dffe_gen[4].dff/q_reg_4
    SLICE_X43Y69         LUT6 (Prop_lut6_I5_O)        0.124    29.072 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.113    30.185    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X50Y70         LUT2 (Prop_lut2_I0_O)        0.146    30.331 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          2.852    33.183    CPU/md_unit/multiply/AQ/d_flip_flop[42].dff/q_reg_2
    SLICE_X60Y79         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[42].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.498    42.563    CPU/md_unit/multiply/AQ/d_flip_flop[42].dff/clk_out1
    SLICE_X60Y79         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[42].dff/q_reg/C
                         clock pessimism              0.020    42.583    
                         clock uncertainty           -0.180    42.404    
    SLICE_X60Y79         FDCE (Recov_fdce_C_CLR)     -0.523    41.881    CPU/md_unit/multiply/AQ/d_flip_flop[42].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.881    
                         arrival time                         -33.183    
  -------------------------------------------------------------------
                         slack                                  8.698    

Slack (MET) :             8.698ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[43].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.252ns  (logic 0.788ns (10.867%)  route 6.464ns (89.133%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 42.563 - 40.000 ) 
    Source Clock Delay      (SCD):    5.931ns = ( 25.931 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        2.292    23.377    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.501 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722    24.223    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.319 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.612    25.931    CPU/dx_insn/dffe_gen[3].dff/clk0
    SLICE_X54Y68         FDCE                                         r  CPU/dx_insn/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDCE (Prop_fdce_C_Q)         0.518    26.449 f  CPU/dx_insn/dffe_gen[3].dff/q_reg/Q
                         net (fo=11, routed)          2.499    28.948    CPU/dx_insn/dffe_gen[4].dff/q_reg_4
    SLICE_X43Y69         LUT6 (Prop_lut6_I5_O)        0.124    29.072 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.113    30.185    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X50Y70         LUT2 (Prop_lut2_I0_O)        0.146    30.331 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          2.852    33.183    CPU/md_unit/multiply/AQ/d_flip_flop[43].dff/q_reg_2
    SLICE_X60Y79         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[43].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.498    42.563    CPU/md_unit/multiply/AQ/d_flip_flop[43].dff/clk_out1
    SLICE_X60Y79         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[43].dff/q_reg/C
                         clock pessimism              0.020    42.583    
                         clock uncertainty           -0.180    42.404    
    SLICE_X60Y79         FDCE (Recov_fdce_C_CLR)     -0.523    41.881    CPU/md_unit/multiply/AQ/d_flip_flop[43].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.881    
                         arrival time                         -33.183    
  -------------------------------------------------------------------
                         slack                                  8.698    

Slack (MET) :             8.715ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.158ns  (logic 0.792ns (11.064%)  route 6.366ns (88.936%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 42.573 - 40.000 ) 
    Source Clock Delay      (SCD):    5.931ns = ( 25.931 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        2.292    23.377    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.501 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722    24.223    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.319 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.612    25.931    CPU/dx_insn/dffe_gen[3].dff/clk0
    SLICE_X54Y68         FDCE                                         r  CPU/dx_insn/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDCE (Prop_fdce_C_Q)         0.518    26.449 f  CPU/dx_insn/dffe_gen[3].dff/q_reg/Q
                         net (fo=11, routed)          2.499    28.948    CPU/dx_insn/dffe_gen[4].dff/q_reg_4
    SLICE_X43Y69         LUT6 (Prop_lut6_I5_O)        0.124    29.072 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.845    30.917    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X54Y76         LUT2 (Prop_lut2_I1_O)        0.150    31.067 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          2.023    33.090    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg_6
    SLICE_X40Y81         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.508    42.573    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/clk_out1
    SLICE_X40Y81         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg/C
                         clock pessimism              0.020    42.593    
                         clock uncertainty           -0.180    42.414    
    SLICE_X40Y81         FDCE (Recov_fdce_C_CLR)     -0.609    41.805    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.805    
                         arrival time                         -33.090    
  -------------------------------------------------------------------
                         slack                                  8.715    

Slack (MET) :             8.715ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[50].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.158ns  (logic 0.792ns (11.064%)  route 6.366ns (88.936%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 42.573 - 40.000 ) 
    Source Clock Delay      (SCD):    5.931ns = ( 25.931 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        2.292    23.377    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.501 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722    24.223    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.319 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.612    25.931    CPU/dx_insn/dffe_gen[3].dff/clk0
    SLICE_X54Y68         FDCE                                         r  CPU/dx_insn/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDCE (Prop_fdce_C_Q)         0.518    26.449 f  CPU/dx_insn/dffe_gen[3].dff/q_reg/Q
                         net (fo=11, routed)          2.499    28.948    CPU/dx_insn/dffe_gen[4].dff/q_reg_4
    SLICE_X43Y69         LUT6 (Prop_lut6_I5_O)        0.124    29.072 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.845    30.917    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X54Y76         LUT2 (Prop_lut2_I1_O)        0.150    31.067 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          2.023    33.090    CPU/md_unit/divide/AQ/d_flip_flop[50].dff/q_reg_3
    SLICE_X40Y81         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[50].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.508    42.573    CPU/md_unit/divide/AQ/d_flip_flop[50].dff/clk_out1
    SLICE_X40Y81         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[50].dff/q_reg/C
                         clock pessimism              0.020    42.593    
                         clock uncertainty           -0.180    42.414    
    SLICE_X40Y81         FDCE (Recov_fdce_C_CLR)     -0.609    41.805    CPU/md_unit/divide/AQ/d_flip_flop[50].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.805    
                         arrival time                         -33.090    
  -------------------------------------------------------------------
                         slack                                  8.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.713ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[10].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.892ns  (logic 0.212ns (23.767%)  route 0.680ns (76.233%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    1.817ns = ( 21.817 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.557    21.817    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X56Y67         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDCE (Prop_fdce_C_Q)         0.164    21.981 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.464    22.445    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X50Y70         LUT2 (Prop_lut2_I1_O)        0.048    22.493 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.216    22.709    CPU/md_unit/multiply/AQ/d_flip_flop[10].dff/q_reg_1
    SLICE_X50Y76         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[10].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.820     0.910    CPU/md_unit/multiply/AQ/d_flip_flop[10].dff/clk_out1
    SLICE_X50Y76         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[10].dff/q_reg/C
                         clock pessimism              0.040     0.950    
                         clock uncertainty            0.180     1.129    
    SLICE_X50Y76         FDCE (Remov_fdce_C_CLR)     -0.133     0.996    CPU/md_unit/multiply/AQ/d_flip_flop[10].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                          22.709    
  -------------------------------------------------------------------
                         slack                                 21.713    

Slack (MET) :             21.713ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[15].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.892ns  (logic 0.212ns (23.767%)  route 0.680ns (76.233%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    1.817ns = ( 21.817 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.557    21.817    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X56Y67         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDCE (Prop_fdce_C_Q)         0.164    21.981 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.464    22.445    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X50Y70         LUT2 (Prop_lut2_I1_O)        0.048    22.493 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.216    22.709    CPU/md_unit/multiply/AQ/d_flip_flop[15].dff/q_reg_1
    SLICE_X50Y76         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[15].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.820     0.910    CPU/md_unit/multiply/AQ/d_flip_flop[15].dff/clk_out1
    SLICE_X50Y76         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[15].dff/q_reg/C
                         clock pessimism              0.040     0.950    
                         clock uncertainty            0.180     1.129    
    SLICE_X50Y76         FDCE (Remov_fdce_C_CLR)     -0.133     0.996    CPU/md_unit/multiply/AQ/d_flip_flop[15].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                          22.709    
  -------------------------------------------------------------------
                         slack                                 21.713    

Slack (MET) :             21.738ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[11].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.892ns  (logic 0.212ns (23.767%)  route 0.680ns (76.233%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    1.817ns = ( 21.817 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.557    21.817    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X56Y67         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDCE (Prop_fdce_C_Q)         0.164    21.981 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.464    22.445    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X50Y70         LUT2 (Prop_lut2_I1_O)        0.048    22.493 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.216    22.709    CPU/md_unit/multiply/AQ/d_flip_flop[11].dff/q_reg_1
    SLICE_X51Y76         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[11].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.820     0.910    CPU/md_unit/multiply/AQ/d_flip_flop[11].dff/clk_out1
    SLICE_X51Y76         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[11].dff/q_reg/C
                         clock pessimism              0.040     0.950    
                         clock uncertainty            0.180     1.129    
    SLICE_X51Y76         FDCE (Remov_fdce_C_CLR)     -0.158     0.971    CPU/md_unit/multiply/AQ/d_flip_flop[11].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                          22.709    
  -------------------------------------------------------------------
                         slack                                 21.738    

Slack (MET) :             21.738ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[13].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.892ns  (logic 0.212ns (23.767%)  route 0.680ns (76.233%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    1.817ns = ( 21.817 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.557    21.817    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X56Y67         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDCE (Prop_fdce_C_Q)         0.164    21.981 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.464    22.445    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X50Y70         LUT2 (Prop_lut2_I1_O)        0.048    22.493 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.216    22.709    CPU/md_unit/multiply/AQ/d_flip_flop[13].dff/q_reg_1
    SLICE_X51Y76         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[13].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.820     0.910    CPU/md_unit/multiply/AQ/d_flip_flop[13].dff/clk_out1
    SLICE_X51Y76         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[13].dff/q_reg/C
                         clock pessimism              0.040     0.950    
                         clock uncertainty            0.180     1.129    
    SLICE_X51Y76         FDCE (Remov_fdce_C_CLR)     -0.158     0.971    CPU/md_unit/multiply/AQ/d_flip_flop[13].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                          22.709    
  -------------------------------------------------------------------
                         slack                                 21.738    

Slack (MET) :             21.835ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.991ns  (logic 0.212ns (21.390%)  route 0.779ns (78.610%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    1.817ns = ( 21.817 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.557    21.817    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X56Y67         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDCE (Prop_fdce_C_Q)         0.164    21.981 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.537    22.518    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X54Y76         LUT2 (Prop_lut2_I0_O)        0.048    22.566 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          0.242    22.808    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg_5
    SLICE_X52Y78         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.822     0.912    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/clk_out1
    SLICE_X52Y78         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg/C
                         clock pessimism              0.040     0.952    
                         clock uncertainty            0.180     1.131    
    SLICE_X52Y78         FDCE (Remov_fdce_C_CLR)     -0.158     0.973    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                          22.808    
  -------------------------------------------------------------------
                         slack                                 21.835    

Slack (MET) :             21.840ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.994ns  (logic 0.212ns (21.334%)  route 0.782ns (78.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.817ns = ( 21.817 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.557    21.817    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X56Y67         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDCE (Prop_fdce_C_Q)         0.164    21.981 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.464    22.445    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X50Y70         LUT2 (Prop_lut2_I1_O)        0.048    22.493 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.317    22.811    CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg_45
    SLICE_X52Y76         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.819     0.909    CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/clk_out1
    SLICE_X52Y76         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg/C
                         clock pessimism              0.040     0.949    
                         clock uncertainty            0.180     1.128    
    SLICE_X52Y76         FDCE (Remov_fdce_C_CLR)     -0.158     0.970    CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                          22.811    
  -------------------------------------------------------------------
                         slack                                 21.840    

Slack (MET) :             21.840ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[4].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.994ns  (logic 0.212ns (21.334%)  route 0.782ns (78.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.817ns = ( 21.817 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.557    21.817    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X56Y67         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDCE (Prop_fdce_C_Q)         0.164    21.981 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.464    22.445    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X50Y70         LUT2 (Prop_lut2_I1_O)        0.048    22.493 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.317    22.811    CPU/md_unit/multiply/AQ/d_flip_flop[4].dff/q_reg_1
    SLICE_X52Y76         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[4].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.819     0.909    CPU/md_unit/multiply/AQ/d_flip_flop[4].dff/clk_out1
    SLICE_X52Y76         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[4].dff/q_reg/C
                         clock pessimism              0.040     0.949    
                         clock uncertainty            0.180     1.128    
    SLICE_X52Y76         FDCE (Remov_fdce_C_CLR)     -0.158     0.970    CPU/md_unit/multiply/AQ/d_flip_flop[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                          22.811    
  -------------------------------------------------------------------
                         slack                                 21.840    

Slack (MET) :             21.840ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.994ns  (logic 0.212ns (21.334%)  route 0.782ns (78.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.817ns = ( 21.817 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.557    21.817    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X56Y67         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDCE (Prop_fdce_C_Q)         0.164    21.981 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.464    22.445    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X50Y70         LUT2 (Prop_lut2_I1_O)        0.048    22.493 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.317    22.811    CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg_1
    SLICE_X52Y76         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.819     0.909    CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/clk_out1
    SLICE_X52Y76         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg/C
                         clock pessimism              0.040     0.949    
                         clock uncertainty            0.180     1.128    
    SLICE_X52Y76         FDCE (Remov_fdce_C_CLR)     -0.158     0.970    CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                          22.811    
  -------------------------------------------------------------------
                         slack                                 21.840    

Slack (MET) :             21.840ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[8].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.994ns  (logic 0.212ns (21.334%)  route 0.782ns (78.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.817ns = ( 21.817 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.557    21.817    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X56Y67         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDCE (Prop_fdce_C_Q)         0.164    21.981 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.464    22.445    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X50Y70         LUT2 (Prop_lut2_I1_O)        0.048    22.493 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.317    22.811    CPU/md_unit/multiply/AQ/d_flip_flop[8].dff/q_reg_1
    SLICE_X52Y76         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[8].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.819     0.909    CPU/md_unit/multiply/AQ/d_flip_flop[8].dff/clk_out1
    SLICE_X52Y76         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[8].dff/q_reg/C
                         clock pessimism              0.040     0.949    
                         clock uncertainty            0.180     1.128    
    SLICE_X52Y76         FDCE (Remov_fdce_C_CLR)     -0.158     0.970    CPU/md_unit/multiply/AQ/d_flip_flop[8].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                          22.811    
  -------------------------------------------------------------------
                         slack                                 21.840    

Slack (MET) :             21.869ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[16].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        1.025ns  (logic 0.212ns (20.681%)  route 0.813ns (79.319%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    1.817ns = ( 21.817 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.557    21.817    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X56Y67         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDCE (Prop_fdce_C_Q)         0.164    21.981 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.464    22.445    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X50Y70         LUT2 (Prop_lut2_I1_O)        0.048    22.493 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.349    22.842    CPU/md_unit/multiply/AQ/d_flip_flop[16].dff/q_reg_1
    SLICE_X48Y76         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[16].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.822     0.912    CPU/md_unit/multiply/AQ/d_flip_flop[16].dff/clk_out1
    SLICE_X48Y76         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[16].dff/q_reg/C
                         clock pessimism              0.040     0.952    
                         clock uncertainty            0.180     1.131    
    SLICE_X48Y76         FDCE (Remov_fdce_C_CLR)     -0.158     0.973    CPU/md_unit/multiply/AQ/d_flip_flop[16].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                          22.842    
  -------------------------------------------------------------------
                         slack                                 21.869    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.326ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       21.713ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.326ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[45].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.538ns  (logic 0.788ns (10.453%)  route 6.750ns (89.547%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns = ( 42.564 - 40.000 ) 
    Source Clock Delay      (SCD):    5.931ns = ( 25.931 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        2.292    23.377    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.501 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722    24.223    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.319 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.612    25.931    CPU/dx_insn/dffe_gen[3].dff/clk0
    SLICE_X54Y68         FDCE                                         r  CPU/dx_insn/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDCE (Prop_fdce_C_Q)         0.518    26.449 f  CPU/dx_insn/dffe_gen[3].dff/q_reg/Q
                         net (fo=11, routed)          2.499    28.948    CPU/dx_insn/dffe_gen[4].dff/q_reg_4
    SLICE_X43Y69         LUT6 (Prop_lut6_I5_O)        0.124    29.072 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.113    30.185    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X50Y70         LUT2 (Prop_lut2_I0_O)        0.146    30.331 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          3.139    33.470    CPU/md_unit/multiply/AQ/d_flip_flop[45].dff/q_reg_3
    SLICE_X61Y81         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[45].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.499    42.564    CPU/md_unit/multiply/AQ/d_flip_flop[45].dff/clk_out1
    SLICE_X61Y81         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[45].dff/q_reg/C
                         clock pessimism              0.020    42.584    
                         clock uncertainty           -0.180    42.405    
    SLICE_X61Y81         FDCE (Recov_fdce_C_CLR)     -0.609    41.796    CPU/md_unit/multiply/AQ/d_flip_flop[45].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.796    
                         arrival time                         -33.470    
  -------------------------------------------------------------------
                         slack                                  8.326    

Slack (MET) :             8.390ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[49].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.482ns  (logic 0.792ns (10.585%)  route 6.690ns (89.415%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.572ns = ( 42.572 - 40.000 ) 
    Source Clock Delay      (SCD):    5.931ns = ( 25.931 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        2.292    23.377    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.501 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722    24.223    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.319 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.612    25.931    CPU/dx_insn/dffe_gen[3].dff/clk0
    SLICE_X54Y68         FDCE                                         r  CPU/dx_insn/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDCE (Prop_fdce_C_Q)         0.518    26.449 f  CPU/dx_insn/dffe_gen[3].dff/q_reg/Q
                         net (fo=11, routed)          2.499    28.948    CPU/dx_insn/dffe_gen[4].dff/q_reg_4
    SLICE_X43Y69         LUT6 (Prop_lut6_I5_O)        0.124    29.072 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.845    30.917    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X54Y76         LUT2 (Prop_lut2_I1_O)        0.150    31.067 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          2.347    33.414    CPU/md_unit/divide/AQ/d_flip_flop[49].dff/q_reg_5
    SLICE_X39Y80         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[49].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.507    42.572    CPU/md_unit/divide/AQ/d_flip_flop[49].dff/clk_out1
    SLICE_X39Y80         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[49].dff/q_reg/C
                         clock pessimism              0.020    42.592    
                         clock uncertainty           -0.180    42.413    
    SLICE_X39Y80         FDCE (Recov_fdce_C_CLR)     -0.609    41.804    CPU/md_unit/divide/AQ/d_flip_flop[49].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.804    
                         arrival time                         -33.414    
  -------------------------------------------------------------------
                         slack                                  8.390    

Slack (MET) :             8.390ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.482ns  (logic 0.792ns (10.585%)  route 6.690ns (89.415%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.572ns = ( 42.572 - 40.000 ) 
    Source Clock Delay      (SCD):    5.931ns = ( 25.931 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        2.292    23.377    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.501 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722    24.223    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.319 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.612    25.931    CPU/dx_insn/dffe_gen[3].dff/clk0
    SLICE_X54Y68         FDCE                                         r  CPU/dx_insn/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDCE (Prop_fdce_C_Q)         0.518    26.449 f  CPU/dx_insn/dffe_gen[3].dff/q_reg/Q
                         net (fo=11, routed)          2.499    28.948    CPU/dx_insn/dffe_gen[4].dff/q_reg_4
    SLICE_X43Y69         LUT6 (Prop_lut6_I5_O)        0.124    29.072 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.845    30.917    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X54Y76         LUT2 (Prop_lut2_I1_O)        0.150    31.067 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          2.347    33.414    CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_reg_3
    SLICE_X39Y80         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.507    42.572    CPU/md_unit/divide/AQ/d_flip_flop[56].dff/clk_out1
    SLICE_X39Y80         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_reg/C
                         clock pessimism              0.020    42.592    
                         clock uncertainty           -0.180    42.413    
    SLICE_X39Y80         FDCE (Recov_fdce_C_CLR)     -0.609    41.804    CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.804    
                         arrival time                         -33.414    
  -------------------------------------------------------------------
                         slack                                  8.390    

Slack (MET) :             8.463ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[44].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.400ns  (logic 0.788ns (10.649%)  route 6.612ns (89.351%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 42.563 - 40.000 ) 
    Source Clock Delay      (SCD):    5.931ns = ( 25.931 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        2.292    23.377    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.501 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722    24.223    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.319 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.612    25.931    CPU/dx_insn/dffe_gen[3].dff/clk0
    SLICE_X54Y68         FDCE                                         r  CPU/dx_insn/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDCE (Prop_fdce_C_Q)         0.518    26.449 f  CPU/dx_insn/dffe_gen[3].dff/q_reg/Q
                         net (fo=11, routed)          2.499    28.948    CPU/dx_insn/dffe_gen[4].dff/q_reg_4
    SLICE_X43Y69         LUT6 (Prop_lut6_I5_O)        0.124    29.072 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.113    30.185    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X50Y70         LUT2 (Prop_lut2_I0_O)        0.146    30.331 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          3.000    33.331    CPU/md_unit/multiply/AQ/d_flip_flop[44].dff/q_reg_4
    SLICE_X61Y80         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[44].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.498    42.563    CPU/md_unit/multiply/AQ/d_flip_flop[44].dff/clk_out1
    SLICE_X61Y80         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[44].dff/q_reg/C
                         clock pessimism              0.020    42.583    
                         clock uncertainty           -0.180    42.404    
    SLICE_X61Y80         FDCE (Recov_fdce_C_CLR)     -0.609    41.795    CPU/md_unit/multiply/AQ/d_flip_flop[44].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.795    
                         arrival time                         -33.331    
  -------------------------------------------------------------------
                         slack                                  8.463    

Slack (MET) :             8.515ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.360ns  (logic 0.792ns (10.761%)  route 6.568ns (89.239%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.574ns = ( 42.574 - 40.000 ) 
    Source Clock Delay      (SCD):    5.931ns = ( 25.931 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        2.292    23.377    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.501 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722    24.223    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.319 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.612    25.931    CPU/dx_insn/dffe_gen[3].dff/clk0
    SLICE_X54Y68         FDCE                                         r  CPU/dx_insn/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDCE (Prop_fdce_C_Q)         0.518    26.449 f  CPU/dx_insn/dffe_gen[3].dff/q_reg/Q
                         net (fo=11, routed)          2.499    28.948    CPU/dx_insn/dffe_gen[4].dff/q_reg_4
    SLICE_X43Y69         LUT6 (Prop_lut6_I5_O)        0.124    29.072 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.845    30.917    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X54Y76         LUT2 (Prop_lut2_I1_O)        0.150    31.067 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          2.224    33.291    CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg_5
    SLICE_X35Y81         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.509    42.574    CPU/md_unit/divide/AQ/d_flip_flop[53].dff/clk_out1
    SLICE_X35Y81         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg/C
                         clock pessimism              0.020    42.594    
                         clock uncertainty           -0.180    42.415    
    SLICE_X35Y81         FDCE (Recov_fdce_C_CLR)     -0.609    41.806    CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.806    
                         arrival time                         -33.291    
  -------------------------------------------------------------------
                         slack                                  8.515    

Slack (MET) :             8.663ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.210ns  (logic 0.792ns (10.985%)  route 6.418ns (89.015%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 42.573 - 40.000 ) 
    Source Clock Delay      (SCD):    5.931ns = ( 25.931 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        2.292    23.377    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.501 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722    24.223    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.319 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.612    25.931    CPU/dx_insn/dffe_gen[3].dff/clk0
    SLICE_X54Y68         FDCE                                         r  CPU/dx_insn/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDCE (Prop_fdce_C_Q)         0.518    26.449 f  CPU/dx_insn/dffe_gen[3].dff/q_reg/Q
                         net (fo=11, routed)          2.499    28.948    CPU/dx_insn/dffe_gen[4].dff/q_reg_4
    SLICE_X43Y69         LUT6 (Prop_lut6_I5_O)        0.124    29.072 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.845    30.917    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X54Y76         LUT2 (Prop_lut2_I1_O)        0.150    31.067 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          2.074    33.141    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg_3
    SLICE_X37Y80         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.508    42.573    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/clk_out1
    SLICE_X37Y80         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/C
                         clock pessimism              0.020    42.593    
                         clock uncertainty           -0.180    42.414    
    SLICE_X37Y80         FDCE (Recov_fdce_C_CLR)     -0.609    41.805    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.805    
                         arrival time                         -33.141    
  -------------------------------------------------------------------
                         slack                                  8.663    

Slack (MET) :             8.698ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[42].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.252ns  (logic 0.788ns (10.867%)  route 6.464ns (89.133%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 42.563 - 40.000 ) 
    Source Clock Delay      (SCD):    5.931ns = ( 25.931 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        2.292    23.377    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.501 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722    24.223    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.319 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.612    25.931    CPU/dx_insn/dffe_gen[3].dff/clk0
    SLICE_X54Y68         FDCE                                         r  CPU/dx_insn/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDCE (Prop_fdce_C_Q)         0.518    26.449 f  CPU/dx_insn/dffe_gen[3].dff/q_reg/Q
                         net (fo=11, routed)          2.499    28.948    CPU/dx_insn/dffe_gen[4].dff/q_reg_4
    SLICE_X43Y69         LUT6 (Prop_lut6_I5_O)        0.124    29.072 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.113    30.185    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X50Y70         LUT2 (Prop_lut2_I0_O)        0.146    30.331 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          2.852    33.183    CPU/md_unit/multiply/AQ/d_flip_flop[42].dff/q_reg_2
    SLICE_X60Y79         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[42].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.498    42.563    CPU/md_unit/multiply/AQ/d_flip_flop[42].dff/clk_out1
    SLICE_X60Y79         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[42].dff/q_reg/C
                         clock pessimism              0.020    42.583    
                         clock uncertainty           -0.180    42.404    
    SLICE_X60Y79         FDCE (Recov_fdce_C_CLR)     -0.523    41.881    CPU/md_unit/multiply/AQ/d_flip_flop[42].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.881    
                         arrival time                         -33.183    
  -------------------------------------------------------------------
                         slack                                  8.698    

Slack (MET) :             8.698ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[43].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.252ns  (logic 0.788ns (10.867%)  route 6.464ns (89.133%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 42.563 - 40.000 ) 
    Source Clock Delay      (SCD):    5.931ns = ( 25.931 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        2.292    23.377    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.501 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722    24.223    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.319 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.612    25.931    CPU/dx_insn/dffe_gen[3].dff/clk0
    SLICE_X54Y68         FDCE                                         r  CPU/dx_insn/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDCE (Prop_fdce_C_Q)         0.518    26.449 f  CPU/dx_insn/dffe_gen[3].dff/q_reg/Q
                         net (fo=11, routed)          2.499    28.948    CPU/dx_insn/dffe_gen[4].dff/q_reg_4
    SLICE_X43Y69         LUT6 (Prop_lut6_I5_O)        0.124    29.072 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.113    30.185    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X50Y70         LUT2 (Prop_lut2_I0_O)        0.146    30.331 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          2.852    33.183    CPU/md_unit/multiply/AQ/d_flip_flop[43].dff/q_reg_2
    SLICE_X60Y79         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[43].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.498    42.563    CPU/md_unit/multiply/AQ/d_flip_flop[43].dff/clk_out1
    SLICE_X60Y79         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[43].dff/q_reg/C
                         clock pessimism              0.020    42.583    
                         clock uncertainty           -0.180    42.404    
    SLICE_X60Y79         FDCE (Recov_fdce_C_CLR)     -0.523    41.881    CPU/md_unit/multiply/AQ/d_flip_flop[43].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.881    
                         arrival time                         -33.183    
  -------------------------------------------------------------------
                         slack                                  8.698    

Slack (MET) :             8.715ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.158ns  (logic 0.792ns (11.064%)  route 6.366ns (88.936%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 42.573 - 40.000 ) 
    Source Clock Delay      (SCD):    5.931ns = ( 25.931 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        2.292    23.377    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.501 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722    24.223    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.319 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.612    25.931    CPU/dx_insn/dffe_gen[3].dff/clk0
    SLICE_X54Y68         FDCE                                         r  CPU/dx_insn/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDCE (Prop_fdce_C_Q)         0.518    26.449 f  CPU/dx_insn/dffe_gen[3].dff/q_reg/Q
                         net (fo=11, routed)          2.499    28.948    CPU/dx_insn/dffe_gen[4].dff/q_reg_4
    SLICE_X43Y69         LUT6 (Prop_lut6_I5_O)        0.124    29.072 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.845    30.917    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X54Y76         LUT2 (Prop_lut2_I1_O)        0.150    31.067 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          2.023    33.090    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg_6
    SLICE_X40Y81         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.508    42.573    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/clk_out1
    SLICE_X40Y81         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg/C
                         clock pessimism              0.020    42.593    
                         clock uncertainty           -0.180    42.414    
    SLICE_X40Y81         FDCE (Recov_fdce_C_CLR)     -0.609    41.805    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.805    
                         arrival time                         -33.090    
  -------------------------------------------------------------------
                         slack                                  8.715    

Slack (MET) :             8.715ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[50].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        7.158ns  (logic 0.792ns (11.064%)  route 6.366ns (88.936%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 42.573 - 40.000 ) 
    Source Clock Delay      (SCD):    5.931ns = ( 25.931 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        2.292    23.377    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.501 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722    24.223    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.319 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.612    25.931    CPU/dx_insn/dffe_gen[3].dff/clk0
    SLICE_X54Y68         FDCE                                         r  CPU/dx_insn/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDCE (Prop_fdce_C_Q)         0.518    26.449 f  CPU/dx_insn/dffe_gen[3].dff/q_reg/Q
                         net (fo=11, routed)          2.499    28.948    CPU/dx_insn/dffe_gen[4].dff/q_reg_4
    SLICE_X43Y69         LUT6 (Prop_lut6_I5_O)        0.124    29.072 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.845    30.917    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X54Y76         LUT2 (Prop_lut2_I1_O)        0.150    31.067 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          2.023    33.090    CPU/md_unit/divide/AQ/d_flip_flop[50].dff/q_reg_3
    SLICE_X40Y81         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[50].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.508    42.573    CPU/md_unit/divide/AQ/d_flip_flop[50].dff/clk_out1
    SLICE_X40Y81         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[50].dff/q_reg/C
                         clock pessimism              0.020    42.593    
                         clock uncertainty           -0.180    42.414    
    SLICE_X40Y81         FDCE (Recov_fdce_C_CLR)     -0.609    41.805    CPU/md_unit/divide/AQ/d_flip_flop[50].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.805    
                         arrival time                         -33.090    
  -------------------------------------------------------------------
                         slack                                  8.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.713ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[10].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.892ns  (logic 0.212ns (23.767%)  route 0.680ns (76.233%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    1.817ns = ( 21.817 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.557    21.817    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X56Y67         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDCE (Prop_fdce_C_Q)         0.164    21.981 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.464    22.445    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X50Y70         LUT2 (Prop_lut2_I1_O)        0.048    22.493 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.216    22.709    CPU/md_unit/multiply/AQ/d_flip_flop[10].dff/q_reg_1
    SLICE_X50Y76         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[10].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.820     0.910    CPU/md_unit/multiply/AQ/d_flip_flop[10].dff/clk_out1
    SLICE_X50Y76         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[10].dff/q_reg/C
                         clock pessimism              0.040     0.950    
                         clock uncertainty            0.180     1.129    
    SLICE_X50Y76         FDCE (Remov_fdce_C_CLR)     -0.133     0.996    CPU/md_unit/multiply/AQ/d_flip_flop[10].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                          22.709    
  -------------------------------------------------------------------
                         slack                                 21.713    

Slack (MET) :             21.713ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[15].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.892ns  (logic 0.212ns (23.767%)  route 0.680ns (76.233%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    1.817ns = ( 21.817 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.557    21.817    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X56Y67         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDCE (Prop_fdce_C_Q)         0.164    21.981 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.464    22.445    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X50Y70         LUT2 (Prop_lut2_I1_O)        0.048    22.493 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.216    22.709    CPU/md_unit/multiply/AQ/d_flip_flop[15].dff/q_reg_1
    SLICE_X50Y76         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[15].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.820     0.910    CPU/md_unit/multiply/AQ/d_flip_flop[15].dff/clk_out1
    SLICE_X50Y76         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[15].dff/q_reg/C
                         clock pessimism              0.040     0.950    
                         clock uncertainty            0.180     1.129    
    SLICE_X50Y76         FDCE (Remov_fdce_C_CLR)     -0.133     0.996    CPU/md_unit/multiply/AQ/d_flip_flop[15].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.996    
                         arrival time                          22.709    
  -------------------------------------------------------------------
                         slack                                 21.713    

Slack (MET) :             21.738ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[11].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.892ns  (logic 0.212ns (23.767%)  route 0.680ns (76.233%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    1.817ns = ( 21.817 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.557    21.817    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X56Y67         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDCE (Prop_fdce_C_Q)         0.164    21.981 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.464    22.445    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X50Y70         LUT2 (Prop_lut2_I1_O)        0.048    22.493 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.216    22.709    CPU/md_unit/multiply/AQ/d_flip_flop[11].dff/q_reg_1
    SLICE_X51Y76         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[11].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.820     0.910    CPU/md_unit/multiply/AQ/d_flip_flop[11].dff/clk_out1
    SLICE_X51Y76         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[11].dff/q_reg/C
                         clock pessimism              0.040     0.950    
                         clock uncertainty            0.180     1.129    
    SLICE_X51Y76         FDCE (Remov_fdce_C_CLR)     -0.158     0.971    CPU/md_unit/multiply/AQ/d_flip_flop[11].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                          22.709    
  -------------------------------------------------------------------
                         slack                                 21.738    

Slack (MET) :             21.738ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[13].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.892ns  (logic 0.212ns (23.767%)  route 0.680ns (76.233%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    1.817ns = ( 21.817 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.557    21.817    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X56Y67         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDCE (Prop_fdce_C_Q)         0.164    21.981 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.464    22.445    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X50Y70         LUT2 (Prop_lut2_I1_O)        0.048    22.493 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.216    22.709    CPU/md_unit/multiply/AQ/d_flip_flop[13].dff/q_reg_1
    SLICE_X51Y76         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[13].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.820     0.910    CPU/md_unit/multiply/AQ/d_flip_flop[13].dff/clk_out1
    SLICE_X51Y76         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[13].dff/q_reg/C
                         clock pessimism              0.040     0.950    
                         clock uncertainty            0.180     1.129    
    SLICE_X51Y76         FDCE (Remov_fdce_C_CLR)     -0.158     0.971    CPU/md_unit/multiply/AQ/d_flip_flop[13].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                          22.709    
  -------------------------------------------------------------------
                         slack                                 21.738    

Slack (MET) :             21.835ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.991ns  (logic 0.212ns (21.390%)  route 0.779ns (78.610%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    1.817ns = ( 21.817 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.557    21.817    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X56Y67         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDCE (Prop_fdce_C_Q)         0.164    21.981 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.537    22.518    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X54Y76         LUT2 (Prop_lut2_I0_O)        0.048    22.566 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          0.242    22.808    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg_5
    SLICE_X52Y78         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.822     0.912    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/clk_out1
    SLICE_X52Y78         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg/C
                         clock pessimism              0.040     0.952    
                         clock uncertainty            0.180     1.131    
    SLICE_X52Y78         FDCE (Remov_fdce_C_CLR)     -0.158     0.973    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                          22.808    
  -------------------------------------------------------------------
                         slack                                 21.835    

Slack (MET) :             21.840ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.994ns  (logic 0.212ns (21.334%)  route 0.782ns (78.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.817ns = ( 21.817 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.557    21.817    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X56Y67         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDCE (Prop_fdce_C_Q)         0.164    21.981 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.464    22.445    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X50Y70         LUT2 (Prop_lut2_I1_O)        0.048    22.493 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.317    22.811    CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg_45
    SLICE_X52Y76         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.819     0.909    CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/clk_out1
    SLICE_X52Y76         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg/C
                         clock pessimism              0.040     0.949    
                         clock uncertainty            0.180     1.128    
    SLICE_X52Y76         FDCE (Remov_fdce_C_CLR)     -0.158     0.970    CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                          22.811    
  -------------------------------------------------------------------
                         slack                                 21.840    

Slack (MET) :             21.840ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[4].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.994ns  (logic 0.212ns (21.334%)  route 0.782ns (78.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.817ns = ( 21.817 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.557    21.817    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X56Y67         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDCE (Prop_fdce_C_Q)         0.164    21.981 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.464    22.445    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X50Y70         LUT2 (Prop_lut2_I1_O)        0.048    22.493 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.317    22.811    CPU/md_unit/multiply/AQ/d_flip_flop[4].dff/q_reg_1
    SLICE_X52Y76         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[4].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.819     0.909    CPU/md_unit/multiply/AQ/d_flip_flop[4].dff/clk_out1
    SLICE_X52Y76         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[4].dff/q_reg/C
                         clock pessimism              0.040     0.949    
                         clock uncertainty            0.180     1.128    
    SLICE_X52Y76         FDCE (Remov_fdce_C_CLR)     -0.158     0.970    CPU/md_unit/multiply/AQ/d_flip_flop[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                          22.811    
  -------------------------------------------------------------------
                         slack                                 21.840    

Slack (MET) :             21.840ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.994ns  (logic 0.212ns (21.334%)  route 0.782ns (78.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.817ns = ( 21.817 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.557    21.817    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X56Y67         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDCE (Prop_fdce_C_Q)         0.164    21.981 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.464    22.445    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X50Y70         LUT2 (Prop_lut2_I1_O)        0.048    22.493 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.317    22.811    CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg_1
    SLICE_X52Y76         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.819     0.909    CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/clk_out1
    SLICE_X52Y76         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg/C
                         clock pessimism              0.040     0.949    
                         clock uncertainty            0.180     1.128    
    SLICE_X52Y76         FDCE (Remov_fdce_C_CLR)     -0.158     0.970    CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                          22.811    
  -------------------------------------------------------------------
                         slack                                 21.840    

Slack (MET) :             21.840ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[8].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        0.994ns  (logic 0.212ns (21.334%)  route 0.782ns (78.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.817ns = ( 21.817 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.557    21.817    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X56Y67         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDCE (Prop_fdce_C_Q)         0.164    21.981 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.464    22.445    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X50Y70         LUT2 (Prop_lut2_I1_O)        0.048    22.493 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.317    22.811    CPU/md_unit/multiply/AQ/d_flip_flop[8].dff/q_reg_1
    SLICE_X52Y76         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[8].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.819     0.909    CPU/md_unit/multiply/AQ/d_flip_flop[8].dff/clk_out1
    SLICE_X52Y76         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[8].dff/q_reg/C
                         clock pessimism              0.040     0.949    
                         clock uncertainty            0.180     1.128    
    SLICE_X52Y76         FDCE (Remov_fdce_C_CLR)     -0.158     0.970    CPU/md_unit/multiply/AQ/d_flip_flop[8].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                          22.811    
  -------------------------------------------------------------------
                         slack                                 21.840    

Slack (MET) :             21.869ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[16].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 fall@20.000ns)
  Data Path Delay:        1.025ns  (logic 0.212ns (20.681%)  route 0.813ns (79.319%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    1.817ns = ( 21.817 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.557    21.817    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X56Y67         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDCE (Prop_fdce_C_Q)         0.164    21.981 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.464    22.445    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X50Y70         LUT2 (Prop_lut2_I1_O)        0.048    22.493 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.349    22.842    CPU/md_unit/multiply/AQ/d_flip_flop[16].dff/q_reg_1
    SLICE_X48Y76         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[16].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.822     0.912    CPU/md_unit/multiply/AQ/d_flip_flop[16].dff/clk_out1
    SLICE_X48Y76         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[16].dff/q_reg/C
                         clock pessimism              0.040     0.952    
                         clock uncertainty            0.180     1.131    
    SLICE_X48Y76         FDCE (Remov_fdce_C_CLR)     -0.158     0.973    CPU/md_unit/multiply/AQ/d_flip_flop[16].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                          22.842    
  -------------------------------------------------------------------
                         slack                                 21.869    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.345ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       21.731ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.345ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[45].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.538ns  (logic 0.788ns (10.453%)  route 6.750ns (89.547%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns = ( 42.564 - 40.000 ) 
    Source Clock Delay      (SCD):    5.931ns = ( 25.931 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        2.292    23.377    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.501 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722    24.223    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.319 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.612    25.931    CPU/dx_insn/dffe_gen[3].dff/clk0
    SLICE_X54Y68         FDCE                                         r  CPU/dx_insn/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDCE (Prop_fdce_C_Q)         0.518    26.449 f  CPU/dx_insn/dffe_gen[3].dff/q_reg/Q
                         net (fo=11, routed)          2.499    28.948    CPU/dx_insn/dffe_gen[4].dff/q_reg_4
    SLICE_X43Y69         LUT6 (Prop_lut6_I5_O)        0.124    29.072 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.113    30.185    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X50Y70         LUT2 (Prop_lut2_I0_O)        0.146    30.331 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          3.139    33.470    CPU/md_unit/multiply/AQ/d_flip_flop[45].dff/q_reg_3
    SLICE_X61Y81         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[45].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.499    42.564    CPU/md_unit/multiply/AQ/d_flip_flop[45].dff/clk_out1
    SLICE_X61Y81         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[45].dff/q_reg/C
                         clock pessimism              0.020    42.584    
                         clock uncertainty           -0.161    42.423    
    SLICE_X61Y81         FDCE (Recov_fdce_C_CLR)     -0.609    41.814    CPU/md_unit/multiply/AQ/d_flip_flop[45].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.814    
                         arrival time                         -33.470    
  -------------------------------------------------------------------
                         slack                                  8.345    

Slack (MET) :             8.409ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[49].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.482ns  (logic 0.792ns (10.585%)  route 6.690ns (89.415%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.572ns = ( 42.572 - 40.000 ) 
    Source Clock Delay      (SCD):    5.931ns = ( 25.931 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        2.292    23.377    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.501 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722    24.223    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.319 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.612    25.931    CPU/dx_insn/dffe_gen[3].dff/clk0
    SLICE_X54Y68         FDCE                                         r  CPU/dx_insn/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDCE (Prop_fdce_C_Q)         0.518    26.449 f  CPU/dx_insn/dffe_gen[3].dff/q_reg/Q
                         net (fo=11, routed)          2.499    28.948    CPU/dx_insn/dffe_gen[4].dff/q_reg_4
    SLICE_X43Y69         LUT6 (Prop_lut6_I5_O)        0.124    29.072 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.845    30.917    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X54Y76         LUT2 (Prop_lut2_I1_O)        0.150    31.067 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          2.347    33.414    CPU/md_unit/divide/AQ/d_flip_flop[49].dff/q_reg_5
    SLICE_X39Y80         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[49].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.507    42.572    CPU/md_unit/divide/AQ/d_flip_flop[49].dff/clk_out1
    SLICE_X39Y80         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[49].dff/q_reg/C
                         clock pessimism              0.020    42.592    
                         clock uncertainty           -0.161    42.431    
    SLICE_X39Y80         FDCE (Recov_fdce_C_CLR)     -0.609    41.822    CPU/md_unit/divide/AQ/d_flip_flop[49].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.822    
                         arrival time                         -33.414    
  -------------------------------------------------------------------
                         slack                                  8.409    

Slack (MET) :             8.409ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.482ns  (logic 0.792ns (10.585%)  route 6.690ns (89.415%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.572ns = ( 42.572 - 40.000 ) 
    Source Clock Delay      (SCD):    5.931ns = ( 25.931 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        2.292    23.377    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.501 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722    24.223    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.319 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.612    25.931    CPU/dx_insn/dffe_gen[3].dff/clk0
    SLICE_X54Y68         FDCE                                         r  CPU/dx_insn/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDCE (Prop_fdce_C_Q)         0.518    26.449 f  CPU/dx_insn/dffe_gen[3].dff/q_reg/Q
                         net (fo=11, routed)          2.499    28.948    CPU/dx_insn/dffe_gen[4].dff/q_reg_4
    SLICE_X43Y69         LUT6 (Prop_lut6_I5_O)        0.124    29.072 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.845    30.917    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X54Y76         LUT2 (Prop_lut2_I1_O)        0.150    31.067 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          2.347    33.414    CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_reg_3
    SLICE_X39Y80         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.507    42.572    CPU/md_unit/divide/AQ/d_flip_flop[56].dff/clk_out1
    SLICE_X39Y80         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_reg/C
                         clock pessimism              0.020    42.592    
                         clock uncertainty           -0.161    42.431    
    SLICE_X39Y80         FDCE (Recov_fdce_C_CLR)     -0.609    41.822    CPU/md_unit/divide/AQ/d_flip_flop[56].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.822    
                         arrival time                         -33.414    
  -------------------------------------------------------------------
                         slack                                  8.409    

Slack (MET) :             8.482ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[44].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.400ns  (logic 0.788ns (10.649%)  route 6.612ns (89.351%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 42.563 - 40.000 ) 
    Source Clock Delay      (SCD):    5.931ns = ( 25.931 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        2.292    23.377    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.501 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722    24.223    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.319 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.612    25.931    CPU/dx_insn/dffe_gen[3].dff/clk0
    SLICE_X54Y68         FDCE                                         r  CPU/dx_insn/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDCE (Prop_fdce_C_Q)         0.518    26.449 f  CPU/dx_insn/dffe_gen[3].dff/q_reg/Q
                         net (fo=11, routed)          2.499    28.948    CPU/dx_insn/dffe_gen[4].dff/q_reg_4
    SLICE_X43Y69         LUT6 (Prop_lut6_I5_O)        0.124    29.072 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.113    30.185    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X50Y70         LUT2 (Prop_lut2_I0_O)        0.146    30.331 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          3.000    33.331    CPU/md_unit/multiply/AQ/d_flip_flop[44].dff/q_reg_4
    SLICE_X61Y80         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[44].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.498    42.563    CPU/md_unit/multiply/AQ/d_flip_flop[44].dff/clk_out1
    SLICE_X61Y80         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[44].dff/q_reg/C
                         clock pessimism              0.020    42.583    
                         clock uncertainty           -0.161    42.422    
    SLICE_X61Y80         FDCE (Recov_fdce_C_CLR)     -0.609    41.813    CPU/md_unit/multiply/AQ/d_flip_flop[44].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.813    
                         arrival time                         -33.331    
  -------------------------------------------------------------------
                         slack                                  8.482    

Slack (MET) :             8.533ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.360ns  (logic 0.792ns (10.761%)  route 6.568ns (89.239%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.574ns = ( 42.574 - 40.000 ) 
    Source Clock Delay      (SCD):    5.931ns = ( 25.931 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        2.292    23.377    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.501 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722    24.223    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.319 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.612    25.931    CPU/dx_insn/dffe_gen[3].dff/clk0
    SLICE_X54Y68         FDCE                                         r  CPU/dx_insn/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDCE (Prop_fdce_C_Q)         0.518    26.449 f  CPU/dx_insn/dffe_gen[3].dff/q_reg/Q
                         net (fo=11, routed)          2.499    28.948    CPU/dx_insn/dffe_gen[4].dff/q_reg_4
    SLICE_X43Y69         LUT6 (Prop_lut6_I5_O)        0.124    29.072 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.845    30.917    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X54Y76         LUT2 (Prop_lut2_I1_O)        0.150    31.067 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          2.224    33.291    CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg_5
    SLICE_X35Y81         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.509    42.574    CPU/md_unit/divide/AQ/d_flip_flop[53].dff/clk_out1
    SLICE_X35Y81         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg/C
                         clock pessimism              0.020    42.594    
                         clock uncertainty           -0.161    42.433    
    SLICE_X35Y81         FDCE (Recov_fdce_C_CLR)     -0.609    41.824    CPU/md_unit/divide/AQ/d_flip_flop[53].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.824    
                         arrival time                         -33.291    
  -------------------------------------------------------------------
                         slack                                  8.533    

Slack (MET) :             8.682ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.210ns  (logic 0.792ns (10.985%)  route 6.418ns (89.015%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 42.573 - 40.000 ) 
    Source Clock Delay      (SCD):    5.931ns = ( 25.931 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        2.292    23.377    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.501 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722    24.223    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.319 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.612    25.931    CPU/dx_insn/dffe_gen[3].dff/clk0
    SLICE_X54Y68         FDCE                                         r  CPU/dx_insn/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDCE (Prop_fdce_C_Q)         0.518    26.449 f  CPU/dx_insn/dffe_gen[3].dff/q_reg/Q
                         net (fo=11, routed)          2.499    28.948    CPU/dx_insn/dffe_gen[4].dff/q_reg_4
    SLICE_X43Y69         LUT6 (Prop_lut6_I5_O)        0.124    29.072 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.845    30.917    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X54Y76         LUT2 (Prop_lut2_I1_O)        0.150    31.067 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          2.074    33.141    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg_3
    SLICE_X37Y80         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.508    42.573    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/clk_out1
    SLICE_X37Y80         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg/C
                         clock pessimism              0.020    42.593    
                         clock uncertainty           -0.161    42.432    
    SLICE_X37Y80         FDCE (Recov_fdce_C_CLR)     -0.609    41.823    CPU/md_unit/divide/AQ/d_flip_flop[54].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.823    
                         arrival time                         -33.141    
  -------------------------------------------------------------------
                         slack                                  8.682    

Slack (MET) :             8.716ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[42].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.252ns  (logic 0.788ns (10.867%)  route 6.464ns (89.133%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 42.563 - 40.000 ) 
    Source Clock Delay      (SCD):    5.931ns = ( 25.931 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        2.292    23.377    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.501 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722    24.223    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.319 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.612    25.931    CPU/dx_insn/dffe_gen[3].dff/clk0
    SLICE_X54Y68         FDCE                                         r  CPU/dx_insn/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDCE (Prop_fdce_C_Q)         0.518    26.449 f  CPU/dx_insn/dffe_gen[3].dff/q_reg/Q
                         net (fo=11, routed)          2.499    28.948    CPU/dx_insn/dffe_gen[4].dff/q_reg_4
    SLICE_X43Y69         LUT6 (Prop_lut6_I5_O)        0.124    29.072 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.113    30.185    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X50Y70         LUT2 (Prop_lut2_I0_O)        0.146    30.331 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          2.852    33.183    CPU/md_unit/multiply/AQ/d_flip_flop[42].dff/q_reg_2
    SLICE_X60Y79         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[42].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.498    42.563    CPU/md_unit/multiply/AQ/d_flip_flop[42].dff/clk_out1
    SLICE_X60Y79         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[42].dff/q_reg/C
                         clock pessimism              0.020    42.583    
                         clock uncertainty           -0.161    42.422    
    SLICE_X60Y79         FDCE (Recov_fdce_C_CLR)     -0.523    41.899    CPU/md_unit/multiply/AQ/d_flip_flop[42].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.899    
                         arrival time                         -33.183    
  -------------------------------------------------------------------
                         slack                                  8.716    

Slack (MET) :             8.716ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[43].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.252ns  (logic 0.788ns (10.867%)  route 6.464ns (89.133%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.563ns = ( 42.563 - 40.000 ) 
    Source Clock Delay      (SCD):    5.931ns = ( 25.931 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        2.292    23.377    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.501 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722    24.223    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.319 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.612    25.931    CPU/dx_insn/dffe_gen[3].dff/clk0
    SLICE_X54Y68         FDCE                                         r  CPU/dx_insn/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDCE (Prop_fdce_C_Q)         0.518    26.449 f  CPU/dx_insn/dffe_gen[3].dff/q_reg/Q
                         net (fo=11, routed)          2.499    28.948    CPU/dx_insn/dffe_gen[4].dff/q_reg_4
    SLICE_X43Y69         LUT6 (Prop_lut6_I5_O)        0.124    29.072 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.113    30.185    CPU/dx_insn/dffe_gen[4].dff/p_19_in
    SLICE_X50Y70         LUT2 (Prop_lut2_I0_O)        0.146    30.331 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          2.852    33.183    CPU/md_unit/multiply/AQ/d_flip_flop[43].dff/q_reg_2
    SLICE_X60Y79         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[43].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.498    42.563    CPU/md_unit/multiply/AQ/d_flip_flop[43].dff/clk_out1
    SLICE_X60Y79         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[43].dff/q_reg/C
                         clock pessimism              0.020    42.583    
                         clock uncertainty           -0.161    42.422    
    SLICE_X60Y79         FDCE (Recov_fdce_C_CLR)     -0.523    41.899    CPU/md_unit/multiply/AQ/d_flip_flop[43].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.899    
                         arrival time                         -33.183    
  -------------------------------------------------------------------
                         slack                                  8.716    

Slack (MET) :             8.734ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.158ns  (logic 0.792ns (11.064%)  route 6.366ns (88.936%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 42.573 - 40.000 ) 
    Source Clock Delay      (SCD):    5.931ns = ( 25.931 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        2.292    23.377    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.501 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722    24.223    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.319 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.612    25.931    CPU/dx_insn/dffe_gen[3].dff/clk0
    SLICE_X54Y68         FDCE                                         r  CPU/dx_insn/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDCE (Prop_fdce_C_Q)         0.518    26.449 f  CPU/dx_insn/dffe_gen[3].dff/q_reg/Q
                         net (fo=11, routed)          2.499    28.948    CPU/dx_insn/dffe_gen[4].dff/q_reg_4
    SLICE_X43Y69         LUT6 (Prop_lut6_I5_O)        0.124    29.072 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.845    30.917    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X54Y76         LUT2 (Prop_lut2_I1_O)        0.150    31.067 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          2.023    33.090    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg_6
    SLICE_X40Y81         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.508    42.573    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/clk_out1
    SLICE_X40Y81         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg/C
                         clock pessimism              0.020    42.593    
                         clock uncertainty           -0.161    42.432    
    SLICE_X40Y81         FDCE (Recov_fdce_C_CLR)     -0.609    41.823    CPU/md_unit/divide/AQ/d_flip_flop[48].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.823    
                         arrival time                         -33.090    
  -------------------------------------------------------------------
                         slack                                  8.734    

Slack (MET) :             8.734ns  (required time - arrival time)
  Source:                 CPU/dx_insn/dffe_gen[3].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[50].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@40.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        7.158ns  (logic 0.792ns (11.064%)  route 6.366ns (88.936%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -3.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 42.573 - 40.000 ) 
    Source Clock Delay      (SCD):    5.931ns = ( 25.931 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        2.292    23.377    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124    23.501 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722    24.223    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    24.319 r  q_reg_i_2__93/O
                         net (fo=542, routed)         1.612    25.931    CPU/dx_insn/dffe_gen[3].dff/clk0
    SLICE_X54Y68         FDCE                                         r  CPU/dx_insn/dffe_gen[3].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDCE (Prop_fdce_C_Q)         0.518    26.449 f  CPU/dx_insn/dffe_gen[3].dff/q_reg/Q
                         net (fo=11, routed)          2.499    28.948    CPU/dx_insn/dffe_gen[4].dff/q_reg_4
    SLICE_X43Y69         LUT6 (Prop_lut6_I5_O)        0.124    29.072 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__217/O
                         net (fo=78, routed)          1.845    30.917    CPU/dx_insn/dffe_gen[2].dff/q_reg_4
    SLICE_X54Y76         LUT2 (Prop_lut2_I1_O)        0.150    31.067 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          2.023    33.090    CPU/md_unit/divide/AQ/d_flip_flop[50].dff/q_reg_3
    SLICE_X40Y81         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[50].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    40.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    39.339 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    40.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.508    42.573    CPU/md_unit/divide/AQ/d_flip_flop[50].dff/clk_out1
    SLICE_X40Y81         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[50].dff/q_reg/C
                         clock pessimism              0.020    42.593    
                         clock uncertainty           -0.161    42.432    
    SLICE_X40Y81         FDCE (Recov_fdce_C_CLR)     -0.609    41.823    CPU/md_unit/divide/AQ/d_flip_flop[50].dff/q_reg
  -------------------------------------------------------------------
                         required time                         41.823    
                         arrival time                         -33.090    
  -------------------------------------------------------------------
                         slack                                  8.734    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.731ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[10].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.892ns  (logic 0.212ns (23.767%)  route 0.680ns (76.233%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    1.817ns = ( 21.817 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.557    21.817    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X56Y67         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDCE (Prop_fdce_C_Q)         0.164    21.981 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.464    22.445    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X50Y70         LUT2 (Prop_lut2_I1_O)        0.048    22.493 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.216    22.709    CPU/md_unit/multiply/AQ/d_flip_flop[10].dff/q_reg_1
    SLICE_X50Y76         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[10].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.820     0.910    CPU/md_unit/multiply/AQ/d_flip_flop[10].dff/clk_out1
    SLICE_X50Y76         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[10].dff/q_reg/C
                         clock pessimism              0.040     0.950    
                         clock uncertainty            0.161     1.111    
    SLICE_X50Y76         FDCE (Remov_fdce_C_CLR)     -0.133     0.978    CPU/md_unit/multiply/AQ/d_flip_flop[10].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                          22.709    
  -------------------------------------------------------------------
                         slack                                 21.731    

Slack (MET) :             21.731ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[15].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.892ns  (logic 0.212ns (23.767%)  route 0.680ns (76.233%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    1.817ns = ( 21.817 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.557    21.817    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X56Y67         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDCE (Prop_fdce_C_Q)         0.164    21.981 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.464    22.445    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X50Y70         LUT2 (Prop_lut2_I1_O)        0.048    22.493 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.216    22.709    CPU/md_unit/multiply/AQ/d_flip_flop[15].dff/q_reg_1
    SLICE_X50Y76         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[15].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.820     0.910    CPU/md_unit/multiply/AQ/d_flip_flop[15].dff/clk_out1
    SLICE_X50Y76         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[15].dff/q_reg/C
                         clock pessimism              0.040     0.950    
                         clock uncertainty            0.161     1.111    
    SLICE_X50Y76         FDCE (Remov_fdce_C_CLR)     -0.133     0.978    CPU/md_unit/multiply/AQ/d_flip_flop[15].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.978    
                         arrival time                          22.709    
  -------------------------------------------------------------------
                         slack                                 21.731    

Slack (MET) :             21.756ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[11].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.892ns  (logic 0.212ns (23.767%)  route 0.680ns (76.233%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    1.817ns = ( 21.817 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.557    21.817    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X56Y67         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDCE (Prop_fdce_C_Q)         0.164    21.981 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.464    22.445    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X50Y70         LUT2 (Prop_lut2_I1_O)        0.048    22.493 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.216    22.709    CPU/md_unit/multiply/AQ/d_flip_flop[11].dff/q_reg_1
    SLICE_X51Y76         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[11].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.820     0.910    CPU/md_unit/multiply/AQ/d_flip_flop[11].dff/clk_out1
    SLICE_X51Y76         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[11].dff/q_reg/C
                         clock pessimism              0.040     0.950    
                         clock uncertainty            0.161     1.111    
    SLICE_X51Y76         FDCE (Remov_fdce_C_CLR)     -0.158     0.953    CPU/md_unit/multiply/AQ/d_flip_flop[11].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.953    
                         arrival time                          22.709    
  -------------------------------------------------------------------
                         slack                                 21.756    

Slack (MET) :             21.756ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[13].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.892ns  (logic 0.212ns (23.767%)  route 0.680ns (76.233%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.910ns
    Source Clock Delay      (SCD):    1.817ns = ( 21.817 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.557    21.817    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X56Y67         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDCE (Prop_fdce_C_Q)         0.164    21.981 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.464    22.445    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X50Y70         LUT2 (Prop_lut2_I1_O)        0.048    22.493 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.216    22.709    CPU/md_unit/multiply/AQ/d_flip_flop[13].dff/q_reg_1
    SLICE_X51Y76         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[13].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.820     0.910    CPU/md_unit/multiply/AQ/d_flip_flop[13].dff/clk_out1
    SLICE_X51Y76         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[13].dff/q_reg/C
                         clock pessimism              0.040     0.950    
                         clock uncertainty            0.161     1.111    
    SLICE_X51Y76         FDCE (Remov_fdce_C_CLR)     -0.158     0.953    CPU/md_unit/multiply/AQ/d_flip_flop[13].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.953    
                         arrival time                          22.709    
  -------------------------------------------------------------------
                         slack                                 21.756    

Slack (MET) :             21.853ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.991ns  (logic 0.212ns (21.390%)  route 0.779ns (78.610%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    1.817ns = ( 21.817 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.557    21.817    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X56Y67         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDCE (Prop_fdce_C_Q)         0.164    21.981 f  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.537    22.518    CPU/dx_insn/dffe_gen[2].dff/DX_insn[0]
    SLICE_X54Y76         LUT2 (Prop_lut2_I0_O)        0.048    22.566 f  CPU/dx_insn/dffe_gen[2].dff/q_i_2__242/O
                         net (fo=64, routed)          0.242    22.808    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg_5
    SLICE_X52Y78         FDCE                                         f  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.822     0.912    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/clk_out1
    SLICE_X52Y78         FDCE                                         r  CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg/C
                         clock pessimism              0.040     0.952    
                         clock uncertainty            0.161     1.113    
    SLICE_X52Y78         FDCE (Remov_fdce_C_CLR)     -0.158     0.955    CPU/md_unit/divide/AQ/d_flip_flop[43].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                          22.808    
  -------------------------------------------------------------------
                         slack                                 21.853    

Slack (MET) :             21.859ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.994ns  (logic 0.212ns (21.334%)  route 0.782ns (78.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.817ns = ( 21.817 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.557    21.817    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X56Y67         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDCE (Prop_fdce_C_Q)         0.164    21.981 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.464    22.445    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X50Y70         LUT2 (Prop_lut2_I1_O)        0.048    22.493 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.317    22.811    CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg_45
    SLICE_X52Y76         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.819     0.909    CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/clk_out1
    SLICE_X52Y76         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg/C
                         clock pessimism              0.040     0.949    
                         clock uncertainty            0.161     1.110    
    SLICE_X52Y76         FDCE (Remov_fdce_C_CLR)     -0.158     0.952    CPU/md_unit/multiply/AQ/d_flip_flop[2].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.952    
                         arrival time                          22.811    
  -------------------------------------------------------------------
                         slack                                 21.859    

Slack (MET) :             21.859ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[4].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.994ns  (logic 0.212ns (21.334%)  route 0.782ns (78.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.817ns = ( 21.817 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.557    21.817    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X56Y67         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDCE (Prop_fdce_C_Q)         0.164    21.981 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.464    22.445    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X50Y70         LUT2 (Prop_lut2_I1_O)        0.048    22.493 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.317    22.811    CPU/md_unit/multiply/AQ/d_flip_flop[4].dff/q_reg_1
    SLICE_X52Y76         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[4].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.819     0.909    CPU/md_unit/multiply/AQ/d_flip_flop[4].dff/clk_out1
    SLICE_X52Y76         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[4].dff/q_reg/C
                         clock pessimism              0.040     0.949    
                         clock uncertainty            0.161     1.110    
    SLICE_X52Y76         FDCE (Remov_fdce_C_CLR)     -0.158     0.952    CPU/md_unit/multiply/AQ/d_flip_flop[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.952    
                         arrival time                          22.811    
  -------------------------------------------------------------------
                         slack                                 21.859    

Slack (MET) :             21.859ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.994ns  (logic 0.212ns (21.334%)  route 0.782ns (78.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.817ns = ( 21.817 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.557    21.817    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X56Y67         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDCE (Prop_fdce_C_Q)         0.164    21.981 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.464    22.445    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X50Y70         LUT2 (Prop_lut2_I1_O)        0.048    22.493 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.317    22.811    CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg_1
    SLICE_X52Y76         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.819     0.909    CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/clk_out1
    SLICE_X52Y76         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg/C
                         clock pessimism              0.040     0.949    
                         clock uncertainty            0.161     1.110    
    SLICE_X52Y76         FDCE (Remov_fdce_C_CLR)     -0.158     0.952    CPU/md_unit/multiply/AQ/d_flip_flop[6].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.952    
                         arrival time                          22.811    
  -------------------------------------------------------------------
                         slack                                 21.859    

Slack (MET) :             21.859ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[8].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        0.994ns  (logic 0.212ns (21.334%)  route 0.782ns (78.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.868ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    1.817ns = ( 21.817 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.557    21.817    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X56Y67         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDCE (Prop_fdce_C_Q)         0.164    21.981 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.464    22.445    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X50Y70         LUT2 (Prop_lut2_I1_O)        0.048    22.493 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.317    22.811    CPU/md_unit/multiply/AQ/d_flip_flop[8].dff/q_reg_1
    SLICE_X52Y76         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[8].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.819     0.909    CPU/md_unit/multiply/AQ/d_flip_flop[8].dff/clk_out1
    SLICE_X52Y76         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[8].dff/q_reg/C
                         clock pessimism              0.040     0.949    
                         clock uncertainty            0.161     1.110    
    SLICE_X52Y76         FDCE (Remov_fdce_C_CLR)     -0.158     0.952    CPU/md_unit/multiply/AQ/d_flip_flop[8].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.952    
                         arrival time                          22.811    
  -------------------------------------------------------------------
                         slack                                 21.859    

Slack (MET) :             21.887ns  (arrival time - required time)
  Source:                 CPU/dx_insn/dffe_gen[2].dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CPU/md_unit/multiply/AQ/d_flip_flop[16].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -20.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 fall@20.000ns)
  Data Path Delay:        1.025ns  (logic 0.212ns (20.681%)  route 0.813ns (79.319%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.912ns
    Source Clock Delay      (SCD):    1.817ns = ( 21.817 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.040ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250    20.250 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    19.590 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    20.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    20.130 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.792    20.922    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045    20.967 r  q_reg_i_6/O
                         net (fo=1, routed)           0.267    21.234    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    21.260 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.557    21.817    CPU/dx_insn/dffe_gen[2].dff/clk0
    SLICE_X56Y67         FDCE                                         r  CPU/dx_insn/dffe_gen[2].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDCE (Prop_fdce_C_Q)         0.164    21.981 r  CPU/dx_insn/dffe_gen[2].dff/q_reg/Q
                         net (fo=10, routed)          0.464    22.445    CPU/dx_insn/dffe_gen[4].dff/DX_insn[0]
    SLICE_X50Y70         LUT2 (Prop_lut2_I1_O)        0.048    22.493 f  CPU/dx_insn/dffe_gen[4].dff/q_i_2__241/O
                         net (fo=64, routed)          0.349    22.842    CPU/md_unit/multiply/AQ/d_flip_flop[16].dff/q_reg_1
    SLICE_X48Y76         FDCE                                         f  CPU/md_unit/multiply/AQ/d_flip_flop[16].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.822     0.912    CPU/md_unit/multiply/AQ/d_flip_flop[16].dff/clk_out1
    SLICE_X48Y76         FDCE                                         r  CPU/md_unit/multiply/AQ/d_flip_flop[16].dff/q_reg/C
                         clock pessimism              0.040     0.952    
                         clock uncertainty            0.161     1.113    
    SLICE_X48Y76         FDCE (Remov_fdce_C_CLR)     -0.158     0.955    CPU/md_unit/multiply/AQ/d_flip_flop[16].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                          22.842    
  -------------------------------------------------------------------
                         slack                                 21.887    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.919ns  (logic 5.318ns (33.409%)  route 10.601ns (66.591%))
  Logic Levels:           7  (CARRY4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          1.010    25.444    VGA_display/Display/top_y[0]
    SLICE_X75Y71         LUT6 (Prop_lut6_I2_O)        0.124    25.568 r  VGA_display/Display/i__carry__0_i_1/O
                         net (fo=1, routed)           0.539    26.107    VGA_display/Display_n_78
    SLICE_X75Y70         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    26.486 f  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.762    27.248    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_0[0]
    SLICE_X78Y71         LUT6 (Prop_lut6_I2_O)        0.373    27.621 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           0.746    28.367    VGA_display/Display/isCardRegion__2
    SLICE_X76Y72         LUT6 (Prop_lut6_I1_O)        0.124    28.491 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_4/O
                         net (fo=12, routed)          2.336    30.827    VGA_display/Display/VGA_R_OBUF[3]_inst_i_4_n_0
    SLICE_X62Y93         LUT5 (Prop_lut5_I4_O)        0.124    30.951 r  VGA_display/Display/VGA_G_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.210    35.161    VGA_G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546    38.707 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    38.707    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.826ns  (logic 5.307ns (33.535%)  route 10.519ns (66.465%))
  Logic Levels:           7  (CARRY4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          1.010    25.444    VGA_display/Display/top_y[0]
    SLICE_X75Y71         LUT6 (Prop_lut6_I2_O)        0.124    25.568 r  VGA_display/Display/i__carry__0_i_1/O
                         net (fo=1, routed)           0.539    26.107    VGA_display/Display_n_78
    SLICE_X75Y70         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    26.486 r  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.762    27.248    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_0[0]
    SLICE_X78Y71         LUT6 (Prop_lut6_I2_O)        0.373    27.621 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           0.978    28.599    VGA_display/Display/isCardRegion__2
    SLICE_X76Y72         LUT6 (Prop_lut6_I1_O)        0.124    28.723 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          2.111    30.833    VGA_display/Display/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X62Y92         LUT5 (Prop_lut5_I1_O)        0.124    30.957 r  VGA_display/Display/VGA_R_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.121    35.079    VGA_R_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    38.614 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    38.614    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.825ns  (logic 5.317ns (33.596%)  route 10.509ns (66.404%))
  Logic Levels:           7  (CARRY4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          1.010    25.444    VGA_display/Display/top_y[0]
    SLICE_X75Y71         LUT6 (Prop_lut6_I2_O)        0.124    25.568 r  VGA_display/Display/i__carry__0_i_1/O
                         net (fo=1, routed)           0.539    26.107    VGA_display/Display_n_78
    SLICE_X75Y70         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    26.486 f  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.762    27.248    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_0[0]
    SLICE_X78Y71         LUT6 (Prop_lut6_I2_O)        0.373    27.621 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           0.986    28.607    VGA_display/Display/isCardRegion__2
    SLICE_X76Y72         LUT6 (Prop_lut6_I4_O)        0.124    28.731 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          2.154    30.885    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X62Y93         LUT5 (Prop_lut5_I0_O)        0.124    31.009 r  VGA_display/Display/VGA_G_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.060    35.069    VGA_G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545    38.613 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000    38.613    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.798ns  (logic 5.318ns (33.666%)  route 10.479ns (66.334%))
  Logic Levels:           7  (CARRY4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          1.010    25.444    VGA_display/Display/top_y[0]
    SLICE_X75Y71         LUT6 (Prop_lut6_I2_O)        0.124    25.568 r  VGA_display/Display/i__carry__0_i_1/O
                         net (fo=1, routed)           0.539    26.107    VGA_display/Display_n_78
    SLICE_X75Y70         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    26.486 f  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.762    27.248    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_0[0]
    SLICE_X78Y71         LUT6 (Prop_lut6_I2_O)        0.373    27.621 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           0.986    28.607    VGA_display/Display/isCardRegion__2
    SLICE_X76Y72         LUT6 (Prop_lut6_I4_O)        0.124    28.731 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          2.104    30.834    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X63Y93         LUT5 (Prop_lut5_I0_O)        0.124    30.958 r  VGA_display/Display/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.081    35.039    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546    38.586 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    38.586    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.741ns  (logic 5.319ns (33.791%)  route 10.422ns (66.209%))
  Logic Levels:           7  (CARRY4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          1.010    25.444    VGA_display/Display/top_y[0]
    SLICE_X75Y71         LUT6 (Prop_lut6_I2_O)        0.124    25.568 r  VGA_display/Display/i__carry__0_i_1/O
                         net (fo=1, routed)           0.539    26.107    VGA_display/Display_n_78
    SLICE_X75Y70         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    26.486 f  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.762    27.248    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_0[0]
    SLICE_X78Y71         LUT6 (Prop_lut6_I2_O)        0.373    27.621 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           0.986    28.607    VGA_display/Display/isCardRegion__2
    SLICE_X76Y72         LUT6 (Prop_lut6_I4_O)        0.124    28.731 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          2.146    30.877    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X62Y92         LUT5 (Prop_lut5_I0_O)        0.124    31.001 r  VGA_display/Display/VGA_B_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.981    34.982    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    38.529 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000    38.529    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.591ns  (logic 5.324ns (34.145%)  route 10.267ns (65.855%))
  Logic Levels:           7  (CARRY4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          1.010    25.444    VGA_display/Display/top_y[0]
    SLICE_X75Y71         LUT6 (Prop_lut6_I2_O)        0.124    25.568 r  VGA_display/Display/i__carry__0_i_1/O
                         net (fo=1, routed)           0.539    26.107    VGA_display/Display_n_78
    SLICE_X75Y70         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    26.486 r  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.762    27.248    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_0[0]
    SLICE_X78Y71         LUT6 (Prop_lut6_I2_O)        0.373    27.621 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           0.978    28.599    VGA_display/Display/isCardRegion__2
    SLICE_X76Y72         LUT6 (Prop_lut6_I1_O)        0.124    28.723 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          2.130    30.852    VGA_display/Display/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X62Y92         LUT5 (Prop_lut5_I1_O)        0.124    30.976 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.851    34.828    VGA_R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.552    38.379 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000    38.379    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.572ns  (logic 5.310ns (34.101%)  route 10.262ns (65.899%))
  Logic Levels:           7  (CARRY4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          1.010    25.444    VGA_display/Display/top_y[0]
    SLICE_X75Y71         LUT6 (Prop_lut6_I2_O)        0.124    25.568 r  VGA_display/Display/i__carry__0_i_1/O
                         net (fo=1, routed)           0.539    26.107    VGA_display/Display_n_78
    SLICE_X75Y70         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    26.486 f  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.762    27.248    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_0[0]
    SLICE_X78Y71         LUT6 (Prop_lut6_I2_O)        0.373    27.621 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           0.746    28.367    VGA_display/Display/isCardRegion__2
    SLICE_X76Y72         LUT6 (Prop_lut6_I1_O)        0.124    28.491 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_4/O
                         net (fo=12, routed)          2.116    30.607    VGA_display/Display/VGA_R_OBUF[3]_inst_i_4_n_0
    SLICE_X62Y93         LUT5 (Prop_lut5_I4_O)        0.124    30.731 r  VGA_display/Display/VGA_G_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.091    34.822    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    38.360 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    38.360    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.571ns  (logic 5.320ns (34.167%)  route 10.251ns (65.833%))
  Logic Levels:           7  (CARRY4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          1.010    25.444    VGA_display/Display/top_y[0]
    SLICE_X75Y71         LUT6 (Prop_lut6_I2_O)        0.124    25.568 r  VGA_display/Display/i__carry__0_i_1/O
                         net (fo=1, routed)           0.539    26.107    VGA_display/Display_n_78
    SLICE_X75Y70         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    26.486 f  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.762    27.248    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_0[0]
    SLICE_X78Y71         LUT6 (Prop_lut6_I2_O)        0.373    27.621 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           0.986    28.607    VGA_display/Display/isCardRegion__2
    SLICE_X76Y72         LUT6 (Prop_lut6_I4_O)        0.124    28.731 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          2.106    30.836    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X63Y93         LUT5 (Prop_lut5_I0_O)        0.124    30.960 r  VGA_display/Display/VGA_R_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.851    34.811    VGA_R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.548    38.360 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000    38.360    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.545ns  (logic 5.323ns (34.243%)  route 10.222ns (65.757%))
  Logic Levels:           7  (CARRY4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          1.010    25.444    VGA_display/Display/top_y[0]
    SLICE_X75Y71         LUT6 (Prop_lut6_I2_O)        0.124    25.568 r  VGA_display/Display/i__carry__0_i_1/O
                         net (fo=1, routed)           0.539    26.107    VGA_display/Display_n_78
    SLICE_X75Y70         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    26.486 r  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.762    27.248    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_0[0]
    SLICE_X78Y71         LUT6 (Prop_lut6_I2_O)        0.373    27.621 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           0.978    28.599    VGA_display/Display/isCardRegion__2
    SLICE_X76Y72         LUT6 (Prop_lut6_I1_O)        0.124    28.723 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          1.906    30.629    VGA_display/Display/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X63Y93         LUT5 (Prop_lut5_I1_O)        0.124    30.753 r  VGA_display/Display/VGA_B_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.029    34.783    VGA_B_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.551    38.334 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000    38.334    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.497ns  (logic 5.324ns (34.352%)  route 10.173ns (65.648%))
  Logic Levels:           7  (CARRY4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          1.010    25.444    VGA_display/Display/top_y[0]
    SLICE_X75Y71         LUT6 (Prop_lut6_I2_O)        0.124    25.568 r  VGA_display/Display/i__carry__0_i_1/O
                         net (fo=1, routed)           0.539    26.107    VGA_display/Display_n_78
    SLICE_X75Y70         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    26.486 f  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.762    27.248    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_0[0]
    SLICE_X78Y71         LUT6 (Prop_lut6_I2_O)        0.373    27.621 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           0.746    28.367    VGA_display/Display/isCardRegion__2
    SLICE_X76Y72         LUT6 (Prop_lut6_I1_O)        0.124    28.491 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_4/O
                         net (fo=12, routed)          2.081    30.572    VGA_display/Display/VGA_R_OBUF[3]_inst_i_4_n_0
    SLICE_X62Y93         LUT5 (Prop_lut5_I4_O)        0.124    30.696 r  VGA_display/Display/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.038    34.734    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.552    38.285 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000    38.285    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.233ns  (logic 1.393ns (62.392%)  route 0.840ns (37.608%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.557     0.687    clock25mhz
    SLICE_X49Y70         FDRE                                         r  LED_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.141     0.828 r  LED_reg[12]/Q
                         net (fo=1, routed)           0.840     1.668    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     2.920 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.920    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.272ns  (logic 1.389ns (61.154%)  route 0.883ns (38.846%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.560     0.690    clock25mhz
    SLICE_X49Y67         FDRE                                         r  LED_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.141     0.831 r  LED_reg[8]/Q
                         net (fo=1, routed)           0.883     1.713    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     2.962 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.962    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.278ns  (logic 1.397ns (61.301%)  route 0.882ns (38.699%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.560     0.690    clock25mhz
    SLICE_X49Y67         FDRE                                         r  LED_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.141     0.831 r  LED_reg[6]/Q
                         net (fo=1, routed)           0.882     1.712    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     2.968 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.968    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.297ns  (logic 1.394ns (60.704%)  route 0.902ns (39.296%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.557     0.687    clock25mhz
    SLICE_X49Y70         FDRE                                         r  LED_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.141     0.828 r  LED_reg[10]/Q
                         net (fo=1, routed)           0.902     1.730    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     2.983 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.983    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.316ns  (logic 1.396ns (60.254%)  route 0.921ns (39.746%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.557     0.687    clock25mhz
    SLICE_X49Y70         FDRE                                         r  LED_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.141     0.828 r  LED_reg[13]/Q
                         net (fo=1, routed)           0.921     1.748    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.003 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.003    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.326ns  (logic 1.396ns (60.003%)  route 0.931ns (39.997%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.557     0.687    clock25mhz
    SLICE_X48Y70         FDRE                                         r  LED_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDRE (Prop_fdre_C_Q)         0.141     0.828 r  LED_reg[9]/Q
                         net (fo=1, routed)           0.931     1.758    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     3.013 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.013    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.357ns  (logic 1.373ns (58.261%)  route 0.984ns (41.739%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.557     0.687    clock25mhz
    SLICE_X49Y70         FDRE                                         r  LED_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.141     0.828 r  LED_reg[11]/Q
                         net (fo=1, routed)           0.984     1.811    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.044 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.044    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.369ns  (logic 1.397ns (58.954%)  route 0.973ns (41.046%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.557     0.687    clock25mhz
    SLICE_X48Y70         FDRE                                         r  LED_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDRE (Prop_fdre_C_Q)         0.141     0.828 r  LED_reg[7]/Q
                         net (fo=1, routed)           0.973     1.800    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.056 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.056    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.393ns  (logic 1.393ns (58.230%)  route 1.000ns (41.770%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.560     0.690    clock25mhz
    SLICE_X49Y67         FDRE                                         r  LED_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.141     0.831 r  LED_reg[5]/Q
                         net (fo=1, routed)           1.000     1.830    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.083 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.083    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.458ns  (logic 1.412ns (57.449%)  route 1.046ns (42.551%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.557     0.687    clock25mhz
    SLICE_X48Y70         FDRE                                         r  LED_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDRE (Prop_fdre_C_Q)         0.141     0.828 r  LED_reg[14]/Q
                         net (fo=1, routed)           1.046     1.873    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.144 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.144    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.919ns  (logic 5.318ns (33.409%)  route 10.601ns (66.591%))
  Logic Levels:           7  (CARRY4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          1.010    25.444    VGA_display/Display/top_y[0]
    SLICE_X75Y71         LUT6 (Prop_lut6_I2_O)        0.124    25.568 r  VGA_display/Display/i__carry__0_i_1/O
                         net (fo=1, routed)           0.539    26.107    VGA_display/Display_n_78
    SLICE_X75Y70         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    26.486 f  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.762    27.248    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_0[0]
    SLICE_X78Y71         LUT6 (Prop_lut6_I2_O)        0.373    27.621 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           0.746    28.367    VGA_display/Display/isCardRegion__2
    SLICE_X76Y72         LUT6 (Prop_lut6_I1_O)        0.124    28.491 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_4/O
                         net (fo=12, routed)          2.336    30.827    VGA_display/Display/VGA_R_OBUF[3]_inst_i_4_n_0
    SLICE_X62Y93         LUT5 (Prop_lut5_I4_O)        0.124    30.951 r  VGA_display/Display/VGA_G_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.210    35.161    VGA_G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546    38.707 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    38.707    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.826ns  (logic 5.307ns (33.535%)  route 10.519ns (66.465%))
  Logic Levels:           7  (CARRY4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          1.010    25.444    VGA_display/Display/top_y[0]
    SLICE_X75Y71         LUT6 (Prop_lut6_I2_O)        0.124    25.568 r  VGA_display/Display/i__carry__0_i_1/O
                         net (fo=1, routed)           0.539    26.107    VGA_display/Display_n_78
    SLICE_X75Y70         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    26.486 r  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.762    27.248    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_0[0]
    SLICE_X78Y71         LUT6 (Prop_lut6_I2_O)        0.373    27.621 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           0.978    28.599    VGA_display/Display/isCardRegion__2
    SLICE_X76Y72         LUT6 (Prop_lut6_I1_O)        0.124    28.723 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          2.111    30.833    VGA_display/Display/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X62Y92         LUT5 (Prop_lut5_I1_O)        0.124    30.957 r  VGA_display/Display/VGA_R_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.121    35.079    VGA_R_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    38.614 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    38.614    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.825ns  (logic 5.317ns (33.596%)  route 10.509ns (66.404%))
  Logic Levels:           7  (CARRY4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          1.010    25.444    VGA_display/Display/top_y[0]
    SLICE_X75Y71         LUT6 (Prop_lut6_I2_O)        0.124    25.568 r  VGA_display/Display/i__carry__0_i_1/O
                         net (fo=1, routed)           0.539    26.107    VGA_display/Display_n_78
    SLICE_X75Y70         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    26.486 f  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.762    27.248    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_0[0]
    SLICE_X78Y71         LUT6 (Prop_lut6_I2_O)        0.373    27.621 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           0.986    28.607    VGA_display/Display/isCardRegion__2
    SLICE_X76Y72         LUT6 (Prop_lut6_I4_O)        0.124    28.731 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          2.154    30.885    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X62Y93         LUT5 (Prop_lut5_I0_O)        0.124    31.009 r  VGA_display/Display/VGA_G_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.060    35.069    VGA_G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545    38.613 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000    38.613    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.798ns  (logic 5.318ns (33.666%)  route 10.479ns (66.334%))
  Logic Levels:           7  (CARRY4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          1.010    25.444    VGA_display/Display/top_y[0]
    SLICE_X75Y71         LUT6 (Prop_lut6_I2_O)        0.124    25.568 r  VGA_display/Display/i__carry__0_i_1/O
                         net (fo=1, routed)           0.539    26.107    VGA_display/Display_n_78
    SLICE_X75Y70         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    26.486 f  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.762    27.248    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_0[0]
    SLICE_X78Y71         LUT6 (Prop_lut6_I2_O)        0.373    27.621 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           0.986    28.607    VGA_display/Display/isCardRegion__2
    SLICE_X76Y72         LUT6 (Prop_lut6_I4_O)        0.124    28.731 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          2.104    30.834    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X63Y93         LUT5 (Prop_lut5_I0_O)        0.124    30.958 r  VGA_display/Display/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.081    35.039    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546    38.586 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    38.586    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.741ns  (logic 5.319ns (33.791%)  route 10.422ns (66.209%))
  Logic Levels:           7  (CARRY4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          1.010    25.444    VGA_display/Display/top_y[0]
    SLICE_X75Y71         LUT6 (Prop_lut6_I2_O)        0.124    25.568 r  VGA_display/Display/i__carry__0_i_1/O
                         net (fo=1, routed)           0.539    26.107    VGA_display/Display_n_78
    SLICE_X75Y70         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    26.486 f  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.762    27.248    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_0[0]
    SLICE_X78Y71         LUT6 (Prop_lut6_I2_O)        0.373    27.621 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           0.986    28.607    VGA_display/Display/isCardRegion__2
    SLICE_X76Y72         LUT6 (Prop_lut6_I4_O)        0.124    28.731 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          2.146    30.877    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X62Y92         LUT5 (Prop_lut5_I0_O)        0.124    31.001 r  VGA_display/Display/VGA_B_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.981    34.982    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    38.529 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000    38.529    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.591ns  (logic 5.324ns (34.145%)  route 10.267ns (65.855%))
  Logic Levels:           7  (CARRY4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          1.010    25.444    VGA_display/Display/top_y[0]
    SLICE_X75Y71         LUT6 (Prop_lut6_I2_O)        0.124    25.568 r  VGA_display/Display/i__carry__0_i_1/O
                         net (fo=1, routed)           0.539    26.107    VGA_display/Display_n_78
    SLICE_X75Y70         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    26.486 r  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.762    27.248    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_0[0]
    SLICE_X78Y71         LUT6 (Prop_lut6_I2_O)        0.373    27.621 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           0.978    28.599    VGA_display/Display/isCardRegion__2
    SLICE_X76Y72         LUT6 (Prop_lut6_I1_O)        0.124    28.723 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          2.130    30.852    VGA_display/Display/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X62Y92         LUT5 (Prop_lut5_I1_O)        0.124    30.976 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.851    34.828    VGA_R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.552    38.379 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000    38.379    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.572ns  (logic 5.310ns (34.101%)  route 10.262ns (65.899%))
  Logic Levels:           7  (CARRY4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          1.010    25.444    VGA_display/Display/top_y[0]
    SLICE_X75Y71         LUT6 (Prop_lut6_I2_O)        0.124    25.568 r  VGA_display/Display/i__carry__0_i_1/O
                         net (fo=1, routed)           0.539    26.107    VGA_display/Display_n_78
    SLICE_X75Y70         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    26.486 f  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.762    27.248    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_0[0]
    SLICE_X78Y71         LUT6 (Prop_lut6_I2_O)        0.373    27.621 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           0.746    28.367    VGA_display/Display/isCardRegion__2
    SLICE_X76Y72         LUT6 (Prop_lut6_I1_O)        0.124    28.491 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_4/O
                         net (fo=12, routed)          2.116    30.607    VGA_display/Display/VGA_R_OBUF[3]_inst_i_4_n_0
    SLICE_X62Y93         LUT5 (Prop_lut5_I4_O)        0.124    30.731 r  VGA_display/Display/VGA_G_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.091    34.822    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    38.360 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    38.360    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.571ns  (logic 5.320ns (34.167%)  route 10.251ns (65.833%))
  Logic Levels:           7  (CARRY4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          1.010    25.444    VGA_display/Display/top_y[0]
    SLICE_X75Y71         LUT6 (Prop_lut6_I2_O)        0.124    25.568 r  VGA_display/Display/i__carry__0_i_1/O
                         net (fo=1, routed)           0.539    26.107    VGA_display/Display_n_78
    SLICE_X75Y70         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    26.486 f  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.762    27.248    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_0[0]
    SLICE_X78Y71         LUT6 (Prop_lut6_I2_O)        0.373    27.621 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           0.986    28.607    VGA_display/Display/isCardRegion__2
    SLICE_X76Y72         LUT6 (Prop_lut6_I4_O)        0.124    28.731 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          2.106    30.836    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X63Y93         LUT5 (Prop_lut5_I0_O)        0.124    30.960 r  VGA_display/Display/VGA_R_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.851    34.811    VGA_R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.548    38.360 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000    38.360    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.545ns  (logic 5.323ns (34.243%)  route 10.222ns (65.757%))
  Logic Levels:           7  (CARRY4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          1.010    25.444    VGA_display/Display/top_y[0]
    SLICE_X75Y71         LUT6 (Prop_lut6_I2_O)        0.124    25.568 r  VGA_display/Display/i__carry__0_i_1/O
                         net (fo=1, routed)           0.539    26.107    VGA_display/Display_n_78
    SLICE_X75Y70         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    26.486 r  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.762    27.248    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_0[0]
    SLICE_X78Y71         LUT6 (Prop_lut6_I2_O)        0.373    27.621 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           0.978    28.599    VGA_display/Display/isCardRegion__2
    SLICE_X76Y72         LUT6 (Prop_lut6_I1_O)        0.124    28.723 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=12, routed)          1.906    30.629    VGA_display/Display/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X63Y93         LUT5 (Prop_lut5_I1_O)        0.124    30.753 r  VGA_display/Display/VGA_B_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.029    34.783    VGA_B_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.551    38.334 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000    38.334    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_display/cardNumber_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.497ns  (logic 5.324ns (34.352%)  route 10.173ns (65.648%))
  Logic Levels:           7  (CARRY4=1 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    20.989    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.703    22.788    VGA_display/clk
    SLICE_X76Y71         FDRE                                         r  VGA_display/cardNumber_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         FDRE (Prop_fdre_C_Q)         0.524    23.312 r  VGA_display/cardNumber_reg[3]/Q
                         net (fo=8, routed)           0.998    24.310    VGA_display/addr2[3]
    SLICE_X73Y70         LUT5 (Prop_lut5_I1_O)        0.124    24.434 r  VGA_display/imgAddress1_i_12/O
                         net (fo=13, routed)          1.010    25.444    VGA_display/Display/top_y[0]
    SLICE_X75Y71         LUT6 (Prop_lut6_I2_O)        0.124    25.568 r  VGA_display/Display/i__carry__0_i_1/O
                         net (fo=1, routed)           0.539    26.107    VGA_display/Display_n_78
    SLICE_X75Y70         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379    26.486 f  VGA_display/isCardRegion2_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.762    27.248    VGA_display/Display/VGA_R_OBUF[3]_inst_i_2_0[0]
    SLICE_X78Y71         LUT6 (Prop_lut6_I2_O)        0.373    27.621 f  VGA_display/Display/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=3, routed)           0.746    28.367    VGA_display/Display/isCardRegion__2
    SLICE_X76Y72         LUT6 (Prop_lut6_I1_O)        0.124    28.491 r  VGA_display/Display/VGA_R_OBUF[3]_inst_i_4/O
                         net (fo=12, routed)          2.081    30.572    VGA_display/Display/VGA_R_OBUF[3]_inst_i_4_n_0
    SLICE_X62Y93         LUT5 (Prop_lut5_I4_O)        0.124    30.696 r  VGA_display/Display/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.038    34.734    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.552    38.285 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000    38.285    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.233ns  (logic 1.393ns (62.392%)  route 0.840ns (37.608%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.557     0.687    clock25mhz
    SLICE_X49Y70         FDRE                                         r  LED_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.141     0.828 r  LED_reg[12]/Q
                         net (fo=1, routed)           0.840     1.668    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     2.920 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.920    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.272ns  (logic 1.389ns (61.154%)  route 0.883ns (38.846%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.560     0.690    clock25mhz
    SLICE_X49Y67         FDRE                                         r  LED_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.141     0.831 r  LED_reg[8]/Q
                         net (fo=1, routed)           0.883     1.713    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     2.962 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.962    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.278ns  (logic 1.397ns (61.301%)  route 0.882ns (38.699%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.560     0.690    clock25mhz
    SLICE_X49Y67         FDRE                                         r  LED_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.141     0.831 r  LED_reg[6]/Q
                         net (fo=1, routed)           0.882     1.712    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     2.968 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.968    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.297ns  (logic 1.394ns (60.704%)  route 0.902ns (39.296%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.557     0.687    clock25mhz
    SLICE_X49Y70         FDRE                                         r  LED_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.141     0.828 r  LED_reg[10]/Q
                         net (fo=1, routed)           0.902     1.730    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     2.983 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.983    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.316ns  (logic 1.396ns (60.254%)  route 0.921ns (39.746%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.557     0.687    clock25mhz
    SLICE_X49Y70         FDRE                                         r  LED_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.141     0.828 r  LED_reg[13]/Q
                         net (fo=1, routed)           0.921     1.748    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.003 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.003    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.326ns  (logic 1.396ns (60.003%)  route 0.931ns (39.997%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.557     0.687    clock25mhz
    SLICE_X48Y70         FDRE                                         r  LED_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDRE (Prop_fdre_C_Q)         0.141     0.828 r  LED_reg[9]/Q
                         net (fo=1, routed)           0.931     1.758    LED_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     3.013 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.013    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.357ns  (logic 1.373ns (58.261%)  route 0.984ns (41.739%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.557     0.687    clock25mhz
    SLICE_X49Y70         FDRE                                         r  LED_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.141     0.828 r  LED_reg[11]/Q
                         net (fo=1, routed)           0.984     1.811    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.044 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.044    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.369ns  (logic 1.397ns (58.954%)  route 0.973ns (41.046%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.557     0.687    clock25mhz
    SLICE_X48Y70         FDRE                                         r  LED_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDRE (Prop_fdre_C_Q)         0.141     0.828 r  LED_reg[7]/Q
                         net (fo=1, routed)           0.973     1.800    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     3.056 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.056    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.393ns  (logic 1.393ns (58.230%)  route 1.000ns (41.770%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.560     0.690    clock25mhz
    SLICE_X49Y67         FDRE                                         r  LED_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDRE (Prop_fdre_C_Q)         0.141     0.831 r  LED_reg[5]/Q
                         net (fo=1, routed)           1.000     1.830    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.083 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.083    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.458ns  (logic 1.412ns (57.449%)  route 1.046ns (42.551%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     0.104    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.557     0.687    clock25mhz
    SLICE_X48Y70         FDRE                                         r  LED_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDRE (Prop_fdre_C_Q)         0.141     0.828 r  LED_reg[14]/Q
                         net (fo=1, routed)           1.046     1.873    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.144 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.144    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.459ns  (logic 0.096ns (2.775%)  route 3.363ns (97.225%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.356ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.713    20.989    pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.650    22.735    pll/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.100ns  (logic 0.026ns (2.364%)  route 1.074ns (97.636%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.356ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.514     0.104    pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.560     0.690    pll/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.459ns  (logic 0.096ns (2.775%)  route 3.363ns (97.225%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    22.735    pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.459    19.276 f  pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.713    20.989    pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    21.085 f  pll/inst/clkf_buf/O
                         net (fo=1, routed)           1.650    22.735    pll/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pll/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pll/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.100ns  (logic 0.026ns (2.364%)  route 1.074ns (97.636%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    pll/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.100    -0.410 r  pll/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.514     0.104    pll/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.130 r  pll/inst/clkf_buf/O
                         net (fo=1, routed)           0.560     0.690    pll/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  pll/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay          1555 Endpoints
Min Delay          1555 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/hPos_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.709ns  (logic 1.477ns (16.954%)  route 7.233ns (83.046%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        7.233     8.709    VGA_display/Display/AR[0]
    SLICE_X78Y70         FDCE                                         f  VGA_display/Display/hPos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.589     2.654    VGA_display/Display/clk
    SLICE_X78Y70         FDCE                                         r  VGA_display/Display/hPos_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/hPos_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.709ns  (logic 1.477ns (16.954%)  route 7.233ns (83.046%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        7.233     8.709    VGA_display/Display/AR[0]
    SLICE_X78Y70         FDCE                                         f  VGA_display/Display/hPos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.589     2.654    VGA_display/Display/clk
    SLICE_X78Y70         FDCE                                         r  VGA_display/Display/hPos_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/vPos_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.590ns  (logic 1.477ns (17.190%)  route 7.113ns (82.810%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        7.113     8.590    VGA_display/Display/AR[0]
    SLICE_X79Y69         FDCE                                         f  VGA_display/Display/vPos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.589     2.654    VGA_display/Display/clk
    SLICE_X79Y69         FDCE                                         r  VGA_display/Display/vPos_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/vPos_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.590ns  (logic 1.477ns (17.190%)  route 7.113ns (82.810%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        7.113     8.590    VGA_display/Display/AR[0]
    SLICE_X79Y69         FDCE                                         f  VGA_display/Display/vPos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.589     2.654    VGA_display/Display/clk
    SLICE_X79Y69         FDCE                                         r  VGA_display/Display/vPos_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/vPos_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.590ns  (logic 1.477ns (17.190%)  route 7.113ns (82.810%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        7.113     8.590    VGA_display/Display/AR[0]
    SLICE_X79Y69         FDCE                                         f  VGA_display/Display/vPos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.589     2.654    VGA_display/Display/clk
    SLICE_X79Y69         FDCE                                         r  VGA_display/Display/vPos_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/vPos_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.590ns  (logic 1.477ns (17.190%)  route 7.113ns (82.810%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        7.113     8.590    VGA_display/Display/AR[0]
    SLICE_X79Y69         FDCE                                         f  VGA_display/Display/vPos_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.589     2.654    VGA_display/Display/clk
    SLICE_X79Y69         FDCE                                         r  VGA_display/Display/vPos_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/vPos_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.590ns  (logic 1.477ns (17.190%)  route 7.113ns (82.810%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        7.113     8.590    VGA_display/Display/AR[0]
    SLICE_X79Y69         FDCE                                         f  VGA_display/Display/vPos_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.589     2.654    VGA_display/Display/clk
    SLICE_X79Y69         FDCE                                         r  VGA_display/Display/vPos_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/hPos_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.313ns  (logic 1.477ns (17.762%)  route 6.837ns (82.238%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        6.837     8.313    VGA_display/Display/AR[0]
    SLICE_X74Y68         FDCE                                         f  VGA_display/Display/hPos_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.587     2.652    VGA_display/Display/clk
    SLICE_X74Y68         FDCE                                         r  VGA_display/Display/hPos_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/vPos_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.255ns  (logic 1.477ns (17.888%)  route 6.778ns (82.112%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        6.778     8.255    VGA_display/Display/AR[0]
    SLICE_X81Y69         FDCE                                         f  VGA_display/Display/vPos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.592     2.657    VGA_display/Display/clk
    SLICE_X81Y69         FDCE                                         r  VGA_display/Display/vPos_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/vPos_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.255ns  (logic 1.477ns (17.888%)  route 6.778ns (82.112%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.440ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        6.778     8.255    VGA_display/Display/AR[0]
    SLICE_X80Y69         FDCE                                         f  VGA_display/Display/vPos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.592     2.657    VGA_display/Display/clk
    SLICE_X80Y69         FDCE                                         r  VGA_display/Display/vPos_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[22].bit[13].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.119ns  (logic 0.244ns (21.852%)  route 0.874ns (78.148%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.923ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        0.874     1.119    RegisterFile/register[22].bit[13].dff/AR[0]
    SLICE_X35Y82         FDCE                                         f  RegisterFile/register[22].bit[13].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.833     0.923    RegisterFile/register[22].bit[13].dff/clk
    SLICE_X35Y82         FDCE                                         r  RegisterFile/register[22].bit[13].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[22].bit[22].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.119ns  (logic 0.244ns (21.852%)  route 0.874ns (78.148%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.923ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        0.874     1.119    RegisterFile/register[22].bit[22].dff/AR[0]
    SLICE_X34Y82         FDCE                                         f  RegisterFile/register[22].bit[22].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.833     0.923    RegisterFile/register[22].bit[22].dff/clk
    SLICE_X34Y82         FDCE                                         r  RegisterFile/register[22].bit[22].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[4].bit[13].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.152ns  (logic 0.244ns (21.222%)  route 0.907ns (78.778%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        0.907     1.152    RegisterFile/register[4].bit[13].dff/AR[0]
    SLICE_X37Y81         FDCE                                         f  RegisterFile/register[4].bit[13].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.832     0.922    RegisterFile/register[4].bit[13].dff/clk
    SLICE_X37Y81         FDCE                                         r  RegisterFile/register[4].bit[13].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[6].bit[13].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.189ns  (logic 0.244ns (20.564%)  route 0.944ns (79.436%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.923ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        0.944     1.189    RegisterFile/register[6].bit[13].dff/AR[0]
    SLICE_X37Y82         FDCE                                         f  RegisterFile/register[6].bit[13].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.833     0.923    RegisterFile/register[6].bit[13].dff/clk
    SLICE_X37Y82         FDCE                                         r  RegisterFile/register[6].bit[13].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[2].bit[13].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.193ns  (logic 0.244ns (20.489%)  route 0.949ns (79.511%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.923ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        0.949     1.193    RegisterFile/register[2].bit[13].dff/AR[0]
    SLICE_X36Y82         FDCE                                         f  RegisterFile/register[2].bit[13].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.833     0.923    RegisterFile/register[2].bit[13].dff/clk
    SLICE_X36Y82         FDCE                                         r  RegisterFile/register[2].bit[13].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CPU/dx_data_operandA/dffe_gen[13].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.199ns  (logic 0.244ns (20.383%)  route 0.955ns (79.617%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns = ( 22.421 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        0.955     1.199    CPU/dx_data_operandA/dffe_gen[13].dff/reset_IBUF
    SLICE_X35Y83         FDCE                                         f  CPU/dx_data_operandA/dffe_gen[13].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.113    21.203    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.259 r  q_reg_i_6/O
                         net (fo=1, routed)           0.301    21.560    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.589 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.832    22.421    CPU/dx_data_operandA/dffe_gen[13].dff/clk0
    SLICE_X35Y83         FDCE                                         r  CPU/dx_data_operandA/dffe_gen[13].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CPU/dx_data_operandB/dffe_gen[13].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.199ns  (logic 0.244ns (20.383%)  route 0.955ns (79.617%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns = ( 22.421 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        0.955     1.199    CPU/dx_data_operandB/dffe_gen[13].dff/reset_IBUF
    SLICE_X35Y83         FDCE                                         f  CPU/dx_data_operandB/dffe_gen[13].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.113    21.203    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.259 r  q_reg_i_6/O
                         net (fo=1, routed)           0.301    21.560    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.589 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.832    22.421    CPU/dx_data_operandB/dffe_gen[13].dff/clk0
    SLICE_X35Y83         FDCE                                         r  CPU/dx_data_operandB/dffe_gen[13].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[7].bit[13].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.199ns  (logic 0.244ns (20.383%)  route 0.955ns (79.617%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.924ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        0.955     1.199    RegisterFile/register[7].bit[13].dff/AR[0]
    SLICE_X34Y83         FDCE                                         f  RegisterFile/register[7].bit[13].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.834     0.924    RegisterFile/register[7].bit[13].dff/clk
    SLICE_X34Y83         FDCE                                         r  RegisterFile/register[7].bit[13].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[12].bit[13].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.200ns  (logic 0.244ns (20.369%)  route 0.956ns (79.631%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        0.956     1.200    RegisterFile/register[12].bit[13].dff/AR[0]
    SLICE_X38Y82         FDCE                                         f  RegisterFile/register[12].bit[13].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.832     0.922    RegisterFile/register[12].bit[13].dff/clk
    SLICE_X38Y82         FDCE                                         r  RegisterFile/register[12].bit[13].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[14].bit[19].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.200ns  (logic 0.244ns (20.369%)  route 0.956ns (79.631%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        0.956     1.200    RegisterFile/register[14].bit[19].dff/AR[0]
    SLICE_X39Y82         FDCE                                         f  RegisterFile/register[14].bit[19].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.832     0.922    RegisterFile/register[14].bit[19].dff/clk
    SLICE_X39Y82         FDCE                                         r  RegisterFile/register[14].bit[19].dff/q_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay          1555 Endpoints
Min Delay          1555 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/hPos_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.709ns  (logic 1.477ns (16.954%)  route 7.233ns (83.046%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        7.233     8.709    VGA_display/Display/AR[0]
    SLICE_X78Y70         FDCE                                         f  VGA_display/Display/hPos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.589     2.654    VGA_display/Display/clk
    SLICE_X78Y70         FDCE                                         r  VGA_display/Display/hPos_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/hPos_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.709ns  (logic 1.477ns (16.954%)  route 7.233ns (83.046%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        7.233     8.709    VGA_display/Display/AR[0]
    SLICE_X78Y70         FDCE                                         f  VGA_display/Display/hPos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.589     2.654    VGA_display/Display/clk
    SLICE_X78Y70         FDCE                                         r  VGA_display/Display/hPos_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/vPos_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.590ns  (logic 1.477ns (17.190%)  route 7.113ns (82.810%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        7.113     8.590    VGA_display/Display/AR[0]
    SLICE_X79Y69         FDCE                                         f  VGA_display/Display/vPos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.589     2.654    VGA_display/Display/clk
    SLICE_X79Y69         FDCE                                         r  VGA_display/Display/vPos_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/vPos_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.590ns  (logic 1.477ns (17.190%)  route 7.113ns (82.810%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        7.113     8.590    VGA_display/Display/AR[0]
    SLICE_X79Y69         FDCE                                         f  VGA_display/Display/vPos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.589     2.654    VGA_display/Display/clk
    SLICE_X79Y69         FDCE                                         r  VGA_display/Display/vPos_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/vPos_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.590ns  (logic 1.477ns (17.190%)  route 7.113ns (82.810%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        7.113     8.590    VGA_display/Display/AR[0]
    SLICE_X79Y69         FDCE                                         f  VGA_display/Display/vPos_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.589     2.654    VGA_display/Display/clk
    SLICE_X79Y69         FDCE                                         r  VGA_display/Display/vPos_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/vPos_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.590ns  (logic 1.477ns (17.190%)  route 7.113ns (82.810%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        7.113     8.590    VGA_display/Display/AR[0]
    SLICE_X79Y69         FDCE                                         f  VGA_display/Display/vPos_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.589     2.654    VGA_display/Display/clk
    SLICE_X79Y69         FDCE                                         r  VGA_display/Display/vPos_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/vPos_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.590ns  (logic 1.477ns (17.190%)  route 7.113ns (82.810%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        7.113     8.590    VGA_display/Display/AR[0]
    SLICE_X79Y69         FDCE                                         f  VGA_display/Display/vPos_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.589     2.654    VGA_display/Display/clk
    SLICE_X79Y69         FDCE                                         r  VGA_display/Display/vPos_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/hPos_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.313ns  (logic 1.477ns (17.762%)  route 6.837ns (82.238%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        6.837     8.313    VGA_display/Display/AR[0]
    SLICE_X74Y68         FDCE                                         f  VGA_display/Display/hPos_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.587     2.652    VGA_display/Display/clk
    SLICE_X74Y68         FDCE                                         r  VGA_display/Display/hPos_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/vPos_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.255ns  (logic 1.477ns (17.888%)  route 6.778ns (82.112%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        6.778     8.255    VGA_display/Display/AR[0]
    SLICE_X81Y69         FDCE                                         f  VGA_display/Display/vPos_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.592     2.657    VGA_display/Display/clk
    SLICE_X81Y69         FDCE                                         r  VGA_display/Display/vPos_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            VGA_display/Display/vPos_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.255ns  (logic 1.477ns (17.888%)  route 6.778ns (82.112%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.314ns
    Phase Error              (PE):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        6.778     8.255    VGA_display/Display/AR[0]
    SLICE_X80Y69         FDCE                                         f  VGA_display/Display/vPos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.592    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.253    -0.661 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     0.973    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.064 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.592     2.657    VGA_display/Display/clk
    SLICE_X80Y69         FDCE                                         r  VGA_display/Display/vPos_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[22].bit[13].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.119ns  (logic 0.244ns (21.852%)  route 0.874ns (78.148%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.923ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        0.874     1.119    RegisterFile/register[22].bit[13].dff/AR[0]
    SLICE_X35Y82         FDCE                                         f  RegisterFile/register[22].bit[13].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.833     0.923    RegisterFile/register[22].bit[13].dff/clk
    SLICE_X35Y82         FDCE                                         r  RegisterFile/register[22].bit[13].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[22].bit[22].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.119ns  (logic 0.244ns (21.852%)  route 0.874ns (78.148%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.923ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        0.874     1.119    RegisterFile/register[22].bit[22].dff/AR[0]
    SLICE_X34Y82         FDCE                                         f  RegisterFile/register[22].bit[22].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.833     0.923    RegisterFile/register[22].bit[22].dff/clk
    SLICE_X34Y82         FDCE                                         r  RegisterFile/register[22].bit[22].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[4].bit[13].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.152ns  (logic 0.244ns (21.222%)  route 0.907ns (78.778%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        0.907     1.152    RegisterFile/register[4].bit[13].dff/AR[0]
    SLICE_X37Y81         FDCE                                         f  RegisterFile/register[4].bit[13].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.832     0.922    RegisterFile/register[4].bit[13].dff/clk
    SLICE_X37Y81         FDCE                                         r  RegisterFile/register[4].bit[13].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[6].bit[13].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.189ns  (logic 0.244ns (20.564%)  route 0.944ns (79.436%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.923ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        0.944     1.189    RegisterFile/register[6].bit[13].dff/AR[0]
    SLICE_X37Y82         FDCE                                         f  RegisterFile/register[6].bit[13].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.833     0.923    RegisterFile/register[6].bit[13].dff/clk
    SLICE_X37Y82         FDCE                                         r  RegisterFile/register[6].bit[13].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[2].bit[13].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.193ns  (logic 0.244ns (20.489%)  route 0.949ns (79.511%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.923ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        0.949     1.193    RegisterFile/register[2].bit[13].dff/AR[0]
    SLICE_X36Y82         FDCE                                         f  RegisterFile/register[2].bit[13].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.833     0.923    RegisterFile/register[2].bit[13].dff/clk
    SLICE_X36Y82         FDCE                                         r  RegisterFile/register[2].bit[13].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CPU/dx_data_operandA/dffe_gen[13].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.199ns  (logic 0.244ns (20.383%)  route 0.955ns (79.617%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns = ( 22.421 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        0.955     1.199    CPU/dx_data_operandA/dffe_gen[13].dff/reset_IBUF
    SLICE_X35Y83         FDCE                                         f  CPU/dx_data_operandA/dffe_gen[13].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.113    21.203    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.259 r  q_reg_i_6/O
                         net (fo=1, routed)           0.301    21.560    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.589 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.832    22.421    CPU/dx_data_operandA/dffe_gen[13].dff/clk0
    SLICE_X35Y83         FDCE                                         r  CPU/dx_data_operandA/dffe_gen[13].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            CPU/dx_data_operandB/dffe_gen[13].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.199ns  (logic 0.244ns (20.383%)  route 0.955ns (79.617%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns = ( 22.421 - 20.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        0.955     1.199    CPU/dx_data_operandB/dffe_gen[13].dff/reset_IBUF
    SLICE_X35Y83         FDCE                                         f  CPU/dx_data_operandB/dffe_gen[13].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    E3                                                0.000    20.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    20.438 f  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    20.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    19.502 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    20.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    20.090 f  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        1.113    21.203    clock25mhz
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.056    21.259 r  q_reg_i_6/O
                         net (fo=1, routed)           0.301    21.560    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    21.589 r  q_reg_i_2__93/O
                         net (fo=542, routed)         0.832    22.421    CPU/dx_data_operandB/dffe_gen[13].dff/clk0
    SLICE_X35Y83         FDCE                                         r  CPU/dx_data_operandB/dffe_gen[13].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[7].bit[13].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.199ns  (logic 0.244ns (20.383%)  route 0.955ns (79.617%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.924ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        0.955     1.199    RegisterFile/register[7].bit[13].dff/AR[0]
    SLICE_X34Y83         FDCE                                         f  RegisterFile/register[7].bit[13].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.834     0.924    RegisterFile/register[7].bit[13].dff/clk
    SLICE_X34Y83         FDCE                                         r  RegisterFile/register[7].bit[13].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[12].bit[13].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.200ns  (logic 0.244ns (20.369%)  route 0.956ns (79.631%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        0.956     1.200    RegisterFile/register[12].bit[13].dff/AR[0]
    SLICE_X38Y82         FDCE                                         f  RegisterFile/register[12].bit[13].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.832     0.922    RegisterFile/register[12].bit[13].dff/clk
    SLICE_X38Y82         FDCE                                         r  RegisterFile/register[12].bit[13].dff/q_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RegisterFile/register[14].bit[19].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.200ns  (logic 0.244ns (20.369%)  route 0.956ns (79.631%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=1523, routed)        0.956     1.200    RegisterFile/register[14].bit[19].dff/AR[0]
    SLICE_X39Y82         FDCE                                         f  RegisterFile/register[14].bit[19].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.417    -0.498 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     0.061    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.090 r  pll/inst/clkout1_buf/O
                         net (fo=1263, routed)        0.832     0.922    RegisterFile/register[14].bit[19].dff/clk
    SLICE_X39Y82         FDCE                                         r  RegisterFile/register[14].bit[19].dff/q_reg/C





