;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* DA */
DA__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
DA__0__MASK EQU 0x20
DA__0__PC EQU CYREG_PRT1_PC5
DA__0__PORT EQU 1
DA__0__SHIFT EQU 5
DA__AG EQU CYREG_PRT1_AG
DA__AMUX EQU CYREG_PRT1_AMUX
DA__BIE EQU CYREG_PRT1_BIE
DA__BIT_MASK EQU CYREG_PRT1_BIT_MASK
DA__BYP EQU CYREG_PRT1_BYP
DA__CTL EQU CYREG_PRT1_CTL
DA__DM0 EQU CYREG_PRT1_DM0
DA__DM1 EQU CYREG_PRT1_DM1
DA__DM2 EQU CYREG_PRT1_DM2
DA__DR EQU CYREG_PRT1_DR
DA__INP_DIS EQU CYREG_PRT1_INP_DIS
DA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
DA__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
DA__LCD_EN EQU CYREG_PRT1_LCD_EN
DA__MASK EQU 0x20
DA__PORT EQU 1
DA__PRT EQU CYREG_PRT1_PRT
DA__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
DA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
DA__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
DA__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
DA__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
DA__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
DA__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
DA__PS EQU CYREG_PRT1_PS
DA__SHIFT EQU 5
DA__SLW EQU CYREG_PRT1_SLW

/* LCD */
LCD_LCDPort__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
LCD_LCDPort__0__MASK EQU 0x02
LCD_LCDPort__0__PC EQU CYREG_PRT0_PC1
LCD_LCDPort__0__PORT EQU 0
LCD_LCDPort__0__SHIFT EQU 1
LCD_LCDPort__1__INTTYPE EQU CYREG_PICU0_INTTYPE2
LCD_LCDPort__1__MASK EQU 0x04
LCD_LCDPort__1__PC EQU CYREG_PRT0_PC2
LCD_LCDPort__1__PORT EQU 0
LCD_LCDPort__1__SHIFT EQU 2
LCD_LCDPort__2__INTTYPE EQU CYREG_PICU0_INTTYPE3
LCD_LCDPort__2__MASK EQU 0x08
LCD_LCDPort__2__PC EQU CYREG_PRT0_PC3
LCD_LCDPort__2__PORT EQU 0
LCD_LCDPort__2__SHIFT EQU 3
LCD_LCDPort__3__INTTYPE EQU CYREG_PICU0_INTTYPE4
LCD_LCDPort__3__MASK EQU 0x10
LCD_LCDPort__3__PC EQU CYREG_PRT0_PC4
LCD_LCDPort__3__PORT EQU 0
LCD_LCDPort__3__SHIFT EQU 4
LCD_LCDPort__4__INTTYPE EQU CYREG_PICU0_INTTYPE5
LCD_LCDPort__4__MASK EQU 0x20
LCD_LCDPort__4__PC EQU CYREG_PRT0_PC5
LCD_LCDPort__4__PORT EQU 0
LCD_LCDPort__4__SHIFT EQU 5
LCD_LCDPort__5__INTTYPE EQU CYREG_PICU0_INTTYPE6
LCD_LCDPort__5__MASK EQU 0x40
LCD_LCDPort__5__PC EQU CYREG_PRT0_PC6
LCD_LCDPort__5__PORT EQU 0
LCD_LCDPort__5__SHIFT EQU 6
LCD_LCDPort__6__INTTYPE EQU CYREG_PICU0_INTTYPE7
LCD_LCDPort__6__MASK EQU 0x80
LCD_LCDPort__6__PC EQU CYREG_PRT0_PC7
LCD_LCDPort__6__PORT EQU 0
LCD_LCDPort__6__SHIFT EQU 7
LCD_LCDPort__AG EQU CYREG_PRT0_AG
LCD_LCDPort__AMUX EQU CYREG_PRT0_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT0_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT0_BYP
LCD_LCDPort__CTL EQU CYREG_PRT0_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT0_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT0_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT0_DM2
LCD_LCDPort__DR EQU CYREG_PRT0_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT0_INP_DIS
LCD_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT0_LCD_EN
LCD_LCDPort__MASK EQU 0xFE
LCD_LCDPort__PORT EQU 0
LCD_LCDPort__PRT EQU CYREG_PRT0_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT0_PS
LCD_LCDPort__SHIFT EQU 1
LCD_LCDPort__SLW EQU CYREG_PRT0_SLW

/* Data_B */
Data_B__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Data_B__0__MASK EQU 0x40
Data_B__0__PC EQU CYREG_PRT1_PC6
Data_B__0__PORT EQU 1
Data_B__0__SHIFT EQU 6
Data_B__AG EQU CYREG_PRT1_AG
Data_B__AMUX EQU CYREG_PRT1_AMUX
Data_B__BIE EQU CYREG_PRT1_BIE
Data_B__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Data_B__BYP EQU CYREG_PRT1_BYP
Data_B__CTL EQU CYREG_PRT1_CTL
Data_B__DM0 EQU CYREG_PRT1_DM0
Data_B__DM1 EQU CYREG_PRT1_DM1
Data_B__DM2 EQU CYREG_PRT1_DM2
Data_B__DR EQU CYREG_PRT1_DR
Data_B__INP_DIS EQU CYREG_PRT1_INP_DIS
Data_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Data_B__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Data_B__LCD_EN EQU CYREG_PRT1_LCD_EN
Data_B__MASK EQU 0x40
Data_B__PORT EQU 1
Data_B__PRT EQU CYREG_PRT1_PRT
Data_B__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Data_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Data_B__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Data_B__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Data_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Data_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Data_B__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Data_B__PS EQU CYREG_PRT1_PS
Data_B__SHIFT EQU 6
Data_B__SLW EQU CYREG_PRT1_SLW

/* Data_C */
Data_C__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
Data_C__0__MASK EQU 0x10
Data_C__0__PC EQU CYREG_PRT1_PC4
Data_C__0__PORT EQU 1
Data_C__0__SHIFT EQU 4
Data_C__AG EQU CYREG_PRT1_AG
Data_C__AMUX EQU CYREG_PRT1_AMUX
Data_C__BIE EQU CYREG_PRT1_BIE
Data_C__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Data_C__BYP EQU CYREG_PRT1_BYP
Data_C__CTL EQU CYREG_PRT1_CTL
Data_C__DM0 EQU CYREG_PRT1_DM0
Data_C__DM1 EQU CYREG_PRT1_DM1
Data_C__DM2 EQU CYREG_PRT1_DM2
Data_C__DR EQU CYREG_PRT1_DR
Data_C__INP_DIS EQU CYREG_PRT1_INP_DIS
Data_C__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Data_C__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Data_C__LCD_EN EQU CYREG_PRT1_LCD_EN
Data_C__MASK EQU 0x10
Data_C__PORT EQU 1
Data_C__PRT EQU CYREG_PRT1_PRT
Data_C__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Data_C__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Data_C__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Data_C__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Data_C__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Data_C__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Data_C__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Data_C__PS EQU CYREG_PRT1_PS
Data_C__SHIFT EQU 4
Data_C__SLW EQU CYREG_PRT1_SLW

/* Pulisr */
Pulisr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Pulisr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Pulisr__INTC_MASK EQU 0x01
Pulisr__INTC_NUMBER EQU 0
Pulisr__INTC_PRIOR_NUM EQU 7
Pulisr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Pulisr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Pulisr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isrtiempo */
isrtiempo__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isrtiempo__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isrtiempo__INTC_MASK EQU 0x02
isrtiempo__INTC_NUMBER EQU 1
isrtiempo__INTC_PRIOR_NUM EQU 7
isrtiempo__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isrtiempo__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isrtiempo__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Data_A_LSB */
Data_A_LSB__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Data_A_LSB__0__MASK EQU 0x01
Data_A_LSB__0__PC EQU CYREG_PRT0_PC0
Data_A_LSB__0__PORT EQU 0
Data_A_LSB__0__SHIFT EQU 0
Data_A_LSB__AG EQU CYREG_PRT0_AG
Data_A_LSB__AMUX EQU CYREG_PRT0_AMUX
Data_A_LSB__BIE EQU CYREG_PRT0_BIE
Data_A_LSB__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Data_A_LSB__BYP EQU CYREG_PRT0_BYP
Data_A_LSB__CTL EQU CYREG_PRT0_CTL
Data_A_LSB__DM0 EQU CYREG_PRT0_DM0
Data_A_LSB__DM1 EQU CYREG_PRT0_DM1
Data_A_LSB__DM2 EQU CYREG_PRT0_DM2
Data_A_LSB__DR EQU CYREG_PRT0_DR
Data_A_LSB__INP_DIS EQU CYREG_PRT0_INP_DIS
Data_A_LSB__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Data_A_LSB__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Data_A_LSB__LCD_EN EQU CYREG_PRT0_LCD_EN
Data_A_LSB__MASK EQU 0x01
Data_A_LSB__PORT EQU 0
Data_A_LSB__PRT EQU CYREG_PRT0_PRT
Data_A_LSB__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Data_A_LSB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Data_A_LSB__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Data_A_LSB__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Data_A_LSB__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Data_A_LSB__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Data_A_LSB__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Data_A_LSB__PS EQU CYREG_PRT0_PS
Data_A_LSB__SHIFT EQU 0
Data_A_LSB__SLW EQU CYREG_PRT0_SLW

/* Data_D_MSB */
Data_D_MSB__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
Data_D_MSB__0__MASK EQU 0x04
Data_D_MSB__0__PC EQU CYREG_PRT1_PC2
Data_D_MSB__0__PORT EQU 1
Data_D_MSB__0__SHIFT EQU 2
Data_D_MSB__AG EQU CYREG_PRT1_AG
Data_D_MSB__AMUX EQU CYREG_PRT1_AMUX
Data_D_MSB__BIE EQU CYREG_PRT1_BIE
Data_D_MSB__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Data_D_MSB__BYP EQU CYREG_PRT1_BYP
Data_D_MSB__CTL EQU CYREG_PRT1_CTL
Data_D_MSB__DM0 EQU CYREG_PRT1_DM0
Data_D_MSB__DM1 EQU CYREG_PRT1_DM1
Data_D_MSB__DM2 EQU CYREG_PRT1_DM2
Data_D_MSB__DR EQU CYREG_PRT1_DR
Data_D_MSB__INP_DIS EQU CYREG_PRT1_INP_DIS
Data_D_MSB__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Data_D_MSB__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Data_D_MSB__LCD_EN EQU CYREG_PRT1_LCD_EN
Data_D_MSB__MASK EQU 0x04
Data_D_MSB__PORT EQU 1
Data_D_MSB__PRT EQU CYREG_PRT1_PRT
Data_D_MSB__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Data_D_MSB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Data_D_MSB__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Data_D_MSB__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Data_D_MSB__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Data_D_MSB__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Data_D_MSB__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Data_D_MSB__PS EQU CYREG_PRT1_PS
Data_D_MSB__SHIFT EQU 2
Data_D_MSB__SLW EQU CYREG_PRT1_SLW

/* timer_clock */
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x00
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x01
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x01

/* Timer_TimerHW */
Timer_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Timer_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Timer_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Timer_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Timer_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Timer_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Timer_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Timer_TimerHW__PER0 EQU CYREG_TMR0_PER0
Timer_TimerHW__PER1 EQU CYREG_TMR0_PER1
Timer_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_TimerHW__PM_ACT_MSK EQU 0x01
Timer_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_TimerHW__PM_STBY_MSK EQU 0x01
Timer_TimerHW__RT0 EQU CYREG_TMR0_RT0
Timer_TimerHW__RT1 EQU CYREG_TMR0_RT1
Timer_TimerHW__SR0 EQU CYREG_TMR0_SR0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
