;redcode
;assert 1
	SPL 0, <-54
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	JMZ -1, 928
	JMZ -1, 928
	JMZ -1, 928
	SUB @-127, 100
	CMP 12, @10
	CMP -207, <-120
	CMP -207, <-120
	SUB @121, 106
	SUB @121, 106
	SUB @0, @2
	JMP -207, @-120
	JMP -207, @-120
	SUB @0, @2
	SUB @0, @2
	ADD #72, @260
	SUB @0, @2
	ADD #72, @260
	ADD #72, @260
	MOV -1, <-20
	SUB @-127, 100
	SUB @-127, 100
	SUB @-127, 100
	MOV -1, <-20
	MOV -1, <-20
	SUB @-127, 100
	DJN -1, @-20
	MOV -7, <-20
	SUB @-127, 100
	SUB @-127, 100
	SUB -1, <-20
	SUB @12, @10
	SUB @121, 103
	CMP 0, 920
	SUB @121, 103
	CMP -207, <-120
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	MOV -1, <-20
	MOV -7, <-20
	SPL -1, @-20
	MOV -1, <-20
	SPL 0, <-54
	CMP -207, <-120
	CMP -207, <-120
	DJN -1, @-20
	DJN -1, @-20
