MIPS
====
This was a school project that implemented a processor that simulated MIPS with 5-stage pipeline written in Verilog.
Certain files represented hardware components of a processor such as the Program Counter, Instruction Fetch, 
and Data memory.
MIPS
