// Seed: 3764784280
module module_0 (
    output wor void id_0,
    output tri0 id_1,
    input supply1 id_2,
    output tri1 id_3,
    output supply0 id_4
);
  logic id_6;
  logic id_7;
  assign id_3 = id_2;
endmodule
module module_1 #(
    parameter id_5 = 32'd96
) (
    output supply0 id_0,
    input supply0 id_1,
    input supply0 id_2,
    output tri id_3,
    output supply1 id_4,
    input wire _id_5,
    output wand id_6,
    input tri id_7,
    output logic id_8,
    input tri0 id_9,
    output supply1 id_10
);
  initial id_8 = id_7;
  assign id_8 = -1 - id_1;
  logic [7:0][1] id_12;
  assign {id_5, id_5} = 1;
  assign id_6 = id_7;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_1,
      id_0,
      id_3
  );
  assign modCall_1.id_1 = 0;
  logic id_13[-1 : id_5];
endmodule
