@misc{xilinxsynth,
  title = {{Vivado Design Suite User Guide: Synthesis}},
  howpublished = {\url{https://www.xilinx.com/support/documentation/sw_manuals/xilinx2017_2/ug901-vivado-synthesis.pdf}}
}

@misc{xilinxmem,
  title = {{7 Series FPGAs Memory Resources: User Guide}},
  howpublished = {\url{https://www.xilinx.com/support/documentation/user_guides/ug473_7Series_Memory_Resources.pdf}}
}

@misc{xilinxdsp,
  title = {{7 Series DSP48E1 Slice: User Guide}},
  howpublished = {\url{https://www.xilinx.com/support/documentation/user_guides/ug479_7Series_DSP48E1.pdf}}
}

@misc{xilinxclb,
  title = {{7 Series FPGAs Configurable Logic Block: User Guide}},
  howpublished = {\url{https://www.xilinx.com/support/documentation/user_guides/ug474_7Series_CLB.pdf}}
}
  
@misc{vivadofmax,
  title = {{AR\# 57304
Vivado Timing - Where can I find the Fmax of a clock signal in the timing report?}},
  howpublished = {\url{https://www.xilinx.com/support/answers/57304.html}}
}