Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Oct 25 14:10:56 2017
| Host         : pc-b043a-16 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file lab1_6_1_timing_summary_routed.rpt -rpx lab1_6_1_timing_summary_routed.rpx
| Design       : lab1_6_1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 14 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 34 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    193.083        0.000                      0                   66        0.214        0.000                      0                   66        3.000        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        193.083        0.000                      0                   66        0.532        0.000                      0                   66       13.360        0.000                       0                    36  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      193.111        0.000                      0                   66        0.532        0.000                      0                   66       13.360        0.000                       0                    36  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        193.083        0.000                      0                   66        0.214        0.000                      0                   66  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      193.083        0.000                      0                   66        0.214        0.000                      0                   66  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      193.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.532ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.083ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.170ns  (logic 1.767ns (28.638%)  route 4.403ns (71.362%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  bcd7seg/counter_reg[2]/Q
                         net (fo=2, routed)           1.586     1.212    bcd7seg/counter_reg[2]
    SLICE_X1Y103         LUT3 (Prop_lut3_I0_O)        0.124     1.336 r  bcd7seg/counter2_carry_i_4/O
                         net (fo=1, routed)           0.000     1.336    bcd7seg/counter2_carry_i_4_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.868 r  bcd7seg/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.868    bcd7seg/counter2_carry_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.982 r  bcd7seg/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.982    bcd7seg/counter2_carry__0_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.210 r  bcd7seg/counter2_carry__1/CO[2]
                         net (fo=3, routed)           1.006     3.217    bcd7seg/counter2
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.313     3.530 r  bcd7seg/counter[0]_i_1/O
                         net (fo=32, routed)          1.810     5.340    bcd7seg/counter[0]_i_1_n_0
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.590   198.569    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[0]/C
                         clock pessimism              0.601   199.170    
                         clock uncertainty           -0.318   198.852    
    SLICE_X0Y100         FDRE (Setup_fdre_C_R)       -0.429   198.423    bcd7seg/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        198.423    
                         arrival time                          -5.340    
  -------------------------------------------------------------------
                         slack                                193.083    

Slack (MET) :             193.083ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.170ns  (logic 1.767ns (28.638%)  route 4.403ns (71.362%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  bcd7seg/counter_reg[2]/Q
                         net (fo=2, routed)           1.586     1.212    bcd7seg/counter_reg[2]
    SLICE_X1Y103         LUT3 (Prop_lut3_I0_O)        0.124     1.336 r  bcd7seg/counter2_carry_i_4/O
                         net (fo=1, routed)           0.000     1.336    bcd7seg/counter2_carry_i_4_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.868 r  bcd7seg/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.868    bcd7seg/counter2_carry_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.982 r  bcd7seg/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.982    bcd7seg/counter2_carry__0_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.210 r  bcd7seg/counter2_carry__1/CO[2]
                         net (fo=3, routed)           1.006     3.217    bcd7seg/counter2
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.313     3.530 r  bcd7seg/counter[0]_i_1/O
                         net (fo=32, routed)          1.810     5.340    bcd7seg/counter[0]_i_1_n_0
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.590   198.569    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[1]/C
                         clock pessimism              0.601   199.170    
                         clock uncertainty           -0.318   198.852    
    SLICE_X0Y100         FDRE (Setup_fdre_C_R)       -0.429   198.423    bcd7seg/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        198.423    
                         arrival time                          -5.340    
  -------------------------------------------------------------------
                         slack                                193.083    

Slack (MET) :             193.083ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.170ns  (logic 1.767ns (28.638%)  route 4.403ns (71.362%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  bcd7seg/counter_reg[2]/Q
                         net (fo=2, routed)           1.586     1.212    bcd7seg/counter_reg[2]
    SLICE_X1Y103         LUT3 (Prop_lut3_I0_O)        0.124     1.336 r  bcd7seg/counter2_carry_i_4/O
                         net (fo=1, routed)           0.000     1.336    bcd7seg/counter2_carry_i_4_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.868 r  bcd7seg/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.868    bcd7seg/counter2_carry_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.982 r  bcd7seg/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.982    bcd7seg/counter2_carry__0_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.210 r  bcd7seg/counter2_carry__1/CO[2]
                         net (fo=3, routed)           1.006     3.217    bcd7seg/counter2
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.313     3.530 r  bcd7seg/counter[0]_i_1/O
                         net (fo=32, routed)          1.810     5.340    bcd7seg/counter[0]_i_1_n_0
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.590   198.569    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[2]/C
                         clock pessimism              0.601   199.170    
                         clock uncertainty           -0.318   198.852    
    SLICE_X0Y100         FDRE (Setup_fdre_C_R)       -0.429   198.423    bcd7seg/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        198.423    
                         arrival time                          -5.340    
  -------------------------------------------------------------------
                         slack                                193.083    

Slack (MET) :             193.083ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.170ns  (logic 1.767ns (28.638%)  route 4.403ns (71.362%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  bcd7seg/counter_reg[2]/Q
                         net (fo=2, routed)           1.586     1.212    bcd7seg/counter_reg[2]
    SLICE_X1Y103         LUT3 (Prop_lut3_I0_O)        0.124     1.336 r  bcd7seg/counter2_carry_i_4/O
                         net (fo=1, routed)           0.000     1.336    bcd7seg/counter2_carry_i_4_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.868 r  bcd7seg/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.868    bcd7seg/counter2_carry_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.982 r  bcd7seg/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.982    bcd7seg/counter2_carry__0_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.210 r  bcd7seg/counter2_carry__1/CO[2]
                         net (fo=3, routed)           1.006     3.217    bcd7seg/counter2
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.313     3.530 r  bcd7seg/counter[0]_i_1/O
                         net (fo=32, routed)          1.810     5.340    bcd7seg/counter[0]_i_1_n_0
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.590   198.569    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[3]/C
                         clock pessimism              0.601   199.170    
                         clock uncertainty           -0.318   198.852    
    SLICE_X0Y100         FDRE (Setup_fdre_C_R)       -0.429   198.423    bcd7seg/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        198.423    
                         arrival time                          -5.340    
  -------------------------------------------------------------------
                         slack                                193.083    

Slack (MET) :             193.246ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.981ns  (logic 1.767ns (29.543%)  route 4.214ns (70.457%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  bcd7seg/counter_reg[2]/Q
                         net (fo=2, routed)           1.586     1.212    bcd7seg/counter_reg[2]
    SLICE_X1Y103         LUT3 (Prop_lut3_I0_O)        0.124     1.336 r  bcd7seg/counter2_carry_i_4/O
                         net (fo=1, routed)           0.000     1.336    bcd7seg/counter2_carry_i_4_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.868 r  bcd7seg/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.868    bcd7seg/counter2_carry_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.982 r  bcd7seg/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.982    bcd7seg/counter2_carry__0_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.210 r  bcd7seg/counter2_carry__1/CO[2]
                         net (fo=3, routed)           1.006     3.217    bcd7seg/counter2
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.313     3.530 r  bcd7seg/counter[0]_i_1/O
                         net (fo=32, routed)          1.621     5.151    bcd7seg/counter[0]_i_1_n_0
    SLICE_X0Y103         FDRE                                         r  bcd7seg/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.589   198.568    bcd7seg/clk_out1
    SLICE_X0Y103         FDRE                                         r  bcd7seg/counter_reg[12]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X0Y103         FDRE (Setup_fdre_C_R)       -0.429   198.397    bcd7seg/counter_reg[12]
  -------------------------------------------------------------------
                         required time                        198.397    
                         arrival time                          -5.151    
  -------------------------------------------------------------------
                         slack                                193.246    

Slack (MET) :             193.246ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.981ns  (logic 1.767ns (29.543%)  route 4.214ns (70.457%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  bcd7seg/counter_reg[2]/Q
                         net (fo=2, routed)           1.586     1.212    bcd7seg/counter_reg[2]
    SLICE_X1Y103         LUT3 (Prop_lut3_I0_O)        0.124     1.336 r  bcd7seg/counter2_carry_i_4/O
                         net (fo=1, routed)           0.000     1.336    bcd7seg/counter2_carry_i_4_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.868 r  bcd7seg/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.868    bcd7seg/counter2_carry_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.982 r  bcd7seg/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.982    bcd7seg/counter2_carry__0_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.210 r  bcd7seg/counter2_carry__1/CO[2]
                         net (fo=3, routed)           1.006     3.217    bcd7seg/counter2
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.313     3.530 r  bcd7seg/counter[0]_i_1/O
                         net (fo=32, routed)          1.621     5.151    bcd7seg/counter[0]_i_1_n_0
    SLICE_X0Y103         FDRE                                         r  bcd7seg/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.589   198.568    bcd7seg/clk_out1
    SLICE_X0Y103         FDRE                                         r  bcd7seg/counter_reg[13]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X0Y103         FDRE (Setup_fdre_C_R)       -0.429   198.397    bcd7seg/counter_reg[13]
  -------------------------------------------------------------------
                         required time                        198.397    
                         arrival time                          -5.151    
  -------------------------------------------------------------------
                         slack                                193.246    

Slack (MET) :             193.246ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.981ns  (logic 1.767ns (29.543%)  route 4.214ns (70.457%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  bcd7seg/counter_reg[2]/Q
                         net (fo=2, routed)           1.586     1.212    bcd7seg/counter_reg[2]
    SLICE_X1Y103         LUT3 (Prop_lut3_I0_O)        0.124     1.336 r  bcd7seg/counter2_carry_i_4/O
                         net (fo=1, routed)           0.000     1.336    bcd7seg/counter2_carry_i_4_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.868 r  bcd7seg/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.868    bcd7seg/counter2_carry_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.982 r  bcd7seg/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.982    bcd7seg/counter2_carry__0_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.210 r  bcd7seg/counter2_carry__1/CO[2]
                         net (fo=3, routed)           1.006     3.217    bcd7seg/counter2
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.313     3.530 r  bcd7seg/counter[0]_i_1/O
                         net (fo=32, routed)          1.621     5.151    bcd7seg/counter[0]_i_1_n_0
    SLICE_X0Y103         FDRE                                         r  bcd7seg/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.589   198.568    bcd7seg/clk_out1
    SLICE_X0Y103         FDRE                                         r  bcd7seg/counter_reg[14]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X0Y103         FDRE (Setup_fdre_C_R)       -0.429   198.397    bcd7seg/counter_reg[14]
  -------------------------------------------------------------------
                         required time                        198.397    
                         arrival time                          -5.151    
  -------------------------------------------------------------------
                         slack                                193.246    

Slack (MET) :             193.246ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.981ns  (logic 1.767ns (29.543%)  route 4.214ns (70.457%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  bcd7seg/counter_reg[2]/Q
                         net (fo=2, routed)           1.586     1.212    bcd7seg/counter_reg[2]
    SLICE_X1Y103         LUT3 (Prop_lut3_I0_O)        0.124     1.336 r  bcd7seg/counter2_carry_i_4/O
                         net (fo=1, routed)           0.000     1.336    bcd7seg/counter2_carry_i_4_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.868 r  bcd7seg/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.868    bcd7seg/counter2_carry_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.982 r  bcd7seg/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.982    bcd7seg/counter2_carry__0_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.210 r  bcd7seg/counter2_carry__1/CO[2]
                         net (fo=3, routed)           1.006     3.217    bcd7seg/counter2
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.313     3.530 r  bcd7seg/counter[0]_i_1/O
                         net (fo=32, routed)          1.621     5.151    bcd7seg/counter[0]_i_1_n_0
    SLICE_X0Y103         FDRE                                         r  bcd7seg/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.589   198.568    bcd7seg/clk_out1
    SLICE_X0Y103         FDRE                                         r  bcd7seg/counter_reg[15]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X0Y103         FDRE (Setup_fdre_C_R)       -0.429   198.397    bcd7seg/counter_reg[15]
  -------------------------------------------------------------------
                         required time                        198.397    
                         arrival time                          -5.151    
  -------------------------------------------------------------------
                         slack                                193.246    

Slack (MET) :             193.457ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.770ns  (logic 1.767ns (30.626%)  route 4.003ns (69.374%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 198.567 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  bcd7seg/counter_reg[2]/Q
                         net (fo=2, routed)           1.586     1.212    bcd7seg/counter_reg[2]
    SLICE_X1Y103         LUT3 (Prop_lut3_I0_O)        0.124     1.336 r  bcd7seg/counter2_carry_i_4/O
                         net (fo=1, routed)           0.000     1.336    bcd7seg/counter2_carry_i_4_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.868 r  bcd7seg/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.868    bcd7seg/counter2_carry_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.982 r  bcd7seg/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.982    bcd7seg/counter2_carry__0_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.210 r  bcd7seg/counter2_carry__1/CO[2]
                         net (fo=3, routed)           1.006     3.217    bcd7seg/counter2
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.313     3.530 r  bcd7seg/counter[0]_i_1/O
                         net (fo=32, routed)          1.410     4.940    bcd7seg/counter[0]_i_1_n_0
    SLICE_X0Y107         FDRE                                         r  bcd7seg/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.588   198.567    bcd7seg/clk_out1
    SLICE_X0Y107         FDRE                                         r  bcd7seg/counter_reg[28]/C
                         clock pessimism              0.576   199.143    
                         clock uncertainty           -0.318   198.825    
    SLICE_X0Y107         FDRE (Setup_fdre_C_R)       -0.429   198.396    bcd7seg/counter_reg[28]
  -------------------------------------------------------------------
                         required time                        198.396    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                193.457    

Slack (MET) :             193.457ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.770ns  (logic 1.767ns (30.626%)  route 4.003ns (69.374%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 198.567 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  bcd7seg/counter_reg[2]/Q
                         net (fo=2, routed)           1.586     1.212    bcd7seg/counter_reg[2]
    SLICE_X1Y103         LUT3 (Prop_lut3_I0_O)        0.124     1.336 r  bcd7seg/counter2_carry_i_4/O
                         net (fo=1, routed)           0.000     1.336    bcd7seg/counter2_carry_i_4_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.868 r  bcd7seg/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.868    bcd7seg/counter2_carry_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.982 r  bcd7seg/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.982    bcd7seg/counter2_carry__0_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.210 r  bcd7seg/counter2_carry__1/CO[2]
                         net (fo=3, routed)           1.006     3.217    bcd7seg/counter2
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.313     3.530 r  bcd7seg/counter[0]_i_1/O
                         net (fo=32, routed)          1.410     4.940    bcd7seg/counter[0]_i_1_n_0
    SLICE_X0Y107         FDRE                                         r  bcd7seg/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.588   198.567    bcd7seg/clk_out1
    SLICE_X0Y107         FDRE                                         r  bcd7seg/counter_reg[29]/C
                         clock pessimism              0.576   199.143    
                         clock uncertainty           -0.318   198.825    
    SLICE_X0Y107         FDRE (Setup_fdre_C_R)       -0.429   198.396    bcd7seg/counter_reg[29]
  -------------------------------------------------------------------
                         required time                        198.396    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                193.457    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.251ns (39.405%)  route 0.386ns (60.595%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.598    -0.566    bcd7seg/clk_out1
    SLICE_X0Y104         FDRE                                         r  bcd7seg/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  bcd7seg/counter_reg[17]/Q
                         net (fo=2, routed)           0.386    -0.039    bcd7seg/counter_reg[17]
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.071 r  bcd7seg/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.071    bcd7seg/counter_reg[16]_i_1_n_6
    SLICE_X0Y104         FDRE                                         r  bcd7seg/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.871    -0.802    bcd7seg/clk_out1
    SLICE_X0Y104         FDRE                                         r  bcd7seg/counter_reg[17]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.105    -0.461    bcd7seg/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.251ns (36.070%)  route 0.445ns (63.930%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.599    -0.565    bcd7seg/clk_out1
    SLICE_X0Y102         FDRE                                         r  bcd7seg/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  bcd7seg/counter_reg[9]/Q
                         net (fo=2, routed)           0.445     0.021    bcd7seg/counter_reg[9]
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.131 r  bcd7seg/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.131    bcd7seg/counter_reg[8]_i_1_n_6
    SLICE_X0Y102         FDRE                                         r  bcd7seg/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.872    -0.801    bcd7seg/clk_out1
    SLICE_X0Y102         FDRE                                         r  bcd7seg/counter_reg[9]/C
                         clock pessimism              0.236    -0.565    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.105    -0.460    bcd7seg/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.251ns (35.970%)  route 0.447ns (64.030%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.598    -0.566    bcd7seg/clk_out1
    SLICE_X0Y103         FDRE                                         r  bcd7seg/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  bcd7seg/counter_reg[13]/Q
                         net (fo=2, routed)           0.447     0.022    bcd7seg/counter_reg[13]
    SLICE_X0Y103         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.132 r  bcd7seg/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.132    bcd7seg/counter_reg[12]_i_1_n_6
    SLICE_X0Y103         FDRE                                         r  bcd7seg/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.871    -0.802    bcd7seg/clk_out1
    SLICE_X0Y103         FDRE                                         r  bcd7seg/counter_reg[13]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.105    -0.461    bcd7seg/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.252ns (36.062%)  route 0.447ns (63.938%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.598    -0.566    bcd7seg/clk_out1
    SLICE_X0Y106         FDRE                                         r  bcd7seg/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  bcd7seg/counter_reg[26]/Q
                         net (fo=2, routed)           0.447     0.022    bcd7seg/counter_reg[26]
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.133 r  bcd7seg/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.133    bcd7seg/counter_reg[24]_i_1_n_5
    SLICE_X0Y106         FDRE                                         r  bcd7seg/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.871    -0.802    bcd7seg/clk_out1
    SLICE_X0Y106         FDRE                                         r  bcd7seg/counter_reg[26]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.105    -0.461    bcd7seg/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.252ns (35.963%)  route 0.449ns (64.037%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.598    -0.566    bcd7seg/clk_out1
    SLICE_X0Y105         FDRE                                         r  bcd7seg/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  bcd7seg/counter_reg[22]/Q
                         net (fo=2, routed)           0.449     0.024    bcd7seg/counter_reg[22]
    SLICE_X0Y105         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.135 r  bcd7seg/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.135    bcd7seg/counter_reg[20]_i_1_n_5
    SLICE_X0Y105         FDRE                                         r  bcd7seg/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.871    -0.802    bcd7seg/clk_out1
    SLICE_X0Y105         FDRE                                         r  bcd7seg/counter_reg[22]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y105         FDRE (Hold_fdre_C_D)         0.105    -0.461    bcd7seg/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.252ns (35.744%)  route 0.453ns (64.256%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.598    -0.566    bcd7seg/clk_out1
    SLICE_X0Y104         FDRE                                         r  bcd7seg/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  bcd7seg/counter_reg[18]/Q
                         net (fo=2, routed)           0.453     0.028    bcd7seg/counter_reg[18]
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.139 r  bcd7seg/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.139    bcd7seg/counter_reg[16]_i_1_n_5
    SLICE_X0Y104         FDRE                                         r  bcd7seg/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.871    -0.802    bcd7seg/clk_out1
    SLICE_X0Y104         FDRE                                         r  bcd7seg/counter_reg[18]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.105    -0.461    bcd7seg/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.251ns (35.313%)  route 0.460ns (64.687%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.599    -0.565    bcd7seg/clk_out1
    SLICE_X0Y101         FDRE                                         r  bcd7seg/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  bcd7seg/counter_reg[5]/Q
                         net (fo=2, routed)           0.460     0.036    bcd7seg/counter_reg[5]
    SLICE_X0Y101         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.146 r  bcd7seg/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.146    bcd7seg/counter_reg[4]_i_1_n_6
    SLICE_X0Y101         FDRE                                         r  bcd7seg/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.872    -0.801    bcd7seg/clk_out1
    SLICE_X0Y101         FDRE                                         r  bcd7seg/counter_reg[5]/C
                         clock pessimism              0.236    -0.565    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105    -0.460    bcd7seg/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.146    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.251ns (35.213%)  route 0.462ns (64.787%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.599    -0.565    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  bcd7seg/counter_reg[1]/Q
                         net (fo=2, routed)           0.462     0.038    bcd7seg/counter_reg[1]
    SLICE_X0Y100         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.148 r  bcd7seg/counter_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.148    bcd7seg/counter_reg[0]_i_2_n_6
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.872    -0.801    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[1]/C
                         clock pessimism              0.236    -0.565    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.460    bcd7seg/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.252ns (34.867%)  route 0.471ns (65.133%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.597    -0.567    bcd7seg/clk_out1
    SLICE_X0Y107         FDRE                                         r  bcd7seg/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  bcd7seg/counter_reg[30]/Q
                         net (fo=2, routed)           0.471     0.045    bcd7seg/counter_reg[30]
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.156 r  bcd7seg/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.156    bcd7seg/counter_reg[28]_i_1_n_5
    SLICE_X0Y107         FDRE                                         r  bcd7seg/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.870    -0.803    bcd7seg/clk_out1
    SLICE_X0Y107         FDRE                                         r  bcd7seg/counter_reg[30]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.105    -0.462    bcd7seg/counter_reg[30]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.285ns (38.945%)  route 0.447ns (61.055%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.598    -0.566    bcd7seg/clk_out1
    SLICE_X0Y106         FDRE                                         r  bcd7seg/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  bcd7seg/counter_reg[26]/Q
                         net (fo=2, routed)           0.447     0.022    bcd7seg/counter_reg[26]
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.166 r  bcd7seg/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.166    bcd7seg/counter_reg[24]_i_1_n_4
    SLICE_X0Y106         FDRE                                         r  bcd7seg/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.871    -0.802    bcd7seg/clk_out1
    SLICE_X0Y106         FDRE                                         r  bcd7seg/counter_reg[27]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.105    -0.461    bcd7seg/counter_reg[27]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                           0.166    
  -------------------------------------------------------------------
                         slack                                  0.627    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { reloj/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   reloj/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y103     bcd7seg/an_s_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y103     bcd7seg/an_s_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y100     bcd7seg/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y102     bcd7seg/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y102     bcd7seg/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y103     bcd7seg/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y103     bcd7seg/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y103     bcd7seg/counter_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y103     bcd7seg/an_s_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y103     bcd7seg/an_s_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y100     bcd7seg/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y102     bcd7seg/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y102     bcd7seg/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     bcd7seg/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     bcd7seg/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     bcd7seg/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     bcd7seg/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y104     bcd7seg/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y103     bcd7seg/an_s_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y103     bcd7seg/an_s_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y103     bcd7seg/an_s_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y103     bcd7seg/an_s_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     bcd7seg/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     bcd7seg/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     bcd7seg/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     bcd7seg/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     bcd7seg/counter_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     bcd7seg/counter_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { reloj/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   reloj/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      193.111ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.532ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.111ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.170ns  (logic 1.767ns (28.638%)  route 4.403ns (71.362%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  bcd7seg/counter_reg[2]/Q
                         net (fo=2, routed)           1.586     1.212    bcd7seg/counter_reg[2]
    SLICE_X1Y103         LUT3 (Prop_lut3_I0_O)        0.124     1.336 r  bcd7seg/counter2_carry_i_4/O
                         net (fo=1, routed)           0.000     1.336    bcd7seg/counter2_carry_i_4_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.868 r  bcd7seg/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.868    bcd7seg/counter2_carry_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.982 r  bcd7seg/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.982    bcd7seg/counter2_carry__0_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.210 r  bcd7seg/counter2_carry__1/CO[2]
                         net (fo=3, routed)           1.006     3.217    bcd7seg/counter2
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.313     3.530 r  bcd7seg/counter[0]_i_1/O
                         net (fo=32, routed)          1.810     5.340    bcd7seg/counter[0]_i_1_n_0
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.590   198.569    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[0]/C
                         clock pessimism              0.601   199.170    
                         clock uncertainty           -0.289   198.881    
    SLICE_X0Y100         FDRE (Setup_fdre_C_R)       -0.429   198.452    bcd7seg/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        198.452    
                         arrival time                          -5.340    
  -------------------------------------------------------------------
                         slack                                193.111    

Slack (MET) :             193.111ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.170ns  (logic 1.767ns (28.638%)  route 4.403ns (71.362%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  bcd7seg/counter_reg[2]/Q
                         net (fo=2, routed)           1.586     1.212    bcd7seg/counter_reg[2]
    SLICE_X1Y103         LUT3 (Prop_lut3_I0_O)        0.124     1.336 r  bcd7seg/counter2_carry_i_4/O
                         net (fo=1, routed)           0.000     1.336    bcd7seg/counter2_carry_i_4_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.868 r  bcd7seg/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.868    bcd7seg/counter2_carry_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.982 r  bcd7seg/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.982    bcd7seg/counter2_carry__0_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.210 r  bcd7seg/counter2_carry__1/CO[2]
                         net (fo=3, routed)           1.006     3.217    bcd7seg/counter2
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.313     3.530 r  bcd7seg/counter[0]_i_1/O
                         net (fo=32, routed)          1.810     5.340    bcd7seg/counter[0]_i_1_n_0
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.590   198.569    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[1]/C
                         clock pessimism              0.601   199.170    
                         clock uncertainty           -0.289   198.881    
    SLICE_X0Y100         FDRE (Setup_fdre_C_R)       -0.429   198.452    bcd7seg/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        198.452    
                         arrival time                          -5.340    
  -------------------------------------------------------------------
                         slack                                193.111    

Slack (MET) :             193.111ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.170ns  (logic 1.767ns (28.638%)  route 4.403ns (71.362%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  bcd7seg/counter_reg[2]/Q
                         net (fo=2, routed)           1.586     1.212    bcd7seg/counter_reg[2]
    SLICE_X1Y103         LUT3 (Prop_lut3_I0_O)        0.124     1.336 r  bcd7seg/counter2_carry_i_4/O
                         net (fo=1, routed)           0.000     1.336    bcd7seg/counter2_carry_i_4_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.868 r  bcd7seg/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.868    bcd7seg/counter2_carry_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.982 r  bcd7seg/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.982    bcd7seg/counter2_carry__0_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.210 r  bcd7seg/counter2_carry__1/CO[2]
                         net (fo=3, routed)           1.006     3.217    bcd7seg/counter2
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.313     3.530 r  bcd7seg/counter[0]_i_1/O
                         net (fo=32, routed)          1.810     5.340    bcd7seg/counter[0]_i_1_n_0
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.590   198.569    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[2]/C
                         clock pessimism              0.601   199.170    
                         clock uncertainty           -0.289   198.881    
    SLICE_X0Y100         FDRE (Setup_fdre_C_R)       -0.429   198.452    bcd7seg/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        198.452    
                         arrival time                          -5.340    
  -------------------------------------------------------------------
                         slack                                193.111    

Slack (MET) :             193.111ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.170ns  (logic 1.767ns (28.638%)  route 4.403ns (71.362%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  bcd7seg/counter_reg[2]/Q
                         net (fo=2, routed)           1.586     1.212    bcd7seg/counter_reg[2]
    SLICE_X1Y103         LUT3 (Prop_lut3_I0_O)        0.124     1.336 r  bcd7seg/counter2_carry_i_4/O
                         net (fo=1, routed)           0.000     1.336    bcd7seg/counter2_carry_i_4_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.868 r  bcd7seg/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.868    bcd7seg/counter2_carry_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.982 r  bcd7seg/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.982    bcd7seg/counter2_carry__0_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.210 r  bcd7seg/counter2_carry__1/CO[2]
                         net (fo=3, routed)           1.006     3.217    bcd7seg/counter2
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.313     3.530 r  bcd7seg/counter[0]_i_1/O
                         net (fo=32, routed)          1.810     5.340    bcd7seg/counter[0]_i_1_n_0
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.590   198.569    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[3]/C
                         clock pessimism              0.601   199.170    
                         clock uncertainty           -0.289   198.881    
    SLICE_X0Y100         FDRE (Setup_fdre_C_R)       -0.429   198.452    bcd7seg/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        198.452    
                         arrival time                          -5.340    
  -------------------------------------------------------------------
                         slack                                193.111    

Slack (MET) :             193.275ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.981ns  (logic 1.767ns (29.543%)  route 4.214ns (70.457%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  bcd7seg/counter_reg[2]/Q
                         net (fo=2, routed)           1.586     1.212    bcd7seg/counter_reg[2]
    SLICE_X1Y103         LUT3 (Prop_lut3_I0_O)        0.124     1.336 r  bcd7seg/counter2_carry_i_4/O
                         net (fo=1, routed)           0.000     1.336    bcd7seg/counter2_carry_i_4_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.868 r  bcd7seg/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.868    bcd7seg/counter2_carry_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.982 r  bcd7seg/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.982    bcd7seg/counter2_carry__0_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.210 r  bcd7seg/counter2_carry__1/CO[2]
                         net (fo=3, routed)           1.006     3.217    bcd7seg/counter2
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.313     3.530 r  bcd7seg/counter[0]_i_1/O
                         net (fo=32, routed)          1.621     5.151    bcd7seg/counter[0]_i_1_n_0
    SLICE_X0Y103         FDRE                                         r  bcd7seg/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.589   198.568    bcd7seg/clk_out1
    SLICE_X0Y103         FDRE                                         r  bcd7seg/counter_reg[12]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.289   198.855    
    SLICE_X0Y103         FDRE (Setup_fdre_C_R)       -0.429   198.426    bcd7seg/counter_reg[12]
  -------------------------------------------------------------------
                         required time                        198.426    
                         arrival time                          -5.151    
  -------------------------------------------------------------------
                         slack                                193.275    

Slack (MET) :             193.275ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.981ns  (logic 1.767ns (29.543%)  route 4.214ns (70.457%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  bcd7seg/counter_reg[2]/Q
                         net (fo=2, routed)           1.586     1.212    bcd7seg/counter_reg[2]
    SLICE_X1Y103         LUT3 (Prop_lut3_I0_O)        0.124     1.336 r  bcd7seg/counter2_carry_i_4/O
                         net (fo=1, routed)           0.000     1.336    bcd7seg/counter2_carry_i_4_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.868 r  bcd7seg/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.868    bcd7seg/counter2_carry_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.982 r  bcd7seg/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.982    bcd7seg/counter2_carry__0_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.210 r  bcd7seg/counter2_carry__1/CO[2]
                         net (fo=3, routed)           1.006     3.217    bcd7seg/counter2
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.313     3.530 r  bcd7seg/counter[0]_i_1/O
                         net (fo=32, routed)          1.621     5.151    bcd7seg/counter[0]_i_1_n_0
    SLICE_X0Y103         FDRE                                         r  bcd7seg/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.589   198.568    bcd7seg/clk_out1
    SLICE_X0Y103         FDRE                                         r  bcd7seg/counter_reg[13]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.289   198.855    
    SLICE_X0Y103         FDRE (Setup_fdre_C_R)       -0.429   198.426    bcd7seg/counter_reg[13]
  -------------------------------------------------------------------
                         required time                        198.426    
                         arrival time                          -5.151    
  -------------------------------------------------------------------
                         slack                                193.275    

Slack (MET) :             193.275ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.981ns  (logic 1.767ns (29.543%)  route 4.214ns (70.457%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  bcd7seg/counter_reg[2]/Q
                         net (fo=2, routed)           1.586     1.212    bcd7seg/counter_reg[2]
    SLICE_X1Y103         LUT3 (Prop_lut3_I0_O)        0.124     1.336 r  bcd7seg/counter2_carry_i_4/O
                         net (fo=1, routed)           0.000     1.336    bcd7seg/counter2_carry_i_4_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.868 r  bcd7seg/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.868    bcd7seg/counter2_carry_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.982 r  bcd7seg/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.982    bcd7seg/counter2_carry__0_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.210 r  bcd7seg/counter2_carry__1/CO[2]
                         net (fo=3, routed)           1.006     3.217    bcd7seg/counter2
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.313     3.530 r  bcd7seg/counter[0]_i_1/O
                         net (fo=32, routed)          1.621     5.151    bcd7seg/counter[0]_i_1_n_0
    SLICE_X0Y103         FDRE                                         r  bcd7seg/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.589   198.568    bcd7seg/clk_out1
    SLICE_X0Y103         FDRE                                         r  bcd7seg/counter_reg[14]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.289   198.855    
    SLICE_X0Y103         FDRE (Setup_fdre_C_R)       -0.429   198.426    bcd7seg/counter_reg[14]
  -------------------------------------------------------------------
                         required time                        198.426    
                         arrival time                          -5.151    
  -------------------------------------------------------------------
                         slack                                193.275    

Slack (MET) :             193.275ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.981ns  (logic 1.767ns (29.543%)  route 4.214ns (70.457%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  bcd7seg/counter_reg[2]/Q
                         net (fo=2, routed)           1.586     1.212    bcd7seg/counter_reg[2]
    SLICE_X1Y103         LUT3 (Prop_lut3_I0_O)        0.124     1.336 r  bcd7seg/counter2_carry_i_4/O
                         net (fo=1, routed)           0.000     1.336    bcd7seg/counter2_carry_i_4_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.868 r  bcd7seg/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.868    bcd7seg/counter2_carry_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.982 r  bcd7seg/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.982    bcd7seg/counter2_carry__0_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.210 r  bcd7seg/counter2_carry__1/CO[2]
                         net (fo=3, routed)           1.006     3.217    bcd7seg/counter2
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.313     3.530 r  bcd7seg/counter[0]_i_1/O
                         net (fo=32, routed)          1.621     5.151    bcd7seg/counter[0]_i_1_n_0
    SLICE_X0Y103         FDRE                                         r  bcd7seg/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.589   198.568    bcd7seg/clk_out1
    SLICE_X0Y103         FDRE                                         r  bcd7seg/counter_reg[15]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.289   198.855    
    SLICE_X0Y103         FDRE (Setup_fdre_C_R)       -0.429   198.426    bcd7seg/counter_reg[15]
  -------------------------------------------------------------------
                         required time                        198.426    
                         arrival time                          -5.151    
  -------------------------------------------------------------------
                         slack                                193.275    

Slack (MET) :             193.485ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.770ns  (logic 1.767ns (30.626%)  route 4.003ns (69.374%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 198.567 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  bcd7seg/counter_reg[2]/Q
                         net (fo=2, routed)           1.586     1.212    bcd7seg/counter_reg[2]
    SLICE_X1Y103         LUT3 (Prop_lut3_I0_O)        0.124     1.336 r  bcd7seg/counter2_carry_i_4/O
                         net (fo=1, routed)           0.000     1.336    bcd7seg/counter2_carry_i_4_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.868 r  bcd7seg/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.868    bcd7seg/counter2_carry_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.982 r  bcd7seg/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.982    bcd7seg/counter2_carry__0_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.210 r  bcd7seg/counter2_carry__1/CO[2]
                         net (fo=3, routed)           1.006     3.217    bcd7seg/counter2
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.313     3.530 r  bcd7seg/counter[0]_i_1/O
                         net (fo=32, routed)          1.410     4.940    bcd7seg/counter[0]_i_1_n_0
    SLICE_X0Y107         FDRE                                         r  bcd7seg/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.588   198.567    bcd7seg/clk_out1
    SLICE_X0Y107         FDRE                                         r  bcd7seg/counter_reg[28]/C
                         clock pessimism              0.576   199.143    
                         clock uncertainty           -0.289   198.854    
    SLICE_X0Y107         FDRE (Setup_fdre_C_R)       -0.429   198.425    bcd7seg/counter_reg[28]
  -------------------------------------------------------------------
                         required time                        198.425    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                193.485    

Slack (MET) :             193.485ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.770ns  (logic 1.767ns (30.626%)  route 4.003ns (69.374%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 198.567 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  bcd7seg/counter_reg[2]/Q
                         net (fo=2, routed)           1.586     1.212    bcd7seg/counter_reg[2]
    SLICE_X1Y103         LUT3 (Prop_lut3_I0_O)        0.124     1.336 r  bcd7seg/counter2_carry_i_4/O
                         net (fo=1, routed)           0.000     1.336    bcd7seg/counter2_carry_i_4_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.868 r  bcd7seg/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.868    bcd7seg/counter2_carry_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.982 r  bcd7seg/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.982    bcd7seg/counter2_carry__0_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.210 r  bcd7seg/counter2_carry__1/CO[2]
                         net (fo=3, routed)           1.006     3.217    bcd7seg/counter2
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.313     3.530 r  bcd7seg/counter[0]_i_1/O
                         net (fo=32, routed)          1.410     4.940    bcd7seg/counter[0]_i_1_n_0
    SLICE_X0Y107         FDRE                                         r  bcd7seg/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.588   198.567    bcd7seg/clk_out1
    SLICE_X0Y107         FDRE                                         r  bcd7seg/counter_reg[29]/C
                         clock pessimism              0.576   199.143    
                         clock uncertainty           -0.289   198.854    
    SLICE_X0Y107         FDRE (Setup_fdre_C_R)       -0.429   198.425    bcd7seg/counter_reg[29]
  -------------------------------------------------------------------
                         required time                        198.425    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                193.485    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.251ns (39.405%)  route 0.386ns (60.595%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.598    -0.566    bcd7seg/clk_out1
    SLICE_X0Y104         FDRE                                         r  bcd7seg/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  bcd7seg/counter_reg[17]/Q
                         net (fo=2, routed)           0.386    -0.039    bcd7seg/counter_reg[17]
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.071 r  bcd7seg/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.071    bcd7seg/counter_reg[16]_i_1_n_6
    SLICE_X0Y104         FDRE                                         r  bcd7seg/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.871    -0.802    bcd7seg/clk_out1
    SLICE_X0Y104         FDRE                                         r  bcd7seg/counter_reg[17]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.105    -0.461    bcd7seg/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.251ns (36.070%)  route 0.445ns (63.930%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.599    -0.565    bcd7seg/clk_out1
    SLICE_X0Y102         FDRE                                         r  bcd7seg/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  bcd7seg/counter_reg[9]/Q
                         net (fo=2, routed)           0.445     0.021    bcd7seg/counter_reg[9]
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.131 r  bcd7seg/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.131    bcd7seg/counter_reg[8]_i_1_n_6
    SLICE_X0Y102         FDRE                                         r  bcd7seg/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.872    -0.801    bcd7seg/clk_out1
    SLICE_X0Y102         FDRE                                         r  bcd7seg/counter_reg[9]/C
                         clock pessimism              0.236    -0.565    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.105    -0.460    bcd7seg/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.251ns (35.970%)  route 0.447ns (64.030%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.598    -0.566    bcd7seg/clk_out1
    SLICE_X0Y103         FDRE                                         r  bcd7seg/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  bcd7seg/counter_reg[13]/Q
                         net (fo=2, routed)           0.447     0.022    bcd7seg/counter_reg[13]
    SLICE_X0Y103         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.132 r  bcd7seg/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.132    bcd7seg/counter_reg[12]_i_1_n_6
    SLICE_X0Y103         FDRE                                         r  bcd7seg/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.871    -0.802    bcd7seg/clk_out1
    SLICE_X0Y103         FDRE                                         r  bcd7seg/counter_reg[13]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.105    -0.461    bcd7seg/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.252ns (36.062%)  route 0.447ns (63.938%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.598    -0.566    bcd7seg/clk_out1
    SLICE_X0Y106         FDRE                                         r  bcd7seg/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  bcd7seg/counter_reg[26]/Q
                         net (fo=2, routed)           0.447     0.022    bcd7seg/counter_reg[26]
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.133 r  bcd7seg/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.133    bcd7seg/counter_reg[24]_i_1_n_5
    SLICE_X0Y106         FDRE                                         r  bcd7seg/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.871    -0.802    bcd7seg/clk_out1
    SLICE_X0Y106         FDRE                                         r  bcd7seg/counter_reg[26]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.105    -0.461    bcd7seg/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.594    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.252ns (35.963%)  route 0.449ns (64.037%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.598    -0.566    bcd7seg/clk_out1
    SLICE_X0Y105         FDRE                                         r  bcd7seg/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  bcd7seg/counter_reg[22]/Q
                         net (fo=2, routed)           0.449     0.024    bcd7seg/counter_reg[22]
    SLICE_X0Y105         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.135 r  bcd7seg/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.135    bcd7seg/counter_reg[20]_i_1_n_5
    SLICE_X0Y105         FDRE                                         r  bcd7seg/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.871    -0.802    bcd7seg/clk_out1
    SLICE_X0Y105         FDRE                                         r  bcd7seg/counter_reg[22]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y105         FDRE (Hold_fdre_C_D)         0.105    -0.461    bcd7seg/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.600ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.252ns (35.744%)  route 0.453ns (64.256%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.598    -0.566    bcd7seg/clk_out1
    SLICE_X0Y104         FDRE                                         r  bcd7seg/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  bcd7seg/counter_reg[18]/Q
                         net (fo=2, routed)           0.453     0.028    bcd7seg/counter_reg[18]
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.139 r  bcd7seg/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.139    bcd7seg/counter_reg[16]_i_1_n_5
    SLICE_X0Y104         FDRE                                         r  bcd7seg/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.871    -0.802    bcd7seg/clk_out1
    SLICE_X0Y104         FDRE                                         r  bcd7seg/counter_reg[18]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.105    -0.461    bcd7seg/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.600    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.251ns (35.313%)  route 0.460ns (64.687%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.599    -0.565    bcd7seg/clk_out1
    SLICE_X0Y101         FDRE                                         r  bcd7seg/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  bcd7seg/counter_reg[5]/Q
                         net (fo=2, routed)           0.460     0.036    bcd7seg/counter_reg[5]
    SLICE_X0Y101         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.146 r  bcd7seg/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.146    bcd7seg/counter_reg[4]_i_1_n_6
    SLICE_X0Y101         FDRE                                         r  bcd7seg/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.872    -0.801    bcd7seg/clk_out1
    SLICE_X0Y101         FDRE                                         r  bcd7seg/counter_reg[5]/C
                         clock pessimism              0.236    -0.565    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105    -0.460    bcd7seg/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.146    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.251ns (35.213%)  route 0.462ns (64.787%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.599    -0.565    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  bcd7seg/counter_reg[1]/Q
                         net (fo=2, routed)           0.462     0.038    bcd7seg/counter_reg[1]
    SLICE_X0Y100         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.148 r  bcd7seg/counter_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.148    bcd7seg/counter_reg[0]_i_2_n_6
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.872    -0.801    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[1]/C
                         clock pessimism              0.236    -0.565    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.460    bcd7seg/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.618ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.252ns (34.867%)  route 0.471ns (65.133%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.597    -0.567    bcd7seg/clk_out1
    SLICE_X0Y107         FDRE                                         r  bcd7seg/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  bcd7seg/counter_reg[30]/Q
                         net (fo=2, routed)           0.471     0.045    bcd7seg/counter_reg[30]
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.156 r  bcd7seg/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.156    bcd7seg/counter_reg[28]_i_1_n_5
    SLICE_X0Y107         FDRE                                         r  bcd7seg/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.870    -0.803    bcd7seg/clk_out1
    SLICE_X0Y107         FDRE                                         r  bcd7seg/counter_reg[30]/C
                         clock pessimism              0.236    -0.567    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.105    -0.462    bcd7seg/counter_reg[30]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.285ns (38.945%)  route 0.447ns (61.055%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.598    -0.566    bcd7seg/clk_out1
    SLICE_X0Y106         FDRE                                         r  bcd7seg/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  bcd7seg/counter_reg[26]/Q
                         net (fo=2, routed)           0.447     0.022    bcd7seg/counter_reg[26]
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.166 r  bcd7seg/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.166    bcd7seg/counter_reg[24]_i_1_n_4
    SLICE_X0Y106         FDRE                                         r  bcd7seg/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.871    -0.802    bcd7seg/clk_out1
    SLICE_X0Y106         FDRE                                         r  bcd7seg/counter_reg[27]/C
                         clock pessimism              0.236    -0.566    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.105    -0.461    bcd7seg/counter_reg[27]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                           0.166    
  -------------------------------------------------------------------
                         slack                                  0.627    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { reloj/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   reloj/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y103     bcd7seg/an_s_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y103     bcd7seg/an_s_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y100     bcd7seg/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y102     bcd7seg/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y102     bcd7seg/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y103     bcd7seg/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y103     bcd7seg/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X0Y103     bcd7seg/counter_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y103     bcd7seg/an_s_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y103     bcd7seg/an_s_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y100     bcd7seg/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y102     bcd7seg/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y102     bcd7seg/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     bcd7seg/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     bcd7seg/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     bcd7seg/counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     bcd7seg/counter_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y104     bcd7seg/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y103     bcd7seg/an_s_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y103     bcd7seg/an_s_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y103     bcd7seg/an_s_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y103     bcd7seg/an_s_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     bcd7seg/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     bcd7seg/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     bcd7seg/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     bcd7seg/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     bcd7seg/counter_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X0Y103     bcd7seg/counter_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { reloj/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   reloj/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  reloj/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      193.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.083ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.170ns  (logic 1.767ns (28.638%)  route 4.403ns (71.362%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  bcd7seg/counter_reg[2]/Q
                         net (fo=2, routed)           1.586     1.212    bcd7seg/counter_reg[2]
    SLICE_X1Y103         LUT3 (Prop_lut3_I0_O)        0.124     1.336 r  bcd7seg/counter2_carry_i_4/O
                         net (fo=1, routed)           0.000     1.336    bcd7seg/counter2_carry_i_4_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.868 r  bcd7seg/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.868    bcd7seg/counter2_carry_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.982 r  bcd7seg/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.982    bcd7seg/counter2_carry__0_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.210 r  bcd7seg/counter2_carry__1/CO[2]
                         net (fo=3, routed)           1.006     3.217    bcd7seg/counter2
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.313     3.530 r  bcd7seg/counter[0]_i_1/O
                         net (fo=32, routed)          1.810     5.340    bcd7seg/counter[0]_i_1_n_0
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.590   198.569    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[0]/C
                         clock pessimism              0.601   199.170    
                         clock uncertainty           -0.318   198.852    
    SLICE_X0Y100         FDRE (Setup_fdre_C_R)       -0.429   198.423    bcd7seg/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        198.423    
                         arrival time                          -5.340    
  -------------------------------------------------------------------
                         slack                                193.083    

Slack (MET) :             193.083ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.170ns  (logic 1.767ns (28.638%)  route 4.403ns (71.362%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  bcd7seg/counter_reg[2]/Q
                         net (fo=2, routed)           1.586     1.212    bcd7seg/counter_reg[2]
    SLICE_X1Y103         LUT3 (Prop_lut3_I0_O)        0.124     1.336 r  bcd7seg/counter2_carry_i_4/O
                         net (fo=1, routed)           0.000     1.336    bcd7seg/counter2_carry_i_4_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.868 r  bcd7seg/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.868    bcd7seg/counter2_carry_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.982 r  bcd7seg/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.982    bcd7seg/counter2_carry__0_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.210 r  bcd7seg/counter2_carry__1/CO[2]
                         net (fo=3, routed)           1.006     3.217    bcd7seg/counter2
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.313     3.530 r  bcd7seg/counter[0]_i_1/O
                         net (fo=32, routed)          1.810     5.340    bcd7seg/counter[0]_i_1_n_0
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.590   198.569    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[1]/C
                         clock pessimism              0.601   199.170    
                         clock uncertainty           -0.318   198.852    
    SLICE_X0Y100         FDRE (Setup_fdre_C_R)       -0.429   198.423    bcd7seg/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        198.423    
                         arrival time                          -5.340    
  -------------------------------------------------------------------
                         slack                                193.083    

Slack (MET) :             193.083ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.170ns  (logic 1.767ns (28.638%)  route 4.403ns (71.362%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  bcd7seg/counter_reg[2]/Q
                         net (fo=2, routed)           1.586     1.212    bcd7seg/counter_reg[2]
    SLICE_X1Y103         LUT3 (Prop_lut3_I0_O)        0.124     1.336 r  bcd7seg/counter2_carry_i_4/O
                         net (fo=1, routed)           0.000     1.336    bcd7seg/counter2_carry_i_4_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.868 r  bcd7seg/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.868    bcd7seg/counter2_carry_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.982 r  bcd7seg/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.982    bcd7seg/counter2_carry__0_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.210 r  bcd7seg/counter2_carry__1/CO[2]
                         net (fo=3, routed)           1.006     3.217    bcd7seg/counter2
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.313     3.530 r  bcd7seg/counter[0]_i_1/O
                         net (fo=32, routed)          1.810     5.340    bcd7seg/counter[0]_i_1_n_0
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.590   198.569    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[2]/C
                         clock pessimism              0.601   199.170    
                         clock uncertainty           -0.318   198.852    
    SLICE_X0Y100         FDRE (Setup_fdre_C_R)       -0.429   198.423    bcd7seg/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        198.423    
                         arrival time                          -5.340    
  -------------------------------------------------------------------
                         slack                                193.083    

Slack (MET) :             193.083ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.170ns  (logic 1.767ns (28.638%)  route 4.403ns (71.362%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  bcd7seg/counter_reg[2]/Q
                         net (fo=2, routed)           1.586     1.212    bcd7seg/counter_reg[2]
    SLICE_X1Y103         LUT3 (Prop_lut3_I0_O)        0.124     1.336 r  bcd7seg/counter2_carry_i_4/O
                         net (fo=1, routed)           0.000     1.336    bcd7seg/counter2_carry_i_4_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.868 r  bcd7seg/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.868    bcd7seg/counter2_carry_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.982 r  bcd7seg/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.982    bcd7seg/counter2_carry__0_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.210 r  bcd7seg/counter2_carry__1/CO[2]
                         net (fo=3, routed)           1.006     3.217    bcd7seg/counter2
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.313     3.530 r  bcd7seg/counter[0]_i_1/O
                         net (fo=32, routed)          1.810     5.340    bcd7seg/counter[0]_i_1_n_0
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.590   198.569    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[3]/C
                         clock pessimism              0.601   199.170    
                         clock uncertainty           -0.318   198.852    
    SLICE_X0Y100         FDRE (Setup_fdre_C_R)       -0.429   198.423    bcd7seg/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        198.423    
                         arrival time                          -5.340    
  -------------------------------------------------------------------
                         slack                                193.083    

Slack (MET) :             193.246ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.981ns  (logic 1.767ns (29.543%)  route 4.214ns (70.457%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  bcd7seg/counter_reg[2]/Q
                         net (fo=2, routed)           1.586     1.212    bcd7seg/counter_reg[2]
    SLICE_X1Y103         LUT3 (Prop_lut3_I0_O)        0.124     1.336 r  bcd7seg/counter2_carry_i_4/O
                         net (fo=1, routed)           0.000     1.336    bcd7seg/counter2_carry_i_4_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.868 r  bcd7seg/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.868    bcd7seg/counter2_carry_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.982 r  bcd7seg/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.982    bcd7seg/counter2_carry__0_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.210 r  bcd7seg/counter2_carry__1/CO[2]
                         net (fo=3, routed)           1.006     3.217    bcd7seg/counter2
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.313     3.530 r  bcd7seg/counter[0]_i_1/O
                         net (fo=32, routed)          1.621     5.151    bcd7seg/counter[0]_i_1_n_0
    SLICE_X0Y103         FDRE                                         r  bcd7seg/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.589   198.568    bcd7seg/clk_out1
    SLICE_X0Y103         FDRE                                         r  bcd7seg/counter_reg[12]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X0Y103         FDRE (Setup_fdre_C_R)       -0.429   198.397    bcd7seg/counter_reg[12]
  -------------------------------------------------------------------
                         required time                        198.397    
                         arrival time                          -5.151    
  -------------------------------------------------------------------
                         slack                                193.246    

Slack (MET) :             193.246ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.981ns  (logic 1.767ns (29.543%)  route 4.214ns (70.457%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  bcd7seg/counter_reg[2]/Q
                         net (fo=2, routed)           1.586     1.212    bcd7seg/counter_reg[2]
    SLICE_X1Y103         LUT3 (Prop_lut3_I0_O)        0.124     1.336 r  bcd7seg/counter2_carry_i_4/O
                         net (fo=1, routed)           0.000     1.336    bcd7seg/counter2_carry_i_4_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.868 r  bcd7seg/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.868    bcd7seg/counter2_carry_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.982 r  bcd7seg/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.982    bcd7seg/counter2_carry__0_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.210 r  bcd7seg/counter2_carry__1/CO[2]
                         net (fo=3, routed)           1.006     3.217    bcd7seg/counter2
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.313     3.530 r  bcd7seg/counter[0]_i_1/O
                         net (fo=32, routed)          1.621     5.151    bcd7seg/counter[0]_i_1_n_0
    SLICE_X0Y103         FDRE                                         r  bcd7seg/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.589   198.568    bcd7seg/clk_out1
    SLICE_X0Y103         FDRE                                         r  bcd7seg/counter_reg[13]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X0Y103         FDRE (Setup_fdre_C_R)       -0.429   198.397    bcd7seg/counter_reg[13]
  -------------------------------------------------------------------
                         required time                        198.397    
                         arrival time                          -5.151    
  -------------------------------------------------------------------
                         slack                                193.246    

Slack (MET) :             193.246ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.981ns  (logic 1.767ns (29.543%)  route 4.214ns (70.457%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  bcd7seg/counter_reg[2]/Q
                         net (fo=2, routed)           1.586     1.212    bcd7seg/counter_reg[2]
    SLICE_X1Y103         LUT3 (Prop_lut3_I0_O)        0.124     1.336 r  bcd7seg/counter2_carry_i_4/O
                         net (fo=1, routed)           0.000     1.336    bcd7seg/counter2_carry_i_4_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.868 r  bcd7seg/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.868    bcd7seg/counter2_carry_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.982 r  bcd7seg/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.982    bcd7seg/counter2_carry__0_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.210 r  bcd7seg/counter2_carry__1/CO[2]
                         net (fo=3, routed)           1.006     3.217    bcd7seg/counter2
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.313     3.530 r  bcd7seg/counter[0]_i_1/O
                         net (fo=32, routed)          1.621     5.151    bcd7seg/counter[0]_i_1_n_0
    SLICE_X0Y103         FDRE                                         r  bcd7seg/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.589   198.568    bcd7seg/clk_out1
    SLICE_X0Y103         FDRE                                         r  bcd7seg/counter_reg[14]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X0Y103         FDRE (Setup_fdre_C_R)       -0.429   198.397    bcd7seg/counter_reg[14]
  -------------------------------------------------------------------
                         required time                        198.397    
                         arrival time                          -5.151    
  -------------------------------------------------------------------
                         slack                                193.246    

Slack (MET) :             193.246ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.981ns  (logic 1.767ns (29.543%)  route 4.214ns (70.457%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  bcd7seg/counter_reg[2]/Q
                         net (fo=2, routed)           1.586     1.212    bcd7seg/counter_reg[2]
    SLICE_X1Y103         LUT3 (Prop_lut3_I0_O)        0.124     1.336 r  bcd7seg/counter2_carry_i_4/O
                         net (fo=1, routed)           0.000     1.336    bcd7seg/counter2_carry_i_4_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.868 r  bcd7seg/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.868    bcd7seg/counter2_carry_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.982 r  bcd7seg/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.982    bcd7seg/counter2_carry__0_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.210 r  bcd7seg/counter2_carry__1/CO[2]
                         net (fo=3, routed)           1.006     3.217    bcd7seg/counter2
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.313     3.530 r  bcd7seg/counter[0]_i_1/O
                         net (fo=32, routed)          1.621     5.151    bcd7seg/counter[0]_i_1_n_0
    SLICE_X0Y103         FDRE                                         r  bcd7seg/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.589   198.568    bcd7seg/clk_out1
    SLICE_X0Y103         FDRE                                         r  bcd7seg/counter_reg[15]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X0Y103         FDRE (Setup_fdre_C_R)       -0.429   198.397    bcd7seg/counter_reg[15]
  -------------------------------------------------------------------
                         required time                        198.397    
                         arrival time                          -5.151    
  -------------------------------------------------------------------
                         slack                                193.246    

Slack (MET) :             193.457ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.770ns  (logic 1.767ns (30.626%)  route 4.003ns (69.374%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 198.567 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  bcd7seg/counter_reg[2]/Q
                         net (fo=2, routed)           1.586     1.212    bcd7seg/counter_reg[2]
    SLICE_X1Y103         LUT3 (Prop_lut3_I0_O)        0.124     1.336 r  bcd7seg/counter2_carry_i_4/O
                         net (fo=1, routed)           0.000     1.336    bcd7seg/counter2_carry_i_4_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.868 r  bcd7seg/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.868    bcd7seg/counter2_carry_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.982 r  bcd7seg/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.982    bcd7seg/counter2_carry__0_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.210 r  bcd7seg/counter2_carry__1/CO[2]
                         net (fo=3, routed)           1.006     3.217    bcd7seg/counter2
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.313     3.530 r  bcd7seg/counter[0]_i_1/O
                         net (fo=32, routed)          1.410     4.940    bcd7seg/counter[0]_i_1_n_0
    SLICE_X0Y107         FDRE                                         r  bcd7seg/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.588   198.567    bcd7seg/clk_out1
    SLICE_X0Y107         FDRE                                         r  bcd7seg/counter_reg[28]/C
                         clock pessimism              0.576   199.143    
                         clock uncertainty           -0.318   198.825    
    SLICE_X0Y107         FDRE (Setup_fdre_C_R)       -0.429   198.396    bcd7seg/counter_reg[28]
  -------------------------------------------------------------------
                         required time                        198.396    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                193.457    

Slack (MET) :             193.457ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.770ns  (logic 1.767ns (30.626%)  route 4.003ns (69.374%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 198.567 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  bcd7seg/counter_reg[2]/Q
                         net (fo=2, routed)           1.586     1.212    bcd7seg/counter_reg[2]
    SLICE_X1Y103         LUT3 (Prop_lut3_I0_O)        0.124     1.336 r  bcd7seg/counter2_carry_i_4/O
                         net (fo=1, routed)           0.000     1.336    bcd7seg/counter2_carry_i_4_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.868 r  bcd7seg/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.868    bcd7seg/counter2_carry_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.982 r  bcd7seg/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.982    bcd7seg/counter2_carry__0_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.210 r  bcd7seg/counter2_carry__1/CO[2]
                         net (fo=3, routed)           1.006     3.217    bcd7seg/counter2
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.313     3.530 r  bcd7seg/counter[0]_i_1/O
                         net (fo=32, routed)          1.410     4.940    bcd7seg/counter[0]_i_1_n_0
    SLICE_X0Y107         FDRE                                         r  bcd7seg/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.588   198.567    bcd7seg/clk_out1
    SLICE_X0Y107         FDRE                                         r  bcd7seg/counter_reg[29]/C
                         clock pessimism              0.576   199.143    
                         clock uncertainty           -0.318   198.825    
    SLICE_X0Y107         FDRE (Setup_fdre_C_R)       -0.429   198.396    bcd7seg/counter_reg[29]
  -------------------------------------------------------------------
                         required time                        198.396    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                193.457    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.251ns (39.405%)  route 0.386ns (60.595%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.598    -0.566    bcd7seg/clk_out1
    SLICE_X0Y104         FDRE                                         r  bcd7seg/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  bcd7seg/counter_reg[17]/Q
                         net (fo=2, routed)           0.386    -0.039    bcd7seg/counter_reg[17]
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.071 r  bcd7seg/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.071    bcd7seg/counter_reg[16]_i_1_n_6
    SLICE_X0Y104         FDRE                                         r  bcd7seg/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.871    -0.802    bcd7seg/clk_out1
    SLICE_X0Y104         FDRE                                         r  bcd7seg/counter_reg[17]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.318    -0.248    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.105    -0.143    bcd7seg/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.251ns (36.070%)  route 0.445ns (63.930%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.599    -0.565    bcd7seg/clk_out1
    SLICE_X0Y102         FDRE                                         r  bcd7seg/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  bcd7seg/counter_reg[9]/Q
                         net (fo=2, routed)           0.445     0.021    bcd7seg/counter_reg[9]
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.131 r  bcd7seg/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.131    bcd7seg/counter_reg[8]_i_1_n_6
    SLICE_X0Y102         FDRE                                         r  bcd7seg/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.872    -0.801    bcd7seg/clk_out1
    SLICE_X0Y102         FDRE                                         r  bcd7seg/counter_reg[9]/C
                         clock pessimism              0.236    -0.565    
                         clock uncertainty            0.318    -0.247    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.105    -0.142    bcd7seg/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.251ns (35.970%)  route 0.447ns (64.030%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.598    -0.566    bcd7seg/clk_out1
    SLICE_X0Y103         FDRE                                         r  bcd7seg/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  bcd7seg/counter_reg[13]/Q
                         net (fo=2, routed)           0.447     0.022    bcd7seg/counter_reg[13]
    SLICE_X0Y103         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.132 r  bcd7seg/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.132    bcd7seg/counter_reg[12]_i_1_n_6
    SLICE_X0Y103         FDRE                                         r  bcd7seg/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.871    -0.802    bcd7seg/clk_out1
    SLICE_X0Y103         FDRE                                         r  bcd7seg/counter_reg[13]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.318    -0.248    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.105    -0.143    bcd7seg/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.252ns (36.062%)  route 0.447ns (63.938%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.598    -0.566    bcd7seg/clk_out1
    SLICE_X0Y106         FDRE                                         r  bcd7seg/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  bcd7seg/counter_reg[26]/Q
                         net (fo=2, routed)           0.447     0.022    bcd7seg/counter_reg[26]
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.133 r  bcd7seg/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.133    bcd7seg/counter_reg[24]_i_1_n_5
    SLICE_X0Y106         FDRE                                         r  bcd7seg/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.871    -0.802    bcd7seg/clk_out1
    SLICE_X0Y106         FDRE                                         r  bcd7seg/counter_reg[26]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.318    -0.248    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.105    -0.143    bcd7seg/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.252ns (35.963%)  route 0.449ns (64.037%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.598    -0.566    bcd7seg/clk_out1
    SLICE_X0Y105         FDRE                                         r  bcd7seg/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  bcd7seg/counter_reg[22]/Q
                         net (fo=2, routed)           0.449     0.024    bcd7seg/counter_reg[22]
    SLICE_X0Y105         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.135 r  bcd7seg/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.135    bcd7seg/counter_reg[20]_i_1_n_5
    SLICE_X0Y105         FDRE                                         r  bcd7seg/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.871    -0.802    bcd7seg/clk_out1
    SLICE_X0Y105         FDRE                                         r  bcd7seg/counter_reg[22]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.318    -0.248    
    SLICE_X0Y105         FDRE (Hold_fdre_C_D)         0.105    -0.143    bcd7seg/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.252ns (35.744%)  route 0.453ns (64.256%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.598    -0.566    bcd7seg/clk_out1
    SLICE_X0Y104         FDRE                                         r  bcd7seg/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  bcd7seg/counter_reg[18]/Q
                         net (fo=2, routed)           0.453     0.028    bcd7seg/counter_reg[18]
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.139 r  bcd7seg/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.139    bcd7seg/counter_reg[16]_i_1_n_5
    SLICE_X0Y104         FDRE                                         r  bcd7seg/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.871    -0.802    bcd7seg/clk_out1
    SLICE_X0Y104         FDRE                                         r  bcd7seg/counter_reg[18]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.318    -0.248    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.105    -0.143    bcd7seg/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.251ns (35.313%)  route 0.460ns (64.687%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.599    -0.565    bcd7seg/clk_out1
    SLICE_X0Y101         FDRE                                         r  bcd7seg/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  bcd7seg/counter_reg[5]/Q
                         net (fo=2, routed)           0.460     0.036    bcd7seg/counter_reg[5]
    SLICE_X0Y101         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.146 r  bcd7seg/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.146    bcd7seg/counter_reg[4]_i_1_n_6
    SLICE_X0Y101         FDRE                                         r  bcd7seg/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.872    -0.801    bcd7seg/clk_out1
    SLICE_X0Y101         FDRE                                         r  bcd7seg/counter_reg[5]/C
                         clock pessimism              0.236    -0.565    
                         clock uncertainty            0.318    -0.247    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105    -0.142    bcd7seg/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.146    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.251ns (35.213%)  route 0.462ns (64.787%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.599    -0.565    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  bcd7seg/counter_reg[1]/Q
                         net (fo=2, routed)           0.462     0.038    bcd7seg/counter_reg[1]
    SLICE_X0Y100         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.148 r  bcd7seg/counter_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.148    bcd7seg/counter_reg[0]_i_2_n_6
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.872    -0.801    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[1]/C
                         clock pessimism              0.236    -0.565    
                         clock uncertainty            0.318    -0.247    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.142    bcd7seg/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.252ns (34.867%)  route 0.471ns (65.133%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.597    -0.567    bcd7seg/clk_out1
    SLICE_X0Y107         FDRE                                         r  bcd7seg/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  bcd7seg/counter_reg[30]/Q
                         net (fo=2, routed)           0.471     0.045    bcd7seg/counter_reg[30]
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.156 r  bcd7seg/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.156    bcd7seg/counter_reg[28]_i_1_n_5
    SLICE_X0Y107         FDRE                                         r  bcd7seg/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.870    -0.803    bcd7seg/clk_out1
    SLICE_X0Y107         FDRE                                         r  bcd7seg/counter_reg[30]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.318    -0.249    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.105    -0.144    bcd7seg/counter_reg[30]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.285ns (38.945%)  route 0.447ns (61.055%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.598    -0.566    bcd7seg/clk_out1
    SLICE_X0Y106         FDRE                                         r  bcd7seg/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  bcd7seg/counter_reg[26]/Q
                         net (fo=2, routed)           0.447     0.022    bcd7seg/counter_reg[26]
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.166 r  bcd7seg/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.166    bcd7seg/counter_reg[24]_i_1_n_4
    SLICE_X0Y106         FDRE                                         r  bcd7seg/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.871    -0.802    bcd7seg/clk_out1
    SLICE_X0Y106         FDRE                                         r  bcd7seg/counter_reg[27]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.318    -0.248    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.105    -0.143    bcd7seg/counter_reg[27]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.166    
  -------------------------------------------------------------------
                         slack                                  0.309    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      193.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.083ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.170ns  (logic 1.767ns (28.638%)  route 4.403ns (71.362%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  bcd7seg/counter_reg[2]/Q
                         net (fo=2, routed)           1.586     1.212    bcd7seg/counter_reg[2]
    SLICE_X1Y103         LUT3 (Prop_lut3_I0_O)        0.124     1.336 r  bcd7seg/counter2_carry_i_4/O
                         net (fo=1, routed)           0.000     1.336    bcd7seg/counter2_carry_i_4_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.868 r  bcd7seg/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.868    bcd7seg/counter2_carry_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.982 r  bcd7seg/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.982    bcd7seg/counter2_carry__0_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.210 r  bcd7seg/counter2_carry__1/CO[2]
                         net (fo=3, routed)           1.006     3.217    bcd7seg/counter2
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.313     3.530 r  bcd7seg/counter[0]_i_1/O
                         net (fo=32, routed)          1.810     5.340    bcd7seg/counter[0]_i_1_n_0
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.590   198.569    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[0]/C
                         clock pessimism              0.601   199.170    
                         clock uncertainty           -0.318   198.852    
    SLICE_X0Y100         FDRE (Setup_fdre_C_R)       -0.429   198.423    bcd7seg/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        198.423    
                         arrival time                          -5.340    
  -------------------------------------------------------------------
                         slack                                193.083    

Slack (MET) :             193.083ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.170ns  (logic 1.767ns (28.638%)  route 4.403ns (71.362%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  bcd7seg/counter_reg[2]/Q
                         net (fo=2, routed)           1.586     1.212    bcd7seg/counter_reg[2]
    SLICE_X1Y103         LUT3 (Prop_lut3_I0_O)        0.124     1.336 r  bcd7seg/counter2_carry_i_4/O
                         net (fo=1, routed)           0.000     1.336    bcd7seg/counter2_carry_i_4_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.868 r  bcd7seg/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.868    bcd7seg/counter2_carry_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.982 r  bcd7seg/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.982    bcd7seg/counter2_carry__0_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.210 r  bcd7seg/counter2_carry__1/CO[2]
                         net (fo=3, routed)           1.006     3.217    bcd7seg/counter2
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.313     3.530 r  bcd7seg/counter[0]_i_1/O
                         net (fo=32, routed)          1.810     5.340    bcd7seg/counter[0]_i_1_n_0
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.590   198.569    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[1]/C
                         clock pessimism              0.601   199.170    
                         clock uncertainty           -0.318   198.852    
    SLICE_X0Y100         FDRE (Setup_fdre_C_R)       -0.429   198.423    bcd7seg/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        198.423    
                         arrival time                          -5.340    
  -------------------------------------------------------------------
                         slack                                193.083    

Slack (MET) :             193.083ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.170ns  (logic 1.767ns (28.638%)  route 4.403ns (71.362%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  bcd7seg/counter_reg[2]/Q
                         net (fo=2, routed)           1.586     1.212    bcd7seg/counter_reg[2]
    SLICE_X1Y103         LUT3 (Prop_lut3_I0_O)        0.124     1.336 r  bcd7seg/counter2_carry_i_4/O
                         net (fo=1, routed)           0.000     1.336    bcd7seg/counter2_carry_i_4_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.868 r  bcd7seg/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.868    bcd7seg/counter2_carry_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.982 r  bcd7seg/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.982    bcd7seg/counter2_carry__0_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.210 r  bcd7seg/counter2_carry__1/CO[2]
                         net (fo=3, routed)           1.006     3.217    bcd7seg/counter2
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.313     3.530 r  bcd7seg/counter[0]_i_1/O
                         net (fo=32, routed)          1.810     5.340    bcd7seg/counter[0]_i_1_n_0
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.590   198.569    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[2]/C
                         clock pessimism              0.601   199.170    
                         clock uncertainty           -0.318   198.852    
    SLICE_X0Y100         FDRE (Setup_fdre_C_R)       -0.429   198.423    bcd7seg/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        198.423    
                         arrival time                          -5.340    
  -------------------------------------------------------------------
                         slack                                193.083    

Slack (MET) :             193.083ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.170ns  (logic 1.767ns (28.638%)  route 4.403ns (71.362%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 198.569 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  bcd7seg/counter_reg[2]/Q
                         net (fo=2, routed)           1.586     1.212    bcd7seg/counter_reg[2]
    SLICE_X1Y103         LUT3 (Prop_lut3_I0_O)        0.124     1.336 r  bcd7seg/counter2_carry_i_4/O
                         net (fo=1, routed)           0.000     1.336    bcd7seg/counter2_carry_i_4_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.868 r  bcd7seg/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.868    bcd7seg/counter2_carry_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.982 r  bcd7seg/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.982    bcd7seg/counter2_carry__0_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.210 r  bcd7seg/counter2_carry__1/CO[2]
                         net (fo=3, routed)           1.006     3.217    bcd7seg/counter2
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.313     3.530 r  bcd7seg/counter[0]_i_1/O
                         net (fo=32, routed)          1.810     5.340    bcd7seg/counter[0]_i_1_n_0
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.590   198.569    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[3]/C
                         clock pessimism              0.601   199.170    
                         clock uncertainty           -0.318   198.852    
    SLICE_X0Y100         FDRE (Setup_fdre_C_R)       -0.429   198.423    bcd7seg/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        198.423    
                         arrival time                          -5.340    
  -------------------------------------------------------------------
                         slack                                193.083    

Slack (MET) :             193.246ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.981ns  (logic 1.767ns (29.543%)  route 4.214ns (70.457%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  bcd7seg/counter_reg[2]/Q
                         net (fo=2, routed)           1.586     1.212    bcd7seg/counter_reg[2]
    SLICE_X1Y103         LUT3 (Prop_lut3_I0_O)        0.124     1.336 r  bcd7seg/counter2_carry_i_4/O
                         net (fo=1, routed)           0.000     1.336    bcd7seg/counter2_carry_i_4_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.868 r  bcd7seg/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.868    bcd7seg/counter2_carry_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.982 r  bcd7seg/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.982    bcd7seg/counter2_carry__0_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.210 r  bcd7seg/counter2_carry__1/CO[2]
                         net (fo=3, routed)           1.006     3.217    bcd7seg/counter2
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.313     3.530 r  bcd7seg/counter[0]_i_1/O
                         net (fo=32, routed)          1.621     5.151    bcd7seg/counter[0]_i_1_n_0
    SLICE_X0Y103         FDRE                                         r  bcd7seg/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.589   198.568    bcd7seg/clk_out1
    SLICE_X0Y103         FDRE                                         r  bcd7seg/counter_reg[12]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X0Y103         FDRE (Setup_fdre_C_R)       -0.429   198.397    bcd7seg/counter_reg[12]
  -------------------------------------------------------------------
                         required time                        198.397    
                         arrival time                          -5.151    
  -------------------------------------------------------------------
                         slack                                193.246    

Slack (MET) :             193.246ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.981ns  (logic 1.767ns (29.543%)  route 4.214ns (70.457%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  bcd7seg/counter_reg[2]/Q
                         net (fo=2, routed)           1.586     1.212    bcd7seg/counter_reg[2]
    SLICE_X1Y103         LUT3 (Prop_lut3_I0_O)        0.124     1.336 r  bcd7seg/counter2_carry_i_4/O
                         net (fo=1, routed)           0.000     1.336    bcd7seg/counter2_carry_i_4_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.868 r  bcd7seg/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.868    bcd7seg/counter2_carry_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.982 r  bcd7seg/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.982    bcd7seg/counter2_carry__0_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.210 r  bcd7seg/counter2_carry__1/CO[2]
                         net (fo=3, routed)           1.006     3.217    bcd7seg/counter2
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.313     3.530 r  bcd7seg/counter[0]_i_1/O
                         net (fo=32, routed)          1.621     5.151    bcd7seg/counter[0]_i_1_n_0
    SLICE_X0Y103         FDRE                                         r  bcd7seg/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.589   198.568    bcd7seg/clk_out1
    SLICE_X0Y103         FDRE                                         r  bcd7seg/counter_reg[13]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X0Y103         FDRE (Setup_fdre_C_R)       -0.429   198.397    bcd7seg/counter_reg[13]
  -------------------------------------------------------------------
                         required time                        198.397    
                         arrival time                          -5.151    
  -------------------------------------------------------------------
                         slack                                193.246    

Slack (MET) :             193.246ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.981ns  (logic 1.767ns (29.543%)  route 4.214ns (70.457%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  bcd7seg/counter_reg[2]/Q
                         net (fo=2, routed)           1.586     1.212    bcd7seg/counter_reg[2]
    SLICE_X1Y103         LUT3 (Prop_lut3_I0_O)        0.124     1.336 r  bcd7seg/counter2_carry_i_4/O
                         net (fo=1, routed)           0.000     1.336    bcd7seg/counter2_carry_i_4_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.868 r  bcd7seg/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.868    bcd7seg/counter2_carry_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.982 r  bcd7seg/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.982    bcd7seg/counter2_carry__0_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.210 r  bcd7seg/counter2_carry__1/CO[2]
                         net (fo=3, routed)           1.006     3.217    bcd7seg/counter2
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.313     3.530 r  bcd7seg/counter[0]_i_1/O
                         net (fo=32, routed)          1.621     5.151    bcd7seg/counter[0]_i_1_n_0
    SLICE_X0Y103         FDRE                                         r  bcd7seg/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.589   198.568    bcd7seg/clk_out1
    SLICE_X0Y103         FDRE                                         r  bcd7seg/counter_reg[14]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X0Y103         FDRE (Setup_fdre_C_R)       -0.429   198.397    bcd7seg/counter_reg[14]
  -------------------------------------------------------------------
                         required time                        198.397    
                         arrival time                          -5.151    
  -------------------------------------------------------------------
                         slack                                193.246    

Slack (MET) :             193.246ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.981ns  (logic 1.767ns (29.543%)  route 4.214ns (70.457%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  bcd7seg/counter_reg[2]/Q
                         net (fo=2, routed)           1.586     1.212    bcd7seg/counter_reg[2]
    SLICE_X1Y103         LUT3 (Prop_lut3_I0_O)        0.124     1.336 r  bcd7seg/counter2_carry_i_4/O
                         net (fo=1, routed)           0.000     1.336    bcd7seg/counter2_carry_i_4_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.868 r  bcd7seg/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.868    bcd7seg/counter2_carry_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.982 r  bcd7seg/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.982    bcd7seg/counter2_carry__0_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.210 r  bcd7seg/counter2_carry__1/CO[2]
                         net (fo=3, routed)           1.006     3.217    bcd7seg/counter2
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.313     3.530 r  bcd7seg/counter[0]_i_1/O
                         net (fo=32, routed)          1.621     5.151    bcd7seg/counter[0]_i_1_n_0
    SLICE_X0Y103         FDRE                                         r  bcd7seg/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.589   198.568    bcd7seg/clk_out1
    SLICE_X0Y103         FDRE                                         r  bcd7seg/counter_reg[15]/C
                         clock pessimism              0.576   199.144    
                         clock uncertainty           -0.318   198.826    
    SLICE_X0Y103         FDRE (Setup_fdre_C_R)       -0.429   198.397    bcd7seg/counter_reg[15]
  -------------------------------------------------------------------
                         required time                        198.397    
                         arrival time                          -5.151    
  -------------------------------------------------------------------
                         slack                                193.246    

Slack (MET) :             193.457ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.770ns  (logic 1.767ns (30.626%)  route 4.003ns (69.374%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 198.567 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  bcd7seg/counter_reg[2]/Q
                         net (fo=2, routed)           1.586     1.212    bcd7seg/counter_reg[2]
    SLICE_X1Y103         LUT3 (Prop_lut3_I0_O)        0.124     1.336 r  bcd7seg/counter2_carry_i_4/O
                         net (fo=1, routed)           0.000     1.336    bcd7seg/counter2_carry_i_4_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.868 r  bcd7seg/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.868    bcd7seg/counter2_carry_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.982 r  bcd7seg/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.982    bcd7seg/counter2_carry__0_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.210 r  bcd7seg/counter2_carry__1/CO[2]
                         net (fo=3, routed)           1.006     3.217    bcd7seg/counter2
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.313     3.530 r  bcd7seg/counter[0]_i_1/O
                         net (fo=32, routed)          1.410     4.940    bcd7seg/counter[0]_i_1_n_0
    SLICE_X0Y107         FDRE                                         r  bcd7seg/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.588   198.567    bcd7seg/clk_out1
    SLICE_X0Y107         FDRE                                         r  bcd7seg/counter_reg[28]/C
                         clock pessimism              0.576   199.143    
                         clock uncertainty           -0.318   198.825    
    SLICE_X0Y107         FDRE (Setup_fdre_C_R)       -0.429   198.396    bcd7seg/counter_reg[28]
  -------------------------------------------------------------------
                         required time                        198.396    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                193.457    

Slack (MET) :             193.457ns  (required time - arrival time)
  Source:                 bcd7seg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.770ns  (logic 1.767ns (30.626%)  route 4.003ns (69.374%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 198.567 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.710    -0.830    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  bcd7seg/counter_reg[2]/Q
                         net (fo=2, routed)           1.586     1.212    bcd7seg/counter_reg[2]
    SLICE_X1Y103         LUT3 (Prop_lut3_I0_O)        0.124     1.336 r  bcd7seg/counter2_carry_i_4/O
                         net (fo=1, routed)           0.000     1.336    bcd7seg/counter2_carry_i_4_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.868 r  bcd7seg/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     1.868    bcd7seg/counter2_carry_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.982 r  bcd7seg/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.982    bcd7seg/counter2_carry__0_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.210 r  bcd7seg/counter2_carry__1/CO[2]
                         net (fo=3, routed)           1.006     3.217    bcd7seg/counter2
    SLICE_X1Y102         LUT3 (Prop_lut3_I1_O)        0.313     3.530 r  bcd7seg/counter[0]_i_1/O
                         net (fo=32, routed)          1.410     4.940    bcd7seg/counter[0]_i_1_n_0
    SLICE_X0Y107         FDRE                                         r  bcd7seg/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          1.588   198.567    bcd7seg/clk_out1
    SLICE_X0Y107         FDRE                                         r  bcd7seg/counter_reg[29]/C
                         clock pessimism              0.576   199.143    
                         clock uncertainty           -0.318   198.825    
    SLICE_X0Y107         FDRE (Setup_fdre_C_R)       -0.429   198.396    bcd7seg/counter_reg[29]
  -------------------------------------------------------------------
                         required time                        198.396    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                193.457    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.251ns (39.405%)  route 0.386ns (60.595%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.598    -0.566    bcd7seg/clk_out1
    SLICE_X0Y104         FDRE                                         r  bcd7seg/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  bcd7seg/counter_reg[17]/Q
                         net (fo=2, routed)           0.386    -0.039    bcd7seg/counter_reg[17]
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.071 r  bcd7seg/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.071    bcd7seg/counter_reg[16]_i_1_n_6
    SLICE_X0Y104         FDRE                                         r  bcd7seg/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.871    -0.802    bcd7seg/clk_out1
    SLICE_X0Y104         FDRE                                         r  bcd7seg/counter_reg[17]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.318    -0.248    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.105    -0.143    bcd7seg/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.251ns (36.070%)  route 0.445ns (63.930%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.599    -0.565    bcd7seg/clk_out1
    SLICE_X0Y102         FDRE                                         r  bcd7seg/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  bcd7seg/counter_reg[9]/Q
                         net (fo=2, routed)           0.445     0.021    bcd7seg/counter_reg[9]
    SLICE_X0Y102         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.131 r  bcd7seg/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.131    bcd7seg/counter_reg[8]_i_1_n_6
    SLICE_X0Y102         FDRE                                         r  bcd7seg/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.872    -0.801    bcd7seg/clk_out1
    SLICE_X0Y102         FDRE                                         r  bcd7seg/counter_reg[9]/C
                         clock pessimism              0.236    -0.565    
                         clock uncertainty            0.318    -0.247    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.105    -0.142    bcd7seg/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.131    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.251ns (35.970%)  route 0.447ns (64.030%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.598    -0.566    bcd7seg/clk_out1
    SLICE_X0Y103         FDRE                                         r  bcd7seg/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  bcd7seg/counter_reg[13]/Q
                         net (fo=2, routed)           0.447     0.022    bcd7seg/counter_reg[13]
    SLICE_X0Y103         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.132 r  bcd7seg/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.132    bcd7seg/counter_reg[12]_i_1_n_6
    SLICE_X0Y103         FDRE                                         r  bcd7seg/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.871    -0.802    bcd7seg/clk_out1
    SLICE_X0Y103         FDRE                                         r  bcd7seg/counter_reg[13]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.318    -0.248    
    SLICE_X0Y103         FDRE (Hold_fdre_C_D)         0.105    -0.143    bcd7seg/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.252ns (36.062%)  route 0.447ns (63.938%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.598    -0.566    bcd7seg/clk_out1
    SLICE_X0Y106         FDRE                                         r  bcd7seg/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  bcd7seg/counter_reg[26]/Q
                         net (fo=2, routed)           0.447     0.022    bcd7seg/counter_reg[26]
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.133 r  bcd7seg/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.133    bcd7seg/counter_reg[24]_i_1_n_5
    SLICE_X0Y106         FDRE                                         r  bcd7seg/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.871    -0.802    bcd7seg/clk_out1
    SLICE_X0Y106         FDRE                                         r  bcd7seg/counter_reg[26]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.318    -0.248    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.105    -0.143    bcd7seg/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.133    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.252ns (35.963%)  route 0.449ns (64.037%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.598    -0.566    bcd7seg/clk_out1
    SLICE_X0Y105         FDRE                                         r  bcd7seg/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  bcd7seg/counter_reg[22]/Q
                         net (fo=2, routed)           0.449     0.024    bcd7seg/counter_reg[22]
    SLICE_X0Y105         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.135 r  bcd7seg/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.135    bcd7seg/counter_reg[20]_i_1_n_5
    SLICE_X0Y105         FDRE                                         r  bcd7seg/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.871    -0.802    bcd7seg/clk_out1
    SLICE_X0Y105         FDRE                                         r  bcd7seg/counter_reg[22]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.318    -0.248    
    SLICE_X0Y105         FDRE (Hold_fdre_C_D)         0.105    -0.143    bcd7seg/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.705ns  (logic 0.252ns (35.744%)  route 0.453ns (64.256%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.598    -0.566    bcd7seg/clk_out1
    SLICE_X0Y104         FDRE                                         r  bcd7seg/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  bcd7seg/counter_reg[18]/Q
                         net (fo=2, routed)           0.453     0.028    bcd7seg/counter_reg[18]
    SLICE_X0Y104         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.139 r  bcd7seg/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.139    bcd7seg/counter_reg[16]_i_1_n_5
    SLICE_X0Y104         FDRE                                         r  bcd7seg/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.871    -0.802    bcd7seg/clk_out1
    SLICE_X0Y104         FDRE                                         r  bcd7seg/counter_reg[18]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.318    -0.248    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.105    -0.143    bcd7seg/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.251ns (35.313%)  route 0.460ns (64.687%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.599    -0.565    bcd7seg/clk_out1
    SLICE_X0Y101         FDRE                                         r  bcd7seg/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  bcd7seg/counter_reg[5]/Q
                         net (fo=2, routed)           0.460     0.036    bcd7seg/counter_reg[5]
    SLICE_X0Y101         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.146 r  bcd7seg/counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.146    bcd7seg/counter_reg[4]_i_1_n_6
    SLICE_X0Y101         FDRE                                         r  bcd7seg/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.872    -0.801    bcd7seg/clk_out1
    SLICE_X0Y101         FDRE                                         r  bcd7seg/counter_reg[5]/C
                         clock pessimism              0.236    -0.565    
                         clock uncertainty            0.318    -0.247    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105    -0.142    bcd7seg/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.146    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.713ns  (logic 0.251ns (35.213%)  route 0.462ns (64.787%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.599    -0.565    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  bcd7seg/counter_reg[1]/Q
                         net (fo=2, routed)           0.462     0.038    bcd7seg/counter_reg[1]
    SLICE_X0Y100         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.148 r  bcd7seg/counter_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.148    bcd7seg/counter_reg[0]_i_2_n_6
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.872    -0.801    bcd7seg/clk_out1
    SLICE_X0Y100         FDRE                                         r  bcd7seg/counter_reg[1]/C
                         clock pessimism              0.236    -0.565    
                         clock uncertainty            0.318    -0.247    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105    -0.142    bcd7seg/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.252ns (34.867%)  route 0.471ns (65.133%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.597    -0.567    bcd7seg/clk_out1
    SLICE_X0Y107         FDRE                                         r  bcd7seg/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  bcd7seg/counter_reg[30]/Q
                         net (fo=2, routed)           0.471     0.045    bcd7seg/counter_reg[30]
    SLICE_X0Y107         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.156 r  bcd7seg/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.156    bcd7seg/counter_reg[28]_i_1_n_5
    SLICE_X0Y107         FDRE                                         r  bcd7seg/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.870    -0.803    bcd7seg/clk_out1
    SLICE_X0Y107         FDRE                                         r  bcd7seg/counter_reg[30]/C
                         clock pessimism              0.236    -0.567    
                         clock uncertainty            0.318    -0.249    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.105    -0.144    bcd7seg/counter_reg[30]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 bcd7seg/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            bcd7seg/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.285ns (38.945%)  route 0.447ns (61.055%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.598    -0.566    bcd7seg/clk_out1
    SLICE_X0Y106         FDRE                                         r  bcd7seg/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  bcd7seg/counter_reg[26]/Q
                         net (fo=2, routed)           0.447     0.022    bcd7seg/counter_reg[26]
    SLICE_X0Y106         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.166 r  bcd7seg/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.166    bcd7seg/counter_reg[24]_i_1_n_4
    SLICE_X0Y106         FDRE                                         r  bcd7seg/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    reloj/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  reloj/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    reloj/inst/clk_in_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  reloj/inst/clkout1_buf/O
                         net (fo=34, routed)          0.871    -0.802    bcd7seg/clk_out1
    SLICE_X0Y106         FDRE                                         r  bcd7seg/counter_reg[27]/C
                         clock pessimism              0.236    -0.566    
                         clock uncertainty            0.318    -0.248    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.105    -0.143    bcd7seg/counter_reg[27]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                           0.166    
  -------------------------------------------------------------------
                         slack                                  0.309    





