{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port spi -pg 1 -y 420 -defaultsOSRD
preplace port mdio -pg 1 -y 1030 -defaultsOSRD
preplace port DDR3_0 -pg 1 -y 780 -defaultsOSRD
preplace port resetn -pg 1 -y 230 -defaultsOSRD
preplace port mii -pg 1 -y 1010 -defaultsOSRD
preplace port uart -pg 1 -y 600 -defaultsOSRD
preplace port ps2_dat -pg 1 -y 1170 -defaultsOSRD
preplace port clk -pg 1 -y 1010 -defaultsOSRD
preplace port ps2_clk -pg 1 -y 1190 -defaultsOSRD
preplace inst axi_intc_0 -pg 1 -lvl 5 -y 570 -defaultsOSRD
preplace inst mig_7series_0 -pg 1 -lvl 6 -y 830 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 4 -y 950 -defaultsOSRD
preplace inst altera_up_ps2_0 -pg 1 -lvl 6 -y 1190 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 4 -y 820 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 2 -y 170 -defaultsOSRD
preplace inst rst_mig_7series_0_cpu -pg 1 -lvl 1 -y 250 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 6 -y 270 -defaultsOSRD
preplace inst axi_ethernetlite_0 -pg 1 -lvl 6 -y 1030 -defaultsOSRD
preplace inst axi_apb_bridge_0 -pg 1 -lvl 5 -y 790 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 5 -y 120 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 6 -y 610 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 5 -y 960 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 4 -y 430 -defaultsOSRD
preplace inst mycpu_top_0 -pg 1 -lvl 3 -y 130 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 5 -y 300 -defaultsOSRD
preplace inst axi_quad_spi_0 -pg 1 -lvl 6 -y 430 -defaultsOSRD
preplace netloc axi_mem_intercon_M01_AXI 1 4 2 NJ 380 1850
preplace netloc axi_quad_spi_0_SPI_0 1 6 1 NJ
preplace netloc mig_7series_0_mmcm_locked 1 0 7 20 710 NJ 710 NJ 710 NJ 710 1470J 700 NJ 700 2170
preplace netloc axi_ethernetlite_0_MDIO 1 6 1 NJ
preplace netloc clk_wiz_0_locked 1 5 1 1880
preplace netloc altera_up_ps2_0_ps2_dat 1 6 1 NJ
preplace netloc axi_apb_bridge_0_APB_M 1 5 1 1790
preplace netloc mig_7series_0_DDR3 1 6 1 NJ
preplace netloc altera_up_ps2_0_irq 1 3 4 1080 1110 NJ 1110 NJ 1110 2160
preplace netloc mig_7series_0_ui_addn_clk_0 1 0 7 20 110 NJ 110 680 220 1060 160 1480 680 1860 940 2160
preplace netloc axi_uartlite_0_interrupt 1 3 4 1050 700 1450J 690 NJ 690 2170
preplace netloc axi_mem_intercon_M06_AXI 1 4 2 NJ 480 1800
preplace netloc axi_mem_intercon_M03_AXI 1 4 1 1460
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 5 1 1790
preplace netloc axi_mem_intercon_M05_AXI 1 4 2 NJ 460 1790
preplace netloc axi_smc_M00_AXI 1 4 1 1430
preplace netloc ARESETN_1 1 1 3 NJ 270 NJ 270 N
preplace netloc util_vector_logic_0_Res 1 2 1 690J
preplace netloc axi_mem_intercon_M02_AXI 1 4 2 NJ 400 1840
preplace netloc mig_7series_0_ui_clk 1 3 4 1070 730 1420J 880 1830J 720 2160
preplace netloc mycpu_top_0_interface_aximm 1 3 2 1050 60 N
preplace netloc rst_mig_7series_0_100M_peripheral_aresetn 1 1 5 NJ 290 NJ 290 1040 170 1440 870 1870
preplace netloc xlconcat_0_dout 1 4 1 1460
preplace netloc debug_wb_pc 1 3 2 NJ 120 N
preplace netloc resetn_1 1 0 1 NJ
preplace netloc xlconstant_0_dout 1 4 1 NJ
preplace netloc altera_up_ps2_0_ps2_clk 1 6 1 NJ
preplace netloc axi_mem_intercon_M07_AXI 1 4 1 1430
preplace netloc clk_wiz_0_clk_out1 1 5 1 1810
preplace netloc clk_in1_0_1 1 0 5 NJ 1010 NJ 1010 NJ 1010 NJ 1010 1450J
preplace netloc axi_uartlite_0_UART 1 6 1 NJ
preplace netloc axi_ethernetlite_0_ip2intc_irpt 1 3 4 1070 1040 NJ 1040 1900J 950 2160
preplace netloc clk_wiz_0_clk_out2 1 5 1 1890
preplace netloc rst_mig_7series_0_cpu_mb_reset 1 1 1 380
preplace netloc axi_ethernetlite_0_MII 1 6 1 NJ
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 3 4 1080 720 1490J 710 NJ 710 2180
preplace netloc debug_wb_rf_wnum 1 3 2 1040J 150 1490
preplace netloc axi_intc_0_irq 1 2 4 700 690 NJ 690 1420J 670 1790
preplace netloc axi_mem_intercon_M04_AXI 1 4 2 NJ 440 1820
preplace netloc debug_wb_rf_wen 1 3 2 NJ 140 N
levelinfo -pg 1 0 200 530 860 1250 1650 2030 2200 -top 0 -bot 1270
"
}
{
   "da_axi4_cnt":"30",
   "da_board_cnt":"4"
}
