//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-19856038
// Cuda compilation tools, release 7.5, V7.5.17
// Based on LLVM 3.4svn
//

.version 4.3
.target sm_20
.address_size 64

	// .globl	_Z6VecAddPPyPiS_S_S_

.visible .entry _Z6VecAddPPyPiS_S_S_(
	.param .u64 _Z6VecAddPPyPiS_S_S__param_0,
	.param .u64 _Z6VecAddPPyPiS_S_S__param_1,
	.param .u64 _Z6VecAddPPyPiS_S_S__param_2,
	.param .u64 _Z6VecAddPPyPiS_S_S__param_3,
	.param .u64 _Z6VecAddPPyPiS_S_S__param_4
)
{
	.reg .pred 	%p<3>;
	.reg .b32 	%r<14>;
	.reg .b64 	%rd<17>;


	ld.param.u64 	%rd8, [_Z6VecAddPPyPiS_S_S__param_0];
	ld.param.u64 	%rd9, [_Z6VecAddPPyPiS_S_S__param_1];
	ld.param.u64 	%rd7, [_Z6VecAddPPyPiS_S_S__param_2];
	cvta.to.global.u64 	%rd1, %rd8;
	ldu.global.u64 	%rd16, [%rd1];
	// inline asm
	mov.u32 	%r6, %clock;
	// inline asm
	cvta.to.global.u64 	%rd3, %rd9;
	ld.global.u32 	%r2, [%rd3];
	setp.lt.s32	%p1, %r2, 1;
	@%p1 bra 	BB0_3;

	shl.b32 	%r3, %r2, 4;
	mov.u32 	%r13, 0;

BB0_2:
	ld.u64 	%rd16, [%rd16];
	add.s32 	%r13, %r13, 1;
	setp.lt.s32	%p2, %r13, %r3;
	@%p2 bra 	BB0_2;

BB0_3:
	cvta.to.global.u64 	%rd10, %rd7;
	// inline asm
	mov.u32 	%r8, %clock;
	// inline asm
	ld.global.u32 	%r9, [%rd3];
	mul.wide.s32 	%rd11, %r9, 8;
	add.s64 	%rd12, %rd1, %rd11;
	st.global.u64 	[%rd12], %rd16;
	sub.s32 	%r10, %r8, %r6;
	cvt.u64.u32	%rd13, %r10;
	ld.global.u32 	%r11, [%rd3];
	shl.b32 	%r12, %r11, 4;
	cvt.s64.s32	%rd14, %r12;
	div.u64 	%rd15, %rd13, %rd14;
	st.global.u64 	[%rd10], %rd15;
	ret;
}


