// SPDX-License-Identifier: GPL-2.0
/*
 * ADMV4420
 *
 * Copyright 2021 Analog Devices Inc.
 */

#include <linux/bitfield.h>
#include <linux/module.h>
#include <linux/regmap.h>
#include <linux/kernel.h>
#include <linux/firmware.h>
#include <linux/of_device.h>
#include <linux/spi/spi.h>
#include <linux/err.h>
#include <linux/debugfs.h>

#include <linux/of.h>
#include <linux/iio/iio.h>
#include <linux/iio/sysfs.h>

/* ADMV4420 Register Map */
#define ADMV4420_SPI_CONFIG_1			0x00
#define ADMV4420_SPI_CONFIG_2			0x01
#define ADMV4420_CHIPTYPE			0x03
#define ADMV4420_PRODUCT_ID_L			0x04
#define ADMV4420_PRODUCT_ID_H			0x05
#define ADMV4420_SCRATCHPAD			0x0A
#define ADMV4420_SPI_REV			0x0B
#define ADMV4420_ENABLES			0x103
#define ADMV4420_SDO_LEVEL			0x108
#define ADMV4420_INT_L				0x200
#define ADMV4420_INT_H				0x201
#define ADMV4420_FRAC_L				0x202
#define ADMV4420_FRAC_M				0x203
#define ADMV4420_FRAC_H				0x204
#define ADMV4420_MOD_L				0x208
#define ADMV4420_MOD_M				0x209
#define ADMV4420_MOD_H				0x20A
#define ADMV4420_R_DIV_L			0x20C
#define ADMV4420_R_DIV_H			0x20D
#define ADMV4420_REFERENCE			0x20E
#define ADMV4420_VCO_DATA_READBACK1		0x211
#define ADMV4420_VCO_DATA_READBACK2		0x212
#define ADMV4420_PLL_MUX_SEL			0x213
#define ADMV4420_LOCK_DETECT			0x214
#define ADMV4420_BAND_SELECT			0x215
#define ADMV4420_VCO_ALC_TIMEOUT		0x216
#define ADMV4420_VCO_MANUAL			0x217
#define ADMV4420_ALC				0x219
#define ADMV4420_VCO_TIMEOUT1			0x21C
#define ADMV4420_VCO_TIMEOUT2			0x21D
#define ADMV4420_VCO_BAND_DIV			0x21E
#define ADMV4420_VCO_READBACK_SEL		0x21F
#define ADMV4420_AUTOCAL			0x226
#define ADMV4420_CP_STATE			0x22C
#define ADMV4420_CP_BLEED_EN			0x22D
#define ADMV4420_CP_CURRENT			0x22E
#define ADMV4420_CP_BLEED			0x22F

#define ADAR300x_MAX_RAM_STATES 4

#define ADMV4420_REFERENCE_IN_MODE(x)		(x << 1)
#define ADMV4420_REFERENCE_DOUBLER(x)		(x << 2)

#define ENABLE_PLL				BIT(6)
#define ENABLE_LO				BIT(5)
#define ENABLE_VCO				BIT(3)
#define ENABLE_IFAMP				BIT(2)
#define ENABLE_MIXER				BIT(1)
#define ENABLE_LNA				BIT(0)

enum admv4420_mux_sel {
	ADMV4420_LOW,
	ADMV4420_LOCK_DTCT,
	ADMV4420_R_COUNTER_PER_2,
	ADMV4420_N_CONUTER_PER_2,
	ADMV4420_HIGH,
};

enum admv4420_ref_type {
	ADMV4420_XTAL,
	ADMV4420_SINGLE_ENDED,
};

enum admv4420_charge_pump_st {
	ADMV4420_CHARGE_PUMP_HIGHZ,
	ADMV4420_CHARGE_PUMP_FORCE_UP,
	ADMV4420_CHARGE_PUMP_FORCE_DOWN,
	ADMV4420_CHARGE_PUMP_NORMAL_OP,
};

struct admv4420_reference_block {
	u32 freq_hz;
	enum admv4420_ref_type type;
	bool doubler_en;
	bool divede_by_2_en;
	u16 diveder;
	u32 PFD;
};

struct admv4420_n_counter {
	u16 int_val;
	u32 frac_val;
	u32 mod_val;
	u64 n_counter;
};

struct admv4420_charge_pump {
	enum admv4420_charge_pump_st state;
	u8 current_uA;
	bool bleed_en;
	u8 bleed_current_uA;
};

struct admv4420_state {
	struct spi_device		*spi;
	struct regmap			*regmap;
	u64 				vco_freq_hz;
	u64				vco_step_size_hz;
	u64 				lo_freq_hz;
	struct admv4420_reference_block ref_block;
	struct admv4420_n_counter	n_counter;
	struct admv4420_charge_pump	pump;
	u8				beam_index[ADAR300x_MAX_RAM_STATES];
};

static const struct regmap_config admv4420_regmap_config = {
	.reg_bits = 16,
	.val_bits = 8,
	.read_flag_mask = BIT(7),
};

static int admv4420_reg_read(struct admv4420_state *st, u32 reg, u32 *val)
{
	return regmap_read(st->regmap, reg, val);
}

static int admv4420_reg_write(struct admv4420_state *st, u32 reg, u32 val)
{
	return regmap_write(st->regmap, reg, val);
}

static int admv4420_reg_update(struct admv4420_state *st, u32 reg, u32 mask, u32 val)
{
	int ret;
	u32 readval;

	ret = admv4420_reg_read(st, reg, &readval);
	if (ret < 0)
		return ret;

	readval &= ~mask;
	readval |= val;

	return admv4420_reg_write(st, reg, val);
}

static int admv4420_reg_access(struct iio_dev *indio_dev,
			       u32 reg, u32 writeval,
			       u32 *readval)
{
	struct admv4420_state *st = iio_priv(indio_dev);

	if (readval)
		return admv4420_reg_read(st, reg, readval);
	else
		return admv4420_reg_write(st, reg, writeval);
}

static int admv4420_read_raw(struct iio_dev *indio_dev,
			     struct iio_chan_spec const *chan,
			     int *val, int *val2, long m)
{
	// struct admv4420_state *st = iio_priv(indio_dev);
	// int ret, ch;

	switch (m) {
	case IIO_CHAN_INFO_RAW:
		return IIO_VAL_INT;
	case IIO_CHAN_INFO_HARDWAREGAIN:
		return IIO_VAL_INT_PLUS_MICRO_DB;
	case IIO_CHAN_INFO_PHASE:
		return IIO_VAL_INT;
	default:
		return -EINVAL;
	}
};

static int admv4420_write_raw(struct iio_dev *indio_dev,
			      struct iio_chan_spec const *chan,
			      int val, int val2, long mask)
{
	// struct admv4420_state *st = iio_priv(indio_dev);
	// u32 code;
	// int ret;

	switch (mask) {
	case IIO_CHAN_INFO_HARDWAREGAIN:
	case IIO_CHAN_INFO_PHASE:
	default:
		return -EINVAL;
	};
}

static int admv4420_write_raw_get_fmt(struct iio_dev *indio_dev,
				      struct iio_chan_spec const *chan,
				      long mask)
{
	switch (mask) {
	case IIO_CHAN_INFO_HARDWAREGAIN:
		return IIO_VAL_INT_PLUS_MICRO_DB;
	case IIO_CHAN_INFO_PHASE:
		return IIO_VAL_INT_PLUS_MICRO;
	default:
		return -EINVAL;
	}
}

#define ADMV4420_CHANNEL(_num, name)				\
{								\
	.type = IIO_VOLTAGE,					\
	.indexed = 1,						\
	.channel = (_num),					\
	.info_mask_separate = BIT(IIO_CHAN_INFO_HARDWAREGAIN) | \
		BIT(IIO_CHAN_INFO_PHASE),			\
	.extend_name = name,					\
}


static ssize_t admv4420_update_show(struct device *dev,
			      struct device_attribute *attr,
			      char *buf)
{
	struct iio_dev *indio_dev = dev_to_iio_dev(dev);
	struct admv4420_state *st = iio_priv(indio_dev);
	struct iio_dev_attr *this_attr = to_iio_dev_attr(attr);
	int ret, beam;
	u32 readval;

	beam = this_attr->address;
	readval = st->beam_index[beam];

	ret = sprintf(buf, "%d\n", readval);

	return ret;
}

static ssize_t admv4420_update_store(struct device *dev,
			      struct device_attribute *attr,
			      const char *buf, size_t len)
{
	struct iio_dev *indio_dev = dev_to_iio_dev(dev);
	struct iio_dev_attr *this_attr = to_iio_dev_attr(attr);
	struct admv4420_state *st = iio_priv(indio_dev);
	u8 readval;
	int ret = 0, beam;

	beam = this_attr->address;
	ret = kstrtou8(buf, 10, &readval);
	if (readval > (ADAR300x_MAX_RAM_STATES - 1))
		return -EINVAL;

	st->beam_index[beam] = readval;

	return len;
}

static IIO_DEVICE_ATTR(beam0_update, 0644,
		       admv4420_update_show, admv4420_update_store, 0);

static struct attribute *admv4420_attributes[] = {
	&iio_dev_attr_beam0_update.dev_attr.attr,
	NULL,
};

static const struct attribute_group admv4420_attribute_group = {
	.attrs = admv4420_attributes,
};
/* Maybe ditch the entire channel to element mapping and just use the
 * beamstates as a reference attribute. Suggestion may include a new type of
 * raw value similar go hardwaregain, phase -> beamstate */
#define DECLARE_admv4420_CHANNELS(name)				\
static const struct iio_chan_spec name[] = {			\
	ADMV4420_CHANNEL(0, "BEAM0_EL0"),			\
	ADMV4420_CHANNEL(1, "BEAM0_EL1"),			\
	ADMV4420_CHANNEL(2, "BEAM0_EL2"),			\
	ADMV4420_CHANNEL(3, "BEAM0_EL3"),			\
	ADMV4420_CHANNEL(4, "BEAM1_EL0"),			\
	ADMV4420_CHANNEL(5, "BEAM1_EL1"),			\
	ADMV4420_CHANNEL(6, "BEAM1_EL2"),			\
	ADMV4420_CHANNEL(7, "BEAM1_EL3"),			\
	ADMV4420_CHANNEL(8, "BEAM2_EL0"),			\
	ADMV4420_CHANNEL(9, "BEAM2_EL1"),			\
	ADMV4420_CHANNEL(10, "BEAM2_EL2"),			\
	ADMV4420_CHANNEL(11, "BEAM2_EL3"),			\
	ADMV4420_CHANNEL(12, "BEAM3_EL0"),			\
	ADMV4420_CHANNEL(13, "BEAM3_EL1"),			\
	ADMV4420_CHANNEL(14, "BEAM3_EL2"),			\
	ADMV4420_CHANNEL(15, "BEAM3_EL3"),			\
};


DECLARE_admv4420_CHANNELS(admv4420_channels);


static ssize_t admv4420_beam_mode_read(struct iio_dev *indio_dev,
				    uintptr_t private,
				    const struct iio_chan_spec *chan, char *buf)
{
	struct admv4420_state *st = iio_device_get_drvdata(indio_dev);
	u32 readval;
	int ret;

	ret = admv4420_reg_read(st, 0x0a, &readval);
	if (ret <0)
		return ret;

	return sprintf(buf, "%d\n", readval);
}

static ssize_t admv4420_beam_mode_write(struct iio_dev *indio_dev,
				     uintptr_t private,
				     const struct iio_chan_spec *chan,
				     const char *buf, size_t len)
{
	struct admv4420_state *st = iio_priv(indio_dev);
	u8 readin;
	int ret;
	ret = kstrtou8(buf, 10, &readin);
	if (ret)
		return ret;

	ret = admv4420_reg_write(st, 0x0a, readin); 

	return ret ? ret : len;
}

// static struct iio_chan_spec_ext_info admv4420_ext_info[] = {
// 	{
// 	 .name = "mode_ctrl",
// 	 .read = admv4420_beam_mode_read,
// 	 .write = admv4420_beam_mode_write,
// 	 .shared = IIO_SHARED_BY_TYPE,
// 	 },
// 	{
// 	 .name = "mode_ctrl_available",
// 	 .read = admv4420_beam_mode_available,
// 	 .shared = IIO_SHARED_BY_TYPE,
// 	 },
// 	{},
// };

static const struct iio_info admv4420_info = {
	.read_raw = &admv4420_read_raw,
	.write_raw = &admv4420_write_raw,
	.write_raw_get_fmt = &admv4420_write_raw_get_fmt,
	.debugfs_reg_access = &admv4420_reg_access,
	.attrs = &admv4420_attribute_group,
};

static int admv4420_setup(struct iio_dev *indio_dev)
{
	struct admv4420_state *st = iio_priv(indio_dev);
	u32 val = 0;
	int ret;
	pr_err("%s: %d: Enter ADMV4420 probe\n", __func__, __LINE__);
	/* Software reset and activate SDO */
	
	ret = regmap_write(st->regmap, ADMV4420_SCRATCHPAD, 0xAD);
	if (ret < 0)
		return ret;
pr_err("%s: %d: Enter ADMV4420 probe\n", __func__, __LINE__);
	ret = regmap_read(st->regmap, ADMV4420_SCRATCHPAD, &val);
	if (ret < 0)
		return ret;

pr_err("%s: %d: Enter ADMV4420 probe\n", __func__, __LINE__);

	if (val != 0xAD) {
		dev_err(indio_dev->dev.parent, "Failed ADMV4420 to read/write scratchpad %x ", val);
		return -EIO;
	}

	ret = regmap_write(st->regmap, ADMV4420_SCRATCHPAD, 0x5A);
	if (ret < 0)
		return ret;
pr_err("%s: %d: Enter ADMV4420 probe\n", __func__, __LINE__);
	ret = regmap_read(st->regmap, ADMV4420_SCRATCHPAD, &val);
	if (ret < 0)
		return ret;

pr_err("%s: %d: Enter ADMV4420 probe\n", __func__, __LINE__);

	if (val != 0x5A) {
		dev_err(indio_dev->dev.parent, "Failed ADMV4420 to read/write scratchpad %x ", val);
		return -EIO;
	}
	dev_err(indio_dev->dev.parent, "ADMV4420 to read/write scratchpad %x ", val);

	st->ref_block.freq_hz = 50000000;
	st->ref_block.type = ADMV4420_XTAL;
	st->ref_block.doubler_en = false;
	st->ref_block.divede_by_2_en = false;
	st->ref_block.diveder = 1;

	st->n_counter.int_val = 0xA7;
	st->n_counter.frac_val = 0x02;
	st->n_counter.mod_val = 0x04;

	st->pump.state = ADMV4420_CHARGE_PUMP_NORMAL_OP;
	st->pump.current_uA = 3;
	st->pump.bleed_en = 1;
	st->pump.bleed_current_uA = 0x0C;

	ret = regmap_write(st->regmap, ADMV4420_REFERENCE,
			   st->ref_block.divede_by_2_en |
			   ADMV4420_REFERENCE_IN_MODE(st->ref_block.type) |
			   ADMV4420_REFERENCE_DOUBLER(st->ref_block.doubler_en));
	if (ret < 0)
		return ret;

	ret = regmap_write(st->regmap, ADMV4420_INT_L,
			   FIELD_GET(0xFF, st->n_counter.int_val));
	if (ret < 0)
		return ret;

	ret = regmap_write(st->regmap, ADMV4420_INT_H,
			   FIELD_GET(0xFF00, st->n_counter.int_val));
	if (ret < 0)
		return ret;

	ret = regmap_write(st->regmap, ADMV4420_FRAC_L,
			   FIELD_GET(0xFF, st->n_counter.frac_val));
	if (ret < 0)
		return ret;

	ret = regmap_write(st->regmap, ADMV4420_FRAC_M,
			   FIELD_GET(0xFF00, st->n_counter.frac_val));
	if (ret < 0)
		return ret;

	ret = regmap_write(st->regmap, ADMV4420_FRAC_H,
			   FIELD_GET(0xFF0000, st->n_counter.frac_val));
	if (ret < 0)
		return ret;

	ret = regmap_write(st->regmap, ADMV4420_MOD_L,
			   FIELD_GET(0xFF, st->n_counter.mod_val));
	if (ret < 0)
		return ret;

	ret = regmap_write(st->regmap, ADMV4420_MOD_H,
			   FIELD_GET(0x0300, st->n_counter.mod_val));
	if (ret < 0)
		return ret;

	ret = regmap_write(st->regmap, ADMV4420_PLL_MUX_SEL, ADMV4420_LOCK_DTCT);
	if (ret < 0)
		return ret;

	ret = regmap_write(st->regmap, ADMV4420_CP_STATE, st->pump.state);
	if (ret < 0)
		return ret;

	ret = regmap_write(st->regmap, ADMV4420_CP_BLEED_EN, st->pump.bleed_en);
	if (ret < 0)
		return ret;

	ret = regmap_write(st->regmap, ADMV4420_CP_CURRENT, st->pump.current_uA);
	if (ret < 0)
		return ret;

	ret = regmap_write(st->regmap, ADMV4420_CP_BLEED, st->pump.bleed_current_uA);
	if (ret < 0)
		return ret;

	ret = regmap_write(st->regmap, ADMV4420_ENABLES, ENABLE_PLL | ENABLE_LO | ENABLE_VCO |
			   ENABLE_IFAMP | ENABLE_MIXER | ENABLE_LNA);
	if (ret < 0)
		return ret;
	
	
	return 0;
}

static int admv4420_probe(struct spi_device *spi)
{

	struct iio_dev *indio_dev;
	struct admv4420_state *st;
	struct regmap *regmap;
	int ret;
pr_err("%s: %d: Enter ADMV4420 probe\n", __func__, __LINE__);
	indio_dev = devm_iio_device_alloc(&spi->dev, sizeof(*st));
	if (!indio_dev)
		return -ENOMEM;
pr_err("%s: %d: Enter ADMV4420 probe\n", __func__, __LINE__);	
	regmap = devm_regmap_init_spi(spi, &admv4420_regmap_config);
	if (IS_ERR(regmap)) {
		dev_err(&spi->dev, "Error  ADMV4420 initializing spi regmap: %ld\n",
			PTR_ERR(regmap));
		return PTR_ERR(regmap);
	}
	
	st = iio_priv(indio_dev);
	st->spi = spi;
	st->regmap = regmap;
	
pr_err("%s: %d: Enter ADMV4420 probe\n", __func__, __LINE__);
	indio_dev->dev.parent = &spi->dev;
	indio_dev->name = "admv4420";
	indio_dev->info = &admv4420_info;
pr_err("%s: %d: Enter ADMV4420 probe\n", __func__, __LINE__);
	ret = admv4420_setup(indio_dev);

	if (ret < 0) {
		dev_err(&spi->dev, "Setup ADMV4420 failed (%d)\n", ret);
		return ret;
	}
	pr_err("%s: %d: Enter ADMV4420 probe\n", __func__, __LINE__);
	return devm_iio_device_register(&spi->dev, indio_dev);
}

static const struct of_device_id admv4420_of_match[] = {
	{ .compatible = "adi,admv4420" },
	{ },
};
MODULE_DEVICE_TABLE(of, admv4420_of_match);

static struct spi_driver admv4420_driver = {
	.driver = {
		.name	= "admv4420",
		.of_match_table = admv4420_of_match,
	},
	.probe		= admv4420_probe,
};
module_spi_driver(admv4420_driver);

MODULE_AUTHOR("Cristian Pop <cristian.pop@analog.com>");
MODULE_DESCRIPTION("Analog Devices ADMV44200 K Band Downconverter");
MODULE_LICENSE("GPL v2");
