add wave -position insertpoint sim:/cpu_main/*

add wave -position end sim:/cpu_main/Decode/Opcoderegister/*
add wave -position end sim:/cpu_main/WriteBack/*

add wave -position end sim:/cpu_main/Decode/xDOC/*
add wave -position end sim:/cpu_main/Clk
add wave -position end sim:/cpu_main/Rst
add wave -position end sim:/cpu_main/INT
add wave -position end sim:/cpu_main/Fetch/IR
add wave -position end sim:/cpu_main/Fetch/PC
add wave -position end sim:/cpu_main/Hazard_Detection/Stall
add wave -position end sim:/cpu_main/Decode/MemOutput
add wave -position end sim:/cpu_main/Decode/Rdstout
add wave -position end sim:/cpu_main/Decode/wr_en
add wave -position end sim:/cpu_main/Decode/Rsrc1Final
add wave -position end sim:/cpu_main/Decode/Rsrc2Final
add wave -position end sim:/cpu_main/Decode/xregisterfile/R7/Reg/d
add wave -position end sim:/cpu_main/Decode/xregisterfile/R0/Reg/enable
add wave -position end sim:/cpu_main/Decode/xregisterfile/R0/Reg/q
add wave -position end sim:/cpu_main/Decode/xregisterfile/R1/Reg/enable
add wave -position end sim:/cpu_main/Decode/xregisterfile/R1/Reg/q
add wave -position end sim:/cpu_main/Decode/xregisterfile/R2/Reg/enable
add wave -position end sim:/cpu_main/Decode/xregisterfile/R2/Reg/q
add wave -position end sim:/cpu_main/Decode/xregisterfile/R3/Reg/enable
add wave -position end sim:/cpu_main/Decode/xregisterfile/R3/Reg/q
add wave -position end sim:/cpu_main/Decode/xregisterfile/R4/Reg/enable
add wave -position end sim:/cpu_main/Decode/xregisterfile/R4/Reg/q
add wave -position end sim:/cpu_main/Decode/xregisterfile/R5/Reg/enable
add wave -position end sim:/cpu_main/Decode/xregisterfile/R5/Reg/q
add wave -position end sim:/cpu_main/Decode/xregisterfile/R6/Reg/enable
add wave -position end sim:/cpu_main/Decode/xregisterfile/R6/Reg/q
add wave -position end sim:/cpu_main/Decode/xregisterfile/R7/Reg/enable
add wave -position end sim:/cpu_main/Decode/xregisterfile/R7/Reg/q
add wave -position end sim:/cpu_main/Execute0/FlagRegOut
add wave -position end sim:/cpu_main/Execute0/ALUOutput
add wave -position end sim:/cpu_main/memory_mainComp/memout
add wave -position end sim:/cpu_main/memory_mainComp/flags_output
add wave -position end sim:/cpu_main/memory_mainComp/opCodeFlagOut
add wave -position end sim:/cpu_main/memory_mainComp/ram_out
add wave -position end sim:/cpu_main/memory_mainComp/sp_out
add wave -position end sim:/cpu_main/memory_mainComp/addrsel
add wave -position end sim:/cpu_main/memory_mainComp/target_addrs
add wave -position end sim:/cpu_main/WriteBack/Regout
add wave -position end sim:/cpu_main/WriteBack/writeEn
add wave -position end sim:/cpu_main/INport
add wave -position end sim:/cpu_main/Outport

force -freeze sim:/cpu_main/Fetch/outRam 1000100000000000 0
force -freeze sim:/cpu_main/Fetch/INT 0 0


force -freeze sim:/cpu_main/Clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/cpu_main/Rst 0 0
force -freeze sim:/cpu_main/Fetch/selt1 000 0
force -freeze sim:/cpu_main/Fetch/selt2 000 0
force -freeze sim:/cpu_main/Decode/xregisterfile/rst 1 0


run 100ps
force -freeze sim:/cpu_main/Decode/xregisterfile/rst 0 0
force -freeze sim:/cpu_main/Stall 0 0
noforce sim:/cpu_main/Fetch/selt1
noforce sim:/cpu_main/Fetch/selt2
noforce sim:/cpu_main/Fetch/outRam 

run 100ps
force -freeze sim:/cpu_main/INport 00000000000000000000000000000101 0

run 100ps
force -freeze sim:/cpu_main/INport 10011000000000000000000000000000 0

run 100ps
force -freeze sim:/cpu_main/INport 11111111111111111111111111111101 0

run 100ps
force -freeze sim:/cpu_main/INport 11111111111111110000010011001111 0

run 100ps