<<<<<<< HEAD
Reading netlist file: "C:\users\pablo-g\Documents\git-projects\Tectuinno-micro\Tectuinno_v5\RISCV_harris_9k\impl\gwsynthesis\RISCV_harris_9k.vg"
Parsing netlist file "C:\users\pablo-g\Documents\git-projects\Tectuinno-micro\Tectuinno_v5\RISCV_harris_9k\impl\gwsynthesis\RISCV_harris_9k.vg" completed
Processing netlist completed
Reading constraint file: "C:\users\pablo-g\Documents\git-projects\Tectuinno-micro\Tectuinno_v5\RISCV_harris_9k\src\RISC_V_harris.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
WARN  (TA1132) :  'clk' was determined to be a clock but was not created.
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
[90%] Routing Phase 3 completed
Running timing analysis......
[95%] Timing analysis completed
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Running power analysis......
[100%] Power analysis completed
Generate file "C:\users\pablo-g\Documents\git-projects\Tectuinno-micro\Tectuinno_v5\RISCV_harris_9k\impl\pnr\RISCV_harris_9k.power.html" completed
Generate file "C:\users\pablo-g\Documents\git-projects\Tectuinno-micro\Tectuinno_v5\RISCV_harris_9k\impl\pnr\RISCV_harris_9k.pin.html" completed
Generate file "C:\users\pablo-g\Documents\git-projects\Tectuinno-micro\Tectuinno_v5\RISCV_harris_9k\impl\pnr\RISCV_harris_9k.rpt.html" completed
Generate file "C:\users\pablo-g\Documents\git-projects\Tectuinno-micro\Tectuinno_v5\RISCV_harris_9k\impl\pnr\RISCV_harris_9k.rpt.txt" completed
Generate file "C:\users\pablo-g\Documents\git-projects\Tectuinno-micro\Tectuinno_v5\RISCV_harris_9k\impl\pnr\RISCV_harris_9k.tr.html" completed
Thu Dec 11 15:31:30 2025

=======
Reading netlist file: "C:\Users\lenol\Downloads\RISCV_harris_9k\impl\gwsynthesis\RISCV_harris_9k.vg"
Parsing netlist file "C:\Users\lenol\Downloads\RISCV_harris_9k\impl\gwsynthesis\RISCV_harris_9k.vg" completed
Processing netlist completed
Reading constraint file: "C:\Users\lenol\Downloads\RISCV_harris_9k\src\RISC_V_harris.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
[90%] Routing Phase 3 completed
Running timing analysis......
[95%] Timing analysis completed
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Running power analysis......
[100%] Power analysis completed
Generate file "C:\Users\lenol\Downloads\RISCV_harris_9k\impl\pnr\RISCV_harris_9k.power.html" completed
Generate file "C:\Users\lenol\Downloads\RISCV_harris_9k\impl\pnr\RISCV_harris_9k.pin.html" completed
Generate file "C:\Users\lenol\Downloads\RISCV_harris_9k\impl\pnr\RISCV_harris_9k.rpt.html" completed
Generate file "C:\Users\lenol\Downloads\RISCV_harris_9k\impl\pnr\RISCV_harris_9k.rpt.txt" completed
Generate file "C:\Users\lenol\Downloads\RISCV_harris_9k\impl\pnr\RISCV_harris_9k.tr.html" completed
Fri Feb  6 09:42:48 2026

>>>>>>> 23057c6 (V6 del Microprocesador de Ãšnico Ciclo)
