<!DOCTYPE html>
<html lang="en">
<head>
<meta charset="UTF-8">
<title>Game Boy Memory Access Patterns</title>
<link rel="icon" href="/gameboy.svg">
<meta name="viewport" content="width=device-width, initial-scale=1">
<meta name="description" content="Memory patterns measured on external cartridge and video busses of Game Boy DMG-CPU B.">
<style>
 img {
  max-width: 100%;
  display:   inline;
 }
 table.default {
  border-top:    1px solid #b2b2b2;
  border-left:   1px solid #b2b2b2;
  border-bottom: 1px solid #4c4c4c;
  border-right:  1px solid #4c4c4c;
 }
 table.default tr th {
   border-top:    1px solid #4c4c4c;
   border-left:   1px solid #4c4c4c;
   border-bottom: 1px solid #b2b2b2;
   border-right:  1px solid #b2b2b2;
 }
 table.default tr td {
   border-top:    1px solid #4c4c4c;
   border-left:   1px solid #4c4c4c;
   border-bottom: 1px solid #b2b2b2;
   border-right:  1px solid #b2b2b2;
 }
 table.center tr td {
   text-align: center;
 }
</style>
</head>
<body>
<nav><p><a href="http://iceboy.a-singer.de/">Home</a></p>
<hr></nav>
<main><h1>Game Boy Memory Access Patterns</h1>
<h2>Setup</h2>
<p>All measurements were done on a DMG-CPU B.</p>
<p>For the first few pictures a Hantek 6022BL oscilloscope/logic analyzer was used. (In digital mode,
basically a Chineese Saleae ripoff.) The sample rate is 24M/s. Needless to say, this cheap device doesn't
have decent Schmitt triggers on the logic inputs. When the probed voltage is in the range of 1.3V and 1.7V,
the displayed level randomly flickers between high and low. This effect is visible during power up of the
Game Boy, when the signals are slowly rising.</p>
<p>Later I got another (much cheaper) logic analyzer from China that claims to be a Saleae, but it isn't.
Although it only costs about a third of the Hantek, it is actually able to utilize all 16 inputs! All
recordings with 16M/s, 25M/s and 32M/s are done with this new one; the 24M/s ones are done with the Hantek.
The level also flickers between high and low when the probed voltage is in the range of 1.3V and 1.5V. This
logic analyzer returns some old buffers when it starts sampling. The beginning of the captured data needs to
be ignored.</p>
<p>An EverDrive cartridge was used for running the test code. This means the state and timing of the data
lines when reading from the cartridge may not be representative for an original cartridge. Also, when this
cartridge is plugged in during power up of the Game Boy, the ramp up time of the reset line drops from ~50ms
to ~40ms. Maybe there is a pull up resistor in the cartridge causing this.</p>
<h2>Power On event</h2>
<p>After flipping the power switch to the <i>on</i> position, the clock, #write and #cs signals, address
and data lines are ramping up. The #read signal stays low. The #reset line is delayed by about 10ms and
takes about 50ms to reach its peak.</p>
<p><img src="img/power_on.png" alt=""><br>
<i><u>Picture 1</u> (24M/s)<br>
1: After power on, signals are ramping up<br>
2: Boot ROM zero-initializes VRAM<br>
3: Boot ROM configures peripherals and loads/expands Nintendo logo from cartridge to VRAM<br>
4: Boot ROM continues w/o accessing cartridge (scrolling logo down)<br>
5: Approximated reset ramp (I don't have a relation between this logic diagram and the oscilloscope screen
below, so take this with a grain of salt)</i></p>
<p><img src="img/reset_rise.png" alt=""><br>
<i><u>Picture 2</u><br>
Rising #reset line</i></p>
<h2>Boot ROM external bus access</h2>
<p>The boot ROM runs for exactly 57358 clock cycles before any of the lines (except clock) is changing. For now,
I assume a clock cycle starts and ends with a rising edge, although this is probably wrong. The very first cycle
is an exception, because the #clock line is already high when the cycle starts, there is no rising edge. That is
why the measurement in <i>Picture 1</i> displays only 57357 full cycles. This is the code that gets executed
during this time:</p>
<pre>
   0:   31 fe ff        ld sp,0xfffe   ; 3 cycles
   3:   af              xor a          ; 1
   4:   21 ff 9f        ld hl,0x9fff   ; 3                           _
   7:   32              ld (hld),a     ; 2                            \
   8:   cb 7c           bit 7,h        ; 2                             \--&gt; loop: 57343 cycles
   a:   20 fb           jr nz,0x0007   ; 3 when jumping; 2 otherwise __/
   c:   21 26 ff        ld hl,0xff26   ; 3
   f:   0e 11           ld c,0x11      ; 2
  11:   3e 80           ld a,0x80      ; 2 cycles  &lt;-- ends at cycle #57357
  13:   32              ld (hld),a     ; 2         &lt;-- ends at cycle #57359, address lines reflect 0xff26
  14:   e2              ld (c),a
  15:   0c              inc c
  16:   3e f3           ld a,0xf3
  18:   e2              ld (c),a
  19:   32              ld (hld),a
  1a:   3e 77           ld a,0x77
  1c:   77              ld (hl),a
  1d:   3e fc           ld a,0xfc
  1f:   e0 47           ld (0x47),a
</pre>
<p>The VRAM access during the loop at 0x7-0xA is not visible on the external memory bus. The first thing that
can be seen on the externel bus is the operation at 0x13, which writes 0x80 into the APU register 0xff26. The
instruction fetch happens at cycle #57358, the write operation at #57359. During this operation, the address
lines reflect the actual address (0xff26). The #read signal may glitch sometimes for a few nanoseconds. In the
picture below, these glitches measure 41.67ns. When I use a sample rate of 100M/s, they go down to 20ns and
sometimes even 10ns. The data lines stay unchanged and #write stays high (deasserted). All reads and writes to
registers and HRAM (0xff??) seem to behave this way.</p>
<p><img src="img/boot_rom_wr_ff26.png" alt=""><br>
<i><u>Picture 3</u> (24M/s)<br>
Boot ROM instructions at address 0x13 and 0x14</i></p>
<p><img src="img/boot_rom-rw_overview.png" alt=""><br>
<i><u>Picture 4</u> (24M/s)<br>
1: Boot ROM execution w/o accessing cartridge ROM<br>
2: Boot ROM comparing Nintendo logo (executing at addresses 0xe0...0xf0)<br>
3: Boot ROM checking header sum (executing 0xf1...0xfb)<br>
4: Executing code in cartridge ROM (startup code of <a href="../test_roms/rom-rw.gb">rom-rw.gb</a>: <a href="../test_roms/common.s">common.s</a>)<br>
5: Executing code in HRAM (main loop of <a href="../test_roms/rom-rw.gb">rom-rw.gb</a>: <a href="../test_roms/rom-rw.s">rom-rw.s</a>)</i></p>
<h2>Memory Overview</h2>
<p>The patterns that are visible on the two external busses of the chip are depending on which components are accessed
by the CPU, PPU and DMA. The following table shows the memory map as seen by the CPU. Although in reality this is much
more spaghetti-ish, I tried to divide the various components into four busses. This grouping is only for describing which
signal patterns can be seen when a component from any of those groups is accessed. The
<span style="background-color:#e0ffe0;">Boot ROM</span> got its own group even though it should logically fit into the
<span style="background-color:#ffffe0;">Internal Bus</span> group, because for some reason it deviates from the patterns
seen in that group.</p>
<table class="default center">
<tr>
<th><i>mapping</i></th>
<th style="background-color:#ffe0e0;">External Bus</th>
<th style="background-color:#ffffe0;">Internal Bus</th>
<th style="background-color:#e0e0ff;">External Video Bus</th>
<th style="background-color:#e0ffff;">Internal Video Bus</th>
<th style="background-color:#e0ffe0;">Boot ROM</th>
</tr><tr>
<th>Boot ROM<br>0x0000-0x00FF</th>
<td>&nbsp;</td>
<td>&nbsp;</td>
<td>&nbsp;</td>
<td>&nbsp;</td>
<td>X <i>(*)</i></td>
</tr><tr>
<th>Cartridge ROM<br>0x0000-0x7FFF</th>
<td>X</td>
<td>&nbsp;</td>
<td>&nbsp;</td>
<td>&nbsp;</td>
<td>&nbsp;</td>
</tr><tr>
<th>Video RAM<br>0x8000-0x9FFF</th>
<td>&nbsp;</td>
<td>&nbsp;</td>
<td>X</td>
<td>&nbsp;</td>
<td>&nbsp;</td>
</tr><tr>
<th>Cartridge RAM<br>0xA000-0xBFFF</th>
<td>X</td>
<td>&nbsp;</td>
<td>&nbsp;</td>
<td>&nbsp;</td>
<td>&nbsp;</td>
</tr><tr>
<th>Work RAM<br>0xC000-0xDFFF</th>
<td>X</td>
<td>&nbsp;</td>
<td>&nbsp;</td>
<td>&nbsp;</td>
<td>&nbsp;</td>
</tr><tr>
<th><i>unused area</i><br>0xE000-0xFDFF</th>
<td>X <i>(**)</i></td>
<td>&nbsp;</td>
<td>&nbsp;</td>
<td>&nbsp;</td>
<td>&nbsp;</td>
</tr><tr>
<th>OAM RAM<br>0xFE00-0xFE9F</th>
<td>&nbsp;</td>
<td>&nbsp;</td>
<td>&nbsp;</td>
<td>X</td>
<td>&nbsp;</td>
</tr><tr>
<th><i>unused area</i><br>0xFEA0-0xFEFF</th>
<td>&nbsp;</td>
<td>X</td>
<td>&nbsp;</td>
<td>&nbsp;</td>
<td>&nbsp;</td>
</tr><tr>
<th>Registers<br>0xFF00-0xFF7F</th>
<td>&nbsp;</td>
<td>X</td>
<td>&nbsp;</td>
<td>&nbsp;</td>
<td>&nbsp;</td>
</tr><tr>
<th>Work &amp; Stack RAM<br>0xFF80-0xFFFE</th>
<td>&nbsp;</td>
<td>X</td>
<td>&nbsp;</td>
<td>&nbsp;</td>
<td>&nbsp;</td>
</tr><tr>
<th>IE Register<br>0xFFFF</th>
<td>&nbsp;</td>
<td>X</td>
<td>&nbsp;</td>
<td>&nbsp;</td>
<td>&nbsp;</td>
</tr>
</table>
<p><i><u>Table 1</u><br>
(*): 0x0000-0x00FF is only mapped to the boot ROM during boot;
gets cut off when boot ROM code writes 0x01 to register 0xFF50<br>
(**): 0xE000-0xFDFF is often called the WRAM echo or shadow area; actually the cartridge
RAM may also respond here, which could lead to short circuits during read operations</i></p>
<p>On the <span style="background-color:#ffe0e0;">External Bus</span>, A15 serves as a low active ROM chip select.
It will only switch to low when the cartridge ROM gets accessed. It will immediatly switch back to high at the end
of the read/write operation. The address lines A0-A7 keep their state until another bus access is causing them to
change. A8-A14 get reset to zero at the end of each <span style="background-color:#ffe0e0;">External Bus</span>
access. (<i>TODO: Check if this is also true if the DMA is accessing the bus.</i>) The #cs signal serves as a chip
select for both RAMs on the <span style="background-color:#ffe0e0;">External Bus</span> (WRAM and cartridge RAM).
It behaves the same way as A15 does for the cartridge ROM. The WRAM uses A14 as a secondary, high active chip select.
The cartridge RAM uses A13 as a secondary, high active chip select. Still, A13 and A14 act like normal address lines,
not like the primary chip selects (#cs and A15). When accesing the address range 0xE000-0xFDFF, both A13 and A14 are
high and therefore both RAMs are active.</p>
<p>When #read is low, D0-D7 are always configured as inputs (driven by the cartridge or WRAM or pulled up by
a pull-up resistor). When #read is high, D0-D7 are always configured as outputs (driven by the Game Boy). This is
true even when there is no #write and/or chip select signal pulled low yet.</p>
<table class="default center" style="background-color:#ffe0e0;">
<tr>
<th><i>&amp;&amp;</i></th>
<th>!(#cs) &amp;&amp; (A15)</th>
<th>(#cs) &amp;&amp; (A15)</th>
<th>(#cs) &amp;&amp; !(A15)</th>
</tr><tr>
<th>!(#read)</th>
<td>input &rarr;<br>&nbsp;</td>
<td>&larr; input <i>(*)</i> &rarr;<br>&darr;</td>
<td>&larr; input<br>&nbsp;</td>
</tr><tr>
<th>(#read)</th>
<td>&nbsp;<br>output &nearr;</td>
<td>&uarr;<br>&larr; output &rarr;</td>
<td>&nbsp;<br>&nwarr; output</td>
</tr>
</table>
<p><i><u>Table 2</u><br>
Arrows: Indicate legal state changes<br>
(*): The "default" state, when cartridge and WRAM are not accessed</i></p>
<p>There are two peripherals that also gain access to some of the busses: The PPU and the DMA. The PPU has
the highest priority, the CPU has the lowest.</p>
<table class="default center">
<tr>
<th><i>has access to bus<br>(ordered by priority)</i></th>
<th style="background-color:#e0ffe0;">Boot ROM</th>
<th style="background-color:#ffe0e0;">External Bus</th>
<th style="background-color:#ffffe0;">Internal Bus</th>
<th style="background-color:#e0e0ff;">External Video Bus</th>
<th style="background-color:#e0ffff;">Internal Video Bus</th>
</tr><tr>
<th>PPU</th>
<td>&nbsp;</td>
<td>&nbsp;</td>
<td>&nbsp;</td>
<td>X (ro)</td>
<td>X (ro)</td>
</tr><tr>
<th>DMA</th>
<td><i>(*)</i></td>
<td>X (ro)</td>
<td><i>(*)</i></td>
<td>X (ro)</td>
<td>X (wo)</td>
</tr><tr>
<th>CPU</th>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
<td>X</td>
</tr>
</table>
<p><i><u>Table 3</u><br>
(*): When DMA is given source address 0xFEXX or 0xFFXX, it reads from external bus. When DMA is given source address
0x00XX, it always reads from external bus, it doesn't matter if boot ROM is still visible or not.</i></p>
<h2>Signals visible on <span style="background-color:#ffe0e0;">External Bus</span> during memory cycle issued by CPU</h2>
<table class="default" style="background-color:#ffe0e0;">
<tr>
<th colspan="3"><i>signals visible on<br>external bus during<br>CPU mem access</i></th>
<th>#write</th>
<th>#read</th>
<th>#cs</th>
<th>A15</th>
<th>A8-A14</th>
<th>A0-A7</th>
<th>D0-D7 direction</th>
<th>D0-D7 output buffer</th>
</tr><tr>
<th style="background-color:#e0ffe0;" colspan="3">Boot ROM R/W</th>
<td>high</td>
<td>low</td>
<td>high</td>
<td>high</td>
<td>no change</td>
<td>no change</td>
<td>input</td>
<td>n/a</td>
</tr><tr>
<th style="background-color:#ffe0e0;" rowspan="4">External Bus</th>
<th style="background-color:#ffe0e0;" rowspan="2">ROM</th>
<th style="background-color:#ffe0e0;">R</th>
<td>high</td>
<td>low</td>
<td>high</td>
<td>low</td>
<td rowspan="4">change;<br>go low at end of cycle</td>
<td rowspan="4">change</td>
<td>input</td>
<td>n/a</td>
</tr><tr>
<th style="background-color:#ffe0e0;">W</th>
<td>low</td>
<td>high</td>
<td>high</td>
<td>low</td>
<td>output</td>
<td>first 0xFF<i>(*)</i>, then actual data</td>
</tr><tr>
<th style="background-color:#ffe0e0;" rowspan="2">RAM</th>
<th style="background-color:#ffe0e0;">R</th>
<td>high</td>
<td>low</td>
<td>low</td>
<td>high</td>
<td>input</td>
<td>n/a</td>
</tr><tr>
<th style="background-color:#ffe0e0;">W</th>
<td>low</td>
<td>high</td>
<td>low</td>
<td>high</td>
<td>output</td>
<td>first 0xFF<i>(*)</i>, then actual data</td>
</tr><tr>
<th style="background-color:#ffffe0;" colspan="2" rowspan="2">Internal Bus</th>
<th style="background-color:#ffffe0;">R</th>
<td rowspan="2">high</td>
<td>low</td>
<td rowspan="2">high</td>
<td rowspan="2">high</td>
<td rowspan="2"><b>change</b>;<br>but <b>don't</b> go low at end of cycle</td>
<td rowspan="2"><b>change</b></td>
<td>input</td>
<td>n/a</td>
</tr><tr>
<th style="background-color:#ffffe0;">W</th>
<td>low (glitchy)</td>
<td>input (glitchy)</td>
<td>0xFF<i>(*)</i> if direction glitches</td>
</tr><tr>
<th style="background-color:#e0e0ff;" colspan="3">External Video Bus R/W</th>
<td>high</td>
<td>low</td>
<td>high</td>
<td>high</td>
<td>no change</td>
<td>no change</td>
<td>input</td>
<td>n/a</td>
</tr><tr>
<th style="background-color:#e0ffff;" colspan="2" rowspan="2">Internal Video Bus</th>
<th style="background-color:#e0ffff;">R</th>
<td rowspan="2">high</td>
<td>low</td>
<td rowspan="2">high</td>
<td rowspan="2">high</td>
<td rowspan="2"><b>change</b>;<br>but <b>don't</b> go low at end of cycle</td>
<td rowspan="2"><b>change</b></td>
<td>input</td>
<td>n/a</td>
</tr><tr>
<th style="background-color:#e0ffff;">W</th>
<td>low (glitchy)</td>
<td>input (glitchy)</td>
<td>0xFF<i>(*)</i> if direction glitches</td>
</tr>
</table>
<p><i><u>Table 4</u><br>
Signals visible on external bus when CPU accesses any of the five groups (while DMA is not accessing WRAM or cartridge)<br>
(*): The two stack pushes during the CALL and RST instructions are an exception. They output their respective part of
the program counter the whole time while #read is high, they don't start with driving 0xFF. TODO: Check if this also
applies to the pushing on interrupt entry.</i></p>
<h2>Sequence of events on <span style="background-color:#ffe0e0;">External Bus</span> during memory cycle issued by CPU</h2>
<p><img src="img/ext_mem_cycle.png" alt=""><br>
<i><u>Picture 5</u><br>
Shows the eight clock edges within a memory cycle and assigns labels to them, which are referenced in the sequence below</i></p>
<ol>
<li><b style="background-color:#ff8080;">T1F:</b>
<ul>
<li>Only when CPU accesses <span style="background-color:#ffe0e0;">External Bus</span>,
<span style="background-color:#ffffe0;">Internal Bus</span> or
<span style="background-color:#e0ffff;">Internal Video Bus</span>: <b>A0-A14 change to new address</b><br>
<i>TODO: When stack pointer points to video RAM, there are some changes on address lines during the stack pushing
of the CALL instructions. Figure out what these are.</i></li>
<li>Only when CPU writes to <span style="background-color:#ffe0e0;">External Bus</span>:
<b>#read goes high</b></li>
<li>Only when CPU writes to <span style="background-color:#ffe0e0;">External Bus</span>:
<b>D0-D7 get actively driven high (before that, they were held high by pull-up resistors)</b><br>
(There is an exception to this during stack pushing of the CALL and RST instructions: The respective part of the program
counter is actively driven on D0-D7 instead of them being driven high)</li>
<li>Only when CPU writes to <span style="background-color:#ffffe0;">Internal Bus</span> or
<span style="background-color:#e0ffff;">Internal Video Bus</span>: <b>#read may glitch for less than 15 ns
(static-0 hazard)</b></li>
<li>Only when CPU writes to <span style="background-color:#ffffe0;">Internal Bus</span> or
<span style="background-color:#e0ffff;">Internal Video Bus</span>: <b>D0-D7 may glitch for less than 15 ns
(getting actively driven high instead of only being weakly pulled high by resistors)</b><br>
(There is an exception to this during stack pushing of the CALL and RST instructions: The respective part of the program
counter is actively driven on D0-D7 shortly when they are glitching instead of them being driven high)</li>
</ul></li>
<li><b style="background-color:#ff8080;">T1R:</b>
<ul>
<li>Only when CPU accesses <span style="background-color:#ffe0e0;">External Bus</span>:
<b>#cs or A15 goes low</b></li>
</ul></li>
<li><b style="background-color:#80ff80;">T2F:</b><ul><li><i>no changes</i></li></ul></li>
<li><b style="background-color:#80ff80;">T2R:</b>
<ul>
<li>Only when CPU writes to <span style="background-color:#ffe0e0;">External Bus</span>:
<b>#write goes low</b></li>
<li>Only when CPU writes to <span style="background-color:#ffe0e0;">External Bus</span>:
<b>D0-D7 get driven with the actual data</b></li>
</ul></li>
<li><b style="background-color:#8080ff;">T3F:</b><ul><li><i>no changes</i></li></ul></li>
<li><b style="background-color:#8080ff;">T3R:</b><ul><li><i>no changes</i>, but <b>D0-D7 get sampled during read</b></li></ul></li>
<li><b style="background-color:#ffff80;">T4F:</b>
<ul>
<li>Only when CPU writes to <span style="background-color:#ffe0e0;">External Bus</span>:
<b>#write goes high</b></li>
</ul></li>
<li><b style="background-color:#ffff80;">T4R:</b>
<ul>
<li>Only when CPU writes to <span style="background-color:#ffe0e0;">External Bus</span>:
<b>#read goes low</b></li>
<li>Only when CPU accesses <span style="background-color:#ffe0e0;">External Bus</span>:
<b>#cs or A15 goes high</b></li>
<li>Only when CPU accesses <span style="background-color:#ffe0e0;">External Bus</span>:
<b>A8-A14 go low</b></li>
<li>Only when CPU writes to <span style="background-color:#ffe0e0;">External Bus</span>:
<b>D0-D7 stop being driven (pull-up resistors take over)</b></li>
</ul></li>
</ol>
<h2>Signals visible on <span style="background-color:#ffe0e0;">External Bus</span> during memory cycle issued by DMA</h2>
<table class="default" style="background-color:#ffe0e0;">
<tr>
<th colspan="2"><i>signals visible on<br>external bus during<br>DMA mem access</i></th>
<th>#write</th>
<th>#read</th>
<th>#cs</th>
<th>A15</th>
<th>A0-A14</th>
<th>D0-D7 direction</th>
</tr><tr>
<th style="background-color:#ffe0e0;" rowspan="2">External Bus</th>
<th style="background-color:#ffe0e0;">ROM</th>
<td rowspan="2">high</td>
<td rowspan="2">low</td>
<td>high</td>
<td>low</td>
<td rowspan="2">change</td>
<td rowspan="2">input</td>
</tr><tr>
<th style="background-color:#ffe0e0;">RAM</th>
<td>low</td>
<td>high</td>
</tr><tr>
<th style="background-color:#e0e0ff;" colspan="2">External Video Bus</th>
<td colspan="6" style="text-align:center;"><i>ext. bus is controlled by CPU</i></td>
</tr>
</table>
<p><i><u>Table 5</u><br>
Signals visible on external bus when DMA reads from any of the two busses</i></p>
<h2>Signals visible on <span style="background-color:#e0e0ff;">External Video Bus</span> during memory cycle issued by CPU</h2>
<table class="default" style="background-color:#e0e0ff;">
<tr>
<th><i>signals visible on<br>ext. video bus during<br>CPU mem access</i></th>
<th>#vwrite</th>
<th>#vread</th>
<th>#vcs</th>
<th>VA0-VA12</th>
<th>VD0-VD7 direction</th>
<th>VD0-VD7 output buffer</th>
</tr><tr>
<th style="background-color:#e0ffe0;">Boot ROM (*)</th>
<td>high</td>
<td>low</td>
<td>high</td>
<td><b>change</b></td>
<td>input</td>
<td>?</td>
</tr><tr>
<th style="background-color:#ffe0e0;">External Bus</th>
<td>?</td>
<td>?</td>
<td>high</td>
<td><b>change</b></td>
<td>input</td>
<td>?</td>
</tr><tr>
<th style="background-color:#ffffe0;">Internal Bus</th>
<td>?</td>
<td>?</td>
<td>high</td>
<td><b>change</b></td>
<td>input</td>
<td>?</td>
</tr><tr>
<th style="background-color:#e0e0ff;">External Video Bus</th>
<td>w: low<br>r: high</td>
<td>w: high<br>r: low</td>
<td>low</td>
<td>change</td>
<td>w: output<br>r: input</td>
<td>w: change<br>r: ?</td>
</tr><tr>
<th style="background-color:#e0ffff;">Internal Video Bus</th>
<td>high</td>
<td>low</td>
<td>high</td>
<td><b>change</b></td>
<td>input</td>
<td>?</td>
</tr>
</table>
<p><i><u>Table 6</u><br>
Signals visible on external video bus when CPU accesses any of the five groups (while PPU and DMA are not accessing VRAM)<br>
(*): Write access on boot ROM not tested yet</i></p>
<h2>Signals visible on <span style="background-color:#e0e0ff;">External Video Bus</span> during memory cycle issued by PPU</h2>
<table class="default" style="background-color:#e0e0ff;">
<tr>
<th><i>signals visible on<br>ext. video bus during<br>PPU mem access</i></th>
<th>#vwrite</th>
<th>#vread</th>
<th>#vcs</th>
<th>VA0-VA12</th>
<th>VD0-VD7 direction</th>
</tr><tr>
<th style="background-color:#e0e0ff;">External Video Bus</th>
<td>high</td>
<td>low</td>
<td>low</td>
<td>change</td>
<td>input (glitchy)</td>
</tr><tr>
<th style="background-color:#e0ffff;">Internal Video Bus</th>
<td colspan="5" style="text-align:center;"><i>ext. video bus is controlled by DMA or CPU</i></td>
</tr>
</table>
<p><i><u>Table 7</u><br>
Signals visible on external video bus when PPU accesses any of the two busses</i></p>
<h2>Signals visible on <span style="background-color:#e0e0ff;">External Video Bus</span> during memory cycle issued by DMA</h2>
<table class="default" style="background-color:#e0e0ff;">
<tr>
<th><i>signals visible on<br>ext. video bus during<br>DMA mem access</i></th>
<th>#vwrite</th>
<th>#vread</th>
<th>#vcs</th>
<th>VA0-VA12</th>
<th>VD0-VD7 direction</th>
</tr><tr>
<th style="background-color:#ffe0e0;">External Bus</th>
<td colspan="5" style="text-align:center;"><i>ext. video bus is controlled by PPU or CPU</i></td>
</tr><tr>
<th style="background-color:#e0e0ff;">External Video Bus</th>
<td>high</td>
<td>low</td>
<td>low</td>
<td>change</td>
<td>input</td>
</tr>
</table>
<p><i><u>Table 8</u><br>
Signals visible on external video bus when DMA reads from any of the two busses (while PPU is not accessing VRAM)</i></p>
<!--
CPU write WRAM:
  950ns clk period:
    140ns-150ns  #rd  low -> high
    150ns        a0   change            # also for read; also for HRAM and OAM; this is also the point where #rd glitches during HRAM and OAM write access
    240ns-250ns  #cs  high -> low
    470ns-480ns  clk  high -> low
    480ns-490ns  #wr  high -> low
    500ns        d0   input -> output
    830ns-840ns  #wr  low -> high
    950ns        clk  low -> high
    950ns-960ns  #cs  low -> high
    950ns-960ns  d0   output -> input
    980ns        #rd  high -> low
   1100ns-1110ns a0   change            # also for read
  960ns clk period:
    150ns        #rd  low -> high
    150ns-160ns  a0   change
    250ns        #cs  high -> low
    480ns-490ns  clk  high -> low
    490ns        #wr  high -> low
    500ns        d0   input -> output
    700ns-710ns  d0   sampling takes place here during read
    840ns        #wr  low -> high
    960ns        clk  low -> high
    960ns        #cs  low -> high
    960ns        d0   output -> input
    990ns        #rd  high -> low
   1100ns-1110ns a0   change

I removed the EverDrive cartridge for determining the timings of the data lines during writes, because
I have the suspicion, that this cartridge messes around with the data lines during writes to the ROM and
cartridge RAM. When writing to cartridge RAM, it keeps the state of the data lines as they were written when
the Game Boy stops driving the lines. It does that without noticeable peaks of the pull-ups. When writing to
ROM, the EverDrive seems to drive the data lines as soon as the chip select (A15) goes low, even when #rd is
high. It seems like it is always driving the lines with the same value they were driven before by the Game Boy.
It stops driving when #wr goes low, but remembers the written value for next time. I suspect that the
EverDrive has "keeper" pull-up/down resistors, that keep the lines at their last state. Maybe it saves power
to avoid the slow signal transitions from low to high, that normally happen without the EverDrive.

DMA read WRAM start (period #1/160):
  950ns clk period:
    10ns         #cs  high -> low
    10ns         a0   change
    480ns        clk  high -> low
    960ns        a0   change
DMA read WRAM end (period #160/160):
  950ns clk period:
    10ns         a0   change
    480ns        clk  high -> low
    960ns        #cs  low -> high
    1100ns       a0   change
DMA keeps #cs low for all 160 cycles. No glitches.

DMA read VRAM start (period #1/160):
  950ns clk period:
    10ns         #vcs high -> low
    10ns         va0  change
    480ns        clk  high -> low
    950ns        clk  low -> high
    960ns        va0  change
DMA read VRAM end (period #160/160):
  950ns clk period:
    10ns         va0  change
    480ns        clk  high -> low
    950ns        clk  low -> high
    960ns        #vcs low -> high
    1100ns       va0  change
DMA keeps #vcs low for all 160 cycles, even when PPU takes over! No glitches.

CPU write VRAM:
  950ns clk period:
    140ns        #vrd low -> high
    30ns         va0  -> low        # address lines always go low first when CPU accesses VRAM
    140ns        va0  change
    240ns        #vcs high -> low
    480ns        clk  high -> low
    480ns        #vwr high -> low
    500ns        vd0  input -> output
    830ns        #vwr low -> high
    950ns        clk  low -> high
    960ns        #vcs low -> high
    960ns        vd0  output -> input
    980ns        #vrd high -> low

If PPU is not accessing VRAM, #vrd stays low when idle just like #rd on the external bus. When the PPU
reads from VRAM, #vrd periodically goes high.
-->
<!--
What happens when DMA reads 0xff00? Does it access the 0xe000 (echo) region?
-->
</main><footer><hr>
<p><a rel="license" href="http://creativecommons.org/licenses/by-sa/4.0/"><img alt="Creative Commons License" style="border-width:0" src="https://i.creativecommons.org/l/by-sa/4.0/88x31.png" /></a><br />This work is licensed under a <a rel="license" href="http://creativecommons.org/licenses/by-sa/4.0/">Creative Commons Attribution-ShareAlike 4.0 International License</a>.</p>
</footer></body>
</html>
