field_translation_reset/mem_addr_counter vga_counter_5bit 0
val_4_0_4 2 11758 5126
/ 0
val_4_0_2 2 11758 4138
/ 0
val_4_0_1 2 11758 4664
/ 0
vss 2 10118 4951
/ 0
vdd 2 10118 4457
/ 0
rst_ext 2 10878 5900
/ 0
val_4_0_3 3 11078 4002
/ 0
val_4_0_0 3 10598 5900
/ 0
clk 3 11118 4002
/ 0
rst 3 10838 5900
/ 0
en 3 10638 5900
/ 1
3 n19 ~ 2 10924 5698 0 0 ~
/ 1
3 n26 ~ 2 10524 5730 0 0 ~
/ 1
3 n16 ~ 2 10524 5132 0 0 ~
/ 1
3 n24 ~ 2 10164 5730 0 0 ~
/ 1
3 n22 ~ 2 10404 5698 0 0 ~
/ 1
3 n21 ~ 2 10364 5730 0 0 ~
/ 1
3 n20 ~ 2 10324 5698 0 0 ~
/ 1
3 n14 ~ 2 10124 4216 0 0 ~
/ 1
3 n17 ~ 2 10124 4710 0 0 ~
/ 1
3 n13 ~ 2 10964 5204 0 0 ~
/ 1
3 n25 ~ 2 10204 5698 0 0 ~
/ 1
3 n23 ~ 2 10124 5698 0 0 ~
/ 1
3 n15 ~ 2 10964 4216 0 0 ~
/ 1
3 n27 ~ 2 11044 4710 0 0 ~
field_translation_reset vga_field_trans_reset 0
vss 2 6518 90
/ 0
mem_addr_reset_out_7_0_2 2 10118 4951
/ 0
mem_addr_reset_out_7_0_1 2 10118 4951
/ 0
mem_addr_reset_out_7_0_0 2 10118 4951
/ 0
clk 2 6518 2832
/ 0
rst 2 6518 2202
/ 0
end_frame_in 2 6518 226
/ 0
vdd 2 10118 4457
/ 0
end_field_line_in 2 12598 3612
/ 0
mem_addr_reset_out_7_0_7 3 11758 6394
/ 0
mem_addr_reset_out_7_0_6 3 11078 6394
/ 0
mem_addr_reset_out_7_0_5 3 11198 6394
/ 0
mem_addr_reset_out_7_0_4 3 10678 6394
/ 0
mem_addr_reset_out_7_0_3 3 10598 6394
/ 1
3 n3 ~ 2 7204 1220 0 0 ~
/ 1
3 n33 ~ 2 8724 3228 0 0 ~
/ 1
3 n46 ~ 2 7444 2734 0 0 ~
/ 1
3 counter_state_1_port ~ 2 7284 2766 0 0 ~
/ 1
3 N27 ~ 2 8564 2240 0 0 ~
/ 1
3 N25 ~ 2 7044 3196 0 0 ~
/ 1
3 n35 ~ 2 8684 3196 0 0 ~
/ 1
3 n2 ~ 2 7964 1252 0 0 ~
/ 1
3 n9 ~ 2 7844 1220 0 0 ~
/ 1
3 n32 ~ 2 9084 3196 0 0 ~
/ 1
3 N28 ~ 2 8684 3754 0 0 ~
/ 1
3 N26 ~ 2 7404 264 0 0 ~
/ 1
3 n41 ~ 2 7244 56 0 0 ~
/ 1
3 n48 ~ 2 8564 3196 0 0 ~
/ 1
3 n30 ~ 2 9124 2734 0 0 ~
/ 1
3 n37 ~ 2 7564 2734 0 0 ~
/ 1
3 n44 ~ 2 7684 3196 0 0 ~
/ 1
3 n47 ~ 2 9924 3196 0 0 ~
/ 1
3 counter_state_3_port ~ 2 8324 2208 0 0 ~
/ 1
3 n28_port ~ 2 9044 2734 0 0 ~
/ 1
3 n43 ~ 2 7924 3196 0 0 ~
/ 1
3 n8 ~ 2 7364 1954 0 0 ~
/ 1
3 n4 ~ 2 6724 2032 0 0 ~
/ 1
3 n1 ~ 2 7924 1220 0 0 ~
/ 1
3 n45 ~ 2 7364 2734 0 0 ~
/ 1
3 n38 ~ 2 10044 2766 0 0 ~
/ 1
3 n34 ~ 2 8604 3196 0 0 ~
/ 1
3 counter_state_2_port ~ 2 7244 2240 0 0 ~
/ 1
3 N24 ~ 2 7804 1220 0 0 ~
/ 1
3 n42 ~ 2 7244 1220 0 0 ~
/ 1
3 n6 ~ 2 6604 264 0 0 ~
/ 1
3 n7 ~ 2 8884 2766 0 0 ~
/ 1
3 n31 ~ 2 8924 2240 0 0 ~
/ 1
3 counter_state_4_port ~ 2 8524 3196 0 0 ~
/ 1
3 n36 ~ 2 9044 3196 0 0 ~
/ 1
3 n39 ~ 2 8524 3754 0 0 ~
/ 1
3 n5 ~ 2 6564 232 0 0 ~
/ 1
3 n29 ~ 2 9084 2766 0 0 ~
/ 1
3 n40 ~ 2 7324 232 0 0 ~
/ 1
3 mem_addr_enable ~ 2 9164 2734 0 0 ~
/ 1
3 counter_state_0_port ~ 2 9364 3196 0 0 ~
/ 1
3 n10 ~ 2 7884 264 0 0 ~
field_translation/mem_addr_counter vga_counter_8bitset 0
val_7_0_7 2 5318 10274
/ 0
val_7_0_6 2 4078 8942
/ 0
val_7_0_3 2 5318 11484
/ 0
val_7_0_1 2 2318 11094
/ 0
val_7_0_0 2 5318 10768
/ 0
vss 2 4438 10879
/ 0
vdd 2 4438 11373
/ 0
rst 2 2318 11620
/ 0
rst_ext 2 2318 11580
/ 0
set 2 5318 10496
/ 0
di_7_0_0 2 5318 9812
/ 0
di_7_0_1 2 2318 10560
/ 0
di_7_0_2 2 5318 9046
/ 0
di_7_0_4 2 2318 10210
/ 0
di_7_0_5 2 2318 10736
/ 0
di_7_0_7 2 5318 10210
/ 0
en 2 2758 11828
/ 0
val_7_0_5 3 3998 8942
/ 0
val_7_0_4 3 2998 8942
/ 0
val_7_0_2 3 3518 11828
/ 0
clk 3 2518 8942
/ 0
di_7_0_3 3 5038 11828
/ 0
di_7_0_6 3 3878 11828
/ 1
3 n56 ~ 2 5124 11658 0 0 ~
/ 1
3 n75 ~ 2 3764 10670 0 0 ~
/ 1
3 n62 ~ 2 2884 10112 0 0 ~
/ 1
3 n79 ~ 2 4964 9124 0 0 ~
/ 1
3 n74 ~ 2 3724 10670 0 0 ~
/ 1
3 n81 ~ 2 4124 9124 0 0 ~
/ 1
3 n82 ~ 2 4884 9156 0 0 ~
/ 1
3 n35 ~ 2 2324 9650 0 0 ~
/ 1
3 n65 ~ 2 3844 11132 0 0 ~
/ 1
3 n49 ~ 2 3164 10112 0 0 ~
/ 1
3 n63 ~ 2 2924 11100 0 0 ~
/ 1
3 n85 ~ 2 3284 11626 0 0 ~
/ 1
3 n52 ~ 2 2644 11100 0 0 ~
/ 1
3 n59 ~ 2 4044 11100 0 0 ~
/ 1
3 n47 ~ 2 3244 10144 0 0 ~
/ 1
3 n58 ~ 2 4084 11658 0 0 ~
/ 1
3 n86 ~ 2 3724 9682 0 0 ~
/ 1
3 n30 ~ 2 4284 10144 0 0 ~
/ 1
3 n43 ~ 2 2364 10112 0 0 ~
/ 1
3 n37 ~ 2 2324 10670 0 0 ~
/ 1
3 n66 ~ 2 3484 11658 0 0 ~
/ 1
3 n83 ~ 2 4204 9650 0 0 ~
/ 1
3 n36 ~ 2 5164 10670 0 0 ~
/ 1
3 n57 ~ 2 3684 11658 0 0 ~
/ 1
3 n39 ~ 2 5124 10670 0 0 ~
/ 1
3 n51 ~ 2 2444 11626 0 0 ~
/ 1
3 n64 ~ 2 2844 10924 0 0 ~
/ 1
3 n80 ~ 2 5244 10112 0 0 ~
/ 1
3 n42 ~ 2 2324 10112 0 0 ~
/ 1
3 n32 ~ 2 2324 9156 0 0 ~
/ 1
3 n31 ~ 2 3204 9156 0 0 ~
/ 1
3 n53 ~ 2 3004 11626 0 0 ~
/ 1
3 n55 ~ 2 4364 11132 0 0 ~
/ 1
3 n45 ~ 2 2604 11100 0 0 ~
/ 1
3 n69 ~ 2 3644 10670 0 0 ~
/ 1
3 n77 ~ 2 4044 9124 0 0 ~
/ 1
3 n61 ~ 2 2604 10112 0 0 ~
/ 1
3 n84 ~ 2 2484 10112 0 0 ~
/ 1
3 n54 ~ 2 3484 10638 0 0 ~
/ 1
3 n38 ~ 2 4004 10144 0 0 ~
/ 1
3 n34 ~ 2 4164 10112 0 0 ~
/ 1
3 n67 ~ 2 3724 11100 0 0 ~
/ 1
3 n70 ~ 2 2564 10670 0 0 ~
/ 1
3 n60 ~ 2 3484 11100 0 0 ~
/ 1
3 n44 ~ 2 3444 10112 0 0 ~
/ 1
3 n76 ~ 2 4404 9156 0 0 ~
/ 1
3 n41 ~ 2 3964 11100 0 0 ~
/ 1
3 n48 ~ 2 4124 10112 0 0 ~
/ 1
3 n68 ~ 2 2644 10638 0 0 ~
/ 1
3 n50 ~ 2 2524 11626 0 0 ~
/ 1
3 n71 ~ 2 3684 9682 0 0 ~
/ 1
3 n29 ~ 2 5044 9124 0 0 ~
/ 1
3 n72 ~ 2 3364 9650 0 0 ~
/ 1
3 n73 ~ 2 3604 9682 0 0 ~
/ 1
3 n46 ~ 2 3164 10670 0 0 ~
/ 1
3 n33 ~ 2 4364 9650 0 0 ~
/ 1
3 n40 ~ 2 3404 10638 0 0 ~
/ 1
3 n78 ~ 2 4244 8948 0 0 ~
/ 1
3 n87 ~ 2 4364 10144 0 0 ~
field_translation vga_field_trans 0
vss 2 1358 6848
/ 0
mem_addr_reset_in_7_0_7 2 6038 10210
/ 0
mem_addr_reset_in_7_0_5 2 1358 10736
/ 0
mem_addr_reset_in_7_0_4 2 1358 10210
/ 0
mem_addr_reset_in_7_0_2 2 6038 9046
/ 0
mem_addr_reset_in_7_0_1 2 1358 10560
/ 0
mem_addr_reset_in_7_0_0 2 6038 9812
/ 0
mem_addr_out_7_0_7 2 6038 10274
/ 0
mem_addr_out_7_0_6 2 6038 10528
/ 0
mem_addr_out_7_0_5 2 6038 8824
/ 0
mem_addr_out_7_0_3 2 6038 11484
/ 0
mem_addr_out_7_0_1 2 1358 11262
/ 0
mem_addr_out_7_0_0 2 6038 10768
/ 0
vdd 2 4438 11373
/ 0
new_frame_in 2 1358 8202
/ 0
new_line_in 2 1358 8234
/ 0
in_field_in 2 1358 8616
/ 0
clk 3 5358 12322
/ 0
rst 3 5678 12322
/ 0
mem_addr_reset_in_7_0_6 3 3878 12322
/ 0
mem_addr_reset_in_7_0_3 3 5038 12322
/ 0
mem_addr_out_7_0_4 3 2798 12322
/ 0
mem_addr_out_7_0_2 3 3518 12322
/ 1
3 N17 ~ 2 2044 7180 0 0 ~
/ 1
3 n22 ~ 2 1444 6686 0 0 ~
/ 1
3 n6 ~ 2 2964 7148 0 0 ~
/ 1
3 n5 ~ 2 2484 6160 0 0 ~
/ 1
3 counter_state_0_port ~ 2 1964 7706 0 0 ~
/ 1
3 N16 ~ 2 2404 6160 0 0 ~
/ 1
3 N18 ~ 2 2644 8662 0 0 ~
/ 1
3 n1 ~ 2 1604 7706 0 0 ~
/ 1
3 n21 ~ 2 2804 8694 0 0 ~
/ 1
3 n4 ~ 2 2284 6972 0 0 ~
/ 1
3 n3 ~ 2 5364 7148 0 0 ~
/ 1
3 n20 ~ 2 3084 6192 0 0 ~
/ 1
3 n11 ~ 2 2444 6718 0 0 ~
/ 1
3 counter_state_1_port ~ 2 1804 7148 0 0 ~
/ 1
3 n19 ~ 2 1884 6972 0 0 ~
/ 1
3 n18_port ~ 2 1364 6192 0 0 ~
/ 1
3 n9 ~ 2 1644 7148 0 0 ~
/ 1
3 mem_addr_enable ~ 2 1484 6192 0 0 ~
/ 1
3 n2 ~ 2 1644 7706 0 0 ~
/ 1
3 X_Logic0_port ~ 2 2084 7921 0 0 ~
/ 1
3 counter_state_2_port ~ 2 2404 8694 0 0 ~
sync/U25 mu111 0
vss 2 7118 8903
/ 0
vdd 2 7118 8409
/ 0
S 2 7118 8688
/ 0
B 2 7198 8864
/ 0
A 2 7278 8688
/ 0
Y 2 7358 8656
field_translation/U31 mu111 0
vss 2 1798 6927
/ 0
vdd 2 1798 7421
/ 0
S 2 1798 7142
/ 0
B 2 1878 6966
/ 0
A 2 1958 7142
/ 0
Y 2 2038 7174
field_translation/U28 mu111 0
vss 2 2398 8903
/ 0
vdd 2 2398 8409
/ 0
S 2 2398 8688
/ 0
B 2 2478 8864
/ 0
A 2 2558 8688
/ 0
Y 2 2638 8656
field_translation/mem_addr_counter/U59 mu111 0
vss 2 4118 10879
/ 0
vdd 2 4118 11373
/ 0
S 2 4118 11094
/ 0
B 2 4198 10918
/ 0
A 2 4278 11094
/ 0
Y 2 4358 11126
field_translation/mem_addr_counter/U81 mu111 0
vss 2 4478 8903
/ 0
vdd 2 4478 9397
/ 0
S 2 4478 9118
/ 0
B 2 4558 8942
/ 0
A 2 4638 9118
/ 0
Y 2 4718 9150
field_translation/mem_addr_counter/U43 mu111 0
vss 2 3758 9891
/ 0
vdd 2 3758 10385
/ 0
S 2 3758 10106
/ 0
B 2 3838 9930
/ 0
A 2 3918 10106
/ 0
Y 2 3998 10138
field_translation/mem_addr_counter/U78 mu111 0
vss 2 4158 8903
/ 0
vdd 2 4158 9397
/ 0
S 2 4158 9118
/ 0
B 2 4238 8942
/ 0
A 2 4318 9118
/ 0
Y 2 4398 9150
field_translation/mem_addr_counter/U50 mu111 0
vss 2 2998 9891
/ 0
vdd 2 2998 10385
/ 0
S 2 2998 10106
/ 0
B 2 3078 9930
/ 0
A 2 3158 10106
/ 0
Y 2 3238 10138
field_translation/mem_addr_counter/U64 mu111 0
vss 2 2758 10879
/ 0
vdd 2 2758 11373
/ 0
S 2 2758 11094
/ 0
B 2 2838 10918
/ 0
A 2 2918 11094
/ 0
Y 2 2998 11126
field_translation/mem_addr_counter/U46 mu111 0
vss 2 2318 10879
/ 0
vdd 2 2318 11373
/ 0
S 2 2318 11094
/ 0
B 2 2398 10918
/ 0
A 2 2478 11094
/ 0
Y 2 2558 11126
field_translation/mem_addr_counter/U73 mu111 0
vss 2 2398 10879
/ 0
vdd 2 2398 10385
/ 0
S 2 2398 10664
/ 0
B 2 2478 10840
/ 0
A 2 2558 10664
/ 0
Y 2 2638 10632
field_translation_reset/U45 mu111 0
vss 2 7158 11
/ 0
vdd 2 7158 505
/ 0
S 2 7158 226
/ 0
B 2 7238 50
/ 0
A 2 7318 226
/ 0
Y 2 7398 258
field_translation_reset/U49 mu111 0
vss 2 7758 2975
/ 0
vdd 2 7758 3469
/ 0
S 2 7758 3190
/ 0
B 2 7838 3014
/ 0
A 2 7918 3190
/ 0
Y 2 7998 3222
field_translation_reset/U42 mu111 0
vss 2 8318 1987
/ 0
vdd 2 8318 2481
/ 0
S 2 8318 2202
/ 0
B 2 8398 2026
/ 0
A 2 8478 2202
/ 0
Y 2 8558 2234
field_translation_reset/U54 mu111 0
vss 2 9038 1987
/ 0
vdd 2 9038 2481
/ 0
S 2 9038 2202
/ 0
B 2 9118 2026
/ 0
A 2 9198 2202
/ 0
Y 2 9278 2234
sync vga_sync 0
h_sync_out 2 6838 8656
/ 0
vss 2 7118 7915
/ 0
vdd 2 7118 8409
/ 0
pos_y_in_9_0_1 2 6838 8760
/ 0
pos_y_in_9_0_8 2 6838 9046
/ 0
pos_y_in_9_0_7 2 6838 9014
/ 0
pos_y_in_9_0_5 2 7158 9852
/ 0
pos_y_in_9_0_4 2 6838 9644
/ 0
pos_y_in_9_0_2 2 6838 9716
/ 0
pos_y_in_9_0_0 2 6838 9118
/ 0
pos_y_in_9_0_9 2 6838 9190
/ 0
pos_y_in_9_0_3 2 6838 9222
/ 0
pos_x_in_7_0_0 2 8318 7954
/ 0
pos_x_in_7_0_6 2 8558 8234
/ 0
pos_x_in_7_0_1 2 8558 8330
/ 0
pos_x_in_7_0_5 2 8558 9222
/ 0
pos_x_in_7_0_2 2 8558 8982
/ 0
pos_x_in_7_0_7 2 8558 9046
/ 0
v_sync_out 3 7958 7954
/ 0
rst 3 7198 7954
/ 0
clk 3 7398 9852
/ 0
pos_y_in_9_0_6 3 7118 9852
/ 0
pos_x_in_7_0_3 3 8078 7954
/ 0
pos_x_in_7_0_4 3 8158 7954
/ 1
3 n24 ~ 2 7084 9124 0 0 ~
/ 1
3 n21 ~ 2 7124 8694 0 0 ~
/ 1
3 n25_port ~ 2 6964 9156 0 0 ~
/ 1
3 n23 ~ 2 7164 9124 0 0 ~
/ 1
3 n26 ~ 2 8284 9156 0 0 ~
/ 1
3 n29 ~ 2 6844 8136 0 0 ~
/ 1
3 n33 ~ 2 8444 8168 0 0 ~
/ 1
3 n35 ~ 2 8524 9682 0 0 ~
/ 1
3 n22 ~ 2 6964 9650 0 0 ~
/ 1
3 n34 ~ 2 8364 9124 0 0 ~
/ 1
3 v_sync_new ~ 2 7364 8662 0 0 ~
/ 1
3 n31 ~ 2 8284 8136 0 0 ~
/ 1
3 n28 ~ 2 8244 8136 0 0 ~
/ 1
3 n2 ~ 2 7324 9650 0 0 ~
/ 1
3 n27 ~ 2 8204 8168 0 0 ~
/ 1
3 n32 ~ 2 8324 8694 0 0 ~
/ 1
3 n30 ~ 2 6884 8136 0 0 ~
/ 1
3 N25 ~ 2 6924 8136 0 0 ~
read_and_output vga_read 0
h_sync_in 2 11918 9014
/ 0
clk 2 9518 8760
/ 0
rst 2 9518 8130
/ 0
vss 2 11198 8903
/ 0
vdd 2 11198 9397
/ 0
v_sync_in 2 9518 8520
/ 0
in_field_in 2 11918 8792
/ 0
h_sync_out 2 11918 9604
/ 0
in_np_in 3 10478 9852
/ 0
in_score_in 3 11398 7954
/ 0
v_sync_out 3 10278 7954
/ 0
red_out 3 10998 7954
/ 0
green_out 3 11038 7954
/ 0
blue_out 3 10998 9852
/ 0
data_in 3 11078 7954
/ 1
3 in_np_buf ~ 2 11004 9650 0 0 ~
/ 1
3 h_sync_buf ~ 2 11404 9858 0 0 ~
/ 1
3 v_sync_buf ~ 2 9724 7960 0 0 ~
/ 1
3 in_field_buf ~ 2 11044 9156 0 0 ~
/ 1
3 n1 ~ 2 10484 8948 0 0 ~
/ 1
3 red_next ~ 2 11124 8168 0 0 ~
/ 1
3 n3 ~ 2 11164 9156 0 0 ~
/ 1
3 in_score_buf ~ 2 11084 9124 0 0 ~
field_check vga_field_check 0
end_field_line_out 2 16598 11580
/ 0
vss 2 15318 11867
/ 0
vdd 2 15318 11373
/ 0
in_field_out 2 16598 11054
/ 0
pos_x_in_7_0_6 2 13918 11484
/ 0
pos_x_in_7_0_4 2 13918 11262
/ 0
pos_x_in_7_0_5 2 13918 11756
/ 0
pos_x_in_7_0_0 2 14598 9930
/ 0
pos_x_in_7_0_2 2 14638 9930
/ 0
pos_y_in_9_0_7 2 13918 11094
/ 0
pos_y_in_9_0_8 2 13918 11580
/ 0
pos_x_in_7_0_3 2 13918 11724
/ 0
pos_y_in_9_0_5 2 13918 11198
/ 0
pos_y_in_9_0_4 2 13918 10990
/ 0
rst 3 15718 9930
/ 0
clk 3 15558 12322
/ 0
pos_y_in_9_0_9 3 14598 12322
/ 0
pos_x_in_7_0_7 3 14638 12322
/ 0
pos_x_in_7_0_1 3 14558 9930
/ 0
pos_y_in_9_0_6 3 14478 12322
/ 1
3 n21 ~ 2 13964 10112 0 0 ~
/ 1
3 n31 ~ 2 14084 11100 0 0 ~
/ 1
3 n19 ~ 2 14324 11626 0 0 ~
/ 1
3 n25 ~ 2 14644 10638 0 0 ~
/ 1
3 n24 ~ 2 14684 10144 0 0 ~
/ 1
3 n16 ~ 2 14724 10112 0 0 ~
/ 1
3 n30 ~ 2 14404 11658 0 0 ~
/ 1
3 n29 ~ 2 14244 11100 0 0 ~
/ 1
3 n32 ~ 2 14324 11100 0 0 ~
/ 1
3 n28 ~ 2 13964 11100 0 0 ~
/ 1
3 n33 ~ 2 15564 11132 0 0 ~
/ 1
3 n17 ~ 2 14764 10112 0 0 ~
/ 1
3 N15 ~ 2 15324 11626 0 0 ~
/ 1
3 n18 ~ 2 14804 10112 0 0 ~
/ 1
3 n20 ~ 2 14124 11100 0 0 ~
/ 1
3 n34 ~ 2 15644 11132 0 0 ~
/ 1
3 n26 ~ 2 14124 11626 0 0 ~
/ 1
3 n27 ~ 2 14684 11132 0 0 ~
/ 1
3 n22 ~ 2 14164 11100 0 0 ~
/ 1
3 n23 ~ 2 14564 10638 0 0 ~
triggers/end_frame_state_reg dfa11 0
R 2 14038 1286
/ 0
D 2 14238 1038
/ 0
CK 2 14078 1142
/ 0
Q 2 14758 1246
/ 0
vdd 2 14038 1493
/ 0
vss 2 14038 999
triggers/new_line_state_reg dfa11 0
R 2 14998 1700
/ 0
D 2 15198 1948
/ 0
CK 2 15038 1844
/ 0
Q 2 15718 1740
/ 0
vdd 2 14998 1493
/ 0
vss 2 14998 1987
triggers/new_frame_state_reg dfa11 0
R 2 14998 1286
/ 0
D 2 15198 1038
/ 0
CK 2 15038 1142
/ 0
Q 2 15718 1246
/ 0
vdd 2 14998 1493
/ 0
vss 2 14998 999
read_and_output/v_sync_buf_reg dfa11 0
R 2 9518 8616
/ 0
D 2 9718 8864
/ 0
CK 2 9558 8760
/ 0
Q 2 10238 8656
/ 0
vdd 2 9518 8409
/ 0
vss 2 9518 8903
read_and_output/v_sync_out_reg dfa11 0
R 2 9518 8202
/ 0
D 2 9718 7954
/ 0
CK 2 9558 8058
/ 0
Q 2 10238 8162
/ 0
vdd 2 9518 8409
/ 0
vss 2 9518 7915
read_and_output/green_out_reg dfa11 0
R 2 10278 8616
/ 0
D 2 10478 8864
/ 0
CK 2 10318 8760
/ 0
Q 2 10998 8656
/ 0
vdd 2 10278 8409
/ 0
vss 2 10278 8903
read_and_output/red_out_reg dfa11 0
R 2 10278 8202
/ 0
D 2 10478 7954
/ 0
CK 2 10318 8058
/ 0
Q 2 10998 8162
/ 0
vdd 2 10278 8409
/ 0
vss 2 10278 7915
read_and_output/in_np_buf_reg dfa11 0
R 2 10278 9604
/ 0
D 2 10478 9852
/ 0
CK 2 10318 9748
/ 0
Q 2 10998 9644
/ 0
vdd 2 10278 9397
/ 0
vss 2 10278 9891
read_and_output/blue_out_reg dfa11 0
R 2 10278 9190
/ 0
D 2 10478 8942
/ 0
CK 2 10318 9046
/ 0
Q 2 10998 9150
/ 0
vdd 2 10278 9397
/ 0
vss 2 10278 8903
read_and_output/in_field_buf_reg dfa11 0
R 2 11198 8616
/ 0
D 2 11398 8864
/ 0
CK 2 11238 8760
/ 0
Q 2 11918 8656
/ 0
vdd 2 11198 8409
/ 0
vss 2 11198 8903
read_and_output/in_score_buf_reg dfa11 0
R 2 11198 8202
/ 0
D 2 11398 7954
/ 0
CK 2 11238 8058
/ 0
Q 2 11918 8162
/ 0
vdd 2 11198 8409
/ 0
vss 2 11198 7915
read_and_output/h_sync_out_reg dfa11 0
R 2 11198 9604
/ 0
D 2 11398 9852
/ 0
CK 2 11238 9748
/ 0
Q 2 11918 9644
/ 0
vdd 2 11198 9397
/ 0
vss 2 11198 9891
read_and_output/h_sync_buf_reg dfa11 0
R 2 11198 9190
/ 0
D 2 11398 8942
/ 0
CK 2 11238 9046
/ 0
Q 2 11918 9150
/ 0
vdd 2 11198 9397
/ 0
vss 2 11198 8903
field_translation/counter_state_reg_2_inst dfa11 0
R 2 5318 12154
/ 0
D 2 5518 11906
/ 0
CK 2 5358 12010
/ 0
Q 2 6038 12114
/ 0
vdd 2 5318 12361
/ 0
vss 2 5318 11867
field_translation/counter_state_reg_0_inst dfa11 0
R 2 2078 7628
/ 0
D 2 2278 7876
/ 0
CK 2 2118 7772
/ 0
Q 2 2798 7668
/ 0
vdd 2 2078 7421
/ 0
vss 2 2078 7915
field_translation/counter_state_reg_1_inst dfa11 0
R 2 2078 7214
/ 0
D 2 2278 6966
/ 0
CK 2 2118 7070
/ 0
Q 2 2798 7174
/ 0
vdd 2 2078 7421
/ 0
vss 2 2078 6927
field_translation_reset/counter_state_reg_1_inst dfa11 0
R 2 6518 2688
/ 0
D 2 6718 2936
/ 0
CK 2 6558 2832
/ 0
Q 2 7238 2728
/ 0
vdd 2 6518 2481
/ 0
vss 2 6518 2975
field_translation_reset/counter_state_reg_2_inst dfa11 0
R 2 6518 2274
/ 0
D 2 6718 2026
/ 0
CK 2 6558 2130
/ 0
Q 2 7238 2234
/ 0
vdd 2 6518 2481
/ 0
vss 2 6518 1987
field_translation_reset/counter_state_reg_4_inst dfa11 0
R 2 7158 1700
/ 0
D 2 7358 1948
/ 0
CK 2 7198 1844
/ 0
Q 2 7878 1740
/ 0
vdd 2 7158 1493
/ 0
vss 2 7158 1987
field_translation_reset/counter_state_reg_3_inst dfa11 0
R 2 7518 2274
/ 0
D 2 7718 2026
/ 0
CK 2 7558 2130
/ 0
Q 2 8238 2234
/ 0
vdd 2 7518 2481
/ 0
vss 2 7518 1987
field_translation_reset/counter_state_reg_0_inst dfa11 0
R 2 11878 6226
/ 0
D 2 12078 5978
/ 0
CK 2 11918 6082
/ 0
Q 2 12598 6186
/ 0
vdd 2 11878 6433
/ 0
vss 2 11878 5939
triggers vga_triggers 0
clk 2 14038 1142
/ 0
rst 2 14038 1214
/ 0
vss 2 14038 999
/ 0
vdd 2 14038 1493
/ 0
new_line_out 2 15838 1812
/ 0
new_frame_out 2 15838 1286
/ 0
pos_y_in_9_0_2 2 14038 2656
/ 0
pos_y_in_9_0_9 2 14038 2624
/ 0
pos_x_in_7_0_5 2 15838 2370
/ 0
pos_x_in_7_0_4 2 15838 2098
/ 0
pos_y_in_9_0_6 2 14038 1740
/ 0
pos_y_in_9_0_8 2 14038 1700
/ 0
pos_y_in_9_0_7 2 14038 1668
/ 0
pos_y_in_9_0_0 2 14038 1876
/ 0
pos_y_in_9_0_5 2 14038 1636
/ 0
pos_y_in_9_0_3 2 14038 1604
/ 0
pos_x_in_7_0_7 2 14038 2800
/ 0
pos_x_in_7_0_6 2 15838 2130
/ 0
pos_y_in_9_0_1 2 15838 2306
/ 0
end_frame_out 3 14798 1038
/ 0
pos_y_in_9_0_4 3 14438 2936
/ 0
pos_x_in_7_0_1 3 14838 2936
/ 0
pos_x_in_7_0_0 3 14878 2936
/ 0
pos_x_in_7_0_2 3 14798 2936
/ 0
pos_x_in_7_0_3 3 14838 1038
/ 1
3 n39 ~ 2 14684 1778 0 0 ~
/ 1
3 n36 ~ 2 14284 2208 0 0 ~
/ 1
3 n33 ~ 2 14764 2734 0 0 ~
/ 1
3 n21 ~ 2 14524 2208 0 0 ~
/ 1
3 n35 ~ 2 14764 2208 0 0 ~
/ 1
3 n41 ~ 2 14564 1778 0 0 ~
/ 1
3 n38 ~ 2 14164 1746 0 0 ~
/ 1
3 n34 ~ 2 14724 2208 0 0 ~
/ 1
3 n30 ~ 2 14884 1252 0 0 ~
/ 1
3 n29 ~ 2 14924 1778 0 0 ~
/ 1
3 n32 ~ 2 14804 2240 0 0 ~
/ 1
3 n23 ~ 2 14604 2208 0 0 ~
/ 1
3 n19 ~ 2 15764 2240 0 0 ~
/ 1
3 n18 ~ 2 15644 2240 0 0 ~
/ 1
3 n37 ~ 2 14044 2208 0 0 ~
/ 1
3 n26 ~ 2 15004 2240 0 0 ~
/ 1
3 new_line_new ~ 2 15204 1954 0 0 ~
/ 1
3 n28 ~ 2 15084 2734 0 0 ~
/ 1
3 n27 ~ 2 15164 2766 0 0 ~
/ 1
3 n31 ~ 2 14764 1778 0 0 ~
/ 1
3 n25 ~ 2 15124 2240 0 0 ~
/ 1
3 n24 ~ 2 14964 2240 0 0 ~
/ 1
3 n22 ~ 2 15004 2734 0 0 ~
/ 1
3 n40 ~ 2 14724 1778 0 0 ~
/ 1
3 n20 ~ 2 15804 2208 0 0 ~
/ 1
3 new_frame_new ~ 2 15204 1044 0 0 ~
/ 1
3 end_frame_new ~ 2 14244 1044 0 0 ~
counter/pos_x_counter vga_counter_8bit 0
val_7_0_7 2 19718 6290
/ 0
val_7_0_6 2 19718 5828
/ 0
val_7_0_5 2 19718 6816
/ 0
val_7_0_4 2 19718 6050
/ 0
val_7_0_3 2 17598 5030
/ 0
val_7_0_2 2 17598 6472
/ 0
val_7_0_1 2 17598 6608
/ 0
val_7_0_0 2 17598 6816
/ 0
vss 2 17598 5939
/ 0
vdd 2 17598 6433
/ 0
rst 2 19718 5796
/ 0
rst_ext 2 19718 5524
/ 0
clk 3 18918 7382
/ 0
en 3 18278 7382
/ 1
3 n41 ~ 2 18004 6686 0 0 ~
/ 1
3 n29 ~ 2 18484 5730 0 0 ~
/ 1
3 n30 ~ 2 18644 5730 0 0 ~
/ 1
3 n36 ~ 2 17924 7180 0 0 ~
/ 1
3 n40 ~ 2 18044 6686 0 0 ~
/ 1
3 n34 ~ 2 19724 6160 0 0 ~
/ 1
3 n19 ~ 2 18204 6686 0 0 ~
/ 1
3 n24 ~ 2 17604 5698 0 0 ~
/ 1
3 n25 ~ 2 18604 5770 0 0 ~
/ 1
3 n22 ~ 2 18484 6160 0 0 ~
/ 1
3 n21 ~ 2 19164 6758 0 0 ~
/ 1
3 n28 ~ 2 19684 5698 0 0 ~
/ 1
3 n33 ~ 2 18444 6160 0 0 ~
/ 1
3 n38 ~ 2 18004 7180 0 0 ~
/ 1
3 n26 ~ 2 17604 6192 0 0 ~
/ 1
3 n20 ~ 2 17724 7108 0 0 ~
/ 1
3 n35 ~ 2 19604 6718 0 0 ~
/ 1
3 n39 ~ 2 19644 7180 0 0 ~
/ 1
3 n37 ~ 2 17964 7148 0 0 ~
/ 1
3 n31 ~ 2 18804 5204 0 0 ~
/ 1
3 n23 ~ 2 17724 5132 0 0 ~
/ 1
3 n32 ~ 2 19644 6160 0 0 ~
/ 1
3 n42 ~ 2 18884 6192 0 0 ~
counter/resets vga_counter_resets 0
vss 2 19758 8903
/ 0
vdd 2 19758 8409
/ 0
pos_y_9_0_9 2 19038 8130
/ 0
pos_y_9_0_4 2 19038 8090
/ 0
pos_y_9_0_1 2 19038 8656
/ 0
pos_y_9_0_2 2 19038 8760
/ 0
pos_y_9_0_0 2 19038 8234
/ 0
pos_y_9_0_6 2 19598 8864
/ 0
pos_y_9_0_7 2 19678 8864
/ 0
pos_y_9_0_3 2 19398 8864
/ 0
pos_x_reset 2 20158 8058
/ 0
pos_x_7_0_6 2 19638 7954
/ 0
pos_x_7_0_1 2 19518 7954
/ 0
pos_x_7_0_5 2 20158 8584
/ 0
pos_x_7_0_4 2 20158 8488
/ 0
pos_x_7_0_0 2 20158 8234
/ 0
pos_y_reset 3 19838 8864
/ 0
pos_y_enable 3 19838 7954
/ 0
pos_y_9_0_8 3 19638 8864
/ 0
pos_y_9_0_5 3 19358 8864
/ 0
pos_x_7_0_7 3 19598 7954
/ 0
pos_x_7_0_2 3 19478 7954
/ 0
pos_x_7_0_3 3 19958 8864
/ 1
3 n23 ~ 2 19164 8662 0 0 ~
/ 1
3 n22 ~ 2 19324 8136 0 0 ~
/ 1
3 n26 ~ 2 19964 8136 0 0 ~
/ 1
3 n29 ~ 2 19564 8136 0 0 ~
/ 1
3 n19 ~ 2 19764 8168 0 0 ~
/ 1
3 n25 ~ 2 19084 8694 0 0 ~
/ 1
3 n27 ~ 2 20004 8136 0 0 ~
/ 1
3 n20 ~ 2 19244 8136 0 0 ~
/ 1
3 n24 ~ 2 19124 8136 0 0 ~
/ 1
3 n30 ~ 2 19684 8136 0 0 ~
/ 1
3 n31 ~ 2 20164 8136 0 0 ~
/ 1
3 n18 ~ 2 19884 8136 0 0 ~
/ 1
3 n21 ~ 2 19284 8136 0 0 ~
/ 1
3 n28 ~ 2 20044 8136 0 0 ~
/ 1
3 n17 ~ 2 19764 8662 0 0 ~
counter/pos_y_counter/U48 iv110 0
Y 2 15078 5724
/ 0
vss 2 15078 5939
/ 0
vdd 2 15078 5445
/ 0
A 2 15038 5724
counter/pos_y_counter/U36 iv110 0
Y 2 15318 6154
/ 0
vss 2 15318 5939
/ 0
vdd 2 15318 6433
/ 0
A 2 15278 6154
counter/pos_y_counter/U50 iv110 0
Y 2 15918 6712
/ 0
vss 2 15918 6927
/ 0
vdd 2 15918 6433
/ 0
A 2 15878 6712
counter/pos_y_counter/U63 iv110 0
Y 2 16398 7142
/ 0
vss 2 16398 6927
/ 0
vdd 2 16398 7421
/ 0
A 2 16358 7142
counter/pos_y_counter/U65 iv110 0
Y 2 16598 5166
/ 0
vss 2 16598 4951
/ 0
vdd 2 16598 5445
/ 0
A 2 16558 5166
counter/pos_y_counter/U61 iv110 0
Y 2 16478 7142
/ 0
vss 2 16478 6927
/ 0
vdd 2 16478 7421
/ 0
A 2 16438 7142
counter/pos_y_counter/U43 iv110 0
Y 2 17558 6154
/ 0
vss 2 17558 5939
/ 0
vdd 2 17558 6433
/ 0
A 2 17518 6154
counter/resets/U37 iv110 0
Y 2 20158 8130
/ 0
vss 2 20158 7915
/ 0
vdd 2 20158 8409
/ 0
A 2 20118 8130
counter/resets/U30 iv110 0
Y 2 19918 8130
/ 0
vss 2 19918 7915
/ 0
vdd 2 19918 8409
/ 0
A 2 19878 8130
counter/resets/U22 iv110 0
Y 2 19918 8688
/ 0
vss 2 19918 8903
/ 0
vdd 2 19918 8409
/ 0
A 2 19878 8688
counter/resets/U27 iv110 0
Y 2 19198 8130
/ 0
vss 2 19198 7915
/ 0
vdd 2 19198 8409
/ 0
A 2 19158 8130
counter/pos_x_counter/U47 iv110 0
Y 2 19718 5166
/ 0
vss 2 19718 4951
/ 0
vdd 2 19718 5445
/ 0
A 2 19678 5166
counter/pos_x_counter/U37 iv110 0
Y 2 18278 7142
/ 0
vss 2 18278 6927
/ 0
vdd 2 18278 7421
/ 0
A 2 18238 7142
counter/pos_x_counter/U51 iv110 0
Y 2 18358 7142
/ 0
vss 2 18358 6927
/ 0
vdd 2 18358 7421
/ 0
A 2 18318 7142
counter/pos_x_counter/U30 iv110 0
Y 2 19718 7142
/ 0
vss 2 19718 6927
/ 0
vdd 2 19718 7421
/ 0
A 2 19678 7142
counter/pos_x_counter/U52 iv110 0
Y 2 18078 7142
/ 0
vss 2 18078 6927
/ 0
vdd 2 18078 7421
/ 0
A 2 18038 7142
counter/pos_x_counter/U39 iv110 0
Y 2 18478 6154
/ 0
vss 2 18478 5939
/ 0
vdd 2 18478 6433
/ 0
A 2 18438 6154
triggers/U45 iv110 0
Y 2 14318 2760
/ 0
vss 2 14318 2975
/ 0
vdd 2 14318 2481
/ 0
A 2 14278 2760
triggers/U39 iv110 0
Y 2 14318 2202
/ 0
vss 2 14318 1987
/ 0
vdd 2 14318 2481
/ 0
A 2 14278 2202
triggers/U48 iv110 0
Y 2 14598 1772
/ 0
vss 2 14598 1987
/ 0
vdd 2 14598 1493
/ 0
A 2 14558 1772
triggers/U32 iv110 0
Y 2 14918 1772
/ 0
vss 2 14918 1987
/ 0
vdd 2 14918 1493
/ 0
A 2 14878 1772
triggers/U38 iv110 0
Y 2 14838 1772
/ 0
vss 2 14838 1987
/ 0
vdd 2 14838 1493
/ 0
A 2 14798 1772
triggers/U47 iv110 0
Y 2 15318 2202
/ 0
vss 2 15318 1987
/ 0
vdd 2 15318 2481
/ 0
A 2 15278 2202
triggers/U46 iv110 0
Y 2 15478 2202
/ 0
vss 2 15478 1987
/ 0
vdd 2 15478 2481
/ 0
A 2 15438 2202
triggers/U24 iv110 0
Y 2 15798 2760
/ 0
vss 2 15798 2975
/ 0
vdd 2 15798 2481
/ 0
A 2 15758 2760
field_check/U26 iv110 0
Y 2 14198 11094
/ 0
vss 2 14198 10879
/ 0
vdd 2 14198 11373
/ 0
A 2 14158 11094
field_check/U35 iv110 0
Y 2 14118 11094
/ 0
vss 2 14118 10879
/ 0
vdd 2 14118 11373
/ 0
A 2 14078 11094
field_check/U38 iv110 0
Y 2 14518 11652
/ 0
vss 2 14518 11867
/ 0
vdd 2 14518 11373
/ 0
A 2 14478 11652
field_check/U23 iv110 0
Y 2 14758 11652
/ 0
vss 2 14758 11867
/ 0
vdd 2 14758 11373
/ 0
A 2 14718 11652
field_check/U20 iv110 0
Y 2 15758 10106
/ 0
vss 2 15758 9891
/ 0
vdd 2 15758 10385
/ 0
A 2 15718 10106
read_and_output/U7 iv110 0
Y 2 11078 9676
/ 0
vss 2 11078 9891
/ 0
vdd 2 11078 9397
/ 0
A 2 11038 9676
sync/U42 iv110 0
Y 2 6878 8688
/ 0
vss 2 6878 8903
/ 0
vdd 2 6878 8409
/ 0
A 2 6838 8688
sync/U36 iv110 0
Y 2 8278 8130
/ 0
vss 2 8278 7915
/ 0
vdd 2 8278 8409
/ 0
A 2 8238 8130
sync/U31 iv110 0
Y 2 8238 9676
/ 0
vss 2 8238 9891
/ 0
vdd 2 8238 9397
/ 0
A 2 8198 9676
sync/U41 iv110 0
Y 2 8358 9118
/ 0
vss 2 8358 8903
/ 0
vdd 2 8358 9397
/ 0
A 2 8318 9118
field_translation/U27 iv110 0
Y 2 1558 11094
/ 0
vss 2 1558 10879
/ 0
vdd 2 1558 11373
/ 0
A 2 1518 11094
field_translation/U8 iv110 0
Y 2 2958 7142
/ 0
vss 2 2958 6927
/ 0
vdd 2 2958 7421
/ 0
A 2 2918 7142
field_translation/U30 iv110 0
Y 2 2798 8688
/ 0
vss 2 2798 8903
/ 0
vdd 2 2798 8409
/ 0
A 2 2758 8688
field_translation/U4 iv110 0
Y 2 1638 7700
/ 0
vss 2 1638 7915
/ 0
vdd 2 1638 7421
/ 0
A 2 1598 7700
field_translation/U24 iv110 0
Y 2 1638 7142
/ 0
vss 2 1638 6927
/ 0
vdd 2 1638 7421
/ 0
A 2 1598 7142
field_translation/U6 iv110 0
Y 2 5398 7142
/ 0
vss 2 5398 6927
/ 0
vdd 2 5398 7421
/ 0
A 2 5358 7142
field_translation/mem_addr_counter/U60 iv110 0
Y 2 4078 11652
/ 0
vss 2 4078 11867
/ 0
vdd 2 4078 11373
/ 0
A 2 4038 11652
field_translation/mem_addr_counter/U68 iv110 0
Y 2 3998 11652
/ 0
vss 2 3998 11867
/ 0
vdd 2 3998 11373
/ 0
A 2 3958 11652
field_translation/mem_addr_counter/U77 iv110 0
Y 2 4078 10664
/ 0
vss 2 4078 10879
/ 0
vdd 2 4078 10385
/ 0
A 2 4038 10664
field_translation/mem_addr_counter/U96 iv110 0
Y 2 3758 11094
/ 0
vss 2 3758 10879
/ 0
vdd 2 3758 11373
/ 0
A 2 3718 11094
field_translation/mem_addr_counter/U92 iv110 0
Y 2 3358 11094
/ 0
vss 2 3358 10879
/ 0
vdd 2 3358 11373
/ 0
A 2 3318 11094
field_translation/mem_addr_counter/U87 iv110 0
Y 2 3758 9676
/ 0
vss 2 3758 9891
/ 0
vdd 2 3758 9397
/ 0
A 2 3718 9676
field_translation/mem_addr_counter/U91 iv110 0
Y 2 3878 9676
/ 0
vss 2 3878 9891
/ 0
vdd 2 3878 9397
/ 0
A 2 3838 9676
field_translation/mem_addr_counter/U52 iv110 0
Y 2 2638 11094
/ 0
vss 2 2638 10879
/ 0
vdd 2 2638 11373
/ 0
A 2 2598 11094
field_translation/mem_addr_counter/U39 iv110 0
Y 2 2358 10664
/ 0
vss 2 2358 10879
/ 0
vdd 2 2358 10385
/ 0
A 2 2318 10664
field_translation_reset/U8 iv110 0
Y 2 7078 3190
/ 0
vss 2 7078 2975
/ 0
vdd 2 7078 3469
/ 0
A 2 7038 3190
field_translation_reset/U46 iv110 0
Y 2 7278 1214
/ 0
vss 2 7278 999
/ 0
vdd 2 7278 1493
/ 0
A 2 7238 1214
field_translation_reset/U6 iv110 0
Y 2 7198 1214
/ 0
vss 2 7198 999
/ 0
vdd 2 7198 1493
/ 0
A 2 7158 1214
field_translation_reset/U50 iv110 0
Y 2 7318 2760
/ 0
vss 2 7318 2975
/ 0
vdd 2 7318 2481
/ 0
A 2 7278 2760
field_translation_reset/U52 iv110 0
Y 2 7318 2202
/ 0
vss 2 7318 1987
/ 0
vdd 2 7318 2481
/ 0
A 2 7278 2202
field_translation_reset/U12 iv110 0
Y 2 7838 1214
/ 0
vss 2 7838 999
/ 0
vdd 2 7838 1493
/ 0
A 2 7798 1214
field_translation_reset/U4 iv110 0
Y 2 8358 2760
/ 0
vss 2 8358 2975
/ 0
vdd 2 8358 2481
/ 0
A 2 8318 2760
field_translation_reset/U56 iv110 0
Y 2 8558 3748
/ 0
vss 2 8558 3963
/ 0
vdd 2 8558 3469
/ 0
A 2 8518 3748
field_translation_reset/U62 iv110 0
Y 2 8558 3190
/ 0
vss 2 8558 2975
/ 0
vdd 2 8558 3469
/ 0
A 2 8518 3190
field_translation_reset/U10 iv110 0
Y 2 8878 2760
/ 0
vss 2 8878 2975
/ 0
vdd 2 8878 2481
/ 0
A 2 8838 2760
field_translation_reset/U55 iv110 0
Y 2 9478 3190
/ 0
vss 2 9478 2975
/ 0
vdd 2 9478 3469
/ 0
A 2 9438 3190
field_translation_reset/U37 iv110 0
Y 2 9358 3748
/ 0
vss 2 9358 3963
/ 0
vdd 2 9358 3469
/ 0
A 2 9318 3748
field_translation_reset/U59 iv110 0
Y 2 10038 2760
/ 0
vss 2 10038 2975
/ 0
vdd 2 10038 2481
/ 0
A 2 9998 2760
field_translation_reset/mem_addr_counter/U21 iv110 0
Y 2 11038 5724
/ 0
vss 2 11038 5939
/ 0
vdd 2 11038 5445
/ 0
A 2 10998 5724
field_translation_reset/mem_addr_counter/U34 iv110 0
Y 2 11158 5724
/ 0
vss 2 11158 5939
/ 0
vdd 2 11158 5445
/ 0
A 2 11118 5724
field_translation_reset/mem_addr_counter/U27 iv110 0
Y 2 10758 5724
/ 0
vss 2 10758 5939
/ 0
vdd 2 10758 5445
/ 0
A 2 10718 5724
field_translation_reset/mem_addr_counter/U32 iv110 0
Y 2 10278 5724
/ 0
vss 2 10278 5939
/ 0
vdd 2 10278 5445
/ 0
A 2 10238 5724
counter/pos_y_counter/U45 ex210 0
vss 2 14758 5939
/ 0
vdd 2 14758 5445
/ 0
B 2 14918 5724
/ 0
Y 2 14878 5764
/ 0
A 2 14758 5724
counter/pos_y_counter/U44 ex210 0
vss 2 14758 5939
/ 0
vdd 2 14758 6433
/ 0
B 2 14918 6154
/ 0
Y 2 14878 6114
/ 0
A 2 14758 6154
counter/pos_y_counter/U54 ex210 0
vss 2 15358 5939
/ 0
vdd 2 15358 6433
/ 0
B 2 15518 6154
/ 0
Y 2 15478 6114
/ 0
A 2 15358 6154
counter/pos_y_counter/U55 ex210 0
vss 2 15958 5939
/ 0
vdd 2 15958 5445
/ 0
B 2 16118 5724
/ 0
Y 2 16078 5764
/ 0
A 2 15958 5724
counter/pos_y_counter/U51 ex210 0
vss 2 15598 6927
/ 0
vdd 2 15598 6433
/ 0
B 2 15758 6712
/ 0
Y 2 15718 6752
/ 0
A 2 15598 6712
counter/pos_y_counter/U56 ex210 0
vss 2 15878 6927
/ 0
vdd 2 15878 7421
/ 0
B 2 16038 7142
/ 0
Y 2 15998 7102
/ 0
A 2 15878 7142
counter/pos_y_counter/U49 ex210 0
vss 2 15958 6927
/ 0
vdd 2 15958 6433
/ 0
B 2 16118 6712
/ 0
Y 2 16078 6752
/ 0
A 2 15958 6712
counter/pos_y_counter/U40 ex210 0
vss 2 16878 5939
/ 0
vdd 2 16878 6433
/ 0
B 2 17038 6154
/ 0
Y 2 16998 6114
/ 0
A 2 16878 6154
counter/pos_y_counter/U39 ex210 0
vss 2 17158 5939
/ 0
vdd 2 17158 6433
/ 0
B 2 17318 6154
/ 0
Y 2 17278 6114
/ 0
A 2 17158 6154
counter/pos_y_counter/U38 ex210 0
vss 2 17318 5939
/ 0
vdd 2 17318 5445
/ 0
B 2 17478 5724
/ 0
Y 2 17438 5764
/ 0
A 2 17318 5724
counter/pos_x_counter/U42 ex210 0
vss 2 19038 6927
/ 0
vdd 2 19038 6433
/ 0
B 2 19198 6712
/ 0
Y 2 19158 6752
/ 0
A 2 19038 6712
counter/pos_x_counter/U40 ex210 0
vss 2 19318 6927
/ 0
vdd 2 19318 6433
/ 0
B 2 19478 6712
/ 0
Y 2 19438 6752
/ 0
A 2 19318 6712
counter/pos_x_counter/U32 ex210 0
vss 2 18398 6927
/ 0
vdd 2 18398 7421
/ 0
B 2 18558 7142
/ 0
Y 2 18518 7102
/ 0
A 2 18398 7142
counter/pos_x_counter/U33 ex210 0
vss 2 18478 5939
/ 0
vdd 2 18478 5445
/ 0
B 2 18638 5724
/ 0
Y 2 18598 5764
/ 0
A 2 18478 5724
counter/pos_x_counter/U43 ex210 0
vss 2 17598 6927
/ 0
vdd 2 17598 7421
/ 0
B 2 17758 7142
/ 0
Y 2 17718 7102
/ 0
A 2 17598 7142
counter/pos_x_counter/U44 ex210 0
vss 2 18518 5939
/ 0
vdd 2 18518 6433
/ 0
B 2 18678 6154
/ 0
Y 2 18638 6114
/ 0
A 2 18518 6154
counter/pos_x_counter/U34 ex210 0
vss 2 17598 6927
/ 0
vdd 2 17598 6433
/ 0
B 2 17758 6712
/ 0
Y 2 17718 6752
/ 0
A 2 17598 6712
counter/pos_x_counter/U38 ex210 0
vss 2 17598 4951
/ 0
vdd 2 17598 5445
/ 0
B 2 17758 5166
/ 0
Y 2 17718 5126
/ 0
A 2 17598 5166
field_translation/U34 ex210 0
vss 2 1798 7915
/ 0
vdd 2 1798 7421
/ 0
B 2 1958 7700
/ 0
Y 2 1918 7740
/ 0
A 2 1798 7700
field_translation_reset/mem_addr_counter/U29 ex210 0
vss 2 11518 5939
/ 0
vdd 2 11518 5445
/ 0
B 2 11678 5724
/ 0
Y 2 11638 5764
/ 0
A 2 11518 5724
field_translation_reset/mem_addr_counter/U25 ex210 0
vss 2 11238 5939
/ 0
vdd 2 11238 5445
/ 0
B 2 11398 5724
/ 0
Y 2 11358 5764
/ 0
A 2 11238 5724
field_translation_reset/mem_addr_counter/U23 ex210 0
vss 2 10678 4951
/ 0
vdd 2 10678 5445
/ 0
B 2 10838 5166
/ 0
Y 2 10798 5126
/ 0
A 2 10678 5166
field_translation_reset/mem_addr_counter/U28 ex210 0
vss 2 10118 4951
/ 0
vdd 2 10118 5445
/ 0
B 2 10278 5166
/ 0
Y 2 10238 5126
/ 0
A 2 10118 5166
field_translation_reset/mem_addr_counter/U24 ex210 0
vss 2 10398 4951
/ 0
vdd 2 10398 5445
/ 0
B 2 10558 5166
/ 0
Y 2 10518 5126
/ 0
A 2 10398 5166
counter/pos_y_counter/state_reg_7_inst dfr11 0
R 2 14838 5198
/ 0
D 2 14758 5198
/ 0
CK 2 14918 5166
/ 0
Q 2 15558 5198
/ 0
vdd 2 14758 5445
/ 0
vss 2 14758 4951
counter/pos_y_counter/state_reg_3_inst dfr11 0
R 2 14838 6680
/ 0
D 2 14758 6680
/ 0
CK 2 14918 6712
/ 0
Q 2 15558 6680
/ 0
vdd 2 14758 6433
/ 0
vss 2 14758 6927
counter/pos_y_counter/state_reg_4_inst dfr11 0
R 2 14838 7174
/ 0
D 2 14758 7174
/ 0
CK 2 14918 7142
/ 0
Q 2 15558 7174
/ 0
vdd 2 14758 7421
/ 0
vss 2 14758 6927
counter/pos_y_counter/state_reg_6_inst dfr11 0
R 2 15198 5692
/ 0
D 2 15118 5692
/ 0
CK 2 15278 5724
/ 0
Q 2 15918 5692
/ 0
vdd 2 15118 5445
/ 0
vss 2 15118 5939
counter/pos_y_counter/state_reg_5_inst dfr11 0
R 2 15718 5198
/ 0
D 2 15638 5198
/ 0
CK 2 15798 5166
/ 0
Q 2 16438 5198
/ 0
vdd 2 15638 5445
/ 0
vss 2 15638 4951
counter/pos_y_counter/state_reg_1_inst dfr11 0
R 2 15718 6186
/ 0
D 2 15638 6186
/ 0
CK 2 15798 6154
/ 0
Q 2 16438 6186
/ 0
vdd 2 15638 6433
/ 0
vss 2 15638 5939
counter/pos_y_counter/state_reg_9_inst dfr11 0
R 2 16678 7174
/ 0
D 2 16598 7174
/ 0
CK 2 16758 7142
/ 0
Q 2 17398 7174
/ 0
vdd 2 16598 7421
/ 0
vss 2 16598 6927
counter/pos_y_counter/state_reg_8_inst dfr11 0
R 2 16558 5692
/ 0
D 2 16478 5692
/ 0
CK 2 16638 5724
/ 0
Q 2 17278 5692
/ 0
vdd 2 16478 5445
/ 0
vss 2 16478 5939
counter/pos_y_counter/state_reg_2_inst dfr11 0
R 2 16438 6680
/ 0
D 2 16358 6680
/ 0
CK 2 16518 6712
/ 0
Q 2 17158 6680
/ 0
vdd 2 16358 6433
/ 0
vss 2 16358 6927
counter/pos_y_counter/state_reg_0_inst dfr11 0
R 2 16838 5198
/ 0
D 2 16758 5198
/ 0
CK 2 16918 5166
/ 0
Q 2 17558 5198
/ 0
vdd 2 16758 5445
/ 0
vss 2 16758 4951
counter/pos_x_counter/state_reg_5_inst dfr11 0
R 2 18838 5692
/ 0
D 2 18758 5692
/ 0
CK 2 18918 5724
/ 0
Q 2 19558 5692
/ 0
vdd 2 18758 5445
/ 0
vss 2 18758 5939
counter/pos_x_counter/state_reg_4_inst dfr11 0
R 2 18918 5198
/ 0
D 2 18838 5198
/ 0
CK 2 18998 5166
/ 0
Q 2 19638 5198
/ 0
vdd 2 18838 5445
/ 0
vss 2 18838 4951
counter/pos_x_counter/state_reg_3_inst dfr11 0
R 2 18758 7174
/ 0
D 2 18678 7174
/ 0
CK 2 18838 7142
/ 0
Q 2 19478 7174
/ 0
vdd 2 18678 7421
/ 0
vss 2 18678 6927
counter/pos_x_counter/state_reg_7_inst dfr11 0
R 2 18278 6680
/ 0
D 2 18198 6680
/ 0
CK 2 18358 6712
/ 0
Q 2 18998 6680
/ 0
vdd 2 18198 6433
/ 0
vss 2 18198 6927
counter/pos_x_counter/state_reg_6_inst dfr11 0
R 2 18878 6186
/ 0
D 2 18798 6186
/ 0
CK 2 18958 6154
/ 0
Q 2 19598 6186
/ 0
vdd 2 18798 6433
/ 0
vss 2 18798 5939
counter/pos_x_counter/state_reg_1_inst dfr11 0
R 2 17958 5198
/ 0
D 2 17878 5198
/ 0
CK 2 18038 5166
/ 0
Q 2 18678 5198
/ 0
vdd 2 17878 5445
/ 0
vss 2 17878 4951
counter/pos_x_counter/state_reg_0_inst dfr11 0
R 2 17678 6186
/ 0
D 2 17598 6186
/ 0
CK 2 17758 6154
/ 0
Q 2 18398 6186
/ 0
vdd 2 17598 6433
/ 0
vss 2 17598 5939
counter/pos_x_counter/state_reg_2_inst dfr11 0
R 2 17678 5692
/ 0
D 2 17598 5692
/ 0
CK 2 17758 5724
/ 0
Q 2 18398 5692
/ 0
vdd 2 17598 5445
/ 0
vss 2 17598 5939
field_check/end_field_line_state_reg dfr11 0
R 2 15398 11620
/ 0
D 2 15318 11620
/ 0
CK 2 15478 11652
/ 0
Q 2 16118 11620
/ 0
vdd 2 15318 11373
/ 0
vss 2 15318 11867
field_check/in_field_state_reg dfr11 0
R 2 15638 11126
/ 0
D 2 15558 11126
/ 0
CK 2 15718 11094
/ 0
Q 2 16358 11126
/ 0
vdd 2 15558 11373
/ 0
vss 2 15558 10879
sync/v_sync_state_reg dfr11 0
R 2 7198 8162
/ 0
D 2 7118 8162
/ 0
CK 2 7278 8130
/ 0
Q 2 7918 8162
/ 0
vdd 2 7118 8409
/ 0
vss 2 7118 7915
sync/h_sync_state_reg dfr11 0
R 2 7318 9644
/ 0
D 2 7238 9644
/ 0
CK 2 7398 9676
/ 0
Q 2 8038 9644
/ 0
vdd 2 7238 9397
/ 0
vss 2 7238 9891
field_translation/mem_addr_counter/state_reg_0_inst dfr11 0
R 2 4518 11126
/ 0
D 2 4438 11126
/ 0
CK 2 4598 11094
/ 0
Q 2 5238 11126
/ 0
vdd 2 4438 11373
/ 0
vss 2 4438 10879
field_translation/mem_addr_counter/state_reg_2_inst dfr11 0
R 2 4198 11620
/ 0
D 2 4118 11620
/ 0
CK 2 4278 11652
/ 0
Q 2 4918 11620
/ 0
vdd 2 4118 11373
/ 0
vss 2 4118 11867
field_translation/mem_addr_counter/state_reg_7_inst dfr11 0
R 2 4238 10632
/ 0
D 2 4158 10632
/ 0
CK 2 4318 10664
/ 0
Q 2 4958 10632
/ 0
vdd 2 4158 10385
/ 0
vss 2 4158 10879
field_translation/mem_addr_counter/state_reg_6_inst dfr11 0
R 2 4358 10138
/ 0
D 2 4278 10138
/ 0
CK 2 4438 10106
/ 0
Q 2 5078 10138
/ 0
vdd 2 4278 10385
/ 0
vss 2 4278 9891
field_translation/mem_addr_counter/state_reg_3_inst dfr11 0
R 2 4438 9644
/ 0
D 2 4358 9644
/ 0
CK 2 4518 9676
/ 0
Q 2 5158 9644
/ 0
vdd 2 4358 9397
/ 0
vss 2 4358 9891
field_translation/mem_addr_counter/state_reg_5_inst dfr11 0
R 2 3278 9150
/ 0
D 2 3198 9150
/ 0
CK 2 3358 9118
/ 0
Q 2 3998 9150
/ 0
vdd 2 3198 9397
/ 0
vss 2 3198 8903
field_translation/mem_addr_counter/state_reg_4_inst dfr11 0
R 2 2398 9150
/ 0
D 2 2318 9150
/ 0
CK 2 2478 9118
/ 0
Q 2 3118 9150
/ 0
vdd 2 2318 9397
/ 0
vss 2 2318 8903
field_translation/mem_addr_counter/state_reg_1_inst dfr11 0
R 2 2398 9644
/ 0
D 2 2318 9644
/ 0
CK 2 2478 9676
/ 0
Q 2 3118 9644
/ 0
vdd 2 2318 9397
/ 0
vss 2 2318 9891
field_translation_reset/mem_addr_counter/state_reg_4_inst dfr11 0
R 2 11038 5198
/ 0
D 2 10958 5198
/ 0
CK 2 11118 5166
/ 0
Q 2 11758 5198
/ 0
vdd 2 10958 5445
/ 0
vss 2 10958 4951
field_translation_reset/mem_addr_counter/state_reg_2_inst dfr11 0
R 2 11038 4210
/ 0
D 2 10958 4210
/ 0
CK 2 11118 4178
/ 0
Q 2 11758 4210
/ 0
vdd 2 10958 4457
/ 0
vss 2 10958 3963
field_translation_reset/mem_addr_counter/state_reg_1_inst dfr11 0
R 2 11038 4704
/ 0
D 2 10958 4704
/ 0
CK 2 11118 4736
/ 0
Q 2 11758 4704
/ 0
vdd 2 10958 4457
/ 0
vss 2 10958 4951
field_translation_reset/mem_addr_counter/state_reg_3_inst dfr11 0
R 2 10198 4210
/ 0
D 2 10118 4210
/ 0
CK 2 10278 4178
/ 0
Q 2 10918 4210
/ 0
vdd 2 10118 4457
/ 0
vss 2 10118 3963
field_translation_reset/mem_addr_counter/state_reg_0_inst dfr11 0
R 2 10198 4704
/ 0
D 2 10118 4704
/ 0
CK 2 10278 4736
/ 0
Q 2 10918 4704
/ 0
vdd 2 10118 4457
/ 0
vss 2 10118 4951
counter/pos_y_counter/U37 no210 0
B 2 15198 6154
/ 0
A 2 15158 6186
/ 0
vss 2 15158 5939
/ 0
vdd 2 15158 6433
/ 0
Y 2 15238 6186
counter/pos_y_counter/U57 no210 0
B 2 16398 5724
/ 0
A 2 16358 5692
/ 0
vss 2 16358 5939
/ 0
vdd 2 16358 5445
/ 0
Y 2 16438 5692
counter/pos_y_counter/U47 no210 0
B 2 16278 7142
/ 0
A 2 16238 7174
/ 0
vss 2 16238 6927
/ 0
vdd 2 16238 7421
/ 0
Y 2 16318 7174
counter/pos_y_counter/U53 no210 0
B 2 16678 6154
/ 0
A 2 16638 6186
/ 0
vss 2 16638 5939
/ 0
vdd 2 16638 6433
/ 0
Y 2 16718 6186
counter/pos_y_counter/U41 no210 0
B 2 17518 6712
/ 0
A 2 17478 6680
/ 0
vss 2 17478 6927
/ 0
vdd 2 17478 6433
/ 0
Y 2 17558 6680
counter/resets/U36 no210 0
B 2 19998 8688
/ 0
A 2 19958 8656
/ 0
vss 2 19958 8903
/ 0
vdd 2 19958 8409
/ 0
Y 2 20038 8656
counter/resets/U35 no210 0
B 2 20118 8688
/ 0
A 2 20078 8656
/ 0
vss 2 20078 8903
/ 0
vdd 2 20078 8409
/ 0
Y 2 20158 8656
counter/resets/U21 no210 0
B 2 19798 8130
/ 0
A 2 19758 8162
/ 0
vss 2 19758 7915
/ 0
vdd 2 19758 8409
/ 0
Y 2 19838 8162
counter/resets/U20 no210 0
B 2 19798 8688
/ 0
A 2 19758 8656
/ 0
vss 2 19758 8903
/ 0
vdd 2 19758 8409
/ 0
Y 2 19838 8656
counter/resets/U32 no210 0
B 2 19518 8688
/ 0
A 2 19478 8656
/ 0
vss 2 19478 8903
/ 0
vdd 2 19478 8409
/ 0
Y 2 19558 8656
counter/resets/U24 no210 0
B 2 19278 8688
/ 0
A 2 19238 8656
/ 0
vss 2 19238 8903
/ 0
vdd 2 19238 8409
/ 0
Y 2 19318 8656
counter/resets/U29 no210 0
B 2 19398 8688
/ 0
A 2 19358 8656
/ 0
vss 2 19358 8903
/ 0
vdd 2 19358 8409
/ 0
Y 2 19438 8656
counter/pos_x_counter/U35 no210 0
B 2 18758 5166
/ 0
A 2 18718 5198
/ 0
vss 2 18718 4951
/ 0
vdd 2 18718 5445
/ 0
Y 2 18798 5198
counter/pos_x_counter/U31 no210 0
B 2 19638 5724
/ 0
A 2 19598 5692
/ 0
vss 2 19598 5939
/ 0
vdd 2 19598 5445
/ 0
Y 2 19678 5692
counter/pos_x_counter/U45 no210 0
B 2 17958 7142
/ 0
A 2 17918 7174
/ 0
vss 2 17918 6927
/ 0
vdd 2 17918 7421
/ 0
Y 2 17998 7174
counter/pos_x_counter/U49 no210 0
B 2 18078 6712
/ 0
A 2 18038 6680
/ 0
vss 2 18038 6927
/ 0
vdd 2 18038 6433
/ 0
Y 2 18118 6680
triggers/U33 no210 0
B 2 14838 1214
/ 0
A 2 14798 1246
/ 0
vss 2 14798 999
/ 0
vdd 2 14798 1493
/ 0
Y 2 14878 1246
triggers/U37 no210 0
B 2 15198 2202
/ 0
A 2 15158 2234
/ 0
vss 2 15158 1987
/ 0
vdd 2 15158 2481
/ 0
Y 2 15238 2234
triggers/U25 no210 0
B 2 15798 2202
/ 0
A 2 15758 2234
/ 0
vss 2 15758 1987
/ 0
vdd 2 15758 2481
/ 0
Y 2 15838 2234
triggers/U23 no210 0
B 2 15678 2202
/ 0
A 2 15638 2234
/ 0
vss 2 15638 1987
/ 0
vdd 2 15638 2481
/ 0
Y 2 15718 2234
field_check/U25 no210 0
B 2 13958 10106
/ 0
A 2 13918 10138
/ 0
vss 2 13918 9891
/ 0
vdd 2 13918 10385
/ 0
Y 2 13998 10138
field_check/U34 no210 0
B 2 14078 11652
/ 0
A 2 14038 11620
/ 0
vss 2 14038 11867
/ 0
vdd 2 14038 11373
/ 0
Y 2 14118 11620
field_check/U37 no210 0
B 2 13958 11652
/ 0
A 2 13918 11620
/ 0
vss 2 13918 11867
/ 0
vdd 2 13918 11373
/ 0
Y 2 13998 11620
field_check/U24 no210 0
B 2 14278 11652
/ 0
A 2 14238 11620
/ 0
vss 2 14238 11867
/ 0
vdd 2 14238 11373
/ 0
Y 2 14318 11620
read_and_output/U6 no210 0
B 2 11078 8130
/ 0
A 2 11038 8162
/ 0
vss 2 11038 7915
/ 0
vdd 2 11038 8409
/ 0
Y 2 11118 8162
sync/U32 no210 0
B 2 8238 9118
/ 0
A 2 8198 9150
/ 0
vss 2 8198 8903
/ 0
vdd 2 8198 9397
/ 0
Y 2 8278 9150
sync/U39 no210 0
B 2 8518 9676
/ 0
A 2 8478 9644
/ 0
vss 2 8478 9891
/ 0
vdd 2 8478 9397
/ 0
Y 2 8558 9644
field_translation/U32 no210 0
B 2 1398 6712
/ 0
A 2 1358 6680
/ 0
vss 2 1358 6927
/ 0
vdd 2 1358 6433
/ 0
Y 2 1438 6680
field_translation/U25 no210 0
B 2 1718 8130
/ 0
A 2 1678 8162
/ 0
vss 2 1678 7915
/ 0
vdd 2 1678 8409
/ 0
Y 2 1758 8162
field_translation/U29 no210 0
B 2 3038 6154
/ 0
A 2 2998 6186
/ 0
vss 2 2998 5939
/ 0
vdd 2 2998 6433
/ 0
Y 2 3078 6186
field_translation/mem_addr_counter/U82 no210 0
B 2 4838 9118
/ 0
A 2 4798 9150
/ 0
vss 2 4798 8903
/ 0
vdd 2 4798 9397
/ 0
Y 2 4878 9150
field_translation/mem_addr_counter/U65 no210 0
B 2 3878 11094
/ 0
A 2 3838 11126
/ 0
vss 2 3838 10879
/ 0
vdd 2 3838 11373
/ 0
Y 2 3918 11126
field_translation/mem_addr_counter/U69 no210 0
B 2 3838 11652
/ 0
A 2 3798 11620
/ 0
vss 2 3798 11867
/ 0
vdd 2 3798 11373
/ 0
Y 2 3878 11620
field_translation/mem_addr_counter/U88 no210 0
B 2 4158 9676
/ 0
A 2 4118 9644
/ 0
vss 2 4118 9891
/ 0
vdd 2 4118 9397
/ 0
Y 2 4198 9644
field_translation/mem_addr_counter/U55 no210 0
B 2 3158 11094
/ 0
A 2 3118 11126
/ 0
vss 2 3118 10879
/ 0
vdd 2 3118 11373
/ 0
Y 2 3198 11126
field_translation/mem_addr_counter/U86 no210 0
B 2 3238 11652
/ 0
A 2 3198 11620
/ 0
vss 2 3198 11867
/ 0
vdd 2 3198 11373
/ 0
Y 2 3278 11620
field_translation/mem_addr_counter/U54 no210 0
B 2 3438 10664
/ 0
A 2 3398 10632
/ 0
vss 2 3398 10879
/ 0
vdd 2 3398 10385
/ 0
Y 2 3478 10632
field_translation/mem_addr_counter/U94 no210 0
B 2 2758 11652
/ 0
A 2 2718 11620
/ 0
vss 2 2718 11867
/ 0
vdd 2 2718 11373
/ 0
Y 2 2798 11620
field_translation/mem_addr_counter/U93 no210 0
B 2 2918 11652
/ 0
A 2 2878 11620
/ 0
vss 2 2878 11867
/ 0
vdd 2 2878 11373
/ 0
Y 2 2958 11620
field_translation/mem_addr_counter/U53 no210 0
B 2 3038 11652
/ 0
A 2 2998 11620
/ 0
vss 2 2998 11867
/ 0
vdd 2 2998 11373
/ 0
Y 2 3078 11620
field_translation/mem_addr_counter/U40 no210 0
B 2 2358 11652
/ 0
A 2 2318 11620
/ 0
vss 2 2318 11867
/ 0
vdd 2 2318 11373
/ 0
Y 2 2398 11620
field_translation/mem_addr_counter/U51 no210 0
B 2 2478 11652
/ 0
A 2 2438 11620
/ 0
vss 2 2438 11867
/ 0
vdd 2 2438 11373
/ 0
Y 2 2518 11620
field_translation/mem_addr_counter/U85 no210 0
B 2 2598 11652
/ 0
A 2 2558 11620
/ 0
vss 2 2558 11867
/ 0
vdd 2 2558 11373
/ 0
Y 2 2638 11620
field_translation_reset/U7 no210 0
B 2 6558 226
/ 0
A 2 6518 258
/ 0
vss 2 6518 11
/ 0
vdd 2 6518 505
/ 0
Y 2 6598 258
field_translation_reset/U5 no210 0
B 2 7198 784
/ 0
A 2 7158 752
/ 0
vss 2 7158 999
/ 0
vdd 2 7158 505
/ 0
Y 2 7238 752
field_translation_reset/U47 no210 0
B 2 7678 3190
/ 0
A 2 7638 3222
/ 0
vss 2 7638 2975
/ 0
vdd 2 7638 3469
/ 0
Y 2 7718 3222
field_translation_reset/U44 no210 0
B 2 7518 2760
/ 0
A 2 7478 2728
/ 0
vss 2 7478 2975
/ 0
vdd 2 7478 2481
/ 0
Y 2 7558 2728
field_translation_reset/U51 no210 0
B 2 7398 2760
/ 0
A 2 7358 2728
/ 0
vss 2 7358 2975
/ 0
vdd 2 7358 2481
/ 0
Y 2 7438 2728
field_translation_reset/U3 no210 0
B 2 7918 1214
/ 0
A 2 7878 1246
/ 0
vss 2 7878 999
/ 0
vdd 2 7878 1493
/ 0
Y 2 7958 1246
field_translation_reset/U9 no210 0
B 2 7838 784
/ 0
A 2 7798 752
/ 0
vss 2 7798 999
/ 0
vdd 2 7798 505
/ 0
Y 2 7878 752
field_translation_reset/U11 no210 0
B 2 7838 226
/ 0
A 2 7798 258
/ 0
vss 2 7798 11
/ 0
vdd 2 7798 505
/ 0
Y 2 7878 258
field_translation_reset/U61 no210 0
B 2 8878 2202
/ 0
A 2 8838 2234
/ 0
vss 2 8838 1987
/ 0
vdd 2 8838 2481
/ 0
Y 2 8918 2234
field_translation_reset/U40 no210 0
B 2 9038 3748
/ 0
A 2 8998 3716
/ 0
vss 2 8998 3963
/ 0
vdd 2 8998 3469
/ 0
Y 2 9078 3716
field_translation_reset/mem_addr_counter/U22 no210 0
B 2 10878 5724
/ 0
A 2 10838 5692
/ 0
vss 2 10838 5939
/ 0
vdd 2 10838 5445
/ 0
Y 2 10918 5692
field_translation_reset/mem_addr_counter/U26 no210 0
B 2 10358 5724
/ 0
A 2 10318 5692
/ 0
vss 2 10318 5939
/ 0
vdd 2 10318 5445
/ 0
Y 2 10398 5692
field_translation_reset/mem_addr_counter/U30 no210 0
B 2 10158 5724
/ 0
A 2 10118 5692
/ 0
vss 2 10118 5939
/ 0
vdd 2 10118 5445
/ 0
Y 2 10198 5692
counter/pos_y_counter/U46 na210 0
Y 2 15118 6154
/ 0
B 2 15078 6154
/ 0
A 2 15038 6154
/ 0
vdd 2 15038 6433
/ 0
vss 2 15038 5939
counter/pos_y_counter/U58 na210 0
Y 2 16318 5724
/ 0
B 2 16278 5724
/ 0
A 2 16238 5724
/ 0
vdd 2 16238 5445
/ 0
vss 2 16238 5939
counter/pos_y_counter/U52 na210 0
Y 2 16838 6154
/ 0
B 2 16798 6154
/ 0
A 2 16758 6154
/ 0
vdd 2 16758 6433
/ 0
vss 2 16758 5939
counter/pos_y_counter/U60 na210 0
Y 2 16318 6712
/ 0
B 2 16278 6712
/ 0
A 2 16238 6712
/ 0
vdd 2 16238 6433
/ 0
vss 2 16238 6927
counter/pos_y_counter/U42 na210 0
Y 2 17358 6712
/ 0
B 2 17318 6712
/ 0
A 2 17278 6712
/ 0
vdd 2 17278 6433
/ 0
vss 2 17278 6927
counter/resets/U34 na210 0
Y 2 19558 8130
/ 0
B 2 19518 8130
/ 0
A 2 19478 8130
/ 0
vdd 2 19478 8409
/ 0
vss 2 19478 7915
counter/resets/U33 na210 0
Y 2 19678 8130
/ 0
B 2 19638 8130
/ 0
A 2 19598 8130
/ 0
vdd 2 19598 8409
/ 0
vss 2 19598 7915
counter/resets/U25 na210 0
Y 2 19118 8130
/ 0
B 2 19078 8130
/ 0
A 2 19038 8130
/ 0
vdd 2 19038 8409
/ 0
vss 2 19038 7915
counter/pos_x_counter/U46 na210 0
Y 2 19678 6712
/ 0
B 2 19638 6712
/ 0
A 2 19598 6712
/ 0
vdd 2 19598 6433
/ 0
vss 2 19598 6927
counter/pos_x_counter/U41 na210 0
Y 2 19718 6154
/ 0
B 2 19678 6154
/ 0
A 2 19638 6154
/ 0
vdd 2 19638 6433
/ 0
vss 2 19638 5939
counter/pos_x_counter/U36 na210 0
Y 2 18198 7142
/ 0
B 2 18158 7142
/ 0
A 2 18118 7142
/ 0
vdd 2 18118 7421
/ 0
vss 2 18118 6927
triggers/U40 na210 0
Y 2 14118 2202
/ 0
B 2 14078 2202
/ 0
A 2 14038 2202
/ 0
vdd 2 14038 2481
/ 0
vss 2 14038 1987
triggers/U43 na210 0
Y 2 14758 1772
/ 0
B 2 14718 1772
/ 0
A 2 14678 1772
/ 0
vdd 2 14678 1493
/ 0
vss 2 14678 1987
triggers/U30 na210 0
Y 2 15238 2760
/ 0
B 2 15198 2760
/ 0
A 2 15158 2760
/ 0
vdd 2 15158 2481
/ 0
vss 2 15158 2975
triggers/U28 na210 0
Y 2 15718 2760
/ 0
B 2 15678 2760
/ 0
A 2 15638 2760
/ 0
vdd 2 15638 2481
/ 0
vss 2 15638 2975
field_check/U39 na210 0
Y 2 14478 11094
/ 0
B 2 14438 11094
/ 0
A 2 14398 11094
/ 0
vdd 2 14398 11373
/ 0
vss 2 14398 10879
field_check/U33 na210 0
Y 2 14438 11652
/ 0
B 2 14398 11652
/ 0
A 2 14358 11652
/ 0
vdd 2 14358 11373
/ 0
vss 2 14358 11867
field_check/U28 na210 0
Y 2 14798 11094
/ 0
B 2 14758 11094
/ 0
A 2 14718 11094
/ 0
vdd 2 14718 11373
/ 0
vss 2 14718 10879
sync/U34 na210 0
Y 2 6918 8130
/ 0
B 2 6878 8130
/ 0
A 2 6838 8130
/ 0
vdd 2 6838 8409
/ 0
vss 2 6838 7915
sync/U27 na210 0
Y 2 7078 9118
/ 0
B 2 7038 9118
/ 0
A 2 6998 9118
/ 0
vdd 2 6998 9397
/ 0
vss 2 6998 8903
sync/U28 na210 0
Y 2 7198 9676
/ 0
B 2 7158 9676
/ 0
A 2 7118 9676
/ 0
vdd 2 7118 9397
/ 0
vss 2 7118 9891
sync/U37 na210 0
Y 2 8398 8688
/ 0
B 2 8358 8688
/ 0
A 2 8318 8688
/ 0
vdd 2 8318 8409
/ 0
vss 2 8318 8903
sync/U40 na210 0
Y 2 8558 9118
/ 0
B 2 8518 9118
/ 0
A 2 8478 9118
/ 0
vdd 2 8478 9397
/ 0
vss 2 8478 8903
field_translation/U33 na210 0
Y 2 1758 8688
/ 0
B 2 1718 8688
/ 0
A 2 1678 8688
/ 0
vdd 2 1678 8409
/ 0
vss 2 1678 8903
field_translation/U5 na210 0
Y 2 2478 6712
/ 0
B 2 2438 6712
/ 0
A 2 2398 6712
/ 0
vdd 2 2398 6433
/ 0
vss 2 2398 6927
field_translation/U7 na210 0
Y 2 2478 6154
/ 0
B 2 2438 6154
/ 0
A 2 2398 6154
/ 0
vdd 2 2398 6433
/ 0
vss 2 2398 5939
field_translation/U3 na210 0
Y 2 3078 6712
/ 0
B 2 3038 6712
/ 0
A 2 2998 6712
/ 0
vdd 2 2998 6433
/ 0
vss 2 2998 6927
field_translation/mem_addr_counter/U80 na210 0
Y 2 5238 10106
/ 0
B 2 5198 10106
/ 0
A 2 5158 10106
/ 0
vdd 2 5158 10385
/ 0
vss 2 5158 9891
field_translation/mem_addr_counter/U41 na210 0
Y 2 5158 10664
/ 0
B 2 5118 10664
/ 0
A 2 5078 10664
/ 0
vdd 2 5078 10385
/ 0
vss 2 5078 10879
field_translation/mem_addr_counter/U42 na210 0
Y 2 5318 9676
/ 0
B 2 5278 9676
/ 0
A 2 5238 9676
/ 0
vdd 2 5238 9397
/ 0
vss 2 5238 9891
field_translation/mem_addr_counter/U79 na210 0
Y 2 5038 9118
/ 0
B 2 4998 9118
/ 0
A 2 4958 9118
/ 0
vdd 2 4958 9397
/ 0
vss 2 4958 8903
field_translation/mem_addr_counter/U57 na210 0
Y 2 5278 11652
/ 0
B 2 5238 11652
/ 0
A 2 5198 11652
/ 0
vdd 2 5198 11373
/ 0
vss 2 5198 11867
field_translation/mem_addr_counter/U58 na210 0
Y 2 5118 11652
/ 0
B 2 5078 11652
/ 0
A 2 5038 11652
/ 0
vdd 2 5038 11373
/ 0
vss 2 5038 11867
field_translation/mem_addr_counter/U49 na210 0
Y 2 5278 9118
/ 0
B 2 5238 9118
/ 0
A 2 5198 9118
/ 0
vdd 2 5198 9397
/ 0
vss 2 5198 8903
field_translation/mem_addr_counter/U48 na210 0
Y 2 4158 10106
/ 0
B 2 4118 10106
/ 0
A 2 4078 10106
/ 0
vdd 2 4078 10385
/ 0
vss 2 4078 9891
field_translation/mem_addr_counter/U66 na210 0
Y 2 4038 11094
/ 0
B 2 3998 11094
/ 0
A 2 3958 11094
/ 0
vdd 2 3958 11373
/ 0
vss 2 3958 10879
field_translation/mem_addr_counter/U75 na210 0
Y 2 3798 10664
/ 0
B 2 3758 10664
/ 0
A 2 3718 10664
/ 0
vdd 2 3718 10385
/ 0
vss 2 3718 10879
field_translation/mem_addr_counter/U76 na210 0
Y 2 3958 10664
/ 0
B 2 3918 10664
/ 0
A 2 3878 10664
/ 0
vdd 2 3878 10385
/ 0
vss 2 3878 10879
field_translation/mem_addr_counter/U67 na210 0
Y 2 3478 11652
/ 0
B 2 3438 11652
/ 0
A 2 3398 11652
/ 0
vdd 2 3398 11373
/ 0
vss 2 3398 11867
field_translation/mem_addr_counter/U61 na210 0
Y 2 3678 11652
/ 0
B 2 3638 11652
/ 0
A 2 3598 11652
/ 0
vdd 2 3598 11373
/ 0
vss 2 3598 11867
field_translation/mem_addr_counter/U72 na210 0
Y 2 3638 10664
/ 0
B 2 3598 10664
/ 0
A 2 3558 10664
/ 0
vdd 2 3558 10385
/ 0
vss 2 3558 10879
field_translation/mem_addr_counter/U89 na210 0
Y 2 4118 9118
/ 0
B 2 4078 9118
/ 0
A 2 4038 9118
/ 0
vdd 2 4038 9397
/ 0
vss 2 4038 8903
field_translation/mem_addr_counter/U71 na210 0
Y 2 4038 9676
/ 0
B 2 3998 9676
/ 0
A 2 3958 9676
/ 0
vdd 2 3958 9397
/ 0
vss 2 3958 9891
field_translation/mem_addr_counter/U47 na210 0
Y 2 3438 10106
/ 0
B 2 3398 10106
/ 0
A 2 3358 10106
/ 0
vdd 2 3358 10385
/ 0
vss 2 3358 9891
field_translation/mem_addr_counter/U84 na210 0
Y 2 3558 9676
/ 0
B 2 3518 9676
/ 0
A 2 3478 9676
/ 0
vdd 2 3478 9397
/ 0
vss 2 3478 9891
field_translation/mem_addr_counter/U74 na210 0
Y 2 3678 9676
/ 0
B 2 3638 9676
/ 0
A 2 3598 9676
/ 0
vdd 2 3598 9397
/ 0
vss 2 3598 9891
field_translation/mem_addr_counter/U62 na210 0
Y 2 2678 10106
/ 0
B 2 2638 10106
/ 0
A 2 2598 10106
/ 0
vdd 2 2598 10385
/ 0
vss 2 2598 9891
field_translation/mem_addr_counter/U45 na210 0
Y 2 2798 10664
/ 0
B 2 2758 10664
/ 0
A 2 2718 10664
/ 0
vdd 2 2718 10385
/ 0
vss 2 2718 10879
field_translation/mem_addr_counter/U63 na210 0
Y 2 2878 10106
/ 0
B 2 2838 10106
/ 0
A 2 2798 10106
/ 0
vdd 2 2798 10385
/ 0
vss 2 2798 9891
field_translation/mem_addr_counter/U44 na210 0
Y 2 2398 10106
/ 0
B 2 2358 10106
/ 0
A 2 2318 10106
/ 0
vdd 2 2318 10385
/ 0
vss 2 2318 9891
field_translation/mem_addr_counter/U83 na210 0
Y 2 2518 10106
/ 0
B 2 2478 10106
/ 0
A 2 2438 10106
/ 0
vdd 2 2438 10385
/ 0
vss 2 2438 9891
field_translation_reset/U41 na210 0
Y 2 9078 3190
/ 0
B 2 9038 3190
/ 0
A 2 8998 3190
/ 0
vdd 2 8998 3469
/ 0
vss 2 8998 2975
field_translation_reset/U38 na210 0
Y 2 8678 3748
/ 0
B 2 8638 3748
/ 0
A 2 8598 3748
/ 0
vdd 2 8598 3469
/ 0
vss 2 8598 3963
field_translation_reset/U53 na210 0
Y 2 9398 3190
/ 0
B 2 9358 3190
/ 0
A 2 9318 3190
/ 0
vdd 2 9318 3469
/ 0
vss 2 9318 2975
field_translation_reset/U58 na210 0
Y 2 10518 2202
/ 0
B 2 10478 2202
/ 0
A 2 10438 2202
/ 0
vdd 2 10438 2481
/ 0
vss 2 10438 1987
field_translation_reset/U43 na210 0
Y 2 9958 3748
/ 0
B 2 9918 3748
/ 0
A 2 9878 3748
/ 0
vdd 2 9878 3469
/ 0
vss 2 9878 3963
field_translation_reset/U57 na210 0
Y 2 9958 3190
/ 0
B 2 9918 3190
/ 0
A 2 9878 3190
/ 0
vdd 2 9878 3469
/ 0
vss 2 9878 2975
field_translation_reset/mem_addr_counter/U33 na210 0
Y 2 10678 5724
/ 0
B 2 10638 5724
/ 0
A 2 10598 5724
/ 0
vdd 2 10598 5445
/ 0
vss 2 10598 5939
counter/pos_y_counter/U62 na310 0
vss 2 15638 6927
/ 0
vdd 2 15638 7421
/ 0
A 2 15638 7142
/ 0
B 2 15678 7142
/ 0
C 2 15718 7142
/ 0
Y 2 15758 7174
counter/pos_y_counter/U64 na310 0
vss 2 17438 6927
/ 0
vdd 2 17438 7421
/ 0
A 2 17438 7142
/ 0
B 2 17478 7142
/ 0
C 2 17518 7142
/ 0
Y 2 17558 7174
counter/resets/U31 na310 0
vss 2 19958 7915
/ 0
vdd 2 19958 8409
/ 0
A 2 19958 8130
/ 0
B 2 19998 8130
/ 0
C 2 20038 8130
/ 0
Y 2 20078 8162
counter/resets/U23 na310 0
vss 2 19238 7915
/ 0
vdd 2 19238 8409
/ 0
A 2 19238 8130
/ 0
B 2 19278 8130
/ 0
C 2 19318 8130
/ 0
Y 2 19358 8162
counter/resets/U26 na310 0
vss 2 19038 8903
/ 0
vdd 2 19038 8409
/ 0
A 2 19038 8688
/ 0
B 2 19078 8688
/ 0
C 2 19118 8688
/ 0
Y 2 19158 8656
counter/pos_x_counter/U48 na310 0
vss 2 19518 6927
/ 0
vdd 2 19518 7421
/ 0
A 2 19518 7142
/ 0
B 2 19558 7142
/ 0
C 2 19598 7142
/ 0
Y 2 19638 7174
counter/pos_x_counter/U50 na310 0
vss 2 17878 6927
/ 0
vdd 2 17878 6433
/ 0
A 2 17878 6712
/ 0
B 2 17918 6712
/ 0
C 2 17958 6712
/ 0
Y 2 17998 6680
triggers/U26 na310 0
vss 2 14518 1987
/ 0
vdd 2 14518 2481
/ 0
A 2 14518 2202
/ 0
B 2 14558 2202
/ 0
C 2 14598 2202
/ 0
Y 2 14638 2234
triggers/U49 na310 0
vss 2 14358 1987
/ 0
vdd 2 14358 2481
/ 0
A 2 14358 2202
/ 0
B 2 14398 2202
/ 0
C 2 14438 2202
/ 0
Y 2 14478 2234
triggers/U35 na310 0
vss 2 14838 2975
/ 0
vdd 2 14838 2481
/ 0
A 2 14838 2760
/ 0
B 2 14878 2760
/ 0
C 2 14918 2760
/ 0
Y 2 14958 2728
triggers/U36 na310 0
vss 2 14678 1987
/ 0
vdd 2 14678 2481
/ 0
A 2 14678 2202
/ 0
B 2 14718 2202
/ 0
C 2 14758 2202
/ 0
Y 2 14798 2234
field_check/U32 na310 0
vss 2 13918 10879
/ 0
vdd 2 13918 11373
/ 0
A 2 13918 11094
/ 0
B 2 13958 11094
/ 0
C 2 13998 11094
/ 0
Y 2 14038 11126
field_check/U36 na310 0
vss 2 14238 10879
/ 0
vdd 2 14238 11373
/ 0
A 2 14238 11094
/ 0
B 2 14278 11094
/ 0
C 2 14318 11094
/ 0
Y 2 14358 11126
field_check/U21 na310 0
vss 2 14718 9891
/ 0
vdd 2 14718 10385
/ 0
A 2 14718 10106
/ 0
B 2 14758 10106
/ 0
C 2 14798 10106
/ 0
Y 2 14838 10138
field_check/U29 na310 0
vss 2 14558 9891
/ 0
vdd 2 14558 10385
/ 0
A 2 14558 10106
/ 0
B 2 14598 10106
/ 0
C 2 14638 10106
/ 0
Y 2 14678 10138
field_check/U30 na310 0
vss 2 16478 11867
/ 0
vdd 2 16478 12361
/ 0
A 2 16478 12082
/ 0
B 2 16518 12082
/ 0
C 2 16558 12082
/ 0
Y 2 16598 12114
sync/U29 na310 0
vss 2 6838 9891
/ 0
vdd 2 6838 9397
/ 0
A 2 6838 9676
/ 0
B 2 6878 9676
/ 0
C 2 6918 9676
/ 0
Y 2 6958 9644
sync/U35 na310 0
vss 2 8078 8903
/ 0
vdd 2 8078 8409
/ 0
A 2 8078 8688
/ 0
B 2 8118 8688
/ 0
C 2 8158 8688
/ 0
Y 2 8198 8656
field_translation/mem_addr_counter/U70 na310 0
vss 2 3478 10879
/ 0
vdd 2 3478 11373
/ 0
A 2 3478 11094
/ 0
B 2 3518 11094
/ 0
C 2 3558 11094
/ 0
Y 2 3598 11126
field_translation/mem_addr_counter/U95 na310 0
vss 2 3558 9891
/ 0
vdd 2 3558 10385
/ 0
A 2 3558 10106
/ 0
B 2 3598 10106
/ 0
C 2 3638 10106
/ 0
Y 2 3678 10138
field_translation/mem_addr_counter/U97 na310 0
vss 2 2958 10879
/ 0
vdd 2 2958 10385
/ 0
A 2 2958 10664
/ 0
B 2 2998 10664
/ 0
C 2 3038 10664
/ 0
Y 2 3078 10632
field_translation/mem_addr_counter/U56 na310 0
vss 2 3158 10879
/ 0
vdd 2 3158 10385
/ 0
A 2 3158 10664
/ 0
B 2 3198 10664
/ 0
C 2 3238 10664
/ 0
Y 2 3278 10632
field_translation_reset/U60 na310 0
vss 2 7358 1987
/ 0
vdd 2 7358 2481
/ 0
A 2 7358 2202
/ 0
B 2 7398 2202
/ 0
C 2 7438 2202
/ 0
Y 2 7478 2234
field_translation_reset/U39 na310 0
vss 2 8598 2975
/ 0
vdd 2 8598 3469
/ 0
A 2 8598 3190
/ 0
B 2 8638 3190
/ 0
C 2 8678 3190
/ 0
Y 2 8718 3222
field_translation_reset/mem_addr_counter/U31 na310 0
vss 2 10438 5939
/ 0
vdd 2 10438 5445
/ 0
A 2 10438 5724
/ 0
B 2 10478 5724
/ 0
C 2 10518 5724
/ 0
Y 2 10558 5692
counter/pos_y_counter/U59 no310 0
C 2 16558 6186
/ 0
B 2 16518 6154
/ 0
A 2 16478 6186
/ 0
vss 2 16478 5939
/ 0
vdd 2 16478 6433
/ 0
Y 2 16598 6186
counter/resets/U28 no310 0
C 2 19678 8656
/ 0
B 2 19638 8688
/ 0
A 2 19598 8656
/ 0
vss 2 19598 8903
/ 0
vdd 2 19598 8409
/ 0
Y 2 19718 8656
triggers/U42 no310 0
C 2 14278 1740
/ 0
B 2 14238 1772
/ 0
A 2 14198 1740
/ 0
vss 2 14198 1987
/ 0
vdd 2 14198 1493
/ 0
Y 2 14318 1740
triggers/U41 no310 0
C 2 14118 1740
/ 0
B 2 14078 1772
/ 0
A 2 14038 1740
/ 0
vss 2 14038 1987
/ 0
vdd 2 14038 1493
/ 0
Y 2 14158 1740
triggers/U27 no310 0
C 2 14438 2728
/ 0
B 2 14398 2760
/ 0
A 2 14358 2728
/ 0
vss 2 14358 2975
/ 0
vdd 2 14358 2481
/ 0
Y 2 14478 2728
triggers/U31 no310 0
C 2 14918 2234
/ 0
B 2 14878 2202
/ 0
A 2 14838 2234
/ 0
vss 2 14838 1987
/ 0
vdd 2 14838 2481
/ 0
Y 2 14958 2234
triggers/U34 no310 0
C 2 14758 2728
/ 0
B 2 14718 2760
/ 0
A 2 14678 2728
/ 0
vss 2 14678 2975
/ 0
vdd 2 14678 2481
/ 0
Y 2 14798 2728
triggers/U44 no310 0
C 2 15078 2728
/ 0
B 2 15038 2760
/ 0
A 2 14998 2728
/ 0
vss 2 14998 2975
/ 0
vdd 2 14998 2481
/ 0
Y 2 15118 2728
triggers/U29 no310 0
C 2 15078 2234
/ 0
B 2 15038 2202
/ 0
A 2 14998 2234
/ 0
vss 2 14998 1987
/ 0
vdd 2 14998 2481
/ 0
Y 2 15118 2234
field_check/U27 no310 0
C 2 14638 10632
/ 0
B 2 14598 10664
/ 0
A 2 14558 10632
/ 0
vss 2 14558 10879
/ 0
vdd 2 14558 10385
/ 0
Y 2 14678 10632
field_check/U22 no310 0
C 2 14638 11620
/ 0
B 2 14598 11652
/ 0
A 2 14558 11620
/ 0
vss 2 14558 11867
/ 0
vdd 2 14558 11373
/ 0
Y 2 14678 11620
field_check/U31 no310 0
C 2 14638 11126
/ 0
B 2 14598 11094
/ 0
A 2 14558 11126
/ 0
vss 2 14558 10879
/ 0
vdd 2 14558 11373
/ 0
Y 2 14678 11126
read_and_output/U8 no310 0
C 2 11118 9150
/ 0
B 2 11078 9118
/ 0
A 2 11038 9150
/ 0
vss 2 11038 8903
/ 0
vdd 2 11038 9397
/ 0
Y 2 11158 9150
sync/U30 no310 0
C 2 6918 9150
/ 0
B 2 6878 9118
/ 0
A 2 6838 9150
/ 0
vss 2 6838 8903
/ 0
vdd 2 6838 9397
/ 0
Y 2 6958 9150
sync/U26 no310 0
C 2 7198 9150
/ 0
B 2 7158 9118
/ 0
A 2 7118 9150
/ 0
vss 2 7118 8903
/ 0
vdd 2 7118 9397
/ 0
Y 2 7238 9150
sync/U33 no310 0
C 2 8158 8162
/ 0
B 2 8118 8130
/ 0
A 2 8078 8162
/ 0
vss 2 8078 7915
/ 0
vdd 2 8078 8409
/ 0
Y 2 8198 8162
sync/U38 no310 0
C 2 8398 8162
/ 0
B 2 8358 8130
/ 0
A 2 8318 8162
/ 0
vss 2 8318 7915
/ 0
vdd 2 8318 8409
/ 0
Y 2 8438 8162
field_translation/U26 no310 0
C 2 1438 6186
/ 0
B 2 1398 6154
/ 0
A 2 1358 6186
/ 0
vss 2 1358 5939
/ 0
vdd 2 1358 6433
/ 0
Y 2 1478 6186
field_translation/mem_addr_counter/U90 no310 0
C 2 3358 9644
/ 0
B 2 3318 9676
/ 0
A 2 3278 9644
/ 0
vss 2 3278 9891
/ 0
vdd 2 3278 9397
/ 0
Y 2 3398 9644
field_translation_reset/U48 no310 0
C 2 7838 3716
/ 0
B 2 7798 3748
/ 0
A 2 7758 3716
/ 0
vss 2 7758 3963
/ 0
vdd 2 7758 3469
/ 0
Y 2 7878 3716
field_translation_reset/U36 no310 0
C 2 9118 2728
/ 0
B 2 9078 2760
/ 0
A 2 9038 2728
/ 0
vss 2 9038 2975
/ 0
vdd 2 9038 2481
/ 0
Y 2 9158 2728
counter/pos_y_counter vga_counter_10bit 0
val_9_0_3 2 14758 5978
/ 0
val_9_0_2 2 17558 6784
/ 0
val_9_0_1 2 17558 6322
/ 0
val_9_0_0 2 17558 5126
/ 0
vss 2 16758 4951
/ 0
vdd 2 16758 5445
/ 0
rst 2 14758 6082
/ 0
rst_ext 2 14758 6050
/ 0
val_9_0_9 3 16998 7382
/ 0
val_9_0_8 3 16558 4990
/ 0
val_9_0_7 3 15598 4990
/ 0
val_9_0_6 3 16198 7382
/ 0
val_9_0_5 3 15798 4990
/ 0
val_9_0_4 3 15598 7382
/ 0
clk 3 14998 7382
/ 0
en 3 17278 4990
/ 1
3 n34 ~ 2 15244 6192 0 0 ~
/ 1
3 n44 ~ 2 15884 6718 0 0 ~
/ 1
3 n49 ~ 2 16324 5730 0 0 ~
/ 1
3 n39 ~ 2 15084 5730 0 0 ~
/ 1
3 n24 ~ 2 16084 5770 0 0 ~
/ 1
3 n23 ~ 2 16004 7108 0 0 ~
/ 1
3 n40 ~ 2 14924 5730 0 0 ~
/ 1
3 n52 ~ 2 16404 7148 0 0 ~
/ 1
3 n29 ~ 2 14764 6686 0 0 ~
/ 1
3 n36 ~ 2 17364 6718 0 0 ~
/ 1
3 n51 ~ 2 16564 6192 0 0 ~
/ 1
3 n35 ~ 2 17564 6160 0 0 ~
/ 1
3 n37 ~ 2 17044 6160 0 0 ~
/ 1
3 n30 ~ 2 17004 6120 0 0 ~
/ 1
3 n48 ~ 2 16364 5698 0 0 ~
/ 1
3 n32 ~ 2 16764 5204 0 0 ~
/ 1
3 n43 ~ 2 16724 6192 0 0 ~
/ 1
3 n41 ~ 2 16364 7148 0 0 ~
/ 1
3 n42 ~ 2 16484 7148 0 0 ~
/ 1
3 n47 ~ 2 16244 5730 0 0 ~
/ 1
3 n31 ~ 2 15644 6192 0 0 ~
/ 1
3 n28 ~ 2 14764 7180 0 0 ~
/ 1
3 n45 ~ 2 15764 6718 0 0 ~
/ 1
3 n25 ~ 2 15484 6120 0 0 ~
/ 1
3 n26 ~ 2 15124 5698 0 0 ~
/ 1
3 n46 ~ 2 16484 6192 0 0 ~
/ 1
3 n50 ~ 2 16444 5698 0 0 ~
/ 1
3 n27 ~ 2 15644 5204 0 0 ~
/ 1
3 n38 ~ 2 15044 6160 0 0 ~
/ 1
3 n53 ~ 2 15724 6192 0 0 ~
counter vga_counter 0
pos_x_out_7_0_7 2 20158 6290
/ 0
pos_x_out_7_0_6 2 20158 5828
/ 0
pos_x_out_7_0_5 2 20158 8584
/ 0
pos_x_out_7_0_4 2 20158 8488
/ 0
pos_x_out_7_0_2 2 20158 7596
/ 0
pos_x_out_7_0_0 2 20158 8234
/ 0
pos_y_out_9_0_4 2 14758 7038
/ 0
rst 2 14758 6082
/ 0
vdd 2 14758 5445
/ 0
vss 2 17598 5939
/ 0
pos_x_out_7_0_3 3 19958 8864
/ 0
pos_x_out_7_0_1 3 18678 4990
/ 0
pos_y_out_9_0_9 3 16998 8864
/ 0
pos_y_out_9_0_8 3 16558 4990
/ 0
pos_y_out_9_0_7 3 15598 4990
/ 0
pos_y_out_9_0_6 3 19598 8864
/ 0
pos_y_out_9_0_5 3 15798 4990
/ 0
pos_y_out_9_0_3 3 19398 8864
/ 0
pos_y_out_9_0_2 3 17518 8864
/ 0
pos_y_out_9_0_1 3 17438 8864
/ 0
pos_y_out_9_0_0 3 17558 4990
/ 0
clk 3 14998 4990
/ 1
3 pos_x_reset ~ 2 19724 5530 0 0 ~
/ 1
3 pos_y_enable ~ 3 17284 4996 0 0 ~
/ 1
3 X_Logic1_port ~ 3 18284 7388 0 0 ~
/ 1
3 pos_y_reset ~ 2 14764 6056 0 0 ~
