
MFCC_TFLite.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013d4c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003b98  08013ee0  08013ee0  00023ee0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08017a78  08017a78  0003704c  2**0
                  CONTENTS
  4 .ARM          00000008  08017a78  08017a78  00027a78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08017a80  08017a80  0003704c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08017a80  08017a80  00027a80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08017a84  08017a84  00027a84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000704c  20000000  08017a88  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00007b60  2000704c  0801ead4  0003704c  2**2
                  ALLOC
 10 ._user_heap_stack 00006004  2000ebac  0801ead4  0003ebac  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0003704c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0003707c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00220e5f  00000000  00000000  000370bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00012a17  00000000  00000000  00257f1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001478  00000000  00000000  0026a938  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00010dff  00000000  00000000  0026bdb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000359f8  00000000  00000000  0027cbaf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00059405  00000000  00000000  002b25a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001affa2  00000000  00000000  0030b9ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005ac8  00000000  00000000  004bb950  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loclists 000738fb  00000000  00000000  004c1418  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000080  00000000  00000000  00534d13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000704c 	.word	0x2000704c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08013ec4 	.word	0x08013ec4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20007050 	.word	0x20007050
 80001cc:	08013ec4 	.word	0x08013ec4

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2f>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bd0:	bf24      	itt	cs
 8000bd2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bd6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bda:	d90d      	bls.n	8000bf8 <__aeabi_d2f+0x30>
 8000bdc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000be0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000be4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000be8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bf0:	bf08      	it	eq
 8000bf2:	f020 0001 	biceq.w	r0, r0, #1
 8000bf6:	4770      	bx	lr
 8000bf8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bfc:	d121      	bne.n	8000c42 <__aeabi_d2f+0x7a>
 8000bfe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c02:	bfbc      	itt	lt
 8000c04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c08:	4770      	bxlt	lr
 8000c0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c12:	f1c2 0218 	rsb	r2, r2, #24
 8000c16:	f1c2 0c20 	rsb	ip, r2, #32
 8000c1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c22:	bf18      	it	ne
 8000c24:	f040 0001 	orrne.w	r0, r0, #1
 8000c28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c34:	ea40 000c 	orr.w	r0, r0, ip
 8000c38:	fa23 f302 	lsr.w	r3, r3, r2
 8000c3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c40:	e7cc      	b.n	8000bdc <__aeabi_d2f+0x14>
 8000c42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c46:	d107      	bne.n	8000c58 <__aeabi_d2f+0x90>
 8000c48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c4c:	bf1e      	ittt	ne
 8000c4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c56:	4770      	bxne	lr
 8000c58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop

08000c68 <__aeabi_uldivmod>:
 8000c68:	b953      	cbnz	r3, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6a:	b94a      	cbnz	r2, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6c:	2900      	cmp	r1, #0
 8000c6e:	bf08      	it	eq
 8000c70:	2800      	cmpeq	r0, #0
 8000c72:	bf1c      	itt	ne
 8000c74:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c78:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c7c:	f000 b9a6 	b.w	8000fcc <__aeabi_idiv0>
 8000c80:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c88:	f000 f83c 	bl	8000d04 <__udivmoddi4>
 8000c8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c94:	b004      	add	sp, #16
 8000c96:	4770      	bx	lr

08000c98 <__aeabi_d2lz>:
 8000c98:	b538      	push	{r3, r4, r5, lr}
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	4604      	mov	r4, r0
 8000ca0:	460d      	mov	r5, r1
 8000ca2:	f7ff ff2b 	bl	8000afc <__aeabi_dcmplt>
 8000ca6:	b928      	cbnz	r0, 8000cb4 <__aeabi_d2lz+0x1c>
 8000ca8:	4620      	mov	r0, r4
 8000caa:	4629      	mov	r1, r5
 8000cac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cb0:	f000 b80a 	b.w	8000cc8 <__aeabi_d2ulz>
 8000cb4:	4620      	mov	r0, r4
 8000cb6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cba:	f000 f805 	bl	8000cc8 <__aeabi_d2ulz>
 8000cbe:	4240      	negs	r0, r0
 8000cc0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cc4:	bd38      	pop	{r3, r4, r5, pc}
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_d2ulz>:
 8000cc8:	b5d0      	push	{r4, r6, r7, lr}
 8000cca:	4b0c      	ldr	r3, [pc, #48]	; (8000cfc <__aeabi_d2ulz+0x34>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	4606      	mov	r6, r0
 8000cd0:	460f      	mov	r7, r1
 8000cd2:	f7ff fca1 	bl	8000618 <__aeabi_dmul>
 8000cd6:	f000 f97b 	bl	8000fd0 <__aeabi_d2uiz>
 8000cda:	4604      	mov	r4, r0
 8000cdc:	f7ff fc22 	bl	8000524 <__aeabi_ui2d>
 8000ce0:	4b07      	ldr	r3, [pc, #28]	; (8000d00 <__aeabi_d2ulz+0x38>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	f7ff fc98 	bl	8000618 <__aeabi_dmul>
 8000ce8:	4602      	mov	r2, r0
 8000cea:	460b      	mov	r3, r1
 8000cec:	4630      	mov	r0, r6
 8000cee:	4639      	mov	r1, r7
 8000cf0:	f7ff fada 	bl	80002a8 <__aeabi_dsub>
 8000cf4:	f000 f96c 	bl	8000fd0 <__aeabi_d2uiz>
 8000cf8:	4621      	mov	r1, r4
 8000cfa:	bdd0      	pop	{r4, r6, r7, pc}
 8000cfc:	3df00000 	.word	0x3df00000
 8000d00:	41f00000 	.word	0x41f00000

08000d04 <__udivmoddi4>:
 8000d04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d08:	9e08      	ldr	r6, [sp, #32]
 8000d0a:	460d      	mov	r5, r1
 8000d0c:	4604      	mov	r4, r0
 8000d0e:	460f      	mov	r7, r1
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d14a      	bne.n	8000daa <__udivmoddi4+0xa6>
 8000d14:	428a      	cmp	r2, r1
 8000d16:	4694      	mov	ip, r2
 8000d18:	d965      	bls.n	8000de6 <__udivmoddi4+0xe2>
 8000d1a:	fab2 f382 	clz	r3, r2
 8000d1e:	b143      	cbz	r3, 8000d32 <__udivmoddi4+0x2e>
 8000d20:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d24:	f1c3 0220 	rsb	r2, r3, #32
 8000d28:	409f      	lsls	r7, r3
 8000d2a:	fa20 f202 	lsr.w	r2, r0, r2
 8000d2e:	4317      	orrs	r7, r2
 8000d30:	409c      	lsls	r4, r3
 8000d32:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d36:	fa1f f58c 	uxth.w	r5, ip
 8000d3a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d3e:	0c22      	lsrs	r2, r4, #16
 8000d40:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d44:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d48:	fb01 f005 	mul.w	r0, r1, r5
 8000d4c:	4290      	cmp	r0, r2
 8000d4e:	d90a      	bls.n	8000d66 <__udivmoddi4+0x62>
 8000d50:	eb1c 0202 	adds.w	r2, ip, r2
 8000d54:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000d58:	f080 811c 	bcs.w	8000f94 <__udivmoddi4+0x290>
 8000d5c:	4290      	cmp	r0, r2
 8000d5e:	f240 8119 	bls.w	8000f94 <__udivmoddi4+0x290>
 8000d62:	3902      	subs	r1, #2
 8000d64:	4462      	add	r2, ip
 8000d66:	1a12      	subs	r2, r2, r0
 8000d68:	b2a4      	uxth	r4, r4
 8000d6a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d6e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d72:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d76:	fb00 f505 	mul.w	r5, r0, r5
 8000d7a:	42a5      	cmp	r5, r4
 8000d7c:	d90a      	bls.n	8000d94 <__udivmoddi4+0x90>
 8000d7e:	eb1c 0404 	adds.w	r4, ip, r4
 8000d82:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000d86:	f080 8107 	bcs.w	8000f98 <__udivmoddi4+0x294>
 8000d8a:	42a5      	cmp	r5, r4
 8000d8c:	f240 8104 	bls.w	8000f98 <__udivmoddi4+0x294>
 8000d90:	4464      	add	r4, ip
 8000d92:	3802      	subs	r0, #2
 8000d94:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d98:	1b64      	subs	r4, r4, r5
 8000d9a:	2100      	movs	r1, #0
 8000d9c:	b11e      	cbz	r6, 8000da6 <__udivmoddi4+0xa2>
 8000d9e:	40dc      	lsrs	r4, r3
 8000da0:	2300      	movs	r3, #0
 8000da2:	e9c6 4300 	strd	r4, r3, [r6]
 8000da6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000daa:	428b      	cmp	r3, r1
 8000dac:	d908      	bls.n	8000dc0 <__udivmoddi4+0xbc>
 8000dae:	2e00      	cmp	r6, #0
 8000db0:	f000 80ed 	beq.w	8000f8e <__udivmoddi4+0x28a>
 8000db4:	2100      	movs	r1, #0
 8000db6:	e9c6 0500 	strd	r0, r5, [r6]
 8000dba:	4608      	mov	r0, r1
 8000dbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dc0:	fab3 f183 	clz	r1, r3
 8000dc4:	2900      	cmp	r1, #0
 8000dc6:	d149      	bne.n	8000e5c <__udivmoddi4+0x158>
 8000dc8:	42ab      	cmp	r3, r5
 8000dca:	d302      	bcc.n	8000dd2 <__udivmoddi4+0xce>
 8000dcc:	4282      	cmp	r2, r0
 8000dce:	f200 80f8 	bhi.w	8000fc2 <__udivmoddi4+0x2be>
 8000dd2:	1a84      	subs	r4, r0, r2
 8000dd4:	eb65 0203 	sbc.w	r2, r5, r3
 8000dd8:	2001      	movs	r0, #1
 8000dda:	4617      	mov	r7, r2
 8000ddc:	2e00      	cmp	r6, #0
 8000dde:	d0e2      	beq.n	8000da6 <__udivmoddi4+0xa2>
 8000de0:	e9c6 4700 	strd	r4, r7, [r6]
 8000de4:	e7df      	b.n	8000da6 <__udivmoddi4+0xa2>
 8000de6:	b902      	cbnz	r2, 8000dea <__udivmoddi4+0xe6>
 8000de8:	deff      	udf	#255	; 0xff
 8000dea:	fab2 f382 	clz	r3, r2
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	f040 8090 	bne.w	8000f14 <__udivmoddi4+0x210>
 8000df4:	1a8a      	subs	r2, r1, r2
 8000df6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dfa:	fa1f fe8c 	uxth.w	lr, ip
 8000dfe:	2101      	movs	r1, #1
 8000e00:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e04:	fb07 2015 	mls	r0, r7, r5, r2
 8000e08:	0c22      	lsrs	r2, r4, #16
 8000e0a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e0e:	fb0e f005 	mul.w	r0, lr, r5
 8000e12:	4290      	cmp	r0, r2
 8000e14:	d908      	bls.n	8000e28 <__udivmoddi4+0x124>
 8000e16:	eb1c 0202 	adds.w	r2, ip, r2
 8000e1a:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000e1e:	d202      	bcs.n	8000e26 <__udivmoddi4+0x122>
 8000e20:	4290      	cmp	r0, r2
 8000e22:	f200 80cb 	bhi.w	8000fbc <__udivmoddi4+0x2b8>
 8000e26:	4645      	mov	r5, r8
 8000e28:	1a12      	subs	r2, r2, r0
 8000e2a:	b2a4      	uxth	r4, r4
 8000e2c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e30:	fb07 2210 	mls	r2, r7, r0, r2
 8000e34:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e38:	fb0e fe00 	mul.w	lr, lr, r0
 8000e3c:	45a6      	cmp	lr, r4
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x14e>
 8000e40:	eb1c 0404 	adds.w	r4, ip, r4
 8000e44:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000e48:	d202      	bcs.n	8000e50 <__udivmoddi4+0x14c>
 8000e4a:	45a6      	cmp	lr, r4
 8000e4c:	f200 80bb 	bhi.w	8000fc6 <__udivmoddi4+0x2c2>
 8000e50:	4610      	mov	r0, r2
 8000e52:	eba4 040e 	sub.w	r4, r4, lr
 8000e56:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e5a:	e79f      	b.n	8000d9c <__udivmoddi4+0x98>
 8000e5c:	f1c1 0720 	rsb	r7, r1, #32
 8000e60:	408b      	lsls	r3, r1
 8000e62:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e66:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e6a:	fa05 f401 	lsl.w	r4, r5, r1
 8000e6e:	fa20 f307 	lsr.w	r3, r0, r7
 8000e72:	40fd      	lsrs	r5, r7
 8000e74:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e78:	4323      	orrs	r3, r4
 8000e7a:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e7e:	fa1f fe8c 	uxth.w	lr, ip
 8000e82:	fb09 5518 	mls	r5, r9, r8, r5
 8000e86:	0c1c      	lsrs	r4, r3, #16
 8000e88:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e8c:	fb08 f50e 	mul.w	r5, r8, lr
 8000e90:	42a5      	cmp	r5, r4
 8000e92:	fa02 f201 	lsl.w	r2, r2, r1
 8000e96:	fa00 f001 	lsl.w	r0, r0, r1
 8000e9a:	d90b      	bls.n	8000eb4 <__udivmoddi4+0x1b0>
 8000e9c:	eb1c 0404 	adds.w	r4, ip, r4
 8000ea0:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000ea4:	f080 8088 	bcs.w	8000fb8 <__udivmoddi4+0x2b4>
 8000ea8:	42a5      	cmp	r5, r4
 8000eaa:	f240 8085 	bls.w	8000fb8 <__udivmoddi4+0x2b4>
 8000eae:	f1a8 0802 	sub.w	r8, r8, #2
 8000eb2:	4464      	add	r4, ip
 8000eb4:	1b64      	subs	r4, r4, r5
 8000eb6:	b29d      	uxth	r5, r3
 8000eb8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ebc:	fb09 4413 	mls	r4, r9, r3, r4
 8000ec0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ec4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ec8:	45a6      	cmp	lr, r4
 8000eca:	d908      	bls.n	8000ede <__udivmoddi4+0x1da>
 8000ecc:	eb1c 0404 	adds.w	r4, ip, r4
 8000ed0:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000ed4:	d26c      	bcs.n	8000fb0 <__udivmoddi4+0x2ac>
 8000ed6:	45a6      	cmp	lr, r4
 8000ed8:	d96a      	bls.n	8000fb0 <__udivmoddi4+0x2ac>
 8000eda:	3b02      	subs	r3, #2
 8000edc:	4464      	add	r4, ip
 8000ede:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ee2:	fba3 9502 	umull	r9, r5, r3, r2
 8000ee6:	eba4 040e 	sub.w	r4, r4, lr
 8000eea:	42ac      	cmp	r4, r5
 8000eec:	46c8      	mov	r8, r9
 8000eee:	46ae      	mov	lr, r5
 8000ef0:	d356      	bcc.n	8000fa0 <__udivmoddi4+0x29c>
 8000ef2:	d053      	beq.n	8000f9c <__udivmoddi4+0x298>
 8000ef4:	b156      	cbz	r6, 8000f0c <__udivmoddi4+0x208>
 8000ef6:	ebb0 0208 	subs.w	r2, r0, r8
 8000efa:	eb64 040e 	sbc.w	r4, r4, lr
 8000efe:	fa04 f707 	lsl.w	r7, r4, r7
 8000f02:	40ca      	lsrs	r2, r1
 8000f04:	40cc      	lsrs	r4, r1
 8000f06:	4317      	orrs	r7, r2
 8000f08:	e9c6 7400 	strd	r7, r4, [r6]
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	2100      	movs	r1, #0
 8000f10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f14:	f1c3 0120 	rsb	r1, r3, #32
 8000f18:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f1c:	fa20 f201 	lsr.w	r2, r0, r1
 8000f20:	fa25 f101 	lsr.w	r1, r5, r1
 8000f24:	409d      	lsls	r5, r3
 8000f26:	432a      	orrs	r2, r5
 8000f28:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f2c:	fa1f fe8c 	uxth.w	lr, ip
 8000f30:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f34:	fb07 1510 	mls	r5, r7, r0, r1
 8000f38:	0c11      	lsrs	r1, r2, #16
 8000f3a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f3e:	fb00 f50e 	mul.w	r5, r0, lr
 8000f42:	428d      	cmp	r5, r1
 8000f44:	fa04 f403 	lsl.w	r4, r4, r3
 8000f48:	d908      	bls.n	8000f5c <__udivmoddi4+0x258>
 8000f4a:	eb1c 0101 	adds.w	r1, ip, r1
 8000f4e:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000f52:	d22f      	bcs.n	8000fb4 <__udivmoddi4+0x2b0>
 8000f54:	428d      	cmp	r5, r1
 8000f56:	d92d      	bls.n	8000fb4 <__udivmoddi4+0x2b0>
 8000f58:	3802      	subs	r0, #2
 8000f5a:	4461      	add	r1, ip
 8000f5c:	1b49      	subs	r1, r1, r5
 8000f5e:	b292      	uxth	r2, r2
 8000f60:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f64:	fb07 1115 	mls	r1, r7, r5, r1
 8000f68:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f6c:	fb05 f10e 	mul.w	r1, r5, lr
 8000f70:	4291      	cmp	r1, r2
 8000f72:	d908      	bls.n	8000f86 <__udivmoddi4+0x282>
 8000f74:	eb1c 0202 	adds.w	r2, ip, r2
 8000f78:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000f7c:	d216      	bcs.n	8000fac <__udivmoddi4+0x2a8>
 8000f7e:	4291      	cmp	r1, r2
 8000f80:	d914      	bls.n	8000fac <__udivmoddi4+0x2a8>
 8000f82:	3d02      	subs	r5, #2
 8000f84:	4462      	add	r2, ip
 8000f86:	1a52      	subs	r2, r2, r1
 8000f88:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f8c:	e738      	b.n	8000e00 <__udivmoddi4+0xfc>
 8000f8e:	4631      	mov	r1, r6
 8000f90:	4630      	mov	r0, r6
 8000f92:	e708      	b.n	8000da6 <__udivmoddi4+0xa2>
 8000f94:	4639      	mov	r1, r7
 8000f96:	e6e6      	b.n	8000d66 <__udivmoddi4+0x62>
 8000f98:	4610      	mov	r0, r2
 8000f9a:	e6fb      	b.n	8000d94 <__udivmoddi4+0x90>
 8000f9c:	4548      	cmp	r0, r9
 8000f9e:	d2a9      	bcs.n	8000ef4 <__udivmoddi4+0x1f0>
 8000fa0:	ebb9 0802 	subs.w	r8, r9, r2
 8000fa4:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fa8:	3b01      	subs	r3, #1
 8000faa:	e7a3      	b.n	8000ef4 <__udivmoddi4+0x1f0>
 8000fac:	4645      	mov	r5, r8
 8000fae:	e7ea      	b.n	8000f86 <__udivmoddi4+0x282>
 8000fb0:	462b      	mov	r3, r5
 8000fb2:	e794      	b.n	8000ede <__udivmoddi4+0x1da>
 8000fb4:	4640      	mov	r0, r8
 8000fb6:	e7d1      	b.n	8000f5c <__udivmoddi4+0x258>
 8000fb8:	46d0      	mov	r8, sl
 8000fba:	e77b      	b.n	8000eb4 <__udivmoddi4+0x1b0>
 8000fbc:	3d02      	subs	r5, #2
 8000fbe:	4462      	add	r2, ip
 8000fc0:	e732      	b.n	8000e28 <__udivmoddi4+0x124>
 8000fc2:	4608      	mov	r0, r1
 8000fc4:	e70a      	b.n	8000ddc <__udivmoddi4+0xd8>
 8000fc6:	4464      	add	r4, ip
 8000fc8:	3802      	subs	r0, #2
 8000fca:	e742      	b.n	8000e52 <__udivmoddi4+0x14e>

08000fcc <__aeabi_idiv0>:
 8000fcc:	4770      	bx	lr
 8000fce:	bf00      	nop

08000fd0 <__aeabi_d2uiz>:
 8000fd0:	004a      	lsls	r2, r1, #1
 8000fd2:	d211      	bcs.n	8000ff8 <__aeabi_d2uiz+0x28>
 8000fd4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000fd8:	d211      	bcs.n	8000ffe <__aeabi_d2uiz+0x2e>
 8000fda:	d50d      	bpl.n	8000ff8 <__aeabi_d2uiz+0x28>
 8000fdc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000fe0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000fe4:	d40e      	bmi.n	8001004 <__aeabi_d2uiz+0x34>
 8000fe6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000fea:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000fee:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ff2:	fa23 f002 	lsr.w	r0, r3, r2
 8000ff6:	4770      	bx	lr
 8000ff8:	f04f 0000 	mov.w	r0, #0
 8000ffc:	4770      	bx	lr
 8000ffe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8001002:	d102      	bne.n	800100a <__aeabi_d2uiz+0x3a>
 8001004:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001008:	4770      	bx	lr
 800100a:	f04f 0000 	mov.w	r0, #0
 800100e:	4770      	bx	lr

08001010 <_Z10ResetTimerv>:
#include "CycleCounter.h"

void ResetTimer(){
	DWT_CYCCNT   = (unsigned int *)0xE0001004; //address of the register
	DWT_CONTROL  = (unsigned int *)0xE0001000; //address of the register
 8001010:	4a0a      	ldr	r2, [pc, #40]	; (800103c <_Z10ResetTimerv+0x2c>)
 8001012:	4b0b      	ldr	r3, [pc, #44]	; (8001040 <_Z10ResetTimerv+0x30>)
	DWT_CYCCNT   = (unsigned int *)0xE0001004; //address of the register
 8001014:	490b      	ldr	r1, [pc, #44]	; (8001044 <_Z10ResetTimerv+0x34>)
	SCB_DEMCR    = (unsigned int *)0xE000EDFC; //address of the register
	*SCB_DEMCR   = *SCB_DEMCR | 0x01000000;
 8001016:	f04f 20e0 	mov.w	r0, #3758153728	; 0xe000e000
void ResetTimer(){
 800101a:	b410      	push	{r4}
	DWT_CONTROL  = (unsigned int *)0xE0001000; //address of the register
 800101c:	6013      	str	r3, [r2, #0]
	*SCB_DEMCR   = *SCB_DEMCR | 0x01000000;
 800101e:	f8d0 2dfc 	ldr.w	r2, [r0, #3580]	; 0xdfc
	DWT_CYCCNT   = (unsigned int *)0xE0001004; //address of the register
 8001022:	4c09      	ldr	r4, [pc, #36]	; (8001048 <_Z10ResetTimerv+0x38>)
 8001024:	600c      	str	r4, [r1, #0]
	*SCB_DEMCR   = *SCB_DEMCR | 0x01000000;
 8001026:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
	*DWT_CYCCNT  = 0; // reset the counter
 800102a:	2100      	movs	r1, #0
	*SCB_DEMCR   = *SCB_DEMCR | 0x01000000;
 800102c:	f8c0 2dfc 	str.w	r2, [r0, #3580]	; 0xdfc
	*DWT_CONTROL = 0; 
}
 8001030:	f85d 4b04 	ldr.w	r4, [sp], #4
	*DWT_CYCCNT  = 0; // reset the counter
 8001034:	6059      	str	r1, [r3, #4]
	*DWT_CONTROL = 0; 
 8001036:	6019      	str	r1, [r3, #0]
}
 8001038:	4770      	bx	lr
 800103a:	bf00      	nop
 800103c:	2000706c 	.word	0x2000706c
 8001040:	e0001000 	.word	0xe0001000
 8001044:	20007068 	.word	0x20007068
 8001048:	e0001004 	.word	0xe0001004

0800104c <_Z10StartTimerv>:

void StartTimer(){
	*DWT_CONTROL = *DWT_CONTROL | 1 ; // enable the counter
 800104c:	4b03      	ldr	r3, [pc, #12]	; (800105c <_Z10StartTimerv+0x10>)
 800104e:	681a      	ldr	r2, [r3, #0]
 8001050:	6813      	ldr	r3, [r2, #0]
 8001052:	f043 0301 	orr.w	r3, r3, #1
 8001056:	6013      	str	r3, [r2, #0]
}
 8001058:	4770      	bx	lr
 800105a:	bf00      	nop
 800105c:	2000706c 	.word	0x2000706c

08001060 <_Z9StopTimerv>:

void StopTimer(){
	*DWT_CONTROL = *DWT_CONTROL & 0 ; // disable the counter    
 8001060:	4b02      	ldr	r3, [pc, #8]	; (800106c <_Z9StopTimerv+0xc>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	2200      	movs	r2, #0
 8001066:	6819      	ldr	r1, [r3, #0]
 8001068:	601a      	str	r2, [r3, #0]
}
 800106a:	4770      	bx	lr
 800106c:	2000706c 	.word	0x2000706c

08001070 <_Z9getCyclesv>:

unsigned int getCycles(){
	return *DWT_CYCCNT;
 8001070:	4b01      	ldr	r3, [pc, #4]	; (8001078 <_Z9getCyclesv+0x8>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	6818      	ldr	r0, [r3, #0]
}
 8001076:	4770      	bx	lr
 8001078:	20007068 	.word	0x20007068

0800107c <_ZNK6tflite10OpResolver12GetDelegatesEi>:
  // model. This may be used in addition to the standard TfLiteRegistration
  // lookup for graph resolution.
  using TfLiteDelegatePtrVector =
      std::vector<std::unique_ptr<TfLiteDelegate, void (*)(TfLiteDelegate*)>>;
  virtual TfLiteDelegatePtrVector GetDelegates(int num_threads) const {
    return TfLiteDelegatePtrVector();
 800107c:	2200      	movs	r2, #0
 800107e:	e9c0 2200 	strd	r2, r2, [r0]
 8001082:	6082      	str	r2, [r0, #8]
  }
 8001084:	4770      	bx	lr
 8001086:	bf00      	nop

08001088 <__tcf_0>:
  /* Initialize all configured peripherals */
  MX_GPIO_Init();
  MX_USART1_UART_Init();
  /* USER CODE BEGIN 2 */
  // Set up logging (modify tensorflow/lite/experimental/micro/debug_log.cc)
  static tflite::MicroErrorReporter micro_error_reporter;
 8001088:	4770      	bx	lr
 800108a:	bf00      	nop

0800108c <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpENS_15BuiltinOperatorE>:
 public:
  explicit MicroMutableOpResolver(ErrorReporter* error_reporter = nullptr)
      : error_reporter_(error_reporter) {}

  const TfLiteRegistration* FindOp(tflite::BuiltinOperator op) const override {
    if (op == BuiltinOperator_CUSTOM) return nullptr;
 800108c:	2920      	cmp	r1, #32
 800108e:	d022      	beq.n	80010d6 <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpENS_15BuiltinOperatorE+0x4a>

    for (unsigned int i = 0; i < registrations_len_; ++i) {
 8001090:	f8d0 30c4 	ldr.w	r3, [r0, #196]	; 0xc4
 8001094:	b1fb      	cbz	r3, 80010d6 <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpENS_15BuiltinOperatorE+0x4a>
      const TfLiteRegistration& registration = registrations_[i];
      if (registration.builtin_code == op) {
 8001096:	6982      	ldr	r2, [r0, #24]
 8001098:	428a      	cmp	r2, r1
 800109a:	d01e      	beq.n	80010da <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpENS_15BuiltinOperatorE+0x4e>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800109c:	2b01      	cmp	r3, #1
 800109e:	d01a      	beq.n	80010d6 <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpENS_15BuiltinOperatorE+0x4a>
      if (registration.builtin_code == op) {
 80010a0:	6b82      	ldr	r2, [r0, #56]	; 0x38
 80010a2:	4291      	cmp	r1, r2
 80010a4:	d01e      	beq.n	80010e4 <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpENS_15BuiltinOperatorE+0x58>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 80010a6:	2b02      	cmp	r3, #2
 80010a8:	d015      	beq.n	80010d6 <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpENS_15BuiltinOperatorE+0x4a>
      if (registration.builtin_code == op) {
 80010aa:	6d82      	ldr	r2, [r0, #88]	; 0x58
 80010ac:	4291      	cmp	r1, r2
 80010ae:	d01b      	beq.n	80010e8 <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpENS_15BuiltinOperatorE+0x5c>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 80010b0:	2b03      	cmp	r3, #3
 80010b2:	d010      	beq.n	80010d6 <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpENS_15BuiltinOperatorE+0x4a>
      if (registration.builtin_code == op) {
 80010b4:	6f82      	ldr	r2, [r0, #120]	; 0x78
 80010b6:	4291      	cmp	r1, r2
 80010b8:	d018      	beq.n	80010ec <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpENS_15BuiltinOperatorE+0x60>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 80010ba:	2b04      	cmp	r3, #4
 80010bc:	d00b      	beq.n	80010d6 <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpENS_15BuiltinOperatorE+0x4a>
      if (registration.builtin_code == op) {
 80010be:	f8d0 2098 	ldr.w	r2, [r0, #152]	; 0x98
 80010c2:	4291      	cmp	r1, r2
 80010c4:	d014      	beq.n	80010f0 <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpENS_15BuiltinOperatorE+0x64>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 80010c6:	2b05      	cmp	r3, #5
 80010c8:	d005      	beq.n	80010d6 <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpENS_15BuiltinOperatorE+0x4a>
      if (registration.builtin_code == op) {
 80010ca:	f8d0 30b8 	ldr.w	r3, [r0, #184]	; 0xb8
 80010ce:	428b      	cmp	r3, r1
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 80010d0:	bf08      	it	eq
 80010d2:	2305      	moveq	r3, #5
      if (registration.builtin_code == op) {
 80010d4:	d002      	beq.n	80010dc <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpENS_15BuiltinOperatorE+0x50>
    if (op == BuiltinOperator_CUSTOM) return nullptr;
 80010d6:	2000      	movs	r0, #0
        return &registration;
      }
    }
    return nullptr;
  }
 80010d8:	4770      	bx	lr
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 80010da:	2300      	movs	r3, #0
      const TfLiteRegistration& registration = registrations_[i];
 80010dc:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 80010e0:	3004      	adds	r0, #4
 80010e2:	4770      	bx	lr
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 80010e4:	2301      	movs	r3, #1
 80010e6:	e7f9      	b.n	80010dc <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpENS_15BuiltinOperatorE+0x50>
 80010e8:	2302      	movs	r3, #2
 80010ea:	e7f7      	b.n	80010dc <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpENS_15BuiltinOperatorE+0x50>
 80010ec:	2303      	movs	r3, #3
 80010ee:	e7f5      	b.n	80010dc <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpENS_15BuiltinOperatorE+0x50>
 80010f0:	2304      	movs	r3, #4
 80010f2:	e7f3      	b.n	80010dc <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpENS_15BuiltinOperatorE+0x50>

080010f4 <_ZN6tflite22MicroMutableOpResolverILj6EED1Ev>:
class MicroMutableOpResolver : public MicroOpResolver {
 80010f4:	4770      	bx	lr
 80010f6:	bf00      	nop

080010f8 <__tcf_1>:
  HAL_UART_Transmit(&huart1, (uint8_t *)buf, buf_len, 100);
 //Build an interpreter to run the model with.
  buf_len = sprintf(buf, "Interpreter\r\n");
  HAL_UART_Transmit(&huart1, (uint8_t *)buf, buf_len, 100);
  static tflite::MicroInterpreter static_interpreter(
	  model, micro_op_resolver, tensor_arena, kTensorArenaSize, error_reporter);
 80010f8:	4801      	ldr	r0, [pc, #4]	; (8001100 <__tcf_1+0x8>)
 80010fa:	f004 be0b 	b.w	8005d14 <_ZN6tflite16MicroInterpreterD1Ev>
 80010fe:	bf00      	nop
 8001100:	2000e88c 	.word	0x2000e88c

08001104 <_ZN6tflite22MicroMutableOpResolverILj6EED0Ev>:
 8001104:	b510      	push	{r4, lr}
 8001106:	21f0      	movs	r1, #240	; 0xf0
 8001108:	4604      	mov	r4, r0
 800110a:	f00f fce7 	bl	8010adc <_ZdlPvj>
 800110e:	4620      	mov	r0, r4
 8001110:	bd10      	pop	{r4, pc}
 8001112:	bf00      	nop

08001114 <_ZNK6tflite22MicroMutableOpResolverILj6EE15GetOpDataParserENS_15BuiltinOperatorE>:
      }
    }
    return nullptr;
  }

  MicroOpResolver::BuiltinParseFunction GetOpDataParser(
 8001114:	b508      	push	{r3, lr}
      BuiltinOperator op) const override {
    TFLITE_DCHECK(num_buitin_ops_ <= tOpCount);
 8001116:	f8d0 30e8 	ldr.w	r3, [r0, #232]	; 0xe8
 800111a:	2b06      	cmp	r3, #6
 800111c:	d833      	bhi.n	8001186 <_ZNK6tflite22MicroMutableOpResolverILj6EE15GetOpDataParserENS_15BuiltinOperatorE+0x72>
    for (unsigned int i = 0; i < num_buitin_ops_; ++i) {
 800111e:	b31b      	cbz	r3, 8001168 <_ZNK6tflite22MicroMutableOpResolverILj6EE15GetOpDataParserENS_15BuiltinOperatorE+0x54>
      if (builtin_codes_[i] == op) return builtin_parsers_[i];
 8001120:	f890 20c8 	ldrb.w	r2, [r0, #200]	; 0xc8
 8001124:	428a      	cmp	r2, r1
 8001126:	d021      	beq.n	800116c <_ZNK6tflite22MicroMutableOpResolverILj6EE15GetOpDataParserENS_15BuiltinOperatorE+0x58>
    for (unsigned int i = 0; i < num_buitin_ops_; ++i) {
 8001128:	2b01      	cmp	r3, #1
 800112a:	d01d      	beq.n	8001168 <_ZNK6tflite22MicroMutableOpResolverILj6EE15GetOpDataParserENS_15BuiltinOperatorE+0x54>
      if (builtin_codes_[i] == op) return builtin_parsers_[i];
 800112c:	f890 20c9 	ldrb.w	r2, [r0, #201]	; 0xc9
 8001130:	428a      	cmp	r2, r1
 8001132:	d020      	beq.n	8001176 <_ZNK6tflite22MicroMutableOpResolverILj6EE15GetOpDataParserENS_15BuiltinOperatorE+0x62>
    for (unsigned int i = 0; i < num_buitin_ops_; ++i) {
 8001134:	2b02      	cmp	r3, #2
 8001136:	d017      	beq.n	8001168 <_ZNK6tflite22MicroMutableOpResolverILj6EE15GetOpDataParserENS_15BuiltinOperatorE+0x54>
      if (builtin_codes_[i] == op) return builtin_parsers_[i];
 8001138:	f890 20ca 	ldrb.w	r2, [r0, #202]	; 0xca
 800113c:	428a      	cmp	r2, r1
 800113e:	d01c      	beq.n	800117a <_ZNK6tflite22MicroMutableOpResolverILj6EE15GetOpDataParserENS_15BuiltinOperatorE+0x66>
    for (unsigned int i = 0; i < num_buitin_ops_; ++i) {
 8001140:	2b03      	cmp	r3, #3
 8001142:	d011      	beq.n	8001168 <_ZNK6tflite22MicroMutableOpResolverILj6EE15GetOpDataParserENS_15BuiltinOperatorE+0x54>
      if (builtin_codes_[i] == op) return builtin_parsers_[i];
 8001144:	f890 20cb 	ldrb.w	r2, [r0, #203]	; 0xcb
 8001148:	428a      	cmp	r2, r1
 800114a:	d018      	beq.n	800117e <_ZNK6tflite22MicroMutableOpResolverILj6EE15GetOpDataParserENS_15BuiltinOperatorE+0x6a>
    for (unsigned int i = 0; i < num_buitin_ops_; ++i) {
 800114c:	2b04      	cmp	r3, #4
 800114e:	d00b      	beq.n	8001168 <_ZNK6tflite22MicroMutableOpResolverILj6EE15GetOpDataParserENS_15BuiltinOperatorE+0x54>
      if (builtin_codes_[i] == op) return builtin_parsers_[i];
 8001150:	f890 20cc 	ldrb.w	r2, [r0, #204]	; 0xcc
 8001154:	428a      	cmp	r2, r1
 8001156:	d014      	beq.n	8001182 <_ZNK6tflite22MicroMutableOpResolverILj6EE15GetOpDataParserENS_15BuiltinOperatorE+0x6e>
    for (unsigned int i = 0; i < num_buitin_ops_; ++i) {
 8001158:	2b06      	cmp	r3, #6
 800115a:	d105      	bne.n	8001168 <_ZNK6tflite22MicroMutableOpResolverILj6EE15GetOpDataParserENS_15BuiltinOperatorE+0x54>
      if (builtin_codes_[i] == op) return builtin_parsers_[i];
 800115c:	f890 30cd 	ldrb.w	r3, [r0, #205]	; 0xcd
 8001160:	428b      	cmp	r3, r1
    for (unsigned int i = 0; i < num_buitin_ops_; ++i) {
 8001162:	bf08      	it	eq
 8001164:	2305      	moveq	r3, #5
      if (builtin_codes_[i] == op) return builtin_parsers_[i];
 8001166:	d002      	beq.n	800116e <_ZNK6tflite22MicroMutableOpResolverILj6EE15GetOpDataParserENS_15BuiltinOperatorE+0x5a>
    }
    return nullptr;
 8001168:	2000      	movs	r0, #0
  }
 800116a:	bd08      	pop	{r3, pc}
    for (unsigned int i = 0; i < num_buitin_ops_; ++i) {
 800116c:	2300      	movs	r3, #0
      if (builtin_codes_[i] == op) return builtin_parsers_[i];
 800116e:	3334      	adds	r3, #52	; 0x34
 8001170:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
  }
 8001174:	bd08      	pop	{r3, pc}
    for (unsigned int i = 0; i < num_buitin_ops_; ++i) {
 8001176:	2301      	movs	r3, #1
 8001178:	e7f9      	b.n	800116e <_ZNK6tflite22MicroMutableOpResolverILj6EE15GetOpDataParserENS_15BuiltinOperatorE+0x5a>
 800117a:	2302      	movs	r3, #2
 800117c:	e7f7      	b.n	800116e <_ZNK6tflite22MicroMutableOpResolverILj6EE15GetOpDataParserENS_15BuiltinOperatorE+0x5a>
 800117e:	2303      	movs	r3, #3
 8001180:	e7f5      	b.n	800116e <_ZNK6tflite22MicroMutableOpResolverILj6EE15GetOpDataParserENS_15BuiltinOperatorE+0x5a>
 8001182:	2304      	movs	r3, #4
 8001184:	e7f3      	b.n	800116e <_ZNK6tflite22MicroMutableOpResolverILj6EE15GetOpDataParserENS_15BuiltinOperatorE+0x5a>
    TFLITE_DCHECK(num_buitin_ops_ <= tOpCount);
 8001186:	f00f ff85 	bl	8011094 <abort>
 800118a:	bf00      	nop

0800118c <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpEPKc>:
  const TfLiteRegistration* FindOp(const char* op) const override {
 800118c:	b570      	push	{r4, r5, r6, lr}
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800118e:	f8d0 50c4 	ldr.w	r5, [r0, #196]	; 0xc4
 8001192:	b1fd      	cbz	r5, 80011d4 <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpEPKc+0x48>
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
 8001194:	6983      	ldr	r3, [r0, #24]
 8001196:	2b20      	cmp	r3, #32
 8001198:	4604      	mov	r4, r0
 800119a:	460e      	mov	r6, r1
 800119c:	d039      	beq.n	8001212 <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpEPKc+0x86>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800119e:	2d01      	cmp	r5, #1
 80011a0:	d018      	beq.n	80011d4 <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpEPKc+0x48>
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
 80011a2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80011a4:	2b20      	cmp	r3, #32
 80011a6:	d03a      	beq.n	800121e <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpEPKc+0x92>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 80011a8:	2d02      	cmp	r5, #2
 80011aa:	d013      	beq.n	80011d4 <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpEPKc+0x48>
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
 80011ac:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80011ae:	2b20      	cmp	r3, #32
 80011b0:	d03d      	beq.n	800122e <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpEPKc+0xa2>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 80011b2:	2d03      	cmp	r5, #3
 80011b4:	d00e      	beq.n	80011d4 <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpEPKc+0x48>
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
 80011b6:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 80011b8:	2b20      	cmp	r3, #32
 80011ba:	d00d      	beq.n	80011d8 <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpEPKc+0x4c>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 80011bc:	2d04      	cmp	r5, #4
 80011be:	d009      	beq.n	80011d4 <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpEPKc+0x48>
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
 80011c0:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 80011c4:	2b20      	cmp	r3, #32
 80011c6:	d012      	beq.n	80011ee <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpEPKc+0x62>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 80011c8:	2d05      	cmp	r5, #5
 80011ca:	d003      	beq.n	80011d4 <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpEPKc+0x48>
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
 80011cc:	f8d4 30b8 	ldr.w	r3, [r4, #184]	; 0xb8
 80011d0:	2b20      	cmp	r3, #32
 80011d2:	d015      	beq.n	8001200 <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpEPKc+0x74>
    return nullptr;
 80011d4:	2000      	movs	r0, #0
  }
 80011d6:	bd70      	pop	{r4, r5, r6, pc}
          (strcmp(registration.custom_name, op) == 0)) {
 80011d8:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 80011da:	4631      	mov	r1, r6
 80011dc:	f7fe fff8 	bl	80001d0 <strcmp>
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
 80011e0:	2800      	cmp	r0, #0
 80011e2:	d1eb      	bne.n	80011bc <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpEPKc+0x30>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 80011e4:	2003      	movs	r0, #3
      const TfLiteRegistration& registration = registrations_[i];
 80011e6:	eb04 1440 	add.w	r4, r4, r0, lsl #5
 80011ea:	1d20      	adds	r0, r4, #4
  }
 80011ec:	bd70      	pop	{r4, r5, r6, pc}
          (strcmp(registration.custom_name, op) == 0)) {
 80011ee:	f8d4 009c 	ldr.w	r0, [r4, #156]	; 0x9c
 80011f2:	4631      	mov	r1, r6
 80011f4:	f7fe ffec 	bl	80001d0 <strcmp>
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
 80011f8:	2800      	cmp	r0, #0
 80011fa:	d1e5      	bne.n	80011c8 <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpEPKc+0x3c>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 80011fc:	2004      	movs	r0, #4
 80011fe:	e7f2      	b.n	80011e6 <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpEPKc+0x5a>
          (strcmp(registration.custom_name, op) == 0)) {
 8001200:	f8d4 00bc 	ldr.w	r0, [r4, #188]	; 0xbc
 8001204:	4631      	mov	r1, r6
 8001206:	f7fe ffe3 	bl	80001d0 <strcmp>
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
 800120a:	2800      	cmp	r0, #0
 800120c:	d1e2      	bne.n	80011d4 <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpEPKc+0x48>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800120e:	2005      	movs	r0, #5
 8001210:	e7e9      	b.n	80011e6 <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpEPKc+0x5a>
          (strcmp(registration.custom_name, op) == 0)) {
 8001212:	69c0      	ldr	r0, [r0, #28]
 8001214:	f7fe ffdc 	bl	80001d0 <strcmp>
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
 8001218:	2800      	cmp	r0, #0
 800121a:	d1c0      	bne.n	800119e <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpEPKc+0x12>
 800121c:	e7e3      	b.n	80011e6 <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpEPKc+0x5a>
          (strcmp(registration.custom_name, op) == 0)) {
 800121e:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8001220:	4631      	mov	r1, r6
 8001222:	f7fe ffd5 	bl	80001d0 <strcmp>
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
 8001226:	2800      	cmp	r0, #0
 8001228:	d1be      	bne.n	80011a8 <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpEPKc+0x1c>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800122a:	2001      	movs	r0, #1
 800122c:	e7db      	b.n	80011e6 <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpEPKc+0x5a>
          (strcmp(registration.custom_name, op) == 0)) {
 800122e:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8001230:	4631      	mov	r1, r6
 8001232:	f7fe ffcd 	bl	80001d0 <strcmp>
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
 8001236:	2800      	cmp	r0, #0
 8001238:	d1bb      	bne.n	80011b2 <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpEPKc+0x26>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800123a:	2002      	movs	r0, #2
 800123c:	e7d3      	b.n	80011e6 <_ZNK6tflite22MicroMutableOpResolverILj6EE6FindOpEPKc+0x5a>
 800123e:	bf00      	nop

08001240 <_ZNK6tflite15MicroOpResolver6FindOpENS_15BuiltinOperatorEi>:
  // name.
  virtual const TfLiteRegistration* FindOp(const char* op) const = 0;

  // This implementation exists for compatibility with the OpResolver base class
  // and disregards the version parameter.
  const TfLiteRegistration* FindOp(BuiltinOperator op,
 8001240:	b430      	push	{r4, r5}
                                   int version) const final {
    return FindOp(op);
 8001242:	6804      	ldr	r4, [r0, #0]
 8001244:	4d1f      	ldr	r5, [pc, #124]	; (80012c4 <_ZNK6tflite15MicroOpResolver6FindOpENS_15BuiltinOperatorEi+0x84>)
 8001246:	6964      	ldr	r4, [r4, #20]
 8001248:	42ac      	cmp	r4, r5
 800124a:	d12f      	bne.n	80012ac <_ZNK6tflite15MicroOpResolver6FindOpENS_15BuiltinOperatorEi+0x6c>
    if (op == BuiltinOperator_CUSTOM) return nullptr;
 800124c:	2920      	cmp	r1, #32
 800124e:	460a      	mov	r2, r1
 8001250:	d023      	beq.n	800129a <_ZNK6tflite15MicroOpResolver6FindOpENS_15BuiltinOperatorEi+0x5a>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 8001252:	4603      	mov	r3, r0
 8001254:	f8d0 00c4 	ldr.w	r0, [r0, #196]	; 0xc4
 8001258:	b300      	cbz	r0, 800129c <_ZNK6tflite15MicroOpResolver6FindOpENS_15BuiltinOperatorEi+0x5c>
      if (registration.builtin_code == op) {
 800125a:	6999      	ldr	r1, [r3, #24]
 800125c:	428a      	cmp	r2, r1
 800125e:	d01f      	beq.n	80012a0 <_ZNK6tflite15MicroOpResolver6FindOpENS_15BuiltinOperatorEi+0x60>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 8001260:	2801      	cmp	r0, #1
 8001262:	d01a      	beq.n	800129a <_ZNK6tflite15MicroOpResolver6FindOpENS_15BuiltinOperatorEi+0x5a>
      if (registration.builtin_code == op) {
 8001264:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001266:	428a      	cmp	r2, r1
 8001268:	d023      	beq.n	80012b2 <_ZNK6tflite15MicroOpResolver6FindOpENS_15BuiltinOperatorEi+0x72>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800126a:	2802      	cmp	r0, #2
 800126c:	d015      	beq.n	800129a <_ZNK6tflite15MicroOpResolver6FindOpENS_15BuiltinOperatorEi+0x5a>
      if (registration.builtin_code == op) {
 800126e:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8001270:	428a      	cmp	r2, r1
 8001272:	d020      	beq.n	80012b6 <_ZNK6tflite15MicroOpResolver6FindOpENS_15BuiltinOperatorEi+0x76>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 8001274:	2803      	cmp	r0, #3
 8001276:	d010      	beq.n	800129a <_ZNK6tflite15MicroOpResolver6FindOpENS_15BuiltinOperatorEi+0x5a>
      if (registration.builtin_code == op) {
 8001278:	6f99      	ldr	r1, [r3, #120]	; 0x78
 800127a:	428a      	cmp	r2, r1
 800127c:	d01d      	beq.n	80012ba <_ZNK6tflite15MicroOpResolver6FindOpENS_15BuiltinOperatorEi+0x7a>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800127e:	2804      	cmp	r0, #4
 8001280:	d00b      	beq.n	800129a <_ZNK6tflite15MicroOpResolver6FindOpENS_15BuiltinOperatorEi+0x5a>
      if (registration.builtin_code == op) {
 8001282:	f8d3 1098 	ldr.w	r1, [r3, #152]	; 0x98
 8001286:	428a      	cmp	r2, r1
 8001288:	d019      	beq.n	80012be <_ZNK6tflite15MicroOpResolver6FindOpENS_15BuiltinOperatorEi+0x7e>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800128a:	2805      	cmp	r0, #5
 800128c:	d005      	beq.n	800129a <_ZNK6tflite15MicroOpResolver6FindOpENS_15BuiltinOperatorEi+0x5a>
      if (registration.builtin_code == op) {
 800128e:	f8d3 10b8 	ldr.w	r1, [r3, #184]	; 0xb8
 8001292:	428a      	cmp	r2, r1
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 8001294:	bf08      	it	eq
 8001296:	2205      	moveq	r2, #5
      if (registration.builtin_code == op) {
 8001298:	d003      	beq.n	80012a2 <_ZNK6tflite15MicroOpResolver6FindOpENS_15BuiltinOperatorEi+0x62>
    if (op == BuiltinOperator_CUSTOM) return nullptr;
 800129a:	2000      	movs	r0, #0
  }
 800129c:	bc30      	pop	{r4, r5}
 800129e:	4770      	bx	lr
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 80012a0:	2200      	movs	r2, #0
      const TfLiteRegistration& registration = registrations_[i];
 80012a2:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 80012a6:	1d18      	adds	r0, r3, #4
 80012a8:	bc30      	pop	{r4, r5}
 80012aa:	4770      	bx	lr
    return FindOp(op);
 80012ac:	4623      	mov	r3, r4
  }
 80012ae:	bc30      	pop	{r4, r5}
    return FindOp(op);
 80012b0:	4718      	bx	r3
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 80012b2:	2201      	movs	r2, #1
 80012b4:	e7f5      	b.n	80012a2 <_ZNK6tflite15MicroOpResolver6FindOpENS_15BuiltinOperatorEi+0x62>
 80012b6:	2202      	movs	r2, #2
 80012b8:	e7f3      	b.n	80012a2 <_ZNK6tflite15MicroOpResolver6FindOpENS_15BuiltinOperatorEi+0x62>
 80012ba:	2203      	movs	r2, #3
 80012bc:	e7f1      	b.n	80012a2 <_ZNK6tflite15MicroOpResolver6FindOpENS_15BuiltinOperatorEi+0x62>
 80012be:	2204      	movs	r2, #4
 80012c0:	e7ef      	b.n	80012a2 <_ZNK6tflite15MicroOpResolver6FindOpENS_15BuiltinOperatorEi+0x62>
 80012c2:	bf00      	nop
 80012c4:	0800108d 	.word	0x0800108d

080012c8 <_ZNK6tflite15MicroOpResolver6FindOpEPKci>:

  // This implementation exists for compatibility with the OpResolver base class
  // and disregards the version parameter.
  const TfLiteRegistration* FindOp(const char* op, int version) const final {
    return FindOp(op);
 80012c8:	6803      	ldr	r3, [r0, #0]
 80012ca:	4a2f      	ldr	r2, [pc, #188]	; (8001388 <_ZNK6tflite15MicroOpResolver6FindOpEPKci+0xc0>)
 80012cc:	699b      	ldr	r3, [r3, #24]
 80012ce:	4293      	cmp	r3, r2
 80012d0:	d146      	bne.n	8001360 <_ZNK6tflite15MicroOpResolver6FindOpEPKci+0x98>
  const TfLiteRegistration* FindOp(const char* op, int version) const final {
 80012d2:	b570      	push	{r4, r5, r6, lr}
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 80012d4:	f8d0 50c4 	ldr.w	r5, [r0, #196]	; 0xc4
 80012d8:	4604      	mov	r4, r0
 80012da:	b1f5      	cbz	r5, 800131a <_ZNK6tflite15MicroOpResolver6FindOpEPKci+0x52>
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
 80012dc:	6983      	ldr	r3, [r0, #24]
 80012de:	2b20      	cmp	r3, #32
 80012e0:	460e      	mov	r6, r1
 80012e2:	d01c      	beq.n	800131e <_ZNK6tflite15MicroOpResolver6FindOpEPKci+0x56>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 80012e4:	2d01      	cmp	r5, #1
 80012e6:	d018      	beq.n	800131a <_ZNK6tflite15MicroOpResolver6FindOpEPKci+0x52>
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
 80012e8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80012ea:	2b20      	cmp	r3, #32
 80012ec:	d020      	beq.n	8001330 <_ZNK6tflite15MicroOpResolver6FindOpEPKci+0x68>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 80012ee:	2d02      	cmp	r5, #2
 80012f0:	d013      	beq.n	800131a <_ZNK6tflite15MicroOpResolver6FindOpEPKci+0x52>
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
 80012f2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80012f4:	2b20      	cmp	r3, #32
 80012f6:	d023      	beq.n	8001340 <_ZNK6tflite15MicroOpResolver6FindOpEPKci+0x78>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 80012f8:	2d03      	cmp	r5, #3
 80012fa:	d00e      	beq.n	800131a <_ZNK6tflite15MicroOpResolver6FindOpEPKci+0x52>
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
 80012fc:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 80012fe:	2b20      	cmp	r3, #32
 8001300:	d026      	beq.n	8001350 <_ZNK6tflite15MicroOpResolver6FindOpEPKci+0x88>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 8001302:	2d04      	cmp	r5, #4
 8001304:	d009      	beq.n	800131a <_ZNK6tflite15MicroOpResolver6FindOpEPKci+0x52>
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
 8001306:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
 800130a:	2b20      	cmp	r3, #32
 800130c:	d029      	beq.n	8001362 <_ZNK6tflite15MicroOpResolver6FindOpEPKci+0x9a>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800130e:	2d05      	cmp	r5, #5
 8001310:	d003      	beq.n	800131a <_ZNK6tflite15MicroOpResolver6FindOpEPKci+0x52>
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
 8001312:	f8d4 30b8 	ldr.w	r3, [r4, #184]	; 0xb8
 8001316:	2b20      	cmp	r3, #32
 8001318:	d02c      	beq.n	8001374 <_ZNK6tflite15MicroOpResolver6FindOpEPKci+0xac>
    return nullptr;
 800131a:	2000      	movs	r0, #0
  }
 800131c:	bd70      	pop	{r4, r5, r6, pc}
          (strcmp(registration.custom_name, op) == 0)) {
 800131e:	69c0      	ldr	r0, [r0, #28]
 8001320:	f7fe ff56 	bl	80001d0 <strcmp>
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
 8001324:	2800      	cmp	r0, #0
 8001326:	d1dd      	bne.n	80012e4 <_ZNK6tflite15MicroOpResolver6FindOpEPKci+0x1c>
      const TfLiteRegistration& registration = registrations_[i];
 8001328:	eb04 1440 	add.w	r4, r4, r0, lsl #5
 800132c:	1d20      	adds	r0, r4, #4
 800132e:	bd70      	pop	{r4, r5, r6, pc}
          (strcmp(registration.custom_name, op) == 0)) {
 8001330:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8001332:	4631      	mov	r1, r6
 8001334:	f7fe ff4c 	bl	80001d0 <strcmp>
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
 8001338:	2800      	cmp	r0, #0
 800133a:	d1d8      	bne.n	80012ee <_ZNK6tflite15MicroOpResolver6FindOpEPKci+0x26>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800133c:	2001      	movs	r0, #1
 800133e:	e7f3      	b.n	8001328 <_ZNK6tflite15MicroOpResolver6FindOpEPKci+0x60>
          (strcmp(registration.custom_name, op) == 0)) {
 8001340:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8001342:	4631      	mov	r1, r6
 8001344:	f7fe ff44 	bl	80001d0 <strcmp>
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
 8001348:	2800      	cmp	r0, #0
 800134a:	d1d5      	bne.n	80012f8 <_ZNK6tflite15MicroOpResolver6FindOpEPKci+0x30>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800134c:	2002      	movs	r0, #2
 800134e:	e7eb      	b.n	8001328 <_ZNK6tflite15MicroOpResolver6FindOpEPKci+0x60>
          (strcmp(registration.custom_name, op) == 0)) {
 8001350:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8001352:	4631      	mov	r1, r6
 8001354:	f7fe ff3c 	bl	80001d0 <strcmp>
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
 8001358:	2800      	cmp	r0, #0
 800135a:	d1d2      	bne.n	8001302 <_ZNK6tflite15MicroOpResolver6FindOpEPKci+0x3a>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800135c:	2003      	movs	r0, #3
 800135e:	e7e3      	b.n	8001328 <_ZNK6tflite15MicroOpResolver6FindOpEPKci+0x60>
    return FindOp(op);
 8001360:	4718      	bx	r3
          (strcmp(registration.custom_name, op) == 0)) {
 8001362:	f8d4 009c 	ldr.w	r0, [r4, #156]	; 0x9c
 8001366:	4631      	mov	r1, r6
 8001368:	f7fe ff32 	bl	80001d0 <strcmp>
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
 800136c:	2800      	cmp	r0, #0
 800136e:	d1ce      	bne.n	800130e <_ZNK6tflite15MicroOpResolver6FindOpEPKci+0x46>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 8001370:	2004      	movs	r0, #4
 8001372:	e7d9      	b.n	8001328 <_ZNK6tflite15MicroOpResolver6FindOpEPKci+0x60>
          (strcmp(registration.custom_name, op) == 0)) {
 8001374:	f8d4 00bc 	ldr.w	r0, [r4, #188]	; 0xbc
 8001378:	4631      	mov	r1, r6
 800137a:	f7fe ff29 	bl	80001d0 <strcmp>
      if ((registration.builtin_code == BuiltinOperator_CUSTOM) &&
 800137e:	2800      	cmp	r0, #0
 8001380:	d1cb      	bne.n	800131a <_ZNK6tflite15MicroOpResolver6FindOpEPKci+0x52>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 8001382:	2005      	movs	r0, #5
 8001384:	e7d0      	b.n	8001328 <_ZNK6tflite15MicroOpResolver6FindOpEPKci+0x60>
 8001386:	bf00      	nop
 8001388:	0800118d 	.word	0x0800118d

0800138c <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800138c:	b530      	push	{r4, r5, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800138e:	2400      	movs	r4, #0
{
 8001390:	b0bb      	sub	sp, #236	; 0xec
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001392:	4621      	mov	r1, r4
 8001394:	2224      	movs	r2, #36	; 0x24
 8001396:	a807      	add	r0, sp, #28
 8001398:	f010 fdf2 	bl	8011f80 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800139c:	4621      	mov	r1, r4
 800139e:	2288      	movs	r2, #136	; 0x88
 80013a0:	a818      	add	r0, sp, #96	; 0x60
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013a2:	e9cd 4401 	strd	r4, r4, [sp, #4]
 80013a6:	e9cd 4403 	strd	r4, r4, [sp, #12]
 80013aa:	9405      	str	r4, [sp, #20]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013ac:	f010 fde8 	bl	8011f80 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80013b0:	2310      	movs	r3, #16
 80013b2:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
  RCC_OscInitStruct.MSICalibrationValue = 0;
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80013b4:	2360      	movs	r3, #96	; 0x60
 80013b6:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013b8:	2302      	movs	r3, #2
 80013ba:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
  RCC_OscInitStruct.PLL.PLLM = 1;
  RCC_OscInitStruct.PLL.PLLN = 40;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80013bc:	9316      	str	r3, [sp, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLN = 40;
 80013be:	2328      	movs	r3, #40	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80013c0:	2207      	movs	r2, #7
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80013c2:	2501      	movs	r5, #1
  RCC_OscInitStruct.PLL.PLLN = 40;
 80013c4:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013c6:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80013c8:	2302      	movs	r3, #2
 80013ca:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLM = 1;
 80013ce:	e9cd 5511 	strd	r5, r5, [sp, #68]	; 0x44
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80013d2:	950c      	str	r5, [sp, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013d4:	f000 ffc2 	bl	800235c <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013d8:	230f      	movs	r3, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80013da:	2104      	movs	r1, #4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013dc:	9301      	str	r3, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80013de:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013e0:	2303      	movs	r3, #3
 80013e2:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013e4:	e9cd 4403 	strd	r4, r4, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013e8:	9405      	str	r4, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80013ea:	f001 faa5 	bl	8002938 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013ee:	a818      	add	r0, sp, #96	; 0x60
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80013f0:	9518      	str	r5, [sp, #96]	; 0x60
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80013f2:	9426      	str	r4, [sp, #152]	; 0x98
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80013f4:	f001 fc70 	bl	8002cd8 <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80013f8:	f44f 7000 	mov.w	r0, #512	; 0x200
 80013fc:	f000 fecc 	bl	8002198 <HAL_PWREx_ControlVoltageScaling>
  {
    Error_Handler();
  }
}
 8001400:	b03b      	add	sp, #236	; 0xec
 8001402:	bd30      	pop	{r4, r5, pc}

08001404 <main>:
{
 8001404:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001408:	f6ad 1d34 	subw	sp, sp, #2356	; 0x934
  HAL_Init();
 800140c:	f000 fd16 	bl	8001e3c <HAL_Init>
  SystemClock_Config();
 8001410:	f7ff ffbc 	bl	800138c <_Z18SystemClock_Configv>
  */
static void MX_GPIO_Init(void)
{

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001414:	4bc0      	ldr	r3, [pc, #768]	; (8001718 <main+0x314>)
  huart1.Instance = USART1;
 8001416:	48c1      	ldr	r0, [pc, #772]	; (800171c <main+0x318>)
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001418:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800141a:	f042 0202 	orr.w	r2, r2, #2
 800141e:	64da      	str	r2, [r3, #76]	; 0x4c
 8001420:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001422:	f002 0202 	and.w	r2, r2, #2
 8001426:	9207      	str	r2, [sp, #28]
 8001428:	9c07      	ldr	r4, [sp, #28]
  huart1.Instance = USART1;
 800142a:	4abd      	ldr	r2, [pc, #756]	; (8001720 <main+0x31c>)
  static tflite::MicroErrorReporter micro_error_reporter;
 800142c:	4cbd      	ldr	r4, [pc, #756]	; (8001724 <main+0x320>)
  huart1.Instance = USART1;
 800142e:	6002      	str	r2, [r0, #0]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001430:	2300      	movs	r3, #0
  huart1.Init.BaudRate = 115200;
 8001432:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001436:	220c      	movs	r2, #12
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001438:	e9c0 1301 	strd	r1, r3, [r0, #4]
  huart1.Init.Parity = UART_PARITY_NONE;
 800143c:	e9c0 3303 	strd	r3, r3, [r0, #12]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001440:	e9c0 2305 	strd	r2, r3, [r0, #20]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001444:	e9c0 3307 	strd	r3, r3, [r0, #28]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001448:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800144a:	f002 f879 	bl	8003540 <HAL_UART_Init>
  static tflite::MicroErrorReporter micro_error_reporter;
 800144e:	6823      	ldr	r3, [r4, #0]
 8001450:	f3bf 8f5b 	dmb	ish
 8001454:	07db      	lsls	r3, r3, #31
 8001456:	d52a      	bpl.n	80014ae <main+0xaa>
  buf_len = sprintf(buf, "START TEST\r\n");
 8001458:	4bb3      	ldr	r3, [pc, #716]	; (8001728 <main+0x324>)
  error_reporter = &micro_error_reporter;
 800145a:	f8df a300 	ldr.w	sl, [pc, #768]	; 800175c <main+0x358>
  model = tflite::GetModel(MFCC);
 800145e:	4eb3      	ldr	r6, [pc, #716]	; (800172c <main+0x328>)
  buf_len = sprintf(buf, "START TEST\r\n");
 8001460:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001462:	ad08      	add	r5, sp, #32
 8001464:	462c      	mov	r4, r5
 8001466:	c407      	stmia	r4!, {r0, r1, r2}
  error_reporter = &micro_error_reporter;
 8001468:	48b1      	ldr	r0, [pc, #708]	; (8001730 <main+0x32c>)
  buf_len = sprintf(buf, "START TEST\r\n");
 800146a:	7023      	strb	r3, [r4, #0]
  HAL_UART_Transmit(&huart1, (uint8_t *)buf, buf_len, 100);
 800146c:	220c      	movs	r2, #12
 800146e:	2364      	movs	r3, #100	; 0x64
 8001470:	4629      	mov	r1, r5
  error_reporter = &micro_error_reporter;
 8001472:	f8ca 0000 	str.w	r0, [sl]
  HAL_UART_Transmit(&huart1, (uint8_t *)buf, buf_len, 100);
 8001476:	48a9      	ldr	r0, [pc, #676]	; (800171c <main+0x318>)
 8001478:	f002 f8e8 	bl	800364c <HAL_UART_Transmit>
  error_reporter->Report("STM32 TensorFlow Lite test");
 800147c:	49ad      	ldr	r1, [pc, #692]	; (8001734 <main+0x330>)
 800147e:	f8da 0000 	ldr.w	r0, [sl]
 8001482:	f002 f98f 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
// Helpers to get a typed pointer to the root object contained in the buffer.
template<typename T> T *GetMutableRoot(void *buf) {
  EndianCheck();
  return reinterpret_cast<T *>(
      reinterpret_cast<uint8_t *>(buf) +
      EndianScalar(*reinterpret_cast<uoffset_t *>(buf)));
 8001486:	4bac      	ldr	r3, [pc, #688]	; (8001738 <main+0x334>)
 8001488:	6819      	ldr	r1, [r3, #0]
 800148a:	18ca      	adds	r2, r1, r3
// "tables" use an offset table (possibly shared) that allows fields to be
// omitted and added at will, but uses an extra indirection to read.
class Table {
 public:
  const uint8_t *GetVTable() const {
    return data_ - ReadScalar<soffset_t>(data_);
 800148c:	585b      	ldr	r3, [r3, r1]
  model = tflite::GetModel(MFCC);
 800148e:	6032      	str	r2, [r6, #0]
 8001490:	1ad3      	subs	r3, r2, r3
    auto vtable = GetVTable();
    // The first element is the size of the vtable (fields + type id + itself).
    auto vtsize = ReadScalar<voffset_t>(vtable);
    // If the field we're accessing is outside the vtable, we're reading older
    // data, so it's the same as if the offset was 0 (not present).
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8001492:	8819      	ldrh	r1, [r3, #0]
 8001494:	2904      	cmp	r1, #4
 8001496:	d904      	bls.n	80014a2 <main+0x9e>

template<typename T>
// UBSAN: C++ aliasing type rules, see std::bit_cast<> for details.
__supress_ubsan__("alignment")
T ReadScalar(const void *p) {
  return EndianScalar(*reinterpret_cast<const T *>(p));
 8001498:	889b      	ldrh	r3, [r3, #4]
  }

  template<typename T> T GetField(voffset_t field, T defaultval) const {
    auto field_offset = GetOptionalFieldOffset(field);
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800149a:	b113      	cbz	r3, 80014a2 <main+0x9e>
  if (model->version() != TFLITE_SCHEMA_VERSION)
 800149c:	58d3      	ldr	r3, [r2, r3]
 800149e:	2b03      	cmp	r3, #3
 80014a0:	d011      	beq.n	80014c6 <main+0xc2>
    error_reporter->Report("Model version does not match Schema");
 80014a2:	49a6      	ldr	r1, [pc, #664]	; (800173c <main+0x338>)
 80014a4:	f8da 0000 	ldr.w	r0, [sl]
 80014a8:	f002 f97c 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
	while(1);
 80014ac:	e7fe      	b.n	80014ac <main+0xa8>
  static tflite::MicroErrorReporter micro_error_reporter;
 80014ae:	4620      	mov	r0, r4
 80014b0:	f00f fb18 	bl	8010ae4 <__cxa_guard_acquire>
 80014b4:	2800      	cmp	r0, #0
 80014b6:	d0cf      	beq.n	8001458 <main+0x54>
 80014b8:	48a1      	ldr	r0, [pc, #644]	; (8001740 <main+0x33c>)
 80014ba:	f00f fe11 	bl	80110e0 <atexit>
 80014be:	4620      	mov	r0, r4
 80014c0:	f00f fb1c 	bl	8010afc <__cxa_guard_release>
 80014c4:	e7c8      	b.n	8001458 <main+0x54>
      : error_reporter_(error_reporter) {}
 80014c6:	ac15      	add	r4, sp, #84	; 0x54
 80014c8:	2700      	movs	r7, #0
 80014ca:	4b9e      	ldr	r3, [pc, #632]	; (8001744 <main+0x340>)
 80014cc:	6023      	str	r3, [r4, #0]
 80014ce:	e9c4 773a 	strd	r7, r7, [r4, #232]	; 0xe8
 80014d2:	f8c4 70c4 	str.w	r7, [r4, #196]	; 0xc4
  tflite_status = micro_op_resolver.AddFullyConnected();
 80014d6:	a851      	add	r0, sp, #324	; 0x144
 80014d8:	f00a f960 	bl	800b79c <_ZN6tflite24Register_FULLY_CONNECTEDEv>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 80014dc:	463b      	mov	r3, r7
 80014de:	f8d4 00c4 	ldr.w	r0, [r4, #196]	; 0xc4
 80014e2:	4627      	mov	r7, r4
 80014e4:	4621      	mov	r1, r4
 80014e6:	e006      	b.n	80014f6 <main+0xf2>
      if (registration.builtin_code == op) {
 80014e8:	f851 2c08 	ldr.w	r2, [r1, #-8]
 80014ec:	2a09      	cmp	r2, #9
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 80014ee:	f103 0301 	add.w	r3, r3, #1
      if (registration.builtin_code == op) {
 80014f2:	f000 81bc 	beq.w	800186e <main+0x46a>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 80014f6:	4283      	cmp	r3, r0
      if (registration.builtin_code == op) {
 80014f8:	f101 0120 	add.w	r1, r1, #32
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 80014fc:	d1f4      	bne.n	80014e8 <main+0xe4>
                             op);
      }
      return kTfLiteError;
    }

    if (registrations_len_ >= tOpCount) {
 80014fe:	2b06      	cmp	r3, #6
 8001500:	f000 81c1 	beq.w	8001886 <main+0x482>
                             op, tOpCount);
      }
      return kTfLiteError;
    }

    registrations_[registrations_len_] = registration;
 8001504:	eb04 1843 	add.w	r8, r4, r3, lsl #5
    // Strictly speaking, the builtin_code is not necessary for TFLM but filling
    // it in regardless.
    registrations_[registrations_len_].builtin_code = op;
    registrations_len_++;
 8001508:	3301      	adds	r3, #1
 800150a:	f8c4 30c4 	str.w	r3, [r4, #196]	; 0xc4

    builtin_codes_[num_buitin_ops_] = op;
 800150e:	f8d4 30e8 	ldr.w	r3, [r4, #232]	; 0xe8
 8001512:	18e2      	adds	r2, r4, r3
    registrations_[registrations_len_].builtin_code = op;
 8001514:	f04f 0909 	mov.w	r9, #9
    builtin_codes_[num_buitin_ops_] = op;
 8001518:	f882 90c8 	strb.w	r9, [r2, #200]	; 0xc8
    builtin_parsers_[num_buitin_ops_] = parser;
 800151c:	f103 0234 	add.w	r2, r3, #52	; 0x34
    num_buitin_ops_++;
 8001520:	3301      	adds	r3, #1
 8001522:	f8c4 30e8 	str.w	r3, [r4, #232]	; 0xe8
    registrations_[registrations_len_] = registration;
 8001526:	f50d 7ea2 	add.w	lr, sp, #324	; 0x144
    builtin_parsers_[num_buitin_ops_] = parser;
 800152a:	4b87      	ldr	r3, [pc, #540]	; (8001748 <main+0x344>)
 800152c:	f844 3022 	str.w	r3, [r4, r2, lsl #2]
    registrations_[registrations_len_] = registration;
 8001530:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8001534:	f108 0c04 	add.w	ip, r8, #4
 8001538:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800153c:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
 8001540:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    return AddBuiltin(BuiltinOperator_CONV_2D, Register_CONV_2D(), ParseConv2D);
 8001544:	a851      	add	r0, sp, #324	; 0x144
    registrations_[registrations_len_].builtin_code = op;
 8001546:	f8c8 9018 	str.w	r9, [r8, #24]
    return AddBuiltin(BuiltinOperator_CONV_2D, Register_CONV_2D(), ParseConv2D);
 800154a:	f009 f991 	bl	800a870 <_ZN6tflite16Register_CONV_2DEv>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800154e:	f8d4 00c4 	ldr.w	r0, [r4, #196]	; 0xc4
 8001552:	4621      	mov	r1, r4
 8001554:	2300      	movs	r3, #0
 8001556:	e006      	b.n	8001566 <main+0x162>
      if (registration.builtin_code == op) {
 8001558:	f851 2c08 	ldr.w	r2, [r1, #-8]
 800155c:	2a03      	cmp	r2, #3
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800155e:	f103 0301 	add.w	r3, r3, #1
      if (registration.builtin_code == op) {
 8001562:	f000 81a5 	beq.w	80018b0 <main+0x4ac>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 8001566:	4283      	cmp	r3, r0
      if (registration.builtin_code == op) {
 8001568:	f101 0120 	add.w	r1, r1, #32
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800156c:	d1f4      	bne.n	8001558 <main+0x154>
    if (registrations_len_ >= tOpCount) {
 800156e:	2b06      	cmp	r3, #6
 8001570:	f000 81aa 	beq.w	80018c8 <main+0x4c4>
    registrations_[registrations_len_] = registration;
 8001574:	eb04 1843 	add.w	r8, r4, r3, lsl #5
    registrations_len_++;
 8001578:	3301      	adds	r3, #1
 800157a:	f8c4 30c4 	str.w	r3, [r4, #196]	; 0xc4
    builtin_codes_[num_buitin_ops_] = op;
 800157e:	f8d4 30e8 	ldr.w	r3, [r4, #232]	; 0xe8
 8001582:	18e2      	adds	r2, r4, r3
    registrations_[registrations_len_].builtin_code = op;
 8001584:	f04f 0903 	mov.w	r9, #3
    builtin_codes_[num_buitin_ops_] = op;
 8001588:	f882 90c8 	strb.w	r9, [r2, #200]	; 0xc8
    builtin_parsers_[num_buitin_ops_] = parser;
 800158c:	f103 0234 	add.w	r2, r3, #52	; 0x34
    num_buitin_ops_++;
 8001590:	3301      	adds	r3, #1
 8001592:	f8c4 30e8 	str.w	r3, [r4, #232]	; 0xe8
    registrations_[registrations_len_] = registration;
 8001596:	f50d 7ea2 	add.w	lr, sp, #324	; 0x144
    builtin_parsers_[num_buitin_ops_] = parser;
 800159a:	4b6c      	ldr	r3, [pc, #432]	; (800174c <main+0x348>)
 800159c:	f844 3022 	str.w	r3, [r4, r2, lsl #2]
    registrations_[registrations_len_] = registration;
 80015a0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80015a4:	f108 0c04 	add.w	ip, r8, #4
 80015a8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80015ac:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
 80015b0:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
                      tflite::ops::micro::Register_RESHAPE(), ParseReshape);
 80015b4:	a851      	add	r0, sp, #324	; 0x144
    registrations_[registrations_len_].builtin_code = op;
 80015b6:	f8c8 9018 	str.w	r9, [r8, #24]
                      tflite::ops::micro::Register_RESHAPE(), ParseReshape);
 80015ba:	f007 fe5f 	bl	800927c <_ZN6tflite3ops5micro16Register_RESHAPEEv>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 80015be:	f8d4 00c4 	ldr.w	r0, [r4, #196]	; 0xc4
 80015c2:	4621      	mov	r1, r4
 80015c4:	2300      	movs	r3, #0
 80015c6:	e006      	b.n	80015d6 <main+0x1d2>
      if (registration.builtin_code == op) {
 80015c8:	f851 2c08 	ldr.w	r2, [r1, #-8]
 80015cc:	2a16      	cmp	r2, #22
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 80015ce:	f103 0301 	add.w	r3, r3, #1
      if (registration.builtin_code == op) {
 80015d2:	f000 8161 	beq.w	8001898 <main+0x494>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 80015d6:	4283      	cmp	r3, r0
      if (registration.builtin_code == op) {
 80015d8:	f101 0120 	add.w	r1, r1, #32
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 80015dc:	d1f4      	bne.n	80015c8 <main+0x1c4>
    if (registrations_len_ >= tOpCount) {
 80015de:	2b06      	cmp	r3, #6
 80015e0:	f000 8187 	beq.w	80018f2 <main+0x4ee>
    registrations_[registrations_len_] = registration;
 80015e4:	eb04 1843 	add.w	r8, r4, r3, lsl #5
    registrations_len_++;
 80015e8:	3301      	adds	r3, #1
 80015ea:	f8c4 30c4 	str.w	r3, [r4, #196]	; 0xc4
    builtin_codes_[num_buitin_ops_] = op;
 80015ee:	f8d4 30e8 	ldr.w	r3, [r4, #232]	; 0xe8
 80015f2:	18e2      	adds	r2, r4, r3
    registrations_[registrations_len_].builtin_code = op;
 80015f4:	f04f 0916 	mov.w	r9, #22
    builtin_codes_[num_buitin_ops_] = op;
 80015f8:	f882 90c8 	strb.w	r9, [r2, #200]	; 0xc8
    builtin_parsers_[num_buitin_ops_] = parser;
 80015fc:	f103 0234 	add.w	r2, r3, #52	; 0x34
    num_buitin_ops_++;
 8001600:	3301      	adds	r3, #1
 8001602:	f8c4 30e8 	str.w	r3, [r4, #232]	; 0xe8
    registrations_[registrations_len_] = registration;
 8001606:	f50d 7ea2 	add.w	lr, sp, #324	; 0x144
    builtin_parsers_[num_buitin_ops_] = parser;
 800160a:	4b51      	ldr	r3, [pc, #324]	; (8001750 <main+0x34c>)
 800160c:	f844 3022 	str.w	r3, [r4, r2, lsl #2]
    registrations_[registrations_len_] = registration;
 8001610:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8001614:	f108 0c04 	add.w	ip, r8, #4
 8001618:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800161c:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
 8001620:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
                      tflite::ops::micro::Register_MAX_POOL_2D(), ParsePool);
 8001624:	a851      	add	r0, sp, #324	; 0x144
    registrations_[registrations_len_].builtin_code = op;
 8001626:	f8c8 9018 	str.w	r9, [r8, #24]
                      tflite::ops::micro::Register_MAX_POOL_2D(), ParsePool);
 800162a:	f00b f8c3 	bl	800c7b4 <_ZN6tflite3ops5micro20Register_MAX_POOL_2DEv>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800162e:	f8d4 00c4 	ldr.w	r0, [r4, #196]	; 0xc4
 8001632:	4621      	mov	r1, r4
 8001634:	2300      	movs	r3, #0
 8001636:	e006      	b.n	8001646 <main+0x242>
      if (registration.builtin_code == op) {
 8001638:	f851 2c08 	ldr.w	r2, [r1, #-8]
 800163c:	2a11      	cmp	r2, #17
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800163e:	f103 0301 	add.w	r3, r3, #1
      if (registration.builtin_code == op) {
 8001642:	f000 814a 	beq.w	80018da <main+0x4d6>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 8001646:	4283      	cmp	r3, r0
      if (registration.builtin_code == op) {
 8001648:	f101 0120 	add.w	r1, r1, #32
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800164c:	d1f4      	bne.n	8001638 <main+0x234>
    if (registrations_len_ >= tOpCount) {
 800164e:	2b06      	cmp	r3, #6
 8001650:	f000 8164 	beq.w	800191c <main+0x518>
    registrations_[registrations_len_] = registration;
 8001654:	eb04 1843 	add.w	r8, r4, r3, lsl #5
    registrations_len_++;
 8001658:	3301      	adds	r3, #1
 800165a:	f8c4 30c4 	str.w	r3, [r4, #196]	; 0xc4
    builtin_codes_[num_buitin_ops_] = op;
 800165e:	f8d4 30e8 	ldr.w	r3, [r4, #232]	; 0xe8
 8001662:	18e2      	adds	r2, r4, r3
    registrations_[registrations_len_].builtin_code = op;
 8001664:	f04f 0911 	mov.w	r9, #17
    builtin_codes_[num_buitin_ops_] = op;
 8001668:	f882 90c8 	strb.w	r9, [r2, #200]	; 0xc8
    builtin_parsers_[num_buitin_ops_] = parser;
 800166c:	f103 0234 	add.w	r2, r3, #52	; 0x34
    num_buitin_ops_++;
 8001670:	3301      	adds	r3, #1
 8001672:	f8c4 30e8 	str.w	r3, [r4, #232]	; 0xe8
    registrations_[registrations_len_] = registration;
 8001676:	f50d 7ea2 	add.w	lr, sp, #324	; 0x144
    builtin_parsers_[num_buitin_ops_] = parser;
 800167a:	4b36      	ldr	r3, [pc, #216]	; (8001754 <main+0x350>)
 800167c:	f844 3022 	str.w	r3, [r4, r2, lsl #2]
    registrations_[registrations_len_] = registration;
 8001680:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8001684:	f108 0c04 	add.w	ip, r8, #4
 8001688:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800168c:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
 8001690:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    return AddBuiltin(BuiltinOperator_MEAN, tflite::ops::micro::Register_MEAN(),
 8001694:	a851      	add	r0, sp, #324	; 0x144
    registrations_[registrations_len_].builtin_code = op;
 8001696:	f8c8 9018 	str.w	r9, [r8, #24]
    return AddBuiltin(BuiltinOperator_MEAN, tflite::ops::micro::Register_MEAN(),
 800169a:	f006 f94b 	bl	8007934 <_ZN6tflite3ops5micro13Register_MEANEv>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800169e:	f8d4 00c4 	ldr.w	r0, [r4, #196]	; 0xc4
 80016a2:	4621      	mov	r1, r4
 80016a4:	2300      	movs	r3, #0
 80016a6:	e006      	b.n	80016b6 <main+0x2b2>
      if (registration.builtin_code == op) {
 80016a8:	f851 2c08 	ldr.w	r2, [r1, #-8]
 80016ac:	2a28      	cmp	r2, #40	; 0x28
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 80016ae:	f103 0301 	add.w	r3, r3, #1
      if (registration.builtin_code == op) {
 80016b2:	f000 8127 	beq.w	8001904 <main+0x500>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 80016b6:	4283      	cmp	r3, r0
      if (registration.builtin_code == op) {
 80016b8:	f101 0120 	add.w	r1, r1, #32
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 80016bc:	d1f4      	bne.n	80016a8 <main+0x2a4>
    if (registrations_len_ >= tOpCount) {
 80016be:	2b06      	cmp	r3, #6
 80016c0:	f000 8262 	beq.w	8001b88 <main+0x784>
    registrations_[registrations_len_] = registration;
 80016c4:	eb04 1843 	add.w	r8, r4, r3, lsl #5
    registrations_len_++;
 80016c8:	3301      	adds	r3, #1
 80016ca:	f8c4 30c4 	str.w	r3, [r4, #196]	; 0xc4
    builtin_codes_[num_buitin_ops_] = op;
 80016ce:	f8d4 30e8 	ldr.w	r3, [r4, #232]	; 0xe8
 80016d2:	18e2      	adds	r2, r4, r3
    registrations_[registrations_len_].builtin_code = op;
 80016d4:	f04f 0928 	mov.w	r9, #40	; 0x28
    builtin_codes_[num_buitin_ops_] = op;
 80016d8:	f882 90c8 	strb.w	r9, [r2, #200]	; 0xc8
    builtin_parsers_[num_buitin_ops_] = parser;
 80016dc:	f103 0234 	add.w	r2, r3, #52	; 0x34
    num_buitin_ops_++;
 80016e0:	3301      	adds	r3, #1
 80016e2:	f8c4 30e8 	str.w	r3, [r4, #232]	; 0xe8
    registrations_[registrations_len_] = registration;
 80016e6:	f50d 7ea2 	add.w	lr, sp, #324	; 0x144
    builtin_parsers_[num_buitin_ops_] = parser;
 80016ea:	4b1b      	ldr	r3, [pc, #108]	; (8001758 <main+0x354>)
 80016ec:	f844 3022 	str.w	r3, [r4, r2, lsl #2]
    registrations_[registrations_len_] = registration;
 80016f0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80016f4:	f108 0c04 	add.w	ip, r8, #4
 80016f8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80016fc:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
 8001700:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    registrations_[registrations_len_].builtin_code = op;
 8001704:	f8c8 9018 	str.w	r9, [r8, #24]
    return AddBuiltin(BuiltinOperator_SOFTMAX, Register_SOFTMAX(),
 8001708:	a851      	add	r0, sp, #324	; 0x144
 800170a:	f00b f9c7 	bl	800ca9c <_ZN6tflite16Register_SOFTMAXEv>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800170e:	f8d4 10c4 	ldr.w	r1, [r4, #196]	; 0xc4
 8001712:	2300      	movs	r3, #0
 8001714:	e02b      	b.n	800176e <main+0x36a>
 8001716:	bf00      	nop
 8001718:	40021000 	.word	0x40021000
 800171c:	2000e924 	.word	0x2000e924
 8001720:	40013800 	.word	0x40013800
 8001724:	20007074 	.word	0x20007074
 8001728:	08013fc0 	.word	0x08013fc0
 800172c:	20007088 	.word	0x20007088
 8001730:	20006e70 	.word	0x20006e70
 8001734:	08013fd0 	.word	0x08013fd0
 8001738:	20000000 	.word	0x20000000
 800173c:	08013fec 	.word	0x08013fec
 8001740:	08001089 	.word	0x08001089
 8001744:	08014a84 	.word	0x08014a84
 8001748:	08003955 	.word	0x08003955
 800174c:	08003875 	.word	0x08003875
 8001750:	08003b65 	.word	0x08003b65
 8001754:	08003a29 	.word	0x08003a29
 8001758:	08003af9 	.word	0x08003af9
 800175c:	20007084 	.word	0x20007084
      if (registration.builtin_code == op) {
 8001760:	f857 2c08 	ldr.w	r2, [r7, #-8]
 8001764:	2a19      	cmp	r2, #25
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 8001766:	f103 0301 	add.w	r3, r3, #1
      if (registration.builtin_code == op) {
 800176a:	f000 80e0 	beq.w	800192e <main+0x52a>
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 800176e:	428b      	cmp	r3, r1
      if (registration.builtin_code == op) {
 8001770:	f107 0720 	add.w	r7, r7, #32
    for (unsigned int i = 0; i < registrations_len_; ++i) {
 8001774:	d1f4      	bne.n	8001760 <main+0x35c>
    if (registrations_len_ >= tOpCount) {
 8001776:	2b06      	cmp	r3, #6
 8001778:	f000 81fc 	beq.w	8001b74 <main+0x770>
    registrations_[registrations_len_] = registration;
 800177c:	eb04 1b43 	add.w	fp, r4, r3, lsl #5
    registrations_len_++;
 8001780:	3301      	adds	r3, #1
 8001782:	f8c4 30c4 	str.w	r3, [r4, #196]	; 0xc4
    builtin_codes_[num_buitin_ops_] = op;
 8001786:	f8d4 30e8 	ldr.w	r3, [r4, #232]	; 0xe8
  buf_len = sprintf(buf, "ALL ADDED RIGHT\r\n");
 800178a:	f8df 82c8 	ldr.w	r8, [pc, #712]	; 8001a54 <main+0x650>
	  model, micro_op_resolver, tensor_arena, kTensorArenaSize, error_reporter);
 800178e:	f8df 92c8 	ldr.w	r9, [pc, #712]	; 8001a58 <main+0x654>
 8001792:	18e2      	adds	r2, r4, r3
 8001794:	f04f 0119 	mov.w	r1, #25
 8001798:	f882 10c8 	strb.w	r1, [r2, #200]	; 0xc8
    builtin_parsers_[num_buitin_ops_] = parser;
 800179c:	f103 0234 	add.w	r2, r3, #52	; 0x34
    num_buitin_ops_++;
 80017a0:	3301      	adds	r3, #1
 80017a2:	f8c4 30e8 	str.w	r3, [r4, #232]	; 0xe8
    registrations_[registrations_len_] = registration;
 80017a6:	f50d 7ea2 	add.w	lr, sp, #324	; 0x144
    builtin_parsers_[num_buitin_ops_] = parser;
 80017aa:	4b95      	ldr	r3, [pc, #596]	; (8001a00 <main+0x5fc>)
 80017ac:	f844 3022 	str.w	r3, [r4, r2, lsl #2]
    registrations_[registrations_len_] = registration;
 80017b0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80017b4:	f10b 0c04 	add.w	ip, fp, #4
 80017b8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80017bc:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
 80017c0:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    registrations_[registrations_len_].builtin_code = op;
 80017c4:	2319      	movs	r3, #25
 80017c6:	f8cb 3018 	str.w	r3, [fp, #24]
  buf_len = sprintf(buf, "ALL ADDED RIGHT\r\n");
 80017ca:	e8b8 000f 	ldmia.w	r8!, {r0, r1, r2, r3}
 80017ce:	462f      	mov	r7, r5
 80017d0:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 80017d2:	f8d8 3000 	ldr.w	r3, [r8]
 80017d6:	803b      	strh	r3, [r7, #0]
  HAL_UART_Transmit(&huart1, (uint8_t *)buf, buf_len, 100);
 80017d8:	2211      	movs	r2, #17
 80017da:	2364      	movs	r3, #100	; 0x64
 80017dc:	4629      	mov	r1, r5
 80017de:	4889      	ldr	r0, [pc, #548]	; (8001a04 <main+0x600>)
 80017e0:	f001 ff34 	bl	800364c <HAL_UART_Transmit>
  buf_len = sprintf(buf, "Interpreter\r\n");
 80017e4:	4b88      	ldr	r3, [pc, #544]	; (8001a08 <main+0x604>)
 80017e6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80017e8:	462f      	mov	r7, r5
 80017ea:	c707      	stmia	r7!, {r0, r1, r2}
  HAL_UART_Transmit(&huart1, (uint8_t *)buf, buf_len, 100);
 80017ec:	4885      	ldr	r0, [pc, #532]	; (8001a04 <main+0x600>)
  buf_len = sprintf(buf, "Interpreter\r\n");
 80017ee:	803b      	strh	r3, [r7, #0]
  HAL_UART_Transmit(&huart1, (uint8_t *)buf, buf_len, 100);
 80017f0:	220d      	movs	r2, #13
 80017f2:	2364      	movs	r3, #100	; 0x64
 80017f4:	4629      	mov	r1, r5
 80017f6:	f001 ff29 	bl	800364c <HAL_UART_Transmit>
	  model, micro_op_resolver, tensor_arena, kTensorArenaSize, error_reporter);
 80017fa:	f8d9 7000 	ldr.w	r7, [r9]
 80017fe:	f3bf 8f5b 	dmb	ish
 8001802:	f017 0701 	ands.w	r7, r7, #1
 8001806:	f000 819b 	beq.w	8001b40 <main+0x73c>
  interpreter = &static_interpreter;
 800180a:	4f80      	ldr	r7, [pc, #512]	; (8001a0c <main+0x608>)
  buf_len = sprintf(buf, "Successful\r\n");
 800180c:	4e80      	ldr	r6, [pc, #512]	; (8001a10 <main+0x60c>)
  interpreter = &static_interpreter;
 800180e:	4b81      	ldr	r3, [pc, #516]	; (8001a14 <main+0x610>)
 8001810:	603b      	str	r3, [r7, #0]
  buf_len = sprintf(buf, "Successful\r\n");
 8001812:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001816:	462c      	mov	r4, r5
 8001818:	c407      	stmia	r4!, {r0, r1, r2}
  HAL_UART_Transmit(&huart1, (uint8_t *)buf, buf_len, 100);
 800181a:	220c      	movs	r2, #12
  buf_len = sprintf(buf, "Successful\r\n");
 800181c:	7023      	strb	r3, [r4, #0]
  HAL_UART_Transmit(&huart1, (uint8_t *)buf, buf_len, 100);
 800181e:	4629      	mov	r1, r5
 8001820:	2364      	movs	r3, #100	; 0x64
 8001822:	4878      	ldr	r0, [pc, #480]	; (8001a04 <main+0x600>)
 8001824:	f001 ff12 	bl	800364c <HAL_UART_Transmit>
  buf_len = sprintf(buf, "Tensors\r\n");
 8001828:	4a7b      	ldr	r2, [pc, #492]	; (8001a18 <main+0x614>)
 800182a:	ca07      	ldmia	r2, {r0, r1, r2}
 800182c:	462c      	mov	r4, r5
 800182e:	c403      	stmia	r4!, {r0, r1}
  HAL_UART_Transmit(&huart1, (uint8_t *)buf, buf_len, 100);
 8001830:	2364      	movs	r3, #100	; 0x64
  buf_len = sprintf(buf, "Tensors\r\n");
 8001832:	8022      	strh	r2, [r4, #0]
  HAL_UART_Transmit(&huart1, (uint8_t *)buf, buf_len, 100);
 8001834:	4629      	mov	r1, r5
 8001836:	2209      	movs	r2, #9
 8001838:	4872      	ldr	r0, [pc, #456]	; (8001a04 <main+0x600>)
 800183a:	f001 ff07 	bl	800364c <HAL_UART_Transmit>
  tflite_status = interpreter->AllocateTensors();
 800183e:	6838      	ldr	r0, [r7, #0]
 8001840:	f004 fbca 	bl	8005fd8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv>
  if (tflite_status != kTfLiteOk)
 8001844:	4681      	mov	r9, r0
 8001846:	2800      	cmp	r0, #0
 8001848:	d07d      	beq.n	8001946 <main+0x542>
	buf_len = sprintf(buf, "Failed tensors\r\n");
 800184a:	4e74      	ldr	r6, [pc, #464]	; (8001a1c <main+0x618>)
 800184c:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800184e:	462c      	mov	r4, r5
 8001850:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001852:	6832      	ldr	r2, [r6, #0]
 8001854:	7022      	strb	r2, [r4, #0]
	HAL_UART_Transmit(&huart1, (uint8_t *)buf, buf_len, 100);
 8001856:	4629      	mov	r1, r5
 8001858:	486a      	ldr	r0, [pc, #424]	; (8001a04 <main+0x600>)
 800185a:	2364      	movs	r3, #100	; 0x64
 800185c:	2210      	movs	r2, #16
 800185e:	f001 fef5 	bl	800364c <HAL_UART_Transmit>
	error_reporter->Report("AllocateTensors() failed");
 8001862:	496f      	ldr	r1, [pc, #444]	; (8001a20 <main+0x61c>)
 8001864:	f8da 0000 	ldr.w	r0, [sl]
 8001868:	f001 ff9c 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
	while(1);
 800186c:	e7fe      	b.n	800186c <main+0x468>
      if (error_reporter_ != nullptr) {
 800186e:	f8d4 00ec 	ldr.w	r0, [r4, #236]	; 0xec
 8001872:	b110      	cbz	r0, 800187a <main+0x476>
        TF_LITE_REPORT_ERROR(error_reporter_,
 8001874:	496b      	ldr	r1, [pc, #428]	; (8001a24 <main+0x620>)
 8001876:	f001 ff95 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
	error_reporter->Report("Could not add FULLY CONNECTED op");
 800187a:	496b      	ldr	r1, [pc, #428]	; (8001a28 <main+0x624>)
 800187c:	f8da 0000 	ldr.w	r0, [sl]
 8001880:	f001 ff90 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
	while(1);
 8001884:	e7fe      	b.n	8001884 <main+0x480>
 8001886:	f8d4 00ec 	ldr.w	r0, [r4, #236]	; 0xec
      if (error_reporter_) {
 800188a:	2800      	cmp	r0, #0
 800188c:	d0f5      	beq.n	800187a <main+0x476>
        TF_LITE_REPORT_ERROR(error_reporter_,
 800188e:	4967      	ldr	r1, [pc, #412]	; (8001a2c <main+0x628>)
 8001890:	2209      	movs	r2, #9
 8001892:	f001 ff87 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
  if (tflite_status != kTfLiteOk)
 8001896:	e7f0      	b.n	800187a <main+0x476>
      if (error_reporter_ != nullptr) {
 8001898:	f8d4 00ec 	ldr.w	r0, [r4, #236]	; 0xec
 800189c:	b110      	cbz	r0, 80018a4 <main+0x4a0>
        TF_LITE_REPORT_ERROR(error_reporter_,
 800189e:	4961      	ldr	r1, [pc, #388]	; (8001a24 <main+0x620>)
 80018a0:	f001 ff80 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
  	error_reporter->Report("Could not add RESHAPE op");
 80018a4:	4962      	ldr	r1, [pc, #392]	; (8001a30 <main+0x62c>)
 80018a6:	f8da 0000 	ldr.w	r0, [sl]
 80018aa:	f001 ff7b 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
  	while(1);
 80018ae:	e7fe      	b.n	80018ae <main+0x4aa>
      if (error_reporter_ != nullptr) {
 80018b0:	f8d4 00ec 	ldr.w	r0, [r4, #236]	; 0xec
 80018b4:	b110      	cbz	r0, 80018bc <main+0x4b8>
        TF_LITE_REPORT_ERROR(error_reporter_,
 80018b6:	495b      	ldr	r1, [pc, #364]	; (8001a24 <main+0x620>)
 80018b8:	f001 ff74 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
  	error_reporter->Report("Could not add CONV2D op");
 80018bc:	495d      	ldr	r1, [pc, #372]	; (8001a34 <main+0x630>)
 80018be:	f8da 0000 	ldr.w	r0, [sl]
 80018c2:	f001 ff6f 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
  	while(1);
 80018c6:	e7fe      	b.n	80018c6 <main+0x4c2>
 80018c8:	f8d4 00ec 	ldr.w	r0, [r4, #236]	; 0xec
      if (error_reporter_) {
 80018cc:	2800      	cmp	r0, #0
 80018ce:	d0f5      	beq.n	80018bc <main+0x4b8>
        TF_LITE_REPORT_ERROR(error_reporter_,
 80018d0:	4956      	ldr	r1, [pc, #344]	; (8001a2c <main+0x628>)
 80018d2:	2203      	movs	r2, #3
 80018d4:	f001 ff66 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
  if (tflite_status != kTfLiteOk)
 80018d8:	e7f0      	b.n	80018bc <main+0x4b8>
      if (error_reporter_ != nullptr) {
 80018da:	f8d4 00ec 	ldr.w	r0, [r4, #236]	; 0xec
 80018de:	b110      	cbz	r0, 80018e6 <main+0x4e2>
        TF_LITE_REPORT_ERROR(error_reporter_,
 80018e0:	4950      	ldr	r1, [pc, #320]	; (8001a24 <main+0x620>)
 80018e2:	f001 ff5f 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
	error_reporter->Report("Could not add MaxPool op");
 80018e6:	4954      	ldr	r1, [pc, #336]	; (8001a38 <main+0x634>)
 80018e8:	f8da 0000 	ldr.w	r0, [sl]
 80018ec:	f001 ff5a 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
	while(1);
 80018f0:	e7fe      	b.n	80018f0 <main+0x4ec>
 80018f2:	f8d4 00ec 	ldr.w	r0, [r4, #236]	; 0xec
      if (error_reporter_) {
 80018f6:	2800      	cmp	r0, #0
 80018f8:	d0d4      	beq.n	80018a4 <main+0x4a0>
        TF_LITE_REPORT_ERROR(error_reporter_,
 80018fa:	494c      	ldr	r1, [pc, #304]	; (8001a2c <main+0x628>)
 80018fc:	2216      	movs	r2, #22
 80018fe:	f001 ff51 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
  if (tflite_status != kTfLiteOk)
 8001902:	e7cf      	b.n	80018a4 <main+0x4a0>
      if (error_reporter_ != nullptr) {
 8001904:	f8d4 00ec 	ldr.w	r0, [r4, #236]	; 0xec
 8001908:	b110      	cbz	r0, 8001910 <main+0x50c>
        TF_LITE_REPORT_ERROR(error_reporter_,
 800190a:	4946      	ldr	r1, [pc, #280]	; (8001a24 <main+0x620>)
 800190c:	f001 ff4a 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
	  error_reporter->Report("Could not add Mean op");
 8001910:	494a      	ldr	r1, [pc, #296]	; (8001a3c <main+0x638>)
 8001912:	f8da 0000 	ldr.w	r0, [sl]
 8001916:	f001 ff45 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
	  while(1);
 800191a:	e7fe      	b.n	800191a <main+0x516>
 800191c:	f8d4 00ec 	ldr.w	r0, [r4, #236]	; 0xec
      if (error_reporter_) {
 8001920:	2800      	cmp	r0, #0
 8001922:	d0e0      	beq.n	80018e6 <main+0x4e2>
        TF_LITE_REPORT_ERROR(error_reporter_,
 8001924:	4941      	ldr	r1, [pc, #260]	; (8001a2c <main+0x628>)
 8001926:	2211      	movs	r2, #17
 8001928:	f001 ff3c 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
  if (tflite_status != kTfLiteOk)
 800192c:	e7db      	b.n	80018e6 <main+0x4e2>
      if (error_reporter_ != nullptr) {
 800192e:	f8d4 00ec 	ldr.w	r0, [r4, #236]	; 0xec
 8001932:	b110      	cbz	r0, 800193a <main+0x536>
        TF_LITE_REPORT_ERROR(error_reporter_,
 8001934:	493b      	ldr	r1, [pc, #236]	; (8001a24 <main+0x620>)
 8001936:	f001 ff35 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
	  error_reporter->Report("Could not add Softmax op");
 800193a:	4941      	ldr	r1, [pc, #260]	; (8001a40 <main+0x63c>)
 800193c:	f8da 0000 	ldr.w	r0, [sl]
 8001940:	f001 ff30 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
	  while(1);
 8001944:	e7fe      	b.n	8001944 <main+0x540>
  buf_len = sprintf(buf, "Successful\r\n");
 8001946:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800194a:	46ac      	mov	ip, r5
 800194c:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
	  HAL_UART_Transmit(&huart1, (uint8_t *)buf, buf_len, 100);
 8001950:	4c2c      	ldr	r4, [pc, #176]	; (8001a04 <main+0x600>)
  buf_len = sprintf(buf, "Successful\r\n");
 8001952:	f88c 3000 	strb.w	r3, [ip]
  HAL_UART_Transmit(&huart1, (uint8_t *)buf, buf_len, 100);
 8001956:	220c      	movs	r2, #12
 8001958:	2364      	movs	r3, #100	; 0x64
 800195a:	4629      	mov	r1, r5
 800195c:	4620      	mov	r0, r4
 800195e:	f001 fe75 	bl	800364c <HAL_UART_Transmit>
  model_input = interpreter->input(0);
 8001962:	4649      	mov	r1, r9
 8001964:	6838      	ldr	r0, [r7, #0]
 8001966:	f8df 80f4 	ldr.w	r8, [pc, #244]	; 8001a5c <main+0x658>
  model_output = interpreter->output(0);
 800196a:	f8df b0f4 	ldr.w	fp, [pc, #244]	; 8001a60 <main+0x65c>
  model_input = interpreter->input(0);
 800196e:	f004 f9fd 	bl	8005d6c <_ZN6tflite16MicroInterpreter5inputEj>
  model_output = interpreter->output(0);
 8001972:	4649      	mov	r1, r9
  model_input = interpreter->input(0);
 8001974:	f8c8 0000 	str.w	r0, [r8]
  model_output = interpreter->output(0);
 8001978:	6838      	ldr	r0, [r7, #0]
 800197a:	f004 fa57 	bl	8005e2c <_ZN6tflite16MicroInterpreter6outputEj>
  float input_size = model_input->dims->size;
 800197e:	f8d8 3000 	ldr.w	r3, [r8]
  model_output = interpreter->output(0);
 8001982:	f8cb 0000 	str.w	r0, [fp]
  float input_size = model_input->dims->size;
 8001986:	689b      	ldr	r3, [r3, #8]
 8001988:	6818      	ldr	r0, [r3, #0]
  buf_len = sprintf(buf, "Model input size: %f\r\n", input_size);
 800198a:	ee07 0a90 	vmov	s15, r0
 800198e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001992:	ee17 0a90 	vmov	r0, s15
 8001996:	f7fe fde7 	bl	8000568 <__aeabi_f2d>
 800199a:	4602      	mov	r2, r0
 800199c:	460b      	mov	r3, r1
 800199e:	4628      	mov	r0, r5
 80019a0:	4928      	ldr	r1, [pc, #160]	; (8001a44 <main+0x640>)
 80019a2:	f010 f9db 	bl	8011d5c <siprintf>
  HAL_UART_Transmit(&huart1, (uint8_t *)buf, buf_len, 100);
 80019a6:	2364      	movs	r3, #100	; 0x64
 80019a8:	b282      	uxth	r2, r0
 80019aa:	4629      	mov	r1, r5
 80019ac:	4620      	mov	r0, r4
 80019ae:	f001 fe4d 	bl	800364c <HAL_UART_Transmit>
  num_elements = model_input->bytes / sizeof(int) * 4;
 80019b2:	f8d8 3000 	ldr.w	r3, [r8]
  buf_len = sprintf(buf, "Number of input elements: %lu\r\n", num_elements);
 80019b6:	4924      	ldr	r1, [pc, #144]	; (8001a48 <main+0x644>)
  num_elements = model_input->bytes / sizeof(int) * 4;
 80019b8:	699e      	ldr	r6, [r3, #24]
 80019ba:	f026 0603 	bic.w	r6, r6, #3
  buf_len = sprintf(buf, "Number of input elements: %lu\r\n", num_elements);
 80019be:	4632      	mov	r2, r6
 80019c0:	4628      	mov	r0, r5
 80019c2:	f010 f9cb 	bl	8011d5c <siprintf>
  HAL_UART_Transmit(&huart1, (uint8_t *)buf, buf_len, 100);
 80019c6:	2364      	movs	r3, #100	; 0x64
 80019c8:	b282      	uxth	r2, r0
 80019ca:	4629      	mov	r1, r5
 80019cc:	4620      	mov	r0, r4
 80019ce:	f001 fe3d 	bl	800364c <HAL_UART_Transmit>
 80019d2:	46b1      	mov	r9, r6
	  buf_len = sprintf(buf, "In while loop\r\n");
 80019d4:	4b1d      	ldr	r3, [pc, #116]	; (8001a4c <main+0x648>)
 80019d6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80019d8:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	  HAL_UART_Transmit(&huart1, (uint8_t *)buf, buf_len, 100);
 80019dc:	2364      	movs	r3, #100	; 0x64
 80019de:	220f      	movs	r2, #15
 80019e0:	4629      	mov	r1, r5
 80019e2:	4620      	mov	r0, r4
 80019e4:	f001 fe32 	bl	800364c <HAL_UART_Transmit>
	  signed char test[] = {
 80019e8:	4919      	ldr	r1, [pc, #100]	; (8001a50 <main+0x64c>)
 80019ea:	f240 72ec 	movw	r2, #2028	; 0x7ec
 80019ee:	a851      	add	r0, sp, #324	; 0x144
 80019f0:	f010 fbab 	bl	801214a <memcpy>
		  model_input->data.f[i] = test[i];
 80019f4:	f8d8 0000 	ldr.w	r0, [r8]
 80019f8:	a951      	add	r1, sp, #324	; 0x144
	  for (uint32_t i = 0; i < num_elements; i++) {
 80019fa:	2300      	movs	r3, #0
 80019fc:	e03e      	b.n	8001a7c <main+0x678>
 80019fe:	bf00      	nop
 8001a00:	08003c49 	.word	0x08003c49
 8001a04:	2000e924 	.word	0x2000e924
 8001a08:	08014144 	.word	0x08014144
 8001a0c:	20007078 	.word	0x20007078
 8001a10:	08014170 	.word	0x08014170
 8001a14:	2000e88c 	.word	0x2000e88c
 8001a18:	08014180 	.word	0x08014180
 8001a1c:	0801418c 	.word	0x0801418c
 8001a20:	080141a0 	.word	0x080141a0
 8001a24:	08014010 	.word	0x08014010
 8001a28:	080140a4 	.word	0x080140a4
 8001a2c:	08014060 	.word	0x08014060
 8001a30:	080140e0 	.word	0x080140e0
 8001a34:	080140c8 	.word	0x080140c8
 8001a38:	080140fc 	.word	0x080140fc
 8001a3c:	08014118 	.word	0x08014118
 8001a40:	08014154 	.word	0x08014154
 8001a44:	080141bc 	.word	0x080141bc
 8001a48:	080141d4 	.word	0x080141d4
 8001a4c:	080141f4 	.word	0x080141f4
 8001a50:	0801428c 	.word	0x0801428c
 8001a54:	08014130 	.word	0x08014130
 8001a58:	20007070 	.word	0x20007070
 8001a5c:	2000707c 	.word	0x2000707c
 8001a60:	20007080 	.word	0x20007080
		  model_input->data.f[i] = test[i];
 8001a64:	f911 2b01 	ldrsb.w	r2, [r1], #1
 8001a68:	ee07 2a90 	vmov	s15, r2
 8001a6c:	6842      	ldr	r2, [r0, #4]
 8001a6e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001a72:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8001a76:	edc2 7a00 	vstr	s15, [r2]
	  for (uint32_t i = 0; i < num_elements; i++) {
 8001a7a:	3301      	adds	r3, #1
 8001a7c:	454b      	cmp	r3, r9
 8001a7e:	d1f1      	bne.n	8001a64 <main+0x660>
	  buf_len = sprintf(buf, "Timer reset\r\n");
 8001a80:	4b46      	ldr	r3, [pc, #280]	; (8001b9c <main+0x798>)
 8001a82:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001a84:	462e      	mov	r6, r5
 8001a86:	c607      	stmia	r6!, {r0, r1, r2}
	  HAL_UART_Transmit(&huart1, (uint8_t *)buf, buf_len, 100);
 8001a88:	4629      	mov	r1, r5
 8001a8a:	220d      	movs	r2, #13
	  buf_len = sprintf(buf, "Timer reset\r\n");
 8001a8c:	8033      	strh	r3, [r6, #0]
	  HAL_UART_Transmit(&huart1, (uint8_t *)buf, buf_len, 100);
 8001a8e:	4620      	mov	r0, r4
 8001a90:	2364      	movs	r3, #100	; 0x64
 8001a92:	f001 fddb 	bl	800364c <HAL_UART_Transmit>
	  ResetTimer();
 8001a96:	f7ff fabb 	bl	8001010 <_Z10ResetTimerv>
	  StartTimer();
 8001a9a:	f7ff fad7 	bl	800104c <_Z10StartTimerv>
	  tflite_status = interpreter->Invoke();
 8001a9e:	6838      	ldr	r0, [r7, #0]
 8001aa0:	f004 fb6e 	bl	8006180 <_ZN6tflite16MicroInterpreter6InvokeEv>
 8001aa4:	4606      	mov	r6, r0
	  StopTimer();
 8001aa6:	f7ff fadb 	bl	8001060 <_Z9StopTimerv>
	  buf_len = sprintf(buf, "Timer result: %u\r\n",getCycles());
 8001aaa:	f7ff fae1 	bl	8001070 <_Z9getCyclesv>
 8001aae:	493c      	ldr	r1, [pc, #240]	; (8001ba0 <main+0x79c>)
 8001ab0:	4602      	mov	r2, r0
 8001ab2:	4628      	mov	r0, r5
 8001ab4:	f010 f952 	bl	8011d5c <siprintf>
	  HAL_UART_Transmit(&huart1, (uint8_t *)buf, buf_len, 100);
 8001ab8:	2364      	movs	r3, #100	; 0x64
 8001aba:	b282      	uxth	r2, r0
 8001abc:	4629      	mov	r1, r5
 8001abe:	4620      	mov	r0, r4
 8001ac0:	f001 fdc4 	bl	800364c <HAL_UART_Transmit>
	  if(tflite_status != kTfLiteOk)
 8001ac4:	b176      	cbz	r6, 8001ae4 <main+0x6e0>
		  buf_len = sprintf(buf, "Invoke failed\r\n");
 8001ac6:	4b37      	ldr	r3, [pc, #220]	; (8001ba4 <main+0x7a0>)
 8001ac8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001aca:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
		  HAL_UART_Transmit(&huart1, (uint8_t *)buf, buf_len, 100);
 8001ace:	4629      	mov	r1, r5
 8001ad0:	2364      	movs	r3, #100	; 0x64
 8001ad2:	220f      	movs	r2, #15
 8001ad4:	4620      	mov	r0, r4
 8001ad6:	f001 fdb9 	bl	800364c <HAL_UART_Transmit>
		  error_reporter->Report("Invoke failed");
 8001ada:	4933      	ldr	r1, [pc, #204]	; (8001ba8 <main+0x7a4>)
 8001adc:	f8da 0000 	ldr.w	r0, [sl]
 8001ae0:	f001 fe60 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
	  y_val_0 = model_output->data.int8[0];
 8001ae4:	f8db 2000 	ldr.w	r2, [fp]
	  buf_len = sprintf(buf, "Number of output elements: %lu\r\n", num_output_elements);
 8001ae8:	4930      	ldr	r1, [pc, #192]	; (8001bac <main+0x7a8>)
	  y_val_0 = model_output->data.int8[0];
 8001aea:	6853      	ldr	r3, [r2, #4]
	  buf_len = sprintf(buf, "Number of output elements: %lu\r\n", num_output_elements);
 8001aec:	6992      	ldr	r2, [r2, #24]
	  y_val_0 = model_output->data.int8[0];
 8001aee:	f993 6000 	ldrsb.w	r6, [r3]
 8001af2:	9605      	str	r6, [sp, #20]
	  buf_len = sprintf(buf, "Number of output elements: %lu\r\n", num_output_elements);
 8001af4:	4628      	mov	r0, r5
	  y_val_1 = model_output->data.int8[1];
 8001af6:	f993 6001 	ldrsb.w	r6, [r3, #1]
	  buf_len = sprintf(buf, "Number of output elements: %lu\r\n", num_output_elements);
 8001afa:	f010 f92f 	bl	8011d5c <siprintf>
	  HAL_UART_Transmit(&huart1, (uint8_t *)buf, buf_len, 100);
 8001afe:	2364      	movs	r3, #100	; 0x64
 8001b00:	b282      	uxth	r2, r0
 8001b02:	4629      	mov	r1, r5
 8001b04:	4620      	mov	r0, r4
 8001b06:	f001 fda1 	bl	800364c <HAL_UART_Transmit>
	  buf_len = sprintf(buf, "Output 0: %i\r\n", y_val_0);
 8001b0a:	9a05      	ldr	r2, [sp, #20]
 8001b0c:	4928      	ldr	r1, [pc, #160]	; (8001bb0 <main+0x7ac>)
 8001b0e:	4628      	mov	r0, r5
 8001b10:	f010 f924 	bl	8011d5c <siprintf>
	  HAL_UART_Transmit(&huart1, (uint8_t *)buf, buf_len, 100);
 8001b14:	2364      	movs	r3, #100	; 0x64
 8001b16:	b282      	uxth	r2, r0
 8001b18:	4629      	mov	r1, r5
 8001b1a:	4620      	mov	r0, r4
 8001b1c:	f001 fd96 	bl	800364c <HAL_UART_Transmit>
	  buf_len = sprintf(buf, "Output 1: %i\r\n", y_val_1);
 8001b20:	4632      	mov	r2, r6
 8001b22:	4924      	ldr	r1, [pc, #144]	; (8001bb4 <main+0x7b0>)
 8001b24:	4628      	mov	r0, r5
 8001b26:	f010 f919 	bl	8011d5c <siprintf>
	  HAL_UART_Transmit(&huart1, (uint8_t *)buf, buf_len, 100);
 8001b2a:	2364      	movs	r3, #100	; 0x64
 8001b2c:	b282      	uxth	r2, r0
 8001b2e:	4629      	mov	r1, r5
 8001b30:	4620      	mov	r0, r4
 8001b32:	f001 fd8b 	bl	800364c <HAL_UART_Transmit>
	  HAL_Delay(2000);
 8001b36:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001b3a:	f000 f9a1 	bl	8001e80 <HAL_Delay>
  }
 8001b3e:	e749      	b.n	80019d4 <main+0x5d0>
	  model, micro_op_resolver, tensor_arena, kTensorArenaSize, error_reporter);
 8001b40:	4648      	mov	r0, r9
 8001b42:	f00e ffcf 	bl	8010ae4 <__cxa_guard_acquire>
 8001b46:	2800      	cmp	r0, #0
 8001b48:	f43f ae5f 	beq.w	800180a <main+0x406>
 8001b4c:	f8da 3000 	ldr.w	r3, [sl]
 8001b50:	9702      	str	r7, [sp, #8]
 8001b52:	6831      	ldr	r1, [r6, #0]
 8001b54:	9301      	str	r3, [sp, #4]
 8001b56:	f44f 43f0 	mov.w	r3, #30720	; 0x7800
 8001b5a:	4622      	mov	r2, r4
 8001b5c:	9300      	str	r3, [sp, #0]
 8001b5e:	4816      	ldr	r0, [pc, #88]	; (8001bb8 <main+0x7b4>)
 8001b60:	4b16      	ldr	r3, [pc, #88]	; (8001bbc <main+0x7b8>)
 8001b62:	f004 f877 	bl	8005c54 <_ZN6tflite16MicroInterpreterC1EPKNS_5ModelERKNS_15MicroOpResolverEPhjPNS_13ErrorReporterEPNS_8ProfilerE>
 8001b66:	4816      	ldr	r0, [pc, #88]	; (8001bc0 <main+0x7bc>)
 8001b68:	f00f faba 	bl	80110e0 <atexit>
 8001b6c:	4648      	mov	r0, r9
 8001b6e:	f00e ffc5 	bl	8010afc <__cxa_guard_release>
 8001b72:	e64a      	b.n	800180a <main+0x406>
 8001b74:	f8d4 00ec 	ldr.w	r0, [r4, #236]	; 0xec
      if (error_reporter_) {
 8001b78:	2800      	cmp	r0, #0
 8001b7a:	f43f aede 	beq.w	800193a <main+0x536>
        TF_LITE_REPORT_ERROR(error_reporter_,
 8001b7e:	4911      	ldr	r1, [pc, #68]	; (8001bc4 <main+0x7c0>)
 8001b80:	2219      	movs	r2, #25
 8001b82:	f001 fe0f 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
  if (tflite_status != kTfLiteOk)
 8001b86:	e6d8      	b.n	800193a <main+0x536>
 8001b88:	f8d4 00ec 	ldr.w	r0, [r4, #236]	; 0xec
      if (error_reporter_) {
 8001b8c:	2800      	cmp	r0, #0
 8001b8e:	f43f aebf 	beq.w	8001910 <main+0x50c>
        TF_LITE_REPORT_ERROR(error_reporter_,
 8001b92:	490c      	ldr	r1, [pc, #48]	; (8001bc4 <main+0x7c0>)
 8001b94:	2228      	movs	r2, #40	; 0x28
 8001b96:	f001 fe05 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
  if (tflite_status != kTfLiteOk)
 8001b9a:	e6b9      	b.n	8001910 <main+0x50c>
 8001b9c:	08014204 	.word	0x08014204
 8001ba0:	08014214 	.word	0x08014214
 8001ba4:	08014228 	.word	0x08014228
 8001ba8:	08014238 	.word	0x08014238
 8001bac:	08014248 	.word	0x08014248
 8001bb0:	0801426c 	.word	0x0801426c
 8001bb4:	0801427c 	.word	0x0801427c
 8001bb8:	2000e88c 	.word	0x2000e88c
 8001bbc:	2000708c 	.word	0x2000708c
 8001bc0:	080010f9 	.word	0x080010f9
 8001bc4:	08014060 	.word	0x08014060

08001bc8 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bc8:	4b0a      	ldr	r3, [pc, #40]	; (8001bf4 <HAL_MspInit+0x2c>)
 8001bca:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001bcc:	f042 0201 	orr.w	r2, r2, #1
 8001bd0:	661a      	str	r2, [r3, #96]	; 0x60
 8001bd2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
{
 8001bd4:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bd6:	f002 0201 	and.w	r2, r2, #1
 8001bda:	9200      	str	r2, [sp, #0]
 8001bdc:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bde:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001be0:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001be4:	659a      	str	r2, [r3, #88]	; 0x58
 8001be6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001be8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bec:	9301      	str	r3, [sp, #4]
 8001bee:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bf0:	b002      	add	sp, #8
 8001bf2:	4770      	bx	lr
 8001bf4:	40021000 	.word	0x40021000

08001bf8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001bf8:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(huart->Instance==USART1)
 8001bfa:	4a1b      	ldr	r2, [pc, #108]	; (8001c68 <HAL_UART_MspInit+0x70>)
 8001bfc:	6801      	ldr	r1, [r0, #0]
{
 8001bfe:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c00:	2300      	movs	r3, #0
  if(huart->Instance==USART1)
 8001c02:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c04:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8001c08:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8001c0c:	9306      	str	r3, [sp, #24]
  if(huart->Instance==USART1)
 8001c0e:	d001      	beq.n	8001c14 <HAL_UART_MspInit+0x1c>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001c10:	b008      	add	sp, #32
 8001c12:	bd10      	pop	{r4, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 8001c14:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001c18:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001c1c:	ed9f 7b10 	vldr	d7, [pc, #64]	; 8001c60 <HAL_UART_MspInit+0x68>
    __HAL_RCC_USART1_CLK_ENABLE();
 8001c20:	6e1a      	ldr	r2, [r3, #96]	; 0x60
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c22:	4812      	ldr	r0, [pc, #72]	; (8001c6c <HAL_UART_MspInit+0x74>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8001c24:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001c28:	661a      	str	r2, [r3, #96]	; 0x60
 8001c2a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001c2c:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001c30:	9200      	str	r2, [sp, #0]
 8001c32:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c34:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001c36:	f042 0202 	orr.w	r2, r2, #2
 8001c3a:	64da      	str	r2, [r3, #76]	; 0x4c
 8001c3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c3e:	f003 0302 	and.w	r3, r3, #2
 8001c42:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c44:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001c46:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c48:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001c4a:	ed8d 7b02 	vstr	d7, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001c4e:	e9cd 2305 	strd	r2, r3, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c52:	9c01      	ldr	r4, [sp, #4]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c54:	f000 f990 	bl	8001f78 <HAL_GPIO_Init>
}
 8001c58:	b008      	add	sp, #32
 8001c5a:	bd10      	pop	{r4, pc}
 8001c5c:	f3af 8000 	nop.w
 8001c60:	000000e0 	.word	0x000000e0
 8001c64:	00000002 	.word	0x00000002
 8001c68:	40013800 	.word	0x40013800
 8001c6c:	48000400 	.word	0x48000400

08001c70 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001c70:	4770      	bx	lr
 8001c72:	bf00      	nop

08001c74 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c74:	e7fe      	b.n	8001c74 <HardFault_Handler>
 8001c76:	bf00      	nop

08001c78 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c78:	e7fe      	b.n	8001c78 <MemManage_Handler>
 8001c7a:	bf00      	nop

08001c7c <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c7c:	e7fe      	b.n	8001c7c <BusFault_Handler>
 8001c7e:	bf00      	nop

08001c80 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c80:	e7fe      	b.n	8001c80 <UsageFault_Handler>
 8001c82:	bf00      	nop

08001c84 <SVC_Handler>:
 8001c84:	4770      	bx	lr
 8001c86:	bf00      	nop

08001c88 <DebugMon_Handler>:
 8001c88:	4770      	bx	lr
 8001c8a:	bf00      	nop

08001c8c <PendSV_Handler>:
 8001c8c:	4770      	bx	lr
 8001c8e:	bf00      	nop

08001c90 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c90:	f000 b8e4 	b.w	8001e5c <HAL_IncTick>

08001c94 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8001c94:	2001      	movs	r0, #1
 8001c96:	4770      	bx	lr

08001c98 <_kill>:

int _kill(int pid, int sig)
{
 8001c98:	b508      	push	{r3, lr}
	errno = EINVAL;
 8001c9a:	f010 fa29 	bl	80120f0 <__errno>
 8001c9e:	2316      	movs	r3, #22
 8001ca0:	6003      	str	r3, [r0, #0]
	return -1;
}
 8001ca2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001ca6:	bd08      	pop	{r3, pc}

08001ca8 <_exit>:

void _exit (int status)
{
 8001ca8:	b508      	push	{r3, lr}
	errno = EINVAL;
 8001caa:	f010 fa21 	bl	80120f0 <__errno>
 8001cae:	2316      	movs	r3, #22
 8001cb0:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 8001cb2:	e7fe      	b.n	8001cb2 <_exit+0xa>

08001cb4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001cb4:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cb6:	1e16      	subs	r6, r2, #0
 8001cb8:	dd07      	ble.n	8001cca <_read+0x16>
 8001cba:	460c      	mov	r4, r1
 8001cbc:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 8001cbe:	f3af 8000 	nop.w
 8001cc2:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cc6:	42a5      	cmp	r5, r4
 8001cc8:	d1f9      	bne.n	8001cbe <_read+0xa>
	}

return len;
}
 8001cca:	4630      	mov	r0, r6
 8001ccc:	bd70      	pop	{r4, r5, r6, pc}
 8001cce:	bf00      	nop

08001cd0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001cd0:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cd2:	1e16      	subs	r6, r2, #0
 8001cd4:	dd07      	ble.n	8001ce6 <_write+0x16>
 8001cd6:	460c      	mov	r4, r1
 8001cd8:	198d      	adds	r5, r1, r6
	{
		__io_putchar(*ptr++);
 8001cda:	f814 0b01 	ldrb.w	r0, [r4], #1
 8001cde:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ce2:	42ac      	cmp	r4, r5
 8001ce4:	d1f9      	bne.n	8001cda <_write+0xa>
	}
	return len;
}
 8001ce6:	4630      	mov	r0, r6
 8001ce8:	bd70      	pop	{r4, r5, r6, pc}
 8001cea:	bf00      	nop

08001cec <_close>:

int _close(int file)
{
	return -1;
}
 8001cec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001cf0:	4770      	bx	lr
 8001cf2:	bf00      	nop

08001cf4 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8001cf4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001cf8:	604b      	str	r3, [r1, #4]
	return 0;
}
 8001cfa:	2000      	movs	r0, #0
 8001cfc:	4770      	bx	lr
 8001cfe:	bf00      	nop

08001d00 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8001d00:	2001      	movs	r0, #1
 8001d02:	4770      	bx	lr

08001d04 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8001d04:	2000      	movs	r0, #0
 8001d06:	4770      	bx	lr

08001d08 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d08:	490c      	ldr	r1, [pc, #48]	; (8001d3c <_sbrk+0x34>)
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d0a:	4a0d      	ldr	r2, [pc, #52]	; (8001d40 <_sbrk+0x38>)
  if (NULL == __sbrk_heap_end)
 8001d0c:	680b      	ldr	r3, [r1, #0]
{
 8001d0e:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d10:	4c0c      	ldr	r4, [pc, #48]	; (8001d44 <_sbrk+0x3c>)
 8001d12:	1b12      	subs	r2, r2, r4
  if (NULL == __sbrk_heap_end)
 8001d14:	b12b      	cbz	r3, 8001d22 <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d16:	4418      	add	r0, r3
 8001d18:	4290      	cmp	r0, r2
 8001d1a:	d807      	bhi.n	8001d2c <_sbrk+0x24>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8001d1c:	6008      	str	r0, [r1, #0]

  return (void *)prev_heap_end;
}
 8001d1e:	4618      	mov	r0, r3
 8001d20:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8001d22:	4b09      	ldr	r3, [pc, #36]	; (8001d48 <_sbrk+0x40>)
 8001d24:	600b      	str	r3, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 8001d26:	4418      	add	r0, r3
 8001d28:	4290      	cmp	r0, r2
 8001d2a:	d9f7      	bls.n	8001d1c <_sbrk+0x14>
    errno = ENOMEM;
 8001d2c:	f010 f9e0 	bl	80120f0 <__errno>
 8001d30:	230c      	movs	r3, #12
 8001d32:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8001d34:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001d38:	4618      	mov	r0, r3
 8001d3a:	bd10      	pop	{r4, pc}
 8001d3c:	2000e9a4 	.word	0x2000e9a4
 8001d40:	20018000 	.word	0x20018000
 8001d44:	00004000 	.word	0x00004000
 8001d48:	2000ebb0 	.word	0x2000ebb0

08001d4c <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d4c:	4911      	ldr	r1, [pc, #68]	; (8001d94 <SystemInit+0x48>)
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001d4e:	4b12      	ldr	r3, [pc, #72]	; (8001d98 <SystemInit+0x4c>)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d50:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001d54:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
{
 8001d58:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d5a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  RCC->CR |= RCC_CR_MSION;
 8001d5e:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8001d60:	2000      	movs	r0, #0
  RCC->CR |= RCC_CR_MSION;
 8001d62:	f042 0201 	orr.w	r2, r2, #1
 8001d66:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000U;
 8001d68:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001d6a:	681a      	ldr	r2, [r3, #0]
 8001d6c:	f022 52a8 	bic.w	r2, r2, #352321536	; 0x15000000

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001d70:	f44f 5480 	mov.w	r4, #4096	; 0x1000
  RCC->CR &= 0xEAF6FFFFU;
 8001d74:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 8001d78:	601a      	str	r2, [r3, #0]
  RCC->PLLCFGR = 0x00001000U;
 8001d7a:	60dc      	str	r4, [r3, #12]

  /* Reset HSEBYP bit */

  RCC->CR &= 0xFFFBFFFFU;
 8001d7c:	681a      	ldr	r2, [r3, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001d7e:	f04f 6400 	mov.w	r4, #134217728	; 0x8000000
  RCC->CR &= 0xFFFBFFFFU;
 8001d82:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001d86:	601a      	str	r2, [r3, #0]
  RCC->CIER = 0x00000000U;
 8001d88:	6198      	str	r0, [r3, #24]
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001d8a:	608c      	str	r4, [r1, #8]
#endif
}
 8001d8c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001d90:	4770      	bx	lr
 8001d92:	bf00      	nop
 8001d94:	e000ed00 	.word	0xe000ed00
 8001d98:	40021000 	.word	0x40021000

08001d9c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001d9c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001dd4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001da0:	f7ff ffd4 	bl	8001d4c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001da4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001da6:	e003      	b.n	8001db0 <LoopCopyDataInit>

08001da8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001da8:	4b0b      	ldr	r3, [pc, #44]	; (8001dd8 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001daa:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001dac:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001dae:	3104      	adds	r1, #4

08001db0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001db0:	480a      	ldr	r0, [pc, #40]	; (8001ddc <LoopForever+0xa>)
	ldr	r3, =_edata
 8001db2:	4b0b      	ldr	r3, [pc, #44]	; (8001de0 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001db4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001db6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001db8:	d3f6      	bcc.n	8001da8 <CopyDataInit>
	ldr	r2, =_sbss
 8001dba:	4a0a      	ldr	r2, [pc, #40]	; (8001de4 <LoopForever+0x12>)
	b	LoopFillZerobss
 8001dbc:	e002      	b.n	8001dc4 <LoopFillZerobss>

08001dbe <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001dbe:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001dc0:	f842 3b04 	str.w	r3, [r2], #4

08001dc4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001dc4:	4b08      	ldr	r3, [pc, #32]	; (8001de8 <LoopForever+0x16>)
	cmp	r2, r3
 8001dc6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001dc8:	d3f9      	bcc.n	8001dbe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001dca:	f010 f997 	bl	80120fc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001dce:	f7ff fb19 	bl	8001404 <main>

08001dd2 <LoopForever>:

LoopForever:
    b LoopForever
 8001dd2:	e7fe      	b.n	8001dd2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001dd4:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8001dd8:	08017a88 	.word	0x08017a88
	ldr	r0, =_sdata
 8001ddc:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001de0:	2000704c 	.word	0x2000704c
	ldr	r2, =_sbss
 8001de4:	2000704c 	.word	0x2000704c
	ldr	r3, = _ebss
 8001de8:	2000ebac 	.word	0x2000ebac

08001dec <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001dec:	e7fe      	b.n	8001dec <ADC1_2_IRQHandler>
	...

08001df0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001df0:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001df2:	4b0f      	ldr	r3, [pc, #60]	; (8001e30 <HAL_InitTick+0x40>)
 8001df4:	781b      	ldrb	r3, [r3, #0]
 8001df6:	b90b      	cbnz	r3, 8001dfc <HAL_InitTick+0xc>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8001df8:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8001dfa:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001dfc:	490d      	ldr	r1, [pc, #52]	; (8001e34 <HAL_InitTick+0x44>)
 8001dfe:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001e02:	4605      	mov	r5, r0
 8001e04:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e08:	6808      	ldr	r0, [r1, #0]
 8001e0a:	fbb0 f0f3 	udiv	r0, r0, r3
 8001e0e:	f000 f899 	bl	8001f44 <HAL_SYSTICK_Config>
 8001e12:	4604      	mov	r4, r0
 8001e14:	2800      	cmp	r0, #0
 8001e16:	d1ef      	bne.n	8001df8 <HAL_InitTick+0x8>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e18:	2d0f      	cmp	r5, #15
 8001e1a:	d8ed      	bhi.n	8001df8 <HAL_InitTick+0x8>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e1c:	4602      	mov	r2, r0
 8001e1e:	4629      	mov	r1, r5
 8001e20:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001e24:	f000 f850 	bl	8001ec8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001e28:	4b03      	ldr	r3, [pc, #12]	; (8001e38 <HAL_InitTick+0x48>)
 8001e2a:	4620      	mov	r0, r4
 8001e2c:	601d      	str	r5, [r3, #0]
}
 8001e2e:	bd38      	pop	{r3, r4, r5, pc}
 8001e30:	20006e78 	.word	0x20006e78
 8001e34:	20006e74 	.word	0x20006e74
 8001e38:	20006e7c 	.word	0x20006e7c

08001e3c <HAL_Init>:
{
 8001e3c:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e3e:	2003      	movs	r0, #3
 8001e40:	f000 f830 	bl	8001ea4 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001e44:	2000      	movs	r0, #0
 8001e46:	f7ff ffd3 	bl	8001df0 <HAL_InitTick>
 8001e4a:	b110      	cbz	r0, 8001e52 <HAL_Init+0x16>
    status = HAL_ERROR;
 8001e4c:	2401      	movs	r4, #1
}
 8001e4e:	4620      	mov	r0, r4
 8001e50:	bd10      	pop	{r4, pc}
 8001e52:	4604      	mov	r4, r0
    HAL_MspInit();
 8001e54:	f7ff feb8 	bl	8001bc8 <HAL_MspInit>
}
 8001e58:	4620      	mov	r0, r4
 8001e5a:	bd10      	pop	{r4, pc}

08001e5c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8001e5c:	4a03      	ldr	r2, [pc, #12]	; (8001e6c <HAL_IncTick+0x10>)
 8001e5e:	4b04      	ldr	r3, [pc, #16]	; (8001e70 <HAL_IncTick+0x14>)
 8001e60:	6811      	ldr	r1, [r2, #0]
 8001e62:	781b      	ldrb	r3, [r3, #0]
 8001e64:	440b      	add	r3, r1
 8001e66:	6013      	str	r3, [r2, #0]
}
 8001e68:	4770      	bx	lr
 8001e6a:	bf00      	nop
 8001e6c:	2000e9a8 	.word	0x2000e9a8
 8001e70:	20006e78 	.word	0x20006e78

08001e74 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001e74:	4b01      	ldr	r3, [pc, #4]	; (8001e7c <HAL_GetTick+0x8>)
 8001e76:	6818      	ldr	r0, [r3, #0]
}
 8001e78:	4770      	bx	lr
 8001e7a:	bf00      	nop
 8001e7c:	2000e9a8 	.word	0x2000e9a8

08001e80 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e80:	b538      	push	{r3, r4, r5, lr}
 8001e82:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001e84:	f7ff fff6 	bl	8001e74 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e88:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8001e8a:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8001e8c:	d002      	beq.n	8001e94 <HAL_Delay+0x14>
  {
    wait += (uint32_t)uwTickFreq;
 8001e8e:	4b04      	ldr	r3, [pc, #16]	; (8001ea0 <HAL_Delay+0x20>)
 8001e90:	781b      	ldrb	r3, [r3, #0]
 8001e92:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e94:	f7ff ffee 	bl	8001e74 <HAL_GetTick>
 8001e98:	1b43      	subs	r3, r0, r5
 8001e9a:	42a3      	cmp	r3, r4
 8001e9c:	d3fa      	bcc.n	8001e94 <HAL_Delay+0x14>
  {
  }
}
 8001e9e:	bd38      	pop	{r3, r4, r5, pc}
 8001ea0:	20006e78 	.word	0x20006e78

08001ea4 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ea4:	4907      	ldr	r1, [pc, #28]	; (8001ec4 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001ea6:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ea8:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001eaa:	f64f 00ff 	movw	r0, #63743	; 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001eae:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001eb2:	4002      	ands	r2, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001eb4:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001eb6:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001eba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8001ebe:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001ec0:	4770      	bx	lr
 8001ec2:	bf00      	nop
 8001ec4:	e000ed00 	.word	0xe000ed00

08001ec8 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ec8:	4b1c      	ldr	r3, [pc, #112]	; (8001f3c <HAL_NVIC_SetPriority+0x74>)
 8001eca:	68db      	ldr	r3, [r3, #12]
 8001ecc:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ed0:	b500      	push	{lr}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ed2:	f1c3 0e07 	rsb	lr, r3, #7
 8001ed6:	f1be 0f04 	cmp.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001eda:	f103 0c04 	add.w	ip, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ede:	bf28      	it	cs
 8001ee0:	f04f 0e04 	movcs.w	lr, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ee4:	f1bc 0f06 	cmp.w	ip, #6
 8001ee8:	d91b      	bls.n	8001f22 <HAL_NVIC_SetPriority+0x5a>
 8001eea:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001eec:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8001ef0:	fa0c fc03 	lsl.w	ip, ip, r3
 8001ef4:	ea22 020c 	bic.w	r2, r2, ip
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ef8:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8001efc:	fa0c fc0e 	lsl.w	ip, ip, lr
 8001f00:	ea21 010c 	bic.w	r1, r1, ip
 8001f04:	4099      	lsls	r1, r3
  if ((int32_t)(IRQn) >= 0)
 8001f06:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f08:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 8001f0c:	db0c      	blt.n	8001f28 <HAL_NVIC_SetPriority+0x60>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f0e:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8001f12:	0109      	lsls	r1, r1, #4
 8001f14:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8001f18:	b2c9      	uxtb	r1, r1
 8001f1a:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001f1e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001f22:	2200      	movs	r2, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f24:	4613      	mov	r3, r2
 8001f26:	e7e7      	b.n	8001ef8 <HAL_NVIC_SetPriority+0x30>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f28:	4b05      	ldr	r3, [pc, #20]	; (8001f40 <HAL_NVIC_SetPriority+0x78>)
 8001f2a:	f000 000f 	and.w	r0, r0, #15
 8001f2e:	0109      	lsls	r1, r1, #4
 8001f30:	4403      	add	r3, r0
 8001f32:	b2c9      	uxtb	r1, r1
 8001f34:	7619      	strb	r1, [r3, #24]
 8001f36:	f85d fb04 	ldr.w	pc, [sp], #4
 8001f3a:	bf00      	nop
 8001f3c:	e000ed00 	.word	0xe000ed00
 8001f40:	e000ecfc 	.word	0xe000ecfc

08001f44 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f44:	3801      	subs	r0, #1
 8001f46:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001f4a:	d210      	bcs.n	8001f6e <HAL_SYSTICK_Config+0x2a>
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f4c:	b410      	push	{r4}
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f4e:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f52:	4c08      	ldr	r4, [pc, #32]	; (8001f74 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f54:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f56:	f04f 0cf0 	mov.w	ip, #240	; 0xf0
 8001f5a:	f884 c023 	strb.w	ip, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f5e:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f60:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f62:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f64:	619a      	str	r2, [r3, #24]
   return SysTick_Config(TicksNumb);
}
 8001f66:	f85d 4b04 	ldr.w	r4, [sp], #4
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f6a:	6119      	str	r1, [r3, #16]
 8001f6c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001f6e:	2001      	movs	r0, #1
 8001f70:	4770      	bx	lr
 8001f72:	bf00      	nop
 8001f74:	e000ed00 	.word	0xe000ed00

08001f78 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f7c:	680d      	ldr	r5, [r1, #0]
{
 8001f7e:	b085      	sub	sp, #20
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f80:	2d00      	cmp	r5, #0
 8001f82:	f000 80ac 	beq.w	80020de <HAL_GPIO_Init+0x166>
 8001f86:	f04f 0c00 	mov.w	ip, #0
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001f8a:	f8df b1f8 	ldr.w	fp, [pc, #504]	; 8002184 <HAL_GPIO_Init+0x20c>
  uint32_t position = 0x00u;
 8001f8e:	4663      	mov	r3, ip
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001f90:	f04f 0a01 	mov.w	sl, #1
 8001f94:	4688      	mov	r8, r1
 8001f96:	fa0a f603 	lsl.w	r6, sl, r3
    if (iocurrent != 0x00u)
 8001f9a:	ea16 0905 	ands.w	r9, r6, r5
 8001f9e:	f000 8097 	beq.w	80020d0 <HAL_GPIO_Init+0x158>
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001fa2:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8001fa6:	f021 0210 	bic.w	r2, r1, #16
 8001faa:	3a01      	subs	r2, #1
 8001fac:	2a01      	cmp	r2, #1
 8001fae:	f240 8099 	bls.w	80020e4 <HAL_GPIO_Init+0x16c>
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001fb2:	2203      	movs	r2, #3
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001fb4:	f001 0403 	and.w	r4, r1, #3
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001fb8:	fa02 f20c 	lsl.w	r2, r2, ip
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001fbc:	2c03      	cmp	r4, #3
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001fbe:	ea6f 0202 	mvn.w	r2, r2
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001fc2:	f000 80a8 	beq.w	8002116 <HAL_GPIO_Init+0x19e>
      temp = GPIOx->PUPDR;
 8001fc6:	68c7      	ldr	r7, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001fc8:	f8d8 6008 	ldr.w	r6, [r8, #8]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001fcc:	4017      	ands	r7, r2
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001fce:	fa06 f60c 	lsl.w	r6, r6, ip
 8001fd2:	433e      	orrs	r6, r7
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001fd4:	2902      	cmp	r1, #2
      GPIOx->PUPDR = temp;
 8001fd6:	60c6      	str	r6, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001fd8:	f040 80ad 	bne.w	8002136 <HAL_GPIO_Init+0x1be>
        temp = GPIOx->AFR[position >> 3u];
 8001fdc:	08df      	lsrs	r7, r3, #3
 8001fde:	eb00 0787 	add.w	r7, r0, r7, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001fe2:	f003 0e07 	and.w	lr, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 8001fe6:	6a3e      	ldr	r6, [r7, #32]
 8001fe8:	9600      	str	r6, [sp, #0]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001fea:	f8d8 6010 	ldr.w	r6, [r8, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001fee:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001ff2:	fa06 f60e 	lsl.w	r6, r6, lr
 8001ff6:	9601      	str	r6, [sp, #4]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001ff8:	260f      	movs	r6, #15
 8001ffa:	fa06 fe0e 	lsl.w	lr, r6, lr
 8001ffe:	9e00      	ldr	r6, [sp, #0]
 8002000:	ea26 0e0e 	bic.w	lr, r6, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002004:	9e01      	ldr	r6, [sp, #4]
 8002006:	ea46 060e 	orr.w	r6, r6, lr
        GPIOx->AFR[position >> 3u] = temp;
 800200a:	623e      	str	r6, [r7, #32]
      temp = GPIOx->MODER;
 800200c:	6806      	ldr	r6, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800200e:	fa04 f40c 	lsl.w	r4, r4, ip
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002012:	4032      	ands	r2, r6
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002014:	4314      	orrs	r4, r2
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002016:	00ca      	lsls	r2, r1, #3
      GPIOx->MODER = temp;
 8002018:	6004      	str	r4, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800201a:	d559      	bpl.n	80020d0 <HAL_GPIO_Init+0x158>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800201c:	4c52      	ldr	r4, [pc, #328]	; (8002168 <HAL_GPIO_Init+0x1f0>)
 800201e:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8002020:	f042 0201 	orr.w	r2, r2, #1
 8002024:	6622      	str	r2, [r4, #96]	; 0x60
 8002026:	6e22      	ldr	r2, [r4, #96]	; 0x60
 8002028:	f002 0201 	and.w	r2, r2, #1
 800202c:	9203      	str	r2, [sp, #12]
 800202e:	9a03      	ldr	r2, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2u];
 8002030:	f023 0203 	bic.w	r2, r3, #3
 8002034:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8002038:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800203c:	f003 0603 	and.w	r6, r3, #3
        temp = SYSCFG->EXTICR[position >> 2u];
 8002040:	6894      	ldr	r4, [r2, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002042:	00b6      	lsls	r6, r6, #2
 8002044:	250f      	movs	r5, #15
 8002046:	40b5      	lsls	r5, r6
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002048:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800204c:	ea24 0405 	bic.w	r4, r4, r5
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002050:	d015      	beq.n	800207e <HAL_GPIO_Init+0x106>
 8002052:	4d46      	ldr	r5, [pc, #280]	; (800216c <HAL_GPIO_Init+0x1f4>)
 8002054:	42a8      	cmp	r0, r5
 8002056:	d076      	beq.n	8002146 <HAL_GPIO_Init+0x1ce>
 8002058:	4d45      	ldr	r5, [pc, #276]	; (8002170 <HAL_GPIO_Init+0x1f8>)
 800205a:	42a8      	cmp	r0, r5
 800205c:	d077      	beq.n	800214e <HAL_GPIO_Init+0x1d6>
 800205e:	4d45      	ldr	r5, [pc, #276]	; (8002174 <HAL_GPIO_Init+0x1fc>)
 8002060:	42a8      	cmp	r0, r5
 8002062:	d06c      	beq.n	800213e <HAL_GPIO_Init+0x1c6>
 8002064:	4d44      	ldr	r5, [pc, #272]	; (8002178 <HAL_GPIO_Init+0x200>)
 8002066:	42a8      	cmp	r0, r5
 8002068:	d075      	beq.n	8002156 <HAL_GPIO_Init+0x1de>
 800206a:	4d44      	ldr	r5, [pc, #272]	; (800217c <HAL_GPIO_Init+0x204>)
 800206c:	42a8      	cmp	r0, r5
 800206e:	d076      	beq.n	800215e <HAL_GPIO_Init+0x1e6>
 8002070:	4d43      	ldr	r5, [pc, #268]	; (8002180 <HAL_GPIO_Init+0x208>)
 8002072:	42a8      	cmp	r0, r5
 8002074:	bf0c      	ite	eq
 8002076:	2506      	moveq	r5, #6
 8002078:	2507      	movne	r5, #7
 800207a:	40b5      	lsls	r5, r6
 800207c:	432c      	orrs	r4, r5
        SYSCFG->EXTICR[position >> 2u] = temp;
 800207e:	6094      	str	r4, [r2, #8]
        temp = EXTI->IMR1;
 8002080:	f8db 2000 	ldr.w	r2, [fp]
        temp &= ~(iocurrent);
 8002084:	ea6f 0409 	mvn.w	r4, r9
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002088:	03cf      	lsls	r7, r1, #15
        temp &= ~(iocurrent);
 800208a:	bf54      	ite	pl
 800208c:	4022      	andpl	r2, r4
        {
          temp |= iocurrent;
 800208e:	ea49 0202 	orrmi.w	r2, r9, r2
        }
        EXTI->IMR1 = temp;
 8002092:	f8cb 2000 	str.w	r2, [fp]

        temp = EXTI->EMR1;
 8002096:	f8db 2004 	ldr.w	r2, [fp, #4]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800209a:	038e      	lsls	r6, r1, #14
        temp &= ~(iocurrent);
 800209c:	bf54      	ite	pl
 800209e:	4022      	andpl	r2, r4
        {
          temp |= iocurrent;
 80020a0:	ea49 0202 	orrmi.w	r2, r9, r2
        }
        EXTI->EMR1 = temp;
 80020a4:	f8cb 2004 	str.w	r2, [fp, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80020a8:	f8db 2008 	ldr.w	r2, [fp, #8]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80020ac:	02cd      	lsls	r5, r1, #11
        temp &= ~(iocurrent);
 80020ae:	bf54      	ite	pl
 80020b0:	4022      	andpl	r2, r4
        {
          temp |= iocurrent;
 80020b2:	ea49 0202 	orrmi.w	r2, r9, r2
        }
        EXTI->RTSR1 = temp;
 80020b6:	f8cb 2008 	str.w	r2, [fp, #8]

        temp = EXTI->FTSR1;
 80020ba:	f8db 200c 	ldr.w	r2, [fp, #12]
        temp &= ~(iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80020be:	0289      	lsls	r1, r1, #10
        temp &= ~(iocurrent);
 80020c0:	bf54      	ite	pl
 80020c2:	4022      	andpl	r2, r4
        {
          temp |= iocurrent;
 80020c4:	ea49 0202 	orrmi.w	r2, r9, r2
        }
        EXTI->FTSR1 = temp;
 80020c8:	f8cb 200c 	str.w	r2, [fp, #12]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020cc:	f8d8 5000 	ldr.w	r5, [r8]
      }
    }

    position++;
 80020d0:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020d2:	fa35 f203 	lsrs.w	r2, r5, r3
 80020d6:	f10c 0c02 	add.w	ip, ip, #2
 80020da:	f47f af5c 	bne.w	8001f96 <HAL_GPIO_Init+0x1e>
  }
}
 80020de:	b005      	add	sp, #20
 80020e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->OSPEEDR;
 80020e4:	6887      	ldr	r7, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80020e6:	f8d8 200c 	ldr.w	r2, [r8, #12]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80020ea:	2403      	movs	r4, #3
 80020ec:	fa04 f40c 	lsl.w	r4, r4, ip
 80020f0:	ea27 0704 	bic.w	r7, r7, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 80020f4:	fa02 f20c 	lsl.w	r2, r2, ip
 80020f8:	433a      	orrs	r2, r7
        GPIOx->OSPEEDR = temp;
 80020fa:	6082      	str	r2, [r0, #8]
        temp = GPIOx->OTYPER;
 80020fc:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80020fe:	43e2      	mvns	r2, r4
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002100:	090c      	lsrs	r4, r1, #4
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002102:	ea27 0706 	bic.w	r7, r7, r6
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002106:	409c      	lsls	r4, r3
 8002108:	433c      	orrs	r4, r7
        GPIOx->OTYPER = temp;
 800210a:	6044      	str	r4, [r0, #4]
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800210c:	f001 0403 	and.w	r4, r1, #3
 8002110:	2c03      	cmp	r4, #3
 8002112:	f47f af58 	bne.w	8001fc6 <HAL_GPIO_Init+0x4e>
        temp = GPIOx->ASCR;
 8002116:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002118:	ea27 0706 	bic.w	r7, r7, r6
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 800211c:	f3c1 06c0 	ubfx	r6, r1, #3, #1
 8002120:	409e      	lsls	r6, r3
 8002122:	433e      	orrs	r6, r7
        GPIOx->ASCR = temp;
 8002124:	62c6      	str	r6, [r0, #44]	; 0x2c
      temp = GPIOx->PUPDR;
 8002126:	68c7      	ldr	r7, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002128:	f8d8 6008 	ldr.w	r6, [r8, #8]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800212c:	4017      	ands	r7, r2
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800212e:	fa06 f60c 	lsl.w	r6, r6, ip
 8002132:	433e      	orrs	r6, r7
      GPIOx->PUPDR = temp;
 8002134:	60c6      	str	r6, [r0, #12]
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002136:	2912      	cmp	r1, #18
 8002138:	f47f af68 	bne.w	800200c <HAL_GPIO_Init+0x94>
 800213c:	e74e      	b.n	8001fdc <HAL_GPIO_Init+0x64>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800213e:	2503      	movs	r5, #3
 8002140:	40b5      	lsls	r5, r6
 8002142:	432c      	orrs	r4, r5
 8002144:	e79b      	b.n	800207e <HAL_GPIO_Init+0x106>
 8002146:	fa0a f606 	lsl.w	r6, sl, r6
 800214a:	4334      	orrs	r4, r6
 800214c:	e797      	b.n	800207e <HAL_GPIO_Init+0x106>
 800214e:	2502      	movs	r5, #2
 8002150:	40b5      	lsls	r5, r6
 8002152:	432c      	orrs	r4, r5
 8002154:	e793      	b.n	800207e <HAL_GPIO_Init+0x106>
 8002156:	2504      	movs	r5, #4
 8002158:	40b5      	lsls	r5, r6
 800215a:	432c      	orrs	r4, r5
 800215c:	e78f      	b.n	800207e <HAL_GPIO_Init+0x106>
 800215e:	2505      	movs	r5, #5
 8002160:	40b5      	lsls	r5, r6
 8002162:	432c      	orrs	r4, r5
 8002164:	e78b      	b.n	800207e <HAL_GPIO_Init+0x106>
 8002166:	bf00      	nop
 8002168:	40021000 	.word	0x40021000
 800216c:	48000400 	.word	0x48000400
 8002170:	48000800 	.word	0x48000800
 8002174:	48000c00 	.word	0x48000c00
 8002178:	48001000 	.word	0x48001000
 800217c:	48001400 	.word	0x48001400
 8002180:	48001800 	.word	0x48001800
 8002184:	40010400 	.word	0x40010400

08002188 <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002188:	4b02      	ldr	r3, [pc, #8]	; (8002194 <HAL_PWREx_GetVoltageRange+0xc>)
 800218a:	6818      	ldr	r0, [r3, #0]
#endif
}
 800218c:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 8002190:	4770      	bx	lr
 8002192:	bf00      	nop
 8002194:	40007000 	.word	0x40007000

08002198 <HAL_PWREx_ControlVoltageScaling>:
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002198:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800219c:	d00e      	beq.n	80021bc <HAL_PWREx_ControlVoltageScaling+0x24>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800219e:	4a1c      	ldr	r2, [pc, #112]	; (8002210 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80021a0:	6813      	ldr	r3, [r2, #0]
 80021a2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80021a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80021aa:	d02d      	beq.n	8002208 <HAL_PWREx_ControlVoltageScaling+0x70>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80021ac:	6813      	ldr	r3, [r2, #0]
 80021ae:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80021b2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80021b6:	2000      	movs	r0, #0
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80021b8:	6013      	str	r3, [r2, #0]
 80021ba:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80021bc:	4914      	ldr	r1, [pc, #80]	; (8002210 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80021be:	680b      	ldr	r3, [r1, #0]
 80021c0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80021c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80021c8:	d01e      	beq.n	8002208 <HAL_PWREx_ControlVoltageScaling+0x70>
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80021ca:	680b      	ldr	r3, [r1, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80021cc:	4a11      	ldr	r2, [pc, #68]	; (8002214 <HAL_PWREx_ControlVoltageScaling+0x7c>)
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80021ce:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80021d2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80021d6:	600b      	str	r3, [r1, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80021d8:	6813      	ldr	r3, [r2, #0]
 80021da:	4a0f      	ldr	r2, [pc, #60]	; (8002218 <HAL_PWREx_ControlVoltageScaling+0x80>)
 80021dc:	2032      	movs	r0, #50	; 0x32
 80021de:	fb00 f303 	mul.w	r3, r0, r3
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80021e2:	6948      	ldr	r0, [r1, #20]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80021e4:	fba2 2303 	umull	r2, r3, r2, r3
 80021e8:	0c9b      	lsrs	r3, r3, #18
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80021ea:	0540      	lsls	r0, r0, #21
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80021ec:	f103 0301 	add.w	r3, r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80021f0:	d506      	bpl.n	8002200 <HAL_PWREx_ControlVoltageScaling+0x68>
 80021f2:	e000      	b.n	80021f6 <HAL_PWREx_ControlVoltageScaling+0x5e>
 80021f4:	b123      	cbz	r3, 8002200 <HAL_PWREx_ControlVoltageScaling+0x68>
 80021f6:	694a      	ldr	r2, [r1, #20]
 80021f8:	0552      	lsls	r2, r2, #21
        wait_loop_index--;
 80021fa:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80021fe:	d4f9      	bmi.n	80021f4 <HAL_PWREx_ControlVoltageScaling+0x5c>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002200:	4b03      	ldr	r3, [pc, #12]	; (8002210 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8002202:	695b      	ldr	r3, [r3, #20]
 8002204:	055b      	lsls	r3, r3, #21
 8002206:	d401      	bmi.n	800220c <HAL_PWREx_ControlVoltageScaling+0x74>
  return HAL_OK;
 8002208:	2000      	movs	r0, #0
 800220a:	4770      	bx	lr
        return HAL_TIMEOUT;
 800220c:	2003      	movs	r0, #3
}
 800220e:	4770      	bx	lr
 8002210:	40007000 	.word	0x40007000
 8002214:	20006e74 	.word	0x20006e74
 8002218:	431bde83 	.word	0x431bde83

0800221c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800221c:	b530      	push	{r4, r5, lr}
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800221e:	4d20      	ldr	r5, [pc, #128]	; (80022a0 <RCC_SetFlashLatencyFromMSIRange+0x84>)
 8002220:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8002222:	00db      	lsls	r3, r3, #3
{
 8002224:	b083      	sub	sp, #12
 8002226:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002228:	d51c      	bpl.n	8002264 <RCC_SetFlashLatencyFromMSIRange+0x48>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800222a:	f7ff ffad 	bl	8002188 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800222e:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8002232:	d029      	beq.n	8002288 <RCC_SetFlashLatencyFromMSIRange+0x6c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002234:	2c80      	cmp	r4, #128	; 0x80
 8002236:	d813      	bhi.n	8002260 <RCC_SetFlashLatencyFromMSIRange+0x44>
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002238:	d02f      	beq.n	800229a <RCC_SetFlashLatencyFromMSIRange+0x7e>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else if(msirange == RCC_MSIRANGE_7)
 800223a:	f1a4 0470 	sub.w	r4, r4, #112	; 0x70
 800223e:	fab4 f484 	clz	r4, r4
 8002242:	0964      	lsrs	r4, r4, #5
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002244:	4917      	ldr	r1, [pc, #92]	; (80022a4 <RCC_SetFlashLatencyFromMSIRange+0x88>)
 8002246:	680b      	ldr	r3, [r1, #0]
 8002248:	f023 0307 	bic.w	r3, r3, #7
 800224c:	4323      	orrs	r3, r4
 800224e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002250:	6808      	ldr	r0, [r1, #0]
 8002252:	f000 0007 	and.w	r0, r0, #7
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 8002256:	1b00      	subs	r0, r0, r4
 8002258:	bf18      	it	ne
 800225a:	2001      	movne	r0, #1
 800225c:	b003      	add	sp, #12
 800225e:	bd30      	pop	{r4, r5, pc}
      latency = FLASH_LATENCY_3; /* 3WS */
 8002260:	2403      	movs	r4, #3
 8002262:	e7ef      	b.n	8002244 <RCC_SetFlashLatencyFromMSIRange+0x28>
    __HAL_RCC_PWR_CLK_ENABLE();
 8002264:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8002266:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800226a:	65ab      	str	r3, [r5, #88]	; 0x58
 800226c:	6dab      	ldr	r3, [r5, #88]	; 0x58
 800226e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002272:	9301      	str	r3, [sp, #4]
 8002274:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8002276:	f7ff ff87 	bl	8002188 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 800227a:	6dab      	ldr	r3, [r5, #88]	; 0x58
  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800227c:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    __HAL_RCC_PWR_CLK_DISABLE();
 8002280:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002284:	65ab      	str	r3, [r5, #88]	; 0x58
  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002286:	d1d5      	bne.n	8002234 <RCC_SetFlashLatencyFromMSIRange+0x18>
    if(msirange > RCC_MSIRANGE_8)
 8002288:	2c80      	cmp	r4, #128	; 0x80
 800228a:	d904      	bls.n	8002296 <RCC_SetFlashLatencyFromMSIRange+0x7a>
        latency = FLASH_LATENCY_1; /* 1WS */
 800228c:	2ca0      	cmp	r4, #160	; 0xa0
 800228e:	bf8c      	ite	hi
 8002290:	2402      	movhi	r4, #2
 8002292:	2401      	movls	r4, #1
 8002294:	e7d6      	b.n	8002244 <RCC_SetFlashLatencyFromMSIRange+0x28>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002296:	2400      	movs	r4, #0
 8002298:	e7d4      	b.n	8002244 <RCC_SetFlashLatencyFromMSIRange+0x28>
        latency = FLASH_LATENCY_2; /* 2WS */
 800229a:	2402      	movs	r4, #2
 800229c:	e7d2      	b.n	8002244 <RCC_SetFlashLatencyFromMSIRange+0x28>
 800229e:	bf00      	nop
 80022a0:	40021000 	.word	0x40021000
 80022a4:	40022000 	.word	0x40022000

080022a8 <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80022a8:	4a28      	ldr	r2, [pc, #160]	; (800234c <HAL_RCC_GetSysClockFreq+0xa4>)
 80022aa:	6893      	ldr	r3, [r2, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80022ac:	68d2      	ldr	r2, [r2, #12]
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80022ae:	f013 030c 	ands.w	r3, r3, #12
 80022b2:	d008      	beq.n	80022c6 <HAL_RCC_GetSysClockFreq+0x1e>
 80022b4:	2b0c      	cmp	r3, #12
 80022b6:	d038      	beq.n	800232a <HAL_RCC_GetSysClockFreq+0x82>
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80022b8:	2b04      	cmp	r3, #4
 80022ba:	d034      	beq.n	8002326 <HAL_RCC_GetSysClockFreq+0x7e>
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80022bc:	2b08      	cmp	r3, #8
 80022be:	4824      	ldr	r0, [pc, #144]	; (8002350 <HAL_RCC_GetSysClockFreq+0xa8>)
 80022c0:	bf18      	it	ne
 80022c2:	2000      	movne	r0, #0
 80022c4:	4770      	bx	lr
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80022c6:	4a21      	ldr	r2, [pc, #132]	; (800234c <HAL_RCC_GetSysClockFreq+0xa4>)
 80022c8:	6811      	ldr	r1, [r2, #0]
 80022ca:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80022cc:	bf54      	ite	pl
 80022ce:	f8d2 2094 	ldrpl.w	r2, [r2, #148]	; 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80022d2:	6812      	ldrmi	r2, [r2, #0]
    msirange = MSIRangeTable[msirange];
 80022d4:	491f      	ldr	r1, [pc, #124]	; (8002354 <HAL_RCC_GetSysClockFreq+0xac>)
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80022d6:	bf54      	ite	pl
 80022d8:	f3c2 2203 	ubfxpl	r2, r2, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80022dc:	f3c2 1203 	ubfxmi	r2, r2, #4, #4
    msirange = MSIRangeTable[msirange];
 80022e0:	f851 0022 	ldr.w	r0, [r1, r2, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80022e4:	b303      	cbz	r3, 8002328 <HAL_RCC_GetSysClockFreq+0x80>
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80022e6:	2b0c      	cmp	r3, #12
 80022e8:	d12d      	bne.n	8002346 <HAL_RCC_GetSysClockFreq+0x9e>
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80022ea:	4b18      	ldr	r3, [pc, #96]	; (800234c <HAL_RCC_GetSysClockFreq+0xa4>)
 80022ec:	68db      	ldr	r3, [r3, #12]
 80022ee:	f003 0303 	and.w	r3, r3, #3
    switch (pllsource)
 80022f2:	2b02      	cmp	r3, #2
 80022f4:	d025      	beq.n	8002342 <HAL_RCC_GetSysClockFreq+0x9a>
 80022f6:	4a16      	ldr	r2, [pc, #88]	; (8002350 <HAL_RCC_GetSysClockFreq+0xa8>)
 80022f8:	2b03      	cmp	r3, #3
 80022fa:	bf08      	it	eq
 80022fc:	4610      	moveq	r0, r2
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80022fe:	4b13      	ldr	r3, [pc, #76]	; (800234c <HAL_RCC_GetSysClockFreq+0xa4>)
 8002300:	68d9      	ldr	r1, [r3, #12]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002302:	68da      	ldr	r2, [r3, #12]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002304:	68db      	ldr	r3, [r3, #12]
 8002306:	f3c3 6341 	ubfx	r3, r3, #25, #2
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800230a:	f3c2 2206 	ubfx	r2, r2, #8, #7
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800230e:	f3c1 1102 	ubfx	r1, r1, #4, #3
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002312:	3301      	adds	r3, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002314:	fb00 f202 	mul.w	r2, r0, r2
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002318:	3101      	adds	r1, #1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800231a:	005b      	lsls	r3, r3, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800231c:	fbb2 f2f1 	udiv	r2, r2, r1
    sysclockfreq = pllvco / pllr;
 8002320:	fbb2 f0f3 	udiv	r0, r2, r3
 8002324:	4770      	bx	lr
    sysclockfreq = HSI_VALUE;
 8002326:	480c      	ldr	r0, [pc, #48]	; (8002358 <HAL_RCC_GetSysClockFreq+0xb0>)
}
 8002328:	4770      	bx	lr
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800232a:	f002 0203 	and.w	r2, r2, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800232e:	2a01      	cmp	r2, #1
 8002330:	d0c9      	beq.n	80022c6 <HAL_RCC_GetSysClockFreq+0x1e>
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002332:	4b06      	ldr	r3, [pc, #24]	; (800234c <HAL_RCC_GetSysClockFreq+0xa4>)
 8002334:	68db      	ldr	r3, [r3, #12]
 8002336:	f003 0303 	and.w	r3, r3, #3
    switch (pllsource)
 800233a:	2b02      	cmp	r3, #2
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800233c:	f04f 0000 	mov.w	r0, #0
    switch (pllsource)
 8002340:	d1d9      	bne.n	80022f6 <HAL_RCC_GetSysClockFreq+0x4e>
      pllvco = HSI_VALUE;
 8002342:	4805      	ldr	r0, [pc, #20]	; (8002358 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002344:	e7db      	b.n	80022fe <HAL_RCC_GetSysClockFreq+0x56>
 8002346:	2000      	movs	r0, #0
  return sysclockfreq;
 8002348:	4770      	bx	lr
 800234a:	bf00      	nop
 800234c:	40021000 	.word	0x40021000
 8002350:	007a1200 	.word	0x007a1200
 8002354:	08014abc 	.word	0x08014abc
 8002358:	00f42400 	.word	0x00f42400

0800235c <HAL_RCC_OscConfig>:
  if(RCC_OscInitStruct == NULL)
 800235c:	2800      	cmp	r0, #0
 800235e:	f000 8208 	beq.w	8002772 <HAL_RCC_OscConfig+0x416>
{
 8002362:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002366:	4a8a      	ldr	r2, [pc, #552]	; (8002590 <HAL_RCC_OscConfig+0x234>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002368:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800236a:	6895      	ldr	r5, [r2, #8]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800236c:	68d6      	ldr	r6, [r2, #12]
 800236e:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002370:	06d8      	lsls	r0, r3, #27
{
 8002372:	b083      	sub	sp, #12
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002374:	f005 050c 	and.w	r5, r5, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002378:	f006 0603 	and.w	r6, r6, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800237c:	d52e      	bpl.n	80023dc <HAL_RCC_OscConfig+0x80>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800237e:	2d00      	cmp	r5, #0
 8002380:	f000 810d 	beq.w	800259e <HAL_RCC_OscConfig+0x242>
 8002384:	2d0c      	cmp	r5, #12
 8002386:	f000 8107 	beq.w	8002598 <HAL_RCC_OscConfig+0x23c>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800238a:	69a3      	ldr	r3, [r4, #24]
        __HAL_RCC_MSI_ENABLE();
 800238c:	4f80      	ldr	r7, [pc, #512]	; (8002590 <HAL_RCC_OscConfig+0x234>)
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800238e:	2b00      	cmp	r3, #0
 8002390:	f000 817e 	beq.w	8002690 <HAL_RCC_OscConfig+0x334>
        __HAL_RCC_MSI_ENABLE();
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	f043 0301 	orr.w	r3, r3, #1
 800239a:	603b      	str	r3, [r7, #0]
        tickstart = HAL_GetTick();
 800239c:	f7ff fd6a 	bl	8001e74 <HAL_GetTick>
 80023a0:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80023a2:	e006      	b.n	80023b2 <HAL_RCC_OscConfig+0x56>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80023a4:	f7ff fd66 	bl	8001e74 <HAL_GetTick>
 80023a8:	eba0 0008 	sub.w	r0, r0, r8
 80023ac:	2802      	cmp	r0, #2
 80023ae:	f200 817f 	bhi.w	80026b0 <HAL_RCC_OscConfig+0x354>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	079b      	lsls	r3, r3, #30
 80023b6:	d5f5      	bpl.n	80023a4 <HAL_RCC_OscConfig+0x48>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	f043 0308 	orr.w	r3, r3, #8
 80023be:	603b      	str	r3, [r7, #0]
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	6a22      	ldr	r2, [r4, #32]
 80023c4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80023c8:	4313      	orrs	r3, r2
 80023ca:	603b      	str	r3, [r7, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	69e2      	ldr	r2, [r4, #28]
 80023d0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80023d4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80023d8:	607b      	str	r3, [r7, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80023da:	6823      	ldr	r3, [r4, #0]
 80023dc:	07d9      	lsls	r1, r3, #31
 80023de:	f100 80ad 	bmi.w	800253c <HAL_RCC_OscConfig+0x1e0>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80023e2:	0799      	lsls	r1, r3, #30
 80023e4:	d523      	bpl.n	800242e <HAL_RCC_OscConfig+0xd2>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80023e6:	2d04      	cmp	r5, #4
 80023e8:	f000 8142 	beq.w	8002670 <HAL_RCC_OscConfig+0x314>
 80023ec:	2d0c      	cmp	r5, #12
 80023ee:	f000 813c 	beq.w	800266a <HAL_RCC_OscConfig+0x30e>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80023f2:	68e3      	ldr	r3, [r4, #12]
        __HAL_RCC_HSI_ENABLE();
 80023f4:	4e66      	ldr	r6, [pc, #408]	; (8002590 <HAL_RCC_OscConfig+0x234>)
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	f000 8175 	beq.w	80026e6 <HAL_RCC_OscConfig+0x38a>
        __HAL_RCC_HSI_ENABLE();
 80023fc:	6833      	ldr	r3, [r6, #0]
 80023fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002402:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8002404:	f7ff fd36 	bl	8001e74 <HAL_GetTick>
 8002408:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800240a:	e005      	b.n	8002418 <HAL_RCC_OscConfig+0xbc>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800240c:	f7ff fd32 	bl	8001e74 <HAL_GetTick>
 8002410:	1bc0      	subs	r0, r0, r7
 8002412:	2802      	cmp	r0, #2
 8002414:	f200 814c 	bhi.w	80026b0 <HAL_RCC_OscConfig+0x354>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002418:	6833      	ldr	r3, [r6, #0]
 800241a:	055b      	lsls	r3, r3, #21
 800241c:	d5f6      	bpl.n	800240c <HAL_RCC_OscConfig+0xb0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800241e:	6873      	ldr	r3, [r6, #4]
 8002420:	6922      	ldr	r2, [r4, #16]
 8002422:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 8002426:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800242a:	6073      	str	r3, [r6, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800242c:	6823      	ldr	r3, [r4, #0]
 800242e:	0719      	lsls	r1, r3, #28
 8002430:	d519      	bpl.n	8002466 <HAL_RCC_OscConfig+0x10a>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002432:	6963      	ldr	r3, [r4, #20]
      __HAL_RCC_LSI_ENABLE();
 8002434:	4e56      	ldr	r6, [pc, #344]	; (8002590 <HAL_RCC_OscConfig+0x234>)
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002436:	2b00      	cmp	r3, #0
 8002438:	f000 8103 	beq.w	8002642 <HAL_RCC_OscConfig+0x2e6>
      __HAL_RCC_LSI_ENABLE();
 800243c:	f8d6 3094 	ldr.w	r3, [r6, #148]	; 0x94
 8002440:	f043 0301 	orr.w	r3, r3, #1
 8002444:	f8c6 3094 	str.w	r3, [r6, #148]	; 0x94
      tickstart = HAL_GetTick();
 8002448:	f7ff fd14 	bl	8001e74 <HAL_GetTick>
 800244c:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800244e:	e005      	b.n	800245c <HAL_RCC_OscConfig+0x100>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002450:	f7ff fd10 	bl	8001e74 <HAL_GetTick>
 8002454:	1bc0      	subs	r0, r0, r7
 8002456:	2802      	cmp	r0, #2
 8002458:	f200 812a 	bhi.w	80026b0 <HAL_RCC_OscConfig+0x354>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800245c:	f8d6 3094 	ldr.w	r3, [r6, #148]	; 0x94
 8002460:	079a      	lsls	r2, r3, #30
 8002462:	d5f5      	bpl.n	8002450 <HAL_RCC_OscConfig+0xf4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002464:	6823      	ldr	r3, [r4, #0]
 8002466:	0758      	lsls	r0, r3, #29
 8002468:	d53e      	bpl.n	80024e8 <HAL_RCC_OscConfig+0x18c>
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800246a:	4b49      	ldr	r3, [pc, #292]	; (8002590 <HAL_RCC_OscConfig+0x234>)
 800246c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800246e:	00d1      	lsls	r1, r2, #3
 8002470:	f100 8137 	bmi.w	80026e2 <HAL_RCC_OscConfig+0x386>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002474:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002476:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800247a:	659a      	str	r2, [r3, #88]	; 0x58
 800247c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800247e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002482:	9301      	str	r3, [sp, #4]
 8002484:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002486:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002488:	4f42      	ldr	r7, [pc, #264]	; (8002594 <HAL_RCC_OscConfig+0x238>)
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	05da      	lsls	r2, r3, #23
 800248e:	f140 8172 	bpl.w	8002776 <HAL_RCC_OscConfig+0x41a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002492:	68a3      	ldr	r3, [r4, #8]
 8002494:	2b01      	cmp	r3, #1
 8002496:	f000 8138 	beq.w	800270a <HAL_RCC_OscConfig+0x3ae>
 800249a:	2b05      	cmp	r3, #5
 800249c:	f000 81f9 	beq.w	8002892 <HAL_RCC_OscConfig+0x536>
 80024a0:	4f3b      	ldr	r7, [pc, #236]	; (8002590 <HAL_RCC_OscConfig+0x234>)
 80024a2:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 80024a6:	f022 0201 	bic.w	r2, r2, #1
 80024aa:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 80024ae:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 80024b2:	f022 0204 	bic.w	r2, r2, #4
 80024b6:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	f040 812c 	bne.w	8002718 <HAL_RCC_OscConfig+0x3bc>
      tickstart = HAL_GetTick();
 80024c0:	f7ff fcd8 	bl	8001e74 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024c4:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80024c8:	4680      	mov	r8, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80024ca:	e006      	b.n	80024da <HAL_RCC_OscConfig+0x17e>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024cc:	f7ff fcd2 	bl	8001e74 <HAL_GetTick>
 80024d0:	eba0 0008 	sub.w	r0, r0, r8
 80024d4:	4548      	cmp	r0, r9
 80024d6:	f200 80eb 	bhi.w	80026b0 <HAL_RCC_OscConfig+0x354>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80024da:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80024de:	0799      	lsls	r1, r3, #30
 80024e0:	d4f4      	bmi.n	80024cc <HAL_RCC_OscConfig+0x170>
    if(pwrclkchanged == SET)
 80024e2:	2e00      	cmp	r6, #0
 80024e4:	f040 815e 	bne.w	80027a4 <HAL_RCC_OscConfig+0x448>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80024e8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80024ea:	b31b      	cbz	r3, 8002534 <HAL_RCC_OscConfig+0x1d8>
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80024ec:	2b02      	cmp	r3, #2
 80024ee:	f000 8172 	beq.w	80027d6 <HAL_RCC_OscConfig+0x47a>
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80024f2:	2d0c      	cmp	r5, #12
 80024f4:	f000 8095 	beq.w	8002622 <HAL_RCC_OscConfig+0x2c6>
        __HAL_RCC_PLL_DISABLE();
 80024f8:	4b25      	ldr	r3, [pc, #148]	; (8002590 <HAL_RCC_OscConfig+0x234>)
 80024fa:	681a      	ldr	r2, [r3, #0]
 80024fc:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8002500:	601a      	str	r2, [r3, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8002502:	681a      	ldr	r2, [r3, #0]
 8002504:	f012 5f20 	tst.w	r2, #671088640	; 0x28000000
 8002508:	f000 8147 	beq.w	800279a <HAL_RCC_OscConfig+0x43e>
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800250c:	4c20      	ldr	r4, [pc, #128]	; (8002590 <HAL_RCC_OscConfig+0x234>)
 800250e:	68e3      	ldr	r3, [r4, #12]
 8002510:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002514:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002518:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 800251a:	f7ff fcab 	bl	8001e74 <HAL_GetTick>
 800251e:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002520:	e005      	b.n	800252e <HAL_RCC_OscConfig+0x1d2>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002522:	f7ff fca7 	bl	8001e74 <HAL_GetTick>
 8002526:	1b40      	subs	r0, r0, r5
 8002528:	2802      	cmp	r0, #2
 800252a:	f200 80c1 	bhi.w	80026b0 <HAL_RCC_OscConfig+0x354>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800252e:	6823      	ldr	r3, [r4, #0]
 8002530:	019b      	lsls	r3, r3, #6
 8002532:	d4f6      	bmi.n	8002522 <HAL_RCC_OscConfig+0x1c6>
  return HAL_OK;
 8002534:	2000      	movs	r0, #0
}
 8002536:	b003      	add	sp, #12
 8002538:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800253c:	2d08      	cmp	r5, #8
 800253e:	d076      	beq.n	800262e <HAL_RCC_OscConfig+0x2d2>
 8002540:	2d0c      	cmp	r5, #12
 8002542:	d072      	beq.n	800262a <HAL_RCC_OscConfig+0x2ce>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002544:	6863      	ldr	r3, [r4, #4]
 8002546:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800254a:	f000 80b5 	beq.w	80026b8 <HAL_RCC_OscConfig+0x35c>
 800254e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002552:	f000 8133 	beq.w	80027bc <HAL_RCC_OscConfig+0x460>
 8002556:	4f0e      	ldr	r7, [pc, #56]	; (8002590 <HAL_RCC_OscConfig+0x234>)
 8002558:	683a      	ldr	r2, [r7, #0]
 800255a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800255e:	603a      	str	r2, [r7, #0]
 8002560:	683a      	ldr	r2, [r7, #0]
 8002562:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002566:	603a      	str	r2, [r7, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002568:	2b00      	cmp	r3, #0
 800256a:	f040 80aa 	bne.w	80026c2 <HAL_RCC_OscConfig+0x366>
        tickstart = HAL_GetTick();
 800256e:	f7ff fc81 	bl	8001e74 <HAL_GetTick>
 8002572:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002574:	e006      	b.n	8002584 <HAL_RCC_OscConfig+0x228>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002576:	f7ff fc7d 	bl	8001e74 <HAL_GetTick>
 800257a:	eba0 0008 	sub.w	r0, r0, r8
 800257e:	2864      	cmp	r0, #100	; 0x64
 8002580:	f200 8096 	bhi.w	80026b0 <HAL_RCC_OscConfig+0x354>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	0398      	lsls	r0, r3, #14
 8002588:	d4f5      	bmi.n	8002576 <HAL_RCC_OscConfig+0x21a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800258a:	6823      	ldr	r3, [r4, #0]
 800258c:	e729      	b.n	80023e2 <HAL_RCC_OscConfig+0x86>
 800258e:	bf00      	nop
 8002590:	40021000 	.word	0x40021000
 8002594:	40007000 	.word	0x40007000
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002598:	2e01      	cmp	r6, #1
 800259a:	f47f aef6 	bne.w	800238a <HAL_RCC_OscConfig+0x2e>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800259e:	4b9b      	ldr	r3, [pc, #620]	; (800280c <HAL_RCC_OscConfig+0x4b0>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	0799      	lsls	r1, r3, #30
 80025a4:	d43a      	bmi.n	800261c <HAL_RCC_OscConfig+0x2c0>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80025a6:	4b99      	ldr	r3, [pc, #612]	; (800280c <HAL_RCC_OscConfig+0x4b0>)
 80025a8:	6a20      	ldr	r0, [r4, #32]
 80025aa:	681a      	ldr	r2, [r3, #0]
 80025ac:	0712      	lsls	r2, r2, #28
 80025ae:	bf56      	itet	pl
 80025b0:	f8d3 3094 	ldrpl.w	r3, [r3, #148]	; 0x94
 80025b4:	681b      	ldrmi	r3, [r3, #0]
 80025b6:	091b      	lsrpl	r3, r3, #4
 80025b8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80025bc:	4298      	cmp	r0, r3
 80025be:	f200 80c0 	bhi.w	8002742 <HAL_RCC_OscConfig+0x3e6>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80025c2:	4b92      	ldr	r3, [pc, #584]	; (800280c <HAL_RCC_OscConfig+0x4b0>)
 80025c4:	681a      	ldr	r2, [r3, #0]
 80025c6:	f042 0208 	orr.w	r2, r2, #8
 80025ca:	601a      	str	r2, [r3, #0]
 80025cc:	681a      	ldr	r2, [r3, #0]
 80025ce:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80025d2:	4302      	orrs	r2, r0
 80025d4:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80025d6:	685a      	ldr	r2, [r3, #4]
 80025d8:	69e1      	ldr	r1, [r4, #28]
 80025da:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 80025de:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80025e2:	605a      	str	r2, [r3, #4]
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80025e4:	2d00      	cmp	r5, #0
 80025e6:	f000 80e3 	beq.w	80027b0 <HAL_RCC_OscConfig+0x454>
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80025ea:	f7ff fe5d 	bl	80022a8 <HAL_RCC_GetSysClockFreq>
 80025ee:	4b87      	ldr	r3, [pc, #540]	; (800280c <HAL_RCC_OscConfig+0x4b0>)
 80025f0:	4a87      	ldr	r2, [pc, #540]	; (8002810 <HAL_RCC_OscConfig+0x4b4>)
 80025f2:	689b      	ldr	r3, [r3, #8]
 80025f4:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80025f8:	5cd3      	ldrb	r3, [r2, r3]
        status = HAL_InitTick(uwTickPrio);
 80025fa:	4a86      	ldr	r2, [pc, #536]	; (8002814 <HAL_RCC_OscConfig+0x4b8>)
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80025fc:	f003 031f 	and.w	r3, r3, #31
 8002600:	fa20 f303 	lsr.w	r3, r0, r3
        status = HAL_InitTick(uwTickPrio);
 8002604:	6810      	ldr	r0, [r2, #0]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002606:	4a84      	ldr	r2, [pc, #528]	; (8002818 <HAL_RCC_OscConfig+0x4bc>)
 8002608:	6013      	str	r3, [r2, #0]
        status = HAL_InitTick(uwTickPrio);
 800260a:	f7ff fbf1 	bl	8001df0 <HAL_InitTick>
        if(status != HAL_OK)
 800260e:	2800      	cmp	r0, #0
 8002610:	d191      	bne.n	8002536 <HAL_RCC_OscConfig+0x1da>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002612:	6823      	ldr	r3, [r4, #0]
 8002614:	07d9      	lsls	r1, r3, #31
 8002616:	f57f aee4 	bpl.w	80023e2 <HAL_RCC_OscConfig+0x86>
 800261a:	e78f      	b.n	800253c <HAL_RCC_OscConfig+0x1e0>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800261c:	69a3      	ldr	r3, [r4, #24]
 800261e:	2b00      	cmp	r3, #0
 8002620:	d1c1      	bne.n	80025a6 <HAL_RCC_OscConfig+0x24a>
    return HAL_ERROR;
 8002622:	2001      	movs	r0, #1
}
 8002624:	b003      	add	sp, #12
 8002626:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800262a:	2e03      	cmp	r6, #3
 800262c:	d18a      	bne.n	8002544 <HAL_RCC_OscConfig+0x1e8>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800262e:	4a77      	ldr	r2, [pc, #476]	; (800280c <HAL_RCC_OscConfig+0x4b0>)
 8002630:	6812      	ldr	r2, [r2, #0]
 8002632:	0392      	lsls	r2, r2, #14
 8002634:	f57f aed5 	bpl.w	80023e2 <HAL_RCC_OscConfig+0x86>
 8002638:	6862      	ldr	r2, [r4, #4]
 800263a:	2a00      	cmp	r2, #0
 800263c:	f47f aed1 	bne.w	80023e2 <HAL_RCC_OscConfig+0x86>
 8002640:	e7ef      	b.n	8002622 <HAL_RCC_OscConfig+0x2c6>
      __HAL_RCC_LSI_DISABLE();
 8002642:	f8d6 3094 	ldr.w	r3, [r6, #148]	; 0x94
 8002646:	f023 0301 	bic.w	r3, r3, #1
 800264a:	f8c6 3094 	str.w	r3, [r6, #148]	; 0x94
      tickstart = HAL_GetTick();
 800264e:	f7ff fc11 	bl	8001e74 <HAL_GetTick>
 8002652:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002654:	e004      	b.n	8002660 <HAL_RCC_OscConfig+0x304>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002656:	f7ff fc0d 	bl	8001e74 <HAL_GetTick>
 800265a:	1bc0      	subs	r0, r0, r7
 800265c:	2802      	cmp	r0, #2
 800265e:	d827      	bhi.n	80026b0 <HAL_RCC_OscConfig+0x354>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002660:	f8d6 3094 	ldr.w	r3, [r6, #148]	; 0x94
 8002664:	079b      	lsls	r3, r3, #30
 8002666:	d4f6      	bmi.n	8002656 <HAL_RCC_OscConfig+0x2fa>
 8002668:	e6fc      	b.n	8002464 <HAL_RCC_OscConfig+0x108>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800266a:	2e02      	cmp	r6, #2
 800266c:	f47f aec1 	bne.w	80023f2 <HAL_RCC_OscConfig+0x96>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002670:	4a66      	ldr	r2, [pc, #408]	; (800280c <HAL_RCC_OscConfig+0x4b0>)
 8002672:	6812      	ldr	r2, [r2, #0]
 8002674:	0552      	lsls	r2, r2, #21
 8002676:	d502      	bpl.n	800267e <HAL_RCC_OscConfig+0x322>
 8002678:	68e2      	ldr	r2, [r4, #12]
 800267a:	2a00      	cmp	r2, #0
 800267c:	d0d1      	beq.n	8002622 <HAL_RCC_OscConfig+0x2c6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800267e:	4963      	ldr	r1, [pc, #396]	; (800280c <HAL_RCC_OscConfig+0x4b0>)
 8002680:	6920      	ldr	r0, [r4, #16]
 8002682:	684a      	ldr	r2, [r1, #4]
 8002684:	f022 52f8 	bic.w	r2, r2, #520093696	; 0x1f000000
 8002688:	ea42 6200 	orr.w	r2, r2, r0, lsl #24
 800268c:	604a      	str	r2, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800268e:	e6ce      	b.n	800242e <HAL_RCC_OscConfig+0xd2>
        __HAL_RCC_MSI_DISABLE();
 8002690:	683b      	ldr	r3, [r7, #0]
 8002692:	f023 0301 	bic.w	r3, r3, #1
 8002696:	603b      	str	r3, [r7, #0]
        tickstart = HAL_GetTick();
 8002698:	f7ff fbec 	bl	8001e74 <HAL_GetTick>
 800269c:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	0798      	lsls	r0, r3, #30
 80026a2:	d5b6      	bpl.n	8002612 <HAL_RCC_OscConfig+0x2b6>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80026a4:	f7ff fbe6 	bl	8001e74 <HAL_GetTick>
 80026a8:	eba0 0008 	sub.w	r0, r0, r8
 80026ac:	2802      	cmp	r0, #2
 80026ae:	d9f6      	bls.n	800269e <HAL_RCC_OscConfig+0x342>
            return HAL_TIMEOUT;
 80026b0:	2003      	movs	r0, #3
}
 80026b2:	b003      	add	sp, #12
 80026b4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80026b8:	4a54      	ldr	r2, [pc, #336]	; (800280c <HAL_RCC_OscConfig+0x4b0>)
 80026ba:	6813      	ldr	r3, [r2, #0]
 80026bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80026c0:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80026c2:	f7ff fbd7 	bl	8001e74 <HAL_GetTick>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80026c6:	f8df 8144 	ldr.w	r8, [pc, #324]	; 800280c <HAL_RCC_OscConfig+0x4b0>
        tickstart = HAL_GetTick();
 80026ca:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80026cc:	e004      	b.n	80026d8 <HAL_RCC_OscConfig+0x37c>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026ce:	f7ff fbd1 	bl	8001e74 <HAL_GetTick>
 80026d2:	1bc0      	subs	r0, r0, r7
 80026d4:	2864      	cmp	r0, #100	; 0x64
 80026d6:	d8eb      	bhi.n	80026b0 <HAL_RCC_OscConfig+0x354>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80026d8:	f8d8 3000 	ldr.w	r3, [r8]
 80026dc:	039b      	lsls	r3, r3, #14
 80026de:	d5f6      	bpl.n	80026ce <HAL_RCC_OscConfig+0x372>
 80026e0:	e753      	b.n	800258a <HAL_RCC_OscConfig+0x22e>
    FlagStatus       pwrclkchanged = RESET;
 80026e2:	2600      	movs	r6, #0
 80026e4:	e6d0      	b.n	8002488 <HAL_RCC_OscConfig+0x12c>
        __HAL_RCC_HSI_DISABLE();
 80026e6:	6833      	ldr	r3, [r6, #0]
 80026e8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80026ec:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 80026ee:	f7ff fbc1 	bl	8001e74 <HAL_GetTick>
 80026f2:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80026f4:	e004      	b.n	8002700 <HAL_RCC_OscConfig+0x3a4>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026f6:	f7ff fbbd 	bl	8001e74 <HAL_GetTick>
 80026fa:	1bc0      	subs	r0, r0, r7
 80026fc:	2802      	cmp	r0, #2
 80026fe:	d8d7      	bhi.n	80026b0 <HAL_RCC_OscConfig+0x354>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002700:	6833      	ldr	r3, [r6, #0]
 8002702:	0558      	lsls	r0, r3, #21
 8002704:	d4f7      	bmi.n	80026f6 <HAL_RCC_OscConfig+0x39a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002706:	6823      	ldr	r3, [r4, #0]
 8002708:	e691      	b.n	800242e <HAL_RCC_OscConfig+0xd2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800270a:	4a40      	ldr	r2, [pc, #256]	; (800280c <HAL_RCC_OscConfig+0x4b0>)
 800270c:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002710:	f043 0301 	orr.w	r3, r3, #1
 8002714:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      tickstart = HAL_GetTick();
 8002718:	f7ff fbac 	bl	8001e74 <HAL_GetTick>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800271c:	f8df 80ec 	ldr.w	r8, [pc, #236]	; 800280c <HAL_RCC_OscConfig+0x4b0>
      tickstart = HAL_GetTick();
 8002720:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002722:	f241 3988 	movw	r9, #5000	; 0x1388
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002726:	e004      	b.n	8002732 <HAL_RCC_OscConfig+0x3d6>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002728:	f7ff fba4 	bl	8001e74 <HAL_GetTick>
 800272c:	1bc0      	subs	r0, r0, r7
 800272e:	4548      	cmp	r0, r9
 8002730:	d8be      	bhi.n	80026b0 <HAL_RCC_OscConfig+0x354>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002732:	f8d8 3090 	ldr.w	r3, [r8, #144]	; 0x90
 8002736:	0798      	lsls	r0, r3, #30
 8002738:	d5f6      	bpl.n	8002728 <HAL_RCC_OscConfig+0x3cc>
    if(pwrclkchanged == SET)
 800273a:	2e00      	cmp	r6, #0
 800273c:	f43f aed4 	beq.w	80024e8 <HAL_RCC_OscConfig+0x18c>
 8002740:	e030      	b.n	80027a4 <HAL_RCC_OscConfig+0x448>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002742:	f7ff fd6b 	bl	800221c <RCC_SetFlashLatencyFromMSIRange>
 8002746:	2800      	cmp	r0, #0
 8002748:	f47f af6b 	bne.w	8002622 <HAL_RCC_OscConfig+0x2c6>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800274c:	4b2f      	ldr	r3, [pc, #188]	; (800280c <HAL_RCC_OscConfig+0x4b0>)
 800274e:	681a      	ldr	r2, [r3, #0]
 8002750:	f042 0208 	orr.w	r2, r2, #8
 8002754:	601a      	str	r2, [r3, #0]
 8002756:	681a      	ldr	r2, [r3, #0]
 8002758:	6a21      	ldr	r1, [r4, #32]
 800275a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800275e:	430a      	orrs	r2, r1
 8002760:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002762:	685a      	ldr	r2, [r3, #4]
 8002764:	69e1      	ldr	r1, [r4, #28]
 8002766:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 800276a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800276e:	605a      	str	r2, [r3, #4]
 8002770:	e73b      	b.n	80025ea <HAL_RCC_OscConfig+0x28e>
    return HAL_ERROR;
 8002772:	2001      	movs	r0, #1
}
 8002774:	4770      	bx	lr
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800277c:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 800277e:	f7ff fb79 	bl	8001e74 <HAL_GetTick>
 8002782:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	05db      	lsls	r3, r3, #23
 8002788:	f53f ae83 	bmi.w	8002492 <HAL_RCC_OscConfig+0x136>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800278c:	f7ff fb72 	bl	8001e74 <HAL_GetTick>
 8002790:	eba0 0008 	sub.w	r0, r0, r8
 8002794:	2802      	cmp	r0, #2
 8002796:	d9f5      	bls.n	8002784 <HAL_RCC_OscConfig+0x428>
 8002798:	e78a      	b.n	80026b0 <HAL_RCC_OscConfig+0x354>
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800279a:	68da      	ldr	r2, [r3, #12]
 800279c:	f022 0203 	bic.w	r2, r2, #3
 80027a0:	60da      	str	r2, [r3, #12]
 80027a2:	e6b3      	b.n	800250c <HAL_RCC_OscConfig+0x1b0>
      __HAL_RCC_PWR_CLK_DISABLE();
 80027a4:	4a19      	ldr	r2, [pc, #100]	; (800280c <HAL_RCC_OscConfig+0x4b0>)
 80027a6:	6d93      	ldr	r3, [r2, #88]	; 0x58
 80027a8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80027ac:	6593      	str	r3, [r2, #88]	; 0x58
 80027ae:	e69b      	b.n	80024e8 <HAL_RCC_OscConfig+0x18c>
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80027b0:	f7ff fd34 	bl	800221c <RCC_SetFlashLatencyFromMSIRange>
 80027b4:	2800      	cmp	r0, #0
 80027b6:	f43f af18 	beq.w	80025ea <HAL_RCC_OscConfig+0x28e>
 80027ba:	e732      	b.n	8002622 <HAL_RCC_OscConfig+0x2c6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027bc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80027c0:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 80027c4:	681a      	ldr	r2, [r3, #0]
 80027c6:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80027ca:	601a      	str	r2, [r3, #0]
 80027cc:	681a      	ldr	r2, [r3, #0]
 80027ce:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80027d2:	601a      	str	r2, [r3, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80027d4:	e775      	b.n	80026c2 <HAL_RCC_OscConfig+0x366>
      pll_config = RCC->PLLCFGR;
 80027d6:	4e0d      	ldr	r6, [pc, #52]	; (800280c <HAL_RCC_OscConfig+0x4b0>)
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80027d8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
      pll_config = RCC->PLLCFGR;
 80027da:	68f3      	ldr	r3, [r6, #12]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80027dc:	f003 0103 	and.w	r1, r3, #3
 80027e0:	4291      	cmp	r1, r2
 80027e2:	d064      	beq.n	80028ae <HAL_RCC_OscConfig+0x552>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80027e4:	2d0c      	cmp	r5, #12
 80027e6:	f43f af1c 	beq.w	8002622 <HAL_RCC_OscConfig+0x2c6>
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80027ea:	4d08      	ldr	r5, [pc, #32]	; (800280c <HAL_RCC_OscConfig+0x4b0>)
 80027ec:	682b      	ldr	r3, [r5, #0]
 80027ee:	015a      	lsls	r2, r3, #5
 80027f0:	f53f af17 	bmi.w	8002622 <HAL_RCC_OscConfig+0x2c6>
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80027f4:	682b      	ldr	r3, [r5, #0]
 80027f6:	00db      	lsls	r3, r3, #3
 80027f8:	f53f af13 	bmi.w	8002622 <HAL_RCC_OscConfig+0x2c6>
            __HAL_RCC_PLL_DISABLE();
 80027fc:	682b      	ldr	r3, [r5, #0]
 80027fe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002802:	602b      	str	r3, [r5, #0]
            tickstart = HAL_GetTick();
 8002804:	f7ff fb36 	bl	8001e74 <HAL_GetTick>
 8002808:	4606      	mov	r6, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800280a:	e00d      	b.n	8002828 <HAL_RCC_OscConfig+0x4cc>
 800280c:	40021000 	.word	0x40021000
 8002810:	08014aa4 	.word	0x08014aa4
 8002814:	20006e7c 	.word	0x20006e7c
 8002818:	20006e74 	.word	0x20006e74
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800281c:	f7ff fb2a 	bl	8001e74 <HAL_GetTick>
 8002820:	1b80      	subs	r0, r0, r6
 8002822:	2802      	cmp	r0, #2
 8002824:	f63f af44 	bhi.w	80026b0 <HAL_RCC_OscConfig+0x354>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002828:	682b      	ldr	r3, [r5, #0]
 800282a:	019f      	lsls	r7, r3, #6
 800282c:	d4f6      	bmi.n	800281c <HAL_RCC_OscConfig+0x4c0>
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800282e:	68e9      	ldr	r1, [r5, #12]
 8002830:	4b3f      	ldr	r3, [pc, #252]	; (8002930 <HAL_RCC_OscConfig+0x5d4>)
 8002832:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002834:	4e3f      	ldr	r6, [pc, #252]	; (8002934 <HAL_RCC_OscConfig+0x5d8>)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002836:	400b      	ands	r3, r1
 8002838:	4313      	orrs	r3, r2
 800283a:	e9d4 210c 	ldrd	r2, r1, [r4, #48]	; 0x30
 800283e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002842:	e9d4 010e 	ldrd	r0, r1, [r4, #56]	; 0x38
 8002846:	3a01      	subs	r2, #1
 8002848:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 800284c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800284e:	0900      	lsrs	r0, r0, #4
 8002850:	0849      	lsrs	r1, r1, #1
 8002852:	ea43 4340 	orr.w	r3, r3, r0, lsl #17
 8002856:	3901      	subs	r1, #1
 8002858:	0852      	lsrs	r2, r2, #1
 800285a:	ea43 5341 	orr.w	r3, r3, r1, lsl #21
 800285e:	3a01      	subs	r2, #1
 8002860:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8002864:	60eb      	str	r3, [r5, #12]
            __HAL_RCC_PLL_ENABLE();
 8002866:	682b      	ldr	r3, [r5, #0]
 8002868:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800286c:	602b      	str	r3, [r5, #0]
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800286e:	68eb      	ldr	r3, [r5, #12]
 8002870:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002874:	60eb      	str	r3, [r5, #12]
            tickstart = HAL_GetTick();
 8002876:	f7ff fafd 	bl	8001e74 <HAL_GetTick>
 800287a:	4604      	mov	r4, r0
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800287c:	e005      	b.n	800288a <HAL_RCC_OscConfig+0x52e>
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800287e:	f7ff faf9 	bl	8001e74 <HAL_GetTick>
 8002882:	1b00      	subs	r0, r0, r4
 8002884:	2802      	cmp	r0, #2
 8002886:	f63f af13 	bhi.w	80026b0 <HAL_RCC_OscConfig+0x354>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800288a:	6833      	ldr	r3, [r6, #0]
 800288c:	0198      	lsls	r0, r3, #6
 800288e:	d5f6      	bpl.n	800287e <HAL_RCC_OscConfig+0x522>
 8002890:	e650      	b.n	8002534 <HAL_RCC_OscConfig+0x1d8>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002892:	4b28      	ldr	r3, [pc, #160]	; (8002934 <HAL_RCC_OscConfig+0x5d8>)
 8002894:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002898:	f042 0204 	orr.w	r2, r2, #4
 800289c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 80028a0:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80028a4:	f042 0201 	orr.w	r2, r2, #1
 80028a8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80028ac:	e734      	b.n	8002718 <HAL_RCC_OscConfig+0x3bc>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80028ae:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80028b0:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80028b4:	3901      	subs	r1, #1
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80028b6:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 80028ba:	d193      	bne.n	80027e4 <HAL_RCC_OscConfig+0x488>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80028bc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80028be:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80028c2:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 80028c6:	d18d      	bne.n	80027e4 <HAL_RCC_OscConfig+0x488>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80028c8:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80028ca:	3a07      	subs	r2, #7
 80028cc:	f403 3100 	and.w	r1, r3, #131072	; 0x20000
 80028d0:	bf18      	it	ne
 80028d2:	2201      	movne	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80028d4:	4291      	cmp	r1, r2
 80028d6:	d185      	bne.n	80027e4 <HAL_RCC_OscConfig+0x488>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80028d8:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80028da:	0852      	lsrs	r2, r2, #1
 80028dc:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 80028e0:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80028e2:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 80028e6:	f47f af7d 	bne.w	80027e4 <HAL_RCC_OscConfig+0x488>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80028ea:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80028ec:	0852      	lsrs	r2, r2, #1
 80028ee:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 80028f2:	3a01      	subs	r2, #1
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80028f4:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 80028f8:	f47f af74 	bne.w	80027e4 <HAL_RCC_OscConfig+0x488>
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80028fc:	6833      	ldr	r3, [r6, #0]
 80028fe:	0199      	lsls	r1, r3, #6
 8002900:	f53f ae18 	bmi.w	8002534 <HAL_RCC_OscConfig+0x1d8>
          __HAL_RCC_PLL_ENABLE();
 8002904:	6833      	ldr	r3, [r6, #0]
 8002906:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800290a:	6033      	str	r3, [r6, #0]
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800290c:	68f3      	ldr	r3, [r6, #12]
 800290e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002912:	60f3      	str	r3, [r6, #12]
          tickstart = HAL_GetTick();
 8002914:	f7ff faae 	bl	8001e74 <HAL_GetTick>
 8002918:	4604      	mov	r4, r0
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800291a:	e005      	b.n	8002928 <HAL_RCC_OscConfig+0x5cc>
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800291c:	f7ff faaa 	bl	8001e74 <HAL_GetTick>
 8002920:	1b00      	subs	r0, r0, r4
 8002922:	2802      	cmp	r0, #2
 8002924:	f63f aec4 	bhi.w	80026b0 <HAL_RCC_OscConfig+0x354>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002928:	6833      	ldr	r3, [r6, #0]
 800292a:	019a      	lsls	r2, r3, #6
 800292c:	d5f6      	bpl.n	800291c <HAL_RCC_OscConfig+0x5c0>
 800292e:	e601      	b.n	8002534 <HAL_RCC_OscConfig+0x1d8>
 8002930:	f99d808c 	.word	0xf99d808c
 8002934:	40021000 	.word	0x40021000

08002938 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8002938:	2800      	cmp	r0, #0
 800293a:	f000 8081 	beq.w	8002a40 <HAL_RCC_ClockConfig+0x108>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800293e:	4a45      	ldr	r2, [pc, #276]	; (8002a54 <HAL_RCC_ClockConfig+0x11c>)
 8002940:	6813      	ldr	r3, [r2, #0]
 8002942:	f003 0307 	and.w	r3, r3, #7
 8002946:	428b      	cmp	r3, r1
{
 8002948:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800294c:	460d      	mov	r5, r1
 800294e:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002950:	d20c      	bcs.n	800296c <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002952:	6813      	ldr	r3, [r2, #0]
 8002954:	f023 0307 	bic.w	r3, r3, #7
 8002958:	430b      	orrs	r3, r1
 800295a:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800295c:	6813      	ldr	r3, [r2, #0]
 800295e:	f003 0307 	and.w	r3, r3, #7
 8002962:	428b      	cmp	r3, r1
 8002964:	d002      	beq.n	800296c <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 8002966:	2001      	movs	r0, #1
}
 8002968:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800296c:	6823      	ldr	r3, [r4, #0]
 800296e:	07da      	lsls	r2, r3, #31
 8002970:	d43f      	bmi.n	80029f2 <HAL_RCC_ClockConfig+0xba>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002972:	0799      	lsls	r1, r3, #30
 8002974:	d506      	bpl.n	8002984 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002976:	4938      	ldr	r1, [pc, #224]	; (8002a58 <HAL_RCC_ClockConfig+0x120>)
 8002978:	68a0      	ldr	r0, [r4, #8]
 800297a:	688a      	ldr	r2, [r1, #8]
 800297c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002980:	4302      	orrs	r2, r0
 8002982:	608a      	str	r2, [r1, #8]
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002984:	4933      	ldr	r1, [pc, #204]	; (8002a54 <HAL_RCC_ClockConfig+0x11c>)
 8002986:	680a      	ldr	r2, [r1, #0]
 8002988:	f002 0207 	and.w	r2, r2, #7
 800298c:	42aa      	cmp	r2, r5
 800298e:	d909      	bls.n	80029a4 <HAL_RCC_ClockConfig+0x6c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002990:	680a      	ldr	r2, [r1, #0]
 8002992:	f022 0207 	bic.w	r2, r2, #7
 8002996:	432a      	orrs	r2, r5
 8002998:	600a      	str	r2, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800299a:	680a      	ldr	r2, [r1, #0]
 800299c:	f002 0207 	and.w	r2, r2, #7
 80029a0:	42aa      	cmp	r2, r5
 80029a2:	d1e0      	bne.n	8002966 <HAL_RCC_ClockConfig+0x2e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029a4:	075a      	lsls	r2, r3, #29
 80029a6:	d506      	bpl.n	80029b6 <HAL_RCC_ClockConfig+0x7e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80029a8:	492b      	ldr	r1, [pc, #172]	; (8002a58 <HAL_RCC_ClockConfig+0x120>)
 80029aa:	68e0      	ldr	r0, [r4, #12]
 80029ac:	688a      	ldr	r2, [r1, #8]
 80029ae:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80029b2:	4302      	orrs	r2, r0
 80029b4:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029b6:	071b      	lsls	r3, r3, #28
 80029b8:	d507      	bpl.n	80029ca <HAL_RCC_ClockConfig+0x92>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80029ba:	4a27      	ldr	r2, [pc, #156]	; (8002a58 <HAL_RCC_ClockConfig+0x120>)
 80029bc:	6921      	ldr	r1, [r4, #16]
 80029be:	6893      	ldr	r3, [r2, #8]
 80029c0:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80029c4:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80029c8:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80029ca:	f7ff fc6d 	bl	80022a8 <HAL_RCC_GetSysClockFreq>
 80029ce:	4a22      	ldr	r2, [pc, #136]	; (8002a58 <HAL_RCC_ClockConfig+0x120>)
 80029d0:	4c22      	ldr	r4, [pc, #136]	; (8002a5c <HAL_RCC_ClockConfig+0x124>)
 80029d2:	6892      	ldr	r2, [r2, #8]
 80029d4:	4922      	ldr	r1, [pc, #136]	; (8002a60 <HAL_RCC_ClockConfig+0x128>)
 80029d6:	f3c2 1203 	ubfx	r2, r2, #4, #4
 80029da:	4603      	mov	r3, r0
 80029dc:	5ca2      	ldrb	r2, [r4, r2]
  status = HAL_InitTick(uwTickPrio);
 80029de:	4821      	ldr	r0, [pc, #132]	; (8002a64 <HAL_RCC_ClockConfig+0x12c>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80029e0:	f002 021f 	and.w	r2, r2, #31
 80029e4:	40d3      	lsrs	r3, r2
}
 80029e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  status = HAL_InitTick(uwTickPrio);
 80029ea:	6800      	ldr	r0, [r0, #0]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80029ec:	600b      	str	r3, [r1, #0]
  status = HAL_InitTick(uwTickPrio);
 80029ee:	f7ff b9ff 	b.w	8001df0 <HAL_InitTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80029f2:	6862      	ldr	r2, [r4, #4]
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029f4:	4b18      	ldr	r3, [pc, #96]	; (8002a58 <HAL_RCC_ClockConfig+0x120>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80029f6:	2a03      	cmp	r2, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029f8:	681b      	ldr	r3, [r3, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80029fa:	d023      	beq.n	8002a44 <HAL_RCC_ClockConfig+0x10c>
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029fc:	2a02      	cmp	r2, #2
 80029fe:	d01c      	beq.n	8002a3a <HAL_RCC_ClockConfig+0x102>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002a00:	bb2a      	cbnz	r2, 8002a4e <HAL_RCC_ClockConfig+0x116>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002a02:	079e      	lsls	r6, r3, #30
 8002a04:	d5af      	bpl.n	8002966 <HAL_RCC_ClockConfig+0x2e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002a06:	4e14      	ldr	r6, [pc, #80]	; (8002a58 <HAL_RCC_ClockConfig+0x120>)
 8002a08:	68b3      	ldr	r3, [r6, #8]
 8002a0a:	f023 0303 	bic.w	r3, r3, #3
 8002a0e:	4313      	orrs	r3, r2
 8002a10:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8002a12:	f7ff fa2f 	bl	8001e74 <HAL_GetTick>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a16:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8002a1a:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a1c:	e004      	b.n	8002a28 <HAL_RCC_ClockConfig+0xf0>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a1e:	f7ff fa29 	bl	8001e74 <HAL_GetTick>
 8002a22:	1bc0      	subs	r0, r0, r7
 8002a24:	4540      	cmp	r0, r8
 8002a26:	d810      	bhi.n	8002a4a <HAL_RCC_ClockConfig+0x112>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a28:	68b3      	ldr	r3, [r6, #8]
 8002a2a:	6862      	ldr	r2, [r4, #4]
 8002a2c:	f003 030c 	and.w	r3, r3, #12
 8002a30:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002a34:	d1f3      	bne.n	8002a1e <HAL_RCC_ClockConfig+0xe6>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a36:	6823      	ldr	r3, [r4, #0]
 8002a38:	e79b      	b.n	8002972 <HAL_RCC_ClockConfig+0x3a>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002a3a:	039f      	lsls	r7, r3, #14
 8002a3c:	d4e3      	bmi.n	8002a06 <HAL_RCC_ClockConfig+0xce>
 8002a3e:	e792      	b.n	8002966 <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8002a40:	2001      	movs	r0, #1
}
 8002a42:	4770      	bx	lr
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a44:	019b      	lsls	r3, r3, #6
 8002a46:	d4de      	bmi.n	8002a06 <HAL_RCC_ClockConfig+0xce>
 8002a48:	e78d      	b.n	8002966 <HAL_RCC_ClockConfig+0x2e>
        return HAL_TIMEOUT;
 8002a4a:	2003      	movs	r0, #3
 8002a4c:	e78c      	b.n	8002968 <HAL_RCC_ClockConfig+0x30>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a4e:	0558      	lsls	r0, r3, #21
 8002a50:	d589      	bpl.n	8002966 <HAL_RCC_ClockConfig+0x2e>
 8002a52:	e7d8      	b.n	8002a06 <HAL_RCC_ClockConfig+0xce>
 8002a54:	40022000 	.word	0x40022000
 8002a58:	40021000 	.word	0x40021000
 8002a5c:	08014aa4 	.word	0x08014aa4
 8002a60:	20006e74 	.word	0x20006e74
 8002a64:	20006e7c 	.word	0x20006e7c

08002a68 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002a68:	4b05      	ldr	r3, [pc, #20]	; (8002a80 <HAL_RCC_GetPCLK1Freq+0x18>)
 8002a6a:	4a06      	ldr	r2, [pc, #24]	; (8002a84 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002a6c:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8002a6e:	4906      	ldr	r1, [pc, #24]	; (8002a88 <HAL_RCC_GetPCLK1Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002a70:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8002a74:	6808      	ldr	r0, [r1, #0]
 8002a76:	5cd3      	ldrb	r3, [r2, r3]
 8002a78:	f003 031f 	and.w	r3, r3, #31
}
 8002a7c:	40d8      	lsrs	r0, r3
 8002a7e:	4770      	bx	lr
 8002a80:	40021000 	.word	0x40021000
 8002a84:	08014ab4 	.word	0x08014ab4
 8002a88:	20006e74 	.word	0x20006e74

08002a8c <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002a8c:	4b05      	ldr	r3, [pc, #20]	; (8002aa4 <HAL_RCC_GetPCLK2Freq+0x18>)
 8002a8e:	4a06      	ldr	r2, [pc, #24]	; (8002aa8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002a90:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8002a92:	4906      	ldr	r1, [pc, #24]	; (8002aac <HAL_RCC_GetPCLK2Freq+0x20>)
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002a94:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8002a98:	6808      	ldr	r0, [r1, #0]
 8002a9a:	5cd3      	ldrb	r3, [r2, r3]
 8002a9c:	f003 031f 	and.w	r3, r3, #31
}
 8002aa0:	40d8      	lsrs	r0, r3
 8002aa2:	4770      	bx	lr
 8002aa4:	40021000 	.word	0x40021000
 8002aa8:	08014ab4 	.word	0x08014ab4
 8002aac:	20006e74 	.word	0x20006e74

08002ab0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002ab0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002ab2:	4b47      	ldr	r3, [pc, #284]	; (8002bd0 <RCCEx_PLLSAI1_Config+0x120>)
 8002ab4:	68da      	ldr	r2, [r3, #12]
 8002ab6:	0792      	lsls	r2, r2, #30
{
 8002ab8:	4604      	mov	r4, r0
 8002aba:	460f      	mov	r7, r1
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002abc:	d007      	beq.n	8002ace <RCCEx_PLLSAI1_Config+0x1e>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002abe:	68da      	ldr	r2, [r3, #12]
 8002ac0:	6801      	ldr	r1, [r0, #0]
 8002ac2:	f002 0203 	and.w	r2, r2, #3
 8002ac6:	428a      	cmp	r2, r1
 8002ac8:	d04c      	beq.n	8002b64 <RCCEx_PLLSAI1_Config+0xb4>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8002aca:	2001      	movs	r0, #1
      }
    }
  }

  return status;
}
 8002acc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch(PllSai1->PLLSAI1Source)
 8002ace:	6800      	ldr	r0, [r0, #0]
 8002ad0:	2802      	cmp	r0, #2
 8002ad2:	d058      	beq.n	8002b86 <RCCEx_PLLSAI1_Config+0xd6>
 8002ad4:	2803      	cmp	r0, #3
 8002ad6:	d04f      	beq.n	8002b78 <RCCEx_PLLSAI1_Config+0xc8>
 8002ad8:	2801      	cmp	r0, #1
 8002ada:	d1f6      	bne.n	8002aca <RCCEx_PLLSAI1_Config+0x1a>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	079b      	lsls	r3, r3, #30
 8002ae0:	d5f4      	bpl.n	8002acc <RCCEx_PLLSAI1_Config+0x1c>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002ae2:	493b      	ldr	r1, [pc, #236]	; (8002bd0 <RCCEx_PLLSAI1_Config+0x120>)
 8002ae4:	6862      	ldr	r2, [r4, #4]
 8002ae6:	68cb      	ldr	r3, [r1, #12]
 8002ae8:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 8002aec:	4303      	orrs	r3, r0
 8002aee:	3a01      	subs	r2, #1
 8002af0:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8002af4:	60cb      	str	r3, [r1, #12]
    __HAL_RCC_PLLSAI1_DISABLE();
 8002af6:	4d36      	ldr	r5, [pc, #216]	; (8002bd0 <RCCEx_PLLSAI1_Config+0x120>)
 8002af8:	682b      	ldr	r3, [r5, #0]
 8002afa:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002afe:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8002b00:	f7ff f9b8 	bl	8001e74 <HAL_GetTick>
 8002b04:	4606      	mov	r6, r0
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002b06:	e004      	b.n	8002b12 <RCCEx_PLLSAI1_Config+0x62>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002b08:	f7ff f9b4 	bl	8001e74 <HAL_GetTick>
 8002b0c:	1b83      	subs	r3, r0, r6
 8002b0e:	2b02      	cmp	r3, #2
 8002b10:	d83d      	bhi.n	8002b8e <RCCEx_PLLSAI1_Config+0xde>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002b12:	682b      	ldr	r3, [r5, #0]
 8002b14:	011a      	lsls	r2, r3, #4
 8002b16:	d4f7      	bmi.n	8002b08 <RCCEx_PLLSAI1_Config+0x58>
      if(Divider == DIVIDER_P_UPDATE)
 8002b18:	2f00      	cmp	r7, #0
 8002b1a:	d13a      	bne.n	8002b92 <RCCEx_PLLSAI1_Config+0xe2>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002b1c:	692b      	ldr	r3, [r5, #16]
 8002b1e:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8002b22:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002b26:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b2a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002b2e:	0912      	lsrs	r2, r2, #4
 8002b30:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 8002b34:	612b      	str	r3, [r5, #16]
      __HAL_RCC_PLLSAI1_ENABLE();
 8002b36:	4d26      	ldr	r5, [pc, #152]	; (8002bd0 <RCCEx_PLLSAI1_Config+0x120>)
 8002b38:	682b      	ldr	r3, [r5, #0]
 8002b3a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002b3e:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8002b40:	f7ff f998 	bl	8001e74 <HAL_GetTick>
 8002b44:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002b46:	e004      	b.n	8002b52 <RCCEx_PLLSAI1_Config+0xa2>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002b48:	f7ff f994 	bl	8001e74 <HAL_GetTick>
 8002b4c:	1b83      	subs	r3, r0, r6
 8002b4e:	2b02      	cmp	r3, #2
 8002b50:	d81d      	bhi.n	8002b8e <RCCEx_PLLSAI1_Config+0xde>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002b52:	682b      	ldr	r3, [r5, #0]
 8002b54:	011b      	lsls	r3, r3, #4
 8002b56:	d5f7      	bpl.n	8002b48 <RCCEx_PLLSAI1_Config+0x98>
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002b58:	692b      	ldr	r3, [r5, #16]
 8002b5a:	69a2      	ldr	r2, [r4, #24]
 8002b5c:	4313      	orrs	r3, r2
 8002b5e:	2000      	movs	r0, #0
 8002b60:	612b      	str	r3, [r5, #16]
}
 8002b62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
       ||
 8002b64:	2a00      	cmp	r2, #0
 8002b66:	d0b0      	beq.n	8002aca <RCCEx_PLLSAI1_Config+0x1a>
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002b68:	68db      	ldr	r3, [r3, #12]
       ||
 8002b6a:	6842      	ldr	r2, [r0, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002b6c:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8002b70:	3301      	adds	r3, #1
       ||
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d1a9      	bne.n	8002aca <RCCEx_PLLSAI1_Config+0x1a>
 8002b76:	e7be      	b.n	8002af6 <RCCEx_PLLSAI1_Config+0x46>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002b78:	681a      	ldr	r2, [r3, #0]
 8002b7a:	0395      	lsls	r5, r2, #14
 8002b7c:	d4b1      	bmi.n	8002ae2 <RCCEx_PLLSAI1_Config+0x32>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	0359      	lsls	r1, r3, #13
 8002b82:	d5a2      	bpl.n	8002aca <RCCEx_PLLSAI1_Config+0x1a>
 8002b84:	e7ad      	b.n	8002ae2 <RCCEx_PLLSAI1_Config+0x32>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	055e      	lsls	r6, r3, #21
 8002b8a:	d59e      	bpl.n	8002aca <RCCEx_PLLSAI1_Config+0x1a>
 8002b8c:	e7a9      	b.n	8002ae2 <RCCEx_PLLSAI1_Config+0x32>
    switch(PllSai1->PLLSAI1Source)
 8002b8e:	2003      	movs	r0, #3
}
 8002b90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      else if(Divider == DIVIDER_Q_UPDATE)
 8002b92:	2f01      	cmp	r7, #1
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002b94:	692b      	ldr	r3, [r5, #16]
      else if(Divider == DIVIDER_Q_UPDATE)
 8002b96:	d00d      	beq.n	8002bb4 <RCCEx_PLLSAI1_Config+0x104>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002b98:	6962      	ldr	r2, [r4, #20]
 8002b9a:	68a1      	ldr	r1, [r4, #8]
 8002b9c:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002ba0:	0852      	lsrs	r2, r2, #1
 8002ba2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002ba6:	3a01      	subs	r2, #1
 8002ba8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002bac:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8002bb0:	612b      	str	r3, [r5, #16]
 8002bb2:	e7c0      	b.n	8002b36 <RCCEx_PLLSAI1_Config+0x86>
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002bb4:	6922      	ldr	r2, [r4, #16]
 8002bb6:	68a1      	ldr	r1, [r4, #8]
 8002bb8:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8002bbc:	0852      	lsrs	r2, r2, #1
 8002bbe:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002bc2:	3a01      	subs	r2, #1
 8002bc4:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002bc8:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 8002bcc:	612b      	str	r3, [r5, #16]
 8002bce:	e7b2      	b.n	8002b36 <RCCEx_PLLSAI1_Config+0x86>
 8002bd0:	40021000 	.word	0x40021000

08002bd4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002bd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002bd6:	4b3f      	ldr	r3, [pc, #252]	; (8002cd4 <RCCEx_PLLSAI2_Config+0x100>)
 8002bd8:	68da      	ldr	r2, [r3, #12]
 8002bda:	0792      	lsls	r2, r2, #30
{
 8002bdc:	4604      	mov	r4, r0
 8002bde:	460f      	mov	r7, r1
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002be0:	d007      	beq.n	8002bf2 <RCCEx_PLLSAI2_Config+0x1e>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002be2:	68da      	ldr	r2, [r3, #12]
 8002be4:	6801      	ldr	r1, [r0, #0]
 8002be6:	f002 0203 	and.w	r2, r2, #3
 8002bea:	428a      	cmp	r2, r1
 8002bec:	d04c      	beq.n	8002c88 <RCCEx_PLLSAI2_Config+0xb4>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8002bee:	2001      	movs	r0, #1
      }
    }
  }

  return status;
}
 8002bf0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch(PllSai2->PLLSAI2Source)
 8002bf2:	6800      	ldr	r0, [r0, #0]
 8002bf4:	2802      	cmp	r0, #2
 8002bf6:	d058      	beq.n	8002caa <RCCEx_PLLSAI2_Config+0xd6>
 8002bf8:	2803      	cmp	r0, #3
 8002bfa:	d04f      	beq.n	8002c9c <RCCEx_PLLSAI2_Config+0xc8>
 8002bfc:	2801      	cmp	r0, #1
 8002bfe:	d1f6      	bne.n	8002bee <RCCEx_PLLSAI2_Config+0x1a>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	079b      	lsls	r3, r3, #30
 8002c04:	d5f4      	bpl.n	8002bf0 <RCCEx_PLLSAI2_Config+0x1c>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002c06:	4933      	ldr	r1, [pc, #204]	; (8002cd4 <RCCEx_PLLSAI2_Config+0x100>)
 8002c08:	6862      	ldr	r2, [r4, #4]
 8002c0a:	68cb      	ldr	r3, [r1, #12]
 8002c0c:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 8002c10:	4303      	orrs	r3, r0
 8002c12:	3a01      	subs	r2, #1
 8002c14:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8002c18:	60cb      	str	r3, [r1, #12]
    __HAL_RCC_PLLSAI2_DISABLE();
 8002c1a:	4d2e      	ldr	r5, [pc, #184]	; (8002cd4 <RCCEx_PLLSAI2_Config+0x100>)
 8002c1c:	682b      	ldr	r3, [r5, #0]
 8002c1e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002c22:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8002c24:	f7ff f926 	bl	8001e74 <HAL_GetTick>
 8002c28:	4606      	mov	r6, r0
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002c2a:	e004      	b.n	8002c36 <RCCEx_PLLSAI2_Config+0x62>
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002c2c:	f7ff f922 	bl	8001e74 <HAL_GetTick>
 8002c30:	1b83      	subs	r3, r0, r6
 8002c32:	2b02      	cmp	r3, #2
 8002c34:	d83d      	bhi.n	8002cb2 <RCCEx_PLLSAI2_Config+0xde>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002c36:	682b      	ldr	r3, [r5, #0]
 8002c38:	009a      	lsls	r2, r3, #2
 8002c3a:	d4f7      	bmi.n	8002c2c <RCCEx_PLLSAI2_Config+0x58>
      if(Divider == DIVIDER_P_UPDATE)
 8002c3c:	2f00      	cmp	r7, #0
 8002c3e:	d13a      	bne.n	8002cb6 <RCCEx_PLLSAI2_Config+0xe2>
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002c40:	696b      	ldr	r3, [r5, #20]
 8002c42:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8002c46:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8002c4a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002c4e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002c52:	0912      	lsrs	r2, r2, #4
 8002c54:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 8002c58:	616b      	str	r3, [r5, #20]
      __HAL_RCC_PLLSAI2_ENABLE();
 8002c5a:	4d1e      	ldr	r5, [pc, #120]	; (8002cd4 <RCCEx_PLLSAI2_Config+0x100>)
 8002c5c:	682b      	ldr	r3, [r5, #0]
 8002c5e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c62:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8002c64:	f7ff f906 	bl	8001e74 <HAL_GetTick>
 8002c68:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002c6a:	e004      	b.n	8002c76 <RCCEx_PLLSAI2_Config+0xa2>
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002c6c:	f7ff f902 	bl	8001e74 <HAL_GetTick>
 8002c70:	1b83      	subs	r3, r0, r6
 8002c72:	2b02      	cmp	r3, #2
 8002c74:	d81d      	bhi.n	8002cb2 <RCCEx_PLLSAI2_Config+0xde>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002c76:	682b      	ldr	r3, [r5, #0]
 8002c78:	009b      	lsls	r3, r3, #2
 8002c7a:	d5f7      	bpl.n	8002c6c <RCCEx_PLLSAI2_Config+0x98>
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002c7c:	696b      	ldr	r3, [r5, #20]
 8002c7e:	6962      	ldr	r2, [r4, #20]
 8002c80:	4313      	orrs	r3, r2
 8002c82:	2000      	movs	r0, #0
 8002c84:	616b      	str	r3, [r5, #20]
}
 8002c86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
       ||
 8002c88:	2a00      	cmp	r2, #0
 8002c8a:	d0b0      	beq.n	8002bee <RCCEx_PLLSAI2_Config+0x1a>
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002c8c:	68db      	ldr	r3, [r3, #12]
       ||
 8002c8e:	6842      	ldr	r2, [r0, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002c90:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8002c94:	3301      	adds	r3, #1
       ||
 8002c96:	4293      	cmp	r3, r2
 8002c98:	d1a9      	bne.n	8002bee <RCCEx_PLLSAI2_Config+0x1a>
 8002c9a:	e7be      	b.n	8002c1a <RCCEx_PLLSAI2_Config+0x46>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002c9c:	681a      	ldr	r2, [r3, #0]
 8002c9e:	0395      	lsls	r5, r2, #14
 8002ca0:	d4b1      	bmi.n	8002c06 <RCCEx_PLLSAI2_Config+0x32>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	0359      	lsls	r1, r3, #13
 8002ca6:	d5a2      	bpl.n	8002bee <RCCEx_PLLSAI2_Config+0x1a>
 8002ca8:	e7ad      	b.n	8002c06 <RCCEx_PLLSAI2_Config+0x32>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	055e      	lsls	r6, r3, #21
 8002cae:	d59e      	bpl.n	8002bee <RCCEx_PLLSAI2_Config+0x1a>
 8002cb0:	e7a9      	b.n	8002c06 <RCCEx_PLLSAI2_Config+0x32>
    switch(PllSai2->PLLSAI2Source)
 8002cb2:	2003      	movs	r0, #3
}
 8002cb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002cb6:	696b      	ldr	r3, [r5, #20]
 8002cb8:	6922      	ldr	r2, [r4, #16]
 8002cba:	68a1      	ldr	r1, [r4, #8]
 8002cbc:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002cc0:	0852      	lsrs	r2, r2, #1
 8002cc2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002cc6:	3a01      	subs	r2, #1
 8002cc8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002ccc:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8002cd0:	616b      	str	r3, [r5, #20]
 8002cd2:	e7c2      	b.n	8002c5a <RCCEx_PLLSAI2_Config+0x86>
 8002cd4:	40021000 	.word	0x40021000

08002cd8 <HAL_RCCEx_PeriphCLKConfig>:
{
 8002cd8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002cdc:	6803      	ldr	r3, [r0, #0]
 8002cde:	f413 6500 	ands.w	r5, r3, #2048	; 0x800
{
 8002ce2:	b083      	sub	sp, #12
 8002ce4:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002ce6:	d020      	beq.n	8002d2a <HAL_RCCEx_PeriphCLKConfig+0x52>
    switch(PeriphClkInit->Sai1ClockSelection)
 8002ce8:	6e41      	ldr	r1, [r0, #100]	; 0x64
 8002cea:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8002cee:	f000 81d4 	beq.w	800309a <HAL_RCCEx_PeriphCLKConfig+0x3c2>
 8002cf2:	f200 8122 	bhi.w	8002f3a <HAL_RCCEx_PeriphCLKConfig+0x262>
 8002cf6:	2900      	cmp	r1, #0
 8002cf8:	f000 81ab 	beq.w	8003052 <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8002cfc:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 8002d00:	f040 811f 	bne.w	8002f42 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002d04:	2100      	movs	r1, #0
 8002d06:	3020      	adds	r0, #32
 8002d08:	f7ff ff64 	bl	8002bd4 <RCCEx_PLLSAI2_Config>
 8002d0c:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8002d0e:	2d00      	cmp	r5, #0
 8002d10:	f040 81d0 	bne.w	80030b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002d14:	6e61      	ldr	r1, [r4, #100]	; 0x64
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002d16:	6823      	ldr	r3, [r4, #0]
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002d18:	48ae      	ldr	r0, [pc, #696]	; (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8002d1a:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 8002d1e:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 8002d22:	430a      	orrs	r2, r1
 8002d24:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
 8002d28:	2500      	movs	r5, #0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002d2a:	04d8      	lsls	r0, r3, #19
 8002d2c:	f140 810e 	bpl.w	8002f4c <HAL_RCCEx_PeriphCLKConfig+0x274>
    switch(PeriphClkInit->Sai2ClockSelection)
 8002d30:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8002d32:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
 8002d36:	f000 81b6 	beq.w	80030a6 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
 8002d3a:	f200 816c 	bhi.w	8003016 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8002d3e:	2900      	cmp	r1, #0
 8002d40:	f000 8181 	beq.w	8003046 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 8002d44:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
 8002d48:	f040 819a 	bne.w	8003080 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002d4c:	2100      	movs	r1, #0
 8002d4e:	f104 0020 	add.w	r0, r4, #32
 8002d52:	f7ff ff3f 	bl	8002bd4 <RCCEx_PLLSAI2_Config>
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002d56:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002d58:	4680      	mov	r8, r0
    if(ret == HAL_OK)
 8002d5a:	f1b8 0f00 	cmp.w	r8, #0
 8002d5e:	f040 8162 	bne.w	8003026 <HAL_RCCEx_PeriphCLKConfig+0x34e>
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002d62:	499c      	ldr	r1, [pc, #624]	; (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8002d64:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 8002d66:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002d6a:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002d6e:	4302      	orrs	r2, r0
 8002d70:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002d74:	0399      	lsls	r1, r3, #14
 8002d76:	f100 80ed 	bmi.w	8002f54 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002d7a:	07da      	lsls	r2, r3, #31
 8002d7c:	d508      	bpl.n	8002d90 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002d7e:	4995      	ldr	r1, [pc, #596]	; (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8002d80:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8002d82:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002d86:	f022 0203 	bic.w	r2, r2, #3
 8002d8a:	4302      	orrs	r2, r0
 8002d8c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002d90:	079f      	lsls	r7, r3, #30
 8002d92:	d508      	bpl.n	8002da6 <HAL_RCCEx_PeriphCLKConfig+0xce>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002d94:	498f      	ldr	r1, [pc, #572]	; (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8002d96:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8002d98:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002d9c:	f022 020c 	bic.w	r2, r2, #12
 8002da0:	4302      	orrs	r2, r0
 8002da2:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002da6:	075e      	lsls	r6, r3, #29
 8002da8:	d508      	bpl.n	8002dbc <HAL_RCCEx_PeriphCLKConfig+0xe4>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002daa:	498a      	ldr	r1, [pc, #552]	; (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8002dac:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8002dae:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002db2:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8002db6:	4302      	orrs	r2, r0
 8002db8:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002dbc:	0718      	lsls	r0, r3, #28
 8002dbe:	d508      	bpl.n	8002dd2 <HAL_RCCEx_PeriphCLKConfig+0xfa>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002dc0:	4984      	ldr	r1, [pc, #528]	; (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8002dc2:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8002dc4:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002dc8:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8002dcc:	4302      	orrs	r2, r0
 8002dce:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002dd2:	06d9      	lsls	r1, r3, #27
 8002dd4:	d508      	bpl.n	8002de8 <HAL_RCCEx_PeriphCLKConfig+0x110>
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002dd6:	497f      	ldr	r1, [pc, #508]	; (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8002dd8:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8002dda:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002dde:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002de2:	4302      	orrs	r2, r0
 8002de4:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002de8:	069a      	lsls	r2, r3, #26
 8002dea:	d508      	bpl.n	8002dfe <HAL_RCCEx_PeriphCLKConfig+0x126>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002dec:	4979      	ldr	r1, [pc, #484]	; (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8002dee:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8002df0:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002df4:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002df8:	4302      	orrs	r2, r0
 8002dfa:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002dfe:	059f      	lsls	r7, r3, #22
 8002e00:	d508      	bpl.n	8002e14 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002e02:	4974      	ldr	r1, [pc, #464]	; (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8002e04:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8002e06:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002e0a:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8002e0e:	4302      	orrs	r2, r0
 8002e10:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002e14:	055e      	lsls	r6, r3, #21
 8002e16:	d508      	bpl.n	8002e2a <HAL_RCCEx_PeriphCLKConfig+0x152>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002e18:	496e      	ldr	r1, [pc, #440]	; (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8002e1a:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8002e1c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002e20:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8002e24:	4302      	orrs	r2, r0
 8002e26:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002e2a:	0658      	lsls	r0, r3, #25
 8002e2c:	d508      	bpl.n	8002e40 <HAL_RCCEx_PeriphCLKConfig+0x168>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002e2e:	4969      	ldr	r1, [pc, #420]	; (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8002e30:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8002e32:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002e36:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002e3a:	4302      	orrs	r2, r0
 8002e3c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002e40:	0619      	lsls	r1, r3, #24
 8002e42:	d508      	bpl.n	8002e56 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002e44:	4963      	ldr	r1, [pc, #396]	; (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8002e46:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002e48:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002e4c:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8002e50:	4302      	orrs	r2, r0
 8002e52:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002e56:	05da      	lsls	r2, r3, #23
 8002e58:	d508      	bpl.n	8002e6c <HAL_RCCEx_PeriphCLKConfig+0x194>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002e5a:	495e      	ldr	r1, [pc, #376]	; (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8002e5c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002e5e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002e62:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8002e66:	4302      	orrs	r2, r0
 8002e68:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002e6c:	049f      	lsls	r7, r3, #18
 8002e6e:	d510      	bpl.n	8002e92 <HAL_RCCEx_PeriphCLKConfig+0x1ba>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002e70:	4958      	ldr	r1, [pc, #352]	; (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8002e72:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8002e74:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002e78:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8002e7c:	4302      	orrs	r2, r0
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002e7e:	f1b0 6f00 	cmp.w	r0, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002e82:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002e86:	f000 80f1 	beq.w	800306c <HAL_RCCEx_PeriphCLKConfig+0x394>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002e8a:	f1b0 6f80 	cmp.w	r0, #67108864	; 0x4000000
 8002e8e:	f000 8128 	beq.w	80030e2 <HAL_RCCEx_PeriphCLKConfig+0x40a>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002e92:	031e      	lsls	r6, r3, #12
 8002e94:	d510      	bpl.n	8002eb8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002e96:	494f      	ldr	r1, [pc, #316]	; (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8002e98:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8002e9a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002e9e:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8002ea2:	4302      	orrs	r2, r0
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002ea4:	f1b0 6f00 	cmp.w	r0, #134217728	; 0x8000000
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002ea8:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002eac:	f000 80e3 	beq.w	8003076 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002eb0:	f1b0 6f80 	cmp.w	r0, #67108864	; 0x4000000
 8002eb4:	f000 811f 	beq.w	80030f6 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002eb8:	0358      	lsls	r0, r3, #13
 8002eba:	d510      	bpl.n	8002ede <HAL_RCCEx_PeriphCLKConfig+0x206>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002ebc:	4945      	ldr	r1, [pc, #276]	; (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8002ebe:	6f60      	ldr	r0, [r4, #116]	; 0x74
 8002ec0:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002ec4:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8002ec8:	4302      	orrs	r2, r0
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002eca:	f1b0 6f00 	cmp.w	r0, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002ece:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002ed2:	f000 80c6 	beq.w	8003062 <HAL_RCCEx_PeriphCLKConfig+0x38a>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002ed6:	f1b0 6f80 	cmp.w	r0, #67108864	; 0x4000000
 8002eda:	f000 80f8 	beq.w	80030ce <HAL_RCCEx_PeriphCLKConfig+0x3f6>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002ede:	0459      	lsls	r1, r3, #17
 8002ee0:	d510      	bpl.n	8002f04 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002ee2:	483c      	ldr	r0, [pc, #240]	; (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8002ee4:	6fa1      	ldr	r1, [r4, #120]	; 0x78
 8002ee6:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 8002eea:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002eee:	430a      	orrs	r2, r1
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002ef0:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002ef4:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002ef8:	f000 80c5 	beq.w	8003086 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002efc:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 8002f00:	f000 80da 	beq.w	80030b8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002f04:	041a      	lsls	r2, r3, #16
 8002f06:	d508      	bpl.n	8002f1a <HAL_RCCEx_PeriphCLKConfig+0x242>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002f08:	4932      	ldr	r1, [pc, #200]	; (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8002f0a:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8002f0c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002f10:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 8002f14:	4302      	orrs	r2, r0
 8002f16:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002f1a:	03db      	lsls	r3, r3, #15
 8002f1c:	d509      	bpl.n	8002f32 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002f1e:	4a2d      	ldr	r2, [pc, #180]	; (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8002f20:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8002f24:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002f28:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002f2c:	430b      	orrs	r3, r1
 8002f2e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
}
 8002f32:	4628      	mov	r0, r5
 8002f34:	b003      	add	sp, #12
 8002f36:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    switch(PeriphClkInit->Sai1ClockSelection)
 8002f3a:	f5b1 0f40 	cmp.w	r1, #12582912	; 0xc00000
 8002f3e:	f43f aeeb 	beq.w	8002d18 <HAL_RCCEx_PeriphCLKConfig+0x40>
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002f42:	04d8      	lsls	r0, r3, #19
    switch(PeriphClkInit->Sai1ClockSelection)
 8002f44:	f04f 0501 	mov.w	r5, #1
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002f48:	f53f aef2 	bmi.w	8002d30 <HAL_RCCEx_PeriphCLKConfig+0x58>
 8002f4c:	46a8      	mov	r8, r5
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002f4e:	0399      	lsls	r1, r3, #14
 8002f50:	f57f af13 	bpl.w	8002d7a <HAL_RCCEx_PeriphCLKConfig+0xa2>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002f54:	4b1f      	ldr	r3, [pc, #124]	; (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8002f56:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002f58:	00d2      	lsls	r2, r2, #3
 8002f5a:	d566      	bpl.n	800302a <HAL_RCCEx_PeriphCLKConfig+0x352>
    FlagStatus       pwrclkchanged = RESET;
 8002f5c:	f04f 0900 	mov.w	r9, #0
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f60:	4e1d      	ldr	r6, [pc, #116]	; (8002fd8 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8002f62:	6833      	ldr	r3, [r6, #0]
 8002f64:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f68:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8002f6a:	f7fe ff83 	bl	8001e74 <HAL_GetTick>
 8002f6e:	4607      	mov	r7, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002f70:	e004      	b.n	8002f7c <HAL_RCCEx_PeriphCLKConfig+0x2a4>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f72:	f7fe ff7f 	bl	8001e74 <HAL_GetTick>
 8002f76:	1bc3      	subs	r3, r0, r7
 8002f78:	2b02      	cmp	r3, #2
 8002f7a:	d862      	bhi.n	8003042 <HAL_RCCEx_PeriphCLKConfig+0x36a>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002f7c:	6833      	ldr	r3, [r6, #0]
 8002f7e:	05db      	lsls	r3, r3, #23
 8002f80:	d5f7      	bpl.n	8002f72 <HAL_RCCEx_PeriphCLKConfig+0x29a>
    if(ret == HAL_OK)
 8002f82:	f1b8 0f00 	cmp.w	r8, #0
 8002f86:	f040 80c0 	bne.w	800310a <HAL_RCCEx_PeriphCLKConfig+0x432>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002f8a:	4e12      	ldr	r6, [pc, #72]	; (8002fd4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8002f8c:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002f90:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8002f94:	d02b      	beq.n	8002fee <HAL_RCCEx_PeriphCLKConfig+0x316>
 8002f96:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 8002f9a:	429a      	cmp	r2, r3
 8002f9c:	d029      	beq.n	8002ff2 <HAL_RCCEx_PeriphCLKConfig+0x31a>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002f9e:	f8d6 1090 	ldr.w	r1, [r6, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 8002fa2:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 8002fa6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002faa:	f8c6 3090 	str.w	r3, [r6, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002fae:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 8002fb2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002fb6:	f8c6 3090 	str.w	r3, [r6, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002fba:	07c8      	lsls	r0, r1, #31
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002fbc:	f421 7340 	bic.w	r3, r1, #768	; 0x300
        RCC->BDCR = tmpregister;
 8002fc0:	f8c6 3090 	str.w	r3, [r6, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002fc4:	f140 80a3 	bpl.w	800310e <HAL_RCCEx_PeriphCLKConfig+0x436>
        tickstart = HAL_GetTick();
 8002fc8:	f7fe ff54 	bl	8001e74 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fcc:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8002fd0:	4607      	mov	r7, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002fd2:	e008      	b.n	8002fe6 <HAL_RCCEx_PeriphCLKConfig+0x30e>
 8002fd4:	40021000 	.word	0x40021000
 8002fd8:	40007000 	.word	0x40007000
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fdc:	f7fe ff4a 	bl	8001e74 <HAL_GetTick>
 8002fe0:	1bc0      	subs	r0, r0, r7
 8002fe2:	4540      	cmp	r0, r8
 8002fe4:	d82d      	bhi.n	8003042 <HAL_RCCEx_PeriphCLKConfig+0x36a>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002fe6:	f8d6 3090 	ldr.w	r3, [r6, #144]	; 0x90
 8002fea:	0799      	lsls	r1, r3, #30
 8002fec:	d5f6      	bpl.n	8002fdc <HAL_RCCEx_PeriphCLKConfig+0x304>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002fee:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8002ff2:	4948      	ldr	r1, [pc, #288]	; (8003114 <HAL_RCCEx_PeriphCLKConfig+0x43c>)
 8002ff4:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8002ff8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002ffc:	4313      	orrs	r3, r2
 8002ffe:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
    if(pwrclkchanged == SET)
 8003002:	f1b9 0f00 	cmp.w	r9, #0
 8003006:	d004      	beq.n	8003012 <HAL_RCCEx_PeriphCLKConfig+0x33a>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003008:	4a42      	ldr	r2, [pc, #264]	; (8003114 <HAL_RCCEx_PeriphCLKConfig+0x43c>)
 800300a:	6d93      	ldr	r3, [r2, #88]	; 0x58
 800300c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003010:	6593      	str	r3, [r2, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003012:	6823      	ldr	r3, [r4, #0]
 8003014:	e6b1      	b.n	8002d7a <HAL_RCCEx_PeriphCLKConfig+0xa2>
    switch(PeriphClkInit->Sai2ClockSelection)
 8003016:	f1b1 7f40 	cmp.w	r1, #50331648	; 0x3000000
 800301a:	d131      	bne.n	8003080 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
 800301c:	46a8      	mov	r8, r5
    if(ret == HAL_OK)
 800301e:	f1b8 0f00 	cmp.w	r8, #0
 8003022:	f43f ae9e 	beq.w	8002d62 <HAL_RCCEx_PeriphCLKConfig+0x8a>
 8003026:	4645      	mov	r5, r8
 8003028:	e791      	b.n	8002f4e <HAL_RCCEx_PeriphCLKConfig+0x276>
      __HAL_RCC_PWR_CLK_ENABLE();
 800302a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800302c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003030:	659a      	str	r2, [r3, #88]	; 0x58
 8003032:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003034:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003038:	9301      	str	r3, [sp, #4]
 800303a:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800303c:	f04f 0901 	mov.w	r9, #1
 8003040:	e78e      	b.n	8002f60 <HAL_RCCEx_PeriphCLKConfig+0x288>
        ret = HAL_TIMEOUT;
 8003042:	2503      	movs	r5, #3
 8003044:	e7dd      	b.n	8003002 <HAL_RCCEx_PeriphCLKConfig+0x32a>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003046:	1d20      	adds	r0, r4, #4
 8003048:	f7ff fd32 	bl	8002ab0 <RCCEx_PLLSAI1_Config>
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800304c:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800304e:	4680      	mov	r8, r0
      break;
 8003050:	e683      	b.n	8002d5a <HAL_RCCEx_PeriphCLKConfig+0x82>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003052:	3004      	adds	r0, #4
 8003054:	f7ff fd2c 	bl	8002ab0 <RCCEx_PLLSAI1_Config>
 8003058:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800305a:	2d00      	cmp	r5, #0
 800305c:	f43f ae5a 	beq.w	8002d14 <HAL_RCCEx_PeriphCLKConfig+0x3c>
 8003060:	e028      	b.n	80030b4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003062:	68ca      	ldr	r2, [r1, #12]
 8003064:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003068:	60ca      	str	r2, [r1, #12]
 800306a:	e738      	b.n	8002ede <HAL_RCCEx_PeriphCLKConfig+0x206>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800306c:	68ca      	ldr	r2, [r1, #12]
 800306e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003072:	60ca      	str	r2, [r1, #12]
 8003074:	e70d      	b.n	8002e92 <HAL_RCCEx_PeriphCLKConfig+0x1ba>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003076:	68ca      	ldr	r2, [r1, #12]
 8003078:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800307c:	60ca      	str	r2, [r1, #12]
 800307e:	e71b      	b.n	8002eb8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
    switch(PeriphClkInit->Sai2ClockSelection)
 8003080:	2501      	movs	r5, #1
 8003082:	46a8      	mov	r8, r5
 8003084:	e763      	b.n	8002f4e <HAL_RCCEx_PeriphCLKConfig+0x276>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003086:	2102      	movs	r1, #2
 8003088:	1d20      	adds	r0, r4, #4
 800308a:	f7ff fd11 	bl	8002ab0 <RCCEx_PLLSAI1_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800308e:	6823      	ldr	r3, [r4, #0]
      if(ret != HAL_OK)
 8003090:	2800      	cmp	r0, #0
 8003092:	f43f af37 	beq.w	8002f04 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003096:	4605      	mov	r5, r0
 8003098:	e734      	b.n	8002f04 <HAL_RCCEx_PeriphCLKConfig+0x22c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800309a:	481e      	ldr	r0, [pc, #120]	; (8003114 <HAL_RCCEx_PeriphCLKConfig+0x43c>)
 800309c:	68c2      	ldr	r2, [r0, #12]
 800309e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80030a2:	60c2      	str	r2, [r0, #12]
    if(ret == HAL_OK)
 80030a4:	e638      	b.n	8002d18 <HAL_RCCEx_PeriphCLKConfig+0x40>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80030a6:	491b      	ldr	r1, [pc, #108]	; (8003114 <HAL_RCCEx_PeriphCLKConfig+0x43c>)
 80030a8:	68ca      	ldr	r2, [r1, #12]
 80030aa:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80030ae:	60ca      	str	r2, [r1, #12]
      break;
 80030b0:	46a8      	mov	r8, r5
 80030b2:	e652      	b.n	8002d5a <HAL_RCCEx_PeriphCLKConfig+0x82>
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80030b4:	6823      	ldr	r3, [r4, #0]
 80030b6:	e638      	b.n	8002d2a <HAL_RCCEx_PeriphCLKConfig+0x52>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80030b8:	2102      	movs	r1, #2
 80030ba:	f104 0020 	add.w	r0, r4, #32
 80030be:	f7ff fd89 	bl	8002bd4 <RCCEx_PLLSAI2_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80030c2:	6823      	ldr	r3, [r4, #0]
      if(ret != HAL_OK)
 80030c4:	2800      	cmp	r0, #0
 80030c6:	f43f af1d 	beq.w	8002f04 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80030ca:	4605      	mov	r5, r0
 80030cc:	e71a      	b.n	8002f04 <HAL_RCCEx_PeriphCLKConfig+0x22c>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80030ce:	2101      	movs	r1, #1
 80030d0:	1d20      	adds	r0, r4, #4
 80030d2:	f7ff fced 	bl	8002ab0 <RCCEx_PLLSAI1_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80030d6:	6823      	ldr	r3, [r4, #0]
      if(ret != HAL_OK)
 80030d8:	2800      	cmp	r0, #0
 80030da:	f43f af00 	beq.w	8002ede <HAL_RCCEx_PeriphCLKConfig+0x206>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80030de:	4605      	mov	r5, r0
 80030e0:	e6fd      	b.n	8002ede <HAL_RCCEx_PeriphCLKConfig+0x206>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80030e2:	2101      	movs	r1, #1
 80030e4:	1d20      	adds	r0, r4, #4
 80030e6:	f7ff fce3 	bl	8002ab0 <RCCEx_PLLSAI1_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80030ea:	6823      	ldr	r3, [r4, #0]
        if(ret != HAL_OK)
 80030ec:	2800      	cmp	r0, #0
 80030ee:	f43f aed0 	beq.w	8002e92 <HAL_RCCEx_PeriphCLKConfig+0x1ba>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80030f2:	4605      	mov	r5, r0
 80030f4:	e6cd      	b.n	8002e92 <HAL_RCCEx_PeriphCLKConfig+0x1ba>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80030f6:	2101      	movs	r1, #1
 80030f8:	1d20      	adds	r0, r4, #4
 80030fa:	f7ff fcd9 	bl	8002ab0 <RCCEx_PLLSAI1_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80030fe:	6823      	ldr	r3, [r4, #0]
      if(ret != HAL_OK)
 8003100:	2800      	cmp	r0, #0
 8003102:	f43f aed9 	beq.w	8002eb8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003106:	4605      	mov	r5, r0
 8003108:	e6d6      	b.n	8002eb8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
 800310a:	4645      	mov	r5, r8
 800310c:	e779      	b.n	8003002 <HAL_RCCEx_PeriphCLKConfig+0x32a>
 800310e:	4613      	mov	r3, r2
 8003110:	e76f      	b.n	8002ff2 <HAL_RCCEx_PeriphCLKConfig+0x31a>
 8003112:	bf00      	nop
 8003114:	40021000 	.word	0x40021000

08003118 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003118:	b538      	push	{r3, r4, r5, lr}
 800311a:	4604      	mov	r4, r0
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 800311c:	6803      	ldr	r3, [r0, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800311e:	6882      	ldr	r2, [r0, #8]
 8003120:	6900      	ldr	r0, [r0, #16]
 8003122:	6961      	ldr	r1, [r4, #20]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003124:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003126:	4302      	orrs	r2, r0
 8003128:	430a      	orrs	r2, r1
 800312a:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800312c:	499f      	ldr	r1, [pc, #636]	; (80033ac <UART_SetConfig+0x294>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800312e:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003130:	4029      	ands	r1, r5
 8003132:	430a      	orrs	r2, r1
 8003134:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003136:	685a      	ldr	r2, [r3, #4]
 8003138:	68e1      	ldr	r1, [r4, #12]
 800313a:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800313e:	430a      	orrs	r2, r1
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003140:	499b      	ldr	r1, [pc, #620]	; (80033b0 <UART_SetConfig+0x298>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003142:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003144:	428b      	cmp	r3, r1
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003146:	69a2      	ldr	r2, [r4, #24]
  {
    tmpreg |= huart->Init.OneBitSampling;
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003148:	6899      	ldr	r1, [r3, #8]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800314a:	d071      	beq.n	8003230 <UART_SetConfig+0x118>
    tmpreg |= huart->Init.OneBitSampling;
 800314c:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800314e:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
    tmpreg |= huart->Init.OneBitSampling;
 8003152:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003154:	430a      	orrs	r2, r1
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003156:	4997      	ldr	r1, [pc, #604]	; (80033b4 <UART_SetConfig+0x29c>)
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003158:	609a      	str	r2, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 800315a:	428b      	cmp	r3, r1
 800315c:	d024      	beq.n	80031a8 <UART_SetConfig+0x90>
 800315e:	4a96      	ldr	r2, [pc, #600]	; (80033b8 <UART_SetConfig+0x2a0>)
 8003160:	4293      	cmp	r3, r2
 8003162:	d044      	beq.n	80031ee <UART_SetConfig+0xd6>
 8003164:	4a95      	ldr	r2, [pc, #596]	; (80033bc <UART_SetConfig+0x2a4>)
 8003166:	4293      	cmp	r3, r2
 8003168:	f000 80d7 	beq.w	800331a <UART_SetConfig+0x202>
 800316c:	4a94      	ldr	r2, [pc, #592]	; (80033c0 <UART_SetConfig+0x2a8>)
 800316e:	4293      	cmp	r3, r2
 8003170:	f000 80a1 	beq.w	80032b6 <UART_SetConfig+0x19e>
 8003174:	4a93      	ldr	r2, [pc, #588]	; (80033c4 <UART_SetConfig+0x2ac>)
 8003176:	4293      	cmp	r3, r2
 8003178:	d111      	bne.n	800319e <UART_SetConfig+0x86>
 800317a:	4b93      	ldr	r3, [pc, #588]	; (80033c8 <UART_SetConfig+0x2b0>)
 800317c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003180:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003184:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003188:	f000 8100 	beq.w	800338c <UART_SetConfig+0x274>
 800318c:	f200 80be 	bhi.w	800330c <UART_SetConfig+0x1f4>
 8003190:	2b00      	cmp	r3, #0
 8003192:	f000 80dc 	beq.w	800334e <UART_SetConfig+0x236>
 8003196:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800319a:	f000 8099 	beq.w	80032d0 <UART_SetConfig+0x1b8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
        break;
      default:
        pclk = 0U;
        ret = HAL_ERROR;
 800319e:	2001      	movs	r0, #1
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80031a0:	2200      	movs	r2, #0
  huart->TxISR = NULL;
 80031a2:	e9c4 2218 	strd	r2, r2, [r4, #96]	; 0x60

  return ret;
}
 80031a6:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 80031a8:	4b87      	ldr	r3, [pc, #540]	; (80033c8 <UART_SetConfig+0x2b0>)
 80031aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031ae:	f003 0303 	and.w	r3, r3, #3
 80031b2:	3b01      	subs	r3, #1
 80031b4:	2b02      	cmp	r3, #2
 80031b6:	d978      	bls.n	80032aa <UART_SetConfig+0x192>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80031b8:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80031bc:	f000 80f1 	beq.w	80033a2 <UART_SetConfig+0x28a>
        pclk = HAL_RCC_GetPCLK2Freq();
 80031c0:	f7ff fc64 	bl	8002a8c <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 80031c4:	2800      	cmp	r0, #0
 80031c6:	d048      	beq.n	800325a <UART_SetConfig+0x142>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80031c8:	6863      	ldr	r3, [r4, #4]
 80031ca:	eb00 0253 	add.w	r2, r0, r3, lsr #1
 80031ce:	fbb2 f2f3 	udiv	r2, r2, r3
 80031d2:	b292      	uxth	r2, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80031d4:	f64f 71ef 	movw	r1, #65519	; 0xffef
 80031d8:	f1a2 0310 	sub.w	r3, r2, #16
 80031dc:	428b      	cmp	r3, r1
 80031de:	d8de      	bhi.n	800319e <UART_SetConfig+0x86>
        huart->Instance->BRR = usartdiv;
 80031e0:	6823      	ldr	r3, [r4, #0]
 80031e2:	60da      	str	r2, [r3, #12]
  huart->RxISR = NULL;
 80031e4:	2200      	movs	r2, #0
  huart->TxISR = NULL;
 80031e6:	e9c4 2218 	strd	r2, r2, [r4, #96]	; 0x60
 80031ea:	2000      	movs	r0, #0
}
 80031ec:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 80031ee:	4b76      	ldr	r3, [pc, #472]	; (80033c8 <UART_SetConfig+0x2b0>)
 80031f0:	4a76      	ldr	r2, [pc, #472]	; (80033cc <UART_SetConfig+0x2b4>)
 80031f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031f6:	f003 030c 	and.w	r3, r3, #12
 80031fa:	5cd3      	ldrb	r3, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80031fc:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8003200:	d06c      	beq.n	80032dc <UART_SetConfig+0x1c4>
    switch (clocksource)
 8003202:	2b08      	cmp	r3, #8
 8003204:	d8cb      	bhi.n	800319e <UART_SetConfig+0x86>
 8003206:	a201      	add	r2, pc, #4	; (adr r2, 800320c <UART_SetConfig+0xf4>)
 8003208:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800320c:	08003315 	.word	0x08003315
 8003210:	080031c1 	.word	0x080031c1
 8003214:	08003393 	.word	0x08003393
 8003218:	0800319f 	.word	0x0800319f
 800321c:	080032d7 	.word	0x080032d7
 8003220:	0800319f 	.word	0x0800319f
 8003224:	0800319f 	.word	0x0800319f
 8003228:	0800319f 	.word	0x0800319f
 800322c:	0800333f 	.word	0x0800333f
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003230:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003234:	4864      	ldr	r0, [pc, #400]	; (80033c8 <UART_SetConfig+0x2b0>)
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003236:	430a      	orrs	r2, r1
 8003238:	609a      	str	r2, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 800323a:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 800323e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003242:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003246:	f000 8080 	beq.w	800334a <UART_SetConfig+0x232>
 800324a:	d80b      	bhi.n	8003264 <UART_SetConfig+0x14c>
 800324c:	b383      	cbz	r3, 80032b0 <UART_SetConfig+0x198>
 800324e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003252:	d1a4      	bne.n	800319e <UART_SetConfig+0x86>
        pclk = HAL_RCC_GetSysClockFreq();
 8003254:	f7ff f828 	bl	80022a8 <HAL_RCC_GetSysClockFreq>
    if (pclk != 0U)
 8003258:	b948      	cbnz	r0, 800326e <UART_SetConfig+0x156>
  huart->RxISR = NULL;
 800325a:	2200      	movs	r2, #0
  huart->TxISR = NULL;
 800325c:	e9c4 2218 	strd	r2, r2, [r4, #96]	; 0x60
 8003260:	2000      	movs	r0, #0
}
 8003262:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003264:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003268:	d199      	bne.n	800319e <UART_SetConfig+0x86>
        pclk = (uint32_t) LSE_VALUE;
 800326a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800326e:	6862      	ldr	r2, [r4, #4]
 8003270:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 8003274:	4283      	cmp	r3, r0
 8003276:	d892      	bhi.n	800319e <UART_SetConfig+0x86>
 8003278:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 800327c:	d88f      	bhi.n	800319e <UART_SetConfig+0x86>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate));
 800327e:	2500      	movs	r5, #0
 8003280:	0853      	lsrs	r3, r2, #1
 8003282:	f44f 7c80 	mov.w	ip, #256	; 0x100
 8003286:	4629      	mov	r1, r5
 8003288:	fbe0 310c 	umlal	r3, r1, r0, ip
 800328c:	4618      	mov	r0, r3
 800328e:	462b      	mov	r3, r5
 8003290:	f7fd fcea 	bl	8000c68 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003294:	4a4e      	ldr	r2, [pc, #312]	; (80033d0 <UART_SetConfig+0x2b8>)
 8003296:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 800329a:	4291      	cmp	r1, r2
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate));
 800329c:	4603      	mov	r3, r0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800329e:	f63f af7e 	bhi.w	800319e <UART_SetConfig+0x86>
          huart->Instance->BRR = usartdiv;
 80032a2:	6822      	ldr	r2, [r4, #0]
 80032a4:	4628      	mov	r0, r5
 80032a6:	60d3      	str	r3, [r2, #12]
 80032a8:	e77a      	b.n	80031a0 <UART_SetConfig+0x88>
 80032aa:	4a4a      	ldr	r2, [pc, #296]	; (80033d4 <UART_SetConfig+0x2bc>)
 80032ac:	5cd3      	ldrb	r3, [r2, r3]
  if (UART_INSTANCE_LOWPOWER(huart))
 80032ae:	e7a5      	b.n	80031fc <UART_SetConfig+0xe4>
        pclk = HAL_RCC_GetPCLK1Freq();
 80032b0:	f7ff fbda 	bl	8002a68 <HAL_RCC_GetPCLK1Freq>
        break;
 80032b4:	e7d0      	b.n	8003258 <UART_SetConfig+0x140>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80032b6:	4b44      	ldr	r3, [pc, #272]	; (80033c8 <UART_SetConfig+0x2b0>)
 80032b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032bc:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80032c0:	2b80      	cmp	r3, #128	; 0x80
 80032c2:	d063      	beq.n	800338c <UART_SetConfig+0x274>
 80032c4:	d83e      	bhi.n	8003344 <UART_SetConfig+0x22c>
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d041      	beq.n	800334e <UART_SetConfig+0x236>
 80032ca:	2b40      	cmp	r3, #64	; 0x40
 80032cc:	f47f af67 	bne.w	800319e <UART_SetConfig+0x86>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80032d0:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 80032d4:	d05f      	beq.n	8003396 <UART_SetConfig+0x27e>
        pclk = HAL_RCC_GetSysClockFreq();
 80032d6:	f7fe ffe7 	bl	80022a8 <HAL_RCC_GetSysClockFreq>
        break;
 80032da:	e773      	b.n	80031c4 <UART_SetConfig+0xac>
    switch (clocksource)
 80032dc:	2b08      	cmp	r3, #8
 80032de:	f63f af5e 	bhi.w	800319e <UART_SetConfig+0x86>
 80032e2:	a201      	add	r2, pc, #4	; (adr r2, 80032e8 <UART_SetConfig+0x1d0>)
 80032e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032e8:	08003355 	.word	0x08003355
 80032ec:	080033a3 	.word	0x080033a3
 80032f0:	080033a9 	.word	0x080033a9
 80032f4:	0800319f 	.word	0x0800319f
 80032f8:	08003397 	.word	0x08003397
 80032fc:	0800319f 	.word	0x0800319f
 8003300:	0800319f 	.word	0x0800319f
 8003304:	0800319f 	.word	0x0800319f
 8003308:	0800339d 	.word	0x0800339d
  UART_GETCLOCKSOURCE(huart, clocksource);
 800330c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003310:	d012      	beq.n	8003338 <UART_SetConfig+0x220>
 8003312:	e744      	b.n	800319e <UART_SetConfig+0x86>
        pclk = HAL_RCC_GetPCLK1Freq();
 8003314:	f7ff fba8 	bl	8002a68 <HAL_RCC_GetPCLK1Freq>
        break;
 8003318:	e754      	b.n	80031c4 <UART_SetConfig+0xac>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800331a:	4b2b      	ldr	r3, [pc, #172]	; (80033c8 <UART_SetConfig+0x2b0>)
 800331c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003320:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003324:	2b20      	cmp	r3, #32
 8003326:	d031      	beq.n	800338c <UART_SetConfig+0x274>
 8003328:	d803      	bhi.n	8003332 <UART_SetConfig+0x21a>
 800332a:	b183      	cbz	r3, 800334e <UART_SetConfig+0x236>
 800332c:	2b10      	cmp	r3, #16
 800332e:	d0cf      	beq.n	80032d0 <UART_SetConfig+0x1b8>
 8003330:	e735      	b.n	800319e <UART_SetConfig+0x86>
 8003332:	2b30      	cmp	r3, #48	; 0x30
 8003334:	f47f af33 	bne.w	800319e <UART_SetConfig+0x86>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003338:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800333c:	d02e      	beq.n	800339c <UART_SetConfig+0x284>
    switch (clocksource)
 800333e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003342:	e741      	b.n	80031c8 <UART_SetConfig+0xb0>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003344:	2bc0      	cmp	r3, #192	; 0xc0
 8003346:	d0f7      	beq.n	8003338 <UART_SetConfig+0x220>
 8003348:	e729      	b.n	800319e <UART_SetConfig+0x86>
 800334a:	4823      	ldr	r0, [pc, #140]	; (80033d8 <UART_SetConfig+0x2c0>)
 800334c:	e78f      	b.n	800326e <UART_SetConfig+0x156>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800334e:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8003352:	d1df      	bne.n	8003314 <UART_SetConfig+0x1fc>
        pclk = HAL_RCC_GetPCLK1Freq();
 8003354:	f7ff fb88 	bl	8002a68 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8003358:	2800      	cmp	r0, #0
 800335a:	f43f af7e 	beq.w	800325a <UART_SetConfig+0x142>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800335e:	0043      	lsls	r3, r0, #1
 8003360:	6862      	ldr	r2, [r4, #4]
 8003362:	eb03 0352 	add.w	r3, r3, r2, lsr #1
 8003366:	fbb3 f3f2 	udiv	r3, r3, r2
 800336a:	b29a      	uxth	r2, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800336c:	f1a2 0010 	sub.w	r0, r2, #16
 8003370:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8003374:	4288      	cmp	r0, r1
 8003376:	f63f af12 	bhi.w	800319e <UART_SetConfig+0x86>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800337a:	f023 030f 	bic.w	r3, r3, #15
        huart->Instance->BRR = brrtemp;
 800337e:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003380:	b29b      	uxth	r3, r3
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003382:	f3c2 0242 	ubfx	r2, r2, #1, #3
        huart->Instance->BRR = brrtemp;
 8003386:	4313      	orrs	r3, r2
 8003388:	60cb      	str	r3, [r1, #12]
 800338a:	e766      	b.n	800325a <UART_SetConfig+0x142>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800338c:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8003390:	d00a      	beq.n	80033a8 <UART_SetConfig+0x290>
        pclk = (uint32_t) HSI_VALUE;
 8003392:	4811      	ldr	r0, [pc, #68]	; (80033d8 <UART_SetConfig+0x2c0>)
 8003394:	e718      	b.n	80031c8 <UART_SetConfig+0xb0>
        pclk = HAL_RCC_GetSysClockFreq();
 8003396:	f7fe ff87 	bl	80022a8 <HAL_RCC_GetSysClockFreq>
        break;
 800339a:	e7dd      	b.n	8003358 <UART_SetConfig+0x240>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800339c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80033a0:	e7de      	b.n	8003360 <UART_SetConfig+0x248>
        pclk = HAL_RCC_GetPCLK2Freq();
 80033a2:	f7ff fb73 	bl	8002a8c <HAL_RCC_GetPCLK2Freq>
        break;
 80033a6:	e7d7      	b.n	8003358 <UART_SetConfig+0x240>
    switch (clocksource)
 80033a8:	4b0c      	ldr	r3, [pc, #48]	; (80033dc <UART_SetConfig+0x2c4>)
 80033aa:	e7d9      	b.n	8003360 <UART_SetConfig+0x248>
 80033ac:	efff69f3 	.word	0xefff69f3
 80033b0:	40008000 	.word	0x40008000
 80033b4:	40013800 	.word	0x40013800
 80033b8:	40004400 	.word	0x40004400
 80033bc:	40004800 	.word	0x40004800
 80033c0:	40004c00 	.word	0x40004c00
 80033c4:	40005000 	.word	0x40005000
 80033c8:	40021000 	.word	0x40021000
 80033cc:	08014af0 	.word	0x08014af0
 80033d0:	000ffcff 	.word	0x000ffcff
 80033d4:	08014aec 	.word	0x08014aec
 80033d8:	00f42400 	.word	0x00f42400
 80033dc:	01e84800 	.word	0x01e84800

080033e0 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80033e0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80033e2:	07da      	lsls	r2, r3, #31
{
 80033e4:	b410      	push	{r4}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80033e6:	d506      	bpl.n	80033f6 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80033e8:	6801      	ldr	r1, [r0, #0]
 80033ea:	6a84      	ldr	r4, [r0, #40]	; 0x28
 80033ec:	684a      	ldr	r2, [r1, #4]
 80033ee:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80033f2:	4322      	orrs	r2, r4
 80033f4:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80033f6:	079c      	lsls	r4, r3, #30
 80033f8:	d506      	bpl.n	8003408 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80033fa:	6801      	ldr	r1, [r0, #0]
 80033fc:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 80033fe:	684a      	ldr	r2, [r1, #4]
 8003400:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003404:	4322      	orrs	r2, r4
 8003406:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003408:	0759      	lsls	r1, r3, #29
 800340a:	d506      	bpl.n	800341a <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800340c:	6801      	ldr	r1, [r0, #0]
 800340e:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8003410:	684a      	ldr	r2, [r1, #4]
 8003412:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003416:	4322      	orrs	r2, r4
 8003418:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800341a:	071a      	lsls	r2, r3, #28
 800341c:	d506      	bpl.n	800342c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800341e:	6801      	ldr	r1, [r0, #0]
 8003420:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8003422:	684a      	ldr	r2, [r1, #4]
 8003424:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003428:	4322      	orrs	r2, r4
 800342a:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800342c:	06dc      	lsls	r4, r3, #27
 800342e:	d506      	bpl.n	800343e <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003430:	6801      	ldr	r1, [r0, #0]
 8003432:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8003434:	688a      	ldr	r2, [r1, #8]
 8003436:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800343a:	4322      	orrs	r2, r4
 800343c:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800343e:	0699      	lsls	r1, r3, #26
 8003440:	d506      	bpl.n	8003450 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003442:	6801      	ldr	r1, [r0, #0]
 8003444:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8003446:	688a      	ldr	r2, [r1, #8]
 8003448:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800344c:	4322      	orrs	r2, r4
 800344e:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003450:	065a      	lsls	r2, r3, #25
 8003452:	d509      	bpl.n	8003468 <UART_AdvFeatureConfig+0x88>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003454:	6801      	ldr	r1, [r0, #0]
 8003456:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8003458:	684a      	ldr	r2, [r1, #4]
 800345a:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800345e:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003460:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003464:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003466:	d00b      	beq.n	8003480 <UART_AdvFeatureConfig+0xa0>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003468:	061b      	lsls	r3, r3, #24
 800346a:	d506      	bpl.n	800347a <UART_AdvFeatureConfig+0x9a>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800346c:	6802      	ldr	r2, [r0, #0]
 800346e:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8003470:	6853      	ldr	r3, [r2, #4]
 8003472:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8003476:	430b      	orrs	r3, r1
 8003478:	6053      	str	r3, [r2, #4]
  }
}
 800347a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800347e:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003480:	684a      	ldr	r2, [r1, #4]
 8003482:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8003484:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8003488:	4322      	orrs	r2, r4
 800348a:	604a      	str	r2, [r1, #4]
 800348c:	e7ec      	b.n	8003468 <UART_AdvFeatureConfig+0x88>
 800348e:	bf00      	nop

08003490 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003490:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003492:	2300      	movs	r3, #0
{
 8003494:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003496:	67c3      	str	r3, [r0, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8003498:	f7fe fcec 	bl	8001e74 <HAL_GetTick>

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800349c:	6823      	ldr	r3, [r4, #0]
 800349e:	681a      	ldr	r2, [r3, #0]
 80034a0:	0711      	lsls	r1, r2, #28
  tickstart = HAL_GetTick();
 80034a2:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80034a4:	d40a      	bmi.n	80034bc <UART_CheckIdleState+0x2c>
      return HAL_TIMEOUT;
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80034a6:	681a      	ldr	r2, [r3, #0]
 80034a8:	0752      	lsls	r2, r2, #29
 80034aa:	d428      	bmi.n	80034fe <UART_CheckIdleState+0x6e>
      return HAL_TIMEOUT;
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80034ac:	2320      	movs	r3, #32
 80034ae:	6763      	str	r3, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;

  __HAL_UNLOCK(huart);

  return HAL_OK;
 80034b0:	2000      	movs	r0, #0
  huart->RxState = HAL_UART_STATE_READY;
 80034b2:	67a3      	str	r3, [r4, #120]	; 0x78
          huart->gState = HAL_UART_STATE_READY;
          huart->RxState = HAL_UART_STATE_READY;
          huart->ErrorCode = HAL_UART_ERROR_RTO;

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80034b4:	2300      	movs	r3, #0
 80034b6:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
}
 80034ba:	bd38      	pop	{r3, r4, r5, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80034bc:	69da      	ldr	r2, [r3, #28]
 80034be:	0292      	lsls	r2, r2, #10
 80034c0:	d4f1      	bmi.n	80034a6 <UART_CheckIdleState+0x16>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034c2:	f7fe fcd7 	bl	8001e74 <HAL_GetTick>
 80034c6:	1b43      	subs	r3, r0, r5
 80034c8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80034cc:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034ce:	d227      	bcs.n	8003520 <UART_CheckIdleState+0x90>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80034d0:	681a      	ldr	r2, [r3, #0]
 80034d2:	0750      	lsls	r0, r2, #29
 80034d4:	d5f2      	bpl.n	80034bc <UART_CheckIdleState+0x2c>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80034d6:	69da      	ldr	r2, [r3, #28]
 80034d8:	0511      	lsls	r1, r2, #20
 80034da:	d5ef      	bpl.n	80034bc <UART_CheckIdleState+0x2c>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80034dc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80034e0:	621a      	str	r2, [r3, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80034e2:	6819      	ldr	r1, [r3, #0]
 80034e4:	f421 71d0 	bic.w	r1, r1, #416	; 0x1a0
 80034e8:	6019      	str	r1, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80034ea:	6899      	ldr	r1, [r3, #8]
          huart->gState = HAL_UART_STATE_READY;
 80034ec:	2220      	movs	r2, #32
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80034ee:	f021 0101 	bic.w	r1, r1, #1
 80034f2:	6099      	str	r1, [r3, #8]
      return HAL_TIMEOUT;
 80034f4:	2003      	movs	r0, #3
          huart->gState = HAL_UART_STATE_READY;
 80034f6:	6762      	str	r2, [r4, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 80034f8:	67a2      	str	r2, [r4, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80034fa:	67e2      	str	r2, [r4, #124]	; 0x7c

          return HAL_TIMEOUT;
 80034fc:	e7da      	b.n	80034b4 <UART_CheckIdleState+0x24>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80034fe:	69db      	ldr	r3, [r3, #28]
 8003500:	0258      	lsls	r0, r3, #9
 8003502:	d4d3      	bmi.n	80034ac <UART_CheckIdleState+0x1c>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003504:	f7fe fcb6 	bl	8001e74 <HAL_GetTick>
 8003508:	1b43      	subs	r3, r0, r5
 800350a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800350e:	6823      	ldr	r3, [r4, #0]
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003510:	d206      	bcs.n	8003520 <UART_CheckIdleState+0x90>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003512:	681a      	ldr	r2, [r3, #0]
 8003514:	0751      	lsls	r1, r2, #29
 8003516:	d5f2      	bpl.n	80034fe <UART_CheckIdleState+0x6e>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003518:	69da      	ldr	r2, [r3, #28]
 800351a:	0512      	lsls	r2, r2, #20
 800351c:	d5ef      	bpl.n	80034fe <UART_CheckIdleState+0x6e>
 800351e:	e7dd      	b.n	80034dc <UART_CheckIdleState+0x4c>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003520:	681a      	ldr	r2, [r3, #0]
 8003522:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003526:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003528:	689a      	ldr	r2, [r3, #8]
 800352a:	f022 0201 	bic.w	r2, r2, #1
 800352e:	609a      	str	r2, [r3, #8]
          __HAL_UNLOCK(huart);
 8003530:	2300      	movs	r3, #0
        huart->gState = HAL_UART_STATE_READY;
 8003532:	2120      	movs	r1, #32
          __HAL_UNLOCK(huart);
 8003534:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
        huart->gState = HAL_UART_STATE_READY;
 8003538:	6761      	str	r1, [r4, #116]	; 0x74
      return HAL_TIMEOUT;
 800353a:	2003      	movs	r0, #3
        huart->RxState = HAL_UART_STATE_READY;
 800353c:	67a1      	str	r1, [r4, #120]	; 0x78
}
 800353e:	bd38      	pop	{r3, r4, r5, pc}

08003540 <HAL_UART_Init>:
  if (huart == NULL)
 8003540:	b370      	cbz	r0, 80035a0 <HAL_UART_Init+0x60>
  if (huart->gState == HAL_UART_STATE_RESET)
 8003542:	6f43      	ldr	r3, [r0, #116]	; 0x74
{
 8003544:	b510      	push	{r4, lr}
 8003546:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8003548:	b32b      	cbz	r3, 8003596 <HAL_UART_Init+0x56>
  __HAL_UART_DISABLE(huart);
 800354a:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800354c:	2324      	movs	r3, #36	; 0x24
 800354e:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 8003550:	6813      	ldr	r3, [r2, #0]
 8003552:	f023 0301 	bic.w	r3, r3, #1
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003556:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8003558:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800355a:	f7ff fddd 	bl	8003118 <UART_SetConfig>
 800355e:	2801      	cmp	r0, #1
 8003560:	d017      	beq.n	8003592 <HAL_UART_Init+0x52>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003562:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003564:	b98b      	cbnz	r3, 800358a <HAL_UART_Init+0x4a>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003566:	6823      	ldr	r3, [r4, #0]
 8003568:	685a      	ldr	r2, [r3, #4]
 800356a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800356e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003570:	689a      	ldr	r2, [r3, #8]
 8003572:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003576:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8003578:	681a      	ldr	r2, [r3, #0]
 800357a:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 800357e:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8003580:	601a      	str	r2, [r3, #0]
}
 8003582:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 8003586:	f7ff bf83 	b.w	8003490 <UART_CheckIdleState>
    UART_AdvFeatureConfig(huart);
 800358a:	4620      	mov	r0, r4
 800358c:	f7ff ff28 	bl	80033e0 <UART_AdvFeatureConfig>
 8003590:	e7e9      	b.n	8003566 <HAL_UART_Init+0x26>
}
 8003592:	2001      	movs	r0, #1
 8003594:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8003596:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 800359a:	f7fe fb2d 	bl	8001bf8 <HAL_UART_MspInit>
 800359e:	e7d4      	b.n	800354a <HAL_UART_Init+0xa>
}
 80035a0:	2001      	movs	r0, #1
 80035a2:	4770      	bx	lr

080035a4 <UART_WaitOnFlagUntilTimeout>:
{
 80035a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80035a8:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80035ac:	6804      	ldr	r4, [r0, #0]
{
 80035ae:	4607      	mov	r7, r0
 80035b0:	460e      	mov	r6, r1
 80035b2:	4615      	mov	r5, r2
 80035b4:	4699      	mov	r9, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80035b6:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
 80035ba:	d10a      	bne.n	80035d2 <UART_WaitOnFlagUntilTimeout+0x2e>
 80035bc:	69e3      	ldr	r3, [r4, #28]
 80035be:	ea36 0303 	bics.w	r3, r6, r3
 80035c2:	bf0c      	ite	eq
 80035c4:	2301      	moveq	r3, #1
 80035c6:	2300      	movne	r3, #0
 80035c8:	429d      	cmp	r5, r3
 80035ca:	d0f7      	beq.n	80035bc <UART_WaitOnFlagUntilTimeout+0x18>
        }
      }
    }
  }
  return HAL_OK;
 80035cc:	2000      	movs	r0, #0
}
 80035ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80035d2:	69e2      	ldr	r2, [r4, #28]
 80035d4:	ea36 0202 	bics.w	r2, r6, r2
 80035d8:	bf0c      	ite	eq
 80035da:	2301      	moveq	r3, #1
 80035dc:	2300      	movne	r3, #0
 80035de:	429d      	cmp	r5, r3
 80035e0:	d1f4      	bne.n	80035cc <UART_WaitOnFlagUntilTimeout+0x28>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035e2:	f7fe fc47 	bl	8001e74 <HAL_GetTick>
 80035e6:	eba0 0009 	sub.w	r0, r0, r9
 80035ea:	4540      	cmp	r0, r8
 80035ec:	d81d      	bhi.n	800362a <UART_WaitOnFlagUntilTimeout+0x86>
 80035ee:	f1b8 0f00 	cmp.w	r8, #0
 80035f2:	d01a      	beq.n	800362a <UART_WaitOnFlagUntilTimeout+0x86>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80035f4:	683c      	ldr	r4, [r7, #0]
 80035f6:	6823      	ldr	r3, [r4, #0]
 80035f8:	0759      	lsls	r1, r3, #29
 80035fa:	d5dc      	bpl.n	80035b6 <UART_WaitOnFlagUntilTimeout+0x12>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80035fc:	69e3      	ldr	r3, [r4, #28]
 80035fe:	051a      	lsls	r2, r3, #20
 8003600:	d5d9      	bpl.n	80035b6 <UART_WaitOnFlagUntilTimeout+0x12>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003602:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003606:	6223      	str	r3, [r4, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003608:	6822      	ldr	r2, [r4, #0]
 800360a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800360e:	6022      	str	r2, [r4, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003610:	68a2      	ldr	r2, [r4, #8]
          huart->gState = HAL_UART_STATE_READY;
 8003612:	2320      	movs	r3, #32
          __HAL_UNLOCK(huart);
 8003614:	2100      	movs	r1, #0
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003616:	f022 0201 	bic.w	r2, r2, #1
 800361a:	60a2      	str	r2, [r4, #8]
          return HAL_TIMEOUT;
 800361c:	2003      	movs	r0, #3
          huart->gState = HAL_UART_STATE_READY;
 800361e:	677b      	str	r3, [r7, #116]	; 0x74
          __HAL_UNLOCK(huart);
 8003620:	f887 1070 	strb.w	r1, [r7, #112]	; 0x70
          huart->RxState = HAL_UART_STATE_READY;
 8003624:	67bb      	str	r3, [r7, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003626:	67fb      	str	r3, [r7, #124]	; 0x7c
          return HAL_TIMEOUT;
 8003628:	e7d1      	b.n	80035ce <UART_WaitOnFlagUntilTimeout+0x2a>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	681a      	ldr	r2, [r3, #0]
 800362e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003632:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003634:	689a      	ldr	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8003636:	2120      	movs	r1, #32
        __HAL_UNLOCK(huart);
 8003638:	2400      	movs	r4, #0
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800363a:	f022 0201 	bic.w	r2, r2, #1
 800363e:	609a      	str	r2, [r3, #8]
        __HAL_UNLOCK(huart);
 8003640:	2003      	movs	r0, #3
        huart->gState = HAL_UART_STATE_READY;
 8003642:	6779      	str	r1, [r7, #116]	; 0x74
        __HAL_UNLOCK(huart);
 8003644:	f887 4070 	strb.w	r4, [r7, #112]	; 0x70
        huart->RxState = HAL_UART_STATE_READY;
 8003648:	67b9      	str	r1, [r7, #120]	; 0x78
        return HAL_TIMEOUT;
 800364a:	e7c0      	b.n	80035ce <UART_WaitOnFlagUntilTimeout+0x2a>

0800364c <HAL_UART_Transmit>:
{
 800364c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003650:	4605      	mov	r5, r0
  if (huart->gState == HAL_UART_STATE_READY)
 8003652:	6f40      	ldr	r0, [r0, #116]	; 0x74
 8003654:	2820      	cmp	r0, #32
{
 8003656:	b082      	sub	sp, #8
  if (huart->gState == HAL_UART_STATE_READY)
 8003658:	d175      	bne.n	8003746 <HAL_UART_Transmit+0xfa>
    if ((pData == NULL) || (Size == 0U))
 800365a:	468a      	mov	sl, r1
 800365c:	2900      	cmp	r1, #0
 800365e:	d045      	beq.n	80036ec <HAL_UART_Transmit+0xa0>
 8003660:	4614      	mov	r4, r2
 8003662:	2a00      	cmp	r2, #0
 8003664:	d042      	beq.n	80036ec <HAL_UART_Transmit+0xa0>
 8003666:	461e      	mov	r6, r3
    __HAL_LOCK(huart);
 8003668:	f895 3070 	ldrb.w	r3, [r5, #112]	; 0x70
 800366c:	2b01      	cmp	r3, #1
 800366e:	d06a      	beq.n	8003746 <HAL_UART_Transmit+0xfa>
 8003670:	2301      	movs	r3, #1
 8003672:	f885 3070 	strb.w	r3, [r5, #112]	; 0x70
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003676:	f04f 0800 	mov.w	r8, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800367a:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800367c:	f8c5 807c 	str.w	r8, [r5, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003680:	676b      	str	r3, [r5, #116]	; 0x74
    tickstart = HAL_GetTick();
 8003682:	f7fe fbf7 	bl	8001e74 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003686:	68ab      	ldr	r3, [r5, #8]
    huart->TxXferSize  = Size;
 8003688:	f8a5 4050 	strh.w	r4, [r5, #80]	; 0x50
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800368c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    huart->TxXferCount = Size;
 8003690:	f8a5 4052 	strh.w	r4, [r5, #82]	; 0x52
    tickstart = HAL_GetTick();
 8003694:	4607      	mov	r7, r0
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003696:	d05a      	beq.n	800374e <HAL_UART_Transmit+0x102>
    while (huart->TxXferCount > 0U)
 8003698:	f8b5 3052 	ldrh.w	r3, [r5, #82]	; 0x52
    __HAL_UNLOCK(huart);
 800369c:	2200      	movs	r2, #0
    while (huart->TxXferCount > 0U)
 800369e:	b29b      	uxth	r3, r3
    __HAL_UNLOCK(huart);
 80036a0:	f885 2070 	strb.w	r2, [r5, #112]	; 0x70
    while (huart->TxXferCount > 0U)
 80036a4:	b1b3      	cbz	r3, 80036d4 <HAL_UART_Transmit+0x88>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80036a6:	682c      	ldr	r4, [r5, #0]
 80036a8:	1c72      	adds	r2, r6, #1
 80036aa:	d123      	bne.n	80036f4 <HAL_UART_Transmit+0xa8>
 80036ac:	69e2      	ldr	r2, [r4, #28]
 80036ae:	0613      	lsls	r3, r2, #24
 80036b0:	d5fc      	bpl.n	80036ac <HAL_UART_Transmit+0x60>
      if (pdata8bits == NULL)
 80036b2:	f1ba 0f00 	cmp.w	sl, #0
 80036b6:	d041      	beq.n	800373c <HAL_UART_Transmit+0xf0>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80036b8:	f81a 3b01 	ldrb.w	r3, [sl], #1
 80036bc:	8523      	strh	r3, [r4, #40]	; 0x28
      huart->TxXferCount--;
 80036be:	f8b5 3052 	ldrh.w	r3, [r5, #82]	; 0x52
 80036c2:	3b01      	subs	r3, #1
 80036c4:	b29b      	uxth	r3, r3
 80036c6:	f8a5 3052 	strh.w	r3, [r5, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80036ca:	f8b5 3052 	ldrh.w	r3, [r5, #82]	; 0x52
 80036ce:	b29b      	uxth	r3, r3
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d1e9      	bne.n	80036a8 <HAL_UART_Transmit+0x5c>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80036d4:	9600      	str	r6, [sp, #0]
 80036d6:	463b      	mov	r3, r7
 80036d8:	2200      	movs	r2, #0
 80036da:	2140      	movs	r1, #64	; 0x40
 80036dc:	4628      	mov	r0, r5
 80036de:	f7ff ff61 	bl	80035a4 <UART_WaitOnFlagUntilTimeout>
 80036e2:	2800      	cmp	r0, #0
 80036e4:	d14c      	bne.n	8003780 <HAL_UART_Transmit+0x134>
    huart->gState = HAL_UART_STATE_READY;
 80036e6:	2320      	movs	r3, #32
 80036e8:	676b      	str	r3, [r5, #116]	; 0x74
    return HAL_OK;
 80036ea:	e000      	b.n	80036ee <HAL_UART_Transmit+0xa2>
      return  HAL_ERROR;
 80036ec:	2001      	movs	r0, #1
}
 80036ee:	b002      	add	sp, #8
 80036f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80036f4:	69e3      	ldr	r3, [r4, #28]
 80036f6:	f013 0980 	ands.w	r9, r3, #128	; 0x80
 80036fa:	d1da      	bne.n	80036b2 <HAL_UART_Transmit+0x66>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036fc:	f7fe fbba 	bl	8001e74 <HAL_GetTick>
 8003700:	1bc0      	subs	r0, r0, r7
 8003702:	4286      	cmp	r6, r0
 8003704:	d329      	bcc.n	800375a <HAL_UART_Transmit+0x10e>
 8003706:	b346      	cbz	r6, 800375a <HAL_UART_Transmit+0x10e>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003708:	682c      	ldr	r4, [r5, #0]
 800370a:	6823      	ldr	r3, [r4, #0]
 800370c:	0758      	lsls	r0, r3, #29
 800370e:	d5cb      	bpl.n	80036a8 <HAL_UART_Transmit+0x5c>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003710:	69e3      	ldr	r3, [r4, #28]
 8003712:	0519      	lsls	r1, r3, #20
 8003714:	d5c8      	bpl.n	80036a8 <HAL_UART_Transmit+0x5c>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003716:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800371a:	6223      	str	r3, [r4, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800371c:	6822      	ldr	r2, [r4, #0]
 800371e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003722:	6022      	str	r2, [r4, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003724:	68a2      	ldr	r2, [r4, #8]
          huart->gState = HAL_UART_STATE_READY;
 8003726:	2320      	movs	r3, #32
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003728:	f022 0201 	bic.w	r2, r2, #1
 800372c:	60a2      	str	r2, [r4, #8]
        return HAL_TIMEOUT;
 800372e:	2003      	movs	r0, #3
          huart->gState = HAL_UART_STATE_READY;
 8003730:	676b      	str	r3, [r5, #116]	; 0x74
          __HAL_UNLOCK(huart);
 8003732:	f885 9070 	strb.w	r9, [r5, #112]	; 0x70
          huart->RxState = HAL_UART_STATE_READY;
 8003736:	67ab      	str	r3, [r5, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003738:	67eb      	str	r3, [r5, #124]	; 0x7c
          return HAL_TIMEOUT;
 800373a:	e7d8      	b.n	80036ee <HAL_UART_Transmit+0xa2>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800373c:	f838 3b02 	ldrh.w	r3, [r8], #2
 8003740:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003744:	e7ba      	b.n	80036bc <HAL_UART_Transmit+0x70>
    return HAL_BUSY;
 8003746:	2002      	movs	r0, #2
}
 8003748:	b002      	add	sp, #8
 800374a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800374e:	692b      	ldr	r3, [r5, #16]
 8003750:	2b00      	cmp	r3, #0
 8003752:	d1a1      	bne.n	8003698 <HAL_UART_Transmit+0x4c>
 8003754:	46d0      	mov	r8, sl
      pdata8bits  = NULL;
 8003756:	469a      	mov	sl, r3
 8003758:	e79e      	b.n	8003698 <HAL_UART_Transmit+0x4c>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800375a:	682b      	ldr	r3, [r5, #0]
 800375c:	681a      	ldr	r2, [r3, #0]
 800375e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003762:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003764:	689a      	ldr	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8003766:	2120      	movs	r1, #32
        __HAL_UNLOCK(huart);
 8003768:	2400      	movs	r4, #0
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800376a:	f022 0201 	bic.w	r2, r2, #1
        return HAL_TIMEOUT;
 800376e:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003770:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8003772:	6769      	str	r1, [r5, #116]	; 0x74
        __HAL_UNLOCK(huart);
 8003774:	f885 4070 	strb.w	r4, [r5, #112]	; 0x70
        huart->RxState = HAL_UART_STATE_READY;
 8003778:	67a9      	str	r1, [r5, #120]	; 0x78
}
 800377a:	b002      	add	sp, #8
 800377c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      return HAL_TIMEOUT;
 8003780:	2003      	movs	r0, #3
 8003782:	e7b4      	b.n	80036ee <HAL_UART_Transmit+0xa2>

08003784 <TfLiteIntArrayGetSizeInBytes>:
#include <string.h>
#endif  // TF_LITE_STATIC_MEMORY

int TfLiteIntArrayGetSizeInBytes(int size) {
  static TfLiteIntArray dummy;
  return sizeof(dummy) + sizeof(dummy.data[0]) * size;
 8003784:	3001      	adds	r0, #1
}
 8003786:	0080      	lsls	r0, r0, #2
 8003788:	4770      	bx	lr
 800378a:	bf00      	nop

0800378c <TfLiteTypeGetName>:
  tensor->bytes = num_bytes;
}
#endif  // TF_LITE_STATIC_MEMORY

const char* TfLiteTypeGetName(TfLiteType type) {
  switch (type) {
 800378c:	280c      	cmp	r0, #12
 800378e:	bf9a      	itte	ls
 8003790:	4b02      	ldrls	r3, [pc, #8]	; (800379c <TfLiteTypeGetName+0x10>)
 8003792:	f853 0020 	ldrls.w	r0, [r3, r0, lsl #2]
const char* TfLiteTypeGetName(TfLiteType type) {
 8003796:	4802      	ldrhi	r0, [pc, #8]	; (80037a0 <TfLiteTypeGetName+0x14>)
      return "FLOAT16";
    case kTfLiteFloat64:
      return "FLOAT64";
  }
  return "Unknown type";
}
 8003798:	4770      	bx	lr
 800379a:	bf00      	nop
 800379c:	08014b80 	.word	0x08014b80
 80037a0:	08014b00 	.word	0x08014b00

080037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>:
#include "tensorflow/lite/core/api/error_reporter.h"
#include <cstdarg>

namespace tflite {

int ErrorReporter::Report(const char* format, ...) {
 80037a4:	b40e      	push	{r1, r2, r3}
 80037a6:	b500      	push	{lr}
 80037a8:	b082      	sub	sp, #8
 80037aa:	aa03      	add	r2, sp, #12
  va_list args;
  va_start(args, format);
  int code = Report(format, args);
 80037ac:	6803      	ldr	r3, [r0, #0]
int ErrorReporter::Report(const char* format, ...) {
 80037ae:	f852 1b04 	ldr.w	r1, [r2], #4
  int code = Report(format, args);
 80037b2:	689b      	ldr	r3, [r3, #8]
  va_start(args, format);
 80037b4:	9201      	str	r2, [sp, #4]
  int code = Report(format, args);
 80037b6:	4798      	blx	r3
  va_end(args);
  return code;
}
 80037b8:	b002      	add	sp, #8
 80037ba:	f85d eb04 	ldr.w	lr, [sp], #4
 80037be:	b003      	add	sp, #12
 80037c0:	4770      	bx	lr
 80037c2:	bf00      	nop

080037c4 <_ZN6tflite13ErrorReporter11ReportErrorEPvPKcz>:

// TODO(aselle): Make the name of ReportError on context the same, so
// we can use the ensure functions w/o a context and w/ a reporter.
int ErrorReporter::ReportError(void*, const char* format, ...) {
 80037c4:	b40c      	push	{r2, r3}
 80037c6:	b500      	push	{lr}
 80037c8:	b083      	sub	sp, #12
 80037ca:	aa04      	add	r2, sp, #16
  va_list args;
  va_start(args, format);
  int code = Report(format, args);
 80037cc:	6803      	ldr	r3, [r0, #0]
int ErrorReporter::ReportError(void*, const char* format, ...) {
 80037ce:	f852 1b04 	ldr.w	r1, [r2], #4
  int code = Report(format, args);
 80037d2:	689b      	ldr	r3, [r3, #8]
  va_start(args, format);
 80037d4:	9201      	str	r2, [sp, #4]
  int code = Report(format, args);
 80037d6:	4798      	blx	r3
  va_end(args);
  return code;
}
 80037d8:	b003      	add	sp, #12
 80037da:	f85d eb04 	ldr.w	lr, [sp], #4
 80037de:	b002      	add	sp, #8
 80037e0:	4770      	bx	lr
 80037e2:	bf00      	nop

080037e4 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE>:
}  // NOLINT[readability/fn_size]
#endif  // !defined(TF_LITE_STATIC_MEMORY)
}  // namespace

TfLiteStatus ConvertTensorType(TensorType tensor_type, TfLiteType* type,
                               ErrorReporter* error_reporter) {
 80037e4:	b508      	push	{r3, lr}
 80037e6:	468c      	mov	ip, r1
 80037e8:	4613      	mov	r3, r2
  switch (tensor_type) {
 80037ea:	280b      	cmp	r0, #11
 80037ec:	d836      	bhi.n	800385c <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x78>
 80037ee:	e8df f000 	tbb	[pc, r0]
 80037f2:	0d0a      	.short	0x0d0a
 80037f4:	1d191511 	.word	0x1d191511
 80037f8:	2d292521 	.word	0x2d292521
 80037fc:	0631      	.short	0x0631
      return kTfLiteOk;
    case TensorType_COMPLEX64:
      *type = kTfLiteComplex64;
      return kTfLiteOk;
    case TensorType_COMPLEX128:
      *type = kTfLiteComplex128;
 80037fe:	230c      	movs	r3, #12
 8003800:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
 8003802:	2000      	movs	r0, #0
      *type = kTfLiteNoType;
      TF_LITE_REPORT_ERROR(error_reporter,
                           "Unsupported data type %d in tensor\n", tensor_type);
      return kTfLiteError;
  }
}
 8003804:	bd08      	pop	{r3, pc}
      *type = kTfLiteFloat32;
 8003806:	2301      	movs	r3, #1
 8003808:	700b      	strb	r3, [r1, #0]
}
 800380a:	bd08      	pop	{r3, pc}
      *type = kTfLiteFloat16;
 800380c:	230a      	movs	r3, #10
 800380e:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
 8003810:	2000      	movs	r0, #0
}
 8003812:	bd08      	pop	{r3, pc}
      *type = kTfLiteInt32;
 8003814:	2302      	movs	r3, #2
 8003816:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
 8003818:	2000      	movs	r0, #0
}
 800381a:	bd08      	pop	{r3, pc}
      *type = kTfLiteUInt8;
 800381c:	2303      	movs	r3, #3
 800381e:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
 8003820:	2000      	movs	r0, #0
}
 8003822:	bd08      	pop	{r3, pc}
      *type = kTfLiteInt64;
 8003824:	2304      	movs	r3, #4
 8003826:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
 8003828:	2000      	movs	r0, #0
}
 800382a:	bd08      	pop	{r3, pc}
      *type = kTfLiteString;
 800382c:	2305      	movs	r3, #5
 800382e:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
 8003830:	2000      	movs	r0, #0
}
 8003832:	bd08      	pop	{r3, pc}
      *type = kTfLiteBool;
 8003834:	2306      	movs	r3, #6
 8003836:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
 8003838:	2000      	movs	r0, #0
}
 800383a:	bd08      	pop	{r3, pc}
      *type = kTfLiteInt16;
 800383c:	2307      	movs	r3, #7
 800383e:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
 8003840:	2000      	movs	r0, #0
}
 8003842:	bd08      	pop	{r3, pc}
      *type = kTfLiteComplex64;
 8003844:	2308      	movs	r3, #8
 8003846:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
 8003848:	2000      	movs	r0, #0
}
 800384a:	bd08      	pop	{r3, pc}
      *type = kTfLiteInt8;
 800384c:	2309      	movs	r3, #9
 800384e:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
 8003850:	2000      	movs	r0, #0
}
 8003852:	bd08      	pop	{r3, pc}
      *type = kTfLiteFloat64;
 8003854:	230b      	movs	r3, #11
 8003856:	700b      	strb	r3, [r1, #0]
      return kTfLiteOk;
 8003858:	2000      	movs	r0, #0
}
 800385a:	bd08      	pop	{r3, pc}
      *type = kTfLiteNoType;
 800385c:	2200      	movs	r2, #0
 800385e:	f88c 2000 	strb.w	r2, [ip]
      TF_LITE_REPORT_ERROR(error_reporter,
 8003862:	4903      	ldr	r1, [pc, #12]	; (8003870 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE+0x8c>)
 8003864:	4602      	mov	r2, r0
 8003866:	4618      	mov	r0, r3
 8003868:	f7ff ff9c 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
 800386c:	2001      	movs	r0, #1
}
 800386e:	bd08      	pop	{r3, pc}
 8003870:	08014bb4 	.word	0x08014bb4

08003874 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
  *builtin_data = params.release();
  return kTfLiteOk;
}

TfLiteStatus ParseConv2D(const Operator* op, ErrorReporter* error_reporter,
                         BuiltinDataAllocator* allocator, void** builtin_data) {
 8003874:	b570      	push	{r4, r5, r6, lr}
  TFLITE_DCHECK(op != nullptr);
 8003876:	2800      	cmp	r0, #0
 8003878:	d06a      	beq.n	8003950 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xdc>
  TFLITE_DCHECK(error_reporter != nullptr);
 800387a:	2900      	cmp	r1, #0
 800387c:	d068      	beq.n	8003950 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xdc>
  TFLITE_DCHECK(allocator != nullptr);
 800387e:	4615      	mov	r5, r2
 8003880:	2a00      	cmp	r2, #0
 8003882:	d065      	beq.n	8003950 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xdc>
  TFLITE_DCHECK(builtin_data != nullptr);
 8003884:	461e      	mov	r6, r3
 8003886:	2b00      	cmp	r3, #0
 8003888:	d062      	beq.n	8003950 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xdc>
  template <typename T>
  T* AllocatePOD() {
    // TODO(b/154346074): Change this to is_trivially_destructible when all
    // platform targets support that properly.
    static_assert(std::is_pod<T>::value, "Builtin data structure must be POD.");
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
 800388a:	6813      	ldr	r3, [r2, #0]
 800388c:	4604      	mov	r4, r0
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	2204      	movs	r2, #4
 8003892:	2118      	movs	r1, #24
 8003894:	4628      	mov	r0, r5
 8003896:	4798      	blx	r3
    return data_ - ReadScalar<soffset_t>(data_);
 8003898:	6823      	ldr	r3, [r4, #0]
 800389a:	1ae3      	subs	r3, r4, r3
    return new (allocated_memory) T();
 800389c:	2100      	movs	r1, #0
 800389e:	e9c0 1100 	strd	r1, r1, [r0]
 80038a2:	e9c0 1102 	strd	r1, r1, [r0, #8]
 80038a6:	e9c0 1104 	strd	r1, r1, [r0, #16]
 80038aa:	8819      	ldrh	r1, [r3, #0]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 80038ac:	290a      	cmp	r1, #10
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
 80038ae:	4602      	mov	r2, r0
 80038b0:	d93e      	bls.n	8003930 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xbc>
 80038b2:	8958      	ldrh	r0, [r3, #10]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 80038b4:	2800      	cmp	r0, #0
 80038b6:	d03b      	beq.n	8003930 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xbc>
 80038b8:	5c25      	ldrb	r5, [r4, r0]
  const void *builtin_options() const {
    return GetPointer<const void *>(VT_BUILTIN_OPTIONS);
  }
  template<typename T> const T *builtin_options_as() const;
  const tflite::Conv2DOptions *builtin_options_as_Conv2DOptions() const {
    return builtin_options_type() == tflite::BuiltinOptions_Conv2DOptions ? static_cast<const tflite::Conv2DOptions *>(builtin_options()) : nullptr;
 80038ba:	2d01      	cmp	r5, #1
 80038bc:	d138      	bne.n	8003930 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xbc>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 80038be:	290c      	cmp	r1, #12
 80038c0:	d936      	bls.n	8003930 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xbc>
 80038c2:	899b      	ldrh	r3, [r3, #12]
  }

  template<typename P> P GetPointer(voffset_t field) {
    auto field_offset = GetOptionalFieldOffset(field);
    auto p = data_ + field_offset;
 80038c4:	18e0      	adds	r0, r4, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d032      	beq.n	8003930 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xbc>
 80038ca:	58e1      	ldr	r1, [r4, r3]
    return data_ - ReadScalar<soffset_t>(data_);
 80038cc:	5843      	ldr	r3, [r0, r1]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 80038ce:	4408      	add	r0, r1
    return data_ - ReadScalar<soffset_t>(data_);
 80038d0:	1ac3      	subs	r3, r0, r3
 80038d2:	881c      	ldrh	r4, [r3, #0]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 80038d4:	2c04      	cmp	r4, #4
 80038d6:	d92e      	bls.n	8003936 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc2>
 80038d8:	8899      	ldrh	r1, [r3, #4]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 80038da:	b139      	cbz	r1, 80038ec <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x78>
 80038dc:	5641      	ldrsb	r1, [r0, r1]
  switch (padding) {
 80038de:	b129      	cbz	r1, 80038ec <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x78>
 80038e0:	f1a1 0101 	sub.w	r1, r1, #1
 80038e4:	fab1 f181 	clz	r1, r1
 80038e8:	0949      	lsrs	r1, r1, #5
 80038ea:	004d      	lsls	r5, r1, #1
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 80038ec:	2c06      	cmp	r4, #6
  TF_LITE_ENSURE(error_reporter, params != nullptr);

  const Conv2DOptions* schema_params = op->builtin_options_as_Conv2DOptions();

  if (schema_params != nullptr) {
    params->padding = ConvertPadding(schema_params->padding());
 80038ee:	7015      	strb	r5, [r2, #0]
 80038f0:	d923      	bls.n	800393a <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc6>
 80038f2:	88d9      	ldrh	r1, [r3, #6]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 80038f4:	b101      	cbz	r1, 80038f8 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x84>
 80038f6:	5841      	ldr	r1, [r0, r1]
    params->stride_width = schema_params->stride_w();
 80038f8:	6051      	str	r1, [r2, #4]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 80038fa:	2c08      	cmp	r4, #8
 80038fc:	d91d      	bls.n	800393a <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc6>
 80038fe:	8919      	ldrh	r1, [r3, #8]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 8003900:	b101      	cbz	r1, 8003904 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x90>
 8003902:	5841      	ldr	r1, [r0, r1]
    params->stride_height = schema_params->stride_h();
 8003904:	6091      	str	r1, [r2, #8]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8003906:	2c0a      	cmp	r4, #10
 8003908:	d917      	bls.n	800393a <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc6>
 800390a:	8959      	ldrh	r1, [r3, #10]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800390c:	b1a9      	cbz	r1, 800393a <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc6>
    return static_cast<tflite::ActivationFunctionType>(GetField<int8_t>(VT_FUSED_ACTIVATION_FUNCTION, 0));
 800390e:	5c41      	ldrb	r1, [r0, r1]
 8003910:	1e4d      	subs	r5, r1, #1
 8003912:	2d04      	cmp	r5, #4
 8003914:	d811      	bhi.n	800393a <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc6>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8003916:	2c0c      	cmp	r4, #12
    params->activation =
 8003918:	7311      	strb	r1, [r2, #12]
 800391a:	d912      	bls.n	8003942 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xce>
 800391c:	8999      	ldrh	r1, [r3, #12]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800391e:	b1a9      	cbz	r1, 800394c <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xd8>
 8003920:	5841      	ldr	r1, [r0, r1]
        ConvertActivation(schema_params->fused_activation_function());

    params->dilation_width_factor = schema_params->dilation_w_factor();
 8003922:	6111      	str	r1, [r2, #16]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8003924:	2c0e      	cmp	r4, #14
 8003926:	d90f      	bls.n	8003948 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xd4>
 8003928:	89db      	ldrh	r3, [r3, #14]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800392a:	b16b      	cbz	r3, 8003948 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xd4>
 800392c:	58c3      	ldr	r3, [r0, r3]
    params->dilation_height_factor = schema_params->dilation_h_factor();
 800392e:	6153      	str	r3, [r2, #20]
    // TODO(b/157480169): We should either return kTfLiteError or fill in some
    // reasonable defaults in the params struct. We are not doing so until we
    // better undertand the ramifications of changing the legacy behavior.
  }

  *builtin_data = params.release();
 8003930:	6032      	str	r2, [r6, #0]
  return kTfLiteOk;
}
 8003932:	2000      	movs	r0, #0
 8003934:	bd70      	pop	{r4, r5, r6, pc}
    params->padding = ConvertPadding(schema_params->padding());
 8003936:	2101      	movs	r1, #1
 8003938:	7011      	strb	r1, [r2, #0]
 800393a:	2100      	movs	r1, #0
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800393c:	2c0c      	cmp	r4, #12
    params->activation =
 800393e:	7311      	strb	r1, [r2, #12]
 8003940:	d8ec      	bhi.n	800391c <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa8>
    params->dilation_width_factor = schema_params->dilation_w_factor();
 8003942:	2301      	movs	r3, #1
 8003944:	6113      	str	r3, [r2, #16]
 8003946:	e7f2      	b.n	800392e <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xba>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 8003948:	2301      	movs	r3, #1
 800394a:	e7f0      	b.n	800392e <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xba>
 800394c:	2101      	movs	r1, #1
 800394e:	e7e8      	b.n	8003922 <_ZN6tflite11ParseConv2DEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xae>
  TFLITE_DCHECK(op != nullptr);
 8003950:	f00d fba0 	bl	8011094 <abort>

08003954 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
}

TfLiteStatus ParseFullyConnected(const Operator* op,
                                 ErrorReporter* error_reporter,
                                 BuiltinDataAllocator* allocator,
                                 void** builtin_data) {
 8003954:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  TFLITE_DCHECK(op != nullptr);
 8003958:	2800      	cmp	r0, #0
 800395a:	d060      	beq.n	8003a1e <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xca>
  TFLITE_DCHECK(error_reporter != nullptr);
 800395c:	4688      	mov	r8, r1
 800395e:	2900      	cmp	r1, #0
 8003960:	d05d      	beq.n	8003a1e <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xca>
  TFLITE_DCHECK(allocator != nullptr);
 8003962:	4614      	mov	r4, r2
 8003964:	2a00      	cmp	r2, #0
 8003966:	d05a      	beq.n	8003a1e <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xca>
  TFLITE_DCHECK(builtin_data != nullptr);
 8003968:	461f      	mov	r7, r3
 800396a:	2b00      	cmp	r3, #0
 800396c:	d057      	beq.n	8003a1e <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xca>
 800396e:	6813      	ldr	r3, [r2, #0]
 8003970:	4605      	mov	r5, r0
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	2201      	movs	r2, #1
 8003976:	2104      	movs	r1, #4
 8003978:	4620      	mov	r0, r4
 800397a:	4798      	blx	r3
    return data_ - ReadScalar<soffset_t>(data_);
 800397c:	682b      	ldr	r3, [r5, #0]
 800397e:	1aeb      	subs	r3, r5, r3
    return new (allocated_memory) T();
 8003980:	2200      	movs	r2, #0
 8003982:	6002      	str	r2, [r0, #0]
 8003984:	881a      	ldrh	r2, [r3, #0]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8003986:	2a0a      	cmp	r2, #10
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
 8003988:	4606      	mov	r6, r0
 800398a:	d901      	bls.n	8003990 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x3c>
 800398c:	8959      	ldrh	r1, [r3, #10]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800398e:	b919      	cbnz	r1, 8003998 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x44>
    // TODO(b/157480169): We should either return kTfLiteError or fill in some
    // reasonable defaults in the params struct. We are not doing so until we
    // better undertand the ramifications of changing the legacy behavior.
  }

  *builtin_data = params.release();
 8003990:	603e      	str	r6, [r7, #0]
  return kTfLiteOk;
 8003992:	2000      	movs	r0, #0
}
 8003994:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  }
  const tflite::RNNOptions *builtin_options_as_RNNOptions() const {
    return builtin_options_type() == tflite::BuiltinOptions_RNNOptions ? static_cast<const tflite::RNNOptions *>(builtin_options()) : nullptr;
  }
  const tflite::FullyConnectedOptions *builtin_options_as_FullyConnectedOptions() const {
    return builtin_options_type() == tflite::BuiltinOptions_FullyConnectedOptions ? static_cast<const tflite::FullyConnectedOptions *>(builtin_options()) : nullptr;
 8003998:	5c69      	ldrb	r1, [r5, r1]
 800399a:	2908      	cmp	r1, #8
 800399c:	d1f8      	bne.n	8003990 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x3c>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800399e:	2a0c      	cmp	r2, #12
 80039a0:	d9f6      	bls.n	8003990 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x3c>
 80039a2:	899b      	ldrh	r3, [r3, #12]
    auto p = data_ + field_offset;
 80039a4:	18ea      	adds	r2, r5, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d0f2      	beq.n	8003990 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x3c>
 80039aa:	58e9      	ldr	r1, [r5, r3]
    return data_ - ReadScalar<soffset_t>(data_);
 80039ac:	5853      	ldr	r3, [r2, r1]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 80039ae:	440a      	add	r2, r1
    return data_ - ReadScalar<soffset_t>(data_);
 80039b0:	1ad3      	subs	r3, r2, r3
 80039b2:	8818      	ldrh	r0, [r3, #0]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 80039b4:	2804      	cmp	r0, #4
 80039b6:	d92f      	bls.n	8003a18 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc4>
 80039b8:	8899      	ldrh	r1, [r3, #4]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 80039ba:	b121      	cbz	r1, 80039c6 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x72>
    return static_cast<tflite::ActivationFunctionType>(GetField<int8_t>(VT_FUSED_ACTIVATION_FUNCTION, 0));
 80039bc:	5c51      	ldrb	r1, [r2, r1]
 80039be:	1e4d      	subs	r5, r1, #1
 80039c0:	2d04      	cmp	r5, #4
 80039c2:	bf88      	it	hi
 80039c4:	2100      	movhi	r1, #0
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 80039c6:	2808      	cmp	r0, #8
    params->activation =
 80039c8:	7031      	strb	r1, [r6, #0]
 80039ca:	d925      	bls.n	8003a18 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc4>
 80039cc:	8919      	ldrh	r1, [r3, #8]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 80039ce:	b119      	cbz	r1, 80039d8 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x84>
    return GetField<uint8_t>(VT_KEEP_NUM_DIMS, 0) != 0;
 80039d0:	5c51      	ldrb	r1, [r2, r1]
 80039d2:	3900      	subs	r1, #0
 80039d4:	bf18      	it	ne
 80039d6:	2101      	movne	r1, #1
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 80039d8:	280a      	cmp	r0, #10
    params->keep_num_dims = schema_params->keep_num_dims();
 80039da:	70b1      	strb	r1, [r6, #2]
 80039dc:	d906      	bls.n	80039ec <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x98>
 80039de:	8959      	ldrh	r1, [r3, #10]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 80039e0:	b119      	cbz	r1, 80039ea <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x96>
    return GetField<uint8_t>(VT_ASYMMETRIC_QUANTIZE_INPUTS, 0) != 0;
 80039e2:	5c51      	ldrb	r1, [r2, r1]
 80039e4:	3900      	subs	r1, #0
 80039e6:	bf18      	it	ne
 80039e8:	2101      	movne	r1, #1
    params->asymmetric_quantize_inputs =
 80039ea:	70f1      	strb	r1, [r6, #3]
 80039ec:	88db      	ldrh	r3, [r3, #6]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d0ce      	beq.n	8003990 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x3c>
 80039f2:	56d3      	ldrsb	r3, [r2, r3]
    switch (schema_params->weights_format()) {
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d0cb      	beq.n	8003990 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x3c>
 80039f8:	2b01      	cmp	r3, #1
 80039fa:	d101      	bne.n	8003a00 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xac>
        params->weights_format =
 80039fc:	7073      	strb	r3, [r6, #1]
        break;
 80039fe:	e7c7      	b.n	8003990 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x3c>
        TF_LITE_REPORT_ERROR(error_reporter,
 8003a00:	4908      	ldr	r1, [pc, #32]	; (8003a24 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xd0>)
 8003a02:	4640      	mov	r0, r8
 8003a04:	f7ff fece 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    void operator()(void* data) { allocator_->Deallocate(data); }
 8003a08:	6823      	ldr	r3, [r4, #0]
 8003a0a:	4620      	mov	r0, r4
 8003a0c:	685b      	ldr	r3, [r3, #4]
 8003a0e:	4631      	mov	r1, r6
 8003a10:	4798      	blx	r3
        return kTfLiteError;
 8003a12:	2001      	movs	r0, #1
}
 8003a14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8003a18:	2806      	cmp	r0, #6
 8003a1a:	d9b9      	bls.n	8003990 <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x3c>
 8003a1c:	e7e6      	b.n	80039ec <_ZN6tflite19ParseFullyConnectedEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x98>
  TFLITE_DCHECK(op != nullptr);
 8003a1e:	f00d fb39 	bl	8011094 <abort>
 8003a22:	bf00      	nop
 8003a24:	08014bd8 	.word	0x08014bd8

08003a28 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
                        void**) {
  return kTfLiteOk;
}

TfLiteStatus ParsePool(const Operator* op, ErrorReporter* error_reporter,
                       BuiltinDataAllocator* allocator, void** builtin_data) {
 8003a28:	b570      	push	{r4, r5, r6, lr}
  TFLITE_DCHECK(op != nullptr);
 8003a2a:	2800      	cmp	r0, #0
 8003a2c:	d062      	beq.n	8003af4 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xcc>
  TFLITE_DCHECK(error_reporter != nullptr);
 8003a2e:	2900      	cmp	r1, #0
 8003a30:	d060      	beq.n	8003af4 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xcc>
  TFLITE_DCHECK(allocator != nullptr);
 8003a32:	4615      	mov	r5, r2
 8003a34:	2a00      	cmp	r2, #0
 8003a36:	d05d      	beq.n	8003af4 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xcc>
  TFLITE_DCHECK(builtin_data != nullptr);
 8003a38:	461e      	mov	r6, r3
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d05a      	beq.n	8003af4 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xcc>
 8003a3e:	6813      	ldr	r3, [r2, #0]
 8003a40:	4604      	mov	r4, r0
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	2204      	movs	r2, #4
 8003a46:	4628      	mov	r0, r5
 8003a48:	2128      	movs	r1, #40	; 0x28
 8003a4a:	4798      	blx	r3
    return new (allocated_memory) T();
 8003a4c:	2228      	movs	r2, #40	; 0x28
 8003a4e:	2100      	movs	r1, #0
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
 8003a50:	4605      	mov	r5, r0
    return new (allocated_memory) T();
 8003a52:	f00e fa95 	bl	8011f80 <memset>
    return data_ - ReadScalar<soffset_t>(data_);
 8003a56:	6823      	ldr	r3, [r4, #0]
 8003a58:	1ae3      	subs	r3, r4, r3
 8003a5a:	881a      	ldrh	r2, [r3, #0]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8003a5c:	2a0a      	cmp	r2, #10
 8003a5e:	d93f      	bls.n	8003ae0 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xb8>
 8003a60:	8959      	ldrh	r1, [r3, #10]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 8003a62:	2900      	cmp	r1, #0
 8003a64:	d03c      	beq.n	8003ae0 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xb8>
    return builtin_options_type() == tflite::BuiltinOptions_Pool2DOptions ? static_cast<const tflite::Pool2DOptions *>(builtin_options()) : nullptr;
 8003a66:	5c61      	ldrb	r1, [r4, r1]
 8003a68:	2905      	cmp	r1, #5
 8003a6a:	d139      	bne.n	8003ae0 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xb8>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8003a6c:	2a0c      	cmp	r2, #12
 8003a6e:	d937      	bls.n	8003ae0 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xb8>
 8003a70:	899b      	ldrh	r3, [r3, #12]
    auto p = data_ + field_offset;
 8003a72:	18e2      	adds	r2, r4, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d033      	beq.n	8003ae0 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xb8>
 8003a78:	58e3      	ldr	r3, [r4, r3]
 8003a7a:	18d1      	adds	r1, r2, r3
    return data_ - ReadScalar<soffset_t>(data_);
 8003a7c:	58d3      	ldr	r3, [r2, r3]
 8003a7e:	1acb      	subs	r3, r1, r3
 8003a80:	881a      	ldrh	r2, [r3, #0]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8003a82:	2a04      	cmp	r2, #4
 8003a84:	d92f      	bls.n	8003ae6 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xbe>
 8003a86:	8898      	ldrh	r0, [r3, #4]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 8003a88:	2800      	cmp	r0, #0
 8003a8a:	d031      	beq.n	8003af0 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc8>
 8003a8c:	5608      	ldrsb	r0, [r1, r0]
  switch (padding) {
 8003a8e:	b378      	cbz	r0, 8003af0 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc8>
 8003a90:	f1a0 0001 	sub.w	r0, r0, #1
 8003a94:	fab0 f080 	clz	r0, r0
 8003a98:	0940      	lsrs	r0, r0, #5
 8003a9a:	0040      	lsls	r0, r0, #1
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8003a9c:	2a06      	cmp	r2, #6
  TF_LITE_ENSURE(error_reporter, params != nullptr);

  const Pool2DOptions* schema_params = op->builtin_options_as_Pool2DOptions();

  if (schema_params != nullptr) {
    params->padding = ConvertPadding(schema_params->padding());
 8003a9e:	7028      	strb	r0, [r5, #0]
 8003aa0:	d923      	bls.n	8003aea <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc2>
 8003aa2:	88d8      	ldrh	r0, [r3, #6]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 8003aa4:	b100      	cbz	r0, 8003aa8 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x80>
 8003aa6:	5808      	ldr	r0, [r1, r0]
    params->stride_width = schema_params->stride_w();
 8003aa8:	6068      	str	r0, [r5, #4]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8003aaa:	2a08      	cmp	r2, #8
 8003aac:	d91d      	bls.n	8003aea <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc2>
 8003aae:	8918      	ldrh	r0, [r3, #8]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 8003ab0:	b100      	cbz	r0, 8003ab4 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x8c>
 8003ab2:	5808      	ldr	r0, [r1, r0]
    params->stride_height = schema_params->stride_h();
 8003ab4:	60a8      	str	r0, [r5, #8]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8003ab6:	2a0a      	cmp	r2, #10
 8003ab8:	d917      	bls.n	8003aea <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc2>
 8003aba:	8958      	ldrh	r0, [r3, #10]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 8003abc:	b100      	cbz	r0, 8003ac0 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x98>
 8003abe:	5808      	ldr	r0, [r1, r0]
    params->filter_width = schema_params->filter_width();
 8003ac0:	60e8      	str	r0, [r5, #12]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8003ac2:	2a0c      	cmp	r2, #12
 8003ac4:	d911      	bls.n	8003aea <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc2>
 8003ac6:	8998      	ldrh	r0, [r3, #12]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 8003ac8:	b100      	cbz	r0, 8003acc <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xa4>
 8003aca:	5808      	ldr	r0, [r1, r0]
    params->filter_height = schema_params->filter_height();
 8003acc:	6128      	str	r0, [r5, #16]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8003ace:	2a0e      	cmp	r2, #14
 8003ad0:	d90b      	bls.n	8003aea <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc2>
 8003ad2:	89db      	ldrh	r3, [r3, #14]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 8003ad4:	b14b      	cbz	r3, 8003aea <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc2>
    return static_cast<tflite::ActivationFunctionType>(GetField<int8_t>(VT_FUSED_ACTIVATION_FUNCTION, 0));
 8003ad6:	5ccb      	ldrb	r3, [r1, r3]
 8003ad8:	1e5a      	subs	r2, r3, #1
 8003ada:	2a04      	cmp	r2, #4
 8003adc:	d805      	bhi.n	8003aea <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xc2>
    params->activation =
 8003ade:	752b      	strb	r3, [r5, #20]
    // TODO(b/157480169): We should either return kTfLiteError or fill in some
    // reasonable defaults in the params struct. We are not doing so until we
    // better undertand the ramifications of changing the legacy behavior.
  }

  *builtin_data = params.release();
 8003ae0:	6035      	str	r5, [r6, #0]
  return kTfLiteOk;
}
 8003ae2:	2000      	movs	r0, #0
 8003ae4:	bd70      	pop	{r4, r5, r6, pc}
    params->padding = ConvertPadding(schema_params->padding());
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	702b      	strb	r3, [r5, #0]
 8003aea:	2300      	movs	r3, #0
    params->activation =
 8003aec:	752b      	strb	r3, [r5, #20]
 8003aee:	e7f7      	b.n	8003ae0 <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xb8>
      return kTfLitePaddingSame;
 8003af0:	2001      	movs	r0, #1
 8003af2:	e7d3      	b.n	8003a9c <_ZN6tflite9ParsePoolEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x74>
  TFLITE_DCHECK(op != nullptr);
 8003af4:	f00d face 	bl	8011094 <abort>

08003af8 <_ZN6tflite12ParseReducerEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
  return kTfLiteOk;
}

TfLiteStatus ParseReducer(const Operator* op, ErrorReporter* error_reporter,
                          BuiltinDataAllocator* allocator,
                          void** builtin_data) {
 8003af8:	b570      	push	{r4, r5, r6, lr}
  TFLITE_DCHECK(op != nullptr);
 8003afa:	2800      	cmp	r0, #0
 8003afc:	d030      	beq.n	8003b60 <_ZN6tflite12ParseReducerEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x68>
  TFLITE_DCHECK(error_reporter != nullptr);
 8003afe:	b379      	cbz	r1, 8003b60 <_ZN6tflite12ParseReducerEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x68>
  TFLITE_DCHECK(allocator != nullptr);
 8003b00:	4615      	mov	r5, r2
 8003b02:	b36a      	cbz	r2, 8003b60 <_ZN6tflite12ParseReducerEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x68>
  TFLITE_DCHECK(builtin_data != nullptr);
 8003b04:	461e      	mov	r6, r3
 8003b06:	b35b      	cbz	r3, 8003b60 <_ZN6tflite12ParseReducerEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x68>
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
 8003b08:	6813      	ldr	r3, [r2, #0]
 8003b0a:	4604      	mov	r4, r0
 8003b0c:	2201      	movs	r2, #1
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	4611      	mov	r1, r2
 8003b12:	4628      	mov	r0, r5
 8003b14:	4798      	blx	r3
    return data_ - ReadScalar<soffset_t>(data_);
 8003b16:	6823      	ldr	r3, [r4, #0]
 8003b18:	1ae3      	subs	r3, r4, r3
    return new (allocated_memory) T();
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	7002      	strb	r2, [r0, #0]
 8003b1e:	881a      	ldrh	r2, [r3, #0]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8003b20:	2a0a      	cmp	r2, #10
 8003b22:	d917      	bls.n	8003b54 <_ZN6tflite12ParseReducerEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x5c>
 8003b24:	8959      	ldrh	r1, [r3, #10]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 8003b26:	b1a9      	cbz	r1, 8003b54 <_ZN6tflite12ParseReducerEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x5c>
  }
  const tflite::TransposeOptions *builtin_options_as_TransposeOptions() const {
    return builtin_options_type() == tflite::BuiltinOptions_TransposeOptions ? static_cast<const tflite::TransposeOptions *>(builtin_options()) : nullptr;
  }
  const tflite::ReducerOptions *builtin_options_as_ReducerOptions() const {
    return builtin_options_type() == tflite::BuiltinOptions_ReducerOptions ? static_cast<const tflite::ReducerOptions *>(builtin_options()) : nullptr;
 8003b28:	5c61      	ldrb	r1, [r4, r1]
 8003b2a:	291b      	cmp	r1, #27
 8003b2c:	d112      	bne.n	8003b54 <_ZN6tflite12ParseReducerEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x5c>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8003b2e:	2a0c      	cmp	r2, #12
 8003b30:	d910      	bls.n	8003b54 <_ZN6tflite12ParseReducerEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x5c>
 8003b32:	899b      	ldrh	r3, [r3, #12]
    auto p = data_ + field_offset;
 8003b34:	18e1      	adds	r1, r4, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8003b36:	b16b      	cbz	r3, 8003b54 <_ZN6tflite12ParseReducerEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x5c>
 8003b38:	58e3      	ldr	r3, [r4, r3]
 8003b3a:	18ca      	adds	r2, r1, r3
    return data_ - ReadScalar<soffset_t>(data_);
 8003b3c:	58cb      	ldr	r3, [r1, r3]
 8003b3e:	1ad3      	subs	r3, r2, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8003b40:	8819      	ldrh	r1, [r3, #0]
 8003b42:	2904      	cmp	r1, #4
 8003b44:	d909      	bls.n	8003b5a <_ZN6tflite12ParseReducerEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x62>
 8003b46:	889b      	ldrh	r3, [r3, #4]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 8003b48:	b11b      	cbz	r3, 8003b52 <_ZN6tflite12ParseReducerEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x5a>
    return GetField<uint8_t>(VT_KEEP_DIMS, 0) != 0;
 8003b4a:	5cd3      	ldrb	r3, [r2, r3]
 8003b4c:	3b00      	subs	r3, #0
 8003b4e:	bf18      	it	ne
 8003b50:	2301      	movne	r3, #1
  TF_LITE_ENSURE(error_reporter, params != nullptr);

  const ReducerOptions* schema_params = op->builtin_options_as_ReducerOptions();

  if (schema_params != nullptr) {
    params->keep_dims = schema_params->keep_dims();
 8003b52:	7003      	strb	r3, [r0, #0]
    // TODO(b/157480169): We should either return kTfLiteError or fill in some
    // reasonable defaults in the params struct. We are not doing so until we
    // better undertand the ramifications of changing the legacy behavior.
  }

  *builtin_data = params.release();
 8003b54:	6030      	str	r0, [r6, #0]
  return kTfLiteOk;
}
 8003b56:	2000      	movs	r0, #0
 8003b58:	bd70      	pop	{r4, r5, r6, pc}
 8003b5a:	2300      	movs	r3, #0
    params->keep_dims = schema_params->keep_dims();
 8003b5c:	7003      	strb	r3, [r0, #0]
 8003b5e:	e7f9      	b.n	8003b54 <_ZN6tflite12ParseReducerEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x5c>
  TFLITE_DCHECK(op != nullptr);
 8003b60:	f00d fa98 	bl	8011094 <abort>

08003b64 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
  return kTfLiteOk;
}

TfLiteStatus ParseReshape(const Operator* op, ErrorReporter* error_reporter,
                          BuiltinDataAllocator* allocator,
                          void** builtin_data) {
 8003b64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  TFLITE_DCHECK(op != nullptr);
 8003b68:	2800      	cmp	r0, #0
 8003b6a:	d066      	beq.n	8003c3a <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xd6>
  TFLITE_DCHECK(error_reporter != nullptr);
 8003b6c:	4688      	mov	r8, r1
 8003b6e:	2900      	cmp	r1, #0
 8003b70:	d063      	beq.n	8003c3a <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xd6>
  TFLITE_DCHECK(allocator != nullptr);
 8003b72:	4614      	mov	r4, r2
 8003b74:	2a00      	cmp	r2, #0
 8003b76:	d060      	beq.n	8003c3a <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xd6>
  TFLITE_DCHECK(builtin_data != nullptr);
 8003b78:	461f      	mov	r7, r3
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d05d      	beq.n	8003c3a <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xd6>
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
 8003b7e:	6813      	ldr	r3, [r2, #0]
 8003b80:	4605      	mov	r5, r0
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	2204      	movs	r2, #4
 8003b86:	2124      	movs	r1, #36	; 0x24
 8003b88:	4620      	mov	r0, r4
 8003b8a:	4798      	blx	r3
    return new (allocated_memory) T();
 8003b8c:	2224      	movs	r2, #36	; 0x24
 8003b8e:	2100      	movs	r1, #0
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
 8003b90:	4606      	mov	r6, r0
    return new (allocated_memory) T();
 8003b92:	f00e f9f5 	bl	8011f80 <memset>
    return data_ - ReadScalar<soffset_t>(data_);
 8003b96:	682b      	ldr	r3, [r5, #0]
 8003b98:	1aeb      	subs	r3, r5, r3
 8003b9a:	881a      	ldrh	r2, [r3, #0]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8003b9c:	2a0a      	cmp	r2, #10
 8003b9e:	d901      	bls.n	8003ba4 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x40>
 8003ba0:	8959      	ldrh	r1, [r3, #10]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 8003ba2:	b919      	cbnz	r1, 8003bac <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x48>
    // TODO(b/157480169): We should either return kTfLiteError or fill in some
    // reasonable defaults in the params struct. We are not doing so until we
    // better undertand the ramifications of changing the legacy behavior.
  }

  *builtin_data = params.release();
 8003ba4:	603e      	str	r6, [r7, #0]
  return kTfLiteOk;
 8003ba6:	2000      	movs	r0, #0
}
 8003ba8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return builtin_options_type() == tflite::BuiltinOptions_ReshapeOptions ? static_cast<const tflite::ReshapeOptions *>(builtin_options()) : nullptr;
 8003bac:	5c69      	ldrb	r1, [r5, r1]
 8003bae:	2911      	cmp	r1, #17
 8003bb0:	d1f8      	bne.n	8003ba4 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x40>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8003bb2:	2a0c      	cmp	r2, #12
 8003bb4:	d9f6      	bls.n	8003ba4 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x40>
 8003bb6:	899a      	ldrh	r2, [r3, #12]
    auto p = data_ + field_offset;
 8003bb8:	18ab      	adds	r3, r5, r2
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8003bba:	2a00      	cmp	r2, #0
 8003bbc:	d0f2      	beq.n	8003ba4 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x40>
 8003bbe:	58a9      	ldr	r1, [r5, r2]
    return data_ - ReadScalar<soffset_t>(data_);
 8003bc0:	585a      	ldr	r2, [r3, r1]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8003bc2:	440b      	add	r3, r1
    return data_ - ReadScalar<soffset_t>(data_);
 8003bc4:	1a9a      	subs	r2, r3, r2
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8003bc6:	8811      	ldrh	r1, [r2, #0]
 8003bc8:	2904      	cmp	r1, #4
 8003bca:	d9eb      	bls.n	8003ba4 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x40>
 8003bcc:	8892      	ldrh	r2, [r2, #4]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8003bce:	2a00      	cmp	r2, #0
 8003bd0:	d0e8      	beq.n	8003ba4 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x40>
 8003bd2:	5899      	ldr	r1, [r3, r2]
    auto p = data_ + field_offset;
 8003bd4:	4413      	add	r3, r2
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8003bd6:	185a      	adds	r2, r3, r1
  uoffset_t size() const { return EndianScalar(length_); }
 8003bd8:	585b      	ldr	r3, [r3, r1]
    if (num_dimensions > max_size_of_buffer / sizeof(int)) {
 8003bda:	2b08      	cmp	r3, #8
 8003bdc:	d820      	bhi.n	8003c20 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xbc>
      for (size_t i = 0; i < num_dimensions; ++i) {
 8003bde:	b1eb      	cbz	r3, 8003c1c <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xb8>
        buffer[i] = flat_vector->Get(i);
 8003be0:	6851      	ldr	r1, [r2, #4]
 8003be2:	6031      	str	r1, [r6, #0]
      for (size_t i = 0; i < num_dimensions; ++i) {
 8003be4:	2b01      	cmp	r3, #1
 8003be6:	d019      	beq.n	8003c1c <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xb8>
        buffer[i] = flat_vector->Get(i);
 8003be8:	6891      	ldr	r1, [r2, #8]
 8003bea:	6071      	str	r1, [r6, #4]
      for (size_t i = 0; i < num_dimensions; ++i) {
 8003bec:	2b02      	cmp	r3, #2
 8003bee:	d015      	beq.n	8003c1c <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xb8>
        buffer[i] = flat_vector->Get(i);
 8003bf0:	68d1      	ldr	r1, [r2, #12]
 8003bf2:	60b1      	str	r1, [r6, #8]
      for (size_t i = 0; i < num_dimensions; ++i) {
 8003bf4:	2b03      	cmp	r3, #3
 8003bf6:	d011      	beq.n	8003c1c <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xb8>
        buffer[i] = flat_vector->Get(i);
 8003bf8:	6911      	ldr	r1, [r2, #16]
 8003bfa:	60f1      	str	r1, [r6, #12]
      for (size_t i = 0; i < num_dimensions; ++i) {
 8003bfc:	2b04      	cmp	r3, #4
 8003bfe:	d00d      	beq.n	8003c1c <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xb8>
        buffer[i] = flat_vector->Get(i);
 8003c00:	6951      	ldr	r1, [r2, #20]
 8003c02:	6131      	str	r1, [r6, #16]
      for (size_t i = 0; i < num_dimensions; ++i) {
 8003c04:	2b05      	cmp	r3, #5
 8003c06:	d009      	beq.n	8003c1c <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xb8>
        buffer[i] = flat_vector->Get(i);
 8003c08:	6991      	ldr	r1, [r2, #24]
 8003c0a:	6171      	str	r1, [r6, #20]
      for (size_t i = 0; i < num_dimensions; ++i) {
 8003c0c:	2b06      	cmp	r3, #6
 8003c0e:	d005      	beq.n	8003c1c <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xb8>
        buffer[i] = flat_vector->Get(i);
 8003c10:	69d1      	ldr	r1, [r2, #28]
 8003c12:	61b1      	str	r1, [r6, #24]
      for (size_t i = 0; i < num_dimensions; ++i) {
 8003c14:	2b08      	cmp	r3, #8
 8003c16:	d101      	bne.n	8003c1c <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xb8>
        buffer[i] = flat_vector->Get(i);
 8003c18:	6a12      	ldr	r2, [r2, #32]
 8003c1a:	61f2      	str	r2, [r6, #28]
      params->num_dimensions = new_shape->size();
 8003c1c:	6233      	str	r3, [r6, #32]
 8003c1e:	e7c1      	b.n	8003ba4 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x40>
      TF_LITE_REPORT_ERROR(
 8003c20:	4a07      	ldr	r2, [pc, #28]	; (8003c40 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xdc>)
 8003c22:	4908      	ldr	r1, [pc, #32]	; (8003c44 <_ZN6tflite12ParseReshapeEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0xe0>)
 8003c24:	4640      	mov	r0, r8
 8003c26:	f7ff fdbd 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    void operator()(void* data) { allocator_->Deallocate(data); }
 8003c2a:	6823      	ldr	r3, [r4, #0]
 8003c2c:	4620      	mov	r0, r4
 8003c2e:	685b      	ldr	r3, [r3, #4]
 8003c30:	4631      	mov	r1, r6
 8003c32:	4798      	blx	r3
 8003c34:	2001      	movs	r0, #1
}
 8003c36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  TFLITE_DCHECK(op != nullptr);
 8003c3a:	f00d fa2b 	bl	8011094 <abort>
 8003c3e:	bf00      	nop
 8003c40:	08014c04 	.word	0x08014c04
 8003c44:	08014c0c 	.word	0x08014c0c

08003c48 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv>:
  return kTfLiteOk;
}

TfLiteStatus ParseSoftmax(const Operator* op, ErrorReporter* error_reporter,
                          BuiltinDataAllocator* allocator,
                          void** builtin_data) {
 8003c48:	b570      	push	{r4, r5, r6, lr}
  TFLITE_DCHECK(op != nullptr);
 8003c4a:	b368      	cbz	r0, 8003ca8 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x60>
  TFLITE_DCHECK(error_reporter != nullptr);
 8003c4c:	b361      	cbz	r1, 8003ca8 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x60>
  TFLITE_DCHECK(allocator != nullptr);
 8003c4e:	4615      	mov	r5, r2
 8003c50:	b352      	cbz	r2, 8003ca8 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x60>
  TFLITE_DCHECK(builtin_data != nullptr);
 8003c52:	461e      	mov	r6, r3
 8003c54:	b343      	cbz	r3, 8003ca8 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x60>
    void* allocated_memory = this->Allocate(sizeof(T), alignof(T));
 8003c56:	6813      	ldr	r3, [r2, #0]
 8003c58:	4604      	mov	r4, r0
 8003c5a:	2204      	movs	r2, #4
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	4611      	mov	r1, r2
 8003c60:	4628      	mov	r0, r5
 8003c62:	4798      	blx	r3
    return data_ - ReadScalar<soffset_t>(data_);
 8003c64:	6823      	ldr	r3, [r4, #0]
 8003c66:	1ae3      	subs	r3, r4, r3
    return new (allocated_memory) T();
 8003c68:	2200      	movs	r2, #0
 8003c6a:	6002      	str	r2, [r0, #0]
 8003c6c:	881a      	ldrh	r2, [r3, #0]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8003c6e:	2a0a      	cmp	r2, #10
 8003c70:	d915      	bls.n	8003c9e <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x56>
 8003c72:	8959      	ldrh	r1, [r3, #10]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 8003c74:	b199      	cbz	r1, 8003c9e <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x56>
    return builtin_options_type() == tflite::BuiltinOptions_SoftmaxOptions ? static_cast<const tflite::SoftmaxOptions *>(builtin_options()) : nullptr;
 8003c76:	5c61      	ldrb	r1, [r4, r1]
 8003c78:	2909      	cmp	r1, #9
 8003c7a:	d110      	bne.n	8003c9e <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x56>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8003c7c:	2a0c      	cmp	r2, #12
 8003c7e:	d90e      	bls.n	8003c9e <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x56>
 8003c80:	899b      	ldrh	r3, [r3, #12]
    auto p = data_ + field_offset;
 8003c82:	18e1      	adds	r1, r4, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8003c84:	b15b      	cbz	r3, 8003c9e <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x56>
 8003c86:	58e3      	ldr	r3, [r4, r3]
 8003c88:	18ca      	adds	r2, r1, r3
    return data_ - ReadScalar<soffset_t>(data_);
 8003c8a:	58cb      	ldr	r3, [r1, r3]
 8003c8c:	1ad3      	subs	r3, r2, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8003c8e:	8819      	ldrh	r1, [r3, #0]
 8003c90:	2904      	cmp	r1, #4
 8003c92:	d907      	bls.n	8003ca4 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x5c>
 8003c94:	889b      	ldrh	r3, [r3, #4]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 8003c96:	b12b      	cbz	r3, 8003ca4 <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x5c>
 8003c98:	441a      	add	r2, r3
 8003c9a:	6813      	ldr	r3, [r2, #0]
  TF_LITE_ENSURE(error_reporter, params != nullptr);

  const SoftmaxOptions* schema_params = op->builtin_options_as_SoftmaxOptions();

  if (schema_params != nullptr) {
    params->beta = schema_params->beta();
 8003c9c:	6003      	str	r3, [r0, #0]
    // TODO(b/157480169): We should either return kTfLiteError or fill in some
    // reasonable defaults in the params struct. We are not doing so until we
    // better undertand the ramifications of changing the legacy behavior.
  }

  *builtin_data = params.release();
 8003c9e:	6030      	str	r0, [r6, #0]
  return kTfLiteOk;
}
 8003ca0:	2000      	movs	r0, #0
 8003ca2:	bd70      	pop	{r4, r5, r6, pc}
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	e7f9      	b.n	8003c9c <_ZN6tflite12ParseSoftmaxEPKNS_8OperatorEPNS_13ErrorReporterEPNS_20BuiltinDataAllocatorEPPv+0x54>
  TFLITE_DCHECK(op != nullptr);
 8003ca8:	f00d f9f4 	bl	8011094 <abort>

08003cac <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration>:

namespace tflite {

TfLiteStatus GetRegistrationFromOpCode(
    const OperatorCode* opcode, const OpResolver& op_resolver,
    ErrorReporter* error_reporter, const TfLiteRegistration** registration) {
 8003cac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003cb0:	461e      	mov	r6, r3
 8003cb2:	4604      	mov	r4, r0
  TfLiteStatus status = kTfLiteOk;
  *registration = nullptr;
 8003cb4:	2300      	movs	r3, #0
 8003cb6:	6033      	str	r3, [r6, #0]
    ErrorReporter* error_reporter, const TfLiteRegistration** registration) {
 8003cb8:	4690      	mov	r8, r2
 8003cba:	460f      	mov	r7, r1
  auto builtin_code = GetBuiltinCode(opcode);
 8003cbc:	f00c fef4 	bl	8010aa8 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE>
    return data_ - ReadScalar<soffset_t>(data_);
 8003cc0:	6823      	ldr	r3, [r4, #0]
 8003cc2:	eba4 0c03 	sub.w	ip, r4, r3
 8003cc6:	4605      	mov	r5, r0
 8003cc8:	f8bc 2000 	ldrh.w	r2, [ip]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8003ccc:	2a08      	cmp	r2, #8
 8003cce:	d902      	bls.n	8003cd6 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x2a>
 8003cd0:	f8bc 3008 	ldrh.w	r3, [ip, #8]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 8003cd4:	b983      	cbnz	r3, 8003cf8 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x4c>
  int version = opcode->version();

  if (builtin_code > BuiltinOperator_MAX ||
 8003cd6:	2d80      	cmp	r5, #128	; 0x80
 8003cd8:	f04f 0901 	mov.w	r9, #1
 8003cdc:	d810      	bhi.n	8003d00 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x54>
        error_reporter,
        "Op builtin_code out of range: %d. Are you using old TFLite binary "
        "with newer model?",
        builtin_code);
    status = kTfLiteError;
  } else if (builtin_code != BuiltinOperator_CUSTOM) {
 8003cde:	2d20      	cmp	r5, #32
 8003ce0:	d016      	beq.n	8003d10 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x64>
    *registration = op_resolver.FindOp(builtin_code, version);
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	4638      	mov	r0, r7
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	464a      	mov	r2, r9
 8003cea:	4629      	mov	r1, r5
 8003cec:	4798      	blx	r3
 8003cee:	6030      	str	r0, [r6, #0]
    if (*registration == nullptr) {
 8003cf0:	b348      	cbz	r0, 8003d46 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x9a>
  TfLiteStatus status = kTfLiteOk;
 8003cf2:	2000      	movs	r0, #0
      // while preparing ops.
      status = kTfLiteError;
    }
  }
  return status;
}
 8003cf4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if (builtin_code > BuiltinOperator_MAX ||
 8003cf8:	2d80      	cmp	r5, #128	; 0x80
 8003cfa:	f854 9003 	ldr.w	r9, [r4, r3]
 8003cfe:	d9ee      	bls.n	8003cde <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x32>
    TF_LITE_REPORT_ERROR(
 8003d00:	4916      	ldr	r1, [pc, #88]	; (8003d5c <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xb0>)
 8003d02:	462a      	mov	r2, r5
 8003d04:	4640      	mov	r0, r8
 8003d06:	f7ff fd4d 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    status = kTfLiteError;
 8003d0a:	2001      	movs	r0, #1
}
 8003d0c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8003d10:	2a06      	cmp	r2, #6
 8003d12:	d911      	bls.n	8003d38 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x8c>
 8003d14:	f8bc 3006 	ldrh.w	r3, [ip, #6]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8003d18:	b173      	cbz	r3, 8003d38 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x8c>
 8003d1a:	58e1      	ldr	r1, [r4, r3]
    auto p = data_ + field_offset;
 8003d1c:	441c      	add	r4, r3
    *registration = op_resolver.FindOp(name, version);
 8003d1e:	683b      	ldr	r3, [r7, #0]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8003d20:	4421      	add	r1, r4
 8003d22:	685b      	ldr	r3, [r3, #4]
 8003d24:	464a      	mov	r2, r9
 8003d26:	3104      	adds	r1, #4
 8003d28:	4638      	mov	r0, r7
 8003d2a:	4798      	blx	r3
 8003d2c:	4603      	mov	r3, r0
    status = kTfLiteError;
 8003d2e:	fab0 f080 	clz	r0, r0
    *registration = op_resolver.FindOp(name, version);
 8003d32:	6033      	str	r3, [r6, #0]
    status = kTfLiteError;
 8003d34:	0940      	lsrs	r0, r0, #5
 8003d36:	e7dd      	b.n	8003cf4 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x48>
    TF_LITE_REPORT_ERROR(
 8003d38:	4909      	ldr	r1, [pc, #36]	; (8003d60 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xb4>)
 8003d3a:	4640      	mov	r0, r8
 8003d3c:	f7ff fd32 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    status = kTfLiteError;
 8003d40:	2001      	movs	r0, #1
}
 8003d42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  return EnumNamesBuiltinOperator()[index];
 8003d46:	4b07      	ldr	r3, [pc, #28]	; (8003d64 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xb8>)
      TF_LITE_REPORT_ERROR(
 8003d48:	4907      	ldr	r1, [pc, #28]	; (8003d68 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0xbc>)
 8003d4a:	f853 2025 	ldr.w	r2, [r3, r5, lsl #2]
 8003d4e:	4640      	mov	r0, r8
 8003d50:	464b      	mov	r3, r9
 8003d52:	f7ff fd27 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      status = kTfLiteError;
 8003d56:	2001      	movs	r0, #1
 8003d58:	e7cc      	b.n	8003cf4 <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration+0x48>
 8003d5a:	bf00      	nop
 8003d5c:	08014c50 	.word	0x08014c50
 8003d60:	08014cdc 	.word	0x08014cdc
 8003d64:	080152ec 	.word	0x080152ec
 8003d68:	08014ca4 	.word	0x08014ca4

08003d6c <_ZN6tflite18QuantizeMultiplierEdPlPi>:
constexpr uint32_t kFractionRoundingMask = 0x003fffff;
constexpr uint32_t kFractionRoundingThreshold = 0x00200000;
}  // namespace

void QuantizeMultiplier(double double_multiplier, int32_t* quantized_multiplier,
                        int* shift) {
 8003d6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003d70:	ec57 6b10 	vmov	r6, r7, d0
 8003d74:	4680      	mov	r8, r0
 8003d76:	460d      	mov	r5, r1
  if (double_multiplier == 0.) {
 8003d78:	ee10 0a10 	vmov	r0, s0
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	2300      	movs	r3, #0
 8003d80:	4639      	mov	r1, r7
 8003d82:	f7fc feb1 	bl	8000ae8 <__aeabi_dcmpeq>
 8003d86:	b128      	cbz	r0, 8003d94 <_ZN6tflite18QuantizeMultiplierEdPlPi+0x28>
    *quantized_multiplier = 0;
 8003d88:	2300      	movs	r3, #0
 8003d8a:	f8c8 3000 	str.w	r3, [r8]
    *shift = 0;
 8003d8e:	602b      	str	r3, [r5, #0]
  if (*shift < -31) {
    *shift = 0;
    q_fixed = 0;
  }
  *quantized_multiplier = static_cast<int32_t>(q_fixed);
}
 8003d90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  const double q = std::frexp(double_multiplier, shift);
 8003d94:	ec47 6b10 	vmov	d0, r6, r7
 8003d98:	4604      	mov	r4, r0
 8003d9a:	4628      	mov	r0, r5
 8003d9c:	f00c fece 	bl	8010b3c <frexp>
  auto q_fixed = static_cast<int64_t>(TfLiteRound(q * (1ll << 31)));
 8003da0:	4b13      	ldr	r3, [pc, #76]	; (8003df0 <_ZN6tflite18QuantizeMultiplierEdPlPi+0x84>)
 8003da2:	2200      	movs	r2, #0
  const double q = std::frexp(double_multiplier, shift);
 8003da4:	ec51 0b10 	vmov	r0, r1, d0
  auto q_fixed = static_cast<int64_t>(TfLiteRound(q * (1ll << 31)));
 8003da8:	f7fc fc36 	bl	8000618 <__aeabi_dmul>
  template <class T>                                  \
  inline T tf_name(const T x) {                       \
    return TF_LITE_GLOBAL_STD_PREFIX::std_name(x);    \
  }

DECLARE_STD_GLOBAL_SWITCH1(TfLiteRound, round);
 8003dac:	ec41 0b10 	vmov	d0, r0, r1
 8003db0:	f00d f836 	bl	8010e20 <round>
 8003db4:	ec51 0b10 	vmov	r0, r1, d0
 8003db8:	f7fc ff6e 	bl	8000c98 <__aeabi_d2lz>
  TFLITE_CHECK(q_fixed <= (1ll << 31));
 8003dbc:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8003dc0:	4282      	cmp	r2, r0
 8003dc2:	eb74 0601 	sbcs.w	r6, r4, r1
  auto q_fixed = static_cast<int64_t>(TfLiteRound(q * (1ll << 31)));
 8003dc6:	4603      	mov	r3, r0
  TFLITE_CHECK(q_fixed <= (1ll << 31));
 8003dc8:	db10      	blt.n	8003dec <_ZN6tflite18QuantizeMultiplierEdPlPi+0x80>
  if (q_fixed == (1ll << 31)) {
 8003dca:	42a1      	cmp	r1, r4
 8003dcc:	bf08      	it	eq
 8003dce:	4290      	cmpeq	r0, r2
    ++*shift;
 8003dd0:	682a      	ldr	r2, [r5, #0]
 8003dd2:	bf02      	ittt	eq
 8003dd4:	3201      	addeq	r2, #1
    q_fixed /= 2;
 8003dd6:	f04f 4380 	moveq.w	r3, #1073741824	; 0x40000000
    ++*shift;
 8003dda:	602a      	streq	r2, [r5, #0]
  if (*shift < -31) {
 8003ddc:	321f      	adds	r2, #31
    *shift = 0;
 8003dde:	bfbc      	itt	lt
 8003de0:	2300      	movlt	r3, #0
 8003de2:	602b      	strlt	r3, [r5, #0]
  *quantized_multiplier = static_cast<int32_t>(q_fixed);
 8003de4:	f8c8 3000 	str.w	r3, [r8]
}
 8003de8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  TFLITE_CHECK(q_fixed <= (1ll << 31));
 8003dec:	f00d f952 	bl	8011094 <abort>
 8003df0:	41e00000 	.word	0x41e00000
 8003df4:	00000000 	.word	0x00000000

08003df8 <_ZN6tflite24PreprocessSoftmaxScalingEddiPlPi>:
  }
}

void PreprocessSoftmaxScaling(double beta, double input_scale,
                              int input_integer_bits,
                              int32_t* quantized_multiplier, int* left_shift) {
 8003df8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (IntegerDoubleCompare(input_beta_real_multiplier, (1ll << 31) - 1.0) > 0) {
    input_beta_real_multiplier = (1ll << 31) - 1.0;
  }
#else   // TFLITE_EMULATE_FLOAT
  const double input_beta_real_multiplier = std::min(
      beta * input_scale * (1 << (31 - input_integer_bits)), (1ll << 31) - 1.0);
 8003dfc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8003e00:	fa23 f000 	lsr.w	r0, r3, r0
                              int32_t* quantized_multiplier, int* left_shift) {
 8003e04:	ec57 6b11 	vmov	r6, r7, d1
 8003e08:	ec59 8b10 	vmov	r8, r9, d0
 8003e0c:	4614      	mov	r4, r2
 8003e0e:	460d      	mov	r5, r1
      beta * input_scale * (1 << (31 - input_integer_bits)), (1ll << 31) - 1.0);
 8003e10:	f7fc fb98 	bl	8000544 <__aeabi_i2d>
 8003e14:	4632      	mov	r2, r6
 8003e16:	463b      	mov	r3, r7
 8003e18:	4606      	mov	r6, r0
 8003e1a:	460f      	mov	r7, r1
 8003e1c:	4640      	mov	r0, r8
 8003e1e:	4649      	mov	r1, r9
 8003e20:	f7fc fbfa 	bl	8000618 <__aeabi_dmul>
 8003e24:	4602      	mov	r2, r0
 8003e26:	460b      	mov	r3, r1
 8003e28:	4630      	mov	r0, r6
 8003e2a:	4639      	mov	r1, r7
 8003e2c:	f7fc fbf4 	bl	8000618 <__aeabi_dmul>
    min(const _Tp& __a, const _Tp& __b)
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return __b < __a ? __b : __a;
      if (__b < __a)
 8003e30:	a329      	add	r3, pc, #164	; (adr r3, 8003ed8 <_ZN6tflite24PreprocessSoftmaxScalingEddiPlPi+0xe0>)
 8003e32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e36:	4606      	mov	r6, r0
 8003e38:	460f      	mov	r7, r1
 8003e3a:	f7fc fe7d 	bl	8000b38 <__aeabi_dcmpgt>
 8003e3e:	b9a8      	cbnz	r0, 8003e6c <_ZN6tflite24PreprocessSoftmaxScalingEddiPlPi+0x74>
  TFLITE_CHECK_GT(double_multiplier, 1.);
 8003e40:	4680      	mov	r8, r0
 8003e42:	4b27      	ldr	r3, [pc, #156]	; (8003ee0 <_ZN6tflite24PreprocessSoftmaxScalingEddiPlPi+0xe8>)
 8003e44:	2200      	movs	r2, #0
 8003e46:	4630      	mov	r0, r6
 8003e48:	4639      	mov	r1, r7
 8003e4a:	f7fc fe75 	bl	8000b38 <__aeabi_dcmpgt>
 8003e4e:	2800      	cmp	r0, #0
 8003e50:	d039      	beq.n	8003ec6 <_ZN6tflite24PreprocessSoftmaxScalingEddiPlPi+0xce>
  if (double_multiplier == 0.) {
 8003e52:	2200      	movs	r2, #0
 8003e54:	2300      	movs	r3, #0
 8003e56:	4630      	mov	r0, r6
 8003e58:	4639      	mov	r1, r7
 8003e5a:	f7fc fe45 	bl	8000ae8 <__aeabi_dcmpeq>
 8003e5e:	b140      	cbz	r0, 8003e72 <_ZN6tflite24PreprocessSoftmaxScalingEddiPlPi+0x7a>
    *quantized_multiplier = 0;
 8003e60:	f8c5 8000 	str.w	r8, [r5]
    *shift = 0;
 8003e64:	f8c4 8000 	str.w	r8, [r4]
#endif  // TFLITE_EMULATE_FLOAT

  QuantizeMultiplierGreaterThanOne(input_beta_real_multiplier,
                                   quantized_multiplier, left_shift);
}
 8003e68:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	return __b;
 8003e6c:	a71a      	add	r7, pc, #104	; (adr r7, 8003ed8 <_ZN6tflite24PreprocessSoftmaxScalingEddiPlPi+0xe0>)
 8003e6e:	e9d7 6700 	ldrd	r6, r7, [r7]
  const double q = std::frexp(double_multiplier, shift);
 8003e72:	ec47 6b10 	vmov	d0, r6, r7
 8003e76:	4620      	mov	r0, r4
 8003e78:	f00c fe60 	bl	8010b3c <frexp>
  auto q_fixed = static_cast<int64_t>(TfLiteRound(q * (1ll << 31)));
 8003e7c:	4b19      	ldr	r3, [pc, #100]	; (8003ee4 <_ZN6tflite24PreprocessSoftmaxScalingEddiPlPi+0xec>)
 8003e7e:	2200      	movs	r2, #0
  const double q = std::frexp(double_multiplier, shift);
 8003e80:	ec51 0b10 	vmov	r0, r1, d0
  auto q_fixed = static_cast<int64_t>(TfLiteRound(q * (1ll << 31)));
 8003e84:	f7fc fbc8 	bl	8000618 <__aeabi_dmul>
 8003e88:	ec41 0b10 	vmov	d0, r0, r1
 8003e8c:	f00c ffc8 	bl	8010e20 <round>
 8003e90:	ec51 0b10 	vmov	r0, r1, d0
 8003e94:	f7fc ff00 	bl	8000c98 <__aeabi_d2lz>
  TFLITE_CHECK(q_fixed <= (1ll << 31));
 8003e98:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8003e9c:	2300      	movs	r3, #0
 8003e9e:	4282      	cmp	r2, r0
 8003ea0:	eb73 0701 	sbcs.w	r7, r3, r1
  auto q_fixed = static_cast<int64_t>(TfLiteRound(q * (1ll << 31)));
 8003ea4:	4606      	mov	r6, r0
  TFLITE_CHECK(q_fixed <= (1ll << 31));
 8003ea6:	db0e      	blt.n	8003ec6 <_ZN6tflite24PreprocessSoftmaxScalingEddiPlPi+0xce>
  if (q_fixed == (1ll << 31)) {
 8003ea8:	4299      	cmp	r1, r3
 8003eaa:	bf08      	it	eq
 8003eac:	4290      	cmpeq	r0, r2
    ++*shift;
 8003eae:	6823      	ldr	r3, [r4, #0]
 8003eb0:	bf02      	ittt	eq
 8003eb2:	3301      	addeq	r3, #1
    q_fixed /= 2;
 8003eb4:	f04f 4680 	moveq.w	r6, #1073741824	; 0x40000000
    ++*shift;
 8003eb8:	6023      	streq	r3, [r4, #0]
  if (*shift < -31) {
 8003eba:	f113 0f1f 	cmn.w	r3, #31
 8003ebe:	db04      	blt.n	8003eca <_ZN6tflite24PreprocessSoftmaxScalingEddiPlPi+0xd2>
  TFLITE_CHECK_GE(*left_shift, 0);
 8003ec0:	2b00      	cmp	r3, #0
  *quantized_multiplier = static_cast<int32_t>(q_fixed);
 8003ec2:	602e      	str	r6, [r5, #0]
  TFLITE_CHECK_GE(*left_shift, 0);
 8003ec4:	dad0      	bge.n	8003e68 <_ZN6tflite24PreprocessSoftmaxScalingEddiPlPi+0x70>
  TFLITE_CHECK_GT(double_multiplier, 1.);
 8003ec6:	f00d f8e5 	bl	8011094 <abort>
    *shift = 0;
 8003eca:	2300      	movs	r3, #0
 8003ecc:	6023      	str	r3, [r4, #0]
  *quantized_multiplier = static_cast<int32_t>(q_fixed);
 8003ece:	602b      	str	r3, [r5, #0]
}
 8003ed0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003ed4:	f3af 8000 	nop.w
 8003ed8:	ffc00000 	.word	0xffc00000
 8003edc:	41dfffff 	.word	0x41dfffff
 8003ee0:	3ff00000 	.word	0x3ff00000
 8003ee4:	41e00000 	.word	0x41e00000

08003ee8 <_ZN6tflite20CalculateInputRadiusEiii>:
                                              reverse_scaling_divisor,
                                              reverse_scaling_left_shift);
}

int CalculateInputRadius(int input_integer_bits, int input_left_shift,
                         int total_signed_bits) {
 8003ee8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  result <<= (total_signed_bits - input_integer_bits);
  result >>= input_left_shift;
  return result;
#else   // TFLITE_EMULATE_FLOAT
  const double max_input_rescaled =
      1.0 * ((1 << input_integer_bits) - 1) *
 8003eec:	2401      	movs	r4, #1
                         int total_signed_bits) {
 8003eee:	4607      	mov	r7, r0
      1.0 * ((1 << input_integer_bits) - 1) *
 8003ef0:	fa04 f000 	lsl.w	r0, r4, r0
 8003ef4:	3801      	subs	r0, #1
                         int total_signed_bits) {
 8003ef6:	460e      	mov	r6, r1
 8003ef8:	4615      	mov	r5, r2
      1.0 * ((1 << input_integer_bits) - 1) *
 8003efa:	f7fc fb23 	bl	8000544 <__aeabi_i2d>
      (1ll << (total_signed_bits - input_integer_bits)) /
 8003efe:	1bed      	subs	r5, r5, r7
      1.0 * ((1 << input_integer_bits) - 1) *
 8003f00:	4689      	mov	r9, r1
      (1ll << (total_signed_bits - input_integer_bits)) /
 8003f02:	f1c5 0320 	rsb	r3, r5, #32
 8003f06:	f1a5 0120 	sub.w	r1, r5, #32
 8003f0a:	fa24 f303 	lsr.w	r3, r4, r3
 8003f0e:	fa04 f101 	lsl.w	r1, r4, r1
      1.0 * ((1 << input_integer_bits) - 1) *
 8003f12:	4680      	mov	r8, r0
 8003f14:	4319      	orrs	r1, r3
 8003f16:	fa04 f005 	lsl.w	r0, r4, r5
 8003f1a:	f7fc fb4f 	bl	80005bc <__aeabi_l2d>
 8003f1e:	4602      	mov	r2, r0
 8003f20:	460b      	mov	r3, r1
 8003f22:	4640      	mov	r0, r8
 8003f24:	4649      	mov	r1, r9
 8003f26:	f7fc fb77 	bl	8000618 <__aeabi_dmul>
      (1ll << input_left_shift);
 8003f2a:	f1c6 0320 	rsb	r3, r6, #32
      1.0 * ((1 << input_integer_bits) - 1) *
 8003f2e:	4689      	mov	r9, r1
      (1ll << input_left_shift);
 8003f30:	f1a6 0120 	sub.w	r1, r6, #32
 8003f34:	fa24 f303 	lsr.w	r3, r4, r3
 8003f38:	fa04 f101 	lsl.w	r1, r4, r1
      1.0 * ((1 << input_integer_bits) - 1) *
 8003f3c:	4680      	mov	r8, r0
      (1ll << (total_signed_bits - input_integer_bits)) /
 8003f3e:	4319      	orrs	r1, r3
 8003f40:	fa04 f006 	lsl.w	r0, r4, r6
 8003f44:	f7fc fb3a 	bl	80005bc <__aeabi_l2d>
 8003f48:	4602      	mov	r2, r0
 8003f4a:	460b      	mov	r3, r1
  const double max_input_rescaled =
 8003f4c:	4640      	mov	r0, r8
 8003f4e:	4649      	mov	r1, r9
 8003f50:	f7fc fc8c 	bl	800086c <__aeabi_ddiv>
  // Tighten bound using floor.  Suppose that we could use the exact value.
  // After scaling the difference, the result would be at the maximum.  Thus we
  // must ensure that our value has lower magnitude.
  return static_cast<int>(std::floor(max_input_rescaled));
 8003f54:	ec41 0b10 	vmov	d0, r0, r1
 8003f58:	f00c fee2 	bl	8010d20 <floor>
 8003f5c:	ec51 0b10 	vmov	r0, r1, d0
 8003f60:	f7fc fe0a 	bl	8000b78 <__aeabi_d2iz>
#endif  // TFLITE_EMULATE_FLOAT
}
 8003f64:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08003f68 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>:
  return -1;
}

inline TfLiteTensor* GetMutableInput(const TfLiteContext* context,
                                     const TfLiteNode* node, int index) {
  const int tensor_index = ValidateTensorIndexing(
 8003f68:	6809      	ldr	r1, [r1, #0]
  if (index >= 0 && index < max_size) {
 8003f6a:	2a00      	cmp	r2, #0
}

}  // anonymous namespace.

const TfLiteTensor* GetInput(const TfLiteContext* context,
                             const TfLiteNode* node, int index) {
 8003f6c:	b410      	push	{r4}
  const int tensor_index = ValidateTensorIndexing(
 8003f6e:	f851 4b04 	ldr.w	r4, [r1], #4
  if (index >= 0 && index < max_size) {
 8003f72:	db10      	blt.n	8003f96 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x2e>
 8003f74:	42a2      	cmp	r2, r4
 8003f76:	da0e      	bge.n	8003f96 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x2e>
    const int tensor_index = tensor_indices[index];
 8003f78:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
  if (tensor_index < 0) {
 8003f7c:	2900      	cmp	r1, #0
 8003f7e:	db0a      	blt.n	8003f96 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x2e>
  if (context->tensors != nullptr) {
 8003f80:	6882      	ldr	r2, [r0, #8]
 8003f82:	b122      	cbz	r2, 8003f8e <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei+0x26>
    return &context->tensors[tensor_index];
 8003f84:	eb02 1081 	add.w	r0, r2, r1, lsl #6
  return GetMutableInput(context, node, index);
}
 8003f88:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003f8c:	4770      	bx	lr
    return context->GetTensor(context, tensor_index);
 8003f8e:	6d03      	ldr	r3, [r0, #80]	; 0x50
}
 8003f90:	f85d 4b04 	ldr.w	r4, [sp], #4
    return context->GetTensor(context, tensor_index);
 8003f94:	4718      	bx	r3
    return nullptr;
 8003f96:	2000      	movs	r0, #0
}
 8003f98:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003f9c:	4770      	bx	lr
 8003f9e:	bf00      	nop

08003fa0 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>:
  return tensor->is_variable ? tensor : nullptr;
}

TfLiteTensor* GetOutput(TfLiteContext* context, const TfLiteNode* node,
                        int index) {
  const int tensor_index = ValidateTensorIndexing(
 8003fa0:	6849      	ldr	r1, [r1, #4]
  if (index >= 0 && index < max_size) {
 8003fa2:	2a00      	cmp	r2, #0
                        int index) {
 8003fa4:	b410      	push	{r4}
  const int tensor_index = ValidateTensorIndexing(
 8003fa6:	f851 4b04 	ldr.w	r4, [r1], #4
  if (index >= 0 && index < max_size) {
 8003faa:	db10      	blt.n	8003fce <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x2e>
 8003fac:	4294      	cmp	r4, r2
 8003fae:	dd0e      	ble.n	8003fce <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x2e>
    const int tensor_index = tensor_indices[index];
 8003fb0:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
      context, index, node->outputs->size, node->outputs->data);
  if (tensor_index < 0) {
 8003fb4:	2900      	cmp	r1, #0
 8003fb6:	db0a      	blt.n	8003fce <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x2e>
  if (context->tensors != nullptr) {
 8003fb8:	6882      	ldr	r2, [r0, #8]
 8003fba:	b122      	cbz	r2, 8003fc6 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei+0x26>
    return &context->tensors[tensor_index];
 8003fbc:	eb02 1081 	add.w	r0, r2, r1, lsl #6
    return nullptr;
  }
  return GetTensorAtIndex(context, tensor_index);
}
 8003fc0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003fc4:	4770      	bx	lr
    return context->GetTensor(context, tensor_index);
 8003fc6:	6d03      	ldr	r3, [r0, #80]	; 0x50
}
 8003fc8:	f85d 4b04 	ldr.w	r4, [sp], #4
    return context->GetTensor(context, tensor_index);
 8003fcc:	4718      	bx	r3
    return nullptr;
 8003fce:	2000      	movs	r0, #0
}
 8003fd0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003fd4:	4770      	bx	lr
 8003fd6:	bf00      	nop

08003fd8 <_ZN6tflite22GetOptionalInputTensorEPK13TfLiteContextPK10TfLiteNodei>:
 8003fd8:	6809      	ldr	r1, [r1, #0]
 8003fda:	2a00      	cmp	r2, #0
 8003fdc:	b410      	push	{r4}
 8003fde:	f851 4b04 	ldr.w	r4, [r1], #4
 8003fe2:	db10      	blt.n	8004006 <_ZN6tflite22GetOptionalInputTensorEPK13TfLiteContextPK10TfLiteNodei+0x2e>
 8003fe4:	42a2      	cmp	r2, r4
 8003fe6:	da0e      	bge.n	8004006 <_ZN6tflite22GetOptionalInputTensorEPK13TfLiteContextPK10TfLiteNodei+0x2e>
 8003fe8:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 8003fec:	2900      	cmp	r1, #0
 8003fee:	db0a      	blt.n	8004006 <_ZN6tflite22GetOptionalInputTensorEPK13TfLiteContextPK10TfLiteNodei+0x2e>
 8003ff0:	6882      	ldr	r2, [r0, #8]
 8003ff2:	b122      	cbz	r2, 8003ffe <_ZN6tflite22GetOptionalInputTensorEPK13TfLiteContextPK10TfLiteNodei+0x26>
 8003ff4:	eb02 1081 	add.w	r0, r2, r1, lsl #6
 8003ff8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003ffc:	4770      	bx	lr
 8003ffe:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8004000:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004004:	4718      	bx	r3
 8004006:	2000      	movs	r0, #0
 8004008:	f85d 4b04 	ldr.w	r4, [sp], #4
 800400c:	4770      	bx	lr
 800400e:	bf00      	nop

08004010 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd>:
TfLiteStatus GetQuantizedConvolutionMultipler(TfLiteContext* context,
                                              const TfLiteTensor* input,
                                              const TfLiteTensor* filter,
                                              const TfLiteTensor* bias,
                                              TfLiteTensor* output,
                                              double* multiplier) {
 8004010:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004014:	ed2d 8b02 	vpush	{d8}
 8004018:	b082      	sub	sp, #8
  const double input_product_scale = static_cast<double>(input->params.scale) *
 800401a:	ed91 8a03 	vldr	s16, [r1, #12]
                                              double* multiplier) {
 800401e:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
                                     static_cast<double>(filter->params.scale);
 8004022:	edd2 8a03 	vldr	s17, [r2, #12]
                                              double* multiplier) {
 8004026:	4605      	mov	r5, r0
  // TODO(ahentz): The following conditions must be guaranteed by the training
  // pipeline.
  if (bias) {
 8004028:	b373      	cbz	r3, 8004088 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0x78>
  const double input_product_scale = static_cast<double>(input->params.scale) *
 800402a:	ee18 0a10 	vmov	r0, s16
 800402e:	461c      	mov	r4, r3
 8004030:	f7fc fa9a 	bl	8000568 <__aeabi_f2d>
 8004034:	4606      	mov	r6, r0
                                     static_cast<double>(filter->params.scale);
 8004036:	ee18 0a90 	vmov	r0, s17
  const double input_product_scale = static_cast<double>(input->params.scale) *
 800403a:	460f      	mov	r7, r1
                                     static_cast<double>(filter->params.scale);
 800403c:	f7fc fa94 	bl	8000568 <__aeabi_f2d>
 8004040:	4602      	mov	r2, r0
 8004042:	460b      	mov	r3, r1
  const double input_product_scale = static_cast<double>(input->params.scale) *
 8004044:	4630      	mov	r0, r6
 8004046:	4639      	mov	r1, r7
 8004048:	f7fc fae6 	bl	8000618 <__aeabi_dmul>
 800404c:	4606      	mov	r6, r0
    const double bias_scale = static_cast<double>(bias->params.scale);
 800404e:	68e0      	ldr	r0, [r4, #12]
  const double input_product_scale = static_cast<double>(input->params.scale) *
 8004050:	460f      	mov	r7, r1
    const double bias_scale = static_cast<double>(bias->params.scale);
 8004052:	f7fc fa89 	bl	8000568 <__aeabi_f2d>
 8004056:	4602      	mov	r2, r0
 8004058:	460b      	mov	r3, r1
    // bias * (bias_scale - input_product_scale) / output_scale should be
    // a small number for an integer.
    // Since normally bias should be within a small range.
    // We should expect (bias_scale - input_product_scale) / output_scale to
    // be a small number like 0.02.
    const double scale_diff = std::abs(input_product_scale - bias_scale);
 800405a:	4630      	mov	r0, r6
 800405c:	4639      	mov	r1, r7
 800405e:	f7fc f923 	bl	80002a8 <__aeabi_dsub>
// 2735. std::abs(short), std::abs(signed char) and others should return int

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR double
  abs(double __x)
  { return __builtin_fabs(__x); }
 8004062:	4606      	mov	r6, r0
    const double output_scale = static_cast<double>(output->params.scale);
 8004064:	f8d8 000c 	ldr.w	r0, [r8, #12]
 8004068:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 800406c:	f7fc fa7c 	bl	8000568 <__aeabi_f2d>
 8004070:	4602      	mov	r2, r0
 8004072:	460b      	mov	r3, r1

    TF_LITE_ENSURE(context, scale_diff / output_scale <= 0.02);
 8004074:	4630      	mov	r0, r6
 8004076:	4639      	mov	r1, r7
 8004078:	f7fc fbf8 	bl	800086c <__aeabi_ddiv>
 800407c:	a326      	add	r3, pc, #152	; (adr r3, 8004118 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0x108>)
 800407e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004082:	f7fc fd45 	bl	8000b10 <__aeabi_dcmple>
 8004086:	b308      	cbz	r0, 80040cc <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0xbc>
                                              const TfLiteTensor* input,
                                              const TfLiteTensor* filter,
                                              TfLiteTensor* output,
                                              double* multiplier) {
  const double input_product_scale =
      static_cast<double>(input->params.scale * filter->params.scale);
 8004088:	ee28 8a28 	vmul.f32	s16, s16, s17
  TF_LITE_ENSURE(context, input_product_scale >= 0);
 800408c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8004090:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004094:	db29      	blt.n	80040ea <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0xda>
  const double input_product_scale =
 8004096:	ee18 0a10 	vmov	r0, s16
 800409a:	f7fc fa65 	bl	8000568 <__aeabi_f2d>
 800409e:	4604      	mov	r4, r0
  *multiplier = input_product_scale / static_cast<double>(output->params.scale);
 80040a0:	f8d8 000c 	ldr.w	r0, [r8, #12]
  const double input_product_scale =
 80040a4:	460d      	mov	r5, r1
  *multiplier = input_product_scale / static_cast<double>(output->params.scale);
 80040a6:	f7fc fa5f 	bl	8000568 <__aeabi_f2d>
 80040aa:	4602      	mov	r2, r0
 80040ac:	460b      	mov	r3, r1
 80040ae:	4620      	mov	r0, r4
 80040b0:	4629      	mov	r1, r5
 80040b2:	f7fc fbdb 	bl	800086c <__aeabi_ddiv>
 80040b6:	460b      	mov	r3, r1
 80040b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80040ba:	4602      	mov	r2, r0

  return kTfLiteOk;
 80040bc:	2000      	movs	r0, #0
  *multiplier = input_product_scale / static_cast<double>(output->params.scale);
 80040be:	e9c1 2300 	strd	r2, r3, [r1]
}
 80040c2:	b002      	add	sp, #8
 80040c4:	ecbd 8b02 	vpop	{d8}
 80040c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    TF_LITE_ENSURE(context, scale_diff / output_scale <= 0.02);
 80040cc:	4b0e      	ldr	r3, [pc, #56]	; (8004108 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0xf8>)
 80040ce:	696c      	ldr	r4, [r5, #20]
 80040d0:	4a0e      	ldr	r2, [pc, #56]	; (800410c <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0xfc>)
 80040d2:	9300      	str	r3, [sp, #0]
 80040d4:	4628      	mov	r0, r5
 80040d6:	490e      	ldr	r1, [pc, #56]	; (8004110 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0x100>)
 80040d8:	f240 1335 	movw	r3, #309	; 0x135
 80040dc:	47a0      	blx	r4
 80040de:	2001      	movs	r0, #1
}
 80040e0:	b002      	add	sp, #8
 80040e2:	ecbd 8b02 	vpop	{d8}
 80040e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  TF_LITE_ENSURE(context, input_product_scale >= 0);
 80040ea:	4b0a      	ldr	r3, [pc, #40]	; (8004114 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0x104>)
 80040ec:	696c      	ldr	r4, [r5, #20]
 80040ee:	4a07      	ldr	r2, [pc, #28]	; (800410c <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0xfc>)
 80040f0:	9300      	str	r3, [sp, #0]
 80040f2:	4628      	mov	r0, r5
 80040f4:	4906      	ldr	r1, [pc, #24]	; (8004110 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd+0x100>)
 80040f6:	f44f 73a1 	mov.w	r3, #322	; 0x142
 80040fa:	47a0      	blx	r4
 80040fc:	2001      	movs	r0, #1
}
 80040fe:	b002      	add	sp, #8
 8004100:	ecbd 8b02 	vpop	{d8}
 8004104:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004108:	08015540 	.word	0x08015540
 800410c:	080154f4 	.word	0x080154f4
 8004110:	08015528 	.word	0x08015528
 8004114:	08015564 	.word	0x08015564
 8004118:	47ae147b 	.word	0x47ae147b
 800411c:	3f947ae1 	.word	0x3f947ae1

08004120 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_>:

TfLiteStatus CalculateActivationRangeQuantized(TfLiteContext* context,
                                               TfLiteFusedActivation activation,
                                               TfLiteTensor* output,
                                               int32_t* act_min,
                                               int32_t* act_max) {
 8004120:	b5f0      	push	{r4, r5, r6, r7, lr}
  int32_t qmin = 0;
  int32_t qmax = 0;
  if (output->type == kTfLiteUInt8) {
 8004122:	f892 c000 	ldrb.w	ip, [r2]
                                               int32_t* act_max) {
 8004126:	ed2d 8b02 	vpush	{d8}
  if (output->type == kTfLiteUInt8) {
 800412a:	f1bc 0f03 	cmp.w	ip, #3
                                               int32_t* act_max) {
 800412e:	b083      	sub	sp, #12
 8004130:	461e      	mov	r6, r3
  if (output->type == kTfLiteUInt8) {
 8004132:	d03e      	beq.n	80041b2 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x92>
    qmin = std::numeric_limits<uint8_t>::min();
    qmax = std::numeric_limits<uint8_t>::max();
  } else if (output->type == kTfLiteInt8) {
 8004134:	f1bc 0f09 	cmp.w	ip, #9
 8004138:	d023      	beq.n	8004182 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x62>
    qmin = std::numeric_limits<int8_t>::min();
    qmax = std::numeric_limits<int8_t>::max();
  } else if (output->type == kTfLiteInt16) {
 800413a:	f1bc 0f07 	cmp.w	ip, #7
 800413e:	d113      	bne.n	8004168 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x48>
    qmin = std::numeric_limits<int16_t>::min();
 8004140:	4c34      	ldr	r4, [pc, #208]	; (8004214 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0xf4>)
    qmax = std::numeric_limits<int16_t>::max();
 8004142:	f647 75ff 	movw	r5, #32767	; 0x7fff
  if (activation == kTfLiteActRelu) {
 8004146:	2901      	cmp	r1, #1
 8004148:	ed92 8a03 	vldr	s16, [r2, #12]
 800414c:	6917      	ldr	r7, [r2, #16]
 800414e:	d021      	beq.n	8004194 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x74>
  } else if (activation == kTfLiteActRelu6) {
 8004150:	2903      	cmp	r1, #3
 8004152:	d031      	beq.n	80041b8 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x98>
  } else if (activation == kTfLiteActReluN1To1) {
 8004154:	2902      	cmp	r1, #2
 8004156:	d04c      	beq.n	80041f2 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0xd2>
    *act_max = qmax;
 8004158:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    *act_min = std::max(qmin, quantize(0.0));
 800415a:	6034      	str	r4, [r6, #0]
    TF_LITE_ENSURE(context, false);
  }

  CalculateActivationRangeQuantizedImpl(activation, qmin, qmax, output, act_min,
                                        act_max);
  return kTfLiteOk;
 800415c:	2000      	movs	r0, #0
    *act_max = qmax;
 800415e:	601d      	str	r5, [r3, #0]
}
 8004160:	b003      	add	sp, #12
 8004162:	ecbd 8b02 	vpop	{d8}
 8004166:	bdf0      	pop	{r4, r5, r6, r7, pc}
    TF_LITE_ENSURE(context, false);
 8004168:	4b2b      	ldr	r3, [pc, #172]	; (8004218 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0xf8>)
 800416a:	6944      	ldr	r4, [r0, #20]
 800416c:	4a2b      	ldr	r2, [pc, #172]	; (800421c <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0xfc>)
 800416e:	9300      	str	r3, [sp, #0]
 8004170:	492b      	ldr	r1, [pc, #172]	; (8004220 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x100>)
 8004172:	f240 1375 	movw	r3, #373	; 0x175
 8004176:	47a0      	blx	r4
 8004178:	2001      	movs	r0, #1
}
 800417a:	b003      	add	sp, #12
 800417c:	ecbd 8b02 	vpop	{d8}
 8004180:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (activation == kTfLiteActRelu) {
 8004182:	2901      	cmp	r1, #1
 8004184:	ed92 8a03 	vldr	s16, [r2, #12]
 8004188:	6917      	ldr	r7, [r2, #16]
    qmax = std::numeric_limits<int8_t>::max();
 800418a:	f04f 057f 	mov.w	r5, #127	; 0x7f
    qmin = std::numeric_limits<int8_t>::min();
 800418e:	f06f 047f 	mvn.w	r4, #127	; 0x7f
  if (activation == kTfLiteActRelu) {
 8004192:	d1dd      	bne.n	8004150 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x30>
    return zero_point + static_cast<int32_t>(TfLiteRound(f / scale));
 8004194:	ed9f 0a23 	vldr	s0, [pc, #140]	; 8004224 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x104>
#endif

#ifndef __CORRECT_ISO_CPP11_MATH_H_PROTO_FP
  constexpr float
  round(float __x)
  { return __builtin_roundf(__x); }
 8004198:	ee80 0a08 	vdiv.f32	s0, s0, s16
 800419c:	f00c fe88 	bl	8010eb0 <roundf>
 80041a0:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80041a4:	ee17 3a90 	vmov	r3, s15
 80041a8:	443b      	add	r3, r7
 80041aa:	429c      	cmp	r4, r3
 80041ac:	bfb8      	it	lt
 80041ae:	461c      	movlt	r4, r3
    *act_max = qmax;
 80041b0:	e7d2      	b.n	8004158 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x38>
    qmax = std::numeric_limits<uint8_t>::max();
 80041b2:	25ff      	movs	r5, #255	; 0xff
    qmin = std::numeric_limits<uint8_t>::min();
 80041b4:	2400      	movs	r4, #0
 80041b6:	e7c6      	b.n	8004146 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x26>
    return zero_point + static_cast<int32_t>(TfLiteRound(f / scale));
 80041b8:	ed9f 0a1a 	vldr	s0, [pc, #104]	; 8004224 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x104>
 80041bc:	ee80 0a08 	vdiv.f32	s0, s0, s16
 80041c0:	f00c fe76 	bl	8010eb0 <roundf>
 80041c4:	eef1 7a08 	vmov.f32	s15, #24	; 0x40c00000  6.0
 80041c8:	eebd 7ac0 	vcvt.s32.f32	s14, s0
 80041cc:	ee87 0a88 	vdiv.f32	s0, s15, s16
 80041d0:	ee17 3a10 	vmov	r3, s14
 80041d4:	443b      	add	r3, r7
 80041d6:	429c      	cmp	r4, r3
 80041d8:	bfb8      	it	lt
 80041da:	461c      	movlt	r4, r3
 80041dc:	f00c fe68 	bl	8010eb0 <roundf>
 80041e0:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80041e4:	ee17 3a90 	vmov	r3, s15
 80041e8:	443b      	add	r3, r7
 80041ea:	429d      	cmp	r5, r3
 80041ec:	bfa8      	it	ge
 80041ee:	461d      	movge	r5, r3
 80041f0:	e7b2      	b.n	8004158 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0x38>
 80041f2:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 80041f6:	eec7 8a88 	vdiv.f32	s17, s15, s16
 80041fa:	eeb0 0a68 	vmov.f32	s0, s17
 80041fe:	f00c fe57 	bl	8010eb0 <roundf>
 8004202:	eef0 7a40 	vmov.f32	s15, s0
 8004206:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800420a:	eeb1 0a68 	vneg.f32	s0, s17
 800420e:	ee17 3a90 	vmov	r3, s15
 8004212:	e7df      	b.n	80041d4 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_+0xb4>
 8004214:	ffff8000 	.word	0xffff8000
 8004218:	08015580 	.word	0x08015580
 800421c:	080154f4 	.word	0x080154f4
 8004220:	08015528 	.word	0x08015528
 8004224:	00000000 	.word	0x00000000

08004228 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i>:
    int32_t* per_channel_multiplier, int* per_channel_shift, int num_channels) {
 8004228:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800422c:	ed2d 8b04 	vpush	{d8-d9}
 8004230:	b091      	sub	sp, #68	; 0x44
  TF_LITE_ENSURE_EQ(context, input->quantization.type,
 8004232:	f891 7030 	ldrb.w	r7, [r1, #48]	; 0x30
    int32_t* per_channel_multiplier, int* per_channel_shift, int num_channels) {
 8004236:	9308      	str	r3, [sp, #32]
 8004238:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800423a:	9304      	str	r3, [sp, #16]
 800423c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800423e:	9305      	str	r3, [sp, #20]
 8004240:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004242:	9309      	str	r3, [sp, #36]	; 0x24
 8004244:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004246:	930a      	str	r3, [sp, #40]	; 0x28
 8004248:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800424a:	9306      	str	r3, [sp, #24]
  TF_LITE_ENSURE_EQ(context, input->quantization.type,
 800424c:	2f01      	cmp	r7, #1
    int32_t* per_channel_multiplier, int* per_channel_shift, int num_channels) {
 800424e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004250:	f8dd b098 	ldr.w	fp, [sp, #152]	; 0x98
 8004254:	9307      	str	r3, [sp, #28]
 8004256:	460c      	mov	r4, r1
 8004258:	4616      	mov	r6, r2
 800425a:	4605      	mov	r5, r0
 800425c:	e9dd 1224 	ldrd	r1, r2, [sp, #144]	; 0x90
  TF_LITE_ENSURE_EQ(context, input->quantization.type,
 8004260:	d012      	beq.n	8004288 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x60>
 8004262:	4ba3      	ldr	r3, [pc, #652]	; (80044f0 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2c8>)
 8004264:	9702      	str	r7, [sp, #8]
 8004266:	6944      	ldr	r4, [r0, #20]
 8004268:	9301      	str	r3, [sp, #4]
 800426a:	2101      	movs	r1, #1
 800426c:	4ba1      	ldr	r3, [pc, #644]	; (80044f4 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2cc>)
 800426e:	9103      	str	r1, [sp, #12]
 8004270:	9300      	str	r3, [sp, #0]
 8004272:	460f      	mov	r7, r1
 8004274:	4aa0      	ldr	r2, [pc, #640]	; (80044f8 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2d0>)
 8004276:	49a1      	ldr	r1, [pc, #644]	; (80044fc <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2d4>)
 8004278:	23d0      	movs	r3, #208	; 0xd0
 800427a:	47a0      	blx	r4
}
 800427c:	4638      	mov	r0, r7
 800427e:	b011      	add	sp, #68	; 0x44
 8004280:	ecbd 8b04 	vpop	{d8-d9}
 8004284:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  TF_LITE_ENSURE_EQ(context, filter->quantization.type,
 8004288:	f896 3030 	ldrb.w	r3, [r6, #48]	; 0x30
 800428c:	2b01      	cmp	r3, #1
 800428e:	d010      	beq.n	80042b2 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x8a>
 8004290:	6944      	ldr	r4, [r0, #20]
 8004292:	4a97      	ldr	r2, [pc, #604]	; (80044f0 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2c8>)
 8004294:	9201      	str	r2, [sp, #4]
 8004296:	e9cd 3702 	strd	r3, r7, [sp, #8]
 800429a:	4b99      	ldr	r3, [pc, #612]	; (8004500 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2d8>)
 800429c:	9300      	str	r3, [sp, #0]
 800429e:	4a96      	ldr	r2, [pc, #600]	; (80044f8 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2d0>)
 80042a0:	4996      	ldr	r1, [pc, #600]	; (80044fc <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2d4>)
 80042a2:	23d2      	movs	r3, #210	; 0xd2
 80042a4:	47a0      	blx	r4
}
 80042a6:	4638      	mov	r0, r7
 80042a8:	b011      	add	sp, #68	; 0x44
 80042aa:	ecbd 8b04 	vpop	{d8-d9}
 80042ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  const auto* affine_quantization =
 80042b2:	6b73      	ldr	r3, [r6, #52]	; 0x34
  TF_LITE_ENSURE(context, affine_quantization);
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	f000 80fa 	beq.w	80044ae <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x286>
  TF_LITE_ENSURE(context, affine_quantization->scale);
 80042ba:	f8d3 9000 	ldr.w	r9, [r3]
 80042be:	f1b9 0f00 	cmp.w	r9, #0
 80042c2:	f000 80dd 	beq.w	8004480 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x258>
  const bool is_per_channel = affine_quantization->scale->size > 1;
 80042c6:	f8d9 c000 	ldr.w	ip, [r9]
  if (is_per_channel) {
 80042ca:	f1bc 0f01 	cmp.w	ip, #1
 80042ce:	dd24      	ble.n	800431a <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0xf2>
    TF_LITE_ENSURE(context,
 80042d0:	f894 e000 	ldrb.w	lr, [r4]
 80042d4:	f1be 0f09 	cmp.w	lr, #9
 80042d8:	d00a      	beq.n	80042f0 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0xc8>
 80042da:	f1be 0f07 	cmp.w	lr, #7
 80042de:	d007      	beq.n	80042f0 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0xc8>
 80042e0:	4b88      	ldr	r3, [pc, #544]	; (8004504 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2dc>)
 80042e2:	6944      	ldr	r4, [r0, #20]
 80042e4:	4a84      	ldr	r2, [pc, #528]	; (80044f8 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2d0>)
 80042e6:	9300      	str	r3, [sp, #0]
 80042e8:	4987      	ldr	r1, [pc, #540]	; (8004508 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2e0>)
 80042ea:	23e2      	movs	r3, #226	; 0xe2
 80042ec:	47a0      	blx	r4
 80042ee:	e7c5      	b.n	800427c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x54>
    TF_LITE_ENSURE_EQ(context, filter->type, kTfLiteInt8);
 80042f0:	7830      	ldrb	r0, [r6, #0]
 80042f2:	2809      	cmp	r0, #9
 80042f4:	f040 80cc 	bne.w	8004490 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x268>
    TF_LITE_ENSURE_EQ(context, affine_quantization->scale->size, num_channels);
 80042f8:	45e3      	cmp	fp, ip
 80042fa:	f000 80e0 	beq.w	80044be <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x296>
 80042fe:	e9cd cb02 	strd	ip, fp, [sp, #8]
 8004302:	4a82      	ldr	r2, [pc, #520]	; (800450c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2e4>)
 8004304:	4b82      	ldr	r3, [pc, #520]	; (8004510 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2e8>)
 8004306:	696c      	ldr	r4, [r5, #20]
 8004308:	497c      	ldr	r1, [pc, #496]	; (80044fc <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2d4>)
 800430a:	e9cd 3200 	strd	r3, r2, [sp]
 800430e:	4628      	mov	r0, r5
 8004310:	4a79      	ldr	r2, [pc, #484]	; (80044f8 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2d0>)
 8004312:	23e5      	movs	r3, #229	; 0xe5
 8004314:	47a0      	blx	r4
 8004316:	2701      	movs	r7, #1
 8004318:	e7b0      	b.n	800427c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x54>
  const float output_scale = output->params.scale;
 800431a:	9b04      	ldr	r3, [sp, #16]
  const float input_scale = input->params.scale;
 800431c:	68e0      	ldr	r0, [r4, #12]
  const float output_scale = output->params.scale;
 800431e:	f8d3 a00c 	ldr.w	sl, [r3, #12]
  for (int i = 0; i < num_channels; ++i) {
 8004322:	f1bb 0f00 	cmp.w	fp, #0
 8004326:	dd34      	ble.n	8004392 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x16a>
 8004328:	1f0b      	subs	r3, r1, #4
 800432a:	930b      	str	r3, [sp, #44]	; 0x2c
 800432c:	1f17      	subs	r7, r2, #4
    const double effective_output_scale = static_cast<double>(input_scale) *
 800432e:	f7fc f91b 	bl	8000568 <__aeabi_f2d>
 8004332:	4602      	mov	r2, r0
 8004334:	460b      	mov	r3, r1
                                          static_cast<double>(output_scale);
 8004336:	4650      	mov	r0, sl
    const double effective_output_scale = static_cast<double>(input_scale) *
 8004338:	ec43 2b18 	vmov	d8, r2, r3
                                          static_cast<double>(output_scale);
 800433c:	f7fc f914 	bl	8000568 <__aeabi_f2d>
 8004340:	e9cd 540c 	strd	r5, r4, [sp, #48]	; 0x30
 8004344:	aa0f      	add	r2, sp, #60	; 0x3c
 8004346:	ec41 0b19 	vmov	d9, r0, r1
 800434a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800434c:	f04f 0800 	mov.w	r8, #0
 8004350:	f10d 0a38 	add.w	sl, sp, #56	; 0x38
 8004354:	4615      	mov	r5, r2
    const double filter_scale = static_cast<double>(scale);
 8004356:	f8d9 0004 	ldr.w	r0, [r9, #4]
 800435a:	f7fc f905 	bl	8000568 <__aeabi_f2d>
    const double effective_output_scale = static_cast<double>(input_scale) *
 800435e:	ec53 2b18 	vmov	r2, r3, d8
 8004362:	f7fc f959 	bl	8000618 <__aeabi_dmul>
 8004366:	ec53 2b19 	vmov	r2, r3, d9
 800436a:	f7fc fa7f 	bl	800086c <__aeabi_ddiv>
 800436e:	ec41 0b10 	vmov	d0, r0, r1
    QuantizeMultiplier(effective_output_scale, &significand, &channel_shift);
 8004372:	4629      	mov	r1, r5
 8004374:	4650      	mov	r0, sl
 8004376:	f7ff fcf9 	bl	8003d6c <_ZN6tflite18QuantizeMultiplierEdPlPi>
  for (int i = 0; i < num_channels; ++i) {
 800437a:	f108 0801 	add.w	r8, r8, #1
    per_channel_multiplier[i] = significand;
 800437e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004380:	f844 3f04 	str.w	r3, [r4, #4]!
  for (int i = 0; i < num_channels; ++i) {
 8004384:	45c3      	cmp	fp, r8
    per_channel_shift[i] = channel_shift;
 8004386:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004388:	f847 3f04 	str.w	r3, [r7, #4]!
  for (int i = 0; i < num_channels; ++i) {
 800438c:	dce3      	bgt.n	8004356 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x12e>
 800438e:	e9dd 540c 	ldrd	r5, r4, [sp, #48]	; 0x30
  if (input->type == kTfLiteUInt8) {
 8004392:	7823      	ldrb	r3, [r4, #0]
 8004394:	2b03      	cmp	r3, #3
 8004396:	d005      	beq.n	80043a4 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x17c>
  if (input->type == kTfLiteInt8 || input->type == kTfLiteUInt8 ||
 8004398:	2b09      	cmp	r3, #9
 800439a:	d063      	beq.n	8004464 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x23c>
 800439c:	2b07      	cmp	r3, #7
 800439e:	d061      	beq.n	8004464 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x23c>
  return kTfLiteOk;
 80043a0:	2700      	movs	r7, #0
 80043a2:	e76b      	b.n	800427c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x54>
  if (bias) {
 80043a4:	9b08      	ldr	r3, [sp, #32]
                                     static_cast<double>(filter->params.scale);
 80043a6:	edd6 8a03 	vldr	s17, [r6, #12]
  const double input_product_scale = static_cast<double>(input->params.scale) *
 80043aa:	ed94 8a03 	vldr	s16, [r4, #12]
  if (bias) {
 80043ae:	b393      	cbz	r3, 8004416 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x1ee>
  const double input_product_scale = static_cast<double>(input->params.scale) *
 80043b0:	ee18 0a10 	vmov	r0, s16
 80043b4:	f7fc f8d8 	bl	8000568 <__aeabi_f2d>
 80043b8:	4606      	mov	r6, r0
                                     static_cast<double>(filter->params.scale);
 80043ba:	ee18 0a90 	vmov	r0, s17
  const double input_product_scale = static_cast<double>(input->params.scale) *
 80043be:	460f      	mov	r7, r1
                                     static_cast<double>(filter->params.scale);
 80043c0:	f7fc f8d2 	bl	8000568 <__aeabi_f2d>
 80043c4:	4602      	mov	r2, r0
 80043c6:	460b      	mov	r3, r1
  const double input_product_scale = static_cast<double>(input->params.scale) *
 80043c8:	4630      	mov	r0, r6
 80043ca:	4639      	mov	r1, r7
 80043cc:	f7fc f924 	bl	8000618 <__aeabi_dmul>
    const double bias_scale = static_cast<double>(bias->params.scale);
 80043d0:	9b08      	ldr	r3, [sp, #32]
  const double input_product_scale = static_cast<double>(input->params.scale) *
 80043d2:	4606      	mov	r6, r0
    const double bias_scale = static_cast<double>(bias->params.scale);
 80043d4:	68d8      	ldr	r0, [r3, #12]
  const double input_product_scale = static_cast<double>(input->params.scale) *
 80043d6:	460f      	mov	r7, r1
    const double bias_scale = static_cast<double>(bias->params.scale);
 80043d8:	f7fc f8c6 	bl	8000568 <__aeabi_f2d>
 80043dc:	4602      	mov	r2, r0
 80043de:	460b      	mov	r3, r1
    const double scale_diff = std::abs(input_product_scale - bias_scale);
 80043e0:	4630      	mov	r0, r6
 80043e2:	4639      	mov	r1, r7
 80043e4:	f7fb ff60 	bl	80002a8 <__aeabi_dsub>
 80043e8:	460b      	mov	r3, r1
    const double output_scale = static_cast<double>(output->params.scale);
 80043ea:	9904      	ldr	r1, [sp, #16]
    const double scale_diff = std::abs(input_product_scale - bias_scale);
 80043ec:	4602      	mov	r2, r0
    const double output_scale = static_cast<double>(output->params.scale);
 80043ee:	68c8      	ldr	r0, [r1, #12]
 80043f0:	4616      	mov	r6, r2
 80043f2:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
 80043f6:	f7fc f8b7 	bl	8000568 <__aeabi_f2d>
 80043fa:	4602      	mov	r2, r0
 80043fc:	460b      	mov	r3, r1
    TF_LITE_ENSURE(context, scale_diff / output_scale <= 0.02);
 80043fe:	4630      	mov	r0, r6
 8004400:	4639      	mov	r1, r7
 8004402:	f7fc fa33 	bl	800086c <__aeabi_ddiv>
 8004406:	a338      	add	r3, pc, #224	; (adr r3, 80044e8 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2c0>)
 8004408:	e9d3 2300 	ldrd	r2, r3, [r3]
 800440c:	f7fc fb80 	bl	8000b10 <__aeabi_dcmple>
 8004410:	2800      	cmp	r0, #0
 8004412:	f000 80c0 	beq.w	8004596 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x36e>
      static_cast<double>(input->params.scale * filter->params.scale);
 8004416:	ee28 8a28 	vmul.f32	s16, s16, s17
  TF_LITE_ENSURE(context, input_product_scale >= 0);
 800441a:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800441e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004422:	f2c0 80c3 	blt.w	80045ac <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x384>
  const double input_product_scale =
 8004426:	ee18 0a10 	vmov	r0, s16
 800442a:	f7fc f89d 	bl	8000568 <__aeabi_f2d>
  *multiplier = input_product_scale / static_cast<double>(output->params.scale);
 800442e:	9b04      	ldr	r3, [sp, #16]
  const double input_product_scale =
 8004430:	4606      	mov	r6, r0
  *multiplier = input_product_scale / static_cast<double>(output->params.scale);
 8004432:	68d8      	ldr	r0, [r3, #12]
  const double input_product_scale =
 8004434:	460f      	mov	r7, r1
  *multiplier = input_product_scale / static_cast<double>(output->params.scale);
 8004436:	f7fc f897 	bl	8000568 <__aeabi_f2d>
 800443a:	4602      	mov	r2, r0
 800443c:	460b      	mov	r3, r1
 800443e:	4630      	mov	r0, r6
 8004440:	4639      	mov	r1, r7
 8004442:	f7fc fa13 	bl	800086c <__aeabi_ddiv>
 8004446:	ec41 0b10 	vmov	d0, r0, r1
    QuantizeMultiplier(real_multiplier, multiplier, &exponent);
 800444a:	a90f      	add	r1, sp, #60	; 0x3c
 800444c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800444e:	f7ff fc8d 	bl	8003d6c <_ZN6tflite18QuantizeMultiplierEdPlPi>
  if (input->type == kTfLiteInt8 || input->type == kTfLiteUInt8 ||
 8004452:	7823      	ldrb	r3, [r4, #0]
    *shift = -exponent;
 8004454:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004456:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004458:	4252      	negs	r2, r2
  if (input->type == kTfLiteInt8 || input->type == kTfLiteUInt8 ||
 800445a:	2b09      	cmp	r3, #9
    *shift = -exponent;
 800445c:	600a      	str	r2, [r1, #0]
  if (input->type == kTfLiteInt8 || input->type == kTfLiteUInt8 ||
 800445e:	d001      	beq.n	8004464 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x23c>
 8004460:	2b03      	cmp	r3, #3
 8004462:	d19b      	bne.n	800439c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x174>
    TF_LITE_ENSURE_STATUS(CalculateActivationRangeQuantized(
 8004464:	9b05      	ldr	r3, [sp, #20]
 8004466:	9a04      	ldr	r2, [sp, #16]
 8004468:	7819      	ldrb	r1, [r3, #0]
 800446a:	9b07      	ldr	r3, [sp, #28]
 800446c:	931e      	str	r3, [sp, #120]	; 0x78
 800446e:	9b06      	ldr	r3, [sp, #24]
 8004470:	4628      	mov	r0, r5
}
 8004472:	b011      	add	sp, #68	; 0x44
 8004474:	ecbd 8b04 	vpop	{d8-d9}
 8004478:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    TF_LITE_ENSURE_STATUS(CalculateActivationRangeQuantized(
 800447c:	f7ff be50 	b.w	8004120 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_>
  TF_LITE_ENSURE(context, affine_quantization->scale);
 8004480:	4b24      	ldr	r3, [pc, #144]	; (8004514 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2ec>)
 8004482:	6944      	ldr	r4, [r0, #20]
 8004484:	4a1c      	ldr	r2, [pc, #112]	; (80044f8 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2d0>)
 8004486:	9300      	str	r3, [sp, #0]
 8004488:	491f      	ldr	r1, [pc, #124]	; (8004508 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2e0>)
 800448a:	23de      	movs	r3, #222	; 0xde
 800448c:	47a0      	blx	r4
 800448e:	e6f5      	b.n	800427c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x54>
    TF_LITE_ENSURE_EQ(context, filter->type, kTfLiteInt8);
 8004490:	4a21      	ldr	r2, [pc, #132]	; (8004518 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2f0>)
 8004492:	4b22      	ldr	r3, [pc, #136]	; (800451c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2f4>)
 8004494:	2109      	movs	r1, #9
 8004496:	9103      	str	r1, [sp, #12]
 8004498:	696c      	ldr	r4, [r5, #20]
 800449a:	4918      	ldr	r1, [pc, #96]	; (80044fc <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2d4>)
 800449c:	9300      	str	r3, [sp, #0]
 800449e:	e9cd 2001 	strd	r2, r0, [sp, #4]
 80044a2:	23e4      	movs	r3, #228	; 0xe4
 80044a4:	4a14      	ldr	r2, [pc, #80]	; (80044f8 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2d0>)
 80044a6:	4628      	mov	r0, r5
 80044a8:	47a0      	blx	r4
 80044aa:	2701      	movs	r7, #1
 80044ac:	e6e6      	b.n	800427c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x54>
  TF_LITE_ENSURE(context, affine_quantization);
 80044ae:	4b1c      	ldr	r3, [pc, #112]	; (8004520 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2f8>)
 80044b0:	6944      	ldr	r4, [r0, #20]
 80044b2:	4a11      	ldr	r2, [pc, #68]	; (80044f8 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2d0>)
 80044b4:	9300      	str	r3, [sp, #0]
 80044b6:	4914      	ldr	r1, [pc, #80]	; (8004508 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2e0>)
 80044b8:	23dd      	movs	r3, #221	; 0xdd
 80044ba:	47a0      	blx	r4
 80044bc:	e6de      	b.n	800427c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x54>
    TF_LITE_ENSURE_EQ(
 80044be:	6898      	ldr	r0, [r3, #8]
 80044c0:	68b3      	ldr	r3, [r6, #8]
 80044c2:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 80044c6:	685b      	ldr	r3, [r3, #4]
 80044c8:	459b      	cmp	fp, r3
 80044ca:	d02d      	beq.n	8004528 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x300>
 80044cc:	e9cd b302 	strd	fp, r3, [sp, #8]
 80044d0:	4914      	ldr	r1, [pc, #80]	; (8004524 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2fc>)
 80044d2:	4a0e      	ldr	r2, [pc, #56]	; (800450c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2e4>)
 80044d4:	696c      	ldr	r4, [r5, #20]
 80044d6:	23e6      	movs	r3, #230	; 0xe6
 80044d8:	e9cd 2100 	strd	r2, r1, [sp]
 80044dc:	4628      	mov	r0, r5
 80044de:	4a06      	ldr	r2, [pc, #24]	; (80044f8 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2d0>)
 80044e0:	4906      	ldr	r1, [pc, #24]	; (80044fc <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x2d4>)
 80044e2:	47a0      	blx	r4
 80044e4:	2701      	movs	r7, #1
 80044e6:	e6c9      	b.n	800427c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x54>
 80044e8:	47ae147b 	.word	0x47ae147b
 80044ec:	3f947ae1 	.word	0x3f947ae1
 80044f0:	080155a4 	.word	0x080155a4
 80044f4:	080155c0 	.word	0x080155c0
 80044f8:	080154f4 	.word	0x080154f4
 80044fc:	08015588 	.word	0x08015588
 8004500:	080155dc 	.word	0x080155dc
 8004504:	08015628 	.word	0x08015628
 8004508:	08015528 	.word	0x08015528
 800450c:	08015680 	.word	0x08015680
 8004510:	08015690 	.word	0x08015690
 8004514:	0801560c 	.word	0x0801560c
 8004518:	08015664 	.word	0x08015664
 800451c:	08015670 	.word	0x08015670
 8004520:	080155f8 	.word	0x080155f8
 8004524:	080156b4 	.word	0x080156b4
  const float* filter_scales = affine_quantization->scale->data;
 8004528:	f109 0304 	add.w	r3, r9, #4
    const double effective_output_scale = static_cast<double>(input_scale) *
 800452c:	68e0      	ldr	r0, [r4, #12]
  const float* filter_scales = affine_quantization->scale->data;
 800452e:	930b      	str	r3, [sp, #44]	; 0x2c
 8004530:	1f17      	subs	r7, r2, #4
 8004532:	f1a1 0804 	sub.w	r8, r1, #4
    const double effective_output_scale = static_cast<double>(input_scale) *
 8004536:	f7fc f817 	bl	8000568 <__aeabi_f2d>
                                          static_cast<double>(output_scale);
 800453a:	9a04      	ldr	r2, [sp, #16]
    const double effective_output_scale = static_cast<double>(input_scale) *
 800453c:	ec41 0b18 	vmov	d8, r0, r1
                                          static_cast<double>(output_scale);
 8004540:	68d0      	ldr	r0, [r2, #12]
 8004542:	f7fc f811 	bl	8000568 <__aeabi_f2d>
 8004546:	e9cd 540c 	strd	r5, r4, [sp, #48]	; 0x30
 800454a:	aa0f      	add	r2, sp, #60	; 0x3c
 800454c:	ec41 0b19 	vmov	d9, r0, r1
 8004550:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8004552:	f04f 0900 	mov.w	r9, #0
 8004556:	f10d 0a38 	add.w	sl, sp, #56	; 0x38
 800455a:	4615      	mov	r5, r2
    const double filter_scale = static_cast<double>(scale);
 800455c:	f854 0b04 	ldr.w	r0, [r4], #4
 8004560:	f7fc f802 	bl	8000568 <__aeabi_f2d>
    const double effective_output_scale = static_cast<double>(input_scale) *
 8004564:	ec53 2b18 	vmov	r2, r3, d8
 8004568:	f7fc f856 	bl	8000618 <__aeabi_dmul>
 800456c:	ec53 2b19 	vmov	r2, r3, d9
 8004570:	f7fc f97c 	bl	800086c <__aeabi_ddiv>
 8004574:	ec41 0b10 	vmov	d0, r0, r1
    QuantizeMultiplier(effective_output_scale, &significand, &channel_shift);
 8004578:	4629      	mov	r1, r5
 800457a:	4650      	mov	r0, sl
 800457c:	f7ff fbf6 	bl	8003d6c <_ZN6tflite18QuantizeMultiplierEdPlPi>
  for (int i = 0; i < num_channels; ++i) {
 8004580:	f109 0901 	add.w	r9, r9, #1
    per_channel_multiplier[i] = significand;
 8004584:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004586:	f848 3f04 	str.w	r3, [r8, #4]!
  for (int i = 0; i < num_channels; ++i) {
 800458a:	45cb      	cmp	fp, r9
    per_channel_shift[i] = channel_shift;
 800458c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800458e:	f847 3f04 	str.w	r3, [r7, #4]!
  for (int i = 0; i < num_channels; ++i) {
 8004592:	dce3      	bgt.n	800455c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x334>
 8004594:	e6fb      	b.n	800438e <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x166>
    TF_LITE_ENSURE(context, scale_diff / output_scale <= 0.02);
 8004596:	4b0a      	ldr	r3, [pc, #40]	; (80045c0 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x398>)
 8004598:	696c      	ldr	r4, [r5, #20]
 800459a:	4a0a      	ldr	r2, [pc, #40]	; (80045c4 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x39c>)
 800459c:	9300      	str	r3, [sp, #0]
 800459e:	490a      	ldr	r1, [pc, #40]	; (80045c8 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x3a0>)
 80045a0:	f240 1335 	movw	r3, #309	; 0x135
 80045a4:	4628      	mov	r0, r5
 80045a6:	47a0      	blx	r4
    TF_LITE_ENSURE_STATUS(GetQuantizedConvolutionMultipler(
 80045a8:	2701      	movs	r7, #1
 80045aa:	e667      	b.n	800427c <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x54>
  TF_LITE_ENSURE(context, input_product_scale >= 0);
 80045ac:	4b07      	ldr	r3, [pc, #28]	; (80045cc <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x3a4>)
 80045ae:	696c      	ldr	r4, [r5, #20]
 80045b0:	4a04      	ldr	r2, [pc, #16]	; (80045c4 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x39c>)
 80045b2:	9300      	str	r3, [sp, #0]
 80045b4:	4904      	ldr	r1, [pc, #16]	; (80045c8 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x3a0>)
 80045b6:	f44f 73a1 	mov.w	r3, #322	; 0x142
 80045ba:	4628      	mov	r0, r5
 80045bc:	47a0      	blx	r4
    TF_LITE_ENSURE_STATUS(GetQuantizedConvolutionMultipler(
 80045be:	e7f3      	b.n	80045a8 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i+0x380>
 80045c0:	08015540 	.word	0x08015540
 80045c4:	080154f4 	.word	0x080154f4
 80045c8:	08015528 	.word	0x08015528
 80045cc:	08015564 	.word	0x08015564

080045d0 <_ZN6tflite14AlignPointerUpEPhj>:
namespace tflite {

uint8_t* AlignPointerUp(uint8_t* data, size_t alignment) {
  std::uintptr_t data_as_uintptr_t = reinterpret_cast<std::uintptr_t>(data);
  uint8_t* aligned_result = reinterpret_cast<uint8_t*>(
      ((data_as_uintptr_t + (alignment - 1)) / alignment) * alignment);
 80045d0:	1e4b      	subs	r3, r1, #1
 80045d2:	4418      	add	r0, r3
 80045d4:	fbb0 f0f1 	udiv	r0, r0, r1
  return aligned_result;
}
 80045d8:	fb01 f000 	mul.w	r0, r1, r0
 80045dc:	4770      	bx	lr
 80045de:	bf00      	nop

080045e0 <_ZN6tflite16AlignPointerDownEPhj>:

uint8_t* AlignPointerDown(uint8_t* data, size_t alignment) {
  std::uintptr_t data_as_uintptr_t = reinterpret_cast<std::uintptr_t>(data);
  uint8_t* aligned_result =
      reinterpret_cast<uint8_t*>((data_as_uintptr_t / alignment) * alignment);
 80045e0:	fbb0 f0f1 	udiv	r0, r0, r1
  return aligned_result;
}
 80045e4:	fb01 f000 	mul.w	r0, r1, r0
 80045e8:	4770      	bx	lr
 80045ea:	bf00      	nop

080045ec <_ZN6tflite11AlignSizeUpEjj>:

size_t AlignSizeUp(size_t size, size_t alignment) {
  size_t aligned_size = (((size + (alignment - 1)) / alignment) * alignment);
 80045ec:	1e43      	subs	r3, r0, #1
 80045ee:	440b      	add	r3, r1
 80045f0:	fbb3 f3f1 	udiv	r3, r3, r1
  return aligned_size;
}
 80045f4:	fb01 f003 	mul.w	r0, r1, r3
 80045f8:	4770      	bx	lr
 80045fa:	bf00      	nop

080045fc <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj>:

TfLiteStatus TfLiteTypeSizeOf(TfLiteType type, size_t* size) {
  switch (type) {
 80045fc:	3801      	subs	r0, #1
 80045fe:	280b      	cmp	r0, #11
 8004600:	d813      	bhi.n	800462a <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj+0x2e>
 8004602:	e8df f000 	tbb	[pc, r0]
 8004606:	0a0a      	.short	0x0a0a
 8004608:	06120e06 	.word	0x06120e06
 800460c:	12060e18 	.word	0x12060e18
 8004610:	1412      	.short	0x1412
      break;
    case kTfLiteInt32:
      *size = sizeof(int32_t);
      break;
    case kTfLiteUInt8:
      *size = sizeof(uint8_t);
 8004612:	2301      	movs	r3, #1
 8004614:	600b      	str	r3, [r1, #0]
      *size = sizeof(double) * 2;
      break;
    default:
      return kTfLiteError;
  }
  return kTfLiteOk;
 8004616:	2000      	movs	r0, #0
      break;
 8004618:	4770      	bx	lr
      *size = sizeof(float);
 800461a:	2304      	movs	r3, #4
 800461c:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
 800461e:	2000      	movs	r0, #0
      break;
 8004620:	4770      	bx	lr
      *size = sizeof(int64_t);
 8004622:	2308      	movs	r3, #8
 8004624:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
 8004626:	2000      	movs	r0, #0
      break;
 8004628:	4770      	bx	lr
  switch (type) {
 800462a:	2001      	movs	r0, #1
}
 800462c:	4770      	bx	lr
      *size = sizeof(double) * 2;
 800462e:	2310      	movs	r3, #16
 8004630:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
 8004632:	2000      	movs	r0, #0
      break;
 8004634:	4770      	bx	lr
      *size = sizeof(int16_t);
 8004636:	2302      	movs	r3, #2
 8004638:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
 800463a:	2000      	movs	r0, #0
      break;
 800463c:	4770      	bx	lr
 800463e:	bf00      	nop

08004640 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE>:

TfLiteStatus BytesRequiredForTensor(const tflite::Tensor& flatbuffer_tensor,
                                    size_t* bytes, size_t* type_size,
                                    ErrorReporter* error_reporter) {
 8004640:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    return data_ - ReadScalar<soffset_t>(data_);
 8004644:	6804      	ldr	r4, [r0, #0]
 8004646:	eba0 0e04 	sub.w	lr, r0, r4
 800464a:	4617      	mov	r7, r2
 800464c:	f8be 8000 	ldrh.w	r8, [lr]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8004650:	f1b8 0f04 	cmp.w	r8, #4
 8004654:	b082      	sub	sp, #8
 8004656:	460e      	mov	r6, r1
 8004658:	461a      	mov	r2, r3
 800465a:	d92a      	bls.n	80046b2 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x72>
 800465c:	f8be 3004 	ldrh.w	r3, [lr, #4]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004660:	b3a3      	cbz	r3, 80046cc <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x8c>
 8004662:	58c1      	ldr	r1, [r0, r3]
    auto p = data_ + field_offset;
 8004664:	4403      	add	r3, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004666:	eb03 0c01 	add.w	ip, r3, r1
  uoffset_t size() const { return EndianScalar(length_); }
 800466a:	5859      	ldr	r1, [r3, r1]
  int element_count = 1;
  // If flatbuffer_tensor.shape == nullptr, then flatbuffer_tensor is a scalar
  // so has 1 element.
  if (flatbuffer_tensor.shape() != nullptr) {
    for (size_t n = 0; n < flatbuffer_tensor.shape()->Length(); ++n) {
 800466c:	b371      	cbz	r1, 80046cc <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x8c>
 800466e:	eb0c 0181 	add.w	r1, ip, r1, lsl #2
  int element_count = 1;
 8004672:	2401      	movs	r4, #1
      element_count *= flatbuffer_tensor.shape()->Get(n);
 8004674:	f85c 5f04 	ldr.w	r5, [ip, #4]!
    for (size_t n = 0; n < flatbuffer_tensor.shape()->Length(); ++n) {
 8004678:	458c      	cmp	ip, r1
      element_count *= flatbuffer_tensor.shape()->Get(n);
 800467a:	fb05 f404 	mul.w	r4, r5, r4
    for (size_t n = 0; n < flatbuffer_tensor.shape()->Length(); ++n) {
 800467e:	d1f9      	bne.n	8004674 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x34>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8004680:	f1b8 0f06 	cmp.w	r8, #6
 8004684:	d936      	bls.n	80046f4 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xb4>
 8004686:	f8be 3006 	ldrh.w	r3, [lr, #6]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800468a:	b1eb      	cbz	r3, 80046c8 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x88>
    return static_cast<tflite::TensorType>(GetField<int8_t>(VT_TYPE, 0));
 800468c:	5cc0      	ldrb	r0, [r0, r3]
    }
  }

  TfLiteType tf_lite_type;
  TF_LITE_ENSURE_STATUS(ConvertTensorType(flatbuffer_tensor.type(),
 800468e:	f10d 0107 	add.w	r1, sp, #7
 8004692:	f7ff f8a7 	bl	80037e4 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE>
 8004696:	b9a0      	cbnz	r0, 80046c2 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x82>
  switch (type) {
 8004698:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800469c:	3b01      	subs	r3, #1
 800469e:	2b0b      	cmp	r3, #11
 80046a0:	d822      	bhi.n	80046e8 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0xa8>
 80046a2:	e8df f003 	tbb	[pc, r3]
 80046a6:	1f1f      	.short	0x1f1f
 80046a8:	15211d15 	.word	0x15211d15
 80046ac:	21151d25 	.word	0x21151d25
 80046b0:	2321      	.short	0x2321
 80046b2:	2000      	movs	r0, #0
  int element_count = 1;
 80046b4:	2401      	movs	r4, #1
  TF_LITE_ENSURE_STATUS(ConvertTensorType(flatbuffer_tensor.type(),
 80046b6:	f10d 0107 	add.w	r1, sp, #7
 80046ba:	f7ff f893 	bl	80037e4 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE>
 80046be:	2800      	cmp	r0, #0
 80046c0:	d0ea      	beq.n	8004698 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x58>
                                          &tf_lite_type, error_reporter));
  TF_LITE_ENSURE_STATUS(TfLiteTypeSizeOf(tf_lite_type, type_size));
  *bytes = element_count * (*type_size);
  return kTfLiteOk;
}
 80046c2:	b002      	add	sp, #8
 80046c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80046c8:	4618      	mov	r0, r3
 80046ca:	e7f4      	b.n	80046b6 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x76>
  int element_count = 1;
 80046cc:	2401      	movs	r4, #1
 80046ce:	e7d7      	b.n	8004680 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x40>
    case kTfLiteUInt8:
 80046d0:	2301      	movs	r3, #1
  *bytes = element_count * (*type_size);
 80046d2:	fb03 f404 	mul.w	r4, r3, r4
      *size = sizeof(float);
 80046d6:	603b      	str	r3, [r7, #0]
  *bytes = element_count * (*type_size);
 80046d8:	6034      	str	r4, [r6, #0]
}
 80046da:	b002      	add	sp, #8
 80046dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    case kTfLiteInt64:
 80046e0:	2308      	movs	r3, #8
 80046e2:	e7f6      	b.n	80046d2 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x92>
  switch (type) {
 80046e4:	2304      	movs	r3, #4
 80046e6:	e7f4      	b.n	80046d2 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x92>
 80046e8:	2001      	movs	r0, #1
 80046ea:	e7ea      	b.n	80046c2 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x82>
    case kTfLiteComplex128:
 80046ec:	2310      	movs	r3, #16
 80046ee:	e7f0      	b.n	80046d2 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x92>
  switch (type) {
 80046f0:	2302      	movs	r3, #2
 80046f2:	e7ee      	b.n	80046d2 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x92>
 80046f4:	2000      	movs	r0, #0
 80046f6:	e7de      	b.n	80046b6 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE+0x76>

080046f8 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>:

TfLiteStatus TfLiteEvalTensorByteLength(const TfLiteEvalTensor* eval_tensor,
                                        size_t* out_bytes) {
 80046f8:	b538      	push	{r3, r4, r5, lr}
  TFLITE_DCHECK(out_bytes != nullptr);
 80046fa:	b369      	cbz	r1, 8004758 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x60>

  int element_count = 1;
  // If eval_tensor->dims == nullptr, then tensor is a scalar so has 1 element.
  if (eval_tensor->dims != nullptr) {
 80046fc:	6842      	ldr	r2, [r0, #4]
 80046fe:	b302      	cbz	r2, 8004742 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x4a>
    for (int n = 0; n < eval_tensor->dims->size; ++n) {
 8004700:	6815      	ldr	r5, [r2, #0]
 8004702:	2d00      	cmp	r5, #0
 8004704:	dd1d      	ble.n	8004742 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x4a>
 8004706:	2300      	movs	r3, #0
  int element_count = 1;
 8004708:	f04f 0c01 	mov.w	ip, #1
      element_count *= eval_tensor->dims->data[n];
 800470c:	f852 4f04 	ldr.w	r4, [r2, #4]!
    for (int n = 0; n < eval_tensor->dims->size; ++n) {
 8004710:	3301      	adds	r3, #1
 8004712:	42ab      	cmp	r3, r5
      element_count *= eval_tensor->dims->data[n];
 8004714:	fb04 fc0c 	mul.w	ip, r4, ip
    for (int n = 0; n < eval_tensor->dims->size; ++n) {
 8004718:	d1f8      	bne.n	800470c <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x14>
  switch (type) {
 800471a:	7a03      	ldrb	r3, [r0, #8]
 800471c:	3b01      	subs	r3, #1
 800471e:	2b0b      	cmp	r3, #11
 8004720:	d814      	bhi.n	800474c <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x54>
 8004722:	e8df f003 	tbb	[pc, r3]
 8004726:	0c0c      	.short	0x0c0c
 8004728:	06131106 	.word	0x06131106
 800472c:	13061115 	.word	0x13061115
 8004730:	1713      	.short	0x1713
      *size = sizeof(bool);
 8004732:	2301      	movs	r3, #1
    }
  }
  size_t type_size;
  TF_LITE_ENSURE_STATUS(TfLiteTypeSizeOf(eval_tensor->type, &type_size));
  *out_bytes = element_count * type_size;
 8004734:	fb03 f30c 	mul.w	r3, r3, ip
 8004738:	600b      	str	r3, [r1, #0]
  return kTfLiteOk;
 800473a:	2000      	movs	r0, #0
}
 800473c:	bd38      	pop	{r3, r4, r5, pc}
      *size = sizeof(int32_t);
 800473e:	2304      	movs	r3, #4
 8004740:	e7f8      	b.n	8004734 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x3c>
  int element_count = 1;
 8004742:	f04f 0c01 	mov.w	ip, #1
 8004746:	e7e8      	b.n	800471a <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x22>
  switch (type) {
 8004748:	2308      	movs	r3, #8
 800474a:	e7f3      	b.n	8004734 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x3c>
 800474c:	2001      	movs	r0, #1
}
 800474e:	bd38      	pop	{r3, r4, r5, pc}
      *size = sizeof(int16_t);
 8004750:	2302      	movs	r3, #2
 8004752:	e7ef      	b.n	8004734 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x3c>
      *size = sizeof(double) * 2;
 8004754:	2310      	movs	r3, #16
 8004756:	e7ed      	b.n	8004734 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj+0x3c>
  TFLITE_DCHECK(out_bytes != nullptr);
 8004758:	f00c fc9c 	bl	8011094 <abort>

0800475c <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocator8AllocateEjj>:
 public:
  explicit MicroBuiltinDataAllocator(SimpleMemoryAllocator* memory_allocator)
      : memory_allocator_(memory_allocator) {}

  void* Allocate(size_t size, size_t alignment_hint) override {
    return memory_allocator_->AllocateFromTail(size, alignment_hint);
 800475c:	6840      	ldr	r0, [r0, #4]
 800475e:	6803      	ldr	r3, [r0, #0]
 8004760:	68db      	ldr	r3, [r3, #12]
 8004762:	4718      	bx	r3

08004764 <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocator10DeallocateEPv>:
  }
  void Deallocate(void* data) override {
    // Do not deallocate, builtin data needs to be available for the life time
    // of the model.
  }
 8004764:	4770      	bx	lr
 8004766:	bf00      	nop

08004768 <_ZN6tflite14MicroAllocatorD1Ev>:
                               ErrorReporter* error_reporter)
    : memory_allocator_(memory_allocator),
      error_reporter_(error_reporter),
      model_is_allocating_(false) {}

MicroAllocator::~MicroAllocator() {}
 8004768:	4770      	bx	lr
 800476a:	bf00      	nop

0800476c <_ZN6tflite14MicroAllocator24AllocatePersistentBufferEj>:
  model_is_allocating_ = false;
  return kTfLiteOk;
}

void* MicroAllocator::AllocatePersistentBuffer(size_t bytes) {
  return memory_allocator_->AllocateFromTail(bytes, kBufferAlignment);
 800476c:	6840      	ldr	r0, [r0, #4]
 800476e:	6803      	ldr	r3, [r0, #0]
 8004770:	2210      	movs	r2, #16
 8004772:	68db      	ldr	r3, [r3, #12]
 8004774:	4718      	bx	r3
 8004776:	bf00      	nop

08004778 <_ZN6tflite14MicroAllocator20ResetTempAllocationsEv>:
  }
  return tensor;
}

void MicroAllocator::ResetTempAllocations() {
  memory_allocator_->ResetTempAllocations();
 8004778:	6840      	ldr	r0, [r0, #4]
 800477a:	6803      	ldr	r3, [r0, #0]
 800477c:	695b      	ldr	r3, [r3, #20]
 800477e:	4718      	bx	r3

08004780 <_ZN6tflite14MicroAllocator38AllocatePersistentTfLiteTensorInternalEPKNS_5ModelEP16TfLiteEvalTensori>:
  return kTfLiteOk;
}

TfLiteTensor* MicroAllocator::AllocatePersistentTfLiteTensorInternal(
    const Model* model, TfLiteEvalTensor* eval_tensors, int tensor_index) {
  return reinterpret_cast<TfLiteTensor*>(memory_allocator_->AllocateFromTail(
 8004780:	6840      	ldr	r0, [r0, #4]
 8004782:	6803      	ldr	r3, [r0, #0]
 8004784:	2204      	movs	r2, #4
 8004786:	68db      	ldr	r3, [r3, #12]
 8004788:	2140      	movs	r1, #64	; 0x40
 800478a:	4718      	bx	r3

0800478c <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocatorD1Ev>:
class MicroBuiltinDataAllocator : public BuiltinDataAllocator {
 800478c:	4770      	bx	lr
 800478e:	bf00      	nop

08004790 <_ZN6tflite14MicroAllocatorD0Ev>:
MicroAllocator::~MicroAllocator() {}
 8004790:	b510      	push	{r4, lr}
 8004792:	2118      	movs	r1, #24
 8004794:	4604      	mov	r4, r0
 8004796:	f00c f9a1 	bl	8010adc <_ZdlPvj>
 800479a:	4620      	mov	r0, r4
 800479c:	bd10      	pop	{r4, pc}
 800479e:	bf00      	nop

080047a0 <_ZN6tflite12_GLOBAL__N_125MicroBuiltinDataAllocatorD0Ev>:
class MicroBuiltinDataAllocator : public BuiltinDataAllocator {
 80047a0:	b510      	push	{r4, lr}
 80047a2:	2108      	movs	r1, #8
 80047a4:	4604      	mov	r4, r0
 80047a6:	f00c f999 	bl	8010adc <_ZdlPvj>
 80047aa:	4620      	mov	r0, r4
 80047ac:	bd10      	pop	{r4, pc}
 80047ae:	bf00      	nop

080047b0 <_ZN6tflite14MicroAllocator28AllocateScratchBufferHandlesEPPNS_19ScratchBufferHandleEj>:
      max_head_buffer_usage_, kBufferAlignment));
  return kTfLiteOk;
}

TfLiteStatus MicroAllocator::AllocateScratchBufferHandles(
    ScratchBufferHandle** scratch_buffer_handles, size_t handle_count) {
 80047b0:	b510      	push	{r4, lr}
  TFLITE_DCHECK(scratch_buffer_handles != nullptr);
 80047b2:	b161      	cbz	r1, 80047ce <_ZN6tflite14MicroAllocator28AllocateScratchBufferHandlesEPPNS_19ScratchBufferHandleEj+0x1e>

  if (scratch_buffer_request_count_ == 0) {
 80047b4:	4613      	mov	r3, r2
 80047b6:	6902      	ldr	r2, [r0, #16]
 80047b8:	b13a      	cbz	r2, 80047ca <_ZN6tflite14MicroAllocator28AllocateScratchBufferHandlesEPPNS_19ScratchBufferHandleEj+0x1a>
  }

  // Allocate a consecutive block of memory store the scratch buffer handles.
  // This alignment ensures quick lookup during inference time for the model:
  *scratch_buffer_handles = reinterpret_cast<ScratchBufferHandle*>(
      memory_allocator_->AllocateFromTail(
 80047ba:	6840      	ldr	r0, [r0, #4]
 80047bc:	460c      	mov	r4, r1
 80047be:	0099      	lsls	r1, r3, #2
 80047c0:	6803      	ldr	r3, [r0, #0]
 80047c2:	2204      	movs	r2, #4
 80047c4:	68db      	ldr	r3, [r3, #12]
 80047c6:	4798      	blx	r3
  *scratch_buffer_handles = reinterpret_cast<ScratchBufferHandle*>(
 80047c8:	6020      	str	r0, [r4, #0]
          sizeof(ScratchBufferHandle) * handle_count,
          alignof(ScratchBufferHandle)));

  return kTfLiteOk;
}
 80047ca:	2000      	movs	r0, #0
 80047cc:	bd10      	pop	{r4, pc}
  TFLITE_DCHECK(scratch_buffer_handles != nullptr);
 80047ce:	f00c fc61 	bl	8011094 <abort>
 80047d2:	bf00      	nop

080047d4 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor>:
                                               TfLiteEvalTensor* eval_tensors) {
 80047d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80047d8:	680b      	ldr	r3, [r1, #0]
    return data_ - ReadScalar<soffset_t>(data_);
 80047da:	eba1 0e03 	sub.w	lr, r1, r3
 80047de:	4688      	mov	r8, r1
 80047e0:	b082      	sub	sp, #8
 80047e2:	f8be 1000 	ldrh.w	r1, [lr]
 80047e6:	4607      	mov	r7, r0
 80047e8:	4616      	mov	r6, r2
  for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
 80047ea:	2500      	movs	r5, #0
 80047ec:	e01d      	b.n	800482a <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x56>
 80047ee:	f8be 3004 	ldrh.w	r3, [lr, #4]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 80047f2:	b1fb      	cbz	r3, 8004834 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x60>
 80047f4:	f858 2003 	ldr.w	r2, [r8, r3]
    auto p = data_ + field_offset;
 80047f8:	4443      	add	r3, r8
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 80047fa:	189c      	adds	r4, r3, r2
 80047fc:	589b      	ldr	r3, [r3, r2]
 80047fe:	429d      	cmp	r5, r3
 8004800:	d22e      	bcs.n	8004860 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x8c>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
 8004802:	3404      	adds	r4, #4
    p += i * sizeof(uoffset_t);
 8004804:	eb04 0385 	add.w	r3, r4, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
 8004808:	f854 2025 	ldr.w	r2, [r4, r5, lsl #2]
    return data_ - ReadScalar<soffset_t>(data_);
 800480c:	589c      	ldr	r4, [r3, r2]
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
 800480e:	4413      	add	r3, r2
    return data_ - ReadScalar<soffset_t>(data_);
 8004810:	eba3 0c04 	sub.w	ip, r3, r4
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8004814:	f8bc 2000 	ldrh.w	r2, [ip]
 8004818:	2a0e      	cmp	r2, #14
 800481a:	d904      	bls.n	8004826 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x52>
 800481c:	f8bc 200e 	ldrh.w	r2, [ip, #14]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 8004820:	b10a      	cbz	r2, 8004826 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x52>
    if (tensor->is_variable()) {
 8004822:	5c9b      	ldrb	r3, [r3, r2]
 8004824:	b943      	cbnz	r3, 8004838 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x64>
  for (size_t i = 0; i < subgraph->tensors()->size(); ++i) {
 8004826:	3501      	adds	r5, #1
 8004828:	360c      	adds	r6, #12
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800482a:	2904      	cmp	r1, #4
 800482c:	d8df      	bhi.n	80047ee <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x1a>
  uoffset_t size() const { return EndianScalar(length_); }
 800482e:	2300      	movs	r3, #0
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	deff      	udf	#255	; 0xff
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	deff      	udf	#255	; 0xff
      TF_LITE_ENSURE_STATUS(
 8004838:	a901      	add	r1, sp, #4
 800483a:	4630      	mov	r0, r6
 800483c:	f7ff ff5c 	bl	80046f8 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>
 8004840:	b978      	cbnz	r0, 8004862 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x8e>
          memory_allocator_->AllocateFromTail(buffer_size, kBufferAlignment);
 8004842:	6878      	ldr	r0, [r7, #4]
 8004844:	9901      	ldr	r1, [sp, #4]
 8004846:	6803      	ldr	r3, [r0, #0]
 8004848:	2210      	movs	r2, #16
 800484a:	68db      	ldr	r3, [r3, #12]
 800484c:	4798      	blx	r3
      eval_tensors[i].data.data =
 800484e:	6030      	str	r0, [r6, #0]
      if (eval_tensors[i].data.data == nullptr) {
 8004850:	b150      	cbz	r0, 8004868 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x94>
 8004852:	f8d8 3000 	ldr.w	r3, [r8]
    return data_ - ReadScalar<soffset_t>(data_);
 8004856:	eba8 0e03 	sub.w	lr, r8, r3
 800485a:	f8be 1000 	ldrh.w	r1, [lr]
 800485e:	e7e2      	b.n	8004826 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x52>
  return kTfLiteOk;
 8004860:	2000      	movs	r0, #0
}
 8004862:	b002      	add	sp, #8
 8004864:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        TF_LITE_REPORT_ERROR(error_reporter_,
 8004868:	9a01      	ldr	r2, [sp, #4]
 800486a:	4903      	ldr	r1, [pc, #12]	; (8004878 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0xa4>)
 800486c:	68b8      	ldr	r0, [r7, #8]
 800486e:	f7fe ff99 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
        return kTfLiteError;
 8004872:	2001      	movs	r0, #1
 8004874:	e7f5      	b.n	8004862 <_ZN6tflite14MicroAllocator17AllocateVariablesEPKNS_8SubGraphEP16TfLiteEvalTensor+0x8e>
 8004876:	bf00      	nop
 8004878:	080156f4 	.word	0x080156f4

0800487c <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPPNS_19NodeAndRegistrationE>:
    const Model* model, NodeAndRegistration** node_and_registrations) {
 800487c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  TFLITE_DCHECK(node_and_registrations);
 800487e:	2a00      	cmp	r2, #0
 8004880:	d032      	beq.n	80048e8 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPPNS_19NodeAndRegistrationE+0x6c>
 8004882:	680b      	ldr	r3, [r1, #0]
 8004884:	1acb      	subs	r3, r1, r3
 8004886:	4614      	mov	r4, r2
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8004888:	881a      	ldrh	r2, [r3, #0]
 800488a:	2a08      	cmp	r2, #8
 800488c:	d92e      	bls.n	80048ec <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPPNS_19NodeAndRegistrationE+0x70>
 800488e:	891b      	ldrh	r3, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004890:	b363      	cbz	r3, 80048ec <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPPNS_19NodeAndRegistrationE+0x70>
 8004892:	4605      	mov	r5, r0
    auto p = data_ + field_offset;
 8004894:	18c8      	adds	r0, r1, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004896:	58cb      	ldr	r3, [r1, r3]
  if (subgraphs->size() != 1) {
 8004898:	58c6      	ldr	r6, [r0, r3]
 800489a:	2e01      	cmp	r6, #1
 800489c:	eb00 0203 	add.w	r2, r0, r3
 80048a0:	d11e      	bne.n	80048e0 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPPNS_19NodeAndRegistrationE+0x64>
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
 80048a2:	6851      	ldr	r1, [r2, #4]
      memory_allocator_->AllocateFromTail(
 80048a4:	6868      	ldr	r0, [r5, #4]
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
 80048a6:	1d13      	adds	r3, r2, #4
    return data_ - ReadScalar<soffset_t>(data_);
 80048a8:	585a      	ldr	r2, [r3, r1]
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
 80048aa:	440b      	add	r3, r1
    return data_ - ReadScalar<soffset_t>(data_);
 80048ac:	1a9a      	subs	r2, r3, r2
 80048ae:	6801      	ldr	r1, [r0, #0]
 80048b0:	68cf      	ldr	r7, [r1, #12]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 80048b2:	8811      	ldrh	r1, [r2, #0]
 80048b4:	290a      	cmp	r1, #10
 80048b6:	d919      	bls.n	80048ec <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPPNS_19NodeAndRegistrationE+0x70>
 80048b8:	8952      	ldrh	r2, [r2, #10]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 80048ba:	b1ba      	cbz	r2, 80048ec <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPPNS_19NodeAndRegistrationE+0x70>
  uoffset_t size() const { return EndianScalar(length_); }
 80048bc:	5899      	ldr	r1, [r3, r2]
    auto p = data_ + field_offset;
 80048be:	4413      	add	r3, r2
 80048c0:	2204      	movs	r2, #4
          sizeof(NodeAndRegistration) * subgraph->operators()->size(),
 80048c2:	5859      	ldr	r1, [r3, r1]
 80048c4:	eb01 0181 	add.w	r1, r1, r1, lsl #2
      memory_allocator_->AllocateFromTail(
 80048c8:	00c9      	lsls	r1, r1, #3
 80048ca:	47b8      	blx	r7
  if (output == nullptr) {
 80048cc:	b110      	cbz	r0, 80048d4 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPPNS_19NodeAndRegistrationE+0x58>
  *node_and_registrations = output;
 80048ce:	6020      	str	r0, [r4, #0]
  return kTfLiteOk;
 80048d0:	2000      	movs	r0, #0
}
 80048d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    TF_LITE_REPORT_ERROR(
 80048d4:	4907      	ldr	r1, [pc, #28]	; (80048f4 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPPNS_19NodeAndRegistrationE+0x78>)
 80048d6:	68a8      	ldr	r0, [r5, #8]
 80048d8:	f7fe ff64 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
 80048dc:	4630      	mov	r0, r6
}
 80048de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    TF_LITE_REPORT_ERROR(error_reporter_,
 80048e0:	4905      	ldr	r1, [pc, #20]	; (80048f8 <_ZN6tflite14MicroAllocator28AllocateNodeAndRegistrationsEPKNS_5ModelEPPNS_19NodeAndRegistrationE+0x7c>)
 80048e2:	68a8      	ldr	r0, [r5, #8]
 80048e4:	f7fe ff5e 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
  TFLITE_DCHECK(subgraph != nullptr);
 80048e8:	f00c fbd4 	bl	8011094 <abort>
  uoffset_t size() const { return EndianScalar(length_); }
 80048ec:	2300      	movs	r3, #0
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	deff      	udf	#255	; 0xff
 80048f2:	bf00      	nop
 80048f4:	08015750 	.word	0x08015750
 80048f8:	08015724 	.word	0x08015724

080048fc <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE>:
    NodeAndRegistration* node_and_registrations) {
 80048fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004900:	ed2d 8b02 	vpush	{d8}
 8004904:	b089      	sub	sp, #36	; 0x24
 8004906:	9000      	str	r0, [sp, #0]
  TFLITE_DCHECK(model != nullptr);
 8004908:	2900      	cmp	r1, #0
 800490a:	f000 80a8 	beq.w	8004a5e <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x162>
  TFLITE_DCHECK(node_and_registrations != nullptr);
 800490e:	2b00      	cmp	r3, #0
 8004910:	f000 80a5 	beq.w	8004a5e <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x162>
 8004914:	ee08 2a10 	vmov	s16, r2
    return data_ - ReadScalar<soffset_t>(data_);
 8004918:	680a      	ldr	r2, [r1, #0]
 800491a:	1a8a      	subs	r2, r1, r2
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800491c:	8810      	ldrh	r0, [r2, #0]
 800491e:	2808      	cmp	r0, #8
 8004920:	d97f      	bls.n	8004a22 <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x126>
 8004922:	8910      	ldrh	r0, [r2, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004924:	2800      	cmp	r0, #0
 8004926:	f000 8112 	beq.w	8004b4e <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x252>
 800492a:	580d      	ldr	r5, [r1, r0]
    auto p = data_ + field_offset;
 800492c:	4408      	add	r0, r1
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 800492e:	1944      	adds	r4, r0, r5
  if (subgraphs->size() != 1) {
 8004930:	5940      	ldr	r0, [r0, r5]
 8004932:	2801      	cmp	r0, #1
 8004934:	f040 8105 	bne.w	8004b42 <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x246>
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
 8004938:	6860      	ldr	r0, [r4, #4]
 800493a:	88d2      	ldrh	r2, [r2, #6]
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
 800493c:	3404      	adds	r4, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
 800493e:	eb04 0b00 	add.w	fp, r4, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004942:	b112      	cbz	r2, 800494a <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x4e>
 8004944:	5888      	ldr	r0, [r1, r2]
    auto p = data_ + field_offset;
 8004946:	440a      	add	r2, r1
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004948:	4402      	add	r2, r0
 800494a:	461c      	mov	r4, r3
  MicroBuiltinDataAllocator builtin_data_allocator(memory_allocator_);
 800494c:	9b00      	ldr	r3, [sp, #0]
 800494e:	9202      	str	r2, [sp, #8]
 8004950:	685b      	ldr	r3, [r3, #4]
      : memory_allocator_(memory_allocator) {}
 8004952:	9307      	str	r3, [sp, #28]
 8004954:	4b7f      	ldr	r3, [pc, #508]	; (8004b54 <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x258>)
 8004956:	9306      	str	r3, [sp, #24]
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
 8004958:	9b02      	ldr	r3, [sp, #8]
 800495a:	3304      	adds	r3, #4
  for (size_t i = 0; i < subgraph->operators()->size(); ++i) {
 800495c:	f04f 0900 	mov.w	r9, #0
 8004960:	9303      	str	r3, [sp, #12]
    return data_ - ReadScalar<soffset_t>(data_);
 8004962:	f8db 3000 	ldr.w	r3, [fp]
 8004966:	ebab 0303 	sub.w	r3, fp, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800496a:	881a      	ldrh	r2, [r3, #0]
 800496c:	2a0a      	cmp	r2, #10
 800496e:	d958      	bls.n	8004a22 <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x126>
 8004970:	895a      	ldrh	r2, [r3, #10]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004972:	2a00      	cmp	r2, #0
 8004974:	f000 80a4 	beq.w	8004ac0 <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x1c4>
 8004978:	f85b 1002 	ldr.w	r1, [fp, r2]
    auto p = data_ + field_offset;
 800497c:	445a      	add	r2, fp
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 800497e:	1853      	adds	r3, r2, r1
 8004980:	5852      	ldr	r2, [r2, r1]
 8004982:	4591      	cmp	r9, r2
 8004984:	f080 80d7 	bcs.w	8004b36 <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x23a>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
 8004988:	3304      	adds	r3, #4
    p += i * sizeof(uoffset_t);
 800498a:	eb03 0889 	add.w	r8, r3, r9, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
 800498e:	f853 7029 	ldr.w	r7, [r3, r9, lsl #2]
    return data_ - ReadScalar<soffset_t>(data_);
 8004992:	f858 3007 	ldr.w	r3, [r8, r7]
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
 8004996:	eb08 0507 	add.w	r5, r8, r7
    return data_ - ReadScalar<soffset_t>(data_);
 800499a:	1aeb      	subs	r3, r5, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800499c:	881a      	ldrh	r2, [r3, #0]
 800499e:	2a04      	cmp	r2, #4
 80049a0:	d942      	bls.n	8004a28 <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x12c>
 80049a2:	889e      	ldrh	r6, [r3, #4]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 80049a4:	b106      	cbz	r6, 80049a8 <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0xac>
 80049a6:	59ae      	ldr	r6, [r5, r6]
    if (index >= opcodes->size()) {
 80049a8:	9b02      	ldr	r3, [sp, #8]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	42b3      	cmp	r3, r6
 80049ae:	f240 808b 	bls.w	8004ac8 <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x1cc>
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
 80049b2:	9a03      	ldr	r2, [sp, #12]
 80049b4:	f852 3026 	ldr.w	r3, [r2, r6, lsl #2]
    p += i * sizeof(uoffset_t);
 80049b8:	eb02 0a86 	add.w	sl, r2, r6, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
 80049bc:	449a      	add	sl, r3
        GetRegistrationFromOpCode(opcode, op_resolver, error_reporter_,
 80049be:	9b00      	ldr	r3, [sp, #0]
 80049c0:	ee18 1a10 	vmov	r1, s16
 80049c4:	689a      	ldr	r2, [r3, #8]
 80049c6:	4650      	mov	r0, sl
 80049c8:	f104 0324 	add.w	r3, r4, #36	; 0x24
 80049cc:	f7ff f96e 	bl	8003cac <_ZN6tflite25GetRegistrationFromOpCodeEPKNS_12OperatorCodeERKNS_10OpResolverEPNS_13ErrorReporterEPPK18TfLiteRegistration>
                                  &(node_and_registrations[i].registration));
 80049d0:	9401      	str	r4, [sp, #4]
    if (status != kTfLiteOk) {
 80049d2:	2800      	cmp	r0, #0
 80049d4:	f040 8085 	bne.w	8004ae2 <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x1e6>
    const auto* registration = node_and_registrations[i].registration;
 80049d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
    if (registration == nullptr) {
 80049da:	2b00      	cmp	r3, #0
 80049dc:	f000 8093 	beq.w	8004b06 <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x20a>
    BuiltinOperator op_type =
 80049e0:	f893 a014 	ldrb.w	sl, [r3, #20]
    return data_ - ReadScalar<soffset_t>(data_);
 80049e4:	f858 3007 	ldr.w	r3, [r8, r7]
    unsigned char* builtin_data = nullptr;
 80049e8:	9005      	str	r0, [sp, #20]
 80049ea:	1aeb      	subs	r3, r5, r3
    if (op_type == BuiltinOperator_CUSTOM) {
 80049ec:	f1ba 0f20 	cmp.w	sl, #32
 80049f0:	881a      	ldrh	r2, [r3, #0]
 80049f2:	d036      	beq.n	8004a62 <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x166>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 80049f4:	2a0e      	cmp	r2, #14
 80049f6:	d919      	bls.n	8004a2c <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x130>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 80049f8:	89db      	ldrh	r3, [r3, #14]
 80049fa:	b1bb      	cbz	r3, 8004a2c <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x130>
        TF_LITE_REPORT_ERROR(
 80049fc:	9b00      	ldr	r3, [sp, #0]
 80049fe:	4956      	ldr	r1, [pc, #344]	; (8004b58 <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x25c>)
 8004a00:	6898      	ldr	r0, [r3, #8]
  return (v < low) || (high < v);
 8004a02:	f1ba 0f80 	cmp.w	sl, #128	; 0x80
  return EnumNamesBuiltinOperator()[index];
 8004a06:	bf96      	itet	ls
 8004a08:	4b54      	ldrls	r3, [pc, #336]	; (8004b5c <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x260>)
  if (flatbuffers::IsOutRange(e, BuiltinOperator_ADD, BuiltinOperator_CUMSUM)) return "";
 8004a0a:	4a55      	ldrhi	r2, [pc, #340]	; (8004b60 <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x264>)
  return EnumNamesBuiltinOperator()[index];
 8004a0c:	f853 202a 	ldrls.w	r2, [r3, sl, lsl #2]
 8004a10:	f7fe fec8 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
        return kTfLiteError;
 8004a14:	2301      	movs	r3, #1
}
 8004a16:	4618      	mov	r0, r3
 8004a18:	b009      	add	sp, #36	; 0x24
 8004a1a:	ecbd 8b02 	vpop	{d8}
 8004a1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  uoffset_t size() const { return EndianScalar(length_); }
 8004a22:	2300      	movs	r3, #0
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	deff      	udf	#255	; 0xff
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 8004a28:	2600      	movs	r6, #0
 8004a2a:	e7bd      	b.n	80049a8 <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0xac>
          op_resolver.GetOpDataParser(op_type);
 8004a2c:	ee18 0a10 	vmov	r0, s16
 8004a30:	6803      	ldr	r3, [r0, #0]
 8004a32:	4651      	mov	r1, sl
 8004a34:	69db      	ldr	r3, [r3, #28]
 8004a36:	4798      	blx	r3
        TF_LITE_REPORT_ERROR(error_reporter_, "Did not find a parser for %s",
 8004a38:	9b00      	ldr	r3, [sp, #0]
      if (parser == nullptr) {
 8004a3a:	4606      	mov	r6, r0
 8004a3c:	2800      	cmp	r0, #0
 8004a3e:	d06b      	beq.n	8004b18 <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x21c>
      TF_LITE_ENSURE_STATUS(parser(op, error_reporter_, &builtin_data_allocator,
 8004a40:	6899      	ldr	r1, [r3, #8]
 8004a42:	aa06      	add	r2, sp, #24
 8004a44:	ab05      	add	r3, sp, #20
 8004a46:	4628      	mov	r0, r5
 8004a48:	47b0      	blx	r6
 8004a4a:	2800      	cmp	r0, #0
 8004a4c:	d171      	bne.n	8004b32 <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x236>
    return data_ - ReadScalar<soffset_t>(data_);
 8004a4e:	f858 3007 	ldr.w	r3, [r8, r7]
 8004a52:	1aeb      	subs	r3, r5, r3
 8004a54:	881a      	ldrh	r2, [r3, #0]
    TF_LITE_ENSURE_STATUS(internal::FlatBufferVectorToTfLiteTypeArray(
 8004a56:	9900      	ldr	r1, [sp, #0]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8004a58:	2a06      	cmp	r2, #6
 8004a5a:	6889      	ldr	r1, [r1, #8]
 8004a5c:	d82d      	bhi.n	8004aba <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x1be>
  TFLITE_DCHECK(subgraph != nullptr);
 8004a5e:	f00c fb19 	bl	8011094 <abort>
 8004a62:	2a0e      	cmp	r2, #14
 8004a64:	d9f7      	bls.n	8004a56 <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x15a>
 8004a66:	89df      	ldrh	r7, [r3, #14]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004a68:	b367      	cbz	r7, 8004ac4 <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x1c8>
 8004a6a:	59e9      	ldr	r1, [r5, r7]
    auto p = data_ + field_offset;
 8004a6c:	442f      	add	r7, r5
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004a6e:	1878      	adds	r0, r7, r1
  uoffset_t size() const { return EndianScalar(length_); }
 8004a70:	587f      	ldr	r7, [r7, r1]
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
 8004a72:	f100 0804 	add.w	r8, r0, #4
    TF_LITE_ENSURE_STATUS(internal::FlatBufferVectorToTfLiteTypeArray(
 8004a76:	9900      	ldr	r1, [sp, #0]
 8004a78:	6889      	ldr	r1, [r1, #8]
 8004a7a:	88de      	ldrh	r6, [r3, #6]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004a7c:	2e00      	cmp	r6, #0
 8004a7e:	d0ee      	beq.n	8004a5e <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x162>
 8004a80:	59a8      	ldr	r0, [r5, r6]
    auto p = data_ + field_offset;
 8004a82:	442e      	add	r6, r5
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004a84:	4406      	add	r6, r0
  TFLITE_DCHECK(error_reporter != nullptr);
 8004a86:	2900      	cmp	r1, #0
 8004a88:	d0e9      	beq.n	8004a5e <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x162>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8004a8a:	2a08      	cmp	r2, #8
 8004a8c:	d9e7      	bls.n	8004a5e <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x162>
 8004a8e:	891a      	ldrh	r2, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004a90:	3428      	adds	r4, #40	; 0x28
    auto p = data_ + field_offset;
 8004a92:	18ab      	adds	r3, r5, r2
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004a94:	2a00      	cmp	r2, #0
 8004a96:	d0e2      	beq.n	8004a5e <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x162>
 8004a98:	58ad      	ldr	r5, [r5, r2]
    *node = {};
 8004a9a:	9801      	ldr	r0, [sp, #4]
 8004a9c:	2224      	movs	r2, #36	; 0x24
 8004a9e:	2100      	movs	r1, #0
 8004aa0:	441d      	add	r5, r3
 8004aa2:	f00d fa6d 	bl	8011f80 <memset>
    node->builtin_data = reinterpret_cast<void*>(builtin_data);
 8004aa6:	9b05      	ldr	r3, [sp, #20]
    node->custom_initial_data_size = custom_data_size;
 8004aa8:	f844 7c0c 	str.w	r7, [r4, #-12]
    node->outputs = outputs_array;
 8004aac:	e944 650a 	strd	r6, r5, [r4, #-40]	; 0x28
    node->custom_initial_data = custom_data;
 8004ab0:	e944 3805 	strd	r3, r8, [r4, #-20]
  for (size_t i = 0; i < subgraph->operators()->size(); ++i) {
 8004ab4:	f109 0901 	add.w	r9, r9, #1
 8004ab8:	e753      	b.n	8004962 <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x66>
 8004aba:	2700      	movs	r7, #0
 8004abc:	46b8      	mov	r8, r7
 8004abe:	e7dc      	b.n	8004a7a <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x17e>
  uoffset_t size() const { return EndianScalar(length_); }
 8004ac0:	6813      	ldr	r3, [r2, #0]
 8004ac2:	deff      	udf	#255	; 0xff
    const char* custom_data = nullptr;
 8004ac4:	46b8      	mov	r8, r7
 8004ac6:	e7d6      	b.n	8004a76 <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x17a>
      TF_LITE_REPORT_ERROR(error_reporter_,
 8004ac8:	4926      	ldr	r1, [pc, #152]	; (8004b64 <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x268>)
      TF_LITE_REPORT_ERROR(error_reporter_, "Skipping op for opcode_index %d\n",
 8004aca:	9b00      	ldr	r3, [sp, #0]
 8004acc:	4632      	mov	r2, r6
 8004ace:	6898      	ldr	r0, [r3, #8]
 8004ad0:	f7fe fe68 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
 8004ad4:	2301      	movs	r3, #1
}
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	b009      	add	sp, #36	; 0x24
 8004ada:	ecbd 8b02 	vpop	{d8}
 8004ade:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return data_ - ReadScalar<soffset_t>(data_);
 8004ae2:	f8da 2000 	ldr.w	r2, [sl]
      TF_LITE_REPORT_ERROR(error_reporter_,
 8004ae6:	9900      	ldr	r1, [sp, #0]
 8004ae8:	ebaa 0202 	sub.w	r2, sl, r2
 8004aec:	4603      	mov	r3, r0
 8004aee:	6888      	ldr	r0, [r1, #8]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8004af0:	8811      	ldrh	r1, [r2, #0]
 8004af2:	290a      	cmp	r1, #10
 8004af4:	d909      	bls.n	8004b0a <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x20e>
 8004af6:	8952      	ldrh	r2, [r2, #10]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 8004af8:	b13a      	cbz	r2, 8004b0a <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x20e>
  return (v < low) || (high < v);
 8004afa:	f81a 2002 	ldrb.w	r2, [sl, r2]
 8004afe:	2a80      	cmp	r2, #128	; 0x80
 8004b00:	d91b      	bls.n	8004b3a <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x23e>
  if (flatbuffers::IsOutRange(e, BuiltinOperator_ADD, BuiltinOperator_CUMSUM)) return "";
 8004b02:	4a17      	ldr	r2, [pc, #92]	; (8004b60 <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x264>)
 8004b04:	e002      	b.n	8004b0c <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x210>
      TF_LITE_REPORT_ERROR(error_reporter_, "Skipping op for opcode_index %d\n",
 8004b06:	4918      	ldr	r1, [pc, #96]	; (8004b68 <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x26c>)
 8004b08:	e7df      	b.n	8004aca <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x1ce>
 8004b0a:	4a18      	ldr	r2, [pc, #96]	; (8004b6c <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x270>)
      TF_LITE_REPORT_ERROR(error_reporter_,
 8004b0c:	4918      	ldr	r1, [pc, #96]	; (8004b70 <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x274>)
 8004b0e:	9300      	str	r3, [sp, #0]
 8004b10:	f7fe fe48 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return status;
 8004b14:	9b00      	ldr	r3, [sp, #0]
 8004b16:	e77e      	b.n	8004a16 <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x11a>
 8004b18:	f1ba 0f80 	cmp.w	sl, #128	; 0x80
        TF_LITE_REPORT_ERROR(error_reporter_, "Did not find a parser for %s",
 8004b1c:	6898      	ldr	r0, [r3, #8]
  return EnumNamesBuiltinOperator()[index];
 8004b1e:	bf96      	itet	ls
 8004b20:	4b0e      	ldrls	r3, [pc, #56]	; (8004b5c <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x260>)
  if (flatbuffers::IsOutRange(e, BuiltinOperator_ADD, BuiltinOperator_CUMSUM)) return "";
 8004b22:	4a0f      	ldrhi	r2, [pc, #60]	; (8004b60 <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x264>)
  return EnumNamesBuiltinOperator()[index];
 8004b24:	f853 202a 	ldrls.w	r2, [r3, sl, lsl #2]
 8004b28:	4912      	ldr	r1, [pc, #72]	; (8004b74 <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x278>)
 8004b2a:	f7fe fe3b 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
        return kTfLiteError;
 8004b2e:	2301      	movs	r3, #1
 8004b30:	e771      	b.n	8004a16 <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x11a>
 8004b32:	4603      	mov	r3, r0
 8004b34:	e76f      	b.n	8004a16 <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x11a>
  return kTfLiteOk;
 8004b36:	2300      	movs	r3, #0
  }

  virtual ~BuiltinDataAllocator() {}
 8004b38:	e76d      	b.n	8004a16 <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x11a>
 8004b3a:	4908      	ldr	r1, [pc, #32]	; (8004b5c <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x260>)
 8004b3c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8004b40:	e7e4      	b.n	8004b0c <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x210>
    TF_LITE_REPORT_ERROR(error_reporter_,
 8004b42:	9b00      	ldr	r3, [sp, #0]
 8004b44:	490c      	ldr	r1, [pc, #48]	; (8004b78 <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x27c>)
 8004b46:	6898      	ldr	r0, [r3, #8]
 8004b48:	f7fe fe2c 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
 8004b4c:	e787      	b.n	8004a5e <_ZN6tflite14MicroAllocator44PrepareNodeAndRegistrationDataFromFlatbufferEPKNS_5ModelERKNS_15MicroOpResolverEPNS_19NodeAndRegistrationE+0x162>
  uoffset_t size() const { return EndianScalar(length_); }
 8004b4e:	6803      	ldr	r3, [r0, #0]
 8004b50:	deff      	udf	#255	; 0xff
 8004b52:	bf00      	nop
 8004b54:	08016070 	.word	0x08016070
 8004b58:	08015808 	.word	0x08015808
 8004b5c:	080152ec 	.word	0x080152ec
 8004b60:	08013fcc 	.word	0x08013fcc
 8004b64:	08015788 	.word	0x08015788
 8004b68:	080157e4 	.word	0x080157e4
 8004b6c:	08014d14 	.word	0x08014d14
 8004b70:	080157b4 	.word	0x080157b4
 8004b74:	08015850 	.word	0x08015850
 8004b78:	08015724 	.word	0x08015724

08004b7c <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE>:
    const flatbuffers::Vector<flatbuffers::Offset<Buffer>>* buffers) {
 8004b7c:	b508      	push	{r3, lr}
    return data_ - ReadScalar<soffset_t>(data_);
 8004b7e:	6803      	ldr	r3, [r0, #0]
 8004b80:	1ac3      	subs	r3, r0, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8004b82:	881a      	ldrh	r2, [r3, #0]
 8004b84:	2a08      	cmp	r2, #8
 8004b86:	d918      	bls.n	8004bba <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x3e>
 8004b88:	891a      	ldrh	r2, [r3, #8]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 8004b8a:	bb1a      	cbnz	r2, 8004bd4 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x58>
    FLATBUFFERS_ASSERT(i < size());
 8004b8c:	680b      	ldr	r3, [r1, #0]
 8004b8e:	429a      	cmp	r2, r3
 8004b90:	d217      	bcs.n	8004bc2 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x46>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
 8004b92:	3104      	adds	r1, #4
    p += i * sizeof(uoffset_t);
 8004b94:	eb01 0382 	add.w	r3, r1, r2, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
 8004b98:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
    return data_ - ReadScalar<soffset_t>(data_);
 8004b9c:	585a      	ldr	r2, [r3, r1]
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
 8004b9e:	440b      	add	r3, r1
    return data_ - ReadScalar<soffset_t>(data_);
 8004ba0:	1a9a      	subs	r2, r3, r2
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8004ba2:	8811      	ldrh	r1, [r2, #0]
 8004ba4:	2904      	cmp	r1, #4
 8004ba6:	d913      	bls.n	8004bd0 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x54>
 8004ba8:	8890      	ldrh	r0, [r2, #4]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004baa:	b128      	cbz	r0, 8004bb8 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x3c>
 8004bac:	581a      	ldr	r2, [r3, r0]
    auto p = data_ + field_offset;
 8004bae:	4403      	add	r3, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004bb0:	1899      	adds	r1, r3, r2
      if (array->size()) {
 8004bb2:	5898      	ldr	r0, [r3, r2]
 8004bb4:	b100      	cbz	r0, 8004bb8 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x3c>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
 8004bb6:	1d08      	adds	r0, r1, #4
}
 8004bb8:	bd08      	pop	{r3, pc}
    FLATBUFFERS_ASSERT(i < size());
 8004bba:	680b      	ldr	r3, [r1, #0]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 8004bbc:	2200      	movs	r2, #0
    FLATBUFFERS_ASSERT(i < size());
 8004bbe:	429a      	cmp	r2, r3
 8004bc0:	d3e7      	bcc.n	8004b92 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x16>
 8004bc2:	4b05      	ldr	r3, [pc, #20]	; (8004bd8 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x5c>)
 8004bc4:	4a05      	ldr	r2, [pc, #20]	; (8004bdc <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x60>)
 8004bc6:	4806      	ldr	r0, [pc, #24]	; (8004be0 <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x64>)
 8004bc8:	f44f 7183 	mov.w	r1, #262	; 0x106
 8004bcc:	f00c fa6a 	bl	80110a4 <__assert_func>
  void* out_buffer = nullptr;
 8004bd0:	2000      	movs	r0, #0
}
 8004bd2:	bd08      	pop	{r3, pc}
 8004bd4:	5882      	ldr	r2, [r0, r2]
 8004bd6:	e7d9      	b.n	8004b8c <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE+0x10>
 8004bd8:	08015870 	.word	0x08015870
 8004bdc:	0801587c 	.word	0x0801587c
 8004be0:	08015974 	.word	0x08015974

08004be4 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPP16TfLiteEvalTensor>:
    const Model* model, TfLiteEvalTensor** eval_tensors) {
 8004be4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004be8:	b087      	sub	sp, #28
 8004bea:	9001      	str	r0, [sp, #4]
  TFLITE_DCHECK(eval_tensors != nullptr);
 8004bec:	9205      	str	r2, [sp, #20]
 8004bee:	2a00      	cmp	r2, #0
 8004bf0:	f000 80c8 	beq.w	8004d84 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPP16TfLiteEvalTensor+0x1a0>
    return data_ - ReadScalar<soffset_t>(data_);
 8004bf4:	680b      	ldr	r3, [r1, #0]
 8004bf6:	1acb      	subs	r3, r1, r3
 8004bf8:	468a      	mov	sl, r1
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8004bfa:	881a      	ldrh	r2, [r3, #0]
 8004bfc:	2a08      	cmp	r2, #8
 8004bfe:	f240 80b9 	bls.w	8004d74 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPP16TfLiteEvalTensor+0x190>
 8004c02:	891b      	ldrh	r3, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	f000 80b5 	beq.w	8004d74 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPP16TfLiteEvalTensor+0x190>
    auto p = data_ + field_offset;
 8004c0a:	18ca      	adds	r2, r1, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004c0c:	58cb      	ldr	r3, [r1, r3]
  if (subgraphs->size() != 1) {
 8004c0e:	58d4      	ldr	r4, [r2, r3]
 8004c10:	2c01      	cmp	r4, #1
 8004c12:	441a      	add	r2, r3
 8004c14:	f040 80b1 	bne.w	8004d7a <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPP16TfLiteEvalTensor+0x196>
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
 8004c18:	6851      	ldr	r1, [r2, #4]
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
 8004c1a:	3204      	adds	r2, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
 8004c1c:	eb02 0b01 	add.w	fp, r2, r1
    return data_ - ReadScalar<soffset_t>(data_);
 8004c20:	5852      	ldr	r2, [r2, r1]
 8004c22:	ebab 0202 	sub.w	r2, fp, r2
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8004c26:	8811      	ldrh	r1, [r2, #0]
 8004c28:	2904      	cmp	r1, #4
 8004c2a:	f240 80a3 	bls.w	8004d74 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPP16TfLiteEvalTensor+0x190>
 8004c2e:	8892      	ldrh	r2, [r2, #4]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004c30:	2a00      	cmp	r2, #0
 8004c32:	f000 809f 	beq.w	8004d74 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPP16TfLiteEvalTensor+0x190>
  uoffset_t size() const { return EndianScalar(length_); }
 8004c36:	f85b 1002 	ldr.w	r1, [fp, r2]
      reinterpret_cast<TfLiteEvalTensor*>(memory_allocator_->AllocateFromTail(
 8004c3a:	6840      	ldr	r0, [r0, #4]
    auto p = data_ + field_offset;
 8004c3c:	445a      	add	r2, fp
  uoffset_t size() const { return EndianScalar(length_); }
 8004c3e:	5857      	ldr	r7, [r2, r1]
 8004c40:	6802      	ldr	r2, [r0, #0]
 8004c42:	9703      	str	r7, [sp, #12]
 8004c44:	eb07 0547 	add.w	r5, r7, r7, lsl #1
 8004c48:	00ad      	lsls	r5, r5, #2
 8004c4a:	68d6      	ldr	r6, [r2, #12]
 8004c4c:	4629      	mov	r1, r5
 8004c4e:	2204      	movs	r2, #4
 8004c50:	47b0      	blx	r6
  if (tensors == nullptr) {
 8004c52:	9004      	str	r0, [sp, #16]
 8004c54:	2800      	cmp	r0, #0
 8004c56:	f000 8084 	beq.w	8004d62 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPP16TfLiteEvalTensor+0x17e>
  for (size_t i = 0; i < alloc_count; ++i) {
 8004c5a:	2f00      	cmp	r7, #0
 8004c5c:	d078      	beq.n	8004d50 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPP16TfLiteEvalTensor+0x16c>
 8004c5e:	2500      	movs	r5, #0
 8004c60:	f100 0408 	add.w	r4, r0, #8
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004c64:	462b      	mov	r3, r5
 8004c66:	e01c      	b.n	8004ca2 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPP16TfLiteEvalTensor+0xbe>
  result->data.data = GetFlatbufferTensorBuffer(flatbuffer_tensor, buffers);
 8004c68:	9902      	ldr	r1, [sp, #8]
 8004c6a:	4630      	mov	r0, r6
 8004c6c:	f7ff ff86 	bl	8004b7c <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE>
    return data_ - ReadScalar<soffset_t>(data_);
 8004c70:	f859 1008 	ldr.w	r1, [r9, r8]
 8004c74:	f844 0c08 	str.w	r0, [r4, #-8]
 8004c78:	1a71      	subs	r1, r6, r1
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	8808      	ldrh	r0, [r1, #0]
 8004c7e:	2804      	cmp	r0, #4
 8004c80:	d95d      	bls.n	8004d3e <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPP16TfLiteEvalTensor+0x15a>
 8004c82:	8889      	ldrh	r1, [r1, #4]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004c84:	2900      	cmp	r1, #0
 8004c86:	d05a      	beq.n	8004d3e <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPP16TfLiteEvalTensor+0x15a>
 8004c88:	5870      	ldr	r0, [r6, r1]
    auto p = data_ + field_offset;
 8004c8a:	440e      	add	r6, r1
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004c8c:	4406      	add	r6, r0
  TFLITE_DCHECK(error_reporter != nullptr);
 8004c8e:	2f00      	cmp	r7, #0
 8004c90:	d078      	beq.n	8004d84 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPP16TfLiteEvalTensor+0x1a0>
  for (size_t i = 0; i < alloc_count; ++i) {
 8004c92:	9a03      	ldr	r2, [sp, #12]
    *result = const_cast<kTfLiteArrayType*>(
 8004c94:	f844 6c04 	str.w	r6, [r4, #-4]
  for (size_t i = 0; i < alloc_count; ++i) {
 8004c98:	3501      	adds	r5, #1
 8004c9a:	42aa      	cmp	r2, r5
 8004c9c:	f104 040c 	add.w	r4, r4, #12
 8004ca0:	d056      	beq.n	8004d50 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPP16TfLiteEvalTensor+0x16c>
    return data_ - ReadScalar<soffset_t>(data_);
 8004ca2:	f8db 2000 	ldr.w	r2, [fp]
 8004ca6:	ebab 0202 	sub.w	r2, fp, r2
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8004caa:	8811      	ldrh	r1, [r2, #0]
 8004cac:	2904      	cmp	r1, #4
 8004cae:	d961      	bls.n	8004d74 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPP16TfLiteEvalTensor+0x190>
 8004cb0:	8891      	ldrh	r1, [r2, #4]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004cb2:	2900      	cmp	r1, #0
 8004cb4:	d05e      	beq.n	8004d74 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPP16TfLiteEvalTensor+0x190>
 8004cb6:	f85b 0001 	ldr.w	r0, [fp, r1]
    auto p = data_ + field_offset;
 8004cba:	4459      	add	r1, fp
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004cbc:	180a      	adds	r2, r1, r0
    FLATBUFFERS_ASSERT(i < size());
 8004cbe:	5809      	ldr	r1, [r1, r0]
 8004cc0:	42a9      	cmp	r1, r5
 8004cc2:	d950      	bls.n	8004d66 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPP16TfLiteEvalTensor+0x182>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
 8004cc4:	3204      	adds	r2, #4
    p += i * sizeof(uoffset_t);
 8004cc6:	eb02 0985 	add.w	r9, r2, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
 8004cca:	f852 8025 	ldr.w	r8, [r2, r5, lsl #2]
    return data_ - ReadScalar<soffset_t>(data_);
 8004cce:	f8da 2000 	ldr.w	r2, [sl]
 8004cd2:	ebaa 0202 	sub.w	r2, sl, r2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
 8004cd6:	eb09 0608 	add.w	r6, r9, r8
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8004cda:	8811      	ldrh	r1, [r2, #0]
 8004cdc:	290c      	cmp	r1, #12
 8004cde:	d929      	bls.n	8004d34 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPP16TfLiteEvalTensor+0x150>
 8004ce0:	8997      	ldrh	r7, [r2, #12]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004ce2:	2f00      	cmp	r7, #0
 8004ce4:	d03b      	beq.n	8004d5e <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPP16TfLiteEvalTensor+0x17a>
 8004ce6:	f85a 2007 	ldr.w	r2, [sl, r7]
    auto p = data_ + field_offset;
 8004cea:	4457      	add	r7, sl
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004cec:	18ba      	adds	r2, r7, r2
 8004cee:	9202      	str	r2, [sp, #8]
    return data_ - ReadScalar<soffset_t>(data_);
 8004cf0:	f859 0008 	ldr.w	r0, [r9, r8]
    TfLiteStatus status = internal::InitializeTfLiteEvalTensorFromFlatbuffer(
 8004cf4:	9a01      	ldr	r2, [sp, #4]
 8004cf6:	1a30      	subs	r0, r6, r0
  *result = {};
 8004cf8:	f1a4 0108 	sub.w	r1, r4, #8
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8004cfc:	f8b0 c000 	ldrh.w	ip, [r0]
    TfLiteStatus status = internal::InitializeTfLiteEvalTensorFromFlatbuffer(
 8004d00:	6897      	ldr	r7, [r2, #8]
 8004d02:	f1bc 0f06 	cmp.w	ip, #6
  *result = {};
 8004d06:	e944 3302 	strd	r3, r3, [r4, #-8]
 8004d0a:	608b      	str	r3, [r1, #8]
 8004d0c:	d915      	bls.n	8004d3a <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPP16TfLiteEvalTensor+0x156>
 8004d0e:	88c0      	ldrh	r0, [r0, #6]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 8004d10:	b100      	cbz	r0, 8004d14 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPP16TfLiteEvalTensor+0x130>
    return static_cast<tflite::TensorType>(GetField<int8_t>(VT_TYPE, 0));
 8004d12:	5c30      	ldrb	r0, [r6, r0]
  TF_LITE_ENSURE_STATUS(ConvertTensorType(flatbuffer_tensor.type(),
 8004d14:	463a      	mov	r2, r7
 8004d16:	4621      	mov	r1, r4
 8004d18:	f7fe fd64 	bl	80037e4 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE>
 8004d1c:	2800      	cmp	r0, #0
 8004d1e:	d0a3      	beq.n	8004c68 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPP16TfLiteEvalTensor+0x84>
      TF_LITE_REPORT_ERROR(error_reporter_, "Failed to initialize tensor %d",
 8004d20:	4919      	ldr	r1, [pc, #100]	; (8004d88 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPP16TfLiteEvalTensor+0x1a4>)
 8004d22:	9b01      	ldr	r3, [sp, #4]
 8004d24:	462a      	mov	r2, r5
 8004d26:	6898      	ldr	r0, [r3, #8]
 8004d28:	f7fe fd3c 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
 8004d2c:	2001      	movs	r0, #1
}
 8004d2e:	b007      	add	sp, #28
 8004d30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004d34:	2200      	movs	r2, #0
 8004d36:	9202      	str	r2, [sp, #8]
 8004d38:	e7da      	b.n	8004cf0 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPP16TfLiteEvalTensor+0x10c>
 8004d3a:	2000      	movs	r0, #0
 8004d3c:	e7ea      	b.n	8004d14 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPP16TfLiteEvalTensor+0x130>
    result->dims = const_cast<TfLiteIntArray*>(&kZeroLengthIntArray);
 8004d3e:	4a13      	ldr	r2, [pc, #76]	; (8004d8c <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPP16TfLiteEvalTensor+0x1a8>)
 8004d40:	f844 2c04 	str.w	r2, [r4, #-4]
  for (size_t i = 0; i < alloc_count; ++i) {
 8004d44:	9a03      	ldr	r2, [sp, #12]
 8004d46:	3501      	adds	r5, #1
 8004d48:	42aa      	cmp	r2, r5
 8004d4a:	f104 040c 	add.w	r4, r4, #12
 8004d4e:	d1a8      	bne.n	8004ca2 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPP16TfLiteEvalTensor+0xbe>
  *eval_tensors = tensors;
 8004d50:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  return kTfLiteOk;
 8004d54:	2000      	movs	r0, #0
  *eval_tensors = tensors;
 8004d56:	601a      	str	r2, [r3, #0]
}
 8004d58:	b007      	add	sp, #28
 8004d5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d5e:	9702      	str	r7, [sp, #8]
 8004d60:	e7c6      	b.n	8004cf0 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPP16TfLiteEvalTensor+0x10c>
    TF_LITE_REPORT_ERROR(error_reporter_,
 8004d62:	490b      	ldr	r1, [pc, #44]	; (8004d90 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPP16TfLiteEvalTensor+0x1ac>)
 8004d64:	e7dd      	b.n	8004d22 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPP16TfLiteEvalTensor+0x13e>
    FLATBUFFERS_ASSERT(i < size());
 8004d66:	4b0b      	ldr	r3, [pc, #44]	; (8004d94 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPP16TfLiteEvalTensor+0x1b0>)
 8004d68:	4a0b      	ldr	r2, [pc, #44]	; (8004d98 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPP16TfLiteEvalTensor+0x1b4>)
 8004d6a:	480c      	ldr	r0, [pc, #48]	; (8004d9c <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPP16TfLiteEvalTensor+0x1b8>)
 8004d6c:	f44f 7183 	mov.w	r1, #262	; 0x106
 8004d70:	f00c f998 	bl	80110a4 <__assert_func>
  uoffset_t size() const { return EndianScalar(length_); }
 8004d74:	2300      	movs	r3, #0
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	deff      	udf	#255	; 0xff
    TF_LITE_REPORT_ERROR(error_reporter_,
 8004d7a:	9b01      	ldr	r3, [sp, #4]
 8004d7c:	4908      	ldr	r1, [pc, #32]	; (8004da0 <_ZN6tflite14MicroAllocator25AllocateTfLiteEvalTensorsEPKNS_5ModelEPP16TfLiteEvalTensor+0x1bc>)
 8004d7e:	6898      	ldr	r0, [r3, #8]
 8004d80:	f7fe fd10 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
  TFLITE_DCHECK(subgraph != nullptr);
 8004d84:	f00c f986 	bl	8011094 <abort>
 8004d88:	08015af8 	.word	0x08015af8
 8004d8c:	0801604c 	.word	0x0801604c
 8004d90:	080159b8 	.word	0x080159b8
 8004d94:	08015870 	.word	0x08015870
 8004d98:	08015a00 	.word	0x08015a00
 8004d9c:	08015974 	.word	0x08015974
 8004da0:	08015724 	.word	0x08015724

08004da4 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor>:
    ErrorReporter* error_reporter, TfLiteTensor* result) {
 8004da4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004da8:	b085      	sub	sp, #20
 8004daa:	e9dd 960e 	ldrd	r9, r6, [sp, #56]	; 0x38
  TFLITE_DCHECK(result != nullptr);
 8004dae:	2e00      	cmp	r6, #0
 8004db0:	f000 80b4 	beq.w	8004f1c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x178>
 8004db4:	4615      	mov	r5, r2
 8004db6:	4607      	mov	r7, r0
  *result = {};
 8004db8:	2240      	movs	r2, #64	; 0x40
 8004dba:	4688      	mov	r8, r1
 8004dbc:	4630      	mov	r0, r6
 8004dbe:	2100      	movs	r1, #0
 8004dc0:	469a      	mov	sl, r3
 8004dc2:	f00d f8dd 	bl	8011f80 <memset>
    return data_ - ReadScalar<soffset_t>(data_);
 8004dc6:	682a      	ldr	r2, [r5, #0]
 8004dc8:	1aaa      	subs	r2, r5, r2
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8004dca:	8813      	ldrh	r3, [r2, #0]
 8004dcc:	2b06      	cmp	r3, #6
 8004dce:	d93d      	bls.n	8004e4c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0xa8>
 8004dd0:	88d0      	ldrh	r0, [r2, #6]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 8004dd2:	2800      	cmp	r0, #0
 8004dd4:	d13c      	bne.n	8004e50 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0xac>
  TF_LITE_ENSURE_STATUS(ConvertTensorType(flatbuffer_tensor.type(),
 8004dd6:	464a      	mov	r2, r9
 8004dd8:	4631      	mov	r1, r6
 8004dda:	f7fe fd03 	bl	80037e4 <_ZN6tflite17ConvertTensorTypeENS_10TensorTypeEP10TfLiteTypePNS_13ErrorReporterE>
 8004dde:	4604      	mov	r4, r0
 8004de0:	2800      	cmp	r0, #0
 8004de2:	d12f      	bne.n	8004e44 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0xa0>
    return data_ - ReadScalar<soffset_t>(data_);
 8004de4:	682b      	ldr	r3, [r5, #0]
 8004de6:	1aeb      	subs	r3, r5, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8004de8:	881a      	ldrh	r2, [r3, #0]
 8004dea:	2a0e      	cmp	r2, #14
 8004dec:	d905      	bls.n	8004dfa <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x56>
 8004dee:	89dc      	ldrh	r4, [r3, #14]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 8004df0:	b11c      	cbz	r4, 8004dfa <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x56>
    return GetField<uint8_t>(VT_IS_VARIABLE, 0) != 0;
 8004df2:	5d2c      	ldrb	r4, [r5, r4]
 8004df4:	3c00      	subs	r4, #0
 8004df6:	bf18      	it	ne
 8004df8:	2401      	movne	r4, #1
  result->is_variable = flatbuffer_tensor.is_variable();
 8004dfa:	f886 402d 	strb.w	r4, [r6, #45]	; 0x2d
  result->data.data = GetFlatbufferTensorBuffer(flatbuffer_tensor, buffers);
 8004dfe:	4651      	mov	r1, sl
 8004e00:	4628      	mov	r0, r5
 8004e02:	f7ff febb 	bl	8004b7c <_ZN6tflite8internal25GetFlatbufferTensorBufferERKNS_6TensorEPKN11flatbuffers6VectorINS4_6OffsetINS_6BufferEEEEE>
    result->allocation_type = kTfLiteMmapRo;
 8004e06:	2800      	cmp	r0, #0
 8004e08:	bf0c      	ite	eq
 8004e0a:	2302      	moveq	r3, #2
 8004e0c:	2301      	movne	r3, #1
  result->data.data = GetFlatbufferTensorBuffer(flatbuffer_tensor, buffers);
 8004e0e:	6070      	str	r0, [r6, #4]
  if (result->data.data == nullptr) {
 8004e10:	7533      	strb	r3, [r6, #20]
  TF_LITE_ENSURE_STATUS(BytesRequiredForTensor(
 8004e12:	aa03      	add	r2, sp, #12
 8004e14:	464b      	mov	r3, r9
 8004e16:	f106 0118 	add.w	r1, r6, #24
 8004e1a:	4628      	mov	r0, r5
 8004e1c:	f7ff fc10 	bl	8004640 <_ZN6tflite22BytesRequiredForTensorERKNS_6TensorEPjS3_PNS_13ErrorReporterE>
 8004e20:	4604      	mov	r4, r0
 8004e22:	b978      	cbnz	r0, 8004e44 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0xa0>
    return data_ - ReadScalar<soffset_t>(data_);
 8004e24:	682b      	ldr	r3, [r5, #0]
 8004e26:	1aeb      	subs	r3, r5, r3
 8004e28:	8819      	ldrh	r1, [r3, #0]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8004e2a:	2904      	cmp	r1, #4
 8004e2c:	d912      	bls.n	8004e54 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0xb0>
 8004e2e:	889a      	ldrh	r2, [r3, #4]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004e30:	b182      	cbz	r2, 8004e54 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0xb0>
 8004e32:	58a8      	ldr	r0, [r5, r2]
    auto p = data_ + field_offset;
 8004e34:	442a      	add	r2, r5
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004e36:	4402      	add	r2, r0
  TFLITE_DCHECK(error_reporter != nullptr);
 8004e38:	f1b9 0f00 	cmp.w	r9, #0
 8004e3c:	d06e      	beq.n	8004f1c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x178>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8004e3e:	290c      	cmp	r1, #12
    *result = const_cast<kTfLiteArrayType*>(
 8004e40:	60b2      	str	r2, [r6, #8]
 8004e42:	d80b      	bhi.n	8004e5c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0xb8>
}
 8004e44:	4620      	mov	r0, r4
 8004e46:	b005      	add	sp, #20
 8004e48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e4c:	2000      	movs	r0, #0
 8004e4e:	e7c2      	b.n	8004dd6 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x32>
    return static_cast<tflite::TensorType>(GetField<int8_t>(VT_TYPE, 0));
 8004e50:	5c28      	ldrb	r0, [r5, r0]
 8004e52:	e7c0      	b.n	8004dd6 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x32>
    result->dims = const_cast<TfLiteIntArray*>(&kZeroLengthIntArray);
 8004e54:	4a61      	ldr	r2, [pc, #388]	; (8004fdc <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x238>)
 8004e56:	60b2      	str	r2, [r6, #8]
 8004e58:	290c      	cmp	r1, #12
 8004e5a:	d9f3      	bls.n	8004e44 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0xa0>
 8004e5c:	899a      	ldrh	r2, [r3, #12]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004e5e:	2a00      	cmp	r2, #0
 8004e60:	d0f0      	beq.n	8004e44 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0xa0>
 8004e62:	58ab      	ldr	r3, [r5, r2]
    auto p = data_ + field_offset;
 8004e64:	4415      	add	r5, r2
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004e66:	eb05 0a03 	add.w	sl, r5, r3
    return data_ - ReadScalar<soffset_t>(data_);
 8004e6a:	58ea      	ldr	r2, [r5, r3]
 8004e6c:	ebaa 0202 	sub.w	r2, sl, r2
 8004e70:	8810      	ldrh	r0, [r2, #0]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8004e72:	2808      	cmp	r0, #8
 8004e74:	d9e6      	bls.n	8004e44 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0xa0>
 8004e76:	8911      	ldrh	r1, [r2, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004e78:	2900      	cmp	r1, #0
 8004e7a:	d0e3      	beq.n	8004e44 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0xa0>
 8004e7c:	f85a c001 	ldr.w	ip, [sl, r1]
    auto p = data_ + field_offset;
 8004e80:	4451      	add	r1, sl
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004e82:	eb01 0e0c 	add.w	lr, r1, ip
  if (src_quantization && src_quantization->scale() &&
 8004e86:	f851 100c 	ldr.w	r1, [r1, ip]
 8004e8a:	2900      	cmp	r1, #0
 8004e8c:	d0da      	beq.n	8004e44 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0xa0>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8004e8e:	280a      	cmp	r0, #10
 8004e90:	d9d8      	bls.n	8004e44 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0xa0>
 8004e92:	8952      	ldrh	r2, [r2, #10]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004e94:	2a00      	cmp	r2, #0
 8004e96:	d0d5      	beq.n	8004e44 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0xa0>
 8004e98:	f85a 1002 	ldr.w	r1, [sl, r2]
    auto p = data_ + field_offset;
 8004e9c:	4452      	add	r2, sl
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004e9e:	1850      	adds	r0, r2, r1
      src_quantization->zero_point() &&
 8004ea0:	5852      	ldr	r2, [r2, r1]
 8004ea2:	2a00      	cmp	r2, #0
 8004ea4:	d0ce      	beq.n	8004e44 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0xa0>
    result->params.zero_point =
 8004ea6:	6841      	ldr	r1, [r0, #4]
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
 8004ea8:	f8de 2004 	ldr.w	r2, [lr, #4]
 8004eac:	6131      	str	r1, [r6, #16]
    result->params.scale = src_quantization->scale()->Get(0);
 8004eae:	60f2      	str	r2, [r6, #12]
    return data_ - ReadScalar<soffset_t>(data_);
 8004eb0:	58ea      	ldr	r2, [r5, r3]
 8004eb2:	ebaa 0202 	sub.w	r2, sl, r2
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8004eb6:	8811      	ldrh	r1, [r2, #0]
 8004eb8:	2908      	cmp	r1, #8
 8004eba:	f240 808c 	bls.w	8004fd6 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x232>
 8004ebe:	8912      	ldrh	r2, [r2, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004ec0:	2a00      	cmp	r2, #0
 8004ec2:	f000 8088 	beq.w	8004fd6 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x232>
  uoffset_t size() const { return EndianScalar(length_); }
 8004ec6:	f85a 1002 	ldr.w	r1, [sl, r2]
 8004eca:	9300      	str	r3, [sp, #0]
    auto p = data_ + field_offset;
 8004ecc:	4452      	add	r2, sl
    int channels = src_quantization->scale()->size();
 8004ece:	f852 b001 	ldr.w	fp, [r2, r1]
                  allocator->AllocateTemp(sizeof(TfLiteAffineQuantization),
 8004ed2:	683a      	ldr	r2, [r7, #0]
            ? reinterpret_cast<TfLiteAffineQuantization*>(
 8004ed4:	f1b8 0f00 	cmp.w	r8, #0
 8004ed8:	d022      	beq.n	8004f20 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x17c>
                  allocator->AllocateTemp(sizeof(TfLiteAffineQuantization),
 8004eda:	f8d2 8010 	ldr.w	r8, [r2, #16]
 8004ede:	210c      	movs	r1, #12
 8004ee0:	2204      	movs	r2, #4
 8004ee2:	4638      	mov	r0, r7
 8004ee4:	47c0      	blx	r8
    if (quantization == nullptr) {
 8004ee6:	9b00      	ldr	r3, [sp, #0]
 8004ee8:	4680      	mov	r8, r0
 8004eea:	2800      	cmp	r0, #0
 8004eec:	d060      	beq.n	8004fb0 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x20c>
            ? reinterpret_cast<TfLiteIntArray*>(allocator->AllocateTemp(
 8004eee:	683a      	ldr	r2, [r7, #0]
 8004ef0:	9301      	str	r3, [sp, #4]
 8004ef2:	6913      	ldr	r3, [r2, #16]
            : reinterpret_cast<TfLiteIntArray*>(allocator->AllocateFromTail(
 8004ef4:	9300      	str	r3, [sp, #0]
                  TfLiteIntArrayGetSizeInBytes(channels),
 8004ef6:	4658      	mov	r0, fp
 8004ef8:	f7fe fc44 	bl	8003784 <TfLiteIntArrayGetSizeInBytes>
            : reinterpret_cast<TfLiteIntArray*>(allocator->AllocateFromTail(
 8004efc:	9b00      	ldr	r3, [sp, #0]
                  TfLiteIntArrayGetSizeInBytes(channels),
 8004efe:	4601      	mov	r1, r0
            : reinterpret_cast<TfLiteIntArray*>(allocator->AllocateFromTail(
 8004f00:	2204      	movs	r2, #4
 8004f02:	4638      	mov	r0, r7
 8004f04:	4798      	blx	r3
 8004f06:	9b01      	ldr	r3, [sp, #4]
    quantization->zero_point =
 8004f08:	f8c8 0004 	str.w	r0, [r8, #4]
    if (quantization->zero_point == nullptr) {
 8004f0c:	2800      	cmp	r0, #0
 8004f0e:	d055      	beq.n	8004fbc <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x218>
    return data_ - ReadScalar<soffset_t>(data_);
 8004f10:	58ed      	ldr	r5, [r5, r3]
 8004f12:	ebaa 0505 	sub.w	r5, sl, r5
 8004f16:	882f      	ldrh	r7, [r5, #0]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8004f18:	2f08      	cmp	r7, #8
 8004f1a:	d80f      	bhi.n	8004f3c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x198>
  TFLITE_DCHECK(result != nullptr);
 8004f1c:	f00c f8ba 	bl	8011094 <abort>
                  allocator->AllocateFromTail(
 8004f20:	f8d2 800c 	ldr.w	r8, [r2, #12]
 8004f24:	210c      	movs	r1, #12
 8004f26:	2204      	movs	r2, #4
 8004f28:	4638      	mov	r0, r7
 8004f2a:	47c0      	blx	r8
    if (quantization == nullptr) {
 8004f2c:	9b00      	ldr	r3, [sp, #0]
 8004f2e:	4680      	mov	r8, r0
 8004f30:	2800      	cmp	r0, #0
 8004f32:	d03d      	beq.n	8004fb0 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x20c>
            : reinterpret_cast<TfLiteIntArray*>(allocator->AllocateFromTail(
 8004f34:	683a      	ldr	r2, [r7, #0]
 8004f36:	9301      	str	r3, [sp, #4]
 8004f38:	68d3      	ldr	r3, [r2, #12]
 8004f3a:	e7db      	b.n	8004ef4 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x150>
 8004f3c:	892b      	ldrh	r3, [r5, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d0ec      	beq.n	8004f1c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x178>
 8004f42:	f85a 2003 	ldr.w	r2, [sl, r3]
    auto p = data_ + field_offset;
 8004f46:	4453      	add	r3, sl
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004f48:	4413      	add	r3, r2
  TFLITE_DCHECK(error_reporter != nullptr);
 8004f4a:	f1b9 0f00 	cmp.w	r9, #0
 8004f4e:	d0e5      	beq.n	8004f1c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x178>
    for (int i = 0; i < channels; i++) {
 8004f50:	f1bb 0f00 	cmp.w	fp, #0
    *result = const_cast<kTfLiteArrayType*>(
 8004f54:	f8c8 3000 	str.w	r3, [r8]
    quantization->zero_point->size = channels;
 8004f58:	f8c0 b000 	str.w	fp, [r0]
    for (int i = 0; i < channels; i++) {
 8004f5c:	dd17      	ble.n	8004f8e <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x1ea>
 8004f5e:	2f0a      	cmp	r7, #10
 8004f60:	d939      	bls.n	8004fd6 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x232>
 8004f62:	f8b5 c00a 	ldrh.w	ip, [r5, #10]
 8004f66:	2200      	movs	r2, #0
    auto p = data_ + field_offset;
 8004f68:	eb0a 010c 	add.w	r1, sl, ip
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004f6c:	f1bc 0f00 	cmp.w	ip, #0
 8004f70:	d031      	beq.n	8004fd6 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x232>
 8004f72:	680b      	ldr	r3, [r1, #0]
    FLATBUFFERS_ASSERT(i < size());
 8004f74:	f851 e003 	ldr.w	lr, [r1, r3]
 8004f78:	4596      	cmp	lr, r2
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8004f7a:	440b      	add	r3, r1
    FLATBUFFERS_ASSERT(i < size());
 8004f7c:	d924      	bls.n	8004fc8 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x224>
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
 8004f7e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004f82:	3201      	adds	r2, #1
      zero_point_data[i] = src_quantization->zero_point()->Get(i);
 8004f84:	685b      	ldr	r3, [r3, #4]
 8004f86:	f840 3f04 	str.w	r3, [r0, #4]!
    for (int i = 0; i < channels; i++) {
 8004f8a:	4593      	cmp	fp, r2
 8004f8c:	d1ee      	bne.n	8004f6c <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x1c8>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8004f8e:	2f10      	cmp	r7, #16
 8004f90:	d808      	bhi.n	8004fa4 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x200>
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 8004f92:	2300      	movs	r3, #0
    result->quantization = {kTfLiteAffineQuantization, quantization};
 8004f94:	2201      	movs	r2, #1
    quantization->quantized_dimension = src_quantization->quantized_dimension();
 8004f96:	f8c8 3008 	str.w	r3, [r8, #8]
    result->quantization = {kTfLiteAffineQuantization, quantization};
 8004f9a:	f886 2030 	strb.w	r2, [r6, #48]	; 0x30
 8004f9e:	f8c6 8034 	str.w	r8, [r6, #52]	; 0x34
 8004fa2:	e74f      	b.n	8004e44 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0xa0>
 8004fa4:	8a2b      	ldrh	r3, [r5, #16]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d0f4      	beq.n	8004f94 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x1f0>
 8004faa:	f85a 3003 	ldr.w	r3, [sl, r3]
 8004fae:	e7f1      	b.n	8004f94 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x1f0>
      TF_LITE_REPORT_ERROR(error_reporter,
 8004fb0:	490b      	ldr	r1, [pc, #44]	; (8004fe0 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x23c>)
 8004fb2:	4648      	mov	r0, r9
 8004fb4:	f7fe fbf6 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
 8004fb8:	2401      	movs	r4, #1
 8004fba:	e743      	b.n	8004e44 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0xa0>
      TF_LITE_REPORT_ERROR(error_reporter,
 8004fbc:	4909      	ldr	r1, [pc, #36]	; (8004fe4 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x240>)
 8004fbe:	4648      	mov	r0, r9
 8004fc0:	f7fe fbf0 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
 8004fc4:	2401      	movs	r4, #1
 8004fc6:	e73d      	b.n	8004e44 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0xa0>
    FLATBUFFERS_ASSERT(i < size());
 8004fc8:	4b07      	ldr	r3, [pc, #28]	; (8004fe8 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x244>)
 8004fca:	4a08      	ldr	r2, [pc, #32]	; (8004fec <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x248>)
 8004fcc:	4808      	ldr	r0, [pc, #32]	; (8004ff0 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor+0x24c>)
 8004fce:	f44f 7183 	mov.w	r1, #262	; 0x106
 8004fd2:	f00c f867 	bl	80110a4 <__assert_func>
  uoffset_t size() const { return EndianScalar(length_); }
 8004fd6:	2300      	movs	r3, #0
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	deff      	udf	#255	; 0xff
 8004fdc:	0801604c 	.word	0x0801604c
 8004fe0:	08015b18 	.word	0x08015b18
 8004fe4:	08015b48 	.word	0x08015b48
 8004fe8:	08015870 	.word	0x08015870
 8004fec:	08015b78 	.word	0x08015b78
 8004ff0:	08015974 	.word	0x08015974

08004ff4 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEPKNS_8SubGraphEP12TfLiteTensorib>:
    int tensor_index, bool allocate_temp) {
 8004ff4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004ff8:	468e      	mov	lr, r1
    return data_ - ReadScalar<soffset_t>(data_);
 8004ffa:	6811      	ldr	r1, [r2, #0]
 8004ffc:	9f06      	ldr	r7, [sp, #24]
 8004ffe:	eba2 0c01 	sub.w	ip, r2, r1
 8005002:	461e      	mov	r6, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8005004:	f8bc 3000 	ldrh.w	r3, [ip]
 8005008:	f89d 101c 	ldrb.w	r1, [sp, #28]
 800500c:	2b04      	cmp	r3, #4
 800500e:	4604      	mov	r4, r0
  return internal::InitializeTfLiteTensorFromFlatbuffer(
 8005010:	6840      	ldr	r0, [r0, #4]
 8005012:	d92e      	bls.n	8005072 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEPKNS_8SubGraphEP12TfLiteTensorib+0x7e>
 8005014:	f8bc 3004 	ldrh.w	r3, [ip, #4]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8005018:	b35b      	cbz	r3, 8005072 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEPKNS_8SubGraphEP12TfLiteTensorib+0x7e>
 800501a:	58d5      	ldr	r5, [r2, r3]
    auto p = data_ + field_offset;
 800501c:	441a      	add	r2, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 800501e:	eb02 0c05 	add.w	ip, r2, r5
    FLATBUFFERS_ASSERT(i < size());
 8005022:	5953      	ldr	r3, [r2, r5]
 8005024:	429f      	cmp	r7, r3
 8005026:	d21d      	bcs.n	8005064 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEPKNS_8SubGraphEP12TfLiteTensorib+0x70>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
 8005028:	f10c 0c04 	add.w	ip, ip, #4
    return data_ - ReadScalar<soffset_t>(data_);
 800502c:	f8de 5000 	ldr.w	r5, [lr]
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
 8005030:	f85c 3027 	ldr.w	r3, [ip, r7, lsl #2]
    return data_ - ReadScalar<soffset_t>(data_);
 8005034:	ebae 0505 	sub.w	r5, lr, r5
    p += i * sizeof(uoffset_t);
 8005038:	eb0c 0287 	add.w	r2, ip, r7, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
 800503c:	441a      	add	r2, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800503e:	882b      	ldrh	r3, [r5, #0]
 8005040:	2b0c      	cmp	r3, #12
 8005042:	d907      	bls.n	8005054 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEPKNS_8SubGraphEP12TfLiteTensorib+0x60>
 8005044:	89ab      	ldrh	r3, [r5, #12]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8005046:	b133      	cbz	r3, 8005056 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEPKNS_8SubGraphEP12TfLiteTensorib+0x62>
 8005048:	f85e 5003 	ldr.w	r5, [lr, r3]
    auto p = data_ + field_offset;
 800504c:	449e      	add	lr, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 800504e:	eb0e 0305 	add.w	r3, lr, r5
 8005052:	e000      	b.n	8005056 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEPKNS_8SubGraphEP12TfLiteTensorib+0x62>
 8005054:	2300      	movs	r3, #0
 8005056:	9607      	str	r6, [sp, #28]
 8005058:	68a4      	ldr	r4, [r4, #8]
 800505a:	9406      	str	r4, [sp, #24]
}
 800505c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  return internal::InitializeTfLiteTensorFromFlatbuffer(
 8005060:	f7ff bea0 	b.w	8004da4 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor>
    FLATBUFFERS_ASSERT(i < size());
 8005064:	4b04      	ldr	r3, [pc, #16]	; (8005078 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEPKNS_8SubGraphEP12TfLiteTensorib+0x84>)
 8005066:	4a05      	ldr	r2, [pc, #20]	; (800507c <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEPKNS_8SubGraphEP12TfLiteTensorib+0x88>)
 8005068:	4805      	ldr	r0, [pc, #20]	; (8005080 <_ZN6tflite14MicroAllocator34PopulateTfLiteTensorFromFlatbufferEPKNS_5ModelEPKNS_8SubGraphEP12TfLiteTensorib+0x8c>)
 800506a:	f44f 7183 	mov.w	r1, #262	; 0x106
 800506e:	f00c f819 	bl	80110a4 <__assert_func>
  uoffset_t size() const { return EndianScalar(length_); }
 8005072:	2300      	movs	r3, #0
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	deff      	udf	#255	; 0xff
 8005078:	08015870 	.word	0x08015870
 800507c:	08015a00 	.word	0x08015a00
 8005080:	08015974 	.word	0x08015974

08005084 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori>:
    const Model* model, TfLiteEvalTensor* eval_tensors, int tensor_index) {
 8005084:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005088:	460c      	mov	r4, r1
    return data_ - ReadScalar<soffset_t>(data_);
 800508a:	6809      	ldr	r1, [r1, #0]
 800508c:	1a61      	subs	r1, r4, r1
 800508e:	461d      	mov	r5, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8005090:	880b      	ldrh	r3, [r1, #0]
 8005092:	2b08      	cmp	r3, #8
 8005094:	b085      	sub	sp, #20
 8005096:	d971      	bls.n	800517c <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori+0xf8>
 8005098:	890b      	ldrh	r3, [r1, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 800509a:	2b00      	cmp	r3, #0
 800509c:	d06e      	beq.n	800517c <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori+0xf8>
 800509e:	4690      	mov	r8, r2
 80050a0:	58e2      	ldr	r2, [r4, r3]
    auto p = data_ + field_offset;
 80050a2:	4423      	add	r3, r4
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 80050a4:	eb03 0902 	add.w	r9, r3, r2
  if (subgraphs->size() != 1) {
 80050a8:	589b      	ldr	r3, [r3, r2]
 80050aa:	9303      	str	r3, [sp, #12]
 80050ac:	2b01      	cmp	r3, #1
 80050ae:	4606      	mov	r6, r0
 80050b0:	d15e      	bne.n	8005170 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori+0xec>
      reinterpret_cast<TfLiteTensor*>(memory_allocator_->AllocateTemp(
 80050b2:	6840      	ldr	r0, [r0, #4]
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
 80050b4:	f8d9 a004 	ldr.w	sl, [r9, #4]
 80050b8:	6803      	ldr	r3, [r0, #0]
 80050ba:	2204      	movs	r2, #4
 80050bc:	691f      	ldr	r7, [r3, #16]
 80050be:	2140      	movs	r1, #64	; 0x40
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
 80050c0:	4491      	add	r9, r2
 80050c2:	47b8      	blx	r7
  if (PopulateTfLiteTensorFromFlatbuffer(model, subgraph, tensor, tensor_index,
 80050c4:	6832      	ldr	r2, [r6, #0]
 80050c6:	492f      	ldr	r1, [pc, #188]	; (8005184 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori+0x100>)
 80050c8:	f8d2 b02c 	ldr.w	fp, [r2, #44]	; 0x2c
 80050cc:	458b      	cmp	fp, r1
      reinterpret_cast<TfLiteTensor*>(memory_allocator_->AllocateTemp(
 80050ce:	4607      	mov	r7, r0
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
 80050d0:	eb09 020a 	add.w	r2, r9, sl
  if (PopulateTfLiteTensorFromFlatbuffer(model, subgraph, tensor, tensor_index,
 80050d4:	d137      	bne.n	8005146 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori+0xc2>
    return data_ - ReadScalar<soffset_t>(data_);
 80050d6:	f859 300a 	ldr.w	r3, [r9, sl]
  return internal::InitializeTfLiteTensorFromFlatbuffer(
 80050da:	6870      	ldr	r0, [r6, #4]
 80050dc:	1ad3      	subs	r3, r2, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 80050de:	8819      	ldrh	r1, [r3, #0]
 80050e0:	2904      	cmp	r1, #4
 80050e2:	d94b      	bls.n	800517c <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori+0xf8>
 80050e4:	889b      	ldrh	r3, [r3, #4]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d048      	beq.n	800517c <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori+0xf8>
 80050ea:	f852 c003 	ldr.w	ip, [r2, r3]
    auto p = data_ + field_offset;
 80050ee:	4413      	add	r3, r2
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 80050f0:	eb03 010c 	add.w	r1, r3, ip
    FLATBUFFERS_ASSERT(i < size());
 80050f4:	f853 300c 	ldr.w	r3, [r3, ip]
 80050f8:	429d      	cmp	r5, r3
 80050fa:	d232      	bcs.n	8005162 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori+0xde>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
 80050fc:	3104      	adds	r1, #4
    return data_ - ReadScalar<soffset_t>(data_);
 80050fe:	6823      	ldr	r3, [r4, #0]
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
 8005100:	f851 2025 	ldr.w	r2, [r1, r5, lsl #2]
    return data_ - ReadScalar<soffset_t>(data_);
 8005104:	1ae3      	subs	r3, r4, r3
    p += i * sizeof(uoffset_t);
 8005106:	eb01 0185 	add.w	r1, r1, r5, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
 800510a:	440a      	add	r2, r1
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800510c:	8819      	ldrh	r1, [r3, #0]
 800510e:	290c      	cmp	r1, #12
 8005110:	d917      	bls.n	8005142 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori+0xbe>
 8005112:	899b      	ldrh	r3, [r3, #12]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8005114:	b113      	cbz	r3, 800511c <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori+0x98>
 8005116:	58e1      	ldr	r1, [r4, r3]
    auto p = data_ + field_offset;
 8005118:	4423      	add	r3, r4
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 800511a:	440b      	add	r3, r1
 800511c:	9701      	str	r7, [sp, #4]
 800511e:	68b1      	ldr	r1, [r6, #8]
 8005120:	9100      	str	r1, [sp, #0]
 8005122:	2101      	movs	r1, #1
 8005124:	f7ff fe3e 	bl	8004da4 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor>
  if (PopulateTfLiteTensorFromFlatbuffer(model, subgraph, tensor, tensor_index,
 8005128:	b9a8      	cbnz	r0, 8005156 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori+0xd2>
  if (eval_tensors != nullptr) {
 800512a:	f1b8 0f00 	cmp.w	r8, #0
 800512e:	d004      	beq.n	800513a <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori+0xb6>
    tensor->data.data = eval_tensors[tensor_index].data.data;
 8005130:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005134:	f858 3025 	ldr.w	r3, [r8, r5, lsl #2]
 8005138:	607b      	str	r3, [r7, #4]
}
 800513a:	4638      	mov	r0, r7
 800513c:	b005      	add	sp, #20
 800513e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005142:	2300      	movs	r3, #0
 8005144:	e7ea      	b.n	800511c <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori+0x98>
  if (PopulateTfLiteTensorFromFlatbuffer(model, subgraph, tensor, tensor_index,
 8005146:	9b03      	ldr	r3, [sp, #12]
 8005148:	4621      	mov	r1, r4
 800514a:	e9cd 5300 	strd	r5, r3, [sp]
 800514e:	4603      	mov	r3, r0
 8005150:	4630      	mov	r0, r6
 8005152:	47d8      	blx	fp
 8005154:	e7e8      	b.n	8005128 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori+0xa4>
    TF_LITE_REPORT_ERROR(
 8005156:	490c      	ldr	r1, [pc, #48]	; (8005188 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori+0x104>)
 8005158:	68b0      	ldr	r0, [r6, #8]
 800515a:	f7fe fb23 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return nullptr;
 800515e:	2700      	movs	r7, #0
 8005160:	e7eb      	b.n	800513a <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori+0xb6>
    FLATBUFFERS_ASSERT(i < size());
 8005162:	4b0a      	ldr	r3, [pc, #40]	; (800518c <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori+0x108>)
 8005164:	4a0a      	ldr	r2, [pc, #40]	; (8005190 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori+0x10c>)
 8005166:	480b      	ldr	r0, [pc, #44]	; (8005194 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori+0x110>)
 8005168:	f44f 7183 	mov.w	r1, #262	; 0x106
 800516c:	f00b ff9a 	bl	80110a4 <__assert_func>
    TF_LITE_REPORT_ERROR(error_reporter_,
 8005170:	4909      	ldr	r1, [pc, #36]	; (8005198 <_ZN6tflite14MicroAllocator24AllocateTempTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori+0x114>)
 8005172:	6880      	ldr	r0, [r0, #8]
 8005174:	f7fe fb16 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
  TFLITE_DCHECK(subgraph != nullptr);
 8005178:	f00b ff8c 	bl	8011094 <abort>
  uoffset_t size() const { return EndianScalar(length_); }
 800517c:	2300      	movs	r3, #0
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	deff      	udf	#255	; 0xff
 8005182:	bf00      	nop
 8005184:	08004ff5 	.word	0x08004ff5
 8005188:	08015c50 	.word	0x08015c50
 800518c:	08015870 	.word	0x08015870
 8005190:	08015a00 	.word	0x08015a00
 8005194:	08015974 	.word	0x08015974
 8005198:	08015724 	.word	0x08015724

0800519c <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori>:
    const Model* model, TfLiteEvalTensor* eval_tensors, int tensor_index) {
 800519c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    return data_ - ReadScalar<soffset_t>(data_);
 80051a0:	680f      	ldr	r7, [r1, #0]
 80051a2:	1bcf      	subs	r7, r1, r7
 80051a4:	b083      	sub	sp, #12
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 80051a6:	f8b7 c000 	ldrh.w	ip, [r7]
 80051aa:	f1bc 0f08 	cmp.w	ip, #8
 80051ae:	d97a      	bls.n	80052a6 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori+0x10a>
 80051b0:	893f      	ldrh	r7, [r7, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 80051b2:	2f00      	cmp	r7, #0
 80051b4:	d077      	beq.n	80052a6 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori+0x10a>
 80051b6:	f851 c007 	ldr.w	ip, [r1, r7]
    auto p = data_ + field_offset;
 80051ba:	440f      	add	r7, r1
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 80051bc:	eb07 080c 	add.w	r8, r7, ip
  if (subgraphs->size() != 1) {
 80051c0:	f857 700c 	ldr.w	r7, [r7, ip]
 80051c4:	2f01      	cmp	r7, #1
 80051c6:	4605      	mov	r5, r0
 80051c8:	460c      	mov	r4, r1
 80051ca:	d16f      	bne.n	80052ac <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori+0x110>
      AllocatePersistentTfLiteTensorInternal(model, eval_tensors, tensor_index);
 80051cc:	6807      	ldr	r7, [r0, #0]
 80051ce:	f8df c100 	ldr.w	ip, [pc, #256]	; 80052d0 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori+0x134>
 80051d2:	6abf      	ldr	r7, [r7, #40]	; 0x28
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
 80051d4:	f8d8 a004 	ldr.w	sl, [r8, #4]
 80051d8:	4567      	cmp	r7, ip
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
 80051da:	f108 0804 	add.w	r8, r8, #4
 80051de:	4691      	mov	r9, r2
 80051e0:	461e      	mov	r6, r3
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
 80051e2:	eb08 0b0a 	add.w	fp, r8, sl
  TfLiteTensor* tensor =
 80051e6:	d14e      	bne.n	8005286 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori+0xea>
  return reinterpret_cast<TfLiteTensor*>(memory_allocator_->AllocateFromTail(
 80051e8:	6840      	ldr	r0, [r0, #4]
 80051ea:	6803      	ldr	r3, [r0, #0]
 80051ec:	2204      	movs	r2, #4
 80051ee:	68db      	ldr	r3, [r3, #12]
 80051f0:	2140      	movs	r1, #64	; 0x40
 80051f2:	4798      	blx	r3
 80051f4:	4607      	mov	r7, r0
  if (PopulateTfLiteTensorFromFlatbuffer(model, subgraph, tensor, tensor_index,
 80051f6:	682b      	ldr	r3, [r5, #0]
 80051f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051fa:	461a      	mov	r2, r3
 80051fc:	469c      	mov	ip, r3
 80051fe:	4b2e      	ldr	r3, [pc, #184]	; (80052b8 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori+0x11c>)
 8005200:	429a      	cmp	r2, r3
 8005202:	d136      	bne.n	8005272 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori+0xd6>
    return data_ - ReadScalar<soffset_t>(data_);
 8005204:	f858 300a 	ldr.w	r3, [r8, sl]
  return internal::InitializeTfLiteTensorFromFlatbuffer(
 8005208:	6868      	ldr	r0, [r5, #4]
 800520a:	ebab 0303 	sub.w	r3, fp, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800520e:	881a      	ldrh	r2, [r3, #0]
 8005210:	2a04      	cmp	r2, #4
 8005212:	d948      	bls.n	80052a6 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori+0x10a>
 8005214:	889a      	ldrh	r2, [r3, #4]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8005216:	2a00      	cmp	r2, #0
 8005218:	d045      	beq.n	80052a6 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori+0x10a>
 800521a:	f85b 1002 	ldr.w	r1, [fp, r2]
    auto p = data_ + field_offset;
 800521e:	445a      	add	r2, fp
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8005220:	1853      	adds	r3, r2, r1
    FLATBUFFERS_ASSERT(i < size());
 8005222:	5852      	ldr	r2, [r2, r1]
 8005224:	4296      	cmp	r6, r2
 8005226:	d237      	bcs.n	8005298 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori+0xfc>
    return data_ - ReadScalar<soffset_t>(data_);
 8005228:	6821      	ldr	r1, [r4, #0]
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
 800522a:	3304      	adds	r3, #4
    return data_ - ReadScalar<soffset_t>(data_);
 800522c:	1a61      	subs	r1, r4, r1
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
 800522e:	f853 c026 	ldr.w	ip, [r3, r6, lsl #2]
    p += i * sizeof(uoffset_t);
 8005232:	eb03 0286 	add.w	r2, r3, r6, lsl #2
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8005236:	880b      	ldrh	r3, [r1, #0]
 8005238:	2b0c      	cmp	r3, #12
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
 800523a:	4462      	add	r2, ip
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800523c:	d917      	bls.n	800526e <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori+0xd2>
 800523e:	898b      	ldrh	r3, [r1, #12]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8005240:	b113      	cbz	r3, 8005248 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori+0xac>
 8005242:	58e1      	ldr	r1, [r4, r3]
    auto p = data_ + field_offset;
 8005244:	4423      	add	r3, r4
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8005246:	440b      	add	r3, r1
 8005248:	9701      	str	r7, [sp, #4]
 800524a:	68a9      	ldr	r1, [r5, #8]
 800524c:	9100      	str	r1, [sp, #0]
 800524e:	2100      	movs	r1, #0
 8005250:	f7ff fda8 	bl	8004da4 <_ZN6tflite8internal36InitializeTfLiteTensorFromFlatbufferEPNS_21SimpleMemoryAllocatorEbRKNS_6TensorEPKN11flatbuffers6VectorINS6_6OffsetINS_6BufferEEEEEPNS_13ErrorReporterEP12TfLiteTensor>
  if (PopulateTfLiteTensorFromFlatbuffer(model, subgraph, tensor, tensor_index,
 8005254:	b9d0      	cbnz	r0, 800528c <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori+0xf0>
  if (eval_tensors != nullptr) {
 8005256:	f1b9 0f00 	cmp.w	r9, #0
 800525a:	d004      	beq.n	8005266 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori+0xca>
    tensor->data.data = eval_tensors[tensor_index].data.data;
 800525c:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 8005260:	f859 3026 	ldr.w	r3, [r9, r6, lsl #2]
 8005264:	607b      	str	r3, [r7, #4]
}
 8005266:	4638      	mov	r0, r7
 8005268:	b003      	add	sp, #12
 800526a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800526e:	2300      	movs	r3, #0
 8005270:	e7ea      	b.n	8005248 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori+0xac>
  if (PopulateTfLiteTensorFromFlatbuffer(model, subgraph, tensor, tensor_index,
 8005272:	2300      	movs	r3, #0
 8005274:	4621      	mov	r1, r4
 8005276:	9301      	str	r3, [sp, #4]
 8005278:	9600      	str	r6, [sp, #0]
 800527a:	465a      	mov	r2, fp
 800527c:	463b      	mov	r3, r7
 800527e:	4628      	mov	r0, r5
 8005280:	4664      	mov	r4, ip
 8005282:	47a0      	blx	r4
 8005284:	e7e6      	b.n	8005254 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori+0xb8>
      AllocatePersistentTfLiteTensorInternal(model, eval_tensors, tensor_index);
 8005286:	47b8      	blx	r7
 8005288:	4607      	mov	r7, r0
 800528a:	e7b4      	b.n	80051f6 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori+0x5a>
    TF_LITE_REPORT_ERROR(error_reporter_,
 800528c:	490b      	ldr	r1, [pc, #44]	; (80052bc <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori+0x120>)
 800528e:	68a8      	ldr	r0, [r5, #8]
 8005290:	f7fe fa88 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return nullptr;
 8005294:	2700      	movs	r7, #0
 8005296:	e7e6      	b.n	8005266 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori+0xca>
    FLATBUFFERS_ASSERT(i < size());
 8005298:	4b09      	ldr	r3, [pc, #36]	; (80052c0 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori+0x124>)
 800529a:	4a0a      	ldr	r2, [pc, #40]	; (80052c4 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori+0x128>)
 800529c:	480a      	ldr	r0, [pc, #40]	; (80052c8 <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori+0x12c>)
 800529e:	f44f 7183 	mov.w	r1, #262	; 0x106
 80052a2:	f00b feff 	bl	80110a4 <__assert_func>
  uoffset_t size() const { return EndianScalar(length_); }
 80052a6:	2300      	movs	r3, #0
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	deff      	udf	#255	; 0xff
    TF_LITE_REPORT_ERROR(error_reporter_,
 80052ac:	4907      	ldr	r1, [pc, #28]	; (80052cc <_ZN6tflite14MicroAllocator30AllocatePersistentTfLiteTensorEPKNS_5ModelEP16TfLiteEvalTensori+0x130>)
 80052ae:	6880      	ldr	r0, [r0, #8]
 80052b0:	f7fe fa78 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
  TFLITE_DCHECK(subgraph != nullptr);
 80052b4:	f00b feee 	bl	8011094 <abort>
 80052b8:	08004ff5 	.word	0x08004ff5
 80052bc:	08015c94 	.word	0x08015c94
 80052c0:	08015870 	.word	0x08015870
 80052c4:	08015a00 	.word	0x08015a00
 80052c8:	08015974 	.word	0x08015974
 80052cc:	08015724 	.word	0x08015724
 80052d0:	08004781 	.word	0x08004781

080052d4 <_ZN6tflite14MicroAllocator6CreateEPhjPNS_13ErrorReporterE>:
                                       ErrorReporter* error_reporter) {
 80052d4:	b570      	push	{r4, r5, r6, lr}
 80052d6:	460e      	mov	r6, r1
  uint8_t* aligned_arena = AlignPointerUp(tensor_arena, kBufferAlignment);
 80052d8:	2110      	movs	r1, #16
                                       ErrorReporter* error_reporter) {
 80052da:	4614      	mov	r4, r2
 80052dc:	4605      	mov	r5, r0
  uint8_t* aligned_arena = AlignPointerUp(tensor_arena, kBufferAlignment);
 80052de:	f7ff f977 	bl	80045d0 <_ZN6tflite14AlignPointerUpEPhj>
  size_t aligned_arena_size = tensor_arena + arena_size - aligned_arena;
 80052e2:	19aa      	adds	r2, r5, r6
  uint8_t* aligned_arena = AlignPointerUp(tensor_arena, kBufferAlignment);
 80052e4:	4601      	mov	r1, r0
  return Create(SimpleMemoryAllocator::Create(error_reporter, aligned_arena,
 80052e6:	1a12      	subs	r2, r2, r0
 80052e8:	4620      	mov	r0, r4
 80052ea:	f001 fb1f 	bl	800692c <_ZN6tflite21SimpleMemoryAllocator6CreateEPNS_13ErrorReporterEPhj>
  TFLITE_DCHECK(memory_allocator != nullptr);
 80052ee:	b178      	cbz	r0, 8005310 <_ZN6tflite14MicroAllocator6CreateEPhjPNS_13ErrorReporterE+0x3c>
  TFLITE_DCHECK(error_reporter != nullptr);
 80052f0:	b174      	cbz	r4, 8005310 <_ZN6tflite14MicroAllocator6CreateEPhjPNS_13ErrorReporterE+0x3c>
  uint8_t* allocator_buffer = memory_allocator->AllocateFromTail(
 80052f2:	6803      	ldr	r3, [r0, #0]
 80052f4:	2204      	movs	r2, #4
 80052f6:	68db      	ldr	r3, [r3, #12]
 80052f8:	2118      	movs	r1, #24
 80052fa:	4605      	mov	r5, r0
 80052fc:	4798      	blx	r3
      model_is_allocating_(false) {}
 80052fe:	4a05      	ldr	r2, [pc, #20]	; (8005314 <_ZN6tflite14MicroAllocator6CreateEPhjPNS_13ErrorReporterE+0x40>)
 8005300:	6002      	str	r2, [r0, #0]
 8005302:	2200      	movs	r2, #0
      error_reporter_(error_reporter),
 8005304:	e9c0 5401 	strd	r5, r4, [r0, #4]
      model_is_allocating_(false) {}
 8005308:	e9c0 2204 	strd	r2, r2, [r0, #16]
 800530c:	7302      	strb	r2, [r0, #12]
}
 800530e:	bd70      	pop	{r4, r5, r6, pc}
  TFLITE_DCHECK(memory_allocator != nullptr);
 8005310:	f00b fec0 	bl	8011094 <abort>
 8005314:	08016088 	.word	0x08016088

08005318 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelERKNS_15MicroOpResolverEPPNS_19NodeAndRegistrationEPP16TfLiteEvalTensor>:
    TfLiteEvalTensor** eval_tensors) {
 8005318:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800531c:	f8dd 8018 	ldr.w	r8, [sp, #24]
  TFLITE_DCHECK(model != nullptr);
 8005320:	2900      	cmp	r1, #0
 8005322:	d02e      	beq.n	8005382 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelERKNS_15MicroOpResolverEPPNS_19NodeAndRegistrationEPP16TfLiteEvalTensor+0x6a>
  if (model_is_allocating_) {
 8005324:	461e      	mov	r6, r3
 8005326:	7b03      	ldrb	r3, [r0, #12]
 8005328:	4604      	mov	r4, r0
 800532a:	bb1b      	cbnz	r3, 8005374 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelERKNS_15MicroOpResolverEPPNS_19NodeAndRegistrationEPP16TfLiteEvalTensor+0x5c>

TfLiteStatus MicroAllocator::InitScratchBufferData() {
  // A model is preparing to allocate resources, ensure that scratch buffer
  // request counter is cleared:
  scratch_buffer_request_count_ = 0;
 800532c:	6103      	str	r3, [r0, #16]

  // All requests will be stored in the head section. Each kernel is allowed at
  // most kMaxScratchBuffersPerOp requests. Adjust the head to reserve at most
  // that many requests to begin:
  TF_LITE_ENSURE_STATUS(memory_allocator_->SetHeadBufferSize(
 800532e:	6840      	ldr	r0, [r0, #4]
  model_is_allocating_ = true;
 8005330:	2301      	movs	r3, #1
 8005332:	7323      	strb	r3, [r4, #12]
  TF_LITE_ENSURE_STATUS(memory_allocator_->SetHeadBufferSize(
 8005334:	6803      	ldr	r3, [r0, #0]
 8005336:	4617      	mov	r7, r2
 8005338:	460d      	mov	r5, r1
 800533a:	689b      	ldr	r3, [r3, #8]
 800533c:	2204      	movs	r2, #4
 800533e:	2140      	movs	r1, #64	; 0x40
 8005340:	4798      	blx	r3
  TF_LITE_ENSURE_STATUS(InitScratchBufferData());
 8005342:	b9e0      	cbnz	r0, 800537e <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelERKNS_15MicroOpResolverEPPNS_19NodeAndRegistrationEPP16TfLiteEvalTensor+0x66>
  TF_LITE_ENSURE_STATUS(AllocateTfLiteEvalTensors(model, eval_tensors));
 8005344:	6823      	ldr	r3, [r4, #0]
 8005346:	4642      	mov	r2, r8
 8005348:	6a1b      	ldr	r3, [r3, #32]
 800534a:	4629      	mov	r1, r5
 800534c:	4620      	mov	r0, r4
 800534e:	4798      	blx	r3
 8005350:	b9a8      	cbnz	r0, 800537e <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelERKNS_15MicroOpResolverEPPNS_19NodeAndRegistrationEPP16TfLiteEvalTensor+0x66>
  TF_LITE_ENSURE_STATUS(
 8005352:	6823      	ldr	r3, [r4, #0]
 8005354:	4632      	mov	r2, r6
 8005356:	699b      	ldr	r3, [r3, #24]
 8005358:	4629      	mov	r1, r5
 800535a:	4620      	mov	r0, r4
 800535c:	4798      	blx	r3
 800535e:	b970      	cbnz	r0, 800537e <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelERKNS_15MicroOpResolverEPPNS_19NodeAndRegistrationEPP16TfLiteEvalTensor+0x66>
  TF_LITE_ENSURE_STATUS(PrepareNodeAndRegistrationDataFromFlatbuffer(
 8005360:	6822      	ldr	r2, [r4, #0]
 8005362:	6833      	ldr	r3, [r6, #0]
 8005364:	69d6      	ldr	r6, [r2, #28]
 8005366:	4629      	mov	r1, r5
 8005368:	463a      	mov	r2, r7
 800536a:	4620      	mov	r0, r4
 800536c:	46b4      	mov	ip, r6
}
 800536e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  TF_LITE_ENSURE_STATUS(PrepareNodeAndRegistrationDataFromFlatbuffer(
 8005372:	4760      	bx	ip
    TF_LITE_REPORT_ERROR(error_reporter_,
 8005374:	4904      	ldr	r1, [pc, #16]	; (8005388 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelERKNS_15MicroOpResolverEPPNS_19NodeAndRegistrationEPP16TfLiteEvalTensor+0x70>)
 8005376:	6880      	ldr	r0, [r0, #8]
 8005378:	f7fe fa14 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
 800537c:	2001      	movs	r0, #1
}
 800537e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  TFLITE_DCHECK(model != nullptr);
 8005382:	f00b fe87 	bl	8011094 <abort>
 8005386:	bf00      	nop
 8005388:	08015ce0 	.word	0x08015ce0

0800538c <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEP16TfLiteEvalTensorPPNS_19ScratchBufferHandleE>:
    ScratchBufferHandle** scratch_buffer_handles) {
 800538c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005390:	461e      	mov	r6, r3
  if (!model_is_allocating_) {
 8005392:	7b03      	ldrb	r3, [r0, #12]
    ScratchBufferHandle** scratch_buffer_handles) {
 8005394:	b082      	sub	sp, #8
 8005396:	4604      	mov	r4, r0
  if (!model_is_allocating_) {
 8005398:	2b00      	cmp	r3, #0
 800539a:	d03a      	beq.n	8005412 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEP16TfLiteEvalTensorPPNS_19ScratchBufferHandleE+0x86>
    return data_ - ReadScalar<soffset_t>(data_);
 800539c:	680b      	ldr	r3, [r1, #0]
 800539e:	1acb      	subs	r3, r1, r3
 80053a0:	4617      	mov	r7, r2
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 80053a2:	881a      	ldrh	r2, [r3, #0]
 80053a4:	2a08      	cmp	r2, #8
 80053a6:	460d      	mov	r5, r1
 80053a8:	d944      	bls.n	8005434 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEP16TfLiteEvalTensorPPNS_19ScratchBufferHandleE+0xa8>
 80053aa:	891b      	ldrh	r3, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d041      	beq.n	8005434 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEP16TfLiteEvalTensorPPNS_19ScratchBufferHandleE+0xa8>
 80053b0:	58ca      	ldr	r2, [r1, r3]
    auto p = data_ + field_offset;
 80053b2:	440b      	add	r3, r1
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 80053b4:	eb03 0802 	add.w	r8, r3, r2
  if (subgraphs->size() != 1) {
 80053b8:	589b      	ldr	r3, [r3, r2]
 80053ba:	2b01      	cmp	r3, #1
 80053bc:	d13d      	bne.n	800543a <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEP16TfLiteEvalTensorPPNS_19ScratchBufferHandleE+0xae>
  TF_LITE_ENSURE_STATUS(AllocateScratchBufferHandles(
 80053be:	6803      	ldr	r3, [r0, #0]
 80053c0:	4922      	ldr	r1, [pc, #136]	; (800544c <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEP16TfLiteEvalTensorPPNS_19ScratchBufferHandleE+0xc0>)
 80053c2:	f8d3 a034 	ldr.w	sl, [r3, #52]	; 0x34
 80053c6:	f8d8 9004 	ldr.w	r9, [r8, #4]
 80053ca:	6902      	ldr	r2, [r0, #16]
 80053cc:	458a      	cmp	sl, r1
 80053ce:	d12a      	bne.n	8005426 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEP16TfLiteEvalTensorPPNS_19ScratchBufferHandleE+0x9a>
  TFLITE_DCHECK(scratch_buffer_handles != nullptr);
 80053d0:	2e00      	cmp	r6, #0
 80053d2:	d038      	beq.n	8005446 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEP16TfLiteEvalTensorPPNS_19ScratchBufferHandleE+0xba>
  if (scratch_buffer_request_count_ == 0) {
 80053d4:	b32a      	cbz	r2, 8005422 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEP16TfLiteEvalTensorPPNS_19ScratchBufferHandleE+0x96>
      memory_allocator_->AllocateFromTail(
 80053d6:	6840      	ldr	r0, [r0, #4]
 80053d8:	6803      	ldr	r3, [r0, #0]
 80053da:	0091      	lsls	r1, r2, #2
 80053dc:	68db      	ldr	r3, [r3, #12]
 80053de:	2204      	movs	r2, #4
 80053e0:	4798      	blx	r3
  TF_LITE_ENSURE_STATUS(CommitStaticMemoryPlan(model, subgraph, eval_tensors,
 80053e2:	6823      	ldr	r3, [r4, #0]
  *scratch_buffer_handles = reinterpret_cast<ScratchBufferHandle*>(
 80053e4:	6030      	str	r0, [r6, #0]
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
 80053e6:	f108 0804 	add.w	r8, r8, #4
  TF_LITE_ENSURE_STATUS(CommitStaticMemoryPlan(model, subgraph, eval_tensors,
 80053ea:	9000      	str	r0, [sp, #0]
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
 80053ec:	44c8      	add	r8, r9
 80053ee:	6b1e      	ldr	r6, [r3, #48]	; 0x30
 80053f0:	4629      	mov	r1, r5
 80053f2:	463b      	mov	r3, r7
 80053f4:	4642      	mov	r2, r8
 80053f6:	4620      	mov	r0, r4
 80053f8:	47b0      	blx	r6
 80053fa:	b938      	cbnz	r0, 800540c <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEP16TfLiteEvalTensorPPNS_19ScratchBufferHandleE+0x80>
  TF_LITE_ENSURE_STATUS(AllocateVariables(subgraph, eval_tensors));
 80053fc:	6823      	ldr	r3, [r4, #0]
 80053fe:	463a      	mov	r2, r7
 8005400:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005402:	4641      	mov	r1, r8
 8005404:	4620      	mov	r0, r4
 8005406:	4798      	blx	r3
 8005408:	b900      	cbnz	r0, 800540c <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEP16TfLiteEvalTensorPPNS_19ScratchBufferHandleE+0x80>
  model_is_allocating_ = false;
 800540a:	7320      	strb	r0, [r4, #12]
}
 800540c:	b002      	add	sp, #8
 800540e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    TF_LITE_REPORT_ERROR(error_reporter_,
 8005412:	490f      	ldr	r1, [pc, #60]	; (8005450 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEP16TfLiteEvalTensorPPNS_19ScratchBufferHandleE+0xc4>)
 8005414:	6880      	ldr	r0, [r0, #8]
 8005416:	f7fe f9c5 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
 800541a:	2001      	movs	r0, #1
}
 800541c:	b002      	add	sp, #8
 800541e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  TF_LITE_ENSURE_STATUS(CommitStaticMemoryPlan(model, subgraph, eval_tensors,
 8005422:	6830      	ldr	r0, [r6, #0]
 8005424:	e7df      	b.n	80053e6 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEP16TfLiteEvalTensorPPNS_19ScratchBufferHandleE+0x5a>
  TF_LITE_ENSURE_STATUS(AllocateScratchBufferHandles(
 8005426:	4631      	mov	r1, r6
 8005428:	47d0      	blx	sl
 800542a:	2800      	cmp	r0, #0
 800542c:	d1ee      	bne.n	800540c <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEP16TfLiteEvalTensorPPNS_19ScratchBufferHandleE+0x80>
  TF_LITE_ENSURE_STATUS(CommitStaticMemoryPlan(model, subgraph, eval_tensors,
 800542e:	6830      	ldr	r0, [r6, #0]
 8005430:	6823      	ldr	r3, [r4, #0]
 8005432:	e7d8      	b.n	80053e6 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEP16TfLiteEvalTensorPPNS_19ScratchBufferHandleE+0x5a>
  uoffset_t size() const { return EndianScalar(length_); }
 8005434:	2300      	movs	r3, #0
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	deff      	udf	#255	; 0xff
    TF_LITE_REPORT_ERROR(error_reporter_,
 800543a:	4906      	ldr	r1, [pc, #24]	; (8005454 <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEP16TfLiteEvalTensorPPNS_19ScratchBufferHandleE+0xc8>)
 800543c:	6880      	ldr	r0, [r0, #8]
 800543e:	f7fe f9b1 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
  TFLITE_DCHECK(subgraph != nullptr);
 8005442:	f00b fe27 	bl	8011094 <abort>
  TFLITE_DCHECK(scratch_buffer_handles != nullptr);
 8005446:	f00b fe25 	bl	8011094 <abort>
 800544a:	bf00      	nop
 800544c:	080047b1 	.word	0x080047b1
 8005450:	08015d38 	.word	0x08015d38
 8005454:	08015724 	.word	0x08015724

08005458 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjPi>:
                                                         int* buffer_idx) {
 8005458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800545a:	4607      	mov	r7, r0
  return kTfLiteOk;
}

internal::ScratchBufferRequest* MicroAllocator::GetScratchBufferRequests() {
  return reinterpret_cast<internal::ScratchBufferRequest*>(
      AlignPointerUp(memory_allocator_->GetHeadBuffer(),
 800545c:	6840      	ldr	r0, [r0, #4]
                                                         int* buffer_idx) {
 800545e:	4615      	mov	r5, r2
 8005460:	460e      	mov	r6, r1
      AlignPointerUp(memory_allocator_->GetHeadBuffer(),
 8005462:	f001 fa8f 	bl	8006984 <_ZNK6tflite21SimpleMemoryAllocator13GetHeadBufferEv>
 8005466:	2104      	movs	r1, #4
 8005468:	f7ff f8b2 	bl	80045d0 <_ZN6tflite14AlignPointerUpEPhj>
  for (size_t i = 0; i < scratch_buffer_request_count_; ++i) {
 800546c:	693a      	ldr	r2, [r7, #16]
      AlignPointerUp(memory_allocator_->GetHeadBuffer(),
 800546e:	4603      	mov	r3, r0
  for (size_t i = 0; i < scratch_buffer_request_count_; ++i) {
 8005470:	b172      	cbz	r2, 8005490 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjPi+0x38>
 8005472:	eb00 0cc2 	add.w	ip, r0, r2, lsl #3
  size_t current_node_request_count = 0;
 8005476:	f04f 0e00 	mov.w	lr, #0
    if (requests[i].node_idx == kUnassignedScratchBufferRequestIndex) {
 800547a:	685c      	ldr	r4, [r3, #4]
  for (size_t i = 0; i < scratch_buffer_request_count_; ++i) {
 800547c:	3308      	adds	r3, #8
    if (requests[i].node_idx == kUnassignedScratchBufferRequestIndex) {
 800547e:	3401      	adds	r4, #1
      ++current_node_request_count;
 8005480:	bf08      	it	eq
 8005482:	f10e 0e01 	addeq.w	lr, lr, #1
  for (size_t i = 0; i < scratch_buffer_request_count_; ++i) {
 8005486:	4563      	cmp	r3, ip
 8005488:	d1f7      	bne.n	800547a <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjPi+0x22>
  if (current_node_request_count >= kMaxScratchBuffersPerOp) {
 800548a:	f1be 0f07 	cmp.w	lr, #7
 800548e:	d809      	bhi.n	80054a4 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjPi+0x4c>
  current_request->node_idx = kUnassignedScratchBufferRequestIndex;
 8005490:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
  current_request->bytes = bytes;
 8005494:	601e      	str	r6, [r3, #0]
  current_request->node_idx = kUnassignedScratchBufferRequestIndex;
 8005496:	6059      	str	r1, [r3, #4]
  *buffer_idx = scratch_buffer_request_count_;
 8005498:	602a      	str	r2, [r5, #0]
  ++scratch_buffer_request_count_;
 800549a:	693b      	ldr	r3, [r7, #16]
 800549c:	3301      	adds	r3, #1
  return kTfLiteOk;
 800549e:	2000      	movs	r0, #0
  ++scratch_buffer_request_count_;
 80054a0:	613b      	str	r3, [r7, #16]
}
 80054a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    TF_LITE_REPORT_ERROR(
 80054a4:	4903      	ldr	r1, [pc, #12]	; (80054b4 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjPi+0x5c>)
 80054a6:	68b8      	ldr	r0, [r7, #8]
 80054a8:	2208      	movs	r2, #8
 80054aa:	f7fe f97b 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
 80054ae:	2001      	movs	r0, #1
}
 80054b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80054b2:	bf00      	nop
 80054b4:	08015d84 	.word	0x08015d84

080054b8 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi>:
  ResetTempAllocations();
 80054b8:	6803      	ldr	r3, [r0, #0]
 80054ba:	4a14      	ldr	r2, [pc, #80]	; (800550c <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0x54>)
 80054bc:	689b      	ldr	r3, [r3, #8]
 80054be:	4293      	cmp	r3, r2
TfLiteStatus MicroAllocator::FinishPrepareNodeAllocations(int node_id) {
 80054c0:	b570      	push	{r4, r5, r6, lr}
 80054c2:	4604      	mov	r4, r0
  memory_allocator_->ResetTempAllocations();
 80054c4:	bf02      	ittt	eq
 80054c6:	6840      	ldreq	r0, [r0, #4]
 80054c8:	6803      	ldreq	r3, [r0, #0]
 80054ca:	695b      	ldreq	r3, [r3, #20]
TfLiteStatus MicroAllocator::FinishPrepareNodeAllocations(int node_id) {
 80054cc:	460d      	mov	r5, r1
  ResetTempAllocations();
 80054ce:	4798      	blx	r3
      AlignPointerUp(memory_allocator_->GetHeadBuffer(),
 80054d0:	6860      	ldr	r0, [r4, #4]
 80054d2:	f001 fa57 	bl	8006984 <_ZNK6tflite21SimpleMemoryAllocator13GetHeadBufferEv>
 80054d6:	2104      	movs	r1, #4
 80054d8:	f7ff f87a 	bl	80045d0 <_ZN6tflite14AlignPointerUpEPhj>
  for (size_t i = 0; i < scratch_buffer_request_count_; ++i) {
 80054dc:	6922      	ldr	r2, [r4, #16]
      AlignPointerUp(memory_allocator_->GetHeadBuffer(),
 80054de:	4603      	mov	r3, r0
  for (size_t i = 0; i < scratch_buffer_request_count_; ++i) {
 80054e0:	b18a      	cbz	r2, 8005506 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0x4e>
 80054e2:	00d1      	lsls	r1, r2, #3
 80054e4:	eb00 0cc2 	add.w	ip, r0, r2, lsl #3
    if (requests[i].node_idx == kUnassignedScratchBufferRequestIndex) {
 80054e8:	685a      	ldr	r2, [r3, #4]
 80054ea:	3201      	adds	r2, #1
      requests[i].node_idx = node_id;
 80054ec:	bf08      	it	eq
 80054ee:	605d      	streq	r5, [r3, #4]
  for (size_t i = 0; i < scratch_buffer_request_count_; ++i) {
 80054f0:	3308      	adds	r3, #8
 80054f2:	4563      	cmp	r3, ip
 80054f4:	d1f8      	bne.n	80054e8 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0x30>
  TF_LITE_ENSURE_STATUS(memory_allocator_->SetHeadBufferSize(
 80054f6:	3140      	adds	r1, #64	; 0x40
 80054f8:	6860      	ldr	r0, [r4, #4]
 80054fa:	6803      	ldr	r3, [r0, #0]
}
 80054fc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  TF_LITE_ENSURE_STATUS(memory_allocator_->SetHeadBufferSize(
 8005500:	689b      	ldr	r3, [r3, #8]
 8005502:	2204      	movs	r2, #4
 8005504:	4718      	bx	r3
  for (size_t i = 0; i < scratch_buffer_request_count_; ++i) {
 8005506:	2140      	movs	r1, #64	; 0x40
 8005508:	e7f6      	b.n	80054f8 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi+0x40>
 800550a:	bf00      	nop
 800550c:	08004779 	.word	0x08004779

08005510 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE>:
    ScratchBufferHandle* scratch_buffer_handles) {
 8005510:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005514:	ed2d 8b02 	vpush	{d8}
 8005518:	4690      	mov	r8, r2
    return data_ - ReadScalar<soffset_t>(data_);
 800551a:	6812      	ldr	r2, [r2, #0]
 800551c:	b099      	sub	sp, #100	; 0x64
 800551e:	eba8 0202 	sub.w	r2, r8, r2
 8005522:	9306      	str	r3, [sp, #24]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8005524:	8813      	ldrh	r3, [r2, #0]
 8005526:	2b04      	cmp	r3, #4
 8005528:	f240 80e2 	bls.w	80056f0 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x1e0>
 800552c:	8893      	ldrh	r3, [r2, #4]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 800552e:	2b00      	cmp	r3, #0
 8005530:	f000 80de 	beq.w	80056f0 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x1e0>
  uoffset_t size() const { return EndianScalar(length_); }
 8005534:	f858 2003 	ldr.w	r2, [r8, r3]
    auto p = data_ + field_offset;
 8005538:	4443      	add	r3, r8
  uoffset_t size() const { return EndianScalar(length_); }
 800553a:	4605      	mov	r5, r0
      subgraph->tensors()->size() + scratch_buffer_request_count_;
 800553c:	589a      	ldr	r2, [r3, r2]
 800553e:	6903      	ldr	r3, [r0, #16]
      memory_allocator_->AllocateTemp(bytes, alignof(AllocationInfo)));
 8005540:	6840      	ldr	r0, [r0, #4]
      subgraph->tensors()->size() + scratch_buffer_request_count_;
 8005542:	18d3      	adds	r3, r2, r3
 8005544:	9308      	str	r3, [sp, #32]
  size_t bytes = sizeof(AllocationInfo) * allocation_info_count;
 8005546:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800554a:	460e      	mov	r6, r1
 800554c:	00d9      	lsls	r1, r3, #3
      memory_allocator_->AllocateTemp(bytes, alignof(AllocationInfo)));
 800554e:	6803      	ldr	r3, [r0, #0]
 8005550:	2204      	movs	r2, #4
 8005552:	691b      	ldr	r3, [r3, #16]
  size_t bytes = sizeof(AllocationInfo) * allocation_info_count;
 8005554:	ee08 1a90 	vmov	s17, r1
      memory_allocator_->AllocateTemp(bytes, alignof(AllocationInfo)));
 8005558:	4798      	blx	r3
  if (allocation_info == nullptr) {
 800555a:	4604      	mov	r4, r0
 800555c:	2800      	cmp	r0, #0
 800555e:	f000 815e 	beq.w	800581e <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x30e>
    return data_ - ReadScalar<soffset_t>(data_);
 8005562:	f8d8 3000 	ldr.w	r3, [r8]
 8005566:	eba8 0303 	sub.w	r3, r8, r3
 800556a:	9302      	str	r3, [sp, #8]
 800556c:	881a      	ldrh	r2, [r3, #0]
 800556e:	9205      	str	r2, [sp, #20]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8005570:	2a04      	cmp	r2, #4
 8005572:	f240 80bd 	bls.w	80056f0 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x1e0>
 8005576:	889b      	ldrh	r3, [r3, #4]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8005578:	2b00      	cmp	r3, #0
 800557a:	f000 80b9 	beq.w	80056f0 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x1e0>
    return data_ - ReadScalar<soffset_t>(data_);
 800557e:	6832      	ldr	r2, [r6, #0]
 8005580:	1ab2      	subs	r2, r6, r2
 8005582:	4611      	mov	r1, r2
 8005584:	9204      	str	r2, [sp, #16]
  uoffset_t size() const { return EndianScalar(length_); }
 8005586:	f858 2003 	ldr.w	r2, [r8, r3]
    auto p = data_ + field_offset;
 800558a:	4443      	add	r3, r8
    return data_ - ReadScalar<soffset_t>(data_);
 800558c:	4637      	mov	r7, r6
  uoffset_t size() const { return EndianScalar(length_); }
 800558e:	589b      	ldr	r3, [r3, r2]
 8005590:	9303      	str	r3, [sp, #12]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8005592:	460a      	mov	r2, r1
 8005594:	880b      	ldrh	r3, [r1, #0]
                                scratch_buffer_request_count_, error_reporter_);
 8005596:	6929      	ldr	r1, [r5, #16]
 8005598:	9107      	str	r1, [sp, #28]
 800559a:	68a9      	ldr	r1, [r5, #8]
 800559c:	2b10      	cmp	r3, #16
 800559e:	ee08 1a10 	vmov	s16, r1
 80055a2:	f240 80a8 	bls.w	80056f6 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x1e6>
 80055a6:	8a13      	ldrh	r3, [r2, #16]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	f000 80a4 	beq.w	80056f6 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x1e6>
 80055ae:	58f2      	ldr	r2, [r6, r3]
    auto p = data_ + field_offset;
 80055b0:	4433      	add	r3, r6
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 80055b2:	eb03 0902 	add.w	r9, r3, r2
  uoffset_t size() const { return EndianScalar(length_); }
 80055b6:	589e      	ldr	r6, [r3, r2]
    for (size_t i = 0; i < model->metadata()->size(); ++i) {
 80055b8:	2e00      	cmp	r6, #0
 80055ba:	f000 824f 	beq.w	8005a5c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x54c>
  const int32_t* offline_planner_offsets = nullptr;
 80055be:	f04f 0b00 	mov.w	fp, #0
    for (size_t i = 0; i < model->metadata()->size(); ++i) {
 80055c2:	e9cd 0509 	strd	r0, r5, [sp, #36]	; 0x24
      if (strncmp(metadata->name()->c_str(), kOfflineMemAllocMetadata,
 80055c6:	49b3      	ldr	r1, [pc, #716]	; (8005894 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x384>)
    for (size_t i = 0; i < model->metadata()->size(); ++i) {
 80055c8:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
 80055cc:	f109 0904 	add.w	r9, r9, #4
 80055d0:	46da      	mov	sl, fp
 80055d2:	e03a      	b.n	800564a <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x13a>
 80055d4:	88a8      	ldrh	r0, [r5, #4]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 80055d6:	b110      	cbz	r0, 80055de <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0xce>
 80055d8:	5822      	ldr	r2, [r4, r0]
    auto p = data_ + field_offset;
 80055da:	4420      	add	r0, r4
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 80055dc:	4410      	add	r0, r2
      if (strncmp(metadata->name()->c_str(), kOfflineMemAllocMetadata,
 80055de:	3004      	adds	r0, #4
 80055e0:	2217      	movs	r2, #23
 80055e2:	f00c fcd5 	bl	8011f90 <strncmp>
 80055e6:	49ab      	ldr	r1, [pc, #684]	; (8005894 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x384>)
 80055e8:	bb50      	cbnz	r0, 8005640 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x130>
 80055ea:	9b04      	ldr	r3, [sp, #16]
 80055ec:	899a      	ldrh	r2, [r3, #12]
 80055ee:	b112      	cbz	r2, 80055f6 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0xe6>
 80055f0:	58b8      	ldr	r0, [r7, r2]
    auto p = data_ + field_offset;
 80055f2:	443a      	add	r2, r7
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 80055f4:	4402      	add	r2, r0
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 80055f6:	f1b8 0f06 	cmp.w	r8, #6
 80055fa:	f240 810c 	bls.w	8005816 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x306>
 80055fe:	88e8      	ldrh	r0, [r5, #6]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 8005600:	b100      	cbz	r0, 8005604 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0xf4>
 8005602:	5820      	ldr	r0, [r4, r0]
    FLATBUFFERS_ASSERT(i < size());
 8005604:	6813      	ldr	r3, [r2, #0]
 8005606:	4298      	cmp	r0, r3
 8005608:	f080 82b2 	bcs.w	8005b70 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x660>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
 800560c:	1d13      	adds	r3, r2, #4
    p += i * sizeof(uoffset_t);
 800560e:	eb03 0280 	add.w	r2, r3, r0, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
 8005612:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    return data_ - ReadScalar<soffset_t>(data_);
 8005616:	5813      	ldr	r3, [r2, r0]
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
 8005618:	4410      	add	r0, r2
    return data_ - ReadScalar<soffset_t>(data_);
 800561a:	1ac3      	subs	r3, r0, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800561c:	881a      	ldrh	r2, [r3, #0]
 800561e:	2a04      	cmp	r2, #4
 8005620:	f240 82b4 	bls.w	8005b8c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x67c>
 8005624:	889b      	ldrh	r3, [r3, #4]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8005626:	2b00      	cmp	r3, #0
 8005628:	f000 82b0 	beq.w	8005b8c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x67c>
 800562c:	58c2      	ldr	r2, [r0, r3]
    auto p = data_ + field_offset;
 800562e:	4403      	add	r3, r0
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8005630:	4413      	add	r3, r2
            reinterpret_cast<const int32_t*>(&metadata_buffer[3]);
 8005632:	f103 0b10 	add.w	fp, r3, #16
        const size_t nbr_tensors = static_cast<size_t>(metadata_buffer[2]);
 8005636:	68da      	ldr	r2, [r3, #12]
        if (tensor_count_ != nbr_tensors) {
 8005638:	9b03      	ldr	r3, [sp, #12]
 800563a:	4293      	cmp	r3, r2
 800563c:	f040 812e 	bne.w	800589c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x38c>
    for (size_t i = 0; i < model->metadata()->size(); ++i) {
 8005640:	f10a 0a01 	add.w	sl, sl, #1
 8005644:	4556      	cmp	r6, sl
 8005646:	f000 80f2 	beq.w	800582e <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x31e>
    p += i * sizeof(uoffset_t);
 800564a:	464c      	mov	r4, r9
T ReadScalar(const void *p) {
 800564c:	f109 0904 	add.w	r9, r9, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
 8005650:	6823      	ldr	r3, [r4, #0]
    return data_ - ReadScalar<soffset_t>(data_);
 8005652:	58e5      	ldr	r5, [r4, r3]
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
 8005654:	441c      	add	r4, r3
    return data_ - ReadScalar<soffset_t>(data_);
 8005656:	1b65      	subs	r5, r4, r5
  return EndianScalar(*reinterpret_cast<const T *>(p));
 8005658:	f8b5 8000 	ldrh.w	r8, [r5]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800565c:	f1b8 0f04 	cmp.w	r8, #4
 8005660:	d8b8      	bhi.n	80055d4 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0xc4>
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8005662:	2000      	movs	r0, #0
 8005664:	e7bb      	b.n	80055de <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0xce>
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8005666:	9b05      	ldr	r3, [sp, #20]
 8005668:	2b0a      	cmp	r3, #10
 800566a:	d941      	bls.n	80056f0 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x1e0>
 800566c:	9b02      	ldr	r3, [sp, #8]
 800566e:	895b      	ldrh	r3, [r3, #10]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8005670:	2b00      	cmp	r3, #0
 8005672:	d03d      	beq.n	80056f0 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x1e0>
 8005674:	f858 2003 	ldr.w	r2, [r8, r3]
    auto p = data_ + field_offset;
 8005678:	4443      	add	r3, r8
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 800567a:	eb03 0802 	add.w	r8, r3, r2
  uoffset_t size() const { return EndianScalar(length_); }
 800567e:	f853 9002 	ldr.w	r9, [r3, r2]
  for (int i = (subgraph->operators()->size() - 1); i >= 0; --i) {
 8005682:	f1b9 0001 	subs.w	r0, r9, #1
 8005686:	bf58      	it	pl
 8005688:	eb08 0889 	addpl.w	r8, r8, r9, lsl #2
 800568c:	f100 814e 	bmi.w	800592c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x41c>
    FLATBUFFERS_ASSERT(i < size());
 8005690:	4581      	cmp	r9, r0
 8005692:	f240 8234 	bls.w	8005afe <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x5ee>
    p += i * sizeof(uoffset_t);
 8005696:	4646      	mov	r6, r8
    for (size_t n = 0; n < op->inputs()->size(); ++n) {
 8005698:	2100      	movs	r1, #0
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
 800569a:	6833      	ldr	r3, [r6, #0]
    return data_ - ReadScalar<soffset_t>(data_);
 800569c:	58f2      	ldr	r2, [r6, r3]
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
 800569e:	441e      	add	r6, r3
    return data_ - ReadScalar<soffset_t>(data_);
 80056a0:	eba6 0c02 	sub.w	ip, r6, r2
 80056a4:	f1a8 0804 	sub.w	r8, r8, #4
 80056a8:	f8bc 7000 	ldrh.w	r7, [ip]
 80056ac:	e01e      	b.n	80056ec <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x1dc>
 80056ae:	f8bc 3006 	ldrh.w	r3, [ip, #6]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 80056b2:	b1f3      	cbz	r3, 80056f2 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x1e2>
 80056b4:	58f2      	ldr	r2, [r6, r3]
    auto p = data_ + field_offset;
 80056b6:	4433      	add	r3, r6
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 80056b8:	eb03 0e02 	add.w	lr, r3, r2
  uoffset_t size() const { return EndianScalar(length_); }
 80056bc:	f853 a002 	ldr.w	sl, [r3, r2]
 80056c0:	4551      	cmp	r1, sl
 80056c2:	f080 8111 	bcs.w	80058e8 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x3d8>
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
 80056c6:	eb0e 0381 	add.w	r3, lr, r1, lsl #2
      AllocationInfo* current = &info_[tensor_index];
 80056ca:	685b      	ldr	r3, [r3, #4]
 80056cc:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80056d0:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
      if (current->first_created == 0) {
 80056d4:	689a      	ldr	r2, [r3, #8]
 80056d6:	2a00      	cmp	r2, #0
 80056d8:	f000 80ec 	beq.w	80058b4 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x3a4>
      if (((current->last_used == -1) || (current->last_used < i))) {
 80056dc:	68da      	ldr	r2, [r3, #12]
 80056de:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 80056e2:	d001      	beq.n	80056e8 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x1d8>
 80056e4:	4282      	cmp	r2, r0
 80056e6:	da00      	bge.n	80056ea <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x1da>
        current->last_used = i;
 80056e8:	60d8      	str	r0, [r3, #12]
    for (size_t n = 0; n < op->inputs()->size(); ++n) {
 80056ea:	3101      	adds	r1, #1
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 80056ec:	2f06      	cmp	r7, #6
 80056ee:	d8de      	bhi.n	80056ae <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x19e>
  uoffset_t size() const { return EndianScalar(length_); }
 80056f0:	2300      	movs	r3, #0
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	deff      	udf	#255	; 0xff
  const int32_t* offline_planner_offsets = nullptr;
 80056f6:	f04f 0b00 	mov.w	fp, #0
  TFLITE_DCHECK(eval_tensors != nullptr);
 80056fa:	9b06      	ldr	r3, [sp, #24]
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	f000 8248 	beq.w	8005b92 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x682>
  for (size_t i = 0; i < tensor_count_; ++i) {
 8005702:	9b03      	ldr	r3, [sp, #12]
 8005704:	2b00      	cmp	r3, #0
 8005706:	f000 81ab 	beq.w	8005a60 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x550>
 800570a:	9f06      	ldr	r7, [sp, #24]
 800570c:	46a2      	mov	sl, r4
 800570e:	f04f 0900 	mov.w	r9, #0
    current->first_created = -1;
 8005712:	465e      	mov	r6, fp
    current->output_ptr = &(eval_tensors[i].data.data);
 8005714:	f8ca 7004 	str.w	r7, [sl, #4]
    TF_LITE_ENSURE_STATUS(
 8005718:	4651      	mov	r1, sl
 800571a:	4638      	mov	r0, r7
 800571c:	f7fe ffec 	bl	80046f8 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>
 8005720:	2800      	cmp	r0, #0
 8005722:	d14d      	bne.n	80057c0 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x2b0>
    current->first_created = -1;
 8005724:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    current->last_used = -1;
 8005728:	e9ca 3302 	strd	r3, r3, [sl, #8]
    current->needs_allocating = (eval_tensors[i].data.data == nullptr) &&
 800572c:	683b      	ldr	r3, [r7, #0]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d04d      	beq.n	80057ce <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x2be>
 8005732:	f88a 0014 	strb.w	r0, [sl, #20]
    if (offline_offsets) {
 8005736:	b376      	cbz	r6, 8005796 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x286>
      current->offline_offset = offline_offsets[i];
 8005738:	f856 3029 	ldr.w	r3, [r6, r9, lsl #2]
 800573c:	f8ca 3010 	str.w	r3, [sl, #16]
  for (size_t i = 0; i < tensor_count_; ++i) {
 8005740:	9b03      	ldr	r3, [sp, #12]
 8005742:	f109 0901 	add.w	r9, r9, #1
 8005746:	454b      	cmp	r3, r9
 8005748:	f107 070c 	add.w	r7, r7, #12
 800574c:	f10a 0a18 	add.w	sl, sl, #24
 8005750:	d1e0      	bne.n	8005714 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x204>
    return data_ - ReadScalar<soffset_t>(data_);
 8005752:	f8d8 3000 	ldr.w	r3, [r8]
 8005756:	eba8 0303 	sub.w	r3, r8, r3
 800575a:	9302      	str	r3, [sp, #8]
 800575c:	881b      	ldrh	r3, [r3, #0]
 800575e:	9305      	str	r3, [sp, #20]
 8005760:	2b06      	cmp	r3, #6
 8005762:	d9c5      	bls.n	80056f0 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x1e0>
 8005764:	9b02      	ldr	r3, [sp, #8]
 8005766:	88d9      	ldrh	r1, [r3, #6]
  for (size_t i = 0; i < subgraph->inputs()->size(); ++i) {
 8005768:	2200      	movs	r2, #0
    auto p = data_ + field_offset;
 800576a:	eb08 0601 	add.w	r6, r8, r1
    current->first_created = 0;
 800576e:	4610      	mov	r0, r2
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8005770:	b179      	cbz	r1, 8005792 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x282>
 8005772:	6833      	ldr	r3, [r6, #0]
  for (size_t i = 0; i < subgraph->inputs()->size(); ++i) {
 8005774:	58f7      	ldr	r7, [r6, r3]
 8005776:	42ba      	cmp	r2, r7
 8005778:	4433      	add	r3, r6
 800577a:	d25d      	bcs.n	8005838 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x328>
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
 800577c:	eb03 0382 	add.w	r3, r3, r2, lsl #2
    AllocationInfo* current = &info_[tensor_index];
 8005780:	3201      	adds	r2, #1
 8005782:	685b      	ldr	r3, [r3, #4]
    current->first_created = 0;
 8005784:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8005788:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
 800578c:	6098      	str	r0, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 800578e:	2900      	cmp	r1, #0
 8005790:	d1ef      	bne.n	8005772 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x262>
  uoffset_t size() const { return EndianScalar(length_); }
 8005792:	680b      	ldr	r3, [r1, #0]
 8005794:	deff      	udf	#255	; 0xff
 8005796:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800579a:	f8ca 3010 	str.w	r3, [sl, #16]
  for (size_t i = 0; i < tensor_count_; ++i) {
 800579e:	9b03      	ldr	r3, [sp, #12]
 80057a0:	f109 0901 	add.w	r9, r9, #1
 80057a4:	454b      	cmp	r3, r9
 80057a6:	f107 070c 	add.w	r7, r7, #12
 80057aa:	f10a 0a18 	add.w	sl, sl, #24
 80057ae:	d0d0      	beq.n	8005752 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x242>
    current->output_ptr = &(eval_tensors[i].data.data);
 80057b0:	f8ca 7004 	str.w	r7, [sl, #4]
    TF_LITE_ENSURE_STATUS(
 80057b4:	4651      	mov	r1, sl
 80057b6:	4638      	mov	r0, r7
 80057b8:	f7fe ff9e 	bl	80046f8 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>
 80057bc:	2800      	cmp	r0, #0
 80057be:	d0b1      	beq.n	8005724 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x214>
 80057c0:	4606      	mov	r6, r0
}
 80057c2:	4630      	mov	r0, r6
 80057c4:	b019      	add	sp, #100	; 0x64
 80057c6:	ecbd 8b02 	vpop	{d8}
 80057ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return data_ - ReadScalar<soffset_t>(data_);
 80057ce:	f8d8 3000 	ldr.w	r3, [r8]
 80057d2:	eba8 0303 	sub.w	r3, r8, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 80057d6:	881a      	ldrh	r2, [r3, #0]
 80057d8:	2a04      	cmp	r2, #4
 80057da:	d989      	bls.n	80056f0 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x1e0>
 80057dc:	889b      	ldrh	r3, [r3, #4]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d086      	beq.n	80056f0 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x1e0>
 80057e2:	f858 1003 	ldr.w	r1, [r8, r3]
    auto p = data_ + field_offset;
 80057e6:	4443      	add	r3, r8
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 80057e8:	185a      	adds	r2, r3, r1
    FLATBUFFERS_ASSERT(i < size());
 80057ea:	585b      	ldr	r3, [r3, r1]
 80057ec:	454b      	cmp	r3, r9
 80057ee:	f240 81c6 	bls.w	8005b7e <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x66e>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
 80057f2:	3204      	adds	r2, #4
    p += i * sizeof(uoffset_t);
 80057f4:	eb02 0389 	add.w	r3, r2, r9, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
 80057f8:	f852 1029 	ldr.w	r1, [r2, r9, lsl #2]
    return data_ - ReadScalar<soffset_t>(data_);
 80057fc:	585a      	ldr	r2, [r3, r1]
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
 80057fe:	440b      	add	r3, r1
    return data_ - ReadScalar<soffset_t>(data_);
 8005800:	1a9a      	subs	r2, r3, r2
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8005802:	8811      	ldrh	r1, [r2, #0]
 8005804:	290e      	cmp	r1, #14
 8005806:	d908      	bls.n	800581a <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x30a>
 8005808:	89d2      	ldrh	r2, [r2, #14]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 800580a:	b132      	cbz	r2, 800581a <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x30a>
    current->needs_allocating = (eval_tensors[i].data.data == nullptr) &&
 800580c:	5c98      	ldrb	r0, [r3, r2]
 800580e:	fab0 f080 	clz	r0, r0
 8005812:	0940      	lsrs	r0, r0, #5
 8005814:	e78d      	b.n	8005732 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x222>
 8005816:	2000      	movs	r0, #0
 8005818:	e6f4      	b.n	8005604 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0xf4>
 800581a:	2001      	movs	r0, #1
 800581c:	e789      	b.n	8005732 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x222>
    TF_LITE_REPORT_ERROR(
 800581e:	491e      	ldr	r1, [pc, #120]	; (8005898 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x388>)
 8005820:	68a8      	ldr	r0, [r5, #8]
 8005822:	ee18 2a90 	vmov	r2, s17
 8005826:	f7fd ffbd 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
 800582a:	2601      	movs	r6, #1
 800582c:	e7c9      	b.n	80057c2 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x2b2>
 800582e:	e9dd 4509 	ldrd	r4, r5, [sp, #36]	; 0x24
 8005832:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 8005836:	e760      	b.n	80056fa <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x1ea>
 8005838:	9e05      	ldr	r6, [sp, #20]
 800583a:	2e08      	cmp	r6, #8
 800583c:	f67f af58 	bls.w	80056f0 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x1e0>
 8005840:	9f02      	ldr	r7, [sp, #8]
 8005842:	8939      	ldrh	r1, [r7, #8]
    auto p = data_ + field_offset;
 8005844:	2200      	movs	r2, #0
 8005846:	eb08 0001 	add.w	r0, r8, r1
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 800584a:	2900      	cmp	r1, #0
 800584c:	d0a1      	beq.n	8005792 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x282>
 800584e:	6803      	ldr	r3, [r0, #0]
  for (size_t i = 0; i < subgraph->outputs()->size(); ++i) {
 8005850:	f850 c003 	ldr.w	ip, [r0, r3]
 8005854:	4562      	cmp	r2, ip
 8005856:	4403      	add	r3, r0
 8005858:	f4bf af05 	bcs.w	8005666 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x156>
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
 800585c:	eb03 0382 	add.w	r3, r3, r2, lsl #2
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8005860:	2e0a      	cmp	r6, #10
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
 8005862:	685b      	ldr	r3, [r3, #4]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8005864:	f67f af44 	bls.w	80056f0 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x1e0>
 8005868:	f8b7 c00a 	ldrh.w	ip, [r7, #10]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 800586c:	f1bc 0f00 	cmp.w	ip, #0
 8005870:	f43f af3e 	beq.w	80056f0 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x1e0>
  uoffset_t size() const { return EndianScalar(length_); }
 8005874:	f858 e00c 	ldr.w	lr, [r8, ip]
    auto p = data_ + field_offset;
 8005878:	44c4      	add	ip, r8
    current->last_used = subgraph->operators()->size() - 1;
 800587a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800587e:	f85c c00e 	ldr.w	ip, [ip, lr]
 8005882:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
 8005886:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
  for (size_t i = 0; i < subgraph->outputs()->size(); ++i) {
 800588a:	3201      	adds	r2, #1
    current->last_used = subgraph->operators()->size() - 1;
 800588c:	f8c3 c00c 	str.w	ip, [r3, #12]
  for (size_t i = 0; i < subgraph->outputs()->size(); ++i) {
 8005890:	e7db      	b.n	800584a <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x33a>
 8005892:	bf00      	nop
 8005894:	08016050 	.word	0x08016050
 8005898:	08015dbc 	.word	0x08015dbc
          TF_LITE_REPORT_ERROR(reporter_,
 800589c:	49ab      	ldr	r1, [pc, #684]	; (8005b4c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x63c>)
 800589e:	ee18 0a10 	vmov	r0, s16
 80058a2:	f7fd ff7f 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
          return kTfLiteError;
 80058a6:	2601      	movs	r6, #1
}
 80058a8:	4630      	mov	r0, r6
 80058aa:	b019      	add	sp, #100	; 0x64
 80058ac:	ecbd 8b02 	vpop	{d8}
 80058b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        for (size_t op_input = 0; op_input < op->inputs()->size(); ++op_input) {
 80058b4:	f1ba 0f00 	cmp.w	sl, #0
 80058b8:	f43f af10 	beq.w	80056dc <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x1cc>
 80058bc:	eb0e 0a8a 	add.w	sl, lr, sl, lsl #2
 80058c0:	9302      	str	r3, [sp, #8]
          AllocationInfo* op_current = &info_[op_tensor_index];
 80058c2:	f85e 2f04 	ldr.w	r2, [lr, #4]!
 80058c6:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80058ca:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
          if (op_current->needs_allocating && op_current->first_created == -1) {
 80058ce:	f892 b014 	ldrb.w	fp, [r2, #20]
 80058d2:	f1bb 0f00 	cmp.w	fp, #0
 80058d6:	d003      	beq.n	80058e0 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x3d0>
 80058d8:	6893      	ldr	r3, [r2, #8]
 80058da:	3301      	adds	r3, #1
            op_current->first_created = i;
 80058dc:	bf08      	it	eq
 80058de:	6090      	streq	r0, [r2, #8]
        for (size_t op_input = 0; op_input < op->inputs()->size(); ++op_input) {
 80058e0:	45f2      	cmp	sl, lr
 80058e2:	d1ee      	bne.n	80058c2 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x3b2>
 80058e4:	9b02      	ldr	r3, [sp, #8]
 80058e6:	e6f9      	b.n	80056dc <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x1cc>
 80058e8:	2f08      	cmp	r7, #8
 80058ea:	f67f af01 	bls.w	80056f0 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x1e0>
 80058ee:	f8bc 1008 	ldrh.w	r1, [ip, #8]
 80058f2:	2200      	movs	r2, #0
 80058f4:	440e      	add	r6, r1
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 80058f6:	2900      	cmp	r1, #0
 80058f8:	f43f af4b 	beq.w	8005792 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x282>
 80058fc:	6833      	ldr	r3, [r6, #0]
    for (size_t n = 0; n < op->outputs()->size(); ++n) {
 80058fe:	58f7      	ldr	r7, [r6, r3]
 8005900:	42ba      	cmp	r2, r7
 8005902:	4433      	add	r3, r6
 8005904:	d20f      	bcs.n	8005926 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x416>
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
 8005906:	eb03 0382 	add.w	r3, r3, r2, lsl #2
      AllocationInfo* current = &info_[tensor_index];
 800590a:	685b      	ldr	r3, [r3, #4]
 800590c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8005910:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
      if ((current->first_created == -1) || (current->first_created > i)) {
 8005914:	689f      	ldr	r7, [r3, #8]
 8005916:	f1b7 3fff 	cmp.w	r7, #4294967295	; 0xffffffff
 800591a:	d001      	beq.n	8005920 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x410>
 800591c:	4287      	cmp	r7, r0
 800591e:	dd00      	ble.n	8005922 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x412>
        current->first_created = i;
 8005920:	6098      	str	r0, [r3, #8]
    for (size_t n = 0; n < op->outputs()->size(); ++n) {
 8005922:	3201      	adds	r2, #1
 8005924:	e7e7      	b.n	80058f6 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x3e6>
  for (int i = (subgraph->operators()->size() - 1); i >= 0; --i) {
 8005926:	3801      	subs	r0, #1
 8005928:	f4bf aeb2 	bcs.w	8005690 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x180>
  for (size_t i = 0; i < tensor_count_; ++i) {
 800592c:	9b03      	ldr	r3, [sp, #12]
 800592e:	b30b      	cbz	r3, 8005974 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x464>
 8005930:	2200      	movs	r2, #0
 8005932:	461f      	mov	r7, r3
 8005934:	4621      	mov	r1, r4
      current->needs_allocating = false;
 8005936:	4616      	mov	r6, r2
 8005938:	e006      	b.n	8005948 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x438>
        ((current->first_created == -1) || (current->last_used == -1));
 800593a:	3001      	adds	r0, #1
 800593c:	d00d      	beq.n	800595a <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x44a>
  for (size_t i = 0; i < tensor_count_; ++i) {
 800593e:	3201      	adds	r2, #1
 8005940:	4297      	cmp	r7, r2
 8005942:	f101 0118 	add.w	r1, r1, #24
 8005946:	d015      	beq.n	8005974 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x464>
        (current->first_created == -1) && (current->last_used != -1);
 8005948:	e9d1 3002 	ldrd	r3, r0, [r1, #8]
 800594c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005950:	d1f3      	bne.n	800593a <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x42a>
 8005952:	3001      	adds	r0, #1
 8005954:	d001      	beq.n	800595a <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x44a>
      current->needs_allocating = false;
 8005956:	750e      	strb	r6, [r1, #20]
    const bool has_partial_lifetime =
 8005958:	e7f1      	b.n	800593e <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x42e>
    if (has_partial_lifetime && current->needs_allocating) {
 800595a:	7d08      	ldrb	r0, [r1, #20]
 800595c:	2800      	cmp	r0, #0
 800595e:	d0ee      	beq.n	800593e <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x42e>
      TF_LITE_REPORT_ERROR(
 8005960:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005964:	9000      	str	r0, [sp, #0]
 8005966:	497a      	ldr	r1, [pc, #488]	; (8005b50 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x640>)
 8005968:	ee18 0a10 	vmov	r0, s16
 800596c:	f7fd ff1a 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
      return kTfLiteError;
 8005970:	2601      	movs	r6, #1
 8005972:	e726      	b.n	80057c2 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x2b2>
      AlignPointerUp(memory_allocator_->GetHeadBuffer(),
 8005974:	6868      	ldr	r0, [r5, #4]
 8005976:	f001 f805 	bl	8006984 <_ZNK6tflite21SimpleMemoryAllocator13GetHeadBufferEv>
 800597a:	2104      	movs	r1, #4
 800597c:	f7fe fe28 	bl	80045d0 <_ZN6tflite14AlignPointerUpEPhj>
  for (size_t i = tensor_count_; i < tensor_count_ + buffer_count_; ++i) {
 8005980:	9a03      	ldr	r2, [sp, #12]
 8005982:	9b07      	ldr	r3, [sp, #28]
 8005984:	4413      	add	r3, r2
 8005986:	429a      	cmp	r2, r3
 8005988:	d221      	bcs.n	80059ce <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x4be>
 800598a:	9907      	ldr	r1, [sp, #28]
 800598c:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 8005990:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005992:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
 8005996:	eb02 0681 	add.w	r6, r2, r1, lsl #2
 800599a:	4619      	mov	r1, r3
    current->output_ptr = reinterpret_cast<void**>(&current_handle->data);
 800599c:	604a      	str	r2, [r1, #4]
  for (size_t i = tensor_count_; i < tensor_count_ + buffer_count_; ++i) {
 800599e:	3204      	adds	r2, #4
 80059a0:	42b2      	cmp	r2, r6
 80059a2:	f101 0118 	add.w	r1, r1, #24
 80059a6:	d1f9      	bne.n	800599c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x48c>
 80059a8:	9907      	ldr	r1, [sp, #28]
 80059aa:	4602      	mov	r2, r0
 80059ac:	eb00 07c1 	add.w	r7, r0, r1, lsl #3
    current->offline_offset = kOnlinePlannedBuffer;
 80059b0:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
    current->needs_allocating = true;
 80059b4:	2001      	movs	r0, #1
    current->bytes = current_request->bytes;
 80059b6:	6811      	ldr	r1, [r2, #0]
 80059b8:	6019      	str	r1, [r3, #0]
    current->first_created = current_request->node_idx;
 80059ba:	6851      	ldr	r1, [r2, #4]
    current->offline_offset = kOnlinePlannedBuffer;
 80059bc:	611e      	str	r6, [r3, #16]
  for (size_t i = tensor_count_; i < tensor_count_ + buffer_count_; ++i) {
 80059be:	3208      	adds	r2, #8
 80059c0:	4297      	cmp	r7, r2
    current->last_used = current_request->node_idx;
 80059c2:	e9c3 1102 	strd	r1, r1, [r3, #8]
    current->needs_allocating = true;
 80059c6:	7518      	strb	r0, [r3, #20]
  for (size_t i = tensor_count_; i < tensor_count_ + buffer_count_; ++i) {
 80059c8:	f103 0318 	add.w	r3, r3, #24
 80059cc:	d1f3      	bne.n	80059b6 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x4a6>
      memory_allocator_->GetAvailableMemory(kBufferAlignment);
 80059ce:	2110      	movs	r1, #16
 80059d0:	6868      	ldr	r0, [r5, #4]
 80059d2:	f000 ffd9 	bl	8006988 <_ZNK6tflite21SimpleMemoryAllocator18GetAvailableMemoryEj>
 80059d6:	4606      	mov	r6, r0
      memory_allocator_->AllocateTemp(remaining_arena_size, kBufferAlignment);
 80059d8:	6868      	ldr	r0, [r5, #4]
 80059da:	6803      	ldr	r3, [r0, #0]
 80059dc:	4631      	mov	r1, r6
 80059de:	691b      	ldr	r3, [r3, #16]
 80059e0:	2210      	movs	r2, #16
 80059e2:	4798      	blx	r3
  TF_LITE_ENSURE(error_reporter_, planner_arena != nullptr);
 80059e4:	4601      	mov	r1, r0
 80059e6:	2800      	cmp	r0, #0
 80059e8:	f000 80a2 	beq.w	8005b30 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x620>
  GreedyMemoryPlanner planner(planner_arena, remaining_arena_size);
 80059ec:	4632      	mov	r2, r6
 80059ee:	a80d      	add	r0, sp, #52	; 0x34
 80059f0:	f007 ffba 	bl	800d968 <_ZN6tflite19GreedyMemoryPlannerC1EPhi>
  for (size_t i = 0; i < allocation_info_size; ++i) {
 80059f4:	9e08      	ldr	r6, [sp, #32]
  TF_LITE_ENSURE_STATUS(CreatePlan(error_reporter_, &planner, allocation_info,
 80059f6:	f8d5 a008 	ldr.w	sl, [r5, #8]
  for (size_t i = 0; i < allocation_info_size; ++i) {
 80059fa:	2e00      	cmp	r6, #0
 80059fc:	f000 8086 	beq.w	8005b0c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x5fc>
 8005a00:	46a1      	mov	r9, r4
 8005a02:	4627      	mov	r7, r4
 8005a04:	f04f 0800 	mov.w	r8, #0
 8005a08:	e005      	b.n	8005a16 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x506>
 8005a0a:	f108 0801 	add.w	r8, r8, #1
 8005a0e:	4546      	cmp	r6, r8
 8005a10:	f107 0718 	add.w	r7, r7, #24
 8005a14:	d026      	beq.n	8005a64 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x554>
    if (current->needs_allocating) {
 8005a16:	7d3b      	ldrb	r3, [r7, #20]
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d0f6      	beq.n	8005a0a <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x4fa>
          AlignSizeUp(current->bytes, kBufferAlignment);
 8005a1c:	2110      	movs	r1, #16
 8005a1e:	6838      	ldr	r0, [r7, #0]
 8005a20:	f7fe fde4 	bl	80045ec <_ZN6tflite11AlignSizeUpEjj>
      if (current->offline_offset == kOnlinePlannedBuffer) {
 8005a24:	6939      	ldr	r1, [r7, #16]
        TF_LITE_ENSURE_STATUS(
 8005a26:	68bb      	ldr	r3, [r7, #8]
          AlignSizeUp(current->bytes, kBufferAlignment);
 8005a28:	4602      	mov	r2, r0
      if (current->offline_offset == kOnlinePlannedBuffer) {
 8005a2a:	1c48      	adds	r0, r1, #1
 8005a2c:	d10c      	bne.n	8005a48 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x538>
        TF_LITE_ENSURE_STATUS(
 8005a2e:	68f9      	ldr	r1, [r7, #12]
 8005a30:	9100      	str	r1, [sp, #0]
 8005a32:	a80d      	add	r0, sp, #52	; 0x34
 8005a34:	4651      	mov	r1, sl
 8005a36:	f007 ff73 	bl	800d920 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiii>
 8005a3a:	2800      	cmp	r0, #0
 8005a3c:	d0e5      	beq.n	8005a0a <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x4fa>
  TF_LITE_ENSURE_STATUS(memory_allocator_->SetHeadBufferSize(
 8005a3e:	4606      	mov	r6, r0
}
 8005a40:	a80d      	add	r0, sp, #52	; 0x34
 8005a42:	f007 ff61 	bl	800d908 <_ZN6tflite19GreedyMemoryPlannerD1Ev>
 8005a46:	e6bc      	b.n	80057c2 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x2b2>
        TF_LITE_ENSURE_STATUS(planner->AddBuffer(
 8005a48:	9101      	str	r1, [sp, #4]
 8005a4a:	68f9      	ldr	r1, [r7, #12]
 8005a4c:	9100      	str	r1, [sp, #0]
 8005a4e:	a80d      	add	r0, sp, #52	; 0x34
 8005a50:	4651      	mov	r1, sl
 8005a52:	f007 ffab 	bl	800d9ac <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiiii>
 8005a56:	2800      	cmp	r0, #0
 8005a58:	d0d7      	beq.n	8005a0a <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x4fa>
 8005a5a:	e7f0      	b.n	8005a3e <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x52e>
  const int32_t* offline_planner_offsets = nullptr;
 8005a5c:	46b3      	mov	fp, r6
 8005a5e:	e64c      	b.n	80056fa <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x1ea>
 8005a60:	9b05      	ldr	r3, [sp, #20]
 8005a62:	e67d      	b.n	8005760 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x250>
  memory_allocator_->ResetTempAllocations();
 8005a64:	6868      	ldr	r0, [r5, #4]
 8005a66:	6803      	ldr	r3, [r0, #0]
 8005a68:	695b      	ldr	r3, [r3, #20]
 8005a6a:	4798      	blx	r3
      memory_allocator_->GetAvailableMemory(kBufferAlignment);
 8005a6c:	2110      	movs	r1, #16
 8005a6e:	6868      	ldr	r0, [r5, #4]
 8005a70:	f000 ff8a 	bl	8006988 <_ZNK6tflite21SimpleMemoryAllocator18GetAvailableMemoryEj>
 8005a74:	4606      	mov	r6, r0
  if (planner.GetMaximumMemorySize() > actual_available_arena_size) {
 8005a76:	a80d      	add	r0, sp, #52	; 0x34
 8005a78:	f008 f8fc 	bl	800dc74 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv>
 8005a7c:	42b0      	cmp	r0, r6
 8005a7e:	d832      	bhi.n	8005ae6 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x5d6>
  TF_LITE_ENSURE_STATUS(CommitPlan(error_reporter_, &planner,
 8005a80:	ee18 3a90 	vmov	r3, s17
 8005a84:	e9d5 0b01 	ldrd	r0, fp, [r5, #4]
 8005a88:	4423      	add	r3, r4
 8005a8a:	469a      	mov	sl, r3
 8005a8c:	f000 ff7a 	bl	8006984 <_ZNK6tflite21SimpleMemoryAllocator13GetHeadBufferEv>
 8005a90:	f04f 0800 	mov.w	r8, #0
 8005a94:	4607      	mov	r7, r0
      int offset = -1;
 8005a96:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
    if (current->needs_allocating) {
 8005a9a:	f899 3014 	ldrb.w	r3, [r9, #20]
 8005a9e:	b183      	cbz	r3, 8005ac2 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x5b2>
      TF_LITE_ENSURE_STATUS(
 8005aa0:	ab0c      	add	r3, sp, #48	; 0x30
 8005aa2:	4642      	mov	r2, r8
 8005aa4:	4659      	mov	r1, fp
 8005aa6:	a80d      	add	r0, sp, #52	; 0x34
      int offset = -1;
 8005aa8:	940c      	str	r4, [sp, #48]	; 0x30
      TF_LITE_ENSURE_STATUS(
 8005aaa:	f008 f907 	bl	800dcbc <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEPNS_13ErrorReporterEiPi>
 8005aae:	4606      	mov	r6, r0
 8005ab0:	2800      	cmp	r0, #0
 8005ab2:	d1c5      	bne.n	8005a40 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x530>
      *current->output_ptr = reinterpret_cast<void*>(starting_point + offset);
 8005ab4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005ab6:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8005aba:	443b      	add	r3, r7
      ++planner_index;
 8005abc:	f108 0801 	add.w	r8, r8, #1
      *current->output_ptr = reinterpret_cast<void*>(starting_point + offset);
 8005ac0:	6013      	str	r3, [r2, #0]
  for (size_t i = 0; i < allocation_info_size; ++i) {
 8005ac2:	f109 0918 	add.w	r9, r9, #24
 8005ac6:	45d1      	cmp	r9, sl
 8005ac8:	d1e7      	bne.n	8005a9a <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x58a>
  head_usage = planner.GetMaximumMemorySize();
 8005aca:	a80d      	add	r0, sp, #52	; 0x34
 8005acc:	f008 f8d2 	bl	800dc74 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv>
  if (max_head_buffer_usage_ < head_usage) {
 8005ad0:	6969      	ldr	r1, [r5, #20]
 8005ad2:	4281      	cmp	r1, r0
 8005ad4:	d201      	bcs.n	8005ada <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x5ca>
    max_head_buffer_usage_ = head_usage;
 8005ad6:	6168      	str	r0, [r5, #20]
 8005ad8:	4601      	mov	r1, r0
  TF_LITE_ENSURE_STATUS(memory_allocator_->SetHeadBufferSize(
 8005ada:	6868      	ldr	r0, [r5, #4]
 8005adc:	6803      	ldr	r3, [r0, #0]
 8005ade:	2210      	movs	r2, #16
 8005ae0:	689b      	ldr	r3, [r3, #8]
 8005ae2:	4798      	blx	r3
 8005ae4:	e7ab      	b.n	8005a3e <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x52e>
    TF_LITE_REPORT_ERROR(
 8005ae6:	a80d      	add	r0, sp, #52	; 0x34
 8005ae8:	68ac      	ldr	r4, [r5, #8]
 8005aea:	f008 f8c3 	bl	800dc74 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv>
 8005aee:	4633      	mov	r3, r6
 8005af0:	4602      	mov	r2, r0
 8005af2:	4918      	ldr	r1, [pc, #96]	; (8005b54 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x644>)
 8005af4:	4620      	mov	r0, r4
 8005af6:	f7fd fe55 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
 8005afa:	2601      	movs	r6, #1
 8005afc:	e7a0      	b.n	8005a40 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x530>
    FLATBUFFERS_ASSERT(i < size());
 8005afe:	4b16      	ldr	r3, [pc, #88]	; (8005b58 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x648>)
 8005b00:	4a16      	ldr	r2, [pc, #88]	; (8005b5c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x64c>)
 8005b02:	4817      	ldr	r0, [pc, #92]	; (8005b60 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x650>)
 8005b04:	f44f 7183 	mov.w	r1, #262	; 0x106
 8005b08:	f00b facc 	bl	80110a4 <__assert_func>
  memory_allocator_->ResetTempAllocations();
 8005b0c:	6868      	ldr	r0, [r5, #4]
 8005b0e:	6803      	ldr	r3, [r0, #0]
 8005b10:	695b      	ldr	r3, [r3, #20]
 8005b12:	4798      	blx	r3
      memory_allocator_->GetAvailableMemory(kBufferAlignment);
 8005b14:	2110      	movs	r1, #16
 8005b16:	6868      	ldr	r0, [r5, #4]
 8005b18:	f000 ff36 	bl	8006988 <_ZNK6tflite21SimpleMemoryAllocator18GetAvailableMemoryEj>
 8005b1c:	4606      	mov	r6, r0
  if (planner.GetMaximumMemorySize() > actual_available_arena_size) {
 8005b1e:	a80d      	add	r0, sp, #52	; 0x34
 8005b20:	f008 f8a8 	bl	800dc74 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv>
 8005b24:	42b0      	cmp	r0, r6
 8005b26:	d8de      	bhi.n	8005ae6 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x5d6>
  TF_LITE_ENSURE_STATUS(CommitPlan(error_reporter_, &planner,
 8005b28:	6868      	ldr	r0, [r5, #4]
 8005b2a:	f000 ff2b 	bl	8006984 <_ZNK6tflite21SimpleMemoryAllocator13GetHeadBufferEv>
  for (size_t i = 0; i < allocation_info_size; ++i) {
 8005b2e:	e7cc      	b.n	8005aca <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x5ba>
  TF_LITE_ENSURE(error_reporter_, planner_arena != nullptr);
 8005b30:	68a9      	ldr	r1, [r5, #8]
 8005b32:	4c0c      	ldr	r4, [pc, #48]	; (8005b64 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x654>)
 8005b34:	4b0c      	ldr	r3, [pc, #48]	; (8005b68 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x658>)
 8005b36:	4a0d      	ldr	r2, [pc, #52]	; (8005b6c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x65c>)
 8005b38:	f240 4044 	movw	r0, #1092	; 0x444
 8005b3c:	e9cd 0400 	strd	r0, r4, [sp]
 8005b40:	4608      	mov	r0, r1
 8005b42:	f7fd fe3f 	bl	80037c4 <_ZN6tflite13ErrorReporter11ReportErrorEPvPKcz>
 8005b46:	2601      	movs	r6, #1
 8005b48:	e63b      	b.n	80057c2 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x2b2>
 8005b4a:	bf00      	nop
 8005b4c:	08015e00 	.word	0x08015e00
 8005b50:	08015f48 	.word	0x08015f48
 8005b54:	08015ffc 	.word	0x08015ffc
 8005b58:	08015870 	.word	0x08015870
 8005b5c:	08015e4c 	.word	0x08015e4c
 8005b60:	08015974 	.word	0x08015974
 8005b64:	08015fe0 	.word	0x08015fe0
 8005b68:	08015fac 	.word	0x08015fac
 8005b6c:	08015528 	.word	0x08015528
 8005b70:	4b09      	ldr	r3, [pc, #36]	; (8005b98 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x688>)
 8005b72:	4a0a      	ldr	r2, [pc, #40]	; (8005b9c <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x68c>)
 8005b74:	480a      	ldr	r0, [pc, #40]	; (8005ba0 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x690>)
 8005b76:	f44f 7183 	mov.w	r1, #262	; 0x106
 8005b7a:	f00b fa93 	bl	80110a4 <__assert_func>
 8005b7e:	4b06      	ldr	r3, [pc, #24]	; (8005b98 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x688>)
 8005b80:	4a08      	ldr	r2, [pc, #32]	; (8005ba4 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x694>)
 8005b82:	4807      	ldr	r0, [pc, #28]	; (8005ba0 <_ZN6tflite14MicroAllocator22CommitStaticMemoryPlanEPKNS_5ModelEPKNS_8SubGraphEP16TfLiteEvalTensorPNS_19ScratchBufferHandleE+0x690>)
 8005b84:	f44f 7183 	mov.w	r1, #262	; 0x106
 8005b88:	f00b fa8c 	bl	80110a4 <__assert_func>
        const size_t nbr_tensors = static_cast<size_t>(metadata_buffer[2]);
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	68db      	ldr	r3, [r3, #12]
 8005b90:	deff      	udf	#255	; 0xff
  TFLITE_DCHECK(eval_tensors != nullptr);
 8005b92:	f00b fa7f 	bl	8011094 <abort>
 8005b96:	bf00      	nop
 8005b98:	08015870 	.word	0x08015870
 8005b9c:	0801587c 	.word	0x0801587c
 8005ba0:	08015974 	.word	0x08015974
 8005ba4:	08015a00 	.word	0x08015a00

08005ba8 <_ZN6tflite18MicroErrorReporterD1Ev>:

namespace tflite {

class MicroErrorReporter : public ErrorReporter {
 public:
  ~MicroErrorReporter() override {}
 8005ba8:	4770      	bx	lr
 8005baa:	bf00      	nop

08005bac <_ZN6tflite18MicroErrorReporter6ReportEPKcSt9__va_list>:
#include "tensorflow/lite/micro/micro_string.h"
#endif

namespace tflite {

int MicroErrorReporter::Report(const char* format, va_list args) {
 8005bac:	b500      	push	{lr}
 8005bae:	b0c1      	sub	sp, #260	; 0x104
 8005bb0:	4613      	mov	r3, r2
  // Only pulling in the implementation of this function for builds where we
  // expect to make use of it to be extra cautious about not increasing the code
  // size.
  static constexpr int kMaxLogLen = 256;
  char log_buffer[kMaxLogLen];
  MicroVsnprintf(log_buffer, kMaxLogLen, format, args);
 8005bb2:	4668      	mov	r0, sp
 8005bb4:	460a      	mov	r2, r1
 8005bb6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005bba:	f000 fb8d 	bl	80062d8 <MicroVsnprintf>
  DebugLog(log_buffer);
 8005bbe:	4668      	mov	r0, sp
 8005bc0:	f000 fef0 	bl	80069a4 <DebugLog>
  DebugLog("\r\n");
 8005bc4:	4803      	ldr	r0, [pc, #12]	; (8005bd4 <_ZN6tflite18MicroErrorReporter6ReportEPKcSt9__va_list+0x28>)
 8005bc6:	f000 feed 	bl	80069a4 <DebugLog>
#endif
  return 0;
}
 8005bca:	2000      	movs	r0, #0
 8005bcc:	b041      	add	sp, #260	; 0x104
 8005bce:	f85d fb04 	ldr.w	pc, [sp], #4
 8005bd2:	bf00      	nop
 8005bd4:	080141d0 	.word	0x080141d0

08005bd8 <_ZN6tflite18MicroErrorReporterD0Ev>:
 8005bd8:	b510      	push	{r4, lr}
 8005bda:	2104      	movs	r1, #4
 8005bdc:	4604      	mov	r4, r0
 8005bde:	f00a ff7d 	bl	8010adc <_ZdlPvj>
 8005be2:	4620      	mov	r0, r4
 8005be4:	bd10      	pop	{r4, pc}
 8005be6:	bf00      	nop

08005be8 <_ZN6tflite8internal13ContextHelper24AllocatePersistentBufferEP13TfLiteContextj>:
    : allocator_(allocator), error_reporter_(error_reporter), model_(model) {}

void* ContextHelper::AllocatePersistentBuffer(TfLiteContext* ctx,
                                              size_t bytes) {
  return reinterpret_cast<ContextHelper*>(ctx->impl_)
      ->allocator_->AllocatePersistentBuffer(bytes);
 8005be8:	68c3      	ldr	r3, [r0, #12]
 8005bea:	6818      	ldr	r0, [r3, #0]
 8005bec:	6803      	ldr	r3, [r0, #0]
 8005bee:	68db      	ldr	r3, [r3, #12]
 8005bf0:	4718      	bx	r3
 8005bf2:	bf00      	nop

08005bf4 <_ZN6tflite8internal13ContextHelper16GetScratchBufferEP13TfLiteContexti>:
  return helper->allocator_->RequestScratchBufferInArena(bytes, buffer_idx);
}

void* ContextHelper::GetScratchBuffer(TfLiteContext* ctx, int buffer_idx) {
  ContextHelper* helper = reinterpret_cast<ContextHelper*>(ctx->impl_);
  ScratchBufferHandle* handle = helper->scratch_buffer_handles_ + buffer_idx;
 8005bf4:	68c3      	ldr	r3, [r0, #12]
  return handle->data;
 8005bf6:	691b      	ldr	r3, [r3, #16]
}
 8005bf8:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
 8005bfc:	4770      	bx	lr
 8005bfe:	bf00      	nop

08005c00 <_ZN6tflite8internal13ContextHelper9GetTensorEPK13TfLiteContexti>:
  va_end(args);
#endif
}

TfLiteTensor* ContextHelper::GetTensor(const struct TfLiteContext* context,
                                       int tensor_idx) {
 8005c00:	b410      	push	{r4}
  ContextHelper* helper = static_cast<ContextHelper*>(context->impl_);
 8005c02:	68c4      	ldr	r4, [r0, #12]
  return helper->allocator_->AllocateTempTfLiteTensor(
 8005c04:	6820      	ldr	r0, [r4, #0]
                                       int tensor_idx) {
 8005c06:	460b      	mov	r3, r1
  return helper->allocator_->AllocateTempTfLiteTensor(
 8005c08:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8005c0c:	6804      	ldr	r4, [r0, #0]
 8005c0e:	6864      	ldr	r4, [r4, #4]
 8005c10:	46a4      	mov	ip, r4
      helper->model_, helper->eval_tensors_, tensor_idx);
}
 8005c12:	f85d 4b04 	ldr.w	r4, [sp], #4
  return helper->allocator_->AllocateTempTfLiteTensor(
 8005c16:	4760      	bx	ip

08005c18 <_ZN6tflite8internal13ContextHelper13GetEvalTensorEPK13TfLiteContexti>:

TfLiteEvalTensor* ContextHelper::GetEvalTensor(
    const struct TfLiteContext* context, int tensor_idx) {
  ContextHelper* helper = reinterpret_cast<ContextHelper*>(context->impl_);
  return &helper->eval_tensors_[tensor_idx];
 8005c18:	68c3      	ldr	r3, [r0, #12]
 8005c1a:	68d8      	ldr	r0, [r3, #12]
 8005c1c:	eb01 0141 	add.w	r1, r1, r1, lsl #1
}
 8005c20:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 8005c24:	4770      	bx	lr
 8005c26:	bf00      	nop

08005c28 <_ZN6tflite8internal13ContextHelper27RequestScratchBufferInArenaEP13TfLiteContextjPi>:
  return helper->allocator_->RequestScratchBufferInArena(bytes, buffer_idx);
 8005c28:	68c3      	ldr	r3, [r0, #12]
 8005c2a:	6818      	ldr	r0, [r3, #0]
 8005c2c:	f7ff bc14 	b.w	8005458 <_ZN6tflite14MicroAllocator27RequestScratchBufferInArenaEjPi>

08005c30 <_ZN6tflite8internal13ContextHelper13ReportOpErrorEP13TfLiteContextPKcz>:
                                  const char* format, ...) {
 8005c30:	b40e      	push	{r1, r2, r3}
 8005c32:	b500      	push	{lr}
  ContextHelper* helper = static_cast<ContextHelper*>(context->impl_);
 8005c34:	68c3      	ldr	r3, [r0, #12]
                                  const char* format, ...) {
 8005c36:	b082      	sub	sp, #8
  TF_LITE_REPORT_ERROR(helper->error_reporter_, format, args);
 8005c38:	6858      	ldr	r0, [r3, #4]
                                  const char* format, ...) {
 8005c3a:	aa03      	add	r2, sp, #12
  TF_LITE_REPORT_ERROR(helper->error_reporter_, format, args);
 8005c3c:	6803      	ldr	r3, [r0, #0]
                                  const char* format, ...) {
 8005c3e:	f852 1b04 	ldr.w	r1, [r2], #4
  TF_LITE_REPORT_ERROR(helper->error_reporter_, format, args);
 8005c42:	689b      	ldr	r3, [r3, #8]
  va_start(args, format);
 8005c44:	9201      	str	r2, [sp, #4]
  TF_LITE_REPORT_ERROR(helper->error_reporter_, format, args);
 8005c46:	4798      	blx	r3
}
 8005c48:	b002      	add	sp, #8
 8005c4a:	f85d eb04 	ldr.w	lr, [sp], #4
 8005c4e:	b003      	add	sp, #12
 8005c50:	4770      	bx	lr
 8005c52:	bf00      	nop

08005c54 <_ZN6tflite16MicroInterpreterC1EPKNS_5ModelERKNS_15MicroOpResolverEPhjPNS_13ErrorReporterEPNS_8ProfilerE>:
  scratch_buffer_handles_ = scratch_buffer_handles;
}

}  // namespace internal

MicroInterpreter::MicroInterpreter(const Model* model,
 8005c54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c58:	f8dd 801c 	ldr.w	r8, [sp, #28]
                                   uint8_t* tensor_arena,
                                   size_t tensor_arena_size,
                                   ErrorReporter* error_reporter,
                                   tflite::Profiler* profiler)
    : model_(model),
      op_resolver_(op_resolver),
 8005c5c:	6082      	str	r2, [r0, #8]
      tensors_allocated_(false),
      initialization_status_(kTfLiteError),
      eval_tensors_(nullptr),
      context_helper_(error_reporter_, &allocator_, model),
      input_tensor_(nullptr),
      output_tensor_(nullptr) {
 8005c5e:	2500      	movs	r5, #0
MicroInterpreter::MicroInterpreter(const Model* model,
 8005c60:	4604      	mov	r4, r0
 8005c62:	461f      	mov	r7, r3
    : model_(model),
 8005c64:	6041      	str	r1, [r0, #4]
MicroInterpreter::MicroInterpreter(const Model* model,
 8005c66:	460e      	mov	r6, r1
      error_reporter_(error_reporter),
 8005c68:	f8c0 800c 	str.w	r8, [r0, #12]
      output_tensor_(nullptr) {
 8005c6c:	2258      	movs	r2, #88	; 0x58
 8005c6e:	6005      	str	r5, [r0, #0]
 8005c70:	4629      	mov	r1, r5
 8005c72:	3010      	adds	r0, #16
 8005c74:	f00c f984 	bl	8011f80 <memset>
      allocator_(*MicroAllocator::Create(tensor_arena, tensor_arena_size,
 8005c78:	9906      	ldr	r1, [sp, #24]
 8005c7a:	4642      	mov	r2, r8
 8005c7c:	4638      	mov	r0, r7
 8005c7e:	f7ff fb29 	bl	80052d4 <_ZN6tflite14MicroAllocator6CreateEPhjPNS_13ErrorReporterE>
      tensors_allocated_(false),
 8005c82:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005c86:	f8a4 306c 	strh.w	r3, [r4, #108]	; 0x6c
  }
}

void MicroInterpreter::Init(tflite::Profiler* profiler) {
  const flatbuffers::Vector<flatbuffers::Offset<SubGraph>>* subgraphs =
      model_->subgraphs();
 8005c8a:	6863      	ldr	r3, [r4, #4]
      context_helper_(error_reporter_, &allocator_, model),
 8005c8c:	68e7      	ldr	r7, [r4, #12]
    return data_ - ReadScalar<soffset_t>(data_);
 8005c8e:	681a      	ldr	r2, [r3, #0]
      allocator_(*MicroAllocator::Create(tensor_arena, tensor_arena_size,
 8005c90:	66a0      	str	r0, [r4, #104]	; 0x68
 8005c92:	1a9a      	subs	r2, r3, r2
      eval_tensors_(nullptr),
 8005c94:	e9c4 551c 	strd	r5, r5, [r4, #112]	; 0x70
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8005c98:	8811      	ldrh	r1, [r2, #0]
 8005c9a:	2908      	cmp	r1, #8
    : allocator_(allocator), error_reporter_(error_reporter), model_(model) {}
 8005c9c:	e9c4 501e 	strd	r5, r0, [r4, #120]	; 0x78
 8005ca0:	e9c4 7620 	strd	r7, r6, [r4, #128]	; 0x80
 8005ca4:	e9c4 5522 	strd	r5, r5, [r4, #136]	; 0x88
      output_tensor_(nullptr) {
 8005ca8:	e9c4 5524 	strd	r5, r5, [r4, #144]	; 0x90
 8005cac:	d926      	bls.n	8005cfc <_ZN6tflite16MicroInterpreterC1EPKNS_5ModelERKNS_15MicroOpResolverEPhjPNS_13ErrorReporterEPNS_8ProfilerE+0xa8>
 8005cae:	8912      	ldrh	r2, [r2, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8005cb0:	b322      	cbz	r2, 8005cfc <_ZN6tflite16MicroInterpreterC1EPKNS_5ModelERKNS_15MicroOpResolverEPhjPNS_13ErrorReporterEPNS_8ProfilerE+0xa8>
 8005cb2:	5899      	ldr	r1, [r3, r2]
    auto p = data_ + field_offset;
 8005cb4:	4413      	add	r3, r2
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8005cb6:	185a      	adds	r2, r3, r1
  if (subgraphs->size() != 1) {
 8005cb8:	5859      	ldr	r1, [r3, r1]
 8005cba:	2901      	cmp	r1, #1
 8005cbc:	d009      	beq.n	8005cd2 <_ZN6tflite16MicroInterpreterC1EPKNS_5ModelERKNS_15MicroOpResolverEPhjPNS_13ErrorReporterEPNS_8ProfilerE+0x7e>
    TF_LITE_REPORT_ERROR(error_reporter_,
 8005cbe:	4911      	ldr	r1, [pc, #68]	; (8005d04 <_ZN6tflite16MicroInterpreterC1EPKNS_5ModelERKNS_15MicroOpResolverEPhjPNS_13ErrorReporterEPNS_8ProfilerE+0xb0>)
 8005cc0:	4638      	mov	r0, r7
 8005cc2:	2501      	movs	r5, #1
 8005cc4:	f7fd fd6e 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
                         "Only 1 subgraph is currently supported.\n");
    initialization_status_ = kTfLiteError;
 8005cc8:	f884 506d 	strb.w	r5, [r4, #109]	; 0x6d
}
 8005ccc:	4620      	mov	r0, r4
 8005cce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
 8005cd2:	1d13      	adds	r3, r2, #4
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
 8005cd4:	6852      	ldr	r2, [r2, #4]

  context_.impl_ = static_cast<void*>(&context_helper_);
  context_.ReportError = context_helper_.ReportOpError;
  context_.GetTensor = context_helper_.GetTensor;
  context_.GetEvalTensor = context_helper_.GetEvalTensor;
  context_.recommended_num_threads = 1;
 8005cd6:	6361      	str	r1, [r4, #52]	; 0x34
 8005cd8:	4413      	add	r3, r2
  subgraph_ = (*subgraphs)[0];
 8005cda:	6723      	str	r3, [r4, #112]	; 0x70
  context_.GetTensor = context_helper_.GetTensor;
 8005cdc:	4a0a      	ldr	r2, [pc, #40]	; (8005d08 <_ZN6tflite16MicroInterpreterC1EPKNS_5ModelERKNS_15MicroOpResolverEPhjPNS_13ErrorReporterEPNS_8ProfilerE+0xb4>)
  context_.GetEvalTensor = context_helper_.GetEvalTensor;
 8005cde:	4b0b      	ldr	r3, [pc, #44]	; (8005d0c <_ZN6tflite16MicroInterpreterC1EPKNS_5ModelERKNS_15MicroOpResolverEPhjPNS_13ErrorReporterEPNS_8ProfilerE+0xb8>)
  context_.ReportError = context_helper_.ReportOpError;
 8005ce0:	490b      	ldr	r1, [pc, #44]	; (8005d10 <_ZN6tflite16MicroInterpreterC1EPKNS_5ModelERKNS_15MicroOpResolverEPhjPNS_13ErrorReporterEPNS_8ProfilerE+0xbc>)
 8005ce2:	6261      	str	r1, [r4, #36]	; 0x24
  context_.impl_ = static_cast<void*>(&context_helper_);
 8005ce4:	f104 007c 	add.w	r0, r4, #124	; 0x7c
  context_.GetEvalTensor = context_helper_.GetEvalTensor;
 8005ce8:	e9c4 2318 	strd	r2, r3, [r4, #96]	; 0x60
  context_.profiler = profiler;
 8005cec:	9b08      	ldr	r3, [sp, #32]
  context_.impl_ = static_cast<void*>(&context_helper_);
 8005cee:	61e0      	str	r0, [r4, #28]
  context_.profiler = profiler;
 8005cf0:	6463      	str	r3, [r4, #68]	; 0x44
    initialization_status_ = kTfLiteError;
 8005cf2:	f884 506d 	strb.w	r5, [r4, #109]	; 0x6d
}
 8005cf6:	4620      	mov	r0, r4
 8005cf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  uoffset_t size() const { return EndianScalar(length_); }
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	deff      	udf	#255	; 0xff
 8005d02:	bf00      	nop
 8005d04:	08015724 	.word	0x08015724
 8005d08:	08005c01 	.word	0x08005c01
 8005d0c:	08005c19 	.word	0x08005c19
 8005d10:	08005c31 	.word	0x08005c31

08005d14 <_ZN6tflite16MicroInterpreterD1Ev>:
  if (node_and_registrations_ != nullptr) {
 8005d14:	6803      	ldr	r3, [r0, #0]
MicroInterpreter::~MicroInterpreter() {
 8005d16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d1a:	4605      	mov	r5, r0
  if (node_and_registrations_ != nullptr) {
 8005d1c:	b303      	cbz	r3, 8005d60 <_ZN6tflite16MicroInterpreterD1Ev+0x4c>
 8005d1e:	2400      	movs	r4, #0
 8005d20:	6f02      	ldr	r2, [r0, #112]	; 0x70
    for (size_t i = 0; i < subgraph_->operators()->size(); ++i) {
 8005d22:	4626      	mov	r6, r4
        registration->free(&context_, node->user_data);
 8005d24:	f100 0710 	add.w	r7, r0, #16
 8005d28:	e00e      	b.n	8005d48 <_ZN6tflite16MicroInterpreterD1Ev+0x34>
      TfLiteNode* node = &(node_and_registrations_[i].node);
 8005d2a:	682b      	ldr	r3, [r5, #0]
 8005d2c:	4423      	add	r3, r4
      const TfLiteRegistration* registration =
 8005d2e:	6a59      	ldr	r1, [r3, #36]	; 0x24
      if (registration != nullptr && registration->free != nullptr) {
 8005d30:	b141      	cbz	r1, 8005d44 <_ZN6tflite16MicroInterpreterD1Ev+0x30>
 8005d32:	f8d1 8004 	ldr.w	r8, [r1, #4]
 8005d36:	f1b8 0f00 	cmp.w	r8, #0
 8005d3a:	d003      	beq.n	8005d44 <_ZN6tflite16MicroInterpreterD1Ev+0x30>
        registration->free(&context_, node->user_data);
 8005d3c:	6919      	ldr	r1, [r3, #16]
 8005d3e:	4638      	mov	r0, r7
 8005d40:	47c0      	blx	r8
 8005d42:	6f2a      	ldr	r2, [r5, #112]	; 0x70
    for (size_t i = 0; i < subgraph_->operators()->size(); ++i) {
 8005d44:	3601      	adds	r6, #1
 8005d46:	3428      	adds	r4, #40	; 0x28
    return data_ - ReadScalar<soffset_t>(data_);
 8005d48:	6813      	ldr	r3, [r2, #0]
 8005d4a:	1ad3      	subs	r3, r2, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8005d4c:	8819      	ldrh	r1, [r3, #0]
 8005d4e:	290a      	cmp	r1, #10
 8005d50:	d909      	bls.n	8005d66 <_ZN6tflite16MicroInterpreterD1Ev+0x52>
 8005d52:	895b      	ldrh	r3, [r3, #10]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8005d54:	b13b      	cbz	r3, 8005d66 <_ZN6tflite16MicroInterpreterD1Ev+0x52>
  uoffset_t size() const { return EndianScalar(length_); }
 8005d56:	58d1      	ldr	r1, [r2, r3]
    auto p = data_ + field_offset;
 8005d58:	4413      	add	r3, r2
 8005d5a:	585b      	ldr	r3, [r3, r1]
 8005d5c:	429e      	cmp	r6, r3
 8005d5e:	d3e4      	bcc.n	8005d2a <_ZN6tflite16MicroInterpreterD1Ev+0x16>
}
 8005d60:	4628      	mov	r0, r5
 8005d62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  uoffset_t size() const { return EndianScalar(length_); }
 8005d66:	2300      	movs	r3, #0
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	deff      	udf	#255	; 0xff

08005d6c <_ZN6tflite16MicroInterpreter5inputEj>:
    }
    return nullptr;
  }

  TfLiteTensor* input(size_t index);
  size_t inputs_size() const { return subgraph_->inputs()->Length(); }
 8005d6c:	6f02      	ldr	r2, [r0, #112]	; 0x70
    return data_ - ReadScalar<soffset_t>(data_);
 8005d6e:	6813      	ldr	r3, [r2, #0]
 8005d70:	1ad3      	subs	r3, r2, r3
    }
  }
  return kTfLiteOk;
}

TfLiteTensor* MicroInterpreter::input(size_t index) {
 8005d72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d76:	460d      	mov	r5, r1
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8005d78:	8819      	ldrh	r1, [r3, #0]
 8005d7a:	2906      	cmp	r1, #6
 8005d7c:	d949      	bls.n	8005e12 <_ZN6tflite16MicroInterpreter5inputEj+0xa6>
 8005d7e:	88db      	ldrh	r3, [r3, #6]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d046      	beq.n	8005e12 <_ZN6tflite16MicroInterpreter5inputEj+0xa6>
    auto p = data_ + field_offset;
 8005d84:	18d1      	adds	r1, r2, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8005d86:	58d3      	ldr	r3, [r2, r3]
 8005d88:	18ce      	adds	r6, r1, r3
  uoffset_t size() const { return EndianScalar(length_); }
 8005d8a:	58cb      	ldr	r3, [r1, r3]
  const size_t length = inputs_size();
  if (index >= length) {
 8005d8c:	429d      	cmp	r5, r3
 8005d8e:	4604      	mov	r4, r0
 8005d90:	d231      	bcs.n	8005df6 <_ZN6tflite16MicroInterpreter5inputEj+0x8a>
    TF_LITE_REPORT_ERROR(error_reporter_,
                         "Input index %d out of range (length is %d)", index,
                         length);
    return nullptr;
  }
  if (index != 0) {
 8005d92:	b925      	cbnz	r5, 8005d9e <_ZN6tflite16MicroInterpreter5inputEj+0x32>
        "persistent memory arena. Repeat calls will cause excess "
        "allocation!");
    return allocator_.AllocatePersistentTfLiteTensor(model_, eval_tensors_,
                                                     inputs().Get(index));
  }
  if (input_tensor_ == nullptr) {
 8005d94:	f8d0 0090 	ldr.w	r0, [r0, #144]	; 0x90
 8005d98:	b308      	cbz	r0, 8005dde <_ZN6tflite16MicroInterpreter5inputEj+0x72>
    input_tensor_ = allocator_.AllocatePersistentTfLiteTensor(
        model_, eval_tensors_, inputs().Get(index));
  }
  return input_tensor_;
}
 8005d9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    TF_LITE_REPORT_ERROR(
 8005d9e:	491e      	ldr	r1, [pc, #120]	; (8005e18 <_ZN6tflite16MicroInterpreter5inputEj+0xac>)
 8005da0:	68c0      	ldr	r0, [r0, #12]
 8005da2:	f7fd fcff 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return allocator_.AllocatePersistentTfLiteTensor(model_, eval_tensors_,
 8005da6:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 8005da8:	6861      	ldr	r1, [r4, #4]
 8005daa:	6803      	ldr	r3, [r0, #0]
 8005dac:	681e      	ldr	r6, [r3, #0]
 8005dae:	e9d4 321c 	ldrd	r3, r2, [r4, #112]	; 0x70
    return data_ - ReadScalar<soffset_t>(data_);
 8005db2:	681c      	ldr	r4, [r3, #0]
 8005db4:	1b1c      	subs	r4, r3, r4
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8005db6:	f8b4 c000 	ldrh.w	ip, [r4]
 8005dba:	f1bc 0f06 	cmp.w	ip, #6
 8005dbe:	d928      	bls.n	8005e12 <_ZN6tflite16MicroInterpreter5inputEj+0xa6>
 8005dc0:	88e4      	ldrh	r4, [r4, #6]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8005dc2:	b334      	cbz	r4, 8005e12 <_ZN6tflite16MicroInterpreter5inputEj+0xa6>
 8005dc4:	591f      	ldr	r7, [r3, r4]
    auto p = data_ + field_offset;
 8005dc6:	4423      	add	r3, r4
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8005dc8:	19dc      	adds	r4, r3, r7
    FLATBUFFERS_ASSERT(i < size());
 8005dca:	59db      	ldr	r3, [r3, r7]
 8005dcc:	429d      	cmp	r5, r3
 8005dce:	d219      	bcs.n	8005e04 <_ZN6tflite16MicroInterpreter5inputEj+0x98>
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
 8005dd0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005dd4:	46b4      	mov	ip, r6
 8005dd6:	685b      	ldr	r3, [r3, #4]
}
 8005dd8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    return allocator_.AllocatePersistentTfLiteTensor(model_, eval_tensors_,
 8005ddc:	4760      	bx	ip
    input_tensor_ = allocator_.AllocatePersistentTfLiteTensor(
 8005dde:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 8005de0:	6861      	ldr	r1, [r4, #4]
 8005de2:	6802      	ldr	r2, [r0, #0]
 8005de4:	6815      	ldr	r5, [r2, #0]
 8005de6:	6f62      	ldr	r2, [r4, #116]	; 0x74
    FLATBUFFERS_ASSERT(i < size());
 8005de8:	b163      	cbz	r3, 8005e04 <_ZN6tflite16MicroInterpreter5inputEj+0x98>
 8005dea:	6873      	ldr	r3, [r6, #4]
 8005dec:	47a8      	blx	r5
 8005dee:	f8c4 0090 	str.w	r0, [r4, #144]	; 0x90
}
 8005df2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    TF_LITE_REPORT_ERROR(error_reporter_,
 8005df6:	4909      	ldr	r1, [pc, #36]	; (8005e1c <_ZN6tflite16MicroInterpreter5inputEj+0xb0>)
 8005df8:	68c0      	ldr	r0, [r0, #12]
 8005dfa:	462a      	mov	r2, r5
 8005dfc:	f7fd fcd2 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return nullptr;
 8005e00:	2000      	movs	r0, #0
 8005e02:	e7ca      	b.n	8005d9a <_ZN6tflite16MicroInterpreter5inputEj+0x2e>
 8005e04:	4b06      	ldr	r3, [pc, #24]	; (8005e20 <_ZN6tflite16MicroInterpreter5inputEj+0xb4>)
 8005e06:	4a07      	ldr	r2, [pc, #28]	; (8005e24 <_ZN6tflite16MicroInterpreter5inputEj+0xb8>)
 8005e08:	4807      	ldr	r0, [pc, #28]	; (8005e28 <_ZN6tflite16MicroInterpreter5inputEj+0xbc>)
 8005e0a:	f44f 7183 	mov.w	r1, #262	; 0x106
 8005e0e:	f00b f949 	bl	80110a4 <__assert_func>
  uoffset_t size() const { return EndianScalar(length_); }
 8005e12:	2300      	movs	r3, #0
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	deff      	udf	#255	; 0xff
 8005e18:	08016100 	.word	0x08016100
 8005e1c:	080160d4 	.word	0x080160d4
 8005e20:	08015870 	.word	0x08015870
 8005e24:	08016178 	.word	0x08016178
 8005e28:	08015974 	.word	0x08015974

08005e2c <_ZN6tflite16MicroInterpreter6outputEj>:
    }
    return nullptr;
  }

  TfLiteTensor* output(size_t index);
  size_t outputs_size() const { return subgraph_->outputs()->Length(); }
 8005e2c:	6f02      	ldr	r2, [r0, #112]	; 0x70
    return data_ - ReadScalar<soffset_t>(data_);
 8005e2e:	6813      	ldr	r3, [r2, #0]
 8005e30:	1ad3      	subs	r3, r2, r3

TfLiteTensor* MicroInterpreter::output(size_t index) {
 8005e32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e36:	460d      	mov	r5, r1
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8005e38:	8819      	ldrh	r1, [r3, #0]
 8005e3a:	2908      	cmp	r1, #8
 8005e3c:	d949      	bls.n	8005ed2 <_ZN6tflite16MicroInterpreter6outputEj+0xa6>
 8005e3e:	891b      	ldrh	r3, [r3, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d046      	beq.n	8005ed2 <_ZN6tflite16MicroInterpreter6outputEj+0xa6>
    auto p = data_ + field_offset;
 8005e44:	18d1      	adds	r1, r2, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8005e46:	58d3      	ldr	r3, [r2, r3]
 8005e48:	18ce      	adds	r6, r1, r3
  uoffset_t size() const { return EndianScalar(length_); }
 8005e4a:	58cb      	ldr	r3, [r1, r3]
  const size_t length = outputs_size();
  if (index >= length) {
 8005e4c:	429d      	cmp	r5, r3
 8005e4e:	4604      	mov	r4, r0
 8005e50:	d231      	bcs.n	8005eb6 <_ZN6tflite16MicroInterpreter6outputEj+0x8a>
    TF_LITE_REPORT_ERROR(error_reporter_,
                         "Output index %d out of range (length is %d)", index,
                         length);
    return nullptr;
  }
  if (index != 0) {
 8005e52:	b925      	cbnz	r5, 8005e5e <_ZN6tflite16MicroInterpreter6outputEj+0x32>
        "persistent memory arena. Repeat calls will cause excess "
        "allocation!");
    return allocator_.AllocatePersistentTfLiteTensor(model_, eval_tensors_,
                                                     outputs().Get(index));
  }
  if (output_tensor_ == nullptr) {
 8005e54:	f8d0 0094 	ldr.w	r0, [r0, #148]	; 0x94
 8005e58:	b308      	cbz	r0, 8005e9e <_ZN6tflite16MicroInterpreter6outputEj+0x72>
    // handling buffers from TfLiteEvalTensor.
    output_tensor_ = allocator_.AllocatePersistentTfLiteTensor(
        model_, eval_tensors_, outputs().Get(index));
  }
  return output_tensor_;
}
 8005e5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    TF_LITE_REPORT_ERROR(
 8005e5e:	491e      	ldr	r1, [pc, #120]	; (8005ed8 <_ZN6tflite16MicroInterpreter6outputEj+0xac>)
 8005e60:	68c0      	ldr	r0, [r0, #12]
 8005e62:	f7fd fc9f 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return allocator_.AllocatePersistentTfLiteTensor(model_, eval_tensors_,
 8005e66:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 8005e68:	6861      	ldr	r1, [r4, #4]
 8005e6a:	6803      	ldr	r3, [r0, #0]
 8005e6c:	681e      	ldr	r6, [r3, #0]
 8005e6e:	e9d4 321c 	ldrd	r3, r2, [r4, #112]	; 0x70
    return data_ - ReadScalar<soffset_t>(data_);
 8005e72:	681c      	ldr	r4, [r3, #0]
 8005e74:	1b1c      	subs	r4, r3, r4
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8005e76:	f8b4 c000 	ldrh.w	ip, [r4]
 8005e7a:	f1bc 0f08 	cmp.w	ip, #8
 8005e7e:	d928      	bls.n	8005ed2 <_ZN6tflite16MicroInterpreter6outputEj+0xa6>
 8005e80:	8924      	ldrh	r4, [r4, #8]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8005e82:	b334      	cbz	r4, 8005ed2 <_ZN6tflite16MicroInterpreter6outputEj+0xa6>
 8005e84:	591f      	ldr	r7, [r3, r4]
    auto p = data_ + field_offset;
 8005e86:	4423      	add	r3, r4
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8005e88:	19dc      	adds	r4, r3, r7
    FLATBUFFERS_ASSERT(i < size());
 8005e8a:	59db      	ldr	r3, [r3, r7]
 8005e8c:	429d      	cmp	r5, r3
 8005e8e:	d219      	bcs.n	8005ec4 <_ZN6tflite16MicroInterpreter6outputEj+0x98>
    return EndianScalar((reinterpret_cast<const T *>(p))[i]);
 8005e90:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005e94:	46b4      	mov	ip, r6
 8005e96:	685b      	ldr	r3, [r3, #4]
}
 8005e98:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    return allocator_.AllocatePersistentTfLiteTensor(model_, eval_tensors_,
 8005e9c:	4760      	bx	ip
    output_tensor_ = allocator_.AllocatePersistentTfLiteTensor(
 8005e9e:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 8005ea0:	6861      	ldr	r1, [r4, #4]
 8005ea2:	6802      	ldr	r2, [r0, #0]
 8005ea4:	6815      	ldr	r5, [r2, #0]
 8005ea6:	6f62      	ldr	r2, [r4, #116]	; 0x74
    FLATBUFFERS_ASSERT(i < size());
 8005ea8:	b163      	cbz	r3, 8005ec4 <_ZN6tflite16MicroInterpreter6outputEj+0x98>
 8005eaa:	6873      	ldr	r3, [r6, #4]
 8005eac:	47a8      	blx	r5
 8005eae:	f8c4 0094 	str.w	r0, [r4, #148]	; 0x94
}
 8005eb2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    TF_LITE_REPORT_ERROR(error_reporter_,
 8005eb6:	4909      	ldr	r1, [pc, #36]	; (8005edc <_ZN6tflite16MicroInterpreter6outputEj+0xb0>)
 8005eb8:	68c0      	ldr	r0, [r0, #12]
 8005eba:	462a      	mov	r2, r5
 8005ebc:	f7fd fc72 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return nullptr;
 8005ec0:	2000      	movs	r0, #0
 8005ec2:	e7ca      	b.n	8005e5a <_ZN6tflite16MicroInterpreter6outputEj+0x2e>
 8005ec4:	4b06      	ldr	r3, [pc, #24]	; (8005ee0 <_ZN6tflite16MicroInterpreter6outputEj+0xb4>)
 8005ec6:	4a07      	ldr	r2, [pc, #28]	; (8005ee4 <_ZN6tflite16MicroInterpreter6outputEj+0xb8>)
 8005ec8:	4807      	ldr	r0, [pc, #28]	; (8005ee8 <_ZN6tflite16MicroInterpreter6outputEj+0xbc>)
 8005eca:	f44f 7183 	mov.w	r1, #262	; 0x106
 8005ece:	f00b f8e9 	bl	80110a4 <__assert_func>
  uoffset_t size() const { return EndianScalar(length_); }
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	deff      	udf	#255	; 0xff
 8005ed8:	08016274 	.word	0x08016274
 8005edc:	08016248 	.word	0x08016248
 8005ee0:	08015870 	.word	0x08015870
 8005ee4:	08016178 	.word	0x08016178
 8005ee8:	08015974 	.word	0x08015974

08005eec <_ZN6tflite16MicroInterpreter20ResetVariableTensorsEv>:
  }
  return allocator_.AllocatePersistentTfLiteTensor(model_, eval_tensors_,
                                                   index);
}

TfLiteStatus MicroInterpreter::ResetVariableTensors() {
 8005eec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  for (size_t i = 0; i < subgraph_->tensors()->size(); ++i) {
 8005ef0:	2500      	movs	r5, #0
 8005ef2:	6f01      	ldr	r1, [r0, #112]	; 0x70
TfLiteStatus MicroInterpreter::ResetVariableTensors() {
 8005ef4:	b083      	sub	sp, #12
 8005ef6:	4606      	mov	r6, r0
  for (size_t i = 0; i < subgraph_->tensors()->size(); ++i) {
 8005ef8:	462c      	mov	r4, r5
 8005efa:	e01c      	b.n	8005f36 <_ZN6tflite16MicroInterpreter20ResetVariableTensorsEv+0x4a>
 8005efc:	889a      	ldrh	r2, [r3, #4]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8005efe:	b312      	cbz	r2, 8005f46 <_ZN6tflite16MicroInterpreter20ResetVariableTensorsEv+0x5a>
 8005f00:	5888      	ldr	r0, [r1, r2]
    auto p = data_ + field_offset;
 8005f02:	440a      	add	r2, r1
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8005f04:	1813      	adds	r3, r2, r0
 8005f06:	5812      	ldr	r2, [r2, r0]
 8005f08:	4294      	cmp	r4, r2
 8005f0a:	d239      	bcs.n	8005f80 <_ZN6tflite16MicroInterpreter20ResetVariableTensorsEv+0x94>
    return reinterpret_cast<const uint8_t *>(&length_ + 1);
 8005f0c:	3304      	adds	r3, #4
    p += i * sizeof(uoffset_t);
 8005f0e:	eb03 0884 	add.w	r8, r3, r4, lsl #2
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
 8005f12:	f853 7024 	ldr.w	r7, [r3, r4, lsl #2]
    return data_ - ReadScalar<soffset_t>(data_);
 8005f16:	f858 3007 	ldr.w	r3, [r8, r7]
    return reinterpret_cast<return_type>(p + ReadScalar<uoffset_t>(p));
 8005f1a:	eb08 0907 	add.w	r9, r8, r7
    return data_ - ReadScalar<soffset_t>(data_);
 8005f1e:	eba9 0303 	sub.w	r3, r9, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8005f22:	881a      	ldrh	r2, [r3, #0]
 8005f24:	2a0e      	cmp	r2, #14
 8005f26:	d904      	bls.n	8005f32 <_ZN6tflite16MicroInterpreter20ResetVariableTensorsEv+0x46>
 8005f28:	89db      	ldrh	r3, [r3, #14]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 8005f2a:	b113      	cbz	r3, 8005f32 <_ZN6tflite16MicroInterpreter20ResetVariableTensorsEv+0x46>
    auto* tensor = subgraph_->tensors()->Get(i);
    if (tensor->is_variable()) {
 8005f2c:	f819 3003 	ldrb.w	r3, [r9, r3]
 8005f30:	b95b      	cbnz	r3, 8005f4a <_ZN6tflite16MicroInterpreter20ResetVariableTensorsEv+0x5e>
  for (size_t i = 0; i < subgraph_->tensors()->size(); ++i) {
 8005f32:	3401      	adds	r4, #1
 8005f34:	350c      	adds	r5, #12
    return data_ - ReadScalar<soffset_t>(data_);
 8005f36:	680b      	ldr	r3, [r1, #0]
 8005f38:	1acb      	subs	r3, r1, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8005f3a:	881a      	ldrh	r2, [r3, #0]
 8005f3c:	2a04      	cmp	r2, #4
 8005f3e:	d8dd      	bhi.n	8005efc <_ZN6tflite16MicroInterpreter20ResetVariableTensorsEv+0x10>
  uoffset_t size() const { return EndianScalar(length_); }
 8005f40:	2300      	movs	r3, #0
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	deff      	udf	#255	; 0xff
 8005f46:	6813      	ldr	r3, [r2, #0]
 8005f48:	deff      	udf	#255	; 0xff
      size_t buffer_size;
      TF_LITE_ENSURE_STATUS(
 8005f4a:	6f70      	ldr	r0, [r6, #116]	; 0x74
 8005f4c:	a901      	add	r1, sp, #4
 8005f4e:	4428      	add	r0, r5
 8005f50:	f7fe fbd2 	bl	80046f8 <_ZN6tflite26TfLiteEvalTensorByteLengthEPK16TfLiteEvalTensorPj>
 8005f54:	b9a8      	cbnz	r0, 8005f82 <_ZN6tflite16MicroInterpreter20ResetVariableTensorsEv+0x96>
    return data_ - ReadScalar<soffset_t>(data_);
 8005f56:	f858 3007 	ldr.w	r3, [r8, r7]
 8005f5a:	eba9 0303 	sub.w	r3, r9, r3
 8005f5e:	881a      	ldrh	r2, [r3, #0]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8005f60:	2a06      	cmp	r2, #6
 8005f62:	d905      	bls.n	8005f70 <_ZN6tflite16MicroInterpreter20ResetVariableTensorsEv+0x84>
 8005f64:	88d9      	ldrh	r1, [r3, #6]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 8005f66:	b121      	cbz	r1, 8005f72 <_ZN6tflite16MicroInterpreter20ResetVariableTensorsEv+0x86>
          TfLiteEvalTensorByteLength(&eval_tensors_[i], &buffer_size));

      int value = 0;
      if (tensor->type() == tflite::TensorType_INT8) {
 8005f68:	f919 1001 	ldrsb.w	r1, [r9, r1]
 8005f6c:	2909      	cmp	r1, #9
 8005f6e:	d00b      	beq.n	8005f88 <_ZN6tflite16MicroInterpreter20ResetVariableTensorsEv+0x9c>
      int value = 0;
 8005f70:	2100      	movs	r1, #0
        value = tensor->quantization()->zero_point()->Get(0);
      }
      memset(eval_tensors_[i].data.raw, value, buffer_size);
 8005f72:	6f73      	ldr	r3, [r6, #116]	; 0x74
 8005f74:	9a01      	ldr	r2, [sp, #4]
 8005f76:	5958      	ldr	r0, [r3, r5]
 8005f78:	f00c f802 	bl	8011f80 <memset>
 8005f7c:	6f31      	ldr	r1, [r6, #112]	; 0x70
 8005f7e:	e7d8      	b.n	8005f32 <_ZN6tflite16MicroInterpreter20ResetVariableTensorsEv+0x46>
    }
  }

  return kTfLiteOk;
 8005f80:	2000      	movs	r0, #0
}
 8005f82:	b003      	add	sp, #12
 8005f84:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8005f88:	2a0c      	cmp	r2, #12
 8005f8a:	d9d9      	bls.n	8005f40 <_ZN6tflite16MicroInterpreter20ResetVariableTensorsEv+0x54>
 8005f8c:	899b      	ldrh	r3, [r3, #12]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d0d6      	beq.n	8005f40 <_ZN6tflite16MicroInterpreter20ResetVariableTensorsEv+0x54>
 8005f92:	f859 2003 	ldr.w	r2, [r9, r3]
    auto p = data_ + field_offset;
 8005f96:	4499      	add	r9, r3
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8005f98:	eb09 0102 	add.w	r1, r9, r2
    return data_ - ReadScalar<soffset_t>(data_);
 8005f9c:	f859 3002 	ldr.w	r3, [r9, r2]
 8005fa0:	1acb      	subs	r3, r1, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8005fa2:	881a      	ldrh	r2, [r3, #0]
 8005fa4:	2a0a      	cmp	r2, #10
 8005fa6:	d9cb      	bls.n	8005f40 <_ZN6tflite16MicroInterpreter20ResetVariableTensorsEv+0x54>
 8005fa8:	895a      	ldrh	r2, [r3, #10]
    auto p = data_ + field_offset;
 8005faa:	188b      	adds	r3, r1, r2
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8005fac:	2a00      	cmp	r2, #0
 8005fae:	d0c7      	beq.n	8005f40 <_ZN6tflite16MicroInterpreter20ResetVariableTensorsEv+0x54>
 8005fb0:	588a      	ldr	r2, [r1, r2]
    FLATBUFFERS_ASSERT(i < size());
 8005fb2:	5899      	ldr	r1, [r3, r2]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8005fb4:	4413      	add	r3, r2
    FLATBUFFERS_ASSERT(i < size());
 8005fb6:	b109      	cbz	r1, 8005fbc <_ZN6tflite16MicroInterpreter20ResetVariableTensorsEv+0xd0>
        value = tensor->quantization()->zero_point()->Get(0);
 8005fb8:	6859      	ldr	r1, [r3, #4]
 8005fba:	e7da      	b.n	8005f72 <_ZN6tflite16MicroInterpreter20ResetVariableTensorsEv+0x86>
 8005fbc:	4b03      	ldr	r3, [pc, #12]	; (8005fcc <_ZN6tflite16MicroInterpreter20ResetVariableTensorsEv+0xe0>)
 8005fbe:	4a04      	ldr	r2, [pc, #16]	; (8005fd0 <_ZN6tflite16MicroInterpreter20ResetVariableTensorsEv+0xe4>)
 8005fc0:	4804      	ldr	r0, [pc, #16]	; (8005fd4 <_ZN6tflite16MicroInterpreter20ResetVariableTensorsEv+0xe8>)
 8005fc2:	f44f 7183 	mov.w	r1, #262	; 0x106
 8005fc6:	f00b f86d 	bl	80110a4 <__assert_func>
 8005fca:	bf00      	nop
 8005fcc:	08015870 	.word	0x08015870
 8005fd0:	08015b78 	.word	0x08015b78
 8005fd4:	08015974 	.word	0x08015974

08005fd8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv>:
TfLiteStatus MicroInterpreter::AllocateTensors() {
 8005fd8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005fdc:	b083      	sub	sp, #12
  if (allocator_.StartModelAllocation(model_, op_resolver_,
 8005fde:	f100 0374 	add.w	r3, r0, #116	; 0x74
TfLiteStatus MicroInterpreter::AllocateTensors() {
 8005fe2:	4604      	mov	r4, r0
  if (allocator_.StartModelAllocation(model_, op_resolver_,
 8005fe4:	e9d0 1201 	ldrd	r1, r2, [r0, #4]
 8005fe8:	6e80      	ldr	r0, [r0, #104]	; 0x68
 8005fea:	9300      	str	r3, [sp, #0]
 8005fec:	4623      	mov	r3, r4
 8005fee:	f7ff f993 	bl	8005318 <_ZN6tflite14MicroAllocator20StartModelAllocationEPKNS_5ModelERKNS_15MicroOpResolverEPPNS_19NodeAndRegistrationEPP16TfLiteEvalTensor>
 8005ff2:	2800      	cmp	r0, #0
 8005ff4:	f040 80a6 	bne.w	8006144 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x16c>
  eval_tensors_ = eval_tensors;
 8005ff8:	e9d4 311c 	ldrd	r3, r1, [r4, #112]	; 0x70
 8005ffc:	681a      	ldr	r2, [r3, #0]
 8005ffe:	f8c4 1088 	str.w	r1, [r4, #136]	; 0x88
    return data_ - ReadScalar<soffset_t>(data_);
 8006002:	eba3 0c02 	sub.w	ip, r3, r2
 8006006:	f8bc e000 	ldrh.w	lr, [ip]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 800600a:	f1be 0f04 	cmp.w	lr, #4
 800600e:	f240 80a3 	bls.w	8006158 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x180>
 8006012:	f8bc 2004 	ldrh.w	r2, [ip, #4]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 8006016:	2a00      	cmp	r2, #0
 8006018:	f000 809e 	beq.w	8006158 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x180>
  uoffset_t size() const { return EndianScalar(length_); }
 800601c:	5899      	ldr	r1, [r3, r2]
    auto p = data_ + field_offset;
 800601e:	441a      	add	r2, r3
  for (size_t i = 0; i < subgraph_->operators()->size(); ++i) {
 8006020:	4606      	mov	r6, r0
  context_.tensors_size = subgraph_->tensors()->size();
 8006022:	5852      	ldr	r2, [r2, r1]
 8006024:	6122      	str	r2, [r4, #16]
  context_.AllocatePersistentBuffer = context_helper_.AllocatePersistentBuffer;
 8006026:	4a4e      	ldr	r2, [pc, #312]	; (8006160 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x188>)
 8006028:	64a2      	str	r2, [r4, #72]	; 0x48
  context_.GetScratchBuffer = nullptr;
 800602a:	e9c4 0014 	strd	r0, r0, [r4, #80]	; 0x50
          registration->init(&context_, init_data, init_data_size);
 800602e:	f104 0710 	add.w	r7, r4, #16
  for (size_t i = 0; i < subgraph_->operators()->size(); ++i) {
 8006032:	e01e      	b.n	8006072 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x9a>
    auto* node = &(node_and_registrations_[i].node);
 8006034:	6825      	ldr	r5, [r4, #0]
 8006036:	eb06 0286 	add.w	r2, r6, r6, lsl #2
 800603a:	eb05 05c2 	add.w	r5, r5, r2, lsl #3
    auto* registration = node_and_registrations_[i].registration;
 800603e:	6a68      	ldr	r0, [r5, #36]	; 0x24
      init_data = reinterpret_cast<const char*>(node->custom_initial_data);
 8006040:	f8d5 8018 	ldr.w	r8, [r5, #24]
    if (registration->builtin_code == BuiltinOperator_CUSTOM) {
 8006044:	6942      	ldr	r2, [r0, #20]
      init_data = reinterpret_cast<const char*>(node->builtin_data);
 8006046:	6969      	ldr	r1, [r5, #20]
    if (registration->builtin_code == BuiltinOperator_CUSTOM) {
 8006048:	2a20      	cmp	r2, #32
      init_data = reinterpret_cast<const char*>(node->custom_initial_data);
 800604a:	bf08      	it	eq
 800604c:	4641      	moveq	r1, r8
    if (registration->init) {
 800604e:	f8d0 8000 	ldr.w	r8, [r0]
      init_data_size = node->custom_initial_data_size;
 8006052:	bf0c      	ite	eq
 8006054:	69ea      	ldreq	r2, [r5, #28]
      init_data_size = 0;
 8006056:	2200      	movne	r2, #0
    if (registration->init) {
 8006058:	f1b8 0f00 	cmp.w	r8, #0
 800605c:	d008      	beq.n	8006070 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x98>
          registration->init(&context_, init_data, init_data_size);
 800605e:	4638      	mov	r0, r7
 8006060:	47c0      	blx	r8
  for (size_t i = 0; i < subgraph_->operators()->size(); ++i) {
 8006062:	6f23      	ldr	r3, [r4, #112]	; 0x70
      node->user_data =
 8006064:	6128      	str	r0, [r5, #16]
 8006066:	681a      	ldr	r2, [r3, #0]
    return data_ - ReadScalar<soffset_t>(data_);
 8006068:	eba3 0c02 	sub.w	ip, r3, r2
 800606c:	f8bc e000 	ldrh.w	lr, [ip]
  for (size_t i = 0; i < subgraph_->operators()->size(); ++i) {
 8006070:	3601      	adds	r6, #1
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8006072:	f1be 0f0a 	cmp.w	lr, #10
 8006076:	d96f      	bls.n	8006158 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x180>
 8006078:	f8bc 200a 	ldrh.w	r2, [ip, #10]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 800607c:	2a00      	cmp	r2, #0
 800607e:	d06b      	beq.n	8006158 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x180>
  uoffset_t size() const { return EndianScalar(length_); }
 8006080:	5899      	ldr	r1, [r3, r2]
    auto p = data_ + field_offset;
 8006082:	441a      	add	r2, r3
 8006084:	5852      	ldr	r2, [r2, r1]
 8006086:	4296      	cmp	r6, r2
 8006088:	d3d4      	bcc.n	8006034 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x5c>
  context_.RequestScratchBufferInArena =
 800608a:	4a36      	ldr	r2, [pc, #216]	; (8006164 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x18c>)
        TF_LITE_REPORT_ERROR(
 800608c:	4d36      	ldr	r5, [pc, #216]	; (8006168 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x190>)
  if (flatbuffers::IsOutRange(e, BuiltinOperator_ADD, BuiltinOperator_CUMSUM)) return "";
 800608e:	4f37      	ldr	r7, [pc, #220]	; (800616c <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x194>)
  return EnumNamesBuiltinOperator()[index];
 8006090:	4e37      	ldr	r6, [pc, #220]	; (8006170 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x198>)
  context_.RequestScratchBufferInArena =
 8006092:	6522      	str	r2, [r4, #80]	; 0x50
  for (size_t i = 0; i < subgraph_->operators()->size(); ++i) {
 8006094:	f04f 0800 	mov.w	r8, #0
 8006098:	e018      	b.n	80060cc <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xf4>
  return (v < low) || (high < v);
 800609a:	b2d2      	uxtb	r2, r2
 800609c:	2a80      	cmp	r2, #128	; 0x80
 800609e:	bf94      	ite	ls
 80060a0:	f856 2022 	ldrls.w	r2, [r6, r2, lsl #2]
  if (flatbuffers::IsOutRange(e, BuiltinOperator_ADD, BuiltinOperator_CUMSUM)) return "";
 80060a4:	463a      	movhi	r2, r7
        TF_LITE_REPORT_ERROR(
 80060a6:	9300      	str	r3, [sp, #0]
 80060a8:	4629      	mov	r1, r5
 80060aa:	4643      	mov	r3, r8
 80060ac:	f7fd fb7a 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    allocator_.FinishPrepareNodeAllocations(/*node_id=*/i);
 80060b0:	4641      	mov	r1, r8
 80060b2:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 80060b4:	f7ff fa00 	bl	80054b8 <_ZN6tflite14MicroAllocator28FinishPrepareNodeAllocationsEi>
  for (size_t i = 0; i < subgraph_->operators()->size(); ++i) {
 80060b8:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80060ba:	681a      	ldr	r2, [r3, #0]
    return data_ - ReadScalar<soffset_t>(data_);
 80060bc:	eba3 0c02 	sub.w	ip, r3, r2
 80060c0:	f108 0801 	add.w	r8, r8, #1
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 80060c4:	f8bc 2000 	ldrh.w	r2, [ip]
 80060c8:	2a0a      	cmp	r2, #10
 80060ca:	d945      	bls.n	8006158 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x180>
 80060cc:	f8bc 200a 	ldrh.w	r2, [ip, #10]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 80060d0:	2a00      	cmp	r2, #0
 80060d2:	d041      	beq.n	8006158 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x180>
  uoffset_t size() const { return EndianScalar(length_); }
 80060d4:	5899      	ldr	r1, [r3, r2]
    auto p = data_ + field_offset;
 80060d6:	441a      	add	r2, r3
 80060d8:	5853      	ldr	r3, [r2, r1]
 80060da:	4543      	cmp	r3, r8
 80060dc:	d918      	bls.n	8006110 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x138>
    auto* node = &(node_and_registrations_[i].node);
 80060de:	6821      	ldr	r1, [r4, #0]
 80060e0:	eb08 0388 	add.w	r3, r8, r8, lsl #2
 80060e4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
    auto* registration = node_and_registrations_[i].registration;
 80060e8:	f8d1 9024 	ldr.w	r9, [r1, #36]	; 0x24
    if (registration->prepare) {
 80060ec:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d0dd      	beq.n	80060b0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xd8>
      TfLiteStatus prepare_status = registration->prepare(&context_, node);
 80060f4:	f104 0010 	add.w	r0, r4, #16
 80060f8:	4798      	blx	r3
      if (prepare_status != kTfLiteOk) {
 80060fa:	4603      	mov	r3, r0
 80060fc:	2800      	cmp	r0, #0
 80060fe:	d0d7      	beq.n	80060b0 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xd8>
  if (registration->builtin_code == BuiltinOperator_CUSTOM) {
 8006100:	f8d9 2014 	ldr.w	r2, [r9, #20]
        TF_LITE_REPORT_ERROR(
 8006104:	68e0      	ldr	r0, [r4, #12]
  if (registration->builtin_code == BuiltinOperator_CUSTOM) {
 8006106:	2a20      	cmp	r2, #32
 8006108:	d1c7      	bne.n	800609a <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xc2>
    return registration->custom_name;
 800610a:	f8d9 2018 	ldr.w	r2, [r9, #24]
 800610e:	e7ca      	b.n	80060a6 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0xce>
  context_.GetScratchBuffer = context_helper_.GetScratchBuffer;
 8006110:	4818      	ldr	r0, [pc, #96]	; (8006174 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x19c>)
  TF_LITE_ENSURE_OK(&context_,
 8006112:	6f62      	ldr	r2, [r4, #116]	; 0x74
 8006114:	6861      	ldr	r1, [r4, #4]
  context_.AllocatePersistentBuffer = nullptr;
 8006116:	2300      	movs	r3, #0
  context_.GetScratchBuffer = context_helper_.GetScratchBuffer;
 8006118:	e9c4 3014 	strd	r3, r0, [r4, #80]	; 0x50
  context_.AllocatePersistentBuffer = nullptr;
 800611c:	64a3      	str	r3, [r4, #72]	; 0x48
  TF_LITE_ENSURE_OK(&context_,
 800611e:	6ea0      	ldr	r0, [r4, #104]	; 0x68
 8006120:	f104 0378 	add.w	r3, r4, #120	; 0x78
 8006124:	f7ff f932 	bl	800538c <_ZN6tflite14MicroAllocator21FinishModelAllocationEPKNS_5ModelEP16TfLiteEvalTensorPPNS_19ScratchBufferHandleE>
 8006128:	b948      	cbnz	r0, 800613e <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x166>
  scratch_buffer_handles_ = scratch_buffer_handles;
 800612a:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 800612c:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
  TF_LITE_ENSURE_STATUS(ResetVariableTensors());
 8006130:	4620      	mov	r0, r4
 8006132:	f7ff fedb 	bl	8005eec <_ZN6tflite16MicroInterpreter20ResetVariableTensorsEv>
 8006136:	b910      	cbnz	r0, 800613e <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x166>
  tensors_allocated_ = true;
 8006138:	2301      	movs	r3, #1
 800613a:	f884 306c 	strb.w	r3, [r4, #108]	; 0x6c
}
 800613e:	b003      	add	sp, #12
 8006140:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    TF_LITE_REPORT_ERROR(error_reporter_,
 8006144:	490c      	ldr	r1, [pc, #48]	; (8006178 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv+0x1a0>)
 8006146:	68e0      	ldr	r0, [r4, #12]
 8006148:	f7fd fb2c 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    initialization_status_ = kTfLiteError;
 800614c:	2001      	movs	r0, #1
 800614e:	f884 006d 	strb.w	r0, [r4, #109]	; 0x6d
}
 8006152:	b003      	add	sp, #12
 8006154:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  uoffset_t size() const { return EndianScalar(length_); }
 8006158:	2300      	movs	r3, #0
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	deff      	udf	#255	; 0xff
 800615e:	bf00      	nop
 8006160:	08005be9 	.word	0x08005be9
 8006164:	08005c29 	.word	0x08005c29
 8006168:	08016314 	.word	0x08016314
 800616c:	08013fcc 	.word	0x08013fcc
 8006170:	080152ec 	.word	0x080152ec
 8006174:	08005bf5 	.word	0x08005bf5
 8006178:	080162f0 	.word	0x080162f0
 800617c:	00000000 	.word	0x00000000

08006180 <_ZN6tflite16MicroInterpreter6InvokeEv>:
TfLiteStatus MicroInterpreter::Invoke() {
 8006180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006184:	ed2d 8b02 	vpush	{d8}
  if (initialization_status_ != kTfLiteOk) {
 8006188:	f890 306d 	ldrb.w	r3, [r0, #109]	; 0x6d
TfLiteStatus MicroInterpreter::Invoke() {
 800618c:	b085      	sub	sp, #20
 800618e:	4604      	mov	r4, r0
  if (initialization_status_ != kTfLiteOk) {
 8006190:	2b00      	cmp	r3, #0
 8006192:	d17c      	bne.n	800628e <_ZN6tflite16MicroInterpreter6InvokeEv+0x10e>
  if (!tensors_allocated_) {
 8006194:	f890 306c 	ldrb.w	r3, [r0, #108]	; 0x6c
 8006198:	2b00      	cmp	r3, #0
 800619a:	d072      	beq.n	8006282 <_ZN6tflite16MicroInterpreter6InvokeEv+0x102>
                              int64_t event_metadata1,
                              int64_t event_metadata2) = 0;
  // Similar w/ the above, but `event_metadata2` defaults to 0.
  uint32_t BeginEvent(const char* tag, EventType event_type,
                      int64_t event_metadata) {
    return BeginEvent(tag, event_type, event_metadata, /*event_metadata2*/ 0);
 800619c:	ed9f 8b48 	vldr	d8, [pc, #288]	; 80062c0 <_ZN6tflite16MicroInterpreter6InvokeEv+0x140>
 80061a0:	2700      	movs	r7, #0
 80061a2:	6f21      	ldr	r1, [r4, #112]	; 0x70
 80061a4:	f8df b124 	ldr.w	fp, [pc, #292]	; 80062cc <_ZN6tflite16MicroInterpreter6InvokeEv+0x14c>
 80061a8:	46b8      	mov	r8, r7
    return data_ - ReadScalar<soffset_t>(data_);
 80061aa:	680b      	ldr	r3, [r1, #0]
 80061ac:	1acb      	subs	r3, r1, r3
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 80061ae:	881a      	ldrh	r2, [r3, #0]
 80061b0:	2a0a      	cmp	r2, #10
 80061b2:	f240 8081 	bls.w	80062b8 <_ZN6tflite16MicroInterpreter6InvokeEv+0x138>
 80061b6:	895b      	ldrh	r3, [r3, #10]
    return field_offset ? reinterpret_cast<P>(p + ReadScalar<uoffset_t>(p))
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d07d      	beq.n	80062b8 <_ZN6tflite16MicroInterpreter6InvokeEv+0x138>
  uoffset_t size() const { return EndianScalar(length_); }
 80061bc:	58ca      	ldr	r2, [r1, r3]
    auto p = data_ + field_offset;
 80061be:	440b      	add	r3, r1
  for (size_t i = 0; i < subgraph_->operators()->size(); ++i) {
 80061c0:	589b      	ldr	r3, [r3, r2]
 80061c2:	4598      	cmp	r8, r3
 80061c4:	d26e      	bcs.n	80062a4 <_ZN6tflite16MicroInterpreter6InvokeEv+0x124>
    auto* node = &(node_and_registrations_[i].node);
 80061c6:	6826      	ldr	r6, [r4, #0]
 80061c8:	443e      	add	r6, r7
    auto* registration = node_and_registrations_[i].registration;
 80061ca:	f8d6 a024 	ldr.w	sl, [r6, #36]	; 0x24
    if (registration->invoke) {
 80061ce:	f8da 300c 	ldr.w	r3, [sl, #12]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d02e      	beq.n	8006234 <_ZN6tflite16MicroInterpreter6InvokeEv+0xb4>
  if (registration->builtin_code == BuiltinOperator_CUSTOM) {
 80061d6:	f8da 2014 	ldr.w	r2, [sl, #20]
      tflite::Profiler* profiler =
 80061da:	6c65      	ldr	r5, [r4, #68]	; 0x44
  if (registration->builtin_code == BuiltinOperator_CUSTOM) {
 80061dc:	2a20      	cmp	r2, #32
 80061de:	d02f      	beq.n	8006240 <_ZN6tflite16MicroInterpreter6InvokeEv+0xc0>
  return (v < low) || (high < v);
 80061e0:	b2d2      	uxtb	r2, r2
 80061e2:	2a80      	cmp	r2, #128	; 0x80
  return EnumNamesBuiltinOperator()[index];
 80061e4:	bf9a      	itte	ls
 80061e6:	4938      	ldrls	r1, [pc, #224]	; (80062c8 <_ZN6tflite16MicroInterpreter6InvokeEv+0x148>)
 80061e8:	f851 1022 	ldrls.w	r1, [r1, r2, lsl #2]
  if (flatbuffers::IsOutRange(e, BuiltinOperator_ADD, BuiltinOperator_CUMSUM)) return "";
 80061ec:	4659      	movhi	r1, fp
 public:
  ScopedProfile(Profiler* profiler, const char* tag,
                Profiler::EventType event_type = Profiler::EventType::DEFAULT,
                int64_t event_metadata = 0)
      : profiler_(profiler), event_handle_(0) {
    if (profiler) {
 80061ee:	b32d      	cbz	r5, 800623c <_ZN6tflite16MicroInterpreter6InvokeEv+0xbc>
    return BeginEvent(tag, event_type, event_metadata, /*event_metadata2*/ 0);
 80061f0:	682b      	ldr	r3, [r5, #0]

class ScopedOperatorProfile : public ScopedProfile {
 public:
  ScopedOperatorProfile(Profiler* profiler, const char* tag, int node_index)
      : ScopedProfile(profiler, tag, Profiler::EventType::OPERATOR_INVOKE_EVENT,
                      static_cast<uint32_t>(node_index)) {}
 80061f2:	f8cd 8000 	str.w	r8, [sp]
    return BeginEvent(tag, event_type, event_metadata, /*event_metadata2*/ 0);
 80061f6:	ed8d 8b02 	vstr	d8, [sp, #8]
                      static_cast<uint32_t>(node_index)) {}
 80061fa:	2200      	movs	r2, #0
 80061fc:	9201      	str	r2, [sp, #4]
    return BeginEvent(tag, event_type, event_metadata, /*event_metadata2*/ 0);
 80061fe:	689b      	ldr	r3, [r3, #8]
 8006200:	2202      	movs	r2, #2
 8006202:	4628      	mov	r0, r5
 8006204:	4798      	blx	r3
      invoke_status = registration->invoke(&context_, node);
 8006206:	f8da 300c 	ldr.w	r3, [sl, #12]
 800620a:	4681      	mov	r9, r0
 800620c:	4631      	mov	r1, r6
 800620e:	f104 0010 	add.w	r0, r4, #16
 8006212:	4798      	blx	r3
      allocator_.ResetTempAllocations();
 8006214:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 8006216:	681a      	ldr	r2, [r3, #0]
      invoke_status = registration->invoke(&context_, node);
 8006218:	4606      	mov	r6, r0
      allocator_.ResetTempAllocations();
 800621a:	4618      	mov	r0, r3
 800621c:	6893      	ldr	r3, [r2, #8]
 800621e:	4798      	blx	r3
      if (invoke_status == kTfLiteError) {
 8006220:	2e01      	cmp	r6, #1
 8006222:	d010      	beq.n	8006246 <_ZN6tflite16MicroInterpreter6InvokeEv+0xc6>
      } else if (invoke_status != kTfLiteOk) {
 8006224:	bb0e      	cbnz	r6, 800626a <_ZN6tflite16MicroInterpreter6InvokeEv+0xea>
    if (profiler_) {
 8006226:	b125      	cbz	r5, 8006232 <_ZN6tflite16MicroInterpreter6InvokeEv+0xb2>
      profiler_->EndEvent(event_handle_);
 8006228:	682b      	ldr	r3, [r5, #0]
 800622a:	4649      	mov	r1, r9
 800622c:	691b      	ldr	r3, [r3, #16]
 800622e:	4628      	mov	r0, r5
 8006230:	4798      	blx	r3
 8006232:	6f21      	ldr	r1, [r4, #112]	; 0x70
  for (size_t i = 0; i < subgraph_->operators()->size(); ++i) {
 8006234:	f108 0801 	add.w	r8, r8, #1
 8006238:	3728      	adds	r7, #40	; 0x28
 800623a:	e7b6      	b.n	80061aa <_ZN6tflite16MicroInterpreter6InvokeEv+0x2a>
      : profiler_(profiler), event_handle_(0) {
 800623c:	46a9      	mov	r9, r5
 800623e:	e7e5      	b.n	800620c <_ZN6tflite16MicroInterpreter6InvokeEv+0x8c>
    return registration->custom_name;
 8006240:	f8da 1018 	ldr.w	r1, [sl, #24]
 8006244:	e7d3      	b.n	80061ee <_ZN6tflite16MicroInterpreter6InvokeEv+0x6e>
  if (registration->builtin_code == BuiltinOperator_CUSTOM) {
 8006246:	f8da 2014 	ldr.w	r2, [sl, #20]
        TF_LITE_REPORT_ERROR(
 800624a:	68e0      	ldr	r0, [r4, #12]
  if (registration->builtin_code == BuiltinOperator_CUSTOM) {
 800624c:	2a20      	cmp	r2, #32
 800624e:	d030      	beq.n	80062b2 <_ZN6tflite16MicroInterpreter6InvokeEv+0x132>
 8006250:	b2d2      	uxtb	r2, r2
 8006252:	2a80      	cmp	r2, #128	; 0x80
  return EnumNamesBuiltinOperator()[index];
 8006254:	bf96      	itet	ls
 8006256:	4b1c      	ldrls	r3, [pc, #112]	; (80062c8 <_ZN6tflite16MicroInterpreter6InvokeEv+0x148>)
  if (flatbuffers::IsOutRange(e, BuiltinOperator_ADD, BuiltinOperator_CUMSUM)) return "";
 8006258:	4a1c      	ldrhi	r2, [pc, #112]	; (80062cc <_ZN6tflite16MicroInterpreter6InvokeEv+0x14c>)
  return EnumNamesBuiltinOperator()[index];
 800625a:	f853 2022 	ldrls.w	r2, [r3, r2, lsl #2]
        TF_LITE_REPORT_ERROR(
 800625e:	2101      	movs	r1, #1
 8006260:	9100      	str	r1, [sp, #0]
 8006262:	4643      	mov	r3, r8
 8006264:	491a      	ldr	r1, [pc, #104]	; (80062d0 <_ZN6tflite16MicroInterpreter6InvokeEv+0x150>)
 8006266:	f7fd fa9d 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    if (profiler_) {
 800626a:	b125      	cbz	r5, 8006276 <_ZN6tflite16MicroInterpreter6InvokeEv+0xf6>
      profiler_->EndEvent(event_handle_);
 800626c:	682b      	ldr	r3, [r5, #0]
 800626e:	4649      	mov	r1, r9
 8006270:	691b      	ldr	r3, [r3, #16]
 8006272:	4628      	mov	r0, r5
 8006274:	4798      	blx	r3
}
 8006276:	4630      	mov	r0, r6
 8006278:	b005      	add	sp, #20
 800627a:	ecbd 8b02 	vpop	{d8}
 800627e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    TF_LITE_ENSURE_OK(&context_, AllocateTensors());
 8006282:	f7ff fea9 	bl	8005fd8 <_ZN6tflite16MicroInterpreter15AllocateTensorsEv>
 8006286:	4606      	mov	r6, r0
 8006288:	2800      	cmp	r0, #0
 800628a:	d087      	beq.n	800619c <_ZN6tflite16MicroInterpreter6InvokeEv+0x1c>
 800628c:	e7f3      	b.n	8006276 <_ZN6tflite16MicroInterpreter6InvokeEv+0xf6>
    TF_LITE_REPORT_ERROR(error_reporter_,
 800628e:	4911      	ldr	r1, [pc, #68]	; (80062d4 <_ZN6tflite16MicroInterpreter6InvokeEv+0x154>)
 8006290:	68c0      	ldr	r0, [r0, #12]
 8006292:	f7fd fa87 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
 8006296:	2601      	movs	r6, #1
}
 8006298:	4630      	mov	r0, r6
 800629a:	b005      	add	sp, #20
 800629c:	ecbd 8b02 	vpop	{d8}
 80062a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  return kTfLiteOk;
 80062a4:	2600      	movs	r6, #0
}
 80062a6:	4630      	mov	r0, r6
 80062a8:	b005      	add	sp, #20
 80062aa:	ecbd 8b02 	vpop	{d8}
 80062ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return registration->custom_name;
 80062b2:	f8da 2018 	ldr.w	r2, [sl, #24]
 80062b6:	e7d2      	b.n	800625e <_ZN6tflite16MicroInterpreter6InvokeEv+0xde>
  uoffset_t size() const { return EndianScalar(length_); }
 80062b8:	2300      	movs	r3, #0
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	deff      	udf	#255	; 0xff
 80062be:	bf00      	nop
	...
 80062c8:	080152ec 	.word	0x080152ec
 80062cc:	08013fcc 	.word	0x08013fcc
 80062d0:	0801637c 	.word	0x0801637c
 80062d4:	0801634c 	.word	0x0801634c

080062d8 <MicroVsnprintf>:
}

}  // namespace

extern "C" int MicroVsnprintf(char* output, int len, const char* format,
                              va_list args) {
 80062d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062dc:	ed2d 8b02 	vpush	{d8}
 80062e0:	461f      	mov	r7, r3
  int output_index = 0;
  const char* current = format;
  // One extra character must be left for the null terminator.
  const int usable_length = len - 1;
  while (*current != '\0' && output_index < usable_length) {
 80062e2:	7813      	ldrb	r3, [r2, #0]
                              va_list args) {
 80062e4:	b093      	sub	sp, #76	; 0x4c
 80062e6:	4683      	mov	fp, r0
  while (*current != '\0' && output_index < usable_length) {
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	f000 8288 	beq.w	80067fe <MicroVsnprintf+0x526>
 80062ee:	f101 3aff 	add.w	sl, r1, #4294967295	; 0xffffffff
 80062f2:	f1ba 0f00 	cmp.w	sl, #0
 80062f6:	f340 8282 	ble.w	80067fe <MicroVsnprintf+0x526>
 80062fa:	4690      	mov	r8, r2
    int32_t digit = i % base;
 80062fc:	f8df 951c 	ldr.w	r9, [pc, #1308]	; 800681c <MicroVsnprintf+0x544>
 8006300:	1e8a      	subs	r2, r1, #2
 8006302:	9202      	str	r2, [sp, #8]
          output_index +=
              FormatHex(&output[output_index], va_arg(args, uint32_t));
          current++;
          break;
        case 'f':
          if (usable_length - output_index < kMaxFloatCharsNeeded) {
 8006304:	eeb2 8a0c 	vmov.f32	s16, #44	; 0x41600000  14.0
  int output_index = 0;
 8006308:	2400      	movs	r4, #0
    if (*current == '%') {
 800630a:	2b25      	cmp	r3, #37	; 0x25
 800630c:	d013      	beq.n	8006336 <MicroVsnprintf+0x5e>
            output[output_index++] = string[string_idx++];
          }
          current++;
      }
    } else {
      output[output_index++] = *current++;
 800630e:	f80b 3004 	strb.w	r3, [fp, r4]
  while (*current != '\0' && output_index < usable_length) {
 8006312:	f898 3001 	ldrb.w	r3, [r8, #1]
      output[output_index++] = *current++;
 8006316:	3401      	adds	r4, #1
 8006318:	f108 0801 	add.w	r8, r8, #1
  while (*current != '\0' && output_index < usable_length) {
 800631c:	b10b      	cbz	r3, 8006322 <MicroVsnprintf+0x4a>
 800631e:	4554      	cmp	r4, sl
 8006320:	dbf3      	blt.n	800630a <MicroVsnprintf+0x32>
    }
  }
  output[output_index++] = '\0';
 8006322:	44a3      	add	fp, r4
 8006324:	1c60      	adds	r0, r4, #1
 8006326:	2300      	movs	r3, #0
 8006328:	f88b 3000 	strb.w	r3, [fp]
  return output_index;
}
 800632c:	b013      	add	sp, #76	; 0x4c
 800632e:	ecbd 8b02 	vpop	{d8}
 8006332:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (*current) {
 8006336:	f898 3001 	ldrb.w	r3, [r8, #1]
 800633a:	2b25      	cmp	r3, #37	; 0x25
 800633c:	f000 81d8 	beq.w	80066f0 <MicroVsnprintf+0x418>
 8006340:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 8006344:	b2d1      	uxtb	r1, r2
 8006346:	2914      	cmp	r1, #20
 8006348:	d8e6      	bhi.n	8006318 <MicroVsnprintf+0x40>
 800634a:	2a14      	cmp	r2, #20
 800634c:	d8e4      	bhi.n	8006318 <MicroVsnprintf+0x40>
 800634e:	a101      	add	r1, pc, #4	; (adr r1, 8006354 <MicroVsnprintf+0x7c>)
 8006350:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006354:	08006681 	.word	0x08006681
 8006358:	08006319 	.word	0x08006319
 800635c:	08006483 	.word	0x08006483
 8006360:	08006319 	.word	0x08006319
 8006364:	08006319 	.word	0x08006319
 8006368:	08006319 	.word	0x08006319
 800636c:	08006319 	.word	0x08006319
 8006370:	08006319 	.word	0x08006319
 8006374:	08006319 	.word	0x08006319
 8006378:	08006319 	.word	0x08006319
 800637c:	08006319 	.word	0x08006319
 8006380:	08006319 	.word	0x08006319
 8006384:	08006319 	.word	0x08006319
 8006388:	08006319 	.word	0x08006319
 800638c:	08006319 	.word	0x08006319
 8006390:	0800644d 	.word	0x0800644d
 8006394:	08006319 	.word	0x08006319
 8006398:	080063ef 	.word	0x080063ef
 800639c:	08006319 	.word	0x08006319
 80063a0:	08006319 	.word	0x08006319
 80063a4:	080063a9 	.word	0x080063a9
          if (usable_length - output_index < kMaxHexCharsNeeded) {
 80063a8:	ebaa 0304 	sub.w	r3, sl, r4
 80063ac:	2b09      	cmp	r3, #9
 80063ae:	f340 821c 	ble.w	80067ea <MicroVsnprintf+0x512>
          output[output_index++] = '0';
 80063b2:	f647 0330 	movw	r3, #30768	; 0x7830
 80063b6:	f82b 3004 	strh.w	r3, [fp, r4]
          output[output_index++] = 'x';
 80063ba:	3402      	adds	r4, #2
              FormatHex(&output[output_index], va_arg(args, uint32_t));
 80063bc:	eb0b 0e04 	add.w	lr, fp, r4
 80063c0:	f857 2b04 	ldr.w	r2, [r7], #4
 80063c4:	4673      	mov	r3, lr
    int32_t digit = i % base;
 80063c6:	f002 000f 	and.w	r0, r2, #15
    if (digit < 10) {
 80063ca:	2809      	cmp	r0, #9
      character = '0' + digit;
 80063cc:	f100 0630 	add.w	r6, r0, #48	; 0x30
      character = 'a' + (digit - 10);
 80063d0:	f100 0557 	add.w	r5, r0, #87	; 0x57
    *buffer++ = character;
 80063d4:	4619      	mov	r1, r3
    i /= base;
 80063d6:	ea4f 1012 	mov.w	r0, r2, lsr #4
    if (digit < 10) {
 80063da:	f200 8182 	bhi.w	80066e2 <MicroVsnprintf+0x40a>
  } while (i > 0);
 80063de:	2a0f      	cmp	r2, #15
    *buffer++ = character;
 80063e0:	f801 6b01 	strb.w	r6, [r1], #1
  } while (i > 0);
 80063e4:	f240 818c 	bls.w	8006700 <MicroVsnprintf+0x428>
 80063e8:	460b      	mov	r3, r1
    i /= base;
 80063ea:	4602      	mov	r2, r0
 80063ec:	e7eb      	b.n	80063c6 <MicroVsnprintf+0xee>
          if (usable_length - output_index < kMaxIntCharsNeeded) {
 80063ee:	ebaa 0304 	sub.w	r3, sl, r4
 80063f2:	2b0a      	cmp	r3, #10
 80063f4:	f340 81f9 	ble.w	80067ea <MicroVsnprintf+0x512>
              FormatUInt32(&output[output_index], va_arg(args, uint32_t));
 80063f8:	eb0b 0504 	add.w	r5, fp, r4
 80063fc:	f857 1b04 	ldr.w	r1, [r7], #4
 8006400:	4628      	mov	r0, r5
    int32_t digit = i % base;
 8006402:	fba9 3201 	umull	r3, r2, r9, r1
 8006406:	08d2      	lsrs	r2, r2, #3
 8006408:	eb02 0382 	add.w	r3, r2, r2, lsl #2
 800640c:	eba1 0343 	sub.w	r3, r1, r3, lsl #1
 8006410:	460e      	mov	r6, r1
      character = '0' + digit;
 8006412:	3330      	adds	r3, #48	; 0x30
  } while (i > 0);
 8006414:	2e09      	cmp	r6, #9
    i /= base;
 8006416:	4611      	mov	r1, r2
 8006418:	4602      	mov	r2, r0
    *buffer++ = character;
 800641a:	f800 3b01 	strb.w	r3, [r0], #1
  } while (i > 0);
 800641e:	d8f0      	bhi.n	8006402 <MicroVsnprintf+0x12a>
  *buffer = 0;
 8006420:	f04f 0300 	mov.w	r3, #0
  while (p1 < p2) {
 8006424:	4295      	cmp	r5, r2
  *buffer = 0;
 8006426:	7003      	strb	r3, [r0, #0]
  while (p1 < p2) {
 8006428:	bf38      	it	cc
 800642a:	462b      	movcc	r3, r5
 800642c:	d207      	bcs.n	800643e <MicroVsnprintf+0x166>
    char tmp = *p1;
 800642e:	7819      	ldrb	r1, [r3, #0]
    *p1++ = *p2;
 8006430:	7816      	ldrb	r6, [r2, #0]
 8006432:	f803 6b01 	strb.w	r6, [r3], #1
    *p2-- = tmp;
 8006436:	f802 1901 	strb.w	r1, [r2], #-1
  while (p1 < p2) {
 800643a:	4293      	cmp	r3, r2
 800643c:	d3f7      	bcc.n	800642e <MicroVsnprintf+0x156>
  return static_cast<int>(FastUInt32ToBufferLeft(i, output, 10) - output);
 800643e:	1b45      	subs	r5, r0, r5
  while (*current != '\0' && output_index < usable_length) {
 8006440:	f898 3002 	ldrb.w	r3, [r8, #2]
          output_index +=
 8006444:	442c      	add	r4, r5
          current++;
 8006446:	f108 0802 	add.w	r8, r8, #2
          break;
 800644a:	e767      	b.n	800631c <MicroVsnprintf+0x44>
          while (string_idx + output_index < usable_length &&
 800644c:	45a2      	cmp	sl, r4
          char* string = va_arg(args, char*);
 800644e:	f857 3b04 	ldr.w	r3, [r7], #4
          while (string_idx + output_index < usable_length &&
 8006452:	dd11      	ble.n	8006478 <MicroVsnprintf+0x1a0>
 8006454:	9a02      	ldr	r2, [sp, #8]
 8006456:	1e61      	subs	r1, r4, #1
 8006458:	1b10      	subs	r0, r2, r4
 800645a:	eb03 0050 	add.w	r0, r3, r0, lsr #1
 800645e:	4459      	add	r1, fp
 8006460:	3b01      	subs	r3, #1
 8006462:	e005      	b.n	8006470 <MicroVsnprintf+0x198>
 8006464:	4298      	cmp	r0, r3
            output[output_index++] = string[string_idx++];
 8006466:	f801 2f01 	strb.w	r2, [r1, #1]!
 800646a:	f104 0401 	add.w	r4, r4, #1
          while (string_idx + output_index < usable_length &&
 800646e:	d003      	beq.n	8006478 <MicroVsnprintf+0x1a0>
                 string[string_idx] != '\0') {
 8006470:	f813 2f01 	ldrb.w	r2, [r3, #1]!
          while (string_idx + output_index < usable_length &&
 8006474:	2a00      	cmp	r2, #0
 8006476:	d1f5      	bne.n	8006464 <MicroVsnprintf+0x18c>
  while (*current != '\0' && output_index < usable_length) {
 8006478:	f898 3002 	ldrb.w	r3, [r8, #2]
          current++;
 800647c:	f108 0802 	add.w	r8, r8, #2
 8006480:	e74c      	b.n	800631c <MicroVsnprintf+0x44>
          if (usable_length - output_index < kMaxFloatCharsNeeded) {
 8006482:	ebaa 0304 	sub.w	r3, sl, r4
 8006486:	ee07 3a90 	vmov	s15, r3
 800648a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800648e:	eef4 7ac8 	vcmpe.f32	s15, s16
 8006492:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006496:	f100 81a8 	bmi.w	80067ea <MicroVsnprintf+0x512>
              FormatFloat(&output[output_index], va_arg(args, double));
 800649a:	3707      	adds	r7, #7
 800649c:	f027 0707 	bic.w	r7, r7, #7
 80064a0:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 80064a4:	eb0b 0504 	add.w	r5, fp, r4
 80064a8:	9501      	str	r5, [sp, #4]
 80064aa:	f7fa fb8d 	bl	8000bc8 <__aeabi_d2f>
      ((u & exponent_mask) >> exponent_shift) - exponent_bias;
 80064ae:	f3c0 53c7 	ubfx	r3, r0, #23, #8
  if (u & sign_mask) {
 80064b2:	2800      	cmp	r0, #0
      ((u & exponent_mask) >> exponent_shift) - exponent_bias;
 80064b4:	9304      	str	r3, [sp, #16]
 80064b6:	f1a3 067f 	sub.w	r6, r3, #127	; 0x7f
  const uint32_t fraction = (u & fraction_mask);
 80064ba:	f3c0 0116 	ubfx	r1, r0, #0, #23
  if (u & sign_mask) {
 80064be:	f2c0 8136 	blt.w	800672e <MicroVsnprintf+0x456>
 80064c2:	46ae      	mov	lr, r5
  *current = 0;
 80064c4:	f04f 0300 	mov.w	r3, #0
  if (exponent == 128) {
 80064c8:	2e80      	cmp	r6, #128	; 0x80
 80064ca:	f04f 022e 	mov.w	r2, #46	; 0x2e
  *current = 0;
 80064ce:	f88e 3000 	strb.w	r3, [lr]
  if (exponent == 128) {
 80064d2:	f000 813b 	beq.w	800674c <MicroVsnprintf+0x474>
  *current = '1';
 80064d6:	4673      	mov	r3, lr
 80064d8:	f642 6231 	movw	r2, #11825	; 0x2e31
 80064dc:	f823 2b02 	strh.w	r2, [r3], #2
  *current = 0;
 80064e0:	f04f 0200 	mov.w	r2, #0
 80064e4:	f88e 2002 	strb.w	r2, [lr, #2]
  char* current_end = buffer + (kFastToBufferSize - 1);
 80064e8:	9a01      	ldr	r2, [sp, #4]
 80064ea:	322f      	adds	r2, #47	; 0x2f
 80064ec:	9203      	str	r2, [sp, #12]
  if (current_end - current <= kMaxFractionalDigits) {
 80064ee:	1ad2      	subs	r2, r2, r3
 80064f0:	2a07      	cmp	r2, #7
 80064f2:	9205      	str	r2, [sp, #20]
 80064f4:	f340 80bc 	ble.w	8006670 <MicroVsnprintf+0x398>
    *(current + i) = '0';
 80064f8:	f04f 3230 	mov.w	r2, #808464432	; 0x30303030
 80064fc:	f8ce 2003 	str.w	r2, [lr, #3]
 8006500:	f243 0230 	movw	r2, #12336	; 0x3030
 8006504:	f8ae 2007 	strh.w	r2, [lr, #7]
    scaled_fraction += (fraction >> scale_shifts[i]);
 8006508:	0d8a      	lsrs	r2, r1, #22
 800650a:	eb02 5251 	add.w	r2, r2, r1, lsr #21
 800650e:	440a      	add	r2, r1
 8006510:	eb02 5211 	add.w	r2, r2, r1, lsr #20
 8006514:	eb02 42d1 	add.w	r2, r2, r1, lsr #19
 8006518:	eb02 4291 	add.w	r2, r2, r1, lsr #18
 800651c:	eb02 4251 	add.w	r2, r2, r1, lsr #17
 8006520:	eb02 3291 	add.w	r2, r2, r1, lsr #14
 8006524:	eb02 3251 	add.w	r2, r2, r1, lsr #13
 8006528:	eb02 22d1 	add.w	r2, r2, r1, lsr #11
 800652c:	eb02 2211 	add.w	r2, r2, r1, lsr #8
 8006530:	eb02 1211 	add.w	r2, r2, r1, lsr #4
 8006534:	eb02 02d1 	add.w	r2, r2, r1, lsr #3
    *(current + i) = '0';
 8006538:	a806      	add	r0, sp, #24
    *buffer++ = character;
 800653a:	4605      	mov	r5, r0
    int32_t digit = i % base;
 800653c:	fba9 1002 	umull	r1, r0, r9, r2
 8006540:	08c0      	lsrs	r0, r0, #3
 8006542:	eb00 0180 	add.w	r1, r0, r0, lsl #2
 8006546:	eba2 0141 	sub.w	r1, r2, r1, lsl #1
 800654a:	4694      	mov	ip, r2
    i /= base;
 800654c:	4602      	mov	r2, r0
    *buffer++ = character;
 800654e:	4628      	mov	r0, r5
      character = '0' + digit;
 8006550:	3130      	adds	r1, #48	; 0x30
  } while (i > 0);
 8006552:	f1bc 0f09 	cmp.w	ip, #9
    *buffer++ = character;
 8006556:	f800 1b01 	strb.w	r1, [r0], #1
  } while (i > 0);
 800655a:	d8ee      	bhi.n	800653a <MicroVsnprintf+0x262>
  *buffer = 0;
 800655c:	f04f 0200 	mov.w	r2, #0
 8006560:	7002      	strb	r2, [r0, #0]
  while (p1 < p2) {
 8006562:	aa06      	add	r2, sp, #24
 8006564:	4295      	cmp	r5, r2
  char* p1 = start;
 8006566:	bf88      	it	hi
 8006568:	aa06      	addhi	r2, sp, #24
  while (p1 < p2) {
 800656a:	d907      	bls.n	800657c <MicroVsnprintf+0x2a4>
    char tmp = *p1;
 800656c:	7811      	ldrb	r1, [r2, #0]
    *p1++ = *p2;
 800656e:	7828      	ldrb	r0, [r5, #0]
 8006570:	f802 0b01 	strb.w	r0, [r2], #1
    *p2-- = tmp;
 8006574:	f805 1901 	strb.w	r1, [r5], #-1
  while (p1 < p2) {
 8006578:	42aa      	cmp	r2, r5
 800657a:	d3f7      	bcc.n	800656c <MicroVsnprintf+0x294>
  char* current_end = main + (main_max_length - 1);
 800657c:	9a05      	ldr	r2, [sp, #20]
  while ((*to_append != 0) && (current < current_end)) {
 800657e:	f89d 1018 	ldrb.w	r1, [sp, #24]
  char* current_end = main + (main_max_length - 1);
 8006582:	1e50      	subs	r0, r2, #1
 8006584:	4418      	add	r0, r3
  while ((*to_append != 0) && (current < current_end)) {
 8006586:	2900      	cmp	r1, #0
 8006588:	f000 8134 	beq.w	80067f4 <MicroVsnprintf+0x51c>
 800658c:	4283      	cmp	r3, r0
 800658e:	f080 8131 	bcs.w	80067f4 <MicroVsnprintf+0x51c>
 8006592:	461a      	mov	r2, r3
 8006594:	ad06      	add	r5, sp, #24
 8006596:	e001      	b.n	800659c <MicroVsnprintf+0x2c4>
 8006598:	4290      	cmp	r0, r2
 800659a:	d005      	beq.n	80065a8 <MicroVsnprintf+0x2d0>
    *current = *to_append;
 800659c:	f802 1b01 	strb.w	r1, [r2], #1
  while ((*to_append != 0) && (current < current_end)) {
 80065a0:	f815 1f01 	ldrb.w	r1, [r5, #1]!
 80065a4:	2900      	cmp	r1, #0
 80065a6:	d1f7      	bne.n	8006598 <MicroVsnprintf+0x2c0>
  int fraction_digits = current - previous;
 80065a8:	1ad0      	subs	r0, r2, r3
  *current = '0';
 80065aa:	f04f 0c30 	mov.w	ip, #48	; 0x30
  if (leading_zeros != 0) {
 80065ae:	f1d0 0107 	rsbs	r1, r0, #7
  *current = '0';
 80065b2:	f882 c000 	strb.w	ip, [r2]
  if (leading_zeros != 0) {
 80065b6:	d002      	beq.n	80065be <MicroVsnprintf+0x2e6>
 80065b8:	e109      	b.n	80067ce <MicroVsnprintf+0x4f6>
  while (*(current - 1) == '0' && (current - 1) > previous) {
 80065ba:	4293      	cmp	r3, r2
 80065bc:	d204      	bcs.n	80065c8 <MicroVsnprintf+0x2f0>
 80065be:	4611      	mov	r1, r2
 80065c0:	f812 0d01 	ldrb.w	r0, [r2, #-1]!
 80065c4:	2830      	cmp	r0, #48	; 0x30
 80065c6:	d0f8      	beq.n	80065ba <MicroVsnprintf+0x2e2>
  char* current_end = main + (main_max_length - 1);
 80065c8:	9b03      	ldr	r3, [sp, #12]
 80065ca:	f103 3cff 	add.w	ip, r3, #4294967295	; 0xffffffff
  while ((*to_append != 0) && (current < current_end)) {
 80065ce:	4561      	cmp	r1, ip
 80065d0:	f080 8117 	bcs.w	8006802 <MicroVsnprintf+0x52a>
    *current = *to_append;
 80065d4:	460a      	mov	r2, r1
 80065d6:	232a      	movs	r3, #42	; 0x2a
 80065d8:	f802 3b01 	strb.w	r3, [r2], #1
    ++to_append;
 80065dc:	488c      	ldr	r0, [pc, #560]	; (8006810 <MicroVsnprintf+0x538>)
  while ((*to_append != 0) && (current < current_end)) {
 80065de:	2132      	movs	r1, #50	; 0x32
 80065e0:	e000      	b.n	80065e4 <MicroVsnprintf+0x30c>
    ++current;
 80065e2:	461a      	mov	r2, r3
  while ((*to_append != 0) && (current < current_end)) {
 80065e4:	4562      	cmp	r2, ip
    *current = *to_append;
 80065e6:	4613      	mov	r3, r2
  while ((*to_append != 0) && (current < current_end)) {
 80065e8:	f000 80dd 	beq.w	80067a6 <MicroVsnprintf+0x4ce>
    *current = *to_append;
 80065ec:	f803 1b01 	strb.w	r1, [r3], #1
  while ((*to_append != 0) && (current < current_end)) {
 80065f0:	f810 1f01 	ldrb.w	r1, [r0, #1]!
 80065f4:	2900      	cmp	r1, #0
 80065f6:	d1f4      	bne.n	80065e2 <MicroVsnprintf+0x30a>
  current = StrCatInt32(current, (current_end - current), exponent);
 80065f8:	9903      	ldr	r1, [sp, #12]
 80065fa:	eba1 0c03 	sub.w	ip, r1, r3
  char* current_end = main + (main_max_length - 1);
 80065fe:	4494      	add	ip, r2
  *current = 0;
 8006600:	f04f 0200 	mov.w	r2, #0
  if (i < 0) {
 8006604:	2e00      	cmp	r6, #0
  *current = 0;
 8006606:	701a      	strb	r2, [r3, #0]
  if (i < 0) {
 8006608:	f2c0 80d7 	blt.w	80067ba <MicroVsnprintf+0x4e2>
 800660c:	ad06      	add	r5, sp, #24
    *buffer++ = '-';
 800660e:	4629      	mov	r1, r5
    *buffer++ = character;
 8006610:	4608      	mov	r0, r1
    int32_t digit = i % base;
 8006612:	fba9 2106 	umull	r2, r1, r9, r6
 8006616:	08c9      	lsrs	r1, r1, #3
 8006618:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 800661c:	eba6 0242 	sub.w	r2, r6, r2, lsl #1
 8006620:	46b6      	mov	lr, r6
    i /= base;
 8006622:	460e      	mov	r6, r1
    *buffer++ = character;
 8006624:	4601      	mov	r1, r0
      character = '0' + digit;
 8006626:	3230      	adds	r2, #48	; 0x30
  } while (i > 0);
 8006628:	f1be 0f09 	cmp.w	lr, #9
    *buffer++ = character;
 800662c:	f801 2b01 	strb.w	r2, [r1], #1
  } while (i > 0);
 8006630:	d8ee      	bhi.n	8006610 <MicroVsnprintf+0x338>
  *buffer = 0;
 8006632:	f04f 0200 	mov.w	r2, #0
  while (p1 < p2) {
 8006636:	42a8      	cmp	r0, r5
  *buffer = 0;
 8006638:	700a      	strb	r2, [r1, #0]
  while (p1 < p2) {
 800663a:	d907      	bls.n	800664c <MicroVsnprintf+0x374>
    char tmp = *p1;
 800663c:	782a      	ldrb	r2, [r5, #0]
    *p1++ = *p2;
 800663e:	7801      	ldrb	r1, [r0, #0]
 8006640:	f805 1b01 	strb.w	r1, [r5], #1
    *p2-- = tmp;
 8006644:	f800 2901 	strb.w	r2, [r0], #-1
  while (p1 < p2) {
 8006648:	4285      	cmp	r5, r0
 800664a:	d3f7      	bcc.n	800663c <MicroVsnprintf+0x364>
  while ((*to_append != 0) && (current < current_end)) {
 800664c:	f89d 2018 	ldrb.w	r2, [sp, #24]
 8006650:	b15a      	cbz	r2, 800666a <MicroVsnprintf+0x392>
 8006652:	4563      	cmp	r3, ip
 8006654:	d209      	bcs.n	800666a <MicroVsnprintf+0x392>
 8006656:	a906      	add	r1, sp, #24
 8006658:	e001      	b.n	800665e <MicroVsnprintf+0x386>
 800665a:	4563      	cmp	r3, ip
 800665c:	d005      	beq.n	800666a <MicroVsnprintf+0x392>
    *current = *to_append;
 800665e:	f803 2b01 	strb.w	r2, [r3], #1
  while ((*to_append != 0) && (current < current_end)) {
 8006662:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8006666:	2a00      	cmp	r2, #0
 8006668:	d1f7      	bne.n	800665a <MicroVsnprintf+0x382>
  *current = 0;
 800666a:	f04f 0200 	mov.w	r2, #0
 800666e:	701a      	strb	r2, [r3, #0]
  return static_cast<int>(FastFloatToBufferLeft(i, output) - output);
 8006670:	9a01      	ldr	r2, [sp, #4]
 8006672:	1a9b      	subs	r3, r3, r2
          output_index +=
 8006674:	441c      	add	r4, r3
          current++;
 8006676:	f108 0802 	add.w	r8, r8, #2
  while (*current != '\0' && output_index < usable_length) {
 800667a:	f898 3000 	ldrb.w	r3, [r8]
          break;
 800667e:	e64d      	b.n	800631c <MicroVsnprintf+0x44>
          if (usable_length - output_index < kMaxIntCharsNeeded) {
 8006680:	ebaa 0304 	sub.w	r3, sl, r4
 8006684:	2b0a      	cmp	r3, #10
 8006686:	f340 80b0 	ble.w	80067ea <MicroVsnprintf+0x512>
              FormatInt32(&output[output_index], va_arg(args, int32_t));
 800668a:	f857 1b04 	ldr.w	r1, [r7], #4
  if (i < 0) {
 800668e:	2900      	cmp	r1, #0
              FormatInt32(&output[output_index], va_arg(args, int32_t));
 8006690:	eb0b 0c04 	add.w	ip, fp, r4
  if (i < 0) {
 8006694:	db6d      	blt.n	8006772 <MicroVsnprintf+0x49a>
              FormatInt32(&output[output_index], va_arg(args, int32_t));
 8006696:	4660      	mov	r0, ip
 8006698:	4605      	mov	r5, r0
    int32_t digit = i % base;
 800669a:	fba9 3201 	umull	r3, r2, r9, r1
 800669e:	08d2      	lsrs	r2, r2, #3
 80066a0:	eb02 0382 	add.w	r3, r2, r2, lsl #2
 80066a4:	eba1 0343 	sub.w	r3, r1, r3, lsl #1
 80066a8:	460e      	mov	r6, r1
      character = '0' + digit;
 80066aa:	3330      	adds	r3, #48	; 0x30
  } while (i > 0);
 80066ac:	2e09      	cmp	r6, #9
    i /= base;
 80066ae:	4611      	mov	r1, r2
 80066b0:	462a      	mov	r2, r5
    *buffer++ = character;
 80066b2:	f805 3b01 	strb.w	r3, [r5], #1
  } while (i > 0);
 80066b6:	d8f0      	bhi.n	800669a <MicroVsnprintf+0x3c2>
  *buffer = 0;
 80066b8:	f04f 0300 	mov.w	r3, #0
  while (p1 < p2) {
 80066bc:	4282      	cmp	r2, r0
  *buffer = 0;
 80066be:	702b      	strb	r3, [r5, #0]
  while (p1 < p2) {
 80066c0:	d907      	bls.n	80066d2 <MicroVsnprintf+0x3fa>
    char tmp = *p1;
 80066c2:	7803      	ldrb	r3, [r0, #0]
    *p1++ = *p2;
 80066c4:	7811      	ldrb	r1, [r2, #0]
 80066c6:	f800 1b01 	strb.w	r1, [r0], #1
    *p2-- = tmp;
 80066ca:	f802 3901 	strb.w	r3, [r2], #-1
  while (p1 < p2) {
 80066ce:	4290      	cmp	r0, r2
 80066d0:	d3f7      	bcc.n	80066c2 <MicroVsnprintf+0x3ea>
  return static_cast<int>(FastInt32ToBufferLeft(i, output) - output);
 80066d2:	eba5 0c0c 	sub.w	ip, r5, ip
  while (*current != '\0' && output_index < usable_length) {
 80066d6:	f898 3002 	ldrb.w	r3, [r8, #2]
          output_index +=
 80066da:	4464      	add	r4, ip
          current++;
 80066dc:	f108 0802 	add.w	r8, r8, #2
          break;
 80066e0:	e61c      	b.n	800631c <MicroVsnprintf+0x44>
  } while (i > 0);
 80066e2:	2a0f      	cmp	r2, #15
    *buffer++ = character;
 80066e4:	f801 5b01 	strb.w	r5, [r1], #1
  } while (i > 0);
 80066e8:	d90a      	bls.n	8006700 <MicroVsnprintf+0x428>
 80066ea:	460b      	mov	r3, r1
    i /= base;
 80066ec:	4602      	mov	r2, r0
 80066ee:	e66a      	b.n	80063c6 <MicroVsnprintf+0xee>
          output[output_index++] = *current++;
 80066f0:	f80b 3004 	strb.w	r3, [fp, r4]
 80066f4:	f108 0802 	add.w	r8, r8, #2
  while (*current != '\0' && output_index < usable_length) {
 80066f8:	f898 3000 	ldrb.w	r3, [r8]
          output[output_index++] = *current++;
 80066fc:	3401      	adds	r4, #1
          break;
 80066fe:	e60d      	b.n	800631c <MicroVsnprintf+0x44>
  *buffer = 0;
 8006700:	f04f 0200 	mov.w	r2, #0
  while (p1 < p2) {
 8006704:	459e      	cmp	lr, r3
  *buffer = 0;
 8006706:	700a      	strb	r2, [r1, #0]
  while (p1 < p2) {
 8006708:	bf38      	it	cc
 800670a:	4672      	movcc	r2, lr
 800670c:	d207      	bcs.n	800671e <MicroVsnprintf+0x446>
    char tmp = *p1;
 800670e:	7810      	ldrb	r0, [r2, #0]
    *p1++ = *p2;
 8006710:	781d      	ldrb	r5, [r3, #0]
 8006712:	f802 5b01 	strb.w	r5, [r2], #1
    *p2-- = tmp;
 8006716:	f803 0901 	strb.w	r0, [r3], #-1
  while (p1 < p2) {
 800671a:	429a      	cmp	r2, r3
 800671c:	d3f7      	bcc.n	800670e <MicroVsnprintf+0x436>
  return static_cast<int>(FastUInt32ToBufferLeft(i, output, 16) - output);
 800671e:	eba1 0e0e 	sub.w	lr, r1, lr
  while (*current != '\0' && output_index < usable_length) {
 8006722:	f898 3002 	ldrb.w	r3, [r8, #2]
          output_index +=
 8006726:	4474      	add	r4, lr
          current++;
 8006728:	f108 0802 	add.w	r8, r8, #2
          break;
 800672c:	e5f6      	b.n	800631c <MicroVsnprintf+0x44>
    *current = '-';
 800672e:	f04f 032d 	mov.w	r3, #45	; 0x2d
    current += 1;
 8006732:	f105 0e01 	add.w	lr, r5, #1
    *current = '-';
 8006736:	f80b 3004 	strb.w	r3, [fp, r4]
  if (exponent == 128) {
 800673a:	2e80      	cmp	r6, #128	; 0x80
  *current = 0;
 800673c:	f04f 0300 	mov.w	r3, #0
 8006740:	f04f 022d 	mov.w	r2, #45	; 0x2d
 8006744:	f88e 3000 	strb.w	r3, [lr]
  if (exponent == 128) {
 8006748:	f47f aec5 	bne.w	80064d6 <MicroVsnprintf+0x1fe>
  char* current_end = main + (main_max_length - 1);
 800674c:	4472      	add	r2, lr
    *current = *to_append;
 800674e:	4673      	mov	r3, lr
    if (fraction == 0) {
 8006750:	b9b9      	cbnz	r1, 8006782 <MicroVsnprintf+0x4aa>
  while ((*to_append != 0) && (current < current_end)) {
 8006752:	4596      	cmp	lr, r2
 8006754:	d289      	bcs.n	800666a <MicroVsnprintf+0x392>
    *current = *to_append;
 8006756:	2149      	movs	r1, #73	; 0x49
    ++to_append;
 8006758:	482e      	ldr	r0, [pc, #184]	; (8006814 <MicroVsnprintf+0x53c>)
    *current = *to_append;
 800675a:	f803 1b01 	strb.w	r1, [r3], #1
  while ((*to_append != 0) && (current < current_end)) {
 800675e:	216e      	movs	r1, #110	; 0x6e
 8006760:	429a      	cmp	r2, r3
 8006762:	d082      	beq.n	800666a <MicroVsnprintf+0x392>
    *current = *to_append;
 8006764:	f803 1b01 	strb.w	r1, [r3], #1
  while ((*to_append != 0) && (current < current_end)) {
 8006768:	f810 1f01 	ldrb.w	r1, [r0, #1]!
 800676c:	2900      	cmp	r1, #0
 800676e:	d1f7      	bne.n	8006760 <MicroVsnprintf+0x488>
 8006770:	e77b      	b.n	800666a <MicroVsnprintf+0x392>
    *buffer++ = '-';
 8006772:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8006776:	f80b 3004 	strb.w	r3, [fp, r4]
    u = -u;
 800677a:	4249      	negs	r1, r1
    *buffer++ = '-';
 800677c:	f10c 0001 	add.w	r0, ip, #1
    u = -u;
 8006780:	e78a      	b.n	8006698 <MicroVsnprintf+0x3c0>
  while ((*to_append != 0) && (current < current_end)) {
 8006782:	4596      	cmp	lr, r2
 8006784:	f4bf af71 	bcs.w	800666a <MicroVsnprintf+0x392>
    *current = *to_append;
 8006788:	214e      	movs	r1, #78	; 0x4e
    ++to_append;
 800678a:	4823      	ldr	r0, [pc, #140]	; (8006818 <MicroVsnprintf+0x540>)
    *current = *to_append;
 800678c:	f803 1b01 	strb.w	r1, [r3], #1
  while ((*to_append != 0) && (current < current_end)) {
 8006790:	2161      	movs	r1, #97	; 0x61
 8006792:	429a      	cmp	r2, r3
 8006794:	f43f af69 	beq.w	800666a <MicroVsnprintf+0x392>
    *current = *to_append;
 8006798:	f803 1b01 	strb.w	r1, [r3], #1
  while ((*to_append != 0) && (current < current_end)) {
 800679c:	f810 1f01 	ldrb.w	r1, [r0, #1]!
 80067a0:	2900      	cmp	r1, #0
 80067a2:	d1f6      	bne.n	8006792 <MicroVsnprintf+0x4ba>
 80067a4:	e761      	b.n	800666a <MicroVsnprintf+0x392>
  char* current_end = main + (main_max_length - 1);
 80067a6:	9b03      	ldr	r3, [sp, #12]
 80067a8:	f103 3cff 	add.w	ip, r3, #4294967295	; 0xffffffff
 80067ac:	4613      	mov	r3, r2
  if (i < 0) {
 80067ae:	2e00      	cmp	r6, #0
  *current = 0;
 80067b0:	f04f 0200 	mov.w	r2, #0
 80067b4:	701a      	strb	r2, [r3, #0]
  if (i < 0) {
 80067b6:	f6bf af29 	bge.w	800660c <MicroVsnprintf+0x334>
    *buffer++ = '-';
 80067ba:	f04f 022d 	mov.w	r2, #45	; 0x2d
 80067be:	f88d 2018 	strb.w	r2, [sp, #24]
    u = -u;
 80067c2:	9a04      	ldr	r2, [sp, #16]
    *buffer++ = '-';
 80067c4:	f10d 0519 	add.w	r5, sp, #25
    u = -u;
 80067c8:	f1c2 067f 	rsb	r6, r2, #127	; 0x7f
 80067cc:	e71f      	b.n	800660e <MicroVsnprintf+0x336>
    for (int i = 0; i < fraction_digits; i++) {
 80067ce:	2800      	cmp	r0, #0
 80067d0:	dd1c      	ble.n	800680c <MicroVsnprintf+0x534>
 80067d2:	4411      	add	r1, r2
 80067d4:	1a10      	subs	r0, r2, r0
      *(current + leading_zeros) = *current;
 80067d6:	f812 5d01 	ldrb.w	r5, [r2, #-1]!
 80067da:	f801 5d01 	strb.w	r5, [r1, #-1]!
    for (int i = 0; i < fraction_digits; i++) {
 80067de:	4290      	cmp	r0, r2
      *current = '0';
 80067e0:	f882 c000 	strb.w	ip, [r2]
    for (int i = 0; i < fraction_digits; i++) {
 80067e4:	d1f7      	bne.n	80067d6 <MicroVsnprintf+0x4fe>
    current += kMaxFractionalDigits;
 80067e6:	1dc2      	adds	r2, r0, #7
 80067e8:	e6e9      	b.n	80065be <MicroVsnprintf+0x2e6>
            output[output_index++] = '\0';
 80067ea:	2300      	movs	r3, #0
 80067ec:	f80b 3004 	strb.w	r3, [fp, r4]
 80067f0:	1c60      	adds	r0, r4, #1
            return output_index;
 80067f2:	e59b      	b.n	800632c <MicroVsnprintf+0x54>
  *current = '0';
 80067f4:	2230      	movs	r2, #48	; 0x30
 80067f6:	f88e 2002 	strb.w	r2, [lr, #2]
  current += 1;
 80067fa:	4618      	mov	r0, r3
 80067fc:	e7f3      	b.n	80067e6 <MicroVsnprintf+0x50e>
  while (*current != '\0' && output_index < usable_length) {
 80067fe:	2001      	movs	r0, #1
 8006800:	e591      	b.n	8006326 <MicroVsnprintf+0x4e>
  *current = 0;
 8006802:	f04f 0300 	mov.w	r3, #0
 8006806:	700b      	strb	r3, [r1, #0]
 8006808:	460b      	mov	r3, r1
 800680a:	e6f9      	b.n	8006600 <MicroVsnprintf+0x328>
    for (int i = 0; i < fraction_digits; i++) {
 800680c:	4610      	mov	r0, r2
 800680e:	e7ea      	b.n	80067e6 <MicroVsnprintf+0x50e>
 8006810:	080163b9 	.word	0x080163b9
 8006814:	080163b1 	.word	0x080163b1
 8006818:	080163b5 	.word	0x080163b5
 800681c:	cccccccd 	.word	0xcccccccd

08006820 <_ZN6tflite12ElementCountERK14TfLiteIntArray>:
#include "tensorflow/lite/c/common.h"
#include "tensorflow/lite/kernels/op_macros.h"

namespace tflite {

int ElementCount(const TfLiteIntArray& dims) {
 8006820:	b410      	push	{r4}
  int result = 1;
  for (int i = 0; i < dims.size; ++i) {
 8006822:	6804      	ldr	r4, [r0, #0]
 8006824:	2c00      	cmp	r4, #0
 8006826:	dd0c      	ble.n	8006842 <_ZN6tflite12ElementCountERK14TfLiteIntArray+0x22>
 8006828:	4602      	mov	r2, r0
 800682a:	2300      	movs	r3, #0
  int result = 1;
 800682c:	2001      	movs	r0, #1
    result *= dims.data[i];
 800682e:	f852 1f04 	ldr.w	r1, [r2, #4]!
  for (int i = 0; i < dims.size; ++i) {
 8006832:	3301      	adds	r3, #1
 8006834:	42a3      	cmp	r3, r4
    result *= dims.data[i];
 8006836:	fb01 f000 	mul.w	r0, r1, r0
  for (int i = 0; i < dims.size; ++i) {
 800683a:	d1f8      	bne.n	800682e <_ZN6tflite12ElementCountERK14TfLiteIntArray+0xe>
  }
  return result;
}
 800683c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006840:	4770      	bx	lr
  int result = 1;
 8006842:	2001      	movs	r0, #1
}
 8006844:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006848:	4770      	bx	lr
 800684a:	bf00      	nop

0800684c <_ZN6tflite21SimpleMemoryAllocatorD1Ev>:
      sizeof(SimpleMemoryAllocator), alignof(SimpleMemoryAllocator));
  // Use the default copy constructor to populate internal states.
  return new (allocator_buffer) SimpleMemoryAllocator(tmp);
}

SimpleMemoryAllocator::~SimpleMemoryAllocator() {}
 800684c:	4770      	bx	lr
 800684e:	bf00      	nop

08006850 <_ZN6tflite21SimpleMemoryAllocator20ResetTempAllocationsEv>:
  }
  temp_ = aligned_result + size;
  return aligned_result;
}

void SimpleMemoryAllocator::ResetTempAllocations() { temp_ = head_; }
 8006850:	6903      	ldr	r3, [r0, #16]
 8006852:	6183      	str	r3, [r0, #24]
 8006854:	4770      	bx	lr
 8006856:	bf00      	nop

08006858 <_ZN6tflite21SimpleMemoryAllocatorD0Ev>:
SimpleMemoryAllocator::~SimpleMemoryAllocator() {}
 8006858:	b510      	push	{r4, lr}
 800685a:	211c      	movs	r1, #28
 800685c:	4604      	mov	r4, r0
 800685e:	f00a f93d 	bl	8010adc <_ZdlPvj>
 8006862:	4620      	mov	r0, r4
 8006864:	bd10      	pop	{r4, pc}
 8006866:	bf00      	nop

08006868 <_ZN6tflite21SimpleMemoryAllocator12AllocateTempEjj>:
uint8_t* SimpleMemoryAllocator::AllocateTemp(size_t size, size_t alignment) {
 8006868:	b530      	push	{r4, r5, lr}
 800686a:	4605      	mov	r5, r0
 800686c:	460c      	mov	r4, r1
  uint8_t* const aligned_result = AlignPointerUp(temp_, alignment);
 800686e:	6980      	ldr	r0, [r0, #24]
uint8_t* SimpleMemoryAllocator::AllocateTemp(size_t size, size_t alignment) {
 8006870:	b083      	sub	sp, #12
  uint8_t* const aligned_result = AlignPointerUp(temp_, alignment);
 8006872:	4611      	mov	r1, r2
 8006874:	f7fd feac 	bl	80045d0 <_ZN6tflite14AlignPointerUpEPhj>
  const size_t available_memory = tail_ - aligned_result;
 8006878:	696b      	ldr	r3, [r5, #20]
 800687a:	1a1b      	subs	r3, r3, r0
  if (available_memory < size) {
 800687c:	42a3      	cmp	r3, r4
 800687e:	d303      	bcc.n	8006888 <_ZN6tflite21SimpleMemoryAllocator12AllocateTempEjj+0x20>
  temp_ = aligned_result + size;
 8006880:	4404      	add	r4, r0
 8006882:	61ac      	str	r4, [r5, #24]
}
 8006884:	b003      	add	sp, #12
 8006886:	bd30      	pop	{r4, r5, pc}
    TF_LITE_REPORT_ERROR(error_reporter_,
 8006888:	1ae2      	subs	r2, r4, r3
 800688a:	6868      	ldr	r0, [r5, #4]
 800688c:	4903      	ldr	r1, [pc, #12]	; (800689c <_ZN6tflite21SimpleMemoryAllocator12AllocateTempEjj+0x34>)
 800688e:	9200      	str	r2, [sp, #0]
 8006890:	4622      	mov	r2, r4
 8006892:	f7fc ff87 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return nullptr;
 8006896:	2000      	movs	r0, #0
 8006898:	e7f4      	b.n	8006884 <_ZN6tflite21SimpleMemoryAllocator12AllocateTempEjj+0x1c>
 800689a:	bf00      	nop
 800689c:	080163bc 	.word	0x080163bc

080068a0 <_ZN6tflite21SimpleMemoryAllocator16AllocateFromTailEjj>:
                                                 size_t alignment) {
 80068a0:	b530      	push	{r4, r5, lr}
 80068a2:	4604      	mov	r4, r0
  uint8_t* const aligned_result = AlignPointerDown(tail_ - size, alignment);
 80068a4:	6940      	ldr	r0, [r0, #20]
                                                 size_t alignment) {
 80068a6:	460d      	mov	r5, r1
 80068a8:	b083      	sub	sp, #12
  uint8_t* const aligned_result = AlignPointerDown(tail_ - size, alignment);
 80068aa:	4611      	mov	r1, r2
 80068ac:	1b40      	subs	r0, r0, r5
 80068ae:	f7fd fe97 	bl	80045e0 <_ZN6tflite16AlignPointerDownEPhj>
  if (aligned_result < head_) {
 80068b2:	6923      	ldr	r3, [r4, #16]
 80068b4:	4283      	cmp	r3, r0
  tail_ = aligned_result;
 80068b6:	bf98      	it	ls
 80068b8:	6160      	strls	r0, [r4, #20]
  if (aligned_result < head_) {
 80068ba:	d801      	bhi.n	80068c0 <_ZN6tflite21SimpleMemoryAllocator16AllocateFromTailEjj+0x20>
}
 80068bc:	b003      	add	sp, #12
 80068be:	bd30      	pop	{r4, r5, pc}
    const size_t missing_memory = head_ - aligned_result;
 80068c0:	1a1b      	subs	r3, r3, r0
    TF_LITE_REPORT_ERROR(error_reporter_,
 80068c2:	4904      	ldr	r1, [pc, #16]	; (80068d4 <_ZN6tflite21SimpleMemoryAllocator16AllocateFromTailEjj+0x34>)
 80068c4:	6860      	ldr	r0, [r4, #4]
 80068c6:	9300      	str	r3, [sp, #0]
 80068c8:	462a      	mov	r2, r5
 80068ca:	1aeb      	subs	r3, r5, r3
 80068cc:	f7fc ff6a 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return nullptr;
 80068d0:	2000      	movs	r0, #0
 80068d2:	e7f3      	b.n	80068bc <_ZN6tflite21SimpleMemoryAllocator16AllocateFromTailEjj+0x1c>
 80068d4:	08016408 	.word	0x08016408

080068d8 <_ZN6tflite21SimpleMemoryAllocator17SetHeadBufferSizeEjj>:
                                                      size_t alignment) {
 80068d8:	b530      	push	{r4, r5, lr}
 80068da:	4604      	mov	r4, r0
  if (head_ != temp_) {
 80068dc:	6900      	ldr	r0, [r0, #16]
 80068de:	69a3      	ldr	r3, [r4, #24]
 80068e0:	4298      	cmp	r0, r3
                                                      size_t alignment) {
 80068e2:	b083      	sub	sp, #12
  if (head_ != temp_) {
 80068e4:	d006      	beq.n	80068f4 <_ZN6tflite21SimpleMemoryAllocator17SetHeadBufferSizeEjj+0x1c>
    TF_LITE_REPORT_ERROR(
 80068e6:	490f      	ldr	r1, [pc, #60]	; (8006924 <_ZN6tflite21SimpleMemoryAllocator17SetHeadBufferSizeEjj+0x4c>)
 80068e8:	6860      	ldr	r0, [r4, #4]
 80068ea:	f7fc ff5b 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
 80068ee:	2001      	movs	r0, #1
}
 80068f0:	b003      	add	sp, #12
 80068f2:	bd30      	pop	{r4, r5, pc}
 80068f4:	460d      	mov	r5, r1
  uint8_t* const aligned_result = AlignPointerUp(buffer_head_, alignment);
 80068f6:	68a0      	ldr	r0, [r4, #8]
 80068f8:	4611      	mov	r1, r2
 80068fa:	f7fd fe69 	bl	80045d0 <_ZN6tflite14AlignPointerUpEPhj>
  const size_t available_memory = tail_ - aligned_result;
 80068fe:	6963      	ldr	r3, [r4, #20]
 8006900:	1a1b      	subs	r3, r3, r0
  if (available_memory < size) {
 8006902:	429d      	cmp	r5, r3
 8006904:	d805      	bhi.n	8006912 <_ZN6tflite21SimpleMemoryAllocator17SetHeadBufferSizeEjj+0x3a>
  head_ = aligned_result + size;
 8006906:	4428      	add	r0, r5
 8006908:	6120      	str	r0, [r4, #16]
  temp_ = head_;
 800690a:	61a0      	str	r0, [r4, #24]
  return kTfLiteOk;
 800690c:	2000      	movs	r0, #0
}
 800690e:	b003      	add	sp, #12
 8006910:	bd30      	pop	{r4, r5, pc}
    TF_LITE_REPORT_ERROR(
 8006912:	1aea      	subs	r2, r5, r3
 8006914:	6860      	ldr	r0, [r4, #4]
 8006916:	4904      	ldr	r1, [pc, #16]	; (8006928 <_ZN6tflite21SimpleMemoryAllocator17SetHeadBufferSizeEjj+0x50>)
 8006918:	9200      	str	r2, [sp, #0]
 800691a:	462a      	mov	r2, r5
 800691c:	f7fc ff42 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
 8006920:	2001      	movs	r0, #1
 8006922:	e7e5      	b.n	80068f0 <_ZN6tflite21SimpleMemoryAllocator17SetHeadBufferSizeEjj+0x18>
 8006924:	08016454 	.word	0x08016454
 8006928:	080164ac 	.word	0x080164ac

0800692c <_ZN6tflite21SimpleMemoryAllocator6CreateEPNS_13ErrorReporterEPhj>:
    ErrorReporter* error_reporter, uint8_t* buffer_head, size_t buffer_size) {
 800692c:	b570      	push	{r4, r5, r6, lr}
 800692e:	b082      	sub	sp, #8
  TFLITE_DCHECK(error_reporter != nullptr);
 8006930:	b1a0      	cbz	r0, 800695c <_ZN6tflite21SimpleMemoryAllocator6CreateEPNS_13ErrorReporterEPhj+0x30>
  TFLITE_DCHECK(buffer_head != nullptr);
 8006932:	460c      	mov	r4, r1
 8006934:	b191      	cbz	r1, 800695c <_ZN6tflite21SimpleMemoryAllocator6CreateEPNS_13ErrorReporterEPhj+0x30>
    : SimpleMemoryAllocator(error_reporter, buffer, buffer + buffer_size) {}
 8006936:	188d      	adds	r5, r1, r2
 8006938:	4606      	mov	r6, r0
  uint8_t* const aligned_result = AlignPointerDown(tail_ - size, alignment);
 800693a:	2104      	movs	r1, #4
 800693c:	f1a5 001c 	sub.w	r0, r5, #28
 8006940:	f7fd fe4e 	bl	80045e0 <_ZN6tflite16AlignPointerDownEPhj>
  if (aligned_result < head_) {
 8006944:	4284      	cmp	r4, r0
 8006946:	d80b      	bhi.n	8006960 <_ZN6tflite21SimpleMemoryAllocator6CreateEPNS_13ErrorReporterEPhj+0x34>
namespace tflite {

// TODO(petewarden): This allocator never frees up or reuses  any memory, even
// though we have enough information about lifetimes of the tensors to do so.
// This makes it pretty wasteful, so we should use a more intelligent method.
class SimpleMemoryAllocator {
 8006948:	4a0c      	ldr	r2, [pc, #48]	; (800697c <_ZN6tflite21SimpleMemoryAllocator6CreateEPNS_13ErrorReporterEPhj+0x50>)
 800694a:	6002      	str	r2, [r0, #0]
 800694c:	e9c0 6401 	strd	r6, r4, [r0, #4]
 8006950:	e9c0 5403 	strd	r5, r4, [r0, #12]
 8006954:	e9c0 0405 	strd	r0, r4, [r0, #20]
}
 8006958:	b002      	add	sp, #8
 800695a:	bd70      	pop	{r4, r5, r6, pc}
  TFLITE_DCHECK(error_reporter != nullptr);
 800695c:	f00a fb9a 	bl	8011094 <abort>
    const size_t missing_memory = head_ - aligned_result;
 8006960:	1a23      	subs	r3, r4, r0
    TF_LITE_REPORT_ERROR(error_reporter_,
 8006962:	9300      	str	r3, [sp, #0]
 8006964:	4906      	ldr	r1, [pc, #24]	; (8006980 <_ZN6tflite21SimpleMemoryAllocator6CreateEPNS_13ErrorReporterEPhj+0x54>)
 8006966:	f1c3 031c 	rsb	r3, r3, #28
 800696a:	221c      	movs	r2, #28
 800696c:	4630      	mov	r0, r6
 800696e:	f7fc ff19 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
 8006972:	2300      	movs	r3, #0
 8006974:	4a01      	ldr	r2, [pc, #4]	; (800697c <_ZN6tflite21SimpleMemoryAllocator6CreateEPNS_13ErrorReporterEPhj+0x50>)
 8006976:	601a      	str	r2, [r3, #0]
 8006978:	deff      	udf	#255	; 0xff
 800697a:	bf00      	nop
 800697c:	080164f8 	.word	0x080164f8
 8006980:	08016408 	.word	0x08016408

08006984 <_ZNK6tflite21SimpleMemoryAllocator13GetHeadBufferEv>:

uint8_t* SimpleMemoryAllocator::GetHeadBuffer() const { return buffer_head_; }
 8006984:	6880      	ldr	r0, [r0, #8]
 8006986:	4770      	bx	lr

08006988 <_ZNK6tflite21SimpleMemoryAllocator18GetAvailableMemoryEj>:

size_t SimpleMemoryAllocator::GetTailUsedBytes() const {
  return buffer_tail_ - tail_;
}

size_t SimpleMemoryAllocator::GetAvailableMemory(size_t alignment) const {
 8006988:	b538      	push	{r3, r4, r5, lr}
 800698a:	4604      	mov	r4, r0
  uint8_t* const aligned_temp = AlignPointerUp(temp_, alignment);
 800698c:	6980      	ldr	r0, [r0, #24]
size_t SimpleMemoryAllocator::GetAvailableMemory(size_t alignment) const {
 800698e:	460d      	mov	r5, r1
  uint8_t* const aligned_temp = AlignPointerUp(temp_, alignment);
 8006990:	f7fd fe1e 	bl	80045d0 <_ZN6tflite14AlignPointerUpEPhj>
  uint8_t* const aligned_tail = AlignPointerDown(tail_, alignment);
 8006994:	4629      	mov	r1, r5
  uint8_t* const aligned_temp = AlignPointerUp(temp_, alignment);
 8006996:	4603      	mov	r3, r0
  uint8_t* const aligned_tail = AlignPointerDown(tail_, alignment);
 8006998:	6960      	ldr	r0, [r4, #20]
  uint8_t* const aligned_temp = AlignPointerUp(temp_, alignment);
 800699a:	461c      	mov	r4, r3
  uint8_t* const aligned_tail = AlignPointerDown(tail_, alignment);
 800699c:	f7fd fe20 	bl	80045e0 <_ZN6tflite16AlignPointerDownEPhj>
  return aligned_tail - aligned_temp;
}
 80069a0:	1b00      	subs	r0, r0, r4
 80069a2:	bd38      	pop	{r3, r4, r5, pc}

080069a4 <DebugLog>:
#include <stdio.h>

extern "C" void DebugLog(const char* s) {
 80069a4:	4601      	mov	r1, r0
	printf("\%s", s);
 80069a6:	4801      	ldr	r0, [pc, #4]	; (80069ac <DebugLog+0x8>)
 80069a8:	f00b b9c6 	b.w	8011d38 <iprintf>
 80069ac:	08016510 	.word	0x08016510

080069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>:
  TFLITE_DCHECK(input1 != nullptr);
  TFLITE_DCHECK(input2 != nullptr);
  return TfLiteIntArrayEqual(input1->dims, input2->dims);
}

const RuntimeShape GetTensorShape(const TfLiteEvalTensor* tensor) {
 80069b0:	b570      	push	{r4, r5, r6, lr}
 80069b2:	4604      	mov	r4, r0
  if (tensor == nullptr || tensor->dims == nullptr) {
 80069b4:	b171      	cbz	r1, 80069d4 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x24>
 80069b6:	684d      	ldr	r5, [r1, #4]
 80069b8:	b165      	cbz	r5, 80069d4 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x24>
    return RuntimeShape();
  }
  TfLiteIntArray* dims = tensor->dims;
  const int dims_size = dims->size;
 80069ba:	f855 6b04 	ldr.w	r6, [r5], #4
      TFLITE_CHECK(false && "No shape resizing supported on this platform");
#else  // TF_LITE_STATIC_MEMORY
      delete[] dims_pointer_;
#endif  // TF_LITE_STATIC_MEMORY
    }
    size_ = dimensions_count;
 80069be:	6006      	str	r6, [r0, #0]
    if (dimensions_count > kMaxSmallSize) {
 80069c0:	2e05      	cmp	r6, #5
 80069c2:	dc0b      	bgt.n	80069dc <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x2c>
 80069c4:	00b6      	lsls	r6, r6, #2
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
 80069c6:	1d20      	adds	r0, r4, #4
  }

  inline void ReplaceWith(int dimensions_count, const int32_t* dims_data) {
    Resize(dimensions_count);
    int32_t* dst_dims = DimsData();
    std::memcpy(dst_dims, dims_data, dimensions_count * sizeof(int32_t));
 80069c8:	4632      	mov	r2, r6
 80069ca:	4629      	mov	r1, r5
 80069cc:	f00b fbbd 	bl	801214a <memcpy>
  const int32_t* dims_data = reinterpret_cast<const int32_t*>(dims->data);
  return RuntimeShape(dims_size, dims_data);
}
 80069d0:	4620      	mov	r0, r4
 80069d2:	bd70      	pop	{r4, r5, r6, pc}
  RuntimeShape() : size_(0) {}
 80069d4:	2300      	movs	r3, #0
 80069d6:	6023      	str	r3, [r4, #0]
 80069d8:	4620      	mov	r0, r4
 80069da:	bd70      	pop	{r4, r5, r6, pc}
      dims_pointer_ = new int32_t[dimensions_count];
 80069dc:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
 80069e0:	429e      	cmp	r6, r3
 80069e2:	ea4f 0686 	mov.w	r6, r6, lsl #2
 80069e6:	bfac      	ite	ge
 80069e8:	f04f 30ff 	movge.w	r0, #4294967295	; 0xffffffff
 80069ec:	4630      	movlt	r0, r6
 80069ee:	f00a f899 	bl	8010b24 <_Znaj>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
 80069f2:	6823      	ldr	r3, [r4, #0]
      dims_pointer_ = new int32_t[dimensions_count];
 80069f4:	6060      	str	r0, [r4, #4]
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
 80069f6:	2b05      	cmp	r3, #5
 80069f8:	dce6      	bgt.n	80069c8 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x18>
 80069fa:	e7e4      	b.n	80069c6 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor+0x16>

080069fc <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IlEENS_10FixedPointIT_Li0EEES3_>:
  return a;
}

template <>
inline std::int32_t RoundingHalfSum(std::int32_t a, std::int32_t b) {
  std::int64_t a64 = a;
 80069fc:	17c3      	asrs	r3, r0, #31
  std::int64_t b64 = b;
  std::int64_t sum = a64 + b64;
  std::int64_t sign = sum >= 0 ? 1 : -1;
 80069fe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006a02:	bf08      	it	eq
 8006a04:	f1b0 4f00 	cmpeq.w	r0, #2147483648	; 0x80000000

// Implementation of logistic function.

// Returns 1 / (1 + x) for x in (0, 1).
template <typename tRawType>
FixedPoint<tRawType, 0> one_over_one_plus_x_for_x_in_0_1(
 8006a08:	b530      	push	{r4, r5, lr}
  std::int64_t sign = sum >= 0 ? 1 : -1;
 8006a0a:	f000 80f2 	beq.w	8006bf2 <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IlEENS_10FixedPointIT_Li0EEES3_+0x1f6>
  return static_cast<std::int32_t>((sum + sign) / 2);
 8006a0e:	f110 4100 	adds.w	r1, r0, #2147483648	; 0x80000000
 8006a12:	f143 0000 	adc.w	r0, r3, #0
 8006a16:	0849      	lsrs	r1, r1, #1
 8006a18:	ea41 71c0 	orr.w	r1, r1, r0, lsl #31
  std::int64_t ab_64 = a_64 * b_64;
 8006a1c:	4baa      	ldr	r3, [pc, #680]	; (8006cc8 <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IlEENS_10FixedPointIT_Li0EEES3_+0x2cc>)
  return static_cast<std::int32_t>((sum + sign) / 2);
 8006a1e:	1040      	asrs	r0, r0, #1
  std::int64_t ab_64 = a_64 * b_64;
 8006a20:	424a      	negs	r2, r1
 8006a22:	fb03 2200 	mla	r2, r3, r0, r2
 8006a26:	fba1 4303 	umull	r4, r3, r1, r3
 8006a2a:	4413      	add	r3, r2
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 8006a2c:	ea51 0200 	orrs.w	r2, r1, r0
 8006a30:	f000 813d 	beq.w	8006cae <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IlEENS_10FixedPointIT_Li0EEES3_+0x2b2>
 8006a34:	4aa5      	ldr	r2, [pc, #660]	; (8006ccc <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IlEENS_10FixedPointIT_Li0EEES3_+0x2d0>)
 8006a36:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 8006a3a:	1912      	adds	r2, r2, r4
 8006a3c:	eb43 0305 	adc.w	r3, r3, r5
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	da04      	bge.n	8006a4e <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IlEENS_10FixedPointIT_Li0EEES3_+0x52>
 8006a44:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
 8006a48:	1912      	adds	r2, r2, r4
 8006a4a:	f143 0300 	adc.w	r3, r3, #0
 8006a4e:	0fd2      	lsrs	r2, r2, #31
 8006a50:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
  return a + b;
 8006a54:	f102 325a 	add.w	r2, r2, #1515870810	; 0x5a5a5a5a
  std::int64_t b_64(b);
 8006a58:	17d3      	asrs	r3, r2, #31
  std::int64_t ab_64 = a_64 * b_64;
 8006a5a:	fb02 f400 	mul.w	r4, r2, r0
 8006a5e:	fb01 4403 	mla	r4, r1, r3, r4
 8006a62:	fba2 3501 	umull	r3, r5, r2, r1
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 8006a66:	f113 4380 	adds.w	r3, r3, #1073741824	; 0x40000000
 8006a6a:	eb44 0405 	adc.w	r4, r4, r5
 8006a6e:	0fdb      	lsrs	r3, r3, #31
 8006a70:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
  return a - b;
 8006a74:	f1c3 5300 	rsb	r3, r3, #536870912	; 0x20000000
  std::int64_t ab_64 = a_64 * b_64;
 8006a78:	fb83 3402 	smull	r3, r4, r3, r2
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 8006a7c:	2c00      	cmp	r4, #0
 8006a7e:	f280 80bf 	bge.w	8006c00 <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IlEENS_10FixedPointIT_Li0EEES3_+0x204>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 8006a82:	4d92      	ldr	r5, [pc, #584]	; (8006ccc <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IlEENS_10FixedPointIT_Li0EEES3_+0x2d0>)
 8006a84:	195b      	adds	r3, r3, r5
 8006a86:	f164 0c00 	sbc.w	ip, r4, #0
 8006a8a:	f1bc 0f00 	cmp.w	ip, #0
 8006a8e:	da04      	bge.n	8006a9a <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IlEENS_10FixedPointIT_Li0EEES3_+0x9e>
 8006a90:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
 8006a94:	191b      	adds	r3, r3, r4
 8006a96:	f14c 0c00 	adc.w	ip, ip, #0
 8006a9a:	0fdb      	lsrs	r3, r3, #31
 8006a9c:	ea43 034c 	orr.w	r3, r3, ip, lsl #1
  std::int32_t ab_x2_high32 =
 8006aa0:	461c      	mov	r4, r3
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 8006aa2:	ea4f 7cec 	mov.w	ip, ip, asr #31
  const std::int64_t wide_shifted = wide_a * (1 << offset);
 8006aa6:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
  return a ? BitNot(zero) : zero;
 8006aaa:	f1b4 4f60 	cmp.w	r4, #3758096384	; 0xe0000000
  const std::int64_t wide_shifted = wide_a * (1 << offset);
 8006aae:	ea4c 7c93 	orr.w	ip, ip, r3, lsr #30
 8006ab2:	ea4f 0383 	mov.w	r3, r3, lsl #2
  return a ? BitNot(zero) : zero;
 8006ab6:	bfcc      	ite	gt
 8006ab8:	2400      	movgt	r4, #0
 8006aba:	2401      	movle	r4, #1
             ? min
 8006abc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006ac0:	f15c 0c00 	adcs.w	ip, ip, #0
  return a ? BitNot(zero) : zero;
 8006ac4:	f1c4 0e00 	rsb	lr, r4, #0
             ? min
 8006ac8:	f2c0 80ee 	blt.w	8006ca8 <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IlEENS_10FixedPointIT_Li0EEES3_+0x2ac>
  return a & b;
 8006acc:	f104 3cff 	add.w	ip, r4, #4294967295	; 0xffffffff
 8006ad0:	ea0c 0c03 	and.w	ip, ip, r3
 8006ad4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  return a ^ b;
 8006ad8:	ea8c 0c0e 	eor.w	ip, ip, lr
  return a + b;
 8006adc:	4494      	add	ip, r2
  std::int64_t b_64(b);
 8006ade:	ea4f 73ec 	mov.w	r3, ip, asr #31
  std::int64_t ab_64 = a_64 * b_64;
 8006ae2:	fb0c f400 	mul.w	r4, ip, r0
 8006ae6:	fb01 4403 	mla	r4, r1, r3, r4
 8006aea:	fbac 3201 	umull	r3, r2, ip, r1
 8006aee:	4422      	add	r2, r4
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 8006af0:	2a00      	cmp	r2, #0
 8006af2:	4c76      	ldr	r4, [pc, #472]	; (8006ccc <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IlEENS_10FixedPointIT_Li0EEES3_+0x2d0>)
 8006af4:	bfa6      	itte	ge
 8006af6:	f04f 4480 	movge.w	r4, #1073741824	; 0x40000000
 8006afa:	f04f 0e00 	movge.w	lr, #0
 8006afe:	f04f 3eff 	movlt.w	lr, #4294967295	; 0xffffffff
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 8006b02:	191b      	adds	r3, r3, r4
 8006b04:	eb42 020e 	adc.w	r2, r2, lr
 8006b08:	2a00      	cmp	r2, #0
 8006b0a:	da04      	bge.n	8006b16 <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IlEENS_10FixedPointIT_Li0EEES3_+0x11a>
 8006b0c:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
 8006b10:	191b      	adds	r3, r3, r4
 8006b12:	f142 0200 	adc.w	r2, r2, #0
 8006b16:	0fdb      	lsrs	r3, r3, #31
 8006b18:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
  return a - b;
 8006b1c:	f1c3 5300 	rsb	r3, r3, #536870912	; 0x20000000
  std::int64_t ab_64 = a_64 * b_64;
 8006b20:	fb83 340c 	smull	r3, r4, r3, ip
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 8006b24:	2c00      	cmp	r4, #0
 8006b26:	f2c0 8098 	blt.w	8006c5a <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IlEENS_10FixedPointIT_Li0EEES3_+0x25e>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 8006b2a:	f113 4380 	adds.w	r3, r3, #1073741824	; 0x40000000
 8006b2e:	f144 0400 	adc.w	r4, r4, #0
 8006b32:	0fdb      	lsrs	r3, r3, #31
 8006b34:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
  return a ? BitNot(zero) : zero;
 8006b38:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006b3c:	f280 80c0 	bge.w	8006cc0 <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IlEENS_10FixedPointIT_Li0EEES3_+0x2c4>
  const std::int64_t wide_shifted = wide_a * (1 << offset);
 8006b40:	009b      	lsls	r3, r3, #2
  return a ? BitNot(zero) : zero;
 8006b42:	2200      	movs	r2, #0
  return a & b;
 8006b44:	ea23 0302 	bic.w	r3, r3, r2
 8006b48:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
  return a ^ b;
 8006b4c:	405a      	eors	r2, r3
  return a + b;
 8006b4e:	4462      	add	r2, ip
  std::int64_t b_64(b);
 8006b50:	17d3      	asrs	r3, r2, #31
  std::int64_t ab_64 = a_64 * b_64;
 8006b52:	fb02 f000 	mul.w	r0, r2, r0
 8006b56:	fb01 0003 	mla	r0, r1, r3, r0
 8006b5a:	fba2 c401 	umull	ip, r4, r2, r1
 8006b5e:	4404      	add	r4, r0
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 8006b60:	2c00      	cmp	r4, #0
 8006b62:	4b5a      	ldr	r3, [pc, #360]	; (8006ccc <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IlEENS_10FixedPointIT_Li0EEES3_+0x2d0>)
 8006b64:	bfa6      	itte	ge
 8006b66:	f04f 4380 	movge.w	r3, #1073741824	; 0x40000000
 8006b6a:	2100      	movge	r1, #0
 8006b6c:	f04f 31ff 	movlt.w	r1, #4294967295	; 0xffffffff
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 8006b70:	eb13 030c 	adds.w	r3, r3, ip
 8006b74:	eb41 0104 	adc.w	r1, r1, r4
 8006b78:	2900      	cmp	r1, #0
 8006b7a:	da04      	bge.n	8006b86 <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IlEENS_10FixedPointIT_Li0EEES3_+0x18a>
 8006b7c:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 8006b80:	181b      	adds	r3, r3, r0
 8006b82:	f141 0100 	adc.w	r1, r1, #0
 8006b86:	0fdb      	lsrs	r3, r3, #31
 8006b88:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
  return a - b;
 8006b8c:	f1c3 5300 	rsb	r3, r3, #536870912	; 0x20000000
  std::int64_t ab_64 = a_64 * b_64;
 8006b90:	fb83 3102 	smull	r3, r1, r3, r2
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 8006b94:	2900      	cmp	r1, #0
 8006b96:	db3e      	blt.n	8006c16 <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IlEENS_10FixedPointIT_Li0EEES3_+0x21a>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 8006b98:	f113 4380 	adds.w	r3, r3, #1073741824	; 0x40000000
 8006b9c:	f141 0100 	adc.w	r1, r1, #0
 8006ba0:	0fdb      	lsrs	r3, r3, #31
 8006ba2:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
  return a ? BitNot(zero) : zero;
 8006ba6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006baa:	bfa8      	it	ge
 8006bac:	f06f 4300 	mvnge.w	r3, #2147483648	; 0x80000000
 8006bb0:	da06      	bge.n	8006bc0 <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IlEENS_10FixedPointIT_Li0EEES3_+0x1c4>
  const std::int64_t wide_shifted = wide_a * (1 << offset);
 8006bb2:	009b      	lsls	r3, r3, #2
  return a ? BitNot(zero) : zero;
 8006bb4:	2000      	movs	r0, #0
  return a & b;
 8006bb6:	ea23 0300 	bic.w	r3, r3, r0
 8006bba:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  return a ^ b;
 8006bbe:	4043      	eors	r3, r0
  return a + b;
 8006bc0:	4413      	add	r3, r2
  return a ? BitNot(zero) : zero;
 8006bc2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006bc6:	da78      	bge.n	8006cba <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IlEENS_10FixedPointIT_Li0EEES3_+0x2be>
 8006bc8:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 8006bcc:	bfcc      	ite	gt
 8006bce:	2200      	movgt	r2, #0
 8006bd0:	2201      	movle	r2, #1
  const std::int64_t wide_shifted = wide_a * (1 << offset);
 8006bd2:	17d9      	asrs	r1, r3, #31
 8006bd4:	18db      	adds	r3, r3, r3
 8006bd6:	4149      	adcs	r1, r1
             ? min
 8006bd8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006bdc:	f171 31ff 	sbcs.w	r1, r1, #4294967295	; 0xffffffff
  return a ? BitNot(zero) : zero;
 8006be0:	f1c2 0400 	rsb	r4, r2, #0
             ? min
 8006be4:	db5d      	blt.n	8006ca2 <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IlEENS_10FixedPointIT_Li0EEES3_+0x2a6>
  return a & b;
 8006be6:	1e50      	subs	r0, r2, #1
 8006be8:	4018      	ands	r0, r3
 8006bea:	f004 4400 	and.w	r4, r4, #2147483648	; 0x80000000
  return a ^ b;
 8006bee:	4060      	eors	r0, r4
    F2 one_minus_half_denominator_times_x =
        F2::One() - half_denominator_times_x;
    x = x + Rescale<2>(x * one_minus_half_denominator_times_x);
  }
  return Rescale<0>(ExactMulByPot<-1>(x));
}
 8006bf0:	bd30      	pop	{r4, r5, pc}
  return static_cast<std::int32_t>((sum + sign) / 2);
 8006bf2:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
  std::int64_t ab_64 = a_64 * b_64;
 8006bf6:	4b36      	ldr	r3, [pc, #216]	; (8006cd0 <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IlEENS_10FixedPointIT_Li0EEES3_+0x2d4>)
 8006bf8:	4c36      	ldr	r4, [pc, #216]	; (8006cd4 <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IlEENS_10FixedPointIT_Li0EEES3_+0x2d8>)
  return static_cast<std::int32_t>((sum + sign) / 2);
 8006bfa:	4608      	mov	r0, r1
  return a + b;
 8006bfc:	f04f 325a 	mov.w	r2, #1515870810	; 0x5a5a5a5a
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 8006c00:	f113 4380 	adds.w	r3, r3, #1073741824	; 0x40000000
 8006c04:	f144 0c00 	adc.w	ip, r4, #0
 8006c08:	0fdb      	lsrs	r3, r3, #31
 8006c0a:	ea43 034c 	orr.w	r3, r3, ip, lsl #1
  std::int32_t ab_x2_high32 =
 8006c0e:	461c      	mov	r4, r3
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 8006c10:	ea4f 7cec 	mov.w	ip, ip, asr #31
tIntegerType MaskIfNonZero(tIntegerType a) {
 8006c14:	e747      	b.n	8006aa6 <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IlEENS_10FixedPointIT_Li0EEES3_+0xaa>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 8006c16:	482d      	ldr	r0, [pc, #180]	; (8006ccc <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IlEENS_10FixedPointIT_Li0EEES3_+0x2d0>)
 8006c18:	181b      	adds	r3, r3, r0
 8006c1a:	f161 0100 	sbc.w	r1, r1, #0
 8006c1e:	2900      	cmp	r1, #0
 8006c20:	da04      	bge.n	8006c2c <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IlEENS_10FixedPointIT_Li0EEES3_+0x230>
 8006c22:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 8006c26:	181b      	adds	r3, r3, r0
 8006c28:	f141 0100 	adc.w	r1, r1, #0
 8006c2c:	0fdb      	lsrs	r3, r3, #31
 8006c2e:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
 8006c32:	17c9      	asrs	r1, r1, #31
  const std::int64_t wide_shifted = wide_a * (1 << offset);
 8006c34:	0089      	lsls	r1, r1, #2
  return a ? BitNot(zero) : zero;
 8006c36:	f1b3 4f60 	cmp.w	r3, #3758096384	; 0xe0000000
  const std::int64_t wide_shifted = wide_a * (1 << offset);
 8006c3a:	ea41 7193 	orr.w	r1, r1, r3, lsr #30
 8006c3e:	ea4f 0383 	mov.w	r3, r3, lsl #2
  return a ? BitNot(zero) : zero;
 8006c42:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006c46:	bfc8      	it	gt
 8006c48:	2000      	movgt	r0, #0
             ? min
 8006c4a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006c4e:	f171 31ff 	sbcs.w	r1, r1, #4294967295	; 0xffffffff
 8006c52:	dab0      	bge.n	8006bb6 <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IlEENS_10FixedPointIT_Li0EEES3_+0x1ba>
  return a ^ b;
 8006c54:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006c58:	e7b2      	b.n	8006bc0 <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IlEENS_10FixedPointIT_Li0EEES3_+0x1c4>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 8006c5a:	4a1c      	ldr	r2, [pc, #112]	; (8006ccc <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IlEENS_10FixedPointIT_Li0EEES3_+0x2d0>)
 8006c5c:	189a      	adds	r2, r3, r2
 8006c5e:	f164 0400 	sbc.w	r4, r4, #0
 8006c62:	2c00      	cmp	r4, #0
 8006c64:	da04      	bge.n	8006c70 <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IlEENS_10FixedPointIT_Li0EEES3_+0x274>
 8006c66:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8006c6a:	18d2      	adds	r2, r2, r3
 8006c6c:	f144 0400 	adc.w	r4, r4, #0
 8006c70:	0fd2      	lsrs	r2, r2, #31
 8006c72:	ea42 0244 	orr.w	r2, r2, r4, lsl #1
 8006c76:	17e4      	asrs	r4, r4, #31
  return a ? BitNot(zero) : zero;
 8006c78:	f1b2 4f60 	cmp.w	r2, #3758096384	; 0xe0000000
  const std::int64_t wide_shifted = wide_a * (1 << offset);
 8006c7c:	ea4f 0382 	mov.w	r3, r2, lsl #2
 8006c80:	ea4f 0484 	mov.w	r4, r4, lsl #2
 8006c84:	ea44 7492 	orr.w	r4, r4, r2, lsr #30
  return a ? BitNot(zero) : zero;
 8006c88:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006c8c:	bfc8      	it	gt
 8006c8e:	2200      	movgt	r2, #0
             ? min
 8006c90:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006c94:	f174 34ff 	sbcs.w	r4, r4, #4294967295	; 0xffffffff
 8006c98:	f6bf af54 	bge.w	8006b44 <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IlEENS_10FixedPointIT_Li0EEES3_+0x148>
  return a ^ b;
 8006c9c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006ca0:	e755      	b.n	8006b4e <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IlEENS_10FixedPointIT_Li0EEES3_+0x152>
             ? min
 8006ca2:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 8006ca6:	bd30      	pop	{r4, r5, pc}
  return a ^ b;
 8006ca8:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8006cac:	e716      	b.n	8006adc <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IlEENS_10FixedPointIT_Li0EEES3_+0xe0>
 8006cae:	460c      	mov	r4, r1
 8006cb0:	4603      	mov	r3, r0
 8006cb2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8006cb6:	2500      	movs	r5, #0
 8006cb8:	e6bf      	b.n	8006a3a <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IlEENS_10FixedPointIT_Li0EEES3_+0x3e>
 8006cba:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
}
 8006cbe:	bd30      	pop	{r4, r5, pc}
  return a ? BitNot(zero) : zero;
 8006cc0:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8006cc4:	e743      	b.n	8006b4e <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IlEENS_10FixedPointIT_Li0EEES3_+0x152>
 8006cc6:	bf00      	nop
 8006cc8:	c3c3c3c4 	.word	0xc3c3c3c4
 8006ccc:	c0000001 	.word	0xc0000001
 8006cd0:	9a5a5a5a 	.word	0x9a5a5a5a
 8006cd4:	0b4b4b4b 	.word	0x0b4b4b4b

08006cd8 <_ZN8gemmlowp55exp_on_interval_between_negative_one_quarter_and_0_exclIlEENS_10FixedPointIT_Li0EEES3_>:
  return a + b;
 8006cd8:	f100 5080 	add.w	r0, r0, #268435456	; 0x10000000
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 8006cdc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006ce0:	2200      	movs	r2, #0
 8006ce2:	fbc0 3200 	smlal	r3, r2, r0, r0
 8006ce6:	2a00      	cmp	r2, #0
FixedPoint<tRawType, 0> exp_on_interval_between_negative_one_quarter_and_0_excl(
 8006ce8:	b570      	push	{r4, r5, r6, lr}
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 8006cea:	da04      	bge.n	8006cf6 <_ZN8gemmlowp55exp_on_interval_between_negative_one_quarter_and_0_exclIlEENS_10FixedPointIT_Li0EEES3_+0x1e>
 8006cec:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006cf0:	185b      	adds	r3, r3, r1
 8006cf2:	f142 0200 	adc.w	r2, r2, #0
 8006cf6:	17d1      	asrs	r1, r2, #31
 8006cf8:	0fdb      	lsrs	r3, r3, #31
 8006cfa:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
  std::int64_t a_64(a);
 8006cfe:	17c4      	asrs	r4, r0, #31
  std::int64_t ab_64 = a_64 * b_64;
 8006d00:	fb00 f201 	mul.w	r2, r0, r1
 8006d04:	fb03 2204 	mla	r2, r3, r4, r2
 8006d08:	fba0 5e03 	umull	r5, lr, r0, r3
 8006d0c:	4496      	add	lr, r2
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 8006d0e:	f1be 0f00 	cmp.w	lr, #0
  std::int64_t ab_64 = a_64 * b_64;
 8006d12:	fba3 2c03 	umull	r2, ip, r3, r3
 8006d16:	fb03 f601 	mul.w	r6, r3, r1
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 8006d1a:	bfa8      	it	ge
 8006d1c:	2400      	movge	r4, #0
 8006d1e:	4935      	ldr	r1, [pc, #212]	; (8006df4 <_ZN8gemmlowp55exp_on_interval_between_negative_one_quarter_and_0_exclIlEENS_10FixedPointIT_Li0EEES3_+0x11c>)
 8006d20:	bfb4      	ite	lt
 8006d22:	f04f 34ff 	movlt.w	r4, #4294967295	; 0xffffffff
 8006d26:	f04f 4180 	movge.w	r1, #1073741824	; 0x40000000
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 8006d2a:	f112 4280 	adds.w	r2, r2, #1073741824	; 0x40000000
 8006d2e:	eb4c 0c46 	adc.w	ip, ip, r6, lsl #1
 8006d32:	f1bc 0f00 	cmp.w	ip, #0
 8006d36:	da04      	bge.n	8006d42 <_ZN8gemmlowp55exp_on_interval_between_negative_one_quarter_and_0_exclIlEENS_10FixedPointIT_Li0EEES3_+0x6a>
 8006d38:	f06f 4600 	mvn.w	r6, #2147483648	; 0x80000000
 8006d3c:	1992      	adds	r2, r2, r6
 8006d3e:	f14c 0c00 	adc.w	ip, ip, #0
 8006d42:	0fd2      	lsrs	r2, r2, #31
 8006d44:	ea42 024c 	orr.w	r2, r2, ip, lsl #1
  return a + b;
 8006d48:	2a00      	cmp	r2, #0
 8006d4a:	bfac      	ite	ge
 8006d4c:	2601      	movge	r6, #1
 8006d4e:	2602      	movlt	r6, #2
  return a & b;
 8006d50:	f002 0c03 	and.w	ip, r2, #3
  return a >> offset;
 8006d54:	1092      	asrs	r2, r2, #2
  return a + b;
 8006d56:	45b4      	cmp	ip, r6
 8006d58:	bfc8      	it	gt
 8006d5a:	3201      	addgt	r2, #1
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 8006d5c:	1949      	adds	r1, r1, r5
 8006d5e:	eb44 040e 	adc.w	r4, r4, lr
 8006d62:	2c00      	cmp	r4, #0
 8006d64:	da04      	bge.n	8006d70 <_ZN8gemmlowp55exp_on_interval_between_negative_one_quarter_and_0_exclIlEENS_10FixedPointIT_Li0EEES3_+0x98>
 8006d66:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 8006d6a:	1949      	adds	r1, r1, r5
 8006d6c:	f144 0400 	adc.w	r4, r4, #0
 8006d70:	0fc9      	lsrs	r1, r1, #31
 8006d72:	ea41 0144 	orr.w	r1, r1, r4, lsl #1
  std::int64_t ab_64 = a_64 * b_64;
 8006d76:	4c20      	ldr	r4, [pc, #128]	; (8006df8 <_ZN8gemmlowp55exp_on_interval_between_negative_one_quarter_and_0_exclIlEENS_10FixedPointIT_Li0EEES3_+0x120>)
  return a + b;
 8006d78:	440a      	add	r2, r1
  std::int64_t ab_64 = a_64 * b_64;
 8006d7a:	fb82 2104 	smull	r2, r1, r2, r4
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 8006d7e:	2900      	cmp	r1, #0
 8006d80:	4c1c      	ldr	r4, [pc, #112]	; (8006df4 <_ZN8gemmlowp55exp_on_interval_between_negative_one_quarter_and_0_exclIlEENS_10FixedPointIT_Li0EEES3_+0x11c>)
 8006d82:	bfa6      	itte	ge
 8006d84:	f04f 4480 	movge.w	r4, #1073741824	; 0x40000000
 8006d88:	2500      	movge	r5, #0
 8006d8a:	f04f 35ff 	movlt.w	r5, #4294967295	; 0xffffffff
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 8006d8e:	1912      	adds	r2, r2, r4
 8006d90:	eb41 0105 	adc.w	r1, r1, r5
 8006d94:	2900      	cmp	r1, #0
 8006d96:	da04      	bge.n	8006da2 <_ZN8gemmlowp55exp_on_interval_between_negative_one_quarter_and_0_exclIlEENS_10FixedPointIT_Li0EEES3_+0xca>
 8006d98:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
 8006d9c:	1912      	adds	r2, r2, r4
 8006d9e:	f141 0100 	adc.w	r1, r1, #0
 8006da2:	0fd2      	lsrs	r2, r2, #31
 8006da4:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
  return a + b;
 8006da8:	4413      	add	r3, r2
  return a & b;
 8006daa:	f003 0201 	and.w	r2, r3, #1
  return a ? BitNot(zero) : zero;
 8006dae:	2b00      	cmp	r3, #0
  return a + b;
 8006db0:	bfa8      	it	ge
 8006db2:	eb02 0363 	addge.w	r3, r2, r3, asr #1
  return a ? BitNot(zero) : zero;
 8006db6:	db1b      	blt.n	8006df0 <_ZN8gemmlowp55exp_on_interval_between_negative_one_quarter_and_0_exclIlEENS_10FixedPointIT_Li0EEES3_+0x118>
  std::int64_t ab_64 = a_64 * b_64;
 8006db8:	4a10      	ldr	r2, [pc, #64]	; (8006dfc <_ZN8gemmlowp55exp_on_interval_between_negative_one_quarter_and_0_exclIlEENS_10FixedPointIT_Li0EEES3_+0x124>)
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 8006dba:	490e      	ldr	r1, [pc, #56]	; (8006df4 <_ZN8gemmlowp55exp_on_interval_between_negative_one_quarter_and_0_exclIlEENS_10FixedPointIT_Li0EEES3_+0x11c>)
  return a + b;
 8006dbc:	4403      	add	r3, r0
  std::int64_t ab_64 = a_64 * b_64;
 8006dbe:	fb83 3202 	smull	r3, r2, r3, r2
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 8006dc2:	2a00      	cmp	r2, #0
 8006dc4:	bfa6      	itte	ge
 8006dc6:	f04f 4180 	movge.w	r1, #1073741824	; 0x40000000
 8006dca:	2000      	movge	r0, #0
 8006dcc:	f04f 30ff 	movlt.w	r0, #4294967295	; 0xffffffff
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 8006dd0:	185b      	adds	r3, r3, r1
 8006dd2:	eb42 0200 	adc.w	r2, r2, r0
 8006dd6:	2a00      	cmp	r2, #0
 8006dd8:	da04      	bge.n	8006de4 <_ZN8gemmlowp55exp_on_interval_between_negative_one_quarter_and_0_exclIlEENS_10FixedPointIT_Li0EEES3_+0x10c>
 8006dda:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006dde:	185b      	adds	r3, r3, r1
 8006de0:	f142 0200 	adc.w	r2, r2, #0
  return a + b;
 8006de4:	4805      	ldr	r0, [pc, #20]	; (8006dfc <_ZN8gemmlowp55exp_on_interval_between_negative_one_quarter_and_0_exclIlEENS_10FixedPointIT_Li0EEES3_+0x124>)
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 8006de6:	0fdb      	lsrs	r3, r3, #31
 8006de8:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
  return a + b;
 8006dec:	4418      	add	r0, r3
}
 8006dee:	bd70      	pop	{r4, r5, r6, pc}
  return a >> offset;
 8006df0:	105b      	asrs	r3, r3, #1
tIntegerType MaskIfNonZero(tIntegerType a) {
 8006df2:	e7e1      	b.n	8006db8 <_ZN8gemmlowp55exp_on_interval_between_negative_one_quarter_and_0_exclIlEENS_10FixedPointIT_Li0EEES3_+0xe0>
 8006df4:	c0000001 	.word	0xc0000001
 8006df8:	2aaaaaab 	.word	0x2aaaaaab
 8006dfc:	70f5a894 	.word	0x70f5a894

08006e00 <_ZN6tflite3ops5micro6reduce10InitReduceEP13TfLiteContextPKcj>:
  float output_scale;
  int num_output_elements;
};

void* InitReduce(TfLiteContext* context, const char* buffer, size_t length) {
  return context->AllocatePersistentBuffer(context, sizeof(OpData));
 8006e00:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8006e02:	2124      	movs	r1, #36	; 0x24
 8006e04:	4718      	bx	r3
 8006e06:	bf00      	nop

08006e08 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode>:
                         "is supported.");
  }
  return kTfLiteOk;
}

TfLiteStatus EvalMax(TfLiteContext* context, TfLiteNode* node) {
 8006e08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e0c:	ed2d 8b02 	vpush	{d8}
 8006e10:	b08d      	sub	sp, #52	; 0x34
// Returns a mutable tensor for a given input index. is_variable must be checked
// during prepare when the full TfLiteTensor is available.
inline TfLiteEvalTensor* GetMutableEvalInput(const TfLiteContext* context,
                                             const TfLiteNode* node,
                                             int index) {
  TFLITE_DCHECK(context != nullptr);
 8006e12:	2800      	cmp	r0, #0
 8006e14:	f000 8184 	beq.w	8007120 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x318>
  TFLITE_DCHECK(node != nullptr);
 8006e18:	460f      	mov	r7, r1
 8006e1a:	2900      	cmp	r1, #0
 8006e1c:	f000 8180 	beq.w	8007120 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x318>
  return context->GetEvalTensor(context, node->inputs->data[index]);
 8006e20:	680a      	ldr	r2, [r1, #0]
 8006e22:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8006e24:	6851      	ldr	r1, [r2, #4]
 8006e26:	4604      	mov	r4, r0
 8006e28:	4798      	blx	r3
 8006e2a:	683a      	ldr	r2, [r7, #0]
 8006e2c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006e2e:	6891      	ldr	r1, [r2, #8]
 8006e30:	4606      	mov	r6, r0
 8006e32:	4620      	mov	r0, r4
 8006e34:	4798      	blx	r3
// Returns the TfLiteEvalTensor struct for a given output index in a node.
inline TfLiteEvalTensor* GetEvalOutput(const TfLiteContext* context,
                                       const TfLiteNode* node, int index) {
  TFLITE_DCHECK(context != nullptr);
  TFLITE_DCHECK(node != nullptr);
  return context->GetEvalTensor(context, node->outputs->data[index]);
 8006e36:	687b      	ldr	r3, [r7, #4]
  return context->GetEvalTensor(context, node->inputs->data[index]);
 8006e38:	4680      	mov	r8, r0
  return context->GetEvalTensor(context, node->outputs->data[index]);
 8006e3a:	6859      	ldr	r1, [r3, #4]
 8006e3c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8006e3e:	4620      	mov	r0, r4
 8006e40:	4798      	blx	r3
 8006e42:	4605      	mov	r5, r0
  const TfLiteEvalTensor* input = tflite::micro::GetEvalInput(context, node, 0);
  const TfLiteEvalTensor* axis = tflite::micro::GetEvalInput(context, node, 1);
  TfLiteEvalTensor* output = tflite::micro::GetEvalOutput(context, node, 0);
  TF_LITE_ENSURE_TYPES_EQ(context, input->type, output->type);
 8006e44:	7a30      	ldrb	r0, [r6, #8]
 8006e46:	7a2b      	ldrb	r3, [r5, #8]
 8006e48:	4283      	cmp	r3, r0
 8006e4a:	d01a      	beq.n	8006e82 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x7a>
 8006e4c:	6966      	ldr	r6, [r4, #20]
 8006e4e:	f7fc fc9d 	bl	800378c <TfLiteTypeGetName>
 8006e52:	4603      	mov	r3, r0
 8006e54:	7a28      	ldrb	r0, [r5, #8]
 8006e56:	461d      	mov	r5, r3
 8006e58:	f7fc fc98 	bl	800378c <TfLiteTypeGetName>
 8006e5c:	49b9      	ldr	r1, [pc, #740]	; (8007144 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x33c>)
 8006e5e:	4bba      	ldr	r3, [pc, #744]	; (8007148 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x340>)
 8006e60:	4aba      	ldr	r2, [pc, #744]	; (800714c <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x344>)
 8006e62:	e9cd 3100 	strd	r3, r1, [sp]
 8006e66:	e9cd 5002 	strd	r5, r0, [sp, #8]
 8006e6a:	49b9      	ldr	r1, [pc, #740]	; (8007150 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x348>)
 8006e6c:	f240 1309 	movw	r3, #265	; 0x109
 8006e70:	4620      	mov	r0, r4
 8006e72:	47b0      	blx	r6
 8006e74:	2701      	movs	r7, #1
      TF_LITE_KERNEL_LOG(context,
                         "Only float32 and int8 types are supported.\n");
      return kTfLiteError;
  }
  return kTfLiteOk;
}
 8006e76:	4638      	mov	r0, r7
 8006e78:	b00d      	add	sp, #52	; 0x34
 8006e7a:	ecbd 8b02 	vpop	{d8}
 8006e7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  int num_axis = static_cast<int>(ElementCount(*axis->dims));
 8006e82:	f8d8 0004 	ldr.w	r0, [r8, #4]
  OpData* op_data = static_cast<OpData*>(node->user_data);
 8006e86:	f8d7 9010 	ldr.w	r9, [r7, #16]
  int num_axis = static_cast<int>(ElementCount(*axis->dims));
 8006e8a:	f7ff fcc9 	bl	8006820 <_ZN6tflite12ElementCountERK14TfLiteIntArray>
      context->GetScratchBuffer(context, op_data->temp_buffer_idx));
 8006e8e:	f8d9 1008 	ldr.w	r1, [r9, #8]
 8006e92:	6c63      	ldr	r3, [r4, #68]	; 0x44
  int num_axis = static_cast<int>(ElementCount(*axis->dims));
 8006e94:	4682      	mov	sl, r0
      context->GetScratchBuffer(context, op_data->temp_buffer_idx));
 8006e96:	4620      	mov	r0, r4
 8006e98:	4798      	blx	r3
      context->GetScratchBuffer(context, op_data->resolved_axis_idx));
 8006e9a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8006e9c:	f8d9 100c 	ldr.w	r1, [r9, #12]
      context->GetScratchBuffer(context, op_data->temp_buffer_idx));
 8006ea0:	4683      	mov	fp, r0
      context->GetScratchBuffer(context, op_data->resolved_axis_idx));
 8006ea2:	4620      	mov	r0, r4
 8006ea4:	4798      	blx	r3
  switch (input->type) {
 8006ea6:	7a37      	ldrb	r7, [r6, #8]
 8006ea8:	2f01      	cmp	r7, #1
      context->GetScratchBuffer(context, op_data->resolved_axis_idx));
 8006eaa:	4603      	mov	r3, r0
  switch (input->type) {
 8006eac:	d02c      	beq.n	8006f08 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x100>
 8006eae:	2f09      	cmp	r7, #9
 8006eb0:	d11f      	bne.n	8006ef2 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0xea>
      TF_LITE_ENSURE_EQ(context, static_cast<double>(op_data->input_scale),
 8006eb2:	ed99 8a05 	vldr	s16, [r9, #20]
 8006eb6:	edd9 7a07 	vldr	s15, [r9, #28]
 8006eba:	eeb4 8a67 	vcmp.f32	s16, s15
 8006ebe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ec2:	f040 80fd 	bne.w	80070c0 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x2b8>
      TF_LITE_ENSURE_EQ(context, op_data->input_zp, op_data->output_zp);
 8006ec6:	f8d9 2010 	ldr.w	r2, [r9, #16]
 8006eca:	f8d9 1018 	ldr.w	r1, [r9, #24]
 8006ece:	428a      	cmp	r2, r1
 8006ed0:	f000 814c 	beq.w	800716c <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x364>
 8006ed4:	e9cd 2102 	strd	r2, r1, [sp, #8]
 8006ed8:	489e      	ldr	r0, [pc, #632]	; (8007154 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x34c>)
 8006eda:	4b9f      	ldr	r3, [pc, #636]	; (8007158 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x350>)
 8006edc:	6965      	ldr	r5, [r4, #20]
 8006ede:	4a9b      	ldr	r2, [pc, #620]	; (800714c <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x344>)
 8006ee0:	499e      	ldr	r1, [pc, #632]	; (800715c <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x354>)
 8006ee2:	e9cd 3000 	strd	r3, r0, [sp]
 8006ee6:	f44f 7393 	mov.w	r3, #294	; 0x126
 8006eea:	4620      	mov	r0, r4
 8006eec:	47a8      	blx	r5
 8006eee:	2701      	movs	r7, #1
 8006ef0:	e7c1      	b.n	8006e76 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x6e>
      TF_LITE_KERNEL_LOG(context,
 8006ef2:	4620      	mov	r0, r4
 8006ef4:	6963      	ldr	r3, [r4, #20]
 8006ef6:	499a      	ldr	r1, [pc, #616]	; (8007160 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x358>)
 8006ef8:	4798      	blx	r3
      return kTfLiteError;
 8006efa:	2701      	movs	r7, #1
}
 8006efc:	4638      	mov	r0, r7
 8006efe:	b00d      	add	sp, #52	; 0x34
 8006f00:	ecbd 8b02 	vpop	{d8}
 8006f04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      TF_LITE_ENSURE(
 8006f08:	6872      	ldr	r2, [r6, #4]

// Returns const data for a TfLiteEvalTensor struct.
template <typename T>
const T* GetTensorData(const TfLiteEvalTensor* tensor) {
  TFLITE_DCHECK(tensor != nullptr);
  return reinterpret_cast<const T*>(tensor->data.raw);
 8006f0a:	6831      	ldr	r1, [r6, #0]
 8006f0c:	9108      	str	r1, [sp, #32]
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
 8006f0e:	e9d5 1600 	ldrd	r1, r6, [r5]
 8006f12:	6815      	ldr	r5, [r2, #0]
  return reinterpret_cast<const T*>(tensor->data.raw);
 8006f14:	f8d8 e000 	ldr.w	lr, [r8]
 8006f18:	9209      	str	r2, [sp, #36]	; 0x24
                          const int* axis, const int64_t num_axis_dimensions,
                          bool keep_dims, int* temp_index, int* resolved_axis,
                          T init_value,
                          T reducer(const T current, const T in)) {
  // Return early when input shape has zero dim.
  for (int i = 0; i < input_num_dims; ++i) {
 8006f1a:	2d00      	cmp	r5, #0
 8006f1c:	f8d6 8000 	ldr.w	r8, [r6]
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
 8006f20:	9107      	str	r1, [sp, #28]
 8006f22:	dd10      	ble.n	8006f46 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x13e>
 8006f24:	4611      	mov	r1, r2
 8006f26:	2200      	movs	r2, #0
 8006f28:	e002      	b.n	8006f30 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x128>
 8006f2a:	3201      	adds	r2, #1
 8006f2c:	4295      	cmp	r5, r2
 8006f2e:	d00a      	beq.n	8006f46 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x13e>
    if (input_dims[i] == 0) return true;
 8006f30:	f851 0f04 	ldr.w	r0, [r1, #4]!
 8006f34:	2800      	cmp	r0, #0
 8006f36:	d1f8      	bne.n	8006f2a <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x122>
  return kTfLiteOk;
 8006f38:	2700      	movs	r7, #0
}
 8006f3a:	4638      	mov	r0, r7
 8006f3c:	b00d      	add	sp, #52	; 0x34
 8006f3e:	ecbd 8b02 	vpop	{d8}
 8006f42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  for (int idx = 0; idx < num_dims; ++idx) {
 8006f46:	f1b8 0f00 	cmp.w	r8, #0
  size_t num_elements = 1;
 8006f4a:	f04f 0201 	mov.w	r2, #1
  for (int idx = 0; idx < num_dims; ++idx) {
 8006f4e:	dd11      	ble.n	8006f74 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x16c>
    size_t current = static_cast<size_t>(dims[idx]);
 8006f50:	f856 0f04 	ldr.w	r0, [r6, #4]!
  for (int idx = 0; idx < num_dims; ++idx) {
 8006f54:	2100      	movs	r1, #0
 8006f56:	46a1      	mov	r9, r4
 8006f58:	e006      	b.n	8006f68 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x160>
    size_t current = static_cast<size_t>(dims[idx]);
 8006f5a:	f856 0f04 	ldr.w	r0, [r6, #4]!
    if (num_elements > std::numeric_limits<size_t>::max() / current) {
 8006f5e:	fba0 c402 	umull	ip, r4, r0, r2
 8006f62:	2c00      	cmp	r4, #0
 8006f64:	f040 81fb 	bne.w	800735e <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x556>
  for (int idx = 0; idx < num_dims; ++idx) {
 8006f68:	3101      	adds	r1, #1
 8006f6a:	4588      	cmp	r8, r1
    num_elements *= current;
 8006f6c:	fb00 f202 	mul.w	r2, r0, r2
  for (int idx = 0; idx < num_dims; ++idx) {
 8006f70:	d1f3      	bne.n	8006f5a <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x152>
  for (size_t idx = 0; idx < num_elements; ++idx) {
 8006f72:	b142      	cbz	r2, 8006f86 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x17e>
 8006f74:	9807      	ldr	r0, [sp, #28]
    data[idx] = init_value;
 8006f76:	f46f 0400 	mvn.w	r4, #8388608	; 0x800000
  for (size_t idx = 0; idx < num_elements; ++idx) {
 8006f7a:	2100      	movs	r1, #0
 8006f7c:	3101      	adds	r1, #1
 8006f7e:	4291      	cmp	r1, r2
    data[idx] = init_value;
 8006f80:	f840 4b04 	str.w	r4, [r0], #4
  for (size_t idx = 0; idx < num_elements; ++idx) {
 8006f84:	d3fa      	bcc.n	8006f7c <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x174>
  if (num_dims == 0) {
 8006f86:	2d00      	cmp	r5, #0
 8006f88:	f000 8108 	beq.w	800719c <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x394>
      TF_LITE_ENSURE(
 8006f8c:	ea4f 78ea 	mov.w	r8, sl, asr #31
  for (int64_t idx = 0; idx < num_axis; ++idx) {
 8006f90:	f1ba 0f01 	cmp.w	sl, #1
 8006f94:	f178 0200 	sbcs.w	r2, r8, #0
                               output_data)) {
    return false;
  }

  // Resolve axis.
  int num_resolved_axis = 0;
 8006f98:	bfb8      	it	lt
 8006f9a:	2400      	movlt	r4, #0
  for (int64_t idx = 0; idx < num_axis; ++idx) {
 8006f9c:	db21      	blt.n	8006fe2 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x1da>
  int num_resolved_axis = 0;
 8006f9e:	2400      	movs	r4, #0
 8006fa0:	f1ae 0e04 	sub.w	lr, lr, #4
  for (int64_t idx = 0; idx < num_axis; ++idx) {
 8006fa4:	4627      	mov	r7, r4
 8006fa6:	46a4      	mov	ip, r4
    int current = axis[idx] < 0 ? (axis[idx] + num_dims) : axis[idx];
 8006fa8:	f85e 6f04 	ldr.w	r6, [lr, #4]!
 8006fac:	2e00      	cmp	r6, #0
 8006fae:	f2c0 80b4 	blt.w	800711a <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x312>
    TFLITE_DCHECK(current >= 0 && current < num_dims);
 8006fb2:	42b5      	cmp	r5, r6
 8006fb4:	f340 80b4 	ble.w	8007120 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x318>
    for (int j = 0; j < *out_num_axis; ++j) {
 8006fb8:	2c00      	cmp	r4, #0
 8006fba:	f000 80aa 	beq.w	8007112 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x30a>
 8006fbe:	1f19      	subs	r1, r3, #4
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	e003      	b.n	8006fcc <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x1c4>
 8006fc4:	3201      	adds	r2, #1
 8006fc6:	42a2      	cmp	r2, r4
 8006fc8:	f000 80a3 	beq.w	8007112 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x30a>
      if (out_axis[j] == current) {
 8006fcc:	f851 0f04 	ldr.w	r0, [r1, #4]!
 8006fd0:	42b0      	cmp	r0, r6
 8006fd2:	d1f7      	bne.n	8006fc4 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x1bc>
  for (int64_t idx = 0; idx < num_axis; ++idx) {
 8006fd4:	3701      	adds	r7, #1
 8006fd6:	f14c 0c00 	adc.w	ip, ip, #0
 8006fda:	45e0      	cmp	r8, ip
 8006fdc:	bf08      	it	eq
 8006fde:	45ba      	cmpeq	sl, r7
 8006fe0:	d1e2      	bne.n	8006fa8 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x1a0>
  for (int idx = 0; idx < input_num_dims; ++idx) {
 8006fe2:	2d00      	cmp	r5, #0
 8006fe4:	bfd8      	it	le
 8006fe6:	00af      	lslle	r7, r5, #2
 8006fe8:	dd07      	ble.n	8006ffa <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x1f2>
    input_iter[idx] = 0;
 8006fea:	00af      	lsls	r7, r5, #2
 8006fec:	463a      	mov	r2, r7
 8006fee:	2100      	movs	r1, #0
 8006ff0:	4658      	mov	r0, fp
 8006ff2:	930a      	str	r3, [sp, #40]	; 0x28
 8006ff4:	f00a ffc4 	bl	8011f80 <memset>
 8006ff8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ffa:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006ffc:	1c6a      	adds	r2, r5, #1
 8006ffe:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    return false;
  }
  TFLITE_DCHECK(dims != nullptr);
  TFLITE_DCHECK(current != nullptr);
  int carry = 1;
  for (int idx = num_dims - 1; idx >= 0; --idx) {
 8007002:	f105 3aff 	add.w	sl, r5, #4294967295	; 0xffffffff
 8007006:	920a      	str	r2, [sp, #40]	; 0x28
 8007008:	eb0b 028a 	add.w	r2, fp, sl, lsl #2
 800700c:	440f      	add	r7, r1
 800700e:	920b      	str	r2, [sp, #44]	; 0x2c
  if (num_dims == 0) {
    return 0;
  }
  TFLITE_DCHECK(dims != nullptr);
  TFLITE_DCHECK(index != nullptr);
  size_t offset = 0;
 8007010:	f04f 0c00 	mov.w	ip, #0
          break;
        }
      }
    }
    if (!is_axis) {
      offset = offset * static_cast<size_t>(dims[idx]) +
 8007014:	f101 0e04 	add.w	lr, r1, #4
  if (num_dims == 0) {
 8007018:	2d00      	cmp	r5, #0
 800701a:	f000 8083 	beq.w	8007124 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x31c>
  TFLITE_DCHECK(index != nullptr);
 800701e:	f1bb 0f00 	cmp.w	fp, #0
 8007022:	d07d      	beq.n	8007120 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x318>
  for (int idx = 0; idx < num_dims; ++idx) {
 8007024:	2d00      	cmp	r5, #0
 8007026:	f340 8191 	ble.w	800734c <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x544>
 800702a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800702c:	f1ab 0104 	sub.w	r1, fp, #4
  size_t offset = 0;
 8007030:	2000      	movs	r0, #0
 8007032:	4698      	mov	r8, r3
      offset = offset * static_cast<size_t>(dims[idx]) +
 8007034:	f852 3f04 	ldr.w	r3, [r2, #4]!
 8007038:	f851 6f04 	ldr.w	r6, [r1, #4]!
  for (int idx = 0; idx < num_dims; ++idx) {
 800703c:	4297      	cmp	r7, r2
      offset = offset * static_cast<size_t>(dims[idx]) +
 800703e:	fb03 6000 	mla	r0, r3, r0, r6
  for (int idx = 0; idx < num_dims; ++idx) {
 8007042:	d1f7      	bne.n	8007034 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x22c>
 8007044:	2600      	movs	r6, #0
 8007046:	4643      	mov	r3, r8
 8007048:	4631      	mov	r1, r6
 800704a:	4681      	mov	r9, r0
    if (axis != nullptr) {
 800704c:	2b00      	cmp	r3, #0
 800704e:	d152      	bne.n	80070f6 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x2ee>
      offset = offset * static_cast<size_t>(dims[idx]) +
 8007050:	f85b 2021 	ldr.w	r2, [fp, r1, lsl #2]
 8007054:	f85e 0021 	ldr.w	r0, [lr, r1, lsl #2]
 8007058:	fb00 2606 	mla	r6, r0, r6, r2
  for (int idx = 0; idx < num_dims; ++idx) {
 800705c:	3101      	adds	r1, #1
 800705e:	428d      	cmp	r5, r1
 8007060:	d1f4      	bne.n	800704c <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x244>
        reducer(output_data[output_offset], input_data[input_offset]);
 8007062:	9a08      	ldr	r2, [sp, #32]
 8007064:	eb02 0089 	add.w	r0, r2, r9, lsl #2
 8007068:	9a07      	ldr	r2, [sp, #28]
 800706a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800706e:	edd0 7a00 	vldr	s15, [r0]
 8007072:	ed96 7a00 	vldr	s14, [r6]
 8007076:	eef4 7ac7 	vcmpe.f32	s15, s14
 800707a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800707e:	dd01      	ble.n	8007084 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x27c>
    output_data[output_offset] =
 8007080:	edc6 7a00 	vstr	s15, [r6]
  for (int idx = num_dims - 1; idx >= 0; --idx) {
 8007084:	f1ba 0f00 	cmp.w	sl, #0
 8007088:	f6ff af56 	blt.w	8006f38 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x130>
 800708c:	e9dd 610a 	ldrd	r6, r1, [sp, #40]	; 0x28
 8007090:	4650      	mov	r0, sl
 8007092:	4699      	mov	r9, r3
 8007094:	e005      	b.n	80070a2 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x29a>
 8007096:	3801      	subs	r0, #1
 8007098:	1c43      	adds	r3, r0, #1
      current[idx] = 0;
 800709a:	f8c1 c004 	str.w	ip, [r1, #4]
  for (int idx = num_dims - 1; idx >= 0; --idx) {
 800709e:	f43f af4b 	beq.w	8006f38 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x130>
    int current_val = current[idx] + carry;
 80070a2:	4688      	mov	r8, r1
    TFLITE_DCHECK_GE(dims[idx], current_val);
 80070a4:	f856 3d04 	ldr.w	r3, [r6, #-4]!
    int current_val = current[idx] + carry;
 80070a8:	f8d8 2000 	ldr.w	r2, [r8]
 80070ac:	3201      	adds	r2, #1
    TFLITE_DCHECK_GE(dims[idx], current_val);
 80070ae:	429a      	cmp	r2, r3
 80070b0:	f1a1 0104 	sub.w	r1, r1, #4
 80070b4:	dc34      	bgt.n	8007120 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x318>
    if (dims[idx] == current_val) {
 80070b6:	d0ee      	beq.n	8007096 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x28e>
      current[idx] = current_val;
 80070b8:	464b      	mov	r3, r9
 80070ba:	f8c8 2000 	str.w	r2, [r8]
  return (carry == 0);
 80070be:	e7ab      	b.n	8007018 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x210>
      TF_LITE_ENSURE_EQ(context, static_cast<double>(op_data->input_scale),
 80070c0:	ee17 0a90 	vmov	r0, s15
 80070c4:	f7f9 fa50 	bl	8000568 <__aeabi_f2d>
 80070c8:	4602      	mov	r2, r0
 80070ca:	460b      	mov	r3, r1
 80070cc:	ee18 0a10 	vmov	r0, s16
 80070d0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80070d4:	f7f9 fa48 	bl	8000568 <__aeabi_f2d>
 80070d8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80070dc:	4a21      	ldr	r2, [pc, #132]	; (8007164 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x35c>)
 80070de:	9201      	str	r2, [sp, #4]
 80070e0:	4b21      	ldr	r3, [pc, #132]	; (8007168 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x360>)
 80070e2:	6965      	ldr	r5, [r4, #20]
 80070e4:	4a19      	ldr	r2, [pc, #100]	; (800714c <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x344>)
 80070e6:	9300      	str	r3, [sp, #0]
 80070e8:	491c      	ldr	r1, [pc, #112]	; (800715c <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x354>)
 80070ea:	f44f 7392 	mov.w	r3, #292	; 0x124
 80070ee:	4620      	mov	r0, r4
 80070f0:	47a8      	blx	r5
 80070f2:	2701      	movs	r7, #1
 80070f4:	e6bf      	b.n	8006e76 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x6e>
      for (int axis_idx = 0; axis_idx < num_axis; ++axis_idx) {
 80070f6:	2c00      	cmp	r4, #0
 80070f8:	d0aa      	beq.n	8007050 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x248>
 80070fa:	f1a3 0804 	sub.w	r8, r3, #4
 80070fe:	2200      	movs	r2, #0
 8007100:	e002      	b.n	8007108 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x300>
 8007102:	3201      	adds	r2, #1
 8007104:	42a2      	cmp	r2, r4
 8007106:	d0a3      	beq.n	8007050 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x248>
        if (idx == axis[axis_idx]) {
 8007108:	f858 0f04 	ldr.w	r0, [r8, #4]!
 800710c:	4288      	cmp	r0, r1
 800710e:	d1f8      	bne.n	8007102 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x2fa>
 8007110:	e7a4      	b.n	800705c <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x254>
      out_axis[*out_num_axis] = current;
 8007112:	f843 6024 	str.w	r6, [r3, r4, lsl #2]
      *out_num_axis += 1;
 8007116:	3401      	adds	r4, #1
 8007118:	e75c      	b.n	8006fd4 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x1cc>
    TFLITE_DCHECK(current >= 0 && current < num_dims);
 800711a:	1976      	adds	r6, r6, r5
 800711c:	f57f af49 	bpl.w	8006fb2 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x1aa>
  TFLITE_DCHECK(context != nullptr);
 8007120:	f009 ffb8 	bl	8011094 <abort>
        reducer(output_data[output_offset], input_data[input_offset]);
 8007124:	9b08      	ldr	r3, [sp, #32]
 8007126:	edd3 7a00 	vldr	s15, [r3]
      TF_LITE_ENSURE(
 800712a:	9b07      	ldr	r3, [sp, #28]
 800712c:	ed93 7a00 	vldr	s14, [r3]
 8007130:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007134:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007138:	f57f aefe 	bpl.w	8006f38 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x130>
    output_data[output_offset] =
 800713c:	edc3 7a00 	vstr	s15, [r3]
  return kTfLiteOk;
 8007140:	462f      	mov	r7, r5
 8007142:	e698      	b.n	8006e76 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x6e>
 8007144:	08016564 	.word	0x08016564
 8007148:	08016574 	.word	0x08016574
 800714c:	08016514 	.word	0x08016514
 8007150:	08016548 	.word	0x08016548
 8007154:	080165d8 	.word	0x080165d8
 8007158:	080165ec 	.word	0x080165ec
 800715c:	08015588 	.word	0x08015588
 8007160:	08016600 	.word	0x08016600
 8007164:	08016580 	.word	0x08016580
 8007168:	080165ac 	.word	0x080165ac
  return reinterpret_cast<const T*>(tensor->data.raw);
 800716c:	e9d6 2700 	ldrd	r2, r7, [r6]
 8007170:	9208      	str	r2, [sp, #32]
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
 8007172:	e9d5 2600 	ldrd	r2, r6, [r5]
      TF_LITE_ENSURE(
 8007176:	683d      	ldr	r5, [r7, #0]
  return reinterpret_cast<const T*>(tensor->data.raw);
 8007178:	f8d8 8000 	ldr.w	r8, [r8]
 800717c:	f8d6 e000 	ldr.w	lr, [r6]
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
 8007180:	9207      	str	r2, [sp, #28]
  for (int i = 0; i < input_num_dims; ++i) {
 8007182:	2d00      	cmp	r5, #0
 8007184:	dd0d      	ble.n	80071a2 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x39a>
 8007186:	4639      	mov	r1, r7
 8007188:	2200      	movs	r2, #0
 800718a:	e002      	b.n	8007192 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x38a>
 800718c:	3201      	adds	r2, #1
 800718e:	4295      	cmp	r5, r2
 8007190:	d007      	beq.n	80071a2 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x39a>
    if (input_dims[i] == 0) return true;
 8007192:	f851 0f04 	ldr.w	r0, [r1, #4]!
 8007196:	2800      	cmp	r0, #0
 8007198:	d1f8      	bne.n	800718c <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x384>
 800719a:	e6cd      	b.n	8006f38 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x130>
  int num_resolved_axis = 0;
 800719c:	462c      	mov	r4, r5
 800719e:	462f      	mov	r7, r5
 80071a0:	e72b      	b.n	8006ffa <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x1f2>
  for (int idx = 0; idx < num_dims; ++idx) {
 80071a2:	f1be 0f00 	cmp.w	lr, #0
  size_t num_elements = 1;
 80071a6:	f04f 0201 	mov.w	r2, #1
  for (int idx = 0; idx < num_dims; ++idx) {
 80071aa:	dd11      	ble.n	80071d0 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x3c8>
    size_t current = static_cast<size_t>(dims[idx]);
 80071ac:	f856 0f04 	ldr.w	r0, [r6, #4]!
  for (int idx = 0; idx < num_dims; ++idx) {
 80071b0:	2100      	movs	r1, #0
 80071b2:	46a1      	mov	r9, r4
 80071b4:	e006      	b.n	80071c4 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x3bc>
    size_t current = static_cast<size_t>(dims[idx]);
 80071b6:	f856 0f04 	ldr.w	r0, [r6, #4]!
    if (num_elements > std::numeric_limits<size_t>::max() / current) {
 80071ba:	fba0 c402 	umull	ip, r4, r0, r2
 80071be:	2c00      	cmp	r4, #0
 80071c0:	f040 80d8 	bne.w	8007374 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x56c>
  for (int idx = 0; idx < num_dims; ++idx) {
 80071c4:	3101      	adds	r1, #1
 80071c6:	458e      	cmp	lr, r1
    num_elements *= current;
 80071c8:	fb00 f202 	mul.w	r2, r0, r2
  for (int idx = 0; idx < num_dims; ++idx) {
 80071cc:	d1f3      	bne.n	80071b6 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x3ae>
  for (size_t idx = 0; idx < num_elements; ++idx) {
 80071ce:	b142      	cbz	r2, 80071e2 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x3da>
    data[idx] = init_value;
 80071d0:	2a00      	cmp	r2, #0
 80071d2:	9807      	ldr	r0, [sp, #28]
 80071d4:	9309      	str	r3, [sp, #36]	; 0x24
 80071d6:	bf08      	it	eq
 80071d8:	2201      	moveq	r2, #1
 80071da:	2180      	movs	r1, #128	; 0x80
 80071dc:	f00a fed0 	bl	8011f80 <memset>
 80071e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
  if (num_dims == 0) {
 80071e2:	2d00      	cmp	r5, #0
 80071e4:	f000 80b5 	beq.w	8007352 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x54a>
 80071e8:	ea4f 79ea 	mov.w	r9, sl, asr #31
  for (int64_t idx = 0; idx < num_axis; ++idx) {
 80071ec:	f1ba 0f01 	cmp.w	sl, #1
 80071f0:	f179 0200 	sbcs.w	r2, r9, #0
  int num_resolved_axis = 0;
 80071f4:	bfb8      	it	lt
 80071f6:	2400      	movlt	r4, #0
  for (int64_t idx = 0; idx < num_axis; ++idx) {
 80071f8:	db20      	blt.n	800723c <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x434>
  int num_resolved_axis = 0;
 80071fa:	2400      	movs	r4, #0
 80071fc:	f1a8 0804 	sub.w	r8, r8, #4
  for (int64_t idx = 0; idx < num_axis; ++idx) {
 8007200:	46a4      	mov	ip, r4
 8007202:	46a6      	mov	lr, r4
    int current = axis[idx] < 0 ? (axis[idx] + num_dims) : axis[idx];
 8007204:	f858 6f04 	ldr.w	r6, [r8, #4]!
 8007208:	2e00      	cmp	r6, #0
 800720a:	f2c0 808f 	blt.w	800732c <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x524>
    TFLITE_DCHECK(current >= 0 && current < num_dims);
 800720e:	42b5      	cmp	r5, r6
 8007210:	dd86      	ble.n	8007120 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x318>
    for (int j = 0; j < *out_num_axis; ++j) {
 8007212:	2c00      	cmp	r4, #0
 8007214:	f000 8086 	beq.w	8007324 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x51c>
 8007218:	1f19      	subs	r1, r3, #4
 800721a:	2200      	movs	r2, #0
 800721c:	e002      	b.n	8007224 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x41c>
 800721e:	3201      	adds	r2, #1
 8007220:	42a2      	cmp	r2, r4
 8007222:	d07f      	beq.n	8007324 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x51c>
      if (out_axis[j] == current) {
 8007224:	f851 0f04 	ldr.w	r0, [r1, #4]!
 8007228:	42b0      	cmp	r0, r6
 800722a:	d1f8      	bne.n	800721e <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x416>
  for (int64_t idx = 0; idx < num_axis; ++idx) {
 800722c:	f11c 0c01 	adds.w	ip, ip, #1
 8007230:	f14e 0e00 	adc.w	lr, lr, #0
 8007234:	45f1      	cmp	r9, lr
 8007236:	bf08      	it	eq
 8007238:	45e2      	cmpeq	sl, ip
 800723a:	d1e3      	bne.n	8007204 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x3fc>
  for (int idx = 0; idx < input_num_dims; ++idx) {
 800723c:	2d00      	cmp	r5, #0
 800723e:	bfd8      	it	le
 8007240:	00ae      	lslle	r6, r5, #2
 8007242:	dd07      	ble.n	8007254 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x44c>
    input_iter[idx] = 0;
 8007244:	00ae      	lsls	r6, r5, #2
 8007246:	4632      	mov	r2, r6
 8007248:	2100      	movs	r1, #0
 800724a:	4658      	mov	r0, fp
 800724c:	9309      	str	r3, [sp, #36]	; 0x24
 800724e:	f00a fe97 	bl	8011f80 <memset>
 8007252:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007254:	1c6a      	adds	r2, r5, #1
  for (int idx = num_dims - 1; idx >= 0; --idx) {
 8007256:	1e69      	subs	r1, r5, #1
 8007258:	eb07 0282 	add.w	r2, r7, r2, lsl #2
 800725c:	920a      	str	r2, [sp, #40]	; 0x28
 800725e:	eb0b 0281 	add.w	r2, fp, r1, lsl #2
 8007262:	eb07 0c06 	add.w	ip, r7, r6
 8007266:	9109      	str	r1, [sp, #36]	; 0x24
 8007268:	920b      	str	r2, [sp, #44]	; 0x2c
  size_t offset = 0;
 800726a:	f04f 0e00 	mov.w	lr, #0
      offset = offset * static_cast<size_t>(dims[idx]) +
 800726e:	f107 0804 	add.w	r8, r7, #4
 8007272:	46ba      	mov	sl, r7
  if (num_dims == 0) {
 8007274:	2d00      	cmp	r5, #0
 8007276:	d05d      	beq.n	8007334 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x52c>
  TFLITE_DCHECK(index != nullptr);
 8007278:	f1bb 0f00 	cmp.w	fp, #0
 800727c:	f43f af50 	beq.w	8007120 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x318>
  for (int idx = 0; idx < num_dims; ++idx) {
 8007280:	2d00      	cmp	r5, #0
 8007282:	dd69      	ble.n	8007358 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x550>
 8007284:	f1ab 0104 	sub.w	r1, fp, #4
 8007288:	4652      	mov	r2, sl
  size_t offset = 0;
 800728a:	2000      	movs	r0, #0
      offset = offset * static_cast<size_t>(dims[idx]) +
 800728c:	f852 7f04 	ldr.w	r7, [r2, #4]!
 8007290:	f851 6f04 	ldr.w	r6, [r1, #4]!
  for (int idx = 0; idx < num_dims; ++idx) {
 8007294:	4594      	cmp	ip, r2
      offset = offset * static_cast<size_t>(dims[idx]) +
 8007296:	fb07 6000 	mla	r0, r7, r0, r6
  for (int idx = 0; idx < num_dims; ++idx) {
 800729a:	d1f7      	bne.n	800728c <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x484>
 800729c:	2600      	movs	r6, #0
 800729e:	4631      	mov	r1, r6
 80072a0:	4681      	mov	r9, r0
    if (axis != nullptr) {
 80072a2:	bb93      	cbnz	r3, 800730a <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x502>
      offset = offset * static_cast<size_t>(dims[idx]) +
 80072a4:	f858 7021 	ldr.w	r7, [r8, r1, lsl #2]
 80072a8:	f85b 2021 	ldr.w	r2, [fp, r1, lsl #2]
 80072ac:	fb07 2606 	mla	r6, r7, r6, r2
  for (int idx = 0; idx < num_dims; ++idx) {
 80072b0:	3101      	adds	r1, #1
 80072b2:	428d      	cmp	r5, r1
 80072b4:	d1f5      	bne.n	80072a2 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x49a>
        reducer(output_data[output_offset], input_data[input_offset]);
 80072b6:	9a07      	ldr	r2, [sp, #28]
 80072b8:	4416      	add	r6, r2
 80072ba:	9a08      	ldr	r2, [sp, #32]
 80072bc:	4648      	mov	r0, r9
 80072be:	4410      	add	r0, r2
    output_data[output_offset] =
 80072c0:	f996 2000 	ldrsb.w	r2, [r6]
 80072c4:	f990 1000 	ldrsb.w	r1, [r0]
 80072c8:	428a      	cmp	r2, r1
 80072ca:	bfb8      	it	lt
 80072cc:	460a      	movlt	r2, r1
 80072ce:	7032      	strb	r2, [r6, #0]
  for (int idx = num_dims - 1; idx >= 0; --idx) {
 80072d0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80072d2:	2a00      	cmp	r2, #0
 80072d4:	f6ff ae30 	blt.w	8006f38 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x130>
 80072d8:	e9dd 610a 	ldrd	r6, r1, [sp, #40]	; 0x28
 80072dc:	4610      	mov	r0, r2
 80072de:	e005      	b.n	80072ec <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x4e4>
 80072e0:	3801      	subs	r0, #1
 80072e2:	1c42      	adds	r2, r0, #1
      current[idx] = 0;
 80072e4:	f8c1 e004 	str.w	lr, [r1, #4]
  for (int idx = num_dims - 1; idx >= 0; --idx) {
 80072e8:	f43f ae26 	beq.w	8006f38 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x130>
    int current_val = current[idx] + carry;
 80072ec:	4689      	mov	r9, r1
    TFLITE_DCHECK_GE(dims[idx], current_val);
 80072ee:	f856 7d04 	ldr.w	r7, [r6, #-4]!
    int current_val = current[idx] + carry;
 80072f2:	f8d9 2000 	ldr.w	r2, [r9]
 80072f6:	3201      	adds	r2, #1
    TFLITE_DCHECK_GE(dims[idx], current_val);
 80072f8:	42ba      	cmp	r2, r7
 80072fa:	f1a1 0104 	sub.w	r1, r1, #4
 80072fe:	f73f af0f 	bgt.w	8007120 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x318>
    if (dims[idx] == current_val) {
 8007302:	d0ed      	beq.n	80072e0 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x4d8>
      current[idx] = current_val;
 8007304:	f8c9 2000 	str.w	r2, [r9]
  return (carry == 0);
 8007308:	e7b4      	b.n	8007274 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x46c>
      for (int axis_idx = 0; axis_idx < num_axis; ++axis_idx) {
 800730a:	2c00      	cmp	r4, #0
 800730c:	d0ca      	beq.n	80072a4 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x49c>
 800730e:	1f1f      	subs	r7, r3, #4
 8007310:	2200      	movs	r2, #0
 8007312:	e002      	b.n	800731a <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x512>
 8007314:	3201      	adds	r2, #1
 8007316:	42a2      	cmp	r2, r4
 8007318:	d0c4      	beq.n	80072a4 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x49c>
        if (idx == axis[axis_idx]) {
 800731a:	f857 0f04 	ldr.w	r0, [r7, #4]!
 800731e:	4288      	cmp	r0, r1
 8007320:	d1f8      	bne.n	8007314 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x50c>
 8007322:	e7c5      	b.n	80072b0 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x4a8>
      out_axis[*out_num_axis] = current;
 8007324:	f843 6024 	str.w	r6, [r3, r4, lsl #2]
      *out_num_axis += 1;
 8007328:	3401      	adds	r4, #1
 800732a:	e77f      	b.n	800722c <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x424>
    TFLITE_DCHECK(current >= 0 && current < num_dims);
 800732c:	1976      	adds	r6, r6, r5
 800732e:	f57f af6e 	bpl.w	800720e <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x406>
 8007332:	e6f5      	b.n	8007120 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x318>
    output_data[output_offset] =
 8007334:	9907      	ldr	r1, [sp, #28]
 8007336:	9b08      	ldr	r3, [sp, #32]
 8007338:	f991 2000 	ldrsb.w	r2, [r1]
 800733c:	f993 3000 	ldrsb.w	r3, [r3]
 8007340:	4293      	cmp	r3, r2
 8007342:	bfb8      	it	lt
 8007344:	4613      	movlt	r3, r2
  return kTfLiteOk;
 8007346:	462f      	mov	r7, r5
 8007348:	700b      	strb	r3, [r1, #0]
  if (num_dims == 0) {
 800734a:	e594      	b.n	8006e76 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x6e>
  for (int idx = 0; idx < num_dims; ++idx) {
 800734c:	e9dd 6007 	ldrd	r6, r0, [sp, #28]
 8007350:	e68d      	b.n	800706e <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x266>
  int num_resolved_axis = 0;
 8007352:	462c      	mov	r4, r5
 8007354:	462e      	mov	r6, r5
 8007356:	e77d      	b.n	8007254 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x44c>
 8007358:	e9dd 6007 	ldrd	r6, r0, [sp, #28]
 800735c:	e7b0      	b.n	80072c0 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x4b8>
      TF_LITE_ENSURE(
 800735e:	4b0b      	ldr	r3, [pc, #44]	; (800738c <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x584>)
 8007360:	f8d9 5014 	ldr.w	r5, [r9, #20]
 8007364:	4a0a      	ldr	r2, [pc, #40]	; (8007390 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x588>)
 8007366:	9300      	str	r3, [sp, #0]
 8007368:	490a      	ldr	r1, [pc, #40]	; (8007394 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x58c>)
 800736a:	f44f 738b 	mov.w	r3, #278	; 0x116
 800736e:	4648      	mov	r0, r9
 8007370:	47a8      	blx	r5
 8007372:	e580      	b.n	8006e76 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x6e>
      TF_LITE_ENSURE(
 8007374:	4b08      	ldr	r3, [pc, #32]	; (8007398 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x590>)
 8007376:	f8d9 5014 	ldr.w	r5, [r9, #20]
 800737a:	4a05      	ldr	r2, [pc, #20]	; (8007390 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x588>)
 800737c:	9300      	str	r3, [sp, #0]
 800737e:	4905      	ldr	r1, [pc, #20]	; (8007394 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x58c>)
 8007380:	f240 1327 	movw	r3, #295	; 0x127
 8007384:	4648      	mov	r0, r9
 8007386:	47a8      	blx	r5
 8007388:	2701      	movs	r7, #1
 800738a:	e574      	b.n	8006e76 <_ZN6tflite3ops5micro6reduce7EvalMaxEP13TfLiteContextP10TfLiteNode+0x6e>
 800738c:	0801662c 	.word	0x0801662c
 8007390:	08016514 	.word	0x08016514
 8007394:	08015528 	.word	0x08015528
 8007398:	080167dc 	.word	0x080167dc

0800739c <_ZN6tflite13reference_ops4MeanERKNS_10MeanParamsERKNS_12RuntimeShapeEPKhlfS6_Phlf>:
inline void Mean(const tflite::MeanParams& op_params,
                 const RuntimeShape& unextended_input_shape,
                 const uint8_t* input_data, int32_t input_zero_point,
                 float input_scale, const RuntimeShape& unextended_output_shape,
                 uint8_t* output_data, int32_t output_zero_point,
                 float output_scale) {
 800739c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073a0:	ed2d 8b04 	vpush	{d8-d9}
 80073a4:	ee09 3a10 	vmov	s18, r3
  ruy::profiler::ScopeLabel label("Mean4D/Uint8");

  // Current implementation only supports dimension equals 4 and simultaneous
  // reduction over width and height.
  TFLITE_CHECK_EQ(unextended_input_shape.DimensionsCount(), 4);
 80073a8:	680b      	ldr	r3, [r1, #0]
                 float output_scale) {
 80073aa:	b0a3      	sub	sp, #140	; 0x8c
  TFLITE_CHECK_EQ(unextended_input_shape.DimensionsCount(), 4);
 80073ac:	2b04      	cmp	r3, #4
                 float output_scale) {
 80073ae:	9d30      	ldr	r5, [sp, #192]	; 0xc0
 80073b0:	9213      	str	r2, [sp, #76]	; 0x4c
  TFLITE_CHECK_EQ(unextended_input_shape.DimensionsCount(), 4);
 80073b2:	f040 8161 	bne.w	8007678 <_ZN6tflite13reference_ops4MeanERKNS_10MeanParamsERKNS_12RuntimeShapeEPKhlfS6_Phlf+0x2dc>
  inline int32_t DimensionsCount() const { return size_; }
 80073b6:	682e      	ldr	r6, [r5, #0]
  TFLITE_CHECK_LE(unextended_output_shape.DimensionsCount(), 4);
 80073b8:	2e04      	cmp	r6, #4
 80073ba:	f300 815d 	bgt.w	8007678 <_ZN6tflite13reference_ops4MeanERKNS_10MeanParamsERKNS_12RuntimeShapeEPKhlfS6_Phlf+0x2dc>
    size_ = dimensions_count;
 80073be:	460c      	mov	r4, r1
 80073c0:	4607      	mov	r7, r0
    std::memcpy(DimsData() + size_increase, shape.DimsData(),
 80073c2:	68e2      	ldr	r2, [r4, #12]
 80073c4:	6848      	ldr	r0, [r1, #4]
    size_ = dimensions_count;
 80073c6:	9316      	str	r3, [sp, #88]	; 0x58
    std::memcpy(DimsData() + size_increase, shape.DimsData(),
 80073c8:	6889      	ldr	r1, [r1, #8]
    size_ = dimensions_count;
 80073ca:	931c      	str	r3, [sp, #112]	; 0x70
    std::memcpy(DimsData() + size_increase, shape.DimsData(),
 80073cc:	6923      	ldr	r3, [r4, #16]
 80073ce:	ac17      	add	r4, sp, #92	; 0x5c
 80073d0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    for (int i = 0; i < size_increase; ++i) {
 80073d2:	f1d6 0004 	rsbs	r0, r6, #4
 80073d6:	eeb0 8a40 	vmov.f32	s16, s0
 80073da:	eef0 8a60 	vmov.f32	s17, s1
 80073de:	d00d      	beq.n	80073fc <_ZN6tflite13reference_ops4MeanERKNS_10MeanParamsERKNS_12RuntimeShapeEPKhlfS6_Phlf+0x60>
      dims_[i] = val;
 80073e0:	2301      	movs	r3, #1
    for (int i = 0; i < size_increase; ++i) {
 80073e2:	4298      	cmp	r0, r3
      dims_[i] = val;
 80073e4:	931d      	str	r3, [sp, #116]	; 0x74
    for (int i = 0; i < size_increase; ++i) {
 80073e6:	d009      	beq.n	80073fc <_ZN6tflite13reference_ops4MeanERKNS_10MeanParamsERKNS_12RuntimeShapeEPKhlfS6_Phlf+0x60>
 80073e8:	2802      	cmp	r0, #2
      dims_[i] = val;
 80073ea:	931e      	str	r3, [sp, #120]	; 0x78
    for (int i = 0; i < size_increase; ++i) {
 80073ec:	d006      	beq.n	80073fc <_ZN6tflite13reference_ops4MeanERKNS_10MeanParamsERKNS_12RuntimeShapeEPKhlfS6_Phlf+0x60>
 80073ee:	2803      	cmp	r0, #3
      dims_[i] = val;
 80073f0:	931f      	str	r3, [sp, #124]	; 0x7c
    for (int i = 0; i < size_increase; ++i) {
 80073f2:	d003      	beq.n	80073fc <_ZN6tflite13reference_ops4MeanERKNS_10MeanParamsERKNS_12RuntimeShapeEPKhlfS6_Phlf+0x60>
 80073f4:	2804      	cmp	r0, #4
      dims_[i] = val;
 80073f6:	9320      	str	r3, [sp, #128]	; 0x80
    for (int i = 0; i < size_increase; ++i) {
 80073f8:	f040 813e 	bne.w	8007678 <_ZN6tflite13reference_ops4MeanERKNS_10MeanParamsERKNS_12RuntimeShapeEPKhlfS6_Phlf+0x2dc>
    std::memcpy(DimsData() + size_increase, shape.DimsData(),
 80073fc:	ab1d      	add	r3, sp, #116	; 0x74
 80073fe:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007402:	00b2      	lsls	r2, r6, #2
 8007404:	1d29      	adds	r1, r5, #4
 8007406:	f00a fea0 	bl	801214a <memcpy>
    TFLITE_DCHECK_LT(i, size_);
 800740a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800740c:	9304      	str	r3, [sp, #16]
 800740e:	2b00      	cmp	r3, #0
 8007410:	f340 8132 	ble.w	8007678 <_ZN6tflite13reference_ops4MeanERKNS_10MeanParamsERKNS_12RuntimeShapeEPKhlfS6_Phlf+0x2dc>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 8007414:	2b05      	cmp	r3, #5
 8007416:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007418:	f340 811c 	ble.w	8007654 <_ZN6tflite13reference_ops4MeanERKNS_10MeanParamsERKNS_12RuntimeShapeEPKhlfS6_Phlf+0x2b8>
 800741c:	681a      	ldr	r2, [r3, #0]
 800741e:	920e      	str	r2, [sp, #56]	; 0x38
 8007420:	e9d3 2501 	ldrd	r2, r5, [r3, #4]
 8007424:	68db      	ldr	r3, [r3, #12]
 8007426:	9303      	str	r3, [sp, #12]
 8007428:	e9dd 6418 	ldrd	r6, r4, [sp, #96]	; 0x60
  const int output_depth = output_shape.Dims(3);
  const int input_height = input_shape.Dims(1);
  const int input_width = input_shape.Dims(2);
  const float num_elements_in_axis = input_width * input_height;

  TFLITE_CHECK_EQ(op_params.axis_count, 2);
 800742c:	f997 3000 	ldrsb.w	r3, [r7]
  const float num_elements_in_axis = input_width * input_height;
 8007430:	fb06 f904 	mul.w	r9, r6, r4
 8007434:	ee07 9a90 	vmov	s15, r9
  TFLITE_CHECK_EQ(op_params.axis_count, 2);
 8007438:	2b02      	cmp	r3, #2
  const float num_elements_in_axis = input_width * input_height;
 800743a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
  TFLITE_CHECK_EQ(op_params.axis_count, 2);
 800743e:	f040 811b 	bne.w	8007678 <_ZN6tflite13reference_ops4MeanERKNS_10MeanParamsERKNS_12RuntimeShapeEPKhlfS6_Phlf+0x2dc>
  TFLITE_CHECK((op_params.axis[0] == 1 && op_params.axis[1] == 2) ||
 8007442:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8007446:	2b01      	cmp	r3, #1
 8007448:	f000 8111 	beq.w	800766e <_ZN6tflite13reference_ops4MeanERKNS_10MeanParamsERKNS_12RuntimeShapeEPKhlfS6_Phlf+0x2d2>
 800744c:	2b02      	cmp	r3, #2
 800744e:	f040 8113 	bne.w	8007678 <_ZN6tflite13reference_ops4MeanERKNS_10MeanParamsERKNS_12RuntimeShapeEPKhlfS6_Phlf+0x2dc>
 8007452:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8007456:	2b01      	cmp	r3, #1
 8007458:	f040 810e 	bne.w	8007678 <_ZN6tflite13reference_ops4MeanERKNS_10MeanParamsERKNS_12RuntimeShapeEPKhlfS6_Phlf+0x2dc>
               (op_params.axis[0] == 2 && op_params.axis[1] == 1));
  TFLITE_CHECK_EQ(output_height, 1);
 800745c:	2a01      	cmp	r2, #1
 800745e:	f040 810b 	bne.w	8007678 <_ZN6tflite13reference_ops4MeanERKNS_10MeanParamsERKNS_12RuntimeShapeEPKhlfS6_Phlf+0x2dc>
  TFLITE_CHECK_EQ(output_width, 1);
 8007462:	2d01      	cmp	r5, #1
 8007464:	f040 8108 	bne.w	8007678 <_ZN6tflite13reference_ops4MeanERKNS_10MeanParamsERKNS_12RuntimeShapeEPKhlfS6_Phlf+0x2dc>
  constexpr int32_t kMinValue = std::numeric_limits<uint8_t>::min();
  constexpr int32_t kMaxValue = std::numeric_limits<uint8_t>::max();

  int32_t bias =
      output_zero_point -
      static_cast<int32_t>(input_zero_point * input_scale / output_scale);
 8007468:	eef8 7ac9 	vcvt.f32.s32	s15, s18
  double real_scale =
      static_cast<double>(input_scale / (num_elements_in_axis * output_scale));
 800746c:	ee66 6aa8 	vmul.f32	s13, s13, s17
      static_cast<int32_t>(input_zero_point * input_scale / output_scale);
 8007470:	ee67 7a88 	vmul.f32	s15, s15, s16
  int32_t bias =
 8007474:	9b32      	ldr	r3, [sp, #200]	; 0xc8
      static_cast<int32_t>(input_zero_point * input_scale / output_scale);
 8007476:	ee87 7aa8 	vdiv.f32	s14, s15, s17
  double real_scale =
 800747a:	eec8 7a26 	vdiv.f32	s15, s16, s13
      static_cast<int32_t>(input_zero_point * input_scale / output_scale);
 800747e:	eebd 7ac7 	vcvt.s32.f32	s14, s14
  double real_scale =
 8007482:	ee17 0a90 	vmov	r0, s15
  int32_t bias =
 8007486:	ee17 2a10 	vmov	r2, s14
 800748a:	1a9b      	subs	r3, r3, r2
 800748c:	9305      	str	r3, [sp, #20]
  double real_scale =
 800748e:	f7f9 f86b 	bl	8000568 <__aeabi_f2d>
 8007492:	ec41 0b10 	vmov	d0, r0, r1

  int32_t multiplier;
  int shift;
  QuantizeMultiplier(real_scale, &multiplier, &shift);
 8007496:	a915      	add	r1, sp, #84	; 0x54
 8007498:	a814      	add	r0, sp, #80	; 0x50
 800749a:	f7fc fc67 	bl	8003d6c <_ZN6tflite18QuantizeMultiplierEdPlPi>
  for (int out_b = 0; out_b < output_batch; ++out_b) {
 800749e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	f340 80a8 	ble.w	80075f6 <_ZN6tflite13reference_ops4MeanERKNS_10MeanParamsERKNS_12RuntimeShapeEPKhlfS6_Phlf+0x25a>
      for (int in_h = 0; in_h < input_height; ++in_h) {
        for (int in_w = 0; in_w < input_width; ++in_w) {
          acc += input_data[Offset(input_shape, out_b, in_h, in_w, out_d)];
        }
      }
      acc = MultiplyByQuantizedMultiplier(acc, multiplier, shift);
 80074a6:	9b15      	ldr	r3, [sp, #84]	; 0x54
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
  const int* dims_data = reinterpret_cast<const int*>(shape.DimsDataUpTo5D());
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
 80074a8:	f8dd c068 	ldr.w	ip, [sp, #104]	; 0x68
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
 80074ac:	991f      	ldr	r1, [sp, #124]	; 0x7c
 80074ae:	910a      	str	r1, [sp, #40]	; 0x28
                                             int32_t quantized_multiplier,
                                             int shift) {
  using gemmlowp::RoundingDivideByPOT;
  using gemmlowp::SaturatingRoundingDoublingHighMul;
  int left_shift = shift > 0 ? shift : 0;
  int right_shift = shift > 0 ? 0 : -shift;
 80074b0:	425a      	negs	r2, r3
 80074b2:	2b00      	cmp	r3, #0
  int left_shift = shift > 0 ? shift : 0;
 80074b4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80074b8:	bfc8      	it	gt
 80074ba:	2200      	movgt	r2, #0
 80074bc:	fb0c f009 	mul.w	r0, ip, r9
 80074c0:	930c      	str	r3, [sp, #48]	; 0x30
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
 80074c2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80074c4:	9011      	str	r0, [sp, #68]	; 0x44
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
 80074c6:	fa05 f802 	lsl.w	r8, r5, r2
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
 80074ca:	9820      	ldr	r0, [sp, #128]	; 0x80
 80074cc:	9201      	str	r2, [sp, #4]
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
 80074ce:	9309      	str	r3, [sp, #36]	; 0x24
 80074d0:	f108 32ff 	add.w	r2, r8, #4294967295	; 0xffffffff
 80074d4:	fb03 f301 	mul.w	r3, r3, r1
 80074d8:	fb00 f303 	mul.w	r3, r0, r3
 80074dc:	9206      	str	r2, [sp, #24]
  return a >> offset;
 80074de:	1052      	asrs	r2, r2, #1
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
 80074e0:	991d      	ldr	r1, [sp, #116]	; 0x74
 80074e2:	9312      	str	r3, [sp, #72]	; 0x48
 80074e4:	9207      	str	r2, [sp, #28]
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
 80074e6:	2300      	movs	r3, #0
 80074e8:	9a31      	ldr	r2, [sp, #196]	; 0xc4
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
 80074ea:	f8dd a05c 	ldr.w	sl, [sp, #92]	; 0x5c
 80074ee:	f8dd b050 	ldr.w	fp, [sp, #80]	; 0x50
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
 80074f2:	900b      	str	r0, [sp, #44]	; 0x2c
 80074f4:	930f      	str	r3, [sp, #60]	; 0x3c
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
 80074f6:	9108      	str	r1, [sp, #32]
 80074f8:	9210      	str	r2, [sp, #64]	; 0x40
 80074fa:	fb04 f90c 	mul.w	r9, r4, ip
  for (int out_b = 0; out_b < output_batch; ++out_b) {
 80074fe:	4698      	mov	r8, r3
    for (int out_d = 0; out_d < output_depth; ++out_d) {
 8007500:	9b03      	ldr	r3, [sp, #12]
 8007502:	2b00      	cmp	r3, #0
 8007504:	dd6a      	ble.n	80075dc <_ZN6tflite13reference_ops4MeanERKNS_10MeanParamsERKNS_12RuntimeShapeEPKhlfS6_Phlf+0x240>
 8007506:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007508:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800750a:	3b01      	subs	r3, #1
 800750c:	9302      	str	r3, [sp, #8]
 800750e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007510:	4413      	add	r3, r2
 8007512:	f04f 0e00 	mov.w	lr, #0
 8007516:	930d      	str	r3, [sp, #52]	; 0x34
      for (int in_h = 0; in_h < input_height; ++in_h) {
 8007518:	2e00      	cmp	r6, #0
      int32_t acc = 0;
 800751a:	f04f 0100 	mov.w	r1, #0
      for (int in_h = 0; in_h < input_height; ++in_h) {
 800751e:	f340 8094 	ble.w	800764a <_ZN6tflite13reference_ops4MeanERKNS_10MeanParamsERKNS_12RuntimeShapeEPKhlfS6_Phlf+0x2ae>
 8007522:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007524:	460d      	mov	r5, r1
 8007526:	eb03 070e 	add.w	r7, r3, lr
        for (int in_w = 0; in_w < input_width; ++in_w) {
 800752a:	2c00      	cmp	r4, #0
 800752c:	dd10      	ble.n	8007550 <_ZN6tflite13reference_ops4MeanERKNS_10MeanParamsERKNS_12RuntimeShapeEPKhlfS6_Phlf+0x1b4>
 800752e:	45c2      	cmp	sl, r8
 8007530:	f340 80a2 	ble.w	8007678 <_ZN6tflite13reference_ops4MeanERKNS_10MeanParamsERKNS_12RuntimeShapeEPKhlfS6_Phlf+0x2dc>
 8007534:	45e6      	cmp	lr, ip
 8007536:	f280 809f 	bge.w	8007678 <_ZN6tflite13reference_ops4MeanERKNS_10MeanParamsERKNS_12RuntimeShapeEPKhlfS6_Phlf+0x2dc>
 800753a:	42ae      	cmp	r6, r5
 800753c:	f340 809c 	ble.w	8007678 <_ZN6tflite13reference_ops4MeanERKNS_10MeanParamsERKNS_12RuntimeShapeEPKhlfS6_Phlf+0x2dc>
 8007540:	463a      	mov	r2, r7
 8007542:	2300      	movs	r3, #0
          acc += input_data[Offset(input_shape, out_b, in_h, in_w, out_d)];
 8007544:	7810      	ldrb	r0, [r2, #0]
        for (int in_w = 0; in_w < input_width; ++in_w) {
 8007546:	3301      	adds	r3, #1
 8007548:	42a3      	cmp	r3, r4
          acc += input_data[Offset(input_shape, out_b, in_h, in_w, out_d)];
 800754a:	4401      	add	r1, r0
        for (int in_w = 0; in_w < input_width; ++in_w) {
 800754c:	4462      	add	r2, ip
 800754e:	d1f9      	bne.n	8007544 <_ZN6tflite13reference_ops4MeanERKNS_10MeanParamsERKNS_12RuntimeShapeEPKhlfS6_Phlf+0x1a8>
      for (int in_h = 0; in_h < input_height; ++in_h) {
 8007550:	3501      	adds	r5, #1
 8007552:	42b5      	cmp	r5, r6
 8007554:	444f      	add	r7, r9
 8007556:	d1e8      	bne.n	800752a <_ZN6tflite13reference_ops4MeanERKNS_10MeanParamsERKNS_12RuntimeShapeEPKhlfS6_Phlf+0x18e>
  return RoundingDivideByPOT(SaturatingRoundingDoublingHighMul(
 8007558:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800755a:	4099      	lsls	r1, r3
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
 800755c:	458b      	cmp	fp, r1
  std::int64_t ab_64 = a_64 * b_64;
 800755e:	fb8b 0201 	smull	r0, r2, fp, r1
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
 8007562:	d054      	beq.n	800760e <_ZN6tflite13reference_ops4MeanERKNS_10MeanParamsERKNS_12RuntimeShapeEPKhlfS6_Phlf+0x272>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 8007564:	2a00      	cmp	r2, #0
 8007566:	db61      	blt.n	800762c <_ZN6tflite13reference_ops4MeanERKNS_10MeanParamsERKNS_12RuntimeShapeEPKhlfS6_Phlf+0x290>
 8007568:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800756c:	2100      	movs	r1, #0
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 800756e:	18c3      	adds	r3, r0, r3
 8007570:	eb42 0101 	adc.w	r1, r2, r1
 8007574:	2900      	cmp	r1, #0
 8007576:	da04      	bge.n	8007582 <_ZN6tflite13reference_ops4MeanERKNS_10MeanParamsERKNS_12RuntimeShapeEPKhlfS6_Phlf+0x1e6>
 8007578:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 800757c:	189b      	adds	r3, r3, r2
 800757e:	f141 0100 	adc.w	r1, r1, #0
 8007582:	0fdb      	lsrs	r3, r3, #31
 8007584:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
  assert(exponent <= 31);
 8007588:	9a01      	ldr	r2, [sp, #4]
 800758a:	2a1f      	cmp	r2, #31
 800758c:	dc76      	bgt.n	800767c <_ZN6tflite13reference_ops4MeanERKNS_10MeanParamsERKNS_12RuntimeShapeEPKhlfS6_Phlf+0x2e0>
      acc += bias;
      acc = std::min(std::max(acc, kMinValue), kMaxValue);
 800758e:	4610      	mov	r0, r2
  return a & b;
 8007590:	9a06      	ldr	r2, [sp, #24]
 8007592:	ea03 0102 	and.w	r1, r3, r2
  return a + b;
 8007596:	9a07      	ldr	r2, [sp, #28]
 8007598:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
  return a >> offset;
 800759c:	4103      	asrs	r3, r0
  return a + b;
 800759e:	4291      	cmp	r1, r2
 80075a0:	bfc8      	it	gt
 80075a2:	3301      	addgt	r3, #1
      acc += bias;
 80075a4:	9a05      	ldr	r2, [sp, #20]
 80075a6:	4413      	add	r3, r2
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
 80075a8:	9a04      	ldr	r2, [sp, #16]
 80075aa:	2a04      	cmp	r2, #4
 80075ac:	f383 0308 	usat	r3, #8, r3
 80075b0:	d162      	bne.n	8007678 <_ZN6tflite13reference_ops4MeanERKNS_10MeanParamsERKNS_12RuntimeShapeEPKhlfS6_Phlf+0x2dc>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
 80075b2:	9a08      	ldr	r2, [sp, #32]
 80075b4:	4542      	cmp	r2, r8
 80075b6:	dd5f      	ble.n	8007678 <_ZN6tflite13reference_ops4MeanERKNS_10MeanParamsERKNS_12RuntimeShapeEPKhlfS6_Phlf+0x2dc>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
 80075b8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80075ba:	2a00      	cmp	r2, #0
 80075bc:	dd5c      	ble.n	8007678 <_ZN6tflite13reference_ops4MeanERKNS_10MeanParamsERKNS_12RuntimeShapeEPKhlfS6_Phlf+0x2dc>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
 80075be:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80075c0:	2a00      	cmp	r2, #0
 80075c2:	dd59      	ble.n	8007678 <_ZN6tflite13reference_ops4MeanERKNS_10MeanParamsERKNS_12RuntimeShapeEPKhlfS6_Phlf+0x2dc>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
 80075c4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80075c6:	4596      	cmp	lr, r2
 80075c8:	da56      	bge.n	8007678 <_ZN6tflite13reference_ops4MeanERKNS_10MeanParamsERKNS_12RuntimeShapeEPKhlfS6_Phlf+0x2dc>
      output_data[Offset(output_shape, out_b, 0, 0, out_d)] =
 80075ca:	9a02      	ldr	r2, [sp, #8]
 80075cc:	f802 3f01 	strb.w	r3, [r2, #1]!
    for (int out_d = 0; out_d < output_depth; ++out_d) {
 80075d0:	9b03      	ldr	r3, [sp, #12]
      output_data[Offset(output_shape, out_b, 0, 0, out_d)] =
 80075d2:	9202      	str	r2, [sp, #8]
    for (int out_d = 0; out_d < output_depth; ++out_d) {
 80075d4:	f10e 0e01 	add.w	lr, lr, #1
 80075d8:	459e      	cmp	lr, r3
 80075da:	d19d      	bne.n	8007518 <_ZN6tflite13reference_ops4MeanERKNS_10MeanParamsERKNS_12RuntimeShapeEPKhlfS6_Phlf+0x17c>
  for (int out_b = 0; out_b < output_batch; ++out_b) {
 80075dc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80075de:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80075e0:	4413      	add	r3, r2
 80075e2:	9310      	str	r3, [sp, #64]	; 0x40
 80075e4:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80075e6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80075e8:	4413      	add	r3, r2
 80075ea:	930f      	str	r3, [sp, #60]	; 0x3c
 80075ec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80075ee:	f108 0801 	add.w	r8, r8, #1
 80075f2:	4598      	cmp	r8, r3
 80075f4:	d184      	bne.n	8007500 <_ZN6tflite13reference_ops4MeanERKNS_10MeanParamsERKNS_12RuntimeShapeEPKhlfS6_Phlf+0x164>
    if (size_ > kMaxSmallSize) {
 80075f6:	9b04      	ldr	r3, [sp, #16]
 80075f8:	2b05      	cmp	r3, #5
 80075fa:	dd03      	ble.n	8007604 <_ZN6tflite13reference_ops4MeanERKNS_10MeanParamsERKNS_12RuntimeShapeEPKhlfS6_Phlf+0x268>
      delete[] dims_pointer_;
 80075fc:	981d      	ldr	r0, [sp, #116]	; 0x74
 80075fe:	b108      	cbz	r0, 8007604 <_ZN6tflite13reference_ops4MeanERKNS_10MeanParamsERKNS_12RuntimeShapeEPKhlfS6_Phlf+0x268>
 8007600:	f009 fa6e 	bl	8010ae0 <_ZdaPv>
          static_cast<uint8_t>(acc);
    }
  }
}
 8007604:	b023      	add	sp, #140	; 0x8c
 8007606:	ecbd 8b04 	vpop	{d8-d9}
 800760a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 800760e:	2a00      	cmp	r2, #0
 8007610:	4b1e      	ldr	r3, [pc, #120]	; (800768c <_ZN6tflite13reference_ops4MeanERKNS_10MeanParamsERKNS_12RuntimeShapeEPKhlfS6_Phlf+0x2f0>)
 8007612:	bfa6      	itte	ge
 8007614:	2100      	movge	r1, #0
 8007616:	f04f 4380 	movge.w	r3, #1073741824	; 0x40000000
 800761a:	f04f 31ff 	movlt.w	r1, #4294967295	; 0xffffffff
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
 800761e:	f1bb 4f00 	cmp.w	fp, #2147483648	; 0x80000000
 8007622:	bf08      	it	eq
 8007624:	f06f 4300 	mvneq.w	r3, #2147483648	; 0x80000000
 8007628:	d0ae      	beq.n	8007588 <_ZN6tflite13reference_ops4MeanERKNS_10MeanParamsERKNS_12RuntimeShapeEPKhlfS6_Phlf+0x1ec>
 800762a:	e7a0      	b.n	800756e <_ZN6tflite13reference_ops4MeanERKNS_10MeanParamsERKNS_12RuntimeShapeEPKhlfS6_Phlf+0x1d2>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 800762c:	4b17      	ldr	r3, [pc, #92]	; (800768c <_ZN6tflite13reference_ops4MeanERKNS_10MeanParamsERKNS_12RuntimeShapeEPKhlfS6_Phlf+0x2f0>)
 800762e:	18c3      	adds	r3, r0, r3
 8007630:	f162 0200 	sbc.w	r2, r2, #0
 8007634:	2a00      	cmp	r2, #0
 8007636:	da04      	bge.n	8007642 <_ZN6tflite13reference_ops4MeanERKNS_10MeanParamsERKNS_12RuntimeShapeEPKhlfS6_Phlf+0x2a6>
 8007638:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800763c:	185b      	adds	r3, r3, r1
 800763e:	f142 0200 	adc.w	r2, r2, #0
 8007642:	0fdb      	lsrs	r3, r3, #31
 8007644:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
 8007648:	e79e      	b.n	8007588 <_ZN6tflite13reference_ops4MeanERKNS_10MeanParamsERKNS_12RuntimeShapeEPKhlfS6_Phlf+0x1ec>
      for (int in_h = 0; in_h < input_height; ++in_h) {
 800764a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800764e:	4608      	mov	r0, r1
 8007650:	460a      	mov	r2, r1
 8007652:	e78c      	b.n	800756e <_ZN6tflite13reference_ops4MeanERKNS_10MeanParamsERKNS_12RuntimeShapeEPKhlfS6_Phlf+0x1d2>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 8007654:	930e      	str	r3, [sp, #56]	; 0x38
    TFLITE_DCHECK_LT(i, size_);
 8007656:	9b04      	ldr	r3, [sp, #16]
 8007658:	2b01      	cmp	r3, #1
 800765a:	d00d      	beq.n	8007678 <_ZN6tflite13reference_ops4MeanERKNS_10MeanParamsERKNS_12RuntimeShapeEPKhlfS6_Phlf+0x2dc>
 800765c:	2b02      	cmp	r3, #2
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800765e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
    TFLITE_DCHECK_LT(i, size_);
 8007660:	d00a      	beq.n	8007678 <_ZN6tflite13reference_ops4MeanERKNS_10MeanParamsERKNS_12RuntimeShapeEPKhlfS6_Phlf+0x2dc>
 8007662:	2b03      	cmp	r3, #3
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 8007664:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
    TFLITE_DCHECK_LT(i, size_);
 8007666:	d007      	beq.n	8007678 <_ZN6tflite13reference_ops4MeanERKNS_10MeanParamsERKNS_12RuntimeShapeEPKhlfS6_Phlf+0x2dc>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 8007668:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800766a:	9303      	str	r3, [sp, #12]
 800766c:	e6dc      	b.n	8007428 <_ZN6tflite13reference_ops4MeanERKNS_10MeanParamsERKNS_12RuntimeShapeEPKhlfS6_Phlf+0x8c>
  TFLITE_CHECK((op_params.axis[0] == 1 && op_params.axis[1] == 2) ||
 800766e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8007672:	2b02      	cmp	r3, #2
 8007674:	f43f aef2 	beq.w	800745c <_ZN6tflite13reference_ops4MeanERKNS_10MeanParamsERKNS_12RuntimeShapeEPKhlfS6_Phlf+0xc0>
  TFLITE_CHECK_EQ(unextended_input_shape.DimensionsCount(), 4);
 8007678:	f009 fd0c 	bl	8011094 <abort>
  assert(exponent <= 31);
 800767c:	4b04      	ldr	r3, [pc, #16]	; (8007690 <_ZN6tflite13reference_ops4MeanERKNS_10MeanParamsERKNS_12RuntimeShapeEPKhlfS6_Phlf+0x2f4>)
 800767e:	4a05      	ldr	r2, [pc, #20]	; (8007694 <_ZN6tflite13reference_ops4MeanERKNS_10MeanParamsERKNS_12RuntimeShapeEPKhlfS6_Phlf+0x2f8>)
 8007680:	4805      	ldr	r0, [pc, #20]	; (8007698 <_ZN6tflite13reference_ops4MeanERKNS_10MeanParamsERKNS_12RuntimeShapeEPKhlfS6_Phlf+0x2fc>)
 8007682:	f240 1167 	movw	r1, #359	; 0x167
 8007686:	f009 fd0d 	bl	80110a4 <__assert_func>
 800768a:	bf00      	nop
 800768c:	c0000001 	.word	0xc0000001
 8007690:	08016994 	.word	0x08016994
 8007694:	080169a4 	.word	0x080169a4
 8007698:	08016a00 	.word	0x08016a00

0800769c <_ZN6tflite3ops5micro6reduce13PrepareSimpleEP13TfLiteContextP10TfLiteNode>:
TfLiteStatus PrepareSimple(TfLiteContext* context, TfLiteNode* node) {
 800769c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80076a0:	460d      	mov	r5, r1
 80076a2:	b084      	sub	sp, #16
  const TfLiteTensor* input = GetInput(context, node, 0);
 80076a4:	2200      	movs	r2, #0
TfLiteStatus PrepareSimple(TfLiteContext* context, TfLiteNode* node) {
 80076a6:	4604      	mov	r4, r0
  const TfLiteTensor* input = GetInput(context, node, 0);
 80076a8:	f7fc fc5e 	bl	8003f68 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE_EQ(context, node->inputs->size, 2);
 80076ac:	682b      	ldr	r3, [r5, #0]
 80076ae:	681f      	ldr	r7, [r3, #0]
 80076b0:	2f02      	cmp	r7, #2
 80076b2:	d010      	beq.n	80076d6 <_ZN6tflite3ops5micro6reduce13PrepareSimpleEP13TfLiteContextP10TfLiteNode+0x3a>
 80076b4:	4a39      	ldr	r2, [pc, #228]	; (800779c <_ZN6tflite3ops5micro6reduce13PrepareSimpleEP13TfLiteContextP10TfLiteNode+0x100>)
 80076b6:	4b3a      	ldr	r3, [pc, #232]	; (80077a0 <_ZN6tflite3ops5micro6reduce13PrepareSimpleEP13TfLiteContextP10TfLiteNode+0x104>)
 80076b8:	2102      	movs	r1, #2
 80076ba:	9103      	str	r1, [sp, #12]
 80076bc:	6965      	ldr	r5, [r4, #20]
 80076be:	4939      	ldr	r1, [pc, #228]	; (80077a4 <_ZN6tflite3ops5micro6reduce13PrepareSimpleEP13TfLiteContextP10TfLiteNode+0x108>)
 80076c0:	9300      	str	r3, [sp, #0]
 80076c2:	e9cd 2701 	strd	r2, r7, [sp, #4]
 80076c6:	4620      	mov	r0, r4
 80076c8:	4a37      	ldr	r2, [pc, #220]	; (80077a8 <_ZN6tflite3ops5micro6reduce13PrepareSimpleEP13TfLiteContextP10TfLiteNode+0x10c>)
 80076ca:	233e      	movs	r3, #62	; 0x3e
 80076cc:	47a8      	blx	r5
 80076ce:	2001      	movs	r0, #1
}
 80076d0:	b004      	add	sp, #16
 80076d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  TF_LITE_ENSURE_EQ(context, node->outputs->size, 1);
 80076d6:	686b      	ldr	r3, [r5, #4]
 80076d8:	f8d3 8000 	ldr.w	r8, [r3]
 80076dc:	f1b8 0f01 	cmp.w	r8, #1
 80076e0:	d010      	beq.n	8007704 <_ZN6tflite3ops5micro6reduce13PrepareSimpleEP13TfLiteContextP10TfLiteNode+0x68>
 80076e2:	2501      	movs	r5, #1
 80076e4:	e9cd 8502 	strd	r8, r5, [sp, #8]
 80076e8:	4a30      	ldr	r2, [pc, #192]	; (80077ac <_ZN6tflite3ops5micro6reduce13PrepareSimpleEP13TfLiteContextP10TfLiteNode+0x110>)
 80076ea:	9201      	str	r2, [sp, #4]
 80076ec:	4b30      	ldr	r3, [pc, #192]	; (80077b0 <_ZN6tflite3ops5micro6reduce13PrepareSimpleEP13TfLiteContextP10TfLiteNode+0x114>)
 80076ee:	6966      	ldr	r6, [r4, #20]
 80076f0:	4a2d      	ldr	r2, [pc, #180]	; (80077a8 <_ZN6tflite3ops5micro6reduce13PrepareSimpleEP13TfLiteContextP10TfLiteNode+0x10c>)
 80076f2:	9300      	str	r3, [sp, #0]
 80076f4:	4620      	mov	r0, r4
 80076f6:	492b      	ldr	r1, [pc, #172]	; (80077a4 <_ZN6tflite3ops5micro6reduce13PrepareSimpleEP13TfLiteContextP10TfLiteNode+0x108>)
 80076f8:	233f      	movs	r3, #63	; 0x3f
 80076fa:	47b0      	blx	r6
 80076fc:	4628      	mov	r0, r5
}
 80076fe:	b004      	add	sp, #16
 8007700:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  const TfLiteTensor* axis = GetInput(context, node, 1);
 8007704:	4606      	mov	r6, r0
 8007706:	4642      	mov	r2, r8
 8007708:	4629      	mov	r1, r5
 800770a:	4620      	mov	r0, r4
 800770c:	f7fc fc2c 	bl	8003f68 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, axis != nullptr);
 8007710:	b1d8      	cbz	r0, 800774a <_ZN6tflite3ops5micro6reduce13PrepareSimpleEP13TfLiteContextP10TfLiteNode+0xae>
  TF_LITE_ENSURE_TYPES_EQ(context, axis->type, kTfLiteInt32);
 8007712:	7800      	ldrb	r0, [r0, #0]
 8007714:	2802      	cmp	r0, #2
 8007716:	d104      	bne.n	8007722 <_ZN6tflite3ops5micro6reduce13PrepareSimpleEP13TfLiteContextP10TfLiteNode+0x86>
  if (input->type == kTfLiteInt8) {
 8007718:	7833      	ldrb	r3, [r6, #0]
 800771a:	2b09      	cmp	r3, #9
 800771c:	d01f      	beq.n	800775e <_ZN6tflite3ops5micro6reduce13PrepareSimpleEP13TfLiteContextP10TfLiteNode+0xc2>
  return kTfLiteOk;
 800771e:	2000      	movs	r0, #0
 8007720:	e7d6      	b.n	80076d0 <_ZN6tflite3ops5micro6reduce13PrepareSimpleEP13TfLiteContextP10TfLiteNode+0x34>
  TF_LITE_ENSURE_TYPES_EQ(context, axis->type, kTfLiteInt32);
 8007722:	6966      	ldr	r6, [r4, #20]
 8007724:	f7fc f832 	bl	800378c <TfLiteTypeGetName>
 8007728:	4605      	mov	r5, r0
 800772a:	4638      	mov	r0, r7
 800772c:	f7fc f82e 	bl	800378c <TfLiteTypeGetName>
 8007730:	4b20      	ldr	r3, [pc, #128]	; (80077b4 <_ZN6tflite3ops5micro6reduce13PrepareSimpleEP13TfLiteContextP10TfLiteNode+0x118>)
 8007732:	9003      	str	r0, [sp, #12]
 8007734:	e9cd 3501 	strd	r3, r5, [sp, #4]
 8007738:	4b1f      	ldr	r3, [pc, #124]	; (80077b8 <_ZN6tflite3ops5micro6reduce13PrepareSimpleEP13TfLiteContextP10TfLiteNode+0x11c>)
 800773a:	9300      	str	r3, [sp, #0]
 800773c:	4620      	mov	r0, r4
 800773e:	4a1a      	ldr	r2, [pc, #104]	; (80077a8 <_ZN6tflite3ops5micro6reduce13PrepareSimpleEP13TfLiteContextP10TfLiteNode+0x10c>)
 8007740:	491e      	ldr	r1, [pc, #120]	; (80077bc <_ZN6tflite3ops5micro6reduce13PrepareSimpleEP13TfLiteContextP10TfLiteNode+0x120>)
 8007742:	2344      	movs	r3, #68	; 0x44
 8007744:	47b0      	blx	r6
 8007746:	4640      	mov	r0, r8
 8007748:	e7c2      	b.n	80076d0 <_ZN6tflite3ops5micro6reduce13PrepareSimpleEP13TfLiteContextP10TfLiteNode+0x34>
  TF_LITE_ENSURE(context, axis != nullptr);
 800774a:	4b1d      	ldr	r3, [pc, #116]	; (80077c0 <_ZN6tflite3ops5micro6reduce13PrepareSimpleEP13TfLiteContextP10TfLiteNode+0x124>)
 800774c:	6965      	ldr	r5, [r4, #20]
 800774e:	4a16      	ldr	r2, [pc, #88]	; (80077a8 <_ZN6tflite3ops5micro6reduce13PrepareSimpleEP13TfLiteContextP10TfLiteNode+0x10c>)
 8007750:	9300      	str	r3, [sp, #0]
 8007752:	4620      	mov	r0, r4
 8007754:	491b      	ldr	r1, [pc, #108]	; (80077c4 <_ZN6tflite3ops5micro6reduce13PrepareSimpleEP13TfLiteContextP10TfLiteNode+0x128>)
 8007756:	2343      	movs	r3, #67	; 0x43
 8007758:	47a8      	blx	r5
 800775a:	4640      	mov	r0, r8
 800775c:	e7b8      	b.n	80076d0 <_ZN6tflite3ops5micro6reduce13PrepareSimpleEP13TfLiteContextP10TfLiteNode+0x34>
    const TfLiteTensor* output = GetOutput(context, node, 0);
 800775e:	2200      	movs	r2, #0
 8007760:	4629      	mov	r1, r5
 8007762:	4620      	mov	r0, r4
    OpData* data = static_cast<OpData*>(node->user_data);
 8007764:	692f      	ldr	r7, [r5, #16]
    const TfLiteTensor* output = GetOutput(context, node, 0);
 8007766:	f7fc fc1b 	bl	8003fa0 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>
 800776a:	4603      	mov	r3, r0
    const double real_multiplier = static_cast<double>(input->params.scale) /
 800776c:	68f0      	ldr	r0, [r6, #12]
    const TfLiteTensor* output = GetOutput(context, node, 0);
 800776e:	461e      	mov	r6, r3
    const double real_multiplier = static_cast<double>(input->params.scale) /
 8007770:	f7f8 fefa 	bl	8000568 <__aeabi_f2d>
 8007774:	4604      	mov	r4, r0
                                   static_cast<double>(output->params.scale);
 8007776:	68f0      	ldr	r0, [r6, #12]
    const double real_multiplier = static_cast<double>(input->params.scale) /
 8007778:	460d      	mov	r5, r1
                                   static_cast<double>(output->params.scale);
 800777a:	f7f8 fef5 	bl	8000568 <__aeabi_f2d>
 800777e:	4602      	mov	r2, r0
 8007780:	460b      	mov	r3, r1
    const double real_multiplier = static_cast<double>(input->params.scale) /
 8007782:	4620      	mov	r0, r4
 8007784:	4629      	mov	r1, r5
 8007786:	f7f9 f871 	bl	800086c <__aeabi_ddiv>
    QuantizeMultiplier(real_multiplier, &data->multiplier, &data->shift);
 800778a:	1d3c      	adds	r4, r7, #4
    const double real_multiplier = static_cast<double>(input->params.scale) /
 800778c:	ec41 0b10 	vmov	d0, r0, r1
    QuantizeMultiplier(real_multiplier, &data->multiplier, &data->shift);
 8007790:	4638      	mov	r0, r7
 8007792:	4621      	mov	r1, r4
 8007794:	f7fc faea 	bl	8003d6c <_ZN6tflite18QuantizeMultiplierEdPlPi>
  return kTfLiteOk;
 8007798:	2000      	movs	r0, #0
 800779a:	e799      	b.n	80076d0 <_ZN6tflite3ops5micro6reduce13PrepareSimpleEP13TfLiteContextP10TfLiteNode+0x34>
 800779c:	08015560 	.word	0x08015560
 80077a0:	08016a38 	.word	0x08016a38
 80077a4:	08015588 	.word	0x08015588
 80077a8:	08016514 	.word	0x08016514
 80077ac:	08017600 	.word	0x08017600
 80077b0:	08016a4c 	.word	0x08016a4c
 80077b4:	08016a70 	.word	0x08016a70
 80077b8:	08016a80 	.word	0x08016a80
 80077bc:	08016548 	.word	0x08016548
 80077c0:	08016a60 	.word	0x08016a60
 80077c4:	08015528 	.word	0x08015528

080077c8 <_ZN6tflite3ops5micro6reduce10PrepareMaxEP13TfLiteContextP10TfLiteNode>:
TfLiteStatus PrepareMax(TfLiteContext* context, TfLiteNode* node) {
 80077c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80077cc:	4604      	mov	r4, r0
 80077ce:	4688      	mov	r8, r1
  TF_LITE_ENSURE_OK(context, PrepareSimple(context, node));
 80077d0:	f7ff ff64 	bl	800769c <_ZN6tflite3ops5micro6reduce13PrepareSimpleEP13TfLiteContextP10TfLiteNode>
 80077d4:	4605      	mov	r5, r0
 80077d6:	b110      	cbz	r0, 80077de <_ZN6tflite3ops5micro6reduce10PrepareMaxEP13TfLiteContextP10TfLiteNode+0x16>
}
 80077d8:	4628      	mov	r0, r5
 80077da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  const TfLiteTensor* input = GetInput(context, node, 0);
 80077de:	4602      	mov	r2, r0
 80077e0:	4641      	mov	r1, r8
 80077e2:	4620      	mov	r0, r4
  OpData* op_data = static_cast<OpData*>(node->user_data);
 80077e4:	f8d8 6010 	ldr.w	r6, [r8, #16]
  const TfLiteTensor* input = GetInput(context, node, 0);
 80077e8:	f7fc fbbe 	bl	8003f68 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  const TfLiteTensor* output = GetOutput(context, node, 0);
 80077ec:	4641      	mov	r1, r8
  const TfLiteTensor* input = GetInput(context, node, 0);
 80077ee:	4607      	mov	r7, r0
  const TfLiteTensor* output = GetOutput(context, node, 0);
 80077f0:	462a      	mov	r2, r5
 80077f2:	4620      	mov	r0, r4
 80077f4:	f7fc fbd4 	bl	8003fa0 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>
  const TfLiteTensor* axis = GetInput(context, node, 1);
 80077f8:	4641      	mov	r1, r8
  const TfLiteTensor* output = GetOutput(context, node, 0);
 80077fa:	4681      	mov	r9, r0
  const TfLiteTensor* axis = GetInput(context, node, 1);
 80077fc:	2201      	movs	r2, #1
 80077fe:	4620      	mov	r0, r4
 8007800:	f7fc fbb2 	bl	8003f68 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
 8007804:	4680      	mov	r8, r0
  }
  return count;
}

inline int64_t NumElements(const TfLiteTensor* t) {
  return NumElements(t->dims);
 8007806:	f8d9 0008 	ldr.w	r0, [r9, #8]
  op_data->output_scale = output->params.scale;
 800780a:	f8d9 100c 	ldr.w	r1, [r9, #12]
  for (int i = 0; i < dims->size; ++i) {
 800780e:	f8d0 c000 	ldr.w	ip, [r0]
  op_data->input_scale = input->params.scale;
 8007812:	68fa      	ldr	r2, [r7, #12]
 8007814:	6172      	str	r2, [r6, #20]
 8007816:	f1bc 0f00 	cmp.w	ip, #0
  op_data->output_scale = output->params.scale;
 800781a:	61f1      	str	r1, [r6, #28]
  int64_t count = 1;
 800781c:	f04f 0101 	mov.w	r1, #1
  for (int i = 0; i < dims->size; ++i) {
 8007820:	dd07      	ble.n	8007832 <_ZN6tflite3ops5micro6reduce10PrepareMaxEP13TfLiteContextP10TfLiteNode+0x6a>
 8007822:	462a      	mov	r2, r5
    count *= dims->data[i];
 8007824:	f850 3f04 	ldr.w	r3, [r0, #4]!
  for (int i = 0; i < dims->size; ++i) {
 8007828:	3201      	adds	r2, #1
 800782a:	4562      	cmp	r2, ip
    count *= dims->data[i];
 800782c:	fba1 1303 	umull	r1, r3, r1, r3
  for (int i = 0; i < dims->size; ++i) {
 8007830:	d1f8      	bne.n	8007824 <_ZN6tflite3ops5micro6reduce10PrepareMaxEP13TfLiteContextP10TfLiteNode+0x5c>
  context->RequestScratchBufferInArena(context, sizeof(int) * input->dims->size,
 8007832:	68bb      	ldr	r3, [r7, #8]
  op_data->num_output_elements = NumElements(output);
 8007834:	6231      	str	r1, [r6, #32]
  context->RequestScratchBufferInArena(context, sizeof(int) * input->dims->size,
 8007836:	6819      	ldr	r1, [r3, #0]
 8007838:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800783a:	f106 0208 	add.w	r2, r6, #8
 800783e:	0089      	lsls	r1, r1, #2
 8007840:	4620      	mov	r0, r4
 8007842:	4798      	blx	r3
      context, sizeof(int) * static_cast<int>(ElementCount(*axis->dims)),
 8007844:	f8d8 0008 	ldr.w	r0, [r8, #8]
  context->RequestScratchBufferInArena(
 8007848:	6c27      	ldr	r7, [r4, #64]	; 0x40
      context, sizeof(int) * static_cast<int>(ElementCount(*axis->dims)),
 800784a:	f7fe ffe9 	bl	8006820 <_ZN6tflite12ElementCountERK14TfLiteIntArray>
  context->RequestScratchBufferInArena(
 800784e:	f106 020c 	add.w	r2, r6, #12
 8007852:	0081      	lsls	r1, r0, #2
 8007854:	4620      	mov	r0, r4
 8007856:	47b8      	blx	r7
}
 8007858:	4628      	mov	r0, r5
 800785a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800785e:	bf00      	nop

08007860 <_ZN6tflite3ops5micro6reduce16PrepareMeanOrSumEP13TfLiteContextP10TfLiteNode>:
TfLiteStatus PrepareMeanOrSum(TfLiteContext* context, TfLiteNode* node) {
 8007860:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  const TfLiteTensor* input = GetInput(context, node, 0);
 8007864:	2200      	movs	r2, #0
TfLiteStatus PrepareMeanOrSum(TfLiteContext* context, TfLiteNode* node) {
 8007866:	460d      	mov	r5, r1
 8007868:	4604      	mov	r4, r0
  const TfLiteTensor* input = GetInput(context, node, 0);
 800786a:	f7fc fb7d 	bl	8003f68 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
 800786e:	4606      	mov	r6, r0
  const TfLiteTensor* output = GetOutput(context, node, 0);
 8007870:	2200      	movs	r2, #0
 8007872:	4629      	mov	r1, r5
 8007874:	4620      	mov	r0, r4
  OpData* op_data = reinterpret_cast<OpData*>(node->user_data);
 8007876:	f8d5 a010 	ldr.w	sl, [r5, #16]
  const TfLiteTensor* output = GetOutput(context, node, 0);
 800787a:	f7fc fb91 	bl	8003fa0 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>
  if (input->type == kTfLiteInt8) {
 800787e:	f896 e000 	ldrb.w	lr, [r6]
 8007882:	f1be 0f09 	cmp.w	lr, #9
  const TfLiteTensor* output = GetOutput(context, node, 0);
 8007886:	4607      	mov	r7, r0
  if (input->type == kTfLiteInt8) {
 8007888:	d034      	beq.n	80078f4 <_ZN6tflite3ops5micro6reduce16PrepareMeanOrSumEP13TfLiteContextP10TfLiteNode+0x94>
  return NumElements(t->dims);
 800788a:	6880      	ldr	r0, [r0, #8]
  for (int i = 0; i < dims->size; ++i) {
 800788c:	f8d0 c000 	ldr.w	ip, [r0]
 8007890:	f1bc 0f00 	cmp.w	ip, #0
  int64_t count = 1;
 8007894:	bfd8      	it	le
 8007896:	2101      	movle	r1, #1
  for (int i = 0; i < dims->size; ++i) {
 8007898:	dd0b      	ble.n	80078b2 <_ZN6tflite3ops5micro6reduce16PrepareMeanOrSumEP13TfLiteContextP10TfLiteNode+0x52>
  int64_t count = 1;
 800789a:	2101      	movs	r1, #1
  for (int i = 0; i < dims->size; ++i) {
 800789c:	2200      	movs	r2, #0
    count *= dims->data[i];
 800789e:	f850 3f04 	ldr.w	r3, [r0, #4]!
  for (int i = 0; i < dims->size; ++i) {
 80078a2:	3201      	adds	r2, #1
 80078a4:	4562      	cmp	r2, ip
    count *= dims->data[i];
 80078a6:	fba1 1303 	umull	r1, r3, r1, r3
  for (int i = 0; i < dims->size; ++i) {
 80078aa:	dbf8      	blt.n	800789e <_ZN6tflite3ops5micro6reduce16PrepareMeanOrSumEP13TfLiteContextP10TfLiteNode+0x3e>
  if (input->type == kTfLiteInt8 || input->type == kTfLiteUInt8) {
 80078ac:	f1be 0f09 	cmp.w	lr, #9
 80078b0:	d008      	beq.n	80078c4 <_ZN6tflite3ops5micro6reduce16PrepareMeanOrSumEP13TfLiteContextP10TfLiteNode+0x64>
 80078b2:	f1be 0f03 	cmp.w	lr, #3
 80078b6:	d005      	beq.n	80078c4 <_ZN6tflite3ops5micro6reduce16PrepareMeanOrSumEP13TfLiteContextP10TfLiteNode+0x64>
  TF_LITE_ENSURE_OK(context, PrepareSimple(context, node));
 80078b8:	4629      	mov	r1, r5
 80078ba:	4620      	mov	r0, r4
}
 80078bc:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  TF_LITE_ENSURE_OK(context, PrepareSimple(context, node));
 80078c0:	f7ff beec 	b.w	800769c <_ZN6tflite3ops5micro6reduce13PrepareSimpleEP13TfLiteContextP10TfLiteNode>
    context->RequestScratchBufferInArena(context, output_size * sizeof(int32_t),
 80078c4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80078c6:	f10a 0208 	add.w	r2, sl, #8
 80078ca:	0089      	lsls	r1, r1, #2
 80078cc:	4620      	mov	r0, r4
 80078ce:	4798      	blx	r3
    op_data->input_scale = input->params.scale;
 80078d0:	68f3      	ldr	r3, [r6, #12]
    op_data->input_zp = input->params.zero_point;
 80078d2:	6932      	ldr	r2, [r6, #16]
 80078d4:	f8ca 2010 	str.w	r2, [sl, #16]
    op_data->input_scale = input->params.scale;
 80078d8:	f8ca 3014 	str.w	r3, [sl, #20]
    op_data->output_zp = output->params.zero_point;
 80078dc:	693a      	ldr	r2, [r7, #16]
    op_data->output_scale = output->params.scale;
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	f8ca 301c 	str.w	r3, [sl, #28]
    op_data->output_zp = output->params.zero_point;
 80078e4:	f8ca 2018 	str.w	r2, [sl, #24]
  TF_LITE_ENSURE_OK(context, PrepareSimple(context, node));
 80078e8:	4629      	mov	r1, r5
 80078ea:	4620      	mov	r0, r4
}
 80078ec:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  TF_LITE_ENSURE_OK(context, PrepareSimple(context, node));
 80078f0:	f7ff bed4 	b.w	800769c <_ZN6tflite3ops5micro6reduce13PrepareSimpleEP13TfLiteContextP10TfLiteNode>
    const double real_multiplier = static_cast<double>(input->params.scale) /
 80078f4:	68f0      	ldr	r0, [r6, #12]
 80078f6:	f7f8 fe37 	bl	8000568 <__aeabi_f2d>
 80078fa:	4680      	mov	r8, r0
                                   static_cast<double>(output->params.scale);
 80078fc:	68f8      	ldr	r0, [r7, #12]
    const double real_multiplier = static_cast<double>(input->params.scale) /
 80078fe:	4689      	mov	r9, r1
                                   static_cast<double>(output->params.scale);
 8007900:	f7f8 fe32 	bl	8000568 <__aeabi_f2d>
 8007904:	4602      	mov	r2, r0
 8007906:	460b      	mov	r3, r1
    const double real_multiplier = static_cast<double>(input->params.scale) /
 8007908:	4640      	mov	r0, r8
 800790a:	4649      	mov	r1, r9
 800790c:	f7f8 ffae 	bl	800086c <__aeabi_ddiv>
    QuantizeMultiplier(real_multiplier, &op_data->multiplier, &op_data->shift);
 8007910:	f10a 0804 	add.w	r8, sl, #4
    const double real_multiplier = static_cast<double>(input->params.scale) /
 8007914:	ec41 0b10 	vmov	d0, r0, r1
    QuantizeMultiplier(real_multiplier, &op_data->multiplier, &op_data->shift);
 8007918:	4650      	mov	r0, sl
 800791a:	4641      	mov	r1, r8
 800791c:	f7fc fa26 	bl	8003d6c <_ZN6tflite18QuantizeMultiplierEdPlPi>
  return NumElements(t->dims);
 8007920:	68b8      	ldr	r0, [r7, #8]
  if (input->type == kTfLiteInt8 || input->type == kTfLiteUInt8) {
 8007922:	f896 e000 	ldrb.w	lr, [r6]
  for (int i = 0; i < dims->size; ++i) {
 8007926:	f8d0 c000 	ldr.w	ip, [r0]
 800792a:	f1bc 0f00 	cmp.w	ip, #0
 800792e:	dcb4      	bgt.n	800789a <_ZN6tflite3ops5micro6reduce16PrepareMeanOrSumEP13TfLiteContextP10TfLiteNode+0x3a>
  int64_t count = 1;
 8007930:	2101      	movs	r1, #1
 8007932:	e7bb      	b.n	80078ac <_ZN6tflite3ops5micro6reduce16PrepareMeanOrSumEP13TfLiteContextP10TfLiteNode+0x4c>

08007934 <_ZN6tflite3ops5micro13Register_MEANEv>:

}  // namespace reduce

TfLiteRegistration Register_MEAN() {
 8007934:	b510      	push	{r4, lr}
          /*prepare=*/reduce::PrepareMeanOrSum,
          /*invoke=*/reduce::EvalMean,
          /*profiling_string=*/nullptr,
          /*builtin_code=*/0,
          /*custom_name=*/nullptr,
          /*version=*/0};
 8007936:	4c06      	ldr	r4, [pc, #24]	; (8007950 <_ZN6tflite3ops5micro13Register_MEANEv+0x1c>)
TfLiteRegistration Register_MEAN() {
 8007938:	4686      	mov	lr, r0
          /*version=*/0};
 800793a:	4684      	mov	ip, r0
 800793c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800793e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8007942:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8007946:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
}
 800794a:	4670      	mov	r0, lr
 800794c:	bd10      	pop	{r4, pc}
 800794e:	bf00      	nop
 8007950:	08013ee0 	.word	0x08013ee0

08007954 <_ZN6tflite13reference_ops4MeanIfEEvRKNS_10MeanParamsERKNS_12RuntimeShapeEPKT_S7_PS8_>:
inline void Mean(const tflite::MeanParams& op_params,
 8007954:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007958:	460c      	mov	r4, r1
 800795a:	b099      	sub	sp, #100	; 0x64
 800795c:	461f      	mov	r7, r3
  TFLITE_CHECK_EQ(unextended_input_shape.DimensionsCount(), 4);
 800795e:	6823      	ldr	r3, [r4, #0]
inline void Mean(const tflite::MeanParams& op_params,
 8007960:	9922      	ldr	r1, [sp, #136]	; 0x88
 8007962:	910b      	str	r1, [sp, #44]	; 0x2c
  TFLITE_CHECK_EQ(unextended_input_shape.DimensionsCount(), 4);
 8007964:	2b04      	cmp	r3, #4
 8007966:	f040 80e6 	bne.w	8007b36 <_ZN6tflite13reference_ops4MeanIfEEvRKNS_10MeanParamsERKNS_12RuntimeShapeEPKT_S7_PS8_+0x1e2>
  inline int32_t DimensionsCount() const { return size_; }
 800796a:	f8d7 c000 	ldr.w	ip, [r7]
  TFLITE_CHECK_LE(unextended_output_shape.DimensionsCount(), 4);
 800796e:	f1bc 0f04 	cmp.w	ip, #4
 8007972:	f300 80e0 	bgt.w	8007b36 <_ZN6tflite13reference_ops4MeanIfEEvRKNS_10MeanParamsERKNS_12RuntimeShapeEPKT_S7_PS8_+0x1e2>
    std::memcpy(DimsData() + size_increase, shape.DimsData(),
 8007976:	68a1      	ldr	r1, [r4, #8]
    size_ = dimensions_count;
 8007978:	930c      	str	r3, [sp, #48]	; 0x30
  inline int32_t DimensionsCount() const { return size_; }
 800797a:	4605      	mov	r5, r0
 800797c:	4616      	mov	r6, r2
    std::memcpy(DimsData() + size_increase, shape.DimsData(),
 800797e:	6860      	ldr	r0, [r4, #4]
 8007980:	68e2      	ldr	r2, [r4, #12]
    size_ = dimensions_count;
 8007982:	9312      	str	r3, [sp, #72]	; 0x48
    std::memcpy(DimsData() + size_increase, shape.DimsData(),
 8007984:	6923      	ldr	r3, [r4, #16]
 8007986:	ac0d      	add	r4, sp, #52	; 0x34
 8007988:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    for (int i = 0; i < size_increase; ++i) {
 800798a:	f1dc 0004 	rsbs	r0, ip, #4
 800798e:	d00d      	beq.n	80079ac <_ZN6tflite13reference_ops4MeanIfEEvRKNS_10MeanParamsERKNS_12RuntimeShapeEPKT_S7_PS8_+0x58>
      dims_[i] = val;
 8007990:	2301      	movs	r3, #1
    for (int i = 0; i < size_increase; ++i) {
 8007992:	4298      	cmp	r0, r3
      dims_[i] = val;
 8007994:	9313      	str	r3, [sp, #76]	; 0x4c
    for (int i = 0; i < size_increase; ++i) {
 8007996:	d009      	beq.n	80079ac <_ZN6tflite13reference_ops4MeanIfEEvRKNS_10MeanParamsERKNS_12RuntimeShapeEPKT_S7_PS8_+0x58>
 8007998:	2802      	cmp	r0, #2
      dims_[i] = val;
 800799a:	9314      	str	r3, [sp, #80]	; 0x50
    for (int i = 0; i < size_increase; ++i) {
 800799c:	d006      	beq.n	80079ac <_ZN6tflite13reference_ops4MeanIfEEvRKNS_10MeanParamsERKNS_12RuntimeShapeEPKT_S7_PS8_+0x58>
 800799e:	2803      	cmp	r0, #3
      dims_[i] = val;
 80079a0:	9315      	str	r3, [sp, #84]	; 0x54
    for (int i = 0; i < size_increase; ++i) {
 80079a2:	d003      	beq.n	80079ac <_ZN6tflite13reference_ops4MeanIfEEvRKNS_10MeanParamsERKNS_12RuntimeShapeEPKT_S7_PS8_+0x58>
 80079a4:	2804      	cmp	r0, #4
      dims_[i] = val;
 80079a6:	9316      	str	r3, [sp, #88]	; 0x58
    for (int i = 0; i < size_increase; ++i) {
 80079a8:	f040 80c5 	bne.w	8007b36 <_ZN6tflite13reference_ops4MeanIfEEvRKNS_10MeanParamsERKNS_12RuntimeShapeEPKT_S7_PS8_+0x1e2>
    std::memcpy(DimsData() + size_increase, shape.DimsData(),
 80079ac:	ab13      	add	r3, sp, #76	; 0x4c
 80079ae:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80079b2:	ea4f 028c 	mov.w	r2, ip, lsl #2
 80079b6:	1d39      	adds	r1, r7, #4
 80079b8:	f00a fbc7 	bl	801214a <memcpy>
    TFLITE_DCHECK_LT(i, size_);
 80079bc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80079be:	9301      	str	r3, [sp, #4]
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	f340 80b8 	ble.w	8007b36 <_ZN6tflite13reference_ops4MeanIfEEvRKNS_10MeanParamsERKNS_12RuntimeShapeEPKT_S7_PS8_+0x1e2>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 80079c6:	2b05      	cmp	r3, #5
 80079c8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80079ca:	f340 80a2 	ble.w	8007b12 <_ZN6tflite13reference_ops4MeanIfEEvRKNS_10MeanParamsERKNS_12RuntimeShapeEPKT_S7_PS8_+0x1be>
 80079ce:	681a      	ldr	r2, [r3, #0]
 80079d0:	9206      	str	r2, [sp, #24]
 80079d2:	e9d3 0201 	ldrd	r0, r2, [r3, #4]
 80079d6:	68db      	ldr	r3, [r3, #12]
 80079d8:	9300      	str	r3, [sp, #0]
  TFLITE_CHECK_EQ(op_params.axis_count, 2);
 80079da:	f995 3000 	ldrsb.w	r3, [r5]
 80079de:	2b02      	cmp	r3, #2
 80079e0:	e9dd 410e 	ldrd	r4, r1, [sp, #56]	; 0x38
 80079e4:	f040 80a7 	bne.w	8007b36 <_ZN6tflite13reference_ops4MeanIfEEvRKNS_10MeanParamsERKNS_12RuntimeShapeEPKT_S7_PS8_+0x1e2>
  TFLITE_CHECK((op_params.axis[0] == 1 && op_params.axis[1] == 2) ||
 80079e8:	f9b5 3002 	ldrsh.w	r3, [r5, #2]
 80079ec:	2b01      	cmp	r3, #1
 80079ee:	f000 809d 	beq.w	8007b2c <_ZN6tflite13reference_ops4MeanIfEEvRKNS_10MeanParamsERKNS_12RuntimeShapeEPKT_S7_PS8_+0x1d8>
 80079f2:	2b02      	cmp	r3, #2
 80079f4:	f040 809f 	bne.w	8007b36 <_ZN6tflite13reference_ops4MeanIfEEvRKNS_10MeanParamsERKNS_12RuntimeShapeEPKT_S7_PS8_+0x1e2>
 80079f8:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 80079fc:	2b01      	cmp	r3, #1
 80079fe:	f040 809a 	bne.w	8007b36 <_ZN6tflite13reference_ops4MeanIfEEvRKNS_10MeanParamsERKNS_12RuntimeShapeEPKT_S7_PS8_+0x1e2>
  TFLITE_CHECK_EQ(output_height, 1);
 8007a02:	2801      	cmp	r0, #1
 8007a04:	f040 8097 	bne.w	8007b36 <_ZN6tflite13reference_ops4MeanIfEEvRKNS_10MeanParamsERKNS_12RuntimeShapeEPKT_S7_PS8_+0x1e2>
  TFLITE_CHECK_EQ(output_width, 1);
 8007a08:	2a01      	cmp	r2, #1
 8007a0a:	f040 8094 	bne.w	8007b36 <_ZN6tflite13reference_ops4MeanIfEEvRKNS_10MeanParamsERKNS_12RuntimeShapeEPKT_S7_PS8_+0x1e2>
  for (int out_b = 0; out_b < output_batch; ++out_b) {
 8007a0e:	9b06      	ldr	r3, [sp, #24]
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	dd71      	ble.n	8007af8 <_ZN6tflite13reference_ops4MeanIfEEvRKNS_10MeanParamsERKNS_12RuntimeShapeEPKT_S7_PS8_+0x1a4>
          value / (input_width * input_height);
 8007a14:	fb01 f304 	mul.w	r3, r1, r4
 8007a18:	ee06 3a10 	vmov	s12, r3
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
 8007a1c:	9a15      	ldr	r2, [sp, #84]	; 0x54
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
 8007a1e:	9b14      	ldr	r3, [sp, #80]	; 0x50
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
 8007a20:	9816      	ldr	r0, [sp, #88]	; 0x58
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
 8007a22:	9303      	str	r3, [sp, #12]
 8007a24:	fb02 f303 	mul.w	r3, r2, r3
 8007a28:	fb00 f303 	mul.w	r3, r0, r3
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
 8007a2c:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
 8007a30:	930a      	str	r3, [sp, #40]	; 0x28
 8007a32:	ee16 3a10 	vmov	r3, s12
 8007a36:	fb08 f303 	mul.w	r3, r8, r3
 8007a3a:	009b      	lsls	r3, r3, #2
 8007a3c:	9607      	str	r6, [sp, #28]
 8007a3e:	9309      	str	r3, [sp, #36]	; 0x24
 8007a40:	fb08 f701 	mul.w	r7, r8, r1
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
 8007a44:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007a46:	f8dd 9034 	ldr.w	r9, [sp, #52]	; 0x34
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
 8007a4a:	9005      	str	r0, [sp, #20]
 8007a4c:	2600      	movs	r6, #0
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
 8007a4e:	9204      	str	r2, [sp, #16]
 8007a50:	00bf      	lsls	r7, r7, #2
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
 8007a52:	9608      	str	r6, [sp, #32]
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
 8007a54:	9302      	str	r3, [sp, #8]
 8007a56:	ea4f 0088 	mov.w	r0, r8, lsl #2
    for (int out_d = 0; out_d < output_depth; ++out_d) {
 8007a5a:	9b00      	ldr	r3, [sp, #0]
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	dd3f      	ble.n	8007ae0 <_ZN6tflite13reference_ops4MeanIfEEvRKNS_10MeanParamsERKNS_12RuntimeShapeEPKT_S7_PS8_+0x18c>
 8007a60:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a62:	9a08      	ldr	r2, [sp, #32]
 8007a64:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007a68:	eb03 0b82 	add.w	fp, r3, r2, lsl #2
 8007a6c:	f04f 0e00 	mov.w	lr, #0
      for (int in_h = 0; in_h < input_height; ++in_h) {
 8007a70:	2c00      	cmp	r4, #0
      float value = 0;
 8007a72:	eddf 7a32 	vldr	s15, [pc, #200]	; 8007b3c <_ZN6tflite13reference_ops4MeanIfEEvRKNS_10MeanParamsERKNS_12RuntimeShapeEPKT_S7_PS8_+0x1e8>
      for (int in_h = 0; in_h < input_height; ++in_h) {
 8007a76:	dd17      	ble.n	8007aa8 <_ZN6tflite13reference_ops4MeanIfEEvRKNS_10MeanParamsERKNS_12RuntimeShapeEPKT_S7_PS8_+0x154>
 8007a78:	46d4      	mov	ip, sl
 8007a7a:	2500      	movs	r5, #0
        for (int in_w = 0; in_w < input_width; ++in_w) {
 8007a7c:	2900      	cmp	r1, #0
 8007a7e:	dd0f      	ble.n	8007aa0 <_ZN6tflite13reference_ops4MeanIfEEvRKNS_10MeanParamsERKNS_12RuntimeShapeEPKT_S7_PS8_+0x14c>
 8007a80:	454e      	cmp	r6, r9
 8007a82:	da58      	bge.n	8007b36 <_ZN6tflite13reference_ops4MeanIfEEvRKNS_10MeanParamsERKNS_12RuntimeShapeEPKT_S7_PS8_+0x1e2>
 8007a84:	45c6      	cmp	lr, r8
 8007a86:	da56      	bge.n	8007b36 <_ZN6tflite13reference_ops4MeanIfEEvRKNS_10MeanParamsERKNS_12RuntimeShapeEPKT_S7_PS8_+0x1e2>
 8007a88:	42ac      	cmp	r4, r5
 8007a8a:	dd54      	ble.n	8007b36 <_ZN6tflite13reference_ops4MeanIfEEvRKNS_10MeanParamsERKNS_12RuntimeShapeEPKT_S7_PS8_+0x1e2>
 8007a8c:	4662      	mov	r2, ip
 8007a8e:	2300      	movs	r3, #0
          value += input_data[Offset(input_shape, out_b, in_h, in_w, out_d)];
 8007a90:	ed92 7a00 	vldr	s14, [r2]
        for (int in_w = 0; in_w < input_width; ++in_w) {
 8007a94:	3301      	adds	r3, #1
 8007a96:	428b      	cmp	r3, r1
          value += input_data[Offset(input_shape, out_b, in_h, in_w, out_d)];
 8007a98:	ee77 7a87 	vadd.f32	s15, s15, s14
        for (int in_w = 0; in_w < input_width; ++in_w) {
 8007a9c:	4402      	add	r2, r0
 8007a9e:	d1f7      	bne.n	8007a90 <_ZN6tflite13reference_ops4MeanIfEEvRKNS_10MeanParamsERKNS_12RuntimeShapeEPKT_S7_PS8_+0x13c>
      for (int in_h = 0; in_h < input_height; ++in_h) {
 8007aa0:	3501      	adds	r5, #1
 8007aa2:	42a5      	cmp	r5, r4
 8007aa4:	44bc      	add	ip, r7
 8007aa6:	d1e9      	bne.n	8007a7c <_ZN6tflite13reference_ops4MeanIfEEvRKNS_10MeanParamsERKNS_12RuntimeShapeEPKT_S7_PS8_+0x128>
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
 8007aa8:	9b01      	ldr	r3, [sp, #4]
 8007aaa:	2b04      	cmp	r3, #4
          value / (input_width * input_height);
 8007aac:	eef8 6ac6 	vcvt.f32.s32	s13, s12
 8007ab0:	d141      	bne.n	8007b36 <_ZN6tflite13reference_ops4MeanIfEEvRKNS_10MeanParamsERKNS_12RuntimeShapeEPKT_S7_PS8_+0x1e2>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
 8007ab2:	9b02      	ldr	r3, [sp, #8]
 8007ab4:	429e      	cmp	r6, r3
 8007ab6:	da3e      	bge.n	8007b36 <_ZN6tflite13reference_ops4MeanIfEEvRKNS_10MeanParamsERKNS_12RuntimeShapeEPKT_S7_PS8_+0x1e2>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
 8007ab8:	9b03      	ldr	r3, [sp, #12]
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	dd3b      	ble.n	8007b36 <_ZN6tflite13reference_ops4MeanIfEEvRKNS_10MeanParamsERKNS_12RuntimeShapeEPKT_S7_PS8_+0x1e2>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
 8007abe:	9b04      	ldr	r3, [sp, #16]
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	dd38      	ble.n	8007b36 <_ZN6tflite13reference_ops4MeanIfEEvRKNS_10MeanParamsERKNS_12RuntimeShapeEPKT_S7_PS8_+0x1e2>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
 8007ac4:	9b05      	ldr	r3, [sp, #20]
 8007ac6:	459e      	cmp	lr, r3
 8007ac8:	da35      	bge.n	8007b36 <_ZN6tflite13reference_ops4MeanIfEEvRKNS_10MeanParamsERKNS_12RuntimeShapeEPKT_S7_PS8_+0x1e2>
 8007aca:	ee87 7aa6 	vdiv.f32	s14, s15, s13
    for (int out_d = 0; out_d < output_depth; ++out_d) {
 8007ace:	9b00      	ldr	r3, [sp, #0]
 8007ad0:	f10e 0e01 	add.w	lr, lr, #1
 8007ad4:	459e      	cmp	lr, r3
 8007ad6:	f10a 0a04 	add.w	sl, sl, #4
      output_data[Offset(output_shape, out_b, 0, 0, out_d)] =
 8007ada:	ecab 7a01 	vstmia	fp!, {s14}
    for (int out_d = 0; out_d < output_depth; ++out_d) {
 8007ade:	d1c7      	bne.n	8007a70 <_ZN6tflite13reference_ops4MeanIfEEvRKNS_10MeanParamsERKNS_12RuntimeShapeEPKT_S7_PS8_+0x11c>
  for (int out_b = 0; out_b < output_batch; ++out_b) {
 8007ae0:	9b08      	ldr	r3, [sp, #32]
 8007ae2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007ae4:	4413      	add	r3, r2
 8007ae6:	9308      	str	r3, [sp, #32]
 8007ae8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007aea:	9b07      	ldr	r3, [sp, #28]
 8007aec:	4413      	add	r3, r2
 8007aee:	9307      	str	r3, [sp, #28]
 8007af0:	9b06      	ldr	r3, [sp, #24]
 8007af2:	3601      	adds	r6, #1
 8007af4:	42b3      	cmp	r3, r6
 8007af6:	d1b0      	bne.n	8007a5a <_ZN6tflite13reference_ops4MeanIfEEvRKNS_10MeanParamsERKNS_12RuntimeShapeEPKT_S7_PS8_+0x106>
    if (size_ > kMaxSmallSize) {
 8007af8:	9b01      	ldr	r3, [sp, #4]
 8007afa:	2b05      	cmp	r3, #5
 8007afc:	dd06      	ble.n	8007b0c <_ZN6tflite13reference_ops4MeanIfEEvRKNS_10MeanParamsERKNS_12RuntimeShapeEPKT_S7_PS8_+0x1b8>
      delete[] dims_pointer_;
 8007afe:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8007b00:	b120      	cbz	r0, 8007b0c <_ZN6tflite13reference_ops4MeanIfEEvRKNS_10MeanParamsERKNS_12RuntimeShapeEPKT_S7_PS8_+0x1b8>
}
 8007b02:	b019      	add	sp, #100	; 0x64
 8007b04:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b08:	f008 bfea 	b.w	8010ae0 <_ZdaPv>
 8007b0c:	b019      	add	sp, #100	; 0x64
 8007b0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 8007b12:	9306      	str	r3, [sp, #24]
    TFLITE_DCHECK_LT(i, size_);
 8007b14:	9b01      	ldr	r3, [sp, #4]
 8007b16:	2b01      	cmp	r3, #1
 8007b18:	d00d      	beq.n	8007b36 <_ZN6tflite13reference_ops4MeanIfEEvRKNS_10MeanParamsERKNS_12RuntimeShapeEPKT_S7_PS8_+0x1e2>
 8007b1a:	2b02      	cmp	r3, #2
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 8007b1c:	9814      	ldr	r0, [sp, #80]	; 0x50
    TFLITE_DCHECK_LT(i, size_);
 8007b1e:	d00a      	beq.n	8007b36 <_ZN6tflite13reference_ops4MeanIfEEvRKNS_10MeanParamsERKNS_12RuntimeShapeEPKT_S7_PS8_+0x1e2>
 8007b20:	2b03      	cmp	r3, #3
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 8007b22:	9a15      	ldr	r2, [sp, #84]	; 0x54
    TFLITE_DCHECK_LT(i, size_);
 8007b24:	d007      	beq.n	8007b36 <_ZN6tflite13reference_ops4MeanIfEEvRKNS_10MeanParamsERKNS_12RuntimeShapeEPKT_S7_PS8_+0x1e2>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 8007b26:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007b28:	9300      	str	r3, [sp, #0]
 8007b2a:	e756      	b.n	80079da <_ZN6tflite13reference_ops4MeanIfEEvRKNS_10MeanParamsERKNS_12RuntimeShapeEPKT_S7_PS8_+0x86>
  TFLITE_CHECK((op_params.axis[0] == 1 && op_params.axis[1] == 2) ||
 8007b2c:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 8007b30:	2b02      	cmp	r3, #2
 8007b32:	f43f af66 	beq.w	8007a02 <_ZN6tflite13reference_ops4MeanIfEEvRKNS_10MeanParamsERKNS_12RuntimeShapeEPKT_S7_PS8_+0xae>
  TFLITE_CHECK_EQ(unextended_input_shape.DimensionsCount(), 4);
 8007b36:	f009 faad 	bl	8011094 <abort>
 8007b3a:	bf00      	nop
 8007b3c:	00000000 	.word	0x00000000

08007b40 <_ZN6tflite21reference_integer_ops4MeanIaEEvRKNS_10MeanParamsEllRKNS_12RuntimeShapeEPKT_lS7_PS8_l>:

namespace tflite {
namespace reference_integer_ops {

template <typename integer_type>
inline void Mean(const tflite::MeanParams& op_params, int32_t multiplier,
 8007b40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b44:	b0a3      	sub	sp, #140	; 0x8c
 8007b46:	4615      	mov	r5, r2
 8007b48:	9102      	str	r1, [sp, #8]
                 const integer_type* input_data, int32_t input_zero_point,
                 const RuntimeShape& unextended_output_shape,
                 integer_type* output_data, int32_t output_zero_point) {
  // Current implementation only supports dimension equals 4 and simultaneous
  // reduction over width and height.
  TFLITE_CHECK_EQ(unextended_input_shape.DimensionsCount(), 4);
 8007b4a:	681a      	ldr	r2, [r3, #0]
inline void Mean(const tflite::MeanParams& op_params, int32_t multiplier,
 8007b4c:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8007b4e:	9415      	str	r4, [sp, #84]	; 0x54
 8007b50:	e9dd 812f 	ldrd	r8, r1, [sp, #188]	; 0xbc
  TFLITE_CHECK_EQ(unextended_input_shape.DimensionsCount(), 4);
 8007b54:	2a04      	cmp	r2, #4
inline void Mean(const tflite::MeanParams& op_params, int32_t multiplier,
 8007b56:	e9dd 4c2d 	ldrd	r4, ip, [sp, #180]	; 0xb4
 8007b5a:	910d      	str	r1, [sp, #52]	; 0x34
  TFLITE_CHECK_EQ(unextended_input_shape.DimensionsCount(), 4);
 8007b5c:	f040 815c 	bne.w	8007e18 <_ZN6tflite21reference_integer_ops4MeanIaEEvRKNS_10MeanParamsEllRKNS_12RuntimeShapeEPKT_lS7_PS8_l+0x2d8>
  inline int32_t DimensionsCount() const { return size_; }
 8007b60:	f8dc 7000 	ldr.w	r7, [ip]
  TFLITE_CHECK_LE(unextended_output_shape.DimensionsCount(), 4);
 8007b64:	2f04      	cmp	r7, #4
 8007b66:	f300 8157 	bgt.w	8007e18 <_ZN6tflite21reference_integer_ops4MeanIaEEvRKNS_10MeanParamsEllRKNS_12RuntimeShapeEPKT_lS7_PS8_l+0x2d8>
    std::memcpy(DimsData() + size_increase, shape.DimsData(),
 8007b6a:	6899      	ldr	r1, [r3, #8]
    size_ = dimensions_count;
 8007b6c:	9216      	str	r2, [sp, #88]	; 0x58
  inline int32_t DimensionsCount() const { return size_; }
 8007b6e:	4606      	mov	r6, r0
    size_ = dimensions_count;
 8007b70:	921c      	str	r2, [sp, #112]	; 0x70
    std::memcpy(DimsData() + size_increase, shape.DimsData(),
 8007b72:	6858      	ldr	r0, [r3, #4]
 8007b74:	68da      	ldr	r2, [r3, #12]
 8007b76:	691b      	ldr	r3, [r3, #16]
 8007b78:	f10d 0e5c 	add.w	lr, sp, #92	; 0x5c
 8007b7c:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
    for (int i = 0; i < size_increase; ++i) {
 8007b80:	f1d7 0004 	rsbs	r0, r7, #4
 8007b84:	d00d      	beq.n	8007ba2 <_ZN6tflite21reference_integer_ops4MeanIaEEvRKNS_10MeanParamsEllRKNS_12RuntimeShapeEPKT_lS7_PS8_l+0x62>
      dims_[i] = val;
 8007b86:	2301      	movs	r3, #1
    for (int i = 0; i < size_increase; ++i) {
 8007b88:	4298      	cmp	r0, r3
      dims_[i] = val;
 8007b8a:	931d      	str	r3, [sp, #116]	; 0x74
    for (int i = 0; i < size_increase; ++i) {
 8007b8c:	d009      	beq.n	8007ba2 <_ZN6tflite21reference_integer_ops4MeanIaEEvRKNS_10MeanParamsEllRKNS_12RuntimeShapeEPKT_lS7_PS8_l+0x62>
 8007b8e:	2802      	cmp	r0, #2
      dims_[i] = val;
 8007b90:	931e      	str	r3, [sp, #120]	; 0x78
    for (int i = 0; i < size_increase; ++i) {
 8007b92:	d006      	beq.n	8007ba2 <_ZN6tflite21reference_integer_ops4MeanIaEEvRKNS_10MeanParamsEllRKNS_12RuntimeShapeEPKT_lS7_PS8_l+0x62>
 8007b94:	2803      	cmp	r0, #3
      dims_[i] = val;
 8007b96:	931f      	str	r3, [sp, #124]	; 0x7c
    for (int i = 0; i < size_increase; ++i) {
 8007b98:	d003      	beq.n	8007ba2 <_ZN6tflite21reference_integer_ops4MeanIaEEvRKNS_10MeanParamsEllRKNS_12RuntimeShapeEPKT_lS7_PS8_l+0x62>
 8007b9a:	2804      	cmp	r0, #4
      dims_[i] = val;
 8007b9c:	9320      	str	r3, [sp, #128]	; 0x80
    for (int i = 0; i < size_increase; ++i) {
 8007b9e:	f040 813b 	bne.w	8007e18 <_ZN6tflite21reference_integer_ops4MeanIaEEvRKNS_10MeanParamsEllRKNS_12RuntimeShapeEPKT_lS7_PS8_l+0x2d8>
    std::memcpy(DimsData() + size_increase, shape.DimsData(),
 8007ba2:	ab1d      	add	r3, sp, #116	; 0x74
 8007ba4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007ba8:	00ba      	lsls	r2, r7, #2
 8007baa:	f10c 0104 	add.w	r1, ip, #4
 8007bae:	f00a facc 	bl	801214a <memcpy>
    TFLITE_DCHECK_LT(i, size_);
 8007bb2:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8007bb4:	9304      	str	r3, [sp, #16]
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	f340 812e 	ble.w	8007e18 <_ZN6tflite21reference_integer_ops4MeanIaEEvRKNS_10MeanParamsEllRKNS_12RuntimeShapeEPKT_lS7_PS8_l+0x2d8>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 8007bbc:	2b05      	cmp	r3, #5
 8007bbe:	f340 8118 	ble.w	8007df2 <_ZN6tflite21reference_integer_ops4MeanIaEEvRKNS_10MeanParamsEllRKNS_12RuntimeShapeEPKT_lS7_PS8_l+0x2b2>
 8007bc2:	991d      	ldr	r1, [sp, #116]	; 0x74
 8007bc4:	680b      	ldr	r3, [r1, #0]
 8007bc6:	9311      	str	r3, [sp, #68]	; 0x44
 8007bc8:	e9d1 2301 	ldrd	r2, r3, [r1, #4]
 8007bcc:	68c9      	ldr	r1, [r1, #12]
 8007bce:	9103      	str	r1, [sp, #12]
 8007bd0:	e9dd 7c18 	ldrd	r7, ip, [sp, #96]	; 0x60
  const int output_depth = output_shape.Dims(3);
  const int input_height = input_shape.Dims(1);
  const int input_width = input_shape.Dims(2);
  const int num_elements_in_axis = input_width * input_height;

  TFLITE_CHECK_EQ(op_params.axis_count, 2);
 8007bd4:	f996 1000 	ldrsb.w	r1, [r6]
  const int num_elements_in_axis = input_width * input_height;
 8007bd8:	fb07 f00c 	mul.w	r0, r7, ip
  TFLITE_CHECK_EQ(op_params.axis_count, 2);
 8007bdc:	2902      	cmp	r1, #2
  const int num_elements_in_axis = input_width * input_height;
 8007bde:	9005      	str	r0, [sp, #20]
  TFLITE_CHECK_EQ(op_params.axis_count, 2);
 8007be0:	f040 811a 	bne.w	8007e18 <_ZN6tflite21reference_integer_ops4MeanIaEEvRKNS_10MeanParamsEllRKNS_12RuntimeShapeEPKT_lS7_PS8_l+0x2d8>
  TFLITE_CHECK((op_params.axis[0] == 1 && op_params.axis[1] == 2) ||
 8007be4:	f9b6 1002 	ldrsh.w	r1, [r6, #2]
 8007be8:	2901      	cmp	r1, #1
 8007bea:	f000 8110 	beq.w	8007e0e <_ZN6tflite21reference_integer_ops4MeanIaEEvRKNS_10MeanParamsEllRKNS_12RuntimeShapeEPKT_lS7_PS8_l+0x2ce>
 8007bee:	2902      	cmp	r1, #2
 8007bf0:	f040 8112 	bne.w	8007e18 <_ZN6tflite21reference_integer_ops4MeanIaEEvRKNS_10MeanParamsEllRKNS_12RuntimeShapeEPKT_lS7_PS8_l+0x2d8>
 8007bf4:	f9b6 1004 	ldrsh.w	r1, [r6, #4]
 8007bf8:	2901      	cmp	r1, #1
 8007bfa:	f040 810d 	bne.w	8007e18 <_ZN6tflite21reference_integer_ops4MeanIaEEvRKNS_10MeanParamsEllRKNS_12RuntimeShapeEPKT_lS7_PS8_l+0x2d8>
               (op_params.axis[0] == 2 && op_params.axis[1] == 1));
  TFLITE_CHECK_EQ(output_height, 1);
 8007bfe:	2a01      	cmp	r2, #1
 8007c00:	f040 810a 	bne.w	8007e18 <_ZN6tflite21reference_integer_ops4MeanIaEEvRKNS_10MeanParamsEllRKNS_12RuntimeShapeEPKT_lS7_PS8_l+0x2d8>
  TFLITE_CHECK_EQ(output_width, 1);
 8007c04:	2b01      	cmp	r3, #1
 8007c06:	f040 8107 	bne.w	8007e18 <_ZN6tflite21reference_integer_ops4MeanIaEEvRKNS_10MeanParamsEllRKNS_12RuntimeShapeEPKT_lS7_PS8_l+0x2d8>

  static constexpr int32_t kMinInt = std::numeric_limits<integer_type>::min();
  static constexpr int32_t kMaxInt = std::numeric_limits<integer_type>::max();

  for (int out_b = 0; out_b < output_batch; ++out_b) {
 8007c0a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007c0c:	2a00      	cmp	r2, #0
 8007c0e:	f340 80be 	ble.w	8007d8e <_ZN6tflite21reference_integer_ops4MeanIaEEvRKNS_10MeanParamsEllRKNS_12RuntimeShapeEPKT_lS7_PS8_l+0x24e>
 8007c12:	2d00      	cmp	r5, #0
  int right_shift = shift > 0 ? 0 : -shift;
 8007c14:	f1c5 0200 	rsb	r2, r5, #0
 8007c18:	bfc8      	it	gt
 8007c1a:	2200      	movgt	r2, #0
                 input_zero_point;
        }
      }
      acc = MultiplyByQuantizedMultiplier(acc, multiplier, shift);
      acc = acc > 0 ? (acc + num_elements_in_axis / 2) / num_elements_in_axis
                    : (acc - num_elements_in_axis / 2) / num_elements_in_axis;
 8007c1c:	9e05      	ldr	r6, [sp, #20]
 8007c1e:	9200      	str	r2, [sp, #0]
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
 8007c20:	4093      	lsls	r3, r2
 8007c22:	1e5a      	subs	r2, r3, #1
  int left_shift = shift > 0 ? shift : 0;
 8007c24:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
 8007c28:	930f      	str	r3, [sp, #60]	; 0x3c
 8007c2a:	eb06 73d6 	add.w	r3, r6, r6, lsr #31
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
 8007c2e:	991e      	ldr	r1, [sp, #120]	; 0x78
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
 8007c30:	981f      	ldr	r0, [sp, #124]	; 0x7c
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
 8007c32:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8007c34:	f8dd e068 	ldr.w	lr, [sp, #104]	; 0x68
 8007c38:	9207      	str	r2, [sp, #28]
 8007c3a:	105b      	asrs	r3, r3, #1
 8007c3c:	425b      	negs	r3, r3
 8007c3e:	9306      	str	r3, [sp, #24]
 8007c40:	fb00 f301 	mul.w	r3, r0, r1
 8007c44:	fb05 f303 	mul.w	r3, r5, r3
  return a >> offset;
 8007c48:	1052      	asrs	r2, r2, #1
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
 8007c4a:	910a      	str	r1, [sp, #40]	; 0x28
 8007c4c:	9314      	str	r3, [sp, #80]	; 0x50
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
 8007c4e:	991d      	ldr	r1, [sp, #116]	; 0x74
 8007c50:	9208      	str	r2, [sp, #32]
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
 8007c52:	2300      	movs	r3, #0
 8007c54:	fb0e f206 	mul.w	r2, lr, r6
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
 8007c58:	f8dd 905c 	ldr.w	r9, [sp, #92]	; 0x5c
 8007c5c:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
 8007c60:	900b      	str	r0, [sp, #44]	; 0x2c
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
 8007c62:	950c      	str	r5, [sp, #48]	; 0x30
 8007c64:	9312      	str	r3, [sp, #72]	; 0x48
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
 8007c66:	9109      	str	r1, [sp, #36]	; 0x24
 8007c68:	9213      	str	r2, [sp, #76]	; 0x4c
 8007c6a:	fb0c fb0e 	mul.w	fp, ip, lr
  for (int out_b = 0; out_b < output_batch; ++out_b) {
 8007c6e:	469a      	mov	sl, r3
    for (int out_d = 0; out_d < output_depth; ++out_d) {
 8007c70:	9b03      	ldr	r3, [sp, #12]
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	dd7d      	ble.n	8007d72 <_ZN6tflite21reference_integer_ops4MeanIaEEvRKNS_10MeanParamsEllRKNS_12RuntimeShapeEPKT_lS7_PS8_l+0x232>
 8007c76:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007c78:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007c7a:	3b01      	subs	r3, #1
 8007c7c:	9301      	str	r3, [sp, #4]
 8007c7e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007c80:	4413      	add	r3, r2
 8007c82:	f04f 0800 	mov.w	r8, #0
 8007c86:	930e      	str	r3, [sp, #56]	; 0x38
      for (int in_h = 0; in_h < input_height; ++in_h) {
 8007c88:	2f00      	cmp	r7, #0
      int32_t acc = 0;
 8007c8a:	f04f 0000 	mov.w	r0, #0
      for (int in_h = 0; in_h < input_height; ++in_h) {
 8007c8e:	f340 80ab 	ble.w	8007de8 <_ZN6tflite21reference_integer_ops4MeanIaEEvRKNS_10MeanParamsEllRKNS_12RuntimeShapeEPKT_lS7_PS8_l+0x2a8>
 8007c92:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007c94:	4605      	mov	r5, r0
 8007c96:	eb03 0608 	add.w	r6, r3, r8
        for (int in_w = 0; in_w < input_width; ++in_w) {
 8007c9a:	f1bc 0f00 	cmp.w	ip, #0
 8007c9e:	dd12      	ble.n	8007cc6 <_ZN6tflite21reference_integer_ops4MeanIaEEvRKNS_10MeanParamsEllRKNS_12RuntimeShapeEPKT_lS7_PS8_l+0x186>
 8007ca0:	45ca      	cmp	sl, r9
 8007ca2:	f280 80b9 	bge.w	8007e18 <_ZN6tflite21reference_integer_ops4MeanIaEEvRKNS_10MeanParamsEllRKNS_12RuntimeShapeEPKT_lS7_PS8_l+0x2d8>
 8007ca6:	45f0      	cmp	r8, lr
 8007ca8:	f280 80b6 	bge.w	8007e18 <_ZN6tflite21reference_integer_ops4MeanIaEEvRKNS_10MeanParamsEllRKNS_12RuntimeShapeEPKT_lS7_PS8_l+0x2d8>
 8007cac:	42bd      	cmp	r5, r7
 8007cae:	f280 80b3 	bge.w	8007e18 <_ZN6tflite21reference_integer_ops4MeanIaEEvRKNS_10MeanParamsEllRKNS_12RuntimeShapeEPKT_lS7_PS8_l+0x2d8>
 8007cb2:	4631      	mov	r1, r6
 8007cb4:	2200      	movs	r2, #0
          acc += input_data[Offset(input_shape, out_b, in_h, in_w, out_d)] -
 8007cb6:	f991 3000 	ldrsb.w	r3, [r1]
        for (int in_w = 0; in_w < input_width; ++in_w) {
 8007cba:	3201      	adds	r2, #1
          acc += input_data[Offset(input_shape, out_b, in_h, in_w, out_d)] -
 8007cbc:	1b1b      	subs	r3, r3, r4
        for (int in_w = 0; in_w < input_width; ++in_w) {
 8007cbe:	4562      	cmp	r2, ip
 8007cc0:	4471      	add	r1, lr
          acc += input_data[Offset(input_shape, out_b, in_h, in_w, out_d)] -
 8007cc2:	4418      	add	r0, r3
        for (int in_w = 0; in_w < input_width; ++in_w) {
 8007cc4:	d1f7      	bne.n	8007cb6 <_ZN6tflite21reference_integer_ops4MeanIaEEvRKNS_10MeanParamsEllRKNS_12RuntimeShapeEPKT_lS7_PS8_l+0x176>
      for (int in_h = 0; in_h < input_height; ++in_h) {
 8007cc6:	3501      	adds	r5, #1
 8007cc8:	42bd      	cmp	r5, r7
 8007cca:	445e      	add	r6, fp
 8007ccc:	d1e5      	bne.n	8007c9a <_ZN6tflite21reference_integer_ops4MeanIaEEvRKNS_10MeanParamsEllRKNS_12RuntimeShapeEPKT_lS7_PS8_l+0x15a>
  return RoundingDivideByPOT(SaturatingRoundingDoublingHighMul(
 8007cce:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007cd0:	4098      	lsls	r0, r3
  std::int64_t ab_64 = a_64 * b_64;
 8007cd2:	9b02      	ldr	r3, [sp, #8]
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
 8007cd4:	4283      	cmp	r3, r0
  std::int64_t ab_64 = a_64 * b_64;
 8007cd6:	fb83 1200 	smull	r1, r2, r3, r0
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
 8007cda:	d065      	beq.n	8007da8 <_ZN6tflite21reference_integer_ops4MeanIaEEvRKNS_10MeanParamsEllRKNS_12RuntimeShapeEPKT_lS7_PS8_l+0x268>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 8007cdc:	2a00      	cmp	r2, #0
 8007cde:	db74      	blt.n	8007dca <_ZN6tflite21reference_integer_ops4MeanIaEEvRKNS_10MeanParamsEllRKNS_12RuntimeShapeEPKT_lS7_PS8_l+0x28a>
 8007ce0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007ce4:	2000      	movs	r0, #0
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 8007ce6:	18cb      	adds	r3, r1, r3
 8007ce8:	eb42 0000 	adc.w	r0, r2, r0
 8007cec:	2800      	cmp	r0, #0
 8007cee:	da04      	bge.n	8007cfa <_ZN6tflite21reference_integer_ops4MeanIaEEvRKNS_10MeanParamsEllRKNS_12RuntimeShapeEPKT_lS7_PS8_l+0x1ba>
 8007cf0:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8007cf4:	189b      	adds	r3, r3, r2
 8007cf6:	f140 0000 	adc.w	r0, r0, #0
 8007cfa:	0fdb      	lsrs	r3, r3, #31
 8007cfc:	ea43 0340 	orr.w	r3, r3, r0, lsl #1
  assert(exponent <= 31);
 8007d00:	9a00      	ldr	r2, [sp, #0]
 8007d02:	2a1f      	cmp	r2, #31
 8007d04:	f300 808a 	bgt.w	8007e1c <_ZN6tflite21reference_integer_ops4MeanIaEEvRKNS_10MeanParamsEllRKNS_12RuntimeShapeEPKT_lS7_PS8_l+0x2dc>
tIntegerType Add(tIntegerType a, tIntegerType b) {
 8007d08:	4610      	mov	r0, r2
  return a & b;
 8007d0a:	9a07      	ldr	r2, [sp, #28]
 8007d0c:	ea03 0102 	and.w	r1, r3, r2
  return a + b;
 8007d10:	9a08      	ldr	r2, [sp, #32]
 8007d12:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
  return a >> offset;
 8007d16:	4103      	asrs	r3, r0
  return a + b;
 8007d18:	4291      	cmp	r1, r2
 8007d1a:	bfc8      	it	gt
 8007d1c:	3301      	addgt	r3, #1
      acc = acc > 0 ? (acc + num_elements_in_axis / 2) / num_elements_in_axis
 8007d1e:	9a06      	ldr	r2, [sp, #24]
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	bfcc      	ite	gt
 8007d24:	1a9b      	subgt	r3, r3, r2
                    : (acc - num_elements_in_axis / 2) / num_elements_in_axis;
 8007d26:	189b      	addle	r3, r3, r2
      acc = acc > 0 ? (acc + num_elements_in_axis / 2) / num_elements_in_axis
 8007d28:	9a05      	ldr	r2, [sp, #20]
 8007d2a:	fb93 f3f2 	sdiv	r3, r3, r2
      acc += output_zero_point;
 8007d2e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007d30:	4413      	add	r3, r2
 8007d32:	2b7f      	cmp	r3, #127	; 0x7f
 8007d34:	f06f 027f 	mvn.w	r2, #127	; 0x7f
 8007d38:	bfa8      	it	ge
 8007d3a:	237f      	movge	r3, #127	; 0x7f
 8007d3c:	4293      	cmp	r3, r2
 8007d3e:	bfb8      	it	lt
 8007d40:	4613      	movlt	r3, r2
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
 8007d42:	9a04      	ldr	r2, [sp, #16]
 8007d44:	2a04      	cmp	r2, #4
 8007d46:	d167      	bne.n	8007e18 <_ZN6tflite21reference_integer_ops4MeanIaEEvRKNS_10MeanParamsEllRKNS_12RuntimeShapeEPKT_lS7_PS8_l+0x2d8>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
 8007d48:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007d4a:	4592      	cmp	sl, r2
 8007d4c:	da64      	bge.n	8007e18 <_ZN6tflite21reference_integer_ops4MeanIaEEvRKNS_10MeanParamsEllRKNS_12RuntimeShapeEPKT_lS7_PS8_l+0x2d8>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
 8007d4e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007d50:	2a00      	cmp	r2, #0
 8007d52:	dd61      	ble.n	8007e18 <_ZN6tflite21reference_integer_ops4MeanIaEEvRKNS_10MeanParamsEllRKNS_12RuntimeShapeEPKT_lS7_PS8_l+0x2d8>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
 8007d54:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007d56:	2a00      	cmp	r2, #0
 8007d58:	dd5e      	ble.n	8007e18 <_ZN6tflite21reference_integer_ops4MeanIaEEvRKNS_10MeanParamsEllRKNS_12RuntimeShapeEPKT_lS7_PS8_l+0x2d8>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
 8007d5a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007d5c:	4590      	cmp	r8, r2
 8007d5e:	da5b      	bge.n	8007e18 <_ZN6tflite21reference_integer_ops4MeanIaEEvRKNS_10MeanParamsEllRKNS_12RuntimeShapeEPKT_lS7_PS8_l+0x2d8>
      acc = std::min(std::max(acc, kMinInt), kMaxInt);
      output_data[Offset(output_shape, out_b, 0, 0, out_d)] =
 8007d60:	9a01      	ldr	r2, [sp, #4]
 8007d62:	f802 3f01 	strb.w	r3, [r2, #1]!
    for (int out_d = 0; out_d < output_depth; ++out_d) {
 8007d66:	9b03      	ldr	r3, [sp, #12]
      output_data[Offset(output_shape, out_b, 0, 0, out_d)] =
 8007d68:	9201      	str	r2, [sp, #4]
    for (int out_d = 0; out_d < output_depth; ++out_d) {
 8007d6a:	f108 0801 	add.w	r8, r8, #1
 8007d6e:	4598      	cmp	r8, r3
 8007d70:	d18a      	bne.n	8007c88 <_ZN6tflite21reference_integer_ops4MeanIaEEvRKNS_10MeanParamsEllRKNS_12RuntimeShapeEPKT_lS7_PS8_l+0x148>
  for (int out_b = 0; out_b < output_batch; ++out_b) {
 8007d72:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007d74:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007d76:	4413      	add	r3, r2
 8007d78:	9310      	str	r3, [sp, #64]	; 0x40
 8007d7a:	e9dd 3212 	ldrd	r3, r2, [sp, #72]	; 0x48
 8007d7e:	4413      	add	r3, r2
 8007d80:	9312      	str	r3, [sp, #72]	; 0x48
 8007d82:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007d84:	f10a 0a01 	add.w	sl, sl, #1
 8007d88:	459a      	cmp	sl, r3
 8007d8a:	f47f af71 	bne.w	8007c70 <_ZN6tflite21reference_integer_ops4MeanIaEEvRKNS_10MeanParamsEllRKNS_12RuntimeShapeEPKT_lS7_PS8_l+0x130>
    if (size_ > kMaxSmallSize) {
 8007d8e:	9b04      	ldr	r3, [sp, #16]
 8007d90:	2b05      	cmp	r3, #5
 8007d92:	dd06      	ble.n	8007da2 <_ZN6tflite21reference_integer_ops4MeanIaEEvRKNS_10MeanParamsEllRKNS_12RuntimeShapeEPKT_lS7_PS8_l+0x262>
      delete[] dims_pointer_;
 8007d94:	981d      	ldr	r0, [sp, #116]	; 0x74
 8007d96:	b120      	cbz	r0, 8007da2 <_ZN6tflite21reference_integer_ops4MeanIaEEvRKNS_10MeanParamsEllRKNS_12RuntimeShapeEPKT_lS7_PS8_l+0x262>
          static_cast<integer_type>(acc);
    }
  }
}
 8007d98:	b023      	add	sp, #140	; 0x8c
 8007d9a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d9e:	f008 be9f 	b.w	8010ae0 <_ZdaPv>
 8007da2:	b023      	add	sp, #140	; 0x8c
 8007da4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 8007da8:	2a00      	cmp	r2, #0
 8007daa:	461d      	mov	r5, r3
 8007dac:	bfa8      	it	ge
 8007dae:	2000      	movge	r0, #0
 8007db0:	4b1e      	ldr	r3, [pc, #120]	; (8007e2c <_ZN6tflite21reference_integer_ops4MeanIaEEvRKNS_10MeanParamsEllRKNS_12RuntimeShapeEPKT_lS7_PS8_l+0x2ec>)
 8007db2:	bfb4      	ite	lt
 8007db4:	f04f 30ff 	movlt.w	r0, #4294967295	; 0xffffffff
 8007db8:	f04f 4380 	movge.w	r3, #1073741824	; 0x40000000
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
 8007dbc:	f1b5 4f00 	cmp.w	r5, #2147483648	; 0x80000000
 8007dc0:	bf08      	it	eq
 8007dc2:	f06f 4300 	mvneq.w	r3, #2147483648	; 0x80000000
 8007dc6:	d09b      	beq.n	8007d00 <_ZN6tflite21reference_integer_ops4MeanIaEEvRKNS_10MeanParamsEllRKNS_12RuntimeShapeEPKT_lS7_PS8_l+0x1c0>
 8007dc8:	e78d      	b.n	8007ce6 <_ZN6tflite21reference_integer_ops4MeanIaEEvRKNS_10MeanParamsEllRKNS_12RuntimeShapeEPKT_lS7_PS8_l+0x1a6>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 8007dca:	4b18      	ldr	r3, [pc, #96]	; (8007e2c <_ZN6tflite21reference_integer_ops4MeanIaEEvRKNS_10MeanParamsEllRKNS_12RuntimeShapeEPKT_lS7_PS8_l+0x2ec>)
 8007dcc:	18cb      	adds	r3, r1, r3
 8007dce:	f162 0200 	sbc.w	r2, r2, #0
 8007dd2:	2a00      	cmp	r2, #0
 8007dd4:	da04      	bge.n	8007de0 <_ZN6tflite21reference_integer_ops4MeanIaEEvRKNS_10MeanParamsEllRKNS_12RuntimeShapeEPKT_lS7_PS8_l+0x2a0>
 8007dd6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007dda:	185b      	adds	r3, r3, r1
 8007ddc:	f142 0200 	adc.w	r2, r2, #0
 8007de0:	0fdb      	lsrs	r3, r3, #31
 8007de2:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
 8007de6:	e78b      	b.n	8007d00 <_ZN6tflite21reference_integer_ops4MeanIaEEvRKNS_10MeanParamsEllRKNS_12RuntimeShapeEPKT_lS7_PS8_l+0x1c0>
      for (int in_h = 0; in_h < input_height; ++in_h) {
 8007de8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007dec:	4601      	mov	r1, r0
 8007dee:	4602      	mov	r2, r0
 8007df0:	e779      	b.n	8007ce6 <_ZN6tflite21reference_integer_ops4MeanIaEEvRKNS_10MeanParamsEllRKNS_12RuntimeShapeEPKT_lS7_PS8_l+0x1a6>
 8007df2:	4619      	mov	r1, r3
    TFLITE_DCHECK_LT(i, size_);
 8007df4:	2901      	cmp	r1, #1
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 8007df6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007df8:	9311      	str	r3, [sp, #68]	; 0x44
    TFLITE_DCHECK_LT(i, size_);
 8007dfa:	d00d      	beq.n	8007e18 <_ZN6tflite21reference_integer_ops4MeanIaEEvRKNS_10MeanParamsEllRKNS_12RuntimeShapeEPKT_lS7_PS8_l+0x2d8>
 8007dfc:	2902      	cmp	r1, #2
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 8007dfe:	9a1e      	ldr	r2, [sp, #120]	; 0x78
    TFLITE_DCHECK_LT(i, size_);
 8007e00:	d00a      	beq.n	8007e18 <_ZN6tflite21reference_integer_ops4MeanIaEEvRKNS_10MeanParamsEllRKNS_12RuntimeShapeEPKT_lS7_PS8_l+0x2d8>
 8007e02:	2903      	cmp	r1, #3
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 8007e04:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    TFLITE_DCHECK_LT(i, size_);
 8007e06:	d007      	beq.n	8007e18 <_ZN6tflite21reference_integer_ops4MeanIaEEvRKNS_10MeanParamsEllRKNS_12RuntimeShapeEPKT_lS7_PS8_l+0x2d8>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 8007e08:	9920      	ldr	r1, [sp, #128]	; 0x80
 8007e0a:	9103      	str	r1, [sp, #12]
 8007e0c:	e6e0      	b.n	8007bd0 <_ZN6tflite21reference_integer_ops4MeanIaEEvRKNS_10MeanParamsEllRKNS_12RuntimeShapeEPKT_lS7_PS8_l+0x90>
  TFLITE_CHECK((op_params.axis[0] == 1 && op_params.axis[1] == 2) ||
 8007e0e:	f9b6 1004 	ldrsh.w	r1, [r6, #4]
 8007e12:	2902      	cmp	r1, #2
 8007e14:	f43f aef3 	beq.w	8007bfe <_ZN6tflite21reference_integer_ops4MeanIaEEvRKNS_10MeanParamsEllRKNS_12RuntimeShapeEPKT_lS7_PS8_l+0xbe>
  TFLITE_CHECK_EQ(unextended_input_shape.DimensionsCount(), 4);
 8007e18:	f009 f93c 	bl	8011094 <abort>
  assert(exponent <= 31);
 8007e1c:	4b04      	ldr	r3, [pc, #16]	; (8007e30 <_ZN6tflite21reference_integer_ops4MeanIaEEvRKNS_10MeanParamsEllRKNS_12RuntimeShapeEPKT_lS7_PS8_l+0x2f0>)
 8007e1e:	4a05      	ldr	r2, [pc, #20]	; (8007e34 <_ZN6tflite21reference_integer_ops4MeanIaEEvRKNS_10MeanParamsEllRKNS_12RuntimeShapeEPKT_lS7_PS8_l+0x2f4>)
 8007e20:	4805      	ldr	r0, [pc, #20]	; (8007e38 <_ZN6tflite21reference_integer_ops4MeanIaEEvRKNS_10MeanParamsEllRKNS_12RuntimeShapeEPKT_lS7_PS8_l+0x2f8>)
 8007e22:	f240 1167 	movw	r1, #359	; 0x167
 8007e26:	f009 f93d 	bl	80110a4 <__assert_func>
 8007e2a:	bf00      	nop
 8007e2c:	c0000001 	.word	0xc0000001
 8007e30:	08016994 	.word	0x08016994
 8007e34:	080169a4 	.word	0x080169a4
 8007e38:	08016a00 	.word	0x08016a00

08007e3c <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode>:
TfLiteStatus EvalMean(TfLiteContext* context, TfLiteNode* node) {
 8007e3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e40:	ed2d 8b06 	vpush	{d8-d10}
 8007e44:	b0a1      	sub	sp, #132	; 0x84
  TFLITE_DCHECK(context != nullptr);
 8007e46:	2800      	cmp	r0, #0
 8007e48:	f000 85d9 	beq.w	80089fe <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xbc2>
  TFLITE_DCHECK(node != nullptr);
 8007e4c:	460c      	mov	r4, r1
 8007e4e:	2900      	cmp	r1, #0
 8007e50:	f000 85d5 	beq.w	80089fe <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xbc2>
  return context->GetEvalTensor(context, node->inputs->data[index]);
 8007e54:	680a      	ldr	r2, [r1, #0]
 8007e56:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8007e58:	6851      	ldr	r1, [r2, #4]
 8007e5a:	4683      	mov	fp, r0
 8007e5c:	4798      	blx	r3
 8007e5e:	6822      	ldr	r2, [r4, #0]
 8007e60:	f8db 3054 	ldr.w	r3, [fp, #84]	; 0x54
 8007e64:	6891      	ldr	r1, [r2, #8]
 8007e66:	4605      	mov	r5, r0
 8007e68:	4658      	mov	r0, fp
 8007e6a:	4798      	blx	r3
  return context->GetEvalTensor(context, node->outputs->data[index]);
 8007e6c:	6863      	ldr	r3, [r4, #4]
  return context->GetEvalTensor(context, node->inputs->data[index]);
 8007e6e:	4680      	mov	r8, r0
  return context->GetEvalTensor(context, node->outputs->data[index]);
 8007e70:	6859      	ldr	r1, [r3, #4]
 8007e72:	f8db 3054 	ldr.w	r3, [fp, #84]	; 0x54
 8007e76:	4658      	mov	r0, fp
 8007e78:	4798      	blx	r3
  TfLiteReducerParams* params =
 8007e7a:	6963      	ldr	r3, [r4, #20]
  OpData* op_data = reinterpret_cast<OpData*>(node->user_data);
 8007e7c:	f8d4 a010 	ldr.w	sl, [r4, #16]
  TfLiteReducerParams* params =
 8007e80:	9306      	str	r3, [sp, #24]
 8007e82:	4681      	mov	r9, r0
  int num_axis = static_cast<int>(ElementCount(*axis->dims));
 8007e84:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8007e88:	f7fe fcca 	bl	8006820 <_ZN6tflite12ElementCountERK14TfLiteIntArray>
  for (; i < axis_count; ++i) {
 8007e8c:	1e04      	subs	r4, r0, #0
  return reinterpret_cast<const T*>(tensor->data.raw);
 8007e8e:	f8d8 3000 	ldr.w	r3, [r8]
 8007e92:	f340 8349 	ble.w	8008528 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x6ec>
    op_params->axis[i] = static_cast<int16_t>(axis_data[i]);
 8007e96:	681a      	ldr	r2, [r3, #0]
 8007e98:	f8ad 2046 	strh.w	r2, [sp, #70]	; 0x46
  for (; i < axis_count; ++i) {
 8007e9c:	2c01      	cmp	r4, #1
 8007e9e:	d04e      	beq.n	8007f3e <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x102>
    op_params->axis[i] = static_cast<int16_t>(axis_data[i]);
 8007ea0:	685a      	ldr	r2, [r3, #4]
 8007ea2:	f8ad 2048 	strh.w	r2, [sp, #72]	; 0x48
  for (; i < axis_count; ++i) {
 8007ea6:	2c02      	cmp	r4, #2
 8007ea8:	d049      	beq.n	8007f3e <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x102>
    op_params->axis[i] = static_cast<int16_t>(axis_data[i]);
 8007eaa:	689a      	ldr	r2, [r3, #8]
 8007eac:	f8ad 204a 	strh.w	r2, [sp, #74]	; 0x4a
  for (; i < axis_count; ++i) {
 8007eb0:	2c03      	cmp	r4, #3
 8007eb2:	d044      	beq.n	8007f3e <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x102>
    op_params->axis[i] = static_cast<int16_t>(axis_data[i]);
 8007eb4:	68da      	ldr	r2, [r3, #12]
 8007eb6:	f8ad 204c 	strh.w	r2, [sp, #76]	; 0x4c
  for (; i < 4; ++i) {
 8007eba:	2c04      	cmp	r4, #4
 8007ebc:	f000 832b 	beq.w	8008516 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x6da>
    op_params->axis[i] = 1;
 8007ec0:	aa20      	add	r2, sp, #128	; 0x80
 8007ec2:	eb02 0244 	add.w	r2, r2, r4, lsl #1
 8007ec6:	2101      	movs	r1, #1
 8007ec8:	f822 1c3a 	strh.w	r1, [r2, #-58]
  for (; i < 4; ++i) {
 8007ecc:	1861      	adds	r1, r4, r1
    op_params->axis[i] = 1;
 8007ece:	aa20      	add	r2, sp, #128	; 0x80
 8007ed0:	eb02 0241 	add.w	r2, r2, r1, lsl #1
 8007ed4:	2001      	movs	r0, #1
  for (; i < 4; ++i) {
 8007ed6:	2903      	cmp	r1, #3
    op_params->axis[i] = 1;
 8007ed8:	f822 0c3a 	strh.w	r0, [r2, #-58]
  for (; i < 4; ++i) {
 8007edc:	eb01 0200 	add.w	r2, r1, r0
 8007ee0:	d00e      	beq.n	8007f00 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xc4>
    op_params->axis[i] = 1;
 8007ee2:	a920      	add	r1, sp, #128	; 0x80
 8007ee4:	eb01 0142 	add.w	r1, r1, r2, lsl #1
 8007ee8:	2001      	movs	r0, #1
  for (; i < 4; ++i) {
 8007eea:	2a03      	cmp	r2, #3
    op_params->axis[i] = 1;
 8007eec:	f821 0c3a 	strh.w	r0, [r1, #-58]
  for (; i < 4; ++i) {
 8007ef0:	eb02 0100 	add.w	r1, r2, r0
 8007ef4:	d004      	beq.n	8007f00 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xc4>
    op_params->axis[i] = 1;
 8007ef6:	aa20      	add	r2, sp, #128	; 0x80
 8007ef8:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8007efc:	f821 0c3a 	strh.w	r0, [r1, #-58]
      input->dims->size == 4 && op_params.axis_count == 2 &&
 8007f00:	686a      	ldr	r2, [r5, #4]
 8007f02:	9207      	str	r2, [sp, #28]
 8007f04:	4611      	mov	r1, r2
  op_params->axis_count = axis_count;
 8007f06:	b262      	sxtb	r2, r4
      input->dims->size == 4 && op_params.axis_count == 2 &&
 8007f08:	680f      	ldr	r7, [r1, #0]
  op_params->axis_count = axis_count;
 8007f0a:	f88d 2044 	strb.w	r2, [sp, #68]	; 0x44
      input->dims->size == 4 && op_params.axis_count == 2 &&
 8007f0e:	2f04      	cmp	r7, #4
 8007f10:	d01f      	beq.n	8007f52 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x116>
  switch (input->type) {
 8007f12:	7a2e      	ldrb	r6, [r5, #8]
 8007f14:	2e03      	cmp	r6, #3
 8007f16:	f000 813e 	beq.w	8008196 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x35a>
      input->dims->size == 4 && op_params.axis_count == 2 &&
 8007f1a:	2200      	movs	r2, #0
  switch (input->type) {
 8007f1c:	2e09      	cmp	r6, #9
 8007f1e:	d025      	beq.n	8007f6c <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x130>
 8007f20:	2e01      	cmp	r6, #1
 8007f22:	f000 822c 	beq.w	800837e <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x542>
      TF_LITE_ENSURE_MSG(context, false,
 8007f26:	f8db 3014 	ldr.w	r3, [fp, #20]
 8007f2a:	49b4      	ldr	r1, [pc, #720]	; (80081fc <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x3c0>)
 8007f2c:	4658      	mov	r0, fp
 8007f2e:	4798      	blx	r3
 8007f30:	2601      	movs	r6, #1
}
 8007f32:	4630      	mov	r0, r6
 8007f34:	b021      	add	sp, #132	; 0x84
 8007f36:	ecbd 8b06 	vpop	{d8-d10}
 8007f3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    op_params->axis[i] = 1;
 8007f3e:	aa20      	add	r2, sp, #128	; 0x80
 8007f40:	eb02 0244 	add.w	r2, r2, r4, lsl #1
 8007f44:	2101      	movs	r1, #1
  for (; i < 4; ++i) {
 8007f46:	2c03      	cmp	r4, #3
    op_params->axis[i] = 1;
 8007f48:	f822 1c3a 	strh.w	r1, [r2, #-58]
  for (; i < 4; ++i) {
 8007f4c:	4421      	add	r1, r4
 8007f4e:	d0d7      	beq.n	8007f00 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xc4>
 8007f50:	e7bd      	b.n	8007ece <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x92>
      input->dims->size == 4 && op_params.axis_count == 2 &&
 8007f52:	2a02      	cmp	r2, #2
 8007f54:	f000 82ef 	beq.w	8008536 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x6fa>
  switch (input->type) {
 8007f58:	7a2e      	ldrb	r6, [r5, #8]
 8007f5a:	2e03      	cmp	r6, #3
 8007f5c:	f000 811b 	beq.w	8008196 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x35a>
 8007f60:	2e09      	cmp	r6, #9
 8007f62:	f04f 0704 	mov.w	r7, #4
      input->dims->size == 4 && op_params.axis_count == 2 &&
 8007f66:	f04f 0200 	mov.w	r2, #0
  switch (input->type) {
 8007f6a:	d1d9      	bne.n	8007f20 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xe4>
      if (params->keep_dims && special_case_4d_axes_1_and_2) {
 8007f6c:	9b06      	ldr	r3, [sp, #24]
 8007f6e:	781b      	ldrb	r3, [r3, #0]
 8007f70:	b113      	cbz	r3, 8007f78 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x13c>
 8007f72:	2a00      	cmp	r2, #0
 8007f74:	f040 8673 	bne.w	8008c5e <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xe22>
      } else if (op_data->input_zp == op_data->output_zp &&
 8007f78:	f8da 2010 	ldr.w	r2, [sl, #16]
 8007f7c:	f8da 3018 	ldr.w	r3, [sl, #24]
 8007f80:	429a      	cmp	r2, r3
 8007f82:	f000 840b 	beq.w	800879c <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x960>
            context->GetScratchBuffer(context, op_data->temp_buffer_idx));
 8007f86:	f8db 3044 	ldr.w	r3, [fp, #68]	; 0x44
 8007f8a:	f8da 1008 	ldr.w	r1, [sl, #8]
 8007f8e:	4658      	mov	r0, fp
 8007f90:	4798      	blx	r3
        TF_LITE_ENSURE(
 8007f92:	686b      	ldr	r3, [r5, #4]
 8007f94:	682a      	ldr	r2, [r5, #0]
 8007f96:	9209      	str	r2, [sp, #36]	; 0x24
 8007f98:	f8da 2010 	ldr.w	r2, [sl, #16]
 8007f9c:	ed9a 8a05 	vldr	s16, [sl, #20]
 8007fa0:	681e      	ldr	r6, [r3, #0]
            context->GetScratchBuffer(context, op_data->temp_buffer_idx));
 8007fa2:	9007      	str	r0, [sp, #28]
        TF_LITE_ENSURE(
 8007fa4:	9308      	str	r3, [sp, #32]
 8007fa6:	920e      	str	r2, [sp, #56]	; 0x38
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
 8007fa8:	f1b9 0f00 	cmp.w	r9, #0
 8007fac:	f000 86f8 	beq.w	8008da0 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xf64>
 8007fb0:	f8d9 3000 	ldr.w	r3, [r9]
 8007fb4:	930b      	str	r3, [sp, #44]	; 0x2c
 8007fb6:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007fba:	f8da 3018 	ldr.w	r3, [sl, #24]
 8007fbe:	f8d1 c000 	ldr.w	ip, [r1]
 8007fc2:	edda 8a07 	vldr	s17, [sl, #28]
  return reinterpret_cast<const T*>(tensor->data.raw);
 8007fc6:	f8d8 5000 	ldr.w	r5, [r8]
 8007fca:	930f      	str	r3, [sp, #60]	; 0x3c
  } else {
    ruy::profiler::ScopeLabel label(compute_sum ? "Sum/Int8" : "Mean/Int8");
  }
  // Reset output data.
  size_t num_outputs = 1;
  for (int idx = 0; idx < output_num_dims; ++idx) {
 8007fcc:	f1bc 0f00 	cmp.w	ip, #0
    size_t current = static_cast<size_t>(output_dims[idx]);
 8007fd0:	f04f 0701 	mov.w	r7, #1
  for (int idx = 0; idx < output_num_dims; ++idx) {
 8007fd4:	dd10      	ble.n	8007ff8 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x1bc>
    size_t current = static_cast<size_t>(output_dims[idx]);
 8007fd6:	f851 2f04 	ldr.w	r2, [r1, #4]!
 8007fda:	2300      	movs	r3, #0
 8007fdc:	e006      	b.n	8007fec <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x1b0>
 8007fde:	f851 2f04 	ldr.w	r2, [r1, #4]!
    // Overflow prevention.
    if (num_outputs > std::numeric_limits<size_t>::max() / current) {
 8007fe2:	fba2 e007 	umull	lr, r0, r2, r7
 8007fe6:	2800      	cmp	r0, #0
 8007fe8:	f040 852e 	bne.w	8008a48 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xc0c>
  for (int idx = 0; idx < output_num_dims; ++idx) {
 8007fec:	3301      	adds	r3, #1
 8007fee:	459c      	cmp	ip, r3
      return false;
    }
    num_outputs *= current;
 8007ff0:	fb02 f707 	mul.w	r7, r2, r7
  for (int idx = 0; idx < output_num_dims; ++idx) {
 8007ff4:	d1f3      	bne.n	8007fde <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x1a2>
  }
  for (size_t idx = 0; idx < num_outputs; ++idx) {
 8007ff6:	b32f      	cbz	r7, 8008044 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x208>
 8007ff8:	2f00      	cmp	r7, #0
 8007ffa:	9807      	ldr	r0, [sp, #28]
 8007ffc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007ffe:	ea4f 0887 	mov.w	r8, r7, lsl #2
 8008002:	bf08      	it	eq
 8008004:	f04f 0804 	moveq.w	r8, #4
 8008008:	eb00 0308 	add.w	r3, r0, r8
 800800c:	bf14      	ite	ne
 800800e:	463a      	movne	r2, r7
 8008010:	2201      	moveq	r2, #1
 8008012:	4299      	cmp	r1, r3
 8008014:	f080 84b1 	bcs.w	800897a <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xb3e>
 8008018:	4411      	add	r1, r2
 800801a:	4288      	cmp	r0, r1
 800801c:	bf34      	ite	cc
 800801e:	2100      	movcc	r1, #0
 8008020:	2101      	movcs	r1, #1
 8008022:	2900      	cmp	r1, #0
 8008024:	f040 84a9 	bne.w	800897a <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xb3e>
 8008028:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800802a:	3804      	subs	r0, #4
 800802c:	1e5a      	subs	r2, r3, #1
 800802e:	469c      	mov	ip, r3
 8008030:	4613      	mov	r3, r2
 8008032:	3302      	adds	r3, #2
 8008034:	eba3 030c 	sub.w	r3, r3, ip
 8008038:	429f      	cmp	r7, r3
    output_data[idx] = T();
 800803a:	f802 1f01 	strb.w	r1, [r2, #1]!
    temp_sum[idx] = U();
 800803e:	f840 1f04 	str.w	r1, [r0, #4]!
  for (size_t idx = 0; idx < num_outputs; ++idx) {
 8008042:	d8f5      	bhi.n	8008030 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x1f4>
  if (num_dims == 0) {
 8008044:	2e00      	cmp	r6, #0
 8008046:	f000 869f 	beq.w	8008d88 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xf4c>
  }

  // Resolve axis.
  int num_resolved_axis = 0;
  if (!ResolveAxis(input_num_dims, axis, num_axis_dimensions, resolved_axis,
 800804a:	ea4f 79e4 	mov.w	r9, r4, asr #31
  for (int64_t idx = 0; idx < num_axis; ++idx) {
 800804e:	2c01      	cmp	r4, #1
 8008050:	f179 0300 	sbcs.w	r3, r9, #0
 8008054:	f2c0 874d 	blt.w	8008ef2 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x10b6>
 8008058:	f1a5 0804 	sub.w	r8, r5, #4
  int num_resolved_axis = 0;
 800805c:	2500      	movs	r5, #0
  for (int64_t idx = 0; idx < num_axis; ++idx) {
 800805e:	46ac      	mov	ip, r5
 8008060:	46ae      	mov	lr, r5
    int current = axis[idx] < 0 ? (axis[idx] + num_dims) : axis[idx];
 8008062:	f858 0f04 	ldr.w	r0, [r8, #4]!
 8008066:	2800      	cmp	r0, #0
 8008068:	f2c0 84cf 	blt.w	8008a0a <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xbce>
    TFLITE_DCHECK(current >= 0 && current < num_dims);
 800806c:	4286      	cmp	r6, r0
 800806e:	f340 84c6 	ble.w	80089fe <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xbc2>
    for (int j = 0; j < *out_num_axis; ++j) {
 8008072:	2d00      	cmp	r5, #0
 8008074:	f000 84b1 	beq.w	80089da <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xb9e>
 8008078:	aa14      	add	r2, sp, #80	; 0x50
 800807a:	2300      	movs	r3, #0
 800807c:	e003      	b.n	8008086 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x24a>
 800807e:	3301      	adds	r3, #1
 8008080:	42ab      	cmp	r3, r5
 8008082:	f000 84aa 	beq.w	80089da <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xb9e>
      if (out_axis[j] == current) {
 8008086:	f852 1b04 	ldr.w	r1, [r2], #4
 800808a:	4281      	cmp	r1, r0
 800808c:	d1f7      	bne.n	800807e <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x242>
  for (int64_t idx = 0; idx < num_axis; ++idx) {
 800808e:	f11c 0c01 	adds.w	ip, ip, #1
 8008092:	f14e 0e00 	adc.w	lr, lr, #0
 8008096:	45a4      	cmp	ip, r4
 8008098:	eb7e 0309 	sbcs.w	r3, lr, r9
 800809c:	dbe1      	blt.n	8008062 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x226>
  for (int idx = 0; idx < input_num_dims; ++idx) {
 800809e:	2e00      	cmp	r6, #0
 80080a0:	f340 8778 	ble.w	8008f94 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x1158>
    input_iter[idx] = 0;
 80080a4:	ab1a      	add	r3, sp, #104	; 0x68
 80080a6:	00b4      	lsls	r4, r6, #2
 80080a8:	4622      	mov	r2, r4
 80080aa:	2100      	movs	r1, #0
 80080ac:	4618      	mov	r0, r3
 80080ae:	9306      	str	r3, [sp, #24]
 80080b0:	f009 ff66 	bl	8011f80 <memset>
 80080b4:	9a08      	ldr	r2, [sp, #32]
 80080b6:	1c73      	adds	r3, r6, #1
 80080b8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80080bc:	930c      	str	r3, [sp, #48]	; 0x30
 80080be:	9b06      	ldr	r3, [sp, #24]
  for (int idx = num_dims - 1; idx >= 0; --idx) {
 80080c0:	1e71      	subs	r1, r6, #1
 80080c2:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 80080c6:	eb02 0e04 	add.w	lr, r2, r4
 80080ca:	910a      	str	r1, [sp, #40]	; 0x28
 80080cc:	f102 0904 	add.w	r9, r2, #4
 80080d0:	930d      	str	r3, [sp, #52]	; 0x34
  size_t offset = 0;
 80080d2:	f04f 0800 	mov.w	r8, #0
 80080d6:	46ba      	mov	sl, r7
  if (num_dims == 0) {
 80080d8:	2e00      	cmp	r6, #0
 80080da:	f000 84fc 	beq.w	8008ad6 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xc9a>
  for (int idx = 0; idx < num_dims; ++idx) {
 80080de:	f340 8683 	ble.w	8008de8 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xfac>
 80080e2:	9a06      	ldr	r2, [sp, #24]
 80080e4:	9b08      	ldr	r3, [sp, #32]
 80080e6:	4611      	mov	r1, r2
  size_t offset = 0;
 80080e8:	2000      	movs	r0, #0
      offset = offset * static_cast<size_t>(dims[idx]) +
 80080ea:	f853 7f04 	ldr.w	r7, [r3, #4]!
               static_cast<size_t>(index[idx]);
 80080ee:	f852 4b04 	ldr.w	r4, [r2], #4
  for (int idx = 0; idx < num_dims; ++idx) {
 80080f2:	459e      	cmp	lr, r3
      offset = offset * static_cast<size_t>(dims[idx]) +
 80080f4:	fb07 4000 	mla	r0, r7, r0, r4
  for (int idx = 0; idx < num_dims; ++idx) {
 80080f8:	d1f7      	bne.n	80080ea <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x2ae>
 80080fa:	2400      	movs	r4, #0
 80080fc:	4622      	mov	r2, r4
 80080fe:	4684      	mov	ip, r0
      for (int axis_idx = 0; axis_idx < num_axis; ++axis_idx) {
 8008100:	2d00      	cmp	r5, #0
 8008102:	f000 845c 	beq.w	80089be <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xb82>
 8008106:	af14      	add	r7, sp, #80	; 0x50
 8008108:	2300      	movs	r3, #0
 800810a:	e003      	b.n	8008114 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x2d8>
 800810c:	3301      	adds	r3, #1
 800810e:	42ab      	cmp	r3, r5
 8008110:	f000 8455 	beq.w	80089be <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xb82>
        if (idx == axis[axis_idx]) {
 8008114:	f857 0b04 	ldr.w	r0, [r7], #4
 8008118:	4290      	cmp	r0, r2
 800811a:	d1f7      	bne.n	800810c <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x2d0>
  for (int idx = 0; idx < num_dims; ++idx) {
 800811c:	3201      	adds	r2, #1
 800811e:	4296      	cmp	r6, r2
 8008120:	f101 0104 	add.w	r1, r1, #4
 8008124:	d1ec      	bne.n	8008100 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x2c4>
        reducer(output_data[output_offset], input_data[input_offset]);
 8008126:	9b07      	ldr	r3, [sp, #28]
 8008128:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800812c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800812e:	4660      	mov	r0, ip
 8008130:	4418      	add	r0, r3
    const Out actual_in = static_cast<Out>(in);
 8008132:	f990 2000 	ldrsb.w	r2, [r0]
    return current + actual_in;
 8008136:	6823      	ldr	r3, [r4, #0]
 8008138:	4413      	add	r3, r2
    output_data[output_offset] =
 800813a:	6023      	str	r3, [r4, #0]
  for (int idx = num_dims - 1; idx >= 0; --idx) {
 800813c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800813e:	2b00      	cmp	r3, #0
 8008140:	f2c0 8589 	blt.w	8008c56 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xe1a>
 8008144:	e9dd 020c 	ldrd	r0, r2, [sp, #48]	; 0x30
 8008148:	4619      	mov	r1, r3
 800814a:	e005      	b.n	8008158 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x31c>
 800814c:	3901      	subs	r1, #1
 800814e:	1c4f      	adds	r7, r1, #1
      current[idx] = 0;
 8008150:	f8c2 8004 	str.w	r8, [r2, #4]
  for (int idx = num_dims - 1; idx >= 0; --idx) {
 8008154:	f000 857f 	beq.w	8008c56 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xe1a>
    int current_val = current[idx] + carry;
 8008158:	4614      	mov	r4, r2
    TFLITE_DCHECK_GE(dims[idx], current_val);
 800815a:	f850 7d04 	ldr.w	r7, [r0, #-4]!
    int current_val = current[idx] + carry;
 800815e:	6823      	ldr	r3, [r4, #0]
 8008160:	3301      	adds	r3, #1
    TFLITE_DCHECK_GE(dims[idx], current_val);
 8008162:	42bb      	cmp	r3, r7
 8008164:	f1a2 0204 	sub.w	r2, r2, #4
 8008168:	f300 8449 	bgt.w	80089fe <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xbc2>
    if (dims[idx] == current_val) {
 800816c:	d0ee      	beq.n	800814c <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x310>
      current[idx] = current_val;
 800816e:	6023      	str	r3, [r4, #0]
  return (carry == 0);
 8008170:	e7b2      	b.n	80080d8 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x29c>
      ((op_params.axis[0] == 1 && op_params.axis[1] == 2) ||
 8008172:	f9bd 1048 	ldrsh.w	r1, [sp, #72]	; 0x48
  switch (input->type) {
 8008176:	7a2e      	ldrb	r6, [r5, #8]
      ((op_params.axis[0] == 1 && op_params.axis[1] == 2) ||
 8008178:	f1a1 0202 	sub.w	r2, r1, #2
 800817c:	fab2 f282 	clz	r2, r2
  switch (input->type) {
 8008180:	2e03      	cmp	r6, #3
      ((op_params.axis[0] == 1 && op_params.axis[1] == 2) ||
 8008182:	ea4f 1252 	mov.w	r2, r2, lsr #5
  switch (input->type) {
 8008186:	f47f aec9 	bne.w	8007f1c <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xe0>
      if (params->keep_dims && special_case_4d_axes_1_and_2) {
 800818a:	9b06      	ldr	r3, [sp, #24]
 800818c:	781b      	ldrb	r3, [r3, #0]
 800818e:	b113      	cbz	r3, 8008196 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x35a>
 8008190:	2902      	cmp	r1, #2
 8008192:	f000 81e6 	beq.w	8008562 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x726>
      } else if (op_data->input_zp == op_data->output_zp &&
 8008196:	f8da 2010 	ldr.w	r2, [sl, #16]
 800819a:	f8da 3018 	ldr.w	r3, [sl, #24]
 800819e:	429a      	cmp	r2, r3
 80081a0:	f000 820d 	beq.w	80085be <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x782>
            context->GetScratchBuffer(context, op_data->temp_buffer_idx));
 80081a4:	f8db 3044 	ldr.w	r3, [fp, #68]	; 0x44
 80081a8:	f8da 1008 	ldr.w	r1, [sl, #8]
 80081ac:	4658      	mov	r0, fp
 80081ae:	4798      	blx	r3
        TF_LITE_ENSURE(
 80081b0:	686b      	ldr	r3, [r5, #4]
 80081b2:	682a      	ldr	r2, [r5, #0]
 80081b4:	9209      	str	r2, [sp, #36]	; 0x24
 80081b6:	f8da 2010 	ldr.w	r2, [sl, #16]
 80081ba:	ed9a 8a05 	vldr	s16, [sl, #20]
 80081be:	681e      	ldr	r6, [r3, #0]
            context->GetScratchBuffer(context, op_data->temp_buffer_idx));
 80081c0:	9007      	str	r0, [sp, #28]
        TF_LITE_ENSURE(
 80081c2:	9308      	str	r3, [sp, #32]
 80081c4:	920e      	str	r2, [sp, #56]	; 0x38
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
 80081c6:	f1b9 0f00 	cmp.w	r9, #0
 80081ca:	f000 85ed 	beq.w	8008da8 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xf6c>
 80081ce:	f8d9 3000 	ldr.w	r3, [r9]
 80081d2:	930b      	str	r3, [sp, #44]	; 0x2c
 80081d4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80081d8:	f8da 3018 	ldr.w	r3, [sl, #24]
 80081dc:	f8d1 c000 	ldr.w	ip, [r1]
 80081e0:	edda 8a07 	vldr	s17, [sl, #28]
  return reinterpret_cast<const T*>(tensor->data.raw);
 80081e4:	f8d8 5000 	ldr.w	r5, [r8]
 80081e8:	930f      	str	r3, [sp, #60]	; 0x3c
  for (int idx = 0; idx < output_num_dims; ++idx) {
 80081ea:	f1bc 0f00 	cmp.w	ip, #0
 80081ee:	f340 8675 	ble.w	8008edc <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x10a0>
    size_t current = static_cast<size_t>(output_dims[idx]);
 80081f2:	f851 2f04 	ldr.w	r2, [r1, #4]!
 80081f6:	2701      	movs	r7, #1
 80081f8:	2300      	movs	r3, #0
 80081fa:	e008      	b.n	800820e <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x3d2>
 80081fc:	08016a8c 	.word	0x08016a8c
 8008200:	f851 2f04 	ldr.w	r2, [r1, #4]!
    if (num_outputs > std::numeric_limits<size_t>::max() / current) {
 8008204:	fba2 e007 	umull	lr, r0, r2, r7
 8008208:	2800      	cmp	r0, #0
 800820a:	f040 8411 	bne.w	8008a30 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xbf4>
  for (int idx = 0; idx < output_num_dims; ++idx) {
 800820e:	3301      	adds	r3, #1
 8008210:	459c      	cmp	ip, r3
    num_outputs *= current;
 8008212:	fb02 f707 	mul.w	r7, r2, r7
  for (int idx = 0; idx < output_num_dims; ++idx) {
 8008216:	d1f3      	bne.n	8008200 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x3c4>
  for (size_t idx = 0; idx < num_outputs; ++idx) {
 8008218:	b1df      	cbz	r7, 8008252 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x416>
 800821a:	9a07      	ldr	r2, [sp, #28]
 800821c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800821e:	eb02 0387 	add.w	r3, r2, r7, lsl #2
 8008222:	4299      	cmp	r1, r3
 8008224:	ea4f 0887 	mov.w	r8, r7, lsl #2
 8008228:	f080 83b2 	bcs.w	8008990 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xb54>
 800822c:	19cb      	adds	r3, r1, r7
 800822e:	429a      	cmp	r2, r3
 8008230:	bf34      	ite	cc
 8008232:	2300      	movcc	r3, #0
 8008234:	2301      	movcs	r3, #1
 8008236:	2b00      	cmp	r3, #0
 8008238:	f040 83aa 	bne.w	8008990 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xb54>
 800823c:	1e78      	subs	r0, r7, #1
 800823e:	4408      	add	r0, r1
 8008240:	1e4a      	subs	r2, r1, #1
 8008242:	9907      	ldr	r1, [sp, #28]
 8008244:	3904      	subs	r1, #4
    output_data[idx] = T();
 8008246:	f802 3f01 	strb.w	r3, [r2, #1]!
  for (size_t idx = 0; idx < num_outputs; ++idx) {
 800824a:	4290      	cmp	r0, r2
    temp_sum[idx] = U();
 800824c:	f841 3f04 	str.w	r3, [r1, #4]!
  for (size_t idx = 0; idx < num_outputs; ++idx) {
 8008250:	d1f9      	bne.n	8008246 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x40a>
  if (num_dims == 0) {
 8008252:	2e00      	cmp	r6, #0
 8008254:	f000 859e 	beq.w	8008d94 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xf58>
  if (!ResolveAxis(input_num_dims, axis, num_axis_dimensions, resolved_axis,
 8008258:	ea4f 79e4 	mov.w	r9, r4, asr #31
  for (int64_t idx = 0; idx < num_axis; ++idx) {
 800825c:	2c01      	cmp	r4, #1
 800825e:	f179 0300 	sbcs.w	r3, r9, #0
 8008262:	f2c0 8643 	blt.w	8008eec <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x10b0>
 8008266:	f1a5 0804 	sub.w	r8, r5, #4
  int num_resolved_axis = 0;
 800826a:	2500      	movs	r5, #0
  for (int64_t idx = 0; idx < num_axis; ++idx) {
 800826c:	46ac      	mov	ip, r5
 800826e:	46ae      	mov	lr, r5
    int current = axis[idx] < 0 ? (axis[idx] + num_dims) : axis[idx];
 8008270:	f858 0f04 	ldr.w	r0, [r8, #4]!
 8008274:	2800      	cmp	r0, #0
 8008276:	f2c0 83c4 	blt.w	8008a02 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xbc6>
    TFLITE_DCHECK(current >= 0 && current < num_dims);
 800827a:	4286      	cmp	r6, r0
 800827c:	f340 83bf 	ble.w	80089fe <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xbc2>
    for (int j = 0; j < *out_num_axis; ++j) {
 8008280:	2d00      	cmp	r5, #0
 8008282:	f000 83b2 	beq.w	80089ea <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xbae>
 8008286:	aa14      	add	r2, sp, #80	; 0x50
 8008288:	2300      	movs	r3, #0
 800828a:	e003      	b.n	8008294 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x458>
 800828c:	3301      	adds	r3, #1
 800828e:	429d      	cmp	r5, r3
 8008290:	f000 83ab 	beq.w	80089ea <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xbae>
      if (out_axis[j] == current) {
 8008294:	f852 1b04 	ldr.w	r1, [r2], #4
 8008298:	4281      	cmp	r1, r0
 800829a:	d1f7      	bne.n	800828c <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x450>
  for (int64_t idx = 0; idx < num_axis; ++idx) {
 800829c:	f11c 0c01 	adds.w	ip, ip, #1
 80082a0:	f14e 0e00 	adc.w	lr, lr, #0
 80082a4:	45a4      	cmp	ip, r4
 80082a6:	eb7e 0309 	sbcs.w	r3, lr, r9
 80082aa:	dbe1      	blt.n	8008270 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x434>
  for (int idx = 0; idx < input_num_dims; ++idx) {
 80082ac:	2e00      	cmp	r6, #0
 80082ae:	f340 866c 	ble.w	8008f8a <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x114e>
    input_iter[idx] = 0;
 80082b2:	ab1a      	add	r3, sp, #104	; 0x68
 80082b4:	00b4      	lsls	r4, r6, #2
 80082b6:	4622      	mov	r2, r4
 80082b8:	2100      	movs	r1, #0
 80082ba:	4618      	mov	r0, r3
 80082bc:	9306      	str	r3, [sp, #24]
 80082be:	f009 fe5f 	bl	8011f80 <memset>
 80082c2:	9a08      	ldr	r2, [sp, #32]
 80082c4:	1c73      	adds	r3, r6, #1
 80082c6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80082ca:	930c      	str	r3, [sp, #48]	; 0x30
 80082cc:	9b06      	ldr	r3, [sp, #24]
  for (int idx = num_dims - 1; idx >= 0; --idx) {
 80082ce:	1e71      	subs	r1, r6, #1
 80082d0:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 80082d4:	eb02 0e04 	add.w	lr, r2, r4
 80082d8:	910a      	str	r1, [sp, #40]	; 0x28
 80082da:	f102 0904 	add.w	r9, r2, #4
 80082de:	930d      	str	r3, [sp, #52]	; 0x34
  size_t offset = 0;
 80082e0:	f04f 0800 	mov.w	r8, #0
 80082e4:	46ba      	mov	sl, r7
  if (num_dims == 0) {
 80082e6:	2e00      	cmp	r6, #0
 80082e8:	f000 8456 	beq.w	8008b98 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xd5c>
  for (int idx = 0; idx < num_dims; ++idx) {
 80082ec:	f340 85ad 	ble.w	8008e4a <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x100e>
 80082f0:	9a06      	ldr	r2, [sp, #24]
 80082f2:	9b08      	ldr	r3, [sp, #32]
 80082f4:	4611      	mov	r1, r2
  size_t offset = 0;
 80082f6:	2000      	movs	r0, #0
      offset = offset * static_cast<size_t>(dims[idx]) +
 80082f8:	f853 7f04 	ldr.w	r7, [r3, #4]!
               static_cast<size_t>(index[idx]);
 80082fc:	f852 4b04 	ldr.w	r4, [r2], #4
  for (int idx = 0; idx < num_dims; ++idx) {
 8008300:	459e      	cmp	lr, r3
      offset = offset * static_cast<size_t>(dims[idx]) +
 8008302:	fb07 4000 	mla	r0, r7, r0, r4
  for (int idx = 0; idx < num_dims; ++idx) {
 8008306:	d1f7      	bne.n	80082f8 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x4bc>
 8008308:	2400      	movs	r4, #0
 800830a:	4622      	mov	r2, r4
 800830c:	4684      	mov	ip, r0
      for (int axis_idx = 0; axis_idx < num_axis; ++axis_idx) {
 800830e:	2d00      	cmp	r5, #0
 8008310:	f000 834f 	beq.w	80089b2 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xb76>
 8008314:	af14      	add	r7, sp, #80	; 0x50
 8008316:	2300      	movs	r3, #0
 8008318:	e003      	b.n	8008322 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x4e6>
 800831a:	3301      	adds	r3, #1
 800831c:	42ab      	cmp	r3, r5
 800831e:	f000 8348 	beq.w	80089b2 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xb76>
        if (idx == axis[axis_idx]) {
 8008322:	f857 0b04 	ldr.w	r0, [r7], #4
 8008326:	4282      	cmp	r2, r0
 8008328:	d1f7      	bne.n	800831a <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x4de>
  for (int idx = 0; idx < num_dims; ++idx) {
 800832a:	3201      	adds	r2, #1
 800832c:	4296      	cmp	r6, r2
 800832e:	f101 0104 	add.w	r1, r1, #4
 8008332:	d1ec      	bne.n	800830e <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x4d2>
        reducer(output_data[output_offset], input_data[input_offset]);
 8008334:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008336:	4660      	mov	r0, ip
 8008338:	4418      	add	r0, r3
 800833a:	9b07      	ldr	r3, [sp, #28]
 800833c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
    const Out actual_in = static_cast<Out>(in);
 8008340:	7802      	ldrb	r2, [r0, #0]
    return current + actual_in;
 8008342:	6823      	ldr	r3, [r4, #0]
 8008344:	4413      	add	r3, r2
    output_data[output_offset] =
 8008346:	6023      	str	r3, [r4, #0]
  for (int idx = num_dims - 1; idx >= 0; --idx) {
 8008348:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800834a:	2b00      	cmp	r3, #0
 800834c:	f2c0 8485 	blt.w	8008c5a <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xe1e>
 8008350:	e9dd 020c 	ldrd	r0, r2, [sp, #48]	; 0x30
 8008354:	4619      	mov	r1, r3
 8008356:	e005      	b.n	8008364 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x528>
 8008358:	3901      	subs	r1, #1
 800835a:	1c4b      	adds	r3, r1, #1
      current[idx] = 0;
 800835c:	f8c2 8004 	str.w	r8, [r2, #4]
  for (int idx = num_dims - 1; idx >= 0; --idx) {
 8008360:	f000 847b 	beq.w	8008c5a <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xe1e>
    int current_val = current[idx] + carry;
 8008364:	4614      	mov	r4, r2
    TFLITE_DCHECK_GE(dims[idx], current_val);
 8008366:	f850 7d04 	ldr.w	r7, [r0, #-4]!
    int current_val = current[idx] + carry;
 800836a:	6823      	ldr	r3, [r4, #0]
 800836c:	3301      	adds	r3, #1
    TFLITE_DCHECK_GE(dims[idx], current_val);
 800836e:	42bb      	cmp	r3, r7
 8008370:	f1a2 0204 	sub.w	r2, r2, #4
 8008374:	f300 8343 	bgt.w	80089fe <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xbc2>
    if (dims[idx] == current_val) {
 8008378:	d0ee      	beq.n	8008358 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x51c>
      current[idx] = current_val;
 800837a:	6023      	str	r3, [r4, #0]
  return (carry == 0);
 800837c:	e7b3      	b.n	80082e6 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x4aa>
      if (params->keep_dims && special_case_4d_axes_1_and_2) {
 800837e:	9906      	ldr	r1, [sp, #24]
 8008380:	7809      	ldrb	r1, [r1, #0]
 8008382:	b111      	cbz	r1, 800838a <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x54e>
 8008384:	2a00      	cmp	r2, #0
 8008386:	f040 84a3 	bne.w	8008cd0 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xe94>
 800838a:	682a      	ldr	r2, [r5, #0]
 800838c:	9209      	str	r2, [sp, #36]	; 0x24
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
 800838e:	f1b9 0f00 	cmp.w	r9, #0
 8008392:	f000 84ba 	beq.w	8008d0a <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xece>
 8008396:	f8d9 2000 	ldr.w	r2, [r9]
 800839a:	9208      	str	r2, [sp, #32]
        TF_LITE_ENSURE(
 800839c:	f8d9 0004 	ldr.w	r0, [r9, #4]
 80083a0:	f8d0 c000 	ldr.w	ip, [r0]
  for (int idx = 0; idx < output_num_dims; ++idx) {
 80083a4:	f1bc 0f00 	cmp.w	ip, #0
 80083a8:	f340 8591 	ble.w	8008ece <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x1092>
    size_t current = static_cast<size_t>(output_dims[idx]);
 80083ac:	f850 1f04 	ldr.w	r1, [r0, #4]!
  size_t num_outputs = 1;
 80083b0:	f04f 0801 	mov.w	r8, #1
  for (int idx = 0; idx < output_num_dims; ++idx) {
 80083b4:	2200      	movs	r2, #0
 80083b6:	e006      	b.n	80083c6 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x58a>
    size_t current = static_cast<size_t>(output_dims[idx]);
 80083b8:	f850 1f04 	ldr.w	r1, [r0, #4]!
    if (num_outputs > std::numeric_limits<size_t>::max() / current) {
 80083bc:	fba1 e508 	umull	lr, r5, r1, r8
 80083c0:	2d00      	cmp	r5, #0
 80083c2:	f040 8326 	bne.w	8008a12 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xbd6>
  for (int idx = 0; idx < output_num_dims; ++idx) {
 80083c6:	3201      	adds	r2, #1
 80083c8:	4594      	cmp	ip, r2
    num_outputs *= current;
 80083ca:	fb01 f808 	mul.w	r8, r1, r8
  for (int idx = 0; idx < output_num_dims; ++idx) {
 80083ce:	d1f3      	bne.n	80083b8 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x57c>
  for (size_t idx = 0; idx < num_outputs; ++idx) {
 80083d0:	f1b8 0f00 	cmp.w	r8, #0
 80083d4:	d007      	beq.n	80083e6 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x5aa>
    output_data[idx] = T();
 80083d6:	9808      	ldr	r0, [sp, #32]
 80083d8:	9306      	str	r3, [sp, #24]
 80083da:	ea4f 0288 	mov.w	r2, r8, lsl #2
 80083de:	2100      	movs	r1, #0
 80083e0:	f009 fdce 	bl	8011f80 <memset>
 80083e4:	9b06      	ldr	r3, [sp, #24]
  if (num_dims == 0) {
 80083e6:	2f00      	cmp	r7, #0
 80083e8:	f000 84c8 	beq.w	8008d7c <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xf40>
  if (!ResolveAxis(input_num_dims, axis, num_axis_dimensions, resolved_axis,
 80083ec:	ea4f 79e4 	mov.w	r9, r4, asr #31
  for (int64_t idx = 0; idx < num_axis; ++idx) {
 80083f0:	2c01      	cmp	r4, #1
 80083f2:	f179 0200 	sbcs.w	r2, r9, #0
 80083f6:	f2c0 857f 	blt.w	8008ef8 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x10bc>
  int num_resolved_axis = 0;
 80083fa:	2500      	movs	r5, #0
 80083fc:	f1a3 0a04 	sub.w	sl, r3, #4
  for (int64_t idx = 0; idx < num_axis; ++idx) {
 8008400:	46ac      	mov	ip, r5
 8008402:	46ae      	mov	lr, r5
    int current = axis[idx] < 0 ? (axis[idx] + num_dims) : axis[idx];
 8008404:	f85a 0f04 	ldr.w	r0, [sl, #4]!
 8008408:	2800      	cmp	r0, #0
 800840a:	f2c0 82f5 	blt.w	80089f8 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xbbc>
    TFLITE_DCHECK(current >= 0 && current < num_dims);
 800840e:	4287      	cmp	r7, r0
 8008410:	f340 82f5 	ble.w	80089fe <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xbc2>
    for (int j = 0; j < *out_num_axis; ++j) {
 8008414:	2d00      	cmp	r5, #0
 8008416:	f000 82d9 	beq.w	80089cc <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xb90>
 800841a:	aa14      	add	r2, sp, #80	; 0x50
 800841c:	2300      	movs	r3, #0
 800841e:	e003      	b.n	8008428 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x5ec>
 8008420:	3301      	adds	r3, #1
 8008422:	42ab      	cmp	r3, r5
 8008424:	f000 82d2 	beq.w	80089cc <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xb90>
      if (out_axis[j] == current) {
 8008428:	f852 1b04 	ldr.w	r1, [r2], #4
 800842c:	4281      	cmp	r1, r0
 800842e:	d1f7      	bne.n	8008420 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x5e4>
  for (int64_t idx = 0; idx < num_axis; ++idx) {
 8008430:	f11c 0c01 	adds.w	ip, ip, #1
 8008434:	f14e 0e00 	adc.w	lr, lr, #0
 8008438:	45a4      	cmp	ip, r4
 800843a:	eb7e 0309 	sbcs.w	r3, lr, r9
 800843e:	dbe1      	blt.n	8008404 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x5c8>
  for (int idx = 0; idx < input_num_dims; ++idx) {
 8008440:	2f00      	cmp	r7, #0
 8008442:	f340 85b0 	ble.w	8008fa6 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x116a>
    input_iter[idx] = 0;
 8008446:	ab1a      	add	r3, sp, #104	; 0x68
 8008448:	ea4f 0a87 	mov.w	sl, r7, lsl #2
 800844c:	4652      	mov	r2, sl
 800844e:	2100      	movs	r1, #0
 8008450:	4618      	mov	r0, r3
 8008452:	9306      	str	r3, [sp, #24]
 8008454:	f009 fd94 	bl	8011f80 <memset>
 8008458:	9a07      	ldr	r2, [sp, #28]
 800845a:	1c7b      	adds	r3, r7, #1
 800845c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008460:	930c      	str	r3, [sp, #48]	; 0x30
 8008462:	9b06      	ldr	r3, [sp, #24]
  for (int idx = num_dims - 1; idx >= 0; --idx) {
 8008464:	1e79      	subs	r1, r7, #1
 8008466:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 800846a:	4492      	add	sl, r2
 800846c:	910a      	str	r1, [sp, #40]	; 0x28
 800846e:	f102 0e04 	add.w	lr, r2, #4
 8008472:	930b      	str	r3, [sp, #44]	; 0x2c
  size_t offset = 0;
 8008474:	46b1      	mov	r9, r6
  if (num_dims == 0) {
 8008476:	2f00      	cmp	r7, #0
 8008478:	f000 8321 	beq.w	8008abe <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xc82>
  for (int idx = 0; idx < num_dims; ++idx) {
 800847c:	f340 8498 	ble.w	8008db0 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xf74>
 8008480:	9a06      	ldr	r2, [sp, #24]
 8008482:	9b07      	ldr	r3, [sp, #28]
 8008484:	4611      	mov	r1, r2
  size_t offset = 0;
 8008486:	2000      	movs	r0, #0
      offset = offset * static_cast<size_t>(dims[idx]) +
 8008488:	f853 6f04 	ldr.w	r6, [r3, #4]!
               static_cast<size_t>(index[idx]);
 800848c:	f852 4b04 	ldr.w	r4, [r2], #4
  for (int idx = 0; idx < num_dims; ++idx) {
 8008490:	4553      	cmp	r3, sl
      offset = offset * static_cast<size_t>(dims[idx]) +
 8008492:	fb06 4000 	mla	r0, r6, r0, r4
  for (int idx = 0; idx < num_dims; ++idx) {
 8008496:	d1f7      	bne.n	8008488 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x64c>
 8008498:	2400      	movs	r4, #0
 800849a:	4622      	mov	r2, r4
 800849c:	4684      	mov	ip, r0
      for (int axis_idx = 0; axis_idx < num_axis; ++axis_idx) {
 800849e:	2d00      	cmp	r5, #0
 80084a0:	f000 8281 	beq.w	80089a6 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xb6a>
 80084a4:	ae14      	add	r6, sp, #80	; 0x50
 80084a6:	2300      	movs	r3, #0
 80084a8:	e003      	b.n	80084b2 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x676>
 80084aa:	3301      	adds	r3, #1
 80084ac:	42ab      	cmp	r3, r5
 80084ae:	f000 827a 	beq.w	80089a6 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xb6a>
        if (idx == axis[axis_idx]) {
 80084b2:	f856 0b04 	ldr.w	r0, [r6], #4
 80084b6:	4290      	cmp	r0, r2
 80084b8:	d1f7      	bne.n	80084aa <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x66e>
  for (int idx = 0; idx < num_dims; ++idx) {
 80084ba:	3201      	adds	r2, #1
 80084bc:	42ba      	cmp	r2, r7
 80084be:	f101 0104 	add.w	r1, r1, #4
 80084c2:	d1ec      	bne.n	800849e <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x662>
        reducer(output_data[output_offset], input_data[input_offset]);
 80084c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084c6:	eb03 008c 	add.w	r0, r3, ip, lsl #2
 80084ca:	9b08      	ldr	r3, [sp, #32]
 80084cc:	eb03 0484 	add.w	r4, r3, r4, lsl #2
    return current + actual_in;
 80084d0:	ed90 7a00 	vldr	s14, [r0]
 80084d4:	edd4 7a00 	vldr	s15, [r4]
  for (int idx = num_dims - 1; idx >= 0; --idx) {
 80084d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80084da:	ee77 7a87 	vadd.f32	s15, s15, s14
 80084de:	2b00      	cmp	r3, #0
    output_data[output_offset] =
 80084e0:	edc4 7a00 	vstr	s15, [r4]
 80084e4:	f2c0 82bc 	blt.w	8008a60 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xc24>
 80084e8:	e9dd 200b 	ldrd	r2, r0, [sp, #44]	; 0x2c
 80084ec:	4619      	mov	r1, r3
 80084ee:	e005      	b.n	80084fc <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x6c0>
 80084f0:	3901      	subs	r1, #1
      current[idx] = 0;
 80084f2:	2300      	movs	r3, #0
  for (int idx = num_dims - 1; idx >= 0; --idx) {
 80084f4:	1c4c      	adds	r4, r1, #1
      current[idx] = 0;
 80084f6:	6053      	str	r3, [r2, #4]
  for (int idx = num_dims - 1; idx >= 0; --idx) {
 80084f8:	f000 82b2 	beq.w	8008a60 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xc24>
    int current_val = current[idx] + carry;
 80084fc:	4614      	mov	r4, r2
    TFLITE_DCHECK_GE(dims[idx], current_val);
 80084fe:	f850 6d04 	ldr.w	r6, [r0, #-4]!
    int current_val = current[idx] + carry;
 8008502:	6823      	ldr	r3, [r4, #0]
 8008504:	3301      	adds	r3, #1
    TFLITE_DCHECK_GE(dims[idx], current_val);
 8008506:	42b3      	cmp	r3, r6
 8008508:	f1a2 0204 	sub.w	r2, r2, #4
 800850c:	f300 8277 	bgt.w	80089fe <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xbc2>
    if (dims[idx] == current_val) {
 8008510:	d0ee      	beq.n	80084f0 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x6b4>
      current[idx] = current_val;
 8008512:	6023      	str	r3, [r4, #0]
  return (carry == 0);
 8008514:	e7af      	b.n	8008476 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x63a>
      input->dims->size == 4 && op_params.axis_count == 2 &&
 8008516:	686a      	ldr	r2, [r5, #4]
  op_params->axis_count = axis_count;
 8008518:	f88d 4044 	strb.w	r4, [sp, #68]	; 0x44
      input->dims->size == 4 && op_params.axis_count == 2 &&
 800851c:	6817      	ldr	r7, [r2, #0]
 800851e:	9207      	str	r2, [sp, #28]
 8008520:	2f04      	cmp	r7, #4
 8008522:	f47f acf6 	bne.w	8007f12 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xd6>
 8008526:	e517      	b.n	8007f58 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x11c>
    op_params->axis[i] = 1;
 8008528:	2201      	movs	r2, #1
 800852a:	f8ad 2046 	strh.w	r2, [sp, #70]	; 0x46
 800852e:	f8ad 2048 	strh.w	r2, [sp, #72]	; 0x48
  for (; i < 4; ++i) {
 8008532:	2202      	movs	r2, #2
 8008534:	e4d5      	b.n	8007ee2 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xa6>
      ((op_params.axis[0] == 1 && op_params.axis[1] == 2) ||
 8008536:	f9bd 2046 	ldrsh.w	r2, [sp, #70]	; 0x46
      input->dims->size == 4 && op_params.axis_count == 2 &&
 800853a:	2a01      	cmp	r2, #1
 800853c:	f43f ae19 	beq.w	8008172 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x336>
      ((op_params.axis[0] == 1 && op_params.axis[1] == 2) ||
 8008540:	2a02      	cmp	r2, #2
 8008542:	f47f ace6 	bne.w	8007f12 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xd6>
       (op_params.axis[0] == 2 && op_params.axis[1] == 1));
 8008546:	f9bd 2048 	ldrsh.w	r2, [sp, #72]	; 0x48
  switch (input->type) {
 800854a:	7a2e      	ldrb	r6, [r5, #8]
       (op_params.axis[0] == 2 && op_params.axis[1] == 1));
 800854c:	2a01      	cmp	r2, #1
 800854e:	f47f ace1 	bne.w	8007f14 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xd8>
  switch (input->type) {
 8008552:	2e03      	cmp	r6, #3
 8008554:	f47f ace2 	bne.w	8007f1c <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xe0>
      if (params->keep_dims && special_case_4d_axes_1_and_2) {
 8008558:	9b06      	ldr	r3, [sp, #24]
 800855a:	781b      	ldrb	r3, [r3, #0]
 800855c:	2b00      	cmp	r3, #0
 800855e:	f43f ae1a 	beq.w	8008196 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x35a>
        reference_ops::Mean(op_params, tflite::micro::GetTensorShape(input),
 8008562:	ac14      	add	r4, sp, #80	; 0x50
 8008564:	4629      	mov	r1, r5
 8008566:	4620      	mov	r0, r4
 8008568:	f7fe fa22 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
                            op_data->input_zp, op_data->input_scale,
 800856c:	f8da 3010 	ldr.w	r3, [sl, #16]
        reference_ops::Mean(op_params, tflite::micro::GetTensorShape(input),
 8008570:	ed9a 0a05 	vldr	s0, [sl, #20]
                            op_data->input_zp, op_data->input_scale,
 8008574:	9308      	str	r3, [sp, #32]
                            tflite::micro::GetTensorShape(output),
 8008576:	ab1a      	add	r3, sp, #104	; 0x68
  return reinterpret_cast<const T*>(tensor->data.raw);
 8008578:	682a      	ldr	r2, [r5, #0]
 800857a:	9209      	str	r2, [sp, #36]	; 0x24
 800857c:	4618      	mov	r0, r3
 800857e:	4649      	mov	r1, r9
 8008580:	9306      	str	r3, [sp, #24]
        reference_ops::Mean(op_params, tflite::micro::GetTensorShape(input),
 8008582:	ed8d 0a07 	vstr	s0, [sp, #28]
                            tflite::micro::GetTensorShape(output),
 8008586:	f7fe fa13 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
 800858a:	e9dd 3208 	ldrd	r3, r2, [sp, #32]
 800858e:	ed9d 0a07 	vldr	s0, [sp, #28]
 8008592:	f1b9 0f00 	cmp.w	r9, #0
 8008596:	d001      	beq.n	800859c <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x760>
 8008598:	f8d9 9000 	ldr.w	r9, [r9]
        reference_ops::Mean(op_params, tflite::micro::GetTensorShape(input),
 800859c:	f8da 0018 	ldr.w	r0, [sl, #24]
 80085a0:	edda 0a07 	vldr	s1, [sl, #28]
 80085a4:	e9cd 9001 	strd	r9, r0, [sp, #4]
 80085a8:	9806      	ldr	r0, [sp, #24]
 80085aa:	9000      	str	r0, [sp, #0]
 80085ac:	4621      	mov	r1, r4
 80085ae:	a811      	add	r0, sp, #68	; 0x44
 80085b0:	f7fe fef4 	bl	800739c <_ZN6tflite13reference_ops4MeanERKNS_10MeanParamsERKNS_12RuntimeShapeEPKhlfS6_Phlf>
    if (size_ > kMaxSmallSize) {
 80085b4:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80085b6:	2b05      	cmp	r3, #5
 80085b8:	f340 837c 	ble.w	8008cb4 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xe78>
 80085bc:	e376      	b.n	8008cac <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xe70>
      } else if (op_data->input_zp == op_data->output_zp &&
 80085be:	ed9a 7a05 	vldr	s14, [sl, #20]
 80085c2:	edda 7a07 	vldr	s15, [sl, #28]
 80085c6:	eeb4 7a67 	vcmp.f32	s14, s15
 80085ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80085ce:	f47f ade9 	bne.w	80081a4 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x368>
            context->GetScratchBuffer(context, op_data->temp_buffer_idx));
 80085d2:	f8db 3044 	ldr.w	r3, [fp, #68]	; 0x44
 80085d6:	f8da 1008 	ldr.w	r1, [sl, #8]
 80085da:	4658      	mov	r0, fp
 80085dc:	4798      	blx	r3
        TF_LITE_ENSURE(
 80085de:	686b      	ldr	r3, [r5, #4]
  return reinterpret_cast<const T*>(tensor->data.raw);
 80085e0:	682a      	ldr	r2, [r5, #0]
 80085e2:	681e      	ldr	r6, [r3, #0]
            context->GetScratchBuffer(context, op_data->temp_buffer_idx));
 80085e4:	9007      	str	r0, [sp, #28]
        TF_LITE_ENSURE(
 80085e6:	930a      	str	r3, [sp, #40]	; 0x28
 80085e8:	9209      	str	r2, [sp, #36]	; 0x24
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
 80085ea:	f1b9 0f00 	cmp.w	r9, #0
 80085ee:	f000 8491 	beq.w	8008f14 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x10d8>
 80085f2:	f8d9 3000 	ldr.w	r3, [r9]
 80085f6:	9308      	str	r3, [sp, #32]
 80085f8:	f8d9 1004 	ldr.w	r1, [r9, #4]
  return reinterpret_cast<const T*>(tensor->data.raw);
 80085fc:	f8d8 5000 	ldr.w	r5, [r8]
 8008600:	f8d1 c000 	ldr.w	ip, [r1]
  for (int idx = 0; idx < output_num_dims; ++idx) {
 8008604:	f1bc 0f00 	cmp.w	ip, #0
  size_t num_outputs = 1;
 8008608:	f04f 0701 	mov.w	r7, #1
  for (int idx = 0; idx < output_num_dims; ++idx) {
 800860c:	dd10      	ble.n	8008630 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x7f4>
    size_t current = static_cast<size_t>(output_dims[idx]);
 800860e:	f851 2f04 	ldr.w	r2, [r1, #4]!
  for (int idx = 0; idx < output_num_dims; ++idx) {
 8008612:	2300      	movs	r3, #0
 8008614:	e006      	b.n	8008624 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x7e8>
    size_t current = static_cast<size_t>(output_dims[idx]);
 8008616:	f851 2f04 	ldr.w	r2, [r1, #4]!
    if (num_outputs > std::numeric_limits<size_t>::max() / current) {
 800861a:	fba2 e007 	umull	lr, r0, r2, r7
 800861e:	2800      	cmp	r0, #0
 8008620:	f040 83d6 	bne.w	8008dd0 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xf94>
  for (int idx = 0; idx < output_num_dims; ++idx) {
 8008624:	3301      	adds	r3, #1
 8008626:	459c      	cmp	ip, r3
    num_outputs *= current;
 8008628:	fb02 f707 	mul.w	r7, r2, r7
  for (int idx = 0; idx < output_num_dims; ++idx) {
 800862c:	d1f3      	bne.n	8008616 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x7da>
  for (size_t idx = 0; idx < num_outputs; ++idx) {
 800862e:	b1ff      	cbz	r7, 8008670 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x834>
 8008630:	2f00      	cmp	r7, #0
 8008632:	9907      	ldr	r1, [sp, #28]
 8008634:	9808      	ldr	r0, [sp, #32]
 8008636:	ea4f 0887 	mov.w	r8, r7, lsl #2
 800863a:	bf08      	it	eq
 800863c:	f04f 0804 	moveq.w	r8, #4
 8008640:	eb01 0308 	add.w	r3, r1, r8
 8008644:	bf14      	ite	ne
 8008646:	463a      	movne	r2, r7
 8008648:	2201      	moveq	r2, #1
 800864a:	4298      	cmp	r0, r3
 800864c:	d207      	bcs.n	800865e <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x822>
 800864e:	1883      	adds	r3, r0, r2
 8008650:	4299      	cmp	r1, r3
 8008652:	bf34      	ite	cc
 8008654:	2300      	movcc	r3, #0
 8008656:	2301      	movcs	r3, #1
 8008658:	2b00      	cmp	r3, #0
 800865a:	f000 846e 	beq.w	8008f3a <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x10fe>
    output_data[idx] = T();
 800865e:	2100      	movs	r1, #0
 8008660:	9808      	ldr	r0, [sp, #32]
 8008662:	f009 fc8d 	bl	8011f80 <memset>
    temp_sum[idx] = U();
 8008666:	9807      	ldr	r0, [sp, #28]
 8008668:	4642      	mov	r2, r8
 800866a:	2100      	movs	r1, #0
 800866c:	f009 fc88 	bl	8011f80 <memset>
  if (num_dims == 0) {
 8008670:	2e00      	cmp	r6, #0
 8008672:	f000 8446 	beq.w	8008f02 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x10c6>
  if (!ResolveAxis(input_num_dims, axis, num_axis_dimensions, resolved_axis,
 8008676:	ea4f 79e4 	mov.w	r9, r4, asr #31
  for (int64_t idx = 0; idx < num_axis; ++idx) {
 800867a:	2c01      	cmp	r4, #1
 800867c:	f179 0300 	sbcs.w	r3, r9, #0
 8008680:	f2c0 8480 	blt.w	8008f84 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x1148>
 8008684:	f1a5 0804 	sub.w	r8, r5, #4
  int num_resolved_axis = 0;
 8008688:	2500      	movs	r5, #0
  for (int64_t idx = 0; idx < num_axis; ++idx) {
 800868a:	46ac      	mov	ip, r5
 800868c:	46ae      	mov	lr, r5
    int current = axis[idx] < 0 ? (axis[idx] + num_dims) : axis[idx];
 800868e:	f858 0f04 	ldr.w	r0, [r8, #4]!
 8008692:	2800      	cmp	r0, #0
 8008694:	f2c0 836e 	blt.w	8008d74 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xf38>
    TFLITE_DCHECK(current >= 0 && current < num_dims);
 8008698:	4286      	cmp	r6, r0
 800869a:	f340 81b0 	ble.w	80089fe <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xbc2>
    for (int j = 0; j < *out_num_axis; ++j) {
 800869e:	2d00      	cmp	r5, #0
 80086a0:	f000 8356 	beq.w	8008d50 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xf14>
 80086a4:	aa14      	add	r2, sp, #80	; 0x50
 80086a6:	2300      	movs	r3, #0
 80086a8:	e003      	b.n	80086b2 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x876>
 80086aa:	3301      	adds	r3, #1
 80086ac:	429d      	cmp	r5, r3
 80086ae:	f000 834f 	beq.w	8008d50 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xf14>
      if (out_axis[j] == current) {
 80086b2:	f852 1b04 	ldr.w	r1, [r2], #4
 80086b6:	4281      	cmp	r1, r0
 80086b8:	d1f7      	bne.n	80086aa <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x86e>
  for (int64_t idx = 0; idx < num_axis; ++idx) {
 80086ba:	f11c 0c01 	adds.w	ip, ip, #1
 80086be:	f14e 0e00 	adc.w	lr, lr, #0
 80086c2:	45a4      	cmp	ip, r4
 80086c4:	eb7e 0309 	sbcs.w	r3, lr, r9
 80086c8:	dbe1      	blt.n	800868e <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x852>
  for (int idx = 0; idx < input_num_dims; ++idx) {
 80086ca:	2e00      	cmp	r6, #0
 80086cc:	f340 8471 	ble.w	8008fb2 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x1176>
    input_iter[idx] = 0;
 80086d0:	ab1a      	add	r3, sp, #104	; 0x68
 80086d2:	00b4      	lsls	r4, r6, #2
 80086d4:	4622      	mov	r2, r4
 80086d6:	2100      	movs	r1, #0
 80086d8:	4618      	mov	r0, r3
 80086da:	9306      	str	r3, [sp, #24]
 80086dc:	f009 fc50 	bl	8011f80 <memset>
 80086e0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80086e2:	1c73      	adds	r3, r6, #1
 80086e4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80086e8:	930c      	str	r3, [sp, #48]	; 0x30
 80086ea:	9b06      	ldr	r3, [sp, #24]
  for (int idx = num_dims - 1; idx >= 0; --idx) {
 80086ec:	1e71      	subs	r1, r6, #1
 80086ee:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 80086f2:	eb02 0e04 	add.w	lr, r2, r4
 80086f6:	910b      	str	r1, [sp, #44]	; 0x2c
 80086f8:	f102 0804 	add.w	r8, r2, #4
 80086fc:	930d      	str	r3, [sp, #52]	; 0x34
  size_t offset = 0;
 80086fe:	f04f 0a00 	mov.w	sl, #0
 8008702:	46b9      	mov	r9, r7
  if (num_dims == 0) {
 8008704:	2e00      	cmp	r6, #0
 8008706:	f000 83d1 	beq.w	8008eac <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x1070>
  for (int idx = 0; idx < num_dims; ++idx) {
 800870a:	f340 8410 	ble.w	8008f2e <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x10f2>
 800870e:	9a06      	ldr	r2, [sp, #24]
 8008710:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008712:	4611      	mov	r1, r2
  size_t offset = 0;
 8008714:	2000      	movs	r0, #0
      offset = offset * static_cast<size_t>(dims[idx]) +
 8008716:	f853 7f04 	ldr.w	r7, [r3, #4]!
               static_cast<size_t>(index[idx]);
 800871a:	f852 4b04 	ldr.w	r4, [r2], #4
  for (int idx = 0; idx < num_dims; ++idx) {
 800871e:	459e      	cmp	lr, r3
      offset = offset * static_cast<size_t>(dims[idx]) +
 8008720:	fb07 4000 	mla	r0, r7, r0, r4
  for (int idx = 0; idx < num_dims; ++idx) {
 8008724:	d1f7      	bne.n	8008716 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x8da>
 8008726:	2400      	movs	r4, #0
 8008728:	4622      	mov	r2, r4
 800872a:	4684      	mov	ip, r0
      for (int axis_idx = 0; axis_idx < num_axis; ++axis_idx) {
 800872c:	2d00      	cmp	r5, #0
 800872e:	f000 82f0 	beq.w	8008d12 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xed6>
 8008732:	af14      	add	r7, sp, #80	; 0x50
 8008734:	2300      	movs	r3, #0
 8008736:	e003      	b.n	8008740 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x904>
 8008738:	3301      	adds	r3, #1
 800873a:	42ab      	cmp	r3, r5
 800873c:	f000 82e9 	beq.w	8008d12 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xed6>
        if (idx == axis[axis_idx]) {
 8008740:	f857 0b04 	ldr.w	r0, [r7], #4
 8008744:	4282      	cmp	r2, r0
 8008746:	d1f7      	bne.n	8008738 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x8fc>
  for (int idx = 0; idx < num_dims; ++idx) {
 8008748:	3201      	adds	r2, #1
 800874a:	4296      	cmp	r6, r2
 800874c:	f101 0104 	add.w	r1, r1, #4
 8008750:	d1ec      	bne.n	800872c <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x8f0>
        reducer(output_data[output_offset], input_data[input_offset]);
 8008752:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008754:	4660      	mov	r0, ip
 8008756:	4418      	add	r0, r3
 8008758:	9b07      	ldr	r3, [sp, #28]
 800875a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
    const Out actual_in = static_cast<Out>(in);
 800875e:	7802      	ldrb	r2, [r0, #0]
    return current + actual_in;
 8008760:	6823      	ldr	r3, [r4, #0]
 8008762:	4413      	add	r3, r2
    output_data[output_offset] =
 8008764:	6023      	str	r3, [r4, #0]
  for (int idx = num_dims - 1; idx >= 0; --idx) {
 8008766:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008768:	2b00      	cmp	r3, #0
 800876a:	f2c0 8372 	blt.w	8008e52 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x1016>
 800876e:	e9dd 020c 	ldrd	r0, r2, [sp, #48]	; 0x30
 8008772:	4619      	mov	r1, r3
 8008774:	e005      	b.n	8008782 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x946>
 8008776:	3901      	subs	r1, #1
 8008778:	1c4c      	adds	r4, r1, #1
      current[idx] = 0;
 800877a:	f8c2 a004 	str.w	sl, [r2, #4]
  for (int idx = num_dims - 1; idx >= 0; --idx) {
 800877e:	f000 8368 	beq.w	8008e52 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x1016>
    int current_val = current[idx] + carry;
 8008782:	4614      	mov	r4, r2
    TFLITE_DCHECK_GE(dims[idx], current_val);
 8008784:	f850 7d04 	ldr.w	r7, [r0, #-4]!
    int current_val = current[idx] + carry;
 8008788:	6823      	ldr	r3, [r4, #0]
 800878a:	3301      	adds	r3, #1
    TFLITE_DCHECK_GE(dims[idx], current_val);
 800878c:	42bb      	cmp	r3, r7
 800878e:	f1a2 0204 	sub.w	r2, r2, #4
 8008792:	f300 8134 	bgt.w	80089fe <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xbc2>
    if (dims[idx] == current_val) {
 8008796:	d0ee      	beq.n	8008776 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x93a>
      current[idx] = current_val;
 8008798:	6023      	str	r3, [r4, #0]
  return (carry == 0);
 800879a:	e7b3      	b.n	8008704 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x8c8>
      } else if (op_data->input_zp == op_data->output_zp &&
 800879c:	ed9a 7a05 	vldr	s14, [sl, #20]
 80087a0:	edda 7a07 	vldr	s15, [sl, #28]
 80087a4:	eeb4 7a67 	vcmp.f32	s14, s15
 80087a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80087ac:	f47f abeb 	bne.w	8007f86 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x14a>
            context->GetScratchBuffer(context, op_data->temp_buffer_idx));
 80087b0:	f8db 3044 	ldr.w	r3, [fp, #68]	; 0x44
 80087b4:	f8da 1008 	ldr.w	r1, [sl, #8]
 80087b8:	4658      	mov	r0, fp
 80087ba:	4798      	blx	r3
        TF_LITE_ENSURE(
 80087bc:	686b      	ldr	r3, [r5, #4]
 80087be:	682a      	ldr	r2, [r5, #0]
 80087c0:	681e      	ldr	r6, [r3, #0]
            context->GetScratchBuffer(context, op_data->temp_buffer_idx));
 80087c2:	9007      	str	r0, [sp, #28]
        TF_LITE_ENSURE(
 80087c4:	930a      	str	r3, [sp, #40]	; 0x28
 80087c6:	9209      	str	r2, [sp, #36]	; 0x24
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
 80087c8:	f1b9 0f00 	cmp.w	r9, #0
 80087cc:	f000 839f 	beq.w	8008f0e <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x10d2>
 80087d0:	f8d9 3000 	ldr.w	r3, [r9]
 80087d4:	9308      	str	r3, [sp, #32]
 80087d6:	f8d9 1004 	ldr.w	r1, [r9, #4]
  return reinterpret_cast<const T*>(tensor->data.raw);
 80087da:	f8d8 5000 	ldr.w	r5, [r8]
 80087de:	f8d1 c000 	ldr.w	ip, [r1]
  for (int idx = 0; idx < output_num_dims; ++idx) {
 80087e2:	f1bc 0f00 	cmp.w	ip, #0
  size_t num_outputs = 1;
 80087e6:	f04f 0701 	mov.w	r7, #1
  for (int idx = 0; idx < output_num_dims; ++idx) {
 80087ea:	dd10      	ble.n	800880e <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x9d2>
    size_t current = static_cast<size_t>(output_dims[idx]);
 80087ec:	f851 2f04 	ldr.w	r2, [r1, #4]!
  for (int idx = 0; idx < output_num_dims; ++idx) {
 80087f0:	2300      	movs	r3, #0
 80087f2:	e006      	b.n	8008802 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x9c6>
    size_t current = static_cast<size_t>(output_dims[idx]);
 80087f4:	f851 2f04 	ldr.w	r2, [r1, #4]!
    if (num_outputs > std::numeric_limits<size_t>::max() / current) {
 80087f8:	fba2 e007 	umull	lr, r0, r2, r7
 80087fc:	2800      	cmp	r0, #0
 80087fe:	f040 82db 	bne.w	8008db8 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xf7c>
  for (int idx = 0; idx < output_num_dims; ++idx) {
 8008802:	3301      	adds	r3, #1
 8008804:	459c      	cmp	ip, r3
    num_outputs *= current;
 8008806:	fb02 f707 	mul.w	r7, r2, r7
  for (int idx = 0; idx < output_num_dims; ++idx) {
 800880a:	d1f3      	bne.n	80087f4 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x9b8>
  for (size_t idx = 0; idx < num_outputs; ++idx) {
 800880c:	b1ff      	cbz	r7, 800884e <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xa12>
 800880e:	2f00      	cmp	r7, #0
 8008810:	9907      	ldr	r1, [sp, #28]
 8008812:	9808      	ldr	r0, [sp, #32]
 8008814:	ea4f 0887 	mov.w	r8, r7, lsl #2
 8008818:	bf08      	it	eq
 800881a:	f04f 0804 	moveq.w	r8, #4
 800881e:	eb01 0308 	add.w	r3, r1, r8
 8008822:	bf14      	ite	ne
 8008824:	463a      	movne	r2, r7
 8008826:	2201      	moveq	r2, #1
 8008828:	4298      	cmp	r0, r3
 800882a:	d207      	bcs.n	800883c <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xa00>
 800882c:	1883      	adds	r3, r0, r2
 800882e:	4299      	cmp	r1, r3
 8008830:	bf34      	ite	cc
 8008832:	2300      	movcc	r3, #0
 8008834:	2301      	movcs	r3, #1
 8008836:	2b00      	cmp	r3, #0
 8008838:	f000 838f 	beq.w	8008f5a <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x111e>
    output_data[idx] = T();
 800883c:	2100      	movs	r1, #0
 800883e:	9808      	ldr	r0, [sp, #32]
 8008840:	f009 fb9e 	bl	8011f80 <memset>
    temp_sum[idx] = U();
 8008844:	9807      	ldr	r0, [sp, #28]
 8008846:	4642      	mov	r2, r8
 8008848:	2100      	movs	r1, #0
 800884a:	f009 fb99 	bl	8011f80 <memset>
  if (num_dims == 0) {
 800884e:	2e00      	cmp	r6, #0
 8008850:	f000 8364 	beq.w	8008f1c <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x10e0>
  if (!ResolveAxis(input_num_dims, axis, num_axis_dimensions, resolved_axis,
 8008854:	ea4f 79e4 	mov.w	r9, r4, asr #31
  for (int64_t idx = 0; idx < num_axis; ++idx) {
 8008858:	2c01      	cmp	r4, #1
 800885a:	f179 0300 	sbcs.w	r3, r9, #0
 800885e:	f2c0 838b 	blt.w	8008f78 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x113c>
 8008862:	f1a5 0804 	sub.w	r8, r5, #4
  int num_resolved_axis = 0;
 8008866:	2500      	movs	r5, #0
  for (int64_t idx = 0; idx < num_axis; ++idx) {
 8008868:	46ac      	mov	ip, r5
 800886a:	46ae      	mov	lr, r5
    int current = axis[idx] < 0 ? (axis[idx] + num_dims) : axis[idx];
 800886c:	f858 0f04 	ldr.w	r0, [r8, #4]!
 8008870:	2800      	cmp	r0, #0
 8008872:	f2c0 827b 	blt.w	8008d6c <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xf30>
    TFLITE_DCHECK(current >= 0 && current < num_dims);
 8008876:	4286      	cmp	r6, r0
 8008878:	f340 80c1 	ble.w	80089fe <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xbc2>
    for (int j = 0; j < *out_num_axis; ++j) {
 800887c:	2d00      	cmp	r5, #0
 800887e:	f000 826e 	beq.w	8008d5e <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xf22>
 8008882:	aa14      	add	r2, sp, #80	; 0x50
 8008884:	2300      	movs	r3, #0
 8008886:	e003      	b.n	8008890 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xa54>
 8008888:	3301      	adds	r3, #1
 800888a:	42ab      	cmp	r3, r5
 800888c:	f000 8267 	beq.w	8008d5e <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xf22>
      if (out_axis[j] == current) {
 8008890:	f852 1b04 	ldr.w	r1, [r2], #4
 8008894:	4281      	cmp	r1, r0
 8008896:	d1f7      	bne.n	8008888 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xa4c>
  for (int64_t idx = 0; idx < num_axis; ++idx) {
 8008898:	f11c 0c01 	adds.w	ip, ip, #1
 800889c:	f14e 0e00 	adc.w	lr, lr, #0
 80088a0:	45a4      	cmp	ip, r4
 80088a2:	eb7e 0309 	sbcs.w	r3, lr, r9
 80088a6:	dbe1      	blt.n	800886c <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xa30>
  for (int idx = 0; idx < input_num_dims; ++idx) {
 80088a8:	2e00      	cmp	r6, #0
 80088aa:	f340 8378 	ble.w	8008f9e <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x1162>
    input_iter[idx] = 0;
 80088ae:	ab1a      	add	r3, sp, #104	; 0x68
 80088b0:	00b4      	lsls	r4, r6, #2
 80088b2:	4622      	mov	r2, r4
 80088b4:	2100      	movs	r1, #0
 80088b6:	4618      	mov	r0, r3
 80088b8:	9306      	str	r3, [sp, #24]
 80088ba:	f009 fb61 	bl	8011f80 <memset>
 80088be:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80088c0:	1c73      	adds	r3, r6, #1
 80088c2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80088c6:	930c      	str	r3, [sp, #48]	; 0x30
 80088c8:	9b06      	ldr	r3, [sp, #24]
  for (int idx = num_dims - 1; idx >= 0; --idx) {
 80088ca:	1e71      	subs	r1, r6, #1
 80088cc:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 80088d0:	eb02 0e04 	add.w	lr, r2, r4
 80088d4:	910b      	str	r1, [sp, #44]	; 0x2c
 80088d6:	f102 0804 	add.w	r8, r2, #4
 80088da:	930d      	str	r3, [sp, #52]	; 0x34
  size_t offset = 0;
 80088dc:	f04f 0a00 	mov.w	sl, #0
 80088e0:	46b9      	mov	r9, r7
  if (num_dims == 0) {
 80088e2:	2e00      	cmp	r6, #0
 80088e4:	f000 82ea 	beq.w	8008ebc <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x1080>
  for (int idx = 0; idx < num_dims; ++idx) {
 80088e8:	f340 8324 	ble.w	8008f34 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x10f8>
 80088ec:	9a06      	ldr	r2, [sp, #24]
 80088ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80088f0:	4611      	mov	r1, r2
  size_t offset = 0;
 80088f2:	2000      	movs	r0, #0
      offset = offset * static_cast<size_t>(dims[idx]) +
 80088f4:	f853 7f04 	ldr.w	r7, [r3, #4]!
               static_cast<size_t>(index[idx]);
 80088f8:	f852 4b04 	ldr.w	r4, [r2], #4
  for (int idx = 0; idx < num_dims; ++idx) {
 80088fc:	459e      	cmp	lr, r3
      offset = offset * static_cast<size_t>(dims[idx]) +
 80088fe:	fb07 4000 	mla	r0, r7, r0, r4
  for (int idx = 0; idx < num_dims; ++idx) {
 8008902:	d1f7      	bne.n	80088f4 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xab8>
 8008904:	2400      	movs	r4, #0
 8008906:	4622      	mov	r2, r4
 8008908:	4684      	mov	ip, r0
      for (int axis_idx = 0; axis_idx < num_axis; ++axis_idx) {
 800890a:	2d00      	cmp	r5, #0
 800890c:	f000 821a 	beq.w	8008d44 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xf08>
 8008910:	af14      	add	r7, sp, #80	; 0x50
 8008912:	2300      	movs	r3, #0
 8008914:	e003      	b.n	800891e <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xae2>
 8008916:	3301      	adds	r3, #1
 8008918:	42ab      	cmp	r3, r5
 800891a:	f000 8213 	beq.w	8008d44 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xf08>
        if (idx == axis[axis_idx]) {
 800891e:	f857 0b04 	ldr.w	r0, [r7], #4
 8008922:	4282      	cmp	r2, r0
 8008924:	d1f7      	bne.n	8008916 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xada>
  for (int idx = 0; idx < num_dims; ++idx) {
 8008926:	3201      	adds	r2, #1
 8008928:	4296      	cmp	r6, r2
 800892a:	f101 0104 	add.w	r1, r1, #4
 800892e:	d1ec      	bne.n	800890a <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xace>
        reducer(output_data[output_offset], input_data[input_offset]);
 8008930:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008932:	4660      	mov	r0, ip
 8008934:	4418      	add	r0, r3
 8008936:	9b07      	ldr	r3, [sp, #28]
 8008938:	eb03 0484 	add.w	r4, r3, r4, lsl #2
    const Out actual_in = static_cast<Out>(in);
 800893c:	f990 2000 	ldrsb.w	r2, [r0]
    return current + actual_in;
 8008940:	6823      	ldr	r3, [r4, #0]
 8008942:	4413      	add	r3, r2
    output_data[output_offset] =
 8008944:	6023      	str	r3, [r4, #0]
  for (int idx = num_dims - 1; idx >= 0; --idx) {
 8008946:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008948:	2b00      	cmp	r3, #0
 800894a:	f2c0 8251 	blt.w	8008df0 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xfb4>
 800894e:	e9dd 020c 	ldrd	r0, r2, [sp, #48]	; 0x30
 8008952:	4619      	mov	r1, r3
 8008954:	e005      	b.n	8008962 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xb26>
 8008956:	3901      	subs	r1, #1
 8008958:	1c4b      	adds	r3, r1, #1
      current[idx] = 0;
 800895a:	f8c2 a004 	str.w	sl, [r2, #4]
  for (int idx = num_dims - 1; idx >= 0; --idx) {
 800895e:	f000 8247 	beq.w	8008df0 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xfb4>
    int current_val = current[idx] + carry;
 8008962:	4614      	mov	r4, r2
    TFLITE_DCHECK_GE(dims[idx], current_val);
 8008964:	f850 7d04 	ldr.w	r7, [r0, #-4]!
    int current_val = current[idx] + carry;
 8008968:	6823      	ldr	r3, [r4, #0]
 800896a:	3301      	adds	r3, #1
    TFLITE_DCHECK_GE(dims[idx], current_val);
 800896c:	42bb      	cmp	r3, r7
 800896e:	f1a2 0204 	sub.w	r2, r2, #4
 8008972:	dc44      	bgt.n	80089fe <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xbc2>
    if (dims[idx] == current_val) {
 8008974:	d0ef      	beq.n	8008956 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xb1a>
      current[idx] = current_val;
 8008976:	6023      	str	r3, [r4, #0]
  return (carry == 0);
 8008978:	e7b3      	b.n	80088e2 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xaa6>
    output_data[idx] = T();
 800897a:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800897c:	2100      	movs	r1, #0
 800897e:	f009 faff 	bl	8011f80 <memset>
    temp_sum[idx] = U();
 8008982:	9807      	ldr	r0, [sp, #28]
 8008984:	4642      	mov	r2, r8
 8008986:	2100      	movs	r1, #0
 8008988:	f009 fafa 	bl	8011f80 <memset>
 800898c:	f7ff bb5a 	b.w	8008044 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x208>
    output_data[idx] = T();
 8008990:	463a      	mov	r2, r7
 8008992:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8008994:	2100      	movs	r1, #0
 8008996:	f009 faf3 	bl	8011f80 <memset>
    temp_sum[idx] = U();
 800899a:	9807      	ldr	r0, [sp, #28]
 800899c:	4642      	mov	r2, r8
 800899e:	2100      	movs	r1, #0
 80089a0:	f009 faee 	bl	8011f80 <memset>
 80089a4:	e455      	b.n	8008252 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x416>
      offset = offset * static_cast<size_t>(dims[idx]) +
 80089a6:	f85e 6022 	ldr.w	r6, [lr, r2, lsl #2]
 80089aa:	680b      	ldr	r3, [r1, #0]
 80089ac:	fb06 3404 	mla	r4, r6, r4, r3
 80089b0:	e583      	b.n	80084ba <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x67e>
 80089b2:	f859 7022 	ldr.w	r7, [r9, r2, lsl #2]
 80089b6:	680b      	ldr	r3, [r1, #0]
 80089b8:	fb07 3404 	mla	r4, r7, r4, r3
 80089bc:	e4b5      	b.n	800832a <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x4ee>
 80089be:	f859 7022 	ldr.w	r7, [r9, r2, lsl #2]
 80089c2:	680b      	ldr	r3, [r1, #0]
 80089c4:	fb07 3404 	mla	r4, r7, r4, r3
 80089c8:	f7ff bba8 	b.w	800811c <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x2e0>
      out_axis[*out_num_axis] = current;
 80089cc:	ab20      	add	r3, sp, #128	; 0x80
 80089ce:	eb03 0385 	add.w	r3, r3, r5, lsl #2
      *out_num_axis += 1;
 80089d2:	3501      	adds	r5, #1
      out_axis[*out_num_axis] = current;
 80089d4:	f843 0c30 	str.w	r0, [r3, #-48]
      *out_num_axis += 1;
 80089d8:	e52a      	b.n	8008430 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x5f4>
      out_axis[*out_num_axis] = current;
 80089da:	ab20      	add	r3, sp, #128	; 0x80
 80089dc:	eb03 0385 	add.w	r3, r3, r5, lsl #2
      *out_num_axis += 1;
 80089e0:	3501      	adds	r5, #1
      out_axis[*out_num_axis] = current;
 80089e2:	f843 0c30 	str.w	r0, [r3, #-48]
      *out_num_axis += 1;
 80089e6:	f7ff bb52 	b.w	800808e <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x252>
      out_axis[*out_num_axis] = current;
 80089ea:	ab20      	add	r3, sp, #128	; 0x80
 80089ec:	eb03 0385 	add.w	r3, r3, r5, lsl #2
      *out_num_axis += 1;
 80089f0:	3501      	adds	r5, #1
      out_axis[*out_num_axis] = current;
 80089f2:	f843 0c30 	str.w	r0, [r3, #-48]
      *out_num_axis += 1;
 80089f6:	e451      	b.n	800829c <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x460>
    TFLITE_DCHECK(current >= 0 && current < num_dims);
 80089f8:	19c0      	adds	r0, r0, r7
 80089fa:	f57f ad08 	bpl.w	800840e <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x5d2>
  TFLITE_DCHECK(context != nullptr);
 80089fe:	f008 fb49 	bl	8011094 <abort>
 8008a02:	1980      	adds	r0, r0, r6
 8008a04:	f57f ac39 	bpl.w	800827a <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x43e>
 8008a08:	e7f9      	b.n	80089fe <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xbc2>
 8008a0a:	1980      	adds	r0, r0, r6
 8008a0c:	f57f ab2e 	bpl.w	800806c <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x230>
 8008a10:	e7f5      	b.n	80089fe <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xbc2>
        TF_LITE_ENSURE(
 8008a12:	4bc3      	ldr	r3, [pc, #780]	; (8008d20 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xee4>)
 8008a14:	f8db 4014 	ldr.w	r4, [fp, #20]
 8008a18:	4ac2      	ldr	r2, [pc, #776]	; (8008d24 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xee8>)
 8008a1a:	9300      	str	r3, [sp, #0]
 8008a1c:	4658      	mov	r0, fp
 8008a1e:	49c2      	ldr	r1, [pc, #776]	; (8008d28 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xeec>)
 8008a20:	23a9      	movs	r3, #169	; 0xa9
 8008a22:	47a0      	blx	r4
}
 8008a24:	4630      	mov	r0, r6
 8008a26:	b021      	add	sp, #132	; 0x84
 8008a28:	ecbd 8b06 	vpop	{d8-d10}
 8008a2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        TF_LITE_ENSURE(
 8008a30:	4bbe      	ldr	r3, [pc, #760]	; (8008d2c <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xef0>)
 8008a32:	f8db 4014 	ldr.w	r4, [fp, #20]
 8008a36:	4abb      	ldr	r2, [pc, #748]	; (8008d24 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xee8>)
 8008a38:	9300      	str	r3, [sp, #0]
 8008a3a:	49bb      	ldr	r1, [pc, #748]	; (8008d28 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xeec>)
 8008a3c:	23f1      	movs	r3, #241	; 0xf1
 8008a3e:	4658      	mov	r0, fp
 8008a40:	47a0      	blx	r4
 8008a42:	2601      	movs	r6, #1
 8008a44:	f7ff ba75 	b.w	8007f32 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xf6>
        TF_LITE_ENSURE(
 8008a48:	4bb9      	ldr	r3, [pc, #740]	; (8008d30 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xef4>)
 8008a4a:	f8db 4014 	ldr.w	r4, [fp, #20]
 8008a4e:	4ab5      	ldr	r2, [pc, #724]	; (8008d24 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xee8>)
 8008a50:	9300      	str	r3, [sp, #0]
 8008a52:	49b5      	ldr	r1, [pc, #724]	; (8008d28 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xeec>)
 8008a54:	23cc      	movs	r3, #204	; 0xcc
 8008a56:	4658      	mov	r0, fp
 8008a58:	47a0      	blx	r4
 8008a5a:	2601      	movs	r6, #1
 8008a5c:	f7ff ba69 	b.w	8007f32 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xf6>
 8008a60:	464e      	mov	r6, r9
  for (int idx = 0; idx < num_resolved_axis; ++idx) {
 8008a62:	2d00      	cmp	r5, #0
 8008a64:	f000 824b 	beq.w	8008efe <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x10c2>
    size_t current = static_cast<size_t>(input_dims[resolved_axis[idx]]);
 8008a68:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008a6a:	a814      	add	r0, sp, #80	; 0x50
 8008a6c:	f85e 1023 	ldr.w	r1, [lr, r3, lsl #2]
  for (int idx = 0; idx < num_resolved_axis; ++idx) {
 8008a70:	2200      	movs	r2, #0
  size_t num_elements_in_axis = 1;
 8008a72:	2301      	movs	r3, #1
 8008a74:	e007      	b.n	8008a86 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xc4a>
    size_t current = static_cast<size_t>(input_dims[resolved_axis[idx]]);
 8008a76:	f850 1f04 	ldr.w	r1, [r0, #4]!
 8008a7a:	f85e 1021 	ldr.w	r1, [lr, r1, lsl #2]
    if (current > (std::numeric_limits<size_t>::max() / num_elements_in_axis)) {
 8008a7e:	fba3 7401 	umull	r7, r4, r3, r1
 8008a82:	2c00      	cmp	r4, #0
 8008a84:	d1c5      	bne.n	8008a12 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xbd6>
  for (int idx = 0; idx < num_resolved_axis; ++idx) {
 8008a86:	3201      	adds	r2, #1
 8008a88:	42aa      	cmp	r2, r5
    num_elements_in_axis *= current;
 8008a8a:	fb01 f303 	mul.w	r3, r1, r3
  for (int idx = 0; idx < num_resolved_axis; ++idx) {
 8008a8e:	d1f2      	bne.n	8008a76 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xc3a>
  if (num_elements_in_axis > 0) {
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	f000 8116 	beq.w	8008cc2 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xe86>
    for (size_t idx = 0; idx < num_outputs; ++idx) {
 8008a96:	f1b8 0f00 	cmp.w	r8, #0
 8008a9a:	f000 8112 	beq.w	8008cc2 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xe86>
          static_cast<T>(temp_sum[idx] / static_cast<U>(num_elements_in_axis));
 8008a9e:	ee07 3a90 	vmov	s15, r3
 8008aa2:	9a08      	ldr	r2, [sp, #32]
 8008aa4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008aa8:	eb02 0888 	add.w	r8, r2, r8, lsl #2
 8008aac:	edd2 6a00 	vldr	s13, [r2]
 8008ab0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
      output_data[idx] =
 8008ab4:	eca2 7a01 	vstmia	r2!, {s14}
    for (size_t idx = 0; idx < num_outputs; ++idx) {
 8008ab8:	4542      	cmp	r2, r8
 8008aba:	d1f7      	bne.n	8008aac <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xc70>
 8008abc:	e101      	b.n	8008cc2 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xe86>
    return current + actual_in;
 8008abe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ac0:	ed93 7a00 	vldr	s14, [r3]
 8008ac4:	9b08      	ldr	r3, [sp, #32]
 8008ac6:	edd3 7a00 	vldr	s15, [r3]
 8008aca:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008ace:	464e      	mov	r6, r9
    output_data[output_offset] =
 8008ad0:	edc3 7a00 	vstr	s15, [r3]
  if (num_dims == 0) {
 8008ad4:	e7c5      	b.n	8008a62 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xc26>
    const Out actual_in = static_cast<Out>(in);
 8008ad6:	9b09      	ldr	r3, [sp, #36]	; 0x24
    return current + actual_in;
 8008ad8:	9907      	ldr	r1, [sp, #28]
    const Out actual_in = static_cast<Out>(in);
 8008ada:	f993 2000 	ldrsb.w	r2, [r3]
    return current + actual_in;
 8008ade:	680b      	ldr	r3, [r1, #0]
 8008ae0:	4413      	add	r3, r2
    const Out actual_in = static_cast<Out>(in);
 8008ae2:	4657      	mov	r7, sl
    output_data[output_offset] =
 8008ae4:	600b      	str	r3, [r1, #0]
    return false;
  }

  // Calculate mean by dividing output_data by num of aggregated element.
  size_t num_elements_in_axis = 1;
  for (int idx = 0; idx < num_resolved_axis; ++idx) {
 8008ae6:	2d00      	cmp	r5, #0
 8008ae8:	f000 821f 	beq.w	8008f2a <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x10ee>
    size_t current = static_cast<size_t>(input_dims[resolved_axis[idx]]);
 8008aec:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008aee:	a814      	add	r0, sp, #80	; 0x50
 8008af0:	f859 1023 	ldr.w	r1, [r9, r3, lsl #2]
  for (int idx = 0; idx < num_resolved_axis; ++idx) {
 8008af4:	2200      	movs	r2, #0
  size_t num_elements_in_axis = 1;
 8008af6:	2301      	movs	r3, #1
 8008af8:	e007      	b.n	8008b0a <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xcce>
    size_t current = static_cast<size_t>(input_dims[resolved_axis[idx]]);
 8008afa:	f850 1f04 	ldr.w	r1, [r0, #4]!
 8008afe:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
    // Overflow prevention.
    if (current > (std::numeric_limits<size_t>::max() / num_elements_in_axis)) {
 8008b02:	fba3 6401 	umull	r6, r4, r3, r1
 8008b06:	2c00      	cmp	r4, #0
 8008b08:	d19e      	bne.n	8008a48 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xc0c>
  for (int idx = 0; idx < num_resolved_axis; ++idx) {
 8008b0a:	3201      	adds	r2, #1
 8008b0c:	42aa      	cmp	r2, r5
      return false;
    }
    num_elements_in_axis *= current;
 8008b0e:	fb01 f303 	mul.w	r3, r1, r3
  for (int idx = 0; idx < num_resolved_axis; ++idx) {
 8008b12:	d1f2      	bne.n	8008afa <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xcbe>
  }

  if (num_elements_in_axis > 0) {
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	f000 80d4 	beq.w	8008cc2 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xe86>
    const float scale = input_scale / output_scale;
 8008b1a:	ee88 9a28 	vdiv.f32	s18, s16, s17
            static_cast<U>(TfLiteRound(temp_sum[idx] * scale + bias)) +
            output_zero_point;
        output_data[idx] = static_cast<T>(value);
      }
    } else {
      const float bias = -input_zero_point * scale;
 8008b1e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008b20:	4252      	negs	r2, r2
 8008b22:	ee08 2a90 	vmov	s17, r2
 8008b26:	eef8 8ae8 	vcvt.f32.s32	s17, s17
 8008b2a:	ee68 8a89 	vmul.f32	s17, s17, s18
      for (size_t idx = 0; idx < num_outputs; ++idx) {
 8008b2e:	2f00      	cmp	r7, #0
 8008b30:	f000 80c7 	beq.w	8008cc2 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xe86>
        float float_mean = static_cast<float>(temp_sum[idx]) /
                           static_cast<float>(num_elements_in_axis);
 8008b34:	ee07 3a90 	vmov	s15, r3
 8008b38:	9a07      	ldr	r2, [sp, #28]
 8008b3a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  { return __builtin_fminf(__x, __y); }
 8008b3c:	ed9f aa7d 	vldr	s20, [pc, #500]	; 8008d34 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xef8>
  { return __builtin_fmaxf(__x, __y); }
 8008b40:	eddf 9a7d 	vldr	s19, [pc, #500]	; 8008d38 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xefc>
 8008b44:	eeb8 8a67 	vcvt.f32.u32	s16, s15
        float result = TfLiteMin(
            TfLiteRound(float_mean * scale + bias) + output_zero_point,
 8008b48:	eddd 7a0f 	vldr	s15, [sp, #60]	; 0x3c
 8008b4c:	1f14      	subs	r4, r2, #4
 8008b4e:	eef8 aae7 	vcvt.f32.s32	s21, s15
 8008b52:	1e5d      	subs	r5, r3, #1
 8008b54:	eb04 0787 	add.w	r7, r4, r7, lsl #2
        float float_mean = static_cast<float>(temp_sum[idx]) /
 8008b58:	edd4 7a01 	vldr	s15, [r4, #4]
 8008b5c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  { return __builtin_roundf(__x); }
 8008b60:	eeb0 0a68 	vmov.f32	s0, s17
 8008b64:	ee87 7a88 	vdiv.f32	s14, s15, s16
 8008b68:	3404      	adds	r4, #4
 8008b6a:	eea9 0a07 	vfma.f32	s0, s18, s14
 8008b6e:	f008 f99f 	bl	8010eb0 <roundf>
  { return __builtin_fminf(__x, __y); }
 8008b72:	eef0 0a4a 	vmov.f32	s1, s20
 8008b76:	ee30 0a2a 	vadd.f32	s0, s0, s21
 8008b7a:	f008 f875 	bl	8010c68 <fminf>
  { return __builtin_fmaxf(__x, __y); }
 8008b7e:	eef0 0a69 	vmov.f32	s1, s19
 8008b82:	f008 f856 	bl	8010c32 <fmaxf>
            static_cast<float>(std::numeric_limits<T>::max()));
        result = TfLiteMax(result,
                           static_cast<float>(std::numeric_limits<T>::min()));
        output_data[idx] = static_cast<T>(result);
 8008b86:	eefd 7ac0 	vcvt.s32.f32	s15, s0
      for (size_t idx = 0; idx < num_outputs; ++idx) {
 8008b8a:	42a7      	cmp	r7, r4
        output_data[idx] = static_cast<T>(result);
 8008b8c:	ee17 3a90 	vmov	r3, s15
 8008b90:	f805 3f01 	strb.w	r3, [r5, #1]!
      for (size_t idx = 0; idx < num_outputs; ++idx) {
 8008b94:	d1e0      	bne.n	8008b58 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xd1c>
 8008b96:	e094      	b.n	8008cc2 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xe86>
    const Out actual_in = static_cast<Out>(in);
 8008b98:	9b09      	ldr	r3, [sp, #36]	; 0x24
    return current + actual_in;
 8008b9a:	9907      	ldr	r1, [sp, #28]
    const Out actual_in = static_cast<Out>(in);
 8008b9c:	781a      	ldrb	r2, [r3, #0]
    return current + actual_in;
 8008b9e:	680b      	ldr	r3, [r1, #0]
 8008ba0:	4413      	add	r3, r2
    const Out actual_in = static_cast<Out>(in);
 8008ba2:	4657      	mov	r7, sl
    output_data[output_offset] =
 8008ba4:	600b      	str	r3, [r1, #0]
  for (int idx = 0; idx < num_resolved_axis; ++idx) {
 8008ba6:	2d00      	cmp	r5, #0
 8008ba8:	f000 81bd 	beq.w	8008f26 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x10ea>
    size_t current = static_cast<size_t>(input_dims[resolved_axis[idx]]);
 8008bac:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008bae:	a814      	add	r0, sp, #80	; 0x50
 8008bb0:	f859 1023 	ldr.w	r1, [r9, r3, lsl #2]
  for (int idx = 0; idx < num_resolved_axis; ++idx) {
 8008bb4:	2200      	movs	r2, #0
  size_t num_elements_in_axis = 1;
 8008bb6:	2301      	movs	r3, #1
 8008bb8:	e008      	b.n	8008bcc <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xd90>
    size_t current = static_cast<size_t>(input_dims[resolved_axis[idx]]);
 8008bba:	f850 1f04 	ldr.w	r1, [r0, #4]!
 8008bbe:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
    if (current > (std::numeric_limits<size_t>::max() / num_elements_in_axis)) {
 8008bc2:	fba3 6401 	umull	r6, r4, r3, r1
 8008bc6:	2c00      	cmp	r4, #0
 8008bc8:	f47f af32 	bne.w	8008a30 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xbf4>
  for (int idx = 0; idx < num_resolved_axis; ++idx) {
 8008bcc:	3201      	adds	r2, #1
 8008bce:	42aa      	cmp	r2, r5
    num_elements_in_axis *= current;
 8008bd0:	fb01 f303 	mul.w	r3, r1, r3
  for (int idx = 0; idx < num_resolved_axis; ++idx) {
 8008bd4:	d1f1      	bne.n	8008bba <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xd7e>
  if (num_elements_in_axis > 0) {
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d073      	beq.n	8008cc2 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xe86>
    const float scale = input_scale / output_scale;
 8008bda:	ee88 9a28 	vdiv.f32	s18, s16, s17
      const float bias = -input_zero_point * scale;
 8008bde:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008be0:	4252      	negs	r2, r2
 8008be2:	ee08 2a90 	vmov	s17, r2
 8008be6:	eef8 8ae8 	vcvt.f32.s32	s17, s17
 8008bea:	ee68 8a89 	vmul.f32	s17, s17, s18
      for (size_t idx = 0; idx < num_outputs; ++idx) {
 8008bee:	2f00      	cmp	r7, #0
 8008bf0:	d067      	beq.n	8008cc2 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xe86>
            TfLiteRound(float_mean * scale + bias) + output_zero_point,
 8008bf2:	eddd 7a0f 	vldr	s15, [sp, #60]	; 0x3c
 8008bf6:	9a07      	ldr	r2, [sp, #28]
  { return __builtin_fminf(__x, __y); }
 8008bf8:	ed9f aa50 	vldr	s20, [pc, #320]	; 8008d3c <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xf00>
  { return __builtin_fmaxf(__x, __y); }
 8008bfc:	eddf 9a50 	vldr	s19, [pc, #320]	; 8008d40 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xf04>
 8008c00:	eef8 aae7 	vcvt.f32.s32	s21, s15
                           static_cast<float>(num_elements_in_axis);
 8008c04:	ee07 3a90 	vmov	s15, r3
 8008c08:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008c0a:	1f14      	subs	r4, r2, #4
 8008c0c:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 8008c10:	1e5d      	subs	r5, r3, #1
 8008c12:	eb04 0787 	add.w	r7, r4, r7, lsl #2
        float float_mean = static_cast<float>(temp_sum[idx]) /
 8008c16:	edd4 7a01 	vldr	s15, [r4, #4]
 8008c1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
  { return __builtin_roundf(__x); }
 8008c1e:	eeb0 0a68 	vmov.f32	s0, s17
 8008c22:	ee87 7a88 	vdiv.f32	s14, s15, s16
 8008c26:	3404      	adds	r4, #4
 8008c28:	eea9 0a07 	vfma.f32	s0, s18, s14
 8008c2c:	f008 f940 	bl	8010eb0 <roundf>
  { return __builtin_fminf(__x, __y); }
 8008c30:	eef0 0a4a 	vmov.f32	s1, s20
 8008c34:	ee30 0a2a 	vadd.f32	s0, s0, s21
 8008c38:	f008 f816 	bl	8010c68 <fminf>
  { return __builtin_fmaxf(__x, __y); }
 8008c3c:	eef0 0a69 	vmov.f32	s1, s19
 8008c40:	f007 fff7 	bl	8010c32 <fmaxf>
        output_data[idx] = static_cast<T>(result);
 8008c44:	eefc 7ac0 	vcvt.u32.f32	s15, s0
      for (size_t idx = 0; idx < num_outputs; ++idx) {
 8008c48:	42a7      	cmp	r7, r4
        output_data[idx] = static_cast<T>(result);
 8008c4a:	ee17 3a90 	vmov	r3, s15
 8008c4e:	f805 3f01 	strb.w	r3, [r5, #1]!
      for (size_t idx = 0; idx < num_outputs; ++idx) {
 8008c52:	d1e0      	bne.n	8008c16 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xdda>
 8008c54:	e035      	b.n	8008cc2 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xe86>
 8008c56:	4657      	mov	r7, sl
 8008c58:	e745      	b.n	8008ae6 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xcaa>
 8008c5a:	4657      	mov	r7, sl
 8008c5c:	e7a3      	b.n	8008ba6 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xd6a>
            op_params, op_data->multiplier, op_data->shift,
 8008c5e:	e9da 6200 	ldrd	r6, r2, [sl]
            tflite::micro::GetTensorShape(input),
 8008c62:	ac14      	add	r4, sp, #80	; 0x50
 8008c64:	4629      	mov	r1, r5
 8008c66:	4620      	mov	r0, r4
            op_params, op_data->multiplier, op_data->shift,
 8008c68:	9207      	str	r2, [sp, #28]
            tflite::micro::GetTensorShape(input),
 8008c6a:	f7fd fea1 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
            tflite::micro::GetTensorShape(output),
 8008c6e:	ab1a      	add	r3, sp, #104	; 0x68
 8008c70:	4649      	mov	r1, r9
 8008c72:	4618      	mov	r0, r3
  return reinterpret_cast<const T*>(tensor->data.raw);
 8008c74:	682d      	ldr	r5, [r5, #0]
            tflite::micro::GetTensorData<int8_t>(input), op_data->input_zp,
 8008c76:	f8da 7010 	ldr.w	r7, [sl, #16]
            tflite::micro::GetTensorShape(output),
 8008c7a:	9306      	str	r3, [sp, #24]
 8008c7c:	f7fd fe98 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
 8008c80:	9a07      	ldr	r2, [sp, #28]
 8008c82:	f1b9 0f00 	cmp.w	r9, #0
 8008c86:	d001      	beq.n	8008c8c <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xe50>
 8008c88:	f8d9 9000 	ldr.w	r9, [r9]
        reference_integer_ops::Mean(
 8008c8c:	f8da 3018 	ldr.w	r3, [sl, #24]
 8008c90:	9500      	str	r5, [sp, #0]
 8008c92:	e9cd 9303 	strd	r9, r3, [sp, #12]
 8008c96:	9b06      	ldr	r3, [sp, #24]
 8008c98:	4631      	mov	r1, r6
 8008c9a:	e9cd 7301 	strd	r7, r3, [sp, #4]
 8008c9e:	a811      	add	r0, sp, #68	; 0x44
 8008ca0:	4623      	mov	r3, r4
 8008ca2:	f7fe ff4d 	bl	8007b40 <_ZN6tflite21reference_integer_ops4MeanIaEEvRKNS_10MeanParamsEllRKNS_12RuntimeShapeEPKT_lS7_PS8_l>
    if (size_ > kMaxSmallSize) {
 8008ca6:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8008ca8:	2b05      	cmp	r3, #5
 8008caa:	dd03      	ble.n	8008cb4 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xe78>
      delete[] dims_pointer_;
 8008cac:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8008cae:	b108      	cbz	r0, 8008cb4 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xe78>
 8008cb0:	f007 ff16 	bl	8010ae0 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
 8008cb4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008cb6:	2b05      	cmp	r3, #5
 8008cb8:	dd03      	ble.n	8008cc2 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xe86>
      delete[] dims_pointer_;
 8008cba:	9815      	ldr	r0, [sp, #84]	; 0x54
 8008cbc:	b108      	cbz	r0, 8008cc2 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xe86>
 8008cbe:	f007 ff0f 	bl	8010ae0 <_ZdaPv>
  return kTfLiteOk;
 8008cc2:	2600      	movs	r6, #0
}
 8008cc4:	4630      	mov	r0, r6
 8008cc6:	b021      	add	sp, #132	; 0x84
 8008cc8:	ecbd 8b06 	vpop	{d8-d10}
 8008ccc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        reference_ops::Mean(op_params, tflite::micro::GetTensorShape(input),
 8008cd0:	ac14      	add	r4, sp, #80	; 0x50
 8008cd2:	4629      	mov	r1, r5
 8008cd4:	4620      	mov	r0, r4
 8008cd6:	f7fd fe6b 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  return reinterpret_cast<const T*>(tensor->data.raw);
 8008cda:	682a      	ldr	r2, [r5, #0]
 8008cdc:	9207      	str	r2, [sp, #28]
                            tflite::micro::GetTensorShape(output),
 8008cde:	a81a      	add	r0, sp, #104	; 0x68
 8008ce0:	4649      	mov	r1, r9
 8008ce2:	9006      	str	r0, [sp, #24]
 8008ce4:	f7fd fe64 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
 8008ce8:	9a07      	ldr	r2, [sp, #28]
 8008cea:	f1b9 0f00 	cmp.w	r9, #0
 8008cee:	d001      	beq.n	8008cf4 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xeb8>
 8008cf0:	f8d9 9000 	ldr.w	r9, [r9]
        reference_ops::Mean(op_params, tflite::micro::GetTensorShape(input),
 8008cf4:	9b06      	ldr	r3, [sp, #24]
 8008cf6:	f8cd 9000 	str.w	r9, [sp]
 8008cfa:	4621      	mov	r1, r4
 8008cfc:	a811      	add	r0, sp, #68	; 0x44
 8008cfe:	f7fe fe29 	bl	8007954 <_ZN6tflite13reference_ops4MeanIfEEvRKNS_10MeanParamsERKNS_12RuntimeShapeEPKT_S7_PS8_>
    if (size_ > kMaxSmallSize) {
 8008d02:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8008d04:	2b05      	cmp	r3, #5
 8008d06:	ddd5      	ble.n	8008cb4 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xe78>
 8008d08:	e7d0      	b.n	8008cac <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xe70>
 8008d0a:	f8cd 9020 	str.w	r9, [sp, #32]
 8008d0e:	f7ff bb45 	b.w	800839c <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x560>
      offset = offset * static_cast<size_t>(dims[idx]) +
 8008d12:	f858 7022 	ldr.w	r7, [r8, r2, lsl #2]
 8008d16:	680b      	ldr	r3, [r1, #0]
 8008d18:	fb07 3404 	mla	r4, r7, r4, r3
 8008d1c:	e514      	b.n	8008748 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x90c>
 8008d1e:	bf00      	nop
 8008d20:	08016b00 	.word	0x08016b00
 8008d24:	08016514 	.word	0x08016514
 8008d28:	08015528 	.word	0x08015528
 8008d2c:	08016d7c 	.word	0x08016d7c
 8008d30:	08017040 	.word	0x08017040
 8008d34:	42fe0000 	.word	0x42fe0000
 8008d38:	c3000000 	.word	0xc3000000
 8008d3c:	437f0000 	.word	0x437f0000
 8008d40:	00000000 	.word	0x00000000
 8008d44:	f858 7022 	ldr.w	r7, [r8, r2, lsl #2]
 8008d48:	680b      	ldr	r3, [r1, #0]
 8008d4a:	fb07 3404 	mla	r4, r7, r4, r3
 8008d4e:	e5ea      	b.n	8008926 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xaea>
      out_axis[*out_num_axis] = current;
 8008d50:	ab20      	add	r3, sp, #128	; 0x80
 8008d52:	eb03 0385 	add.w	r3, r3, r5, lsl #2
      *out_num_axis += 1;
 8008d56:	3501      	adds	r5, #1
      out_axis[*out_num_axis] = current;
 8008d58:	f843 0c30 	str.w	r0, [r3, #-48]
      *out_num_axis += 1;
 8008d5c:	e4ad      	b.n	80086ba <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x87e>
      out_axis[*out_num_axis] = current;
 8008d5e:	ab20      	add	r3, sp, #128	; 0x80
 8008d60:	eb03 0385 	add.w	r3, r3, r5, lsl #2
      *out_num_axis += 1;
 8008d64:	3501      	adds	r5, #1
      out_axis[*out_num_axis] = current;
 8008d66:	f843 0c30 	str.w	r0, [r3, #-48]
      *out_num_axis += 1;
 8008d6a:	e595      	b.n	8008898 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xa5c>
    TFLITE_DCHECK(current >= 0 && current < num_dims);
 8008d6c:	1980      	adds	r0, r0, r6
 8008d6e:	f57f ad82 	bpl.w	8008876 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xa3a>
 8008d72:	e644      	b.n	80089fe <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xbc2>
 8008d74:	1980      	adds	r0, r0, r6
 8008d76:	f57f ac8f 	bpl.w	8008698 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x85c>
 8008d7a:	e640      	b.n	80089fe <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xbc2>
 8008d7c:	ab1a      	add	r3, sp, #104	; 0x68
  int num_resolved_axis = 0;
 8008d7e:	463d      	mov	r5, r7
 8008d80:	9306      	str	r3, [sp, #24]
 8008d82:	46ba      	mov	sl, r7
 8008d84:	f7ff bb68 	b.w	8008458 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x61c>
 8008d88:	ab1a      	add	r3, sp, #104	; 0x68
  int num_resolved_axis = 0;
 8008d8a:	4635      	mov	r5, r6
 8008d8c:	9306      	str	r3, [sp, #24]
 8008d8e:	4634      	mov	r4, r6
 8008d90:	f7ff b990 	b.w	80080b4 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x278>
 8008d94:	ab1a      	add	r3, sp, #104	; 0x68
 8008d96:	4635      	mov	r5, r6
 8008d98:	9306      	str	r3, [sp, #24]
 8008d9a:	4634      	mov	r4, r6
 8008d9c:	f7ff ba91 	b.w	80082c2 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x486>
 8008da0:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
 8008da4:	f7ff b907 	b.w	8007fb6 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x17a>
 8008da8:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
 8008dac:	f7ff ba12 	b.w	80081d4 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x398>
  for (int idx = 0; idx < num_dims; ++idx) {
 8008db0:	e9dd 4008 	ldrd	r4, r0, [sp, #32]
 8008db4:	f7ff bb8c 	b.w	80084d0 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x694>
        TF_LITE_ENSURE(
 8008db8:	4b80      	ldr	r3, [pc, #512]	; (8008fbc <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x1180>)
 8008dba:	f8db 4014 	ldr.w	r4, [fp, #20]
 8008dbe:	4a80      	ldr	r2, [pc, #512]	; (8008fc0 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x1184>)
 8008dc0:	9300      	str	r3, [sp, #0]
 8008dc2:	4980      	ldr	r1, [pc, #512]	; (8008fc4 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x1188>)
 8008dc4:	23c1      	movs	r3, #193	; 0xc1
 8008dc6:	4658      	mov	r0, fp
 8008dc8:	47a0      	blx	r4
 8008dca:	2601      	movs	r6, #1
 8008dcc:	f7ff b8b1 	b.w	8007f32 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xf6>
        TF_LITE_ENSURE(
 8008dd0:	4b7d      	ldr	r3, [pc, #500]	; (8008fc8 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x118c>)
 8008dd2:	f8db 4014 	ldr.w	r4, [fp, #20]
 8008dd6:	4a7a      	ldr	r2, [pc, #488]	; (8008fc0 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x1184>)
 8008dd8:	9300      	str	r3, [sp, #0]
 8008dda:	497a      	ldr	r1, [pc, #488]	; (8008fc4 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x1188>)
 8008ddc:	23e5      	movs	r3, #229	; 0xe5
 8008dde:	4658      	mov	r0, fp
 8008de0:	47a0      	blx	r4
 8008de2:	2601      	movs	r6, #1
 8008de4:	f7ff b8a5 	b.w	8007f32 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xf6>
 8008de8:	9809      	ldr	r0, [sp, #36]	; 0x24
            context->GetScratchBuffer(context, op_data->temp_buffer_idx));
 8008dea:	9c07      	ldr	r4, [sp, #28]
 8008dec:	f7ff b9a1 	b.w	8008132 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x2f6>
 8008df0:	464f      	mov	r7, r9
  for (int idx = 0; idx < num_resolved_axis; ++idx) {
 8008df2:	2d00      	cmp	r5, #0
 8008df4:	f000 80c4 	beq.w	8008f80 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x1144>
    size_t current = static_cast<size_t>(input_dims[resolved_axis[idx]]);
 8008df8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008dfa:	a814      	add	r0, sp, #80	; 0x50
 8008dfc:	f858 1023 	ldr.w	r1, [r8, r3, lsl #2]
  for (int idx = 0; idx < num_resolved_axis; ++idx) {
 8008e00:	2200      	movs	r2, #0
  size_t num_elements_in_axis = 1;
 8008e02:	2301      	movs	r3, #1
 8008e04:	e007      	b.n	8008e16 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xfda>
    size_t current = static_cast<size_t>(input_dims[resolved_axis[idx]]);
 8008e06:	f850 1f04 	ldr.w	r1, [r0, #4]!
 8008e0a:	f858 1021 	ldr.w	r1, [r8, r1, lsl #2]
    if (current > (std::numeric_limits<size_t>::max() / num_elements_in_axis)) {
 8008e0e:	fba3 6401 	umull	r6, r4, r3, r1
 8008e12:	2c00      	cmp	r4, #0
 8008e14:	d1d0      	bne.n	8008db8 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xf7c>
  for (int idx = 0; idx < num_resolved_axis; ++idx) {
 8008e16:	3201      	adds	r2, #1
 8008e18:	42aa      	cmp	r2, r5
    num_elements_in_axis *= current;
 8008e1a:	fb01 f303 	mul.w	r3, r1, r3
  for (int idx = 0; idx < num_resolved_axis; ++idx) {
 8008e1e:	d1f2      	bne.n	8008e06 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xfca>
  if (num_elements_in_axis > 0) {
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	f43f af4e 	beq.w	8008cc2 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xe86>
    for (size_t idx = 0; idx < num_outputs; ++idx) {
 8008e26:	2f00      	cmp	r7, #0
 8008e28:	f43f af4b 	beq.w	8008cc2 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xe86>
 8008e2c:	9a07      	ldr	r2, [sp, #28]
 8008e2e:	9908      	ldr	r1, [sp, #32]
 8008e30:	3a04      	subs	r2, #4
 8008e32:	1e48      	subs	r0, r1, #1
 8008e34:	eb02 0787 	add.w	r7, r2, r7, lsl #2
          static_cast<T>(temp_sum[idx] / static_cast<U>(num_elements_in_axis));
 8008e38:	f852 1f04 	ldr.w	r1, [r2, #4]!
 8008e3c:	fb91 f1f3 	sdiv	r1, r1, r3
    for (size_t idx = 0; idx < num_outputs; ++idx) {
 8008e40:	4297      	cmp	r7, r2
      output_data[idx] =
 8008e42:	f800 1f01 	strb.w	r1, [r0, #1]!
    for (size_t idx = 0; idx < num_outputs; ++idx) {
 8008e46:	d1f7      	bne.n	8008e38 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xffc>
 8008e48:	e73b      	b.n	8008cc2 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xe86>
            context->GetScratchBuffer(context, op_data->temp_buffer_idx));
 8008e4a:	9c07      	ldr	r4, [sp, #28]
 8008e4c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008e4e:	f7ff ba77 	b.w	8008340 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x504>
 8008e52:	464f      	mov	r7, r9
  for (int idx = 0; idx < num_resolved_axis; ++idx) {
 8008e54:	2d00      	cmp	r5, #0
 8008e56:	f000 8091 	beq.w	8008f7c <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x1140>
    size_t current = static_cast<size_t>(input_dims[resolved_axis[idx]]);
 8008e5a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008e5c:	a814      	add	r0, sp, #80	; 0x50
 8008e5e:	f858 1023 	ldr.w	r1, [r8, r3, lsl #2]
  for (int idx = 0; idx < num_resolved_axis; ++idx) {
 8008e62:	2200      	movs	r2, #0
  size_t num_elements_in_axis = 1;
 8008e64:	2301      	movs	r3, #1
 8008e66:	e007      	b.n	8008e78 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x103c>
    size_t current = static_cast<size_t>(input_dims[resolved_axis[idx]]);
 8008e68:	f850 1f04 	ldr.w	r1, [r0, #4]!
 8008e6c:	f858 1021 	ldr.w	r1, [r8, r1, lsl #2]
    if (current > (std::numeric_limits<size_t>::max() / num_elements_in_axis)) {
 8008e70:	fba3 6401 	umull	r6, r4, r3, r1
 8008e74:	2c00      	cmp	r4, #0
 8008e76:	d1ab      	bne.n	8008dd0 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xf94>
  for (int idx = 0; idx < num_resolved_axis; ++idx) {
 8008e78:	3201      	adds	r2, #1
 8008e7a:	42aa      	cmp	r2, r5
    num_elements_in_axis *= current;
 8008e7c:	fb01 f303 	mul.w	r3, r1, r3
  for (int idx = 0; idx < num_resolved_axis; ++idx) {
 8008e80:	d1f2      	bne.n	8008e68 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x102c>
  if (num_elements_in_axis > 0) {
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	f43f af1d 	beq.w	8008cc2 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xe86>
    for (size_t idx = 0; idx < num_outputs; ++idx) {
 8008e88:	2f00      	cmp	r7, #0
 8008e8a:	f43f af1a 	beq.w	8008cc2 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xe86>
 8008e8e:	9a07      	ldr	r2, [sp, #28]
 8008e90:	9908      	ldr	r1, [sp, #32]
 8008e92:	3a04      	subs	r2, #4
 8008e94:	1e48      	subs	r0, r1, #1
 8008e96:	eb02 0787 	add.w	r7, r2, r7, lsl #2
          static_cast<T>(temp_sum[idx] / static_cast<U>(num_elements_in_axis));
 8008e9a:	f852 1f04 	ldr.w	r1, [r2, #4]!
 8008e9e:	fbb1 f1f3 	udiv	r1, r1, r3
    for (size_t idx = 0; idx < num_outputs; ++idx) {
 8008ea2:	42ba      	cmp	r2, r7
      output_data[idx] =
 8008ea4:	f800 1f01 	strb.w	r1, [r0, #1]!
    for (size_t idx = 0; idx < num_outputs; ++idx) {
 8008ea8:	d1f7      	bne.n	8008e9a <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x105e>
 8008eaa:	e70a      	b.n	8008cc2 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xe86>
    const Out actual_in = static_cast<Out>(in);
 8008eac:	9b09      	ldr	r3, [sp, #36]	; 0x24
    return current + actual_in;
 8008eae:	9907      	ldr	r1, [sp, #28]
    const Out actual_in = static_cast<Out>(in);
 8008eb0:	781a      	ldrb	r2, [r3, #0]
    return current + actual_in;
 8008eb2:	680b      	ldr	r3, [r1, #0]
 8008eb4:	4413      	add	r3, r2
    const Out actual_in = static_cast<Out>(in);
 8008eb6:	464f      	mov	r7, r9
    output_data[output_offset] =
 8008eb8:	600b      	str	r3, [r1, #0]
  if (num_dims == 0) {
 8008eba:	e7cb      	b.n	8008e54 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x1018>
    const Out actual_in = static_cast<Out>(in);
 8008ebc:	9b09      	ldr	r3, [sp, #36]	; 0x24
    return current + actual_in;
 8008ebe:	9907      	ldr	r1, [sp, #28]
    const Out actual_in = static_cast<Out>(in);
 8008ec0:	f993 2000 	ldrsb.w	r2, [r3]
    return current + actual_in;
 8008ec4:	680b      	ldr	r3, [r1, #0]
 8008ec6:	4413      	add	r3, r2
    const Out actual_in = static_cast<Out>(in);
 8008ec8:	464f      	mov	r7, r9
    output_data[output_offset] =
 8008eca:	600b      	str	r3, [r1, #0]
 8008ecc:	e791      	b.n	8008df2 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xfb6>
    output_data[idx] = T();
 8008ece:	9908      	ldr	r1, [sp, #32]
 8008ed0:	2200      	movs	r2, #0
 8008ed2:	600a      	str	r2, [r1, #0]
  size_t num_outputs = 1;
 8008ed4:	f04f 0801 	mov.w	r8, #1
 8008ed8:	f7ff ba85 	b.w	80083e6 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x5aa>
    output_data[idx] = T();
 8008edc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008ede:	2300      	movs	r3, #0
 8008ee0:	7013      	strb	r3, [r2, #0]
    temp_sum[idx] = U();
 8008ee2:	9a07      	ldr	r2, [sp, #28]
 8008ee4:	2701      	movs	r7, #1
 8008ee6:	6013      	str	r3, [r2, #0]
  for (size_t idx = 0; idx < num_outputs; ++idx) {
 8008ee8:	f7ff b9b3 	b.w	8008252 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x416>
  int num_resolved_axis = 0;
 8008eec:	2500      	movs	r5, #0
 8008eee:	f7ff b9dd 	b.w	80082ac <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x470>
 8008ef2:	2500      	movs	r5, #0
 8008ef4:	f7ff b8d3 	b.w	800809e <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x262>
  int num_resolved_axis = 0;
 8008ef8:	2500      	movs	r5, #0
 8008efa:	f7ff baa1 	b.w	8008440 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x604>
  size_t num_elements_in_axis = 1;
 8008efe:	2301      	movs	r3, #1
 8008f00:	e5c9      	b.n	8008a96 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xc5a>
 8008f02:	ab1a      	add	r3, sp, #104	; 0x68
  int num_resolved_axis = 0;
 8008f04:	4635      	mov	r5, r6
 8008f06:	9306      	str	r3, [sp, #24]
 8008f08:	4634      	mov	r4, r6
 8008f0a:	f7ff bbe9 	b.w	80086e0 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x8a4>
 8008f0e:	f8cd 9020 	str.w	r9, [sp, #32]
 8008f12:	e460      	b.n	80087d6 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x99a>
 8008f14:	f8cd 9020 	str.w	r9, [sp, #32]
 8008f18:	f7ff bb6e 	b.w	80085f8 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x7bc>
 8008f1c:	ab1a      	add	r3, sp, #104	; 0x68
 8008f1e:	4635      	mov	r5, r6
 8008f20:	9306      	str	r3, [sp, #24]
 8008f22:	4634      	mov	r4, r6
 8008f24:	e4cb      	b.n	80088be <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xa82>
  size_t num_elements_in_axis = 1;
 8008f26:	2301      	movs	r3, #1
 8008f28:	e657      	b.n	8008bda <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xd9e>
 8008f2a:	2301      	movs	r3, #1
 8008f2c:	e5f5      	b.n	8008b1a <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xcde>
            context->GetScratchBuffer(context, op_data->temp_buffer_idx));
 8008f2e:	9c07      	ldr	r4, [sp, #28]
  for (int idx = 0; idx < num_dims; ++idx) {
 8008f30:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008f32:	e414      	b.n	800875e <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x922>
            context->GetScratchBuffer(context, op_data->temp_buffer_idx));
 8008f34:	9c07      	ldr	r4, [sp, #28]
 8008f36:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008f38:	e500      	b.n	800893c <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xb00>
 8008f3a:	9a07      	ldr	r2, [sp, #28]
 8008f3c:	1e41      	subs	r1, r0, #1
 8008f3e:	1f10      	subs	r0, r2, #4
 8008f40:	4684      	mov	ip, r0
 8008f42:	460a      	mov	r2, r1
  for (size_t idx = 0; idx < num_outputs; ++idx) {
 8008f44:	9808      	ldr	r0, [sp, #32]
    output_data[idx] = T();
 8008f46:	f801 3f01 	strb.w	r3, [r1, #1]!
  for (size_t idx = 0; idx < num_outputs; ++idx) {
 8008f4a:	3202      	adds	r2, #2
 8008f4c:	1a12      	subs	r2, r2, r0
 8008f4e:	4297      	cmp	r7, r2
    temp_sum[idx] = U();
 8008f50:	f84c 3f04 	str.w	r3, [ip, #4]!
  for (size_t idx = 0; idx < num_outputs; ++idx) {
 8008f54:	d8f5      	bhi.n	8008f42 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x1106>
 8008f56:	f7ff bb8b 	b.w	8008670 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x834>
 8008f5a:	9a07      	ldr	r2, [sp, #28]
 8008f5c:	1e41      	subs	r1, r0, #1
 8008f5e:	1f10      	subs	r0, r2, #4
 8008f60:	4684      	mov	ip, r0
 8008f62:	460a      	mov	r2, r1
 8008f64:	9808      	ldr	r0, [sp, #32]
    output_data[idx] = T();
 8008f66:	f801 3f01 	strb.w	r3, [r1, #1]!
  for (size_t idx = 0; idx < num_outputs; ++idx) {
 8008f6a:	3202      	adds	r2, #2
 8008f6c:	1a12      	subs	r2, r2, r0
 8008f6e:	4297      	cmp	r7, r2
    temp_sum[idx] = U();
 8008f70:	f84c 3f04 	str.w	r3, [ip, #4]!
  for (size_t idx = 0; idx < num_outputs; ++idx) {
 8008f74:	d8f5      	bhi.n	8008f62 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x1126>
 8008f76:	e46a      	b.n	800884e <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xa12>
  int num_resolved_axis = 0;
 8008f78:	2500      	movs	r5, #0
 8008f7a:	e495      	b.n	80088a8 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xa6c>
  size_t num_elements_in_axis = 1;
 8008f7c:	2301      	movs	r3, #1
 8008f7e:	e783      	b.n	8008e88 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x104c>
 8008f80:	2301      	movs	r3, #1
 8008f82:	e750      	b.n	8008e26 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xfea>
  int num_resolved_axis = 0;
 8008f84:	2500      	movs	r5, #0
 8008f86:	f7ff bba0 	b.w	80086ca <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x88e>
 8008f8a:	ab1a      	add	r3, sp, #104	; 0x68
 8008f8c:	9306      	str	r3, [sp, #24]
 8008f8e:	00b4      	lsls	r4, r6, #2
 8008f90:	f7ff b997 	b.w	80082c2 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x486>
 8008f94:	ab1a      	add	r3, sp, #104	; 0x68
 8008f96:	9306      	str	r3, [sp, #24]
 8008f98:	00b4      	lsls	r4, r6, #2
 8008f9a:	f7ff b88b 	b.w	80080b4 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x278>
 8008f9e:	ab1a      	add	r3, sp, #104	; 0x68
 8008fa0:	9306      	str	r3, [sp, #24]
 8008fa2:	00b4      	lsls	r4, r6, #2
 8008fa4:	e48b      	b.n	80088be <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0xa82>
 8008fa6:	ab1a      	add	r3, sp, #104	; 0x68
 8008fa8:	9306      	str	r3, [sp, #24]
 8008faa:	ea4f 0a87 	mov.w	sl, r7, lsl #2
 8008fae:	f7ff ba53 	b.w	8008458 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x61c>
 8008fb2:	ab1a      	add	r3, sp, #104	; 0x68
 8008fb4:	9306      	str	r3, [sp, #24]
 8008fb6:	00b4      	lsls	r4, r6, #2
 8008fb8:	f7ff bb92 	b.w	80086e0 <_ZN6tflite3ops5micro6reduce8EvalMeanEP13TfLiteContextP10TfLiteNode+0x8a4>
 8008fbc:	08016f14 	.word	0x08016f14
 8008fc0:	08016514 	.word	0x08016514
 8008fc4:	08015528 	.word	0x08015528
 8008fc8:	08016c4c 	.word	0x08016c4c

08008fcc <_ZN6tflite3ops5micro7reshape4EvalEP13TfLiteContextP10TfLiteNode>:
  TF_LITE_ENSURE_EQ(context, NumOutputs(node), 1);
  TF_LITE_ENSURE_EQ(context, ReshapeOutput(context, node), kTfLiteOk);
  return kTfLiteOk;
}

TfLiteStatus Eval(TfLiteContext* context, TfLiteNode* node) {
 8008fcc:	b570      	push	{r4, r5, r6, lr}
 8008fce:	b082      	sub	sp, #8
  TFLITE_DCHECK(context != nullptr);
 8008fd0:	2800      	cmp	r0, #0
 8008fd2:	d035      	beq.n	8009040 <_ZN6tflite3ops5micro7reshape4EvalEP13TfLiteContextP10TfLiteNode+0x74>
  TFLITE_DCHECK(node != nullptr);
 8008fd4:	460e      	mov	r6, r1
 8008fd6:	2900      	cmp	r1, #0
 8008fd8:	d032      	beq.n	8009040 <_ZN6tflite3ops5micro7reshape4EvalEP13TfLiteContextP10TfLiteNode+0x74>
  return context->GetEvalTensor(context, node->inputs->data[index]);
 8008fda:	680a      	ldr	r2, [r1, #0]
 8008fdc:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8008fde:	6851      	ldr	r1, [r2, #4]
 8008fe0:	4605      	mov	r5, r0
 8008fe2:	4798      	blx	r3
  return context->GetEvalTensor(context, node->outputs->data[index]);
 8008fe4:	6873      	ldr	r3, [r6, #4]
  return context->GetEvalTensor(context, node->inputs->data[index]);
 8008fe6:	4604      	mov	r4, r0
  return context->GetEvalTensor(context, node->outputs->data[index]);
 8008fe8:	6859      	ldr	r1, [r3, #4]
 8008fea:	6d6b      	ldr	r3, [r5, #84]	; 0x54
 8008fec:	4628      	mov	r0, r5
 8008fee:	4798      	blx	r3
      tflite::micro::GetEvalOutput(context, node, kOutputTensor);

  // TODO(b/162522304): storing input bytes in OpData increases some models
  // significantly, possibly due to alignment issues.
  size_t input_bytes;
  TF_LITE_ENSURE_STATUS(TfLiteTypeSizeOf(input->type, &input_bytes));
 8008ff0:	a901      	add	r1, sp, #4
 8008ff2:	4605      	mov	r5, r0
 8008ff4:	7a20      	ldrb	r0, [r4, #8]
 8008ff6:	f7fb fb01 	bl	80045fc <_ZN6tflite16TfLiteTypeSizeOfE10TfLiteTypePj>
 8008ffa:	4606      	mov	r6, r0
 8008ffc:	b110      	cbz	r0, 8009004 <_ZN6tflite3ops5micro7reshape4EvalEP13TfLiteContextP10TfLiteNode+0x38>
    for (size_t i = 0; i < input_bytes; ++i) {
      output->data.raw[i] = input->data.raw[i];
    }
  }
  return kTfLiteOk;
}
 8008ffe:	4630      	mov	r0, r6
 8009000:	b002      	add	sp, #8
 8009002:	bd70      	pop	{r4, r5, r6, pc}
  input_bytes *= ElementCount(*input->dims);
 8009004:	6860      	ldr	r0, [r4, #4]
 8009006:	f7fd fc0b 	bl	8006820 <_ZN6tflite12ElementCountERK14TfLiteIntArray>
 800900a:	9b01      	ldr	r3, [sp, #4]
  if (input->data.raw != output->data.raw) {
 800900c:	6822      	ldr	r2, [r4, #0]
  input_bytes *= ElementCount(*input->dims);
 800900e:	fb03 f000 	mul.w	r0, r3, r0
  if (input->data.raw != output->data.raw) {
 8009012:	682b      	ldr	r3, [r5, #0]
  input_bytes *= ElementCount(*input->dims);
 8009014:	9001      	str	r0, [sp, #4]
  if (input->data.raw != output->data.raw) {
 8009016:	429a      	cmp	r2, r3
 8009018:	d0f1      	beq.n	8008ffe <_ZN6tflite3ops5micro7reshape4EvalEP13TfLiteContextP10TfLiteNode+0x32>
    for (size_t i = 0; i < input_bytes; ++i) {
 800901a:	2800      	cmp	r0, #0
 800901c:	d0ef      	beq.n	8008ffe <_ZN6tflite3ops5micro7reshape4EvalEP13TfLiteContextP10TfLiteNode+0x32>
      output->data.raw[i] = input->data.raw[i];
 800901e:	7812      	ldrb	r2, [r2, #0]
 8009020:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < input_bytes; ++i) {
 8009022:	9b01      	ldr	r3, [sp, #4]
 8009024:	2b01      	cmp	r3, #1
 8009026:	d9ea      	bls.n	8008ffe <_ZN6tflite3ops5micro7reshape4EvalEP13TfLiteContextP10TfLiteNode+0x32>
 8009028:	2301      	movs	r3, #1
      output->data.raw[i] = input->data.raw[i];
 800902a:	6821      	ldr	r1, [r4, #0]
 800902c:	682a      	ldr	r2, [r5, #0]
 800902e:	5cc9      	ldrb	r1, [r1, r3]
 8009030:	54d1      	strb	r1, [r2, r3]
    for (size_t i = 0; i < input_bytes; ++i) {
 8009032:	9a01      	ldr	r2, [sp, #4]
 8009034:	3301      	adds	r3, #1
 8009036:	429a      	cmp	r2, r3
 8009038:	d8f7      	bhi.n	800902a <_ZN6tflite3ops5micro7reshape4EvalEP13TfLiteContextP10TfLiteNode+0x5e>
}
 800903a:	4630      	mov	r0, r6
 800903c:	b002      	add	sp, #8
 800903e:	bd70      	pop	{r4, r5, r6, pc}
  TFLITE_DCHECK(context != nullptr);
 8009040:	f008 f828 	bl	8011094 <abort>

08009044 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode>:
TfLiteStatus ReshapeOutput(TfLiteContext* context, TfLiteNode* node) {
 8009044:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  const TfLiteTensor* input = GetInput(context, node, kInputTensor);
 8009048:	2200      	movs	r2, #0
TfLiteStatus ReshapeOutput(TfLiteContext* context, TfLiteNode* node) {
 800904a:	b084      	sub	sp, #16
 800904c:	4605      	mov	r5, r0
 800904e:	460f      	mov	r7, r1
  const TfLiteTensor* input = GetInput(context, node, kInputTensor);
 8009050:	f7fa ff8a 	bl	8003f68 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, input != nullptr);
 8009054:	2800      	cmp	r0, #0
 8009056:	d05b      	beq.n	8009110 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0xcc>
  TfLiteTensor* output = GetOutput(context, node, kOutputTensor);
 8009058:	4606      	mov	r6, r0
 800905a:	2200      	movs	r2, #0
 800905c:	4639      	mov	r1, r7
 800905e:	4628      	mov	r0, r5
 8009060:	f7fa ff9e 	bl	8003fa0 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>
  TF_LITE_ENSURE(context, output != nullptr);
 8009064:	4680      	mov	r8, r0
 8009066:	2800      	cmp	r0, #0
 8009068:	f000 8093 	beq.w	8009192 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x14e>
  return NumElements(t->dims);
 800906c:	68b0      	ldr	r0, [r6, #8]
  for (int i = 0; i < dims->size; ++i) {
 800906e:	6804      	ldr	r4, [r0, #0]
 8009070:	2c00      	cmp	r4, #0
 8009072:	f340 809a 	ble.w	80091aa <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x166>
  int64_t count = 1;
 8009076:	2201      	movs	r2, #1
  for (int i = 0; i < dims->size; ++i) {
 8009078:	2100      	movs	r1, #0
    count *= dims->data[i];
 800907a:	f850 3f04 	ldr.w	r3, [r0, #4]!
  for (int i = 0; i < dims->size; ++i) {
 800907e:	3101      	adds	r1, #1
 8009080:	42a1      	cmp	r1, r4
    count *= dims->data[i];
 8009082:	fba2 2303 	umull	r2, r3, r2, r3
  for (int i = 0; i < dims->size; ++i) {
 8009086:	d1f8      	bne.n	800907a <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x36>
  int num_input_elements = NumElements(input);
 8009088:	4614      	mov	r4, r2
inline int NumInputs(const TfLiteNode* node) { return node->inputs->size; }
 800908a:	683b      	ldr	r3, [r7, #0]
  TfLiteIntArray* output_shape = output->dims;
 800908c:	f8d8 e008 	ldr.w	lr, [r8, #8]
      output_shape->size == 1 && output_shape->data[0] == 0) {
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	f8de 0000 	ldr.w	r0, [lr]
 8009096:	2b01      	cmp	r3, #1
 8009098:	d046      	beq.n	8009128 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0xe4>
  for (int i = 0; i < output_shape->size; ++i) {
 800909a:	2800      	cmp	r0, #0
 800909c:	dd4c      	ble.n	8009138 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0xf4>
 800909e:	4671      	mov	r1, lr
  for (int i = 0; i < dims->size; ++i) {
 80090a0:	2300      	movs	r3, #0
 80090a2:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80090a6:	2701      	movs	r7, #1
 80090a8:	e004      	b.n	80090b4 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x70>
 80090aa:	3301      	adds	r3, #1
 80090ac:	4283      	cmp	r3, r0
      num_output_elements *= value;
 80090ae:	fb02 f707 	mul.w	r7, r2, r7
  for (int i = 0; i < output_shape->size; ++i) {
 80090b2:	da0b      	bge.n	80090cc <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x88>
    int value = output_shape->data[i];
 80090b4:	f851 2f04 	ldr.w	r2, [r1, #4]!
    if (value == -1) {
 80090b8:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 80090bc:	d1f5      	bne.n	80090aa <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x66>
      TF_LITE_ENSURE_EQ(context, stretch_dim, -1);
 80090be:	f1bc 3fff 	cmp.w	ip, #4294967295	; 0xffffffff
 80090c2:	d156      	bne.n	8009172 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x12e>
 80090c4:	469c      	mov	ip, r3
  for (int i = 0; i < output_shape->size; ++i) {
 80090c6:	3301      	adds	r3, #1
 80090c8:	4283      	cmp	r3, r0
 80090ca:	dbf3      	blt.n	80090b4 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x70>
  if (stretch_dim != -1) {
 80090cc:	f1bc 3fff 	cmp.w	ip, #4294967295	; 0xffffffff
 80090d0:	d007      	beq.n	80090e2 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x9e>
    output_shape->data[stretch_dim] = num_input_elements / num_output_elements;
 80090d2:	fb94 f3f7 	sdiv	r3, r4, r7
 80090d6:	eb0e 0e8c 	add.w	lr, lr, ip, lsl #2
    num_output_elements *= output_shape->data[stretch_dim];
 80090da:	fb03 f707 	mul.w	r7, r3, r7
    output_shape->data[stretch_dim] = num_input_elements / num_output_elements;
 80090de:	f8ce 3004 	str.w	r3, [lr, #4]
  TF_LITE_ENSURE_TYPES_EQ(context, input->type, output->type);
 80090e2:	7830      	ldrb	r0, [r6, #0]
 80090e4:	f898 3000 	ldrb.w	r3, [r8]
 80090e8:	4283      	cmp	r3, r0
 80090ea:	d12b      	bne.n	8009144 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x100>
  TF_LITE_ENSURE_EQ(context, num_input_elements, num_output_elements);
 80090ec:	42a7      	cmp	r7, r4
 80090ee:	d025      	beq.n	800913c <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0xf8>
 80090f0:	e9cd 4702 	strd	r4, r7, [sp, #8]
 80090f4:	4a2e      	ldr	r2, [pc, #184]	; (80091b0 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x16c>)
 80090f6:	4b2f      	ldr	r3, [pc, #188]	; (80091b4 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x170>)
 80090f8:	696c      	ldr	r4, [r5, #20]
 80090fa:	492f      	ldr	r1, [pc, #188]	; (80091b8 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x174>)
 80090fc:	e9cd 3200 	strd	r3, r2, [sp]
 8009100:	4628      	mov	r0, r5
 8009102:	4a2e      	ldr	r2, [pc, #184]	; (80091bc <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x178>)
 8009104:	2346      	movs	r3, #70	; 0x46
 8009106:	47a0      	blx	r4
 8009108:	2001      	movs	r0, #1
}
 800910a:	b004      	add	sp, #16
 800910c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  TF_LITE_ENSURE(context, input != nullptr);
 8009110:	4b2b      	ldr	r3, [pc, #172]	; (80091c0 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x17c>)
 8009112:	696c      	ldr	r4, [r5, #20]
 8009114:	4a29      	ldr	r2, [pc, #164]	; (80091bc <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x178>)
 8009116:	9300      	str	r3, [sp, #0]
 8009118:	4628      	mov	r0, r5
 800911a:	492a      	ldr	r1, [pc, #168]	; (80091c4 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x180>)
 800911c:	2323      	movs	r3, #35	; 0x23
 800911e:	47a0      	blx	r4
 8009120:	2001      	movs	r0, #1
}
 8009122:	b004      	add	sp, #16
 8009124:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (NumInputs(node) == 1 &&  // Legacy scalar supported with params.
 8009128:	2801      	cmp	r0, #1
 800912a:	d1b6      	bne.n	800909a <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x56>
      output_shape->size == 1 && output_shape->data[0] == 0) {
 800912c:	f8de 3004 	ldr.w	r3, [lr, #4]
 8009130:	2b00      	cmp	r3, #0
 8009132:	d1b4      	bne.n	800909e <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x5a>
    output_shape->size = 0;
 8009134:	f8ce 3000 	str.w	r3, [lr]
  int num_output_elements = 1;
 8009138:	2701      	movs	r7, #1
 800913a:	e7d2      	b.n	80090e2 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x9e>
  return kTfLiteOk;
 800913c:	2000      	movs	r0, #0
}
 800913e:	b004      	add	sp, #16
 8009140:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  TF_LITE_ENSURE_TYPES_EQ(context, input->type, output->type);
 8009144:	696e      	ldr	r6, [r5, #20]
 8009146:	f7fa fb21 	bl	800378c <TfLiteTypeGetName>
 800914a:	4604      	mov	r4, r0
 800914c:	f898 0000 	ldrb.w	r0, [r8]
 8009150:	f7fa fb1c 	bl	800378c <TfLiteTypeGetName>
 8009154:	491c      	ldr	r1, [pc, #112]	; (80091c8 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x184>)
 8009156:	4b1d      	ldr	r3, [pc, #116]	; (80091cc <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x188>)
 8009158:	4a18      	ldr	r2, [pc, #96]	; (80091bc <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x178>)
 800915a:	e9cd 3100 	strd	r3, r1, [sp]
 800915e:	e9cd 4002 	strd	r4, r0, [sp, #8]
 8009162:	491b      	ldr	r1, [pc, #108]	; (80091d0 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x18c>)
 8009164:	4628      	mov	r0, r5
 8009166:	2345      	movs	r3, #69	; 0x45
 8009168:	47b0      	blx	r6
 800916a:	2001      	movs	r0, #1
}
 800916c:	b004      	add	sp, #16
 800916e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      TF_LITE_ENSURE_EQ(context, stretch_dim, -1);
 8009172:	e9cd c202 	strd	ip, r2, [sp, #8]
 8009176:	4917      	ldr	r1, [pc, #92]	; (80091d4 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x190>)
 8009178:	4b17      	ldr	r3, [pc, #92]	; (80091d8 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x194>)
 800917a:	696c      	ldr	r4, [r5, #20]
 800917c:	4a0f      	ldr	r2, [pc, #60]	; (80091bc <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x178>)
 800917e:	e9cd 3100 	strd	r3, r1, [sp]
 8009182:	4628      	mov	r0, r5
 8009184:	490c      	ldr	r1, [pc, #48]	; (80091b8 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x174>)
 8009186:	233a      	movs	r3, #58	; 0x3a
 8009188:	47a0      	blx	r4
 800918a:	2001      	movs	r0, #1
}
 800918c:	b004      	add	sp, #16
 800918e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  TF_LITE_ENSURE(context, output != nullptr);
 8009192:	4b12      	ldr	r3, [pc, #72]	; (80091dc <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x198>)
 8009194:	696c      	ldr	r4, [r5, #20]
 8009196:	4a09      	ldr	r2, [pc, #36]	; (80091bc <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x178>)
 8009198:	9300      	str	r3, [sp, #0]
 800919a:	4628      	mov	r0, r5
 800919c:	4909      	ldr	r1, [pc, #36]	; (80091c4 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x180>)
 800919e:	2325      	movs	r3, #37	; 0x25
 80091a0:	47a0      	blx	r4
 80091a2:	2001      	movs	r0, #1
}
 80091a4:	b004      	add	sp, #16
 80091a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80091aa:	2401      	movs	r4, #1
 80091ac:	e76d      	b.n	800908a <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode+0x46>
 80091ae:	bf00      	nop
 80091b0:	08017244 	.word	0x08017244
 80091b4:	08017258 	.word	0x08017258
 80091b8:	08015588 	.word	0x08015588
 80091bc:	080171d8 	.word	0x080171d8
 80091c0:	0801720c 	.word	0x0801720c
 80091c4:	08015528 	.word	0x08015528
 80091c8:	08016564 	.word	0x08016564
 80091cc:	08016574 	.word	0x08016574
 80091d0:	08016548 	.word	0x08016548
 80091d4:	08017234 	.word	0x08017234
 80091d8:	08017238 	.word	0x08017238
 80091dc:	08017220 	.word	0x08017220

080091e0 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode>:
inline int NumInputs(const TfLiteNode* node) { return node->inputs->size; }
 80091e0:	680b      	ldr	r3, [r1, #0]
TfLiteStatus Prepare(TfLiteContext* context, TfLiteNode* node) {
 80091e2:	b570      	push	{r4, r5, r6, lr}
  TF_LITE_ENSURE(context, NumInputs(node) == 1 || NumInputs(node) == 2);
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	3b01      	subs	r3, #1
 80091e8:	2b01      	cmp	r3, #1
TfLiteStatus Prepare(TfLiteContext* context, TfLiteNode* node) {
 80091ea:	b084      	sub	sp, #16
 80091ec:	4605      	mov	r5, r0
  TF_LITE_ENSURE(context, NumInputs(node) == 1 || NumInputs(node) == 2);
 80091ee:	d909      	bls.n	8009204 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x24>
 80091f0:	4b1a      	ldr	r3, [pc, #104]	; (800925c <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x7c>)
 80091f2:	6944      	ldr	r4, [r0, #20]
 80091f4:	4a1a      	ldr	r2, [pc, #104]	; (8009260 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x80>)
 80091f6:	9300      	str	r3, [sp, #0]
 80091f8:	491a      	ldr	r1, [pc, #104]	; (8009264 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x84>)
 80091fa:	234b      	movs	r3, #75	; 0x4b
 80091fc:	47a0      	blx	r4
 80091fe:	2001      	movs	r0, #1
}
 8009200:	b004      	add	sp, #16
 8009202:	bd70      	pop	{r4, r5, r6, pc}
inline int NumOutputs(const TfLiteNode* node) { return node->outputs->size; }
 8009204:	684b      	ldr	r3, [r1, #4]
 8009206:	681e      	ldr	r6, [r3, #0]
  TF_LITE_ENSURE_EQ(context, NumOutputs(node), 1);
 8009208:	2e01      	cmp	r6, #1
 800920a:	460c      	mov	r4, r1
 800920c:	d00e      	beq.n	800922c <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x4c>
 800920e:	4b16      	ldr	r3, [pc, #88]	; (8009268 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x88>)
 8009210:	6945      	ldr	r5, [r0, #20]
 8009212:	9301      	str	r3, [sp, #4]
 8009214:	2401      	movs	r4, #1
 8009216:	4b15      	ldr	r3, [pc, #84]	; (800926c <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x8c>)
 8009218:	9300      	str	r3, [sp, #0]
 800921a:	e9cd 6402 	strd	r6, r4, [sp, #8]
 800921e:	4a10      	ldr	r2, [pc, #64]	; (8009260 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x80>)
 8009220:	4913      	ldr	r1, [pc, #76]	; (8009270 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x90>)
 8009222:	234c      	movs	r3, #76	; 0x4c
 8009224:	47a8      	blx	r5
 8009226:	4620      	mov	r0, r4
}
 8009228:	b004      	add	sp, #16
 800922a:	bd70      	pop	{r4, r5, r6, pc}
  TF_LITE_ENSURE_EQ(context, ReshapeOutput(context, node), kTfLiteOk);
 800922c:	f7ff ff0a 	bl	8009044 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode>
 8009230:	2800      	cmp	r0, #0
 8009232:	d0e5      	beq.n	8009200 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x20>
 8009234:	4621      	mov	r1, r4
 8009236:	4628      	mov	r0, r5
 8009238:	696c      	ldr	r4, [r5, #20]
 800923a:	f7ff ff03 	bl	8009044 <_ZN6tflite3ops5micro7reshape13ReshapeOutputEP13TfLiteContextP10TfLiteNode>
 800923e:	2300      	movs	r3, #0
 8009240:	9303      	str	r3, [sp, #12]
 8009242:	4b0c      	ldr	r3, [pc, #48]	; (8009274 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x94>)
 8009244:	4a06      	ldr	r2, [pc, #24]	; (8009260 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x80>)
 8009246:	490a      	ldr	r1, [pc, #40]	; (8009270 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x90>)
 8009248:	e9cd 3001 	strd	r3, r0, [sp, #4]
 800924c:	4b0a      	ldr	r3, [pc, #40]	; (8009278 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x98>)
 800924e:	9300      	str	r3, [sp, #0]
 8009250:	4628      	mov	r0, r5
 8009252:	234d      	movs	r3, #77	; 0x4d
 8009254:	47a0      	blx	r4
 8009256:	4630      	mov	r0, r6
 8009258:	e7d2      	b.n	8009200 <_ZN6tflite3ops5micro7reshape7PrepareEP13TfLiteContextP10TfLiteNode+0x20>
 800925a:	bf00      	nop
 800925c:	0801726c 	.word	0x0801726c
 8009260:	080171d8 	.word	0x080171d8
 8009264:	08015528 	.word	0x08015528
 8009268:	08017600 	.word	0x08017600
 800926c:	0801729c 	.word	0x0801729c
 8009270:	08015588 	.word	0x08015588
 8009274:	080172b0 	.word	0x080172b0
 8009278:	080172bc 	.word	0x080172bc

0800927c <_ZN6tflite3ops5micro16Register_RESHAPEEv>:

}  // namespace reshape

TfLiteRegistration Register_RESHAPE() {
 800927c:	b510      	push	{r4, lr}
          /*prepare=*/reshape::Prepare,
          /*invoke=*/reshape::Eval,
          /*profiling_string=*/nullptr,
          /*builtin_code=*/0,
          /*custom_name=*/nullptr,
          /*version=*/0};
 800927e:	4c06      	ldr	r4, [pc, #24]	; (8009298 <_ZN6tflite3ops5micro16Register_RESHAPEEv+0x1c>)
TfLiteRegistration Register_RESHAPE() {
 8009280:	4686      	mov	lr, r0
          /*version=*/0};
 8009282:	4684      	mov	ip, r0
 8009284:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8009286:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800928a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800928e:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
}
 8009292:	4670      	mov	r0, lr
 8009294:	bd10      	pop	{r4, pc}
 8009296:	bf00      	nop
 8009298:	08013f20 	.word	0x08013f20

0800929c <_ZN8gemmlowp22exp_on_negative_valuesIlLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE>:
FixedPoint<tRawType, 0> exp_on_negative_values(
 800929c:	b570      	push	{r4, r5, r6, lr}
  return a - b;
 800929e:	f040 457f 	orr.w	r5, r0, #4278190080	; 0xff000000
FixedPoint<tRawType, 0> exp_on_negative_values(
 80092a2:	4604      	mov	r4, r0
  ResultF result = exp_on_interval_between_negative_one_quarter_and_0_excl(
 80092a4:	0168      	lsls	r0, r5, #5
 80092a6:	f7fd fd17 	bl	8006cd8 <_ZN8gemmlowp55exp_on_interval_between_negative_one_quarter_and_0_exclIlEENS_10FixedPointIT_Li0EEES3_>
  std::int64_t ab_64 = a_64 * b_64;
 80092aa:	4b84      	ldr	r3, [pc, #528]	; (80094bc <_ZN8gemmlowp22exp_on_negative_valuesIlLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE+0x220>)
 80092ac:	fb80 3203 	smull	r3, r2, r0, r3
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 80092b0:	2a00      	cmp	r2, #0
  return a - b;
 80092b2:	eba5 0104 	sub.w	r1, r5, r4
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 80092b6:	4d82      	ldr	r5, [pc, #520]	; (80094c0 <_ZN8gemmlowp22exp_on_negative_valuesIlLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE+0x224>)
 80092b8:	bfa6      	itte	ge
 80092ba:	f04f 4580 	movge.w	r5, #1073741824	; 0x40000000
 80092be:	f04f 0e00 	movge.w	lr, #0
 80092c2:	f04f 3eff 	movlt.w	lr, #4294967295	; 0xffffffff
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 80092c6:	195b      	adds	r3, r3, r5
 80092c8:	eb42 020e 	adc.w	r2, r2, lr
 80092cc:	2a00      	cmp	r2, #0
  return a ? BitNot(zero) : zero;
 80092ce:	f3c1 6c00 	ubfx	ip, r1, #24, #1
 80092d2:	f341 6600 	sbfx	r6, r1, #24, #1
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 80092d6:	da04      	bge.n	80092e2 <_ZN8gemmlowp22exp_on_negative_valuesIlLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE+0x46>
 80092d8:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 80092dc:	195b      	adds	r3, r3, r5
 80092de:	f142 0200 	adc.w	r2, r2, #0
 80092e2:	0fdb      	lsrs	r3, r3, #31
 80092e4:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
  return a & b;
 80092e8:	401e      	ands	r6, r3
 80092ea:	f10c 33ff 	add.w	r3, ip, #4294967295	; 0xffffffff
 80092ee:	4018      	ands	r0, r3
  std::int64_t ab_64 = a_64 * b_64;
 80092f0:	4b74      	ldr	r3, [pc, #464]	; (80094c4 <_ZN8gemmlowp22exp_on_negative_valuesIlLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE+0x228>)
  return a ^ b;
 80092f2:	4070      	eors	r0, r6
  std::int64_t ab_64 = a_64 * b_64;
 80092f4:	fb80 3203 	smull	r3, r2, r0, r3
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 80092f8:	4e71      	ldr	r6, [pc, #452]	; (80094c0 <_ZN8gemmlowp22exp_on_negative_valuesIlLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE+0x224>)
 80092fa:	2a00      	cmp	r2, #0
 80092fc:	bfb3      	iteet	lt
 80092fe:	46b6      	movlt	lr, r6
 8009300:	f04f 4e80 	movge.w	lr, #1073741824	; 0x40000000
 8009304:	2600      	movge	r6, #0
 8009306:	f04f 36ff 	movlt.w	r6, #4294967295	; 0xffffffff
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 800930a:	eb13 030e 	adds.w	r3, r3, lr
 800930e:	eb42 0206 	adc.w	r2, r2, r6
 8009312:	2a00      	cmp	r2, #0
  return a ? BitNot(zero) : zero;
 8009314:	f3c1 6c40 	ubfx	ip, r1, #25, #1
 8009318:	f341 6540 	sbfx	r5, r1, #25, #1
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 800931c:	da04      	bge.n	8009328 <_ZN8gemmlowp22exp_on_negative_valuesIlLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE+0x8c>
 800931e:	f06f 4600 	mvn.w	r6, #2147483648	; 0x80000000
 8009322:	199b      	adds	r3, r3, r6
 8009324:	f142 0200 	adc.w	r2, r2, #0
 8009328:	0fdb      	lsrs	r3, r3, #31
 800932a:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
  return a & b;
 800932e:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 8009332:	ea0c 0c00 	and.w	ip, ip, r0
 8009336:	402b      	ands	r3, r5
  std::int64_t ab_64 = a_64 * b_64;
 8009338:	4a63      	ldr	r2, [pc, #396]	; (80094c8 <_ZN8gemmlowp22exp_on_negative_valuesIlLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE+0x22c>)
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 800933a:	4d61      	ldr	r5, [pc, #388]	; (80094c0 <_ZN8gemmlowp22exp_on_negative_valuesIlLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE+0x224>)
  return a ^ b;
 800933c:	ea83 030c 	eor.w	r3, r3, ip
  std::int64_t ab_64 = a_64 * b_64;
 8009340:	fb83 2002 	smull	r2, r0, r3, r2
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 8009344:	2800      	cmp	r0, #0
 8009346:	bfa6      	itte	ge
 8009348:	f04f 4580 	movge.w	r5, #1073741824	; 0x40000000
 800934c:	f04f 0e00 	movge.w	lr, #0
 8009350:	f04f 3eff 	movlt.w	lr, #4294967295	; 0xffffffff
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 8009354:	1952      	adds	r2, r2, r5
 8009356:	eb40 000e 	adc.w	r0, r0, lr
 800935a:	2800      	cmp	r0, #0
  return a ? BitNot(zero) : zero;
 800935c:	f3c1 6c80 	ubfx	ip, r1, #26, #1
 8009360:	f341 6680 	sbfx	r6, r1, #26, #1
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 8009364:	da04      	bge.n	8009370 <_ZN8gemmlowp22exp_on_negative_valuesIlLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE+0xd4>
 8009366:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 800936a:	1952      	adds	r2, r2, r5
 800936c:	f140 0000 	adc.w	r0, r0, #0
 8009370:	0fd2      	lsrs	r2, r2, #31
 8009372:	ea42 0240 	orr.w	r2, r2, r0, lsl #1
  return a & b;
 8009376:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 800937a:	4032      	ands	r2, r6
 800937c:	ea0c 0c03 	and.w	ip, ip, r3
  return a ^ b;
 8009380:	ea82 030c 	eor.w	r3, r2, ip
  std::int64_t ab_64 = a_64 * b_64;
 8009384:	4a51      	ldr	r2, [pc, #324]	; (80094cc <_ZN8gemmlowp22exp_on_negative_valuesIlLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE+0x230>)
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 8009386:	4d4e      	ldr	r5, [pc, #312]	; (80094c0 <_ZN8gemmlowp22exp_on_negative_valuesIlLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE+0x224>)
  std::int64_t ab_64 = a_64 * b_64;
 8009388:	fb83 2002 	smull	r2, r0, r3, r2
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 800938c:	2800      	cmp	r0, #0
 800938e:	bfa6      	itte	ge
 8009390:	f04f 4580 	movge.w	r5, #1073741824	; 0x40000000
 8009394:	f04f 0e00 	movge.w	lr, #0
 8009398:	f04f 3eff 	movlt.w	lr, #4294967295	; 0xffffffff
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 800939c:	1952      	adds	r2, r2, r5
 800939e:	eb40 000e 	adc.w	r0, r0, lr
 80093a2:	2800      	cmp	r0, #0
  return a ? BitNot(zero) : zero;
 80093a4:	f3c1 6cc0 	ubfx	ip, r1, #27, #1
 80093a8:	f341 66c0 	sbfx	r6, r1, #27, #1
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 80093ac:	da04      	bge.n	80093b8 <_ZN8gemmlowp22exp_on_negative_valuesIlLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE+0x11c>
 80093ae:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 80093b2:	1952      	adds	r2, r2, r5
 80093b4:	f140 0000 	adc.w	r0, r0, #0
 80093b8:	0fd2      	lsrs	r2, r2, #31
 80093ba:	ea42 0240 	orr.w	r2, r2, r0, lsl #1
  return a & b;
 80093be:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 80093c2:	4032      	ands	r2, r6
 80093c4:	ea0c 0c03 	and.w	ip, ip, r3
  return a ^ b;
 80093c8:	ea82 030c 	eor.w	r3, r2, ip
  std::int64_t ab_64 = a_64 * b_64;
 80093cc:	4a40      	ldr	r2, [pc, #256]	; (80094d0 <_ZN8gemmlowp22exp_on_negative_valuesIlLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE+0x234>)
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 80093ce:	4d3c      	ldr	r5, [pc, #240]	; (80094c0 <_ZN8gemmlowp22exp_on_negative_valuesIlLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE+0x224>)
  std::int64_t ab_64 = a_64 * b_64;
 80093d0:	fb83 2002 	smull	r2, r0, r3, r2
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 80093d4:	2800      	cmp	r0, #0
 80093d6:	bfa6      	itte	ge
 80093d8:	f04f 4580 	movge.w	r5, #1073741824	; 0x40000000
 80093dc:	f04f 0e00 	movge.w	lr, #0
 80093e0:	f04f 3eff 	movlt.w	lr, #4294967295	; 0xffffffff
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 80093e4:	1952      	adds	r2, r2, r5
 80093e6:	eb40 000e 	adc.w	r0, r0, lr
 80093ea:	2800      	cmp	r0, #0
  return a ? BitNot(zero) : zero;
 80093ec:	f3c1 7c00 	ubfx	ip, r1, #28, #1
 80093f0:	f341 7600 	sbfx	r6, r1, #28, #1
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 80093f4:	da04      	bge.n	8009400 <_ZN8gemmlowp22exp_on_negative_valuesIlLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE+0x164>
 80093f6:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 80093fa:	1952      	adds	r2, r2, r5
 80093fc:	f140 0000 	adc.w	r0, r0, #0
 8009400:	0fd2      	lsrs	r2, r2, #31
 8009402:	ea42 0240 	orr.w	r2, r2, r0, lsl #1
  return a & b;
 8009406:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 800940a:	4032      	ands	r2, r6
 800940c:	ea0c 0c03 	and.w	ip, ip, r3
  return a ^ b;
 8009410:	ea82 030c 	eor.w	r3, r2, ip
  std::int64_t ab_64 = a_64 * b_64;
 8009414:	4a2f      	ldr	r2, [pc, #188]	; (80094d4 <_ZN8gemmlowp22exp_on_negative_valuesIlLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE+0x238>)
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 8009416:	4d2a      	ldr	r5, [pc, #168]	; (80094c0 <_ZN8gemmlowp22exp_on_negative_valuesIlLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE+0x224>)
  std::int64_t ab_64 = a_64 * b_64;
 8009418:	fb83 2002 	smull	r2, r0, r3, r2
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 800941c:	2800      	cmp	r0, #0
 800941e:	bfa6      	itte	ge
 8009420:	f04f 4580 	movge.w	r5, #1073741824	; 0x40000000
 8009424:	f04f 0e00 	movge.w	lr, #0
 8009428:	f04f 3eff 	movlt.w	lr, #4294967295	; 0xffffffff
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 800942c:	1952      	adds	r2, r2, r5
 800942e:	eb40 000e 	adc.w	r0, r0, lr
 8009432:	2800      	cmp	r0, #0
  return a ? BitNot(zero) : zero;
 8009434:	f3c1 7c40 	ubfx	ip, r1, #29, #1
 8009438:	f341 7640 	sbfx	r6, r1, #29, #1
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 800943c:	da04      	bge.n	8009448 <_ZN8gemmlowp22exp_on_negative_valuesIlLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE+0x1ac>
 800943e:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 8009442:	1952      	adds	r2, r2, r5
 8009444:	f140 0000 	adc.w	r0, r0, #0
 8009448:	0fd2      	lsrs	r2, r2, #31
 800944a:	ea42 0240 	orr.w	r2, r2, r0, lsl #1
  return a & b;
 800944e:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 8009452:	4032      	ands	r2, r6
 8009454:	ea0c 0c03 	and.w	ip, ip, r3
  return a ^ b;
 8009458:	ea82 020c 	eor.w	r2, r2, ip
  std::int64_t ab_64 = a_64 * b_64;
 800945c:	23f2      	movs	r3, #242	; 0xf2
 800945e:	fb82 3003 	smull	r3, r0, r2, r3
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 8009462:	2800      	cmp	r0, #0
 8009464:	4d16      	ldr	r5, [pc, #88]	; (80094c0 <_ZN8gemmlowp22exp_on_negative_valuesIlLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE+0x224>)
 8009466:	bfa6      	itte	ge
 8009468:	f04f 4580 	movge.w	r5, #1073741824	; 0x40000000
 800946c:	2600      	movge	r6, #0
 800946e:	f04f 36ff 	movlt.w	r6, #4294967295	; 0xffffffff
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 8009472:	195b      	adds	r3, r3, r5
 8009474:	eb40 0006 	adc.w	r0, r0, r6
  return a ? BitNot(zero) : zero;
 8009478:	fab4 f484 	clz	r4, r4
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 800947c:	2800      	cmp	r0, #0
  return a ? BitNot(zero) : zero;
 800947e:	f3c1 7c80 	ubfx	ip, r1, #30, #1
 8009482:	ea4f 1454 	mov.w	r4, r4, lsr #5
 8009486:	f341 7180 	sbfx	r1, r1, #30, #1
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 800948a:	da04      	bge.n	8009496 <_ZN8gemmlowp22exp_on_negative_valuesIlLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE+0x1fa>
 800948c:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 8009490:	195b      	adds	r3, r3, r5
 8009492:	f140 0000 	adc.w	r0, r0, #0
 8009496:	0fdb      	lsrs	r3, r3, #31
 8009498:	ea43 0340 	orr.w	r3, r3, r0, lsl #1
  return a & b;
 800949c:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 80094a0:	ea0c 0c02 	and.w	ip, ip, r2
 80094a4:	400b      	ands	r3, r1
 80094a6:	1e62      	subs	r2, r4, #1
  return a ^ b;
 80094a8:	ea83 030c 	eor.w	r3, r3, ip
  return a ? BitNot(zero) : zero;
 80094ac:	4264      	negs	r4, r4
  return a & b;
 80094ae:	ea03 0002 	and.w	r0, r3, r2
 80094b2:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
  return a ^ b;
 80094b6:	4060      	eors	r0, r4
}
 80094b8:	bd70      	pop	{r4, r5, r6, pc}
 80094ba:	bf00      	nop
 80094bc:	63afbe7b 	.word	0x63afbe7b
 80094c0:	c0000001 	.word	0xc0000001
 80094c4:	4da2cbf2 	.word	0x4da2cbf2
 80094c8:	2f16ac6c 	.word	0x2f16ac6c
 80094cc:	1152aaa4 	.word	0x1152aaa4
 80094d0:	02582ab7 	.word	0x02582ab7
 80094d4:	000afe11 	.word	0x000afe11

080094d8 <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj>:
  }
  return kTfLiteOk;
}

void* Init(TfLiteContext* context, const char* buffer, size_t length) {
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
 80094d8:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80094da:	b10b      	cbz	r3, 80094e0 <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj+0x8>
  return context->AllocatePersistentBuffer(context, sizeof(OpData));
 80094dc:	2138      	movs	r1, #56	; 0x38
 80094de:	4718      	bx	r3
void* Init(TfLiteContext* context, const char* buffer, size_t length) {
 80094e0:	b510      	push	{r4, lr}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
 80094e2:	f007 fdd7 	bl	8011094 <abort>
 80094e6:	bf00      	nop

080094e8 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode>:
}

TfLiteStatus Prepare(TfLiteContext* context, TfLiteNode* node) {
 80094e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094ec:	ed2d 8b02 	vpush	{d8}
  TFLITE_DCHECK(node->user_data != nullptr);
 80094f0:	690e      	ldr	r6, [r1, #16]
TfLiteStatus Prepare(TfLiteContext* context, TfLiteNode* node) {
 80094f2:	b0b3      	sub	sp, #204	; 0xcc
  TFLITE_DCHECK(node->user_data != nullptr);
 80094f4:	2e00      	cmp	r6, #0
 80094f6:	f000 81ea 	beq.w	80098ce <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x3e6>
  TFLITE_DCHECK(node->builtin_data != nullptr);
 80094fa:	f8d1 a014 	ldr.w	sl, [r1, #20]
 80094fe:	460d      	mov	r5, r1
 8009500:	f1ba 0f00 	cmp.w	sl, #0
 8009504:	f000 81e3 	beq.w	80098ce <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x3e6>

  int32_t buf_size = 0;
  const auto params = static_cast<const TfLiteConvParams*>(node->builtin_data);
  OpData* data = static_cast<OpData*>(node->user_data);

  const TfLiteTensor* input = GetInput(context, node, kInputTensor);
 8009508:	2200      	movs	r2, #0
 800950a:	4604      	mov	r4, r0
 800950c:	f7fa fd2c 	bl	8003f68 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  const TfLiteTensor* filter = GetInput(context, node, kFilterTensor);
 8009510:	2201      	movs	r2, #1
 8009512:	4629      	mov	r1, r5
  const TfLiteTensor* input = GetInput(context, node, kInputTensor);
 8009514:	4607      	mov	r7, r0
  const TfLiteTensor* filter = GetInput(context, node, kFilterTensor);
 8009516:	4620      	mov	r0, r4
 8009518:	f7fa fd26 	bl	8003f68 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  const TfLiteTensor* output = GetOutput(context, node, kOutputTensor);
 800951c:	2200      	movs	r2, #0
  const TfLiteTensor* filter = GetInput(context, node, kFilterTensor);
 800951e:	900a      	str	r0, [sp, #40]	; 0x28
  const TfLiteTensor* output = GetOutput(context, node, kOutputTensor);
 8009520:	4629      	mov	r1, r5
 8009522:	4620      	mov	r0, r4
 8009524:	f7fa fd3c 	bl	8003fa0 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>
 8009528:	4683      	mov	fp, r0
  return tensor != nullptr ? reinterpret_cast<const T*>(tensor->data.raw)
                           : nullptr;
}

inline RuntimeShape GetTensorShape(const TfLiteTensor* tensor) {
  if (tensor == nullptr) {
 800952a:	2f00      	cmp	r7, #0
 800952c:	f000 80d1 	beq.w	80096d2 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1ea>
    return RuntimeShape();
  }

  TfLiteIntArray* dims = tensor->dims;
  const int dims_size = dims->size;
 8009530:	f8d7 8008 	ldr.w	r8, [r7, #8]
 8009534:	f858 2b04 	ldr.w	r2, [r8], #4
    size_ = dimensions_count;
 8009538:	921c      	str	r2, [sp, #112]	; 0x70
    if (dimensions_count > kMaxSmallSize) {
 800953a:	2a05      	cmp	r2, #5
 800953c:	f300 8091 	bgt.w	8009662 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x17a>
      dims_pointer_ = new int32_t[dimensions_count];
 8009540:	0092      	lsls	r2, r2, #2
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
 8009542:	a81d      	add	r0, sp, #116	; 0x74
    std::memcpy(dst_dims, dims_data, dimensions_count * sizeof(int32_t));
 8009544:	4641      	mov	r1, r8
 8009546:	f008 fe00 	bl	801214a <memcpy>
    TFLITE_DCHECK_LT(i, size_);
 800954a:	f8dd 9070 	ldr.w	r9, [sp, #112]	; 0x70
  if (tensor == nullptr) {
 800954e:	f1bb 0f00 	cmp.w	fp, #0
 8009552:	f000 809d 	beq.w	8009690 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1a8>
  const int dims_size = dims->size;
 8009556:	f8db 8008 	ldr.w	r8, [fp, #8]
 800955a:	f858 2b04 	ldr.w	r2, [r8], #4
    size_ = dimensions_count;
 800955e:	9222      	str	r2, [sp, #136]	; 0x88
    if (dimensions_count > kMaxSmallSize) {
 8009560:	2a05      	cmp	r2, #5
 8009562:	f300 80c3 	bgt.w	80096ec <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x204>
      dims_pointer_ = new int32_t[dimensions_count];
 8009566:	0092      	lsls	r2, r2, #2
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
 8009568:	a823      	add	r0, sp, #140	; 0x8c
    std::memcpy(dst_dims, dims_data, dimensions_count * sizeof(int32_t));
 800956a:	4641      	mov	r1, r8
 800956c:	f008 fded 	bl	801214a <memcpy>
    TFLITE_DCHECK_LT(i, size_);
 8009570:	f1b9 0f00 	cmp.w	r9, #0
 8009574:	f340 81ab 	ble.w	80098ce <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x3e6>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 8009578:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    TFLITE_DCHECK_LT(i, size_);
 800957a:	f8dd 8088 	ldr.w	r8, [sp, #136]	; 0x88
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800957e:	f1b9 0f05 	cmp.w	r9, #5
 8009582:	bfc8      	it	gt
 8009584:	681b      	ldrgt	r3, [r3, #0]
    TFLITE_DCHECK_LT(i, size_);
 8009586:	f1b8 0f00 	cmp.w	r8, #0
 800958a:	f340 81a0 	ble.w	80098ce <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x3e6>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800958e:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8009590:	f1b8 0f05 	cmp.w	r8, #5
 8009594:	bfc8      	it	gt
 8009596:	6812      	ldrgt	r2, [r2, #0]
}

// Get common shape dim, DCHECKing that they all agree.
inline int MatchingDim(const RuntimeShape& shape1, int index1,
                       const RuntimeShape& shape2, int index2) {
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
 8009598:	429a      	cmp	r2, r3
 800959a:	f040 8198 	bne.w	80098ce <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x3e6>
  RuntimeShape output_shape = GetTensorShape(output);

  // Initialize cmsis-nn input dimensions
  cmsis_nn_dims input_dims;
  input_dims.n = MatchingDim(input_shape, 0, output_shape, 0);
  input_dims.h = input->dims->data[1];
 800959e:	68ba      	ldr	r2, [r7, #8]
  input_dims.n = MatchingDim(input_shape, 0, output_shape, 0);
 80095a0:	9310      	str	r3, [sp, #64]	; 0x40
  input_dims.h = input->dims->data[1];
 80095a2:	6891      	ldr	r1, [r2, #8]
  input_dims.w = input->dims->data[2];
 80095a4:	68d2      	ldr	r2, [r2, #12]
  input_dims.h = input->dims->data[1];
 80095a6:	9111      	str	r1, [sp, #68]	; 0x44
    TFLITE_DCHECK_LT(i, size_);
 80095a8:	f1b9 0f03 	cmp.w	r9, #3
  input_dims.w = input->dims->data[2];
 80095ac:	9212      	str	r2, [sp, #72]	; 0x48
 80095ae:	f340 818e 	ble.w	80098ce <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x3e6>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 80095b2:	f1b9 0f05 	cmp.w	r9, #5
 80095b6:	bfca      	itet	gt
 80095b8:	9a1d      	ldrgt	r2, [sp, #116]	; 0x74
 80095ba:	9a20      	ldrle	r2, [sp, #128]	; 0x80
 80095bc:	68d2      	ldrgt	r2, [r2, #12]
  input_dims.c = input_shape.Dims(3);
 80095be:	9213      	str	r2, [sp, #76]	; 0x4c
    TFLITE_DCHECK_LT(i, size_);
 80095c0:	f1b8 0f03 	cmp.w	r8, #3
 80095c4:	f340 8183 	ble.w	80098ce <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x3e6>
  filter_dims.w = filter->dims->data[2];
  filter_dims.c = input_dims.c;

  // Initialize cmsis-nn output dimensions
  cmsis_nn_dims output_dims;
  output_dims.n = input_dims.n;
 80095c8:	9318      	str	r3, [sp, #96]	; 0x60
  filter_dims.h = filter->dims->data[1];
 80095ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  output_dims.h = output->dims->data[1];
 80095cc:	f8db 1008 	ldr.w	r1, [fp, #8]
  filter_dims.h = filter->dims->data[1];
 80095d0:	689b      	ldr	r3, [r3, #8]
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 80095d2:	f1b8 0f05 	cmp.w	r8, #5
 80095d6:	dd70      	ble.n	80096ba <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1d2>
 80095d8:	f8dd c08c 	ldr.w	ip, [sp, #140]	; 0x8c
 80095dc:	6898      	ldr	r0, [r3, #8]
 80095de:	9015      	str	r0, [sp, #84]	; 0x54
  filter_dims.n = output_shape.Dims(3);
 80095e0:	f8dc 000c 	ldr.w	r0, [ip, #12]
 80095e4:	9014      	str	r0, [sp, #80]	; 0x50
  filter_dims.w = filter->dims->data[2];
 80095e6:	68d8      	ldr	r0, [r3, #12]
  filter_dims.c = input_dims.c;
 80095e8:	e9cd 0216 	strd	r0, r2, [sp, #88]	; 0x58
  output_dims.h = output->dims->data[1];
 80095ec:	6888      	ldr	r0, [r1, #8]
 80095ee:	f8dc 200c 	ldr.w	r2, [ip, #12]
  output_dims.w = output->dims->data[2];
 80095f2:	68c9      	ldr	r1, [r1, #12]
  output_dims.h = output->dims->data[1];
 80095f4:	9019      	str	r0, [sp, #100]	; 0x64
  output_dims.w = output->dims->data[2];
 80095f6:	911a      	str	r1, [sp, #104]	; 0x68
  // a bug in kernel_utils.cc which incorrectly uses per_channel_output_shift in
  // non-int8 cases. Protect this section with a if (input->type == kTfLiteInt8)
  // when the issue is fixed.
  const int num_channels = filter->dims->data[kConvQuantizedDimension];
  data->per_channel_output_multiplier =
      static_cast<int32_t*>(context->AllocatePersistentBuffer(
 80095f8:	6859      	ldr	r1, [r3, #4]
  output_dims.c = output_shape.Dims(3);
 80095fa:	921b      	str	r2, [sp, #108]	; 0x6c
      static_cast<int32_t*>(context->AllocatePersistentBuffer(
 80095fc:	0089      	lsls	r1, r1, #2
 80095fe:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8009600:	910b      	str	r1, [sp, #44]	; 0x2c
 8009602:	4620      	mov	r0, r4
 8009604:	4798      	blx	r3
          context, num_channels * sizeof(int32_t)));
  data->per_channel_output_shift =
      static_cast<int32_t*>(context->AllocatePersistentBuffer(
 8009606:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009608:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  data->per_channel_output_multiplier =
 800960a:	6270      	str	r0, [r6, #36]	; 0x24
      static_cast<int32_t*>(context->AllocatePersistentBuffer(
 800960c:	4620      	mov	r0, r4
 800960e:	4798      	blx	r3
  bool has_bias = node->inputs->size == 3;
 8009610:	682b      	ldr	r3, [r5, #0]
  data->per_channel_output_shift =
 8009612:	62b0      	str	r0, [r6, #40]	; 0x28
  TF_LITE_ENSURE(context, has_bias || node->inputs->size == 2);
 8009614:	681b      	ldr	r3, [r3, #0]
          context, num_channels * sizeof(int32_t)));

  TF_LITE_ENSURE_STATUS(CalculateOpData(
 8009616:	f897 e000 	ldrb.w	lr, [r7]
  TF_LITE_ENSURE(context, has_bias || node->inputs->size == 2);
 800961a:	3b02      	subs	r3, #2
 800961c:	2b01      	cmp	r3, #1
  TF_LITE_ENSURE_STATUS(CalculateOpData(
 800961e:	e9dd c011 	ldrd	ip, r0, [sp, #68]	; 0x44
 8009622:	e9dd 1215 	ldrd	r1, r2, [sp, #84]	; 0x54
  TF_LITE_ENSURE(context, has_bias || node->inputs->size == 2);
 8009626:	d936      	bls.n	8009696 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1ae>
 8009628:	4baa      	ldr	r3, [pc, #680]	; (80098d4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x3ec>)
 800962a:	6965      	ldr	r5, [r4, #20]
 800962c:	4aaa      	ldr	r2, [pc, #680]	; (80098d8 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x3f0>)
 800962e:	9300      	str	r3, [sp, #0]
 8009630:	49aa      	ldr	r1, [pc, #680]	; (80098dc <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x3f4>)
 8009632:	4620      	mov	r0, r4
 8009634:	2357      	movs	r3, #87	; 0x57
 8009636:	47a8      	blx	r5
 8009638:	2501      	movs	r5, #1
    if (size_ > kMaxSmallSize) {
 800963a:	f1b8 0f05 	cmp.w	r8, #5
 800963e:	dd03      	ble.n	8009648 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x160>
      delete[] dims_pointer_;
 8009640:	9823      	ldr	r0, [sp, #140]	; 0x8c
 8009642:	b108      	cbz	r0, 8009648 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x160>
 8009644:	f007 fa4c 	bl	8010ae0 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
 8009648:	f1b9 0f05 	cmp.w	r9, #5
 800964c:	dd03      	ble.n	8009656 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x16e>
      delete[] dims_pointer_;
 800964e:	981d      	ldr	r0, [sp, #116]	; 0x74
 8009650:	b108      	cbz	r0, 8009656 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x16e>
 8009652:	f007 fa45 	bl	8010ae0 <_ZdaPv>
        context, buf_size, &data->buffer_idx));
  } else {
    data->buffer_idx = -1;
  }
  return kTfLiteOk;
}
 8009656:	4628      	mov	r0, r5
 8009658:	b033      	add	sp, #204	; 0xcc
 800965a:	ecbd 8b02 	vpop	{d8}
 800965e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      dims_pointer_ = new int32_t[dimensions_count];
 8009662:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
 8009666:	429a      	cmp	r2, r3
 8009668:	bfb5      	itete	lt
 800966a:	0090      	lsllt	r0, r2, #2
 800966c:	0092      	lslge	r2, r2, #2
 800966e:	4602      	movlt	r2, r0
 8009670:	f04f 30ff 	movge.w	r0, #4294967295	; 0xffffffff
 8009674:	920b      	str	r2, [sp, #44]	; 0x2c
 8009676:	f007 fa55 	bl	8010b24 <_Znaj>
 800967a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800967c:	901d      	str	r0, [sp, #116]	; 0x74
    std::memcpy(dst_dims, dims_data, dimensions_count * sizeof(int32_t));
 800967e:	4641      	mov	r1, r8
 8009680:	f008 fd63 	bl	801214a <memcpy>
    TFLITE_DCHECK_LT(i, size_);
 8009684:	f8dd 9070 	ldr.w	r9, [sp, #112]	; 0x70
  if (tensor == nullptr) {
 8009688:	f1bb 0f00 	cmp.w	fp, #0
 800968c:	f47f af63 	bne.w	8009556 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x6e>
  RuntimeShape() : size_(0) {}
 8009690:	f8cd b088 	str.w	fp, [sp, #136]	; 0x88
 8009694:	e76c      	b.n	8009570 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x88>
  TF_LITE_ENSURE_EQ(context, node->outputs->size, 1);
 8009696:	686b      	ldr	r3, [r5, #4]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	2b01      	cmp	r3, #1
 800969c:	d035      	beq.n	800970a <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x222>
 800969e:	2501      	movs	r5, #1
 80096a0:	e9cd 3502 	strd	r3, r5, [sp, #8]
 80096a4:	4b8e      	ldr	r3, [pc, #568]	; (80098e0 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x3f8>)
 80096a6:	9301      	str	r3, [sp, #4]
 80096a8:	4b8e      	ldr	r3, [pc, #568]	; (80098e4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x3fc>)
 80096aa:	9300      	str	r3, [sp, #0]
 80096ac:	6966      	ldr	r6, [r4, #20]
 80096ae:	4a8a      	ldr	r2, [pc, #552]	; (80098d8 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x3f0>)
 80096b0:	498d      	ldr	r1, [pc, #564]	; (80098e8 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x400>)
 80096b2:	4620      	mov	r0, r4
 80096b4:	2358      	movs	r3, #88	; 0x58
 80096b6:	47b0      	blx	r6
  TF_LITE_ENSURE_STATUS(CalculateOpData(
 80096b8:	e7bf      	b.n	800963a <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x152>
  filter_dims.h = filter->dims->data[1];
 80096ba:	6898      	ldr	r0, [r3, #8]
 80096bc:	9015      	str	r0, [sp, #84]	; 0x54
  filter_dims.w = filter->dims->data[2];
 80096be:	68d8      	ldr	r0, [r3, #12]
  filter_dims.c = input_dims.c;
 80096c0:	e9cd 0216 	strd	r0, r2, [sp, #88]	; 0x58
  output_dims.h = output->dims->data[1];
 80096c4:	688a      	ldr	r2, [r1, #8]
 80096c6:	9219      	str	r2, [sp, #100]	; 0x64
  output_dims.w = output->dims->data[2];
 80096c8:	68ca      	ldr	r2, [r1, #12]
 80096ca:	921a      	str	r2, [sp, #104]	; 0x68
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 80096cc:	9a26      	ldr	r2, [sp, #152]	; 0x98
  filter_dims.n = output_shape.Dims(3);
 80096ce:	9214      	str	r2, [sp, #80]	; 0x50
 80096d0:	e792      	b.n	80095f8 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x110>
  RuntimeShape() : size_(0) {}
 80096d2:	971c      	str	r7, [sp, #112]	; 0x70
 80096d4:	2800      	cmp	r0, #0
 80096d6:	f000 80fa 	beq.w	80098ce <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x3e6>
  const int dims_size = dims->size;
 80096da:	f8db 8008 	ldr.w	r8, [fp, #8]
 80096de:	f858 2b04 	ldr.w	r2, [r8], #4
    size_ = dimensions_count;
 80096e2:	9222      	str	r2, [sp, #136]	; 0x88
    if (dimensions_count > kMaxSmallSize) {
 80096e4:	2a05      	cmp	r2, #5
  if (tensor == nullptr) {
 80096e6:	46b9      	mov	r9, r7
 80096e8:	f77f af3d 	ble.w	8009566 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x7e>
      dims_pointer_ = new int32_t[dimensions_count];
 80096ec:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
 80096f0:	429a      	cmp	r2, r3
 80096f2:	bfb5      	itete	lt
 80096f4:	0090      	lsllt	r0, r2, #2
 80096f6:	0092      	lslge	r2, r2, #2
 80096f8:	4602      	movlt	r2, r0
 80096fa:	f04f 30ff 	movge.w	r0, #4294967295	; 0xffffffff
 80096fe:	920b      	str	r2, [sp, #44]	; 0x2c
 8009700:	f007 fa10 	bl	8010b24 <_Znaj>
 8009704:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009706:	9023      	str	r0, [sp, #140]	; 0x8c
 8009708:	e72f      	b.n	800956a <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x82>
}

// Matching GetWindowedOutputSize in TensorFlow.
inline int ComputeOutSize(TfLitePadding padding, int image_size,
                          int filter_size, int stride, int dilation_rate = 1) {
  int effective_filter_size = (filter_size - 1) * dilation_rate + 1;
 800970a:	f8da 3010 	ldr.w	r3, [sl, #16]
 800970e:	3a01      	subs	r2, #1
 8009710:	fb03 f202 	mul.w	r2, r3, r2
 8009714:	1c53      	adds	r3, r2, #1
 8009716:	930d      	str	r3, [sp, #52]	; 0x34
  auto padding = params->padding;
 8009718:	f89a 3000 	ldrb.w	r3, [sl]
      params->stride_height, params->stride_width,
 800971c:	f8da 2008 	ldr.w	r2, [sl, #8]
 8009720:	920c      	str	r2, [sp, #48]	; 0x30
  switch (padding) {
 8009722:	2b01      	cmp	r3, #1
 8009724:	f8da 2004 	ldr.w	r2, [sl, #4]
 8009728:	920b      	str	r2, [sp, #44]	; 0x2c
      params->dilation_height_factor, params->dilation_width_factor, height,
 800972a:	f8da 2014 	ldr.w	r2, [sl, #20]
 800972e:	f000 808b 	beq.w	8009848 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x360>
 8009732:	2b02      	cmp	r3, #2
 8009734:	d17f      	bne.n	8009836 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x34e>
    case kTfLitePaddingSame:
      return (image_size + stride - 1) / stride;
    case kTfLitePaddingValid:
      return (image_size + stride - effective_filter_size) / stride;
 8009736:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  int effective_filter_size = (filter_size - 1) * dilation_rate + 1;
 8009738:	3901      	subs	r1, #1
 800973a:	fb02 f101 	mul.w	r1, r2, r1
 800973e:	3101      	adds	r1, #1
      return (image_size + stride - effective_filter_size) / stride;
 8009740:	eb0c 0203 	add.w	r2, ip, r3
 8009744:	1a52      	subs	r2, r2, r1
 8009746:	fb92 f2f3 	sdiv	r2, r2, r3
      ((out_size - 1) * stride + effective_filter_size - in_size);
 800974a:	1e53      	subs	r3, r2, #1
      return (image_size + stride - effective_filter_size) / stride;
 800974c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
      ((out_size - 1) * stride + effective_filter_size - in_size);
 800974e:	930e      	str	r3, [sp, #56]	; 0x38
      return (image_size + stride - effective_filter_size) / stride;
 8009750:	1883      	adds	r3, r0, r2
 8009752:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009754:	1a9b      	subs	r3, r3, r2
 8009756:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009758:	fb93 f3f2 	sdiv	r3, r3, r2
      ((out_size - 1) * stride + effective_filter_size - in_size);
 800975c:	3b01      	subs	r3, #1
 800975e:	930f      	str	r3, [sp, #60]	; 0x3c
 8009760:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009762:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009764:	fb02 1303 	mla	r3, r2, r3, r1
 8009768:	930c      	str	r3, [sp, #48]	; 0x30
 800976a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800976c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800976e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009770:	fb02 3301 	mla	r3, r2, r1, r3
  int total_padding =
 8009774:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009776:	1a1b      	subs	r3, r3, r0
  total_padding = total_padding > 0 ? total_padding : 0;
 8009778:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  int total_padding =
 800977c:	eba2 020c 	sub.w	r2, r2, ip
  total_padding = total_padding > 0 ? total_padding : 0;
 8009780:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
  return total_padding / 2;
 8009784:	1059      	asrs	r1, r3, #1
  *offset = total_padding % 2;
 8009786:	f003 0301 	and.w	r3, r3, #1
  data->padding = ComputePaddingHeightWidth(
 800978a:	60b3      	str	r3, [r6, #8]
  if (data_type != kTfLiteFloat32) {
 800978c:	f1be 0f01 	cmp.w	lr, #1
  return total_padding / 2;
 8009790:	ea4f 0362 	mov.w	r3, r2, asr #1
  *offset = total_padding % 2;
 8009794:	f002 0201 	and.w	r2, r2, #1
  data->padding = ComputePaddingHeightWidth(
 8009798:	6031      	str	r1, [r6, #0]
 800979a:	6073      	str	r3, [r6, #4]
 800979c:	60f2      	str	r2, [r6, #12]
  if (data_type != kTfLiteFloat32) {
 800979e:	f000 808d 	beq.w	80098bc <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x3d4>
    const TfLiteTensor* input = GetInput(context, node, kInputTensor);
 80097a2:	4629      	mov	r1, r5
 80097a4:	2200      	movs	r2, #0
 80097a6:	4620      	mov	r0, r4
 80097a8:	f7fa fbde 	bl	8003f68 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
    const TfLiteTensor* filter = GetInput(context, node, kFilterTensor);
 80097ac:	4629      	mov	r1, r5
    const TfLiteTensor* input = GetInput(context, node, kInputTensor);
 80097ae:	ee08 0a10 	vmov	s16, r0
    const TfLiteTensor* filter = GetInput(context, node, kFilterTensor);
 80097b2:	2201      	movs	r2, #1
 80097b4:	4620      	mov	r0, r4
 80097b6:	f7fa fbd7 	bl	8003f68 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
        GetOptionalInputTensor(context, node, kBiasTensor);
 80097ba:	4629      	mov	r1, r5
    const TfLiteTensor* filter = GetInput(context, node, kFilterTensor);
 80097bc:	900b      	str	r0, [sp, #44]	; 0x2c
        GetOptionalInputTensor(context, node, kBiasTensor);
 80097be:	2202      	movs	r2, #2
 80097c0:	4620      	mov	r0, r4
 80097c2:	f7fa fc09 	bl	8003fd8 <_ZN6tflite22GetOptionalInputTensorEPK13TfLiteContextPK10TfLiteNodei>
    TfLiteTensor* output = GetOutput(context, node, kOutputTensor);
 80097c6:	4629      	mov	r1, r5
        GetOptionalInputTensor(context, node, kBiasTensor);
 80097c8:	900c      	str	r0, [sp, #48]	; 0x30
    TfLiteTensor* output = GetOutput(context, node, kOutputTensor);
 80097ca:	2200      	movs	r2, #0
 80097cc:	4620      	mov	r0, r4
 80097ce:	f7fa fbe7 	bl	8003fa0 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>
    int num_channels = filter->dims->data[kConvQuantizedDimension];
 80097d2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    TF_LITE_ENSURE_STATUS(tflite::PopulateConvolutionQuantizationParams(
 80097d4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    int num_channels = filter->dims->data[kConvQuantizedDimension];
 80097d6:	6895      	ldr	r5, [r2, #8]
    TF_LITE_ENSURE_STATUS(tflite::PopulateConvolutionQuantizationParams(
 80097d8:	686d      	ldr	r5, [r5, #4]
 80097da:	9508      	str	r5, [sp, #32]
 80097dc:	6ab5      	ldr	r5, [r6, #40]	; 0x28
 80097de:	9507      	str	r5, [sp, #28]
 80097e0:	6a75      	ldr	r5, [r6, #36]	; 0x24
 80097e2:	9000      	str	r0, [sp, #0]
 80097e4:	f106 0030 	add.w	r0, r6, #48	; 0x30
 80097e8:	9005      	str	r0, [sp, #20]
 80097ea:	f106 002c 	add.w	r0, r6, #44	; 0x2c
 80097ee:	9004      	str	r0, [sp, #16]
 80097f0:	f106 0020 	add.w	r0, r6, #32
 80097f4:	9003      	str	r0, [sp, #12]
 80097f6:	f106 001c 	add.w	r0, r6, #28
 80097fa:	9002      	str	r0, [sp, #8]
 80097fc:	f10a 000c 	add.w	r0, sl, #12
 8009800:	9506      	str	r5, [sp, #24]
 8009802:	9001      	str	r0, [sp, #4]
 8009804:	ee18 1a10 	vmov	r1, s16
 8009808:	4620      	mov	r0, r4
 800980a:	f7fa fd0d 	bl	8004228 <_ZN6tflite37PopulateConvolutionQuantizationParamsEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_RK21TfLiteFusedActivationPlPiS9_S9_S9_SA_i>
  TF_LITE_ENSURE_STATUS(CalculateOpData(
 800980e:	4605      	mov	r5, r0
 8009810:	2800      	cmp	r0, #0
 8009812:	f47f af12 	bne.w	800963a <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x152>
  data->filter_zero_point = filter->params.zero_point;
 8009816:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  if (input->type == kTfLiteInt8) {
 8009818:	7839      	ldrb	r1, [r7, #0]
  data->filter_zero_point = filter->params.zero_point;
 800981a:	6918      	ldr	r0, [r3, #16]
  data->input_zero_point = input->params.zero_point;
 800981c:	693b      	ldr	r3, [r7, #16]
  data->output_zero_point = output->params.zero_point;
 800981e:	f8db 2010 	ldr.w	r2, [fp, #16]
 8009822:	61b2      	str	r2, [r6, #24]
  if (input->type == kTfLiteInt8) {
 8009824:	2909      	cmp	r1, #9
  data->input_zero_point = input->params.zero_point;
 8009826:	e9c6 3004 	strd	r3, r0, [r6, #16]
  if (input->type == kTfLiteInt8) {
 800982a:	d021      	beq.n	8009870 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x388>
    data->buffer_idx = -1;
 800982c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009830:	6373      	str	r3, [r6, #52]	; 0x34
  return kTfLiteOk;
 8009832:	2500      	movs	r5, #0
 8009834:	e701      	b.n	800963a <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x152>
  int effective_filter_size = (filter_size - 1) * dilation_rate + 1;
 8009836:	3901      	subs	r1, #1
 8009838:	fb02 f101 	mul.w	r1, r2, r1
 800983c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009840:	e9cd 330e 	strd	r3, r3, [sp, #56]	; 0x38
 8009844:	3101      	adds	r1, #1
  switch (padding) {
 8009846:	e78b      	b.n	8009760 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x278>
      return (image_size + stride - 1) / stride;
 8009848:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  int effective_filter_size = (filter_size - 1) * dilation_rate + 1;
 800984a:	3901      	subs	r1, #1
 800984c:	fb02 f101 	mul.w	r1, r2, r1
      return (image_size + stride - 1) / stride;
 8009850:	eb0c 0203 	add.w	r2, ip, r3
 8009854:	3a01      	subs	r2, #1
 8009856:	fb92 f2f3 	sdiv	r2, r2, r3
      ((out_size - 1) * stride + effective_filter_size - in_size);
 800985a:	1e53      	subs	r3, r2, #1
      return (image_size + stride - 1) / stride;
 800985c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
      ((out_size - 1) * stride + effective_filter_size - in_size);
 800985e:	930e      	str	r3, [sp, #56]	; 0x38
      return (image_size + stride - 1) / stride;
 8009860:	1883      	adds	r3, r0, r2
 8009862:	3b01      	subs	r3, #1
 8009864:	fb93 f3f2 	sdiv	r3, r3, r2
      ((out_size - 1) * stride + effective_filter_size - in_size);
 8009868:	3b01      	subs	r3, #1
  int effective_filter_size = (filter_size - 1) * dilation_rate + 1;
 800986a:	3101      	adds	r1, #1
      ((out_size - 1) * stride + effective_filter_size - in_size);
 800986c:	930f      	str	r3, [sp, #60]	; 0x3c
      return (image_size + stride - 1) / stride;
 800986e:	e777      	b.n	8009760 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x278>
    conv_params.input_offset = -input->params.zero_point;
 8009870:	425b      	negs	r3, r3
 8009872:	9328      	str	r3, [sp, #160]	; 0xa0
    conv_params.stride.h = params->stride_height;
 8009874:	f8da 3008 	ldr.w	r3, [sl, #8]
 8009878:	932b      	str	r3, [sp, #172]	; 0xac
    conv_params.stride.w = params->stride_width;
 800987a:	f8da 3004 	ldr.w	r3, [sl, #4]
 800987e:	932a      	str	r3, [sp, #168]	; 0xa8
    conv_params.dilation.h = params->dilation_height_factor;
 8009880:	f8da 3014 	ldr.w	r3, [sl, #20]
 8009884:	932f      	str	r3, [sp, #188]	; 0xbc
    conv_params.dilation.w = params->dilation_width_factor;
 8009886:	f8da 3010 	ldr.w	r3, [sl, #16]
 800988a:	932e      	str	r3, [sp, #184]	; 0xb8
    conv_params.padding.h = data->padding.height;
 800988c:	6873      	ldr	r3, [r6, #4]
 800988e:	932d      	str	r3, [sp, #180]	; 0xb4
    conv_params.padding.w = data->padding.width;
 8009890:	6833      	ldr	r3, [r6, #0]
 8009892:	932c      	str	r3, [sp, #176]	; 0xb0
    conv_params.activation.min = data->output_activation_min;
 8009894:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 8009896:	9330      	str	r3, [sp, #192]	; 0xc0
    conv_params.activation.max = data->output_activation_max;
 8009898:	6b33      	ldr	r3, [r6, #48]	; 0x30
    conv_params.output_offset = output->params.zero_point;
 800989a:	9229      	str	r2, [sp, #164]	; 0xa4
    conv_params.activation.max = data->output_activation_max;
 800989c:	9331      	str	r3, [sp, #196]	; 0xc4
    buf_size = arm_convolve_wrapper_s8_get_buffer_size(
 800989e:	a910      	add	r1, sp, #64	; 0x40
 80098a0:	ab18      	add	r3, sp, #96	; 0x60
 80098a2:	aa14      	add	r2, sp, #80	; 0x50
 80098a4:	a828      	add	r0, sp, #160	; 0xa0
 80098a6:	f004 fcbb 	bl	800e220 <arm_convolve_wrapper_s8_get_buffer_size>
  if (buf_size > 0) {
 80098aa:	1e01      	subs	r1, r0, #0
 80098ac:	ddbe      	ble.n	800982c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x344>
    TF_LITE_ENSURE_STATUS(context->RequestScratchBufferInArena(
 80098ae:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80098b0:	f106 0234 	add.w	r2, r6, #52	; 0x34
 80098b4:	4620      	mov	r0, r4
 80098b6:	4798      	blx	r3
 80098b8:	4605      	mov	r5, r0
 80098ba:	e6be      	b.n	800963a <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x152>
  data->input_zero_point = input->params.zero_point;
 80098bc:	693b      	ldr	r3, [r7, #16]
 80098be:	6133      	str	r3, [r6, #16]
  data->filter_zero_point = filter->params.zero_point;
 80098c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80098c2:	691a      	ldr	r2, [r3, #16]
  data->output_zero_point = output->params.zero_point;
 80098c4:	f8db 3010 	ldr.w	r3, [fp, #16]
 80098c8:	e9c6 2305 	strd	r2, r3, [r6, #20]
  if (input->type == kTfLiteInt8) {
 80098cc:	e7ae      	b.n	800982c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x344>
  TFLITE_DCHECK(node->user_data != nullptr);
 80098ce:	f007 fbe1 	bl	8011094 <abort>
 80098d2:	bf00      	nop
 80098d4:	08017318 	.word	0x08017318
 80098d8:	080172dc 	.word	0x080172dc
 80098dc:	08015528 	.word	0x08015528
 80098e0:	08017600 	.word	0x08017600
 80098e4:	08016a4c 	.word	0x08016a4c
 80098e8:	08015588 	.word	0x08015588

080098ec <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa>:
    const ConvParams& params, const int32_t* output_multiplier,
    const int32_t* output_shift, const RuntimeShape& input_shape,
    const int8_t* input_data, const RuntimeShape& filter_shape,
    const int8_t* filter_data, const RuntimeShape& bias_shape,
    const int32_t* bias_data, const RuntimeShape& output_shape,
    int8_t* output_data) {
 80098ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098f0:	b09d      	sub	sp, #116	; 0x74
  // Get parameters.
  const int32_t input_offset = params.input_offset;  // r = s(q - Z)
 80098f2:	6944      	ldr	r4, [r0, #20]
 80098f4:	9402      	str	r4, [sp, #8]
  const int stride_width = params.stride_width;
 80098f6:	f9b0 400a 	ldrsh.w	r4, [r0, #10]
 80098fa:	9416      	str	r4, [sp, #88]	; 0x58
  const int stride_height = params.stride_height;
 80098fc:	f9b0 400c 	ldrsh.w	r4, [r0, #12]
 8009900:	9417      	str	r4, [sp, #92]	; 0x5c
  const int dilation_width_factor = params.dilation_width_factor;
 8009902:	f9b0 400e 	ldrsh.w	r4, [r0, #14]
 8009906:	9404      	str	r4, [sp, #16]
    int8_t* output_data) {
 8009908:	e9cd 121a 	strd	r1, r2, [sp, #104]	; 0x68
  const int dilation_height_factor = params.dilation_height_factor;
 800990c:	f9b0 4010 	ldrsh.w	r4, [r0, #16]
  const int pad_width = params.padding_values.width;
  const int pad_height = params.padding_values.height;
  const int32_t output_offset = params.output_offset;

  // Set min and max value of the output.
  const int32_t output_activation_min = params.quantized_activation_min;
 8009910:	6a82      	ldr	r2, [r0, #40]	; 0x28
  const int32_t output_activation_max = params.quantized_activation_max;
 8009912:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
  const int dilation_height_factor = params.dilation_height_factor;
 8009914:	9408      	str	r4, [sp, #32]
  const int pad_width = params.padding_values.width;
 8009916:	f9b0 4002 	ldrsh.w	r4, [r0, #2]
 800991a:	9418      	str	r4, [sp, #96]	; 0x60

  // Consistency check.
  TFLITE_DCHECK_LE(output_activation_min, output_activation_max);
 800991c:	428a      	cmp	r2, r1
  const int pad_height = params.padding_values.height;
 800991e:	f9b0 4004 	ldrsh.w	r4, [r0, #4]
  const int32_t output_offset = params.output_offset;
 8009922:	69c0      	ldr	r0, [r0, #28]
    int8_t* output_data) {
 8009924:	9f27      	ldr	r7, [sp, #156]	; 0x9c
  const int32_t output_activation_min = params.quantized_activation_min;
 8009926:	920c      	str	r2, [sp, #48]	; 0x30
    int8_t* output_data) {
 8009928:	461d      	mov	r5, r3
  const int32_t output_activation_max = params.quantized_activation_max;
 800992a:	9112      	str	r1, [sp, #72]	; 0x48
    int8_t* output_data) {
 800992c:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  const int pad_height = params.padding_values.height;
 800992e:	9419      	str	r4, [sp, #100]	; 0x64
  const int32_t output_offset = params.output_offset;
 8009930:	9011      	str	r0, [sp, #68]	; 0x44
  TFLITE_DCHECK_LE(output_activation_min, output_activation_max);
 8009932:	f300 8193 	bgt.w	8009c5c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x370>
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
 8009936:	682a      	ldr	r2, [r5, #0]
 8009938:	2a04      	cmp	r2, #4
 800993a:	f040 818f 	bne.w	8009c5c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x370>
  TFLITE_DCHECK_EQ(filter_shape.DimensionsCount(), 4);
 800993e:	683a      	ldr	r2, [r7, #0]
 8009940:	2a04      	cmp	r2, #4
 8009942:	f040 818b 	bne.w	8009c5c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x370>
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
 8009946:	9a2b      	ldr	r2, [sp, #172]	; 0xac
 8009948:	6812      	ldr	r2, [r2, #0]
 800994a:	2a04      	cmp	r2, #4
 800994c:	f040 8186 	bne.w	8009c5c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x370>
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
 8009950:	9a2b      	ldr	r2, [sp, #172]	; 0xac
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 8009952:	6869      	ldr	r1, [r5, #4]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
 8009954:	6852      	ldr	r2, [r2, #4]
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 8009956:	9113      	str	r1, [sp, #76]	; 0x4c
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
 8009958:	428a      	cmp	r2, r1
 800995a:	f040 817f 	bne.w	8009c5c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x370>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800995e:	692a      	ldr	r2, [r5, #16]
 8009960:	9201      	str	r2, [sp, #4]
 8009962:	4611      	mov	r1, r2
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
 8009964:	693a      	ldr	r2, [r7, #16]
 8009966:	428a      	cmp	r2, r1
 8009968:	f040 8178 	bne.w	8009c5c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x370>
 800996c:	9a2b      	ldr	r2, [sp, #172]	; 0xac
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800996e:	6879      	ldr	r1, [r7, #4]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
 8009970:	6912      	ldr	r2, [r2, #16]
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 8009972:	910f      	str	r1, [sp, #60]	; 0x3c
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
 8009974:	428a      	cmp	r2, r1
 8009976:	f040 8171 	bne.w	8009c5c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x370>
  const int batches = MatchingDim(input_shape, 0, output_shape, 0);
  const int input_depth = MatchingDim(input_shape, 3, filter_shape, 3);
  const int output_depth = MatchingDim(filter_shape, 0, output_shape, 3);
  if (bias_data) {
 800997a:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 800997c:	b192      	cbz	r2, 80099a4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0xb8>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
 800997e:	6818      	ldr	r0, [r3, #0]
 8009980:	2805      	cmp	r0, #5
 8009982:	f340 8164 	ble.w	8009c4e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x362>
 8009986:	685b      	ldr	r3, [r3, #4]
    for (int i = 0; i < size_; i++) {
 8009988:	3b04      	subs	r3, #4
    int8_t* output_data) {
 800998a:	2100      	movs	r1, #0
 800998c:	2201      	movs	r2, #1
      buffer_size *= dims_data[i];
 800998e:	f853 4f04 	ldr.w	r4, [r3, #4]!
    for (int i = 0; i < size_; i++) {
 8009992:	3101      	adds	r1, #1
 8009994:	4281      	cmp	r1, r0
      buffer_size *= dims_data[i];
 8009996:	fb04 f202 	mul.w	r2, r4, r2
    for (int i = 0; i < size_; i++) {
 800999a:	dbf8      	blt.n	800998e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0xa2>
    TFLITE_DCHECK_EQ(bias_shape.FlatSize(), output_depth);
 800999c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800999e:	429a      	cmp	r2, r3
 80099a0:	f040 815c 	bne.w	8009c5c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x370>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 80099a4:	68ab      	ldr	r3, [r5, #8]
 80099a6:	9306      	str	r3, [sp, #24]
 80099a8:	68eb      	ldr	r3, [r5, #12]
 80099aa:	9305      	str	r3, [sp, #20]
 80099ac:	68bb      	ldr	r3, [r7, #8]
 80099ae:	9307      	str	r3, [sp, #28]
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	9303      	str	r3, [sp, #12]
 80099b4:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 80099b6:	689b      	ldr	r3, [r3, #8]
 80099b8:	9315      	str	r3, [sp, #84]	; 0x54
 80099ba:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 80099bc:	68db      	ldr	r3, [r3, #12]
 80099be:	9314      	str	r3, [sp, #80]	; 0x50
  const int input_width = input_shape.Dims(2);
  const int filter_height = filter_shape.Dims(1);
  const int filter_width = filter_shape.Dims(2);
  const int output_height = output_shape.Dims(1);
  const int output_width = output_shape.Dims(2);
  for (int batch = 0; batch < batches; ++batch) {
 80099c0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	f340 8115 	ble.w	8009bf2 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x306>
 80099c8:	2600      	movs	r6, #0
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
 80099ca:	46b6      	mov	lr, r6
 80099cc:	46ac      	mov	ip, r5
 80099ce:	46b8      	mov	r8, r7
    for (int out_y = 0; out_y < output_height; ++out_y) {
 80099d0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	f340 8107 	ble.w	8009be6 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2fa>
 80099d8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80099da:	425b      	negs	r3, r3
 80099dc:	9310      	str	r3, [sp, #64]	; 0x40
 80099de:	2300      	movs	r3, #0
 80099e0:	930d      	str	r3, [sp, #52]	; 0x34
 80099e2:	4663      	mov	r3, ip
 80099e4:	46f4      	mov	ip, lr
 80099e6:	469e      	mov	lr, r3
      const int in_y_origin = (out_y * stride_height) - pad_height;
      for (int out_x = 0; out_x < output_width; ++out_x) {
 80099e8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	f340 80ed 	ble.w	8009bca <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2de>
 80099f0:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80099f2:	425b      	negs	r3, r3
 80099f4:	9309      	str	r3, [sp, #36]	; 0x24
 80099f6:	2300      	movs	r3, #0
 80099f8:	930e      	str	r3, [sp, #56]	; 0x38
        const int in_x_origin = (out_x * stride_width) - pad_width;
        for (int out_channel = 0; out_channel < output_depth; ++out_channel) {
 80099fa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	f340 80d9 	ble.w	8009bb4 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x2c8>
 8009a02:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8009a04:	3b04      	subs	r3, #4
 8009a06:	930b      	str	r3, [sp, #44]	; 0x2c
 8009a08:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009a0a:	3b04      	subs	r3, #4
 8009a0c:	930a      	str	r3, [sp, #40]	; 0x28
 8009a0e:	2700      	movs	r7, #0
          int32_t acc = 0;
          for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
 8009a10:	9b07      	ldr	r3, [sp, #28]
 8009a12:	2b00      	cmp	r3, #0
          int32_t acc = 0;
 8009a14:	f04f 0600 	mov.w	r6, #0
          for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
 8009a18:	dd71      	ble.n	8009afe <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x212>
 8009a1a:	9810      	ldr	r0, [sp, #64]	; 0x40
 8009a1c:	4634      	mov	r4, r6
            const int in_y = in_y_origin + dilation_height_factor * filter_y;
            for (int filter_x = 0; filter_x < filter_width; ++filter_x) {
 8009a1e:	9b03      	ldr	r3, [sp, #12]
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	dd66      	ble.n	8009af2 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x206>
 8009a24:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009a26:	2100      	movs	r1, #0
 8009a28:	e005      	b.n	8009a36 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x14a>
 8009a2a:	9b04      	ldr	r3, [sp, #16]
 8009a2c:	441a      	add	r2, r3
 8009a2e:	9b03      	ldr	r3, [sp, #12]
 8009a30:	3101      	adds	r1, #1
 8009a32:	4299      	cmp	r1, r3
 8009a34:	d05d      	beq.n	8009af2 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x206>
              const int in_x = in_x_origin + dilation_width_factor * filter_x;

              // Zero padding by omitting the areas outside the image.
              const bool is_point_inside_image =
                  (in_x >= 0) && (in_x < input_width) && (in_y >= 0) &&
 8009a36:	ea52 0300 	orrs.w	r3, r2, r0
 8009a3a:	d4f6      	bmi.n	8009a2a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x13e>
 8009a3c:	9b05      	ldr	r3, [sp, #20]
 8009a3e:	429a      	cmp	r2, r3
 8009a40:	daf3      	bge.n	8009a2a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x13e>
 8009a42:	9b06      	ldr	r3, [sp, #24]
 8009a44:	4298      	cmp	r0, r3
 8009a46:	daf0      	bge.n	8009a2a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x13e>

              if (!is_point_inside_image) {
                continue;
              }

              for (int in_channel = 0; in_channel < input_depth; ++in_channel) {
 8009a48:	9b01      	ldr	r3, [sp, #4]
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	dded      	ble.n	8009a2a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x13e>
  inline int32_t DimensionsCount() const { return size_; }
 8009a4e:	f8de 5000 	ldr.w	r5, [lr]
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
 8009a52:	2d04      	cmp	r5, #4
  inline int32_t DimensionsCount() const { return size_; }
 8009a54:	f04f 0300 	mov.w	r3, #0
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
 8009a58:	f040 8100 	bne.w	8009c5c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x370>
 8009a5c:	9600      	str	r6, [sp, #0]
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
 8009a5e:	f8de 5004 	ldr.w	r5, [lr, #4]
 8009a62:	4565      	cmp	r5, ip
 8009a64:	f340 80fa 	ble.w	8009c5c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x370>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
 8009a68:	f8de 5008 	ldr.w	r5, [lr, #8]
 8009a6c:	42a8      	cmp	r0, r5
 8009a6e:	f280 80f5 	bge.w	8009c5c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x370>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
 8009a72:	f8de a00c 	ldr.w	sl, [lr, #12]
 8009a76:	4552      	cmp	r2, sl
 8009a78:	f280 80f0 	bge.w	8009c5c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x370>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
 8009a7c:	f8de 9010 	ldr.w	r9, [lr, #16]
 8009a80:	4599      	cmp	r9, r3
 8009a82:	f340 80eb 	ble.w	8009c5c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x370>
                int32_t input_val = input_data[Offset(input_shape, batch, in_y,
                                                      in_x, in_channel)];
 8009a86:	9e26      	ldr	r6, [sp, #152]	; 0x98
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
 8009a88:	fb0c 0505 	mla	r5, ip, r5, r0
 8009a8c:	fb0a 2505 	mla	r5, sl, r5, r2
 8009a90:	fb09 6505 	mla	r5, r9, r5, r6
 8009a94:	f915 9003 	ldrsb.w	r9, [r5, r3]
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
 8009a98:	f8d8 5000 	ldr.w	r5, [r8]
 8009a9c:	2d04      	cmp	r5, #4
 8009a9e:	f040 80dd 	bne.w	8009c5c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x370>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
 8009aa2:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009aa6:	42bd      	cmp	r5, r7
 8009aa8:	f340 80d8 	ble.w	8009c5c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x370>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
 8009aac:	f8d8 5008 	ldr.w	r5, [r8, #8]
 8009ab0:	42a5      	cmp	r5, r4
 8009ab2:	f340 80d3 	ble.w	8009c5c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x370>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
 8009ab6:	f8d8 b00c 	ldr.w	fp, [r8, #12]
 8009aba:	458b      	cmp	fp, r1
 8009abc:	f340 80ce 	ble.w	8009c5c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x370>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
 8009ac0:	f8d8 a010 	ldr.w	sl, [r8, #16]
 8009ac4:	459a      	cmp	sl, r3
 8009ac6:	f340 80c9 	ble.w	8009c5c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x370>
                int32_t filter_val = filter_data[Offset(
                    filter_shape, out_channel, filter_y, filter_x, in_channel)];
 8009aca:	9e28      	ldr	r6, [sp, #160]	; 0xa0
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
 8009acc:	fb07 4505 	mla	r5, r7, r5, r4
 8009ad0:	fb0b 1505 	mla	r5, fp, r5, r1
 8009ad4:	fb0a 6505 	mla	r5, sl, r5, r6
                // long as the filter size (filter_y * filter_x * in_channel)
                // does not exceed 2^16, which is the case in all the models
                // we have seen so far.
                // TODO(jianlijianli): Add a check to make sure the
                // accumulator depth is smaller than 2^16.
                acc += filter_val * (input_val + input_offset);
 8009ad8:	9e02      	ldr	r6, [sp, #8]
                    filter_shape, out_channel, filter_y, filter_x, in_channel)];
 8009ada:	56ed      	ldrsb	r5, [r5, r3]
                acc += filter_val * (input_val + input_offset);
 8009adc:	44b1      	add	r9, r6
 8009ade:	9e00      	ldr	r6, [sp, #0]
 8009ae0:	fb09 6505 	mla	r5, r9, r5, r6
 8009ae4:	9500      	str	r5, [sp, #0]
              for (int in_channel = 0; in_channel < input_depth; ++in_channel) {
 8009ae6:	9d01      	ldr	r5, [sp, #4]
 8009ae8:	3301      	adds	r3, #1
 8009aea:	42ab      	cmp	r3, r5
 8009aec:	d1b7      	bne.n	8009a5e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x172>
 8009aee:	9e00      	ldr	r6, [sp, #0]
 8009af0:	e79b      	b.n	8009a2a <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x13e>
          for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
 8009af2:	9b08      	ldr	r3, [sp, #32]
 8009af4:	4418      	add	r0, r3
 8009af6:	9b07      	ldr	r3, [sp, #28]
 8009af8:	3401      	adds	r4, #1
 8009afa:	429c      	cmp	r4, r3
 8009afc:	d18f      	bne.n	8009a1e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x132>
              }
            }
          }

          if (bias_data) {
 8009afe:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8009b00:	b113      	cbz	r3, 8009b08 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x21c>
            acc += bias_data[out_channel];
 8009b02:	f853 3027 	ldr.w	r3, [r3, r7, lsl #2]
 8009b06:	441e      	add	r6, r3
          }
          acc = MultiplyByQuantizedMultiplier(
 8009b08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009b0a:	f853 5f04 	ldr.w	r5, [r3, #4]!
 8009b0e:	930a      	str	r3, [sp, #40]	; 0x28
 8009b10:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  int left_shift = shift > 0 ? shift : 0;
 8009b12:	ea25 72e5 	bic.w	r2, r5, r5, asr #31
 8009b16:	f853 1f04 	ldr.w	r1, [r3, #4]!
 8009b1a:	930b      	str	r3, [sp, #44]	; 0x2c
  int right_shift = shift > 0 ? 0 : -shift;
 8009b1c:	2d00      	cmp	r5, #0
  return RoundingDivideByPOT(SaturatingRoundingDoublingHighMul(
 8009b1e:	fa06 f302 	lsl.w	r3, r6, r2
  int right_shift = shift > 0 ? 0 : -shift;
 8009b22:	bfd4      	ite	le
 8009b24:	426d      	negle	r5, r5
 8009b26:	2500      	movgt	r5, #0
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
 8009b28:	4299      	cmp	r1, r3
 8009b2a:	d067      	beq.n	8009bfc <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x310>
  std::int64_t ab_64 = a_64 * b_64;
 8009b2c:	fb83 3001 	smull	r3, r0, r3, r1
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 8009b30:	2800      	cmp	r0, #0
 8009b32:	db7b      	blt.n	8009c2c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x340>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 8009b34:	f113 4380 	adds.w	r3, r3, #1073741824	; 0x40000000
 8009b38:	f140 0200 	adc.w	r2, r0, #0
 8009b3c:	0fdb      	lsrs	r3, r3, #31
 8009b3e:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
  assert(exponent <= 31);
 8009b42:	2d1f      	cmp	r5, #31
 8009b44:	dc6b      	bgt.n	8009c1e <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x332>
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
 8009b46:	2201      	movs	r2, #1
 8009b48:	40aa      	lsls	r2, r5
 8009b4a:	3a01      	subs	r2, #1
  return a >> offset;
 8009b4c:	1050      	asrs	r0, r2, #1
 8009b4e:	fa43 f105 	asr.w	r1, r3, r5
  return a & b;
 8009b52:	401a      	ands	r2, r3
  return a + b;
 8009b54:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
              acc, output_multiplier[out_channel], output_shift[out_channel]);
          acc += output_offset;
 8009b58:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009b5a:	4282      	cmp	r2, r0
 8009b5c:	bfc8      	it	gt
 8009b5e:	3101      	addgt	r1, #1
 8009b60:	4419      	add	r1, r3
    max(const _Tp& __a, const _Tp& __b)
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return  __a < __b ? __b : __a;
      if (__a < __b)
 8009b62:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009b64:	428b      	cmp	r3, r1
 8009b66:	dc47      	bgt.n	8009bf8 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x30c>
    min(const _Tp& __a, const _Tp& __b)
 8009b68:	9812      	ldr	r0, [sp, #72]	; 0x48
 8009b6a:	4288      	cmp	r0, r1
 8009b6c:	bfa8      	it	ge
 8009b6e:	4608      	movge	r0, r1
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
 8009b70:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	2b04      	cmp	r3, #4
 8009b76:	d171      	bne.n	8009c5c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x370>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
 8009b78:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 8009b7a:	685b      	ldr	r3, [r3, #4]
 8009b7c:	4563      	cmp	r3, ip
 8009b7e:	dd6d      	ble.n	8009c5c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x370>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
 8009b80:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 8009b82:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8009b84:	689b      	ldr	r3, [r3, #8]
 8009b86:	42a3      	cmp	r3, r4
 8009b88:	dd68      	ble.n	8009c5c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x370>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
 8009b8a:	9a2b      	ldr	r2, [sp, #172]	; 0xac
 8009b8c:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8009b8e:	68d1      	ldr	r1, [r2, #12]
 8009b90:	42a9      	cmp	r1, r5
 8009b92:	dd63      	ble.n	8009c5c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x370>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
 8009b94:	6912      	ldr	r2, [r2, #16]
 8009b96:	42ba      	cmp	r2, r7
 8009b98:	dd60      	ble.n	8009c5c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x370>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
 8009b9a:	fb0c 4303 	mla	r3, ip, r3, r4
 8009b9e:	fb01 5303 	mla	r3, r1, r3, r5
          acc = std::max(acc, output_activation_min);
          acc = std::min(acc, output_activation_max);
          output_data[Offset(output_shape, batch, out_y, out_x, out_channel)] =
 8009ba2:	992c      	ldr	r1, [sp, #176]	; 0xb0
 8009ba4:	fb02 1303 	mla	r3, r2, r3, r1
 8009ba8:	55d8      	strb	r0, [r3, r7]
        for (int out_channel = 0; out_channel < output_depth; ++out_channel) {
 8009baa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009bac:	3701      	adds	r7, #1
 8009bae:	429f      	cmp	r7, r3
 8009bb0:	f47f af2e 	bne.w	8009a10 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x124>
      for (int out_x = 0; out_x < output_width; ++out_x) {
 8009bb4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009bb6:	9916      	ldr	r1, [sp, #88]	; 0x58
 8009bb8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009bba:	440a      	add	r2, r1
 8009bbc:	9209      	str	r2, [sp, #36]	; 0x24
 8009bbe:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009bc0:	3301      	adds	r3, #1
 8009bc2:	4293      	cmp	r3, r2
 8009bc4:	930e      	str	r3, [sp, #56]	; 0x38
 8009bc6:	f47f af18 	bne.w	80099fa <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x10e>
    for (int out_y = 0; out_y < output_height; ++out_y) {
 8009bca:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009bcc:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8009bce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009bd0:	440a      	add	r2, r1
 8009bd2:	9210      	str	r2, [sp, #64]	; 0x40
 8009bd4:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8009bd6:	3301      	adds	r3, #1
 8009bd8:	4293      	cmp	r3, r2
 8009bda:	930d      	str	r3, [sp, #52]	; 0x34
 8009bdc:	f47f af04 	bne.w	80099e8 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0xfc>
 8009be0:	4673      	mov	r3, lr
 8009be2:	46e6      	mov	lr, ip
 8009be4:	469c      	mov	ip, r3
  for (int batch = 0; batch < batches; ++batch) {
 8009be6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009be8:	f10e 0e01 	add.w	lr, lr, #1
 8009bec:	459e      	cmp	lr, r3
 8009bee:	f47f aeef 	bne.w	80099d0 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0xe4>
              static_cast<int8_t>(acc);
        }
      }
    }
  }
}
 8009bf2:	b01d      	add	sp, #116	; 0x74
 8009bf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009bf8:	4618      	mov	r0, r3
 8009bfa:	e7b9      	b.n	8009b70 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x284>
  std::int64_t ab_64 = a_64 * b_64;
 8009bfc:	fb81 3001 	smull	r3, r0, r1, r1
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 8009c00:	2800      	cmp	r0, #0
 8009c02:	4a17      	ldr	r2, [pc, #92]	; (8009c60 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x374>)
 8009c04:	bfa6      	itte	ge
 8009c06:	2400      	movge	r4, #0
 8009c08:	f04f 4280 	movge.w	r2, #1073741824	; 0x40000000
 8009c0c:	f04f 34ff 	movlt.w	r4, #4294967295	; 0xffffffff
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
 8009c10:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8009c14:	d10d      	bne.n	8009c32 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x346>
  assert(exponent <= 31);
 8009c16:	2d1f      	cmp	r5, #31
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
 8009c18:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  assert(exponent <= 31);
 8009c1c:	dd93      	ble.n	8009b46 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x25a>
 8009c1e:	4b11      	ldr	r3, [pc, #68]	; (8009c64 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x378>)
 8009c20:	4a11      	ldr	r2, [pc, #68]	; (8009c68 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x37c>)
 8009c22:	4812      	ldr	r0, [pc, #72]	; (8009c6c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x380>)
 8009c24:	f240 1167 	movw	r1, #359	; 0x167
 8009c28:	f007 fa3c 	bl	80110a4 <__assert_func>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 8009c2c:	4a0c      	ldr	r2, [pc, #48]	; (8009c60 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x374>)
 8009c2e:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 8009c32:	189a      	adds	r2, r3, r2
 8009c34:	eb40 0304 	adc.w	r3, r0, r4
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	da04      	bge.n	8009c46 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x35a>
 8009c3c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009c40:	1852      	adds	r2, r2, r1
 8009c42:	f143 0300 	adc.w	r3, r3, #0
 8009c46:	0fd2      	lsrs	r2, r2, #31
 8009c48:	ea42 0343 	orr.w	r3, r2, r3, lsl #1
 8009c4c:	e779      	b.n	8009b42 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x256>
    for (int i = 0; i < size_; i++) {
 8009c4e:	2800      	cmp	r0, #0
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
 8009c50:	f103 0304 	add.w	r3, r3, #4
    for (int i = 0; i < size_; i++) {
 8009c54:	f73f ae98 	bgt.w	8009988 <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0x9c>
    int buffer_size = 1;
 8009c58:	2201      	movs	r2, #1
 8009c5a:	e69f      	b.n	800999c <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa+0xb0>
  TFLITE_DCHECK_LE(output_activation_min, output_activation_max);
 8009c5c:	f007 fa1a 	bl	8011094 <abort>
 8009c60:	c0000001 	.word	0xc0000001
 8009c64:	08016994 	.word	0x08016994
 8009c68:	080169a4 	.word	0x080169a4
 8009c6c:	08016a00 	.word	0x08016a00

08009c70 <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeP16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSC_SC_PSA_SD_.constprop.0>:
                      tflite::micro::GetTensorShape(im2col),
                      tflite::micro::GetTensorData<uint8_t>(im2col), nullptr);
  return kTfLiteOk;
}

TfLiteStatus EvalQuantizedPerChannel(
 8009c70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c74:	461c      	mov	r4, r3
    TfLiteContext* context, TfLiteNode* node, TfLiteConvParams* params,
    const OpData& data, const TfLiteEvalTensor* input,
    const TfLiteEvalTensor* filter, const TfLiteEvalTensor* bias,
    TfLiteEvalTensor* output, TfLiteEvalTensor* im2col) {
  cmsis_nn_conv_params conv_params;
  conv_params.dilation.h = params->dilation_height_factor;
 8009c76:	694b      	ldr	r3, [r1, #20]
  conv_params.dilation.w = params->dilation_width_factor;
 8009c78:	690e      	ldr	r6, [r1, #16]
TfLiteStatus EvalQuantizedPerChannel(
 8009c7a:	b0e1      	sub	sp, #388	; 0x184
  // TODO(#43557) Remove checks for dilation and call to reference
  // implementation when dilation is supported in the optimized implementation
  // by CMSIS-NN.
  if (conv_params.dilation.h == 1 && conv_params.dilation.w == 1) {
 8009c7c:	2b01      	cmp	r3, #1
TfLiteStatus EvalQuantizedPerChannel(
 8009c7e:	e9dd 756b 	ldrd	r7, r5, [sp, #428]	; 0x1ac
 8009c82:	f8dd 81a8 	ldr.w	r8, [sp, #424]	; 0x1a8
  conv_params.dilation.h = params->dilation_height_factor;
 8009c86:	934f      	str	r3, [sp, #316]	; 0x13c
  conv_params.dilation.w = params->dilation_width_factor;
 8009c88:	964e      	str	r6, [sp, #312]	; 0x138
  if (conv_params.dilation.h == 1 && conv_params.dilation.w == 1) {
 8009c8a:	d101      	bne.n	8009c90 <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeP16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSC_SC_PSA_SD_.constprop.0+0x20>
 8009c8c:	2e01      	cmp	r6, #1
 8009c8e:	d06e      	beq.n	8009d6e <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeP16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSC_SC_PSA_SD_.constprop.0+0xfe>
    ConvParams op_params;
    op_params.input_offset = -data.input_zero_point;
    op_params.output_offset = data.output_zero_point;
    op_params.stride_height = params->stride_height;
    op_params.stride_width = params->stride_width;
    op_params.dilation_height_factor = params->dilation_height_factor;
 8009c90:	f8ad 3158 	strh.w	r3, [sp, #344]	; 0x158
    op_params.input_offset = -data.input_zero_point;
 8009c94:	6913      	ldr	r3, [r2, #16]
    op_params.dilation_width_factor = params->dilation_width_factor;
 8009c96:	f8ad 6156 	strh.w	r6, [sp, #342]	; 0x156
    op_params.input_offset = -data.input_zero_point;
 8009c9a:	425b      	negs	r3, r3
 8009c9c:	9357      	str	r3, [sp, #348]	; 0x15c
    op_params.output_offset = data.output_zero_point;
 8009c9e:	6993      	ldr	r3, [r2, #24]
 8009ca0:	9359      	str	r3, [sp, #356]	; 0x164
    op_params.stride_height = params->stride_height;
 8009ca2:	688b      	ldr	r3, [r1, #8]
 8009ca4:	f8ad 3154 	strh.w	r3, [sp, #340]	; 0x154
    op_params.stride_width = params->stride_width;
 8009ca8:	684b      	ldr	r3, [r1, #4]
 8009caa:	f8ad 3152 	strh.w	r3, [sp, #338]	; 0x152
    op_params.padding_values.height = data.padding.height;
 8009cae:	6853      	ldr	r3, [r2, #4]
 8009cb0:	f8ad 314c 	strh.w	r3, [sp, #332]	; 0x14c
    op_params.padding_values.width = data.padding.width;
 8009cb4:	6813      	ldr	r3, [r2, #0]
 8009cb6:	f8ad 314a 	strh.w	r3, [sp, #330]	; 0x14a
    op_params.quantized_activation_min = data.output_activation_min;
 8009cba:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8009cbc:	935d      	str	r3, [sp, #372]	; 0x174
    op_params.quantized_activation_max = data.output_activation_max;

    reference_integer_ops::ConvPerChannel(
        op_params, data.per_channel_output_multiplier,
        data.per_channel_output_shift, tflite::micro::GetTensorShape(input),
 8009cbe:	4621      	mov	r1, r4
    op_params.quantized_activation_min = data.output_activation_min;
 8009cc0:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8009cc2:	935c      	str	r3, [sp, #368]	; 0x170
        data.per_channel_output_shift, tflite::micro::GetTensorShape(input),
 8009cc4:	a842      	add	r0, sp, #264	; 0x108
 8009cc6:	e9d2 9a09 	ldrd	r9, sl, [r2, #36]	; 0x24
 8009cca:	f7fc fe71 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  TFLITE_DCHECK(tensor != nullptr);
 8009cce:	2c00      	cmp	r4, #0
 8009cd0:	f000 8115 	beq.w	8009efe <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeP16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSC_SC_PSA_SD_.constprop.0+0x28e>
  return reinterpret_cast<const T*>(tensor->data.raw);
 8009cd4:	f8d4 b000 	ldr.w	fp, [r4]
        tflite::micro::GetTensorData<int8_t>(input),
        tflite::micro::GetTensorShape(filter),
 8009cd8:	ac3c      	add	r4, sp, #240	; 0xf0
 8009cda:	4641      	mov	r1, r8
 8009cdc:	4620      	mov	r0, r4
 8009cde:	f7fc fe67 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  TFLITE_DCHECK(tensor != nullptr);
 8009ce2:	f1b8 0f00 	cmp.w	r8, #0
 8009ce6:	f000 810a 	beq.w	8009efe <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeP16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSC_SC_PSA_SD_.constprop.0+0x28e>
        tflite::micro::GetTensorData<int8_t>(filter),
        tflite::micro::GetTensorShape(bias),
 8009cea:	ae36      	add	r6, sp, #216	; 0xd8
 8009cec:	4639      	mov	r1, r7
 8009cee:	4630      	mov	r0, r6
  return reinterpret_cast<const T*>(tensor->data.raw);
 8009cf0:	f8d8 8000 	ldr.w	r8, [r8]
 8009cf4:	f7fc fe5c 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  TFLITE_DCHECK(tensor != nullptr);
 8009cf8:	2f00      	cmp	r7, #0
 8009cfa:	f000 8100 	beq.w	8009efe <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeP16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSC_SC_PSA_SD_.constprop.0+0x28e>
  return reinterpret_cast<const T*>(tensor->data.raw);
 8009cfe:	683b      	ldr	r3, [r7, #0]
 8009d00:	9309      	str	r3, [sp, #36]	; 0x24
        tflite::micro::GetTensorData<int32_t>(bias),
        tflite::micro::GetTensorShape(output),
 8009d02:	af30      	add	r7, sp, #192	; 0xc0
 8009d04:	4629      	mov	r1, r5
 8009d06:	4638      	mov	r0, r7
 8009d08:	f7fc fe52 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
 8009d0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d0e:	b105      	cbz	r5, 8009d12 <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeP16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSC_SC_PSA_SD_.constprop.0+0xa2>
 8009d10:	682d      	ldr	r5, [r5, #0]
    reference_integer_ops::ConvPerChannel(
 8009d12:	f8cd b000 	str.w	fp, [sp]
 8009d16:	e9cd 6303 	strd	r6, r3, [sp, #12]
 8009d1a:	e9cd 7505 	strd	r7, r5, [sp, #20]
 8009d1e:	ab42      	add	r3, sp, #264	; 0x108
 8009d20:	e9cd 4801 	strd	r4, r8, [sp, #4]
 8009d24:	4652      	mov	r2, sl
 8009d26:	4649      	mov	r1, r9
 8009d28:	a852      	add	r0, sp, #328	; 0x148
 8009d2a:	f7ff fddf 	bl	80098ec <_ZN6tflite21reference_integer_ops14ConvPerChannelERKNS_10ConvParamsEPKlS5_RKNS_12RuntimeShapeEPKaS8_SA_S8_S5_S8_Pa>
    if (size_ > kMaxSmallSize) {
 8009d2e:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 8009d30:	2b05      	cmp	r3, #5
 8009d32:	dd03      	ble.n	8009d3c <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeP16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSC_SC_PSA_SD_.constprop.0+0xcc>
      delete[] dims_pointer_;
 8009d34:	9831      	ldr	r0, [sp, #196]	; 0xc4
 8009d36:	b108      	cbz	r0, 8009d3c <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeP16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSC_SC_PSA_SD_.constprop.0+0xcc>
 8009d38:	f006 fed2 	bl	8010ae0 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
 8009d3c:	9b36      	ldr	r3, [sp, #216]	; 0xd8
 8009d3e:	2b05      	cmp	r3, #5
 8009d40:	dd03      	ble.n	8009d4a <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeP16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSC_SC_PSA_SD_.constprop.0+0xda>
      delete[] dims_pointer_;
 8009d42:	9837      	ldr	r0, [sp, #220]	; 0xdc
 8009d44:	b108      	cbz	r0, 8009d4a <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeP16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSC_SC_PSA_SD_.constprop.0+0xda>
 8009d46:	f006 fecb 	bl	8010ae0 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
 8009d4a:	9b3c      	ldr	r3, [sp, #240]	; 0xf0
 8009d4c:	2b05      	cmp	r3, #5
 8009d4e:	dd03      	ble.n	8009d58 <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeP16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSC_SC_PSA_SD_.constprop.0+0xe8>
      delete[] dims_pointer_;
 8009d50:	983d      	ldr	r0, [sp, #244]	; 0xf4
 8009d52:	b108      	cbz	r0, 8009d58 <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeP16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSC_SC_PSA_SD_.constprop.0+0xe8>
 8009d54:	f006 fec4 	bl	8010ae0 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
 8009d58:	9b42      	ldr	r3, [sp, #264]	; 0x108
 8009d5a:	2b05      	cmp	r3, #5
 8009d5c:	dd03      	ble.n	8009d66 <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeP16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSC_SC_PSA_SD_.constprop.0+0xf6>
      delete[] dims_pointer_;
 8009d5e:	9843      	ldr	r0, [sp, #268]	; 0x10c
 8009d60:	b108      	cbz	r0, 8009d66 <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeP16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSC_SC_PSA_SD_.constprop.0+0xf6>
 8009d62:	f006 febd 	bl	8010ae0 <_ZdaPv>
        tflite::micro::GetTensorData<int8_t>(output));
  }
  return kTfLiteOk;
}
 8009d66:	2000      	movs	r0, #0
 8009d68:	b061      	add	sp, #388	; 0x184
 8009d6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    conv_params.input_offset = -data.input_zero_point;
 8009d6e:	6913      	ldr	r3, [r2, #16]
 8009d70:	425b      	negs	r3, r3
 8009d72:	9348      	str	r3, [sp, #288]	; 0x120
    conv_params.output_offset = data.output_zero_point;
 8009d74:	6993      	ldr	r3, [r2, #24]
 8009d76:	9349      	str	r3, [sp, #292]	; 0x124
    conv_params.stride.h = params->stride_height;
 8009d78:	688b      	ldr	r3, [r1, #8]
 8009d7a:	934b      	str	r3, [sp, #300]	; 0x12c
    conv_params.stride.w = params->stride_width;
 8009d7c:	684b      	ldr	r3, [r1, #4]
 8009d7e:	934a      	str	r3, [sp, #296]	; 0x128
    conv_params.padding.h = data.padding.height;
 8009d80:	6853      	ldr	r3, [r2, #4]
 8009d82:	934d      	str	r3, [sp, #308]	; 0x134
    conv_params.padding.w = data.padding.width;
 8009d84:	6813      	ldr	r3, [r2, #0]
 8009d86:	934c      	str	r3, [sp, #304]	; 0x130
    conv_params.activation.min = data.output_activation_min;
 8009d88:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8009d8a:	9351      	str	r3, [sp, #324]	; 0x144
 8009d8c:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8009d8e:	9350      	str	r3, [sp, #320]	; 0x140
        const_cast<int32_t*>(data.per_channel_output_multiplier);
 8009d90:	6a93      	ldr	r3, [r2, #40]	; 0x28
    quant_params.multiplier =
 8009d92:	930b      	str	r3, [sp, #44]	; 0x2c
 8009d94:	6a53      	ldr	r3, [r2, #36]	; 0x24
    RuntimeShape filter_shape = tflite::micro::GetTensorShape(filter);
 8009d96:	4641      	mov	r1, r8
 8009d98:	4681      	mov	r9, r0
 8009d9a:	a81e      	add	r0, sp, #120	; 0x78
    quant_params.multiplier =
 8009d9c:	e9cd 2309 	strd	r2, r3, [sp, #36]	; 0x24
    RuntimeShape filter_shape = tflite::micro::GetTensorShape(filter);
 8009da0:	f7fc fe06 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
    RuntimeShape input_shape = tflite::micro::GetTensorShape(input);
 8009da4:	4621      	mov	r1, r4
 8009da6:	a824      	add	r0, sp, #144	; 0x90
 8009da8:	f7fc fe02 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
    RuntimeShape output_shape = tflite::micro::GetTensorShape(output);
 8009dac:	4629      	mov	r1, r5
 8009dae:	a82a      	add	r0, sp, #168	; 0xa8
 8009db0:	f7fc fdfe 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
    RuntimeShape bias_shape = tflite::micro::GetTensorShape(bias);
 8009db4:	4639      	mov	r1, r7
 8009db6:	a830      	add	r0, sp, #192	; 0xc0
 8009db8:	f7fc fdfa 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
    TFLITE_DCHECK_LE(conv_params.activation.min, conv_params.activation.max);
 8009dbc:	e9dd 1350 	ldrd	r1, r3, [sp, #320]	; 0x140
 8009dc0:	4299      	cmp	r1, r3
 8009dc2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009dc4:	f300 809b 	bgt.w	8009efe <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeP16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSC_SC_PSA_SD_.constprop.0+0x28e>
    TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
 8009dc8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009dca:	2b04      	cmp	r3, #4
 8009dcc:	f040 8097 	bne.w	8009efe <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeP16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSC_SC_PSA_SD_.constprop.0+0x28e>
    TFLITE_DCHECK_EQ(filter_shape.DimensionsCount(), 4);
 8009dd0:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8009dd2:	2b04      	cmp	r3, #4
 8009dd4:	f040 8093 	bne.w	8009efe <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeP16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSC_SC_PSA_SD_.constprop.0+0x28e>
    TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
 8009dd8:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8009dda:	2b04      	cmp	r3, #4
 8009ddc:	f040 808f 	bne.w	8009efe <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeP16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSC_SC_PSA_SD_.constprop.0+0x28e>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 8009de0:	f8dd c094 	ldr.w	ip, [sp, #148]	; 0x94
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
 8009de4:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 8009de6:	4563      	cmp	r3, ip
 8009de8:	f040 8089 	bne.w	8009efe <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeP16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSC_SC_PSA_SD_.constprop.0+0x28e>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 8009dec:	9828      	ldr	r0, [sp, #160]	; 0xa0
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
 8009dee:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009df0:	4283      	cmp	r3, r0
 8009df2:	f040 8084 	bne.w	8009efe <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeP16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSC_SC_PSA_SD_.constprop.0+0x28e>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 8009df6:	f8dd e07c 	ldr.w	lr, [sp, #124]	; 0x7c
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
 8009dfa:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 8009dfc:	4573      	cmp	r3, lr
 8009dfe:	d17e      	bne.n	8009efe <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeP16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSC_SC_PSA_SD_.constprop.0+0x28e>
  TFLITE_DCHECK(tensor != nullptr);
 8009e00:	2f00      	cmp	r7, #0
 8009e02:	d07c      	beq.n	8009efe <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeP16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSC_SC_PSA_SD_.constprop.0+0x28e>
    if (tflite::micro::GetTensorData<int8_t>(bias)) {
 8009e04:	683b      	ldr	r3, [r7, #0]
 8009e06:	b19b      	cbz	r3, 8009e30 <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeP16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSC_SC_PSA_SD_.constprop.0+0x1c0>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
 8009e08:	f8dd a0c0 	ldr.w	sl, [sp, #192]	; 0xc0
 8009e0c:	f1ba 0f05 	cmp.w	sl, #5
 8009e10:	dc73      	bgt.n	8009efa <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeP16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSC_SC_PSA_SD_.constprop.0+0x28a>
    for (int i = 0; i < size_; i++) {
 8009e12:	f1ba 0f00 	cmp.w	sl, #0
 8009e16:	dd09      	ble.n	8009e2c <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeP16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSC_SC_PSA_SD_.constprop.0+0x1bc>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
 8009e18:	a931      	add	r1, sp, #196	; 0xc4
 8009e1a:	3904      	subs	r1, #4
 8009e1c:	2300      	movs	r3, #0
      buffer_size *= dims_data[i];
 8009e1e:	f851 bf04 	ldr.w	fp, [r1, #4]!
    for (int i = 0; i < size_; i++) {
 8009e22:	3301      	adds	r3, #1
 8009e24:	459a      	cmp	sl, r3
      buffer_size *= dims_data[i];
 8009e26:	fb0b f606 	mul.w	r6, fp, r6
    for (int i = 0; i < size_; i++) {
 8009e2a:	dcf8      	bgt.n	8009e1e <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeP16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSC_SC_PSA_SD_.constprop.0+0x1ae>
      TFLITE_DCHECK_EQ(bias_shape.FlatSize(), output_depth);
 8009e2c:	45b6      	cmp	lr, r6
 8009e2e:	d166      	bne.n	8009efe <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeP16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSC_SC_PSA_SD_.constprop.0+0x28e>
    bias_dims.n = 1;
 8009e30:	f10d 0a58 	add.w	sl, sp, #88	; 0x58
 8009e34:	2301      	movs	r3, #1
    bias_dims.h = 1;
 8009e36:	e9ca 3300 	strd	r3, r3, [sl]
    bias_dims.w = 1;
 8009e3a:	f8ca 3008 	str.w	r3, [sl, #8]
    ctx.buf = nullptr;
 8009e3e:	2300      	movs	r3, #0
    ctx.size = 0;
 8009e40:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
    input_dims.h = input_shape.Dims(1);
 8009e44:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009e46:	930f      	str	r3, [sp, #60]	; 0x3c
    input_dims.w = input_shape.Dims(2);
 8009e48:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009e4a:	9310      	str	r3, [sp, #64]	; 0x40
    filter_dims.h = filter_shape.Dims(1);
 8009e4c:	9b20      	ldr	r3, [sp, #128]	; 0x80
    if (data.buffer_idx > -1) {
 8009e4e:	6b51      	ldr	r1, [r2, #52]	; 0x34
    filter_dims.h = filter_shape.Dims(1);
 8009e50:	9313      	str	r3, [sp, #76]	; 0x4c
    filter_dims.w = filter_shape.Dims(2);
 8009e52:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009e54:	9314      	str	r3, [sp, #80]	; 0x50
    output_dims.h = output_shape.Dims(1);
 8009e56:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8009e58:	931b      	str	r3, [sp, #108]	; 0x6c
    if (data.buffer_idx > -1) {
 8009e5a:	2900      	cmp	r1, #0
    output_dims.w = output_shape.Dims(2);
 8009e5c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
    input_dims.n = batch_size;
 8009e5e:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
    filter_dims.n = output_depth;
 8009e62:	ae12      	add	r6, sp, #72	; 0x48
    output_dims.n = batch_size;
 8009e64:	f10d 0b68 	add.w	fp, sp, #104	; 0x68
    input_dims.c = input_depth;
 8009e68:	9011      	str	r0, [sp, #68]	; 0x44
    filter_dims.c = input_depth;
 8009e6a:	60f0      	str	r0, [r6, #12]
    filter_dims.n = output_depth;
 8009e6c:	f8c6 e000 	str.w	lr, [r6]
    bias_dims.c = output_depth;
 8009e70:	f8ca e00c 	str.w	lr, [sl, #12]
    output_dims.n = batch_size;
 8009e74:	f8cb c000 	str.w	ip, [fp]
    output_dims.c = output_depth;
 8009e78:	f8cb e00c 	str.w	lr, [fp, #12]
    output_dims.w = output_shape.Dims(2);
 8009e7c:	f8cb 3008 	str.w	r3, [fp, #8]
    if (data.buffer_idx > -1) {
 8009e80:	db04      	blt.n	8009e8c <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeP16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSC_SC_PSA_SD_.constprop.0+0x21c>
      ctx.buf = context->GetScratchBuffer(context, data.buffer_idx);
 8009e82:	f8d9 3044 	ldr.w	r3, [r9, #68]	; 0x44
 8009e86:	4648      	mov	r0, r9
 8009e88:	4798      	blx	r3
 8009e8a:	900c      	str	r0, [sp, #48]	; 0x30
 8009e8c:	2c00      	cmp	r4, #0
 8009e8e:	d036      	beq.n	8009efe <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeP16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSC_SC_PSA_SD_.constprop.0+0x28e>
  return reinterpret_cast<const T*>(tensor->data.raw);
 8009e90:	6823      	ldr	r3, [r4, #0]
  TFLITE_DCHECK(tensor != nullptr);
 8009e92:	f1b8 0f00 	cmp.w	r8, #0
 8009e96:	d032      	beq.n	8009efe <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeP16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSC_SC_PSA_SD_.constprop.0+0x28e>
  return reinterpret_cast<const T*>(tensor->data.raw);
 8009e98:	f8d8 2000 	ldr.w	r2, [r8]
 8009e9c:	6839      	ldr	r1, [r7, #0]
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
 8009e9e:	b105      	cbz	r5, 8009ea2 <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeP16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSC_SC_PSA_SD_.constprop.0+0x232>
 8009ea0:	682d      	ldr	r5, [r5, #0]
    TFLITE_DCHECK_EQ(
 8009ea2:	9300      	str	r3, [sp, #0]
 8009ea4:	e9cd a103 	strd	sl, r1, [sp, #12]
 8009ea8:	e9cd 6201 	strd	r6, r2, [sp, #4]
 8009eac:	e9cd b505 	strd	fp, r5, [sp, #20]
 8009eb0:	ab0e      	add	r3, sp, #56	; 0x38
 8009eb2:	aa0a      	add	r2, sp, #40	; 0x28
 8009eb4:	a948      	add	r1, sp, #288	; 0x120
 8009eb6:	a80c      	add	r0, sp, #48	; 0x30
 8009eb8:	f004 f958 	bl	800e16c <arm_convolve_wrapper_s8>
 8009ebc:	b9f8      	cbnz	r0, 8009efe <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeP16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSC_SC_PSA_SD_.constprop.0+0x28e>
    if (size_ > kMaxSmallSize) {
 8009ebe:	9b30      	ldr	r3, [sp, #192]	; 0xc0
 8009ec0:	2b05      	cmp	r3, #5
 8009ec2:	dd03      	ble.n	8009ecc <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeP16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSC_SC_PSA_SD_.constprop.0+0x25c>
      delete[] dims_pointer_;
 8009ec4:	9831      	ldr	r0, [sp, #196]	; 0xc4
 8009ec6:	b108      	cbz	r0, 8009ecc <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeP16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSC_SC_PSA_SD_.constprop.0+0x25c>
 8009ec8:	f006 fe0a 	bl	8010ae0 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
 8009ecc:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8009ece:	2b05      	cmp	r3, #5
 8009ed0:	dd03      	ble.n	8009eda <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeP16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSC_SC_PSA_SD_.constprop.0+0x26a>
      delete[] dims_pointer_;
 8009ed2:	982b      	ldr	r0, [sp, #172]	; 0xac
 8009ed4:	b108      	cbz	r0, 8009eda <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeP16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSC_SC_PSA_SD_.constprop.0+0x26a>
 8009ed6:	f006 fe03 	bl	8010ae0 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
 8009eda:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009edc:	2b05      	cmp	r3, #5
 8009ede:	dd03      	ble.n	8009ee8 <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeP16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSC_SC_PSA_SD_.constprop.0+0x278>
      delete[] dims_pointer_;
 8009ee0:	9825      	ldr	r0, [sp, #148]	; 0x94
 8009ee2:	b108      	cbz	r0, 8009ee8 <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeP16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSC_SC_PSA_SD_.constprop.0+0x278>
 8009ee4:	f006 fdfc 	bl	8010ae0 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
 8009ee8:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8009eea:	2b05      	cmp	r3, #5
 8009eec:	f77f af3b 	ble.w	8009d66 <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeP16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSC_SC_PSA_SD_.constprop.0+0xf6>
      delete[] dims_pointer_;
 8009ef0:	981f      	ldr	r0, [sp, #124]	; 0x7c
 8009ef2:	2800      	cmp	r0, #0
 8009ef4:	f47f af35 	bne.w	8009d62 <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeP16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSC_SC_PSA_SD_.constprop.0+0xf2>
 8009ef8:	e735      	b.n	8009d66 <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeP16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSC_SC_PSA_SD_.constprop.0+0xf6>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
 8009efa:	9931      	ldr	r1, [sp, #196]	; 0xc4
    for (int i = 0; i < size_; i++) {
 8009efc:	e78d      	b.n	8009e1a <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeP16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSC_SC_PSA_SD_.constprop.0+0x1aa>
    TFLITE_DCHECK_LE(conv_params.activation.min, conv_params.activation.max);
 8009efe:	f007 f8c9 	bl	8011094 <abort>
 8009f02:	bf00      	nop

08009f04 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode>:
                      tflite::micro::GetTensorShape(im2col),
                      tflite::micro::GetTensorData<float>(im2col));
  return kTfLiteOk;
}

TfLiteStatus Eval(TfLiteContext* context, TfLiteNode* node) {
 8009f04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f08:	ed2d 8b02 	vpush	{d8}
  auto* params = reinterpret_cast<TfLiteConvParams*>(node->builtin_data);
 8009f0c:	694e      	ldr	r6, [r1, #20]
TfLiteStatus Eval(TfLiteContext* context, TfLiteNode* node) {
 8009f0e:	b0f3      	sub	sp, #460	; 0x1cc
  TFLITE_DCHECK(context != nullptr);
 8009f10:	2800      	cmp	r0, #0
 8009f12:	f000 84a3 	beq.w	800a85c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x958>
  return context->GetEvalTensor(context, node->inputs->data[index]);
 8009f16:	680b      	ldr	r3, [r1, #0]
 8009f18:	4689      	mov	r9, r1
 8009f1a:	6859      	ldr	r1, [r3, #4]
 8009f1c:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8009f1e:	4607      	mov	r7, r0
 8009f20:	4798      	blx	r3
 8009f22:	f8d9 3000 	ldr.w	r3, [r9]
 8009f26:	4604      	mov	r4, r0
 8009f28:	6899      	ldr	r1, [r3, #8]
 8009f2a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009f2c:	4638      	mov	r0, r7
 8009f2e:	4798      	blx	r3
inline int NumInputs(const TfLiteNode* node) { return node->inputs->size; }
 8009f30:	f8d9 3000 	ldr.w	r3, [r9]
      tflite::micro::GetEvalInput(context, node, kInputTensor);
  const TfLiteEvalTensor* filter =
      tflite::micro::GetEvalInput(context, node, kFilterTensor);
  const TfLiteEvalTensor* bias =
      (NumInputs(node) == 3)
          ? tflite::micro::GetEvalInput(context, node, kBiasTensor)
 8009f34:	681a      	ldr	r2, [r3, #0]
 8009f36:	2a03      	cmp	r2, #3
 8009f38:	4605      	mov	r5, r0
 8009f3a:	d022      	beq.n	8009f82 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x7e>
 8009f3c:	f04f 0800 	mov.w	r8, #0
  return context->GetEvalTensor(context, node->outputs->data[index]);
 8009f40:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8009f44:	4638      	mov	r0, r7
 8009f46:	6859      	ldr	r1, [r3, #4]
 8009f48:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009f4a:	4798      	blx	r3
          : nullptr;
  TfLiteEvalTensor* output =
      tflite::micro::GetEvalOutput(context, node, kOutputTensor);

  TFLITE_DCHECK(node->user_data != nullptr);
 8009f4c:	f8d9 2010 	ldr.w	r2, [r9, #16]
 8009f50:	4682      	mov	sl, r0
 8009f52:	2a00      	cmp	r2, #0
 8009f54:	f000 8482 	beq.w	800a85c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x958>
  const OpData& data = *(static_cast<const OpData*>(node->user_data));

  switch (input->type) {  // Already know in/out types are same.
 8009f58:	7a20      	ldrb	r0, [r4, #8]
 8009f5a:	2803      	cmp	r0, #3
 8009f5c:	d03b      	beq.n	8009fd6 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xd2>
 8009f5e:	2809      	cmp	r0, #9
 8009f60:	d02c      	beq.n	8009fbc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0xb8>
 8009f62:	2801      	cmp	r0, #1
 8009f64:	d013      	beq.n	8009f8e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x8a>
    case kTfLiteUInt8:
      return EvalQuantized(context, node, params, data, input, filter, bias,
                           nullptr, nullptr, output);
      break;
    default:
      TF_LITE_KERNEL_LOG(context, "Type %s (%d) not supported.",
 8009f66:	697d      	ldr	r5, [r7, #20]
 8009f68:	f7f9 fc10 	bl	800378c <TfLiteTypeGetName>
 8009f6c:	7a23      	ldrb	r3, [r4, #8]
 8009f6e:	499e      	ldr	r1, [pc, #632]	; (800a1e8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2e4>)
 8009f70:	4602      	mov	r2, r0
 8009f72:	4638      	mov	r0, r7
 8009f74:	47a8      	blx	r5
                         TfLiteTypeGetName(input->type), input->type);
      return kTfLiteError;
 8009f76:	2001      	movs	r0, #1
  }
  return kTfLiteOk;
}
 8009f78:	b073      	add	sp, #460	; 0x1cc
 8009f7a:	ecbd 8b02 	vpop	{d8}
 8009f7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  return context->GetEvalTensor(context, node->inputs->data[index]);
 8009f82:	68d9      	ldr	r1, [r3, #12]
 8009f84:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009f86:	4638      	mov	r0, r7
 8009f88:	4798      	blx	r3
 8009f8a:	4680      	mov	r8, r0
 8009f8c:	e7d8      	b.n	8009f40 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3c>
  CalculateActivationRange(params->activation, &output_activation_min,
 8009f8e:	7b33      	ldrb	r3, [r6, #12]
// Calculates the useful range of an activation layer given its activation
// tensor.a
template <typename T>
void CalculateActivationRange(TfLiteFusedActivation activation,
                              T* activation_min, T* activation_max) {
  if (activation == kTfLiteActRelu) {
 8009f90:	2b01      	cmp	r3, #1
 8009f92:	f000 8257 	beq.w	800a444 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x540>
    *activation_min = 0;
    *activation_max = std::numeric_limits<T>::max();
  } else if (activation == kTfLiteActRelu6) {
 8009f96:	2b03      	cmp	r3, #3
 8009f98:	f000 8457 	beq.w	800a84a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x946>
  } else if (activation == kTfLiteActReluN1To1) {
    *activation_min = -1;
    *activation_max = 1;
  } else {
    *activation_min = std::numeric_limits<T>::lowest();
    *activation_max = std::numeric_limits<T>::max();
 8009f9c:	ed9f 7a93 	vldr	s14, [pc, #588]	; 800a1ec <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2e8>
 8009fa0:	eddf 7a93 	vldr	s15, [pc, #588]	; 800a1f0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2ec>
 8009fa4:	2b02      	cmp	r3, #2
 8009fa6:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 8009faa:	eebf 8a00 	vmov.f32	s16, #240	; 0xbf800000 -1.0
 8009fae:	bf18      	it	ne
 8009fb0:	eef0 8a47 	vmovne.f32	s17, s14
 8009fb4:	bf18      	it	ne
 8009fb6:	eeb0 8a67 	vmovne.f32	s16, s15
 8009fba:	e247      	b.n	800a44c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x548>
      return EvalQuantizedPerChannel(context, node, params, data, input, filter,
 8009fbc:	e9cd 8a01 	strd	r8, sl, [sp, #4]
 8009fc0:	9500      	str	r5, [sp, #0]
 8009fc2:	4623      	mov	r3, r4
 8009fc4:	4631      	mov	r1, r6
 8009fc6:	4638      	mov	r0, r7
 8009fc8:	f7ff fe52 	bl	8009c70 <_ZN6tflite12_GLOBAL__N_123EvalQuantizedPerChannelEP13TfLiteContextP10TfLiteNodeP16TfLiteConvParamsRKNS0_6OpDataEPK16TfLiteEvalTensorSC_SC_PSA_SD_.constprop.0>
}
 8009fcc:	b073      	add	sp, #460	; 0x1cc
 8009fce:	ecbd 8b02 	vpop	{d8}
 8009fd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  const int32_t input_offset = -data.input_zero_point;
 8009fd6:	6913      	ldr	r3, [r2, #16]
 8009fd8:	931a      	str	r3, [sp, #104]	; 0x68
  const int32_t filter_offset = -data.filter_zero_point;
 8009fda:	6953      	ldr	r3, [r2, #20]
 8009fdc:	931b      	str	r3, [sp, #108]	; 0x6c
  const int32_t output_offset = data.output_zero_point;
 8009fde:	6993      	ldr	r3, [r2, #24]
 8009fe0:	931c      	str	r3, [sp, #112]	; 0x70
  op_params.padding_values.width = data.padding.width;
 8009fe2:	f9b2 3000 	ldrsh.w	r3, [r2]
 8009fe6:	931d      	str	r3, [sp, #116]	; 0x74
  op_params.padding_values.height = data.padding.height;
 8009fe8:	f9b2 3004 	ldrsh.w	r3, [r2, #4]
 8009fec:	931e      	str	r3, [sp, #120]	; 0x78
  op_params.stride_width = params->stride_width;
 8009fee:	f9b6 3004 	ldrsh.w	r3, [r6, #4]
 8009ff2:	931f      	str	r3, [sp, #124]	; 0x7c
  op_params.stride_height = params->stride_height;
 8009ff4:	f9b6 3008 	ldrsh.w	r3, [r6, #8]
 8009ff8:	9320      	str	r3, [sp, #128]	; 0x80
  op_params.dilation_width_factor = params->dilation_width_factor;
 8009ffa:	f9b6 3010 	ldrsh.w	r3, [r6, #16]
 8009ffe:	930b      	str	r3, [sp, #44]	; 0x2c
  op_params.dilation_height_factor = params->dilation_height_factor;
 800a000:	f9b6 3014 	ldrsh.w	r3, [r6, #20]
 800a004:	930c      	str	r3, [sp, #48]	; 0x30
  op_params.quantized_activation_min = data.output_activation_min;
 800a006:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
  op_params.output_shift = -data.output_shift;
 800a008:	6a17      	ldr	r7, [r2, #32]
  op_params.quantized_activation_min = data.output_activation_min;
 800a00a:	9307      	str	r3, [sp, #28]
  reference_ops::Conv(op_params, tflite::micro::GetTensorShape(input),
 800a00c:	4621      	mov	r1, r4
  op_params.quantized_activation_max = data.output_activation_max;
 800a00e:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800a010:	930e      	str	r3, [sp, #56]	; 0x38
  reference_ops::Conv(op_params, tflite::micro::GetTensorShape(input),
 800a012:	a854      	add	r0, sp, #336	; 0x150
  op_params.output_multiplier = data.output_multiplier;
 800a014:	f8d2 901c 	ldr.w	r9, [r2, #28]
  op_params.output_shift = -data.output_shift;
 800a018:	970d      	str	r7, [sp, #52]	; 0x34
  reference_ops::Conv(op_params, tflite::micro::GetTensorShape(input),
 800a01a:	f7fc fcc9 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  return reinterpret_cast<const T*>(tensor->data.raw);
 800a01e:	6823      	ldr	r3, [r4, #0]
 800a020:	9321      	str	r3, [sp, #132]	; 0x84
                      tflite::micro::GetTensorShape(filter),
 800a022:	4629      	mov	r1, r5
 800a024:	a85a      	add	r0, sp, #360	; 0x168
  op_params.output_shift = -data.output_shift;
 800a026:	427e      	negs	r6, r7
                      tflite::micro::GetTensorShape(filter),
 800a028:	f7fc fcc2 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  TFLITE_DCHECK(tensor != nullptr);
 800a02c:	2d00      	cmp	r5, #0
 800a02e:	f000 8415 	beq.w	800a85c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x958>
  return reinterpret_cast<const T*>(tensor->data.raw);
 800a032:	682b      	ldr	r3, [r5, #0]
 800a034:	9322      	str	r3, [sp, #136]	; 0x88
                      tflite::micro::GetTensorShape(bias),
 800a036:	4641      	mov	r1, r8
 800a038:	a860      	add	r0, sp, #384	; 0x180
 800a03a:	f7fc fcb9 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  TFLITE_DCHECK(tensor != nullptr);
 800a03e:	f1b8 0f00 	cmp.w	r8, #0
 800a042:	f000 840b 	beq.w	800a85c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x958>
  return reinterpret_cast<const T*>(tensor->data.raw);
 800a046:	f8d8 3000 	ldr.w	r3, [r8]
 800a04a:	930f      	str	r3, [sp, #60]	; 0x3c
                      tflite::micro::GetTensorShape(output),
 800a04c:	4651      	mov	r1, sl
 800a04e:	a866      	add	r0, sp, #408	; 0x198
 800a050:	f7fc fcae 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
 800a054:	f1ba 0f00 	cmp.w	sl, #0
 800a058:	d001      	beq.n	800a05e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x15a>
 800a05a:	f8da a000 	ldr.w	sl, [sl]
                      tflite::micro::GetTensorShape(im2col),
 800a05e:	2100      	movs	r1, #0
 800a060:	a86c      	add	r0, sp, #432	; 0x1b0
 800a062:	f7fc fca5 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  const int32_t output_offset = params.output_offset;
  const int32_t output_multiplier = params.output_multiplier;
  const int output_shift = params.output_shift;
  const int32_t output_activation_min = params.quantized_activation_min;
  const int32_t output_activation_max = params.quantized_activation_max;
  TFLITE_DCHECK_LE(output_activation_min, output_activation_max);
 800a066:	9b07      	ldr	r3, [sp, #28]
 800a068:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a06a:	4293      	cmp	r3, r2
 800a06c:	f300 83f6 	bgt.w	800a85c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x958>

  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
 800a070:	9b54      	ldr	r3, [sp, #336]	; 0x150
 800a072:	2b04      	cmp	r3, #4
 800a074:	f040 83f2 	bne.w	800a85c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x958>
  TFLITE_DCHECK_EQ(filter_shape.DimensionsCount(), 4);
 800a078:	9b5a      	ldr	r3, [sp, #360]	; 0x168
 800a07a:	2b04      	cmp	r3, #4
 800a07c:	f040 83ee 	bne.w	800a85c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x958>
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
 800a080:	9b66      	ldr	r3, [sp, #408]	; 0x198
 800a082:	2b04      	cmp	r3, #4
 800a084:	f040 83ea 	bne.w	800a85c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x958>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800a088:	9b55      	ldr	r3, [sp, #340]	; 0x154
 800a08a:	9310      	str	r3, [sp, #64]	; 0x40
 800a08c:	461a      	mov	r2, r3
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
 800a08e:	9b67      	ldr	r3, [sp, #412]	; 0x19c
 800a090:	4293      	cmp	r3, r2
 800a092:	f040 83e3 	bne.w	800a85c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x958>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800a096:	9b58      	ldr	r3, [sp, #352]	; 0x160
 800a098:	9311      	str	r3, [sp, #68]	; 0x44
 800a09a:	461a      	mov	r2, r3
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
 800a09c:	9b5e      	ldr	r3, [sp, #376]	; 0x178
 800a09e:	4293      	cmp	r3, r2
 800a0a0:	f040 83dc 	bne.w	800a85c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x958>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800a0a4:	9b5b      	ldr	r3, [sp, #364]	; 0x16c
 800a0a6:	9308      	str	r3, [sp, #32]
 800a0a8:	461a      	mov	r2, r3
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
 800a0aa:	9b6a      	ldr	r3, [sp, #424]	; 0x1a8
 800a0ac:	4293      	cmp	r3, r2
 800a0ae:	f040 83d5 	bne.w	800a85c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x958>
  const int batches = MatchingDim(input_shape, 0, output_shape, 0);
  const int input_depth = MatchingDim(input_shape, 3, filter_shape, 3);
  const int output_depth = MatchingDim(filter_shape, 0, output_shape, 3);
  if (bias_data) {
 800a0b2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a0b4:	b1ab      	cbz	r3, 800a0e2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1de>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
 800a0b6:	9860      	ldr	r0, [sp, #384]	; 0x180
 800a0b8:	2805      	cmp	r0, #5
 800a0ba:	f300 83c4 	bgt.w	800a846 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x942>
    for (int i = 0; i < size_; i++) {
 800a0be:	2800      	cmp	r0, #0
 800a0c0:	f340 83ca 	ble.w	800a858 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x954>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
 800a0c4:	ab61      	add	r3, sp, #388	; 0x184
 800a0c6:	3b04      	subs	r3, #4
 800a0c8:	2201      	movs	r2, #1
 800a0ca:	2100      	movs	r1, #0
      buffer_size *= dims_data[i];
 800a0cc:	f853 4f04 	ldr.w	r4, [r3, #4]!
    for (int i = 0; i < size_; i++) {
 800a0d0:	3101      	adds	r1, #1
 800a0d2:	4288      	cmp	r0, r1
      buffer_size *= dims_data[i];
 800a0d4:	fb04 f202 	mul.w	r2, r4, r2
    for (int i = 0; i < size_; i++) {
 800a0d8:	dcf8      	bgt.n	800a0cc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1c8>
    TFLITE_DCHECK_EQ(bias_shape.FlatSize(), output_depth);
 800a0da:	9b08      	ldr	r3, [sp, #32]
 800a0dc:	429a      	cmp	r2, r3
 800a0de:	f040 83bd 	bne.w	800a85c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x958>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800a0e2:	9b56      	ldr	r3, [sp, #344]	; 0x158
 800a0e4:	9325      	str	r3, [sp, #148]	; 0x94
 800a0e6:	9b57      	ldr	r3, [sp, #348]	; 0x15c
 800a0e8:	9324      	str	r3, [sp, #144]	; 0x90
 800a0ea:	9b5c      	ldr	r3, [sp, #368]	; 0x170
 800a0ec:	9315      	str	r3, [sp, #84]	; 0x54
 800a0ee:	9b5d      	ldr	r3, [sp, #372]	; 0x174
 800a0f0:	9314      	str	r3, [sp, #80]	; 0x50
 800a0f2:	9b68      	ldr	r3, [sp, #416]	; 0x1a0
 800a0f4:	9313      	str	r3, [sp, #76]	; 0x4c
 800a0f6:	9b69      	ldr	r3, [sp, #420]	; 0x1a4
 800a0f8:	9312      	str	r3, [sp, #72]	; 0x48
  const int input_width = input_shape.Dims(2);
  const int filter_height = filter_shape.Dims(1);
  const int filter_width = filter_shape.Dims(2);
  const int output_height = output_shape.Dims(1);
  const int output_width = output_shape.Dims(2);
  for (int batch = 0; batch < batches; ++batch) {
 800a0fa:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	f340 8159 	ble.w	800a3b4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x4b0>
  int left_shift = shift > 0 ? shift : 0;
 800a102:	ea26 73e6 	bic.w	r3, r6, r6, asr #31
 800a106:	9331      	str	r3, [sp, #196]	; 0xc4
 800a108:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a10a:	f8cd a0c8 	str.w	sl, [sp, #200]	; 0xc8
 800a10e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800a112:	461a      	mov	r2, r3
 800a114:	9323      	str	r3, [sp, #140]	; 0x8c
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
 800a116:	2301      	movs	r3, #1
 800a118:	4093      	lsls	r3, r2
 800a11a:	3b01      	subs	r3, #1
 800a11c:	932e      	str	r3, [sp, #184]	; 0xb8
 800a11e:	f04f 0800 	mov.w	r8, #0
  return a >> offset;
 800a122:	105b      	asrs	r3, r3, #1
 800a124:	46ca      	mov	sl, r9
 800a126:	932f      	str	r3, [sp, #188]	; 0xbc
 800a128:	46c1      	mov	r9, r8
    for (int out_y = 0; out_y < output_height; ++out_y) {
 800a12a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	f340 813b 	ble.w	800a3a8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x4a4>
 800a132:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800a134:	f04f 0e00 	mov.w	lr, #0
 800a138:	425b      	negs	r3, r3
 800a13a:	9309      	str	r3, [sp, #36]	; 0x24
 800a13c:	46f0      	mov	r8, lr
      const int in_y_origin = (out_y * stride_height) - pad_height;
      for (int out_x = 0; out_x < output_width; ++out_x) {
 800a13e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a140:	2b00      	cmp	r3, #0
 800a142:	f340 8127 	ble.w	800a394 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x490>
 800a146:	9b1d      	ldr	r3, [sp, #116]	; 0x74
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 800a148:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800a14c:	425b      	negs	r3, r3
 800a14e:	f04f 0c00 	mov.w	ip, #0
 800a152:	46c8      	mov	r8, r9
 800a154:	9304      	str	r3, [sp, #16]
 800a156:	46d1      	mov	r9, sl
 800a158:	46e2      	mov	sl, ip
        const int in_x_origin = (out_x * stride_width) - pad_width;
        for (int out_channel = 0; out_channel < output_depth; ++out_channel) {
 800a15a:	9b08      	ldr	r3, [sp, #32]
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	bfc8      	it	gt
 800a160:	f04f 0e00 	movgt.w	lr, #0
 800a164:	f340 8108 	ble.w	800a378 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x474>
          int32_t acc = 0;
          for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
 800a168:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	f340 8159 	ble.w	800a422 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x51e>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
 800a170:	e9dd 1557 	ldrd	r1, r5, [sp, #348]	; 0x15c
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
 800a174:	9b56      	ldr	r3, [sp, #344]	; 0x158
 800a176:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a178:	9f04      	ldr	r7, [sp, #16]
 800a17a:	932c      	str	r3, [sp, #176]	; 0xb0
 800a17c:	fb08 2303 	mla	r3, r8, r3, r2
 800a180:	fb01 7303 	mla	r3, r1, r3, r7
 800a184:	9f21      	ldr	r7, [sp, #132]	; 0x84
 800a186:	985c      	ldr	r0, [sp, #368]	; 0x170
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
 800a188:	9c5d      	ldr	r4, [sp, #372]	; 0x174
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
 800a18a:	9e5e      	ldr	r6, [sp, #376]	; 0x178
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
 800a18c:	9028      	str	r0, [sp, #160]	; 0xa0
 800a18e:	fb05 7303 	mla	r3, r5, r3, r7
 800a192:	9305      	str	r3, [sp, #20]
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
 800a194:	fb0e f300 	mul.w	r3, lr, r0
 800a198:	9822      	ldr	r0, [sp, #136]	; 0x88
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
 800a19a:	9429      	str	r4, [sp, #164]	; 0xa4
 800a19c:	fb06 f404 	mul.w	r4, r6, r4
 800a1a0:	fb04 0303 	mla	r3, r4, r3, r0
 800a1a4:	912d      	str	r1, [sp, #180]	; 0xb4
 800a1a6:	9306      	str	r3, [sp, #24]
 800a1a8:	fb01 f305 	mul.w	r3, r1, r5
 800a1ac:	990c      	ldr	r1, [sp, #48]	; 0x30
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
 800a1ae:	9616      	str	r6, [sp, #88]	; 0x58
 800a1b0:	fb01 f303 	mul.w	r3, r1, r3
  inline int32_t DimensionsCount() const { return size_; }
 800a1b4:	9954      	ldr	r1, [sp, #336]	; 0x150
 800a1b6:	912a      	str	r1, [sp, #168]	; 0xa8
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
 800a1b8:	9955      	ldr	r1, [sp, #340]	; 0x154
 800a1ba:	912b      	str	r1, [sp, #172]	; 0xac
  inline int32_t DimensionsCount() const { return size_; }
 800a1bc:	995a      	ldr	r1, [sp, #360]	; 0x168
 800a1be:	9126      	str	r1, [sp, #152]	; 0x98
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
 800a1c0:	995b      	ldr	r1, [sp, #364]	; 0x16c
 800a1c2:	9127      	str	r1, [sp, #156]	; 0x9c
 800a1c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a1c6:	9318      	str	r3, [sp, #96]	; 0x60
 800a1c8:	e9cd 9a33 	strd	r9, sl, [sp, #204]	; 0xcc
          int32_t acc = 0;
 800a1cc:	2300      	movs	r3, #0
 800a1ce:	fb01 f105 	mul.w	r1, r1, r5
 800a1d2:	9419      	str	r4, [sp, #100]	; 0x64
 800a1d4:	9130      	str	r1, [sp, #192]	; 0xc0
          for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
 800a1d6:	469b      	mov	fp, r3
            const int in_y = in_y_origin + dilation_height_factor * filter_y;
            for (int filter_x = 0; filter_x < filter_width; ++filter_x) {
 800a1d8:	9914      	ldr	r1, [sp, #80]	; 0x50
 800a1da:	2900      	cmp	r1, #0
 800a1dc:	dd60      	ble.n	800a2a0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x39c>
 800a1de:	e9dd 6905 	ldrd	r6, r9, [sp, #20]
 800a1e2:	9904      	ldr	r1, [sp, #16]
 800a1e4:	2400      	movs	r4, #0
 800a1e6:	e00f      	b.n	800a208 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x304>
 800a1e8:	0801733c 	.word	0x0801733c
 800a1ec:	7f7fffff 	.word	0x7f7fffff
 800a1f0:	ff7fffff 	.word	0xff7fffff
 800a1f4:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800a1f6:	4401      	add	r1, r0
 800a1f8:	9816      	ldr	r0, [sp, #88]	; 0x58
 800a1fa:	4481      	add	r9, r0
 800a1fc:	9830      	ldr	r0, [sp, #192]	; 0xc0
 800a1fe:	4406      	add	r6, r0
 800a200:	9814      	ldr	r0, [sp, #80]	; 0x50
 800a202:	3401      	adds	r4, #1
 800a204:	4284      	cmp	r4, r0
 800a206:	d04b      	beq.n	800a2a0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x39c>
              const int in_x = in_x_origin + dilation_width_factor * filter_x;

              // Zero padding by omitting the areas outside the image.
              const bool is_point_inside_image =
                  (in_x >= 0) && (in_x < input_width) && (in_y >= 0) &&
 800a208:	ea52 0001 	orrs.w	r0, r2, r1
 800a20c:	d4f2      	bmi.n	800a1f4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2f0>
 800a20e:	9824      	ldr	r0, [sp, #144]	; 0x90
 800a210:	4288      	cmp	r0, r1
 800a212:	ddef      	ble.n	800a1f4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2f0>
 800a214:	9825      	ldr	r0, [sp, #148]	; 0x94
 800a216:	4290      	cmp	r0, r2
 800a218:	ddec      	ble.n	800a1f4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2f0>

              if (!is_point_inside_image) {
                continue;
              }

              for (int in_channel = 0; in_channel < input_depth; ++in_channel) {
 800a21a:	9811      	ldr	r0, [sp, #68]	; 0x44
 800a21c:	2800      	cmp	r0, #0
 800a21e:	dde9      	ble.n	800a1f4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2f0>
 800a220:	982a      	ldr	r0, [sp, #168]	; 0xa8
 800a222:	2804      	cmp	r0, #4
 800a224:	f040 831a 	bne.w	800a85c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x958>
 800a228:	9829      	ldr	r0, [sp, #164]	; 0xa4
 800a22a:	42a0      	cmp	r0, r4
 800a22c:	f340 8316 	ble.w	800a85c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x958>
 800a230:	9828      	ldr	r0, [sp, #160]	; 0xa0
 800a232:	4583      	cmp	fp, r0
 800a234:	f280 8312 	bge.w	800a85c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x958>
 800a238:	9827      	ldr	r0, [sp, #156]	; 0x9c
 800a23a:	4586      	cmp	lr, r0
 800a23c:	f280 830e 	bge.w	800a85c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x958>
 800a240:	1e70      	subs	r0, r6, #1
 800a242:	900a      	str	r0, [sp, #40]	; 0x28
 800a244:	f109 3aff 	add.w	sl, r9, #4294967295	; 0xffffffff
 800a248:	2000      	movs	r0, #0
 800a24a:	9435      	str	r4, [sp, #212]	; 0xd4
 800a24c:	9f2b      	ldr	r7, [sp, #172]	; 0xac
 800a24e:	45b8      	cmp	r8, r7
 800a250:	f280 8304 	bge.w	800a85c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x958>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
 800a254:	9f2c      	ldr	r7, [sp, #176]	; 0xb0
 800a256:	4297      	cmp	r7, r2
 800a258:	f340 8300 	ble.w	800a85c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x958>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
 800a25c:	9f2d      	ldr	r7, [sp, #180]	; 0xb4
 800a25e:	428f      	cmp	r7, r1
 800a260:	f340 82fc 	ble.w	800a85c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x958>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
 800a264:	42a8      	cmp	r0, r5
 800a266:	f280 82f9 	bge.w	800a85c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x958>
                int32_t input_val = input_data[Offset(input_shape, batch, in_y,
                                                      in_x, in_channel)];
 800a26a:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800a26c:	f817 cf01 	ldrb.w	ip, [r7, #1]!
 800a270:	970a      	str	r7, [sp, #40]	; 0x28
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
 800a272:	9f26      	ldr	r7, [sp, #152]	; 0x98
 800a274:	2f04      	cmp	r7, #4
 800a276:	f040 82f1 	bne.w	800a85c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x958>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
 800a27a:	9f16      	ldr	r7, [sp, #88]	; 0x58
 800a27c:	42b8      	cmp	r0, r7
 800a27e:	f280 82ed 	bge.w	800a85c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x958>
                int32_t filter_val = filter_data[Offset(
                    filter_shape, out_channel, filter_y, filter_x, in_channel)];
                acc +=
                    (filter_val + filter_offset) * (input_val + input_offset);
 800a282:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 800a284:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
 800a286:	ebac 0c07 	sub.w	ip, ip, r7
                    filter_shape, out_channel, filter_y, filter_x, in_channel)];
 800a28a:	f81a 7f01 	ldrb.w	r7, [sl, #1]!
                    (filter_val + filter_offset) * (input_val + input_offset);
 800a28e:	1b3f      	subs	r7, r7, r4
              for (int in_channel = 0; in_channel < input_depth; ++in_channel) {
 800a290:	9c11      	ldr	r4, [sp, #68]	; 0x44
 800a292:	3001      	adds	r0, #1
 800a294:	42a0      	cmp	r0, r4
                acc +=
 800a296:	fb0c 3307 	mla	r3, ip, r7, r3
              for (int in_channel = 0; in_channel < input_depth; ++in_channel) {
 800a29a:	d1d7      	bne.n	800a24c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x348>
 800a29c:	9c35      	ldr	r4, [sp, #212]	; 0xd4
 800a29e:	e7a9      	b.n	800a1f4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2f0>
          for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
 800a2a0:	9906      	ldr	r1, [sp, #24]
 800a2a2:	9819      	ldr	r0, [sp, #100]	; 0x64
 800a2a4:	4401      	add	r1, r0
 800a2a6:	9106      	str	r1, [sp, #24]
 800a2a8:	9818      	ldr	r0, [sp, #96]	; 0x60
 800a2aa:	9905      	ldr	r1, [sp, #20]
 800a2ac:	4401      	add	r1, r0
 800a2ae:	9105      	str	r1, [sp, #20]
 800a2b0:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a2b2:	440a      	add	r2, r1
 800a2b4:	9915      	ldr	r1, [sp, #84]	; 0x54
 800a2b6:	f10b 0b01 	add.w	fp, fp, #1
 800a2ba:	458b      	cmp	fp, r1
 800a2bc:	d18c      	bne.n	800a1d8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2d4>
 800a2be:	e9dd 9a33 	ldrd	r9, sl, [sp, #204]	; 0xcc
              }
            }
          }
          if (bias_data) {
 800a2c2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a2c4:	b112      	cbz	r2, 800a2cc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3c8>
            acc += bias_data[out_channel];
 800a2c6:	f852 202e 	ldr.w	r2, [r2, lr, lsl #2]
 800a2ca:	4413      	add	r3, r2
  return RoundingDivideByPOT(SaturatingRoundingDoublingHighMul(
 800a2cc:	9a31      	ldr	r2, [sp, #196]	; 0xc4
 800a2ce:	4093      	lsls	r3, r2
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
 800a2d0:	4599      	cmp	r9, r3
 800a2d2:	f000 8094 	beq.w	800a3fe <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x4fa>
  std::int64_t ab_64 = a_64 * b_64;
 800a2d6:	fb83 0209 	smull	r0, r2, r3, r9
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 800a2da:	2a00      	cmp	r2, #0
 800a2dc:	f280 80a3 	bge.w	800a426 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x522>
 800a2e0:	4b55      	ldr	r3, [pc, #340]	; (800a438 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x534>)
 800a2e2:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 800a2e6:	181b      	adds	r3, r3, r0
 800a2e8:	eb41 0102 	adc.w	r1, r1, r2
 800a2ec:	2900      	cmp	r1, #0
 800a2ee:	da04      	bge.n	800a2fa <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3f6>
 800a2f0:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 800a2f4:	189b      	adds	r3, r3, r2
 800a2f6:	f141 0100 	adc.w	r1, r1, #0
 800a2fa:	0fdb      	lsrs	r3, r3, #31
 800a2fc:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
  assert(exponent <= 31);
 800a300:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a302:	2a1f      	cmp	r2, #31
 800a304:	f300 81e2 	bgt.w	800a6cc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x7c8>
  return a & b;
 800a308:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
  return a >> offset;
 800a30a:	9823      	ldr	r0, [sp, #140]	; 0x8c
  return a & b;
 800a30c:	ea02 0103 	and.w	r1, r2, r3
  return a + b;
 800a310:	9a2f      	ldr	r2, [sp, #188]	; 0xbc
 800a312:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
  return a >> offset;
 800a316:	4103      	asrs	r3, r0
  return a + b;
 800a318:	4291      	cmp	r1, r2
 800a31a:	bfc8      	it	gt
 800a31c:	3301      	addgt	r3, #1
          }
          acc = MultiplyByQuantizedMultiplier(acc, output_multiplier,
                                              output_shift);
          acc += output_offset;
 800a31e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800a320:	4413      	add	r3, r2
      if (__a < __b)
 800a322:	9a07      	ldr	r2, [sp, #28]
 800a324:	429a      	cmp	r2, r3
 800a326:	dc03      	bgt.n	800a330 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x42c>
    min(const _Tp& __a, const _Tp& __b)
 800a328:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a32a:	429a      	cmp	r2, r3
 800a32c:	bfa8      	it	ge
 800a32e:	461a      	movge	r2, r3
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
 800a330:	9b66      	ldr	r3, [sp, #408]	; 0x198
 800a332:	2b04      	cmp	r3, #4
 800a334:	f040 8292 	bne.w	800a85c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x958>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
 800a338:	9b67      	ldr	r3, [sp, #412]	; 0x19c
 800a33a:	4598      	cmp	r8, r3
 800a33c:	f280 828e 	bge.w	800a85c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x958>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
 800a340:	9b68      	ldr	r3, [sp, #416]	; 0x1a0
 800a342:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 800a344:	429c      	cmp	r4, r3
 800a346:	f280 8289 	bge.w	800a85c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x958>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
 800a34a:	9869      	ldr	r0, [sp, #420]	; 0x1a4
 800a34c:	4550      	cmp	r0, sl
 800a34e:	f340 8285 	ble.w	800a85c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x958>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
 800a352:	996a      	ldr	r1, [sp, #424]	; 0x1a8
 800a354:	458e      	cmp	lr, r1
 800a356:	f280 8281 	bge.w	800a85c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x958>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
 800a35a:	fb03 4308 	mla	r3, r3, r8, r4
 800a35e:	fb00 a303 	mla	r3, r0, r3, sl
          acc = std::max(acc, output_activation_min);
          acc = std::min(acc, output_activation_max);
          output_data[Offset(output_shape, batch, out_y, out_x, out_channel)] =
 800a362:	9832      	ldr	r0, [sp, #200]	; 0xc8
 800a364:	fb01 0303 	mla	r3, r1, r3, r0
 800a368:	f803 200e 	strb.w	r2, [r3, lr]
        for (int out_channel = 0; out_channel < output_depth; ++out_channel) {
 800a36c:	9b08      	ldr	r3, [sp, #32]
 800a36e:	f10e 0e01 	add.w	lr, lr, #1
 800a372:	459e      	cmp	lr, r3
 800a374:	f47f aef8 	bne.w	800a168 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x264>
      for (int out_x = 0; out_x < output_width; ++out_x) {
 800a378:	9b04      	ldr	r3, [sp, #16]
 800a37a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800a37c:	4413      	add	r3, r2
 800a37e:	9304      	str	r3, [sp, #16]
 800a380:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a382:	f10a 0a01 	add.w	sl, sl, #1
 800a386:	459a      	cmp	sl, r3
 800a388:	f47f aee7 	bne.w	800a15a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x256>
 800a38c:	46ca      	mov	sl, r9
 800a38e:	46c1      	mov	r9, r8
 800a390:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
    for (int out_y = 0; out_y < output_height; ++out_y) {
 800a394:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a396:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a398:	4413      	add	r3, r2
 800a39a:	9309      	str	r3, [sp, #36]	; 0x24
 800a39c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a39e:	f108 0801 	add.w	r8, r8, #1
 800a3a2:	4598      	cmp	r8, r3
 800a3a4:	f47f aecb 	bne.w	800a13e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x23a>
  for (int batch = 0; batch < batches; ++batch) {
 800a3a8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a3aa:	f109 0901 	add.w	r9, r9, #1
 800a3ae:	4599      	cmp	r9, r3
 800a3b0:	f47f aebb 	bne.w	800a12a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x226>
    if (size_ > kMaxSmallSize) {
 800a3b4:	9b6c      	ldr	r3, [sp, #432]	; 0x1b0
 800a3b6:	2b05      	cmp	r3, #5
 800a3b8:	dd03      	ble.n	800a3c2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x4be>
      delete[] dims_pointer_;
 800a3ba:	986d      	ldr	r0, [sp, #436]	; 0x1b4
 800a3bc:	b108      	cbz	r0, 800a3c2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x4be>
 800a3be:	f006 fb8f 	bl	8010ae0 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
 800a3c2:	9b66      	ldr	r3, [sp, #408]	; 0x198
 800a3c4:	2b05      	cmp	r3, #5
 800a3c6:	dd03      	ble.n	800a3d0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x4cc>
      delete[] dims_pointer_;
 800a3c8:	9867      	ldr	r0, [sp, #412]	; 0x19c
 800a3ca:	b108      	cbz	r0, 800a3d0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x4cc>
 800a3cc:	f006 fb88 	bl	8010ae0 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
 800a3d0:	9b60      	ldr	r3, [sp, #384]	; 0x180
 800a3d2:	2b05      	cmp	r3, #5
 800a3d4:	dd03      	ble.n	800a3de <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x4da>
      delete[] dims_pointer_;
 800a3d6:	9861      	ldr	r0, [sp, #388]	; 0x184
 800a3d8:	b108      	cbz	r0, 800a3de <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x4da>
 800a3da:	f006 fb81 	bl	8010ae0 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
 800a3de:	9b5a      	ldr	r3, [sp, #360]	; 0x168
 800a3e0:	2b05      	cmp	r3, #5
 800a3e2:	dd03      	ble.n	800a3ec <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x4e8>
      delete[] dims_pointer_;
 800a3e4:	985b      	ldr	r0, [sp, #364]	; 0x16c
 800a3e6:	b108      	cbz	r0, 800a3ec <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x4e8>
 800a3e8:	f006 fb7a 	bl	8010ae0 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
 800a3ec:	9b54      	ldr	r3, [sp, #336]	; 0x150
 800a3ee:	2b05      	cmp	r3, #5
 800a3f0:	f340 821c 	ble.w	800a82c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x928>
      delete[] dims_pointer_;
 800a3f4:	9855      	ldr	r0, [sp, #340]	; 0x154
 800a3f6:	2800      	cmp	r0, #0
 800a3f8:	f040 8216 	bne.w	800a828 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x924>
 800a3fc:	e216      	b.n	800a82c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x928>
  std::int64_t ab_64 = a_64 * b_64;
 800a3fe:	fb89 0209 	smull	r0, r2, r9, r9
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 800a402:	2a00      	cmp	r2, #0
 800a404:	4b0c      	ldr	r3, [pc, #48]	; (800a438 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x534>)
 800a406:	bfa6      	itte	ge
 800a408:	2100      	movge	r1, #0
 800a40a:	f04f 4380 	movge.w	r3, #1073741824	; 0x40000000
 800a40e:	f04f 31ff 	movlt.w	r1, #4294967295	; 0xffffffff
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
 800a412:	f1b9 4f00 	cmp.w	r9, #2147483648	; 0x80000000
 800a416:	bf08      	it	eq
 800a418:	f06f 4300 	mvneq.w	r3, #2147483648	; 0x80000000
 800a41c:	f43f af70 	beq.w	800a300 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3fc>
 800a420:	e761      	b.n	800a2e6 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3e2>
          int32_t acc = 0;
 800a422:	2300      	movs	r3, #0
 800a424:	e74d      	b.n	800a2c2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3be>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 800a426:	f110 4380 	adds.w	r3, r0, #1073741824	; 0x40000000
 800a42a:	f142 0200 	adc.w	r2, r2, #0
 800a42e:	0fdb      	lsrs	r3, r3, #31
 800a430:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
 800a434:	e764      	b.n	800a300 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3fc>
 800a436:	bf00      	nop
 800a438:	c0000001 	.word	0xc0000001
 800a43c:	7f7fffff 	.word	0x7f7fffff
 800a440:	00000000 	.word	0x00000000
    *activation_max = std::numeric_limits<T>::max();
 800a444:	ed5f 8a03 	vldr	s17, [pc, #-12]	; 800a43c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x538>
    *activation_min = 0;
 800a448:	ed1f 8a03 	vldr	s16, [pc, #-12]	; 800a440 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x53c>
  op_params.padding_values.width = data.padding.width;
 800a44c:	f9b2 3000 	ldrsh.w	r3, [r2]
 800a450:	9310      	str	r3, [sp, #64]	; 0x40
  op_params.padding_values.height = data.padding.height;
 800a452:	f9b2 3004 	ldrsh.w	r3, [r2, #4]
 800a456:	9311      	str	r3, [sp, #68]	; 0x44
  op_params.stride_width = params->stride_width;
 800a458:	f9b6 3004 	ldrsh.w	r3, [r6, #4]
 800a45c:	9312      	str	r3, [sp, #72]	; 0x48
  op_params.stride_height = params->stride_height;
 800a45e:	f9b6 3008 	ldrsh.w	r3, [r6, #8]
 800a462:	9313      	str	r3, [sp, #76]	; 0x4c
  op_params.dilation_width_factor = params->dilation_width_factor;
 800a464:	f9b6 3010 	ldrsh.w	r3, [r6, #16]
 800a468:	9314      	str	r3, [sp, #80]	; 0x50
  reference_ops::Conv(op_params, tflite::micro::GetTensorShape(input),
 800a46a:	4621      	mov	r1, r4
  op_params.dilation_height_factor = params->dilation_height_factor;
 800a46c:	f9b6 3014 	ldrsh.w	r3, [r6, #20]
 800a470:	9315      	str	r3, [sp, #84]	; 0x54
  reference_ops::Conv(op_params, tflite::micro::GetTensorShape(input),
 800a472:	a84e      	add	r0, sp, #312	; 0x138
 800a474:	f7fc fa9c 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  return reinterpret_cast<const T*>(tensor->data.raw);
 800a478:	6823      	ldr	r3, [r4, #0]
 800a47a:	931d      	str	r3, [sp, #116]	; 0x74
                      tflite::micro::GetTensorShape(filter),
 800a47c:	4629      	mov	r1, r5
 800a47e:	a848      	add	r0, sp, #288	; 0x120
 800a480:	f7fc fa96 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  TFLITE_DCHECK(tensor != nullptr);
 800a484:	2d00      	cmp	r5, #0
 800a486:	f000 81e9 	beq.w	800a85c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x958>
  return reinterpret_cast<const T*>(tensor->data.raw);
 800a48a:	682b      	ldr	r3, [r5, #0]
 800a48c:	931e      	str	r3, [sp, #120]	; 0x78
                      tflite::micro::GetTensorShape(bias),
 800a48e:	4641      	mov	r1, r8
 800a490:	a842      	add	r0, sp, #264	; 0x108
 800a492:	f7fc fa8d 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  TFLITE_DCHECK(tensor != nullptr);
 800a496:	f1b8 0f00 	cmp.w	r8, #0
 800a49a:	f000 81df 	beq.w	800a85c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x958>
  return reinterpret_cast<const T*>(tensor->data.raw);
 800a49e:	f8d8 3000 	ldr.w	r3, [r8]
 800a4a2:	9316      	str	r3, [sp, #88]	; 0x58
                      tflite::micro::GetTensorShape(output),
 800a4a4:	4651      	mov	r1, sl
 800a4a6:	a83c      	add	r0, sp, #240	; 0xf0
 800a4a8:	f7fc fa82 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
 800a4ac:	f1ba 0f00 	cmp.w	sl, #0
 800a4b0:	d001      	beq.n	800a4b6 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5b2>
 800a4b2:	f8da a000 	ldr.w	sl, [sl]
                      tflite::micro::GetTensorShape(im2col),
 800a4b6:	2100      	movs	r1, #0
 800a4b8:	a836      	add	r0, sp, #216	; 0xd8
 800a4ba:	f7fc fa79 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
 800a4be:	9b4e      	ldr	r3, [sp, #312]	; 0x138
 800a4c0:	2b04      	cmp	r3, #4
 800a4c2:	f040 81cb 	bne.w	800a85c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x958>
  TFLITE_DCHECK_EQ(filter_shape.DimensionsCount(), 4);
 800a4c6:	9b48      	ldr	r3, [sp, #288]	; 0x120
 800a4c8:	2b04      	cmp	r3, #4
 800a4ca:	f040 81c7 	bne.w	800a85c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x958>
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
 800a4ce:	9b3c      	ldr	r3, [sp, #240]	; 0xf0
 800a4d0:	2b04      	cmp	r3, #4
 800a4d2:	f040 81c3 	bne.w	800a85c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x958>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800a4d6:	9b4f      	ldr	r3, [sp, #316]	; 0x13c
 800a4d8:	9a3d      	ldr	r2, [sp, #244]	; 0xf4
 800a4da:	9305      	str	r3, [sp, #20]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
 800a4dc:	429a      	cmp	r2, r3
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800a4de:	921f      	str	r2, [sp, #124]	; 0x7c
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
 800a4e0:	f040 81bc 	bne.w	800a85c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x958>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800a4e4:	f8dd b148 	ldr.w	fp, [sp, #328]	; 0x148
 800a4e8:	f8dd e130 	ldr.w	lr, [sp, #304]	; 0x130
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
 800a4ec:	45de      	cmp	lr, fp
 800a4ee:	f040 81b5 	bne.w	800a85c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x958>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800a4f2:	f8dd 9124 	ldr.w	r9, [sp, #292]	; 0x124
 800a4f6:	9d40      	ldr	r5, [sp, #256]	; 0x100
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
 800a4f8:	454d      	cmp	r5, r9
 800a4fa:	f040 81af 	bne.w	800a85c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x958>
  if (bias_data) {
 800a4fe:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800a500:	b18b      	cbz	r3, 800a526 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x622>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
 800a502:	9842      	ldr	r0, [sp, #264]	; 0x108
 800a504:	2805      	cmp	r0, #5
 800a506:	f340 819a 	ble.w	800a83e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x93a>
 800a50a:	9b43      	ldr	r3, [sp, #268]	; 0x10c
    for (int i = 0; i < size_; i++) {
 800a50c:	3b04      	subs	r3, #4
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
 800a50e:	2201      	movs	r2, #1
 800a510:	2100      	movs	r1, #0
      buffer_size *= dims_data[i];
 800a512:	f853 4f04 	ldr.w	r4, [r3, #4]!
    for (int i = 0; i < size_; i++) {
 800a516:	3101      	adds	r1, #1
 800a518:	4288      	cmp	r0, r1
      buffer_size *= dims_data[i];
 800a51a:	fb04 f202 	mul.w	r2, r4, r2
    for (int i = 0; i < size_; i++) {
 800a51e:	dcf8      	bgt.n	800a512 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x60e>
    TFLITE_DCHECK_EQ(bias_shape.FlatSize(), output_depth);
 800a520:	454a      	cmp	r2, r9
 800a522:	f040 819b 	bne.w	800a85c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x958>
  for (int batch = 0; batch < batches; ++batch) {
 800a526:	9b05      	ldr	r3, [sp, #20]
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800a528:	9e50      	ldr	r6, [sp, #320]	; 0x140
 800a52a:	9c51      	ldr	r4, [sp, #324]	; 0x144
 800a52c:	9f4a      	ldr	r7, [sp, #296]	; 0x128
 800a52e:	9a3e      	ldr	r2, [sp, #248]	; 0xf8
 800a530:	994b      	ldr	r1, [sp, #300]	; 0x12c
 800a532:	983f      	ldr	r0, [sp, #252]	; 0xfc
 800a534:	9623      	str	r6, [sp, #140]	; 0x8c
 800a536:	2b00      	cmp	r3, #0
 800a538:	9422      	str	r4, [sp, #136]	; 0x88
 800a53a:	9707      	str	r7, [sp, #28]
 800a53c:	9204      	str	r2, [sp, #16]
 800a53e:	f340 8152 	ble.w	800a7e6 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x8e2>
 800a542:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a544:	9a10      	ldr	r2, [sp, #64]	; 0x40
          float bias_value = 0.0f;
 800a546:	ed5f 6a42 	vldr	s13, [pc, #-264]	; 800a440 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x53c>
 800a54a:	f8cd a0ac 	str.w	sl, [sp, #172]	; 0xac
 800a54e:	fb04 f303 	mul.w	r3, r4, r3
 800a552:	425b      	negs	r3, r3
 800a554:	1a9b      	subs	r3, r3, r2
 800a556:	9a04      	ldr	r2, [sp, #16]
 800a558:	f8cd b060 	str.w	fp, [sp, #96]	; 0x60
 800a55c:	fb00 f202 	mul.w	r2, r0, r2
 800a560:	fb0b f303 	mul.w	r3, fp, r3
 800a564:	fb05 f202 	mul.w	r2, r5, r2
 800a568:	930e      	str	r3, [sp, #56]	; 0x38
 800a56a:	9226      	str	r2, [sp, #152]	; 0x98
 800a56c:	fb04 f30b 	mul.w	r3, r4, fp
 800a570:	fb04 f206 	mul.w	r2, r4, r6
 800a574:	fb00 f405 	mul.w	r4, r0, r5
 800a578:	9424      	str	r4, [sp, #144]	; 0x90
 800a57a:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800a57c:	9519      	str	r5, [sp, #100]	; 0x64
 800a57e:	fb04 f403 	mul.w	r4, r4, r3
 800a582:	9425      	str	r4, [sp, #148]	; 0x94
 800a584:	9c15      	ldr	r4, [sp, #84]	; 0x54
 800a586:	fb04 f303 	mul.w	r3, r4, r3
 800a58a:	9321      	str	r3, [sp, #132]	; 0x84
 800a58c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a58e:	fb03 f30b 	mul.w	r3, r3, fp
 800a592:	fb0b f202 	mul.w	r2, fp, r2
 800a596:	9328      	str	r3, [sp, #160]	; 0xa0
 800a598:	fb0e f301 	mul.w	r3, lr, r1
 800a59c:	9227      	str	r2, [sp, #156]	; 0x9c
 800a59e:	9329      	str	r3, [sp, #164]	; 0xa4
 800a5a0:	fb01 f207 	mul.w	r2, r1, r7
 800a5a4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a5a6:	fb0e f202 	mul.w	r2, lr, r2
 800a5aa:	fb0b f303 	mul.w	r3, fp, r3
 800a5ae:	922a      	str	r2, [sp, #168]	; 0xa8
  for (int batch = 0; batch < batches; ++batch) {
 800a5b0:	2200      	movs	r2, #0
 800a5b2:	46c8      	mov	r8, r9
 800a5b4:	920b      	str	r2, [sp, #44]	; 0x2c
 800a5b6:	9320      	str	r3, [sp, #128]	; 0x80
 800a5b8:	46f2      	mov	sl, lr
 800a5ba:	4693      	mov	fp, r2
 800a5bc:	4681      	mov	r9, r0
 800a5be:	468c      	mov	ip, r1
    for (int out_y = 0; out_y < output_height; ++out_y) {
 800a5c0:	9b04      	ldr	r3, [sp, #16]
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	f340 8101 	ble.w	800a7ca <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x8c6>
 800a5c8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a5ca:	425b      	negs	r3, r3
 800a5cc:	9309      	str	r3, [sp, #36]	; 0x24
 800a5ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a5d0:	9308      	str	r3, [sp, #32]
 800a5d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a5d4:	930a      	str	r3, [sp, #40]	; 0x28
 800a5d6:	f04f 0e00 	mov.w	lr, #0
 800a5da:	4652      	mov	r2, sl
 800a5dc:	4663      	mov	r3, ip
 800a5de:	46da      	mov	sl, fp
 800a5e0:	46cc      	mov	ip, r9
 800a5e2:	4647      	mov	r7, r8
 800a5e4:	46f1      	mov	r9, lr
 800a5e6:	4693      	mov	fp, r2
 800a5e8:	469e      	mov	lr, r3
      for (int out_x = 0; out_x < output_width; ++out_x) {
 800a5ea:	f1bc 0f00 	cmp.w	ip, #0
 800a5ee:	f340 80d4 	ble.w	800a79a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x896>
 800a5f2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a5f4:	f8cd 9068 	str.w	r9, [sp, #104]	; 0x68
 800a5f8:	425b      	negs	r3, r3
 800a5fa:	930f      	str	r3, [sp, #60]	; 0x3c
 800a5fc:	9b08      	ldr	r3, [sp, #32]
 800a5fe:	930c      	str	r3, [sp, #48]	; 0x30
 800a600:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a602:	930d      	str	r3, [sp, #52]	; 0x34
 800a604:	465b      	mov	r3, fp
 800a606:	463e      	mov	r6, r7
 800a608:	46d3      	mov	fp, sl
 800a60a:	f04f 0800 	mov.w	r8, #0
 800a60e:	4667      	mov	r7, ip
 800a610:	469a      	mov	sl, r3
        for (int out_channel = 0; out_channel < output_depth; ++out_channel) {
 800a612:	2e00      	cmp	r6, #0
 800a614:	f340 80a9 	ble.w	800a76a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x866>
 800a618:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 800a61a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a61c:	e9cd 871b 	strd	r8, r7, [sp, #108]	; 0x6c
 800a620:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 800a624:	f04f 0c00 	mov.w	ip, #0
 800a628:	9317      	str	r3, [sp, #92]	; 0x5c
 800a62a:	4663      	mov	r3, ip
          for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
 800a62c:	9a07      	ldr	r2, [sp, #28]
          float total = 0.f;
 800a62e:	ed1f 7a7c 	vldr	s14, [pc, #-496]	; 800a440 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x53c>
          for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
 800a632:	2a00      	cmp	r2, #0
 800a634:	dd62      	ble.n	800a6fc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x7f8>
 800a636:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a638:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a63a:	9106      	str	r1, [sp, #24]
 800a63c:	46e1      	mov	r9, ip
 800a63e:	f04f 0800 	mov.w	r8, #0
 800a642:	f8cd c0b0 	str.w	ip, [sp, #176]	; 0xb0
            for (int filter_x = 0; filter_x < filter_width; ++filter_x) {
 800a646:	f1be 0f00 	cmp.w	lr, #0
 800a64a:	dd48      	ble.n	800a6de <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x7da>
 800a64c:	9d06      	ldr	r5, [sp, #24]
 800a64e:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800a650:	f8cd 90b4 	str.w	r9, [sp, #180]	; 0xb4
 800a654:	464f      	mov	r7, r9
 800a656:	2100      	movs	r1, #0
 800a658:	e007      	b.n	800a66a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x766>
 800a65a:	9c14      	ldr	r4, [sp, #80]	; 0x50
 800a65c:	3101      	adds	r1, #1
 800a65e:	4420      	add	r0, r4
 800a660:	9c20      	ldr	r4, [sp, #128]	; 0x80
 800a662:	4571      	cmp	r1, lr
 800a664:	4457      	add	r7, sl
 800a666:	4425      	add	r5, r4
 800a668:	d037      	beq.n	800a6da <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x7d6>
                  (in_x >= 0) && (in_x < input_width) && (in_y >= 0) &&
 800a66a:	ea50 0402 	orrs.w	r4, r0, r2
 800a66e:	d4f4      	bmi.n	800a65a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x756>
 800a670:	9c22      	ldr	r4, [sp, #136]	; 0x88
 800a672:	42a0      	cmp	r0, r4
 800a674:	daf1      	bge.n	800a65a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x756>
 800a676:	9c23      	ldr	r4, [sp, #140]	; 0x8c
 800a678:	4294      	cmp	r4, r2
 800a67a:	ddee      	ble.n	800a65a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x756>
              for (int in_channel = 0; in_channel < input_depth; ++in_channel) {
 800a67c:	9c18      	ldr	r4, [sp, #96]	; 0x60
 800a67e:	2c00      	cmp	r4, #0
 800a680:	ddeb      	ble.n	800a65a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x756>
 800a682:	9c05      	ldr	r4, [sp, #20]
 800a684:	455c      	cmp	r4, fp
 800a686:	f340 80e9 	ble.w	800a85c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x958>
 800a68a:	458e      	cmp	lr, r1
 800a68c:	f340 80e6 	ble.w	800a85c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x958>
 800a690:	9c07      	ldr	r4, [sp, #28]
 800a692:	4544      	cmp	r4, r8
 800a694:	f340 80e2 	ble.w	800a85c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x958>
 800a698:	42b3      	cmp	r3, r6
 800a69a:	f280 80df 	bge.w	800a85c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x958>
 800a69e:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 800a6a0:	932e      	str	r3, [sp, #184]	; 0xb8
 800a6a2:	eb04 0987 	add.w	r9, r4, r7, lsl #2
 800a6a6:	9c1d      	ldr	r4, [sp, #116]	; 0x74
 800a6a8:	eb04 0c85 	add.w	ip, r4, r5, lsl #2
 800a6ac:	2400      	movs	r4, #0
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
 800a6ae:	4554      	cmp	r4, sl
                                                      in_x, in_channel)];
 800a6b0:	ecbc 6a01 	vldmia	ip!, {s12}
 800a6b4:	f280 80d2 	bge.w	800a85c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x958>
              for (int in_channel = 0; in_channel < input_depth; ++in_channel) {
 800a6b8:	9b18      	ldr	r3, [sp, #96]	; 0x60
                    filter_shape, out_channel, filter_y, filter_x, in_channel)];
 800a6ba:	ecf9 7a01 	vldmia	r9!, {s15}
              for (int in_channel = 0; in_channel < input_depth; ++in_channel) {
 800a6be:	3401      	adds	r4, #1
 800a6c0:	429c      	cmp	r4, r3
                total += (input_value * filter_value);
 800a6c2:	eea6 7a27 	vfma.f32	s14, s12, s15
              for (int in_channel = 0; in_channel < input_depth; ++in_channel) {
 800a6c6:	d1f2      	bne.n	800a6ae <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x7aa>
 800a6c8:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800a6ca:	e7c6      	b.n	800a65a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x756>
  assert(exponent <= 31);
 800a6cc:	4b64      	ldr	r3, [pc, #400]	; (800a860 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x95c>)
 800a6ce:	4a65      	ldr	r2, [pc, #404]	; (800a864 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x960>)
 800a6d0:	4865      	ldr	r0, [pc, #404]	; (800a868 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x964>)
 800a6d2:	f240 1167 	movw	r1, #359	; 0x167
 800a6d6:	f006 fce5 	bl	80110a4 <__assert_func>
 800a6da:	f8dd 90b4 	ldr.w	r9, [sp, #180]	; 0xb4
          for (int filter_y = 0; filter_y < filter_height; ++filter_y) {
 800a6de:	9929      	ldr	r1, [sp, #164]	; 0xa4
 800a6e0:	9821      	ldr	r0, [sp, #132]	; 0x84
 800a6e2:	4489      	add	r9, r1
 800a6e4:	9906      	ldr	r1, [sp, #24]
 800a6e6:	4401      	add	r1, r0
 800a6e8:	9106      	str	r1, [sp, #24]
 800a6ea:	9915      	ldr	r1, [sp, #84]	; 0x54
 800a6ec:	440a      	add	r2, r1
 800a6ee:	9907      	ldr	r1, [sp, #28]
 800a6f0:	f108 0801 	add.w	r8, r8, #1
 800a6f4:	4588      	cmp	r8, r1
 800a6f6:	d1a6      	bne.n	800a646 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x742>
 800a6f8:	f8dd c0b0 	ldr.w	ip, [sp, #176]	; 0xb0
          if (bias_data) {
 800a6fc:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a6fe:	2a00      	cmp	r2, #0
 800a700:	f000 809a 	beq.w	800a838 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x934>
            bias_value = bias_data[out_channel];
 800a704:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800a708:	edd2 7a00 	vldr	s15, [r2]
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
 800a70c:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800a70e:	455a      	cmp	r2, fp
              ActivationFunctionWithMinMax(total + bias_value,
 800a710:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a714:	f340 80a2 	ble.w	800a85c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x958>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
 800a718:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a71a:	9904      	ldr	r1, [sp, #16]
 800a71c:	428a      	cmp	r2, r1
 800a71e:	f280 809d 	bge.w	800a85c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x958>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
 800a722:	e9dd 211b 	ldrd	r2, r1, [sp, #108]	; 0x6c
 800a726:	428a      	cmp	r2, r1
 800a728:	f280 8098 	bge.w	800a85c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x958>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
 800a72c:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a72e:	4293      	cmp	r3, r2
 800a730:	f280 8094 	bge.w	800a85c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x958>
	return __b;
 800a734:	eef4 7a48 	vcmp.f32	s15, s16
 800a738:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a73c:	bf48      	it	mi
 800a73e:	eef0 7a48 	vmovmi.f32	s15, s16
	return __b;
 800a742:	eef4 7a68 	vcmp.f32	s15, s17
          output_data[Offset(output_shape, batch, out_y, out_x, out_channel)] =
 800a746:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a748:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a74c:	bfc8      	it	gt
 800a74e:	eef0 7a68 	vmovgt.f32	s15, s17
 800a752:	ece2 7a01 	vstmia	r2!, {s15}
        for (int out_channel = 0; out_channel < output_depth; ++out_channel) {
 800a756:	3301      	adds	r3, #1
          output_data[Offset(output_shape, batch, out_y, out_x, out_channel)] =
 800a758:	9217      	str	r2, [sp, #92]	; 0x5c
        for (int out_channel = 0; out_channel < output_depth; ++out_channel) {
 800a75a:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 800a75c:	42b3      	cmp	r3, r6
 800a75e:	4494      	add	ip, r2
 800a760:	f47f af64 	bne.w	800a62c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x728>
 800a764:	f8dd 806c 	ldr.w	r8, [sp, #108]	; 0x6c
 800a768:	460f      	mov	r7, r1
      for (int out_x = 0; out_x < output_width; ++out_x) {
 800a76a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a76c:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a76e:	4413      	add	r3, r2
 800a770:	930d      	str	r3, [sp, #52]	; 0x34
 800a772:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800a774:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a776:	4413      	add	r3, r2
 800a778:	930c      	str	r3, [sp, #48]	; 0x30
 800a77a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a77c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a77e:	f108 0801 	add.w	r8, r8, #1
 800a782:	4413      	add	r3, r2
 800a784:	45b8      	cmp	r8, r7
 800a786:	930f      	str	r3, [sp, #60]	; 0x3c
 800a788:	f47f af43 	bne.w	800a612 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x70e>
 800a78c:	4653      	mov	r3, sl
 800a78e:	f8dd 9068 	ldr.w	r9, [sp, #104]	; 0x68
 800a792:	46da      	mov	sl, fp
 800a794:	46bc      	mov	ip, r7
 800a796:	469b      	mov	fp, r3
 800a798:	4637      	mov	r7, r6
    for (int out_y = 0; out_y < output_height; ++out_y) {
 800a79a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a79c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a79e:	4413      	add	r3, r2
 800a7a0:	930a      	str	r3, [sp, #40]	; 0x28
 800a7a2:	9a25      	ldr	r2, [sp, #148]	; 0x94
 800a7a4:	9b08      	ldr	r3, [sp, #32]
 800a7a6:	4413      	add	r3, r2
 800a7a8:	9308      	str	r3, [sp, #32]
 800a7aa:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a7ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a7ae:	4413      	add	r3, r2
 800a7b0:	9309      	str	r3, [sp, #36]	; 0x24
 800a7b2:	9b04      	ldr	r3, [sp, #16]
 800a7b4:	f109 0901 	add.w	r9, r9, #1
 800a7b8:	4599      	cmp	r9, r3
 800a7ba:	f47f af16 	bne.w	800a5ea <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x6e6>
 800a7be:	465b      	mov	r3, fp
 800a7c0:	46e1      	mov	r9, ip
 800a7c2:	46d3      	mov	fp, sl
 800a7c4:	46b8      	mov	r8, r7
 800a7c6:	46f4      	mov	ip, lr
 800a7c8:	469a      	mov	sl, r3
  for (int batch = 0; batch < batches; ++batch) {
 800a7ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a7cc:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800a7ce:	4413      	add	r3, r2
 800a7d0:	930b      	str	r3, [sp, #44]	; 0x2c
 800a7d2:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 800a7d4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a7d6:	4413      	add	r3, r2
 800a7d8:	930e      	str	r3, [sp, #56]	; 0x38
 800a7da:	9b05      	ldr	r3, [sp, #20]
 800a7dc:	f10b 0b01 	add.w	fp, fp, #1
 800a7e0:	459b      	cmp	fp, r3
 800a7e2:	f47f aeed 	bne.w	800a5c0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x6bc>
    if (size_ > kMaxSmallSize) {
 800a7e6:	9b36      	ldr	r3, [sp, #216]	; 0xd8
 800a7e8:	2b05      	cmp	r3, #5
 800a7ea:	dd0a      	ble.n	800a802 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x8fe>
      delete[] dims_pointer_;
 800a7ec:	9837      	ldr	r0, [sp, #220]	; 0xdc
 800a7ee:	b140      	cbz	r0, 800a802 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x8fe>
 800a7f0:	f006 f976 	bl	8010ae0 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
 800a7f4:	9b3c      	ldr	r3, [sp, #240]	; 0xf0
 800a7f6:	2b05      	cmp	r3, #5
 800a7f8:	dd03      	ble.n	800a802 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x8fe>
      delete[] dims_pointer_;
 800a7fa:	983d      	ldr	r0, [sp, #244]	; 0xf4
 800a7fc:	b108      	cbz	r0, 800a802 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x8fe>
 800a7fe:	f006 f96f 	bl	8010ae0 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
 800a802:	9b42      	ldr	r3, [sp, #264]	; 0x108
 800a804:	2b05      	cmp	r3, #5
 800a806:	dd03      	ble.n	800a810 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x90c>
      delete[] dims_pointer_;
 800a808:	9843      	ldr	r0, [sp, #268]	; 0x10c
 800a80a:	b108      	cbz	r0, 800a810 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x90c>
 800a80c:	f006 f968 	bl	8010ae0 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
 800a810:	9b48      	ldr	r3, [sp, #288]	; 0x120
 800a812:	2b05      	cmp	r3, #5
 800a814:	dd03      	ble.n	800a81e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x91a>
      delete[] dims_pointer_;
 800a816:	9849      	ldr	r0, [sp, #292]	; 0x124
 800a818:	b108      	cbz	r0, 800a81e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x91a>
 800a81a:	f006 f961 	bl	8010ae0 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
 800a81e:	9b4e      	ldr	r3, [sp, #312]	; 0x138
 800a820:	2b05      	cmp	r3, #5
 800a822:	dd03      	ble.n	800a82c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x928>
      delete[] dims_pointer_;
 800a824:	984f      	ldr	r0, [sp, #316]	; 0x13c
 800a826:	b108      	cbz	r0, 800a82c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x928>
 800a828:	f006 f95a 	bl	8010ae0 <_ZdaPv>
      return EvalQuantized(context, node, params, data, input, filter, bias,
 800a82c:	2000      	movs	r0, #0
}
 800a82e:	b073      	add	sp, #460	; 0x1cc
 800a830:	ecbd 8b02 	vpop	{d8}
 800a834:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
          float bias_value = 0.0f;
 800a838:	eef0 7a66 	vmov.f32	s15, s13
 800a83c:	e766      	b.n	800a70c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x808>
    for (int i = 0; i < size_; i++) {
 800a83e:	2800      	cmp	r0, #0
 800a840:	dd08      	ble.n	800a854 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x950>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
 800a842:	ab43      	add	r3, sp, #268	; 0x10c
 800a844:	e662      	b.n	800a50c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x608>
 800a846:	9b61      	ldr	r3, [sp, #388]	; 0x184
    for (int i = 0; i < size_; i++) {
 800a848:	e43d      	b.n	800a0c6 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1c2>
    *activation_min = 0;
 800a84a:	ed9f 8a08 	vldr	s16, [pc, #32]	; 800a86c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x968>
    *activation_max = 6;
 800a84e:	eef1 8a08 	vmov.f32	s17, #24	; 0x40c00000  6.0
 800a852:	e5fb      	b.n	800a44c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x548>
    int buffer_size = 1;
 800a854:	2201      	movs	r2, #1
 800a856:	e663      	b.n	800a520 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x61c>
 800a858:	2201      	movs	r2, #1
 800a85a:	e43e      	b.n	800a0da <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1d6>
  TFLITE_DCHECK(context != nullptr);
 800a85c:	f006 fc1a 	bl	8011094 <abort>
 800a860:	08016994 	.word	0x08016994
 800a864:	080169a4 	.word	0x080169a4
 800a868:	08016a00 	.word	0x08016a00
 800a86c:	00000000 	.word	0x00000000

0800a870 <_ZN6tflite16Register_CONV_2DEv>:

}  // namespace

TfLiteRegistration Register_CONV_2D() {
 800a870:	b510      	push	{r4, lr}
          /*prepare=*/Prepare,
          /*invoke=*/Eval,
          /*profiling_string=*/nullptr,
          /*builtin_code=*/0,
          /*custom_name=*/nullptr,
          /*version=*/0};
 800a872:	4c06      	ldr	r4, [pc, #24]	; (800a88c <_ZN6tflite16Register_CONV_2DEv+0x1c>)
TfLiteRegistration Register_CONV_2D() {
 800a874:	4686      	mov	lr, r0
          /*version=*/0};
 800a876:	4684      	mov	ip, r0
 800a878:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800a87a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800a87e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800a882:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
}
 800a886:	4670      	mov	r0, lr
 800a888:	bd10      	pop	{r4, pc}
 800a88a:	bf00      	nop
 800a88c:	08013f40 	.word	0x08013f40

0800a890 <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj>:
  }
  return status;
}

void* Init(TfLiteContext* context, const char* buffer, size_t length) {
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
 800a890:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800a892:	b10b      	cbz	r3, 800a898 <_ZN6tflite12_GLOBAL__N_14InitEP13TfLiteContextPKcj+0x8>
  return context->AllocatePersistentBuffer(context, sizeof(OpData));
 800a894:	2124      	movs	r1, #36	; 0x24
 800a896:	4718      	bx	r3
void* Init(TfLiteContext* context, const char* buffer, size_t length) {
 800a898:	b510      	push	{r4, lr}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
 800a89a:	f006 fbfb 	bl	8011094 <abort>
 800a89e:	bf00      	nop

0800a8a0 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0>:
    }
  }
  return kTfLiteOk;
}

TfLiteStatus EvalQuantizedInt8(TfLiteContext* context, TfLiteNode* node,
 800a8a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8a4:	b0dd      	sub	sp, #372	; 0x174
 800a8a6:	f8dd 8198 	ldr.w	r8, [sp, #408]	; 0x198
  TFLITE_DCHECK(tensor != nullptr);
 800a8aa:	f1b8 0f00 	cmp.w	r8, #0
 800a8ae:	f000 8230 	beq.w	800ad12 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x472>
 800a8b2:	461e      	mov	r6, r3
                               const TfLiteEvalTensor* filter,
                               const TfLiteEvalTensor* bias,
                               TfLiteEvalTensor* output) {
  // The 'if' condition can be removed when null handling of bias is added to
  // arm_fully_connected_s8
  if (nullptr != tflite::micro::GetTensorData<int32_t>(bias)) {
 800a8b4:	f8d8 3000 	ldr.w	r3, [r8]
 800a8b8:	4689      	mov	r9, r1
 800a8ba:	4615      	mov	r5, r2
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	f000 809c 	beq.w	800a9fa <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x15a>
    const RuntimeShape output_shape = tflite::micro::GetTensorShape(output);
 800a8c2:	9967      	ldr	r1, [sp, #412]	; 0x19c
 800a8c4:	4604      	mov	r4, r0
 800a8c6:	a832      	add	r0, sp, #200	; 0xc8
 800a8c8:	f7fc f872 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
    TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 2);
 800a8cc:	9b32      	ldr	r3, [sp, #200]	; 0xc8
 800a8ce:	2b02      	cmp	r3, #2
 800a8d0:	f040 821f 	bne.w	800ad12 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x472>
    const int batches = output_shape.Dims(0);
    const int output_depth = output_shape.Dims(1);
    const RuntimeShape filter_shape = tflite::micro::GetTensorShape(filter);
 800a8d4:	4631      	mov	r1, r6
 800a8d6:	a838      	add	r0, sp, #224	; 0xe0
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800a8d8:	e9dd a733 	ldrd	sl, r7, [sp, #204]	; 0xcc
 800a8dc:	f7fc f868 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  inline int32_t DimensionsCount() const { return size_; }
 800a8e0:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    TFLITE_DCHECK_GE(i, 0);
 800a8e2:	1e5a      	subs	r2, r3, #1
 800a8e4:	f100 8215 	bmi.w	800ad12 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x472>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800a8e8:	2b05      	cmp	r3, #5
 800a8ea:	f300 8082 	bgt.w	800a9f2 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x152>
 800a8ee:	ab5c      	add	r3, sp, #368	; 0x170
 800a8f0:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 800a8f4:	f852 bc8c 	ldr.w	fp, [r2, #-140]
    const int filter_dim_count = filter_shape.DimensionsCount();
    const int accum_depth = filter_shape.Dims(filter_dim_count - 1);
    const RuntimeShape input_shape = tflite::micro::GetTensorShape(input);
 800a8f8:	4629      	mov	r1, r5
 800a8fa:	a83e      	add	r0, sp, #248	; 0xf8
 800a8fc:	f7fc f858 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>

    cmsis_nn_fc_params fc_params;
    fc_params.input_offset = -data.input_zero_point;
 800a900:	f8d9 3018 	ldr.w	r3, [r9, #24]
    fc_params.output_offset = data.output_zero_point;
    fc_params.filter_offset = -data.filter_zero_point;
 800a904:	f8d9 201c 	ldr.w	r2, [r9, #28]
    fc_params.output_offset = data.output_zero_point;
 800a908:	f8d9 1014 	ldr.w	r1, [r9, #20]
    quant_params.multiplier = data.output_multiplier;
    // TODO(b/138810107): Figure out whether output shift should be inverted
    quant_params.shift = -data.output_shift;

    cmsis_nn_dims input_dims;
    input_dims.n = batches;
 800a90c:	f8cd a074 	str.w	sl, [sp, #116]	; 0x74
    fc_params.input_offset = -data.input_zero_point;
 800a910:	425b      	negs	r3, r3
 800a912:	932d      	str	r3, [sp, #180]	; 0xb4
    fc_params.output_offset = data.output_zero_point;
 800a914:	f8d9 3004 	ldr.w	r3, [r9, #4]
    bias_dims.h = 1;
    bias_dims.w = 1;
    bias_dims.c = output_depth;

    cmsis_nn_dims output_dims;
    output_dims.n = batches;
 800a918:	f8cd a0a4 	str.w	sl, [sp, #164]	; 0xa4
    quant_params.shift = -data.output_shift;
 800a91c:	425b      	negs	r3, r3
 800a91e:	931a      	str	r3, [sp, #104]	; 0x68
    input_dims.h = 1;
 800a920:	2301      	movs	r3, #1
    input_dims.w = 1;
 800a922:	e9cd 331e 	strd	r3, r3, [sp, #120]	; 0x78
    filter_dims.w = 1;
 800a926:	e9cd 3322 	strd	r3, r3, [sp, #136]	; 0x88
    bias_dims.h = 1;
 800a92a:	e9cd 3325 	strd	r3, r3, [sp, #148]	; 0x94
    output_dims.h = 1;
    output_dims.w = 1;
 800a92e:	e9cd 332a 	strd	r3, r3, [sp, #168]	; 0xa8
    bias_dims.w = 1;
 800a932:	9327      	str	r3, [sp, #156]	; 0x9c
    fc_params.output_offset = data.output_zero_point;
 800a934:	f8d9 3000 	ldr.w	r3, [r9]
    quant_params.multiplier = data.output_multiplier;
 800a938:	9319      	str	r3, [sp, #100]	; 0x64
    fc_params.output_offset = data.output_zero_point;
 800a93a:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800a93e:	9330      	str	r3, [sp, #192]	; 0xc0
 800a940:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800a944:	9331      	str	r3, [sp, #196]	; 0xc4
 800a946:	f8d9 3020 	ldr.w	r3, [r9, #32]
 800a94a:	932f      	str	r3, [sp, #188]	; 0xbc
    output_dims.c = output_depth;

    cmsis_nn_context ctx;
    ctx.buf = nullptr;
 800a94c:	2300      	movs	r3, #0
    fc_params.filter_offset = -data.filter_zero_point;
 800a94e:	4252      	negs	r2, r2
    ctx.size = 0;

    if (data.buffer_idx > -1) {
 800a950:	4299      	cmp	r1, r3
    filter_dims.n = accum_depth;
 800a952:	e9cd bb20 	strd	fp, fp, [sp, #128]	; 0x80
    filter_dims.c = output_depth;
 800a956:	9724      	str	r7, [sp, #144]	; 0x90
    bias_dims.c = output_depth;
 800a958:	9728      	str	r7, [sp, #160]	; 0xa0
    output_dims.c = output_depth;
 800a95a:	972c      	str	r7, [sp, #176]	; 0xb0
    fc_params.filter_offset = -data.filter_zero_point;
 800a95c:	922e      	str	r2, [sp, #184]	; 0xb8
    ctx.size = 0;
 800a95e:	e9cd 331b 	strd	r3, r3, [sp, #108]	; 0x6c
    if (data.buffer_idx > -1) {
 800a962:	db03      	blt.n	800a96c <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0xcc>
      ctx.buf = context->GetScratchBuffer(context, data.buffer_idx);
 800a964:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800a966:	4620      	mov	r0, r4
 800a968:	4798      	blx	r3
 800a96a:	901b      	str	r0, [sp, #108]	; 0x6c
 800a96c:	2d00      	cmp	r5, #0
 800a96e:	f000 81d0 	beq.w	800ad12 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x472>
  return reinterpret_cast<const T*>(tensor->data.raw);
 800a972:	682b      	ldr	r3, [r5, #0]
  TFLITE_DCHECK(tensor != nullptr);
 800a974:	2e00      	cmp	r6, #0
 800a976:	f000 81cc 	beq.w	800ad12 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x472>
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
 800a97a:	9867      	ldr	r0, [sp, #412]	; 0x19c
  return reinterpret_cast<const T*>(tensor->data.raw);
 800a97c:	6832      	ldr	r2, [r6, #0]
 800a97e:	f8d8 1000 	ldr.w	r1, [r8]
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
 800a982:	2800      	cmp	r0, #0
 800a984:	f000 819b 	beq.w	800acbe <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x41e>
    }

    TF_LITE_ENSURE_EQ(
 800a988:	6800      	ldr	r0, [r0, #0]
 800a98a:	9006      	str	r0, [sp, #24]
 800a98c:	f10d 09a4 	add.w	r9, sp, #164	; 0xa4
 800a990:	af25      	add	r7, sp, #148	; 0x94
 800a992:	f10d 0a84 	add.w	sl, sp, #132	; 0x84
 800a996:	9104      	str	r1, [sp, #16]
 800a998:	9202      	str	r2, [sp, #8]
 800a99a:	a92d      	add	r1, sp, #180	; 0xb4
 800a99c:	9300      	str	r3, [sp, #0]
 800a99e:	f8cd 9014 	str.w	r9, [sp, #20]
 800a9a2:	ab1d      	add	r3, sp, #116	; 0x74
 800a9a4:	9703      	str	r7, [sp, #12]
 800a9a6:	f8cd a004 	str.w	sl, [sp, #4]
 800a9aa:	aa19      	add	r2, sp, #100	; 0x64
 800a9ac:	a81b      	add	r0, sp, #108	; 0x6c
 800a9ae:	9309      	str	r3, [sp, #36]	; 0x24
 800a9b0:	9108      	str	r1, [sp, #32]
 800a9b2:	f003 fef5 	bl	800e7a0 <arm_fully_connected_s8>
 800a9b6:	e9dd 1308 	ldrd	r1, r3, [sp, #32]
 800a9ba:	2800      	cmp	r0, #0
 800a9bc:	f040 810d 	bne.w	800abda <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x33a>
    if (size_ > kMaxSmallSize) {
 800a9c0:	9b3e      	ldr	r3, [sp, #248]	; 0xf8
 800a9c2:	2b05      	cmp	r3, #5
 800a9c4:	dd03      	ble.n	800a9ce <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x12e>
      delete[] dims_pointer_;
 800a9c6:	983f      	ldr	r0, [sp, #252]	; 0xfc
 800a9c8:	b108      	cbz	r0, 800a9ce <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x12e>
 800a9ca:	f006 f889 	bl	8010ae0 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
 800a9ce:	9b38      	ldr	r3, [sp, #224]	; 0xe0
 800a9d0:	2b05      	cmp	r3, #5
 800a9d2:	dd03      	ble.n	800a9dc <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x13c>
      delete[] dims_pointer_;
 800a9d4:	9839      	ldr	r0, [sp, #228]	; 0xe4
 800a9d6:	b108      	cbz	r0, 800a9dc <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x13c>
 800a9d8:	f006 f882 	bl	8010ae0 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
 800a9dc:	9b32      	ldr	r3, [sp, #200]	; 0xc8
 800a9de:	2b05      	cmp	r3, #5
 800a9e0:	dd03      	ble.n	800a9ea <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x14a>
      delete[] dims_pointer_;
 800a9e2:	9833      	ldr	r0, [sp, #204]	; 0xcc
 800a9e4:	2800      	cmp	r0, #0
 800a9e6:	f040 80f5 	bne.w	800abd4 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x334>
        tflite::micro::GetTensorShape(bias),
        tflite::micro::GetTensorData<int32_t>(bias),
        tflite::micro::GetTensorShape(output),
        tflite::micro::GetTensorData<int8_t>(output));
  }
  return kTfLiteOk;
 800a9ea:	2000      	movs	r0, #0
}
 800a9ec:	b05d      	add	sp, #372	; 0x174
 800a9ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800a9f2:	9b39      	ldr	r3, [sp, #228]	; 0xe4
 800a9f4:	f853 b022 	ldr.w	fp, [r3, r2, lsl #2]
 800a9f8:	e77e      	b.n	800a8f8 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x58>
    op_params.output_shift = -data.output_shift;
 800a9fa:	684b      	ldr	r3, [r1, #4]
    op_params.output_multiplier = data.output_multiplier;
 800a9fc:	f8d9 4000 	ldr.w	r4, [r9]
    op_params.output_shift = -data.output_shift;
 800aa00:	930c      	str	r3, [sp, #48]	; 0x30
        op_params, tflite::micro::GetTensorShape(input),
 800aa02:	4611      	mov	r1, r2
    op_params.weights_offset = -data.filter_zero_point;
 800aa04:	e9d9 a206 	ldrd	sl, r2, [r9, #24]
 800aa08:	9209      	str	r2, [sp, #36]	; 0x24
    op_params.output_offset = data.output_zero_point;
 800aa0a:	f8d9 2020 	ldr.w	r2, [r9, #32]
 800aa0e:	920e      	str	r2, [sp, #56]	; 0x38
    op_params.quantized_activation_max = data.output_activation_max;
 800aa10:	e9d9 7202 	ldrd	r7, r2, [r9, #8]
        op_params, tflite::micro::GetTensorShape(input),
 800aa14:	a856      	add	r0, sp, #344	; 0x158
    op_params.quantized_activation_max = data.output_activation_max;
 800aa16:	9212      	str	r2, [sp, #72]	; 0x48
    op_params.output_shift = -data.output_shift;
 800aa18:	f1c3 0900 	rsb	r9, r3, #0
        op_params, tflite::micro::GetTensorShape(input),
 800aa1c:	f7fb ffc8 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  TFLITE_DCHECK(tensor != nullptr);
 800aa20:	2d00      	cmp	r5, #0
 800aa22:	f000 8176 	beq.w	800ad12 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x472>
        tflite::micro::GetTensorShape(filter),
 800aa26:	4631      	mov	r1, r6
 800aa28:	a850      	add	r0, sp, #320	; 0x140
  return reinterpret_cast<const T*>(tensor->data.raw);
 800aa2a:	682d      	ldr	r5, [r5, #0]
 800aa2c:	f7fb ffc0 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  TFLITE_DCHECK(tensor != nullptr);
 800aa30:	2e00      	cmp	r6, #0
 800aa32:	f000 816e 	beq.w	800ad12 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x472>
  return reinterpret_cast<const T*>(tensor->data.raw);
 800aa36:	6833      	ldr	r3, [r6, #0]
 800aa38:	9317      	str	r3, [sp, #92]	; 0x5c
        tflite::micro::GetTensorShape(bias),
 800aa3a:	4641      	mov	r1, r8
 800aa3c:	a84a      	add	r0, sp, #296	; 0x128
 800aa3e:	f7fb ffb7 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
 800aa42:	f8d8 3000 	ldr.w	r3, [r8]
        tflite::micro::GetTensorShape(output),
 800aa46:	9967      	ldr	r1, [sp, #412]	; 0x19c
 800aa48:	930b      	str	r3, [sp, #44]	; 0x2c
 800aa4a:	a844      	add	r0, sp, #272	; 0x110
 800aa4c:	f7fb ffb0 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
 800aa50:	9b67      	ldr	r3, [sp, #412]	; 0x19c
 800aa52:	b10b      	cbz	r3, 800aa58 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x1b8>
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	9367      	str	r3, [sp, #412]	; 0x19c
  inline int32_t DimensionsCount() const { return size_; }
 800aa58:	9a50      	ldr	r2, [sp, #320]	; 0x140
  const int32_t output_offset = params.output_offset;
  const int32_t output_multiplier = params.output_multiplier;
  const int output_shift = params.output_shift;
  const int32_t output_activation_min = params.quantized_activation_min;
  const int32_t output_activation_max = params.quantized_activation_max;
  TFLITE_DCHECK_GE(filter_shape.DimensionsCount(), 2);
 800aa5a:	2a01      	cmp	r2, #1
 800aa5c:	f340 8159 	ble.w	800ad12 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x472>
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 2);
 800aa60:	9b44      	ldr	r3, [sp, #272]	; 0x110
 800aa62:	2b02      	cmp	r3, #2
 800aa64:	f040 8155 	bne.w	800ad12 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x472>

  TFLITE_DCHECK_LE(output_activation_min, output_activation_max);
 800aa68:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800aa6a:	429f      	cmp	r7, r3
 800aa6c:	f300 8151 	bgt.w	800ad12 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x472>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800aa70:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800aa72:	9846      	ldr	r0, [sp, #280]	; 0x118
 800aa74:	9316      	str	r3, [sp, #88]	; 0x58
 800aa76:	2a05      	cmp	r2, #5
 800aa78:	9014      	str	r0, [sp, #80]	; 0x50
  const int filter_dim_count = filter_shape.DimensionsCount();
  const int batches = output_shape.Dims(0);
  const int output_depth = output_shape.Dims(1);
  TFLITE_DCHECK_LE(output_depth, filter_shape.Dims(filter_dim_count - 2));
 800aa7a:	f1a2 0302 	sub.w	r3, r2, #2
 800aa7e:	f300 80e7 	bgt.w	800ac50 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x3b0>
 800aa82:	a95c      	add	r1, sp, #368	; 0x170
 800aa84:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800aa88:	9914      	ldr	r1, [sp, #80]	; 0x50
 800aa8a:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800aa8e:	428b      	cmp	r3, r1
 800aa90:	f2c0 813f 	blt.w	800ad12 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x472>
 800aa94:	ab5c      	add	r3, sp, #368	; 0x170
 800aa96:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 800aa9a:	f852 6c30 	ldr.w	r6, [r2, #-48]
  const int accum_depth = filter_shape.Dims(filter_dim_count - 1);
  for (int b = 0; b < batches; ++b) {
 800aa9e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800aaa0:	2b00      	cmp	r3, #0
 800aaa2:	f340 8081 	ble.w	800aba8 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x308>
  int left_shift = shift > 0 ? shift : 0;
 800aaa6:	ea29 73e9 	bic.w	r3, r9, r9, asr #31
 800aaaa:	930d      	str	r3, [sp, #52]	; 0x34
 800aaac:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aaae:	9914      	ldr	r1, [sp, #80]	; 0x50
 800aab0:	950a      	str	r5, [sp, #40]	; 0x28
 800aab2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800aab6:	461a      	mov	r2, r3
 800aab8:	930f      	str	r3, [sp, #60]	; 0x3c
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
 800aaba:	2301      	movs	r3, #1
 800aabc:	4093      	lsls	r3, r2
 800aabe:	3b01      	subs	r3, #1
 800aac0:	9310      	str	r3, [sp, #64]	; 0x40
  return a >> offset;
 800aac2:	105b      	asrs	r3, r3, #1
 800aac4:	9311      	str	r3, [sp, #68]	; 0x44
 800aac6:	9b67      	ldr	r3, [sp, #412]	; 0x19c
 800aac8:	2200      	movs	r2, #0
 800aaca:	9213      	str	r2, [sp, #76]	; 0x4c
 800aacc:	eb03 0901 	add.w	r9, r3, r1
 800aad0:	eb05 0806 	add.w	r8, r5, r6
 800aad4:	9215      	str	r2, [sp, #84]	; 0x54
    for (int out_c = 0; out_c < output_depth; ++out_c) {
 800aad6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800aad8:	2b00      	cmp	r3, #0
 800aada:	dd4f      	ble.n	800ab7c <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x2dc>
 800aadc:	9b67      	ldr	r3, [sp, #412]	; 0x19c
 800aade:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800aae0:	f8dd e02c 	ldr.w	lr, [sp, #44]	; 0x2c
 800aae4:	f8dd c05c 	ldr.w	ip, [sp, #92]	; 0x5c
 800aae8:	189d      	adds	r5, r3, r2
      int32_t acc = 0;
      for (int d = 0; d < accum_depth; ++d) {
 800aaea:	2e00      	cmp	r6, #0
 800aaec:	f340 80c3 	ble.w	800ac76 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x3d6>
 800aaf0:	980a      	ldr	r0, [sp, #40]	; 0x28
      int32_t acc = 0;
 800aaf2:	9408      	str	r4, [sp, #32]
 800aaf4:	f10c 3bff 	add.w	fp, ip, #4294967295	; 0xffffffff
 800aaf8:	2300      	movs	r3, #0
        int32_t input_val = input_data[b * accum_depth + d];
 800aafa:	f910 1b01 	ldrsb.w	r1, [r0], #1
        int32_t filter_val = filter_data[out_c * accum_depth + d];
 800aafe:	f91b 2f01 	ldrsb.w	r2, [fp, #1]!
        acc += (filter_val + filter_offset) * (input_val + input_offset);
 800ab02:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800ab04:	eba1 010a 	sub.w	r1, r1, sl
 800ab08:	1b12      	subs	r2, r2, r4
      for (int d = 0; d < accum_depth; ++d) {
 800ab0a:	4580      	cmp	r8, r0
        acc += (filter_val + filter_offset) * (input_val + input_offset);
 800ab0c:	fb01 3302 	mla	r3, r1, r2, r3
      for (int d = 0; d < accum_depth; ++d) {
 800ab10:	d1f3      	bne.n	800aafa <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x25a>
 800ab12:	9c08      	ldr	r4, [sp, #32]
      }
      if (bias_data) {
 800ab14:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ab16:	b112      	cbz	r2, 800ab1e <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x27e>
        acc += bias_data[out_c];
 800ab18:	f8de 2000 	ldr.w	r2, [lr]
 800ab1c:	4413      	add	r3, r2
  return RoundingDivideByPOT(SaturatingRoundingDoublingHighMul(
 800ab1e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ab20:	4093      	lsls	r3, r2
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
 800ab22:	429c      	cmp	r4, r3
 800ab24:	f000 80a9 	beq.w	800ac7a <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x3da>
  std::int64_t ab_64 = a_64 * b_64;
 800ab28:	fb83 3104 	smull	r3, r1, r3, r4
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 800ab2c:	2900      	cmp	r1, #0
 800ab2e:	f2c0 80b5 	blt.w	800ac9c <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x3fc>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 800ab32:	f113 4380 	adds.w	r3, r3, #1073741824	; 0x40000000
 800ab36:	f141 0100 	adc.w	r1, r1, #0
 800ab3a:	0fdb      	lsrs	r3, r3, #31
 800ab3c:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
  assert(exponent <= 31);
 800ab40:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ab42:	2a1f      	cmp	r2, #31
 800ab44:	f300 80de 	bgt.w	800ad04 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x464>
  return a & b;
 800ab48:	9a10      	ldr	r2, [sp, #64]	; 0x40
  return a >> offset;
 800ab4a:	980f      	ldr	r0, [sp, #60]	; 0x3c
  return a & b;
 800ab4c:	ea02 0103 	and.w	r1, r2, r3
  return a + b;
 800ab50:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800ab52:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
  return a >> offset;
 800ab56:	4103      	asrs	r3, r0
  return a + b;
 800ab58:	4291      	cmp	r1, r2
 800ab5a:	bfc8      	it	gt
 800ab5c:	3301      	addgt	r3, #1
      }
      acc = MultiplyByQuantizedMultiplier(acc, output_multiplier, output_shift);
      acc += output_offset;
 800ab5e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ab60:	4413      	add	r3, r2
      if (__a < __b)
 800ab62:	429f      	cmp	r7, r3
 800ab64:	dc7d      	bgt.n	800ac62 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x3c2>
      acc = std::max(acc, output_activation_min);
      acc = std::min(acc, output_activation_max);
      output_data[out_c + output_depth * b] = static_cast<int8_t>(acc);
 800ab66:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ab68:	4293      	cmp	r3, r2
 800ab6a:	bfa8      	it	ge
 800ab6c:	4613      	movge	r3, r2
 800ab6e:	f805 3b01 	strb.w	r3, [r5], #1
    for (int out_c = 0; out_c < output_depth; ++out_c) {
 800ab72:	454d      	cmp	r5, r9
 800ab74:	f10e 0e04 	add.w	lr, lr, #4
 800ab78:	44b4      	add	ip, r6
 800ab7a:	d1b6      	bne.n	800aaea <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x24a>
  for (int b = 0; b < batches; ++b) {
 800ab7c:	e9dd 2113 	ldrd	r2, r1, [sp, #76]	; 0x4c
 800ab80:	440a      	add	r2, r1
 800ab82:	9213      	str	r2, [sp, #76]	; 0x4c
 800ab84:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ab86:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ab88:	4432      	add	r2, r6
 800ab8a:	920a      	str	r2, [sp, #40]	; 0x28
 800ab8c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800ab8e:	3301      	adds	r3, #1
 800ab90:	4293      	cmp	r3, r2
 800ab92:	9315      	str	r3, [sp, #84]	; 0x54
 800ab94:	4489      	add	r9, r1
 800ab96:	44b0      	add	r8, r6
 800ab98:	d19d      	bne.n	800aad6 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x236>
    if (size_ > kMaxSmallSize) {
 800ab9a:	9b44      	ldr	r3, [sp, #272]	; 0x110
 800ab9c:	2b05      	cmp	r3, #5
 800ab9e:	dd03      	ble.n	800aba8 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x308>
      delete[] dims_pointer_;
 800aba0:	9845      	ldr	r0, [sp, #276]	; 0x114
 800aba2:	b108      	cbz	r0, 800aba8 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x308>
 800aba4:	f005 ff9c 	bl	8010ae0 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
 800aba8:	9b4a      	ldr	r3, [sp, #296]	; 0x128
 800abaa:	2b05      	cmp	r3, #5
 800abac:	dd03      	ble.n	800abb6 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x316>
      delete[] dims_pointer_;
 800abae:	984b      	ldr	r0, [sp, #300]	; 0x12c
 800abb0:	b108      	cbz	r0, 800abb6 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x316>
 800abb2:	f005 ff95 	bl	8010ae0 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
 800abb6:	9b50      	ldr	r3, [sp, #320]	; 0x140
 800abb8:	2b05      	cmp	r3, #5
 800abba:	dd03      	ble.n	800abc4 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x324>
      delete[] dims_pointer_;
 800abbc:	9851      	ldr	r0, [sp, #324]	; 0x144
 800abbe:	b108      	cbz	r0, 800abc4 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x324>
 800abc0:	f005 ff8e 	bl	8010ae0 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
 800abc4:	9b56      	ldr	r3, [sp, #344]	; 0x158
 800abc6:	2b05      	cmp	r3, #5
 800abc8:	f77f af0f 	ble.w	800a9ea <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x14a>
      delete[] dims_pointer_;
 800abcc:	9857      	ldr	r0, [sp, #348]	; 0x15c
 800abce:	2800      	cmp	r0, #0
 800abd0:	f43f af0b 	beq.w	800a9ea <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x14a>
 800abd4:	f005 ff84 	bl	8010ae0 <_ZdaPv>
 800abd8:	e707      	b.n	800a9ea <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x14a>
  return reinterpret_cast<const T*>(tensor->data.raw);
 800abda:	f8d5 c000 	ldr.w	ip, [r5]
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
 800abde:	9d67      	ldr	r5, [sp, #412]	; 0x19c
  return reinterpret_cast<const T*>(tensor->data.raw);
 800abe0:	6830      	ldr	r0, [r6, #0]
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
 800abe2:	682d      	ldr	r5, [r5, #0]
 800abe4:	9567      	str	r5, [sp, #412]	; 0x19c
  return reinterpret_cast<const T*>(tensor->data.raw);
 800abe6:	f8d8 2000 	ldr.w	r2, [r8]
    TF_LITE_ENSURE_EQ(
 800abea:	6965      	ldr	r5, [r4, #20]
 800abec:	9e67      	ldr	r6, [sp, #412]	; 0x19c
 800abee:	f8cd c000 	str.w	ip, [sp]
 800abf2:	e9cd 7203 	strd	r7, r2, [sp, #12]
 800abf6:	e9cd a001 	strd	sl, r0, [sp, #4]
 800abfa:	aa19      	add	r2, sp, #100	; 0x64
 800abfc:	e9cd 9605 	strd	r9, r6, [sp, #20]
 800ac00:	a81b      	add	r0, sp, #108	; 0x6c
 800ac02:	f003 fdcd 	bl	800e7a0 <arm_fully_connected_s8>
 800ac06:	4944      	ldr	r1, [pc, #272]	; (800ad18 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x478>)
 800ac08:	4b44      	ldr	r3, [pc, #272]	; (800ad1c <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x47c>)
 800ac0a:	2200      	movs	r2, #0
 800ac0c:	e9cd 0202 	strd	r0, r2, [sp, #8]
 800ac10:	e9cd 3100 	strd	r3, r1, [sp]
 800ac14:	4a42      	ldr	r2, [pc, #264]	; (800ad20 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x480>)
 800ac16:	4943      	ldr	r1, [pc, #268]	; (800ad24 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x484>)
 800ac18:	23c7      	movs	r3, #199	; 0xc7
 800ac1a:	4620      	mov	r0, r4
 800ac1c:	47a8      	blx	r5
    if (size_ > kMaxSmallSize) {
 800ac1e:	9b3e      	ldr	r3, [sp, #248]	; 0xf8
 800ac20:	2b05      	cmp	r3, #5
 800ac22:	dd03      	ble.n	800ac2c <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x38c>
      delete[] dims_pointer_;
 800ac24:	983f      	ldr	r0, [sp, #252]	; 0xfc
 800ac26:	b108      	cbz	r0, 800ac2c <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x38c>
 800ac28:	f005 ff5a 	bl	8010ae0 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
 800ac2c:	9b38      	ldr	r3, [sp, #224]	; 0xe0
 800ac2e:	2b05      	cmp	r3, #5
 800ac30:	dd03      	ble.n	800ac3a <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x39a>
      delete[] dims_pointer_;
 800ac32:	9839      	ldr	r0, [sp, #228]	; 0xe4
 800ac34:	b108      	cbz	r0, 800ac3a <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x39a>
 800ac36:	f005 ff53 	bl	8010ae0 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
 800ac3a:	9b32      	ldr	r3, [sp, #200]	; 0xc8
 800ac3c:	2b05      	cmp	r3, #5
 800ac3e:	dd03      	ble.n	800ac48 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x3a8>
      delete[] dims_pointer_;
 800ac40:	9833      	ldr	r0, [sp, #204]	; 0xcc
 800ac42:	b108      	cbz	r0, 800ac48 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x3a8>
 800ac44:	f005 ff4c 	bl	8010ae0 <_ZdaPv>
 800ac48:	2001      	movs	r0, #1
}
 800ac4a:	b05d      	add	sp, #372	; 0x174
 800ac4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800ac50:	9a51      	ldr	r2, [sp, #324]	; 0x144
 800ac52:	0099      	lsls	r1, r3, #2
  TFLITE_DCHECK_LE(output_depth, filter_shape.Dims(filter_dim_count - 2));
 800ac54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ac58:	4283      	cmp	r3, r0
 800ac5a:	db5a      	blt.n	800ad12 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x472>
 800ac5c:	440a      	add	r2, r1
 800ac5e:	6856      	ldr	r6, [r2, #4]
 800ac60:	e71d      	b.n	800aa9e <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x1fe>
      output_data[out_c + output_depth * b] = static_cast<int8_t>(acc);
 800ac62:	f805 7b01 	strb.w	r7, [r5], #1
    for (int out_c = 0; out_c < output_depth; ++out_c) {
 800ac66:	454d      	cmp	r5, r9
 800ac68:	f10e 0e04 	add.w	lr, lr, #4
 800ac6c:	44b4      	add	ip, r6
 800ac6e:	d085      	beq.n	800ab7c <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x2dc>
      for (int d = 0; d < accum_depth; ++d) {
 800ac70:	2e00      	cmp	r6, #0
 800ac72:	f73f af3d 	bgt.w	800aaf0 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x250>
      int32_t acc = 0;
 800ac76:	2300      	movs	r3, #0
 800ac78:	e74c      	b.n	800ab14 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x274>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 800ac7a:	4a2b      	ldr	r2, [pc, #172]	; (800ad28 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x488>)
  std::int64_t ab_64 = a_64 * b_64;
 800ac7c:	fb84 3104 	smull	r3, r1, r4, r4
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 800ac80:	2900      	cmp	r1, #0
 800ac82:	bfb3      	iteet	lt
 800ac84:	4610      	movlt	r0, r2
 800ac86:	f04f 4080 	movge.w	r0, #1073741824	; 0x40000000
 800ac8a:	2200      	movge	r2, #0
 800ac8c:	f04f 32ff 	movlt.w	r2, #4294967295	; 0xffffffff
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
 800ac90:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
 800ac94:	d105      	bne.n	800aca2 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x402>
 800ac96:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800ac9a:	e751      	b.n	800ab40 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x2a0>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 800ac9c:	4822      	ldr	r0, [pc, #136]	; (800ad28 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x488>)
 800ac9e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 800aca2:	18c3      	adds	r3, r0, r3
 800aca4:	eb42 0201 	adc.w	r2, r2, r1
 800aca8:	2a00      	cmp	r2, #0
 800acaa:	da04      	bge.n	800acb6 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x416>
 800acac:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800acb0:	185b      	adds	r3, r3, r1
 800acb2:	f142 0200 	adc.w	r2, r2, #0
 800acb6:	0fdb      	lsrs	r3, r3, #31
 800acb8:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
 800acbc:	e740      	b.n	800ab40 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x2a0>
    TF_LITE_ENSURE_EQ(
 800acbe:	9300      	str	r3, [sp, #0]
 800acc0:	f10d 09a4 	add.w	r9, sp, #164	; 0xa4
 800acc4:	9b67      	ldr	r3, [sp, #412]	; 0x19c
 800acc6:	9104      	str	r1, [sp, #16]
 800acc8:	af25      	add	r7, sp, #148	; 0x94
 800acca:	f10d 0a84 	add.w	sl, sp, #132	; 0x84
 800acce:	a92d      	add	r1, sp, #180	; 0xb4
 800acd0:	9202      	str	r2, [sp, #8]
 800acd2:	9306      	str	r3, [sp, #24]
 800acd4:	f8cd 9014 	str.w	r9, [sp, #20]
 800acd8:	ab1d      	add	r3, sp, #116	; 0x74
 800acda:	9703      	str	r7, [sp, #12]
 800acdc:	f8cd a004 	str.w	sl, [sp, #4]
 800ace0:	aa19      	add	r2, sp, #100	; 0x64
 800ace2:	a81b      	add	r0, sp, #108	; 0x6c
 800ace4:	9309      	str	r3, [sp, #36]	; 0x24
 800ace6:	9108      	str	r1, [sp, #32]
 800ace8:	f003 fd5a 	bl	800e7a0 <arm_fully_connected_s8>
 800acec:	e9dd 1308 	ldrd	r1, r3, [sp, #32]
 800acf0:	2800      	cmp	r0, #0
 800acf2:	f43f ae65 	beq.w	800a9c0 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x120>
 800acf6:	f8d5 c000 	ldr.w	ip, [r5]
 800acfa:	6830      	ldr	r0, [r6, #0]
 800acfc:	f8d8 2000 	ldr.w	r2, [r8]
 800ad00:	6965      	ldr	r5, [r4, #20]
T* GetTensorData(TfLiteEvalTensor* tensor) {
 800ad02:	e773      	b.n	800abec <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x34c>
  assert(exponent <= 31);
 800ad04:	4b09      	ldr	r3, [pc, #36]	; (800ad2c <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x48c>)
 800ad06:	4a0a      	ldr	r2, [pc, #40]	; (800ad30 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x490>)
 800ad08:	480a      	ldr	r0, [pc, #40]	; (800ad34 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0+0x494>)
 800ad0a:	f240 1167 	movw	r1, #359	; 0x167
 800ad0e:	f006 f9c9 	bl	80110a4 <__assert_func>
  TFLITE_DCHECK(tensor != nullptr);
 800ad12:	f006 f9bf 	bl	8011094 <abort>
 800ad16:	bf00      	nop
 800ad18:	0801739c 	.word	0x0801739c
 800ad1c:	080173b0 	.word	0x080173b0
 800ad20:	08017358 	.word	0x08017358
 800ad24:	08015588 	.word	0x08015588
 800ad28:	c0000001 	.word	0xc0000001
 800ad2c:	08016994 	.word	0x08016994
 800ad30:	080169a4 	.word	0x080169a4
 800ad34:	08016a00 	.word	0x08016a00

0800ad38 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode>:
      tflite::micro::GetTensorShape(output),
      tflite::micro::GetTensorData<float>(output));
  return kTfLiteOk;
}

TfLiteStatus Eval(TfLiteContext* context, TfLiteNode* node) {
 800ad38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad3c:	ed2d 8b02 	vpush	{d8}
  TFLITE_DCHECK(node->builtin_data != nullptr);
 800ad40:	694e      	ldr	r6, [r1, #20]
TfLiteStatus Eval(TfLiteContext* context, TfLiteNode* node) {
 800ad42:	b0dd      	sub	sp, #372	; 0x174
  TFLITE_DCHECK(node->builtin_data != nullptr);
 800ad44:	2e00      	cmp	r6, #0
 800ad46:	f000 8404 	beq.w	800b552 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x81a>
  TFLITE_DCHECK(context != nullptr);
 800ad4a:	4680      	mov	r8, r0
 800ad4c:	2800      	cmp	r0, #0
 800ad4e:	f000 8400 	beq.w	800b552 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x81a>
  return context->GetEvalTensor(context, node->inputs->data[index]);
 800ad52:	680b      	ldr	r3, [r1, #0]
 800ad54:	460d      	mov	r5, r1
 800ad56:	6859      	ldr	r1, [r3, #4]
 800ad58:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800ad5a:	4798      	blx	r3
 800ad5c:	682b      	ldr	r3, [r5, #0]
 800ad5e:	4681      	mov	r9, r0
 800ad60:	6899      	ldr	r1, [r3, #8]
 800ad62:	f8d8 3054 	ldr.w	r3, [r8, #84]	; 0x54
 800ad66:	4640      	mov	r0, r8
 800ad68:	4798      	blx	r3
 800ad6a:	682b      	ldr	r3, [r5, #0]
 800ad6c:	4607      	mov	r7, r0
 800ad6e:	68d9      	ldr	r1, [r3, #12]
 800ad70:	f8d8 3054 	ldr.w	r3, [r8, #84]	; 0x54
 800ad74:	4640      	mov	r0, r8
 800ad76:	4798      	blx	r3
  return context->GetEvalTensor(context, node->outputs->data[index]);
 800ad78:	686b      	ldr	r3, [r5, #4]
  return context->GetEvalTensor(context, node->inputs->data[index]);
 800ad7a:	4604      	mov	r4, r0
  return context->GetEvalTensor(context, node->outputs->data[index]);
 800ad7c:	6859      	ldr	r1, [r3, #4]
 800ad7e:	f8d8 3054 	ldr.w	r3, [r8, #84]	; 0x54
 800ad82:	4640      	mov	r0, r8
 800ad84:	4798      	blx	r3
  const TfLiteEvalTensor* bias =
      tflite::micro::GetEvalInput(context, node, kBiasTensor);
  TfLiteEvalTensor* output =
      tflite::micro::GetEvalOutput(context, node, kOutputTensor);

  TFLITE_DCHECK(node->user_data != nullptr);
 800ad86:	6929      	ldr	r1, [r5, #16]
 800ad88:	9007      	str	r0, [sp, #28]
 800ad8a:	2900      	cmp	r1, #0
 800ad8c:	f000 83e1 	beq.w	800b552 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x81a>
  const OpData& data = *(static_cast<const OpData*>(node->user_data));

  // Checks in Prepare ensure input, output and filter types are all the same.
  switch (input->type) {
 800ad90:	f899 0008 	ldrb.w	r0, [r9, #8]
 800ad94:	2803      	cmp	r0, #3
 800ad96:	d015      	beq.n	800adc4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x8c>
 800ad98:	2809      	cmp	r0, #9
 800ad9a:	f000 820d 	beq.w	800b1b8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x480>
 800ad9e:	2801      	cmp	r0, #1
 800ada0:	f000 8128 	beq.w	800aff4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2bc>

    case kTfLiteUInt8:
      return EvalQuantized(context, node, data, input, filter, bias, output);

    default:
      TF_LITE_KERNEL_LOG(context, "Type %s (%d) not supported.",
 800ada4:	f8d8 4014 	ldr.w	r4, [r8, #20]
 800ada8:	f7f8 fcf0 	bl	800378c <TfLiteTypeGetName>
 800adac:	f899 3008 	ldrb.w	r3, [r9, #8]
 800adb0:	498c      	ldr	r1, [pc, #560]	; (800afe4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2ac>)
 800adb2:	4602      	mov	r2, r0
 800adb4:	4640      	mov	r0, r8
 800adb6:	47a0      	blx	r4
                         TfLiteTypeGetName(input->type), input->type);
      return kTfLiteError;
 800adb8:	2001      	movs	r0, #1
  }
  return kTfLiteOk;
}
 800adba:	b05d      	add	sp, #372	; 0x174
 800adbc:	ecbd 8b02 	vpop	{d8}
 800adc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  switch (output->type) {
 800adc4:	9a07      	ldr	r2, [sp, #28]
  op_params.output_shift = -data.output_shift;
 800adc6:	684b      	ldr	r3, [r1, #4]
  switch (output->type) {
 800adc8:	7a10      	ldrb	r0, [r2, #8]
  const int32_t output_offset = data.output_zero_point;
 800adca:	6a0a      	ldr	r2, [r1, #32]
 800adcc:	9206      	str	r2, [sp, #24]
  op_params.quantized_activation_min = data.output_activation_min;
 800adce:	688a      	ldr	r2, [r1, #8]
 800add0:	9204      	str	r2, [sp, #16]
  switch (output->type) {
 800add2:	2803      	cmp	r0, #3
  op_params.quantized_activation_max = data.output_activation_max;
 800add4:	68ca      	ldr	r2, [r1, #12]
  op_params.output_multiplier = data.output_multiplier;
 800add6:	f8d1 b000 	ldr.w	fp, [r1]
  op_params.output_shift = -data.output_shift;
 800adda:	9303      	str	r3, [sp, #12]
  const int32_t filter_offset = -data.filter_zero_point;
 800addc:	e9d1 5606 	ldrd	r5, r6, [r1, #24]
  op_params.quantized_activation_max = data.output_activation_max;
 800ade0:	9205      	str	r2, [sp, #20]
  op_params.output_shift = -data.output_shift;
 800ade2:	f1c3 0a00 	rsb	sl, r3, #0
  switch (output->type) {
 800ade6:	f000 8200 	beq.w	800b1ea <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x4b2>
 800adea:	2807      	cmp	r0, #7
 800adec:	f040 81f1 	bne.w	800b1d2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x49a>
      TF_LITE_FULLY_CONNECTED(int16_t);
 800adf0:	4649      	mov	r1, r9
 800adf2:	a844      	add	r0, sp, #272	; 0x110
 800adf4:	f7fb fddc 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
 800adf8:	4639      	mov	r1, r7
 800adfa:	a84a      	add	r0, sp, #296	; 0x128
  return reinterpret_cast<const T*>(tensor->data.raw);
 800adfc:	f8d9 9000 	ldr.w	r9, [r9]
 800ae00:	f7fb fdd6 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  TFLITE_DCHECK(tensor != nullptr);
 800ae04:	2f00      	cmp	r7, #0
 800ae06:	f000 83a4 	beq.w	800b552 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x81a>
  return reinterpret_cast<const T*>(tensor->data.raw);
 800ae0a:	683b      	ldr	r3, [r7, #0]
 800ae0c:	9311      	str	r3, [sp, #68]	; 0x44
 800ae0e:	4621      	mov	r1, r4
 800ae10:	a850      	add	r0, sp, #320	; 0x140
 800ae12:	f7fb fdcd 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  TFLITE_DCHECK(tensor != nullptr);
 800ae16:	2c00      	cmp	r4, #0
 800ae18:	f000 839b 	beq.w	800b552 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x81a>
  return reinterpret_cast<const T*>(tensor->data.raw);
 800ae1c:	6823      	ldr	r3, [r4, #0]
 800ae1e:	9c07      	ldr	r4, [sp, #28]
 800ae20:	9312      	str	r3, [sp, #72]	; 0x48
 800ae22:	4621      	mov	r1, r4
 800ae24:	a856      	add	r0, sp, #344	; 0x158
 800ae26:	f7fb fdc3 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
 800ae2a:	6823      	ldr	r3, [r4, #0]
 800ae2c:	9313      	str	r3, [sp, #76]	; 0x4c
  const int32_t output_multiplier = params.output_multiplier;
  const int output_shift = params.output_shift;
  const int32_t output_activation_min = params.quantized_activation_min;
  const int32_t output_activation_max = params.quantized_activation_max;

  TFLITE_DCHECK_LE(output_activation_min, output_activation_max);
 800ae2e:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800ae32:	4293      	cmp	r3, r2
 800ae34:	f300 838d 	bgt.w	800b552 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x81a>
  TFLITE_DCHECK_EQ(output_offset, 0);
 800ae38:	9b06      	ldr	r3, [sp, #24]
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	f040 8389 	bne.w	800b552 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x81a>
  inline int32_t DimensionsCount() const { return size_; }
 800ae40:	9b56      	ldr	r3, [sp, #344]	; 0x158
 800ae42:	9c4a      	ldr	r4, [sp, #296]	; 0x128
 800ae44:	930d      	str	r3, [sp, #52]	; 0x34
// Data is required to be contiguous, and so many operators can use either the
// full array flat size or the flat size with one dimension skipped (commonly
// the depth).
inline int FlatSizeSkipDim(const RuntimeShape& shape, int skip_dim) {
  const int dims_count = shape.DimensionsCount();
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
 800ae46:	1e5a      	subs	r2, r3, #1
 800ae48:	f100 8383 	bmi.w	800b552 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x81a>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
 800ae4c:	2b05      	cmp	r3, #5
 800ae4e:	f300 82f4 	bgt.w	800b43a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x702>
  const auto* dims_data = shape.DimsData();
  int flat_size = 1;
  for (int i = 0; i < dims_count; ++i) {
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	f340 8374 	ble.w	800b540 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x808>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
 800ae58:	a857      	add	r0, sp, #348	; 0x15c
 800ae5a:	2100      	movs	r1, #0
 800ae5c:	2301      	movs	r3, #1
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
 800ae5e:	4291      	cmp	r1, r2
 800ae60:	f000 8346 	beq.w	800b4f0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x7b8>
 800ae64:	f850 7021 	ldr.w	r7, [r0, r1, lsl #2]
 800ae68:	fb07 f303 	mul.w	r3, r7, r3
  for (int i = 0; i < dims_count; ++i) {
 800ae6c:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800ae6e:	3101      	adds	r1, #1
 800ae70:	428f      	cmp	r7, r1
 800ae72:	d1f4      	bne.n	800ae5e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x126>
    TFLITE_DCHECK_GE(i, 0);
 800ae74:	1ea1      	subs	r1, r4, #2
  int flat_size = 1;
 800ae76:	930e      	str	r3, [sp, #56]	; 0x38
    TFLITE_DCHECK_GE(i, 0);
 800ae78:	f100 836b 	bmi.w	800b552 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x81a>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800ae7c:	2c05      	cmp	r4, #5
 800ae7e:	f340 8355 	ble.w	800b52c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x7f4>
 800ae82:	9b4b      	ldr	r3, [sp, #300]	; 0x12c
 800ae84:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ae88:	930c      	str	r3, [sp, #48]	; 0x30
 800ae8a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ae8c:	2b05      	cmp	r3, #5
 800ae8e:	f340 8347 	ble.w	800b520 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x7e8>
 800ae92:	9b57      	ldr	r3, [sp, #348]	; 0x15c
 800ae94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
 800ae98:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ae9a:	4293      	cmp	r3, r2
 800ae9c:	f040 8359 	bne.w	800b552 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x81a>
    TFLITE_DCHECK_GE(i, 0);
 800aea0:	1e62      	subs	r2, r4, #1
 800aea2:	f100 8356 	bmi.w	800b552 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x81a>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800aea6:	2c05      	cmp	r4, #5
 800aea8:	f340 8334 	ble.w	800b514 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x7dc>
 800aeac:	9b4b      	ldr	r3, [sp, #300]	; 0x12c
 800aeae:	f853 8022 	ldr.w	r8, [r3, r2, lsl #2]
  const int filter_dim_count = filter_shape.DimensionsCount();
  const int batches = FlatSizeSkipDim(output_shape, output_dim_count - 1);
  const int output_depth = MatchingDim(filter_shape, filter_dim_count - 2,
                                       output_shape, output_dim_count - 1);
  const int accum_depth = filter_shape.Dims(filter_dim_count - 1);
  for (int b = 0; b < batches; ++b) {
 800aeb2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	dd76      	ble.n	800afa6 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x26e>
  const int32_t filter_offset = -data.filter_zero_point;
 800aeb8:	4273      	negs	r3, r6
 800aeba:	9310      	str	r3, [sp, #64]	; 0x40
  int left_shift = shift > 0 ? shift : 0;
 800aebc:	ea2a 73ea 	bic.w	r3, sl, sl, asr #31
 800aec0:	930b      	str	r3, [sp, #44]	; 0x2c
 800aec2:	9b03      	ldr	r3, [sp, #12]
 800aec4:	f8dd a010 	ldr.w	sl, [sp, #16]
 800aec8:	f8cd 901c 	str.w	r9, [sp, #28]
 800aecc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800aed0:	461a      	mov	r2, r3
 800aed2:	930a      	str	r3, [sp, #40]	; 0x28
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
 800aed4:	2301      	movs	r3, #1
 800aed6:	4093      	lsls	r3, r2
 800aed8:	3b01      	subs	r3, #1
  const int32_t input_offset = -data.input_zero_point;
 800aeda:	426d      	negs	r5, r5
 800aedc:	9308      	str	r3, [sp, #32]
  return a >> offset;
 800aede:	105b      	asrs	r3, r3, #1
      // Internal accumulation.
      // Initialize accumulator with the bias-value.
      int32_t accum = bias_data[out_c];
      // Accumulation loop.
      for (int d = 0; d < accum_depth; ++d) {
        int16_t input_val = input_data[b * accum_depth + d] + input_offset;
 800aee0:	b2ad      	uxth	r5, r5
 800aee2:	9309      	str	r3, [sp, #36]	; 0x24
 800aee4:	eb09 0608 	add.w	r6, r9, r8
 800aee8:	f04f 0c00 	mov.w	ip, #0
    for (int out_c = 0; out_c < output_depth; ++out_c) {
 800aeec:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	4463      	add	r3, ip
 800aef2:	930f      	str	r3, [sp, #60]	; 0x3c
 800aef4:	dd4b      	ble.n	800af8e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x256>
 800aef6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800aef8:	9912      	ldr	r1, [sp, #72]	; 0x48
 800aefa:	f8dd e044 	ldr.w	lr, [sp, #68]	; 0x44
        int16_t filter_val =
            filter_data[out_c * accum_depth + d] + filter_offset;
 800aefe:	f8bd 7040 	ldrh.w	r7, [sp, #64]	; 0x40
 800af02:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 800af06:	eb02 0c4c 	add.w	ip, r2, ip, lsl #1
 800af0a:	f1a1 0904 	sub.w	r9, r1, #4
 800af0e:	9304      	str	r3, [sp, #16]
      for (int d = 0; d < accum_depth; ++d) {
 800af10:	f1b8 0f00 	cmp.w	r8, #0
      int32_t accum = bias_data[out_c];
 800af14:	f859 3f04 	ldr.w	r3, [r9, #4]!
      for (int d = 0; d < accum_depth; ++d) {
 800af18:	dd0c      	ble.n	800af34 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1fc>
            filter_data[out_c * accum_depth + d] + filter_offset;
 800af1a:	9807      	ldr	r0, [sp, #28]
 800af1c:	f10e 34ff 	add.w	r4, lr, #4294967295	; 0xffffffff
        int16_t input_val = input_data[b * accum_depth + d] + input_offset;
 800af20:	f810 2b01 	ldrb.w	r2, [r0], #1
            filter_data[out_c * accum_depth + d] + filter_offset;
 800af24:	f814 1f01 	ldrb.w	r1, [r4, #1]!
        int16_t input_val = input_data[b * accum_depth + d] + input_offset;
 800af28:	442a      	add	r2, r5
            filter_data[out_c * accum_depth + d] + filter_offset;
 800af2a:	4439      	add	r1, r7
      for (int d = 0; d < accum_depth; ++d) {
 800af2c:	4286      	cmp	r6, r0
        accum += filter_val * input_val;
 800af2e:	fb11 3302 	smlabb	r3, r1, r2, r3
      for (int d = 0; d < accum_depth; ++d) {
 800af32:	d1f5      	bne.n	800af20 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1e8>
  return RoundingDivideByPOT(SaturatingRoundingDoublingHighMul(
 800af34:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800af36:	4093      	lsls	r3, r2
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
 800af38:	459b      	cmp	fp, r3
 800af3a:	f000 8288 	beq.w	800b44e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x716>
  std::int64_t ab_64 = a_64 * b_64;
 800af3e:	fb83 320b 	smull	r3, r2, r3, fp
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 800af42:	2a00      	cmp	r2, #0
 800af44:	f2c0 82b0 	blt.w	800b4a8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x770>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 800af48:	f113 4380 	adds.w	r3, r3, #1073741824	; 0x40000000
 800af4c:	f142 0200 	adc.w	r2, r2, #0
 800af50:	0fdb      	lsrs	r3, r3, #31
 800af52:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
  assert(exponent <= 31);
 800af56:	9a03      	ldr	r2, [sp, #12]
 800af58:	2a1f      	cmp	r2, #31
 800af5a:	f300 82f3 	bgt.w	800b544 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x80c>
  return a & b;
 800af5e:	9a08      	ldr	r2, [sp, #32]
  return a >> offset;
 800af60:	980a      	ldr	r0, [sp, #40]	; 0x28
  return a & b;
 800af62:	ea02 0103 	and.w	r1, r2, r3
  return a + b;
 800af66:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800af68:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
  return a >> offset;
 800af6c:	4103      	asrs	r3, r0
  return a + b;
 800af6e:	4291      	cmp	r1, r2
 800af70:	bfc8      	it	gt
 800af72:	3301      	addgt	r3, #1
 800af74:	459a      	cmp	sl, r3
 800af76:	f300 8262 	bgt.w	800b43e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x706>
          MultiplyByQuantizedMultiplier(accum, output_multiplier, output_shift);
      // Saturate, cast to int16_t, and store to output array.
      accum = std::max(accum, output_activation_min - output_offset);
      accum = std::min(accum, output_activation_max - output_offset);
      accum += output_offset;
      output_data[out_c + output_depth * b] = accum;
 800af7a:	9a05      	ldr	r2, [sp, #20]
 800af7c:	4293      	cmp	r3, r2
 800af7e:	bfa8      	it	ge
 800af80:	4613      	movge	r3, r2
 800af82:	f82c 3b02 	strh.w	r3, [ip], #2
    for (int out_c = 0; out_c < output_depth; ++out_c) {
 800af86:	9b04      	ldr	r3, [sp, #16]
 800af88:	459c      	cmp	ip, r3
 800af8a:	44c6      	add	lr, r8
 800af8c:	d1c0      	bne.n	800af10 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1d8>
  for (int b = 0; b < batches; ++b) {
 800af8e:	9a07      	ldr	r2, [sp, #28]
 800af90:	9b06      	ldr	r3, [sp, #24]
 800af92:	f8dd c03c 	ldr.w	ip, [sp, #60]	; 0x3c
 800af96:	4442      	add	r2, r8
 800af98:	9207      	str	r2, [sp, #28]
 800af9a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800af9c:	3301      	adds	r3, #1
 800af9e:	4293      	cmp	r3, r2
 800afa0:	9306      	str	r3, [sp, #24]
 800afa2:	4446      	add	r6, r8
 800afa4:	d1a2      	bne.n	800aeec <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1b4>
    if (size_ > kMaxSmallSize) {
 800afa6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800afa8:	2b05      	cmp	r3, #5
 800afaa:	dd03      	ble.n	800afb4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x27c>
      delete[] dims_pointer_;
 800afac:	9857      	ldr	r0, [sp, #348]	; 0x15c
 800afae:	b108      	cbz	r0, 800afb4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x27c>
 800afb0:	f005 fd96 	bl	8010ae0 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
 800afb4:	9b50      	ldr	r3, [sp, #320]	; 0x140
 800afb6:	2b05      	cmp	r3, #5
 800afb8:	dd03      	ble.n	800afc2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x28a>
      delete[] dims_pointer_;
 800afba:	9851      	ldr	r0, [sp, #324]	; 0x144
 800afbc:	b108      	cbz	r0, 800afc2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x28a>
 800afbe:	f005 fd8f 	bl	8010ae0 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
 800afc2:	9b4a      	ldr	r3, [sp, #296]	; 0x128
 800afc4:	2b05      	cmp	r3, #5
 800afc6:	dd03      	ble.n	800afd0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x298>
      delete[] dims_pointer_;
 800afc8:	984b      	ldr	r0, [sp, #300]	; 0x12c
 800afca:	b108      	cbz	r0, 800afd0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x298>
 800afcc:	f005 fd88 	bl	8010ae0 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
 800afd0:	9b44      	ldr	r3, [sp, #272]	; 0x110
 800afd2:	2b05      	cmp	r3, #5
 800afd4:	f340 80ea 	ble.w	800b1ac <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x474>
      delete[] dims_pointer_;
 800afd8:	9845      	ldr	r0, [sp, #276]	; 0x114
 800afda:	2800      	cmp	r0, #0
 800afdc:	f040 80e4 	bne.w	800b1a8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x470>
 800afe0:	e0e4      	b.n	800b1ac <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x474>
 800afe2:	bf00      	nop
 800afe4:	0801733c 	.word	0x0801733c
 800afe8:	7f7fffff 	.word	0x7f7fffff
 800afec:	ff7fffff 	.word	0xff7fffff
 800aff0:	00000000 	.word	0x00000000
      return EvalFloat(context, node, params->activation, input, filter, bias,
 800aff4:	7833      	ldrb	r3, [r6, #0]
  if (activation == kTfLiteActRelu) {
 800aff6:	2b01      	cmp	r3, #1
 800aff8:	f000 81ec 	beq.w	800b3d4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x69c>
  } else if (activation == kTfLiteActRelu6) {
 800affc:	2b03      	cmp	r3, #3
 800affe:	f000 8212 	beq.w	800b426 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x6ee>
    *activation_max = std::numeric_limits<T>::max();
 800b002:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 800afe8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2b0>
 800b006:	ed5f 7a07 	vldr	s15, [pc, #-28]	; 800afec <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2b4>
 800b00a:	2b02      	cmp	r3, #2
 800b00c:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 800b010:	eebf 8a00 	vmov.f32	s16, #240	; 0xbf800000 -1.0
 800b014:	bf18      	it	ne
 800b016:	eef0 8a47 	vmovne.f32	s17, s14
 800b01a:	bf18      	it	ne
 800b01c:	eeb0 8a67 	vmovne.f32	s16, s15
      op_params, tflite::micro::GetTensorShape(input),
 800b020:	4649      	mov	r1, r9
 800b022:	a814      	add	r0, sp, #80	; 0x50
 800b024:	f7fb fcc4 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  return reinterpret_cast<const T*>(tensor->data.raw);
 800b028:	f8d9 3000 	ldr.w	r3, [r9]
 800b02c:	9308      	str	r3, [sp, #32]
      tflite::micro::GetTensorShape(filter),
 800b02e:	4639      	mov	r1, r7
 800b030:	a81a      	add	r0, sp, #104	; 0x68
 800b032:	f7fb fcbd 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  TFLITE_DCHECK(tensor != nullptr);
 800b036:	2f00      	cmp	r7, #0
 800b038:	f000 828b 	beq.w	800b552 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x81a>
      tflite::micro::GetTensorShape(bias),
 800b03c:	4621      	mov	r1, r4
 800b03e:	a820      	add	r0, sp, #128	; 0x80
  return reinterpret_cast<const T*>(tensor->data.raw);
 800b040:	683f      	ldr	r7, [r7, #0]
 800b042:	f7fb fcb5 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  TFLITE_DCHECK(tensor != nullptr);
 800b046:	2c00      	cmp	r4, #0
 800b048:	f000 8283 	beq.w	800b552 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x81a>
  return reinterpret_cast<const T*>(tensor->data.raw);
 800b04c:	6825      	ldr	r5, [r4, #0]
      tflite::micro::GetTensorShape(output),
 800b04e:	9c07      	ldr	r4, [sp, #28]
 800b050:	a826      	add	r0, sp, #152	; 0x98
 800b052:	4621      	mov	r1, r4
 800b054:	f7fb fcac 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
 800b058:	b10c      	cbz	r4, 800b05e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x326>
 800b05a:	6823      	ldr	r3, [r4, #0]
 800b05c:	9307      	str	r3, [sp, #28]
  inline int32_t DimensionsCount() const { return size_; }
 800b05e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b060:	981a      	ldr	r0, [sp, #104]	; 0x68
 800b062:	9304      	str	r3, [sp, #16]
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
 800b064:	1e59      	subs	r1, r3, #1
 800b066:	f100 8274 	bmi.w	800b552 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x81a>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
 800b06a:	2b05      	cmp	r3, #5
 800b06c:	f340 81c5 	ble.w	800b3fa <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x6c2>
 800b070:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800b072:	2201      	movs	r2, #1
 800b074:	2300      	movs	r3, #0
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
 800b076:	4299      	cmp	r1, r3
 800b078:	f000 81b4 	beq.w	800b3e4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x6ac>
 800b07c:	f854 6023 	ldr.w	r6, [r4, r3, lsl #2]
 800b080:	fb06 f202 	mul.w	r2, r6, r2
  for (int i = 0; i < dims_count; ++i) {
 800b084:	9e04      	ldr	r6, [sp, #16]
 800b086:	3301      	adds	r3, #1
 800b088:	429e      	cmp	r6, r3
 800b08a:	d1f4      	bne.n	800b076 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x33e>
 800b08c:	9206      	str	r2, [sp, #24]
    TFLITE_DCHECK_GE(i, 0);
 800b08e:	1e82      	subs	r2, r0, #2
 800b090:	f100 825f 	bmi.w	800b552 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x81a>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800b094:	2805      	cmp	r0, #5
 800b096:	f340 81c0 	ble.w	800b41a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x6e2>
 800b09a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b09c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b0a0:	9305      	str	r3, [sp, #20]
 800b0a2:	9b04      	ldr	r3, [sp, #16]
 800b0a4:	2b05      	cmp	r3, #5
 800b0a6:	f340 81b2 	ble.w	800b40e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x6d6>
 800b0aa:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b0ac:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
 800b0b0:	9a05      	ldr	r2, [sp, #20]
 800b0b2:	4293      	cmp	r3, r2
 800b0b4:	f040 824d 	bne.w	800b552 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x81a>
    TFLITE_DCHECK_GE(i, 0);
 800b0b8:	1e42      	subs	r2, r0, #1
 800b0ba:	f100 824a 	bmi.w	800b552 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x81a>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800b0be:	2805      	cmp	r0, #5
 800b0c0:	f340 81a0 	ble.w	800b404 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x6cc>
 800b0c4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b0c6:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  for (int b = 0; b < batches; ++b) {
 800b0ca:	9b06      	ldr	r3, [sp, #24]
 800b0cc:	2b00      	cmp	r3, #0
 800b0ce:	dd51      	ble.n	800b174 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x43c>
 800b0d0:	9b05      	ldr	r3, [sp, #20]
 800b0d2:	2b00      	cmp	r3, #0
 800b0d4:	dd4e      	ble.n	800b174 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x43c>
 800b0d6:	009a      	lsls	r2, r3, #2
 800b0d8:	9209      	str	r2, [sp, #36]	; 0x24
 800b0da:	9a07      	ldr	r2, [sp, #28]
      float bias_value = 0.0f;
 800b0dc:	ed1f 6a3c 	vldr	s12, [pc, #-240]	; 800aff0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2b8>
  for (int b = 0; b < batches; ++b) {
 800b0e0:	f04f 0800 	mov.w	r8, #0
 800b0e4:	eb02 0483 	add.w	r4, r2, r3, lsl #2
 800b0e8:	46c3      	mov	fp, r8
 800b0ea:	46c2      	mov	sl, r8
 800b0ec:	f8cd 800c 	str.w	r8, [sp, #12]
    for (int out_c = 0; out_c < output_depth; ++out_c) {
 800b0f0:	9a08      	ldr	r2, [sp, #32]
 800b0f2:	9b03      	ldr	r3, [sp, #12]
 800b0f4:	4413      	add	r3, r2
 800b0f6:	4480      	add	r8, r0
 800b0f8:	469e      	mov	lr, r3
 800b0fa:	9b07      	ldr	r3, [sp, #28]
 800b0fc:	ea4f 0688 	mov.w	r6, r8, lsl #2
 800b100:	eb02 0988 	add.w	r9, r2, r8, lsl #2
 800b104:	eb03 038b 	add.w	r3, r3, fp, lsl #2
 800b108:	4629      	mov	r1, r5
 800b10a:	9603      	str	r6, [sp, #12]
      if (__b < __a)
 800b10c:	2200      	movs	r2, #0
      for (int d = 0; d < accum_depth; ++d) {
 800b10e:	2800      	cmp	r0, #0
      float total = 0.f;
 800b110:	ed1f 7a49 	vldr	s14, [pc, #-292]	; 800aff0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2b8>
      for (int d = 0; d < accum_depth; ++d) {
 800b114:	dd0a      	ble.n	800b12c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3f4>
 800b116:	eb07 0c82 	add.w	ip, r7, r2, lsl #2
 800b11a:	4676      	mov	r6, lr
        total += input_data[b * accum_depth + d] *
 800b11c:	ecf6 6a01 	vldmia	r6!, {s13}
                 weights_data[out_c * accum_depth + d];
 800b120:	ecfc 7a01 	vldmia	ip!, {s15}
      for (int d = 0; d < accum_depth; ++d) {
 800b124:	454e      	cmp	r6, r9
        total += input_data[b * accum_depth + d] *
 800b126:	eea6 7aa7 	vfma.f32	s14, s13, s15
      for (int d = 0; d < accum_depth; ++d) {
 800b12a:	d1f7      	bne.n	800b11c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3e4>
      if (bias_data) {
 800b12c:	2d00      	cmp	r5, #0
 800b12e:	f000 8156 	beq.w	800b3de <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x6a6>
        bias_value = bias_data[out_c];
 800b132:	edd1 7a00 	vldr	s15, [r1]
      output_data[out_c + output_depth * b] = ActivationFunctionWithMinMax(
 800b136:	ee77 7a87 	vadd.f32	s15, s15, s14
    for (int out_c = 0; out_c < output_depth; ++out_c) {
 800b13a:	3104      	adds	r1, #4
 800b13c:	eef4 7a48 	vcmp.f32	s15, s16
 800b140:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b144:	bf48      	it	mi
 800b146:	eef0 7a48 	vmovmi.f32	s15, s16
 800b14a:	eef4 7a68 	vcmp.f32	s15, s17
 800b14e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b152:	bfc8      	it	gt
 800b154:	eef0 7a68 	vmovgt.f32	s15, s17
      output_data[out_c + output_depth * b] = ActivationFunctionWithMinMax(
 800b158:	ece3 7a01 	vstmia	r3!, {s15}
    for (int out_c = 0; out_c < output_depth; ++out_c) {
 800b15c:	429c      	cmp	r4, r3
 800b15e:	4402      	add	r2, r0
 800b160:	d1d5      	bne.n	800b10e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3d6>
  for (int b = 0; b < batches; ++b) {
 800b162:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b164:	441c      	add	r4, r3
 800b166:	9b05      	ldr	r3, [sp, #20]
 800b168:	449b      	add	fp, r3
 800b16a:	9b06      	ldr	r3, [sp, #24]
 800b16c:	f10a 0a01 	add.w	sl, sl, #1
 800b170:	4553      	cmp	r3, sl
 800b172:	d1bd      	bne.n	800b0f0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3b8>
    if (size_ > kMaxSmallSize) {
 800b174:	9b04      	ldr	r3, [sp, #16]
 800b176:	2b05      	cmp	r3, #5
 800b178:	dd03      	ble.n	800b182 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x44a>
      delete[] dims_pointer_;
 800b17a:	9827      	ldr	r0, [sp, #156]	; 0x9c
 800b17c:	b108      	cbz	r0, 800b182 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x44a>
 800b17e:	f005 fcaf 	bl	8010ae0 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
 800b182:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b184:	2b05      	cmp	r3, #5
 800b186:	dd03      	ble.n	800b190 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x458>
      delete[] dims_pointer_;
 800b188:	9821      	ldr	r0, [sp, #132]	; 0x84
 800b18a:	b108      	cbz	r0, 800b190 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x458>
 800b18c:	f005 fca8 	bl	8010ae0 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
 800b190:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800b192:	2b05      	cmp	r3, #5
 800b194:	dd03      	ble.n	800b19e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x466>
      delete[] dims_pointer_;
 800b196:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800b198:	b108      	cbz	r0, 800b19e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x466>
 800b19a:	f005 fca1 	bl	8010ae0 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
 800b19e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b1a0:	2b05      	cmp	r3, #5
 800b1a2:	dd03      	ble.n	800b1ac <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x474>
      delete[] dims_pointer_;
 800b1a4:	9815      	ldr	r0, [sp, #84]	; 0x54
 800b1a6:	b108      	cbz	r0, 800b1ac <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x474>
 800b1a8:	f005 fc9a 	bl	8010ae0 <_ZdaPv>
  return kTfLiteOk;
 800b1ac:	2000      	movs	r0, #0
}
 800b1ae:	b05d      	add	sp, #372	; 0x174
 800b1b0:	ecbd 8b02 	vpop	{d8}
 800b1b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      return EvalQuantizedInt8(context, node, data, input, filter, bias,
 800b1b8:	9b07      	ldr	r3, [sp, #28]
 800b1ba:	464a      	mov	r2, r9
 800b1bc:	e9cd 4300 	strd	r4, r3, [sp]
 800b1c0:	4640      	mov	r0, r8
 800b1c2:	463b      	mov	r3, r7
 800b1c4:	f7ff fb6c 	bl	800a8a0 <_ZN6tflite12_GLOBAL__N_117EvalQuantizedInt8EP13TfLiteContextP10TfLiteNodeRKNS0_6OpDataEPK16TfLiteEvalTensorSA_SA_PS8_.constprop.0>
}
 800b1c8:	b05d      	add	sp, #372	; 0x174
 800b1ca:	ecbd 8b02 	vpop	{d8}
 800b1ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      TF_LITE_KERNEL_LOG(context, "Type %s (%d) not supported.",
 800b1d2:	f8d8 4014 	ldr.w	r4, [r8, #20]
 800b1d6:	f7f8 fad9 	bl	800378c <TfLiteTypeGetName>
 800b1da:	9b07      	ldr	r3, [sp, #28]
 800b1dc:	49ae      	ldr	r1, [pc, #696]	; (800b498 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x760>)
 800b1de:	7a1b      	ldrb	r3, [r3, #8]
 800b1e0:	4602      	mov	r2, r0
 800b1e2:	4640      	mov	r0, r8
 800b1e4:	47a0      	blx	r4
      return kTfLiteError;
 800b1e6:	2001      	movs	r0, #1
      return EvalQuantized(context, node, data, input, filter, bias, output);
 800b1e8:	e5e7      	b.n	800adba <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x82>
      TF_LITE_FULLY_CONNECTED(uint8_t);
 800b1ea:	4649      	mov	r1, r9
 800b1ec:	a82c      	add	r0, sp, #176	; 0xb0
 800b1ee:	f7fb fbdf 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
 800b1f2:	4639      	mov	r1, r7
 800b1f4:	a832      	add	r0, sp, #200	; 0xc8
  return reinterpret_cast<const T*>(tensor->data.raw);
 800b1f6:	f8d9 9000 	ldr.w	r9, [r9]
 800b1fa:	f7fb fbd9 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  TFLITE_DCHECK(tensor != nullptr);
 800b1fe:	2f00      	cmp	r7, #0
 800b200:	f000 81a7 	beq.w	800b552 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x81a>
  return reinterpret_cast<const T*>(tensor->data.raw);
 800b204:	683b      	ldr	r3, [r7, #0]
 800b206:	9310      	str	r3, [sp, #64]	; 0x40
 800b208:	4621      	mov	r1, r4
 800b20a:	a838      	add	r0, sp, #224	; 0xe0
 800b20c:	f7fb fbd0 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  TFLITE_DCHECK(tensor != nullptr);
 800b210:	2c00      	cmp	r4, #0
 800b212:	f000 819e 	beq.w	800b552 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x81a>
  return reinterpret_cast<const T*>(tensor->data.raw);
 800b216:	6823      	ldr	r3, [r4, #0]
 800b218:	9c07      	ldr	r4, [sp, #28]
 800b21a:	9308      	str	r3, [sp, #32]
 800b21c:	4621      	mov	r1, r4
 800b21e:	a83e      	add	r0, sp, #248	; 0xf8
 800b220:	f7fb fbc6 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  inline int32_t DimensionsCount() const { return size_; }
 800b224:	9f32      	ldr	r7, [sp, #200]	; 0xc8
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
 800b226:	f8d4 c000 	ldr.w	ip, [r4]
  TFLITE_DCHECK_GE(filter_shape.DimensionsCount(), 2);
 800b22a:	2f01      	cmp	r7, #1
 800b22c:	f340 8191 	ble.w	800b552 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x81a>
 800b230:	9b3e      	ldr	r3, [sp, #248]	; 0xf8
  TFLITE_DCHECK_GE(output_shape.DimensionsCount(), 1);
 800b232:	2b00      	cmp	r3, #0
 800b234:	f340 818d 	ble.w	800b552 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x81a>
  TFLITE_DCHECK_LE(output_activation_min, output_activation_max);
 800b238:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800b23c:	428a      	cmp	r2, r1
 800b23e:	f300 8188 	bgt.w	800b552 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x81a>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
 800b242:	2b05      	cmp	r3, #5
 800b244:	bfc8      	it	gt
 800b246:	9c3f      	ldrgt	r4, [sp, #252]	; 0xfc
  const int batches = FlatSizeSkipDim(output_shape, output_dim_count - 1);
 800b248:	f103 31ff 	add.w	r1, r3, #4294967295	; 0xffffffff
 800b24c:	bfd8      	it	le
 800b24e:	ac3f      	addle	r4, sp, #252	; 0xfc
  int flat_size = 1;
 800b250:	2201      	movs	r2, #1
  for (int i = 0; i < dims_count; ++i) {
 800b252:	2000      	movs	r0, #0
 800b254:	46ae      	mov	lr, r5
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
 800b256:	4281      	cmp	r1, r0
 800b258:	f000 80ca 	beq.w	800b3f0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x6b8>
 800b25c:	f854 5020 	ldr.w	r5, [r4, r0, lsl #2]
  for (int i = 0; i < dims_count; ++i) {
 800b260:	3001      	adds	r0, #1
 800b262:	4283      	cmp	r3, r0
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
 800b264:	fb05 f202 	mul.w	r2, r5, r2
  for (int i = 0; i < dims_count; ++i) {
 800b268:	d1f5      	bne.n	800b256 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x51e>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800b26a:	2f05      	cmp	r7, #5
 800b26c:	4675      	mov	r5, lr
 800b26e:	920f      	str	r2, [sp, #60]	; 0x3c
  const int output_depth = MatchingDim(filter_shape, filter_dim_count - 2,
 800b270:	f1a7 0002 	sub.w	r0, r7, #2
 800b274:	f300 80dc 	bgt.w	800b430 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x6f8>
 800b278:	aa5c      	add	r2, sp, #368	; 0x170
 800b27a:	eb02 0080 	add.w	r0, r2, r0, lsl #2
 800b27e:	f850 2ca4 	ldr.w	r2, [r0, #-164]
 800b282:	920d      	str	r2, [sp, #52]	; 0x34
 800b284:	2b05      	cmp	r3, #5
 800b286:	f340 813f 	ble.w	800b508 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x7d0>
 800b28a:	9a3f      	ldr	r2, [sp, #252]	; 0xfc
 800b28c:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
 800b290:	990d      	ldr	r1, [sp, #52]	; 0x34
 800b292:	428a      	cmp	r2, r1
 800b294:	f040 815d 	bne.w	800b552 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x81a>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800b298:	2f05      	cmp	r7, #5
  const int accum_depth = filter_shape.Dims(filter_dim_count - 1);
 800b29a:	f107 31ff 	add.w	r1, r7, #4294967295	; 0xffffffff
 800b29e:	f340 812d 	ble.w	800b4fc <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x7c4>
 800b2a2:	9a33      	ldr	r2, [sp, #204]	; 0xcc
 800b2a4:	f852 8021 	ldr.w	r8, [r2, r1, lsl #2]
  for (int b = 0; b < batches; ++b) {
 800b2a8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b2aa:	2a00      	cmp	r2, #0
 800b2ac:	dd75      	ble.n	800b39a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x662>
  int left_shift = shift > 0 ? shift : 0;
 800b2ae:	ea2a 72ea 	bic.w	r2, sl, sl, asr #31
 800b2b2:	920c      	str	r2, [sp, #48]	; 0x30
 800b2b4:	9a03      	ldr	r2, [sp, #12]
 800b2b6:	f8cd 901c 	str.w	r9, [sp, #28]
 800b2ba:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
 800b2be:	4611      	mov	r1, r2
 800b2c0:	9209      	str	r2, [sp, #36]	; 0x24
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
 800b2c2:	2201      	movs	r2, #1
 800b2c4:	408a      	lsls	r2, r1
 800b2c6:	3a01      	subs	r2, #1
 800b2c8:	920a      	str	r2, [sp, #40]	; 0x28
  return a >> offset;
 800b2ca:	1052      	asrs	r2, r2, #1
 800b2cc:	920b      	str	r2, [sp, #44]	; 0x2c
 800b2ce:	2200      	movs	r2, #0
 800b2d0:	4663      	mov	r3, ip
 800b2d2:	eb09 0408 	add.w	r4, r9, r8
 800b2d6:	920e      	str	r2, [sp, #56]	; 0x38
    for (int out_c = 0; out_c < output_depth; ++out_c) {
 800b2d8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b2da:	2a00      	cmp	r2, #0
 800b2dc:	bfd8      	it	le
 800b2de:	189b      	addle	r3, r3, r2
 800b2e0:	dd50      	ble.n	800b384 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x64c>
 800b2e2:	461f      	mov	r7, r3
 800b2e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b2e6:	f8dd e020 	ldr.w	lr, [sp, #32]
 800b2ea:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
 800b2ee:	eb03 0907 	add.w	r9, r3, r7
      for (int d = 0; d < accum_depth; ++d) {
 800b2f2:	f1b8 0f00 	cmp.w	r8, #0
 800b2f6:	f340 80f9 	ble.w	800b4ec <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x7b4>
 800b2fa:	9807      	ldr	r0, [sp, #28]
 800b2fc:	f10c 3aff 	add.w	sl, ip, #4294967295	; 0xffffffff
      int32_t acc = 0;
 800b300:	2300      	movs	r3, #0
        int32_t input_val = input_data[b * accum_depth + d];
 800b302:	f810 1b01 	ldrb.w	r1, [r0], #1
        int32_t filter_val = filter_data[out_c * accum_depth + d];
 800b306:	f81a 2f01 	ldrb.w	r2, [sl, #1]!
        acc += (filter_val + filter_offset) * (input_val + input_offset);
 800b30a:	1b49      	subs	r1, r1, r5
 800b30c:	1b92      	subs	r2, r2, r6
      for (int d = 0; d < accum_depth; ++d) {
 800b30e:	4284      	cmp	r4, r0
        acc += (filter_val + filter_offset) * (input_val + input_offset);
 800b310:	fb01 3302 	mla	r3, r1, r2, r3
      for (int d = 0; d < accum_depth; ++d) {
 800b314:	d1f5      	bne.n	800b302 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5ca>
      if (bias_data) {
 800b316:	9a08      	ldr	r2, [sp, #32]
 800b318:	b112      	cbz	r2, 800b320 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5e8>
        acc += bias_data[out_c];
 800b31a:	f8de 2000 	ldr.w	r2, [lr]
 800b31e:	4413      	add	r3, r2
  return RoundingDivideByPOT(SaturatingRoundingDoublingHighMul(
 800b320:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b322:	4093      	lsls	r3, r2
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
 800b324:	459b      	cmp	fp, r3
 800b326:	f000 80a5 	beq.w	800b474 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x73c>
  std::int64_t ab_64 = a_64 * b_64;
 800b32a:	fb83 320b 	smull	r3, r2, r3, fp
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 800b32e:	2a00      	cmp	r2, #0
 800b330:	f2c0 80cb 	blt.w	800b4ca <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x792>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 800b334:	f113 4380 	adds.w	r3, r3, #1073741824	; 0x40000000
 800b338:	f142 0200 	adc.w	r2, r2, #0
 800b33c:	0fdb      	lsrs	r3, r3, #31
 800b33e:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
  assert(exponent <= 31);
 800b342:	9a03      	ldr	r2, [sp, #12]
 800b344:	2a1f      	cmp	r2, #31
 800b346:	f300 80fd 	bgt.w	800b544 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x80c>
  return a & b;
 800b34a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  return a >> offset;
 800b34c:	9809      	ldr	r0, [sp, #36]	; 0x24
  return a & b;
 800b34e:	ea03 0102 	and.w	r1, r3, r2
  return a + b;
 800b352:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b354:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
  return a >> offset;
 800b358:	4103      	asrs	r3, r0
  return a + b;
 800b35a:	4291      	cmp	r1, r2
 800b35c:	bfc8      	it	gt
 800b35e:	3301      	addgt	r3, #1
      acc += output_offset;
 800b360:	9a06      	ldr	r2, [sp, #24]
 800b362:	4413      	add	r3, r2
      if (__a < __b)
 800b364:	9a04      	ldr	r2, [sp, #16]
 800b366:	429a      	cmp	r2, r3
 800b368:	f300 8082 	bgt.w	800b470 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x738>
      output_data[out_c + output_depth * b] = static_cast<uint8_t>(acc);
 800b36c:	9a05      	ldr	r2, [sp, #20]
 800b36e:	4293      	cmp	r3, r2
 800b370:	bfa8      	it	ge
 800b372:	4613      	movge	r3, r2
 800b374:	f807 3b01 	strb.w	r3, [r7], #1
    for (int out_c = 0; out_c < output_depth; ++out_c) {
 800b378:	45b9      	cmp	r9, r7
 800b37a:	f10e 0e04 	add.w	lr, lr, #4
 800b37e:	44c4      	add	ip, r8
 800b380:	464b      	mov	r3, r9
 800b382:	d1b6      	bne.n	800b2f2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5ba>
  for (int b = 0; b < batches; ++b) {
 800b384:	9907      	ldr	r1, [sp, #28]
 800b386:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b388:	4441      	add	r1, r8
 800b38a:	9107      	str	r1, [sp, #28]
 800b38c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800b38e:	3201      	adds	r2, #1
 800b390:	428a      	cmp	r2, r1
 800b392:	920e      	str	r2, [sp, #56]	; 0x38
 800b394:	4444      	add	r4, r8
 800b396:	d19f      	bne.n	800b2d8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5a0>
    if (size_ > kMaxSmallSize) {
 800b398:	9b3e      	ldr	r3, [sp, #248]	; 0xf8
 800b39a:	2b05      	cmp	r3, #5
 800b39c:	dd03      	ble.n	800b3a6 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x66e>
      delete[] dims_pointer_;
 800b39e:	983f      	ldr	r0, [sp, #252]	; 0xfc
 800b3a0:	b108      	cbz	r0, 800b3a6 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x66e>
 800b3a2:	f005 fb9d 	bl	8010ae0 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
 800b3a6:	9b38      	ldr	r3, [sp, #224]	; 0xe0
 800b3a8:	2b05      	cmp	r3, #5
 800b3aa:	dd03      	ble.n	800b3b4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x67c>
      delete[] dims_pointer_;
 800b3ac:	9839      	ldr	r0, [sp, #228]	; 0xe4
 800b3ae:	b108      	cbz	r0, 800b3b4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x67c>
 800b3b0:	f005 fb96 	bl	8010ae0 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
 800b3b4:	9b32      	ldr	r3, [sp, #200]	; 0xc8
 800b3b6:	2b05      	cmp	r3, #5
 800b3b8:	dd03      	ble.n	800b3c2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x68a>
      delete[] dims_pointer_;
 800b3ba:	9833      	ldr	r0, [sp, #204]	; 0xcc
 800b3bc:	b108      	cbz	r0, 800b3c2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x68a>
 800b3be:	f005 fb8f 	bl	8010ae0 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
 800b3c2:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800b3c4:	2b05      	cmp	r3, #5
 800b3c6:	f77f aef1 	ble.w	800b1ac <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x474>
      delete[] dims_pointer_;
 800b3ca:	982d      	ldr	r0, [sp, #180]	; 0xb4
 800b3cc:	2800      	cmp	r0, #0
 800b3ce:	f47f aeeb 	bne.w	800b1a8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x470>
 800b3d2:	e6eb      	b.n	800b1ac <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x474>
    *activation_max = std::numeric_limits<T>::max();
 800b3d4:	eddf 8a31 	vldr	s17, [pc, #196]	; 800b49c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x764>
    *activation_min = 0;
 800b3d8:	ed9f 8a31 	vldr	s16, [pc, #196]	; 800b4a0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x768>
 800b3dc:	e620      	b.n	800b020 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2e8>
      float bias_value = 0.0f;
 800b3de:	eef0 7a46 	vmov.f32	s15, s12
 800b3e2:	e6a8      	b.n	800b136 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x3fe>
  for (int i = 0; i < dims_count; ++i) {
 800b3e4:	9e04      	ldr	r6, [sp, #16]
 800b3e6:	1c4b      	adds	r3, r1, #1
 800b3e8:	429e      	cmp	r6, r3
 800b3ea:	f47f ae44 	bne.w	800b076 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x33e>
 800b3ee:	e64d      	b.n	800b08c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x354>
 800b3f0:	1c48      	adds	r0, r1, #1
 800b3f2:	4283      	cmp	r3, r0
 800b3f4:	f47f af2f 	bne.w	800b256 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x51e>
 800b3f8:	e737      	b.n	800b26a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x532>
 800b3fa:	2b00      	cmp	r3, #0
 800b3fc:	f340 809d 	ble.w	800b53a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x802>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
 800b400:	ac27      	add	r4, sp, #156	; 0x9c
 800b402:	e636      	b.n	800b072 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x33a>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800b404:	ab1a      	add	r3, sp, #104	; 0x68
 800b406:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 800b40a:	6850      	ldr	r0, [r2, #4]
 800b40c:	e65d      	b.n	800b0ca <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x392>
 800b40e:	ab5c      	add	r3, sp, #368	; 0x170
 800b410:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 800b414:	f851 3cd4 	ldr.w	r3, [r1, #-212]
 800b418:	e64a      	b.n	800b0b0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x378>
 800b41a:	ab1a      	add	r3, sp, #104	; 0x68
 800b41c:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 800b420:	6853      	ldr	r3, [r2, #4]
 800b422:	9305      	str	r3, [sp, #20]
 800b424:	e63d      	b.n	800b0a2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x36a>
    *activation_min = 0;
 800b426:	ed9f 8a1e 	vldr	s16, [pc, #120]	; 800b4a0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x768>
    *activation_max = 6;
 800b42a:	eef1 8a08 	vmov.f32	s17, #24	; 0x40c00000  6.0
 800b42e:	e5f7      	b.n	800b020 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x2e8>
 800b430:	9a33      	ldr	r2, [sp, #204]	; 0xcc
 800b432:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
 800b436:	920d      	str	r2, [sp, #52]	; 0x34
 800b438:	e724      	b.n	800b284 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x54c>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
 800b43a:	9857      	ldr	r0, [sp, #348]	; 0x15c
  for (int i = 0; i < dims_count; ++i) {
 800b43c:	e50d      	b.n	800ae5a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x122>
      output_data[out_c + output_depth * b] = accum;
 800b43e:	f82c ab02 	strh.w	sl, [ip], #2
    for (int out_c = 0; out_c < output_depth; ++out_c) {
 800b442:	9b04      	ldr	r3, [sp, #16]
 800b444:	4563      	cmp	r3, ip
 800b446:	44c6      	add	lr, r8
 800b448:	f47f ad62 	bne.w	800af10 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x1d8>
 800b44c:	e59f      	b.n	800af8e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x256>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 800b44e:	4915      	ldr	r1, [pc, #84]	; (800b4a4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x76c>)
  std::int64_t ab_64 = a_64 * b_64;
 800b450:	fb8b 320b 	smull	r3, r2, fp, fp
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 800b454:	2a00      	cmp	r2, #0
 800b456:	bfb3      	iteet	lt
 800b458:	4608      	movlt	r0, r1
 800b45a:	f04f 4080 	movge.w	r0, #1073741824	; 0x40000000
 800b45e:	2100      	movge	r1, #0
 800b460:	f04f 31ff 	movlt.w	r1, #4294967295	; 0xffffffff
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
 800b464:	f1bb 4f00 	cmp.w	fp, #2147483648	; 0x80000000
 800b468:	d121      	bne.n	800b4ae <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x776>
 800b46a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800b46e:	e572      	b.n	800af56 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x21e>
 800b470:	4613      	mov	r3, r2
 800b472:	e77f      	b.n	800b374 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x63c>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 800b474:	490b      	ldr	r1, [pc, #44]	; (800b4a4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x76c>)
  std::int64_t ab_64 = a_64 * b_64;
 800b476:	fb8b 320b 	smull	r3, r2, fp, fp
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 800b47a:	2a00      	cmp	r2, #0
 800b47c:	bfb3      	iteet	lt
 800b47e:	4608      	movlt	r0, r1
 800b480:	f04f 4080 	movge.w	r0, #1073741824	; 0x40000000
 800b484:	2100      	movge	r1, #0
 800b486:	f04f 31ff 	movlt.w	r1, #4294967295	; 0xffffffff
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
 800b48a:	f1bb 4f00 	cmp.w	fp, #2147483648	; 0x80000000
 800b48e:	d11f      	bne.n	800b4d0 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x798>
 800b490:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800b494:	e755      	b.n	800b342 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x60a>
 800b496:	bf00      	nop
 800b498:	0801733c 	.word	0x0801733c
 800b49c:	7f7fffff 	.word	0x7f7fffff
 800b4a0:	00000000 	.word	0x00000000
 800b4a4:	c0000001 	.word	0xc0000001
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 800b4a8:	482b      	ldr	r0, [pc, #172]	; (800b558 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x820>)
 800b4aa:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 800b4ae:	181b      	adds	r3, r3, r0
 800b4b0:	eb42 0201 	adc.w	r2, r2, r1
 800b4b4:	2a00      	cmp	r2, #0
 800b4b6:	da04      	bge.n	800b4c2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x78a>
 800b4b8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b4bc:	185b      	adds	r3, r3, r1
 800b4be:	f142 0200 	adc.w	r2, r2, #0
 800b4c2:	0fdb      	lsrs	r3, r3, #31
 800b4c4:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
 800b4c8:	e545      	b.n	800af56 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x21e>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 800b4ca:	4823      	ldr	r0, [pc, #140]	; (800b558 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x820>)
 800b4cc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 800b4d0:	181b      	adds	r3, r3, r0
 800b4d2:	eb42 0201 	adc.w	r2, r2, r1
 800b4d6:	2a00      	cmp	r2, #0
 800b4d8:	da04      	bge.n	800b4e4 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x7ac>
 800b4da:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b4de:	185b      	adds	r3, r3, r1
 800b4e0:	f142 0200 	adc.w	r2, r2, #0
 800b4e4:	0fdb      	lsrs	r3, r3, #31
 800b4e6:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
 800b4ea:	e72a      	b.n	800b342 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x60a>
      int32_t acc = 0;
 800b4ec:	2300      	movs	r3, #0
 800b4ee:	e712      	b.n	800b316 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x5de>
 800b4f0:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800b4f2:	3101      	adds	r1, #1
 800b4f4:	428f      	cmp	r7, r1
 800b4f6:	f47f acb2 	bne.w	800ae5e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x126>
 800b4fa:	e4bb      	b.n	800ae74 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x13c>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800b4fc:	aa5c      	add	r2, sp, #368	; 0x170
 800b4fe:	eb02 0181 	add.w	r1, r2, r1, lsl #2
 800b502:	f851 8ca4 	ldr.w	r8, [r1, #-164]
 800b506:	e6cf      	b.n	800b2a8 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x570>
 800b508:	aa5c      	add	r2, sp, #368	; 0x170
 800b50a:	eb02 0181 	add.w	r1, r2, r1, lsl #2
 800b50e:	f851 2c74 	ldr.w	r2, [r1, #-116]
 800b512:	e6bd      	b.n	800b290 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x558>
 800b514:	ab5c      	add	r3, sp, #368	; 0x170
 800b516:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 800b51a:	f852 8c44 	ldr.w	r8, [r2, #-68]
 800b51e:	e4c8      	b.n	800aeb2 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x17a>
 800b520:	ab5c      	add	r3, sp, #368	; 0x170
 800b522:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 800b526:	f852 3c14 	ldr.w	r3, [r2, #-20]
 800b52a:	e4b5      	b.n	800ae98 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x160>
 800b52c:	ab5c      	add	r3, sp, #368	; 0x170
 800b52e:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 800b532:	f851 3c44 	ldr.w	r3, [r1, #-68]
 800b536:	930c      	str	r3, [sp, #48]	; 0x30
 800b538:	e4a7      	b.n	800ae8a <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x152>
  int flat_size = 1;
 800b53a:	2301      	movs	r3, #1
 800b53c:	9306      	str	r3, [sp, #24]
 800b53e:	e5a6      	b.n	800b08e <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x356>
 800b540:	2301      	movs	r3, #1
 800b542:	e497      	b.n	800ae74 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x13c>
  assert(exponent <= 31);
 800b544:	4b05      	ldr	r3, [pc, #20]	; (800b55c <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x824>)
 800b546:	4a06      	ldr	r2, [pc, #24]	; (800b560 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x828>)
 800b548:	4806      	ldr	r0, [pc, #24]	; (800b564 <_ZN6tflite12_GLOBAL__N_14EvalEP13TfLiteContextP10TfLiteNode+0x82c>)
 800b54a:	f240 1167 	movw	r1, #359	; 0x167
 800b54e:	f005 fda9 	bl	80110a4 <__assert_func>
  TFLITE_DCHECK(node->builtin_data != nullptr);
 800b552:	f005 fd9f 	bl	8011094 <abort>
 800b556:	bf00      	nop
 800b558:	c0000001 	.word	0xc0000001
 800b55c:	08016994 	.word	0x08016994
 800b560:	080169a4 	.word	0x080169a4
 800b564:	08016a00 	.word	0x08016a00

0800b568 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode>:
TfLiteStatus Prepare(TfLiteContext* context, TfLiteNode* node) {
 800b568:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  TFLITE_DCHECK(node->user_data != nullptr);
 800b56c:	f8d1 9010 	ldr.w	r9, [r1, #16]
TfLiteStatus Prepare(TfLiteContext* context, TfLiteNode* node) {
 800b570:	b097      	sub	sp, #92	; 0x5c
  TFLITE_DCHECK(node->user_data != nullptr);
 800b572:	f1b9 0f00 	cmp.w	r9, #0
 800b576:	f000 80ff 	beq.w	800b778 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x210>
  TFLITE_DCHECK(node->builtin_data != nullptr);
 800b57a:	f8d1 a014 	ldr.w	sl, [r1, #20]
 800b57e:	460c      	mov	r4, r1
 800b580:	f1ba 0f00 	cmp.w	sl, #0
 800b584:	f000 80f8 	beq.w	800b778 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x210>
  const TfLiteTensor* input = GetInput(context, node, kInputTensor);
 800b588:	2200      	movs	r2, #0
 800b58a:	4605      	mov	r5, r0
 800b58c:	f7f8 fcec 	bl	8003f68 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  const TfLiteTensor* filter = GetInput(context, node, kWeightsTensor);
 800b590:	4621      	mov	r1, r4
  const TfLiteTensor* input = GetInput(context, node, kInputTensor);
 800b592:	4606      	mov	r6, r0
  const TfLiteTensor* filter = GetInput(context, node, kWeightsTensor);
 800b594:	2201      	movs	r2, #1
 800b596:	4628      	mov	r0, r5
 800b598:	f7f8 fce6 	bl	8003f68 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  const TfLiteTensor* bias = GetOptionalInputTensor(context, node, kBiasTensor);
 800b59c:	4621      	mov	r1, r4
 800b59e:	2202      	movs	r2, #2
  const TfLiteTensor* filter = GetInput(context, node, kWeightsTensor);
 800b5a0:	4607      	mov	r7, r0
  const TfLiteTensor* bias = GetOptionalInputTensor(context, node, kBiasTensor);
 800b5a2:	4628      	mov	r0, r5
 800b5a4:	f7f8 fd18 	bl	8003fd8 <_ZN6tflite22GetOptionalInputTensorEPK13TfLiteContextPK10TfLiteNodei>
  TfLiteTensor* output = GetOutput(context, node, kOutputTensor);
 800b5a8:	4621      	mov	r1, r4
  const TfLiteTensor* bias = GetOptionalInputTensor(context, node, kBiasTensor);
 800b5aa:	4680      	mov	r8, r0
  TfLiteTensor* output = GetOutput(context, node, kOutputTensor);
 800b5ac:	2200      	movs	r2, #0
 800b5ae:	4628      	mov	r0, r5
 800b5b0:	f7f8 fcf6 	bl	8003fa0 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>
 800b5b4:	4604      	mov	r4, r0
  TF_LITE_ENSURE_TYPES_EQ(context, input->type, output->type);
 800b5b6:	7830      	ldrb	r0, [r6, #0]
 800b5b8:	7823      	ldrb	r3, [r4, #0]
 800b5ba:	4283      	cmp	r3, r0
 800b5bc:	d11a      	bne.n	800b5f4 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x8c>
  TF_LITE_ENSURE_MSG(context, input->type == filter->type,
 800b5be:	783a      	ldrb	r2, [r7, #0]
 800b5c0:	429a      	cmp	r2, r3
 800b5c2:	d009      	beq.n	800b5d8 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x70>
 800b5c4:	696b      	ldr	r3, [r5, #20]
 800b5c6:	4970      	ldr	r1, [pc, #448]	; (800b788 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x220>)
 800b5c8:	4628      	mov	r0, r5
 800b5ca:	4798      	blx	r3
 800b5cc:	f04f 0a01 	mov.w	sl, #1
}
 800b5d0:	4650      	mov	r0, sl
 800b5d2:	b017      	add	sp, #92	; 0x5c
 800b5d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  data->buffer_idx = -1;
 800b5d8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
  if (data_type != kTfLiteFloat32) {
 800b5dc:	2a01      	cmp	r2, #1
  TF_LITE_ENSURE_STATUS(CalculateOpData(context, params->activation,
 800b5de:	f89a b000 	ldrb.w	fp, [sl]
  data->buffer_idx = -1;
 800b5e2:	f8c9 3014 	str.w	r3, [r9, #20]
  if (data_type != kTfLiteFloat32) {
 800b5e6:	d11e      	bne.n	800b626 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0xbe>
  return kTfLiteOk;
 800b5e8:	f04f 0a00 	mov.w	sl, #0
}
 800b5ec:	4650      	mov	r0, sl
 800b5ee:	b017      	add	sp, #92	; 0x5c
 800b5f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  TF_LITE_ENSURE_TYPES_EQ(context, input->type, output->type);
 800b5f4:	696e      	ldr	r6, [r5, #20]
 800b5f6:	f7f8 f8c9 	bl	800378c <TfLiteTypeGetName>
 800b5fa:	4603      	mov	r3, r0
 800b5fc:	7820      	ldrb	r0, [r4, #0]
 800b5fe:	461c      	mov	r4, r3
 800b600:	f7f8 f8c4 	bl	800378c <TfLiteTypeGetName>
 800b604:	4961      	ldr	r1, [pc, #388]	; (800b78c <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x224>)
 800b606:	4b62      	ldr	r3, [pc, #392]	; (800b790 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x228>)
 800b608:	4a62      	ldr	r2, [pc, #392]	; (800b794 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x22c>)
 800b60a:	e9cd 3100 	strd	r3, r1, [sp]
 800b60e:	e9cd 4002 	strd	r4, r0, [sp, #8]
 800b612:	4961      	ldr	r1, [pc, #388]	; (800b798 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x230>)
 800b614:	4628      	mov	r0, r5
 800b616:	2369      	movs	r3, #105	; 0x69
 800b618:	47b0      	blx	r6
 800b61a:	f04f 0a01 	mov.w	sl, #1
}
 800b61e:	4650      	mov	r0, sl
 800b620:	b017      	add	sp, #92	; 0x5c
 800b622:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    double real_multiplier = 0.0;
 800b626:	ed9f 7b56 	vldr	d7, [pc, #344]	; 800b780 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x218>
    TF_LITE_ENSURE_STATUS(GetQuantizedConvolutionMultipler(
 800b62a:	ab10      	add	r3, sp, #64	; 0x40
 800b62c:	9301      	str	r3, [sp, #4]
 800b62e:	9400      	str	r4, [sp, #0]
 800b630:	4643      	mov	r3, r8
 800b632:	463a      	mov	r2, r7
 800b634:	4631      	mov	r1, r6
 800b636:	4628      	mov	r0, r5
    double real_multiplier = 0.0;
 800b638:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
    TF_LITE_ENSURE_STATUS(GetQuantizedConvolutionMultipler(
 800b63c:	f7f8 fce8 	bl	8004010 <_ZN6tflite32GetQuantizedConvolutionMultiplerEP13TfLiteContextPK12TfLiteTensorS4_S4_PS2_Pd>
 800b640:	4682      	mov	sl, r0
 800b642:	2800      	cmp	r0, #0
 800b644:	d1c4      	bne.n	800b5d0 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x68>
    QuantizeMultiplier(real_multiplier, &data->output_multiplier, &exponent);
 800b646:	ed9d 0b10 	vldr	d0, [sp, #64]	; 0x40
 800b64a:	a90a      	add	r1, sp, #40	; 0x28
 800b64c:	4648      	mov	r0, r9
 800b64e:	f7f8 fb8d 	bl	8003d6c <_ZN6tflite18QuantizeMultiplierEdPlPi>
    data->output_shift = -exponent;
 800b652:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b654:	425b      	negs	r3, r3
 800b656:	f8c9 3004 	str.w	r3, [r9, #4]
    TF_LITE_ENSURE_STATUS(CalculateActivationRangeQuantized(
 800b65a:	f109 030c 	add.w	r3, r9, #12
 800b65e:	9300      	str	r3, [sp, #0]
 800b660:	4659      	mov	r1, fp
 800b662:	f109 0308 	add.w	r3, r9, #8
 800b666:	4622      	mov	r2, r4
 800b668:	4628      	mov	r0, r5
 800b66a:	f7f8 fd59 	bl	8004120 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_>
 800b66e:	4682      	mov	sl, r0
 800b670:	2800      	cmp	r0, #0
 800b672:	d1ad      	bne.n	800b5d0 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x68>
  if (input->type == kTfLiteInt8 && nullptr != GetTensorData<int32_t>(bias)) {
 800b674:	7833      	ldrb	r3, [r6, #0]
    data->input_zero_point = input->params.zero_point;
 800b676:	6932      	ldr	r2, [r6, #16]
 800b678:	f8c9 2018 	str.w	r2, [r9, #24]
    data->filter_zero_point = filter->params.zero_point;
 800b67c:	693a      	ldr	r2, [r7, #16]
 800b67e:	f8c9 201c 	str.w	r2, [r9, #28]
  if (input->type == kTfLiteInt8 && nullptr != GetTensorData<int32_t>(bias)) {
 800b682:	2b09      	cmp	r3, #9
    data->output_zero_point = output->params.zero_point;
 800b684:	6922      	ldr	r2, [r4, #16]
 800b686:	f8c9 2020 	str.w	r2, [r9, #32]
  if (input->type == kTfLiteInt8 && nullptr != GetTensorData<int32_t>(bias)) {
 800b68a:	d1ad      	bne.n	800b5e8 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x80>
  return tensor != nullptr ? reinterpret_cast<const T*>(tensor->data.raw)
 800b68c:	f1b8 0f00 	cmp.w	r8, #0
 800b690:	d0aa      	beq.n	800b5e8 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x80>
 800b692:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b696:	2b00      	cmp	r3, #0
 800b698:	d0a6      	beq.n	800b5e8 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x80>
  const int dims_size = dims->size;
 800b69a:	68be      	ldr	r6, [r7, #8]
 800b69c:	f856 2b04 	ldr.w	r2, [r6], #4
    size_ = dimensions_count;
 800b6a0:	920a      	str	r2, [sp, #40]	; 0x28
    if (dimensions_count > kMaxSmallSize) {
 800b6a2:	2a05      	cmp	r2, #5
 800b6a4:	dc37      	bgt.n	800b716 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1ae>
      dims_pointer_ = new int32_t[dimensions_count];
 800b6a6:	0092      	lsls	r2, r2, #2
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
 800b6a8:	a80b      	add	r0, sp, #44	; 0x2c
    std::memcpy(dst_dims, dims_data, dimensions_count * sizeof(int32_t));
 800b6aa:	4631      	mov	r1, r6
 800b6ac:	f006 fd4d 	bl	801214a <memcpy>
 800b6b0:	68a4      	ldr	r4, [r4, #8]
 800b6b2:	f854 2b04 	ldr.w	r2, [r4], #4
    size_ = dimensions_count;
 800b6b6:	9210      	str	r2, [sp, #64]	; 0x40
    if (dimensions_count > kMaxSmallSize) {
 800b6b8:	2a05      	cmp	r2, #5
 800b6ba:	dc41      	bgt.n	800b740 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1d8>
      dims_pointer_ = new int32_t[dimensions_count];
 800b6bc:	0092      	lsls	r2, r2, #2
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
 800b6be:	a811      	add	r0, sp, #68	; 0x44
    std::memcpy(dst_dims, dims_data, dimensions_count * sizeof(int32_t));
 800b6c0:	4621      	mov	r1, r4
 800b6c2:	f006 fd42 	bl	801214a <memcpy>
    TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 2);
 800b6c6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b6c8:	2b02      	cmp	r3, #2
 800b6ca:	d155      	bne.n	800b778 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x210>
  inline int32_t DimensionsCount() const { return size_; }
 800b6cc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    TFLITE_DCHECK_GE(i, 0);
 800b6ce:	1e63      	subs	r3, r4, #1
 800b6d0:	d452      	bmi.n	800b778 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x210>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800b6d2:	2c05      	cmp	r4, #5
 800b6d4:	dd2e      	ble.n	800b734 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1cc>
 800b6d6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b6d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    filter_dims.n = filter_shape.Dims(filter_dim_count - 1);
 800b6dc:	9306      	str	r3, [sp, #24]
    filter_dims.h = 1;
 800b6de:	2301      	movs	r3, #1
    filter_dims.w = 1;
 800b6e0:	e9cd 3307 	strd	r3, r3, [sp, #28]
        arm_fully_connected_s8_get_buffer_size(&filter_dims);
 800b6e4:	a806      	add	r0, sp, #24
    filter_dims.c = output_shape.Dims(1);
 800b6e6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b6e8:	9309      	str	r3, [sp, #36]	; 0x24
        arm_fully_connected_s8_get_buffer_size(&filter_dims);
 800b6ea:	f003 f895 	bl	800e818 <arm_fully_connected_s8_get_buffer_size>
    if (buf_size > 0) {
 800b6ee:	1e01      	subs	r1, r0, #0
 800b6f0:	dd35      	ble.n	800b75e <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x1f6>
      TF_LITE_ENSURE_STATUS(context->RequestScratchBufferInArena(
 800b6f2:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 800b6f4:	4628      	mov	r0, r5
 800b6f6:	f109 0214 	add.w	r2, r9, #20
 800b6fa:	4798      	blx	r3
 800b6fc:	4605      	mov	r5, r0
 800b6fe:	2800      	cmp	r0, #0
 800b700:	d132      	bne.n	800b768 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x200>
    if (size_ > kMaxSmallSize) {
 800b702:	2c05      	cmp	r4, #5
 800b704:	f77f af64 	ble.w	800b5d0 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x68>
      delete[] dims_pointer_;
 800b708:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800b70a:	2800      	cmp	r0, #0
 800b70c:	f43f af60 	beq.w	800b5d0 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x68>
 800b710:	f005 f9e6 	bl	8010ae0 <_ZdaPv>
 800b714:	e75c      	b.n	800b5d0 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x68>
      dims_pointer_ = new int32_t[dimensions_count];
 800b716:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
 800b71a:	429a      	cmp	r2, r3
 800b71c:	bfb5      	itete	lt
 800b71e:	0090      	lsllt	r0, r2, #2
 800b720:	0092      	lslge	r2, r2, #2
 800b722:	4602      	movlt	r2, r0
 800b724:	f04f 30ff 	movge.w	r0, #4294967295	; 0xffffffff
 800b728:	9205      	str	r2, [sp, #20]
 800b72a:	f005 f9fb 	bl	8010b24 <_Znaj>
 800b72e:	9a05      	ldr	r2, [sp, #20]
 800b730:	900b      	str	r0, [sp, #44]	; 0x2c
 800b732:	e7ba      	b.n	800b6aa <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x142>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800b734:	aa16      	add	r2, sp, #88	; 0x58
 800b736:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b73a:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800b73e:	e7cd      	b.n	800b6dc <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x174>
      dims_pointer_ = new int32_t[dimensions_count];
 800b740:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
 800b744:	429a      	cmp	r2, r3
 800b746:	bfb5      	itete	lt
 800b748:	0090      	lsllt	r0, r2, #2
 800b74a:	0092      	lslge	r2, r2, #2
 800b74c:	4602      	movlt	r2, r0
 800b74e:	f04f 30ff 	movge.w	r0, #4294967295	; 0xffffffff
 800b752:	9205      	str	r2, [sp, #20]
 800b754:	f005 f9e6 	bl	8010b24 <_Znaj>
 800b758:	9a05      	ldr	r2, [sp, #20]
 800b75a:	9011      	str	r0, [sp, #68]	; 0x44
 800b75c:	e7b0      	b.n	800b6c0 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x158>
      data->buffer_idx = -1;
 800b75e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b762:	f8c9 3014 	str.w	r3, [r9, #20]
 800b766:	e7cc      	b.n	800b702 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x19a>
    if (size_ > kMaxSmallSize) {
 800b768:	2c05      	cmp	r4, #5
 800b76a:	dd03      	ble.n	800b774 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x20c>
      delete[] dims_pointer_;
 800b76c:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800b76e:	b108      	cbz	r0, 800b774 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x20c>
 800b770:	f005 f9b6 	bl	8010ae0 <_ZdaPv>
 800b774:	46aa      	mov	sl, r5
 800b776:	e72b      	b.n	800b5d0 <_ZN6tflite12_GLOBAL__N_17PrepareEP13TfLiteContextP10TfLiteNode+0x68>
  TFLITE_DCHECK(node->user_data != nullptr);
 800b778:	f005 fc8c 	bl	8011094 <abort>
 800b77c:	f3af 8000 	nop.w
	...
 800b788:	080174d4 	.word	0x080174d4
 800b78c:	08016564 	.word	0x08016564
 800b790:	08016574 	.word	0x08016574
 800b794:	08017358 	.word	0x08017358
 800b798:	08016548 	.word	0x08016548

0800b79c <_ZN6tflite24Register_FULLY_CONNECTEDEv>:
  return EvalQuantizedInt8(context, node, data, input, filter, bias, output);
}

}  // namespace

TfLiteRegistration Register_FULLY_CONNECTED() {
 800b79c:	b510      	push	{r4, lr}
  fully_connected_registration.init = Init;
 800b79e:	4b0d      	ldr	r3, [pc, #52]	; (800b7d4 <_ZN6tflite24Register_FULLY_CONNECTEDEv+0x38>)
 800b7a0:	4c0d      	ldr	r4, [pc, #52]	; (800b7d8 <_ZN6tflite24Register_FULLY_CONNECTEDEv+0x3c>)
  fully_connected_registration.free = nullptr;
  fully_connected_registration.prepare = Prepare;
 800b7a2:	490e      	ldr	r1, [pc, #56]	; (800b7dc <_ZN6tflite24Register_FULLY_CONNECTEDEv+0x40>)
 800b7a4:	6099      	str	r1, [r3, #8]
  fully_connected_registration.free = nullptr;
 800b7a6:	2200      	movs	r2, #0
 800b7a8:	e9c3 4200 	strd	r4, r2, [r3]
  fully_connected_registration.invoke = Eval;
 800b7ac:	490c      	ldr	r1, [pc, #48]	; (800b7e0 <_ZN6tflite24Register_FULLY_CONNECTEDEv+0x44>)
 800b7ae:	60d9      	str	r1, [r3, #12]
  fully_connected_registration.profiling_string = nullptr;
  fully_connected_registration.builtin_code = 0;
  fully_connected_registration.custom_name = nullptr;
  fully_connected_registration.version = 0;
  return fully_connected_registration;
 800b7b0:	469e      	mov	lr, r3
  fully_connected_registration.builtin_code = 0;
 800b7b2:	e9c3 2204 	strd	r2, r2, [r3, #16]
  fully_connected_registration.version = 0;
 800b7b6:	e9c3 2206 	strd	r2, r2, [r3, #24]
TfLiteRegistration Register_FULLY_CONNECTED() {
 800b7ba:	4604      	mov	r4, r0
  return fully_connected_registration;
 800b7bc:	4684      	mov	ip, r0
 800b7be:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 800b7c2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800b7c6:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
 800b7ca:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
}
 800b7ce:	4620      	mov	r0, r4
 800b7d0:	bd10      	pop	{r4, pc}
 800b7d2:	bf00      	nop
 800b7d4:	2000e9ac 	.word	0x2000e9ac
 800b7d8:	0800a891 	.word	0x0800a891
 800b7dc:	0800b569 	.word	0x0800b569
 800b7e0:	0800ad39 	.word	0x0800ad39

0800b7e4 <_ZN6tflite3ops5micro7pooling4InitEP13TfLiteContextPKcj>:
}

}  // namespace

void* Init(TfLiteContext* context, const char* buffer, size_t length) {
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
 800b7e4:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800b7e6:	b10b      	cbz	r3, 800b7ec <_ZN6tflite3ops5micro7pooling4InitEP13TfLiteContextPKcj+0x8>
  return context->AllocatePersistentBuffer(context, sizeof(OpData));
 800b7e8:	211c      	movs	r1, #28
 800b7ea:	4718      	bx	r3
void* Init(TfLiteContext* context, const char* buffer, size_t length) {
 800b7ec:	b510      	push	{r4, lr}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
 800b7ee:	f005 fc51 	bl	8011094 <abort>
 800b7f2:	bf00      	nop

0800b7f4 <_ZN6tflite3ops5micro7pooling10MaxPrepareEP13TfLiteContextP10TfLiteNode>:
}

TfLiteStatus MaxPrepare(TfLiteContext* context, TfLiteNode* node) {
 800b7f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  TFLITE_DCHECK(node->user_data != nullptr);
 800b7f8:	690c      	ldr	r4, [r1, #16]
TfLiteStatus MaxPrepare(TfLiteContext* context, TfLiteNode* node) {
 800b7fa:	b082      	sub	sp, #8
  TFLITE_DCHECK(node->user_data != nullptr);
 800b7fc:	2c00      	cmp	r4, #0
 800b7fe:	d062      	beq.n	800b8c6 <_ZN6tflite3ops5micro7pooling10MaxPrepareEP13TfLiteContextP10TfLiteNode+0xd2>
  TFLITE_DCHECK(node->builtin_data != nullptr);
 800b800:	694e      	ldr	r6, [r1, #20]
 800b802:	460f      	mov	r7, r1
 800b804:	2e00      	cmp	r6, #0
 800b806:	d05e      	beq.n	800b8c6 <_ZN6tflite3ops5micro7pooling10MaxPrepareEP13TfLiteContextP10TfLiteNode+0xd2>

  OpData* data = static_cast<OpData*>(node->user_data);
  auto* params = reinterpret_cast<TfLitePoolParams*>(node->builtin_data);

  const TfLiteTensor* input = GetInput(context, node, kInputTensor);
 800b808:	2200      	movs	r2, #0
 800b80a:	4605      	mov	r5, r0
 800b80c:	f7f8 fbac 	bl	8003f68 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  TfLiteTensor* output = GetOutput(context, node, kOutputTensor);
 800b810:	4639      	mov	r1, r7
  const TfLiteTensor* input = GetInput(context, node, kInputTensor);
 800b812:	4680      	mov	r8, r0
  TfLiteTensor* output = GetOutput(context, node, kOutputTensor);
 800b814:	2200      	movs	r2, #0
 800b816:	4628      	mov	r0, r5
 800b818:	f7f8 fbc2 	bl	8003fa0 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>
      params->filter_width, params->padding, &out_height, &out_width);
 800b81c:	f896 c000 	ldrb.w	ip, [r6]
 800b820:	f8d8 3008 	ldr.w	r3, [r8, #8]
  switch (padding) {
 800b824:	f1bc 0f01 	cmp.w	ip, #1
  TfLiteTensor* output = GetOutput(context, node, kOutputTensor);
 800b828:	4602      	mov	r2, r0
      params->stride_height, params->stride_width,
 800b82a:	e9d6 9a01 	ldrd	r9, sl, [r6, #4]
 800b82e:	f898 0000 	ldrb.w	r0, [r8]
  return t->dims->data[dim];
 800b832:	e9d3 8702 	ldrd	r8, r7, [r3, #8]
      params->filter_width, params->padding, &out_height, &out_width);
 800b836:	e9d6 1303 	ldrd	r1, r3, [r6, #12]
 800b83a:	d046      	beq.n	800b8ca <_ZN6tflite3ops5micro7pooling10MaxPrepareEP13TfLiteContextP10TfLiteNode+0xd6>
 800b83c:	f1bc 0f02 	cmp.w	ip, #2
 800b840:	d12e      	bne.n	800b8a0 <_ZN6tflite3ops5micro7pooling10MaxPrepareEP13TfLiteContextP10TfLiteNode+0xac>
      return (image_size + stride - effective_filter_size) / stride;
 800b842:	eb08 0e0a 	add.w	lr, r8, sl
 800b846:	eb07 0c09 	add.w	ip, r7, r9
 800b84a:	ebae 0e03 	sub.w	lr, lr, r3
 800b84e:	ebac 0c01 	sub.w	ip, ip, r1
 800b852:	fb9e fefa 	sdiv	lr, lr, sl
 800b856:	fb9c fcf9 	sdiv	ip, ip, r9
      ((out_size - 1) * stride + effective_filter_size - in_size);
 800b85a:	f10e 3eff 	add.w	lr, lr, #4294967295	; 0xffffffff
 800b85e:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 800b862:	fb0c 1109 	mla	r1, ip, r9, r1
  int total_padding =
 800b866:	1bc9      	subs	r1, r1, r7
      ((out_size - 1) * stride + effective_filter_size - in_size);
 800b868:	fb0e 330a 	mla	r3, lr, sl, r3
  total_padding = total_padding > 0 ? total_padding : 0;
 800b86c:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
  int total_padding =
 800b870:	eba3 0308 	sub.w	r3, r3, r8
  total_padding = total_padding > 0 ? total_padding : 0;
 800b874:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  return total_padding / 2;
 800b878:	104f      	asrs	r7, r1, #1
  *offset = total_padding % 2;
 800b87a:	f001 0101 	and.w	r1, r1, #1
  data->padding = ComputePaddingHeightWidth(
 800b87e:	60a1      	str	r1, [r4, #8]
  if (input->type != kTfLiteFloat32) {
 800b880:	2801      	cmp	r0, #1
  return total_padding / 2;
 800b882:	ea4f 0163 	mov.w	r1, r3, asr #1
  *offset = total_padding % 2;
 800b886:	f003 0301 	and.w	r3, r3, #1
  data->padding = ComputePaddingHeightWidth(
 800b88a:	6027      	str	r7, [r4, #0]
 800b88c:	6061      	str	r1, [r4, #4]
 800b88e:	60e3      	str	r3, [r4, #12]
  if (input->type != kTfLiteFloat32) {
 800b890:	d10a      	bne.n	800b8a8 <_ZN6tflite3ops5micro7pooling10MaxPrepareEP13TfLiteContextP10TfLiteNode+0xb4>
  data->buffer_idx = -1;
 800b892:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b896:	6123      	str	r3, [r4, #16]
  return kTfLiteOk;
 800b898:	2000      	movs	r0, #0

  TF_LITE_ENSURE_STATUS(CalculateOpData(context, params, input, output, data));

  return kTfLiteOk;
}
 800b89a:	b002      	add	sp, #8
 800b89c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  switch (padding) {
 800b8a0:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 800b8a4:	46e6      	mov	lr, ip
 800b8a6:	e7dc      	b.n	800b862 <_ZN6tflite3ops5micro7pooling10MaxPrepareEP13TfLiteContextP10TfLiteNode+0x6e>
    TF_LITE_ENSURE_STATUS(CalculateActivationRangeQuantized(
 800b8a8:	f104 0318 	add.w	r3, r4, #24
 800b8ac:	7d31      	ldrb	r1, [r6, #20]
 800b8ae:	9300      	str	r3, [sp, #0]
 800b8b0:	4628      	mov	r0, r5
 800b8b2:	f104 0314 	add.w	r3, r4, #20
 800b8b6:	f7f8 fc33 	bl	8004120 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_>
 800b8ba:	2800      	cmp	r0, #0
 800b8bc:	d1ed      	bne.n	800b89a <_ZN6tflite3ops5micro7pooling10MaxPrepareEP13TfLiteContextP10TfLiteNode+0xa6>
    TFLITE_DCHECK_LE(data->activation_min, data->activation_max);
 800b8be:	e9d4 2305 	ldrd	r2, r3, [r4, #20]
 800b8c2:	429a      	cmp	r2, r3
 800b8c4:	dde5      	ble.n	800b892 <_ZN6tflite3ops5micro7pooling10MaxPrepareEP13TfLiteContextP10TfLiteNode+0x9e>
  TFLITE_DCHECK(node->user_data != nullptr);
 800b8c6:	f005 fbe5 	bl	8011094 <abort>
      return (image_size + stride - 1) / stride;
 800b8ca:	eb08 0e0a 	add.w	lr, r8, sl
 800b8ce:	eb07 0c09 	add.w	ip, r7, r9
 800b8d2:	f10e 3eff 	add.w	lr, lr, #4294967295	; 0xffffffff
 800b8d6:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 800b8da:	fb9e fefa 	sdiv	lr, lr, sl
 800b8de:	fb9c fcf9 	sdiv	ip, ip, r9
      ((out_size - 1) * stride + effective_filter_size - in_size);
 800b8e2:	f10e 3eff 	add.w	lr, lr, #4294967295	; 0xffffffff
 800b8e6:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
      return (image_size + stride - 1) / stride;
 800b8ea:	e7ba      	b.n	800b862 <_ZN6tflite3ops5micro7pooling10MaxPrepareEP13TfLiteContextP10TfLiteNode+0x6e>

0800b8ec <_ZN6tflite3ops5micro7pooling14AveragePrepareEP13TfLiteContextP10TfLiteNode>:

TfLiteStatus AveragePrepare(TfLiteContext* context, TfLiteNode* node) {
 800b8ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  TFLITE_DCHECK(node->user_data != nullptr);
 800b8f0:	690c      	ldr	r4, [r1, #16]
TfLiteStatus AveragePrepare(TfLiteContext* context, TfLiteNode* node) {
 800b8f2:	b091      	sub	sp, #68	; 0x44
  TFLITE_DCHECK(node->user_data != nullptr);
 800b8f4:	2c00      	cmp	r4, #0
 800b8f6:	f000 80cb 	beq.w	800ba90 <_ZN6tflite3ops5micro7pooling14AveragePrepareEP13TfLiteContextP10TfLiteNode+0x1a4>
  TFLITE_DCHECK(node->builtin_data != nullptr);
 800b8fa:	f8d1 8014 	ldr.w	r8, [r1, #20]
 800b8fe:	460f      	mov	r7, r1
 800b900:	f1b8 0f00 	cmp.w	r8, #0
 800b904:	f000 80c4 	beq.w	800ba90 <_ZN6tflite3ops5micro7pooling14AveragePrepareEP13TfLiteContextP10TfLiteNode+0x1a4>

  OpData* data = static_cast<OpData*>(node->user_data);
  auto* params = reinterpret_cast<TfLitePoolParams*>(node->builtin_data);

  const TfLiteTensor* input = GetInput(context, node, kInputTensor);
 800b908:	2200      	movs	r2, #0
 800b90a:	4606      	mov	r6, r0
 800b90c:	f7f8 fb2c 	bl	8003f68 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
  TfLiteTensor* output = GetOutput(context, node, kOutputTensor);
 800b910:	4639      	mov	r1, r7
  const TfLiteTensor* input = GetInput(context, node, kInputTensor);
 800b912:	4605      	mov	r5, r0
  TfLiteTensor* output = GetOutput(context, node, kOutputTensor);
 800b914:	2200      	movs	r2, #0
 800b916:	4630      	mov	r0, r6
 800b918:	f7f8 fb42 	bl	8003fa0 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>
 800b91c:	4607      	mov	r7, r0
      params->filter_width, params->padding, &out_height, &out_width);
 800b91e:	f898 0000 	ldrb.w	r0, [r8]
 800b922:	68ab      	ldr	r3, [r5, #8]
 800b924:	7829      	ldrb	r1, [r5, #0]
  switch (padding) {
 800b926:	2801      	cmp	r0, #1
 800b928:	e9d3 9e02 	ldrd	r9, lr, [r3, #8]
      params->stride_height, params->stride_width,
 800b92c:	e9d8 ab01 	ldrd	sl, fp, [r8, #4]
      params->filter_width, params->padding, &out_height, &out_width);
 800b930:	e9d8 2303 	ldrd	r2, r3, [r8, #12]
 800b934:	d07d      	beq.n	800ba32 <_ZN6tflite3ops5micro7pooling14AveragePrepareEP13TfLiteContextP10TfLiteNode+0x146>
 800b936:	2802      	cmp	r0, #2
 800b938:	d12f      	bne.n	800b99a <_ZN6tflite3ops5micro7pooling14AveragePrepareEP13TfLiteContextP10TfLiteNode+0xae>
      return (image_size + stride - effective_filter_size) / stride;
 800b93a:	eb09 0c0b 	add.w	ip, r9, fp
 800b93e:	eb0e 000a 	add.w	r0, lr, sl
 800b942:	ebac 0c03 	sub.w	ip, ip, r3
 800b946:	1a80      	subs	r0, r0, r2
 800b948:	fb9c fcfb 	sdiv	ip, ip, fp
 800b94c:	fb90 f0fa 	sdiv	r0, r0, sl
      ((out_size - 1) * stride + effective_filter_size - in_size);
 800b950:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 800b954:	3801      	subs	r0, #1
 800b956:	fb00 220a 	mla	r2, r0, sl, r2
 800b95a:	fb0c 330b 	mla	r3, ip, fp, r3
  int total_padding =
 800b95e:	eba2 020e 	sub.w	r2, r2, lr
  total_padding = total_padding > 0 ? total_padding : 0;
 800b962:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
  int total_padding =
 800b966:	eba3 0309 	sub.w	r3, r3, r9
  total_padding = total_padding > 0 ? total_padding : 0;
 800b96a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  return total_padding / 2;
 800b96e:	1050      	asrs	r0, r2, #1
  *offset = total_padding % 2;
 800b970:	f002 0201 	and.w	r2, r2, #1
  data->padding = ComputePaddingHeightWidth(
 800b974:	60a2      	str	r2, [r4, #8]
  if (input->type != kTfLiteFloat32) {
 800b976:	2901      	cmp	r1, #1
  return total_padding / 2;
 800b978:	ea4f 0263 	mov.w	r2, r3, asr #1
  *offset = total_padding % 2;
 800b97c:	f003 0301 	and.w	r3, r3, #1
  data->padding = ComputePaddingHeightWidth(
 800b980:	6020      	str	r0, [r4, #0]
 800b982:	6062      	str	r2, [r4, #4]
 800b984:	60e3      	str	r3, [r4, #12]
  if (input->type != kTfLiteFloat32) {
 800b986:	d10c      	bne.n	800b9a2 <_ZN6tflite3ops5micro7pooling14AveragePrepareEP13TfLiteContextP10TfLiteNode+0xb6>
  data->buffer_idx = -1;
 800b988:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b98c:	6123      	str	r3, [r4, #16]
          context, buffer_size, &data->buffer_idx));
    } else {
      data->buffer_idx = -1;
    }
  }
  return kTfLiteOk;
 800b98e:	f04f 0800 	mov.w	r8, #0
}
 800b992:	4640      	mov	r0, r8
 800b994:	b011      	add	sp, #68	; 0x44
 800b996:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  switch (padding) {
 800b99a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b99e:	4684      	mov	ip, r0
 800b9a0:	e7d9      	b.n	800b956 <_ZN6tflite3ops5micro7pooling14AveragePrepareEP13TfLiteContextP10TfLiteNode+0x6a>
    TF_LITE_ENSURE_STATUS(CalculateActivationRangeQuantized(
 800b9a2:	f104 0318 	add.w	r3, r4, #24
 800b9a6:	f898 1014 	ldrb.w	r1, [r8, #20]
 800b9aa:	9300      	str	r3, [sp, #0]
 800b9ac:	463a      	mov	r2, r7
 800b9ae:	f104 0314 	add.w	r3, r4, #20
 800b9b2:	4630      	mov	r0, r6
 800b9b4:	f7f8 fbb4 	bl	8004120 <_ZN6tflite33CalculateActivationRangeQuantizedEP13TfLiteContext21TfLiteFusedActivationP12TfLiteTensorPlS5_>
 800b9b8:	4680      	mov	r8, r0
 800b9ba:	2800      	cmp	r0, #0
 800b9bc:	d1e9      	bne.n	800b992 <_ZN6tflite3ops5micro7pooling14AveragePrepareEP13TfLiteContextP10TfLiteNode+0xa6>
    TFLITE_DCHECK_LE(data->activation_min, data->activation_max);
 800b9be:	e9d4 2305 	ldrd	r2, r3, [r4, #20]
 800b9c2:	429a      	cmp	r2, r3
 800b9c4:	dc64      	bgt.n	800ba90 <_ZN6tflite3ops5micro7pooling14AveragePrepareEP13TfLiteContextP10TfLiteNode+0x1a4>
  if (input->type == kTfLiteInt8) {
 800b9c6:	782b      	ldrb	r3, [r5, #0]
  data->buffer_idx = -1;
 800b9c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  if (input->type == kTfLiteInt8) {
 800b9cc:	2b09      	cmp	r3, #9
  data->buffer_idx = -1;
 800b9ce:	6120      	str	r0, [r4, #16]
  if (input->type == kTfLiteInt8) {
 800b9d0:	d1df      	bne.n	800b992 <_ZN6tflite3ops5micro7pooling14AveragePrepareEP13TfLiteContextP10TfLiteNode+0xa6>
 800b9d2:	68ad      	ldr	r5, [r5, #8]
 800b9d4:	f855 2b04 	ldr.w	r2, [r5], #4
    size_ = dimensions_count;
 800b9d8:	9204      	str	r2, [sp, #16]
    if (dimensions_count > kMaxSmallSize) {
 800b9da:	2a05      	cmp	r2, #5
 800b9dc:	dc38      	bgt.n	800ba50 <_ZN6tflite3ops5micro7pooling14AveragePrepareEP13TfLiteContextP10TfLiteNode+0x164>
      dims_pointer_ = new int32_t[dimensions_count];
 800b9de:	0092      	lsls	r2, r2, #2
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
 800b9e0:	a805      	add	r0, sp, #20
    std::memcpy(dst_dims, dims_data, dimensions_count * sizeof(int32_t));
 800b9e2:	4629      	mov	r1, r5
 800b9e4:	f006 fbb1 	bl	801214a <memcpy>
    TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
 800b9e8:	9b04      	ldr	r3, [sp, #16]
 800b9ea:	2b04      	cmp	r3, #4
 800b9ec:	d150      	bne.n	800ba90 <_ZN6tflite3ops5micro7pooling14AveragePrepareEP13TfLiteContextP10TfLiteNode+0x1a4>
  if (tensor == nullptr) {
 800b9ee:	2f00      	cmp	r7, #0
 800b9f0:	d04e      	beq.n	800ba90 <_ZN6tflite3ops5micro7pooling14AveragePrepareEP13TfLiteContextP10TfLiteNode+0x1a4>
  const int dims_size = dims->size;
 800b9f2:	68bd      	ldr	r5, [r7, #8]
 800b9f4:	f855 2b04 	ldr.w	r2, [r5], #4
    size_ = dimensions_count;
 800b9f8:	920a      	str	r2, [sp, #40]	; 0x28
    if (dimensions_count > kMaxSmallSize) {
 800b9fa:	2a05      	cmp	r2, #5
 800b9fc:	dc35      	bgt.n	800ba6a <_ZN6tflite3ops5micro7pooling14AveragePrepareEP13TfLiteContextP10TfLiteNode+0x17e>
      dims_pointer_ = new int32_t[dimensions_count];
 800b9fe:	0092      	lsls	r2, r2, #2
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
 800ba00:	a80b      	add	r0, sp, #44	; 0x2c
    std::memcpy(dst_dims, dims_data, dimensions_count * sizeof(int32_t));
 800ba02:	4629      	mov	r1, r5
 800ba04:	f006 fba1 	bl	801214a <memcpy>
    TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
 800ba08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ba0a:	2b04      	cmp	r3, #4
 800ba0c:	d140      	bne.n	800ba90 <_ZN6tflite3ops5micro7pooling14AveragePrepareEP13TfLiteContextP10TfLiteNode+0x1a4>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800ba0e:	9b08      	ldr	r3, [sp, #32]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
 800ba10:	990e      	ldr	r1, [sp, #56]	; 0x38
 800ba12:	4299      	cmp	r1, r3
 800ba14:	d13c      	bne.n	800ba90 <_ZN6tflite3ops5micro7pooling14AveragePrepareEP13TfLiteContextP10TfLiteNode+0x1a4>
        arm_avgpool_s8_get_buffer_size(output_width, depth);
 800ba16:	980d      	ldr	r0, [sp, #52]	; 0x34
 800ba18:	f004 f936 	bl	800fc88 <arm_avgpool_s8_get_buffer_size>
    if (buffer_size > 0) {
 800ba1c:	1e01      	subs	r1, r0, #0
 800ba1e:	dd33      	ble.n	800ba88 <_ZN6tflite3ops5micro7pooling14AveragePrepareEP13TfLiteContextP10TfLiteNode+0x19c>
      TF_LITE_ENSURE_STATUS(context->RequestScratchBufferInArena(
 800ba20:	6c33      	ldr	r3, [r6, #64]	; 0x40
 800ba22:	f104 0210 	add.w	r2, r4, #16
 800ba26:	4630      	mov	r0, r6
 800ba28:	4798      	blx	r3
 800ba2a:	2800      	cmp	r0, #0
 800ba2c:	bf18      	it	ne
 800ba2e:	4680      	movne	r8, r0
 800ba30:	e7af      	b.n	800b992 <_ZN6tflite3ops5micro7pooling14AveragePrepareEP13TfLiteContextP10TfLiteNode+0xa6>
      return (image_size + stride - 1) / stride;
 800ba32:	eb09 0c0b 	add.w	ip, r9, fp
 800ba36:	eb0e 000a 	add.w	r0, lr, sl
 800ba3a:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 800ba3e:	3801      	subs	r0, #1
 800ba40:	fb9c fcfb 	sdiv	ip, ip, fp
 800ba44:	fb90 f0fa 	sdiv	r0, r0, sl
      ((out_size - 1) * stride + effective_filter_size - in_size);
 800ba48:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 800ba4c:	3801      	subs	r0, #1
      return (image_size + stride - 1) / stride;
 800ba4e:	e782      	b.n	800b956 <_ZN6tflite3ops5micro7pooling14AveragePrepareEP13TfLiteContextP10TfLiteNode+0x6a>
      dims_pointer_ = new int32_t[dimensions_count];
 800ba50:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
 800ba54:	429a      	cmp	r2, r3
 800ba56:	bfb6      	itet	lt
 800ba58:	0090      	lsllt	r0, r2, #2
 800ba5a:	0092      	lslge	r2, r2, #2
 800ba5c:	4602      	movlt	r2, r0
 800ba5e:	9203      	str	r2, [sp, #12]
 800ba60:	f005 f860 	bl	8010b24 <_Znaj>
 800ba64:	9a03      	ldr	r2, [sp, #12]
 800ba66:	9005      	str	r0, [sp, #20]
 800ba68:	e7bb      	b.n	800b9e2 <_ZN6tflite3ops5micro7pooling14AveragePrepareEP13TfLiteContextP10TfLiteNode+0xf6>
 800ba6a:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
 800ba6e:	429a      	cmp	r2, r3
 800ba70:	bfb5      	itete	lt
 800ba72:	0090      	lsllt	r0, r2, #2
 800ba74:	0092      	lslge	r2, r2, #2
 800ba76:	4602      	movlt	r2, r0
 800ba78:	f04f 30ff 	movge.w	r0, #4294967295	; 0xffffffff
 800ba7c:	9203      	str	r2, [sp, #12]
 800ba7e:	f005 f851 	bl	8010b24 <_Znaj>
 800ba82:	9a03      	ldr	r2, [sp, #12]
 800ba84:	900b      	str	r0, [sp, #44]	; 0x2c
 800ba86:	e7bc      	b.n	800ba02 <_ZN6tflite3ops5micro7pooling14AveragePrepareEP13TfLiteContextP10TfLiteNode+0x116>
      data->buffer_idx = -1;
 800ba88:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ba8c:	6123      	str	r3, [r4, #16]
 800ba8e:	e780      	b.n	800b992 <_ZN6tflite3ops5micro7pooling14AveragePrepareEP13TfLiteContextP10TfLiteNode+0xa6>
  TFLITE_DCHECK(node->user_data != nullptr);
 800ba90:	f005 fb00 	bl	8011094 <abort>

0800ba94 <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode>:
      return kTfLiteError;
  }
  return kTfLiteOk;
}

TfLiteStatus MaxEval(TfLiteContext* context, TfLiteNode* node) {
 800ba94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba98:	ed2d 8b02 	vpush	{d8}
  auto* params = reinterpret_cast<TfLitePoolParams*>(node->builtin_data);

  const OpData& data = *(static_cast<const OpData*>(node->user_data));
 800ba9c:	e9d1 6504 	ldrd	r6, r5, [r1, #16]
TfLiteStatus MaxEval(TfLiteContext* context, TfLiteNode* node) {
 800baa0:	b0df      	sub	sp, #380	; 0x17c
  TFLITE_DCHECK(context != nullptr);
 800baa2:	2800      	cmp	r0, #0
 800baa4:	f000 833b 	beq.w	800c11e <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x68a>
  return context->GetEvalTensor(context, node->inputs->data[index]);
 800baa8:	680b      	ldr	r3, [r1, #0]
 800baaa:	4688      	mov	r8, r1
 800baac:	6859      	ldr	r1, [r3, #4]
 800baae:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800bab0:	4607      	mov	r7, r0
 800bab2:	4798      	blx	r3
  return context->GetEvalTensor(context, node->outputs->data[index]);
 800bab4:	f8d8 3004 	ldr.w	r3, [r8, #4]
  return context->GetEvalTensor(context, node->inputs->data[index]);
 800bab8:	4604      	mov	r4, r0
  return context->GetEvalTensor(context, node->outputs->data[index]);
 800baba:	6859      	ldr	r1, [r3, #4]
 800babc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800babe:	4638      	mov	r0, r7
 800bac0:	4798      	blx	r3
 800bac2:	4683      	mov	fp, r0
  const TfLiteEvalTensor* input =
      tflite::micro::GetEvalInput(context, node, kInputTensor);
  TfLiteEvalTensor* output =
      tflite::micro::GetEvalOutput(context, node, kOutputTensor);

  switch (input->type) {
 800bac4:	7a20      	ldrb	r0, [r4, #8]
 800bac6:	2803      	cmp	r0, #3
 800bac8:	d012      	beq.n	800baf0 <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x5c>
 800baca:	2809      	cmp	r0, #9
 800bacc:	f000 816a 	beq.w	800bda4 <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x310>
 800bad0:	2801      	cmp	r0, #1
 800bad2:	f000 8148 	beq.w	800bd66 <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x2d2>
      break;
    case kTfLiteInt8:
      MaxEvalInt8(context, node, params, data, input, output);
      break;
    default:
      TF_LITE_KERNEL_LOG(context, "Type %s not currently supported.",
 800bad6:	697c      	ldr	r4, [r7, #20]
 800bad8:	f7f7 fe58 	bl	800378c <TfLiteTypeGetName>
 800badc:	49ad      	ldr	r1, [pc, #692]	; (800bd94 <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x300>)
 800bade:	4602      	mov	r2, r0
 800bae0:	4638      	mov	r0, r7
 800bae2:	47a0      	blx	r4
                         TfLiteTypeGetName(input->type));
      return kTfLiteError;
 800bae4:	2001      	movs	r0, #1
  }
  return kTfLiteOk;
}
 800bae6:	b05f      	add	sp, #380	; 0x17c
 800bae8:	ecbd 8b02 	vpop	{d8}
 800baec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  op_params.stride_height = params->stride_height;
 800baf0:	68ab      	ldr	r3, [r5, #8]
 800baf2:	930b      	str	r3, [sp, #44]	; 0x2c
  op_params.stride_width = params->stride_width;
 800baf4:	686b      	ldr	r3, [r5, #4]
 800baf6:	930c      	str	r3, [sp, #48]	; 0x30
  op_params.filter_height = params->filter_height;
 800baf8:	692b      	ldr	r3, [r5, #16]
 800bafa:	930d      	str	r3, [sp, #52]	; 0x34
  op_params.filter_width = params->filter_width;
 800bafc:	68eb      	ldr	r3, [r5, #12]
 800bafe:	930e      	str	r3, [sp, #56]	; 0x38
  op_params.padding_values.height = data.padding.height;
 800bb00:	f9b6 3004 	ldrsh.w	r3, [r6, #4]
 800bb04:	930f      	str	r3, [sp, #60]	; 0x3c
  reference_ops::MaxPool(op_params, tflite::micro::GetTensorShape(input),
 800bb06:	4621      	mov	r1, r4
  op_params.padding_values.width = data.padding.width;
 800bb08:	f9b6 3000 	ldrsh.w	r3, [r6]
 800bb0c:	9310      	str	r3, [sp, #64]	; 0x40
  reference_ops::MaxPool(op_params, tflite::micro::GetTensorShape(input),
 800bb0e:	a840      	add	r0, sp, #256	; 0x100
  op_params.quantized_activation_max = data.activation_max;
 800bb10:	e9d6 5605 	ldrd	r5, r6, [r6, #20]
  reference_ops::MaxPool(op_params, tflite::micro::GetTensorShape(input),
 800bb14:	f7fa ff4c 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  return reinterpret_cast<const T*>(tensor->data.raw);
 800bb18:	6823      	ldr	r3, [r4, #0]
 800bb1a:	9311      	str	r3, [sp, #68]	; 0x44
                         tflite::micro::GetTensorShape(output),
 800bb1c:	4659      	mov	r1, fp
 800bb1e:	a846      	add	r0, sp, #280	; 0x118
 800bb20:	f7fa ff46 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
 800bb24:	f1bb 0f00 	cmp.w	fp, #0
 800bb28:	d001      	beq.n	800bb2e <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x9a>
 800bb2a:	f8db b000 	ldr.w	fp, [fp]
}

inline void MaxPool(const PoolParams& params, const RuntimeShape& input_shape,
                    const uint8_t* input_data, const RuntimeShape& output_shape,
                    uint8_t* output_data) {
  TFLITE_DCHECK_LE(params.quantized_activation_min,
 800bb2e:	42b5      	cmp	r5, r6
 800bb30:	f300 82f5 	bgt.w	800c11e <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x68a>
                   params.quantized_activation_max);
  TFLITE_DCHECK_GE(params.quantized_activation_min, 0);
 800bb34:	2d00      	cmp	r5, #0
 800bb36:	f2c0 82f2 	blt.w	800c11e <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x68a>
  TFLITE_DCHECK_LE(params.quantized_activation_max, 255);
 800bb3a:	2eff      	cmp	r6, #255	; 0xff
 800bb3c:	f300 82ef 	bgt.w	800c11e <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x68a>
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
 800bb40:	9b40      	ldr	r3, [sp, #256]	; 0x100
 800bb42:	2b04      	cmp	r3, #4
 800bb44:	f040 82eb 	bne.w	800c11e <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x68a>
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
 800bb48:	9b46      	ldr	r3, [sp, #280]	; 0x118
 800bb4a:	2b04      	cmp	r3, #4
 800bb4c:	f040 82e7 	bne.w	800c11e <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x68a>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800bb50:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800bb52:	9309      	str	r3, [sp, #36]	; 0x24
 800bb54:	461a      	mov	r2, r3
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
 800bb56:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800bb58:	4293      	cmp	r3, r2
 800bb5a:	f040 82e0 	bne.w	800c11e <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x68a>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800bb5e:	9b44      	ldr	r3, [sp, #272]	; 0x110
 800bb60:	930a      	str	r3, [sp, #40]	; 0x28
 800bb62:	461a      	mov	r2, r3
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
 800bb64:	9b4a      	ldr	r3, [sp, #296]	; 0x128
 800bb66:	4293      	cmp	r3, r2
 800bb68:	f040 82d9 	bne.w	800c11e <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x68a>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800bb6c:	9b42      	ldr	r3, [sp, #264]	; 0x108
 800bb6e:	9313      	str	r3, [sp, #76]	; 0x4c
 800bb70:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800bb72:	9312      	str	r3, [sp, #72]	; 0x48
 800bb74:	9b48      	ldr	r3, [sp, #288]	; 0x120
 800bb76:	9308      	str	r3, [sp, #32]
 800bb78:	9b49      	ldr	r3, [sp, #292]	; 0x124
 800bb7a:	9307      	str	r3, [sp, #28]
  const int input_width = input_shape.Dims(2);
  const int output_height = output_shape.Dims(1);
  const int output_width = output_shape.Dims(2);
  const int stride_height = params.stride_height;
  const int stride_width = params.stride_width;
  for (int batch = 0; batch < batches; ++batch) {
 800bb7c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bb7e:	2b00      	cmp	r3, #0
 800bb80:	f340 80eb 	ble.w	800bd5a <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x2c6>
 800bb84:	b2eb      	uxtb	r3, r5
 800bb86:	931d      	str	r3, [sp, #116]	; 0x74
 800bb88:	f04f 0900 	mov.w	r9, #0
 800bb8c:	b2f3      	uxtb	r3, r6
 800bb8e:	f8cd b07c 	str.w	fp, [sp, #124]	; 0x7c
 800bb92:	931e      	str	r3, [sp, #120]	; 0x78
 800bb94:	46cb      	mov	fp, r9
    for (int out_y = 0; out_y < output_height; ++out_y) {
 800bb96:	9b08      	ldr	r3, [sp, #32]
 800bb98:	2b00      	cmp	r3, #0
 800bb9a:	f340 80ca 	ble.w	800bd32 <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x29e>
 800bb9e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bba0:	f04f 0900 	mov.w	r9, #0
 800bba4:	f1c3 0c00 	rsb	ip, r3, #0
 800bba8:	46ca      	mov	sl, r9
 800bbaa:	469e      	mov	lr, r3
 800bbac:	46d9      	mov	r9, fp
 800bbae:	4698      	mov	r8, r3
 800bbb0:	46e3      	mov	fp, ip
      for (int out_x = 0; out_x < output_width; ++out_x) {
 800bbb2:	9b07      	ldr	r3, [sp, #28]
 800bbb4:	2b00      	cmp	r3, #0
 800bbb6:	f340 80b1 	ble.w	800bd1c <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x288>
 800bbba:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800bbbc:	990d      	ldr	r1, [sp, #52]	; 0x34
 800bbbe:	f8cd 8080 	str.w	r8, [sp, #128]	; 0x80
 800bbc2:	4443      	add	r3, r8
 800bbc4:	461a      	mov	r2, r3
 800bbc6:	428b      	cmp	r3, r1
 800bbc8:	ea28 73e8 	bic.w	r3, r8, r8, asr #31
 800bbcc:	bfa8      	it	ge
 800bbce:	460a      	movge	r2, r1
 800bbd0:	9317      	str	r3, [sp, #92]	; 0x5c
 800bbd2:	9912      	ldr	r1, [sp, #72]	; 0x48
 800bbd4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800bbd6:	9306      	str	r3, [sp, #24]
 800bbd8:	4419      	add	r1, r3
 800bbda:	425e      	negs	r6, r3
 800bbdc:	eb02 030b 	add.w	r3, r2, fp
 800bbe0:	9219      	str	r2, [sp, #100]	; 0x64
 800bbe2:	9105      	str	r1, [sp, #20]
 800bbe4:	f04f 0e00 	mov.w	lr, #0
 800bbe8:	931c      	str	r3, [sp, #112]	; 0x70
 800bbea:	46d8      	mov	r8, fp
        for (int channel = 0; channel < depth; ++channel) {
 800bbec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	f340 8083 	ble.w	800bcfa <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x266>
 800bbf4:	9b05      	ldr	r3, [sp, #20]
 800bbf6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bbf8:	4293      	cmp	r3, r2
 800bbfa:	bfa8      	it	ge
 800bbfc:	4613      	movge	r3, r2
 800bbfe:	9a06      	ldr	r2, [sp, #24]
 800bc00:	9318      	str	r3, [sp, #96]	; 0x60
 800bc02:	4433      	add	r3, r6
 800bc04:	ea22 7be2 	bic.w	fp, r2, r2, asr #31
 800bc08:	f04f 0c00 	mov.w	ip, #0
 800bc0c:	931b      	str	r3, [sp, #108]	; 0x6c
              std::min(params.filter_width, input_width - in_x_origin);
          const int filter_y_start = std::max(0, -in_y_origin);
          const int filter_y_end =
              std::min(params.filter_height, input_height - in_y_origin);
          uint8_t max = 0;
          for (int filter_y = filter_y_start; filter_y < filter_y_end;
 800bc0e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800bc10:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800bc12:	429a      	cmp	r2, r3
 800bc14:	f280 813a 	bge.w	800be8c <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x3f8>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
 800bc18:	9b42      	ldr	r3, [sp, #264]	; 0x108
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
 800bc1a:	9f43      	ldr	r7, [sp, #268]	; 0x10c
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
 800bc1c:	9316      	str	r3, [sp, #88]	; 0x58
 800bc1e:	fb03 8309 	mla	r3, r3, r9, r8
 800bc22:	4413      	add	r3, r2
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
 800bc24:	9c44      	ldr	r4, [sp, #272]	; 0x110
 800bc26:	9911      	ldr	r1, [sp, #68]	; 0x44
 800bc28:	fb07 6303 	mla	r3, r7, r3, r6
 800bc2c:	445b      	add	r3, fp
 800bc2e:	fb04 c303 	mla	r3, r4, r3, ip
 800bc32:	440b      	add	r3, r1
  inline int32_t DimensionsCount() const { return size_; }
 800bc34:	9940      	ldr	r1, [sp, #256]	; 0x100
 800bc36:	9114      	str	r1, [sp, #80]	; 0x50
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
 800bc38:	9941      	ldr	r1, [sp, #260]	; 0x104
 800bc3a:	9115      	str	r1, [sp, #84]	; 0x54
 800bc3c:	fb04 f107 	mul.w	r1, r4, r7
 800bc40:	911a      	str	r1, [sp, #104]	; 0x68
 800bc42:	eb08 0102 	add.w	r1, r8, r2
          uint8_t max = 0;
 800bc46:	2200      	movs	r2, #0
               ++filter_y) {
            for (int filter_x = filter_x_start; filter_x < filter_x_end;
 800bc48:	9818      	ldr	r0, [sp, #96]	; 0x60
 800bc4a:	4583      	cmp	fp, r0
 800bc4c:	da25      	bge.n	800bc9a <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x206>
 800bc4e:	9814      	ldr	r0, [sp, #80]	; 0x50
 800bc50:	2804      	cmp	r0, #4
 800bc52:	f040 8264 	bne.w	800c11e <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x68a>
 800bc56:	4564      	cmp	r4, ip
 800bc58:	f340 8261 	ble.w	800c11e <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x68a>
 800bc5c:	9816      	ldr	r0, [sp, #88]	; 0x58
 800bc5e:	4288      	cmp	r0, r1
 800bc60:	f340 825d 	ble.w	800c11e <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x68a>
 800bc64:	2900      	cmp	r1, #0
 800bc66:	f2c0 825a 	blt.w	800c11e <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x68a>
 800bc6a:	eb0b 0006 	add.w	r0, fp, r6
 800bc6e:	461d      	mov	r5, r3
 800bc70:	9321      	str	r3, [sp, #132]	; 0x84
 800bc72:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bc74:	4599      	cmp	r9, r3
 800bc76:	f280 8252 	bge.w	800c11e <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x68a>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
 800bc7a:	2800      	cmp	r0, #0
 800bc7c:	f2c0 824f 	blt.w	800c11e <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x68a>
 800bc80:	42b8      	cmp	r0, r7
 800bc82:	f280 824c 	bge.w	800c11e <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x68a>
    max(const _Tp& __a, const _Tp& __b)
 800bc86:	782b      	ldrb	r3, [r5, #0]
 800bc88:	429a      	cmp	r2, r3
 800bc8a:	bf38      	it	cc
 800bc8c:	461a      	movcc	r2, r3
 800bc8e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bc90:	3001      	adds	r0, #1
 800bc92:	4298      	cmp	r0, r3
 800bc94:	4425      	add	r5, r4
 800bc96:	d1ec      	bne.n	800bc72 <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x1de>
 800bc98:	9b21      	ldr	r3, [sp, #132]	; 0x84
          for (int filter_y = filter_y_start; filter_y < filter_y_end;
 800bc9a:	981a      	ldr	r0, [sp, #104]	; 0x68
 800bc9c:	4403      	add	r3, r0
 800bc9e:	981c      	ldr	r0, [sp, #112]	; 0x70
 800bca0:	3101      	adds	r1, #1
 800bca2:	4281      	cmp	r1, r0
 800bca4:	d1d0      	bne.n	800bc48 <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x1b4>
                  max,
                  input_data[Offset(input_shape, batch, in_y, in_x, channel)]);
            }
          }
          max = std::max<uint8_t>(max, params.quantized_activation_min);
          max = std::min<uint8_t>(max, params.quantized_activation_max);
 800bca6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800bca8:	429a      	cmp	r2, r3
 800bcaa:	bf38      	it	cc
 800bcac:	461a      	movcc	r2, r3
 800bcae:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800bcb0:	429a      	cmp	r2, r3
 800bcb2:	bf28      	it	cs
 800bcb4:	461a      	movcs	r2, r3
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
 800bcb6:	9b46      	ldr	r3, [sp, #280]	; 0x118
 800bcb8:	2b04      	cmp	r3, #4
 800bcba:	f040 8230 	bne.w	800c11e <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x68a>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
 800bcbe:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800bcc0:	4599      	cmp	r9, r3
 800bcc2:	f280 822c 	bge.w	800c11e <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x68a>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
 800bcc6:	9b48      	ldr	r3, [sp, #288]	; 0x120
 800bcc8:	4553      	cmp	r3, sl
 800bcca:	f340 8228 	ble.w	800c11e <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x68a>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
 800bcce:	9849      	ldr	r0, [sp, #292]	; 0x124
 800bcd0:	4570      	cmp	r0, lr
 800bcd2:	f340 8224 	ble.w	800c11e <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x68a>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
 800bcd6:	994a      	ldr	r1, [sp, #296]	; 0x128
 800bcd8:	4561      	cmp	r1, ip
 800bcda:	f340 8220 	ble.w	800c11e <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x68a>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
 800bcde:	fb03 a309 	mla	r3, r3, r9, sl
 800bce2:	fb00 e303 	mla	r3, r0, r3, lr
          output_data[Offset(output_shape, batch, out_y, out_x, channel)] =
 800bce6:	981f      	ldr	r0, [sp, #124]	; 0x7c
 800bce8:	fb01 0303 	mla	r3, r1, r3, r0
 800bcec:	f803 200c 	strb.w	r2, [r3, ip]
        for (int channel = 0; channel < depth; ++channel) {
 800bcf0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bcf2:	f10c 0c01 	add.w	ip, ip, #1
 800bcf6:	459c      	cmp	ip, r3
 800bcf8:	d189      	bne.n	800bc0e <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x17a>
      for (int out_x = 0; out_x < output_width; ++out_x) {
 800bcfa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800bcfc:	9a06      	ldr	r2, [sp, #24]
 800bcfe:	1ad2      	subs	r2, r2, r3
 800bd00:	9206      	str	r2, [sp, #24]
 800bd02:	9a05      	ldr	r2, [sp, #20]
 800bd04:	441e      	add	r6, r3
 800bd06:	1ad2      	subs	r2, r2, r3
 800bd08:	9b07      	ldr	r3, [sp, #28]
 800bd0a:	9205      	str	r2, [sp, #20]
 800bd0c:	f10e 0e01 	add.w	lr, lr, #1
 800bd10:	459e      	cmp	lr, r3
 800bd12:	f47f af6b 	bne.w	800bbec <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x158>
 800bd16:	46c3      	mov	fp, r8
 800bd18:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
    for (int out_y = 0; out_y < output_height; ++out_y) {
 800bd1c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bd1e:	eba8 0803 	sub.w	r8, r8, r3
 800bd22:	449b      	add	fp, r3
 800bd24:	9b08      	ldr	r3, [sp, #32]
 800bd26:	f10a 0a01 	add.w	sl, sl, #1
 800bd2a:	459a      	cmp	sl, r3
 800bd2c:	f47f af41 	bne.w	800bbb2 <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x11e>
 800bd30:	46cb      	mov	fp, r9
  for (int batch = 0; batch < batches; ++batch) {
 800bd32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bd34:	f10b 0b01 	add.w	fp, fp, #1
 800bd38:	459b      	cmp	fp, r3
 800bd3a:	f47f af2c 	bne.w	800bb96 <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x102>
    if (size_ > kMaxSmallSize) {
 800bd3e:	9b46      	ldr	r3, [sp, #280]	; 0x118
 800bd40:	2b05      	cmp	r3, #5
 800bd42:	dd03      	ble.n	800bd4c <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x2b8>
      delete[] dims_pointer_;
 800bd44:	9847      	ldr	r0, [sp, #284]	; 0x11c
 800bd46:	b108      	cbz	r0, 800bd4c <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x2b8>
 800bd48:	f004 feca 	bl	8010ae0 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
 800bd4c:	9b40      	ldr	r3, [sp, #256]	; 0x100
 800bd4e:	2b05      	cmp	r3, #5
 800bd50:	dd03      	ble.n	800bd5a <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x2c6>
      delete[] dims_pointer_;
 800bd52:	9841      	ldr	r0, [sp, #260]	; 0x104
 800bd54:	b108      	cbz	r0, 800bd5a <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x2c6>
 800bd56:	f004 fec3 	bl	8010ae0 <_ZdaPv>
  return kTfLiteOk;
 800bd5a:	2000      	movs	r0, #0
}
 800bd5c:	b05f      	add	sp, #380	; 0x17c
 800bd5e:	ecbd 8b02 	vpop	{d8}
 800bd62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  CalculateActivationRange(params->activation, &activation_min,
 800bd66:	7d2b      	ldrb	r3, [r5, #20]
  if (activation == kTfLiteActRelu) {
 800bd68:	2b01      	cmp	r3, #1
 800bd6a:	f000 8091 	beq.w	800be90 <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x3fc>
  } else if (activation == kTfLiteActRelu6) {
 800bd6e:	2b03      	cmp	r3, #3
 800bd70:	f000 81d0 	beq.w	800c114 <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x680>
    *activation_max = std::numeric_limits<T>::max();
 800bd74:	ed9f 7a08 	vldr	s14, [pc, #32]	; 800bd98 <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x304>
 800bd78:	eddf 7a09 	vldr	s15, [pc, #36]	; 800bda0 <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x30c>
 800bd7c:	2b02      	cmp	r3, #2
 800bd7e:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 800bd82:	eebf 8a00 	vmov.f32	s16, #240	; 0xbf800000 -1.0
 800bd86:	bf18      	it	ne
 800bd88:	eef0 8a47 	vmovne.f32	s17, s14
 800bd8c:	bf18      	it	ne
 800bd8e:	eeb0 8a67 	vmovne.f32	s16, s15
 800bd92:	e081      	b.n	800be98 <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x404>
 800bd94:	0801754c 	.word	0x0801754c
 800bd98:	7f7fffff 	.word	0x7f7fffff
 800bd9c:	00000000 	.word	0x00000000
 800bda0:	ff7fffff 	.word	0xff7fffff
  RuntimeShape input_shape = tflite::micro::GetTensorShape(input);
 800bda4:	a84c      	add	r0, sp, #304	; 0x130
 800bda6:	4621      	mov	r1, r4
 800bda8:	f7fa fe02 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  RuntimeShape output_shape = tflite::micro::GetTensorShape(output);
 800bdac:	a852      	add	r0, sp, #328	; 0x148
 800bdae:	4659      	mov	r1, fp
 800bdb0:	f7fa fdfe 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
    TFLITE_DCHECK_LT(i, size_);
 800bdb4:	984c      	ldr	r0, [sp, #304]	; 0x130
 800bdb6:	2803      	cmp	r0, #3
 800bdb8:	f340 81b1 	ble.w	800c11e <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x68a>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800bdbc:	2805      	cmp	r0, #5
 800bdbe:	bfc8      	it	gt
 800bdc0:	9b4d      	ldrgt	r3, [sp, #308]	; 0x134
    TFLITE_DCHECK_LT(i, size_);
 800bdc2:	9a52      	ldr	r2, [sp, #328]	; 0x148
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800bdc4:	bfcc      	ite	gt
 800bdc6:	68db      	ldrgt	r3, [r3, #12]
 800bdc8:	9b50      	ldrle	r3, [sp, #320]	; 0x140
    TFLITE_DCHECK_LT(i, size_);
 800bdca:	2a03      	cmp	r2, #3
 800bdcc:	f340 81a7 	ble.w	800c11e <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x68a>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800bdd0:	2a05      	cmp	r2, #5
 800bdd2:	bfca      	itet	gt
 800bdd4:	9953      	ldrgt	r1, [sp, #332]	; 0x14c
 800bdd6:	9956      	ldrle	r1, [sp, #344]	; 0x158
 800bdd8:	68c9      	ldrgt	r1, [r1, #12]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
 800bdda:	4299      	cmp	r1, r3
 800bddc:	f040 819f 	bne.w	800c11e <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x68a>
  input_dims.n = 1;
 800bde0:	2101      	movs	r1, #1
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800bde2:	2805      	cmp	r0, #5
 800bde4:	9128      	str	r1, [sp, #160]	; 0xa0
 800bde6:	f300 8190 	bgt.w	800c10a <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x676>
  input_dims.h = input_shape.Dims(1);
 800bdea:	994e      	ldr	r1, [sp, #312]	; 0x138
 800bdec:	9129      	str	r1, [sp, #164]	; 0xa4
 800bdee:	994f      	ldr	r1, [sp, #316]	; 0x13c
  input_dims.c = depth;
 800bdf0:	e9cd 132a 	strd	r1, r3, [sp, #168]	; 0xa8
 800bdf4:	2a05      	cmp	r2, #5
  output_dims.n = 1;
 800bdf6:	f04f 0101 	mov.w	r1, #1
 800bdfa:	912c      	str	r1, [sp, #176]	; 0xb0
 800bdfc:	f340 8181 	ble.w	800c102 <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x66e>
 800be00:	9a53      	ldr	r2, [sp, #332]	; 0x14c
 800be02:	6851      	ldr	r1, [r2, #4]
 800be04:	6892      	ldr	r2, [r2, #8]
  output_dims.h = output_shape.Dims(1);
 800be06:	912d      	str	r1, [sp, #180]	; 0xb4
  output_dims.c = depth;
 800be08:	e9cd 232e 	strd	r2, r3, [sp, #184]	; 0xb8
  pool_params.stride.w = params->stride_width;
 800be0c:	686b      	ldr	r3, [r5, #4]
 800be0e:	9358      	str	r3, [sp, #352]	; 0x160
 800be10:	68ab      	ldr	r3, [r5, #8]
 800be12:	9359      	str	r3, [sp, #356]	; 0x164
  pool_params.padding.w = data.padding.width;
 800be14:	e9d6 3200 	ldrd	r3, r2, [r6]
 800be18:	e9cd 325a 	strd	r3, r2, [sp, #360]	; 0x168
 800be1c:	6973      	ldr	r3, [r6, #20]
 800be1e:	6931      	ldr	r1, [r6, #16]
 800be20:	935c      	str	r3, [sp, #368]	; 0x170
 800be22:	69b3      	ldr	r3, [r6, #24]
 800be24:	935d      	str	r3, [sp, #372]	; 0x174
  filter_dims.w = params->filter_width;
 800be26:	68eb      	ldr	r3, [r5, #12]
 800be28:	9332      	str	r3, [sp, #200]	; 0xc8
  filter_dims.h = params->filter_height;
 800be2a:	692b      	ldr	r3, [r5, #16]
 800be2c:	9331      	str	r3, [sp, #196]	; 0xc4
  filter_dims.n = 1;
 800be2e:	2301      	movs	r3, #1
 800be30:	9330      	str	r3, [sp, #192]	; 0xc0
  filter_dims.c = 1;
 800be32:	9333      	str	r3, [sp, #204]	; 0xcc
  ctx.buf = nullptr;
 800be34:	2300      	movs	r3, #0
  if (data.buffer_idx > -1) {
 800be36:	4299      	cmp	r1, r3
  ctx.size = 0;
 800be38:	e9cd 3326 	strd	r3, r3, [sp, #152]	; 0x98
  if (data.buffer_idx > -1) {
 800be3c:	db03      	blt.n	800be46 <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x3b2>
    ctx.buf = context->GetScratchBuffer(context, data.buffer_idx);
 800be3e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800be40:	4638      	mov	r0, r7
 800be42:	4798      	blx	r3
 800be44:	9026      	str	r0, [sp, #152]	; 0x98
  return reinterpret_cast<const T*>(tensor->data.raw);
 800be46:	6823      	ldr	r3, [r4, #0]
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
 800be48:	f1bb 0f00 	cmp.w	fp, #0
 800be4c:	d001      	beq.n	800be52 <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x3be>
 800be4e:	f8db b000 	ldr.w	fp, [fp]
  TFLITE_DCHECK_EQ(
 800be52:	a92c      	add	r1, sp, #176	; 0xb0
 800be54:	aa30      	add	r2, sp, #192	; 0xc0
 800be56:	e9cd 1b01 	strd	r1, fp, [sp, #4]
 800be5a:	9200      	str	r2, [sp, #0]
 800be5c:	a958      	add	r1, sp, #352	; 0x160
 800be5e:	aa28      	add	r2, sp, #160	; 0xa0
 800be60:	a826      	add	r0, sp, #152	; 0x98
 800be62:	f003 ff13 	bl	800fc8c <arm_max_pool_s8>
 800be66:	2800      	cmp	r0, #0
 800be68:	f040 8159 	bne.w	800c11e <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x68a>
    if (size_ > kMaxSmallSize) {
 800be6c:	9b52      	ldr	r3, [sp, #328]	; 0x148
 800be6e:	2b05      	cmp	r3, #5
 800be70:	dd03      	ble.n	800be7a <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x3e6>
      delete[] dims_pointer_;
 800be72:	9853      	ldr	r0, [sp, #332]	; 0x14c
 800be74:	b108      	cbz	r0, 800be7a <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x3e6>
 800be76:	f004 fe33 	bl	8010ae0 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
 800be7a:	9b4c      	ldr	r3, [sp, #304]	; 0x130
 800be7c:	2b05      	cmp	r3, #5
 800be7e:	f77f af6c 	ble.w	800bd5a <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x2c6>
      delete[] dims_pointer_;
 800be82:	984d      	ldr	r0, [sp, #308]	; 0x134
 800be84:	2800      	cmp	r0, #0
 800be86:	f47f af66 	bne.w	800bd56 <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x2c2>
 800be8a:	e766      	b.n	800bd5a <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x2c6>
          for (int filter_y = filter_y_start; filter_y < filter_y_end;
 800be8c:	2200      	movs	r2, #0
 800be8e:	e70a      	b.n	800bca6 <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x212>
    *activation_max = std::numeric_limits<T>::max();
 800be90:	ed5f 8a3f 	vldr	s17, [pc, #-252]	; 800bd98 <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x304>
    *activation_min = 0;
 800be94:	ed1f 8a3f 	vldr	s16, [pc, #-252]	; 800bd9c <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x308>
  op_params.stride_height = params->stride_height;
 800be98:	68ab      	ldr	r3, [r5, #8]
 800be9a:	9314      	str	r3, [sp, #80]	; 0x50
  op_params.stride_width = params->stride_width;
 800be9c:	686b      	ldr	r3, [r5, #4]
 800be9e:	9315      	str	r3, [sp, #84]	; 0x54
  op_params.filter_height = params->filter_height;
 800bea0:	692b      	ldr	r3, [r5, #16]
 800bea2:	9316      	str	r3, [sp, #88]	; 0x58
  op_params.filter_width = params->filter_width;
 800bea4:	68eb      	ldr	r3, [r5, #12]
 800bea6:	9317      	str	r3, [sp, #92]	; 0x5c
  op_params.padding_values.height = data.padding.height;
 800bea8:	f9b6 3004 	ldrsh.w	r3, [r6, #4]
 800beac:	9318      	str	r3, [sp, #96]	; 0x60
  reference_ops::MaxPool(op_params, tflite::micro::GetTensorShape(input),
 800beae:	4621      	mov	r1, r4
  op_params.padding_values.width = data.padding.width;
 800beb0:	f9b6 3000 	ldrsh.w	r3, [r6]
 800beb4:	9319      	str	r3, [sp, #100]	; 0x64
  reference_ops::MaxPool(op_params, tflite::micro::GetTensorShape(input),
 800beb6:	a834      	add	r0, sp, #208	; 0xd0
 800beb8:	f7fa fd7a 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  return reinterpret_cast<const T*>(tensor->data.raw);
 800bebc:	6823      	ldr	r3, [r4, #0]
 800bebe:	931a      	str	r3, [sp, #104]	; 0x68
                         tflite::micro::GetTensorShape(output),
 800bec0:	4659      	mov	r1, fp
 800bec2:	a83a      	add	r0, sp, #232	; 0xe8
 800bec4:	f7fa fd74 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
 800bec8:	f1bb 0f00 	cmp.w	fp, #0
 800becc:	d001      	beq.n	800bed2 <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x43e>
 800bece:	f8db b000 	ldr.w	fp, [fp]
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
 800bed2:	9b34      	ldr	r3, [sp, #208]	; 0xd0
 800bed4:	2b04      	cmp	r3, #4
 800bed6:	f040 8122 	bne.w	800c11e <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x68a>
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
 800beda:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 800bedc:	2b04      	cmp	r3, #4
 800bede:	f040 811e 	bne.w	800c11e <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x68a>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800bee2:	9b35      	ldr	r3, [sp, #212]	; 0xd4
 800bee4:	9a3b      	ldr	r2, [sp, #236]	; 0xec
 800bee6:	9310      	str	r3, [sp, #64]	; 0x40
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
 800bee8:	429a      	cmp	r2, r3
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800beea:	920f      	str	r2, [sp, #60]	; 0x3c
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
 800beec:	f040 8117 	bne.w	800c11e <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x68a>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800bef0:	9b38      	ldr	r3, [sp, #224]	; 0xe0
 800bef2:	f8dd 80f8 	ldr.w	r8, [sp, #248]	; 0xf8
 800bef6:	9308      	str	r3, [sp, #32]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
 800bef8:	4598      	cmp	r8, r3
 800befa:	f040 8110 	bne.w	800c11e <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x68a>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800befe:	9b36      	ldr	r3, [sp, #216]	; 0xd8
 800bf00:	9306      	str	r3, [sp, #24]
 800bf02:	4611      	mov	r1, r2
 800bf04:	9b3c      	ldr	r3, [sp, #240]	; 0xf0
 800bf06:	9a37      	ldr	r2, [sp, #220]	; 0xdc
 800bf08:	9e3d      	ldr	r6, [sp, #244]	; 0xf4
 800bf0a:	920e      	str	r2, [sp, #56]	; 0x38
  for (int batch = 0; batch < batches; ++batch) {
 800bf0c:	2900      	cmp	r1, #0
 800bf0e:	9305      	str	r3, [sp, #20]
 800bf10:	f77f af23 	ble.w	800bd5a <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x2c6>
 800bf14:	fb06 f303 	mul.w	r3, r6, r3
 800bf18:	fb08 f303 	mul.w	r3, r8, r3
 800bf1c:	931b      	str	r3, [sp, #108]	; 0x6c
 800bf1e:	fb02 f308 	mul.w	r3, r2, r8
 800bf22:	009b      	lsls	r3, r3, #2
 800bf24:	931c      	str	r3, [sp, #112]	; 0x70
 800bf26:	fb06 f308 	mul.w	r3, r6, r8
 800bf2a:	f04f 0a00 	mov.w	sl, #0
 800bf2e:	931e      	str	r3, [sp, #120]	; 0x78
 800bf30:	ea4f 0388 	mov.w	r3, r8, lsl #2
 800bf34:	f8cd b088 	str.w	fp, [sp, #136]	; 0x88
 800bf38:	930c      	str	r3, [sp, #48]	; 0x30
 800bf3a:	f8cd a01c 	str.w	sl, [sp, #28]
 800bf3e:	46d3      	mov	fp, sl
 800bf40:	f8cd 808c 	str.w	r8, [sp, #140]	; 0x8c
 800bf44:	4657      	mov	r7, sl
    for (int out_y = 0; out_y < output_height; ++out_y) {
 800bf46:	9b05      	ldr	r3, [sp, #20]
 800bf48:	2b00      	cmp	r3, #0
 800bf4a:	f340 80c9 	ble.w	800c0e0 <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x64c>
 800bf4e:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800bf50:	9713      	str	r7, [sp, #76]	; 0x4c
 800bf52:	4698      	mov	r8, r3
 800bf54:	f1c3 0e00 	rsb	lr, r3, #0
 800bf58:	9b07      	ldr	r3, [sp, #28]
 800bf5a:	930d      	str	r3, [sp, #52]	; 0x34
 800bf5c:	f04f 0c00 	mov.w	ip, #0
      for (int out_x = 0; out_x < output_width; ++out_x) {
 800bf60:	2e00      	cmp	r6, #0
 800bf62:	f340 80ae 	ble.w	800c0c2 <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x62e>
 800bf66:	9b06      	ldr	r3, [sp, #24]
 800bf68:	9816      	ldr	r0, [sp, #88]	; 0x58
 800bf6a:	f8cd 8090 	str.w	r8, [sp, #144]	; 0x90
 800bf6e:	4443      	add	r3, r8
 800bf70:	4619      	mov	r1, r3
 800bf72:	4283      	cmp	r3, r0
 800bf74:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800bf76:	ea28 72e8 	bic.w	r2, r8, r8, asr #31
 800bf7a:	4473      	add	r3, lr
 800bf7c:	4413      	add	r3, r2
 800bf7e:	9212      	str	r2, [sp, #72]	; 0x48
 800bf80:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800bf82:	fb02 f303 	mul.w	r3, r2, r3
 800bf86:	bfa8      	it	ge
 800bf88:	4601      	movge	r1, r0
 800bf8a:	931f      	str	r3, [sp, #124]	; 0x7c
 800bf8c:	980d      	ldr	r0, [sp, #52]	; 0x34
 800bf8e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800bf90:	911d      	str	r1, [sp, #116]	; 0x74
 800bf92:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 800bf96:	930a      	str	r3, [sp, #40]	; 0x28
 800bf98:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800bf9a:	9309      	str	r3, [sp, #36]	; 0x24
 800bf9c:	189a      	adds	r2, r3, r2
 800bf9e:	f1c3 0900 	rsb	r9, r3, #0
 800bfa2:	eb01 030e 	add.w	r3, r1, lr
 800bfa6:	920b      	str	r2, [sp, #44]	; 0x2c
 800bfa8:	f04f 0a00 	mov.w	sl, #0
 800bfac:	9321      	str	r3, [sp, #132]	; 0x84
        for (int channel = 0; channel < depth; ++channel) {
 800bfae:	9b08      	ldr	r3, [sp, #32]
 800bfb0:	2b00      	cmp	r3, #0
 800bfb2:	dd73      	ble.n	800c09c <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x608>
 800bfb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bfb6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800bfb8:	990c      	ldr	r1, [sp, #48]	; 0x30
 800bfba:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
 800bfbe:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800bfc0:	444b      	add	r3, r9
 800bfc2:	4423      	add	r3, r4
 800bfc4:	fb01 2303 	mla	r3, r1, r3, r2
 800bfc8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800bfca:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800bfcc:	428a      	cmp	r2, r1
 800bfce:	bfa8      	it	ge
 800bfd0:	460a      	movge	r2, r1
 800bfd2:	4690      	mov	r8, r2
 800bfd4:	eb08 0109 	add.w	r1, r8, r9
              std::min(params.filter_width, input_width - in_x_origin);
 800bfd8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bfda:	9211      	str	r2, [sp, #68]	; 0x44
 800bfdc:	9120      	str	r1, [sp, #128]	; 0x80
        for (int channel = 0; channel < depth; ++channel) {
 800bfde:	2200      	movs	r2, #0
          for (int filter_y = filter_y_start; filter_y < filter_y_end;
 800bfe0:	991d      	ldr	r1, [sp, #116]	; 0x74
 800bfe2:	9812      	ldr	r0, [sp, #72]	; 0x48
 800bfe4:	4281      	cmp	r1, r0
 800bfe6:	f340 8089 	ble.w	800c0fc <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x668>
          float max = std::numeric_limits<float>::lowest();
 800bfea:	ed5f 7a93 	vldr	s15, [pc, #-588]	; 800bda0 <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x30c>
 800bfee:	eb0e 0100 	add.w	r1, lr, r0
          for (int filter_y = filter_y_start; filter_y < filter_y_end;
 800bff2:	461d      	mov	r5, r3
            for (int filter_x = filter_x_start; filter_x < filter_x_end;
 800bff4:	4544      	cmp	r4, r8
 800bff6:	da28      	bge.n	800c04a <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x5b6>
 800bff8:	9810      	ldr	r0, [sp, #64]	; 0x40
 800bffa:	4583      	cmp	fp, r0
 800bffc:	f280 808f 	bge.w	800c11e <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x68a>
 800c000:	9808      	ldr	r0, [sp, #32]
 800c002:	4282      	cmp	r2, r0
 800c004:	f280 808b 	bge.w	800c11e <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x68a>
 800c008:	9806      	ldr	r0, [sp, #24]
 800c00a:	4288      	cmp	r0, r1
 800c00c:	f340 8087 	ble.w	800c11e <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x68a>
 800c010:	2900      	cmp	r1, #0
 800c012:	f2c0 8084 	blt.w	800c11e <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x68a>
 800c016:	eb09 0004 	add.w	r0, r9, r4
 800c01a:	462f      	mov	r7, r5
 800c01c:	9325      	str	r3, [sp, #148]	; 0x94
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
 800c01e:	2800      	cmp	r0, #0
 800c020:	db7d      	blt.n	800c11e <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x68a>
 800c022:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c024:	4283      	cmp	r3, r0
 800c026:	dd7a      	ble.n	800c11e <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x68a>
      if (__a < __b)
 800c028:	ed97 7a00 	vldr	s14, [r7]
 800c02c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c02e:	eeb4 7a67 	vcmp.f32	s14, s15
 800c032:	441f      	add	r7, r3
 800c034:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c036:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c03a:	f100 0001 	add.w	r0, r0, #1
 800c03e:	bfc8      	it	gt
 800c040:	eef0 7a47 	vmovgt.f32	s15, s14
 800c044:	4298      	cmp	r0, r3
 800c046:	d1ea      	bne.n	800c01e <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x58a>
 800c048:	9b25      	ldr	r3, [sp, #148]	; 0x94
          for (int filter_y = filter_y_start; filter_y < filter_y_end;
 800c04a:	981c      	ldr	r0, [sp, #112]	; 0x70
 800c04c:	4405      	add	r5, r0
 800c04e:	9821      	ldr	r0, [sp, #132]	; 0x84
 800c050:	3101      	adds	r1, #1
 800c052:	4288      	cmp	r0, r1
 800c054:	d1ce      	bne.n	800bff4 <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x560>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
 800c056:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800c058:	4559      	cmp	r1, fp
 800c05a:	dd60      	ble.n	800c11e <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x68a>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
 800c05c:	9905      	ldr	r1, [sp, #20]
 800c05e:	4561      	cmp	r1, ip
 800c060:	dd5d      	ble.n	800c11e <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x68a>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
 800c062:	4556      	cmp	r6, sl
 800c064:	dd5b      	ble.n	800c11e <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x68a>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
 800c066:	9923      	ldr	r1, [sp, #140]	; 0x8c
 800c068:	428a      	cmp	r2, r1
 800c06a:	da58      	bge.n	800c11e <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x68a>
	return __b;
 800c06c:	eef4 7a48 	vcmp.f32	s15, s16
 800c070:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c074:	bf48      	it	mi
 800c076:	eef0 7a48 	vmovmi.f32	s15, s16
	return __b;
 800c07a:	eef4 7a68 	vcmp.f32	s15, s17
          output_data[Offset(output_shape, batch, out_y, out_x, channel)] =
 800c07e:	9911      	ldr	r1, [sp, #68]	; 0x44
 800c080:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c084:	bfc8      	it	gt
 800c086:	eef0 7a68 	vmovgt.f32	s15, s17
 800c08a:	ece1 7a01 	vstmia	r1!, {s15}
 800c08e:	9111      	str	r1, [sp, #68]	; 0x44
        for (int channel = 0; channel < depth; ++channel) {
 800c090:	9908      	ldr	r1, [sp, #32]
 800c092:	3201      	adds	r2, #1
 800c094:	428a      	cmp	r2, r1
 800c096:	f103 0304 	add.w	r3, r3, #4
 800c09a:	d1a1      	bne.n	800bfe0 <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x54c>
      for (int out_x = 0; out_x < output_width; ++out_x) {
 800c09c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c09e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c0a0:	4413      	add	r3, r2
 800c0a2:	930a      	str	r3, [sp, #40]	; 0x28
 800c0a4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c0a6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c0a8:	1ad2      	subs	r2, r2, r3
 800c0aa:	9209      	str	r2, [sp, #36]	; 0x24
 800c0ac:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c0ae:	f10a 0a01 	add.w	sl, sl, #1
 800c0b2:	1ad2      	subs	r2, r2, r3
 800c0b4:	45b2      	cmp	sl, r6
 800c0b6:	920b      	str	r2, [sp, #44]	; 0x2c
 800c0b8:	4499      	add	r9, r3
 800c0ba:	f47f af78 	bne.w	800bfae <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x51a>
 800c0be:	f8dd 8090 	ldr.w	r8, [sp, #144]	; 0x90
    for (int out_y = 0; out_y < output_height; ++out_y) {
 800c0c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c0c4:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800c0c6:	4413      	add	r3, r2
 800c0c8:	930d      	str	r3, [sp, #52]	; 0x34
 800c0ca:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c0cc:	eba8 0803 	sub.w	r8, r8, r3
 800c0d0:	449e      	add	lr, r3
 800c0d2:	9b05      	ldr	r3, [sp, #20]
 800c0d4:	f10c 0c01 	add.w	ip, ip, #1
 800c0d8:	459c      	cmp	ip, r3
 800c0da:	f47f af41 	bne.w	800bf60 <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x4cc>
 800c0de:	9f13      	ldr	r7, [sp, #76]	; 0x4c
  for (int batch = 0; batch < batches; ++batch) {
 800c0e0:	9b07      	ldr	r3, [sp, #28]
 800c0e2:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800c0e4:	4413      	add	r3, r2
 800c0e6:	9307      	str	r3, [sp, #28]
 800c0e8:	9b06      	ldr	r3, [sp, #24]
 800c0ea:	441f      	add	r7, r3
 800c0ec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c0ee:	f10b 0b01 	add.w	fp, fp, #1
 800c0f2:	459b      	cmp	fp, r3
 800c0f4:	f47f af27 	bne.w	800bf46 <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x4b2>
  return kTfLiteOk;
 800c0f8:	2000      	movs	r0, #0
 800c0fa:	e62f      	b.n	800bd5c <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x2c8>
          for (int filter_y = filter_y_start; filter_y < filter_y_end;
 800c0fc:	eddf 7a09 	vldr	s15, [pc, #36]	; 800c124 <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x690>
 800c100:	e7a9      	b.n	800c056 <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x5c2>
  output_dims.h = output_shape.Dims(1);
 800c102:	9a54      	ldr	r2, [sp, #336]	; 0x150
 800c104:	922d      	str	r2, [sp, #180]	; 0xb4
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800c106:	9a55      	ldr	r2, [sp, #340]	; 0x154
 800c108:	e67e      	b.n	800be08 <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x374>
 800c10a:	984d      	ldr	r0, [sp, #308]	; 0x134
 800c10c:	6841      	ldr	r1, [r0, #4]
  input_dims.h = input_shape.Dims(1);
 800c10e:	9129      	str	r1, [sp, #164]	; 0xa4
 800c110:	6881      	ldr	r1, [r0, #8]
 800c112:	e66d      	b.n	800bdf0 <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x35c>
    *activation_min = 0;
 800c114:	ed9f 8a04 	vldr	s16, [pc, #16]	; 800c128 <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x694>
    *activation_max = 6;
 800c118:	eef1 8a08 	vmov.f32	s17, #24	; 0x40c00000  6.0
 800c11c:	e6bc      	b.n	800be98 <_ZN6tflite3ops5micro7pooling7MaxEvalEP13TfLiteContextP10TfLiteNode+0x404>
  TFLITE_DCHECK(context != nullptr);
 800c11e:	f004 ffb9 	bl	8011094 <abort>
 800c122:	bf00      	nop
 800c124:	ff7fffff 	.word	0xff7fffff
 800c128:	00000000 	.word	0x00000000

0800c12c <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode>:
TfLiteStatus AverageEval(TfLiteContext* context, TfLiteNode* node) {
 800c12c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c130:	ed2d 8b02 	vpush	{d8}
  const OpData& data = *(static_cast<const OpData*>(node->user_data));
 800c134:	e9d1 7504 	ldrd	r7, r5, [r1, #16]
TfLiteStatus AverageEval(TfLiteContext* context, TfLiteNode* node) {
 800c138:	b0dd      	sub	sp, #372	; 0x174
 800c13a:	2800      	cmp	r0, #0
 800c13c:	f000 8334 	beq.w	800c7a8 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x67c>
  return context->GetEvalTensor(context, node->inputs->data[index]);
 800c140:	680b      	ldr	r3, [r1, #0]
 800c142:	4688      	mov	r8, r1
 800c144:	6859      	ldr	r1, [r3, #4]
 800c146:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800c148:	4606      	mov	r6, r0
 800c14a:	4798      	blx	r3
  return context->GetEvalTensor(context, node->outputs->data[index]);
 800c14c:	f8d8 3004 	ldr.w	r3, [r8, #4]
  return context->GetEvalTensor(context, node->inputs->data[index]);
 800c150:	4604      	mov	r4, r0
  return context->GetEvalTensor(context, node->outputs->data[index]);
 800c152:	6859      	ldr	r1, [r3, #4]
 800c154:	6d73      	ldr	r3, [r6, #84]	; 0x54
 800c156:	4630      	mov	r0, r6
 800c158:	4798      	blx	r3
 800c15a:	4682      	mov	sl, r0
  switch (input->type) {
 800c15c:	7a20      	ldrb	r0, [r4, #8]
 800c15e:	2803      	cmp	r0, #3
 800c160:	f000 81cf 	beq.w	800c502 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x3d6>
 800c164:	2809      	cmp	r0, #9
 800c166:	f000 8163 	beq.w	800c430 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x304>
 800c16a:	2801      	cmp	r0, #1
 800c16c:	d00c      	beq.n	800c188 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x5c>
      TF_LITE_KERNEL_LOG(context, "Input type %s is not currently supported",
 800c16e:	6974      	ldr	r4, [r6, #20]
 800c170:	f7f7 fb0c 	bl	800378c <TfLiteTypeGetName>
 800c174:	49aa      	ldr	r1, [pc, #680]	; (800c420 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x2f4>)
 800c176:	4602      	mov	r2, r0
 800c178:	4630      	mov	r0, r6
 800c17a:	47a0      	blx	r4
      return kTfLiteError;
 800c17c:	2001      	movs	r0, #1
}
 800c17e:	b05d      	add	sp, #372	; 0x174
 800c180:	ecbd 8b02 	vpop	{d8}
 800c184:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  CalculateActivationRange(params->activation, &activation_min,
 800c188:	7d2b      	ldrb	r3, [r5, #20]
  if (activation == kTfLiteActRelu) {
 800c18a:	2b01      	cmp	r3, #1
 800c18c:	f000 8306 	beq.w	800c79c <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x670>
  } else if (activation == kTfLiteActRelu6) {
 800c190:	2b03      	cmp	r3, #3
 800c192:	f000 82fe 	beq.w	800c792 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x666>
    *activation_max = std::numeric_limits<T>::max();
 800c196:	ed9f 7aa3 	vldr	s14, [pc, #652]	; 800c424 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x2f8>
 800c19a:	eddf 7aa3 	vldr	s15, [pc, #652]	; 800c428 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x2fc>
 800c19e:	2b02      	cmp	r3, #2
 800c1a0:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 800c1a4:	eebf 8a00 	vmov.f32	s16, #240	; 0xbf800000 -1.0
 800c1a8:	bf18      	it	ne
 800c1aa:	eef0 8a47 	vmovne.f32	s17, s14
 800c1ae:	bf18      	it	ne
 800c1b0:	eeb0 8a67 	vmovne.f32	s16, s15
  op_params.stride_height = params->stride_height;
 800c1b4:	68ab      	ldr	r3, [r5, #8]
 800c1b6:	9312      	str	r3, [sp, #72]	; 0x48
  op_params.stride_width = params->stride_width;
 800c1b8:	686b      	ldr	r3, [r5, #4]
 800c1ba:	9313      	str	r3, [sp, #76]	; 0x4c
  op_params.filter_height = params->filter_height;
 800c1bc:	692b      	ldr	r3, [r5, #16]
 800c1be:	9314      	str	r3, [sp, #80]	; 0x50
  op_params.filter_width = params->filter_width;
 800c1c0:	68eb      	ldr	r3, [r5, #12]
 800c1c2:	9315      	str	r3, [sp, #84]	; 0x54
  op_params.padding_values.height = data.padding.height;
 800c1c4:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800c1c8:	9316      	str	r3, [sp, #88]	; 0x58
  reference_ops::AveragePool(op_params, tflite::micro::GetTensorShape(input),
 800c1ca:	4621      	mov	r1, r4
  op_params.padding_values.width = data.padding.width;
 800c1cc:	f9b7 3000 	ldrsh.w	r3, [r7]
 800c1d0:	9317      	str	r3, [sp, #92]	; 0x5c
  reference_ops::AveragePool(op_params, tflite::micro::GetTensorShape(input),
 800c1d2:	a832      	add	r0, sp, #200	; 0xc8
 800c1d4:	f7fa fbec 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  return reinterpret_cast<const T*>(tensor->data.raw);
 800c1d8:	6823      	ldr	r3, [r4, #0]
 800c1da:	9318      	str	r3, [sp, #96]	; 0x60
                             tflite::micro::GetTensorShape(output),
 800c1dc:	4651      	mov	r1, sl
 800c1de:	a838      	add	r0, sp, #224	; 0xe0
 800c1e0:	f7fa fbe6 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
 800c1e4:	f1ba 0f00 	cmp.w	sl, #0
 800c1e8:	d001      	beq.n	800c1ee <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0xc2>
 800c1ea:	f8da a000 	ldr.w	sl, [sl]
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
 800c1ee:	9b32      	ldr	r3, [sp, #200]	; 0xc8
 800c1f0:	2b04      	cmp	r3, #4
 800c1f2:	f040 82d9 	bne.w	800c7a8 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x67c>
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
 800c1f6:	9b38      	ldr	r3, [sp, #224]	; 0xe0
 800c1f8:	2b04      	cmp	r3, #4
 800c1fa:	f040 82d5 	bne.w	800c7a8 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x67c>
 800c1fe:	9b33      	ldr	r3, [sp, #204]	; 0xcc
 800c200:	9a39      	ldr	r2, [sp, #228]	; 0xe4
 800c202:	930d      	str	r3, [sp, #52]	; 0x34
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
 800c204:	429a      	cmp	r2, r3
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800c206:	920c      	str	r2, [sp, #48]	; 0x30
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
 800c208:	f040 82ce 	bne.w	800c7a8 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x67c>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800c20c:	9b36      	ldr	r3, [sp, #216]	; 0xd8
 800c20e:	f8dd 90f0 	ldr.w	r9, [sp, #240]	; 0xf0
 800c212:	9309      	str	r3, [sp, #36]	; 0x24
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
 800c214:	4599      	cmp	r9, r3
 800c216:	f040 82c7 	bne.w	800c7a8 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x67c>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800c21a:	9b34      	ldr	r3, [sp, #208]	; 0xd0
 800c21c:	9307      	str	r3, [sp, #28]
 800c21e:	4611      	mov	r1, r2
 800c220:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 800c222:	9a35      	ldr	r2, [sp, #212]	; 0xd4
 800c224:	9f3b      	ldr	r7, [sp, #236]	; 0xec
 800c226:	9206      	str	r2, [sp, #24]
  for (int batch = 0; batch < batches; ++batch) {
 800c228:	2900      	cmp	r1, #0
 800c22a:	9305      	str	r3, [sp, #20]
 800c22c:	f340 80f1 	ble.w	800c412 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x2e6>
 800c230:	fb07 f303 	mul.w	r3, r7, r3
 800c234:	fb09 f303 	mul.w	r3, r9, r3
 800c238:	931b      	str	r3, [sp, #108]	; 0x6c
 800c23a:	fb02 f309 	mul.w	r3, r2, r9
 800c23e:	009b      	lsls	r3, r3, #2
 800c240:	9319      	str	r3, [sp, #100]	; 0x64
 800c242:	fb07 f309 	mul.w	r3, r7, r9
 800c246:	2600      	movs	r6, #0
 800c248:	931f      	str	r3, [sp, #124]	; 0x7c
 800c24a:	ea4f 0389 	mov.w	r3, r9, lsl #2
              filter_count++;
 800c24e:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800c252:	930e      	str	r3, [sp, #56]	; 0x38
  for (int batch = 0; batch < batches; ++batch) {
 800c254:	9608      	str	r6, [sp, #32]
 800c256:	46b0      	mov	r8, r6
 800c258:	f8cd a088 	str.w	sl, [sp, #136]	; 0x88
 800c25c:	46b3      	mov	fp, r6
 800c25e:	46bc      	mov	ip, r7
 800c260:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
    for (int out_y = 0; out_y < output_height; ++out_y) {
 800c264:	9b05      	ldr	r3, [sp, #20]
 800c266:	2b00      	cmp	r3, #0
 800c268:	f340 80c7 	ble.w	800c3fa <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x2ce>
 800c26c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800c26e:	9304      	str	r3, [sp, #16]
 800c270:	f1c3 0e00 	rsb	lr, r3, #0
 800c274:	9b08      	ldr	r3, [sp, #32]
 800c276:	930b      	str	r3, [sp, #44]	; 0x2c
 800c278:	f04f 0900 	mov.w	r9, #0
 800c27c:	f8cd 8044 	str.w	r8, [sp, #68]	; 0x44
      for (int out_x = 0; out_x < output_width; ++out_x) {
 800c280:	f1bc 0f00 	cmp.w	ip, #0
 800c284:	f340 80a8 	ble.w	800c3d8 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x2ac>
 800c288:	9b04      	ldr	r3, [sp, #16]
 800c28a:	9907      	ldr	r1, [sp, #28]
 800c28c:	9814      	ldr	r0, [sp, #80]	; 0x50
 800c28e:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
 800c292:	440b      	add	r3, r1
 800c294:	4619      	mov	r1, r3
 800c296:	4283      	cmp	r3, r0
 800c298:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c29a:	921d      	str	r2, [sp, #116]	; 0x74
 800c29c:	4473      	add	r3, lr
 800c29e:	4413      	add	r3, r2
 800c2a0:	9a06      	ldr	r2, [sp, #24]
 800c2a2:	fb02 f303 	mul.w	r3, r2, r3
 800c2a6:	931a      	str	r3, [sp, #104]	; 0x68
 800c2a8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c2aa:	bfa8      	it	ge
 800c2ac:	4601      	movge	r1, r0
 800c2ae:	461e      	mov	r6, r3
 800c2b0:	425a      	negs	r2, r3
 800c2b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c2b4:	930a      	str	r3, [sp, #40]	; 0x28
 800c2b6:	eb01 030e 	add.w	r3, r1, lr
 800c2ba:	911e      	str	r1, [sp, #120]	; 0x78
 800c2bc:	f04f 0a00 	mov.w	sl, #0
 800c2c0:	9321      	str	r3, [sp, #132]	; 0x84
        for (int channel = 0; channel < depth; ++channel) {
 800c2c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c2c4:	2b00      	cmp	r3, #0
 800c2c6:	dd7a      	ble.n	800c3be <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x292>
 800c2c8:	9b06      	ldr	r3, [sp, #24]
 800c2ca:	9915      	ldr	r1, [sp, #84]	; 0x54
 800c2cc:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800c2ce:	18f3      	adds	r3, r6, r3
 800c2d0:	4618      	mov	r0, r3
 800c2d2:	428b      	cmp	r3, r1
 800c2d4:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800c2d6:	bfa8      	it	ge
 800c2d8:	4608      	movge	r0, r1
 800c2da:	ea26 75e6 	bic.w	r5, r6, r6, asr #31
 800c2de:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c2e0:	901c      	str	r0, [sp, #112]	; 0x70
 800c2e2:	4413      	add	r3, r2
 800c2e4:	442b      	add	r3, r5
 800c2e6:	fb04 1303 	mla	r3, r4, r3, r1
 800c2ea:	9922      	ldr	r1, [sp, #136]	; 0x88
 800c2ec:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800c2ee:	4410      	add	r0, r2
 800c2f0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800c2f4:	910f      	str	r1, [sp, #60]	; 0x3c
 800c2f6:	9020      	str	r0, [sp, #128]	; 0x80
 800c2f8:	2100      	movs	r1, #0
          for (int filter_y = filter_y_start; filter_y < filter_y_end;
 800c2fa:	e9dd 041d 	ldrd	r0, r4, [sp, #116]	; 0x74
          float filter_count = 0;
 800c2fe:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 800c42c <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x300>
          for (int filter_y = filter_y_start; filter_y < filter_y_end;
 800c302:	42a0      	cmp	r0, r4
          float total = 0.f;
 800c304:	eef0 6a47 	vmov.f32	s13, s14
          for (int filter_y = filter_y_start; filter_y < filter_y_end;
 800c308:	da30      	bge.n	800c36c <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x240>
 800c30a:	4470      	add	r0, lr
 800c30c:	461f      	mov	r7, r3
            for (int filter_x = filter_x_start; filter_x < filter_x_end;
 800c30e:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 800c310:	42ac      	cmp	r4, r5
 800c312:	dd25      	ble.n	800c360 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x234>
 800c314:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800c316:	455c      	cmp	r4, fp
 800c318:	f340 8246 	ble.w	800c7a8 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x67c>
 800c31c:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800c31e:	42a1      	cmp	r1, r4
 800c320:	f280 8242 	bge.w	800c7a8 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x67c>
 800c324:	9c07      	ldr	r4, [sp, #28]
 800c326:	4284      	cmp	r4, r0
 800c328:	f340 823e 	ble.w	800c7a8 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x67c>
 800c32c:	2800      	cmp	r0, #0
 800c32e:	f2c0 823b 	blt.w	800c7a8 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x67c>
 800c332:	1954      	adds	r4, r2, r5
 800c334:	46b8      	mov	r8, r7
 800c336:	9323      	str	r3, [sp, #140]	; 0x8c
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
 800c338:	2c00      	cmp	r4, #0
 800c33a:	f2c0 8235 	blt.w	800c7a8 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x67c>
 800c33e:	9b06      	ldr	r3, [sp, #24]
 800c340:	42a3      	cmp	r3, r4
 800c342:	f340 8231 	ble.w	800c7a8 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x67c>
 800c346:	9b0e      	ldr	r3, [sp, #56]	; 0x38
              total +=
 800c348:	edd8 7a00 	vldr	s15, [r8]
            for (int filter_x = filter_x_start; filter_x < filter_x_end;
 800c34c:	4498      	add	r8, r3
 800c34e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c350:	3401      	adds	r4, #1
 800c352:	42a3      	cmp	r3, r4
              total +=
 800c354:	ee76 6aa7 	vadd.f32	s13, s13, s15
              filter_count++;
 800c358:	ee37 7a06 	vadd.f32	s14, s14, s12
            for (int filter_x = filter_x_start; filter_x < filter_x_end;
 800c35c:	d1ec      	bne.n	800c338 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x20c>
 800c35e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
          for (int filter_y = filter_y_start; filter_y < filter_y_end;
 800c360:	9c19      	ldr	r4, [sp, #100]	; 0x64
 800c362:	4427      	add	r7, r4
 800c364:	9c21      	ldr	r4, [sp, #132]	; 0x84
 800c366:	3001      	adds	r0, #1
 800c368:	42a0      	cmp	r0, r4
 800c36a:	d1d0      	bne.n	800c30e <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x1e2>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
 800c36c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800c36e:	4558      	cmp	r0, fp
          const float average = total / filter_count;
 800c370:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c374:	f340 8218 	ble.w	800c7a8 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x67c>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
 800c378:	9805      	ldr	r0, [sp, #20]
 800c37a:	4581      	cmp	r9, r0
 800c37c:	f280 8214 	bge.w	800c7a8 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x67c>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
 800c380:	45e2      	cmp	sl, ip
 800c382:	f280 8211 	bge.w	800c7a8 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x67c>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
 800c386:	9810      	ldr	r0, [sp, #64]	; 0x40
 800c388:	4281      	cmp	r1, r0
 800c38a:	f280 820d 	bge.w	800c7a8 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x67c>
	return __b;
 800c38e:	eef4 7a48 	vcmp.f32	s15, s16
 800c392:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c396:	bf48      	it	mi
 800c398:	eef0 7a48 	vmovmi.f32	s15, s16
	return __b;
 800c39c:	eef4 7a68 	vcmp.f32	s15, s17
          output_data[Offset(output_shape, batch, out_y, out_x, channel)] =
 800c3a0:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800c3a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c3a6:	bfc8      	it	gt
 800c3a8:	eef0 7a68 	vmovgt.f32	s15, s17
 800c3ac:	ece0 7a01 	vstmia	r0!, {s15}
 800c3b0:	900f      	str	r0, [sp, #60]	; 0x3c
        for (int channel = 0; channel < depth; ++channel) {
 800c3b2:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c3b4:	3101      	adds	r1, #1
 800c3b6:	4281      	cmp	r1, r0
 800c3b8:	f103 0304 	add.w	r3, r3, #4
 800c3bc:	d19d      	bne.n	800c2fa <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x1ce>
      for (int out_x = 0; out_x < output_width; ++out_x) {
 800c3be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c3c0:	9910      	ldr	r1, [sp, #64]	; 0x40
 800c3c2:	440b      	add	r3, r1
 800c3c4:	f10a 0a01 	add.w	sl, sl, #1
 800c3c8:	930a      	str	r3, [sp, #40]	; 0x28
 800c3ca:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c3cc:	45e2      	cmp	sl, ip
 800c3ce:	eba6 0603 	sub.w	r6, r6, r3
 800c3d2:	441a      	add	r2, r3
 800c3d4:	f47f af75 	bne.w	800c2c2 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x196>
    for (int out_y = 0; out_y < output_height; ++out_y) {
 800c3d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c3da:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800c3dc:	4413      	add	r3, r2
 800c3de:	930b      	str	r3, [sp, #44]	; 0x2c
 800c3e0:	9a04      	ldr	r2, [sp, #16]
 800c3e2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c3e4:	1ad2      	subs	r2, r2, r3
 800c3e6:	449e      	add	lr, r3
 800c3e8:	9b05      	ldr	r3, [sp, #20]
 800c3ea:	9204      	str	r2, [sp, #16]
 800c3ec:	f109 0901 	add.w	r9, r9, #1
 800c3f0:	4599      	cmp	r9, r3
 800c3f2:	f47f af45 	bne.w	800c280 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x154>
 800c3f6:	f8dd 8044 	ldr.w	r8, [sp, #68]	; 0x44
  for (int batch = 0; batch < batches; ++batch) {
 800c3fa:	9b08      	ldr	r3, [sp, #32]
 800c3fc:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800c3fe:	4413      	add	r3, r2
 800c400:	9308      	str	r3, [sp, #32]
 800c402:	9b07      	ldr	r3, [sp, #28]
 800c404:	4498      	add	r8, r3
 800c406:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c408:	f10b 0b01 	add.w	fp, fp, #1
 800c40c:	459b      	cmp	fp, r3
 800c40e:	f47f af29 	bne.w	800c264 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x138>
  return kTfLiteOk;
 800c412:	2000      	movs	r0, #0
}
 800c414:	b05d      	add	sp, #372	; 0x174
 800c416:	ecbd 8b02 	vpop	{d8}
 800c41a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c41e:	bf00      	nop
 800c420:	08017570 	.word	0x08017570
 800c424:	7f7fffff 	.word	0x7f7fffff
 800c428:	ff7fffff 	.word	0xff7fffff
 800c42c:	00000000 	.word	0x00000000
    RuntimeShape input_shape = tflite::micro::GetTensorShape(input);
 800c430:	4621      	mov	r1, r4
 800c432:	a83e      	add	r0, sp, #248	; 0xf8
 800c434:	f7fa fabc 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
    TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
 800c438:	9b3e      	ldr	r3, [sp, #248]	; 0xf8
 800c43a:	2b04      	cmp	r3, #4
 800c43c:	f040 81b4 	bne.w	800c7a8 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x67c>
    RuntimeShape output_shape = tflite::micro::GetTensorShape(output);
 800c440:	4651      	mov	r1, sl
 800c442:	a844      	add	r0, sp, #272	; 0x110
 800c444:	f7fa fab4 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
    TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
 800c448:	9b44      	ldr	r3, [sp, #272]	; 0x110
 800c44a:	2b04      	cmp	r3, #4
 800c44c:	f040 81ac 	bne.w	800c7a8 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x67c>
    TFLITE_DCHECK_LT(i, size_);
 800c450:	9b3e      	ldr	r3, [sp, #248]	; 0xf8
 800c452:	2b03      	cmp	r3, #3
 800c454:	f340 81a8 	ble.w	800c7a8 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x67c>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800c458:	2b05      	cmp	r3, #5
 800c45a:	f300 818f 	bgt.w	800c77c <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x650>
 800c45e:	9b48      	ldr	r3, [sp, #288]	; 0x120
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
 800c460:	9a42      	ldr	r2, [sp, #264]	; 0x108
 800c462:	429a      	cmp	r2, r3
 800c464:	f040 81a0 	bne.w	800c7a8 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x67c>
    input_dims.h = input_shape.Dims(1);
 800c468:	9a40      	ldr	r2, [sp, #256]	; 0x100
 800c46a:	9227      	str	r2, [sp, #156]	; 0x9c
    input_dims.n = 1;
 800c46c:	2201      	movs	r2, #1
 800c46e:	9226      	str	r2, [sp, #152]	; 0x98
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800c470:	9a41      	ldr	r2, [sp, #260]	; 0x104
    output_dims.c = depth;
 800c472:	932d      	str	r3, [sp, #180]	; 0xb4
    input_dims.c = depth;
 800c474:	e9cd 2328 	strd	r2, r3, [sp, #160]	; 0xa0
    pool_params.stride.w = params->stride_width;
 800c478:	686b      	ldr	r3, [r5, #4]
    output_dims.h = output_shape.Dims(1);
 800c47a:	9a46      	ldr	r2, [sp, #280]	; 0x118
    pool_params.stride.w = params->stride_width;
 800c47c:	934a      	str	r3, [sp, #296]	; 0x128
 800c47e:	68ab      	ldr	r3, [r5, #8]
 800c480:	934b      	str	r3, [sp, #300]	; 0x12c
    output_dims.h = output_shape.Dims(1);
 800c482:	922b      	str	r2, [sp, #172]	; 0xac
    output_dims.n = 1;
 800c484:	2301      	movs	r3, #1
    output_dims.w = output_shape.Dims(2);
 800c486:	9a47      	ldr	r2, [sp, #284]	; 0x11c
    output_dims.n = 1;
 800c488:	932a      	str	r3, [sp, #168]	; 0xa8
    output_dims.w = output_shape.Dims(2);
 800c48a:	922c      	str	r2, [sp, #176]	; 0xb0
    pool_params.padding.w = data.padding.width;
 800c48c:	6838      	ldr	r0, [r7, #0]
 800c48e:	687a      	ldr	r2, [r7, #4]
 800c490:	6939      	ldr	r1, [r7, #16]
    filter_dims.n = 1;
 800c492:	932e      	str	r3, [sp, #184]	; 0xb8
    pool_params.padding.w = data.padding.width;
 800c494:	e9cd 024c 	strd	r0, r2, [sp, #304]	; 0x130
 800c498:	697a      	ldr	r2, [r7, #20]
 800c49a:	924e      	str	r2, [sp, #312]	; 0x138
 800c49c:	69ba      	ldr	r2, [r7, #24]
 800c49e:	924f      	str	r2, [sp, #316]	; 0x13c
    filter_dims.w = params->filter_width;
 800c4a0:	68ea      	ldr	r2, [r5, #12]
    filter_dims.c = 1;
 800c4a2:	e9cd 2330 	strd	r2, r3, [sp, #192]	; 0xc0
    filter_dims.h = params->filter_height;
 800c4a6:	692b      	ldr	r3, [r5, #16]
 800c4a8:	932f      	str	r3, [sp, #188]	; 0xbc
    ctx.buf = nullptr;
 800c4aa:	2300      	movs	r3, #0
    if (data.buffer_idx > -1) {
 800c4ac:	4299      	cmp	r1, r3
    ctx.size = 0;
 800c4ae:	e9cd 3324 	strd	r3, r3, [sp, #144]	; 0x90
    if (data.buffer_idx > -1) {
 800c4b2:	db03      	blt.n	800c4bc <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x390>
      ctx.buf = context->GetScratchBuffer(context, data.buffer_idx);
 800c4b4:	6c73      	ldr	r3, [r6, #68]	; 0x44
 800c4b6:	4630      	mov	r0, r6
 800c4b8:	4798      	blx	r3
 800c4ba:	9024      	str	r0, [sp, #144]	; 0x90
  return reinterpret_cast<const T*>(tensor->data.raw);
 800c4bc:	6823      	ldr	r3, [r4, #0]
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
 800c4be:	f1ba 0f00 	cmp.w	sl, #0
 800c4c2:	d001      	beq.n	800c4c8 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x39c>
 800c4c4:	f8da a000 	ldr.w	sl, [sl]
    TFLITE_DCHECK_EQ(
 800c4c8:	a92a      	add	r1, sp, #168	; 0xa8
 800c4ca:	aa2e      	add	r2, sp, #184	; 0xb8
 800c4cc:	e9cd 1a01 	strd	r1, sl, [sp, #4]
 800c4d0:	9200      	str	r2, [sp, #0]
 800c4d2:	a94a      	add	r1, sp, #296	; 0x128
 800c4d4:	aa26      	add	r2, sp, #152	; 0x98
 800c4d6:	a824      	add	r0, sp, #144	; 0x90
 800c4d8:	f003 fadc 	bl	800fa94 <arm_avgpool_s8>
 800c4dc:	2800      	cmp	r0, #0
 800c4de:	f040 8163 	bne.w	800c7a8 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x67c>
    if (size_ > kMaxSmallSize) {
 800c4e2:	9b44      	ldr	r3, [sp, #272]	; 0x110
 800c4e4:	2b05      	cmp	r3, #5
 800c4e6:	dd03      	ble.n	800c4f0 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x3c4>
      delete[] dims_pointer_;
 800c4e8:	9845      	ldr	r0, [sp, #276]	; 0x114
 800c4ea:	b108      	cbz	r0, 800c4f0 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x3c4>
 800c4ec:	f004 faf8 	bl	8010ae0 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
 800c4f0:	9b3e      	ldr	r3, [sp, #248]	; 0xf8
 800c4f2:	2b05      	cmp	r3, #5
 800c4f4:	dd8d      	ble.n	800c412 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x2e6>
      delete[] dims_pointer_;
 800c4f6:	983f      	ldr	r0, [sp, #252]	; 0xfc
 800c4f8:	2800      	cmp	r0, #0
 800c4fa:	d08a      	beq.n	800c412 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x2e6>
 800c4fc:	f004 faf0 	bl	8010ae0 <_ZdaPv>
 800c500:	e787      	b.n	800c412 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x2e6>
  op_params.stride_height = params->stride_height;
 800c502:	68ab      	ldr	r3, [r5, #8]
 800c504:	9314      	str	r3, [sp, #80]	; 0x50
  op_params.stride_width = params->stride_width;
 800c506:	686b      	ldr	r3, [r5, #4]
 800c508:	9312      	str	r3, [sp, #72]	; 0x48
  op_params.filter_height = params->filter_height;
 800c50a:	692b      	ldr	r3, [r5, #16]
 800c50c:	930c      	str	r3, [sp, #48]	; 0x30
  op_params.filter_width = params->filter_width;
 800c50e:	68eb      	ldr	r3, [r5, #12]
 800c510:	931a      	str	r3, [sp, #104]	; 0x68
  op_params.quantized_activation_min = data.activation_min;
 800c512:	697b      	ldr	r3, [r7, #20]
 800c514:	9305      	str	r3, [sp, #20]
    reference_ops::AveragePool(op_params, tflite::micro::GetTensorShape(input),
 800c516:	4621      	mov	r1, r4
  op_params.quantized_activation_max = data.activation_max;
 800c518:	69bb      	ldr	r3, [r7, #24]
 800c51a:	9307      	str	r3, [sp, #28]
    reference_ops::AveragePool(op_params, tflite::micro::GetTensorShape(input),
 800c51c:	a850      	add	r0, sp, #320	; 0x140
  op_params.padding_values.width = data.padding.width;
 800c51e:	e9d7 5600 	ldrd	r5, r6, [r7]
    reference_ops::AveragePool(op_params, tflite::micro::GetTensorShape(input),
 800c522:	f7fa fa45 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  return reinterpret_cast<const T*>(tensor->data.raw);
 800c526:	6823      	ldr	r3, [r4, #0]
 800c528:	9311      	str	r3, [sp, #68]	; 0x44
                               tflite::micro::GetTensorShape(output),
 800c52a:	4651      	mov	r1, sl
 800c52c:	a856      	add	r0, sp, #344	; 0x158
 800c52e:	f7fa fa3f 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
 800c532:	f1ba 0f00 	cmp.w	sl, #0
 800c536:	d001      	beq.n	800c53c <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x410>
 800c538:	f8da a000 	ldr.w	sl, [sl]
  TFLITE_DCHECK_LE(params.quantized_activation_min,
 800c53c:	9b07      	ldr	r3, [sp, #28]
 800c53e:	9a05      	ldr	r2, [sp, #20]
 800c540:	4293      	cmp	r3, r2
 800c542:	f2c0 8131 	blt.w	800c7a8 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x67c>
  TFLITE_DCHECK_EQ(input_shape.DimensionsCount(), 4);
 800c546:	9b50      	ldr	r3, [sp, #320]	; 0x140
 800c548:	2b04      	cmp	r3, #4
 800c54a:	f040 812d 	bne.w	800c7a8 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x67c>
  TFLITE_DCHECK_EQ(output_shape.DimensionsCount(), 4);
 800c54e:	9b56      	ldr	r3, [sp, #344]	; 0x158
 800c550:	2b04      	cmp	r3, #4
 800c552:	f040 8129 	bne.w	800c7a8 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x67c>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800c556:	9b51      	ldr	r3, [sp, #324]	; 0x144
 800c558:	930a      	str	r3, [sp, #40]	; 0x28
 800c55a:	461a      	mov	r2, r3
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
 800c55c:	9b57      	ldr	r3, [sp, #348]	; 0x15c
 800c55e:	4293      	cmp	r3, r2
 800c560:	f040 8122 	bne.w	800c7a8 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x67c>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800c564:	9b54      	ldr	r3, [sp, #336]	; 0x150
 800c566:	930b      	str	r3, [sp, #44]	; 0x2c
 800c568:	461a      	mov	r2, r3
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
 800c56a:	9b5a      	ldr	r3, [sp, #360]	; 0x168
 800c56c:	4293      	cmp	r3, r2
 800c56e:	f040 811b 	bne.w	800c7a8 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x67c>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800c572:	9b52      	ldr	r3, [sp, #328]	; 0x148
 800c574:	9316      	str	r3, [sp, #88]	; 0x58
 800c576:	9b53      	ldr	r3, [sp, #332]	; 0x14c
 800c578:	9315      	str	r3, [sp, #84]	; 0x54
 800c57a:	9b58      	ldr	r3, [sp, #352]	; 0x160
 800c57c:	9309      	str	r3, [sp, #36]	; 0x24
 800c57e:	9b59      	ldr	r3, [sp, #356]	; 0x164
 800c580:	9308      	str	r3, [sp, #32]
  for (int batch = 0; batch < batches; ++batch) {
 800c582:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c584:	2b00      	cmp	r3, #0
 800c586:	f77f af44 	ble.w	800c412 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x2e6>
  op_params.padding_values.height = data.padding.height;
 800c58a:	b233      	sxth	r3, r6
 800c58c:	930f      	str	r3, [sp, #60]	; 0x3c
  op_params.padding_values.width = data.padding.width;
 800c58e:	b22b      	sxth	r3, r5
 800c590:	9310      	str	r3, [sp, #64]	; 0x40
 800c592:	f04f 0b00 	mov.w	fp, #0
 800c596:	f8cd a07c 	str.w	sl, [sp, #124]	; 0x7c
    for (int out_y = 0; out_y < output_height; ++out_y) {
 800c59a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c59c:	2b00      	cmp	r3, #0
 800c59e:	f340 80d5 	ble.w	800c74c <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x620>
 800c5a2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c5a4:	f04f 0a00 	mov.w	sl, #0
 800c5a8:	469e      	mov	lr, r3
 800c5aa:	f1c3 0900 	rsb	r9, r3, #0
 800c5ae:	4653      	mov	r3, sl
 800c5b0:	46da      	mov	sl, fp
 800c5b2:	469b      	mov	fp, r3
      for (int out_x = 0; out_x < output_width; ++out_x) {
 800c5b4:	9b08      	ldr	r3, [sp, #32]
 800c5b6:	2b00      	cmp	r3, #0
 800c5b8:	f340 80bd 	ble.w	800c736 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x60a>
 800c5bc:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800c5be:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c5c0:	f8cd e080 	str.w	lr, [sp, #128]	; 0x80
 800c5c4:	4473      	add	r3, lr
 800c5c6:	4293      	cmp	r3, r2
 800c5c8:	bfa8      	it	ge
 800c5ca:	4613      	movge	r3, r2
 800c5cc:	ea2e 72ee 	bic.w	r2, lr, lr, asr #31
 800c5d0:	920d      	str	r2, [sp, #52]	; 0x34
 800c5d2:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c5d4:	930e      	str	r3, [sp, #56]	; 0x38
 800c5d6:	444b      	add	r3, r9
 800c5d8:	f04f 0800 	mov.w	r8, #0
 800c5dc:	9206      	str	r2, [sp, #24]
 800c5de:	931e      	str	r3, [sp, #120]	; 0x78
 800c5e0:	4252      	negs	r2, r2
 800c5e2:	464b      	mov	r3, r9
 800c5e4:	9204      	str	r2, [sp, #16]
 800c5e6:	46c1      	mov	r9, r8
 800c5e8:	46de      	mov	lr, fp
 800c5ea:	46d0      	mov	r8, sl
 800c5ec:	469a      	mov	sl, r3
        for (int channel = 0; channel < depth; ++channel) {
 800c5ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	f340 808e 	ble.w	800c712 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x5e6>
 800c5f6:	9a06      	ldr	r2, [sp, #24]
 800c5f8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c5fa:	991a      	ldr	r1, [sp, #104]	; 0x68
 800c5fc:	4413      	add	r3, r2
 800c5fe:	428b      	cmp	r3, r1
 800c600:	bfa8      	it	ge
 800c602:	460b      	movge	r3, r1
 800c604:	ea22 7be2 	bic.w	fp, r2, r2, asr #31
 800c608:	9313      	str	r3, [sp, #76]	; 0x4c
 800c60a:	eba3 030b 	sub.w	r3, r3, fp
 800c60e:	f04f 0c00 	mov.w	ip, #0
 800c612:	931d      	str	r3, [sp, #116]	; 0x74
          for (int filter_y = filter_y_start; filter_y < filter_y_end;
 800c614:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800c618:	429a      	cmp	r2, r3
 800c61a:	f280 80c4 	bge.w	800c7a6 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x67a>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
 800c61e:	9b52      	ldr	r3, [sp, #328]	; 0x148
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
 800c620:	9e53      	ldr	r6, [sp, #332]	; 0x14c
 800c622:	9904      	ldr	r1, [sp, #16]
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
 800c624:	9319      	str	r3, [sp, #100]	; 0x64
 800c626:	fb03 a308 	mla	r3, r3, r8, sl
 800c62a:	4413      	add	r3, r2
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
 800c62c:	9854      	ldr	r0, [sp, #336]	; 0x150
 800c62e:	fb06 1303 	mla	r3, r6, r3, r1
 800c632:	445b      	add	r3, fp
 800c634:	9911      	ldr	r1, [sp, #68]	; 0x44
 800c636:	fb00 c303 	mla	r3, r0, r3, ip
 800c63a:	18cf      	adds	r7, r1, r3
  inline int32_t DimensionsCount() const { return size_; }
 800c63c:	9950      	ldr	r1, [sp, #320]	; 0x140
 800c63e:	9117      	str	r1, [sp, #92]	; 0x5c
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
 800c640:	9951      	ldr	r1, [sp, #324]	; 0x144
 800c642:	9118      	str	r1, [sp, #96]	; 0x60
 800c644:	4674      	mov	r4, lr
 800c646:	fb00 f106 	mul.w	r1, r0, r6
          int32_t acc = 0;
 800c64a:	2300      	movs	r3, #0
 800c64c:	911c      	str	r1, [sp, #112]	; 0x70
 800c64e:	46ce      	mov	lr, r9
 800c650:	eb0a 0102 	add.w	r1, sl, r2
 800c654:	46a1      	mov	r9, r4
          int filter_count = 0;
 800c656:	461a      	mov	r2, r3
            for (int filter_x = filter_x_start; filter_x < filter_x_end;
 800c658:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800c65a:	45a3      	cmp	fp, r4
 800c65c:	da28      	bge.n	800c6b0 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x584>
 800c65e:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 800c660:	2c04      	cmp	r4, #4
 800c662:	f040 80a1 	bne.w	800c7a8 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x67c>
 800c666:	4584      	cmp	ip, r0
 800c668:	f280 809e 	bge.w	800c7a8 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x67c>
 800c66c:	9c19      	ldr	r4, [sp, #100]	; 0x64
 800c66e:	428c      	cmp	r4, r1
 800c670:	f340 809a 	ble.w	800c7a8 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x67c>
 800c674:	2900      	cmp	r1, #0
 800c676:	f2c0 8097 	blt.w	800c7a8 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x67c>
 800c67a:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 800c67c:	9c04      	ldr	r4, [sp, #16]
 800c67e:	9121      	str	r1, [sp, #132]	; 0x84
 800c680:	4415      	add	r5, r2
 800c682:	951b      	str	r5, [sp, #108]	; 0x6c
 800c684:	445c      	add	r4, fp
 800c686:	463d      	mov	r5, r7
 800c688:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c68a:	4588      	cmp	r8, r1
 800c68c:	f280 808c 	bge.w	800c7a8 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x67c>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
 800c690:	2c00      	cmp	r4, #0
 800c692:	f2c0 8089 	blt.w	800c7a8 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x67c>
 800c696:	42a6      	cmp	r6, r4
 800c698:	f340 8086 	ble.w	800c7a8 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x67c>
              acc +=
 800c69c:	7829      	ldrb	r1, [r5, #0]
 800c69e:	440b      	add	r3, r1
            for (int filter_x = filter_x_start; filter_x < filter_x_end;
 800c6a0:	991b      	ldr	r1, [sp, #108]	; 0x6c
              filter_count++;
 800c6a2:	3201      	adds	r2, #1
            for (int filter_x = filter_x_start; filter_x < filter_x_end;
 800c6a4:	428a      	cmp	r2, r1
 800c6a6:	f104 0401 	add.w	r4, r4, #1
 800c6aa:	4405      	add	r5, r0
 800c6ac:	d1ec      	bne.n	800c688 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x55c>
 800c6ae:	9921      	ldr	r1, [sp, #132]	; 0x84
          for (int filter_y = filter_y_start; filter_y < filter_y_end;
 800c6b0:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 800c6b2:	4427      	add	r7, r4
 800c6b4:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 800c6b6:	3101      	adds	r1, #1
 800c6b8:	428c      	cmp	r4, r1
 800c6ba:	d1cd      	bne.n	800c658 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x52c>
          acc = (acc + filter_count / 2) / filter_count;
 800c6bc:	eb03 0362 	add.w	r3, r3, r2, asr #1
 800c6c0:	fbb3 f2f2 	udiv	r2, r3, r2
      if (__a < __b)
 800c6c4:	9b05      	ldr	r3, [sp, #20]
 800c6c6:	4649      	mov	r1, r9
 800c6c8:	429a      	cmp	r2, r3
 800c6ca:	46f1      	mov	r9, lr
 800c6cc:	468e      	mov	lr, r1
 800c6ce:	db53      	blt.n	800c778 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x64c>
    min(const _Tp& __a, const _Tp& __b)
 800c6d0:	9b07      	ldr	r3, [sp, #28]
 800c6d2:	429a      	cmp	r2, r3
 800c6d4:	bfa8      	it	ge
 800c6d6:	461a      	movge	r2, r3
  TFLITE_DCHECK_EQ(shape.DimensionsCount(), 4);
 800c6d8:	9b56      	ldr	r3, [sp, #344]	; 0x158
 800c6da:	2b04      	cmp	r3, #4
 800c6dc:	d164      	bne.n	800c7a8 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x67c>
  TFLITE_DCHECK(i0 >= 0 && i0 < dims_data[0]);
 800c6de:	9b57      	ldr	r3, [sp, #348]	; 0x15c
 800c6e0:	4598      	cmp	r8, r3
 800c6e2:	da61      	bge.n	800c7a8 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x67c>
  TFLITE_DCHECK(i1 >= 0 && i1 < dims_data[1]);
 800c6e4:	9b58      	ldr	r3, [sp, #352]	; 0x160
 800c6e6:	4573      	cmp	r3, lr
 800c6e8:	dd5e      	ble.n	800c7a8 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x67c>
  TFLITE_DCHECK(i2 >= 0 && i2 < dims_data[2]);
 800c6ea:	9859      	ldr	r0, [sp, #356]	; 0x164
 800c6ec:	4581      	cmp	r9, r0
 800c6ee:	da5b      	bge.n	800c7a8 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x67c>
  TFLITE_DCHECK(i3 >= 0 && i3 < dims_data[3]);
 800c6f0:	995a      	ldr	r1, [sp, #360]	; 0x168
 800c6f2:	458c      	cmp	ip, r1
 800c6f4:	da58      	bge.n	800c7a8 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x67c>
  return ((i0 * dims_data[1] + i1) * dims_data[2] + i2) * dims_data[3] + i3;
 800c6f6:	fb03 e308 	mla	r3, r3, r8, lr
 800c6fa:	fb00 9303 	mla	r3, r0, r3, r9
          output_data[Offset(output_shape, batch, out_y, out_x, channel)] =
 800c6fe:	981f      	ldr	r0, [sp, #124]	; 0x7c
 800c700:	fb01 0303 	mla	r3, r1, r3, r0
 800c704:	f803 200c 	strb.w	r2, [r3, ip]
        for (int channel = 0; channel < depth; ++channel) {
 800c708:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c70a:	f10c 0c01 	add.w	ip, ip, #1
 800c70e:	459c      	cmp	ip, r3
 800c710:	d180      	bne.n	800c614 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x4e8>
      for (int out_x = 0; out_x < output_width; ++out_x) {
 800c712:	9b04      	ldr	r3, [sp, #16]
 800c714:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c716:	4413      	add	r3, r2
 800c718:	9304      	str	r3, [sp, #16]
 800c71a:	9b06      	ldr	r3, [sp, #24]
 800c71c:	1a9b      	subs	r3, r3, r2
 800c71e:	9306      	str	r3, [sp, #24]
 800c720:	9b08      	ldr	r3, [sp, #32]
 800c722:	f109 0901 	add.w	r9, r9, #1
 800c726:	4599      	cmp	r9, r3
 800c728:	f47f af61 	bne.w	800c5ee <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x4c2>
 800c72c:	46f3      	mov	fp, lr
 800c72e:	f8dd e080 	ldr.w	lr, [sp, #128]	; 0x80
 800c732:	46d1      	mov	r9, sl
 800c734:	46c2      	mov	sl, r8
    for (int out_y = 0; out_y < output_height; ++out_y) {
 800c736:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c738:	ebae 0e03 	sub.w	lr, lr, r3
 800c73c:	4499      	add	r9, r3
 800c73e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c740:	f10b 0b01 	add.w	fp, fp, #1
 800c744:	459b      	cmp	fp, r3
 800c746:	f47f af35 	bne.w	800c5b4 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x488>
 800c74a:	46d3      	mov	fp, sl
  for (int batch = 0; batch < batches; ++batch) {
 800c74c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c74e:	f10b 0b01 	add.w	fp, fp, #1
 800c752:	459b      	cmp	fp, r3
 800c754:	f47f af21 	bne.w	800c59a <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x46e>
    if (size_ > kMaxSmallSize) {
 800c758:	9b56      	ldr	r3, [sp, #344]	; 0x158
 800c75a:	2b05      	cmp	r3, #5
 800c75c:	dd03      	ble.n	800c766 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x63a>
      delete[] dims_pointer_;
 800c75e:	9857      	ldr	r0, [sp, #348]	; 0x15c
 800c760:	b108      	cbz	r0, 800c766 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x63a>
 800c762:	f004 f9bd 	bl	8010ae0 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
 800c766:	9b50      	ldr	r3, [sp, #320]	; 0x140
 800c768:	2b05      	cmp	r3, #5
 800c76a:	f77f ae52 	ble.w	800c412 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x2e6>
      delete[] dims_pointer_;
 800c76e:	9851      	ldr	r0, [sp, #324]	; 0x144
 800c770:	2800      	cmp	r0, #0
 800c772:	f47f aec3 	bne.w	800c4fc <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x3d0>
 800c776:	e64c      	b.n	800c412 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x2e6>
 800c778:	461a      	mov	r2, r3
 800c77a:	e7ad      	b.n	800c6d8 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x5ac>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800c77c:	9a3f      	ldr	r2, [sp, #252]	; 0xfc
 800c77e:	9b48      	ldr	r3, [sp, #288]	; 0x120
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
 800c780:	68d1      	ldr	r1, [r2, #12]
 800c782:	428b      	cmp	r3, r1
 800c784:	d110      	bne.n	800c7a8 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x67c>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800c786:	6851      	ldr	r1, [r2, #4]
    input_dims.h = input_shape.Dims(1);
 800c788:	9127      	str	r1, [sp, #156]	; 0x9c
    input_dims.n = 1;
 800c78a:	2101      	movs	r1, #1
 800c78c:	6892      	ldr	r2, [r2, #8]
 800c78e:	9126      	str	r1, [sp, #152]	; 0x98
 800c790:	e66f      	b.n	800c472 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x346>
    *activation_min = 0;
 800c792:	ed9f 8a06 	vldr	s16, [pc, #24]	; 800c7ac <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x680>
    *activation_max = 6;
 800c796:	eef1 8a08 	vmov.f32	s17, #24	; 0x40c00000  6.0
 800c79a:	e50b      	b.n	800c1b4 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x88>
    *activation_max = std::numeric_limits<T>::max();
 800c79c:	eddf 8a04 	vldr	s17, [pc, #16]	; 800c7b0 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x684>
    *activation_min = 0;
 800c7a0:	ed9f 8a02 	vldr	s16, [pc, #8]	; 800c7ac <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x680>
 800c7a4:	e506      	b.n	800c1b4 <_ZN6tflite3ops5micro7pooling11AverageEvalEP13TfLiteContextP10TfLiteNode+0x88>
          acc = (acc + filter_count / 2) / filter_count;
 800c7a6:	deff      	udf	#255	; 0xff
  TFLITE_DCHECK(context != nullptr);
 800c7a8:	f004 fc74 	bl	8011094 <abort>
 800c7ac:	00000000 	.word	0x00000000
 800c7b0:	7f7fffff 	.word	0x7f7fffff

0800c7b4 <_ZN6tflite3ops5micro20Register_MAX_POOL_2DEv>:
          /*builtin_code=*/0,
          /*custom_name=*/nullptr,
          /*version=*/0};
}

TfLiteRegistration Register_MAX_POOL_2D() {
 800c7b4:	b510      	push	{r4, lr}
          /*prepare=*/pooling::MaxPrepare,
          /*invoke=*/pooling::MaxEval,
          /*profiling_string=*/nullptr,
          /*builtin_code=*/0,
          /*custom_name=*/nullptr,
          /*version=*/0};
 800c7b6:	4c06      	ldr	r4, [pc, #24]	; (800c7d0 <_ZN6tflite3ops5micro20Register_MAX_POOL_2DEv+0x1c>)
TfLiteRegistration Register_MAX_POOL_2D() {
 800c7b8:	4686      	mov	lr, r0
          /*version=*/0};
 800c7ba:	4684      	mov	ip, r0
 800c7bc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800c7be:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800c7c2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800c7c6:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
}
 800c7ca:	4670      	mov	r0, lr
 800c7cc:	bd10      	pop	{r4, pc}
 800c7ce:	bf00      	nop
 800c7d0:	08013f80 	.word	0x08013f80

0800c7d4 <_ZN6tflite12_GLOBAL__N_111SoftmaxInitEP13TfLiteContextPKcj>:
  }
  return kTfLiteOk;
}

void* SoftmaxInit(TfLiteContext* context, const char* buffer, size_t length) {
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
 800c7d4:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800c7d6:	b10b      	cbz	r3, 800c7dc <_ZN6tflite12_GLOBAL__N_111SoftmaxInitEP13TfLiteContextPKcj+0x8>
  return context->AllocatePersistentBuffer(context, sizeof(SoftmaxParams));
 800c7d8:	2138      	movs	r1, #56	; 0x38
 800c7da:	4718      	bx	r3
void* SoftmaxInit(TfLiteContext* context, const char* buffer, size_t length) {
 800c7dc:	b510      	push	{r4, lr}
  TFLITE_DCHECK(context->AllocatePersistentBuffer != nullptr);
 800c7de:	f004 fc59 	bl	8011094 <abort>
 800c7e2:	bf00      	nop

0800c7e4 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode>:
}

TfLiteStatus SoftmaxPrepare(TfLiteContext* context, TfLiteNode* node) {
 800c7e4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
inline int NumInputs(const TfLiteNode* node) { return node->inputs->size; }
 800c7e8:	680b      	ldr	r3, [r1, #0]
  auto* params = static_cast<TfLiteSoftmaxParams*>(node->builtin_data);
 800c7ea:	f8d1 8014 	ldr.w	r8, [r1, #20]
 800c7ee:	681e      	ldr	r6, [r3, #0]
TfLiteStatus SoftmaxPrepare(TfLiteContext* context, TfLiteNode* node) {
 800c7f0:	ed2d 8b02 	vpush	{d8}

  TF_LITE_ENSURE_EQ(context, NumInputs(node), 1);
 800c7f4:	2e01      	cmp	r6, #1
TfLiteStatus SoftmaxPrepare(TfLiteContext* context, TfLiteNode* node) {
 800c7f6:	b087      	sub	sp, #28
 800c7f8:	4605      	mov	r5, r0
  TF_LITE_ENSURE_EQ(context, NumInputs(node), 1);
 800c7fa:	d011      	beq.n	800c820 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x3c>
 800c7fc:	4b93      	ldr	r3, [pc, #588]	; (800ca4c <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x268>)
 800c7fe:	6945      	ldr	r5, [r0, #20]
 800c800:	9301      	str	r3, [sp, #4]
 800c802:	2401      	movs	r4, #1
 800c804:	4b92      	ldr	r3, [pc, #584]	; (800ca50 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x26c>)
 800c806:	9300      	str	r3, [sp, #0]
 800c808:	e9cd 6402 	strd	r6, r4, [sp, #8]
 800c80c:	4a91      	ldr	r2, [pc, #580]	; (800ca54 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x270>)
 800c80e:	4992      	ldr	r1, [pc, #584]	; (800ca58 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x274>)
 800c810:	234c      	movs	r3, #76	; 0x4c
 800c812:	47a8      	blx	r5
  TfLiteTensor* output = GetOutput(context, node, 0);

  TFLITE_DCHECK(node->user_data != nullptr);
  SoftmaxParams* data = static_cast<SoftmaxParams*>(node->user_data);
  return CalculateSoftmaxParams(context, input, output, params, data);
}
 800c814:	4620      	mov	r0, r4
 800c816:	b007      	add	sp, #28
 800c818:	ecbd 8b02 	vpop	{d8}
 800c81c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
inline int NumOutputs(const TfLiteNode* node) { return node->outputs->size; }
 800c820:	684b      	ldr	r3, [r1, #4]
 800c822:	681f      	ldr	r7, [r3, #0]
  TF_LITE_ENSURE_EQ(context, NumOutputs(node), 1);
 800c824:	2f01      	cmp	r7, #1
 800c826:	460c      	mov	r4, r1
 800c828:	d011      	beq.n	800c84e <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x6a>
 800c82a:	4b88      	ldr	r3, [pc, #544]	; (800ca4c <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x268>)
 800c82c:	6945      	ldr	r5, [r0, #20]
 800c82e:	9301      	str	r3, [sp, #4]
 800c830:	4b8a      	ldr	r3, [pc, #552]	; (800ca5c <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x278>)
 800c832:	9300      	str	r3, [sp, #0]
 800c834:	e9cd 7602 	strd	r7, r6, [sp, #8]
 800c838:	4a86      	ldr	r2, [pc, #536]	; (800ca54 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x270>)
 800c83a:	4987      	ldr	r1, [pc, #540]	; (800ca58 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x274>)
 800c83c:	234d      	movs	r3, #77	; 0x4d
 800c83e:	47a8      	blx	r5
 800c840:	4634      	mov	r4, r6
}
 800c842:	4620      	mov	r0, r4
 800c844:	b007      	add	sp, #28
 800c846:	ecbd 8b02 	vpop	{d8}
 800c84a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  const TfLiteTensor* input = GetInput(context, node, 0);
 800c84e:	2200      	movs	r2, #0
 800c850:	f7f7 fb8a 	bl	8003f68 <_ZN6tflite8GetInputEPK13TfLiteContextPK10TfLiteNodei>
inline int NumDimensions(const TfLiteTensor* t) { return t->dims->size; }
 800c854:	6883      	ldr	r3, [r0, #8]
  TF_LITE_ENSURE(context, NumDimensions(input) >= 1);
 800c856:	681b      	ldr	r3, [r3, #0]
 800c858:	2b00      	cmp	r3, #0
  const TfLiteTensor* input = GetInput(context, node, 0);
 800c85a:	4606      	mov	r6, r0
  TF_LITE_ENSURE(context, NumDimensions(input) >= 1);
 800c85c:	dd1d      	ble.n	800c89a <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0xb6>
  TfLiteTensor* output = GetOutput(context, node, 0);
 800c85e:	2200      	movs	r2, #0
 800c860:	4621      	mov	r1, r4
 800c862:	4628      	mov	r0, r5
 800c864:	f7f7 fb9c 	bl	8003fa0 <_ZN6tflite9GetOutputEP13TfLiteContextPK10TfLiteNodei>
  TFLITE_DCHECK(node->user_data != nullptr);
 800c868:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800c86c:	f1b9 0f00 	cmp.w	r9, #0
 800c870:	f000 80ea 	beq.w	800ca48 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x264>
  if (input->type == kTfLiteUInt8 || input->type == kTfLiteInt8) {
 800c874:	7834      	ldrb	r4, [r6, #0]
 800c876:	2c03      	cmp	r4, #3
 800c878:	d033      	beq.n	800c8e2 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0xfe>
 800c87a:	2c09      	cmp	r4, #9
 800c87c:	d017      	beq.n	800c8ae <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0xca>
    TF_LITE_ENSURE_TYPES_EQ(context, input->type, kTfLiteFloat32);
 800c87e:	2c01      	cmp	r4, #1
 800c880:	d15f      	bne.n	800c942 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x15e>
    TF_LITE_ENSURE_TYPES_EQ(context, output->type, kTfLiteFloat32);
 800c882:	7800      	ldrb	r0, [r0, #0]
 800c884:	2801      	cmp	r0, #1
 800c886:	f040 8082 	bne.w	800c98e <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x1aa>
    op_data->beta = static_cast<double>(params->beta);
 800c88a:	f8d8 0000 	ldr.w	r0, [r8]
 800c88e:	f7f3 fe6b 	bl	8000568 <__aeabi_f2d>
  return kTfLiteOk;
 800c892:	2400      	movs	r4, #0
    op_data->beta = static_cast<double>(params->beta);
 800c894:	e9c9 0100 	strd	r0, r1, [r9]
 800c898:	e7bc      	b.n	800c814 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x30>
  TF_LITE_ENSURE(context, NumDimensions(input) >= 1);
 800c89a:	4b71      	ldr	r3, [pc, #452]	; (800ca60 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x27c>)
 800c89c:	696e      	ldr	r6, [r5, #20]
 800c89e:	4a6d      	ldr	r2, [pc, #436]	; (800ca54 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x270>)
 800c8a0:	9300      	str	r3, [sp, #0]
 800c8a2:	4970      	ldr	r1, [pc, #448]	; (800ca64 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x280>)
 800c8a4:	234f      	movs	r3, #79	; 0x4f
 800c8a6:	4628      	mov	r0, r5
 800c8a8:	463c      	mov	r4, r7
 800c8aa:	47b0      	blx	r6
 800c8ac:	e7b2      	b.n	800c814 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x30>
      if (output->type == kTfLiteInt16) {
 800c8ae:	7803      	ldrb	r3, [r0, #0]
 800c8b0:	2b07      	cmp	r3, #7
 800c8b2:	d05b      	beq.n	800c96c <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x188>
        TF_LITE_ENSURE_TYPES_EQ(context, output->type, kTfLiteInt8);
 800c8b4:	2b09      	cmp	r3, #9
 800c8b6:	f040 808f 	bne.w	800c9d8 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x1f4>
        TF_LITE_ENSURE_EQ(context, output->params.zero_point, -128);
 800c8ba:	6903      	ldr	r3, [r0, #16]
 800c8bc:	f113 0f80 	cmn.w	r3, #128	; 0x80
 800c8c0:	d078      	beq.n	800c9b4 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x1d0>
 800c8c2:	4a69      	ldr	r2, [pc, #420]	; (800ca68 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x284>)
 800c8c4:	4869      	ldr	r0, [pc, #420]	; (800ca6c <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x288>)
 800c8c6:	f06f 017f 	mvn.w	r1, #127	; 0x7f
 800c8ca:	9103      	str	r1, [sp, #12]
 800c8cc:	696c      	ldr	r4, [r5, #20]
 800c8ce:	4962      	ldr	r1, [pc, #392]	; (800ca58 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x274>)
 800c8d0:	9000      	str	r0, [sp, #0]
 800c8d2:	e9cd 2301 	strd	r2, r3, [sp, #4]
 800c8d6:	4628      	mov	r0, r5
 800c8d8:	4a5e      	ldr	r2, [pc, #376]	; (800ca54 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x270>)
 800c8da:	232c      	movs	r3, #44	; 0x2c
 800c8dc:	47a0      	blx	r4
      TF_LITE_ENSURE_TYPES_EQ(context, output->type, kTfLiteUInt8);
 800c8de:	2401      	movs	r4, #1
 800c8e0:	e798      	b.n	800c814 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x30>
 800c8e2:	7803      	ldrb	r3, [r0, #0]
 800c8e4:	2b03      	cmp	r3, #3
 800c8e6:	f040 808c 	bne.w	800ca02 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x21e>
      TF_LITE_ENSURE_EQ(context, output->params.zero_point, 0);
 800c8ea:	6903      	ldr	r3, [r0, #16]
 800c8ec:	2b00      	cmp	r3, #0
 800c8ee:	f040 809d 	bne.w	800ca2c <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x248>
    tflite::PreprocessSoftmaxScaling(
 800c8f2:	68f0      	ldr	r0, [r6, #12]
 800c8f4:	f7f3 fe38 	bl	8000568 <__aeabi_f2d>
 800c8f8:	ec41 0b18 	vmov	d8, r0, r1
 800c8fc:	f8d8 0000 	ldr.w	r0, [r8]
 800c900:	f7f3 fe32 	bl	8000568 <__aeabi_f2d>
 800c904:	eeb0 1a48 	vmov.f32	s2, s16
 800c908:	eef0 1a68 	vmov.f32	s3, s17
 800c90c:	f109 0408 	add.w	r4, r9, #8
 800c910:	ec41 0b10 	vmov	d0, r0, r1
 800c914:	aa05      	add	r2, sp, #20
 800c916:	4621      	mov	r1, r4
 800c918:	2005      	movs	r0, #5
 800c91a:	f7f7 fa6d 	bl	8003df8 <_ZN6tflite24PreprocessSoftmaxScalingEddiPlPi>
    op_data->input_left_shift = input_left_shift;
 800c91e:	9905      	ldr	r1, [sp, #20]
 800c920:	f8c9 100c 	str.w	r1, [r9, #12]
        -1.0 * tflite::CalculateInputRadius(kScaledDiffIntegerBits,
 800c924:	221f      	movs	r2, #31
 800c926:	2005      	movs	r0, #5
 800c928:	f7f7 fade 	bl	8003ee8 <_ZN6tflite20CalculateInputRadiusEiii>
 800c92c:	f7f3 fe0a 	bl	8000544 <__aeabi_i2d>
 800c930:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
    op_data->diff_min =
 800c934:	4619      	mov	r1, r3
 800c936:	f7f4 f91f 	bl	8000b78 <__aeabi_d2iz>
  return kTfLiteOk;
 800c93a:	2400      	movs	r4, #0
    op_data->diff_min =
 800c93c:	f8c9 0018 	str.w	r0, [r9, #24]
  } else {
 800c940:	e768      	b.n	800c814 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x30>
    TF_LITE_ENSURE_TYPES_EQ(context, input->type, kTfLiteFloat32);
 800c942:	4620      	mov	r0, r4
 800c944:	696e      	ldr	r6, [r5, #20]
 800c946:	f7f6 ff21 	bl	800378c <TfLiteTypeGetName>
 800c94a:	4604      	mov	r4, r0
 800c94c:	4638      	mov	r0, r7
 800c94e:	f7f6 ff1d 	bl	800378c <TfLiteTypeGetName>
 800c952:	4b47      	ldr	r3, [pc, #284]	; (800ca70 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x28c>)
 800c954:	9003      	str	r0, [sp, #12]
 800c956:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c95a:	4b46      	ldr	r3, [pc, #280]	; (800ca74 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x290>)
 800c95c:	9300      	str	r3, [sp, #0]
 800c95e:	4a3d      	ldr	r2, [pc, #244]	; (800ca54 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x270>)
 800c960:	4945      	ldr	r1, [pc, #276]	; (800ca78 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x294>)
 800c962:	233d      	movs	r3, #61	; 0x3d
 800c964:	4628      	mov	r0, r5
 800c966:	463c      	mov	r4, r7
 800c968:	47b0      	blx	r6
 800c96a:	e753      	b.n	800c814 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x30>
        TF_LITE_ENSURE_EQ(context, output->params.zero_point, -32768);
 800c96c:	6903      	ldr	r3, [r0, #16]
 800c96e:	4a43      	ldr	r2, [pc, #268]	; (800ca7c <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x298>)
 800c970:	4293      	cmp	r3, r2
 800c972:	d0be      	beq.n	800c8f2 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x10e>
 800c974:	e9cd 3202 	strd	r3, r2, [sp, #8]
 800c978:	4841      	ldr	r0, [pc, #260]	; (800ca80 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x29c>)
 800c97a:	493c      	ldr	r1, [pc, #240]	; (800ca6c <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x288>)
 800c97c:	696c      	ldr	r4, [r5, #20]
 800c97e:	4a35      	ldr	r2, [pc, #212]	; (800ca54 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x270>)
 800c980:	e9cd 1000 	strd	r1, r0, [sp]
 800c984:	2326      	movs	r3, #38	; 0x26
 800c986:	4934      	ldr	r1, [pc, #208]	; (800ca58 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x274>)
 800c988:	4628      	mov	r0, r5
 800c98a:	47a0      	blx	r4
 800c98c:	e7a7      	b.n	800c8de <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0xfa>
    TF_LITE_ENSURE_TYPES_EQ(context, output->type, kTfLiteFloat32);
 800c98e:	696f      	ldr	r7, [r5, #20]
 800c990:	f7f6 fefc 	bl	800378c <TfLiteTypeGetName>
 800c994:	4606      	mov	r6, r0
 800c996:	4620      	mov	r0, r4
 800c998:	f7f6 fef8 	bl	800378c <TfLiteTypeGetName>
 800c99c:	4b34      	ldr	r3, [pc, #208]	; (800ca70 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x28c>)
 800c99e:	9003      	str	r0, [sp, #12]
 800c9a0:	e9cd 3601 	strd	r3, r6, [sp, #4]
 800c9a4:	4b37      	ldr	r3, [pc, #220]	; (800ca84 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2a0>)
 800c9a6:	9300      	str	r3, [sp, #0]
 800c9a8:	4a2a      	ldr	r2, [pc, #168]	; (800ca54 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x270>)
 800c9aa:	4933      	ldr	r1, [pc, #204]	; (800ca78 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x294>)
 800c9ac:	233e      	movs	r3, #62	; 0x3e
 800c9ae:	4628      	mov	r0, r5
 800c9b0:	47b8      	blx	r7
 800c9b2:	e72f      	b.n	800c814 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x30>
        TF_LITE_ENSURE(context, output->params.scale == 1.f / 256);
 800c9b4:	eddf 7a34 	vldr	s15, [pc, #208]	; 800ca88 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2a4>
 800c9b8:	ed90 7a03 	vldr	s14, [r0, #12]
 800c9bc:	eeb4 7a67 	vcmp.f32	s14, s15
 800c9c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c9c4:	d095      	beq.n	800c8f2 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x10e>
 800c9c6:	4b31      	ldr	r3, [pc, #196]	; (800ca8c <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2a8>)
 800c9c8:	696c      	ldr	r4, [r5, #20]
 800c9ca:	4a22      	ldr	r2, [pc, #136]	; (800ca54 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x270>)
 800c9cc:	9300      	str	r3, [sp, #0]
 800c9ce:	4925      	ldr	r1, [pc, #148]	; (800ca64 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x280>)
 800c9d0:	232d      	movs	r3, #45	; 0x2d
 800c9d2:	4628      	mov	r0, r5
 800c9d4:	47a0      	blx	r4
 800c9d6:	e782      	b.n	800c8de <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0xfa>
        TF_LITE_ENSURE_TYPES_EQ(context, output->type, kTfLiteInt8);
 800c9d8:	4618      	mov	r0, r3
 800c9da:	696e      	ldr	r6, [r5, #20]
 800c9dc:	f7f6 fed6 	bl	800378c <TfLiteTypeGetName>
 800c9e0:	4603      	mov	r3, r0
 800c9e2:	4620      	mov	r0, r4
 800c9e4:	461c      	mov	r4, r3
 800c9e6:	f7f6 fed1 	bl	800378c <TfLiteTypeGetName>
 800c9ea:	4929      	ldr	r1, [pc, #164]	; (800ca90 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2ac>)
 800c9ec:	4b25      	ldr	r3, [pc, #148]	; (800ca84 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2a0>)
 800c9ee:	4a19      	ldr	r2, [pc, #100]	; (800ca54 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x270>)
 800c9f0:	e9cd 3100 	strd	r3, r1, [sp]
 800c9f4:	e9cd 4002 	strd	r4, r0, [sp, #8]
 800c9f8:	491f      	ldr	r1, [pc, #124]	; (800ca78 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x294>)
 800c9fa:	232b      	movs	r3, #43	; 0x2b
 800c9fc:	4628      	mov	r0, r5
 800c9fe:	47b0      	blx	r6
 800ca00:	e76d      	b.n	800c8de <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0xfa>
      TF_LITE_ENSURE_TYPES_EQ(context, output->type, kTfLiteUInt8);
 800ca02:	4618      	mov	r0, r3
 800ca04:	696e      	ldr	r6, [r5, #20]
 800ca06:	f7f6 fec1 	bl	800378c <TfLiteTypeGetName>
 800ca0a:	4603      	mov	r3, r0
 800ca0c:	4620      	mov	r0, r4
 800ca0e:	461c      	mov	r4, r3
 800ca10:	f7f6 febc 	bl	800378c <TfLiteTypeGetName>
 800ca14:	491f      	ldr	r1, [pc, #124]	; (800ca94 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2b0>)
 800ca16:	4b1b      	ldr	r3, [pc, #108]	; (800ca84 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2a0>)
 800ca18:	4a0e      	ldr	r2, [pc, #56]	; (800ca54 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x270>)
 800ca1a:	e9cd 3100 	strd	r3, r1, [sp]
 800ca1e:	e9cd 4002 	strd	r4, r0, [sp, #8]
 800ca22:	4915      	ldr	r1, [pc, #84]	; (800ca78 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x294>)
 800ca24:	2321      	movs	r3, #33	; 0x21
 800ca26:	4628      	mov	r0, r5
 800ca28:	47b0      	blx	r6
 800ca2a:	e758      	b.n	800c8de <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0xfa>
      TF_LITE_ENSURE_EQ(context, output->params.zero_point, 0);
 800ca2c:	4a1a      	ldr	r2, [pc, #104]	; (800ca98 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x2b4>)
 800ca2e:	480f      	ldr	r0, [pc, #60]	; (800ca6c <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x288>)
 800ca30:	2100      	movs	r1, #0
 800ca32:	9103      	str	r1, [sp, #12]
 800ca34:	696c      	ldr	r4, [r5, #20]
 800ca36:	4908      	ldr	r1, [pc, #32]	; (800ca58 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x274>)
 800ca38:	9000      	str	r0, [sp, #0]
 800ca3a:	e9cd 2301 	strd	r2, r3, [sp, #4]
 800ca3e:	4628      	mov	r0, r5
 800ca40:	4a04      	ldr	r2, [pc, #16]	; (800ca54 <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0x270>)
 800ca42:	2322      	movs	r3, #34	; 0x22
 800ca44:	47a0      	blx	r4
 800ca46:	e74a      	b.n	800c8de <_ZN6tflite12_GLOBAL__N_114SoftmaxPrepareEP13TfLiteContextP10TfLiteNode+0xfa>
  TFLITE_DCHECK(node->user_data != nullptr);
 800ca48:	f004 fb24 	bl	8011094 <abort>
 800ca4c:	08017600 	.word	0x08017600
 800ca50:	080175d8 	.word	0x080175d8
 800ca54:	0801759c 	.word	0x0801759c
 800ca58:	08015588 	.word	0x08015588
 800ca5c:	0801729c 	.word	0x0801729c
 800ca60:	080175e8 	.word	0x080175e8
 800ca64:	08015528 	.word	0x08015528
 800ca68:	08017638 	.word	0x08017638
 800ca6c:	08017614 	.word	0x08017614
 800ca70:	08017664 	.word	0x08017664
 800ca74:	08016574 	.word	0x08016574
 800ca78:	08016548 	.word	0x08016548
 800ca7c:	ffff8000 	.word	0xffff8000
 800ca80:	08017630 	.word	0x08017630
 800ca84:	08016564 	.word	0x08016564
 800ca88:	3b800000 	.word	0x3b800000
 800ca8c:	08017640 	.word	0x08017640
 800ca90:	08015664 	.word	0x08015664
 800ca94:	08017604 	.word	0x08017604
 800ca98:	08017680 	.word	0x08017680

0800ca9c <_ZN6tflite16Register_SOFTMAXEv>:
  }
}

}  // namespace

TfLiteRegistration Register_SOFTMAX() {
 800ca9c:	b510      	push	{r4, lr}
          /*prepare=*/SoftmaxPrepare,
          /*invoke=*/SoftmaxEval,
          /*profiling_string=*/nullptr,
          /*builtin_code=*/0,
          /*custom_name=*/nullptr,
          /*version=*/0};
 800ca9e:	4c06      	ldr	r4, [pc, #24]	; (800cab8 <_ZN6tflite16Register_SOFTMAXEv+0x1c>)
TfLiteRegistration Register_SOFTMAX() {
 800caa0:	4686      	mov	lr, r0
          /*version=*/0};
 800caa2:	4684      	mov	ip, r0
 800caa4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800caa6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 800caaa:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 800caae:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
}
 800cab2:	4670      	mov	r0, lr
 800cab4:	bd10      	pop	{r4, pc}
 800cab6:	bf00      	nop
 800cab8:	08013fa0 	.word	0x08013fa0

0800cabc <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_>:
}

// Quantized softmax with int8_t/uint8_t input and int8_t/uint8_t/int16_t
// output.
template <typename InputT, typename OutputT>
inline void Softmax(const SoftmaxParams& params,
 800cabc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
                    const RuntimeShape& input_shape, const InputT* input_data,
                    const RuntimeShape& output_shape, OutputT* output_data) {
  const int32_t input_beta_multiplier = params.input_multiplier;
  const int32_t input_beta_left_shift = params.input_left_shift;
 800cac0:	e9d0 6502 	ldrd	r6, r5, [r0, #8]
  inline int32_t DimensionsCount() const { return size_; }
 800cac4:	680c      	ldr	r4, [r1, #0]
  const int diff_min = params.diff_min;
 800cac6:	f8d0 9018 	ldr.w	r9, [r0, #24]
inline void Softmax(const SoftmaxParams& params,
 800caca:	b08b      	sub	sp, #44	; 0x2c

// A combination of MatchingFlatSize() and FlatSizeSkipDim().
inline int MatchingFlatSizeSkipDim(const RuntimeShape& shape, int skip_dim,
                                   const RuntimeShape& check_shape_0) {
  const int dims_count = shape.DimensionsCount();
  for (int i = 0; i < dims_count; ++i) {
 800cacc:	2c00      	cmp	r4, #0
  const int32_t input_beta_left_shift = params.input_left_shift;
 800cace:	9501      	str	r5, [sp, #4]
      gemmlowp::FixedPoint<int32_t, kScaledDiffIntegerBits>;
  using FixedPointAccum =
      gemmlowp::FixedPoint<int32_t, kAccumulationIntegerBits>;
  using FixedPoint0 = gemmlowp::FixedPoint<int32_t, 0>;

  const int trailing_dim = input_shape.DimensionsCount() - 1;
 800cad0:	f104 30ff 	add.w	r0, r4, #4294967295	; 0xffffffff
 800cad4:	f340 81d2 	ble.w	800ce7c <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3c0>
 800cad8:	2c05      	cmp	r4, #5
 800cada:	dc41      	bgt.n	800cb60 <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0xa4>
    TFLITE_DCHECK_LT(i, size_);
 800cadc:	681f      	ldr	r7, [r3, #0]
    if (i != skip_dim) {
 800cade:	2800      	cmp	r0, #0
 800cae0:	d03b      	beq.n	800cb5a <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x9e>
    TFLITE_DCHECK_LT(i, size_);
 800cae2:	2f00      	cmp	r7, #0
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800cae4:	f8d1 c004 	ldr.w	ip, [r1, #4]
    TFLITE_DCHECK_LT(i, size_);
 800cae8:	f340 81d5 	ble.w	800ce96 <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3da>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800caec:	685d      	ldr	r5, [r3, #4]
 800caee:	2f05      	cmp	r7, #5
 800caf0:	bfc8      	it	gt
 800caf2:	682d      	ldrgt	r5, [r5, #0]
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800caf4:	4565      	cmp	r5, ip
 800caf6:	f040 81ce 	bne.w	800ce96 <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3da>
    if (i != skip_dim) {
 800cafa:	2801      	cmp	r0, #1
 800cafc:	d02d      	beq.n	800cb5a <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x9e>
    TFLITE_DCHECK_LT(i, size_);
 800cafe:	2f01      	cmp	r7, #1
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800cb00:	f8d1 c008 	ldr.w	ip, [r1, #8]
    TFLITE_DCHECK_LT(i, size_);
 800cb04:	f340 81c7 	ble.w	800ce96 <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3da>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800cb08:	2f05      	cmp	r7, #5
 800cb0a:	bfca      	itet	gt
 800cb0c:	685d      	ldrgt	r5, [r3, #4]
 800cb0e:	689d      	ldrle	r5, [r3, #8]
 800cb10:	686d      	ldrgt	r5, [r5, #4]
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800cb12:	45ac      	cmp	ip, r5
 800cb14:	f040 81bf 	bne.w	800ce96 <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3da>
    if (i != skip_dim) {
 800cb18:	2802      	cmp	r0, #2
 800cb1a:	d01e      	beq.n	800cb5a <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x9e>
    TFLITE_DCHECK_LT(i, size_);
 800cb1c:	2f02      	cmp	r7, #2
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800cb1e:	f8d1 c00c 	ldr.w	ip, [r1, #12]
    TFLITE_DCHECK_LT(i, size_);
 800cb22:	f340 81b8 	ble.w	800ce96 <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3da>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800cb26:	2f05      	cmp	r7, #5
 800cb28:	bfca      	itet	gt
 800cb2a:	685d      	ldrgt	r5, [r3, #4]
 800cb2c:	68dd      	ldrle	r5, [r3, #12]
 800cb2e:	68ad      	ldrgt	r5, [r5, #8]
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800cb30:	4565      	cmp	r5, ip
 800cb32:	f040 81b0 	bne.w	800ce96 <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3da>
    if (i != skip_dim) {
 800cb36:	2803      	cmp	r0, #3
 800cb38:	d00f      	beq.n	800cb5a <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x9e>
    TFLITE_DCHECK_LT(i, size_);
 800cb3a:	2f03      	cmp	r7, #3
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800cb3c:	f8d1 c010 	ldr.w	ip, [r1, #16]
    TFLITE_DCHECK_LT(i, size_);
 800cb40:	f340 81a9 	ble.w	800ce96 <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3da>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800cb44:	2f05      	cmp	r7, #5
 800cb46:	bfca      	itet	gt
 800cb48:	685d      	ldrgt	r5, [r3, #4]
 800cb4a:	691d      	ldrle	r5, [r3, #16]
 800cb4c:	68ed      	ldrgt	r5, [r5, #12]
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800cb4e:	4565      	cmp	r5, ip
 800cb50:	f040 81a1 	bne.w	800ce96 <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3da>
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
 800cb54:	2800      	cmp	r0, #0
 800cb56:	f2c0 819e 	blt.w	800ce96 <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3da>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
 800cb5a:	f101 0804 	add.w	r8, r1, #4
  for (int i = 0; i < dims_count; ++i) {
 800cb5e:	e024      	b.n	800cbaa <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0xee>
  for (int i = 0; i < dims_count; ++i) {
 800cb60:	2700      	movs	r7, #0
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800cb62:	f103 0e04 	add.w	lr, r3, #4
 800cb66:	469c      	mov	ip, r3
    if (i != skip_dim) {
 800cb68:	42b8      	cmp	r0, r7
 800cb6a:	d014      	beq.n	800cb96 <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0xda>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800cb6c:	684d      	ldr	r5, [r1, #4]
 800cb6e:	f855 3027 	ldr.w	r3, [r5, r7, lsl #2]
    TFLITE_DCHECK_LT(i, size_);
 800cb72:	f8dc 5000 	ldr.w	r5, [ip]
 800cb76:	42bd      	cmp	r5, r7
 800cb78:	ea4f 0887 	mov.w	r8, r7, lsl #2
 800cb7c:	f340 818b 	ble.w	800ce96 <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3da>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800cb80:	2d05      	cmp	r5, #5
 800cb82:	bfca      	itet	gt
 800cb84:	f8dc 5004 	ldrgt.w	r5, [ip, #4]
 800cb88:	f85e 5027 	ldrle.w	r5, [lr, r7, lsl #2]
 800cb8c:	f855 5008 	ldrgt.w	r5, [r5, r8]
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800cb90:	429d      	cmp	r5, r3
 800cb92:	f040 8180 	bne.w	800ce96 <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3da>
  for (int i = 0; i < dims_count; ++i) {
 800cb96:	3701      	adds	r7, #1
 800cb98:	42bc      	cmp	r4, r7
 800cb9a:	d1e5      	bne.n	800cb68 <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0xac>
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
 800cb9c:	2800      	cmp	r0, #0
 800cb9e:	4663      	mov	r3, ip
 800cba0:	f2c0 8179 	blt.w	800ce96 <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3da>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
 800cba4:	f8d1 8004 	ldr.w	r8, [r1, #4]
  for (int i = 0; i < dims_count; ++i) {
 800cba8:	681f      	ldr	r7, [r3, #0]
  for (int i = 0; i < dims_count; ++i) {
 800cbaa:	2501      	movs	r5, #1
 800cbac:	9509      	str	r5, [sp, #36]	; 0x24
 800cbae:	f04f 0c00 	mov.w	ip, #0
 800cbb2:	4645      	mov	r5, r8
 800cbb4:	f04f 0e01 	mov.w	lr, #1
 800cbb8:	4698      	mov	r8, r3
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
 800cbba:	4560      	cmp	r0, ip
 800cbbc:	f000 814e 	beq.w	800ce5c <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3a0>
 800cbc0:	f855 302c 	ldr.w	r3, [r5, ip, lsl #2]
  for (int i = 0; i < dims_count; ++i) {
 800cbc4:	f10c 0c01 	add.w	ip, ip, #1
 800cbc8:	45a4      	cmp	ip, r4
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
 800cbca:	fb03 fe0e 	mul.w	lr, r3, lr
  for (int i = 0; i < dims_count; ++i) {
 800cbce:	d1f4      	bne.n	800cbba <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0xfe>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800cbd0:	2c05      	cmp	r4, #5
 800cbd2:	f8cd e024 	str.w	lr, [sp, #36]	; 0x24
 800cbd6:	4643      	mov	r3, r8
 800cbd8:	f340 814b 	ble.w	800ce72 <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3b6>
 800cbdc:	6849      	ldr	r1, [r1, #4]
 800cbde:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800cbe2:	9106      	str	r1, [sp, #24]
    TFLITE_DCHECK_LT(i, size_);
 800cbe4:	42b8      	cmp	r0, r7
 800cbe6:	f280 8156 	bge.w	800ce96 <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3da>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800cbea:	2f05      	cmp	r7, #5
 800cbec:	bfc8      	it	gt
 800cbee:	685b      	ldrgt	r3, [r3, #4]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
 800cbf0:	9906      	ldr	r1, [sp, #24]
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800cbf2:	bfce      	itee	gt
 800cbf4:	f853 3020 	ldrgt.w	r3, [r3, r0, lsl #2]
 800cbf8:	eb03 0080 	addle.w	r0, r3, r0, lsl #2
 800cbfc:	6843      	ldrle	r3, [r0, #4]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
 800cbfe:	428b      	cmp	r3, r1
 800cc00:	f040 8149 	bne.w	800ce96 <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3da>
  const int outer_size =
      MatchingFlatSizeSkipDim(input_shape, trailing_dim, output_shape);
  const int depth =
      MatchingDim(input_shape, trailing_dim, output_shape, trailing_dim);

  for (int i = 0; i < outer_size; ++i) {
 800cc04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cc06:	2b00      	cmp	r3, #0
 800cc08:	dd7a      	ble.n	800cd00 <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x244>
 800cc0a:	9814      	ldr	r0, [sp, #80]	; 0x50
 800cc0c:	9204      	str	r2, [sp, #16]
 800cc0e:	2300      	movs	r3, #0
 800cc10:	9305      	str	r3, [sp, #20]
 800cc12:	eb00 0a01 	add.w	sl, r0, r1
 800cc16:	eb02 0b01 	add.w	fp, r2, r1
 800cc1a:	9307      	str	r3, [sp, #28]
    InputT max_in_row = std::numeric_limits<InputT>::min();
    for (int c = 0; c < depth; ++c) {
 800cc1c:	9b06      	ldr	r3, [sp, #24]
 800cc1e:	2b00      	cmp	r3, #0
 800cc20:	dd5f      	ble.n	800cce2 <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x226>
 800cc22:	9b04      	ldr	r3, [sp, #16]
 800cc24:	2400      	movs	r4, #0
      if (__a < __b)
 800cc26:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cc2a:	4294      	cmp	r4, r2
 800cc2c:	bf38      	it	cc
 800cc2e:	4614      	movcc	r4, r2
 800cc30:	459b      	cmp	fp, r3
 800cc32:	d1f8      	bne.n	800cc26 <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x16a>
    }

    FixedPointAccum sum_of_exps = FixedPointAccum::Zero();
    for (int c = 0; c < depth; ++c) {
      int32_t input_diff =
          static_cast<int32_t>(input_data[i * depth + c]) - max_in_row;
 800cc34:	2700      	movs	r7, #0
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 800cc36:	f8cd a008 	str.w	sl, [sp, #8]
 800cc3a:	9d04      	ldr	r5, [sp, #16]
 800cc3c:	46ba      	mov	sl, r7
 800cc3e:	f06f 4800 	mvn.w	r8, #2147483648	; 0x80000000
 800cc42:	4627      	mov	r7, r4
 800cc44:	9c01      	ldr	r4, [sp, #4]
 800cc46:	e01e      	b.n	800cc86 <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1ca>
  std::int64_t ab_64 = a_64 * b_64;
 800cc48:	fb86 0200 	smull	r0, r2, r6, r0
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 800cc4c:	2a00      	cmp	r2, #0
 800cc4e:	db33      	blt.n	800ccb8 <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1fc>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 800cc50:	f110 4080 	adds.w	r0, r0, #1073741824	; 0x40000000
 800cc54:	f142 0200 	adc.w	r2, r2, #0
 800cc58:	0fc0      	lsrs	r0, r0, #31
 800cc5a:	ea40 0042 	orr.w	r0, r0, r2, lsl #1
        const int32_t input_diff_rescaled =
            MultiplyByQuantizedMultiplierGreaterThanOne(
                input_diff, input_beta_multiplier, input_beta_left_shift);
        const FixedPointScaledDiff scaled_diff_f8 =
            FixedPointScaledDiff::FromRaw(input_diff_rescaled);
        sum_of_exps = sum_of_exps + gemmlowp::Rescale<kAccumulationIntegerBits>(
 800cc5e:	f7fc fb1d 	bl	800929c <_ZN8gemmlowp22exp_on_negative_valuesIlLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE>
  return a + b;
 800cc62:	f240 73ff 	movw	r3, #2047	; 0x7ff
 800cc66:	2800      	cmp	r0, #0
  return a & b;
 800cc68:	f3c0 010b 	ubfx	r1, r0, #0, #12
  return a + b;
 800cc6c:	bfa8      	it	ge
 800cc6e:	461a      	movge	r2, r3
  return a >> offset;
 800cc70:	ea4f 3020 	mov.w	r0, r0, asr #12
  return a + b;
 800cc74:	bfb8      	it	lt
 800cc76:	f44f 6200 	movlt.w	r2, #2048	; 0x800
 800cc7a:	4291      	cmp	r1, r2
 800cc7c:	bfc8      	it	gt
 800cc7e:	3001      	addgt	r0, #1
 800cc80:	4482      	add	sl, r0
    for (int c = 0; c < depth; ++c) {
 800cc82:	45ab      	cmp	fp, r5
 800cc84:	d03f      	beq.n	800cd06 <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x24a>
          static_cast<int32_t>(input_data[i * depth + c]) - max_in_row;
 800cc86:	f815 0b01 	ldrb.w	r0, [r5], #1
      int32_t input_diff =
 800cc8a:	1bc0      	subs	r0, r0, r7
      if (input_diff >= diff_min) {
 800cc8c:	4581      	cmp	r9, r0
 800cc8e:	dcf8      	bgt.n	800cc82 <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1c6>
  return SaturatingRoundingDoublingHighMul(x * (1 << left_shift),
 800cc90:	40a0      	lsls	r0, r4
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
 800cc92:	4286      	cmp	r6, r0
 800cc94:	d1d8      	bne.n	800cc48 <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x18c>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 800cc96:	4b81      	ldr	r3, [pc, #516]	; (800ce9c <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3e0>)
  std::int64_t ab_64 = a_64 * b_64;
 800cc98:	fb86 0206 	smull	r0, r2, r6, r6
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 800cc9c:	2a00      	cmp	r2, #0
 800cc9e:	bfb5      	itete	lt
 800cca0:	469c      	movlt	ip, r3
 800cca2:	f04f 4c80 	movge.w	ip, #1073741824	; 0x40000000
 800cca6:	f04f 31ff 	movlt.w	r1, #4294967295	; 0xffffffff
 800ccaa:	2100      	movge	r1, #0
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
 800ccac:	f1b6 4f00 	cmp.w	r6, #2147483648	; 0x80000000
 800ccb0:	d106      	bne.n	800ccc0 <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x204>
 800ccb2:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 800ccb6:	e7d2      	b.n	800cc5e <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1a2>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 800ccb8:	f8df c1e0 	ldr.w	ip, [pc, #480]	; 800ce9c <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3e0>
 800ccbc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 800ccc0:	eb10 000c 	adds.w	r0, r0, ip
 800ccc4:	eb42 0201 	adc.w	r2, r2, r1
 800ccc8:	2a00      	cmp	r2, #0
 800ccca:	da03      	bge.n	800ccd4 <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x218>
 800cccc:	eb10 0008 	adds.w	r0, r0, r8
 800ccd0:	f142 0200 	adc.w	r2, r2, #0
 800ccd4:	0fc0      	lsrs	r0, r0, #31
 800ccd6:	ea40 0042 	orr.w	r0, r0, r2, lsl #1
 800ccda:	e7c0      	b.n	800cc5e <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1a2>
 800ccdc:	46da      	mov	sl, fp
 800ccde:	f8dd b020 	ldr.w	fp, [sp, #32]
  for (int i = 0; i < outer_size; ++i) {
 800cce2:	9b06      	ldr	r3, [sp, #24]
 800cce4:	9904      	ldr	r1, [sp, #16]
 800cce6:	9a07      	ldr	r2, [sp, #28]
 800cce8:	4419      	add	r1, r3
 800ccea:	9104      	str	r1, [sp, #16]
 800ccec:	9905      	ldr	r1, [sp, #20]
 800ccee:	449a      	add	sl, r3
 800ccf0:	4419      	add	r1, r3
 800ccf2:	449b      	add	fp, r3
 800ccf4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ccf6:	9105      	str	r1, [sp, #20]
 800ccf8:	3201      	adds	r2, #1
 800ccfa:	429a      	cmp	r2, r3
 800ccfc:	9207      	str	r2, [sp, #28]
 800ccfe:	d18d      	bne.n	800cc1c <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x160>
      } else {
        output_data[i * depth + c] = std::numeric_limits<OutputT>::min();
      }
    }
  }
}
 800cd00:	b00b      	add	sp, #44	; 0x2c
 800cd02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd06:	463c      	mov	r4, r7
 800cd08:	4657      	mov	r7, sl
      input_val);
}

inline int32_t GetReciprocal(int32_t x, int x_integer_digits,
                             int* num_bits_over_unit) {
  int headroom_plus_one = CountLeadingZeros(static_cast<uint32_t>(x));
 800cd0a:	fab7 f587 	clz	r5, r7
  // This is the number of bits to the left of the binary point above 1.0.
  // Consider x=1.25.  In that case shifted_scale=0.8 and
  // no later adjustment will be needed.
  *num_bits_over_unit = x_integer_digits - headroom_plus_one;
  const int32_t shifted_sum_minus_one =
      static_cast<int32_t>((static_cast<uint32_t>(x) << headroom_plus_one) -
 800cd0e:	fa07 f005 	lsl.w	r0, r7, r5
                           (static_cast<uint32_t>(1) << 31));

  gemmlowp::FixedPoint<int32_t, 0> shifted_scale =
      gemmlowp::one_over_one_plus_x_for_x_in_0_1(
 800cd12:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800cd16:	f7f9 fe71 	bl	80069fc <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IlEENS_10FixedPointIT_Li0EEES3_>
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
 800cd1a:	f04f 0801 	mov.w	r8, #1
            num_bits_over_unit + 31 - (sizeof(OutputT) * 8));
 800cd1e:	f1c5 0123 	rsb	r1, r5, #35	; 0x23
 800cd22:	fa08 f801 	lsl.w	r8, r8, r1
 800cd26:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
 800cd2a:	f8dd a008 	ldr.w	sl, [sp, #8]
 800cd2e:	9302      	str	r3, [sp, #8]
  return a >> offset;
 800cd30:	105b      	asrs	r3, r3, #1
 800cd32:	9303      	str	r3, [sp, #12]
 800cd34:	9b04      	ldr	r3, [sp, #16]
 800cd36:	9a05      	ldr	r2, [sp, #20]
 800cd38:	f8cd b020 	str.w	fp, [sp, #32]
 800cd3c:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 800cd40:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800cd42:	46d3      	mov	fp, sl
 800cd44:	4607      	mov	r7, r0
    for (int c = 0; c < depth; ++c) {
 800cd46:	46a2      	mov	sl, r4
 800cd48:	189d      	adds	r5, r3, r2
 800cd4a:	460c      	mov	r4, r1
 800cd4c:	e032      	b.n	800cdb4 <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x2f8>
  return SaturatingRoundingDoublingHighMul(x * (1 << left_shift),
 800cd4e:	9b01      	ldr	r3, [sp, #4]
 800cd50:	4098      	lsls	r0, r3
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
 800cd52:	4286      	cmp	r6, r0
 800cd54:	d04b      	beq.n	800cdee <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x332>
  std::int64_t ab_64 = a_64 * b_64;
 800cd56:	fb86 c000 	smull	ip, r0, r6, r0
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 800cd5a:	2800      	cmp	r0, #0
 800cd5c:	db58      	blt.n	800ce10 <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x354>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 800cd5e:	f11c 4380 	adds.w	r3, ip, #1073741824	; 0x40000000
 800cd62:	f140 0c00 	adc.w	ip, r0, #0
 800cd66:	0fd8      	lsrs	r0, r3, #31
 800cd68:	ea40 004c 	orr.w	r0, r0, ip, lsl #1
        FixedPoint0 exp_in_0 = exp_on_negative_values(scaled_diff_f8);
 800cd6c:	f7fc fa96 	bl	800929c <_ZN8gemmlowp22exp_on_negative_valuesIlLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE>
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
 800cd70:	42b8      	cmp	r0, r7
 800cd72:	d02b      	beq.n	800cdcc <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x310>
  std::int64_t ab_64 = a_64 * b_64;
 800cd74:	fb87 c000 	smull	ip, r0, r7, r0
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 800cd78:	2800      	cmp	r0, #0
 800cd7a:	db5c      	blt.n	800ce36 <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x37a>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 800cd7c:	f11c 4380 	adds.w	r3, ip, #1073741824	; 0x40000000
 800cd80:	f140 0000 	adc.w	r0, r0, #0
 800cd84:	0fdb      	lsrs	r3, r3, #31
 800cd86:	ea43 0340 	orr.w	r3, r3, r0, lsl #1
  assert(exponent <= 31);
 800cd8a:	2c1f      	cmp	r4, #31
 800cd8c:	d87c      	bhi.n	800ce88 <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3cc>
  return a & b;
 800cd8e:	9a02      	ldr	r2, [sp, #8]
 800cd90:	ea02 0c03 	and.w	ip, r2, r3
  return a + b;
 800cd94:	9a03      	ldr	r2, [sp, #12]
 800cd96:	eb02 70d3 	add.w	r0, r2, r3, lsr #31
  return a >> offset;
 800cd9a:	4123      	asrs	r3, r4
  return a + b;
 800cd9c:	4584      	cmp	ip, r0
 800cd9e:	bfc8      	it	gt
 800cda0:	3301      	addgt	r3, #1
      if (__b < __a)
 800cda2:	2bff      	cmp	r3, #255	; 0xff
 800cda4:	dc0f      	bgt.n	800cdc6 <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x30a>
      if (__a < __b)
 800cda6:	2b00      	cmp	r3, #0
 800cda8:	da0e      	bge.n	800cdc8 <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x30c>
 800cdaa:	2300      	movs	r3, #0
        output_data[i * depth + c] = std::numeric_limits<OutputT>::min();
 800cdac:	702b      	strb	r3, [r5, #0]
    for (int c = 0; c < depth; ++c) {
 800cdae:	3501      	adds	r5, #1
 800cdb0:	455d      	cmp	r5, fp
 800cdb2:	d093      	beq.n	800ccdc <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x220>
          static_cast<int32_t>(input_data[i * depth + c]) - max_in_row;
 800cdb4:	f818 0f01 	ldrb.w	r0, [r8, #1]!
      int32_t input_diff =
 800cdb8:	eba0 000a 	sub.w	r0, r0, sl
      if (input_diff >= diff_min) {
 800cdbc:	4581      	cmp	r9, r0
 800cdbe:	ddc6      	ble.n	800cd4e <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x292>
        output_data[i * depth + c] = std::numeric_limits<OutputT>::min();
 800cdc0:	f04f 0300 	mov.w	r3, #0
 800cdc4:	e7f2      	b.n	800cdac <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x2f0>
 800cdc6:	23ff      	movs	r3, #255	; 0xff
        output_data[i * depth + c] = static_cast<OutputT>(std::max(
 800cdc8:	b2db      	uxtb	r3, r3
 800cdca:	e7ef      	b.n	800cdac <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x2f0>
  std::int64_t ab_64 = a_64 * b_64;
 800cdcc:	fb87 c007 	smull	ip, r0, r7, r7
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 800cdd0:	2800      	cmp	r0, #0
 800cdd2:	4b32      	ldr	r3, [pc, #200]	; (800ce9c <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3e0>)
 800cdd4:	bfa6      	itte	ge
 800cdd6:	f04f 0e00 	movge.w	lr, #0
 800cdda:	f04f 4380 	movge.w	r3, #1073741824	; 0x40000000
 800cdde:	f04f 3eff 	movlt.w	lr, #4294967295	; 0xffffffff
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
 800cde2:	f1b7 4f00 	cmp.w	r7, #2147483648	; 0x80000000
 800cde6:	d129      	bne.n	800ce3c <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x380>
 800cde8:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800cdec:	e7cd      	b.n	800cd8a <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x2ce>
  std::int64_t ab_64 = a_64 * b_64;
 800cdee:	fb86 c006 	smull	ip, r0, r6, r6
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 800cdf2:	2800      	cmp	r0, #0
 800cdf4:	4b29      	ldr	r3, [pc, #164]	; (800ce9c <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3e0>)
 800cdf6:	bfa6      	itte	ge
 800cdf8:	f04f 0e00 	movge.w	lr, #0
 800cdfc:	f04f 4380 	movge.w	r3, #1073741824	; 0x40000000
 800ce00:	f04f 3eff 	movlt.w	lr, #4294967295	; 0xffffffff
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
 800ce04:	f1b6 4f00 	cmp.w	r6, #2147483648	; 0x80000000
 800ce08:	d105      	bne.n	800ce16 <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x35a>
 800ce0a:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 800ce0e:	e7ad      	b.n	800cd6c <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x2b0>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 800ce10:	4b22      	ldr	r3, [pc, #136]	; (800ce9c <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3e0>)
 800ce12:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 800ce16:	eb1c 0303 	adds.w	r3, ip, r3
 800ce1a:	eb40 0e0e 	adc.w	lr, r0, lr
 800ce1e:	f1be 0f00 	cmp.w	lr, #0
 800ce22:	da04      	bge.n	800ce2e <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x372>
 800ce24:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 800ce28:	189b      	adds	r3, r3, r2
 800ce2a:	f14e 0e00 	adc.w	lr, lr, #0
 800ce2e:	0fd8      	lsrs	r0, r3, #31
 800ce30:	ea40 004e 	orr.w	r0, r0, lr, lsl #1
 800ce34:	e79a      	b.n	800cd6c <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x2b0>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 800ce36:	4b19      	ldr	r3, [pc, #100]	; (800ce9c <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3e0>)
 800ce38:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 800ce3c:	eb13 030c 	adds.w	r3, r3, ip
 800ce40:	eb40 0e0e 	adc.w	lr, r0, lr
 800ce44:	f1be 0f00 	cmp.w	lr, #0
 800ce48:	da04      	bge.n	800ce54 <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x398>
 800ce4a:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 800ce4e:	189b      	adds	r3, r3, r2
 800ce50:	f14e 0e00 	adc.w	lr, lr, #0
 800ce54:	0fdb      	lsrs	r3, r3, #31
 800ce56:	ea43 034e 	orr.w	r3, r3, lr, lsl #1
 800ce5a:	e796      	b.n	800cd8a <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x2ce>
  for (int i = 0; i < dims_count; ++i) {
 800ce5c:	f100 0c01 	add.w	ip, r0, #1
 800ce60:	4564      	cmp	r4, ip
 800ce62:	f47f aeaa 	bne.w	800cbba <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0xfe>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800ce66:	2c05      	cmp	r4, #5
 800ce68:	f8cd e024 	str.w	lr, [sp, #36]	; 0x24
 800ce6c:	4643      	mov	r3, r8
 800ce6e:	f73f aeb5 	bgt.w	800cbdc <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x120>
 800ce72:	eb01 0180 	add.w	r1, r1, r0, lsl #2
 800ce76:	6849      	ldr	r1, [r1, #4]
 800ce78:	9106      	str	r1, [sp, #24]
 800ce7a:	e6b3      	b.n	800cbe4 <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x128>
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
 800ce7c:	2800      	cmp	r0, #0
 800ce7e:	db0a      	blt.n	800ce96 <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3da>
  int flat_size = 1;
 800ce80:	2401      	movs	r4, #1
 800ce82:	681f      	ldr	r7, [r3, #0]
 800ce84:	9409      	str	r4, [sp, #36]	; 0x24
 800ce86:	e7f4      	b.n	800ce72 <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3b6>
  assert(exponent <= 31);
 800ce88:	4b05      	ldr	r3, [pc, #20]	; (800cea0 <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3e4>)
 800ce8a:	4a06      	ldr	r2, [pc, #24]	; (800cea4 <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3e8>)
 800ce8c:	4806      	ldr	r0, [pc, #24]	; (800cea8 <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3ec>)
 800ce8e:	f240 1167 	movw	r1, #359	; 0x167
 800ce92:	f004 f907 	bl	80110a4 <__assert_func>
    TFLITE_DCHECK_LT(i, size_);
 800ce96:	f004 f8fd 	bl	8011094 <abort>
 800ce9a:	bf00      	nop
 800ce9c:	c0000001 	.word	0xc0000001
 800cea0:	08016994 	.word	0x08016994
 800cea4:	080169a4 	.word	0x080169a4
 800cea8:	08016a00 	.word	0x08016a00

0800ceac <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_>:
inline void Softmax(const SoftmaxParams& params,
 800ceac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  inline int32_t DimensionsCount() const { return size_; }
 800ceb0:	680c      	ldr	r4, [r1, #0]
  const int32_t input_beta_left_shift = params.input_left_shift;
 800ceb2:	68c5      	ldr	r5, [r0, #12]
  const int32_t input_beta_multiplier = params.input_multiplier;
 800ceb4:	6886      	ldr	r6, [r0, #8]
  const int diff_min = params.diff_min;
 800ceb6:	f8d0 a018 	ldr.w	sl, [r0, #24]
inline void Softmax(const SoftmaxParams& params,
 800ceba:	b08b      	sub	sp, #44	; 0x2c
  for (int i = 0; i < dims_count; ++i) {
 800cebc:	2c00      	cmp	r4, #0
  const int32_t input_beta_left_shift = params.input_left_shift;
 800cebe:	9501      	str	r5, [sp, #4]
  const int trailing_dim = input_shape.DimensionsCount() - 1;
 800cec0:	f104 30ff 	add.w	r0, r4, #4294967295	; 0xffffffff
 800cec4:	f340 81db 	ble.w	800d27e <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3d2>
 800cec8:	2c05      	cmp	r4, #5
 800ceca:	dc41      	bgt.n	800cf50 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0xa4>
    TFLITE_DCHECK_LT(i, size_);
 800cecc:	681f      	ldr	r7, [r3, #0]
    if (i != skip_dim) {
 800cece:	2800      	cmp	r0, #0
 800ced0:	d03b      	beq.n	800cf4a <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x9e>
    TFLITE_DCHECK_LT(i, size_);
 800ced2:	2f00      	cmp	r7, #0
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800ced4:	f8d1 c004 	ldr.w	ip, [r1, #4]
    TFLITE_DCHECK_LT(i, size_);
 800ced8:	f340 81de 	ble.w	800d298 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3ec>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800cedc:	685d      	ldr	r5, [r3, #4]
 800cede:	2f05      	cmp	r7, #5
 800cee0:	bfc8      	it	gt
 800cee2:	682d      	ldrgt	r5, [r5, #0]
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800cee4:	4565      	cmp	r5, ip
 800cee6:	f040 81d7 	bne.w	800d298 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3ec>
    if (i != skip_dim) {
 800ceea:	2801      	cmp	r0, #1
 800ceec:	d02d      	beq.n	800cf4a <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x9e>
    TFLITE_DCHECK_LT(i, size_);
 800ceee:	2f01      	cmp	r7, #1
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800cef0:	f8d1 c008 	ldr.w	ip, [r1, #8]
    TFLITE_DCHECK_LT(i, size_);
 800cef4:	f340 81d0 	ble.w	800d298 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3ec>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800cef8:	2f05      	cmp	r7, #5
 800cefa:	bfca      	itet	gt
 800cefc:	685d      	ldrgt	r5, [r3, #4]
 800cefe:	689d      	ldrle	r5, [r3, #8]
 800cf00:	686d      	ldrgt	r5, [r5, #4]
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800cf02:	45ac      	cmp	ip, r5
 800cf04:	f040 81c8 	bne.w	800d298 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3ec>
    if (i != skip_dim) {
 800cf08:	2802      	cmp	r0, #2
 800cf0a:	d01e      	beq.n	800cf4a <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x9e>
    TFLITE_DCHECK_LT(i, size_);
 800cf0c:	2f02      	cmp	r7, #2
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800cf0e:	f8d1 c00c 	ldr.w	ip, [r1, #12]
    TFLITE_DCHECK_LT(i, size_);
 800cf12:	f340 81c1 	ble.w	800d298 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3ec>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800cf16:	2f05      	cmp	r7, #5
 800cf18:	bfca      	itet	gt
 800cf1a:	685d      	ldrgt	r5, [r3, #4]
 800cf1c:	68dd      	ldrle	r5, [r3, #12]
 800cf1e:	68ad      	ldrgt	r5, [r5, #8]
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800cf20:	4565      	cmp	r5, ip
 800cf22:	f040 81b9 	bne.w	800d298 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3ec>
    if (i != skip_dim) {
 800cf26:	2803      	cmp	r0, #3
 800cf28:	d00f      	beq.n	800cf4a <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x9e>
    TFLITE_DCHECK_LT(i, size_);
 800cf2a:	2f03      	cmp	r7, #3
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800cf2c:	f8d1 c010 	ldr.w	ip, [r1, #16]
    TFLITE_DCHECK_LT(i, size_);
 800cf30:	f340 81b2 	ble.w	800d298 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3ec>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800cf34:	2f05      	cmp	r7, #5
 800cf36:	bfca      	itet	gt
 800cf38:	685d      	ldrgt	r5, [r3, #4]
 800cf3a:	691d      	ldrle	r5, [r3, #16]
 800cf3c:	68ed      	ldrgt	r5, [r5, #12]
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800cf3e:	4565      	cmp	r5, ip
 800cf40:	f040 81aa 	bne.w	800d298 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3ec>
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
 800cf44:	2800      	cmp	r0, #0
 800cf46:	f2c0 81a7 	blt.w	800d298 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3ec>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
 800cf4a:	f101 0804 	add.w	r8, r1, #4
  for (int i = 0; i < dims_count; ++i) {
 800cf4e:	e024      	b.n	800cf9a <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0xee>
  for (int i = 0; i < dims_count; ++i) {
 800cf50:	2700      	movs	r7, #0
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800cf52:	f103 0e04 	add.w	lr, r3, #4
 800cf56:	469c      	mov	ip, r3
    if (i != skip_dim) {
 800cf58:	42b8      	cmp	r0, r7
 800cf5a:	d014      	beq.n	800cf86 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0xda>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800cf5c:	684d      	ldr	r5, [r1, #4]
 800cf5e:	f855 3027 	ldr.w	r3, [r5, r7, lsl #2]
    TFLITE_DCHECK_LT(i, size_);
 800cf62:	f8dc 5000 	ldr.w	r5, [ip]
 800cf66:	42bd      	cmp	r5, r7
 800cf68:	ea4f 0887 	mov.w	r8, r7, lsl #2
 800cf6c:	f340 8194 	ble.w	800d298 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3ec>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800cf70:	2d05      	cmp	r5, #5
 800cf72:	bfca      	itet	gt
 800cf74:	f8dc 5004 	ldrgt.w	r5, [ip, #4]
 800cf78:	f85e 5027 	ldrle.w	r5, [lr, r7, lsl #2]
 800cf7c:	f855 5008 	ldrgt.w	r5, [r5, r8]
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800cf80:	429d      	cmp	r5, r3
 800cf82:	f040 8189 	bne.w	800d298 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3ec>
  for (int i = 0; i < dims_count; ++i) {
 800cf86:	3701      	adds	r7, #1
 800cf88:	42bc      	cmp	r4, r7
 800cf8a:	d1e5      	bne.n	800cf58 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0xac>
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
 800cf8c:	2800      	cmp	r0, #0
 800cf8e:	4663      	mov	r3, ip
 800cf90:	f2c0 8182 	blt.w	800d298 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3ec>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
 800cf94:	f8d1 8004 	ldr.w	r8, [r1, #4]
  for (int i = 0; i < dims_count; ++i) {
 800cf98:	681f      	ldr	r7, [r3, #0]
  for (int i = 0; i < dims_count; ++i) {
 800cf9a:	2501      	movs	r5, #1
 800cf9c:	9509      	str	r5, [sp, #36]	; 0x24
 800cf9e:	f04f 0c00 	mov.w	ip, #0
 800cfa2:	4645      	mov	r5, r8
 800cfa4:	f04f 0e01 	mov.w	lr, #1
 800cfa8:	4698      	mov	r8, r3
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
 800cfaa:	4560      	cmp	r0, ip
 800cfac:	f000 8157 	beq.w	800d25e <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3b2>
 800cfb0:	f855 302c 	ldr.w	r3, [r5, ip, lsl #2]
  for (int i = 0; i < dims_count; ++i) {
 800cfb4:	f10c 0c01 	add.w	ip, ip, #1
 800cfb8:	45a4      	cmp	ip, r4
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
 800cfba:	fb03 fe0e 	mul.w	lr, r3, lr
  for (int i = 0; i < dims_count; ++i) {
 800cfbe:	d1f4      	bne.n	800cfaa <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0xfe>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800cfc0:	2c05      	cmp	r4, #5
 800cfc2:	f8cd e024 	str.w	lr, [sp, #36]	; 0x24
 800cfc6:	4643      	mov	r3, r8
 800cfc8:	f340 8154 	ble.w	800d274 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3c8>
 800cfcc:	6849      	ldr	r1, [r1, #4]
 800cfce:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800cfd2:	9105      	str	r1, [sp, #20]
    TFLITE_DCHECK_LT(i, size_);
 800cfd4:	42b8      	cmp	r0, r7
 800cfd6:	f280 815f 	bge.w	800d298 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3ec>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800cfda:	2f05      	cmp	r7, #5
 800cfdc:	bfc8      	it	gt
 800cfde:	685b      	ldrgt	r3, [r3, #4]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
 800cfe0:	9905      	ldr	r1, [sp, #20]
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800cfe2:	bfce      	itee	gt
 800cfe4:	f853 3020 	ldrgt.w	r3, [r3, r0, lsl #2]
 800cfe8:	eb03 0080 	addle.w	r0, r3, r0, lsl #2
 800cfec:	6843      	ldrle	r3, [r0, #4]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
 800cfee:	428b      	cmp	r3, r1
 800cff0:	f040 8152 	bne.w	800d298 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3ec>
  for (int i = 0; i < outer_size; ++i) {
 800cff4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cff6:	2b00      	cmp	r3, #0
 800cff8:	dd7d      	ble.n	800d0f6 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x24a>
 800cffa:	460b      	mov	r3, r1
 800cffc:	0049      	lsls	r1, r1, #1
 800cffe:	9107      	str	r1, [sp, #28]
 800d000:	9914      	ldr	r1, [sp, #80]	; 0x50
 800d002:	9204      	str	r2, [sp, #16]
 800d004:	eb01 0143 	add.w	r1, r1, r3, lsl #1
 800d008:	eb02 0b03 	add.w	fp, r2, r3
 800d00c:	2300      	movs	r3, #0
 800d00e:	9306      	str	r3, [sp, #24]
        output_data[i * depth + c] = std::numeric_limits<OutputT>::min();
 800d010:	4688      	mov	r8, r1
    for (int c = 0; c < depth; ++c) {
 800d012:	9b05      	ldr	r3, [sp, #20]
 800d014:	2b00      	cmp	r3, #0
 800d016:	dd61      	ble.n	800d0dc <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x230>
 800d018:	9b04      	ldr	r3, [sp, #16]
 800d01a:	f06f 047f 	mvn.w	r4, #127	; 0x7f
 800d01e:	f913 2b01 	ldrsb.w	r2, [r3], #1
 800d022:	4294      	cmp	r4, r2
 800d024:	bfb8      	it	lt
 800d026:	4614      	movlt	r4, r2
 800d028:	459b      	cmp	fp, r3
 800d02a:	d1f8      	bne.n	800d01e <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x172>
          static_cast<int32_t>(input_data[i * depth + c]) - max_in_row;
 800d02c:	f04f 0900 	mov.w	r9, #0
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 800d030:	f8cd 8008 	str.w	r8, [sp, #8]
 800d034:	9f04      	ldr	r7, [sp, #16]
 800d036:	46c8      	mov	r8, r9
  return a + b;
 800d038:	f240 75ff 	movw	r5, #2047	; 0x7ff
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 800d03c:	46a1      	mov	r9, r4
 800d03e:	9c01      	ldr	r4, [sp, #4]
 800d040:	e01c      	b.n	800d07c <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1d0>
  std::int64_t ab_64 = a_64 * b_64;
 800d042:	fb86 0200 	smull	r0, r2, r6, r0
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 800d046:	2a00      	cmp	r2, #0
 800d048:	db32      	blt.n	800d0b0 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x204>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 800d04a:	f110 4080 	adds.w	r0, r0, #1073741824	; 0x40000000
 800d04e:	f142 0200 	adc.w	r2, r2, #0
 800d052:	0fc0      	lsrs	r0, r0, #31
 800d054:	ea40 0042 	orr.w	r0, r0, r2, lsl #1
        sum_of_exps = sum_of_exps + gemmlowp::Rescale<kAccumulationIntegerBits>(
 800d058:	f7fc f920 	bl	800929c <_ZN8gemmlowp22exp_on_negative_valuesIlLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE>
  return a + b;
 800d05c:	2800      	cmp	r0, #0
  return a & b;
 800d05e:	f3c0 010b 	ubfx	r1, r0, #0, #12
  return a + b;
 800d062:	bfa8      	it	ge
 800d064:	462a      	movge	r2, r5
  return a >> offset;
 800d066:	ea4f 3020 	mov.w	r0, r0, asr #12
  return a + b;
 800d06a:	bfb8      	it	lt
 800d06c:	f44f 6200 	movlt.w	r2, #2048	; 0x800
 800d070:	4291      	cmp	r1, r2
 800d072:	bfc8      	it	gt
 800d074:	3001      	addgt	r0, #1
 800d076:	4480      	add	r8, r0
    for (int c = 0; c < depth; ++c) {
 800d078:	45bb      	cmp	fp, r7
 800d07a:	d03f      	beq.n	800d0fc <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x250>
          static_cast<int32_t>(input_data[i * depth + c]) - max_in_row;
 800d07c:	f917 0b01 	ldrsb.w	r0, [r7], #1
      int32_t input_diff =
 800d080:	eba0 0009 	sub.w	r0, r0, r9
      if (input_diff >= diff_min) {
 800d084:	4582      	cmp	sl, r0
 800d086:	dcf7      	bgt.n	800d078 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1cc>
 800d088:	40a0      	lsls	r0, r4
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
 800d08a:	4286      	cmp	r6, r0
 800d08c:	d1d9      	bne.n	800d042 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x196>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 800d08e:	4b83      	ldr	r3, [pc, #524]	; (800d29c <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3f0>)
  std::int64_t ab_64 = a_64 * b_64;
 800d090:	fb86 0206 	smull	r0, r2, r6, r6
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 800d094:	2a00      	cmp	r2, #0
 800d096:	bfb5      	itete	lt
 800d098:	469c      	movlt	ip, r3
 800d09a:	f04f 4c80 	movge.w	ip, #1073741824	; 0x40000000
 800d09e:	f04f 31ff 	movlt.w	r1, #4294967295	; 0xffffffff
 800d0a2:	2100      	movge	r1, #0
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
 800d0a4:	f1b6 4f00 	cmp.w	r6, #2147483648	; 0x80000000
 800d0a8:	d106      	bne.n	800d0b8 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x20c>
 800d0aa:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 800d0ae:	e7d3      	b.n	800d058 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1ac>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 800d0b0:	f8df c1e8 	ldr.w	ip, [pc, #488]	; 800d29c <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3f0>
 800d0b4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 800d0b8:	eb10 000c 	adds.w	r0, r0, ip
 800d0bc:	eb42 0201 	adc.w	r2, r2, r1
 800d0c0:	2a00      	cmp	r2, #0
 800d0c2:	da04      	bge.n	800d0ce <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x222>
 800d0c4:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800d0c8:	18c0      	adds	r0, r0, r3
 800d0ca:	f142 0200 	adc.w	r2, r2, #0
 800d0ce:	0fc0      	lsrs	r0, r0, #31
 800d0d0:	ea40 0042 	orr.w	r0, r0, r2, lsl #1
 800d0d4:	e7c0      	b.n	800d058 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x1ac>
 800d0d6:	46d8      	mov	r8, fp
 800d0d8:	f8dd b020 	ldr.w	fp, [sp, #32]
  for (int i = 0; i < outer_size; ++i) {
 800d0dc:	9a07      	ldr	r2, [sp, #28]
 800d0de:	9b06      	ldr	r3, [sp, #24]
 800d0e0:	4490      	add	r8, r2
 800d0e2:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800d0e6:	440a      	add	r2, r1
 800d0e8:	9204      	str	r2, [sp, #16]
 800d0ea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d0ec:	3301      	adds	r3, #1
 800d0ee:	4293      	cmp	r3, r2
 800d0f0:	9306      	str	r3, [sp, #24]
 800d0f2:	448b      	add	fp, r1
 800d0f4:	d18d      	bne.n	800d012 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x166>
}
 800d0f6:	b00b      	add	sp, #44	; 0x2c
 800d0f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d0fc:	464c      	mov	r4, r9
 800d0fe:	46c1      	mov	r9, r8
  int headroom_plus_one = CountLeadingZeros(static_cast<uint32_t>(x));
 800d100:	fab9 f589 	clz	r5, r9
      static_cast<int32_t>((static_cast<uint32_t>(x) << headroom_plus_one) -
 800d104:	fa09 f005 	lsl.w	r0, r9, r5
      gemmlowp::one_over_one_plus_x_for_x_in_0_1(
 800d108:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800d10c:	f7f9 fc76 	bl	80069fc <_ZN8gemmlowp32one_over_one_plus_x_for_x_in_0_1IlEENS_10FixedPointIT_Li0EEES3_>
  const IntegerType mask = Dup<IntegerType>((1ll << exponent) - 1);
 800d110:	f04f 0901 	mov.w	r9, #1
            num_bits_over_unit + 31 - (sizeof(OutputT) * 8));
 800d114:	f1c5 011b 	rsb	r1, r5, #27
 800d118:	fa09 f901 	lsl.w	r9, r9, r1
 800d11c:	f109 33ff 	add.w	r3, r9, #4294967295	; 0xffffffff
 800d120:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800d124:	9302      	str	r3, [sp, #8]
  return a >> offset;
 800d126:	105b      	asrs	r3, r3, #1
 800d128:	9303      	str	r3, [sp, #12]
 800d12a:	9b04      	ldr	r3, [sp, #16]
 800d12c:	f8cd b020 	str.w	fp, [sp, #32]
 800d130:	f103 39ff 	add.w	r9, r3, #4294967295	; 0xffffffff
 800d134:	9b07      	ldr	r3, [sp, #28]
 800d136:	46c3      	mov	fp, r8
 800d138:	eba8 0503 	sub.w	r5, r8, r3
 800d13c:	4607      	mov	r7, r0
    for (int c = 0; c < depth; ++c) {
 800d13e:	46a0      	mov	r8, r4
 800d140:	460c      	mov	r4, r1
 800d142:	e037      	b.n	800d1b4 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x308>
  return SaturatingRoundingDoublingHighMul(x * (1 << left_shift),
 800d144:	9b01      	ldr	r3, [sp, #4]
 800d146:	4098      	lsls	r0, r3
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
 800d148:	4286      	cmp	r6, r0
 800d14a:	d051      	beq.n	800d1f0 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x344>
  std::int64_t ab_64 = a_64 * b_64;
 800d14c:	fb86 c000 	smull	ip, r0, r6, r0
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 800d150:	2800      	cmp	r0, #0
 800d152:	db5e      	blt.n	800d212 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x366>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 800d154:	f11c 4380 	adds.w	r3, ip, #1073741824	; 0x40000000
 800d158:	f140 0c00 	adc.w	ip, r0, #0
 800d15c:	0fd8      	lsrs	r0, r3, #31
 800d15e:	ea40 004c 	orr.w	r0, r0, ip, lsl #1
        FixedPoint0 exp_in_0 = exp_on_negative_values(scaled_diff_f8);
 800d162:	f7fc f89b 	bl	800929c <_ZN8gemmlowp22exp_on_negative_valuesIlLi5EEENS_10FixedPointIT_Li0EEENS1_IS2_XT0_EEE>
  bool overflow = a == b && a == std::numeric_limits<std::int32_t>::min();
 800d166:	42b8      	cmp	r0, r7
 800d168:	d031      	beq.n	800d1ce <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x322>
  std::int64_t ab_64 = a_64 * b_64;
 800d16a:	fb87 c000 	smull	ip, r0, r7, r0
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 800d16e:	2800      	cmp	r0, #0
 800d170:	db62      	blt.n	800d238 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x38c>
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 800d172:	f11c 4380 	adds.w	r3, ip, #1073741824	; 0x40000000
 800d176:	f140 0000 	adc.w	r0, r0, #0
 800d17a:	0fdb      	lsrs	r3, r3, #31
 800d17c:	ea43 0340 	orr.w	r3, r3, r0, lsl #1
  assert(exponent >= 0);
 800d180:	2c00      	cmp	r4, #0
 800d182:	f2c0 8082 	blt.w	800d28a <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3de>
  return a & b;
 800d186:	9a02      	ldr	r2, [sp, #8]
 800d188:	ea02 0c03 	and.w	ip, r2, r3
  return a + b;
 800d18c:	9a03      	ldr	r2, [sp, #12]
 800d18e:	eb02 70d3 	add.w	r0, r2, r3, lsr #31
  return a >> offset;
 800d192:	4123      	asrs	r3, r4
  return a + b;
 800d194:	4584      	cmp	ip, r0
 800d196:	bfc8      	it	gt
 800d198:	3301      	addgt	r3, #1
            unsat_output +
 800d19a:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
      if (__b < __a)
 800d19e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d1a2:	da10      	bge.n	800d1c6 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x31a>
      if (__a < __b)
 800d1a4:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 800d1a8:	da0f      	bge.n	800d1ca <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x31e>
 800d1aa:	4b3d      	ldr	r3, [pc, #244]	; (800d2a0 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3f4>)
        output_data[i * depth + c] = std::numeric_limits<OutputT>::min();
 800d1ac:	802b      	strh	r3, [r5, #0]
    for (int c = 0; c < depth; ++c) {
 800d1ae:	3502      	adds	r5, #2
 800d1b0:	455d      	cmp	r5, fp
 800d1b2:	d090      	beq.n	800d0d6 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x22a>
          static_cast<int32_t>(input_data[i * depth + c]) - max_in_row;
 800d1b4:	f919 0f01 	ldrsb.w	r0, [r9, #1]!
      int32_t input_diff =
 800d1b8:	eba0 0008 	sub.w	r0, r0, r8
      if (input_diff >= diff_min) {
 800d1bc:	4582      	cmp	sl, r0
 800d1be:	ddc1      	ble.n	800d144 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x298>
        output_data[i * depth + c] = std::numeric_limits<OutputT>::min();
 800d1c0:	f248 0300 	movw	r3, #32768	; 0x8000
 800d1c4:	e7f2      	b.n	800d1ac <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x300>
 800d1c6:	f647 73ff 	movw	r3, #32767	; 0x7fff
        output_data[i * depth + c] = static_cast<OutputT>(std::max(
 800d1ca:	b21b      	sxth	r3, r3
 800d1cc:	e7ee      	b.n	800d1ac <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x300>
  std::int64_t ab_64 = a_64 * b_64;
 800d1ce:	fb87 c007 	smull	ip, r0, r7, r7
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 800d1d2:	2800      	cmp	r0, #0
 800d1d4:	4b31      	ldr	r3, [pc, #196]	; (800d29c <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3f0>)
 800d1d6:	bfa6      	itte	ge
 800d1d8:	f04f 0e00 	movge.w	lr, #0
 800d1dc:	f04f 4380 	movge.w	r3, #1073741824	; 0x40000000
 800d1e0:	f04f 3eff 	movlt.w	lr, #4294967295	; 0xffffffff
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
 800d1e4:	f1b7 4f00 	cmp.w	r7, #2147483648	; 0x80000000
 800d1e8:	d129      	bne.n	800d23e <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x392>
 800d1ea:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800d1ee:	e7c7      	b.n	800d180 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x2d4>
  std::int64_t ab_64 = a_64 * b_64;
 800d1f0:	fb86 c006 	smull	ip, r0, r6, r6
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 800d1f4:	2800      	cmp	r0, #0
 800d1f6:	4b29      	ldr	r3, [pc, #164]	; (800d29c <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3f0>)
 800d1f8:	bfa6      	itte	ge
 800d1fa:	f04f 0e00 	movge.w	lr, #0
 800d1fe:	f04f 4380 	movge.w	r3, #1073741824	; 0x40000000
 800d202:	f04f 3eff 	movlt.w	lr, #4294967295	; 0xffffffff
  return overflow ? std::numeric_limits<std::int32_t>::max() : ab_x2_high32;
 800d206:	f1b6 4f00 	cmp.w	r6, #2147483648	; 0x80000000
 800d20a:	d105      	bne.n	800d218 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x36c>
 800d20c:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 800d210:	e7a7      	b.n	800d162 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x2b6>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 800d212:	4b22      	ldr	r3, [pc, #136]	; (800d29c <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3f0>)
 800d214:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 800d218:	eb1c 0303 	adds.w	r3, ip, r3
 800d21c:	eb40 0e0e 	adc.w	lr, r0, lr
 800d220:	f1be 0f00 	cmp.w	lr, #0
 800d224:	da04      	bge.n	800d230 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x384>
 800d226:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 800d22a:	189b      	adds	r3, r3, r2
 800d22c:	f14e 0e00 	adc.w	lr, lr, #0
 800d230:	0fd8      	lsrs	r0, r3, #31
 800d232:	ea40 004e 	orr.w	r0, r0, lr, lsl #1
 800d236:	e794      	b.n	800d162 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x2b6>
  std::int32_t nudge = ab_64 >= 0 ? (1 << 30) : (1 - (1 << 30));
 800d238:	4b18      	ldr	r3, [pc, #96]	; (800d29c <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3f0>)
 800d23a:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
      static_cast<std::int32_t>((ab_64 + nudge) / (1ll << 31));
 800d23e:	eb1c 0303 	adds.w	r3, ip, r3
 800d242:	eb40 0e0e 	adc.w	lr, r0, lr
 800d246:	f1be 0f00 	cmp.w	lr, #0
 800d24a:	da04      	bge.n	800d256 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3aa>
 800d24c:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 800d250:	189b      	adds	r3, r3, r2
 800d252:	f14e 0e00 	adc.w	lr, lr, #0
 800d256:	0fdb      	lsrs	r3, r3, #31
 800d258:	ea43 034e 	orr.w	r3, r3, lr, lsl #1
 800d25c:	e790      	b.n	800d180 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x2d4>
  for (int i = 0; i < dims_count; ++i) {
 800d25e:	f100 0c01 	add.w	ip, r0, #1
 800d262:	4564      	cmp	r4, ip
 800d264:	f47f aea1 	bne.w	800cfaa <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0xfe>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800d268:	2c05      	cmp	r4, #5
 800d26a:	f8cd e024 	str.w	lr, [sp, #36]	; 0x24
 800d26e:	4643      	mov	r3, r8
 800d270:	f73f aeac 	bgt.w	800cfcc <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x120>
 800d274:	eb01 0180 	add.w	r1, r1, r0, lsl #2
 800d278:	6849      	ldr	r1, [r1, #4]
 800d27a:	9105      	str	r1, [sp, #20]
 800d27c:	e6aa      	b.n	800cfd4 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x128>
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
 800d27e:	2800      	cmp	r0, #0
 800d280:	db0a      	blt.n	800d298 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3ec>
  int flat_size = 1;
 800d282:	2401      	movs	r4, #1
 800d284:	681f      	ldr	r7, [r3, #0]
 800d286:	9409      	str	r4, [sp, #36]	; 0x24
 800d288:	e7f4      	b.n	800d274 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3c8>
  assert(exponent >= 0);
 800d28a:	4b06      	ldr	r3, [pc, #24]	; (800d2a4 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3f8>)
 800d28c:	4a06      	ldr	r2, [pc, #24]	; (800d2a8 <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x3fc>)
 800d28e:	4807      	ldr	r0, [pc, #28]	; (800d2ac <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_+0x400>)
 800d290:	f44f 71b3 	mov.w	r1, #358	; 0x166
 800d294:	f003 ff06 	bl	80110a4 <__assert_func>
    TFLITE_DCHECK_LT(i, size_);
 800d298:	f003 fefc 	bl	8011094 <abort>
 800d29c:	c0000001 	.word	0xc0000001
 800d2a0:	ffff8000 	.word	0xffff8000
 800d2a4:	08017674 	.word	0x08017674
 800d2a8:	080169a4 	.word	0x080169a4
 800d2ac:	08016a00 	.word	0x08016a00

0800d2b0 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode>:
TfLiteStatus SoftmaxEval(TfLiteContext* context, TfLiteNode* node) {
 800d2b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2b4:	ed2d 8b04 	vpush	{d8-d9}
 800d2b8:	b0a5      	sub	sp, #148	; 0x94
 800d2ba:	2800      	cmp	r0, #0
 800d2bc:	f000 82a3 	beq.w	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
  TFLITE_DCHECK(node != nullptr);
 800d2c0:	460d      	mov	r5, r1
 800d2c2:	2900      	cmp	r1, #0
 800d2c4:	f000 829f 	beq.w	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
  return context->GetEvalTensor(context, node->inputs->data[index]);
 800d2c8:	680a      	ldr	r2, [r1, #0]
 800d2ca:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800d2cc:	6851      	ldr	r1, [r2, #4]
 800d2ce:	4606      	mov	r6, r0
 800d2d0:	4798      	blx	r3
  return context->GetEvalTensor(context, node->outputs->data[index]);
 800d2d2:	686a      	ldr	r2, [r5, #4]
 800d2d4:	6d73      	ldr	r3, [r6, #84]	; 0x54
 800d2d6:	6851      	ldr	r1, [r2, #4]
  return context->GetEvalTensor(context, node->inputs->data[index]);
 800d2d8:	4604      	mov	r4, r0
  return context->GetEvalTensor(context, node->outputs->data[index]);
 800d2da:	4630      	mov	r0, r6
 800d2dc:	4798      	blx	r3
  TFLITE_DCHECK(node->user_data != nullptr);
 800d2de:	692b      	ldr	r3, [r5, #16]
 800d2e0:	9307      	str	r3, [sp, #28]
 800d2e2:	4605      	mov	r5, r0
 800d2e4:	9005      	str	r0, [sp, #20]
 800d2e6:	2b00      	cmp	r3, #0
 800d2e8:	f000 828d 	beq.w	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
  switch (input->type) {
 800d2ec:	7a20      	ldrb	r0, [r4, #8]
 800d2ee:	2803      	cmp	r0, #3
 800d2f0:	d011      	beq.n	800d316 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x66>
 800d2f2:	2809      	cmp	r0, #9
 800d2f4:	d00f      	beq.n	800d316 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x66>
 800d2f6:	2801      	cmp	r0, #1
 800d2f8:	d059      	beq.n	800d3ae <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0xfe>
      TF_LITE_KERNEL_LOG(context, "Type %s (%d) not supported.",
 800d2fa:	6975      	ldr	r5, [r6, #20]
 800d2fc:	f7f6 fa46 	bl	800378c <TfLiteTypeGetName>
 800d300:	7a23      	ldrb	r3, [r4, #8]
 800d302:	49a3      	ldr	r1, [pc, #652]	; (800d590 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x2e0>)
 800d304:	4602      	mov	r2, r0
 800d306:	4630      	mov	r0, r6
 800d308:	47a8      	blx	r5
      return kTfLiteError;
 800d30a:	2001      	movs	r0, #1
}
 800d30c:	b025      	add	sp, #148	; 0x94
 800d30e:	ecbd 8b04 	vpop	{d8-d9}
 800d312:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  const auto input_shape = tflite::micro::GetTensorShape(input);
 800d316:	a80c      	add	r0, sp, #48	; 0x30
 800d318:	4621      	mov	r1, r4
 800d31a:	f7f9 fb49 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  const auto output_shape = tflite::micro::GetTensorShape(output);
 800d31e:	9905      	ldr	r1, [sp, #20]
 800d320:	a812      	add	r0, sp, #72	; 0x48
 800d322:	f7f9 fb45 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  if (input->type == kTfLiteUInt8) {
 800d326:	7a23      	ldrb	r3, [r4, #8]
 800d328:	2b03      	cmp	r3, #3
 800d32a:	f000 8168 	beq.w	800d5fe <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x34e>
    if (output->type == kTfLiteInt16) {
 800d32e:	9b05      	ldr	r3, [sp, #20]
 800d330:	7a1b      	ldrb	r3, [r3, #8]
 800d332:	2b07      	cmp	r3, #7
 800d334:	f000 8132 	beq.w	800d59c <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x2ec>
  inline int32_t DimensionsCount() const { return size_; }
 800d338:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  for (int i = 0; i < dims_count; ++i) {
 800d33a:	2a00      	cmp	r2, #0
      const int trailing_dim = input_shape.DimensionsCount() - 1;
 800d33c:	f102 33ff 	add.w	r3, r2, #4294967295	; 0xffffffff
 800d340:	f340 819e 	ble.w	800d680 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x3d0>
    TFLITE_DCHECK_LT(i, size_);
 800d344:	9812      	ldr	r0, [sp, #72]	; 0x48
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800d346:	990d      	ldr	r1, [sp, #52]	; 0x34
 800d348:	f8dd c04c 	ldr.w	ip, [sp, #76]	; 0x4c
 800d34c:	2805      	cmp	r0, #5
 800d34e:	f300 81dc 	bgt.w	800d70a <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x45a>
 800d352:	2a05      	cmp	r2, #5
 800d354:	f300 8278 	bgt.w	800d848 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x598>
    if (i != skip_dim) {
 800d358:	2b00      	cmp	r3, #0
 800d35a:	f000 8272 	beq.w	800d842 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x592>
    TFLITE_DCHECK_LT(i, size_);
 800d35e:	2800      	cmp	r0, #0
 800d360:	f340 8251 	ble.w	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800d364:	458c      	cmp	ip, r1
 800d366:	f040 824e 	bne.w	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
    if (i != skip_dim) {
 800d36a:	2b01      	cmp	r3, #1
 800d36c:	f000 8269 	beq.w	800d842 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x592>
    TFLITE_DCHECK_LT(i, size_);
 800d370:	2801      	cmp	r0, #1
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800d372:	9e0e      	ldr	r6, [sp, #56]	; 0x38
    TFLITE_DCHECK_LT(i, size_);
 800d374:	f000 8247 	beq.w	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800d378:	9914      	ldr	r1, [sp, #80]	; 0x50
 800d37a:	428e      	cmp	r6, r1
 800d37c:	f040 8243 	bne.w	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
    if (i != skip_dim) {
 800d380:	2b02      	cmp	r3, #2
 800d382:	f000 825e 	beq.w	800d842 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x592>
    TFLITE_DCHECK_LT(i, size_);
 800d386:	2802      	cmp	r0, #2
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800d388:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    TFLITE_DCHECK_LT(i, size_);
 800d38a:	f000 823c 	beq.w	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800d38e:	9915      	ldr	r1, [sp, #84]	; 0x54
 800d390:	428e      	cmp	r6, r1
 800d392:	f040 8238 	bne.w	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
    if (i != skip_dim) {
 800d396:	2b03      	cmp	r3, #3
 800d398:	f000 8253 	beq.w	800d842 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x592>
    TFLITE_DCHECK_LT(i, size_);
 800d39c:	2803      	cmp	r0, #3
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800d39e:	9e10      	ldr	r6, [sp, #64]	; 0x40
    TFLITE_DCHECK_LT(i, size_);
 800d3a0:	f000 8231 	beq.w	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800d3a4:	9916      	ldr	r1, [sp, #88]	; 0x58
 800d3a6:	428e      	cmp	r6, r1
 800d3a8:	f000 8249 	beq.w	800d83e <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x58e>
 800d3ac:	e22b      	b.n	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
  tflite::reference_ops::Softmax(op_data, tflite::micro::GetTensorShape(input),
 800d3ae:	4621      	mov	r1, r4
 800d3b0:	a81e      	add	r0, sp, #120	; 0x78
 800d3b2:	f7f9 fafd 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  return reinterpret_cast<const T*>(tensor->data.raw);
 800d3b6:	6822      	ldr	r2, [r4, #0]
 800d3b8:	9208      	str	r2, [sp, #32]
                                 tflite::micro::GetTensorShape(output),
 800d3ba:	4629      	mov	r1, r5
 800d3bc:	a818      	add	r0, sp, #96	; 0x60
 800d3be:	f7f9 faf7 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
 800d3c2:	b10d      	cbz	r5, 800d3c8 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x118>
 800d3c4:	682b      	ldr	r3, [r5, #0]
 800d3c6:	9305      	str	r3, [sp, #20]
  inline int32_t DimensionsCount() const { return size_; }
 800d3c8:	981e      	ldr	r0, [sp, #120]	; 0x78
 800d3ca:	9006      	str	r0, [sp, #24]
  for (int i = 0; i < dims_count; ++i) {
 800d3cc:	2800      	cmp	r0, #0
  const int trailing_dim = input_shape.DimensionsCount() - 1;
 800d3ce:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800d3d2:	f340 8139 	ble.w	800d648 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x398>
    TFLITE_DCHECK_LT(i, size_);
 800d3d6:	9c18      	ldr	r4, [sp, #96]	; 0x60
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800d3d8:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800d3da:	9919      	ldr	r1, [sp, #100]	; 0x64
    TFLITE_DCHECK_LT(i, size_);
 800d3dc:	940b      	str	r4, [sp, #44]	; 0x2c
 800d3de:	2c05      	cmp	r4, #5
 800d3e0:	f300 80b2 	bgt.w	800d548 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x298>
 800d3e4:	2805      	cmp	r0, #5
 800d3e6:	f300 81f2 	bgt.w	800d7ce <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x51e>
    if (i != skip_dim) {
 800d3ea:	b333      	cbz	r3, 800d43a <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x18a>
    TFLITE_DCHECK_LT(i, size_);
 800d3ec:	2c00      	cmp	r4, #0
 800d3ee:	f340 820a 	ble.w	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800d3f2:	4291      	cmp	r1, r2
 800d3f4:	f040 8207 	bne.w	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
    if (i != skip_dim) {
 800d3f8:	2b01      	cmp	r3, #1
 800d3fa:	d01e      	beq.n	800d43a <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x18a>
    TFLITE_DCHECK_LT(i, size_);
 800d3fc:	2c01      	cmp	r4, #1
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800d3fe:	9920      	ldr	r1, [sp, #128]	; 0x80
    TFLITE_DCHECK_LT(i, size_);
 800d400:	f000 8201 	beq.w	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800d404:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800d406:	4291      	cmp	r1, r2
 800d408:	f040 81fd 	bne.w	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
    if (i != skip_dim) {
 800d40c:	2b02      	cmp	r3, #2
 800d40e:	d014      	beq.n	800d43a <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x18a>
    TFLITE_DCHECK_LT(i, size_);
 800d410:	2c02      	cmp	r4, #2
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800d412:	9921      	ldr	r1, [sp, #132]	; 0x84
    TFLITE_DCHECK_LT(i, size_);
 800d414:	f000 81f7 	beq.w	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800d418:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800d41a:	4291      	cmp	r1, r2
 800d41c:	f040 81f3 	bne.w	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
    if (i != skip_dim) {
 800d420:	2b03      	cmp	r3, #3
 800d422:	d00a      	beq.n	800d43a <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x18a>
    TFLITE_DCHECK_LT(i, size_);
 800d424:	2c03      	cmp	r4, #3
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800d426:	9a22      	ldr	r2, [sp, #136]	; 0x88
    TFLITE_DCHECK_LT(i, size_);
 800d428:	f000 81ed 	beq.w	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800d42c:	991c      	ldr	r1, [sp, #112]	; 0x70
 800d42e:	4291      	cmp	r1, r2
 800d430:	f040 81e9 	bne.w	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
 800d434:	2b00      	cmp	r3, #0
 800d436:	f2c0 81e6 	blt.w	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
 800d43a:	aa1f      	add	r2, sp, #124	; 0x7c
 800d43c:	f04f 0a01 	mov.w	sl, #1
 800d440:	2100      	movs	r1, #0
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
 800d442:	428b      	cmp	r3, r1
 800d444:	f000 80fa 	beq.w	800d63c <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x38c>
 800d448:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
 800d44c:	fb00 fa0a 	mul.w	sl, r0, sl
  for (int i = 0; i < dims_count; ++i) {
 800d450:	9806      	ldr	r0, [sp, #24]
 800d452:	3101      	adds	r1, #1
 800d454:	4288      	cmp	r0, r1
 800d456:	d1f4      	bne.n	800d442 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x192>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800d458:	9a06      	ldr	r2, [sp, #24]
 800d45a:	2a05      	cmp	r2, #5
 800d45c:	f340 8109 	ble.w	800d672 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x3c2>
 800d460:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800d462:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800d466:	4611      	mov	r1, r2
    TFLITE_DCHECK_LT(i, size_);
 800d468:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d46a:	4293      	cmp	r3, r2
 800d46c:	f280 81cb 	bge.w	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800d470:	2a05      	cmp	r2, #5
 800d472:	f340 80f3 	ble.w	800d65c <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x3ac>
 800d476:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800d478:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
 800d47c:	428b      	cmp	r3, r1
 800d47e:	f040 81c2 	bne.w	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
  for (int i = 0; i < outer_size; ++i) {
 800d482:	f1ba 0f00 	cmp.w	sl, #0
 800d486:	dd4f      	ble.n	800d528 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x278>
 800d488:	008a      	lsls	r2, r1, #2
 800d48a:	9209      	str	r2, [sp, #36]	; 0x24
 800d48c:	9a05      	ldr	r2, [sp, #20]
 800d48e:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 800d492:	eb02 0781 	add.w	r7, r2, r1, lsl #2
 800d496:	9a08      	ldr	r2, [sp, #32]
 800d498:	f04f 0800 	mov.w	r8, #0
 800d49c:	eb02 0581 	add.w	r5, r2, r1, lsl #2
 800d4a0:	46c1      	mov	r9, r8
 800d4a2:	468b      	mov	fp, r1
 800d4a4:	46aa      	mov	sl, r5
    for (int c = 0; c < depth; ++c) {
 800d4a6:	f1bb 0f00 	cmp.w	fp, #0
 800d4aa:	dd34      	ble.n	800d516 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x266>
 800d4ac:	9b08      	ldr	r3, [sp, #32]
 800d4ae:	ed9f 8a39 	vldr	s16, [pc, #228]	; 800d594 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x2e4>
 800d4b2:	eb03 0588 	add.w	r5, r3, r8, lsl #2
 800d4b6:	ea4f 0488 	mov.w	r4, r8, lsl #2
 800d4ba:	4629      	mov	r1, r5
 800d4bc:	ecf1 7a01 	vldmia	r1!, {s15}
 800d4c0:	eef4 7a48 	vcmp.f32	s15, s16
 800d4c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d4c8:	bfc8      	it	gt
 800d4ca:	eeb0 8a67 	vmovgt.f32	s16, s15
 800d4ce:	458a      	cmp	sl, r1
 800d4d0:	d1f4      	bne.n	800d4bc <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x20c>
 800d4d2:	9b05      	ldr	r3, [sp, #20]
                                   static_cast<float>(params.beta));
 800d4d4:	eddf 8a30 	vldr	s17, [pc, #192]	; 800d598 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x2e8>
 800d4d8:	441c      	add	r4, r3
 800d4da:	9b07      	ldr	r3, [sp, #28]
 800d4dc:	e9d3 0100 	ldrd	r0, r1, [r3]
 800d4e0:	f7f3 fb72 	bl	8000bc8 <__aeabi_d2f>
 800d4e4:	ee09 0a10 	vmov	s18, r0
 800d4e8:	4626      	mov	r6, r4
      const float exp_c = std::exp((input_data[i * depth + c] - max) *
 800d4ea:	ecb5 0a01 	vldmia	r5!, {s0}
 800d4ee:	ee30 0a48 	vsub.f32	s0, s0, s16
  { return __builtin_expf(__x); }
 800d4f2:	ee20 0a09 	vmul.f32	s0, s0, s18
 800d4f6:	f003 fb59 	bl	8010bac <expf>
    for (int c = 0; c < depth; ++c) {
 800d4fa:	45aa      	cmp	sl, r5
      sum += exp_c;
 800d4fc:	ee78 8a80 	vadd.f32	s17, s17, s0
      output_data[i * depth + c] = exp_c;
 800d500:	eca6 0a01 	vstmia	r6!, {s0}
    for (int c = 0; c < depth; ++c) {
 800d504:	d1f1      	bne.n	800d4ea <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x23a>
      output_data[i * depth + c] = output_data[i * depth + c] / sum;
 800d506:	ed94 7a00 	vldr	s14, [r4]
 800d50a:	eec7 7a28 	vdiv.f32	s15, s14, s17
 800d50e:	ece4 7a01 	vstmia	r4!, {s15}
    for (int c = 0; c < depth; ++c) {
 800d512:	42bc      	cmp	r4, r7
 800d514:	d1f7      	bne.n	800d506 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x256>
  for (int i = 0; i < outer_size; ++i) {
 800d516:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d518:	441f      	add	r7, r3
 800d51a:	449a      	add	sl, r3
 800d51c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d51e:	f109 0901 	add.w	r9, r9, #1
 800d522:	4599      	cmp	r9, r3
 800d524:	44d8      	add	r8, fp
 800d526:	d1be      	bne.n	800d4a6 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x1f6>
    if (size_ > kMaxSmallSize) {
 800d528:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d52a:	2b05      	cmp	r3, #5
 800d52c:	dd05      	ble.n	800d53a <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x28a>
      delete[] dims_pointer_;
 800d52e:	9819      	ldr	r0, [sp, #100]	; 0x64
 800d530:	b118      	cbz	r0, 800d53a <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x28a>
 800d532:	f003 fad5 	bl	8010ae0 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
 800d536:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800d538:	9306      	str	r3, [sp, #24]
 800d53a:	9b06      	ldr	r3, [sp, #24]
 800d53c:	2b05      	cmp	r3, #5
 800d53e:	dd58      	ble.n	800d5f2 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x342>
      delete[] dims_pointer_;
 800d540:	981f      	ldr	r0, [sp, #124]	; 0x7c
 800d542:	2800      	cmp	r0, #0
 800d544:	d153      	bne.n	800d5ee <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x33e>
 800d546:	e054      	b.n	800d5f2 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x342>
 800d548:	2805      	cmp	r0, #5
 800d54a:	f300 8110 	bgt.w	800d76e <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x4be>
    if (i != skip_dim) {
 800d54e:	2b00      	cmp	r3, #0
 800d550:	f43f af73 	beq.w	800d43a <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x18a>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800d554:	6808      	ldr	r0, [r1, #0]
 800d556:	4282      	cmp	r2, r0
 800d558:	f040 8155 	bne.w	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
    if (i != skip_dim) {
 800d55c:	2b01      	cmp	r3, #1
 800d55e:	f43f af6c 	beq.w	800d43a <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x18a>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800d562:	6848      	ldr	r0, [r1, #4]
 800d564:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800d566:	4290      	cmp	r0, r2
 800d568:	f040 814d 	bne.w	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
    if (i != skip_dim) {
 800d56c:	2b02      	cmp	r3, #2
 800d56e:	f43f af64 	beq.w	800d43a <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x18a>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800d572:	9821      	ldr	r0, [sp, #132]	; 0x84
 800d574:	688a      	ldr	r2, [r1, #8]
 800d576:	4290      	cmp	r0, r2
 800d578:	f040 8145 	bne.w	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
    if (i != skip_dim) {
 800d57c:	2b03      	cmp	r3, #3
 800d57e:	f43f af5c 	beq.w	800d43a <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x18a>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800d582:	68ca      	ldr	r2, [r1, #12]
 800d584:	9922      	ldr	r1, [sp, #136]	; 0x88
 800d586:	4291      	cmp	r1, r2
 800d588:	f43f af54 	beq.w	800d434 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x184>
 800d58c:	e13b      	b.n	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
 800d58e:	bf00      	nop
 800d590:	0801733c 	.word	0x0801733c
 800d594:	ff7fffff 	.word	0xff7fffff
 800d598:	00000000 	.word	0x00000000
          op_data, tflite::micro::GetTensorShape(input),
 800d59c:	4621      	mov	r1, r4
 800d59e:	a81e      	add	r0, sp, #120	; 0x78
 800d5a0:	f7f9 fa06 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  return reinterpret_cast<const T*>(tensor->data.raw);
 800d5a4:	6822      	ldr	r2, [r4, #0]
          tflite::micro::GetTensorShape(output),
 800d5a6:	9c05      	ldr	r4, [sp, #20]
 800d5a8:	9206      	str	r2, [sp, #24]
 800d5aa:	4621      	mov	r1, r4
 800d5ac:	a818      	add	r0, sp, #96	; 0x60
 800d5ae:	f7f9 f9ff 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
      tflite::reference_ops::Softmax(
 800d5b2:	6823      	ldr	r3, [r4, #0]
 800d5b4:	9300      	str	r3, [sp, #0]
 800d5b6:	9a06      	ldr	r2, [sp, #24]
 800d5b8:	9807      	ldr	r0, [sp, #28]
 800d5ba:	ab18      	add	r3, sp, #96	; 0x60
 800d5bc:	a91e      	add	r1, sp, #120	; 0x78
 800d5be:	f7ff fc75 	bl	800ceac <_ZN6tflite13reference_ops7SoftmaxIasEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_>
    if (size_ > kMaxSmallSize) {
 800d5c2:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800d5c4:	2b05      	cmp	r3, #5
 800d5c6:	dc33      	bgt.n	800d630 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x380>
 800d5c8:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800d5ca:	2b05      	cmp	r3, #5
 800d5cc:	dd03      	ble.n	800d5d6 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x326>
      delete[] dims_pointer_;
 800d5ce:	981f      	ldr	r0, [sp, #124]	; 0x7c
 800d5d0:	b108      	cbz	r0, 800d5d6 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x326>
 800d5d2:	f003 fa85 	bl	8010ae0 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
 800d5d6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d5d8:	2b05      	cmp	r3, #5
 800d5da:	dd03      	ble.n	800d5e4 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x334>
      delete[] dims_pointer_;
 800d5dc:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800d5de:	b108      	cbz	r0, 800d5e4 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x334>
 800d5e0:	f003 fa7e 	bl	8010ae0 <_ZdaPv>
    if (size_ > kMaxSmallSize) {
 800d5e4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d5e6:	2b05      	cmp	r3, #5
 800d5e8:	dd03      	ble.n	800d5f2 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x342>
      delete[] dims_pointer_;
 800d5ea:	980d      	ldr	r0, [sp, #52]	; 0x34
 800d5ec:	b108      	cbz	r0, 800d5f2 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x342>
 800d5ee:	f003 fa77 	bl	8010ae0 <_ZdaPv>
      return kTfLiteOk;
 800d5f2:	2000      	movs	r0, #0
}
 800d5f4:	b025      	add	sp, #148	; 0x94
 800d5f6:	ecbd 8b04 	vpop	{d8-d9}
 800d5fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        op_data, tflite::micro::GetTensorShape(input),
 800d5fe:	4621      	mov	r1, r4
 800d600:	a81e      	add	r0, sp, #120	; 0x78
 800d602:	f7f9 f9d5 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
 800d606:	6822      	ldr	r2, [r4, #0]
        tflite::micro::GetTensorShape(output),
 800d608:	9c05      	ldr	r4, [sp, #20]
 800d60a:	9206      	str	r2, [sp, #24]
 800d60c:	4621      	mov	r1, r4
 800d60e:	a818      	add	r0, sp, #96	; 0x60
 800d610:	f7f9 f9ce 	bl	80069b0 <_ZN6tflite5micro14GetTensorShapeEPK16TfLiteEvalTensor>
  return tensor != nullptr ? reinterpret_cast<T*>(tensor->data.raw) : nullptr;
 800d614:	9a06      	ldr	r2, [sp, #24]
 800d616:	b10c      	cbz	r4, 800d61c <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x36c>
 800d618:	6823      	ldr	r3, [r4, #0]
 800d61a:	9305      	str	r3, [sp, #20]
    tflite::reference_ops::Softmax(
 800d61c:	9b05      	ldr	r3, [sp, #20]
 800d61e:	9300      	str	r3, [sp, #0]
 800d620:	9807      	ldr	r0, [sp, #28]
 800d622:	ab18      	add	r3, sp, #96	; 0x60
 800d624:	a91e      	add	r1, sp, #120	; 0x78
 800d626:	f7ff fa49 	bl	800cabc <_ZN6tflite13reference_ops7SoftmaxIhhEEvRKNS_13SoftmaxParamsERKNS_12RuntimeShapeEPKT_S7_PT0_>
    if (size_ > kMaxSmallSize) {
 800d62a:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800d62c:	2b05      	cmp	r3, #5
 800d62e:	ddcb      	ble.n	800d5c8 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x318>
      delete[] dims_pointer_;
 800d630:	9819      	ldr	r0, [sp, #100]	; 0x64
 800d632:	2800      	cmp	r0, #0
 800d634:	d0c8      	beq.n	800d5c8 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x318>
 800d636:	f003 fa53 	bl	8010ae0 <_ZdaPv>
 800d63a:	e7c5      	b.n	800d5c8 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x318>
  for (int i = 0; i < dims_count; ++i) {
 800d63c:	9806      	ldr	r0, [sp, #24]
 800d63e:	1c59      	adds	r1, r3, #1
 800d640:	4288      	cmp	r0, r1
 800d642:	f47f aefe 	bne.w	800d442 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x192>
 800d646:	e707      	b.n	800d458 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x1a8>
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
 800d648:	2b00      	cmp	r3, #0
 800d64a:	f2c0 80dc 	blt.w	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
 800d64e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800d650:	920b      	str	r2, [sp, #44]	; 0x2c
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
 800d652:	9a06      	ldr	r2, [sp, #24]
 800d654:	2a05      	cmp	r2, #5
 800d656:	dd07      	ble.n	800d668 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x3b8>
 800d658:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  for (int i = 0; i < dims_count; ++i) {
 800d65a:	e6ef      	b.n	800d43c <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x18c>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800d65c:	aa24      	add	r2, sp, #144	; 0x90
 800d65e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d662:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800d666:	e709      	b.n	800d47c <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x1cc>
  for (int i = 0; i < dims_count; ++i) {
 800d668:	2a00      	cmp	r2, #0
 800d66a:	f73f aee6 	bgt.w	800d43a <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x18a>
  int flat_size = 1;
 800d66e:	f04f 0a01 	mov.w	sl, #1
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800d672:	aa24      	add	r2, sp, #144	; 0x90
 800d674:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800d678:	f852 2c14 	ldr.w	r2, [r2, #-20]
 800d67c:	4611      	mov	r1, r2
 800d67e:	e6f3      	b.n	800d468 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x1b8>
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
 800d680:	2b00      	cmp	r3, #0
 800d682:	f2c0 80c0 	blt.w	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
 800d686:	9812      	ldr	r0, [sp, #72]	; 0x48
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
 800d688:	2a05      	cmp	r2, #5
 800d68a:	dd34      	ble.n	800d6f6 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x446>
 800d68c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800d68e:	468c      	mov	ip, r1
 800d690:	2101      	movs	r1, #1
 800d692:	2600      	movs	r6, #0
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
 800d694:	42b3      	cmp	r3, r6
 800d696:	d024      	beq.n	800d6e2 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x432>
 800d698:	f85c 5026 	ldr.w	r5, [ip, r6, lsl #2]
  for (int i = 0; i < dims_count; ++i) {
 800d69c:	3601      	adds	r6, #1
 800d69e:	42b2      	cmp	r2, r6
    flat_size *= (i == skip_dim) ? 1 : dims_data[i];
 800d6a0:	fb05 f101 	mul.w	r1, r5, r1
  for (int i = 0; i < dims_count; ++i) {
 800d6a4:	d1f6      	bne.n	800d694 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x3e4>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800d6a6:	2a05      	cmp	r2, #5
 800d6a8:	dd29      	ble.n	800d6fe <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x44e>
 800d6aa:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800d6ac:	f852 6023 	ldr.w	r6, [r2, r3, lsl #2]
    TFLITE_DCHECK_LT(i, size_);
 800d6b0:	4283      	cmp	r3, r0
 800d6b2:	f280 80a8 	bge.w	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800d6b6:	2805      	cmp	r0, #5
 800d6b8:	dd17      	ble.n	800d6ea <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x43a>
 800d6ba:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800d6bc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  TFLITE_DCHECK_EQ(shape1.Dims(index1), shape2.Dims(index2));
 800d6c0:	42b2      	cmp	r2, r6
 800d6c2:	f040 80a0 	bne.w	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
      arm_softmax_s8(tflite::micro::GetTensorData<int8_t>(input), outer_size,
 800d6c6:	9b05      	ldr	r3, [sp, #20]
 800d6c8:	6820      	ldr	r0, [r4, #0]
 800d6ca:	9c07      	ldr	r4, [sp, #28]
 800d6cc:	681d      	ldr	r5, [r3, #0]
 800d6ce:	68a3      	ldr	r3, [r4, #8]
 800d6d0:	9502      	str	r5, [sp, #8]
 800d6d2:	4625      	mov	r5, r4
 800d6d4:	69a4      	ldr	r4, [r4, #24]
 800d6d6:	9401      	str	r4, [sp, #4]
 800d6d8:	68ec      	ldr	r4, [r5, #12]
 800d6da:	9400      	str	r4, [sp, #0]
 800d6dc:	f002 fc60 	bl	800ffa0 <arm_softmax_s8>
 800d6e0:	e779      	b.n	800d5d6 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x326>
  for (int i = 0; i < dims_count; ++i) {
 800d6e2:	1c5e      	adds	r6, r3, #1
 800d6e4:	42b2      	cmp	r2, r6
 800d6e6:	d1d5      	bne.n	800d694 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x3e4>
 800d6e8:	e7dd      	b.n	800d6a6 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x3f6>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800d6ea:	aa24      	add	r2, sp, #144	; 0x90
 800d6ec:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d6f0:	f853 2c44 	ldr.w	r2, [r3, #-68]
 800d6f4:	e7e4      	b.n	800d6c0 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x410>
  for (int i = 0; i < dims_count; ++i) {
 800d6f6:	2a00      	cmp	r2, #0
 800d6f8:	f300 80a3 	bgt.w	800d842 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x592>
  int flat_size = 1;
 800d6fc:	2101      	movs	r1, #1
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800d6fe:	aa24      	add	r2, sp, #144	; 0x90
 800d700:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800d704:	f852 6c5c 	ldr.w	r6, [r2, #-92]
 800d708:	e7d2      	b.n	800d6b0 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x400>
 800d70a:	2a05      	cmp	r2, #5
 800d70c:	dd7d      	ble.n	800d80a <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x55a>
    if (i != skip_dim) {
 800d70e:	2b00      	cmp	r3, #0
 800d710:	f000 80e8 	beq.w	800d8e4 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x634>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800d714:	680d      	ldr	r5, [r1, #0]
 800d716:	f8dc 6000 	ldr.w	r6, [ip]
 800d71a:	42b5      	cmp	r5, r6
 800d71c:	d173      	bne.n	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
    if (i != skip_dim) {
 800d71e:	2b01      	cmp	r3, #1
 800d720:	f040 80e0 	bne.w	800d8e4 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x634>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800d724:	688d      	ldr	r5, [r1, #8]
 800d726:	f8dc 6008 	ldr.w	r6, [ip, #8]
 800d72a:	42b5      	cmp	r5, r6
 800d72c:	d16b      	bne.n	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
    if (i != skip_dim) {
 800d72e:	2b03      	cmp	r3, #3
 800d730:	f040 80e0 	bne.w	800d8f4 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x644>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800d734:	690d      	ldr	r5, [r1, #16]
 800d736:	f8dc 6010 	ldr.w	r6, [ip, #16]
 800d73a:	42b5      	cmp	r5, r6
 800d73c:	d163      	bne.n	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
    if (i != skip_dim) {
 800d73e:	2b05      	cmp	r3, #5
 800d740:	d0a5      	beq.n	800d68e <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x3de>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800d742:	694d      	ldr	r5, [r1, #20]
 800d744:	f8dc 6014 	ldr.w	r6, [ip, #20]
 800d748:	42b5      	cmp	r5, r6
 800d74a:	d15c      	bne.n	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
 800d74c:	2706      	movs	r7, #6
    if (i != skip_dim) {
 800d74e:	42bb      	cmp	r3, r7
 800d750:	d007      	beq.n	800d762 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x4b2>
    TFLITE_DCHECK_LT(i, size_);
 800d752:	42b8      	cmp	r0, r7
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800d754:	f851 5027 	ldr.w	r5, [r1, r7, lsl #2]
    TFLITE_DCHECK_LT(i, size_);
 800d758:	dd55      	ble.n	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800d75a:	f85c 6027 	ldr.w	r6, [ip, r7, lsl #2]
 800d75e:	42ae      	cmp	r6, r5
 800d760:	d151      	bne.n	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
  for (int i = 0; i < dims_count; ++i) {
 800d762:	3701      	adds	r7, #1
 800d764:	42ba      	cmp	r2, r7
 800d766:	d1f2      	bne.n	800d74e <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x49e>
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
 800d768:	2b00      	cmp	r3, #0
 800d76a:	da90      	bge.n	800d68e <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x3de>
 800d76c:	e04b      	b.n	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
    if (i != skip_dim) {
 800d76e:	2b00      	cmp	r3, #0
 800d770:	f000 8098 	beq.w	800d8a4 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x5f4>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800d774:	6814      	ldr	r4, [r2, #0]
 800d776:	6808      	ldr	r0, [r1, #0]
 800d778:	4284      	cmp	r4, r0
 800d77a:	d144      	bne.n	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
    if (i != skip_dim) {
 800d77c:	2b01      	cmp	r3, #1
 800d77e:	f040 8091 	bne.w	800d8a4 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x5f4>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800d782:	6894      	ldr	r4, [r2, #8]
 800d784:	6888      	ldr	r0, [r1, #8]
 800d786:	4284      	cmp	r4, r0
 800d788:	d13d      	bne.n	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
    if (i != skip_dim) {
 800d78a:	2b03      	cmp	r3, #3
 800d78c:	f040 8091 	bne.w	800d8b2 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x602>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800d790:	6914      	ldr	r4, [r2, #16]
 800d792:	6908      	ldr	r0, [r1, #16]
 800d794:	4284      	cmp	r4, r0
 800d796:	d136      	bne.n	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
    if (i != skip_dim) {
 800d798:	2b05      	cmp	r3, #5
 800d79a:	f43f ae4f 	beq.w	800d43c <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x18c>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800d79e:	6954      	ldr	r4, [r2, #20]
 800d7a0:	6948      	ldr	r0, [r1, #20]
 800d7a2:	4284      	cmp	r4, r0
 800d7a4:	d12f      	bne.n	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
 800d7a6:	2406      	movs	r4, #6
    if (i != skip_dim) {
 800d7a8:	42a3      	cmp	r3, r4
 800d7aa:	d008      	beq.n	800d7be <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x50e>
    TFLITE_DCHECK_LT(i, size_);
 800d7ac:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800d7ae:	f852 0024 	ldr.w	r0, [r2, r4, lsl #2]
    TFLITE_DCHECK_LT(i, size_);
 800d7b2:	42a5      	cmp	r5, r4
 800d7b4:	dd27      	ble.n	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800d7b6:	f851 5024 	ldr.w	r5, [r1, r4, lsl #2]
 800d7ba:	4285      	cmp	r5, r0
 800d7bc:	d123      	bne.n	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
  for (int i = 0; i < dims_count; ++i) {
 800d7be:	9806      	ldr	r0, [sp, #24]
 800d7c0:	3401      	adds	r4, #1
 800d7c2:	42a0      	cmp	r0, r4
 800d7c4:	d1f0      	bne.n	800d7a8 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x4f8>
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
 800d7c6:	2b00      	cmp	r3, #0
 800d7c8:	f6bf ae38 	bge.w	800d43c <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x18c>
 800d7cc:	e01b      	b.n	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
    if (i != skip_dim) {
 800d7ce:	2b00      	cmp	r3, #0
 800d7d0:	d055      	beq.n	800d87e <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x5ce>
    TFLITE_DCHECK_LT(i, size_);
 800d7d2:	2c00      	cmp	r4, #0
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800d7d4:	6810      	ldr	r0, [r2, #0]
    TFLITE_DCHECK_LT(i, size_);
 800d7d6:	dd16      	ble.n	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800d7d8:	4281      	cmp	r1, r0
 800d7da:	d114      	bne.n	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
    if (i != skip_dim) {
 800d7dc:	2b01      	cmp	r3, #1
 800d7de:	d14e      	bne.n	800d87e <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x5ce>
    TFLITE_DCHECK_LT(i, size_);
 800d7e0:	990b      	ldr	r1, [sp, #44]	; 0x2c
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800d7e2:	6890      	ldr	r0, [r2, #8]
    TFLITE_DCHECK_LT(i, size_);
 800d7e4:	2902      	cmp	r1, #2
 800d7e6:	dd0e      	ble.n	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800d7e8:	991b      	ldr	r1, [sp, #108]	; 0x6c
 800d7ea:	4288      	cmp	r0, r1
 800d7ec:	d10b      	bne.n	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
    if (i != skip_dim) {
 800d7ee:	2b03      	cmp	r3, #3
 800d7f0:	d14e      	bne.n	800d890 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x5e0>
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800d7f2:	6911      	ldr	r1, [r2, #16]
    TFLITE_DCHECK_LT(i, size_);
 800d7f4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d7f6:	2a05      	cmp	r2, #5
 800d7f8:	d105      	bne.n	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800d7fa:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800d7fc:	4291      	cmp	r1, r2
 800d7fe:	d102      	bne.n	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
    if (i != skip_dim) {
 800d800:	2b05      	cmp	r3, #5
 800d802:	f43f af26 	beq.w	800d652 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x3a2>
  TFLITE_DCHECK(context != nullptr);
 800d806:	f003 fc45 	bl	8011094 <abort>
 800d80a:	b1d3      	cbz	r3, 800d842 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x592>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800d80c:	f8dc 6000 	ldr.w	r6, [ip]
 800d810:	42b1      	cmp	r1, r6
 800d812:	d1f8      	bne.n	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
    if (i != skip_dim) {
 800d814:	2b01      	cmp	r3, #1
 800d816:	d014      	beq.n	800d842 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x592>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800d818:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 800d81a:	f8dc 1004 	ldr.w	r1, [ip, #4]
 800d81e:	428e      	cmp	r6, r1
 800d820:	d1f1      	bne.n	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
    if (i != skip_dim) {
 800d822:	2b02      	cmp	r3, #2
 800d824:	d00d      	beq.n	800d842 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x592>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800d826:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
 800d828:	f8dc 1008 	ldr.w	r1, [ip, #8]
 800d82c:	428e      	cmp	r6, r1
 800d82e:	d1ea      	bne.n	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
    if (i != skip_dim) {
 800d830:	2b03      	cmp	r3, #3
 800d832:	d006      	beq.n	800d842 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x592>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800d834:	f8dc 100c 	ldr.w	r1, [ip, #12]
 800d838:	9e10      	ldr	r6, [sp, #64]	; 0x40
 800d83a:	428e      	cmp	r6, r1
 800d83c:	d1e3      	bne.n	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
  TFLITE_DCHECK(skip_dim >= 0 && skip_dim < dims_count);
 800d83e:	2b00      	cmp	r3, #0
 800d840:	dbe1      	blt.n	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
    return size_ > kMaxSmallSize ? dims_pointer_ : dims_;
 800d842:	f10d 0c34 	add.w	ip, sp, #52	; 0x34
 800d846:	e723      	b.n	800d690 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x3e0>
    if (i != skip_dim) {
 800d848:	2b00      	cmp	r3, #0
 800d84a:	d03a      	beq.n	800d8c2 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x612>
    TFLITE_DCHECK_LT(i, size_);
 800d84c:	2800      	cmp	r0, #0
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800d84e:	680e      	ldr	r6, [r1, #0]
    TFLITE_DCHECK_LT(i, size_);
 800d850:	ddd9      	ble.n	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800d852:	45b4      	cmp	ip, r6
 800d854:	d1d7      	bne.n	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
    if (i != skip_dim) {
 800d856:	2b01      	cmp	r3, #1
 800d858:	d133      	bne.n	800d8c2 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x612>
    TFLITE_DCHECK_LT(i, size_);
 800d85a:	2802      	cmp	r0, #2
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800d85c:	688f      	ldr	r7, [r1, #8]
    TFLITE_DCHECK_LT(i, size_);
 800d85e:	ddd2      	ble.n	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800d860:	9e15      	ldr	r6, [sp, #84]	; 0x54
 800d862:	42b7      	cmp	r7, r6
 800d864:	d1cf      	bne.n	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
    if (i != skip_dim) {
 800d866:	2b03      	cmp	r3, #3
 800d868:	d133      	bne.n	800d8d2 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x622>
    TFLITE_DCHECK_LT(i, size_);
 800d86a:	2805      	cmp	r0, #5
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800d86c:	690e      	ldr	r6, [r1, #16]
    TFLITE_DCHECK_LT(i, size_);
 800d86e:	d1ca      	bne.n	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800d870:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800d872:	428e      	cmp	r6, r1
 800d874:	d1c7      	bne.n	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
    if (i != skip_dim) {
 800d876:	2b05      	cmp	r3, #5
 800d878:	f43f af06 	beq.w	800d688 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x3d8>
 800d87c:	e7c3      	b.n	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
    TFLITE_DCHECK_LT(i, size_);
 800d87e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800d880:	6850      	ldr	r0, [r2, #4]
    TFLITE_DCHECK_LT(i, size_);
 800d882:	2901      	cmp	r1, #1
 800d884:	ddbf      	ble.n	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800d886:	991a      	ldr	r1, [sp, #104]	; 0x68
 800d888:	4288      	cmp	r0, r1
 800d88a:	d1bc      	bne.n	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
    if (i != skip_dim) {
 800d88c:	2b02      	cmp	r3, #2
 800d88e:	d1a7      	bne.n	800d7e0 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x530>
    TFLITE_DCHECK_LT(i, size_);
 800d890:	980b      	ldr	r0, [sp, #44]	; 0x2c
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800d892:	68d1      	ldr	r1, [r2, #12]
    TFLITE_DCHECK_LT(i, size_);
 800d894:	2803      	cmp	r0, #3
 800d896:	ddb6      	ble.n	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800d898:	981c      	ldr	r0, [sp, #112]	; 0x70
 800d89a:	4288      	cmp	r0, r1
 800d89c:	d1b3      	bne.n	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
    if (i != skip_dim) {
 800d89e:	2b04      	cmp	r3, #4
 800d8a0:	d0b1      	beq.n	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
 800d8a2:	e7a6      	b.n	800d7f2 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x542>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800d8a4:	6854      	ldr	r4, [r2, #4]
 800d8a6:	6848      	ldr	r0, [r1, #4]
 800d8a8:	4284      	cmp	r4, r0
 800d8aa:	d1ac      	bne.n	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
    if (i != skip_dim) {
 800d8ac:	2b02      	cmp	r3, #2
 800d8ae:	f47f af68 	bne.w	800d782 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x4d2>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800d8b2:	68d4      	ldr	r4, [r2, #12]
 800d8b4:	68c8      	ldr	r0, [r1, #12]
 800d8b6:	4284      	cmp	r4, r0
 800d8b8:	d1a5      	bne.n	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
    if (i != skip_dim) {
 800d8ba:	2b04      	cmp	r3, #4
 800d8bc:	f43f af6f 	beq.w	800d79e <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x4ee>
 800d8c0:	e766      	b.n	800d790 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x4e0>
    TFLITE_DCHECK_LT(i, size_);
 800d8c2:	2801      	cmp	r0, #1
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800d8c4:	684f      	ldr	r7, [r1, #4]
    TFLITE_DCHECK_LT(i, size_);
 800d8c6:	dd9e      	ble.n	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800d8c8:	9e14      	ldr	r6, [sp, #80]	; 0x50
 800d8ca:	42b7      	cmp	r7, r6
 800d8cc:	d19b      	bne.n	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
    if (i != skip_dim) {
 800d8ce:	2b02      	cmp	r3, #2
 800d8d0:	d1c3      	bne.n	800d85a <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x5aa>
    TFLITE_DCHECK_LT(i, size_);
 800d8d2:	2803      	cmp	r0, #3
    return size_ > kMaxSmallSize ? dims_pointer_[i] : dims_[i];
 800d8d4:	68cf      	ldr	r7, [r1, #12]
    TFLITE_DCHECK_LT(i, size_);
 800d8d6:	dd96      	ble.n	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800d8d8:	9e16      	ldr	r6, [sp, #88]	; 0x58
 800d8da:	42b7      	cmp	r7, r6
 800d8dc:	d193      	bne.n	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
    if (i != skip_dim) {
 800d8de:	2b04      	cmp	r3, #4
 800d8e0:	d091      	beq.n	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
 800d8e2:	e7c2      	b.n	800d86a <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x5ba>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800d8e4:	684d      	ldr	r5, [r1, #4]
 800d8e6:	f8dc 6004 	ldr.w	r6, [ip, #4]
 800d8ea:	42b5      	cmp	r5, r6
 800d8ec:	d18b      	bne.n	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
    if (i != skip_dim) {
 800d8ee:	2b02      	cmp	r3, #2
 800d8f0:	f47f af18 	bne.w	800d724 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x474>
      TFLITE_DCHECK_EQ(shape.Dims(i), check_shape_0.Dims(i));
 800d8f4:	68cd      	ldr	r5, [r1, #12]
 800d8f6:	f8dc 600c 	ldr.w	r6, [ip, #12]
 800d8fa:	42b5      	cmp	r5, r6
 800d8fc:	d183      	bne.n	800d806 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x556>
    if (i != skip_dim) {
 800d8fe:	2b04      	cmp	r3, #4
 800d900:	f43f af1f 	beq.w	800d742 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x492>
 800d904:	e716      	b.n	800d734 <_ZN6tflite12_GLOBAL__N_111SoftmaxEvalEP13TfLiteContextP10TfLiteNode+0x484>
 800d906:	bf00      	nop

0800d908 <_ZN6tflite19GreedyMemoryPlannerD1Ev>:
  buffer_offsets_ = reinterpret_cast<int*>(next_free);
}

GreedyMemoryPlanner::~GreedyMemoryPlanner() {
  // We don't own the scratch buffer, so don't deallocate anything.
}
 800d908:	4770      	bx	lr
 800d90a:	bf00      	nop

0800d90c <_ZN6tflite19GreedyMemoryPlanner14GetBufferCountEv>:
    line[kLineWidth] = 0;
    TF_LITE_REPORT_ERROR(error_reporter, "%s", (const char*)line);
  }
}

int GreedyMemoryPlanner::GetBufferCount() { return buffer_count_; }
 800d90c:	6880      	ldr	r0, [r0, #8]
 800d90e:	4770      	bx	lr

0800d910 <_ZN6tflite19GreedyMemoryPlannerD0Ev>:
GreedyMemoryPlanner::~GreedyMemoryPlanner() {
 800d910:	b510      	push	{r4, lr}
}
 800d912:	212c      	movs	r1, #44	; 0x2c
GreedyMemoryPlanner::~GreedyMemoryPlanner() {
 800d914:	4604      	mov	r4, r0
}
 800d916:	f003 f8e1 	bl	8010adc <_ZdlPvj>
 800d91a:	4620      	mov	r0, r4
 800d91c:	bd10      	pop	{r4, pc}
 800d91e:	bf00      	nop

0800d920 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiii>:
    int last_time_used) {
 800d920:	b538      	push	{r3, r4, r5, lr}
  if (buffer_count_ >= max_buffer_count_) {
 800d922:	6884      	ldr	r4, [r0, #8]
 800d924:	6845      	ldr	r5, [r0, #4]
 800d926:	42ac      	cmp	r4, r5
    int last_time_used) {
 800d928:	4684      	mov	ip, r0
  if (buffer_count_ >= max_buffer_count_) {
 800d92a:	da13      	bge.n	800d954 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiii+0x34>
  BufferRequirements* current = &requirements_[buffer_count_];
 800d92c:	f8dc 100c 	ldr.w	r1, [ip, #12]
 800d930:	0120      	lsls	r0, r4, #4
  current->size = size;
 800d932:	500a      	str	r2, [r1, r0]
  BufferRequirements* current = &requirements_[buffer_count_];
 800d934:	eb01 1204 	add.w	r2, r1, r4, lsl #4
  current->offline_offset = kOnlinePlannedBuffer;
 800d938:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
  current->first_time_used = first_time_used;
 800d93c:	6093      	str	r3, [r2, #8]
  current->last_time_used = last_time_used;
 800d93e:	9b04      	ldr	r3, [sp, #16]
 800d940:	60d3      	str	r3, [r2, #12]
  ++buffer_count_;
 800d942:	3401      	adds	r4, #1
  need_to_calculate_offsets_ = true;
 800d944:	2301      	movs	r3, #1
  current->offline_offset = kOnlinePlannedBuffer;
 800d946:	6051      	str	r1, [r2, #4]
  return kTfLiteOk;
 800d948:	2000      	movs	r0, #0
  ++buffer_count_;
 800d94a:	f8cc 4008 	str.w	r4, [ip, #8]
  need_to_calculate_offsets_ = true;
 800d94e:	f88c 3028 	strb.w	r3, [ip, #40]	; 0x28
}
 800d952:	bd38      	pop	{r3, r4, r5, pc}
 800d954:	4608      	mov	r0, r1
    TF_LITE_REPORT_ERROR(error_reporter, "Too many buffers (max is %d)",
 800d956:	462a      	mov	r2, r5
 800d958:	4902      	ldr	r1, [pc, #8]	; (800d964 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiii+0x44>)
 800d95a:	f7f5 ff23 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
 800d95e:	2001      	movs	r0, #1
}
 800d960:	bd38      	pop	{r3, r4, r5, pc}
 800d962:	bf00      	nop
 800d964:	08017684 	.word	0x08017684

0800d968 <_ZN6tflite19GreedyMemoryPlannerC1EPhi>:
GreedyMemoryPlanner::GreedyMemoryPlanner(unsigned char* scratch_buffer,
 800d968:	b410      	push	{r4}
    : buffer_count_(0), need_to_calculate_offsets_(true) {
 800d96a:	4c0f      	ldr	r4, [pc, #60]	; (800d9a8 <_ZN6tflite19GreedyMemoryPlannerC1EPhi+0x40>)
 800d96c:	6004      	str	r4, [r0, #0]
 800d96e:	2400      	movs	r4, #0
 800d970:	6084      	str	r4, [r0, #8]
 800d972:	2401      	movs	r4, #1
 800d974:	f880 4028 	strb.w	r4, [r0, #40]	; 0x28
  max_buffer_count_ = scratch_buffer_size / per_buffer_size();
 800d978:	f104 34cc 	add.w	r4, r4, #3435973836	; 0xcccccccc
 800d97c:	fba4 4202 	umull	r4, r2, r4, r2
 800d980:	0952      	lsrs	r2, r2, #5
  requirements_ = reinterpret_cast<BufferRequirements*>(next_free);
 800d982:	60c1      	str	r1, [r0, #12]
  next_free += sizeof(BufferRequirements) * max_buffer_count_;
 800d984:	eb01 1102 	add.w	r1, r1, r2, lsl #4
  next_free += sizeof(int) * max_buffer_count_;
 800d988:	eb01 0482 	add.w	r4, r1, r2, lsl #2
  buffer_ids_sorted_ = reinterpret_cast<int*>(next_free);
 800d98c:	e9c0 1404 	strd	r1, r4, [r0, #16]
  max_buffer_count_ = scratch_buffer_size / per_buffer_size();
 800d990:	6042      	str	r2, [r0, #4]
  next_free += sizeof(int) * max_buffer_count_;
 800d992:	eb04 0482 	add.w	r4, r4, r2, lsl #2
  next_free += sizeof(ListEntry) * max_buffer_count_;
 800d996:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800d99a:	eb04 0282 	add.w	r2, r4, r2, lsl #2
  buffers_sorted_by_offset_ = reinterpret_cast<ListEntry*>(next_free);
 800d99e:	6184      	str	r4, [r0, #24]
  buffer_offsets_ = reinterpret_cast<int*>(next_free);
 800d9a0:	6242      	str	r2, [r0, #36]	; 0x24
}
 800d9a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d9a6:	4770      	bx	lr
 800d9a8:	080176d8 	.word	0x080176d8

0800d9ac <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiiii>:
    int last_time_used, int offline_offset) {
 800d9ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if (AddBuffer(error_reporter, size, first_time_used, last_time_used) !=
 800d9b0:	6804      	ldr	r4, [r0, #0]
 800d9b2:	f8df 9064 	ldr.w	r9, [pc, #100]	; 800da18 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiiii+0x6c>
 800d9b6:	68a7      	ldr	r7, [r4, #8]
  BufferRequirements* current = &requirements_[buffer_count_];
 800d9b8:	e9d0 4802 	ldrd	r4, r8, [r0, #8]
 800d9bc:	454f      	cmp	r7, r9
    int last_time_used, int offline_offset) {
 800d9be:	b083      	sub	sp, #12
  BufferRequirements* current = &requirements_[buffer_count_];
 800d9c0:	eb08 1604 	add.w	r6, r8, r4, lsl #4
  if (AddBuffer(error_reporter, size, first_time_used, last_time_used) !=
 800d9c4:	d116      	bne.n	800d9f4 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiiii+0x48>
 800d9c6:	4692      	mov	sl, r2
  if (buffer_count_ >= max_buffer_count_) {
 800d9c8:	6842      	ldr	r2, [r0, #4]
 800d9ca:	4294      	cmp	r4, r2
 800d9cc:	da19      	bge.n	800da02 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiiii+0x56>
 800d9ce:	ea4f 1b04 	mov.w	fp, r4, lsl #4
  current->size = size;
 800d9d2:	461d      	mov	r5, r3
  current->last_time_used = last_time_used;
 800d9d4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  current->size = size;
 800d9d6:	f848 a00b 	str.w	sl, [r8, fp]
  ++buffer_count_;
 800d9da:	3401      	adds	r4, #1
  need_to_calculate_offsets_ = true;
 800d9dc:	2301      	movs	r3, #1
  current->first_time_used = first_time_used;
 800d9de:	60b5      	str	r5, [r6, #8]
  current->last_time_used = last_time_used;
 800d9e0:	60f2      	str	r2, [r6, #12]
  ++buffer_count_;
 800d9e2:	6084      	str	r4, [r0, #8]
  need_to_calculate_offsets_ = true;
 800d9e4:	f880 3028 	strb.w	r3, [r0, #40]	; 0x28
  current->offline_offset = offline_offset;
 800d9e8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d9ea:	6073      	str	r3, [r6, #4]
  return kTfLiteOk;
 800d9ec:	2000      	movs	r0, #0
}
 800d9ee:	b003      	add	sp, #12
 800d9f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  if (AddBuffer(error_reporter, size, first_time_used, last_time_used) !=
 800d9f4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800d9f6:	9400      	str	r4, [sp, #0]
 800d9f8:	47b8      	blx	r7
 800d9fa:	2800      	cmp	r0, #0
 800d9fc:	d0f4      	beq.n	800d9e8 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiiii+0x3c>
    return kTfLiteError;
 800d9fe:	2001      	movs	r0, #1
 800da00:	e7f5      	b.n	800d9ee <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiiii+0x42>
 800da02:	468e      	mov	lr, r1
    TF_LITE_REPORT_ERROR(error_reporter, "Too many buffers (max is %d)",
 800da04:	4670      	mov	r0, lr
 800da06:	4903      	ldr	r1, [pc, #12]	; (800da14 <_ZN6tflite19GreedyMemoryPlanner9AddBufferEPNS_13ErrorReporterEiiii+0x68>)
 800da08:	f7f5 fecc 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
    return kTfLiteError;
 800da0c:	2001      	movs	r0, #1
}
 800da0e:	b003      	add	sp, #12
 800da10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da14:	08017684 	.word	0x08017684
 800da18:	0800d921 	.word	0x0800d921

0800da1c <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv>:
  if (!need_to_calculate_offsets_ || (buffer_count_ == 0)) {
 800da1c:	f890 3028 	ldrb.w	r3, [r0, #40]	; 0x28
 800da20:	2b00      	cmp	r3, #0
 800da22:	f000 80b8 	beq.w	800db96 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x17a>
 800da26:	f8d0 c008 	ldr.w	ip, [r0, #8]
 800da2a:	f1bc 0f00 	cmp.w	ip, #0
 800da2e:	f000 80b2 	beq.w	800db96 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x17a>
void GreedyMemoryPlanner::CalculateOffsetsIfNeeded() {
 800da32:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  need_to_calculate_offsets_ = false;
 800da36:	f04f 0200 	mov.w	r2, #0
    if (requirements_[i].offline_offset == kOnlinePlannedBuffer) {
 800da3a:	68c5      	ldr	r5, [r0, #12]
  need_to_calculate_offsets_ = false;
 800da3c:	f880 2028 	strb.w	r2, [r0, #40]	; 0x28
void GreedyMemoryPlanner::CalculateOffsetsIfNeeded() {
 800da40:	b083      	sub	sp, #12
  for (int i = 0; i < buffer_count_; ++i) {
 800da42:	f340 8111 	ble.w	800dc68 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x24c>
    buffer_offsets_[buffer_id] = 0;
 800da46:	6a41      	ldr	r1, [r0, #36]	; 0x24
 800da48:	9101      	str	r1, [sp, #4]
                     &buffer_ids_sorted_[idx_from_head],
 800da4a:	e9d0 eb04 	ldrd	lr, fp, [r0, #16]
 800da4e:	4689      	mov	r9, r1
 800da50:	462c      	mov	r4, r5
 800da52:	1d2f      	adds	r7, r5, #4
  int idx_from_head = 0;
 800da54:	4611      	mov	r1, r2
 800da56:	4698      	mov	r8, r3
    if (requirements_[i].offline_offset == kOnlinePlannedBuffer) {
 800da58:	6866      	ldr	r6, [r4, #4]
 800da5a:	1c73      	adds	r3, r6, #1
 800da5c:	f000 809c 	beq.w	800db98 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x17c>
      buffer_sizes_sorted_[idx_from_head] = requirements_[i].size;
 800da60:	f857 6c04 	ldr.w	r6, [r7, #-4]
 800da64:	f84e 6021 	str.w	r6, [lr, r1, lsl #2]
      buffer_ids_sorted_[idx_from_head] = i;
 800da68:	f84b 2021 	str.w	r2, [fp, r1, lsl #2]
      buffer_offsets_[i] = requirements_[i].offline_offset;
 800da6c:	6866      	ldr	r6, [r4, #4]
 800da6e:	f849 6b04 	str.w	r6, [r9], #4
  for (int i = 0; i < buffer_count_; ++i) {
 800da72:	6886      	ldr	r6, [r0, #8]
 800da74:	3201      	adds	r2, #1
 800da76:	4296      	cmp	r6, r2
      idx_from_head++;
 800da78:	f101 0101 	add.w	r1, r1, #1
  for (int i = 0; i < buffer_count_; ++i) {
 800da7c:	f104 0410 	add.w	r4, r4, #16
 800da80:	f107 0710 	add.w	r7, r7, #16
 800da84:	dce8      	bgt.n	800da58 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x3c>
  ReverseSortInPlace(&buffer_sizes_sorted_[idx_from_head],
 800da86:	eb0e 0e81 	add.w	lr, lr, r1, lsl #2
 800da8a:	eba6 0c01 	sub.w	ip, r6, r1
 800da8e:	4643      	mov	r3, r8
 800da90:	eb0b 0181 	add.w	r1, fp, r1, lsl #2
void ReverseSortInPlace(int* values, int* ids, int size) {
 800da94:	f1ae 0904 	sub.w	r9, lr, #4
 800da98:	eb09 098c 	add.w	r9, r9, ip, lsl #2
    for (int i = 1; i < size; ++i) {
 800da9c:	f1bc 0f01 	cmp.w	ip, #1
 800daa0:	dd16      	ble.n	800dad0 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xb4>
 800daa2:	460c      	mov	r4, r1
 800daa4:	4672      	mov	r2, lr
    any_swapped = false;
 800daa6:	f04f 0800 	mov.w	r8, #0
      if (values[i - 1] < values[i]) {
 800daaa:	6816      	ldr	r6, [r2, #0]
 800daac:	f852 7f04 	ldr.w	r7, [r2, #4]!
 800dab0:	42be      	cmp	r6, r7
 800dab2:	da06      	bge.n	800dac2 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xa6>
        values[i] = value_temp;
 800dab4:	e942 7601 	strd	r7, r6, [r2, #-4]
        ids[i - 1] = ids[i];
 800dab8:	e9d4 6700 	ldrd	r6, r7, [r4]
 800dabc:	e9c4 7600 	strd	r7, r6, [r4]
        any_swapped = true;
 800dac0:	4698      	mov	r8, r3
    for (int i = 1; i < size; ++i) {
 800dac2:	4591      	cmp	r9, r2
 800dac4:	f104 0404 	add.w	r4, r4, #4
 800dac8:	d1ef      	bne.n	800daaa <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x8e>
  do {
 800daca:	f1b8 0f00 	cmp.w	r8, #0
 800dace:	d1e5      	bne.n	800da9c <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x80>
  ListEntry* first_entry = &buffers_sorted_by_offset_[first_entry_index_];
 800dad0:	6984      	ldr	r4, [r0, #24]
  next_free_entry_ = 1;
 800dad2:	2201      	movs	r2, #1
 800dad4:	61c2      	str	r2, [r0, #28]
  first_entry_index_ = 0;
 800dad6:	2300      	movs	r3, #0
  first_entry->next_entry_index = -1;  // to mark the entry as end of list
 800dad8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
  first_entry_index_ = 0;
 800dadc:	6203      	str	r3, [r0, #32]
  first_entry->next_entry_index = -1;  // to mark the entry as end of list
 800dade:	60a2      	str	r2, [r4, #8]
  int buffer_id = buffer_ids_sorted_[0];
 800dae0:	f8db 2000 	ldr.w	r2, [fp]
  first_entry->requirements_index = buffer_id;
 800dae4:	6062      	str	r2, [r4, #4]
  if (requirements_[buffer_id].offline_offset == kOnlinePlannedBuffer) {
 800dae6:	eb05 1102 	add.w	r1, r5, r2, lsl #4
 800daea:	6849      	ldr	r1, [r1, #4]
 800daec:	3101      	adds	r1, #1
 800daee:	f000 80b7 	beq.w	800dc60 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x244>
  first_entry->offset = buffer_offsets_[buffer_id];
 800daf2:	9b01      	ldr	r3, [sp, #4]
 800daf4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800daf8:	6023      	str	r3, [r4, #0]
  for (int i = 1; i < buffer_count_; ++i) {
 800dafa:	6883      	ldr	r3, [r0, #8]
 800dafc:	2b01      	cmp	r3, #1
 800dafe:	dd47      	ble.n	800db90 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x174>
 800db00:	46a0      	mov	r8, r4
 800db02:	f04f 0901 	mov.w	r9, #1
 800db06:	f8cd b000 	str.w	fp, [sp]
 800db0a:	e008      	b.n	800db1e <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x102>
      first_entry->next_entry_index = first_entry_index_;
 800db0c:	6a03      	ldr	r3, [r0, #32]
 800db0e:	6093      	str	r3, [r2, #8]
      first_entry_index_ = new_entry_index;
 800db10:	4690      	mov	r8, r2
 800db12:	6206      	str	r6, [r0, #32]
  for (int i = 1; i < buffer_count_; ++i) {
 800db14:	6883      	ldr	r3, [r0, #8]
 800db16:	f109 0901 	add.w	r9, r9, #1
 800db1a:	454b      	cmp	r3, r9
 800db1c:	dd38      	ble.n	800db90 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x174>
    buffer_id = buffer_ids_sorted_[i];
 800db1e:	9b00      	ldr	r3, [sp, #0]
 800db20:	f853 7f04 	ldr.w	r7, [r3, #4]!
 800db24:	9300      	str	r3, [sp, #0]
    BufferRequirements* wanted_requirements = &requirements_[buffer_id];
 800db26:	eb05 1307 	add.w	r3, r5, r7, lsl #4
 800db2a:	013a      	lsls	r2, r7, #4
    if (wanted_requirements->offline_offset == kOnlinePlannedBuffer) {
 800db2c:	6859      	ldr	r1, [r3, #4]
    const int wanted_first_time_used = wanted_requirements->first_time_used;
 800db2e:	f8d3 e008 	ldr.w	lr, [r3, #8]
    const int wanted_size = wanted_requirements->size;
 800db32:	f855 a002 	ldr.w	sl, [r5, r2]
    const int wanted_last_time_used = wanted_requirements->last_time_used;
 800db36:	f8d3 c00c 	ldr.w	ip, [r3, #12]
    if (wanted_requirements->offline_offset == kOnlinePlannedBuffer) {
 800db3a:	1c4e      	adds	r6, r1, #1
 800db3c:	d040      	beq.n	800dbc0 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x1a4>
    buffer_offsets_[buffer_id] = candidate_offset;
 800db3e:	9b01      	ldr	r3, [sp, #4]
 800db40:	f843 1027 	str.w	r1, [r3, r7, lsl #2]
    ListEntry* new_entry = &buffers_sorted_by_offset_[next_free_entry_];
 800db44:	69c6      	ldr	r6, [r0, #28]
 800db46:	eb06 0246 	add.w	r2, r6, r6, lsl #1
    ++next_free_entry_;
 800db4a:	1c73      	adds	r3, r6, #1
    new_entry->offset = candidate_offset;
 800db4c:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
    ListEntry* new_entry = &buffers_sorted_by_offset_[next_free_entry_];
 800db50:	eb04 0282 	add.w	r2, r4, r2, lsl #2
    new_entry->requirements_index = buffer_id;
 800db54:	6057      	str	r7, [r2, #4]
    ++next_free_entry_;
 800db56:	61c3      	str	r3, [r0, #28]
    if (first_entry->offset > candidate_offset) {
 800db58:	f8d8 3000 	ldr.w	r3, [r8]
 800db5c:	428b      	cmp	r3, r1
 800db5e:	dcd5      	bgt.n	800db0c <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xf0>
 800db60:	46c4      	mov	ip, r8
 800db62:	e004      	b.n	800db6e <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x152>
        if (next_entry->offset > candidate_offset) {
 800db64:	f854 7027 	ldr.w	r7, [r4, r7, lsl #2]
 800db68:	428f      	cmp	r7, r1
 800db6a:	dc75      	bgt.n	800dc58 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x23c>
 800db6c:	46f4      	mov	ip, lr
        const int next_entry_index = current_entry->next_entry_index;
 800db6e:	f8dc 3008 	ldr.w	r3, [ip, #8]
        ListEntry* next_entry = &buffers_sorted_by_offset_[next_entry_index];
 800db72:	eb03 0743 	add.w	r7, r3, r3, lsl #1
        if (next_entry_index == -1) {
 800db76:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
        ListEntry* next_entry = &buffers_sorted_by_offset_[next_entry_index];
 800db7a:	eb04 0e87 	add.w	lr, r4, r7, lsl #2
        if (next_entry_index == -1) {
 800db7e:	d1f1      	bne.n	800db64 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x148>
          current_entry->next_entry_index = new_entry_index;
 800db80:	f8cc 6008 	str.w	r6, [ip, #8]
          new_entry->next_entry_index = -1;
 800db84:	6093      	str	r3, [r2, #8]
  for (int i = 1; i < buffer_count_; ++i) {
 800db86:	6883      	ldr	r3, [r0, #8]
 800db88:	f109 0901 	add.w	r9, r9, #1
 800db8c:	454b      	cmp	r3, r9
 800db8e:	dcc6      	bgt.n	800db1e <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x102>
}
 800db90:	b003      	add	sp, #12
 800db92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db96:	4770      	bx	lr
      idx_from_tail--;
 800db98:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
      buffer_sizes_sorted_[idx_from_tail] = requirements_[i].size;
 800db9c:	f857 3c04 	ldr.w	r3, [r7, #-4]
 800dba0:	f84e 302c 	str.w	r3, [lr, ip, lsl #2]
      buffer_ids_sorted_[idx_from_tail] = i;
 800dba4:	f84b 202c 	str.w	r2, [fp, ip, lsl #2]
      buffer_offsets_[i] = -1;
 800dba8:	f849 6b04 	str.w	r6, [r9], #4
  for (int i = 0; i < buffer_count_; ++i) {
 800dbac:	6886      	ldr	r6, [r0, #8]
 800dbae:	3201      	adds	r2, #1
 800dbb0:	4296      	cmp	r6, r2
 800dbb2:	f104 0410 	add.w	r4, r4, #16
 800dbb6:	f107 0710 	add.w	r7, r7, #16
 800dbba:	f73f af4d 	bgt.w	800da58 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x3c>
 800dbbe:	e762      	b.n	800da86 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x6a>
      ListEntry* prior_entry = nullptr;
 800dbc0:	2600      	movs	r6, #0
    int candidate_offset = 0;
 800dbc2:	4631      	mov	r1, r6
  if (start == nullptr) {
 800dbc4:	b30e      	cbz	r6, 800dc0a <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x1ee>
    if (start->next_entry_index == -1) {
 800dbc6:	68b3      	ldr	r3, [r6, #8]
 800dbc8:	1c5a      	adds	r2, r3, #1
 800dbca:	d03c      	beq.n	800dc46 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x22a>
    candidate_next_entry = &buffers_sorted_by_offset_[start->next_entry_index];
 800dbcc:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800dbd0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800dbd4:	468b      	mov	fp, r1
      &requirements_[entry->requirements_index];
 800dbd6:	685a      	ldr	r2, [r3, #4]
  const BufferRequirements* entry_requirements =
 800dbd8:	eb05 1202 	add.w	r2, r5, r2, lsl #4
  if (entry_requirements->first_time_used > last_time_used) {
 800dbdc:	6891      	ldr	r1, [r2, #8]
 800dbde:	458c      	cmp	ip, r1
 800dbe0:	db1f      	blt.n	800dc22 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x206>
  if (first_time_used > entry_requirements->last_time_used) {
 800dbe2:	68d2      	ldr	r2, [r2, #12]
 800dbe4:	4596      	cmp	lr, r2
 800dbe6:	dc1c      	bgt.n	800dc22 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x206>
        if (prior_entry) {
 800dbe8:	4659      	mov	r1, fp
 800dbea:	b316      	cbz	r6, 800dc32 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x216>
          const int prior_entry_offset =
 800dbec:	e9d6 6200 	ldrd	r6, r2, [r6]
              prior_entry->offset + candidate_requirements->size;
 800dbf0:	0112      	lsls	r2, r2, #4
          const int prior_entry_offset =
 800dbf2:	58aa      	ldr	r2, [r5, r2]
 800dbf4:	4432      	add	r2, r6
 800dbf6:	4291      	cmp	r1, r2
 800dbf8:	bfb8      	it	lt
 800dbfa:	4611      	movlt	r1, r2
        const int gap = next_entry->offset - candidate_offset;
 800dbfc:	681a      	ldr	r2, [r3, #0]
 800dbfe:	1a52      	subs	r2, r2, r1
        if (gap >= wanted_size) {
 800dc00:	4592      	cmp	sl, r2
 800dc02:	dd9c      	ble.n	800db3e <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x122>
    int candidate_offset = 0;
 800dc04:	461e      	mov	r6, r3
  if (start == nullptr) {
 800dc06:	2e00      	cmp	r6, #0
 800dc08:	d1dd      	bne.n	800dbc6 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x1aa>
    candidate_next_entry = &buffers_sorted_by_offset_[first_entry_index_];
 800dc0a:	6a03      	ldr	r3, [r0, #32]
 800dc0c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800dc10:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800dc14:	468b      	mov	fp, r1
      &requirements_[entry->requirements_index];
 800dc16:	685a      	ldr	r2, [r3, #4]
  const BufferRequirements* entry_requirements =
 800dc18:	eb05 1202 	add.w	r2, r5, r2, lsl #4
  if (entry_requirements->first_time_used > last_time_used) {
 800dc1c:	6891      	ldr	r1, [r2, #8]
 800dc1e:	458c      	cmp	ip, r1
 800dc20:	dadf      	bge.n	800dbe2 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x1c6>
    if (candidate_next_entry->next_entry_index == -1) {
 800dc22:	689b      	ldr	r3, [r3, #8]
 800dc24:	1c5a      	adds	r2, r3, #1
        &buffers_sorted_by_offset_[candidate_next_entry->next_entry_index];
 800dc26:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    if (candidate_next_entry->next_entry_index == -1) {
 800dc2a:	d008      	beq.n	800dc3e <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x222>
    candidate_next_entry =
 800dc2c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
    if (DoesEntryOverlapInTime(candidate_next_entry, first_time_used,
 800dc30:	e7d1      	b.n	800dbd6 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x1ba>
        const int gap = next_entry->offset - candidate_offset;
 800dc32:	681a      	ldr	r2, [r3, #0]
 800dc34:	1a52      	subs	r2, r2, r1
        if (gap >= wanted_size) {
 800dc36:	4592      	cmp	sl, r2
 800dc38:	dd81      	ble.n	800db3e <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x122>
    int candidate_offset = 0;
 800dc3a:	461e      	mov	r6, r3
 800dc3c:	e7e3      	b.n	800dc06 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x1ea>
        if (prior_entry) {
 800dc3e:	4659      	mov	r1, fp
 800dc40:	2e00      	cmp	r6, #0
 800dc42:	f43f af7c 	beq.w	800db3e <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x122>
          const int prior_entry_offset =
 800dc46:	e9d6 2300 	ldrd	r2, r3, [r6]
              prior_entry->offset + candidate_requirements->size;
 800dc4a:	011b      	lsls	r3, r3, #4
          const int prior_entry_offset =
 800dc4c:	58eb      	ldr	r3, [r5, r3]
 800dc4e:	4413      	add	r3, r2
 800dc50:	4299      	cmp	r1, r3
 800dc52:	bfb8      	it	lt
 800dc54:	4619      	movlt	r1, r3
        if (next_entry == nullptr) {
 800dc56:	e772      	b.n	800db3e <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x122>
          new_entry->next_entry_index = current_entry->next_entry_index;
 800dc58:	6093      	str	r3, [r2, #8]
          current_entry->next_entry_index = new_entry_index;
 800dc5a:	f8cc 6008 	str.w	r6, [ip, #8]
          break;
 800dc5e:	e759      	b.n	800db14 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xf8>
    buffer_offsets_[buffer_id] = 0;
 800dc60:	9901      	ldr	r1, [sp, #4]
 800dc62:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800dc66:	e747      	b.n	800daf8 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0xdc>
                     &buffer_ids_sorted_[idx_from_head],
 800dc68:	e9d0 eb04 	ldrd	lr, fp, [r0, #16]
    buffer_offsets_[buffer_id] = 0;
 800dc6c:	6a42      	ldr	r2, [r0, #36]	; 0x24
 800dc6e:	9201      	str	r2, [sp, #4]
 800dc70:	4659      	mov	r1, fp
 800dc72:	e70f      	b.n	800da94 <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv+0x78>

0800dc74 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv>:
size_t GreedyMemoryPlanner::GetMaximumMemorySize() {
 800dc74:	b570      	push	{r4, r5, r6, lr}
  CalculateOffsetsIfNeeded();
 800dc76:	f7ff fed1 	bl	800da1c <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv>
size_t GreedyMemoryPlanner::GetMaximumMemorySize() {
 800dc7a:	4605      	mov	r5, r0
  if (buffer_count_ == 0) {
 800dc7c:	6880      	ldr	r0, [r0, #8]
 800dc7e:	b1c8      	cbz	r0, 800dcb4 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x40>
  ListEntry* entry = &buffers_sorted_by_offset_[first_entry_index_];
 800dc80:	6a2b      	ldr	r3, [r5, #32]
 800dc82:	69ac      	ldr	r4, [r5, #24]
 800dc84:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  while (entry) {
 800dc88:	eb14 0383 	adds.w	r3, r4, r3, lsl #2
 800dc8c:	d013      	beq.n	800dcb6 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x42>
        &requirements_[entry->requirements_index];
 800dc8e:	68ee      	ldr	r6, [r5, #12]
  size_t max_size = 0;
 800dc90:	2000      	movs	r0, #0
 800dc92:	e002      	b.n	800dc9a <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x26>
  while (entry) {
 800dc94:	eb14 0383 	adds.w	r3, r4, r3, lsl #2
 800dc98:	d00c      	beq.n	800dcb4 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x40>
    const size_t current_size = entry->offset + requirements->size;
 800dc9a:	e9d3 5200 	ldrd	r5, r2, [r3]
 800dc9e:	0111      	lsls	r1, r2, #4
    if (entry->next_entry_index == -1) {
 800dca0:	689a      	ldr	r2, [r3, #8]
    const size_t current_size = entry->offset + requirements->size;
 800dca2:	5871      	ldr	r1, [r6, r1]
 800dca4:	4429      	add	r1, r5
 800dca6:	4288      	cmp	r0, r1
    entry = &buffers_sorted_by_offset_[entry->next_entry_index];
 800dca8:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 800dcac:	bf38      	it	cc
 800dcae:	4608      	movcc	r0, r1
    if (entry->next_entry_index == -1) {
 800dcb0:	3201      	adds	r2, #1
 800dcb2:	d1ef      	bne.n	800dc94 <_ZN6tflite19GreedyMemoryPlanner20GetMaximumMemorySizeEv+0x20>
}
 800dcb4:	bd70      	pop	{r4, r5, r6, pc}
    return 0;
 800dcb6:	4618      	mov	r0, r3
}
 800dcb8:	bd70      	pop	{r4, r5, r6, pc}
 800dcba:	bf00      	nop

0800dcbc <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEPNS_13ErrorReporterEiPi>:

TfLiteStatus GreedyMemoryPlanner::GetOffsetForBuffer(
    tflite::ErrorReporter* error_reporter, int buffer_index, int* offset) {
 800dcbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dcbe:	4614      	mov	r4, r2
 800dcc0:	461e      	mov	r6, r3
 800dcc2:	460f      	mov	r7, r1
  CalculateOffsetsIfNeeded();
 800dcc4:	f7ff feaa 	bl	800da1c <_ZN6tflite19GreedyMemoryPlanner24CalculateOffsetsIfNeededEv>
  if ((buffer_index < 0) || (buffer_index >= buffer_count_)) {
 800dcc8:	2c00      	cmp	r4, #0
 800dcca:	6883      	ldr	r3, [r0, #8]
 800dccc:	db07      	blt.n	800dcde <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEPNS_13ErrorReporterEiPi+0x22>
 800dcce:	42a3      	cmp	r3, r4
 800dcd0:	dd05      	ble.n	800dcde <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEPNS_13ErrorReporterEiPi+0x22>
    TF_LITE_REPORT_ERROR(error_reporter,
                         "buffer index %d is outside range 0 to %d",
                         buffer_index, buffer_count_);
    return kTfLiteError;
  }
  *offset = buffer_offsets_[buffer_index];
 800dcd2:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800dcd4:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800dcd8:	6033      	str	r3, [r6, #0]
  return kTfLiteOk;
 800dcda:	2000      	movs	r0, #0
}
 800dcdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    TF_LITE_REPORT_ERROR(error_reporter,
 800dcde:	4903      	ldr	r1, [pc, #12]	; (800dcec <_ZN6tflite19GreedyMemoryPlanner18GetOffsetForBufferEPNS_13ErrorReporterEiPi+0x30>)
 800dce0:	4622      	mov	r2, r4
 800dce2:	4638      	mov	r0, r7
 800dce4:	f7f5 fd5e 	bl	80037a4 <_ZN6tflite13ErrorReporter6ReportEPKcz>
 800dce8:	2001      	movs	r0, #1
}
 800dcea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dcec:	080176a4 	.word	0x080176a4

0800dcf0 <arm_convolve_1_x_n_s8>:
                                 const q7_t *filter_data,
                                 const cmsis_nn_dims* bias_dims,
                                 const int32_t *bias_data,
                                 const cmsis_nn_dims* output_dims,
                                 q7_t *output_data)
{
 800dcf0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800dcf4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    (void)bias_dims;
    arm_status status = ARM_MATH_SUCCESS;
    if (output_dims->w % 4 != 0)
 800dcf6:	68a5      	ldr	r5, [r4, #8]
 800dcf8:	07ac      	lsls	r4, r5, #30
{
 800dcfa:	e9dd ce0a 	ldrd	ip, lr, [sp, #40]	; 0x28
    if (output_dims->w % 4 != 0)
 800dcfe:	d103      	bne.n	800dd08 <arm_convolve_1_x_n_s8+0x18>
#endif

out:
    /* Return to application */
    return status;
}
 800dd00:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
    status = arm_convolve_s8(ctx,
 800dd04:	f000 b850 	b.w	800dda8 <arm_convolve_s8>
}
 800dd08:	f06f 0002 	mvn.w	r0, #2
 800dd0c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800dd10 <arm_convolve_1_x_n_s8_get_buffer_size>:

int32_t arm_convolve_1_x_n_s8_get_buffer_size(const cmsis_nn_dims* input_dims,
                                              const cmsis_nn_dims* filter_dims)
{
#if defined(ARM_MATH_DSP) && !defined(ARM_MATH_MVEI)
    return (2 * input_dims->c * filter_dims->w * filter_dims->h) * sizeof(int16_t);
 800dd10:	e9d1 3201 	ldrd	r3, r2, [r1, #4]
 800dd14:	68c0      	ldr	r0, [r0, #12]
 800dd16:	fb02 f000 	mul.w	r0, r2, r0
 800dd1a:	fb03 f000 	mul.w	r0, r3, r0
#else
    (void)input_dims;
    (void)filter_dims;
    return 0;
#endif
}
 800dd1e:	0080      	lsls	r0, r0, #2
 800dd20:	4770      	bx	lr
 800dd22:	bf00      	nop

0800dd24 <arm_convolve_1x1_s8_fast>:
                                    const cmsis_nn_dims *bias_dims,
                                    const int32_t *bias_data,
                                    const cmsis_nn_dims *output_dims,
                                    q7_t *output_data)
{
    if (input_dims->c % 4 != 0 ||
 800dd24:	68d8      	ldr	r0, [r3, #12]
 800dd26:	f010 0f03 	tst.w	r0, #3
 800dd2a:	d138      	bne.n	800dd9e <arm_convolve_1x1_s8_fast+0x7a>
 800dd2c:	468c      	mov	ip, r1
 800dd2e:	6909      	ldr	r1, [r1, #16]
 800dd30:	2900      	cmp	r1, #0
 800dd32:	d134      	bne.n	800dd9e <arm_convolve_1x1_s8_fast+0x7a>
{
 800dd34:	b510      	push	{r4, lr}
        conv_params->padding.w != 0 || conv_params->padding.h != 0 ||
 800dd36:	f8dc 4014 	ldr.w	r4, [ip, #20]
{
 800dd3a:	b08a      	sub	sp, #40	; 0x28
        conv_params->padding.w != 0 || conv_params->padding.h != 0 ||
 800dd3c:	bb64      	cbnz	r4, 800dd98 <arm_convolve_1x1_s8_fast+0x74>
 800dd3e:	f8dc 1008 	ldr.w	r1, [ip, #8]
 800dd42:	2901      	cmp	r1, #1
 800dd44:	d128      	bne.n	800dd98 <arm_convolve_1x1_s8_fast+0x74>
        conv_params->stride.w != 1 || conv_params->stride.h != 1)
 800dd46:	f8dc 100c 	ldr.w	r1, [ip, #12]
 800dd4a:	2901      	cmp	r1, #1
 800dd4c:	d124      	bne.n	800dd98 <arm_convolve_1x1_s8_fast+0x74>

    const int32_t lhs_rows = input_dims->w * input_dims->h * input_dims->n;
    const int32_t rhs_rows = output_dims->c;
    const int32_t rhs_cols = input_dims->c;

    arm_nn_mat_mult_nt_t_s8(input_data,
 800dd4e:	9911      	ldr	r1, [sp, #68]	; 0x44
 800dd50:	9004      	str	r0, [sp, #16]
 800dd52:	68c9      	ldr	r1, [r1, #12]
 800dd54:	9103      	str	r1, [sp, #12]
    const int32_t lhs_rows = input_dims->w * input_dims->h * input_dims->n;
 800dd56:	e9d3 0101 	ldrd	r0, r1, [r3, #4]
 800dd5a:	681b      	ldr	r3, [r3, #0]
 800dd5c:	fb00 f101 	mul.w	r1, r0, r1
 800dd60:	fb03 f101 	mul.w	r1, r3, r1
    arm_nn_mat_mult_nt_t_s8(input_data,
 800dd64:	e9d2 3000 	ldrd	r3, r0, [r2]
 800dd68:	e9cd 0101 	strd	r0, r1, [sp, #4]
 800dd6c:	9300      	str	r3, [sp, #0]
 800dd6e:	f8dc 0024 	ldr.w	r0, [ip, #36]	; 0x24
 800dd72:	9008      	str	r0, [sp, #32]
 800dd74:	f8dc 0020 	ldr.w	r0, [ip, #32]
 800dd78:	9007      	str	r0, [sp, #28]
 800dd7a:	f8dc 0004 	ldr.w	r0, [ip, #4]
 800dd7e:	9006      	str	r0, [sp, #24]
 800dd80:	f8dc 0000 	ldr.w	r0, [ip]
 800dd84:	9005      	str	r0, [sp, #20]
 800dd86:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800dd88:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800dd8a:	990e      	ldr	r1, [sp, #56]	; 0x38
 800dd8c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800dd8e:	f000 fd45 	bl	800e81c <arm_nn_mat_mult_nt_t_s8>
                            conv_params->activation.max);

#endif

    /* Return to application */
    return ARM_MATH_SUCCESS;
 800dd92:	4620      	mov	r0, r4
}
 800dd94:	b00a      	add	sp, #40	; 0x28
 800dd96:	bd10      	pop	{r4, pc}
        return ARM_MATH_SIZE_MISMATCH;
 800dd98:	f06f 0002 	mvn.w	r0, #2
 800dd9c:	e7fa      	b.n	800dd94 <arm_convolve_1x1_s8_fast+0x70>
 800dd9e:	f06f 0002 	mvn.w	r0, #2
}
 800dda2:	4770      	bx	lr

0800dda4 <arm_convolve_1x1_s8_fast_get_buffer_size>:

int32_t arm_convolve_1x1_s8_fast_get_buffer_size(const cmsis_nn_dims *input_dims)
{
    (void)input_dims;
    return 0;
}
 800dda4:	2000      	movs	r0, #0
 800dda6:	4770      	bx	lr

0800dda8 <arm_convolve_s8>:
                           const q7_t *filter_data,
                           const cmsis_nn_dims* bias_dims,
                           const int32_t *bias_data,
                           const cmsis_nn_dims* output_dims,
                           q7_t *output_data)
{
 800dda8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ddac:	ed2d 8b04 	vpush	{d8-d9}
 800ddb0:	b0ad      	sub	sp, #180	; 0xb4
    q15_t *buffer_a = (q15_t *)ctx->buf;
 800ddb2:	6800      	ldr	r0, [r0, #0]
{
 800ddb4:	9c3b      	ldr	r4, [sp, #236]	; 0xec
    q15_t *buffer_a = (q15_t *)ctx->buf;
 800ddb6:	9016      	str	r0, [sp, #88]	; 0x58
    const uint16_t input_batches = input_dims->n;
    const uint16_t input_x       = input_dims->w;
    const uint16_t input_y       = input_dims->h;
    const uint16_t input_ch      = input_dims->c;
    const uint16_t kernel_x      = filter_dims->w;
    const uint16_t kernel_y      = filter_dims->h;
 800ddb8:	e9d4 b501 	ldrd	fp, r5, [r4, #4]
    const uint16_t input_y       = input_dims->h;
 800ddbc:	e9d3 8901 	ldrd	r8, r9, [r3, #4]
    const uint16_t input_ch      = input_dims->c;
 800ddc0:	881c      	ldrh	r4, [r3, #0]
 800ddc2:	68d8      	ldr	r0, [r3, #12]
    const uint16_t output_x      = output_dims->w;
    const uint16_t output_y      = output_dims->h;
    const uint16_t output_ch     = output_dims->c;

    const uint16_t pad_x         = conv_params->padding.w;
 800ddc4:	690b      	ldr	r3, [r1, #16]
 800ddc6:	9312      	str	r3, [sp, #72]	; 0x48
    const uint16_t pad_y         = conv_params->padding.h;
 800ddc8:	694b      	ldr	r3, [r1, #20]
 800ddca:	9322      	str	r3, [sp, #136]	; 0x88
    const uint16_t stride_x      = conv_params->stride.w;
 800ddcc:	688b      	ldr	r3, [r1, #8]
 800ddce:	9313      	str	r3, [sp, #76]	; 0x4c
    const uint16_t stride_y      = conv_params->stride.h;
 800ddd0:	68cb      	ldr	r3, [r1, #12]
 800ddd2:	9323      	str	r3, [sp, #140]	; 0x8c

    const int32_t input_offset       = conv_params->input_offset;
    const int32_t out_offset         = conv_params->output_offset;
 800ddd4:	e9d1 e300 	ldrd	lr, r3, [r1]
 800ddd8:	9318      	str	r3, [sp, #96]	; 0x60
    const int32_t out_activation_min = conv_params->activation.min;
 800ddda:	6a0b      	ldr	r3, [r1, #32]
{
 800dddc:	9f3f      	ldr	r7, [sp, #252]	; 0xfc
    const int32_t out_activation_min = conv_params->activation.min;
 800ddde:	9319      	str	r3, [sp, #100]	; 0x64
    const int32_t out_activation_max = conv_params->activation.max;
 800dde0:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800dde2:	931a      	str	r3, [sp, #104]	; 0x68
    int32_t *output_mult             = quant_params->multiplier;
 800dde4:	6813      	ldr	r3, [r2, #0]
    const uint16_t output_ch     = output_dims->c;
 800dde6:	68fe      	ldr	r6, [r7, #12]
 800dde8:	9420      	str	r4, [sp, #128]	; 0x80
    const uint16_t output_y      = output_dims->h;
 800ddea:	e9d7 7c01 	ldrd	r7, ip, [r7, #4]
    int32_t *output_mult             = quant_params->multiplier;
 800ddee:	931b      	str	r3, [sp, #108]	; 0x6c
    int32_t *output_shift            = quant_params->shift;

    int i_batch;
    for (i_batch = 0; i_batch < input_batches; i_batch++)
 800ddf0:	9c20      	ldr	r4, [sp, #128]	; 0x80
    int32_t *output_shift            = quant_params->shift;
 800ddf2:	6853      	ldr	r3, [r2, #4]
    const uint16_t output_ch     = output_dims->c;
 800ddf4:	fa1f fa86 	uxth.w	sl, r6
    for (i_batch = 0; i_batch < input_batches; i_batch++)
 800ddf8:	2c00      	cmp	r4, #0
 800ddfa:	f000 816e 	beq.w	800e0da <arm_convolve_s8+0x332>
 800ddfe:	fa1f f18b 	uxth.w	r1, fp
 800de02:	ee08 3a90 	vmov	s17, r3
 800de06:	b2ab      	uxth	r3, r5
 800de08:	b282      	uxth	r2, r0

                /* Computation is filed for every 2 columns */
                if (two_column_buf == buffer_a + 2 * input_ch * kernel_y * kernel_x)
                {
                    out =
                        arm_nn_mat_mult_kernel_s8_s16(filter_data,
 800de0a:	fb13 f301 	smulbb	r3, r3, r1
 800de0e:	fb13 f302 	smulbb	r3, r3, r2
 800de12:	460c      	mov	r4, r1
 800de14:	b2aa      	uxth	r2, r5
 800de16:	fa1f f588 	uxth.w	r5, r8
 800de1a:	950c      	str	r5, [sp, #48]	; 0x30
                if (two_column_buf == buffer_a + 2 * input_ch * kernel_y * kernel_x)
 800de1c:	4625      	mov	r5, r4
 800de1e:	ee09 aa10 	vmov	s18, sl
 800de22:	4614      	mov	r4, r2
                            memset(two_column_buf, 0, sizeof(q15_t) * input_ch);
 800de24:	fa1f fa80 	uxth.w	sl, r0
 800de28:	9214      	str	r2, [sp, #80]	; 0x50
                if (two_column_buf == buffer_a + 2 * input_ch * kernel_y * kernel_x)
 800de2a:	fb02 f205 	mul.w	r2, r2, r5
 800de2e:	fb0a f202 	mul.w	r2, sl, r2
 800de32:	9127      	str	r1, [sp, #156]	; 0x9c
                            arm_q7_to_q15_with_offset(input_data + (i_ker_y * input_x + i_ker_x) * input_ch, two_column_buf, input_ch, input_offset);
 800de34:	fa0f f18e 	sxth.w	r1, lr
 800de38:	ee08 1a10 	vmov	s16, r1

                /* Point to the beginning of the im2col buffer where the input is available as a rearranged column */
                const q15_t *ip_as_col = buffer_a;

                /* 4 multiply and accumulates are done in one loop. */
                uint16_t col_count = (input_ch * kernel_y * kernel_x) >> 2;
 800de3c:	f3c2 018f 	ubfx	r1, r2, #2, #16
 800de40:	460d      	mov	r5, r1
 800de42:	9125      	str	r1, [sp, #148]	; 0x94
                if (two_column_buf == buffer_a + 2 * input_ch * kernel_y * kernel_x)
 800de44:	9916      	ldr	r1, [sp, #88]	; 0x58
 800de46:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800de4a:	fa1f f08c 	uxth.w	r0, ip
 800de4e:	fa1f f989 	uxth.w	r9, r9
                    sum = __SMLAD(ker_a2, ip_b2, sum);

                    col_count--;
                }
                /* Handle left over mac */
                col_count = input_ch * kernel_y * kernel_x & 0x3;
 800de52:	f003 0c03 	and.w	ip, r3, #3
                if (two_column_buf == buffer_a + 2 * input_ch * kernel_y * kernel_x)
 800de56:	9210      	str	r2, [sp, #64]	; 0x40
                        arm_nn_mat_mult_kernel_s8_s16(filter_data,
 800de58:	b29b      	uxth	r3, r3
 800de5a:	1e6a      	subs	r2, r5, #1
                }
            }
        }
#endif
        /* Advance to the next batch */
        input_data += (input_x * input_y * input_ch);
 800de5c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
                        arm_nn_mat_mult_kernel_s8_s16(filter_data,
 800de5e:	931e      	str	r3, [sp, #120]	; 0x78
        input_data += (input_x * input_y * input_ch);
 800de60:	fb09 f30a 	mul.w	r3, r9, sl
 800de64:	b2bf      	uxth	r7, r7
 800de66:	fb05 f303 	mul.w	r3, r5, r3
 800de6a:	b2b6      	uxth	r6, r6
 800de6c:	9328      	str	r3, [sp, #160]	; 0xa0
        output_data += (output_x * output_y * output_ch);
 800de6e:	fb07 f300 	mul.w	r3, r7, r0
 800de72:	fb06 f303 	mul.w	r3, r6, r3
 800de76:	b292      	uxth	r2, r2
 800de78:	9324      	str	r3, [sp, #144]	; 0x90
                    col_count--;
 800de7a:	f10c 33ff 	add.w	r3, ip, #4294967295	; 0xffffffff
 800de7e:	3201      	adds	r2, #1
 800de80:	b29b      	uxth	r3, r3
 800de82:	932b      	str	r3, [sp, #172]	; 0xac
 800de84:	0093      	lsls	r3, r2, #2
 800de86:	9329      	str	r3, [sp, #164]	; 0xa4
__STATIC_FORCEINLINE q31_t arm_nn_read_q15x2_ia(const q15_t **in_q15)
{
  q31_t val;

  memcpy(&val, *in_q15, 4);
  *in_q15 += 2;
 800de88:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
                            memset(two_column_buf, 0, sizeof(q15_t) * input_ch);
 800de8c:	ea4f 0b4a 	mov.w	fp, sl, lsl #1
 800de90:	932a      	str	r3, [sp, #168]	; 0xa8
    for (i_batch = 0; i_batch < input_batches; i_batch++)
 800de92:	2300      	movs	r3, #0
 800de94:	931f      	str	r3, [sp, #124]	; 0x7c
 800de96:	fb04 f30b 	mul.w	r3, r4, fp
 800de9a:	930d      	str	r3, [sp, #52]	; 0x34
 800de9c:	465b      	mov	r3, fp
 800de9e:	9721      	str	r7, [sp, #132]	; 0x84
 800dea0:	46d3      	mov	fp, sl
 800dea2:	900f      	str	r0, [sp, #60]	; 0x3c
 800dea4:	9626      	str	r6, [sp, #152]	; 0x98
                col_count = input_ch * kernel_y * kernel_x & 0x3;
 800dea6:	f8cd c070 	str.w	ip, [sp, #112]	; 0x70
 800deaa:	469a      	mov	sl, r3
        for (i_out_y = 0; i_out_y < output_y; i_out_y++)
 800deac:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800deae:	2b00      	cmp	r3, #0
 800deb0:	f000 8104 	beq.w	800e0bc <arm_convolve_s8+0x314>
 800deb4:	9b40      	ldr	r3, [sp, #256]	; 0x100
 800deb6:	9317      	str	r3, [sp, #92]	; 0x5c
    q15_t *buffer_a = (q15_t *)ctx->buf;
 800deb8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800deba:	9308      	str	r3, [sp, #32]
        for (i_out_y = 0; i_out_y < output_y; i_out_y++)
 800debc:	2300      	movs	r3, #0
 800debe:	931d      	str	r3, [sp, #116]	; 0x74
            for (i_out_x = 0; i_out_x < output_x; i_out_x++)
 800dec0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dec2:	2b00      	cmp	r3, #0
 800dec4:	d070      	beq.n	800dfa8 <arm_convolve_s8+0x200>
                for (i_ker_y = i_out_y * stride_y - pad_y; i_ker_y < i_out_y * stride_y - pad_y + kernel_y; i_ker_y++)
 800dec6:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800dec8:	f8bd 308c 	ldrh.w	r3, [sp, #140]	; 0x8c
 800decc:	fb02 f303 	mul.w	r3, r2, r3
 800ded0:	f8bd 2088 	ldrh.w	r2, [sp, #136]	; 0x88
 800ded4:	1a9b      	subs	r3, r3, r2
 800ded6:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 800ded8:	9311      	str	r3, [sp, #68]	; 0x44
 800deda:	189a      	adds	r2, r3, r2
 800dedc:	fb09 f303 	mul.w	r3, r9, r3
 800dee0:	9315      	str	r3, [sp, #84]	; 0x54
            for (i_out_x = 0; i_out_x < output_x; i_out_x++)
 800dee2:	2300      	movs	r3, #0
                for (i_ker_y = i_out_y * stride_y - pad_y; i_ker_y < i_out_y * stride_y - pad_y + kernel_y; i_ker_y++)
 800dee4:	920b      	str	r2, [sp, #44]	; 0x2c
            for (i_out_x = 0; i_out_x < output_x; i_out_x++)
 800dee6:	930e      	str	r3, [sp, #56]	; 0x38
                for (i_ker_y = i_out_y * stride_y - pad_y; i_ker_y < i_out_y * stride_y - pad_y + kernel_y; i_ker_y++)
 800dee8:	9911      	ldr	r1, [sp, #68]	; 0x44
 800deea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800deec:	4299      	cmp	r1, r3
 800deee:	da50      	bge.n	800df92 <arm_convolve_s8+0x1ea>
                    for (i_ker_x = i_out_x * stride_x - pad_x; i_ker_x < i_out_x * stride_x - pad_x + kernel_x; i_ker_x++)
 800def0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800def2:	f8bd 304c 	ldrh.w	r3, [sp, #76]	; 0x4c
 800def6:	fb02 f303 	mul.w	r3, r2, r3
 800defa:	f8bd 2048 	ldrh.w	r2, [sp, #72]	; 0x48
 800defe:	1a9b      	subs	r3, r3, r2
 800df00:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800df02:	930a      	str	r3, [sp, #40]	; 0x28
 800df04:	18d6      	adds	r6, r2, r3
 800df06:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800df08:	9309      	str	r3, [sp, #36]	; 0x24
 800df0a:	4688      	mov	r8, r1
 800df0c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800df0e:	42b4      	cmp	r4, r6
 800df10:	da37      	bge.n	800df82 <arm_convolve_s8+0x1da>
 800df12:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800df14:	4543      	cmp	r3, r8
 800df16:	f240 80e6 	bls.w	800e0e6 <arm_convolve_s8+0x33e>
 800df1a:	2c00      	cmp	r4, #0
 800df1c:	f280 80f2 	bge.w	800e104 <arm_convolve_s8+0x35c>
 800df20:	9d08      	ldr	r5, [sp, #32]
 800df22:	ea06 77e6 	and.w	r7, r6, r6, asr #31
                            memset(two_column_buf, 0, sizeof(q15_t) * input_ch);
 800df26:	4628      	mov	r0, r5
                    for (i_ker_x = i_out_x * stride_x - pad_x; i_ker_x < i_out_x * stride_x - pad_x + kernel_x; i_ker_x++)
 800df28:	3401      	adds	r4, #1
                            memset(two_column_buf, 0, sizeof(q15_t) * input_ch);
 800df2a:	4652      	mov	r2, sl
 800df2c:	2100      	movs	r1, #0
 800df2e:	f004 f827 	bl	8011f80 <memset>
                    for (i_ker_x = i_out_x * stride_x - pad_x; i_ker_x < i_out_x * stride_x - pad_x + kernel_x; i_ker_x++)
 800df32:	42a7      	cmp	r7, r4
                        two_column_buf += input_ch;
 800df34:	4455      	add	r5, sl
                    for (i_ker_x = i_out_x * stride_x - pad_x; i_ker_x < i_out_x * stride_x - pad_x + kernel_x; i_ker_x++)
 800df36:	dcf6      	bgt.n	800df26 <arm_convolve_s8+0x17e>
 800df38:	42a6      	cmp	r6, r4
 800df3a:	dd1e      	ble.n	800df7a <arm_convolve_s8+0x1d2>
 800df3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800df3e:	18e7      	adds	r7, r4, r3
 800df40:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 800df42:	fb0b 3707 	mla	r7, fp, r7, r3
 800df46:	e006      	b.n	800df56 <arm_convolve_s8+0x1ae>
 800df48:	3401      	adds	r4, #1
                            memset(two_column_buf, 0, sizeof(q15_t) * input_ch);
 800df4a:	f004 f819 	bl	8011f80 <memset>
                    for (i_ker_x = i_out_x * stride_x - pad_x; i_ker_x < i_out_x * stride_x - pad_x + kernel_x; i_ker_x++)
 800df4e:	42a6      	cmp	r6, r4
                        two_column_buf += input_ch;
 800df50:	4455      	add	r5, sl
                    for (i_ker_x = i_out_x * stride_x - pad_x; i_ker_x < i_out_x * stride_x - pad_x + kernel_x; i_ker_x++)
 800df52:	445f      	add	r7, fp
 800df54:	dd11      	ble.n	800df7a <arm_convolve_s8+0x1d2>
                        if (i_ker_y < 0 || i_ker_y >= input_y || i_ker_x < 0 || i_ker_x >= input_x)
 800df56:	45a1      	cmp	r9, r4
                            memset(two_column_buf, 0, sizeof(q15_t) * input_ch);
 800df58:	4628      	mov	r0, r5
 800df5a:	4652      	mov	r2, sl
 800df5c:	f04f 0100 	mov.w	r1, #0
                        if (i_ker_y < 0 || i_ker_y >= input_y || i_ker_x < 0 || i_ker_x >= input_x)
 800df60:	ddf2      	ble.n	800df48 <arm_convolve_s8+0x1a0>
                            arm_q7_to_q15_with_offset(input_data + (i_ker_y * input_x + i_ker_x) * input_ch, two_column_buf, input_ch, input_offset);
 800df62:	4629      	mov	r1, r5
 800df64:	4638      	mov	r0, r7
 800df66:	ee18 3a10 	vmov	r3, s16
 800df6a:	465a      	mov	r2, fp
                    for (i_ker_x = i_out_x * stride_x - pad_x; i_ker_x < i_out_x * stride_x - pad_x + kernel_x; i_ker_x++)
 800df6c:	3401      	adds	r4, #1
                            arm_q7_to_q15_with_offset(input_data + (i_ker_y * input_x + i_ker_x) * input_ch, two_column_buf, input_ch, input_offset);
 800df6e:	f001 fd4d 	bl	800fa0c <arm_q7_to_q15_with_offset>
                    for (i_ker_x = i_out_x * stride_x - pad_x; i_ker_x < i_out_x * stride_x - pad_x + kernel_x; i_ker_x++)
 800df72:	42a6      	cmp	r6, r4
                        two_column_buf += input_ch;
 800df74:	4455      	add	r5, sl
                    for (i_ker_x = i_out_x * stride_x - pad_x; i_ker_x < i_out_x * stride_x - pad_x + kernel_x; i_ker_x++)
 800df76:	445f      	add	r7, fp
 800df78:	dced      	bgt.n	800df56 <arm_convolve_s8+0x1ae>
                        two_column_buf += input_ch;
 800df7a:	9b08      	ldr	r3, [sp, #32]
 800df7c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800df7e:	4413      	add	r3, r2
 800df80:	9308      	str	r3, [sp, #32]
                for (i_ker_y = i_out_y * stride_y - pad_y; i_ker_y < i_out_y * stride_y - pad_y + kernel_y; i_ker_y++)
 800df82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800df84:	444b      	add	r3, r9
 800df86:	9309      	str	r3, [sp, #36]	; 0x24
 800df88:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800df8a:	f108 0801 	add.w	r8, r8, #1
 800df8e:	4598      	cmp	r8, r3
 800df90:	d1bc      	bne.n	800df0c <arm_convolve_s8+0x164>
                if (two_column_buf == buffer_a + 2 * input_ch * kernel_y * kernel_x)
 800df92:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800df94:	9a08      	ldr	r2, [sp, #32]
 800df96:	4293      	cmp	r3, r2
 800df98:	f000 80b6 	beq.w	800e108 <arm_convolve_s8+0x360>
            for (i_out_x = 0; i_out_x < output_x; i_out_x++)
 800df9c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800df9e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800dfa0:	3301      	adds	r3, #1
 800dfa2:	4293      	cmp	r3, r2
 800dfa4:	930e      	str	r3, [sp, #56]	; 0x38
 800dfa6:	db9f      	blt.n	800dee8 <arm_convolve_s8+0x140>
        for (i_out_y = 0; i_out_y < output_y; i_out_y++)
 800dfa8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800dfaa:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800dfac:	3301      	adds	r3, #1
 800dfae:	4293      	cmp	r3, r2
 800dfb0:	931d      	str	r3, [sp, #116]	; 0x74
 800dfb2:	db85      	blt.n	800dec0 <arm_convolve_s8+0x118>
        if (two_column_buf != buffer_a)
 800dfb4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800dfb6:	9a08      	ldr	r2, [sp, #32]
 800dfb8:	4293      	cmp	r3, r2
 800dfba:	d07f      	beq.n	800e0bc <arm_convolve_s8+0x314>
            for (i = 0; i < output_ch; i++)
 800dfbc:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800dfbe:	2b00      	cmp	r3, #0
 800dfc0:	d07c      	beq.n	800e0bc <arm_convolve_s8+0x314>
 800dfc2:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
            const q7_t *ker_a = filter_data;
 800dfc4:	9d3c      	ldr	r5, [sp, #240]	; 0xf0
 800dfc6:	f1a2 0e04 	sub.w	lr, r2, #4
 800dfca:	ee18 2a90 	vmov	r2, s17
 800dfce:	f1a2 0804 	sub.w	r8, r2, #4
 800dfd2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800dfd4:	18d3      	adds	r3, r2, r3
            for (i = 0; i < output_ch; i++)
 800dfd6:	f04f 0c00 	mov.w	ip, #0
 800dfda:	9308      	str	r3, [sp, #32]
                if (bias_data)
 800dfdc:	9b3e      	ldr	r3, [sp, #248]	; 0xf8
 800dfde:	b10b      	cbz	r3, 800dfe4 <arm_convolve_s8+0x23c>
                    sum = bias_data[i];
 800dfe0:	f853 300c 	ldr.w	r3, [r3, ip]
                while (col_count)
 800dfe4:	9a25      	ldr	r2, [sp, #148]	; 0x94
 800dfe6:	2a00      	cmp	r2, #0
 800dfe8:	f000 80b3 	beq.w	800e152 <arm_convolve_s8+0x3aa>
 800dfec:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 800dfee:	9c16      	ldr	r4, [sp, #88]	; 0x58
 800dff0:	18ae      	adds	r6, r5, r2
  @return        q31 value
 */
__STATIC_FORCEINLINE q31_t arm_nn_read_q7x4_ia(const q7_t **in_q7)
{
  q31_t val;
  memcpy(&val, *in_q7, 4);
 800dff2:	f855 0b04 	ldr.w	r0, [r5], #4
  op2 %= 32U;
  if (op2 == 0U)
  {
    return op1;
  }
  return (op1 >> op2) | (op1 << (32U - op2));
 800dff6:	ea4f 2230 	mov.w	r2, r0, ror #8

__STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1)
{
  uint32_t result;

  __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 800dffa:	fa2f f282 	sxtb16	r2, r2
 800dffe:	fa2f f080 	sxtb16	r0, r0
        q31_t     inAbuf1 = __SXTB16(__ROR((uint32_t)inA, 8));
        q31_t     inAbuf2 = __SXTB16(inA);

#ifndef ARM_MATH_BIG_ENDIAN
  *out2 = (int32_t) (__PKHTB (inAbuf1, inAbuf2, 16));
  *out1 = (int32_t) (__PKHBT (inAbuf2, inAbuf1, 16));
 800e002:	b281      	uxth	r1, r0

__STATIC_FORCEINLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)
{
  uint32_t result;

  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 800e004:	6827      	ldr	r7, [r4, #0]
 800e006:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800e00a:	fb21 3107 	smlad	r1, r1, r7, r3
  *out2 = (int32_t) (__PKHTB (inAbuf1, inAbuf2, 16));
 800e00e:	0c13      	lsrs	r3, r2, #16
 800e010:	041b      	lsls	r3, r3, #16
 800e012:	6862      	ldr	r2, [r4, #4]
 800e014:	ea43 4310 	orr.w	r3, r3, r0, lsr #16
 800e018:	3408      	adds	r4, #8
 800e01a:	fb23 1302 	smlad	r3, r3, r2, r1
 800e01e:	42b5      	cmp	r5, r6
 800e020:	d1e7      	bne.n	800dff2 <arm_convolve_s8+0x24a>
  *in_q15 += 2;
 800e022:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
                while (col_count)
 800e024:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 800e026:	2c00      	cmp	r4, #0
 800e028:	f000 8091 	beq.w	800e14e <arm_convolve_s8+0x3a6>
                    sum += ker_a1 * ip_b1;
 800e02c:	f996 1000 	ldrsb.w	r1, [r6]
 800e030:	8810      	ldrh	r0, [r2, #0]
 800e032:	fb10 3301 	smlabb	r3, r0, r1, r3
                while (col_count)
 800e036:	992b      	ldr	r1, [sp, #172]	; 0xac
 800e038:	b159      	cbz	r1, 800e052 <arm_convolve_s8+0x2aa>
                    sum += ker_a1 * ip_b1;
 800e03a:	f996 1001 	ldrsb.w	r1, [r6, #1]
 800e03e:	8850      	ldrh	r0, [r2, #2]
                while (col_count)
 800e040:	2c02      	cmp	r4, #2
                    sum += ker_a1 * ip_b1;
 800e042:	fb10 3301 	smlabb	r3, r0, r1, r3
                while (col_count)
 800e046:	d004      	beq.n	800e052 <arm_convolve_s8+0x2aa>
                    sum += ker_a1 * ip_b1;
 800e048:	8891      	ldrh	r1, [r2, #4]
 800e04a:	f996 2002 	ldrsb.w	r2, [r6, #2]
 800e04e:	fb11 3302 	smlabb	r3, r1, r2, r3
                    q7_t ker_a1 = *ker_a++;
 800e052:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800e054:	18b5      	adds	r5, r6, r2
                sum = arm_nn_requantize(sum, output_mult[i], output_shift[i]);
 800e056:	f858 2f04 	ldr.w	r2, [r8, #4]!
    // Rounding offset to add for a right shift of 31
    mult.word.low = 1 << 30;
    mult.word.high = 0;

    // Gets resolved as a SMLAL instruction
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 800e05a:	f85e 0f04 	ldr.w	r0, [lr, #4]!
 *
 */
__STATIC_FORCEINLINE q31_t arm_nn_requantize(const q31_t val, const q31_t multiplier, const q31_t shift)
{
  return arm_nn_divide_by_power_of_two(
      arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 800e05e:	ea22 71e2 	bic.w	r1, r2, r2, asr #31
  return arm_nn_divide_by_power_of_two(
 800e062:	fa03 f101 	lsl.w	r1, r3, r1
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 800e066:	2400      	movs	r4, #0
 800e068:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800e06c:	fbc1 3400 	smlal	r3, r4, r1, r0
    result = (int32_t)(mult.long_long >> 31);
 800e070:	0fdb      	lsrs	r3, r3, #31
  return arm_nn_divide_by_power_of_two(
 800e072:	2a00      	cmp	r2, #0
    result = (int32_t)(mult.long_long >> 31);
 800e074:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
  return arm_nn_divide_by_power_of_two(
 800e078:	dc0d      	bgt.n	800e096 <arm_convolve_s8+0x2ee>
 800e07a:	4252      	negs	r2, r2
    const q31_t remainder_mask = (1 << exponent) - 1;
 800e07c:	2101      	movs	r1, #1
 800e07e:	4091      	lsls	r1, r2
 800e080:	3901      	subs	r1, #1
    int32_t remainder = remainder_mask & dividend;
 800e082:	ea03 0001 	and.w	r0, r3, r1
    if (result < 0)
 800e086:	4113      	asrs	r3, r2
    q31_t threshold = remainder_mask >> 1;
 800e088:	ea4f 0161 	mov.w	r1, r1, asr #1
        threshold++;
 800e08c:	bf48      	it	mi
 800e08e:	3101      	addmi	r1, #1
    if (remainder > threshold)
 800e090:	4288      	cmp	r0, r1
        result++;
 800e092:	bfc8      	it	gt
 800e094:	3301      	addgt	r3, #1
                sum += out_offset;
 800e096:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800e098:	4413      	add	r3, r2
                sum = MAX(sum, out_activation_min);
 800e09a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800e09c:	4293      	cmp	r3, r2
 800e09e:	bfb8      	it	lt
 800e0a0:	4613      	movlt	r3, r2
                sum = MIN(sum, out_activation_max);
 800e0a2:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800e0a4:	4293      	cmp	r3, r2
 800e0a6:	bfa8      	it	ge
 800e0a8:	4613      	movge	r3, r2
                *out++ = (q7_t)sum;
 800e0aa:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800e0ac:	f802 3b01 	strb.w	r3, [r2], #1
            for (i = 0; i < output_ch; i++)
 800e0b0:	9b08      	ldr	r3, [sp, #32]
                *out++ = (q7_t)sum;
 800e0b2:	9217      	str	r2, [sp, #92]	; 0x5c
            for (i = 0; i < output_ch; i++)
 800e0b4:	429a      	cmp	r2, r3
 800e0b6:	f10c 0c04 	add.w	ip, ip, #4
 800e0ba:	d18f      	bne.n	800dfdc <arm_convolve_s8+0x234>
        input_data += (input_x * input_y * input_ch);
 800e0bc:	9a3a      	ldr	r2, [sp, #232]	; 0xe8
 800e0be:	9928      	ldr	r1, [sp, #160]	; 0xa0
    for (i_batch = 0; i_batch < input_batches; i_batch++)
 800e0c0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
        input_data += (input_x * input_y * input_ch);
 800e0c2:	440a      	add	r2, r1
 800e0c4:	923a      	str	r2, [sp, #232]	; 0xe8
        output_data += (output_x * output_y * output_ch);
 800e0c6:	9924      	ldr	r1, [sp, #144]	; 0x90
 800e0c8:	9a40      	ldr	r2, [sp, #256]	; 0x100
 800e0ca:	440a      	add	r2, r1
 800e0cc:	9240      	str	r2, [sp, #256]	; 0x100
    for (i_batch = 0; i_batch < input_batches; i_batch++)
 800e0ce:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800e0d0:	3301      	adds	r3, #1
 800e0d2:	4293      	cmp	r3, r2
 800e0d4:	931f      	str	r3, [sp, #124]	; 0x7c
 800e0d6:	f47f aee9 	bne.w	800deac <arm_convolve_s8+0x104>
    }

    /* Return to application */
    return ARM_MATH_SUCCESS;
}
 800e0da:	2000      	movs	r0, #0
 800e0dc:	b02d      	add	sp, #180	; 0xb4
 800e0de:	ecbd 8b04 	vpop	{d8-d9}
 800e0e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                    for (i_ker_x = i_out_x * stride_x - pad_x; i_ker_x < i_out_x * stride_x - pad_x + kernel_x; i_ker_x++)
 800e0e6:	9d08      	ldr	r5, [sp, #32]
                            memset(two_column_buf, 0, sizeof(q15_t) * input_ch);
 800e0e8:	4628      	mov	r0, r5
                    for (i_ker_x = i_out_x * stride_x - pad_x; i_ker_x < i_out_x * stride_x - pad_x + kernel_x; i_ker_x++)
 800e0ea:	3401      	adds	r4, #1
                            memset(two_column_buf, 0, sizeof(q15_t) * input_ch);
 800e0ec:	4652      	mov	r2, sl
 800e0ee:	2100      	movs	r1, #0
 800e0f0:	f003 ff46 	bl	8011f80 <memset>
                    for (i_ker_x = i_out_x * stride_x - pad_x; i_ker_x < i_out_x * stride_x - pad_x + kernel_x; i_ker_x++)
 800e0f4:	42b4      	cmp	r4, r6
                        two_column_buf += input_ch;
 800e0f6:	4455      	add	r5, sl
                    for (i_ker_x = i_out_x * stride_x - pad_x; i_ker_x < i_out_x * stride_x - pad_x + kernel_x; i_ker_x++)
 800e0f8:	d1f6      	bne.n	800e0e8 <arm_convolve_s8+0x340>
                        two_column_buf += input_ch;
 800e0fa:	9b08      	ldr	r3, [sp, #32]
 800e0fc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800e0fe:	4413      	add	r3, r2
 800e100:	9308      	str	r3, [sp, #32]
 800e102:	e73e      	b.n	800df82 <arm_convolve_s8+0x1da>
                    for (i_ker_x = i_out_x * stride_x - pad_x; i_ker_x < i_out_x * stride_x - pad_x + kernel_x; i_ker_x++)
 800e104:	9d08      	ldr	r5, [sp, #32]
 800e106:	e719      	b.n	800df3c <arm_convolve_s8+0x194>
                        arm_nn_mat_mult_kernel_s8_s16(filter_data,
 800e108:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e10a:	9306      	str	r3, [sp, #24]
 800e10c:	9b3e      	ldr	r3, [sp, #248]	; 0xf8
 800e10e:	9305      	str	r3, [sp, #20]
 800e110:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800e112:	9304      	str	r3, [sp, #16]
 800e114:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800e116:	9301      	str	r3, [sp, #4]
 800e118:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
            for (i_out_x = 0; i_out_x < output_x; i_out_x++)
 800e11a:	9c0e      	ldr	r4, [sp, #56]	; 0x38
                        arm_nn_mat_mult_kernel_s8_s16(filter_data,
 800e11c:	9300      	str	r3, [sp, #0]
 800e11e:	f9bd 3068 	ldrsh.w	r3, [sp, #104]	; 0x68
 800e122:	9303      	str	r3, [sp, #12]
 800e124:	f9bd 3064 	ldrsh.w	r3, [sp, #100]	; 0x64
 800e128:	9302      	str	r3, [sp, #8]
            for (i_out_x = 0; i_out_x < output_x; i_out_x++)
 800e12a:	3401      	adds	r4, #1
                        arm_nn_mat_mult_kernel_s8_s16(filter_data,
 800e12c:	ee18 3a90 	vmov	r3, s17
 800e130:	ee19 2a10 	vmov	r2, s18
 800e134:	9916      	ldr	r1, [sp, #88]	; 0x58
 800e136:	983c      	ldr	r0, [sp, #240]	; 0xf0
            for (i_out_x = 0; i_out_x < output_x; i_out_x++)
 800e138:	940e      	str	r4, [sp, #56]	; 0x38
                        arm_nn_mat_mult_kernel_s8_s16(filter_data,
 800e13a:	f000 f8a1 	bl	800e280 <arm_nn_mat_mult_kernel_s8_s16>
            for (i_out_x = 0; i_out_x < output_x; i_out_x++)
 800e13e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
                        arm_nn_mat_mult_kernel_s8_s16(filter_data,
 800e140:	9017      	str	r0, [sp, #92]	; 0x5c
            for (i_out_x = 0; i_out_x < output_x; i_out_x++)
 800e142:	429c      	cmp	r4, r3
    q15_t *buffer_a = (q15_t *)ctx->buf;
 800e144:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800e146:	9308      	str	r3, [sp, #32]
            for (i_out_x = 0; i_out_x < output_x; i_out_x++)
 800e148:	f6ff aece 	blt.w	800dee8 <arm_convolve_s8+0x140>
 800e14c:	e72c      	b.n	800dfa8 <arm_convolve_s8+0x200>
                while (col_count)
 800e14e:	4635      	mov	r5, r6
 800e150:	e781      	b.n	800e056 <arm_convolve_s8+0x2ae>
                while (col_count)
 800e152:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800e154:	462e      	mov	r6, r5
 800e156:	e765      	b.n	800e024 <arm_convolve_s8+0x27c>

0800e158 <arm_convolve_s8_get_buffer_size>:

int32_t arm_convolve_s8_get_buffer_size(const cmsis_nn_dims* input_dims,
                                        const cmsis_nn_dims* filter_dims)
{
#if defined(ARM_MATH_DSP)
    return (2 * input_dims->c * filter_dims->w * filter_dims->h) * (int32_t)sizeof(int16_t);
 800e158:	e9d1 3201 	ldrd	r3, r2, [r1, #4]
 800e15c:	68c0      	ldr	r0, [r0, #12]
 800e15e:	fb02 f000 	mul.w	r0, r2, r0
 800e162:	fb03 f000 	mul.w	r0, r3, r0
#else
    (void)input_dims;
    (void)filter_dims;
    return 0;
#endif
}
 800e166:	0080      	lsls	r0, r0, #2
 800e168:	4770      	bx	lr
 800e16a:	bf00      	nop

0800e16c <arm_convolve_wrapper_s8>:
                                   const q7_t *filter_data,
                                   const cmsis_nn_dims* bias_dims,
                                   const int32_t *bias_data,
                                   const cmsis_nn_dims* output_dims,
                                   q7_t *output_data)
{
 800e16c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e170:	b083      	sub	sp, #12
    if ((conv_params->padding.w == 0) &&
 800e172:	690c      	ldr	r4, [r1, #16]
{
 800e174:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800e176:	9600      	str	r6, [sp, #0]
 800e178:	e9dd 7b0d 	ldrd	r7, fp, [sp, #52]	; 0x34
 800e17c:	e9dd a90f 	ldrd	sl, r9, [sp, #60]	; 0x3c
 800e180:	e9dd 6811 	ldrd	r6, r8, [sp, #68]	; 0x44
 800e184:	9001      	str	r0, [sp, #4]
 800e186:	468c      	mov	ip, r1
 800e188:	4615      	mov	r5, r2
 800e18a:	469e      	mov	lr, r3
    if ((conv_params->padding.w == 0) &&
 800e18c:	b90c      	cbnz	r4, 800e192 <arm_convolve_wrapper_s8+0x26>
 800e18e:	694c      	ldr	r4, [r1, #20]
 800e190:	b30c      	cbz	r4, 800e1d6 <arm_convolve_wrapper_s8+0x6a>
                                        bias_dims,
                                        bias_data,
                                        output_dims,
                                        output_data);
    }
    else if ((output_dims->h == 1) &&
 800e192:	6873      	ldr	r3, [r6, #4]
 800e194:	2b01      	cmp	r3, #1
 800e196:	d10d      	bne.n	800e1b4 <arm_convolve_wrapper_s8+0x48>
 800e198:	f8de 3004 	ldr.w	r3, [lr, #4]
 800e19c:	2b01      	cmp	r3, #1
 800e19e:	d109      	bne.n	800e1b4 <arm_convolve_wrapper_s8+0x48>
             (input_dims->h == 1) &&
 800e1a0:	687b      	ldr	r3, [r7, #4]
 800e1a2:	2b01      	cmp	r3, #1
 800e1a4:	d106      	bne.n	800e1b4 <arm_convolve_wrapper_s8+0x48>
             (filter_dims->h == 1) &&
             (output_dims->w % 4 == 0) &&
 800e1a6:	68b3      	ldr	r3, [r6, #8]
             (filter_dims->h == 1) &&
 800e1a8:	079b      	lsls	r3, r3, #30
 800e1aa:	d103      	bne.n	800e1b4 <arm_convolve_wrapper_s8+0x48>
             (output_dims->w % 4 == 0) &&
 800e1ac:	f8de 3000 	ldr.w	r3, [lr]
 800e1b0:	2b01      	cmp	r3, #1
 800e1b2:	d024      	beq.n	800e1fe <arm_convolve_wrapper_s8+0x92>
                                     output_dims,
                                     output_data);
    }
    else
    {
        return arm_convolve_s8(ctx,
 800e1b4:	9b00      	ldr	r3, [sp, #0]
 800e1b6:	9801      	ldr	r0, [sp, #4]
 800e1b8:	930c      	str	r3, [sp, #48]	; 0x30
 800e1ba:	462a      	mov	r2, r5
 800e1bc:	4673      	mov	r3, lr
 800e1be:	4661      	mov	r1, ip
 800e1c0:	e9cd 6811 	strd	r6, r8, [sp, #68]	; 0x44
 800e1c4:	e9cd a90f 	strd	sl, r9, [sp, #60]	; 0x3c
 800e1c8:	e9cd 7b0d 	strd	r7, fp, [sp, #52]	; 0x34
                               bias_dims,
                               bias_data,
                               output_dims,
                               output_data);
    }
}
 800e1cc:	b003      	add	sp, #12
 800e1ce:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        return arm_convolve_s8(ctx,
 800e1d2:	f7ff bde9 	b.w	800dda8 <arm_convolve_s8>
        (conv_params->padding.h == 0) &&
 800e1d6:	68dc      	ldr	r4, [r3, #12]
 800e1d8:	07a4      	lsls	r4, r4, #30
 800e1da:	d1da      	bne.n	800e192 <arm_convolve_wrapper_s8+0x26>
        (input_dims->c % 4 == 0) &&
 800e1dc:	688c      	ldr	r4, [r1, #8]
 800e1de:	2c01      	cmp	r4, #1
 800e1e0:	d1d7      	bne.n	800e192 <arm_convolve_wrapper_s8+0x26>
        (conv_params->stride.w == 1) &&
 800e1e2:	68cc      	ldr	r4, [r1, #12]
 800e1e4:	2c01      	cmp	r4, #1
 800e1e6:	d1d4      	bne.n	800e192 <arm_convolve_wrapper_s8+0x26>
        (conv_params->stride.h == 1) &&
 800e1e8:	68bc      	ldr	r4, [r7, #8]
 800e1ea:	2c01      	cmp	r4, #1
 800e1ec:	d1d1      	bne.n	800e192 <arm_convolve_wrapper_s8+0x26>
        (filter_dims->w == 1) &&
 800e1ee:	687c      	ldr	r4, [r7, #4]
 800e1f0:	2c01      	cmp	r4, #1
 800e1f2:	d1ce      	bne.n	800e192 <arm_convolve_wrapper_s8+0x26>
}
 800e1f4:	b003      	add	sp, #12
 800e1f6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        return arm_convolve_1x1_s8_fast(ctx,
 800e1fa:	f7ff bd93 	b.w	800dd24 <arm_convolve_1x1_s8_fast>
        return arm_convolve_1_x_n_s8(ctx,
 800e1fe:	9b00      	ldr	r3, [sp, #0]
 800e200:	9801      	ldr	r0, [sp, #4]
 800e202:	930c      	str	r3, [sp, #48]	; 0x30
 800e204:	462a      	mov	r2, r5
 800e206:	4673      	mov	r3, lr
 800e208:	4661      	mov	r1, ip
 800e20a:	e9cd 6811 	strd	r6, r8, [sp, #68]	; 0x44
 800e20e:	e9cd a90f 	strd	sl, r9, [sp, #60]	; 0x3c
 800e212:	e9cd 7b0d 	strd	r7, fp, [sp, #52]	; 0x34
}
 800e216:	b003      	add	sp, #12
 800e218:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        return arm_convolve_1_x_n_s8(ctx,
 800e21c:	f7ff bd68 	b.w	800dcf0 <arm_convolve_1_x_n_s8>

0800e220 <arm_convolve_wrapper_s8_get_buffer_size>:

int32_t arm_convolve_wrapper_s8_get_buffer_size(const cmsis_nn_conv_params* conv_params,
                                                const cmsis_nn_dims* input_dims,
                                                const cmsis_nn_dims* filter_dims,
                                                const cmsis_nn_dims* output_dims)
{
 800e220:	468c      	mov	ip, r1
 800e222:	4611      	mov	r1, r2
    if ((conv_params->padding.w == 0) &&
 800e224:	6902      	ldr	r2, [r0, #16]
 800e226:	b90a      	cbnz	r2, 800e22c <arm_convolve_wrapper_s8_get_buffer_size+0xc>
 800e228:	6942      	ldr	r2, [r0, #20]
 800e22a:	b19a      	cbz	r2, 800e254 <arm_convolve_wrapper_s8_get_buffer_size+0x34>
        (filter_dims->w == 1) &&
        (filter_dims->h == 1))
    {
        return arm_convolve_1x1_s8_fast_get_buffer_size(input_dims);
    }
    else if ((output_dims->h == 1) &&
 800e22c:	685a      	ldr	r2, [r3, #4]
 800e22e:	2a01      	cmp	r2, #1
 800e230:	d10d      	bne.n	800e24e <arm_convolve_wrapper_s8_get_buffer_size+0x2e>
 800e232:	f8dc 2004 	ldr.w	r2, [ip, #4]
 800e236:	2a01      	cmp	r2, #1
 800e238:	d109      	bne.n	800e24e <arm_convolve_wrapper_s8_get_buffer_size+0x2e>
             (input_dims->h == 1) &&
 800e23a:	684a      	ldr	r2, [r1, #4]
 800e23c:	2a01      	cmp	r2, #1
 800e23e:	d106      	bne.n	800e24e <arm_convolve_wrapper_s8_get_buffer_size+0x2e>
             (filter_dims->h == 1) &&
             (output_dims->w % 4 == 0) &&
 800e240:	689b      	ldr	r3, [r3, #8]
             (filter_dims->h == 1) &&
 800e242:	079b      	lsls	r3, r3, #30
 800e244:	d103      	bne.n	800e24e <arm_convolve_wrapper_s8_get_buffer_size+0x2e>
             (output_dims->w % 4 == 0) &&
 800e246:	f8dc 3000 	ldr.w	r3, [ip]
 800e24a:	2b01      	cmp	r3, #1
 800e24c:	d015      	beq.n	800e27a <arm_convolve_wrapper_s8_get_buffer_size+0x5a>
    {
        return arm_convolve_1_x_n_s8_get_buffer_size(input_dims, filter_dims);
    }
    else
    {
        return arm_convolve_s8_get_buffer_size(input_dims, filter_dims);
 800e24e:	4660      	mov	r0, ip
 800e250:	f7ff bf82 	b.w	800e158 <arm_convolve_s8_get_buffer_size>
        (input_dims->c % 4 == 0) &&
 800e254:	f8dc 200c 	ldr.w	r2, [ip, #12]
        (conv_params->padding.h == 0) &&
 800e258:	0792      	lsls	r2, r2, #30
 800e25a:	d1e7      	bne.n	800e22c <arm_convolve_wrapper_s8_get_buffer_size+0xc>
        (input_dims->c % 4 == 0) &&
 800e25c:	6882      	ldr	r2, [r0, #8]
 800e25e:	2a01      	cmp	r2, #1
 800e260:	d1e4      	bne.n	800e22c <arm_convolve_wrapper_s8_get_buffer_size+0xc>
        (conv_params->stride.w == 1) &&
 800e262:	68c2      	ldr	r2, [r0, #12]
 800e264:	2a01      	cmp	r2, #1
 800e266:	d1e1      	bne.n	800e22c <arm_convolve_wrapper_s8_get_buffer_size+0xc>
        (conv_params->stride.h == 1) &&
 800e268:	688a      	ldr	r2, [r1, #8]
 800e26a:	2a01      	cmp	r2, #1
 800e26c:	d1de      	bne.n	800e22c <arm_convolve_wrapper_s8_get_buffer_size+0xc>
        (filter_dims->w == 1) &&
 800e26e:	684a      	ldr	r2, [r1, #4]
 800e270:	2a01      	cmp	r2, #1
 800e272:	d1db      	bne.n	800e22c <arm_convolve_wrapper_s8_get_buffer_size+0xc>
        return arm_convolve_1x1_s8_fast_get_buffer_size(input_dims);
 800e274:	4660      	mov	r0, ip
 800e276:	f7ff bd95 	b.w	800dda4 <arm_convolve_1x1_s8_fast_get_buffer_size>
        return arm_convolve_1_x_n_s8_get_buffer_size(input_dims, filter_dims);
 800e27a:	4660      	mov	r0, ip
 800e27c:	f7ff bd48 	b.w	800dd10 <arm_convolve_1_x_n_s8_get_buffer_size>

0800e280 <arm_nn_mat_mult_kernel_s8_s16>:
                                    const int16_t activation_min,
                                    const int16_t activation_max,
                                    const uint16_t num_col_a,
                                    const int32_t *const output_bias,
                                    q7_t *out_0)
{
 800e280:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e284:	b099      	sub	sp, #100	; 0x64
 800e286:	4683      	mov	fp, r0

    return out_1;

#elif defined(ARM_MATH_DSP)
    /* set up the second output pointers */
    q7_t *out_1 = out_0 + output_ch;
 800e288:	9c28      	ldr	r4, [sp, #160]	; 0xa0
{
 800e28a:	f9bd 0090 	ldrsh.w	r0, [sp, #144]	; 0x90
 800e28e:	9005      	str	r0, [sp, #20]
 800e290:	f9bd 0094 	ldrsh.w	r0, [sp, #148]	; 0x94
 800e294:	9216      	str	r2, [sp, #88]	; 0x58
    q7_t *out_1 = out_0 + output_ch;
 800e296:	4414      	add	r4, r2
{
 800e298:	9006      	str	r0, [sp, #24]
    const int32_t *bias = output_bias;

    uint16_t row_count = output_ch / 2;
    const q7_t *ip_a0 = input_a;
    /* this loop over rows in A */
    while (row_count)
 800e29a:	0852      	lsrs	r2, r2, #1
{
 800e29c:	f8bd 0098 	ldrh.w	r0, [sp, #152]	; 0x98
 800e2a0:	910d      	str	r1, [sp, #52]	; 0x34
 800e2a2:	9314      	str	r3, [sp, #80]	; 0x50
 800e2a4:	900b      	str	r0, [sp, #44]	; 0x2c
    q7_t *out_1 = out_0 + output_ch;
 800e2a6:	9415      	str	r4, [sp, #84]	; 0x54
    while (row_count)
 800e2a8:	9217      	str	r2, [sp, #92]	; 0x5c
 800e2aa:	f000 81af 	beq.w	800e60c <arm_nn_mat_mult_kernel_s8_s16+0x38c>
        q31_t ch_0_out_0 = *bias;
        q31_t ch_0_out_1 = *bias++;
        q31_t ch_1_out_0 = *bias;
        q31_t ch_1_out_1 = *bias++;

        uint16_t col_count = num_col_a / 4;
 800e2ae:	0885      	lsrs	r5, r0, #2
 800e2b0:	460e      	mov	r6, r1
 800e2b2:	461f      	mov	r7, r3
 800e2b4:	950e      	str	r5, [sp, #56]	; 0x38
 800e2b6:	1e6b      	subs	r3, r5, #1
            ch_1_out_0 = __SMLAD(a12, b0, ch_1_out_0);
            ch_1_out_1 = __SMLAD(a12, b1, ch_1_out_1);

            col_count--;
        } /* while over col_count */
        col_count = num_col_a & 0x3;
 800e2b8:	f000 0503 	and.w	r5, r0, #3
        const q15_t *ip_b1 = ip_b0 + num_col_a;
 800e2bc:	eb01 0040 	add.w	r0, r1, r0, lsl #1
 800e2c0:	9927      	ldr	r1, [sp, #156]	; 0x9c
        col_count = num_col_a & 0x3;
 800e2c2:	950a      	str	r5, [sp, #40]	; 0x28
 800e2c4:	3a01      	subs	r2, #1
 800e2c6:	b292      	uxth	r2, r2
 800e2c8:	3110      	adds	r1, #16
 800e2ca:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800e2ce:	920f      	str	r2, [sp, #60]	; 0x3c

            ch_0_out_0 += a0 * b0;
            ch_0_out_1 += a0 * b1;
            ch_1_out_0 += a1 * b0;
            ch_1_out_1 += a1 * b1;
            col_count--;
 800e2d0:	1e6a      	subs	r2, r5, #1
 800e2d2:	b292      	uxth	r2, r2
 800e2d4:	9213      	str	r2, [sp, #76]	; 0x4c
 800e2d6:	9a27      	ldr	r2, [sp, #156]	; 0x9c
        const q15_t *ip_b1 = ip_b0 + num_col_a;
 800e2d8:	9010      	str	r0, [sp, #64]	; 0x40
 800e2da:	3208      	adds	r2, #8
 800e2dc:	9209      	str	r2, [sp, #36]	; 0x24
 800e2de:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800e2e0:	3202      	adds	r2, #2
 800e2e2:	9207      	str	r2, [sp, #28]
 800e2e4:	1ca2      	adds	r2, r4, #2
 800e2e6:	9208      	str	r2, [sp, #32]
 800e2e8:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800e2ea:	3208      	adds	r2, #8
 800e2ec:	b29b      	uxth	r3, r3
 800e2ee:	9202      	str	r2, [sp, #8]
 800e2f0:	463a      	mov	r2, r7
 800e2f2:	3301      	adds	r3, #1
 800e2f4:	3208      	adds	r2, #8
 800e2f6:	9203      	str	r2, [sp, #12]
 800e2f8:	009a      	lsls	r2, r3, #2
 800e2fa:	920c      	str	r2, [sp, #48]	; 0x30
  *in_q15 += 2;
 800e2fc:	eb06 02c3 	add.w	r2, r6, r3, lsl #3
 800e300:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 800e304:	9212      	str	r2, [sp, #72]	; 0x48
 800e306:	9311      	str	r3, [sp, #68]	; 0x44
        q31_t ch_0_out_0 = *bias;
 800e308:	9b09      	ldr	r3, [sp, #36]	; 0x24
        while (col_count)
 800e30a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
        q31_t ch_1_out_0 = *bias;
 800e30c:	e953 6502 	ldrd	r6, r5, [r3, #-8]
        const q7_t *ip_a1 = ip_a0 + num_col_a;
 800e310:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e312:	445b      	add	r3, fp
 800e314:	9304      	str	r3, [sp, #16]
        while (col_count)
 800e316:	2a00      	cmp	r2, #0
 800e318:	f000 8236 	beq.w	800e788 <arm_nn_mat_mult_kernel_s8_s16+0x508>
 800e31c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
        const q15_t *ip_b1 = ip_b0 + num_col_a;
 800e31e:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
        const q15_t *ip_b0 = input_b;
 800e322:	f8dd e034 	ldr.w	lr, [sp, #52]	; 0x34
        const q7_t *ip_a1 = ip_a0 + num_col_a;
 800e326:	9300      	str	r3, [sp, #0]
 800e328:	445a      	add	r2, fp
 800e32a:	9201      	str	r2, [sp, #4]
        q31_t ch_1_out_1 = *bias++;
 800e32c:	46aa      	mov	sl, r5
        q31_t ch_0_out_1 = *bias++;
 800e32e:	4637      	mov	r7, r6
            q31_t b0 = arm_nn_read_q15x2_ia(&ip_b0);
 800e330:	f85b 2b04 	ldr.w	r2, [fp], #4
 800e334:	f8de 9000 	ldr.w	r9, [lr]
            q31_t b1 = arm_nn_read_q15x2_ia(&ip_b1);
 800e338:	f8d8 c000 	ldr.w	ip, [r8]
  return (op1 >> op2) | (op1 << (32U - op2));
 800e33c:	ea4f 2132 	mov.w	r1, r2, ror #8
  __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 800e340:	fa2f f181 	sxtb16	r1, r1
 800e344:	fa2f f282 	sxtb16	r2, r2
  *out2 = (int32_t) (__PKHTB (inAbuf1, inAbuf2, 16));
 800e348:	9800      	ldr	r0, [sp, #0]
 800e34a:	f850 3b04 	ldr.w	r3, [r0], #4
 800e34e:	9000      	str	r0, [sp, #0]
 800e350:	0c08      	lsrs	r0, r1, #16
 800e352:	0400      	lsls	r0, r0, #16
 800e354:	ea40 4012 	orr.w	r0, r0, r2, lsr #16
  *out1 = (int32_t) (__PKHBT (inAbuf2, inAbuf1, 16));
 800e358:	b292      	uxth	r2, r2
 800e35a:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  return (op1 >> op2) | (op1 << (32U - op2));
 800e35e:	ea4f 2433 	mov.w	r4, r3, ror #8
  __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 800e362:	fa2f f484 	sxtb16	r4, r4
 800e366:	fa2f f383 	sxtb16	r3, r3
  *out2 = (int32_t) (__PKHTB (inAbuf1, inAbuf2, 16));
 800e36a:	0c21      	lsrs	r1, r4, #16
 800e36c:	0409      	lsls	r1, r1, #16
 800e36e:	ea41 4113 	orr.w	r1, r1, r3, lsr #16
  *out1 = (int32_t) (__PKHBT (inAbuf2, inAbuf1, 16));
 800e372:	b29b      	uxth	r3, r3
 800e374:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 800e378:	fb22 6609 	smlad	r6, r2, r9, r6
 800e37c:	fb22 770c 	smlad	r7, r2, ip, r7
 800e380:	fb23 5509 	smlad	r5, r3, r9, r5
 800e384:	fb23 a30c 	smlad	r3, r3, ip, sl
  memcpy(&val, *in_q15, 4);
 800e388:	f8de 2004 	ldr.w	r2, [lr, #4]
  *in_q15 += 2;
 800e38c:	f8d8 a004 	ldr.w	sl, [r8, #4]
 800e390:	f10e 0e08 	add.w	lr, lr, #8
 800e394:	f108 0808 	add.w	r8, r8, #8
 800e398:	fb20 6602 	smlad	r6, r0, r2, r6
 800e39c:	fb20 770a 	smlad	r7, r0, sl, r7
 800e3a0:	fb21 5502 	smlad	r5, r1, r2, r5
 800e3a4:	fb21 3a0a 	smlad	sl, r1, sl, r3
        while (col_count)
 800e3a8:	9b01      	ldr	r3, [sp, #4]
 800e3aa:	459b      	cmp	fp, r3
 800e3ac:	d1c0      	bne.n	800e330 <arm_nn_mat_mult_kernel_s8_s16+0xb0>
            ip_a1 = read_and_pad(ip_a1, &a11, &a12);
 800e3ae:	9b04      	ldr	r3, [sp, #16]
 800e3b0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e3b2:	4413      	add	r3, r2
 800e3b4:	9304      	str	r3, [sp, #16]
 800e3b6:	e9dd 3211 	ldrd	r3, r2, [sp, #68]	; 0x44
        while (col_count)
 800e3ba:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e3bc:	2900      	cmp	r1, #0
 800e3be:	d03e      	beq.n	800e43e <arm_nn_mat_mult_kernel_s8_s16+0x1be>
            q7_t a0 = *ip_a0++;
 800e3c0:	9801      	ldr	r0, [sp, #4]
            q7_t a1 = *ip_a1++;
 800e3c2:	9904      	ldr	r1, [sp, #16]
            q7_t a0 = *ip_a0++;
 800e3c4:	f990 4000 	ldrsb.w	r4, [r0]
            q7_t a1 = *ip_a1++;
 800e3c8:	f991 1000 	ldrsb.w	r1, [r1]
            q15_t b0 = *ip_b0++;
 800e3cc:	f9b2 0000 	ldrsh.w	r0, [r2]
            ch_0_out_0 += a0 * b0;
 800e3d0:	fb10 6604 	smlabb	r6, r0, r4, r6
            ch_1_out_0 += a1 * b0;
 800e3d4:	fb10 5501 	smlabb	r5, r0, r1, r5
            q15_t b1 = *ip_b1++;
 800e3d8:	f9b3 0000 	ldrsh.w	r0, [r3]
            ch_0_out_1 += a0 * b1;
 800e3dc:	fb10 7704 	smlabb	r7, r0, r4, r7
        while (col_count)
 800e3e0:	9c13      	ldr	r4, [sp, #76]	; 0x4c
            ch_1_out_1 += a1 * b1;
 800e3e2:	fb10 aa01 	smlabb	sl, r0, r1, sl
        while (col_count)
 800e3e6:	b334      	cbz	r4, 800e436 <arm_nn_mat_mult_kernel_s8_s16+0x1b6>
            q7_t a0 = *ip_a0++;
 800e3e8:	9801      	ldr	r0, [sp, #4]
            q7_t a1 = *ip_a1++;
 800e3ea:	9904      	ldr	r1, [sp, #16]
            q7_t a0 = *ip_a0++;
 800e3ec:	f990 4001 	ldrsb.w	r4, [r0, #1]
            q7_t a1 = *ip_a1++;
 800e3f0:	f991 1001 	ldrsb.w	r1, [r1, #1]
            q15_t b0 = *ip_b0++;
 800e3f4:	f9b2 0002 	ldrsh.w	r0, [r2, #2]
            ch_1_out_0 += a1 * b0;
 800e3f8:	fb10 5501 	smlabb	r5, r0, r1, r5
            ch_0_out_0 += a0 * b0;
 800e3fc:	fb10 6604 	smlabb	r6, r0, r4, r6
            q15_t b1 = *ip_b1++;
 800e400:	f9b3 0002 	ldrsh.w	r0, [r3, #2]
            ch_1_out_1 += a1 * b1;
 800e404:	fb10 aa01 	smlabb	sl, r0, r1, sl
        while (col_count)
 800e408:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e40a:	2902      	cmp	r1, #2
            ch_0_out_1 += a0 * b1;
 800e40c:	fb10 7704 	smlabb	r7, r0, r4, r7
        while (col_count)
 800e410:	d011      	beq.n	800e436 <arm_nn_mat_mult_kernel_s8_s16+0x1b6>
            q7_t a1 = *ip_a1++;
 800e412:	9904      	ldr	r1, [sp, #16]
            q15_t b0 = *ip_b0++;
 800e414:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
            q7_t a1 = *ip_a1++;
 800e418:	f991 1002 	ldrsb.w	r1, [r1, #2]
            q15_t b1 = *ip_b1++;
 800e41c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
            q7_t a0 = *ip_a0++;
 800e420:	9801      	ldr	r0, [sp, #4]
            ch_1_out_0 += a1 * b0;
 800e422:	fb12 5501 	smlabb	r5, r2, r1, r5
            ch_1_out_1 += a1 * b1;
 800e426:	fb13 aa01 	smlabb	sl, r3, r1, sl
            q7_t a0 = *ip_a0++;
 800e42a:	f990 1002 	ldrsb.w	r1, [r0, #2]
            ch_0_out_0 += a0 * b0;
 800e42e:	fb12 6601 	smlabb	r6, r2, r1, r6
            ch_0_out_1 += a0 * b1;
 800e432:	fb13 7701 	smlabb	r7, r3, r1, r7
            q7_t a0 = *ip_a0++;
 800e436:	9b01      	ldr	r3, [sp, #4]
 800e438:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e43a:	4413      	add	r3, r2
 800e43c:	9301      	str	r3, [sp, #4]
        } /* while over col_count */

        ch_0_out_0 = arm_nn_requantize(ch_0_out_0, *out_mult, *out_shift);
 800e43e:	9b03      	ldr	r3, [sp, #12]
 800e440:	f853 1c08 	ldr.w	r1, [r3, #-8]
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 800e444:	9b02      	ldr	r3, [sp, #8]
      arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 800e446:	ea21 70e1 	bic.w	r0, r1, r1, asr #31
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 800e44a:	f853 3c08 	ldr.w	r3, [r3, #-8]
  return arm_nn_divide_by_power_of_two(
 800e44e:	fa06 f000 	lsl.w	r0, r6, r0
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 800e452:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800e456:	2400      	movs	r4, #0
 800e458:	fbc0 2403 	smlal	r2, r4, r0, r3
    result = (int32_t)(mult.long_long >> 31);
 800e45c:	0fd2      	lsrs	r2, r2, #31
  return arm_nn_divide_by_power_of_two(
 800e45e:	2900      	cmp	r1, #0
    result = (int32_t)(mult.long_long >> 31);
 800e460:	ea42 0244 	orr.w	r2, r2, r4, lsl #1
  return arm_nn_divide_by_power_of_two(
 800e464:	dc0d      	bgt.n	800e482 <arm_nn_mat_mult_kernel_s8_s16+0x202>
 800e466:	4249      	negs	r1, r1
    const q31_t remainder_mask = (1 << exponent) - 1;
 800e468:	2301      	movs	r3, #1
 800e46a:	408b      	lsls	r3, r1
 800e46c:	3b01      	subs	r3, #1
    int32_t remainder = remainder_mask & dividend;
 800e46e:	ea02 0003 	and.w	r0, r2, r3
    if (result < 0)
 800e472:	410a      	asrs	r2, r1
    q31_t threshold = remainder_mask >> 1;
 800e474:	ea4f 0363 	mov.w	r3, r3, asr #1
        threshold++;
 800e478:	bf48      	it	mi
 800e47a:	3301      	addmi	r3, #1
    if (remainder > threshold)
 800e47c:	4298      	cmp	r0, r3
        result++;
 800e47e:	bfc8      	it	gt
 800e480:	3201      	addgt	r2, #1
        ch_0_out_0 += out_offset;
 800e482:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800e484:	441a      	add	r2, r3
        ch_0_out_0 = MAX(ch_0_out_0, activation_min);
 800e486:	9b05      	ldr	r3, [sp, #20]
 800e488:	429a      	cmp	r2, r3
 800e48a:	bfb8      	it	lt
 800e48c:	461a      	movlt	r2, r3
        ch_0_out_0 = MIN(ch_0_out_0, activation_max);
 800e48e:	9b06      	ldr	r3, [sp, #24]
 800e490:	429a      	cmp	r2, r3
 800e492:	bfa8      	it	ge
 800e494:	461a      	movge	r2, r3
        *out_0++ = (q7_t)ch_0_out_0;
 800e496:	9b07      	ldr	r3, [sp, #28]
 800e498:	f803 2c02 	strb.w	r2, [r3, #-2]

        ch_0_out_1 = arm_nn_requantize(ch_0_out_1, *out_mult, *out_shift);
 800e49c:	9b03      	ldr	r3, [sp, #12]
 800e49e:	f853 1c08 	ldr.w	r1, [r3, #-8]
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 800e4a2:	9b02      	ldr	r3, [sp, #8]
      arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 800e4a4:	ea21 70e1 	bic.w	r0, r1, r1, asr #31
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 800e4a8:	f853 3c08 	ldr.w	r3, [r3, #-8]
  return arm_nn_divide_by_power_of_two(
 800e4ac:	fa07 f000 	lsl.w	r0, r7, r0
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 800e4b0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800e4b4:	2400      	movs	r4, #0
 800e4b6:	fbc0 2403 	smlal	r2, r4, r0, r3
    result = (int32_t)(mult.long_long >> 31);
 800e4ba:	0fd2      	lsrs	r2, r2, #31
  return arm_nn_divide_by_power_of_two(
 800e4bc:	2900      	cmp	r1, #0
    result = (int32_t)(mult.long_long >> 31);
 800e4be:	ea42 0244 	orr.w	r2, r2, r4, lsl #1
  return arm_nn_divide_by_power_of_two(
 800e4c2:	dc0d      	bgt.n	800e4e0 <arm_nn_mat_mult_kernel_s8_s16+0x260>
 800e4c4:	4249      	negs	r1, r1
    const q31_t remainder_mask = (1 << exponent) - 1;
 800e4c6:	2301      	movs	r3, #1
 800e4c8:	408b      	lsls	r3, r1
 800e4ca:	3b01      	subs	r3, #1
    int32_t remainder = remainder_mask & dividend;
 800e4cc:	ea02 0003 	and.w	r0, r2, r3
    if (result < 0)
 800e4d0:	410a      	asrs	r2, r1
    q31_t threshold = remainder_mask >> 1;
 800e4d2:	ea4f 0363 	mov.w	r3, r3, asr #1
        threshold++;
 800e4d6:	bf48      	it	mi
 800e4d8:	3301      	addmi	r3, #1
    if (remainder > threshold)
 800e4da:	4298      	cmp	r0, r3
        result++;
 800e4dc:	bfc8      	it	gt
 800e4de:	3201      	addgt	r2, #1
        ch_0_out_1 += out_offset;
 800e4e0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800e4e2:	441a      	add	r2, r3
        ch_0_out_1 = MAX(ch_0_out_1, activation_min);
 800e4e4:	9b05      	ldr	r3, [sp, #20]
 800e4e6:	429a      	cmp	r2, r3
 800e4e8:	bfb8      	it	lt
 800e4ea:	461a      	movlt	r2, r3
        ch_0_out_1 = MIN(ch_0_out_1, activation_max);
 800e4ec:	9b06      	ldr	r3, [sp, #24]
 800e4ee:	429a      	cmp	r2, r3
 800e4f0:	bfa8      	it	ge
 800e4f2:	461a      	movge	r2, r3
        *out_1++ = (q7_t)ch_0_out_1;
 800e4f4:	9b08      	ldr	r3, [sp, #32]
 800e4f6:	f803 2c02 	strb.w	r2, [r3, #-2]
        out_mult++;
        out_shift++;

        ch_1_out_0 = arm_nn_requantize(ch_1_out_0, *out_mult, *out_shift);
 800e4fa:	9b03      	ldr	r3, [sp, #12]
 800e4fc:	f853 1c04 	ldr.w	r1, [r3, #-4]
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 800e500:	9b02      	ldr	r3, [sp, #8]
      arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 800e502:	ea21 70e1 	bic.w	r0, r1, r1, asr #31
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 800e506:	f853 3c04 	ldr.w	r3, [r3, #-4]
  return arm_nn_divide_by_power_of_two(
 800e50a:	fa05 f000 	lsl.w	r0, r5, r0
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 800e50e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800e512:	2400      	movs	r4, #0
 800e514:	fbc0 2403 	smlal	r2, r4, r0, r3
    result = (int32_t)(mult.long_long >> 31);
 800e518:	0fd2      	lsrs	r2, r2, #31
  return arm_nn_divide_by_power_of_two(
 800e51a:	2900      	cmp	r1, #0
    result = (int32_t)(mult.long_long >> 31);
 800e51c:	ea42 0244 	orr.w	r2, r2, r4, lsl #1
  return arm_nn_divide_by_power_of_two(
 800e520:	dc0d      	bgt.n	800e53e <arm_nn_mat_mult_kernel_s8_s16+0x2be>
 800e522:	4249      	negs	r1, r1
    const q31_t remainder_mask = (1 << exponent) - 1;
 800e524:	2301      	movs	r3, #1
 800e526:	408b      	lsls	r3, r1
 800e528:	3b01      	subs	r3, #1
    int32_t remainder = remainder_mask & dividend;
 800e52a:	ea02 0003 	and.w	r0, r2, r3
    if (result < 0)
 800e52e:	410a      	asrs	r2, r1
    q31_t threshold = remainder_mask >> 1;
 800e530:	ea4f 0363 	mov.w	r3, r3, asr #1
        threshold++;
 800e534:	bf48      	it	mi
 800e536:	3301      	addmi	r3, #1
    if (remainder > threshold)
 800e538:	4298      	cmp	r0, r3
        result++;
 800e53a:	bfc8      	it	gt
 800e53c:	3201      	addgt	r2, #1
        ch_1_out_0 += out_offset;
 800e53e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800e540:	441a      	add	r2, r3
        ch_1_out_0 = MAX(ch_1_out_0, activation_min);
 800e542:	9b05      	ldr	r3, [sp, #20]
 800e544:	429a      	cmp	r2, r3
 800e546:	bfb8      	it	lt
 800e548:	461a      	movlt	r2, r3
        ch_1_out_0 = MIN(ch_1_out_0, activation_max);
 800e54a:	9b06      	ldr	r3, [sp, #24]
 800e54c:	429a      	cmp	r2, r3
 800e54e:	bfa8      	it	ge
 800e550:	461a      	movge	r2, r3
        *out_0++ = (q7_t)ch_1_out_0;
 800e552:	9b07      	ldr	r3, [sp, #28]
 800e554:	f803 2c01 	strb.w	r2, [r3, #-1]

        ch_1_out_1 = arm_nn_requantize(ch_1_out_1, *out_mult, *out_shift);
 800e558:	9b03      	ldr	r3, [sp, #12]
 800e55a:	f853 1c04 	ldr.w	r1, [r3, #-4]
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 800e55e:	9b02      	ldr	r3, [sp, #8]
      arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 800e560:	ea21 70e1 	bic.w	r0, r1, r1, asr #31
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 800e564:	f853 3c04 	ldr.w	r3, [r3, #-4]
  return arm_nn_divide_by_power_of_two(
 800e568:	fa0a f000 	lsl.w	r0, sl, r0
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 800e56c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800e570:	2400      	movs	r4, #0
 800e572:	fbc0 2403 	smlal	r2, r4, r0, r3
    result = (int32_t)(mult.long_long >> 31);
 800e576:	0fd2      	lsrs	r2, r2, #31
  return arm_nn_divide_by_power_of_two(
 800e578:	2900      	cmp	r1, #0
    result = (int32_t)(mult.long_long >> 31);
 800e57a:	ea42 0244 	orr.w	r2, r2, r4, lsl #1
  return arm_nn_divide_by_power_of_two(
 800e57e:	dc0d      	bgt.n	800e59c <arm_nn_mat_mult_kernel_s8_s16+0x31c>
 800e580:	4249      	negs	r1, r1
    const q31_t remainder_mask = (1 << exponent) - 1;
 800e582:	2301      	movs	r3, #1
 800e584:	408b      	lsls	r3, r1
 800e586:	3b01      	subs	r3, #1
    int32_t remainder = remainder_mask & dividend;
 800e588:	ea02 0003 	and.w	r0, r2, r3
    if (result < 0)
 800e58c:	410a      	asrs	r2, r1
    q31_t threshold = remainder_mask >> 1;
 800e58e:	ea4f 0363 	mov.w	r3, r3, asr #1
        threshold++;
 800e592:	bf48      	it	mi
 800e594:	3301      	addmi	r3, #1
    if (remainder > threshold)
 800e596:	4298      	cmp	r0, r3
        result++;
 800e598:	bfc8      	it	gt
 800e59a:	3201      	addgt	r2, #1
        ch_1_out_1 += out_offset;
 800e59c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
        ch_1_out_1 = MAX(ch_1_out_1, activation_min);
        ch_1_out_1 = MIN(ch_1_out_1, activation_max);
        *out_1++ = (q7_t)ch_1_out_1;
 800e59e:	9908      	ldr	r1, [sp, #32]
        out_mult++;
        out_shift++;

        /* skip row */
        ip_a0 += num_col_a;
 800e5a0:	980b      	ldr	r0, [sp, #44]	; 0x2c
        ch_1_out_1 += out_offset;
 800e5a2:	441a      	add	r2, r3
        ch_1_out_1 = MAX(ch_1_out_1, activation_min);
 800e5a4:	9b05      	ldr	r3, [sp, #20]
 800e5a6:	429a      	cmp	r2, r3
 800e5a8:	bfb8      	it	lt
 800e5aa:	461a      	movlt	r2, r3
        ch_1_out_1 = MIN(ch_1_out_1, activation_max);
 800e5ac:	9b06      	ldr	r3, [sp, #24]
 800e5ae:	429a      	cmp	r2, r3
 800e5b0:	bfa8      	it	ge
 800e5b2:	461a      	movge	r2, r3
        *out_1++ = (q7_t)ch_1_out_1;
 800e5b4:	f801 2c01 	strb.w	r2, [r1, #-1]
        ip_a0 += num_col_a;
 800e5b8:	9a01      	ldr	r2, [sp, #4]
    while (row_count)
 800e5ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
        ip_a0 += num_col_a;
 800e5bc:	4402      	add	r2, r0
 800e5be:	4693      	mov	fp, r2
    while (row_count)
 800e5c0:	9a07      	ldr	r2, [sp, #28]
 800e5c2:	3202      	adds	r2, #2
 800e5c4:	9207      	str	r2, [sp, #28]
 800e5c6:	1c8a      	adds	r2, r1, #2
 800e5c8:	9208      	str	r2, [sp, #32]
 800e5ca:	9a02      	ldr	r2, [sp, #8]
 800e5cc:	3208      	adds	r2, #8
 800e5ce:	9202      	str	r2, [sp, #8]
 800e5d0:	9a03      	ldr	r2, [sp, #12]
 800e5d2:	3208      	adds	r2, #8
 800e5d4:	9203      	str	r2, [sp, #12]
 800e5d6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800e5d8:	3308      	adds	r3, #8
 800e5da:	4293      	cmp	r3, r2
 800e5dc:	9309      	str	r3, [sp, #36]	; 0x24
 800e5de:	f47f ae93 	bne.w	800e308 <arm_nn_mat_mult_kernel_s8_s16+0x88>
        out_shift++;
 800e5e2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e5e4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800e5e6:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800e5ea:	9214      	str	r2, [sp, #80]	; 0x50
        out_mult++;
 800e5ec:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800e5ee:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800e5f2:	9222      	str	r2, [sp, #136]	; 0x88
        *out_0++ = (q7_t)ch_1_out_0;
 800e5f4:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800e5f6:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 800e5fa:	9228      	str	r2, [sp, #160]	; 0xa0
        *out_1++ = (q7_t)ch_1_out_1;
 800e5fc:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800e5fe:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 800e602:	9215      	str	r2, [sp, #84]	; 0x54
        q31_t ch_1_out_1 = *bias++;
 800e604:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 800e606:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800e60a:	9327      	str	r3, [sp, #156]	; 0x9c
        row_count--;
    }

    /* compute the last odd numbered row if any */
    if (output_ch & 0x1)
 800e60c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800e60e:	07db      	lsls	r3, r3, #31
 800e610:	f140 80b4 	bpl.w	800e77c <arm_nn_mat_mult_kernel_s8_s16+0x4fc>
        /* setup pointers for B */
        const q15_t *ip_b0 = input_b;
        const q15_t *ip_b1 = ip_b0 + num_col_a;

        /* load the bias */
        q31_t ch_0_out_0 = *bias;
 800e614:	9b27      	ldr	r3, [sp, #156]	; 0x9c
        const q15_t *ip_b1 = ip_b0 + num_col_a;
 800e616:	9d0d      	ldr	r5, [sp, #52]	; 0x34
        q31_t ch_0_out_0 = *bias;
 800e618:	6818      	ldr	r0, [r3, #0]
        const q15_t *ip_b1 = ip_b0 + num_col_a;
 800e61a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
        q31_t ch_0_out_1 = *bias++;

        uint16_t col_count = num_col_a >> 2;
        while (col_count)
 800e61c:	ea5f 0993 	movs.w	r9, r3, lsr #2
        const q15_t *ip_b1 = ip_b0 + num_col_a;
 800e620:	eb05 0843 	add.w	r8, r5, r3, lsl #1
        while (col_count)
 800e624:	f000 80b7 	beq.w	800e796 <arm_nn_mat_mult_kernel_s8_s16+0x516>
  *out2 = (int32_t) (__PKHTB (inAbuf1, inAbuf2, 16));
 800e628:	f8df c170 	ldr.w	ip, [pc, #368]	; 800e79c <arm_nn_mat_mult_kernel_s8_s16+0x51c>
 800e62c:	eb0b 0789 	add.w	r7, fp, r9, lsl #2
        const q15_t *ip_b1 = ip_b0 + num_col_a;
 800e630:	4646      	mov	r6, r8
        q31_t ch_0_out_1 = *bias++;
 800e632:	4601      	mov	r1, r0
  memcpy(&val, *in_q7, 4);
 800e634:	f85b 3b04 	ldr.w	r3, [fp], #4
  return (op1 >> op2) | (op1 << (32U - op2));
 800e638:	ea4f 2433 	mov.w	r4, r3, ror #8
  __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 800e63c:	fa2f f484 	sxtb16	r4, r4
 800e640:	fa2f f383 	sxtb16	r3, r3
  *out2 = (int32_t) (__PKHTB (inAbuf1, inAbuf2, 16));
 800e644:	ea04 020c 	and.w	r2, r4, ip
 800e648:	ea42 4213 	orr.w	r2, r2, r3, lsr #16
  *out1 = (int32_t) (__PKHBT (inAbuf2, inAbuf1, 16));
 800e64c:	b29b      	uxth	r3, r3
 800e64e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 800e652:	682c      	ldr	r4, [r5, #0]
 800e654:	fb23 0404 	smlad	r4, r3, r4, r0
 800e658:	6830      	ldr	r0, [r6, #0]
 800e65a:	fb23 1300 	smlad	r3, r3, r0, r1
  memcpy(&val, *in_q15, 4);
 800e65e:	6868      	ldr	r0, [r5, #4]
  *in_q15 += 2;
 800e660:	6871      	ldr	r1, [r6, #4]
 800e662:	3508      	adds	r5, #8
 800e664:	3608      	adds	r6, #8
 800e666:	fb22 4000 	smlad	r0, r2, r0, r4
 800e66a:	fb22 3101 	smlad	r1, r2, r1, r3
        while (col_count)
 800e66e:	45bb      	cmp	fp, r7
 800e670:	d1e0      	bne.n	800e634 <arm_nn_mat_mult_kernel_s8_s16+0x3b4>
 800e672:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e674:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800e678:	930d      	str	r3, [sp, #52]	; 0x34
 800e67a:	eb08 08c9 	add.w	r8, r8, r9, lsl #3
            ch_0_out_1 = __SMLAD(a02, b1, ch_0_out_1);

            col_count--;
        }
        col_count = num_col_a & 0x3;
        while (col_count)
 800e67e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e680:	f013 0303 	ands.w	r3, r3, #3
 800e684:	d020      	beq.n	800e6c8 <arm_nn_mat_mult_kernel_s8_s16+0x448>
        {
            q7_t a0 = *ip_a0++;
            q15_t b0 = *ip_b0++;
            q15_t b1 = *ip_b1++;

            ch_0_out_0 += a0 * b0;
 800e686:	9d0d      	ldr	r5, [sp, #52]	; 0x34
            q7_t a0 = *ip_a0++;
 800e688:	f997 2000 	ldrsb.w	r2, [r7]
            ch_0_out_0 += a0 * b0;
 800e68c:	882c      	ldrh	r4, [r5, #0]
            ch_0_out_1 += a0 * b1;
            col_count--;
 800e68e:	3b01      	subs	r3, #1
            ch_0_out_0 += a0 * b0;
 800e690:	fb14 0002 	smlabb	r0, r4, r2, r0
            ch_0_out_1 += a0 * b1;
 800e694:	f8b8 4000 	ldrh.w	r4, [r8]
            col_count--;
 800e698:	b29b      	uxth	r3, r3
            ch_0_out_1 += a0 * b1;
 800e69a:	fb14 1102 	smlabb	r1, r4, r2, r1
        while (col_count)
 800e69e:	b19b      	cbz	r3, 800e6c8 <arm_nn_mat_mult_kernel_s8_s16+0x448>
            q7_t a0 = *ip_a0++;
 800e6a0:	f997 2001 	ldrsb.w	r2, [r7, #1]
            ch_0_out_0 += a0 * b0;
 800e6a4:	886c      	ldrh	r4, [r5, #2]
 800e6a6:	fb14 0002 	smlabb	r0, r4, r2, r0
            ch_0_out_1 += a0 * b1;
 800e6aa:	f8b8 4002 	ldrh.w	r4, [r8, #2]
        while (col_count)
 800e6ae:	2b01      	cmp	r3, #1
            ch_0_out_1 += a0 * b1;
 800e6b0:	fb14 1102 	smlabb	r1, r4, r2, r1
        while (col_count)
 800e6b4:	d008      	beq.n	800e6c8 <arm_nn_mat_mult_kernel_s8_s16+0x448>
            q7_t a0 = *ip_a0++;
 800e6b6:	f997 3002 	ldrsb.w	r3, [r7, #2]
            ch_0_out_0 += a0 * b0;
 800e6ba:	88aa      	ldrh	r2, [r5, #4]
 800e6bc:	fb12 0003 	smlabb	r0, r2, r3, r0
            ch_0_out_1 += a0 * b1;
 800e6c0:	f8b8 2004 	ldrh.w	r2, [r8, #4]
 800e6c4:	fb12 1103 	smlabb	r1, r2, r3, r1
        }
        ch_0_out_0 = arm_nn_requantize(ch_0_out_0, *out_mult, *out_shift);
 800e6c8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e6ca:	681c      	ldr	r4, [r3, #0]
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 800e6cc:	9b22      	ldr	r3, [sp, #136]	; 0x88
      arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 800e6ce:	ea24 72e4 	bic.w	r2, r4, r4, asr #31
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 800e6d2:	681b      	ldr	r3, [r3, #0]
  return arm_nn_divide_by_power_of_two(
 800e6d4:	4090      	lsls	r0, r2
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 800e6d6:	2500      	movs	r5, #0
 800e6d8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800e6dc:	fbc0 2503 	smlal	r2, r5, r0, r3
    result = (int32_t)(mult.long_long >> 31);
 800e6e0:	0fd3      	lsrs	r3, r2, #31
  return arm_nn_divide_by_power_of_two(
 800e6e2:	2c00      	cmp	r4, #0
    result = (int32_t)(mult.long_long >> 31);
 800e6e4:	ea43 0345 	orr.w	r3, r3, r5, lsl #1
  return arm_nn_divide_by_power_of_two(
 800e6e8:	dc0d      	bgt.n	800e706 <arm_nn_mat_mult_kernel_s8_s16+0x486>
 800e6ea:	4264      	negs	r4, r4
    const q31_t remainder_mask = (1 << exponent) - 1;
 800e6ec:	2201      	movs	r2, #1
 800e6ee:	40a2      	lsls	r2, r4
 800e6f0:	3a01      	subs	r2, #1
    int32_t remainder = remainder_mask & dividend;
 800e6f2:	ea03 0002 	and.w	r0, r3, r2
    if (result < 0)
 800e6f6:	4123      	asrs	r3, r4
    q31_t threshold = remainder_mask >> 1;
 800e6f8:	ea4f 0262 	mov.w	r2, r2, asr #1
        threshold++;
 800e6fc:	bf48      	it	mi
 800e6fe:	3201      	addmi	r2, #1
    if (remainder > threshold)
 800e700:	4290      	cmp	r0, r2
        result++;
 800e702:	bfc8      	it	gt
 800e704:	3301      	addgt	r3, #1
        ch_0_out_0 += out_offset;
 800e706:	9a23      	ldr	r2, [sp, #140]	; 0x8c
        ch_0_out_0 = MAX(ch_0_out_0, activation_min);
        ch_0_out_0 = MIN(ch_0_out_0, activation_max);
 800e708:	9806      	ldr	r0, [sp, #24]
        ch_0_out_0 += out_offset;
 800e70a:	4413      	add	r3, r2
        ch_0_out_0 = MAX(ch_0_out_0, activation_min);
 800e70c:	9a05      	ldr	r2, [sp, #20]
 800e70e:	4293      	cmp	r3, r2
 800e710:	bfb8      	it	lt
 800e712:	4613      	movlt	r3, r2
        ch_0_out_0 = MIN(ch_0_out_0, activation_max);
 800e714:	4283      	cmp	r3, r0
        *out_0++ = (q7_t)ch_0_out_0;
 800e716:	9a28      	ldr	r2, [sp, #160]	; 0xa0
        ch_0_out_0 = MIN(ch_0_out_0, activation_max);
 800e718:	bfa8      	it	ge
 800e71a:	4603      	movge	r3, r0
        *out_0++ = (q7_t)ch_0_out_0;
 800e71c:	f802 3b01 	strb.w	r3, [r2], #1

        ch_0_out_1 = arm_nn_requantize(ch_0_out_1, *out_mult, *out_shift);
 800e720:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e722:	6818      	ldr	r0, [r3, #0]
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 800e724:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800e726:	681d      	ldr	r5, [r3, #0]
      arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 800e728:	ea20 73e0 	bic.w	r3, r0, r0, asr #31
  return arm_nn_divide_by_power_of_two(
 800e72c:	4099      	lsls	r1, r3
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 800e72e:	2400      	movs	r4, #0
 800e730:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800e734:	fbc1 3405 	smlal	r3, r4, r1, r5
    result = (int32_t)(mult.long_long >> 31);
 800e738:	0fdb      	lsrs	r3, r3, #31
  return arm_nn_divide_by_power_of_two(
 800e73a:	2800      	cmp	r0, #0
    result = (int32_t)(mult.long_long >> 31);
 800e73c:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
  return arm_nn_divide_by_power_of_two(
 800e740:	dc0d      	bgt.n	800e75e <arm_nn_mat_mult_kernel_s8_s16+0x4de>
 800e742:	4240      	negs	r0, r0
    const q31_t remainder_mask = (1 << exponent) - 1;
 800e744:	2101      	movs	r1, #1
 800e746:	4081      	lsls	r1, r0
 800e748:	3901      	subs	r1, #1
    int32_t remainder = remainder_mask & dividend;
 800e74a:	ea03 0401 	and.w	r4, r3, r1
    if (result < 0)
 800e74e:	4103      	asrs	r3, r0
    q31_t threshold = remainder_mask >> 1;
 800e750:	ea4f 0161 	mov.w	r1, r1, asr #1
        threshold++;
 800e754:	bf48      	it	mi
 800e756:	3101      	addmi	r1, #1
    if (remainder > threshold)
 800e758:	428c      	cmp	r4, r1
        result++;
 800e75a:	bfc8      	it	gt
 800e75c:	3301      	addgt	r3, #1
        ch_0_out_1 += out_offset;
 800e75e:	9923      	ldr	r1, [sp, #140]	; 0x8c
        *out_0++ = (q7_t)ch_0_out_0;
 800e760:	9228      	str	r2, [sp, #160]	; 0xa0
        ch_0_out_1 += out_offset;
 800e762:	440b      	add	r3, r1
        ch_0_out_1 = MAX(ch_0_out_1, activation_min);
 800e764:	9905      	ldr	r1, [sp, #20]
 800e766:	4299      	cmp	r1, r3
 800e768:	bfb8      	it	lt
 800e76a:	4619      	movlt	r1, r3
 800e76c:	460b      	mov	r3, r1
        ch_0_out_1 = MIN(ch_0_out_1, activation_max);
 800e76e:	9906      	ldr	r1, [sp, #24]
 800e770:	4299      	cmp	r1, r3
 800e772:	bfa8      	it	ge
 800e774:	4619      	movge	r1, r3
 800e776:	460b      	mov	r3, r1
        *out_1++ = (q7_t)ch_0_out_1;
 800e778:	9915      	ldr	r1, [sp, #84]	; 0x54
 800e77a:	700b      	strb	r3, [r1, #0]
    (void)output_bias;
    (void)out_0;
    /* To be completed */
    return NULL;
#endif
}
 800e77c:	9816      	ldr	r0, [sp, #88]	; 0x58
 800e77e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800e780:	4418      	add	r0, r3
 800e782:	b019      	add	sp, #100	; 0x64
 800e784:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        const q15_t *ip_b1 = ip_b0 + num_col_a;
 800e788:	9b10      	ldr	r3, [sp, #64]	; 0x40
        const q15_t *ip_b0 = input_b;
 800e78a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
        while (col_count)
 800e78c:	f8cd b004 	str.w	fp, [sp, #4]
        q31_t ch_1_out_1 = *bias++;
 800e790:	46aa      	mov	sl, r5
        q31_t ch_0_out_1 = *bias++;
 800e792:	4637      	mov	r7, r6
 800e794:	e611      	b.n	800e3ba <arm_nn_mat_mult_kernel_s8_s16+0x13a>
        while (col_count)
 800e796:	465f      	mov	r7, fp
        q31_t ch_0_out_1 = *bias++;
 800e798:	4601      	mov	r1, r0
 800e79a:	e770      	b.n	800e67e <arm_nn_mat_mult_kernel_s8_s16+0x3fe>
 800e79c:	ffff0000 	.word	0xffff0000

0800e7a0 <arm_fully_connected_s8>:
                       const q7_t *kernel,
                       const cmsis_nn_dims *bias_dims,
                       const int32_t *bias,
                       const cmsis_nn_dims *output_dims,
                       q7_t *output)
{
 800e7a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    (void)bias_dims;
    (void)ctx;
    int32_t batch_cnt = input_dims->n;
 800e7a4:	681d      	ldr	r5, [r3, #0]
{
 800e7a6:	b08d      	sub	sp, #52	; 0x34
 800e7a8:	4690      	mov	r8, r2
 800e7aa:	e9dd 6a16 	ldrd	r6, sl, [sp, #88]	; 0x58
 800e7ae:	e9dd 291a 	ldrd	r2, r9, [sp, #104]	; 0x68
 800e7b2:	f8dd b060 	ldr.w	fp, [sp, #96]	; 0x60
 800e7b6:	9f1c      	ldr	r7, [sp, #112]	; 0x70

    while (batch_cnt)
 800e7b8:	b355      	cbz	r5, 800e810 <arm_fully_connected_s8+0x70>
 800e7ba:	460c      	mov	r4, r1
                                 fc_params->filter_offset,
                                 fc_params->output_offset,
                                 quant_params->multiplier,
                                 quant_params->shift,
                                 filter_dims->n, /* col_dim or accum_depth */
                                 output_dims->c, /* row_dim or output_depth */
 800e7bc:	f8d9 300c 	ldr.w	r3, [r9, #12]
                                 filter_dims->n, /* col_dim or accum_depth */
 800e7c0:	f8da 1000 	ldr.w	r1, [sl]
                                 output_dims->c, /* row_dim or output_depth */
 800e7c4:	950b      	str	r5, [sp, #44]	; 0x2c
        arm_nn_vec_mat_mult_t_s8(input,
 800e7c6:	e9d4 0c03 	ldrd	r0, ip, [r4, #12]
 800e7ca:	9306      	str	r3, [sp, #24]
 800e7cc:	f8d8 e004 	ldr.w	lr, [r8, #4]
 800e7d0:	9105      	str	r1, [sp, #20]
 800e7d2:	f8cd c020 	str.w	ip, [sp, #32]
 800e7d6:	f8d8 1000 	ldr.w	r1, [r8]
 800e7da:	68a3      	ldr	r3, [r4, #8]
 800e7dc:	9007      	str	r0, [sp, #28]
 800e7de:	f8cd e010 	str.w	lr, [sp, #16]
 800e7e2:	e9d4 5000 	ldrd	r5, r0, [r4]
 800e7e6:	e9cd 3102 	strd	r3, r1, [sp, #8]
 800e7ea:	9001      	str	r0, [sp, #4]
 800e7ec:	463b      	mov	r3, r7
 800e7ee:	4630      	mov	r0, r6
 800e7f0:	4659      	mov	r1, fp
 800e7f2:	9500      	str	r5, [sp, #0]
 800e7f4:	921a      	str	r2, [sp, #104]	; 0x68
 800e7f6:	f000 fcdb 	bl	800f1b0 <arm_nn_vec_mat_mult_t_s8>
    while (batch_cnt)
 800e7fa:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
                                 fc_params->activation.min,
                                 fc_params->activation.max);
        input += filter_dims->n;
 800e7fc:	f8da 1000 	ldr.w	r1, [sl]
        output += output_dims->c;
 800e800:	f8d9 300c 	ldr.w	r3, [r9, #12]
    while (batch_cnt)
 800e804:	3a01      	subs	r2, #1
 800e806:	920b      	str	r2, [sp, #44]	; 0x2c
        input += filter_dims->n;
 800e808:	440e      	add	r6, r1
    while (batch_cnt)
 800e80a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
        output += output_dims->c;
 800e80c:	441f      	add	r7, r3
    while (batch_cnt)
 800e80e:	d1da      	bne.n	800e7c6 <arm_fully_connected_s8+0x26>
        batch_cnt--;
    }
    return (ARM_MATH_SUCCESS);
}
 800e810:	2000      	movs	r0, #0
 800e812:	b00d      	add	sp, #52	; 0x34
 800e814:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e818 <arm_fully_connected_s8_get_buffer_size>:

int32_t arm_fully_connected_s8_get_buffer_size(const cmsis_nn_dims *filter_dims)
{
    (void)filter_dims;
    return 0;
}
 800e818:	2000      	movs	r0, #0
 800e81a:	4770      	bx	lr

0800e81c <arm_nn_mat_mult_nt_t_s8>:
                                   const int32_t rhs_cols,
                                   const int32_t lhs_offset,
                                   const int32_t dst_offset,
                                   const int32_t activation_min,
                                   const int32_t activation_max)
{
 800e81c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e820:	b09f      	sub	sp, #124	; 0x7c
 800e822:	e9cd 2313 	strd	r2, r3, [sp, #76]	; 0x4c
 800e826:	9016      	str	r0, [sp, #88]	; 0x58
#if defined(ARM_MATH_DSP)
    const int32_t off0 = rhs_cols - 4;

    for (int32_t rhs_rows_idx = 0; rhs_rows_idx <= (rhs_rows - 2); rhs_rows_idx += 2)
 800e828:	982b      	ldr	r0, [sp, #172]	; 0xac
{
 800e82a:	f8dd a0b0 	ldr.w	sl, [sp, #176]	; 0xb0
 800e82e:	911c      	str	r1, [sp, #112]	; 0x70
    for (int32_t rhs_rows_idx = 0; rhs_rows_idx <= (rhs_rows - 2); rhs_rows_idx += 2)
 800e830:	1e42      	subs	r2, r0, #1
 800e832:	2a00      	cmp	r2, #0
 800e834:	9219      	str	r2, [sp, #100]	; 0x64
 800e836:	f340 81fa 	ble.w	800ec2e <arm_nn_mat_mult_nt_t_s8+0x412>
 800e83a:	4604      	mov	r4, r0
        {
            lhs_offset_contribution0 += bias[rhs_rows_idx];
            lhs_offset_contribution1 += bias[rhs_rows_idx + 1];
        }

        int32_t lhs_rows_idx = lhs_rows >> 1;
 800e83c:	982a      	ldr	r0, [sp, #168]	; 0xa8

        rhs += 2 * rhs_cols;
        dst += 2;
    }

    if (rhs_rows % 2)
 800e83e:	910b      	str	r1, [sp, #44]	; 0x2c
 800e840:	461d      	mov	r5, r3
 800e842:	f1aa 0310 	sub.w	r3, sl, #16
        int32_t lhs_rows_idx = lhs_rows >> 1;
 800e846:	1042      	asrs	r2, r0, #1
 800e848:	f023 030f 	bic.w	r3, r3, #15
 800e84c:	f103 0010 	add.w	r0, r3, #16
 800e850:	fb04 f302 	mul.w	r3, r4, r2
 800e854:	eb05 0443 	add.w	r4, r5, r3, lsl #1
 800e858:	941a      	str	r4, [sp, #104]	; 0x68
    for (int32_t rhs_rows_idx = 0; rhs_rows_idx <= (rhs_rows - 2); rhs_rows_idx += 2)
 800e85a:	2400      	movs	r4, #0
 800e85c:	9411      	str	r4, [sp, #68]	; 0x44
 800e85e:	9c2b      	ldr	r4, [sp, #172]	; 0xac
        int32_t lhs_rows_idx = lhs_rows >> 1;
 800e860:	9218      	str	r2, [sp, #96]	; 0x60
 800e862:	1c63      	adds	r3, r4, #1
 800e864:	462a      	mov	r2, r5
 800e866:	441a      	add	r2, r3
 800e868:	921b      	str	r2, [sp, #108]	; 0x6c
 800e86a:	f06f 0203 	mvn.w	r2, #3
 800e86e:	eba2 020a 	sub.w	r2, r2, sl
 800e872:	921d      	str	r2, [sp, #116]	; 0x74
            for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 800e874:	f1aa 020f 	sub.w	r2, sl, #15
 800e878:	920c      	str	r2, [sp, #48]	; 0x30
        if (lhs_rows % 2)
 800e87a:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 800e87c:	9008      	str	r0, [sp, #32]
 800e87e:	f002 0201 	and.w	r2, r2, #1
 800e882:	f10a 30ff 	add.w	r0, sl, #4294967295	; 0xffffffff
 800e886:	9217      	str	r2, [sp, #92]	; 0x5c
        rhs += 2 * rhs_cols;
 800e888:	ea4f 024a 	mov.w	r2, sl, lsl #1
 800e88c:	9215      	str	r2, [sp, #84]	; 0x54
 800e88e:	180a      	adds	r2, r1, r0
 800e890:	9212      	str	r2, [sp, #72]	; 0x48
 800e892:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 800e894:	9010      	str	r0, [sp, #64]	; 0x40
 800e896:	3204      	adds	r2, #4
 800e898:	9204      	str	r2, [sp, #16]
 800e89a:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 800e89c:	3204      	adds	r2, #4
 800e89e:	9203      	str	r2, [sp, #12]
 800e8a0:	0062      	lsls	r2, r4, #1
 800e8a2:	920d      	str	r2, [sp, #52]	; 0x34
 800e8a4:	46d3      	mov	fp, sl
 800e8a6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e8a8:	9a11      	ldr	r2, [sp, #68]	; 0x44
        for (int32_t x = 0; x < rhs_cols; ++x)
 800e8aa:	f1bb 0f00 	cmp.w	fp, #0
 800e8ae:	4413      	add	r3, r2
 800e8b0:	9305      	str	r3, [sp, #20]
 800e8b2:	f340 8472 	ble.w	800f19a <arm_nn_mat_mult_nt_t_s8+0x97e>
 800e8b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e8b8:	9d12      	ldr	r5, [sp, #72]	; 0x48
        q31_t lhs_offset_contribution1 = 0;
 800e8ba:	2200      	movs	r2, #0
 800e8bc:	3b01      	subs	r3, #1
        for (int32_t x = 0; x < rhs_cols; ++x)
 800e8be:	4628      	mov	r0, r5
        q31_t lhs_offset_contribution0 = 0;
 800e8c0:	4611      	mov	r1, r2
            lhs_offset_contribution0 += rhs[x];
 800e8c2:	f913 4f01 	ldrsb.w	r4, [r3, #1]!
 800e8c6:	4421      	add	r1, r4
            lhs_offset_contribution1 += rhs[x + rhs_cols];
 800e8c8:	f910 4f01 	ldrsb.w	r4, [r0, #1]!
        for (int32_t x = 0; x < rhs_cols; ++x)
 800e8cc:	429d      	cmp	r5, r3
            lhs_offset_contribution1 += rhs[x + rhs_cols];
 800e8ce:	4422      	add	r2, r4
        for (int32_t x = 0; x < rhs_cols; ++x)
 800e8d0:	d1f7      	bne.n	800e8c2 <arm_nn_mat_mult_nt_t_s8+0xa6>
        lhs_offset_contribution0 *= lhs_offset;
 800e8d2:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e8d4:	fb01 f303 	mul.w	r3, r1, r3
 800e8d8:	9309      	str	r3, [sp, #36]	; 0x24
        lhs_offset_contribution1 *= lhs_offset;
 800e8da:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800e8dc:	fb02 f303 	mul.w	r3, r2, r3
 800e8e0:	930a      	str	r3, [sp, #40]	; 0x28
        if (bias)
 800e8e2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800e8e4:	b15a      	cbz	r2, 800e8fe <arm_nn_mat_mult_nt_t_s8+0xe2>
            lhs_offset_contribution1 += bias[rhs_rows_idx + 1];
 800e8e6:	9911      	ldr	r1, [sp, #68]	; 0x44
 800e8e8:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e8ea:	1d13      	adds	r3, r2, #4
 800e8ec:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800e8f0:	4418      	add	r0, r3
            lhs_offset_contribution0 += bias[rhs_rows_idx];
 800e8f2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e8f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
            lhs_offset_contribution1 += bias[rhs_rows_idx + 1];
 800e8f8:	900a      	str	r0, [sp, #40]	; 0x28
            lhs_offset_contribution0 += bias[rhs_rows_idx];
 800e8fa:	441a      	add	r2, r3
 800e8fc:	9209      	str	r2, [sp, #36]	; 0x24
        while (lhs_rows_idx)
 800e8fe:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800e900:	2b00      	cmp	r3, #0
 800e902:	f000 8448 	beq.w	800f196 <arm_nn_mat_mult_nt_t_s8+0x97a>
 800e906:	9911      	ldr	r1, [sp, #68]	; 0x44
 800e908:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  *in_q7 += 4;
 800e90a:	9306      	str	r3, [sp, #24]
 800e90c:	440a      	add	r2, r1
 800e90e:	9207      	str	r2, [sp, #28]
 800e910:	9908      	ldr	r1, [sp, #32]
 800e912:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
        const q7_t *lhs_ptr = &lhs[0];
 800e914:	9e16      	ldr	r6, [sp, #88]	; 0x58
 800e916:	f10b 0304 	add.w	r3, fp, #4
 800e91a:	440a      	add	r2, r1
 800e91c:	9300      	str	r3, [sp, #0]
 800e91e:	f1ab 0c04 	sub.w	ip, fp, #4
 800e922:	f10b 0308 	add.w	r3, fp, #8
 800e926:	920e      	str	r2, [sp, #56]	; 0x38
 800e928:	9301      	str	r3, [sp, #4]
 800e92a:	46e2      	mov	sl, ip
            for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 800e92c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e92e:	2b00      	cmp	r3, #0
 800e930:	f340 8237 	ble.w	800eda2 <arm_nn_mat_mult_nt_t_s8+0x586>
 800e934:	9b08      	ldr	r3, [sp, #32]
            q31_t res10 = lhs_offset_contribution0;
 800e936:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800e938:	18f3      	adds	r3, r6, r3
 800e93a:	9302      	str	r3, [sp, #8]
            q31_t res11 = lhs_offset_contribution1;
 800e93c:	e9dd 370a 	ldrd	r3, r7, [sp, #40]	; 0x28
            q31_t res10 = lhs_offset_contribution0;
 800e940:	462a      	mov	r2, r5
            q31_t res11 = lhs_offset_contribution1;
 800e942:	4619      	mov	r1, r3
                val1 = arm_nn_read_q7x4_ia((const q7_t **)&rhs_ptr);
 800e944:	6838      	ldr	r0, [r7, #0]
  __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 800e946:	fa2f fe80 	sxtb16	lr, r0
                val0 = arm_nn_read_q7x4_ia((const q7_t **)&lhs_ptr);
 800e94a:	f8d6 c000 	ldr.w	ip, [r6]
 800e94e:	fa2f f88c 	sxtb16	r8, ip
                val4 = arm_nn_read_q7x4((const q7_t *)&rhs_ptr[off0]);
 800e952:	f857 400b 	ldr.w	r4, [r7, fp]
	__ASM volatile ("sxtb16 %0, %1, ROR %2" : "=r" (result) : "r" (op1), "i" (rotate) );
 800e956:	fa2f f090 	sxtb16	r0, r0, ror #8
 800e95a:	fa2f fc9c 	sxtb16	ip, ip, ror #8
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 800e95e:	fb28 550e 	smlad	r5, r8, lr, r5
  __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 800e962:	fa2f f984 	sxtb16	r9, r4
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 800e966:	fb2c 5500 	smlad	r5, ip, r0, r5
 800e96a:	fa2f f494 	sxtb16	r4, r4, ror #8
 800e96e:	fb28 3809 	smlad	r8, r8, r9, r3
 800e972:	fb2c 8c04 	smlad	ip, ip, r4, r8
                val0  = arm_nn_read_q7x4((const q7_t *)&lhs_ptr[off0]);
 800e976:	f856 300b 	ldr.w	r3, [r6, fp]
  __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 800e97a:	fa2f f883 	sxtb16	r8, r3
	__ASM volatile ("sxtb16 %0, %1, ROR %2" : "=r" (result) : "r" (op1), "i" (rotate) );
 800e97e:	fa2f f393 	sxtb16	r3, r3, ror #8
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 800e982:	fb28 2e0e 	smlad	lr, r8, lr, r2
 800e986:	fb28 1809 	smlad	r8, r8, r9, r1
 800e98a:	fb23 ee00 	smlad	lr, r3, r0, lr
                val1  = arm_nn_read_q7x4_ia((const q7_t **)&rhs_ptr);
 800e98e:	6878      	ldr	r0, [r7, #4]
 800e990:	fb23 8104 	smlad	r1, r3, r4, r8
                val4 = arm_nn_read_q7x4((const q7_t *)&rhs_ptr[off0]);
 800e994:	9b00      	ldr	r3, [sp, #0]
 800e996:	58fb      	ldr	r3, [r7, r3]
  __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 800e998:	fa2f f480 	sxtb16	r4, r0
                val0 = arm_nn_read_q7x4_ia((const q7_t **)&lhs_ptr);
 800e99c:	6872      	ldr	r2, [r6, #4]
 800e99e:	fa2f f882 	sxtb16	r8, r2
	__ASM volatile ("sxtb16 %0, %1, ROR %2" : "=r" (result) : "r" (op1), "i" (rotate) );
 800e9a2:	fa2f f090 	sxtb16	r0, r0, ror #8
 800e9a6:	fa2f f292 	sxtb16	r2, r2, ror #8
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 800e9aa:	fb28 5504 	smlad	r5, r8, r4, r5
  __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 800e9ae:	fa2f f983 	sxtb16	r9, r3
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 800e9b2:	fb22 5500 	smlad	r5, r2, r0, r5
 800e9b6:	fa2f f393 	sxtb16	r3, r3, ror #8
 800e9ba:	fb28 c809 	smlad	r8, r8, r9, ip
 800e9be:	fb22 8c03 	smlad	ip, r2, r3, r8
                val0  = arm_nn_read_q7x4((const q7_t *)&lhs_ptr[off0]);
 800e9c2:	9a00      	ldr	r2, [sp, #0]
 800e9c4:	58b2      	ldr	r2, [r6, r2]
  __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 800e9c6:	fa2f f882 	sxtb16	r8, r2
	__ASM volatile ("sxtb16 %0, %1, ROR %2" : "=r" (result) : "r" (op1), "i" (rotate) );
 800e9ca:	fa2f f292 	sxtb16	r2, r2, ror #8
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 800e9ce:	fb28 e404 	smlad	r4, r8, r4, lr
 800e9d2:	fb28 1809 	smlad	r8, r8, r9, r1
 800e9d6:	fb22 4400 	smlad	r4, r2, r0, r4
                val1  = arm_nn_read_q7x4_ia((const q7_t **)&rhs_ptr);
 800e9da:	68b9      	ldr	r1, [r7, #8]
 800e9dc:	fb22 8203 	smlad	r2, r2, r3, r8
                val4 = arm_nn_read_q7x4((const q7_t *)&rhs_ptr[off0]);
 800e9e0:	9b01      	ldr	r3, [sp, #4]
 800e9e2:	58fb      	ldr	r3, [r7, r3]
  __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 800e9e4:	fa2f f881 	sxtb16	r8, r1
                val0 = arm_nn_read_q7x4_ia((const q7_t **)&lhs_ptr);
 800e9e8:	68b0      	ldr	r0, [r6, #8]
 800e9ea:	fa2f fe80 	sxtb16	lr, r0
	__ASM volatile ("sxtb16 %0, %1, ROR %2" : "=r" (result) : "r" (op1), "i" (rotate) );
 800e9ee:	fa2f f191 	sxtb16	r1, r1, ror #8
 800e9f2:	fa2f f090 	sxtb16	r0, r0, ror #8
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 800e9f6:	fb2e 5508 	smlad	r5, lr, r8, r5
  __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 800e9fa:	fa2f f983 	sxtb16	r9, r3
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 800e9fe:	fb20 5501 	smlad	r5, r0, r1, r5
 800ea02:	fa2f f393 	sxtb16	r3, r3, ror #8
 800ea06:	fb2e ce09 	smlad	lr, lr, r9, ip
 800ea0a:	fb20 ee03 	smlad	lr, r0, r3, lr
                val0  = arm_nn_read_q7x4((const q7_t *)&lhs_ptr[off0]);
 800ea0e:	9801      	ldr	r0, [sp, #4]
 800ea10:	5830      	ldr	r0, [r6, r0]
  __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 800ea12:	fa2f fc80 	sxtb16	ip, r0
	__ASM volatile ("sxtb16 %0, %1, ROR %2" : "=r" (result) : "r" (op1), "i" (rotate) );
 800ea16:	fa2f f090 	sxtb16	r0, r0, ror #8
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 800ea1a:	fb2c 4808 	smlad	r8, ip, r8, r4
 800ea1e:	fb2c 2409 	smlad	r4, ip, r9, r2
 800ea22:	fb20 8c01 	smlad	ip, r0, r1, r8
  memcpy(&val, *in_q7, 4);
 800ea26:	68fa      	ldr	r2, [r7, #12]
  *in_q7 += 4;
 800ea28:	3710      	adds	r7, #16
 800ea2a:	fb20 4003 	smlad	r0, r0, r3, r4
                val4 = arm_nn_read_q7x4((const q7_t *)&rhs_ptr[off0]);
 800ea2e:	f857 400a 	ldr.w	r4, [r7, sl]
  __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 800ea32:	fa2f f882 	sxtb16	r8, r2
                val0 = arm_nn_read_q7x4_ia((const q7_t **)&lhs_ptr);
 800ea36:	68f3      	ldr	r3, [r6, #12]
 800ea38:	3610      	adds	r6, #16
 800ea3a:	fa2f f183 	sxtb16	r1, r3
	__ASM volatile ("sxtb16 %0, %1, ROR %2" : "=r" (result) : "r" (op1), "i" (rotate) );
 800ea3e:	fa2f f292 	sxtb16	r2, r2, ror #8
 800ea42:	fa2f f393 	sxtb16	r3, r3, ror #8
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 800ea46:	fb21 5508 	smlad	r5, r1, r8, r5
  __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 800ea4a:	fa2f f984 	sxtb16	r9, r4
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 800ea4e:	fb23 5502 	smlad	r5, r3, r2, r5
 800ea52:	fa2f f494 	sxtb16	r4, r4, ror #8
 800ea56:	fb21 e109 	smlad	r1, r1, r9, lr
 800ea5a:	fb23 1304 	smlad	r3, r3, r4, r1
                val0  = arm_nn_read_q7x4((const q7_t *)&lhs_ptr[off0]);
 800ea5e:	f856 100a 	ldr.w	r1, [r6, sl]
  __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 800ea62:	fa2f fe81 	sxtb16	lr, r1
	__ASM volatile ("sxtb16 %0, %1, ROR %2" : "=r" (result) : "r" (op1), "i" (rotate) );
 800ea66:	fa2f f191 	sxtb16	r1, r1, ror #8
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 800ea6a:	fb2e c808 	smlad	r8, lr, r8, ip
 800ea6e:	fb2e 0e09 	smlad	lr, lr, r9, r0
 800ea72:	fb21 8202 	smlad	r2, r1, r2, r8
 800ea76:	fb21 e104 	smlad	r1, r1, r4, lr
            for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 800ea7a:	9802      	ldr	r0, [sp, #8]
 800ea7c:	4286      	cmp	r6, r0
 800ea7e:	f47f af61 	bne.w	800e944 <arm_nn_mat_mult_nt_t_s8+0x128>
 800ea82:	980e      	ldr	r0, [sp, #56]	; 0x38
 800ea84:	f8dd 8020 	ldr.w	r8, [sp, #32]
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800ea88:	45d8      	cmp	r8, fp
 800ea8a:	da1e      	bge.n	800eaca <arm_nn_mat_mult_nt_t_s8+0x2ae>
 800ea8c:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800ea8e:	eb00 0e04 	add.w	lr, r0, r4
 800ea92:	9c02      	ldr	r4, [sp, #8]
 800ea94:	3801      	subs	r0, #1
 800ea96:	ebae 0e08 	sub.w	lr, lr, r8
 800ea9a:	3c01      	subs	r4, #1
                q7_t rhs_value0 = rhs_ptr[0];
 800ea9c:	f910 cf01 	ldrsb.w	ip, [r0, #1]!
                q7_t lhs_value  = lhs_ptr[0];
 800eaa0:	f914 6f01 	ldrsb.w	r6, [r4, #1]!
                q7_t rhs_value1 = rhs_ptr[rhs_cols];
 800eaa4:	f910 700b 	ldrsb.w	r7, [r0, fp]
                res00 += lhs_value * rhs_value0;
 800eaa8:	fb16 550c 	smlabb	r5, r6, ip, r5
                res01 += lhs_value * rhs_value1;
 800eaac:	fb16 3307 	smlabb	r3, r6, r7, r3
                lhs_value  = lhs_ptr[rhs_cols];
 800eab0:	f914 600b 	ldrsb.w	r6, [r4, fp]
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800eab4:	4586      	cmp	lr, r0
                res10 += lhs_value * rhs_value0;
 800eab6:	fb1c 2206 	smlabb	r2, ip, r6, r2
                res11 += lhs_value * rhs_value1;
 800eaba:	fb17 1106 	smlabb	r1, r7, r6, r1
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800eabe:	d1ed      	bne.n	800ea9c <arm_nn_mat_mult_nt_t_s8+0x280>
                ++lhs_ptr;
 800eac0:	9802      	ldr	r0, [sp, #8]
 800eac2:	ebab 0808 	sub.w	r8, fp, r8
 800eac6:	4440      	add	r0, r8
 800eac8:	9002      	str	r0, [sp, #8]
            res00 = arm_nn_requantize(res00, dst_multipliers[rhs_rows_idx],     dst_shifts[rhs_rows_idx]);
 800eaca:	9803      	ldr	r0, [sp, #12]
 800eacc:	9c04      	ldr	r4, [sp, #16]
 800eace:	f850 0c04 	ldr.w	r0, [r0, #-4]
 800ead2:	f854 6c04 	ldr.w	r6, [r4, #-4]
      arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 800ead6:	ea20 74e0 	bic.w	r4, r0, r0, asr #31
  return arm_nn_divide_by_power_of_two(
 800eada:	40a5      	lsls	r5, r4
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 800eadc:	f04f 4780 	mov.w	r7, #1073741824	; 0x40000000
 800eae0:	f04f 0c00 	mov.w	ip, #0
 800eae4:	fbc5 7c06 	smlal	r7, ip, r5, r6
    result = (int32_t)(mult.long_long >> 31);
 800eae8:	0fff      	lsrs	r7, r7, #31
  return arm_nn_divide_by_power_of_two(
 800eaea:	2800      	cmp	r0, #0
    result = (int32_t)(mult.long_long >> 31);
 800eaec:	ea47 084c 	orr.w	r8, r7, ip, lsl #1
  return arm_nn_divide_by_power_of_two(
 800eaf0:	f340 8127 	ble.w	800ed42 <arm_nn_mat_mult_nt_t_s8+0x526>
    if (result < 0)
 800eaf4:	f1b8 0f00 	cmp.w	r8, #0
 800eaf8:	f2c0 8146 	blt.w	800ed88 <arm_nn_mat_mult_nt_t_s8+0x56c>
  return arm_nn_divide_by_power_of_two(
 800eafc:	fa02 f404 	lsl.w	r4, r2, r4
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 800eb00:	2000      	movs	r0, #0
 800eb02:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800eb06:	fbc6 2004 	smlal	r2, r0, r6, r4
    result = (int32_t)(mult.long_long >> 31);
 800eb0a:	0fd2      	lsrs	r2, r2, #31
 800eb0c:	f04f 0c00 	mov.w	ip, #0
 800eb10:	ea42 0240 	orr.w	r2, r2, r0, lsl #1
    q31_t threshold = remainder_mask >> 1;
 800eb14:	46e1      	mov	r9, ip
            res01 = arm_nn_requantize(res01, dst_multipliers[rhs_rows_idx + 1], dst_shifts[rhs_rows_idx + 1]);
 800eb16:	9803      	ldr	r0, [sp, #12]
 800eb18:	6805      	ldr	r5, [r0, #0]
 800eb1a:	9804      	ldr	r0, [sp, #16]
      arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 800eb1c:	ea25 74e5 	bic.w	r4, r5, r5, asr #31
 800eb20:	6806      	ldr	r6, [r0, #0]
  return arm_nn_divide_by_power_of_two(
 800eb22:	40a3      	lsls	r3, r4
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 800eb24:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800eb28:	2700      	movs	r7, #0
 800eb2a:	fbc3 0706 	smlal	r0, r7, r3, r6
    result = (int32_t)(mult.long_long >> 31);
 800eb2e:	0fc0      	lsrs	r0, r0, #31
  return arm_nn_divide_by_power_of_two(
 800eb30:	2d00      	cmp	r5, #0
    result = (int32_t)(mult.long_long >> 31);
 800eb32:	ea40 0047 	orr.w	r0, r0, r7, lsl #1
  return arm_nn_divide_by_power_of_two(
 800eb36:	f340 80e3 	ble.w	800ed00 <arm_nn_mat_mult_nt_t_s8+0x4e4>
 800eb3a:	fa01 f404 	lsl.w	r4, r1, r4
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 800eb3e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800eb42:	2100      	movs	r1, #0
 800eb44:	fbc6 3104 	smlal	r3, r1, r6, r4
    result = (int32_t)(mult.long_long >> 31);
 800eb48:	0fdb      	lsrs	r3, r3, #31
 800eb4a:	2500      	movs	r5, #0
 800eb4c:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
    q31_t threshold = remainder_mask >> 1;
 800eb50:	462f      	mov	r7, r5
    if (result < 0)
 800eb52:	2a00      	cmp	r2, #0
        threshold++;
 800eb54:	bfb8      	it	lt
 800eb56:	f109 0901 	addlt.w	r9, r9, #1
    if (remainder > threshold)
 800eb5a:	45e1      	cmp	r9, ip
        result++;
 800eb5c:	bfb8      	it	lt
 800eb5e:	3201      	addlt	r2, #1
    if (result < 0)
 800eb60:	2b00      	cmp	r3, #0
        threshold++;
 800eb62:	bfb8      	it	lt
 800eb64:	3701      	addlt	r7, #1
            res01 += dst_offset;
 800eb66:	9c2e      	ldr	r4, [sp, #184]	; 0xb8
            res00 += dst_offset;
 800eb68:	992e      	ldr	r1, [sp, #184]	; 0xb8
            lhs_ptr += rhs_cols;
 800eb6a:	9e02      	ldr	r6, [sp, #8]
    if (remainder > threshold)
 800eb6c:	42af      	cmp	r7, r5
        result++;
 800eb6e:	bfb8      	it	lt
 800eb70:	3301      	addlt	r3, #1
            res01 += dst_offset;
 800eb72:	4420      	add	r0, r4
            res10 += dst_offset;
 800eb74:	4422      	add	r2, r4
            res11 += dst_offset;
 800eb76:	4423      	add	r3, r4
            res00 = MAX(res00, activation_min);
 800eb78:	9c2f      	ldr	r4, [sp, #188]	; 0xbc
            res00 += dst_offset;
 800eb7a:	4441      	add	r1, r8
            res00 = MAX(res00, activation_min);
 800eb7c:	42a1      	cmp	r1, r4
 800eb7e:	bfb8      	it	lt
 800eb80:	4621      	movlt	r1, r4
            res01 = MAX(res01, activation_min);
 800eb82:	42a0      	cmp	r0, r4
 800eb84:	bfb8      	it	lt
 800eb86:	4620      	movlt	r0, r4
            res10 = MAX(res10, activation_min);
 800eb88:	42a2      	cmp	r2, r4
 800eb8a:	bfb8      	it	lt
 800eb8c:	4622      	movlt	r2, r4
            res11 = MAX(res11, activation_min);
 800eb8e:	42a3      	cmp	r3, r4
 800eb90:	bfb8      	it	lt
 800eb92:	4623      	movlt	r3, r4
            res00 = MIN(res00, activation_max);
 800eb94:	9c30      	ldr	r4, [sp, #192]	; 0xc0
 800eb96:	42a1      	cmp	r1, r4
 800eb98:	bfa8      	it	ge
 800eb9a:	4621      	movge	r1, r4
            dst_ptr[0] = (q7_t)res00;
 800eb9c:	9c05      	ldr	r4, [sp, #20]
 800eb9e:	7021      	strb	r1, [r4, #0]
            res01 = MIN(res01, activation_max);
 800eba0:	9930      	ldr	r1, [sp, #192]	; 0xc0
 800eba2:	4288      	cmp	r0, r1
 800eba4:	bfa8      	it	ge
 800eba6:	4608      	movge	r0, r1
            dst_ptr[1] = (q7_t)res01;
 800eba8:	7060      	strb	r0, [r4, #1]
            res10 = MIN(res10, activation_max);
 800ebaa:	9830      	ldr	r0, [sp, #192]	; 0xc0
 800ebac:	4282      	cmp	r2, r0
 800ebae:	bfa8      	it	ge
 800ebb0:	4602      	movge	r2, r0
            dst_ptr[0] = (q7_t)res10;
 800ebb2:	9807      	ldr	r0, [sp, #28]
 800ebb4:	f800 2c01 	strb.w	r2, [r0, #-1]
            res11 = MIN(res11, activation_max);
 800ebb8:	9a30      	ldr	r2, [sp, #192]	; 0xc0
 800ebba:	4293      	cmp	r3, r2
 800ebbc:	bfa8      	it	ge
 800ebbe:	4613      	movge	r3, r2
            dst_ptr[1] = (q7_t)res11;
 800ebc0:	7003      	strb	r3, [r0, #0]
            dst_ptr += rhs_rows;
 800ebc2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
            dst_ptr[1] = (q7_t)res01;
 800ebc4:	4621      	mov	r1, r4
 800ebc6:	4419      	add	r1, r3
        while (lhs_rows_idx)
 800ebc8:	18c3      	adds	r3, r0, r3
 800ebca:	9307      	str	r3, [sp, #28]
 800ebcc:	9b06      	ldr	r3, [sp, #24]
 800ebce:	9105      	str	r1, [sp, #20]
 800ebd0:	3b01      	subs	r3, #1
            lhs_ptr += rhs_cols;
 800ebd2:	445e      	add	r6, fp
        while (lhs_rows_idx)
 800ebd4:	9306      	str	r3, [sp, #24]
 800ebd6:	f47f aea9 	bne.w	800e92c <arm_nn_mat_mult_nt_t_s8+0x110>
 800ebda:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ebdc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800ebde:	4413      	add	r3, r2
 800ebe0:	9305      	str	r3, [sp, #20]
        if (lhs_rows % 2)
 800ebe2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ebe4:	2b00      	cmp	r3, #0
 800ebe6:	f040 80e5 	bne.w	800edb4 <arm_nn_mat_mult_nt_t_s8+0x598>
        rhs += 2 * rhs_cols;
 800ebea:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ebec:	9915      	ldr	r1, [sp, #84]	; 0x54
    for (int32_t rhs_rows_idx = 0; rhs_rows_idx <= (rhs_rows - 2); rhs_rows_idx += 2)
 800ebee:	9b11      	ldr	r3, [sp, #68]	; 0x44
        rhs += 2 * rhs_cols;
 800ebf0:	440a      	add	r2, r1
 800ebf2:	920b      	str	r2, [sp, #44]	; 0x2c
    for (int32_t rhs_rows_idx = 0; rhs_rows_idx <= (rhs_rows - 2); rhs_rows_idx += 2)
 800ebf4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ebf6:	440a      	add	r2, r1
 800ebf8:	9212      	str	r2, [sp, #72]	; 0x48
 800ebfa:	9a04      	ldr	r2, [sp, #16]
 800ebfc:	3208      	adds	r2, #8
 800ebfe:	9204      	str	r2, [sp, #16]
 800ec00:	9a03      	ldr	r2, [sp, #12]
 800ec02:	3208      	adds	r2, #8
 800ec04:	9203      	str	r2, [sp, #12]
 800ec06:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800ec08:	3302      	adds	r3, #2
 800ec0a:	4293      	cmp	r3, r2
 800ec0c:	9311      	str	r3, [sp, #68]	; 0x44
 800ec0e:	f6ff ae4a 	blt.w	800e8a6 <arm_nn_mat_mult_nt_t_s8+0x8a>
 800ec12:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 800ec14:	3b02      	subs	r3, #2
 800ec16:	085b      	lsrs	r3, r3, #1
        rhs += 2 * rhs_cols;
 800ec18:	fb03 1201 	mla	r2, r3, r1, r1
 800ec1c:	991c      	ldr	r1, [sp, #112]	; 0x70
 800ec1e:	4411      	add	r1, r2
        dst += 2;
 800ec20:	9a14      	ldr	r2, [sp, #80]	; 0x50
        rhs += 2 * rhs_cols;
 800ec22:	911c      	str	r1, [sp, #112]	; 0x70
 800ec24:	3301      	adds	r3, #1
        dst += 2;
 800ec26:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 800ec2a:	46da      	mov	sl, fp
 800ec2c:	9314      	str	r3, [sp, #80]	; 0x50
    if (rhs_rows % 2)
 800ec2e:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 800ec30:	07db      	lsls	r3, r3, #31
 800ec32:	d561      	bpl.n	800ecf8 <arm_nn_mat_mult_nt_t_s8+0x4dc>
    {
        const q7_t *lhs_ptr = &lhs[0];
        q7_t *dst_ptr = &dst[0];

        for (int32_t lhs_rows_idx = 0; lhs_rows_idx < lhs_rows; ++lhs_rows_idx)
 800ec34:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800ec36:	2b00      	cmp	r3, #0
 800ec38:	dd5e      	ble.n	800ecf8 <arm_nn_mat_mult_nt_t_s8+0x4dc>
        {
            const q7_t *rhs_ptr = &rhs[0];
            q31_t res00 = 0;
            if (bias)
            {
                res00 = bias[rhs_rows - 1];
 800ec3a:	9b2b      	ldr	r3, [sp, #172]	; 0xac
                ++rhs_ptr;
                ++lhs_ptr;
            }

            // Quantize down
            res00 = arm_nn_requantize(res00, dst_multipliers[rhs_rows - 1], dst_shifts[rhs_rows - 1]);
 800ec3c:	9a28      	ldr	r2, [sp, #160]	; 0xa0
                res00 = bias[rhs_rows - 1];
 800ec3e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800ec42:	3b01      	subs	r3, #1
            res00 = arm_nn_requantize(res00, dst_multipliers[rhs_rows - 1], dst_shifts[rhs_rows - 1]);
 800ec44:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800ec48:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 800ec4a:	eb02 0783 	add.w	r7, r2, r3, lsl #2
                res00 = bias[rhs_rows - 1];
 800ec4e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ec50:	eb02 0883 	add.w	r8, r2, r3, lsl #2
    const q31_t remainder_mask = (1 << exponent) - 1;
 800ec54:	e9cd 7800 	strd	r7, r8, [sp]
        for (int32_t lhs_rows_idx = 0; lhs_rows_idx < lhs_rows; ++lhs_rows_idx)
 800ec58:	2400      	movs	r4, #0
 800ec5a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800ec5c:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 800ec60:	9f2d      	ldr	r7, [sp, #180]	; 0xb4
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 800ec62:	f04f 4c80 	mov.w	ip, #1073741824	; 0x40000000
 800ec66:	46a6      	mov	lr, r4
    const q31_t remainder_mask = (1 << exponent) - 1;
 800ec68:	f04f 0901 	mov.w	r9, #1
            if (bias)
 800ec6c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ec6e:	2b00      	cmp	r3, #0
 800ec70:	f000 8298 	beq.w	800f1a4 <arm_nn_mat_mult_nt_t_s8+0x988>
                res00 = bias[rhs_rows - 1];
 800ec74:	9b01      	ldr	r3, [sp, #4]
 800ec76:	6819      	ldr	r1, [r3, #0]
            for (int32_t rhs_cols_idx = 0; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800ec78:	f1ba 0f00 	cmp.w	sl, #0
 800ec7c:	dd0c      	ble.n	800ec98 <arm_nn_mat_mult_nt_t_s8+0x47c>
 800ec7e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800ec80:	eb02 0b0a 	add.w	fp, r2, sl
 800ec84:	1e58      	subs	r0, r3, #1
                q31_t lhs_value = lhs_ptr[0] + lhs_offset;
 800ec86:	f912 3b01 	ldrsb.w	r3, [r2], #1
                q31_t rhs_value = rhs_ptr[0];
 800ec8a:	f910 6f01 	ldrsb.w	r6, [r0, #1]!
                q31_t lhs_value = lhs_ptr[0] + lhs_offset;
 800ec8e:	443b      	add	r3, r7
            for (int32_t rhs_cols_idx = 0; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800ec90:	455a      	cmp	r2, fp
                res00 += lhs_value * rhs_value;
 800ec92:	fb06 1103 	mla	r1, r6, r3, r1
            for (int32_t rhs_cols_idx = 0; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800ec96:	d1f6      	bne.n	800ec86 <arm_nn_mat_mult_nt_t_s8+0x46a>
            res00 = arm_nn_requantize(res00, dst_multipliers[rhs_rows - 1], dst_shifts[rhs_rows - 1]);
 800ec98:	9b00      	ldr	r3, [sp, #0]
 800ec9a:	681e      	ldr	r6, [r3, #0]
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 800ec9c:	682b      	ldr	r3, [r5, #0]
      arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 800ec9e:	ea26 70e6 	bic.w	r0, r6, r6, asr #31
  return arm_nn_divide_by_power_of_two(
 800eca2:	fa01 f000 	lsl.w	r0, r1, r0
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 800eca6:	46f3      	mov	fp, lr
 800eca8:	4661      	mov	r1, ip
 800ecaa:	fbc0 1b03 	smlal	r1, fp, r0, r3
    result = (int32_t)(mult.long_long >> 31);
 800ecae:	0fcb      	lsrs	r3, r1, #31
  return arm_nn_divide_by_power_of_two(
 800ecb0:	2e00      	cmp	r6, #0
    result = (int32_t)(mult.long_long >> 31);
 800ecb2:	ea43 034b 	orr.w	r3, r3, fp, lsl #1
  return arm_nn_divide_by_power_of_two(
 800ecb6:	dc0d      	bgt.n	800ecd4 <arm_nn_mat_mult_nt_t_s8+0x4b8>
 800ecb8:	4276      	negs	r6, r6
    const q31_t remainder_mask = (1 << exponent) - 1;
 800ecba:	fa09 f106 	lsl.w	r1, r9, r6
 800ecbe:	3901      	subs	r1, #1
    int32_t remainder = remainder_mask & dividend;
 800ecc0:	ea03 0001 	and.w	r0, r3, r1
    if (result < 0)
 800ecc4:	4133      	asrs	r3, r6
    q31_t threshold = remainder_mask >> 1;
 800ecc6:	ea4f 0161 	mov.w	r1, r1, asr #1
        threshold++;
 800ecca:	bf48      	it	mi
 800eccc:	3101      	addmi	r1, #1
    if (remainder > threshold)
 800ecce:	4288      	cmp	r0, r1
        result++;
 800ecd0:	bfc8      	it	gt
 800ecd2:	3301      	addgt	r3, #1

            // Add offset
            res00 += dst_offset;
 800ecd4:	992e      	ldr	r1, [sp, #184]	; 0xb8
 800ecd6:	440b      	add	r3, r1

            // Clamp the result
            res00 = MAX(res00, activation_min);
 800ecd8:	992f      	ldr	r1, [sp, #188]	; 0xbc
 800ecda:	428b      	cmp	r3, r1
 800ecdc:	bfb8      	it	lt
 800ecde:	460b      	movlt	r3, r1
            res00 = MIN(res00, activation_max);
 800ece0:	9930      	ldr	r1, [sp, #192]	; 0xc0
 800ece2:	428b      	cmp	r3, r1
 800ece4:	bfa8      	it	ge
 800ece6:	460b      	movge	r3, r1

            dst_ptr[0] = (q7_t)res00;
 800ece8:	f888 3000 	strb.w	r3, [r8]
            dst_ptr += rhs_rows;
 800ecec:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 800ecee:	4498      	add	r8, r3
        for (int32_t lhs_rows_idx = 0; lhs_rows_idx < lhs_rows; ++lhs_rows_idx)
 800ecf0:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800ecf2:	3401      	adds	r4, #1
 800ecf4:	42a3      	cmp	r3, r4
 800ecf6:	d1b9      	bne.n	800ec6c <arm_nn_mat_mult_nt_t_s8+0x450>
            dst_ptr += rhs_rows;
        }
    }
#endif
    return ARM_MATH_SUCCESS;
}
 800ecf8:	2000      	movs	r0, #0
 800ecfa:	b01f      	add	sp, #124	; 0x7c
 800ecfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  return arm_nn_divide_by_power_of_two(
 800ed00:	426b      	negs	r3, r5
    const q31_t remainder_mask = (1 << exponent) - 1;
 800ed02:	2501      	movs	r5, #1
 800ed04:	409d      	lsls	r5, r3
 800ed06:	3d01      	subs	r5, #1
  return arm_nn_divide_by_power_of_two(
 800ed08:	fa01 f404 	lsl.w	r4, r1, r4
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 800ed0c:	f04f 0e00 	mov.w	lr, #0
 800ed10:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
    int32_t remainder = remainder_mask & dividend;
 800ed14:	ea00 0705 	and.w	r7, r0, r5
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 800ed18:	fbc6 1e04 	smlal	r1, lr, r6, r4
    int32_t remainder = remainder_mask & dividend;
 800ed1c:	970f      	str	r7, [sp, #60]	; 0x3c
    result = (int32_t)(mult.long_long >> 31);
 800ed1e:	0fc9      	lsrs	r1, r1, #31
 800ed20:	ea41 014e 	orr.w	r1, r1, lr, lsl #1
    if (result < 0)
 800ed24:	4118      	asrs	r0, r3
    q31_t threshold = remainder_mask >> 1;
 800ed26:	ea4f 0765 	mov.w	r7, r5, asr #1
    if (remainder > threshold)
 800ed2a:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
    int32_t remainder = remainder_mask & dividend;
 800ed2c:	ea05 0501 	and.w	r5, r5, r1
    result = dividend >> exponent;
 800ed30:	fa41 f303 	asr.w	r3, r1, r3
    q31_t threshold = remainder_mask >> 1;
 800ed34:	bf54      	ite	pl
 800ed36:	4639      	movpl	r1, r7
        threshold++;
 800ed38:	1c79      	addmi	r1, r7, #1
    if (remainder > threshold)
 800ed3a:	428c      	cmp	r4, r1
        result++;
 800ed3c:	bfc8      	it	gt
 800ed3e:	3001      	addgt	r0, #1
 800ed40:	e707      	b.n	800eb52 <arm_nn_mat_mult_nt_t_s8+0x336>
  return arm_nn_divide_by_power_of_two(
 800ed42:	4240      	negs	r0, r0
    const q31_t remainder_mask = (1 << exponent) - 1;
 800ed44:	2501      	movs	r5, #1
  return arm_nn_divide_by_power_of_two(
 800ed46:	fa02 f404 	lsl.w	r4, r2, r4
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 800ed4a:	f04f 0c00 	mov.w	ip, #0
 800ed4e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    const q31_t remainder_mask = (1 << exponent) - 1;
 800ed52:	fa05 f700 	lsl.w	r7, r5, r0
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 800ed56:	fbc6 2c04 	smlal	r2, ip, r6, r4
    const q31_t remainder_mask = (1 << exponent) - 1;
 800ed5a:	3f01      	subs	r7, #1
    result = (int32_t)(mult.long_long >> 31);
 800ed5c:	0fd2      	lsrs	r2, r2, #31
    int32_t remainder = remainder_mask & dividend;
 800ed5e:	ea08 0507 	and.w	r5, r8, r7
    q31_t threshold = remainder_mask >> 1;
 800ed62:	ea4f 0967 	mov.w	r9, r7, asr #1
    if (result < 0)
 800ed66:	fa58 f800 	asrs.w	r8, r8, r0
    result = (int32_t)(mult.long_long >> 31);
 800ed6a:	ea42 024c 	orr.w	r2, r2, ip, lsl #1
    int32_t remainder = remainder_mask & dividend;
 800ed6e:	ea07 0c02 	and.w	ip, r7, r2
    result = dividend >> exponent;
 800ed72:	fa42 f200 	asr.w	r2, r2, r0
    q31_t threshold = remainder_mask >> 1;
 800ed76:	bf54      	ite	pl
 800ed78:	4648      	movpl	r0, r9
        threshold++;
 800ed7a:	f109 0001 	addmi.w	r0, r9, #1
    if (remainder > threshold)
 800ed7e:	4285      	cmp	r5, r0
        result++;
 800ed80:	bfc8      	it	gt
 800ed82:	f108 0801 	addgt.w	r8, r8, #1
 800ed86:	e6c6      	b.n	800eb16 <arm_nn_mat_mult_nt_t_s8+0x2fa>
  return arm_nn_divide_by_power_of_two(
 800ed88:	40a2      	lsls	r2, r4
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 800ed8a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800ed8e:	2400      	movs	r4, #0
 800ed90:	fbc6 0402 	smlal	r0, r4, r6, r2
    result = (int32_t)(mult.long_long >> 31);
 800ed94:	0fc2      	lsrs	r2, r0, #31
 800ed96:	f04f 0c00 	mov.w	ip, #0
 800ed9a:	ea42 0244 	orr.w	r2, r2, r4, lsl #1
    q31_t threshold = remainder_mask >> 1;
 800ed9e:	46e1      	mov	r9, ip
 800eda0:	e6b9      	b.n	800eb16 <arm_nn_mat_mult_nt_t_s8+0x2fa>
            q31_t res11 = lhs_offset_contribution1;
 800eda2:	e9dd 300a 	ldrd	r3, r0, [sp, #40]	; 0x28
            q31_t res10 = lhs_offset_contribution0;
 800eda6:	9d09      	ldr	r5, [sp, #36]	; 0x24
            for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 800eda8:	9602      	str	r6, [sp, #8]
            q31_t res11 = lhs_offset_contribution1;
 800edaa:	4619      	mov	r1, r3
            q31_t res10 = lhs_offset_contribution0;
 800edac:	462a      	mov	r2, r5
            int32_t rhs_cols_idx = 0;
 800edae:	f04f 0800 	mov.w	r8, #0
 800edb2:	e669      	b.n	800ea88 <arm_nn_mat_mult_nt_t_s8+0x26c>
            for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 800edb4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800edb6:	2b00      	cmp	r3, #0
 800edb8:	f340 81f6 	ble.w	800f1a8 <arm_nn_mat_mult_nt_t_s8+0x98c>
 800edbc:	9a08      	ldr	r2, [sp, #32]
 800edbe:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800edc0:	981d      	ldr	r0, [sp, #116]	; 0x74
 800edc2:	eb06 0902 	add.w	r9, r6, r2
 800edc6:	e9dd 5209 	ldrd	r5, r2, [sp, #36]	; 0x24
 800edca:	3305      	adds	r3, #5
 800edcc:	f850 e003 	ldr.w	lr, [r0, r3]
 800edd0:	f853 4c04 	ldr.w	r4, [r3, #-4]
 800edd4:	6831      	ldr	r1, [r6, #0]
 800edd6:	18c7      	adds	r7, r0, r3
  __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 800edd8:	fa2f fa8e 	sxtb16	sl, lr
 800eddc:	fa2f fc81 	sxtb16	ip, r1
 800ede0:	fa2f f884 	sxtb16	r8, r4
	__ASM volatile ("sxtb16 %0, %1, ROR %2" : "=r" (result) : "r" (op1), "i" (rotate) );
 800ede4:	fa2f fe9e 	sxtb16	lr, lr, ror #8
 800ede8:	fa2f f191 	sxtb16	r1, r1, ror #8
 800edec:	fa2f f494 	sxtb16	r4, r4, ror #8
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 800edf0:	fb2c 550a 	smlad	r5, ip, sl, r5
 800edf4:	fb21 550e 	smlad	r5, r1, lr, r5
 800edf8:	fb2c 2c08 	smlad	ip, ip, r8, r2
 800edfc:	fb21 c104 	smlad	r1, r1, r4, ip
                val0 = arm_nn_read_q7x4_ia((const q7_t **)&rhs_ptr);
 800ee00:	687c      	ldr	r4, [r7, #4]
                val1 = arm_nn_read_q7x4((const q7_t *)&rhs_ptr[off0]);
 800ee02:	f8d3 c000 	ldr.w	ip, [r3]
                val2 = arm_nn_read_q7x4_ia((const q7_t **)&lhs_ptr);
 800ee06:	6872      	ldr	r2, [r6, #4]
  __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 800ee08:	fa2f fa84 	sxtb16	sl, r4
 800ee0c:	fa2f fe82 	sxtb16	lr, r2
 800ee10:	fa2f f88c 	sxtb16	r8, ip
	__ASM volatile ("sxtb16 %0, %1, ROR %2" : "=r" (result) : "r" (op1), "i" (rotate) );
 800ee14:	fa2f f494 	sxtb16	r4, r4, ror #8
 800ee18:	fa2f f292 	sxtb16	r2, r2, ror #8
 800ee1c:	fa2f fc9c 	sxtb16	ip, ip, ror #8
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 800ee20:	fb2e 550a 	smlad	r5, lr, sl, r5
 800ee24:	fb22 5404 	smlad	r4, r2, r4, r5
 800ee28:	fb2e 1e08 	smlad	lr, lr, r8, r1
 800ee2c:	fb22 e20c 	smlad	r2, r2, ip, lr
                val0 = arm_nn_read_q7x4_ia((const q7_t **)&rhs_ptr);
 800ee30:	f8d7 c008 	ldr.w	ip, [r7, #8]
                val1 = arm_nn_read_q7x4((const q7_t *)&rhs_ptr[off0]);
 800ee34:	685d      	ldr	r5, [r3, #4]
                val2 = arm_nn_read_q7x4_ia((const q7_t **)&lhs_ptr);
 800ee36:	68b1      	ldr	r1, [r6, #8]
  __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 800ee38:	fa2f fa8c 	sxtb16	sl, ip
 800ee3c:	fa2f fe81 	sxtb16	lr, r1
 800ee40:	fa2f f885 	sxtb16	r8, r5
	__ASM volatile ("sxtb16 %0, %1, ROR %2" : "=r" (result) : "r" (op1), "i" (rotate) );
 800ee44:	fa2f fc9c 	sxtb16	ip, ip, ror #8
 800ee48:	fa2f f191 	sxtb16	r1, r1, ror #8
 800ee4c:	fa2f f595 	sxtb16	r5, r5, ror #8
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 800ee50:	fb2e 440a 	smlad	r4, lr, sl, r4
 800ee54:	fb21 4c0c 	smlad	ip, r1, ip, r4
 800ee58:	fb2e 2e08 	smlad	lr, lr, r8, r2
 800ee5c:	fb21 e405 	smlad	r4, r1, r5, lr
  memcpy(&val, *in_q7, 4);
 800ee60:	68fd      	ldr	r5, [r7, #12]
                val1 = arm_nn_read_q7x4((const q7_t *)&rhs_ptr[off0]);
 800ee62:	68f1      	ldr	r1, [r6, #12]
 800ee64:	689f      	ldr	r7, [r3, #8]
                val2 = arm_nn_read_q7x4_ia((const q7_t **)&lhs_ptr);
 800ee66:	3610      	adds	r6, #16
  __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
 800ee68:	fa2f f885 	sxtb16	r8, r5
 800ee6c:	fa2f f281 	sxtb16	r2, r1
 800ee70:	fa2f fe87 	sxtb16	lr, r7
	__ASM volatile ("sxtb16 %0, %1, ROR %2" : "=r" (result) : "r" (op1), "i" (rotate) );
 800ee74:	fa2f f595 	sxtb16	r5, r5, ror #8
 800ee78:	fa2f f191 	sxtb16	r1, r1, ror #8
 800ee7c:	fa2f f797 	sxtb16	r7, r7, ror #8
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 800ee80:	fb22 cc08 	smlad	ip, r2, r8, ip
 800ee84:	fb21 c505 	smlad	r5, r1, r5, ip
 800ee88:	fb22 420e 	smlad	r2, r2, lr, r4
 800ee8c:	fb21 2207 	smlad	r2, r1, r7, r2
            for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 800ee90:	454e      	cmp	r6, r9
 800ee92:	f103 0310 	add.w	r3, r3, #16
 800ee96:	d199      	bne.n	800edcc <arm_nn_mat_mult_nt_t_s8+0x5b0>
  *in_q7 += 4;
 800ee98:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ee9a:	9808      	ldr	r0, [sp, #32]
 800ee9c:	e9cd 5209 	strd	r5, r2, [sp, #36]	; 0x24
 800eea0:	1819      	adds	r1, r3, r0
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800eea2:	4583      	cmp	fp, r0
 800eea4:	f340 811c 	ble.w	800f0e0 <arm_nn_mat_mult_nt_t_s8+0x8c4>
                q7_t lhs_value  = lhs_ptr[0];
 800eea8:	f999 3000 	ldrsb.w	r3, [r9]
                res00 += lhs_value * rhs_value0;
 800eeac:	f991 2000 	ldrsb.w	r2, [r1]
 800eeb0:	9c09      	ldr	r4, [sp, #36]	; 0x24
                res01 += lhs_value * rhs_value1;
 800eeb2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
                res00 += lhs_value * rhs_value0;
 800eeb4:	fb13 4402 	smlabb	r4, r3, r2, r4
                res01 += lhs_value * rhs_value1;
 800eeb8:	f911 200b 	ldrsb.w	r2, [r1, fp]
                res00 += lhs_value * rhs_value0;
 800eebc:	9409      	str	r4, [sp, #36]	; 0x24
                res01 += lhs_value * rhs_value1;
 800eebe:	fb13 5502 	smlabb	r5, r3, r2, r5
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800eec2:	1c43      	adds	r3, r0, #1
 800eec4:	459b      	cmp	fp, r3
                res01 += lhs_value * rhs_value1;
 800eec6:	950a      	str	r5, [sp, #40]	; 0x28
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800eec8:	f340 810a 	ble.w	800f0e0 <arm_nn_mat_mult_nt_t_s8+0x8c4>
                q7_t rhs_value1 = rhs_ptr[rhs_cols];
 800eecc:	eb01 030b 	add.w	r3, r1, fp
                res01 += lhs_value * rhs_value1;
 800eed0:	f993 2001 	ldrsb.w	r2, [r3, #1]
                q7_t lhs_value  = lhs_ptr[0];
 800eed4:	f999 3001 	ldrsb.w	r3, [r9, #1]
                res01 += lhs_value * rhs_value1;
 800eed8:	fb13 5502 	smlabb	r5, r3, r2, r5
                res00 += lhs_value * rhs_value0;
 800eedc:	f991 2001 	ldrsb.w	r2, [r1, #1]
                res01 += lhs_value * rhs_value1;
 800eee0:	950a      	str	r5, [sp, #40]	; 0x28
                res00 += lhs_value * rhs_value0;
 800eee2:	fb13 4402 	smlabb	r4, r3, r2, r4
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800eee6:	1c83      	adds	r3, r0, #2
 800eee8:	459b      	cmp	fp, r3
                res00 += lhs_value * rhs_value0;
 800eeea:	9409      	str	r4, [sp, #36]	; 0x24
                ++rhs_ptr;
 800eeec:	f101 0202 	add.w	r2, r1, #2
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800eef0:	f340 80f6 	ble.w	800f0e0 <arm_nn_mat_mult_nt_t_s8+0x8c4>
                q7_t lhs_value  = lhs_ptr[0];
 800eef4:	f999 3002 	ldrsb.w	r3, [r9, #2]
                res01 += lhs_value * rhs_value1;
 800eef8:	f912 200b 	ldrsb.w	r2, [r2, fp]
 800eefc:	fb12 5503 	smlabb	r5, r2, r3, r5
                res00 += lhs_value * rhs_value0;
 800ef00:	f991 2002 	ldrsb.w	r2, [r1, #2]
                res01 += lhs_value * rhs_value1;
 800ef04:	950a      	str	r5, [sp, #40]	; 0x28
                res00 += lhs_value * rhs_value0;
 800ef06:	fb12 4403 	smlabb	r4, r2, r3, r4
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800ef0a:	1cc3      	adds	r3, r0, #3
 800ef0c:	459b      	cmp	fp, r3
                res00 += lhs_value * rhs_value0;
 800ef0e:	9409      	str	r4, [sp, #36]	; 0x24
                ++rhs_ptr;
 800ef10:	f101 0203 	add.w	r2, r1, #3
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800ef14:	f340 80e4 	ble.w	800f0e0 <arm_nn_mat_mult_nt_t_s8+0x8c4>
                q7_t lhs_value  = lhs_ptr[0];
 800ef18:	f999 3003 	ldrsb.w	r3, [r9, #3]
                res01 += lhs_value * rhs_value1;
 800ef1c:	f912 200b 	ldrsb.w	r2, [r2, fp]
 800ef20:	fb12 5503 	smlabb	r5, r2, r3, r5
                res00 += lhs_value * rhs_value0;
 800ef24:	f991 2003 	ldrsb.w	r2, [r1, #3]
                res01 += lhs_value * rhs_value1;
 800ef28:	950a      	str	r5, [sp, #40]	; 0x28
                res00 += lhs_value * rhs_value0;
 800ef2a:	fb12 4403 	smlabb	r4, r2, r3, r4
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800ef2e:	1d03      	adds	r3, r0, #4
 800ef30:	459b      	cmp	fp, r3
                res00 += lhs_value * rhs_value0;
 800ef32:	9409      	str	r4, [sp, #36]	; 0x24
                ++rhs_ptr;
 800ef34:	f101 0204 	add.w	r2, r1, #4
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800ef38:	f340 80d2 	ble.w	800f0e0 <arm_nn_mat_mult_nt_t_s8+0x8c4>
                q7_t lhs_value  = lhs_ptr[0];
 800ef3c:	f999 3004 	ldrsb.w	r3, [r9, #4]
                res01 += lhs_value * rhs_value1;
 800ef40:	f912 200b 	ldrsb.w	r2, [r2, fp]
 800ef44:	fb12 5503 	smlabb	r5, r2, r3, r5
                res00 += lhs_value * rhs_value0;
 800ef48:	f991 2004 	ldrsb.w	r2, [r1, #4]
                res01 += lhs_value * rhs_value1;
 800ef4c:	950a      	str	r5, [sp, #40]	; 0x28
                res00 += lhs_value * rhs_value0;
 800ef4e:	fb12 4403 	smlabb	r4, r2, r3, r4
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800ef52:	1d43      	adds	r3, r0, #5
 800ef54:	459b      	cmp	fp, r3
                res00 += lhs_value * rhs_value0;
 800ef56:	9409      	str	r4, [sp, #36]	; 0x24
                ++rhs_ptr;
 800ef58:	f101 0205 	add.w	r2, r1, #5
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800ef5c:	f340 80c0 	ble.w	800f0e0 <arm_nn_mat_mult_nt_t_s8+0x8c4>
                q7_t lhs_value  = lhs_ptr[0];
 800ef60:	f999 3005 	ldrsb.w	r3, [r9, #5]
                res01 += lhs_value * rhs_value1;
 800ef64:	f912 200b 	ldrsb.w	r2, [r2, fp]
 800ef68:	fb12 5503 	smlabb	r5, r2, r3, r5
                res00 += lhs_value * rhs_value0;
 800ef6c:	f991 2005 	ldrsb.w	r2, [r1, #5]
                res01 += lhs_value * rhs_value1;
 800ef70:	950a      	str	r5, [sp, #40]	; 0x28
                res00 += lhs_value * rhs_value0;
 800ef72:	fb12 4403 	smlabb	r4, r2, r3, r4
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800ef76:	1d83      	adds	r3, r0, #6
 800ef78:	459b      	cmp	fp, r3
                res00 += lhs_value * rhs_value0;
 800ef7a:	9409      	str	r4, [sp, #36]	; 0x24
                ++rhs_ptr;
 800ef7c:	f101 0206 	add.w	r2, r1, #6
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800ef80:	f340 80ae 	ble.w	800f0e0 <arm_nn_mat_mult_nt_t_s8+0x8c4>
                q7_t lhs_value  = lhs_ptr[0];
 800ef84:	f999 3006 	ldrsb.w	r3, [r9, #6]
                res01 += lhs_value * rhs_value1;
 800ef88:	f912 200b 	ldrsb.w	r2, [r2, fp]
 800ef8c:	fb12 5503 	smlabb	r5, r2, r3, r5
                res00 += lhs_value * rhs_value0;
 800ef90:	f991 2006 	ldrsb.w	r2, [r1, #6]
                res01 += lhs_value * rhs_value1;
 800ef94:	950a      	str	r5, [sp, #40]	; 0x28
                res00 += lhs_value * rhs_value0;
 800ef96:	fb12 4403 	smlabb	r4, r2, r3, r4
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800ef9a:	1dc3      	adds	r3, r0, #7
 800ef9c:	459b      	cmp	fp, r3
                res00 += lhs_value * rhs_value0;
 800ef9e:	9409      	str	r4, [sp, #36]	; 0x24
                ++rhs_ptr;
 800efa0:	f101 0207 	add.w	r2, r1, #7
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800efa4:	f340 809c 	ble.w	800f0e0 <arm_nn_mat_mult_nt_t_s8+0x8c4>
                q7_t lhs_value  = lhs_ptr[0];
 800efa8:	f999 3007 	ldrsb.w	r3, [r9, #7]
                res01 += lhs_value * rhs_value1;
 800efac:	f912 200b 	ldrsb.w	r2, [r2, fp]
 800efb0:	fb12 5503 	smlabb	r5, r2, r3, r5
                res00 += lhs_value * rhs_value0;
 800efb4:	f991 2007 	ldrsb.w	r2, [r1, #7]
                res01 += lhs_value * rhs_value1;
 800efb8:	950a      	str	r5, [sp, #40]	; 0x28
                res00 += lhs_value * rhs_value0;
 800efba:	fb12 4403 	smlabb	r4, r2, r3, r4
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800efbe:	f100 0308 	add.w	r3, r0, #8
 800efc2:	459b      	cmp	fp, r3
                res00 += lhs_value * rhs_value0;
 800efc4:	9409      	str	r4, [sp, #36]	; 0x24
                ++rhs_ptr;
 800efc6:	f101 0208 	add.w	r2, r1, #8
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800efca:	f340 8089 	ble.w	800f0e0 <arm_nn_mat_mult_nt_t_s8+0x8c4>
                q7_t lhs_value  = lhs_ptr[0];
 800efce:	f999 3008 	ldrsb.w	r3, [r9, #8]
                res01 += lhs_value * rhs_value1;
 800efd2:	f912 200b 	ldrsb.w	r2, [r2, fp]
 800efd6:	fb12 5503 	smlabb	r5, r2, r3, r5
                res00 += lhs_value * rhs_value0;
 800efda:	f991 2008 	ldrsb.w	r2, [r1, #8]
                res01 += lhs_value * rhs_value1;
 800efde:	950a      	str	r5, [sp, #40]	; 0x28
                res00 += lhs_value * rhs_value0;
 800efe0:	fb12 4403 	smlabb	r4, r2, r3, r4
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800efe4:	f100 0309 	add.w	r3, r0, #9
 800efe8:	459b      	cmp	fp, r3
                res00 += lhs_value * rhs_value0;
 800efea:	9409      	str	r4, [sp, #36]	; 0x24
                ++rhs_ptr;
 800efec:	f101 0209 	add.w	r2, r1, #9
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800eff0:	dd76      	ble.n	800f0e0 <arm_nn_mat_mult_nt_t_s8+0x8c4>
                q7_t lhs_value  = lhs_ptr[0];
 800eff2:	f999 3009 	ldrsb.w	r3, [r9, #9]
                res01 += lhs_value * rhs_value1;
 800eff6:	f912 200b 	ldrsb.w	r2, [r2, fp]
 800effa:	fb12 5503 	smlabb	r5, r2, r3, r5
                res00 += lhs_value * rhs_value0;
 800effe:	f991 2009 	ldrsb.w	r2, [r1, #9]
                res01 += lhs_value * rhs_value1;
 800f002:	950a      	str	r5, [sp, #40]	; 0x28
                res00 += lhs_value * rhs_value0;
 800f004:	fb12 4403 	smlabb	r4, r2, r3, r4
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f008:	f100 030a 	add.w	r3, r0, #10
 800f00c:	459b      	cmp	fp, r3
                res00 += lhs_value * rhs_value0;
 800f00e:	9409      	str	r4, [sp, #36]	; 0x24
                ++rhs_ptr;
 800f010:	f101 020a 	add.w	r2, r1, #10
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f014:	dd64      	ble.n	800f0e0 <arm_nn_mat_mult_nt_t_s8+0x8c4>
                q7_t lhs_value  = lhs_ptr[0];
 800f016:	f999 300a 	ldrsb.w	r3, [r9, #10]
                res01 += lhs_value * rhs_value1;
 800f01a:	f912 200b 	ldrsb.w	r2, [r2, fp]
 800f01e:	fb12 5503 	smlabb	r5, r2, r3, r5
                res00 += lhs_value * rhs_value0;
 800f022:	f991 200a 	ldrsb.w	r2, [r1, #10]
                res01 += lhs_value * rhs_value1;
 800f026:	950a      	str	r5, [sp, #40]	; 0x28
                res00 += lhs_value * rhs_value0;
 800f028:	fb12 4403 	smlabb	r4, r2, r3, r4
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f02c:	f100 030b 	add.w	r3, r0, #11
 800f030:	459b      	cmp	fp, r3
                res00 += lhs_value * rhs_value0;
 800f032:	9409      	str	r4, [sp, #36]	; 0x24
                ++rhs_ptr;
 800f034:	f101 020b 	add.w	r2, r1, #11
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f038:	dd52      	ble.n	800f0e0 <arm_nn_mat_mult_nt_t_s8+0x8c4>
                q7_t lhs_value  = lhs_ptr[0];
 800f03a:	f999 300b 	ldrsb.w	r3, [r9, #11]
                res01 += lhs_value * rhs_value1;
 800f03e:	f912 200b 	ldrsb.w	r2, [r2, fp]
 800f042:	fb12 5503 	smlabb	r5, r2, r3, r5
                res00 += lhs_value * rhs_value0;
 800f046:	f991 200b 	ldrsb.w	r2, [r1, #11]
                res01 += lhs_value * rhs_value1;
 800f04a:	950a      	str	r5, [sp, #40]	; 0x28
                res00 += lhs_value * rhs_value0;
 800f04c:	fb12 4403 	smlabb	r4, r2, r3, r4
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f050:	f100 030c 	add.w	r3, r0, #12
 800f054:	459b      	cmp	fp, r3
                res00 += lhs_value * rhs_value0;
 800f056:	9409      	str	r4, [sp, #36]	; 0x24
                ++rhs_ptr;
 800f058:	f101 020c 	add.w	r2, r1, #12
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f05c:	dd40      	ble.n	800f0e0 <arm_nn_mat_mult_nt_t_s8+0x8c4>
                q7_t lhs_value  = lhs_ptr[0];
 800f05e:	f999 300c 	ldrsb.w	r3, [r9, #12]
                res01 += lhs_value * rhs_value1;
 800f062:	f912 200b 	ldrsb.w	r2, [r2, fp]
 800f066:	fb12 5503 	smlabb	r5, r2, r3, r5
                res00 += lhs_value * rhs_value0;
 800f06a:	f991 200c 	ldrsb.w	r2, [r1, #12]
                res01 += lhs_value * rhs_value1;
 800f06e:	950a      	str	r5, [sp, #40]	; 0x28
                res00 += lhs_value * rhs_value0;
 800f070:	fb12 4403 	smlabb	r4, r2, r3, r4
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f074:	f100 030d 	add.w	r3, r0, #13
 800f078:	459b      	cmp	fp, r3
                res00 += lhs_value * rhs_value0;
 800f07a:	9409      	str	r4, [sp, #36]	; 0x24
                ++rhs_ptr;
 800f07c:	f101 020d 	add.w	r2, r1, #13
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f080:	dd2e      	ble.n	800f0e0 <arm_nn_mat_mult_nt_t_s8+0x8c4>
                q7_t lhs_value  = lhs_ptr[0];
 800f082:	f999 300d 	ldrsb.w	r3, [r9, #13]
                res01 += lhs_value * rhs_value1;
 800f086:	f912 200b 	ldrsb.w	r2, [r2, fp]
 800f08a:	fb12 5503 	smlabb	r5, r2, r3, r5
                res00 += lhs_value * rhs_value0;
 800f08e:	f991 200d 	ldrsb.w	r2, [r1, #13]
                res01 += lhs_value * rhs_value1;
 800f092:	950a      	str	r5, [sp, #40]	; 0x28
                res00 += lhs_value * rhs_value0;
 800f094:	fb12 4403 	smlabb	r4, r2, r3, r4
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f098:	f100 030e 	add.w	r3, r0, #14
 800f09c:	459b      	cmp	fp, r3
                res00 += lhs_value * rhs_value0;
 800f09e:	9409      	str	r4, [sp, #36]	; 0x24
                ++rhs_ptr;
 800f0a0:	f101 020e 	add.w	r2, r1, #14
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f0a4:	dd1c      	ble.n	800f0e0 <arm_nn_mat_mult_nt_t_s8+0x8c4>
                res01 += lhs_value * rhs_value1;
 800f0a6:	f912 200b 	ldrsb.w	r2, [r2, fp]
                q7_t lhs_value  = lhs_ptr[0];
 800f0aa:	f999 300e 	ldrsb.w	r3, [r9, #14]
                res01 += lhs_value * rhs_value1;
 800f0ae:	fb12 5503 	smlabb	r5, r2, r3, r5
                res00 += lhs_value * rhs_value0;
 800f0b2:	f991 200e 	ldrsb.w	r2, [r1, #14]
                res01 += lhs_value * rhs_value1;
 800f0b6:	950a      	str	r5, [sp, #40]	; 0x28
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f0b8:	300f      	adds	r0, #15
                res00 += lhs_value * rhs_value0;
 800f0ba:	fb12 4603 	smlabb	r6, r2, r3, r4
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f0be:	4583      	cmp	fp, r0
                res00 += lhs_value * rhs_value0;
 800f0c0:	9609      	str	r6, [sp, #36]	; 0x24
                ++rhs_ptr;
 800f0c2:	f101 040f 	add.w	r4, r1, #15
            for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f0c6:	dd0b      	ble.n	800f0e0 <arm_nn_mat_mult_nt_t_s8+0x8c4>
                q7_t lhs_value  = lhs_ptr[0];
 800f0c8:	f999 300f 	ldrsb.w	r3, [r9, #15]
                res00 += lhs_value * rhs_value0;
 800f0cc:	f991 200f 	ldrsb.w	r2, [r1, #15]
 800f0d0:	fb13 6202 	smlabb	r2, r3, r2, r6
 800f0d4:	9209      	str	r2, [sp, #36]	; 0x24
                res01 += lhs_value * rhs_value1;
 800f0d6:	f914 200b 	ldrsb.w	r2, [r4, fp]
 800f0da:	fb13 5302 	smlabb	r3, r3, r2, r5
 800f0de:	930a      	str	r3, [sp, #40]	; 0x28
            res00 = arm_nn_requantize(res00, dst_multipliers[rhs_rows_idx],     dst_shifts[rhs_rows_idx]);
 800f0e0:	9b03      	ldr	r3, [sp, #12]
  return arm_nn_divide_by_power_of_two(
 800f0e2:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f0e4:	f853 1c04 	ldr.w	r1, [r3, #-4]
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 800f0e8:	9b04      	ldr	r3, [sp, #16]
      arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 800f0ea:	ea21 72e1 	bic.w	r2, r1, r1, asr #31
  return arm_nn_divide_by_power_of_two(
 800f0ee:	4090      	lsls	r0, r2
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 800f0f0:	f853 3c04 	ldr.w	r3, [r3, #-4]
  return arm_nn_divide_by_power_of_two(
 800f0f4:	4602      	mov	r2, r0
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 800f0f6:	2400      	movs	r4, #0
 800f0f8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800f0fc:	fbc2 0403 	smlal	r0, r4, r2, r3
    result = (int32_t)(mult.long_long >> 31);
 800f100:	0fc0      	lsrs	r0, r0, #31
  return arm_nn_divide_by_power_of_two(
 800f102:	2900      	cmp	r1, #0
    result = (int32_t)(mult.long_long >> 31);
 800f104:	ea40 0544 	orr.w	r5, r0, r4, lsl #1
  return arm_nn_divide_by_power_of_two(
 800f108:	dc0d      	bgt.n	800f126 <arm_nn_mat_mult_nt_t_s8+0x90a>
 800f10a:	4249      	negs	r1, r1
    const q31_t remainder_mask = (1 << exponent) - 1;
 800f10c:	2301      	movs	r3, #1
 800f10e:	408b      	lsls	r3, r1
 800f110:	3b01      	subs	r3, #1
    int32_t remainder = remainder_mask & dividend;
 800f112:	ea05 0203 	and.w	r2, r5, r3
    if (result < 0)
 800f116:	410d      	asrs	r5, r1
    q31_t threshold = remainder_mask >> 1;
 800f118:	ea4f 0363 	mov.w	r3, r3, asr #1
        threshold++;
 800f11c:	bf48      	it	mi
 800f11e:	3301      	addmi	r3, #1
    if (remainder > threshold)
 800f120:	429a      	cmp	r2, r3
        result++;
 800f122:	bfc8      	it	gt
 800f124:	3501      	addgt	r5, #1
            res01 = arm_nn_requantize(res01, dst_multipliers[rhs_rows_idx + 1], dst_shifts[rhs_rows_idx + 1]);
 800f126:	9b03      	ldr	r3, [sp, #12]
  return arm_nn_divide_by_power_of_two(
 800f128:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f12a:	6818      	ldr	r0, [r3, #0]
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 800f12c:	9b04      	ldr	r3, [sp, #16]
      arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 800f12e:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 800f132:	681b      	ldr	r3, [r3, #0]
  return arm_nn_divide_by_power_of_two(
 800f134:	408a      	lsls	r2, r1
 800f136:	4611      	mov	r1, r2
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 800f138:	2400      	movs	r4, #0
 800f13a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800f13e:	fbc1 2403 	smlal	r2, r4, r1, r3
    result = (int32_t)(mult.long_long >> 31);
 800f142:	0fd3      	lsrs	r3, r2, #31
  return arm_nn_divide_by_power_of_two(
 800f144:	2800      	cmp	r0, #0
    result = (int32_t)(mult.long_long >> 31);
 800f146:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
  return arm_nn_divide_by_power_of_two(
 800f14a:	dc0d      	bgt.n	800f168 <arm_nn_mat_mult_nt_t_s8+0x94c>
 800f14c:	4240      	negs	r0, r0
    const q31_t remainder_mask = (1 << exponent) - 1;
 800f14e:	2201      	movs	r2, #1
 800f150:	4082      	lsls	r2, r0
 800f152:	3a01      	subs	r2, #1
    int32_t remainder = remainder_mask & dividend;
 800f154:	ea03 0102 	and.w	r1, r3, r2
    if (result < 0)
 800f158:	4103      	asrs	r3, r0
    q31_t threshold = remainder_mask >> 1;
 800f15a:	ea4f 0262 	mov.w	r2, r2, asr #1
        threshold++;
 800f15e:	bf48      	it	mi
 800f160:	3201      	addmi	r2, #1
    if (remainder > threshold)
 800f162:	4291      	cmp	r1, r2
        result++;
 800f164:	bfc8      	it	gt
 800f166:	3301      	addgt	r3, #1
            res01 += dst_offset;
 800f168:	992e      	ldr	r1, [sp, #184]	; 0xb8
            res00 += dst_offset;
 800f16a:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
            res01 += dst_offset;
 800f16c:	440b      	add	r3, r1
            res00 = MAX(res00, activation_min);
 800f16e:	992f      	ldr	r1, [sp, #188]	; 0xbc
            res00 += dst_offset;
 800f170:	442a      	add	r2, r5
            res00 = MAX(res00, activation_min);
 800f172:	428a      	cmp	r2, r1
 800f174:	bfb8      	it	lt
 800f176:	460a      	movlt	r2, r1
            res01 = MAX(res01, activation_min);
 800f178:	428b      	cmp	r3, r1
 800f17a:	bfb8      	it	lt
 800f17c:	460b      	movlt	r3, r1
            res00 = MIN(res00, activation_max);
 800f17e:	9930      	ldr	r1, [sp, #192]	; 0xc0
 800f180:	428a      	cmp	r2, r1
 800f182:	bfa8      	it	ge
 800f184:	460a      	movge	r2, r1
            dst_ptr[0] = (q7_t)res00;
 800f186:	9905      	ldr	r1, [sp, #20]
 800f188:	700a      	strb	r2, [r1, #0]
            res01 = MIN(res01, activation_max);
 800f18a:	9a30      	ldr	r2, [sp, #192]	; 0xc0
 800f18c:	4293      	cmp	r3, r2
 800f18e:	bfa8      	it	ge
 800f190:	4613      	movge	r3, r2
            dst_ptr[1] = (q7_t)res01;
 800f192:	704b      	strb	r3, [r1, #1]
 800f194:	e529      	b.n	800ebea <arm_nn_mat_mult_nt_t_s8+0x3ce>
        const q7_t *lhs_ptr = &lhs[0];
 800f196:	9e16      	ldr	r6, [sp, #88]	; 0x58
 800f198:	e523      	b.n	800ebe2 <arm_nn_mat_mult_nt_t_s8+0x3c6>
        for (int32_t x = 0; x < rhs_cols; ++x)
 800f19a:	2300      	movs	r3, #0
 800f19c:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
 800f1a0:	f7ff bb9f 	b.w	800e8e2 <arm_nn_mat_mult_nt_t_s8+0xc6>
 800f1a4:	4619      	mov	r1, r3
 800f1a6:	e567      	b.n	800ec78 <arm_nn_mat_mult_nt_t_s8+0x45c>
            for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 800f1a8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800f1aa:	46b1      	mov	r9, r6
            int32_t rhs_cols_idx = 0;
 800f1ac:	2000      	movs	r0, #0
 800f1ae:	e678      	b.n	800eea2 <arm_nn_mat_mult_nt_t_s8+0x686>

0800f1b0 <arm_nn_vec_mat_mult_t_s8>:
                                    const int32_t dst_shift,
                                    const int32_t rhs_cols,
                                    const int32_t rhs_rows,
                                    const int32_t activation_min,
                                    const int32_t activation_max)
{
 800f1b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f1b4:	b093      	sub	sp, #76	; 0x4c
 800f1b6:	469c      	mov	ip, r3
 800f1b8:	930f      	str	r3, [sp, #60]	; 0x3c
#elif defined(ARM_MATH_DSP)
    const int32_t off0 = rhs_cols - 4;
    const int16_t lhs_offset_s16 = lhs_offset;
    const int16_t rhs_offset_s16 = rhs_offset;

    const uint32_t lhs_offset_s16x2 = __PKHBT(lhs_offset_s16, lhs_offset_s16, 16);
 800f1ba:	9b1c      	ldr	r3, [sp, #112]	; 0x70
{
 800f1bc:	9004      	str	r0, [sp, #16]
    const uint32_t lhs_offset_s16x2 = __PKHBT(lhs_offset_s16, lhs_offset_s16, 16);
 800f1be:	b29c      	uxth	r4, r3
    const uint32_t rhs_offset_s16x2 = __PKHBT(rhs_offset_s16, rhs_offset_s16, 16);

    for (int32_t rhs_rows_idx = 0; rhs_rows_idx <= (rhs_rows - 2); rhs_rows_idx += 2)
 800f1c0:	e9dd 9521 	ldrd	r9, r5, [sp, #132]	; 0x84
    const uint32_t lhs_offset_s16x2 = __PKHBT(lhs_offset_s16, lhs_offset_s16, 16);
 800f1c4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
    const uint32_t rhs_offset_s16x2 = __PKHBT(rhs_offset_s16, rhs_offset_s16, 16);
 800f1c8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
{
 800f1ca:	e9cd 120d 	strd	r1, r2, [sp, #52]	; 0x34
 800f1ce:	468e      	mov	lr, r1
    for (int32_t rhs_rows_idx = 0; rhs_rows_idx <= (rhs_rows - 2); rhs_rows_idx += 2)
 800f1d0:	2d01      	cmp	r5, #1
    const uint32_t rhs_offset_s16x2 = __PKHBT(rhs_offset_s16, rhs_offset_s16, 16);
 800f1d2:	b299      	uxth	r1, r3
 800f1d4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
    for (int32_t rhs_rows_idx = 0; rhs_rows_idx <= (rhs_rows - 2); rhs_rows_idx += 2)
 800f1d8:	f340 8272 	ble.w	800f6c0 <arm_nn_vec_mat_mult_t_s8+0x510>
 800f1dc:	462f      	mov	r7, r5
  return arm_nn_divide_by_power_of_two(
 800f1de:	9d20      	ldr	r5, [sp, #128]	; 0x80
      arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 800f1e0:	f8cd e000 	str.w	lr, [sp]
  return arm_nn_divide_by_power_of_two(
 800f1e4:	426d      	negs	r5, r5
    const q31_t remainder_mask = (1 << exponent) - 1;
 800f1e6:	2301      	movs	r3, #1
 800f1e8:	40ab      	lsls	r3, r5
  return arm_nn_divide_by_power_of_two(
 800f1ea:	950b      	str	r5, [sp, #44]	; 0x2c
    const q31_t remainder_mask = (1 << exponent) - 1;
 800f1ec:	1e5d      	subs	r5, r3, #1
 800f1ee:	f1a9 0310 	sub.w	r3, r9, #16
 800f1f2:	1ebe      	subs	r6, r7, #2
 800f1f4:	f023 030f 	bic.w	r3, r3, #15
 800f1f8:	f103 0710 	add.w	r7, r3, #16
 800f1fc:	f026 0301 	bic.w	r3, r6, #1
 800f200:	4463      	add	r3, ip
 800f202:	3304      	adds	r3, #4
 800f204:	3208      	adds	r2, #8
 800f206:	9611      	str	r6, [sp, #68]	; 0x44
 800f208:	4666      	mov	r6, ip
 800f20a:	950c      	str	r5, [sp, #48]	; 0x30
 800f20c:	9306      	str	r3, [sp, #24]
 800f20e:	9201      	str	r2, [sp, #4]
    q31_t threshold = remainder_mask >> 1;
 800f210:	106b      	asrs	r3, r5, #1
 800f212:	1cb2      	adds	r2, r6, #2
        res01 = MIN(res01, activation_max);

        *dst++ = (q7_t)res00;
        *dst++ = (q7_t)res01;

        rhs += 2 * rhs_cols;
 800f214:	ea4f 0549 	mov.w	r5, r9, lsl #1
 800f218:	9505      	str	r5, [sp, #20]
 800f21a:	9202      	str	r2, [sp, #8]
      arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 800f21c:	9d20      	ldr	r5, [sp, #128]	; 0x80
    q31_t threshold = remainder_mask >> 1;
 800f21e:	930a      	str	r3, [sp, #40]	; 0x28
 800f220:	4602      	mov	r2, r0
 800f222:	443a      	add	r2, r7
 800f224:	f06f 0803 	mvn.w	r8, #3
      arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 800f228:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 800f22c:	9208      	str	r2, [sp, #32]
        threshold++;
 800f22e:	3301      	adds	r3, #1
 800f230:	f109 0204 	add.w	r2, r9, #4
 800f234:	9707      	str	r7, [sp, #28]
 800f236:	eba8 0809 	sub.w	r8, r8, r9
      arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 800f23a:	9503      	str	r5, [sp, #12]
 800f23c:	9209      	str	r2, [sp, #36]	; 0x24
        threshold++;
 800f23e:	9310      	str	r3, [sp, #64]	; 0x40
 800f240:	468e      	mov	lr, r1
        q31_t res00 = *bias++;
 800f242:	9b01      	ldr	r3, [sp, #4]
 800f244:	9a00      	ldr	r2, [sp, #0]
        for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 800f246:	f1b9 0f0f 	cmp.w	r9, #15
        q31_t res01 = *bias++;
 800f24a:	e953 0302 	ldrd	r0, r3, [r3, #-8]
        for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 800f24e:	f340 83d6 	ble.w	800f9fe <arm_nn_vec_mat_mult_t_s8+0x84e>
 800f252:	9d09      	ldr	r5, [sp, #36]	; 0x24
        const q7_t *lhs_ptr = &lhs[0];
 800f254:	f8dd c010 	ldr.w	ip, [sp, #16]
 800f258:	f8cd 9084 	str.w	r9, [sp, #132]	; 0x84
 800f25c:	4671      	mov	r1, lr
 800f25e:	f8dd e020 	ldr.w	lr, [sp, #32]
 800f262:	1957      	adds	r7, r2, r5
 800f264:	f858 2007 	ldr.w	r2, [r8, r7]
 800f268:	eb08 0607 	add.w	r6, r8, r7
  __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 800f26c:	fa21 fb82 	sxtab16	fp, r1, r2
            val1 = arm_nn_read_q7x4_ia((const q7_t **)&lhs_ptr);
 800f270:	f8dc 5000 	ldr.w	r5, [ip]
  return (op1 >> op2) | (op1 << (32U - op2));
 800f274:	ea4f 2232 	mov.w	r2, r2, ror #8
  __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 800f278:	fa21 f282 	sxtab16	r2, r1, r2
 800f27c:	fa24 fa85 	sxtab16	sl, r4, r5
            val4 = arm_nn_read_q7x4((const q7_t *)rhs_ptr + off0);
 800f280:	f857 9c04 	ldr.w	r9, [r7, #-4]
  return (op1 >> op2) | (op1 << (32U - op2));
 800f284:	ea4f 2535 	mov.w	r5, r5, ror #8
  __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 800f288:	fa24 f585 	sxtab16	r5, r4, r5
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 800f28c:	fb2a 000b 	smlad	r0, sl, fp, r0
  __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 800f290:	fa21 fb89 	sxtab16	fp, r1, r9
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 800f294:	fb25 0202 	smlad	r2, r5, r2, r0
  return (op1 >> op2) | (op1 << (32U - op2));
 800f298:	ea4f 2939 	mov.w	r9, r9, ror #8
  __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 800f29c:	fa21 f989 	sxtab16	r9, r1, r9
            val0 = arm_nn_read_q7x4_ia((const q7_t **)&rhs_ptr);
 800f2a0:	6870      	ldr	r0, [r6, #4]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 800f2a2:	fb2a 3a0b 	smlad	sl, sl, fp, r3
 800f2a6:	fb25 a509 	smlad	r5, r5, r9, sl
  __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 800f2aa:	fa21 fb80 	sxtab16	fp, r1, r0
            val1 = arm_nn_read_q7x4_ia((const q7_t **)&lhs_ptr);
 800f2ae:	f8dc 3004 	ldr.w	r3, [ip, #4]
  return (op1 >> op2) | (op1 << (32U - op2));
 800f2b2:	ea4f 2030 	mov.w	r0, r0, ror #8
  __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 800f2b6:	fa21 f080 	sxtab16	r0, r1, r0
 800f2ba:	fa24 fa83 	sxtab16	sl, r4, r3
            val4 = arm_nn_read_q7x4((const q7_t *)rhs_ptr + off0);
 800f2be:	f8d7 9000 	ldr.w	r9, [r7]
  return (op1 >> op2) | (op1 << (32U - op2));
 800f2c2:	ea4f 2333 	mov.w	r3, r3, ror #8
  __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 800f2c6:	fa24 f383 	sxtab16	r3, r4, r3
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 800f2ca:	fb2a 2b0b 	smlad	fp, sl, fp, r2
  __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 800f2ce:	fa21 f289 	sxtab16	r2, r1, r9
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 800f2d2:	fb23 b000 	smlad	r0, r3, r0, fp
  return (op1 >> op2) | (op1 << (32U - op2));
 800f2d6:	ea4f 2939 	mov.w	r9, r9, ror #8
  __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 800f2da:	fa21 fb89 	sxtab16	fp, r1, r9
            val0 = arm_nn_read_q7x4_ia((const q7_t **)&rhs_ptr);
 800f2de:	f8d6 9008 	ldr.w	r9, [r6, #8]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 800f2e2:	fb2a 5a02 	smlad	sl, sl, r2, r5
 800f2e6:	fb23 a20b 	smlad	r2, r3, fp, sl
  __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 800f2ea:	fa21 fa89 	sxtab16	sl, r1, r9
            val1 = arm_nn_read_q7x4_ia((const q7_t **)&lhs_ptr);
 800f2ee:	f8dc 3008 	ldr.w	r3, [ip, #8]
  return (op1 >> op2) | (op1 << (32U - op2));
 800f2f2:	ea4f 2939 	mov.w	r9, r9, ror #8
  __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 800f2f6:	fa21 fb89 	sxtab16	fp, r1, r9
 800f2fa:	fa24 f583 	sxtab16	r5, r4, r3
            val4 = arm_nn_read_q7x4((const q7_t *)rhs_ptr + off0);
 800f2fe:	f8d7 9004 	ldr.w	r9, [r7, #4]
  return (op1 >> op2) | (op1 << (32U - op2));
 800f302:	ea4f 2333 	mov.w	r3, r3, ror #8
  __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 800f306:	fa24 f383 	sxtab16	r3, r4, r3
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 800f30a:	fb25 0a0a 	smlad	sl, r5, sl, r0
  __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 800f30e:	fa21 f089 	sxtab16	r0, r1, r9
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 800f312:	fb23 aa0b 	smlad	sl, r3, fp, sl
  return (op1 >> op2) | (op1 << (32U - op2));
 800f316:	ea4f 2939 	mov.w	r9, r9, ror #8
  __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 800f31a:	fa21 f989 	sxtab16	r9, r1, r9
  memcpy(&val, *in_q7, 4);
 800f31e:	68f6      	ldr	r6, [r6, #12]
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 800f320:	fb25 2500 	smlad	r5, r5, r0, r2
 800f324:	fb23 5509 	smlad	r5, r3, r9, r5
  __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 800f328:	fa21 fb86 	sxtab16	fp, r1, r6
            val1 = arm_nn_read_q7x4_ia((const q7_t **)&lhs_ptr);
 800f32c:	f8dc 300c 	ldr.w	r3, [ip, #12]
  return (op1 >> op2) | (op1 << (32U - op2));
 800f330:	ea4f 2036 	mov.w	r0, r6, ror #8
 800f334:	f10c 0c10 	add.w	ip, ip, #16
  __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 800f338:	fa21 f080 	sxtab16	r0, r1, r0
 800f33c:	fa24 f983 	sxtab16	r9, r4, r3
            val4 = arm_nn_read_q7x4((const q7_t *)rhs_ptr + off0);
 800f340:	68ba      	ldr	r2, [r7, #8]
  return (op1 >> op2) | (op1 << (32U - op2));
 800f342:	ea4f 2333 	mov.w	r3, r3, ror #8
  __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 800f346:	fa24 f383 	sxtab16	r3, r4, r3
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 800f34a:	fb29 ab0b 	smlad	fp, r9, fp, sl
  __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 800f34e:	fa21 f682 	sxtab16	r6, r1, r2
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 800f352:	fb23 b000 	smlad	r0, r3, r0, fp
  return (op1 >> op2) | (op1 << (32U - op2));
 800f356:	ea4f 2232 	mov.w	r2, r2, ror #8
  __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 800f35a:	fa21 f282 	sxtab16	r2, r1, r2
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 800f35e:	fb29 5906 	smlad	r9, r9, r6, r5
 800f362:	fb23 9302 	smlad	r3, r3, r2, r9
        for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 800f366:	45e6      	cmp	lr, ip
 800f368:	f107 0710 	add.w	r7, r7, #16
 800f36c:	f47f af7a 	bne.w	800f264 <arm_nn_vec_mat_mult_t_s8+0xb4>
  *in_q7 += 4;
 800f370:	9a00      	ldr	r2, [sp, #0]
 800f372:	9d07      	ldr	r5, [sp, #28]
 800f374:	f8dd 9084 	ldr.w	r9, [sp, #132]	; 0x84
 800f378:	468e      	mov	lr, r1
 800f37a:	442a      	add	r2, r5
        for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f37c:	45a9      	cmp	r9, r5
 800f37e:	f340 814b 	ble.w	800f618 <arm_nn_vec_mat_mult_t_s8+0x468>
            q31_t lhs_value  = lhs_ptr[0] + lhs_offset;
 800f382:	9f1c      	ldr	r7, [sp, #112]	; 0x70
 800f384:	f99c 6000 	ldrsb.w	r6, [ip]
            q31_t rhs_value0 = rhs_ptr[0] + rhs_offset;
 800f388:	991d      	ldr	r1, [sp, #116]	; 0x74
            q31_t lhs_value  = lhs_ptr[0] + lhs_offset;
 800f38a:	443e      	add	r6, r7
            q31_t rhs_value0 = rhs_ptr[0] + rhs_offset;
 800f38c:	f992 7000 	ldrsb.w	r7, [r2]
 800f390:	440f      	add	r7, r1
            res00 += lhs_value * rhs_value0;
 800f392:	fb06 0007 	mla	r0, r6, r7, r0
            q31_t rhs_value1 = rhs_ptr[rhs_cols] + rhs_offset;
 800f396:	f912 7009 	ldrsb.w	r7, [r2, r9]
 800f39a:	440f      	add	r7, r1
            res01 += lhs_value * rhs_value1;
 800f39c:	fb06 3307 	mla	r3, r6, r7, r3
        for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f3a0:	1c6e      	adds	r6, r5, #1
 800f3a2:	45b1      	cmp	r9, r6
 800f3a4:	f340 8138 	ble.w	800f618 <arm_nn_vec_mat_mult_t_s8+0x468>
            q31_t rhs_value1 = rhs_ptr[rhs_cols] + rhs_offset;
 800f3a8:	eb02 0609 	add.w	r6, r2, r9
 800f3ac:	f996 7001 	ldrsb.w	r7, [r6, #1]
            q31_t lhs_value  = lhs_ptr[0] + lhs_offset;
 800f3b0:	f99c 6001 	ldrsb.w	r6, [ip, #1]
            q31_t rhs_value1 = rhs_ptr[rhs_cols] + rhs_offset;
 800f3b4:	440f      	add	r7, r1
            q31_t lhs_value  = lhs_ptr[0] + lhs_offset;
 800f3b6:	991c      	ldr	r1, [sp, #112]	; 0x70
 800f3b8:	440e      	add	r6, r1
            res01 += lhs_value * rhs_value1;
 800f3ba:	fb06 3307 	mla	r3, r6, r7, r3
            q31_t rhs_value0 = rhs_ptr[0] + rhs_offset;
 800f3be:	991d      	ldr	r1, [sp, #116]	; 0x74
 800f3c0:	f992 7001 	ldrsb.w	r7, [r2, #1]
 800f3c4:	440f      	add	r7, r1
            res00 += lhs_value * rhs_value0;
 800f3c6:	fb06 0007 	mla	r0, r6, r7, r0
        for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f3ca:	1cae      	adds	r6, r5, #2
 800f3cc:	454e      	cmp	r6, r9
            ++rhs_ptr;
 800f3ce:	f102 0702 	add.w	r7, r2, #2
        for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f3d2:	f280 8121 	bge.w	800f618 <arm_nn_vec_mat_mult_t_s8+0x468>
            q31_t rhs_value1 = rhs_ptr[rhs_cols] + rhs_offset;
 800f3d6:	f917 7009 	ldrsb.w	r7, [r7, r9]
            q31_t lhs_value  = lhs_ptr[0] + lhs_offset;
 800f3da:	f99c 6002 	ldrsb.w	r6, [ip, #2]
            q31_t rhs_value1 = rhs_ptr[rhs_cols] + rhs_offset;
 800f3de:	440f      	add	r7, r1
            q31_t lhs_value  = lhs_ptr[0] + lhs_offset;
 800f3e0:	991c      	ldr	r1, [sp, #112]	; 0x70
 800f3e2:	440e      	add	r6, r1
            res01 += lhs_value * rhs_value1;
 800f3e4:	fb06 3307 	mla	r3, r6, r7, r3
            q31_t rhs_value0 = rhs_ptr[0] + rhs_offset;
 800f3e8:	991d      	ldr	r1, [sp, #116]	; 0x74
 800f3ea:	f992 7002 	ldrsb.w	r7, [r2, #2]
 800f3ee:	440f      	add	r7, r1
            res00 += lhs_value * rhs_value0;
 800f3f0:	fb06 0007 	mla	r0, r6, r7, r0
        for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f3f4:	1cee      	adds	r6, r5, #3
 800f3f6:	45b1      	cmp	r9, r6
            ++rhs_ptr;
 800f3f8:	f102 0703 	add.w	r7, r2, #3
        for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f3fc:	f340 810c 	ble.w	800f618 <arm_nn_vec_mat_mult_t_s8+0x468>
            q31_t rhs_value1 = rhs_ptr[rhs_cols] + rhs_offset;
 800f400:	f917 7009 	ldrsb.w	r7, [r7, r9]
            q31_t lhs_value  = lhs_ptr[0] + lhs_offset;
 800f404:	f99c 6003 	ldrsb.w	r6, [ip, #3]
            q31_t rhs_value1 = rhs_ptr[rhs_cols] + rhs_offset;
 800f408:	440f      	add	r7, r1
            q31_t lhs_value  = lhs_ptr[0] + lhs_offset;
 800f40a:	991c      	ldr	r1, [sp, #112]	; 0x70
 800f40c:	440e      	add	r6, r1
            res01 += lhs_value * rhs_value1;
 800f40e:	fb06 3307 	mla	r3, r6, r7, r3
            q31_t rhs_value0 = rhs_ptr[0] + rhs_offset;
 800f412:	991d      	ldr	r1, [sp, #116]	; 0x74
 800f414:	f992 7003 	ldrsb.w	r7, [r2, #3]
 800f418:	440f      	add	r7, r1
            res00 += lhs_value * rhs_value0;
 800f41a:	fb06 0007 	mla	r0, r6, r7, r0
        for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f41e:	1d2e      	adds	r6, r5, #4
 800f420:	45b1      	cmp	r9, r6
            ++rhs_ptr;
 800f422:	f102 0704 	add.w	r7, r2, #4
        for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f426:	f340 80f7 	ble.w	800f618 <arm_nn_vec_mat_mult_t_s8+0x468>
            q31_t rhs_value1 = rhs_ptr[rhs_cols] + rhs_offset;
 800f42a:	f917 7009 	ldrsb.w	r7, [r7, r9]
            q31_t lhs_value  = lhs_ptr[0] + lhs_offset;
 800f42e:	f99c 6004 	ldrsb.w	r6, [ip, #4]
            q31_t rhs_value1 = rhs_ptr[rhs_cols] + rhs_offset;
 800f432:	440f      	add	r7, r1
            q31_t lhs_value  = lhs_ptr[0] + lhs_offset;
 800f434:	991c      	ldr	r1, [sp, #112]	; 0x70
 800f436:	440e      	add	r6, r1
            res01 += lhs_value * rhs_value1;
 800f438:	fb06 3307 	mla	r3, r6, r7, r3
            q31_t rhs_value0 = rhs_ptr[0] + rhs_offset;
 800f43c:	991d      	ldr	r1, [sp, #116]	; 0x74
 800f43e:	f992 7004 	ldrsb.w	r7, [r2, #4]
 800f442:	440f      	add	r7, r1
            res00 += lhs_value * rhs_value0;
 800f444:	fb06 0007 	mla	r0, r6, r7, r0
        for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f448:	1d6e      	adds	r6, r5, #5
 800f44a:	45b1      	cmp	r9, r6
            ++rhs_ptr;
 800f44c:	f102 0705 	add.w	r7, r2, #5
        for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f450:	f340 80e2 	ble.w	800f618 <arm_nn_vec_mat_mult_t_s8+0x468>
            q31_t rhs_value1 = rhs_ptr[rhs_cols] + rhs_offset;
 800f454:	f917 7009 	ldrsb.w	r7, [r7, r9]
            q31_t lhs_value  = lhs_ptr[0] + lhs_offset;
 800f458:	f99c 6005 	ldrsb.w	r6, [ip, #5]
            q31_t rhs_value1 = rhs_ptr[rhs_cols] + rhs_offset;
 800f45c:	440f      	add	r7, r1
            q31_t lhs_value  = lhs_ptr[0] + lhs_offset;
 800f45e:	991c      	ldr	r1, [sp, #112]	; 0x70
 800f460:	440e      	add	r6, r1
            res01 += lhs_value * rhs_value1;
 800f462:	fb06 3307 	mla	r3, r6, r7, r3
            q31_t rhs_value0 = rhs_ptr[0] + rhs_offset;
 800f466:	991d      	ldr	r1, [sp, #116]	; 0x74
 800f468:	f992 7005 	ldrsb.w	r7, [r2, #5]
 800f46c:	440f      	add	r7, r1
            res00 += lhs_value * rhs_value0;
 800f46e:	fb06 0007 	mla	r0, r6, r7, r0
        for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f472:	1dae      	adds	r6, r5, #6
 800f474:	45b1      	cmp	r9, r6
            ++rhs_ptr;
 800f476:	f102 0706 	add.w	r7, r2, #6
        for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f47a:	f340 80cd 	ble.w	800f618 <arm_nn_vec_mat_mult_t_s8+0x468>
            q31_t rhs_value1 = rhs_ptr[rhs_cols] + rhs_offset;
 800f47e:	f917 7009 	ldrsb.w	r7, [r7, r9]
            q31_t lhs_value  = lhs_ptr[0] + lhs_offset;
 800f482:	f99c 6006 	ldrsb.w	r6, [ip, #6]
            q31_t rhs_value1 = rhs_ptr[rhs_cols] + rhs_offset;
 800f486:	440f      	add	r7, r1
            q31_t lhs_value  = lhs_ptr[0] + lhs_offset;
 800f488:	991c      	ldr	r1, [sp, #112]	; 0x70
 800f48a:	440e      	add	r6, r1
            res01 += lhs_value * rhs_value1;
 800f48c:	fb06 3307 	mla	r3, r6, r7, r3
            q31_t rhs_value0 = rhs_ptr[0] + rhs_offset;
 800f490:	991d      	ldr	r1, [sp, #116]	; 0x74
 800f492:	f992 7006 	ldrsb.w	r7, [r2, #6]
 800f496:	440f      	add	r7, r1
            res00 += lhs_value * rhs_value0;
 800f498:	fb06 0007 	mla	r0, r6, r7, r0
        for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f49c:	1dee      	adds	r6, r5, #7
 800f49e:	45b1      	cmp	r9, r6
            ++rhs_ptr;
 800f4a0:	f102 0707 	add.w	r7, r2, #7
        for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f4a4:	f340 80b8 	ble.w	800f618 <arm_nn_vec_mat_mult_t_s8+0x468>
            q31_t rhs_value1 = rhs_ptr[rhs_cols] + rhs_offset;
 800f4a8:	f917 7009 	ldrsb.w	r7, [r7, r9]
            q31_t lhs_value  = lhs_ptr[0] + lhs_offset;
 800f4ac:	f99c 6007 	ldrsb.w	r6, [ip, #7]
            q31_t rhs_value1 = rhs_ptr[rhs_cols] + rhs_offset;
 800f4b0:	440f      	add	r7, r1
            q31_t lhs_value  = lhs_ptr[0] + lhs_offset;
 800f4b2:	991c      	ldr	r1, [sp, #112]	; 0x70
 800f4b4:	440e      	add	r6, r1
            res01 += lhs_value * rhs_value1;
 800f4b6:	fb06 3307 	mla	r3, r6, r7, r3
            q31_t rhs_value0 = rhs_ptr[0] + rhs_offset;
 800f4ba:	991d      	ldr	r1, [sp, #116]	; 0x74
 800f4bc:	f992 7007 	ldrsb.w	r7, [r2, #7]
 800f4c0:	440f      	add	r7, r1
            res00 += lhs_value * rhs_value0;
 800f4c2:	fb06 0007 	mla	r0, r6, r7, r0
        for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f4c6:	f105 0608 	add.w	r6, r5, #8
 800f4ca:	45b1      	cmp	r9, r6
            ++rhs_ptr;
 800f4cc:	f102 0708 	add.w	r7, r2, #8
        for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f4d0:	f340 80a2 	ble.w	800f618 <arm_nn_vec_mat_mult_t_s8+0x468>
            q31_t rhs_value1 = rhs_ptr[rhs_cols] + rhs_offset;
 800f4d4:	f917 7009 	ldrsb.w	r7, [r7, r9]
            q31_t lhs_value  = lhs_ptr[0] + lhs_offset;
 800f4d8:	f99c 6008 	ldrsb.w	r6, [ip, #8]
            q31_t rhs_value1 = rhs_ptr[rhs_cols] + rhs_offset;
 800f4dc:	440f      	add	r7, r1
            q31_t lhs_value  = lhs_ptr[0] + lhs_offset;
 800f4de:	991c      	ldr	r1, [sp, #112]	; 0x70
 800f4e0:	440e      	add	r6, r1
            res01 += lhs_value * rhs_value1;
 800f4e2:	fb06 3307 	mla	r3, r6, r7, r3
            q31_t rhs_value0 = rhs_ptr[0] + rhs_offset;
 800f4e6:	991d      	ldr	r1, [sp, #116]	; 0x74
 800f4e8:	f992 7008 	ldrsb.w	r7, [r2, #8]
 800f4ec:	440f      	add	r7, r1
            res00 += lhs_value * rhs_value0;
 800f4ee:	fb06 0007 	mla	r0, r6, r7, r0
        for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f4f2:	f105 0609 	add.w	r6, r5, #9
 800f4f6:	45b1      	cmp	r9, r6
            ++rhs_ptr;
 800f4f8:	f102 0709 	add.w	r7, r2, #9
        for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f4fc:	f340 808c 	ble.w	800f618 <arm_nn_vec_mat_mult_t_s8+0x468>
            q31_t rhs_value1 = rhs_ptr[rhs_cols] + rhs_offset;
 800f500:	f917 7009 	ldrsb.w	r7, [r7, r9]
            q31_t lhs_value  = lhs_ptr[0] + lhs_offset;
 800f504:	f99c 6009 	ldrsb.w	r6, [ip, #9]
            q31_t rhs_value1 = rhs_ptr[rhs_cols] + rhs_offset;
 800f508:	440f      	add	r7, r1
            q31_t lhs_value  = lhs_ptr[0] + lhs_offset;
 800f50a:	991c      	ldr	r1, [sp, #112]	; 0x70
 800f50c:	440e      	add	r6, r1
            res01 += lhs_value * rhs_value1;
 800f50e:	fb06 3307 	mla	r3, r6, r7, r3
            q31_t rhs_value0 = rhs_ptr[0] + rhs_offset;
 800f512:	991d      	ldr	r1, [sp, #116]	; 0x74
 800f514:	f992 7009 	ldrsb.w	r7, [r2, #9]
 800f518:	440f      	add	r7, r1
            res00 += lhs_value * rhs_value0;
 800f51a:	fb06 0007 	mla	r0, r6, r7, r0
        for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f51e:	f105 060a 	add.w	r6, r5, #10
 800f522:	45b1      	cmp	r9, r6
            ++rhs_ptr;
 800f524:	f102 070a 	add.w	r7, r2, #10
        for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f528:	dd76      	ble.n	800f618 <arm_nn_vec_mat_mult_t_s8+0x468>
            q31_t rhs_value1 = rhs_ptr[rhs_cols] + rhs_offset;
 800f52a:	f917 7009 	ldrsb.w	r7, [r7, r9]
            q31_t lhs_value  = lhs_ptr[0] + lhs_offset;
 800f52e:	f99c 600a 	ldrsb.w	r6, [ip, #10]
            q31_t rhs_value1 = rhs_ptr[rhs_cols] + rhs_offset;
 800f532:	440f      	add	r7, r1
            q31_t lhs_value  = lhs_ptr[0] + lhs_offset;
 800f534:	991c      	ldr	r1, [sp, #112]	; 0x70
 800f536:	440e      	add	r6, r1
            res01 += lhs_value * rhs_value1;
 800f538:	fb06 3307 	mla	r3, r6, r7, r3
            q31_t rhs_value0 = rhs_ptr[0] + rhs_offset;
 800f53c:	991d      	ldr	r1, [sp, #116]	; 0x74
 800f53e:	f992 700a 	ldrsb.w	r7, [r2, #10]
 800f542:	440f      	add	r7, r1
            res00 += lhs_value * rhs_value0;
 800f544:	fb06 0007 	mla	r0, r6, r7, r0
        for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f548:	f105 060b 	add.w	r6, r5, #11
 800f54c:	45b1      	cmp	r9, r6
            ++rhs_ptr;
 800f54e:	f102 070b 	add.w	r7, r2, #11
        for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f552:	dd61      	ble.n	800f618 <arm_nn_vec_mat_mult_t_s8+0x468>
            q31_t rhs_value1 = rhs_ptr[rhs_cols] + rhs_offset;
 800f554:	f917 7009 	ldrsb.w	r7, [r7, r9]
            q31_t lhs_value  = lhs_ptr[0] + lhs_offset;
 800f558:	f99c 600b 	ldrsb.w	r6, [ip, #11]
            q31_t rhs_value1 = rhs_ptr[rhs_cols] + rhs_offset;
 800f55c:	440f      	add	r7, r1
            q31_t lhs_value  = lhs_ptr[0] + lhs_offset;
 800f55e:	991c      	ldr	r1, [sp, #112]	; 0x70
 800f560:	440e      	add	r6, r1
            res01 += lhs_value * rhs_value1;
 800f562:	fb06 3307 	mla	r3, r6, r7, r3
            q31_t rhs_value0 = rhs_ptr[0] + rhs_offset;
 800f566:	991d      	ldr	r1, [sp, #116]	; 0x74
 800f568:	f992 700b 	ldrsb.w	r7, [r2, #11]
 800f56c:	440f      	add	r7, r1
            res00 += lhs_value * rhs_value0;
 800f56e:	fb06 0007 	mla	r0, r6, r7, r0
        for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f572:	f105 060c 	add.w	r6, r5, #12
 800f576:	45b1      	cmp	r9, r6
            ++rhs_ptr;
 800f578:	f102 070c 	add.w	r7, r2, #12
        for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f57c:	dd4c      	ble.n	800f618 <arm_nn_vec_mat_mult_t_s8+0x468>
            q31_t rhs_value1 = rhs_ptr[rhs_cols] + rhs_offset;
 800f57e:	f917 7009 	ldrsb.w	r7, [r7, r9]
            q31_t lhs_value  = lhs_ptr[0] + lhs_offset;
 800f582:	f99c 600c 	ldrsb.w	r6, [ip, #12]
            q31_t rhs_value1 = rhs_ptr[rhs_cols] + rhs_offset;
 800f586:	440f      	add	r7, r1
            q31_t lhs_value  = lhs_ptr[0] + lhs_offset;
 800f588:	991c      	ldr	r1, [sp, #112]	; 0x70
 800f58a:	440e      	add	r6, r1
            res01 += lhs_value * rhs_value1;
 800f58c:	fb06 3307 	mla	r3, r6, r7, r3
            q31_t rhs_value0 = rhs_ptr[0] + rhs_offset;
 800f590:	991d      	ldr	r1, [sp, #116]	; 0x74
 800f592:	f992 700c 	ldrsb.w	r7, [r2, #12]
 800f596:	440f      	add	r7, r1
            res00 += lhs_value * rhs_value0;
 800f598:	fb06 0007 	mla	r0, r6, r7, r0
        for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f59c:	f105 060d 	add.w	r6, r5, #13
 800f5a0:	45b1      	cmp	r9, r6
            ++rhs_ptr;
 800f5a2:	f102 070d 	add.w	r7, r2, #13
        for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f5a6:	dd37      	ble.n	800f618 <arm_nn_vec_mat_mult_t_s8+0x468>
            q31_t rhs_value1 = rhs_ptr[rhs_cols] + rhs_offset;
 800f5a8:	f917 7009 	ldrsb.w	r7, [r7, r9]
            q31_t lhs_value  = lhs_ptr[0] + lhs_offset;
 800f5ac:	f99c 600d 	ldrsb.w	r6, [ip, #13]
            q31_t rhs_value1 = rhs_ptr[rhs_cols] + rhs_offset;
 800f5b0:	440f      	add	r7, r1
            q31_t lhs_value  = lhs_ptr[0] + lhs_offset;
 800f5b2:	991c      	ldr	r1, [sp, #112]	; 0x70
 800f5b4:	440e      	add	r6, r1
            res01 += lhs_value * rhs_value1;
 800f5b6:	fb06 3307 	mla	r3, r6, r7, r3
            q31_t rhs_value0 = rhs_ptr[0] + rhs_offset;
 800f5ba:	991d      	ldr	r1, [sp, #116]	; 0x74
 800f5bc:	f992 700d 	ldrsb.w	r7, [r2, #13]
 800f5c0:	440f      	add	r7, r1
            res00 += lhs_value * rhs_value0;
 800f5c2:	fb06 0007 	mla	r0, r6, r7, r0
        for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f5c6:	f105 060e 	add.w	r6, r5, #14
 800f5ca:	45b1      	cmp	r9, r6
            ++rhs_ptr;
 800f5cc:	f102 070e 	add.w	r7, r2, #14
        for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f5d0:	dd22      	ble.n	800f618 <arm_nn_vec_mat_mult_t_s8+0x468>
            q31_t rhs_value1 = rhs_ptr[rhs_cols] + rhs_offset;
 800f5d2:	f917 7009 	ldrsb.w	r7, [r7, r9]
            q31_t lhs_value  = lhs_ptr[0] + lhs_offset;
 800f5d6:	f99c 600e 	ldrsb.w	r6, [ip, #14]
            q31_t rhs_value1 = rhs_ptr[rhs_cols] + rhs_offset;
 800f5da:	440f      	add	r7, r1
            q31_t lhs_value  = lhs_ptr[0] + lhs_offset;
 800f5dc:	991c      	ldr	r1, [sp, #112]	; 0x70
 800f5de:	440e      	add	r6, r1
            res01 += lhs_value * rhs_value1;
 800f5e0:	fb06 3307 	mla	r3, r6, r7, r3
            q31_t rhs_value0 = rhs_ptr[0] + rhs_offset;
 800f5e4:	991d      	ldr	r1, [sp, #116]	; 0x74
 800f5e6:	f992 700e 	ldrsb.w	r7, [r2, #14]
        for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f5ea:	350f      	adds	r5, #15
            q31_t rhs_value0 = rhs_ptr[0] + rhs_offset;
 800f5ec:	440f      	add	r7, r1
        for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f5ee:	45a9      	cmp	r9, r5
            res00 += lhs_value * rhs_value0;
 800f5f0:	fb06 0007 	mla	r0, r6, r7, r0
            ++rhs_ptr;
 800f5f4:	f102 060f 	add.w	r6, r2, #15
        for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f5f8:	dd0e      	ble.n	800f618 <arm_nn_vec_mat_mult_t_s8+0x468>
            q31_t lhs_value  = lhs_ptr[0] + lhs_offset;
 800f5fa:	991c      	ldr	r1, [sp, #112]	; 0x70
 800f5fc:	f99c 500f 	ldrsb.w	r5, [ip, #15]
            q31_t rhs_value0 = rhs_ptr[0] + rhs_offset;
 800f600:	f992 200f 	ldrsb.w	r2, [r2, #15]
            q31_t rhs_value1 = rhs_ptr[rhs_cols] + rhs_offset;
 800f604:	f916 6009 	ldrsb.w	r6, [r6, r9]
            q31_t lhs_value  = lhs_ptr[0] + lhs_offset;
 800f608:	440d      	add	r5, r1
            q31_t rhs_value0 = rhs_ptr[0] + rhs_offset;
 800f60a:	991d      	ldr	r1, [sp, #116]	; 0x74
 800f60c:	440a      	add	r2, r1
            q31_t rhs_value1 = rhs_ptr[rhs_cols] + rhs_offset;
 800f60e:	440e      	add	r6, r1
            res00 += lhs_value * rhs_value0;
 800f610:	fb05 0002 	mla	r0, r5, r2, r0
            res01 += lhs_value * rhs_value1;
 800f614:	fb05 3306 	mla	r3, r5, r6, r3
  return arm_nn_divide_by_power_of_two(
 800f618:	9e03      	ldr	r6, [sp, #12]
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 800f61a:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
  return arm_nn_divide_by_power_of_two(
 800f61c:	40b0      	lsls	r0, r6
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 800f61e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800f622:	2500      	movs	r5, #0
 800f624:	fbc0 2507 	smlal	r2, r5, r0, r7
  return arm_nn_divide_by_power_of_two(
 800f628:	9820      	ldr	r0, [sp, #128]	; 0x80
    result = (int32_t)(mult.long_long >> 31);
 800f62a:	0fd2      	lsrs	r2, r2, #31
  return arm_nn_divide_by_power_of_two(
 800f62c:	2800      	cmp	r0, #0
    result = (int32_t)(mult.long_long >> 31);
 800f62e:	ea42 0245 	orr.w	r2, r2, r5, lsl #1
  return arm_nn_divide_by_power_of_two(
 800f632:	f340 81a9 	ble.w	800f988 <arm_nn_vec_mat_mult_t_s8+0x7d8>
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 800f636:	991f      	ldr	r1, [sp, #124]	; 0x7c
  return arm_nn_divide_by_power_of_two(
 800f638:	40b3      	lsls	r3, r6
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 800f63a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800f63e:	2500      	movs	r5, #0
 800f640:	fbc1 0503 	smlal	r0, r5, r1, r3
    if (result < 0)
 800f644:	2a00      	cmp	r2, #0
    result = (int32_t)(mult.long_long >> 31);
 800f646:	ea4f 73d0 	mov.w	r3, r0, lsr #31
    if (result < 0)
 800f64a:	f2c0 81c1 	blt.w	800f9d0 <arm_nn_vec_mat_mult_t_s8+0x820>
 800f64e:	ea53 0345 	orrs.w	r3, r3, r5, lsl #1
 800f652:	f100 81b9 	bmi.w	800f9c8 <arm_nn_vec_mat_mult_t_s8+0x818>
        res00 += dst_offset;
 800f656:	981e      	ldr	r0, [sp, #120]	; 0x78
 800f658:	4402      	add	r2, r0
        res01 += dst_offset;
 800f65a:	4403      	add	r3, r0
        res00 = MAX(res00, activation_min);
 800f65c:	9823      	ldr	r0, [sp, #140]	; 0x8c
 800f65e:	4282      	cmp	r2, r0
 800f660:	bfb8      	it	lt
 800f662:	4602      	movlt	r2, r0
        res01 = MAX(res01, activation_min);
 800f664:	4283      	cmp	r3, r0
 800f666:	bfb8      	it	lt
 800f668:	4603      	movlt	r3, r0
        res00 = MIN(res00, activation_max);
 800f66a:	9824      	ldr	r0, [sp, #144]	; 0x90
 800f66c:	4282      	cmp	r2, r0
 800f66e:	bfa8      	it	ge
 800f670:	4602      	movge	r2, r0
        *dst++ = (q7_t)res00;
 800f672:	9802      	ldr	r0, [sp, #8]
 800f674:	f800 2c02 	strb.w	r2, [r0, #-2]
        res01 = MIN(res01, activation_max);
 800f678:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800f67a:	4293      	cmp	r3, r2
 800f67c:	bfa8      	it	ge
 800f67e:	4613      	movge	r3, r2
        *dst++ = (q7_t)res01;
 800f680:	f800 3c01 	strb.w	r3, [r0, #-1]
        rhs += 2 * rhs_cols;
 800f684:	9a00      	ldr	r2, [sp, #0]
    for (int32_t rhs_rows_idx = 0; rhs_rows_idx <= (rhs_rows - 2); rhs_rows_idx += 2)
 800f686:	1c83      	adds	r3, r0, #2
        rhs += 2 * rhs_cols;
 800f688:	9805      	ldr	r0, [sp, #20]
    for (int32_t rhs_rows_idx = 0; rhs_rows_idx <= (rhs_rows - 2); rhs_rows_idx += 2)
 800f68a:	9302      	str	r3, [sp, #8]
        rhs += 2 * rhs_cols;
 800f68c:	4402      	add	r2, r0
 800f68e:	9200      	str	r2, [sp, #0]
    for (int32_t rhs_rows_idx = 0; rhs_rows_idx <= (rhs_rows - 2); rhs_rows_idx += 2)
 800f690:	9a01      	ldr	r2, [sp, #4]
 800f692:	3208      	adds	r2, #8
 800f694:	9201      	str	r2, [sp, #4]
 800f696:	9a06      	ldr	r2, [sp, #24]
 800f698:	4293      	cmp	r3, r2
 800f69a:	f47f add2 	bne.w	800f242 <arm_nn_vec_mat_mult_t_s8+0x92>
 800f69e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f6a0:	085b      	lsrs	r3, r3, #1
        rhs += 2 * rhs_cols;
 800f6a2:	fb03 0200 	mla	r2, r3, r0, r0
 800f6a6:	980d      	ldr	r0, [sp, #52]	; 0x34
 800f6a8:	4410      	add	r0, r2
        q31_t res01 = *bias++;
 800f6aa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
        rhs += 2 * rhs_cols;
 800f6ac:	900d      	str	r0, [sp, #52]	; 0x34
 800f6ae:	3301      	adds	r3, #1
        q31_t res01 = *bias++;
 800f6b0:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800f6b4:	920e      	str	r2, [sp, #56]	; 0x38
        *dst++ = (q7_t)res01;
 800f6b6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f6b8:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 800f6bc:	4671      	mov	r1, lr
 800f6be:	930f      	str	r3, [sp, #60]	; 0x3c
    }

    if (rhs_rows % 2)
 800f6c0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800f6c2:	07db      	lsls	r3, r3, #31
 800f6c4:	f140 815c 	bpl.w	800f980 <arm_nn_vec_mat_mult_t_s8+0x7d0>
    {
        const q7_t *lhs_ptr = &lhs[0];
        const q7_t *rhs_ptr = &rhs[0];

        q31_t res00 = *bias++;
 800f6c8:	9b0e      	ldr	r3, [sp, #56]	; 0x38

        int32_t rhs_cols_idx = 0;

        q31_t val0, val1, val2, val3;
        for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 800f6ca:	f1b9 0f0f 	cmp.w	r9, #15
        q31_t res00 = *bias++;
 800f6ce:	681b      	ldr	r3, [r3, #0]
        for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 800f6d0:	f340 8199 	ble.w	800fa06 <arm_nn_vec_mat_mult_t_s8+0x856>
 800f6d4:	f1a9 0210 	sub.w	r2, r9, #16
 800f6d8:	9804      	ldr	r0, [sp, #16]
 800f6da:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800f6dc:	0912      	lsrs	r2, r2, #4
 800f6de:	f102 0e01 	add.w	lr, r2, #1
 800f6e2:	ea4f 180e 	mov.w	r8, lr, lsl #4
 800f6e6:	eb00 170e 	add.w	r7, r0, lr, lsl #4
        {
            val0 = arm_nn_read_q7x4_ia((const q7_t **)&rhs_ptr);
 800f6ea:	682e      	ldr	r6, [r5, #0]
  __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 800f6ec:	fa21 fa86 	sxtab16	sl, r1, r6
            val1 = __SXTAB16(rhs_offset_s16x2, val0);
            val2 = arm_nn_read_q7x4_ia((const q7_t **)&lhs_ptr);
 800f6f0:	6802      	ldr	r2, [r0, #0]
  return (op1 >> op2) | (op1 << (32U - op2));
 800f6f2:	ea4f 2636 	mov.w	r6, r6, ror #8
  __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 800f6f6:	fa21 f686 	sxtab16	r6, r1, r6
 800f6fa:	fa24 fc82 	sxtab16	ip, r4, r2
  return (op1 >> op2) | (op1 << (32U - op2));
 800f6fe:	ea4f 2232 	mov.w	r2, r2, ror #8
  __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 800f702:	fa24 f282 	sxtab16	r2, r4, r2
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 800f706:	fb2c 3c0a 	smlad	ip, ip, sl, r3
 800f70a:	fb22 c206 	smlad	r2, r2, r6, ip

            // Partial accumulations
            res00 = __SMLAD(val3, val1, res00);
            res00 = __SMLAD(val2, val0, res00);

            val0 = arm_nn_read_q7x4_ia((const q7_t **)&rhs_ptr);
 800f70e:	686e      	ldr	r6, [r5, #4]
  __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 800f710:	fa21 fa86 	sxtab16	sl, r1, r6
            val1 = __SXTAB16(rhs_offset_s16x2, val0);
            val2 = arm_nn_read_q7x4_ia((const q7_t **)&lhs_ptr);
 800f714:	6843      	ldr	r3, [r0, #4]
  return (op1 >> op2) | (op1 << (32U - op2));
 800f716:	ea4f 2636 	mov.w	r6, r6, ror #8
  __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 800f71a:	fa21 f686 	sxtab16	r6, r1, r6
 800f71e:	fa24 fc83 	sxtab16	ip, r4, r3
  return (op1 >> op2) | (op1 << (32U - op2));
 800f722:	ea4f 2333 	mov.w	r3, r3, ror #8
  __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 800f726:	fa24 f383 	sxtab16	r3, r4, r3
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 800f72a:	fb2c 2c0a 	smlad	ip, ip, sl, r2
 800f72e:	fb23 c306 	smlad	r3, r3, r6, ip

            // Partial accumulations
            res00 = __SMLAD(val3, val1, res00);
            res00 = __SMLAD(val2, val0, res00);

            val0 = arm_nn_read_q7x4_ia((const q7_t **)&rhs_ptr);
 800f732:	68ae      	ldr	r6, [r5, #8]
  __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 800f734:	fa21 fa86 	sxtab16	sl, r1, r6
            val1 = __SXTAB16(rhs_offset_s16x2, val0);
            val2 = arm_nn_read_q7x4_ia((const q7_t **)&lhs_ptr);
 800f738:	6882      	ldr	r2, [r0, #8]
  return (op1 >> op2) | (op1 << (32U - op2));
 800f73a:	ea4f 2636 	mov.w	r6, r6, ror #8
  __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 800f73e:	fa21 f686 	sxtab16	r6, r1, r6
 800f742:	fa24 fc82 	sxtab16	ip, r4, r2
  return (op1 >> op2) | (op1 << (32U - op2));
 800f746:	ea4f 2232 	mov.w	r2, r2, ror #8
  __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 800f74a:	fa24 f282 	sxtab16	r2, r4, r2
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 800f74e:	fb2c 3c0a 	smlad	ip, ip, sl, r3
 800f752:	fb22 c206 	smlad	r2, r2, r6, ip
  memcpy(&val, *in_q7, 4);
 800f756:	68ee      	ldr	r6, [r5, #12]
  *in_q7 += 4;
 800f758:	3510      	adds	r5, #16
  __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 800f75a:	fa21 fa86 	sxtab16	sl, r1, r6
            res00 = __SMLAD(val3, val1, res00);
            res00 = __SMLAD(val2, val0, res00);

            val0 = arm_nn_read_q7x4_ia((const q7_t **)&rhs_ptr);
            val1 = __SXTAB16(rhs_offset_s16x2, val0);
            val2 = arm_nn_read_q7x4_ia((const q7_t **)&lhs_ptr);
 800f75e:	68c3      	ldr	r3, [r0, #12]
  return (op1 >> op2) | (op1 << (32U - op2));
 800f760:	ea4f 2636 	mov.w	r6, r6, ror #8
 800f764:	3010      	adds	r0, #16
  __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 800f766:	fa21 f686 	sxtab16	r6, r1, r6
 800f76a:	fa24 fc83 	sxtab16	ip, r4, r3
  return (op1 >> op2) | (op1 << (32U - op2));
 800f76e:	ea4f 2333 	mov.w	r3, r3, ror #8
  __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 800f772:	fa24 f383 	sxtab16	r3, r4, r3
  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 800f776:	fb2c 2c0a 	smlad	ip, ip, sl, r2
 800f77a:	fb23 c306 	smlad	r3, r3, r6, ip
        for (; rhs_cols_idx <= (rhs_cols - 16); rhs_cols_idx += 16)
 800f77e:	4287      	cmp	r7, r0
 800f780:	d1b3      	bne.n	800f6ea <arm_nn_vec_mat_mult_t_s8+0x53a>
 800f782:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f784:	9004      	str	r0, [sp, #16]
 800f786:	4442      	add	r2, r8
 800f788:	920d      	str	r2, [sp, #52]	; 0x34
 800f78a:	ea4f 120e 	mov.w	r2, lr, lsl #4
            // Partial accumulations
            res00 = __SMLAD(val3, val1, res00);
            res00 = __SMLAD(val2, val0, res00);
        }

        for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f78e:	4591      	cmp	r9, r2
 800f790:	f340 80cc 	ble.w	800f92c <arm_nn_vec_mat_mult_t_s8+0x77c>
        {
            q31_t rhs_value0 = rhs_ptr[0] + rhs_offset;
            q31_t lhs_value  = lhs_ptr[0] + lhs_offset;
 800f794:	9c04      	ldr	r4, [sp, #16]
 800f796:	981c      	ldr	r0, [sp, #112]	; 0x70
 800f798:	f994 1000 	ldrsb.w	r1, [r4]
            q31_t rhs_value0 = rhs_ptr[0] + rhs_offset;
 800f79c:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800f79e:	9e1d      	ldr	r6, [sp, #116]	; 0x74
            q31_t lhs_value  = lhs_ptr[0] + lhs_offset;
 800f7a0:	4401      	add	r1, r0
            q31_t rhs_value0 = rhs_ptr[0] + rhs_offset;
 800f7a2:	f995 0000 	ldrsb.w	r0, [r5]
 800f7a6:	4430      	add	r0, r6

            res00 += lhs_value * rhs_value0;
 800f7a8:	fb00 3301 	mla	r3, r0, r1, r3
        for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f7ac:	1c51      	adds	r1, r2, #1
 800f7ae:	4589      	cmp	r9, r1
 800f7b0:	f340 80bc 	ble.w	800f92c <arm_nn_vec_mat_mult_t_s8+0x77c>
            q31_t lhs_value  = lhs_ptr[0] + lhs_offset;
 800f7b4:	981c      	ldr	r0, [sp, #112]	; 0x70
 800f7b6:	f994 1001 	ldrsb.w	r1, [r4, #1]
 800f7ba:	4401      	add	r1, r0
            q31_t rhs_value0 = rhs_ptr[0] + rhs_offset;
 800f7bc:	f995 0001 	ldrsb.w	r0, [r5, #1]
 800f7c0:	4430      	add	r0, r6
            res00 += lhs_value * rhs_value0;
 800f7c2:	fb00 3301 	mla	r3, r0, r1, r3
        for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f7c6:	1c91      	adds	r1, r2, #2
 800f7c8:	4589      	cmp	r9, r1
 800f7ca:	f340 80af 	ble.w	800f92c <arm_nn_vec_mat_mult_t_s8+0x77c>
            q31_t lhs_value  = lhs_ptr[0] + lhs_offset;
 800f7ce:	981c      	ldr	r0, [sp, #112]	; 0x70
 800f7d0:	f994 1002 	ldrsb.w	r1, [r4, #2]
 800f7d4:	4401      	add	r1, r0
            q31_t rhs_value0 = rhs_ptr[0] + rhs_offset;
 800f7d6:	f995 0002 	ldrsb.w	r0, [r5, #2]
 800f7da:	4430      	add	r0, r6
            res00 += lhs_value * rhs_value0;
 800f7dc:	fb00 3301 	mla	r3, r0, r1, r3
        for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f7e0:	1cd1      	adds	r1, r2, #3
 800f7e2:	4589      	cmp	r9, r1
 800f7e4:	f340 80a2 	ble.w	800f92c <arm_nn_vec_mat_mult_t_s8+0x77c>
            q31_t lhs_value  = lhs_ptr[0] + lhs_offset;
 800f7e8:	981c      	ldr	r0, [sp, #112]	; 0x70
 800f7ea:	f994 1003 	ldrsb.w	r1, [r4, #3]
 800f7ee:	4401      	add	r1, r0
            q31_t rhs_value0 = rhs_ptr[0] + rhs_offset;
 800f7f0:	f995 0003 	ldrsb.w	r0, [r5, #3]
 800f7f4:	4430      	add	r0, r6
            res00 += lhs_value * rhs_value0;
 800f7f6:	fb00 3301 	mla	r3, r0, r1, r3
        for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f7fa:	1d11      	adds	r1, r2, #4
 800f7fc:	4589      	cmp	r9, r1
 800f7fe:	f340 8095 	ble.w	800f92c <arm_nn_vec_mat_mult_t_s8+0x77c>
            q31_t lhs_value  = lhs_ptr[0] + lhs_offset;
 800f802:	981c      	ldr	r0, [sp, #112]	; 0x70
 800f804:	f994 1004 	ldrsb.w	r1, [r4, #4]
 800f808:	4401      	add	r1, r0
            q31_t rhs_value0 = rhs_ptr[0] + rhs_offset;
 800f80a:	f995 0004 	ldrsb.w	r0, [r5, #4]
 800f80e:	4430      	add	r0, r6
            res00 += lhs_value * rhs_value0;
 800f810:	fb00 3301 	mla	r3, r0, r1, r3
        for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f814:	1d51      	adds	r1, r2, #5
 800f816:	4589      	cmp	r9, r1
 800f818:	f340 8088 	ble.w	800f92c <arm_nn_vec_mat_mult_t_s8+0x77c>
            q31_t lhs_value  = lhs_ptr[0] + lhs_offset;
 800f81c:	981c      	ldr	r0, [sp, #112]	; 0x70
 800f81e:	f994 1005 	ldrsb.w	r1, [r4, #5]
 800f822:	4401      	add	r1, r0
            q31_t rhs_value0 = rhs_ptr[0] + rhs_offset;
 800f824:	f995 0005 	ldrsb.w	r0, [r5, #5]
 800f828:	4430      	add	r0, r6
            res00 += lhs_value * rhs_value0;
 800f82a:	fb00 3301 	mla	r3, r0, r1, r3
        for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f82e:	1d91      	adds	r1, r2, #6
 800f830:	4589      	cmp	r9, r1
 800f832:	dd7b      	ble.n	800f92c <arm_nn_vec_mat_mult_t_s8+0x77c>
            q31_t lhs_value  = lhs_ptr[0] + lhs_offset;
 800f834:	981c      	ldr	r0, [sp, #112]	; 0x70
 800f836:	f994 1006 	ldrsb.w	r1, [r4, #6]
 800f83a:	4401      	add	r1, r0
            q31_t rhs_value0 = rhs_ptr[0] + rhs_offset;
 800f83c:	f995 0006 	ldrsb.w	r0, [r5, #6]
 800f840:	4430      	add	r0, r6
            res00 += lhs_value * rhs_value0;
 800f842:	fb00 3301 	mla	r3, r0, r1, r3
        for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f846:	1dd1      	adds	r1, r2, #7
 800f848:	4589      	cmp	r9, r1
 800f84a:	dd6f      	ble.n	800f92c <arm_nn_vec_mat_mult_t_s8+0x77c>
            q31_t lhs_value  = lhs_ptr[0] + lhs_offset;
 800f84c:	981c      	ldr	r0, [sp, #112]	; 0x70
 800f84e:	f994 1007 	ldrsb.w	r1, [r4, #7]
 800f852:	4401      	add	r1, r0
            q31_t rhs_value0 = rhs_ptr[0] + rhs_offset;
 800f854:	f995 0007 	ldrsb.w	r0, [r5, #7]
 800f858:	4430      	add	r0, r6
            res00 += lhs_value * rhs_value0;
 800f85a:	fb00 3301 	mla	r3, r0, r1, r3
        for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f85e:	f102 0108 	add.w	r1, r2, #8
 800f862:	4589      	cmp	r9, r1
 800f864:	dd62      	ble.n	800f92c <arm_nn_vec_mat_mult_t_s8+0x77c>
            q31_t lhs_value  = lhs_ptr[0] + lhs_offset;
 800f866:	981c      	ldr	r0, [sp, #112]	; 0x70
 800f868:	f994 1008 	ldrsb.w	r1, [r4, #8]
 800f86c:	4401      	add	r1, r0
            q31_t rhs_value0 = rhs_ptr[0] + rhs_offset;
 800f86e:	f995 0008 	ldrsb.w	r0, [r5, #8]
 800f872:	4430      	add	r0, r6
            res00 += lhs_value * rhs_value0;
 800f874:	fb00 3301 	mla	r3, r0, r1, r3
        for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f878:	f102 0109 	add.w	r1, r2, #9
 800f87c:	4589      	cmp	r9, r1
 800f87e:	dd55      	ble.n	800f92c <arm_nn_vec_mat_mult_t_s8+0x77c>
            q31_t lhs_value  = lhs_ptr[0] + lhs_offset;
 800f880:	981c      	ldr	r0, [sp, #112]	; 0x70
 800f882:	f994 1009 	ldrsb.w	r1, [r4, #9]
 800f886:	4401      	add	r1, r0
            q31_t rhs_value0 = rhs_ptr[0] + rhs_offset;
 800f888:	f995 0009 	ldrsb.w	r0, [r5, #9]
 800f88c:	4430      	add	r0, r6
            res00 += lhs_value * rhs_value0;
 800f88e:	fb00 3301 	mla	r3, r0, r1, r3
        for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f892:	f102 010a 	add.w	r1, r2, #10
 800f896:	4589      	cmp	r9, r1
 800f898:	dd48      	ble.n	800f92c <arm_nn_vec_mat_mult_t_s8+0x77c>
            q31_t lhs_value  = lhs_ptr[0] + lhs_offset;
 800f89a:	981c      	ldr	r0, [sp, #112]	; 0x70
 800f89c:	f994 100a 	ldrsb.w	r1, [r4, #10]
 800f8a0:	4401      	add	r1, r0
            q31_t rhs_value0 = rhs_ptr[0] + rhs_offset;
 800f8a2:	f995 000a 	ldrsb.w	r0, [r5, #10]
 800f8a6:	4430      	add	r0, r6
            res00 += lhs_value * rhs_value0;
 800f8a8:	fb00 3301 	mla	r3, r0, r1, r3
        for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f8ac:	f102 010b 	add.w	r1, r2, #11
 800f8b0:	4589      	cmp	r9, r1
 800f8b2:	dd3b      	ble.n	800f92c <arm_nn_vec_mat_mult_t_s8+0x77c>
            q31_t lhs_value  = lhs_ptr[0] + lhs_offset;
 800f8b4:	981c      	ldr	r0, [sp, #112]	; 0x70
 800f8b6:	f994 100b 	ldrsb.w	r1, [r4, #11]
 800f8ba:	4401      	add	r1, r0
            q31_t rhs_value0 = rhs_ptr[0] + rhs_offset;
 800f8bc:	f995 000b 	ldrsb.w	r0, [r5, #11]
 800f8c0:	4430      	add	r0, r6
            res00 += lhs_value * rhs_value0;
 800f8c2:	fb00 3301 	mla	r3, r0, r1, r3
        for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f8c6:	f102 010c 	add.w	r1, r2, #12
 800f8ca:	4589      	cmp	r9, r1
 800f8cc:	dd2e      	ble.n	800f92c <arm_nn_vec_mat_mult_t_s8+0x77c>
            q31_t lhs_value  = lhs_ptr[0] + lhs_offset;
 800f8ce:	981c      	ldr	r0, [sp, #112]	; 0x70
 800f8d0:	f994 100c 	ldrsb.w	r1, [r4, #12]
 800f8d4:	4401      	add	r1, r0
            q31_t rhs_value0 = rhs_ptr[0] + rhs_offset;
 800f8d6:	f995 000c 	ldrsb.w	r0, [r5, #12]
 800f8da:	4430      	add	r0, r6
            res00 += lhs_value * rhs_value0;
 800f8dc:	fb00 3301 	mla	r3, r0, r1, r3
        for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f8e0:	f102 010d 	add.w	r1, r2, #13
 800f8e4:	4589      	cmp	r9, r1
 800f8e6:	dd21      	ble.n	800f92c <arm_nn_vec_mat_mult_t_s8+0x77c>
            q31_t lhs_value  = lhs_ptr[0] + lhs_offset;
 800f8e8:	981c      	ldr	r0, [sp, #112]	; 0x70
 800f8ea:	f994 100d 	ldrsb.w	r1, [r4, #13]
 800f8ee:	4401      	add	r1, r0
            q31_t rhs_value0 = rhs_ptr[0] + rhs_offset;
 800f8f0:	f995 000d 	ldrsb.w	r0, [r5, #13]
 800f8f4:	4430      	add	r0, r6
            res00 += lhs_value * rhs_value0;
 800f8f6:	fb00 3301 	mla	r3, r0, r1, r3
        for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f8fa:	f102 010e 	add.w	r1, r2, #14
 800f8fe:	4589      	cmp	r9, r1
 800f900:	dd14      	ble.n	800f92c <arm_nn_vec_mat_mult_t_s8+0x77c>
            q31_t lhs_value  = lhs_ptr[0] + lhs_offset;
 800f902:	981c      	ldr	r0, [sp, #112]	; 0x70
 800f904:	f994 100e 	ldrsb.w	r1, [r4, #14]
 800f908:	4401      	add	r1, r0
            q31_t rhs_value0 = rhs_ptr[0] + rhs_offset;
 800f90a:	f995 000e 	ldrsb.w	r0, [r5, #14]
        for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f90e:	320f      	adds	r2, #15
            q31_t rhs_value0 = rhs_ptr[0] + rhs_offset;
 800f910:	4430      	add	r0, r6
        for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f912:	4591      	cmp	r9, r2
            res00 += lhs_value * rhs_value0;
 800f914:	fb00 3301 	mla	r3, r0, r1, r3
        for (; rhs_cols_idx < rhs_cols; ++rhs_cols_idx)
 800f918:	dd08      	ble.n	800f92c <arm_nn_vec_mat_mult_t_s8+0x77c>
            q31_t rhs_value0 = rhs_ptr[0] + rhs_offset;
 800f91a:	f995 200f 	ldrsb.w	r2, [r5, #15]
            q31_t lhs_value  = lhs_ptr[0] + lhs_offset;
 800f91e:	f994 100f 	ldrsb.w	r1, [r4, #15]
 800f922:	981c      	ldr	r0, [sp, #112]	; 0x70
            q31_t rhs_value0 = rhs_ptr[0] + rhs_offset;
 800f924:	4432      	add	r2, r6
            q31_t lhs_value  = lhs_ptr[0] + lhs_offset;
 800f926:	4401      	add	r1, r0
            res00 += lhs_value * rhs_value0;
 800f928:	fb01 3302 	mla	r3, r1, r2, r3
      arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 800f92c:	9a20      	ldr	r2, [sp, #128]	; 0x80
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 800f92e:	981f      	ldr	r0, [sp, #124]	; 0x7c
      arm_nn_doubling_high_mult_no_sat(val * (1 << LEFT_SHIFT(shift)), multiplier),
 800f930:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
  return arm_nn_divide_by_power_of_two(
 800f934:	4093      	lsls	r3, r2
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 800f936:	2100      	movs	r1, #0
 800f938:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800f93c:	fbc3 2100 	smlal	r2, r1, r3, r0
  return arm_nn_divide_by_power_of_two(
 800f940:	9b20      	ldr	r3, [sp, #128]	; 0x80
    result = (int32_t)(mult.long_long >> 31);
 800f942:	0fd2      	lsrs	r2, r2, #31
  return arm_nn_divide_by_power_of_two(
 800f944:	2b00      	cmp	r3, #0
    result = (int32_t)(mult.long_long >> 31);
 800f946:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
  return arm_nn_divide_by_power_of_two(
 800f94a:	dc0d      	bgt.n	800f968 <arm_nn_vec_mat_mult_t_s8+0x7b8>
 800f94c:	425b      	negs	r3, r3
    const q31_t remainder_mask = (1 << exponent) - 1;
 800f94e:	2101      	movs	r1, #1
 800f950:	4099      	lsls	r1, r3
 800f952:	3901      	subs	r1, #1
    int32_t remainder = remainder_mask & dividend;
 800f954:	ea02 0001 	and.w	r0, r2, r1
    if (result < 0)
 800f958:	411a      	asrs	r2, r3
    q31_t threshold = remainder_mask >> 1;
 800f95a:	ea4f 0161 	mov.w	r1, r1, asr #1
        threshold++;
 800f95e:	bf48      	it	mi
 800f960:	3101      	addmi	r1, #1
    if (remainder > threshold)
 800f962:	4288      	cmp	r0, r1
        result++;
 800f964:	bfc8      	it	gt
 800f966:	3201      	addgt	r2, #1

        // Quantize down
        res00 = arm_nn_requantize(res00, dst_multiplier, dst_shift);

        // Add offset
        res00 += dst_offset;
 800f968:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800f96a:	4413      	add	r3, r2

        // Clamp the result
        res00 = MAX(res00, activation_min);
 800f96c:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800f96e:	4293      	cmp	r3, r2
 800f970:	bfb8      	it	lt
 800f972:	4613      	movlt	r3, r2
        res00 = MIN(res00, activation_max);
 800f974:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800f976:	4293      	cmp	r3, r2
 800f978:	bfa8      	it	ge
 800f97a:	4613      	movge	r3, r2

        *dst = (q7_t)res00;
 800f97c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f97e:	7013      	strb	r3, [r2, #0]
        *dst = (q7_t)res00;
    }
#endif

    return ARM_MATH_SUCCESS;
}
 800f980:	2000      	movs	r0, #0
 800f982:	b013      	add	sp, #76	; 0x4c
 800f984:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    int32_t remainder = remainder_mask & dividend;
 800f988:	990c      	ldr	r1, [sp, #48]	; 0x30
    if (result < 0)
 800f98a:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    int32_t remainder = remainder_mask & dividend;
 800f98c:	ea02 0001 	and.w	r0, r2, r1
    if (result < 0)
 800f990:	413a      	asrs	r2, r7
 800f992:	d422      	bmi.n	800f9da <arm_nn_vec_mat_mult_t_s8+0x82a>
  return arm_nn_divide_by_power_of_two(
 800f994:	fa03 f606 	lsl.w	r6, r3, r6
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 800f998:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800f99a:	f04f 4c80 	mov.w	ip, #1073741824	; 0x40000000
 800f99e:	2500      	movs	r5, #0
 800f9a0:	fbc3 c506 	smlal	ip, r5, r3, r6
 800f9a4:	4663      	mov	r3, ip
    result = (int32_t)(mult.long_long >> 31);
 800f9a6:	0fdb      	lsrs	r3, r3, #31
 800f9a8:	ea43 0345 	orr.w	r3, r3, r5, lsl #1
    q31_t threshold = remainder_mask >> 1;
 800f9ac:	9e0a      	ldr	r6, [sp, #40]	; 0x28
    int32_t remainder = remainder_mask & dividend;
 800f9ae:	ea01 0503 	and.w	r5, r1, r3
    result = dividend >> exponent;
 800f9b2:	413b      	asrs	r3, r7
    if (remainder > threshold)
 800f9b4:	42b0      	cmp	r0, r6
        result++;
 800f9b6:	980a      	ldr	r0, [sp, #40]	; 0x28
 800f9b8:	bfc8      	it	gt
 800f9ba:	3201      	addgt	r2, #1
    if (result < 0)
 800f9bc:	2b00      	cmp	r3, #0
 800f9be:	db05      	blt.n	800f9cc <arm_nn_vec_mat_mult_t_s8+0x81c>
    if (remainder > threshold)
 800f9c0:	42a8      	cmp	r0, r5
        result++;
 800f9c2:	bfb8      	it	lt
 800f9c4:	3301      	addlt	r3, #1
 800f9c6:	e646      	b.n	800f656 <arm_nn_vec_mat_mult_t_s8+0x4a6>
    if (result < 0)
 800f9c8:	2500      	movs	r5, #0
    q31_t threshold = remainder_mask >> 1;
 800f9ca:	4628      	mov	r0, r5
        threshold++;
 800f9cc:	3001      	adds	r0, #1
 800f9ce:	e7f7      	b.n	800f9c0 <arm_nn_vec_mat_mult_t_s8+0x810>
    result = (int32_t)(mult.long_long >> 31);
 800f9d0:	ea43 0345 	orr.w	r3, r3, r5, lsl #1
 800f9d4:	2500      	movs	r5, #0
    q31_t threshold = remainder_mask >> 1;
 800f9d6:	4628      	mov	r0, r5
 800f9d8:	e7f0      	b.n	800f9bc <arm_nn_vec_mat_mult_t_s8+0x80c>
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 800f9da:	991f      	ldr	r1, [sp, #124]	; 0x7c
  return arm_nn_divide_by_power_of_two(
 800f9dc:	fa03 f506 	lsl.w	r5, r3, r6
    mult.long_long = mult.long_long + (q63_t)m1 * m2;
 800f9e0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800f9e4:	2600      	movs	r6, #0
 800f9e6:	fbc1 3605 	smlal	r3, r6, r1, r5
    result = (int32_t)(mult.long_long >> 31);
 800f9ea:	0fdb      	lsrs	r3, r3, #31
    int32_t remainder = remainder_mask & dividend;
 800f9ec:	990c      	ldr	r1, [sp, #48]	; 0x30
    result = (int32_t)(mult.long_long >> 31);
 800f9ee:	ea43 0346 	orr.w	r3, r3, r6, lsl #1
    int32_t remainder = remainder_mask & dividend;
 800f9f2:	ea01 0503 	and.w	r5, r1, r3
    result = dividend >> exponent;
 800f9f6:	990b      	ldr	r1, [sp, #44]	; 0x2c
        threshold++;
 800f9f8:	9e10      	ldr	r6, [sp, #64]	; 0x40
    result = dividend >> exponent;
 800f9fa:	410b      	asrs	r3, r1
        threshold++;
 800f9fc:	e7da      	b.n	800f9b4 <arm_nn_vec_mat_mult_t_s8+0x804>
        const q7_t *lhs_ptr = &lhs[0];
 800f9fe:	f8dd c010 	ldr.w	ip, [sp, #16]
        int32_t rhs_cols_idx = 0;
 800fa02:	2500      	movs	r5, #0
 800fa04:	e4ba      	b.n	800f37c <arm_nn_vec_mat_mult_t_s8+0x1cc>
        int32_t rhs_cols_idx = 0;
 800fa06:	2200      	movs	r2, #0
 800fa08:	e6c1      	b.n	800f78e <arm_nn_vec_mat_mult_t_s8+0x5de>
 800fa0a:	bf00      	nop

0800fa0c <arm_q7_to_q15_with_offset>:

void arm_q7_to_q15_with_offset(const q7_t *src,
                               q15_t *dst,
                               uint32_t block_size,
                               q15_t offset)
{
 800fa0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

    /*loop unrolling */
    block_cnt = block_size >> 2;

    /* First part of the processing with loop unrolling.  Compute 4 outputs at a time. */
    const q31_t offset_q15x2 = __PKHBT(offset, offset, 16);
 800fa10:	b29e      	uxth	r6, r3
    block_cnt = block_size >> 2;
 800fa12:	ea4f 0992 	mov.w	r9, r2, lsr #2
    const q31_t offset_q15x2 = __PKHBT(offset, offset, 16);
 800fa16:	ea46 4603 	orr.w	r6, r6, r3, lsl #16
    while (block_cnt > 0)
 800fa1a:	f1b9 0f00 	cmp.w	r9, #0
 800fa1e:	d020      	beq.n	800fa62 <arm_q7_to_q15_with_offset+0x56>

        /* Extract and sign extend each of the four q7 values to q15 */
        in_q15x2_1 = __SXTAB16(offset_q15x2, __ROR(in_q7x4, 8));
        in_q15x2_2 = __SXTAB16(offset_q15x2, in_q7x4);

        out_q15x2_2 = __PKHTB(in_q15x2_1, in_q15x2_2, 16);
 800fa20:	f8df 806c 	ldr.w	r8, [pc, #108]	; 800fa90 <arm_q7_to_q15_with_offset+0x84>
 800fa24:	464d      	mov	r5, r9
    while (block_cnt > 0)
 800fa26:	468e      	mov	lr, r1
 800fa28:	4607      	mov	r7, r0
  memcpy(&val, *in_q7, 4);
 800fa2a:	f857 ab04 	ldr.w	sl, [r7], #4
  return (op1 >> op2) | (op1 << (32U - op2));
 800fa2e:	ea4f 2c3a 	mov.w	ip, sl, ror #8
  __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 800fa32:	fa26 fc8c 	sxtab16	ip, r6, ip
 800fa36:	fa26 fa8a 	sxtab16	sl, r6, sl
        out_q15x2_1 = __PKHBT(in_q15x2_2, in_q15x2_1, 16);
 800fa3a:	fa1f f48a 	uxth.w	r4, sl
 800fa3e:	ea44 440c 	orr.w	r4, r4, ip, lsl #16
        out_q15x2_2 = __PKHTB(in_q15x2_1, in_q15x2_2, 16);
 800fa42:	ea0c 0c08 	and.w	ip, ip, r8
 800fa46:	ea4c 4c1a 	orr.w	ip, ip, sl, lsr #16
    while (block_cnt > 0)
 800fa4a:	3d01      	subs	r5, #1
  q15_t ** pQ15,
  q31_t    value)
{
  q31_t val = value;
#ifdef __ARM_FEATURE_UNALIGNED
  memcpy (*pQ15, &val, 4);
 800fa4c:	f8ce 4000 	str.w	r4, [lr]
 800fa50:	f8ce c004 	str.w	ip, [lr, #4]
#else
  (*pQ15)[0] = (val & 0x0FFFF);
  (*pQ15)[1] = (val >> 16) & 0x0FFFF;
#endif

 *pQ15 += 2;
 800fa54:	f10e 0e08 	add.w	lr, lr, #8
 800fa58:	d1e7      	bne.n	800fa2a <arm_q7_to_q15_with_offset+0x1e>
 800fa5a:	eb01 01c9 	add.w	r1, r1, r9, lsl #3
  *in_q7 += 4;
 800fa5e:	eb00 0089 	add.w	r0, r0, r9, lsl #2
    /* Run the below code for Cortex-M0 */
    /* Loop over block_size number of values */
    block_cnt = block_size;
#endif

    while (block_cnt > 0)
 800fa62:	f012 0203 	ands.w	r2, r2, #3
 800fa66:	d010      	beq.n	800fa8a <arm_q7_to_q15_with_offset+0x7e>
    {
        *dst++ = (q15_t)*src++ + offset;
 800fa68:	f990 4000 	ldrsb.w	r4, [r0]
 800fa6c:	b29b      	uxth	r3, r3
 800fa6e:	441c      	add	r4, r3
    while (block_cnt > 0)
 800fa70:	3a01      	subs	r2, #1
        *dst++ = (q15_t)*src++ + offset;
 800fa72:	800c      	strh	r4, [r1, #0]
    while (block_cnt > 0)
 800fa74:	d009      	beq.n	800fa8a <arm_q7_to_q15_with_offset+0x7e>
        *dst++ = (q15_t)*src++ + offset;
 800fa76:	f990 4001 	ldrsb.w	r4, [r0, #1]
    while (block_cnt > 0)
 800fa7a:	2a01      	cmp	r2, #1
        *dst++ = (q15_t)*src++ + offset;
 800fa7c:	441c      	add	r4, r3
 800fa7e:	804c      	strh	r4, [r1, #2]
    while (block_cnt > 0)
 800fa80:	d003      	beq.n	800fa8a <arm_q7_to_q15_with_offset+0x7e>
        *dst++ = (q15_t)*src++ + offset;
 800fa82:	f990 2002 	ldrsb.w	r2, [r0, #2]
 800fa86:	4413      	add	r3, r2
 800fa88:	808b      	strh	r3, [r1, #4]

        /* Decrement the loop counter */
        block_cnt--;
    }
}
 800fa8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fa8e:	bf00      	nop
 800fa90:	ffff0000 	.word	0xffff0000

0800fa94 <arm_avgpool_s8>:
                          const cmsis_nn_dims *input_dims,
                          const q7_t *src,
                          const cmsis_nn_dims *filter_dims,
                          const cmsis_nn_dims *output_dims,
                          q7_t *dst)
{
 800fa94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa98:	b09f      	sub	sp, #124	; 0x7c
  const int32_t kernel_x = filter_dims->w;
  const int32_t pad_y = pool_params->padding.h;
  const int32_t pad_x = pool_params->padding.w;
  const int32_t act_min = pool_params->activation.min;
  const int32_t act_max = pool_params->activation.max;
  const int32_t ch_src = input_dims->c;
 800fa9a:	f8d2 b00c 	ldr.w	fp, [r2, #12]
{
 800fa9e:	9d29      	ldr	r5, [sp, #164]	; 0xa4
 800faa0:	9c28      	ldr	r4, [sp, #160]	; 0xa0
  const int32_t output_y = output_dims->h;
 800faa2:	686e      	ldr	r6, [r5, #4]
 800faa4:	960d      	str	r6, [sp, #52]	; 0x34
  const int32_t output_x = output_dims->w;
 800faa6:	68ae      	ldr	r6, [r5, #8]
{
 800faa8:	9316      	str	r3, [sp, #88]	; 0x58
  const int32_t input_x = input_dims->w;
 800faaa:	e9d2 5701 	ldrd	r5, r7, [r2, #4]
  const int32_t stride_y = pool_params->stride.h;
 800faae:	684a      	ldr	r2, [r1, #4]
 800fab0:	9218      	str	r2, [sp, #96]	; 0x60
  const int32_t stride_x = pool_params->stride.w;
 800fab2:	680a      	ldr	r2, [r1, #0]
 800fab4:	920f      	str	r2, [sp, #60]	; 0x3c
  const int32_t kernel_y = filter_dims->h;
 800fab6:	6862      	ldr	r2, [r4, #4]
 800fab8:	9219      	str	r2, [sp, #100]	; 0x64
  const int32_t kernel_x = filter_dims->w;
 800faba:	68a2      	ldr	r2, [r4, #8]
  const int32_t act_min = pool_params->activation.min;
 800fabc:	690c      	ldr	r4, [r1, #16]
  const int32_t pad_y = pool_params->padding.h;
 800fabe:	68cb      	ldr	r3, [r1, #12]
  const int32_t kernel_x = filter_dims->w;
 800fac0:	9210      	str	r2, [sp, #64]	; 0x40
  const int32_t act_min = pool_params->activation.min;
 800fac2:	9411      	str	r4, [sp, #68]	; 0x44
  const int32_t pad_x = pool_params->padding.w;
 800fac4:	688a      	ldr	r2, [r1, #8]
  const int32_t act_max = pool_params->activation.max;
 800fac6:	694c      	ldr	r4, [r1, #20]

#if defined(ARM_MATH_DSP)

  /* Run the following code for CPU's with DSP extension
   */
  for (int i_y = 0, idx_y = -pad_y; i_y < output_y; idx_y += stride_y, i_y++)
 800fac8:	990d      	ldr	r1, [sp, #52]	; 0x34
  const int32_t act_max = pool_params->activation.max;
 800faca:	9412      	str	r4, [sp, #72]	; 0x48
  for (int i_y = 0, idx_y = -pad_y; i_y < output_y; idx_y += stride_y, i_y++)
 800facc:	2900      	cmp	r1, #0
 800face:	f1c3 0400 	rsb	r4, r3, #0
  q31_t *buffer = (q31_t *)ctx->buf;
 800fad2:	6800      	ldr	r0, [r0, #0]
  const int32_t output_x = output_dims->w;
 800fad4:	960e      	str	r6, [sp, #56]	; 0x38
  const int32_t input_x = input_dims->w;
 800fad6:	9717      	str	r7, [sp, #92]	; 0x5c
  const int32_t pad_x = pool_params->padding.w;
 800fad8:	921a      	str	r2, [sp, #104]	; 0x68
  for (int i_y = 0, idx_y = -pad_y; i_y < output_y; idx_y += stride_y, i_y++)
 800fada:	940a      	str	r4, [sp, #40]	; 0x28
 800fadc:	f340 80bb 	ble.w	800fc56 <arm_avgpool_s8+0x1c2>
  {
    for (int i_x = 0, idx_x = -pad_x; i_x < output_x; idx_x += stride_x, i_x++)
 800fae0:	4251      	negs	r1, r2
 800fae2:	2e00      	cmp	r6, #0
 800fae4:	911b      	str	r1, [sp, #108]	; 0x6c
 800fae6:	f340 80b6 	ble.w	800fc56 <arm_avgpool_s8+0x1c2>
 800faea:	930c      	str	r3, [sp, #48]	; 0x30
 800faec:	18eb      	adds	r3, r5, r3
 800faee:	f1a0 0a04 	sub.w	sl, r0, #4
 800faf2:	930b      	str	r3, [sp, #44]	; 0x2c
 800faf4:	fb07 f30b 	mul.w	r3, r7, fp
 800faf8:	9302      	str	r3, [sp, #8]
 800fafa:	eb0a 038b 	add.w	r3, sl, fp, lsl #2
 800fafe:	9314      	str	r3, [sp, #80]	; 0x50
 800fb00:	fb0b f306 	mul.w	r3, fp, r6
 800fb04:	931c      	str	r3, [sp, #112]	; 0x70
  for (int i_y = 0, idx_y = -pad_y; i_y < output_y; idx_y += stride_y, i_y++)
 800fb06:	2300      	movs	r3, #0
 800fb08:	9313      	str	r3, [sp, #76]	; 0x4c
 800fb0a:	18bb      	adds	r3, r7, r2
 800fb0c:	931d      	str	r3, [sp, #116]	; 0x74
    for (int i_x = 0, idx_x = -pad_x; i_x < output_x; idx_x += stride_x, i_x++)
 800fb0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fb10:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800fb12:	2b00      	cmp	r3, #0
 800fb14:	bfc8      	it	gt
 800fb16:	2200      	movgt	r2, #0
 800fb18:	18d3      	adds	r3, r2, r3
 800fb1a:	9208      	str	r2, [sp, #32]
 800fb1c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800fb1e:	fb02 f303 	mul.w	r3, r2, r3
 800fb22:	9315      	str	r3, [sp, #84]	; 0x54
      const int32_t kernel_y_start = MAX(0, -idx_y);
      const int32_t kernel_x_start = MAX(0, -idx_x);

      /* Condition for kernel end dimension:
             (base_idx_<x,y> + kernel_<x,y>_end) < dim_src_<width,height> */
      const int32_t kernel_y_end = MIN(kernel_y, input_y - idx_y);
 800fb24:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800fb26:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fb28:	4293      	cmp	r3, r2
 800fb2a:	bfa8      	it	ge
 800fb2c:	4613      	movge	r3, r2
 800fb2e:	9301      	str	r3, [sp, #4]
 800fb30:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800fb32:	9307      	str	r3, [sp, #28]
 800fb34:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800fb36:	9306      	str	r3, [sp, #24]
    for (int i_x = 0, idx_x = -pad_x; i_x < output_x; idx_x += stride_x, i_x++)
 800fb38:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800fb3a:	9304      	str	r3, [sp, #16]
      const int32_t kernel_y_end = MIN(kernel_y, input_y - idx_y);
 800fb3c:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800fb3e:	9305      	str	r3, [sp, #20]
    for (int i_x = 0, idx_x = -pad_x; i_x < output_x; idx_x += stride_x, i_x++)
 800fb40:	2300      	movs	r3, #0
 800fb42:	9309      	str	r3, [sp, #36]	; 0x24
      const int32_t kernel_x_start = MAX(0, -idx_x);
 800fb44:	9b04      	ldr	r3, [sp, #16]
      const int32_t kernel_x_end = MIN(kernel_x, input_x - idx_x);
 800fb46:	9a10      	ldr	r2, [sp, #64]	; 0x40
      const int32_t kernel_x_start = MAX(0, -idx_x);
 800fb48:	2b00      	cmp	r3, #0
 800fb4a:	9b07      	ldr	r3, [sp, #28]
 800fb4c:	bfd8      	it	le
 800fb4e:	4698      	movle	r8, r3
      const int32_t kernel_x_end = MIN(kernel_x, input_x - idx_x);
 800fb50:	9b06      	ldr	r3, [sp, #24]
      const int32_t kernel_x_start = MAX(0, -idx_x);
 800fb52:	bfc8      	it	gt
 800fb54:	f04f 0800 	movgt.w	r8, #0
      const int32_t kernel_x_end = MIN(kernel_x, input_x - idx_x);
 800fb58:	4293      	cmp	r3, r2
 800fb5a:	bfa8      	it	ge
 800fb5c:	4613      	movge	r3, r2
 800fb5e:	4699      	mov	r9, r3

      int count = 0;

      for (int k_y = kernel_y_start; k_y < kernel_y_end; k_y++)
 800fb60:	9a01      	ldr	r2, [sp, #4]
 800fb62:	9b08      	ldr	r3, [sp, #32]
 800fb64:	4293      	cmp	r3, r2
 800fb66:	f280 808b 	bge.w	800fc80 <arm_avgpool_s8+0x1ec>
 800fb6a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800fb6c:	469e      	mov	lr, r3
 800fb6e:	9b04      	ldr	r3, [sp, #16]
 800fb70:	eb03 0c02 	add.w	ip, r3, r2
 800fb74:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800fb76:	44c4      	add	ip, r8
 800fb78:	fb0b 3c0c 	mla	ip, fp, ip, r3
 800fb7c:	eba9 0308 	sub.w	r3, r9, r8
 800fb80:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
      int count = 0;
 800fb84:	2500      	movs	r5, #0
 800fb86:	9303      	str	r3, [sp, #12]
      {
        for (int k_x = kernel_x_start; k_x < kernel_x_end; k_x++)
 800fb88:	45c8      	cmp	r8, r9
 800fb8a:	da19      	bge.n	800fbc0 <arm_avgpool_s8+0x12c>
 800fb8c:	9b03      	ldr	r3, [sp, #12]
 800fb8e:	eb0b 040c 	add.w	r4, fp, ip
 800fb92:	195f      	adds	r7, r3, r5
 800fb94:	4666      	mov	r6, ip
        {
          const q7_t *start = src + ch_src * (k_x + idx_x + (k_y + idx_y) * input_x);

          if (count == 0)
 800fb96:	2d00      	cmp	r5, #0
 800fb98:	d061      	beq.n	800fc5e <arm_avgpool_s8+0x1ca>
              buffer[i] = start[i];
            }
          }
          else
          {
            for (int i = 0; i < ch_src; i++)
 800fb9a:	f1bb 0f00 	cmp.w	fp, #0
 800fb9e:	dd0a      	ble.n	800fbb6 <arm_avgpool_s8+0x122>
 800fba0:	4651      	mov	r1, sl
 800fba2:	4632      	mov	r2, r6
            {
              buffer[i] = __QADD(start[i], buffer[i]);
 800fba4:	f912 3f01 	ldrsb.w	r3, [r2, #1]!

__STATIC_FORCEINLINE  int32_t __QADD( int32_t op1,  int32_t op2)
{
  int32_t result;

  __ASM volatile ("qadd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 800fba8:	f851 0f04 	ldr.w	r0, [r1, #4]!
 800fbac:	fa80 f383 	qadd	r3, r3, r0
            for (int i = 0; i < ch_src; i++)
 800fbb0:	42a2      	cmp	r2, r4
              buffer[i] = __QADD(start[i], buffer[i]);
 800fbb2:	600b      	str	r3, [r1, #0]
            for (int i = 0; i < ch_src; i++)
 800fbb4:	d1f6      	bne.n	800fba4 <arm_avgpool_s8+0x110>
            }
          }
          count++;
 800fbb6:	3501      	adds	r5, #1
        for (int k_x = kernel_x_start; k_x < kernel_x_end; k_x++)
 800fbb8:	42bd      	cmp	r5, r7
 800fbba:	445e      	add	r6, fp
 800fbbc:	445c      	add	r4, fp
 800fbbe:	d1ea      	bne.n	800fb96 <arm_avgpool_s8+0x102>
      for (int k_y = kernel_y_start; k_y < kernel_y_end; k_y++)
 800fbc0:	9b02      	ldr	r3, [sp, #8]
 800fbc2:	449c      	add	ip, r3
 800fbc4:	9b01      	ldr	r3, [sp, #4]
 800fbc6:	f10e 0e01 	add.w	lr, lr, #1
 800fbca:	4573      	cmp	r3, lr
 800fbcc:	d1dc      	bne.n	800fb88 <arm_avgpool_s8+0xf4>
  const int half_count = count / 2;
 800fbce:	1068      	asrs	r0, r5, #1
  for (int i = 0; i < length; i++)
 800fbd0:	f1bb 0f00 	cmp.w	fp, #0
 800fbd4:	dd17      	ble.n	800fc06 <arm_avgpool_s8+0x172>
 800fbd6:	9b05      	ldr	r3, [sp, #20]
 800fbd8:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800fbda:	e9dd 4611 	ldrd	r4, r6, [sp, #68]	; 0x44
 800fbde:	4652      	mov	r2, sl
 800fbe0:	1e59      	subs	r1, r3, #1
    int32_t sum = buffer[i] > 0 ? (buffer[i] + half_count) : (buffer[i] - half_count);
 800fbe2:	f852 3f04 	ldr.w	r3, [r2, #4]!
 800fbe6:	2b00      	cmp	r3, #0
 800fbe8:	bfcc      	ite	gt
 800fbea:	181b      	addgt	r3, r3, r0
 800fbec:	1a1b      	suble	r3, r3, r0
    sum = sum / count;
 800fbee:	fb93 f3f5 	sdiv	r3, r3, r5
    sum = MAX(sum, act_min);
 800fbf2:	42a3      	cmp	r3, r4
 800fbf4:	bfb8      	it	lt
 800fbf6:	4623      	movlt	r3, r4
    sum = MIN(sum, act_max);
 800fbf8:	42b3      	cmp	r3, r6
 800fbfa:	bfa8      	it	ge
 800fbfc:	4633      	movge	r3, r6
  for (int i = 0; i < length; i++)
 800fbfe:	4297      	cmp	r7, r2
    target[i] = (q7_t)sum;
 800fc00:	f801 3f01 	strb.w	r3, [r1, #1]!
  for (int i = 0; i < length; i++)
 800fc04:	d1ed      	bne.n	800fbe2 <arm_avgpool_s8+0x14e>
        }
      }
      scale_q31_to_q7_and_clamp(buffer, dst, ch_src, count, act_min, act_max);
      dst += ch_src;
 800fc06:	9a05      	ldr	r2, [sp, #20]
    for (int i_x = 0, idx_x = -pad_x; i_x < output_x; idx_x += stride_x, i_x++)
 800fc08:	9904      	ldr	r1, [sp, #16]
 800fc0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
      dst += ch_src;
 800fc0c:	445a      	add	r2, fp
 800fc0e:	9205      	str	r2, [sp, #20]
    for (int i_x = 0, idx_x = -pad_x; i_x < output_x; idx_x += stride_x, i_x++)
 800fc10:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800fc12:	4411      	add	r1, r2
 800fc14:	9104      	str	r1, [sp, #16]
 800fc16:	9907      	ldr	r1, [sp, #28]
 800fc18:	1a89      	subs	r1, r1, r2
 800fc1a:	9107      	str	r1, [sp, #28]
 800fc1c:	9906      	ldr	r1, [sp, #24]
 800fc1e:	1a8a      	subs	r2, r1, r2
 800fc20:	9206      	str	r2, [sp, #24]
 800fc22:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800fc24:	3301      	adds	r3, #1
 800fc26:	429a      	cmp	r2, r3
 800fc28:	9309      	str	r3, [sp, #36]	; 0x24
 800fc2a:	d18b      	bne.n	800fb44 <arm_avgpool_s8+0xb0>
      dst += ch_src;
 800fc2c:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 800fc2e:	991c      	ldr	r1, [sp, #112]	; 0x70
  for (int i_y = 0, idx_y = -pad_y; i_y < output_y; idx_y += stride_y, i_y++)
 800fc30:	9b13      	ldr	r3, [sp, #76]	; 0x4c
      dst += ch_src;
 800fc32:	440a      	add	r2, r1
 800fc34:	922a      	str	r2, [sp, #168]	; 0xa8
  for (int i_y = 0, idx_y = -pad_y; i_y < output_y; idx_y += stride_y, i_y++)
 800fc36:	990a      	ldr	r1, [sp, #40]	; 0x28
 800fc38:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800fc3a:	4411      	add	r1, r2
 800fc3c:	910a      	str	r1, [sp, #40]	; 0x28
 800fc3e:	990c      	ldr	r1, [sp, #48]	; 0x30
 800fc40:	1a89      	subs	r1, r1, r2
 800fc42:	910c      	str	r1, [sp, #48]	; 0x30
 800fc44:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800fc46:	1a8a      	subs	r2, r1, r2
 800fc48:	920b      	str	r2, [sp, #44]	; 0x2c
 800fc4a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800fc4c:	3301      	adds	r3, #1
 800fc4e:	429a      	cmp	r2, r3
 800fc50:	9313      	str	r3, [sp, #76]	; 0x4c
 800fc52:	f47f af5c 	bne.w	800fb0e <arm_avgpool_s8+0x7a>
    }
  }

#endif
  return ARM_MATH_SUCCESS;
}
 800fc56:	2000      	movs	r0, #0
 800fc58:	b01f      	add	sp, #124	; 0x7c
 800fc5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            for (int i = 0; i < ch_src; i++)
 800fc5e:	f1bb 0f00 	cmp.w	fp, #0
 800fc62:	dda8      	ble.n	800fbb6 <arm_avgpool_s8+0x122>
 800fc64:	4652      	mov	r2, sl
 800fc66:	4633      	mov	r3, r6
              buffer[i] = start[i];
 800fc68:	f913 1f01 	ldrsb.w	r1, [r3, #1]!
 800fc6c:	f842 1f04 	str.w	r1, [r2, #4]!
            for (int i = 0; i < ch_src; i++)
 800fc70:	42a3      	cmp	r3, r4
 800fc72:	d1f9      	bne.n	800fc68 <arm_avgpool_s8+0x1d4>
          count++;
 800fc74:	3501      	adds	r5, #1
        for (int k_x = kernel_x_start; k_x < kernel_x_end; k_x++)
 800fc76:	42bd      	cmp	r5, r7
 800fc78:	445e      	add	r6, fp
 800fc7a:	445c      	add	r4, fp
 800fc7c:	d18b      	bne.n	800fb96 <arm_avgpool_s8+0x102>
 800fc7e:	e79f      	b.n	800fbc0 <arm_avgpool_s8+0x12c>
      for (int k_y = kernel_y_start; k_y < kernel_y_end; k_y++)
 800fc80:	2000      	movs	r0, #0
      int count = 0;
 800fc82:	4605      	mov	r5, r0
 800fc84:	e7a4      	b.n	800fbd0 <arm_avgpool_s8+0x13c>
 800fc86:	bf00      	nop

0800fc88 <arm_avgpool_s8_get_buffer_size>:
  return (ch_src * sizeof(int32_t));
#else
  (void)ch_src;
  return 0;
#endif
}
 800fc88:	0088      	lsls	r0, r1, #2
 800fc8a:	4770      	bx	lr

0800fc8c <arm_max_pool_s8>:
                const cmsis_nn_dims *input_dims,
                const q7_t *src,
                const cmsis_nn_dims *filter_dims,
                const cmsis_nn_dims *output_dims,
                q7_t *dst)
{
 800fc8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc90:	b0a3      	sub	sp, #140	; 0x8c
 800fc92:	e9dd 042c 	ldrd	r0, r4, [sp, #176]	; 0xb0
    const int32_t input_y = input_dims->h;
    const int32_t input_x = input_dims->w;
    const int32_t output_y = output_dims->h;
 800fc96:	6865      	ldr	r5, [r4, #4]
    const int32_t output_x = output_dims->w;
 800fc98:	68a4      	ldr	r4, [r4, #8]
    const int32_t kernel_x = filter_dims->w;
    const int32_t pad_y = pool_params->padding.h;
    const int32_t pad_x = pool_params->padding.w;
    const int32_t act_min = pool_params->activation.min;
    const int32_t act_max = pool_params->activation.max;
    const int32_t channel_in = input_dims->c;
 800fc9a:	f8d2 a00c 	ldr.w	sl, [r2, #12]
    const int32_t output_x = output_dims->w;
 800fc9e:	940d      	str	r4, [sp, #52]	; 0x34
    const int32_t input_x = input_dims->w;
 800fca0:	e9d2 4601 	ldrd	r4, r6, [r2, #4]
    const int32_t stride_y = pool_params->stride.h;
 800fca4:	684a      	ldr	r2, [r1, #4]
 800fca6:	921d      	str	r2, [sp, #116]	; 0x74
    const int32_t stride_x = pool_params->stride.w;
 800fca8:	680a      	ldr	r2, [r1, #0]
 800fcaa:	920f      	str	r2, [sp, #60]	; 0x3c
    const int32_t kernel_y = filter_dims->h;
 800fcac:	6842      	ldr	r2, [r0, #4]
 800fcae:	921e      	str	r2, [sp, #120]	; 0x78
    const int32_t kernel_x = filter_dims->w;
 800fcb0:	6882      	ldr	r2, [r0, #8]
 800fcb2:	9210      	str	r2, [sp, #64]	; 0x40
    const int32_t pad_x = pool_params->padding.w;
 800fcb4:	688a      	ldr	r2, [r1, #8]
{
 800fcb6:	931c      	str	r3, [sp, #112]	; 0x70
    const int32_t pad_x = pool_params->padding.w;
 800fcb8:	9217      	str	r2, [sp, #92]	; 0x5c
    const int32_t pad_y = pool_params->padding.h;
 800fcba:	68cb      	ldr	r3, [r1, #12]
    const int32_t act_min = pool_params->activation.min;
 800fcbc:	690a      	ldr	r2, [r1, #16]
 800fcbe:	9218      	str	r2, [sp, #96]	; 0x60
    const int32_t act_max = pool_params->activation.max;
 800fcc0:	694a      	ldr	r2, [r1, #20]
 800fcc2:	9219      	str	r2, [sp, #100]	; 0x64
    (void)ctx;
    q7_t *dst_base = dst;

    for (int i_y = 0, base_idx_y = -pad_y; i_y < output_y; base_idx_y += stride_y, i_y++)
 800fcc4:	2d00      	cmp	r5, #0
 800fcc6:	f1c3 0200 	rsb	r2, r3, #0
    const int32_t output_y = output_dims->h;
 800fcca:	9516      	str	r5, [sp, #88]	; 0x58
    const int32_t input_x = input_dims->w;
 800fccc:	9615      	str	r6, [sp, #84]	; 0x54
    for (int i_y = 0, base_idx_y = -pad_y; i_y < output_y; base_idx_y += stride_y, i_y++)
 800fcce:	9211      	str	r2, [sp, #68]	; 0x44
 800fcd0:	f340 80f7 	ble.w	800fec2 <arm_max_pool_s8+0x236>
    {
        for (int i_x = 0, base_idx_x = -pad_x; i_x < output_x; base_idx_x += stride_x, i_x++)
 800fcd4:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800fcd6:	4248      	negs	r0, r1
 800fcd8:	9020      	str	r0, [sp, #128]	; 0x80
 800fcda:	980d      	ldr	r0, [sp, #52]	; 0x34
    int32_t cnt = length >> 2;
 800fcdc:	ea4f 02aa 	mov.w	r2, sl, asr #2
 800fce0:	2800      	cmp	r0, #0
 800fce2:	9202      	str	r2, [sp, #8]
    cnt = length & 0x3;
 800fce4:	f00a 0603 	and.w	r6, sl, #3
 800fce8:	f340 80eb 	ble.w	800fec2 <arm_max_pool_s8+0x236>
 800fcec:	9314      	str	r3, [sp, #80]	; 0x50
 800fcee:	18e3      	adds	r3, r4, r3
 800fcf0:	9312      	str	r3, [sp, #72]	; 0x48
 800fcf2:	fb0a f300 	mul.w	r3, sl, r0
 800fcf6:	931f      	str	r3, [sp, #124]	; 0x7c
 800fcf8:	0093      	lsls	r3, r2, #2
 800fcfa:	9303      	str	r3, [sp, #12]
 800fcfc:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800fcfe:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 800fd02:	9313      	str	r3, [sp, #76]	; 0x4c
 800fd04:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800fd06:	fb03 f20a 	mul.w	r2, r3, sl
 800fd0a:	9207      	str	r2, [sp, #28]
 800fd0c:	440b      	add	r3, r1
    for (int i_y = 0, base_idx_y = -pad_y; i_y < output_y; base_idx_y += stride_y, i_y++)
 800fd0e:	2200      	movs	r2, #0
 800fd10:	921a      	str	r2, [sp, #104]	; 0x68
 800fd12:	9321      	str	r3, [sp, #132]	; 0x84
 800fd14:	46b0      	mov	r8, r6
        for (int i_x = 0, base_idx_x = -pad_x; i_x < output_x; base_idx_x += stride_x, i_x++)
 800fd16:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800fd18:	9a14      	ldr	r2, [sp, #80]	; 0x50
            /* Condition for kernel start dimension: (base_idx_<x,y> + kernel_<x,y>_start) >= 0 */
            const int32_t ker_y_start = MAX(0, -base_idx_y);
            const int32_t ker_x_start = MAX(0, -base_idx_x);

            /* Condition for kernel end dimension: (base_idx_<x,y> + kernel_<x,y>_end) < dim_src_<width,height> */
            const int32_t kernel_y_end = MIN(kernel_y, input_y - base_idx_y);
 800fd1a:	9f13      	ldr	r7, [sp, #76]	; 0x4c
 800fd1c:	2b00      	cmp	r3, #0
 800fd1e:	bfc8      	it	gt
 800fd20:	2200      	movgt	r2, #0
 800fd22:	4413      	add	r3, r2
 800fd24:	920e      	str	r2, [sp, #56]	; 0x38
 800fd26:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800fd28:	fb02 f303 	mul.w	r3, r2, r3
 800fd2c:	931b      	str	r3, [sp, #108]	; 0x6c
 800fd2e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800fd30:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800fd32:	4293      	cmp	r3, r2
 800fd34:	bfa8      	it	ge
 800fd36:	4613      	movge	r3, r2
 800fd38:	9306      	str	r3, [sp, #24]
 800fd3a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800fd3c:	930b      	str	r3, [sp, #44]	; 0x2c
 800fd3e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fd40:	930a      	str	r3, [sp, #40]	; 0x28
        for (int i_x = 0, base_idx_x = -pad_x; i_x < output_x; base_idx_x += stride_x, i_x++)
 800fd42:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800fd44:	9309      	str	r3, [sp, #36]	; 0x24
 800fd46:	2300      	movs	r3, #0
 800fd48:	930c      	str	r3, [sp, #48]	; 0x30
            const int32_t ker_x_start = MAX(0, -base_idx_x);
 800fd4a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800fd4c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
            const int32_t kernel_x_end = MIN(kernel_x, input_x - base_idx_x);
 800fd4e:	9910      	ldr	r1, [sp, #64]	; 0x40

            int count = 0;

            for (int k_y = ker_y_start; k_y < kernel_y_end; k_y++)
 800fd50:	9d0e      	ldr	r5, [sp, #56]	; 0x38
            const int32_t ker_x_start = MAX(0, -base_idx_x);
 800fd52:	2a00      	cmp	r2, #0
 800fd54:	bfd8      	it	le
 800fd56:	461c      	movle	r4, r3
 800fd58:	9b03      	ldr	r3, [sp, #12]
 800fd5a:	eba7 0003 	sub.w	r0, r7, r3
            const int32_t kernel_x_end = MIN(kernel_x, input_x - base_idx_x);
 800fd5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fd60:	9001      	str	r0, [sp, #4]
            const int32_t ker_x_start = MAX(0, -base_idx_x);
 800fd62:	bfc8      	it	gt
 800fd64:	2400      	movgt	r4, #0
            const int32_t kernel_x_end = MIN(kernel_x, input_x - base_idx_x);
 800fd66:	428b      	cmp	r3, r1
 800fd68:	bfa8      	it	ge
 800fd6a:	460b      	movge	r3, r1
 800fd6c:	4699      	mov	r9, r3
            for (int k_y = ker_y_start; k_y < kernel_y_end; k_y++)
 800fd6e:	9b06      	ldr	r3, [sp, #24]
            const int32_t ker_x_start = MAX(0, -base_idx_x);
 800fd70:	9408      	str	r4, [sp, #32]
            for (int k_y = ker_y_start; k_y < kernel_y_end; k_y++)
 800fd72:	429d      	cmp	r5, r3
 800fd74:	da7e      	bge.n	800fe74 <arm_max_pool_s8+0x1e8>
 800fd76:	454c      	cmp	r4, r9
 800fd78:	da7c      	bge.n	800fe74 <arm_max_pool_s8+0x1e8>
 800fd7a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800fd7c:	18a6      	adds	r6, r4, r2
 800fd7e:	441e      	add	r6, r3
 800fd80:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800fd82:	fb0a 3606 	mla	r6, sl, r6, r3
                {
                    const q7_t *start = src + channel_in * (k_x + base_idx_x + (k_y + base_idx_y) * input_x);

                    if (count == 0)
                    {
                        memcpy(dst, start, channel_in);
 800fd86:	4652      	mov	r2, sl
 800fd88:	4631      	mov	r1, r6
 800fd8a:	f002 f9de 	bl	801214a <memcpy>
                        count++;
 800fd8e:	e9cd 5604 	strd	r5, r6, [sp, #16]
 800fd92:	46a4      	mov	ip, r4
                for (int k_x = ker_x_start; k_x < kernel_x_end; k_x++)
 800fd94:	f10c 0c01 	add.w	ip, ip, #1
 800fd98:	4456      	add	r6, sl
 800fd9a:	45e1      	cmp	r9, ip
                    const q7_t *start = src + channel_in * (k_x + base_idx_x + (k_y + base_idx_y) * input_x);
 800fd9c:	bf18      	it	ne
 800fd9e:	4634      	movne	r4, r6
                for (int k_x = ker_x_start; k_x < kernel_x_end; k_x++)
 800fda0:	d056      	beq.n	800fe50 <arm_max_pool_s8+0x1c4>
    while (cnt > 0l)
 800fda2:	9b02      	ldr	r3, [sp, #8]
 800fda4:	2b00      	cmp	r3, #0
 800fda6:	dd63      	ble.n	800fe70 <arm_max_pool_s8+0x1e4>
 800fda8:	9801      	ldr	r0, [sp, #4]
 800fdaa:	463d      	mov	r5, r7
  memcpy(&val, in_q7, 4);
 800fdac:	6803      	ldr	r3, [r0, #0]
  memcpy(&val, *in_q7, 4);
 800fdae:	f854 2b04 	ldr.w	r2, [r4], #4
  q7_t ** pQ7,
  q31_t   value)
{
  q31_t val = value;
#ifdef __ARM_FEATURE_UNALIGNED
  memcpy (*pQ7, &val, 4);
 800fdb2:	b259      	sxtb	r1, r3
 800fdb4:	fa4f fe82 	sxtb.w	lr, r2
 800fdb8:	458e      	cmp	lr, r1
 800fdba:	bfb8      	it	lt
 800fdbc:	468e      	movlt	lr, r1
 800fdbe:	2100      	movs	r1, #0
 800fdc0:	f343 2b07 	sbfx	fp, r3, #8, #8
 800fdc4:	f36e 0107 	bfi	r1, lr, #0, #8
 800fdc8:	f342 2e07 	sbfx	lr, r2, #8, #8
 800fdcc:	45de      	cmp	lr, fp
 800fdce:	bfb8      	it	lt
 800fdd0:	46de      	movlt	lr, fp
 800fdd2:	f36e 210f 	bfi	r1, lr, #8, #8
 800fdd6:	f343 4b07 	sbfx	fp, r3, #16, #8
 800fdda:	f342 4e07 	sbfx	lr, r2, #16, #8
 800fdde:	45de      	cmp	lr, fp
 800fde0:	ea4f 6222 	mov.w	r2, r2, asr #24
 800fde4:	ea4f 6323 	mov.w	r3, r3, asr #24
 800fde8:	bfb8      	it	lt
 800fdea:	46de      	movlt	lr, fp
 800fdec:	429a      	cmp	r2, r3
 800fdee:	bfb8      	it	lt
 800fdf0:	461a      	movlt	r2, r3
 800fdf2:	f36e 4117 	bfi	r1, lr, #16, #8
 800fdf6:	f362 611f 	bfi	r1, r2, #24, #8
 800fdfa:	f840 1b04 	str.w	r1, [r0], #4
 800fdfe:	42b8      	cmp	r0, r7
 800fe00:	d1d4      	bne.n	800fdac <arm_max_pool_s8+0x120>
 800fe02:	9b03      	ldr	r3, [sp, #12]
 800fe04:	199c      	adds	r4, r3, r6
    while (cnt > 0l)
 800fe06:	f1b8 0f00 	cmp.w	r8, #0
 800fe0a:	d0c3      	beq.n	800fd94 <arm_max_pool_s8+0x108>
        if (*src > *dst)
 800fe0c:	f994 3000 	ldrsb.w	r3, [r4]
 800fe10:	f995 2000 	ldrsb.w	r2, [r5]
 800fe14:	429a      	cmp	r2, r3
            *dst = *src;
 800fe16:	bfb8      	it	lt
 800fe18:	702b      	strblt	r3, [r5, #0]
    while (cnt > 0l)
 800fe1a:	f1b8 0f01 	cmp.w	r8, #1
 800fe1e:	d0b9      	beq.n	800fd94 <arm_max_pool_s8+0x108>
        if (*src > *dst)
 800fe20:	f994 3001 	ldrsb.w	r3, [r4, #1]
 800fe24:	f995 2001 	ldrsb.w	r2, [r5, #1]
 800fe28:	429a      	cmp	r2, r3
            *dst = *src;
 800fe2a:	bfb8      	it	lt
 800fe2c:	706b      	strblt	r3, [r5, #1]
    while (cnt > 0l)
 800fe2e:	f1b8 0f02 	cmp.w	r8, #2
 800fe32:	d0af      	beq.n	800fd94 <arm_max_pool_s8+0x108>
        if (*src > *dst)
 800fe34:	f994 3002 	ldrsb.w	r3, [r4, #2]
 800fe38:	f995 2002 	ldrsb.w	r2, [r5, #2]
                for (int k_x = ker_x_start; k_x < kernel_x_end; k_x++)
 800fe3c:	f10c 0c01 	add.w	ip, ip, #1
        if (*src > *dst)
 800fe40:	429a      	cmp	r2, r3
            *dst = *src;
 800fe42:	bfb8      	it	lt
 800fe44:	70ab      	strblt	r3, [r5, #2]
                for (int k_x = ker_x_start; k_x < kernel_x_end; k_x++)
 800fe46:	4456      	add	r6, sl
 800fe48:	45e1      	cmp	r9, ip
                    const q7_t *start = src + channel_in * (k_x + base_idx_x + (k_y + base_idx_y) * input_x);
 800fe4a:	bf18      	it	ne
 800fe4c:	4634      	movne	r4, r6
                for (int k_x = ker_x_start; k_x < kernel_x_end; k_x++)
 800fe4e:	d1a8      	bne.n	800fda2 <arm_max_pool_s8+0x116>
            for (int k_y = ker_y_start; k_y < kernel_y_end; k_y++)
 800fe50:	9a07      	ldr	r2, [sp, #28]
 800fe52:	9e05      	ldr	r6, [sp, #20]
 800fe54:	9b04      	ldr	r3, [sp, #16]
 800fe56:	4416      	add	r6, r2
 800fe58:	9a06      	ldr	r2, [sp, #24]
 800fe5a:	3301      	adds	r3, #1
 800fe5c:	429a      	cmp	r2, r3
 800fe5e:	9304      	str	r3, [sp, #16]
 800fe60:	d008      	beq.n	800fe74 <arm_max_pool_s8+0x1e8>
    while (cnt > 0l)
 800fe62:	9b02      	ldr	r3, [sp, #8]
                    const q7_t *start = src + channel_in * (k_x + base_idx_x + (k_y + base_idx_y) * input_x);
 800fe64:	f8dd c020 	ldr.w	ip, [sp, #32]
 800fe68:	9605      	str	r6, [sp, #20]
    while (cnt > 0l)
 800fe6a:	2b00      	cmp	r3, #0
                    const q7_t *start = src + channel_in * (k_x + base_idx_x + (k_y + base_idx_y) * input_x);
 800fe6c:	4634      	mov	r4, r6
    while (cnt > 0l)
 800fe6e:	dc9b      	bgt.n	800fda8 <arm_max_pool_s8+0x11c>
 800fe70:	9d01      	ldr	r5, [sp, #4]
 800fe72:	e7c8      	b.n	800fe06 <arm_max_pool_s8+0x17a>
        for (int i_x = 0, base_idx_x = -pad_x; i_x < output_x; base_idx_x += stride_x, i_x++)
 800fe74:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800fe76:	9909      	ldr	r1, [sp, #36]	; 0x24
 800fe78:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800fe7a:	4411      	add	r1, r2
 800fe7c:	9109      	str	r1, [sp, #36]	; 0x24
 800fe7e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800fe80:	1a89      	subs	r1, r1, r2
 800fe82:	910b      	str	r1, [sp, #44]	; 0x2c
 800fe84:	990a      	ldr	r1, [sp, #40]	; 0x28
 800fe86:	1a8a      	subs	r2, r1, r2
 800fe88:	920a      	str	r2, [sp, #40]	; 0x28
 800fe8a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800fe8c:	3301      	adds	r3, #1
 800fe8e:	429a      	cmp	r2, r3
 800fe90:	930c      	str	r3, [sp, #48]	; 0x30
 800fe92:	4457      	add	r7, sl
 800fe94:	f47f af59 	bne.w	800fd4a <arm_max_pool_s8+0xbe>
    for (int i_y = 0, base_idx_y = -pad_y; i_y < output_y; base_idx_y += stride_y, i_y++)
 800fe98:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800fe9a:	9911      	ldr	r1, [sp, #68]	; 0x44
 800fe9c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800fe9e:	4411      	add	r1, r2
 800fea0:	9111      	str	r1, [sp, #68]	; 0x44
 800fea2:	9914      	ldr	r1, [sp, #80]	; 0x50
 800fea4:	1a89      	subs	r1, r1, r2
 800fea6:	9114      	str	r1, [sp, #80]	; 0x50
 800fea8:	9912      	ldr	r1, [sp, #72]	; 0x48
 800feaa:	1a8a      	subs	r2, r1, r2
 800feac:	9212      	str	r2, [sp, #72]	; 0x48
 800feae:	991f      	ldr	r1, [sp, #124]	; 0x7c
 800feb0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800feb2:	440a      	add	r2, r1
 800feb4:	9213      	str	r2, [sp, #76]	; 0x4c
 800feb6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800feb8:	3301      	adds	r3, #1
 800feba:	429a      	cmp	r2, r3
 800febc:	931a      	str	r3, [sp, #104]	; 0x68
 800febe:	f47f af2a 	bne.w	800fd16 <arm_max_pool_s8+0x8a>
            /* 'count' is expected to be non-zero here. */
            dst += channel_in;
        }
    }

    clamp_output(dst_base, output_x * output_y * channel_in, act_min, act_max);
 800fec2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800fec4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800fec6:	fb03 f202 	mul.w	r2, r3, r2
 800feca:	fb0a f202 	mul.w	r2, sl, r2
    int32_t cnt = length >> 2;
 800fece:	1094      	asrs	r4, r2, #2
    while (cnt > 0l)
 800fed0:	2c00      	cmp	r4, #0
 800fed2:	dd3a      	ble.n	800ff4a <arm_max_pool_s8+0x2be>
 800fed4:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800fed6:	e9dd 5618 	ldrd	r5, r6, [sp, #96]	; 0x60
 800feda:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800fede:	461f      	mov	r7, r3
  memcpy(&val, in_q7, 4);
 800fee0:	683b      	ldr	r3, [r7, #0]
        in.bytes[0] = MAX(in.bytes[0], act_min);
 800fee2:	fa4f fe83 	sxtb.w	lr, r3
 800fee6:	45ae      	cmp	lr, r5
        in.bytes[1] = MAX(in.bytes[1], act_min);
 800fee8:	f343 2c07 	sbfx	ip, r3, #8, #8
        in.bytes[0] = MAX(in.bytes[0], act_min);
 800feec:	bfb8      	it	lt
 800feee:	46ae      	movlt	lr, r5
        in.bytes[0] = MIN(in.bytes[0], act_max);
 800fef0:	fa4f fe8e 	sxtb.w	lr, lr
        in.bytes[1] = MAX(in.bytes[1], act_min);
 800fef4:	45ac      	cmp	ip, r5
        in.bytes[2] = MAX(in.bytes[2], act_min);
 800fef6:	f343 4107 	sbfx	r1, r3, #16, #8
        in.bytes[1] = MAX(in.bytes[1], act_min);
 800fefa:	bfb8      	it	lt
 800fefc:	46ac      	movlt	ip, r5
        in.bytes[0] = MIN(in.bytes[0], act_max);
 800fefe:	45b6      	cmp	lr, r6
        in.bytes[1] = MIN(in.bytes[1], act_max);
 800ff00:	fa4f fc8c 	sxtb.w	ip, ip
        in.bytes[0] = MIN(in.bytes[0], act_max);
 800ff04:	bfa8      	it	ge
 800ff06:	46b6      	movge	lr, r6
        in.bytes[2] = MAX(in.bytes[2], act_min);
 800ff08:	42a9      	cmp	r1, r5
        in.bytes[3] = MAX(in.bytes[3], act_min);
 800ff0a:	ea4f 6323 	mov.w	r3, r3, asr #24
        in.bytes[2] = MAX(in.bytes[2], act_min);
 800ff0e:	bfb8      	it	lt
 800ff10:	4629      	movlt	r1, r5
        in.bytes[1] = MIN(in.bytes[1], act_max);
 800ff12:	45b4      	cmp	ip, r6
 800ff14:	bfa8      	it	ge
 800ff16:	46b4      	movge	ip, r6
        in.bytes[3] = MAX(in.bytes[3], act_min);
 800ff18:	42ab      	cmp	r3, r5
        in.bytes[2] = MIN(in.bytes[2], act_max);
 800ff1a:	b249      	sxtb	r1, r1
        in.bytes[3] = MAX(in.bytes[3], act_min);
 800ff1c:	bfb8      	it	lt
 800ff1e:	462b      	movlt	r3, r5
 800ff20:	2000      	movs	r0, #0
        in.bytes[3] = MIN(in.bytes[3], act_max);
 800ff22:	b25b      	sxtb	r3, r3
        in.bytes[2] = MIN(in.bytes[2], act_max);
 800ff24:	42b1      	cmp	r1, r6
 800ff26:	f36e 0007 	bfi	r0, lr, #0, #8
 800ff2a:	bfa8      	it	ge
 800ff2c:	4631      	movge	r1, r6
 800ff2e:	f36c 200f 	bfi	r0, ip, #8, #8
        in.bytes[3] = MIN(in.bytes[3], act_max);
 800ff32:	42b3      	cmp	r3, r6
 800ff34:	bfa8      	it	ge
 800ff36:	4633      	movge	r3, r6
 800ff38:	f361 4017 	bfi	r0, r1, #16, #8
 800ff3c:	f363 601f 	bfi	r0, r3, #24, #8
 800ff40:	f847 0b04 	str.w	r0, [r7], #4
    while (cnt > 0l)
 800ff44:	42a7      	cmp	r7, r4
 800ff46:	d1cb      	bne.n	800fee0 <arm_max_pool_s8+0x254>
 800ff48:	972e      	str	r7, [sp, #184]	; 0xb8
    while (cnt > 0l)
 800ff4a:	f012 0203 	ands.w	r2, r2, #3
 800ff4e:	d022      	beq.n	800ff96 <arm_max_pool_s8+0x30a>
        int32_t comp = *source;
 800ff50:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
        comp = MAX(comp, act_min);
 800ff52:	9918      	ldr	r1, [sp, #96]	; 0x60
        int32_t comp = *source;
 800ff54:	f993 3000 	ldrsb.w	r3, [r3]
        comp = MIN(comp, act_max);
 800ff58:	9819      	ldr	r0, [sp, #100]	; 0x64
        *source++ = (int8_t)comp;
 800ff5a:	9c2e      	ldr	r4, [sp, #184]	; 0xb8
        comp = MAX(comp, act_min);
 800ff5c:	428b      	cmp	r3, r1
 800ff5e:	bfb8      	it	lt
 800ff60:	460b      	movlt	r3, r1
        comp = MIN(comp, act_max);
 800ff62:	4283      	cmp	r3, r0
 800ff64:	bfa8      	it	ge
 800ff66:	4603      	movge	r3, r0
    while (cnt > 0l)
 800ff68:	3a01      	subs	r2, #1
        *source++ = (int8_t)comp;
 800ff6a:	7023      	strb	r3, [r4, #0]
    while (cnt > 0l)
 800ff6c:	d013      	beq.n	800ff96 <arm_max_pool_s8+0x30a>
        int32_t comp = *source;
 800ff6e:	f994 3001 	ldrsb.w	r3, [r4, #1]
        comp = MAX(comp, act_min);
 800ff72:	428b      	cmp	r3, r1
 800ff74:	bfb8      	it	lt
 800ff76:	460b      	movlt	r3, r1
        comp = MIN(comp, act_max);
 800ff78:	4283      	cmp	r3, r0
 800ff7a:	bfa8      	it	ge
 800ff7c:	4603      	movge	r3, r0
    while (cnt > 0l)
 800ff7e:	2a01      	cmp	r2, #1
        *source++ = (int8_t)comp;
 800ff80:	7063      	strb	r3, [r4, #1]
    while (cnt > 0l)
 800ff82:	d008      	beq.n	800ff96 <arm_max_pool_s8+0x30a>
        int32_t comp = *source;
 800ff84:	f994 3002 	ldrsb.w	r3, [r4, #2]
        comp = MAX(comp, act_min);
 800ff88:	4299      	cmp	r1, r3
 800ff8a:	bfb8      	it	lt
 800ff8c:	4619      	movlt	r1, r3
        comp = MIN(comp, act_max);
 800ff8e:	4288      	cmp	r0, r1
 800ff90:	bfa8      	it	ge
 800ff92:	4608      	movge	r0, r1
        *source++ = (int8_t)comp;
 800ff94:	70a0      	strb	r0, [r4, #2]

    return ARM_MATH_SUCCESS;
}
 800ff96:	2000      	movs	r0, #0
 800ff98:	b023      	add	sp, #140	; 0x8c
 800ff9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ff9e:	bf00      	nop

0800ffa0 <arm_softmax_s8>:
                    const int32_t row_size,
                    const int32_t mult,
                    const int32_t shift,
                    const int32_t diff_min,
                    int8_t *output)
{
 800ffa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ffa4:	b09b      	sub	sp, #108	; 0x6c
 800ffa6:	e9cd 0203 	strd	r0, r2, [sp, #12]
 800ffaa:	9301      	str	r3, [sp, #4]
    const int32_t mask = (1 << shift);

    int32_t col = 0;
    int32_t row_idx;

    for (row_idx = 0; row_idx < num_rows; ++row_idx)
 800ffac:	1e0b      	subs	r3, r1, #0
 800ffae:	9319      	str	r3, [sp, #100]	; 0x64
 800ffb0:	f340 84cc 	ble.w	801094c <arm_softmax_s8+0x9ac>
 800ffb4:	1e53      	subs	r3, r2, #1
 800ffb6:	18c3      	adds	r3, r0, r3
 800ffb8:	9305      	str	r3, [sp, #20]
        mult = 1 - mult;
 800ffba:	48c3      	ldr	r0, [pc, #780]	; (80102c8 <arm_softmax_s8+0x328>)
 800ffbc:	2300      	movs	r3, #0
 800ffbe:	9318      	str	r3, [sp, #96]	; 0x60
    {
        // Find the maximum value in order to ensure numerical stability
        int8_t max = *input;
 800ffc0:	9b03      	ldr	r3, [sp, #12]

        for (col = 1; col < row_size; ++col)
 800ffc2:	9904      	ldr	r1, [sp, #16]
        int8_t max = *input;
 800ffc4:	f993 2000 	ldrsb.w	r2, [r3]
 800ffc8:	9202      	str	r2, [sp, #8]
        for (col = 1; col < row_size; ++col)
 800ffca:	2901      	cmp	r1, #1
 800ffcc:	f340 850b 	ble.w	80109e6 <arm_softmax_s8+0xa46>
 800ffd0:	9c05      	ldr	r4, [sp, #20]
        {
            max = MAX(max, input[col]);
 800ffd2:	f913 1f01 	ldrsb.w	r1, [r3, #1]!
 800ffd6:	428a      	cmp	r2, r1
 800ffd8:	bfb8      	it	lt
 800ffda:	460a      	movlt	r2, r1
        for (col = 1; col < row_size; ++col)
 800ffdc:	429c      	cmp	r4, r3
 800ffde:	d1f8      	bne.n	800ffd2 <arm_softmax_s8+0x32>
 800ffe0:	9202      	str	r2, [sp, #8]
 800ffe2:	9b03      	ldr	r3, [sp, #12]
 800ffe4:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
        int32_t diff = 0;
        int32_t sum = 0;

        for (col = 0; col < row_size; ++col)
        {
            diff = input[col] - max;
 800ffe8:	2300      	movs	r3, #0
 800ffea:	9300      	str	r3, [sp, #0]
 800ffec:	e080      	b.n	80100f0 <arm_softmax_s8+0x150>
    result = (int32_t) (mult / (1ll << 31));
 800ffee:	49b7      	ldr	r1, [pc, #732]	; (80102cc <arm_softmax_s8+0x32c>)
 800fff0:	fbc3 2401 	smlal	r2, r4, r3, r1
 800fff4:	2c00      	cmp	r4, #0
 800fff6:	da05      	bge.n	8010004 <arm_softmax_s8+0x64>
 800fff8:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800fffc:	18d3      	adds	r3, r2, r3
 800fffe:	461a      	mov	r2, r3
 8010000:	f144 0400 	adc.w	r4, r4, #0
 8010004:	0fd2      	lsrs	r2, r2, #31
 8010006:	ea42 0244 	orr.w	r2, r2, r4, lsl #1
    const int32_t val_mod_minus_quarter = (val & ((1 << shift) - 1)) - (1 << shift);
    const int32_t remainder             = val_mod_minus_quarter - val;
    const int32_t x                     = (val_mod_minus_quarter << 5) + (1 << 28);
    const int32_t x2                    = MUL_SAT(x, x);

    int32_t result = 1895147668 + MUL_SAT(1895147668, x +
 801000a:	f102 42e2 	add.w	r2, r2, #1895825408	; 0x71000000
    mult = mult + (q63_t)m1 * m2;
 801000e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8010012:	2100      	movs	r1, #0
 8010014:	4eae      	ldr	r6, [pc, #696]	; (80102d0 <arm_softmax_s8+0x330>)
{                                                                 \
    mask   = MASK_IF_NON_ZERO(remainder & (1 << shift++));        \
    result = SELECT_USING_MASK(mask, MUL_SAT(result, x), result); \
}

    SELECT_IF_NON_ZERO(1672461947)
 8010016:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
    int32_t result = 1895147668 + MUL_SAT(1895147668, x +
 8010018:	f5a2 2225 	sub.w	r2, r2, #675840	; 0xa5000
 801001c:	f2a2 726c 	subw	r2, r2, #1900	; 0x76c
    mult = mult + (q63_t)m1 * m2;
 8010020:	461c      	mov	r4, r3
 8010022:	468c      	mov	ip, r1
 8010024:	fbc2 4c06 	smlal	r4, ip, r2, r6
    result = (int32_t) (mult / (1ll << 31));
 8010028:	0fe4      	lsrs	r4, r4, #31
    SELECT_IF_NON_ZERO(1672461947)
 801002a:	9e0e      	ldr	r6, [sp, #56]	; 0x38
    result = (int32_t) (mult / (1ll << 31));
 801002c:	ea44 044c 	orr.w	r4, r4, ip, lsl #1
    SELECT_IF_NON_ZERO(1672461947)
 8010030:	4017      	ands	r7, r2
 8010032:	4026      	ands	r6, r4
 8010034:	407e      	eors	r6, r7
    mult = mult + (q63_t)m1 * m2;
 8010036:	4fa7      	ldr	r7, [pc, #668]	; (80102d4 <arm_softmax_s8+0x334>)
 8010038:	461a      	mov	r2, r3
 801003a:	460c      	mov	r4, r1
 801003c:	fbc6 2407 	smlal	r2, r4, r6, r7
    result = (int32_t) (mult / (1ll << 31));
 8010040:	0fd2      	lsrs	r2, r2, #31
 8010042:	ea42 0244 	orr.w	r2, r2, r4, lsl #1
    mult = mult + (q63_t)m1 * m2;
 8010046:	4fa4      	ldr	r7, [pc, #656]	; (80102d8 <arm_softmax_s8+0x338>)
    SELECT_IF_NON_ZERO(1302514674)
    SELECT_IF_NON_ZERO(790015084)
 8010048:	9c0a      	ldr	r4, [sp, #40]	; 0x28
    SELECT_IF_NON_ZERO(1302514674)
 801004a:	ea06 0808 	and.w	r8, r6, r8
 801004e:	4015      	ands	r5, r2
 8010050:	ea85 0508 	eor.w	r5, r5, r8
    mult = mult + (q63_t)m1 * m2;
 8010054:	461a      	mov	r2, r3
 8010056:	460e      	mov	r6, r1
 8010058:	fbc5 2607 	smlal	r2, r6, r5, r7
    SELECT_IF_NON_ZERO(790015084)
 801005c:	402c      	ands	r4, r5
    result = (int32_t) (mult / (1ll << 31));
 801005e:	0fd2      	lsrs	r2, r2, #31
    SELECT_IF_NON_ZERO(790015084)
 8010060:	9d11      	ldr	r5, [sp, #68]	; 0x44
    mult = mult + (q63_t)m1 * m2;
 8010062:	4f9e      	ldr	r7, [pc, #632]	; (80102dc <arm_softmax_s8+0x33c>)
    result = (int32_t) (mult / (1ll << 31));
 8010064:	ea42 0246 	orr.w	r2, r2, r6, lsl #1
    SELECT_IF_NON_ZERO(790015084)
 8010068:	4015      	ands	r5, r2
 801006a:	462a      	mov	r2, r5
 801006c:	4062      	eors	r2, r4
    mult = mult + (q63_t)m1 * m2;
 801006e:	460e      	mov	r6, r1
 8010070:	461c      	mov	r4, r3
    SELECT_IF_NON_ZERO(290630308)
 8010072:	9d09      	ldr	r5, [sp, #36]	; 0x24
    mult = mult + (q63_t)m1 * m2;
 8010074:	fbc2 4607 	smlal	r4, r6, r2, r7
    SELECT_IF_NON_ZERO(290630308)
 8010078:	4015      	ands	r5, r2
    result = (int32_t) (mult / (1ll << 31));
 801007a:	0fe4      	lsrs	r4, r4, #31
    SELECT_IF_NON_ZERO(290630308)
 801007c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    mult = mult + (q63_t)m1 * m2;
 801007e:	4f98      	ldr	r7, [pc, #608]	; (80102e0 <arm_softmax_s8+0x340>)
    result = (int32_t) (mult / (1ll << 31));
 8010080:	ea44 0446 	orr.w	r4, r4, r6, lsl #1
    SELECT_IF_NON_ZERO(290630308)
 8010084:	4022      	ands	r2, r4
 8010086:	406a      	eors	r2, r5
    mult = mult + (q63_t)m1 * m2;
 8010088:	461c      	mov	r4, r3
 801008a:	460e      	mov	r6, r1
    SELECT_IF_NON_ZERO(39332535)
 801008c:	9d07      	ldr	r5, [sp, #28]
    mult = mult + (q63_t)m1 * m2;
 801008e:	fbc2 4607 	smlal	r4, r6, r2, r7
    SELECT_IF_NON_ZERO(39332535)
 8010092:	4015      	ands	r5, r2
    result = (int32_t) (mult / (1ll << 31));
 8010094:	0fe4      	lsrs	r4, r4, #31
    SELECT_IF_NON_ZERO(39332535)
 8010096:	9a10      	ldr	r2, [sp, #64]	; 0x40
    mult = mult + (q63_t)m1 * m2;
 8010098:	4f92      	ldr	r7, [pc, #584]	; (80102e4 <arm_softmax_s8+0x344>)
    result = (int32_t) (mult / (1ll << 31));
 801009a:	ea44 0446 	orr.w	r4, r4, r6, lsl #1
    SELECT_IF_NON_ZERO(39332535)
 801009e:	4022      	ands	r2, r4
 80100a0:	406a      	eors	r2, r5
    mult = mult + (q63_t)m1 * m2;
 80100a2:	461c      	mov	r4, r3
 80100a4:	460e      	mov	r6, r1
    SELECT_IF_NON_ZERO(720401)
 80100a6:	9d08      	ldr	r5, [sp, #32]
    mult = mult + (q63_t)m1 * m2;
 80100a8:	fbc2 4607 	smlal	r4, r6, r2, r7
    SELECT_IF_NON_ZERO(720401)
 80100ac:	4015      	ands	r5, r2
    result = (int32_t) (mult / (1ll << 31));
 80100ae:	0fe4      	lsrs	r4, r4, #31
    SELECT_IF_NON_ZERO(720401)
 80100b0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    result = (int32_t) (mult / (1ll << 31));
 80100b2:	ea44 0446 	orr.w	r4, r4, r6, lsl #1
    SELECT_IF_NON_ZERO(720401)
 80100b6:	4022      	ands	r2, r4
 80100b8:	406a      	eors	r2, r5
    mult = mult + (q63_t)m1 * m2;
 80100ba:	24f2      	movs	r4, #242	; 0xf2
    SELECT_IF_NON_ZERO(242)
 80100bc:	9d12      	ldr	r5, [sp, #72]	; 0x48
    mult = mult + (q63_t)m1 * m2;
 80100be:	fbc2 3104 	smlal	r3, r1, r2, r4
    SELECT_IF_NON_ZERO(242)
 80100c2:	4015      	ands	r5, r2
    result = (int32_t) (mult / (1ll << 31));
 80100c4:	0fdb      	lsrs	r3, r3, #31
    SELECT_IF_NON_ZERO(242)
 80100c6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    result = (int32_t) (mult / (1ll << 31));
 80100c8:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
    SELECT_IF_NON_ZERO(242)
 80100cc:	401a      	ands	r2, r3
 80100ce:	4613      	mov	r3, r2
 80100d0:	406b      	eors	r3, r5
    result = dividend >> exponent;
 80100d2:	131a      	asrs	r2, r3, #12
    if (remainder > threshold)
 80100d4:	051c      	lsls	r4, r3, #20
        result++;
 80100d6:	bf48      	it	mi
 80100d8:	3201      	addmi	r2, #1
            if (diff >= diff_min)
            {
                sum += DIV_POW2(EXP_ON_NEG(MUL_SAT(diff * mask, mult)), ACCUM_BITS);
 80100da:	9b00      	ldr	r3, [sp, #0]
 80100dc:	4413      	add	r3, r2
 80100de:	9300      	str	r3, [sp, #0]
        for (col = 0; col < row_size; ++col)
 80100e0:	9a03      	ldr	r2, [sp, #12]
 80100e2:	f10a 0302 	add.w	r3, sl, #2
 80100e6:	1a9b      	subs	r3, r3, r2
 80100e8:	9a04      	ldr	r2, [sp, #16]
 80100ea:	4293      	cmp	r3, r2
 80100ec:	f280 8120 	bge.w	8010330 <arm_softmax_s8+0x390>
            diff = input[col] - max;
 80100f0:	9a02      	ldr	r2, [sp, #8]
 80100f2:	46da      	mov	sl, fp
 80100f4:	f91b 3f01 	ldrsb.w	r3, [fp, #1]!
 80100f8:	1a9b      	subs	r3, r3, r2
            if (diff >= diff_min)
 80100fa:	9a25      	ldr	r2, [sp, #148]	; 0x94
 80100fc:	429a      	cmp	r2, r3
 80100fe:	dcef      	bgt.n	80100e0 <arm_softmax_s8+0x140>
                sum += DIV_POW2(EXP_ON_NEG(MUL_SAT(diff * mask, mult)), ACCUM_BITS);
 8010100:	9a24      	ldr	r2, [sp, #144]	; 0x90
    if ((m1 < 0) ^ (m2 < 0))
 8010102:	9c01      	ldr	r4, [sp, #4]
 8010104:	4093      	lsls	r3, r2
 8010106:	ea84 0203 	eor.w	r2, r4, r3
 801010a:	0fd2      	lsrs	r2, r2, #31
        mult = 1 - mult;
 801010c:	2a00      	cmp	r2, #0
 801010e:	bf0b      	itete	eq
 8010110:	f04f 4180 	moveq.w	r1, #1073741824	; 0x40000000
 8010114:	4601      	movne	r1, r0
 8010116:	2200      	moveq	r2, #0
 8010118:	f04f 32ff 	movne.w	r2, #4294967295	; 0xffffffff
    result = (int32_t) (mult / (1ll << 31));
 801011c:	fbc4 1203 	smlal	r1, r2, r4, r3
 8010120:	2a00      	cmp	r2, #0
 8010122:	da04      	bge.n	801012e <arm_softmax_s8+0x18e>
 8010124:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
 8010128:	1909      	adds	r1, r1, r4
 801012a:	f142 0200 	adc.w	r2, r2, #0
 801012e:	0fc9      	lsrs	r1, r1, #31
 8010130:	ea41 0142 	orr.w	r1, r1, r2, lsl #1
    if ((m1 == m2) && (m1 == (int32_t)Q31_MIN))
 8010134:	9a01      	ldr	r2, [sp, #4]
 8010136:	429a      	cmp	r2, r3
 8010138:	f000 80d8 	beq.w	80102ec <arm_softmax_s8+0x34c>
    const int32_t val_mod_minus_quarter = (val & ((1 << shift) - 1)) - (1 << shift);
 801013c:	f041 487f 	orr.w	r8, r1, #4278190080	; 0xff000000
    const int32_t x                     = (val_mod_minus_quarter << 5) + (1 << 28);
 8010140:	ea4f 1448 	mov.w	r4, r8, lsl #5
    const int32_t remainder             = val_mod_minus_quarter - val;
 8010144:	eba8 0801 	sub.w	r8, r8, r1
    const int32_t x                     = (val_mod_minus_quarter << 5) + (1 << 28);
 8010148:	f104 5480 	add.w	r4, r4, #268435456	; 0x10000000
    mult = mult + (q63_t)m1 * m2;
 801014c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8010150:	2600      	movs	r6, #0
    SELECT_IF_NON_ZERO(242)
 8010152:	f3c8 7c80 	ubfx	ip, r8, #30, #1
 8010156:	f10c 32ff 	add.w	r2, ip, #4294967295	; 0xffffffff
    result = (int32_t) (mult / (1ll << 31));
 801015a:	fbc4 3604 	smlal	r3, r6, r4, r4
 801015e:	9212      	str	r2, [sp, #72]	; 0x48
 8010160:	2e00      	cmp	r6, #0
    SELECT_IF_NON_ZERO(790015084)
 8010162:	f348 6280 	sbfx	r2, r8, #26, #1
 8010166:	f3c8 6780 	ubfx	r7, r8, #26, #1
 801016a:	9211      	str	r2, [sp, #68]	; 0x44
    result = (int32_t) (mult / (1ll << 31));
 801016c:	da05      	bge.n	801017a <arm_softmax_s8+0x1da>
 801016e:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8010172:	189a      	adds	r2, r3, r2
 8010174:	4613      	mov	r3, r2
 8010176:	f146 0600 	adc.w	r6, r6, #0
 801017a:	0fdb      	lsrs	r3, r3, #31
 801017c:	ea43 0346 	orr.w	r3, r3, r6, lsl #1
    mult = mult + (q63_t)m1 * m2;
 8010180:	fba3 2503 	umull	r2, r5, r3, r3
    result = (int32_t) (mult / (1ll << 31));
 8010184:	17f6      	asrs	r6, r6, #31
    mult = mult + (q63_t)m1 * m2;
 8010186:	f112 4280 	adds.w	r2, r2, #1073741824	; 0x40000000
 801018a:	fb03 fe06 	mul.w	lr, r3, r6
    result = (int32_t) (mult / (1ll << 31));
 801018e:	eb45 054e 	adc.w	r5, r5, lr, lsl #1
 8010192:	2d00      	cmp	r5, #0
 8010194:	9306      	str	r3, [sp, #24]
 8010196:	da06      	bge.n	80101a6 <arm_softmax_s8+0x206>
 8010198:	f06f 4e00 	mvn.w	lr, #2147483648	; 0x80000000
 801019c:	eb12 0e0e 	adds.w	lr, r2, lr
 80101a0:	4672      	mov	r2, lr
 80101a2:	f145 0500 	adc.w	r5, r5, #0
 80101a6:	0fd2      	lsrs	r2, r2, #31
 80101a8:	ea42 0245 	orr.w	r2, r2, r5, lsl #1
    SELECT_IF_NON_ZERO(242)
 80101ac:	f1cc 0500 	rsb	r5, ip, #0
 80101b0:	950f      	str	r5, [sp, #60]	; 0x3c
 80101b2:	1e7d      	subs	r5, r7, #1
    mult = mult + (q63_t)m1 * m2;
 80101b4:	fb04 f606 	mul.w	r6, r4, r6
 80101b8:	950a      	str	r5, [sp, #40]	; 0x28
 80101ba:	17e5      	asrs	r5, r4, #31
 80101bc:	fb03 6605 	mla	r6, r3, r5, r6
    if ((m1 < 0) ^ (m2 < 0))
 80101c0:	ea83 0c04 	eor.w	ip, r3, r4
    mult = mult + (q63_t)m1 * m2;
 80101c4:	fba4 e303 	umull	lr, r3, r4, r3
 80101c8:	4433      	add	r3, r6
    SELECT_IF_NON_ZERO(39332535)
 80101ca:	f3c8 7600 	ubfx	r6, r8, #28, #1
 80101ce:	3e01      	subs	r6, #1
 80101d0:	9607      	str	r6, [sp, #28]
    SELECT_IF_NON_ZERO(290630308)
 80101d2:	f3c8 66c0 	ubfx	r6, r8, #27, #1
 80101d6:	3e01      	subs	r6, #1
 80101d8:	9609      	str	r6, [sp, #36]	; 0x24
    SELECT_IF_NON_ZERO(720401)
 80101da:	f3c8 7640 	ubfx	r6, r8, #29, #1
    SELECT_IF_NON_ZERO(1672461947)
 80101de:	f3c8 6700 	ubfx	r7, r8, #24, #1
 80101e2:	3e01      	subs	r6, #1
 80101e4:	9608      	str	r6, [sp, #32]
 80101e6:	1e7e      	subs	r6, r7, #1
    SELECT_IF_NON_ZERO(39332535)
 80101e8:	f348 7700 	sbfx	r7, r8, #28, #1
 80101ec:	9710      	str	r7, [sp, #64]	; 0x40
    SELECT_IF_NON_ZERO(1672461947)
 80101ee:	f348 6700 	sbfx	r7, r8, #24, #1
 80101f2:	960b      	str	r6, [sp, #44]	; 0x2c
 80101f4:	970e      	str	r7, [sp, #56]	; 0x38
    int32_t remainder = remainder_mask & dividend;
 80101f6:	f002 0603 	and.w	r6, r2, #3
    SELECT_IF_NON_ZERO(720401)
 80101fa:	f348 7740 	sbfx	r7, r8, #29, #1
    result = dividend >> exponent;
 80101fe:	1092      	asrs	r2, r2, #2
    SELECT_IF_NON_ZERO(1302514674)
 8010200:	f3c8 6540 	ubfx	r5, r8, #25, #1
    SELECT_IF_NON_ZERO(720401)
 8010204:	970d      	str	r7, [sp, #52]	; 0x34
    if (result < 0)
 8010206:	2a00      	cmp	r2, #0
    SELECT_IF_NON_ZERO(290630308)
 8010208:	f348 67c0 	sbfx	r7, r8, #27, #1
    if ((m1 < 0) ^ (m2 < 0))
 801020c:	ea4f 7cdc 	mov.w	ip, ip, lsr #31
 8010210:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
    SELECT_IF_NON_ZERO(290630308)
 8010214:	970c      	str	r7, [sp, #48]	; 0x30
    SELECT_IF_NON_ZERO(1302514674)
 8010216:	f1c5 0500 	rsb	r5, r5, #0
    if (result < 0)
 801021a:	db51      	blt.n	80102c0 <arm_softmax_s8+0x320>
    q31_t threshold = remainder_mask >> 1;
 801021c:	f04f 0901 	mov.w	r9, #1
    if (remainder > threshold)
 8010220:	45b1      	cmp	r9, r6
        result++;
 8010222:	bfb8      	it	lt
 8010224:	3201      	addlt	r2, #1
        mult = 1 - mult;
 8010226:	f1bc 0f00 	cmp.w	ip, #0
 801022a:	bf0b      	itete	eq
 801022c:	f04f 4c80 	moveq.w	ip, #1073741824	; 0x40000000
 8010230:	4684      	movne	ip, r0
 8010232:	f04f 0900 	moveq.w	r9, #0
 8010236:	f04f 39ff 	movne.w	r9, #4294967295	; 0xffffffff
    mult = mult + (q63_t)m1 * m2;
 801023a:	eb1c 0c0e 	adds.w	ip, ip, lr
    result = (int32_t) (mult / (1ll << 31));
 801023e:	eb43 0909 	adc.w	r9, r3, r9
 8010242:	f1b9 0f00 	cmp.w	r9, #0
 8010246:	da06      	bge.n	8010256 <arm_softmax_s8+0x2b6>
 8010248:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 801024c:	eb1c 0303 	adds.w	r3, ip, r3
 8010250:	469c      	mov	ip, r3
 8010252:	f149 0900 	adc.w	r9, r9, #0
 8010256:	ea4f 7cdc 	mov.w	ip, ip, lsr #31
 801025a:	ea4c 0c49 	orr.w	ip, ip, r9, lsl #1
    int32_t result = 1895147668 + MUL_SAT(1895147668, x +
 801025e:	4494      	add	ip, r2
    if ((m1 < 0) ^ (m2 < 0))
 8010260:	ea4f 73dc 	mov.w	r3, ip, lsr #31
        mult = 1 - mult;
 8010264:	2b00      	cmp	r3, #0
    result = (int32_t) (mult / (1ll << 31));
 8010266:	4e20      	ldr	r6, [pc, #128]	; (80102e8 <arm_softmax_s8+0x348>)
        mult = 1 - mult;
 8010268:	bf0b      	itete	eq
 801026a:	f04f 4380 	moveq.w	r3, #1073741824	; 0x40000000
 801026e:	4603      	movne	r3, r0
 8010270:	2200      	moveq	r2, #0
 8010272:	f04f 32ff 	movne.w	r2, #4294967295	; 0xffffffff
    result = (int32_t) (mult / (1ll << 31));
 8010276:	fbcc 3206 	smlal	r3, r2, ip, r6
 801027a:	2a00      	cmp	r2, #0
 801027c:	da06      	bge.n	801028c <arm_softmax_s8+0x2ec>
 801027e:	f06f 4c00 	mvn.w	ip, #2147483648	; 0x80000000
 8010282:	eb13 0c0c 	adds.w	ip, r3, ip
 8010286:	4663      	mov	r3, ip
 8010288:	f142 0200 	adc.w	r2, r2, #0
 801028c:	0fdb      	lsrs	r3, r3, #31
 801028e:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
    int32_t result = 1895147668 + MUL_SAT(1895147668, x +
 8010292:	9a06      	ldr	r2, [sp, #24]
 8010294:	441a      	add	r2, r3
    if (result < 0)
 8010296:	1053      	asrs	r3, r2, #1
 8010298:	d402      	bmi.n	80102a0 <arm_softmax_s8+0x300>
    if (remainder > threshold)
 801029a:	07d6      	lsls	r6, r2, #31
        result++;
 801029c:	bf48      	it	mi
 801029e:	3301      	addmi	r3, #1
    int32_t result = 1895147668 + MUL_SAT(1895147668, x +
 80102a0:	4423      	add	r3, r4
    if ((m1 < 0) ^ (m2 < 0))
 80102a2:	0fda      	lsrs	r2, r3, #31
        mult = 1 - mult;
 80102a4:	2a00      	cmp	r2, #0
 80102a6:	bf0b      	itete	eq
 80102a8:	f04f 4280 	moveq.w	r2, #1073741824	; 0x40000000
 80102ac:	4602      	movne	r2, r0
 80102ae:	2400      	moveq	r4, #0
 80102b0:	f04f 34ff 	movne.w	r4, #4294967295	; 0xffffffff

#undef SELECT_IF_NON_ZERO

    mask = MASK_IF_ZERO(val);
 80102b4:	2900      	cmp	r1, #0
 80102b6:	f47f ae9a 	bne.w	800ffee <arm_softmax_s8+0x4e>
 80102ba:	f44f 2200 	mov.w	r2, #524288	; 0x80000
        result++;
 80102be:	e70c      	b.n	80100da <arm_softmax_s8+0x13a>
        threshold++;
 80102c0:	f04f 0902 	mov.w	r9, #2
 80102c4:	e7ac      	b.n	8010220 <arm_softmax_s8+0x280>
 80102c6:	bf00      	nop
 80102c8:	c0000001 	.word	0xc0000001
 80102cc:	70f5a894 	.word	0x70f5a894
 80102d0:	63afbe7b 	.word	0x63afbe7b
 80102d4:	4da2cbf2 	.word	0x4da2cbf2
 80102d8:	2f16ac6c 	.word	0x2f16ac6c
 80102dc:	1152aaa4 	.word	0x1152aaa4
 80102e0:	02582ab7 	.word	0x02582ab7
 80102e4:	000afe11 	.word	0x000afe11
 80102e8:	2aaaaaab 	.word	0x2aaaaaab
    if ((m1 == m2) && (m1 == (int32_t)Q31_MIN))
 80102ec:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80102f0:	f47f af24 	bne.w	801013c <arm_softmax_s8+0x19c>
 80102f4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80102f8:	2500      	movs	r5, #0
 80102fa:	4987      	ldr	r1, [pc, #540]	; (8010518 <arm_softmax_s8+0x578>)
 80102fc:	9207      	str	r2, [sp, #28]
 80102fe:	4617      	mov	r7, r2
 8010300:	e9cd 2208 	strd	r2, r2, [sp, #32]
 8010304:	e9cd 220a 	strd	r2, r2, [sp, #40]	; 0x28
 8010308:	9106      	str	r1, [sp, #24]
 801030a:	4690      	mov	r8, r2
 801030c:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 8010310:	e9cd 550e 	strd	r5, r5, [sp, #56]	; 0x38
 8010314:	f8df e210 	ldr.w	lr, [pc, #528]	; 8010528 <arm_softmax_s8+0x588>
 8010318:	4b80      	ldr	r3, [pc, #512]	; (801051c <arm_softmax_s8+0x57c>)
 801031a:	4c81      	ldr	r4, [pc, #516]	; (8010520 <arm_softmax_s8+0x580>)
 801031c:	9510      	str	r5, [sp, #64]	; 0x40
 801031e:	46ac      	mov	ip, r5
 8010320:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8010324:	462e      	mov	r6, r5
 8010326:	9511      	str	r5, [sp, #68]	; 0x44
 8010328:	9712      	str	r7, [sp, #72]	; 0x48
        result = Q31_MAX;
 801032a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 801032e:	e775      	b.n	801021c <arm_softmax_s8+0x27c>
  if (value == 0U)
 8010330:	9a00      	ldr	r2, [sp, #0]
 8010332:	2a00      	cmp	r2, #0
 8010334:	f000 8363 	beq.w	80109fe <arm_softmax_s8+0xa5e>
  return __builtin_clz(value);
 8010338:	fab2 f382 	clz	r3, r2
            }
        }

        const int32_t headroom = __CLZ(sum);
        const int32_t bits_over_unit = ACCUM_BITS - headroom + 23;
        const int32_t shifted_scale = ONE_OVER1((sum << headroom) - (1 << 31));
 801033c:	fa02 f103 	lsl.w	r1, r2, r3
 8010340:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
        const int32_t bits_over_unit = ACCUM_BITS - headroom + 23;
 8010344:	f1c3 0323 	rsb	r3, r3, #35	; 0x23
 8010348:	9314      	str	r3, [sp, #80]	; 0x50
}

__STATIC_FORCEINLINE int32_t arm_nn_one_over_one_plus_x_for_x_in_0_1(int32_t val)
{
    const int64_t sum = (int64_t)val + (int64_t)Q31_MAX;
    const int32_t half_denominator = (int32_t)((sum + (sum >= 0 ? 1 : -1)) / 2L);
 801034a:	f111 4300 	adds.w	r3, r1, #2147483648	; 0x80000000
    const int64_t sum = (int64_t)val + (int64_t)Q31_MAX;
 801034e:	ea4f 71e1 	mov.w	r1, r1, asr #31
    const int32_t half_denominator = (int32_t)((sum + (sum >= 0 ? 1 : -1)) / 2L);
 8010352:	f141 0100 	adc.w	r1, r1, #0
 8010356:	085b      	lsrs	r3, r3, #1
 8010358:	ea43 73c1 	orr.w	r3, r3, r1, lsl #31
    mult = mult + (q63_t)m1 * m2;
 801035c:	4c71      	ldr	r4, [pc, #452]	; (8010524 <arm_softmax_s8+0x584>)
    const int32_t half_denominator = (int32_t)((sum + (sum >= 0 ? 1 : -1)) / 2L);
 801035e:	9300      	str	r3, [sp, #0]
 8010360:	1049      	asrs	r1, r1, #1
    mult = mult + (q63_t)m1 * m2;
 8010362:	425d      	negs	r5, r3
 8010364:	fb04 5501 	mla	r5, r4, r1, r5
 8010368:	fba3 2404 	umull	r2, r4, r3, r4
 801036c:	1812      	adds	r2, r2, r0
 801036e:	442c      	add	r4, r5
    result = (int32_t) (mult / (1ll << 31));
 8010370:	f164 0400 	sbc.w	r4, r4, #0
 8010374:	2c00      	cmp	r4, #0
 8010376:	da05      	bge.n	8010384 <arm_softmax_s8+0x3e4>
 8010378:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 801037c:	1955      	adds	r5, r2, r5
 801037e:	462a      	mov	r2, r5
 8010380:	f144 0400 	adc.w	r4, r4, #0
 8010384:	0fd2      	lsrs	r2, r2, #31
 8010386:	ea42 0244 	orr.w	r2, r2, r4, lsl #1
    int32_t x = 1515870810 + MUL_SAT(half_denominator, -1010580540);
 801038a:	f102 325a 	add.w	r2, r2, #1515870810	; 0x5a5a5a5a
    mult = mult + (q63_t)m1 * m2;
 801038e:	17d4      	asrs	r4, r2, #31
 8010390:	fb02 f601 	mul.w	r6, r2, r1
 8010394:	fb03 6604 	mla	r6, r3, r4, r6
 8010398:	fba2 4503 	umull	r4, r5, r2, r3
 801039c:	f114 4480 	adds.w	r4, r4, #1073741824	; 0x40000000
 80103a0:	eb46 0505 	adc.w	r5, r6, r5
    result = (int32_t) (mult / (1ll << 31));
 80103a4:	0fe4      	lsrs	r4, r4, #31
 80103a6:	ea44 0445 	orr.w	r4, r4, r5, lsl #1

    const int32_t shift = (1 << 29);
    x += MUL_POW2(MUL_SAT(x, shift - MUL_SAT(half_denominator, x)), 2);
 80103aa:	f1c4 5400 	rsb	r4, r4, #536870912	; 0x20000000
    if ((m1 < 0) ^ (m2 < 0))
 80103ae:	ea82 0504 	eor.w	r5, r2, r4
 80103b2:	0fed      	lsrs	r5, r5, #31
        mult = 1 - mult;
 80103b4:	2d00      	cmp	r5, #0
    mult = mult + (q63_t)m1 * m2;
 80103b6:	fb82 6404 	smull	r6, r4, r2, r4
        mult = 1 - mult;
 80103ba:	bf0b      	itete	eq
 80103bc:	f04f 4580 	moveq.w	r5, #1073741824	; 0x40000000
 80103c0:	4605      	movne	r5, r0
 80103c2:	2700      	moveq	r7, #0
 80103c4:	f04f 37ff 	movne.w	r7, #4294967295	; 0xffffffff
    mult = mult + (q63_t)m1 * m2;
 80103c8:	19ad      	adds	r5, r5, r6
    result = (int32_t) (mult / (1ll << 31));
 80103ca:	eb47 0404 	adc.w	r4, r7, r4
 80103ce:	2c00      	cmp	r4, #0
 80103d0:	da05      	bge.n	80103de <arm_softmax_s8+0x43e>
 80103d2:	f06f 4600 	mvn.w	r6, #2147483648	; 0x80000000
 80103d6:	19ae      	adds	r6, r5, r6
 80103d8:	4635      	mov	r5, r6
 80103da:	f144 0400 	adc.w	r4, r4, #0
 80103de:	0fed      	lsrs	r5, r5, #31
 80103e0:	ea45 0544 	orr.w	r5, r5, r4, lsl #1
    x += MUL_POW2(MUL_SAT(x, shift - MUL_SAT(half_denominator, x)), 2);
 80103e4:	eb02 0285 	add.w	r2, r2, r5, lsl #2
    if ((m1 < 0) ^ (m2 < 0))
 80103e8:	ea82 0403 	eor.w	r4, r2, r3
 80103ec:	0fe4      	lsrs	r4, r4, #31
        mult = 1 - mult;
 80103ee:	2c00      	cmp	r4, #0
 80103f0:	bf0b      	itete	eq
 80103f2:	f04f 4680 	moveq.w	r6, #1073741824	; 0x40000000
 80103f6:	4606      	movne	r6, r0
 80103f8:	f04f 0c00 	moveq.w	ip, #0
 80103fc:	f04f 3cff 	movne.w	ip, #4294967295	; 0xffffffff
    mult = mult + (q63_t)m1 * m2;
 8010400:	17d4      	asrs	r4, r2, #31
 8010402:	fb02 f501 	mul.w	r5, r2, r1
 8010406:	fb03 5504 	mla	r5, r3, r4, r5
 801040a:	fba2 4703 	umull	r4, r7, r2, r3
 801040e:	19a4      	adds	r4, r4, r6
 8010410:	443d      	add	r5, r7
    result = (int32_t) (mult / (1ll << 31));
 8010412:	eb45 050c 	adc.w	r5, r5, ip
 8010416:	2d00      	cmp	r5, #0
 8010418:	da05      	bge.n	8010426 <arm_softmax_s8+0x486>
 801041a:	f06f 4600 	mvn.w	r6, #2147483648	; 0x80000000
 801041e:	19a6      	adds	r6, r4, r6
 8010420:	4634      	mov	r4, r6
 8010422:	f145 0500 	adc.w	r5, r5, #0
 8010426:	0fe4      	lsrs	r4, r4, #31
 8010428:	ea44 0445 	orr.w	r4, r4, r5, lsl #1
    x += MUL_POW2(MUL_SAT(x, shift - MUL_SAT(half_denominator, x)), 2);
 801042c:	f1c4 5400 	rsb	r4, r4, #536870912	; 0x20000000
    if ((m1 < 0) ^ (m2 < 0))
 8010430:	ea84 0502 	eor.w	r5, r4, r2
 8010434:	0fed      	lsrs	r5, r5, #31
        mult = 1 - mult;
 8010436:	2d00      	cmp	r5, #0
 8010438:	bf0b      	itete	eq
 801043a:	f04f 4580 	moveq.w	r5, #1073741824	; 0x40000000
 801043e:	4605      	movne	r5, r0
 8010440:	2600      	moveq	r6, #0
 8010442:	f04f 36ff 	movne.w	r6, #4294967295	; 0xffffffff
    result = (int32_t) (mult / (1ll << 31));
 8010446:	fbc2 5604 	smlal	r5, r6, r2, r4
 801044a:	2e00      	cmp	r6, #0
 801044c:	da05      	bge.n	801045a <arm_softmax_s8+0x4ba>
 801044e:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
 8010452:	192c      	adds	r4, r5, r4
 8010454:	4625      	mov	r5, r4
 8010456:	f146 0600 	adc.w	r6, r6, #0
 801045a:	0fed      	lsrs	r5, r5, #31
 801045c:	ea45 0546 	orr.w	r5, r5, r6, lsl #1
    result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val > thresh), Q31_MAX, result);
 8010460:	f1b5 5f00 	cmp.w	r5, #536870912	; 0x20000000
 8010464:	f2c0 8275 	blt.w	8010952 <arm_softmax_s8+0x9b2>
    x += MUL_POW2(MUL_SAT(x, shift - MUL_SAT(half_denominator, x)), 2);
 8010468:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
 801046c:	3a01      	subs	r2, #1
    q63_t mult = 1 << 30;
 801046e:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
 8010472:	2600      	movs	r6, #0
    mult = mult + (q63_t)m1 * m2;
 8010474:	fb02 f101 	mul.w	r1, r2, r1
 8010478:	17d4      	asrs	r4, r2, #31
 801047a:	fb03 1104 	mla	r1, r3, r4, r1
 801047e:	fba2 3703 	umull	r3, r7, r2, r3
 8010482:	195b      	adds	r3, r3, r5
 8010484:	4439      	add	r1, r7
    result = (int32_t) (mult / (1ll << 31));
 8010486:	eb41 0106 	adc.w	r1, r1, r6
 801048a:	2900      	cmp	r1, #0
 801048c:	da05      	bge.n	801049a <arm_softmax_s8+0x4fa>
 801048e:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 8010492:	195d      	adds	r5, r3, r5
 8010494:	462b      	mov	r3, r5
 8010496:	f141 0100 	adc.w	r1, r1, #0
 801049a:	0fdb      	lsrs	r3, r3, #31
 801049c:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
    x += MUL_POW2(MUL_SAT(x, shift - MUL_SAT(half_denominator, x)), 2);
 80104a0:	f1c3 5300 	rsb	r3, r3, #536870912	; 0x20000000
        mult = 1 - mult;
 80104a4:	4601      	mov	r1, r0
 80104a6:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
    mult = mult + (q63_t)m1 * m2;
 80104aa:	fb03 f404 	mul.w	r4, r3, r4
 80104ae:	17de      	asrs	r6, r3, #31
 80104b0:	fb02 4406 	mla	r4, r2, r6, r4
 80104b4:	fba3 3602 	umull	r3, r6, r3, r2
 80104b8:	185b      	adds	r3, r3, r1
 80104ba:	4434      	add	r4, r6
    result = (int32_t) (mult / (1ll << 31));
 80104bc:	eb44 0405 	adc.w	r4, r4, r5
 80104c0:	2c00      	cmp	r4, #0
 80104c2:	da05      	bge.n	80104d0 <arm_softmax_s8+0x530>
 80104c4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80104c8:	1859      	adds	r1, r3, r1
 80104ca:	460b      	mov	r3, r1
 80104cc:	f144 0400 	adc.w	r4, r4, #0
 80104d0:	0fdb      	lsrs	r3, r3, #31
 80104d2:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
    result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val > thresh), Q31_MAX, result);
 80104d6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80104da:	f2c0 8243 	blt.w	8010964 <arm_softmax_s8+0x9c4>
    x += MUL_POW2(MUL_SAT(x, shift - MUL_SAT(half_denominator, x)), 2);
 80104de:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 80104e2:	441a      	add	r2, r3
    result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val > thresh), Q31_MAX, result);
 80104e4:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 80104e8:	bfa8      	it	ge
 80104ea:	9313      	strge	r3, [sp, #76]	; 0x4c
 80104ec:	f2c0 8290 	blt.w	8010a10 <arm_softmax_s8+0xa70>

        for (col = 0; col < row_size; ++col)
 80104f0:	9b04      	ldr	r3, [sp, #16]
 80104f2:	2b00      	cmp	r3, #0
 80104f4:	f340 8219 	ble.w	801092a <arm_softmax_s8+0x98a>
    const q31_t remainder_mask = (1 << exponent) - 1;
 80104f8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80104fa:	f8dd e098 	ldr.w	lr, [sp, #152]	; 0x98
 80104fe:	2301      	movs	r3, #1
 8010500:	4093      	lsls	r3, r2
 8010502:	3b01      	subs	r3, #1
 8010504:	9315      	str	r3, [sp, #84]	; 0x54
    q31_t threshold = remainder_mask >> 1;
 8010506:	105b      	asrs	r3, r3, #1
 8010508:	9316      	str	r3, [sp, #88]	; 0x58
        threshold++;
 801050a:	3301      	adds	r3, #1
 801050c:	9317      	str	r3, [sp, #92]	; 0x5c
 801050e:	9b03      	ldr	r3, [sp, #12]
 8010510:	3b01      	subs	r3, #1
 8010512:	9300      	str	r3, [sp, #0]
 8010514:	46f0      	mov	r8, lr
 8010516:	e195      	b.n	8010844 <arm_softmax_s8+0x8a4>
 8010518:	01fffff8 	.word	0x01fffff8
 801051c:	001fffff 	.word	0x001fffff
 8010520:	0fffffe0 	.word	0x0fffffe0
 8010524:	c3c3c3c4 	.word	0xc3c3c3c4
 8010528:	40000100 	.word	0x40000100
        {
            diff = input[col] - max;
            if (diff >= diff_min)
            {
                const int32_t res = DIV_POW2(MUL_SAT(shifted_scale, EXP_ON_NEG(MUL_SAT(diff * mask, mult))), bits_over_unit) - 128;
 801052c:	9a24      	ldr	r2, [sp, #144]	; 0x90
    if ((m1 < 0) ^ (m2 < 0))
 801052e:	9c01      	ldr	r4, [sp, #4]
 8010530:	4093      	lsls	r3, r2
 8010532:	ea84 0203 	eor.w	r2, r4, r3
 8010536:	0fd2      	lsrs	r2, r2, #31
        mult = 1 - mult;
 8010538:	2a00      	cmp	r2, #0
 801053a:	bf0b      	itete	eq
 801053c:	f04f 4280 	moveq.w	r2, #1073741824	; 0x40000000
 8010540:	4602      	movne	r2, r0
 8010542:	2100      	moveq	r1, #0
 8010544:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
    result = (int32_t) (mult / (1ll << 31));
 8010548:	fbc4 2103 	smlal	r2, r1, r4, r3
 801054c:	2900      	cmp	r1, #0
 801054e:	da05      	bge.n	801055c <arm_softmax_s8+0x5bc>
 8010550:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
 8010554:	1914      	adds	r4, r2, r4
 8010556:	4622      	mov	r2, r4
 8010558:	f141 0100 	adc.w	r1, r1, #0
 801055c:	0fd2      	lsrs	r2, r2, #31
 801055e:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
    if ((m1 == m2) && (m1 == (int32_t)Q31_MIN))
 8010562:	9901      	ldr	r1, [sp, #4]
 8010564:	4299      	cmp	r1, r3
 8010566:	f000 8181 	beq.w	801086c <arm_softmax_s8+0x8cc>
    const int32_t val_mod_minus_quarter = (val & ((1 << shift) - 1)) - (1 << shift);
 801056a:	f042 457f 	orr.w	r5, r2, #4278190080	; 0xff000000
    const int32_t x                     = (val_mod_minus_quarter << 5) + (1 << 28);
 801056e:	016c      	lsls	r4, r5, #5
    const int32_t remainder             = val_mod_minus_quarter - val;
 8010570:	1aad      	subs	r5, r5, r2
    SELECT_IF_NON_ZERO(790015084)
 8010572:	f3c5 6e80 	ubfx	lr, r5, #26, #1
 8010576:	f10e 31ff 	add.w	r1, lr, #4294967295	; 0xffffffff
    SELECT_IF_NON_ZERO(1302514674)
 801057a:	f3c5 6940 	ubfx	r9, r5, #25, #1
    mask = MASK_IF_ZERO(val);
 801057e:	fab2 f282 	clz	r2, r2
    SELECT_IF_NON_ZERO(242)
 8010582:	f3c5 7c80 	ubfx	ip, r5, #30, #1
 8010586:	9111      	str	r1, [sp, #68]	; 0x44
 8010588:	f109 31ff 	add.w	r1, r9, #4294967295	; 0xffffffff
    mask = MASK_IF_ZERO(val);
 801058c:	0952      	lsrs	r2, r2, #5
 801058e:	9110      	str	r1, [sp, #64]	; 0x40
 8010590:	f10c 31ff 	add.w	r1, ip, #4294967295	; 0xffffffff
 8010594:	910f      	str	r1, [sp, #60]	; 0x3c
 8010596:	1e51      	subs	r1, r2, #1
    const int32_t x                     = (val_mod_minus_quarter << 5) + (1 << 28);
 8010598:	f104 5480 	add.w	r4, r4, #268435456	; 0x10000000
    mult = mult + (q63_t)m1 * m2;
 801059c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80105a0:	2600      	movs	r6, #0
 80105a2:	910e      	str	r1, [sp, #56]	; 0x38
    SELECT_IF_NON_ZERO(39332535)
 80105a4:	f3c5 7100 	ubfx	r1, r5, #28, #1
    result = (int32_t) (mult / (1ll << 31));
 80105a8:	fbc4 3604 	smlal	r3, r6, r4, r4
    SELECT_IF_NON_ZERO(1672461947)
 80105ac:	f3c5 6a00 	ubfx	sl, r5, #24, #1
    SELECT_IF_NON_ZERO(39332535)
 80105b0:	9106      	str	r1, [sp, #24]
 80105b2:	f345 7100 	sbfx	r1, r5, #28, #1
 80105b6:	910d      	str	r1, [sp, #52]	; 0x34
    result = (int32_t) (mult / (1ll << 31));
 80105b8:	2e00      	cmp	r6, #0
 80105ba:	f10a 31ff 	add.w	r1, sl, #4294967295	; 0xffffffff
 80105be:	910c      	str	r1, [sp, #48]	; 0x30
 80105c0:	da05      	bge.n	80105ce <arm_softmax_s8+0x62e>
 80105c2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80105c6:	1859      	adds	r1, r3, r1
 80105c8:	460b      	mov	r3, r1
 80105ca:	f146 0600 	adc.w	r6, r6, #0
 80105ce:	0fdb      	lsrs	r3, r3, #31
 80105d0:	ea43 0346 	orr.w	r3, r3, r6, lsl #1
    mult = mult + (q63_t)m1 * m2;
 80105d4:	fba3 1703 	umull	r1, r7, r3, r3
    result = (int32_t) (mult / (1ll << 31));
 80105d8:	17f6      	asrs	r6, r6, #31
    mult = mult + (q63_t)m1 * m2;
 80105da:	f111 4180 	adds.w	r1, r1, #1073741824	; 0x40000000
 80105de:	fb03 fb06 	mul.w	fp, r3, r6
    result = (int32_t) (mult / (1ll << 31));
 80105e2:	eb47 074b 	adc.w	r7, r7, fp, lsl #1
 80105e6:	2f00      	cmp	r7, #0
 80105e8:	930b      	str	r3, [sp, #44]	; 0x2c
 80105ea:	da06      	bge.n	80105fa <arm_softmax_s8+0x65a>
 80105ec:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80105f0:	eb11 0b0b 	adds.w	fp, r1, fp
 80105f4:	4659      	mov	r1, fp
 80105f6:	f147 0700 	adc.w	r7, r7, #0
    mask = MASK_IF_ZERO(val);
 80105fa:	4252      	negs	r2, r2
    return SELECT_USING_MASK(mask, Q31_MAX, result);
 80105fc:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    result = (int32_t) (mult / (1ll << 31));
 8010600:	0fc9      	lsrs	r1, r1, #31
    return SELECT_USING_MASK(mask, Q31_MAX, result);
 8010602:	9209      	str	r2, [sp, #36]	; 0x24
 8010604:	9a06      	ldr	r2, [sp, #24]
    result = (int32_t) (mult / (1ll << 31));
 8010606:	ea41 0147 	orr.w	r1, r1, r7, lsl #1
    SELECT_IF_NON_ZERO(1302514674)
 801060a:	f1c9 0700 	rsb	r7, r9, #0
    mult = mult + (q63_t)m1 * m2;
 801060e:	fb04 f606 	mul.w	r6, r4, r6
    SELECT_IF_NON_ZERO(1302514674)
 8010612:	970a      	str	r7, [sp, #40]	; 0x28
 8010614:	3a01      	subs	r2, #1
    SELECT_IF_NON_ZERO(1672461947)
 8010616:	f1ca 0a00 	rsb	sl, sl, #0
    SELECT_IF_NON_ZERO(790015084)
 801061a:	f1ce 0700 	rsb	r7, lr, #0
 801061e:	9707      	str	r7, [sp, #28]
    mult = mult + (q63_t)m1 * m2;
 8010620:	17e7      	asrs	r7, r4, #31
 8010622:	fb03 6607 	mla	r6, r3, r7, r6
    if ((m1 < 0) ^ (m2 < 0))
 8010626:	ea83 0e04 	eor.w	lr, r3, r4
    SELECT_IF_NON_ZERO(242)
 801062a:	f1cc 0b00 	rsb	fp, ip, #0
    mult = mult + (q63_t)m1 * m2;
 801062e:	fba4 3c03 	umull	r3, ip, r4, r3
    SELECT_IF_NON_ZERO(290630308)
 8010632:	f3c5 67c0 	ubfx	r7, r5, #27, #1
    mult = mult + (q63_t)m1 * m2;
 8010636:	44b4      	add	ip, r6
    SELECT_IF_NON_ZERO(720401)
 8010638:	f3c5 7540 	ubfx	r5, r5, #29, #1
    int32_t remainder = remainder_mask & dividend;
 801063c:	f001 0603 	and.w	r6, r1, #3
    result = dividend >> exponent;
 8010640:	1089      	asrs	r1, r1, #2
    mult = mult + (q63_t)m1 * m2;
 8010642:	9312      	str	r3, [sp, #72]	; 0x48
 8010644:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 8010648:	1e7b      	subs	r3, r7, #1
    SELECT_IF_NON_ZERO(720401)
 801064a:	426d      	negs	r5, r5
    if (result < 0)
 801064c:	2900      	cmp	r1, #0
    if ((m1 < 0) ^ (m2 < 0))
 801064e:	ea4f 7ede 	mov.w	lr, lr, lsr #31
 8010652:	9308      	str	r3, [sp, #32]
    SELECT_IF_NON_ZERO(290630308)
 8010654:	f1c7 0700 	rsb	r7, r7, #0
    SELECT_IF_NON_ZERO(720401)
 8010658:	9506      	str	r5, [sp, #24]
    if (result < 0)
 801065a:	f2c0 8105 	blt.w	8010868 <arm_softmax_s8+0x8c8>
    q31_t threshold = remainder_mask >> 1;
 801065e:	2501      	movs	r5, #1
    if (remainder > threshold)
 8010660:	42b5      	cmp	r5, r6
    mult = mult + (q63_t)m1 * m2;
 8010662:	9b12      	ldr	r3, [sp, #72]	; 0x48
        result++;
 8010664:	bfb8      	it	lt
 8010666:	3101      	addlt	r1, #1
        mult = 1 - mult;
 8010668:	f1be 0f00 	cmp.w	lr, #0
 801066c:	bf0b      	itete	eq
 801066e:	f04f 4580 	moveq.w	r5, #1073741824	; 0x40000000
 8010672:	4605      	movne	r5, r0
 8010674:	f04f 0e00 	moveq.w	lr, #0
 8010678:	f04f 3eff 	movne.w	lr, #4294967295	; 0xffffffff
    mult = mult + (q63_t)m1 * m2;
 801067c:	18ed      	adds	r5, r5, r3
    result = (int32_t) (mult / (1ll << 31));
 801067e:	eb4c 0e0e 	adc.w	lr, ip, lr
 8010682:	f1be 0f00 	cmp.w	lr, #0
 8010686:	da05      	bge.n	8010694 <arm_softmax_s8+0x6f4>
 8010688:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 801068c:	18eb      	adds	r3, r5, r3
 801068e:	461d      	mov	r5, r3
 8010690:	f14e 0e00 	adc.w	lr, lr, #0
 8010694:	0fed      	lsrs	r5, r5, #31
 8010696:	ea45 054e 	orr.w	r5, r5, lr, lsl #1
    int32_t result = 1895147668 + MUL_SAT(1895147668, x +
 801069a:	440d      	add	r5, r1
    if ((m1 < 0) ^ (m2 < 0))
 801069c:	0feb      	lsrs	r3, r5, #31
        mult = 1 - mult;
 801069e:	2b00      	cmp	r3, #0
    result = (int32_t) (mult / (1ll << 31));
 80106a0:	4eb8      	ldr	r6, [pc, #736]	; (8010984 <arm_softmax_s8+0x9e4>)
        mult = 1 - mult;
 80106a2:	bf0b      	itete	eq
 80106a4:	f04f 4380 	moveq.w	r3, #1073741824	; 0x40000000
 80106a8:	4603      	movne	r3, r0
 80106aa:	2100      	moveq	r1, #0
 80106ac:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
    result = (int32_t) (mult / (1ll << 31));
 80106b0:	fbc5 3106 	smlal	r3, r1, r5, r6
 80106b4:	2900      	cmp	r1, #0
 80106b6:	da05      	bge.n	80106c4 <arm_softmax_s8+0x724>
 80106b8:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 80106bc:	195d      	adds	r5, r3, r5
 80106be:	462b      	mov	r3, r5
 80106c0:	f141 0100 	adc.w	r1, r1, #0
 80106c4:	0fdb      	lsrs	r3, r3, #31
 80106c6:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
    int32_t result = 1895147668 + MUL_SAT(1895147668, x +
 80106ca:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80106cc:	4419      	add	r1, r3
    if (result < 0)
 80106ce:	104b      	asrs	r3, r1, #1
 80106d0:	d402      	bmi.n	80106d8 <arm_softmax_s8+0x738>
    if (remainder > threshold)
 80106d2:	07c9      	lsls	r1, r1, #31
        result++;
 80106d4:	bf48      	it	mi
 80106d6:	3301      	addmi	r3, #1
    int32_t result = 1895147668 + MUL_SAT(1895147668, x +
 80106d8:	4423      	add	r3, r4
    if ((m1 < 0) ^ (m2 < 0))
 80106da:	0fd9      	lsrs	r1, r3, #31
        mult = 1 - mult;
 80106dc:	2900      	cmp	r1, #0
    result = (int32_t) (mult / (1ll << 31));
 80106de:	4daa      	ldr	r5, [pc, #680]	; (8010988 <arm_softmax_s8+0x9e8>)
        mult = 1 - mult;
 80106e0:	bf0b      	itete	eq
 80106e2:	f04f 4180 	moveq.w	r1, #1073741824	; 0x40000000
 80106e6:	4601      	movne	r1, r0
 80106e8:	2400      	moveq	r4, #0
 80106ea:	f04f 34ff 	movne.w	r4, #4294967295	; 0xffffffff
    result = (int32_t) (mult / (1ll << 31));
 80106ee:	fbc3 1405 	smlal	r1, r4, r3, r5
 80106f2:	2c00      	cmp	r4, #0
 80106f4:	da05      	bge.n	8010702 <arm_softmax_s8+0x762>
 80106f6:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 80106fa:	18cb      	adds	r3, r1, r3
 80106fc:	4619      	mov	r1, r3
 80106fe:	f144 0400 	adc.w	r4, r4, #0
 8010702:	0fc9      	lsrs	r1, r1, #31
 8010704:	ea41 0144 	orr.w	r1, r1, r4, lsl #1
    int32_t result = 1895147668 + MUL_SAT(1895147668, x +
 8010708:	f101 41e2 	add.w	r1, r1, #1895825408	; 0x71000000
    SELECT_IF_NON_ZERO(1672461947)
 801070c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    mult = mult + (q63_t)m1 * m2;
 801070e:	4e9f      	ldr	r6, [pc, #636]	; (801098c <arm_softmax_s8+0x9ec>)
    int32_t result = 1895147668 + MUL_SAT(1895147668, x +
 8010710:	f5a1 2125 	sub.w	r1, r1, #675840	; 0xa5000
 8010714:	f2a1 716c 	subw	r1, r1, #1900	; 0x76c
    mult = mult + (q63_t)m1 * m2;
 8010718:	2400      	movs	r4, #0
    SELECT_IF_NON_ZERO(1672461947)
 801071a:	ea01 0c03 	and.w	ip, r1, r3
    mult = mult + (q63_t)m1 * m2;
 801071e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8010722:	461d      	mov	r5, r3
 8010724:	46a6      	mov	lr, r4
 8010726:	fbc1 5e06 	smlal	r5, lr, r1, r6
    result = (int32_t) (mult / (1ll << 31));
 801072a:	0fed      	lsrs	r5, r5, #31
 801072c:	ea45 054e 	orr.w	r5, r5, lr, lsl #1
    SELECT_IF_NON_ZERO(1302514674)
 8010730:	9910      	ldr	r1, [sp, #64]	; 0x40
    mult = mult + (q63_t)m1 * m2;
 8010732:	4e97      	ldr	r6, [pc, #604]	; (8010990 <arm_softmax_s8+0x9f0>)
    SELECT_IF_NON_ZERO(1672461947)
 8010734:	ea0a 0a05 	and.w	sl, sl, r5
 8010738:	ea8c 0a0a 	eor.w	sl, ip, sl
    SELECT_IF_NON_ZERO(1302514674)
 801073c:	ea0a 0501 	and.w	r5, sl, r1
    mult = mult + (q63_t)m1 * m2;
 8010740:	46a4      	mov	ip, r4
 8010742:	4619      	mov	r1, r3
 8010744:	fbca 1c06 	smlal	r1, ip, sl, r6
    result = (int32_t) (mult / (1ll << 31));
 8010748:	0fc9      	lsrs	r1, r1, #31
    SELECT_IF_NON_ZERO(1302514674)
 801074a:	9e0a      	ldr	r6, [sp, #40]	; 0x28
    result = (int32_t) (mult / (1ll << 31));
 801074c:	ea41 014c 	orr.w	r1, r1, ip, lsl #1
    SELECT_IF_NON_ZERO(1302514674)
 8010750:	400e      	ands	r6, r1
 8010752:	4631      	mov	r1, r6
 8010754:	4069      	eors	r1, r5
    SELECT_IF_NON_ZERO(790015084)
 8010756:	9d11      	ldr	r5, [sp, #68]	; 0x44
    mult = mult + (q63_t)m1 * m2;
 8010758:	4e8e      	ldr	r6, [pc, #568]	; (8010994 <arm_softmax_s8+0x9f4>)
    SELECT_IF_NON_ZERO(790015084)
 801075a:	ea01 0c05 	and.w	ip, r1, r5
    mult = mult + (q63_t)m1 * m2;
 801075e:	46a6      	mov	lr, r4
 8010760:	461d      	mov	r5, r3
 8010762:	fbc1 5e06 	smlal	r5, lr, r1, r6
    result = (int32_t) (mult / (1ll << 31));
 8010766:	0fed      	lsrs	r5, r5, #31
    SELECT_IF_NON_ZERO(790015084)
 8010768:	9907      	ldr	r1, [sp, #28]
    SELECT_IF_NON_ZERO(290630308)
 801076a:	9e08      	ldr	r6, [sp, #32]
    result = (int32_t) (mult / (1ll << 31));
 801076c:	ea45 054e 	orr.w	r5, r5, lr, lsl #1
    SELECT_IF_NON_ZERO(790015084)
 8010770:	4029      	ands	r1, r5
    mult = mult + (q63_t)m1 * m2;
 8010772:	4d89      	ldr	r5, [pc, #548]	; (8010998 <arm_softmax_s8+0x9f8>)
    SELECT_IF_NON_ZERO(790015084)
 8010774:	ea8c 0101 	eor.w	r1, ip, r1
    mult = mult + (q63_t)m1 * m2;
 8010778:	469e      	mov	lr, r3
 801077a:	46a4      	mov	ip, r4
 801077c:	fbc1 ec05 	smlal	lr, ip, r1, r5
 8010780:	4675      	mov	r5, lr
    result = (int32_t) (mult / (1ll << 31));
 8010782:	0fed      	lsrs	r5, r5, #31
 8010784:	ea45 054c 	orr.w	r5, r5, ip, lsl #1
    SELECT_IF_NON_ZERO(290630308)
 8010788:	400e      	ands	r6, r1
 801078a:	402f      	ands	r7, r5
 801078c:	4077      	eors	r7, r6
    mult = mult + (q63_t)m1 * m2;
 801078e:	4e83      	ldr	r6, [pc, #524]	; (801099c <arm_softmax_s8+0x9fc>)
 8010790:	4619      	mov	r1, r3
 8010792:	4625      	mov	r5, r4
 8010794:	fbc7 1506 	smlal	r1, r5, r7, r6
    result = (int32_t) (mult / (1ll << 31));
 8010798:	0fc9      	lsrs	r1, r1, #31
 801079a:	ea41 0145 	orr.w	r1, r1, r5, lsl #1
    SELECT_IF_NON_ZERO(39332535)
 801079e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
    mult = mult + (q63_t)m1 * m2;
 80107a0:	4e7f      	ldr	r6, [pc, #508]	; (80109a0 <arm_softmax_s8+0xa00>)
    SELECT_IF_NON_ZERO(39332535)
 80107a2:	400d      	ands	r5, r1
 80107a4:	403a      	ands	r2, r7
 80107a6:	406a      	eors	r2, r5
    mult = mult + (q63_t)m1 * m2;
 80107a8:	4619      	mov	r1, r3
 80107aa:	4625      	mov	r5, r4
 80107ac:	fbc2 1506 	smlal	r1, r5, r2, r6
    SELECT_IF_NON_ZERO(720401)
 80107b0:	ea02 0909 	and.w	r9, r2, r9
    result = (int32_t) (mult / (1ll << 31));
 80107b4:	0fc9      	lsrs	r1, r1, #31
    SELECT_IF_NON_ZERO(720401)
 80107b6:	9a06      	ldr	r2, [sp, #24]
    result = (int32_t) (mult / (1ll << 31));
 80107b8:	ea41 0145 	orr.w	r1, r1, r5, lsl #1
    SELECT_IF_NON_ZERO(720401)
 80107bc:	400a      	ands	r2, r1
 80107be:	ea89 0102 	eor.w	r1, r9, r2
    mult = mult + (q63_t)m1 * m2;
 80107c2:	25f2      	movs	r5, #242	; 0xf2
 80107c4:	fbc1 3405 	smlal	r3, r4, r1, r5
    SELECT_IF_NON_ZERO(242)
 80107c8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    result = (int32_t) (mult / (1ll << 31));
 80107ca:	0fdb      	lsrs	r3, r3, #31
 80107cc:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
    SELECT_IF_NON_ZERO(242)
 80107d0:	400a      	ands	r2, r1
 80107d2:	ea0b 0b03 	and.w	fp, fp, r3
    return SELECT_USING_MASK(mask, Q31_MAX, result);
 80107d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    if ((m1 < 0) ^ (m2 < 0))
 80107d8:	9c13      	ldr	r4, [sp, #76]	; 0x4c
    SELECT_IF_NON_ZERO(242)
 80107da:	ea82 020b 	eor.w	r2, r2, fp
    return SELECT_USING_MASK(mask, Q31_MAX, result);
 80107de:	401a      	ands	r2, r3
 80107e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80107e2:	405a      	eors	r2, r3
    if ((m1 < 0) ^ (m2 < 0))
 80107e4:	ea84 0302 	eor.w	r3, r4, r2
 80107e8:	0fdb      	lsrs	r3, r3, #31
        mult = 1 - mult;
 80107ea:	2b00      	cmp	r3, #0
 80107ec:	bf0b      	itete	eq
 80107ee:	f04f 4380 	moveq.w	r3, #1073741824	; 0x40000000
 80107f2:	4603      	movne	r3, r0
 80107f4:	2100      	moveq	r1, #0
 80107f6:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
    result = (int32_t) (mult / (1ll << 31));
 80107fa:	fbc2 3104 	smlal	r3, r1, r2, r4
 80107fe:	2900      	cmp	r1, #0
 8010800:	da05      	bge.n	801080e <arm_softmax_s8+0x86e>
 8010802:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8010806:	189a      	adds	r2, r3, r2
 8010808:	4613      	mov	r3, r2
 801080a:	f141 0100 	adc.w	r1, r1, #0
 801080e:	0fdb      	lsrs	r3, r3, #31
 8010810:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
    int32_t remainder = remainder_mask & dividend;
 8010814:	9a15      	ldr	r2, [sp, #84]	; 0x54
    if (result < 0)
 8010816:	9914      	ldr	r1, [sp, #80]	; 0x50
    int32_t remainder = remainder_mask & dividend;
 8010818:	401a      	ands	r2, r3
    if (result < 0)
 801081a:	410b      	asrs	r3, r1
 801081c:	d41e      	bmi.n	801085c <arm_softmax_s8+0x8bc>
    if (remainder > threshold)
 801081e:	9916      	ldr	r1, [sp, #88]	; 0x58
 8010820:	4291      	cmp	r1, r2
 8010822:	da00      	bge.n	8010826 <arm_softmax_s8+0x886>
        result++;
 8010824:	3301      	adds	r3, #1
 8010826:	3b80      	subs	r3, #128	; 0x80
                output[col] = (int8_t)CLAMP(res, (int32_t)127, (int32_t)-128);
 8010828:	f113 0f7f 	cmn.w	r3, #127	; 0x7f
 801082c:	db19      	blt.n	8010862 <arm_softmax_s8+0x8c2>
 801082e:	2b7e      	cmp	r3, #126	; 0x7e
 8010830:	dc79      	bgt.n	8010926 <arm_softmax_s8+0x986>
 8010832:	b25b      	sxtb	r3, r3
            }
            else
            {
                output[col] = -128;
 8010834:	f888 3000 	strb.w	r3, [r8]
        for (col = 0; col < row_size; ++col)
 8010838:	9b05      	ldr	r3, [sp, #20]
 801083a:	9a00      	ldr	r2, [sp, #0]
 801083c:	4293      	cmp	r3, r2
 801083e:	f108 0801 	add.w	r8, r8, #1
 8010842:	d072      	beq.n	801092a <arm_softmax_s8+0x98a>
            diff = input[col] - max;
 8010844:	9a00      	ldr	r2, [sp, #0]
 8010846:	f912 3f01 	ldrsb.w	r3, [r2, #1]!
 801084a:	9200      	str	r2, [sp, #0]
 801084c:	9a02      	ldr	r2, [sp, #8]
 801084e:	1a9b      	subs	r3, r3, r2
            if (diff >= diff_min)
 8010850:	9a25      	ldr	r2, [sp, #148]	; 0x94
 8010852:	429a      	cmp	r2, r3
 8010854:	f77f ae6a 	ble.w	801052c <arm_softmax_s8+0x58c>
                output[col] = -128;
 8010858:	2380      	movs	r3, #128	; 0x80
 801085a:	e7eb      	b.n	8010834 <arm_softmax_s8+0x894>
    if (remainder > threshold)
 801085c:	9917      	ldr	r1, [sp, #92]	; 0x5c
 801085e:	4291      	cmp	r1, r2
 8010860:	dbe0      	blt.n	8010824 <arm_softmax_s8+0x884>
                output[col] = (int8_t)CLAMP(res, (int32_t)127, (int32_t)-128);
 8010862:	f06f 037f 	mvn.w	r3, #127	; 0x7f
 8010866:	e7e5      	b.n	8010834 <arm_softmax_s8+0x894>
        threshold++;
 8010868:	2502      	movs	r5, #2
 801086a:	e6f9      	b.n	8010660 <arm_softmax_s8+0x6c0>
    if ((m1 == m2) && (m1 == (int32_t)Q31_MIN))
 801086c:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8010870:	f000 8098 	beq.w	80109a4 <arm_softmax_s8+0xa04>
    const int32_t val_mod_minus_quarter = (val & ((1 << shift) - 1)) - (1 << shift);
 8010874:	f042 457f 	orr.w	r5, r2, #4278190080	; 0xff000000
    const int32_t x                     = (val_mod_minus_quarter << 5) + (1 << 28);
 8010878:	016c      	lsls	r4, r5, #5
    const int32_t remainder             = val_mod_minus_quarter - val;
 801087a:	1aad      	subs	r5, r5, r2
    SELECT_IF_NON_ZERO(790015084)
 801087c:	f3c5 6e80 	ubfx	lr, r5, #26, #1
 8010880:	f10e 31ff 	add.w	r1, lr, #4294967295	; 0xffffffff
    SELECT_IF_NON_ZERO(1302514674)
 8010884:	f3c5 6940 	ubfx	r9, r5, #25, #1
    mask = MASK_IF_ZERO(val);
 8010888:	fab2 f282 	clz	r2, r2
    SELECT_IF_NON_ZERO(242)
 801088c:	f3c5 7c80 	ubfx	ip, r5, #30, #1
 8010890:	9111      	str	r1, [sp, #68]	; 0x44
 8010892:	f109 31ff 	add.w	r1, r9, #4294967295	; 0xffffffff
    mask = MASK_IF_ZERO(val);
 8010896:	0952      	lsrs	r2, r2, #5
 8010898:	9110      	str	r1, [sp, #64]	; 0x40
 801089a:	f10c 31ff 	add.w	r1, ip, #4294967295	; 0xffffffff
 801089e:	910f      	str	r1, [sp, #60]	; 0x3c
 80108a0:	1e51      	subs	r1, r2, #1
    const int32_t x                     = (val_mod_minus_quarter << 5) + (1 << 28);
 80108a2:	f104 5480 	add.w	r4, r4, #268435456	; 0x10000000
    mult = mult + (q63_t)m1 * m2;
 80108a6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80108aa:	2600      	movs	r6, #0
 80108ac:	910e      	str	r1, [sp, #56]	; 0x38
    SELECT_IF_NON_ZERO(39332535)
 80108ae:	f3c5 7100 	ubfx	r1, r5, #28, #1
    result = (int32_t) (mult / (1ll << 31));
 80108b2:	fbc4 3604 	smlal	r3, r6, r4, r4
    SELECT_IF_NON_ZERO(1672461947)
 80108b6:	f3c5 6b00 	ubfx	fp, r5, #24, #1
    SELECT_IF_NON_ZERO(39332535)
 80108ba:	9106      	str	r1, [sp, #24]
 80108bc:	f345 7100 	sbfx	r1, r5, #28, #1
 80108c0:	910d      	str	r1, [sp, #52]	; 0x34
    result = (int32_t) (mult / (1ll << 31));
 80108c2:	2e00      	cmp	r6, #0
 80108c4:	f10b 31ff 	add.w	r1, fp, #4294967295	; 0xffffffff
 80108c8:	910c      	str	r1, [sp, #48]	; 0x30
 80108ca:	da05      	bge.n	80108d8 <arm_softmax_s8+0x938>
 80108cc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80108d0:	1859      	adds	r1, r3, r1
 80108d2:	460b      	mov	r3, r1
 80108d4:	f146 0600 	adc.w	r6, r6, #0
 80108d8:	0fdb      	lsrs	r3, r3, #31
 80108da:	ea43 0346 	orr.w	r3, r3, r6, lsl #1
    mult = mult + (q63_t)m1 * m2;
 80108de:	fba3 1703 	umull	r1, r7, r3, r3
    result = (int32_t) (mult / (1ll << 31));
 80108e2:	17f6      	asrs	r6, r6, #31
    mult = mult + (q63_t)m1 * m2;
 80108e4:	f111 4180 	adds.w	r1, r1, #1073741824	; 0x40000000
 80108e8:	fb03 fa06 	mul.w	sl, r3, r6
    result = (int32_t) (mult / (1ll << 31));
 80108ec:	eb47 074a 	adc.w	r7, r7, sl, lsl #1
 80108f0:	2f00      	cmp	r7, #0
 80108f2:	930b      	str	r3, [sp, #44]	; 0x2c
 80108f4:	da06      	bge.n	8010904 <arm_softmax_s8+0x964>
 80108f6:	f06f 4a00 	mvn.w	sl, #2147483648	; 0x80000000
 80108fa:	eb11 0a0a 	adds.w	sl, r1, sl
 80108fe:	4651      	mov	r1, sl
 8010900:	f147 0700 	adc.w	r7, r7, #0
    mask = MASK_IF_ZERO(val);
 8010904:	4252      	negs	r2, r2
    return SELECT_USING_MASK(mask, Q31_MAX, result);
 8010906:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
    result = (int32_t) (mult / (1ll << 31));
 801090a:	0fc9      	lsrs	r1, r1, #31
    return SELECT_USING_MASK(mask, Q31_MAX, result);
 801090c:	9209      	str	r2, [sp, #36]	; 0x24
 801090e:	9a06      	ldr	r2, [sp, #24]
    result = (int32_t) (mult / (1ll << 31));
 8010910:	ea41 0147 	orr.w	r1, r1, r7, lsl #1
    SELECT_IF_NON_ZERO(1302514674)
 8010914:	f1c9 0700 	rsb	r7, r9, #0
    mult = mult + (q63_t)m1 * m2;
 8010918:	fb04 f606 	mul.w	r6, r4, r6
    SELECT_IF_NON_ZERO(1302514674)
 801091c:	970a      	str	r7, [sp, #40]	; 0x28
 801091e:	3a01      	subs	r2, #1
    SELECT_IF_NON_ZERO(1672461947)
 8010920:	f1cb 0a00 	rsb	sl, fp, #0
 8010924:	e679      	b.n	801061a <arm_softmax_s8+0x67a>
 8010926:	237f      	movs	r3, #127	; 0x7f
 8010928:	e784      	b.n	8010834 <arm_softmax_s8+0x894>
            }
        }
        input += row_size;
 801092a:	e9dd 1203 	ldrd	r1, r2, [sp, #12]
 801092e:	4411      	add	r1, r2
 8010930:	9103      	str	r1, [sp, #12]
        output += row_size;
 8010932:	9926      	ldr	r1, [sp, #152]	; 0x98
    for (row_idx = 0; row_idx < num_rows; ++row_idx)
 8010934:	9b18      	ldr	r3, [sp, #96]	; 0x60
        output += row_size;
 8010936:	4411      	add	r1, r2
 8010938:	9126      	str	r1, [sp, #152]	; 0x98
    for (row_idx = 0; row_idx < num_rows; ++row_idx)
 801093a:	9905      	ldr	r1, [sp, #20]
 801093c:	4411      	add	r1, r2
 801093e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8010940:	9105      	str	r1, [sp, #20]
 8010942:	3301      	adds	r3, #1
 8010944:	429a      	cmp	r2, r3
 8010946:	9318      	str	r3, [sp, #96]	; 0x60
 8010948:	f47f ab3a 	bne.w	800ffc0 <arm_softmax_s8+0x20>
    }

#endif
}
 801094c:	b01b      	add	sp, #108	; 0x6c
 801094e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), Q31_MIN, result);
 8010952:	f1b5 4f60 	cmp.w	r5, #3758096384	; 0xe0000000
 8010956:	dc69      	bgt.n	8010a2c <arm_softmax_s8+0xa8c>
    x += MUL_POW2(MUL_SAT(x, shift - MUL_SAT(half_denominator, x)), 2);
 8010958:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
        mult = 1 - mult;
 801095c:	4605      	mov	r5, r0
 801095e:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 8010962:	e587      	b.n	8010474 <arm_softmax_s8+0x4d4>
    result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), Q31_MIN, result);
 8010964:	f1b3 4f60 	cmp.w	r3, #3758096384	; 0xe0000000
 8010968:	dc55      	bgt.n	8010a16 <arm_softmax_s8+0xa76>
    x += MUL_POW2(MUL_SAT(x, shift - MUL_SAT(half_denominator, x)), 2);
 801096a:	f102 4300 	add.w	r3, r2, #2147483648	; 0x80000000
    int32_t result = val << exp;
 801096e:	0052      	lsls	r2, r2, #1
 8010970:	9213      	str	r2, [sp, #76]	; 0x4c
    result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val < -thresh), Q31_MIN, result);
 8010972:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 8010976:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8010978:	bfd8      	it	le
 801097a:	f04f 4300 	movle.w	r3, #2147483648	; 0x80000000
 801097e:	9313      	str	r3, [sp, #76]	; 0x4c
 8010980:	e5b6      	b.n	80104f0 <arm_softmax_s8+0x550>
 8010982:	bf00      	nop
 8010984:	2aaaaaab 	.word	0x2aaaaaab
 8010988:	70f5a894 	.word	0x70f5a894
 801098c:	63afbe7b 	.word	0x63afbe7b
 8010990:	4da2cbf2 	.word	0x4da2cbf2
 8010994:	2f16ac6c 	.word	0x2f16ac6c
 8010998:	1152aaa4 	.word	0x1152aaa4
 801099c:	02582ab7 	.word	0x02582ab7
 80109a0:	000afe11 	.word	0x000afe11
    if ((m1 == m2) && (m1 == (int32_t)Q31_MIN))
 80109a4:	f04f 0b00 	mov.w	fp, #0
 80109a8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80109ac:	4939      	ldr	r1, [pc, #228]	; (8010a94 <arm_softmax_s8+0xaf4>)
 80109ae:	4b3a      	ldr	r3, [pc, #232]	; (8010a98 <arm_softmax_s8+0xaf8>)
 80109b0:	910b      	str	r1, [sp, #44]	; 0x2c
 80109b2:	e9cd 2b08 	strd	r2, fp, [sp, #32]
 80109b6:	e9cd 2b0c 	strd	r2, fp, [sp, #48]	; 0x30
 80109ba:	e9cd 220e 	strd	r2, r2, [sp, #56]	; 0x38
 80109be:	e9cd 2210 	strd	r2, r2, [sp, #64]	; 0x40
 80109c2:	f8df c0e0 	ldr.w	ip, [pc, #224]	; 8010aa4 <arm_softmax_s8+0xb04>
 80109c6:	4c35      	ldr	r4, [pc, #212]	; (8010a9c <arm_softmax_s8+0xafc>)
 80109c8:	9312      	str	r3, [sp, #72]	; 0x48
 80109ca:	f8cd b018 	str.w	fp, [sp, #24]
 80109ce:	465f      	mov	r7, fp
 80109d0:	f8cd b01c 	str.w	fp, [sp, #28]
 80109d4:	46da      	mov	sl, fp
 80109d6:	4691      	mov	r9, r2
 80109d8:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 80109dc:	46de      	mov	lr, fp
 80109de:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 80109e2:	465e      	mov	r6, fp
 80109e4:	e63b      	b.n	801065e <arm_softmax_s8+0x6be>
        for (col = 0; col < row_size; ++col)
 80109e6:	f43f aafc 	beq.w	800ffe2 <arm_softmax_s8+0x42>
 80109ea:	2300      	movs	r3, #0
 80109ec:	2103      	movs	r1, #3
 80109ee:	9114      	str	r1, [sp, #80]	; 0x50
    x += MUL_POW2(MUL_SAT(x, shift - MUL_SAT(half_denominator, x)), 2);
 80109f0:	4a2b      	ldr	r2, [pc, #172]	; (8010aa0 <arm_softmax_s8+0xb00>)
 80109f2:	9300      	str	r3, [sp, #0]
 80109f4:	4619      	mov	r1, r3
        mult = 1 - mult;
 80109f6:	4606      	mov	r6, r0
 80109f8:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80109fc:	e500      	b.n	8010400 <arm_softmax_s8+0x460>
 80109fe:	4611      	mov	r1, r2
 8010a00:	2303      	movs	r3, #3
 8010a02:	9314      	str	r3, [sp, #80]	; 0x50
    x += MUL_POW2(MUL_SAT(x, shift - MUL_SAT(half_denominator, x)), 2);
 8010a04:	4a26      	ldr	r2, [pc, #152]	; (8010aa0 <arm_softmax_s8+0xb00>)
 8010a06:	460b      	mov	r3, r1
        mult = 1 - mult;
 8010a08:	4606      	mov	r6, r0
 8010a0a:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8010a0e:	e4f7      	b.n	8010400 <arm_softmax_s8+0x460>
    int32_t result = val << exp;
 8010a10:	0053      	lsls	r3, r2, #1
 8010a12:	9313      	str	r3, [sp, #76]	; 0x4c
 8010a14:	e56c      	b.n	80104f0 <arm_softmax_s8+0x550>
    x += MUL_POW2(MUL_SAT(x, shift - MUL_SAT(half_denominator, x)), 2);
 8010a16:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    int32_t result = val << exp;
 8010a1a:	005a      	lsls	r2, r3, #1
    result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val > thresh), Q31_MAX, result);
 8010a1c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
    int32_t result = val << exp;
 8010a20:	9213      	str	r2, [sp, #76]	; 0x4c
    result = SELECT_USING_MASK(MASK_IF_NON_ZERO(val > thresh), Q31_MAX, result);
 8010a22:	dba6      	blt.n	8010972 <arm_softmax_s8+0x9d2>
 8010a24:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8010a28:	9313      	str	r3, [sp, #76]	; 0x4c
 8010a2a:	e561      	b.n	80104f0 <arm_softmax_s8+0x550>
    if ((m1 < 0) ^ (m2 < 0))
 8010a2c:	9c00      	ldr	r4, [sp, #0]
    x += MUL_POW2(MUL_SAT(x, shift - MUL_SAT(half_denominator, x)), 2);
 8010a2e:	eb02 0285 	add.w	r2, r2, r5, lsl #2
    if ((m1 < 0) ^ (m2 < 0))
 8010a32:	4054      	eors	r4, r2
 8010a34:	0fe4      	lsrs	r4, r4, #31
        mult = 1 - mult;
 8010a36:	2c00      	cmp	r4, #0
    mult = mult + (q63_t)m1 * m2;
 8010a38:	fb02 f101 	mul.w	r1, r2, r1
 8010a3c:	ea4f 74e2 	mov.w	r4, r2, asr #31
 8010a40:	fb03 1104 	mla	r1, r3, r4, r1
 8010a44:	fba2 5303 	umull	r5, r3, r2, r3
 8010a48:	eb01 0603 	add.w	r6, r1, r3
        mult = 1 - mult;
 8010a4c:	bf0b      	itete	eq
 8010a4e:	f04f 4380 	moveq.w	r3, #1073741824	; 0x40000000
 8010a52:	4603      	movne	r3, r0
 8010a54:	2100      	moveq	r1, #0
 8010a56:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
    mult = mult + (q63_t)m1 * m2;
 8010a5a:	18eb      	adds	r3, r5, r3
    result = (int32_t) (mult / (1ll << 31));
 8010a5c:	eb46 0101 	adc.w	r1, r6, r1
 8010a60:	2900      	cmp	r1, #0
 8010a62:	da05      	bge.n	8010a70 <arm_softmax_s8+0xad0>
 8010a64:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 8010a68:	195d      	adds	r5, r3, r5
 8010a6a:	462b      	mov	r3, r5
 8010a6c:	f141 0100 	adc.w	r1, r1, #0
 8010a70:	0fdb      	lsrs	r3, r3, #31
 8010a72:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
    x += MUL_POW2(MUL_SAT(x, shift - MUL_SAT(half_denominator, x)), 2);
 8010a76:	f1c3 5300 	rsb	r3, r3, #536870912	; 0x20000000
    if ((m1 < 0) ^ (m2 < 0))
 8010a7a:	ea82 0103 	eor.w	r1, r2, r3
 8010a7e:	0fc9      	lsrs	r1, r1, #31
        mult = 1 - mult;
 8010a80:	2900      	cmp	r1, #0
 8010a82:	bf0b      	itete	eq
 8010a84:	f04f 4180 	moveq.w	r1, #1073741824	; 0x40000000
 8010a88:	4601      	movne	r1, r0
 8010a8a:	2500      	moveq	r5, #0
 8010a8c:	f04f 35ff 	movne.w	r5, #4294967295	; 0xffffffff
 8010a90:	e50b      	b.n	80104aa <arm_softmax_s8+0x50a>
 8010a92:	bf00      	nop
 8010a94:	01fffff8 	.word	0x01fffff8
 8010a98:	40000100 	.word	0x40000100
 8010a9c:	0fffffe0 	.word	0x0fffffe0
 8010aa0:	b4b4b4b6 	.word	0xb4b4b4b6
 8010aa4:	001fffff 	.word	0x001fffff

08010aa8 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE>:
// assigned to the `deprecated_builtin_code` field. In such cases, the
// value of the `builtin_code` field should be used for the builtin operator
// code. In the case, the maximum value of the two fields will be the value of
// the `builtin_code` as the right value.

BuiltinOperator GetBuiltinCode(const OperatorCode *op_code) {
 8010aa8:	b508      	push	{r3, lr}
  // Caller should guarantee that the given argument value is not a nullptr.
  TFLITE_DCHECK(op_code != nullptr);
 8010aaa:	b1a8      	cbz	r0, 8010ad8 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x30>
    return data_ - ReadScalar<soffset_t>(data_);
 8010aac:	6803      	ldr	r3, [r0, #0]
 8010aae:	1ac3      	subs	r3, r0, r3
 8010ab0:	881a      	ldrh	r2, [r3, #0]
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8010ab2:	2a0a      	cmp	r2, #10
 8010ab4:	d90a      	bls.n	8010acc <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x24>
 8010ab6:	895a      	ldrh	r2, [r3, #10]
    return field_offset ? ReadScalar<T>(data_ + field_offset) : defaultval;
 8010ab8:	b102      	cbz	r2, 8010abc <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x14>
    return static_cast<tflite::BuiltinOperator>(GetField<int32_t>(VT_BUILTIN_CODE, 0));
 8010aba:	5c82      	ldrb	r2, [r0, r2]
 8010abc:	889b      	ldrh	r3, [r3, #4]
 8010abe:	b11b      	cbz	r3, 8010ac8 <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x20>
    max(const _Tp& __a, const _Tp& __b)
 8010ac0:	5cc3      	ldrb	r3, [r0, r3]
 8010ac2:	429a      	cmp	r2, r3
 8010ac4:	bf38      	it	cc
 8010ac6:	461a      	movcc	r2, r3

  return std::max(
      op_code->builtin_code(),
      static_cast<BuiltinOperator>(op_code->deprecated_builtin_code()));
}
 8010ac8:	4610      	mov	r0, r2
 8010aca:	bd08      	pop	{r3, pc}
    return field < vtsize ? ReadScalar<voffset_t>(vtable + field) : 0;
 8010acc:	2a04      	cmp	r2, #4
 8010ace:	f04f 0200 	mov.w	r2, #0
 8010ad2:	d8f3      	bhi.n	8010abc <_ZN6tflite14GetBuiltinCodeEPKNS_12OperatorCodeE+0x14>
 8010ad4:	4610      	mov	r0, r2
 8010ad6:	bd08      	pop	{r3, pc}
  TFLITE_DCHECK(op_code != nullptr);
 8010ad8:	f000 fadc 	bl	8011094 <abort>

08010adc <_ZdlPvj>:
 8010adc:	f000 b824 	b.w	8010b28 <_ZdlPv>

08010ae0 <_ZdaPv>:
 8010ae0:	f000 b822 	b.w	8010b28 <_ZdlPv>

08010ae4 <__cxa_guard_acquire>:
 8010ae4:	6803      	ldr	r3, [r0, #0]
 8010ae6:	07db      	lsls	r3, r3, #31
 8010ae8:	d406      	bmi.n	8010af8 <__cxa_guard_acquire+0x14>
 8010aea:	7843      	ldrb	r3, [r0, #1]
 8010aec:	b103      	cbz	r3, 8010af0 <__cxa_guard_acquire+0xc>
 8010aee:	deff      	udf	#255	; 0xff
 8010af0:	2301      	movs	r3, #1
 8010af2:	7043      	strb	r3, [r0, #1]
 8010af4:	4618      	mov	r0, r3
 8010af6:	4770      	bx	lr
 8010af8:	2000      	movs	r0, #0
 8010afa:	4770      	bx	lr

08010afc <__cxa_guard_release>:
 8010afc:	2301      	movs	r3, #1
 8010afe:	6003      	str	r3, [r0, #0]
 8010b00:	4770      	bx	lr

08010b02 <_Znwj>:
 8010b02:	2801      	cmp	r0, #1
 8010b04:	bf38      	it	cc
 8010b06:	2001      	movcc	r0, #1
 8010b08:	b510      	push	{r4, lr}
 8010b0a:	4604      	mov	r4, r0
 8010b0c:	4620      	mov	r0, r4
 8010b0e:	f000 faed 	bl	80110ec <malloc>
 8010b12:	b100      	cbz	r0, 8010b16 <_Znwj+0x14>
 8010b14:	bd10      	pop	{r4, pc}
 8010b16:	f000 f809 	bl	8010b2c <_ZSt15get_new_handlerv>
 8010b1a:	b908      	cbnz	r0, 8010b20 <_Znwj+0x1e>
 8010b1c:	f000 faba 	bl	8011094 <abort>
 8010b20:	4780      	blx	r0
 8010b22:	e7f3      	b.n	8010b0c <_Znwj+0xa>

08010b24 <_Znaj>:
 8010b24:	f7ff bfed 	b.w	8010b02 <_Znwj>

08010b28 <_ZdlPv>:
 8010b28:	f000 bae8 	b.w	80110fc <free>

08010b2c <_ZSt15get_new_handlerv>:
 8010b2c:	4b02      	ldr	r3, [pc, #8]	; (8010b38 <_ZSt15get_new_handlerv+0xc>)
 8010b2e:	6818      	ldr	r0, [r3, #0]
 8010b30:	f3bf 8f5b 	dmb	ish
 8010b34:	4770      	bx	lr
 8010b36:	bf00      	nop
 8010b38:	2000e9cc 	.word	0x2000e9cc

08010b3c <frexp>:
 8010b3c:	b570      	push	{r4, r5, r6, lr}
 8010b3e:	2100      	movs	r1, #0
 8010b40:	ec55 4b10 	vmov	r4, r5, d0
 8010b44:	6001      	str	r1, [r0, #0]
 8010b46:	4916      	ldr	r1, [pc, #88]	; (8010ba0 <frexp+0x64>)
 8010b48:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
 8010b4c:	428a      	cmp	r2, r1
 8010b4e:	4606      	mov	r6, r0
 8010b50:	462b      	mov	r3, r5
 8010b52:	dc22      	bgt.n	8010b9a <frexp+0x5e>
 8010b54:	ee10 1a10 	vmov	r1, s0
 8010b58:	4311      	orrs	r1, r2
 8010b5a:	d01e      	beq.n	8010b9a <frexp+0x5e>
 8010b5c:	4911      	ldr	r1, [pc, #68]	; (8010ba4 <frexp+0x68>)
 8010b5e:	4029      	ands	r1, r5
 8010b60:	b969      	cbnz	r1, 8010b7e <frexp+0x42>
 8010b62:	4b11      	ldr	r3, [pc, #68]	; (8010ba8 <frexp+0x6c>)
 8010b64:	2200      	movs	r2, #0
 8010b66:	ee10 0a10 	vmov	r0, s0
 8010b6a:	4629      	mov	r1, r5
 8010b6c:	f7ef fd54 	bl	8000618 <__aeabi_dmul>
 8010b70:	460b      	mov	r3, r1
 8010b72:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8010b76:	f06f 0135 	mvn.w	r1, #53	; 0x35
 8010b7a:	4604      	mov	r4, r0
 8010b7c:	6031      	str	r1, [r6, #0]
 8010b7e:	6831      	ldr	r1, [r6, #0]
 8010b80:	1512      	asrs	r2, r2, #20
 8010b82:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8010b86:	f2a2 32fe 	subw	r2, r2, #1022	; 0x3fe
 8010b8a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8010b8e:	4411      	add	r1, r2
 8010b90:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 8010b94:	6031      	str	r1, [r6, #0]
 8010b96:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 8010b9a:	ec45 4b10 	vmov	d0, r4, r5
 8010b9e:	bd70      	pop	{r4, r5, r6, pc}
 8010ba0:	7fefffff 	.word	0x7fefffff
 8010ba4:	7ff00000 	.word	0x7ff00000
 8010ba8:	43500000 	.word	0x43500000

08010bac <expf>:
 8010bac:	b508      	push	{r3, lr}
 8010bae:	ed2d 8b02 	vpush	{d8}
 8010bb2:	eef0 8a40 	vmov.f32	s17, s0
 8010bb6:	f000 f99f 	bl	8010ef8 <__ieee754_expf>
 8010bba:	eeb0 8a40 	vmov.f32	s16, s0
 8010bbe:	eeb0 0a68 	vmov.f32	s0, s17
 8010bc2:	f000 f829 	bl	8010c18 <finitef>
 8010bc6:	b160      	cbz	r0, 8010be2 <expf+0x36>
 8010bc8:	eddf 7a0f 	vldr	s15, [pc, #60]	; 8010c08 <expf+0x5c>
 8010bcc:	eef4 8ae7 	vcmpe.f32	s17, s15
 8010bd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010bd4:	dd0a      	ble.n	8010bec <expf+0x40>
 8010bd6:	f001 fa8b 	bl	80120f0 <__errno>
 8010bda:	ed9f 8a0c 	vldr	s16, [pc, #48]	; 8010c0c <expf+0x60>
 8010bde:	2322      	movs	r3, #34	; 0x22
 8010be0:	6003      	str	r3, [r0, #0]
 8010be2:	eeb0 0a48 	vmov.f32	s0, s16
 8010be6:	ecbd 8b02 	vpop	{d8}
 8010bea:	bd08      	pop	{r3, pc}
 8010bec:	eddf 7a08 	vldr	s15, [pc, #32]	; 8010c10 <expf+0x64>
 8010bf0:	eef4 8ae7 	vcmpe.f32	s17, s15
 8010bf4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010bf8:	d5f3      	bpl.n	8010be2 <expf+0x36>
 8010bfa:	f001 fa79 	bl	80120f0 <__errno>
 8010bfe:	2322      	movs	r3, #34	; 0x22
 8010c00:	ed9f 8a04 	vldr	s16, [pc, #16]	; 8010c14 <expf+0x68>
 8010c04:	6003      	str	r3, [r0, #0]
 8010c06:	e7ec      	b.n	8010be2 <expf+0x36>
 8010c08:	42b17217 	.word	0x42b17217
 8010c0c:	7f800000 	.word	0x7f800000
 8010c10:	c2cff1b5 	.word	0xc2cff1b5
 8010c14:	00000000 	.word	0x00000000

08010c18 <finitef>:
 8010c18:	b082      	sub	sp, #8
 8010c1a:	ed8d 0a01 	vstr	s0, [sp, #4]
 8010c1e:	9801      	ldr	r0, [sp, #4]
 8010c20:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8010c24:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8010c28:	bfac      	ite	ge
 8010c2a:	2000      	movge	r0, #0
 8010c2c:	2001      	movlt	r0, #1
 8010c2e:	b002      	add	sp, #8
 8010c30:	4770      	bx	lr

08010c32 <fmaxf>:
 8010c32:	b508      	push	{r3, lr}
 8010c34:	ed2d 8b02 	vpush	{d8}
 8010c38:	eeb0 8a40 	vmov.f32	s16, s0
 8010c3c:	eef0 8a60 	vmov.f32	s17, s1
 8010c40:	f000 f82e 	bl	8010ca0 <__fpclassifyf>
 8010c44:	b148      	cbz	r0, 8010c5a <fmaxf+0x28>
 8010c46:	eeb0 0a68 	vmov.f32	s0, s17
 8010c4a:	f000 f829 	bl	8010ca0 <__fpclassifyf>
 8010c4e:	b130      	cbz	r0, 8010c5e <fmaxf+0x2c>
 8010c50:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8010c54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c58:	dc01      	bgt.n	8010c5e <fmaxf+0x2c>
 8010c5a:	eeb0 8a68 	vmov.f32	s16, s17
 8010c5e:	eeb0 0a48 	vmov.f32	s0, s16
 8010c62:	ecbd 8b02 	vpop	{d8}
 8010c66:	bd08      	pop	{r3, pc}

08010c68 <fminf>:
 8010c68:	b508      	push	{r3, lr}
 8010c6a:	ed2d 8b02 	vpush	{d8}
 8010c6e:	eeb0 8a40 	vmov.f32	s16, s0
 8010c72:	eef0 8a60 	vmov.f32	s17, s1
 8010c76:	f000 f813 	bl	8010ca0 <__fpclassifyf>
 8010c7a:	b148      	cbz	r0, 8010c90 <fminf+0x28>
 8010c7c:	eeb0 0a68 	vmov.f32	s0, s17
 8010c80:	f000 f80e 	bl	8010ca0 <__fpclassifyf>
 8010c84:	b130      	cbz	r0, 8010c94 <fminf+0x2c>
 8010c86:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8010c8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010c8e:	d401      	bmi.n	8010c94 <fminf+0x2c>
 8010c90:	eeb0 8a68 	vmov.f32	s16, s17
 8010c94:	eeb0 0a48 	vmov.f32	s0, s16
 8010c98:	ecbd 8b02 	vpop	{d8}
 8010c9c:	bd08      	pop	{r3, pc}
	...

08010ca0 <__fpclassifyf>:
 8010ca0:	ee10 3a10 	vmov	r3, s0
 8010ca4:	f033 4000 	bics.w	r0, r3, #2147483648	; 0x80000000
 8010ca8:	d00d      	beq.n	8010cc6 <__fpclassifyf+0x26>
 8010caa:	f5a0 0300 	sub.w	r3, r0, #8388608	; 0x800000
 8010cae:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 8010cb2:	d30a      	bcc.n	8010cca <__fpclassifyf+0x2a>
 8010cb4:	4b07      	ldr	r3, [pc, #28]	; (8010cd4 <__fpclassifyf+0x34>)
 8010cb6:	1e42      	subs	r2, r0, #1
 8010cb8:	429a      	cmp	r2, r3
 8010cba:	d908      	bls.n	8010cce <__fpclassifyf+0x2e>
 8010cbc:	f1a0 43ff 	sub.w	r3, r0, #2139095040	; 0x7f800000
 8010cc0:	4258      	negs	r0, r3
 8010cc2:	4158      	adcs	r0, r3
 8010cc4:	4770      	bx	lr
 8010cc6:	2002      	movs	r0, #2
 8010cc8:	4770      	bx	lr
 8010cca:	2004      	movs	r0, #4
 8010ccc:	4770      	bx	lr
 8010cce:	2003      	movs	r0, #3
 8010cd0:	4770      	bx	lr
 8010cd2:	bf00      	nop
 8010cd4:	007ffffe 	.word	0x007ffffe

08010cd8 <with_errnof>:
 8010cd8:	b513      	push	{r0, r1, r4, lr}
 8010cda:	4604      	mov	r4, r0
 8010cdc:	ed8d 0a01 	vstr	s0, [sp, #4]
 8010ce0:	f001 fa06 	bl	80120f0 <__errno>
 8010ce4:	ed9d 0a01 	vldr	s0, [sp, #4]
 8010ce8:	6004      	str	r4, [r0, #0]
 8010cea:	b002      	add	sp, #8
 8010cec:	bd10      	pop	{r4, pc}

08010cee <xflowf>:
 8010cee:	b130      	cbz	r0, 8010cfe <xflowf+0x10>
 8010cf0:	eef1 7a40 	vneg.f32	s15, s0
 8010cf4:	ee27 0a80 	vmul.f32	s0, s15, s0
 8010cf8:	2022      	movs	r0, #34	; 0x22
 8010cfa:	f7ff bfed 	b.w	8010cd8 <with_errnof>
 8010cfe:	eef0 7a40 	vmov.f32	s15, s0
 8010d02:	e7f7      	b.n	8010cf4 <xflowf+0x6>

08010d04 <__math_uflowf>:
 8010d04:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8010d0c <__math_uflowf+0x8>
 8010d08:	f7ff bff1 	b.w	8010cee <xflowf>
 8010d0c:	10000000 	.word	0x10000000

08010d10 <__math_oflowf>:
 8010d10:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8010d18 <__math_oflowf+0x8>
 8010d14:	f7ff bfeb 	b.w	8010cee <xflowf>
 8010d18:	70000000 	.word	0x70000000
 8010d1c:	00000000 	.word	0x00000000

08010d20 <floor>:
 8010d20:	ec51 0b10 	vmov	r0, r1, d0
 8010d24:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8010d28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010d2c:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 8010d30:	2e13      	cmp	r6, #19
 8010d32:	ee10 5a10 	vmov	r5, s0
 8010d36:	ee10 8a10 	vmov	r8, s0
 8010d3a:	460c      	mov	r4, r1
 8010d3c:	dc31      	bgt.n	8010da2 <floor+0x82>
 8010d3e:	2e00      	cmp	r6, #0
 8010d40:	da14      	bge.n	8010d6c <floor+0x4c>
 8010d42:	a333      	add	r3, pc, #204	; (adr r3, 8010e10 <floor+0xf0>)
 8010d44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d48:	f7ef fab0 	bl	80002ac <__adddf3>
 8010d4c:	2200      	movs	r2, #0
 8010d4e:	2300      	movs	r3, #0
 8010d50:	f7ef fef2 	bl	8000b38 <__aeabi_dcmpgt>
 8010d54:	b138      	cbz	r0, 8010d66 <floor+0x46>
 8010d56:	2c00      	cmp	r4, #0
 8010d58:	da53      	bge.n	8010e02 <floor+0xe2>
 8010d5a:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 8010d5e:	4325      	orrs	r5, r4
 8010d60:	d052      	beq.n	8010e08 <floor+0xe8>
 8010d62:	4c2d      	ldr	r4, [pc, #180]	; (8010e18 <floor+0xf8>)
 8010d64:	2500      	movs	r5, #0
 8010d66:	4621      	mov	r1, r4
 8010d68:	4628      	mov	r0, r5
 8010d6a:	e024      	b.n	8010db6 <floor+0x96>
 8010d6c:	4f2b      	ldr	r7, [pc, #172]	; (8010e1c <floor+0xfc>)
 8010d6e:	4137      	asrs	r7, r6
 8010d70:	ea01 0307 	and.w	r3, r1, r7
 8010d74:	4303      	orrs	r3, r0
 8010d76:	d01e      	beq.n	8010db6 <floor+0x96>
 8010d78:	a325      	add	r3, pc, #148	; (adr r3, 8010e10 <floor+0xf0>)
 8010d7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d7e:	f7ef fa95 	bl	80002ac <__adddf3>
 8010d82:	2200      	movs	r2, #0
 8010d84:	2300      	movs	r3, #0
 8010d86:	f7ef fed7 	bl	8000b38 <__aeabi_dcmpgt>
 8010d8a:	2800      	cmp	r0, #0
 8010d8c:	d0eb      	beq.n	8010d66 <floor+0x46>
 8010d8e:	2c00      	cmp	r4, #0
 8010d90:	bfbe      	ittt	lt
 8010d92:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8010d96:	4133      	asrlt	r3, r6
 8010d98:	18e4      	addlt	r4, r4, r3
 8010d9a:	ea24 0407 	bic.w	r4, r4, r7
 8010d9e:	2500      	movs	r5, #0
 8010da0:	e7e1      	b.n	8010d66 <floor+0x46>
 8010da2:	2e33      	cmp	r6, #51	; 0x33
 8010da4:	dd0b      	ble.n	8010dbe <floor+0x9e>
 8010da6:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8010daa:	d104      	bne.n	8010db6 <floor+0x96>
 8010dac:	ee10 2a10 	vmov	r2, s0
 8010db0:	460b      	mov	r3, r1
 8010db2:	f7ef fa7b 	bl	80002ac <__adddf3>
 8010db6:	ec41 0b10 	vmov	d0, r0, r1
 8010dba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010dbe:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 8010dc2:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8010dc6:	40df      	lsrs	r7, r3
 8010dc8:	4238      	tst	r0, r7
 8010dca:	d0f4      	beq.n	8010db6 <floor+0x96>
 8010dcc:	a310      	add	r3, pc, #64	; (adr r3, 8010e10 <floor+0xf0>)
 8010dce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010dd2:	f7ef fa6b 	bl	80002ac <__adddf3>
 8010dd6:	2200      	movs	r2, #0
 8010dd8:	2300      	movs	r3, #0
 8010dda:	f7ef fead 	bl	8000b38 <__aeabi_dcmpgt>
 8010dde:	2800      	cmp	r0, #0
 8010de0:	d0c1      	beq.n	8010d66 <floor+0x46>
 8010de2:	2c00      	cmp	r4, #0
 8010de4:	da0a      	bge.n	8010dfc <floor+0xdc>
 8010de6:	2e14      	cmp	r6, #20
 8010de8:	d101      	bne.n	8010dee <floor+0xce>
 8010dea:	3401      	adds	r4, #1
 8010dec:	e006      	b.n	8010dfc <floor+0xdc>
 8010dee:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8010df2:	2301      	movs	r3, #1
 8010df4:	40b3      	lsls	r3, r6
 8010df6:	441d      	add	r5, r3
 8010df8:	45a8      	cmp	r8, r5
 8010dfa:	d8f6      	bhi.n	8010dea <floor+0xca>
 8010dfc:	ea25 0507 	bic.w	r5, r5, r7
 8010e00:	e7b1      	b.n	8010d66 <floor+0x46>
 8010e02:	2500      	movs	r5, #0
 8010e04:	462c      	mov	r4, r5
 8010e06:	e7ae      	b.n	8010d66 <floor+0x46>
 8010e08:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8010e0c:	e7ab      	b.n	8010d66 <floor+0x46>
 8010e0e:	bf00      	nop
 8010e10:	8800759c 	.word	0x8800759c
 8010e14:	7e37e43c 	.word	0x7e37e43c
 8010e18:	bff00000 	.word	0xbff00000
 8010e1c:	000fffff 	.word	0x000fffff

08010e20 <round>:
 8010e20:	ec53 2b10 	vmov	r2, r3, d0
 8010e24:	b570      	push	{r4, r5, r6, lr}
 8010e26:	f3c3 540a 	ubfx	r4, r3, #20, #11
 8010e2a:	f2a4 30ff 	subw	r0, r4, #1023	; 0x3ff
 8010e2e:	2813      	cmp	r0, #19
 8010e30:	ee10 5a10 	vmov	r5, s0
 8010e34:	4619      	mov	r1, r3
 8010e36:	dc18      	bgt.n	8010e6a <round+0x4a>
 8010e38:	2800      	cmp	r0, #0
 8010e3a:	da09      	bge.n	8010e50 <round+0x30>
 8010e3c:	3001      	adds	r0, #1
 8010e3e:	f003 4100 	and.w	r1, r3, #2147483648	; 0x80000000
 8010e42:	d103      	bne.n	8010e4c <round+0x2c>
 8010e44:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 8010e48:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8010e4c:	2300      	movs	r3, #0
 8010e4e:	e02a      	b.n	8010ea6 <round+0x86>
 8010e50:	4c16      	ldr	r4, [pc, #88]	; (8010eac <round+0x8c>)
 8010e52:	4104      	asrs	r4, r0
 8010e54:	ea03 0604 	and.w	r6, r3, r4
 8010e58:	4316      	orrs	r6, r2
 8010e5a:	d011      	beq.n	8010e80 <round+0x60>
 8010e5c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8010e60:	4103      	asrs	r3, r0
 8010e62:	440b      	add	r3, r1
 8010e64:	ea23 0104 	bic.w	r1, r3, r4
 8010e68:	e7f0      	b.n	8010e4c <round+0x2c>
 8010e6a:	2833      	cmp	r0, #51	; 0x33
 8010e6c:	dd0b      	ble.n	8010e86 <round+0x66>
 8010e6e:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 8010e72:	d105      	bne.n	8010e80 <round+0x60>
 8010e74:	ee10 0a10 	vmov	r0, s0
 8010e78:	f7ef fa18 	bl	80002ac <__adddf3>
 8010e7c:	4602      	mov	r2, r0
 8010e7e:	460b      	mov	r3, r1
 8010e80:	ec43 2b10 	vmov	d0, r2, r3
 8010e84:	bd70      	pop	{r4, r5, r6, pc}
 8010e86:	f2a4 4613 	subw	r6, r4, #1043	; 0x413
 8010e8a:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8010e8e:	40f4      	lsrs	r4, r6
 8010e90:	4214      	tst	r4, r2
 8010e92:	d0f5      	beq.n	8010e80 <round+0x60>
 8010e94:	f1c0 0033 	rsb	r0, r0, #51	; 0x33
 8010e98:	2301      	movs	r3, #1
 8010e9a:	4083      	lsls	r3, r0
 8010e9c:	195b      	adds	r3, r3, r5
 8010e9e:	bf28      	it	cs
 8010ea0:	3101      	addcs	r1, #1
 8010ea2:	ea23 0304 	bic.w	r3, r3, r4
 8010ea6:	461a      	mov	r2, r3
 8010ea8:	460b      	mov	r3, r1
 8010eaa:	e7e9      	b.n	8010e80 <round+0x60>
 8010eac:	000fffff 	.word	0x000fffff

08010eb0 <roundf>:
 8010eb0:	ee10 0a10 	vmov	r0, s0
 8010eb4:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8010eb8:	3a7f      	subs	r2, #127	; 0x7f
 8010eba:	2a16      	cmp	r2, #22
 8010ebc:	dc15      	bgt.n	8010eea <roundf+0x3a>
 8010ebe:	2a00      	cmp	r2, #0
 8010ec0:	da08      	bge.n	8010ed4 <roundf+0x24>
 8010ec2:	3201      	adds	r2, #1
 8010ec4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8010ec8:	d101      	bne.n	8010ece <roundf+0x1e>
 8010eca:	f043 537e 	orr.w	r3, r3, #1065353216	; 0x3f800000
 8010ece:	ee00 3a10 	vmov	s0, r3
 8010ed2:	4770      	bx	lr
 8010ed4:	4907      	ldr	r1, [pc, #28]	; (8010ef4 <roundf+0x44>)
 8010ed6:	4111      	asrs	r1, r2
 8010ed8:	4208      	tst	r0, r1
 8010eda:	d0fa      	beq.n	8010ed2 <roundf+0x22>
 8010edc:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8010ee0:	4113      	asrs	r3, r2
 8010ee2:	4403      	add	r3, r0
 8010ee4:	ea23 0301 	bic.w	r3, r3, r1
 8010ee8:	e7f1      	b.n	8010ece <roundf+0x1e>
 8010eea:	2a80      	cmp	r2, #128	; 0x80
 8010eec:	d1f1      	bne.n	8010ed2 <roundf+0x22>
 8010eee:	ee30 0a00 	vadd.f32	s0, s0, s0
 8010ef2:	4770      	bx	lr
 8010ef4:	007fffff 	.word	0x007fffff

08010ef8 <__ieee754_expf>:
 8010ef8:	ee10 2a10 	vmov	r2, s0
 8010efc:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 8010f00:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8010f04:	d902      	bls.n	8010f0c <__ieee754_expf+0x14>
 8010f06:	ee30 0a00 	vadd.f32	s0, s0, s0
 8010f0a:	4770      	bx	lr
 8010f0c:	ea4f 71d2 	mov.w	r1, r2, lsr #31
 8010f10:	d106      	bne.n	8010f20 <__ieee754_expf+0x28>
 8010f12:	eddf 7a4e 	vldr	s15, [pc, #312]	; 801104c <__ieee754_expf+0x154>
 8010f16:	2900      	cmp	r1, #0
 8010f18:	bf18      	it	ne
 8010f1a:	eeb0 0a67 	vmovne.f32	s0, s15
 8010f1e:	4770      	bx	lr
 8010f20:	484b      	ldr	r0, [pc, #300]	; (8011050 <__ieee754_expf+0x158>)
 8010f22:	4282      	cmp	r2, r0
 8010f24:	dd02      	ble.n	8010f2c <__ieee754_expf+0x34>
 8010f26:	2000      	movs	r0, #0
 8010f28:	f7ff bef2 	b.w	8010d10 <__math_oflowf>
 8010f2c:	2a00      	cmp	r2, #0
 8010f2e:	da05      	bge.n	8010f3c <__ieee754_expf+0x44>
 8010f30:	4a48      	ldr	r2, [pc, #288]	; (8011054 <__ieee754_expf+0x15c>)
 8010f32:	4293      	cmp	r3, r2
 8010f34:	d902      	bls.n	8010f3c <__ieee754_expf+0x44>
 8010f36:	2000      	movs	r0, #0
 8010f38:	f7ff bee4 	b.w	8010d04 <__math_uflowf>
 8010f3c:	4a46      	ldr	r2, [pc, #280]	; (8011058 <__ieee754_expf+0x160>)
 8010f3e:	4293      	cmp	r3, r2
 8010f40:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8010f44:	d952      	bls.n	8010fec <__ieee754_expf+0xf4>
 8010f46:	4a45      	ldr	r2, [pc, #276]	; (801105c <__ieee754_expf+0x164>)
 8010f48:	4293      	cmp	r3, r2
 8010f4a:	ea4f 0281 	mov.w	r2, r1, lsl #2
 8010f4e:	d834      	bhi.n	8010fba <__ieee754_expf+0xc2>
 8010f50:	4b43      	ldr	r3, [pc, #268]	; (8011060 <__ieee754_expf+0x168>)
 8010f52:	4413      	add	r3, r2
 8010f54:	ed93 7a00 	vldr	s14, [r3]
 8010f58:	4b42      	ldr	r3, [pc, #264]	; (8011064 <__ieee754_expf+0x16c>)
 8010f5a:	4413      	add	r3, r2
 8010f5c:	ee30 7a47 	vsub.f32	s14, s0, s14
 8010f60:	f1c1 0201 	rsb	r2, r1, #1
 8010f64:	edd3 7a00 	vldr	s15, [r3]
 8010f68:	1a52      	subs	r2, r2, r1
 8010f6a:	ee37 0a67 	vsub.f32	s0, s14, s15
 8010f6e:	ee20 6a00 	vmul.f32	s12, s0, s0
 8010f72:	ed9f 5a3d 	vldr	s10, [pc, #244]	; 8011068 <__ieee754_expf+0x170>
 8010f76:	eddf 6a3d 	vldr	s13, [pc, #244]	; 801106c <__ieee754_expf+0x174>
 8010f7a:	eee6 6a05 	vfma.f32	s13, s12, s10
 8010f7e:	ed9f 5a3c 	vldr	s10, [pc, #240]	; 8011070 <__ieee754_expf+0x178>
 8010f82:	eea6 5a86 	vfma.f32	s10, s13, s12
 8010f86:	eddf 6a3b 	vldr	s13, [pc, #236]	; 8011074 <__ieee754_expf+0x17c>
 8010f8a:	eee5 6a06 	vfma.f32	s13, s10, s12
 8010f8e:	ed9f 5a3a 	vldr	s10, [pc, #232]	; 8011078 <__ieee754_expf+0x180>
 8010f92:	eea6 5a86 	vfma.f32	s10, s13, s12
 8010f96:	eef0 6a40 	vmov.f32	s13, s0
 8010f9a:	eee5 6a46 	vfms.f32	s13, s10, s12
 8010f9e:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8010fa2:	ee20 5a26 	vmul.f32	s10, s0, s13
 8010fa6:	bb92      	cbnz	r2, 801100e <__ieee754_expf+0x116>
 8010fa8:	ee76 6ac6 	vsub.f32	s13, s13, s12
 8010fac:	eec5 7a26 	vdiv.f32	s15, s10, s13
 8010fb0:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8010fb4:	ee35 0ac0 	vsub.f32	s0, s11, s0
 8010fb8:	4770      	bx	lr
 8010fba:	4b30      	ldr	r3, [pc, #192]	; (801107c <__ieee754_expf+0x184>)
 8010fbc:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8011080 <__ieee754_expf+0x188>
 8010fc0:	eddf 6a30 	vldr	s13, [pc, #192]	; 8011084 <__ieee754_expf+0x18c>
 8010fc4:	4413      	add	r3, r2
 8010fc6:	edd3 7a00 	vldr	s15, [r3]
 8010fca:	eee0 7a07 	vfma.f32	s15, s0, s14
 8010fce:	eeb0 7a40 	vmov.f32	s14, s0
 8010fd2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8010fd6:	ee17 2a90 	vmov	r2, s15
 8010fda:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010fde:	eea7 7ae6 	vfms.f32	s14, s15, s13
 8010fe2:	eddf 6a29 	vldr	s13, [pc, #164]	; 8011088 <__ieee754_expf+0x190>
 8010fe6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8010fea:	e7be      	b.n	8010f6a <__ieee754_expf+0x72>
 8010fec:	f1b3 5f50 	cmp.w	r3, #872415232	; 0x34000000
 8010ff0:	d20b      	bcs.n	801100a <__ieee754_expf+0x112>
 8010ff2:	eddf 6a26 	vldr	s13, [pc, #152]	; 801108c <__ieee754_expf+0x194>
 8010ff6:	ee70 6a26 	vadd.f32	s13, s0, s13
 8010ffa:	eef4 6ae5 	vcmpe.f32	s13, s11
 8010ffe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011002:	dd02      	ble.n	801100a <__ieee754_expf+0x112>
 8011004:	ee30 0a25 	vadd.f32	s0, s0, s11
 8011008:	4770      	bx	lr
 801100a:	2200      	movs	r2, #0
 801100c:	e7af      	b.n	8010f6e <__ieee754_expf+0x76>
 801100e:	ee36 6a66 	vsub.f32	s12, s12, s13
 8011012:	f112 0f7d 	cmn.w	r2, #125	; 0x7d
 8011016:	eec5 6a06 	vdiv.f32	s13, s10, s12
 801101a:	bfb8      	it	lt
 801101c:	3264      	addlt	r2, #100	; 0x64
 801101e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8011022:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8011026:	ee75 7ae7 	vsub.f32	s15, s11, s15
 801102a:	ee17 3a90 	vmov	r3, s15
 801102e:	bfab      	itete	ge
 8011030:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 8011034:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 8011038:	ee00 3a10 	vmovge	s0, r3
 801103c:	eddf 7a14 	vldrlt	s15, [pc, #80]	; 8011090 <__ieee754_expf+0x198>
 8011040:	bfbc      	itt	lt
 8011042:	ee00 3a10 	vmovlt	s0, r3
 8011046:	ee20 0a27 	vmullt.f32	s0, s0, s15
 801104a:	4770      	bx	lr
 801104c:	00000000 	.word	0x00000000
 8011050:	42b17217 	.word	0x42b17217
 8011054:	42cff1b5 	.word	0x42cff1b5
 8011058:	3eb17218 	.word	0x3eb17218
 801105c:	3f851591 	.word	0x3f851591
 8011060:	080176f8 	.word	0x080176f8
 8011064:	08017700 	.word	0x08017700
 8011068:	3331bb4c 	.word	0x3331bb4c
 801106c:	b5ddea0e 	.word	0xb5ddea0e
 8011070:	388ab355 	.word	0x388ab355
 8011074:	bb360b61 	.word	0xbb360b61
 8011078:	3e2aaaab 	.word	0x3e2aaaab
 801107c:	080176f0 	.word	0x080176f0
 8011080:	3fb8aa3b 	.word	0x3fb8aa3b
 8011084:	3f317180 	.word	0x3f317180
 8011088:	3717f7d1 	.word	0x3717f7d1
 801108c:	7149f2ca 	.word	0x7149f2ca
 8011090:	0d800000 	.word	0x0d800000

08011094 <abort>:
 8011094:	b508      	push	{r3, lr}
 8011096:	2006      	movs	r0, #6
 8011098:	f000 ffb4 	bl	8012004 <raise>
 801109c:	2001      	movs	r0, #1
 801109e:	f7f0 fe03 	bl	8001ca8 <_exit>
	...

080110a4 <__assert_func>:
 80110a4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80110a6:	4614      	mov	r4, r2
 80110a8:	461a      	mov	r2, r3
 80110aa:	4b09      	ldr	r3, [pc, #36]	; (80110d0 <__assert_func+0x2c>)
 80110ac:	681b      	ldr	r3, [r3, #0]
 80110ae:	4605      	mov	r5, r0
 80110b0:	68d8      	ldr	r0, [r3, #12]
 80110b2:	b14c      	cbz	r4, 80110c8 <__assert_func+0x24>
 80110b4:	4b07      	ldr	r3, [pc, #28]	; (80110d4 <__assert_func+0x30>)
 80110b6:	9100      	str	r1, [sp, #0]
 80110b8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80110bc:	4906      	ldr	r1, [pc, #24]	; (80110d8 <__assert_func+0x34>)
 80110be:	462b      	mov	r3, r5
 80110c0:	f000 fe0a 	bl	8011cd8 <fiprintf>
 80110c4:	f7ff ffe6 	bl	8011094 <abort>
 80110c8:	4b04      	ldr	r3, [pc, #16]	; (80110dc <__assert_func+0x38>)
 80110ca:	461c      	mov	r4, r3
 80110cc:	e7f3      	b.n	80110b6 <__assert_func+0x12>
 80110ce:	bf00      	nop
 80110d0:	20006ed8 	.word	0x20006ed8
 80110d4:	08017708 	.word	0x08017708
 80110d8:	08017715 	.word	0x08017715
 80110dc:	08017743 	.word	0x08017743

080110e0 <atexit>:
 80110e0:	2300      	movs	r3, #0
 80110e2:	4601      	mov	r1, r0
 80110e4:	461a      	mov	r2, r3
 80110e6:	4618      	mov	r0, r3
 80110e8:	f001 b83e 	b.w	8012168 <__register_exitproc>

080110ec <malloc>:
 80110ec:	4b02      	ldr	r3, [pc, #8]	; (80110f8 <malloc+0xc>)
 80110ee:	4601      	mov	r1, r0
 80110f0:	6818      	ldr	r0, [r3, #0]
 80110f2:	f000 b82b 	b.w	801114c <_malloc_r>
 80110f6:	bf00      	nop
 80110f8:	20006ed8 	.word	0x20006ed8

080110fc <free>:
 80110fc:	4b02      	ldr	r3, [pc, #8]	; (8011108 <free+0xc>)
 80110fe:	4601      	mov	r1, r0
 8011100:	6818      	ldr	r0, [r3, #0]
 8011102:	f001 bf0b 	b.w	8012f1c <_free_r>
 8011106:	bf00      	nop
 8011108:	20006ed8 	.word	0x20006ed8

0801110c <sbrk_aligned>:
 801110c:	b570      	push	{r4, r5, r6, lr}
 801110e:	4e0e      	ldr	r6, [pc, #56]	; (8011148 <sbrk_aligned+0x3c>)
 8011110:	460c      	mov	r4, r1
 8011112:	6831      	ldr	r1, [r6, #0]
 8011114:	4605      	mov	r5, r0
 8011116:	b911      	cbnz	r1, 801111e <sbrk_aligned+0x12>
 8011118:	f000 ffc8 	bl	80120ac <_sbrk_r>
 801111c:	6030      	str	r0, [r6, #0]
 801111e:	4621      	mov	r1, r4
 8011120:	4628      	mov	r0, r5
 8011122:	f000 ffc3 	bl	80120ac <_sbrk_r>
 8011126:	1c43      	adds	r3, r0, #1
 8011128:	d00a      	beq.n	8011140 <sbrk_aligned+0x34>
 801112a:	1cc4      	adds	r4, r0, #3
 801112c:	f024 0403 	bic.w	r4, r4, #3
 8011130:	42a0      	cmp	r0, r4
 8011132:	d007      	beq.n	8011144 <sbrk_aligned+0x38>
 8011134:	1a21      	subs	r1, r4, r0
 8011136:	4628      	mov	r0, r5
 8011138:	f000 ffb8 	bl	80120ac <_sbrk_r>
 801113c:	3001      	adds	r0, #1
 801113e:	d101      	bne.n	8011144 <sbrk_aligned+0x38>
 8011140:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8011144:	4620      	mov	r0, r4
 8011146:	bd70      	pop	{r4, r5, r6, pc}
 8011148:	2000e9d4 	.word	0x2000e9d4

0801114c <_malloc_r>:
 801114c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011150:	1ccd      	adds	r5, r1, #3
 8011152:	f025 0503 	bic.w	r5, r5, #3
 8011156:	3508      	adds	r5, #8
 8011158:	2d0c      	cmp	r5, #12
 801115a:	bf38      	it	cc
 801115c:	250c      	movcc	r5, #12
 801115e:	2d00      	cmp	r5, #0
 8011160:	4607      	mov	r7, r0
 8011162:	db01      	blt.n	8011168 <_malloc_r+0x1c>
 8011164:	42a9      	cmp	r1, r5
 8011166:	d905      	bls.n	8011174 <_malloc_r+0x28>
 8011168:	230c      	movs	r3, #12
 801116a:	603b      	str	r3, [r7, #0]
 801116c:	2600      	movs	r6, #0
 801116e:	4630      	mov	r0, r6
 8011170:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011174:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8011248 <_malloc_r+0xfc>
 8011178:	f000 f868 	bl	801124c <__malloc_lock>
 801117c:	f8d8 3000 	ldr.w	r3, [r8]
 8011180:	461c      	mov	r4, r3
 8011182:	bb5c      	cbnz	r4, 80111dc <_malloc_r+0x90>
 8011184:	4629      	mov	r1, r5
 8011186:	4638      	mov	r0, r7
 8011188:	f7ff ffc0 	bl	801110c <sbrk_aligned>
 801118c:	1c43      	adds	r3, r0, #1
 801118e:	4604      	mov	r4, r0
 8011190:	d155      	bne.n	801123e <_malloc_r+0xf2>
 8011192:	f8d8 4000 	ldr.w	r4, [r8]
 8011196:	4626      	mov	r6, r4
 8011198:	2e00      	cmp	r6, #0
 801119a:	d145      	bne.n	8011228 <_malloc_r+0xdc>
 801119c:	2c00      	cmp	r4, #0
 801119e:	d048      	beq.n	8011232 <_malloc_r+0xe6>
 80111a0:	6823      	ldr	r3, [r4, #0]
 80111a2:	4631      	mov	r1, r6
 80111a4:	4638      	mov	r0, r7
 80111a6:	eb04 0903 	add.w	r9, r4, r3
 80111aa:	f000 ff7f 	bl	80120ac <_sbrk_r>
 80111ae:	4581      	cmp	r9, r0
 80111b0:	d13f      	bne.n	8011232 <_malloc_r+0xe6>
 80111b2:	6821      	ldr	r1, [r4, #0]
 80111b4:	1a6d      	subs	r5, r5, r1
 80111b6:	4629      	mov	r1, r5
 80111b8:	4638      	mov	r0, r7
 80111ba:	f7ff ffa7 	bl	801110c <sbrk_aligned>
 80111be:	3001      	adds	r0, #1
 80111c0:	d037      	beq.n	8011232 <_malloc_r+0xe6>
 80111c2:	6823      	ldr	r3, [r4, #0]
 80111c4:	442b      	add	r3, r5
 80111c6:	6023      	str	r3, [r4, #0]
 80111c8:	f8d8 3000 	ldr.w	r3, [r8]
 80111cc:	2b00      	cmp	r3, #0
 80111ce:	d038      	beq.n	8011242 <_malloc_r+0xf6>
 80111d0:	685a      	ldr	r2, [r3, #4]
 80111d2:	42a2      	cmp	r2, r4
 80111d4:	d12b      	bne.n	801122e <_malloc_r+0xe2>
 80111d6:	2200      	movs	r2, #0
 80111d8:	605a      	str	r2, [r3, #4]
 80111da:	e00f      	b.n	80111fc <_malloc_r+0xb0>
 80111dc:	6822      	ldr	r2, [r4, #0]
 80111de:	1b52      	subs	r2, r2, r5
 80111e0:	d41f      	bmi.n	8011222 <_malloc_r+0xd6>
 80111e2:	2a0b      	cmp	r2, #11
 80111e4:	d917      	bls.n	8011216 <_malloc_r+0xca>
 80111e6:	1961      	adds	r1, r4, r5
 80111e8:	42a3      	cmp	r3, r4
 80111ea:	6025      	str	r5, [r4, #0]
 80111ec:	bf18      	it	ne
 80111ee:	6059      	strne	r1, [r3, #4]
 80111f0:	6863      	ldr	r3, [r4, #4]
 80111f2:	bf08      	it	eq
 80111f4:	f8c8 1000 	streq.w	r1, [r8]
 80111f8:	5162      	str	r2, [r4, r5]
 80111fa:	604b      	str	r3, [r1, #4]
 80111fc:	4638      	mov	r0, r7
 80111fe:	f104 060b 	add.w	r6, r4, #11
 8011202:	f000 f829 	bl	8011258 <__malloc_unlock>
 8011206:	f026 0607 	bic.w	r6, r6, #7
 801120a:	1d23      	adds	r3, r4, #4
 801120c:	1af2      	subs	r2, r6, r3
 801120e:	d0ae      	beq.n	801116e <_malloc_r+0x22>
 8011210:	1b9b      	subs	r3, r3, r6
 8011212:	50a3      	str	r3, [r4, r2]
 8011214:	e7ab      	b.n	801116e <_malloc_r+0x22>
 8011216:	42a3      	cmp	r3, r4
 8011218:	6862      	ldr	r2, [r4, #4]
 801121a:	d1dd      	bne.n	80111d8 <_malloc_r+0x8c>
 801121c:	f8c8 2000 	str.w	r2, [r8]
 8011220:	e7ec      	b.n	80111fc <_malloc_r+0xb0>
 8011222:	4623      	mov	r3, r4
 8011224:	6864      	ldr	r4, [r4, #4]
 8011226:	e7ac      	b.n	8011182 <_malloc_r+0x36>
 8011228:	4634      	mov	r4, r6
 801122a:	6876      	ldr	r6, [r6, #4]
 801122c:	e7b4      	b.n	8011198 <_malloc_r+0x4c>
 801122e:	4613      	mov	r3, r2
 8011230:	e7cc      	b.n	80111cc <_malloc_r+0x80>
 8011232:	230c      	movs	r3, #12
 8011234:	603b      	str	r3, [r7, #0]
 8011236:	4638      	mov	r0, r7
 8011238:	f000 f80e 	bl	8011258 <__malloc_unlock>
 801123c:	e797      	b.n	801116e <_malloc_r+0x22>
 801123e:	6025      	str	r5, [r4, #0]
 8011240:	e7dc      	b.n	80111fc <_malloc_r+0xb0>
 8011242:	605b      	str	r3, [r3, #4]
 8011244:	deff      	udf	#255	; 0xff
 8011246:	bf00      	nop
 8011248:	2000e9d0 	.word	0x2000e9d0

0801124c <__malloc_lock>:
 801124c:	4801      	ldr	r0, [pc, #4]	; (8011254 <__malloc_lock+0x8>)
 801124e:	f000 bf7a 	b.w	8012146 <__retarget_lock_acquire_recursive>
 8011252:	bf00      	nop
 8011254:	2000eb19 	.word	0x2000eb19

08011258 <__malloc_unlock>:
 8011258:	4801      	ldr	r0, [pc, #4]	; (8011260 <__malloc_unlock+0x8>)
 801125a:	f000 bf75 	b.w	8012148 <__retarget_lock_release_recursive>
 801125e:	bf00      	nop
 8011260:	2000eb19 	.word	0x2000eb19

08011264 <_realloc_r>:
 8011264:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011268:	4680      	mov	r8, r0
 801126a:	4614      	mov	r4, r2
 801126c:	460e      	mov	r6, r1
 801126e:	b921      	cbnz	r1, 801127a <_realloc_r+0x16>
 8011270:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011274:	4611      	mov	r1, r2
 8011276:	f7ff bf69 	b.w	801114c <_malloc_r>
 801127a:	b92a      	cbnz	r2, 8011288 <_realloc_r+0x24>
 801127c:	f001 fe4e 	bl	8012f1c <_free_r>
 8011280:	4625      	mov	r5, r4
 8011282:	4628      	mov	r0, r5
 8011284:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011288:	f002 fa10 	bl	80136ac <_malloc_usable_size_r>
 801128c:	4284      	cmp	r4, r0
 801128e:	4607      	mov	r7, r0
 8011290:	d802      	bhi.n	8011298 <_realloc_r+0x34>
 8011292:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8011296:	d812      	bhi.n	80112be <_realloc_r+0x5a>
 8011298:	4621      	mov	r1, r4
 801129a:	4640      	mov	r0, r8
 801129c:	f7ff ff56 	bl	801114c <_malloc_r>
 80112a0:	4605      	mov	r5, r0
 80112a2:	2800      	cmp	r0, #0
 80112a4:	d0ed      	beq.n	8011282 <_realloc_r+0x1e>
 80112a6:	42bc      	cmp	r4, r7
 80112a8:	4622      	mov	r2, r4
 80112aa:	4631      	mov	r1, r6
 80112ac:	bf28      	it	cs
 80112ae:	463a      	movcs	r2, r7
 80112b0:	f000 ff4b 	bl	801214a <memcpy>
 80112b4:	4631      	mov	r1, r6
 80112b6:	4640      	mov	r0, r8
 80112b8:	f001 fe30 	bl	8012f1c <_free_r>
 80112bc:	e7e1      	b.n	8011282 <_realloc_r+0x1e>
 80112be:	4635      	mov	r5, r6
 80112c0:	e7df      	b.n	8011282 <_realloc_r+0x1e>

080112c2 <__cvt>:
 80112c2:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80112c6:	ec55 4b10 	vmov	r4, r5, d0
 80112ca:	2d00      	cmp	r5, #0
 80112cc:	460e      	mov	r6, r1
 80112ce:	4619      	mov	r1, r3
 80112d0:	462b      	mov	r3, r5
 80112d2:	bfbb      	ittet	lt
 80112d4:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80112d8:	461d      	movlt	r5, r3
 80112da:	2300      	movge	r3, #0
 80112dc:	232d      	movlt	r3, #45	; 0x2d
 80112de:	700b      	strb	r3, [r1, #0]
 80112e0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80112e2:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80112e6:	4691      	mov	r9, r2
 80112e8:	f023 0820 	bic.w	r8, r3, #32
 80112ec:	bfbc      	itt	lt
 80112ee:	4622      	movlt	r2, r4
 80112f0:	4614      	movlt	r4, r2
 80112f2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80112f6:	d005      	beq.n	8011304 <__cvt+0x42>
 80112f8:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80112fc:	d100      	bne.n	8011300 <__cvt+0x3e>
 80112fe:	3601      	adds	r6, #1
 8011300:	2102      	movs	r1, #2
 8011302:	e000      	b.n	8011306 <__cvt+0x44>
 8011304:	2103      	movs	r1, #3
 8011306:	ab03      	add	r3, sp, #12
 8011308:	9301      	str	r3, [sp, #4]
 801130a:	ab02      	add	r3, sp, #8
 801130c:	9300      	str	r3, [sp, #0]
 801130e:	ec45 4b10 	vmov	d0, r4, r5
 8011312:	4653      	mov	r3, sl
 8011314:	4632      	mov	r2, r6
 8011316:	f001 f80f 	bl	8012338 <_dtoa_r>
 801131a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 801131e:	4607      	mov	r7, r0
 8011320:	d102      	bne.n	8011328 <__cvt+0x66>
 8011322:	f019 0f01 	tst.w	r9, #1
 8011326:	d022      	beq.n	801136e <__cvt+0xac>
 8011328:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 801132c:	eb07 0906 	add.w	r9, r7, r6
 8011330:	d110      	bne.n	8011354 <__cvt+0x92>
 8011332:	783b      	ldrb	r3, [r7, #0]
 8011334:	2b30      	cmp	r3, #48	; 0x30
 8011336:	d10a      	bne.n	801134e <__cvt+0x8c>
 8011338:	2200      	movs	r2, #0
 801133a:	2300      	movs	r3, #0
 801133c:	4620      	mov	r0, r4
 801133e:	4629      	mov	r1, r5
 8011340:	f7ef fbd2 	bl	8000ae8 <__aeabi_dcmpeq>
 8011344:	b918      	cbnz	r0, 801134e <__cvt+0x8c>
 8011346:	f1c6 0601 	rsb	r6, r6, #1
 801134a:	f8ca 6000 	str.w	r6, [sl]
 801134e:	f8da 3000 	ldr.w	r3, [sl]
 8011352:	4499      	add	r9, r3
 8011354:	2200      	movs	r2, #0
 8011356:	2300      	movs	r3, #0
 8011358:	4620      	mov	r0, r4
 801135a:	4629      	mov	r1, r5
 801135c:	f7ef fbc4 	bl	8000ae8 <__aeabi_dcmpeq>
 8011360:	b108      	cbz	r0, 8011366 <__cvt+0xa4>
 8011362:	f8cd 900c 	str.w	r9, [sp, #12]
 8011366:	2230      	movs	r2, #48	; 0x30
 8011368:	9b03      	ldr	r3, [sp, #12]
 801136a:	454b      	cmp	r3, r9
 801136c:	d307      	bcc.n	801137e <__cvt+0xbc>
 801136e:	9b03      	ldr	r3, [sp, #12]
 8011370:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011372:	1bdb      	subs	r3, r3, r7
 8011374:	4638      	mov	r0, r7
 8011376:	6013      	str	r3, [r2, #0]
 8011378:	b004      	add	sp, #16
 801137a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801137e:	1c59      	adds	r1, r3, #1
 8011380:	9103      	str	r1, [sp, #12]
 8011382:	701a      	strb	r2, [r3, #0]
 8011384:	e7f0      	b.n	8011368 <__cvt+0xa6>

08011386 <__exponent>:
 8011386:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011388:	4603      	mov	r3, r0
 801138a:	2900      	cmp	r1, #0
 801138c:	bfb8      	it	lt
 801138e:	4249      	neglt	r1, r1
 8011390:	f803 2b02 	strb.w	r2, [r3], #2
 8011394:	bfb4      	ite	lt
 8011396:	222d      	movlt	r2, #45	; 0x2d
 8011398:	222b      	movge	r2, #43	; 0x2b
 801139a:	2909      	cmp	r1, #9
 801139c:	7042      	strb	r2, [r0, #1]
 801139e:	dd2a      	ble.n	80113f6 <__exponent+0x70>
 80113a0:	f10d 0207 	add.w	r2, sp, #7
 80113a4:	4617      	mov	r7, r2
 80113a6:	260a      	movs	r6, #10
 80113a8:	4694      	mov	ip, r2
 80113aa:	fb91 f5f6 	sdiv	r5, r1, r6
 80113ae:	fb06 1415 	mls	r4, r6, r5, r1
 80113b2:	3430      	adds	r4, #48	; 0x30
 80113b4:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80113b8:	460c      	mov	r4, r1
 80113ba:	2c63      	cmp	r4, #99	; 0x63
 80113bc:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 80113c0:	4629      	mov	r1, r5
 80113c2:	dcf1      	bgt.n	80113a8 <__exponent+0x22>
 80113c4:	3130      	adds	r1, #48	; 0x30
 80113c6:	f1ac 0402 	sub.w	r4, ip, #2
 80113ca:	f802 1c01 	strb.w	r1, [r2, #-1]
 80113ce:	1c41      	adds	r1, r0, #1
 80113d0:	4622      	mov	r2, r4
 80113d2:	42ba      	cmp	r2, r7
 80113d4:	d30a      	bcc.n	80113ec <__exponent+0x66>
 80113d6:	f10d 0209 	add.w	r2, sp, #9
 80113da:	eba2 020c 	sub.w	r2, r2, ip
 80113de:	42bc      	cmp	r4, r7
 80113e0:	bf88      	it	hi
 80113e2:	2200      	movhi	r2, #0
 80113e4:	4413      	add	r3, r2
 80113e6:	1a18      	subs	r0, r3, r0
 80113e8:	b003      	add	sp, #12
 80113ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80113ec:	f812 5b01 	ldrb.w	r5, [r2], #1
 80113f0:	f801 5f01 	strb.w	r5, [r1, #1]!
 80113f4:	e7ed      	b.n	80113d2 <__exponent+0x4c>
 80113f6:	2330      	movs	r3, #48	; 0x30
 80113f8:	3130      	adds	r1, #48	; 0x30
 80113fa:	7083      	strb	r3, [r0, #2]
 80113fc:	70c1      	strb	r1, [r0, #3]
 80113fe:	1d03      	adds	r3, r0, #4
 8011400:	e7f1      	b.n	80113e6 <__exponent+0x60>
	...

08011404 <_printf_float>:
 8011404:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011408:	ed2d 8b02 	vpush	{d8}
 801140c:	b08d      	sub	sp, #52	; 0x34
 801140e:	460c      	mov	r4, r1
 8011410:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8011414:	4616      	mov	r6, r2
 8011416:	461f      	mov	r7, r3
 8011418:	4605      	mov	r5, r0
 801141a:	f000 fdfb 	bl	8012014 <_localeconv_r>
 801141e:	f8d0 a000 	ldr.w	sl, [r0]
 8011422:	4650      	mov	r0, sl
 8011424:	f7ee ff34 	bl	8000290 <strlen>
 8011428:	2300      	movs	r3, #0
 801142a:	930a      	str	r3, [sp, #40]	; 0x28
 801142c:	6823      	ldr	r3, [r4, #0]
 801142e:	9305      	str	r3, [sp, #20]
 8011430:	f8d8 3000 	ldr.w	r3, [r8]
 8011434:	f894 b018 	ldrb.w	fp, [r4, #24]
 8011438:	3307      	adds	r3, #7
 801143a:	f023 0307 	bic.w	r3, r3, #7
 801143e:	f103 0208 	add.w	r2, r3, #8
 8011442:	f8c8 2000 	str.w	r2, [r8]
 8011446:	e9d3 8900 	ldrd	r8, r9, [r3]
 801144a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801144e:	9307      	str	r3, [sp, #28]
 8011450:	f8cd 8018 	str.w	r8, [sp, #24]
 8011454:	ee08 0a10 	vmov	s16, r0
 8011458:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 801145c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011460:	4b9e      	ldr	r3, [pc, #632]	; (80116dc <_printf_float+0x2d8>)
 8011462:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8011466:	f7ef fb71 	bl	8000b4c <__aeabi_dcmpun>
 801146a:	bb88      	cbnz	r0, 80114d0 <_printf_float+0xcc>
 801146c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011470:	4b9a      	ldr	r3, [pc, #616]	; (80116dc <_printf_float+0x2d8>)
 8011472:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8011476:	f7ef fb4b 	bl	8000b10 <__aeabi_dcmple>
 801147a:	bb48      	cbnz	r0, 80114d0 <_printf_float+0xcc>
 801147c:	2200      	movs	r2, #0
 801147e:	2300      	movs	r3, #0
 8011480:	4640      	mov	r0, r8
 8011482:	4649      	mov	r1, r9
 8011484:	f7ef fb3a 	bl	8000afc <__aeabi_dcmplt>
 8011488:	b110      	cbz	r0, 8011490 <_printf_float+0x8c>
 801148a:	232d      	movs	r3, #45	; 0x2d
 801148c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011490:	4a93      	ldr	r2, [pc, #588]	; (80116e0 <_printf_float+0x2dc>)
 8011492:	4b94      	ldr	r3, [pc, #592]	; (80116e4 <_printf_float+0x2e0>)
 8011494:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8011498:	bf94      	ite	ls
 801149a:	4690      	movls	r8, r2
 801149c:	4698      	movhi	r8, r3
 801149e:	2303      	movs	r3, #3
 80114a0:	6123      	str	r3, [r4, #16]
 80114a2:	9b05      	ldr	r3, [sp, #20]
 80114a4:	f023 0304 	bic.w	r3, r3, #4
 80114a8:	6023      	str	r3, [r4, #0]
 80114aa:	f04f 0900 	mov.w	r9, #0
 80114ae:	9700      	str	r7, [sp, #0]
 80114b0:	4633      	mov	r3, r6
 80114b2:	aa0b      	add	r2, sp, #44	; 0x2c
 80114b4:	4621      	mov	r1, r4
 80114b6:	4628      	mov	r0, r5
 80114b8:	f000 f9da 	bl	8011870 <_printf_common>
 80114bc:	3001      	adds	r0, #1
 80114be:	f040 8090 	bne.w	80115e2 <_printf_float+0x1de>
 80114c2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80114c6:	b00d      	add	sp, #52	; 0x34
 80114c8:	ecbd 8b02 	vpop	{d8}
 80114cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80114d0:	4642      	mov	r2, r8
 80114d2:	464b      	mov	r3, r9
 80114d4:	4640      	mov	r0, r8
 80114d6:	4649      	mov	r1, r9
 80114d8:	f7ef fb38 	bl	8000b4c <__aeabi_dcmpun>
 80114dc:	b140      	cbz	r0, 80114f0 <_printf_float+0xec>
 80114de:	464b      	mov	r3, r9
 80114e0:	2b00      	cmp	r3, #0
 80114e2:	bfbc      	itt	lt
 80114e4:	232d      	movlt	r3, #45	; 0x2d
 80114e6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80114ea:	4a7f      	ldr	r2, [pc, #508]	; (80116e8 <_printf_float+0x2e4>)
 80114ec:	4b7f      	ldr	r3, [pc, #508]	; (80116ec <_printf_float+0x2e8>)
 80114ee:	e7d1      	b.n	8011494 <_printf_float+0x90>
 80114f0:	6863      	ldr	r3, [r4, #4]
 80114f2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80114f6:	9206      	str	r2, [sp, #24]
 80114f8:	1c5a      	adds	r2, r3, #1
 80114fa:	d13f      	bne.n	801157c <_printf_float+0x178>
 80114fc:	2306      	movs	r3, #6
 80114fe:	6063      	str	r3, [r4, #4]
 8011500:	9b05      	ldr	r3, [sp, #20]
 8011502:	6861      	ldr	r1, [r4, #4]
 8011504:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8011508:	2300      	movs	r3, #0
 801150a:	9303      	str	r3, [sp, #12]
 801150c:	ab0a      	add	r3, sp, #40	; 0x28
 801150e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8011512:	ab09      	add	r3, sp, #36	; 0x24
 8011514:	ec49 8b10 	vmov	d0, r8, r9
 8011518:	9300      	str	r3, [sp, #0]
 801151a:	6022      	str	r2, [r4, #0]
 801151c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8011520:	4628      	mov	r0, r5
 8011522:	f7ff fece 	bl	80112c2 <__cvt>
 8011526:	9b06      	ldr	r3, [sp, #24]
 8011528:	9909      	ldr	r1, [sp, #36]	; 0x24
 801152a:	2b47      	cmp	r3, #71	; 0x47
 801152c:	4680      	mov	r8, r0
 801152e:	d108      	bne.n	8011542 <_printf_float+0x13e>
 8011530:	1cc8      	adds	r0, r1, #3
 8011532:	db02      	blt.n	801153a <_printf_float+0x136>
 8011534:	6863      	ldr	r3, [r4, #4]
 8011536:	4299      	cmp	r1, r3
 8011538:	dd41      	ble.n	80115be <_printf_float+0x1ba>
 801153a:	f1ab 0302 	sub.w	r3, fp, #2
 801153e:	fa5f fb83 	uxtb.w	fp, r3
 8011542:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8011546:	d820      	bhi.n	801158a <_printf_float+0x186>
 8011548:	3901      	subs	r1, #1
 801154a:	465a      	mov	r2, fp
 801154c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8011550:	9109      	str	r1, [sp, #36]	; 0x24
 8011552:	f7ff ff18 	bl	8011386 <__exponent>
 8011556:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011558:	1813      	adds	r3, r2, r0
 801155a:	2a01      	cmp	r2, #1
 801155c:	4681      	mov	r9, r0
 801155e:	6123      	str	r3, [r4, #16]
 8011560:	dc02      	bgt.n	8011568 <_printf_float+0x164>
 8011562:	6822      	ldr	r2, [r4, #0]
 8011564:	07d2      	lsls	r2, r2, #31
 8011566:	d501      	bpl.n	801156c <_printf_float+0x168>
 8011568:	3301      	adds	r3, #1
 801156a:	6123      	str	r3, [r4, #16]
 801156c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8011570:	2b00      	cmp	r3, #0
 8011572:	d09c      	beq.n	80114ae <_printf_float+0xaa>
 8011574:	232d      	movs	r3, #45	; 0x2d
 8011576:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801157a:	e798      	b.n	80114ae <_printf_float+0xaa>
 801157c:	9a06      	ldr	r2, [sp, #24]
 801157e:	2a47      	cmp	r2, #71	; 0x47
 8011580:	d1be      	bne.n	8011500 <_printf_float+0xfc>
 8011582:	2b00      	cmp	r3, #0
 8011584:	d1bc      	bne.n	8011500 <_printf_float+0xfc>
 8011586:	2301      	movs	r3, #1
 8011588:	e7b9      	b.n	80114fe <_printf_float+0xfa>
 801158a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 801158e:	d118      	bne.n	80115c2 <_printf_float+0x1be>
 8011590:	2900      	cmp	r1, #0
 8011592:	6863      	ldr	r3, [r4, #4]
 8011594:	dd0b      	ble.n	80115ae <_printf_float+0x1aa>
 8011596:	6121      	str	r1, [r4, #16]
 8011598:	b913      	cbnz	r3, 80115a0 <_printf_float+0x19c>
 801159a:	6822      	ldr	r2, [r4, #0]
 801159c:	07d0      	lsls	r0, r2, #31
 801159e:	d502      	bpl.n	80115a6 <_printf_float+0x1a2>
 80115a0:	3301      	adds	r3, #1
 80115a2:	440b      	add	r3, r1
 80115a4:	6123      	str	r3, [r4, #16]
 80115a6:	65a1      	str	r1, [r4, #88]	; 0x58
 80115a8:	f04f 0900 	mov.w	r9, #0
 80115ac:	e7de      	b.n	801156c <_printf_float+0x168>
 80115ae:	b913      	cbnz	r3, 80115b6 <_printf_float+0x1b2>
 80115b0:	6822      	ldr	r2, [r4, #0]
 80115b2:	07d2      	lsls	r2, r2, #31
 80115b4:	d501      	bpl.n	80115ba <_printf_float+0x1b6>
 80115b6:	3302      	adds	r3, #2
 80115b8:	e7f4      	b.n	80115a4 <_printf_float+0x1a0>
 80115ba:	2301      	movs	r3, #1
 80115bc:	e7f2      	b.n	80115a4 <_printf_float+0x1a0>
 80115be:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80115c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80115c4:	4299      	cmp	r1, r3
 80115c6:	db05      	blt.n	80115d4 <_printf_float+0x1d0>
 80115c8:	6823      	ldr	r3, [r4, #0]
 80115ca:	6121      	str	r1, [r4, #16]
 80115cc:	07d8      	lsls	r0, r3, #31
 80115ce:	d5ea      	bpl.n	80115a6 <_printf_float+0x1a2>
 80115d0:	1c4b      	adds	r3, r1, #1
 80115d2:	e7e7      	b.n	80115a4 <_printf_float+0x1a0>
 80115d4:	2900      	cmp	r1, #0
 80115d6:	bfd4      	ite	le
 80115d8:	f1c1 0202 	rsble	r2, r1, #2
 80115dc:	2201      	movgt	r2, #1
 80115de:	4413      	add	r3, r2
 80115e0:	e7e0      	b.n	80115a4 <_printf_float+0x1a0>
 80115e2:	6823      	ldr	r3, [r4, #0]
 80115e4:	055a      	lsls	r2, r3, #21
 80115e6:	d407      	bmi.n	80115f8 <_printf_float+0x1f4>
 80115e8:	6923      	ldr	r3, [r4, #16]
 80115ea:	4642      	mov	r2, r8
 80115ec:	4631      	mov	r1, r6
 80115ee:	4628      	mov	r0, r5
 80115f0:	47b8      	blx	r7
 80115f2:	3001      	adds	r0, #1
 80115f4:	d12c      	bne.n	8011650 <_printf_float+0x24c>
 80115f6:	e764      	b.n	80114c2 <_printf_float+0xbe>
 80115f8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80115fc:	f240 80e0 	bls.w	80117c0 <_printf_float+0x3bc>
 8011600:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8011604:	2200      	movs	r2, #0
 8011606:	2300      	movs	r3, #0
 8011608:	f7ef fa6e 	bl	8000ae8 <__aeabi_dcmpeq>
 801160c:	2800      	cmp	r0, #0
 801160e:	d034      	beq.n	801167a <_printf_float+0x276>
 8011610:	4a37      	ldr	r2, [pc, #220]	; (80116f0 <_printf_float+0x2ec>)
 8011612:	2301      	movs	r3, #1
 8011614:	4631      	mov	r1, r6
 8011616:	4628      	mov	r0, r5
 8011618:	47b8      	blx	r7
 801161a:	3001      	adds	r0, #1
 801161c:	f43f af51 	beq.w	80114c2 <_printf_float+0xbe>
 8011620:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011624:	429a      	cmp	r2, r3
 8011626:	db02      	blt.n	801162e <_printf_float+0x22a>
 8011628:	6823      	ldr	r3, [r4, #0]
 801162a:	07d8      	lsls	r0, r3, #31
 801162c:	d510      	bpl.n	8011650 <_printf_float+0x24c>
 801162e:	ee18 3a10 	vmov	r3, s16
 8011632:	4652      	mov	r2, sl
 8011634:	4631      	mov	r1, r6
 8011636:	4628      	mov	r0, r5
 8011638:	47b8      	blx	r7
 801163a:	3001      	adds	r0, #1
 801163c:	f43f af41 	beq.w	80114c2 <_printf_float+0xbe>
 8011640:	f04f 0800 	mov.w	r8, #0
 8011644:	f104 091a 	add.w	r9, r4, #26
 8011648:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801164a:	3b01      	subs	r3, #1
 801164c:	4543      	cmp	r3, r8
 801164e:	dc09      	bgt.n	8011664 <_printf_float+0x260>
 8011650:	6823      	ldr	r3, [r4, #0]
 8011652:	079b      	lsls	r3, r3, #30
 8011654:	f100 8107 	bmi.w	8011866 <_printf_float+0x462>
 8011658:	68e0      	ldr	r0, [r4, #12]
 801165a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801165c:	4298      	cmp	r0, r3
 801165e:	bfb8      	it	lt
 8011660:	4618      	movlt	r0, r3
 8011662:	e730      	b.n	80114c6 <_printf_float+0xc2>
 8011664:	2301      	movs	r3, #1
 8011666:	464a      	mov	r2, r9
 8011668:	4631      	mov	r1, r6
 801166a:	4628      	mov	r0, r5
 801166c:	47b8      	blx	r7
 801166e:	3001      	adds	r0, #1
 8011670:	f43f af27 	beq.w	80114c2 <_printf_float+0xbe>
 8011674:	f108 0801 	add.w	r8, r8, #1
 8011678:	e7e6      	b.n	8011648 <_printf_float+0x244>
 801167a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801167c:	2b00      	cmp	r3, #0
 801167e:	dc39      	bgt.n	80116f4 <_printf_float+0x2f0>
 8011680:	4a1b      	ldr	r2, [pc, #108]	; (80116f0 <_printf_float+0x2ec>)
 8011682:	2301      	movs	r3, #1
 8011684:	4631      	mov	r1, r6
 8011686:	4628      	mov	r0, r5
 8011688:	47b8      	blx	r7
 801168a:	3001      	adds	r0, #1
 801168c:	f43f af19 	beq.w	80114c2 <_printf_float+0xbe>
 8011690:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8011694:	4313      	orrs	r3, r2
 8011696:	d102      	bne.n	801169e <_printf_float+0x29a>
 8011698:	6823      	ldr	r3, [r4, #0]
 801169a:	07d9      	lsls	r1, r3, #31
 801169c:	d5d8      	bpl.n	8011650 <_printf_float+0x24c>
 801169e:	ee18 3a10 	vmov	r3, s16
 80116a2:	4652      	mov	r2, sl
 80116a4:	4631      	mov	r1, r6
 80116a6:	4628      	mov	r0, r5
 80116a8:	47b8      	blx	r7
 80116aa:	3001      	adds	r0, #1
 80116ac:	f43f af09 	beq.w	80114c2 <_printf_float+0xbe>
 80116b0:	f04f 0900 	mov.w	r9, #0
 80116b4:	f104 0a1a 	add.w	sl, r4, #26
 80116b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80116ba:	425b      	negs	r3, r3
 80116bc:	454b      	cmp	r3, r9
 80116be:	dc01      	bgt.n	80116c4 <_printf_float+0x2c0>
 80116c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80116c2:	e792      	b.n	80115ea <_printf_float+0x1e6>
 80116c4:	2301      	movs	r3, #1
 80116c6:	4652      	mov	r2, sl
 80116c8:	4631      	mov	r1, r6
 80116ca:	4628      	mov	r0, r5
 80116cc:	47b8      	blx	r7
 80116ce:	3001      	adds	r0, #1
 80116d0:	f43f aef7 	beq.w	80114c2 <_printf_float+0xbe>
 80116d4:	f109 0901 	add.w	r9, r9, #1
 80116d8:	e7ee      	b.n	80116b8 <_printf_float+0x2b4>
 80116da:	bf00      	nop
 80116dc:	7fefffff 	.word	0x7fefffff
 80116e0:	08017744 	.word	0x08017744
 80116e4:	08017748 	.word	0x08017748
 80116e8:	0801774c 	.word	0x0801774c
 80116ec:	08017750 	.word	0x08017750
 80116f0:	08017754 	.word	0x08017754
 80116f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80116f6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80116f8:	429a      	cmp	r2, r3
 80116fa:	bfa8      	it	ge
 80116fc:	461a      	movge	r2, r3
 80116fe:	2a00      	cmp	r2, #0
 8011700:	4691      	mov	r9, r2
 8011702:	dc37      	bgt.n	8011774 <_printf_float+0x370>
 8011704:	f04f 0b00 	mov.w	fp, #0
 8011708:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801170c:	f104 021a 	add.w	r2, r4, #26
 8011710:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8011712:	9305      	str	r3, [sp, #20]
 8011714:	eba3 0309 	sub.w	r3, r3, r9
 8011718:	455b      	cmp	r3, fp
 801171a:	dc33      	bgt.n	8011784 <_printf_float+0x380>
 801171c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011720:	429a      	cmp	r2, r3
 8011722:	db3b      	blt.n	801179c <_printf_float+0x398>
 8011724:	6823      	ldr	r3, [r4, #0]
 8011726:	07da      	lsls	r2, r3, #31
 8011728:	d438      	bmi.n	801179c <_printf_float+0x398>
 801172a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 801172e:	eba2 0903 	sub.w	r9, r2, r3
 8011732:	9b05      	ldr	r3, [sp, #20]
 8011734:	1ad2      	subs	r2, r2, r3
 8011736:	4591      	cmp	r9, r2
 8011738:	bfa8      	it	ge
 801173a:	4691      	movge	r9, r2
 801173c:	f1b9 0f00 	cmp.w	r9, #0
 8011740:	dc35      	bgt.n	80117ae <_printf_float+0x3aa>
 8011742:	f04f 0800 	mov.w	r8, #0
 8011746:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801174a:	f104 0a1a 	add.w	sl, r4, #26
 801174e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011752:	1a9b      	subs	r3, r3, r2
 8011754:	eba3 0309 	sub.w	r3, r3, r9
 8011758:	4543      	cmp	r3, r8
 801175a:	f77f af79 	ble.w	8011650 <_printf_float+0x24c>
 801175e:	2301      	movs	r3, #1
 8011760:	4652      	mov	r2, sl
 8011762:	4631      	mov	r1, r6
 8011764:	4628      	mov	r0, r5
 8011766:	47b8      	blx	r7
 8011768:	3001      	adds	r0, #1
 801176a:	f43f aeaa 	beq.w	80114c2 <_printf_float+0xbe>
 801176e:	f108 0801 	add.w	r8, r8, #1
 8011772:	e7ec      	b.n	801174e <_printf_float+0x34a>
 8011774:	4613      	mov	r3, r2
 8011776:	4631      	mov	r1, r6
 8011778:	4642      	mov	r2, r8
 801177a:	4628      	mov	r0, r5
 801177c:	47b8      	blx	r7
 801177e:	3001      	adds	r0, #1
 8011780:	d1c0      	bne.n	8011704 <_printf_float+0x300>
 8011782:	e69e      	b.n	80114c2 <_printf_float+0xbe>
 8011784:	2301      	movs	r3, #1
 8011786:	4631      	mov	r1, r6
 8011788:	4628      	mov	r0, r5
 801178a:	9205      	str	r2, [sp, #20]
 801178c:	47b8      	blx	r7
 801178e:	3001      	adds	r0, #1
 8011790:	f43f ae97 	beq.w	80114c2 <_printf_float+0xbe>
 8011794:	9a05      	ldr	r2, [sp, #20]
 8011796:	f10b 0b01 	add.w	fp, fp, #1
 801179a:	e7b9      	b.n	8011710 <_printf_float+0x30c>
 801179c:	ee18 3a10 	vmov	r3, s16
 80117a0:	4652      	mov	r2, sl
 80117a2:	4631      	mov	r1, r6
 80117a4:	4628      	mov	r0, r5
 80117a6:	47b8      	blx	r7
 80117a8:	3001      	adds	r0, #1
 80117aa:	d1be      	bne.n	801172a <_printf_float+0x326>
 80117ac:	e689      	b.n	80114c2 <_printf_float+0xbe>
 80117ae:	9a05      	ldr	r2, [sp, #20]
 80117b0:	464b      	mov	r3, r9
 80117b2:	4442      	add	r2, r8
 80117b4:	4631      	mov	r1, r6
 80117b6:	4628      	mov	r0, r5
 80117b8:	47b8      	blx	r7
 80117ba:	3001      	adds	r0, #1
 80117bc:	d1c1      	bne.n	8011742 <_printf_float+0x33e>
 80117be:	e680      	b.n	80114c2 <_printf_float+0xbe>
 80117c0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80117c2:	2a01      	cmp	r2, #1
 80117c4:	dc01      	bgt.n	80117ca <_printf_float+0x3c6>
 80117c6:	07db      	lsls	r3, r3, #31
 80117c8:	d53a      	bpl.n	8011840 <_printf_float+0x43c>
 80117ca:	2301      	movs	r3, #1
 80117cc:	4642      	mov	r2, r8
 80117ce:	4631      	mov	r1, r6
 80117d0:	4628      	mov	r0, r5
 80117d2:	47b8      	blx	r7
 80117d4:	3001      	adds	r0, #1
 80117d6:	f43f ae74 	beq.w	80114c2 <_printf_float+0xbe>
 80117da:	ee18 3a10 	vmov	r3, s16
 80117de:	4652      	mov	r2, sl
 80117e0:	4631      	mov	r1, r6
 80117e2:	4628      	mov	r0, r5
 80117e4:	47b8      	blx	r7
 80117e6:	3001      	adds	r0, #1
 80117e8:	f43f ae6b 	beq.w	80114c2 <_printf_float+0xbe>
 80117ec:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80117f0:	2200      	movs	r2, #0
 80117f2:	2300      	movs	r3, #0
 80117f4:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80117f8:	f7ef f976 	bl	8000ae8 <__aeabi_dcmpeq>
 80117fc:	b9d8      	cbnz	r0, 8011836 <_printf_float+0x432>
 80117fe:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8011802:	f108 0201 	add.w	r2, r8, #1
 8011806:	4631      	mov	r1, r6
 8011808:	4628      	mov	r0, r5
 801180a:	47b8      	blx	r7
 801180c:	3001      	adds	r0, #1
 801180e:	d10e      	bne.n	801182e <_printf_float+0x42a>
 8011810:	e657      	b.n	80114c2 <_printf_float+0xbe>
 8011812:	2301      	movs	r3, #1
 8011814:	4652      	mov	r2, sl
 8011816:	4631      	mov	r1, r6
 8011818:	4628      	mov	r0, r5
 801181a:	47b8      	blx	r7
 801181c:	3001      	adds	r0, #1
 801181e:	f43f ae50 	beq.w	80114c2 <_printf_float+0xbe>
 8011822:	f108 0801 	add.w	r8, r8, #1
 8011826:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011828:	3b01      	subs	r3, #1
 801182a:	4543      	cmp	r3, r8
 801182c:	dcf1      	bgt.n	8011812 <_printf_float+0x40e>
 801182e:	464b      	mov	r3, r9
 8011830:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8011834:	e6da      	b.n	80115ec <_printf_float+0x1e8>
 8011836:	f04f 0800 	mov.w	r8, #0
 801183a:	f104 0a1a 	add.w	sl, r4, #26
 801183e:	e7f2      	b.n	8011826 <_printf_float+0x422>
 8011840:	2301      	movs	r3, #1
 8011842:	4642      	mov	r2, r8
 8011844:	e7df      	b.n	8011806 <_printf_float+0x402>
 8011846:	2301      	movs	r3, #1
 8011848:	464a      	mov	r2, r9
 801184a:	4631      	mov	r1, r6
 801184c:	4628      	mov	r0, r5
 801184e:	47b8      	blx	r7
 8011850:	3001      	adds	r0, #1
 8011852:	f43f ae36 	beq.w	80114c2 <_printf_float+0xbe>
 8011856:	f108 0801 	add.w	r8, r8, #1
 801185a:	68e3      	ldr	r3, [r4, #12]
 801185c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801185e:	1a5b      	subs	r3, r3, r1
 8011860:	4543      	cmp	r3, r8
 8011862:	dcf0      	bgt.n	8011846 <_printf_float+0x442>
 8011864:	e6f8      	b.n	8011658 <_printf_float+0x254>
 8011866:	f04f 0800 	mov.w	r8, #0
 801186a:	f104 0919 	add.w	r9, r4, #25
 801186e:	e7f4      	b.n	801185a <_printf_float+0x456>

08011870 <_printf_common>:
 8011870:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011874:	4616      	mov	r6, r2
 8011876:	4699      	mov	r9, r3
 8011878:	688a      	ldr	r2, [r1, #8]
 801187a:	690b      	ldr	r3, [r1, #16]
 801187c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8011880:	4293      	cmp	r3, r2
 8011882:	bfb8      	it	lt
 8011884:	4613      	movlt	r3, r2
 8011886:	6033      	str	r3, [r6, #0]
 8011888:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801188c:	4607      	mov	r7, r0
 801188e:	460c      	mov	r4, r1
 8011890:	b10a      	cbz	r2, 8011896 <_printf_common+0x26>
 8011892:	3301      	adds	r3, #1
 8011894:	6033      	str	r3, [r6, #0]
 8011896:	6823      	ldr	r3, [r4, #0]
 8011898:	0699      	lsls	r1, r3, #26
 801189a:	bf42      	ittt	mi
 801189c:	6833      	ldrmi	r3, [r6, #0]
 801189e:	3302      	addmi	r3, #2
 80118a0:	6033      	strmi	r3, [r6, #0]
 80118a2:	6825      	ldr	r5, [r4, #0]
 80118a4:	f015 0506 	ands.w	r5, r5, #6
 80118a8:	d106      	bne.n	80118b8 <_printf_common+0x48>
 80118aa:	f104 0a19 	add.w	sl, r4, #25
 80118ae:	68e3      	ldr	r3, [r4, #12]
 80118b0:	6832      	ldr	r2, [r6, #0]
 80118b2:	1a9b      	subs	r3, r3, r2
 80118b4:	42ab      	cmp	r3, r5
 80118b6:	dc26      	bgt.n	8011906 <_printf_common+0x96>
 80118b8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80118bc:	1e13      	subs	r3, r2, #0
 80118be:	6822      	ldr	r2, [r4, #0]
 80118c0:	bf18      	it	ne
 80118c2:	2301      	movne	r3, #1
 80118c4:	0692      	lsls	r2, r2, #26
 80118c6:	d42b      	bmi.n	8011920 <_printf_common+0xb0>
 80118c8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80118cc:	4649      	mov	r1, r9
 80118ce:	4638      	mov	r0, r7
 80118d0:	47c0      	blx	r8
 80118d2:	3001      	adds	r0, #1
 80118d4:	d01e      	beq.n	8011914 <_printf_common+0xa4>
 80118d6:	6823      	ldr	r3, [r4, #0]
 80118d8:	6922      	ldr	r2, [r4, #16]
 80118da:	f003 0306 	and.w	r3, r3, #6
 80118de:	2b04      	cmp	r3, #4
 80118e0:	bf02      	ittt	eq
 80118e2:	68e5      	ldreq	r5, [r4, #12]
 80118e4:	6833      	ldreq	r3, [r6, #0]
 80118e6:	1aed      	subeq	r5, r5, r3
 80118e8:	68a3      	ldr	r3, [r4, #8]
 80118ea:	bf0c      	ite	eq
 80118ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80118f0:	2500      	movne	r5, #0
 80118f2:	4293      	cmp	r3, r2
 80118f4:	bfc4      	itt	gt
 80118f6:	1a9b      	subgt	r3, r3, r2
 80118f8:	18ed      	addgt	r5, r5, r3
 80118fa:	2600      	movs	r6, #0
 80118fc:	341a      	adds	r4, #26
 80118fe:	42b5      	cmp	r5, r6
 8011900:	d11a      	bne.n	8011938 <_printf_common+0xc8>
 8011902:	2000      	movs	r0, #0
 8011904:	e008      	b.n	8011918 <_printf_common+0xa8>
 8011906:	2301      	movs	r3, #1
 8011908:	4652      	mov	r2, sl
 801190a:	4649      	mov	r1, r9
 801190c:	4638      	mov	r0, r7
 801190e:	47c0      	blx	r8
 8011910:	3001      	adds	r0, #1
 8011912:	d103      	bne.n	801191c <_printf_common+0xac>
 8011914:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011918:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801191c:	3501      	adds	r5, #1
 801191e:	e7c6      	b.n	80118ae <_printf_common+0x3e>
 8011920:	18e1      	adds	r1, r4, r3
 8011922:	1c5a      	adds	r2, r3, #1
 8011924:	2030      	movs	r0, #48	; 0x30
 8011926:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801192a:	4422      	add	r2, r4
 801192c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8011930:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8011934:	3302      	adds	r3, #2
 8011936:	e7c7      	b.n	80118c8 <_printf_common+0x58>
 8011938:	2301      	movs	r3, #1
 801193a:	4622      	mov	r2, r4
 801193c:	4649      	mov	r1, r9
 801193e:	4638      	mov	r0, r7
 8011940:	47c0      	blx	r8
 8011942:	3001      	adds	r0, #1
 8011944:	d0e6      	beq.n	8011914 <_printf_common+0xa4>
 8011946:	3601      	adds	r6, #1
 8011948:	e7d9      	b.n	80118fe <_printf_common+0x8e>
	...

0801194c <_printf_i>:
 801194c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011950:	7e0f      	ldrb	r7, [r1, #24]
 8011952:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8011954:	2f78      	cmp	r7, #120	; 0x78
 8011956:	4691      	mov	r9, r2
 8011958:	4680      	mov	r8, r0
 801195a:	460c      	mov	r4, r1
 801195c:	469a      	mov	sl, r3
 801195e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8011962:	d807      	bhi.n	8011974 <_printf_i+0x28>
 8011964:	2f62      	cmp	r7, #98	; 0x62
 8011966:	d80a      	bhi.n	801197e <_printf_i+0x32>
 8011968:	2f00      	cmp	r7, #0
 801196a:	f000 80d4 	beq.w	8011b16 <_printf_i+0x1ca>
 801196e:	2f58      	cmp	r7, #88	; 0x58
 8011970:	f000 80c0 	beq.w	8011af4 <_printf_i+0x1a8>
 8011974:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011978:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 801197c:	e03a      	b.n	80119f4 <_printf_i+0xa8>
 801197e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8011982:	2b15      	cmp	r3, #21
 8011984:	d8f6      	bhi.n	8011974 <_printf_i+0x28>
 8011986:	a101      	add	r1, pc, #4	; (adr r1, 801198c <_printf_i+0x40>)
 8011988:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801198c:	080119e5 	.word	0x080119e5
 8011990:	080119f9 	.word	0x080119f9
 8011994:	08011975 	.word	0x08011975
 8011998:	08011975 	.word	0x08011975
 801199c:	08011975 	.word	0x08011975
 80119a0:	08011975 	.word	0x08011975
 80119a4:	080119f9 	.word	0x080119f9
 80119a8:	08011975 	.word	0x08011975
 80119ac:	08011975 	.word	0x08011975
 80119b0:	08011975 	.word	0x08011975
 80119b4:	08011975 	.word	0x08011975
 80119b8:	08011afd 	.word	0x08011afd
 80119bc:	08011a25 	.word	0x08011a25
 80119c0:	08011ab7 	.word	0x08011ab7
 80119c4:	08011975 	.word	0x08011975
 80119c8:	08011975 	.word	0x08011975
 80119cc:	08011b1f 	.word	0x08011b1f
 80119d0:	08011975 	.word	0x08011975
 80119d4:	08011a25 	.word	0x08011a25
 80119d8:	08011975 	.word	0x08011975
 80119dc:	08011975 	.word	0x08011975
 80119e0:	08011abf 	.word	0x08011abf
 80119e4:	682b      	ldr	r3, [r5, #0]
 80119e6:	1d1a      	adds	r2, r3, #4
 80119e8:	681b      	ldr	r3, [r3, #0]
 80119ea:	602a      	str	r2, [r5, #0]
 80119ec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80119f0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80119f4:	2301      	movs	r3, #1
 80119f6:	e09f      	b.n	8011b38 <_printf_i+0x1ec>
 80119f8:	6820      	ldr	r0, [r4, #0]
 80119fa:	682b      	ldr	r3, [r5, #0]
 80119fc:	0607      	lsls	r7, r0, #24
 80119fe:	f103 0104 	add.w	r1, r3, #4
 8011a02:	6029      	str	r1, [r5, #0]
 8011a04:	d501      	bpl.n	8011a0a <_printf_i+0xbe>
 8011a06:	681e      	ldr	r6, [r3, #0]
 8011a08:	e003      	b.n	8011a12 <_printf_i+0xc6>
 8011a0a:	0646      	lsls	r6, r0, #25
 8011a0c:	d5fb      	bpl.n	8011a06 <_printf_i+0xba>
 8011a0e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8011a12:	2e00      	cmp	r6, #0
 8011a14:	da03      	bge.n	8011a1e <_printf_i+0xd2>
 8011a16:	232d      	movs	r3, #45	; 0x2d
 8011a18:	4276      	negs	r6, r6
 8011a1a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011a1e:	485a      	ldr	r0, [pc, #360]	; (8011b88 <_printf_i+0x23c>)
 8011a20:	230a      	movs	r3, #10
 8011a22:	e012      	b.n	8011a4a <_printf_i+0xfe>
 8011a24:	682b      	ldr	r3, [r5, #0]
 8011a26:	6820      	ldr	r0, [r4, #0]
 8011a28:	1d19      	adds	r1, r3, #4
 8011a2a:	6029      	str	r1, [r5, #0]
 8011a2c:	0605      	lsls	r5, r0, #24
 8011a2e:	d501      	bpl.n	8011a34 <_printf_i+0xe8>
 8011a30:	681e      	ldr	r6, [r3, #0]
 8011a32:	e002      	b.n	8011a3a <_printf_i+0xee>
 8011a34:	0641      	lsls	r1, r0, #25
 8011a36:	d5fb      	bpl.n	8011a30 <_printf_i+0xe4>
 8011a38:	881e      	ldrh	r6, [r3, #0]
 8011a3a:	4853      	ldr	r0, [pc, #332]	; (8011b88 <_printf_i+0x23c>)
 8011a3c:	2f6f      	cmp	r7, #111	; 0x6f
 8011a3e:	bf0c      	ite	eq
 8011a40:	2308      	moveq	r3, #8
 8011a42:	230a      	movne	r3, #10
 8011a44:	2100      	movs	r1, #0
 8011a46:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8011a4a:	6865      	ldr	r5, [r4, #4]
 8011a4c:	60a5      	str	r5, [r4, #8]
 8011a4e:	2d00      	cmp	r5, #0
 8011a50:	bfa2      	ittt	ge
 8011a52:	6821      	ldrge	r1, [r4, #0]
 8011a54:	f021 0104 	bicge.w	r1, r1, #4
 8011a58:	6021      	strge	r1, [r4, #0]
 8011a5a:	b90e      	cbnz	r6, 8011a60 <_printf_i+0x114>
 8011a5c:	2d00      	cmp	r5, #0
 8011a5e:	d04b      	beq.n	8011af8 <_printf_i+0x1ac>
 8011a60:	4615      	mov	r5, r2
 8011a62:	fbb6 f1f3 	udiv	r1, r6, r3
 8011a66:	fb03 6711 	mls	r7, r3, r1, r6
 8011a6a:	5dc7      	ldrb	r7, [r0, r7]
 8011a6c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8011a70:	4637      	mov	r7, r6
 8011a72:	42bb      	cmp	r3, r7
 8011a74:	460e      	mov	r6, r1
 8011a76:	d9f4      	bls.n	8011a62 <_printf_i+0x116>
 8011a78:	2b08      	cmp	r3, #8
 8011a7a:	d10b      	bne.n	8011a94 <_printf_i+0x148>
 8011a7c:	6823      	ldr	r3, [r4, #0]
 8011a7e:	07de      	lsls	r6, r3, #31
 8011a80:	d508      	bpl.n	8011a94 <_printf_i+0x148>
 8011a82:	6923      	ldr	r3, [r4, #16]
 8011a84:	6861      	ldr	r1, [r4, #4]
 8011a86:	4299      	cmp	r1, r3
 8011a88:	bfde      	ittt	le
 8011a8a:	2330      	movle	r3, #48	; 0x30
 8011a8c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8011a90:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8011a94:	1b52      	subs	r2, r2, r5
 8011a96:	6122      	str	r2, [r4, #16]
 8011a98:	f8cd a000 	str.w	sl, [sp]
 8011a9c:	464b      	mov	r3, r9
 8011a9e:	aa03      	add	r2, sp, #12
 8011aa0:	4621      	mov	r1, r4
 8011aa2:	4640      	mov	r0, r8
 8011aa4:	f7ff fee4 	bl	8011870 <_printf_common>
 8011aa8:	3001      	adds	r0, #1
 8011aaa:	d14a      	bne.n	8011b42 <_printf_i+0x1f6>
 8011aac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011ab0:	b004      	add	sp, #16
 8011ab2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011ab6:	6823      	ldr	r3, [r4, #0]
 8011ab8:	f043 0320 	orr.w	r3, r3, #32
 8011abc:	6023      	str	r3, [r4, #0]
 8011abe:	4833      	ldr	r0, [pc, #204]	; (8011b8c <_printf_i+0x240>)
 8011ac0:	2778      	movs	r7, #120	; 0x78
 8011ac2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8011ac6:	6823      	ldr	r3, [r4, #0]
 8011ac8:	6829      	ldr	r1, [r5, #0]
 8011aca:	061f      	lsls	r7, r3, #24
 8011acc:	f851 6b04 	ldr.w	r6, [r1], #4
 8011ad0:	d402      	bmi.n	8011ad8 <_printf_i+0x18c>
 8011ad2:	065f      	lsls	r7, r3, #25
 8011ad4:	bf48      	it	mi
 8011ad6:	b2b6      	uxthmi	r6, r6
 8011ad8:	07df      	lsls	r7, r3, #31
 8011ada:	bf48      	it	mi
 8011adc:	f043 0320 	orrmi.w	r3, r3, #32
 8011ae0:	6029      	str	r1, [r5, #0]
 8011ae2:	bf48      	it	mi
 8011ae4:	6023      	strmi	r3, [r4, #0]
 8011ae6:	b91e      	cbnz	r6, 8011af0 <_printf_i+0x1a4>
 8011ae8:	6823      	ldr	r3, [r4, #0]
 8011aea:	f023 0320 	bic.w	r3, r3, #32
 8011aee:	6023      	str	r3, [r4, #0]
 8011af0:	2310      	movs	r3, #16
 8011af2:	e7a7      	b.n	8011a44 <_printf_i+0xf8>
 8011af4:	4824      	ldr	r0, [pc, #144]	; (8011b88 <_printf_i+0x23c>)
 8011af6:	e7e4      	b.n	8011ac2 <_printf_i+0x176>
 8011af8:	4615      	mov	r5, r2
 8011afa:	e7bd      	b.n	8011a78 <_printf_i+0x12c>
 8011afc:	682b      	ldr	r3, [r5, #0]
 8011afe:	6826      	ldr	r6, [r4, #0]
 8011b00:	6961      	ldr	r1, [r4, #20]
 8011b02:	1d18      	adds	r0, r3, #4
 8011b04:	6028      	str	r0, [r5, #0]
 8011b06:	0635      	lsls	r5, r6, #24
 8011b08:	681b      	ldr	r3, [r3, #0]
 8011b0a:	d501      	bpl.n	8011b10 <_printf_i+0x1c4>
 8011b0c:	6019      	str	r1, [r3, #0]
 8011b0e:	e002      	b.n	8011b16 <_printf_i+0x1ca>
 8011b10:	0670      	lsls	r0, r6, #25
 8011b12:	d5fb      	bpl.n	8011b0c <_printf_i+0x1c0>
 8011b14:	8019      	strh	r1, [r3, #0]
 8011b16:	2300      	movs	r3, #0
 8011b18:	6123      	str	r3, [r4, #16]
 8011b1a:	4615      	mov	r5, r2
 8011b1c:	e7bc      	b.n	8011a98 <_printf_i+0x14c>
 8011b1e:	682b      	ldr	r3, [r5, #0]
 8011b20:	1d1a      	adds	r2, r3, #4
 8011b22:	602a      	str	r2, [r5, #0]
 8011b24:	681d      	ldr	r5, [r3, #0]
 8011b26:	6862      	ldr	r2, [r4, #4]
 8011b28:	2100      	movs	r1, #0
 8011b2a:	4628      	mov	r0, r5
 8011b2c:	f7ee fb60 	bl	80001f0 <memchr>
 8011b30:	b108      	cbz	r0, 8011b36 <_printf_i+0x1ea>
 8011b32:	1b40      	subs	r0, r0, r5
 8011b34:	6060      	str	r0, [r4, #4]
 8011b36:	6863      	ldr	r3, [r4, #4]
 8011b38:	6123      	str	r3, [r4, #16]
 8011b3a:	2300      	movs	r3, #0
 8011b3c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011b40:	e7aa      	b.n	8011a98 <_printf_i+0x14c>
 8011b42:	6923      	ldr	r3, [r4, #16]
 8011b44:	462a      	mov	r2, r5
 8011b46:	4649      	mov	r1, r9
 8011b48:	4640      	mov	r0, r8
 8011b4a:	47d0      	blx	sl
 8011b4c:	3001      	adds	r0, #1
 8011b4e:	d0ad      	beq.n	8011aac <_printf_i+0x160>
 8011b50:	6823      	ldr	r3, [r4, #0]
 8011b52:	079b      	lsls	r3, r3, #30
 8011b54:	d413      	bmi.n	8011b7e <_printf_i+0x232>
 8011b56:	68e0      	ldr	r0, [r4, #12]
 8011b58:	9b03      	ldr	r3, [sp, #12]
 8011b5a:	4298      	cmp	r0, r3
 8011b5c:	bfb8      	it	lt
 8011b5e:	4618      	movlt	r0, r3
 8011b60:	e7a6      	b.n	8011ab0 <_printf_i+0x164>
 8011b62:	2301      	movs	r3, #1
 8011b64:	4632      	mov	r2, r6
 8011b66:	4649      	mov	r1, r9
 8011b68:	4640      	mov	r0, r8
 8011b6a:	47d0      	blx	sl
 8011b6c:	3001      	adds	r0, #1
 8011b6e:	d09d      	beq.n	8011aac <_printf_i+0x160>
 8011b70:	3501      	adds	r5, #1
 8011b72:	68e3      	ldr	r3, [r4, #12]
 8011b74:	9903      	ldr	r1, [sp, #12]
 8011b76:	1a5b      	subs	r3, r3, r1
 8011b78:	42ab      	cmp	r3, r5
 8011b7a:	dcf2      	bgt.n	8011b62 <_printf_i+0x216>
 8011b7c:	e7eb      	b.n	8011b56 <_printf_i+0x20a>
 8011b7e:	2500      	movs	r5, #0
 8011b80:	f104 0619 	add.w	r6, r4, #25
 8011b84:	e7f5      	b.n	8011b72 <_printf_i+0x226>
 8011b86:	bf00      	nop
 8011b88:	08017756 	.word	0x08017756
 8011b8c:	08017767 	.word	0x08017767

08011b90 <std>:
 8011b90:	2300      	movs	r3, #0
 8011b92:	b510      	push	{r4, lr}
 8011b94:	4604      	mov	r4, r0
 8011b96:	e9c0 3300 	strd	r3, r3, [r0]
 8011b9a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011b9e:	6083      	str	r3, [r0, #8]
 8011ba0:	8181      	strh	r1, [r0, #12]
 8011ba2:	6643      	str	r3, [r0, #100]	; 0x64
 8011ba4:	81c2      	strh	r2, [r0, #14]
 8011ba6:	6183      	str	r3, [r0, #24]
 8011ba8:	4619      	mov	r1, r3
 8011baa:	2208      	movs	r2, #8
 8011bac:	305c      	adds	r0, #92	; 0x5c
 8011bae:	f000 f9e7 	bl	8011f80 <memset>
 8011bb2:	4b0d      	ldr	r3, [pc, #52]	; (8011be8 <std+0x58>)
 8011bb4:	6263      	str	r3, [r4, #36]	; 0x24
 8011bb6:	4b0d      	ldr	r3, [pc, #52]	; (8011bec <std+0x5c>)
 8011bb8:	62a3      	str	r3, [r4, #40]	; 0x28
 8011bba:	4b0d      	ldr	r3, [pc, #52]	; (8011bf0 <std+0x60>)
 8011bbc:	62e3      	str	r3, [r4, #44]	; 0x2c
 8011bbe:	4b0d      	ldr	r3, [pc, #52]	; (8011bf4 <std+0x64>)
 8011bc0:	6323      	str	r3, [r4, #48]	; 0x30
 8011bc2:	4b0d      	ldr	r3, [pc, #52]	; (8011bf8 <std+0x68>)
 8011bc4:	6224      	str	r4, [r4, #32]
 8011bc6:	429c      	cmp	r4, r3
 8011bc8:	d006      	beq.n	8011bd8 <std+0x48>
 8011bca:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8011bce:	4294      	cmp	r4, r2
 8011bd0:	d002      	beq.n	8011bd8 <std+0x48>
 8011bd2:	33d0      	adds	r3, #208	; 0xd0
 8011bd4:	429c      	cmp	r4, r3
 8011bd6:	d105      	bne.n	8011be4 <std+0x54>
 8011bd8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8011bdc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011be0:	f000 bab0 	b.w	8012144 <__retarget_lock_init_recursive>
 8011be4:	bd10      	pop	{r4, pc}
 8011be6:	bf00      	nop
 8011be8:	08011d9d 	.word	0x08011d9d
 8011bec:	08011dbf 	.word	0x08011dbf
 8011bf0:	08011df7 	.word	0x08011df7
 8011bf4:	08011e1b 	.word	0x08011e1b
 8011bf8:	2000e9d8 	.word	0x2000e9d8

08011bfc <stdio_exit_handler>:
 8011bfc:	4a02      	ldr	r2, [pc, #8]	; (8011c08 <stdio_exit_handler+0xc>)
 8011bfe:	4903      	ldr	r1, [pc, #12]	; (8011c0c <stdio_exit_handler+0x10>)
 8011c00:	4803      	ldr	r0, [pc, #12]	; (8011c10 <stdio_exit_handler+0x14>)
 8011c02:	f000 b87b 	b.w	8011cfc <_fwalk_sglue>
 8011c06:	bf00      	nop
 8011c08:	20006e80 	.word	0x20006e80
 8011c0c:	08013d01 	.word	0x08013d01
 8011c10:	20006e8c 	.word	0x20006e8c

08011c14 <cleanup_stdio>:
 8011c14:	6841      	ldr	r1, [r0, #4]
 8011c16:	4b0c      	ldr	r3, [pc, #48]	; (8011c48 <cleanup_stdio+0x34>)
 8011c18:	4299      	cmp	r1, r3
 8011c1a:	b510      	push	{r4, lr}
 8011c1c:	4604      	mov	r4, r0
 8011c1e:	d001      	beq.n	8011c24 <cleanup_stdio+0x10>
 8011c20:	f002 f86e 	bl	8013d00 <_fflush_r>
 8011c24:	68a1      	ldr	r1, [r4, #8]
 8011c26:	4b09      	ldr	r3, [pc, #36]	; (8011c4c <cleanup_stdio+0x38>)
 8011c28:	4299      	cmp	r1, r3
 8011c2a:	d002      	beq.n	8011c32 <cleanup_stdio+0x1e>
 8011c2c:	4620      	mov	r0, r4
 8011c2e:	f002 f867 	bl	8013d00 <_fflush_r>
 8011c32:	68e1      	ldr	r1, [r4, #12]
 8011c34:	4b06      	ldr	r3, [pc, #24]	; (8011c50 <cleanup_stdio+0x3c>)
 8011c36:	4299      	cmp	r1, r3
 8011c38:	d004      	beq.n	8011c44 <cleanup_stdio+0x30>
 8011c3a:	4620      	mov	r0, r4
 8011c3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011c40:	f002 b85e 	b.w	8013d00 <_fflush_r>
 8011c44:	bd10      	pop	{r4, pc}
 8011c46:	bf00      	nop
 8011c48:	2000e9d8 	.word	0x2000e9d8
 8011c4c:	2000ea40 	.word	0x2000ea40
 8011c50:	2000eaa8 	.word	0x2000eaa8

08011c54 <global_stdio_init.part.0>:
 8011c54:	b510      	push	{r4, lr}
 8011c56:	4b0b      	ldr	r3, [pc, #44]	; (8011c84 <global_stdio_init.part.0+0x30>)
 8011c58:	4c0b      	ldr	r4, [pc, #44]	; (8011c88 <global_stdio_init.part.0+0x34>)
 8011c5a:	4a0c      	ldr	r2, [pc, #48]	; (8011c8c <global_stdio_init.part.0+0x38>)
 8011c5c:	601a      	str	r2, [r3, #0]
 8011c5e:	4620      	mov	r0, r4
 8011c60:	2200      	movs	r2, #0
 8011c62:	2104      	movs	r1, #4
 8011c64:	f7ff ff94 	bl	8011b90 <std>
 8011c68:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8011c6c:	2201      	movs	r2, #1
 8011c6e:	2109      	movs	r1, #9
 8011c70:	f7ff ff8e 	bl	8011b90 <std>
 8011c74:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8011c78:	2202      	movs	r2, #2
 8011c7a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011c7e:	2112      	movs	r1, #18
 8011c80:	f7ff bf86 	b.w	8011b90 <std>
 8011c84:	2000eb10 	.word	0x2000eb10
 8011c88:	2000e9d8 	.word	0x2000e9d8
 8011c8c:	08011bfd 	.word	0x08011bfd

08011c90 <__sfp_lock_acquire>:
 8011c90:	4801      	ldr	r0, [pc, #4]	; (8011c98 <__sfp_lock_acquire+0x8>)
 8011c92:	f000 ba58 	b.w	8012146 <__retarget_lock_acquire_recursive>
 8011c96:	bf00      	nop
 8011c98:	2000eb1a 	.word	0x2000eb1a

08011c9c <__sfp_lock_release>:
 8011c9c:	4801      	ldr	r0, [pc, #4]	; (8011ca4 <__sfp_lock_release+0x8>)
 8011c9e:	f000 ba53 	b.w	8012148 <__retarget_lock_release_recursive>
 8011ca2:	bf00      	nop
 8011ca4:	2000eb1a 	.word	0x2000eb1a

08011ca8 <__sinit>:
 8011ca8:	b510      	push	{r4, lr}
 8011caa:	4604      	mov	r4, r0
 8011cac:	f7ff fff0 	bl	8011c90 <__sfp_lock_acquire>
 8011cb0:	6a23      	ldr	r3, [r4, #32]
 8011cb2:	b11b      	cbz	r3, 8011cbc <__sinit+0x14>
 8011cb4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011cb8:	f7ff bff0 	b.w	8011c9c <__sfp_lock_release>
 8011cbc:	4b04      	ldr	r3, [pc, #16]	; (8011cd0 <__sinit+0x28>)
 8011cbe:	6223      	str	r3, [r4, #32]
 8011cc0:	4b04      	ldr	r3, [pc, #16]	; (8011cd4 <__sinit+0x2c>)
 8011cc2:	681b      	ldr	r3, [r3, #0]
 8011cc4:	2b00      	cmp	r3, #0
 8011cc6:	d1f5      	bne.n	8011cb4 <__sinit+0xc>
 8011cc8:	f7ff ffc4 	bl	8011c54 <global_stdio_init.part.0>
 8011ccc:	e7f2      	b.n	8011cb4 <__sinit+0xc>
 8011cce:	bf00      	nop
 8011cd0:	08011c15 	.word	0x08011c15
 8011cd4:	2000eb10 	.word	0x2000eb10

08011cd8 <fiprintf>:
 8011cd8:	b40e      	push	{r1, r2, r3}
 8011cda:	b503      	push	{r0, r1, lr}
 8011cdc:	4601      	mov	r1, r0
 8011cde:	ab03      	add	r3, sp, #12
 8011ce0:	4805      	ldr	r0, [pc, #20]	; (8011cf8 <fiprintf+0x20>)
 8011ce2:	f853 2b04 	ldr.w	r2, [r3], #4
 8011ce6:	6800      	ldr	r0, [r0, #0]
 8011ce8:	9301      	str	r3, [sp, #4]
 8011cea:	f001 fe69 	bl	80139c0 <_vfiprintf_r>
 8011cee:	b002      	add	sp, #8
 8011cf0:	f85d eb04 	ldr.w	lr, [sp], #4
 8011cf4:	b003      	add	sp, #12
 8011cf6:	4770      	bx	lr
 8011cf8:	20006ed8 	.word	0x20006ed8

08011cfc <_fwalk_sglue>:
 8011cfc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011d00:	4607      	mov	r7, r0
 8011d02:	4688      	mov	r8, r1
 8011d04:	4614      	mov	r4, r2
 8011d06:	2600      	movs	r6, #0
 8011d08:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011d0c:	f1b9 0901 	subs.w	r9, r9, #1
 8011d10:	d505      	bpl.n	8011d1e <_fwalk_sglue+0x22>
 8011d12:	6824      	ldr	r4, [r4, #0]
 8011d14:	2c00      	cmp	r4, #0
 8011d16:	d1f7      	bne.n	8011d08 <_fwalk_sglue+0xc>
 8011d18:	4630      	mov	r0, r6
 8011d1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011d1e:	89ab      	ldrh	r3, [r5, #12]
 8011d20:	2b01      	cmp	r3, #1
 8011d22:	d907      	bls.n	8011d34 <_fwalk_sglue+0x38>
 8011d24:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011d28:	3301      	adds	r3, #1
 8011d2a:	d003      	beq.n	8011d34 <_fwalk_sglue+0x38>
 8011d2c:	4629      	mov	r1, r5
 8011d2e:	4638      	mov	r0, r7
 8011d30:	47c0      	blx	r8
 8011d32:	4306      	orrs	r6, r0
 8011d34:	3568      	adds	r5, #104	; 0x68
 8011d36:	e7e9      	b.n	8011d0c <_fwalk_sglue+0x10>

08011d38 <iprintf>:
 8011d38:	b40f      	push	{r0, r1, r2, r3}
 8011d3a:	b507      	push	{r0, r1, r2, lr}
 8011d3c:	4906      	ldr	r1, [pc, #24]	; (8011d58 <iprintf+0x20>)
 8011d3e:	ab04      	add	r3, sp, #16
 8011d40:	6808      	ldr	r0, [r1, #0]
 8011d42:	f853 2b04 	ldr.w	r2, [r3], #4
 8011d46:	6881      	ldr	r1, [r0, #8]
 8011d48:	9301      	str	r3, [sp, #4]
 8011d4a:	f001 fe39 	bl	80139c0 <_vfiprintf_r>
 8011d4e:	b003      	add	sp, #12
 8011d50:	f85d eb04 	ldr.w	lr, [sp], #4
 8011d54:	b004      	add	sp, #16
 8011d56:	4770      	bx	lr
 8011d58:	20006ed8 	.word	0x20006ed8

08011d5c <siprintf>:
 8011d5c:	b40e      	push	{r1, r2, r3}
 8011d5e:	b500      	push	{lr}
 8011d60:	b09c      	sub	sp, #112	; 0x70
 8011d62:	ab1d      	add	r3, sp, #116	; 0x74
 8011d64:	9002      	str	r0, [sp, #8]
 8011d66:	9006      	str	r0, [sp, #24]
 8011d68:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8011d6c:	4809      	ldr	r0, [pc, #36]	; (8011d94 <siprintf+0x38>)
 8011d6e:	9107      	str	r1, [sp, #28]
 8011d70:	9104      	str	r1, [sp, #16]
 8011d72:	4909      	ldr	r1, [pc, #36]	; (8011d98 <siprintf+0x3c>)
 8011d74:	f853 2b04 	ldr.w	r2, [r3], #4
 8011d78:	9105      	str	r1, [sp, #20]
 8011d7a:	6800      	ldr	r0, [r0, #0]
 8011d7c:	9301      	str	r3, [sp, #4]
 8011d7e:	a902      	add	r1, sp, #8
 8011d80:	f001 fcf6 	bl	8013770 <_svfiprintf_r>
 8011d84:	9b02      	ldr	r3, [sp, #8]
 8011d86:	2200      	movs	r2, #0
 8011d88:	701a      	strb	r2, [r3, #0]
 8011d8a:	b01c      	add	sp, #112	; 0x70
 8011d8c:	f85d eb04 	ldr.w	lr, [sp], #4
 8011d90:	b003      	add	sp, #12
 8011d92:	4770      	bx	lr
 8011d94:	20006ed8 	.word	0x20006ed8
 8011d98:	ffff0208 	.word	0xffff0208

08011d9c <__sread>:
 8011d9c:	b510      	push	{r4, lr}
 8011d9e:	460c      	mov	r4, r1
 8011da0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011da4:	f000 f95c 	bl	8012060 <_read_r>
 8011da8:	2800      	cmp	r0, #0
 8011daa:	bfab      	itete	ge
 8011dac:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8011dae:	89a3      	ldrhlt	r3, [r4, #12]
 8011db0:	181b      	addge	r3, r3, r0
 8011db2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8011db6:	bfac      	ite	ge
 8011db8:	6563      	strge	r3, [r4, #84]	; 0x54
 8011dba:	81a3      	strhlt	r3, [r4, #12]
 8011dbc:	bd10      	pop	{r4, pc}

08011dbe <__swrite>:
 8011dbe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011dc2:	461f      	mov	r7, r3
 8011dc4:	898b      	ldrh	r3, [r1, #12]
 8011dc6:	05db      	lsls	r3, r3, #23
 8011dc8:	4605      	mov	r5, r0
 8011dca:	460c      	mov	r4, r1
 8011dcc:	4616      	mov	r6, r2
 8011dce:	d505      	bpl.n	8011ddc <__swrite+0x1e>
 8011dd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011dd4:	2302      	movs	r3, #2
 8011dd6:	2200      	movs	r2, #0
 8011dd8:	f000 f930 	bl	801203c <_lseek_r>
 8011ddc:	89a3      	ldrh	r3, [r4, #12]
 8011dde:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011de2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8011de6:	81a3      	strh	r3, [r4, #12]
 8011de8:	4632      	mov	r2, r6
 8011dea:	463b      	mov	r3, r7
 8011dec:	4628      	mov	r0, r5
 8011dee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011df2:	f000 b96b 	b.w	80120cc <_write_r>

08011df6 <__sseek>:
 8011df6:	b510      	push	{r4, lr}
 8011df8:	460c      	mov	r4, r1
 8011dfa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011dfe:	f000 f91d 	bl	801203c <_lseek_r>
 8011e02:	1c43      	adds	r3, r0, #1
 8011e04:	89a3      	ldrh	r3, [r4, #12]
 8011e06:	bf15      	itete	ne
 8011e08:	6560      	strne	r0, [r4, #84]	; 0x54
 8011e0a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8011e0e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8011e12:	81a3      	strheq	r3, [r4, #12]
 8011e14:	bf18      	it	ne
 8011e16:	81a3      	strhne	r3, [r4, #12]
 8011e18:	bd10      	pop	{r4, pc}

08011e1a <__sclose>:
 8011e1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011e1e:	f000 b8fd 	b.w	801201c <_close_r>

08011e22 <__swbuf_r>:
 8011e22:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011e24:	460e      	mov	r6, r1
 8011e26:	4614      	mov	r4, r2
 8011e28:	4605      	mov	r5, r0
 8011e2a:	b118      	cbz	r0, 8011e34 <__swbuf_r+0x12>
 8011e2c:	6a03      	ldr	r3, [r0, #32]
 8011e2e:	b90b      	cbnz	r3, 8011e34 <__swbuf_r+0x12>
 8011e30:	f7ff ff3a 	bl	8011ca8 <__sinit>
 8011e34:	69a3      	ldr	r3, [r4, #24]
 8011e36:	60a3      	str	r3, [r4, #8]
 8011e38:	89a3      	ldrh	r3, [r4, #12]
 8011e3a:	071a      	lsls	r2, r3, #28
 8011e3c:	d525      	bpl.n	8011e8a <__swbuf_r+0x68>
 8011e3e:	6923      	ldr	r3, [r4, #16]
 8011e40:	b31b      	cbz	r3, 8011e8a <__swbuf_r+0x68>
 8011e42:	6823      	ldr	r3, [r4, #0]
 8011e44:	6922      	ldr	r2, [r4, #16]
 8011e46:	1a98      	subs	r0, r3, r2
 8011e48:	6963      	ldr	r3, [r4, #20]
 8011e4a:	b2f6      	uxtb	r6, r6
 8011e4c:	4283      	cmp	r3, r0
 8011e4e:	4637      	mov	r7, r6
 8011e50:	dc04      	bgt.n	8011e5c <__swbuf_r+0x3a>
 8011e52:	4621      	mov	r1, r4
 8011e54:	4628      	mov	r0, r5
 8011e56:	f001 ff53 	bl	8013d00 <_fflush_r>
 8011e5a:	b9e0      	cbnz	r0, 8011e96 <__swbuf_r+0x74>
 8011e5c:	68a3      	ldr	r3, [r4, #8]
 8011e5e:	3b01      	subs	r3, #1
 8011e60:	60a3      	str	r3, [r4, #8]
 8011e62:	6823      	ldr	r3, [r4, #0]
 8011e64:	1c5a      	adds	r2, r3, #1
 8011e66:	6022      	str	r2, [r4, #0]
 8011e68:	701e      	strb	r6, [r3, #0]
 8011e6a:	6962      	ldr	r2, [r4, #20]
 8011e6c:	1c43      	adds	r3, r0, #1
 8011e6e:	429a      	cmp	r2, r3
 8011e70:	d004      	beq.n	8011e7c <__swbuf_r+0x5a>
 8011e72:	89a3      	ldrh	r3, [r4, #12]
 8011e74:	07db      	lsls	r3, r3, #31
 8011e76:	d506      	bpl.n	8011e86 <__swbuf_r+0x64>
 8011e78:	2e0a      	cmp	r6, #10
 8011e7a:	d104      	bne.n	8011e86 <__swbuf_r+0x64>
 8011e7c:	4621      	mov	r1, r4
 8011e7e:	4628      	mov	r0, r5
 8011e80:	f001 ff3e 	bl	8013d00 <_fflush_r>
 8011e84:	b938      	cbnz	r0, 8011e96 <__swbuf_r+0x74>
 8011e86:	4638      	mov	r0, r7
 8011e88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011e8a:	4621      	mov	r1, r4
 8011e8c:	4628      	mov	r0, r5
 8011e8e:	f000 f805 	bl	8011e9c <__swsetup_r>
 8011e92:	2800      	cmp	r0, #0
 8011e94:	d0d5      	beq.n	8011e42 <__swbuf_r+0x20>
 8011e96:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8011e9a:	e7f4      	b.n	8011e86 <__swbuf_r+0x64>

08011e9c <__swsetup_r>:
 8011e9c:	b538      	push	{r3, r4, r5, lr}
 8011e9e:	4b2a      	ldr	r3, [pc, #168]	; (8011f48 <__swsetup_r+0xac>)
 8011ea0:	4605      	mov	r5, r0
 8011ea2:	6818      	ldr	r0, [r3, #0]
 8011ea4:	460c      	mov	r4, r1
 8011ea6:	b118      	cbz	r0, 8011eb0 <__swsetup_r+0x14>
 8011ea8:	6a03      	ldr	r3, [r0, #32]
 8011eaa:	b90b      	cbnz	r3, 8011eb0 <__swsetup_r+0x14>
 8011eac:	f7ff fefc 	bl	8011ca8 <__sinit>
 8011eb0:	89a3      	ldrh	r3, [r4, #12]
 8011eb2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011eb6:	0718      	lsls	r0, r3, #28
 8011eb8:	d422      	bmi.n	8011f00 <__swsetup_r+0x64>
 8011eba:	06d9      	lsls	r1, r3, #27
 8011ebc:	d407      	bmi.n	8011ece <__swsetup_r+0x32>
 8011ebe:	2309      	movs	r3, #9
 8011ec0:	602b      	str	r3, [r5, #0]
 8011ec2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8011ec6:	81a3      	strh	r3, [r4, #12]
 8011ec8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011ecc:	e034      	b.n	8011f38 <__swsetup_r+0x9c>
 8011ece:	0758      	lsls	r0, r3, #29
 8011ed0:	d512      	bpl.n	8011ef8 <__swsetup_r+0x5c>
 8011ed2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011ed4:	b141      	cbz	r1, 8011ee8 <__swsetup_r+0x4c>
 8011ed6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011eda:	4299      	cmp	r1, r3
 8011edc:	d002      	beq.n	8011ee4 <__swsetup_r+0x48>
 8011ede:	4628      	mov	r0, r5
 8011ee0:	f001 f81c 	bl	8012f1c <_free_r>
 8011ee4:	2300      	movs	r3, #0
 8011ee6:	6363      	str	r3, [r4, #52]	; 0x34
 8011ee8:	89a3      	ldrh	r3, [r4, #12]
 8011eea:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8011eee:	81a3      	strh	r3, [r4, #12]
 8011ef0:	2300      	movs	r3, #0
 8011ef2:	6063      	str	r3, [r4, #4]
 8011ef4:	6923      	ldr	r3, [r4, #16]
 8011ef6:	6023      	str	r3, [r4, #0]
 8011ef8:	89a3      	ldrh	r3, [r4, #12]
 8011efa:	f043 0308 	orr.w	r3, r3, #8
 8011efe:	81a3      	strh	r3, [r4, #12]
 8011f00:	6923      	ldr	r3, [r4, #16]
 8011f02:	b94b      	cbnz	r3, 8011f18 <__swsetup_r+0x7c>
 8011f04:	89a3      	ldrh	r3, [r4, #12]
 8011f06:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8011f0a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8011f0e:	d003      	beq.n	8011f18 <__swsetup_r+0x7c>
 8011f10:	4621      	mov	r1, r4
 8011f12:	4628      	mov	r0, r5
 8011f14:	f001 ff42 	bl	8013d9c <__smakebuf_r>
 8011f18:	89a0      	ldrh	r0, [r4, #12]
 8011f1a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011f1e:	f010 0301 	ands.w	r3, r0, #1
 8011f22:	d00a      	beq.n	8011f3a <__swsetup_r+0x9e>
 8011f24:	2300      	movs	r3, #0
 8011f26:	60a3      	str	r3, [r4, #8]
 8011f28:	6963      	ldr	r3, [r4, #20]
 8011f2a:	425b      	negs	r3, r3
 8011f2c:	61a3      	str	r3, [r4, #24]
 8011f2e:	6923      	ldr	r3, [r4, #16]
 8011f30:	b943      	cbnz	r3, 8011f44 <__swsetup_r+0xa8>
 8011f32:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8011f36:	d1c4      	bne.n	8011ec2 <__swsetup_r+0x26>
 8011f38:	bd38      	pop	{r3, r4, r5, pc}
 8011f3a:	0781      	lsls	r1, r0, #30
 8011f3c:	bf58      	it	pl
 8011f3e:	6963      	ldrpl	r3, [r4, #20]
 8011f40:	60a3      	str	r3, [r4, #8]
 8011f42:	e7f4      	b.n	8011f2e <__swsetup_r+0x92>
 8011f44:	2000      	movs	r0, #0
 8011f46:	e7f7      	b.n	8011f38 <__swsetup_r+0x9c>
 8011f48:	20006ed8 	.word	0x20006ed8

08011f4c <memmove>:
 8011f4c:	4288      	cmp	r0, r1
 8011f4e:	b510      	push	{r4, lr}
 8011f50:	eb01 0402 	add.w	r4, r1, r2
 8011f54:	d902      	bls.n	8011f5c <memmove+0x10>
 8011f56:	4284      	cmp	r4, r0
 8011f58:	4623      	mov	r3, r4
 8011f5a:	d807      	bhi.n	8011f6c <memmove+0x20>
 8011f5c:	1e43      	subs	r3, r0, #1
 8011f5e:	42a1      	cmp	r1, r4
 8011f60:	d008      	beq.n	8011f74 <memmove+0x28>
 8011f62:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011f66:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011f6a:	e7f8      	b.n	8011f5e <memmove+0x12>
 8011f6c:	4402      	add	r2, r0
 8011f6e:	4601      	mov	r1, r0
 8011f70:	428a      	cmp	r2, r1
 8011f72:	d100      	bne.n	8011f76 <memmove+0x2a>
 8011f74:	bd10      	pop	{r4, pc}
 8011f76:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011f7a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011f7e:	e7f7      	b.n	8011f70 <memmove+0x24>

08011f80 <memset>:
 8011f80:	4402      	add	r2, r0
 8011f82:	4603      	mov	r3, r0
 8011f84:	4293      	cmp	r3, r2
 8011f86:	d100      	bne.n	8011f8a <memset+0xa>
 8011f88:	4770      	bx	lr
 8011f8a:	f803 1b01 	strb.w	r1, [r3], #1
 8011f8e:	e7f9      	b.n	8011f84 <memset+0x4>

08011f90 <strncmp>:
 8011f90:	b510      	push	{r4, lr}
 8011f92:	b16a      	cbz	r2, 8011fb0 <strncmp+0x20>
 8011f94:	3901      	subs	r1, #1
 8011f96:	1884      	adds	r4, r0, r2
 8011f98:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011f9c:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8011fa0:	429a      	cmp	r2, r3
 8011fa2:	d103      	bne.n	8011fac <strncmp+0x1c>
 8011fa4:	42a0      	cmp	r0, r4
 8011fa6:	d001      	beq.n	8011fac <strncmp+0x1c>
 8011fa8:	2a00      	cmp	r2, #0
 8011faa:	d1f5      	bne.n	8011f98 <strncmp+0x8>
 8011fac:	1ad0      	subs	r0, r2, r3
 8011fae:	bd10      	pop	{r4, pc}
 8011fb0:	4610      	mov	r0, r2
 8011fb2:	e7fc      	b.n	8011fae <strncmp+0x1e>

08011fb4 <_raise_r>:
 8011fb4:	291f      	cmp	r1, #31
 8011fb6:	b538      	push	{r3, r4, r5, lr}
 8011fb8:	4604      	mov	r4, r0
 8011fba:	460d      	mov	r5, r1
 8011fbc:	d904      	bls.n	8011fc8 <_raise_r+0x14>
 8011fbe:	2316      	movs	r3, #22
 8011fc0:	6003      	str	r3, [r0, #0]
 8011fc2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011fc6:	bd38      	pop	{r3, r4, r5, pc}
 8011fc8:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8011fca:	b112      	cbz	r2, 8011fd2 <_raise_r+0x1e>
 8011fcc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011fd0:	b94b      	cbnz	r3, 8011fe6 <_raise_r+0x32>
 8011fd2:	4620      	mov	r0, r4
 8011fd4:	f000 f868 	bl	80120a8 <_getpid_r>
 8011fd8:	462a      	mov	r2, r5
 8011fda:	4601      	mov	r1, r0
 8011fdc:	4620      	mov	r0, r4
 8011fde:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011fe2:	f000 b84f 	b.w	8012084 <_kill_r>
 8011fe6:	2b01      	cmp	r3, #1
 8011fe8:	d00a      	beq.n	8012000 <_raise_r+0x4c>
 8011fea:	1c59      	adds	r1, r3, #1
 8011fec:	d103      	bne.n	8011ff6 <_raise_r+0x42>
 8011fee:	2316      	movs	r3, #22
 8011ff0:	6003      	str	r3, [r0, #0]
 8011ff2:	2001      	movs	r0, #1
 8011ff4:	e7e7      	b.n	8011fc6 <_raise_r+0x12>
 8011ff6:	2400      	movs	r4, #0
 8011ff8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8011ffc:	4628      	mov	r0, r5
 8011ffe:	4798      	blx	r3
 8012000:	2000      	movs	r0, #0
 8012002:	e7e0      	b.n	8011fc6 <_raise_r+0x12>

08012004 <raise>:
 8012004:	4b02      	ldr	r3, [pc, #8]	; (8012010 <raise+0xc>)
 8012006:	4601      	mov	r1, r0
 8012008:	6818      	ldr	r0, [r3, #0]
 801200a:	f7ff bfd3 	b.w	8011fb4 <_raise_r>
 801200e:	bf00      	nop
 8012010:	20006ed8 	.word	0x20006ed8

08012014 <_localeconv_r>:
 8012014:	4800      	ldr	r0, [pc, #0]	; (8012018 <_localeconv_r+0x4>)
 8012016:	4770      	bx	lr
 8012018:	20006fd0 	.word	0x20006fd0

0801201c <_close_r>:
 801201c:	b538      	push	{r3, r4, r5, lr}
 801201e:	4d06      	ldr	r5, [pc, #24]	; (8012038 <_close_r+0x1c>)
 8012020:	2300      	movs	r3, #0
 8012022:	4604      	mov	r4, r0
 8012024:	4608      	mov	r0, r1
 8012026:	602b      	str	r3, [r5, #0]
 8012028:	f7ef fe60 	bl	8001cec <_close>
 801202c:	1c43      	adds	r3, r0, #1
 801202e:	d102      	bne.n	8012036 <_close_r+0x1a>
 8012030:	682b      	ldr	r3, [r5, #0]
 8012032:	b103      	cbz	r3, 8012036 <_close_r+0x1a>
 8012034:	6023      	str	r3, [r4, #0]
 8012036:	bd38      	pop	{r3, r4, r5, pc}
 8012038:	2000eb14 	.word	0x2000eb14

0801203c <_lseek_r>:
 801203c:	b538      	push	{r3, r4, r5, lr}
 801203e:	4d07      	ldr	r5, [pc, #28]	; (801205c <_lseek_r+0x20>)
 8012040:	4604      	mov	r4, r0
 8012042:	4608      	mov	r0, r1
 8012044:	4611      	mov	r1, r2
 8012046:	2200      	movs	r2, #0
 8012048:	602a      	str	r2, [r5, #0]
 801204a:	461a      	mov	r2, r3
 801204c:	f7ef fe5a 	bl	8001d04 <_lseek>
 8012050:	1c43      	adds	r3, r0, #1
 8012052:	d102      	bne.n	801205a <_lseek_r+0x1e>
 8012054:	682b      	ldr	r3, [r5, #0]
 8012056:	b103      	cbz	r3, 801205a <_lseek_r+0x1e>
 8012058:	6023      	str	r3, [r4, #0]
 801205a:	bd38      	pop	{r3, r4, r5, pc}
 801205c:	2000eb14 	.word	0x2000eb14

08012060 <_read_r>:
 8012060:	b538      	push	{r3, r4, r5, lr}
 8012062:	4d07      	ldr	r5, [pc, #28]	; (8012080 <_read_r+0x20>)
 8012064:	4604      	mov	r4, r0
 8012066:	4608      	mov	r0, r1
 8012068:	4611      	mov	r1, r2
 801206a:	2200      	movs	r2, #0
 801206c:	602a      	str	r2, [r5, #0]
 801206e:	461a      	mov	r2, r3
 8012070:	f7ef fe20 	bl	8001cb4 <_read>
 8012074:	1c43      	adds	r3, r0, #1
 8012076:	d102      	bne.n	801207e <_read_r+0x1e>
 8012078:	682b      	ldr	r3, [r5, #0]
 801207a:	b103      	cbz	r3, 801207e <_read_r+0x1e>
 801207c:	6023      	str	r3, [r4, #0]
 801207e:	bd38      	pop	{r3, r4, r5, pc}
 8012080:	2000eb14 	.word	0x2000eb14

08012084 <_kill_r>:
 8012084:	b538      	push	{r3, r4, r5, lr}
 8012086:	4d07      	ldr	r5, [pc, #28]	; (80120a4 <_kill_r+0x20>)
 8012088:	2300      	movs	r3, #0
 801208a:	4604      	mov	r4, r0
 801208c:	4608      	mov	r0, r1
 801208e:	4611      	mov	r1, r2
 8012090:	602b      	str	r3, [r5, #0]
 8012092:	f7ef fe01 	bl	8001c98 <_kill>
 8012096:	1c43      	adds	r3, r0, #1
 8012098:	d102      	bne.n	80120a0 <_kill_r+0x1c>
 801209a:	682b      	ldr	r3, [r5, #0]
 801209c:	b103      	cbz	r3, 80120a0 <_kill_r+0x1c>
 801209e:	6023      	str	r3, [r4, #0]
 80120a0:	bd38      	pop	{r3, r4, r5, pc}
 80120a2:	bf00      	nop
 80120a4:	2000eb14 	.word	0x2000eb14

080120a8 <_getpid_r>:
 80120a8:	f7ef bdf4 	b.w	8001c94 <_getpid>

080120ac <_sbrk_r>:
 80120ac:	b538      	push	{r3, r4, r5, lr}
 80120ae:	4d06      	ldr	r5, [pc, #24]	; (80120c8 <_sbrk_r+0x1c>)
 80120b0:	2300      	movs	r3, #0
 80120b2:	4604      	mov	r4, r0
 80120b4:	4608      	mov	r0, r1
 80120b6:	602b      	str	r3, [r5, #0]
 80120b8:	f7ef fe26 	bl	8001d08 <_sbrk>
 80120bc:	1c43      	adds	r3, r0, #1
 80120be:	d102      	bne.n	80120c6 <_sbrk_r+0x1a>
 80120c0:	682b      	ldr	r3, [r5, #0]
 80120c2:	b103      	cbz	r3, 80120c6 <_sbrk_r+0x1a>
 80120c4:	6023      	str	r3, [r4, #0]
 80120c6:	bd38      	pop	{r3, r4, r5, pc}
 80120c8:	2000eb14 	.word	0x2000eb14

080120cc <_write_r>:
 80120cc:	b538      	push	{r3, r4, r5, lr}
 80120ce:	4d07      	ldr	r5, [pc, #28]	; (80120ec <_write_r+0x20>)
 80120d0:	4604      	mov	r4, r0
 80120d2:	4608      	mov	r0, r1
 80120d4:	4611      	mov	r1, r2
 80120d6:	2200      	movs	r2, #0
 80120d8:	602a      	str	r2, [r5, #0]
 80120da:	461a      	mov	r2, r3
 80120dc:	f7ef fdf8 	bl	8001cd0 <_write>
 80120e0:	1c43      	adds	r3, r0, #1
 80120e2:	d102      	bne.n	80120ea <_write_r+0x1e>
 80120e4:	682b      	ldr	r3, [r5, #0]
 80120e6:	b103      	cbz	r3, 80120ea <_write_r+0x1e>
 80120e8:	6023      	str	r3, [r4, #0]
 80120ea:	bd38      	pop	{r3, r4, r5, pc}
 80120ec:	2000eb14 	.word	0x2000eb14

080120f0 <__errno>:
 80120f0:	4b01      	ldr	r3, [pc, #4]	; (80120f8 <__errno+0x8>)
 80120f2:	6818      	ldr	r0, [r3, #0]
 80120f4:	4770      	bx	lr
 80120f6:	bf00      	nop
 80120f8:	20006ed8 	.word	0x20006ed8

080120fc <__libc_init_array>:
 80120fc:	b570      	push	{r4, r5, r6, lr}
 80120fe:	4d0d      	ldr	r5, [pc, #52]	; (8012134 <__libc_init_array+0x38>)
 8012100:	4c0d      	ldr	r4, [pc, #52]	; (8012138 <__libc_init_array+0x3c>)
 8012102:	1b64      	subs	r4, r4, r5
 8012104:	10a4      	asrs	r4, r4, #2
 8012106:	2600      	movs	r6, #0
 8012108:	42a6      	cmp	r6, r4
 801210a:	d109      	bne.n	8012120 <__libc_init_array+0x24>
 801210c:	4d0b      	ldr	r5, [pc, #44]	; (801213c <__libc_init_array+0x40>)
 801210e:	4c0c      	ldr	r4, [pc, #48]	; (8012140 <__libc_init_array+0x44>)
 8012110:	f001 fed8 	bl	8013ec4 <_init>
 8012114:	1b64      	subs	r4, r4, r5
 8012116:	10a4      	asrs	r4, r4, #2
 8012118:	2600      	movs	r6, #0
 801211a:	42a6      	cmp	r6, r4
 801211c:	d105      	bne.n	801212a <__libc_init_array+0x2e>
 801211e:	bd70      	pop	{r4, r5, r6, pc}
 8012120:	f855 3b04 	ldr.w	r3, [r5], #4
 8012124:	4798      	blx	r3
 8012126:	3601      	adds	r6, #1
 8012128:	e7ee      	b.n	8012108 <__libc_init_array+0xc>
 801212a:	f855 3b04 	ldr.w	r3, [r5], #4
 801212e:	4798      	blx	r3
 8012130:	3601      	adds	r6, #1
 8012132:	e7f2      	b.n	801211a <__libc_init_array+0x1e>
 8012134:	08017a80 	.word	0x08017a80
 8012138:	08017a80 	.word	0x08017a80
 801213c:	08017a80 	.word	0x08017a80
 8012140:	08017a84 	.word	0x08017a84

08012144 <__retarget_lock_init_recursive>:
 8012144:	4770      	bx	lr

08012146 <__retarget_lock_acquire_recursive>:
 8012146:	4770      	bx	lr

08012148 <__retarget_lock_release_recursive>:
 8012148:	4770      	bx	lr

0801214a <memcpy>:
 801214a:	440a      	add	r2, r1
 801214c:	4291      	cmp	r1, r2
 801214e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8012152:	d100      	bne.n	8012156 <memcpy+0xc>
 8012154:	4770      	bx	lr
 8012156:	b510      	push	{r4, lr}
 8012158:	f811 4b01 	ldrb.w	r4, [r1], #1
 801215c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012160:	4291      	cmp	r1, r2
 8012162:	d1f9      	bne.n	8012158 <memcpy+0xe>
 8012164:	bd10      	pop	{r4, pc}
	...

08012168 <__register_exitproc>:
 8012168:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801216c:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 8012220 <__register_exitproc+0xb8>
 8012170:	4606      	mov	r6, r0
 8012172:	f8d8 0000 	ldr.w	r0, [r8]
 8012176:	461f      	mov	r7, r3
 8012178:	460d      	mov	r5, r1
 801217a:	4691      	mov	r9, r2
 801217c:	f7ff ffe3 	bl	8012146 <__retarget_lock_acquire_recursive>
 8012180:	4b23      	ldr	r3, [pc, #140]	; (8012210 <__register_exitproc+0xa8>)
 8012182:	681c      	ldr	r4, [r3, #0]
 8012184:	b934      	cbnz	r4, 8012194 <__register_exitproc+0x2c>
 8012186:	4c23      	ldr	r4, [pc, #140]	; (8012214 <__register_exitproc+0xac>)
 8012188:	601c      	str	r4, [r3, #0]
 801218a:	4b23      	ldr	r3, [pc, #140]	; (8012218 <__register_exitproc+0xb0>)
 801218c:	b113      	cbz	r3, 8012194 <__register_exitproc+0x2c>
 801218e:	681b      	ldr	r3, [r3, #0]
 8012190:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8012194:	6863      	ldr	r3, [r4, #4]
 8012196:	2b1f      	cmp	r3, #31
 8012198:	dd07      	ble.n	80121aa <__register_exitproc+0x42>
 801219a:	f8d8 0000 	ldr.w	r0, [r8]
 801219e:	f7ff ffd3 	bl	8012148 <__retarget_lock_release_recursive>
 80121a2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80121a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80121aa:	b32e      	cbz	r6, 80121f8 <__register_exitproc+0x90>
 80121ac:	f8d4 0088 	ldr.w	r0, [r4, #136]	; 0x88
 80121b0:	b968      	cbnz	r0, 80121ce <__register_exitproc+0x66>
 80121b2:	4b1a      	ldr	r3, [pc, #104]	; (801221c <__register_exitproc+0xb4>)
 80121b4:	2b00      	cmp	r3, #0
 80121b6:	d0f0      	beq.n	801219a <__register_exitproc+0x32>
 80121b8:	f44f 7084 	mov.w	r0, #264	; 0x108
 80121bc:	f7fe ff96 	bl	80110ec <malloc>
 80121c0:	2800      	cmp	r0, #0
 80121c2:	d0ea      	beq.n	801219a <__register_exitproc+0x32>
 80121c4:	2300      	movs	r3, #0
 80121c6:	e9c0 3340 	strd	r3, r3, [r0, #256]	; 0x100
 80121ca:	f8c4 0088 	str.w	r0, [r4, #136]	; 0x88
 80121ce:	6863      	ldr	r3, [r4, #4]
 80121d0:	f840 9023 	str.w	r9, [r0, r3, lsl #2]
 80121d4:	2201      	movs	r2, #1
 80121d6:	409a      	lsls	r2, r3
 80121d8:	eb00 0183 	add.w	r1, r0, r3, lsl #2
 80121dc:	f8d0 3100 	ldr.w	r3, [r0, #256]	; 0x100
 80121e0:	4313      	orrs	r3, r2
 80121e2:	f8c0 3100 	str.w	r3, [r0, #256]	; 0x100
 80121e6:	2e02      	cmp	r6, #2
 80121e8:	f8c1 7080 	str.w	r7, [r1, #128]	; 0x80
 80121ec:	bf02      	ittt	eq
 80121ee:	f8d0 3104 	ldreq.w	r3, [r0, #260]	; 0x104
 80121f2:	4313      	orreq	r3, r2
 80121f4:	f8c0 3104 	streq.w	r3, [r0, #260]	; 0x104
 80121f8:	6863      	ldr	r3, [r4, #4]
 80121fa:	f8d8 0000 	ldr.w	r0, [r8]
 80121fe:	1c5a      	adds	r2, r3, #1
 8012200:	3302      	adds	r3, #2
 8012202:	6062      	str	r2, [r4, #4]
 8012204:	f844 5023 	str.w	r5, [r4, r3, lsl #2]
 8012208:	f7ff ff9e 	bl	8012148 <__retarget_lock_release_recursive>
 801220c:	2000      	movs	r0, #0
 801220e:	e7ca      	b.n	80121a6 <__register_exitproc+0x3e>
 8012210:	2000eba8 	.word	0x2000eba8
 8012214:	2000eb1c 	.word	0x2000eb1c
 8012218:	00000000 	.word	0x00000000
 801221c:	080110ed 	.word	0x080110ed
 8012220:	20006edc 	.word	0x20006edc

08012224 <quorem>:
 8012224:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012228:	6903      	ldr	r3, [r0, #16]
 801222a:	690c      	ldr	r4, [r1, #16]
 801222c:	42a3      	cmp	r3, r4
 801222e:	4607      	mov	r7, r0
 8012230:	db7e      	blt.n	8012330 <quorem+0x10c>
 8012232:	3c01      	subs	r4, #1
 8012234:	f101 0814 	add.w	r8, r1, #20
 8012238:	f100 0514 	add.w	r5, r0, #20
 801223c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012240:	9301      	str	r3, [sp, #4]
 8012242:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8012246:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801224a:	3301      	adds	r3, #1
 801224c:	429a      	cmp	r2, r3
 801224e:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8012252:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8012256:	fbb2 f6f3 	udiv	r6, r2, r3
 801225a:	d331      	bcc.n	80122c0 <quorem+0x9c>
 801225c:	f04f 0e00 	mov.w	lr, #0
 8012260:	4640      	mov	r0, r8
 8012262:	46ac      	mov	ip, r5
 8012264:	46f2      	mov	sl, lr
 8012266:	f850 2b04 	ldr.w	r2, [r0], #4
 801226a:	b293      	uxth	r3, r2
 801226c:	fb06 e303 	mla	r3, r6, r3, lr
 8012270:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8012274:	0c1a      	lsrs	r2, r3, #16
 8012276:	b29b      	uxth	r3, r3
 8012278:	ebaa 0303 	sub.w	r3, sl, r3
 801227c:	f8dc a000 	ldr.w	sl, [ip]
 8012280:	fa13 f38a 	uxtah	r3, r3, sl
 8012284:	fb06 220e 	mla	r2, r6, lr, r2
 8012288:	9300      	str	r3, [sp, #0]
 801228a:	9b00      	ldr	r3, [sp, #0]
 801228c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8012290:	b292      	uxth	r2, r2
 8012292:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8012296:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801229a:	f8bd 3000 	ldrh.w	r3, [sp]
 801229e:	4581      	cmp	r9, r0
 80122a0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80122a4:	f84c 3b04 	str.w	r3, [ip], #4
 80122a8:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80122ac:	d2db      	bcs.n	8012266 <quorem+0x42>
 80122ae:	f855 300b 	ldr.w	r3, [r5, fp]
 80122b2:	b92b      	cbnz	r3, 80122c0 <quorem+0x9c>
 80122b4:	9b01      	ldr	r3, [sp, #4]
 80122b6:	3b04      	subs	r3, #4
 80122b8:	429d      	cmp	r5, r3
 80122ba:	461a      	mov	r2, r3
 80122bc:	d32c      	bcc.n	8012318 <quorem+0xf4>
 80122be:	613c      	str	r4, [r7, #16]
 80122c0:	4638      	mov	r0, r7
 80122c2:	f001 f8f3 	bl	80134ac <__mcmp>
 80122c6:	2800      	cmp	r0, #0
 80122c8:	db22      	blt.n	8012310 <quorem+0xec>
 80122ca:	3601      	adds	r6, #1
 80122cc:	4629      	mov	r1, r5
 80122ce:	2000      	movs	r0, #0
 80122d0:	f858 2b04 	ldr.w	r2, [r8], #4
 80122d4:	f8d1 c000 	ldr.w	ip, [r1]
 80122d8:	b293      	uxth	r3, r2
 80122da:	1ac3      	subs	r3, r0, r3
 80122dc:	0c12      	lsrs	r2, r2, #16
 80122de:	fa13 f38c 	uxtah	r3, r3, ip
 80122e2:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80122e6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80122ea:	b29b      	uxth	r3, r3
 80122ec:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80122f0:	45c1      	cmp	r9, r8
 80122f2:	f841 3b04 	str.w	r3, [r1], #4
 80122f6:	ea4f 4022 	mov.w	r0, r2, asr #16
 80122fa:	d2e9      	bcs.n	80122d0 <quorem+0xac>
 80122fc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012300:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012304:	b922      	cbnz	r2, 8012310 <quorem+0xec>
 8012306:	3b04      	subs	r3, #4
 8012308:	429d      	cmp	r5, r3
 801230a:	461a      	mov	r2, r3
 801230c:	d30a      	bcc.n	8012324 <quorem+0x100>
 801230e:	613c      	str	r4, [r7, #16]
 8012310:	4630      	mov	r0, r6
 8012312:	b003      	add	sp, #12
 8012314:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012318:	6812      	ldr	r2, [r2, #0]
 801231a:	3b04      	subs	r3, #4
 801231c:	2a00      	cmp	r2, #0
 801231e:	d1ce      	bne.n	80122be <quorem+0x9a>
 8012320:	3c01      	subs	r4, #1
 8012322:	e7c9      	b.n	80122b8 <quorem+0x94>
 8012324:	6812      	ldr	r2, [r2, #0]
 8012326:	3b04      	subs	r3, #4
 8012328:	2a00      	cmp	r2, #0
 801232a:	d1f0      	bne.n	801230e <quorem+0xea>
 801232c:	3c01      	subs	r4, #1
 801232e:	e7eb      	b.n	8012308 <quorem+0xe4>
 8012330:	2000      	movs	r0, #0
 8012332:	e7ee      	b.n	8012312 <quorem+0xee>
 8012334:	0000      	movs	r0, r0
	...

08012338 <_dtoa_r>:
 8012338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801233c:	ed2d 8b04 	vpush	{d8-d9}
 8012340:	69c5      	ldr	r5, [r0, #28]
 8012342:	b093      	sub	sp, #76	; 0x4c
 8012344:	ed8d 0b02 	vstr	d0, [sp, #8]
 8012348:	ec57 6b10 	vmov	r6, r7, d0
 801234c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8012350:	9107      	str	r1, [sp, #28]
 8012352:	4604      	mov	r4, r0
 8012354:	920a      	str	r2, [sp, #40]	; 0x28
 8012356:	930d      	str	r3, [sp, #52]	; 0x34
 8012358:	b975      	cbnz	r5, 8012378 <_dtoa_r+0x40>
 801235a:	2010      	movs	r0, #16
 801235c:	f7fe fec6 	bl	80110ec <malloc>
 8012360:	4602      	mov	r2, r0
 8012362:	61e0      	str	r0, [r4, #28]
 8012364:	b920      	cbnz	r0, 8012370 <_dtoa_r+0x38>
 8012366:	4bae      	ldr	r3, [pc, #696]	; (8012620 <_dtoa_r+0x2e8>)
 8012368:	21ef      	movs	r1, #239	; 0xef
 801236a:	48ae      	ldr	r0, [pc, #696]	; (8012624 <_dtoa_r+0x2ec>)
 801236c:	f7fe fe9a 	bl	80110a4 <__assert_func>
 8012370:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8012374:	6005      	str	r5, [r0, #0]
 8012376:	60c5      	str	r5, [r0, #12]
 8012378:	69e3      	ldr	r3, [r4, #28]
 801237a:	6819      	ldr	r1, [r3, #0]
 801237c:	b151      	cbz	r1, 8012394 <_dtoa_r+0x5c>
 801237e:	685a      	ldr	r2, [r3, #4]
 8012380:	604a      	str	r2, [r1, #4]
 8012382:	2301      	movs	r3, #1
 8012384:	4093      	lsls	r3, r2
 8012386:	608b      	str	r3, [r1, #8]
 8012388:	4620      	mov	r0, r4
 801238a:	f000 fe53 	bl	8013034 <_Bfree>
 801238e:	69e3      	ldr	r3, [r4, #28]
 8012390:	2200      	movs	r2, #0
 8012392:	601a      	str	r2, [r3, #0]
 8012394:	1e3b      	subs	r3, r7, #0
 8012396:	bfbb      	ittet	lt
 8012398:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801239c:	9303      	strlt	r3, [sp, #12]
 801239e:	2300      	movge	r3, #0
 80123a0:	2201      	movlt	r2, #1
 80123a2:	bfac      	ite	ge
 80123a4:	f8c8 3000 	strge.w	r3, [r8]
 80123a8:	f8c8 2000 	strlt.w	r2, [r8]
 80123ac:	4b9e      	ldr	r3, [pc, #632]	; (8012628 <_dtoa_r+0x2f0>)
 80123ae:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80123b2:	ea33 0308 	bics.w	r3, r3, r8
 80123b6:	d11b      	bne.n	80123f0 <_dtoa_r+0xb8>
 80123b8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80123ba:	f242 730f 	movw	r3, #9999	; 0x270f
 80123be:	6013      	str	r3, [r2, #0]
 80123c0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80123c4:	4333      	orrs	r3, r6
 80123c6:	f000 8593 	beq.w	8012ef0 <_dtoa_r+0xbb8>
 80123ca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80123cc:	b963      	cbnz	r3, 80123e8 <_dtoa_r+0xb0>
 80123ce:	4b97      	ldr	r3, [pc, #604]	; (801262c <_dtoa_r+0x2f4>)
 80123d0:	e027      	b.n	8012422 <_dtoa_r+0xea>
 80123d2:	4b97      	ldr	r3, [pc, #604]	; (8012630 <_dtoa_r+0x2f8>)
 80123d4:	9300      	str	r3, [sp, #0]
 80123d6:	3308      	adds	r3, #8
 80123d8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80123da:	6013      	str	r3, [r2, #0]
 80123dc:	9800      	ldr	r0, [sp, #0]
 80123de:	b013      	add	sp, #76	; 0x4c
 80123e0:	ecbd 8b04 	vpop	{d8-d9}
 80123e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80123e8:	4b90      	ldr	r3, [pc, #576]	; (801262c <_dtoa_r+0x2f4>)
 80123ea:	9300      	str	r3, [sp, #0]
 80123ec:	3303      	adds	r3, #3
 80123ee:	e7f3      	b.n	80123d8 <_dtoa_r+0xa0>
 80123f0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80123f4:	2200      	movs	r2, #0
 80123f6:	ec51 0b17 	vmov	r0, r1, d7
 80123fa:	eeb0 8a47 	vmov.f32	s16, s14
 80123fe:	eef0 8a67 	vmov.f32	s17, s15
 8012402:	2300      	movs	r3, #0
 8012404:	f7ee fb70 	bl	8000ae8 <__aeabi_dcmpeq>
 8012408:	4681      	mov	r9, r0
 801240a:	b160      	cbz	r0, 8012426 <_dtoa_r+0xee>
 801240c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801240e:	2301      	movs	r3, #1
 8012410:	6013      	str	r3, [r2, #0]
 8012412:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012414:	2b00      	cmp	r3, #0
 8012416:	f000 8568 	beq.w	8012eea <_dtoa_r+0xbb2>
 801241a:	4b86      	ldr	r3, [pc, #536]	; (8012634 <_dtoa_r+0x2fc>)
 801241c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801241e:	6013      	str	r3, [r2, #0]
 8012420:	3b01      	subs	r3, #1
 8012422:	9300      	str	r3, [sp, #0]
 8012424:	e7da      	b.n	80123dc <_dtoa_r+0xa4>
 8012426:	aa10      	add	r2, sp, #64	; 0x40
 8012428:	a911      	add	r1, sp, #68	; 0x44
 801242a:	4620      	mov	r0, r4
 801242c:	eeb0 0a48 	vmov.f32	s0, s16
 8012430:	eef0 0a68 	vmov.f32	s1, s17
 8012434:	f001 f8e0 	bl	80135f8 <__d2b>
 8012438:	f3c8 550a 	ubfx	r5, r8, #20, #11
 801243c:	4682      	mov	sl, r0
 801243e:	2d00      	cmp	r5, #0
 8012440:	d07f      	beq.n	8012542 <_dtoa_r+0x20a>
 8012442:	ee18 3a90 	vmov	r3, s17
 8012446:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801244a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 801244e:	ec51 0b18 	vmov	r0, r1, d8
 8012452:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8012456:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801245a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 801245e:	4619      	mov	r1, r3
 8012460:	2200      	movs	r2, #0
 8012462:	4b75      	ldr	r3, [pc, #468]	; (8012638 <_dtoa_r+0x300>)
 8012464:	f7ed ff20 	bl	80002a8 <__aeabi_dsub>
 8012468:	a367      	add	r3, pc, #412	; (adr r3, 8012608 <_dtoa_r+0x2d0>)
 801246a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801246e:	f7ee f8d3 	bl	8000618 <__aeabi_dmul>
 8012472:	a367      	add	r3, pc, #412	; (adr r3, 8012610 <_dtoa_r+0x2d8>)
 8012474:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012478:	f7ed ff18 	bl	80002ac <__adddf3>
 801247c:	4606      	mov	r6, r0
 801247e:	4628      	mov	r0, r5
 8012480:	460f      	mov	r7, r1
 8012482:	f7ee f85f 	bl	8000544 <__aeabi_i2d>
 8012486:	a364      	add	r3, pc, #400	; (adr r3, 8012618 <_dtoa_r+0x2e0>)
 8012488:	e9d3 2300 	ldrd	r2, r3, [r3]
 801248c:	f7ee f8c4 	bl	8000618 <__aeabi_dmul>
 8012490:	4602      	mov	r2, r0
 8012492:	460b      	mov	r3, r1
 8012494:	4630      	mov	r0, r6
 8012496:	4639      	mov	r1, r7
 8012498:	f7ed ff08 	bl	80002ac <__adddf3>
 801249c:	4606      	mov	r6, r0
 801249e:	460f      	mov	r7, r1
 80124a0:	f7ee fb6a 	bl	8000b78 <__aeabi_d2iz>
 80124a4:	2200      	movs	r2, #0
 80124a6:	4683      	mov	fp, r0
 80124a8:	2300      	movs	r3, #0
 80124aa:	4630      	mov	r0, r6
 80124ac:	4639      	mov	r1, r7
 80124ae:	f7ee fb25 	bl	8000afc <__aeabi_dcmplt>
 80124b2:	b148      	cbz	r0, 80124c8 <_dtoa_r+0x190>
 80124b4:	4658      	mov	r0, fp
 80124b6:	f7ee f845 	bl	8000544 <__aeabi_i2d>
 80124ba:	4632      	mov	r2, r6
 80124bc:	463b      	mov	r3, r7
 80124be:	f7ee fb13 	bl	8000ae8 <__aeabi_dcmpeq>
 80124c2:	b908      	cbnz	r0, 80124c8 <_dtoa_r+0x190>
 80124c4:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80124c8:	f1bb 0f16 	cmp.w	fp, #22
 80124cc:	d857      	bhi.n	801257e <_dtoa_r+0x246>
 80124ce:	4b5b      	ldr	r3, [pc, #364]	; (801263c <_dtoa_r+0x304>)
 80124d0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80124d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124d8:	ec51 0b18 	vmov	r0, r1, d8
 80124dc:	f7ee fb0e 	bl	8000afc <__aeabi_dcmplt>
 80124e0:	2800      	cmp	r0, #0
 80124e2:	d04e      	beq.n	8012582 <_dtoa_r+0x24a>
 80124e4:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 80124e8:	2300      	movs	r3, #0
 80124ea:	930c      	str	r3, [sp, #48]	; 0x30
 80124ec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80124ee:	1b5b      	subs	r3, r3, r5
 80124f0:	1e5a      	subs	r2, r3, #1
 80124f2:	bf45      	ittet	mi
 80124f4:	f1c3 0301 	rsbmi	r3, r3, #1
 80124f8:	9305      	strmi	r3, [sp, #20]
 80124fa:	2300      	movpl	r3, #0
 80124fc:	2300      	movmi	r3, #0
 80124fe:	9206      	str	r2, [sp, #24]
 8012500:	bf54      	ite	pl
 8012502:	9305      	strpl	r3, [sp, #20]
 8012504:	9306      	strmi	r3, [sp, #24]
 8012506:	f1bb 0f00 	cmp.w	fp, #0
 801250a:	db3c      	blt.n	8012586 <_dtoa_r+0x24e>
 801250c:	9b06      	ldr	r3, [sp, #24]
 801250e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8012512:	445b      	add	r3, fp
 8012514:	9306      	str	r3, [sp, #24]
 8012516:	2300      	movs	r3, #0
 8012518:	9308      	str	r3, [sp, #32]
 801251a:	9b07      	ldr	r3, [sp, #28]
 801251c:	2b09      	cmp	r3, #9
 801251e:	d868      	bhi.n	80125f2 <_dtoa_r+0x2ba>
 8012520:	2b05      	cmp	r3, #5
 8012522:	bfc4      	itt	gt
 8012524:	3b04      	subgt	r3, #4
 8012526:	9307      	strgt	r3, [sp, #28]
 8012528:	9b07      	ldr	r3, [sp, #28]
 801252a:	f1a3 0302 	sub.w	r3, r3, #2
 801252e:	bfcc      	ite	gt
 8012530:	2500      	movgt	r5, #0
 8012532:	2501      	movle	r5, #1
 8012534:	2b03      	cmp	r3, #3
 8012536:	f200 8085 	bhi.w	8012644 <_dtoa_r+0x30c>
 801253a:	e8df f003 	tbb	[pc, r3]
 801253e:	3b2e      	.short	0x3b2e
 8012540:	5839      	.short	0x5839
 8012542:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8012546:	441d      	add	r5, r3
 8012548:	f205 4332 	addw	r3, r5, #1074	; 0x432
 801254c:	2b20      	cmp	r3, #32
 801254e:	bfc1      	itttt	gt
 8012550:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8012554:	fa08 f803 	lslgt.w	r8, r8, r3
 8012558:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 801255c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8012560:	bfd6      	itet	le
 8012562:	f1c3 0320 	rsble	r3, r3, #32
 8012566:	ea48 0003 	orrgt.w	r0, r8, r3
 801256a:	fa06 f003 	lslle.w	r0, r6, r3
 801256e:	f7ed ffd9 	bl	8000524 <__aeabi_ui2d>
 8012572:	2201      	movs	r2, #1
 8012574:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8012578:	3d01      	subs	r5, #1
 801257a:	920e      	str	r2, [sp, #56]	; 0x38
 801257c:	e76f      	b.n	801245e <_dtoa_r+0x126>
 801257e:	2301      	movs	r3, #1
 8012580:	e7b3      	b.n	80124ea <_dtoa_r+0x1b2>
 8012582:	900c      	str	r0, [sp, #48]	; 0x30
 8012584:	e7b2      	b.n	80124ec <_dtoa_r+0x1b4>
 8012586:	9b05      	ldr	r3, [sp, #20]
 8012588:	eba3 030b 	sub.w	r3, r3, fp
 801258c:	9305      	str	r3, [sp, #20]
 801258e:	f1cb 0300 	rsb	r3, fp, #0
 8012592:	9308      	str	r3, [sp, #32]
 8012594:	2300      	movs	r3, #0
 8012596:	930b      	str	r3, [sp, #44]	; 0x2c
 8012598:	e7bf      	b.n	801251a <_dtoa_r+0x1e2>
 801259a:	2300      	movs	r3, #0
 801259c:	9309      	str	r3, [sp, #36]	; 0x24
 801259e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80125a0:	2b00      	cmp	r3, #0
 80125a2:	dc52      	bgt.n	801264a <_dtoa_r+0x312>
 80125a4:	2301      	movs	r3, #1
 80125a6:	9301      	str	r3, [sp, #4]
 80125a8:	9304      	str	r3, [sp, #16]
 80125aa:	461a      	mov	r2, r3
 80125ac:	920a      	str	r2, [sp, #40]	; 0x28
 80125ae:	e00b      	b.n	80125c8 <_dtoa_r+0x290>
 80125b0:	2301      	movs	r3, #1
 80125b2:	e7f3      	b.n	801259c <_dtoa_r+0x264>
 80125b4:	2300      	movs	r3, #0
 80125b6:	9309      	str	r3, [sp, #36]	; 0x24
 80125b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80125ba:	445b      	add	r3, fp
 80125bc:	9301      	str	r3, [sp, #4]
 80125be:	3301      	adds	r3, #1
 80125c0:	2b01      	cmp	r3, #1
 80125c2:	9304      	str	r3, [sp, #16]
 80125c4:	bfb8      	it	lt
 80125c6:	2301      	movlt	r3, #1
 80125c8:	69e0      	ldr	r0, [r4, #28]
 80125ca:	2100      	movs	r1, #0
 80125cc:	2204      	movs	r2, #4
 80125ce:	f102 0614 	add.w	r6, r2, #20
 80125d2:	429e      	cmp	r6, r3
 80125d4:	d93d      	bls.n	8012652 <_dtoa_r+0x31a>
 80125d6:	6041      	str	r1, [r0, #4]
 80125d8:	4620      	mov	r0, r4
 80125da:	f000 fceb 	bl	8012fb4 <_Balloc>
 80125de:	9000      	str	r0, [sp, #0]
 80125e0:	2800      	cmp	r0, #0
 80125e2:	d139      	bne.n	8012658 <_dtoa_r+0x320>
 80125e4:	4b16      	ldr	r3, [pc, #88]	; (8012640 <_dtoa_r+0x308>)
 80125e6:	4602      	mov	r2, r0
 80125e8:	f240 11af 	movw	r1, #431	; 0x1af
 80125ec:	e6bd      	b.n	801236a <_dtoa_r+0x32>
 80125ee:	2301      	movs	r3, #1
 80125f0:	e7e1      	b.n	80125b6 <_dtoa_r+0x27e>
 80125f2:	2501      	movs	r5, #1
 80125f4:	2300      	movs	r3, #0
 80125f6:	9307      	str	r3, [sp, #28]
 80125f8:	9509      	str	r5, [sp, #36]	; 0x24
 80125fa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80125fe:	9301      	str	r3, [sp, #4]
 8012600:	9304      	str	r3, [sp, #16]
 8012602:	2200      	movs	r2, #0
 8012604:	2312      	movs	r3, #18
 8012606:	e7d1      	b.n	80125ac <_dtoa_r+0x274>
 8012608:	636f4361 	.word	0x636f4361
 801260c:	3fd287a7 	.word	0x3fd287a7
 8012610:	8b60c8b3 	.word	0x8b60c8b3
 8012614:	3fc68a28 	.word	0x3fc68a28
 8012618:	509f79fb 	.word	0x509f79fb
 801261c:	3fd34413 	.word	0x3fd34413
 8012620:	08017785 	.word	0x08017785
 8012624:	0801779c 	.word	0x0801779c
 8012628:	7ff00000 	.word	0x7ff00000
 801262c:	08017781 	.word	0x08017781
 8012630:	08017778 	.word	0x08017778
 8012634:	08017755 	.word	0x08017755
 8012638:	3ff80000 	.word	0x3ff80000
 801263c:	08017888 	.word	0x08017888
 8012640:	080177f4 	.word	0x080177f4
 8012644:	2301      	movs	r3, #1
 8012646:	9309      	str	r3, [sp, #36]	; 0x24
 8012648:	e7d7      	b.n	80125fa <_dtoa_r+0x2c2>
 801264a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801264c:	9301      	str	r3, [sp, #4]
 801264e:	9304      	str	r3, [sp, #16]
 8012650:	e7ba      	b.n	80125c8 <_dtoa_r+0x290>
 8012652:	3101      	adds	r1, #1
 8012654:	0052      	lsls	r2, r2, #1
 8012656:	e7ba      	b.n	80125ce <_dtoa_r+0x296>
 8012658:	69e3      	ldr	r3, [r4, #28]
 801265a:	9a00      	ldr	r2, [sp, #0]
 801265c:	601a      	str	r2, [r3, #0]
 801265e:	9b04      	ldr	r3, [sp, #16]
 8012660:	2b0e      	cmp	r3, #14
 8012662:	f200 80a8 	bhi.w	80127b6 <_dtoa_r+0x47e>
 8012666:	2d00      	cmp	r5, #0
 8012668:	f000 80a5 	beq.w	80127b6 <_dtoa_r+0x47e>
 801266c:	f1bb 0f00 	cmp.w	fp, #0
 8012670:	dd38      	ble.n	80126e4 <_dtoa_r+0x3ac>
 8012672:	4bc0      	ldr	r3, [pc, #768]	; (8012974 <_dtoa_r+0x63c>)
 8012674:	f00b 020f 	and.w	r2, fp, #15
 8012678:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801267c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8012680:	e9d3 6700 	ldrd	r6, r7, [r3]
 8012684:	ea4f 182b 	mov.w	r8, fp, asr #4
 8012688:	d019      	beq.n	80126be <_dtoa_r+0x386>
 801268a:	4bbb      	ldr	r3, [pc, #748]	; (8012978 <_dtoa_r+0x640>)
 801268c:	ec51 0b18 	vmov	r0, r1, d8
 8012690:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8012694:	f7ee f8ea 	bl	800086c <__aeabi_ddiv>
 8012698:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801269c:	f008 080f 	and.w	r8, r8, #15
 80126a0:	2503      	movs	r5, #3
 80126a2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8012978 <_dtoa_r+0x640>
 80126a6:	f1b8 0f00 	cmp.w	r8, #0
 80126aa:	d10a      	bne.n	80126c2 <_dtoa_r+0x38a>
 80126ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80126b0:	4632      	mov	r2, r6
 80126b2:	463b      	mov	r3, r7
 80126b4:	f7ee f8da 	bl	800086c <__aeabi_ddiv>
 80126b8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80126bc:	e02b      	b.n	8012716 <_dtoa_r+0x3de>
 80126be:	2502      	movs	r5, #2
 80126c0:	e7ef      	b.n	80126a2 <_dtoa_r+0x36a>
 80126c2:	f018 0f01 	tst.w	r8, #1
 80126c6:	d008      	beq.n	80126da <_dtoa_r+0x3a2>
 80126c8:	4630      	mov	r0, r6
 80126ca:	4639      	mov	r1, r7
 80126cc:	e9d9 2300 	ldrd	r2, r3, [r9]
 80126d0:	f7ed ffa2 	bl	8000618 <__aeabi_dmul>
 80126d4:	3501      	adds	r5, #1
 80126d6:	4606      	mov	r6, r0
 80126d8:	460f      	mov	r7, r1
 80126da:	ea4f 0868 	mov.w	r8, r8, asr #1
 80126de:	f109 0908 	add.w	r9, r9, #8
 80126e2:	e7e0      	b.n	80126a6 <_dtoa_r+0x36e>
 80126e4:	f000 809f 	beq.w	8012826 <_dtoa_r+0x4ee>
 80126e8:	f1cb 0600 	rsb	r6, fp, #0
 80126ec:	4ba1      	ldr	r3, [pc, #644]	; (8012974 <_dtoa_r+0x63c>)
 80126ee:	4fa2      	ldr	r7, [pc, #648]	; (8012978 <_dtoa_r+0x640>)
 80126f0:	f006 020f 	and.w	r2, r6, #15
 80126f4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80126f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80126fc:	ec51 0b18 	vmov	r0, r1, d8
 8012700:	f7ed ff8a 	bl	8000618 <__aeabi_dmul>
 8012704:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012708:	1136      	asrs	r6, r6, #4
 801270a:	2300      	movs	r3, #0
 801270c:	2502      	movs	r5, #2
 801270e:	2e00      	cmp	r6, #0
 8012710:	d17e      	bne.n	8012810 <_dtoa_r+0x4d8>
 8012712:	2b00      	cmp	r3, #0
 8012714:	d1d0      	bne.n	80126b8 <_dtoa_r+0x380>
 8012716:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8012718:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 801271c:	2b00      	cmp	r3, #0
 801271e:	f000 8084 	beq.w	801282a <_dtoa_r+0x4f2>
 8012722:	4b96      	ldr	r3, [pc, #600]	; (801297c <_dtoa_r+0x644>)
 8012724:	2200      	movs	r2, #0
 8012726:	4640      	mov	r0, r8
 8012728:	4649      	mov	r1, r9
 801272a:	f7ee f9e7 	bl	8000afc <__aeabi_dcmplt>
 801272e:	2800      	cmp	r0, #0
 8012730:	d07b      	beq.n	801282a <_dtoa_r+0x4f2>
 8012732:	9b04      	ldr	r3, [sp, #16]
 8012734:	2b00      	cmp	r3, #0
 8012736:	d078      	beq.n	801282a <_dtoa_r+0x4f2>
 8012738:	9b01      	ldr	r3, [sp, #4]
 801273a:	2b00      	cmp	r3, #0
 801273c:	dd39      	ble.n	80127b2 <_dtoa_r+0x47a>
 801273e:	4b90      	ldr	r3, [pc, #576]	; (8012980 <_dtoa_r+0x648>)
 8012740:	2200      	movs	r2, #0
 8012742:	4640      	mov	r0, r8
 8012744:	4649      	mov	r1, r9
 8012746:	f7ed ff67 	bl	8000618 <__aeabi_dmul>
 801274a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801274e:	9e01      	ldr	r6, [sp, #4]
 8012750:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 8012754:	3501      	adds	r5, #1
 8012756:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 801275a:	4628      	mov	r0, r5
 801275c:	f7ed fef2 	bl	8000544 <__aeabi_i2d>
 8012760:	4642      	mov	r2, r8
 8012762:	464b      	mov	r3, r9
 8012764:	f7ed ff58 	bl	8000618 <__aeabi_dmul>
 8012768:	4b86      	ldr	r3, [pc, #536]	; (8012984 <_dtoa_r+0x64c>)
 801276a:	2200      	movs	r2, #0
 801276c:	f7ed fd9e 	bl	80002ac <__adddf3>
 8012770:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8012774:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012778:	9303      	str	r3, [sp, #12]
 801277a:	2e00      	cmp	r6, #0
 801277c:	d158      	bne.n	8012830 <_dtoa_r+0x4f8>
 801277e:	4b82      	ldr	r3, [pc, #520]	; (8012988 <_dtoa_r+0x650>)
 8012780:	2200      	movs	r2, #0
 8012782:	4640      	mov	r0, r8
 8012784:	4649      	mov	r1, r9
 8012786:	f7ed fd8f 	bl	80002a8 <__aeabi_dsub>
 801278a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801278e:	4680      	mov	r8, r0
 8012790:	4689      	mov	r9, r1
 8012792:	f7ee f9d1 	bl	8000b38 <__aeabi_dcmpgt>
 8012796:	2800      	cmp	r0, #0
 8012798:	f040 8296 	bne.w	8012cc8 <_dtoa_r+0x990>
 801279c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80127a0:	4640      	mov	r0, r8
 80127a2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80127a6:	4649      	mov	r1, r9
 80127a8:	f7ee f9a8 	bl	8000afc <__aeabi_dcmplt>
 80127ac:	2800      	cmp	r0, #0
 80127ae:	f040 8289 	bne.w	8012cc4 <_dtoa_r+0x98c>
 80127b2:	ed8d 8b02 	vstr	d8, [sp, #8]
 80127b6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80127b8:	2b00      	cmp	r3, #0
 80127ba:	f2c0 814e 	blt.w	8012a5a <_dtoa_r+0x722>
 80127be:	f1bb 0f0e 	cmp.w	fp, #14
 80127c2:	f300 814a 	bgt.w	8012a5a <_dtoa_r+0x722>
 80127c6:	4b6b      	ldr	r3, [pc, #428]	; (8012974 <_dtoa_r+0x63c>)
 80127c8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80127cc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80127d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80127d2:	2b00      	cmp	r3, #0
 80127d4:	f280 80dc 	bge.w	8012990 <_dtoa_r+0x658>
 80127d8:	9b04      	ldr	r3, [sp, #16]
 80127da:	2b00      	cmp	r3, #0
 80127dc:	f300 80d8 	bgt.w	8012990 <_dtoa_r+0x658>
 80127e0:	f040 826f 	bne.w	8012cc2 <_dtoa_r+0x98a>
 80127e4:	4b68      	ldr	r3, [pc, #416]	; (8012988 <_dtoa_r+0x650>)
 80127e6:	2200      	movs	r2, #0
 80127e8:	4640      	mov	r0, r8
 80127ea:	4649      	mov	r1, r9
 80127ec:	f7ed ff14 	bl	8000618 <__aeabi_dmul>
 80127f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80127f4:	f7ee f996 	bl	8000b24 <__aeabi_dcmpge>
 80127f8:	9e04      	ldr	r6, [sp, #16]
 80127fa:	4637      	mov	r7, r6
 80127fc:	2800      	cmp	r0, #0
 80127fe:	f040 8245 	bne.w	8012c8c <_dtoa_r+0x954>
 8012802:	9d00      	ldr	r5, [sp, #0]
 8012804:	2331      	movs	r3, #49	; 0x31
 8012806:	f805 3b01 	strb.w	r3, [r5], #1
 801280a:	f10b 0b01 	add.w	fp, fp, #1
 801280e:	e241      	b.n	8012c94 <_dtoa_r+0x95c>
 8012810:	07f2      	lsls	r2, r6, #31
 8012812:	d505      	bpl.n	8012820 <_dtoa_r+0x4e8>
 8012814:	e9d7 2300 	ldrd	r2, r3, [r7]
 8012818:	f7ed fefe 	bl	8000618 <__aeabi_dmul>
 801281c:	3501      	adds	r5, #1
 801281e:	2301      	movs	r3, #1
 8012820:	1076      	asrs	r6, r6, #1
 8012822:	3708      	adds	r7, #8
 8012824:	e773      	b.n	801270e <_dtoa_r+0x3d6>
 8012826:	2502      	movs	r5, #2
 8012828:	e775      	b.n	8012716 <_dtoa_r+0x3de>
 801282a:	9e04      	ldr	r6, [sp, #16]
 801282c:	465f      	mov	r7, fp
 801282e:	e792      	b.n	8012756 <_dtoa_r+0x41e>
 8012830:	9900      	ldr	r1, [sp, #0]
 8012832:	4b50      	ldr	r3, [pc, #320]	; (8012974 <_dtoa_r+0x63c>)
 8012834:	ed9d 7b02 	vldr	d7, [sp, #8]
 8012838:	4431      	add	r1, r6
 801283a:	9102      	str	r1, [sp, #8]
 801283c:	9909      	ldr	r1, [sp, #36]	; 0x24
 801283e:	eeb0 9a47 	vmov.f32	s18, s14
 8012842:	eef0 9a67 	vmov.f32	s19, s15
 8012846:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 801284a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801284e:	2900      	cmp	r1, #0
 8012850:	d044      	beq.n	80128dc <_dtoa_r+0x5a4>
 8012852:	494e      	ldr	r1, [pc, #312]	; (801298c <_dtoa_r+0x654>)
 8012854:	2000      	movs	r0, #0
 8012856:	f7ee f809 	bl	800086c <__aeabi_ddiv>
 801285a:	ec53 2b19 	vmov	r2, r3, d9
 801285e:	f7ed fd23 	bl	80002a8 <__aeabi_dsub>
 8012862:	9d00      	ldr	r5, [sp, #0]
 8012864:	ec41 0b19 	vmov	d9, r0, r1
 8012868:	4649      	mov	r1, r9
 801286a:	4640      	mov	r0, r8
 801286c:	f7ee f984 	bl	8000b78 <__aeabi_d2iz>
 8012870:	4606      	mov	r6, r0
 8012872:	f7ed fe67 	bl	8000544 <__aeabi_i2d>
 8012876:	4602      	mov	r2, r0
 8012878:	460b      	mov	r3, r1
 801287a:	4640      	mov	r0, r8
 801287c:	4649      	mov	r1, r9
 801287e:	f7ed fd13 	bl	80002a8 <__aeabi_dsub>
 8012882:	3630      	adds	r6, #48	; 0x30
 8012884:	f805 6b01 	strb.w	r6, [r5], #1
 8012888:	ec53 2b19 	vmov	r2, r3, d9
 801288c:	4680      	mov	r8, r0
 801288e:	4689      	mov	r9, r1
 8012890:	f7ee f934 	bl	8000afc <__aeabi_dcmplt>
 8012894:	2800      	cmp	r0, #0
 8012896:	d164      	bne.n	8012962 <_dtoa_r+0x62a>
 8012898:	4642      	mov	r2, r8
 801289a:	464b      	mov	r3, r9
 801289c:	4937      	ldr	r1, [pc, #220]	; (801297c <_dtoa_r+0x644>)
 801289e:	2000      	movs	r0, #0
 80128a0:	f7ed fd02 	bl	80002a8 <__aeabi_dsub>
 80128a4:	ec53 2b19 	vmov	r2, r3, d9
 80128a8:	f7ee f928 	bl	8000afc <__aeabi_dcmplt>
 80128ac:	2800      	cmp	r0, #0
 80128ae:	f040 80b6 	bne.w	8012a1e <_dtoa_r+0x6e6>
 80128b2:	9b02      	ldr	r3, [sp, #8]
 80128b4:	429d      	cmp	r5, r3
 80128b6:	f43f af7c 	beq.w	80127b2 <_dtoa_r+0x47a>
 80128ba:	4b31      	ldr	r3, [pc, #196]	; (8012980 <_dtoa_r+0x648>)
 80128bc:	ec51 0b19 	vmov	r0, r1, d9
 80128c0:	2200      	movs	r2, #0
 80128c2:	f7ed fea9 	bl	8000618 <__aeabi_dmul>
 80128c6:	4b2e      	ldr	r3, [pc, #184]	; (8012980 <_dtoa_r+0x648>)
 80128c8:	ec41 0b19 	vmov	d9, r0, r1
 80128cc:	2200      	movs	r2, #0
 80128ce:	4640      	mov	r0, r8
 80128d0:	4649      	mov	r1, r9
 80128d2:	f7ed fea1 	bl	8000618 <__aeabi_dmul>
 80128d6:	4680      	mov	r8, r0
 80128d8:	4689      	mov	r9, r1
 80128da:	e7c5      	b.n	8012868 <_dtoa_r+0x530>
 80128dc:	ec51 0b17 	vmov	r0, r1, d7
 80128e0:	f7ed fe9a 	bl	8000618 <__aeabi_dmul>
 80128e4:	9b02      	ldr	r3, [sp, #8]
 80128e6:	9d00      	ldr	r5, [sp, #0]
 80128e8:	930f      	str	r3, [sp, #60]	; 0x3c
 80128ea:	ec41 0b19 	vmov	d9, r0, r1
 80128ee:	4649      	mov	r1, r9
 80128f0:	4640      	mov	r0, r8
 80128f2:	f7ee f941 	bl	8000b78 <__aeabi_d2iz>
 80128f6:	4606      	mov	r6, r0
 80128f8:	f7ed fe24 	bl	8000544 <__aeabi_i2d>
 80128fc:	3630      	adds	r6, #48	; 0x30
 80128fe:	4602      	mov	r2, r0
 8012900:	460b      	mov	r3, r1
 8012902:	4640      	mov	r0, r8
 8012904:	4649      	mov	r1, r9
 8012906:	f7ed fccf 	bl	80002a8 <__aeabi_dsub>
 801290a:	f805 6b01 	strb.w	r6, [r5], #1
 801290e:	9b02      	ldr	r3, [sp, #8]
 8012910:	429d      	cmp	r5, r3
 8012912:	4680      	mov	r8, r0
 8012914:	4689      	mov	r9, r1
 8012916:	f04f 0200 	mov.w	r2, #0
 801291a:	d124      	bne.n	8012966 <_dtoa_r+0x62e>
 801291c:	4b1b      	ldr	r3, [pc, #108]	; (801298c <_dtoa_r+0x654>)
 801291e:	ec51 0b19 	vmov	r0, r1, d9
 8012922:	f7ed fcc3 	bl	80002ac <__adddf3>
 8012926:	4602      	mov	r2, r0
 8012928:	460b      	mov	r3, r1
 801292a:	4640      	mov	r0, r8
 801292c:	4649      	mov	r1, r9
 801292e:	f7ee f903 	bl	8000b38 <__aeabi_dcmpgt>
 8012932:	2800      	cmp	r0, #0
 8012934:	d173      	bne.n	8012a1e <_dtoa_r+0x6e6>
 8012936:	ec53 2b19 	vmov	r2, r3, d9
 801293a:	4914      	ldr	r1, [pc, #80]	; (801298c <_dtoa_r+0x654>)
 801293c:	2000      	movs	r0, #0
 801293e:	f7ed fcb3 	bl	80002a8 <__aeabi_dsub>
 8012942:	4602      	mov	r2, r0
 8012944:	460b      	mov	r3, r1
 8012946:	4640      	mov	r0, r8
 8012948:	4649      	mov	r1, r9
 801294a:	f7ee f8d7 	bl	8000afc <__aeabi_dcmplt>
 801294e:	2800      	cmp	r0, #0
 8012950:	f43f af2f 	beq.w	80127b2 <_dtoa_r+0x47a>
 8012954:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8012956:	1e6b      	subs	r3, r5, #1
 8012958:	930f      	str	r3, [sp, #60]	; 0x3c
 801295a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801295e:	2b30      	cmp	r3, #48	; 0x30
 8012960:	d0f8      	beq.n	8012954 <_dtoa_r+0x61c>
 8012962:	46bb      	mov	fp, r7
 8012964:	e04a      	b.n	80129fc <_dtoa_r+0x6c4>
 8012966:	4b06      	ldr	r3, [pc, #24]	; (8012980 <_dtoa_r+0x648>)
 8012968:	f7ed fe56 	bl	8000618 <__aeabi_dmul>
 801296c:	4680      	mov	r8, r0
 801296e:	4689      	mov	r9, r1
 8012970:	e7bd      	b.n	80128ee <_dtoa_r+0x5b6>
 8012972:	bf00      	nop
 8012974:	08017888 	.word	0x08017888
 8012978:	08017860 	.word	0x08017860
 801297c:	3ff00000 	.word	0x3ff00000
 8012980:	40240000 	.word	0x40240000
 8012984:	401c0000 	.word	0x401c0000
 8012988:	40140000 	.word	0x40140000
 801298c:	3fe00000 	.word	0x3fe00000
 8012990:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8012994:	9d00      	ldr	r5, [sp, #0]
 8012996:	4642      	mov	r2, r8
 8012998:	464b      	mov	r3, r9
 801299a:	4630      	mov	r0, r6
 801299c:	4639      	mov	r1, r7
 801299e:	f7ed ff65 	bl	800086c <__aeabi_ddiv>
 80129a2:	f7ee f8e9 	bl	8000b78 <__aeabi_d2iz>
 80129a6:	9001      	str	r0, [sp, #4]
 80129a8:	f7ed fdcc 	bl	8000544 <__aeabi_i2d>
 80129ac:	4642      	mov	r2, r8
 80129ae:	464b      	mov	r3, r9
 80129b0:	f7ed fe32 	bl	8000618 <__aeabi_dmul>
 80129b4:	4602      	mov	r2, r0
 80129b6:	460b      	mov	r3, r1
 80129b8:	4630      	mov	r0, r6
 80129ba:	4639      	mov	r1, r7
 80129bc:	f7ed fc74 	bl	80002a8 <__aeabi_dsub>
 80129c0:	9e01      	ldr	r6, [sp, #4]
 80129c2:	9f04      	ldr	r7, [sp, #16]
 80129c4:	3630      	adds	r6, #48	; 0x30
 80129c6:	f805 6b01 	strb.w	r6, [r5], #1
 80129ca:	9e00      	ldr	r6, [sp, #0]
 80129cc:	1bae      	subs	r6, r5, r6
 80129ce:	42b7      	cmp	r7, r6
 80129d0:	4602      	mov	r2, r0
 80129d2:	460b      	mov	r3, r1
 80129d4:	d134      	bne.n	8012a40 <_dtoa_r+0x708>
 80129d6:	f7ed fc69 	bl	80002ac <__adddf3>
 80129da:	4642      	mov	r2, r8
 80129dc:	464b      	mov	r3, r9
 80129de:	4606      	mov	r6, r0
 80129e0:	460f      	mov	r7, r1
 80129e2:	f7ee f8a9 	bl	8000b38 <__aeabi_dcmpgt>
 80129e6:	b9c8      	cbnz	r0, 8012a1c <_dtoa_r+0x6e4>
 80129e8:	4642      	mov	r2, r8
 80129ea:	464b      	mov	r3, r9
 80129ec:	4630      	mov	r0, r6
 80129ee:	4639      	mov	r1, r7
 80129f0:	f7ee f87a 	bl	8000ae8 <__aeabi_dcmpeq>
 80129f4:	b110      	cbz	r0, 80129fc <_dtoa_r+0x6c4>
 80129f6:	9b01      	ldr	r3, [sp, #4]
 80129f8:	07db      	lsls	r3, r3, #31
 80129fa:	d40f      	bmi.n	8012a1c <_dtoa_r+0x6e4>
 80129fc:	4651      	mov	r1, sl
 80129fe:	4620      	mov	r0, r4
 8012a00:	f000 fb18 	bl	8013034 <_Bfree>
 8012a04:	2300      	movs	r3, #0
 8012a06:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8012a08:	702b      	strb	r3, [r5, #0]
 8012a0a:	f10b 0301 	add.w	r3, fp, #1
 8012a0e:	6013      	str	r3, [r2, #0]
 8012a10:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012a12:	2b00      	cmp	r3, #0
 8012a14:	f43f ace2 	beq.w	80123dc <_dtoa_r+0xa4>
 8012a18:	601d      	str	r5, [r3, #0]
 8012a1a:	e4df      	b.n	80123dc <_dtoa_r+0xa4>
 8012a1c:	465f      	mov	r7, fp
 8012a1e:	462b      	mov	r3, r5
 8012a20:	461d      	mov	r5, r3
 8012a22:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012a26:	2a39      	cmp	r2, #57	; 0x39
 8012a28:	d106      	bne.n	8012a38 <_dtoa_r+0x700>
 8012a2a:	9a00      	ldr	r2, [sp, #0]
 8012a2c:	429a      	cmp	r2, r3
 8012a2e:	d1f7      	bne.n	8012a20 <_dtoa_r+0x6e8>
 8012a30:	9900      	ldr	r1, [sp, #0]
 8012a32:	2230      	movs	r2, #48	; 0x30
 8012a34:	3701      	adds	r7, #1
 8012a36:	700a      	strb	r2, [r1, #0]
 8012a38:	781a      	ldrb	r2, [r3, #0]
 8012a3a:	3201      	adds	r2, #1
 8012a3c:	701a      	strb	r2, [r3, #0]
 8012a3e:	e790      	b.n	8012962 <_dtoa_r+0x62a>
 8012a40:	4ba3      	ldr	r3, [pc, #652]	; (8012cd0 <_dtoa_r+0x998>)
 8012a42:	2200      	movs	r2, #0
 8012a44:	f7ed fde8 	bl	8000618 <__aeabi_dmul>
 8012a48:	2200      	movs	r2, #0
 8012a4a:	2300      	movs	r3, #0
 8012a4c:	4606      	mov	r6, r0
 8012a4e:	460f      	mov	r7, r1
 8012a50:	f7ee f84a 	bl	8000ae8 <__aeabi_dcmpeq>
 8012a54:	2800      	cmp	r0, #0
 8012a56:	d09e      	beq.n	8012996 <_dtoa_r+0x65e>
 8012a58:	e7d0      	b.n	80129fc <_dtoa_r+0x6c4>
 8012a5a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012a5c:	2a00      	cmp	r2, #0
 8012a5e:	f000 80ca 	beq.w	8012bf6 <_dtoa_r+0x8be>
 8012a62:	9a07      	ldr	r2, [sp, #28]
 8012a64:	2a01      	cmp	r2, #1
 8012a66:	f300 80ad 	bgt.w	8012bc4 <_dtoa_r+0x88c>
 8012a6a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8012a6c:	2a00      	cmp	r2, #0
 8012a6e:	f000 80a5 	beq.w	8012bbc <_dtoa_r+0x884>
 8012a72:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8012a76:	9e08      	ldr	r6, [sp, #32]
 8012a78:	9d05      	ldr	r5, [sp, #20]
 8012a7a:	9a05      	ldr	r2, [sp, #20]
 8012a7c:	441a      	add	r2, r3
 8012a7e:	9205      	str	r2, [sp, #20]
 8012a80:	9a06      	ldr	r2, [sp, #24]
 8012a82:	2101      	movs	r1, #1
 8012a84:	441a      	add	r2, r3
 8012a86:	4620      	mov	r0, r4
 8012a88:	9206      	str	r2, [sp, #24]
 8012a8a:	f000 fb89 	bl	80131a0 <__i2b>
 8012a8e:	4607      	mov	r7, r0
 8012a90:	b165      	cbz	r5, 8012aac <_dtoa_r+0x774>
 8012a92:	9b06      	ldr	r3, [sp, #24]
 8012a94:	2b00      	cmp	r3, #0
 8012a96:	dd09      	ble.n	8012aac <_dtoa_r+0x774>
 8012a98:	42ab      	cmp	r3, r5
 8012a9a:	9a05      	ldr	r2, [sp, #20]
 8012a9c:	bfa8      	it	ge
 8012a9e:	462b      	movge	r3, r5
 8012aa0:	1ad2      	subs	r2, r2, r3
 8012aa2:	9205      	str	r2, [sp, #20]
 8012aa4:	9a06      	ldr	r2, [sp, #24]
 8012aa6:	1aed      	subs	r5, r5, r3
 8012aa8:	1ad3      	subs	r3, r2, r3
 8012aaa:	9306      	str	r3, [sp, #24]
 8012aac:	9b08      	ldr	r3, [sp, #32]
 8012aae:	b1f3      	cbz	r3, 8012aee <_dtoa_r+0x7b6>
 8012ab0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012ab2:	2b00      	cmp	r3, #0
 8012ab4:	f000 80a3 	beq.w	8012bfe <_dtoa_r+0x8c6>
 8012ab8:	2e00      	cmp	r6, #0
 8012aba:	dd10      	ble.n	8012ade <_dtoa_r+0x7a6>
 8012abc:	4639      	mov	r1, r7
 8012abe:	4632      	mov	r2, r6
 8012ac0:	4620      	mov	r0, r4
 8012ac2:	f000 fc2d 	bl	8013320 <__pow5mult>
 8012ac6:	4652      	mov	r2, sl
 8012ac8:	4601      	mov	r1, r0
 8012aca:	4607      	mov	r7, r0
 8012acc:	4620      	mov	r0, r4
 8012ace:	f000 fb7d 	bl	80131cc <__multiply>
 8012ad2:	4651      	mov	r1, sl
 8012ad4:	4680      	mov	r8, r0
 8012ad6:	4620      	mov	r0, r4
 8012ad8:	f000 faac 	bl	8013034 <_Bfree>
 8012adc:	46c2      	mov	sl, r8
 8012ade:	9b08      	ldr	r3, [sp, #32]
 8012ae0:	1b9a      	subs	r2, r3, r6
 8012ae2:	d004      	beq.n	8012aee <_dtoa_r+0x7b6>
 8012ae4:	4651      	mov	r1, sl
 8012ae6:	4620      	mov	r0, r4
 8012ae8:	f000 fc1a 	bl	8013320 <__pow5mult>
 8012aec:	4682      	mov	sl, r0
 8012aee:	2101      	movs	r1, #1
 8012af0:	4620      	mov	r0, r4
 8012af2:	f000 fb55 	bl	80131a0 <__i2b>
 8012af6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012af8:	2b00      	cmp	r3, #0
 8012afa:	4606      	mov	r6, r0
 8012afc:	f340 8081 	ble.w	8012c02 <_dtoa_r+0x8ca>
 8012b00:	461a      	mov	r2, r3
 8012b02:	4601      	mov	r1, r0
 8012b04:	4620      	mov	r0, r4
 8012b06:	f000 fc0b 	bl	8013320 <__pow5mult>
 8012b0a:	9b07      	ldr	r3, [sp, #28]
 8012b0c:	2b01      	cmp	r3, #1
 8012b0e:	4606      	mov	r6, r0
 8012b10:	dd7a      	ble.n	8012c08 <_dtoa_r+0x8d0>
 8012b12:	f04f 0800 	mov.w	r8, #0
 8012b16:	6933      	ldr	r3, [r6, #16]
 8012b18:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8012b1c:	6918      	ldr	r0, [r3, #16]
 8012b1e:	f000 faf1 	bl	8013104 <__hi0bits>
 8012b22:	f1c0 0020 	rsb	r0, r0, #32
 8012b26:	9b06      	ldr	r3, [sp, #24]
 8012b28:	4418      	add	r0, r3
 8012b2a:	f010 001f 	ands.w	r0, r0, #31
 8012b2e:	f000 8094 	beq.w	8012c5a <_dtoa_r+0x922>
 8012b32:	f1c0 0320 	rsb	r3, r0, #32
 8012b36:	2b04      	cmp	r3, #4
 8012b38:	f340 8085 	ble.w	8012c46 <_dtoa_r+0x90e>
 8012b3c:	9b05      	ldr	r3, [sp, #20]
 8012b3e:	f1c0 001c 	rsb	r0, r0, #28
 8012b42:	4403      	add	r3, r0
 8012b44:	9305      	str	r3, [sp, #20]
 8012b46:	9b06      	ldr	r3, [sp, #24]
 8012b48:	4403      	add	r3, r0
 8012b4a:	4405      	add	r5, r0
 8012b4c:	9306      	str	r3, [sp, #24]
 8012b4e:	9b05      	ldr	r3, [sp, #20]
 8012b50:	2b00      	cmp	r3, #0
 8012b52:	dd05      	ble.n	8012b60 <_dtoa_r+0x828>
 8012b54:	4651      	mov	r1, sl
 8012b56:	461a      	mov	r2, r3
 8012b58:	4620      	mov	r0, r4
 8012b5a:	f000 fc3b 	bl	80133d4 <__lshift>
 8012b5e:	4682      	mov	sl, r0
 8012b60:	9b06      	ldr	r3, [sp, #24]
 8012b62:	2b00      	cmp	r3, #0
 8012b64:	dd05      	ble.n	8012b72 <_dtoa_r+0x83a>
 8012b66:	4631      	mov	r1, r6
 8012b68:	461a      	mov	r2, r3
 8012b6a:	4620      	mov	r0, r4
 8012b6c:	f000 fc32 	bl	80133d4 <__lshift>
 8012b70:	4606      	mov	r6, r0
 8012b72:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8012b74:	2b00      	cmp	r3, #0
 8012b76:	d072      	beq.n	8012c5e <_dtoa_r+0x926>
 8012b78:	4631      	mov	r1, r6
 8012b7a:	4650      	mov	r0, sl
 8012b7c:	f000 fc96 	bl	80134ac <__mcmp>
 8012b80:	2800      	cmp	r0, #0
 8012b82:	da6c      	bge.n	8012c5e <_dtoa_r+0x926>
 8012b84:	2300      	movs	r3, #0
 8012b86:	4651      	mov	r1, sl
 8012b88:	220a      	movs	r2, #10
 8012b8a:	4620      	mov	r0, r4
 8012b8c:	f000 fa74 	bl	8013078 <__multadd>
 8012b90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012b92:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8012b96:	4682      	mov	sl, r0
 8012b98:	2b00      	cmp	r3, #0
 8012b9a:	f000 81b0 	beq.w	8012efe <_dtoa_r+0xbc6>
 8012b9e:	2300      	movs	r3, #0
 8012ba0:	4639      	mov	r1, r7
 8012ba2:	220a      	movs	r2, #10
 8012ba4:	4620      	mov	r0, r4
 8012ba6:	f000 fa67 	bl	8013078 <__multadd>
 8012baa:	9b01      	ldr	r3, [sp, #4]
 8012bac:	2b00      	cmp	r3, #0
 8012bae:	4607      	mov	r7, r0
 8012bb0:	f300 8096 	bgt.w	8012ce0 <_dtoa_r+0x9a8>
 8012bb4:	9b07      	ldr	r3, [sp, #28]
 8012bb6:	2b02      	cmp	r3, #2
 8012bb8:	dc59      	bgt.n	8012c6e <_dtoa_r+0x936>
 8012bba:	e091      	b.n	8012ce0 <_dtoa_r+0x9a8>
 8012bbc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8012bbe:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8012bc2:	e758      	b.n	8012a76 <_dtoa_r+0x73e>
 8012bc4:	9b04      	ldr	r3, [sp, #16]
 8012bc6:	1e5e      	subs	r6, r3, #1
 8012bc8:	9b08      	ldr	r3, [sp, #32]
 8012bca:	42b3      	cmp	r3, r6
 8012bcc:	bfbf      	itttt	lt
 8012bce:	9b08      	ldrlt	r3, [sp, #32]
 8012bd0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8012bd2:	9608      	strlt	r6, [sp, #32]
 8012bd4:	1af3      	sublt	r3, r6, r3
 8012bd6:	bfb4      	ite	lt
 8012bd8:	18d2      	addlt	r2, r2, r3
 8012bda:	1b9e      	subge	r6, r3, r6
 8012bdc:	9b04      	ldr	r3, [sp, #16]
 8012bde:	bfbc      	itt	lt
 8012be0:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8012be2:	2600      	movlt	r6, #0
 8012be4:	2b00      	cmp	r3, #0
 8012be6:	bfb7      	itett	lt
 8012be8:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8012bec:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8012bf0:	1a9d      	sublt	r5, r3, r2
 8012bf2:	2300      	movlt	r3, #0
 8012bf4:	e741      	b.n	8012a7a <_dtoa_r+0x742>
 8012bf6:	9e08      	ldr	r6, [sp, #32]
 8012bf8:	9d05      	ldr	r5, [sp, #20]
 8012bfa:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8012bfc:	e748      	b.n	8012a90 <_dtoa_r+0x758>
 8012bfe:	9a08      	ldr	r2, [sp, #32]
 8012c00:	e770      	b.n	8012ae4 <_dtoa_r+0x7ac>
 8012c02:	9b07      	ldr	r3, [sp, #28]
 8012c04:	2b01      	cmp	r3, #1
 8012c06:	dc19      	bgt.n	8012c3c <_dtoa_r+0x904>
 8012c08:	9b02      	ldr	r3, [sp, #8]
 8012c0a:	b9bb      	cbnz	r3, 8012c3c <_dtoa_r+0x904>
 8012c0c:	9b03      	ldr	r3, [sp, #12]
 8012c0e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012c12:	b99b      	cbnz	r3, 8012c3c <_dtoa_r+0x904>
 8012c14:	9b03      	ldr	r3, [sp, #12]
 8012c16:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8012c1a:	0d1b      	lsrs	r3, r3, #20
 8012c1c:	051b      	lsls	r3, r3, #20
 8012c1e:	b183      	cbz	r3, 8012c42 <_dtoa_r+0x90a>
 8012c20:	9b05      	ldr	r3, [sp, #20]
 8012c22:	3301      	adds	r3, #1
 8012c24:	9305      	str	r3, [sp, #20]
 8012c26:	9b06      	ldr	r3, [sp, #24]
 8012c28:	3301      	adds	r3, #1
 8012c2a:	9306      	str	r3, [sp, #24]
 8012c2c:	f04f 0801 	mov.w	r8, #1
 8012c30:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012c32:	2b00      	cmp	r3, #0
 8012c34:	f47f af6f 	bne.w	8012b16 <_dtoa_r+0x7de>
 8012c38:	2001      	movs	r0, #1
 8012c3a:	e774      	b.n	8012b26 <_dtoa_r+0x7ee>
 8012c3c:	f04f 0800 	mov.w	r8, #0
 8012c40:	e7f6      	b.n	8012c30 <_dtoa_r+0x8f8>
 8012c42:	4698      	mov	r8, r3
 8012c44:	e7f4      	b.n	8012c30 <_dtoa_r+0x8f8>
 8012c46:	d082      	beq.n	8012b4e <_dtoa_r+0x816>
 8012c48:	9a05      	ldr	r2, [sp, #20]
 8012c4a:	331c      	adds	r3, #28
 8012c4c:	441a      	add	r2, r3
 8012c4e:	9205      	str	r2, [sp, #20]
 8012c50:	9a06      	ldr	r2, [sp, #24]
 8012c52:	441a      	add	r2, r3
 8012c54:	441d      	add	r5, r3
 8012c56:	9206      	str	r2, [sp, #24]
 8012c58:	e779      	b.n	8012b4e <_dtoa_r+0x816>
 8012c5a:	4603      	mov	r3, r0
 8012c5c:	e7f4      	b.n	8012c48 <_dtoa_r+0x910>
 8012c5e:	9b04      	ldr	r3, [sp, #16]
 8012c60:	2b00      	cmp	r3, #0
 8012c62:	dc37      	bgt.n	8012cd4 <_dtoa_r+0x99c>
 8012c64:	9b07      	ldr	r3, [sp, #28]
 8012c66:	2b02      	cmp	r3, #2
 8012c68:	dd34      	ble.n	8012cd4 <_dtoa_r+0x99c>
 8012c6a:	9b04      	ldr	r3, [sp, #16]
 8012c6c:	9301      	str	r3, [sp, #4]
 8012c6e:	9b01      	ldr	r3, [sp, #4]
 8012c70:	b963      	cbnz	r3, 8012c8c <_dtoa_r+0x954>
 8012c72:	4631      	mov	r1, r6
 8012c74:	2205      	movs	r2, #5
 8012c76:	4620      	mov	r0, r4
 8012c78:	f000 f9fe 	bl	8013078 <__multadd>
 8012c7c:	4601      	mov	r1, r0
 8012c7e:	4606      	mov	r6, r0
 8012c80:	4650      	mov	r0, sl
 8012c82:	f000 fc13 	bl	80134ac <__mcmp>
 8012c86:	2800      	cmp	r0, #0
 8012c88:	f73f adbb 	bgt.w	8012802 <_dtoa_r+0x4ca>
 8012c8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012c8e:	9d00      	ldr	r5, [sp, #0]
 8012c90:	ea6f 0b03 	mvn.w	fp, r3
 8012c94:	f04f 0800 	mov.w	r8, #0
 8012c98:	4631      	mov	r1, r6
 8012c9a:	4620      	mov	r0, r4
 8012c9c:	f000 f9ca 	bl	8013034 <_Bfree>
 8012ca0:	2f00      	cmp	r7, #0
 8012ca2:	f43f aeab 	beq.w	80129fc <_dtoa_r+0x6c4>
 8012ca6:	f1b8 0f00 	cmp.w	r8, #0
 8012caa:	d005      	beq.n	8012cb8 <_dtoa_r+0x980>
 8012cac:	45b8      	cmp	r8, r7
 8012cae:	d003      	beq.n	8012cb8 <_dtoa_r+0x980>
 8012cb0:	4641      	mov	r1, r8
 8012cb2:	4620      	mov	r0, r4
 8012cb4:	f000 f9be 	bl	8013034 <_Bfree>
 8012cb8:	4639      	mov	r1, r7
 8012cba:	4620      	mov	r0, r4
 8012cbc:	f000 f9ba 	bl	8013034 <_Bfree>
 8012cc0:	e69c      	b.n	80129fc <_dtoa_r+0x6c4>
 8012cc2:	2600      	movs	r6, #0
 8012cc4:	4637      	mov	r7, r6
 8012cc6:	e7e1      	b.n	8012c8c <_dtoa_r+0x954>
 8012cc8:	46bb      	mov	fp, r7
 8012cca:	4637      	mov	r7, r6
 8012ccc:	e599      	b.n	8012802 <_dtoa_r+0x4ca>
 8012cce:	bf00      	nop
 8012cd0:	40240000 	.word	0x40240000
 8012cd4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012cd6:	2b00      	cmp	r3, #0
 8012cd8:	f000 80c8 	beq.w	8012e6c <_dtoa_r+0xb34>
 8012cdc:	9b04      	ldr	r3, [sp, #16]
 8012cde:	9301      	str	r3, [sp, #4]
 8012ce0:	2d00      	cmp	r5, #0
 8012ce2:	dd05      	ble.n	8012cf0 <_dtoa_r+0x9b8>
 8012ce4:	4639      	mov	r1, r7
 8012ce6:	462a      	mov	r2, r5
 8012ce8:	4620      	mov	r0, r4
 8012cea:	f000 fb73 	bl	80133d4 <__lshift>
 8012cee:	4607      	mov	r7, r0
 8012cf0:	f1b8 0f00 	cmp.w	r8, #0
 8012cf4:	d05b      	beq.n	8012dae <_dtoa_r+0xa76>
 8012cf6:	6879      	ldr	r1, [r7, #4]
 8012cf8:	4620      	mov	r0, r4
 8012cfa:	f000 f95b 	bl	8012fb4 <_Balloc>
 8012cfe:	4605      	mov	r5, r0
 8012d00:	b928      	cbnz	r0, 8012d0e <_dtoa_r+0x9d6>
 8012d02:	4b83      	ldr	r3, [pc, #524]	; (8012f10 <_dtoa_r+0xbd8>)
 8012d04:	4602      	mov	r2, r0
 8012d06:	f240 21ef 	movw	r1, #751	; 0x2ef
 8012d0a:	f7ff bb2e 	b.w	801236a <_dtoa_r+0x32>
 8012d0e:	693a      	ldr	r2, [r7, #16]
 8012d10:	3202      	adds	r2, #2
 8012d12:	0092      	lsls	r2, r2, #2
 8012d14:	f107 010c 	add.w	r1, r7, #12
 8012d18:	300c      	adds	r0, #12
 8012d1a:	f7ff fa16 	bl	801214a <memcpy>
 8012d1e:	2201      	movs	r2, #1
 8012d20:	4629      	mov	r1, r5
 8012d22:	4620      	mov	r0, r4
 8012d24:	f000 fb56 	bl	80133d4 <__lshift>
 8012d28:	9b00      	ldr	r3, [sp, #0]
 8012d2a:	3301      	adds	r3, #1
 8012d2c:	9304      	str	r3, [sp, #16]
 8012d2e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012d32:	4413      	add	r3, r2
 8012d34:	9308      	str	r3, [sp, #32]
 8012d36:	9b02      	ldr	r3, [sp, #8]
 8012d38:	f003 0301 	and.w	r3, r3, #1
 8012d3c:	46b8      	mov	r8, r7
 8012d3e:	9306      	str	r3, [sp, #24]
 8012d40:	4607      	mov	r7, r0
 8012d42:	9b04      	ldr	r3, [sp, #16]
 8012d44:	4631      	mov	r1, r6
 8012d46:	3b01      	subs	r3, #1
 8012d48:	4650      	mov	r0, sl
 8012d4a:	9301      	str	r3, [sp, #4]
 8012d4c:	f7ff fa6a 	bl	8012224 <quorem>
 8012d50:	4641      	mov	r1, r8
 8012d52:	9002      	str	r0, [sp, #8]
 8012d54:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8012d58:	4650      	mov	r0, sl
 8012d5a:	f000 fba7 	bl	80134ac <__mcmp>
 8012d5e:	463a      	mov	r2, r7
 8012d60:	9005      	str	r0, [sp, #20]
 8012d62:	4631      	mov	r1, r6
 8012d64:	4620      	mov	r0, r4
 8012d66:	f000 fbbd 	bl	80134e4 <__mdiff>
 8012d6a:	68c2      	ldr	r2, [r0, #12]
 8012d6c:	4605      	mov	r5, r0
 8012d6e:	bb02      	cbnz	r2, 8012db2 <_dtoa_r+0xa7a>
 8012d70:	4601      	mov	r1, r0
 8012d72:	4650      	mov	r0, sl
 8012d74:	f000 fb9a 	bl	80134ac <__mcmp>
 8012d78:	4602      	mov	r2, r0
 8012d7a:	4629      	mov	r1, r5
 8012d7c:	4620      	mov	r0, r4
 8012d7e:	9209      	str	r2, [sp, #36]	; 0x24
 8012d80:	f000 f958 	bl	8013034 <_Bfree>
 8012d84:	9b07      	ldr	r3, [sp, #28]
 8012d86:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8012d88:	9d04      	ldr	r5, [sp, #16]
 8012d8a:	ea43 0102 	orr.w	r1, r3, r2
 8012d8e:	9b06      	ldr	r3, [sp, #24]
 8012d90:	4319      	orrs	r1, r3
 8012d92:	d110      	bne.n	8012db6 <_dtoa_r+0xa7e>
 8012d94:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8012d98:	d029      	beq.n	8012dee <_dtoa_r+0xab6>
 8012d9a:	9b05      	ldr	r3, [sp, #20]
 8012d9c:	2b00      	cmp	r3, #0
 8012d9e:	dd02      	ble.n	8012da6 <_dtoa_r+0xa6e>
 8012da0:	9b02      	ldr	r3, [sp, #8]
 8012da2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8012da6:	9b01      	ldr	r3, [sp, #4]
 8012da8:	f883 9000 	strb.w	r9, [r3]
 8012dac:	e774      	b.n	8012c98 <_dtoa_r+0x960>
 8012dae:	4638      	mov	r0, r7
 8012db0:	e7ba      	b.n	8012d28 <_dtoa_r+0x9f0>
 8012db2:	2201      	movs	r2, #1
 8012db4:	e7e1      	b.n	8012d7a <_dtoa_r+0xa42>
 8012db6:	9b05      	ldr	r3, [sp, #20]
 8012db8:	2b00      	cmp	r3, #0
 8012dba:	db04      	blt.n	8012dc6 <_dtoa_r+0xa8e>
 8012dbc:	9907      	ldr	r1, [sp, #28]
 8012dbe:	430b      	orrs	r3, r1
 8012dc0:	9906      	ldr	r1, [sp, #24]
 8012dc2:	430b      	orrs	r3, r1
 8012dc4:	d120      	bne.n	8012e08 <_dtoa_r+0xad0>
 8012dc6:	2a00      	cmp	r2, #0
 8012dc8:	dded      	ble.n	8012da6 <_dtoa_r+0xa6e>
 8012dca:	4651      	mov	r1, sl
 8012dcc:	2201      	movs	r2, #1
 8012dce:	4620      	mov	r0, r4
 8012dd0:	f000 fb00 	bl	80133d4 <__lshift>
 8012dd4:	4631      	mov	r1, r6
 8012dd6:	4682      	mov	sl, r0
 8012dd8:	f000 fb68 	bl	80134ac <__mcmp>
 8012ddc:	2800      	cmp	r0, #0
 8012dde:	dc03      	bgt.n	8012de8 <_dtoa_r+0xab0>
 8012de0:	d1e1      	bne.n	8012da6 <_dtoa_r+0xa6e>
 8012de2:	f019 0f01 	tst.w	r9, #1
 8012de6:	d0de      	beq.n	8012da6 <_dtoa_r+0xa6e>
 8012de8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8012dec:	d1d8      	bne.n	8012da0 <_dtoa_r+0xa68>
 8012dee:	9a01      	ldr	r2, [sp, #4]
 8012df0:	2339      	movs	r3, #57	; 0x39
 8012df2:	7013      	strb	r3, [r2, #0]
 8012df4:	462b      	mov	r3, r5
 8012df6:	461d      	mov	r5, r3
 8012df8:	3b01      	subs	r3, #1
 8012dfa:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8012dfe:	2a39      	cmp	r2, #57	; 0x39
 8012e00:	d06c      	beq.n	8012edc <_dtoa_r+0xba4>
 8012e02:	3201      	adds	r2, #1
 8012e04:	701a      	strb	r2, [r3, #0]
 8012e06:	e747      	b.n	8012c98 <_dtoa_r+0x960>
 8012e08:	2a00      	cmp	r2, #0
 8012e0a:	dd07      	ble.n	8012e1c <_dtoa_r+0xae4>
 8012e0c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8012e10:	d0ed      	beq.n	8012dee <_dtoa_r+0xab6>
 8012e12:	9a01      	ldr	r2, [sp, #4]
 8012e14:	f109 0301 	add.w	r3, r9, #1
 8012e18:	7013      	strb	r3, [r2, #0]
 8012e1a:	e73d      	b.n	8012c98 <_dtoa_r+0x960>
 8012e1c:	9b04      	ldr	r3, [sp, #16]
 8012e1e:	9a08      	ldr	r2, [sp, #32]
 8012e20:	f803 9c01 	strb.w	r9, [r3, #-1]
 8012e24:	4293      	cmp	r3, r2
 8012e26:	d043      	beq.n	8012eb0 <_dtoa_r+0xb78>
 8012e28:	4651      	mov	r1, sl
 8012e2a:	2300      	movs	r3, #0
 8012e2c:	220a      	movs	r2, #10
 8012e2e:	4620      	mov	r0, r4
 8012e30:	f000 f922 	bl	8013078 <__multadd>
 8012e34:	45b8      	cmp	r8, r7
 8012e36:	4682      	mov	sl, r0
 8012e38:	f04f 0300 	mov.w	r3, #0
 8012e3c:	f04f 020a 	mov.w	r2, #10
 8012e40:	4641      	mov	r1, r8
 8012e42:	4620      	mov	r0, r4
 8012e44:	d107      	bne.n	8012e56 <_dtoa_r+0xb1e>
 8012e46:	f000 f917 	bl	8013078 <__multadd>
 8012e4a:	4680      	mov	r8, r0
 8012e4c:	4607      	mov	r7, r0
 8012e4e:	9b04      	ldr	r3, [sp, #16]
 8012e50:	3301      	adds	r3, #1
 8012e52:	9304      	str	r3, [sp, #16]
 8012e54:	e775      	b.n	8012d42 <_dtoa_r+0xa0a>
 8012e56:	f000 f90f 	bl	8013078 <__multadd>
 8012e5a:	4639      	mov	r1, r7
 8012e5c:	4680      	mov	r8, r0
 8012e5e:	2300      	movs	r3, #0
 8012e60:	220a      	movs	r2, #10
 8012e62:	4620      	mov	r0, r4
 8012e64:	f000 f908 	bl	8013078 <__multadd>
 8012e68:	4607      	mov	r7, r0
 8012e6a:	e7f0      	b.n	8012e4e <_dtoa_r+0xb16>
 8012e6c:	9b04      	ldr	r3, [sp, #16]
 8012e6e:	9301      	str	r3, [sp, #4]
 8012e70:	9d00      	ldr	r5, [sp, #0]
 8012e72:	4631      	mov	r1, r6
 8012e74:	4650      	mov	r0, sl
 8012e76:	f7ff f9d5 	bl	8012224 <quorem>
 8012e7a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8012e7e:	9b00      	ldr	r3, [sp, #0]
 8012e80:	f805 9b01 	strb.w	r9, [r5], #1
 8012e84:	1aea      	subs	r2, r5, r3
 8012e86:	9b01      	ldr	r3, [sp, #4]
 8012e88:	4293      	cmp	r3, r2
 8012e8a:	dd07      	ble.n	8012e9c <_dtoa_r+0xb64>
 8012e8c:	4651      	mov	r1, sl
 8012e8e:	2300      	movs	r3, #0
 8012e90:	220a      	movs	r2, #10
 8012e92:	4620      	mov	r0, r4
 8012e94:	f000 f8f0 	bl	8013078 <__multadd>
 8012e98:	4682      	mov	sl, r0
 8012e9a:	e7ea      	b.n	8012e72 <_dtoa_r+0xb3a>
 8012e9c:	9b01      	ldr	r3, [sp, #4]
 8012e9e:	2b00      	cmp	r3, #0
 8012ea0:	bfc8      	it	gt
 8012ea2:	461d      	movgt	r5, r3
 8012ea4:	9b00      	ldr	r3, [sp, #0]
 8012ea6:	bfd8      	it	le
 8012ea8:	2501      	movle	r5, #1
 8012eaa:	441d      	add	r5, r3
 8012eac:	f04f 0800 	mov.w	r8, #0
 8012eb0:	4651      	mov	r1, sl
 8012eb2:	2201      	movs	r2, #1
 8012eb4:	4620      	mov	r0, r4
 8012eb6:	f000 fa8d 	bl	80133d4 <__lshift>
 8012eba:	4631      	mov	r1, r6
 8012ebc:	4682      	mov	sl, r0
 8012ebe:	f000 faf5 	bl	80134ac <__mcmp>
 8012ec2:	2800      	cmp	r0, #0
 8012ec4:	dc96      	bgt.n	8012df4 <_dtoa_r+0xabc>
 8012ec6:	d102      	bne.n	8012ece <_dtoa_r+0xb96>
 8012ec8:	f019 0f01 	tst.w	r9, #1
 8012ecc:	d192      	bne.n	8012df4 <_dtoa_r+0xabc>
 8012ece:	462b      	mov	r3, r5
 8012ed0:	461d      	mov	r5, r3
 8012ed2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012ed6:	2a30      	cmp	r2, #48	; 0x30
 8012ed8:	d0fa      	beq.n	8012ed0 <_dtoa_r+0xb98>
 8012eda:	e6dd      	b.n	8012c98 <_dtoa_r+0x960>
 8012edc:	9a00      	ldr	r2, [sp, #0]
 8012ede:	429a      	cmp	r2, r3
 8012ee0:	d189      	bne.n	8012df6 <_dtoa_r+0xabe>
 8012ee2:	f10b 0b01 	add.w	fp, fp, #1
 8012ee6:	2331      	movs	r3, #49	; 0x31
 8012ee8:	e796      	b.n	8012e18 <_dtoa_r+0xae0>
 8012eea:	4b0a      	ldr	r3, [pc, #40]	; (8012f14 <_dtoa_r+0xbdc>)
 8012eec:	f7ff ba99 	b.w	8012422 <_dtoa_r+0xea>
 8012ef0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012ef2:	2b00      	cmp	r3, #0
 8012ef4:	f47f aa6d 	bne.w	80123d2 <_dtoa_r+0x9a>
 8012ef8:	4b07      	ldr	r3, [pc, #28]	; (8012f18 <_dtoa_r+0xbe0>)
 8012efa:	f7ff ba92 	b.w	8012422 <_dtoa_r+0xea>
 8012efe:	9b01      	ldr	r3, [sp, #4]
 8012f00:	2b00      	cmp	r3, #0
 8012f02:	dcb5      	bgt.n	8012e70 <_dtoa_r+0xb38>
 8012f04:	9b07      	ldr	r3, [sp, #28]
 8012f06:	2b02      	cmp	r3, #2
 8012f08:	f73f aeb1 	bgt.w	8012c6e <_dtoa_r+0x936>
 8012f0c:	e7b0      	b.n	8012e70 <_dtoa_r+0xb38>
 8012f0e:	bf00      	nop
 8012f10:	080177f4 	.word	0x080177f4
 8012f14:	08017754 	.word	0x08017754
 8012f18:	08017778 	.word	0x08017778

08012f1c <_free_r>:
 8012f1c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8012f1e:	2900      	cmp	r1, #0
 8012f20:	d044      	beq.n	8012fac <_free_r+0x90>
 8012f22:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012f26:	9001      	str	r0, [sp, #4]
 8012f28:	2b00      	cmp	r3, #0
 8012f2a:	f1a1 0404 	sub.w	r4, r1, #4
 8012f2e:	bfb8      	it	lt
 8012f30:	18e4      	addlt	r4, r4, r3
 8012f32:	f7fe f98b 	bl	801124c <__malloc_lock>
 8012f36:	4a1e      	ldr	r2, [pc, #120]	; (8012fb0 <_free_r+0x94>)
 8012f38:	9801      	ldr	r0, [sp, #4]
 8012f3a:	6813      	ldr	r3, [r2, #0]
 8012f3c:	b933      	cbnz	r3, 8012f4c <_free_r+0x30>
 8012f3e:	6063      	str	r3, [r4, #4]
 8012f40:	6014      	str	r4, [r2, #0]
 8012f42:	b003      	add	sp, #12
 8012f44:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012f48:	f7fe b986 	b.w	8011258 <__malloc_unlock>
 8012f4c:	42a3      	cmp	r3, r4
 8012f4e:	d908      	bls.n	8012f62 <_free_r+0x46>
 8012f50:	6825      	ldr	r5, [r4, #0]
 8012f52:	1961      	adds	r1, r4, r5
 8012f54:	428b      	cmp	r3, r1
 8012f56:	bf01      	itttt	eq
 8012f58:	6819      	ldreq	r1, [r3, #0]
 8012f5a:	685b      	ldreq	r3, [r3, #4]
 8012f5c:	1949      	addeq	r1, r1, r5
 8012f5e:	6021      	streq	r1, [r4, #0]
 8012f60:	e7ed      	b.n	8012f3e <_free_r+0x22>
 8012f62:	461a      	mov	r2, r3
 8012f64:	685b      	ldr	r3, [r3, #4]
 8012f66:	b10b      	cbz	r3, 8012f6c <_free_r+0x50>
 8012f68:	42a3      	cmp	r3, r4
 8012f6a:	d9fa      	bls.n	8012f62 <_free_r+0x46>
 8012f6c:	6811      	ldr	r1, [r2, #0]
 8012f6e:	1855      	adds	r5, r2, r1
 8012f70:	42a5      	cmp	r5, r4
 8012f72:	d10b      	bne.n	8012f8c <_free_r+0x70>
 8012f74:	6824      	ldr	r4, [r4, #0]
 8012f76:	4421      	add	r1, r4
 8012f78:	1854      	adds	r4, r2, r1
 8012f7a:	42a3      	cmp	r3, r4
 8012f7c:	6011      	str	r1, [r2, #0]
 8012f7e:	d1e0      	bne.n	8012f42 <_free_r+0x26>
 8012f80:	681c      	ldr	r4, [r3, #0]
 8012f82:	685b      	ldr	r3, [r3, #4]
 8012f84:	6053      	str	r3, [r2, #4]
 8012f86:	440c      	add	r4, r1
 8012f88:	6014      	str	r4, [r2, #0]
 8012f8a:	e7da      	b.n	8012f42 <_free_r+0x26>
 8012f8c:	d902      	bls.n	8012f94 <_free_r+0x78>
 8012f8e:	230c      	movs	r3, #12
 8012f90:	6003      	str	r3, [r0, #0]
 8012f92:	e7d6      	b.n	8012f42 <_free_r+0x26>
 8012f94:	6825      	ldr	r5, [r4, #0]
 8012f96:	1961      	adds	r1, r4, r5
 8012f98:	428b      	cmp	r3, r1
 8012f9a:	bf04      	itt	eq
 8012f9c:	6819      	ldreq	r1, [r3, #0]
 8012f9e:	685b      	ldreq	r3, [r3, #4]
 8012fa0:	6063      	str	r3, [r4, #4]
 8012fa2:	bf04      	itt	eq
 8012fa4:	1949      	addeq	r1, r1, r5
 8012fa6:	6021      	streq	r1, [r4, #0]
 8012fa8:	6054      	str	r4, [r2, #4]
 8012faa:	e7ca      	b.n	8012f42 <_free_r+0x26>
 8012fac:	b003      	add	sp, #12
 8012fae:	bd30      	pop	{r4, r5, pc}
 8012fb0:	2000e9d0 	.word	0x2000e9d0

08012fb4 <_Balloc>:
 8012fb4:	b570      	push	{r4, r5, r6, lr}
 8012fb6:	69c6      	ldr	r6, [r0, #28]
 8012fb8:	4604      	mov	r4, r0
 8012fba:	460d      	mov	r5, r1
 8012fbc:	b976      	cbnz	r6, 8012fdc <_Balloc+0x28>
 8012fbe:	2010      	movs	r0, #16
 8012fc0:	f7fe f894 	bl	80110ec <malloc>
 8012fc4:	4602      	mov	r2, r0
 8012fc6:	61e0      	str	r0, [r4, #28]
 8012fc8:	b920      	cbnz	r0, 8012fd4 <_Balloc+0x20>
 8012fca:	4b18      	ldr	r3, [pc, #96]	; (801302c <_Balloc+0x78>)
 8012fcc:	4818      	ldr	r0, [pc, #96]	; (8013030 <_Balloc+0x7c>)
 8012fce:	216b      	movs	r1, #107	; 0x6b
 8012fd0:	f7fe f868 	bl	80110a4 <__assert_func>
 8012fd4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012fd8:	6006      	str	r6, [r0, #0]
 8012fda:	60c6      	str	r6, [r0, #12]
 8012fdc:	69e6      	ldr	r6, [r4, #28]
 8012fde:	68f3      	ldr	r3, [r6, #12]
 8012fe0:	b183      	cbz	r3, 8013004 <_Balloc+0x50>
 8012fe2:	69e3      	ldr	r3, [r4, #28]
 8012fe4:	68db      	ldr	r3, [r3, #12]
 8012fe6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8012fea:	b9b8      	cbnz	r0, 801301c <_Balloc+0x68>
 8012fec:	2101      	movs	r1, #1
 8012fee:	fa01 f605 	lsl.w	r6, r1, r5
 8012ff2:	1d72      	adds	r2, r6, #5
 8012ff4:	0092      	lsls	r2, r2, #2
 8012ff6:	4620      	mov	r0, r4
 8012ff8:	f000 ff2e 	bl	8013e58 <_calloc_r>
 8012ffc:	b160      	cbz	r0, 8013018 <_Balloc+0x64>
 8012ffe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8013002:	e00e      	b.n	8013022 <_Balloc+0x6e>
 8013004:	2221      	movs	r2, #33	; 0x21
 8013006:	2104      	movs	r1, #4
 8013008:	4620      	mov	r0, r4
 801300a:	f000 ff25 	bl	8013e58 <_calloc_r>
 801300e:	69e3      	ldr	r3, [r4, #28]
 8013010:	60f0      	str	r0, [r6, #12]
 8013012:	68db      	ldr	r3, [r3, #12]
 8013014:	2b00      	cmp	r3, #0
 8013016:	d1e4      	bne.n	8012fe2 <_Balloc+0x2e>
 8013018:	2000      	movs	r0, #0
 801301a:	bd70      	pop	{r4, r5, r6, pc}
 801301c:	6802      	ldr	r2, [r0, #0]
 801301e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8013022:	2300      	movs	r3, #0
 8013024:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8013028:	e7f7      	b.n	801301a <_Balloc+0x66>
 801302a:	bf00      	nop
 801302c:	08017785 	.word	0x08017785
 8013030:	08017805 	.word	0x08017805

08013034 <_Bfree>:
 8013034:	b570      	push	{r4, r5, r6, lr}
 8013036:	69c6      	ldr	r6, [r0, #28]
 8013038:	4605      	mov	r5, r0
 801303a:	460c      	mov	r4, r1
 801303c:	b976      	cbnz	r6, 801305c <_Bfree+0x28>
 801303e:	2010      	movs	r0, #16
 8013040:	f7fe f854 	bl	80110ec <malloc>
 8013044:	4602      	mov	r2, r0
 8013046:	61e8      	str	r0, [r5, #28]
 8013048:	b920      	cbnz	r0, 8013054 <_Bfree+0x20>
 801304a:	4b09      	ldr	r3, [pc, #36]	; (8013070 <_Bfree+0x3c>)
 801304c:	4809      	ldr	r0, [pc, #36]	; (8013074 <_Bfree+0x40>)
 801304e:	218f      	movs	r1, #143	; 0x8f
 8013050:	f7fe f828 	bl	80110a4 <__assert_func>
 8013054:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013058:	6006      	str	r6, [r0, #0]
 801305a:	60c6      	str	r6, [r0, #12]
 801305c:	b13c      	cbz	r4, 801306e <_Bfree+0x3a>
 801305e:	69eb      	ldr	r3, [r5, #28]
 8013060:	6862      	ldr	r2, [r4, #4]
 8013062:	68db      	ldr	r3, [r3, #12]
 8013064:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8013068:	6021      	str	r1, [r4, #0]
 801306a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801306e:	bd70      	pop	{r4, r5, r6, pc}
 8013070:	08017785 	.word	0x08017785
 8013074:	08017805 	.word	0x08017805

08013078 <__multadd>:
 8013078:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801307c:	690d      	ldr	r5, [r1, #16]
 801307e:	4607      	mov	r7, r0
 8013080:	460c      	mov	r4, r1
 8013082:	461e      	mov	r6, r3
 8013084:	f101 0c14 	add.w	ip, r1, #20
 8013088:	2000      	movs	r0, #0
 801308a:	f8dc 3000 	ldr.w	r3, [ip]
 801308e:	b299      	uxth	r1, r3
 8013090:	fb02 6101 	mla	r1, r2, r1, r6
 8013094:	0c1e      	lsrs	r6, r3, #16
 8013096:	0c0b      	lsrs	r3, r1, #16
 8013098:	fb02 3306 	mla	r3, r2, r6, r3
 801309c:	b289      	uxth	r1, r1
 801309e:	3001      	adds	r0, #1
 80130a0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80130a4:	4285      	cmp	r5, r0
 80130a6:	f84c 1b04 	str.w	r1, [ip], #4
 80130aa:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80130ae:	dcec      	bgt.n	801308a <__multadd+0x12>
 80130b0:	b30e      	cbz	r6, 80130f6 <__multadd+0x7e>
 80130b2:	68a3      	ldr	r3, [r4, #8]
 80130b4:	42ab      	cmp	r3, r5
 80130b6:	dc19      	bgt.n	80130ec <__multadd+0x74>
 80130b8:	6861      	ldr	r1, [r4, #4]
 80130ba:	4638      	mov	r0, r7
 80130bc:	3101      	adds	r1, #1
 80130be:	f7ff ff79 	bl	8012fb4 <_Balloc>
 80130c2:	4680      	mov	r8, r0
 80130c4:	b928      	cbnz	r0, 80130d2 <__multadd+0x5a>
 80130c6:	4602      	mov	r2, r0
 80130c8:	4b0c      	ldr	r3, [pc, #48]	; (80130fc <__multadd+0x84>)
 80130ca:	480d      	ldr	r0, [pc, #52]	; (8013100 <__multadd+0x88>)
 80130cc:	21ba      	movs	r1, #186	; 0xba
 80130ce:	f7fd ffe9 	bl	80110a4 <__assert_func>
 80130d2:	6922      	ldr	r2, [r4, #16]
 80130d4:	3202      	adds	r2, #2
 80130d6:	f104 010c 	add.w	r1, r4, #12
 80130da:	0092      	lsls	r2, r2, #2
 80130dc:	300c      	adds	r0, #12
 80130de:	f7ff f834 	bl	801214a <memcpy>
 80130e2:	4621      	mov	r1, r4
 80130e4:	4638      	mov	r0, r7
 80130e6:	f7ff ffa5 	bl	8013034 <_Bfree>
 80130ea:	4644      	mov	r4, r8
 80130ec:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80130f0:	3501      	adds	r5, #1
 80130f2:	615e      	str	r6, [r3, #20]
 80130f4:	6125      	str	r5, [r4, #16]
 80130f6:	4620      	mov	r0, r4
 80130f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80130fc:	080177f4 	.word	0x080177f4
 8013100:	08017805 	.word	0x08017805

08013104 <__hi0bits>:
 8013104:	0c03      	lsrs	r3, r0, #16
 8013106:	041b      	lsls	r3, r3, #16
 8013108:	b9d3      	cbnz	r3, 8013140 <__hi0bits+0x3c>
 801310a:	0400      	lsls	r0, r0, #16
 801310c:	2310      	movs	r3, #16
 801310e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8013112:	bf04      	itt	eq
 8013114:	0200      	lsleq	r0, r0, #8
 8013116:	3308      	addeq	r3, #8
 8013118:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 801311c:	bf04      	itt	eq
 801311e:	0100      	lsleq	r0, r0, #4
 8013120:	3304      	addeq	r3, #4
 8013122:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8013126:	bf04      	itt	eq
 8013128:	0080      	lsleq	r0, r0, #2
 801312a:	3302      	addeq	r3, #2
 801312c:	2800      	cmp	r0, #0
 801312e:	db05      	blt.n	801313c <__hi0bits+0x38>
 8013130:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8013134:	f103 0301 	add.w	r3, r3, #1
 8013138:	bf08      	it	eq
 801313a:	2320      	moveq	r3, #32
 801313c:	4618      	mov	r0, r3
 801313e:	4770      	bx	lr
 8013140:	2300      	movs	r3, #0
 8013142:	e7e4      	b.n	801310e <__hi0bits+0xa>

08013144 <__lo0bits>:
 8013144:	6803      	ldr	r3, [r0, #0]
 8013146:	f013 0207 	ands.w	r2, r3, #7
 801314a:	d00c      	beq.n	8013166 <__lo0bits+0x22>
 801314c:	07d9      	lsls	r1, r3, #31
 801314e:	d422      	bmi.n	8013196 <__lo0bits+0x52>
 8013150:	079a      	lsls	r2, r3, #30
 8013152:	bf49      	itett	mi
 8013154:	085b      	lsrmi	r3, r3, #1
 8013156:	089b      	lsrpl	r3, r3, #2
 8013158:	6003      	strmi	r3, [r0, #0]
 801315a:	2201      	movmi	r2, #1
 801315c:	bf5c      	itt	pl
 801315e:	6003      	strpl	r3, [r0, #0]
 8013160:	2202      	movpl	r2, #2
 8013162:	4610      	mov	r0, r2
 8013164:	4770      	bx	lr
 8013166:	b299      	uxth	r1, r3
 8013168:	b909      	cbnz	r1, 801316e <__lo0bits+0x2a>
 801316a:	0c1b      	lsrs	r3, r3, #16
 801316c:	2210      	movs	r2, #16
 801316e:	b2d9      	uxtb	r1, r3
 8013170:	b909      	cbnz	r1, 8013176 <__lo0bits+0x32>
 8013172:	3208      	adds	r2, #8
 8013174:	0a1b      	lsrs	r3, r3, #8
 8013176:	0719      	lsls	r1, r3, #28
 8013178:	bf04      	itt	eq
 801317a:	091b      	lsreq	r3, r3, #4
 801317c:	3204      	addeq	r2, #4
 801317e:	0799      	lsls	r1, r3, #30
 8013180:	bf04      	itt	eq
 8013182:	089b      	lsreq	r3, r3, #2
 8013184:	3202      	addeq	r2, #2
 8013186:	07d9      	lsls	r1, r3, #31
 8013188:	d403      	bmi.n	8013192 <__lo0bits+0x4e>
 801318a:	085b      	lsrs	r3, r3, #1
 801318c:	f102 0201 	add.w	r2, r2, #1
 8013190:	d003      	beq.n	801319a <__lo0bits+0x56>
 8013192:	6003      	str	r3, [r0, #0]
 8013194:	e7e5      	b.n	8013162 <__lo0bits+0x1e>
 8013196:	2200      	movs	r2, #0
 8013198:	e7e3      	b.n	8013162 <__lo0bits+0x1e>
 801319a:	2220      	movs	r2, #32
 801319c:	e7e1      	b.n	8013162 <__lo0bits+0x1e>
	...

080131a0 <__i2b>:
 80131a0:	b510      	push	{r4, lr}
 80131a2:	460c      	mov	r4, r1
 80131a4:	2101      	movs	r1, #1
 80131a6:	f7ff ff05 	bl	8012fb4 <_Balloc>
 80131aa:	4602      	mov	r2, r0
 80131ac:	b928      	cbnz	r0, 80131ba <__i2b+0x1a>
 80131ae:	4b05      	ldr	r3, [pc, #20]	; (80131c4 <__i2b+0x24>)
 80131b0:	4805      	ldr	r0, [pc, #20]	; (80131c8 <__i2b+0x28>)
 80131b2:	f240 1145 	movw	r1, #325	; 0x145
 80131b6:	f7fd ff75 	bl	80110a4 <__assert_func>
 80131ba:	2301      	movs	r3, #1
 80131bc:	6144      	str	r4, [r0, #20]
 80131be:	6103      	str	r3, [r0, #16]
 80131c0:	bd10      	pop	{r4, pc}
 80131c2:	bf00      	nop
 80131c4:	080177f4 	.word	0x080177f4
 80131c8:	08017805 	.word	0x08017805

080131cc <__multiply>:
 80131cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80131d0:	4691      	mov	r9, r2
 80131d2:	690a      	ldr	r2, [r1, #16]
 80131d4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80131d8:	429a      	cmp	r2, r3
 80131da:	bfb8      	it	lt
 80131dc:	460b      	movlt	r3, r1
 80131de:	460c      	mov	r4, r1
 80131e0:	bfbc      	itt	lt
 80131e2:	464c      	movlt	r4, r9
 80131e4:	4699      	movlt	r9, r3
 80131e6:	6927      	ldr	r7, [r4, #16]
 80131e8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80131ec:	68a3      	ldr	r3, [r4, #8]
 80131ee:	6861      	ldr	r1, [r4, #4]
 80131f0:	eb07 060a 	add.w	r6, r7, sl
 80131f4:	42b3      	cmp	r3, r6
 80131f6:	b085      	sub	sp, #20
 80131f8:	bfb8      	it	lt
 80131fa:	3101      	addlt	r1, #1
 80131fc:	f7ff feda 	bl	8012fb4 <_Balloc>
 8013200:	b930      	cbnz	r0, 8013210 <__multiply+0x44>
 8013202:	4602      	mov	r2, r0
 8013204:	4b44      	ldr	r3, [pc, #272]	; (8013318 <__multiply+0x14c>)
 8013206:	4845      	ldr	r0, [pc, #276]	; (801331c <__multiply+0x150>)
 8013208:	f44f 71b1 	mov.w	r1, #354	; 0x162
 801320c:	f7fd ff4a 	bl	80110a4 <__assert_func>
 8013210:	f100 0514 	add.w	r5, r0, #20
 8013214:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8013218:	462b      	mov	r3, r5
 801321a:	2200      	movs	r2, #0
 801321c:	4543      	cmp	r3, r8
 801321e:	d321      	bcc.n	8013264 <__multiply+0x98>
 8013220:	f104 0314 	add.w	r3, r4, #20
 8013224:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8013228:	f109 0314 	add.w	r3, r9, #20
 801322c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8013230:	9202      	str	r2, [sp, #8]
 8013232:	1b3a      	subs	r2, r7, r4
 8013234:	3a15      	subs	r2, #21
 8013236:	f022 0203 	bic.w	r2, r2, #3
 801323a:	3204      	adds	r2, #4
 801323c:	f104 0115 	add.w	r1, r4, #21
 8013240:	428f      	cmp	r7, r1
 8013242:	bf38      	it	cc
 8013244:	2204      	movcc	r2, #4
 8013246:	9201      	str	r2, [sp, #4]
 8013248:	9a02      	ldr	r2, [sp, #8]
 801324a:	9303      	str	r3, [sp, #12]
 801324c:	429a      	cmp	r2, r3
 801324e:	d80c      	bhi.n	801326a <__multiply+0x9e>
 8013250:	2e00      	cmp	r6, #0
 8013252:	dd03      	ble.n	801325c <__multiply+0x90>
 8013254:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8013258:	2b00      	cmp	r3, #0
 801325a:	d05b      	beq.n	8013314 <__multiply+0x148>
 801325c:	6106      	str	r6, [r0, #16]
 801325e:	b005      	add	sp, #20
 8013260:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013264:	f843 2b04 	str.w	r2, [r3], #4
 8013268:	e7d8      	b.n	801321c <__multiply+0x50>
 801326a:	f8b3 a000 	ldrh.w	sl, [r3]
 801326e:	f1ba 0f00 	cmp.w	sl, #0
 8013272:	d024      	beq.n	80132be <__multiply+0xf2>
 8013274:	f104 0e14 	add.w	lr, r4, #20
 8013278:	46a9      	mov	r9, r5
 801327a:	f04f 0c00 	mov.w	ip, #0
 801327e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8013282:	f8d9 1000 	ldr.w	r1, [r9]
 8013286:	fa1f fb82 	uxth.w	fp, r2
 801328a:	b289      	uxth	r1, r1
 801328c:	fb0a 110b 	mla	r1, sl, fp, r1
 8013290:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8013294:	f8d9 2000 	ldr.w	r2, [r9]
 8013298:	4461      	add	r1, ip
 801329a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801329e:	fb0a c20b 	mla	r2, sl, fp, ip
 80132a2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80132a6:	b289      	uxth	r1, r1
 80132a8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80132ac:	4577      	cmp	r7, lr
 80132ae:	f849 1b04 	str.w	r1, [r9], #4
 80132b2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80132b6:	d8e2      	bhi.n	801327e <__multiply+0xb2>
 80132b8:	9a01      	ldr	r2, [sp, #4]
 80132ba:	f845 c002 	str.w	ip, [r5, r2]
 80132be:	9a03      	ldr	r2, [sp, #12]
 80132c0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80132c4:	3304      	adds	r3, #4
 80132c6:	f1b9 0f00 	cmp.w	r9, #0
 80132ca:	d021      	beq.n	8013310 <__multiply+0x144>
 80132cc:	6829      	ldr	r1, [r5, #0]
 80132ce:	f104 0c14 	add.w	ip, r4, #20
 80132d2:	46ae      	mov	lr, r5
 80132d4:	f04f 0a00 	mov.w	sl, #0
 80132d8:	f8bc b000 	ldrh.w	fp, [ip]
 80132dc:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80132e0:	fb09 220b 	mla	r2, r9, fp, r2
 80132e4:	4452      	add	r2, sl
 80132e6:	b289      	uxth	r1, r1
 80132e8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80132ec:	f84e 1b04 	str.w	r1, [lr], #4
 80132f0:	f85c 1b04 	ldr.w	r1, [ip], #4
 80132f4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80132f8:	f8be 1000 	ldrh.w	r1, [lr]
 80132fc:	fb09 110a 	mla	r1, r9, sl, r1
 8013300:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8013304:	4567      	cmp	r7, ip
 8013306:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 801330a:	d8e5      	bhi.n	80132d8 <__multiply+0x10c>
 801330c:	9a01      	ldr	r2, [sp, #4]
 801330e:	50a9      	str	r1, [r5, r2]
 8013310:	3504      	adds	r5, #4
 8013312:	e799      	b.n	8013248 <__multiply+0x7c>
 8013314:	3e01      	subs	r6, #1
 8013316:	e79b      	b.n	8013250 <__multiply+0x84>
 8013318:	080177f4 	.word	0x080177f4
 801331c:	08017805 	.word	0x08017805

08013320 <__pow5mult>:
 8013320:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013324:	4615      	mov	r5, r2
 8013326:	f012 0203 	ands.w	r2, r2, #3
 801332a:	4606      	mov	r6, r0
 801332c:	460f      	mov	r7, r1
 801332e:	d007      	beq.n	8013340 <__pow5mult+0x20>
 8013330:	4c25      	ldr	r4, [pc, #148]	; (80133c8 <__pow5mult+0xa8>)
 8013332:	3a01      	subs	r2, #1
 8013334:	2300      	movs	r3, #0
 8013336:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801333a:	f7ff fe9d 	bl	8013078 <__multadd>
 801333e:	4607      	mov	r7, r0
 8013340:	10ad      	asrs	r5, r5, #2
 8013342:	d03d      	beq.n	80133c0 <__pow5mult+0xa0>
 8013344:	69f4      	ldr	r4, [r6, #28]
 8013346:	b97c      	cbnz	r4, 8013368 <__pow5mult+0x48>
 8013348:	2010      	movs	r0, #16
 801334a:	f7fd fecf 	bl	80110ec <malloc>
 801334e:	4602      	mov	r2, r0
 8013350:	61f0      	str	r0, [r6, #28]
 8013352:	b928      	cbnz	r0, 8013360 <__pow5mult+0x40>
 8013354:	4b1d      	ldr	r3, [pc, #116]	; (80133cc <__pow5mult+0xac>)
 8013356:	481e      	ldr	r0, [pc, #120]	; (80133d0 <__pow5mult+0xb0>)
 8013358:	f240 11b3 	movw	r1, #435	; 0x1b3
 801335c:	f7fd fea2 	bl	80110a4 <__assert_func>
 8013360:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013364:	6004      	str	r4, [r0, #0]
 8013366:	60c4      	str	r4, [r0, #12]
 8013368:	f8d6 801c 	ldr.w	r8, [r6, #28]
 801336c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8013370:	b94c      	cbnz	r4, 8013386 <__pow5mult+0x66>
 8013372:	f240 2171 	movw	r1, #625	; 0x271
 8013376:	4630      	mov	r0, r6
 8013378:	f7ff ff12 	bl	80131a0 <__i2b>
 801337c:	2300      	movs	r3, #0
 801337e:	f8c8 0008 	str.w	r0, [r8, #8]
 8013382:	4604      	mov	r4, r0
 8013384:	6003      	str	r3, [r0, #0]
 8013386:	f04f 0900 	mov.w	r9, #0
 801338a:	07eb      	lsls	r3, r5, #31
 801338c:	d50a      	bpl.n	80133a4 <__pow5mult+0x84>
 801338e:	4639      	mov	r1, r7
 8013390:	4622      	mov	r2, r4
 8013392:	4630      	mov	r0, r6
 8013394:	f7ff ff1a 	bl	80131cc <__multiply>
 8013398:	4639      	mov	r1, r7
 801339a:	4680      	mov	r8, r0
 801339c:	4630      	mov	r0, r6
 801339e:	f7ff fe49 	bl	8013034 <_Bfree>
 80133a2:	4647      	mov	r7, r8
 80133a4:	106d      	asrs	r5, r5, #1
 80133a6:	d00b      	beq.n	80133c0 <__pow5mult+0xa0>
 80133a8:	6820      	ldr	r0, [r4, #0]
 80133aa:	b938      	cbnz	r0, 80133bc <__pow5mult+0x9c>
 80133ac:	4622      	mov	r2, r4
 80133ae:	4621      	mov	r1, r4
 80133b0:	4630      	mov	r0, r6
 80133b2:	f7ff ff0b 	bl	80131cc <__multiply>
 80133b6:	6020      	str	r0, [r4, #0]
 80133b8:	f8c0 9000 	str.w	r9, [r0]
 80133bc:	4604      	mov	r4, r0
 80133be:	e7e4      	b.n	801338a <__pow5mult+0x6a>
 80133c0:	4638      	mov	r0, r7
 80133c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80133c6:	bf00      	nop
 80133c8:	08017950 	.word	0x08017950
 80133cc:	08017785 	.word	0x08017785
 80133d0:	08017805 	.word	0x08017805

080133d4 <__lshift>:
 80133d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80133d8:	460c      	mov	r4, r1
 80133da:	6849      	ldr	r1, [r1, #4]
 80133dc:	6923      	ldr	r3, [r4, #16]
 80133de:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80133e2:	68a3      	ldr	r3, [r4, #8]
 80133e4:	4607      	mov	r7, r0
 80133e6:	4691      	mov	r9, r2
 80133e8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80133ec:	f108 0601 	add.w	r6, r8, #1
 80133f0:	42b3      	cmp	r3, r6
 80133f2:	db0b      	blt.n	801340c <__lshift+0x38>
 80133f4:	4638      	mov	r0, r7
 80133f6:	f7ff fddd 	bl	8012fb4 <_Balloc>
 80133fa:	4605      	mov	r5, r0
 80133fc:	b948      	cbnz	r0, 8013412 <__lshift+0x3e>
 80133fe:	4602      	mov	r2, r0
 8013400:	4b28      	ldr	r3, [pc, #160]	; (80134a4 <__lshift+0xd0>)
 8013402:	4829      	ldr	r0, [pc, #164]	; (80134a8 <__lshift+0xd4>)
 8013404:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8013408:	f7fd fe4c 	bl	80110a4 <__assert_func>
 801340c:	3101      	adds	r1, #1
 801340e:	005b      	lsls	r3, r3, #1
 8013410:	e7ee      	b.n	80133f0 <__lshift+0x1c>
 8013412:	2300      	movs	r3, #0
 8013414:	f100 0114 	add.w	r1, r0, #20
 8013418:	f100 0210 	add.w	r2, r0, #16
 801341c:	4618      	mov	r0, r3
 801341e:	4553      	cmp	r3, sl
 8013420:	db33      	blt.n	801348a <__lshift+0xb6>
 8013422:	6920      	ldr	r0, [r4, #16]
 8013424:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013428:	f104 0314 	add.w	r3, r4, #20
 801342c:	f019 091f 	ands.w	r9, r9, #31
 8013430:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8013434:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8013438:	d02b      	beq.n	8013492 <__lshift+0xbe>
 801343a:	f1c9 0e20 	rsb	lr, r9, #32
 801343e:	468a      	mov	sl, r1
 8013440:	2200      	movs	r2, #0
 8013442:	6818      	ldr	r0, [r3, #0]
 8013444:	fa00 f009 	lsl.w	r0, r0, r9
 8013448:	4310      	orrs	r0, r2
 801344a:	f84a 0b04 	str.w	r0, [sl], #4
 801344e:	f853 2b04 	ldr.w	r2, [r3], #4
 8013452:	459c      	cmp	ip, r3
 8013454:	fa22 f20e 	lsr.w	r2, r2, lr
 8013458:	d8f3      	bhi.n	8013442 <__lshift+0x6e>
 801345a:	ebac 0304 	sub.w	r3, ip, r4
 801345e:	3b15      	subs	r3, #21
 8013460:	f023 0303 	bic.w	r3, r3, #3
 8013464:	3304      	adds	r3, #4
 8013466:	f104 0015 	add.w	r0, r4, #21
 801346a:	4584      	cmp	ip, r0
 801346c:	bf38      	it	cc
 801346e:	2304      	movcc	r3, #4
 8013470:	50ca      	str	r2, [r1, r3]
 8013472:	b10a      	cbz	r2, 8013478 <__lshift+0xa4>
 8013474:	f108 0602 	add.w	r6, r8, #2
 8013478:	3e01      	subs	r6, #1
 801347a:	4638      	mov	r0, r7
 801347c:	612e      	str	r6, [r5, #16]
 801347e:	4621      	mov	r1, r4
 8013480:	f7ff fdd8 	bl	8013034 <_Bfree>
 8013484:	4628      	mov	r0, r5
 8013486:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801348a:	f842 0f04 	str.w	r0, [r2, #4]!
 801348e:	3301      	adds	r3, #1
 8013490:	e7c5      	b.n	801341e <__lshift+0x4a>
 8013492:	3904      	subs	r1, #4
 8013494:	f853 2b04 	ldr.w	r2, [r3], #4
 8013498:	f841 2f04 	str.w	r2, [r1, #4]!
 801349c:	459c      	cmp	ip, r3
 801349e:	d8f9      	bhi.n	8013494 <__lshift+0xc0>
 80134a0:	e7ea      	b.n	8013478 <__lshift+0xa4>
 80134a2:	bf00      	nop
 80134a4:	080177f4 	.word	0x080177f4
 80134a8:	08017805 	.word	0x08017805

080134ac <__mcmp>:
 80134ac:	b530      	push	{r4, r5, lr}
 80134ae:	6902      	ldr	r2, [r0, #16]
 80134b0:	690c      	ldr	r4, [r1, #16]
 80134b2:	1b12      	subs	r2, r2, r4
 80134b4:	d10e      	bne.n	80134d4 <__mcmp+0x28>
 80134b6:	f100 0314 	add.w	r3, r0, #20
 80134ba:	3114      	adds	r1, #20
 80134bc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80134c0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80134c4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80134c8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80134cc:	42a5      	cmp	r5, r4
 80134ce:	d003      	beq.n	80134d8 <__mcmp+0x2c>
 80134d0:	d305      	bcc.n	80134de <__mcmp+0x32>
 80134d2:	2201      	movs	r2, #1
 80134d4:	4610      	mov	r0, r2
 80134d6:	bd30      	pop	{r4, r5, pc}
 80134d8:	4283      	cmp	r3, r0
 80134da:	d3f3      	bcc.n	80134c4 <__mcmp+0x18>
 80134dc:	e7fa      	b.n	80134d4 <__mcmp+0x28>
 80134de:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80134e2:	e7f7      	b.n	80134d4 <__mcmp+0x28>

080134e4 <__mdiff>:
 80134e4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80134e8:	460c      	mov	r4, r1
 80134ea:	4606      	mov	r6, r0
 80134ec:	4611      	mov	r1, r2
 80134ee:	4620      	mov	r0, r4
 80134f0:	4690      	mov	r8, r2
 80134f2:	f7ff ffdb 	bl	80134ac <__mcmp>
 80134f6:	1e05      	subs	r5, r0, #0
 80134f8:	d110      	bne.n	801351c <__mdiff+0x38>
 80134fa:	4629      	mov	r1, r5
 80134fc:	4630      	mov	r0, r6
 80134fe:	f7ff fd59 	bl	8012fb4 <_Balloc>
 8013502:	b930      	cbnz	r0, 8013512 <__mdiff+0x2e>
 8013504:	4b3a      	ldr	r3, [pc, #232]	; (80135f0 <__mdiff+0x10c>)
 8013506:	4602      	mov	r2, r0
 8013508:	f240 2137 	movw	r1, #567	; 0x237
 801350c:	4839      	ldr	r0, [pc, #228]	; (80135f4 <__mdiff+0x110>)
 801350e:	f7fd fdc9 	bl	80110a4 <__assert_func>
 8013512:	2301      	movs	r3, #1
 8013514:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8013518:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801351c:	bfa4      	itt	ge
 801351e:	4643      	movge	r3, r8
 8013520:	46a0      	movge	r8, r4
 8013522:	4630      	mov	r0, r6
 8013524:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8013528:	bfa6      	itte	ge
 801352a:	461c      	movge	r4, r3
 801352c:	2500      	movge	r5, #0
 801352e:	2501      	movlt	r5, #1
 8013530:	f7ff fd40 	bl	8012fb4 <_Balloc>
 8013534:	b920      	cbnz	r0, 8013540 <__mdiff+0x5c>
 8013536:	4b2e      	ldr	r3, [pc, #184]	; (80135f0 <__mdiff+0x10c>)
 8013538:	4602      	mov	r2, r0
 801353a:	f240 2145 	movw	r1, #581	; 0x245
 801353e:	e7e5      	b.n	801350c <__mdiff+0x28>
 8013540:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8013544:	6926      	ldr	r6, [r4, #16]
 8013546:	60c5      	str	r5, [r0, #12]
 8013548:	f104 0914 	add.w	r9, r4, #20
 801354c:	f108 0514 	add.w	r5, r8, #20
 8013550:	f100 0e14 	add.w	lr, r0, #20
 8013554:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8013558:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 801355c:	f108 0210 	add.w	r2, r8, #16
 8013560:	46f2      	mov	sl, lr
 8013562:	2100      	movs	r1, #0
 8013564:	f859 3b04 	ldr.w	r3, [r9], #4
 8013568:	f852 bf04 	ldr.w	fp, [r2, #4]!
 801356c:	fa11 f88b 	uxtah	r8, r1, fp
 8013570:	b299      	uxth	r1, r3
 8013572:	0c1b      	lsrs	r3, r3, #16
 8013574:	eba8 0801 	sub.w	r8, r8, r1
 8013578:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801357c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8013580:	fa1f f888 	uxth.w	r8, r8
 8013584:	1419      	asrs	r1, r3, #16
 8013586:	454e      	cmp	r6, r9
 8013588:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801358c:	f84a 3b04 	str.w	r3, [sl], #4
 8013590:	d8e8      	bhi.n	8013564 <__mdiff+0x80>
 8013592:	1b33      	subs	r3, r6, r4
 8013594:	3b15      	subs	r3, #21
 8013596:	f023 0303 	bic.w	r3, r3, #3
 801359a:	3304      	adds	r3, #4
 801359c:	3415      	adds	r4, #21
 801359e:	42a6      	cmp	r6, r4
 80135a0:	bf38      	it	cc
 80135a2:	2304      	movcc	r3, #4
 80135a4:	441d      	add	r5, r3
 80135a6:	4473      	add	r3, lr
 80135a8:	469e      	mov	lr, r3
 80135aa:	462e      	mov	r6, r5
 80135ac:	4566      	cmp	r6, ip
 80135ae:	d30e      	bcc.n	80135ce <__mdiff+0xea>
 80135b0:	f10c 0203 	add.w	r2, ip, #3
 80135b4:	1b52      	subs	r2, r2, r5
 80135b6:	f022 0203 	bic.w	r2, r2, #3
 80135ba:	3d03      	subs	r5, #3
 80135bc:	45ac      	cmp	ip, r5
 80135be:	bf38      	it	cc
 80135c0:	2200      	movcc	r2, #0
 80135c2:	4413      	add	r3, r2
 80135c4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80135c8:	b17a      	cbz	r2, 80135ea <__mdiff+0x106>
 80135ca:	6107      	str	r7, [r0, #16]
 80135cc:	e7a4      	b.n	8013518 <__mdiff+0x34>
 80135ce:	f856 8b04 	ldr.w	r8, [r6], #4
 80135d2:	fa11 f288 	uxtah	r2, r1, r8
 80135d6:	1414      	asrs	r4, r2, #16
 80135d8:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80135dc:	b292      	uxth	r2, r2
 80135de:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80135e2:	f84e 2b04 	str.w	r2, [lr], #4
 80135e6:	1421      	asrs	r1, r4, #16
 80135e8:	e7e0      	b.n	80135ac <__mdiff+0xc8>
 80135ea:	3f01      	subs	r7, #1
 80135ec:	e7ea      	b.n	80135c4 <__mdiff+0xe0>
 80135ee:	bf00      	nop
 80135f0:	080177f4 	.word	0x080177f4
 80135f4:	08017805 	.word	0x08017805

080135f8 <__d2b>:
 80135f8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80135fc:	460f      	mov	r7, r1
 80135fe:	2101      	movs	r1, #1
 8013600:	ec59 8b10 	vmov	r8, r9, d0
 8013604:	4616      	mov	r6, r2
 8013606:	f7ff fcd5 	bl	8012fb4 <_Balloc>
 801360a:	4604      	mov	r4, r0
 801360c:	b930      	cbnz	r0, 801361c <__d2b+0x24>
 801360e:	4602      	mov	r2, r0
 8013610:	4b24      	ldr	r3, [pc, #144]	; (80136a4 <__d2b+0xac>)
 8013612:	4825      	ldr	r0, [pc, #148]	; (80136a8 <__d2b+0xb0>)
 8013614:	f240 310f 	movw	r1, #783	; 0x30f
 8013618:	f7fd fd44 	bl	80110a4 <__assert_func>
 801361c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8013620:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8013624:	bb2d      	cbnz	r5, 8013672 <__d2b+0x7a>
 8013626:	9301      	str	r3, [sp, #4]
 8013628:	f1b8 0300 	subs.w	r3, r8, #0
 801362c:	d026      	beq.n	801367c <__d2b+0x84>
 801362e:	4668      	mov	r0, sp
 8013630:	9300      	str	r3, [sp, #0]
 8013632:	f7ff fd87 	bl	8013144 <__lo0bits>
 8013636:	e9dd 1200 	ldrd	r1, r2, [sp]
 801363a:	b1e8      	cbz	r0, 8013678 <__d2b+0x80>
 801363c:	f1c0 0320 	rsb	r3, r0, #32
 8013640:	fa02 f303 	lsl.w	r3, r2, r3
 8013644:	430b      	orrs	r3, r1
 8013646:	40c2      	lsrs	r2, r0
 8013648:	6163      	str	r3, [r4, #20]
 801364a:	9201      	str	r2, [sp, #4]
 801364c:	9b01      	ldr	r3, [sp, #4]
 801364e:	61a3      	str	r3, [r4, #24]
 8013650:	2b00      	cmp	r3, #0
 8013652:	bf14      	ite	ne
 8013654:	2202      	movne	r2, #2
 8013656:	2201      	moveq	r2, #1
 8013658:	6122      	str	r2, [r4, #16]
 801365a:	b1bd      	cbz	r5, 801368c <__d2b+0x94>
 801365c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8013660:	4405      	add	r5, r0
 8013662:	603d      	str	r5, [r7, #0]
 8013664:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8013668:	6030      	str	r0, [r6, #0]
 801366a:	4620      	mov	r0, r4
 801366c:	b003      	add	sp, #12
 801366e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013672:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8013676:	e7d6      	b.n	8013626 <__d2b+0x2e>
 8013678:	6161      	str	r1, [r4, #20]
 801367a:	e7e7      	b.n	801364c <__d2b+0x54>
 801367c:	a801      	add	r0, sp, #4
 801367e:	f7ff fd61 	bl	8013144 <__lo0bits>
 8013682:	9b01      	ldr	r3, [sp, #4]
 8013684:	6163      	str	r3, [r4, #20]
 8013686:	3020      	adds	r0, #32
 8013688:	2201      	movs	r2, #1
 801368a:	e7e5      	b.n	8013658 <__d2b+0x60>
 801368c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8013690:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8013694:	6038      	str	r0, [r7, #0]
 8013696:	6918      	ldr	r0, [r3, #16]
 8013698:	f7ff fd34 	bl	8013104 <__hi0bits>
 801369c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80136a0:	e7e2      	b.n	8013668 <__d2b+0x70>
 80136a2:	bf00      	nop
 80136a4:	080177f4 	.word	0x080177f4
 80136a8:	08017805 	.word	0x08017805

080136ac <_malloc_usable_size_r>:
 80136ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80136b0:	1f18      	subs	r0, r3, #4
 80136b2:	2b00      	cmp	r3, #0
 80136b4:	bfbc      	itt	lt
 80136b6:	580b      	ldrlt	r3, [r1, r0]
 80136b8:	18c0      	addlt	r0, r0, r3
 80136ba:	4770      	bx	lr

080136bc <__ssputs_r>:
 80136bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80136c0:	688e      	ldr	r6, [r1, #8]
 80136c2:	461f      	mov	r7, r3
 80136c4:	42be      	cmp	r6, r7
 80136c6:	680b      	ldr	r3, [r1, #0]
 80136c8:	4682      	mov	sl, r0
 80136ca:	460c      	mov	r4, r1
 80136cc:	4690      	mov	r8, r2
 80136ce:	d82c      	bhi.n	801372a <__ssputs_r+0x6e>
 80136d0:	898a      	ldrh	r2, [r1, #12]
 80136d2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80136d6:	d026      	beq.n	8013726 <__ssputs_r+0x6a>
 80136d8:	6965      	ldr	r5, [r4, #20]
 80136da:	6909      	ldr	r1, [r1, #16]
 80136dc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80136e0:	eba3 0901 	sub.w	r9, r3, r1
 80136e4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80136e8:	1c7b      	adds	r3, r7, #1
 80136ea:	444b      	add	r3, r9
 80136ec:	106d      	asrs	r5, r5, #1
 80136ee:	429d      	cmp	r5, r3
 80136f0:	bf38      	it	cc
 80136f2:	461d      	movcc	r5, r3
 80136f4:	0553      	lsls	r3, r2, #21
 80136f6:	d527      	bpl.n	8013748 <__ssputs_r+0x8c>
 80136f8:	4629      	mov	r1, r5
 80136fa:	f7fd fd27 	bl	801114c <_malloc_r>
 80136fe:	4606      	mov	r6, r0
 8013700:	b360      	cbz	r0, 801375c <__ssputs_r+0xa0>
 8013702:	6921      	ldr	r1, [r4, #16]
 8013704:	464a      	mov	r2, r9
 8013706:	f7fe fd20 	bl	801214a <memcpy>
 801370a:	89a3      	ldrh	r3, [r4, #12]
 801370c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8013710:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013714:	81a3      	strh	r3, [r4, #12]
 8013716:	6126      	str	r6, [r4, #16]
 8013718:	6165      	str	r5, [r4, #20]
 801371a:	444e      	add	r6, r9
 801371c:	eba5 0509 	sub.w	r5, r5, r9
 8013720:	6026      	str	r6, [r4, #0]
 8013722:	60a5      	str	r5, [r4, #8]
 8013724:	463e      	mov	r6, r7
 8013726:	42be      	cmp	r6, r7
 8013728:	d900      	bls.n	801372c <__ssputs_r+0x70>
 801372a:	463e      	mov	r6, r7
 801372c:	6820      	ldr	r0, [r4, #0]
 801372e:	4632      	mov	r2, r6
 8013730:	4641      	mov	r1, r8
 8013732:	f7fe fc0b 	bl	8011f4c <memmove>
 8013736:	68a3      	ldr	r3, [r4, #8]
 8013738:	1b9b      	subs	r3, r3, r6
 801373a:	60a3      	str	r3, [r4, #8]
 801373c:	6823      	ldr	r3, [r4, #0]
 801373e:	4433      	add	r3, r6
 8013740:	6023      	str	r3, [r4, #0]
 8013742:	2000      	movs	r0, #0
 8013744:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013748:	462a      	mov	r2, r5
 801374a:	f7fd fd8b 	bl	8011264 <_realloc_r>
 801374e:	4606      	mov	r6, r0
 8013750:	2800      	cmp	r0, #0
 8013752:	d1e0      	bne.n	8013716 <__ssputs_r+0x5a>
 8013754:	6921      	ldr	r1, [r4, #16]
 8013756:	4650      	mov	r0, sl
 8013758:	f7ff fbe0 	bl	8012f1c <_free_r>
 801375c:	230c      	movs	r3, #12
 801375e:	f8ca 3000 	str.w	r3, [sl]
 8013762:	89a3      	ldrh	r3, [r4, #12]
 8013764:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013768:	81a3      	strh	r3, [r4, #12]
 801376a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801376e:	e7e9      	b.n	8013744 <__ssputs_r+0x88>

08013770 <_svfiprintf_r>:
 8013770:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013774:	4698      	mov	r8, r3
 8013776:	898b      	ldrh	r3, [r1, #12]
 8013778:	061b      	lsls	r3, r3, #24
 801377a:	b09d      	sub	sp, #116	; 0x74
 801377c:	4607      	mov	r7, r0
 801377e:	460d      	mov	r5, r1
 8013780:	4614      	mov	r4, r2
 8013782:	d50e      	bpl.n	80137a2 <_svfiprintf_r+0x32>
 8013784:	690b      	ldr	r3, [r1, #16]
 8013786:	b963      	cbnz	r3, 80137a2 <_svfiprintf_r+0x32>
 8013788:	2140      	movs	r1, #64	; 0x40
 801378a:	f7fd fcdf 	bl	801114c <_malloc_r>
 801378e:	6028      	str	r0, [r5, #0]
 8013790:	6128      	str	r0, [r5, #16]
 8013792:	b920      	cbnz	r0, 801379e <_svfiprintf_r+0x2e>
 8013794:	230c      	movs	r3, #12
 8013796:	603b      	str	r3, [r7, #0]
 8013798:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801379c:	e0d0      	b.n	8013940 <_svfiprintf_r+0x1d0>
 801379e:	2340      	movs	r3, #64	; 0x40
 80137a0:	616b      	str	r3, [r5, #20]
 80137a2:	2300      	movs	r3, #0
 80137a4:	9309      	str	r3, [sp, #36]	; 0x24
 80137a6:	2320      	movs	r3, #32
 80137a8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80137ac:	f8cd 800c 	str.w	r8, [sp, #12]
 80137b0:	2330      	movs	r3, #48	; 0x30
 80137b2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8013958 <_svfiprintf_r+0x1e8>
 80137b6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80137ba:	f04f 0901 	mov.w	r9, #1
 80137be:	4623      	mov	r3, r4
 80137c0:	469a      	mov	sl, r3
 80137c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80137c6:	b10a      	cbz	r2, 80137cc <_svfiprintf_r+0x5c>
 80137c8:	2a25      	cmp	r2, #37	; 0x25
 80137ca:	d1f9      	bne.n	80137c0 <_svfiprintf_r+0x50>
 80137cc:	ebba 0b04 	subs.w	fp, sl, r4
 80137d0:	d00b      	beq.n	80137ea <_svfiprintf_r+0x7a>
 80137d2:	465b      	mov	r3, fp
 80137d4:	4622      	mov	r2, r4
 80137d6:	4629      	mov	r1, r5
 80137d8:	4638      	mov	r0, r7
 80137da:	f7ff ff6f 	bl	80136bc <__ssputs_r>
 80137de:	3001      	adds	r0, #1
 80137e0:	f000 80a9 	beq.w	8013936 <_svfiprintf_r+0x1c6>
 80137e4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80137e6:	445a      	add	r2, fp
 80137e8:	9209      	str	r2, [sp, #36]	; 0x24
 80137ea:	f89a 3000 	ldrb.w	r3, [sl]
 80137ee:	2b00      	cmp	r3, #0
 80137f0:	f000 80a1 	beq.w	8013936 <_svfiprintf_r+0x1c6>
 80137f4:	2300      	movs	r3, #0
 80137f6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80137fa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80137fe:	f10a 0a01 	add.w	sl, sl, #1
 8013802:	9304      	str	r3, [sp, #16]
 8013804:	9307      	str	r3, [sp, #28]
 8013806:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801380a:	931a      	str	r3, [sp, #104]	; 0x68
 801380c:	4654      	mov	r4, sl
 801380e:	2205      	movs	r2, #5
 8013810:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013814:	4850      	ldr	r0, [pc, #320]	; (8013958 <_svfiprintf_r+0x1e8>)
 8013816:	f7ec fceb 	bl	80001f0 <memchr>
 801381a:	9a04      	ldr	r2, [sp, #16]
 801381c:	b9d8      	cbnz	r0, 8013856 <_svfiprintf_r+0xe6>
 801381e:	06d0      	lsls	r0, r2, #27
 8013820:	bf44      	itt	mi
 8013822:	2320      	movmi	r3, #32
 8013824:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013828:	0711      	lsls	r1, r2, #28
 801382a:	bf44      	itt	mi
 801382c:	232b      	movmi	r3, #43	; 0x2b
 801382e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013832:	f89a 3000 	ldrb.w	r3, [sl]
 8013836:	2b2a      	cmp	r3, #42	; 0x2a
 8013838:	d015      	beq.n	8013866 <_svfiprintf_r+0xf6>
 801383a:	9a07      	ldr	r2, [sp, #28]
 801383c:	4654      	mov	r4, sl
 801383e:	2000      	movs	r0, #0
 8013840:	f04f 0c0a 	mov.w	ip, #10
 8013844:	4621      	mov	r1, r4
 8013846:	f811 3b01 	ldrb.w	r3, [r1], #1
 801384a:	3b30      	subs	r3, #48	; 0x30
 801384c:	2b09      	cmp	r3, #9
 801384e:	d94d      	bls.n	80138ec <_svfiprintf_r+0x17c>
 8013850:	b1b0      	cbz	r0, 8013880 <_svfiprintf_r+0x110>
 8013852:	9207      	str	r2, [sp, #28]
 8013854:	e014      	b.n	8013880 <_svfiprintf_r+0x110>
 8013856:	eba0 0308 	sub.w	r3, r0, r8
 801385a:	fa09 f303 	lsl.w	r3, r9, r3
 801385e:	4313      	orrs	r3, r2
 8013860:	9304      	str	r3, [sp, #16]
 8013862:	46a2      	mov	sl, r4
 8013864:	e7d2      	b.n	801380c <_svfiprintf_r+0x9c>
 8013866:	9b03      	ldr	r3, [sp, #12]
 8013868:	1d19      	adds	r1, r3, #4
 801386a:	681b      	ldr	r3, [r3, #0]
 801386c:	9103      	str	r1, [sp, #12]
 801386e:	2b00      	cmp	r3, #0
 8013870:	bfbb      	ittet	lt
 8013872:	425b      	neglt	r3, r3
 8013874:	f042 0202 	orrlt.w	r2, r2, #2
 8013878:	9307      	strge	r3, [sp, #28]
 801387a:	9307      	strlt	r3, [sp, #28]
 801387c:	bfb8      	it	lt
 801387e:	9204      	strlt	r2, [sp, #16]
 8013880:	7823      	ldrb	r3, [r4, #0]
 8013882:	2b2e      	cmp	r3, #46	; 0x2e
 8013884:	d10c      	bne.n	80138a0 <_svfiprintf_r+0x130>
 8013886:	7863      	ldrb	r3, [r4, #1]
 8013888:	2b2a      	cmp	r3, #42	; 0x2a
 801388a:	d134      	bne.n	80138f6 <_svfiprintf_r+0x186>
 801388c:	9b03      	ldr	r3, [sp, #12]
 801388e:	1d1a      	adds	r2, r3, #4
 8013890:	681b      	ldr	r3, [r3, #0]
 8013892:	9203      	str	r2, [sp, #12]
 8013894:	2b00      	cmp	r3, #0
 8013896:	bfb8      	it	lt
 8013898:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 801389c:	3402      	adds	r4, #2
 801389e:	9305      	str	r3, [sp, #20]
 80138a0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8013968 <_svfiprintf_r+0x1f8>
 80138a4:	7821      	ldrb	r1, [r4, #0]
 80138a6:	2203      	movs	r2, #3
 80138a8:	4650      	mov	r0, sl
 80138aa:	f7ec fca1 	bl	80001f0 <memchr>
 80138ae:	b138      	cbz	r0, 80138c0 <_svfiprintf_r+0x150>
 80138b0:	9b04      	ldr	r3, [sp, #16]
 80138b2:	eba0 000a 	sub.w	r0, r0, sl
 80138b6:	2240      	movs	r2, #64	; 0x40
 80138b8:	4082      	lsls	r2, r0
 80138ba:	4313      	orrs	r3, r2
 80138bc:	3401      	adds	r4, #1
 80138be:	9304      	str	r3, [sp, #16]
 80138c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80138c4:	4825      	ldr	r0, [pc, #148]	; (801395c <_svfiprintf_r+0x1ec>)
 80138c6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80138ca:	2206      	movs	r2, #6
 80138cc:	f7ec fc90 	bl	80001f0 <memchr>
 80138d0:	2800      	cmp	r0, #0
 80138d2:	d038      	beq.n	8013946 <_svfiprintf_r+0x1d6>
 80138d4:	4b22      	ldr	r3, [pc, #136]	; (8013960 <_svfiprintf_r+0x1f0>)
 80138d6:	bb1b      	cbnz	r3, 8013920 <_svfiprintf_r+0x1b0>
 80138d8:	9b03      	ldr	r3, [sp, #12]
 80138da:	3307      	adds	r3, #7
 80138dc:	f023 0307 	bic.w	r3, r3, #7
 80138e0:	3308      	adds	r3, #8
 80138e2:	9303      	str	r3, [sp, #12]
 80138e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80138e6:	4433      	add	r3, r6
 80138e8:	9309      	str	r3, [sp, #36]	; 0x24
 80138ea:	e768      	b.n	80137be <_svfiprintf_r+0x4e>
 80138ec:	fb0c 3202 	mla	r2, ip, r2, r3
 80138f0:	460c      	mov	r4, r1
 80138f2:	2001      	movs	r0, #1
 80138f4:	e7a6      	b.n	8013844 <_svfiprintf_r+0xd4>
 80138f6:	2300      	movs	r3, #0
 80138f8:	3401      	adds	r4, #1
 80138fa:	9305      	str	r3, [sp, #20]
 80138fc:	4619      	mov	r1, r3
 80138fe:	f04f 0c0a 	mov.w	ip, #10
 8013902:	4620      	mov	r0, r4
 8013904:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013908:	3a30      	subs	r2, #48	; 0x30
 801390a:	2a09      	cmp	r2, #9
 801390c:	d903      	bls.n	8013916 <_svfiprintf_r+0x1a6>
 801390e:	2b00      	cmp	r3, #0
 8013910:	d0c6      	beq.n	80138a0 <_svfiprintf_r+0x130>
 8013912:	9105      	str	r1, [sp, #20]
 8013914:	e7c4      	b.n	80138a0 <_svfiprintf_r+0x130>
 8013916:	fb0c 2101 	mla	r1, ip, r1, r2
 801391a:	4604      	mov	r4, r0
 801391c:	2301      	movs	r3, #1
 801391e:	e7f0      	b.n	8013902 <_svfiprintf_r+0x192>
 8013920:	ab03      	add	r3, sp, #12
 8013922:	9300      	str	r3, [sp, #0]
 8013924:	462a      	mov	r2, r5
 8013926:	4b0f      	ldr	r3, [pc, #60]	; (8013964 <_svfiprintf_r+0x1f4>)
 8013928:	a904      	add	r1, sp, #16
 801392a:	4638      	mov	r0, r7
 801392c:	f7fd fd6a 	bl	8011404 <_printf_float>
 8013930:	1c42      	adds	r2, r0, #1
 8013932:	4606      	mov	r6, r0
 8013934:	d1d6      	bne.n	80138e4 <_svfiprintf_r+0x174>
 8013936:	89ab      	ldrh	r3, [r5, #12]
 8013938:	065b      	lsls	r3, r3, #25
 801393a:	f53f af2d 	bmi.w	8013798 <_svfiprintf_r+0x28>
 801393e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013940:	b01d      	add	sp, #116	; 0x74
 8013942:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013946:	ab03      	add	r3, sp, #12
 8013948:	9300      	str	r3, [sp, #0]
 801394a:	462a      	mov	r2, r5
 801394c:	4b05      	ldr	r3, [pc, #20]	; (8013964 <_svfiprintf_r+0x1f4>)
 801394e:	a904      	add	r1, sp, #16
 8013950:	4638      	mov	r0, r7
 8013952:	f7fd fffb 	bl	801194c <_printf_i>
 8013956:	e7eb      	b.n	8013930 <_svfiprintf_r+0x1c0>
 8013958:	0801795c 	.word	0x0801795c
 801395c:	08017966 	.word	0x08017966
 8013960:	08011405 	.word	0x08011405
 8013964:	080136bd 	.word	0x080136bd
 8013968:	08017962 	.word	0x08017962

0801396c <__sfputc_r>:
 801396c:	6893      	ldr	r3, [r2, #8]
 801396e:	3b01      	subs	r3, #1
 8013970:	2b00      	cmp	r3, #0
 8013972:	b410      	push	{r4}
 8013974:	6093      	str	r3, [r2, #8]
 8013976:	da08      	bge.n	801398a <__sfputc_r+0x1e>
 8013978:	6994      	ldr	r4, [r2, #24]
 801397a:	42a3      	cmp	r3, r4
 801397c:	db01      	blt.n	8013982 <__sfputc_r+0x16>
 801397e:	290a      	cmp	r1, #10
 8013980:	d103      	bne.n	801398a <__sfputc_r+0x1e>
 8013982:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013986:	f7fe ba4c 	b.w	8011e22 <__swbuf_r>
 801398a:	6813      	ldr	r3, [r2, #0]
 801398c:	1c58      	adds	r0, r3, #1
 801398e:	6010      	str	r0, [r2, #0]
 8013990:	7019      	strb	r1, [r3, #0]
 8013992:	4608      	mov	r0, r1
 8013994:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013998:	4770      	bx	lr

0801399a <__sfputs_r>:
 801399a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801399c:	4606      	mov	r6, r0
 801399e:	460f      	mov	r7, r1
 80139a0:	4614      	mov	r4, r2
 80139a2:	18d5      	adds	r5, r2, r3
 80139a4:	42ac      	cmp	r4, r5
 80139a6:	d101      	bne.n	80139ac <__sfputs_r+0x12>
 80139a8:	2000      	movs	r0, #0
 80139aa:	e007      	b.n	80139bc <__sfputs_r+0x22>
 80139ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80139b0:	463a      	mov	r2, r7
 80139b2:	4630      	mov	r0, r6
 80139b4:	f7ff ffda 	bl	801396c <__sfputc_r>
 80139b8:	1c43      	adds	r3, r0, #1
 80139ba:	d1f3      	bne.n	80139a4 <__sfputs_r+0xa>
 80139bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080139c0 <_vfiprintf_r>:
 80139c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80139c4:	460d      	mov	r5, r1
 80139c6:	b09d      	sub	sp, #116	; 0x74
 80139c8:	4614      	mov	r4, r2
 80139ca:	4698      	mov	r8, r3
 80139cc:	4606      	mov	r6, r0
 80139ce:	b118      	cbz	r0, 80139d8 <_vfiprintf_r+0x18>
 80139d0:	6a03      	ldr	r3, [r0, #32]
 80139d2:	b90b      	cbnz	r3, 80139d8 <_vfiprintf_r+0x18>
 80139d4:	f7fe f968 	bl	8011ca8 <__sinit>
 80139d8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80139da:	07d9      	lsls	r1, r3, #31
 80139dc:	d405      	bmi.n	80139ea <_vfiprintf_r+0x2a>
 80139de:	89ab      	ldrh	r3, [r5, #12]
 80139e0:	059a      	lsls	r2, r3, #22
 80139e2:	d402      	bmi.n	80139ea <_vfiprintf_r+0x2a>
 80139e4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80139e6:	f7fe fbae 	bl	8012146 <__retarget_lock_acquire_recursive>
 80139ea:	89ab      	ldrh	r3, [r5, #12]
 80139ec:	071b      	lsls	r3, r3, #28
 80139ee:	d501      	bpl.n	80139f4 <_vfiprintf_r+0x34>
 80139f0:	692b      	ldr	r3, [r5, #16]
 80139f2:	b99b      	cbnz	r3, 8013a1c <_vfiprintf_r+0x5c>
 80139f4:	4629      	mov	r1, r5
 80139f6:	4630      	mov	r0, r6
 80139f8:	f7fe fa50 	bl	8011e9c <__swsetup_r>
 80139fc:	b170      	cbz	r0, 8013a1c <_vfiprintf_r+0x5c>
 80139fe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013a00:	07dc      	lsls	r4, r3, #31
 8013a02:	d504      	bpl.n	8013a0e <_vfiprintf_r+0x4e>
 8013a04:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8013a08:	b01d      	add	sp, #116	; 0x74
 8013a0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013a0e:	89ab      	ldrh	r3, [r5, #12]
 8013a10:	0598      	lsls	r0, r3, #22
 8013a12:	d4f7      	bmi.n	8013a04 <_vfiprintf_r+0x44>
 8013a14:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013a16:	f7fe fb97 	bl	8012148 <__retarget_lock_release_recursive>
 8013a1a:	e7f3      	b.n	8013a04 <_vfiprintf_r+0x44>
 8013a1c:	2300      	movs	r3, #0
 8013a1e:	9309      	str	r3, [sp, #36]	; 0x24
 8013a20:	2320      	movs	r3, #32
 8013a22:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8013a26:	f8cd 800c 	str.w	r8, [sp, #12]
 8013a2a:	2330      	movs	r3, #48	; 0x30
 8013a2c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8013be0 <_vfiprintf_r+0x220>
 8013a30:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8013a34:	f04f 0901 	mov.w	r9, #1
 8013a38:	4623      	mov	r3, r4
 8013a3a:	469a      	mov	sl, r3
 8013a3c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013a40:	b10a      	cbz	r2, 8013a46 <_vfiprintf_r+0x86>
 8013a42:	2a25      	cmp	r2, #37	; 0x25
 8013a44:	d1f9      	bne.n	8013a3a <_vfiprintf_r+0x7a>
 8013a46:	ebba 0b04 	subs.w	fp, sl, r4
 8013a4a:	d00b      	beq.n	8013a64 <_vfiprintf_r+0xa4>
 8013a4c:	465b      	mov	r3, fp
 8013a4e:	4622      	mov	r2, r4
 8013a50:	4629      	mov	r1, r5
 8013a52:	4630      	mov	r0, r6
 8013a54:	f7ff ffa1 	bl	801399a <__sfputs_r>
 8013a58:	3001      	adds	r0, #1
 8013a5a:	f000 80a9 	beq.w	8013bb0 <_vfiprintf_r+0x1f0>
 8013a5e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013a60:	445a      	add	r2, fp
 8013a62:	9209      	str	r2, [sp, #36]	; 0x24
 8013a64:	f89a 3000 	ldrb.w	r3, [sl]
 8013a68:	2b00      	cmp	r3, #0
 8013a6a:	f000 80a1 	beq.w	8013bb0 <_vfiprintf_r+0x1f0>
 8013a6e:	2300      	movs	r3, #0
 8013a70:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8013a74:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013a78:	f10a 0a01 	add.w	sl, sl, #1
 8013a7c:	9304      	str	r3, [sp, #16]
 8013a7e:	9307      	str	r3, [sp, #28]
 8013a80:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8013a84:	931a      	str	r3, [sp, #104]	; 0x68
 8013a86:	4654      	mov	r4, sl
 8013a88:	2205      	movs	r2, #5
 8013a8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013a8e:	4854      	ldr	r0, [pc, #336]	; (8013be0 <_vfiprintf_r+0x220>)
 8013a90:	f7ec fbae 	bl	80001f0 <memchr>
 8013a94:	9a04      	ldr	r2, [sp, #16]
 8013a96:	b9d8      	cbnz	r0, 8013ad0 <_vfiprintf_r+0x110>
 8013a98:	06d1      	lsls	r1, r2, #27
 8013a9a:	bf44      	itt	mi
 8013a9c:	2320      	movmi	r3, #32
 8013a9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013aa2:	0713      	lsls	r3, r2, #28
 8013aa4:	bf44      	itt	mi
 8013aa6:	232b      	movmi	r3, #43	; 0x2b
 8013aa8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013aac:	f89a 3000 	ldrb.w	r3, [sl]
 8013ab0:	2b2a      	cmp	r3, #42	; 0x2a
 8013ab2:	d015      	beq.n	8013ae0 <_vfiprintf_r+0x120>
 8013ab4:	9a07      	ldr	r2, [sp, #28]
 8013ab6:	4654      	mov	r4, sl
 8013ab8:	2000      	movs	r0, #0
 8013aba:	f04f 0c0a 	mov.w	ip, #10
 8013abe:	4621      	mov	r1, r4
 8013ac0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013ac4:	3b30      	subs	r3, #48	; 0x30
 8013ac6:	2b09      	cmp	r3, #9
 8013ac8:	d94d      	bls.n	8013b66 <_vfiprintf_r+0x1a6>
 8013aca:	b1b0      	cbz	r0, 8013afa <_vfiprintf_r+0x13a>
 8013acc:	9207      	str	r2, [sp, #28]
 8013ace:	e014      	b.n	8013afa <_vfiprintf_r+0x13a>
 8013ad0:	eba0 0308 	sub.w	r3, r0, r8
 8013ad4:	fa09 f303 	lsl.w	r3, r9, r3
 8013ad8:	4313      	orrs	r3, r2
 8013ada:	9304      	str	r3, [sp, #16]
 8013adc:	46a2      	mov	sl, r4
 8013ade:	e7d2      	b.n	8013a86 <_vfiprintf_r+0xc6>
 8013ae0:	9b03      	ldr	r3, [sp, #12]
 8013ae2:	1d19      	adds	r1, r3, #4
 8013ae4:	681b      	ldr	r3, [r3, #0]
 8013ae6:	9103      	str	r1, [sp, #12]
 8013ae8:	2b00      	cmp	r3, #0
 8013aea:	bfbb      	ittet	lt
 8013aec:	425b      	neglt	r3, r3
 8013aee:	f042 0202 	orrlt.w	r2, r2, #2
 8013af2:	9307      	strge	r3, [sp, #28]
 8013af4:	9307      	strlt	r3, [sp, #28]
 8013af6:	bfb8      	it	lt
 8013af8:	9204      	strlt	r2, [sp, #16]
 8013afa:	7823      	ldrb	r3, [r4, #0]
 8013afc:	2b2e      	cmp	r3, #46	; 0x2e
 8013afe:	d10c      	bne.n	8013b1a <_vfiprintf_r+0x15a>
 8013b00:	7863      	ldrb	r3, [r4, #1]
 8013b02:	2b2a      	cmp	r3, #42	; 0x2a
 8013b04:	d134      	bne.n	8013b70 <_vfiprintf_r+0x1b0>
 8013b06:	9b03      	ldr	r3, [sp, #12]
 8013b08:	1d1a      	adds	r2, r3, #4
 8013b0a:	681b      	ldr	r3, [r3, #0]
 8013b0c:	9203      	str	r2, [sp, #12]
 8013b0e:	2b00      	cmp	r3, #0
 8013b10:	bfb8      	it	lt
 8013b12:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8013b16:	3402      	adds	r4, #2
 8013b18:	9305      	str	r3, [sp, #20]
 8013b1a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8013bf0 <_vfiprintf_r+0x230>
 8013b1e:	7821      	ldrb	r1, [r4, #0]
 8013b20:	2203      	movs	r2, #3
 8013b22:	4650      	mov	r0, sl
 8013b24:	f7ec fb64 	bl	80001f0 <memchr>
 8013b28:	b138      	cbz	r0, 8013b3a <_vfiprintf_r+0x17a>
 8013b2a:	9b04      	ldr	r3, [sp, #16]
 8013b2c:	eba0 000a 	sub.w	r0, r0, sl
 8013b30:	2240      	movs	r2, #64	; 0x40
 8013b32:	4082      	lsls	r2, r0
 8013b34:	4313      	orrs	r3, r2
 8013b36:	3401      	adds	r4, #1
 8013b38:	9304      	str	r3, [sp, #16]
 8013b3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013b3e:	4829      	ldr	r0, [pc, #164]	; (8013be4 <_vfiprintf_r+0x224>)
 8013b40:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8013b44:	2206      	movs	r2, #6
 8013b46:	f7ec fb53 	bl	80001f0 <memchr>
 8013b4a:	2800      	cmp	r0, #0
 8013b4c:	d03f      	beq.n	8013bce <_vfiprintf_r+0x20e>
 8013b4e:	4b26      	ldr	r3, [pc, #152]	; (8013be8 <_vfiprintf_r+0x228>)
 8013b50:	bb1b      	cbnz	r3, 8013b9a <_vfiprintf_r+0x1da>
 8013b52:	9b03      	ldr	r3, [sp, #12]
 8013b54:	3307      	adds	r3, #7
 8013b56:	f023 0307 	bic.w	r3, r3, #7
 8013b5a:	3308      	adds	r3, #8
 8013b5c:	9303      	str	r3, [sp, #12]
 8013b5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013b60:	443b      	add	r3, r7
 8013b62:	9309      	str	r3, [sp, #36]	; 0x24
 8013b64:	e768      	b.n	8013a38 <_vfiprintf_r+0x78>
 8013b66:	fb0c 3202 	mla	r2, ip, r2, r3
 8013b6a:	460c      	mov	r4, r1
 8013b6c:	2001      	movs	r0, #1
 8013b6e:	e7a6      	b.n	8013abe <_vfiprintf_r+0xfe>
 8013b70:	2300      	movs	r3, #0
 8013b72:	3401      	adds	r4, #1
 8013b74:	9305      	str	r3, [sp, #20]
 8013b76:	4619      	mov	r1, r3
 8013b78:	f04f 0c0a 	mov.w	ip, #10
 8013b7c:	4620      	mov	r0, r4
 8013b7e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013b82:	3a30      	subs	r2, #48	; 0x30
 8013b84:	2a09      	cmp	r2, #9
 8013b86:	d903      	bls.n	8013b90 <_vfiprintf_r+0x1d0>
 8013b88:	2b00      	cmp	r3, #0
 8013b8a:	d0c6      	beq.n	8013b1a <_vfiprintf_r+0x15a>
 8013b8c:	9105      	str	r1, [sp, #20]
 8013b8e:	e7c4      	b.n	8013b1a <_vfiprintf_r+0x15a>
 8013b90:	fb0c 2101 	mla	r1, ip, r1, r2
 8013b94:	4604      	mov	r4, r0
 8013b96:	2301      	movs	r3, #1
 8013b98:	e7f0      	b.n	8013b7c <_vfiprintf_r+0x1bc>
 8013b9a:	ab03      	add	r3, sp, #12
 8013b9c:	9300      	str	r3, [sp, #0]
 8013b9e:	462a      	mov	r2, r5
 8013ba0:	4b12      	ldr	r3, [pc, #72]	; (8013bec <_vfiprintf_r+0x22c>)
 8013ba2:	a904      	add	r1, sp, #16
 8013ba4:	4630      	mov	r0, r6
 8013ba6:	f7fd fc2d 	bl	8011404 <_printf_float>
 8013baa:	4607      	mov	r7, r0
 8013bac:	1c78      	adds	r0, r7, #1
 8013bae:	d1d6      	bne.n	8013b5e <_vfiprintf_r+0x19e>
 8013bb0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013bb2:	07d9      	lsls	r1, r3, #31
 8013bb4:	d405      	bmi.n	8013bc2 <_vfiprintf_r+0x202>
 8013bb6:	89ab      	ldrh	r3, [r5, #12]
 8013bb8:	059a      	lsls	r2, r3, #22
 8013bba:	d402      	bmi.n	8013bc2 <_vfiprintf_r+0x202>
 8013bbc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013bbe:	f7fe fac3 	bl	8012148 <__retarget_lock_release_recursive>
 8013bc2:	89ab      	ldrh	r3, [r5, #12]
 8013bc4:	065b      	lsls	r3, r3, #25
 8013bc6:	f53f af1d 	bmi.w	8013a04 <_vfiprintf_r+0x44>
 8013bca:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013bcc:	e71c      	b.n	8013a08 <_vfiprintf_r+0x48>
 8013bce:	ab03      	add	r3, sp, #12
 8013bd0:	9300      	str	r3, [sp, #0]
 8013bd2:	462a      	mov	r2, r5
 8013bd4:	4b05      	ldr	r3, [pc, #20]	; (8013bec <_vfiprintf_r+0x22c>)
 8013bd6:	a904      	add	r1, sp, #16
 8013bd8:	4630      	mov	r0, r6
 8013bda:	f7fd feb7 	bl	801194c <_printf_i>
 8013bde:	e7e4      	b.n	8013baa <_vfiprintf_r+0x1ea>
 8013be0:	0801795c 	.word	0x0801795c
 8013be4:	08017966 	.word	0x08017966
 8013be8:	08011405 	.word	0x08011405
 8013bec:	0801399b 	.word	0x0801399b
 8013bf0:	08017962 	.word	0x08017962

08013bf4 <__sflush_r>:
 8013bf4:	898a      	ldrh	r2, [r1, #12]
 8013bf6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013bfa:	4605      	mov	r5, r0
 8013bfc:	0710      	lsls	r0, r2, #28
 8013bfe:	460c      	mov	r4, r1
 8013c00:	d458      	bmi.n	8013cb4 <__sflush_r+0xc0>
 8013c02:	684b      	ldr	r3, [r1, #4]
 8013c04:	2b00      	cmp	r3, #0
 8013c06:	dc05      	bgt.n	8013c14 <__sflush_r+0x20>
 8013c08:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8013c0a:	2b00      	cmp	r3, #0
 8013c0c:	dc02      	bgt.n	8013c14 <__sflush_r+0x20>
 8013c0e:	2000      	movs	r0, #0
 8013c10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013c14:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013c16:	2e00      	cmp	r6, #0
 8013c18:	d0f9      	beq.n	8013c0e <__sflush_r+0x1a>
 8013c1a:	2300      	movs	r3, #0
 8013c1c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8013c20:	682f      	ldr	r7, [r5, #0]
 8013c22:	6a21      	ldr	r1, [r4, #32]
 8013c24:	602b      	str	r3, [r5, #0]
 8013c26:	d032      	beq.n	8013c8e <__sflush_r+0x9a>
 8013c28:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8013c2a:	89a3      	ldrh	r3, [r4, #12]
 8013c2c:	075a      	lsls	r2, r3, #29
 8013c2e:	d505      	bpl.n	8013c3c <__sflush_r+0x48>
 8013c30:	6863      	ldr	r3, [r4, #4]
 8013c32:	1ac0      	subs	r0, r0, r3
 8013c34:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8013c36:	b10b      	cbz	r3, 8013c3c <__sflush_r+0x48>
 8013c38:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8013c3a:	1ac0      	subs	r0, r0, r3
 8013c3c:	2300      	movs	r3, #0
 8013c3e:	4602      	mov	r2, r0
 8013c40:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013c42:	6a21      	ldr	r1, [r4, #32]
 8013c44:	4628      	mov	r0, r5
 8013c46:	47b0      	blx	r6
 8013c48:	1c43      	adds	r3, r0, #1
 8013c4a:	89a3      	ldrh	r3, [r4, #12]
 8013c4c:	d106      	bne.n	8013c5c <__sflush_r+0x68>
 8013c4e:	6829      	ldr	r1, [r5, #0]
 8013c50:	291d      	cmp	r1, #29
 8013c52:	d82b      	bhi.n	8013cac <__sflush_r+0xb8>
 8013c54:	4a29      	ldr	r2, [pc, #164]	; (8013cfc <__sflush_r+0x108>)
 8013c56:	410a      	asrs	r2, r1
 8013c58:	07d6      	lsls	r6, r2, #31
 8013c5a:	d427      	bmi.n	8013cac <__sflush_r+0xb8>
 8013c5c:	2200      	movs	r2, #0
 8013c5e:	6062      	str	r2, [r4, #4]
 8013c60:	04d9      	lsls	r1, r3, #19
 8013c62:	6922      	ldr	r2, [r4, #16]
 8013c64:	6022      	str	r2, [r4, #0]
 8013c66:	d504      	bpl.n	8013c72 <__sflush_r+0x7e>
 8013c68:	1c42      	adds	r2, r0, #1
 8013c6a:	d101      	bne.n	8013c70 <__sflush_r+0x7c>
 8013c6c:	682b      	ldr	r3, [r5, #0]
 8013c6e:	b903      	cbnz	r3, 8013c72 <__sflush_r+0x7e>
 8013c70:	6560      	str	r0, [r4, #84]	; 0x54
 8013c72:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013c74:	602f      	str	r7, [r5, #0]
 8013c76:	2900      	cmp	r1, #0
 8013c78:	d0c9      	beq.n	8013c0e <__sflush_r+0x1a>
 8013c7a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013c7e:	4299      	cmp	r1, r3
 8013c80:	d002      	beq.n	8013c88 <__sflush_r+0x94>
 8013c82:	4628      	mov	r0, r5
 8013c84:	f7ff f94a 	bl	8012f1c <_free_r>
 8013c88:	2000      	movs	r0, #0
 8013c8a:	6360      	str	r0, [r4, #52]	; 0x34
 8013c8c:	e7c0      	b.n	8013c10 <__sflush_r+0x1c>
 8013c8e:	2301      	movs	r3, #1
 8013c90:	4628      	mov	r0, r5
 8013c92:	47b0      	blx	r6
 8013c94:	1c41      	adds	r1, r0, #1
 8013c96:	d1c8      	bne.n	8013c2a <__sflush_r+0x36>
 8013c98:	682b      	ldr	r3, [r5, #0]
 8013c9a:	2b00      	cmp	r3, #0
 8013c9c:	d0c5      	beq.n	8013c2a <__sflush_r+0x36>
 8013c9e:	2b1d      	cmp	r3, #29
 8013ca0:	d001      	beq.n	8013ca6 <__sflush_r+0xb2>
 8013ca2:	2b16      	cmp	r3, #22
 8013ca4:	d101      	bne.n	8013caa <__sflush_r+0xb6>
 8013ca6:	602f      	str	r7, [r5, #0]
 8013ca8:	e7b1      	b.n	8013c0e <__sflush_r+0x1a>
 8013caa:	89a3      	ldrh	r3, [r4, #12]
 8013cac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013cb0:	81a3      	strh	r3, [r4, #12]
 8013cb2:	e7ad      	b.n	8013c10 <__sflush_r+0x1c>
 8013cb4:	690f      	ldr	r7, [r1, #16]
 8013cb6:	2f00      	cmp	r7, #0
 8013cb8:	d0a9      	beq.n	8013c0e <__sflush_r+0x1a>
 8013cba:	0793      	lsls	r3, r2, #30
 8013cbc:	680e      	ldr	r6, [r1, #0]
 8013cbe:	bf08      	it	eq
 8013cc0:	694b      	ldreq	r3, [r1, #20]
 8013cc2:	600f      	str	r7, [r1, #0]
 8013cc4:	bf18      	it	ne
 8013cc6:	2300      	movne	r3, #0
 8013cc8:	eba6 0807 	sub.w	r8, r6, r7
 8013ccc:	608b      	str	r3, [r1, #8]
 8013cce:	f1b8 0f00 	cmp.w	r8, #0
 8013cd2:	dd9c      	ble.n	8013c0e <__sflush_r+0x1a>
 8013cd4:	6a21      	ldr	r1, [r4, #32]
 8013cd6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8013cd8:	4643      	mov	r3, r8
 8013cda:	463a      	mov	r2, r7
 8013cdc:	4628      	mov	r0, r5
 8013cde:	47b0      	blx	r6
 8013ce0:	2800      	cmp	r0, #0
 8013ce2:	dc06      	bgt.n	8013cf2 <__sflush_r+0xfe>
 8013ce4:	89a3      	ldrh	r3, [r4, #12]
 8013ce6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013cea:	81a3      	strh	r3, [r4, #12]
 8013cec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8013cf0:	e78e      	b.n	8013c10 <__sflush_r+0x1c>
 8013cf2:	4407      	add	r7, r0
 8013cf4:	eba8 0800 	sub.w	r8, r8, r0
 8013cf8:	e7e9      	b.n	8013cce <__sflush_r+0xda>
 8013cfa:	bf00      	nop
 8013cfc:	dfbffffe 	.word	0xdfbffffe

08013d00 <_fflush_r>:
 8013d00:	b538      	push	{r3, r4, r5, lr}
 8013d02:	690b      	ldr	r3, [r1, #16]
 8013d04:	4605      	mov	r5, r0
 8013d06:	460c      	mov	r4, r1
 8013d08:	b913      	cbnz	r3, 8013d10 <_fflush_r+0x10>
 8013d0a:	2500      	movs	r5, #0
 8013d0c:	4628      	mov	r0, r5
 8013d0e:	bd38      	pop	{r3, r4, r5, pc}
 8013d10:	b118      	cbz	r0, 8013d1a <_fflush_r+0x1a>
 8013d12:	6a03      	ldr	r3, [r0, #32]
 8013d14:	b90b      	cbnz	r3, 8013d1a <_fflush_r+0x1a>
 8013d16:	f7fd ffc7 	bl	8011ca8 <__sinit>
 8013d1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013d1e:	2b00      	cmp	r3, #0
 8013d20:	d0f3      	beq.n	8013d0a <_fflush_r+0xa>
 8013d22:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8013d24:	07d0      	lsls	r0, r2, #31
 8013d26:	d404      	bmi.n	8013d32 <_fflush_r+0x32>
 8013d28:	0599      	lsls	r1, r3, #22
 8013d2a:	d402      	bmi.n	8013d32 <_fflush_r+0x32>
 8013d2c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8013d2e:	f7fe fa0a 	bl	8012146 <__retarget_lock_acquire_recursive>
 8013d32:	4628      	mov	r0, r5
 8013d34:	4621      	mov	r1, r4
 8013d36:	f7ff ff5d 	bl	8013bf4 <__sflush_r>
 8013d3a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8013d3c:	07da      	lsls	r2, r3, #31
 8013d3e:	4605      	mov	r5, r0
 8013d40:	d4e4      	bmi.n	8013d0c <_fflush_r+0xc>
 8013d42:	89a3      	ldrh	r3, [r4, #12]
 8013d44:	059b      	lsls	r3, r3, #22
 8013d46:	d4e1      	bmi.n	8013d0c <_fflush_r+0xc>
 8013d48:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8013d4a:	f7fe f9fd 	bl	8012148 <__retarget_lock_release_recursive>
 8013d4e:	e7dd      	b.n	8013d0c <_fflush_r+0xc>

08013d50 <__swhatbuf_r>:
 8013d50:	b570      	push	{r4, r5, r6, lr}
 8013d52:	460c      	mov	r4, r1
 8013d54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013d58:	2900      	cmp	r1, #0
 8013d5a:	b096      	sub	sp, #88	; 0x58
 8013d5c:	4615      	mov	r5, r2
 8013d5e:	461e      	mov	r6, r3
 8013d60:	da0d      	bge.n	8013d7e <__swhatbuf_r+0x2e>
 8013d62:	89a3      	ldrh	r3, [r4, #12]
 8013d64:	f013 0f80 	tst.w	r3, #128	; 0x80
 8013d68:	f04f 0100 	mov.w	r1, #0
 8013d6c:	bf0c      	ite	eq
 8013d6e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8013d72:	2340      	movne	r3, #64	; 0x40
 8013d74:	2000      	movs	r0, #0
 8013d76:	6031      	str	r1, [r6, #0]
 8013d78:	602b      	str	r3, [r5, #0]
 8013d7a:	b016      	add	sp, #88	; 0x58
 8013d7c:	bd70      	pop	{r4, r5, r6, pc}
 8013d7e:	466a      	mov	r2, sp
 8013d80:	f000 f848 	bl	8013e14 <_fstat_r>
 8013d84:	2800      	cmp	r0, #0
 8013d86:	dbec      	blt.n	8013d62 <__swhatbuf_r+0x12>
 8013d88:	9901      	ldr	r1, [sp, #4]
 8013d8a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8013d8e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8013d92:	4259      	negs	r1, r3
 8013d94:	4159      	adcs	r1, r3
 8013d96:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8013d9a:	e7eb      	b.n	8013d74 <__swhatbuf_r+0x24>

08013d9c <__smakebuf_r>:
 8013d9c:	898b      	ldrh	r3, [r1, #12]
 8013d9e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8013da0:	079d      	lsls	r5, r3, #30
 8013da2:	4606      	mov	r6, r0
 8013da4:	460c      	mov	r4, r1
 8013da6:	d507      	bpl.n	8013db8 <__smakebuf_r+0x1c>
 8013da8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8013dac:	6023      	str	r3, [r4, #0]
 8013dae:	6123      	str	r3, [r4, #16]
 8013db0:	2301      	movs	r3, #1
 8013db2:	6163      	str	r3, [r4, #20]
 8013db4:	b002      	add	sp, #8
 8013db6:	bd70      	pop	{r4, r5, r6, pc}
 8013db8:	ab01      	add	r3, sp, #4
 8013dba:	466a      	mov	r2, sp
 8013dbc:	f7ff ffc8 	bl	8013d50 <__swhatbuf_r>
 8013dc0:	9900      	ldr	r1, [sp, #0]
 8013dc2:	4605      	mov	r5, r0
 8013dc4:	4630      	mov	r0, r6
 8013dc6:	f7fd f9c1 	bl	801114c <_malloc_r>
 8013dca:	b948      	cbnz	r0, 8013de0 <__smakebuf_r+0x44>
 8013dcc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013dd0:	059a      	lsls	r2, r3, #22
 8013dd2:	d4ef      	bmi.n	8013db4 <__smakebuf_r+0x18>
 8013dd4:	f023 0303 	bic.w	r3, r3, #3
 8013dd8:	f043 0302 	orr.w	r3, r3, #2
 8013ddc:	81a3      	strh	r3, [r4, #12]
 8013dde:	e7e3      	b.n	8013da8 <__smakebuf_r+0xc>
 8013de0:	89a3      	ldrh	r3, [r4, #12]
 8013de2:	6020      	str	r0, [r4, #0]
 8013de4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013de8:	81a3      	strh	r3, [r4, #12]
 8013dea:	9b00      	ldr	r3, [sp, #0]
 8013dec:	6163      	str	r3, [r4, #20]
 8013dee:	9b01      	ldr	r3, [sp, #4]
 8013df0:	6120      	str	r0, [r4, #16]
 8013df2:	b15b      	cbz	r3, 8013e0c <__smakebuf_r+0x70>
 8013df4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013df8:	4630      	mov	r0, r6
 8013dfa:	f000 f81d 	bl	8013e38 <_isatty_r>
 8013dfe:	b128      	cbz	r0, 8013e0c <__smakebuf_r+0x70>
 8013e00:	89a3      	ldrh	r3, [r4, #12]
 8013e02:	f023 0303 	bic.w	r3, r3, #3
 8013e06:	f043 0301 	orr.w	r3, r3, #1
 8013e0a:	81a3      	strh	r3, [r4, #12]
 8013e0c:	89a3      	ldrh	r3, [r4, #12]
 8013e0e:	431d      	orrs	r5, r3
 8013e10:	81a5      	strh	r5, [r4, #12]
 8013e12:	e7cf      	b.n	8013db4 <__smakebuf_r+0x18>

08013e14 <_fstat_r>:
 8013e14:	b538      	push	{r3, r4, r5, lr}
 8013e16:	4d07      	ldr	r5, [pc, #28]	; (8013e34 <_fstat_r+0x20>)
 8013e18:	2300      	movs	r3, #0
 8013e1a:	4604      	mov	r4, r0
 8013e1c:	4608      	mov	r0, r1
 8013e1e:	4611      	mov	r1, r2
 8013e20:	602b      	str	r3, [r5, #0]
 8013e22:	f7ed ff67 	bl	8001cf4 <_fstat>
 8013e26:	1c43      	adds	r3, r0, #1
 8013e28:	d102      	bne.n	8013e30 <_fstat_r+0x1c>
 8013e2a:	682b      	ldr	r3, [r5, #0]
 8013e2c:	b103      	cbz	r3, 8013e30 <_fstat_r+0x1c>
 8013e2e:	6023      	str	r3, [r4, #0]
 8013e30:	bd38      	pop	{r3, r4, r5, pc}
 8013e32:	bf00      	nop
 8013e34:	2000eb14 	.word	0x2000eb14

08013e38 <_isatty_r>:
 8013e38:	b538      	push	{r3, r4, r5, lr}
 8013e3a:	4d06      	ldr	r5, [pc, #24]	; (8013e54 <_isatty_r+0x1c>)
 8013e3c:	2300      	movs	r3, #0
 8013e3e:	4604      	mov	r4, r0
 8013e40:	4608      	mov	r0, r1
 8013e42:	602b      	str	r3, [r5, #0]
 8013e44:	f7ed ff5c 	bl	8001d00 <_isatty>
 8013e48:	1c43      	adds	r3, r0, #1
 8013e4a:	d102      	bne.n	8013e52 <_isatty_r+0x1a>
 8013e4c:	682b      	ldr	r3, [r5, #0]
 8013e4e:	b103      	cbz	r3, 8013e52 <_isatty_r+0x1a>
 8013e50:	6023      	str	r3, [r4, #0]
 8013e52:	bd38      	pop	{r3, r4, r5, pc}
 8013e54:	2000eb14 	.word	0x2000eb14

08013e58 <_calloc_r>:
 8013e58:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8013e5a:	fba1 2402 	umull	r2, r4, r1, r2
 8013e5e:	b94c      	cbnz	r4, 8013e74 <_calloc_r+0x1c>
 8013e60:	4611      	mov	r1, r2
 8013e62:	9201      	str	r2, [sp, #4]
 8013e64:	f7fd f972 	bl	801114c <_malloc_r>
 8013e68:	9a01      	ldr	r2, [sp, #4]
 8013e6a:	4605      	mov	r5, r0
 8013e6c:	b930      	cbnz	r0, 8013e7c <_calloc_r+0x24>
 8013e6e:	4628      	mov	r0, r5
 8013e70:	b003      	add	sp, #12
 8013e72:	bd30      	pop	{r4, r5, pc}
 8013e74:	220c      	movs	r2, #12
 8013e76:	6002      	str	r2, [r0, #0]
 8013e78:	2500      	movs	r5, #0
 8013e7a:	e7f8      	b.n	8013e6e <_calloc_r+0x16>
 8013e7c:	4621      	mov	r1, r4
 8013e7e:	f7fe f87f 	bl	8011f80 <memset>
 8013e82:	e7f4      	b.n	8013e6e <_calloc_r+0x16>

08013e84 <__ascii_mbtowc>:
 8013e84:	b082      	sub	sp, #8
 8013e86:	b901      	cbnz	r1, 8013e8a <__ascii_mbtowc+0x6>
 8013e88:	a901      	add	r1, sp, #4
 8013e8a:	b142      	cbz	r2, 8013e9e <__ascii_mbtowc+0x1a>
 8013e8c:	b14b      	cbz	r3, 8013ea2 <__ascii_mbtowc+0x1e>
 8013e8e:	7813      	ldrb	r3, [r2, #0]
 8013e90:	600b      	str	r3, [r1, #0]
 8013e92:	7812      	ldrb	r2, [r2, #0]
 8013e94:	1e10      	subs	r0, r2, #0
 8013e96:	bf18      	it	ne
 8013e98:	2001      	movne	r0, #1
 8013e9a:	b002      	add	sp, #8
 8013e9c:	4770      	bx	lr
 8013e9e:	4610      	mov	r0, r2
 8013ea0:	e7fb      	b.n	8013e9a <__ascii_mbtowc+0x16>
 8013ea2:	f06f 0001 	mvn.w	r0, #1
 8013ea6:	e7f8      	b.n	8013e9a <__ascii_mbtowc+0x16>

08013ea8 <__ascii_wctomb>:
 8013ea8:	b149      	cbz	r1, 8013ebe <__ascii_wctomb+0x16>
 8013eaa:	2aff      	cmp	r2, #255	; 0xff
 8013eac:	bf85      	ittet	hi
 8013eae:	238a      	movhi	r3, #138	; 0x8a
 8013eb0:	6003      	strhi	r3, [r0, #0]
 8013eb2:	700a      	strbls	r2, [r1, #0]
 8013eb4:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8013eb8:	bf98      	it	ls
 8013eba:	2001      	movls	r0, #1
 8013ebc:	4770      	bx	lr
 8013ebe:	4608      	mov	r0, r1
 8013ec0:	4770      	bx	lr
	...

08013ec4 <_init>:
 8013ec4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013ec6:	bf00      	nop
 8013ec8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013eca:	bc08      	pop	{r3}
 8013ecc:	469e      	mov	lr, r3
 8013ece:	4770      	bx	lr

08013ed0 <_fini>:
 8013ed0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013ed2:	bf00      	nop
 8013ed4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013ed6:	bc08      	pop	{r3}
 8013ed8:	469e      	mov	lr, r3
 8013eda:	4770      	bx	lr
