-makelib ies_lib/xil_defaultlib -sv \
  "C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
  "C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
  "C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \
-endlib
-makelib ies_lib/xpm \
  "C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_VCOMP.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ip/SDI_RX_Subsystem_v1_0_bfm_1_SDI_RX_Subsystem_0_0/src/tx_vio_i/sim/tx_vio_i.vhd" \
-endlib
-makelib ies_lib/gtwizard_ultrascale_v1_7_2 \
  "../../../../EIVE-SDI_RX_Subsystem.srcs/sources_1/bd/SDI_RX_Subsystem_v1_0_bfm_1/ip/SDI_RX_Subsystem_v1_0_bfm_1_SDI_RX_Subsystem_0_0/src/v_smpte_uhdsdi_gtwiz/hdl/gtwizard_ultrascale_v1_7_bit_sync.v" \
  "../../../../EIVE-SDI_RX_Subsystem.srcs/sources_1/bd/SDI_RX_Subsystem_v1_0_bfm_1/ip/SDI_RX_Subsystem_v1_0_bfm_1_SDI_RX_Subsystem_0_0/src/v_smpte_uhdsdi_gtwiz/hdl/gtwizard_ultrascale_v1_7_gte4_drp_arb.v" \
  "../../../../EIVE-SDI_RX_Subsystem.srcs/sources_1/bd/SDI_RX_Subsystem_v1_0_bfm_1/ip/SDI_RX_Subsystem_v1_0_bfm_1_SDI_RX_Subsystem_0_0/src/v_smpte_uhdsdi_gtwiz/hdl/gtwizard_ultrascale_v1_7_gthe4_delay_powergood.v" \
  "../../../../EIVE-SDI_RX_Subsystem.srcs/sources_1/bd/SDI_RX_Subsystem_v1_0_bfm_1/ip/SDI_RX_Subsystem_v1_0_bfm_1_SDI_RX_Subsystem_0_0/src/v_smpte_uhdsdi_gtwiz/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v" \
  "../../../../EIVE-SDI_RX_Subsystem.srcs/sources_1/bd/SDI_RX_Subsystem_v1_0_bfm_1/ip/SDI_RX_Subsystem_v1_0_bfm_1_SDI_RX_Subsystem_0_0/src/v_smpte_uhdsdi_gtwiz/hdl/gtwizard_ultrascale_v1_7_gthe3_cpll_cal.v" \
  "../../../../EIVE-SDI_RX_Subsystem.srcs/sources_1/bd/SDI_RX_Subsystem_v1_0_bfm_1/ip/SDI_RX_Subsystem_v1_0_bfm_1_SDI_RX_Subsystem_0_0/src/v_smpte_uhdsdi_gtwiz/hdl/gtwizard_ultrascale_v1_7_gthe3_cal_freqcnt.v" \
  "../../../../EIVE-SDI_RX_Subsystem.srcs/sources_1/bd/SDI_RX_Subsystem_v1_0_bfm_1/ip/SDI_RX_Subsystem_v1_0_bfm_1_SDI_RX_Subsystem_0_0/src/v_smpte_uhdsdi_gtwiz/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal.v" \
  "../../../../EIVE-SDI_RX_Subsystem.srcs/sources_1/bd/SDI_RX_Subsystem_v1_0_bfm_1/ip/SDI_RX_Subsystem_v1_0_bfm_1_SDI_RX_Subsystem_0_0/src/v_smpte_uhdsdi_gtwiz/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_rx.v" \
  "../../../../EIVE-SDI_RX_Subsystem.srcs/sources_1/bd/SDI_RX_Subsystem_v1_0_bfm_1/ip/SDI_RX_Subsystem_v1_0_bfm_1_SDI_RX_Subsystem_0_0/src/v_smpte_uhdsdi_gtwiz/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v" \
  "../../../../EIVE-SDI_RX_Subsystem.srcs/sources_1/bd/SDI_RX_Subsystem_v1_0_bfm_1/ip/SDI_RX_Subsystem_v1_0_bfm_1_SDI_RX_Subsystem_0_0/src/v_smpte_uhdsdi_gtwiz/hdl/gtwizard_ultrascale_v1_7_gthe4_cal_freqcnt.v" \
  "../../../../EIVE-SDI_RX_Subsystem.srcs/sources_1/bd/SDI_RX_Subsystem_v1_0_bfm_1/ip/SDI_RX_Subsystem_v1_0_bfm_1_SDI_RX_Subsystem_0_0/src/v_smpte_uhdsdi_gtwiz/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal.v" \
  "../../../../EIVE-SDI_RX_Subsystem.srcs/sources_1/bd/SDI_RX_Subsystem_v1_0_bfm_1/ip/SDI_RX_Subsystem_v1_0_bfm_1_SDI_RX_Subsystem_0_0/src/v_smpte_uhdsdi_gtwiz/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_rx.v" \
  "../../../../EIVE-SDI_RX_Subsystem.srcs/sources_1/bd/SDI_RX_Subsystem_v1_0_bfm_1/ip/SDI_RX_Subsystem_v1_0_bfm_1_SDI_RX_Subsystem_0_0/src/v_smpte_uhdsdi_gtwiz/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v" \
  "../../../../EIVE-SDI_RX_Subsystem.srcs/sources_1/bd/SDI_RX_Subsystem_v1_0_bfm_1/ip/SDI_RX_Subsystem_v1_0_bfm_1_SDI_RX_Subsystem_0_0/src/v_smpte_uhdsdi_gtwiz/hdl/gtwizard_ultrascale_v1_7_gtye4_cal_freqcnt.v" \
  "../../../../EIVE-SDI_RX_Subsystem.srcs/sources_1/bd/SDI_RX_Subsystem_v1_0_bfm_1/ip/SDI_RX_Subsystem_v1_0_bfm_1_SDI_RX_Subsystem_0_0/src/v_smpte_uhdsdi_gtwiz/hdl/gtwizard_ultrascale_v1_7_gtwiz_buffbypass_rx.v" \
  "../../../../EIVE-SDI_RX_Subsystem.srcs/sources_1/bd/SDI_RX_Subsystem_v1_0_bfm_1/ip/SDI_RX_Subsystem_v1_0_bfm_1_SDI_RX_Subsystem_0_0/src/v_smpte_uhdsdi_gtwiz/hdl/gtwizard_ultrascale_v1_7_gtwiz_buffbypass_tx.v" \
  "../../../../EIVE-SDI_RX_Subsystem.srcs/sources_1/bd/SDI_RX_Subsystem_v1_0_bfm_1/ip/SDI_RX_Subsystem_v1_0_bfm_1_SDI_RX_Subsystem_0_0/src/v_smpte_uhdsdi_gtwiz/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v" \
  "../../../../EIVE-SDI_RX_Subsystem.srcs/sources_1/bd/SDI_RX_Subsystem_v1_0_bfm_1/ip/SDI_RX_Subsystem_v1_0_bfm_1_SDI_RX_Subsystem_0_0/src/v_smpte_uhdsdi_gtwiz/hdl/gtwizard_ultrascale_v1_7_gtwiz_userclk_rx.v" \
  "../../../../EIVE-SDI_RX_Subsystem.srcs/sources_1/bd/SDI_RX_Subsystem_v1_0_bfm_1/ip/SDI_RX_Subsystem_v1_0_bfm_1_SDI_RX_Subsystem_0_0/src/v_smpte_uhdsdi_gtwiz/hdl/gtwizard_ultrascale_v1_7_gtwiz_userclk_tx.v" \
  "../../../../EIVE-SDI_RX_Subsystem.srcs/sources_1/bd/SDI_RX_Subsystem_v1_0_bfm_1/ip/SDI_RX_Subsystem_v1_0_bfm_1_SDI_RX_Subsystem_0_0/src/v_smpte_uhdsdi_gtwiz/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_rx.v" \
  "../../../../EIVE-SDI_RX_Subsystem.srcs/sources_1/bd/SDI_RX_Subsystem_v1_0_bfm_1/ip/SDI_RX_Subsystem_v1_0_bfm_1_SDI_RX_Subsystem_0_0/src/v_smpte_uhdsdi_gtwiz/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_tx.v" \
  "../../../../EIVE-SDI_RX_Subsystem.srcs/sources_1/bd/SDI_RX_Subsystem_v1_0_bfm_1/ip/SDI_RX_Subsystem_v1_0_bfm_1_SDI_RX_Subsystem_0_0/src/v_smpte_uhdsdi_gtwiz/hdl/gtwizard_ultrascale_v1_7_reset_sync.v" \
  "../../../../EIVE-SDI_RX_Subsystem.srcs/sources_1/bd/SDI_RX_Subsystem_v1_0_bfm_1/ip/SDI_RX_Subsystem_v1_0_bfm_1_SDI_RX_Subsystem_0_0/src/v_smpte_uhdsdi_gtwiz/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ip/SDI_RX_Subsystem_v1_0_bfm_1_SDI_RX_Subsystem_0_0/src/v_smpte_uhdsdi_gtwiz/sim/gtwizard_ultrascale_v1_7_gthe4_channel.v" \
  "../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ip/SDI_RX_Subsystem_v1_0_bfm_1_SDI_RX_Subsystem_0_0/src/v_smpte_uhdsdi_gtwiz/sim/v_smpte_uhdsdi_gtwiz_gthe4_channel_wrapper.v" \
  "../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ip/SDI_RX_Subsystem_v1_0_bfm_1_SDI_RX_Subsystem_0_0/src/v_smpte_uhdsdi_gtwiz/sim/v_smpte_uhdsdi_gtwiz_gtwizard_gthe4.v" \
  "../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ip/SDI_RX_Subsystem_v1_0_bfm_1_SDI_RX_Subsystem_0_0/src/v_smpte_uhdsdi_gtwiz/sim/v_smpte_uhdsdi_gtwiz_gtwizard_top.v" \
  "../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ip/SDI_RX_Subsystem_v1_0_bfm_1_SDI_RX_Subsystem_0_0/src/v_smpte_uhdsdi_gtwiz/sim/v_smpte_uhdsdi_gtwiz.v" \
-endlib
-makelib ies_lib/v_smpte_uhdsdi_v1_0_5 \
  "../../../../EIVE-SDI_RX_Subsystem.srcs/sources_1/bd/SDI_RX_Subsystem_v1_0_bfm_1/ip/SDI_RX_Subsystem_v1_0_bfm_1_SDI_RX_Subsystem_0_0/src/v_smpte_uhdsdi_rxtx/hdl/v_smpte_uhdsdi_v1_0_vl_rfs.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ip/SDI_RX_Subsystem_v1_0_bfm_1_SDI_RX_Subsystem_0_0/src/v_smpte_uhdsdi_rxtx/sim/v_smpte_uhdsdi_rxtx.v" \
  "../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ipshared/33d1/src/kugth_uhdsdi_3g_wrapper.v" \
  "../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ipshared/33d1/src/kugth_uhdsdi_3g_wrapper_support.v" \
  "../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ipshared/33d1/src/kugth_uhdsdi_control.v" \
  "../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ipshared/33d1/src/kugth_uhdsdi_drp_control.v" \
  "../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ipshared/33d1/src/kugth_uhdsdi_drp_control_fsm.v" \
  "../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ipshared/33d1/src/kugth_uhdsdi_rx_control.v" \
  "../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ipshared/33d1/src/kugth_uhdsdi_tx_control.v" \
  "../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ipshared/33d1/src/multigenHD.v" \
  "../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ipshared/33d1/src/multigenHD_horz.v" \
  "../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ipshared/33d1/src/multigenHD_output.v" \
  "../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ipshared/33d1/src/multigenHD_vert.v" \
  "../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ipshared/33d1/src/sync_block.v" \
  "../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ipshared/33d1/src/uhdsdi_rate_detect.v" \
  "../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ipshared/33d1/src/uhdsdi_vidgen.v" \
  "../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ipshared/33d1/src/vidgen_ntsc.v" \
  "../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ipshared/33d1/src/vidgen_pal.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ipshared/33d1/hdl/SDI_RX_Subsystem_v1_0_S00_AXI.vhd" \
  "../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ipshared/33d1/src/bs_flex_v_2.vhd" \
  "../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ipshared/33d1/src/nidru_20_v_7.vhd" \
  "../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ipshared/33d1/src/nidru_20_wrapper.vhd" \
  "../../../../EIVE-SDI_RX_Subsystem.srcs/sources_1/bd/SDI_RX_Subsystem_v1_0_bfm_1/ipshared/33d1/hdl/SDI_RX_Subsystem_v1_0.vhd" \
  "../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ip/SDI_RX_Subsystem_v1_0_bfm_1_SDI_RX_Subsystem_0_0/sim/SDI_RX_Subsystem_v1_0_bfm_1_SDI_RX_Subsystem_0_0.vhd" \
-endlib
-makelib ies_lib/axi_infrastructure_v1_1_0 \
  "../../../../EIVE-SDI_RX_Subsystem.srcs/sources_1/bd/SDI_RX_Subsystem_v1_0_bfm_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \
-endlib
-makelib ies_lib/smartconnect_v1_0 -sv \
  "../../../../EIVE-SDI_RX_Subsystem.srcs/sources_1/bd/SDI_RX_Subsystem_v1_0_bfm_1/ipshared/02c8/hdl/sc_util_v1_0_vl_rfs.sv" \
-endlib
-makelib ies_lib/axi_protocol_checker_v2_0_1 -sv \
  "../../../../EIVE-SDI_RX_Subsystem.srcs/sources_1/bd/SDI_RX_Subsystem_v1_0_bfm_1/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" \
-endlib
-makelib ies_lib/xil_defaultlib -sv \
  "../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ip/SDI_RX_Subsystem_v1_0_bfm_1_master_0_0/sim/SDI_RX_Subsystem_v1_0_bfm_1_master_0_0_pkg.sv" \
-endlib
-makelib ies_lib/axi_vip_v1_1_1 -sv \
  "../../../../EIVE-SDI_RX_Subsystem.srcs/sources_1/bd/SDI_RX_Subsystem_v1_0_bfm_1/ipshared/a16a/hdl/axi_vip_v1_1_vl_rfs.sv" \
-endlib
-makelib ies_lib/xil_defaultlib -sv \
  "../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ip/SDI_RX_Subsystem_v1_0_bfm_1_master_0_0/sim/SDI_RX_Subsystem_v1_0_bfm_1_master_0_0.sv" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ipshared/68f7/hdl/sim_clk_gen.v" \
  "../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/ip/SDI_RX_Subsystem_v1_0_bfm_1_sim_clk_gen_0_1/sim/SDI_RX_Subsystem_v1_0_bfm_1_sim_clk_gen_0_1.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../bd/SDI_RX_Subsystem_v1_0_bfm_1/sim/SDI_RX_Subsystem_v1_0_bfm_1.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  glbl.v
-endlib

