AMDGPU_IRQ_STATE_ENABLE,VAR_0
ECC_INT_ENABLE,VAR_1
REG_SET_FIELD,FUNC_0
RREG32_SDMA,FUNC_1
SDMA0_EDC_CONFIG,VAR_2
WREG32_SDMA,FUNC_2
mmSDMA0_EDC_CONFIG,VAR_3
sdma_v4_0_set_ecc_irq_state,FUNC_3
adev,VAR_4
source,VAR_5
type,VAR_6
state,VAR_7
sdma_edc_config,VAR_8
