IOX
===

Register Listing for IOX
------------------------

+------------------------------------------------------------------------------+-------------------------------------------------------+
| Register                                                                     | Address                                               |
+==============================================================================+=======================================================+
| :ref:`IOX_SFR_AFSEL_CRAFSEL0 <IOX_SFR_AFSEL_CRAFSEL0>`                       | :ref:`0x5012f000 <IOX_SFR_AFSEL_CRAFSEL0>`            |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_AFSEL_CRAFSEL1 <IOX_SFR_AFSEL_CRAFSEL1>`                       | :ref:`0x5012f004 <IOX_SFR_AFSEL_CRAFSEL1>`            |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_AFSEL_CRAFSEL2 <IOX_SFR_AFSEL_CRAFSEL2>`                       | :ref:`0x5012f008 <IOX_SFR_AFSEL_CRAFSEL2>`            |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_AFSEL_CRAFSEL3 <IOX_SFR_AFSEL_CRAFSEL3>`                       | :ref:`0x5012f00c <IOX_SFR_AFSEL_CRAFSEL3>`            |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_AFSEL_CRAFSEL4 <IOX_SFR_AFSEL_CRAFSEL4>`                       | :ref:`0x5012f010 <IOX_SFR_AFSEL_CRAFSEL4>`            |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_AFSEL_CRAFSEL5 <IOX_SFR_AFSEL_CRAFSEL5>`                       | :ref:`0x5012f014 <IOX_SFR_AFSEL_CRAFSEL5>`            |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_AFSEL_CRAFSEL6 <IOX_SFR_AFSEL_CRAFSEL6>`                       | :ref:`0x5012f018 <IOX_SFR_AFSEL_CRAFSEL6>`            |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_AFSEL_CRAFSEL7 <IOX_SFR_AFSEL_CRAFSEL7>`                       | :ref:`0x5012f01c <IOX_SFR_AFSEL_CRAFSEL7>`            |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED8 <IOX_RESERVED8>`                                         | :ref:`0x5012f020 <IOX_RESERVED8>`                     |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED9 <IOX_RESERVED9>`                                         | :ref:`0x5012f024 <IOX_RESERVED9>`                     |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED10 <IOX_RESERVED10>`                                       | :ref:`0x5012f028 <IOX_RESERVED10>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED11 <IOX_RESERVED11>`                                       | :ref:`0x5012f02c <IOX_RESERVED11>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED12 <IOX_RESERVED12>`                                       | :ref:`0x5012f030 <IOX_RESERVED12>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED13 <IOX_RESERVED13>`                                       | :ref:`0x5012f034 <IOX_RESERVED13>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED14 <IOX_RESERVED14>`                                       | :ref:`0x5012f038 <IOX_RESERVED14>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED15 <IOX_RESERVED15>`                                       | :ref:`0x5012f03c <IOX_RESERVED15>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED16 <IOX_RESERVED16>`                                       | :ref:`0x5012f040 <IOX_RESERVED16>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED17 <IOX_RESERVED17>`                                       | :ref:`0x5012f044 <IOX_RESERVED17>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED18 <IOX_RESERVED18>`                                       | :ref:`0x5012f048 <IOX_RESERVED18>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED19 <IOX_RESERVED19>`                                       | :ref:`0x5012f04c <IOX_RESERVED19>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED20 <IOX_RESERVED20>`                                       | :ref:`0x5012f050 <IOX_RESERVED20>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED21 <IOX_RESERVED21>`                                       | :ref:`0x5012f054 <IOX_RESERVED21>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED22 <IOX_RESERVED22>`                                       | :ref:`0x5012f058 <IOX_RESERVED22>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED23 <IOX_RESERVED23>`                                       | :ref:`0x5012f05c <IOX_RESERVED23>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED24 <IOX_RESERVED24>`                                       | :ref:`0x5012f060 <IOX_RESERVED24>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED25 <IOX_RESERVED25>`                                       | :ref:`0x5012f064 <IOX_RESERVED25>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED26 <IOX_RESERVED26>`                                       | :ref:`0x5012f068 <IOX_RESERVED26>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED27 <IOX_RESERVED27>`                                       | :ref:`0x5012f06c <IOX_RESERVED27>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED28 <IOX_RESERVED28>`                                       | :ref:`0x5012f070 <IOX_RESERVED28>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED29 <IOX_RESERVED29>`                                       | :ref:`0x5012f074 <IOX_RESERVED29>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED30 <IOX_RESERVED30>`                                       | :ref:`0x5012f078 <IOX_RESERVED30>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED31 <IOX_RESERVED31>`                                       | :ref:`0x5012f07c <IOX_RESERVED31>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED32 <IOX_RESERVED32>`                                       | :ref:`0x5012f080 <IOX_RESERVED32>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED33 <IOX_RESERVED33>`                                       | :ref:`0x5012f084 <IOX_RESERVED33>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED34 <IOX_RESERVED34>`                                       | :ref:`0x5012f088 <IOX_RESERVED34>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED35 <IOX_RESERVED35>`                                       | :ref:`0x5012f08c <IOX_RESERVED35>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED36 <IOX_RESERVED36>`                                       | :ref:`0x5012f090 <IOX_RESERVED36>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED37 <IOX_RESERVED37>`                                       | :ref:`0x5012f094 <IOX_RESERVED37>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED38 <IOX_RESERVED38>`                                       | :ref:`0x5012f098 <IOX_RESERVED38>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED39 <IOX_RESERVED39>`                                       | :ref:`0x5012f09c <IOX_RESERVED39>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED40 <IOX_RESERVED40>`                                       | :ref:`0x5012f0a0 <IOX_RESERVED40>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED41 <IOX_RESERVED41>`                                       | :ref:`0x5012f0a4 <IOX_RESERVED41>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED42 <IOX_RESERVED42>`                                       | :ref:`0x5012f0a8 <IOX_RESERVED42>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED43 <IOX_RESERVED43>`                                       | :ref:`0x5012f0ac <IOX_RESERVED43>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED44 <IOX_RESERVED44>`                                       | :ref:`0x5012f0b0 <IOX_RESERVED44>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED45 <IOX_RESERVED45>`                                       | :ref:`0x5012f0b4 <IOX_RESERVED45>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED46 <IOX_RESERVED46>`                                       | :ref:`0x5012f0b8 <IOX_RESERVED46>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED47 <IOX_RESERVED47>`                                       | :ref:`0x5012f0bc <IOX_RESERVED47>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED48 <IOX_RESERVED48>`                                       | :ref:`0x5012f0c0 <IOX_RESERVED48>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED49 <IOX_RESERVED49>`                                       | :ref:`0x5012f0c4 <IOX_RESERVED49>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED50 <IOX_RESERVED50>`                                       | :ref:`0x5012f0c8 <IOX_RESERVED50>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED51 <IOX_RESERVED51>`                                       | :ref:`0x5012f0cc <IOX_RESERVED51>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED52 <IOX_RESERVED52>`                                       | :ref:`0x5012f0d0 <IOX_RESERVED52>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED53 <IOX_RESERVED53>`                                       | :ref:`0x5012f0d4 <IOX_RESERVED53>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED54 <IOX_RESERVED54>`                                       | :ref:`0x5012f0d8 <IOX_RESERVED54>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED55 <IOX_RESERVED55>`                                       | :ref:`0x5012f0dc <IOX_RESERVED55>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED56 <IOX_RESERVED56>`                                       | :ref:`0x5012f0e0 <IOX_RESERVED56>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED57 <IOX_RESERVED57>`                                       | :ref:`0x5012f0e4 <IOX_RESERVED57>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED58 <IOX_RESERVED58>`                                       | :ref:`0x5012f0e8 <IOX_RESERVED58>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED59 <IOX_RESERVED59>`                                       | :ref:`0x5012f0ec <IOX_RESERVED59>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED60 <IOX_RESERVED60>`                                       | :ref:`0x5012f0f0 <IOX_RESERVED60>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED61 <IOX_RESERVED61>`                                       | :ref:`0x5012f0f4 <IOX_RESERVED61>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED62 <IOX_RESERVED62>`                                       | :ref:`0x5012f0f8 <IOX_RESERVED62>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED63 <IOX_RESERVED63>`                                       | :ref:`0x5012f0fc <IOX_RESERVED63>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_INTCR_CRINT0 <IOX_SFR_INTCR_CRINT0>`                           | :ref:`0x5012f100 <IOX_SFR_INTCR_CRINT0>`              |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_INTCR_CRINT1 <IOX_SFR_INTCR_CRINT1>`                           | :ref:`0x5012f104 <IOX_SFR_INTCR_CRINT1>`              |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_INTCR_CRINT2 <IOX_SFR_INTCR_CRINT2>`                           | :ref:`0x5012f108 <IOX_SFR_INTCR_CRINT2>`              |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_INTCR_CRINT3 <IOX_SFR_INTCR_CRINT3>`                           | :ref:`0x5012f10c <IOX_SFR_INTCR_CRINT3>`              |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_INTCR_CRINT4 <IOX_SFR_INTCR_CRINT4>`                           | :ref:`0x5012f110 <IOX_SFR_INTCR_CRINT4>`              |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_INTCR_CRINT5 <IOX_SFR_INTCR_CRINT5>`                           | :ref:`0x5012f114 <IOX_SFR_INTCR_CRINT5>`              |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_INTCR_CRINT6 <IOX_SFR_INTCR_CRINT6>`                           | :ref:`0x5012f118 <IOX_SFR_INTCR_CRINT6>`              |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_INTCR_CRINT7 <IOX_SFR_INTCR_CRINT7>`                           | :ref:`0x5012f11c <IOX_SFR_INTCR_CRINT7>`              |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_INTFR <IOX_SFR_INTFR>`                                         | :ref:`0x5012f120 <IOX_SFR_INTFR>`                     |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED73 <IOX_RESERVED73>`                                       | :ref:`0x5012f124 <IOX_RESERVED73>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED74 <IOX_RESERVED74>`                                       | :ref:`0x5012f128 <IOX_RESERVED74>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED75 <IOX_RESERVED75>`                                       | :ref:`0x5012f12c <IOX_RESERVED75>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_GPIOOUT_CRGO0 <IOX_SFR_GPIOOUT_CRGO0>`                         | :ref:`0x5012f130 <IOX_SFR_GPIOOUT_CRGO0>`             |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_GPIOOUT_CRGO1 <IOX_SFR_GPIOOUT_CRGO1>`                         | :ref:`0x5012f134 <IOX_SFR_GPIOOUT_CRGO1>`             |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_GPIOOUT_CRGO2 <IOX_SFR_GPIOOUT_CRGO2>`                         | :ref:`0x5012f138 <IOX_SFR_GPIOOUT_CRGO2>`             |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_GPIOOUT_CRGO3 <IOX_SFR_GPIOOUT_CRGO3>`                         | :ref:`0x5012f13c <IOX_SFR_GPIOOUT_CRGO3>`             |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_GPIOOE_CRGOE0 <IOX_SFR_GPIOOE_CRGOE0>`                         | :ref:`0x5012f140 <IOX_SFR_GPIOOE_CRGOE0>`             |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_GPIOOE_CRGOE1 <IOX_SFR_GPIOOE_CRGOE1>`                         | :ref:`0x5012f144 <IOX_SFR_GPIOOE_CRGOE1>`             |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_GPIOOE_CRGOE2 <IOX_SFR_GPIOOE_CRGOE2>`                         | :ref:`0x5012f148 <IOX_SFR_GPIOOE_CRGOE2>`             |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_GPIOOE_CRGOE3 <IOX_SFR_GPIOOE_CRGOE3>`                         | :ref:`0x5012f14c <IOX_SFR_GPIOOE_CRGOE3>`             |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_GPIOPU_CRGPU0 <IOX_SFR_GPIOPU_CRGPU0>`                         | :ref:`0x5012f150 <IOX_SFR_GPIOPU_CRGPU0>`             |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_GPIOPU_CRGPU1 <IOX_SFR_GPIOPU_CRGPU1>`                         | :ref:`0x5012f154 <IOX_SFR_GPIOPU_CRGPU1>`             |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_GPIOPU_CRGPU2 <IOX_SFR_GPIOPU_CRGPU2>`                         | :ref:`0x5012f158 <IOX_SFR_GPIOPU_CRGPU2>`             |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_GPIOPU_CRGPU3 <IOX_SFR_GPIOPU_CRGPU3>`                         | :ref:`0x5012f15c <IOX_SFR_GPIOPU_CRGPU3>`             |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_GPIOIN_SRGI0 <IOX_SFR_GPIOIN_SRGI0>`                           | :ref:`0x5012f160 <IOX_SFR_GPIOIN_SRGI0>`              |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_GPIOIN_SRGI1 <IOX_SFR_GPIOIN_SRGI1>`                           | :ref:`0x5012f164 <IOX_SFR_GPIOIN_SRGI1>`              |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_GPIOIN_SRGI2 <IOX_SFR_GPIOIN_SRGI2>`                           | :ref:`0x5012f168 <IOX_SFR_GPIOIN_SRGI2>`              |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_GPIOIN_SRGI3 <IOX_SFR_GPIOIN_SRGI3>`                           | :ref:`0x5012f16c <IOX_SFR_GPIOIN_SRGI3>`              |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED92 <IOX_RESERVED92>`                                       | :ref:`0x5012f170 <IOX_RESERVED92>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED93 <IOX_RESERVED93>`                                       | :ref:`0x5012f174 <IOX_RESERVED93>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED94 <IOX_RESERVED94>`                                       | :ref:`0x5012f178 <IOX_RESERVED94>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED95 <IOX_RESERVED95>`                                       | :ref:`0x5012f17c <IOX_RESERVED95>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED96 <IOX_RESERVED96>`                                       | :ref:`0x5012f180 <IOX_RESERVED96>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED97 <IOX_RESERVED97>`                                       | :ref:`0x5012f184 <IOX_RESERVED97>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED98 <IOX_RESERVED98>`                                       | :ref:`0x5012f188 <IOX_RESERVED98>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED99 <IOX_RESERVED99>`                                       | :ref:`0x5012f18c <IOX_RESERVED99>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED100 <IOX_RESERVED100>`                                     | :ref:`0x5012f190 <IOX_RESERVED100>`                   |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED101 <IOX_RESERVED101>`                                     | :ref:`0x5012f194 <IOX_RESERVED101>`                   |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED102 <IOX_RESERVED102>`                                     | :ref:`0x5012f198 <IOX_RESERVED102>`                   |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED103 <IOX_RESERVED103>`                                     | :ref:`0x5012f19c <IOX_RESERVED103>`                   |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED104 <IOX_RESERVED104>`                                     | :ref:`0x5012f1a0 <IOX_RESERVED104>`                   |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED105 <IOX_RESERVED105>`                                     | :ref:`0x5012f1a4 <IOX_RESERVED105>`                   |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED106 <IOX_RESERVED106>`                                     | :ref:`0x5012f1a8 <IOX_RESERVED106>`                   |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED107 <IOX_RESERVED107>`                                     | :ref:`0x5012f1ac <IOX_RESERVED107>`                   |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED108 <IOX_RESERVED108>`                                     | :ref:`0x5012f1b0 <IOX_RESERVED108>`                   |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED109 <IOX_RESERVED109>`                                     | :ref:`0x5012f1b4 <IOX_RESERVED109>`                   |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED110 <IOX_RESERVED110>`                                     | :ref:`0x5012f1b8 <IOX_RESERVED110>`                   |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED111 <IOX_RESERVED111>`                                     | :ref:`0x5012f1bc <IOX_RESERVED111>`                   |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED112 <IOX_RESERVED112>`                                     | :ref:`0x5012f1c0 <IOX_RESERVED112>`                   |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED113 <IOX_RESERVED113>`                                     | :ref:`0x5012f1c4 <IOX_RESERVED113>`                   |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED114 <IOX_RESERVED114>`                                     | :ref:`0x5012f1c8 <IOX_RESERVED114>`                   |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED115 <IOX_RESERVED115>`                                     | :ref:`0x5012f1cc <IOX_RESERVED115>`                   |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED116 <IOX_RESERVED116>`                                     | :ref:`0x5012f1d0 <IOX_RESERVED116>`                   |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED117 <IOX_RESERVED117>`                                     | :ref:`0x5012f1d4 <IOX_RESERVED117>`                   |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED118 <IOX_RESERVED118>`                                     | :ref:`0x5012f1d8 <IOX_RESERVED118>`                   |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED119 <IOX_RESERVED119>`                                     | :ref:`0x5012f1dc <IOX_RESERVED119>`                   |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED120 <IOX_RESERVED120>`                                     | :ref:`0x5012f1e0 <IOX_RESERVED120>`                   |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED121 <IOX_RESERVED121>`                                     | :ref:`0x5012f1e4 <IOX_RESERVED121>`                   |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED122 <IOX_RESERVED122>`                                     | :ref:`0x5012f1e8 <IOX_RESERVED122>`                   |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED123 <IOX_RESERVED123>`                                     | :ref:`0x5012f1ec <IOX_RESERVED123>`                   |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED124 <IOX_RESERVED124>`                                     | :ref:`0x5012f1f0 <IOX_RESERVED124>`                   |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED125 <IOX_RESERVED125>`                                     | :ref:`0x5012f1f4 <IOX_RESERVED125>`                   |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED126 <IOX_RESERVED126>`                                     | :ref:`0x5012f1f8 <IOX_RESERVED126>`                   |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED127 <IOX_RESERVED127>`                                     | :ref:`0x5012f1fc <IOX_RESERVED127>`                   |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_PIOSEL <IOX_SFR_PIOSEL>`                                       | :ref:`0x5012f200 <IOX_SFR_PIOSEL>`                    |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED129 <IOX_RESERVED129>`                                     | :ref:`0x5012f204 <IOX_RESERVED129>`                   |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED130 <IOX_RESERVED130>`                                     | :ref:`0x5012f208 <IOX_RESERVED130>`                   |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED131 <IOX_RESERVED131>`                                     | :ref:`0x5012f20c <IOX_RESERVED131>`                   |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED132 <IOX_RESERVED132>`                                     | :ref:`0x5012f210 <IOX_RESERVED132>`                   |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED133 <IOX_RESERVED133>`                                     | :ref:`0x5012f214 <IOX_RESERVED133>`                   |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED134 <IOX_RESERVED134>`                                     | :ref:`0x5012f218 <IOX_RESERVED134>`                   |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED135 <IOX_RESERVED135>`                                     | :ref:`0x5012f21c <IOX_RESERVED135>`                   |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED136 <IOX_RESERVED136>`                                     | :ref:`0x5012f220 <IOX_RESERVED136>`                   |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED137 <IOX_RESERVED137>`                                     | :ref:`0x5012f224 <IOX_RESERVED137>`                   |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED138 <IOX_RESERVED138>`                                     | :ref:`0x5012f228 <IOX_RESERVED138>`                   |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_RESERVED139 <IOX_RESERVED139>`                                     | :ref:`0x5012f22c <IOX_RESERVED139>`                   |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL0 <IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL0>`   | :ref:`0x5012f230 <IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL0>`  |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL1 <IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL1>`   | :ref:`0x5012f234 <IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL1>`  |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL2 <IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL2>`   | :ref:`0x5012f238 <IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL2>`  |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL3 <IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL3>`   | :ref:`0x5012f23c <IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL3>`  |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW0 <IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW0>` | :ref:`0x5012f240 <IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW0>` |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW1 <IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW1>` | :ref:`0x5012f244 <IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW1>` |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW2 <IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW2>` | :ref:`0x5012f248 <IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW2>` |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW3 <IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW3>` | :ref:`0x5012f24c <IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW3>` |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL0 <IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL0>` | :ref:`0x5012f250 <IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL0>` |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL1 <IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL1>` | :ref:`0x5012f254 <IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL1>` |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL2 <IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL2>` | :ref:`0x5012f258 <IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL2>` |
+------------------------------------------------------------------------------+-------------------------------------------------------+
| :ref:`IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL3 <IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL3>` | :ref:`0x5012f25c <IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL3>` |
+------------------------------------------------------------------------------+-------------------------------------------------------+

IOX_SFR_AFSEL_CRAFSEL0
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x0 = 0x5012f000`


    .. wavedrom::
        :caption: IOX_SFR_AFSEL_CRAFSEL0

        {
            "reg": [
                {"name": "crafsel0",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+----------+-------------------------------------+
| Field  | Name     | Description                         |
+========+==========+=====================================+
| [15:0] | CRAFSEL0 | crafsel read/write control register |
+--------+----------+-------------------------------------+

IOX_SFR_AFSEL_CRAFSEL1
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x4 = 0x5012f004`


    .. wavedrom::
        :caption: IOX_SFR_AFSEL_CRAFSEL1

        {
            "reg": [
                {"name": "crafsel1",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+----------+-------------------------------------+
| Field  | Name     | Description                         |
+========+==========+=====================================+
| [15:0] | CRAFSEL1 | crafsel read/write control register |
+--------+----------+-------------------------------------+

IOX_SFR_AFSEL_CRAFSEL2
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x8 = 0x5012f008`


    .. wavedrom::
        :caption: IOX_SFR_AFSEL_CRAFSEL2

        {
            "reg": [
                {"name": "crafsel2",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+----------+-------------------------------------+
| Field  | Name     | Description                         |
+========+==========+=====================================+
| [15:0] | CRAFSEL2 | crafsel read/write control register |
+--------+----------+-------------------------------------+

IOX_SFR_AFSEL_CRAFSEL3
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0xc = 0x5012f00c`


    .. wavedrom::
        :caption: IOX_SFR_AFSEL_CRAFSEL3

        {
            "reg": [
                {"name": "crafsel3",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+----------+-------------------------------------+
| Field  | Name     | Description                         |
+========+==========+=====================================+
| [15:0] | CRAFSEL3 | crafsel read/write control register |
+--------+----------+-------------------------------------+

IOX_SFR_AFSEL_CRAFSEL4
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x10 = 0x5012f010`


    .. wavedrom::
        :caption: IOX_SFR_AFSEL_CRAFSEL4

        {
            "reg": [
                {"name": "crafsel4",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+----------+-------------------------------------+
| Field  | Name     | Description                         |
+========+==========+=====================================+
| [15:0] | CRAFSEL4 | crafsel read/write control register |
+--------+----------+-------------------------------------+

IOX_SFR_AFSEL_CRAFSEL5
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x14 = 0x5012f014`


    .. wavedrom::
        :caption: IOX_SFR_AFSEL_CRAFSEL5

        {
            "reg": [
                {"name": "crafsel5",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+----------+-------------------------------------+
| Field  | Name     | Description                         |
+========+==========+=====================================+
| [15:0] | CRAFSEL5 | crafsel read/write control register |
+--------+----------+-------------------------------------+

IOX_SFR_AFSEL_CRAFSEL6
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x18 = 0x5012f018`


    .. wavedrom::
        :caption: IOX_SFR_AFSEL_CRAFSEL6

        {
            "reg": [
                {"name": "crafsel6",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+----------+-------------------------------------+
| Field  | Name     | Description                         |
+========+==========+=====================================+
| [15:0] | CRAFSEL6 | crafsel read/write control register |
+--------+----------+-------------------------------------+

IOX_SFR_AFSEL_CRAFSEL7
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x1c = 0x5012f01c`


    .. wavedrom::
        :caption: IOX_SFR_AFSEL_CRAFSEL7

        {
            "reg": [
                {"name": "crafsel7",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+----------+-------------------------------------+
| Field  | Name     | Description                         |
+========+==========+=====================================+
| [15:0] | CRAFSEL7 | crafsel read/write control register |
+--------+----------+-------------------------------------+

IOX_RESERVED8
^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x20 = 0x5012f020`


    .. wavedrom::
        :caption: IOX_RESERVED8

        {
            "reg": [
                {"name": "reserved8", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED9
^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x24 = 0x5012f024`


    .. wavedrom::
        :caption: IOX_RESERVED9

        {
            "reg": [
                {"name": "reserved9", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED10
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x28 = 0x5012f028`


    .. wavedrom::
        :caption: IOX_RESERVED10

        {
            "reg": [
                {"name": "reserved10", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED11
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x2c = 0x5012f02c`


    .. wavedrom::
        :caption: IOX_RESERVED11

        {
            "reg": [
                {"name": "reserved11", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED12
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x30 = 0x5012f030`


    .. wavedrom::
        :caption: IOX_RESERVED12

        {
            "reg": [
                {"name": "reserved12", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED13
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x34 = 0x5012f034`


    .. wavedrom::
        :caption: IOX_RESERVED13

        {
            "reg": [
                {"name": "reserved13", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED14
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x38 = 0x5012f038`


    .. wavedrom::
        :caption: IOX_RESERVED14

        {
            "reg": [
                {"name": "reserved14", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED15
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x3c = 0x5012f03c`


    .. wavedrom::
        :caption: IOX_RESERVED15

        {
            "reg": [
                {"name": "reserved15", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED16
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x40 = 0x5012f040`


    .. wavedrom::
        :caption: IOX_RESERVED16

        {
            "reg": [
                {"name": "reserved16", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED17
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x44 = 0x5012f044`


    .. wavedrom::
        :caption: IOX_RESERVED17

        {
            "reg": [
                {"name": "reserved17", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED18
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x48 = 0x5012f048`


    .. wavedrom::
        :caption: IOX_RESERVED18

        {
            "reg": [
                {"name": "reserved18", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED19
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x4c = 0x5012f04c`


    .. wavedrom::
        :caption: IOX_RESERVED19

        {
            "reg": [
                {"name": "reserved19", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED20
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x50 = 0x5012f050`


    .. wavedrom::
        :caption: IOX_RESERVED20

        {
            "reg": [
                {"name": "reserved20", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED21
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x54 = 0x5012f054`


    .. wavedrom::
        :caption: IOX_RESERVED21

        {
            "reg": [
                {"name": "reserved21", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED22
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x58 = 0x5012f058`


    .. wavedrom::
        :caption: IOX_RESERVED22

        {
            "reg": [
                {"name": "reserved22", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED23
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x5c = 0x5012f05c`


    .. wavedrom::
        :caption: IOX_RESERVED23

        {
            "reg": [
                {"name": "reserved23", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED24
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x60 = 0x5012f060`


    .. wavedrom::
        :caption: IOX_RESERVED24

        {
            "reg": [
                {"name": "reserved24", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED25
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x64 = 0x5012f064`


    .. wavedrom::
        :caption: IOX_RESERVED25

        {
            "reg": [
                {"name": "reserved25", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED26
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x68 = 0x5012f068`


    .. wavedrom::
        :caption: IOX_RESERVED26

        {
            "reg": [
                {"name": "reserved26", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED27
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x6c = 0x5012f06c`


    .. wavedrom::
        :caption: IOX_RESERVED27

        {
            "reg": [
                {"name": "reserved27", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED28
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x70 = 0x5012f070`


    .. wavedrom::
        :caption: IOX_RESERVED28

        {
            "reg": [
                {"name": "reserved28", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED29
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x74 = 0x5012f074`


    .. wavedrom::
        :caption: IOX_RESERVED29

        {
            "reg": [
                {"name": "reserved29", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED30
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x78 = 0x5012f078`


    .. wavedrom::
        :caption: IOX_RESERVED30

        {
            "reg": [
                {"name": "reserved30", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED31
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x7c = 0x5012f07c`


    .. wavedrom::
        :caption: IOX_RESERVED31

        {
            "reg": [
                {"name": "reserved31", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED32
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x80 = 0x5012f080`


    .. wavedrom::
        :caption: IOX_RESERVED32

        {
            "reg": [
                {"name": "reserved32", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED33
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x84 = 0x5012f084`


    .. wavedrom::
        :caption: IOX_RESERVED33

        {
            "reg": [
                {"name": "reserved33", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED34
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x88 = 0x5012f088`


    .. wavedrom::
        :caption: IOX_RESERVED34

        {
            "reg": [
                {"name": "reserved34", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED35
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x8c = 0x5012f08c`


    .. wavedrom::
        :caption: IOX_RESERVED35

        {
            "reg": [
                {"name": "reserved35", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED36
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x90 = 0x5012f090`


    .. wavedrom::
        :caption: IOX_RESERVED36

        {
            "reg": [
                {"name": "reserved36", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED37
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x94 = 0x5012f094`


    .. wavedrom::
        :caption: IOX_RESERVED37

        {
            "reg": [
                {"name": "reserved37", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED38
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x98 = 0x5012f098`


    .. wavedrom::
        :caption: IOX_RESERVED38

        {
            "reg": [
                {"name": "reserved38", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED39
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x9c = 0x5012f09c`


    .. wavedrom::
        :caption: IOX_RESERVED39

        {
            "reg": [
                {"name": "reserved39", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED40
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0xa0 = 0x5012f0a0`


    .. wavedrom::
        :caption: IOX_RESERVED40

        {
            "reg": [
                {"name": "reserved40", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED41
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0xa4 = 0x5012f0a4`


    .. wavedrom::
        :caption: IOX_RESERVED41

        {
            "reg": [
                {"name": "reserved41", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED42
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0xa8 = 0x5012f0a8`


    .. wavedrom::
        :caption: IOX_RESERVED42

        {
            "reg": [
                {"name": "reserved42", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED43
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0xac = 0x5012f0ac`


    .. wavedrom::
        :caption: IOX_RESERVED43

        {
            "reg": [
                {"name": "reserved43", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED44
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0xb0 = 0x5012f0b0`


    .. wavedrom::
        :caption: IOX_RESERVED44

        {
            "reg": [
                {"name": "reserved44", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED45
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0xb4 = 0x5012f0b4`


    .. wavedrom::
        :caption: IOX_RESERVED45

        {
            "reg": [
                {"name": "reserved45", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED46
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0xb8 = 0x5012f0b8`


    .. wavedrom::
        :caption: IOX_RESERVED46

        {
            "reg": [
                {"name": "reserved46", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED47
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0xbc = 0x5012f0bc`


    .. wavedrom::
        :caption: IOX_RESERVED47

        {
            "reg": [
                {"name": "reserved47", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED48
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0xc0 = 0x5012f0c0`


    .. wavedrom::
        :caption: IOX_RESERVED48

        {
            "reg": [
                {"name": "reserved48", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED49
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0xc4 = 0x5012f0c4`


    .. wavedrom::
        :caption: IOX_RESERVED49

        {
            "reg": [
                {"name": "reserved49", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED50
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0xc8 = 0x5012f0c8`


    .. wavedrom::
        :caption: IOX_RESERVED50

        {
            "reg": [
                {"name": "reserved50", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED51
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0xcc = 0x5012f0cc`


    .. wavedrom::
        :caption: IOX_RESERVED51

        {
            "reg": [
                {"name": "reserved51", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED52
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0xd0 = 0x5012f0d0`


    .. wavedrom::
        :caption: IOX_RESERVED52

        {
            "reg": [
                {"name": "reserved52", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED53
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0xd4 = 0x5012f0d4`


    .. wavedrom::
        :caption: IOX_RESERVED53

        {
            "reg": [
                {"name": "reserved53", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED54
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0xd8 = 0x5012f0d8`


    .. wavedrom::
        :caption: IOX_RESERVED54

        {
            "reg": [
                {"name": "reserved54", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED55
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0xdc = 0x5012f0dc`


    .. wavedrom::
        :caption: IOX_RESERVED55

        {
            "reg": [
                {"name": "reserved55", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED56
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0xe0 = 0x5012f0e0`


    .. wavedrom::
        :caption: IOX_RESERVED56

        {
            "reg": [
                {"name": "reserved56", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED57
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0xe4 = 0x5012f0e4`


    .. wavedrom::
        :caption: IOX_RESERVED57

        {
            "reg": [
                {"name": "reserved57", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED58
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0xe8 = 0x5012f0e8`


    .. wavedrom::
        :caption: IOX_RESERVED58

        {
            "reg": [
                {"name": "reserved58", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED59
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0xec = 0x5012f0ec`


    .. wavedrom::
        :caption: IOX_RESERVED59

        {
            "reg": [
                {"name": "reserved59", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED60
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0xf0 = 0x5012f0f0`


    .. wavedrom::
        :caption: IOX_RESERVED60

        {
            "reg": [
                {"name": "reserved60", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED61
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0xf4 = 0x5012f0f4`


    .. wavedrom::
        :caption: IOX_RESERVED61

        {
            "reg": [
                {"name": "reserved61", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED62
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0xf8 = 0x5012f0f8`


    .. wavedrom::
        :caption: IOX_RESERVED62

        {
            "reg": [
                {"name": "reserved62", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED63
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0xfc = 0x5012f0fc`


    .. wavedrom::
        :caption: IOX_RESERVED63

        {
            "reg": [
                {"name": "reserved63", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_SFR_INTCR_CRINT0
^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x100 = 0x5012f100`


    .. wavedrom::
        :caption: IOX_SFR_INTCR_CRINT0

        {
            "reg": [
                {"name": "crint0",  "bits": 10},
                {"bits": 22}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+--------+-----------------------------------+
| Field | Name   | Description                       |
+=======+========+===================================+
| [9:0] | CRINT0 | crint read/write control register |
+-------+--------+-----------------------------------+

IOX_SFR_INTCR_CRINT1
^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x104 = 0x5012f104`


    .. wavedrom::
        :caption: IOX_SFR_INTCR_CRINT1

        {
            "reg": [
                {"name": "crint1",  "bits": 10},
                {"bits": 22}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+--------+-----------------------------------+
| Field | Name   | Description                       |
+=======+========+===================================+
| [9:0] | CRINT1 | crint read/write control register |
+-------+--------+-----------------------------------+

IOX_SFR_INTCR_CRINT2
^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x108 = 0x5012f108`


    .. wavedrom::
        :caption: IOX_SFR_INTCR_CRINT2

        {
            "reg": [
                {"name": "crint2",  "bits": 10},
                {"bits": 22}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+--------+-----------------------------------+
| Field | Name   | Description                       |
+=======+========+===================================+
| [9:0] | CRINT2 | crint read/write control register |
+-------+--------+-----------------------------------+

IOX_SFR_INTCR_CRINT3
^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x10c = 0x5012f10c`


    .. wavedrom::
        :caption: IOX_SFR_INTCR_CRINT3

        {
            "reg": [
                {"name": "crint3",  "bits": 10},
                {"bits": 22}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+--------+-----------------------------------+
| Field | Name   | Description                       |
+=======+========+===================================+
| [9:0] | CRINT3 | crint read/write control register |
+-------+--------+-----------------------------------+

IOX_SFR_INTCR_CRINT4
^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x110 = 0x5012f110`


    .. wavedrom::
        :caption: IOX_SFR_INTCR_CRINT4

        {
            "reg": [
                {"name": "crint4",  "bits": 10},
                {"bits": 22}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+--------+-----------------------------------+
| Field | Name   | Description                       |
+=======+========+===================================+
| [9:0] | CRINT4 | crint read/write control register |
+-------+--------+-----------------------------------+

IOX_SFR_INTCR_CRINT5
^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x114 = 0x5012f114`


    .. wavedrom::
        :caption: IOX_SFR_INTCR_CRINT5

        {
            "reg": [
                {"name": "crint5",  "bits": 10},
                {"bits": 22}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+--------+-----------------------------------+
| Field | Name   | Description                       |
+=======+========+===================================+
| [9:0] | CRINT5 | crint read/write control register |
+-------+--------+-----------------------------------+

IOX_SFR_INTCR_CRINT6
^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x118 = 0x5012f118`


    .. wavedrom::
        :caption: IOX_SFR_INTCR_CRINT6

        {
            "reg": [
                {"name": "crint6",  "bits": 10},
                {"bits": 22}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+--------+-----------------------------------+
| Field | Name   | Description                       |
+=======+========+===================================+
| [9:0] | CRINT6 | crint read/write control register |
+-------+--------+-----------------------------------+

IOX_SFR_INTCR_CRINT7
^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x11c = 0x5012f11c`


    .. wavedrom::
        :caption: IOX_SFR_INTCR_CRINT7

        {
            "reg": [
                {"name": "crint7",  "bits": 10},
                {"bits": 22}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+--------+-----------------------------------+
| Field | Name   | Description                       |
+=======+========+===================================+
| [9:0] | CRINT7 | crint read/write control register |
+-------+--------+-----------------------------------+

IOX_SFR_INTFR
^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x120 = 0x5012f120`


    .. wavedrom::
        :caption: IOX_SFR_INTFR

        {
            "reg": [
                {"name": "frint",  "bits": 8},
                {"bits": 24}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+-------+-------+---------------------------------------------------------------------------------+
| Field | Name  | Description                                                                     |
+=======+=======+=================================================================================+
| [7:0] | FRINT | frint flag register. `1` means event happened, write back `1` in respective bit |
|       |       | position to clear the flag                                                      |
+-------+-------+---------------------------------------------------------------------------------+

IOX_RESERVED73
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x124 = 0x5012f124`


    .. wavedrom::
        :caption: IOX_RESERVED73

        {
            "reg": [
                {"name": "reserved73", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED74
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x128 = 0x5012f128`


    .. wavedrom::
        :caption: IOX_RESERVED74

        {
            "reg": [
                {"name": "reserved74", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED75
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x12c = 0x5012f12c`


    .. wavedrom::
        :caption: IOX_RESERVED75

        {
            "reg": [
                {"name": "reserved75", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_SFR_GPIOOUT_CRGO0
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x130 = 0x5012f130`


    .. wavedrom::
        :caption: IOX_SFR_GPIOOUT_CRGO0

        {
            "reg": [
                {"name": "crgo0",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+----------------------------------+
| Field  | Name  | Description                      |
+========+=======+==================================+
| [15:0] | CRGO0 | crgo read/write control register |
+--------+-------+----------------------------------+

IOX_SFR_GPIOOUT_CRGO1
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x134 = 0x5012f134`


    .. wavedrom::
        :caption: IOX_SFR_GPIOOUT_CRGO1

        {
            "reg": [
                {"name": "crgo1",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+----------------------------------+
| Field  | Name  | Description                      |
+========+=======+==================================+
| [15:0] | CRGO1 | crgo read/write control register |
+--------+-------+----------------------------------+

IOX_SFR_GPIOOUT_CRGO2
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x138 = 0x5012f138`


    .. wavedrom::
        :caption: IOX_SFR_GPIOOUT_CRGO2

        {
            "reg": [
                {"name": "crgo2",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+----------------------------------+
| Field  | Name  | Description                      |
+========+=======+==================================+
| [15:0] | CRGO2 | crgo read/write control register |
+--------+-------+----------------------------------+

IOX_SFR_GPIOOUT_CRGO3
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x13c = 0x5012f13c`


    .. wavedrom::
        :caption: IOX_SFR_GPIOOUT_CRGO3

        {
            "reg": [
                {"name": "crgo3",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+----------------------------------+
| Field  | Name  | Description                      |
+========+=======+==================================+
| [15:0] | CRGO3 | crgo read/write control register |
+--------+-------+----------------------------------+

IOX_SFR_GPIOOE_CRGOE0
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x140 = 0x5012f140`


    .. wavedrom::
        :caption: IOX_SFR_GPIOOE_CRGOE0

        {
            "reg": [
                {"name": "crgoe0",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------+-----------------------------------+
| Field  | Name   | Description                       |
+========+========+===================================+
| [15:0] | CRGOE0 | crgoe read/write control register |
+--------+--------+-----------------------------------+

IOX_SFR_GPIOOE_CRGOE1
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x144 = 0x5012f144`


    .. wavedrom::
        :caption: IOX_SFR_GPIOOE_CRGOE1

        {
            "reg": [
                {"name": "crgoe1",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------+-----------------------------------+
| Field  | Name   | Description                       |
+========+========+===================================+
| [15:0] | CRGOE1 | crgoe read/write control register |
+--------+--------+-----------------------------------+

IOX_SFR_GPIOOE_CRGOE2
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x148 = 0x5012f148`


    .. wavedrom::
        :caption: IOX_SFR_GPIOOE_CRGOE2

        {
            "reg": [
                {"name": "crgoe2",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------+-----------------------------------+
| Field  | Name   | Description                       |
+========+========+===================================+
| [15:0] | CRGOE2 | crgoe read/write control register |
+--------+--------+-----------------------------------+

IOX_SFR_GPIOOE_CRGOE3
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x14c = 0x5012f14c`


    .. wavedrom::
        :caption: IOX_SFR_GPIOOE_CRGOE3

        {
            "reg": [
                {"name": "crgoe3",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------+-----------------------------------+
| Field  | Name   | Description                       |
+========+========+===================================+
| [15:0] | CRGOE3 | crgoe read/write control register |
+--------+--------+-----------------------------------+

IOX_SFR_GPIOPU_CRGPU0
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x150 = 0x5012f150`


    .. wavedrom::
        :caption: IOX_SFR_GPIOPU_CRGPU0

        {
            "reg": [
                {"name": "crgpu0",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------+-----------------------------------+
| Field  | Name   | Description                       |
+========+========+===================================+
| [15:0] | CRGPU0 | crgpu read/write control register |
+--------+--------+-----------------------------------+

IOX_SFR_GPIOPU_CRGPU1
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x154 = 0x5012f154`


    .. wavedrom::
        :caption: IOX_SFR_GPIOPU_CRGPU1

        {
            "reg": [
                {"name": "crgpu1",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------+-----------------------------------+
| Field  | Name   | Description                       |
+========+========+===================================+
| [15:0] | CRGPU1 | crgpu read/write control register |
+--------+--------+-----------------------------------+

IOX_SFR_GPIOPU_CRGPU2
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x158 = 0x5012f158`


    .. wavedrom::
        :caption: IOX_SFR_GPIOPU_CRGPU2

        {
            "reg": [
                {"name": "crgpu2",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------+-----------------------------------+
| Field  | Name   | Description                       |
+========+========+===================================+
| [15:0] | CRGPU2 | crgpu read/write control register |
+--------+--------+-----------------------------------+

IOX_SFR_GPIOPU_CRGPU3
^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x15c = 0x5012f15c`


    .. wavedrom::
        :caption: IOX_SFR_GPIOPU_CRGPU3

        {
            "reg": [
                {"name": "crgpu3",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------+-----------------------------------+
| Field  | Name   | Description                       |
+========+========+===================================+
| [15:0] | CRGPU3 | crgpu read/write control register |
+--------+--------+-----------------------------------+

IOX_SFR_GPIOIN_SRGI0
^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x160 = 0x5012f160`


    .. wavedrom::
        :caption: IOX_SFR_GPIOIN_SRGI0

        {
            "reg": [
                {"name": "srgi0",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+--------------------------------+
| Field  | Name  | Description                    |
+========+=======+================================+
| [15:0] | SRGI0 | srgi read only status register |
+--------+-------+--------------------------------+

IOX_SFR_GPIOIN_SRGI1
^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x164 = 0x5012f164`


    .. wavedrom::
        :caption: IOX_SFR_GPIOIN_SRGI1

        {
            "reg": [
                {"name": "srgi1",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+--------------------------------+
| Field  | Name  | Description                    |
+========+=======+================================+
| [15:0] | SRGI1 | srgi read only status register |
+--------+-------+--------------------------------+

IOX_SFR_GPIOIN_SRGI2
^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x168 = 0x5012f168`


    .. wavedrom::
        :caption: IOX_SFR_GPIOIN_SRGI2

        {
            "reg": [
                {"name": "srgi2",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+--------------------------------+
| Field  | Name  | Description                    |
+========+=======+================================+
| [15:0] | SRGI2 | srgi read only status register |
+--------+-------+--------------------------------+

IOX_SFR_GPIOIN_SRGI3
^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x16c = 0x5012f16c`


    .. wavedrom::
        :caption: IOX_SFR_GPIOIN_SRGI3

        {
            "reg": [
                {"name": "srgi3",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-------+--------------------------------+
| Field  | Name  | Description                    |
+========+=======+================================+
| [15:0] | SRGI3 | srgi read only status register |
+--------+-------+--------------------------------+

IOX_RESERVED92
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x170 = 0x5012f170`


    .. wavedrom::
        :caption: IOX_RESERVED92

        {
            "reg": [
                {"name": "reserved92", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED93
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x174 = 0x5012f174`


    .. wavedrom::
        :caption: IOX_RESERVED93

        {
            "reg": [
                {"name": "reserved93", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED94
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x178 = 0x5012f178`


    .. wavedrom::
        :caption: IOX_RESERVED94

        {
            "reg": [
                {"name": "reserved94", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED95
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x17c = 0x5012f17c`


    .. wavedrom::
        :caption: IOX_RESERVED95

        {
            "reg": [
                {"name": "reserved95", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED96
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x180 = 0x5012f180`


    .. wavedrom::
        :caption: IOX_RESERVED96

        {
            "reg": [
                {"name": "reserved96", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED97
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x184 = 0x5012f184`


    .. wavedrom::
        :caption: IOX_RESERVED97

        {
            "reg": [
                {"name": "reserved97", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED98
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x188 = 0x5012f188`


    .. wavedrom::
        :caption: IOX_RESERVED98

        {
            "reg": [
                {"name": "reserved98", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED99
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x18c = 0x5012f18c`


    .. wavedrom::
        :caption: IOX_RESERVED99

        {
            "reg": [
                {"name": "reserved99", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED100
^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x190 = 0x5012f190`


    .. wavedrom::
        :caption: IOX_RESERVED100

        {
            "reg": [
                {"name": "reserved100", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED101
^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x194 = 0x5012f194`


    .. wavedrom::
        :caption: IOX_RESERVED101

        {
            "reg": [
                {"name": "reserved101", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED102
^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x198 = 0x5012f198`


    .. wavedrom::
        :caption: IOX_RESERVED102

        {
            "reg": [
                {"name": "reserved102", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED103
^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x19c = 0x5012f19c`


    .. wavedrom::
        :caption: IOX_RESERVED103

        {
            "reg": [
                {"name": "reserved103", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED104
^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x1a0 = 0x5012f1a0`


    .. wavedrom::
        :caption: IOX_RESERVED104

        {
            "reg": [
                {"name": "reserved104", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED105
^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x1a4 = 0x5012f1a4`


    .. wavedrom::
        :caption: IOX_RESERVED105

        {
            "reg": [
                {"name": "reserved105", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED106
^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x1a8 = 0x5012f1a8`


    .. wavedrom::
        :caption: IOX_RESERVED106

        {
            "reg": [
                {"name": "reserved106", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED107
^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x1ac = 0x5012f1ac`


    .. wavedrom::
        :caption: IOX_RESERVED107

        {
            "reg": [
                {"name": "reserved107", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED108
^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x1b0 = 0x5012f1b0`


    .. wavedrom::
        :caption: IOX_RESERVED108

        {
            "reg": [
                {"name": "reserved108", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED109
^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x1b4 = 0x5012f1b4`


    .. wavedrom::
        :caption: IOX_RESERVED109

        {
            "reg": [
                {"name": "reserved109", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED110
^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x1b8 = 0x5012f1b8`


    .. wavedrom::
        :caption: IOX_RESERVED110

        {
            "reg": [
                {"name": "reserved110", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED111
^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x1bc = 0x5012f1bc`


    .. wavedrom::
        :caption: IOX_RESERVED111

        {
            "reg": [
                {"name": "reserved111", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED112
^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x1c0 = 0x5012f1c0`


    .. wavedrom::
        :caption: IOX_RESERVED112

        {
            "reg": [
                {"name": "reserved112", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED113
^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x1c4 = 0x5012f1c4`


    .. wavedrom::
        :caption: IOX_RESERVED113

        {
            "reg": [
                {"name": "reserved113", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED114
^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x1c8 = 0x5012f1c8`


    .. wavedrom::
        :caption: IOX_RESERVED114

        {
            "reg": [
                {"name": "reserved114", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED115
^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x1cc = 0x5012f1cc`


    .. wavedrom::
        :caption: IOX_RESERVED115

        {
            "reg": [
                {"name": "reserved115", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED116
^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x1d0 = 0x5012f1d0`


    .. wavedrom::
        :caption: IOX_RESERVED116

        {
            "reg": [
                {"name": "reserved116", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED117
^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x1d4 = 0x5012f1d4`


    .. wavedrom::
        :caption: IOX_RESERVED117

        {
            "reg": [
                {"name": "reserved117", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED118
^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x1d8 = 0x5012f1d8`


    .. wavedrom::
        :caption: IOX_RESERVED118

        {
            "reg": [
                {"name": "reserved118", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED119
^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x1dc = 0x5012f1dc`


    .. wavedrom::
        :caption: IOX_RESERVED119

        {
            "reg": [
                {"name": "reserved119", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED120
^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x1e0 = 0x5012f1e0`


    .. wavedrom::
        :caption: IOX_RESERVED120

        {
            "reg": [
                {"name": "reserved120", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED121
^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x1e4 = 0x5012f1e4`


    .. wavedrom::
        :caption: IOX_RESERVED121

        {
            "reg": [
                {"name": "reserved121", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED122
^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x1e8 = 0x5012f1e8`


    .. wavedrom::
        :caption: IOX_RESERVED122

        {
            "reg": [
                {"name": "reserved122", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED123
^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x1ec = 0x5012f1ec`


    .. wavedrom::
        :caption: IOX_RESERVED123

        {
            "reg": [
                {"name": "reserved123", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED124
^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x1f0 = 0x5012f1f0`


    .. wavedrom::
        :caption: IOX_RESERVED124

        {
            "reg": [
                {"name": "reserved124", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED125
^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x1f4 = 0x5012f1f4`


    .. wavedrom::
        :caption: IOX_RESERVED125

        {
            "reg": [
                {"name": "reserved125", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED126
^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x1f8 = 0x5012f1f8`


    .. wavedrom::
        :caption: IOX_RESERVED126

        {
            "reg": [
                {"name": "reserved126", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED127
^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x1fc = 0x5012f1fc`


    .. wavedrom::
        :caption: IOX_RESERVED127

        {
            "reg": [
                {"name": "reserved127", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_SFR_PIOSEL
^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x200 = 0x5012f200`


    .. wavedrom::
        :caption: IOX_SFR_PIOSEL

        {
            "reg": [
                {"name": "piosel",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+--------+------------------------------------+
| Field  | Name   | Description                        |
+========+========+====================================+
| [31:0] | PIOSEL | piosel read/write control register |
+--------+--------+------------------------------------+

IOX_RESERVED129
^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x204 = 0x5012f204`


    .. wavedrom::
        :caption: IOX_RESERVED129

        {
            "reg": [
                {"name": "reserved129", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED130
^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x208 = 0x5012f208`


    .. wavedrom::
        :caption: IOX_RESERVED130

        {
            "reg": [
                {"name": "reserved130", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED131
^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x20c = 0x5012f20c`


    .. wavedrom::
        :caption: IOX_RESERVED131

        {
            "reg": [
                {"name": "reserved131", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED132
^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x210 = 0x5012f210`


    .. wavedrom::
        :caption: IOX_RESERVED132

        {
            "reg": [
                {"name": "reserved132", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED133
^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x214 = 0x5012f214`


    .. wavedrom::
        :caption: IOX_RESERVED133

        {
            "reg": [
                {"name": "reserved133", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED134
^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x218 = 0x5012f218`


    .. wavedrom::
        :caption: IOX_RESERVED134

        {
            "reg": [
                {"name": "reserved134", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED135
^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x21c = 0x5012f21c`


    .. wavedrom::
        :caption: IOX_RESERVED135

        {
            "reg": [
                {"name": "reserved135", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED136
^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x220 = 0x5012f220`


    .. wavedrom::
        :caption: IOX_RESERVED136

        {
            "reg": [
                {"name": "reserved136", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED137
^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x224 = 0x5012f224`


    .. wavedrom::
        :caption: IOX_RESERVED137

        {
            "reg": [
                {"name": "reserved137", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED138
^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x228 = 0x5012f228`


    .. wavedrom::
        :caption: IOX_RESERVED138

        {
            "reg": [
                {"name": "reserved138", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_RESERVED139
^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x22c = 0x5012f22c`


    .. wavedrom::
        :caption: IOX_RESERVED139

        {
            "reg": [
                {"name": "reserved139", "bits": 1},
                {"bits": 31},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL0
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x230 = 0x5012f230`


    .. wavedrom::
        :caption: IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL0

        {
            "reg": [
                {"name": "cr_cfg_schmsel0",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------------+--------------------------------------------+
| Field  | Name            | Description                                |
+========+=================+============================================+
| [15:0] | CR_CFG_SCHMSEL0 | cr_cfg_schmsel read/write control register |
+--------+-----------------+--------------------------------------------+

IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL1
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x234 = 0x5012f234`


    .. wavedrom::
        :caption: IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL1

        {
            "reg": [
                {"name": "cr_cfg_schmsel1",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------------+--------------------------------------------+
| Field  | Name            | Description                                |
+========+=================+============================================+
| [15:0] | CR_CFG_SCHMSEL1 | cr_cfg_schmsel read/write control register |
+--------+-----------------+--------------------------------------------+

IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL2
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x238 = 0x5012f238`


    .. wavedrom::
        :caption: IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL2

        {
            "reg": [
                {"name": "cr_cfg_schmsel2",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------------+--------------------------------------------+
| Field  | Name            | Description                                |
+========+=================+============================================+
| [15:0] | CR_CFG_SCHMSEL2 | cr_cfg_schmsel read/write control register |
+--------+-----------------+--------------------------------------------+

IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL3
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x23c = 0x5012f23c`


    .. wavedrom::
        :caption: IOX_SFR_CFG_SCHM_CR_CFG_SCHMSEL3

        {
            "reg": [
                {"name": "cr_cfg_schmsel3",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+-----------------+--------------------------------------------+
| Field  | Name            | Description                                |
+========+=================+============================================+
| [15:0] | CR_CFG_SCHMSEL3 | cr_cfg_schmsel read/write control register |
+--------+-----------------+--------------------------------------------+

IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW0
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x240 = 0x5012f240`


    .. wavedrom::
        :caption: IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW0

        {
            "reg": [
                {"name": "cr_cfg_slewslow0",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+------------------+---------------------------------------------+
| Field  | Name             | Description                                 |
+========+==================+=============================================+
| [15:0] | CR_CFG_SLEWSLOW0 | cr_cfg_slewslow read/write control register |
+--------+------------------+---------------------------------------------+

IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW1
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x244 = 0x5012f244`


    .. wavedrom::
        :caption: IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW1

        {
            "reg": [
                {"name": "cr_cfg_slewslow1",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+------------------+---------------------------------------------+
| Field  | Name             | Description                                 |
+========+==================+=============================================+
| [15:0] | CR_CFG_SLEWSLOW1 | cr_cfg_slewslow read/write control register |
+--------+------------------+---------------------------------------------+

IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW2
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x248 = 0x5012f248`


    .. wavedrom::
        :caption: IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW2

        {
            "reg": [
                {"name": "cr_cfg_slewslow2",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+------------------+---------------------------------------------+
| Field  | Name             | Description                                 |
+========+==================+=============================================+
| [15:0] | CR_CFG_SLEWSLOW2 | cr_cfg_slewslow read/write control register |
+--------+------------------+---------------------------------------------+

IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW3
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x24c = 0x5012f24c`


    .. wavedrom::
        :caption: IOX_SFR_CFG_SLEW_CR_CFG_SLEWSLOW3

        {
            "reg": [
                {"name": "cr_cfg_slewslow3",  "bits": 16},
                {"bits": 16}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+------------------+---------------------------------------------+
| Field  | Name             | Description                                 |
+========+==================+=============================================+
| [15:0] | CR_CFG_SLEWSLOW3 | cr_cfg_slewslow read/write control register |
+--------+------------------+---------------------------------------------+

IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL0
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x250 = 0x5012f250`


    .. wavedrom::
        :caption: IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL0

        {
            "reg": [
                {"name": "cr_cfg_drvsel0",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+----------------+-------------------------------------------+
| Field  | Name           | Description                               |
+========+================+===========================================+
| [31:0] | CR_CFG_DRVSEL0 | cr_cfg_drvsel read/write control register |
+--------+----------------+-------------------------------------------+

IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL1
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x254 = 0x5012f254`


    .. wavedrom::
        :caption: IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL1

        {
            "reg": [
                {"name": "cr_cfg_drvsel1",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+----------------+-------------------------------------------+
| Field  | Name           | Description                               |
+========+================+===========================================+
| [31:0] | CR_CFG_DRVSEL1 | cr_cfg_drvsel read/write control register |
+--------+----------------+-------------------------------------------+

IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL2
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x258 = 0x5012f258`


    .. wavedrom::
        :caption: IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL2

        {
            "reg": [
                {"name": "cr_cfg_drvsel2",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+----------------+-------------------------------------------+
| Field  | Name           | Description                               |
+========+================+===========================================+
| [31:0] | CR_CFG_DRVSEL2 | cr_cfg_drvsel read/write control register |
+--------+----------------+-------------------------------------------+

IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL3
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0x5012f000 + 0x25c = 0x5012f25c`


    .. wavedrom::
        :caption: IOX_SFR_CFG_DRVSEL_CR_CFG_DRVSEL3

        {
            "reg": [
                {"name": "cr_cfg_drvsel3",  "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


+--------+----------------+-------------------------------------------+
| Field  | Name           | Description                               |
+========+================+===========================================+
| [31:0] | CR_CFG_DRVSEL3 | cr_cfg_drvsel read/write control register |
+--------+----------------+-------------------------------------------+

