//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training_add_relu_18 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training_add_relu_18
.extern .shared .align 16 .b8 global_smem[];
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training_add_relu_18
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training_add_relu_18(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_18_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_18_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_18_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_18_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_18_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_18_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_18_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_18_param_7,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_18_param_8,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_add_relu_18_param_9
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<90>;
	.reg .b32 	%r<329>;
	.reg .f32 	%f<143>;
	.reg .b64 	%rd<54>;
	.loc	1 19 0                          // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd29, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_18_param_0];
	ld.param.u64 	%rd30, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_18_param_1];
$L__tmp0:
	.loc	1 22 28                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:22:33
	shl.b32 	%r145, %r1, 4;
	ld.param.u64 	%rd31, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_18_param_2];
	ld.param.u64 	%rd32, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_18_param_3];
	.loc	1 23 44                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:23:44
	mov.u32 	%r146, %tid.x;
	shl.b32 	%r147, %r146, 1;
	ld.param.u64 	%rd33, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_18_param_4];
	and.b32  	%r148, %r147, 14;
	ld.param.u64 	%rd34, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_18_param_5];
	ld.param.u64 	%rd35, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_18_param_6];
	ld.param.u64 	%rd36, [triton_poi_fused__native_batch_norm_legit_no_training_add_relu_18_param_7];
	bfe.u32 	%r149, %r146, 6, 2;
	.loc	1 23 23                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:23:23
	or.b32  	%r150, %r145, %r148;
	or.b32  	%r151, %r145, %r149;
	or.b32  	%r152, %r151, 4;
	or.b32  	%r153, %r151, 8;
	or.b32  	%r154, %r151, 12;
	.loc	1 24 21                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:24:21
	setp.lt.s32 	%p9, %r150, 104;
	setp.lt.s32 	%p61, %r151, 104;
	setp.lt.s32 	%p62, %r152, 104;
	setp.lt.s32 	%p63, %r153, 104;
	setp.lt.s32 	%p64, %r154, 104;
	.loc	1 25 28                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 25 33                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:25:33
	shl.b32 	%r155, %r2, 8;
	.loc	1 26 44                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:26:44
	bfe.u32 	%r156, %r146, 3, 3;
	.loc	1 23 44                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:23:44
	and.b32  	%r157, %r146, 192;
	.loc	1 26 44                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:26:44
	shr.u32 	%r158, %r157, 3;
	or.b32  	%r159, %r158, %r156;
	shl.b32 	%r160, %r146, 2;
	and.b32  	%r161, %r160, 252;
	.loc	1 26 23                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:26:23
	or.b32  	%r162, %r155, %r159;
	or.b32  	%r163, %r162, 32;
	or.b32  	%r164, %r162, 64;
	or.b32  	%r165, %r162, 96;
	or.b32  	%r166, %r162, 128;
	or.b32  	%r167, %r162, 160;
	or.b32  	%r168, %r162, 192;
	or.b32  	%r169, %r162, 224;
	or.b32  	%r170, %r155, %r161;
	.loc	1 27 21                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:27:21
	setp.lt.s32 	%p65, %r162, 256;
	setp.lt.s32 	%p66, %r163, 256;
	setp.lt.s32 	%p67, %r164, 256;
	setp.lt.s32 	%p68, %r165, 256;
	setp.lt.s32 	%p69, %r166, 256;
	setp.lt.s32 	%p70, %r167, 256;
	setp.lt.s32 	%p71, %r168, 256;
	setp.lt.s32 	%p72, %r169, 256;
	setp.lt.s32 	%p73, %r170, 256;
	.loc	1 30 19                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:30:19
	mul.hi.s32 	%r172, %r150, 1321528399;
	shr.u32 	%r173, %r172, 31;
	shr.s32 	%r174, %r172, 3;
	add.s32 	%r175, %r174, %r173;
	.loc	1 29 19                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:29:19
	mul.lo.s32 	%r176, %r175, 26;
	sub.s32 	%r177, %r150, %r176;
	.loc	1 30 19                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:30:19
	mul.hi.s32 	%r179, %r151, 1321528399;
	shr.u32 	%r180, %r179, 31;
	shr.s32 	%r181, %r179, 3;
	add.s32 	%r182, %r181, %r180;
	.loc	1 29 19                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:29:19
	mul.lo.s32 	%r183, %r182, 26;
	sub.s32 	%r184, %r151, %r183;
	.loc	1 30 19                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:30:19
	mul.hi.s32 	%r186, %r152, 1321528399;
	shr.u32 	%r187, %r186, 31;
	shr.s32 	%r188, %r186, 3;
	add.s32 	%r189, %r188, %r187;
	.loc	1 29 19                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:29:19
	mul.lo.s32 	%r190, %r189, 26;
	sub.s32 	%r191, %r152, %r190;
	.loc	1 30 19                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:30:19
	mul.hi.s32 	%r193, %r153, 1321528399;
	shr.u32 	%r194, %r193, 31;
	shr.s32 	%r195, %r193, 3;
	add.s32 	%r196, %r195, %r194;
	.loc	1 29 19                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:29:19
	mul.lo.s32 	%r197, %r196, 26;
	sub.s32 	%r198, %r153, %r197;
	.loc	1 30 19                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:30:19
	mul.hi.s32 	%r200, %r154, 1321528399;
	shr.u32 	%r201, %r200, 31;
	shr.s32 	%r202, %r200, 3;
	add.s32 	%r203, %r202, %r201;
	.loc	1 29 19                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:29:19
	mul.lo.s32 	%r204, %r203, 26;
	sub.s32 	%r205, %r154, %r204;
	.loc	1 31 35                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:31:35
	mad.lo.s32 	%r206, %r175, 6656, %r177;
	.loc	1 31 43                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:31:43
	mad.lo.s32 	%r207, %r162, 26, %r206;
	mad.lo.s32 	%r208, %r163, 26, %r206;
	mad.lo.s32 	%r209, %r164, 26, %r206;
	mad.lo.s32 	%r210, %r165, 26, %r206;
	mad.lo.s32 	%r211, %r166, 26, %r206;
	mad.lo.s32 	%r212, %r167, 26, %r206;
	mad.lo.s32 	%r213, %r168, 26, %r206;
	mad.lo.s32 	%r214, %r169, 26, %r206;
	.loc	1 31 30                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:31:30
	mul.wide.s32 	%rd37, %r207, 4;
	add.s64 	%rd1, %rd29, %rd37;
	mul.wide.s32 	%rd38, %r208, 4;
	add.s64 	%rd2, %rd29, %rd38;
	mul.wide.s32 	%rd39, %r209, 4;
	add.s64 	%rd3, %rd29, %rd39;
	mul.wide.s32 	%rd40, %r210, 4;
	add.s64 	%rd4, %rd29, %rd40;
	mul.wide.s32 	%rd41, %r211, 4;
	add.s64 	%rd5, %rd29, %rd41;
	mul.wide.s32 	%rd42, %r212, 4;
	add.s64 	%rd6, %rd29, %rd42;
	mul.wide.s32 	%rd43, %r213, 4;
	add.s64 	%rd7, %rd29, %rd43;
	mul.wide.s32 	%rd44, %r214, 4;
	add.s64 	%rd8, %rd29, %rd44;
	.loc	1 31 61                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:31:61
	and.pred  	%p1, %p9, %p65;
	and.pred  	%p2, %p9, %p66;
	and.pred  	%p3, %p9, %p67;
	and.pred  	%p4, %p9, %p68;
	and.pred  	%p5, %p9, %p69;
	and.pred  	%p6, %p9, %p70;
	and.pred  	%p7, %p9, %p71;
	and.pred  	%p8, %p9, %p72;
	and.pred  	%p13, %p61, %p73;
	and.pred  	%p14, %p62, %p73;
	and.pred  	%p15, %p63, %p73;
	and.pred  	%p16, %p64, %p73;
	.loc	1 31 53                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:31:53
	// begin inline asm
	mov.u32 %r3, 0x0;
	mov.u32 %r4, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r3, %r4 }, [ %rd1 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r5, 0x0;
	mov.u32 %r6, 0x0;
	@%p2 ld.global.L1::evict_last.v2.b32 { %r5, %r6 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r7, 0x0;
	mov.u32 %r8, 0x0;
	@%p3 ld.global.L1::evict_last.v2.b32 { %r7, %r8 }, [ %rd3 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r9, 0x0;
	mov.u32 %r10, 0x0;
	@%p4 ld.global.L1::evict_last.v2.b32 { %r9, %r10 }, [ %rd4 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r11, 0x0;
	mov.u32 %r12, 0x0;
	@%p5 ld.global.L1::evict_last.v2.b32 { %r11, %r12 }, [ %rd5 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r13, 0x0;
	mov.u32 %r14, 0x0;
	@%p6 ld.global.L1::evict_last.v2.b32 { %r13, %r14 }, [ %rd6 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r15, 0x0;
	mov.u32 %r16, 0x0;
	@%p7 ld.global.L1::evict_last.v2.b32 { %r15, %r16 }, [ %rd7 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r17, 0x0;
	mov.u32 %r18, 0x0;
	@%p8 ld.global.L1::evict_last.v2.b32 { %r17, %r18 }, [ %rd8 + 0 ];
	// end inline asm
	.loc	1 32 30                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:32:30
	mul.wide.s32 	%rd45, %r177, 4;
	add.s64 	%rd9, %rd30, %rd45;
	.loc	1 32 35                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:32:35
	// begin inline asm
	mov.u32 %r19, 0x0;
	mov.u32 %r20, 0x0;
	@%p9 ld.global.L1::evict_last.v2.b32 { %r19, %r20 }, [ %rd9 + 0 ];
	// end inline asm
	.loc	1 33 30                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:33:30
	add.s64 	%rd10, %rd31, %rd45;
	.loc	1 33 35                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:33:35
	// begin inline asm
	mov.u32 %r21, 0x0;
	mov.u32 %r22, 0x0;
	@%p9 ld.global.L1::evict_last.v2.b32 { %r21, %r22 }, [ %rd10 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r21;
	mov.b32 	%f2, %r22;
	.loc	1 34 31                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:34:31
	add.s64 	%rd11, %rd32, %rd45;
	.loc	1 34 36                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:34:36
	// begin inline asm
	mov.u32 %r23, 0x0;
	mov.u32 %r24, 0x0;
	@%p9 ld.global.L1::evict_last.v2.b32 { %r23, %r24 }, [ %rd11 + 0 ];
	// end inline asm
	.loc	1 35 31                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:35:31
	add.s64 	%rd12, %rd33, %rd45;
	.loc	1 35 36                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:35:36
	// begin inline asm
	mov.u32 %r25, 0x0;
	mov.u32 %r26, 0x0;
	@%p9 ld.global.L1::evict_last.v2.b32 { %r25, %r26 }, [ %rd12 + 0 ];
	// end inline asm
	.loc	1 36 39                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:36:39
	add.s32 	%r215, %r170, 13312;
	.loc	1 36 48                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:36:48
	shl.b32 	%r216, %r184, 8;
	shl.b32 	%r217, %r191, 8;
	shl.b32 	%r218, %r198, 8;
	shl.b32 	%r219, %r205, 8;
	.loc	1 36 44                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:36:44
	add.s32 	%r220, %r215, %r216;
	.loc	1 36 53                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:36:53
	mad.lo.s32 	%r221, %r182, 26624, %r220;
	.loc	1 36 44                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:36:44
	mad.lo.s32 	%r222, %r189, 26624, %r217;
	.loc	1 36 53                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:36:53
	add.s32 	%r223, %r222, %r215;
	.loc	1 36 44                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:36:44
	mad.lo.s32 	%r224, %r196, 26624, %r218;
	.loc	1 36 53                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:36:53
	add.s32 	%r225, %r224, %r215;
	.loc	1 36 44                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:36:44
	mad.lo.s32 	%r226, %r203, 26624, %r219;
	.loc	1 36 53                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:36:53
	add.s32 	%r227, %r226, %r215;
	.loc	1 36 31                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:36:31
	mul.wide.s32 	%rd46, %r221, 4;
	add.s64 	%rd13, %rd34, %rd46;
	mul.wide.s32 	%rd47, %r223, 4;
	add.s64 	%rd14, %rd34, %rd47;
	mul.wide.s32 	%rd48, %r225, 4;
	add.s64 	%rd15, %rd34, %rd48;
	mul.wide.s32 	%rd49, %r227, 4;
	add.s64 	%rd16, %rd34, %rd49;
	.loc	1 36 64                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:36:64
	// begin inline asm
	mov.u32 %r27, 0x0;
	mov.u32 %r28, 0x0;
	mov.u32 %r29, 0x0;
	mov.u32 %r30, 0x0;
	@%p13 ld.global.L1::evict_last.v4.b32 { %r27, %r28, %r29, %r30 }, [ %rd13 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r31, 0x0;
	mov.u32 %r32, 0x0;
	mov.u32 %r33, 0x0;
	mov.u32 %r34, 0x0;
	@%p14 ld.global.L1::evict_last.v4.b32 { %r31, %r32, %r33, %r34 }, [ %rd14 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r35, 0x0;
	mov.u32 %r36, 0x0;
	mov.u32 %r37, 0x0;
	mov.u32 %r38, 0x0;
	@%p15 ld.global.L1::evict_last.v4.b32 { %r35, %r36, %r37, %r38 }, [ %rd15 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r39, 0x0;
	mov.u32 %r40, 0x0;
	mov.u32 %r41, 0x0;
	mov.u32 %r42, 0x0;
	@%p16 ld.global.L1::evict_last.v4.b32 { %r39, %r40, %r41, %r42 }, [ %rd16 + 0 ];
	// end inline asm
	.loc	1 39 18                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:39:18
	add.f32 	%f3, %f1, 0f3727C5AC;
	add.f32 	%f4, %f2, 0f3727C5AC;
	.loc	1 40 26                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:40:26
	sqrt.approx.ftz.f32 	%f5, %f3;
	sqrt.approx.ftz.f32 	%f6, %f4;
	.loc	1 36 64                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:36:64
	mov.b32 	%f7, %r42;
	mov.b32 	%f8, %r41;
	mov.b32 	%f9, %r40;
	mov.b32 	%f10, %r39;
	mov.b32 	%f11, %r38;
	mov.b32 	%f12, %r37;
	mov.b32 	%f13, %r36;
	mov.b32 	%f14, %r35;
	mov.b32 	%f15, %r34;
	mov.b32 	%f16, %r33;
	mov.b32 	%f17, %r32;
	mov.b32 	%f18, %r31;
	mov.b32 	%f19, %r30;
	mov.b32 	%f20, %r29;
	mov.b32 	%f21, %r28;
	mov.b32 	%f22, %r27;
	.loc	1 42 18                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:42:18
	mov.b32 	%r45, %f5;
	mov.b32 	%r44, 1065353216;
	// begin inline asm
	div.full.f32 %r43, %r44, %r45;
	// end inline asm
	mov.b32 	%f23, %r43;
	mov.b32 	%r48, %f6;
	// begin inline asm
	div.full.f32 %r46, %r44, %r48;
	// end inline asm
	mov.b32 	%f24, %r46;
	.loc	1 32 35                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:32:35
	mov.b32 	%f25, %r20;
	mov.b32 	%f26, %r19;
	.loc	1 31 53                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:31:53
	mov.b32 	%f27, %r18;
	mov.b32 	%f28, %r17;
	mov.b32 	%f29, %r16;
	mov.b32 	%f30, %r15;
	mov.b32 	%f31, %r14;
	mov.b32 	%f32, %r13;
	mov.b32 	%f33, %r12;
	mov.b32 	%f34, %r11;
	mov.b32 	%f35, %r10;
	mov.b32 	%f36, %r9;
	mov.b32 	%f37, %r8;
	mov.b32 	%f38, %r7;
	mov.b32 	%f39, %r6;
	mov.b32 	%f40, %r5;
	mov.b32 	%f41, %r4;
	mov.b32 	%f42, %r3;
	.loc	1 37 18                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:37:18
	sub.f32 	%f43, %f42, %f26;
	sub.f32 	%f44, %f41, %f25;
	sub.f32 	%f45, %f40, %f26;
	sub.f32 	%f46, %f39, %f25;
	sub.f32 	%f47, %f38, %f26;
	sub.f32 	%f48, %f37, %f25;
	sub.f32 	%f49, %f36, %f26;
	sub.f32 	%f50, %f35, %f25;
	sub.f32 	%f51, %f34, %f26;
	sub.f32 	%f52, %f33, %f25;
	sub.f32 	%f53, %f32, %f26;
	sub.f32 	%f54, %f31, %f25;
	sub.f32 	%f55, %f30, %f26;
	sub.f32 	%f56, %f29, %f25;
	sub.f32 	%f57, %f28, %f26;
	sub.f32 	%f58, %f27, %f25;
	.loc	1 35 36                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:35:36
	mov.b32 	%f59, %r26;
	mov.b32 	%f60, %r25;
	.loc	1 34 36                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:34:36
	mov.b32 	%f61, %r24;
	mov.b32 	%f62, %r23;
	.loc	1 45 19                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:45:19
	mul.f32 	%f63, %f58, %f24;
	mul.f32 	%f64, %f57, %f23;
	mul.f32 	%f65, %f56, %f24;
	mul.f32 	%f66, %f55, %f23;
	mul.f32 	%f67, %f54, %f24;
	mul.f32 	%f68, %f53, %f23;
	mul.f32 	%f69, %f52, %f24;
	mul.f32 	%f70, %f51, %f23;
	mul.f32 	%f71, %f50, %f24;
	mul.f32 	%f72, %f49, %f23;
	mul.f32 	%f73, %f48, %f24;
	mul.f32 	%f74, %f47, %f23;
	mul.f32 	%f75, %f46, %f24;
	mul.f32 	%f76, %f45, %f23;
	mul.f32 	%f77, %f44, %f24;
	mul.f32 	%f78, %f43, %f23;
	.loc	1 47 20                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:47:20
	fma.rn.f32 	%f79, %f78, %f62, %f60;
	fma.rn.f32 	%f80, %f77, %f61, %f59;
	fma.rn.f32 	%f81, %f76, %f62, %f60;
	fma.rn.f32 	%f82, %f75, %f61, %f59;
	fma.rn.f32 	%f83, %f74, %f62, %f60;
	fma.rn.f32 	%f84, %f73, %f61, %f59;
	fma.rn.f32 	%f85, %f72, %f62, %f60;
	fma.rn.f32 	%f86, %f71, %f61, %f59;
	fma.rn.f32 	%f87, %f70, %f62, %f60;
	fma.rn.f32 	%f88, %f69, %f61, %f59;
	fma.rn.f32 	%f89, %f68, %f62, %f60;
	fma.rn.f32 	%f90, %f67, %f61, %f59;
	fma.rn.f32 	%f91, %f66, %f62, %f60;
	fma.rn.f32 	%f92, %f65, %f61, %f59;
	fma.rn.f32 	%f93, %f64, %f62, %f60;
	fma.rn.f32 	%f94, %f63, %f61, %f59;
$L__tmp1:
	.loc	2 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p74, %f94, 0f00000000;
	setp.lt.f32 	%p75, %f93, 0f00000000;
	setp.lt.f32 	%p76, %f92, 0f00000000;
	setp.lt.f32 	%p77, %f91, 0f00000000;
	setp.lt.f32 	%p78, %f90, 0f00000000;
	setp.lt.f32 	%p79, %f89, 0f00000000;
	setp.lt.f32 	%p80, %f88, 0f00000000;
	setp.lt.f32 	%p81, %f87, 0f00000000;
	setp.lt.f32 	%p82, %f86, 0f00000000;
	setp.lt.f32 	%p83, %f85, 0f00000000;
	setp.lt.f32 	%p84, %f84, 0f00000000;
	setp.lt.f32 	%p85, %f83, 0f00000000;
	setp.lt.f32 	%p86, %f82, 0f00000000;
	setp.lt.f32 	%p87, %f81, 0f00000000;
	setp.lt.f32 	%p88, %f80, 0f00000000;
	setp.lt.f32 	%p89, %f79, 0f00000000;
	.loc	2 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f95, 0f00000000, %f79, %p89;
	selp.f32 	%f96, 0f00000000, %f80, %p88;
	selp.f32 	%f97, 0f00000000, %f81, %p87;
	selp.f32 	%f98, 0f00000000, %f82, %p86;
	selp.f32 	%f99, 0f00000000, %f83, %p85;
	selp.f32 	%f100, 0f00000000, %f84, %p84;
	selp.f32 	%f101, 0f00000000, %f85, %p83;
	selp.f32 	%f102, 0f00000000, %f86, %p82;
	selp.f32 	%f103, 0f00000000, %f87, %p81;
	selp.f32 	%f104, 0f00000000, %f88, %p80;
	selp.f32 	%f105, 0f00000000, %f89, %p79;
	selp.f32 	%f106, 0f00000000, %f90, %p78;
	selp.f32 	%f107, 0f00000000, %f91, %p77;
	selp.f32 	%f108, 0f00000000, %f92, %p76;
	selp.f32 	%f109, 0f00000000, %f93, %p75;
	selp.f32 	%f110, 0f00000000, %f94, %p74;
	shl.b32 	%r228, %r146, 9;
	and.b32  	%r229, %r228, 3584;
	or.b32  	%r230, %r159, %r229;
	and.b32  	%r231, %r160, 1020;
	shr.u32 	%r232, %r229, 6;
	mov.u32 	%r233, global_smem;
	add.s32 	%r234, %r233, %r232;
	shl.b32 	%r235, %r230, 2;
	add.s32 	%r49, %r234, %r235;
	mov.b32 	%r50, %f95;
	mov.pred 	%p17, -1;
	// begin inline asm
	@%p17 st.shared.b32 [ %r49 + 0 ], %r50;
	// end inline asm
	or.b32  	%r236, %r229, 256;
	shr.u32 	%r237, %r236, 6;
	add.s32 	%r238, %r233, %r237;
	add.s32 	%r239, %r238, %r235;
	add.s32 	%r51, %r239, 1024;
	mov.b32 	%r52, %f96;
	// begin inline asm
	@%p17 st.shared.b32 [ %r51 + 0 ], %r52;
	// end inline asm
	add.s32 	%r53, %r49, 128;
	mov.b32 	%r54, %f97;
	// begin inline asm
	@%p17 st.shared.b32 [ %r53 + 0 ], %r54;
	// end inline asm
	add.s32 	%r55, %r239, 1152;
	mov.b32 	%r56, %f98;
	// begin inline asm
	@%p17 st.shared.b32 [ %r55 + 0 ], %r56;
	// end inline asm
	add.s32 	%r57, %r49, 256;
	mov.b32 	%r58, %f99;
	// begin inline asm
	@%p17 st.shared.b32 [ %r57 + 0 ], %r58;
	// end inline asm
	add.s32 	%r59, %r239, 1280;
	mov.b32 	%r60, %f100;
	// begin inline asm
	@%p17 st.shared.b32 [ %r59 + 0 ], %r60;
	// end inline asm
	add.s32 	%r61, %r49, 384;
	mov.b32 	%r62, %f101;
	// begin inline asm
	@%p17 st.shared.b32 [ %r61 + 0 ], %r62;
	// end inline asm
	add.s32 	%r63, %r239, 1408;
	mov.b32 	%r64, %f102;
	// begin inline asm
	@%p17 st.shared.b32 [ %r63 + 0 ], %r64;
	// end inline asm
	add.s32 	%r65, %r49, 512;
	mov.b32 	%r66, %f103;
	// begin inline asm
	@%p17 st.shared.b32 [ %r65 + 0 ], %r66;
	// end inline asm
	add.s32 	%r67, %r239, 1536;
	mov.b32 	%r68, %f104;
	// begin inline asm
	@%p17 st.shared.b32 [ %r67 + 0 ], %r68;
	// end inline asm
	add.s32 	%r69, %r49, 640;
	mov.b32 	%r70, %f105;
	// begin inline asm
	@%p17 st.shared.b32 [ %r69 + 0 ], %r70;
	// end inline asm
	add.s32 	%r71, %r239, 1664;
	mov.b32 	%r72, %f106;
	// begin inline asm
	@%p17 st.shared.b32 [ %r71 + 0 ], %r72;
	// end inline asm
	add.s32 	%r73, %r49, 768;
	mov.b32 	%r74, %f107;
	// begin inline asm
	@%p17 st.shared.b32 [ %r73 + 0 ], %r74;
	// end inline asm
	add.s32 	%r75, %r239, 1792;
	mov.b32 	%r76, %f108;
	// begin inline asm
	@%p17 st.shared.b32 [ %r75 + 0 ], %r76;
	// end inline asm
	add.s32 	%r77, %r49, 896;
	mov.b32 	%r78, %f109;
	// begin inline asm
	@%p17 st.shared.b32 [ %r77 + 0 ], %r78;
	// end inline asm
	add.s32 	%r79, %r239, 1920;
	mov.b32 	%r80, %f110;
	// begin inline asm
	@%p17 st.shared.b32 [ %r79 + 0 ], %r80;
	// end inline asm
	bar.sync 	0;
	bfe.u32 	%r240, %r160, 8, 2;
	or.b32  	%r241, %r240, %r231;
	shl.b32 	%r242, %r241, 2;
	add.s32 	%r243, %r233, %r242;
	ld.shared.f32 	%f111, [%r243];
	shl.b32 	%r244, %r240, 2;
	add.s32 	%r245, %r233, %r244;
	shl.b32 	%r246, %r231, 2;
	add.s32 	%r247, %r245, %r246;
	ld.shared.f32 	%f112, [%r247+4];
	ld.shared.f32 	%f113, [%r247+8];
	ld.shared.f32 	%f114, [%r247+12];
	or.b32  	%r248, %r231, 1024;
	shr.u32 	%r249, %r248, 6;
	and.b32  	%r250, %r249, 28;
	add.s32 	%r251, %r233, %r250;
	add.s32 	%r252, %r251, %r246;
	ld.shared.f32 	%f115, [%r252+4096];
	ld.shared.f32 	%f116, [%r252+4100];
	ld.shared.f32 	%f117, [%r252+4104];
	ld.shared.f32 	%f118, [%r252+4108];
	or.b32  	%r253, %r231, 2048;
	shr.u32 	%r254, %r253, 6;
	and.b32  	%r255, %r254, 44;
	add.s32 	%r256, %r233, %r255;
	add.s32 	%r257, %r256, %r246;
	ld.shared.f32 	%f119, [%r257+8192];
	ld.shared.f32 	%f120, [%r257+8196];
	ld.shared.f32 	%f121, [%r257+8200];
	ld.shared.f32 	%f122, [%r257+8204];
	or.b32  	%r258, %r231, 3072;
	shr.u32 	%r259, %r258, 6;
	and.b32  	%r260, %r259, 60;
	add.s32 	%r261, %r233, %r260;
	add.s32 	%r262, %r261, %r246;
	ld.shared.f32 	%f123, [%r262+12288];
	ld.shared.f32 	%f124, [%r262+12292];
	ld.shared.f32 	%f125, [%r262+12296];
	ld.shared.f32 	%f126, [%r262+12300];
$L__tmp2:
	.loc	1 50 20                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:50:20
	add.f32 	%f127, %f111, %f22;
	add.f32 	%f128, %f112, %f21;
	add.f32 	%f129, %f113, %f20;
	add.f32 	%f130, %f114, %f19;
	add.f32 	%f131, %f115, %f18;
	add.f32 	%f132, %f116, %f17;
	add.f32 	%f133, %f117, %f16;
	add.f32 	%f134, %f118, %f15;
	add.f32 	%f135, %f119, %f14;
	add.f32 	%f136, %f120, %f13;
	add.f32 	%f137, %f121, %f12;
	add.f32 	%f138, %f122, %f11;
	add.f32 	%f139, %f123, %f10;
	add.f32 	%f140, %f124, %f9;
	add.f32 	%f141, %f125, %f8;
	add.f32 	%f142, %f126, %f7;
	.loc	1 51 30                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:51:30
	add.s32 	%r263, %r216, %r170;
	.loc	1 51 39                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:51:39
	mad.lo.s32 	%r264, %r182, 13312, %r263;
	.loc	1 51 30                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:51:30
	mad.lo.s32 	%r265, %r189, 13312, %r217;
	.loc	1 51 39                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:51:39
	add.s32 	%r266, %r265, %r170;
	.loc	1 51 30                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:51:30
	mad.lo.s32 	%r267, %r196, 13312, %r218;
	.loc	1 51 39                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:51:39
	add.s32 	%r268, %r267, %r170;
	.loc	1 51 30                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:51:30
	mad.lo.s32 	%r269, %r203, 13312, %r219;
	.loc	1 51 39                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:51:39
	add.s32 	%r270, %r269, %r170;
	.loc	1 51 25                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:51:25
	mul.wide.s32 	%rd50, %r264, 4;
	add.s64 	%rd17, %rd35, %rd50;
	mul.wide.s32 	%rd51, %r266, 4;
	add.s64 	%rd18, %rd35, %rd51;
	mul.wide.s32 	%rd52, %r268, 4;
	add.s64 	%rd19, %rd35, %rd52;
	mul.wide.s32 	%rd53, %r270, 4;
	add.s64 	%rd20, %rd35, %rd53;
	.loc	1 51 57                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:51:57
	mov.b32 	%r81, %f111;
	mov.b32 	%r82, %f112;
	mov.b32 	%r83, %f113;
	mov.b32 	%r84, %f114;
	// begin inline asm
	@%p13 st.global.v4.b32 [ %rd17 + 0 ], { %r81, %r82, %r83, %r84 };
	// end inline asm
	mov.b32 	%r85, %f115;
	mov.b32 	%r86, %f116;
	mov.b32 	%r87, %f117;
	mov.b32 	%r88, %f118;
	// begin inline asm
	@%p14 st.global.v4.b32 [ %rd18 + 0 ], { %r85, %r86, %r87, %r88 };
	// end inline asm
	mov.b32 	%r89, %f119;
	mov.b32 	%r90, %f120;
	mov.b32 	%r91, %f121;
	mov.b32 	%r92, %f122;
	// begin inline asm
	@%p15 st.global.v4.b32 [ %rd19 + 0 ], { %r89, %r90, %r91, %r92 };
	// end inline asm
	mov.b32 	%r93, %f123;
	mov.b32 	%r94, %f124;
	mov.b32 	%r95, %f125;
	mov.b32 	%r96, %f126;
	// begin inline asm
	@%p16 st.global.v4.b32 [ %rd20 + 0 ], { %r93, %r94, %r95, %r96 };
	// end inline asm
	.loc	1 52 25                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:52:25
	add.s64 	%rd21, %rd36, %rd37;
	add.s64 	%rd22, %rd36, %rd38;
	add.s64 	%rd23, %rd36, %rd39;
	add.s64 	%rd24, %rd36, %rd40;
	add.s64 	%rd25, %rd36, %rd41;
	add.s64 	%rd26, %rd36, %rd42;
	add.s64 	%rd27, %rd36, %rd43;
	add.s64 	%rd28, %rd36, %rd44;
	.loc	1 52 55                         // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:52:55
	bar.sync 	0;
	shl.b32 	%r271, %r146, 6;
	and.b32  	%r272, %r271, 4032;
	or.b32  	%r273, %r149, %r272;
	and.b32  	%r274, %r147, 510;
	shr.u32 	%r275, %r272, 1;
	add.s32 	%r276, %r233, %r275;
	shl.b32 	%r277, %r273, 2;
	add.s32 	%r97, %r276, %r277;
	mov.b32 	%r98, %f127;
	// begin inline asm
	@%p17 st.shared.b32 [ %r97 + 0 ], %r98;
	// end inline asm
	or.b32  	%r278, %r272, 16;
	shr.u32 	%r279, %r278, 1;
	add.s32 	%r280, %r233, %r279;
	add.s32 	%r281, %r280, %r277;
	add.s32 	%r99, %r281, 64;
	mov.b32 	%r100, %f128;
	// begin inline asm
	@%p17 st.shared.b32 [ %r99 + 0 ], %r100;
	// end inline asm
	or.b32  	%r282, %r272, 32;
	shr.u32 	%r283, %r282, 1;
	add.s32 	%r284, %r233, %r283;
	add.s32 	%r285, %r284, %r277;
	add.s32 	%r101, %r285, 128;
	mov.b32 	%r102, %f129;
	// begin inline asm
	@%p17 st.shared.b32 [ %r101 + 0 ], %r102;
	// end inline asm
	or.b32  	%r286, %r272, 48;
	shr.u32 	%r287, %r286, 1;
	add.s32 	%r288, %r233, %r287;
	add.s32 	%r289, %r288, %r277;
	add.s32 	%r103, %r289, 192;
	mov.b32 	%r104, %f130;
	// begin inline asm
	@%p17 st.shared.b32 [ %r103 + 0 ], %r104;
	// end inline asm
	add.s32 	%r105, %r97, 16;
	mov.b32 	%r106, %f131;
	// begin inline asm
	@%p17 st.shared.b32 [ %r105 + 0 ], %r106;
	// end inline asm
	add.s32 	%r107, %r281, 80;
	mov.b32 	%r108, %f132;
	// begin inline asm
	@%p17 st.shared.b32 [ %r107 + 0 ], %r108;
	// end inline asm
	add.s32 	%r109, %r285, 144;
	mov.b32 	%r110, %f133;
	// begin inline asm
	@%p17 st.shared.b32 [ %r109 + 0 ], %r110;
	// end inline asm
	add.s32 	%r111, %r289, 208;
	mov.b32 	%r112, %f134;
	// begin inline asm
	@%p17 st.shared.b32 [ %r111 + 0 ], %r112;
	// end inline asm
	add.s32 	%r113, %r97, 32;
	mov.b32 	%r114, %f135;
	// begin inline asm
	@%p17 st.shared.b32 [ %r113 + 0 ], %r114;
	// end inline asm
	add.s32 	%r115, %r281, 96;
	mov.b32 	%r116, %f136;
	// begin inline asm
	@%p17 st.shared.b32 [ %r115 + 0 ], %r116;
	// end inline asm
	add.s32 	%r117, %r285, 160;
	mov.b32 	%r118, %f137;
	// begin inline asm
	@%p17 st.shared.b32 [ %r117 + 0 ], %r118;
	// end inline asm
	add.s32 	%r119, %r289, 224;
	mov.b32 	%r120, %f138;
	// begin inline asm
	@%p17 st.shared.b32 [ %r119 + 0 ], %r120;
	// end inline asm
	add.s32 	%r121, %r97, 48;
	mov.b32 	%r122, %f139;
	// begin inline asm
	@%p17 st.shared.b32 [ %r121 + 0 ], %r122;
	// end inline asm
	add.s32 	%r123, %r281, 112;
	mov.b32 	%r124, %f140;
	// begin inline asm
	@%p17 st.shared.b32 [ %r123 + 0 ], %r124;
	// end inline asm
	add.s32 	%r125, %r285, 176;
	mov.b32 	%r126, %f141;
	// begin inline asm
	@%p17 st.shared.b32 [ %r125 + 0 ], %r126;
	// end inline asm
	add.s32 	%r127, %r289, 240;
	mov.b32 	%r128, %f142;
	// begin inline asm
	@%p17 st.shared.b32 [ %r127 + 0 ], %r128;
	// end inline asm
	bar.sync 	0;
	and.b32  	%r290, %r146, 248;
	add.s32 	%r291, %r233, %r290;
	shl.b32 	%r292, %r274, 2;
	add.s32 	%r293, %r291, %r292;
	ld.shared.v2.u32 	{%r129, %r130}, [%r293];
	or.b32  	%r294, %r274, 512;
	shr.u32 	%r295, %r294, 1;
	and.b32  	%r296, %r295, 504;
	add.s32 	%r297, %r233, %r296;
	add.s32 	%r298, %r297, %r292;
	ld.shared.v2.u32 	{%r131, %r132}, [%r298+2048];
	or.b32  	%r299, %r274, 1024;
	shr.u32 	%r300, %r299, 1;
	and.b32  	%r301, %r300, 760;
	add.s32 	%r302, %r233, %r301;
	add.s32 	%r303, %r302, %r292;
	ld.shared.v2.u32 	{%r133, %r134}, [%r303+4096];
	or.b32  	%r304, %r274, 1536;
	shr.u32 	%r305, %r304, 1;
	and.b32  	%r306, %r305, 1016;
	add.s32 	%r307, %r233, %r306;
	add.s32 	%r308, %r307, %r292;
	ld.shared.v2.u32 	{%r135, %r136}, [%r308+6144];
	or.b32  	%r309, %r274, 2048;
	shr.u32 	%r310, %r309, 1;
	and.b32  	%r311, %r310, 1272;
	add.s32 	%r312, %r233, %r311;
	add.s32 	%r313, %r312, %r292;
	ld.shared.v2.u32 	{%r137, %r138}, [%r313+8192];
	or.b32  	%r314, %r274, 2560;
	shr.u32 	%r315, %r314, 1;
	and.b32  	%r316, %r315, 1528;
	add.s32 	%r317, %r233, %r316;
	add.s32 	%r318, %r317, %r292;
	ld.shared.v2.u32 	{%r139, %r140}, [%r318+10240];
	or.b32  	%r319, %r274, 3072;
	shr.u32 	%r320, %r319, 1;
	and.b32  	%r321, %r320, 1784;
	add.s32 	%r322, %r233, %r321;
	add.s32 	%r323, %r322, %r292;
	ld.shared.v2.u32 	{%r141, %r142}, [%r323+12288];
	or.b32  	%r324, %r274, 3584;
	shr.u32 	%r325, %r324, 1;
	and.b32  	%r326, %r325, 2040;
	add.s32 	%r327, %r233, %r326;
	add.s32 	%r328, %r327, %r292;
	ld.shared.v2.u32 	{%r143, %r144}, [%r328+14336];
	// begin inline asm
	@%p1 st.global.v2.b32 [ %rd21 + 0 ], { %r129, %r130 };
	// end inline asm
	// begin inline asm
	@%p2 st.global.v2.b32 [ %rd22 + 0 ], { %r131, %r132 };
	// end inline asm
	// begin inline asm
	@%p3 st.global.v2.b32 [ %rd23 + 0 ], { %r133, %r134 };
	// end inline asm
	// begin inline asm
	@%p4 st.global.v2.b32 [ %rd24 + 0 ], { %r135, %r136 };
	// end inline asm
	// begin inline asm
	@%p5 st.global.v2.b32 [ %rd25 + 0 ], { %r137, %r138 };
	// end inline asm
	// begin inline asm
	@%p6 st.global.v2.b32 [ %rd26 + 0 ], { %r139, %r140 };
	// end inline asm
	// begin inline asm
	@%p7 st.global.v2.b32 [ %rd27 + 0 ], { %r141, %r142 };
	// end inline asm
	// begin inline asm
	@%p8 st.global.v2.b32 [ %rd28 + 0 ], { %r143, %r144 };
	// end inline asm
	.loc	1 52 4                          // cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py:52:4
	ret;
$L__tmp3:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/r5/cr5l2xx4g4vgk3d3mtyespfnzmiqn6pw55levxvpisk5k5pdhkwx.py"
	.file	2 "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime/triton_helpers.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 1                                   // DW_CHILDREN_yes
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 2                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 0                                   // DW_CHILDREN_no
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 32                                  // DW_AT_inline
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 3                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 1                                   // DW_CHILDREN_yes
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 4                                   // Abbreviation Code
.b8 29                                  // DW_TAG_inlined_subroutine
.b8 0                                   // DW_CHILDREN_no
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 88                                  // DW_AT_call_file
.b8 11                                  // DW_FORM_data1
.b8 89                                  // DW_AT_call_line
.b8 11                                  // DW_FORM_data1
.b8 87                                  // DW_AT_call_column
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 210                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0xcb DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 114
.b8 53
.b8 108
.b8 50
.b8 120
.b8 120
.b8 52
.b8 103
.b8 52
.b8 118
.b8 103
.b8 107
.b8 51
.b8 100
.b8 51
.b8 109
.b8 116
.b8 121
.b8 101
.b8 115
.b8 112
.b8 102
.b8 110
.b8 122
.b8 109
.b8 105
.b8 113
.b8 110
.b8 54
.b8 112
.b8 119
.b8 53
.b8 53
.b8 108
.b8 101
.b8 118
.b8 120
.b8 118
.b8 112
.b8 105
.b8 115
.b8 107
.b8 53
.b8 107
.b8 53
.b8 112
.b8 100
.b8 104
.b8 107
.b8 119
.b8 120
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 114
.b8 53
.b8 0
.b8 2                                   // Abbrev [2] 0x63:0x44 DW_TAG_subprogram
.b8 116                                 // DW_AT_name
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 112
.b8 111
.b8 105
.b8 95
.b8 102
.b8 117
.b8 115
.b8 101
.b8 100
.b8 95
.b8 95
.b8 110
.b8 97
.b8 116
.b8 105
.b8 118
.b8 101
.b8 95
.b8 98
.b8 97
.b8 116
.b8 99
.b8 104
.b8 95
.b8 110
.b8 111
.b8 114
.b8 109
.b8 95
.b8 108
.b8 101
.b8 103
.b8 105
.b8 116
.b8 95
.b8 110
.b8 111
.b8 95
.b8 116
.b8 114
.b8 97
.b8 105
.b8 110
.b8 105
.b8 110
.b8 103
.b8 95
.b8 97
.b8 100
.b8 100
.b8 95
.b8 114
.b8 101
.b8 108
.b8 117
.b8 95
.b8 49
.b8 56
.b8 0
.b8 1                                   // DW_AT_inline
.b8 3                                   // Abbrev [3] 0xa7:0x2e DW_TAG_subprogram
.b64 $L__func_begin0                    // DW_AT_low_pc
.b64 $L__func_end0                      // DW_AT_high_pc
.b32 99                                 // DW_AT_abstract_origin
.b8 4                                   // Abbrev [4] 0xbc:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp1                           // DW_AT_low_pc
.b64 $L__tmp2                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 49                                  // DW_AT_call_line
.b8 42                                  // DW_AT_call_column
.b8 0                                   // End Of Children Mark
.b8 0                                   // End Of Children Mark
	}
	.section	.debug_macinfo	{	}
