$date
	Sat Oct 22 23:34:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#980926
b100 &
b100 %
1$
b100 !
1"
#980927
0"
#980930
b10 &
b10 %
#980934
b1 &
1#
b1 %
#980938
b0 &
b0 %
0#
0$
#2003607
b11110 !
1"
#2003610
b11110 &
b11110 %
1$
#2003611
0"
#2003614
b1111 &
b1111 %
#2003618
b101110 &
b101110 %
#2003622
b10111 &
b10111 %
#2003626
b1000110 &
b1000110 %
#2003630
b100011 &
b100011 %
#2003634
b1101010 &
b1101010 %
#2003638
b110101 &
b110101 %
#2003642
b10100000 &
b10100000 %
#2003646
b1010000 &
b1010000 %
#2003650
b101000 &
b101000 %
#2003654
b10100 &
b10100 %
#2003658
b1010 &
b1010 %
#2003662
b101 &
b101 %
#2003666
b10000 &
b10000 %
#2003670
b1000 &
b1000 %
#2003674
b100 &
b100 %
#2003678
b10 &
b10 %
#2003682
b1 &
b1 %
1#
#2003686
b0 &
0#
b0 %
0$
#3005697
b1101 !
1"
#3005698
b1101 &
b1101 %
1$
#3005699
0"
#3005702
b101000 &
b101000 %
#3005706
b10100 &
b10100 %
#3005710
b1010 &
b1010 %
#3005714
b101 &
b101 %
#3005718
b10000 &
b10000 %
#3005722
b1000 &
b1000 %
#3005726
b100 &
b100 %
#3005730
b10 &
b10 %
#3005734
b1 &
1#
b1 %
#3005738
b0 &
b0 %
0#
0$
#4500012
