Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Sat Jan 25 12:50:44 2020
| Host         : home-debian-1 running 64-bit Debian GNU/Linux 10 (buster)
| Command      : report_control_sets -verbose -file XADCdemo_control_sets_placed.rpt
| Design       : XADCdemo
| Device       : xc7a35ti
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              32 |           12 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+--------------------------+------------------+------------------+----------------+
|          Clock Signal         |       Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------------------+--------------------------+------------------+------------------+----------------+
| ~CLK_8192KHz/inst/clk_8192KHz |                          |                  |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG          |                          |                  |                2 |              2 |
|  CLK_8192KHz/inst/clk_8192KHz |                          |                  |                4 |             13 |
|  CLK100MHZ_IBUF_BUFG          | lowDuration[15]_i_1_n_0  |                  |                6 |             16 |
|  CLK100MHZ_IBUF_BUFG          | highDuration[15]_i_1_n_0 |                  |                6 |             16 |
| ~CLK_8192KHz/inst/clk_8192KHz | ck_io_OBUF[1]            | counter          |                4 |             16 |
+-------------------------------+--------------------------+------------------+------------------+----------------+


