// EdgeAiSoCSimple.scala - Simplified RISC-V + AI Accelerator SoC
// Using simple register interface instead of AXI4-Lite

package riscv.ai

import chisel3._
import chisel3.util._

// ============================================================================
// Simple Register Interface (替代 AXI4-Lite)
// ============================================================================

class SimpleRegIO extends Bundle {
  val addr = Input(UInt(32.W))
  val wdata = Input(UInt(32.W))
  val rdata = Output(UInt(32.W))
  val wen = Input(Bool())
  val ren = Input(Bool())
  val valid = Input(Bool())
  val ready = Output(Bool())
}

// ============================================================================
// Memory Map Configuration (与原设计相同)
// ============================================================================

object SimpleMemoryMap {
  val RAM_BASE = 0x00000000L
  val RAM_SIZE = 0x10000000L
  val COMPACT_BASE = 0x10000000L
  val COMPACT_SIZE = 0x00001000L
  val BITNET_BASE = 0x10001000L
  val BITNET_SIZE = 0x00001000L
  val UART_BASE = 0x20000000L
  val UART_SIZE = 0x00010000L
  val GPIO_BASE = 0x20020000L
  val GPIO_SIZE = 0x00010000L
}

// ============================================================================
// Simple AI Accelerator (使用简单寄存器接口)
// ============================================================================

class SimpleCompactAccel extends Module {
  val io = IO(new Bundle {
    val reg = new SimpleRegIO()
    val irq = Output(Bool())
  })
  
  // 寄存器
  val ctrl = RegInit(0.U(32.W))
  val status = RegInit(0.U(32.W))
  val matrixSize = RegInit(8.U(32.W))
  val perfCycles = RegInit(0.U(32.W))
  
  // 矩阵缓冲区
  val matrixA = Mem(64, UInt(32.W))
  val matrixB = Mem(64, UInt(32.W))
  val matrixC = Mem(64, UInt(32.W))
  
  // 状态机
  val sIdle :: sCompute :: sDone :: Nil = Enum(3)
  val state = RegInit(sIdle)
  val computeCounter = RegInit(0.U(8.W))
  
  // 矩阵乘法计算索引
  val i = RegInit(0.U(4.W))  // 行索引
  val j = RegInit(0.U(4.W))  // 列索引
  val k = RegInit(0.U(4.W))  // 累加索引
  val accumulator = RegInit(0.U(32.W))
  
  // 默认输出
  io.reg.rdata := 0.U
  io.reg.ready := true.B
  io.irq := false.B
  
  // 计算状态机
  switch(state) {
    is(sIdle) {
      status := 0.U
      when(ctrl(0)) {
        state := sCompute
        computeCounter := 0.U
        perfCycles := 0.U
        i := 0.U
        j := 0.U
        k := 0.U
        accumulator := 0.U
      }
    }
    is(sCompute) {
      status := 1.U
      perfCycles := perfCycles + 1.U
      
      // 执行矩阵乘法: C[i][j] += A[i][k] * B[k][j]
      // 注意：矩阵存储为行优先，每行8个元素
      val aIdx = i * 8.U + k
      val bIdx = k * 8.U + j
      val aVal = matrixA(aIdx)
      val bVal = matrixB(bIdx)
      val product = aVal * bVal
      val newAccum = accumulator + product
      
      // 更新索引
      when(k < matrixSize - 1.U) {
        // 继续累加
        accumulator := newAccum
        k := k + 1.U
      }.otherwise {
        // k 循环完成，保存结果
        val cIdx = i * 8.U + j
        matrixC(cIdx) := newAccum  // 使用最新的累加值
        accumulator := 0.U
        k := 0.U
        
        // 移动到下一个元素
        when(j < matrixSize - 1.U) {
          j := j + 1.U
        }.otherwise {
          j := 0.U
          when(i < matrixSize - 1.U) {
            i := i + 1.U
          }.otherwise {
            // 计算完成
            state := sDone
          }
        }
      }
    }
    is(sDone) {
      status := 2.U
      io.irq := true.B
      ctrl := 0.U
      state := sIdle
    }
  }
  
  // 寄存器读写
  when(io.reg.valid) {
    val regAddr = io.reg.addr(11, 0)
    
    when(io.reg.wen) {
      switch(regAddr) {
        is(0x000.U) { ctrl := io.reg.wdata }
        is(0x01C.U) { matrixSize := io.reg.wdata }
      }
      
      // 矩阵 A 写入
      when(regAddr >= 0x100.U && regAddr < 0x200.U) {
        val idx = (regAddr - 0x100.U) >> 2
        matrixA(idx) := io.reg.wdata
      }
      
      // 矩阵 B 写入
      when(regAddr >= 0x300.U && regAddr < 0x400.U) {
        val idx = (regAddr - 0x300.U) >> 2
        matrixB(idx) := io.reg.wdata
      }
    }
    
    when(io.reg.ren) {
      switch(regAddr) {
        is(0x000.U) { io.reg.rdata := ctrl }
        is(0x004.U) { io.reg.rdata := status }
        is(0x01C.U) { io.reg.rdata := matrixSize }
        is(0x028.U) { io.reg.rdata := perfCycles }
      }
      
      // 矩阵 C 读取
      when(regAddr >= 0x500.U && regAddr < 0x600.U) {
        val idx = (regAddr - 0x500.U) >> 2
        io.reg.rdata := matrixC(idx)
      }
    }
  }
}

// ============================================================================
// SimpleBitNetAccel - 真正的 BitNet 实现（无乘法器）
// 基于 BitNet 论文：权重只有 {-1, 0, +1}，使用加减法代替乘法
// 
// 特性：
// - 无乘法器设计，只使用加减法
// - 权重 2-bit 编码：00=0, 01=+1, 10=-1
// - 稀疏性优化：自动跳过零权重
// - 支持 2x2 到 16x16 矩阵
// ============================================================================

class SimpleBitNetAccel extends Module {
  val io = IO(new Bundle {
    val reg = new SimpleRegIO()
    val irq = Output(Bool())
  })
  
  // 寄存器
  val ctrl = RegInit(0.U(32.W))
  val status = RegInit(0.U(32.W))
  val config = RegInit(0.U(32.W))
  val matrixSize = RegInit(8.U(32.W))  // 默认 8x8（最大支持 8x8）
  val perfCycles = RegInit(0.U(32.W))
  val sparsitySkipped = RegInit(0.U(32.W))  // 跳过的零权重计数
  val errorCode = RegInit(0.U(32.W))  // 错误代码
  
  // BitNet 特性：权重使用 2-bit 编码
  // 00 = 0 (跳过), 01 = +1 (加法), 10 = -1 (减法), 11 = 保留
  val activation = Mem(256, SInt(32.W))  // 激活值（8-bit 或 32-bit）
  val weight = Mem(256, UInt(2.W))       // 权重（2-bit 编码）
  val result = Mem(256, SInt(32.W))      // 结果（32-bit）
  
  // 状态机
  val sIdle :: sCompute :: sFinalize :: sDone :: Nil = Enum(4)
  val state = RegInit(sIdle)
  
  // 矩阵乘法计算索引 (16x16)
  val i = RegInit(0.U(8.W))  // 行索引
  val j = RegInit(0.U(8.W))  // 列索引
  val k = RegInit(0.U(8.W))  // 累加索引
  val accumulator = RegInit(0.S(32.W))
  
  // 调试信息
  val lastSavedAddr = RegInit(0.U(8.W))
  val lastSavedValue = RegInit(0.S(32.W))
  
  // Finalize 计数器 - 等待多个周期确保写入完成
  val finalizeCounter = RegInit(0.U(3.W))
  
  // 默认输出
  io.reg.rdata := 0.U
  io.reg.ready := true.B
  io.irq := false.B
  
  // 计算状态机
  switch(state) {
    is(sIdle) {
      status := 0.U
      when(ctrl(0)) {
        // 检查矩阵大小是否在支持范围内（2x2 到 8x8）
        when(matrixSize < 2.U || matrixSize > 8.U) {
          // 矩阵大小超出范围，设置错误状态
          status := 3.U  // 错误状态
          errorCode := 1.U  // 错误代码 1: 矩阵大小超出范围
        }.otherwise {
          // 矩阵大小有效，开始计算
          state := sCompute
          perfCycles := 0.U
          sparsitySkipped := 0.U
          i := 0.U
          j := 0.U
          k := 0.U
          accumulator := 0.S
          finalizeCounter := 0.U
          errorCode := 0.U
        }
      }
    }
    is(sCompute) {
      status := 1.U
      perfCycles := perfCycles + 1.U
      
      // BitNet 矩阵乘法: result[i][j] += activation[i][k] * weight[k][j]
      // 权重编码: 00=0, 01=+1, 10=-1
      val rowStride = 16.U  // 固定行跨度为 16
      val aIdx = i * rowStride + k
      val wIdx = k * rowStride + j
      val aVal = activation(aIdx)
      val wVal = weight(wIdx)
      
      // BitNet 核心：根据权重值选择操作（无乘法！）
      val newAccum = Wire(SInt(32.W))
      when(wVal === 1.U) {
        // 权重 = +1: 加法
        newAccum := accumulator + aVal
      }.elsewhen(wVal === 2.U) {
        // 权重 = -1: 减法
        newAccum := accumulator - aVal
      }.otherwise {
        // 权重 = 0: 跳过（稀疏性优化）
        newAccum := accumulator
        sparsitySkipped := sparsitySkipped + 1.U
      }
      
      // 更新索引
      when(k < matrixSize - 1.U) {
        // 继续累加
        accumulator := newAccum
        k := k + 1.U
      }.otherwise {
        // k 循环完成，保存结果
        val rIdx = i * rowStride + j
        result(rIdx) := newAccum
        lastSavedAddr := rIdx
        lastSavedValue := newAccum
        
        // 检查是否是最后一个元素
        val isLastElement = (i === matrixSize - 1.U) && (j === matrixSize - 1.U)
        
        when(isLastElement) {
          // 最后一个元素，直接进入 finalize
          state := sFinalize
        }.otherwise {
          // 不是最后一个元素，继续计算
          accumulator := 0.S
          k := 0.U
          
          // 移动到下一个元素
          when(j < matrixSize - 1.U) {
            j := j + 1.U
          }.otherwise {
            j := 0.U
            i := i + 1.U
          }
        }
      }
    }
    is(sFinalize) {
      // 等待多个周期，确保最后一次结果写入完成
      // 这对于 Mem 的写入很重要，特别是最后一行
      finalizeCounter := finalizeCounter + 1.U
      when(finalizeCounter >= 3.U) {
        state := sDone
      }
    }
    is(sDone) {
      status := 2.U
      io.irq := true.B
      ctrl := 0.U
      state := sIdle
    }
  }
  
  // 寄存器读写
  when(io.reg.valid) {
    val regAddr = io.reg.addr(11, 0)
    
    when(io.reg.wen) {
      switch(regAddr) {
        is(0x000.U) { ctrl := io.reg.wdata }
        is(0x01C.U) { 
          // 限制矩阵大小在 2-8 范围内
          when(io.reg.wdata >= 2.U && io.reg.wdata <= 8.U) {
            matrixSize := io.reg.wdata
          }.otherwise {
            // 超出范围，设置为默认值 8
            matrixSize := 8.U
          }
        }
        is(0x020.U) { config := io.reg.wdata }
      }
      
      // 激活值写入（32-bit）
      when(regAddr >= 0x100.U && regAddr < 0x300.U) {
        val idx = (regAddr - 0x100.U) >> 2
        activation(idx) := io.reg.wdata.asSInt
      }
      
      // 权重写入（2-bit 编码）
      // 用户写入 32-bit 值，我们编码为 2-bit
      // 0 -> 00 (零), 1 -> 01 (+1), -1 -> 10 (-1)
      when(regAddr >= 0x300.U && regAddr < 0x500.U) {
        val idx = (regAddr - 0x300.U) >> 2
        val inputVal = io.reg.wdata.asSInt
        val encodedWeight = Wire(UInt(2.W))
        when(inputVal === 0.S) {
          encodedWeight := 0.U  // 00 = 0
        }.elsewhen(inputVal === 1.S) {
          encodedWeight := 1.U  // 01 = +1
        }.elsewhen(inputVal === -1.S) {
          encodedWeight := 2.U  // 10 = -1
        }.otherwise {
          // 对于非 BitNet 值，简化处理：大于0视为+1，小于0视为-1
          encodedWeight := Mux(inputVal > 0.S, 1.U, 2.U)
        }
        weight(idx) := encodedWeight
      }
    }
    
    when(io.reg.ren) {
      switch(regAddr) {
        is(0x000.U) { io.reg.rdata := ctrl }
        is(0x004.U) { io.reg.rdata := status }
        is(0x01C.U) { io.reg.rdata := matrixSize }
        is(0x020.U) { io.reg.rdata := config }
        is(0x028.U) { io.reg.rdata := perfCycles }
        is(0x02C.U) { io.reg.rdata := sparsitySkipped }  // 稀疏性统计
        is(0x030.U) { io.reg.rdata := errorCode }  // 错误代码
      }
      
      // 激活值读取
      when(regAddr >= 0x100.U && regAddr < 0x300.U) {
        val idx = (regAddr - 0x100.U) >> 2
        io.reg.rdata := activation(idx).asUInt
      }
      
      // 权重读取（解码回 32-bit）
      when(regAddr >= 0x300.U && regAddr < 0x500.U) {
        val idx = (regAddr - 0x300.U) >> 2
        val encodedWeight = weight(idx)
        val decodedWeight = Wire(SInt(32.W))
        when(encodedWeight === 0.U) {
          decodedWeight := 0.S
        }.elsewhen(encodedWeight === 1.U) {
          decodedWeight := 1.S
        }.elsewhen(encodedWeight === 2.U) {
          decodedWeight := -1.S
        }.otherwise {
          decodedWeight := 0.S
        }
        io.reg.rdata := decodedWeight.asUInt
      }
      
      // 结果读取
      when(regAddr >= 0x500.U && regAddr < 0x900.U) {
        val idx = (regAddr - 0x500.U) >> 2
        io.reg.rdata := result(idx).asUInt
      }
    }
  }
}

// ============================================================================
// Simple Peripherals
// ============================================================================

class SimpleUART extends Module {
  val io = IO(new Bundle {
    val reg = new SimpleRegIO()
    val tx = Output(Bool())
    val rx = Input(Bool())
  })
  
  val txData = RegInit(0.U(8.W))
  val rxData = RegInit(0.U(8.W))
  
  io.tx := true.B
  io.reg.rdata := 0.U
  io.reg.ready := true.B
  
  when(io.reg.valid) {
    when(io.reg.wen) {
      txData := io.reg.wdata(7, 0)
    }
    when(io.reg.ren) {
      io.reg.rdata := Cat(0.U(24.W), rxData)
    }
  }
}

class SimpleGPIO extends Module {
  val io = IO(new Bundle {
    val reg = new SimpleRegIO()
    val gpio_out = Output(UInt(32.W))
    val gpio_in = Input(UInt(32.W))
  })
  
  val gpioOut = RegInit(0.U(32.W))
  io.gpio_out := gpioOut
  io.reg.rdata := 0.U
  io.reg.ready := true.B
  
  when(io.reg.valid) {
    when(io.reg.wen) {
      gpioOut := io.reg.wdata
    }
    when(io.reg.ren) {
      io.reg.rdata := io.gpio_in
    }
  }
}

// ============================================================================
// Simple Address Decoder
// ============================================================================

class SimpleAddressDecoder extends Module {
  val io = IO(new Bundle {
    val cpu = new SimpleRegIO()
    val compact = Flipped(new SimpleRegIO())
    val bitnet = Flipped(new SimpleRegIO())
    val uart = Flipped(new SimpleRegIO())
    val gpio = Flipped(new SimpleRegIO())
  })
  
  // 地址解码
  val addr = io.cpu.addr
  val sel_compact = addr >= SimpleMemoryMap.COMPACT_BASE.U && addr < (SimpleMemoryMap.COMPACT_BASE + SimpleMemoryMap.COMPACT_SIZE).U
  val sel_bitnet = addr >= SimpleMemoryMap.BITNET_BASE.U && addr < (SimpleMemoryMap.BITNET_BASE + SimpleMemoryMap.BITNET_SIZE).U
  val sel_uart = addr >= SimpleMemoryMap.UART_BASE.U && addr < (SimpleMemoryMap.UART_BASE + SimpleMemoryMap.UART_SIZE).U
  val sel_gpio = addr >= SimpleMemoryMap.GPIO_BASE.U && addr < (SimpleMemoryMap.GPIO_BASE + SimpleMemoryMap.GPIO_SIZE).U
  
  // 默认连接到 CompactScale
  io.compact.addr := io.cpu.addr
  io.compact.wdata := io.cpu.wdata
  io.compact.wen := io.cpu.wen && sel_compact
  io.compact.ren := io.cpu.ren && sel_compact
  io.compact.valid := io.cpu.valid && sel_compact
  
  io.bitnet.addr := io.cpu.addr
  io.bitnet.wdata := io.cpu.wdata
  io.bitnet.wen := io.cpu.wen && sel_bitnet
  io.bitnet.ren := io.cpu.ren && sel_bitnet
  io.bitnet.valid := io.cpu.valid && sel_bitnet
  
  io.uart.addr := io.cpu.addr
  io.uart.wdata := io.cpu.wdata
  io.uart.wen := io.cpu.wen && sel_uart
  io.uart.ren := io.cpu.ren && sel_uart
  io.uart.valid := io.cpu.valid && sel_uart
  
  io.gpio.addr := io.cpu.addr
  io.gpio.wdata := io.cpu.wdata
  io.gpio.wen := io.cpu.wen && sel_gpio
  io.gpio.ren := io.cpu.ren && sel_gpio
  io.gpio.valid := io.cpu.valid && sel_gpio
  
  // 多路复用读数据和 ready
  io.cpu.rdata := Mux(sel_compact, io.compact.rdata,
                   Mux(sel_bitnet, io.bitnet.rdata,
                   Mux(sel_uart, io.uart.rdata,
                   Mux(sel_gpio, io.gpio.rdata, 0.U))))
  
  io.cpu.ready := Mux(sel_compact, io.compact.ready,
                   Mux(sel_bitnet, io.bitnet.ready,
                   Mux(sel_uart, io.uart.ready,
                   Mux(sel_gpio, io.gpio.ready, true.B))))
}

// ============================================================================
// Memory Interface Adapter (PicoRV32 to Simple Register)
// ============================================================================

class SimpleMemAdapter extends Module {
  val io = IO(new Bundle {
    // PicoRV32 native interface
    val mem_valid = Input(Bool())
    val mem_instr = Input(Bool())
    val mem_ready = Output(Bool())
    val mem_addr = Input(UInt(32.W))
    val mem_wdata = Input(UInt(32.W))
    val mem_wstrb = Input(UInt(4.W))
    val mem_rdata = Output(UInt(32.W))
    
    // Simple register interface
    val reg = Flipped(new SimpleRegIO())
  })
  
  val isWrite = io.mem_wstrb.orR
  
  io.reg.addr := io.mem_addr
  io.reg.wdata := io.mem_wdata
  io.reg.wen := io.mem_valid && isWrite
  io.reg.ren := io.mem_valid && !isWrite
  io.reg.valid := io.mem_valid
  
  io.mem_rdata := io.reg.rdata
  io.mem_ready := io.reg.ready
}

// ============================================================================
// PicoRV32 Wrapper (与原设计相同)
// ============================================================================

class SimplePicoRV32 extends BlackBox with HasBlackBoxResource {
  val io = IO(new Bundle {
    val clk = Input(Clock())
    val resetn = Input(Bool())
    val trap = Output(Bool())
    
    val mem_valid = Output(Bool())
    val mem_instr = Output(Bool())
    val mem_ready = Input(Bool())
    val mem_addr = Output(UInt(32.W))
    val mem_wdata = Output(UInt(32.W))
    val mem_wstrb = Output(UInt(4.W))
    val mem_rdata = Input(UInt(32.W))
    
    val irq = Input(UInt(32.W))
    val eoi = Output(UInt(32.W))
  })
  
  override def desiredName = "picorv32"
  addResource("/rtl/picorv32.v")
}

// ============================================================================
// Simple EdgeAiSoC - Top Level
// ============================================================================

class SimpleEdgeAiSoC extends Module {
  val io = IO(new Bundle {
    val uart_tx = Output(Bool())
    val uart_rx = Input(Bool())
    val gpio_out = Output(UInt(32.W))
    val gpio_in = Input(UInt(32.W))
    val trap = Output(Bool())
    val compact_irq = Output(Bool())
    val bitnet_irq = Output(Bool())
  })
  
  // RISC-V 核心
  val riscv = Module(new SimplePicoRV32())
  riscv.io.clk := clock
  riscv.io.resetn := !reset.asBool
  
  // 内存接口适配器
  val memAdapter = Module(new SimpleMemAdapter())
  memAdapter.io.mem_valid := riscv.io.mem_valid
  memAdapter.io.mem_instr := riscv.io.mem_instr
  riscv.io.mem_ready := memAdapter.io.mem_ready
  memAdapter.io.mem_addr := riscv.io.mem_addr
  memAdapter.io.mem_wdata := riscv.io.mem_wdata
  memAdapter.io.mem_wstrb := riscv.io.mem_wstrb
  riscv.io.mem_rdata := memAdapter.io.mem_rdata
  
  // 地址解码器
  val decoder = Module(new SimpleAddressDecoder())
  decoder.io.cpu <> memAdapter.io.reg
  
  // AI 加速器
  val compactAccel = Module(new SimpleCompactAccel())
  compactAccel.io.reg <> decoder.io.compact
  
  val bitnetAccel = Module(new SimpleBitNetAccel())
  bitnetAccel.io.reg <> decoder.io.bitnet
  
  // 外设
  val uart = Module(new SimpleUART())
  uart.io.reg <> decoder.io.uart
  uart.io.rx := io.uart_rx
  io.uart_tx := uart.io.tx
  
  val gpio = Module(new SimpleGPIO())
  gpio.io.reg <> decoder.io.gpio
  gpio.io.gpio_in := io.gpio_in
  io.gpio_out := gpio.io.gpio_out
  
  // 中断
  riscv.io.irq := Cat(
    Fill(14, false.B),
    bitnetAccel.io.irq,
    compactAccel.io.irq,
    Fill(16, false.B)
  )
  
  // 调试输出
  io.trap := riscv.io.trap
  io.compact_irq := compactAccel.io.irq
  io.bitnet_irq := bitnetAccel.io.irq
}
