Information: Updating design information... (UID-85)
Warning: Design 'BitBlade' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : BitBlade
Version: N-2017.09-SP3
Date   : Mon Nov  1 01:17:27 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: BitBlade_column_10/PE_reg_13/PE_sum_out_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: BitBlade_column_10/acc_reg/acc_out_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BitBlade           1000000               saed32hvt_ss0p95v125c
  BitBlade_DW01_add_J25_5
                     8000                  saed32hvt_ss0p95v125c
  BitBlade_DW01_add_J43_0
                     8000                  saed32hvt_ss0p95v125c
  BitBlade_DW01_add_J33_1
                     8000                  saed32hvt_ss0p95v125c
  BitBlade_DW01_add_J35_2
                     8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  BitBlade_column_10/PE_reg_13/PE_sum_out_reg[2]/CLK (DFFX1_HVT)
                                                          0.00 #     0.00 r
  BitBlade_column_10/PE_reg_13/PE_sum_out_reg[2]/Q (DFFX1_HVT)
                                                          0.20       0.20 r
  U142717/Y (AO22X1_HVT)                                  0.12       0.32 r
  U149613/Y (AND2X1_HVT)                                  0.08       0.39 r
  add_12_root_add_0_root_BitBlade_column_10/accumulator_shift/add_25_15/B[2] (BitBlade_DW01_add_J25_5)
                                                          0.00       0.39 r
  add_12_root_add_0_root_BitBlade_column_10/accumulator_shift/add_25_15/U171/Y (NOR2X0_HVT)
                                                          0.11       0.51 f
  add_12_root_add_0_root_BitBlade_column_10/accumulator_shift/add_25_15/U193/Y (INVX1_HVT)
                                                          0.03       0.54 r
  add_12_root_add_0_root_BitBlade_column_10/accumulator_shift/add_25_15/U210/Y (AND2X1_HVT)
                                                          0.07       0.60 r
  add_12_root_add_0_root_BitBlade_column_10/accumulator_shift/add_25_15/U267/Y (NAND2X0_HVT)
                                                          0.04       0.65 f
  add_12_root_add_0_root_BitBlade_column_10/accumulator_shift/add_25_15/U268/Y (NAND2X0_HVT)
                                                          0.06       0.71 r
  add_12_root_add_0_root_BitBlade_column_10/accumulator_shift/add_25_15/SUM[2] (BitBlade_DW01_add_J25_5)
                                                          0.00       0.71 r
  add_5_root_add_0_root_BitBlade_column_10/accumulator_shift/add_25_15/A[2] (BitBlade_DW01_add_J43_0)
                                                          0.00       0.71 r
  add_5_root_add_0_root_BitBlade_column_10/accumulator_shift/add_25_15/U270/Y (OR2X1_HVT)
                                                          0.09       0.80 r
  add_5_root_add_0_root_BitBlade_column_10/accumulator_shift/add_25_15/U172/Y (NAND2X0_HVT)
                                                          0.07       0.87 f
  add_5_root_add_0_root_BitBlade_column_10/accumulator_shift/add_25_15/U168/Y (XNOR2X2_HVT)
                                                          0.14       1.01 r
  add_5_root_add_0_root_BitBlade_column_10/accumulator_shift/add_25_15/SUM[2] (BitBlade_DW01_add_J43_0)
                                                          0.00       1.01 r
  add_1_root_add_0_root_BitBlade_column_10/accumulator_shift/add_25_15/B[2] (BitBlade_DW01_add_J33_1)
                                                          0.00       1.01 r
  add_1_root_add_0_root_BitBlade_column_10/accumulator_shift/add_25_15/U149/Y (NOR2X0_HVT)
                                                          0.12       1.13 f
  add_1_root_add_0_root_BitBlade_column_10/accumulator_shift/add_25_15/U146/Y (OAI21X2_HVT)
                                                          0.15       1.28 r
  add_1_root_add_0_root_BitBlade_column_10/accumulator_shift/add_25_15/U176/Y (NAND2X0_HVT)
                                                          0.05       1.34 f
  add_1_root_add_0_root_BitBlade_column_10/accumulator_shift/add_25_15/U178/Y (AND2X1_HVT)
                                                          0.08       1.42 f
  add_1_root_add_0_root_BitBlade_column_10/accumulator_shift/add_25_15/U132/Y (OAI21X2_HVT)
                                                          0.14       1.56 r
  add_1_root_add_0_root_BitBlade_column_10/accumulator_shift/add_25_15/U181/Y (AOI21X2_HVT)
                                                          0.15       1.71 f
  add_1_root_add_0_root_BitBlade_column_10/accumulator_shift/add_25_15/U192/Y (OR2X1_HVT)
                                                          0.07       1.78 f
  add_1_root_add_0_root_BitBlade_column_10/accumulator_shift/add_25_15/U193/Y (NAND2X0_HVT)
                                                          0.04       1.82 r
  add_1_root_add_0_root_BitBlade_column_10/accumulator_shift/add_25_15/U110/Y (AOI21X1_HVT)
                                                          0.14       1.96 f
  add_1_root_add_0_root_BitBlade_column_10/accumulator_shift/add_25_15/U205/Y (OAI21X2_HVT)
                                                          0.15       2.11 r
  add_1_root_add_0_root_BitBlade_column_10/accumulator_shift/add_25_15/U76/Y (AOI21X1_HVT)
                                                          0.14       2.25 f
  add_1_root_add_0_root_BitBlade_column_10/accumulator_shift/add_25_15/U183/Y (OR2X1_HVT)
                                                          0.08       2.33 f
  add_1_root_add_0_root_BitBlade_column_10/accumulator_shift/add_25_15/U217/Y (NAND2X0_HVT)
                                                          0.05       2.38 r
  add_1_root_add_0_root_BitBlade_column_10/accumulator_shift/add_25_15/U257/Y (NAND2X0_HVT)
                                                          0.05       2.43 f
  add_1_root_add_0_root_BitBlade_column_10/accumulator_shift/add_25_15/U222/Y (NAND2X0_HVT)
                                                          0.07       2.50 r
  add_1_root_add_0_root_BitBlade_column_10/accumulator_shift/add_25_15/U213/Y (XNOR2X2_HVT)
                                                          0.14       2.64 r
  add_1_root_add_0_root_BitBlade_column_10/accumulator_shift/add_25_15/SUM[17] (BitBlade_DW01_add_J33_1)
                                                          0.00       2.64 r
  add_0_root_add_0_root_BitBlade_column_10/accumulator_shift/add_25_15/B[17] (BitBlade_DW01_add_J35_2)
                                                          0.00       2.64 r
  add_0_root_add_0_root_BitBlade_column_10/accumulator_shift/add_25_15/U25/Y (NOR2X0_HVT)
                                                          0.12       2.76 f
  add_0_root_add_0_root_BitBlade_column_10/accumulator_shift/add_25_15/U11/Y (NOR2X0_HVT)
                                                          0.10       2.86 r
  add_0_root_add_0_root_BitBlade_column_10/accumulator_shift/add_25_15/U10/Y (AOI21X1_HVT)
                                                          0.13       2.99 f
  add_0_root_add_0_root_BitBlade_column_10/accumulator_shift/add_25_15/U233/Y (OA21X1_HVT)
                                                          0.08       3.07 f
  add_0_root_add_0_root_BitBlade_column_10/accumulator_shift/add_25_15/U194/Y (XOR2X2_HVT)
                                                          0.13       3.20 r
  add_0_root_add_0_root_BitBlade_column_10/accumulator_shift/add_25_15/SUM[19] (BitBlade_DW01_add_J35_2)
                                                          0.00       3.20 r
  U145678/Y (AND2X1_HVT)                                  0.07       3.27 r
  BitBlade_column_10/acc_reg/acc_out_reg[19]/D (DFFASX1_HVT)
                                                          0.00       3.27 r
  data arrival time                                                  3.27

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.00       3.00
  BitBlade_column_10/acc_reg/acc_out_reg[19]/CLK (DFFASX1_HVT)
                                                          0.00       3.00 r
  library setup time                                     -0.06       2.94
  data required time                                                 2.94
  --------------------------------------------------------------------------
  data required time                                                 2.94
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.34


1
