WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500046 heartbeat IPC: 3.99993 cumulative IPC: 3.99993 (Simulation time: 0 hr 3 min 19 sec) 
Warmup finished CPU 0 instructions: 10000000 cycles: 2500047 cumulative IPC: 3.99993 (Simulation time: 0 hr 3 min 19 sec) 

Warmup complete CPU 0 instructions: 10000000 cycles: 2500047 (Simulation time: 0 hr 3 min 19 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 31574849 heartbeat IPC: 0.343941 cumulative IPC: 0.343941 (Simulation time: 0 hr 23 min 1 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 60441525 heartbeat IPC: 0.346421 cumulative IPC: 0.345176 (Simulation time: 0 hr 30 min 39 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 90378071 heartbeat IPC: 0.33404 cumulative IPC: 0.341383 (Simulation time: 0 hr 35 min 27 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 119317565 heartbeat IPC: 0.345549 cumulative IPC: 0.342415 (Simulation time: 0 hr 39 min 0 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 148484854 heartbeat IPC: 0.34285 cumulative IPC: 0.342502 (Simulation time: 0 hr 42 min 36 sec) 
Simulation finished CPU 0 instructions: 50000003 cycles: 145984808 cumulative IPC: 0.342502 (Simulation time: 0 hr 42 min 36 sec) 

Simulation complete CPU 0 instructions: 50000003 cycles: 145984808 (Simulation time: 0 hr 42 min 36 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/kostr2010/cod/microarch-course/traces/605.mcf_s-1536B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.342502 instructions: 50000003 cycles: 145984808
CPU 0 Branch Prediction Accuracy: 99.9814% MPKI: 0.02904 Average ROB Occupancy at Mispredict: 324.622
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.02904
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:    3639035  HIT:    1507310  MISS:    2131725
LLC LOAD         ACCESS:    1406493  HIT:     130699  MISS:    1275794
LLC RFO          ACCESS:      51572  HIT:      51564  MISS:          8
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:    1108909  HIT:    1108909  MISS:          0
LLC TRANSLATION  ACCESS:    1072061  HIT:     216138  MISS:     855923
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 491.122 cycles
cpu0_DTLB TOTAL       ACCESS:   12382366  HIT:    8647277  MISS:    3735089
cpu0_DTLB LOAD         ACCESS:   12382366  HIT:    8647277  MISS:    3735089
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 128.481 cycles
cpu0_ITLB TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   13520114  HIT:    7980106  MISS:    5540008
cpu0_L1D LOAD         ACCESS:   10000277  HIT:    5752259  MISS:    4248018
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    2217894  HIT:    2069517  MISS:     148377
cpu0_L1D TRANSLATION  ACCESS:    1301943  HIT:     158330  MISS:    1143613
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 205.692 cycles
cpu0_L1I TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:    4780455  HIT:    2250329  MISS:    2530126
cpu0_L2C LOAD         ACCESS:    2390523  HIT:     984030  MISS:    1406493
cpu0_L2C RFO          ACCESS:     144637  HIT:      93065  MISS:      51572
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:    1114797  HIT:    1114797  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:    1130498  HIT:      58437  MISS:    1072061
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 434.67 cycles
cpu0_STLB TOTAL       ACCESS:    1312875  HIT:     191456  MISS:    1121419
cpu0_STLB LOAD         ACCESS:    1312875  HIT:     191456  MISS:    1121419
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 417.563 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      99840
  ROW_BUFFER_MISS:    2031880
 AVG DBUS CONGESTED CYCLE:    3.97985
 WQ ROW_BUFFER_HIT:       5538
  ROW_BUFFER_MISS:    1102663  FULL:          0

