module wideexpr_00637(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = 2'b11;
  assign y1 = $signed({u0,~(4'b0101),(ctrl[5]?((ctrl[5]?(u7)>>>(1'sb0):{3{s0}}))>((~^(6'sb000101))-({1{2'sb10}})):~^({(s2)<<<(u0),6'sb010100,$unsigned(4'sb1110)})),({u5,~((4'sb1001)^(1'sb1)),s6,+((5'b01111)<<(s7))})<<(1'sb0)});
  assign y2 = $signed(({4{~|({2{(s1)-($signed(s6))}})}})>>>((({4{(ctrl[2]?(-((s0)>>>(u7)))-(-((3'sb110)&(s0))):s7)}})<<<((({(6'sb111000)^~((ctrl[3]?s3:s6))})|(((s6)^~((ctrl[3]?3'sb000:2'sb00)))==(3'sb000)))>>({s4})))<=({2{(-(s3))==((5'sb11001)-((ctrl[7]?((ctrl[7]?4'sb1110:2'sb01))|((ctrl[3]?4'sb1010:s5)):-((ctrl[7]?3'sb101:s5)))))}})));
  assign y3 = u5;
  assign y4 = ((ctrl[5]?((+($signed($signed(((5'sb01011)>>(1'sb1))>(~&(4'sb1000))))))<<<(u6))>>>({$signed(s1),(ctrl[6]?(($unsigned(5'sb00110))&((~|(u1))|(~(s4))))|(2'sb01):{2{(ctrl[2]?+($signed(5'sb11010)):s0)}})}):+({1'sb0,-((((-(u2))^((s7)<<<(s3)))>(4'sb1101))^(-(s7)))})))^~((ctrl[5]?(s3)^((ctrl[7]?(ctrl[0]?$signed(3'sb100):s4):s5)):(6'sb100110)&(3'sb110)));
  assign y5 = +(($unsigned(~((ctrl[3]?(5'sb10100)<<(1'sb0):($signed((u3)>>>(u5)))<<(3'b110)))))<<(-(s0)));
  assign y6 = (ctrl[0]?3'sb100:4'sb0000);
  assign y7 = $unsigned(!(((s4)>>>(+(s6)))>>(1'sb1)));
endmodule
