# Reading D:/Downloads(D)/Quartus/QuartusLite/modelsim_ase/tcl/vsim/pref.tcl
# do MyComputer_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Downloads(D)/Quartus/QuartusLite/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/cassi/Desktop/verilog\ code/MyComputer {C:/Users/cassi/Desktop/verilog code/MyComputer/MyComputer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:58 on May 01,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/cassi/Desktop/verilog code/MyComputer" C:/Users/cassi/Desktop/verilog code/MyComputer/MyComputer.v 
# -- Compiling module MyComputer
# 
# Top level modules:
# 	MyComputer
# End time: 17:04:58 on May 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/cassi/Desktop/verilog\ code/MyComputer {C:/Users/cassi/Desktop/verilog code/MyComputer/AuxMod.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:58 on May 01,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/cassi/Desktop/verilog code/MyComputer" C:/Users/cassi/Desktop/verilog code/MyComputer/AuxMod.v 
# -- Compiling module Synchroniser
# -- Compiling module Debounce
# -- Compiling module Disp2cNum
# -- Compiling module DispDec
# -- Compiling module DispHex
# -- Compiling module SSeg
# 
# Top level modules:
# 	Debounce
# 	Disp2cNum
# 	DispHex
# End time: 17:04:58 on May 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/cassi/Desktop/verilog\ code/MyComputer {C:/Users/cassi/Desktop/verilog code/MyComputer/ROM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:58 on May 01,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/cassi/Desktop/verilog code/MyComputer" C:/Users/cassi/Desktop/verilog code/MyComputer/ROM.v 
# -- Compiling module AsyncROM
# 
# Top level modules:
# 	AsyncROM
# End time: 17:04:58 on May 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/cassi/Desktop/verilog\ code/MyComputer {C:/Users/cassi/Desktop/verilog code/MyComputer/CPU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:58 on May 01,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/cassi/Desktop/verilog code/MyComputer" C:/Users/cassi/Desktop/verilog code/MyComputer/CPU.v 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 17:04:58 on May 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/cassi/Desktop/verilog\ code/MyComputer {C:/Users/cassi/Desktop/verilog code/MyComputer/TestCalc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:04:58 on May 01,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/cassi/Desktop/verilog code/MyComputer" C:/Users/cassi/Desktop/verilog code/MyComputer/TestCalc.v 
# -- Compiling module TestCalc
# 
# Top level modules:
# 	TestCalc
# End time: 17:04:58 on May 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  TestCalc
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" TestCalc 
# Start time: 17:05:00 on May 01,2021
# Loading work.TestCalc
# Loading work.CPU
# Loading work.AsyncROM
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# 
# 
# Resetting...
# IP=  x	LEDS=xxxx_xx_xxxx	Dval=1	Dout=   x	Time=                   0 ns
# IP=  0	LEDS=xxxx_xx_xxxx	Dval=1	Dout=   1	Time=                  10 ns
# ... Reset Complete
# 
# 
# Wait for calculator to run its initialisation code
# 
# 
# Push   2
# 
# 
# Push   5
# 
# 
# Add
# 
# 
# Push 253
# 
# 
# Mult
# 
# 
# Pop
# 
# 
# Pop
# 
# 
# Push   1
# 
# 
# Push   2
# 
# 
# Push   3
# 
# 
# Push   4
# 
# 
# Push   5
# 
# 
# Push   6
# 
# 
# Mult
# 
# 
# Mult
# 
# 
# Mult
# 
# 
# Mult
# 
# 
# Mult
# ** Note: $stop    : C:/Users/cassi/Desktop/verilog code/MyComputer/TestCalc.v(159)
#    Time: 19030 ns  Iteration: 1  Instance: /TestCalc
# Break in Module TestCalc at C:/Users/cassi/Desktop/verilog code/MyComputer/TestCalc.v line 159
run -all
# Break key hit
# Break in Module TestCalc at C:/Users/cassi/Desktop/verilog code/MyComputer/TestCalc.v line 16
# End time: 17:07:03 on May 01,2021, Elapsed time: 0:02:03
# Errors: 0, Warnings: 0
