--- verilog_rtlil
+++ uhdm_rtlil
@@ -1,24 +1,17 @@
 # Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
 autoidx 7
 attribute \dynports 1
-attribute \cells_not_processed 1
 attribute \src "dut.sv:2.1-27.10"
 module \counter
   parameter \WIDTH 8
-  attribute \src "dut.sv:14.5-20.8"
-  wire width 8 $0\count[7:0]
-  attribute \src "dut.sv:22.16-22.16"
-  wire width 8 $0\count_next[7:0]
-  attribute \src "dut.sv:22.16-22.16"
-  wire $0\overflow[0:0]
-  attribute \src "dut.sv:23.22-23.34"
-  wire width 8 $add$dut.sv:23$4_Y
-  attribute \src "dut.sv:24.21-24.43"
-  wire $eq$dut.sv:24$5_Y
-  attribute \src "dut.sv:24.20-24.54"
-  wire $logic_and$dut.sv:24$6_Y
+  wire width 8 $0\count
+  wire width 8 $0\count_next
+  wire $0\overflow
+  wire width 9 $auto$expression.cpp:507:import_operation$1
+  wire $auto$rtlil.cc:3013:Eq$4
+  wire $auto$rtlil.cc:3026:LogicAnd$6
   attribute \src "dut.sv:15.13-15.19"
-  wire $logic_not$dut.sv:15$2_Y
+  wire $logic_not$dut.sv:15.13-15.19$1_Y
   attribute \src "dut.sv:5.18-5.21"
   wire input 1 \clk
   attribute \src "dut.sv:8.30-8.35"
@@ -31,19 +24,27 @@
   wire output 5 \overflow
   attribute \src "dut.sv:6.18-6.23"
   wire input 2 \rst_n
-  attribute \src "dut.sv:23.22-23.34"
-  cell $add $add$dut.sv:23$4
+  cell $logic_and $auto$expression.cpp:436:import_operation$5
+    parameter \A_SIGNED 0
+    parameter \A_WIDTH 1
+    parameter \B_SIGNED 0
+    parameter \B_WIDTH 1
+    parameter \Y_WIDTH 1
+    connect \A $auto$rtlil.cc:3013:Eq$4
+    connect \B \enable
+    connect \Y $auto$rtlil.cc:3026:LogicAnd$6
+  end
+  cell $add $auto$expression.cpp:521:import_operation$2
     parameter \A_SIGNED 0
     parameter \A_WIDTH 8
     parameter \B_SIGNED 0
     parameter \B_WIDTH 1
-    parameter \Y_WIDTH 8
+    parameter \Y_WIDTH 9
     connect \A \count
     connect \B 1'1
-    connect \Y $add$dut.sv:23$4_Y
+    connect \Y $auto$expression.cpp:507:import_operation$1
   end
-  attribute \src "dut.sv:24.21-24.43"
-  cell $eq $eq$dut.sv:24$5
+  cell $eq $auto$expression.cpp:595:import_operation$3
     parameter \A_SIGNED 0
     parameter \A_WIDTH 8
     parameter \B_SIGNED 0
@@ -51,60 +52,50 @@
     parameter \Y_WIDTH 1
     connect \A \count
     connect \B 8'11111111
-    connect \Y $eq$dut.sv:24$5_Y
-  end
-  attribute \src "dut.sv:24.20-24.54"
-  cell $logic_and $logic_and$dut.sv:24$6
-    parameter \A_SIGNED 0
-    parameter \A_WIDTH 1
-    parameter \B_SIGNED 0
-    parameter \B_WIDTH 1
-    parameter \Y_WIDTH 1
-    connect \A $eq$dut.sv:24$5_Y
-    connect \B \enable
-    connect \Y $logic_and$dut.sv:24$6_Y
+    connect \Y $auto$rtlil.cc:3013:Eq$4
   end
   attribute \src "dut.sv:15.13-15.19"
-  cell $logic_not $logic_not$dut.sv:15$2
+  cell $logic_not $logic_not$dut.sv:15.13-15.19$1
     parameter \A_SIGNED 0
     parameter \A_WIDTH 1
     parameter \Y_WIDTH 1
     connect \A \rst_n
-    connect \Y $logic_not$dut.sv:15$2_Y
+    connect \Y $logic_not$dut.sv:15.13-15.19$1_Y
   end
+  attribute \"has_async_reset" 1
   attribute \always_ff 1
   attribute \src "dut.sv:14.5-20.8"
   process $proc$dut.sv:14$1
-    assign $0\count[7:0] \count
-    attribute \src "dut.sv:15.9-19.12"
-    switch $logic_not$dut.sv:15$2_Y
-      attribute \src "dut.sv:15.13-15.19"
+    assign $0\count \count
+    attribute \src "dut.sv:11.9-15.12"
+    switch $logic_not$dut.sv:15.13-15.19$1_Y
+      attribute \src "dut.sv:11.13-11.19"
       case 1'1
-        assign $0\count[7:0] 8'00000000
-      attribute \src "dut.sv:17.13-17.17"
+        assign $0\count 8'00000000
+      attribute \src "dut.sv:13.13-13.17"
       case 
         attribute \src "dut.sv:17.18-19.12"
         switch \enable
-          attribute \src "dut.sv:17.22-17.28"
+          attribute \src "dut.sv:17.18-19.12"
           case 1'1
-            assign $0\count[7:0] \count_next
+            assign $0\count \count_next
+          attribute \src "dut.sv:17.18-19.12"
           case 
         end
     end
     sync posedge \clk
-      update \count $0\count[7:0]
+      update \count $0\count
     sync negedge \rst_n
-      update \count $0\count[7:0]
+      update \count $0\count
   end
-  attribute \always_comb 1
-  attribute \src "dut.sv:22.16-22.16"
-  process $proc$dut.sv:22$3
-    assign { } { }
-    assign { } { }
-    assign $0\count_next[7:0] $add$dut.sv:23$4_Y
-    assign $0\overflow[0:0] $logic_and$dut.sv:24$6_Y
+  attribute \src "dut.sv:22.5-25.8"
+  process $proc$dut.sv:22$1
+    assign $0\count_next \count_next
+    assign $0\overflow \overflow
+    assign $0\count_next $auto$expression.cpp:507:import_operation$1 [7:0]
+    assign $0\overflow $auto$rtlil.cc:3026:LogicAnd$6
     sync always
-      update \overflow $0\overflow[0:0]
-      update \count_next $0\count_next[7:0]
+      update \count_next $0\count_next
+      update \overflow $0\overflow
   end
 end
