
Project_W10.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008fe4  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000584  080091b8  080091b8  000191b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800973c  0800973c  000201d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800973c  0800973c  0001973c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009744  08009744  000201d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009744  08009744  00019744  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009748  08009748  00019748  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  0800974c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000420c  200001d8  08009924  000201d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200043e4  08009924  000243e4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001174f  00000000  00000000  0002024b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002c25  00000000  00000000  0003199a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001008  00000000  00000000  000345c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c70  00000000  00000000  000355c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023f26  00000000  00000000  00036238  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001327c  00000000  00000000  0005a15e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d53f7  00000000  00000000  0006d3da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000053a8  00000000  00000000  001427d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004e  00000000  00000000  00147b7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d8 	.word	0x200001d8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800919c 	.word	0x0800919c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001dc 	.word	0x200001dc
 800020c:	0800919c 	.word	0x0800919c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c9c:	f000 b970 	b.w	8000f80 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9e08      	ldr	r6, [sp, #32]
 8000cbe:	460d      	mov	r5, r1
 8000cc0:	4604      	mov	r4, r0
 8000cc2:	460f      	mov	r7, r1
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d14a      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc8:	428a      	cmp	r2, r1
 8000cca:	4694      	mov	ip, r2
 8000ccc:	d965      	bls.n	8000d9a <__udivmoddi4+0xe2>
 8000cce:	fab2 f382 	clz	r3, r2
 8000cd2:	b143      	cbz	r3, 8000ce6 <__udivmoddi4+0x2e>
 8000cd4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000cd8:	f1c3 0220 	rsb	r2, r3, #32
 8000cdc:	409f      	lsls	r7, r3
 8000cde:	fa20 f202 	lsr.w	r2, r0, r2
 8000ce2:	4317      	orrs	r7, r2
 8000ce4:	409c      	lsls	r4, r3
 8000ce6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cea:	fa1f f58c 	uxth.w	r5, ip
 8000cee:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cf2:	0c22      	lsrs	r2, r4, #16
 8000cf4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cf8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000cfc:	fb01 f005 	mul.w	r0, r1, r5
 8000d00:	4290      	cmp	r0, r2
 8000d02:	d90a      	bls.n	8000d1a <__udivmoddi4+0x62>
 8000d04:	eb1c 0202 	adds.w	r2, ip, r2
 8000d08:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000d0c:	f080 811c 	bcs.w	8000f48 <__udivmoddi4+0x290>
 8000d10:	4290      	cmp	r0, r2
 8000d12:	f240 8119 	bls.w	8000f48 <__udivmoddi4+0x290>
 8000d16:	3902      	subs	r1, #2
 8000d18:	4462      	add	r2, ip
 8000d1a:	1a12      	subs	r2, r2, r0
 8000d1c:	b2a4      	uxth	r4, r4
 8000d1e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d22:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d26:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d2a:	fb00 f505 	mul.w	r5, r0, r5
 8000d2e:	42a5      	cmp	r5, r4
 8000d30:	d90a      	bls.n	8000d48 <__udivmoddi4+0x90>
 8000d32:	eb1c 0404 	adds.w	r4, ip, r4
 8000d36:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000d3a:	f080 8107 	bcs.w	8000f4c <__udivmoddi4+0x294>
 8000d3e:	42a5      	cmp	r5, r4
 8000d40:	f240 8104 	bls.w	8000f4c <__udivmoddi4+0x294>
 8000d44:	4464      	add	r4, ip
 8000d46:	3802      	subs	r0, #2
 8000d48:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d4c:	1b64      	subs	r4, r4, r5
 8000d4e:	2100      	movs	r1, #0
 8000d50:	b11e      	cbz	r6, 8000d5a <__udivmoddi4+0xa2>
 8000d52:	40dc      	lsrs	r4, r3
 8000d54:	2300      	movs	r3, #0
 8000d56:	e9c6 4300 	strd	r4, r3, [r6]
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d908      	bls.n	8000d74 <__udivmoddi4+0xbc>
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	f000 80ed 	beq.w	8000f42 <__udivmoddi4+0x28a>
 8000d68:	2100      	movs	r1, #0
 8000d6a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d6e:	4608      	mov	r0, r1
 8000d70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d74:	fab3 f183 	clz	r1, r3
 8000d78:	2900      	cmp	r1, #0
 8000d7a:	d149      	bne.n	8000e10 <__udivmoddi4+0x158>
 8000d7c:	42ab      	cmp	r3, r5
 8000d7e:	d302      	bcc.n	8000d86 <__udivmoddi4+0xce>
 8000d80:	4282      	cmp	r2, r0
 8000d82:	f200 80f8 	bhi.w	8000f76 <__udivmoddi4+0x2be>
 8000d86:	1a84      	subs	r4, r0, r2
 8000d88:	eb65 0203 	sbc.w	r2, r5, r3
 8000d8c:	2001      	movs	r0, #1
 8000d8e:	4617      	mov	r7, r2
 8000d90:	2e00      	cmp	r6, #0
 8000d92:	d0e2      	beq.n	8000d5a <__udivmoddi4+0xa2>
 8000d94:	e9c6 4700 	strd	r4, r7, [r6]
 8000d98:	e7df      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000d9a:	b902      	cbnz	r2, 8000d9e <__udivmoddi4+0xe6>
 8000d9c:	deff      	udf	#255	; 0xff
 8000d9e:	fab2 f382 	clz	r3, r2
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	f040 8090 	bne.w	8000ec8 <__udivmoddi4+0x210>
 8000da8:	1a8a      	subs	r2, r1, r2
 8000daa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dae:	fa1f fe8c 	uxth.w	lr, ip
 8000db2:	2101      	movs	r1, #1
 8000db4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000db8:	fb07 2015 	mls	r0, r7, r5, r2
 8000dbc:	0c22      	lsrs	r2, r4, #16
 8000dbe:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000dc2:	fb0e f005 	mul.w	r0, lr, r5
 8000dc6:	4290      	cmp	r0, r2
 8000dc8:	d908      	bls.n	8000ddc <__udivmoddi4+0x124>
 8000dca:	eb1c 0202 	adds.w	r2, ip, r2
 8000dce:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0x122>
 8000dd4:	4290      	cmp	r0, r2
 8000dd6:	f200 80cb 	bhi.w	8000f70 <__udivmoddi4+0x2b8>
 8000dda:	4645      	mov	r5, r8
 8000ddc:	1a12      	subs	r2, r2, r0
 8000dde:	b2a4      	uxth	r4, r4
 8000de0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000de4:	fb07 2210 	mls	r2, r7, r0, r2
 8000de8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dec:	fb0e fe00 	mul.w	lr, lr, r0
 8000df0:	45a6      	cmp	lr, r4
 8000df2:	d908      	bls.n	8000e06 <__udivmoddi4+0x14e>
 8000df4:	eb1c 0404 	adds.w	r4, ip, r4
 8000df8:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000dfc:	d202      	bcs.n	8000e04 <__udivmoddi4+0x14c>
 8000dfe:	45a6      	cmp	lr, r4
 8000e00:	f200 80bb 	bhi.w	8000f7a <__udivmoddi4+0x2c2>
 8000e04:	4610      	mov	r0, r2
 8000e06:	eba4 040e 	sub.w	r4, r4, lr
 8000e0a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e0e:	e79f      	b.n	8000d50 <__udivmoddi4+0x98>
 8000e10:	f1c1 0720 	rsb	r7, r1, #32
 8000e14:	408b      	lsls	r3, r1
 8000e16:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e1a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e1e:	fa05 f401 	lsl.w	r4, r5, r1
 8000e22:	fa20 f307 	lsr.w	r3, r0, r7
 8000e26:	40fd      	lsrs	r5, r7
 8000e28:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e2c:	4323      	orrs	r3, r4
 8000e2e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e32:	fa1f fe8c 	uxth.w	lr, ip
 8000e36:	fb09 5518 	mls	r5, r9, r8, r5
 8000e3a:	0c1c      	lsrs	r4, r3, #16
 8000e3c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e40:	fb08 f50e 	mul.w	r5, r8, lr
 8000e44:	42a5      	cmp	r5, r4
 8000e46:	fa02 f201 	lsl.w	r2, r2, r1
 8000e4a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e4e:	d90b      	bls.n	8000e68 <__udivmoddi4+0x1b0>
 8000e50:	eb1c 0404 	adds.w	r4, ip, r4
 8000e54:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000e58:	f080 8088 	bcs.w	8000f6c <__udivmoddi4+0x2b4>
 8000e5c:	42a5      	cmp	r5, r4
 8000e5e:	f240 8085 	bls.w	8000f6c <__udivmoddi4+0x2b4>
 8000e62:	f1a8 0802 	sub.w	r8, r8, #2
 8000e66:	4464      	add	r4, ip
 8000e68:	1b64      	subs	r4, r4, r5
 8000e6a:	b29d      	uxth	r5, r3
 8000e6c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e70:	fb09 4413 	mls	r4, r9, r3, r4
 8000e74:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e78:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e7c:	45a6      	cmp	lr, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x1da>
 8000e80:	eb1c 0404 	adds.w	r4, ip, r4
 8000e84:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000e88:	d26c      	bcs.n	8000f64 <__udivmoddi4+0x2ac>
 8000e8a:	45a6      	cmp	lr, r4
 8000e8c:	d96a      	bls.n	8000f64 <__udivmoddi4+0x2ac>
 8000e8e:	3b02      	subs	r3, #2
 8000e90:	4464      	add	r4, ip
 8000e92:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e96:	fba3 9502 	umull	r9, r5, r3, r2
 8000e9a:	eba4 040e 	sub.w	r4, r4, lr
 8000e9e:	42ac      	cmp	r4, r5
 8000ea0:	46c8      	mov	r8, r9
 8000ea2:	46ae      	mov	lr, r5
 8000ea4:	d356      	bcc.n	8000f54 <__udivmoddi4+0x29c>
 8000ea6:	d053      	beq.n	8000f50 <__udivmoddi4+0x298>
 8000ea8:	b156      	cbz	r6, 8000ec0 <__udivmoddi4+0x208>
 8000eaa:	ebb0 0208 	subs.w	r2, r0, r8
 8000eae:	eb64 040e 	sbc.w	r4, r4, lr
 8000eb2:	fa04 f707 	lsl.w	r7, r4, r7
 8000eb6:	40ca      	lsrs	r2, r1
 8000eb8:	40cc      	lsrs	r4, r1
 8000eba:	4317      	orrs	r7, r2
 8000ebc:	e9c6 7400 	strd	r7, r4, [r6]
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	2100      	movs	r1, #0
 8000ec4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ec8:	f1c3 0120 	rsb	r1, r3, #32
 8000ecc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ed0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ed4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ed8:	409d      	lsls	r5, r3
 8000eda:	432a      	orrs	r2, r5
 8000edc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ee0:	fa1f fe8c 	uxth.w	lr, ip
 8000ee4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ee8:	fb07 1510 	mls	r5, r7, r0, r1
 8000eec:	0c11      	lsrs	r1, r2, #16
 8000eee:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ef2:	fb00 f50e 	mul.w	r5, r0, lr
 8000ef6:	428d      	cmp	r5, r1
 8000ef8:	fa04 f403 	lsl.w	r4, r4, r3
 8000efc:	d908      	bls.n	8000f10 <__udivmoddi4+0x258>
 8000efe:	eb1c 0101 	adds.w	r1, ip, r1
 8000f02:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000f06:	d22f      	bcs.n	8000f68 <__udivmoddi4+0x2b0>
 8000f08:	428d      	cmp	r5, r1
 8000f0a:	d92d      	bls.n	8000f68 <__udivmoddi4+0x2b0>
 8000f0c:	3802      	subs	r0, #2
 8000f0e:	4461      	add	r1, ip
 8000f10:	1b49      	subs	r1, r1, r5
 8000f12:	b292      	uxth	r2, r2
 8000f14:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f18:	fb07 1115 	mls	r1, r7, r5, r1
 8000f1c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f20:	fb05 f10e 	mul.w	r1, r5, lr
 8000f24:	4291      	cmp	r1, r2
 8000f26:	d908      	bls.n	8000f3a <__udivmoddi4+0x282>
 8000f28:	eb1c 0202 	adds.w	r2, ip, r2
 8000f2c:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000f30:	d216      	bcs.n	8000f60 <__udivmoddi4+0x2a8>
 8000f32:	4291      	cmp	r1, r2
 8000f34:	d914      	bls.n	8000f60 <__udivmoddi4+0x2a8>
 8000f36:	3d02      	subs	r5, #2
 8000f38:	4462      	add	r2, ip
 8000f3a:	1a52      	subs	r2, r2, r1
 8000f3c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f40:	e738      	b.n	8000db4 <__udivmoddi4+0xfc>
 8000f42:	4631      	mov	r1, r6
 8000f44:	4630      	mov	r0, r6
 8000f46:	e708      	b.n	8000d5a <__udivmoddi4+0xa2>
 8000f48:	4639      	mov	r1, r7
 8000f4a:	e6e6      	b.n	8000d1a <__udivmoddi4+0x62>
 8000f4c:	4610      	mov	r0, r2
 8000f4e:	e6fb      	b.n	8000d48 <__udivmoddi4+0x90>
 8000f50:	4548      	cmp	r0, r9
 8000f52:	d2a9      	bcs.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f54:	ebb9 0802 	subs.w	r8, r9, r2
 8000f58:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f5c:	3b01      	subs	r3, #1
 8000f5e:	e7a3      	b.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f60:	4645      	mov	r5, r8
 8000f62:	e7ea      	b.n	8000f3a <__udivmoddi4+0x282>
 8000f64:	462b      	mov	r3, r5
 8000f66:	e794      	b.n	8000e92 <__udivmoddi4+0x1da>
 8000f68:	4640      	mov	r0, r8
 8000f6a:	e7d1      	b.n	8000f10 <__udivmoddi4+0x258>
 8000f6c:	46d0      	mov	r8, sl
 8000f6e:	e77b      	b.n	8000e68 <__udivmoddi4+0x1b0>
 8000f70:	3d02      	subs	r5, #2
 8000f72:	4462      	add	r2, ip
 8000f74:	e732      	b.n	8000ddc <__udivmoddi4+0x124>
 8000f76:	4608      	mov	r0, r1
 8000f78:	e70a      	b.n	8000d90 <__udivmoddi4+0xd8>
 8000f7a:	4464      	add	r4, ip
 8000f7c:	3802      	subs	r0, #2
 8000f7e:	e742      	b.n	8000e06 <__udivmoddi4+0x14e>

08000f80 <__aeabi_idiv0>:
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop

08000f84 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000f84:	b480      	push	{r7}
 8000f86:	b085      	sub	sp, #20
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	60f8      	str	r0, [r7, #12]
 8000f8c:	60b9      	str	r1, [r7, #8]
 8000f8e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000f90:	68fb      	ldr	r3, [r7, #12]
 8000f92:	4a07      	ldr	r2, [pc, #28]	; (8000fb0 <vApplicationGetIdleTaskMemory+0x2c>)
 8000f94:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000f96:	68bb      	ldr	r3, [r7, #8]
 8000f98:	4a06      	ldr	r2, [pc, #24]	; (8000fb4 <vApplicationGetIdleTaskMemory+0x30>)
 8000f9a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	2280      	movs	r2, #128	; 0x80
 8000fa0:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000fa2:	bf00      	nop
 8000fa4:	3714      	adds	r7, #20
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fac:	4770      	bx	lr
 8000fae:	bf00      	nop
 8000fb0:	200001f4 	.word	0x200001f4
 8000fb4:	20000248 	.word	0x20000248

08000fb8 <read_sensor_values>:

/* USER CODE END 0 */
float temperature, humidity;

void read_sensor_values(float *temperature, float *humidity)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b088      	sub	sp, #32
 8000fbc:	af02      	add	r7, sp, #8
 8000fbe:	6078      	str	r0, [r7, #4]
 8000fc0:	6039      	str	r1, [r7, #0]
    uint8_t data[6];
    uint8_t cmd = AHT25_MEASURE_CMD;
 8000fc2:	23ac      	movs	r3, #172	; 0xac
 8000fc4:	73fb      	strb	r3, [r7, #15]

    HAL_I2C_Master_Transmit(&hi2c1, AHT25_ADDR,&cmd, 1, HAL_MAX_DELAY);
 8000fc6:	f107 020f 	add.w	r2, r7, #15
 8000fca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000fce:	9300      	str	r3, [sp, #0]
 8000fd0:	2301      	movs	r3, #1
 8000fd2:	2170      	movs	r1, #112	; 0x70
 8000fd4:	4836      	ldr	r0, [pc, #216]	; (80010b0 <read_sensor_values+0xf8>)
 8000fd6:	f001 fb45 	bl	8002664 <HAL_I2C_Master_Transmit>
    HAL_Delay(100);
 8000fda:	2064      	movs	r0, #100	; 0x64
 8000fdc:	f000 ff60 	bl	8001ea0 <HAL_Delay>
    HAL_I2C_Master_Receive(&hi2c1,0x71, data, 6, HAL_MAX_DELAY);
 8000fe0:	f107 0210 	add.w	r2, r7, #16
 8000fe4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000fe8:	9300      	str	r3, [sp, #0]
 8000fea:	2306      	movs	r3, #6
 8000fec:	2171      	movs	r1, #113	; 0x71
 8000fee:	4830      	ldr	r0, [pc, #192]	; (80010b0 <read_sensor_values+0xf8>)
 8000ff0:	f001 fc36 	bl	8002860 <HAL_I2C_Master_Receive>

    *humidity = ((float)((data[1] << 12) | (data[2] << 4) | (data[3] >> 4))) / 1048576.0 * 100.0;
 8000ff4:	7c7b      	ldrb	r3, [r7, #17]
 8000ff6:	031a      	lsls	r2, r3, #12
 8000ff8:	7cbb      	ldrb	r3, [r7, #18]
 8000ffa:	011b      	lsls	r3, r3, #4
 8000ffc:	4313      	orrs	r3, r2
 8000ffe:	7cfa      	ldrb	r2, [r7, #19]
 8001000:	0912      	lsrs	r2, r2, #4
 8001002:	b2d2      	uxtb	r2, r2
 8001004:	4313      	orrs	r3, r2
 8001006:	ee07 3a90 	vmov	s15, r3
 800100a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800100e:	ee17 0a90 	vmov	r0, s15
 8001012:	f7ff fab9 	bl	8000588 <__aeabi_f2d>
 8001016:	f04f 0200 	mov.w	r2, #0
 800101a:	4b26      	ldr	r3, [pc, #152]	; (80010b4 <read_sensor_values+0xfc>)
 800101c:	f7ff fc36 	bl	800088c <__aeabi_ddiv>
 8001020:	4602      	mov	r2, r0
 8001022:	460b      	mov	r3, r1
 8001024:	4610      	mov	r0, r2
 8001026:	4619      	mov	r1, r3
 8001028:	f04f 0200 	mov.w	r2, #0
 800102c:	4b22      	ldr	r3, [pc, #136]	; (80010b8 <read_sensor_values+0x100>)
 800102e:	f7ff fb03 	bl	8000638 <__aeabi_dmul>
 8001032:	4602      	mov	r2, r0
 8001034:	460b      	mov	r3, r1
 8001036:	4610      	mov	r0, r2
 8001038:	4619      	mov	r1, r3
 800103a:	f7ff fdd5 	bl	8000be8 <__aeabi_d2f>
 800103e:	4602      	mov	r2, r0
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	601a      	str	r2, [r3, #0]
    *temperature = ((float)(((data[3] & 0x0F) << 16) | (data[4] << 8) | data[5])) / 1048576.0 * 200.0 - 50.0;
 8001044:	7cfb      	ldrb	r3, [r7, #19]
 8001046:	041b      	lsls	r3, r3, #16
 8001048:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
 800104c:	7d3b      	ldrb	r3, [r7, #20]
 800104e:	021b      	lsls	r3, r3, #8
 8001050:	4313      	orrs	r3, r2
 8001052:	7d7a      	ldrb	r2, [r7, #21]
 8001054:	4313      	orrs	r3, r2
 8001056:	ee07 3a90 	vmov	s15, r3
 800105a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800105e:	ee17 0a90 	vmov	r0, s15
 8001062:	f7ff fa91 	bl	8000588 <__aeabi_f2d>
 8001066:	f04f 0200 	mov.w	r2, #0
 800106a:	4b12      	ldr	r3, [pc, #72]	; (80010b4 <read_sensor_values+0xfc>)
 800106c:	f7ff fc0e 	bl	800088c <__aeabi_ddiv>
 8001070:	4602      	mov	r2, r0
 8001072:	460b      	mov	r3, r1
 8001074:	4610      	mov	r0, r2
 8001076:	4619      	mov	r1, r3
 8001078:	f04f 0200 	mov.w	r2, #0
 800107c:	4b0f      	ldr	r3, [pc, #60]	; (80010bc <read_sensor_values+0x104>)
 800107e:	f7ff fadb 	bl	8000638 <__aeabi_dmul>
 8001082:	4602      	mov	r2, r0
 8001084:	460b      	mov	r3, r1
 8001086:	4610      	mov	r0, r2
 8001088:	4619      	mov	r1, r3
 800108a:	f04f 0200 	mov.w	r2, #0
 800108e:	4b0c      	ldr	r3, [pc, #48]	; (80010c0 <read_sensor_values+0x108>)
 8001090:	f7ff f91a 	bl	80002c8 <__aeabi_dsub>
 8001094:	4602      	mov	r2, r0
 8001096:	460b      	mov	r3, r1
 8001098:	4610      	mov	r0, r2
 800109a:	4619      	mov	r1, r3
 800109c:	f7ff fda4 	bl	8000be8 <__aeabi_d2f>
 80010a0:	4602      	mov	r2, r0
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	601a      	str	r2, [r3, #0]
}
 80010a6:	bf00      	nop
 80010a8:	3718      	adds	r7, #24
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	20000448 	.word	0x20000448
 80010b4:	41300000 	.word	0x41300000
 80010b8:	40590000 	.word	0x40590000
 80010bc:	40690000 	.word	0x40690000
 80010c0:	40490000 	.word	0x40490000

080010c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010c4:	b5b0      	push	{r4, r5, r7, lr}
 80010c6:	b09a      	sub	sp, #104	; 0x68
 80010c8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010ca:	f000 fe77 	bl	8001dbc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010ce:	f000 fa8d 	bl	80015ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010d2:	f000 fb7f 	bl	80017d4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80010d6:	f000 fb53 	bl	8001780 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80010da:	f000 faf9 	bl	80016d0 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80010de:	f000 fb25 	bl	800172c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */
  WE10_Init("ssk","colorful");
 80010e2:	4927      	ldr	r1, [pc, #156]	; (8001180 <main+0xbc>)
 80010e4:	4827      	ldr	r0, [pc, #156]	; (8001184 <main+0xc0>)
 80010e6:	f000 f85f 	bl	80011a8 <WE10_Init>
    MQTT_Init();
 80010ea:	f000 f97b 	bl	80013e4 <MQTT_Init>
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* definition and creation of myQueue01 */
  osMessageQDef(myQueue01, 16, uint16_t);
 80010ee:	4b26      	ldr	r3, [pc, #152]	; (8001188 <main+0xc4>)
 80010f0:	f107 0458 	add.w	r4, r7, #88	; 0x58
 80010f4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80010f6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  myQueue01Handle = osMessageCreate(osMessageQ(myQueue01), NULL);
 80010fa:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80010fe:	2100      	movs	r1, #0
 8001100:	4618      	mov	r0, r3
 8001102:	f003 fc10 	bl	8004926 <osMessageCreate>
 8001106:	4603      	mov	r3, r0
 8001108:	4a20      	ldr	r2, [pc, #128]	; (800118c <main+0xc8>)
 800110a:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800110c:	4b20      	ldr	r3, [pc, #128]	; (8001190 <main+0xcc>)
 800110e:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8001112:	461d      	mov	r5, r3
 8001114:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001116:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001118:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800111c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001120:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001124:	2100      	movs	r1, #0
 8001126:	4618      	mov	r0, r3
 8001128:	f003 fb9d 	bl	8004866 <osThreadCreate>
 800112c:	4603      	mov	r3, r0
 800112e:	4a19      	ldr	r2, [pc, #100]	; (8001194 <main+0xd0>)
 8001130:	6013      	str	r3, [r2, #0]

  /* definition and creation of recive_temp_tas */
  osThreadDef(recive_temp_tas, recive_temp, osPriorityIdle, 0, 128);
 8001132:	4b19      	ldr	r3, [pc, #100]	; (8001198 <main+0xd4>)
 8001134:	f107 0420 	add.w	r4, r7, #32
 8001138:	461d      	mov	r5, r3
 800113a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800113c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800113e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001142:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  recive_temp_tasHandle = osThreadCreate(osThread(recive_temp_tas), NULL);
 8001146:	f107 0320 	add.w	r3, r7, #32
 800114a:	2100      	movs	r1, #0
 800114c:	4618      	mov	r0, r3
 800114e:	f003 fb8a 	bl	8004866 <osThreadCreate>
 8001152:	4603      	mov	r3, r0
 8001154:	4a11      	ldr	r2, [pc, #68]	; (800119c <main+0xd8>)
 8001156:	6013      	str	r3, [r2, #0]

  /* definition and creation of send_temp2 */

  osThreadDef(send_temp2, send_temp, osPriorityIdle, 0, 128);
 8001158:	4b11      	ldr	r3, [pc, #68]	; (80011a0 <main+0xdc>)
 800115a:	1d3c      	adds	r4, r7, #4
 800115c:	461d      	mov	r5, r3
 800115e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001160:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001162:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001166:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  send_temp2Handle = osThreadCreate(osThread(send_temp2), NULL);
 800116a:	1d3b      	adds	r3, r7, #4
 800116c:	2100      	movs	r1, #0
 800116e:	4618      	mov	r0, r3
 8001170:	f003 fb79 	bl	8004866 <osThreadCreate>
 8001174:	4603      	mov	r3, r0
 8001176:	4a0b      	ldr	r2, [pc, #44]	; (80011a4 <main+0xe0>)
 8001178:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */
 // read_sensor_values(&temperature, &humidity);
  /* Start scheduler */
  osKernelStart();
 800117a:	f003 fb6d 	bl	8004858 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */

  /* USER CODE BEGIN WHILE */

  while (1)
 800117e:	e7fe      	b.n	800117e <main+0xba>
 8001180:	080091b8 	.word	0x080091b8
 8001184:	080091c4 	.word	0x080091c4
 8001188:	080091c8 	.word	0x080091c8
 800118c:	20000530 	.word	0x20000530
 8001190:	080091e4 	.word	0x080091e4
 8001194:	20000524 	.word	0x20000524
 8001198:	08009210 	.word	0x08009210
 800119c:	20000528 	.word	0x20000528
 80011a0:	08009238 	.word	0x08009238
 80011a4:	2000052c 	.word	0x2000052c

080011a8 <WE10_Init>:
    }
  }
}

void WE10_Init (char *SSID, char *PASSWD)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b0a4      	sub	sp, #144	; 0x90
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
 80011b0:	6039      	str	r1, [r7, #0]
void WE10_Init (char *SSID, char *PASSWD)
 80011b2:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80011b6:	60fb      	str	r3, [r7, #12]
	char buffer[128];
	/********* CMD+RESET **********/
	//memset(&buffer[0],0x00,strlen(buffer));
	sprintf (&buffer[0], "CMD+RESET\r\n");
 80011b8:	f107 0310 	add.w	r3, r7, #16
 80011bc:	4983      	ldr	r1, [pc, #524]	; (80013cc <WE10_Init+0x224>)
 80011be:	4618      	mov	r0, r3
 80011c0:	f005 fe92 	bl	8006ee8 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), 1000);
 80011c4:	f107 0310 	add.w	r3, r7, #16
 80011c8:	4618      	mov	r0, r3
 80011ca:	f7ff f871 	bl	80002b0 <strlen>
 80011ce:	4603      	mov	r3, r0
 80011d0:	b29a      	uxth	r2, r3
 80011d2:	f107 0110 	add.w	r1, r7, #16
 80011d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011da:	487d      	ldr	r0, [pc, #500]	; (80013d0 <WE10_Init+0x228>)
 80011dc:	f002 fec9 	bl	8003f72 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), 1000);
 80011e0:	f107 0310 	add.w	r3, r7, #16
 80011e4:	4618      	mov	r0, r3
 80011e6:	f7ff f863 	bl	80002b0 <strlen>
 80011ea:	4603      	mov	r3, r0
 80011ec:	b29a      	uxth	r2, r3
 80011ee:	f107 0110 	add.w	r1, r7, #16
 80011f2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80011f6:	4877      	ldr	r0, [pc, #476]	; (80013d4 <WE10_Init+0x22c>)
 80011f8:	f002 febb 	bl	8003f72 <HAL_UART_Transmit>

	HAL_UART_Receive(&huart1, (uint8_t*)buffer, strlen(buffer), 1000);
 80011fc:	f107 0310 	add.w	r3, r7, #16
 8001200:	4618      	mov	r0, r3
 8001202:	f7ff f855 	bl	80002b0 <strlen>
 8001206:	4603      	mov	r3, r0
 8001208:	b29a      	uxth	r2, r3
 800120a:	f107 0110 	add.w	r1, r7, #16
 800120e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001212:	486f      	ldr	r0, [pc, #444]	; (80013d0 <WE10_Init+0x228>)
 8001214:	f002 ff3f 	bl	8004096 <HAL_UART_Receive>
	HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), 1000);
 8001218:	f107 0310 	add.w	r3, r7, #16
 800121c:	4618      	mov	r0, r3
 800121e:	f7ff f847 	bl	80002b0 <strlen>
 8001222:	4603      	mov	r3, r0
 8001224:	b29a      	uxth	r2, r3
 8001226:	f107 0110 	add.w	r1, r7, #16
 800122a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800122e:	4869      	ldr	r0, [pc, #420]	; (80013d4 <WE10_Init+0x22c>)
 8001230:	f002 fe9f 	bl	8003f72 <HAL_UART_Transmit>


	/*********  CMD+WIFIMODE=1  **********/
	//memset(&buffer[0],0x00,strlen(buffer));
	sprintf (&buffer[0], "CMD+WIFIMODE=1\r\n");
 8001234:	f107 0310 	add.w	r3, r7, #16
 8001238:	4967      	ldr	r1, [pc, #412]	; (80013d8 <WE10_Init+0x230>)
 800123a:	4618      	mov	r0, r3
 800123c:	f005 fe54 	bl	8006ee8 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), 1000);
 8001240:	f107 0310 	add.w	r3, r7, #16
 8001244:	4618      	mov	r0, r3
 8001246:	f7ff f833 	bl	80002b0 <strlen>
 800124a:	4603      	mov	r3, r0
 800124c:	b29a      	uxth	r2, r3
 800124e:	f107 0110 	add.w	r1, r7, #16
 8001252:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001256:	485e      	ldr	r0, [pc, #376]	; (80013d0 <WE10_Init+0x228>)
 8001258:	f002 fe8b 	bl	8003f72 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), 1000);
 800125c:	f107 0310 	add.w	r3, r7, #16
 8001260:	4618      	mov	r0, r3
 8001262:	f7ff f825 	bl	80002b0 <strlen>
 8001266:	4603      	mov	r3, r0
 8001268:	b29a      	uxth	r2, r3
 800126a:	f107 0110 	add.w	r1, r7, #16
 800126e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001272:	4858      	ldr	r0, [pc, #352]	; (80013d4 <WE10_Init+0x22c>)
 8001274:	f002 fe7d 	bl	8003f72 <HAL_UART_Transmit>

	HAL_UART_Receive(&huart1, (uint8_t*)buffer, strlen(buffer), 1000);
 8001278:	f107 0310 	add.w	r3, r7, #16
 800127c:	4618      	mov	r0, r3
 800127e:	f7ff f817 	bl	80002b0 <strlen>
 8001282:	4603      	mov	r3, r0
 8001284:	b29a      	uxth	r2, r3
 8001286:	f107 0110 	add.w	r1, r7, #16
 800128a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800128e:	4850      	ldr	r0, [pc, #320]	; (80013d0 <WE10_Init+0x228>)
 8001290:	f002 ff01 	bl	8004096 <HAL_UART_Receive>
	HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), 1000);
 8001294:	f107 0310 	add.w	r3, r7, #16
 8001298:	4618      	mov	r0, r3
 800129a:	f7ff f809 	bl	80002b0 <strlen>
 800129e:	4603      	mov	r3, r0
 80012a0:	b29a      	uxth	r2, r3
 80012a2:	f107 0110 	add.w	r1, r7, #16
 80012a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012aa:	484a      	ldr	r0, [pc, #296]	; (80013d4 <WE10_Init+0x22c>)
 80012ac:	f002 fe61 	bl	8003f72 <HAL_UART_Transmit>


	/********* CMD+CONTOAP=SSID,PASSWD **********/
	//memset(&buffer[0],0x00,strlen(buffer));
	sprintf (&buffer[0], "CMD+CONTOAP=Realme 5.0GHz,12345678\r\n", SSID, PASSWD);
 80012b0:	f107 0010 	add.w	r0, r7, #16
 80012b4:	683b      	ldr	r3, [r7, #0]
 80012b6:	687a      	ldr	r2, [r7, #4]
 80012b8:	4948      	ldr	r1, [pc, #288]	; (80013dc <WE10_Init+0x234>)
 80012ba:	f005 fe15 	bl	8006ee8 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), 10000);
 80012be:	f107 0310 	add.w	r3, r7, #16
 80012c2:	4618      	mov	r0, r3
 80012c4:	f7fe fff4 	bl	80002b0 <strlen>
 80012c8:	4603      	mov	r3, r0
 80012ca:	b29a      	uxth	r2, r3
 80012cc:	f107 0110 	add.w	r1, r7, #16
 80012d0:	f242 7310 	movw	r3, #10000	; 0x2710
 80012d4:	483e      	ldr	r0, [pc, #248]	; (80013d0 <WE10_Init+0x228>)
 80012d6:	f002 fe4c 	bl	8003f72 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), 10000);
 80012da:	f107 0310 	add.w	r3, r7, #16
 80012de:	4618      	mov	r0, r3
 80012e0:	f7fe ffe6 	bl	80002b0 <strlen>
 80012e4:	4603      	mov	r3, r0
 80012e6:	b29a      	uxth	r2, r3
 80012e8:	f107 0110 	add.w	r1, r7, #16
 80012ec:	f242 7310 	movw	r3, #10000	; 0x2710
 80012f0:	4838      	ldr	r0, [pc, #224]	; (80013d4 <WE10_Init+0x22c>)
 80012f2:	f002 fe3e 	bl	8003f72 <HAL_UART_Transmit>
	//memset(&buffer[0],0x00,strlen(buffer));
	HAL_Delay(2000);
 80012f6:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80012fa:	f000 fdd1 	bl	8001ea0 <HAL_Delay>
	HAL_UART_Receive(&huart1, (uint8_t*)buffer, strlen(buffer), 10000);
 80012fe:	f107 0310 	add.w	r3, r7, #16
 8001302:	4618      	mov	r0, r3
 8001304:	f7fe ffd4 	bl	80002b0 <strlen>
 8001308:	4603      	mov	r3, r0
 800130a:	b29a      	uxth	r2, r3
 800130c:	f107 0110 	add.w	r1, r7, #16
 8001310:	f242 7310 	movw	r3, #10000	; 0x2710
 8001314:	482e      	ldr	r0, [pc, #184]	; (80013d0 <WE10_Init+0x228>)
 8001316:	f002 febe 	bl	8004096 <HAL_UART_Receive>
	HAL_Delay(500);
 800131a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800131e:	f000 fdbf 	bl	8001ea0 <HAL_Delay>
	HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), 10000);
 8001322:	f107 0310 	add.w	r3, r7, #16
 8001326:	4618      	mov	r0, r3
 8001328:	f7fe ffc2 	bl	80002b0 <strlen>
 800132c:	4603      	mov	r3, r0
 800132e:	b29a      	uxth	r2, r3
 8001330:	f107 0110 	add.w	r1, r7, #16
 8001334:	f242 7310 	movw	r3, #10000	; 0x2710
 8001338:	4826      	ldr	r0, [pc, #152]	; (80013d4 <WE10_Init+0x22c>)
 800133a:	f002 fe1a 	bl	8003f72 <HAL_UART_Transmit>

	/********* CMD?WIFI**********/
	//memset(&buffer[0],0x00,strlen(buffer));
	sprintf (&buffer[0], "CMD?WIFI\r\n");
 800133e:	f107 0310 	add.w	r3, r7, #16
 8001342:	4927      	ldr	r1, [pc, #156]	; (80013e0 <WE10_Init+0x238>)
 8001344:	4618      	mov	r0, r3
 8001346:	f005 fdcf 	bl	8006ee8 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), 10000);
 800134a:	f107 0310 	add.w	r3, r7, #16
 800134e:	4618      	mov	r0, r3
 8001350:	f7fe ffae 	bl	80002b0 <strlen>
 8001354:	4603      	mov	r3, r0
 8001356:	b29a      	uxth	r2, r3
 8001358:	f107 0110 	add.w	r1, r7, #16
 800135c:	f242 7310 	movw	r3, #10000	; 0x2710
 8001360:	481b      	ldr	r0, [pc, #108]	; (80013d0 <WE10_Init+0x228>)
 8001362:	f002 fe06 	bl	8003f72 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), 10000);
 8001366:	f107 0310 	add.w	r3, r7, #16
 800136a:	4618      	mov	r0, r3
 800136c:	f7fe ffa0 	bl	80002b0 <strlen>
 8001370:	4603      	mov	r3, r0
 8001372:	b29a      	uxth	r2, r3
 8001374:	f107 0110 	add.w	r1, r7, #16
 8001378:	f242 7310 	movw	r3, #10000	; 0x2710
 800137c:	4815      	ldr	r0, [pc, #84]	; (80013d4 <WE10_Init+0x22c>)
 800137e:	f002 fdf8 	bl	8003f72 <HAL_UART_Transmit>
//	memset(&buffer[0],0x00,strlen(buffer));
//	HAL_Delay(500);
	HAL_UART_Receive(&huart1, (uint8_t*)buffer, strlen(buffer), 10000);
 8001382:	f107 0310 	add.w	r3, r7, #16
 8001386:	4618      	mov	r0, r3
 8001388:	f7fe ff92 	bl	80002b0 <strlen>
 800138c:	4603      	mov	r3, r0
 800138e:	b29a      	uxth	r2, r3
 8001390:	f107 0110 	add.w	r1, r7, #16
 8001394:	f242 7310 	movw	r3, #10000	; 0x2710
 8001398:	480d      	ldr	r0, [pc, #52]	; (80013d0 <WE10_Init+0x228>)
 800139a:	f002 fe7c 	bl	8004096 <HAL_UART_Receive>
	HAL_Delay(500);
 800139e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80013a2:	f000 fd7d 	bl	8001ea0 <HAL_Delay>
	HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), 10000);
 80013a6:	f107 0310 	add.w	r3, r7, #16
 80013aa:	4618      	mov	r0, r3
 80013ac:	f7fe ff80 	bl	80002b0 <strlen>
 80013b0:	4603      	mov	r3, r0
 80013b2:	b29a      	uxth	r2, r3
 80013b4:	f107 0110 	add.w	r1, r7, #16
 80013b8:	f242 7310 	movw	r3, #10000	; 0x2710
 80013bc:	4805      	ldr	r0, [pc, #20]	; (80013d4 <WE10_Init+0x22c>)
 80013be:	f002 fdd8 	bl	8003f72 <HAL_UART_Transmit>
		    HAL_UART_Transmit_IT(&huart1, (uint8_t*)ledCommand, strlen(ledCommand));


		}
		}
}
 80013c2:	bf00      	nop
 80013c4:	3790      	adds	r7, #144	; 0x90
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	08009254 	.word	0x08009254
 80013d0:	2000049c 	.word	0x2000049c
 80013d4:	200004e0 	.word	0x200004e0
 80013d8:	08009260 	.word	0x08009260
 80013dc:	08009274 	.word	0x08009274
 80013e0:	0800929c 	.word	0x0800929c

080013e4 <MQTT_Init>:

void MQTT_Init()
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b0a0      	sub	sp, #128	; 0x80
 80013e8:	af00      	add	r7, sp, #0
	char buffer[128];


	/*********CMD+MQTTNETCFG **********/
	//memset(&buffer[0],0x00,strlen(buffer));
	sprintf (&buffer[0], "CMD+MQTTNETCFG=dev.rightech.io,1883\r\n");
 80013ea:	463b      	mov	r3, r7
 80013ec:	4975      	ldr	r1, [pc, #468]	; (80015c4 <MQTT_Init+0x1e0>)
 80013ee:	4618      	mov	r0, r3
 80013f0:	f005 fd7a 	bl	8006ee8 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), 10000);
 80013f4:	463b      	mov	r3, r7
 80013f6:	4618      	mov	r0, r3
 80013f8:	f7fe ff5a 	bl	80002b0 <strlen>
 80013fc:	4603      	mov	r3, r0
 80013fe:	b29a      	uxth	r2, r3
 8001400:	4639      	mov	r1, r7
 8001402:	f242 7310 	movw	r3, #10000	; 0x2710
 8001406:	4870      	ldr	r0, [pc, #448]	; (80015c8 <MQTT_Init+0x1e4>)
 8001408:	f002 fdb3 	bl	8003f72 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), 10000);
 800140c:	463b      	mov	r3, r7
 800140e:	4618      	mov	r0, r3
 8001410:	f7fe ff4e 	bl	80002b0 <strlen>
 8001414:	4603      	mov	r3, r0
 8001416:	b29a      	uxth	r2, r3
 8001418:	4639      	mov	r1, r7
 800141a:	f242 7310 	movw	r3, #10000	; 0x2710
 800141e:	486b      	ldr	r0, [pc, #428]	; (80015cc <MQTT_Init+0x1e8>)
 8001420:	f002 fda7 	bl	8003f72 <HAL_UART_Transmit>
	//memset(&buffer[0],0x00,strlen(buffer));
	//HAL_Delay(500);
	HAL_UART_Receive(&huart1, (uint8_t*)buffer, strlen(buffer), 10000);
 8001424:	463b      	mov	r3, r7
 8001426:	4618      	mov	r0, r3
 8001428:	f7fe ff42 	bl	80002b0 <strlen>
 800142c:	4603      	mov	r3, r0
 800142e:	b29a      	uxth	r2, r3
 8001430:	4639      	mov	r1, r7
 8001432:	f242 7310 	movw	r3, #10000	; 0x2710
 8001436:	4864      	ldr	r0, [pc, #400]	; (80015c8 <MQTT_Init+0x1e4>)
 8001438:	f002 fe2d 	bl	8004096 <HAL_UART_Receive>
	HAL_Delay(500);
 800143c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001440:	f000 fd2e 	bl	8001ea0 <HAL_Delay>
	HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), 10000);
 8001444:	463b      	mov	r3, r7
 8001446:	4618      	mov	r0, r3
 8001448:	f7fe ff32 	bl	80002b0 <strlen>
 800144c:	4603      	mov	r3, r0
 800144e:	b29a      	uxth	r2, r3
 8001450:	4639      	mov	r1, r7
 8001452:	f242 7310 	movw	r3, #10000	; 0x2710
 8001456:	485d      	ldr	r0, [pc, #372]	; (80015cc <MQTT_Init+0x1e8>)
 8001458:	f002 fd8b 	bl	8003f72 <HAL_UART_Transmit>


	/*********CMD+MQTTCONCFG---->LED **********/
	//memset(&buffer[0],0x00,strlen(buffer));
	sprintf (&buffer[0], "CMD+MQTTCONCFG=3,mqtt-elmanjunath04-8gnaz2,,,,,,,,,\r\n");
 800145c:	463b      	mov	r3, r7
 800145e:	495c      	ldr	r1, [pc, #368]	; (80015d0 <MQTT_Init+0x1ec>)
 8001460:	4618      	mov	r0, r3
 8001462:	f005 fd41 	bl	8006ee8 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), 1000);
 8001466:	463b      	mov	r3, r7
 8001468:	4618      	mov	r0, r3
 800146a:	f7fe ff21 	bl	80002b0 <strlen>
 800146e:	4603      	mov	r3, r0
 8001470:	b29a      	uxth	r2, r3
 8001472:	4639      	mov	r1, r7
 8001474:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001478:	4853      	ldr	r0, [pc, #332]	; (80015c8 <MQTT_Init+0x1e4>)
 800147a:	f002 fd7a 	bl	8003f72 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), 1000);
 800147e:	463b      	mov	r3, r7
 8001480:	4618      	mov	r0, r3
 8001482:	f7fe ff15 	bl	80002b0 <strlen>
 8001486:	4603      	mov	r3, r0
 8001488:	b29a      	uxth	r2, r3
 800148a:	4639      	mov	r1, r7
 800148c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001490:	484e      	ldr	r0, [pc, #312]	; (80015cc <MQTT_Init+0x1e8>)
 8001492:	f002 fd6e 	bl	8003f72 <HAL_UART_Transmit>
	//memset(&buffer[0],0x00,strlen(buffer));
	//HAL_Delay(500);
	HAL_UART_Receive(&huart1, (uint8_t*)buffer, strlen(buffer), 1000);
 8001496:	463b      	mov	r3, r7
 8001498:	4618      	mov	r0, r3
 800149a:	f7fe ff09 	bl	80002b0 <strlen>
 800149e:	4603      	mov	r3, r0
 80014a0:	b29a      	uxth	r2, r3
 80014a2:	4639      	mov	r1, r7
 80014a4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014a8:	4847      	ldr	r0, [pc, #284]	; (80015c8 <MQTT_Init+0x1e4>)
 80014aa:	f002 fdf4 	bl	8004096 <HAL_UART_Receive>
	HAL_Delay(500);
 80014ae:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80014b2:	f000 fcf5 	bl	8001ea0 <HAL_Delay>
	HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), 1000);
 80014b6:	463b      	mov	r3, r7
 80014b8:	4618      	mov	r0, r3
 80014ba:	f7fe fef9 	bl	80002b0 <strlen>
 80014be:	4603      	mov	r3, r0
 80014c0:	b29a      	uxth	r2, r3
 80014c2:	4639      	mov	r1, r7
 80014c4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014c8:	4840      	ldr	r0, [pc, #256]	; (80015cc <MQTT_Init+0x1e8>)
 80014ca:	f002 fd52 	bl	8003f72 <HAL_UART_Transmit>



	/*********CMD+MQTTSTART **********/
	//memset(&buffer[0],0x00,strlen(buffer));
	sprintf (&buffer[0], "CMD+MQTTSTART=1\r\n");
 80014ce:	463b      	mov	r3, r7
 80014d0:	4940      	ldr	r1, [pc, #256]	; (80015d4 <MQTT_Init+0x1f0>)
 80014d2:	4618      	mov	r0, r3
 80014d4:	f005 fd08 	bl	8006ee8 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), 1000);
 80014d8:	463b      	mov	r3, r7
 80014da:	4618      	mov	r0, r3
 80014dc:	f7fe fee8 	bl	80002b0 <strlen>
 80014e0:	4603      	mov	r3, r0
 80014e2:	b29a      	uxth	r2, r3
 80014e4:	4639      	mov	r1, r7
 80014e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014ea:	4837      	ldr	r0, [pc, #220]	; (80015c8 <MQTT_Init+0x1e4>)
 80014ec:	f002 fd41 	bl	8003f72 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), 1000);
 80014f0:	463b      	mov	r3, r7
 80014f2:	4618      	mov	r0, r3
 80014f4:	f7fe fedc 	bl	80002b0 <strlen>
 80014f8:	4603      	mov	r3, r0
 80014fa:	b29a      	uxth	r2, r3
 80014fc:	4639      	mov	r1, r7
 80014fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001502:	4832      	ldr	r0, [pc, #200]	; (80015cc <MQTT_Init+0x1e8>)
 8001504:	f002 fd35 	bl	8003f72 <HAL_UART_Transmit>
//	memset(&buffer[0],0x00,strlen(buffer));
	HAL_Delay(5000);
 8001508:	f241 3088 	movw	r0, #5000	; 0x1388
 800150c:	f000 fcc8 	bl	8001ea0 <HAL_Delay>
	HAL_UART_Receive(&huart1, (uint8_t*)buffer, strlen(buffer), 1000);
 8001510:	463b      	mov	r3, r7
 8001512:	4618      	mov	r0, r3
 8001514:	f7fe fecc 	bl	80002b0 <strlen>
 8001518:	4603      	mov	r3, r0
 800151a:	b29a      	uxth	r2, r3
 800151c:	4639      	mov	r1, r7
 800151e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001522:	4829      	ldr	r0, [pc, #164]	; (80015c8 <MQTT_Init+0x1e4>)
 8001524:	f002 fdb7 	bl	8004096 <HAL_UART_Receive>
	HAL_Delay(500);
 8001528:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800152c:	f000 fcb8 	bl	8001ea0 <HAL_Delay>
	HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), 1000);
 8001530:	463b      	mov	r3, r7
 8001532:	4618      	mov	r0, r3
 8001534:	f7fe febc 	bl	80002b0 <strlen>
 8001538:	4603      	mov	r3, r0
 800153a:	b29a      	uxth	r2, r3
 800153c:	4639      	mov	r1, r7
 800153e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001542:	4822      	ldr	r0, [pc, #136]	; (80015cc <MQTT_Init+0x1e8>)
 8001544:	f002 fd15 	bl	8003f72 <HAL_UART_Transmit>

	/*********CMD+MQTTSUB *********/
	//memset(&buffer[0],0x00,strlen(buffer));
	sprintf (&buffer[0], "CMD+MQTTSUB=base/relay/led1\r\n");
 8001548:	463b      	mov	r3, r7
 800154a:	4923      	ldr	r1, [pc, #140]	; (80015d8 <MQTT_Init+0x1f4>)
 800154c:	4618      	mov	r0, r3
 800154e:	f005 fccb 	bl	8006ee8 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), 1000);
 8001552:	463b      	mov	r3, r7
 8001554:	4618      	mov	r0, r3
 8001556:	f7fe feab 	bl	80002b0 <strlen>
 800155a:	4603      	mov	r3, r0
 800155c:	b29a      	uxth	r2, r3
 800155e:	4639      	mov	r1, r7
 8001560:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001564:	4818      	ldr	r0, [pc, #96]	; (80015c8 <MQTT_Init+0x1e4>)
 8001566:	f002 fd04 	bl	8003f72 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), 1000);
 800156a:	463b      	mov	r3, r7
 800156c:	4618      	mov	r0, r3
 800156e:	f7fe fe9f 	bl	80002b0 <strlen>
 8001572:	4603      	mov	r3, r0
 8001574:	b29a      	uxth	r2, r3
 8001576:	4639      	mov	r1, r7
 8001578:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800157c:	4813      	ldr	r0, [pc, #76]	; (80015cc <MQTT_Init+0x1e8>)
 800157e:	f002 fcf8 	bl	8003f72 <HAL_UART_Transmit>
	HAL_Delay(500);
 8001582:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001586:	f000 fc8b 	bl	8001ea0 <HAL_Delay>
	HAL_UART_Receive(&huart1, (uint8_t*)buffer, strlen(buffer), 1000);
 800158a:	463b      	mov	r3, r7
 800158c:	4618      	mov	r0, r3
 800158e:	f7fe fe8f 	bl	80002b0 <strlen>
 8001592:	4603      	mov	r3, r0
 8001594:	b29a      	uxth	r2, r3
 8001596:	4639      	mov	r1, r7
 8001598:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800159c:	480a      	ldr	r0, [pc, #40]	; (80015c8 <MQTT_Init+0x1e4>)
 800159e:	f002 fd7a 	bl	8004096 <HAL_UART_Receive>
	HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), 1000);
 80015a2:	463b      	mov	r3, r7
 80015a4:	4618      	mov	r0, r3
 80015a6:	f7fe fe83 	bl	80002b0 <strlen>
 80015aa:	4603      	mov	r3, r0
 80015ac:	b29a      	uxth	r2, r3
 80015ae:	4639      	mov	r1, r7
 80015b0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015b4:	4805      	ldr	r0, [pc, #20]	; (80015cc <MQTT_Init+0x1e8>)
 80015b6:	f002 fcdc 	bl	8003f72 <HAL_UART_Transmit>

}
 80015ba:	bf00      	nop
 80015bc:	3780      	adds	r7, #128	; 0x80
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	080092a8 	.word	0x080092a8
 80015c8:	2000049c 	.word	0x2000049c
 80015cc:	200004e0 	.word	0x200004e0
 80015d0:	080092d0 	.word	0x080092d0
 80015d4:	08009308 	.word	0x08009308
 80015d8:	0800931c 	.word	0x0800931c

080015dc <Error_Handler.0>:
void SystemClock_Config(void)
{
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  void Error_Handler(void)
  {
 80015dc:	b480      	push	{r7}
 80015de:	b083      	sub	sp, #12
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	f8c7 c004 	str.w	ip, [r7, #4]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015e6:	b672      	cpsid	i
}
 80015e8:	bf00      	nop
    /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1)
 80015ea:	e7fe      	b.n	80015ea <Error_Handler.0+0xe>

080015ec <SystemClock_Config>:
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b096      	sub	sp, #88	; 0x58
 80015f0:	af00      	add	r7, sp, #0
void SystemClock_Config(void)
 80015f2:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80015f6:	60fb      	str	r3, [r7, #12]
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015fc:	2234      	movs	r2, #52	; 0x34
 80015fe:	2100      	movs	r1, #0
 8001600:	4618      	mov	r0, r3
 8001602:	f005 fcd4 	bl	8006fae <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001606:	f107 0310 	add.w	r3, r7, #16
 800160a:	2200      	movs	r2, #0
 800160c:	601a      	str	r2, [r3, #0]
 800160e:	605a      	str	r2, [r3, #4]
 8001610:	609a      	str	r2, [r3, #8]
 8001612:	60da      	str	r2, [r3, #12]
 8001614:	611a      	str	r2, [r3, #16]
    }
    /* USER CODE END Error_Handler_Debug */
  }
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001616:	2300      	movs	r3, #0
 8001618:	60bb      	str	r3, [r7, #8]
 800161a:	4b2b      	ldr	r3, [pc, #172]	; (80016c8 <SystemClock_Config+0xdc>)
 800161c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800161e:	4a2a      	ldr	r2, [pc, #168]	; (80016c8 <SystemClock_Config+0xdc>)
 8001620:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001624:	6413      	str	r3, [r2, #64]	; 0x40
 8001626:	4b28      	ldr	r3, [pc, #160]	; (80016c8 <SystemClock_Config+0xdc>)
 8001628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800162a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800162e:	60bb      	str	r3, [r7, #8]
 8001630:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001632:	2300      	movs	r3, #0
 8001634:	607b      	str	r3, [r7, #4]
 8001636:	4b25      	ldr	r3, [pc, #148]	; (80016cc <SystemClock_Config+0xe0>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	4a24      	ldr	r2, [pc, #144]	; (80016cc <SystemClock_Config+0xe0>)
 800163c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001640:	6013      	str	r3, [r2, #0]
 8001642:	4b22      	ldr	r3, [pc, #136]	; (80016cc <SystemClock_Config+0xe0>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800164a:	607b      	str	r3, [r7, #4]
 800164c:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800164e:	2302      	movs	r3, #2
 8001650:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001652:	2301      	movs	r3, #1
 8001654:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001656:	2310      	movs	r3, #16
 8001658:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800165a:	2302      	movs	r3, #2
 800165c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800165e:	2300      	movs	r3, #0
 8001660:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001662:	2310      	movs	r3, #16
 8001664:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001666:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800166a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800166c:	2304      	movs	r3, #4
 800166e:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001670:	2304      	movs	r3, #4
 8001672:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001674:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001678:	4618      	mov	r0, r3
 800167a:	f002 f98f 	bl	800399c <HAL_RCC_OscConfig>
 800167e:	4603      	mov	r3, r0
 8001680:	2b00      	cmp	r3, #0
 8001682:	d004      	beq.n	800168e <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8001684:	f107 030c 	add.w	r3, r7, #12
 8001688:	469c      	mov	ip, r3
 800168a:	f7ff ffa7 	bl	80015dc <Error_Handler.0>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800168e:	230f      	movs	r3, #15
 8001690:	613b      	str	r3, [r7, #16]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001692:	2302      	movs	r3, #2
 8001694:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001696:	2300      	movs	r3, #0
 8001698:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800169a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800169e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016a0:	2300      	movs	r3, #0
 80016a2:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80016a4:	f107 0310 	add.w	r3, r7, #16
 80016a8:	2102      	movs	r1, #2
 80016aa:	4618      	mov	r0, r3
 80016ac:	f001 fe2c 	bl	8003308 <HAL_RCC_ClockConfig>
 80016b0:	4603      	mov	r3, r0
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d004      	beq.n	80016c0 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80016b6:	f107 030c 	add.w	r3, r7, #12
 80016ba:	469c      	mov	ip, r3
 80016bc:	f7ff ff8e 	bl	80015dc <Error_Handler.0>
  }
}
 80016c0:	bf00      	nop
 80016c2:	3758      	adds	r7, #88	; 0x58
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bd80      	pop	{r7, pc}
 80016c8:	40023800 	.word	0x40023800
 80016cc:	40007000 	.word	0x40007000

080016d0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80016d4:	4b12      	ldr	r3, [pc, #72]	; (8001720 <MX_I2C1_Init+0x50>)
 80016d6:	4a13      	ldr	r2, [pc, #76]	; (8001724 <MX_I2C1_Init+0x54>)
 80016d8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80016da:	4b11      	ldr	r3, [pc, #68]	; (8001720 <MX_I2C1_Init+0x50>)
 80016dc:	4a12      	ldr	r2, [pc, #72]	; (8001728 <MX_I2C1_Init+0x58>)
 80016de:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80016e0:	4b0f      	ldr	r3, [pc, #60]	; (8001720 <MX_I2C1_Init+0x50>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80016e6:	4b0e      	ldr	r3, [pc, #56]	; (8001720 <MX_I2C1_Init+0x50>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016ec:	4b0c      	ldr	r3, [pc, #48]	; (8001720 <MX_I2C1_Init+0x50>)
 80016ee:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80016f2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016f4:	4b0a      	ldr	r3, [pc, #40]	; (8001720 <MX_I2C1_Init+0x50>)
 80016f6:	2200      	movs	r2, #0
 80016f8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80016fa:	4b09      	ldr	r3, [pc, #36]	; (8001720 <MX_I2C1_Init+0x50>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001700:	4b07      	ldr	r3, [pc, #28]	; (8001720 <MX_I2C1_Init+0x50>)
 8001702:	2200      	movs	r2, #0
 8001704:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001706:	4b06      	ldr	r3, [pc, #24]	; (8001720 <MX_I2C1_Init+0x50>)
 8001708:	2200      	movs	r2, #0
 800170a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800170c:	4804      	ldr	r0, [pc, #16]	; (8001720 <MX_I2C1_Init+0x50>)
 800170e:	f000 fe65 	bl	80023dc <HAL_I2C_Init>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	d001      	beq.n	800171c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001718:	f000 f936 	bl	8001988 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800171c:	bf00      	nop
 800171e:	bd80      	pop	{r7, pc}
 8001720:	20000448 	.word	0x20000448
 8001724:	40005400 	.word	0x40005400
 8001728:	000186a0 	.word	0x000186a0

0800172c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001730:	4b11      	ldr	r3, [pc, #68]	; (8001778 <MX_USART1_UART_Init+0x4c>)
 8001732:	4a12      	ldr	r2, [pc, #72]	; (800177c <MX_USART1_UART_Init+0x50>)
 8001734:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 8001736:	4b10      	ldr	r3, [pc, #64]	; (8001778 <MX_USART1_UART_Init+0x4c>)
 8001738:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 800173c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800173e:	4b0e      	ldr	r3, [pc, #56]	; (8001778 <MX_USART1_UART_Init+0x4c>)
 8001740:	2200      	movs	r2, #0
 8001742:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001744:	4b0c      	ldr	r3, [pc, #48]	; (8001778 <MX_USART1_UART_Init+0x4c>)
 8001746:	2200      	movs	r2, #0
 8001748:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800174a:	4b0b      	ldr	r3, [pc, #44]	; (8001778 <MX_USART1_UART_Init+0x4c>)
 800174c:	2200      	movs	r2, #0
 800174e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001750:	4b09      	ldr	r3, [pc, #36]	; (8001778 <MX_USART1_UART_Init+0x4c>)
 8001752:	220c      	movs	r2, #12
 8001754:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001756:	4b08      	ldr	r3, [pc, #32]	; (8001778 <MX_USART1_UART_Init+0x4c>)
 8001758:	2200      	movs	r2, #0
 800175a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800175c:	4b06      	ldr	r3, [pc, #24]	; (8001778 <MX_USART1_UART_Init+0x4c>)
 800175e:	2200      	movs	r2, #0
 8001760:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001762:	4805      	ldr	r0, [pc, #20]	; (8001778 <MX_USART1_UART_Init+0x4c>)
 8001764:	f002 fbb8 	bl	8003ed8 <HAL_UART_Init>
 8001768:	4603      	mov	r3, r0
 800176a:	2b00      	cmp	r3, #0
 800176c:	d001      	beq.n	8001772 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800176e:	f000 f90b 	bl	8001988 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001772:	bf00      	nop
 8001774:	bd80      	pop	{r7, pc}
 8001776:	bf00      	nop
 8001778:	2000049c 	.word	0x2000049c
 800177c:	40011000 	.word	0x40011000

08001780 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001784:	4b11      	ldr	r3, [pc, #68]	; (80017cc <MX_USART2_UART_Init+0x4c>)
 8001786:	4a12      	ldr	r2, [pc, #72]	; (80017d0 <MX_USART2_UART_Init+0x50>)
 8001788:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 800178a:	4b10      	ldr	r3, [pc, #64]	; (80017cc <MX_USART2_UART_Init+0x4c>)
 800178c:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8001790:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001792:	4b0e      	ldr	r3, [pc, #56]	; (80017cc <MX_USART2_UART_Init+0x4c>)
 8001794:	2200      	movs	r2, #0
 8001796:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001798:	4b0c      	ldr	r3, [pc, #48]	; (80017cc <MX_USART2_UART_Init+0x4c>)
 800179a:	2200      	movs	r2, #0
 800179c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800179e:	4b0b      	ldr	r3, [pc, #44]	; (80017cc <MX_USART2_UART_Init+0x4c>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80017a4:	4b09      	ldr	r3, [pc, #36]	; (80017cc <MX_USART2_UART_Init+0x4c>)
 80017a6:	220c      	movs	r2, #12
 80017a8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017aa:	4b08      	ldr	r3, [pc, #32]	; (80017cc <MX_USART2_UART_Init+0x4c>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80017b0:	4b06      	ldr	r3, [pc, #24]	; (80017cc <MX_USART2_UART_Init+0x4c>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80017b6:	4805      	ldr	r0, [pc, #20]	; (80017cc <MX_USART2_UART_Init+0x4c>)
 80017b8:	f002 fb8e 	bl	8003ed8 <HAL_UART_Init>
 80017bc:	4603      	mov	r3, r0
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d001      	beq.n	80017c6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80017c2:	f000 f8e1 	bl	8001988 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80017c6:	bf00      	nop
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	200004e0 	.word	0x200004e0
 80017d0:	40004400 	.word	0x40004400

080017d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017d4:	b480      	push	{r7}
 80017d6:	b083      	sub	sp, #12
 80017d8:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017da:	2300      	movs	r3, #0
 80017dc:	607b      	str	r3, [r7, #4]
 80017de:	4b10      	ldr	r3, [pc, #64]	; (8001820 <MX_GPIO_Init+0x4c>)
 80017e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017e2:	4a0f      	ldr	r2, [pc, #60]	; (8001820 <MX_GPIO_Init+0x4c>)
 80017e4:	f043 0301 	orr.w	r3, r3, #1
 80017e8:	6313      	str	r3, [r2, #48]	; 0x30
 80017ea:	4b0d      	ldr	r3, [pc, #52]	; (8001820 <MX_GPIO_Init+0x4c>)
 80017ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ee:	f003 0301 	and.w	r3, r3, #1
 80017f2:	607b      	str	r3, [r7, #4]
 80017f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017f6:	2300      	movs	r3, #0
 80017f8:	603b      	str	r3, [r7, #0]
 80017fa:	4b09      	ldr	r3, [pc, #36]	; (8001820 <MX_GPIO_Init+0x4c>)
 80017fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017fe:	4a08      	ldr	r2, [pc, #32]	; (8001820 <MX_GPIO_Init+0x4c>)
 8001800:	f043 0302 	orr.w	r3, r3, #2
 8001804:	6313      	str	r3, [r2, #48]	; 0x30
 8001806:	4b06      	ldr	r3, [pc, #24]	; (8001820 <MX_GPIO_Init+0x4c>)
 8001808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800180a:	f003 0302 	and.w	r3, r3, #2
 800180e:	603b      	str	r3, [r7, #0]
 8001810:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001812:	bf00      	nop
 8001814:	370c      	adds	r7, #12
 8001816:	46bd      	mov	sp, r7
 8001818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181c:	4770      	bx	lr
 800181e:	bf00      	nop
 8001820:	40023800 	.word	0x40023800

08001824 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void  * argument)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b082      	sub	sp, #8
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800182c:	2001      	movs	r0, #1
 800182e:	f003 f866 	bl	80048fe <osDelay>
 8001832:	e7fb      	b.n	800182c <StartDefaultTask+0x8>

08001834 <recive_temp>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_recive_temp */
void recive_temp(void * argument)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b09c      	sub	sp, #112	; 0x70
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  /* Infinite loop */

	for(;;)
	  {

	    if (xQueueReceive(myQueue01Handle, &temperature, portMAX_DELAY) == pdTRUE)
 800183c:	4b22      	ldr	r3, [pc, #136]	; (80018c8 <recive_temp+0x94>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001844:	4921      	ldr	r1, [pc, #132]	; (80018cc <recive_temp+0x98>)
 8001846:	4618      	mov	r0, r3
 8001848:	f003 fa84 	bl	8004d54 <xQueueReceive>
 800184c:	4603      	mov	r3, r0
 800184e:	2b01      	cmp	r3, #1
 8001850:	d1f4      	bne.n	800183c <recive_temp+0x8>
	    {
while(1)
{
	      char buffer[100];

	      sprintf(buffer, "temperature=%.2f\r\n", temperature);
 8001852:	4b1e      	ldr	r3, [pc, #120]	; (80018cc <recive_temp+0x98>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	4618      	mov	r0, r3
 8001858:	f7fe fe96 	bl	8000588 <__aeabi_f2d>
 800185c:	4602      	mov	r2, r0
 800185e:	460b      	mov	r3, r1
 8001860:	f107 000c 	add.w	r0, r7, #12
 8001864:	491a      	ldr	r1, [pc, #104]	; (80018d0 <recive_temp+0x9c>)
 8001866:	f005 fb3f 	bl	8006ee8 <siprintf>
	      HAL_UART_Transmit_IT(&huart2, (uint8_t*)buffer, strlen(buffer));
 800186a:	f107 030c 	add.w	r3, r7, #12
 800186e:	4618      	mov	r0, r3
 8001870:	f7fe fd1e 	bl	80002b0 <strlen>
 8001874:	4603      	mov	r3, r0
 8001876:	b29a      	uxth	r2, r3
 8001878:	f107 030c 	add.w	r3, r7, #12
 800187c:	4619      	mov	r1, r3
 800187e:	4815      	ldr	r0, [pc, #84]	; (80018d4 <recive_temp+0xa0>)
 8001880:	f002 fcab 	bl	80041da <HAL_UART_Transmit_IT>
	      HAL_Delay(10000);
 8001884:	f242 7010 	movw	r0, #10000	; 0x2710
 8001888:	f000 fb0a 	bl	8001ea0 <HAL_Delay>


	      /*********CMD+MQTTPUB ********/
	      		sprintf (&buffer[0], "CMD+MQTTPUB=base/state/temperature,%.2f\r\n",temperature);
 800188c:	4b0f      	ldr	r3, [pc, #60]	; (80018cc <recive_temp+0x98>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4618      	mov	r0, r3
 8001892:	f7fe fe79 	bl	8000588 <__aeabi_f2d>
 8001896:	4602      	mov	r2, r0
 8001898:	460b      	mov	r3, r1
 800189a:	f107 000c 	add.w	r0, r7, #12
 800189e:	490e      	ldr	r1, [pc, #56]	; (80018d8 <recive_temp+0xa4>)
 80018a0:	f005 fb22 	bl	8006ee8 <siprintf>
	      		HAL_UART_Transmit_IT(&huart1, (uint8_t*)buffer, strlen(buffer));
 80018a4:	f107 030c 	add.w	r3, r7, #12
 80018a8:	4618      	mov	r0, r3
 80018aa:	f7fe fd01 	bl	80002b0 <strlen>
 80018ae:	4603      	mov	r3, r0
 80018b0:	b29a      	uxth	r2, r3
 80018b2:	f107 030c 	add.w	r3, r7, #12
 80018b6:	4619      	mov	r1, r3
 80018b8:	4808      	ldr	r0, [pc, #32]	; (80018dc <recive_temp+0xa8>)
 80018ba:	f002 fc8e 	bl	80041da <HAL_UART_Transmit_IT>
	      		HAL_Delay(10000);
 80018be:	f242 7010 	movw	r0, #10000	; 0x2710
 80018c2:	f000 faed 	bl	8001ea0 <HAL_Delay>
{
 80018c6:	e7c4      	b.n	8001852 <recive_temp+0x1e>
 80018c8:	20000530 	.word	0x20000530
 80018cc:	20000534 	.word	0x20000534
 80018d0:	0800933c 	.word	0x0800933c
 80018d4:	200004e0 	.word	0x200004e0
 80018d8:	08009350 	.word	0x08009350
 80018dc:	2000049c 	.word	0x2000049c

080018e0 <send_temp>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_send_temp */
void send_temp(void * argument)
{
 80018e0:	b5b0      	push	{r4, r5, r7, lr}
 80018e2:	b09e      	sub	sp, #120	; 0x78
 80018e4:	af02      	add	r7, sp, #8
 80018e6:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  for (;;)
  {
    read_sensor_values(&temperature, &humidity);
 80018e8:	4923      	ldr	r1, [pc, #140]	; (8001978 <send_temp+0x98>)
 80018ea:	4824      	ldr	r0, [pc, #144]	; (800197c <send_temp+0x9c>)
 80018ec:	f7ff fb64 	bl	8000fb8 <read_sensor_values>

while(1)
{

    char buffer[100];
    sprintf(buffer, "Temperature: %.2f°C, Humidity: %.2f%%\r\n", temperature, humidity);
 80018f0:	4b22      	ldr	r3, [pc, #136]	; (800197c <send_temp+0x9c>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	4618      	mov	r0, r3
 80018f6:	f7fe fe47 	bl	8000588 <__aeabi_f2d>
 80018fa:	4604      	mov	r4, r0
 80018fc:	460d      	mov	r5, r1
 80018fe:	4b1e      	ldr	r3, [pc, #120]	; (8001978 <send_temp+0x98>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	4618      	mov	r0, r3
 8001904:	f7fe fe40 	bl	8000588 <__aeabi_f2d>
 8001908:	4602      	mov	r2, r0
 800190a:	460b      	mov	r3, r1
 800190c:	f107 000c 	add.w	r0, r7, #12
 8001910:	e9cd 2300 	strd	r2, r3, [sp]
 8001914:	4622      	mov	r2, r4
 8001916:	462b      	mov	r3, r5
 8001918:	4919      	ldr	r1, [pc, #100]	; (8001980 <send_temp+0xa0>)
 800191a:	f005 fae5 	bl	8006ee8 <siprintf>
    HAL_Delay(100);
 800191e:	2064      	movs	r0, #100	; 0x64
 8001920:	f000 fabe 	bl	8001ea0 <HAL_Delay>
    sprintf(buffer, "Temperature: %.2f°C, Humidity: %.2f%%\r\n", temperature, humidity);
 8001924:	4b15      	ldr	r3, [pc, #84]	; (800197c <send_temp+0x9c>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	4618      	mov	r0, r3
 800192a:	f7fe fe2d 	bl	8000588 <__aeabi_f2d>
 800192e:	4604      	mov	r4, r0
 8001930:	460d      	mov	r5, r1
 8001932:	4b11      	ldr	r3, [pc, #68]	; (8001978 <send_temp+0x98>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	4618      	mov	r0, r3
 8001938:	f7fe fe26 	bl	8000588 <__aeabi_f2d>
 800193c:	4602      	mov	r2, r0
 800193e:	460b      	mov	r3, r1
 8001940:	f107 000c 	add.w	r0, r7, #12
 8001944:	e9cd 2300 	strd	r2, r3, [sp]
 8001948:	4622      	mov	r2, r4
 800194a:	462b      	mov	r3, r5
 800194c:	490c      	ldr	r1, [pc, #48]	; (8001980 <send_temp+0xa0>)
 800194e:	f005 facb 	bl	8006ee8 <siprintf>
    // Send the data to Minicom through UART2
    HAL_UART_Transmit(&huart2, (uint8_t *)buffer, strlen(buffer), HAL_MAX_DELAY);
 8001952:	f107 030c 	add.w	r3, r7, #12
 8001956:	4618      	mov	r0, r3
 8001958:	f7fe fcaa 	bl	80002b0 <strlen>
 800195c:	4603      	mov	r3, r0
 800195e:	b29a      	uxth	r2, r3
 8001960:	f107 010c 	add.w	r1, r7, #12
 8001964:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001968:	4806      	ldr	r0, [pc, #24]	; (8001984 <send_temp+0xa4>)
 800196a:	f002 fb02 	bl	8003f72 <HAL_UART_Transmit>

    osDelay(10000); // Delay before sending the next data (adjust as needed)
 800196e:	f242 7010 	movw	r0, #10000	; 0x2710
 8001972:	f002 ffc4 	bl	80048fe <osDelay>
{
 8001976:	e7bb      	b.n	80018f0 <send_temp+0x10>
 8001978:	20000538 	.word	0x20000538
 800197c:	20000534 	.word	0x20000534
 8001980:	0800937c 	.word	0x0800937c
 8001984:	200004e0 	.word	0x200004e0

08001988 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001988:	b480      	push	{r7}
 800198a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800198c:	b672      	cpsid	i
}
 800198e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001990:	e7fe      	b.n	8001990 <Error_Handler+0x8>
	...

08001994 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b082      	sub	sp, #8
 8001998:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800199a:	2300      	movs	r3, #0
 800199c:	607b      	str	r3, [r7, #4]
 800199e:	4b12      	ldr	r3, [pc, #72]	; (80019e8 <HAL_MspInit+0x54>)
 80019a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019a2:	4a11      	ldr	r2, [pc, #68]	; (80019e8 <HAL_MspInit+0x54>)
 80019a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019a8:	6453      	str	r3, [r2, #68]	; 0x44
 80019aa:	4b0f      	ldr	r3, [pc, #60]	; (80019e8 <HAL_MspInit+0x54>)
 80019ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019b2:	607b      	str	r3, [r7, #4]
 80019b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019b6:	2300      	movs	r3, #0
 80019b8:	603b      	str	r3, [r7, #0]
 80019ba:	4b0b      	ldr	r3, [pc, #44]	; (80019e8 <HAL_MspInit+0x54>)
 80019bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019be:	4a0a      	ldr	r2, [pc, #40]	; (80019e8 <HAL_MspInit+0x54>)
 80019c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019c4:	6413      	str	r3, [r2, #64]	; 0x40
 80019c6:	4b08      	ldr	r3, [pc, #32]	; (80019e8 <HAL_MspInit+0x54>)
 80019c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019ce:	603b      	str	r3, [r7, #0]
 80019d0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80019d2:	2200      	movs	r2, #0
 80019d4:	210f      	movs	r1, #15
 80019d6:	f06f 0001 	mvn.w	r0, #1
 80019da:	f000 fb42 	bl	8002062 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019de:	bf00      	nop
 80019e0:	3708      	adds	r7, #8
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd80      	pop	{r7, pc}
 80019e6:	bf00      	nop
 80019e8:	40023800 	.word	0x40023800

080019ec <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b08a      	sub	sp, #40	; 0x28
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019f4:	f107 0314 	add.w	r3, r7, #20
 80019f8:	2200      	movs	r2, #0
 80019fa:	601a      	str	r2, [r3, #0]
 80019fc:	605a      	str	r2, [r3, #4]
 80019fe:	609a      	str	r2, [r3, #8]
 8001a00:	60da      	str	r2, [r3, #12]
 8001a02:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	4a19      	ldr	r2, [pc, #100]	; (8001a70 <HAL_I2C_MspInit+0x84>)
 8001a0a:	4293      	cmp	r3, r2
 8001a0c:	d12b      	bne.n	8001a66 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a0e:	2300      	movs	r3, #0
 8001a10:	613b      	str	r3, [r7, #16]
 8001a12:	4b18      	ldr	r3, [pc, #96]	; (8001a74 <HAL_I2C_MspInit+0x88>)
 8001a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a16:	4a17      	ldr	r2, [pc, #92]	; (8001a74 <HAL_I2C_MspInit+0x88>)
 8001a18:	f043 0302 	orr.w	r3, r3, #2
 8001a1c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a1e:	4b15      	ldr	r3, [pc, #84]	; (8001a74 <HAL_I2C_MspInit+0x88>)
 8001a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a22:	f003 0302 	and.w	r3, r3, #2
 8001a26:	613b      	str	r3, [r7, #16]
 8001a28:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001a2a:	23c0      	movs	r3, #192	; 0xc0
 8001a2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a2e:	2312      	movs	r3, #18
 8001a30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a32:	2301      	movs	r3, #1
 8001a34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a36:	2303      	movs	r3, #3
 8001a38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001a3a:	2304      	movs	r3, #4
 8001a3c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a3e:	f107 0314 	add.w	r3, r7, #20
 8001a42:	4619      	mov	r1, r3
 8001a44:	480c      	ldr	r0, [pc, #48]	; (8001a78 <HAL_I2C_MspInit+0x8c>)
 8001a46:	f000 fb35 	bl	80020b4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	60fb      	str	r3, [r7, #12]
 8001a4e:	4b09      	ldr	r3, [pc, #36]	; (8001a74 <HAL_I2C_MspInit+0x88>)
 8001a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a52:	4a08      	ldr	r2, [pc, #32]	; (8001a74 <HAL_I2C_MspInit+0x88>)
 8001a54:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001a58:	6413      	str	r3, [r2, #64]	; 0x40
 8001a5a:	4b06      	ldr	r3, [pc, #24]	; (8001a74 <HAL_I2C_MspInit+0x88>)
 8001a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a5e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a62:	60fb      	str	r3, [r7, #12]
 8001a64:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001a66:	bf00      	nop
 8001a68:	3728      	adds	r7, #40	; 0x28
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	40005400 	.word	0x40005400
 8001a74:	40023800 	.word	0x40023800
 8001a78:	40020400 	.word	0x40020400

08001a7c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	b08c      	sub	sp, #48	; 0x30
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a84:	f107 031c 	add.w	r3, r7, #28
 8001a88:	2200      	movs	r2, #0
 8001a8a:	601a      	str	r2, [r3, #0]
 8001a8c:	605a      	str	r2, [r3, #4]
 8001a8e:	609a      	str	r2, [r3, #8]
 8001a90:	60da      	str	r2, [r3, #12]
 8001a92:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	4a32      	ldr	r2, [pc, #200]	; (8001b64 <HAL_UART_MspInit+0xe8>)
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d12d      	bne.n	8001afa <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	61bb      	str	r3, [r7, #24]
 8001aa2:	4b31      	ldr	r3, [pc, #196]	; (8001b68 <HAL_UART_MspInit+0xec>)
 8001aa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aa6:	4a30      	ldr	r2, [pc, #192]	; (8001b68 <HAL_UART_MspInit+0xec>)
 8001aa8:	f043 0310 	orr.w	r3, r3, #16
 8001aac:	6453      	str	r3, [r2, #68]	; 0x44
 8001aae:	4b2e      	ldr	r3, [pc, #184]	; (8001b68 <HAL_UART_MspInit+0xec>)
 8001ab0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ab2:	f003 0310 	and.w	r3, r3, #16
 8001ab6:	61bb      	str	r3, [r7, #24]
 8001ab8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aba:	2300      	movs	r3, #0
 8001abc:	617b      	str	r3, [r7, #20]
 8001abe:	4b2a      	ldr	r3, [pc, #168]	; (8001b68 <HAL_UART_MspInit+0xec>)
 8001ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ac2:	4a29      	ldr	r2, [pc, #164]	; (8001b68 <HAL_UART_MspInit+0xec>)
 8001ac4:	f043 0301 	orr.w	r3, r3, #1
 8001ac8:	6313      	str	r3, [r2, #48]	; 0x30
 8001aca:	4b27      	ldr	r3, [pc, #156]	; (8001b68 <HAL_UART_MspInit+0xec>)
 8001acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ace:	f003 0301 	and.w	r3, r3, #1
 8001ad2:	617b      	str	r3, [r7, #20]
 8001ad4:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001ad6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001ada:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001adc:	2302      	movs	r3, #2
 8001ade:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ae4:	2303      	movs	r3, #3
 8001ae6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001ae8:	2307      	movs	r3, #7
 8001aea:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aec:	f107 031c 	add.w	r3, r7, #28
 8001af0:	4619      	mov	r1, r3
 8001af2:	481e      	ldr	r0, [pc, #120]	; (8001b6c <HAL_UART_MspInit+0xf0>)
 8001af4:	f000 fade 	bl	80020b4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001af8:	e030      	b.n	8001b5c <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART2)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	4a1c      	ldr	r2, [pc, #112]	; (8001b70 <HAL_UART_MspInit+0xf4>)
 8001b00:	4293      	cmp	r3, r2
 8001b02:	d12b      	bne.n	8001b5c <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b04:	2300      	movs	r3, #0
 8001b06:	613b      	str	r3, [r7, #16]
 8001b08:	4b17      	ldr	r3, [pc, #92]	; (8001b68 <HAL_UART_MspInit+0xec>)
 8001b0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b0c:	4a16      	ldr	r2, [pc, #88]	; (8001b68 <HAL_UART_MspInit+0xec>)
 8001b0e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b12:	6413      	str	r3, [r2, #64]	; 0x40
 8001b14:	4b14      	ldr	r3, [pc, #80]	; (8001b68 <HAL_UART_MspInit+0xec>)
 8001b16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b1c:	613b      	str	r3, [r7, #16]
 8001b1e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b20:	2300      	movs	r3, #0
 8001b22:	60fb      	str	r3, [r7, #12]
 8001b24:	4b10      	ldr	r3, [pc, #64]	; (8001b68 <HAL_UART_MspInit+0xec>)
 8001b26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b28:	4a0f      	ldr	r2, [pc, #60]	; (8001b68 <HAL_UART_MspInit+0xec>)
 8001b2a:	f043 0301 	orr.w	r3, r3, #1
 8001b2e:	6313      	str	r3, [r2, #48]	; 0x30
 8001b30:	4b0d      	ldr	r3, [pc, #52]	; (8001b68 <HAL_UART_MspInit+0xec>)
 8001b32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b34:	f003 0301 	and.w	r3, r3, #1
 8001b38:	60fb      	str	r3, [r7, #12]
 8001b3a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001b3c:	230c      	movs	r3, #12
 8001b3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b40:	2302      	movs	r3, #2
 8001b42:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b44:	2300      	movs	r3, #0
 8001b46:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b48:	2303      	movs	r3, #3
 8001b4a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001b4c:	2307      	movs	r3, #7
 8001b4e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b50:	f107 031c 	add.w	r3, r7, #28
 8001b54:	4619      	mov	r1, r3
 8001b56:	4805      	ldr	r0, [pc, #20]	; (8001b6c <HAL_UART_MspInit+0xf0>)
 8001b58:	f000 faac 	bl	80020b4 <HAL_GPIO_Init>
}
 8001b5c:	bf00      	nop
 8001b5e:	3730      	adds	r7, #48	; 0x30
 8001b60:	46bd      	mov	sp, r7
 8001b62:	bd80      	pop	{r7, pc}
 8001b64:	40011000 	.word	0x40011000
 8001b68:	40023800 	.word	0x40023800
 8001b6c:	40020000 	.word	0x40020000
 8001b70:	40004400 	.word	0x40004400

08001b74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b74:	b480      	push	{r7}
 8001b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001b78:	e7fe      	b.n	8001b78 <NMI_Handler+0x4>

08001b7a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b7a:	b480      	push	{r7}
 8001b7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b7e:	e7fe      	b.n	8001b7e <HardFault_Handler+0x4>

08001b80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b80:	b480      	push	{r7}
 8001b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b84:	e7fe      	b.n	8001b84 <MemManage_Handler+0x4>

08001b86 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b86:	b480      	push	{r7}
 8001b88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b8a:	e7fe      	b.n	8001b8a <BusFault_Handler+0x4>

08001b8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b90:	e7fe      	b.n	8001b90 <UsageFault_Handler+0x4>

08001b92 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b92:	b480      	push	{r7}
 8001b94:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b96:	bf00      	nop
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9e:	4770      	bx	lr

08001ba0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ba4:	f000 f95c 	bl	8001e60 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001ba8:	f004 f808 	bl	8005bbc <xTaskGetSchedulerState>
 8001bac:	4603      	mov	r3, r0
 8001bae:	2b01      	cmp	r3, #1
 8001bb0:	d001      	beq.n	8001bb6 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001bb2:	f004 fa49 	bl	8006048 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001bb6:	bf00      	nop
 8001bb8:	bd80      	pop	{r7, pc}

08001bba <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001bba:	b480      	push	{r7}
 8001bbc:	af00      	add	r7, sp, #0
  return 1;
 8001bbe:	2301      	movs	r3, #1
}
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc8:	4770      	bx	lr

08001bca <_kill>:

int _kill(int pid, int sig)
{
 8001bca:	b580      	push	{r7, lr}
 8001bcc:	b082      	sub	sp, #8
 8001bce:	af00      	add	r7, sp, #0
 8001bd0:	6078      	str	r0, [r7, #4]
 8001bd2:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001bd4:	f005 fa3e 	bl	8007054 <__errno>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	2216      	movs	r2, #22
 8001bdc:	601a      	str	r2, [r3, #0]
  return -1;
 8001bde:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001be2:	4618      	mov	r0, r3
 8001be4:	3708      	adds	r7, #8
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}

08001bea <_exit>:

void _exit (int status)
{
 8001bea:	b580      	push	{r7, lr}
 8001bec:	b082      	sub	sp, #8
 8001bee:	af00      	add	r7, sp, #0
 8001bf0:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001bf2:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001bf6:	6878      	ldr	r0, [r7, #4]
 8001bf8:	f7ff ffe7 	bl	8001bca <_kill>
  while (1) {}    /* Make sure we hang here */
 8001bfc:	e7fe      	b.n	8001bfc <_exit+0x12>

08001bfe <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001bfe:	b580      	push	{r7, lr}
 8001c00:	b086      	sub	sp, #24
 8001c02:	af00      	add	r7, sp, #0
 8001c04:	60f8      	str	r0, [r7, #12]
 8001c06:	60b9      	str	r1, [r7, #8]
 8001c08:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	617b      	str	r3, [r7, #20]
 8001c0e:	e00a      	b.n	8001c26 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001c10:	f3af 8000 	nop.w
 8001c14:	4601      	mov	r1, r0
 8001c16:	68bb      	ldr	r3, [r7, #8]
 8001c18:	1c5a      	adds	r2, r3, #1
 8001c1a:	60ba      	str	r2, [r7, #8]
 8001c1c:	b2ca      	uxtb	r2, r1
 8001c1e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c20:	697b      	ldr	r3, [r7, #20]
 8001c22:	3301      	adds	r3, #1
 8001c24:	617b      	str	r3, [r7, #20]
 8001c26:	697a      	ldr	r2, [r7, #20]
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	429a      	cmp	r2, r3
 8001c2c:	dbf0      	blt.n	8001c10 <_read+0x12>
  }

  return len;
 8001c2e:	687b      	ldr	r3, [r7, #4]
}
 8001c30:	4618      	mov	r0, r3
 8001c32:	3718      	adds	r7, #24
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}

08001c38 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b086      	sub	sp, #24
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	60f8      	str	r0, [r7, #12]
 8001c40:	60b9      	str	r1, [r7, #8]
 8001c42:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c44:	2300      	movs	r3, #0
 8001c46:	617b      	str	r3, [r7, #20]
 8001c48:	e009      	b.n	8001c5e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001c4a:	68bb      	ldr	r3, [r7, #8]
 8001c4c:	1c5a      	adds	r2, r3, #1
 8001c4e:	60ba      	str	r2, [r7, #8]
 8001c50:	781b      	ldrb	r3, [r3, #0]
 8001c52:	4618      	mov	r0, r3
 8001c54:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c58:	697b      	ldr	r3, [r7, #20]
 8001c5a:	3301      	adds	r3, #1
 8001c5c:	617b      	str	r3, [r7, #20]
 8001c5e:	697a      	ldr	r2, [r7, #20]
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	429a      	cmp	r2, r3
 8001c64:	dbf1      	blt.n	8001c4a <_write+0x12>
  }
  return len;
 8001c66:	687b      	ldr	r3, [r7, #4]
}
 8001c68:	4618      	mov	r0, r3
 8001c6a:	3718      	adds	r7, #24
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bd80      	pop	{r7, pc}

08001c70 <_close>:

int _close(int file)
{
 8001c70:	b480      	push	{r7}
 8001c72:	b083      	sub	sp, #12
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001c78:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	370c      	adds	r7, #12
 8001c80:	46bd      	mov	sp, r7
 8001c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c86:	4770      	bx	lr

08001c88 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	b083      	sub	sp, #12
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
 8001c90:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001c98:	605a      	str	r2, [r3, #4]
  return 0;
 8001c9a:	2300      	movs	r3, #0
}
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	370c      	adds	r7, #12
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca6:	4770      	bx	lr

08001ca8 <_isatty>:

int _isatty(int file)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	b083      	sub	sp, #12
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001cb0:	2301      	movs	r3, #1
}
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	370c      	adds	r7, #12
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbc:	4770      	bx	lr

08001cbe <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001cbe:	b480      	push	{r7}
 8001cc0:	b085      	sub	sp, #20
 8001cc2:	af00      	add	r7, sp, #0
 8001cc4:	60f8      	str	r0, [r7, #12]
 8001cc6:	60b9      	str	r1, [r7, #8]
 8001cc8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001cca:	2300      	movs	r3, #0
}
 8001ccc:	4618      	mov	r0, r3
 8001cce:	3714      	adds	r7, #20
 8001cd0:	46bd      	mov	sp, r7
 8001cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd6:	4770      	bx	lr

08001cd8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b086      	sub	sp, #24
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ce0:	4a14      	ldr	r2, [pc, #80]	; (8001d34 <_sbrk+0x5c>)
 8001ce2:	4b15      	ldr	r3, [pc, #84]	; (8001d38 <_sbrk+0x60>)
 8001ce4:	1ad3      	subs	r3, r2, r3
 8001ce6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ce8:	697b      	ldr	r3, [r7, #20]
 8001cea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001cec:	4b13      	ldr	r3, [pc, #76]	; (8001d3c <_sbrk+0x64>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d102      	bne.n	8001cfa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001cf4:	4b11      	ldr	r3, [pc, #68]	; (8001d3c <_sbrk+0x64>)
 8001cf6:	4a12      	ldr	r2, [pc, #72]	; (8001d40 <_sbrk+0x68>)
 8001cf8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001cfa:	4b10      	ldr	r3, [pc, #64]	; (8001d3c <_sbrk+0x64>)
 8001cfc:	681a      	ldr	r2, [r3, #0]
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	4413      	add	r3, r2
 8001d02:	693a      	ldr	r2, [r7, #16]
 8001d04:	429a      	cmp	r2, r3
 8001d06:	d207      	bcs.n	8001d18 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d08:	f005 f9a4 	bl	8007054 <__errno>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	220c      	movs	r2, #12
 8001d10:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d12:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001d16:	e009      	b.n	8001d2c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d18:	4b08      	ldr	r3, [pc, #32]	; (8001d3c <_sbrk+0x64>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d1e:	4b07      	ldr	r3, [pc, #28]	; (8001d3c <_sbrk+0x64>)
 8001d20:	681a      	ldr	r2, [r3, #0]
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	4413      	add	r3, r2
 8001d26:	4a05      	ldr	r2, [pc, #20]	; (8001d3c <_sbrk+0x64>)
 8001d28:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d2a:	68fb      	ldr	r3, [r7, #12]
}
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	3718      	adds	r7, #24
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bd80      	pop	{r7, pc}
 8001d34:	20020000 	.word	0x20020000
 8001d38:	00000400 	.word	0x00000400
 8001d3c:	2000053c 	.word	0x2000053c
 8001d40:	200043e8 	.word	0x200043e8

08001d44 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d44:	b480      	push	{r7}
 8001d46:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d48:	4b06      	ldr	r3, [pc, #24]	; (8001d64 <SystemInit+0x20>)
 8001d4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d4e:	4a05      	ldr	r2, [pc, #20]	; (8001d64 <SystemInit+0x20>)
 8001d50:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001d54:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d58:	bf00      	nop
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d60:	4770      	bx	lr
 8001d62:	bf00      	nop
 8001d64:	e000ed00 	.word	0xe000ed00

08001d68 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001d68:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001da0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001d6c:	480d      	ldr	r0, [pc, #52]	; (8001da4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001d6e:	490e      	ldr	r1, [pc, #56]	; (8001da8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001d70:	4a0e      	ldr	r2, [pc, #56]	; (8001dac <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001d72:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d74:	e002      	b.n	8001d7c <LoopCopyDataInit>

08001d76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d7a:	3304      	adds	r3, #4

08001d7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d80:	d3f9      	bcc.n	8001d76 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d82:	4a0b      	ldr	r2, [pc, #44]	; (8001db0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001d84:	4c0b      	ldr	r4, [pc, #44]	; (8001db4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001d86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d88:	e001      	b.n	8001d8e <LoopFillZerobss>

08001d8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d8c:	3204      	adds	r2, #4

08001d8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d90:	d3fb      	bcc.n	8001d8a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001d92:	f7ff ffd7 	bl	8001d44 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001d96:	f005 f963 	bl	8007060 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d9a:	f7ff f993 	bl	80010c4 <main>
  bx  lr    
 8001d9e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001da0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001da4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001da8:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001dac:	0800974c 	.word	0x0800974c
  ldr r2, =_sbss
 8001db0:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001db4:	200043e4 	.word	0x200043e4

08001db8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001db8:	e7fe      	b.n	8001db8 <ADC_IRQHandler>
	...

08001dbc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001dc0:	4b0e      	ldr	r3, [pc, #56]	; (8001dfc <HAL_Init+0x40>)
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4a0d      	ldr	r2, [pc, #52]	; (8001dfc <HAL_Init+0x40>)
 8001dc6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001dca:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001dcc:	4b0b      	ldr	r3, [pc, #44]	; (8001dfc <HAL_Init+0x40>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a0a      	ldr	r2, [pc, #40]	; (8001dfc <HAL_Init+0x40>)
 8001dd2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001dd6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001dd8:	4b08      	ldr	r3, [pc, #32]	; (8001dfc <HAL_Init+0x40>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	4a07      	ldr	r2, [pc, #28]	; (8001dfc <HAL_Init+0x40>)
 8001dde:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001de2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001de4:	2003      	movs	r0, #3
 8001de6:	f000 f931 	bl	800204c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001dea:	200f      	movs	r0, #15
 8001dec:	f000 f808 	bl	8001e00 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001df0:	f7ff fdd0 	bl	8001994 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001df4:	2300      	movs	r3, #0
}
 8001df6:	4618      	mov	r0, r3
 8001df8:	bd80      	pop	{r7, pc}
 8001dfa:	bf00      	nop
 8001dfc:	40023c00 	.word	0x40023c00

08001e00 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b082      	sub	sp, #8
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e08:	4b12      	ldr	r3, [pc, #72]	; (8001e54 <HAL_InitTick+0x54>)
 8001e0a:	681a      	ldr	r2, [r3, #0]
 8001e0c:	4b12      	ldr	r3, [pc, #72]	; (8001e58 <HAL_InitTick+0x58>)
 8001e0e:	781b      	ldrb	r3, [r3, #0]
 8001e10:	4619      	mov	r1, r3
 8001e12:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e16:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f000 f93b 	bl	800209a <HAL_SYSTICK_Config>
 8001e24:	4603      	mov	r3, r0
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d001      	beq.n	8001e2e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	e00e      	b.n	8001e4c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	2b0f      	cmp	r3, #15
 8001e32:	d80a      	bhi.n	8001e4a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e34:	2200      	movs	r2, #0
 8001e36:	6879      	ldr	r1, [r7, #4]
 8001e38:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001e3c:	f000 f911 	bl	8002062 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e40:	4a06      	ldr	r2, [pc, #24]	; (8001e5c <HAL_InitTick+0x5c>)
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e46:	2300      	movs	r3, #0
 8001e48:	e000      	b.n	8001e4c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e4a:	2301      	movs	r3, #1
}
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	3708      	adds	r7, #8
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bd80      	pop	{r7, pc}
 8001e54:	20000000 	.word	0x20000000
 8001e58:	20000008 	.word	0x20000008
 8001e5c:	20000004 	.word	0x20000004

08001e60 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e60:	b480      	push	{r7}
 8001e62:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e64:	4b06      	ldr	r3, [pc, #24]	; (8001e80 <HAL_IncTick+0x20>)
 8001e66:	781b      	ldrb	r3, [r3, #0]
 8001e68:	461a      	mov	r2, r3
 8001e6a:	4b06      	ldr	r3, [pc, #24]	; (8001e84 <HAL_IncTick+0x24>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	4413      	add	r3, r2
 8001e70:	4a04      	ldr	r2, [pc, #16]	; (8001e84 <HAL_IncTick+0x24>)
 8001e72:	6013      	str	r3, [r2, #0]
}
 8001e74:	bf00      	nop
 8001e76:	46bd      	mov	sp, r7
 8001e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7c:	4770      	bx	lr
 8001e7e:	bf00      	nop
 8001e80:	20000008 	.word	0x20000008
 8001e84:	20000540 	.word	0x20000540

08001e88 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	af00      	add	r7, sp, #0
  return uwTick;
 8001e8c:	4b03      	ldr	r3, [pc, #12]	; (8001e9c <HAL_GetTick+0x14>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
}
 8001e90:	4618      	mov	r0, r3
 8001e92:	46bd      	mov	sp, r7
 8001e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e98:	4770      	bx	lr
 8001e9a:	bf00      	nop
 8001e9c:	20000540 	.word	0x20000540

08001ea0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b084      	sub	sp, #16
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ea8:	f7ff ffee 	bl	8001e88 <HAL_GetTick>
 8001eac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001eb8:	d005      	beq.n	8001ec6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001eba:	4b0a      	ldr	r3, [pc, #40]	; (8001ee4 <HAL_Delay+0x44>)
 8001ebc:	781b      	ldrb	r3, [r3, #0]
 8001ebe:	461a      	mov	r2, r3
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	4413      	add	r3, r2
 8001ec4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001ec6:	bf00      	nop
 8001ec8:	f7ff ffde 	bl	8001e88 <HAL_GetTick>
 8001ecc:	4602      	mov	r2, r0
 8001ece:	68bb      	ldr	r3, [r7, #8]
 8001ed0:	1ad3      	subs	r3, r2, r3
 8001ed2:	68fa      	ldr	r2, [r7, #12]
 8001ed4:	429a      	cmp	r2, r3
 8001ed6:	d8f7      	bhi.n	8001ec8 <HAL_Delay+0x28>
  {
  }
}
 8001ed8:	bf00      	nop
 8001eda:	bf00      	nop
 8001edc:	3710      	adds	r7, #16
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	bf00      	nop
 8001ee4:	20000008 	.word	0x20000008

08001ee8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	b085      	sub	sp, #20
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	f003 0307 	and.w	r3, r3, #7
 8001ef6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ef8:	4b0c      	ldr	r3, [pc, #48]	; (8001f2c <__NVIC_SetPriorityGrouping+0x44>)
 8001efa:	68db      	ldr	r3, [r3, #12]
 8001efc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001efe:	68ba      	ldr	r2, [r7, #8]
 8001f00:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001f04:	4013      	ands	r3, r2
 8001f06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f0c:	68bb      	ldr	r3, [r7, #8]
 8001f0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f10:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001f14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f1a:	4a04      	ldr	r2, [pc, #16]	; (8001f2c <__NVIC_SetPriorityGrouping+0x44>)
 8001f1c:	68bb      	ldr	r3, [r7, #8]
 8001f1e:	60d3      	str	r3, [r2, #12]
}
 8001f20:	bf00      	nop
 8001f22:	3714      	adds	r7, #20
 8001f24:	46bd      	mov	sp, r7
 8001f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2a:	4770      	bx	lr
 8001f2c:	e000ed00 	.word	0xe000ed00

08001f30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f30:	b480      	push	{r7}
 8001f32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f34:	4b04      	ldr	r3, [pc, #16]	; (8001f48 <__NVIC_GetPriorityGrouping+0x18>)
 8001f36:	68db      	ldr	r3, [r3, #12]
 8001f38:	0a1b      	lsrs	r3, r3, #8
 8001f3a:	f003 0307 	and.w	r3, r3, #7
}
 8001f3e:	4618      	mov	r0, r3
 8001f40:	46bd      	mov	sp, r7
 8001f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f46:	4770      	bx	lr
 8001f48:	e000ed00 	.word	0xe000ed00

08001f4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	b083      	sub	sp, #12
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	4603      	mov	r3, r0
 8001f54:	6039      	str	r1, [r7, #0]
 8001f56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	db0a      	blt.n	8001f76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	b2da      	uxtb	r2, r3
 8001f64:	490c      	ldr	r1, [pc, #48]	; (8001f98 <__NVIC_SetPriority+0x4c>)
 8001f66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f6a:	0112      	lsls	r2, r2, #4
 8001f6c:	b2d2      	uxtb	r2, r2
 8001f6e:	440b      	add	r3, r1
 8001f70:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f74:	e00a      	b.n	8001f8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	b2da      	uxtb	r2, r3
 8001f7a:	4908      	ldr	r1, [pc, #32]	; (8001f9c <__NVIC_SetPriority+0x50>)
 8001f7c:	79fb      	ldrb	r3, [r7, #7]
 8001f7e:	f003 030f 	and.w	r3, r3, #15
 8001f82:	3b04      	subs	r3, #4
 8001f84:	0112      	lsls	r2, r2, #4
 8001f86:	b2d2      	uxtb	r2, r2
 8001f88:	440b      	add	r3, r1
 8001f8a:	761a      	strb	r2, [r3, #24]
}
 8001f8c:	bf00      	nop
 8001f8e:	370c      	adds	r7, #12
 8001f90:	46bd      	mov	sp, r7
 8001f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f96:	4770      	bx	lr
 8001f98:	e000e100 	.word	0xe000e100
 8001f9c:	e000ed00 	.word	0xe000ed00

08001fa0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b089      	sub	sp, #36	; 0x24
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	60f8      	str	r0, [r7, #12]
 8001fa8:	60b9      	str	r1, [r7, #8]
 8001faa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	f003 0307 	and.w	r3, r3, #7
 8001fb2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001fb4:	69fb      	ldr	r3, [r7, #28]
 8001fb6:	f1c3 0307 	rsb	r3, r3, #7
 8001fba:	2b04      	cmp	r3, #4
 8001fbc:	bf28      	it	cs
 8001fbe:	2304      	movcs	r3, #4
 8001fc0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001fc2:	69fb      	ldr	r3, [r7, #28]
 8001fc4:	3304      	adds	r3, #4
 8001fc6:	2b06      	cmp	r3, #6
 8001fc8:	d902      	bls.n	8001fd0 <NVIC_EncodePriority+0x30>
 8001fca:	69fb      	ldr	r3, [r7, #28]
 8001fcc:	3b03      	subs	r3, #3
 8001fce:	e000      	b.n	8001fd2 <NVIC_EncodePriority+0x32>
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fd4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001fd8:	69bb      	ldr	r3, [r7, #24]
 8001fda:	fa02 f303 	lsl.w	r3, r2, r3
 8001fde:	43da      	mvns	r2, r3
 8001fe0:	68bb      	ldr	r3, [r7, #8]
 8001fe2:	401a      	ands	r2, r3
 8001fe4:	697b      	ldr	r3, [r7, #20]
 8001fe6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001fe8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001fec:	697b      	ldr	r3, [r7, #20]
 8001fee:	fa01 f303 	lsl.w	r3, r1, r3
 8001ff2:	43d9      	mvns	r1, r3
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ff8:	4313      	orrs	r3, r2
         );
}
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	3724      	adds	r7, #36	; 0x24
 8001ffe:	46bd      	mov	sp, r7
 8002000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002004:	4770      	bx	lr
	...

08002008 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b082      	sub	sp, #8
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	3b01      	subs	r3, #1
 8002014:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002018:	d301      	bcc.n	800201e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800201a:	2301      	movs	r3, #1
 800201c:	e00f      	b.n	800203e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800201e:	4a0a      	ldr	r2, [pc, #40]	; (8002048 <SysTick_Config+0x40>)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	3b01      	subs	r3, #1
 8002024:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002026:	210f      	movs	r1, #15
 8002028:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800202c:	f7ff ff8e 	bl	8001f4c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002030:	4b05      	ldr	r3, [pc, #20]	; (8002048 <SysTick_Config+0x40>)
 8002032:	2200      	movs	r2, #0
 8002034:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002036:	4b04      	ldr	r3, [pc, #16]	; (8002048 <SysTick_Config+0x40>)
 8002038:	2207      	movs	r2, #7
 800203a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800203c:	2300      	movs	r3, #0
}
 800203e:	4618      	mov	r0, r3
 8002040:	3708      	adds	r7, #8
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}
 8002046:	bf00      	nop
 8002048:	e000e010 	.word	0xe000e010

0800204c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b082      	sub	sp, #8
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002054:	6878      	ldr	r0, [r7, #4]
 8002056:	f7ff ff47 	bl	8001ee8 <__NVIC_SetPriorityGrouping>
}
 800205a:	bf00      	nop
 800205c:	3708      	adds	r7, #8
 800205e:	46bd      	mov	sp, r7
 8002060:	bd80      	pop	{r7, pc}

08002062 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002062:	b580      	push	{r7, lr}
 8002064:	b086      	sub	sp, #24
 8002066:	af00      	add	r7, sp, #0
 8002068:	4603      	mov	r3, r0
 800206a:	60b9      	str	r1, [r7, #8]
 800206c:	607a      	str	r2, [r7, #4]
 800206e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002070:	2300      	movs	r3, #0
 8002072:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002074:	f7ff ff5c 	bl	8001f30 <__NVIC_GetPriorityGrouping>
 8002078:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800207a:	687a      	ldr	r2, [r7, #4]
 800207c:	68b9      	ldr	r1, [r7, #8]
 800207e:	6978      	ldr	r0, [r7, #20]
 8002080:	f7ff ff8e 	bl	8001fa0 <NVIC_EncodePriority>
 8002084:	4602      	mov	r2, r0
 8002086:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800208a:	4611      	mov	r1, r2
 800208c:	4618      	mov	r0, r3
 800208e:	f7ff ff5d 	bl	8001f4c <__NVIC_SetPriority>
}
 8002092:	bf00      	nop
 8002094:	3718      	adds	r7, #24
 8002096:	46bd      	mov	sp, r7
 8002098:	bd80      	pop	{r7, pc}

0800209a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800209a:	b580      	push	{r7, lr}
 800209c:	b082      	sub	sp, #8
 800209e:	af00      	add	r7, sp, #0
 80020a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80020a2:	6878      	ldr	r0, [r7, #4]
 80020a4:	f7ff ffb0 	bl	8002008 <SysTick_Config>
 80020a8:	4603      	mov	r3, r0
}
 80020aa:	4618      	mov	r0, r3
 80020ac:	3708      	adds	r7, #8
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}
	...

080020b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80020b4:	b480      	push	{r7}
 80020b6:	b089      	sub	sp, #36	; 0x24
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
 80020bc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80020be:	2300      	movs	r3, #0
 80020c0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80020c2:	2300      	movs	r3, #0
 80020c4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80020c6:	2300      	movs	r3, #0
 80020c8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80020ca:	2300      	movs	r3, #0
 80020cc:	61fb      	str	r3, [r7, #28]
 80020ce:	e165      	b.n	800239c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80020d0:	2201      	movs	r2, #1
 80020d2:	69fb      	ldr	r3, [r7, #28]
 80020d4:	fa02 f303 	lsl.w	r3, r2, r3
 80020d8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	697a      	ldr	r2, [r7, #20]
 80020e0:	4013      	ands	r3, r2
 80020e2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80020e4:	693a      	ldr	r2, [r7, #16]
 80020e6:	697b      	ldr	r3, [r7, #20]
 80020e8:	429a      	cmp	r2, r3
 80020ea:	f040 8154 	bne.w	8002396 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	685b      	ldr	r3, [r3, #4]
 80020f2:	f003 0303 	and.w	r3, r3, #3
 80020f6:	2b01      	cmp	r3, #1
 80020f8:	d005      	beq.n	8002106 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002102:	2b02      	cmp	r3, #2
 8002104:	d130      	bne.n	8002168 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	689b      	ldr	r3, [r3, #8]
 800210a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800210c:	69fb      	ldr	r3, [r7, #28]
 800210e:	005b      	lsls	r3, r3, #1
 8002110:	2203      	movs	r2, #3
 8002112:	fa02 f303 	lsl.w	r3, r2, r3
 8002116:	43db      	mvns	r3, r3
 8002118:	69ba      	ldr	r2, [r7, #24]
 800211a:	4013      	ands	r3, r2
 800211c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	68da      	ldr	r2, [r3, #12]
 8002122:	69fb      	ldr	r3, [r7, #28]
 8002124:	005b      	lsls	r3, r3, #1
 8002126:	fa02 f303 	lsl.w	r3, r2, r3
 800212a:	69ba      	ldr	r2, [r7, #24]
 800212c:	4313      	orrs	r3, r2
 800212e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	69ba      	ldr	r2, [r7, #24]
 8002134:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	685b      	ldr	r3, [r3, #4]
 800213a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800213c:	2201      	movs	r2, #1
 800213e:	69fb      	ldr	r3, [r7, #28]
 8002140:	fa02 f303 	lsl.w	r3, r2, r3
 8002144:	43db      	mvns	r3, r3
 8002146:	69ba      	ldr	r2, [r7, #24]
 8002148:	4013      	ands	r3, r2
 800214a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800214c:	683b      	ldr	r3, [r7, #0]
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	091b      	lsrs	r3, r3, #4
 8002152:	f003 0201 	and.w	r2, r3, #1
 8002156:	69fb      	ldr	r3, [r7, #28]
 8002158:	fa02 f303 	lsl.w	r3, r2, r3
 800215c:	69ba      	ldr	r2, [r7, #24]
 800215e:	4313      	orrs	r3, r2
 8002160:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	69ba      	ldr	r2, [r7, #24]
 8002166:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	f003 0303 	and.w	r3, r3, #3
 8002170:	2b03      	cmp	r3, #3
 8002172:	d017      	beq.n	80021a4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	68db      	ldr	r3, [r3, #12]
 8002178:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800217a:	69fb      	ldr	r3, [r7, #28]
 800217c:	005b      	lsls	r3, r3, #1
 800217e:	2203      	movs	r2, #3
 8002180:	fa02 f303 	lsl.w	r3, r2, r3
 8002184:	43db      	mvns	r3, r3
 8002186:	69ba      	ldr	r2, [r7, #24]
 8002188:	4013      	ands	r3, r2
 800218a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	689a      	ldr	r2, [r3, #8]
 8002190:	69fb      	ldr	r3, [r7, #28]
 8002192:	005b      	lsls	r3, r3, #1
 8002194:	fa02 f303 	lsl.w	r3, r2, r3
 8002198:	69ba      	ldr	r2, [r7, #24]
 800219a:	4313      	orrs	r3, r2
 800219c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	69ba      	ldr	r2, [r7, #24]
 80021a2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80021a4:	683b      	ldr	r3, [r7, #0]
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	f003 0303 	and.w	r3, r3, #3
 80021ac:	2b02      	cmp	r3, #2
 80021ae:	d123      	bne.n	80021f8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80021b0:	69fb      	ldr	r3, [r7, #28]
 80021b2:	08da      	lsrs	r2, r3, #3
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	3208      	adds	r2, #8
 80021b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80021bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80021be:	69fb      	ldr	r3, [r7, #28]
 80021c0:	f003 0307 	and.w	r3, r3, #7
 80021c4:	009b      	lsls	r3, r3, #2
 80021c6:	220f      	movs	r2, #15
 80021c8:	fa02 f303 	lsl.w	r3, r2, r3
 80021cc:	43db      	mvns	r3, r3
 80021ce:	69ba      	ldr	r2, [r7, #24]
 80021d0:	4013      	ands	r3, r2
 80021d2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	691a      	ldr	r2, [r3, #16]
 80021d8:	69fb      	ldr	r3, [r7, #28]
 80021da:	f003 0307 	and.w	r3, r3, #7
 80021de:	009b      	lsls	r3, r3, #2
 80021e0:	fa02 f303 	lsl.w	r3, r2, r3
 80021e4:	69ba      	ldr	r2, [r7, #24]
 80021e6:	4313      	orrs	r3, r2
 80021e8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80021ea:	69fb      	ldr	r3, [r7, #28]
 80021ec:	08da      	lsrs	r2, r3, #3
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	3208      	adds	r2, #8
 80021f2:	69b9      	ldr	r1, [r7, #24]
 80021f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80021fe:	69fb      	ldr	r3, [r7, #28]
 8002200:	005b      	lsls	r3, r3, #1
 8002202:	2203      	movs	r2, #3
 8002204:	fa02 f303 	lsl.w	r3, r2, r3
 8002208:	43db      	mvns	r3, r3
 800220a:	69ba      	ldr	r2, [r7, #24]
 800220c:	4013      	ands	r3, r2
 800220e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	f003 0203 	and.w	r2, r3, #3
 8002218:	69fb      	ldr	r3, [r7, #28]
 800221a:	005b      	lsls	r3, r3, #1
 800221c:	fa02 f303 	lsl.w	r3, r2, r3
 8002220:	69ba      	ldr	r2, [r7, #24]
 8002222:	4313      	orrs	r3, r2
 8002224:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	69ba      	ldr	r2, [r7, #24]
 800222a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002234:	2b00      	cmp	r3, #0
 8002236:	f000 80ae 	beq.w	8002396 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800223a:	2300      	movs	r3, #0
 800223c:	60fb      	str	r3, [r7, #12]
 800223e:	4b5d      	ldr	r3, [pc, #372]	; (80023b4 <HAL_GPIO_Init+0x300>)
 8002240:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002242:	4a5c      	ldr	r2, [pc, #368]	; (80023b4 <HAL_GPIO_Init+0x300>)
 8002244:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002248:	6453      	str	r3, [r2, #68]	; 0x44
 800224a:	4b5a      	ldr	r3, [pc, #360]	; (80023b4 <HAL_GPIO_Init+0x300>)
 800224c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800224e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002252:	60fb      	str	r3, [r7, #12]
 8002254:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002256:	4a58      	ldr	r2, [pc, #352]	; (80023b8 <HAL_GPIO_Init+0x304>)
 8002258:	69fb      	ldr	r3, [r7, #28]
 800225a:	089b      	lsrs	r3, r3, #2
 800225c:	3302      	adds	r3, #2
 800225e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002262:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002264:	69fb      	ldr	r3, [r7, #28]
 8002266:	f003 0303 	and.w	r3, r3, #3
 800226a:	009b      	lsls	r3, r3, #2
 800226c:	220f      	movs	r2, #15
 800226e:	fa02 f303 	lsl.w	r3, r2, r3
 8002272:	43db      	mvns	r3, r3
 8002274:	69ba      	ldr	r2, [r7, #24]
 8002276:	4013      	ands	r3, r2
 8002278:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	4a4f      	ldr	r2, [pc, #316]	; (80023bc <HAL_GPIO_Init+0x308>)
 800227e:	4293      	cmp	r3, r2
 8002280:	d025      	beq.n	80022ce <HAL_GPIO_Init+0x21a>
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	4a4e      	ldr	r2, [pc, #312]	; (80023c0 <HAL_GPIO_Init+0x30c>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d01f      	beq.n	80022ca <HAL_GPIO_Init+0x216>
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	4a4d      	ldr	r2, [pc, #308]	; (80023c4 <HAL_GPIO_Init+0x310>)
 800228e:	4293      	cmp	r3, r2
 8002290:	d019      	beq.n	80022c6 <HAL_GPIO_Init+0x212>
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	4a4c      	ldr	r2, [pc, #304]	; (80023c8 <HAL_GPIO_Init+0x314>)
 8002296:	4293      	cmp	r3, r2
 8002298:	d013      	beq.n	80022c2 <HAL_GPIO_Init+0x20e>
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	4a4b      	ldr	r2, [pc, #300]	; (80023cc <HAL_GPIO_Init+0x318>)
 800229e:	4293      	cmp	r3, r2
 80022a0:	d00d      	beq.n	80022be <HAL_GPIO_Init+0x20a>
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	4a4a      	ldr	r2, [pc, #296]	; (80023d0 <HAL_GPIO_Init+0x31c>)
 80022a6:	4293      	cmp	r3, r2
 80022a8:	d007      	beq.n	80022ba <HAL_GPIO_Init+0x206>
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	4a49      	ldr	r2, [pc, #292]	; (80023d4 <HAL_GPIO_Init+0x320>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d101      	bne.n	80022b6 <HAL_GPIO_Init+0x202>
 80022b2:	2306      	movs	r3, #6
 80022b4:	e00c      	b.n	80022d0 <HAL_GPIO_Init+0x21c>
 80022b6:	2307      	movs	r3, #7
 80022b8:	e00a      	b.n	80022d0 <HAL_GPIO_Init+0x21c>
 80022ba:	2305      	movs	r3, #5
 80022bc:	e008      	b.n	80022d0 <HAL_GPIO_Init+0x21c>
 80022be:	2304      	movs	r3, #4
 80022c0:	e006      	b.n	80022d0 <HAL_GPIO_Init+0x21c>
 80022c2:	2303      	movs	r3, #3
 80022c4:	e004      	b.n	80022d0 <HAL_GPIO_Init+0x21c>
 80022c6:	2302      	movs	r3, #2
 80022c8:	e002      	b.n	80022d0 <HAL_GPIO_Init+0x21c>
 80022ca:	2301      	movs	r3, #1
 80022cc:	e000      	b.n	80022d0 <HAL_GPIO_Init+0x21c>
 80022ce:	2300      	movs	r3, #0
 80022d0:	69fa      	ldr	r2, [r7, #28]
 80022d2:	f002 0203 	and.w	r2, r2, #3
 80022d6:	0092      	lsls	r2, r2, #2
 80022d8:	4093      	lsls	r3, r2
 80022da:	69ba      	ldr	r2, [r7, #24]
 80022dc:	4313      	orrs	r3, r2
 80022de:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80022e0:	4935      	ldr	r1, [pc, #212]	; (80023b8 <HAL_GPIO_Init+0x304>)
 80022e2:	69fb      	ldr	r3, [r7, #28]
 80022e4:	089b      	lsrs	r3, r3, #2
 80022e6:	3302      	adds	r3, #2
 80022e8:	69ba      	ldr	r2, [r7, #24]
 80022ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80022ee:	4b3a      	ldr	r3, [pc, #232]	; (80023d8 <HAL_GPIO_Init+0x324>)
 80022f0:	689b      	ldr	r3, [r3, #8]
 80022f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022f4:	693b      	ldr	r3, [r7, #16]
 80022f6:	43db      	mvns	r3, r3
 80022f8:	69ba      	ldr	r2, [r7, #24]
 80022fa:	4013      	ands	r3, r2
 80022fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	685b      	ldr	r3, [r3, #4]
 8002302:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002306:	2b00      	cmp	r3, #0
 8002308:	d003      	beq.n	8002312 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800230a:	69ba      	ldr	r2, [r7, #24]
 800230c:	693b      	ldr	r3, [r7, #16]
 800230e:	4313      	orrs	r3, r2
 8002310:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002312:	4a31      	ldr	r2, [pc, #196]	; (80023d8 <HAL_GPIO_Init+0x324>)
 8002314:	69bb      	ldr	r3, [r7, #24]
 8002316:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002318:	4b2f      	ldr	r3, [pc, #188]	; (80023d8 <HAL_GPIO_Init+0x324>)
 800231a:	68db      	ldr	r3, [r3, #12]
 800231c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800231e:	693b      	ldr	r3, [r7, #16]
 8002320:	43db      	mvns	r3, r3
 8002322:	69ba      	ldr	r2, [r7, #24]
 8002324:	4013      	ands	r3, r2
 8002326:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002328:	683b      	ldr	r3, [r7, #0]
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002330:	2b00      	cmp	r3, #0
 8002332:	d003      	beq.n	800233c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002334:	69ba      	ldr	r2, [r7, #24]
 8002336:	693b      	ldr	r3, [r7, #16]
 8002338:	4313      	orrs	r3, r2
 800233a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800233c:	4a26      	ldr	r2, [pc, #152]	; (80023d8 <HAL_GPIO_Init+0x324>)
 800233e:	69bb      	ldr	r3, [r7, #24]
 8002340:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002342:	4b25      	ldr	r3, [pc, #148]	; (80023d8 <HAL_GPIO_Init+0x324>)
 8002344:	685b      	ldr	r3, [r3, #4]
 8002346:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002348:	693b      	ldr	r3, [r7, #16]
 800234a:	43db      	mvns	r3, r3
 800234c:	69ba      	ldr	r2, [r7, #24]
 800234e:	4013      	ands	r3, r2
 8002350:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800235a:	2b00      	cmp	r3, #0
 800235c:	d003      	beq.n	8002366 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800235e:	69ba      	ldr	r2, [r7, #24]
 8002360:	693b      	ldr	r3, [r7, #16]
 8002362:	4313      	orrs	r3, r2
 8002364:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002366:	4a1c      	ldr	r2, [pc, #112]	; (80023d8 <HAL_GPIO_Init+0x324>)
 8002368:	69bb      	ldr	r3, [r7, #24]
 800236a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800236c:	4b1a      	ldr	r3, [pc, #104]	; (80023d8 <HAL_GPIO_Init+0x324>)
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002372:	693b      	ldr	r3, [r7, #16]
 8002374:	43db      	mvns	r3, r3
 8002376:	69ba      	ldr	r2, [r7, #24]
 8002378:	4013      	ands	r3, r2
 800237a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002384:	2b00      	cmp	r3, #0
 8002386:	d003      	beq.n	8002390 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002388:	69ba      	ldr	r2, [r7, #24]
 800238a:	693b      	ldr	r3, [r7, #16]
 800238c:	4313      	orrs	r3, r2
 800238e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002390:	4a11      	ldr	r2, [pc, #68]	; (80023d8 <HAL_GPIO_Init+0x324>)
 8002392:	69bb      	ldr	r3, [r7, #24]
 8002394:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002396:	69fb      	ldr	r3, [r7, #28]
 8002398:	3301      	adds	r3, #1
 800239a:	61fb      	str	r3, [r7, #28]
 800239c:	69fb      	ldr	r3, [r7, #28]
 800239e:	2b0f      	cmp	r3, #15
 80023a0:	f67f ae96 	bls.w	80020d0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80023a4:	bf00      	nop
 80023a6:	bf00      	nop
 80023a8:	3724      	adds	r7, #36	; 0x24
 80023aa:	46bd      	mov	sp, r7
 80023ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b0:	4770      	bx	lr
 80023b2:	bf00      	nop
 80023b4:	40023800 	.word	0x40023800
 80023b8:	40013800 	.word	0x40013800
 80023bc:	40020000 	.word	0x40020000
 80023c0:	40020400 	.word	0x40020400
 80023c4:	40020800 	.word	0x40020800
 80023c8:	40020c00 	.word	0x40020c00
 80023cc:	40021000 	.word	0x40021000
 80023d0:	40021400 	.word	0x40021400
 80023d4:	40021800 	.word	0x40021800
 80023d8:	40013c00 	.word	0x40013c00

080023dc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b084      	sub	sp, #16
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d101      	bne.n	80023ee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80023ea:	2301      	movs	r3, #1
 80023ec:	e12b      	b.n	8002646 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80023f4:	b2db      	uxtb	r3, r3
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d106      	bne.n	8002408 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2200      	movs	r2, #0
 80023fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002402:	6878      	ldr	r0, [r7, #4]
 8002404:	f7ff faf2 	bl	80019ec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2224      	movs	r2, #36	; 0x24
 800240c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	681a      	ldr	r2, [r3, #0]
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f022 0201 	bic.w	r2, r2, #1
 800241e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	681a      	ldr	r2, [r3, #0]
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800242e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	681a      	ldr	r2, [r3, #0]
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800243e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002440:	f001 f854 	bl	80034ec <HAL_RCC_GetPCLK1Freq>
 8002444:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	685b      	ldr	r3, [r3, #4]
 800244a:	4a81      	ldr	r2, [pc, #516]	; (8002650 <HAL_I2C_Init+0x274>)
 800244c:	4293      	cmp	r3, r2
 800244e:	d807      	bhi.n	8002460 <HAL_I2C_Init+0x84>
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	4a80      	ldr	r2, [pc, #512]	; (8002654 <HAL_I2C_Init+0x278>)
 8002454:	4293      	cmp	r3, r2
 8002456:	bf94      	ite	ls
 8002458:	2301      	movls	r3, #1
 800245a:	2300      	movhi	r3, #0
 800245c:	b2db      	uxtb	r3, r3
 800245e:	e006      	b.n	800246e <HAL_I2C_Init+0x92>
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	4a7d      	ldr	r2, [pc, #500]	; (8002658 <HAL_I2C_Init+0x27c>)
 8002464:	4293      	cmp	r3, r2
 8002466:	bf94      	ite	ls
 8002468:	2301      	movls	r3, #1
 800246a:	2300      	movhi	r3, #0
 800246c:	b2db      	uxtb	r3, r3
 800246e:	2b00      	cmp	r3, #0
 8002470:	d001      	beq.n	8002476 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002472:	2301      	movs	r3, #1
 8002474:	e0e7      	b.n	8002646 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	4a78      	ldr	r2, [pc, #480]	; (800265c <HAL_I2C_Init+0x280>)
 800247a:	fba2 2303 	umull	r2, r3, r2, r3
 800247e:	0c9b      	lsrs	r3, r3, #18
 8002480:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	68ba      	ldr	r2, [r7, #8]
 8002492:	430a      	orrs	r2, r1
 8002494:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	6a1b      	ldr	r3, [r3, #32]
 800249c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	4a6a      	ldr	r2, [pc, #424]	; (8002650 <HAL_I2C_Init+0x274>)
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d802      	bhi.n	80024b0 <HAL_I2C_Init+0xd4>
 80024aa:	68bb      	ldr	r3, [r7, #8]
 80024ac:	3301      	adds	r3, #1
 80024ae:	e009      	b.n	80024c4 <HAL_I2C_Init+0xe8>
 80024b0:	68bb      	ldr	r3, [r7, #8]
 80024b2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80024b6:	fb02 f303 	mul.w	r3, r2, r3
 80024ba:	4a69      	ldr	r2, [pc, #420]	; (8002660 <HAL_I2C_Init+0x284>)
 80024bc:	fba2 2303 	umull	r2, r3, r2, r3
 80024c0:	099b      	lsrs	r3, r3, #6
 80024c2:	3301      	adds	r3, #1
 80024c4:	687a      	ldr	r2, [r7, #4]
 80024c6:	6812      	ldr	r2, [r2, #0]
 80024c8:	430b      	orrs	r3, r1
 80024ca:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	69db      	ldr	r3, [r3, #28]
 80024d2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80024d6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	685b      	ldr	r3, [r3, #4]
 80024de:	495c      	ldr	r1, [pc, #368]	; (8002650 <HAL_I2C_Init+0x274>)
 80024e0:	428b      	cmp	r3, r1
 80024e2:	d819      	bhi.n	8002518 <HAL_I2C_Init+0x13c>
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	1e59      	subs	r1, r3, #1
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	685b      	ldr	r3, [r3, #4]
 80024ec:	005b      	lsls	r3, r3, #1
 80024ee:	fbb1 f3f3 	udiv	r3, r1, r3
 80024f2:	1c59      	adds	r1, r3, #1
 80024f4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80024f8:	400b      	ands	r3, r1
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d00a      	beq.n	8002514 <HAL_I2C_Init+0x138>
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	1e59      	subs	r1, r3, #1
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	685b      	ldr	r3, [r3, #4]
 8002506:	005b      	lsls	r3, r3, #1
 8002508:	fbb1 f3f3 	udiv	r3, r1, r3
 800250c:	3301      	adds	r3, #1
 800250e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002512:	e051      	b.n	80025b8 <HAL_I2C_Init+0x1dc>
 8002514:	2304      	movs	r3, #4
 8002516:	e04f      	b.n	80025b8 <HAL_I2C_Init+0x1dc>
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	689b      	ldr	r3, [r3, #8]
 800251c:	2b00      	cmp	r3, #0
 800251e:	d111      	bne.n	8002544 <HAL_I2C_Init+0x168>
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	1e58      	subs	r0, r3, #1
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6859      	ldr	r1, [r3, #4]
 8002528:	460b      	mov	r3, r1
 800252a:	005b      	lsls	r3, r3, #1
 800252c:	440b      	add	r3, r1
 800252e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002532:	3301      	adds	r3, #1
 8002534:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002538:	2b00      	cmp	r3, #0
 800253a:	bf0c      	ite	eq
 800253c:	2301      	moveq	r3, #1
 800253e:	2300      	movne	r3, #0
 8002540:	b2db      	uxtb	r3, r3
 8002542:	e012      	b.n	800256a <HAL_I2C_Init+0x18e>
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	1e58      	subs	r0, r3, #1
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6859      	ldr	r1, [r3, #4]
 800254c:	460b      	mov	r3, r1
 800254e:	009b      	lsls	r3, r3, #2
 8002550:	440b      	add	r3, r1
 8002552:	0099      	lsls	r1, r3, #2
 8002554:	440b      	add	r3, r1
 8002556:	fbb0 f3f3 	udiv	r3, r0, r3
 800255a:	3301      	adds	r3, #1
 800255c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002560:	2b00      	cmp	r3, #0
 8002562:	bf0c      	ite	eq
 8002564:	2301      	moveq	r3, #1
 8002566:	2300      	movne	r3, #0
 8002568:	b2db      	uxtb	r3, r3
 800256a:	2b00      	cmp	r3, #0
 800256c:	d001      	beq.n	8002572 <HAL_I2C_Init+0x196>
 800256e:	2301      	movs	r3, #1
 8002570:	e022      	b.n	80025b8 <HAL_I2C_Init+0x1dc>
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	689b      	ldr	r3, [r3, #8]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d10e      	bne.n	8002598 <HAL_I2C_Init+0x1bc>
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	1e58      	subs	r0, r3, #1
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6859      	ldr	r1, [r3, #4]
 8002582:	460b      	mov	r3, r1
 8002584:	005b      	lsls	r3, r3, #1
 8002586:	440b      	add	r3, r1
 8002588:	fbb0 f3f3 	udiv	r3, r0, r3
 800258c:	3301      	adds	r3, #1
 800258e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002592:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002596:	e00f      	b.n	80025b8 <HAL_I2C_Init+0x1dc>
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	1e58      	subs	r0, r3, #1
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6859      	ldr	r1, [r3, #4]
 80025a0:	460b      	mov	r3, r1
 80025a2:	009b      	lsls	r3, r3, #2
 80025a4:	440b      	add	r3, r1
 80025a6:	0099      	lsls	r1, r3, #2
 80025a8:	440b      	add	r3, r1
 80025aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80025ae:	3301      	adds	r3, #1
 80025b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80025b4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80025b8:	6879      	ldr	r1, [r7, #4]
 80025ba:	6809      	ldr	r1, [r1, #0]
 80025bc:	4313      	orrs	r3, r2
 80025be:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	69da      	ldr	r2, [r3, #28]
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6a1b      	ldr	r3, [r3, #32]
 80025d2:	431a      	orrs	r2, r3
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	430a      	orrs	r2, r1
 80025da:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	689b      	ldr	r3, [r3, #8]
 80025e2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80025e6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80025ea:	687a      	ldr	r2, [r7, #4]
 80025ec:	6911      	ldr	r1, [r2, #16]
 80025ee:	687a      	ldr	r2, [r7, #4]
 80025f0:	68d2      	ldr	r2, [r2, #12]
 80025f2:	4311      	orrs	r1, r2
 80025f4:	687a      	ldr	r2, [r7, #4]
 80025f6:	6812      	ldr	r2, [r2, #0]
 80025f8:	430b      	orrs	r3, r1
 80025fa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	68db      	ldr	r3, [r3, #12]
 8002602:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	695a      	ldr	r2, [r3, #20]
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	699b      	ldr	r3, [r3, #24]
 800260e:	431a      	orrs	r2, r3
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	430a      	orrs	r2, r1
 8002616:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	681a      	ldr	r2, [r3, #0]
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f042 0201 	orr.w	r2, r2, #1
 8002626:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2200      	movs	r2, #0
 800262c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2220      	movs	r2, #32
 8002632:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	2200      	movs	r2, #0
 800263a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2200      	movs	r2, #0
 8002640:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002644:	2300      	movs	r3, #0
}
 8002646:	4618      	mov	r0, r3
 8002648:	3710      	adds	r7, #16
 800264a:	46bd      	mov	sp, r7
 800264c:	bd80      	pop	{r7, pc}
 800264e:	bf00      	nop
 8002650:	000186a0 	.word	0x000186a0
 8002654:	001e847f 	.word	0x001e847f
 8002658:	003d08ff 	.word	0x003d08ff
 800265c:	431bde83 	.word	0x431bde83
 8002660:	10624dd3 	.word	0x10624dd3

08002664 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b088      	sub	sp, #32
 8002668:	af02      	add	r7, sp, #8
 800266a:	60f8      	str	r0, [r7, #12]
 800266c:	607a      	str	r2, [r7, #4]
 800266e:	461a      	mov	r2, r3
 8002670:	460b      	mov	r3, r1
 8002672:	817b      	strh	r3, [r7, #10]
 8002674:	4613      	mov	r3, r2
 8002676:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002678:	f7ff fc06 	bl	8001e88 <HAL_GetTick>
 800267c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002684:	b2db      	uxtb	r3, r3
 8002686:	2b20      	cmp	r3, #32
 8002688:	f040 80e0 	bne.w	800284c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800268c:	697b      	ldr	r3, [r7, #20]
 800268e:	9300      	str	r3, [sp, #0]
 8002690:	2319      	movs	r3, #25
 8002692:	2201      	movs	r2, #1
 8002694:	4970      	ldr	r1, [pc, #448]	; (8002858 <HAL_I2C_Master_Transmit+0x1f4>)
 8002696:	68f8      	ldr	r0, [r7, #12]
 8002698:	f000 fc58 	bl	8002f4c <I2C_WaitOnFlagUntilTimeout>
 800269c:	4603      	mov	r3, r0
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d001      	beq.n	80026a6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80026a2:	2302      	movs	r3, #2
 80026a4:	e0d3      	b.n	800284e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80026ac:	2b01      	cmp	r3, #1
 80026ae:	d101      	bne.n	80026b4 <HAL_I2C_Master_Transmit+0x50>
 80026b0:	2302      	movs	r3, #2
 80026b2:	e0cc      	b.n	800284e <HAL_I2C_Master_Transmit+0x1ea>
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	2201      	movs	r2, #1
 80026b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f003 0301 	and.w	r3, r3, #1
 80026c6:	2b01      	cmp	r3, #1
 80026c8:	d007      	beq.n	80026da <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	681a      	ldr	r2, [r3, #0]
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f042 0201 	orr.w	r2, r2, #1
 80026d8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	681a      	ldr	r2, [r3, #0]
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80026e8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	2221      	movs	r2, #33	; 0x21
 80026ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	2210      	movs	r2, #16
 80026f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	2200      	movs	r2, #0
 80026fe:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	687a      	ldr	r2, [r7, #4]
 8002704:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	893a      	ldrh	r2, [r7, #8]
 800270a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002710:	b29a      	uxth	r2, r3
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	4a50      	ldr	r2, [pc, #320]	; (800285c <HAL_I2C_Master_Transmit+0x1f8>)
 800271a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800271c:	8979      	ldrh	r1, [r7, #10]
 800271e:	697b      	ldr	r3, [r7, #20]
 8002720:	6a3a      	ldr	r2, [r7, #32]
 8002722:	68f8      	ldr	r0, [r7, #12]
 8002724:	f000 fac2 	bl	8002cac <I2C_MasterRequestWrite>
 8002728:	4603      	mov	r3, r0
 800272a:	2b00      	cmp	r3, #0
 800272c:	d001      	beq.n	8002732 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800272e:	2301      	movs	r3, #1
 8002730:	e08d      	b.n	800284e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002732:	2300      	movs	r3, #0
 8002734:	613b      	str	r3, [r7, #16]
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	695b      	ldr	r3, [r3, #20]
 800273c:	613b      	str	r3, [r7, #16]
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	699b      	ldr	r3, [r3, #24]
 8002744:	613b      	str	r3, [r7, #16]
 8002746:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002748:	e066      	b.n	8002818 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800274a:	697a      	ldr	r2, [r7, #20]
 800274c:	6a39      	ldr	r1, [r7, #32]
 800274e:	68f8      	ldr	r0, [r7, #12]
 8002750:	f000 fcd2 	bl	80030f8 <I2C_WaitOnTXEFlagUntilTimeout>
 8002754:	4603      	mov	r3, r0
 8002756:	2b00      	cmp	r3, #0
 8002758:	d00d      	beq.n	8002776 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800275e:	2b04      	cmp	r3, #4
 8002760:	d107      	bne.n	8002772 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	681a      	ldr	r2, [r3, #0]
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002770:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002772:	2301      	movs	r3, #1
 8002774:	e06b      	b.n	800284e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800277a:	781a      	ldrb	r2, [r3, #0]
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002786:	1c5a      	adds	r2, r3, #1
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002790:	b29b      	uxth	r3, r3
 8002792:	3b01      	subs	r3, #1
 8002794:	b29a      	uxth	r2, r3
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800279e:	3b01      	subs	r3, #1
 80027a0:	b29a      	uxth	r2, r3
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	695b      	ldr	r3, [r3, #20]
 80027ac:	f003 0304 	and.w	r3, r3, #4
 80027b0:	2b04      	cmp	r3, #4
 80027b2:	d11b      	bne.n	80027ec <HAL_I2C_Master_Transmit+0x188>
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d017      	beq.n	80027ec <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027c0:	781a      	ldrb	r2, [r3, #0]
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027cc:	1c5a      	adds	r2, r3, #1
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80027d6:	b29b      	uxth	r3, r3
 80027d8:	3b01      	subs	r3, #1
 80027da:	b29a      	uxth	r2, r3
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027e4:	3b01      	subs	r3, #1
 80027e6:	b29a      	uxth	r2, r3
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80027ec:	697a      	ldr	r2, [r7, #20]
 80027ee:	6a39      	ldr	r1, [r7, #32]
 80027f0:	68f8      	ldr	r0, [r7, #12]
 80027f2:	f000 fcc2 	bl	800317a <I2C_WaitOnBTFFlagUntilTimeout>
 80027f6:	4603      	mov	r3, r0
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d00d      	beq.n	8002818 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002800:	2b04      	cmp	r3, #4
 8002802:	d107      	bne.n	8002814 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	681a      	ldr	r2, [r3, #0]
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002812:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002814:	2301      	movs	r3, #1
 8002816:	e01a      	b.n	800284e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800281c:	2b00      	cmp	r3, #0
 800281e:	d194      	bne.n	800274a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	681a      	ldr	r2, [r3, #0]
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800282e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	2220      	movs	r2, #32
 8002834:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	2200      	movs	r2, #0
 800283c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	2200      	movs	r2, #0
 8002844:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002848:	2300      	movs	r3, #0
 800284a:	e000      	b.n	800284e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800284c:	2302      	movs	r3, #2
  }
}
 800284e:	4618      	mov	r0, r3
 8002850:	3718      	adds	r7, #24
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}
 8002856:	bf00      	nop
 8002858:	00100002 	.word	0x00100002
 800285c:	ffff0000 	.word	0xffff0000

08002860 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b08c      	sub	sp, #48	; 0x30
 8002864:	af02      	add	r7, sp, #8
 8002866:	60f8      	str	r0, [r7, #12]
 8002868:	607a      	str	r2, [r7, #4]
 800286a:	461a      	mov	r2, r3
 800286c:	460b      	mov	r3, r1
 800286e:	817b      	strh	r3, [r7, #10]
 8002870:	4613      	mov	r3, r2
 8002872:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002874:	f7ff fb08 	bl	8001e88 <HAL_GetTick>
 8002878:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002880:	b2db      	uxtb	r3, r3
 8002882:	2b20      	cmp	r3, #32
 8002884:	f040 820b 	bne.w	8002c9e <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002888:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800288a:	9300      	str	r3, [sp, #0]
 800288c:	2319      	movs	r3, #25
 800288e:	2201      	movs	r2, #1
 8002890:	497c      	ldr	r1, [pc, #496]	; (8002a84 <HAL_I2C_Master_Receive+0x224>)
 8002892:	68f8      	ldr	r0, [r7, #12]
 8002894:	f000 fb5a 	bl	8002f4c <I2C_WaitOnFlagUntilTimeout>
 8002898:	4603      	mov	r3, r0
 800289a:	2b00      	cmp	r3, #0
 800289c:	d001      	beq.n	80028a2 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800289e:	2302      	movs	r3, #2
 80028a0:	e1fe      	b.n	8002ca0 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80028a8:	2b01      	cmp	r3, #1
 80028aa:	d101      	bne.n	80028b0 <HAL_I2C_Master_Receive+0x50>
 80028ac:	2302      	movs	r3, #2
 80028ae:	e1f7      	b.n	8002ca0 <HAL_I2C_Master_Receive+0x440>
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	2201      	movs	r2, #1
 80028b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f003 0301 	and.w	r3, r3, #1
 80028c2:	2b01      	cmp	r3, #1
 80028c4:	d007      	beq.n	80028d6 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	681a      	ldr	r2, [r3, #0]
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f042 0201 	orr.w	r2, r2, #1
 80028d4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	681a      	ldr	r2, [r3, #0]
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80028e4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	2222      	movs	r2, #34	; 0x22
 80028ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	2210      	movs	r2, #16
 80028f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	2200      	movs	r2, #0
 80028fa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	687a      	ldr	r2, [r7, #4]
 8002900:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	893a      	ldrh	r2, [r7, #8]
 8002906:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800290c:	b29a      	uxth	r2, r3
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	4a5c      	ldr	r2, [pc, #368]	; (8002a88 <HAL_I2C_Master_Receive+0x228>)
 8002916:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002918:	8979      	ldrh	r1, [r7, #10]
 800291a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800291c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800291e:	68f8      	ldr	r0, [r7, #12]
 8002920:	f000 fa46 	bl	8002db0 <I2C_MasterRequestRead>
 8002924:	4603      	mov	r3, r0
 8002926:	2b00      	cmp	r3, #0
 8002928:	d001      	beq.n	800292e <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800292a:	2301      	movs	r3, #1
 800292c:	e1b8      	b.n	8002ca0 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002932:	2b00      	cmp	r3, #0
 8002934:	d113      	bne.n	800295e <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002936:	2300      	movs	r3, #0
 8002938:	623b      	str	r3, [r7, #32]
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	695b      	ldr	r3, [r3, #20]
 8002940:	623b      	str	r3, [r7, #32]
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	699b      	ldr	r3, [r3, #24]
 8002948:	623b      	str	r3, [r7, #32]
 800294a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	681a      	ldr	r2, [r3, #0]
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800295a:	601a      	str	r2, [r3, #0]
 800295c:	e18c      	b.n	8002c78 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002962:	2b01      	cmp	r3, #1
 8002964:	d11b      	bne.n	800299e <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	681a      	ldr	r2, [r3, #0]
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002974:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002976:	2300      	movs	r3, #0
 8002978:	61fb      	str	r3, [r7, #28]
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	695b      	ldr	r3, [r3, #20]
 8002980:	61fb      	str	r3, [r7, #28]
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	699b      	ldr	r3, [r3, #24]
 8002988:	61fb      	str	r3, [r7, #28]
 800298a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	681a      	ldr	r2, [r3, #0]
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800299a:	601a      	str	r2, [r3, #0]
 800299c:	e16c      	b.n	8002c78 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029a2:	2b02      	cmp	r3, #2
 80029a4:	d11b      	bne.n	80029de <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	681a      	ldr	r2, [r3, #0]
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80029b4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	681a      	ldr	r2, [r3, #0]
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80029c4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80029c6:	2300      	movs	r3, #0
 80029c8:	61bb      	str	r3, [r7, #24]
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	695b      	ldr	r3, [r3, #20]
 80029d0:	61bb      	str	r3, [r7, #24]
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	699b      	ldr	r3, [r3, #24]
 80029d8:	61bb      	str	r3, [r7, #24]
 80029da:	69bb      	ldr	r3, [r7, #24]
 80029dc:	e14c      	b.n	8002c78 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	681a      	ldr	r2, [r3, #0]
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80029ec:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80029ee:	2300      	movs	r3, #0
 80029f0:	617b      	str	r3, [r7, #20]
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	695b      	ldr	r3, [r3, #20]
 80029f8:	617b      	str	r3, [r7, #20]
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	699b      	ldr	r3, [r3, #24]
 8002a00:	617b      	str	r3, [r7, #20]
 8002a02:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002a04:	e138      	b.n	8002c78 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a0a:	2b03      	cmp	r3, #3
 8002a0c:	f200 80f1 	bhi.w	8002bf2 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a14:	2b01      	cmp	r3, #1
 8002a16:	d123      	bne.n	8002a60 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a1a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002a1c:	68f8      	ldr	r0, [r7, #12]
 8002a1e:	f000 fbed 	bl	80031fc <I2C_WaitOnRXNEFlagUntilTimeout>
 8002a22:	4603      	mov	r3, r0
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d001      	beq.n	8002a2c <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8002a28:	2301      	movs	r3, #1
 8002a2a:	e139      	b.n	8002ca0 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	691a      	ldr	r2, [r3, #16]
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a36:	b2d2      	uxtb	r2, r2
 8002a38:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a3e:	1c5a      	adds	r2, r3, #1
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a48:	3b01      	subs	r3, #1
 8002a4a:	b29a      	uxth	r2, r3
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a54:	b29b      	uxth	r3, r3
 8002a56:	3b01      	subs	r3, #1
 8002a58:	b29a      	uxth	r2, r3
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002a5e:	e10b      	b.n	8002c78 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a64:	2b02      	cmp	r3, #2
 8002a66:	d14e      	bne.n	8002b06 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002a68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a6a:	9300      	str	r3, [sp, #0]
 8002a6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a6e:	2200      	movs	r2, #0
 8002a70:	4906      	ldr	r1, [pc, #24]	; (8002a8c <HAL_I2C_Master_Receive+0x22c>)
 8002a72:	68f8      	ldr	r0, [r7, #12]
 8002a74:	f000 fa6a 	bl	8002f4c <I2C_WaitOnFlagUntilTimeout>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d008      	beq.n	8002a90 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8002a7e:	2301      	movs	r3, #1
 8002a80:	e10e      	b.n	8002ca0 <HAL_I2C_Master_Receive+0x440>
 8002a82:	bf00      	nop
 8002a84:	00100002 	.word	0x00100002
 8002a88:	ffff0000 	.word	0xffff0000
 8002a8c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	681a      	ldr	r2, [r3, #0]
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a9e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	691a      	ldr	r2, [r3, #16]
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aaa:	b2d2      	uxtb	r2, r2
 8002aac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ab2:	1c5a      	adds	r2, r3, #1
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002abc:	3b01      	subs	r3, #1
 8002abe:	b29a      	uxth	r2, r3
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ac8:	b29b      	uxth	r3, r3
 8002aca:	3b01      	subs	r3, #1
 8002acc:	b29a      	uxth	r2, r3
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	691a      	ldr	r2, [r3, #16]
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002adc:	b2d2      	uxtb	r2, r2
 8002ade:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ae4:	1c5a      	adds	r2, r3, #1
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002aee:	3b01      	subs	r3, #1
 8002af0:	b29a      	uxth	r2, r3
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002afa:	b29b      	uxth	r3, r3
 8002afc:	3b01      	subs	r3, #1
 8002afe:	b29a      	uxth	r2, r3
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002b04:	e0b8      	b.n	8002c78 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b08:	9300      	str	r3, [sp, #0]
 8002b0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	4966      	ldr	r1, [pc, #408]	; (8002ca8 <HAL_I2C_Master_Receive+0x448>)
 8002b10:	68f8      	ldr	r0, [r7, #12]
 8002b12:	f000 fa1b 	bl	8002f4c <I2C_WaitOnFlagUntilTimeout>
 8002b16:	4603      	mov	r3, r0
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d001      	beq.n	8002b20 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	e0bf      	b.n	8002ca0 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	681a      	ldr	r2, [r3, #0]
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002b2e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	691a      	ldr	r2, [r3, #16]
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b3a:	b2d2      	uxtb	r2, r2
 8002b3c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b42:	1c5a      	adds	r2, r3, #1
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b4c:	3b01      	subs	r3, #1
 8002b4e:	b29a      	uxth	r2, r3
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b58:	b29b      	uxth	r3, r3
 8002b5a:	3b01      	subs	r3, #1
 8002b5c:	b29a      	uxth	r2, r3
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b64:	9300      	str	r3, [sp, #0]
 8002b66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b68:	2200      	movs	r2, #0
 8002b6a:	494f      	ldr	r1, [pc, #316]	; (8002ca8 <HAL_I2C_Master_Receive+0x448>)
 8002b6c:	68f8      	ldr	r0, [r7, #12]
 8002b6e:	f000 f9ed 	bl	8002f4c <I2C_WaitOnFlagUntilTimeout>
 8002b72:	4603      	mov	r3, r0
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d001      	beq.n	8002b7c <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8002b78:	2301      	movs	r3, #1
 8002b7a:	e091      	b.n	8002ca0 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	681a      	ldr	r2, [r3, #0]
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b8a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	691a      	ldr	r2, [r3, #16]
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b96:	b2d2      	uxtb	r2, r2
 8002b98:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b9e:	1c5a      	adds	r2, r3, #1
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ba8:	3b01      	subs	r3, #1
 8002baa:	b29a      	uxth	r2, r3
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bb4:	b29b      	uxth	r3, r3
 8002bb6:	3b01      	subs	r3, #1
 8002bb8:	b29a      	uxth	r2, r3
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	691a      	ldr	r2, [r3, #16]
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bc8:	b2d2      	uxtb	r2, r2
 8002bca:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bd0:	1c5a      	adds	r2, r3, #1
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bda:	3b01      	subs	r3, #1
 8002bdc:	b29a      	uxth	r2, r3
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002be6:	b29b      	uxth	r3, r3
 8002be8:	3b01      	subs	r3, #1
 8002bea:	b29a      	uxth	r2, r3
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002bf0:	e042      	b.n	8002c78 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002bf2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002bf4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002bf6:	68f8      	ldr	r0, [r7, #12]
 8002bf8:	f000 fb00 	bl	80031fc <I2C_WaitOnRXNEFlagUntilTimeout>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d001      	beq.n	8002c06 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8002c02:	2301      	movs	r3, #1
 8002c04:	e04c      	b.n	8002ca0 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	691a      	ldr	r2, [r3, #16]
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c10:	b2d2      	uxtb	r2, r2
 8002c12:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c18:	1c5a      	adds	r2, r3, #1
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c22:	3b01      	subs	r3, #1
 8002c24:	b29a      	uxth	r2, r3
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c2e:	b29b      	uxth	r3, r3
 8002c30:	3b01      	subs	r3, #1
 8002c32:	b29a      	uxth	r2, r3
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	695b      	ldr	r3, [r3, #20]
 8002c3e:	f003 0304 	and.w	r3, r3, #4
 8002c42:	2b04      	cmp	r3, #4
 8002c44:	d118      	bne.n	8002c78 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	691a      	ldr	r2, [r3, #16]
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c50:	b2d2      	uxtb	r2, r2
 8002c52:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c58:	1c5a      	adds	r2, r3, #1
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c62:	3b01      	subs	r3, #1
 8002c64:	b29a      	uxth	r2, r3
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c6e:	b29b      	uxth	r3, r3
 8002c70:	3b01      	subs	r3, #1
 8002c72:	b29a      	uxth	r2, r3
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	f47f aec2 	bne.w	8002a06 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	2220      	movs	r2, #32
 8002c86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	2200      	movs	r2, #0
 8002c96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	e000      	b.n	8002ca0 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8002c9e:	2302      	movs	r3, #2
  }
}
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	3728      	adds	r7, #40	; 0x28
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	bd80      	pop	{r7, pc}
 8002ca8:	00010004 	.word	0x00010004

08002cac <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b088      	sub	sp, #32
 8002cb0:	af02      	add	r7, sp, #8
 8002cb2:	60f8      	str	r0, [r7, #12]
 8002cb4:	607a      	str	r2, [r7, #4]
 8002cb6:	603b      	str	r3, [r7, #0]
 8002cb8:	460b      	mov	r3, r1
 8002cba:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cc0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002cc2:	697b      	ldr	r3, [r7, #20]
 8002cc4:	2b08      	cmp	r3, #8
 8002cc6:	d006      	beq.n	8002cd6 <I2C_MasterRequestWrite+0x2a>
 8002cc8:	697b      	ldr	r3, [r7, #20]
 8002cca:	2b01      	cmp	r3, #1
 8002ccc:	d003      	beq.n	8002cd6 <I2C_MasterRequestWrite+0x2a>
 8002cce:	697b      	ldr	r3, [r7, #20]
 8002cd0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002cd4:	d108      	bne.n	8002ce8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	681a      	ldr	r2, [r3, #0]
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002ce4:	601a      	str	r2, [r3, #0]
 8002ce6:	e00b      	b.n	8002d00 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cec:	2b12      	cmp	r3, #18
 8002cee:	d107      	bne.n	8002d00 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	681a      	ldr	r2, [r3, #0]
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002cfe:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002d00:	683b      	ldr	r3, [r7, #0]
 8002d02:	9300      	str	r3, [sp, #0]
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2200      	movs	r2, #0
 8002d08:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002d0c:	68f8      	ldr	r0, [r7, #12]
 8002d0e:	f000 f91d 	bl	8002f4c <I2C_WaitOnFlagUntilTimeout>
 8002d12:	4603      	mov	r3, r0
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d00d      	beq.n	8002d34 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d22:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002d26:	d103      	bne.n	8002d30 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002d2e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002d30:	2303      	movs	r3, #3
 8002d32:	e035      	b.n	8002da0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	691b      	ldr	r3, [r3, #16]
 8002d38:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002d3c:	d108      	bne.n	8002d50 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002d3e:	897b      	ldrh	r3, [r7, #10]
 8002d40:	b2db      	uxtb	r3, r3
 8002d42:	461a      	mov	r2, r3
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002d4c:	611a      	str	r2, [r3, #16]
 8002d4e:	e01b      	b.n	8002d88 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002d50:	897b      	ldrh	r3, [r7, #10]
 8002d52:	11db      	asrs	r3, r3, #7
 8002d54:	b2db      	uxtb	r3, r3
 8002d56:	f003 0306 	and.w	r3, r3, #6
 8002d5a:	b2db      	uxtb	r3, r3
 8002d5c:	f063 030f 	orn	r3, r3, #15
 8002d60:	b2da      	uxtb	r2, r3
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002d68:	683b      	ldr	r3, [r7, #0]
 8002d6a:	687a      	ldr	r2, [r7, #4]
 8002d6c:	490e      	ldr	r1, [pc, #56]	; (8002da8 <I2C_MasterRequestWrite+0xfc>)
 8002d6e:	68f8      	ldr	r0, [r7, #12]
 8002d70:	f000 f943 	bl	8002ffa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002d74:	4603      	mov	r3, r0
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d001      	beq.n	8002d7e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002d7a:	2301      	movs	r3, #1
 8002d7c:	e010      	b.n	8002da0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002d7e:	897b      	ldrh	r3, [r7, #10]
 8002d80:	b2da      	uxtb	r2, r3
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	687a      	ldr	r2, [r7, #4]
 8002d8c:	4907      	ldr	r1, [pc, #28]	; (8002dac <I2C_MasterRequestWrite+0x100>)
 8002d8e:	68f8      	ldr	r0, [r7, #12]
 8002d90:	f000 f933 	bl	8002ffa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002d94:	4603      	mov	r3, r0
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d001      	beq.n	8002d9e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	e000      	b.n	8002da0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002d9e:	2300      	movs	r3, #0
}
 8002da0:	4618      	mov	r0, r3
 8002da2:	3718      	adds	r7, #24
 8002da4:	46bd      	mov	sp, r7
 8002da6:	bd80      	pop	{r7, pc}
 8002da8:	00010008 	.word	0x00010008
 8002dac:	00010002 	.word	0x00010002

08002db0 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b088      	sub	sp, #32
 8002db4:	af02      	add	r7, sp, #8
 8002db6:	60f8      	str	r0, [r7, #12]
 8002db8:	607a      	str	r2, [r7, #4]
 8002dba:	603b      	str	r3, [r7, #0]
 8002dbc:	460b      	mov	r3, r1
 8002dbe:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dc4:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	681a      	ldr	r2, [r3, #0]
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002dd4:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002dd6:	697b      	ldr	r3, [r7, #20]
 8002dd8:	2b08      	cmp	r3, #8
 8002dda:	d006      	beq.n	8002dea <I2C_MasterRequestRead+0x3a>
 8002ddc:	697b      	ldr	r3, [r7, #20]
 8002dde:	2b01      	cmp	r3, #1
 8002de0:	d003      	beq.n	8002dea <I2C_MasterRequestRead+0x3a>
 8002de2:	697b      	ldr	r3, [r7, #20]
 8002de4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002de8:	d108      	bne.n	8002dfc <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	681a      	ldr	r2, [r3, #0]
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002df8:	601a      	str	r2, [r3, #0]
 8002dfa:	e00b      	b.n	8002e14 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e00:	2b11      	cmp	r3, #17
 8002e02:	d107      	bne.n	8002e14 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	681a      	ldr	r2, [r3, #0]
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002e12:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	9300      	str	r3, [sp, #0]
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2200      	movs	r2, #0
 8002e1c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002e20:	68f8      	ldr	r0, [r7, #12]
 8002e22:	f000 f893 	bl	8002f4c <I2C_WaitOnFlagUntilTimeout>
 8002e26:	4603      	mov	r3, r0
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d00d      	beq.n	8002e48 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e36:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002e3a:	d103      	bne.n	8002e44 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002e42:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002e44:	2303      	movs	r3, #3
 8002e46:	e079      	b.n	8002f3c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	691b      	ldr	r3, [r3, #16]
 8002e4c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002e50:	d108      	bne.n	8002e64 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002e52:	897b      	ldrh	r3, [r7, #10]
 8002e54:	b2db      	uxtb	r3, r3
 8002e56:	f043 0301 	orr.w	r3, r3, #1
 8002e5a:	b2da      	uxtb	r2, r3
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	611a      	str	r2, [r3, #16]
 8002e62:	e05f      	b.n	8002f24 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002e64:	897b      	ldrh	r3, [r7, #10]
 8002e66:	11db      	asrs	r3, r3, #7
 8002e68:	b2db      	uxtb	r3, r3
 8002e6a:	f003 0306 	and.w	r3, r3, #6
 8002e6e:	b2db      	uxtb	r3, r3
 8002e70:	f063 030f 	orn	r3, r3, #15
 8002e74:	b2da      	uxtb	r2, r3
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	687a      	ldr	r2, [r7, #4]
 8002e80:	4930      	ldr	r1, [pc, #192]	; (8002f44 <I2C_MasterRequestRead+0x194>)
 8002e82:	68f8      	ldr	r0, [r7, #12]
 8002e84:	f000 f8b9 	bl	8002ffa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002e88:	4603      	mov	r3, r0
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d001      	beq.n	8002e92 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8002e8e:	2301      	movs	r3, #1
 8002e90:	e054      	b.n	8002f3c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002e92:	897b      	ldrh	r3, [r7, #10]
 8002e94:	b2da      	uxtb	r2, r3
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	687a      	ldr	r2, [r7, #4]
 8002ea0:	4929      	ldr	r1, [pc, #164]	; (8002f48 <I2C_MasterRequestRead+0x198>)
 8002ea2:	68f8      	ldr	r0, [r7, #12]
 8002ea4:	f000 f8a9 	bl	8002ffa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d001      	beq.n	8002eb2 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8002eae:	2301      	movs	r3, #1
 8002eb0:	e044      	b.n	8002f3c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	613b      	str	r3, [r7, #16]
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	695b      	ldr	r3, [r3, #20]
 8002ebc:	613b      	str	r3, [r7, #16]
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	699b      	ldr	r3, [r3, #24]
 8002ec4:	613b      	str	r3, [r7, #16]
 8002ec6:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	681a      	ldr	r2, [r3, #0]
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002ed6:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	9300      	str	r3, [sp, #0]
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2200      	movs	r2, #0
 8002ee0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002ee4:	68f8      	ldr	r0, [r7, #12]
 8002ee6:	f000 f831 	bl	8002f4c <I2C_WaitOnFlagUntilTimeout>
 8002eea:	4603      	mov	r3, r0
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d00d      	beq.n	8002f0c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002efa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002efe:	d103      	bne.n	8002f08 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002f06:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8002f08:	2303      	movs	r3, #3
 8002f0a:	e017      	b.n	8002f3c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8002f0c:	897b      	ldrh	r3, [r7, #10]
 8002f0e:	11db      	asrs	r3, r3, #7
 8002f10:	b2db      	uxtb	r3, r3
 8002f12:	f003 0306 	and.w	r3, r3, #6
 8002f16:	b2db      	uxtb	r3, r3
 8002f18:	f063 030e 	orn	r3, r3, #14
 8002f1c:	b2da      	uxtb	r2, r3
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	687a      	ldr	r2, [r7, #4]
 8002f28:	4907      	ldr	r1, [pc, #28]	; (8002f48 <I2C_MasterRequestRead+0x198>)
 8002f2a:	68f8      	ldr	r0, [r7, #12]
 8002f2c:	f000 f865 	bl	8002ffa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002f30:	4603      	mov	r3, r0
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d001      	beq.n	8002f3a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8002f36:	2301      	movs	r3, #1
 8002f38:	e000      	b.n	8002f3c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8002f3a:	2300      	movs	r3, #0
}
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	3718      	adds	r7, #24
 8002f40:	46bd      	mov	sp, r7
 8002f42:	bd80      	pop	{r7, pc}
 8002f44:	00010008 	.word	0x00010008
 8002f48:	00010002 	.word	0x00010002

08002f4c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b084      	sub	sp, #16
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	60f8      	str	r0, [r7, #12]
 8002f54:	60b9      	str	r1, [r7, #8]
 8002f56:	603b      	str	r3, [r7, #0]
 8002f58:	4613      	mov	r3, r2
 8002f5a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002f5c:	e025      	b.n	8002faa <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002f64:	d021      	beq.n	8002faa <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f66:	f7fe ff8f 	bl	8001e88 <HAL_GetTick>
 8002f6a:	4602      	mov	r2, r0
 8002f6c:	69bb      	ldr	r3, [r7, #24]
 8002f6e:	1ad3      	subs	r3, r2, r3
 8002f70:	683a      	ldr	r2, [r7, #0]
 8002f72:	429a      	cmp	r2, r3
 8002f74:	d302      	bcc.n	8002f7c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d116      	bne.n	8002faa <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	2200      	movs	r2, #0
 8002f80:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	2220      	movs	r2, #32
 8002f86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f96:	f043 0220 	orr.w	r2, r3, #32
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	e023      	b.n	8002ff2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002faa:	68bb      	ldr	r3, [r7, #8]
 8002fac:	0c1b      	lsrs	r3, r3, #16
 8002fae:	b2db      	uxtb	r3, r3
 8002fb0:	2b01      	cmp	r3, #1
 8002fb2:	d10d      	bne.n	8002fd0 <I2C_WaitOnFlagUntilTimeout+0x84>
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	695b      	ldr	r3, [r3, #20]
 8002fba:	43da      	mvns	r2, r3
 8002fbc:	68bb      	ldr	r3, [r7, #8]
 8002fbe:	4013      	ands	r3, r2
 8002fc0:	b29b      	uxth	r3, r3
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	bf0c      	ite	eq
 8002fc6:	2301      	moveq	r3, #1
 8002fc8:	2300      	movne	r3, #0
 8002fca:	b2db      	uxtb	r3, r3
 8002fcc:	461a      	mov	r2, r3
 8002fce:	e00c      	b.n	8002fea <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	699b      	ldr	r3, [r3, #24]
 8002fd6:	43da      	mvns	r2, r3
 8002fd8:	68bb      	ldr	r3, [r7, #8]
 8002fda:	4013      	ands	r3, r2
 8002fdc:	b29b      	uxth	r3, r3
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	bf0c      	ite	eq
 8002fe2:	2301      	moveq	r3, #1
 8002fe4:	2300      	movne	r3, #0
 8002fe6:	b2db      	uxtb	r3, r3
 8002fe8:	461a      	mov	r2, r3
 8002fea:	79fb      	ldrb	r3, [r7, #7]
 8002fec:	429a      	cmp	r2, r3
 8002fee:	d0b6      	beq.n	8002f5e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002ff0:	2300      	movs	r3, #0
}
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	3710      	adds	r7, #16
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd80      	pop	{r7, pc}

08002ffa <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002ffa:	b580      	push	{r7, lr}
 8002ffc:	b084      	sub	sp, #16
 8002ffe:	af00      	add	r7, sp, #0
 8003000:	60f8      	str	r0, [r7, #12]
 8003002:	60b9      	str	r1, [r7, #8]
 8003004:	607a      	str	r2, [r7, #4]
 8003006:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003008:	e051      	b.n	80030ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	695b      	ldr	r3, [r3, #20]
 8003010:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003014:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003018:	d123      	bne.n	8003062 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	681a      	ldr	r2, [r3, #0]
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003028:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003032:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	2200      	movs	r2, #0
 8003038:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	2220      	movs	r2, #32
 800303e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	2200      	movs	r2, #0
 8003046:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800304e:	f043 0204 	orr.w	r2, r3, #4
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	2200      	movs	r2, #0
 800305a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800305e:	2301      	movs	r3, #1
 8003060:	e046      	b.n	80030f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003068:	d021      	beq.n	80030ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800306a:	f7fe ff0d 	bl	8001e88 <HAL_GetTick>
 800306e:	4602      	mov	r2, r0
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	1ad3      	subs	r3, r2, r3
 8003074:	687a      	ldr	r2, [r7, #4]
 8003076:	429a      	cmp	r2, r3
 8003078:	d302      	bcc.n	8003080 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2b00      	cmp	r3, #0
 800307e:	d116      	bne.n	80030ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	2200      	movs	r2, #0
 8003084:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	2220      	movs	r2, #32
 800308a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	2200      	movs	r2, #0
 8003092:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800309a:	f043 0220 	orr.w	r2, r3, #32
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	2200      	movs	r2, #0
 80030a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80030aa:	2301      	movs	r3, #1
 80030ac:	e020      	b.n	80030f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80030ae:	68bb      	ldr	r3, [r7, #8]
 80030b0:	0c1b      	lsrs	r3, r3, #16
 80030b2:	b2db      	uxtb	r3, r3
 80030b4:	2b01      	cmp	r3, #1
 80030b6:	d10c      	bne.n	80030d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	695b      	ldr	r3, [r3, #20]
 80030be:	43da      	mvns	r2, r3
 80030c0:	68bb      	ldr	r3, [r7, #8]
 80030c2:	4013      	ands	r3, r2
 80030c4:	b29b      	uxth	r3, r3
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	bf14      	ite	ne
 80030ca:	2301      	movne	r3, #1
 80030cc:	2300      	moveq	r3, #0
 80030ce:	b2db      	uxtb	r3, r3
 80030d0:	e00b      	b.n	80030ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	699b      	ldr	r3, [r3, #24]
 80030d8:	43da      	mvns	r2, r3
 80030da:	68bb      	ldr	r3, [r7, #8]
 80030dc:	4013      	ands	r3, r2
 80030de:	b29b      	uxth	r3, r3
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	bf14      	ite	ne
 80030e4:	2301      	movne	r3, #1
 80030e6:	2300      	moveq	r3, #0
 80030e8:	b2db      	uxtb	r3, r3
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d18d      	bne.n	800300a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80030ee:	2300      	movs	r3, #0
}
 80030f0:	4618      	mov	r0, r3
 80030f2:	3710      	adds	r7, #16
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bd80      	pop	{r7, pc}

080030f8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b084      	sub	sp, #16
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	60f8      	str	r0, [r7, #12]
 8003100:	60b9      	str	r1, [r7, #8]
 8003102:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003104:	e02d      	b.n	8003162 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003106:	68f8      	ldr	r0, [r7, #12]
 8003108:	f000 f8ce 	bl	80032a8 <I2C_IsAcknowledgeFailed>
 800310c:	4603      	mov	r3, r0
 800310e:	2b00      	cmp	r3, #0
 8003110:	d001      	beq.n	8003116 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003112:	2301      	movs	r3, #1
 8003114:	e02d      	b.n	8003172 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003116:	68bb      	ldr	r3, [r7, #8]
 8003118:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800311c:	d021      	beq.n	8003162 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800311e:	f7fe feb3 	bl	8001e88 <HAL_GetTick>
 8003122:	4602      	mov	r2, r0
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	1ad3      	subs	r3, r2, r3
 8003128:	68ba      	ldr	r2, [r7, #8]
 800312a:	429a      	cmp	r2, r3
 800312c:	d302      	bcc.n	8003134 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800312e:	68bb      	ldr	r3, [r7, #8]
 8003130:	2b00      	cmp	r3, #0
 8003132:	d116      	bne.n	8003162 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	2200      	movs	r2, #0
 8003138:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	2220      	movs	r2, #32
 800313e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	2200      	movs	r2, #0
 8003146:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800314e:	f043 0220 	orr.w	r2, r3, #32
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	2200      	movs	r2, #0
 800315a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800315e:	2301      	movs	r3, #1
 8003160:	e007      	b.n	8003172 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	695b      	ldr	r3, [r3, #20]
 8003168:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800316c:	2b80      	cmp	r3, #128	; 0x80
 800316e:	d1ca      	bne.n	8003106 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003170:	2300      	movs	r3, #0
}
 8003172:	4618      	mov	r0, r3
 8003174:	3710      	adds	r7, #16
 8003176:	46bd      	mov	sp, r7
 8003178:	bd80      	pop	{r7, pc}

0800317a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800317a:	b580      	push	{r7, lr}
 800317c:	b084      	sub	sp, #16
 800317e:	af00      	add	r7, sp, #0
 8003180:	60f8      	str	r0, [r7, #12]
 8003182:	60b9      	str	r1, [r7, #8]
 8003184:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003186:	e02d      	b.n	80031e4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003188:	68f8      	ldr	r0, [r7, #12]
 800318a:	f000 f88d 	bl	80032a8 <I2C_IsAcknowledgeFailed>
 800318e:	4603      	mov	r3, r0
 8003190:	2b00      	cmp	r3, #0
 8003192:	d001      	beq.n	8003198 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003194:	2301      	movs	r3, #1
 8003196:	e02d      	b.n	80031f4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003198:	68bb      	ldr	r3, [r7, #8]
 800319a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800319e:	d021      	beq.n	80031e4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031a0:	f7fe fe72 	bl	8001e88 <HAL_GetTick>
 80031a4:	4602      	mov	r2, r0
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	1ad3      	subs	r3, r2, r3
 80031aa:	68ba      	ldr	r2, [r7, #8]
 80031ac:	429a      	cmp	r2, r3
 80031ae:	d302      	bcc.n	80031b6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80031b0:	68bb      	ldr	r3, [r7, #8]
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d116      	bne.n	80031e4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	2200      	movs	r2, #0
 80031ba:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	2220      	movs	r2, #32
 80031c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	2200      	movs	r2, #0
 80031c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031d0:	f043 0220 	orr.w	r2, r3, #32
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	2200      	movs	r2, #0
 80031dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80031e0:	2301      	movs	r3, #1
 80031e2:	e007      	b.n	80031f4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	695b      	ldr	r3, [r3, #20]
 80031ea:	f003 0304 	and.w	r3, r3, #4
 80031ee:	2b04      	cmp	r3, #4
 80031f0:	d1ca      	bne.n	8003188 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80031f2:	2300      	movs	r3, #0
}
 80031f4:	4618      	mov	r0, r3
 80031f6:	3710      	adds	r7, #16
 80031f8:	46bd      	mov	sp, r7
 80031fa:	bd80      	pop	{r7, pc}

080031fc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b084      	sub	sp, #16
 8003200:	af00      	add	r7, sp, #0
 8003202:	60f8      	str	r0, [r7, #12]
 8003204:	60b9      	str	r1, [r7, #8]
 8003206:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003208:	e042      	b.n	8003290 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	695b      	ldr	r3, [r3, #20]
 8003210:	f003 0310 	and.w	r3, r3, #16
 8003214:	2b10      	cmp	r3, #16
 8003216:	d119      	bne.n	800324c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f06f 0210 	mvn.w	r2, #16
 8003220:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	2200      	movs	r2, #0
 8003226:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	2220      	movs	r2, #32
 800322c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	2200      	movs	r2, #0
 8003234:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	2200      	movs	r2, #0
 8003244:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003248:	2301      	movs	r3, #1
 800324a:	e029      	b.n	80032a0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800324c:	f7fe fe1c 	bl	8001e88 <HAL_GetTick>
 8003250:	4602      	mov	r2, r0
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	1ad3      	subs	r3, r2, r3
 8003256:	68ba      	ldr	r2, [r7, #8]
 8003258:	429a      	cmp	r2, r3
 800325a:	d302      	bcc.n	8003262 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800325c:	68bb      	ldr	r3, [r7, #8]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d116      	bne.n	8003290 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	2200      	movs	r2, #0
 8003266:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	2220      	movs	r2, #32
 800326c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	2200      	movs	r2, #0
 8003274:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800327c:	f043 0220 	orr.w	r2, r3, #32
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	2200      	movs	r2, #0
 8003288:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800328c:	2301      	movs	r3, #1
 800328e:	e007      	b.n	80032a0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	695b      	ldr	r3, [r3, #20]
 8003296:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800329a:	2b40      	cmp	r3, #64	; 0x40
 800329c:	d1b5      	bne.n	800320a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800329e:	2300      	movs	r3, #0
}
 80032a0:	4618      	mov	r0, r3
 80032a2:	3710      	adds	r7, #16
 80032a4:	46bd      	mov	sp, r7
 80032a6:	bd80      	pop	{r7, pc}

080032a8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80032a8:	b480      	push	{r7}
 80032aa:	b083      	sub	sp, #12
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	695b      	ldr	r3, [r3, #20]
 80032b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032be:	d11b      	bne.n	80032f8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80032c8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	2200      	movs	r2, #0
 80032ce:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2220      	movs	r2, #32
 80032d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2200      	movs	r2, #0
 80032dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032e4:	f043 0204 	orr.w	r2, r3, #4
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2200      	movs	r2, #0
 80032f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80032f4:	2301      	movs	r3, #1
 80032f6:	e000      	b.n	80032fa <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80032f8:	2300      	movs	r3, #0
}
 80032fa:	4618      	mov	r0, r3
 80032fc:	370c      	adds	r7, #12
 80032fe:	46bd      	mov	sp, r7
 8003300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003304:	4770      	bx	lr
	...

08003308 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	b084      	sub	sp, #16
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
 8003310:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2b00      	cmp	r3, #0
 8003316:	d101      	bne.n	800331c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003318:	2301      	movs	r3, #1
 800331a:	e0cc      	b.n	80034b6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800331c:	4b68      	ldr	r3, [pc, #416]	; (80034c0 <HAL_RCC_ClockConfig+0x1b8>)
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f003 030f 	and.w	r3, r3, #15
 8003324:	683a      	ldr	r2, [r7, #0]
 8003326:	429a      	cmp	r2, r3
 8003328:	d90c      	bls.n	8003344 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800332a:	4b65      	ldr	r3, [pc, #404]	; (80034c0 <HAL_RCC_ClockConfig+0x1b8>)
 800332c:	683a      	ldr	r2, [r7, #0]
 800332e:	b2d2      	uxtb	r2, r2
 8003330:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003332:	4b63      	ldr	r3, [pc, #396]	; (80034c0 <HAL_RCC_ClockConfig+0x1b8>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f003 030f 	and.w	r3, r3, #15
 800333a:	683a      	ldr	r2, [r7, #0]
 800333c:	429a      	cmp	r2, r3
 800333e:	d001      	beq.n	8003344 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003340:	2301      	movs	r3, #1
 8003342:	e0b8      	b.n	80034b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f003 0302 	and.w	r3, r3, #2
 800334c:	2b00      	cmp	r3, #0
 800334e:	d020      	beq.n	8003392 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f003 0304 	and.w	r3, r3, #4
 8003358:	2b00      	cmp	r3, #0
 800335a:	d005      	beq.n	8003368 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800335c:	4b59      	ldr	r3, [pc, #356]	; (80034c4 <HAL_RCC_ClockConfig+0x1bc>)
 800335e:	689b      	ldr	r3, [r3, #8]
 8003360:	4a58      	ldr	r2, [pc, #352]	; (80034c4 <HAL_RCC_ClockConfig+0x1bc>)
 8003362:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003366:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f003 0308 	and.w	r3, r3, #8
 8003370:	2b00      	cmp	r3, #0
 8003372:	d005      	beq.n	8003380 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003374:	4b53      	ldr	r3, [pc, #332]	; (80034c4 <HAL_RCC_ClockConfig+0x1bc>)
 8003376:	689b      	ldr	r3, [r3, #8]
 8003378:	4a52      	ldr	r2, [pc, #328]	; (80034c4 <HAL_RCC_ClockConfig+0x1bc>)
 800337a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800337e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003380:	4b50      	ldr	r3, [pc, #320]	; (80034c4 <HAL_RCC_ClockConfig+0x1bc>)
 8003382:	689b      	ldr	r3, [r3, #8]
 8003384:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	689b      	ldr	r3, [r3, #8]
 800338c:	494d      	ldr	r1, [pc, #308]	; (80034c4 <HAL_RCC_ClockConfig+0x1bc>)
 800338e:	4313      	orrs	r3, r2
 8003390:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f003 0301 	and.w	r3, r3, #1
 800339a:	2b00      	cmp	r3, #0
 800339c:	d044      	beq.n	8003428 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	685b      	ldr	r3, [r3, #4]
 80033a2:	2b01      	cmp	r3, #1
 80033a4:	d107      	bne.n	80033b6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033a6:	4b47      	ldr	r3, [pc, #284]	; (80034c4 <HAL_RCC_ClockConfig+0x1bc>)
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d119      	bne.n	80033e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033b2:	2301      	movs	r3, #1
 80033b4:	e07f      	b.n	80034b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	685b      	ldr	r3, [r3, #4]
 80033ba:	2b02      	cmp	r3, #2
 80033bc:	d003      	beq.n	80033c6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80033c2:	2b03      	cmp	r3, #3
 80033c4:	d107      	bne.n	80033d6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033c6:	4b3f      	ldr	r3, [pc, #252]	; (80034c4 <HAL_RCC_ClockConfig+0x1bc>)
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d109      	bne.n	80033e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033d2:	2301      	movs	r3, #1
 80033d4:	e06f      	b.n	80034b6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80033d6:	4b3b      	ldr	r3, [pc, #236]	; (80034c4 <HAL_RCC_ClockConfig+0x1bc>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f003 0302 	and.w	r3, r3, #2
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d101      	bne.n	80033e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80033e2:	2301      	movs	r3, #1
 80033e4:	e067      	b.n	80034b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80033e6:	4b37      	ldr	r3, [pc, #220]	; (80034c4 <HAL_RCC_ClockConfig+0x1bc>)
 80033e8:	689b      	ldr	r3, [r3, #8]
 80033ea:	f023 0203 	bic.w	r2, r3, #3
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	685b      	ldr	r3, [r3, #4]
 80033f2:	4934      	ldr	r1, [pc, #208]	; (80034c4 <HAL_RCC_ClockConfig+0x1bc>)
 80033f4:	4313      	orrs	r3, r2
 80033f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80033f8:	f7fe fd46 	bl	8001e88 <HAL_GetTick>
 80033fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033fe:	e00a      	b.n	8003416 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003400:	f7fe fd42 	bl	8001e88 <HAL_GetTick>
 8003404:	4602      	mov	r2, r0
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	1ad3      	subs	r3, r2, r3
 800340a:	f241 3288 	movw	r2, #5000	; 0x1388
 800340e:	4293      	cmp	r3, r2
 8003410:	d901      	bls.n	8003416 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003412:	2303      	movs	r3, #3
 8003414:	e04f      	b.n	80034b6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003416:	4b2b      	ldr	r3, [pc, #172]	; (80034c4 <HAL_RCC_ClockConfig+0x1bc>)
 8003418:	689b      	ldr	r3, [r3, #8]
 800341a:	f003 020c 	and.w	r2, r3, #12
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	685b      	ldr	r3, [r3, #4]
 8003422:	009b      	lsls	r3, r3, #2
 8003424:	429a      	cmp	r2, r3
 8003426:	d1eb      	bne.n	8003400 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003428:	4b25      	ldr	r3, [pc, #148]	; (80034c0 <HAL_RCC_ClockConfig+0x1b8>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f003 030f 	and.w	r3, r3, #15
 8003430:	683a      	ldr	r2, [r7, #0]
 8003432:	429a      	cmp	r2, r3
 8003434:	d20c      	bcs.n	8003450 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003436:	4b22      	ldr	r3, [pc, #136]	; (80034c0 <HAL_RCC_ClockConfig+0x1b8>)
 8003438:	683a      	ldr	r2, [r7, #0]
 800343a:	b2d2      	uxtb	r2, r2
 800343c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800343e:	4b20      	ldr	r3, [pc, #128]	; (80034c0 <HAL_RCC_ClockConfig+0x1b8>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f003 030f 	and.w	r3, r3, #15
 8003446:	683a      	ldr	r2, [r7, #0]
 8003448:	429a      	cmp	r2, r3
 800344a:	d001      	beq.n	8003450 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800344c:	2301      	movs	r3, #1
 800344e:	e032      	b.n	80034b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f003 0304 	and.w	r3, r3, #4
 8003458:	2b00      	cmp	r3, #0
 800345a:	d008      	beq.n	800346e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800345c:	4b19      	ldr	r3, [pc, #100]	; (80034c4 <HAL_RCC_ClockConfig+0x1bc>)
 800345e:	689b      	ldr	r3, [r3, #8]
 8003460:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	68db      	ldr	r3, [r3, #12]
 8003468:	4916      	ldr	r1, [pc, #88]	; (80034c4 <HAL_RCC_ClockConfig+0x1bc>)
 800346a:	4313      	orrs	r3, r2
 800346c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f003 0308 	and.w	r3, r3, #8
 8003476:	2b00      	cmp	r3, #0
 8003478:	d009      	beq.n	800348e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800347a:	4b12      	ldr	r3, [pc, #72]	; (80034c4 <HAL_RCC_ClockConfig+0x1bc>)
 800347c:	689b      	ldr	r3, [r3, #8]
 800347e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	691b      	ldr	r3, [r3, #16]
 8003486:	00db      	lsls	r3, r3, #3
 8003488:	490e      	ldr	r1, [pc, #56]	; (80034c4 <HAL_RCC_ClockConfig+0x1bc>)
 800348a:	4313      	orrs	r3, r2
 800348c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800348e:	f000 f855 	bl	800353c <HAL_RCC_GetSysClockFreq>
 8003492:	4602      	mov	r2, r0
 8003494:	4b0b      	ldr	r3, [pc, #44]	; (80034c4 <HAL_RCC_ClockConfig+0x1bc>)
 8003496:	689b      	ldr	r3, [r3, #8]
 8003498:	091b      	lsrs	r3, r3, #4
 800349a:	f003 030f 	and.w	r3, r3, #15
 800349e:	490a      	ldr	r1, [pc, #40]	; (80034c8 <HAL_RCC_ClockConfig+0x1c0>)
 80034a0:	5ccb      	ldrb	r3, [r1, r3]
 80034a2:	fa22 f303 	lsr.w	r3, r2, r3
 80034a6:	4a09      	ldr	r2, [pc, #36]	; (80034cc <HAL_RCC_ClockConfig+0x1c4>)
 80034a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80034aa:	4b09      	ldr	r3, [pc, #36]	; (80034d0 <HAL_RCC_ClockConfig+0x1c8>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	4618      	mov	r0, r3
 80034b0:	f7fe fca6 	bl	8001e00 <HAL_InitTick>

  return HAL_OK;
 80034b4:	2300      	movs	r3, #0
}
 80034b6:	4618      	mov	r0, r3
 80034b8:	3710      	adds	r7, #16
 80034ba:	46bd      	mov	sp, r7
 80034bc:	bd80      	pop	{r7, pc}
 80034be:	bf00      	nop
 80034c0:	40023c00 	.word	0x40023c00
 80034c4:	40023800 	.word	0x40023800
 80034c8:	080093b0 	.word	0x080093b0
 80034cc:	20000000 	.word	0x20000000
 80034d0:	20000004 	.word	0x20000004

080034d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80034d4:	b480      	push	{r7}
 80034d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80034d8:	4b03      	ldr	r3, [pc, #12]	; (80034e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80034da:	681b      	ldr	r3, [r3, #0]
}
 80034dc:	4618      	mov	r0, r3
 80034de:	46bd      	mov	sp, r7
 80034e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e4:	4770      	bx	lr
 80034e6:	bf00      	nop
 80034e8:	20000000 	.word	0x20000000

080034ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80034f0:	f7ff fff0 	bl	80034d4 <HAL_RCC_GetHCLKFreq>
 80034f4:	4602      	mov	r2, r0
 80034f6:	4b05      	ldr	r3, [pc, #20]	; (800350c <HAL_RCC_GetPCLK1Freq+0x20>)
 80034f8:	689b      	ldr	r3, [r3, #8]
 80034fa:	0a9b      	lsrs	r3, r3, #10
 80034fc:	f003 0307 	and.w	r3, r3, #7
 8003500:	4903      	ldr	r1, [pc, #12]	; (8003510 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003502:	5ccb      	ldrb	r3, [r1, r3]
 8003504:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003508:	4618      	mov	r0, r3
 800350a:	bd80      	pop	{r7, pc}
 800350c:	40023800 	.word	0x40023800
 8003510:	080093c0 	.word	0x080093c0

08003514 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003518:	f7ff ffdc 	bl	80034d4 <HAL_RCC_GetHCLKFreq>
 800351c:	4602      	mov	r2, r0
 800351e:	4b05      	ldr	r3, [pc, #20]	; (8003534 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003520:	689b      	ldr	r3, [r3, #8]
 8003522:	0b5b      	lsrs	r3, r3, #13
 8003524:	f003 0307 	and.w	r3, r3, #7
 8003528:	4903      	ldr	r1, [pc, #12]	; (8003538 <HAL_RCC_GetPCLK2Freq+0x24>)
 800352a:	5ccb      	ldrb	r3, [r1, r3]
 800352c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003530:	4618      	mov	r0, r3
 8003532:	bd80      	pop	{r7, pc}
 8003534:	40023800 	.word	0x40023800
 8003538:	080093c0 	.word	0x080093c0

0800353c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800353c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003540:	b0ae      	sub	sp, #184	; 0xb8
 8003542:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003544:	2300      	movs	r3, #0
 8003546:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 800354a:	2300      	movs	r3, #0
 800354c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8003550:	2300      	movs	r3, #0
 8003552:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8003556:	2300      	movs	r3, #0
 8003558:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 800355c:	2300      	movs	r3, #0
 800355e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003562:	4bcb      	ldr	r3, [pc, #812]	; (8003890 <HAL_RCC_GetSysClockFreq+0x354>)
 8003564:	689b      	ldr	r3, [r3, #8]
 8003566:	f003 030c 	and.w	r3, r3, #12
 800356a:	2b0c      	cmp	r3, #12
 800356c:	f200 8206 	bhi.w	800397c <HAL_RCC_GetSysClockFreq+0x440>
 8003570:	a201      	add	r2, pc, #4	; (adr r2, 8003578 <HAL_RCC_GetSysClockFreq+0x3c>)
 8003572:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003576:	bf00      	nop
 8003578:	080035ad 	.word	0x080035ad
 800357c:	0800397d 	.word	0x0800397d
 8003580:	0800397d 	.word	0x0800397d
 8003584:	0800397d 	.word	0x0800397d
 8003588:	080035b5 	.word	0x080035b5
 800358c:	0800397d 	.word	0x0800397d
 8003590:	0800397d 	.word	0x0800397d
 8003594:	0800397d 	.word	0x0800397d
 8003598:	080035bd 	.word	0x080035bd
 800359c:	0800397d 	.word	0x0800397d
 80035a0:	0800397d 	.word	0x0800397d
 80035a4:	0800397d 	.word	0x0800397d
 80035a8:	080037ad 	.word	0x080037ad
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80035ac:	4bb9      	ldr	r3, [pc, #740]	; (8003894 <HAL_RCC_GetSysClockFreq+0x358>)
 80035ae:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 80035b2:	e1e7      	b.n	8003984 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80035b4:	4bb8      	ldr	r3, [pc, #736]	; (8003898 <HAL_RCC_GetSysClockFreq+0x35c>)
 80035b6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80035ba:	e1e3      	b.n	8003984 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80035bc:	4bb4      	ldr	r3, [pc, #720]	; (8003890 <HAL_RCC_GetSysClockFreq+0x354>)
 80035be:	685b      	ldr	r3, [r3, #4]
 80035c0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80035c4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80035c8:	4bb1      	ldr	r3, [pc, #708]	; (8003890 <HAL_RCC_GetSysClockFreq+0x354>)
 80035ca:	685b      	ldr	r3, [r3, #4]
 80035cc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d071      	beq.n	80036b8 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80035d4:	4bae      	ldr	r3, [pc, #696]	; (8003890 <HAL_RCC_GetSysClockFreq+0x354>)
 80035d6:	685b      	ldr	r3, [r3, #4]
 80035d8:	099b      	lsrs	r3, r3, #6
 80035da:	2200      	movs	r2, #0
 80035dc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80035e0:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 80035e4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80035e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035ec:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80035f0:	2300      	movs	r3, #0
 80035f2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80035f6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80035fa:	4622      	mov	r2, r4
 80035fc:	462b      	mov	r3, r5
 80035fe:	f04f 0000 	mov.w	r0, #0
 8003602:	f04f 0100 	mov.w	r1, #0
 8003606:	0159      	lsls	r1, r3, #5
 8003608:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800360c:	0150      	lsls	r0, r2, #5
 800360e:	4602      	mov	r2, r0
 8003610:	460b      	mov	r3, r1
 8003612:	4621      	mov	r1, r4
 8003614:	1a51      	subs	r1, r2, r1
 8003616:	6439      	str	r1, [r7, #64]	; 0x40
 8003618:	4629      	mov	r1, r5
 800361a:	eb63 0301 	sbc.w	r3, r3, r1
 800361e:	647b      	str	r3, [r7, #68]	; 0x44
 8003620:	f04f 0200 	mov.w	r2, #0
 8003624:	f04f 0300 	mov.w	r3, #0
 8003628:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 800362c:	4649      	mov	r1, r9
 800362e:	018b      	lsls	r3, r1, #6
 8003630:	4641      	mov	r1, r8
 8003632:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003636:	4641      	mov	r1, r8
 8003638:	018a      	lsls	r2, r1, #6
 800363a:	4641      	mov	r1, r8
 800363c:	1a51      	subs	r1, r2, r1
 800363e:	63b9      	str	r1, [r7, #56]	; 0x38
 8003640:	4649      	mov	r1, r9
 8003642:	eb63 0301 	sbc.w	r3, r3, r1
 8003646:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003648:	f04f 0200 	mov.w	r2, #0
 800364c:	f04f 0300 	mov.w	r3, #0
 8003650:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8003654:	4649      	mov	r1, r9
 8003656:	00cb      	lsls	r3, r1, #3
 8003658:	4641      	mov	r1, r8
 800365a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800365e:	4641      	mov	r1, r8
 8003660:	00ca      	lsls	r2, r1, #3
 8003662:	4610      	mov	r0, r2
 8003664:	4619      	mov	r1, r3
 8003666:	4603      	mov	r3, r0
 8003668:	4622      	mov	r2, r4
 800366a:	189b      	adds	r3, r3, r2
 800366c:	633b      	str	r3, [r7, #48]	; 0x30
 800366e:	462b      	mov	r3, r5
 8003670:	460a      	mov	r2, r1
 8003672:	eb42 0303 	adc.w	r3, r2, r3
 8003676:	637b      	str	r3, [r7, #52]	; 0x34
 8003678:	f04f 0200 	mov.w	r2, #0
 800367c:	f04f 0300 	mov.w	r3, #0
 8003680:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003684:	4629      	mov	r1, r5
 8003686:	024b      	lsls	r3, r1, #9
 8003688:	4621      	mov	r1, r4
 800368a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800368e:	4621      	mov	r1, r4
 8003690:	024a      	lsls	r2, r1, #9
 8003692:	4610      	mov	r0, r2
 8003694:	4619      	mov	r1, r3
 8003696:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800369a:	2200      	movs	r2, #0
 800369c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80036a0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80036a4:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80036a8:	f7fd faee 	bl	8000c88 <__aeabi_uldivmod>
 80036ac:	4602      	mov	r2, r0
 80036ae:	460b      	mov	r3, r1
 80036b0:	4613      	mov	r3, r2
 80036b2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80036b6:	e067      	b.n	8003788 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80036b8:	4b75      	ldr	r3, [pc, #468]	; (8003890 <HAL_RCC_GetSysClockFreq+0x354>)
 80036ba:	685b      	ldr	r3, [r3, #4]
 80036bc:	099b      	lsrs	r3, r3, #6
 80036be:	2200      	movs	r2, #0
 80036c0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80036c4:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 80036c8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80036cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80036d0:	67bb      	str	r3, [r7, #120]	; 0x78
 80036d2:	2300      	movs	r3, #0
 80036d4:	67fb      	str	r3, [r7, #124]	; 0x7c
 80036d6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 80036da:	4622      	mov	r2, r4
 80036dc:	462b      	mov	r3, r5
 80036de:	f04f 0000 	mov.w	r0, #0
 80036e2:	f04f 0100 	mov.w	r1, #0
 80036e6:	0159      	lsls	r1, r3, #5
 80036e8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80036ec:	0150      	lsls	r0, r2, #5
 80036ee:	4602      	mov	r2, r0
 80036f0:	460b      	mov	r3, r1
 80036f2:	4621      	mov	r1, r4
 80036f4:	1a51      	subs	r1, r2, r1
 80036f6:	62b9      	str	r1, [r7, #40]	; 0x28
 80036f8:	4629      	mov	r1, r5
 80036fa:	eb63 0301 	sbc.w	r3, r3, r1
 80036fe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003700:	f04f 0200 	mov.w	r2, #0
 8003704:	f04f 0300 	mov.w	r3, #0
 8003708:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 800370c:	4649      	mov	r1, r9
 800370e:	018b      	lsls	r3, r1, #6
 8003710:	4641      	mov	r1, r8
 8003712:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003716:	4641      	mov	r1, r8
 8003718:	018a      	lsls	r2, r1, #6
 800371a:	4641      	mov	r1, r8
 800371c:	ebb2 0a01 	subs.w	sl, r2, r1
 8003720:	4649      	mov	r1, r9
 8003722:	eb63 0b01 	sbc.w	fp, r3, r1
 8003726:	f04f 0200 	mov.w	r2, #0
 800372a:	f04f 0300 	mov.w	r3, #0
 800372e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003732:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003736:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800373a:	4692      	mov	sl, r2
 800373c:	469b      	mov	fp, r3
 800373e:	4623      	mov	r3, r4
 8003740:	eb1a 0303 	adds.w	r3, sl, r3
 8003744:	623b      	str	r3, [r7, #32]
 8003746:	462b      	mov	r3, r5
 8003748:	eb4b 0303 	adc.w	r3, fp, r3
 800374c:	627b      	str	r3, [r7, #36]	; 0x24
 800374e:	f04f 0200 	mov.w	r2, #0
 8003752:	f04f 0300 	mov.w	r3, #0
 8003756:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800375a:	4629      	mov	r1, r5
 800375c:	028b      	lsls	r3, r1, #10
 800375e:	4621      	mov	r1, r4
 8003760:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003764:	4621      	mov	r1, r4
 8003766:	028a      	lsls	r2, r1, #10
 8003768:	4610      	mov	r0, r2
 800376a:	4619      	mov	r1, r3
 800376c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003770:	2200      	movs	r2, #0
 8003772:	673b      	str	r3, [r7, #112]	; 0x70
 8003774:	677a      	str	r2, [r7, #116]	; 0x74
 8003776:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800377a:	f7fd fa85 	bl	8000c88 <__aeabi_uldivmod>
 800377e:	4602      	mov	r2, r0
 8003780:	460b      	mov	r3, r1
 8003782:	4613      	mov	r3, r2
 8003784:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003788:	4b41      	ldr	r3, [pc, #260]	; (8003890 <HAL_RCC_GetSysClockFreq+0x354>)
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	0c1b      	lsrs	r3, r3, #16
 800378e:	f003 0303 	and.w	r3, r3, #3
 8003792:	3301      	adds	r3, #1
 8003794:	005b      	lsls	r3, r3, #1
 8003796:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 800379a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800379e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80037a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80037a6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80037aa:	e0eb      	b.n	8003984 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80037ac:	4b38      	ldr	r3, [pc, #224]	; (8003890 <HAL_RCC_GetSysClockFreq+0x354>)
 80037ae:	685b      	ldr	r3, [r3, #4]
 80037b0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80037b4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80037b8:	4b35      	ldr	r3, [pc, #212]	; (8003890 <HAL_RCC_GetSysClockFreq+0x354>)
 80037ba:	685b      	ldr	r3, [r3, #4]
 80037bc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d06b      	beq.n	800389c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80037c4:	4b32      	ldr	r3, [pc, #200]	; (8003890 <HAL_RCC_GetSysClockFreq+0x354>)
 80037c6:	685b      	ldr	r3, [r3, #4]
 80037c8:	099b      	lsrs	r3, r3, #6
 80037ca:	2200      	movs	r2, #0
 80037cc:	66bb      	str	r3, [r7, #104]	; 0x68
 80037ce:	66fa      	str	r2, [r7, #108]	; 0x6c
 80037d0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80037d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80037d6:	663b      	str	r3, [r7, #96]	; 0x60
 80037d8:	2300      	movs	r3, #0
 80037da:	667b      	str	r3, [r7, #100]	; 0x64
 80037dc:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 80037e0:	4622      	mov	r2, r4
 80037e2:	462b      	mov	r3, r5
 80037e4:	f04f 0000 	mov.w	r0, #0
 80037e8:	f04f 0100 	mov.w	r1, #0
 80037ec:	0159      	lsls	r1, r3, #5
 80037ee:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80037f2:	0150      	lsls	r0, r2, #5
 80037f4:	4602      	mov	r2, r0
 80037f6:	460b      	mov	r3, r1
 80037f8:	4621      	mov	r1, r4
 80037fa:	1a51      	subs	r1, r2, r1
 80037fc:	61b9      	str	r1, [r7, #24]
 80037fe:	4629      	mov	r1, r5
 8003800:	eb63 0301 	sbc.w	r3, r3, r1
 8003804:	61fb      	str	r3, [r7, #28]
 8003806:	f04f 0200 	mov.w	r2, #0
 800380a:	f04f 0300 	mov.w	r3, #0
 800380e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003812:	4659      	mov	r1, fp
 8003814:	018b      	lsls	r3, r1, #6
 8003816:	4651      	mov	r1, sl
 8003818:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800381c:	4651      	mov	r1, sl
 800381e:	018a      	lsls	r2, r1, #6
 8003820:	4651      	mov	r1, sl
 8003822:	ebb2 0801 	subs.w	r8, r2, r1
 8003826:	4659      	mov	r1, fp
 8003828:	eb63 0901 	sbc.w	r9, r3, r1
 800382c:	f04f 0200 	mov.w	r2, #0
 8003830:	f04f 0300 	mov.w	r3, #0
 8003834:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003838:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800383c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003840:	4690      	mov	r8, r2
 8003842:	4699      	mov	r9, r3
 8003844:	4623      	mov	r3, r4
 8003846:	eb18 0303 	adds.w	r3, r8, r3
 800384a:	613b      	str	r3, [r7, #16]
 800384c:	462b      	mov	r3, r5
 800384e:	eb49 0303 	adc.w	r3, r9, r3
 8003852:	617b      	str	r3, [r7, #20]
 8003854:	f04f 0200 	mov.w	r2, #0
 8003858:	f04f 0300 	mov.w	r3, #0
 800385c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003860:	4629      	mov	r1, r5
 8003862:	024b      	lsls	r3, r1, #9
 8003864:	4621      	mov	r1, r4
 8003866:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800386a:	4621      	mov	r1, r4
 800386c:	024a      	lsls	r2, r1, #9
 800386e:	4610      	mov	r0, r2
 8003870:	4619      	mov	r1, r3
 8003872:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003876:	2200      	movs	r2, #0
 8003878:	65bb      	str	r3, [r7, #88]	; 0x58
 800387a:	65fa      	str	r2, [r7, #92]	; 0x5c
 800387c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003880:	f7fd fa02 	bl	8000c88 <__aeabi_uldivmod>
 8003884:	4602      	mov	r2, r0
 8003886:	460b      	mov	r3, r1
 8003888:	4613      	mov	r3, r2
 800388a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800388e:	e065      	b.n	800395c <HAL_RCC_GetSysClockFreq+0x420>
 8003890:	40023800 	.word	0x40023800
 8003894:	00f42400 	.word	0x00f42400
 8003898:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800389c:	4b3d      	ldr	r3, [pc, #244]	; (8003994 <HAL_RCC_GetSysClockFreq+0x458>)
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	099b      	lsrs	r3, r3, #6
 80038a2:	2200      	movs	r2, #0
 80038a4:	4618      	mov	r0, r3
 80038a6:	4611      	mov	r1, r2
 80038a8:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80038ac:	653b      	str	r3, [r7, #80]	; 0x50
 80038ae:	2300      	movs	r3, #0
 80038b0:	657b      	str	r3, [r7, #84]	; 0x54
 80038b2:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 80038b6:	4642      	mov	r2, r8
 80038b8:	464b      	mov	r3, r9
 80038ba:	f04f 0000 	mov.w	r0, #0
 80038be:	f04f 0100 	mov.w	r1, #0
 80038c2:	0159      	lsls	r1, r3, #5
 80038c4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80038c8:	0150      	lsls	r0, r2, #5
 80038ca:	4602      	mov	r2, r0
 80038cc:	460b      	mov	r3, r1
 80038ce:	4641      	mov	r1, r8
 80038d0:	1a51      	subs	r1, r2, r1
 80038d2:	60b9      	str	r1, [r7, #8]
 80038d4:	4649      	mov	r1, r9
 80038d6:	eb63 0301 	sbc.w	r3, r3, r1
 80038da:	60fb      	str	r3, [r7, #12]
 80038dc:	f04f 0200 	mov.w	r2, #0
 80038e0:	f04f 0300 	mov.w	r3, #0
 80038e4:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80038e8:	4659      	mov	r1, fp
 80038ea:	018b      	lsls	r3, r1, #6
 80038ec:	4651      	mov	r1, sl
 80038ee:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80038f2:	4651      	mov	r1, sl
 80038f4:	018a      	lsls	r2, r1, #6
 80038f6:	4651      	mov	r1, sl
 80038f8:	1a54      	subs	r4, r2, r1
 80038fa:	4659      	mov	r1, fp
 80038fc:	eb63 0501 	sbc.w	r5, r3, r1
 8003900:	f04f 0200 	mov.w	r2, #0
 8003904:	f04f 0300 	mov.w	r3, #0
 8003908:	00eb      	lsls	r3, r5, #3
 800390a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800390e:	00e2      	lsls	r2, r4, #3
 8003910:	4614      	mov	r4, r2
 8003912:	461d      	mov	r5, r3
 8003914:	4643      	mov	r3, r8
 8003916:	18e3      	adds	r3, r4, r3
 8003918:	603b      	str	r3, [r7, #0]
 800391a:	464b      	mov	r3, r9
 800391c:	eb45 0303 	adc.w	r3, r5, r3
 8003920:	607b      	str	r3, [r7, #4]
 8003922:	f04f 0200 	mov.w	r2, #0
 8003926:	f04f 0300 	mov.w	r3, #0
 800392a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800392e:	4629      	mov	r1, r5
 8003930:	028b      	lsls	r3, r1, #10
 8003932:	4621      	mov	r1, r4
 8003934:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003938:	4621      	mov	r1, r4
 800393a:	028a      	lsls	r2, r1, #10
 800393c:	4610      	mov	r0, r2
 800393e:	4619      	mov	r1, r3
 8003940:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003944:	2200      	movs	r2, #0
 8003946:	64bb      	str	r3, [r7, #72]	; 0x48
 8003948:	64fa      	str	r2, [r7, #76]	; 0x4c
 800394a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800394e:	f7fd f99b 	bl	8000c88 <__aeabi_uldivmod>
 8003952:	4602      	mov	r2, r0
 8003954:	460b      	mov	r3, r1
 8003956:	4613      	mov	r3, r2
 8003958:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800395c:	4b0d      	ldr	r3, [pc, #52]	; (8003994 <HAL_RCC_GetSysClockFreq+0x458>)
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	0f1b      	lsrs	r3, r3, #28
 8003962:	f003 0307 	and.w	r3, r3, #7
 8003966:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 800396a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800396e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003972:	fbb2 f3f3 	udiv	r3, r2, r3
 8003976:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800397a:	e003      	b.n	8003984 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800397c:	4b06      	ldr	r3, [pc, #24]	; (8003998 <HAL_RCC_GetSysClockFreq+0x45c>)
 800397e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003982:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003984:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8003988:	4618      	mov	r0, r3
 800398a:	37b8      	adds	r7, #184	; 0xb8
 800398c:	46bd      	mov	sp, r7
 800398e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003992:	bf00      	nop
 8003994:	40023800 	.word	0x40023800
 8003998:	00f42400 	.word	0x00f42400

0800399c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b086      	sub	sp, #24
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d101      	bne.n	80039ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80039aa:	2301      	movs	r3, #1
 80039ac:	e28d      	b.n	8003eca <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f003 0301 	and.w	r3, r3, #1
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	f000 8083 	beq.w	8003ac2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80039bc:	4b94      	ldr	r3, [pc, #592]	; (8003c10 <HAL_RCC_OscConfig+0x274>)
 80039be:	689b      	ldr	r3, [r3, #8]
 80039c0:	f003 030c 	and.w	r3, r3, #12
 80039c4:	2b04      	cmp	r3, #4
 80039c6:	d019      	beq.n	80039fc <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80039c8:	4b91      	ldr	r3, [pc, #580]	; (8003c10 <HAL_RCC_OscConfig+0x274>)
 80039ca:	689b      	ldr	r3, [r3, #8]
 80039cc:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80039d0:	2b08      	cmp	r3, #8
 80039d2:	d106      	bne.n	80039e2 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80039d4:	4b8e      	ldr	r3, [pc, #568]	; (8003c10 <HAL_RCC_OscConfig+0x274>)
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80039dc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80039e0:	d00c      	beq.n	80039fc <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80039e2:	4b8b      	ldr	r3, [pc, #556]	; (8003c10 <HAL_RCC_OscConfig+0x274>)
 80039e4:	689b      	ldr	r3, [r3, #8]
 80039e6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80039ea:	2b0c      	cmp	r3, #12
 80039ec:	d112      	bne.n	8003a14 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80039ee:	4b88      	ldr	r3, [pc, #544]	; (8003c10 <HAL_RCC_OscConfig+0x274>)
 80039f0:	685b      	ldr	r3, [r3, #4]
 80039f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80039f6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80039fa:	d10b      	bne.n	8003a14 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039fc:	4b84      	ldr	r3, [pc, #528]	; (8003c10 <HAL_RCC_OscConfig+0x274>)
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d05b      	beq.n	8003ac0 <HAL_RCC_OscConfig+0x124>
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	685b      	ldr	r3, [r3, #4]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d157      	bne.n	8003ac0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003a10:	2301      	movs	r3, #1
 8003a12:	e25a      	b.n	8003eca <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a1c:	d106      	bne.n	8003a2c <HAL_RCC_OscConfig+0x90>
 8003a1e:	4b7c      	ldr	r3, [pc, #496]	; (8003c10 <HAL_RCC_OscConfig+0x274>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4a7b      	ldr	r2, [pc, #492]	; (8003c10 <HAL_RCC_OscConfig+0x274>)
 8003a24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a28:	6013      	str	r3, [r2, #0]
 8003a2a:	e01d      	b.n	8003a68 <HAL_RCC_OscConfig+0xcc>
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	685b      	ldr	r3, [r3, #4]
 8003a30:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003a34:	d10c      	bne.n	8003a50 <HAL_RCC_OscConfig+0xb4>
 8003a36:	4b76      	ldr	r3, [pc, #472]	; (8003c10 <HAL_RCC_OscConfig+0x274>)
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4a75      	ldr	r2, [pc, #468]	; (8003c10 <HAL_RCC_OscConfig+0x274>)
 8003a3c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003a40:	6013      	str	r3, [r2, #0]
 8003a42:	4b73      	ldr	r3, [pc, #460]	; (8003c10 <HAL_RCC_OscConfig+0x274>)
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4a72      	ldr	r2, [pc, #456]	; (8003c10 <HAL_RCC_OscConfig+0x274>)
 8003a48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a4c:	6013      	str	r3, [r2, #0]
 8003a4e:	e00b      	b.n	8003a68 <HAL_RCC_OscConfig+0xcc>
 8003a50:	4b6f      	ldr	r3, [pc, #444]	; (8003c10 <HAL_RCC_OscConfig+0x274>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	4a6e      	ldr	r2, [pc, #440]	; (8003c10 <HAL_RCC_OscConfig+0x274>)
 8003a56:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a5a:	6013      	str	r3, [r2, #0]
 8003a5c:	4b6c      	ldr	r3, [pc, #432]	; (8003c10 <HAL_RCC_OscConfig+0x274>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	4a6b      	ldr	r2, [pc, #428]	; (8003c10 <HAL_RCC_OscConfig+0x274>)
 8003a62:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a66:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	685b      	ldr	r3, [r3, #4]
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d013      	beq.n	8003a98 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a70:	f7fe fa0a 	bl	8001e88 <HAL_GetTick>
 8003a74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a76:	e008      	b.n	8003a8a <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003a78:	f7fe fa06 	bl	8001e88 <HAL_GetTick>
 8003a7c:	4602      	mov	r2, r0
 8003a7e:	693b      	ldr	r3, [r7, #16]
 8003a80:	1ad3      	subs	r3, r2, r3
 8003a82:	2b64      	cmp	r3, #100	; 0x64
 8003a84:	d901      	bls.n	8003a8a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003a86:	2303      	movs	r3, #3
 8003a88:	e21f      	b.n	8003eca <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a8a:	4b61      	ldr	r3, [pc, #388]	; (8003c10 <HAL_RCC_OscConfig+0x274>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d0f0      	beq.n	8003a78 <HAL_RCC_OscConfig+0xdc>
 8003a96:	e014      	b.n	8003ac2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a98:	f7fe f9f6 	bl	8001e88 <HAL_GetTick>
 8003a9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a9e:	e008      	b.n	8003ab2 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003aa0:	f7fe f9f2 	bl	8001e88 <HAL_GetTick>
 8003aa4:	4602      	mov	r2, r0
 8003aa6:	693b      	ldr	r3, [r7, #16]
 8003aa8:	1ad3      	subs	r3, r2, r3
 8003aaa:	2b64      	cmp	r3, #100	; 0x64
 8003aac:	d901      	bls.n	8003ab2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003aae:	2303      	movs	r3, #3
 8003ab0:	e20b      	b.n	8003eca <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ab2:	4b57      	ldr	r3, [pc, #348]	; (8003c10 <HAL_RCC_OscConfig+0x274>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d1f0      	bne.n	8003aa0 <HAL_RCC_OscConfig+0x104>
 8003abe:	e000      	b.n	8003ac2 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ac0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f003 0302 	and.w	r3, r3, #2
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d06f      	beq.n	8003bae <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003ace:	4b50      	ldr	r3, [pc, #320]	; (8003c10 <HAL_RCC_OscConfig+0x274>)
 8003ad0:	689b      	ldr	r3, [r3, #8]
 8003ad2:	f003 030c 	and.w	r3, r3, #12
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d017      	beq.n	8003b0a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003ada:	4b4d      	ldr	r3, [pc, #308]	; (8003c10 <HAL_RCC_OscConfig+0x274>)
 8003adc:	689b      	ldr	r3, [r3, #8]
 8003ade:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003ae2:	2b08      	cmp	r3, #8
 8003ae4:	d105      	bne.n	8003af2 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003ae6:	4b4a      	ldr	r3, [pc, #296]	; (8003c10 <HAL_RCC_OscConfig+0x274>)
 8003ae8:	685b      	ldr	r3, [r3, #4]
 8003aea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d00b      	beq.n	8003b0a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003af2:	4b47      	ldr	r3, [pc, #284]	; (8003c10 <HAL_RCC_OscConfig+0x274>)
 8003af4:	689b      	ldr	r3, [r3, #8]
 8003af6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003afa:	2b0c      	cmp	r3, #12
 8003afc:	d11c      	bne.n	8003b38 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003afe:	4b44      	ldr	r3, [pc, #272]	; (8003c10 <HAL_RCC_OscConfig+0x274>)
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d116      	bne.n	8003b38 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b0a:	4b41      	ldr	r3, [pc, #260]	; (8003c10 <HAL_RCC_OscConfig+0x274>)
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f003 0302 	and.w	r3, r3, #2
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d005      	beq.n	8003b22 <HAL_RCC_OscConfig+0x186>
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	68db      	ldr	r3, [r3, #12]
 8003b1a:	2b01      	cmp	r3, #1
 8003b1c:	d001      	beq.n	8003b22 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003b1e:	2301      	movs	r3, #1
 8003b20:	e1d3      	b.n	8003eca <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b22:	4b3b      	ldr	r3, [pc, #236]	; (8003c10 <HAL_RCC_OscConfig+0x274>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	691b      	ldr	r3, [r3, #16]
 8003b2e:	00db      	lsls	r3, r3, #3
 8003b30:	4937      	ldr	r1, [pc, #220]	; (8003c10 <HAL_RCC_OscConfig+0x274>)
 8003b32:	4313      	orrs	r3, r2
 8003b34:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b36:	e03a      	b.n	8003bae <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	68db      	ldr	r3, [r3, #12]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d020      	beq.n	8003b82 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b40:	4b34      	ldr	r3, [pc, #208]	; (8003c14 <HAL_RCC_OscConfig+0x278>)
 8003b42:	2201      	movs	r2, #1
 8003b44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b46:	f7fe f99f 	bl	8001e88 <HAL_GetTick>
 8003b4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b4c:	e008      	b.n	8003b60 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003b4e:	f7fe f99b 	bl	8001e88 <HAL_GetTick>
 8003b52:	4602      	mov	r2, r0
 8003b54:	693b      	ldr	r3, [r7, #16]
 8003b56:	1ad3      	subs	r3, r2, r3
 8003b58:	2b02      	cmp	r3, #2
 8003b5a:	d901      	bls.n	8003b60 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003b5c:	2303      	movs	r3, #3
 8003b5e:	e1b4      	b.n	8003eca <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b60:	4b2b      	ldr	r3, [pc, #172]	; (8003c10 <HAL_RCC_OscConfig+0x274>)
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f003 0302 	and.w	r3, r3, #2
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d0f0      	beq.n	8003b4e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b6c:	4b28      	ldr	r3, [pc, #160]	; (8003c10 <HAL_RCC_OscConfig+0x274>)
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	691b      	ldr	r3, [r3, #16]
 8003b78:	00db      	lsls	r3, r3, #3
 8003b7a:	4925      	ldr	r1, [pc, #148]	; (8003c10 <HAL_RCC_OscConfig+0x274>)
 8003b7c:	4313      	orrs	r3, r2
 8003b7e:	600b      	str	r3, [r1, #0]
 8003b80:	e015      	b.n	8003bae <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b82:	4b24      	ldr	r3, [pc, #144]	; (8003c14 <HAL_RCC_OscConfig+0x278>)
 8003b84:	2200      	movs	r2, #0
 8003b86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b88:	f7fe f97e 	bl	8001e88 <HAL_GetTick>
 8003b8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b8e:	e008      	b.n	8003ba2 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003b90:	f7fe f97a 	bl	8001e88 <HAL_GetTick>
 8003b94:	4602      	mov	r2, r0
 8003b96:	693b      	ldr	r3, [r7, #16]
 8003b98:	1ad3      	subs	r3, r2, r3
 8003b9a:	2b02      	cmp	r3, #2
 8003b9c:	d901      	bls.n	8003ba2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003b9e:	2303      	movs	r3, #3
 8003ba0:	e193      	b.n	8003eca <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003ba2:	4b1b      	ldr	r3, [pc, #108]	; (8003c10 <HAL_RCC_OscConfig+0x274>)
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f003 0302 	and.w	r3, r3, #2
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d1f0      	bne.n	8003b90 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f003 0308 	and.w	r3, r3, #8
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d036      	beq.n	8003c28 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	695b      	ldr	r3, [r3, #20]
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d016      	beq.n	8003bf0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003bc2:	4b15      	ldr	r3, [pc, #84]	; (8003c18 <HAL_RCC_OscConfig+0x27c>)
 8003bc4:	2201      	movs	r2, #1
 8003bc6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bc8:	f7fe f95e 	bl	8001e88 <HAL_GetTick>
 8003bcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003bce:	e008      	b.n	8003be2 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003bd0:	f7fe f95a 	bl	8001e88 <HAL_GetTick>
 8003bd4:	4602      	mov	r2, r0
 8003bd6:	693b      	ldr	r3, [r7, #16]
 8003bd8:	1ad3      	subs	r3, r2, r3
 8003bda:	2b02      	cmp	r3, #2
 8003bdc:	d901      	bls.n	8003be2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003bde:	2303      	movs	r3, #3
 8003be0:	e173      	b.n	8003eca <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003be2:	4b0b      	ldr	r3, [pc, #44]	; (8003c10 <HAL_RCC_OscConfig+0x274>)
 8003be4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003be6:	f003 0302 	and.w	r3, r3, #2
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d0f0      	beq.n	8003bd0 <HAL_RCC_OscConfig+0x234>
 8003bee:	e01b      	b.n	8003c28 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003bf0:	4b09      	ldr	r3, [pc, #36]	; (8003c18 <HAL_RCC_OscConfig+0x27c>)
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bf6:	f7fe f947 	bl	8001e88 <HAL_GetTick>
 8003bfa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003bfc:	e00e      	b.n	8003c1c <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003bfe:	f7fe f943 	bl	8001e88 <HAL_GetTick>
 8003c02:	4602      	mov	r2, r0
 8003c04:	693b      	ldr	r3, [r7, #16]
 8003c06:	1ad3      	subs	r3, r2, r3
 8003c08:	2b02      	cmp	r3, #2
 8003c0a:	d907      	bls.n	8003c1c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003c0c:	2303      	movs	r3, #3
 8003c0e:	e15c      	b.n	8003eca <HAL_RCC_OscConfig+0x52e>
 8003c10:	40023800 	.word	0x40023800
 8003c14:	42470000 	.word	0x42470000
 8003c18:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c1c:	4b8a      	ldr	r3, [pc, #552]	; (8003e48 <HAL_RCC_OscConfig+0x4ac>)
 8003c1e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c20:	f003 0302 	and.w	r3, r3, #2
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d1ea      	bne.n	8003bfe <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f003 0304 	and.w	r3, r3, #4
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	f000 8097 	beq.w	8003d64 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c36:	2300      	movs	r3, #0
 8003c38:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c3a:	4b83      	ldr	r3, [pc, #524]	; (8003e48 <HAL_RCC_OscConfig+0x4ac>)
 8003c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d10f      	bne.n	8003c66 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c46:	2300      	movs	r3, #0
 8003c48:	60bb      	str	r3, [r7, #8]
 8003c4a:	4b7f      	ldr	r3, [pc, #508]	; (8003e48 <HAL_RCC_OscConfig+0x4ac>)
 8003c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c4e:	4a7e      	ldr	r2, [pc, #504]	; (8003e48 <HAL_RCC_OscConfig+0x4ac>)
 8003c50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c54:	6413      	str	r3, [r2, #64]	; 0x40
 8003c56:	4b7c      	ldr	r3, [pc, #496]	; (8003e48 <HAL_RCC_OscConfig+0x4ac>)
 8003c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c5e:	60bb      	str	r3, [r7, #8]
 8003c60:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c62:	2301      	movs	r3, #1
 8003c64:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c66:	4b79      	ldr	r3, [pc, #484]	; (8003e4c <HAL_RCC_OscConfig+0x4b0>)
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d118      	bne.n	8003ca4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c72:	4b76      	ldr	r3, [pc, #472]	; (8003e4c <HAL_RCC_OscConfig+0x4b0>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	4a75      	ldr	r2, [pc, #468]	; (8003e4c <HAL_RCC_OscConfig+0x4b0>)
 8003c78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c7c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c7e:	f7fe f903 	bl	8001e88 <HAL_GetTick>
 8003c82:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c84:	e008      	b.n	8003c98 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c86:	f7fe f8ff 	bl	8001e88 <HAL_GetTick>
 8003c8a:	4602      	mov	r2, r0
 8003c8c:	693b      	ldr	r3, [r7, #16]
 8003c8e:	1ad3      	subs	r3, r2, r3
 8003c90:	2b02      	cmp	r3, #2
 8003c92:	d901      	bls.n	8003c98 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003c94:	2303      	movs	r3, #3
 8003c96:	e118      	b.n	8003eca <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c98:	4b6c      	ldr	r3, [pc, #432]	; (8003e4c <HAL_RCC_OscConfig+0x4b0>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d0f0      	beq.n	8003c86 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	689b      	ldr	r3, [r3, #8]
 8003ca8:	2b01      	cmp	r3, #1
 8003caa:	d106      	bne.n	8003cba <HAL_RCC_OscConfig+0x31e>
 8003cac:	4b66      	ldr	r3, [pc, #408]	; (8003e48 <HAL_RCC_OscConfig+0x4ac>)
 8003cae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cb0:	4a65      	ldr	r2, [pc, #404]	; (8003e48 <HAL_RCC_OscConfig+0x4ac>)
 8003cb2:	f043 0301 	orr.w	r3, r3, #1
 8003cb6:	6713      	str	r3, [r2, #112]	; 0x70
 8003cb8:	e01c      	b.n	8003cf4 <HAL_RCC_OscConfig+0x358>
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	689b      	ldr	r3, [r3, #8]
 8003cbe:	2b05      	cmp	r3, #5
 8003cc0:	d10c      	bne.n	8003cdc <HAL_RCC_OscConfig+0x340>
 8003cc2:	4b61      	ldr	r3, [pc, #388]	; (8003e48 <HAL_RCC_OscConfig+0x4ac>)
 8003cc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cc6:	4a60      	ldr	r2, [pc, #384]	; (8003e48 <HAL_RCC_OscConfig+0x4ac>)
 8003cc8:	f043 0304 	orr.w	r3, r3, #4
 8003ccc:	6713      	str	r3, [r2, #112]	; 0x70
 8003cce:	4b5e      	ldr	r3, [pc, #376]	; (8003e48 <HAL_RCC_OscConfig+0x4ac>)
 8003cd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cd2:	4a5d      	ldr	r2, [pc, #372]	; (8003e48 <HAL_RCC_OscConfig+0x4ac>)
 8003cd4:	f043 0301 	orr.w	r3, r3, #1
 8003cd8:	6713      	str	r3, [r2, #112]	; 0x70
 8003cda:	e00b      	b.n	8003cf4 <HAL_RCC_OscConfig+0x358>
 8003cdc:	4b5a      	ldr	r3, [pc, #360]	; (8003e48 <HAL_RCC_OscConfig+0x4ac>)
 8003cde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ce0:	4a59      	ldr	r2, [pc, #356]	; (8003e48 <HAL_RCC_OscConfig+0x4ac>)
 8003ce2:	f023 0301 	bic.w	r3, r3, #1
 8003ce6:	6713      	str	r3, [r2, #112]	; 0x70
 8003ce8:	4b57      	ldr	r3, [pc, #348]	; (8003e48 <HAL_RCC_OscConfig+0x4ac>)
 8003cea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cec:	4a56      	ldr	r2, [pc, #344]	; (8003e48 <HAL_RCC_OscConfig+0x4ac>)
 8003cee:	f023 0304 	bic.w	r3, r3, #4
 8003cf2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	689b      	ldr	r3, [r3, #8]
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d015      	beq.n	8003d28 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cfc:	f7fe f8c4 	bl	8001e88 <HAL_GetTick>
 8003d00:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d02:	e00a      	b.n	8003d1a <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d04:	f7fe f8c0 	bl	8001e88 <HAL_GetTick>
 8003d08:	4602      	mov	r2, r0
 8003d0a:	693b      	ldr	r3, [r7, #16]
 8003d0c:	1ad3      	subs	r3, r2, r3
 8003d0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d12:	4293      	cmp	r3, r2
 8003d14:	d901      	bls.n	8003d1a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003d16:	2303      	movs	r3, #3
 8003d18:	e0d7      	b.n	8003eca <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d1a:	4b4b      	ldr	r3, [pc, #300]	; (8003e48 <HAL_RCC_OscConfig+0x4ac>)
 8003d1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d1e:	f003 0302 	and.w	r3, r3, #2
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d0ee      	beq.n	8003d04 <HAL_RCC_OscConfig+0x368>
 8003d26:	e014      	b.n	8003d52 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d28:	f7fe f8ae 	bl	8001e88 <HAL_GetTick>
 8003d2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d2e:	e00a      	b.n	8003d46 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d30:	f7fe f8aa 	bl	8001e88 <HAL_GetTick>
 8003d34:	4602      	mov	r2, r0
 8003d36:	693b      	ldr	r3, [r7, #16]
 8003d38:	1ad3      	subs	r3, r2, r3
 8003d3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d901      	bls.n	8003d46 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003d42:	2303      	movs	r3, #3
 8003d44:	e0c1      	b.n	8003eca <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d46:	4b40      	ldr	r3, [pc, #256]	; (8003e48 <HAL_RCC_OscConfig+0x4ac>)
 8003d48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d4a:	f003 0302 	and.w	r3, r3, #2
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d1ee      	bne.n	8003d30 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003d52:	7dfb      	ldrb	r3, [r7, #23]
 8003d54:	2b01      	cmp	r3, #1
 8003d56:	d105      	bne.n	8003d64 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d58:	4b3b      	ldr	r3, [pc, #236]	; (8003e48 <HAL_RCC_OscConfig+0x4ac>)
 8003d5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d5c:	4a3a      	ldr	r2, [pc, #232]	; (8003e48 <HAL_RCC_OscConfig+0x4ac>)
 8003d5e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d62:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	699b      	ldr	r3, [r3, #24]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	f000 80ad 	beq.w	8003ec8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003d6e:	4b36      	ldr	r3, [pc, #216]	; (8003e48 <HAL_RCC_OscConfig+0x4ac>)
 8003d70:	689b      	ldr	r3, [r3, #8]
 8003d72:	f003 030c 	and.w	r3, r3, #12
 8003d76:	2b08      	cmp	r3, #8
 8003d78:	d060      	beq.n	8003e3c <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	699b      	ldr	r3, [r3, #24]
 8003d7e:	2b02      	cmp	r3, #2
 8003d80:	d145      	bne.n	8003e0e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d82:	4b33      	ldr	r3, [pc, #204]	; (8003e50 <HAL_RCC_OscConfig+0x4b4>)
 8003d84:	2200      	movs	r2, #0
 8003d86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d88:	f7fe f87e 	bl	8001e88 <HAL_GetTick>
 8003d8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d8e:	e008      	b.n	8003da2 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d90:	f7fe f87a 	bl	8001e88 <HAL_GetTick>
 8003d94:	4602      	mov	r2, r0
 8003d96:	693b      	ldr	r3, [r7, #16]
 8003d98:	1ad3      	subs	r3, r2, r3
 8003d9a:	2b02      	cmp	r3, #2
 8003d9c:	d901      	bls.n	8003da2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003d9e:	2303      	movs	r3, #3
 8003da0:	e093      	b.n	8003eca <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003da2:	4b29      	ldr	r3, [pc, #164]	; (8003e48 <HAL_RCC_OscConfig+0x4ac>)
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d1f0      	bne.n	8003d90 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	69da      	ldr	r2, [r3, #28]
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6a1b      	ldr	r3, [r3, #32]
 8003db6:	431a      	orrs	r2, r3
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dbc:	019b      	lsls	r3, r3, #6
 8003dbe:	431a      	orrs	r2, r3
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dc4:	085b      	lsrs	r3, r3, #1
 8003dc6:	3b01      	subs	r3, #1
 8003dc8:	041b      	lsls	r3, r3, #16
 8003dca:	431a      	orrs	r2, r3
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dd0:	061b      	lsls	r3, r3, #24
 8003dd2:	431a      	orrs	r2, r3
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dd8:	071b      	lsls	r3, r3, #28
 8003dda:	491b      	ldr	r1, [pc, #108]	; (8003e48 <HAL_RCC_OscConfig+0x4ac>)
 8003ddc:	4313      	orrs	r3, r2
 8003dde:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003de0:	4b1b      	ldr	r3, [pc, #108]	; (8003e50 <HAL_RCC_OscConfig+0x4b4>)
 8003de2:	2201      	movs	r2, #1
 8003de4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003de6:	f7fe f84f 	bl	8001e88 <HAL_GetTick>
 8003dea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003dec:	e008      	b.n	8003e00 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003dee:	f7fe f84b 	bl	8001e88 <HAL_GetTick>
 8003df2:	4602      	mov	r2, r0
 8003df4:	693b      	ldr	r3, [r7, #16]
 8003df6:	1ad3      	subs	r3, r2, r3
 8003df8:	2b02      	cmp	r3, #2
 8003dfa:	d901      	bls.n	8003e00 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003dfc:	2303      	movs	r3, #3
 8003dfe:	e064      	b.n	8003eca <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e00:	4b11      	ldr	r3, [pc, #68]	; (8003e48 <HAL_RCC_OscConfig+0x4ac>)
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d0f0      	beq.n	8003dee <HAL_RCC_OscConfig+0x452>
 8003e0c:	e05c      	b.n	8003ec8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e0e:	4b10      	ldr	r3, [pc, #64]	; (8003e50 <HAL_RCC_OscConfig+0x4b4>)
 8003e10:	2200      	movs	r2, #0
 8003e12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e14:	f7fe f838 	bl	8001e88 <HAL_GetTick>
 8003e18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e1a:	e008      	b.n	8003e2e <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e1c:	f7fe f834 	bl	8001e88 <HAL_GetTick>
 8003e20:	4602      	mov	r2, r0
 8003e22:	693b      	ldr	r3, [r7, #16]
 8003e24:	1ad3      	subs	r3, r2, r3
 8003e26:	2b02      	cmp	r3, #2
 8003e28:	d901      	bls.n	8003e2e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003e2a:	2303      	movs	r3, #3
 8003e2c:	e04d      	b.n	8003eca <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e2e:	4b06      	ldr	r3, [pc, #24]	; (8003e48 <HAL_RCC_OscConfig+0x4ac>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d1f0      	bne.n	8003e1c <HAL_RCC_OscConfig+0x480>
 8003e3a:	e045      	b.n	8003ec8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	699b      	ldr	r3, [r3, #24]
 8003e40:	2b01      	cmp	r3, #1
 8003e42:	d107      	bne.n	8003e54 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003e44:	2301      	movs	r3, #1
 8003e46:	e040      	b.n	8003eca <HAL_RCC_OscConfig+0x52e>
 8003e48:	40023800 	.word	0x40023800
 8003e4c:	40007000 	.word	0x40007000
 8003e50:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003e54:	4b1f      	ldr	r3, [pc, #124]	; (8003ed4 <HAL_RCC_OscConfig+0x538>)
 8003e56:	685b      	ldr	r3, [r3, #4]
 8003e58:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	699b      	ldr	r3, [r3, #24]
 8003e5e:	2b01      	cmp	r3, #1
 8003e60:	d030      	beq.n	8003ec4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e6c:	429a      	cmp	r2, r3
 8003e6e:	d129      	bne.n	8003ec4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e7a:	429a      	cmp	r2, r3
 8003e7c:	d122      	bne.n	8003ec4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003e7e:	68fa      	ldr	r2, [r7, #12]
 8003e80:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003e84:	4013      	ands	r3, r2
 8003e86:	687a      	ldr	r2, [r7, #4]
 8003e88:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003e8a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003e8c:	4293      	cmp	r3, r2
 8003e8e:	d119      	bne.n	8003ec4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e9a:	085b      	lsrs	r3, r3, #1
 8003e9c:	3b01      	subs	r3, #1
 8003e9e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ea0:	429a      	cmp	r2, r3
 8003ea2:	d10f      	bne.n	8003ec4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003eae:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003eb0:	429a      	cmp	r2, r3
 8003eb2:	d107      	bne.n	8003ec4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ebe:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003ec0:	429a      	cmp	r2, r3
 8003ec2:	d001      	beq.n	8003ec8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8003ec4:	2301      	movs	r3, #1
 8003ec6:	e000      	b.n	8003eca <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003ec8:	2300      	movs	r3, #0
}
 8003eca:	4618      	mov	r0, r3
 8003ecc:	3718      	adds	r7, #24
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bd80      	pop	{r7, pc}
 8003ed2:	bf00      	nop
 8003ed4:	40023800 	.word	0x40023800

08003ed8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b082      	sub	sp, #8
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d101      	bne.n	8003eea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003ee6:	2301      	movs	r3, #1
 8003ee8:	e03f      	b.n	8003f6a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ef0:	b2db      	uxtb	r3, r3
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d106      	bne.n	8003f04 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2200      	movs	r2, #0
 8003efa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003efe:	6878      	ldr	r0, [r7, #4]
 8003f00:	f7fd fdbc 	bl	8001a7c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2224      	movs	r2, #36	; 0x24
 8003f08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	68da      	ldr	r2, [r3, #12]
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003f1a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003f1c:	6878      	ldr	r0, [r7, #4]
 8003f1e:	f000 fa0f 	bl	8004340 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	691a      	ldr	r2, [r3, #16]
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003f30:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	695a      	ldr	r2, [r3, #20]
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003f40:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	68da      	ldr	r2, [r3, #12]
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003f50:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	2200      	movs	r2, #0
 8003f56:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2220      	movs	r2, #32
 8003f5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2220      	movs	r2, #32
 8003f64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003f68:	2300      	movs	r3, #0
}
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	3708      	adds	r7, #8
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	bd80      	pop	{r7, pc}

08003f72 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f72:	b580      	push	{r7, lr}
 8003f74:	b08a      	sub	sp, #40	; 0x28
 8003f76:	af02      	add	r7, sp, #8
 8003f78:	60f8      	str	r0, [r7, #12]
 8003f7a:	60b9      	str	r1, [r7, #8]
 8003f7c:	603b      	str	r3, [r7, #0]
 8003f7e:	4613      	mov	r3, r2
 8003f80:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003f82:	2300      	movs	r3, #0
 8003f84:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f8c:	b2db      	uxtb	r3, r3
 8003f8e:	2b20      	cmp	r3, #32
 8003f90:	d17c      	bne.n	800408c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003f92:	68bb      	ldr	r3, [r7, #8]
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d002      	beq.n	8003f9e <HAL_UART_Transmit+0x2c>
 8003f98:	88fb      	ldrh	r3, [r7, #6]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d101      	bne.n	8003fa2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	e075      	b.n	800408e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003fa8:	2b01      	cmp	r3, #1
 8003faa:	d101      	bne.n	8003fb0 <HAL_UART_Transmit+0x3e>
 8003fac:	2302      	movs	r3, #2
 8003fae:	e06e      	b.n	800408e <HAL_UART_Transmit+0x11c>
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	2201      	movs	r2, #1
 8003fb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	2200      	movs	r2, #0
 8003fbc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	2221      	movs	r2, #33	; 0x21
 8003fc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003fc6:	f7fd ff5f 	bl	8001e88 <HAL_GetTick>
 8003fca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	88fa      	ldrh	r2, [r7, #6]
 8003fd0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	88fa      	ldrh	r2, [r7, #6]
 8003fd6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	689b      	ldr	r3, [r3, #8]
 8003fdc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003fe0:	d108      	bne.n	8003ff4 <HAL_UART_Transmit+0x82>
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	691b      	ldr	r3, [r3, #16]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d104      	bne.n	8003ff4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003fea:	2300      	movs	r3, #0
 8003fec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003fee:	68bb      	ldr	r3, [r7, #8]
 8003ff0:	61bb      	str	r3, [r7, #24]
 8003ff2:	e003      	b.n	8003ffc <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003ff4:	68bb      	ldr	r3, [r7, #8]
 8003ff6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	2200      	movs	r2, #0
 8004000:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004004:	e02a      	b.n	800405c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	9300      	str	r3, [sp, #0]
 800400a:	697b      	ldr	r3, [r7, #20]
 800400c:	2200      	movs	r2, #0
 800400e:	2180      	movs	r1, #128	; 0x80
 8004010:	68f8      	ldr	r0, [r7, #12]
 8004012:	f000 f927 	bl	8004264 <UART_WaitOnFlagUntilTimeout>
 8004016:	4603      	mov	r3, r0
 8004018:	2b00      	cmp	r3, #0
 800401a:	d001      	beq.n	8004020 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800401c:	2303      	movs	r3, #3
 800401e:	e036      	b.n	800408e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004020:	69fb      	ldr	r3, [r7, #28]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d10b      	bne.n	800403e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004026:	69bb      	ldr	r3, [r7, #24]
 8004028:	881b      	ldrh	r3, [r3, #0]
 800402a:	461a      	mov	r2, r3
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004034:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004036:	69bb      	ldr	r3, [r7, #24]
 8004038:	3302      	adds	r3, #2
 800403a:	61bb      	str	r3, [r7, #24]
 800403c:	e007      	b.n	800404e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800403e:	69fb      	ldr	r3, [r7, #28]
 8004040:	781a      	ldrb	r2, [r3, #0]
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004048:	69fb      	ldr	r3, [r7, #28]
 800404a:	3301      	adds	r3, #1
 800404c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004052:	b29b      	uxth	r3, r3
 8004054:	3b01      	subs	r3, #1
 8004056:	b29a      	uxth	r2, r3
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004060:	b29b      	uxth	r3, r3
 8004062:	2b00      	cmp	r3, #0
 8004064:	d1cf      	bne.n	8004006 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004066:	683b      	ldr	r3, [r7, #0]
 8004068:	9300      	str	r3, [sp, #0]
 800406a:	697b      	ldr	r3, [r7, #20]
 800406c:	2200      	movs	r2, #0
 800406e:	2140      	movs	r1, #64	; 0x40
 8004070:	68f8      	ldr	r0, [r7, #12]
 8004072:	f000 f8f7 	bl	8004264 <UART_WaitOnFlagUntilTimeout>
 8004076:	4603      	mov	r3, r0
 8004078:	2b00      	cmp	r3, #0
 800407a:	d001      	beq.n	8004080 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800407c:	2303      	movs	r3, #3
 800407e:	e006      	b.n	800408e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	2220      	movs	r2, #32
 8004084:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004088:	2300      	movs	r3, #0
 800408a:	e000      	b.n	800408e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800408c:	2302      	movs	r3, #2
  }
}
 800408e:	4618      	mov	r0, r3
 8004090:	3720      	adds	r7, #32
 8004092:	46bd      	mov	sp, r7
 8004094:	bd80      	pop	{r7, pc}

08004096 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004096:	b580      	push	{r7, lr}
 8004098:	b08a      	sub	sp, #40	; 0x28
 800409a:	af02      	add	r7, sp, #8
 800409c:	60f8      	str	r0, [r7, #12]
 800409e:	60b9      	str	r1, [r7, #8]
 80040a0:	603b      	str	r3, [r7, #0]
 80040a2:	4613      	mov	r3, r2
 80040a4:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80040a6:	2300      	movs	r3, #0
 80040a8:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80040b0:	b2db      	uxtb	r3, r3
 80040b2:	2b20      	cmp	r3, #32
 80040b4:	f040 808c 	bne.w	80041d0 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 80040b8:	68bb      	ldr	r3, [r7, #8]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d002      	beq.n	80040c4 <HAL_UART_Receive+0x2e>
 80040be:	88fb      	ldrh	r3, [r7, #6]
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d101      	bne.n	80040c8 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80040c4:	2301      	movs	r3, #1
 80040c6:	e084      	b.n	80041d2 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80040ce:	2b01      	cmp	r3, #1
 80040d0:	d101      	bne.n	80040d6 <HAL_UART_Receive+0x40>
 80040d2:	2302      	movs	r3, #2
 80040d4:	e07d      	b.n	80041d2 <HAL_UART_Receive+0x13c>
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	2201      	movs	r2, #1
 80040da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	2200      	movs	r2, #0
 80040e2:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	2222      	movs	r2, #34	; 0x22
 80040e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	2200      	movs	r2, #0
 80040f0:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80040f2:	f7fd fec9 	bl	8001e88 <HAL_GetTick>
 80040f6:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	88fa      	ldrh	r2, [r7, #6]
 80040fc:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	88fa      	ldrh	r2, [r7, #6]
 8004102:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	689b      	ldr	r3, [r3, #8]
 8004108:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800410c:	d108      	bne.n	8004120 <HAL_UART_Receive+0x8a>
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	691b      	ldr	r3, [r3, #16]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d104      	bne.n	8004120 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8004116:	2300      	movs	r3, #0
 8004118:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800411a:	68bb      	ldr	r3, [r7, #8]
 800411c:	61bb      	str	r3, [r7, #24]
 800411e:	e003      	b.n	8004128 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8004120:	68bb      	ldr	r3, [r7, #8]
 8004122:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004124:	2300      	movs	r3, #0
 8004126:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	2200      	movs	r2, #0
 800412c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8004130:	e043      	b.n	80041ba <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004132:	683b      	ldr	r3, [r7, #0]
 8004134:	9300      	str	r3, [sp, #0]
 8004136:	697b      	ldr	r3, [r7, #20]
 8004138:	2200      	movs	r2, #0
 800413a:	2120      	movs	r1, #32
 800413c:	68f8      	ldr	r0, [r7, #12]
 800413e:	f000 f891 	bl	8004264 <UART_WaitOnFlagUntilTimeout>
 8004142:	4603      	mov	r3, r0
 8004144:	2b00      	cmp	r3, #0
 8004146:	d001      	beq.n	800414c <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8004148:	2303      	movs	r3, #3
 800414a:	e042      	b.n	80041d2 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 800414c:	69fb      	ldr	r3, [r7, #28]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d10c      	bne.n	800416c <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	b29b      	uxth	r3, r3
 800415a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800415e:	b29a      	uxth	r2, r3
 8004160:	69bb      	ldr	r3, [r7, #24]
 8004162:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004164:	69bb      	ldr	r3, [r7, #24]
 8004166:	3302      	adds	r3, #2
 8004168:	61bb      	str	r3, [r7, #24]
 800416a:	e01f      	b.n	80041ac <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	689b      	ldr	r3, [r3, #8]
 8004170:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004174:	d007      	beq.n	8004186 <HAL_UART_Receive+0xf0>
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	689b      	ldr	r3, [r3, #8]
 800417a:	2b00      	cmp	r3, #0
 800417c:	d10a      	bne.n	8004194 <HAL_UART_Receive+0xfe>
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	691b      	ldr	r3, [r3, #16]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d106      	bne.n	8004194 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	685b      	ldr	r3, [r3, #4]
 800418c:	b2da      	uxtb	r2, r3
 800418e:	69fb      	ldr	r3, [r7, #28]
 8004190:	701a      	strb	r2, [r3, #0]
 8004192:	e008      	b.n	80041a6 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	685b      	ldr	r3, [r3, #4]
 800419a:	b2db      	uxtb	r3, r3
 800419c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80041a0:	b2da      	uxtb	r2, r3
 80041a2:	69fb      	ldr	r3, [r7, #28]
 80041a4:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80041a6:	69fb      	ldr	r3, [r7, #28]
 80041a8:	3301      	adds	r3, #1
 80041aa:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80041b0:	b29b      	uxth	r3, r3
 80041b2:	3b01      	subs	r3, #1
 80041b4:	b29a      	uxth	r2, r3
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80041be:	b29b      	uxth	r3, r3
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d1b6      	bne.n	8004132 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	2220      	movs	r2, #32
 80041c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 80041cc:	2300      	movs	r3, #0
 80041ce:	e000      	b.n	80041d2 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 80041d0:	2302      	movs	r3, #2
  }
}
 80041d2:	4618      	mov	r0, r3
 80041d4:	3720      	adds	r7, #32
 80041d6:	46bd      	mov	sp, r7
 80041d8:	bd80      	pop	{r7, pc}

080041da <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80041da:	b480      	push	{r7}
 80041dc:	b085      	sub	sp, #20
 80041de:	af00      	add	r7, sp, #0
 80041e0:	60f8      	str	r0, [r7, #12]
 80041e2:	60b9      	str	r1, [r7, #8]
 80041e4:	4613      	mov	r3, r2
 80041e6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041ee:	b2db      	uxtb	r3, r3
 80041f0:	2b20      	cmp	r3, #32
 80041f2:	d130      	bne.n	8004256 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 80041f4:	68bb      	ldr	r3, [r7, #8]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d002      	beq.n	8004200 <HAL_UART_Transmit_IT+0x26>
 80041fa:	88fb      	ldrh	r3, [r7, #6]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d101      	bne.n	8004204 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8004200:	2301      	movs	r3, #1
 8004202:	e029      	b.n	8004258 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800420a:	2b01      	cmp	r3, #1
 800420c:	d101      	bne.n	8004212 <HAL_UART_Transmit_IT+0x38>
 800420e:	2302      	movs	r3, #2
 8004210:	e022      	b.n	8004258 <HAL_UART_Transmit_IT+0x7e>
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	2201      	movs	r2, #1
 8004216:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	68ba      	ldr	r2, [r7, #8]
 800421e:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	88fa      	ldrh	r2, [r7, #6]
 8004224:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	88fa      	ldrh	r2, [r7, #6]
 800422a:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	2200      	movs	r2, #0
 8004230:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	2221      	movs	r2, #33	; 0x21
 8004236:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	2200      	movs	r2, #0
 800423e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	68da      	ldr	r2, [r3, #12]
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004250:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8004252:	2300      	movs	r3, #0
 8004254:	e000      	b.n	8004258 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8004256:	2302      	movs	r3, #2
  }
}
 8004258:	4618      	mov	r0, r3
 800425a:	3714      	adds	r7, #20
 800425c:	46bd      	mov	sp, r7
 800425e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004262:	4770      	bx	lr

08004264 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b090      	sub	sp, #64	; 0x40
 8004268:	af00      	add	r7, sp, #0
 800426a:	60f8      	str	r0, [r7, #12]
 800426c:	60b9      	str	r1, [r7, #8]
 800426e:	603b      	str	r3, [r7, #0]
 8004270:	4613      	mov	r3, r2
 8004272:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004274:	e050      	b.n	8004318 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004276:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004278:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800427c:	d04c      	beq.n	8004318 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800427e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004280:	2b00      	cmp	r3, #0
 8004282:	d007      	beq.n	8004294 <UART_WaitOnFlagUntilTimeout+0x30>
 8004284:	f7fd fe00 	bl	8001e88 <HAL_GetTick>
 8004288:	4602      	mov	r2, r0
 800428a:	683b      	ldr	r3, [r7, #0]
 800428c:	1ad3      	subs	r3, r2, r3
 800428e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004290:	429a      	cmp	r2, r3
 8004292:	d241      	bcs.n	8004318 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	330c      	adds	r3, #12
 800429a:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800429c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800429e:	e853 3f00 	ldrex	r3, [r3]
 80042a2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80042a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042a6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80042aa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	330c      	adds	r3, #12
 80042b2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80042b4:	637a      	str	r2, [r7, #52]	; 0x34
 80042b6:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042b8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80042ba:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80042bc:	e841 2300 	strex	r3, r2, [r1]
 80042c0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80042c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d1e5      	bne.n	8004294 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	3314      	adds	r3, #20
 80042ce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042d0:	697b      	ldr	r3, [r7, #20]
 80042d2:	e853 3f00 	ldrex	r3, [r3]
 80042d6:	613b      	str	r3, [r7, #16]
   return(result);
 80042d8:	693b      	ldr	r3, [r7, #16]
 80042da:	f023 0301 	bic.w	r3, r3, #1
 80042de:	63bb      	str	r3, [r7, #56]	; 0x38
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	3314      	adds	r3, #20
 80042e6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80042e8:	623a      	str	r2, [r7, #32]
 80042ea:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042ec:	69f9      	ldr	r1, [r7, #28]
 80042ee:	6a3a      	ldr	r2, [r7, #32]
 80042f0:	e841 2300 	strex	r3, r2, [r1]
 80042f4:	61bb      	str	r3, [r7, #24]
   return(result);
 80042f6:	69bb      	ldr	r3, [r7, #24]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d1e5      	bne.n	80042c8 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	2220      	movs	r2, #32
 8004300:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	2220      	movs	r2, #32
 8004308:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	2200      	movs	r2, #0
 8004310:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004314:	2303      	movs	r3, #3
 8004316:	e00f      	b.n	8004338 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	681a      	ldr	r2, [r3, #0]
 800431e:	68bb      	ldr	r3, [r7, #8]
 8004320:	4013      	ands	r3, r2
 8004322:	68ba      	ldr	r2, [r7, #8]
 8004324:	429a      	cmp	r2, r3
 8004326:	bf0c      	ite	eq
 8004328:	2301      	moveq	r3, #1
 800432a:	2300      	movne	r3, #0
 800432c:	b2db      	uxtb	r3, r3
 800432e:	461a      	mov	r2, r3
 8004330:	79fb      	ldrb	r3, [r7, #7]
 8004332:	429a      	cmp	r2, r3
 8004334:	d09f      	beq.n	8004276 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004336:	2300      	movs	r3, #0
}
 8004338:	4618      	mov	r0, r3
 800433a:	3740      	adds	r7, #64	; 0x40
 800433c:	46bd      	mov	sp, r7
 800433e:	bd80      	pop	{r7, pc}

08004340 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004340:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004344:	b0c0      	sub	sp, #256	; 0x100
 8004346:	af00      	add	r7, sp, #0
 8004348:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800434c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	691b      	ldr	r3, [r3, #16]
 8004354:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004358:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800435c:	68d9      	ldr	r1, [r3, #12]
 800435e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004362:	681a      	ldr	r2, [r3, #0]
 8004364:	ea40 0301 	orr.w	r3, r0, r1
 8004368:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800436a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800436e:	689a      	ldr	r2, [r3, #8]
 8004370:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004374:	691b      	ldr	r3, [r3, #16]
 8004376:	431a      	orrs	r2, r3
 8004378:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800437c:	695b      	ldr	r3, [r3, #20]
 800437e:	431a      	orrs	r2, r3
 8004380:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004384:	69db      	ldr	r3, [r3, #28]
 8004386:	4313      	orrs	r3, r2
 8004388:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800438c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	68db      	ldr	r3, [r3, #12]
 8004394:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004398:	f021 010c 	bic.w	r1, r1, #12
 800439c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043a0:	681a      	ldr	r2, [r3, #0]
 80043a2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80043a6:	430b      	orrs	r3, r1
 80043a8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80043aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	695b      	ldr	r3, [r3, #20]
 80043b2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80043b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043ba:	6999      	ldr	r1, [r3, #24]
 80043bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043c0:	681a      	ldr	r2, [r3, #0]
 80043c2:	ea40 0301 	orr.w	r3, r0, r1
 80043c6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80043c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043cc:	681a      	ldr	r2, [r3, #0]
 80043ce:	4b8f      	ldr	r3, [pc, #572]	; (800460c <UART_SetConfig+0x2cc>)
 80043d0:	429a      	cmp	r2, r3
 80043d2:	d005      	beq.n	80043e0 <UART_SetConfig+0xa0>
 80043d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043d8:	681a      	ldr	r2, [r3, #0]
 80043da:	4b8d      	ldr	r3, [pc, #564]	; (8004610 <UART_SetConfig+0x2d0>)
 80043dc:	429a      	cmp	r2, r3
 80043de:	d104      	bne.n	80043ea <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80043e0:	f7ff f898 	bl	8003514 <HAL_RCC_GetPCLK2Freq>
 80043e4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80043e8:	e003      	b.n	80043f2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80043ea:	f7ff f87f 	bl	80034ec <HAL_RCC_GetPCLK1Freq>
 80043ee:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80043f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043f6:	69db      	ldr	r3, [r3, #28]
 80043f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80043fc:	f040 810c 	bne.w	8004618 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004400:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004404:	2200      	movs	r2, #0
 8004406:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800440a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800440e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004412:	4622      	mov	r2, r4
 8004414:	462b      	mov	r3, r5
 8004416:	1891      	adds	r1, r2, r2
 8004418:	65b9      	str	r1, [r7, #88]	; 0x58
 800441a:	415b      	adcs	r3, r3
 800441c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800441e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004422:	4621      	mov	r1, r4
 8004424:	eb12 0801 	adds.w	r8, r2, r1
 8004428:	4629      	mov	r1, r5
 800442a:	eb43 0901 	adc.w	r9, r3, r1
 800442e:	f04f 0200 	mov.w	r2, #0
 8004432:	f04f 0300 	mov.w	r3, #0
 8004436:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800443a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800443e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004442:	4690      	mov	r8, r2
 8004444:	4699      	mov	r9, r3
 8004446:	4623      	mov	r3, r4
 8004448:	eb18 0303 	adds.w	r3, r8, r3
 800444c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004450:	462b      	mov	r3, r5
 8004452:	eb49 0303 	adc.w	r3, r9, r3
 8004456:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800445a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800445e:	685b      	ldr	r3, [r3, #4]
 8004460:	2200      	movs	r2, #0
 8004462:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004466:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800446a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800446e:	460b      	mov	r3, r1
 8004470:	18db      	adds	r3, r3, r3
 8004472:	653b      	str	r3, [r7, #80]	; 0x50
 8004474:	4613      	mov	r3, r2
 8004476:	eb42 0303 	adc.w	r3, r2, r3
 800447a:	657b      	str	r3, [r7, #84]	; 0x54
 800447c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004480:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004484:	f7fc fc00 	bl	8000c88 <__aeabi_uldivmod>
 8004488:	4602      	mov	r2, r0
 800448a:	460b      	mov	r3, r1
 800448c:	4b61      	ldr	r3, [pc, #388]	; (8004614 <UART_SetConfig+0x2d4>)
 800448e:	fba3 2302 	umull	r2, r3, r3, r2
 8004492:	095b      	lsrs	r3, r3, #5
 8004494:	011c      	lsls	r4, r3, #4
 8004496:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800449a:	2200      	movs	r2, #0
 800449c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80044a0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80044a4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80044a8:	4642      	mov	r2, r8
 80044aa:	464b      	mov	r3, r9
 80044ac:	1891      	adds	r1, r2, r2
 80044ae:	64b9      	str	r1, [r7, #72]	; 0x48
 80044b0:	415b      	adcs	r3, r3
 80044b2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80044b4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80044b8:	4641      	mov	r1, r8
 80044ba:	eb12 0a01 	adds.w	sl, r2, r1
 80044be:	4649      	mov	r1, r9
 80044c0:	eb43 0b01 	adc.w	fp, r3, r1
 80044c4:	f04f 0200 	mov.w	r2, #0
 80044c8:	f04f 0300 	mov.w	r3, #0
 80044cc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80044d0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80044d4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80044d8:	4692      	mov	sl, r2
 80044da:	469b      	mov	fp, r3
 80044dc:	4643      	mov	r3, r8
 80044de:	eb1a 0303 	adds.w	r3, sl, r3
 80044e2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80044e6:	464b      	mov	r3, r9
 80044e8:	eb4b 0303 	adc.w	r3, fp, r3
 80044ec:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80044f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80044f4:	685b      	ldr	r3, [r3, #4]
 80044f6:	2200      	movs	r2, #0
 80044f8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80044fc:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004500:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004504:	460b      	mov	r3, r1
 8004506:	18db      	adds	r3, r3, r3
 8004508:	643b      	str	r3, [r7, #64]	; 0x40
 800450a:	4613      	mov	r3, r2
 800450c:	eb42 0303 	adc.w	r3, r2, r3
 8004510:	647b      	str	r3, [r7, #68]	; 0x44
 8004512:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004516:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800451a:	f7fc fbb5 	bl	8000c88 <__aeabi_uldivmod>
 800451e:	4602      	mov	r2, r0
 8004520:	460b      	mov	r3, r1
 8004522:	4611      	mov	r1, r2
 8004524:	4b3b      	ldr	r3, [pc, #236]	; (8004614 <UART_SetConfig+0x2d4>)
 8004526:	fba3 2301 	umull	r2, r3, r3, r1
 800452a:	095b      	lsrs	r3, r3, #5
 800452c:	2264      	movs	r2, #100	; 0x64
 800452e:	fb02 f303 	mul.w	r3, r2, r3
 8004532:	1acb      	subs	r3, r1, r3
 8004534:	00db      	lsls	r3, r3, #3
 8004536:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800453a:	4b36      	ldr	r3, [pc, #216]	; (8004614 <UART_SetConfig+0x2d4>)
 800453c:	fba3 2302 	umull	r2, r3, r3, r2
 8004540:	095b      	lsrs	r3, r3, #5
 8004542:	005b      	lsls	r3, r3, #1
 8004544:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004548:	441c      	add	r4, r3
 800454a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800454e:	2200      	movs	r2, #0
 8004550:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004554:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004558:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800455c:	4642      	mov	r2, r8
 800455e:	464b      	mov	r3, r9
 8004560:	1891      	adds	r1, r2, r2
 8004562:	63b9      	str	r1, [r7, #56]	; 0x38
 8004564:	415b      	adcs	r3, r3
 8004566:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004568:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800456c:	4641      	mov	r1, r8
 800456e:	1851      	adds	r1, r2, r1
 8004570:	6339      	str	r1, [r7, #48]	; 0x30
 8004572:	4649      	mov	r1, r9
 8004574:	414b      	adcs	r3, r1
 8004576:	637b      	str	r3, [r7, #52]	; 0x34
 8004578:	f04f 0200 	mov.w	r2, #0
 800457c:	f04f 0300 	mov.w	r3, #0
 8004580:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004584:	4659      	mov	r1, fp
 8004586:	00cb      	lsls	r3, r1, #3
 8004588:	4651      	mov	r1, sl
 800458a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800458e:	4651      	mov	r1, sl
 8004590:	00ca      	lsls	r2, r1, #3
 8004592:	4610      	mov	r0, r2
 8004594:	4619      	mov	r1, r3
 8004596:	4603      	mov	r3, r0
 8004598:	4642      	mov	r2, r8
 800459a:	189b      	adds	r3, r3, r2
 800459c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80045a0:	464b      	mov	r3, r9
 80045a2:	460a      	mov	r2, r1
 80045a4:	eb42 0303 	adc.w	r3, r2, r3
 80045a8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80045ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045b0:	685b      	ldr	r3, [r3, #4]
 80045b2:	2200      	movs	r2, #0
 80045b4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80045b8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80045bc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80045c0:	460b      	mov	r3, r1
 80045c2:	18db      	adds	r3, r3, r3
 80045c4:	62bb      	str	r3, [r7, #40]	; 0x28
 80045c6:	4613      	mov	r3, r2
 80045c8:	eb42 0303 	adc.w	r3, r2, r3
 80045cc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80045ce:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80045d2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80045d6:	f7fc fb57 	bl	8000c88 <__aeabi_uldivmod>
 80045da:	4602      	mov	r2, r0
 80045dc:	460b      	mov	r3, r1
 80045de:	4b0d      	ldr	r3, [pc, #52]	; (8004614 <UART_SetConfig+0x2d4>)
 80045e0:	fba3 1302 	umull	r1, r3, r3, r2
 80045e4:	095b      	lsrs	r3, r3, #5
 80045e6:	2164      	movs	r1, #100	; 0x64
 80045e8:	fb01 f303 	mul.w	r3, r1, r3
 80045ec:	1ad3      	subs	r3, r2, r3
 80045ee:	00db      	lsls	r3, r3, #3
 80045f0:	3332      	adds	r3, #50	; 0x32
 80045f2:	4a08      	ldr	r2, [pc, #32]	; (8004614 <UART_SetConfig+0x2d4>)
 80045f4:	fba2 2303 	umull	r2, r3, r2, r3
 80045f8:	095b      	lsrs	r3, r3, #5
 80045fa:	f003 0207 	and.w	r2, r3, #7
 80045fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	4422      	add	r2, r4
 8004606:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004608:	e106      	b.n	8004818 <UART_SetConfig+0x4d8>
 800460a:	bf00      	nop
 800460c:	40011000 	.word	0x40011000
 8004610:	40011400 	.word	0x40011400
 8004614:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004618:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800461c:	2200      	movs	r2, #0
 800461e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004622:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004626:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800462a:	4642      	mov	r2, r8
 800462c:	464b      	mov	r3, r9
 800462e:	1891      	adds	r1, r2, r2
 8004630:	6239      	str	r1, [r7, #32]
 8004632:	415b      	adcs	r3, r3
 8004634:	627b      	str	r3, [r7, #36]	; 0x24
 8004636:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800463a:	4641      	mov	r1, r8
 800463c:	1854      	adds	r4, r2, r1
 800463e:	4649      	mov	r1, r9
 8004640:	eb43 0501 	adc.w	r5, r3, r1
 8004644:	f04f 0200 	mov.w	r2, #0
 8004648:	f04f 0300 	mov.w	r3, #0
 800464c:	00eb      	lsls	r3, r5, #3
 800464e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004652:	00e2      	lsls	r2, r4, #3
 8004654:	4614      	mov	r4, r2
 8004656:	461d      	mov	r5, r3
 8004658:	4643      	mov	r3, r8
 800465a:	18e3      	adds	r3, r4, r3
 800465c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004660:	464b      	mov	r3, r9
 8004662:	eb45 0303 	adc.w	r3, r5, r3
 8004666:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800466a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800466e:	685b      	ldr	r3, [r3, #4]
 8004670:	2200      	movs	r2, #0
 8004672:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004676:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800467a:	f04f 0200 	mov.w	r2, #0
 800467e:	f04f 0300 	mov.w	r3, #0
 8004682:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004686:	4629      	mov	r1, r5
 8004688:	008b      	lsls	r3, r1, #2
 800468a:	4621      	mov	r1, r4
 800468c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004690:	4621      	mov	r1, r4
 8004692:	008a      	lsls	r2, r1, #2
 8004694:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004698:	f7fc faf6 	bl	8000c88 <__aeabi_uldivmod>
 800469c:	4602      	mov	r2, r0
 800469e:	460b      	mov	r3, r1
 80046a0:	4b60      	ldr	r3, [pc, #384]	; (8004824 <UART_SetConfig+0x4e4>)
 80046a2:	fba3 2302 	umull	r2, r3, r3, r2
 80046a6:	095b      	lsrs	r3, r3, #5
 80046a8:	011c      	lsls	r4, r3, #4
 80046aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80046ae:	2200      	movs	r2, #0
 80046b0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80046b4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80046b8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80046bc:	4642      	mov	r2, r8
 80046be:	464b      	mov	r3, r9
 80046c0:	1891      	adds	r1, r2, r2
 80046c2:	61b9      	str	r1, [r7, #24]
 80046c4:	415b      	adcs	r3, r3
 80046c6:	61fb      	str	r3, [r7, #28]
 80046c8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80046cc:	4641      	mov	r1, r8
 80046ce:	1851      	adds	r1, r2, r1
 80046d0:	6139      	str	r1, [r7, #16]
 80046d2:	4649      	mov	r1, r9
 80046d4:	414b      	adcs	r3, r1
 80046d6:	617b      	str	r3, [r7, #20]
 80046d8:	f04f 0200 	mov.w	r2, #0
 80046dc:	f04f 0300 	mov.w	r3, #0
 80046e0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80046e4:	4659      	mov	r1, fp
 80046e6:	00cb      	lsls	r3, r1, #3
 80046e8:	4651      	mov	r1, sl
 80046ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80046ee:	4651      	mov	r1, sl
 80046f0:	00ca      	lsls	r2, r1, #3
 80046f2:	4610      	mov	r0, r2
 80046f4:	4619      	mov	r1, r3
 80046f6:	4603      	mov	r3, r0
 80046f8:	4642      	mov	r2, r8
 80046fa:	189b      	adds	r3, r3, r2
 80046fc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004700:	464b      	mov	r3, r9
 8004702:	460a      	mov	r2, r1
 8004704:	eb42 0303 	adc.w	r3, r2, r3
 8004708:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800470c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004710:	685b      	ldr	r3, [r3, #4]
 8004712:	2200      	movs	r2, #0
 8004714:	67bb      	str	r3, [r7, #120]	; 0x78
 8004716:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004718:	f04f 0200 	mov.w	r2, #0
 800471c:	f04f 0300 	mov.w	r3, #0
 8004720:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004724:	4649      	mov	r1, r9
 8004726:	008b      	lsls	r3, r1, #2
 8004728:	4641      	mov	r1, r8
 800472a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800472e:	4641      	mov	r1, r8
 8004730:	008a      	lsls	r2, r1, #2
 8004732:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004736:	f7fc faa7 	bl	8000c88 <__aeabi_uldivmod>
 800473a:	4602      	mov	r2, r0
 800473c:	460b      	mov	r3, r1
 800473e:	4611      	mov	r1, r2
 8004740:	4b38      	ldr	r3, [pc, #224]	; (8004824 <UART_SetConfig+0x4e4>)
 8004742:	fba3 2301 	umull	r2, r3, r3, r1
 8004746:	095b      	lsrs	r3, r3, #5
 8004748:	2264      	movs	r2, #100	; 0x64
 800474a:	fb02 f303 	mul.w	r3, r2, r3
 800474e:	1acb      	subs	r3, r1, r3
 8004750:	011b      	lsls	r3, r3, #4
 8004752:	3332      	adds	r3, #50	; 0x32
 8004754:	4a33      	ldr	r2, [pc, #204]	; (8004824 <UART_SetConfig+0x4e4>)
 8004756:	fba2 2303 	umull	r2, r3, r2, r3
 800475a:	095b      	lsrs	r3, r3, #5
 800475c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004760:	441c      	add	r4, r3
 8004762:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004766:	2200      	movs	r2, #0
 8004768:	673b      	str	r3, [r7, #112]	; 0x70
 800476a:	677a      	str	r2, [r7, #116]	; 0x74
 800476c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004770:	4642      	mov	r2, r8
 8004772:	464b      	mov	r3, r9
 8004774:	1891      	adds	r1, r2, r2
 8004776:	60b9      	str	r1, [r7, #8]
 8004778:	415b      	adcs	r3, r3
 800477a:	60fb      	str	r3, [r7, #12]
 800477c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004780:	4641      	mov	r1, r8
 8004782:	1851      	adds	r1, r2, r1
 8004784:	6039      	str	r1, [r7, #0]
 8004786:	4649      	mov	r1, r9
 8004788:	414b      	adcs	r3, r1
 800478a:	607b      	str	r3, [r7, #4]
 800478c:	f04f 0200 	mov.w	r2, #0
 8004790:	f04f 0300 	mov.w	r3, #0
 8004794:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004798:	4659      	mov	r1, fp
 800479a:	00cb      	lsls	r3, r1, #3
 800479c:	4651      	mov	r1, sl
 800479e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80047a2:	4651      	mov	r1, sl
 80047a4:	00ca      	lsls	r2, r1, #3
 80047a6:	4610      	mov	r0, r2
 80047a8:	4619      	mov	r1, r3
 80047aa:	4603      	mov	r3, r0
 80047ac:	4642      	mov	r2, r8
 80047ae:	189b      	adds	r3, r3, r2
 80047b0:	66bb      	str	r3, [r7, #104]	; 0x68
 80047b2:	464b      	mov	r3, r9
 80047b4:	460a      	mov	r2, r1
 80047b6:	eb42 0303 	adc.w	r3, r2, r3
 80047ba:	66fb      	str	r3, [r7, #108]	; 0x6c
 80047bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	2200      	movs	r2, #0
 80047c4:	663b      	str	r3, [r7, #96]	; 0x60
 80047c6:	667a      	str	r2, [r7, #100]	; 0x64
 80047c8:	f04f 0200 	mov.w	r2, #0
 80047cc:	f04f 0300 	mov.w	r3, #0
 80047d0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80047d4:	4649      	mov	r1, r9
 80047d6:	008b      	lsls	r3, r1, #2
 80047d8:	4641      	mov	r1, r8
 80047da:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80047de:	4641      	mov	r1, r8
 80047e0:	008a      	lsls	r2, r1, #2
 80047e2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80047e6:	f7fc fa4f 	bl	8000c88 <__aeabi_uldivmod>
 80047ea:	4602      	mov	r2, r0
 80047ec:	460b      	mov	r3, r1
 80047ee:	4b0d      	ldr	r3, [pc, #52]	; (8004824 <UART_SetConfig+0x4e4>)
 80047f0:	fba3 1302 	umull	r1, r3, r3, r2
 80047f4:	095b      	lsrs	r3, r3, #5
 80047f6:	2164      	movs	r1, #100	; 0x64
 80047f8:	fb01 f303 	mul.w	r3, r1, r3
 80047fc:	1ad3      	subs	r3, r2, r3
 80047fe:	011b      	lsls	r3, r3, #4
 8004800:	3332      	adds	r3, #50	; 0x32
 8004802:	4a08      	ldr	r2, [pc, #32]	; (8004824 <UART_SetConfig+0x4e4>)
 8004804:	fba2 2303 	umull	r2, r3, r2, r3
 8004808:	095b      	lsrs	r3, r3, #5
 800480a:	f003 020f 	and.w	r2, r3, #15
 800480e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	4422      	add	r2, r4
 8004816:	609a      	str	r2, [r3, #8]
}
 8004818:	bf00      	nop
 800481a:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800481e:	46bd      	mov	sp, r7
 8004820:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004824:	51eb851f 	.word	0x51eb851f

08004828 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8004828:	b480      	push	{r7}
 800482a:	b085      	sub	sp, #20
 800482c:	af00      	add	r7, sp, #0
 800482e:	4603      	mov	r3, r0
 8004830:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8004832:	2300      	movs	r3, #0
 8004834:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8004836:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800483a:	2b84      	cmp	r3, #132	; 0x84
 800483c:	d005      	beq.n	800484a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800483e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	4413      	add	r3, r2
 8004846:	3303      	adds	r3, #3
 8004848:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800484a:	68fb      	ldr	r3, [r7, #12]
}
 800484c:	4618      	mov	r0, r3
 800484e:	3714      	adds	r7, #20
 8004850:	46bd      	mov	sp, r7
 8004852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004856:	4770      	bx	lr

08004858 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8004858:	b580      	push	{r7, lr}
 800485a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800485c:	f000 fdb0 	bl	80053c0 <vTaskStartScheduler>
  
  return osOK;
 8004860:	2300      	movs	r3, #0
}
 8004862:	4618      	mov	r0, r3
 8004864:	bd80      	pop	{r7, pc}

08004866 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8004866:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004868:	b089      	sub	sp, #36	; 0x24
 800486a:	af04      	add	r7, sp, #16
 800486c:	6078      	str	r0, [r7, #4]
 800486e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	695b      	ldr	r3, [r3, #20]
 8004874:	2b00      	cmp	r3, #0
 8004876:	d020      	beq.n	80048ba <osThreadCreate+0x54>
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	699b      	ldr	r3, [r3, #24]
 800487c:	2b00      	cmp	r3, #0
 800487e:	d01c      	beq.n	80048ba <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	685c      	ldr	r4, [r3, #4]
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	691e      	ldr	r6, [r3, #16]
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004892:	4618      	mov	r0, r3
 8004894:	f7ff ffc8 	bl	8004828 <makeFreeRtosPriority>
 8004898:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	695b      	ldr	r3, [r3, #20]
 800489e:	687a      	ldr	r2, [r7, #4]
 80048a0:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80048a2:	9202      	str	r2, [sp, #8]
 80048a4:	9301      	str	r3, [sp, #4]
 80048a6:	9100      	str	r1, [sp, #0]
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	4632      	mov	r2, r6
 80048ac:	4629      	mov	r1, r5
 80048ae:	4620      	mov	r0, r4
 80048b0:	f000 fbbe 	bl	8005030 <xTaskCreateStatic>
 80048b4:	4603      	mov	r3, r0
 80048b6:	60fb      	str	r3, [r7, #12]
 80048b8:	e01c      	b.n	80048f4 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	685c      	ldr	r4, [r3, #4]
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80048c6:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80048ce:	4618      	mov	r0, r3
 80048d0:	f7ff ffaa 	bl	8004828 <makeFreeRtosPriority>
 80048d4:	4602      	mov	r2, r0
 80048d6:	f107 030c 	add.w	r3, r7, #12
 80048da:	9301      	str	r3, [sp, #4]
 80048dc:	9200      	str	r2, [sp, #0]
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	4632      	mov	r2, r6
 80048e2:	4629      	mov	r1, r5
 80048e4:	4620      	mov	r0, r4
 80048e6:	f000 fc00 	bl	80050ea <xTaskCreate>
 80048ea:	4603      	mov	r3, r0
 80048ec:	2b01      	cmp	r3, #1
 80048ee:	d001      	beq.n	80048f4 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80048f0:	2300      	movs	r3, #0
 80048f2:	e000      	b.n	80048f6 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80048f4:	68fb      	ldr	r3, [r7, #12]
}
 80048f6:	4618      	mov	r0, r3
 80048f8:	3714      	adds	r7, #20
 80048fa:	46bd      	mov	sp, r7
 80048fc:	bdf0      	pop	{r4, r5, r6, r7, pc}

080048fe <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80048fe:	b580      	push	{r7, lr}
 8004900:	b084      	sub	sp, #16
 8004902:	af00      	add	r7, sp, #0
 8004904:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	2b00      	cmp	r3, #0
 800490e:	d001      	beq.n	8004914 <osDelay+0x16>
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	e000      	b.n	8004916 <osDelay+0x18>
 8004914:	2301      	movs	r3, #1
 8004916:	4618      	mov	r0, r3
 8004918:	f000 fd1e 	bl	8005358 <vTaskDelay>
  
  return osOK;
 800491c:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800491e:	4618      	mov	r0, r3
 8004920:	3710      	adds	r7, #16
 8004922:	46bd      	mov	sp, r7
 8004924:	bd80      	pop	{r7, pc}

08004926 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8004926:	b590      	push	{r4, r7, lr}
 8004928:	b085      	sub	sp, #20
 800492a:	af02      	add	r7, sp, #8
 800492c:	6078      	str	r0, [r7, #4]
 800492e:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	689b      	ldr	r3, [r3, #8]
 8004934:	2b00      	cmp	r3, #0
 8004936:	d011      	beq.n	800495c <osMessageCreate+0x36>
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	68db      	ldr	r3, [r3, #12]
 800493c:	2b00      	cmp	r3, #0
 800493e:	d00d      	beq.n	800495c <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	6818      	ldr	r0, [r3, #0]
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6859      	ldr	r1, [r3, #4]
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	689a      	ldr	r2, [r3, #8]
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	68db      	ldr	r3, [r3, #12]
 8004950:	2400      	movs	r4, #0
 8004952:	9400      	str	r4, [sp, #0]
 8004954:	f000 f92c 	bl	8004bb0 <xQueueGenericCreateStatic>
 8004958:	4603      	mov	r3, r0
 800495a:	e008      	b.n	800496e <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	6818      	ldr	r0, [r3, #0]
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	685b      	ldr	r3, [r3, #4]
 8004964:	2200      	movs	r2, #0
 8004966:	4619      	mov	r1, r3
 8004968:	f000 f99a 	bl	8004ca0 <xQueueGenericCreate>
 800496c:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800496e:	4618      	mov	r0, r3
 8004970:	370c      	adds	r7, #12
 8004972:	46bd      	mov	sp, r7
 8004974:	bd90      	pop	{r4, r7, pc}

08004976 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004976:	b480      	push	{r7}
 8004978:	b083      	sub	sp, #12
 800497a:	af00      	add	r7, sp, #0
 800497c:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	f103 0208 	add.w	r2, r3, #8
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800498e:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	f103 0208 	add.w	r2, r3, #8
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	f103 0208 	add.w	r2, r3, #8
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2200      	movs	r2, #0
 80049a8:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80049aa:	bf00      	nop
 80049ac:	370c      	adds	r7, #12
 80049ae:	46bd      	mov	sp, r7
 80049b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b4:	4770      	bx	lr

080049b6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80049b6:	b480      	push	{r7}
 80049b8:	b083      	sub	sp, #12
 80049ba:	af00      	add	r7, sp, #0
 80049bc:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	2200      	movs	r2, #0
 80049c2:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80049c4:	bf00      	nop
 80049c6:	370c      	adds	r7, #12
 80049c8:	46bd      	mov	sp, r7
 80049ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ce:	4770      	bx	lr

080049d0 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80049d0:	b480      	push	{r7}
 80049d2:	b085      	sub	sp, #20
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
 80049d8:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	685b      	ldr	r3, [r3, #4]
 80049de:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	68fa      	ldr	r2, [r7, #12]
 80049e4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	689a      	ldr	r2, [r3, #8]
 80049ea:	683b      	ldr	r3, [r7, #0]
 80049ec:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	689b      	ldr	r3, [r3, #8]
 80049f2:	683a      	ldr	r2, [r7, #0]
 80049f4:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	683a      	ldr	r2, [r7, #0]
 80049fa:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80049fc:	683b      	ldr	r3, [r7, #0]
 80049fe:	687a      	ldr	r2, [r7, #4]
 8004a00:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	1c5a      	adds	r2, r3, #1
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	601a      	str	r2, [r3, #0]
}
 8004a0c:	bf00      	nop
 8004a0e:	3714      	adds	r7, #20
 8004a10:	46bd      	mov	sp, r7
 8004a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a16:	4770      	bx	lr

08004a18 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004a18:	b480      	push	{r7}
 8004a1a:	b085      	sub	sp, #20
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
 8004a20:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004a28:	68bb      	ldr	r3, [r7, #8]
 8004a2a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004a2e:	d103      	bne.n	8004a38 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	691b      	ldr	r3, [r3, #16]
 8004a34:	60fb      	str	r3, [r7, #12]
 8004a36:	e00c      	b.n	8004a52 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	3308      	adds	r3, #8
 8004a3c:	60fb      	str	r3, [r7, #12]
 8004a3e:	e002      	b.n	8004a46 <vListInsert+0x2e>
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	685b      	ldr	r3, [r3, #4]
 8004a44:	60fb      	str	r3, [r7, #12]
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	685b      	ldr	r3, [r3, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	68ba      	ldr	r2, [r7, #8]
 8004a4e:	429a      	cmp	r2, r3
 8004a50:	d2f6      	bcs.n	8004a40 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	685a      	ldr	r2, [r3, #4]
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004a5a:	683b      	ldr	r3, [r7, #0]
 8004a5c:	685b      	ldr	r3, [r3, #4]
 8004a5e:	683a      	ldr	r2, [r7, #0]
 8004a60:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	68fa      	ldr	r2, [r7, #12]
 8004a66:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	683a      	ldr	r2, [r7, #0]
 8004a6c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	687a      	ldr	r2, [r7, #4]
 8004a72:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	1c5a      	adds	r2, r3, #1
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	601a      	str	r2, [r3, #0]
}
 8004a7e:	bf00      	nop
 8004a80:	3714      	adds	r7, #20
 8004a82:	46bd      	mov	sp, r7
 8004a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a88:	4770      	bx	lr

08004a8a <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004a8a:	b480      	push	{r7}
 8004a8c:	b085      	sub	sp, #20
 8004a8e:	af00      	add	r7, sp, #0
 8004a90:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	691b      	ldr	r3, [r3, #16]
 8004a96:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	685b      	ldr	r3, [r3, #4]
 8004a9c:	687a      	ldr	r2, [r7, #4]
 8004a9e:	6892      	ldr	r2, [r2, #8]
 8004aa0:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	689b      	ldr	r3, [r3, #8]
 8004aa6:	687a      	ldr	r2, [r7, #4]
 8004aa8:	6852      	ldr	r2, [r2, #4]
 8004aaa:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	685b      	ldr	r3, [r3, #4]
 8004ab0:	687a      	ldr	r2, [r7, #4]
 8004ab2:	429a      	cmp	r2, r3
 8004ab4:	d103      	bne.n	8004abe <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	689a      	ldr	r2, [r3, #8]
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	1e5a      	subs	r2, r3, #1
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	681b      	ldr	r3, [r3, #0]
}
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	3714      	adds	r7, #20
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004adc:	4770      	bx	lr
	...

08004ae0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b084      	sub	sp, #16
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]
 8004ae8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d10a      	bne.n	8004b0a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004af4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004af8:	f383 8811 	msr	BASEPRI, r3
 8004afc:	f3bf 8f6f 	isb	sy
 8004b00:	f3bf 8f4f 	dsb	sy
 8004b04:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004b06:	bf00      	nop
 8004b08:	e7fe      	b.n	8004b08 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004b0a:	f001 fa0b 	bl	8005f24 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	681a      	ldr	r2, [r3, #0]
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b16:	68f9      	ldr	r1, [r7, #12]
 8004b18:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004b1a:	fb01 f303 	mul.w	r3, r1, r3
 8004b1e:	441a      	add	r2, r3
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	2200      	movs	r2, #0
 8004b28:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	681a      	ldr	r2, [r3, #0]
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681a      	ldr	r2, [r3, #0]
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b3a:	3b01      	subs	r3, #1
 8004b3c:	68f9      	ldr	r1, [r7, #12]
 8004b3e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004b40:	fb01 f303 	mul.w	r3, r1, r3
 8004b44:	441a      	add	r2, r3
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	22ff      	movs	r2, #255	; 0xff
 8004b4e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	22ff      	movs	r2, #255	; 0xff
 8004b56:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d114      	bne.n	8004b8a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	691b      	ldr	r3, [r3, #16]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d01a      	beq.n	8004b9e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	3310      	adds	r3, #16
 8004b6c:	4618      	mov	r0, r3
 8004b6e:	f000 fe69 	bl	8005844 <xTaskRemoveFromEventList>
 8004b72:	4603      	mov	r3, r0
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d012      	beq.n	8004b9e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004b78:	4b0c      	ldr	r3, [pc, #48]	; (8004bac <xQueueGenericReset+0xcc>)
 8004b7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004b7e:	601a      	str	r2, [r3, #0]
 8004b80:	f3bf 8f4f 	dsb	sy
 8004b84:	f3bf 8f6f 	isb	sy
 8004b88:	e009      	b.n	8004b9e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	3310      	adds	r3, #16
 8004b8e:	4618      	mov	r0, r3
 8004b90:	f7ff fef1 	bl	8004976 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	3324      	adds	r3, #36	; 0x24
 8004b98:	4618      	mov	r0, r3
 8004b9a:	f7ff feec 	bl	8004976 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004b9e:	f001 f9f1 	bl	8005f84 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004ba2:	2301      	movs	r3, #1
}
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	3710      	adds	r7, #16
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	bd80      	pop	{r7, pc}
 8004bac:	e000ed04 	.word	0xe000ed04

08004bb0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	b08e      	sub	sp, #56	; 0x38
 8004bb4:	af02      	add	r7, sp, #8
 8004bb6:	60f8      	str	r0, [r7, #12]
 8004bb8:	60b9      	str	r1, [r7, #8]
 8004bba:	607a      	str	r2, [r7, #4]
 8004bbc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d10a      	bne.n	8004bda <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8004bc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bc8:	f383 8811 	msr	BASEPRI, r3
 8004bcc:	f3bf 8f6f 	isb	sy
 8004bd0:	f3bf 8f4f 	dsb	sy
 8004bd4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8004bd6:	bf00      	nop
 8004bd8:	e7fe      	b.n	8004bd8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d10a      	bne.n	8004bf6 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8004be0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004be4:	f383 8811 	msr	BASEPRI, r3
 8004be8:	f3bf 8f6f 	isb	sy
 8004bec:	f3bf 8f4f 	dsb	sy
 8004bf0:	627b      	str	r3, [r7, #36]	; 0x24
}
 8004bf2:	bf00      	nop
 8004bf4:	e7fe      	b.n	8004bf4 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d002      	beq.n	8004c02 <xQueueGenericCreateStatic+0x52>
 8004bfc:	68bb      	ldr	r3, [r7, #8]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d001      	beq.n	8004c06 <xQueueGenericCreateStatic+0x56>
 8004c02:	2301      	movs	r3, #1
 8004c04:	e000      	b.n	8004c08 <xQueueGenericCreateStatic+0x58>
 8004c06:	2300      	movs	r3, #0
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d10a      	bne.n	8004c22 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8004c0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c10:	f383 8811 	msr	BASEPRI, r3
 8004c14:	f3bf 8f6f 	isb	sy
 8004c18:	f3bf 8f4f 	dsb	sy
 8004c1c:	623b      	str	r3, [r7, #32]
}
 8004c1e:	bf00      	nop
 8004c20:	e7fe      	b.n	8004c20 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d102      	bne.n	8004c2e <xQueueGenericCreateStatic+0x7e>
 8004c28:	68bb      	ldr	r3, [r7, #8]
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d101      	bne.n	8004c32 <xQueueGenericCreateStatic+0x82>
 8004c2e:	2301      	movs	r3, #1
 8004c30:	e000      	b.n	8004c34 <xQueueGenericCreateStatic+0x84>
 8004c32:	2300      	movs	r3, #0
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d10a      	bne.n	8004c4e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8004c38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c3c:	f383 8811 	msr	BASEPRI, r3
 8004c40:	f3bf 8f6f 	isb	sy
 8004c44:	f3bf 8f4f 	dsb	sy
 8004c48:	61fb      	str	r3, [r7, #28]
}
 8004c4a:	bf00      	nop
 8004c4c:	e7fe      	b.n	8004c4c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004c4e:	2348      	movs	r3, #72	; 0x48
 8004c50:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004c52:	697b      	ldr	r3, [r7, #20]
 8004c54:	2b48      	cmp	r3, #72	; 0x48
 8004c56:	d00a      	beq.n	8004c6e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8004c58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c5c:	f383 8811 	msr	BASEPRI, r3
 8004c60:	f3bf 8f6f 	isb	sy
 8004c64:	f3bf 8f4f 	dsb	sy
 8004c68:	61bb      	str	r3, [r7, #24]
}
 8004c6a:	bf00      	nop
 8004c6c:	e7fe      	b.n	8004c6c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004c6e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8004c74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d00d      	beq.n	8004c96 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004c7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c7c:	2201      	movs	r2, #1
 8004c7e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004c82:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8004c86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c88:	9300      	str	r3, [sp, #0]
 8004c8a:	4613      	mov	r3, r2
 8004c8c:	687a      	ldr	r2, [r7, #4]
 8004c8e:	68b9      	ldr	r1, [r7, #8]
 8004c90:	68f8      	ldr	r0, [r7, #12]
 8004c92:	f000 f83f 	bl	8004d14 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004c96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8004c98:	4618      	mov	r0, r3
 8004c9a:	3730      	adds	r7, #48	; 0x30
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	bd80      	pop	{r7, pc}

08004ca0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004ca0:	b580      	push	{r7, lr}
 8004ca2:	b08a      	sub	sp, #40	; 0x28
 8004ca4:	af02      	add	r7, sp, #8
 8004ca6:	60f8      	str	r0, [r7, #12]
 8004ca8:	60b9      	str	r1, [r7, #8]
 8004caa:	4613      	mov	r3, r2
 8004cac:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d10a      	bne.n	8004cca <xQueueGenericCreate+0x2a>
	__asm volatile
 8004cb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cb8:	f383 8811 	msr	BASEPRI, r3
 8004cbc:	f3bf 8f6f 	isb	sy
 8004cc0:	f3bf 8f4f 	dsb	sy
 8004cc4:	613b      	str	r3, [r7, #16]
}
 8004cc6:	bf00      	nop
 8004cc8:	e7fe      	b.n	8004cc8 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	68ba      	ldr	r2, [r7, #8]
 8004cce:	fb02 f303 	mul.w	r3, r2, r3
 8004cd2:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004cd4:	69fb      	ldr	r3, [r7, #28]
 8004cd6:	3348      	adds	r3, #72	; 0x48
 8004cd8:	4618      	mov	r0, r3
 8004cda:	f001 fa05 	bl	80060e8 <pvPortMalloc>
 8004cde:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004ce0:	69bb      	ldr	r3, [r7, #24]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d011      	beq.n	8004d0a <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004ce6:	69bb      	ldr	r3, [r7, #24]
 8004ce8:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004cea:	697b      	ldr	r3, [r7, #20]
 8004cec:	3348      	adds	r3, #72	; 0x48
 8004cee:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004cf0:	69bb      	ldr	r3, [r7, #24]
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004cf8:	79fa      	ldrb	r2, [r7, #7]
 8004cfa:	69bb      	ldr	r3, [r7, #24]
 8004cfc:	9300      	str	r3, [sp, #0]
 8004cfe:	4613      	mov	r3, r2
 8004d00:	697a      	ldr	r2, [r7, #20]
 8004d02:	68b9      	ldr	r1, [r7, #8]
 8004d04:	68f8      	ldr	r0, [r7, #12]
 8004d06:	f000 f805 	bl	8004d14 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004d0a:	69bb      	ldr	r3, [r7, #24]
	}
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	3720      	adds	r7, #32
 8004d10:	46bd      	mov	sp, r7
 8004d12:	bd80      	pop	{r7, pc}

08004d14 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b084      	sub	sp, #16
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	60f8      	str	r0, [r7, #12]
 8004d1c:	60b9      	str	r1, [r7, #8]
 8004d1e:	607a      	str	r2, [r7, #4]
 8004d20:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004d22:	68bb      	ldr	r3, [r7, #8]
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d103      	bne.n	8004d30 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004d28:	69bb      	ldr	r3, [r7, #24]
 8004d2a:	69ba      	ldr	r2, [r7, #24]
 8004d2c:	601a      	str	r2, [r3, #0]
 8004d2e:	e002      	b.n	8004d36 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004d30:	69bb      	ldr	r3, [r7, #24]
 8004d32:	687a      	ldr	r2, [r7, #4]
 8004d34:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004d36:	69bb      	ldr	r3, [r7, #24]
 8004d38:	68fa      	ldr	r2, [r7, #12]
 8004d3a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004d3c:	69bb      	ldr	r3, [r7, #24]
 8004d3e:	68ba      	ldr	r2, [r7, #8]
 8004d40:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004d42:	2101      	movs	r1, #1
 8004d44:	69b8      	ldr	r0, [r7, #24]
 8004d46:	f7ff fecb 	bl	8004ae0 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004d4a:	bf00      	nop
 8004d4c:	3710      	adds	r7, #16
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	bd80      	pop	{r7, pc}
	...

08004d54 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b08c      	sub	sp, #48	; 0x30
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	60f8      	str	r0, [r7, #12]
 8004d5c:	60b9      	str	r1, [r7, #8]
 8004d5e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004d60:	2300      	movs	r3, #0
 8004d62:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004d68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d10a      	bne.n	8004d84 <xQueueReceive+0x30>
	__asm volatile
 8004d6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d72:	f383 8811 	msr	BASEPRI, r3
 8004d76:	f3bf 8f6f 	isb	sy
 8004d7a:	f3bf 8f4f 	dsb	sy
 8004d7e:	623b      	str	r3, [r7, #32]
}
 8004d80:	bf00      	nop
 8004d82:	e7fe      	b.n	8004d82 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004d84:	68bb      	ldr	r3, [r7, #8]
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d103      	bne.n	8004d92 <xQueueReceive+0x3e>
 8004d8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d101      	bne.n	8004d96 <xQueueReceive+0x42>
 8004d92:	2301      	movs	r3, #1
 8004d94:	e000      	b.n	8004d98 <xQueueReceive+0x44>
 8004d96:	2300      	movs	r3, #0
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d10a      	bne.n	8004db2 <xQueueReceive+0x5e>
	__asm volatile
 8004d9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004da0:	f383 8811 	msr	BASEPRI, r3
 8004da4:	f3bf 8f6f 	isb	sy
 8004da8:	f3bf 8f4f 	dsb	sy
 8004dac:	61fb      	str	r3, [r7, #28]
}
 8004dae:	bf00      	nop
 8004db0:	e7fe      	b.n	8004db0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004db2:	f000 ff03 	bl	8005bbc <xTaskGetSchedulerState>
 8004db6:	4603      	mov	r3, r0
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d102      	bne.n	8004dc2 <xQueueReceive+0x6e>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d101      	bne.n	8004dc6 <xQueueReceive+0x72>
 8004dc2:	2301      	movs	r3, #1
 8004dc4:	e000      	b.n	8004dc8 <xQueueReceive+0x74>
 8004dc6:	2300      	movs	r3, #0
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d10a      	bne.n	8004de2 <xQueueReceive+0x8e>
	__asm volatile
 8004dcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dd0:	f383 8811 	msr	BASEPRI, r3
 8004dd4:	f3bf 8f6f 	isb	sy
 8004dd8:	f3bf 8f4f 	dsb	sy
 8004ddc:	61bb      	str	r3, [r7, #24]
}
 8004dde:	bf00      	nop
 8004de0:	e7fe      	b.n	8004de0 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004de2:	f001 f89f 	bl	8005f24 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004de6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004de8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dea:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004dec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d01f      	beq.n	8004e32 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004df2:	68b9      	ldr	r1, [r7, #8]
 8004df4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004df6:	f000 f88d 	bl	8004f14 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dfc:	1e5a      	subs	r2, r3, #1
 8004dfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e00:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004e02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e04:	691b      	ldr	r3, [r3, #16]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d00f      	beq.n	8004e2a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004e0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e0c:	3310      	adds	r3, #16
 8004e0e:	4618      	mov	r0, r3
 8004e10:	f000 fd18 	bl	8005844 <xTaskRemoveFromEventList>
 8004e14:	4603      	mov	r3, r0
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d007      	beq.n	8004e2a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004e1a:	4b3d      	ldr	r3, [pc, #244]	; (8004f10 <xQueueReceive+0x1bc>)
 8004e1c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004e20:	601a      	str	r2, [r3, #0]
 8004e22:	f3bf 8f4f 	dsb	sy
 8004e26:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004e2a:	f001 f8ab 	bl	8005f84 <vPortExitCritical>
				return pdPASS;
 8004e2e:	2301      	movs	r3, #1
 8004e30:	e069      	b.n	8004f06 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d103      	bne.n	8004e40 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004e38:	f001 f8a4 	bl	8005f84 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004e3c:	2300      	movs	r3, #0
 8004e3e:	e062      	b.n	8004f06 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004e40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d106      	bne.n	8004e54 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004e46:	f107 0310 	add.w	r3, r7, #16
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	f000 fd5c 	bl	8005908 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004e50:	2301      	movs	r3, #1
 8004e52:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004e54:	f001 f896 	bl	8005f84 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004e58:	f000 fb12 	bl	8005480 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004e5c:	f001 f862 	bl	8005f24 <vPortEnterCritical>
 8004e60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e62:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004e66:	b25b      	sxtb	r3, r3
 8004e68:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004e6c:	d103      	bne.n	8004e76 <xQueueReceive+0x122>
 8004e6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e70:	2200      	movs	r2, #0
 8004e72:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004e76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e78:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004e7c:	b25b      	sxtb	r3, r3
 8004e7e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004e82:	d103      	bne.n	8004e8c <xQueueReceive+0x138>
 8004e84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e86:	2200      	movs	r2, #0
 8004e88:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004e8c:	f001 f87a 	bl	8005f84 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004e90:	1d3a      	adds	r2, r7, #4
 8004e92:	f107 0310 	add.w	r3, r7, #16
 8004e96:	4611      	mov	r1, r2
 8004e98:	4618      	mov	r0, r3
 8004e9a:	f000 fd4b 	bl	8005934 <xTaskCheckForTimeOut>
 8004e9e:	4603      	mov	r3, r0
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d123      	bne.n	8004eec <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004ea4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004ea6:	f000 f8ad 	bl	8005004 <prvIsQueueEmpty>
 8004eaa:	4603      	mov	r3, r0
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d017      	beq.n	8004ee0 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004eb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004eb2:	3324      	adds	r3, #36	; 0x24
 8004eb4:	687a      	ldr	r2, [r7, #4]
 8004eb6:	4611      	mov	r1, r2
 8004eb8:	4618      	mov	r0, r3
 8004eba:	f000 fc9f 	bl	80057fc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004ebe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004ec0:	f000 f84e 	bl	8004f60 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004ec4:	f000 faea 	bl	800549c <xTaskResumeAll>
 8004ec8:	4603      	mov	r3, r0
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d189      	bne.n	8004de2 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8004ece:	4b10      	ldr	r3, [pc, #64]	; (8004f10 <xQueueReceive+0x1bc>)
 8004ed0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004ed4:	601a      	str	r2, [r3, #0]
 8004ed6:	f3bf 8f4f 	dsb	sy
 8004eda:	f3bf 8f6f 	isb	sy
 8004ede:	e780      	b.n	8004de2 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004ee0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004ee2:	f000 f83d 	bl	8004f60 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004ee6:	f000 fad9 	bl	800549c <xTaskResumeAll>
 8004eea:	e77a      	b.n	8004de2 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004eec:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004eee:	f000 f837 	bl	8004f60 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004ef2:	f000 fad3 	bl	800549c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004ef6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004ef8:	f000 f884 	bl	8005004 <prvIsQueueEmpty>
 8004efc:	4603      	mov	r3, r0
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	f43f af6f 	beq.w	8004de2 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004f04:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004f06:	4618      	mov	r0, r3
 8004f08:	3730      	adds	r7, #48	; 0x30
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	bd80      	pop	{r7, pc}
 8004f0e:	bf00      	nop
 8004f10:	e000ed04 	.word	0xe000ed04

08004f14 <prvCopyDataFromQueue>:
	return xReturn;
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004f14:	b580      	push	{r7, lr}
 8004f16:	b082      	sub	sp, #8
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]
 8004f1c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d018      	beq.n	8004f58 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	68da      	ldr	r2, [r3, #12]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f2e:	441a      	add	r2, r3
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	68da      	ldr	r2, [r3, #12]
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	689b      	ldr	r3, [r3, #8]
 8004f3c:	429a      	cmp	r2, r3
 8004f3e:	d303      	bcc.n	8004f48 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681a      	ldr	r2, [r3, #0]
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	68d9      	ldr	r1, [r3, #12]
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f50:	461a      	mov	r2, r3
 8004f52:	6838      	ldr	r0, [r7, #0]
 8004f54:	f002 f8aa 	bl	80070ac <memcpy>
	}
}
 8004f58:	bf00      	nop
 8004f5a:	3708      	adds	r7, #8
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	bd80      	pop	{r7, pc}

08004f60 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004f60:	b580      	push	{r7, lr}
 8004f62:	b084      	sub	sp, #16
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004f68:	f000 ffdc 	bl	8005f24 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004f72:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004f74:	e011      	b.n	8004f9a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d012      	beq.n	8004fa4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	3324      	adds	r3, #36	; 0x24
 8004f82:	4618      	mov	r0, r3
 8004f84:	f000 fc5e 	bl	8005844 <xTaskRemoveFromEventList>
 8004f88:	4603      	mov	r3, r0
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d001      	beq.n	8004f92 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004f8e:	f000 fd33 	bl	80059f8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004f92:	7bfb      	ldrb	r3, [r7, #15]
 8004f94:	3b01      	subs	r3, #1
 8004f96:	b2db      	uxtb	r3, r3
 8004f98:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004f9a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	dce9      	bgt.n	8004f76 <prvUnlockQueue+0x16>
 8004fa2:	e000      	b.n	8004fa6 <prvUnlockQueue+0x46>
					break;
 8004fa4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	22ff      	movs	r2, #255	; 0xff
 8004faa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8004fae:	f000 ffe9 	bl	8005f84 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004fb2:	f000 ffb7 	bl	8005f24 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004fbc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004fbe:	e011      	b.n	8004fe4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	691b      	ldr	r3, [r3, #16]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d012      	beq.n	8004fee <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	3310      	adds	r3, #16
 8004fcc:	4618      	mov	r0, r3
 8004fce:	f000 fc39 	bl	8005844 <xTaskRemoveFromEventList>
 8004fd2:	4603      	mov	r3, r0
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d001      	beq.n	8004fdc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004fd8:	f000 fd0e 	bl	80059f8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004fdc:	7bbb      	ldrb	r3, [r7, #14]
 8004fde:	3b01      	subs	r3, #1
 8004fe0:	b2db      	uxtb	r3, r3
 8004fe2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004fe4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	dce9      	bgt.n	8004fc0 <prvUnlockQueue+0x60>
 8004fec:	e000      	b.n	8004ff0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004fee:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	22ff      	movs	r2, #255	; 0xff
 8004ff4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8004ff8:	f000 ffc4 	bl	8005f84 <vPortExitCritical>
}
 8004ffc:	bf00      	nop
 8004ffe:	3710      	adds	r7, #16
 8005000:	46bd      	mov	sp, r7
 8005002:	bd80      	pop	{r7, pc}

08005004 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005004:	b580      	push	{r7, lr}
 8005006:	b084      	sub	sp, #16
 8005008:	af00      	add	r7, sp, #0
 800500a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800500c:	f000 ff8a 	bl	8005f24 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005014:	2b00      	cmp	r3, #0
 8005016:	d102      	bne.n	800501e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005018:	2301      	movs	r3, #1
 800501a:	60fb      	str	r3, [r7, #12]
 800501c:	e001      	b.n	8005022 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800501e:	2300      	movs	r3, #0
 8005020:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005022:	f000 ffaf 	bl	8005f84 <vPortExitCritical>

	return xReturn;
 8005026:	68fb      	ldr	r3, [r7, #12]
}
 8005028:	4618      	mov	r0, r3
 800502a:	3710      	adds	r7, #16
 800502c:	46bd      	mov	sp, r7
 800502e:	bd80      	pop	{r7, pc}

08005030 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005030:	b580      	push	{r7, lr}
 8005032:	b08e      	sub	sp, #56	; 0x38
 8005034:	af04      	add	r7, sp, #16
 8005036:	60f8      	str	r0, [r7, #12]
 8005038:	60b9      	str	r1, [r7, #8]
 800503a:	607a      	str	r2, [r7, #4]
 800503c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800503e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005040:	2b00      	cmp	r3, #0
 8005042:	d10a      	bne.n	800505a <xTaskCreateStatic+0x2a>
	__asm volatile
 8005044:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005048:	f383 8811 	msr	BASEPRI, r3
 800504c:	f3bf 8f6f 	isb	sy
 8005050:	f3bf 8f4f 	dsb	sy
 8005054:	623b      	str	r3, [r7, #32]
}
 8005056:	bf00      	nop
 8005058:	e7fe      	b.n	8005058 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800505a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800505c:	2b00      	cmp	r3, #0
 800505e:	d10a      	bne.n	8005076 <xTaskCreateStatic+0x46>
	__asm volatile
 8005060:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005064:	f383 8811 	msr	BASEPRI, r3
 8005068:	f3bf 8f6f 	isb	sy
 800506c:	f3bf 8f4f 	dsb	sy
 8005070:	61fb      	str	r3, [r7, #28]
}
 8005072:	bf00      	nop
 8005074:	e7fe      	b.n	8005074 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005076:	2354      	movs	r3, #84	; 0x54
 8005078:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800507a:	693b      	ldr	r3, [r7, #16]
 800507c:	2b54      	cmp	r3, #84	; 0x54
 800507e:	d00a      	beq.n	8005096 <xTaskCreateStatic+0x66>
	__asm volatile
 8005080:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005084:	f383 8811 	msr	BASEPRI, r3
 8005088:	f3bf 8f6f 	isb	sy
 800508c:	f3bf 8f4f 	dsb	sy
 8005090:	61bb      	str	r3, [r7, #24]
}
 8005092:	bf00      	nop
 8005094:	e7fe      	b.n	8005094 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005096:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005098:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800509a:	2b00      	cmp	r3, #0
 800509c:	d01e      	beq.n	80050dc <xTaskCreateStatic+0xac>
 800509e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d01b      	beq.n	80050dc <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80050a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050a6:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80050a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050aa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80050ac:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80050ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050b0:	2202      	movs	r2, #2
 80050b2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80050b6:	2300      	movs	r3, #0
 80050b8:	9303      	str	r3, [sp, #12]
 80050ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050bc:	9302      	str	r3, [sp, #8]
 80050be:	f107 0314 	add.w	r3, r7, #20
 80050c2:	9301      	str	r3, [sp, #4]
 80050c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050c6:	9300      	str	r3, [sp, #0]
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	687a      	ldr	r2, [r7, #4]
 80050cc:	68b9      	ldr	r1, [r7, #8]
 80050ce:	68f8      	ldr	r0, [r7, #12]
 80050d0:	f000 f850 	bl	8005174 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80050d4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80050d6:	f000 f8d5 	bl	8005284 <prvAddNewTaskToReadyList>
 80050da:	e001      	b.n	80050e0 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80050dc:	2300      	movs	r3, #0
 80050de:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80050e0:	697b      	ldr	r3, [r7, #20]
	}
 80050e2:	4618      	mov	r0, r3
 80050e4:	3728      	adds	r7, #40	; 0x28
 80050e6:	46bd      	mov	sp, r7
 80050e8:	bd80      	pop	{r7, pc}

080050ea <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80050ea:	b580      	push	{r7, lr}
 80050ec:	b08c      	sub	sp, #48	; 0x30
 80050ee:	af04      	add	r7, sp, #16
 80050f0:	60f8      	str	r0, [r7, #12]
 80050f2:	60b9      	str	r1, [r7, #8]
 80050f4:	603b      	str	r3, [r7, #0]
 80050f6:	4613      	mov	r3, r2
 80050f8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80050fa:	88fb      	ldrh	r3, [r7, #6]
 80050fc:	009b      	lsls	r3, r3, #2
 80050fe:	4618      	mov	r0, r3
 8005100:	f000 fff2 	bl	80060e8 <pvPortMalloc>
 8005104:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005106:	697b      	ldr	r3, [r7, #20]
 8005108:	2b00      	cmp	r3, #0
 800510a:	d00e      	beq.n	800512a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800510c:	2054      	movs	r0, #84	; 0x54
 800510e:	f000 ffeb 	bl	80060e8 <pvPortMalloc>
 8005112:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005114:	69fb      	ldr	r3, [r7, #28]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d003      	beq.n	8005122 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800511a:	69fb      	ldr	r3, [r7, #28]
 800511c:	697a      	ldr	r2, [r7, #20]
 800511e:	631a      	str	r2, [r3, #48]	; 0x30
 8005120:	e005      	b.n	800512e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005122:	6978      	ldr	r0, [r7, #20]
 8005124:	f001 f8ac 	bl	8006280 <vPortFree>
 8005128:	e001      	b.n	800512e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800512a:	2300      	movs	r3, #0
 800512c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800512e:	69fb      	ldr	r3, [r7, #28]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d017      	beq.n	8005164 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005134:	69fb      	ldr	r3, [r7, #28]
 8005136:	2200      	movs	r2, #0
 8005138:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800513c:	88fa      	ldrh	r2, [r7, #6]
 800513e:	2300      	movs	r3, #0
 8005140:	9303      	str	r3, [sp, #12]
 8005142:	69fb      	ldr	r3, [r7, #28]
 8005144:	9302      	str	r3, [sp, #8]
 8005146:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005148:	9301      	str	r3, [sp, #4]
 800514a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800514c:	9300      	str	r3, [sp, #0]
 800514e:	683b      	ldr	r3, [r7, #0]
 8005150:	68b9      	ldr	r1, [r7, #8]
 8005152:	68f8      	ldr	r0, [r7, #12]
 8005154:	f000 f80e 	bl	8005174 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005158:	69f8      	ldr	r0, [r7, #28]
 800515a:	f000 f893 	bl	8005284 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800515e:	2301      	movs	r3, #1
 8005160:	61bb      	str	r3, [r7, #24]
 8005162:	e002      	b.n	800516a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005164:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005168:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800516a:	69bb      	ldr	r3, [r7, #24]
	}
 800516c:	4618      	mov	r0, r3
 800516e:	3720      	adds	r7, #32
 8005170:	46bd      	mov	sp, r7
 8005172:	bd80      	pop	{r7, pc}

08005174 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005174:	b580      	push	{r7, lr}
 8005176:	b088      	sub	sp, #32
 8005178:	af00      	add	r7, sp, #0
 800517a:	60f8      	str	r0, [r7, #12]
 800517c:	60b9      	str	r1, [r7, #8]
 800517e:	607a      	str	r2, [r7, #4]
 8005180:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005182:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005184:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800518c:	3b01      	subs	r3, #1
 800518e:	009b      	lsls	r3, r3, #2
 8005190:	4413      	add	r3, r2
 8005192:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005194:	69bb      	ldr	r3, [r7, #24]
 8005196:	f023 0307 	bic.w	r3, r3, #7
 800519a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800519c:	69bb      	ldr	r3, [r7, #24]
 800519e:	f003 0307 	and.w	r3, r3, #7
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d00a      	beq.n	80051bc <prvInitialiseNewTask+0x48>
	__asm volatile
 80051a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051aa:	f383 8811 	msr	BASEPRI, r3
 80051ae:	f3bf 8f6f 	isb	sy
 80051b2:	f3bf 8f4f 	dsb	sy
 80051b6:	617b      	str	r3, [r7, #20]
}
 80051b8:	bf00      	nop
 80051ba:	e7fe      	b.n	80051ba <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80051bc:	68bb      	ldr	r3, [r7, #8]
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d01f      	beq.n	8005202 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80051c2:	2300      	movs	r3, #0
 80051c4:	61fb      	str	r3, [r7, #28]
 80051c6:	e012      	b.n	80051ee <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80051c8:	68ba      	ldr	r2, [r7, #8]
 80051ca:	69fb      	ldr	r3, [r7, #28]
 80051cc:	4413      	add	r3, r2
 80051ce:	7819      	ldrb	r1, [r3, #0]
 80051d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80051d2:	69fb      	ldr	r3, [r7, #28]
 80051d4:	4413      	add	r3, r2
 80051d6:	3334      	adds	r3, #52	; 0x34
 80051d8:	460a      	mov	r2, r1
 80051da:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80051dc:	68ba      	ldr	r2, [r7, #8]
 80051de:	69fb      	ldr	r3, [r7, #28]
 80051e0:	4413      	add	r3, r2
 80051e2:	781b      	ldrb	r3, [r3, #0]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d006      	beq.n	80051f6 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80051e8:	69fb      	ldr	r3, [r7, #28]
 80051ea:	3301      	adds	r3, #1
 80051ec:	61fb      	str	r3, [r7, #28]
 80051ee:	69fb      	ldr	r3, [r7, #28]
 80051f0:	2b0f      	cmp	r3, #15
 80051f2:	d9e9      	bls.n	80051c8 <prvInitialiseNewTask+0x54>
 80051f4:	e000      	b.n	80051f8 <prvInitialiseNewTask+0x84>
			{
				break;
 80051f6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80051f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051fa:	2200      	movs	r2, #0
 80051fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005200:	e003      	b.n	800520a <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005202:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005204:	2200      	movs	r2, #0
 8005206:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800520a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800520c:	2b06      	cmp	r3, #6
 800520e:	d901      	bls.n	8005214 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005210:	2306      	movs	r3, #6
 8005212:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005214:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005216:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005218:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800521a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800521c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800521e:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8005220:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005222:	2200      	movs	r2, #0
 8005224:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005226:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005228:	3304      	adds	r3, #4
 800522a:	4618      	mov	r0, r3
 800522c:	f7ff fbc3 	bl	80049b6 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005230:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005232:	3318      	adds	r3, #24
 8005234:	4618      	mov	r0, r3
 8005236:	f7ff fbbe 	bl	80049b6 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800523a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800523c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800523e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005240:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005242:	f1c3 0207 	rsb	r2, r3, #7
 8005246:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005248:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800524a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800524c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800524e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005250:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005252:	2200      	movs	r2, #0
 8005254:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005256:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005258:	2200      	movs	r2, #0
 800525a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800525e:	683a      	ldr	r2, [r7, #0]
 8005260:	68f9      	ldr	r1, [r7, #12]
 8005262:	69b8      	ldr	r0, [r7, #24]
 8005264:	f000 fd2e 	bl	8005cc4 <pxPortInitialiseStack>
 8005268:	4602      	mov	r2, r0
 800526a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800526c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800526e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005270:	2b00      	cmp	r3, #0
 8005272:	d002      	beq.n	800527a <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005274:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005276:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005278:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800527a:	bf00      	nop
 800527c:	3720      	adds	r7, #32
 800527e:	46bd      	mov	sp, r7
 8005280:	bd80      	pop	{r7, pc}
	...

08005284 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005284:	b580      	push	{r7, lr}
 8005286:	b082      	sub	sp, #8
 8005288:	af00      	add	r7, sp, #0
 800528a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800528c:	f000 fe4a 	bl	8005f24 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005290:	4b2a      	ldr	r3, [pc, #168]	; (800533c <prvAddNewTaskToReadyList+0xb8>)
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	3301      	adds	r3, #1
 8005296:	4a29      	ldr	r2, [pc, #164]	; (800533c <prvAddNewTaskToReadyList+0xb8>)
 8005298:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800529a:	4b29      	ldr	r3, [pc, #164]	; (8005340 <prvAddNewTaskToReadyList+0xbc>)
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d109      	bne.n	80052b6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80052a2:	4a27      	ldr	r2, [pc, #156]	; (8005340 <prvAddNewTaskToReadyList+0xbc>)
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80052a8:	4b24      	ldr	r3, [pc, #144]	; (800533c <prvAddNewTaskToReadyList+0xb8>)
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	2b01      	cmp	r3, #1
 80052ae:	d110      	bne.n	80052d2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80052b0:	f000 fbc6 	bl	8005a40 <prvInitialiseTaskLists>
 80052b4:	e00d      	b.n	80052d2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80052b6:	4b23      	ldr	r3, [pc, #140]	; (8005344 <prvAddNewTaskToReadyList+0xc0>)
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d109      	bne.n	80052d2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80052be:	4b20      	ldr	r3, [pc, #128]	; (8005340 <prvAddNewTaskToReadyList+0xbc>)
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052c8:	429a      	cmp	r2, r3
 80052ca:	d802      	bhi.n	80052d2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80052cc:	4a1c      	ldr	r2, [pc, #112]	; (8005340 <prvAddNewTaskToReadyList+0xbc>)
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80052d2:	4b1d      	ldr	r3, [pc, #116]	; (8005348 <prvAddNewTaskToReadyList+0xc4>)
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	3301      	adds	r3, #1
 80052d8:	4a1b      	ldr	r2, [pc, #108]	; (8005348 <prvAddNewTaskToReadyList+0xc4>)
 80052da:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052e0:	2201      	movs	r2, #1
 80052e2:	409a      	lsls	r2, r3
 80052e4:	4b19      	ldr	r3, [pc, #100]	; (800534c <prvAddNewTaskToReadyList+0xc8>)
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	4313      	orrs	r3, r2
 80052ea:	4a18      	ldr	r2, [pc, #96]	; (800534c <prvAddNewTaskToReadyList+0xc8>)
 80052ec:	6013      	str	r3, [r2, #0]
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80052f2:	4613      	mov	r3, r2
 80052f4:	009b      	lsls	r3, r3, #2
 80052f6:	4413      	add	r3, r2
 80052f8:	009b      	lsls	r3, r3, #2
 80052fa:	4a15      	ldr	r2, [pc, #84]	; (8005350 <prvAddNewTaskToReadyList+0xcc>)
 80052fc:	441a      	add	r2, r3
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	3304      	adds	r3, #4
 8005302:	4619      	mov	r1, r3
 8005304:	4610      	mov	r0, r2
 8005306:	f7ff fb63 	bl	80049d0 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800530a:	f000 fe3b 	bl	8005f84 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800530e:	4b0d      	ldr	r3, [pc, #52]	; (8005344 <prvAddNewTaskToReadyList+0xc0>)
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	2b00      	cmp	r3, #0
 8005314:	d00e      	beq.n	8005334 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005316:	4b0a      	ldr	r3, [pc, #40]	; (8005340 <prvAddNewTaskToReadyList+0xbc>)
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005320:	429a      	cmp	r2, r3
 8005322:	d207      	bcs.n	8005334 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005324:	4b0b      	ldr	r3, [pc, #44]	; (8005354 <prvAddNewTaskToReadyList+0xd0>)
 8005326:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800532a:	601a      	str	r2, [r3, #0]
 800532c:	f3bf 8f4f 	dsb	sy
 8005330:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005334:	bf00      	nop
 8005336:	3708      	adds	r7, #8
 8005338:	46bd      	mov	sp, r7
 800533a:	bd80      	pop	{r7, pc}
 800533c:	20000644 	.word	0x20000644
 8005340:	20000544 	.word	0x20000544
 8005344:	20000650 	.word	0x20000650
 8005348:	20000660 	.word	0x20000660
 800534c:	2000064c 	.word	0x2000064c
 8005350:	20000548 	.word	0x20000548
 8005354:	e000ed04 	.word	0xe000ed04

08005358 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005358:	b580      	push	{r7, lr}
 800535a:	b084      	sub	sp, #16
 800535c:	af00      	add	r7, sp, #0
 800535e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005360:	2300      	movs	r3, #0
 8005362:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2b00      	cmp	r3, #0
 8005368:	d017      	beq.n	800539a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800536a:	4b13      	ldr	r3, [pc, #76]	; (80053b8 <vTaskDelay+0x60>)
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	2b00      	cmp	r3, #0
 8005370:	d00a      	beq.n	8005388 <vTaskDelay+0x30>
	__asm volatile
 8005372:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005376:	f383 8811 	msr	BASEPRI, r3
 800537a:	f3bf 8f6f 	isb	sy
 800537e:	f3bf 8f4f 	dsb	sy
 8005382:	60bb      	str	r3, [r7, #8]
}
 8005384:	bf00      	nop
 8005386:	e7fe      	b.n	8005386 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005388:	f000 f87a 	bl	8005480 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800538c:	2100      	movs	r1, #0
 800538e:	6878      	ldr	r0, [r7, #4]
 8005390:	f000 fc32 	bl	8005bf8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005394:	f000 f882 	bl	800549c <xTaskResumeAll>
 8005398:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	2b00      	cmp	r3, #0
 800539e:	d107      	bne.n	80053b0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80053a0:	4b06      	ldr	r3, [pc, #24]	; (80053bc <vTaskDelay+0x64>)
 80053a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80053a6:	601a      	str	r2, [r3, #0]
 80053a8:	f3bf 8f4f 	dsb	sy
 80053ac:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80053b0:	bf00      	nop
 80053b2:	3710      	adds	r7, #16
 80053b4:	46bd      	mov	sp, r7
 80053b6:	bd80      	pop	{r7, pc}
 80053b8:	2000066c 	.word	0x2000066c
 80053bc:	e000ed04 	.word	0xe000ed04

080053c0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80053c0:	b580      	push	{r7, lr}
 80053c2:	b08a      	sub	sp, #40	; 0x28
 80053c4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80053c6:	2300      	movs	r3, #0
 80053c8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80053ca:	2300      	movs	r3, #0
 80053cc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80053ce:	463a      	mov	r2, r7
 80053d0:	1d39      	adds	r1, r7, #4
 80053d2:	f107 0308 	add.w	r3, r7, #8
 80053d6:	4618      	mov	r0, r3
 80053d8:	f7fb fdd4 	bl	8000f84 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80053dc:	6839      	ldr	r1, [r7, #0]
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	68ba      	ldr	r2, [r7, #8]
 80053e2:	9202      	str	r2, [sp, #8]
 80053e4:	9301      	str	r3, [sp, #4]
 80053e6:	2300      	movs	r3, #0
 80053e8:	9300      	str	r3, [sp, #0]
 80053ea:	2300      	movs	r3, #0
 80053ec:	460a      	mov	r2, r1
 80053ee:	491e      	ldr	r1, [pc, #120]	; (8005468 <vTaskStartScheduler+0xa8>)
 80053f0:	481e      	ldr	r0, [pc, #120]	; (800546c <vTaskStartScheduler+0xac>)
 80053f2:	f7ff fe1d 	bl	8005030 <xTaskCreateStatic>
 80053f6:	4603      	mov	r3, r0
 80053f8:	4a1d      	ldr	r2, [pc, #116]	; (8005470 <vTaskStartScheduler+0xb0>)
 80053fa:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80053fc:	4b1c      	ldr	r3, [pc, #112]	; (8005470 <vTaskStartScheduler+0xb0>)
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	2b00      	cmp	r3, #0
 8005402:	d002      	beq.n	800540a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005404:	2301      	movs	r3, #1
 8005406:	617b      	str	r3, [r7, #20]
 8005408:	e001      	b.n	800540e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800540a:	2300      	movs	r3, #0
 800540c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800540e:	697b      	ldr	r3, [r7, #20]
 8005410:	2b01      	cmp	r3, #1
 8005412:	d116      	bne.n	8005442 <vTaskStartScheduler+0x82>
	__asm volatile
 8005414:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005418:	f383 8811 	msr	BASEPRI, r3
 800541c:	f3bf 8f6f 	isb	sy
 8005420:	f3bf 8f4f 	dsb	sy
 8005424:	613b      	str	r3, [r7, #16]
}
 8005426:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005428:	4b12      	ldr	r3, [pc, #72]	; (8005474 <vTaskStartScheduler+0xb4>)
 800542a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800542e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005430:	4b11      	ldr	r3, [pc, #68]	; (8005478 <vTaskStartScheduler+0xb8>)
 8005432:	2201      	movs	r2, #1
 8005434:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005436:	4b11      	ldr	r3, [pc, #68]	; (800547c <vTaskStartScheduler+0xbc>)
 8005438:	2200      	movs	r2, #0
 800543a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800543c:	f000 fcd0 	bl	8005de0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005440:	e00e      	b.n	8005460 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005442:	697b      	ldr	r3, [r7, #20]
 8005444:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005448:	d10a      	bne.n	8005460 <vTaskStartScheduler+0xa0>
	__asm volatile
 800544a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800544e:	f383 8811 	msr	BASEPRI, r3
 8005452:	f3bf 8f6f 	isb	sy
 8005456:	f3bf 8f4f 	dsb	sy
 800545a:	60fb      	str	r3, [r7, #12]
}
 800545c:	bf00      	nop
 800545e:	e7fe      	b.n	800545e <vTaskStartScheduler+0x9e>
}
 8005460:	bf00      	nop
 8005462:	3718      	adds	r7, #24
 8005464:	46bd      	mov	sp, r7
 8005466:	bd80      	pop	{r7, pc}
 8005468:	080093a8 	.word	0x080093a8
 800546c:	08005a11 	.word	0x08005a11
 8005470:	20000668 	.word	0x20000668
 8005474:	20000664 	.word	0x20000664
 8005478:	20000650 	.word	0x20000650
 800547c:	20000648 	.word	0x20000648

08005480 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005480:	b480      	push	{r7}
 8005482:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005484:	4b04      	ldr	r3, [pc, #16]	; (8005498 <vTaskSuspendAll+0x18>)
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	3301      	adds	r3, #1
 800548a:	4a03      	ldr	r2, [pc, #12]	; (8005498 <vTaskSuspendAll+0x18>)
 800548c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800548e:	bf00      	nop
 8005490:	46bd      	mov	sp, r7
 8005492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005496:	4770      	bx	lr
 8005498:	2000066c 	.word	0x2000066c

0800549c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800549c:	b580      	push	{r7, lr}
 800549e:	b084      	sub	sp, #16
 80054a0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80054a2:	2300      	movs	r3, #0
 80054a4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80054a6:	2300      	movs	r3, #0
 80054a8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80054aa:	4b41      	ldr	r3, [pc, #260]	; (80055b0 <xTaskResumeAll+0x114>)
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d10a      	bne.n	80054c8 <xTaskResumeAll+0x2c>
	__asm volatile
 80054b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054b6:	f383 8811 	msr	BASEPRI, r3
 80054ba:	f3bf 8f6f 	isb	sy
 80054be:	f3bf 8f4f 	dsb	sy
 80054c2:	603b      	str	r3, [r7, #0]
}
 80054c4:	bf00      	nop
 80054c6:	e7fe      	b.n	80054c6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80054c8:	f000 fd2c 	bl	8005f24 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80054cc:	4b38      	ldr	r3, [pc, #224]	; (80055b0 <xTaskResumeAll+0x114>)
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	3b01      	subs	r3, #1
 80054d2:	4a37      	ldr	r2, [pc, #220]	; (80055b0 <xTaskResumeAll+0x114>)
 80054d4:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80054d6:	4b36      	ldr	r3, [pc, #216]	; (80055b0 <xTaskResumeAll+0x114>)
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d161      	bne.n	80055a2 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80054de:	4b35      	ldr	r3, [pc, #212]	; (80055b4 <xTaskResumeAll+0x118>)
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d05d      	beq.n	80055a2 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80054e6:	e02e      	b.n	8005546 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80054e8:	4b33      	ldr	r3, [pc, #204]	; (80055b8 <xTaskResumeAll+0x11c>)
 80054ea:	68db      	ldr	r3, [r3, #12]
 80054ec:	68db      	ldr	r3, [r3, #12]
 80054ee:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	3318      	adds	r3, #24
 80054f4:	4618      	mov	r0, r3
 80054f6:	f7ff fac8 	bl	8004a8a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	3304      	adds	r3, #4
 80054fe:	4618      	mov	r0, r3
 8005500:	f7ff fac3 	bl	8004a8a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005508:	2201      	movs	r2, #1
 800550a:	409a      	lsls	r2, r3
 800550c:	4b2b      	ldr	r3, [pc, #172]	; (80055bc <xTaskResumeAll+0x120>)
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	4313      	orrs	r3, r2
 8005512:	4a2a      	ldr	r2, [pc, #168]	; (80055bc <xTaskResumeAll+0x120>)
 8005514:	6013      	str	r3, [r2, #0]
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800551a:	4613      	mov	r3, r2
 800551c:	009b      	lsls	r3, r3, #2
 800551e:	4413      	add	r3, r2
 8005520:	009b      	lsls	r3, r3, #2
 8005522:	4a27      	ldr	r2, [pc, #156]	; (80055c0 <xTaskResumeAll+0x124>)
 8005524:	441a      	add	r2, r3
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	3304      	adds	r3, #4
 800552a:	4619      	mov	r1, r3
 800552c:	4610      	mov	r0, r2
 800552e:	f7ff fa4f 	bl	80049d0 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005536:	4b23      	ldr	r3, [pc, #140]	; (80055c4 <xTaskResumeAll+0x128>)
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800553c:	429a      	cmp	r2, r3
 800553e:	d302      	bcc.n	8005546 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8005540:	4b21      	ldr	r3, [pc, #132]	; (80055c8 <xTaskResumeAll+0x12c>)
 8005542:	2201      	movs	r2, #1
 8005544:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005546:	4b1c      	ldr	r3, [pc, #112]	; (80055b8 <xTaskResumeAll+0x11c>)
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	2b00      	cmp	r3, #0
 800554c:	d1cc      	bne.n	80054e8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	2b00      	cmp	r3, #0
 8005552:	d001      	beq.n	8005558 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005554:	f000 fb12 	bl	8005b7c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005558:	4b1c      	ldr	r3, [pc, #112]	; (80055cc <xTaskResumeAll+0x130>)
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	2b00      	cmp	r3, #0
 8005562:	d010      	beq.n	8005586 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005564:	f000 f836 	bl	80055d4 <xTaskIncrementTick>
 8005568:	4603      	mov	r3, r0
 800556a:	2b00      	cmp	r3, #0
 800556c:	d002      	beq.n	8005574 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800556e:	4b16      	ldr	r3, [pc, #88]	; (80055c8 <xTaskResumeAll+0x12c>)
 8005570:	2201      	movs	r2, #1
 8005572:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	3b01      	subs	r3, #1
 8005578:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	2b00      	cmp	r3, #0
 800557e:	d1f1      	bne.n	8005564 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8005580:	4b12      	ldr	r3, [pc, #72]	; (80055cc <xTaskResumeAll+0x130>)
 8005582:	2200      	movs	r2, #0
 8005584:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005586:	4b10      	ldr	r3, [pc, #64]	; (80055c8 <xTaskResumeAll+0x12c>)
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	2b00      	cmp	r3, #0
 800558c:	d009      	beq.n	80055a2 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800558e:	2301      	movs	r3, #1
 8005590:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005592:	4b0f      	ldr	r3, [pc, #60]	; (80055d0 <xTaskResumeAll+0x134>)
 8005594:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005598:	601a      	str	r2, [r3, #0]
 800559a:	f3bf 8f4f 	dsb	sy
 800559e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80055a2:	f000 fcef 	bl	8005f84 <vPortExitCritical>

	return xAlreadyYielded;
 80055a6:	68bb      	ldr	r3, [r7, #8]
}
 80055a8:	4618      	mov	r0, r3
 80055aa:	3710      	adds	r7, #16
 80055ac:	46bd      	mov	sp, r7
 80055ae:	bd80      	pop	{r7, pc}
 80055b0:	2000066c 	.word	0x2000066c
 80055b4:	20000644 	.word	0x20000644
 80055b8:	20000604 	.word	0x20000604
 80055bc:	2000064c 	.word	0x2000064c
 80055c0:	20000548 	.word	0x20000548
 80055c4:	20000544 	.word	0x20000544
 80055c8:	20000658 	.word	0x20000658
 80055cc:	20000654 	.word	0x20000654
 80055d0:	e000ed04 	.word	0xe000ed04

080055d4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80055d4:	b580      	push	{r7, lr}
 80055d6:	b086      	sub	sp, #24
 80055d8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80055da:	2300      	movs	r3, #0
 80055dc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80055de:	4b4e      	ldr	r3, [pc, #312]	; (8005718 <xTaskIncrementTick+0x144>)
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	f040 808e 	bne.w	8005704 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80055e8:	4b4c      	ldr	r3, [pc, #304]	; (800571c <xTaskIncrementTick+0x148>)
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	3301      	adds	r3, #1
 80055ee:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80055f0:	4a4a      	ldr	r2, [pc, #296]	; (800571c <xTaskIncrementTick+0x148>)
 80055f2:	693b      	ldr	r3, [r7, #16]
 80055f4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80055f6:	693b      	ldr	r3, [r7, #16]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d120      	bne.n	800563e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80055fc:	4b48      	ldr	r3, [pc, #288]	; (8005720 <xTaskIncrementTick+0x14c>)
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d00a      	beq.n	800561c <xTaskIncrementTick+0x48>
	__asm volatile
 8005606:	f04f 0350 	mov.w	r3, #80	; 0x50
 800560a:	f383 8811 	msr	BASEPRI, r3
 800560e:	f3bf 8f6f 	isb	sy
 8005612:	f3bf 8f4f 	dsb	sy
 8005616:	603b      	str	r3, [r7, #0]
}
 8005618:	bf00      	nop
 800561a:	e7fe      	b.n	800561a <xTaskIncrementTick+0x46>
 800561c:	4b40      	ldr	r3, [pc, #256]	; (8005720 <xTaskIncrementTick+0x14c>)
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	60fb      	str	r3, [r7, #12]
 8005622:	4b40      	ldr	r3, [pc, #256]	; (8005724 <xTaskIncrementTick+0x150>)
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	4a3e      	ldr	r2, [pc, #248]	; (8005720 <xTaskIncrementTick+0x14c>)
 8005628:	6013      	str	r3, [r2, #0]
 800562a:	4a3e      	ldr	r2, [pc, #248]	; (8005724 <xTaskIncrementTick+0x150>)
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	6013      	str	r3, [r2, #0]
 8005630:	4b3d      	ldr	r3, [pc, #244]	; (8005728 <xTaskIncrementTick+0x154>)
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	3301      	adds	r3, #1
 8005636:	4a3c      	ldr	r2, [pc, #240]	; (8005728 <xTaskIncrementTick+0x154>)
 8005638:	6013      	str	r3, [r2, #0]
 800563a:	f000 fa9f 	bl	8005b7c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800563e:	4b3b      	ldr	r3, [pc, #236]	; (800572c <xTaskIncrementTick+0x158>)
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	693a      	ldr	r2, [r7, #16]
 8005644:	429a      	cmp	r2, r3
 8005646:	d348      	bcc.n	80056da <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005648:	4b35      	ldr	r3, [pc, #212]	; (8005720 <xTaskIncrementTick+0x14c>)
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	2b00      	cmp	r3, #0
 8005650:	d104      	bne.n	800565c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005652:	4b36      	ldr	r3, [pc, #216]	; (800572c <xTaskIncrementTick+0x158>)
 8005654:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005658:	601a      	str	r2, [r3, #0]
					break;
 800565a:	e03e      	b.n	80056da <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800565c:	4b30      	ldr	r3, [pc, #192]	; (8005720 <xTaskIncrementTick+0x14c>)
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	68db      	ldr	r3, [r3, #12]
 8005662:	68db      	ldr	r3, [r3, #12]
 8005664:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005666:	68bb      	ldr	r3, [r7, #8]
 8005668:	685b      	ldr	r3, [r3, #4]
 800566a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800566c:	693a      	ldr	r2, [r7, #16]
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	429a      	cmp	r2, r3
 8005672:	d203      	bcs.n	800567c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005674:	4a2d      	ldr	r2, [pc, #180]	; (800572c <xTaskIncrementTick+0x158>)
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800567a:	e02e      	b.n	80056da <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800567c:	68bb      	ldr	r3, [r7, #8]
 800567e:	3304      	adds	r3, #4
 8005680:	4618      	mov	r0, r3
 8005682:	f7ff fa02 	bl	8004a8a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005686:	68bb      	ldr	r3, [r7, #8]
 8005688:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800568a:	2b00      	cmp	r3, #0
 800568c:	d004      	beq.n	8005698 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800568e:	68bb      	ldr	r3, [r7, #8]
 8005690:	3318      	adds	r3, #24
 8005692:	4618      	mov	r0, r3
 8005694:	f7ff f9f9 	bl	8004a8a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005698:	68bb      	ldr	r3, [r7, #8]
 800569a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800569c:	2201      	movs	r2, #1
 800569e:	409a      	lsls	r2, r3
 80056a0:	4b23      	ldr	r3, [pc, #140]	; (8005730 <xTaskIncrementTick+0x15c>)
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	4313      	orrs	r3, r2
 80056a6:	4a22      	ldr	r2, [pc, #136]	; (8005730 <xTaskIncrementTick+0x15c>)
 80056a8:	6013      	str	r3, [r2, #0]
 80056aa:	68bb      	ldr	r3, [r7, #8]
 80056ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80056ae:	4613      	mov	r3, r2
 80056b0:	009b      	lsls	r3, r3, #2
 80056b2:	4413      	add	r3, r2
 80056b4:	009b      	lsls	r3, r3, #2
 80056b6:	4a1f      	ldr	r2, [pc, #124]	; (8005734 <xTaskIncrementTick+0x160>)
 80056b8:	441a      	add	r2, r3
 80056ba:	68bb      	ldr	r3, [r7, #8]
 80056bc:	3304      	adds	r3, #4
 80056be:	4619      	mov	r1, r3
 80056c0:	4610      	mov	r0, r2
 80056c2:	f7ff f985 	bl	80049d0 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80056c6:	68bb      	ldr	r3, [r7, #8]
 80056c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80056ca:	4b1b      	ldr	r3, [pc, #108]	; (8005738 <xTaskIncrementTick+0x164>)
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056d0:	429a      	cmp	r2, r3
 80056d2:	d3b9      	bcc.n	8005648 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80056d4:	2301      	movs	r3, #1
 80056d6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80056d8:	e7b6      	b.n	8005648 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80056da:	4b17      	ldr	r3, [pc, #92]	; (8005738 <xTaskIncrementTick+0x164>)
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80056e0:	4914      	ldr	r1, [pc, #80]	; (8005734 <xTaskIncrementTick+0x160>)
 80056e2:	4613      	mov	r3, r2
 80056e4:	009b      	lsls	r3, r3, #2
 80056e6:	4413      	add	r3, r2
 80056e8:	009b      	lsls	r3, r3, #2
 80056ea:	440b      	add	r3, r1
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	2b01      	cmp	r3, #1
 80056f0:	d901      	bls.n	80056f6 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 80056f2:	2301      	movs	r3, #1
 80056f4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80056f6:	4b11      	ldr	r3, [pc, #68]	; (800573c <xTaskIncrementTick+0x168>)
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d007      	beq.n	800570e <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 80056fe:	2301      	movs	r3, #1
 8005700:	617b      	str	r3, [r7, #20]
 8005702:	e004      	b.n	800570e <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005704:	4b0e      	ldr	r3, [pc, #56]	; (8005740 <xTaskIncrementTick+0x16c>)
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	3301      	adds	r3, #1
 800570a:	4a0d      	ldr	r2, [pc, #52]	; (8005740 <xTaskIncrementTick+0x16c>)
 800570c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800570e:	697b      	ldr	r3, [r7, #20]
}
 8005710:	4618      	mov	r0, r3
 8005712:	3718      	adds	r7, #24
 8005714:	46bd      	mov	sp, r7
 8005716:	bd80      	pop	{r7, pc}
 8005718:	2000066c 	.word	0x2000066c
 800571c:	20000648 	.word	0x20000648
 8005720:	200005fc 	.word	0x200005fc
 8005724:	20000600 	.word	0x20000600
 8005728:	2000065c 	.word	0x2000065c
 800572c:	20000664 	.word	0x20000664
 8005730:	2000064c 	.word	0x2000064c
 8005734:	20000548 	.word	0x20000548
 8005738:	20000544 	.word	0x20000544
 800573c:	20000658 	.word	0x20000658
 8005740:	20000654 	.word	0x20000654

08005744 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005744:	b480      	push	{r7}
 8005746:	b087      	sub	sp, #28
 8005748:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800574a:	4b27      	ldr	r3, [pc, #156]	; (80057e8 <vTaskSwitchContext+0xa4>)
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	2b00      	cmp	r3, #0
 8005750:	d003      	beq.n	800575a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005752:	4b26      	ldr	r3, [pc, #152]	; (80057ec <vTaskSwitchContext+0xa8>)
 8005754:	2201      	movs	r2, #1
 8005756:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005758:	e03f      	b.n	80057da <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 800575a:	4b24      	ldr	r3, [pc, #144]	; (80057ec <vTaskSwitchContext+0xa8>)
 800575c:	2200      	movs	r2, #0
 800575e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005760:	4b23      	ldr	r3, [pc, #140]	; (80057f0 <vTaskSwitchContext+0xac>)
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	fab3 f383 	clz	r3, r3
 800576c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800576e:	7afb      	ldrb	r3, [r7, #11]
 8005770:	f1c3 031f 	rsb	r3, r3, #31
 8005774:	617b      	str	r3, [r7, #20]
 8005776:	491f      	ldr	r1, [pc, #124]	; (80057f4 <vTaskSwitchContext+0xb0>)
 8005778:	697a      	ldr	r2, [r7, #20]
 800577a:	4613      	mov	r3, r2
 800577c:	009b      	lsls	r3, r3, #2
 800577e:	4413      	add	r3, r2
 8005780:	009b      	lsls	r3, r3, #2
 8005782:	440b      	add	r3, r1
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	2b00      	cmp	r3, #0
 8005788:	d10a      	bne.n	80057a0 <vTaskSwitchContext+0x5c>
	__asm volatile
 800578a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800578e:	f383 8811 	msr	BASEPRI, r3
 8005792:	f3bf 8f6f 	isb	sy
 8005796:	f3bf 8f4f 	dsb	sy
 800579a:	607b      	str	r3, [r7, #4]
}
 800579c:	bf00      	nop
 800579e:	e7fe      	b.n	800579e <vTaskSwitchContext+0x5a>
 80057a0:	697a      	ldr	r2, [r7, #20]
 80057a2:	4613      	mov	r3, r2
 80057a4:	009b      	lsls	r3, r3, #2
 80057a6:	4413      	add	r3, r2
 80057a8:	009b      	lsls	r3, r3, #2
 80057aa:	4a12      	ldr	r2, [pc, #72]	; (80057f4 <vTaskSwitchContext+0xb0>)
 80057ac:	4413      	add	r3, r2
 80057ae:	613b      	str	r3, [r7, #16]
 80057b0:	693b      	ldr	r3, [r7, #16]
 80057b2:	685b      	ldr	r3, [r3, #4]
 80057b4:	685a      	ldr	r2, [r3, #4]
 80057b6:	693b      	ldr	r3, [r7, #16]
 80057b8:	605a      	str	r2, [r3, #4]
 80057ba:	693b      	ldr	r3, [r7, #16]
 80057bc:	685a      	ldr	r2, [r3, #4]
 80057be:	693b      	ldr	r3, [r7, #16]
 80057c0:	3308      	adds	r3, #8
 80057c2:	429a      	cmp	r2, r3
 80057c4:	d104      	bne.n	80057d0 <vTaskSwitchContext+0x8c>
 80057c6:	693b      	ldr	r3, [r7, #16]
 80057c8:	685b      	ldr	r3, [r3, #4]
 80057ca:	685a      	ldr	r2, [r3, #4]
 80057cc:	693b      	ldr	r3, [r7, #16]
 80057ce:	605a      	str	r2, [r3, #4]
 80057d0:	693b      	ldr	r3, [r7, #16]
 80057d2:	685b      	ldr	r3, [r3, #4]
 80057d4:	68db      	ldr	r3, [r3, #12]
 80057d6:	4a08      	ldr	r2, [pc, #32]	; (80057f8 <vTaskSwitchContext+0xb4>)
 80057d8:	6013      	str	r3, [r2, #0]
}
 80057da:	bf00      	nop
 80057dc:	371c      	adds	r7, #28
 80057de:	46bd      	mov	sp, r7
 80057e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e4:	4770      	bx	lr
 80057e6:	bf00      	nop
 80057e8:	2000066c 	.word	0x2000066c
 80057ec:	20000658 	.word	0x20000658
 80057f0:	2000064c 	.word	0x2000064c
 80057f4:	20000548 	.word	0x20000548
 80057f8:	20000544 	.word	0x20000544

080057fc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80057fc:	b580      	push	{r7, lr}
 80057fe:	b084      	sub	sp, #16
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
 8005804:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	2b00      	cmp	r3, #0
 800580a:	d10a      	bne.n	8005822 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800580c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005810:	f383 8811 	msr	BASEPRI, r3
 8005814:	f3bf 8f6f 	isb	sy
 8005818:	f3bf 8f4f 	dsb	sy
 800581c:	60fb      	str	r3, [r7, #12]
}
 800581e:	bf00      	nop
 8005820:	e7fe      	b.n	8005820 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005822:	4b07      	ldr	r3, [pc, #28]	; (8005840 <vTaskPlaceOnEventList+0x44>)
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	3318      	adds	r3, #24
 8005828:	4619      	mov	r1, r3
 800582a:	6878      	ldr	r0, [r7, #4]
 800582c:	f7ff f8f4 	bl	8004a18 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005830:	2101      	movs	r1, #1
 8005832:	6838      	ldr	r0, [r7, #0]
 8005834:	f000 f9e0 	bl	8005bf8 <prvAddCurrentTaskToDelayedList>
}
 8005838:	bf00      	nop
 800583a:	3710      	adds	r7, #16
 800583c:	46bd      	mov	sp, r7
 800583e:	bd80      	pop	{r7, pc}
 8005840:	20000544 	.word	0x20000544

08005844 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005844:	b580      	push	{r7, lr}
 8005846:	b086      	sub	sp, #24
 8005848:	af00      	add	r7, sp, #0
 800584a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	68db      	ldr	r3, [r3, #12]
 8005850:	68db      	ldr	r3, [r3, #12]
 8005852:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005854:	693b      	ldr	r3, [r7, #16]
 8005856:	2b00      	cmp	r3, #0
 8005858:	d10a      	bne.n	8005870 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800585a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800585e:	f383 8811 	msr	BASEPRI, r3
 8005862:	f3bf 8f6f 	isb	sy
 8005866:	f3bf 8f4f 	dsb	sy
 800586a:	60fb      	str	r3, [r7, #12]
}
 800586c:	bf00      	nop
 800586e:	e7fe      	b.n	800586e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005870:	693b      	ldr	r3, [r7, #16]
 8005872:	3318      	adds	r3, #24
 8005874:	4618      	mov	r0, r3
 8005876:	f7ff f908 	bl	8004a8a <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800587a:	4b1d      	ldr	r3, [pc, #116]	; (80058f0 <xTaskRemoveFromEventList+0xac>)
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	2b00      	cmp	r3, #0
 8005880:	d11c      	bne.n	80058bc <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005882:	693b      	ldr	r3, [r7, #16]
 8005884:	3304      	adds	r3, #4
 8005886:	4618      	mov	r0, r3
 8005888:	f7ff f8ff 	bl	8004a8a <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800588c:	693b      	ldr	r3, [r7, #16]
 800588e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005890:	2201      	movs	r2, #1
 8005892:	409a      	lsls	r2, r3
 8005894:	4b17      	ldr	r3, [pc, #92]	; (80058f4 <xTaskRemoveFromEventList+0xb0>)
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	4313      	orrs	r3, r2
 800589a:	4a16      	ldr	r2, [pc, #88]	; (80058f4 <xTaskRemoveFromEventList+0xb0>)
 800589c:	6013      	str	r3, [r2, #0]
 800589e:	693b      	ldr	r3, [r7, #16]
 80058a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80058a2:	4613      	mov	r3, r2
 80058a4:	009b      	lsls	r3, r3, #2
 80058a6:	4413      	add	r3, r2
 80058a8:	009b      	lsls	r3, r3, #2
 80058aa:	4a13      	ldr	r2, [pc, #76]	; (80058f8 <xTaskRemoveFromEventList+0xb4>)
 80058ac:	441a      	add	r2, r3
 80058ae:	693b      	ldr	r3, [r7, #16]
 80058b0:	3304      	adds	r3, #4
 80058b2:	4619      	mov	r1, r3
 80058b4:	4610      	mov	r0, r2
 80058b6:	f7ff f88b 	bl	80049d0 <vListInsertEnd>
 80058ba:	e005      	b.n	80058c8 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80058bc:	693b      	ldr	r3, [r7, #16]
 80058be:	3318      	adds	r3, #24
 80058c0:	4619      	mov	r1, r3
 80058c2:	480e      	ldr	r0, [pc, #56]	; (80058fc <xTaskRemoveFromEventList+0xb8>)
 80058c4:	f7ff f884 	bl	80049d0 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80058c8:	693b      	ldr	r3, [r7, #16]
 80058ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80058cc:	4b0c      	ldr	r3, [pc, #48]	; (8005900 <xTaskRemoveFromEventList+0xbc>)
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058d2:	429a      	cmp	r2, r3
 80058d4:	d905      	bls.n	80058e2 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80058d6:	2301      	movs	r3, #1
 80058d8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80058da:	4b0a      	ldr	r3, [pc, #40]	; (8005904 <xTaskRemoveFromEventList+0xc0>)
 80058dc:	2201      	movs	r2, #1
 80058de:	601a      	str	r2, [r3, #0]
 80058e0:	e001      	b.n	80058e6 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 80058e2:	2300      	movs	r3, #0
 80058e4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80058e6:	697b      	ldr	r3, [r7, #20]
}
 80058e8:	4618      	mov	r0, r3
 80058ea:	3718      	adds	r7, #24
 80058ec:	46bd      	mov	sp, r7
 80058ee:	bd80      	pop	{r7, pc}
 80058f0:	2000066c 	.word	0x2000066c
 80058f4:	2000064c 	.word	0x2000064c
 80058f8:	20000548 	.word	0x20000548
 80058fc:	20000604 	.word	0x20000604
 8005900:	20000544 	.word	0x20000544
 8005904:	20000658 	.word	0x20000658

08005908 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005908:	b480      	push	{r7}
 800590a:	b083      	sub	sp, #12
 800590c:	af00      	add	r7, sp, #0
 800590e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005910:	4b06      	ldr	r3, [pc, #24]	; (800592c <vTaskInternalSetTimeOutState+0x24>)
 8005912:	681a      	ldr	r2, [r3, #0]
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005918:	4b05      	ldr	r3, [pc, #20]	; (8005930 <vTaskInternalSetTimeOutState+0x28>)
 800591a:	681a      	ldr	r2, [r3, #0]
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	605a      	str	r2, [r3, #4]
}
 8005920:	bf00      	nop
 8005922:	370c      	adds	r7, #12
 8005924:	46bd      	mov	sp, r7
 8005926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592a:	4770      	bx	lr
 800592c:	2000065c 	.word	0x2000065c
 8005930:	20000648 	.word	0x20000648

08005934 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005934:	b580      	push	{r7, lr}
 8005936:	b088      	sub	sp, #32
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
 800593c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	2b00      	cmp	r3, #0
 8005942:	d10a      	bne.n	800595a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8005944:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005948:	f383 8811 	msr	BASEPRI, r3
 800594c:	f3bf 8f6f 	isb	sy
 8005950:	f3bf 8f4f 	dsb	sy
 8005954:	613b      	str	r3, [r7, #16]
}
 8005956:	bf00      	nop
 8005958:	e7fe      	b.n	8005958 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800595a:	683b      	ldr	r3, [r7, #0]
 800595c:	2b00      	cmp	r3, #0
 800595e:	d10a      	bne.n	8005976 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8005960:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005964:	f383 8811 	msr	BASEPRI, r3
 8005968:	f3bf 8f6f 	isb	sy
 800596c:	f3bf 8f4f 	dsb	sy
 8005970:	60fb      	str	r3, [r7, #12]
}
 8005972:	bf00      	nop
 8005974:	e7fe      	b.n	8005974 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8005976:	f000 fad5 	bl	8005f24 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800597a:	4b1d      	ldr	r3, [pc, #116]	; (80059f0 <xTaskCheckForTimeOut+0xbc>)
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	685b      	ldr	r3, [r3, #4]
 8005984:	69ba      	ldr	r2, [r7, #24]
 8005986:	1ad3      	subs	r3, r2, r3
 8005988:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800598a:	683b      	ldr	r3, [r7, #0]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005992:	d102      	bne.n	800599a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005994:	2300      	movs	r3, #0
 8005996:	61fb      	str	r3, [r7, #28]
 8005998:	e023      	b.n	80059e2 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681a      	ldr	r2, [r3, #0]
 800599e:	4b15      	ldr	r3, [pc, #84]	; (80059f4 <xTaskCheckForTimeOut+0xc0>)
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	429a      	cmp	r2, r3
 80059a4:	d007      	beq.n	80059b6 <xTaskCheckForTimeOut+0x82>
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	685b      	ldr	r3, [r3, #4]
 80059aa:	69ba      	ldr	r2, [r7, #24]
 80059ac:	429a      	cmp	r2, r3
 80059ae:	d302      	bcc.n	80059b6 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80059b0:	2301      	movs	r3, #1
 80059b2:	61fb      	str	r3, [r7, #28]
 80059b4:	e015      	b.n	80059e2 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	697a      	ldr	r2, [r7, #20]
 80059bc:	429a      	cmp	r2, r3
 80059be:	d20b      	bcs.n	80059d8 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80059c0:	683b      	ldr	r3, [r7, #0]
 80059c2:	681a      	ldr	r2, [r3, #0]
 80059c4:	697b      	ldr	r3, [r7, #20]
 80059c6:	1ad2      	subs	r2, r2, r3
 80059c8:	683b      	ldr	r3, [r7, #0]
 80059ca:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80059cc:	6878      	ldr	r0, [r7, #4]
 80059ce:	f7ff ff9b 	bl	8005908 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80059d2:	2300      	movs	r3, #0
 80059d4:	61fb      	str	r3, [r7, #28]
 80059d6:	e004      	b.n	80059e2 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80059d8:	683b      	ldr	r3, [r7, #0]
 80059da:	2200      	movs	r2, #0
 80059dc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80059de:	2301      	movs	r3, #1
 80059e0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80059e2:	f000 facf 	bl	8005f84 <vPortExitCritical>

	return xReturn;
 80059e6:	69fb      	ldr	r3, [r7, #28]
}
 80059e8:	4618      	mov	r0, r3
 80059ea:	3720      	adds	r7, #32
 80059ec:	46bd      	mov	sp, r7
 80059ee:	bd80      	pop	{r7, pc}
 80059f0:	20000648 	.word	0x20000648
 80059f4:	2000065c 	.word	0x2000065c

080059f8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80059f8:	b480      	push	{r7}
 80059fa:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80059fc:	4b03      	ldr	r3, [pc, #12]	; (8005a0c <vTaskMissedYield+0x14>)
 80059fe:	2201      	movs	r2, #1
 8005a00:	601a      	str	r2, [r3, #0]
}
 8005a02:	bf00      	nop
 8005a04:	46bd      	mov	sp, r7
 8005a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0a:	4770      	bx	lr
 8005a0c:	20000658 	.word	0x20000658

08005a10 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b082      	sub	sp, #8
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005a18:	f000 f852 	bl	8005ac0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005a1c:	4b06      	ldr	r3, [pc, #24]	; (8005a38 <prvIdleTask+0x28>)
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	2b01      	cmp	r3, #1
 8005a22:	d9f9      	bls.n	8005a18 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005a24:	4b05      	ldr	r3, [pc, #20]	; (8005a3c <prvIdleTask+0x2c>)
 8005a26:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005a2a:	601a      	str	r2, [r3, #0]
 8005a2c:	f3bf 8f4f 	dsb	sy
 8005a30:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005a34:	e7f0      	b.n	8005a18 <prvIdleTask+0x8>
 8005a36:	bf00      	nop
 8005a38:	20000548 	.word	0x20000548
 8005a3c:	e000ed04 	.word	0xe000ed04

08005a40 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005a40:	b580      	push	{r7, lr}
 8005a42:	b082      	sub	sp, #8
 8005a44:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005a46:	2300      	movs	r3, #0
 8005a48:	607b      	str	r3, [r7, #4]
 8005a4a:	e00c      	b.n	8005a66 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005a4c:	687a      	ldr	r2, [r7, #4]
 8005a4e:	4613      	mov	r3, r2
 8005a50:	009b      	lsls	r3, r3, #2
 8005a52:	4413      	add	r3, r2
 8005a54:	009b      	lsls	r3, r3, #2
 8005a56:	4a12      	ldr	r2, [pc, #72]	; (8005aa0 <prvInitialiseTaskLists+0x60>)
 8005a58:	4413      	add	r3, r2
 8005a5a:	4618      	mov	r0, r3
 8005a5c:	f7fe ff8b 	bl	8004976 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	3301      	adds	r3, #1
 8005a64:	607b      	str	r3, [r7, #4]
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	2b06      	cmp	r3, #6
 8005a6a:	d9ef      	bls.n	8005a4c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005a6c:	480d      	ldr	r0, [pc, #52]	; (8005aa4 <prvInitialiseTaskLists+0x64>)
 8005a6e:	f7fe ff82 	bl	8004976 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005a72:	480d      	ldr	r0, [pc, #52]	; (8005aa8 <prvInitialiseTaskLists+0x68>)
 8005a74:	f7fe ff7f 	bl	8004976 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005a78:	480c      	ldr	r0, [pc, #48]	; (8005aac <prvInitialiseTaskLists+0x6c>)
 8005a7a:	f7fe ff7c 	bl	8004976 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005a7e:	480c      	ldr	r0, [pc, #48]	; (8005ab0 <prvInitialiseTaskLists+0x70>)
 8005a80:	f7fe ff79 	bl	8004976 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005a84:	480b      	ldr	r0, [pc, #44]	; (8005ab4 <prvInitialiseTaskLists+0x74>)
 8005a86:	f7fe ff76 	bl	8004976 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005a8a:	4b0b      	ldr	r3, [pc, #44]	; (8005ab8 <prvInitialiseTaskLists+0x78>)
 8005a8c:	4a05      	ldr	r2, [pc, #20]	; (8005aa4 <prvInitialiseTaskLists+0x64>)
 8005a8e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005a90:	4b0a      	ldr	r3, [pc, #40]	; (8005abc <prvInitialiseTaskLists+0x7c>)
 8005a92:	4a05      	ldr	r2, [pc, #20]	; (8005aa8 <prvInitialiseTaskLists+0x68>)
 8005a94:	601a      	str	r2, [r3, #0]
}
 8005a96:	bf00      	nop
 8005a98:	3708      	adds	r7, #8
 8005a9a:	46bd      	mov	sp, r7
 8005a9c:	bd80      	pop	{r7, pc}
 8005a9e:	bf00      	nop
 8005aa0:	20000548 	.word	0x20000548
 8005aa4:	200005d4 	.word	0x200005d4
 8005aa8:	200005e8 	.word	0x200005e8
 8005aac:	20000604 	.word	0x20000604
 8005ab0:	20000618 	.word	0x20000618
 8005ab4:	20000630 	.word	0x20000630
 8005ab8:	200005fc 	.word	0x200005fc
 8005abc:	20000600 	.word	0x20000600

08005ac0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005ac0:	b580      	push	{r7, lr}
 8005ac2:	b082      	sub	sp, #8
 8005ac4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005ac6:	e019      	b.n	8005afc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005ac8:	f000 fa2c 	bl	8005f24 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005acc:	4b10      	ldr	r3, [pc, #64]	; (8005b10 <prvCheckTasksWaitingTermination+0x50>)
 8005ace:	68db      	ldr	r3, [r3, #12]
 8005ad0:	68db      	ldr	r3, [r3, #12]
 8005ad2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	3304      	adds	r3, #4
 8005ad8:	4618      	mov	r0, r3
 8005ada:	f7fe ffd6 	bl	8004a8a <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005ade:	4b0d      	ldr	r3, [pc, #52]	; (8005b14 <prvCheckTasksWaitingTermination+0x54>)
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	3b01      	subs	r3, #1
 8005ae4:	4a0b      	ldr	r2, [pc, #44]	; (8005b14 <prvCheckTasksWaitingTermination+0x54>)
 8005ae6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005ae8:	4b0b      	ldr	r3, [pc, #44]	; (8005b18 <prvCheckTasksWaitingTermination+0x58>)
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	3b01      	subs	r3, #1
 8005aee:	4a0a      	ldr	r2, [pc, #40]	; (8005b18 <prvCheckTasksWaitingTermination+0x58>)
 8005af0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005af2:	f000 fa47 	bl	8005f84 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005af6:	6878      	ldr	r0, [r7, #4]
 8005af8:	f000 f810 	bl	8005b1c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005afc:	4b06      	ldr	r3, [pc, #24]	; (8005b18 <prvCheckTasksWaitingTermination+0x58>)
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d1e1      	bne.n	8005ac8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005b04:	bf00      	nop
 8005b06:	bf00      	nop
 8005b08:	3708      	adds	r7, #8
 8005b0a:	46bd      	mov	sp, r7
 8005b0c:	bd80      	pop	{r7, pc}
 8005b0e:	bf00      	nop
 8005b10:	20000618 	.word	0x20000618
 8005b14:	20000644 	.word	0x20000644
 8005b18:	2000062c 	.word	0x2000062c

08005b1c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005b1c:	b580      	push	{r7, lr}
 8005b1e:	b084      	sub	sp, #16
 8005b20:	af00      	add	r7, sp, #0
 8005b22:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d108      	bne.n	8005b40 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b32:	4618      	mov	r0, r3
 8005b34:	f000 fba4 	bl	8006280 <vPortFree>
				vPortFree( pxTCB );
 8005b38:	6878      	ldr	r0, [r7, #4]
 8005b3a:	f000 fba1 	bl	8006280 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005b3e:	e018      	b.n	8005b72 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005b46:	2b01      	cmp	r3, #1
 8005b48:	d103      	bne.n	8005b52 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8005b4a:	6878      	ldr	r0, [r7, #4]
 8005b4c:	f000 fb98 	bl	8006280 <vPortFree>
	}
 8005b50:	e00f      	b.n	8005b72 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005b58:	2b02      	cmp	r3, #2
 8005b5a:	d00a      	beq.n	8005b72 <prvDeleteTCB+0x56>
	__asm volatile
 8005b5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b60:	f383 8811 	msr	BASEPRI, r3
 8005b64:	f3bf 8f6f 	isb	sy
 8005b68:	f3bf 8f4f 	dsb	sy
 8005b6c:	60fb      	str	r3, [r7, #12]
}
 8005b6e:	bf00      	nop
 8005b70:	e7fe      	b.n	8005b70 <prvDeleteTCB+0x54>
	}
 8005b72:	bf00      	nop
 8005b74:	3710      	adds	r7, #16
 8005b76:	46bd      	mov	sp, r7
 8005b78:	bd80      	pop	{r7, pc}
	...

08005b7c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005b7c:	b480      	push	{r7}
 8005b7e:	b083      	sub	sp, #12
 8005b80:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005b82:	4b0c      	ldr	r3, [pc, #48]	; (8005bb4 <prvResetNextTaskUnblockTime+0x38>)
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d104      	bne.n	8005b96 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005b8c:	4b0a      	ldr	r3, [pc, #40]	; (8005bb8 <prvResetNextTaskUnblockTime+0x3c>)
 8005b8e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005b92:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005b94:	e008      	b.n	8005ba8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005b96:	4b07      	ldr	r3, [pc, #28]	; (8005bb4 <prvResetNextTaskUnblockTime+0x38>)
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	68db      	ldr	r3, [r3, #12]
 8005b9c:	68db      	ldr	r3, [r3, #12]
 8005b9e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	685b      	ldr	r3, [r3, #4]
 8005ba4:	4a04      	ldr	r2, [pc, #16]	; (8005bb8 <prvResetNextTaskUnblockTime+0x3c>)
 8005ba6:	6013      	str	r3, [r2, #0]
}
 8005ba8:	bf00      	nop
 8005baa:	370c      	adds	r7, #12
 8005bac:	46bd      	mov	sp, r7
 8005bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb2:	4770      	bx	lr
 8005bb4:	200005fc 	.word	0x200005fc
 8005bb8:	20000664 	.word	0x20000664

08005bbc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005bbc:	b480      	push	{r7}
 8005bbe:	b083      	sub	sp, #12
 8005bc0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005bc2:	4b0b      	ldr	r3, [pc, #44]	; (8005bf0 <xTaskGetSchedulerState+0x34>)
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d102      	bne.n	8005bd0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005bca:	2301      	movs	r3, #1
 8005bcc:	607b      	str	r3, [r7, #4]
 8005bce:	e008      	b.n	8005be2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005bd0:	4b08      	ldr	r3, [pc, #32]	; (8005bf4 <xTaskGetSchedulerState+0x38>)
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d102      	bne.n	8005bde <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005bd8:	2302      	movs	r3, #2
 8005bda:	607b      	str	r3, [r7, #4]
 8005bdc:	e001      	b.n	8005be2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005bde:	2300      	movs	r3, #0
 8005be0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005be2:	687b      	ldr	r3, [r7, #4]
	}
 8005be4:	4618      	mov	r0, r3
 8005be6:	370c      	adds	r7, #12
 8005be8:	46bd      	mov	sp, r7
 8005bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bee:	4770      	bx	lr
 8005bf0:	20000650 	.word	0x20000650
 8005bf4:	2000066c 	.word	0x2000066c

08005bf8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	b084      	sub	sp, #16
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
 8005c00:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005c02:	4b29      	ldr	r3, [pc, #164]	; (8005ca8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005c08:	4b28      	ldr	r3, [pc, #160]	; (8005cac <prvAddCurrentTaskToDelayedList+0xb4>)
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	3304      	adds	r3, #4
 8005c0e:	4618      	mov	r0, r3
 8005c10:	f7fe ff3b 	bl	8004a8a <uxListRemove>
 8005c14:	4603      	mov	r3, r0
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d10b      	bne.n	8005c32 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8005c1a:	4b24      	ldr	r3, [pc, #144]	; (8005cac <prvAddCurrentTaskToDelayedList+0xb4>)
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c20:	2201      	movs	r2, #1
 8005c22:	fa02 f303 	lsl.w	r3, r2, r3
 8005c26:	43da      	mvns	r2, r3
 8005c28:	4b21      	ldr	r3, [pc, #132]	; (8005cb0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	4013      	ands	r3, r2
 8005c2e:	4a20      	ldr	r2, [pc, #128]	; (8005cb0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005c30:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005c38:	d10a      	bne.n	8005c50 <prvAddCurrentTaskToDelayedList+0x58>
 8005c3a:	683b      	ldr	r3, [r7, #0]
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d007      	beq.n	8005c50 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005c40:	4b1a      	ldr	r3, [pc, #104]	; (8005cac <prvAddCurrentTaskToDelayedList+0xb4>)
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	3304      	adds	r3, #4
 8005c46:	4619      	mov	r1, r3
 8005c48:	481a      	ldr	r0, [pc, #104]	; (8005cb4 <prvAddCurrentTaskToDelayedList+0xbc>)
 8005c4a:	f7fe fec1 	bl	80049d0 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005c4e:	e026      	b.n	8005c9e <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005c50:	68fa      	ldr	r2, [r7, #12]
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	4413      	add	r3, r2
 8005c56:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005c58:	4b14      	ldr	r3, [pc, #80]	; (8005cac <prvAddCurrentTaskToDelayedList+0xb4>)
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	68ba      	ldr	r2, [r7, #8]
 8005c5e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005c60:	68ba      	ldr	r2, [r7, #8]
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	429a      	cmp	r2, r3
 8005c66:	d209      	bcs.n	8005c7c <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005c68:	4b13      	ldr	r3, [pc, #76]	; (8005cb8 <prvAddCurrentTaskToDelayedList+0xc0>)
 8005c6a:	681a      	ldr	r2, [r3, #0]
 8005c6c:	4b0f      	ldr	r3, [pc, #60]	; (8005cac <prvAddCurrentTaskToDelayedList+0xb4>)
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	3304      	adds	r3, #4
 8005c72:	4619      	mov	r1, r3
 8005c74:	4610      	mov	r0, r2
 8005c76:	f7fe fecf 	bl	8004a18 <vListInsert>
}
 8005c7a:	e010      	b.n	8005c9e <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005c7c:	4b0f      	ldr	r3, [pc, #60]	; (8005cbc <prvAddCurrentTaskToDelayedList+0xc4>)
 8005c7e:	681a      	ldr	r2, [r3, #0]
 8005c80:	4b0a      	ldr	r3, [pc, #40]	; (8005cac <prvAddCurrentTaskToDelayedList+0xb4>)
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	3304      	adds	r3, #4
 8005c86:	4619      	mov	r1, r3
 8005c88:	4610      	mov	r0, r2
 8005c8a:	f7fe fec5 	bl	8004a18 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005c8e:	4b0c      	ldr	r3, [pc, #48]	; (8005cc0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	68ba      	ldr	r2, [r7, #8]
 8005c94:	429a      	cmp	r2, r3
 8005c96:	d202      	bcs.n	8005c9e <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8005c98:	4a09      	ldr	r2, [pc, #36]	; (8005cc0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8005c9a:	68bb      	ldr	r3, [r7, #8]
 8005c9c:	6013      	str	r3, [r2, #0]
}
 8005c9e:	bf00      	nop
 8005ca0:	3710      	adds	r7, #16
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	bd80      	pop	{r7, pc}
 8005ca6:	bf00      	nop
 8005ca8:	20000648 	.word	0x20000648
 8005cac:	20000544 	.word	0x20000544
 8005cb0:	2000064c 	.word	0x2000064c
 8005cb4:	20000630 	.word	0x20000630
 8005cb8:	20000600 	.word	0x20000600
 8005cbc:	200005fc 	.word	0x200005fc
 8005cc0:	20000664 	.word	0x20000664

08005cc4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005cc4:	b480      	push	{r7}
 8005cc6:	b085      	sub	sp, #20
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	60f8      	str	r0, [r7, #12]
 8005ccc:	60b9      	str	r1, [r7, #8]
 8005cce:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	3b04      	subs	r3, #4
 8005cd4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005cdc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	3b04      	subs	r3, #4
 8005ce2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005ce4:	68bb      	ldr	r3, [r7, #8]
 8005ce6:	f023 0201 	bic.w	r2, r3, #1
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	3b04      	subs	r3, #4
 8005cf2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005cf4:	4a0c      	ldr	r2, [pc, #48]	; (8005d28 <pxPortInitialiseStack+0x64>)
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	3b14      	subs	r3, #20
 8005cfe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005d00:	687a      	ldr	r2, [r7, #4]
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	3b04      	subs	r3, #4
 8005d0a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	f06f 0202 	mvn.w	r2, #2
 8005d12:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	3b20      	subs	r3, #32
 8005d18:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005d1a:	68fb      	ldr	r3, [r7, #12]
}
 8005d1c:	4618      	mov	r0, r3
 8005d1e:	3714      	adds	r7, #20
 8005d20:	46bd      	mov	sp, r7
 8005d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d26:	4770      	bx	lr
 8005d28:	08005d2d 	.word	0x08005d2d

08005d2c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005d2c:	b480      	push	{r7}
 8005d2e:	b085      	sub	sp, #20
 8005d30:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005d32:	2300      	movs	r3, #0
 8005d34:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005d36:	4b12      	ldr	r3, [pc, #72]	; (8005d80 <prvTaskExitError+0x54>)
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005d3e:	d00a      	beq.n	8005d56 <prvTaskExitError+0x2a>
	__asm volatile
 8005d40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d44:	f383 8811 	msr	BASEPRI, r3
 8005d48:	f3bf 8f6f 	isb	sy
 8005d4c:	f3bf 8f4f 	dsb	sy
 8005d50:	60fb      	str	r3, [r7, #12]
}
 8005d52:	bf00      	nop
 8005d54:	e7fe      	b.n	8005d54 <prvTaskExitError+0x28>
	__asm volatile
 8005d56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d5a:	f383 8811 	msr	BASEPRI, r3
 8005d5e:	f3bf 8f6f 	isb	sy
 8005d62:	f3bf 8f4f 	dsb	sy
 8005d66:	60bb      	str	r3, [r7, #8]
}
 8005d68:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005d6a:	bf00      	nop
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d0fc      	beq.n	8005d6c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005d72:	bf00      	nop
 8005d74:	bf00      	nop
 8005d76:	3714      	adds	r7, #20
 8005d78:	46bd      	mov	sp, r7
 8005d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7e:	4770      	bx	lr
 8005d80:	2000000c 	.word	0x2000000c
	...

08005d90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005d90:	4b07      	ldr	r3, [pc, #28]	; (8005db0 <pxCurrentTCBConst2>)
 8005d92:	6819      	ldr	r1, [r3, #0]
 8005d94:	6808      	ldr	r0, [r1, #0]
 8005d96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d9a:	f380 8809 	msr	PSP, r0
 8005d9e:	f3bf 8f6f 	isb	sy
 8005da2:	f04f 0000 	mov.w	r0, #0
 8005da6:	f380 8811 	msr	BASEPRI, r0
 8005daa:	4770      	bx	lr
 8005dac:	f3af 8000 	nop.w

08005db0 <pxCurrentTCBConst2>:
 8005db0:	20000544 	.word	0x20000544
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005db4:	bf00      	nop
 8005db6:	bf00      	nop

08005db8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005db8:	4808      	ldr	r0, [pc, #32]	; (8005ddc <prvPortStartFirstTask+0x24>)
 8005dba:	6800      	ldr	r0, [r0, #0]
 8005dbc:	6800      	ldr	r0, [r0, #0]
 8005dbe:	f380 8808 	msr	MSP, r0
 8005dc2:	f04f 0000 	mov.w	r0, #0
 8005dc6:	f380 8814 	msr	CONTROL, r0
 8005dca:	b662      	cpsie	i
 8005dcc:	b661      	cpsie	f
 8005dce:	f3bf 8f4f 	dsb	sy
 8005dd2:	f3bf 8f6f 	isb	sy
 8005dd6:	df00      	svc	0
 8005dd8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005dda:	bf00      	nop
 8005ddc:	e000ed08 	.word	0xe000ed08

08005de0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005de0:	b580      	push	{r7, lr}
 8005de2:	b086      	sub	sp, #24
 8005de4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005de6:	4b46      	ldr	r3, [pc, #280]	; (8005f00 <xPortStartScheduler+0x120>)
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	4a46      	ldr	r2, [pc, #280]	; (8005f04 <xPortStartScheduler+0x124>)
 8005dec:	4293      	cmp	r3, r2
 8005dee:	d10a      	bne.n	8005e06 <xPortStartScheduler+0x26>
	__asm volatile
 8005df0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005df4:	f383 8811 	msr	BASEPRI, r3
 8005df8:	f3bf 8f6f 	isb	sy
 8005dfc:	f3bf 8f4f 	dsb	sy
 8005e00:	613b      	str	r3, [r7, #16]
}
 8005e02:	bf00      	nop
 8005e04:	e7fe      	b.n	8005e04 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005e06:	4b3e      	ldr	r3, [pc, #248]	; (8005f00 <xPortStartScheduler+0x120>)
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	4a3f      	ldr	r2, [pc, #252]	; (8005f08 <xPortStartScheduler+0x128>)
 8005e0c:	4293      	cmp	r3, r2
 8005e0e:	d10a      	bne.n	8005e26 <xPortStartScheduler+0x46>
	__asm volatile
 8005e10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e14:	f383 8811 	msr	BASEPRI, r3
 8005e18:	f3bf 8f6f 	isb	sy
 8005e1c:	f3bf 8f4f 	dsb	sy
 8005e20:	60fb      	str	r3, [r7, #12]
}
 8005e22:	bf00      	nop
 8005e24:	e7fe      	b.n	8005e24 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005e26:	4b39      	ldr	r3, [pc, #228]	; (8005f0c <xPortStartScheduler+0x12c>)
 8005e28:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005e2a:	697b      	ldr	r3, [r7, #20]
 8005e2c:	781b      	ldrb	r3, [r3, #0]
 8005e2e:	b2db      	uxtb	r3, r3
 8005e30:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005e32:	697b      	ldr	r3, [r7, #20]
 8005e34:	22ff      	movs	r2, #255	; 0xff
 8005e36:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005e38:	697b      	ldr	r3, [r7, #20]
 8005e3a:	781b      	ldrb	r3, [r3, #0]
 8005e3c:	b2db      	uxtb	r3, r3
 8005e3e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005e40:	78fb      	ldrb	r3, [r7, #3]
 8005e42:	b2db      	uxtb	r3, r3
 8005e44:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005e48:	b2da      	uxtb	r2, r3
 8005e4a:	4b31      	ldr	r3, [pc, #196]	; (8005f10 <xPortStartScheduler+0x130>)
 8005e4c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005e4e:	4b31      	ldr	r3, [pc, #196]	; (8005f14 <xPortStartScheduler+0x134>)
 8005e50:	2207      	movs	r2, #7
 8005e52:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005e54:	e009      	b.n	8005e6a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8005e56:	4b2f      	ldr	r3, [pc, #188]	; (8005f14 <xPortStartScheduler+0x134>)
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	3b01      	subs	r3, #1
 8005e5c:	4a2d      	ldr	r2, [pc, #180]	; (8005f14 <xPortStartScheduler+0x134>)
 8005e5e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005e60:	78fb      	ldrb	r3, [r7, #3]
 8005e62:	b2db      	uxtb	r3, r3
 8005e64:	005b      	lsls	r3, r3, #1
 8005e66:	b2db      	uxtb	r3, r3
 8005e68:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005e6a:	78fb      	ldrb	r3, [r7, #3]
 8005e6c:	b2db      	uxtb	r3, r3
 8005e6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e72:	2b80      	cmp	r3, #128	; 0x80
 8005e74:	d0ef      	beq.n	8005e56 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005e76:	4b27      	ldr	r3, [pc, #156]	; (8005f14 <xPortStartScheduler+0x134>)
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	f1c3 0307 	rsb	r3, r3, #7
 8005e7e:	2b04      	cmp	r3, #4
 8005e80:	d00a      	beq.n	8005e98 <xPortStartScheduler+0xb8>
	__asm volatile
 8005e82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e86:	f383 8811 	msr	BASEPRI, r3
 8005e8a:	f3bf 8f6f 	isb	sy
 8005e8e:	f3bf 8f4f 	dsb	sy
 8005e92:	60bb      	str	r3, [r7, #8]
}
 8005e94:	bf00      	nop
 8005e96:	e7fe      	b.n	8005e96 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005e98:	4b1e      	ldr	r3, [pc, #120]	; (8005f14 <xPortStartScheduler+0x134>)
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	021b      	lsls	r3, r3, #8
 8005e9e:	4a1d      	ldr	r2, [pc, #116]	; (8005f14 <xPortStartScheduler+0x134>)
 8005ea0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005ea2:	4b1c      	ldr	r3, [pc, #112]	; (8005f14 <xPortStartScheduler+0x134>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005eaa:	4a1a      	ldr	r2, [pc, #104]	; (8005f14 <xPortStartScheduler+0x134>)
 8005eac:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	b2da      	uxtb	r2, r3
 8005eb2:	697b      	ldr	r3, [r7, #20]
 8005eb4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005eb6:	4b18      	ldr	r3, [pc, #96]	; (8005f18 <xPortStartScheduler+0x138>)
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	4a17      	ldr	r2, [pc, #92]	; (8005f18 <xPortStartScheduler+0x138>)
 8005ebc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005ec0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005ec2:	4b15      	ldr	r3, [pc, #84]	; (8005f18 <xPortStartScheduler+0x138>)
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	4a14      	ldr	r2, [pc, #80]	; (8005f18 <xPortStartScheduler+0x138>)
 8005ec8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8005ecc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005ece:	f000 f8dd 	bl	800608c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005ed2:	4b12      	ldr	r3, [pc, #72]	; (8005f1c <xPortStartScheduler+0x13c>)
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005ed8:	f000 f8fc 	bl	80060d4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005edc:	4b10      	ldr	r3, [pc, #64]	; (8005f20 <xPortStartScheduler+0x140>)
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	4a0f      	ldr	r2, [pc, #60]	; (8005f20 <xPortStartScheduler+0x140>)
 8005ee2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8005ee6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005ee8:	f7ff ff66 	bl	8005db8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005eec:	f7ff fc2a 	bl	8005744 <vTaskSwitchContext>
	prvTaskExitError();
 8005ef0:	f7ff ff1c 	bl	8005d2c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005ef4:	2300      	movs	r3, #0
}
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	3718      	adds	r7, #24
 8005efa:	46bd      	mov	sp, r7
 8005efc:	bd80      	pop	{r7, pc}
 8005efe:	bf00      	nop
 8005f00:	e000ed00 	.word	0xe000ed00
 8005f04:	410fc271 	.word	0x410fc271
 8005f08:	410fc270 	.word	0x410fc270
 8005f0c:	e000e400 	.word	0xe000e400
 8005f10:	20000670 	.word	0x20000670
 8005f14:	20000674 	.word	0x20000674
 8005f18:	e000ed20 	.word	0xe000ed20
 8005f1c:	2000000c 	.word	0x2000000c
 8005f20:	e000ef34 	.word	0xe000ef34

08005f24 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005f24:	b480      	push	{r7}
 8005f26:	b083      	sub	sp, #12
 8005f28:	af00      	add	r7, sp, #0
	__asm volatile
 8005f2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f2e:	f383 8811 	msr	BASEPRI, r3
 8005f32:	f3bf 8f6f 	isb	sy
 8005f36:	f3bf 8f4f 	dsb	sy
 8005f3a:	607b      	str	r3, [r7, #4]
}
 8005f3c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005f3e:	4b0f      	ldr	r3, [pc, #60]	; (8005f7c <vPortEnterCritical+0x58>)
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	3301      	adds	r3, #1
 8005f44:	4a0d      	ldr	r2, [pc, #52]	; (8005f7c <vPortEnterCritical+0x58>)
 8005f46:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005f48:	4b0c      	ldr	r3, [pc, #48]	; (8005f7c <vPortEnterCritical+0x58>)
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	2b01      	cmp	r3, #1
 8005f4e:	d10f      	bne.n	8005f70 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005f50:	4b0b      	ldr	r3, [pc, #44]	; (8005f80 <vPortEnterCritical+0x5c>)
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	b2db      	uxtb	r3, r3
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d00a      	beq.n	8005f70 <vPortEnterCritical+0x4c>
	__asm volatile
 8005f5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f5e:	f383 8811 	msr	BASEPRI, r3
 8005f62:	f3bf 8f6f 	isb	sy
 8005f66:	f3bf 8f4f 	dsb	sy
 8005f6a:	603b      	str	r3, [r7, #0]
}
 8005f6c:	bf00      	nop
 8005f6e:	e7fe      	b.n	8005f6e <vPortEnterCritical+0x4a>
	}
}
 8005f70:	bf00      	nop
 8005f72:	370c      	adds	r7, #12
 8005f74:	46bd      	mov	sp, r7
 8005f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7a:	4770      	bx	lr
 8005f7c:	2000000c 	.word	0x2000000c
 8005f80:	e000ed04 	.word	0xe000ed04

08005f84 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005f84:	b480      	push	{r7}
 8005f86:	b083      	sub	sp, #12
 8005f88:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005f8a:	4b12      	ldr	r3, [pc, #72]	; (8005fd4 <vPortExitCritical+0x50>)
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d10a      	bne.n	8005fa8 <vPortExitCritical+0x24>
	__asm volatile
 8005f92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f96:	f383 8811 	msr	BASEPRI, r3
 8005f9a:	f3bf 8f6f 	isb	sy
 8005f9e:	f3bf 8f4f 	dsb	sy
 8005fa2:	607b      	str	r3, [r7, #4]
}
 8005fa4:	bf00      	nop
 8005fa6:	e7fe      	b.n	8005fa6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005fa8:	4b0a      	ldr	r3, [pc, #40]	; (8005fd4 <vPortExitCritical+0x50>)
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	3b01      	subs	r3, #1
 8005fae:	4a09      	ldr	r2, [pc, #36]	; (8005fd4 <vPortExitCritical+0x50>)
 8005fb0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005fb2:	4b08      	ldr	r3, [pc, #32]	; (8005fd4 <vPortExitCritical+0x50>)
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d105      	bne.n	8005fc6 <vPortExitCritical+0x42>
 8005fba:	2300      	movs	r3, #0
 8005fbc:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005fbe:	683b      	ldr	r3, [r7, #0]
 8005fc0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005fc4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005fc6:	bf00      	nop
 8005fc8:	370c      	adds	r7, #12
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd0:	4770      	bx	lr
 8005fd2:	bf00      	nop
 8005fd4:	2000000c 	.word	0x2000000c
	...

08005fe0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005fe0:	f3ef 8009 	mrs	r0, PSP
 8005fe4:	f3bf 8f6f 	isb	sy
 8005fe8:	4b15      	ldr	r3, [pc, #84]	; (8006040 <pxCurrentTCBConst>)
 8005fea:	681a      	ldr	r2, [r3, #0]
 8005fec:	f01e 0f10 	tst.w	lr, #16
 8005ff0:	bf08      	it	eq
 8005ff2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005ff6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ffa:	6010      	str	r0, [r2, #0]
 8005ffc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006000:	f04f 0050 	mov.w	r0, #80	; 0x50
 8006004:	f380 8811 	msr	BASEPRI, r0
 8006008:	f3bf 8f4f 	dsb	sy
 800600c:	f3bf 8f6f 	isb	sy
 8006010:	f7ff fb98 	bl	8005744 <vTaskSwitchContext>
 8006014:	f04f 0000 	mov.w	r0, #0
 8006018:	f380 8811 	msr	BASEPRI, r0
 800601c:	bc09      	pop	{r0, r3}
 800601e:	6819      	ldr	r1, [r3, #0]
 8006020:	6808      	ldr	r0, [r1, #0]
 8006022:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006026:	f01e 0f10 	tst.w	lr, #16
 800602a:	bf08      	it	eq
 800602c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006030:	f380 8809 	msr	PSP, r0
 8006034:	f3bf 8f6f 	isb	sy
 8006038:	4770      	bx	lr
 800603a:	bf00      	nop
 800603c:	f3af 8000 	nop.w

08006040 <pxCurrentTCBConst>:
 8006040:	20000544 	.word	0x20000544
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006044:	bf00      	nop
 8006046:	bf00      	nop

08006048 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006048:	b580      	push	{r7, lr}
 800604a:	b082      	sub	sp, #8
 800604c:	af00      	add	r7, sp, #0
	__asm volatile
 800604e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006052:	f383 8811 	msr	BASEPRI, r3
 8006056:	f3bf 8f6f 	isb	sy
 800605a:	f3bf 8f4f 	dsb	sy
 800605e:	607b      	str	r3, [r7, #4]
}
 8006060:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006062:	f7ff fab7 	bl	80055d4 <xTaskIncrementTick>
 8006066:	4603      	mov	r3, r0
 8006068:	2b00      	cmp	r3, #0
 800606a:	d003      	beq.n	8006074 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800606c:	4b06      	ldr	r3, [pc, #24]	; (8006088 <xPortSysTickHandler+0x40>)
 800606e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006072:	601a      	str	r2, [r3, #0]
 8006074:	2300      	movs	r3, #0
 8006076:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006078:	683b      	ldr	r3, [r7, #0]
 800607a:	f383 8811 	msr	BASEPRI, r3
}
 800607e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006080:	bf00      	nop
 8006082:	3708      	adds	r7, #8
 8006084:	46bd      	mov	sp, r7
 8006086:	bd80      	pop	{r7, pc}
 8006088:	e000ed04 	.word	0xe000ed04

0800608c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800608c:	b480      	push	{r7}
 800608e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006090:	4b0b      	ldr	r3, [pc, #44]	; (80060c0 <vPortSetupTimerInterrupt+0x34>)
 8006092:	2200      	movs	r2, #0
 8006094:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006096:	4b0b      	ldr	r3, [pc, #44]	; (80060c4 <vPortSetupTimerInterrupt+0x38>)
 8006098:	2200      	movs	r2, #0
 800609a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800609c:	4b0a      	ldr	r3, [pc, #40]	; (80060c8 <vPortSetupTimerInterrupt+0x3c>)
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	4a0a      	ldr	r2, [pc, #40]	; (80060cc <vPortSetupTimerInterrupt+0x40>)
 80060a2:	fba2 2303 	umull	r2, r3, r2, r3
 80060a6:	099b      	lsrs	r3, r3, #6
 80060a8:	4a09      	ldr	r2, [pc, #36]	; (80060d0 <vPortSetupTimerInterrupt+0x44>)
 80060aa:	3b01      	subs	r3, #1
 80060ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80060ae:	4b04      	ldr	r3, [pc, #16]	; (80060c0 <vPortSetupTimerInterrupt+0x34>)
 80060b0:	2207      	movs	r2, #7
 80060b2:	601a      	str	r2, [r3, #0]
}
 80060b4:	bf00      	nop
 80060b6:	46bd      	mov	sp, r7
 80060b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060bc:	4770      	bx	lr
 80060be:	bf00      	nop
 80060c0:	e000e010 	.word	0xe000e010
 80060c4:	e000e018 	.word	0xe000e018
 80060c8:	20000000 	.word	0x20000000
 80060cc:	10624dd3 	.word	0x10624dd3
 80060d0:	e000e014 	.word	0xe000e014

080060d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80060d4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80060e4 <vPortEnableVFP+0x10>
 80060d8:	6801      	ldr	r1, [r0, #0]
 80060da:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80060de:	6001      	str	r1, [r0, #0]
 80060e0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80060e2:	bf00      	nop
 80060e4:	e000ed88 	.word	0xe000ed88

080060e8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80060e8:	b580      	push	{r7, lr}
 80060ea:	b08a      	sub	sp, #40	; 0x28
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80060f0:	2300      	movs	r3, #0
 80060f2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80060f4:	f7ff f9c4 	bl	8005480 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80060f8:	4b5b      	ldr	r3, [pc, #364]	; (8006268 <pvPortMalloc+0x180>)
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d101      	bne.n	8006104 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006100:	f000 f920 	bl	8006344 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006104:	4b59      	ldr	r3, [pc, #356]	; (800626c <pvPortMalloc+0x184>)
 8006106:	681a      	ldr	r2, [r3, #0]
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	4013      	ands	r3, r2
 800610c:	2b00      	cmp	r3, #0
 800610e:	f040 8093 	bne.w	8006238 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	2b00      	cmp	r3, #0
 8006116:	d01d      	beq.n	8006154 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8006118:	2208      	movs	r2, #8
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	4413      	add	r3, r2
 800611e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	f003 0307 	and.w	r3, r3, #7
 8006126:	2b00      	cmp	r3, #0
 8006128:	d014      	beq.n	8006154 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	f023 0307 	bic.w	r3, r3, #7
 8006130:	3308      	adds	r3, #8
 8006132:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	f003 0307 	and.w	r3, r3, #7
 800613a:	2b00      	cmp	r3, #0
 800613c:	d00a      	beq.n	8006154 <pvPortMalloc+0x6c>
	__asm volatile
 800613e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006142:	f383 8811 	msr	BASEPRI, r3
 8006146:	f3bf 8f6f 	isb	sy
 800614a:	f3bf 8f4f 	dsb	sy
 800614e:	617b      	str	r3, [r7, #20]
}
 8006150:	bf00      	nop
 8006152:	e7fe      	b.n	8006152 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2b00      	cmp	r3, #0
 8006158:	d06e      	beq.n	8006238 <pvPortMalloc+0x150>
 800615a:	4b45      	ldr	r3, [pc, #276]	; (8006270 <pvPortMalloc+0x188>)
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	687a      	ldr	r2, [r7, #4]
 8006160:	429a      	cmp	r2, r3
 8006162:	d869      	bhi.n	8006238 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006164:	4b43      	ldr	r3, [pc, #268]	; (8006274 <pvPortMalloc+0x18c>)
 8006166:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006168:	4b42      	ldr	r3, [pc, #264]	; (8006274 <pvPortMalloc+0x18c>)
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800616e:	e004      	b.n	800617a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8006170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006172:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006174:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800617a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800617c:	685b      	ldr	r3, [r3, #4]
 800617e:	687a      	ldr	r2, [r7, #4]
 8006180:	429a      	cmp	r2, r3
 8006182:	d903      	bls.n	800618c <pvPortMalloc+0xa4>
 8006184:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	2b00      	cmp	r3, #0
 800618a:	d1f1      	bne.n	8006170 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800618c:	4b36      	ldr	r3, [pc, #216]	; (8006268 <pvPortMalloc+0x180>)
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006192:	429a      	cmp	r2, r3
 8006194:	d050      	beq.n	8006238 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006196:	6a3b      	ldr	r3, [r7, #32]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	2208      	movs	r2, #8
 800619c:	4413      	add	r3, r2
 800619e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80061a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061a2:	681a      	ldr	r2, [r3, #0]
 80061a4:	6a3b      	ldr	r3, [r7, #32]
 80061a6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80061a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061aa:	685a      	ldr	r2, [r3, #4]
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	1ad2      	subs	r2, r2, r3
 80061b0:	2308      	movs	r3, #8
 80061b2:	005b      	lsls	r3, r3, #1
 80061b4:	429a      	cmp	r2, r3
 80061b6:	d91f      	bls.n	80061f8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80061b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	4413      	add	r3, r2
 80061be:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80061c0:	69bb      	ldr	r3, [r7, #24]
 80061c2:	f003 0307 	and.w	r3, r3, #7
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d00a      	beq.n	80061e0 <pvPortMalloc+0xf8>
	__asm volatile
 80061ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061ce:	f383 8811 	msr	BASEPRI, r3
 80061d2:	f3bf 8f6f 	isb	sy
 80061d6:	f3bf 8f4f 	dsb	sy
 80061da:	613b      	str	r3, [r7, #16]
}
 80061dc:	bf00      	nop
 80061de:	e7fe      	b.n	80061de <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80061e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061e2:	685a      	ldr	r2, [r3, #4]
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	1ad2      	subs	r2, r2, r3
 80061e8:	69bb      	ldr	r3, [r7, #24]
 80061ea:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80061ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061ee:	687a      	ldr	r2, [r7, #4]
 80061f0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80061f2:	69b8      	ldr	r0, [r7, #24]
 80061f4:	f000 f908 	bl	8006408 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80061f8:	4b1d      	ldr	r3, [pc, #116]	; (8006270 <pvPortMalloc+0x188>)
 80061fa:	681a      	ldr	r2, [r3, #0]
 80061fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061fe:	685b      	ldr	r3, [r3, #4]
 8006200:	1ad3      	subs	r3, r2, r3
 8006202:	4a1b      	ldr	r2, [pc, #108]	; (8006270 <pvPortMalloc+0x188>)
 8006204:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006206:	4b1a      	ldr	r3, [pc, #104]	; (8006270 <pvPortMalloc+0x188>)
 8006208:	681a      	ldr	r2, [r3, #0]
 800620a:	4b1b      	ldr	r3, [pc, #108]	; (8006278 <pvPortMalloc+0x190>)
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	429a      	cmp	r2, r3
 8006210:	d203      	bcs.n	800621a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006212:	4b17      	ldr	r3, [pc, #92]	; (8006270 <pvPortMalloc+0x188>)
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	4a18      	ldr	r2, [pc, #96]	; (8006278 <pvPortMalloc+0x190>)
 8006218:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800621a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800621c:	685a      	ldr	r2, [r3, #4]
 800621e:	4b13      	ldr	r3, [pc, #76]	; (800626c <pvPortMalloc+0x184>)
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	431a      	orrs	r2, r3
 8006224:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006226:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800622a:	2200      	movs	r2, #0
 800622c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800622e:	4b13      	ldr	r3, [pc, #76]	; (800627c <pvPortMalloc+0x194>)
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	3301      	adds	r3, #1
 8006234:	4a11      	ldr	r2, [pc, #68]	; (800627c <pvPortMalloc+0x194>)
 8006236:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006238:	f7ff f930 	bl	800549c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800623c:	69fb      	ldr	r3, [r7, #28]
 800623e:	f003 0307 	and.w	r3, r3, #7
 8006242:	2b00      	cmp	r3, #0
 8006244:	d00a      	beq.n	800625c <pvPortMalloc+0x174>
	__asm volatile
 8006246:	f04f 0350 	mov.w	r3, #80	; 0x50
 800624a:	f383 8811 	msr	BASEPRI, r3
 800624e:	f3bf 8f6f 	isb	sy
 8006252:	f3bf 8f4f 	dsb	sy
 8006256:	60fb      	str	r3, [r7, #12]
}
 8006258:	bf00      	nop
 800625a:	e7fe      	b.n	800625a <pvPortMalloc+0x172>
	return pvReturn;
 800625c:	69fb      	ldr	r3, [r7, #28]
}
 800625e:	4618      	mov	r0, r3
 8006260:	3728      	adds	r7, #40	; 0x28
 8006262:	46bd      	mov	sp, r7
 8006264:	bd80      	pop	{r7, pc}
 8006266:	bf00      	nop
 8006268:	20004280 	.word	0x20004280
 800626c:	20004294 	.word	0x20004294
 8006270:	20004284 	.word	0x20004284
 8006274:	20004278 	.word	0x20004278
 8006278:	20004288 	.word	0x20004288
 800627c:	2000428c 	.word	0x2000428c

08006280 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006280:	b580      	push	{r7, lr}
 8006282:	b086      	sub	sp, #24
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	2b00      	cmp	r3, #0
 8006290:	d04d      	beq.n	800632e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006292:	2308      	movs	r3, #8
 8006294:	425b      	negs	r3, r3
 8006296:	697a      	ldr	r2, [r7, #20]
 8006298:	4413      	add	r3, r2
 800629a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800629c:	697b      	ldr	r3, [r7, #20]
 800629e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80062a0:	693b      	ldr	r3, [r7, #16]
 80062a2:	685a      	ldr	r2, [r3, #4]
 80062a4:	4b24      	ldr	r3, [pc, #144]	; (8006338 <vPortFree+0xb8>)
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	4013      	ands	r3, r2
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d10a      	bne.n	80062c4 <vPortFree+0x44>
	__asm volatile
 80062ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062b2:	f383 8811 	msr	BASEPRI, r3
 80062b6:	f3bf 8f6f 	isb	sy
 80062ba:	f3bf 8f4f 	dsb	sy
 80062be:	60fb      	str	r3, [r7, #12]
}
 80062c0:	bf00      	nop
 80062c2:	e7fe      	b.n	80062c2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80062c4:	693b      	ldr	r3, [r7, #16]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d00a      	beq.n	80062e2 <vPortFree+0x62>
	__asm volatile
 80062cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062d0:	f383 8811 	msr	BASEPRI, r3
 80062d4:	f3bf 8f6f 	isb	sy
 80062d8:	f3bf 8f4f 	dsb	sy
 80062dc:	60bb      	str	r3, [r7, #8]
}
 80062de:	bf00      	nop
 80062e0:	e7fe      	b.n	80062e0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80062e2:	693b      	ldr	r3, [r7, #16]
 80062e4:	685a      	ldr	r2, [r3, #4]
 80062e6:	4b14      	ldr	r3, [pc, #80]	; (8006338 <vPortFree+0xb8>)
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	4013      	ands	r3, r2
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d01e      	beq.n	800632e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80062f0:	693b      	ldr	r3, [r7, #16]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d11a      	bne.n	800632e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80062f8:	693b      	ldr	r3, [r7, #16]
 80062fa:	685a      	ldr	r2, [r3, #4]
 80062fc:	4b0e      	ldr	r3, [pc, #56]	; (8006338 <vPortFree+0xb8>)
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	43db      	mvns	r3, r3
 8006302:	401a      	ands	r2, r3
 8006304:	693b      	ldr	r3, [r7, #16]
 8006306:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006308:	f7ff f8ba 	bl	8005480 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800630c:	693b      	ldr	r3, [r7, #16]
 800630e:	685a      	ldr	r2, [r3, #4]
 8006310:	4b0a      	ldr	r3, [pc, #40]	; (800633c <vPortFree+0xbc>)
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	4413      	add	r3, r2
 8006316:	4a09      	ldr	r2, [pc, #36]	; (800633c <vPortFree+0xbc>)
 8006318:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800631a:	6938      	ldr	r0, [r7, #16]
 800631c:	f000 f874 	bl	8006408 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006320:	4b07      	ldr	r3, [pc, #28]	; (8006340 <vPortFree+0xc0>)
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	3301      	adds	r3, #1
 8006326:	4a06      	ldr	r2, [pc, #24]	; (8006340 <vPortFree+0xc0>)
 8006328:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800632a:	f7ff f8b7 	bl	800549c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800632e:	bf00      	nop
 8006330:	3718      	adds	r7, #24
 8006332:	46bd      	mov	sp, r7
 8006334:	bd80      	pop	{r7, pc}
 8006336:	bf00      	nop
 8006338:	20004294 	.word	0x20004294
 800633c:	20004284 	.word	0x20004284
 8006340:	20004290 	.word	0x20004290

08006344 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006344:	b480      	push	{r7}
 8006346:	b085      	sub	sp, #20
 8006348:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800634a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800634e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006350:	4b27      	ldr	r3, [pc, #156]	; (80063f0 <prvHeapInit+0xac>)
 8006352:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	f003 0307 	and.w	r3, r3, #7
 800635a:	2b00      	cmp	r3, #0
 800635c:	d00c      	beq.n	8006378 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	3307      	adds	r3, #7
 8006362:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	f023 0307 	bic.w	r3, r3, #7
 800636a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800636c:	68ba      	ldr	r2, [r7, #8]
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	1ad3      	subs	r3, r2, r3
 8006372:	4a1f      	ldr	r2, [pc, #124]	; (80063f0 <prvHeapInit+0xac>)
 8006374:	4413      	add	r3, r2
 8006376:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800637c:	4a1d      	ldr	r2, [pc, #116]	; (80063f4 <prvHeapInit+0xb0>)
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006382:	4b1c      	ldr	r3, [pc, #112]	; (80063f4 <prvHeapInit+0xb0>)
 8006384:	2200      	movs	r2, #0
 8006386:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	68ba      	ldr	r2, [r7, #8]
 800638c:	4413      	add	r3, r2
 800638e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006390:	2208      	movs	r2, #8
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	1a9b      	subs	r3, r3, r2
 8006396:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	f023 0307 	bic.w	r3, r3, #7
 800639e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	4a15      	ldr	r2, [pc, #84]	; (80063f8 <prvHeapInit+0xb4>)
 80063a4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80063a6:	4b14      	ldr	r3, [pc, #80]	; (80063f8 <prvHeapInit+0xb4>)
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	2200      	movs	r2, #0
 80063ac:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80063ae:	4b12      	ldr	r3, [pc, #72]	; (80063f8 <prvHeapInit+0xb4>)
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	2200      	movs	r2, #0
 80063b4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80063ba:	683b      	ldr	r3, [r7, #0]
 80063bc:	68fa      	ldr	r2, [r7, #12]
 80063be:	1ad2      	subs	r2, r2, r3
 80063c0:	683b      	ldr	r3, [r7, #0]
 80063c2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80063c4:	4b0c      	ldr	r3, [pc, #48]	; (80063f8 <prvHeapInit+0xb4>)
 80063c6:	681a      	ldr	r2, [r3, #0]
 80063c8:	683b      	ldr	r3, [r7, #0]
 80063ca:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80063cc:	683b      	ldr	r3, [r7, #0]
 80063ce:	685b      	ldr	r3, [r3, #4]
 80063d0:	4a0a      	ldr	r2, [pc, #40]	; (80063fc <prvHeapInit+0xb8>)
 80063d2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80063d4:	683b      	ldr	r3, [r7, #0]
 80063d6:	685b      	ldr	r3, [r3, #4]
 80063d8:	4a09      	ldr	r2, [pc, #36]	; (8006400 <prvHeapInit+0xbc>)
 80063da:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80063dc:	4b09      	ldr	r3, [pc, #36]	; (8006404 <prvHeapInit+0xc0>)
 80063de:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80063e2:	601a      	str	r2, [r3, #0]
}
 80063e4:	bf00      	nop
 80063e6:	3714      	adds	r7, #20
 80063e8:	46bd      	mov	sp, r7
 80063ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ee:	4770      	bx	lr
 80063f0:	20000678 	.word	0x20000678
 80063f4:	20004278 	.word	0x20004278
 80063f8:	20004280 	.word	0x20004280
 80063fc:	20004288 	.word	0x20004288
 8006400:	20004284 	.word	0x20004284
 8006404:	20004294 	.word	0x20004294

08006408 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006408:	b480      	push	{r7}
 800640a:	b085      	sub	sp, #20
 800640c:	af00      	add	r7, sp, #0
 800640e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006410:	4b28      	ldr	r3, [pc, #160]	; (80064b4 <prvInsertBlockIntoFreeList+0xac>)
 8006412:	60fb      	str	r3, [r7, #12]
 8006414:	e002      	b.n	800641c <prvInsertBlockIntoFreeList+0x14>
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	60fb      	str	r3, [r7, #12]
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	687a      	ldr	r2, [r7, #4]
 8006422:	429a      	cmp	r2, r3
 8006424:	d8f7      	bhi.n	8006416 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	685b      	ldr	r3, [r3, #4]
 800642e:	68ba      	ldr	r2, [r7, #8]
 8006430:	4413      	add	r3, r2
 8006432:	687a      	ldr	r2, [r7, #4]
 8006434:	429a      	cmp	r2, r3
 8006436:	d108      	bne.n	800644a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	685a      	ldr	r2, [r3, #4]
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	685b      	ldr	r3, [r3, #4]
 8006440:	441a      	add	r2, r3
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	685b      	ldr	r3, [r3, #4]
 8006452:	68ba      	ldr	r2, [r7, #8]
 8006454:	441a      	add	r2, r3
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	429a      	cmp	r2, r3
 800645c:	d118      	bne.n	8006490 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	681a      	ldr	r2, [r3, #0]
 8006462:	4b15      	ldr	r3, [pc, #84]	; (80064b8 <prvInsertBlockIntoFreeList+0xb0>)
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	429a      	cmp	r2, r3
 8006468:	d00d      	beq.n	8006486 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	685a      	ldr	r2, [r3, #4]
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	685b      	ldr	r3, [r3, #4]
 8006474:	441a      	add	r2, r3
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	681a      	ldr	r2, [r3, #0]
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	601a      	str	r2, [r3, #0]
 8006484:	e008      	b.n	8006498 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006486:	4b0c      	ldr	r3, [pc, #48]	; (80064b8 <prvInsertBlockIntoFreeList+0xb0>)
 8006488:	681a      	ldr	r2, [r3, #0]
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	601a      	str	r2, [r3, #0]
 800648e:	e003      	b.n	8006498 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	681a      	ldr	r2, [r3, #0]
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006498:	68fa      	ldr	r2, [r7, #12]
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	429a      	cmp	r2, r3
 800649e:	d002      	beq.n	80064a6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	687a      	ldr	r2, [r7, #4]
 80064a4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80064a6:	bf00      	nop
 80064a8:	3714      	adds	r7, #20
 80064aa:	46bd      	mov	sp, r7
 80064ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b0:	4770      	bx	lr
 80064b2:	bf00      	nop
 80064b4:	20004278 	.word	0x20004278
 80064b8:	20004280 	.word	0x20004280

080064bc <__cvt>:
 80064bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80064c0:	ec55 4b10 	vmov	r4, r5, d0
 80064c4:	2d00      	cmp	r5, #0
 80064c6:	460e      	mov	r6, r1
 80064c8:	4619      	mov	r1, r3
 80064ca:	462b      	mov	r3, r5
 80064cc:	bfbb      	ittet	lt
 80064ce:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80064d2:	461d      	movlt	r5, r3
 80064d4:	2300      	movge	r3, #0
 80064d6:	232d      	movlt	r3, #45	; 0x2d
 80064d8:	700b      	strb	r3, [r1, #0]
 80064da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80064dc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80064e0:	4691      	mov	r9, r2
 80064e2:	f023 0820 	bic.w	r8, r3, #32
 80064e6:	bfbc      	itt	lt
 80064e8:	4622      	movlt	r2, r4
 80064ea:	4614      	movlt	r4, r2
 80064ec:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80064f0:	d005      	beq.n	80064fe <__cvt+0x42>
 80064f2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80064f6:	d100      	bne.n	80064fa <__cvt+0x3e>
 80064f8:	3601      	adds	r6, #1
 80064fa:	2102      	movs	r1, #2
 80064fc:	e000      	b.n	8006500 <__cvt+0x44>
 80064fe:	2103      	movs	r1, #3
 8006500:	ab03      	add	r3, sp, #12
 8006502:	9301      	str	r3, [sp, #4]
 8006504:	ab02      	add	r3, sp, #8
 8006506:	9300      	str	r3, [sp, #0]
 8006508:	ec45 4b10 	vmov	d0, r4, r5
 800650c:	4653      	mov	r3, sl
 800650e:	4632      	mov	r2, r6
 8006510:	f000 fe62 	bl	80071d8 <_dtoa_r>
 8006514:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006518:	4607      	mov	r7, r0
 800651a:	d102      	bne.n	8006522 <__cvt+0x66>
 800651c:	f019 0f01 	tst.w	r9, #1
 8006520:	d022      	beq.n	8006568 <__cvt+0xac>
 8006522:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006526:	eb07 0906 	add.w	r9, r7, r6
 800652a:	d110      	bne.n	800654e <__cvt+0x92>
 800652c:	783b      	ldrb	r3, [r7, #0]
 800652e:	2b30      	cmp	r3, #48	; 0x30
 8006530:	d10a      	bne.n	8006548 <__cvt+0x8c>
 8006532:	2200      	movs	r2, #0
 8006534:	2300      	movs	r3, #0
 8006536:	4620      	mov	r0, r4
 8006538:	4629      	mov	r1, r5
 800653a:	f7fa fae5 	bl	8000b08 <__aeabi_dcmpeq>
 800653e:	b918      	cbnz	r0, 8006548 <__cvt+0x8c>
 8006540:	f1c6 0601 	rsb	r6, r6, #1
 8006544:	f8ca 6000 	str.w	r6, [sl]
 8006548:	f8da 3000 	ldr.w	r3, [sl]
 800654c:	4499      	add	r9, r3
 800654e:	2200      	movs	r2, #0
 8006550:	2300      	movs	r3, #0
 8006552:	4620      	mov	r0, r4
 8006554:	4629      	mov	r1, r5
 8006556:	f7fa fad7 	bl	8000b08 <__aeabi_dcmpeq>
 800655a:	b108      	cbz	r0, 8006560 <__cvt+0xa4>
 800655c:	f8cd 900c 	str.w	r9, [sp, #12]
 8006560:	2230      	movs	r2, #48	; 0x30
 8006562:	9b03      	ldr	r3, [sp, #12]
 8006564:	454b      	cmp	r3, r9
 8006566:	d307      	bcc.n	8006578 <__cvt+0xbc>
 8006568:	9b03      	ldr	r3, [sp, #12]
 800656a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800656c:	1bdb      	subs	r3, r3, r7
 800656e:	4638      	mov	r0, r7
 8006570:	6013      	str	r3, [r2, #0]
 8006572:	b004      	add	sp, #16
 8006574:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006578:	1c59      	adds	r1, r3, #1
 800657a:	9103      	str	r1, [sp, #12]
 800657c:	701a      	strb	r2, [r3, #0]
 800657e:	e7f0      	b.n	8006562 <__cvt+0xa6>

08006580 <__exponent>:
 8006580:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006582:	4603      	mov	r3, r0
 8006584:	2900      	cmp	r1, #0
 8006586:	bfb8      	it	lt
 8006588:	4249      	neglt	r1, r1
 800658a:	f803 2b02 	strb.w	r2, [r3], #2
 800658e:	bfb4      	ite	lt
 8006590:	222d      	movlt	r2, #45	; 0x2d
 8006592:	222b      	movge	r2, #43	; 0x2b
 8006594:	2909      	cmp	r1, #9
 8006596:	7042      	strb	r2, [r0, #1]
 8006598:	dd2a      	ble.n	80065f0 <__exponent+0x70>
 800659a:	f10d 0207 	add.w	r2, sp, #7
 800659e:	4617      	mov	r7, r2
 80065a0:	260a      	movs	r6, #10
 80065a2:	4694      	mov	ip, r2
 80065a4:	fb91 f5f6 	sdiv	r5, r1, r6
 80065a8:	fb06 1415 	mls	r4, r6, r5, r1
 80065ac:	3430      	adds	r4, #48	; 0x30
 80065ae:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80065b2:	460c      	mov	r4, r1
 80065b4:	2c63      	cmp	r4, #99	; 0x63
 80065b6:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 80065ba:	4629      	mov	r1, r5
 80065bc:	dcf1      	bgt.n	80065a2 <__exponent+0x22>
 80065be:	3130      	adds	r1, #48	; 0x30
 80065c0:	f1ac 0402 	sub.w	r4, ip, #2
 80065c4:	f802 1c01 	strb.w	r1, [r2, #-1]
 80065c8:	1c41      	adds	r1, r0, #1
 80065ca:	4622      	mov	r2, r4
 80065cc:	42ba      	cmp	r2, r7
 80065ce:	d30a      	bcc.n	80065e6 <__exponent+0x66>
 80065d0:	f10d 0209 	add.w	r2, sp, #9
 80065d4:	eba2 020c 	sub.w	r2, r2, ip
 80065d8:	42bc      	cmp	r4, r7
 80065da:	bf88      	it	hi
 80065dc:	2200      	movhi	r2, #0
 80065de:	4413      	add	r3, r2
 80065e0:	1a18      	subs	r0, r3, r0
 80065e2:	b003      	add	sp, #12
 80065e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80065e6:	f812 5b01 	ldrb.w	r5, [r2], #1
 80065ea:	f801 5f01 	strb.w	r5, [r1, #1]!
 80065ee:	e7ed      	b.n	80065cc <__exponent+0x4c>
 80065f0:	2330      	movs	r3, #48	; 0x30
 80065f2:	3130      	adds	r1, #48	; 0x30
 80065f4:	7083      	strb	r3, [r0, #2]
 80065f6:	70c1      	strb	r1, [r0, #3]
 80065f8:	1d03      	adds	r3, r0, #4
 80065fa:	e7f1      	b.n	80065e0 <__exponent+0x60>

080065fc <_printf_float>:
 80065fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006600:	ed2d 8b02 	vpush	{d8}
 8006604:	b08d      	sub	sp, #52	; 0x34
 8006606:	460c      	mov	r4, r1
 8006608:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800660c:	4616      	mov	r6, r2
 800660e:	461f      	mov	r7, r3
 8006610:	4605      	mov	r5, r0
 8006612:	f000 fcd5 	bl	8006fc0 <_localeconv_r>
 8006616:	f8d0 a000 	ldr.w	sl, [r0]
 800661a:	4650      	mov	r0, sl
 800661c:	f7f9 fe48 	bl	80002b0 <strlen>
 8006620:	2300      	movs	r3, #0
 8006622:	930a      	str	r3, [sp, #40]	; 0x28
 8006624:	6823      	ldr	r3, [r4, #0]
 8006626:	9305      	str	r3, [sp, #20]
 8006628:	f8d8 3000 	ldr.w	r3, [r8]
 800662c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006630:	3307      	adds	r3, #7
 8006632:	f023 0307 	bic.w	r3, r3, #7
 8006636:	f103 0208 	add.w	r2, r3, #8
 800663a:	f8c8 2000 	str.w	r2, [r8]
 800663e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006642:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006646:	9307      	str	r3, [sp, #28]
 8006648:	f8cd 8018 	str.w	r8, [sp, #24]
 800664c:	ee08 0a10 	vmov	s16, r0
 8006650:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8006654:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006658:	4b9e      	ldr	r3, [pc, #632]	; (80068d4 <_printf_float+0x2d8>)
 800665a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800665e:	f7fa fa85 	bl	8000b6c <__aeabi_dcmpun>
 8006662:	bb88      	cbnz	r0, 80066c8 <_printf_float+0xcc>
 8006664:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006668:	4b9a      	ldr	r3, [pc, #616]	; (80068d4 <_printf_float+0x2d8>)
 800666a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800666e:	f7fa fa5f 	bl	8000b30 <__aeabi_dcmple>
 8006672:	bb48      	cbnz	r0, 80066c8 <_printf_float+0xcc>
 8006674:	2200      	movs	r2, #0
 8006676:	2300      	movs	r3, #0
 8006678:	4640      	mov	r0, r8
 800667a:	4649      	mov	r1, r9
 800667c:	f7fa fa4e 	bl	8000b1c <__aeabi_dcmplt>
 8006680:	b110      	cbz	r0, 8006688 <_printf_float+0x8c>
 8006682:	232d      	movs	r3, #45	; 0x2d
 8006684:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006688:	4a93      	ldr	r2, [pc, #588]	; (80068d8 <_printf_float+0x2dc>)
 800668a:	4b94      	ldr	r3, [pc, #592]	; (80068dc <_printf_float+0x2e0>)
 800668c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006690:	bf94      	ite	ls
 8006692:	4690      	movls	r8, r2
 8006694:	4698      	movhi	r8, r3
 8006696:	2303      	movs	r3, #3
 8006698:	6123      	str	r3, [r4, #16]
 800669a:	9b05      	ldr	r3, [sp, #20]
 800669c:	f023 0304 	bic.w	r3, r3, #4
 80066a0:	6023      	str	r3, [r4, #0]
 80066a2:	f04f 0900 	mov.w	r9, #0
 80066a6:	9700      	str	r7, [sp, #0]
 80066a8:	4633      	mov	r3, r6
 80066aa:	aa0b      	add	r2, sp, #44	; 0x2c
 80066ac:	4621      	mov	r1, r4
 80066ae:	4628      	mov	r0, r5
 80066b0:	f000 f9da 	bl	8006a68 <_printf_common>
 80066b4:	3001      	adds	r0, #1
 80066b6:	f040 8090 	bne.w	80067da <_printf_float+0x1de>
 80066ba:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80066be:	b00d      	add	sp, #52	; 0x34
 80066c0:	ecbd 8b02 	vpop	{d8}
 80066c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066c8:	4642      	mov	r2, r8
 80066ca:	464b      	mov	r3, r9
 80066cc:	4640      	mov	r0, r8
 80066ce:	4649      	mov	r1, r9
 80066d0:	f7fa fa4c 	bl	8000b6c <__aeabi_dcmpun>
 80066d4:	b140      	cbz	r0, 80066e8 <_printf_float+0xec>
 80066d6:	464b      	mov	r3, r9
 80066d8:	2b00      	cmp	r3, #0
 80066da:	bfbc      	itt	lt
 80066dc:	232d      	movlt	r3, #45	; 0x2d
 80066de:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80066e2:	4a7f      	ldr	r2, [pc, #508]	; (80068e0 <_printf_float+0x2e4>)
 80066e4:	4b7f      	ldr	r3, [pc, #508]	; (80068e4 <_printf_float+0x2e8>)
 80066e6:	e7d1      	b.n	800668c <_printf_float+0x90>
 80066e8:	6863      	ldr	r3, [r4, #4]
 80066ea:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80066ee:	9206      	str	r2, [sp, #24]
 80066f0:	1c5a      	adds	r2, r3, #1
 80066f2:	d13f      	bne.n	8006774 <_printf_float+0x178>
 80066f4:	2306      	movs	r3, #6
 80066f6:	6063      	str	r3, [r4, #4]
 80066f8:	9b05      	ldr	r3, [sp, #20]
 80066fa:	6861      	ldr	r1, [r4, #4]
 80066fc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006700:	2300      	movs	r3, #0
 8006702:	9303      	str	r3, [sp, #12]
 8006704:	ab0a      	add	r3, sp, #40	; 0x28
 8006706:	e9cd b301 	strd	fp, r3, [sp, #4]
 800670a:	ab09      	add	r3, sp, #36	; 0x24
 800670c:	ec49 8b10 	vmov	d0, r8, r9
 8006710:	9300      	str	r3, [sp, #0]
 8006712:	6022      	str	r2, [r4, #0]
 8006714:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006718:	4628      	mov	r0, r5
 800671a:	f7ff fecf 	bl	80064bc <__cvt>
 800671e:	9b06      	ldr	r3, [sp, #24]
 8006720:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006722:	2b47      	cmp	r3, #71	; 0x47
 8006724:	4680      	mov	r8, r0
 8006726:	d108      	bne.n	800673a <_printf_float+0x13e>
 8006728:	1cc8      	adds	r0, r1, #3
 800672a:	db02      	blt.n	8006732 <_printf_float+0x136>
 800672c:	6863      	ldr	r3, [r4, #4]
 800672e:	4299      	cmp	r1, r3
 8006730:	dd41      	ble.n	80067b6 <_printf_float+0x1ba>
 8006732:	f1ab 0302 	sub.w	r3, fp, #2
 8006736:	fa5f fb83 	uxtb.w	fp, r3
 800673a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800673e:	d820      	bhi.n	8006782 <_printf_float+0x186>
 8006740:	3901      	subs	r1, #1
 8006742:	465a      	mov	r2, fp
 8006744:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006748:	9109      	str	r1, [sp, #36]	; 0x24
 800674a:	f7ff ff19 	bl	8006580 <__exponent>
 800674e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006750:	1813      	adds	r3, r2, r0
 8006752:	2a01      	cmp	r2, #1
 8006754:	4681      	mov	r9, r0
 8006756:	6123      	str	r3, [r4, #16]
 8006758:	dc02      	bgt.n	8006760 <_printf_float+0x164>
 800675a:	6822      	ldr	r2, [r4, #0]
 800675c:	07d2      	lsls	r2, r2, #31
 800675e:	d501      	bpl.n	8006764 <_printf_float+0x168>
 8006760:	3301      	adds	r3, #1
 8006762:	6123      	str	r3, [r4, #16]
 8006764:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006768:	2b00      	cmp	r3, #0
 800676a:	d09c      	beq.n	80066a6 <_printf_float+0xaa>
 800676c:	232d      	movs	r3, #45	; 0x2d
 800676e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006772:	e798      	b.n	80066a6 <_printf_float+0xaa>
 8006774:	9a06      	ldr	r2, [sp, #24]
 8006776:	2a47      	cmp	r2, #71	; 0x47
 8006778:	d1be      	bne.n	80066f8 <_printf_float+0xfc>
 800677a:	2b00      	cmp	r3, #0
 800677c:	d1bc      	bne.n	80066f8 <_printf_float+0xfc>
 800677e:	2301      	movs	r3, #1
 8006780:	e7b9      	b.n	80066f6 <_printf_float+0xfa>
 8006782:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006786:	d118      	bne.n	80067ba <_printf_float+0x1be>
 8006788:	2900      	cmp	r1, #0
 800678a:	6863      	ldr	r3, [r4, #4]
 800678c:	dd0b      	ble.n	80067a6 <_printf_float+0x1aa>
 800678e:	6121      	str	r1, [r4, #16]
 8006790:	b913      	cbnz	r3, 8006798 <_printf_float+0x19c>
 8006792:	6822      	ldr	r2, [r4, #0]
 8006794:	07d0      	lsls	r0, r2, #31
 8006796:	d502      	bpl.n	800679e <_printf_float+0x1a2>
 8006798:	3301      	adds	r3, #1
 800679a:	440b      	add	r3, r1
 800679c:	6123      	str	r3, [r4, #16]
 800679e:	65a1      	str	r1, [r4, #88]	; 0x58
 80067a0:	f04f 0900 	mov.w	r9, #0
 80067a4:	e7de      	b.n	8006764 <_printf_float+0x168>
 80067a6:	b913      	cbnz	r3, 80067ae <_printf_float+0x1b2>
 80067a8:	6822      	ldr	r2, [r4, #0]
 80067aa:	07d2      	lsls	r2, r2, #31
 80067ac:	d501      	bpl.n	80067b2 <_printf_float+0x1b6>
 80067ae:	3302      	adds	r3, #2
 80067b0:	e7f4      	b.n	800679c <_printf_float+0x1a0>
 80067b2:	2301      	movs	r3, #1
 80067b4:	e7f2      	b.n	800679c <_printf_float+0x1a0>
 80067b6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80067ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80067bc:	4299      	cmp	r1, r3
 80067be:	db05      	blt.n	80067cc <_printf_float+0x1d0>
 80067c0:	6823      	ldr	r3, [r4, #0]
 80067c2:	6121      	str	r1, [r4, #16]
 80067c4:	07d8      	lsls	r0, r3, #31
 80067c6:	d5ea      	bpl.n	800679e <_printf_float+0x1a2>
 80067c8:	1c4b      	adds	r3, r1, #1
 80067ca:	e7e7      	b.n	800679c <_printf_float+0x1a0>
 80067cc:	2900      	cmp	r1, #0
 80067ce:	bfd4      	ite	le
 80067d0:	f1c1 0202 	rsble	r2, r1, #2
 80067d4:	2201      	movgt	r2, #1
 80067d6:	4413      	add	r3, r2
 80067d8:	e7e0      	b.n	800679c <_printf_float+0x1a0>
 80067da:	6823      	ldr	r3, [r4, #0]
 80067dc:	055a      	lsls	r2, r3, #21
 80067de:	d407      	bmi.n	80067f0 <_printf_float+0x1f4>
 80067e0:	6923      	ldr	r3, [r4, #16]
 80067e2:	4642      	mov	r2, r8
 80067e4:	4631      	mov	r1, r6
 80067e6:	4628      	mov	r0, r5
 80067e8:	47b8      	blx	r7
 80067ea:	3001      	adds	r0, #1
 80067ec:	d12c      	bne.n	8006848 <_printf_float+0x24c>
 80067ee:	e764      	b.n	80066ba <_printf_float+0xbe>
 80067f0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80067f4:	f240 80e0 	bls.w	80069b8 <_printf_float+0x3bc>
 80067f8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80067fc:	2200      	movs	r2, #0
 80067fe:	2300      	movs	r3, #0
 8006800:	f7fa f982 	bl	8000b08 <__aeabi_dcmpeq>
 8006804:	2800      	cmp	r0, #0
 8006806:	d034      	beq.n	8006872 <_printf_float+0x276>
 8006808:	4a37      	ldr	r2, [pc, #220]	; (80068e8 <_printf_float+0x2ec>)
 800680a:	2301      	movs	r3, #1
 800680c:	4631      	mov	r1, r6
 800680e:	4628      	mov	r0, r5
 8006810:	47b8      	blx	r7
 8006812:	3001      	adds	r0, #1
 8006814:	f43f af51 	beq.w	80066ba <_printf_float+0xbe>
 8006818:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800681c:	429a      	cmp	r2, r3
 800681e:	db02      	blt.n	8006826 <_printf_float+0x22a>
 8006820:	6823      	ldr	r3, [r4, #0]
 8006822:	07d8      	lsls	r0, r3, #31
 8006824:	d510      	bpl.n	8006848 <_printf_float+0x24c>
 8006826:	ee18 3a10 	vmov	r3, s16
 800682a:	4652      	mov	r2, sl
 800682c:	4631      	mov	r1, r6
 800682e:	4628      	mov	r0, r5
 8006830:	47b8      	blx	r7
 8006832:	3001      	adds	r0, #1
 8006834:	f43f af41 	beq.w	80066ba <_printf_float+0xbe>
 8006838:	f04f 0800 	mov.w	r8, #0
 800683c:	f104 091a 	add.w	r9, r4, #26
 8006840:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006842:	3b01      	subs	r3, #1
 8006844:	4543      	cmp	r3, r8
 8006846:	dc09      	bgt.n	800685c <_printf_float+0x260>
 8006848:	6823      	ldr	r3, [r4, #0]
 800684a:	079b      	lsls	r3, r3, #30
 800684c:	f100 8107 	bmi.w	8006a5e <_printf_float+0x462>
 8006850:	68e0      	ldr	r0, [r4, #12]
 8006852:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006854:	4298      	cmp	r0, r3
 8006856:	bfb8      	it	lt
 8006858:	4618      	movlt	r0, r3
 800685a:	e730      	b.n	80066be <_printf_float+0xc2>
 800685c:	2301      	movs	r3, #1
 800685e:	464a      	mov	r2, r9
 8006860:	4631      	mov	r1, r6
 8006862:	4628      	mov	r0, r5
 8006864:	47b8      	blx	r7
 8006866:	3001      	adds	r0, #1
 8006868:	f43f af27 	beq.w	80066ba <_printf_float+0xbe>
 800686c:	f108 0801 	add.w	r8, r8, #1
 8006870:	e7e6      	b.n	8006840 <_printf_float+0x244>
 8006872:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006874:	2b00      	cmp	r3, #0
 8006876:	dc39      	bgt.n	80068ec <_printf_float+0x2f0>
 8006878:	4a1b      	ldr	r2, [pc, #108]	; (80068e8 <_printf_float+0x2ec>)
 800687a:	2301      	movs	r3, #1
 800687c:	4631      	mov	r1, r6
 800687e:	4628      	mov	r0, r5
 8006880:	47b8      	blx	r7
 8006882:	3001      	adds	r0, #1
 8006884:	f43f af19 	beq.w	80066ba <_printf_float+0xbe>
 8006888:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800688c:	4313      	orrs	r3, r2
 800688e:	d102      	bne.n	8006896 <_printf_float+0x29a>
 8006890:	6823      	ldr	r3, [r4, #0]
 8006892:	07d9      	lsls	r1, r3, #31
 8006894:	d5d8      	bpl.n	8006848 <_printf_float+0x24c>
 8006896:	ee18 3a10 	vmov	r3, s16
 800689a:	4652      	mov	r2, sl
 800689c:	4631      	mov	r1, r6
 800689e:	4628      	mov	r0, r5
 80068a0:	47b8      	blx	r7
 80068a2:	3001      	adds	r0, #1
 80068a4:	f43f af09 	beq.w	80066ba <_printf_float+0xbe>
 80068a8:	f04f 0900 	mov.w	r9, #0
 80068ac:	f104 0a1a 	add.w	sl, r4, #26
 80068b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068b2:	425b      	negs	r3, r3
 80068b4:	454b      	cmp	r3, r9
 80068b6:	dc01      	bgt.n	80068bc <_printf_float+0x2c0>
 80068b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80068ba:	e792      	b.n	80067e2 <_printf_float+0x1e6>
 80068bc:	2301      	movs	r3, #1
 80068be:	4652      	mov	r2, sl
 80068c0:	4631      	mov	r1, r6
 80068c2:	4628      	mov	r0, r5
 80068c4:	47b8      	blx	r7
 80068c6:	3001      	adds	r0, #1
 80068c8:	f43f aef7 	beq.w	80066ba <_printf_float+0xbe>
 80068cc:	f109 0901 	add.w	r9, r9, #1
 80068d0:	e7ee      	b.n	80068b0 <_printf_float+0x2b4>
 80068d2:	bf00      	nop
 80068d4:	7fefffff 	.word	0x7fefffff
 80068d8:	080093c8 	.word	0x080093c8
 80068dc:	080093cc 	.word	0x080093cc
 80068e0:	080093d0 	.word	0x080093d0
 80068e4:	080093d4 	.word	0x080093d4
 80068e8:	080093d8 	.word	0x080093d8
 80068ec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80068ee:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80068f0:	429a      	cmp	r2, r3
 80068f2:	bfa8      	it	ge
 80068f4:	461a      	movge	r2, r3
 80068f6:	2a00      	cmp	r2, #0
 80068f8:	4691      	mov	r9, r2
 80068fa:	dc37      	bgt.n	800696c <_printf_float+0x370>
 80068fc:	f04f 0b00 	mov.w	fp, #0
 8006900:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006904:	f104 021a 	add.w	r2, r4, #26
 8006908:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800690a:	9305      	str	r3, [sp, #20]
 800690c:	eba3 0309 	sub.w	r3, r3, r9
 8006910:	455b      	cmp	r3, fp
 8006912:	dc33      	bgt.n	800697c <_printf_float+0x380>
 8006914:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006918:	429a      	cmp	r2, r3
 800691a:	db3b      	blt.n	8006994 <_printf_float+0x398>
 800691c:	6823      	ldr	r3, [r4, #0]
 800691e:	07da      	lsls	r2, r3, #31
 8006920:	d438      	bmi.n	8006994 <_printf_float+0x398>
 8006922:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006926:	eba2 0903 	sub.w	r9, r2, r3
 800692a:	9b05      	ldr	r3, [sp, #20]
 800692c:	1ad2      	subs	r2, r2, r3
 800692e:	4591      	cmp	r9, r2
 8006930:	bfa8      	it	ge
 8006932:	4691      	movge	r9, r2
 8006934:	f1b9 0f00 	cmp.w	r9, #0
 8006938:	dc35      	bgt.n	80069a6 <_printf_float+0x3aa>
 800693a:	f04f 0800 	mov.w	r8, #0
 800693e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006942:	f104 0a1a 	add.w	sl, r4, #26
 8006946:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800694a:	1a9b      	subs	r3, r3, r2
 800694c:	eba3 0309 	sub.w	r3, r3, r9
 8006950:	4543      	cmp	r3, r8
 8006952:	f77f af79 	ble.w	8006848 <_printf_float+0x24c>
 8006956:	2301      	movs	r3, #1
 8006958:	4652      	mov	r2, sl
 800695a:	4631      	mov	r1, r6
 800695c:	4628      	mov	r0, r5
 800695e:	47b8      	blx	r7
 8006960:	3001      	adds	r0, #1
 8006962:	f43f aeaa 	beq.w	80066ba <_printf_float+0xbe>
 8006966:	f108 0801 	add.w	r8, r8, #1
 800696a:	e7ec      	b.n	8006946 <_printf_float+0x34a>
 800696c:	4613      	mov	r3, r2
 800696e:	4631      	mov	r1, r6
 8006970:	4642      	mov	r2, r8
 8006972:	4628      	mov	r0, r5
 8006974:	47b8      	blx	r7
 8006976:	3001      	adds	r0, #1
 8006978:	d1c0      	bne.n	80068fc <_printf_float+0x300>
 800697a:	e69e      	b.n	80066ba <_printf_float+0xbe>
 800697c:	2301      	movs	r3, #1
 800697e:	4631      	mov	r1, r6
 8006980:	4628      	mov	r0, r5
 8006982:	9205      	str	r2, [sp, #20]
 8006984:	47b8      	blx	r7
 8006986:	3001      	adds	r0, #1
 8006988:	f43f ae97 	beq.w	80066ba <_printf_float+0xbe>
 800698c:	9a05      	ldr	r2, [sp, #20]
 800698e:	f10b 0b01 	add.w	fp, fp, #1
 8006992:	e7b9      	b.n	8006908 <_printf_float+0x30c>
 8006994:	ee18 3a10 	vmov	r3, s16
 8006998:	4652      	mov	r2, sl
 800699a:	4631      	mov	r1, r6
 800699c:	4628      	mov	r0, r5
 800699e:	47b8      	blx	r7
 80069a0:	3001      	adds	r0, #1
 80069a2:	d1be      	bne.n	8006922 <_printf_float+0x326>
 80069a4:	e689      	b.n	80066ba <_printf_float+0xbe>
 80069a6:	9a05      	ldr	r2, [sp, #20]
 80069a8:	464b      	mov	r3, r9
 80069aa:	4442      	add	r2, r8
 80069ac:	4631      	mov	r1, r6
 80069ae:	4628      	mov	r0, r5
 80069b0:	47b8      	blx	r7
 80069b2:	3001      	adds	r0, #1
 80069b4:	d1c1      	bne.n	800693a <_printf_float+0x33e>
 80069b6:	e680      	b.n	80066ba <_printf_float+0xbe>
 80069b8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80069ba:	2a01      	cmp	r2, #1
 80069bc:	dc01      	bgt.n	80069c2 <_printf_float+0x3c6>
 80069be:	07db      	lsls	r3, r3, #31
 80069c0:	d53a      	bpl.n	8006a38 <_printf_float+0x43c>
 80069c2:	2301      	movs	r3, #1
 80069c4:	4642      	mov	r2, r8
 80069c6:	4631      	mov	r1, r6
 80069c8:	4628      	mov	r0, r5
 80069ca:	47b8      	blx	r7
 80069cc:	3001      	adds	r0, #1
 80069ce:	f43f ae74 	beq.w	80066ba <_printf_float+0xbe>
 80069d2:	ee18 3a10 	vmov	r3, s16
 80069d6:	4652      	mov	r2, sl
 80069d8:	4631      	mov	r1, r6
 80069da:	4628      	mov	r0, r5
 80069dc:	47b8      	blx	r7
 80069de:	3001      	adds	r0, #1
 80069e0:	f43f ae6b 	beq.w	80066ba <_printf_float+0xbe>
 80069e4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80069e8:	2200      	movs	r2, #0
 80069ea:	2300      	movs	r3, #0
 80069ec:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80069f0:	f7fa f88a 	bl	8000b08 <__aeabi_dcmpeq>
 80069f4:	b9d8      	cbnz	r0, 8006a2e <_printf_float+0x432>
 80069f6:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 80069fa:	f108 0201 	add.w	r2, r8, #1
 80069fe:	4631      	mov	r1, r6
 8006a00:	4628      	mov	r0, r5
 8006a02:	47b8      	blx	r7
 8006a04:	3001      	adds	r0, #1
 8006a06:	d10e      	bne.n	8006a26 <_printf_float+0x42a>
 8006a08:	e657      	b.n	80066ba <_printf_float+0xbe>
 8006a0a:	2301      	movs	r3, #1
 8006a0c:	4652      	mov	r2, sl
 8006a0e:	4631      	mov	r1, r6
 8006a10:	4628      	mov	r0, r5
 8006a12:	47b8      	blx	r7
 8006a14:	3001      	adds	r0, #1
 8006a16:	f43f ae50 	beq.w	80066ba <_printf_float+0xbe>
 8006a1a:	f108 0801 	add.w	r8, r8, #1
 8006a1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a20:	3b01      	subs	r3, #1
 8006a22:	4543      	cmp	r3, r8
 8006a24:	dcf1      	bgt.n	8006a0a <_printf_float+0x40e>
 8006a26:	464b      	mov	r3, r9
 8006a28:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006a2c:	e6da      	b.n	80067e4 <_printf_float+0x1e8>
 8006a2e:	f04f 0800 	mov.w	r8, #0
 8006a32:	f104 0a1a 	add.w	sl, r4, #26
 8006a36:	e7f2      	b.n	8006a1e <_printf_float+0x422>
 8006a38:	2301      	movs	r3, #1
 8006a3a:	4642      	mov	r2, r8
 8006a3c:	e7df      	b.n	80069fe <_printf_float+0x402>
 8006a3e:	2301      	movs	r3, #1
 8006a40:	464a      	mov	r2, r9
 8006a42:	4631      	mov	r1, r6
 8006a44:	4628      	mov	r0, r5
 8006a46:	47b8      	blx	r7
 8006a48:	3001      	adds	r0, #1
 8006a4a:	f43f ae36 	beq.w	80066ba <_printf_float+0xbe>
 8006a4e:	f108 0801 	add.w	r8, r8, #1
 8006a52:	68e3      	ldr	r3, [r4, #12]
 8006a54:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006a56:	1a5b      	subs	r3, r3, r1
 8006a58:	4543      	cmp	r3, r8
 8006a5a:	dcf0      	bgt.n	8006a3e <_printf_float+0x442>
 8006a5c:	e6f8      	b.n	8006850 <_printf_float+0x254>
 8006a5e:	f04f 0800 	mov.w	r8, #0
 8006a62:	f104 0919 	add.w	r9, r4, #25
 8006a66:	e7f4      	b.n	8006a52 <_printf_float+0x456>

08006a68 <_printf_common>:
 8006a68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a6c:	4616      	mov	r6, r2
 8006a6e:	4699      	mov	r9, r3
 8006a70:	688a      	ldr	r2, [r1, #8]
 8006a72:	690b      	ldr	r3, [r1, #16]
 8006a74:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006a78:	4293      	cmp	r3, r2
 8006a7a:	bfb8      	it	lt
 8006a7c:	4613      	movlt	r3, r2
 8006a7e:	6033      	str	r3, [r6, #0]
 8006a80:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006a84:	4607      	mov	r7, r0
 8006a86:	460c      	mov	r4, r1
 8006a88:	b10a      	cbz	r2, 8006a8e <_printf_common+0x26>
 8006a8a:	3301      	adds	r3, #1
 8006a8c:	6033      	str	r3, [r6, #0]
 8006a8e:	6823      	ldr	r3, [r4, #0]
 8006a90:	0699      	lsls	r1, r3, #26
 8006a92:	bf42      	ittt	mi
 8006a94:	6833      	ldrmi	r3, [r6, #0]
 8006a96:	3302      	addmi	r3, #2
 8006a98:	6033      	strmi	r3, [r6, #0]
 8006a9a:	6825      	ldr	r5, [r4, #0]
 8006a9c:	f015 0506 	ands.w	r5, r5, #6
 8006aa0:	d106      	bne.n	8006ab0 <_printf_common+0x48>
 8006aa2:	f104 0a19 	add.w	sl, r4, #25
 8006aa6:	68e3      	ldr	r3, [r4, #12]
 8006aa8:	6832      	ldr	r2, [r6, #0]
 8006aaa:	1a9b      	subs	r3, r3, r2
 8006aac:	42ab      	cmp	r3, r5
 8006aae:	dc26      	bgt.n	8006afe <_printf_common+0x96>
 8006ab0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006ab4:	1e13      	subs	r3, r2, #0
 8006ab6:	6822      	ldr	r2, [r4, #0]
 8006ab8:	bf18      	it	ne
 8006aba:	2301      	movne	r3, #1
 8006abc:	0692      	lsls	r2, r2, #26
 8006abe:	d42b      	bmi.n	8006b18 <_printf_common+0xb0>
 8006ac0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006ac4:	4649      	mov	r1, r9
 8006ac6:	4638      	mov	r0, r7
 8006ac8:	47c0      	blx	r8
 8006aca:	3001      	adds	r0, #1
 8006acc:	d01e      	beq.n	8006b0c <_printf_common+0xa4>
 8006ace:	6823      	ldr	r3, [r4, #0]
 8006ad0:	6922      	ldr	r2, [r4, #16]
 8006ad2:	f003 0306 	and.w	r3, r3, #6
 8006ad6:	2b04      	cmp	r3, #4
 8006ad8:	bf02      	ittt	eq
 8006ada:	68e5      	ldreq	r5, [r4, #12]
 8006adc:	6833      	ldreq	r3, [r6, #0]
 8006ade:	1aed      	subeq	r5, r5, r3
 8006ae0:	68a3      	ldr	r3, [r4, #8]
 8006ae2:	bf0c      	ite	eq
 8006ae4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006ae8:	2500      	movne	r5, #0
 8006aea:	4293      	cmp	r3, r2
 8006aec:	bfc4      	itt	gt
 8006aee:	1a9b      	subgt	r3, r3, r2
 8006af0:	18ed      	addgt	r5, r5, r3
 8006af2:	2600      	movs	r6, #0
 8006af4:	341a      	adds	r4, #26
 8006af6:	42b5      	cmp	r5, r6
 8006af8:	d11a      	bne.n	8006b30 <_printf_common+0xc8>
 8006afa:	2000      	movs	r0, #0
 8006afc:	e008      	b.n	8006b10 <_printf_common+0xa8>
 8006afe:	2301      	movs	r3, #1
 8006b00:	4652      	mov	r2, sl
 8006b02:	4649      	mov	r1, r9
 8006b04:	4638      	mov	r0, r7
 8006b06:	47c0      	blx	r8
 8006b08:	3001      	adds	r0, #1
 8006b0a:	d103      	bne.n	8006b14 <_printf_common+0xac>
 8006b0c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006b10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b14:	3501      	adds	r5, #1
 8006b16:	e7c6      	b.n	8006aa6 <_printf_common+0x3e>
 8006b18:	18e1      	adds	r1, r4, r3
 8006b1a:	1c5a      	adds	r2, r3, #1
 8006b1c:	2030      	movs	r0, #48	; 0x30
 8006b1e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006b22:	4422      	add	r2, r4
 8006b24:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006b28:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006b2c:	3302      	adds	r3, #2
 8006b2e:	e7c7      	b.n	8006ac0 <_printf_common+0x58>
 8006b30:	2301      	movs	r3, #1
 8006b32:	4622      	mov	r2, r4
 8006b34:	4649      	mov	r1, r9
 8006b36:	4638      	mov	r0, r7
 8006b38:	47c0      	blx	r8
 8006b3a:	3001      	adds	r0, #1
 8006b3c:	d0e6      	beq.n	8006b0c <_printf_common+0xa4>
 8006b3e:	3601      	adds	r6, #1
 8006b40:	e7d9      	b.n	8006af6 <_printf_common+0x8e>
	...

08006b44 <_printf_i>:
 8006b44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006b48:	7e0f      	ldrb	r7, [r1, #24]
 8006b4a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006b4c:	2f78      	cmp	r7, #120	; 0x78
 8006b4e:	4691      	mov	r9, r2
 8006b50:	4680      	mov	r8, r0
 8006b52:	460c      	mov	r4, r1
 8006b54:	469a      	mov	sl, r3
 8006b56:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006b5a:	d807      	bhi.n	8006b6c <_printf_i+0x28>
 8006b5c:	2f62      	cmp	r7, #98	; 0x62
 8006b5e:	d80a      	bhi.n	8006b76 <_printf_i+0x32>
 8006b60:	2f00      	cmp	r7, #0
 8006b62:	f000 80d4 	beq.w	8006d0e <_printf_i+0x1ca>
 8006b66:	2f58      	cmp	r7, #88	; 0x58
 8006b68:	f000 80c0 	beq.w	8006cec <_printf_i+0x1a8>
 8006b6c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006b70:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006b74:	e03a      	b.n	8006bec <_printf_i+0xa8>
 8006b76:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006b7a:	2b15      	cmp	r3, #21
 8006b7c:	d8f6      	bhi.n	8006b6c <_printf_i+0x28>
 8006b7e:	a101      	add	r1, pc, #4	; (adr r1, 8006b84 <_printf_i+0x40>)
 8006b80:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006b84:	08006bdd 	.word	0x08006bdd
 8006b88:	08006bf1 	.word	0x08006bf1
 8006b8c:	08006b6d 	.word	0x08006b6d
 8006b90:	08006b6d 	.word	0x08006b6d
 8006b94:	08006b6d 	.word	0x08006b6d
 8006b98:	08006b6d 	.word	0x08006b6d
 8006b9c:	08006bf1 	.word	0x08006bf1
 8006ba0:	08006b6d 	.word	0x08006b6d
 8006ba4:	08006b6d 	.word	0x08006b6d
 8006ba8:	08006b6d 	.word	0x08006b6d
 8006bac:	08006b6d 	.word	0x08006b6d
 8006bb0:	08006cf5 	.word	0x08006cf5
 8006bb4:	08006c1d 	.word	0x08006c1d
 8006bb8:	08006caf 	.word	0x08006caf
 8006bbc:	08006b6d 	.word	0x08006b6d
 8006bc0:	08006b6d 	.word	0x08006b6d
 8006bc4:	08006d17 	.word	0x08006d17
 8006bc8:	08006b6d 	.word	0x08006b6d
 8006bcc:	08006c1d 	.word	0x08006c1d
 8006bd0:	08006b6d 	.word	0x08006b6d
 8006bd4:	08006b6d 	.word	0x08006b6d
 8006bd8:	08006cb7 	.word	0x08006cb7
 8006bdc:	682b      	ldr	r3, [r5, #0]
 8006bde:	1d1a      	adds	r2, r3, #4
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	602a      	str	r2, [r5, #0]
 8006be4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006be8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006bec:	2301      	movs	r3, #1
 8006bee:	e09f      	b.n	8006d30 <_printf_i+0x1ec>
 8006bf0:	6820      	ldr	r0, [r4, #0]
 8006bf2:	682b      	ldr	r3, [r5, #0]
 8006bf4:	0607      	lsls	r7, r0, #24
 8006bf6:	f103 0104 	add.w	r1, r3, #4
 8006bfa:	6029      	str	r1, [r5, #0]
 8006bfc:	d501      	bpl.n	8006c02 <_printf_i+0xbe>
 8006bfe:	681e      	ldr	r6, [r3, #0]
 8006c00:	e003      	b.n	8006c0a <_printf_i+0xc6>
 8006c02:	0646      	lsls	r6, r0, #25
 8006c04:	d5fb      	bpl.n	8006bfe <_printf_i+0xba>
 8006c06:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006c0a:	2e00      	cmp	r6, #0
 8006c0c:	da03      	bge.n	8006c16 <_printf_i+0xd2>
 8006c0e:	232d      	movs	r3, #45	; 0x2d
 8006c10:	4276      	negs	r6, r6
 8006c12:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006c16:	485a      	ldr	r0, [pc, #360]	; (8006d80 <_printf_i+0x23c>)
 8006c18:	230a      	movs	r3, #10
 8006c1a:	e012      	b.n	8006c42 <_printf_i+0xfe>
 8006c1c:	682b      	ldr	r3, [r5, #0]
 8006c1e:	6820      	ldr	r0, [r4, #0]
 8006c20:	1d19      	adds	r1, r3, #4
 8006c22:	6029      	str	r1, [r5, #0]
 8006c24:	0605      	lsls	r5, r0, #24
 8006c26:	d501      	bpl.n	8006c2c <_printf_i+0xe8>
 8006c28:	681e      	ldr	r6, [r3, #0]
 8006c2a:	e002      	b.n	8006c32 <_printf_i+0xee>
 8006c2c:	0641      	lsls	r1, r0, #25
 8006c2e:	d5fb      	bpl.n	8006c28 <_printf_i+0xe4>
 8006c30:	881e      	ldrh	r6, [r3, #0]
 8006c32:	4853      	ldr	r0, [pc, #332]	; (8006d80 <_printf_i+0x23c>)
 8006c34:	2f6f      	cmp	r7, #111	; 0x6f
 8006c36:	bf0c      	ite	eq
 8006c38:	2308      	moveq	r3, #8
 8006c3a:	230a      	movne	r3, #10
 8006c3c:	2100      	movs	r1, #0
 8006c3e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006c42:	6865      	ldr	r5, [r4, #4]
 8006c44:	60a5      	str	r5, [r4, #8]
 8006c46:	2d00      	cmp	r5, #0
 8006c48:	bfa2      	ittt	ge
 8006c4a:	6821      	ldrge	r1, [r4, #0]
 8006c4c:	f021 0104 	bicge.w	r1, r1, #4
 8006c50:	6021      	strge	r1, [r4, #0]
 8006c52:	b90e      	cbnz	r6, 8006c58 <_printf_i+0x114>
 8006c54:	2d00      	cmp	r5, #0
 8006c56:	d04b      	beq.n	8006cf0 <_printf_i+0x1ac>
 8006c58:	4615      	mov	r5, r2
 8006c5a:	fbb6 f1f3 	udiv	r1, r6, r3
 8006c5e:	fb03 6711 	mls	r7, r3, r1, r6
 8006c62:	5dc7      	ldrb	r7, [r0, r7]
 8006c64:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006c68:	4637      	mov	r7, r6
 8006c6a:	42bb      	cmp	r3, r7
 8006c6c:	460e      	mov	r6, r1
 8006c6e:	d9f4      	bls.n	8006c5a <_printf_i+0x116>
 8006c70:	2b08      	cmp	r3, #8
 8006c72:	d10b      	bne.n	8006c8c <_printf_i+0x148>
 8006c74:	6823      	ldr	r3, [r4, #0]
 8006c76:	07de      	lsls	r6, r3, #31
 8006c78:	d508      	bpl.n	8006c8c <_printf_i+0x148>
 8006c7a:	6923      	ldr	r3, [r4, #16]
 8006c7c:	6861      	ldr	r1, [r4, #4]
 8006c7e:	4299      	cmp	r1, r3
 8006c80:	bfde      	ittt	le
 8006c82:	2330      	movle	r3, #48	; 0x30
 8006c84:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006c88:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8006c8c:	1b52      	subs	r2, r2, r5
 8006c8e:	6122      	str	r2, [r4, #16]
 8006c90:	f8cd a000 	str.w	sl, [sp]
 8006c94:	464b      	mov	r3, r9
 8006c96:	aa03      	add	r2, sp, #12
 8006c98:	4621      	mov	r1, r4
 8006c9a:	4640      	mov	r0, r8
 8006c9c:	f7ff fee4 	bl	8006a68 <_printf_common>
 8006ca0:	3001      	adds	r0, #1
 8006ca2:	d14a      	bne.n	8006d3a <_printf_i+0x1f6>
 8006ca4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006ca8:	b004      	add	sp, #16
 8006caa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cae:	6823      	ldr	r3, [r4, #0]
 8006cb0:	f043 0320 	orr.w	r3, r3, #32
 8006cb4:	6023      	str	r3, [r4, #0]
 8006cb6:	4833      	ldr	r0, [pc, #204]	; (8006d84 <_printf_i+0x240>)
 8006cb8:	2778      	movs	r7, #120	; 0x78
 8006cba:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006cbe:	6823      	ldr	r3, [r4, #0]
 8006cc0:	6829      	ldr	r1, [r5, #0]
 8006cc2:	061f      	lsls	r7, r3, #24
 8006cc4:	f851 6b04 	ldr.w	r6, [r1], #4
 8006cc8:	d402      	bmi.n	8006cd0 <_printf_i+0x18c>
 8006cca:	065f      	lsls	r7, r3, #25
 8006ccc:	bf48      	it	mi
 8006cce:	b2b6      	uxthmi	r6, r6
 8006cd0:	07df      	lsls	r7, r3, #31
 8006cd2:	bf48      	it	mi
 8006cd4:	f043 0320 	orrmi.w	r3, r3, #32
 8006cd8:	6029      	str	r1, [r5, #0]
 8006cda:	bf48      	it	mi
 8006cdc:	6023      	strmi	r3, [r4, #0]
 8006cde:	b91e      	cbnz	r6, 8006ce8 <_printf_i+0x1a4>
 8006ce0:	6823      	ldr	r3, [r4, #0]
 8006ce2:	f023 0320 	bic.w	r3, r3, #32
 8006ce6:	6023      	str	r3, [r4, #0]
 8006ce8:	2310      	movs	r3, #16
 8006cea:	e7a7      	b.n	8006c3c <_printf_i+0xf8>
 8006cec:	4824      	ldr	r0, [pc, #144]	; (8006d80 <_printf_i+0x23c>)
 8006cee:	e7e4      	b.n	8006cba <_printf_i+0x176>
 8006cf0:	4615      	mov	r5, r2
 8006cf2:	e7bd      	b.n	8006c70 <_printf_i+0x12c>
 8006cf4:	682b      	ldr	r3, [r5, #0]
 8006cf6:	6826      	ldr	r6, [r4, #0]
 8006cf8:	6961      	ldr	r1, [r4, #20]
 8006cfa:	1d18      	adds	r0, r3, #4
 8006cfc:	6028      	str	r0, [r5, #0]
 8006cfe:	0635      	lsls	r5, r6, #24
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	d501      	bpl.n	8006d08 <_printf_i+0x1c4>
 8006d04:	6019      	str	r1, [r3, #0]
 8006d06:	e002      	b.n	8006d0e <_printf_i+0x1ca>
 8006d08:	0670      	lsls	r0, r6, #25
 8006d0a:	d5fb      	bpl.n	8006d04 <_printf_i+0x1c0>
 8006d0c:	8019      	strh	r1, [r3, #0]
 8006d0e:	2300      	movs	r3, #0
 8006d10:	6123      	str	r3, [r4, #16]
 8006d12:	4615      	mov	r5, r2
 8006d14:	e7bc      	b.n	8006c90 <_printf_i+0x14c>
 8006d16:	682b      	ldr	r3, [r5, #0]
 8006d18:	1d1a      	adds	r2, r3, #4
 8006d1a:	602a      	str	r2, [r5, #0]
 8006d1c:	681d      	ldr	r5, [r3, #0]
 8006d1e:	6862      	ldr	r2, [r4, #4]
 8006d20:	2100      	movs	r1, #0
 8006d22:	4628      	mov	r0, r5
 8006d24:	f7f9 fa74 	bl	8000210 <memchr>
 8006d28:	b108      	cbz	r0, 8006d2e <_printf_i+0x1ea>
 8006d2a:	1b40      	subs	r0, r0, r5
 8006d2c:	6060      	str	r0, [r4, #4]
 8006d2e:	6863      	ldr	r3, [r4, #4]
 8006d30:	6123      	str	r3, [r4, #16]
 8006d32:	2300      	movs	r3, #0
 8006d34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006d38:	e7aa      	b.n	8006c90 <_printf_i+0x14c>
 8006d3a:	6923      	ldr	r3, [r4, #16]
 8006d3c:	462a      	mov	r2, r5
 8006d3e:	4649      	mov	r1, r9
 8006d40:	4640      	mov	r0, r8
 8006d42:	47d0      	blx	sl
 8006d44:	3001      	adds	r0, #1
 8006d46:	d0ad      	beq.n	8006ca4 <_printf_i+0x160>
 8006d48:	6823      	ldr	r3, [r4, #0]
 8006d4a:	079b      	lsls	r3, r3, #30
 8006d4c:	d413      	bmi.n	8006d76 <_printf_i+0x232>
 8006d4e:	68e0      	ldr	r0, [r4, #12]
 8006d50:	9b03      	ldr	r3, [sp, #12]
 8006d52:	4298      	cmp	r0, r3
 8006d54:	bfb8      	it	lt
 8006d56:	4618      	movlt	r0, r3
 8006d58:	e7a6      	b.n	8006ca8 <_printf_i+0x164>
 8006d5a:	2301      	movs	r3, #1
 8006d5c:	4632      	mov	r2, r6
 8006d5e:	4649      	mov	r1, r9
 8006d60:	4640      	mov	r0, r8
 8006d62:	47d0      	blx	sl
 8006d64:	3001      	adds	r0, #1
 8006d66:	d09d      	beq.n	8006ca4 <_printf_i+0x160>
 8006d68:	3501      	adds	r5, #1
 8006d6a:	68e3      	ldr	r3, [r4, #12]
 8006d6c:	9903      	ldr	r1, [sp, #12]
 8006d6e:	1a5b      	subs	r3, r3, r1
 8006d70:	42ab      	cmp	r3, r5
 8006d72:	dcf2      	bgt.n	8006d5a <_printf_i+0x216>
 8006d74:	e7eb      	b.n	8006d4e <_printf_i+0x20a>
 8006d76:	2500      	movs	r5, #0
 8006d78:	f104 0619 	add.w	r6, r4, #25
 8006d7c:	e7f5      	b.n	8006d6a <_printf_i+0x226>
 8006d7e:	bf00      	nop
 8006d80:	080093da 	.word	0x080093da
 8006d84:	080093eb 	.word	0x080093eb

08006d88 <std>:
 8006d88:	2300      	movs	r3, #0
 8006d8a:	b510      	push	{r4, lr}
 8006d8c:	4604      	mov	r4, r0
 8006d8e:	e9c0 3300 	strd	r3, r3, [r0]
 8006d92:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006d96:	6083      	str	r3, [r0, #8]
 8006d98:	8181      	strh	r1, [r0, #12]
 8006d9a:	6643      	str	r3, [r0, #100]	; 0x64
 8006d9c:	81c2      	strh	r2, [r0, #14]
 8006d9e:	6183      	str	r3, [r0, #24]
 8006da0:	4619      	mov	r1, r3
 8006da2:	2208      	movs	r2, #8
 8006da4:	305c      	adds	r0, #92	; 0x5c
 8006da6:	f000 f902 	bl	8006fae <memset>
 8006daa:	4b05      	ldr	r3, [pc, #20]	; (8006dc0 <std+0x38>)
 8006dac:	6263      	str	r3, [r4, #36]	; 0x24
 8006dae:	4b05      	ldr	r3, [pc, #20]	; (8006dc4 <std+0x3c>)
 8006db0:	62a3      	str	r3, [r4, #40]	; 0x28
 8006db2:	4b05      	ldr	r3, [pc, #20]	; (8006dc8 <std+0x40>)
 8006db4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006db6:	4b05      	ldr	r3, [pc, #20]	; (8006dcc <std+0x44>)
 8006db8:	6224      	str	r4, [r4, #32]
 8006dba:	6323      	str	r3, [r4, #48]	; 0x30
 8006dbc:	bd10      	pop	{r4, pc}
 8006dbe:	bf00      	nop
 8006dc0:	08006f29 	.word	0x08006f29
 8006dc4:	08006f4b 	.word	0x08006f4b
 8006dc8:	08006f83 	.word	0x08006f83
 8006dcc:	08006fa7 	.word	0x08006fa7

08006dd0 <stdio_exit_handler>:
 8006dd0:	4a02      	ldr	r2, [pc, #8]	; (8006ddc <stdio_exit_handler+0xc>)
 8006dd2:	4903      	ldr	r1, [pc, #12]	; (8006de0 <stdio_exit_handler+0x10>)
 8006dd4:	4803      	ldr	r0, [pc, #12]	; (8006de4 <stdio_exit_handler+0x14>)
 8006dd6:	f000 b869 	b.w	8006eac <_fwalk_sglue>
 8006dda:	bf00      	nop
 8006ddc:	20000010 	.word	0x20000010
 8006de0:	08008a71 	.word	0x08008a71
 8006de4:	2000001c 	.word	0x2000001c

08006de8 <cleanup_stdio>:
 8006de8:	6841      	ldr	r1, [r0, #4]
 8006dea:	4b0c      	ldr	r3, [pc, #48]	; (8006e1c <cleanup_stdio+0x34>)
 8006dec:	4299      	cmp	r1, r3
 8006dee:	b510      	push	{r4, lr}
 8006df0:	4604      	mov	r4, r0
 8006df2:	d001      	beq.n	8006df8 <cleanup_stdio+0x10>
 8006df4:	f001 fe3c 	bl	8008a70 <_fflush_r>
 8006df8:	68a1      	ldr	r1, [r4, #8]
 8006dfa:	4b09      	ldr	r3, [pc, #36]	; (8006e20 <cleanup_stdio+0x38>)
 8006dfc:	4299      	cmp	r1, r3
 8006dfe:	d002      	beq.n	8006e06 <cleanup_stdio+0x1e>
 8006e00:	4620      	mov	r0, r4
 8006e02:	f001 fe35 	bl	8008a70 <_fflush_r>
 8006e06:	68e1      	ldr	r1, [r4, #12]
 8006e08:	4b06      	ldr	r3, [pc, #24]	; (8006e24 <cleanup_stdio+0x3c>)
 8006e0a:	4299      	cmp	r1, r3
 8006e0c:	d004      	beq.n	8006e18 <cleanup_stdio+0x30>
 8006e0e:	4620      	mov	r0, r4
 8006e10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e14:	f001 be2c 	b.w	8008a70 <_fflush_r>
 8006e18:	bd10      	pop	{r4, pc}
 8006e1a:	bf00      	nop
 8006e1c:	20004298 	.word	0x20004298
 8006e20:	20004300 	.word	0x20004300
 8006e24:	20004368 	.word	0x20004368

08006e28 <global_stdio_init.part.0>:
 8006e28:	b510      	push	{r4, lr}
 8006e2a:	4b0b      	ldr	r3, [pc, #44]	; (8006e58 <global_stdio_init.part.0+0x30>)
 8006e2c:	4c0b      	ldr	r4, [pc, #44]	; (8006e5c <global_stdio_init.part.0+0x34>)
 8006e2e:	4a0c      	ldr	r2, [pc, #48]	; (8006e60 <global_stdio_init.part.0+0x38>)
 8006e30:	601a      	str	r2, [r3, #0]
 8006e32:	4620      	mov	r0, r4
 8006e34:	2200      	movs	r2, #0
 8006e36:	2104      	movs	r1, #4
 8006e38:	f7ff ffa6 	bl	8006d88 <std>
 8006e3c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8006e40:	2201      	movs	r2, #1
 8006e42:	2109      	movs	r1, #9
 8006e44:	f7ff ffa0 	bl	8006d88 <std>
 8006e48:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8006e4c:	2202      	movs	r2, #2
 8006e4e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e52:	2112      	movs	r1, #18
 8006e54:	f7ff bf98 	b.w	8006d88 <std>
 8006e58:	200043d0 	.word	0x200043d0
 8006e5c:	20004298 	.word	0x20004298
 8006e60:	08006dd1 	.word	0x08006dd1

08006e64 <__sfp_lock_acquire>:
 8006e64:	4801      	ldr	r0, [pc, #4]	; (8006e6c <__sfp_lock_acquire+0x8>)
 8006e66:	f000 b91f 	b.w	80070a8 <__retarget_lock_acquire_recursive>
 8006e6a:	bf00      	nop
 8006e6c:	200043d9 	.word	0x200043d9

08006e70 <__sfp_lock_release>:
 8006e70:	4801      	ldr	r0, [pc, #4]	; (8006e78 <__sfp_lock_release+0x8>)
 8006e72:	f000 b91a 	b.w	80070aa <__retarget_lock_release_recursive>
 8006e76:	bf00      	nop
 8006e78:	200043d9 	.word	0x200043d9

08006e7c <__sinit>:
 8006e7c:	b510      	push	{r4, lr}
 8006e7e:	4604      	mov	r4, r0
 8006e80:	f7ff fff0 	bl	8006e64 <__sfp_lock_acquire>
 8006e84:	6a23      	ldr	r3, [r4, #32]
 8006e86:	b11b      	cbz	r3, 8006e90 <__sinit+0x14>
 8006e88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e8c:	f7ff bff0 	b.w	8006e70 <__sfp_lock_release>
 8006e90:	4b04      	ldr	r3, [pc, #16]	; (8006ea4 <__sinit+0x28>)
 8006e92:	6223      	str	r3, [r4, #32]
 8006e94:	4b04      	ldr	r3, [pc, #16]	; (8006ea8 <__sinit+0x2c>)
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d1f5      	bne.n	8006e88 <__sinit+0xc>
 8006e9c:	f7ff ffc4 	bl	8006e28 <global_stdio_init.part.0>
 8006ea0:	e7f2      	b.n	8006e88 <__sinit+0xc>
 8006ea2:	bf00      	nop
 8006ea4:	08006de9 	.word	0x08006de9
 8006ea8:	200043d0 	.word	0x200043d0

08006eac <_fwalk_sglue>:
 8006eac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006eb0:	4607      	mov	r7, r0
 8006eb2:	4688      	mov	r8, r1
 8006eb4:	4614      	mov	r4, r2
 8006eb6:	2600      	movs	r6, #0
 8006eb8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006ebc:	f1b9 0901 	subs.w	r9, r9, #1
 8006ec0:	d505      	bpl.n	8006ece <_fwalk_sglue+0x22>
 8006ec2:	6824      	ldr	r4, [r4, #0]
 8006ec4:	2c00      	cmp	r4, #0
 8006ec6:	d1f7      	bne.n	8006eb8 <_fwalk_sglue+0xc>
 8006ec8:	4630      	mov	r0, r6
 8006eca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ece:	89ab      	ldrh	r3, [r5, #12]
 8006ed0:	2b01      	cmp	r3, #1
 8006ed2:	d907      	bls.n	8006ee4 <_fwalk_sglue+0x38>
 8006ed4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006ed8:	3301      	adds	r3, #1
 8006eda:	d003      	beq.n	8006ee4 <_fwalk_sglue+0x38>
 8006edc:	4629      	mov	r1, r5
 8006ede:	4638      	mov	r0, r7
 8006ee0:	47c0      	blx	r8
 8006ee2:	4306      	orrs	r6, r0
 8006ee4:	3568      	adds	r5, #104	; 0x68
 8006ee6:	e7e9      	b.n	8006ebc <_fwalk_sglue+0x10>

08006ee8 <siprintf>:
 8006ee8:	b40e      	push	{r1, r2, r3}
 8006eea:	b500      	push	{lr}
 8006eec:	b09c      	sub	sp, #112	; 0x70
 8006eee:	ab1d      	add	r3, sp, #116	; 0x74
 8006ef0:	9002      	str	r0, [sp, #8]
 8006ef2:	9006      	str	r0, [sp, #24]
 8006ef4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006ef8:	4809      	ldr	r0, [pc, #36]	; (8006f20 <siprintf+0x38>)
 8006efa:	9107      	str	r1, [sp, #28]
 8006efc:	9104      	str	r1, [sp, #16]
 8006efe:	4909      	ldr	r1, [pc, #36]	; (8006f24 <siprintf+0x3c>)
 8006f00:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f04:	9105      	str	r1, [sp, #20]
 8006f06:	6800      	ldr	r0, [r0, #0]
 8006f08:	9301      	str	r3, [sp, #4]
 8006f0a:	a902      	add	r1, sp, #8
 8006f0c:	f001 fc2c 	bl	8008768 <_svfiprintf_r>
 8006f10:	9b02      	ldr	r3, [sp, #8]
 8006f12:	2200      	movs	r2, #0
 8006f14:	701a      	strb	r2, [r3, #0]
 8006f16:	b01c      	add	sp, #112	; 0x70
 8006f18:	f85d eb04 	ldr.w	lr, [sp], #4
 8006f1c:	b003      	add	sp, #12
 8006f1e:	4770      	bx	lr
 8006f20:	20000068 	.word	0x20000068
 8006f24:	ffff0208 	.word	0xffff0208

08006f28 <__sread>:
 8006f28:	b510      	push	{r4, lr}
 8006f2a:	460c      	mov	r4, r1
 8006f2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f30:	f000 f86c 	bl	800700c <_read_r>
 8006f34:	2800      	cmp	r0, #0
 8006f36:	bfab      	itete	ge
 8006f38:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006f3a:	89a3      	ldrhlt	r3, [r4, #12]
 8006f3c:	181b      	addge	r3, r3, r0
 8006f3e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006f42:	bfac      	ite	ge
 8006f44:	6563      	strge	r3, [r4, #84]	; 0x54
 8006f46:	81a3      	strhlt	r3, [r4, #12]
 8006f48:	bd10      	pop	{r4, pc}

08006f4a <__swrite>:
 8006f4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f4e:	461f      	mov	r7, r3
 8006f50:	898b      	ldrh	r3, [r1, #12]
 8006f52:	05db      	lsls	r3, r3, #23
 8006f54:	4605      	mov	r5, r0
 8006f56:	460c      	mov	r4, r1
 8006f58:	4616      	mov	r6, r2
 8006f5a:	d505      	bpl.n	8006f68 <__swrite+0x1e>
 8006f5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f60:	2302      	movs	r3, #2
 8006f62:	2200      	movs	r2, #0
 8006f64:	f000 f840 	bl	8006fe8 <_lseek_r>
 8006f68:	89a3      	ldrh	r3, [r4, #12]
 8006f6a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006f6e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006f72:	81a3      	strh	r3, [r4, #12]
 8006f74:	4632      	mov	r2, r6
 8006f76:	463b      	mov	r3, r7
 8006f78:	4628      	mov	r0, r5
 8006f7a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006f7e:	f000 b857 	b.w	8007030 <_write_r>

08006f82 <__sseek>:
 8006f82:	b510      	push	{r4, lr}
 8006f84:	460c      	mov	r4, r1
 8006f86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f8a:	f000 f82d 	bl	8006fe8 <_lseek_r>
 8006f8e:	1c43      	adds	r3, r0, #1
 8006f90:	89a3      	ldrh	r3, [r4, #12]
 8006f92:	bf15      	itete	ne
 8006f94:	6560      	strne	r0, [r4, #84]	; 0x54
 8006f96:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006f9a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006f9e:	81a3      	strheq	r3, [r4, #12]
 8006fa0:	bf18      	it	ne
 8006fa2:	81a3      	strhne	r3, [r4, #12]
 8006fa4:	bd10      	pop	{r4, pc}

08006fa6 <__sclose>:
 8006fa6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006faa:	f000 b80d 	b.w	8006fc8 <_close_r>

08006fae <memset>:
 8006fae:	4402      	add	r2, r0
 8006fb0:	4603      	mov	r3, r0
 8006fb2:	4293      	cmp	r3, r2
 8006fb4:	d100      	bne.n	8006fb8 <memset+0xa>
 8006fb6:	4770      	bx	lr
 8006fb8:	f803 1b01 	strb.w	r1, [r3], #1
 8006fbc:	e7f9      	b.n	8006fb2 <memset+0x4>
	...

08006fc0 <_localeconv_r>:
 8006fc0:	4800      	ldr	r0, [pc, #0]	; (8006fc4 <_localeconv_r+0x4>)
 8006fc2:	4770      	bx	lr
 8006fc4:	2000015c 	.word	0x2000015c

08006fc8 <_close_r>:
 8006fc8:	b538      	push	{r3, r4, r5, lr}
 8006fca:	4d06      	ldr	r5, [pc, #24]	; (8006fe4 <_close_r+0x1c>)
 8006fcc:	2300      	movs	r3, #0
 8006fce:	4604      	mov	r4, r0
 8006fd0:	4608      	mov	r0, r1
 8006fd2:	602b      	str	r3, [r5, #0]
 8006fd4:	f7fa fe4c 	bl	8001c70 <_close>
 8006fd8:	1c43      	adds	r3, r0, #1
 8006fda:	d102      	bne.n	8006fe2 <_close_r+0x1a>
 8006fdc:	682b      	ldr	r3, [r5, #0]
 8006fde:	b103      	cbz	r3, 8006fe2 <_close_r+0x1a>
 8006fe0:	6023      	str	r3, [r4, #0]
 8006fe2:	bd38      	pop	{r3, r4, r5, pc}
 8006fe4:	200043d4 	.word	0x200043d4

08006fe8 <_lseek_r>:
 8006fe8:	b538      	push	{r3, r4, r5, lr}
 8006fea:	4d07      	ldr	r5, [pc, #28]	; (8007008 <_lseek_r+0x20>)
 8006fec:	4604      	mov	r4, r0
 8006fee:	4608      	mov	r0, r1
 8006ff0:	4611      	mov	r1, r2
 8006ff2:	2200      	movs	r2, #0
 8006ff4:	602a      	str	r2, [r5, #0]
 8006ff6:	461a      	mov	r2, r3
 8006ff8:	f7fa fe61 	bl	8001cbe <_lseek>
 8006ffc:	1c43      	adds	r3, r0, #1
 8006ffe:	d102      	bne.n	8007006 <_lseek_r+0x1e>
 8007000:	682b      	ldr	r3, [r5, #0]
 8007002:	b103      	cbz	r3, 8007006 <_lseek_r+0x1e>
 8007004:	6023      	str	r3, [r4, #0]
 8007006:	bd38      	pop	{r3, r4, r5, pc}
 8007008:	200043d4 	.word	0x200043d4

0800700c <_read_r>:
 800700c:	b538      	push	{r3, r4, r5, lr}
 800700e:	4d07      	ldr	r5, [pc, #28]	; (800702c <_read_r+0x20>)
 8007010:	4604      	mov	r4, r0
 8007012:	4608      	mov	r0, r1
 8007014:	4611      	mov	r1, r2
 8007016:	2200      	movs	r2, #0
 8007018:	602a      	str	r2, [r5, #0]
 800701a:	461a      	mov	r2, r3
 800701c:	f7fa fdef 	bl	8001bfe <_read>
 8007020:	1c43      	adds	r3, r0, #1
 8007022:	d102      	bne.n	800702a <_read_r+0x1e>
 8007024:	682b      	ldr	r3, [r5, #0]
 8007026:	b103      	cbz	r3, 800702a <_read_r+0x1e>
 8007028:	6023      	str	r3, [r4, #0]
 800702a:	bd38      	pop	{r3, r4, r5, pc}
 800702c:	200043d4 	.word	0x200043d4

08007030 <_write_r>:
 8007030:	b538      	push	{r3, r4, r5, lr}
 8007032:	4d07      	ldr	r5, [pc, #28]	; (8007050 <_write_r+0x20>)
 8007034:	4604      	mov	r4, r0
 8007036:	4608      	mov	r0, r1
 8007038:	4611      	mov	r1, r2
 800703a:	2200      	movs	r2, #0
 800703c:	602a      	str	r2, [r5, #0]
 800703e:	461a      	mov	r2, r3
 8007040:	f7fa fdfa 	bl	8001c38 <_write>
 8007044:	1c43      	adds	r3, r0, #1
 8007046:	d102      	bne.n	800704e <_write_r+0x1e>
 8007048:	682b      	ldr	r3, [r5, #0]
 800704a:	b103      	cbz	r3, 800704e <_write_r+0x1e>
 800704c:	6023      	str	r3, [r4, #0]
 800704e:	bd38      	pop	{r3, r4, r5, pc}
 8007050:	200043d4 	.word	0x200043d4

08007054 <__errno>:
 8007054:	4b01      	ldr	r3, [pc, #4]	; (800705c <__errno+0x8>)
 8007056:	6818      	ldr	r0, [r3, #0]
 8007058:	4770      	bx	lr
 800705a:	bf00      	nop
 800705c:	20000068 	.word	0x20000068

08007060 <__libc_init_array>:
 8007060:	b570      	push	{r4, r5, r6, lr}
 8007062:	4d0d      	ldr	r5, [pc, #52]	; (8007098 <__libc_init_array+0x38>)
 8007064:	4c0d      	ldr	r4, [pc, #52]	; (800709c <__libc_init_array+0x3c>)
 8007066:	1b64      	subs	r4, r4, r5
 8007068:	10a4      	asrs	r4, r4, #2
 800706a:	2600      	movs	r6, #0
 800706c:	42a6      	cmp	r6, r4
 800706e:	d109      	bne.n	8007084 <__libc_init_array+0x24>
 8007070:	4d0b      	ldr	r5, [pc, #44]	; (80070a0 <__libc_init_array+0x40>)
 8007072:	4c0c      	ldr	r4, [pc, #48]	; (80070a4 <__libc_init_array+0x44>)
 8007074:	f002 f892 	bl	800919c <_init>
 8007078:	1b64      	subs	r4, r4, r5
 800707a:	10a4      	asrs	r4, r4, #2
 800707c:	2600      	movs	r6, #0
 800707e:	42a6      	cmp	r6, r4
 8007080:	d105      	bne.n	800708e <__libc_init_array+0x2e>
 8007082:	bd70      	pop	{r4, r5, r6, pc}
 8007084:	f855 3b04 	ldr.w	r3, [r5], #4
 8007088:	4798      	blx	r3
 800708a:	3601      	adds	r6, #1
 800708c:	e7ee      	b.n	800706c <__libc_init_array+0xc>
 800708e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007092:	4798      	blx	r3
 8007094:	3601      	adds	r6, #1
 8007096:	e7f2      	b.n	800707e <__libc_init_array+0x1e>
 8007098:	08009744 	.word	0x08009744
 800709c:	08009744 	.word	0x08009744
 80070a0:	08009744 	.word	0x08009744
 80070a4:	08009748 	.word	0x08009748

080070a8 <__retarget_lock_acquire_recursive>:
 80070a8:	4770      	bx	lr

080070aa <__retarget_lock_release_recursive>:
 80070aa:	4770      	bx	lr

080070ac <memcpy>:
 80070ac:	440a      	add	r2, r1
 80070ae:	4291      	cmp	r1, r2
 80070b0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80070b4:	d100      	bne.n	80070b8 <memcpy+0xc>
 80070b6:	4770      	bx	lr
 80070b8:	b510      	push	{r4, lr}
 80070ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 80070be:	f803 4f01 	strb.w	r4, [r3, #1]!
 80070c2:	4291      	cmp	r1, r2
 80070c4:	d1f9      	bne.n	80070ba <memcpy+0xe>
 80070c6:	bd10      	pop	{r4, pc}

080070c8 <quorem>:
 80070c8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070cc:	6903      	ldr	r3, [r0, #16]
 80070ce:	690c      	ldr	r4, [r1, #16]
 80070d0:	42a3      	cmp	r3, r4
 80070d2:	4607      	mov	r7, r0
 80070d4:	db7e      	blt.n	80071d4 <quorem+0x10c>
 80070d6:	3c01      	subs	r4, #1
 80070d8:	f101 0814 	add.w	r8, r1, #20
 80070dc:	f100 0514 	add.w	r5, r0, #20
 80070e0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80070e4:	9301      	str	r3, [sp, #4]
 80070e6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80070ea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80070ee:	3301      	adds	r3, #1
 80070f0:	429a      	cmp	r2, r3
 80070f2:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80070f6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80070fa:	fbb2 f6f3 	udiv	r6, r2, r3
 80070fe:	d331      	bcc.n	8007164 <quorem+0x9c>
 8007100:	f04f 0e00 	mov.w	lr, #0
 8007104:	4640      	mov	r0, r8
 8007106:	46ac      	mov	ip, r5
 8007108:	46f2      	mov	sl, lr
 800710a:	f850 2b04 	ldr.w	r2, [r0], #4
 800710e:	b293      	uxth	r3, r2
 8007110:	fb06 e303 	mla	r3, r6, r3, lr
 8007114:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007118:	0c1a      	lsrs	r2, r3, #16
 800711a:	b29b      	uxth	r3, r3
 800711c:	ebaa 0303 	sub.w	r3, sl, r3
 8007120:	f8dc a000 	ldr.w	sl, [ip]
 8007124:	fa13 f38a 	uxtah	r3, r3, sl
 8007128:	fb06 220e 	mla	r2, r6, lr, r2
 800712c:	9300      	str	r3, [sp, #0]
 800712e:	9b00      	ldr	r3, [sp, #0]
 8007130:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007134:	b292      	uxth	r2, r2
 8007136:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800713a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800713e:	f8bd 3000 	ldrh.w	r3, [sp]
 8007142:	4581      	cmp	r9, r0
 8007144:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007148:	f84c 3b04 	str.w	r3, [ip], #4
 800714c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007150:	d2db      	bcs.n	800710a <quorem+0x42>
 8007152:	f855 300b 	ldr.w	r3, [r5, fp]
 8007156:	b92b      	cbnz	r3, 8007164 <quorem+0x9c>
 8007158:	9b01      	ldr	r3, [sp, #4]
 800715a:	3b04      	subs	r3, #4
 800715c:	429d      	cmp	r5, r3
 800715e:	461a      	mov	r2, r3
 8007160:	d32c      	bcc.n	80071bc <quorem+0xf4>
 8007162:	613c      	str	r4, [r7, #16]
 8007164:	4638      	mov	r0, r7
 8007166:	f001 f9a5 	bl	80084b4 <__mcmp>
 800716a:	2800      	cmp	r0, #0
 800716c:	db22      	blt.n	80071b4 <quorem+0xec>
 800716e:	3601      	adds	r6, #1
 8007170:	4629      	mov	r1, r5
 8007172:	2000      	movs	r0, #0
 8007174:	f858 2b04 	ldr.w	r2, [r8], #4
 8007178:	f8d1 c000 	ldr.w	ip, [r1]
 800717c:	b293      	uxth	r3, r2
 800717e:	1ac3      	subs	r3, r0, r3
 8007180:	0c12      	lsrs	r2, r2, #16
 8007182:	fa13 f38c 	uxtah	r3, r3, ip
 8007186:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800718a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800718e:	b29b      	uxth	r3, r3
 8007190:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007194:	45c1      	cmp	r9, r8
 8007196:	f841 3b04 	str.w	r3, [r1], #4
 800719a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800719e:	d2e9      	bcs.n	8007174 <quorem+0xac>
 80071a0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80071a4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80071a8:	b922      	cbnz	r2, 80071b4 <quorem+0xec>
 80071aa:	3b04      	subs	r3, #4
 80071ac:	429d      	cmp	r5, r3
 80071ae:	461a      	mov	r2, r3
 80071b0:	d30a      	bcc.n	80071c8 <quorem+0x100>
 80071b2:	613c      	str	r4, [r7, #16]
 80071b4:	4630      	mov	r0, r6
 80071b6:	b003      	add	sp, #12
 80071b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071bc:	6812      	ldr	r2, [r2, #0]
 80071be:	3b04      	subs	r3, #4
 80071c0:	2a00      	cmp	r2, #0
 80071c2:	d1ce      	bne.n	8007162 <quorem+0x9a>
 80071c4:	3c01      	subs	r4, #1
 80071c6:	e7c9      	b.n	800715c <quorem+0x94>
 80071c8:	6812      	ldr	r2, [r2, #0]
 80071ca:	3b04      	subs	r3, #4
 80071cc:	2a00      	cmp	r2, #0
 80071ce:	d1f0      	bne.n	80071b2 <quorem+0xea>
 80071d0:	3c01      	subs	r4, #1
 80071d2:	e7eb      	b.n	80071ac <quorem+0xe4>
 80071d4:	2000      	movs	r0, #0
 80071d6:	e7ee      	b.n	80071b6 <quorem+0xee>

080071d8 <_dtoa_r>:
 80071d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071dc:	ed2d 8b04 	vpush	{d8-d9}
 80071e0:	69c5      	ldr	r5, [r0, #28]
 80071e2:	b093      	sub	sp, #76	; 0x4c
 80071e4:	ed8d 0b02 	vstr	d0, [sp, #8]
 80071e8:	ec57 6b10 	vmov	r6, r7, d0
 80071ec:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80071f0:	9107      	str	r1, [sp, #28]
 80071f2:	4604      	mov	r4, r0
 80071f4:	920a      	str	r2, [sp, #40]	; 0x28
 80071f6:	930d      	str	r3, [sp, #52]	; 0x34
 80071f8:	b975      	cbnz	r5, 8007218 <_dtoa_r+0x40>
 80071fa:	2010      	movs	r0, #16
 80071fc:	f000 fe2a 	bl	8007e54 <malloc>
 8007200:	4602      	mov	r2, r0
 8007202:	61e0      	str	r0, [r4, #28]
 8007204:	b920      	cbnz	r0, 8007210 <_dtoa_r+0x38>
 8007206:	4bae      	ldr	r3, [pc, #696]	; (80074c0 <_dtoa_r+0x2e8>)
 8007208:	21ef      	movs	r1, #239	; 0xef
 800720a:	48ae      	ldr	r0, [pc, #696]	; (80074c4 <_dtoa_r+0x2ec>)
 800720c:	f001 fc82 	bl	8008b14 <__assert_func>
 8007210:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007214:	6005      	str	r5, [r0, #0]
 8007216:	60c5      	str	r5, [r0, #12]
 8007218:	69e3      	ldr	r3, [r4, #28]
 800721a:	6819      	ldr	r1, [r3, #0]
 800721c:	b151      	cbz	r1, 8007234 <_dtoa_r+0x5c>
 800721e:	685a      	ldr	r2, [r3, #4]
 8007220:	604a      	str	r2, [r1, #4]
 8007222:	2301      	movs	r3, #1
 8007224:	4093      	lsls	r3, r2
 8007226:	608b      	str	r3, [r1, #8]
 8007228:	4620      	mov	r0, r4
 800722a:	f000 ff07 	bl	800803c <_Bfree>
 800722e:	69e3      	ldr	r3, [r4, #28]
 8007230:	2200      	movs	r2, #0
 8007232:	601a      	str	r2, [r3, #0]
 8007234:	1e3b      	subs	r3, r7, #0
 8007236:	bfbb      	ittet	lt
 8007238:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800723c:	9303      	strlt	r3, [sp, #12]
 800723e:	2300      	movge	r3, #0
 8007240:	2201      	movlt	r2, #1
 8007242:	bfac      	ite	ge
 8007244:	f8c8 3000 	strge.w	r3, [r8]
 8007248:	f8c8 2000 	strlt.w	r2, [r8]
 800724c:	4b9e      	ldr	r3, [pc, #632]	; (80074c8 <_dtoa_r+0x2f0>)
 800724e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007252:	ea33 0308 	bics.w	r3, r3, r8
 8007256:	d11b      	bne.n	8007290 <_dtoa_r+0xb8>
 8007258:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800725a:	f242 730f 	movw	r3, #9999	; 0x270f
 800725e:	6013      	str	r3, [r2, #0]
 8007260:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8007264:	4333      	orrs	r3, r6
 8007266:	f000 8593 	beq.w	8007d90 <_dtoa_r+0xbb8>
 800726a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800726c:	b963      	cbnz	r3, 8007288 <_dtoa_r+0xb0>
 800726e:	4b97      	ldr	r3, [pc, #604]	; (80074cc <_dtoa_r+0x2f4>)
 8007270:	e027      	b.n	80072c2 <_dtoa_r+0xea>
 8007272:	4b97      	ldr	r3, [pc, #604]	; (80074d0 <_dtoa_r+0x2f8>)
 8007274:	9300      	str	r3, [sp, #0]
 8007276:	3308      	adds	r3, #8
 8007278:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800727a:	6013      	str	r3, [r2, #0]
 800727c:	9800      	ldr	r0, [sp, #0]
 800727e:	b013      	add	sp, #76	; 0x4c
 8007280:	ecbd 8b04 	vpop	{d8-d9}
 8007284:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007288:	4b90      	ldr	r3, [pc, #576]	; (80074cc <_dtoa_r+0x2f4>)
 800728a:	9300      	str	r3, [sp, #0]
 800728c:	3303      	adds	r3, #3
 800728e:	e7f3      	b.n	8007278 <_dtoa_r+0xa0>
 8007290:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007294:	2200      	movs	r2, #0
 8007296:	ec51 0b17 	vmov	r0, r1, d7
 800729a:	eeb0 8a47 	vmov.f32	s16, s14
 800729e:	eef0 8a67 	vmov.f32	s17, s15
 80072a2:	2300      	movs	r3, #0
 80072a4:	f7f9 fc30 	bl	8000b08 <__aeabi_dcmpeq>
 80072a8:	4681      	mov	r9, r0
 80072aa:	b160      	cbz	r0, 80072c6 <_dtoa_r+0xee>
 80072ac:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80072ae:	2301      	movs	r3, #1
 80072b0:	6013      	str	r3, [r2, #0]
 80072b2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	f000 8568 	beq.w	8007d8a <_dtoa_r+0xbb2>
 80072ba:	4b86      	ldr	r3, [pc, #536]	; (80074d4 <_dtoa_r+0x2fc>)
 80072bc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80072be:	6013      	str	r3, [r2, #0]
 80072c0:	3b01      	subs	r3, #1
 80072c2:	9300      	str	r3, [sp, #0]
 80072c4:	e7da      	b.n	800727c <_dtoa_r+0xa4>
 80072c6:	aa10      	add	r2, sp, #64	; 0x40
 80072c8:	a911      	add	r1, sp, #68	; 0x44
 80072ca:	4620      	mov	r0, r4
 80072cc:	eeb0 0a48 	vmov.f32	s0, s16
 80072d0:	eef0 0a68 	vmov.f32	s1, s17
 80072d4:	f001 f994 	bl	8008600 <__d2b>
 80072d8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80072dc:	4682      	mov	sl, r0
 80072de:	2d00      	cmp	r5, #0
 80072e0:	d07f      	beq.n	80073e2 <_dtoa_r+0x20a>
 80072e2:	ee18 3a90 	vmov	r3, s17
 80072e6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80072ea:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80072ee:	ec51 0b18 	vmov	r0, r1, d8
 80072f2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80072f6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80072fa:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80072fe:	4619      	mov	r1, r3
 8007300:	2200      	movs	r2, #0
 8007302:	4b75      	ldr	r3, [pc, #468]	; (80074d8 <_dtoa_r+0x300>)
 8007304:	f7f8 ffe0 	bl	80002c8 <__aeabi_dsub>
 8007308:	a367      	add	r3, pc, #412	; (adr r3, 80074a8 <_dtoa_r+0x2d0>)
 800730a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800730e:	f7f9 f993 	bl	8000638 <__aeabi_dmul>
 8007312:	a367      	add	r3, pc, #412	; (adr r3, 80074b0 <_dtoa_r+0x2d8>)
 8007314:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007318:	f7f8 ffd8 	bl	80002cc <__adddf3>
 800731c:	4606      	mov	r6, r0
 800731e:	4628      	mov	r0, r5
 8007320:	460f      	mov	r7, r1
 8007322:	f7f9 f91f 	bl	8000564 <__aeabi_i2d>
 8007326:	a364      	add	r3, pc, #400	; (adr r3, 80074b8 <_dtoa_r+0x2e0>)
 8007328:	e9d3 2300 	ldrd	r2, r3, [r3]
 800732c:	f7f9 f984 	bl	8000638 <__aeabi_dmul>
 8007330:	4602      	mov	r2, r0
 8007332:	460b      	mov	r3, r1
 8007334:	4630      	mov	r0, r6
 8007336:	4639      	mov	r1, r7
 8007338:	f7f8 ffc8 	bl	80002cc <__adddf3>
 800733c:	4606      	mov	r6, r0
 800733e:	460f      	mov	r7, r1
 8007340:	f7f9 fc2a 	bl	8000b98 <__aeabi_d2iz>
 8007344:	2200      	movs	r2, #0
 8007346:	4683      	mov	fp, r0
 8007348:	2300      	movs	r3, #0
 800734a:	4630      	mov	r0, r6
 800734c:	4639      	mov	r1, r7
 800734e:	f7f9 fbe5 	bl	8000b1c <__aeabi_dcmplt>
 8007352:	b148      	cbz	r0, 8007368 <_dtoa_r+0x190>
 8007354:	4658      	mov	r0, fp
 8007356:	f7f9 f905 	bl	8000564 <__aeabi_i2d>
 800735a:	4632      	mov	r2, r6
 800735c:	463b      	mov	r3, r7
 800735e:	f7f9 fbd3 	bl	8000b08 <__aeabi_dcmpeq>
 8007362:	b908      	cbnz	r0, 8007368 <_dtoa_r+0x190>
 8007364:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8007368:	f1bb 0f16 	cmp.w	fp, #22
 800736c:	d857      	bhi.n	800741e <_dtoa_r+0x246>
 800736e:	4b5b      	ldr	r3, [pc, #364]	; (80074dc <_dtoa_r+0x304>)
 8007370:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007374:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007378:	ec51 0b18 	vmov	r0, r1, d8
 800737c:	f7f9 fbce 	bl	8000b1c <__aeabi_dcmplt>
 8007380:	2800      	cmp	r0, #0
 8007382:	d04e      	beq.n	8007422 <_dtoa_r+0x24a>
 8007384:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8007388:	2300      	movs	r3, #0
 800738a:	930c      	str	r3, [sp, #48]	; 0x30
 800738c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800738e:	1b5b      	subs	r3, r3, r5
 8007390:	1e5a      	subs	r2, r3, #1
 8007392:	bf45      	ittet	mi
 8007394:	f1c3 0301 	rsbmi	r3, r3, #1
 8007398:	9305      	strmi	r3, [sp, #20]
 800739a:	2300      	movpl	r3, #0
 800739c:	2300      	movmi	r3, #0
 800739e:	9206      	str	r2, [sp, #24]
 80073a0:	bf54      	ite	pl
 80073a2:	9305      	strpl	r3, [sp, #20]
 80073a4:	9306      	strmi	r3, [sp, #24]
 80073a6:	f1bb 0f00 	cmp.w	fp, #0
 80073aa:	db3c      	blt.n	8007426 <_dtoa_r+0x24e>
 80073ac:	9b06      	ldr	r3, [sp, #24]
 80073ae:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80073b2:	445b      	add	r3, fp
 80073b4:	9306      	str	r3, [sp, #24]
 80073b6:	2300      	movs	r3, #0
 80073b8:	9308      	str	r3, [sp, #32]
 80073ba:	9b07      	ldr	r3, [sp, #28]
 80073bc:	2b09      	cmp	r3, #9
 80073be:	d868      	bhi.n	8007492 <_dtoa_r+0x2ba>
 80073c0:	2b05      	cmp	r3, #5
 80073c2:	bfc4      	itt	gt
 80073c4:	3b04      	subgt	r3, #4
 80073c6:	9307      	strgt	r3, [sp, #28]
 80073c8:	9b07      	ldr	r3, [sp, #28]
 80073ca:	f1a3 0302 	sub.w	r3, r3, #2
 80073ce:	bfcc      	ite	gt
 80073d0:	2500      	movgt	r5, #0
 80073d2:	2501      	movle	r5, #1
 80073d4:	2b03      	cmp	r3, #3
 80073d6:	f200 8085 	bhi.w	80074e4 <_dtoa_r+0x30c>
 80073da:	e8df f003 	tbb	[pc, r3]
 80073de:	3b2e      	.short	0x3b2e
 80073e0:	5839      	.short	0x5839
 80073e2:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80073e6:	441d      	add	r5, r3
 80073e8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80073ec:	2b20      	cmp	r3, #32
 80073ee:	bfc1      	itttt	gt
 80073f0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80073f4:	fa08 f803 	lslgt.w	r8, r8, r3
 80073f8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 80073fc:	fa26 f303 	lsrgt.w	r3, r6, r3
 8007400:	bfd6      	itet	le
 8007402:	f1c3 0320 	rsble	r3, r3, #32
 8007406:	ea48 0003 	orrgt.w	r0, r8, r3
 800740a:	fa06 f003 	lslle.w	r0, r6, r3
 800740e:	f7f9 f899 	bl	8000544 <__aeabi_ui2d>
 8007412:	2201      	movs	r2, #1
 8007414:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8007418:	3d01      	subs	r5, #1
 800741a:	920e      	str	r2, [sp, #56]	; 0x38
 800741c:	e76f      	b.n	80072fe <_dtoa_r+0x126>
 800741e:	2301      	movs	r3, #1
 8007420:	e7b3      	b.n	800738a <_dtoa_r+0x1b2>
 8007422:	900c      	str	r0, [sp, #48]	; 0x30
 8007424:	e7b2      	b.n	800738c <_dtoa_r+0x1b4>
 8007426:	9b05      	ldr	r3, [sp, #20]
 8007428:	eba3 030b 	sub.w	r3, r3, fp
 800742c:	9305      	str	r3, [sp, #20]
 800742e:	f1cb 0300 	rsb	r3, fp, #0
 8007432:	9308      	str	r3, [sp, #32]
 8007434:	2300      	movs	r3, #0
 8007436:	930b      	str	r3, [sp, #44]	; 0x2c
 8007438:	e7bf      	b.n	80073ba <_dtoa_r+0x1e2>
 800743a:	2300      	movs	r3, #0
 800743c:	9309      	str	r3, [sp, #36]	; 0x24
 800743e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007440:	2b00      	cmp	r3, #0
 8007442:	dc52      	bgt.n	80074ea <_dtoa_r+0x312>
 8007444:	2301      	movs	r3, #1
 8007446:	9301      	str	r3, [sp, #4]
 8007448:	9304      	str	r3, [sp, #16]
 800744a:	461a      	mov	r2, r3
 800744c:	920a      	str	r2, [sp, #40]	; 0x28
 800744e:	e00b      	b.n	8007468 <_dtoa_r+0x290>
 8007450:	2301      	movs	r3, #1
 8007452:	e7f3      	b.n	800743c <_dtoa_r+0x264>
 8007454:	2300      	movs	r3, #0
 8007456:	9309      	str	r3, [sp, #36]	; 0x24
 8007458:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800745a:	445b      	add	r3, fp
 800745c:	9301      	str	r3, [sp, #4]
 800745e:	3301      	adds	r3, #1
 8007460:	2b01      	cmp	r3, #1
 8007462:	9304      	str	r3, [sp, #16]
 8007464:	bfb8      	it	lt
 8007466:	2301      	movlt	r3, #1
 8007468:	69e0      	ldr	r0, [r4, #28]
 800746a:	2100      	movs	r1, #0
 800746c:	2204      	movs	r2, #4
 800746e:	f102 0614 	add.w	r6, r2, #20
 8007472:	429e      	cmp	r6, r3
 8007474:	d93d      	bls.n	80074f2 <_dtoa_r+0x31a>
 8007476:	6041      	str	r1, [r0, #4]
 8007478:	4620      	mov	r0, r4
 800747a:	f000 fd9f 	bl	8007fbc <_Balloc>
 800747e:	9000      	str	r0, [sp, #0]
 8007480:	2800      	cmp	r0, #0
 8007482:	d139      	bne.n	80074f8 <_dtoa_r+0x320>
 8007484:	4b16      	ldr	r3, [pc, #88]	; (80074e0 <_dtoa_r+0x308>)
 8007486:	4602      	mov	r2, r0
 8007488:	f240 11af 	movw	r1, #431	; 0x1af
 800748c:	e6bd      	b.n	800720a <_dtoa_r+0x32>
 800748e:	2301      	movs	r3, #1
 8007490:	e7e1      	b.n	8007456 <_dtoa_r+0x27e>
 8007492:	2501      	movs	r5, #1
 8007494:	2300      	movs	r3, #0
 8007496:	9307      	str	r3, [sp, #28]
 8007498:	9509      	str	r5, [sp, #36]	; 0x24
 800749a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800749e:	9301      	str	r3, [sp, #4]
 80074a0:	9304      	str	r3, [sp, #16]
 80074a2:	2200      	movs	r2, #0
 80074a4:	2312      	movs	r3, #18
 80074a6:	e7d1      	b.n	800744c <_dtoa_r+0x274>
 80074a8:	636f4361 	.word	0x636f4361
 80074ac:	3fd287a7 	.word	0x3fd287a7
 80074b0:	8b60c8b3 	.word	0x8b60c8b3
 80074b4:	3fc68a28 	.word	0x3fc68a28
 80074b8:	509f79fb 	.word	0x509f79fb
 80074bc:	3fd34413 	.word	0x3fd34413
 80074c0:	08009409 	.word	0x08009409
 80074c4:	08009420 	.word	0x08009420
 80074c8:	7ff00000 	.word	0x7ff00000
 80074cc:	08009405 	.word	0x08009405
 80074d0:	080093fc 	.word	0x080093fc
 80074d4:	080093d9 	.word	0x080093d9
 80074d8:	3ff80000 	.word	0x3ff80000
 80074dc:	08009510 	.word	0x08009510
 80074e0:	08009478 	.word	0x08009478
 80074e4:	2301      	movs	r3, #1
 80074e6:	9309      	str	r3, [sp, #36]	; 0x24
 80074e8:	e7d7      	b.n	800749a <_dtoa_r+0x2c2>
 80074ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80074ec:	9301      	str	r3, [sp, #4]
 80074ee:	9304      	str	r3, [sp, #16]
 80074f0:	e7ba      	b.n	8007468 <_dtoa_r+0x290>
 80074f2:	3101      	adds	r1, #1
 80074f4:	0052      	lsls	r2, r2, #1
 80074f6:	e7ba      	b.n	800746e <_dtoa_r+0x296>
 80074f8:	69e3      	ldr	r3, [r4, #28]
 80074fa:	9a00      	ldr	r2, [sp, #0]
 80074fc:	601a      	str	r2, [r3, #0]
 80074fe:	9b04      	ldr	r3, [sp, #16]
 8007500:	2b0e      	cmp	r3, #14
 8007502:	f200 80a8 	bhi.w	8007656 <_dtoa_r+0x47e>
 8007506:	2d00      	cmp	r5, #0
 8007508:	f000 80a5 	beq.w	8007656 <_dtoa_r+0x47e>
 800750c:	f1bb 0f00 	cmp.w	fp, #0
 8007510:	dd38      	ble.n	8007584 <_dtoa_r+0x3ac>
 8007512:	4bc0      	ldr	r3, [pc, #768]	; (8007814 <_dtoa_r+0x63c>)
 8007514:	f00b 020f 	and.w	r2, fp, #15
 8007518:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800751c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8007520:	e9d3 6700 	ldrd	r6, r7, [r3]
 8007524:	ea4f 182b 	mov.w	r8, fp, asr #4
 8007528:	d019      	beq.n	800755e <_dtoa_r+0x386>
 800752a:	4bbb      	ldr	r3, [pc, #748]	; (8007818 <_dtoa_r+0x640>)
 800752c:	ec51 0b18 	vmov	r0, r1, d8
 8007530:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007534:	f7f9 f9aa 	bl	800088c <__aeabi_ddiv>
 8007538:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800753c:	f008 080f 	and.w	r8, r8, #15
 8007540:	2503      	movs	r5, #3
 8007542:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8007818 <_dtoa_r+0x640>
 8007546:	f1b8 0f00 	cmp.w	r8, #0
 800754a:	d10a      	bne.n	8007562 <_dtoa_r+0x38a>
 800754c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007550:	4632      	mov	r2, r6
 8007552:	463b      	mov	r3, r7
 8007554:	f7f9 f99a 	bl	800088c <__aeabi_ddiv>
 8007558:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800755c:	e02b      	b.n	80075b6 <_dtoa_r+0x3de>
 800755e:	2502      	movs	r5, #2
 8007560:	e7ef      	b.n	8007542 <_dtoa_r+0x36a>
 8007562:	f018 0f01 	tst.w	r8, #1
 8007566:	d008      	beq.n	800757a <_dtoa_r+0x3a2>
 8007568:	4630      	mov	r0, r6
 800756a:	4639      	mov	r1, r7
 800756c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8007570:	f7f9 f862 	bl	8000638 <__aeabi_dmul>
 8007574:	3501      	adds	r5, #1
 8007576:	4606      	mov	r6, r0
 8007578:	460f      	mov	r7, r1
 800757a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800757e:	f109 0908 	add.w	r9, r9, #8
 8007582:	e7e0      	b.n	8007546 <_dtoa_r+0x36e>
 8007584:	f000 809f 	beq.w	80076c6 <_dtoa_r+0x4ee>
 8007588:	f1cb 0600 	rsb	r6, fp, #0
 800758c:	4ba1      	ldr	r3, [pc, #644]	; (8007814 <_dtoa_r+0x63c>)
 800758e:	4fa2      	ldr	r7, [pc, #648]	; (8007818 <_dtoa_r+0x640>)
 8007590:	f006 020f 	and.w	r2, r6, #15
 8007594:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007598:	e9d3 2300 	ldrd	r2, r3, [r3]
 800759c:	ec51 0b18 	vmov	r0, r1, d8
 80075a0:	f7f9 f84a 	bl	8000638 <__aeabi_dmul>
 80075a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80075a8:	1136      	asrs	r6, r6, #4
 80075aa:	2300      	movs	r3, #0
 80075ac:	2502      	movs	r5, #2
 80075ae:	2e00      	cmp	r6, #0
 80075b0:	d17e      	bne.n	80076b0 <_dtoa_r+0x4d8>
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d1d0      	bne.n	8007558 <_dtoa_r+0x380>
 80075b6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80075b8:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80075bc:	2b00      	cmp	r3, #0
 80075be:	f000 8084 	beq.w	80076ca <_dtoa_r+0x4f2>
 80075c2:	4b96      	ldr	r3, [pc, #600]	; (800781c <_dtoa_r+0x644>)
 80075c4:	2200      	movs	r2, #0
 80075c6:	4640      	mov	r0, r8
 80075c8:	4649      	mov	r1, r9
 80075ca:	f7f9 faa7 	bl	8000b1c <__aeabi_dcmplt>
 80075ce:	2800      	cmp	r0, #0
 80075d0:	d07b      	beq.n	80076ca <_dtoa_r+0x4f2>
 80075d2:	9b04      	ldr	r3, [sp, #16]
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d078      	beq.n	80076ca <_dtoa_r+0x4f2>
 80075d8:	9b01      	ldr	r3, [sp, #4]
 80075da:	2b00      	cmp	r3, #0
 80075dc:	dd39      	ble.n	8007652 <_dtoa_r+0x47a>
 80075de:	4b90      	ldr	r3, [pc, #576]	; (8007820 <_dtoa_r+0x648>)
 80075e0:	2200      	movs	r2, #0
 80075e2:	4640      	mov	r0, r8
 80075e4:	4649      	mov	r1, r9
 80075e6:	f7f9 f827 	bl	8000638 <__aeabi_dmul>
 80075ea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80075ee:	9e01      	ldr	r6, [sp, #4]
 80075f0:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 80075f4:	3501      	adds	r5, #1
 80075f6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80075fa:	4628      	mov	r0, r5
 80075fc:	f7f8 ffb2 	bl	8000564 <__aeabi_i2d>
 8007600:	4642      	mov	r2, r8
 8007602:	464b      	mov	r3, r9
 8007604:	f7f9 f818 	bl	8000638 <__aeabi_dmul>
 8007608:	4b86      	ldr	r3, [pc, #536]	; (8007824 <_dtoa_r+0x64c>)
 800760a:	2200      	movs	r2, #0
 800760c:	f7f8 fe5e 	bl	80002cc <__adddf3>
 8007610:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8007614:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007618:	9303      	str	r3, [sp, #12]
 800761a:	2e00      	cmp	r6, #0
 800761c:	d158      	bne.n	80076d0 <_dtoa_r+0x4f8>
 800761e:	4b82      	ldr	r3, [pc, #520]	; (8007828 <_dtoa_r+0x650>)
 8007620:	2200      	movs	r2, #0
 8007622:	4640      	mov	r0, r8
 8007624:	4649      	mov	r1, r9
 8007626:	f7f8 fe4f 	bl	80002c8 <__aeabi_dsub>
 800762a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800762e:	4680      	mov	r8, r0
 8007630:	4689      	mov	r9, r1
 8007632:	f7f9 fa91 	bl	8000b58 <__aeabi_dcmpgt>
 8007636:	2800      	cmp	r0, #0
 8007638:	f040 8296 	bne.w	8007b68 <_dtoa_r+0x990>
 800763c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007640:	4640      	mov	r0, r8
 8007642:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007646:	4649      	mov	r1, r9
 8007648:	f7f9 fa68 	bl	8000b1c <__aeabi_dcmplt>
 800764c:	2800      	cmp	r0, #0
 800764e:	f040 8289 	bne.w	8007b64 <_dtoa_r+0x98c>
 8007652:	ed8d 8b02 	vstr	d8, [sp, #8]
 8007656:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007658:	2b00      	cmp	r3, #0
 800765a:	f2c0 814e 	blt.w	80078fa <_dtoa_r+0x722>
 800765e:	f1bb 0f0e 	cmp.w	fp, #14
 8007662:	f300 814a 	bgt.w	80078fa <_dtoa_r+0x722>
 8007666:	4b6b      	ldr	r3, [pc, #428]	; (8007814 <_dtoa_r+0x63c>)
 8007668:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800766c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007670:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007672:	2b00      	cmp	r3, #0
 8007674:	f280 80dc 	bge.w	8007830 <_dtoa_r+0x658>
 8007678:	9b04      	ldr	r3, [sp, #16]
 800767a:	2b00      	cmp	r3, #0
 800767c:	f300 80d8 	bgt.w	8007830 <_dtoa_r+0x658>
 8007680:	f040 826f 	bne.w	8007b62 <_dtoa_r+0x98a>
 8007684:	4b68      	ldr	r3, [pc, #416]	; (8007828 <_dtoa_r+0x650>)
 8007686:	2200      	movs	r2, #0
 8007688:	4640      	mov	r0, r8
 800768a:	4649      	mov	r1, r9
 800768c:	f7f8 ffd4 	bl	8000638 <__aeabi_dmul>
 8007690:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007694:	f7f9 fa56 	bl	8000b44 <__aeabi_dcmpge>
 8007698:	9e04      	ldr	r6, [sp, #16]
 800769a:	4637      	mov	r7, r6
 800769c:	2800      	cmp	r0, #0
 800769e:	f040 8245 	bne.w	8007b2c <_dtoa_r+0x954>
 80076a2:	9d00      	ldr	r5, [sp, #0]
 80076a4:	2331      	movs	r3, #49	; 0x31
 80076a6:	f805 3b01 	strb.w	r3, [r5], #1
 80076aa:	f10b 0b01 	add.w	fp, fp, #1
 80076ae:	e241      	b.n	8007b34 <_dtoa_r+0x95c>
 80076b0:	07f2      	lsls	r2, r6, #31
 80076b2:	d505      	bpl.n	80076c0 <_dtoa_r+0x4e8>
 80076b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80076b8:	f7f8 ffbe 	bl	8000638 <__aeabi_dmul>
 80076bc:	3501      	adds	r5, #1
 80076be:	2301      	movs	r3, #1
 80076c0:	1076      	asrs	r6, r6, #1
 80076c2:	3708      	adds	r7, #8
 80076c4:	e773      	b.n	80075ae <_dtoa_r+0x3d6>
 80076c6:	2502      	movs	r5, #2
 80076c8:	e775      	b.n	80075b6 <_dtoa_r+0x3de>
 80076ca:	9e04      	ldr	r6, [sp, #16]
 80076cc:	465f      	mov	r7, fp
 80076ce:	e792      	b.n	80075f6 <_dtoa_r+0x41e>
 80076d0:	9900      	ldr	r1, [sp, #0]
 80076d2:	4b50      	ldr	r3, [pc, #320]	; (8007814 <_dtoa_r+0x63c>)
 80076d4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80076d8:	4431      	add	r1, r6
 80076da:	9102      	str	r1, [sp, #8]
 80076dc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80076de:	eeb0 9a47 	vmov.f32	s18, s14
 80076e2:	eef0 9a67 	vmov.f32	s19, s15
 80076e6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80076ea:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80076ee:	2900      	cmp	r1, #0
 80076f0:	d044      	beq.n	800777c <_dtoa_r+0x5a4>
 80076f2:	494e      	ldr	r1, [pc, #312]	; (800782c <_dtoa_r+0x654>)
 80076f4:	2000      	movs	r0, #0
 80076f6:	f7f9 f8c9 	bl	800088c <__aeabi_ddiv>
 80076fa:	ec53 2b19 	vmov	r2, r3, d9
 80076fe:	f7f8 fde3 	bl	80002c8 <__aeabi_dsub>
 8007702:	9d00      	ldr	r5, [sp, #0]
 8007704:	ec41 0b19 	vmov	d9, r0, r1
 8007708:	4649      	mov	r1, r9
 800770a:	4640      	mov	r0, r8
 800770c:	f7f9 fa44 	bl	8000b98 <__aeabi_d2iz>
 8007710:	4606      	mov	r6, r0
 8007712:	f7f8 ff27 	bl	8000564 <__aeabi_i2d>
 8007716:	4602      	mov	r2, r0
 8007718:	460b      	mov	r3, r1
 800771a:	4640      	mov	r0, r8
 800771c:	4649      	mov	r1, r9
 800771e:	f7f8 fdd3 	bl	80002c8 <__aeabi_dsub>
 8007722:	3630      	adds	r6, #48	; 0x30
 8007724:	f805 6b01 	strb.w	r6, [r5], #1
 8007728:	ec53 2b19 	vmov	r2, r3, d9
 800772c:	4680      	mov	r8, r0
 800772e:	4689      	mov	r9, r1
 8007730:	f7f9 f9f4 	bl	8000b1c <__aeabi_dcmplt>
 8007734:	2800      	cmp	r0, #0
 8007736:	d164      	bne.n	8007802 <_dtoa_r+0x62a>
 8007738:	4642      	mov	r2, r8
 800773a:	464b      	mov	r3, r9
 800773c:	4937      	ldr	r1, [pc, #220]	; (800781c <_dtoa_r+0x644>)
 800773e:	2000      	movs	r0, #0
 8007740:	f7f8 fdc2 	bl	80002c8 <__aeabi_dsub>
 8007744:	ec53 2b19 	vmov	r2, r3, d9
 8007748:	f7f9 f9e8 	bl	8000b1c <__aeabi_dcmplt>
 800774c:	2800      	cmp	r0, #0
 800774e:	f040 80b6 	bne.w	80078be <_dtoa_r+0x6e6>
 8007752:	9b02      	ldr	r3, [sp, #8]
 8007754:	429d      	cmp	r5, r3
 8007756:	f43f af7c 	beq.w	8007652 <_dtoa_r+0x47a>
 800775a:	4b31      	ldr	r3, [pc, #196]	; (8007820 <_dtoa_r+0x648>)
 800775c:	ec51 0b19 	vmov	r0, r1, d9
 8007760:	2200      	movs	r2, #0
 8007762:	f7f8 ff69 	bl	8000638 <__aeabi_dmul>
 8007766:	4b2e      	ldr	r3, [pc, #184]	; (8007820 <_dtoa_r+0x648>)
 8007768:	ec41 0b19 	vmov	d9, r0, r1
 800776c:	2200      	movs	r2, #0
 800776e:	4640      	mov	r0, r8
 8007770:	4649      	mov	r1, r9
 8007772:	f7f8 ff61 	bl	8000638 <__aeabi_dmul>
 8007776:	4680      	mov	r8, r0
 8007778:	4689      	mov	r9, r1
 800777a:	e7c5      	b.n	8007708 <_dtoa_r+0x530>
 800777c:	ec51 0b17 	vmov	r0, r1, d7
 8007780:	f7f8 ff5a 	bl	8000638 <__aeabi_dmul>
 8007784:	9b02      	ldr	r3, [sp, #8]
 8007786:	9d00      	ldr	r5, [sp, #0]
 8007788:	930f      	str	r3, [sp, #60]	; 0x3c
 800778a:	ec41 0b19 	vmov	d9, r0, r1
 800778e:	4649      	mov	r1, r9
 8007790:	4640      	mov	r0, r8
 8007792:	f7f9 fa01 	bl	8000b98 <__aeabi_d2iz>
 8007796:	4606      	mov	r6, r0
 8007798:	f7f8 fee4 	bl	8000564 <__aeabi_i2d>
 800779c:	3630      	adds	r6, #48	; 0x30
 800779e:	4602      	mov	r2, r0
 80077a0:	460b      	mov	r3, r1
 80077a2:	4640      	mov	r0, r8
 80077a4:	4649      	mov	r1, r9
 80077a6:	f7f8 fd8f 	bl	80002c8 <__aeabi_dsub>
 80077aa:	f805 6b01 	strb.w	r6, [r5], #1
 80077ae:	9b02      	ldr	r3, [sp, #8]
 80077b0:	429d      	cmp	r5, r3
 80077b2:	4680      	mov	r8, r0
 80077b4:	4689      	mov	r9, r1
 80077b6:	f04f 0200 	mov.w	r2, #0
 80077ba:	d124      	bne.n	8007806 <_dtoa_r+0x62e>
 80077bc:	4b1b      	ldr	r3, [pc, #108]	; (800782c <_dtoa_r+0x654>)
 80077be:	ec51 0b19 	vmov	r0, r1, d9
 80077c2:	f7f8 fd83 	bl	80002cc <__adddf3>
 80077c6:	4602      	mov	r2, r0
 80077c8:	460b      	mov	r3, r1
 80077ca:	4640      	mov	r0, r8
 80077cc:	4649      	mov	r1, r9
 80077ce:	f7f9 f9c3 	bl	8000b58 <__aeabi_dcmpgt>
 80077d2:	2800      	cmp	r0, #0
 80077d4:	d173      	bne.n	80078be <_dtoa_r+0x6e6>
 80077d6:	ec53 2b19 	vmov	r2, r3, d9
 80077da:	4914      	ldr	r1, [pc, #80]	; (800782c <_dtoa_r+0x654>)
 80077dc:	2000      	movs	r0, #0
 80077de:	f7f8 fd73 	bl	80002c8 <__aeabi_dsub>
 80077e2:	4602      	mov	r2, r0
 80077e4:	460b      	mov	r3, r1
 80077e6:	4640      	mov	r0, r8
 80077e8:	4649      	mov	r1, r9
 80077ea:	f7f9 f997 	bl	8000b1c <__aeabi_dcmplt>
 80077ee:	2800      	cmp	r0, #0
 80077f0:	f43f af2f 	beq.w	8007652 <_dtoa_r+0x47a>
 80077f4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80077f6:	1e6b      	subs	r3, r5, #1
 80077f8:	930f      	str	r3, [sp, #60]	; 0x3c
 80077fa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80077fe:	2b30      	cmp	r3, #48	; 0x30
 8007800:	d0f8      	beq.n	80077f4 <_dtoa_r+0x61c>
 8007802:	46bb      	mov	fp, r7
 8007804:	e04a      	b.n	800789c <_dtoa_r+0x6c4>
 8007806:	4b06      	ldr	r3, [pc, #24]	; (8007820 <_dtoa_r+0x648>)
 8007808:	f7f8 ff16 	bl	8000638 <__aeabi_dmul>
 800780c:	4680      	mov	r8, r0
 800780e:	4689      	mov	r9, r1
 8007810:	e7bd      	b.n	800778e <_dtoa_r+0x5b6>
 8007812:	bf00      	nop
 8007814:	08009510 	.word	0x08009510
 8007818:	080094e8 	.word	0x080094e8
 800781c:	3ff00000 	.word	0x3ff00000
 8007820:	40240000 	.word	0x40240000
 8007824:	401c0000 	.word	0x401c0000
 8007828:	40140000 	.word	0x40140000
 800782c:	3fe00000 	.word	0x3fe00000
 8007830:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007834:	9d00      	ldr	r5, [sp, #0]
 8007836:	4642      	mov	r2, r8
 8007838:	464b      	mov	r3, r9
 800783a:	4630      	mov	r0, r6
 800783c:	4639      	mov	r1, r7
 800783e:	f7f9 f825 	bl	800088c <__aeabi_ddiv>
 8007842:	f7f9 f9a9 	bl	8000b98 <__aeabi_d2iz>
 8007846:	9001      	str	r0, [sp, #4]
 8007848:	f7f8 fe8c 	bl	8000564 <__aeabi_i2d>
 800784c:	4642      	mov	r2, r8
 800784e:	464b      	mov	r3, r9
 8007850:	f7f8 fef2 	bl	8000638 <__aeabi_dmul>
 8007854:	4602      	mov	r2, r0
 8007856:	460b      	mov	r3, r1
 8007858:	4630      	mov	r0, r6
 800785a:	4639      	mov	r1, r7
 800785c:	f7f8 fd34 	bl	80002c8 <__aeabi_dsub>
 8007860:	9e01      	ldr	r6, [sp, #4]
 8007862:	9f04      	ldr	r7, [sp, #16]
 8007864:	3630      	adds	r6, #48	; 0x30
 8007866:	f805 6b01 	strb.w	r6, [r5], #1
 800786a:	9e00      	ldr	r6, [sp, #0]
 800786c:	1bae      	subs	r6, r5, r6
 800786e:	42b7      	cmp	r7, r6
 8007870:	4602      	mov	r2, r0
 8007872:	460b      	mov	r3, r1
 8007874:	d134      	bne.n	80078e0 <_dtoa_r+0x708>
 8007876:	f7f8 fd29 	bl	80002cc <__adddf3>
 800787a:	4642      	mov	r2, r8
 800787c:	464b      	mov	r3, r9
 800787e:	4606      	mov	r6, r0
 8007880:	460f      	mov	r7, r1
 8007882:	f7f9 f969 	bl	8000b58 <__aeabi_dcmpgt>
 8007886:	b9c8      	cbnz	r0, 80078bc <_dtoa_r+0x6e4>
 8007888:	4642      	mov	r2, r8
 800788a:	464b      	mov	r3, r9
 800788c:	4630      	mov	r0, r6
 800788e:	4639      	mov	r1, r7
 8007890:	f7f9 f93a 	bl	8000b08 <__aeabi_dcmpeq>
 8007894:	b110      	cbz	r0, 800789c <_dtoa_r+0x6c4>
 8007896:	9b01      	ldr	r3, [sp, #4]
 8007898:	07db      	lsls	r3, r3, #31
 800789a:	d40f      	bmi.n	80078bc <_dtoa_r+0x6e4>
 800789c:	4651      	mov	r1, sl
 800789e:	4620      	mov	r0, r4
 80078a0:	f000 fbcc 	bl	800803c <_Bfree>
 80078a4:	2300      	movs	r3, #0
 80078a6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80078a8:	702b      	strb	r3, [r5, #0]
 80078aa:	f10b 0301 	add.w	r3, fp, #1
 80078ae:	6013      	str	r3, [r2, #0]
 80078b0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	f43f ace2 	beq.w	800727c <_dtoa_r+0xa4>
 80078b8:	601d      	str	r5, [r3, #0]
 80078ba:	e4df      	b.n	800727c <_dtoa_r+0xa4>
 80078bc:	465f      	mov	r7, fp
 80078be:	462b      	mov	r3, r5
 80078c0:	461d      	mov	r5, r3
 80078c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80078c6:	2a39      	cmp	r2, #57	; 0x39
 80078c8:	d106      	bne.n	80078d8 <_dtoa_r+0x700>
 80078ca:	9a00      	ldr	r2, [sp, #0]
 80078cc:	429a      	cmp	r2, r3
 80078ce:	d1f7      	bne.n	80078c0 <_dtoa_r+0x6e8>
 80078d0:	9900      	ldr	r1, [sp, #0]
 80078d2:	2230      	movs	r2, #48	; 0x30
 80078d4:	3701      	adds	r7, #1
 80078d6:	700a      	strb	r2, [r1, #0]
 80078d8:	781a      	ldrb	r2, [r3, #0]
 80078da:	3201      	adds	r2, #1
 80078dc:	701a      	strb	r2, [r3, #0]
 80078de:	e790      	b.n	8007802 <_dtoa_r+0x62a>
 80078e0:	4ba3      	ldr	r3, [pc, #652]	; (8007b70 <_dtoa_r+0x998>)
 80078e2:	2200      	movs	r2, #0
 80078e4:	f7f8 fea8 	bl	8000638 <__aeabi_dmul>
 80078e8:	2200      	movs	r2, #0
 80078ea:	2300      	movs	r3, #0
 80078ec:	4606      	mov	r6, r0
 80078ee:	460f      	mov	r7, r1
 80078f0:	f7f9 f90a 	bl	8000b08 <__aeabi_dcmpeq>
 80078f4:	2800      	cmp	r0, #0
 80078f6:	d09e      	beq.n	8007836 <_dtoa_r+0x65e>
 80078f8:	e7d0      	b.n	800789c <_dtoa_r+0x6c4>
 80078fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80078fc:	2a00      	cmp	r2, #0
 80078fe:	f000 80ca 	beq.w	8007a96 <_dtoa_r+0x8be>
 8007902:	9a07      	ldr	r2, [sp, #28]
 8007904:	2a01      	cmp	r2, #1
 8007906:	f300 80ad 	bgt.w	8007a64 <_dtoa_r+0x88c>
 800790a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800790c:	2a00      	cmp	r2, #0
 800790e:	f000 80a5 	beq.w	8007a5c <_dtoa_r+0x884>
 8007912:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007916:	9e08      	ldr	r6, [sp, #32]
 8007918:	9d05      	ldr	r5, [sp, #20]
 800791a:	9a05      	ldr	r2, [sp, #20]
 800791c:	441a      	add	r2, r3
 800791e:	9205      	str	r2, [sp, #20]
 8007920:	9a06      	ldr	r2, [sp, #24]
 8007922:	2101      	movs	r1, #1
 8007924:	441a      	add	r2, r3
 8007926:	4620      	mov	r0, r4
 8007928:	9206      	str	r2, [sp, #24]
 800792a:	f000 fc3d 	bl	80081a8 <__i2b>
 800792e:	4607      	mov	r7, r0
 8007930:	b165      	cbz	r5, 800794c <_dtoa_r+0x774>
 8007932:	9b06      	ldr	r3, [sp, #24]
 8007934:	2b00      	cmp	r3, #0
 8007936:	dd09      	ble.n	800794c <_dtoa_r+0x774>
 8007938:	42ab      	cmp	r3, r5
 800793a:	9a05      	ldr	r2, [sp, #20]
 800793c:	bfa8      	it	ge
 800793e:	462b      	movge	r3, r5
 8007940:	1ad2      	subs	r2, r2, r3
 8007942:	9205      	str	r2, [sp, #20]
 8007944:	9a06      	ldr	r2, [sp, #24]
 8007946:	1aed      	subs	r5, r5, r3
 8007948:	1ad3      	subs	r3, r2, r3
 800794a:	9306      	str	r3, [sp, #24]
 800794c:	9b08      	ldr	r3, [sp, #32]
 800794e:	b1f3      	cbz	r3, 800798e <_dtoa_r+0x7b6>
 8007950:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007952:	2b00      	cmp	r3, #0
 8007954:	f000 80a3 	beq.w	8007a9e <_dtoa_r+0x8c6>
 8007958:	2e00      	cmp	r6, #0
 800795a:	dd10      	ble.n	800797e <_dtoa_r+0x7a6>
 800795c:	4639      	mov	r1, r7
 800795e:	4632      	mov	r2, r6
 8007960:	4620      	mov	r0, r4
 8007962:	f000 fce1 	bl	8008328 <__pow5mult>
 8007966:	4652      	mov	r2, sl
 8007968:	4601      	mov	r1, r0
 800796a:	4607      	mov	r7, r0
 800796c:	4620      	mov	r0, r4
 800796e:	f000 fc31 	bl	80081d4 <__multiply>
 8007972:	4651      	mov	r1, sl
 8007974:	4680      	mov	r8, r0
 8007976:	4620      	mov	r0, r4
 8007978:	f000 fb60 	bl	800803c <_Bfree>
 800797c:	46c2      	mov	sl, r8
 800797e:	9b08      	ldr	r3, [sp, #32]
 8007980:	1b9a      	subs	r2, r3, r6
 8007982:	d004      	beq.n	800798e <_dtoa_r+0x7b6>
 8007984:	4651      	mov	r1, sl
 8007986:	4620      	mov	r0, r4
 8007988:	f000 fcce 	bl	8008328 <__pow5mult>
 800798c:	4682      	mov	sl, r0
 800798e:	2101      	movs	r1, #1
 8007990:	4620      	mov	r0, r4
 8007992:	f000 fc09 	bl	80081a8 <__i2b>
 8007996:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007998:	2b00      	cmp	r3, #0
 800799a:	4606      	mov	r6, r0
 800799c:	f340 8081 	ble.w	8007aa2 <_dtoa_r+0x8ca>
 80079a0:	461a      	mov	r2, r3
 80079a2:	4601      	mov	r1, r0
 80079a4:	4620      	mov	r0, r4
 80079a6:	f000 fcbf 	bl	8008328 <__pow5mult>
 80079aa:	9b07      	ldr	r3, [sp, #28]
 80079ac:	2b01      	cmp	r3, #1
 80079ae:	4606      	mov	r6, r0
 80079b0:	dd7a      	ble.n	8007aa8 <_dtoa_r+0x8d0>
 80079b2:	f04f 0800 	mov.w	r8, #0
 80079b6:	6933      	ldr	r3, [r6, #16]
 80079b8:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80079bc:	6918      	ldr	r0, [r3, #16]
 80079be:	f000 fba5 	bl	800810c <__hi0bits>
 80079c2:	f1c0 0020 	rsb	r0, r0, #32
 80079c6:	9b06      	ldr	r3, [sp, #24]
 80079c8:	4418      	add	r0, r3
 80079ca:	f010 001f 	ands.w	r0, r0, #31
 80079ce:	f000 8094 	beq.w	8007afa <_dtoa_r+0x922>
 80079d2:	f1c0 0320 	rsb	r3, r0, #32
 80079d6:	2b04      	cmp	r3, #4
 80079d8:	f340 8085 	ble.w	8007ae6 <_dtoa_r+0x90e>
 80079dc:	9b05      	ldr	r3, [sp, #20]
 80079de:	f1c0 001c 	rsb	r0, r0, #28
 80079e2:	4403      	add	r3, r0
 80079e4:	9305      	str	r3, [sp, #20]
 80079e6:	9b06      	ldr	r3, [sp, #24]
 80079e8:	4403      	add	r3, r0
 80079ea:	4405      	add	r5, r0
 80079ec:	9306      	str	r3, [sp, #24]
 80079ee:	9b05      	ldr	r3, [sp, #20]
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	dd05      	ble.n	8007a00 <_dtoa_r+0x828>
 80079f4:	4651      	mov	r1, sl
 80079f6:	461a      	mov	r2, r3
 80079f8:	4620      	mov	r0, r4
 80079fa:	f000 fcef 	bl	80083dc <__lshift>
 80079fe:	4682      	mov	sl, r0
 8007a00:	9b06      	ldr	r3, [sp, #24]
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	dd05      	ble.n	8007a12 <_dtoa_r+0x83a>
 8007a06:	4631      	mov	r1, r6
 8007a08:	461a      	mov	r2, r3
 8007a0a:	4620      	mov	r0, r4
 8007a0c:	f000 fce6 	bl	80083dc <__lshift>
 8007a10:	4606      	mov	r6, r0
 8007a12:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d072      	beq.n	8007afe <_dtoa_r+0x926>
 8007a18:	4631      	mov	r1, r6
 8007a1a:	4650      	mov	r0, sl
 8007a1c:	f000 fd4a 	bl	80084b4 <__mcmp>
 8007a20:	2800      	cmp	r0, #0
 8007a22:	da6c      	bge.n	8007afe <_dtoa_r+0x926>
 8007a24:	2300      	movs	r3, #0
 8007a26:	4651      	mov	r1, sl
 8007a28:	220a      	movs	r2, #10
 8007a2a:	4620      	mov	r0, r4
 8007a2c:	f000 fb28 	bl	8008080 <__multadd>
 8007a30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a32:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8007a36:	4682      	mov	sl, r0
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	f000 81b0 	beq.w	8007d9e <_dtoa_r+0xbc6>
 8007a3e:	2300      	movs	r3, #0
 8007a40:	4639      	mov	r1, r7
 8007a42:	220a      	movs	r2, #10
 8007a44:	4620      	mov	r0, r4
 8007a46:	f000 fb1b 	bl	8008080 <__multadd>
 8007a4a:	9b01      	ldr	r3, [sp, #4]
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	4607      	mov	r7, r0
 8007a50:	f300 8096 	bgt.w	8007b80 <_dtoa_r+0x9a8>
 8007a54:	9b07      	ldr	r3, [sp, #28]
 8007a56:	2b02      	cmp	r3, #2
 8007a58:	dc59      	bgt.n	8007b0e <_dtoa_r+0x936>
 8007a5a:	e091      	b.n	8007b80 <_dtoa_r+0x9a8>
 8007a5c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007a5e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007a62:	e758      	b.n	8007916 <_dtoa_r+0x73e>
 8007a64:	9b04      	ldr	r3, [sp, #16]
 8007a66:	1e5e      	subs	r6, r3, #1
 8007a68:	9b08      	ldr	r3, [sp, #32]
 8007a6a:	42b3      	cmp	r3, r6
 8007a6c:	bfbf      	itttt	lt
 8007a6e:	9b08      	ldrlt	r3, [sp, #32]
 8007a70:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8007a72:	9608      	strlt	r6, [sp, #32]
 8007a74:	1af3      	sublt	r3, r6, r3
 8007a76:	bfb4      	ite	lt
 8007a78:	18d2      	addlt	r2, r2, r3
 8007a7a:	1b9e      	subge	r6, r3, r6
 8007a7c:	9b04      	ldr	r3, [sp, #16]
 8007a7e:	bfbc      	itt	lt
 8007a80:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8007a82:	2600      	movlt	r6, #0
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	bfb7      	itett	lt
 8007a88:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8007a8c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8007a90:	1a9d      	sublt	r5, r3, r2
 8007a92:	2300      	movlt	r3, #0
 8007a94:	e741      	b.n	800791a <_dtoa_r+0x742>
 8007a96:	9e08      	ldr	r6, [sp, #32]
 8007a98:	9d05      	ldr	r5, [sp, #20]
 8007a9a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007a9c:	e748      	b.n	8007930 <_dtoa_r+0x758>
 8007a9e:	9a08      	ldr	r2, [sp, #32]
 8007aa0:	e770      	b.n	8007984 <_dtoa_r+0x7ac>
 8007aa2:	9b07      	ldr	r3, [sp, #28]
 8007aa4:	2b01      	cmp	r3, #1
 8007aa6:	dc19      	bgt.n	8007adc <_dtoa_r+0x904>
 8007aa8:	9b02      	ldr	r3, [sp, #8]
 8007aaa:	b9bb      	cbnz	r3, 8007adc <_dtoa_r+0x904>
 8007aac:	9b03      	ldr	r3, [sp, #12]
 8007aae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007ab2:	b99b      	cbnz	r3, 8007adc <_dtoa_r+0x904>
 8007ab4:	9b03      	ldr	r3, [sp, #12]
 8007ab6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007aba:	0d1b      	lsrs	r3, r3, #20
 8007abc:	051b      	lsls	r3, r3, #20
 8007abe:	b183      	cbz	r3, 8007ae2 <_dtoa_r+0x90a>
 8007ac0:	9b05      	ldr	r3, [sp, #20]
 8007ac2:	3301      	adds	r3, #1
 8007ac4:	9305      	str	r3, [sp, #20]
 8007ac6:	9b06      	ldr	r3, [sp, #24]
 8007ac8:	3301      	adds	r3, #1
 8007aca:	9306      	str	r3, [sp, #24]
 8007acc:	f04f 0801 	mov.w	r8, #1
 8007ad0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	f47f af6f 	bne.w	80079b6 <_dtoa_r+0x7de>
 8007ad8:	2001      	movs	r0, #1
 8007ada:	e774      	b.n	80079c6 <_dtoa_r+0x7ee>
 8007adc:	f04f 0800 	mov.w	r8, #0
 8007ae0:	e7f6      	b.n	8007ad0 <_dtoa_r+0x8f8>
 8007ae2:	4698      	mov	r8, r3
 8007ae4:	e7f4      	b.n	8007ad0 <_dtoa_r+0x8f8>
 8007ae6:	d082      	beq.n	80079ee <_dtoa_r+0x816>
 8007ae8:	9a05      	ldr	r2, [sp, #20]
 8007aea:	331c      	adds	r3, #28
 8007aec:	441a      	add	r2, r3
 8007aee:	9205      	str	r2, [sp, #20]
 8007af0:	9a06      	ldr	r2, [sp, #24]
 8007af2:	441a      	add	r2, r3
 8007af4:	441d      	add	r5, r3
 8007af6:	9206      	str	r2, [sp, #24]
 8007af8:	e779      	b.n	80079ee <_dtoa_r+0x816>
 8007afa:	4603      	mov	r3, r0
 8007afc:	e7f4      	b.n	8007ae8 <_dtoa_r+0x910>
 8007afe:	9b04      	ldr	r3, [sp, #16]
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	dc37      	bgt.n	8007b74 <_dtoa_r+0x99c>
 8007b04:	9b07      	ldr	r3, [sp, #28]
 8007b06:	2b02      	cmp	r3, #2
 8007b08:	dd34      	ble.n	8007b74 <_dtoa_r+0x99c>
 8007b0a:	9b04      	ldr	r3, [sp, #16]
 8007b0c:	9301      	str	r3, [sp, #4]
 8007b0e:	9b01      	ldr	r3, [sp, #4]
 8007b10:	b963      	cbnz	r3, 8007b2c <_dtoa_r+0x954>
 8007b12:	4631      	mov	r1, r6
 8007b14:	2205      	movs	r2, #5
 8007b16:	4620      	mov	r0, r4
 8007b18:	f000 fab2 	bl	8008080 <__multadd>
 8007b1c:	4601      	mov	r1, r0
 8007b1e:	4606      	mov	r6, r0
 8007b20:	4650      	mov	r0, sl
 8007b22:	f000 fcc7 	bl	80084b4 <__mcmp>
 8007b26:	2800      	cmp	r0, #0
 8007b28:	f73f adbb 	bgt.w	80076a2 <_dtoa_r+0x4ca>
 8007b2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b2e:	9d00      	ldr	r5, [sp, #0]
 8007b30:	ea6f 0b03 	mvn.w	fp, r3
 8007b34:	f04f 0800 	mov.w	r8, #0
 8007b38:	4631      	mov	r1, r6
 8007b3a:	4620      	mov	r0, r4
 8007b3c:	f000 fa7e 	bl	800803c <_Bfree>
 8007b40:	2f00      	cmp	r7, #0
 8007b42:	f43f aeab 	beq.w	800789c <_dtoa_r+0x6c4>
 8007b46:	f1b8 0f00 	cmp.w	r8, #0
 8007b4a:	d005      	beq.n	8007b58 <_dtoa_r+0x980>
 8007b4c:	45b8      	cmp	r8, r7
 8007b4e:	d003      	beq.n	8007b58 <_dtoa_r+0x980>
 8007b50:	4641      	mov	r1, r8
 8007b52:	4620      	mov	r0, r4
 8007b54:	f000 fa72 	bl	800803c <_Bfree>
 8007b58:	4639      	mov	r1, r7
 8007b5a:	4620      	mov	r0, r4
 8007b5c:	f000 fa6e 	bl	800803c <_Bfree>
 8007b60:	e69c      	b.n	800789c <_dtoa_r+0x6c4>
 8007b62:	2600      	movs	r6, #0
 8007b64:	4637      	mov	r7, r6
 8007b66:	e7e1      	b.n	8007b2c <_dtoa_r+0x954>
 8007b68:	46bb      	mov	fp, r7
 8007b6a:	4637      	mov	r7, r6
 8007b6c:	e599      	b.n	80076a2 <_dtoa_r+0x4ca>
 8007b6e:	bf00      	nop
 8007b70:	40240000 	.word	0x40240000
 8007b74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	f000 80c8 	beq.w	8007d0c <_dtoa_r+0xb34>
 8007b7c:	9b04      	ldr	r3, [sp, #16]
 8007b7e:	9301      	str	r3, [sp, #4]
 8007b80:	2d00      	cmp	r5, #0
 8007b82:	dd05      	ble.n	8007b90 <_dtoa_r+0x9b8>
 8007b84:	4639      	mov	r1, r7
 8007b86:	462a      	mov	r2, r5
 8007b88:	4620      	mov	r0, r4
 8007b8a:	f000 fc27 	bl	80083dc <__lshift>
 8007b8e:	4607      	mov	r7, r0
 8007b90:	f1b8 0f00 	cmp.w	r8, #0
 8007b94:	d05b      	beq.n	8007c4e <_dtoa_r+0xa76>
 8007b96:	6879      	ldr	r1, [r7, #4]
 8007b98:	4620      	mov	r0, r4
 8007b9a:	f000 fa0f 	bl	8007fbc <_Balloc>
 8007b9e:	4605      	mov	r5, r0
 8007ba0:	b928      	cbnz	r0, 8007bae <_dtoa_r+0x9d6>
 8007ba2:	4b83      	ldr	r3, [pc, #524]	; (8007db0 <_dtoa_r+0xbd8>)
 8007ba4:	4602      	mov	r2, r0
 8007ba6:	f240 21ef 	movw	r1, #751	; 0x2ef
 8007baa:	f7ff bb2e 	b.w	800720a <_dtoa_r+0x32>
 8007bae:	693a      	ldr	r2, [r7, #16]
 8007bb0:	3202      	adds	r2, #2
 8007bb2:	0092      	lsls	r2, r2, #2
 8007bb4:	f107 010c 	add.w	r1, r7, #12
 8007bb8:	300c      	adds	r0, #12
 8007bba:	f7ff fa77 	bl	80070ac <memcpy>
 8007bbe:	2201      	movs	r2, #1
 8007bc0:	4629      	mov	r1, r5
 8007bc2:	4620      	mov	r0, r4
 8007bc4:	f000 fc0a 	bl	80083dc <__lshift>
 8007bc8:	9b00      	ldr	r3, [sp, #0]
 8007bca:	3301      	adds	r3, #1
 8007bcc:	9304      	str	r3, [sp, #16]
 8007bce:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007bd2:	4413      	add	r3, r2
 8007bd4:	9308      	str	r3, [sp, #32]
 8007bd6:	9b02      	ldr	r3, [sp, #8]
 8007bd8:	f003 0301 	and.w	r3, r3, #1
 8007bdc:	46b8      	mov	r8, r7
 8007bde:	9306      	str	r3, [sp, #24]
 8007be0:	4607      	mov	r7, r0
 8007be2:	9b04      	ldr	r3, [sp, #16]
 8007be4:	4631      	mov	r1, r6
 8007be6:	3b01      	subs	r3, #1
 8007be8:	4650      	mov	r0, sl
 8007bea:	9301      	str	r3, [sp, #4]
 8007bec:	f7ff fa6c 	bl	80070c8 <quorem>
 8007bf0:	4641      	mov	r1, r8
 8007bf2:	9002      	str	r0, [sp, #8]
 8007bf4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007bf8:	4650      	mov	r0, sl
 8007bfa:	f000 fc5b 	bl	80084b4 <__mcmp>
 8007bfe:	463a      	mov	r2, r7
 8007c00:	9005      	str	r0, [sp, #20]
 8007c02:	4631      	mov	r1, r6
 8007c04:	4620      	mov	r0, r4
 8007c06:	f000 fc71 	bl	80084ec <__mdiff>
 8007c0a:	68c2      	ldr	r2, [r0, #12]
 8007c0c:	4605      	mov	r5, r0
 8007c0e:	bb02      	cbnz	r2, 8007c52 <_dtoa_r+0xa7a>
 8007c10:	4601      	mov	r1, r0
 8007c12:	4650      	mov	r0, sl
 8007c14:	f000 fc4e 	bl	80084b4 <__mcmp>
 8007c18:	4602      	mov	r2, r0
 8007c1a:	4629      	mov	r1, r5
 8007c1c:	4620      	mov	r0, r4
 8007c1e:	9209      	str	r2, [sp, #36]	; 0x24
 8007c20:	f000 fa0c 	bl	800803c <_Bfree>
 8007c24:	9b07      	ldr	r3, [sp, #28]
 8007c26:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007c28:	9d04      	ldr	r5, [sp, #16]
 8007c2a:	ea43 0102 	orr.w	r1, r3, r2
 8007c2e:	9b06      	ldr	r3, [sp, #24]
 8007c30:	4319      	orrs	r1, r3
 8007c32:	d110      	bne.n	8007c56 <_dtoa_r+0xa7e>
 8007c34:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007c38:	d029      	beq.n	8007c8e <_dtoa_r+0xab6>
 8007c3a:	9b05      	ldr	r3, [sp, #20]
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	dd02      	ble.n	8007c46 <_dtoa_r+0xa6e>
 8007c40:	9b02      	ldr	r3, [sp, #8]
 8007c42:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8007c46:	9b01      	ldr	r3, [sp, #4]
 8007c48:	f883 9000 	strb.w	r9, [r3]
 8007c4c:	e774      	b.n	8007b38 <_dtoa_r+0x960>
 8007c4e:	4638      	mov	r0, r7
 8007c50:	e7ba      	b.n	8007bc8 <_dtoa_r+0x9f0>
 8007c52:	2201      	movs	r2, #1
 8007c54:	e7e1      	b.n	8007c1a <_dtoa_r+0xa42>
 8007c56:	9b05      	ldr	r3, [sp, #20]
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	db04      	blt.n	8007c66 <_dtoa_r+0xa8e>
 8007c5c:	9907      	ldr	r1, [sp, #28]
 8007c5e:	430b      	orrs	r3, r1
 8007c60:	9906      	ldr	r1, [sp, #24]
 8007c62:	430b      	orrs	r3, r1
 8007c64:	d120      	bne.n	8007ca8 <_dtoa_r+0xad0>
 8007c66:	2a00      	cmp	r2, #0
 8007c68:	dded      	ble.n	8007c46 <_dtoa_r+0xa6e>
 8007c6a:	4651      	mov	r1, sl
 8007c6c:	2201      	movs	r2, #1
 8007c6e:	4620      	mov	r0, r4
 8007c70:	f000 fbb4 	bl	80083dc <__lshift>
 8007c74:	4631      	mov	r1, r6
 8007c76:	4682      	mov	sl, r0
 8007c78:	f000 fc1c 	bl	80084b4 <__mcmp>
 8007c7c:	2800      	cmp	r0, #0
 8007c7e:	dc03      	bgt.n	8007c88 <_dtoa_r+0xab0>
 8007c80:	d1e1      	bne.n	8007c46 <_dtoa_r+0xa6e>
 8007c82:	f019 0f01 	tst.w	r9, #1
 8007c86:	d0de      	beq.n	8007c46 <_dtoa_r+0xa6e>
 8007c88:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007c8c:	d1d8      	bne.n	8007c40 <_dtoa_r+0xa68>
 8007c8e:	9a01      	ldr	r2, [sp, #4]
 8007c90:	2339      	movs	r3, #57	; 0x39
 8007c92:	7013      	strb	r3, [r2, #0]
 8007c94:	462b      	mov	r3, r5
 8007c96:	461d      	mov	r5, r3
 8007c98:	3b01      	subs	r3, #1
 8007c9a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007c9e:	2a39      	cmp	r2, #57	; 0x39
 8007ca0:	d06c      	beq.n	8007d7c <_dtoa_r+0xba4>
 8007ca2:	3201      	adds	r2, #1
 8007ca4:	701a      	strb	r2, [r3, #0]
 8007ca6:	e747      	b.n	8007b38 <_dtoa_r+0x960>
 8007ca8:	2a00      	cmp	r2, #0
 8007caa:	dd07      	ble.n	8007cbc <_dtoa_r+0xae4>
 8007cac:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007cb0:	d0ed      	beq.n	8007c8e <_dtoa_r+0xab6>
 8007cb2:	9a01      	ldr	r2, [sp, #4]
 8007cb4:	f109 0301 	add.w	r3, r9, #1
 8007cb8:	7013      	strb	r3, [r2, #0]
 8007cba:	e73d      	b.n	8007b38 <_dtoa_r+0x960>
 8007cbc:	9b04      	ldr	r3, [sp, #16]
 8007cbe:	9a08      	ldr	r2, [sp, #32]
 8007cc0:	f803 9c01 	strb.w	r9, [r3, #-1]
 8007cc4:	4293      	cmp	r3, r2
 8007cc6:	d043      	beq.n	8007d50 <_dtoa_r+0xb78>
 8007cc8:	4651      	mov	r1, sl
 8007cca:	2300      	movs	r3, #0
 8007ccc:	220a      	movs	r2, #10
 8007cce:	4620      	mov	r0, r4
 8007cd0:	f000 f9d6 	bl	8008080 <__multadd>
 8007cd4:	45b8      	cmp	r8, r7
 8007cd6:	4682      	mov	sl, r0
 8007cd8:	f04f 0300 	mov.w	r3, #0
 8007cdc:	f04f 020a 	mov.w	r2, #10
 8007ce0:	4641      	mov	r1, r8
 8007ce2:	4620      	mov	r0, r4
 8007ce4:	d107      	bne.n	8007cf6 <_dtoa_r+0xb1e>
 8007ce6:	f000 f9cb 	bl	8008080 <__multadd>
 8007cea:	4680      	mov	r8, r0
 8007cec:	4607      	mov	r7, r0
 8007cee:	9b04      	ldr	r3, [sp, #16]
 8007cf0:	3301      	adds	r3, #1
 8007cf2:	9304      	str	r3, [sp, #16]
 8007cf4:	e775      	b.n	8007be2 <_dtoa_r+0xa0a>
 8007cf6:	f000 f9c3 	bl	8008080 <__multadd>
 8007cfa:	4639      	mov	r1, r7
 8007cfc:	4680      	mov	r8, r0
 8007cfe:	2300      	movs	r3, #0
 8007d00:	220a      	movs	r2, #10
 8007d02:	4620      	mov	r0, r4
 8007d04:	f000 f9bc 	bl	8008080 <__multadd>
 8007d08:	4607      	mov	r7, r0
 8007d0a:	e7f0      	b.n	8007cee <_dtoa_r+0xb16>
 8007d0c:	9b04      	ldr	r3, [sp, #16]
 8007d0e:	9301      	str	r3, [sp, #4]
 8007d10:	9d00      	ldr	r5, [sp, #0]
 8007d12:	4631      	mov	r1, r6
 8007d14:	4650      	mov	r0, sl
 8007d16:	f7ff f9d7 	bl	80070c8 <quorem>
 8007d1a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007d1e:	9b00      	ldr	r3, [sp, #0]
 8007d20:	f805 9b01 	strb.w	r9, [r5], #1
 8007d24:	1aea      	subs	r2, r5, r3
 8007d26:	9b01      	ldr	r3, [sp, #4]
 8007d28:	4293      	cmp	r3, r2
 8007d2a:	dd07      	ble.n	8007d3c <_dtoa_r+0xb64>
 8007d2c:	4651      	mov	r1, sl
 8007d2e:	2300      	movs	r3, #0
 8007d30:	220a      	movs	r2, #10
 8007d32:	4620      	mov	r0, r4
 8007d34:	f000 f9a4 	bl	8008080 <__multadd>
 8007d38:	4682      	mov	sl, r0
 8007d3a:	e7ea      	b.n	8007d12 <_dtoa_r+0xb3a>
 8007d3c:	9b01      	ldr	r3, [sp, #4]
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	bfc8      	it	gt
 8007d42:	461d      	movgt	r5, r3
 8007d44:	9b00      	ldr	r3, [sp, #0]
 8007d46:	bfd8      	it	le
 8007d48:	2501      	movle	r5, #1
 8007d4a:	441d      	add	r5, r3
 8007d4c:	f04f 0800 	mov.w	r8, #0
 8007d50:	4651      	mov	r1, sl
 8007d52:	2201      	movs	r2, #1
 8007d54:	4620      	mov	r0, r4
 8007d56:	f000 fb41 	bl	80083dc <__lshift>
 8007d5a:	4631      	mov	r1, r6
 8007d5c:	4682      	mov	sl, r0
 8007d5e:	f000 fba9 	bl	80084b4 <__mcmp>
 8007d62:	2800      	cmp	r0, #0
 8007d64:	dc96      	bgt.n	8007c94 <_dtoa_r+0xabc>
 8007d66:	d102      	bne.n	8007d6e <_dtoa_r+0xb96>
 8007d68:	f019 0f01 	tst.w	r9, #1
 8007d6c:	d192      	bne.n	8007c94 <_dtoa_r+0xabc>
 8007d6e:	462b      	mov	r3, r5
 8007d70:	461d      	mov	r5, r3
 8007d72:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007d76:	2a30      	cmp	r2, #48	; 0x30
 8007d78:	d0fa      	beq.n	8007d70 <_dtoa_r+0xb98>
 8007d7a:	e6dd      	b.n	8007b38 <_dtoa_r+0x960>
 8007d7c:	9a00      	ldr	r2, [sp, #0]
 8007d7e:	429a      	cmp	r2, r3
 8007d80:	d189      	bne.n	8007c96 <_dtoa_r+0xabe>
 8007d82:	f10b 0b01 	add.w	fp, fp, #1
 8007d86:	2331      	movs	r3, #49	; 0x31
 8007d88:	e796      	b.n	8007cb8 <_dtoa_r+0xae0>
 8007d8a:	4b0a      	ldr	r3, [pc, #40]	; (8007db4 <_dtoa_r+0xbdc>)
 8007d8c:	f7ff ba99 	b.w	80072c2 <_dtoa_r+0xea>
 8007d90:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	f47f aa6d 	bne.w	8007272 <_dtoa_r+0x9a>
 8007d98:	4b07      	ldr	r3, [pc, #28]	; (8007db8 <_dtoa_r+0xbe0>)
 8007d9a:	f7ff ba92 	b.w	80072c2 <_dtoa_r+0xea>
 8007d9e:	9b01      	ldr	r3, [sp, #4]
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	dcb5      	bgt.n	8007d10 <_dtoa_r+0xb38>
 8007da4:	9b07      	ldr	r3, [sp, #28]
 8007da6:	2b02      	cmp	r3, #2
 8007da8:	f73f aeb1 	bgt.w	8007b0e <_dtoa_r+0x936>
 8007dac:	e7b0      	b.n	8007d10 <_dtoa_r+0xb38>
 8007dae:	bf00      	nop
 8007db0:	08009478 	.word	0x08009478
 8007db4:	080093d8 	.word	0x080093d8
 8007db8:	080093fc 	.word	0x080093fc

08007dbc <_free_r>:
 8007dbc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007dbe:	2900      	cmp	r1, #0
 8007dc0:	d044      	beq.n	8007e4c <_free_r+0x90>
 8007dc2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007dc6:	9001      	str	r0, [sp, #4]
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	f1a1 0404 	sub.w	r4, r1, #4
 8007dce:	bfb8      	it	lt
 8007dd0:	18e4      	addlt	r4, r4, r3
 8007dd2:	f000 f8e7 	bl	8007fa4 <__malloc_lock>
 8007dd6:	4a1e      	ldr	r2, [pc, #120]	; (8007e50 <_free_r+0x94>)
 8007dd8:	9801      	ldr	r0, [sp, #4]
 8007dda:	6813      	ldr	r3, [r2, #0]
 8007ddc:	b933      	cbnz	r3, 8007dec <_free_r+0x30>
 8007dde:	6063      	str	r3, [r4, #4]
 8007de0:	6014      	str	r4, [r2, #0]
 8007de2:	b003      	add	sp, #12
 8007de4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007de8:	f000 b8e2 	b.w	8007fb0 <__malloc_unlock>
 8007dec:	42a3      	cmp	r3, r4
 8007dee:	d908      	bls.n	8007e02 <_free_r+0x46>
 8007df0:	6825      	ldr	r5, [r4, #0]
 8007df2:	1961      	adds	r1, r4, r5
 8007df4:	428b      	cmp	r3, r1
 8007df6:	bf01      	itttt	eq
 8007df8:	6819      	ldreq	r1, [r3, #0]
 8007dfa:	685b      	ldreq	r3, [r3, #4]
 8007dfc:	1949      	addeq	r1, r1, r5
 8007dfe:	6021      	streq	r1, [r4, #0]
 8007e00:	e7ed      	b.n	8007dde <_free_r+0x22>
 8007e02:	461a      	mov	r2, r3
 8007e04:	685b      	ldr	r3, [r3, #4]
 8007e06:	b10b      	cbz	r3, 8007e0c <_free_r+0x50>
 8007e08:	42a3      	cmp	r3, r4
 8007e0a:	d9fa      	bls.n	8007e02 <_free_r+0x46>
 8007e0c:	6811      	ldr	r1, [r2, #0]
 8007e0e:	1855      	adds	r5, r2, r1
 8007e10:	42a5      	cmp	r5, r4
 8007e12:	d10b      	bne.n	8007e2c <_free_r+0x70>
 8007e14:	6824      	ldr	r4, [r4, #0]
 8007e16:	4421      	add	r1, r4
 8007e18:	1854      	adds	r4, r2, r1
 8007e1a:	42a3      	cmp	r3, r4
 8007e1c:	6011      	str	r1, [r2, #0]
 8007e1e:	d1e0      	bne.n	8007de2 <_free_r+0x26>
 8007e20:	681c      	ldr	r4, [r3, #0]
 8007e22:	685b      	ldr	r3, [r3, #4]
 8007e24:	6053      	str	r3, [r2, #4]
 8007e26:	440c      	add	r4, r1
 8007e28:	6014      	str	r4, [r2, #0]
 8007e2a:	e7da      	b.n	8007de2 <_free_r+0x26>
 8007e2c:	d902      	bls.n	8007e34 <_free_r+0x78>
 8007e2e:	230c      	movs	r3, #12
 8007e30:	6003      	str	r3, [r0, #0]
 8007e32:	e7d6      	b.n	8007de2 <_free_r+0x26>
 8007e34:	6825      	ldr	r5, [r4, #0]
 8007e36:	1961      	adds	r1, r4, r5
 8007e38:	428b      	cmp	r3, r1
 8007e3a:	bf04      	itt	eq
 8007e3c:	6819      	ldreq	r1, [r3, #0]
 8007e3e:	685b      	ldreq	r3, [r3, #4]
 8007e40:	6063      	str	r3, [r4, #4]
 8007e42:	bf04      	itt	eq
 8007e44:	1949      	addeq	r1, r1, r5
 8007e46:	6021      	streq	r1, [r4, #0]
 8007e48:	6054      	str	r4, [r2, #4]
 8007e4a:	e7ca      	b.n	8007de2 <_free_r+0x26>
 8007e4c:	b003      	add	sp, #12
 8007e4e:	bd30      	pop	{r4, r5, pc}
 8007e50:	200043dc 	.word	0x200043dc

08007e54 <malloc>:
 8007e54:	4b02      	ldr	r3, [pc, #8]	; (8007e60 <malloc+0xc>)
 8007e56:	4601      	mov	r1, r0
 8007e58:	6818      	ldr	r0, [r3, #0]
 8007e5a:	f000 b823 	b.w	8007ea4 <_malloc_r>
 8007e5e:	bf00      	nop
 8007e60:	20000068 	.word	0x20000068

08007e64 <sbrk_aligned>:
 8007e64:	b570      	push	{r4, r5, r6, lr}
 8007e66:	4e0e      	ldr	r6, [pc, #56]	; (8007ea0 <sbrk_aligned+0x3c>)
 8007e68:	460c      	mov	r4, r1
 8007e6a:	6831      	ldr	r1, [r6, #0]
 8007e6c:	4605      	mov	r5, r0
 8007e6e:	b911      	cbnz	r1, 8007e76 <sbrk_aligned+0x12>
 8007e70:	f000 fe40 	bl	8008af4 <_sbrk_r>
 8007e74:	6030      	str	r0, [r6, #0]
 8007e76:	4621      	mov	r1, r4
 8007e78:	4628      	mov	r0, r5
 8007e7a:	f000 fe3b 	bl	8008af4 <_sbrk_r>
 8007e7e:	1c43      	adds	r3, r0, #1
 8007e80:	d00a      	beq.n	8007e98 <sbrk_aligned+0x34>
 8007e82:	1cc4      	adds	r4, r0, #3
 8007e84:	f024 0403 	bic.w	r4, r4, #3
 8007e88:	42a0      	cmp	r0, r4
 8007e8a:	d007      	beq.n	8007e9c <sbrk_aligned+0x38>
 8007e8c:	1a21      	subs	r1, r4, r0
 8007e8e:	4628      	mov	r0, r5
 8007e90:	f000 fe30 	bl	8008af4 <_sbrk_r>
 8007e94:	3001      	adds	r0, #1
 8007e96:	d101      	bne.n	8007e9c <sbrk_aligned+0x38>
 8007e98:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8007e9c:	4620      	mov	r0, r4
 8007e9e:	bd70      	pop	{r4, r5, r6, pc}
 8007ea0:	200043e0 	.word	0x200043e0

08007ea4 <_malloc_r>:
 8007ea4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ea8:	1ccd      	adds	r5, r1, #3
 8007eaa:	f025 0503 	bic.w	r5, r5, #3
 8007eae:	3508      	adds	r5, #8
 8007eb0:	2d0c      	cmp	r5, #12
 8007eb2:	bf38      	it	cc
 8007eb4:	250c      	movcc	r5, #12
 8007eb6:	2d00      	cmp	r5, #0
 8007eb8:	4607      	mov	r7, r0
 8007eba:	db01      	blt.n	8007ec0 <_malloc_r+0x1c>
 8007ebc:	42a9      	cmp	r1, r5
 8007ebe:	d905      	bls.n	8007ecc <_malloc_r+0x28>
 8007ec0:	230c      	movs	r3, #12
 8007ec2:	603b      	str	r3, [r7, #0]
 8007ec4:	2600      	movs	r6, #0
 8007ec6:	4630      	mov	r0, r6
 8007ec8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ecc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8007fa0 <_malloc_r+0xfc>
 8007ed0:	f000 f868 	bl	8007fa4 <__malloc_lock>
 8007ed4:	f8d8 3000 	ldr.w	r3, [r8]
 8007ed8:	461c      	mov	r4, r3
 8007eda:	bb5c      	cbnz	r4, 8007f34 <_malloc_r+0x90>
 8007edc:	4629      	mov	r1, r5
 8007ede:	4638      	mov	r0, r7
 8007ee0:	f7ff ffc0 	bl	8007e64 <sbrk_aligned>
 8007ee4:	1c43      	adds	r3, r0, #1
 8007ee6:	4604      	mov	r4, r0
 8007ee8:	d155      	bne.n	8007f96 <_malloc_r+0xf2>
 8007eea:	f8d8 4000 	ldr.w	r4, [r8]
 8007eee:	4626      	mov	r6, r4
 8007ef0:	2e00      	cmp	r6, #0
 8007ef2:	d145      	bne.n	8007f80 <_malloc_r+0xdc>
 8007ef4:	2c00      	cmp	r4, #0
 8007ef6:	d048      	beq.n	8007f8a <_malloc_r+0xe6>
 8007ef8:	6823      	ldr	r3, [r4, #0]
 8007efa:	4631      	mov	r1, r6
 8007efc:	4638      	mov	r0, r7
 8007efe:	eb04 0903 	add.w	r9, r4, r3
 8007f02:	f000 fdf7 	bl	8008af4 <_sbrk_r>
 8007f06:	4581      	cmp	r9, r0
 8007f08:	d13f      	bne.n	8007f8a <_malloc_r+0xe6>
 8007f0a:	6821      	ldr	r1, [r4, #0]
 8007f0c:	1a6d      	subs	r5, r5, r1
 8007f0e:	4629      	mov	r1, r5
 8007f10:	4638      	mov	r0, r7
 8007f12:	f7ff ffa7 	bl	8007e64 <sbrk_aligned>
 8007f16:	3001      	adds	r0, #1
 8007f18:	d037      	beq.n	8007f8a <_malloc_r+0xe6>
 8007f1a:	6823      	ldr	r3, [r4, #0]
 8007f1c:	442b      	add	r3, r5
 8007f1e:	6023      	str	r3, [r4, #0]
 8007f20:	f8d8 3000 	ldr.w	r3, [r8]
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d038      	beq.n	8007f9a <_malloc_r+0xf6>
 8007f28:	685a      	ldr	r2, [r3, #4]
 8007f2a:	42a2      	cmp	r2, r4
 8007f2c:	d12b      	bne.n	8007f86 <_malloc_r+0xe2>
 8007f2e:	2200      	movs	r2, #0
 8007f30:	605a      	str	r2, [r3, #4]
 8007f32:	e00f      	b.n	8007f54 <_malloc_r+0xb0>
 8007f34:	6822      	ldr	r2, [r4, #0]
 8007f36:	1b52      	subs	r2, r2, r5
 8007f38:	d41f      	bmi.n	8007f7a <_malloc_r+0xd6>
 8007f3a:	2a0b      	cmp	r2, #11
 8007f3c:	d917      	bls.n	8007f6e <_malloc_r+0xca>
 8007f3e:	1961      	adds	r1, r4, r5
 8007f40:	42a3      	cmp	r3, r4
 8007f42:	6025      	str	r5, [r4, #0]
 8007f44:	bf18      	it	ne
 8007f46:	6059      	strne	r1, [r3, #4]
 8007f48:	6863      	ldr	r3, [r4, #4]
 8007f4a:	bf08      	it	eq
 8007f4c:	f8c8 1000 	streq.w	r1, [r8]
 8007f50:	5162      	str	r2, [r4, r5]
 8007f52:	604b      	str	r3, [r1, #4]
 8007f54:	4638      	mov	r0, r7
 8007f56:	f104 060b 	add.w	r6, r4, #11
 8007f5a:	f000 f829 	bl	8007fb0 <__malloc_unlock>
 8007f5e:	f026 0607 	bic.w	r6, r6, #7
 8007f62:	1d23      	adds	r3, r4, #4
 8007f64:	1af2      	subs	r2, r6, r3
 8007f66:	d0ae      	beq.n	8007ec6 <_malloc_r+0x22>
 8007f68:	1b9b      	subs	r3, r3, r6
 8007f6a:	50a3      	str	r3, [r4, r2]
 8007f6c:	e7ab      	b.n	8007ec6 <_malloc_r+0x22>
 8007f6e:	42a3      	cmp	r3, r4
 8007f70:	6862      	ldr	r2, [r4, #4]
 8007f72:	d1dd      	bne.n	8007f30 <_malloc_r+0x8c>
 8007f74:	f8c8 2000 	str.w	r2, [r8]
 8007f78:	e7ec      	b.n	8007f54 <_malloc_r+0xb0>
 8007f7a:	4623      	mov	r3, r4
 8007f7c:	6864      	ldr	r4, [r4, #4]
 8007f7e:	e7ac      	b.n	8007eda <_malloc_r+0x36>
 8007f80:	4634      	mov	r4, r6
 8007f82:	6876      	ldr	r6, [r6, #4]
 8007f84:	e7b4      	b.n	8007ef0 <_malloc_r+0x4c>
 8007f86:	4613      	mov	r3, r2
 8007f88:	e7cc      	b.n	8007f24 <_malloc_r+0x80>
 8007f8a:	230c      	movs	r3, #12
 8007f8c:	603b      	str	r3, [r7, #0]
 8007f8e:	4638      	mov	r0, r7
 8007f90:	f000 f80e 	bl	8007fb0 <__malloc_unlock>
 8007f94:	e797      	b.n	8007ec6 <_malloc_r+0x22>
 8007f96:	6025      	str	r5, [r4, #0]
 8007f98:	e7dc      	b.n	8007f54 <_malloc_r+0xb0>
 8007f9a:	605b      	str	r3, [r3, #4]
 8007f9c:	deff      	udf	#255	; 0xff
 8007f9e:	bf00      	nop
 8007fa0:	200043dc 	.word	0x200043dc

08007fa4 <__malloc_lock>:
 8007fa4:	4801      	ldr	r0, [pc, #4]	; (8007fac <__malloc_lock+0x8>)
 8007fa6:	f7ff b87f 	b.w	80070a8 <__retarget_lock_acquire_recursive>
 8007faa:	bf00      	nop
 8007fac:	200043d8 	.word	0x200043d8

08007fb0 <__malloc_unlock>:
 8007fb0:	4801      	ldr	r0, [pc, #4]	; (8007fb8 <__malloc_unlock+0x8>)
 8007fb2:	f7ff b87a 	b.w	80070aa <__retarget_lock_release_recursive>
 8007fb6:	bf00      	nop
 8007fb8:	200043d8 	.word	0x200043d8

08007fbc <_Balloc>:
 8007fbc:	b570      	push	{r4, r5, r6, lr}
 8007fbe:	69c6      	ldr	r6, [r0, #28]
 8007fc0:	4604      	mov	r4, r0
 8007fc2:	460d      	mov	r5, r1
 8007fc4:	b976      	cbnz	r6, 8007fe4 <_Balloc+0x28>
 8007fc6:	2010      	movs	r0, #16
 8007fc8:	f7ff ff44 	bl	8007e54 <malloc>
 8007fcc:	4602      	mov	r2, r0
 8007fce:	61e0      	str	r0, [r4, #28]
 8007fd0:	b920      	cbnz	r0, 8007fdc <_Balloc+0x20>
 8007fd2:	4b18      	ldr	r3, [pc, #96]	; (8008034 <_Balloc+0x78>)
 8007fd4:	4818      	ldr	r0, [pc, #96]	; (8008038 <_Balloc+0x7c>)
 8007fd6:	216b      	movs	r1, #107	; 0x6b
 8007fd8:	f000 fd9c 	bl	8008b14 <__assert_func>
 8007fdc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007fe0:	6006      	str	r6, [r0, #0]
 8007fe2:	60c6      	str	r6, [r0, #12]
 8007fe4:	69e6      	ldr	r6, [r4, #28]
 8007fe6:	68f3      	ldr	r3, [r6, #12]
 8007fe8:	b183      	cbz	r3, 800800c <_Balloc+0x50>
 8007fea:	69e3      	ldr	r3, [r4, #28]
 8007fec:	68db      	ldr	r3, [r3, #12]
 8007fee:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007ff2:	b9b8      	cbnz	r0, 8008024 <_Balloc+0x68>
 8007ff4:	2101      	movs	r1, #1
 8007ff6:	fa01 f605 	lsl.w	r6, r1, r5
 8007ffa:	1d72      	adds	r2, r6, #5
 8007ffc:	0092      	lsls	r2, r2, #2
 8007ffe:	4620      	mov	r0, r4
 8008000:	f000 fda6 	bl	8008b50 <_calloc_r>
 8008004:	b160      	cbz	r0, 8008020 <_Balloc+0x64>
 8008006:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800800a:	e00e      	b.n	800802a <_Balloc+0x6e>
 800800c:	2221      	movs	r2, #33	; 0x21
 800800e:	2104      	movs	r1, #4
 8008010:	4620      	mov	r0, r4
 8008012:	f000 fd9d 	bl	8008b50 <_calloc_r>
 8008016:	69e3      	ldr	r3, [r4, #28]
 8008018:	60f0      	str	r0, [r6, #12]
 800801a:	68db      	ldr	r3, [r3, #12]
 800801c:	2b00      	cmp	r3, #0
 800801e:	d1e4      	bne.n	8007fea <_Balloc+0x2e>
 8008020:	2000      	movs	r0, #0
 8008022:	bd70      	pop	{r4, r5, r6, pc}
 8008024:	6802      	ldr	r2, [r0, #0]
 8008026:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800802a:	2300      	movs	r3, #0
 800802c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008030:	e7f7      	b.n	8008022 <_Balloc+0x66>
 8008032:	bf00      	nop
 8008034:	08009409 	.word	0x08009409
 8008038:	08009489 	.word	0x08009489

0800803c <_Bfree>:
 800803c:	b570      	push	{r4, r5, r6, lr}
 800803e:	69c6      	ldr	r6, [r0, #28]
 8008040:	4605      	mov	r5, r0
 8008042:	460c      	mov	r4, r1
 8008044:	b976      	cbnz	r6, 8008064 <_Bfree+0x28>
 8008046:	2010      	movs	r0, #16
 8008048:	f7ff ff04 	bl	8007e54 <malloc>
 800804c:	4602      	mov	r2, r0
 800804e:	61e8      	str	r0, [r5, #28]
 8008050:	b920      	cbnz	r0, 800805c <_Bfree+0x20>
 8008052:	4b09      	ldr	r3, [pc, #36]	; (8008078 <_Bfree+0x3c>)
 8008054:	4809      	ldr	r0, [pc, #36]	; (800807c <_Bfree+0x40>)
 8008056:	218f      	movs	r1, #143	; 0x8f
 8008058:	f000 fd5c 	bl	8008b14 <__assert_func>
 800805c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008060:	6006      	str	r6, [r0, #0]
 8008062:	60c6      	str	r6, [r0, #12]
 8008064:	b13c      	cbz	r4, 8008076 <_Bfree+0x3a>
 8008066:	69eb      	ldr	r3, [r5, #28]
 8008068:	6862      	ldr	r2, [r4, #4]
 800806a:	68db      	ldr	r3, [r3, #12]
 800806c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008070:	6021      	str	r1, [r4, #0]
 8008072:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008076:	bd70      	pop	{r4, r5, r6, pc}
 8008078:	08009409 	.word	0x08009409
 800807c:	08009489 	.word	0x08009489

08008080 <__multadd>:
 8008080:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008084:	690d      	ldr	r5, [r1, #16]
 8008086:	4607      	mov	r7, r0
 8008088:	460c      	mov	r4, r1
 800808a:	461e      	mov	r6, r3
 800808c:	f101 0c14 	add.w	ip, r1, #20
 8008090:	2000      	movs	r0, #0
 8008092:	f8dc 3000 	ldr.w	r3, [ip]
 8008096:	b299      	uxth	r1, r3
 8008098:	fb02 6101 	mla	r1, r2, r1, r6
 800809c:	0c1e      	lsrs	r6, r3, #16
 800809e:	0c0b      	lsrs	r3, r1, #16
 80080a0:	fb02 3306 	mla	r3, r2, r6, r3
 80080a4:	b289      	uxth	r1, r1
 80080a6:	3001      	adds	r0, #1
 80080a8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80080ac:	4285      	cmp	r5, r0
 80080ae:	f84c 1b04 	str.w	r1, [ip], #4
 80080b2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80080b6:	dcec      	bgt.n	8008092 <__multadd+0x12>
 80080b8:	b30e      	cbz	r6, 80080fe <__multadd+0x7e>
 80080ba:	68a3      	ldr	r3, [r4, #8]
 80080bc:	42ab      	cmp	r3, r5
 80080be:	dc19      	bgt.n	80080f4 <__multadd+0x74>
 80080c0:	6861      	ldr	r1, [r4, #4]
 80080c2:	4638      	mov	r0, r7
 80080c4:	3101      	adds	r1, #1
 80080c6:	f7ff ff79 	bl	8007fbc <_Balloc>
 80080ca:	4680      	mov	r8, r0
 80080cc:	b928      	cbnz	r0, 80080da <__multadd+0x5a>
 80080ce:	4602      	mov	r2, r0
 80080d0:	4b0c      	ldr	r3, [pc, #48]	; (8008104 <__multadd+0x84>)
 80080d2:	480d      	ldr	r0, [pc, #52]	; (8008108 <__multadd+0x88>)
 80080d4:	21ba      	movs	r1, #186	; 0xba
 80080d6:	f000 fd1d 	bl	8008b14 <__assert_func>
 80080da:	6922      	ldr	r2, [r4, #16]
 80080dc:	3202      	adds	r2, #2
 80080de:	f104 010c 	add.w	r1, r4, #12
 80080e2:	0092      	lsls	r2, r2, #2
 80080e4:	300c      	adds	r0, #12
 80080e6:	f7fe ffe1 	bl	80070ac <memcpy>
 80080ea:	4621      	mov	r1, r4
 80080ec:	4638      	mov	r0, r7
 80080ee:	f7ff ffa5 	bl	800803c <_Bfree>
 80080f2:	4644      	mov	r4, r8
 80080f4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80080f8:	3501      	adds	r5, #1
 80080fa:	615e      	str	r6, [r3, #20]
 80080fc:	6125      	str	r5, [r4, #16]
 80080fe:	4620      	mov	r0, r4
 8008100:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008104:	08009478 	.word	0x08009478
 8008108:	08009489 	.word	0x08009489

0800810c <__hi0bits>:
 800810c:	0c03      	lsrs	r3, r0, #16
 800810e:	041b      	lsls	r3, r3, #16
 8008110:	b9d3      	cbnz	r3, 8008148 <__hi0bits+0x3c>
 8008112:	0400      	lsls	r0, r0, #16
 8008114:	2310      	movs	r3, #16
 8008116:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800811a:	bf04      	itt	eq
 800811c:	0200      	lsleq	r0, r0, #8
 800811e:	3308      	addeq	r3, #8
 8008120:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008124:	bf04      	itt	eq
 8008126:	0100      	lsleq	r0, r0, #4
 8008128:	3304      	addeq	r3, #4
 800812a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800812e:	bf04      	itt	eq
 8008130:	0080      	lsleq	r0, r0, #2
 8008132:	3302      	addeq	r3, #2
 8008134:	2800      	cmp	r0, #0
 8008136:	db05      	blt.n	8008144 <__hi0bits+0x38>
 8008138:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800813c:	f103 0301 	add.w	r3, r3, #1
 8008140:	bf08      	it	eq
 8008142:	2320      	moveq	r3, #32
 8008144:	4618      	mov	r0, r3
 8008146:	4770      	bx	lr
 8008148:	2300      	movs	r3, #0
 800814a:	e7e4      	b.n	8008116 <__hi0bits+0xa>

0800814c <__lo0bits>:
 800814c:	6803      	ldr	r3, [r0, #0]
 800814e:	f013 0207 	ands.w	r2, r3, #7
 8008152:	d00c      	beq.n	800816e <__lo0bits+0x22>
 8008154:	07d9      	lsls	r1, r3, #31
 8008156:	d422      	bmi.n	800819e <__lo0bits+0x52>
 8008158:	079a      	lsls	r2, r3, #30
 800815a:	bf49      	itett	mi
 800815c:	085b      	lsrmi	r3, r3, #1
 800815e:	089b      	lsrpl	r3, r3, #2
 8008160:	6003      	strmi	r3, [r0, #0]
 8008162:	2201      	movmi	r2, #1
 8008164:	bf5c      	itt	pl
 8008166:	6003      	strpl	r3, [r0, #0]
 8008168:	2202      	movpl	r2, #2
 800816a:	4610      	mov	r0, r2
 800816c:	4770      	bx	lr
 800816e:	b299      	uxth	r1, r3
 8008170:	b909      	cbnz	r1, 8008176 <__lo0bits+0x2a>
 8008172:	0c1b      	lsrs	r3, r3, #16
 8008174:	2210      	movs	r2, #16
 8008176:	b2d9      	uxtb	r1, r3
 8008178:	b909      	cbnz	r1, 800817e <__lo0bits+0x32>
 800817a:	3208      	adds	r2, #8
 800817c:	0a1b      	lsrs	r3, r3, #8
 800817e:	0719      	lsls	r1, r3, #28
 8008180:	bf04      	itt	eq
 8008182:	091b      	lsreq	r3, r3, #4
 8008184:	3204      	addeq	r2, #4
 8008186:	0799      	lsls	r1, r3, #30
 8008188:	bf04      	itt	eq
 800818a:	089b      	lsreq	r3, r3, #2
 800818c:	3202      	addeq	r2, #2
 800818e:	07d9      	lsls	r1, r3, #31
 8008190:	d403      	bmi.n	800819a <__lo0bits+0x4e>
 8008192:	085b      	lsrs	r3, r3, #1
 8008194:	f102 0201 	add.w	r2, r2, #1
 8008198:	d003      	beq.n	80081a2 <__lo0bits+0x56>
 800819a:	6003      	str	r3, [r0, #0]
 800819c:	e7e5      	b.n	800816a <__lo0bits+0x1e>
 800819e:	2200      	movs	r2, #0
 80081a0:	e7e3      	b.n	800816a <__lo0bits+0x1e>
 80081a2:	2220      	movs	r2, #32
 80081a4:	e7e1      	b.n	800816a <__lo0bits+0x1e>
	...

080081a8 <__i2b>:
 80081a8:	b510      	push	{r4, lr}
 80081aa:	460c      	mov	r4, r1
 80081ac:	2101      	movs	r1, #1
 80081ae:	f7ff ff05 	bl	8007fbc <_Balloc>
 80081b2:	4602      	mov	r2, r0
 80081b4:	b928      	cbnz	r0, 80081c2 <__i2b+0x1a>
 80081b6:	4b05      	ldr	r3, [pc, #20]	; (80081cc <__i2b+0x24>)
 80081b8:	4805      	ldr	r0, [pc, #20]	; (80081d0 <__i2b+0x28>)
 80081ba:	f240 1145 	movw	r1, #325	; 0x145
 80081be:	f000 fca9 	bl	8008b14 <__assert_func>
 80081c2:	2301      	movs	r3, #1
 80081c4:	6144      	str	r4, [r0, #20]
 80081c6:	6103      	str	r3, [r0, #16]
 80081c8:	bd10      	pop	{r4, pc}
 80081ca:	bf00      	nop
 80081cc:	08009478 	.word	0x08009478
 80081d0:	08009489 	.word	0x08009489

080081d4 <__multiply>:
 80081d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081d8:	4691      	mov	r9, r2
 80081da:	690a      	ldr	r2, [r1, #16]
 80081dc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80081e0:	429a      	cmp	r2, r3
 80081e2:	bfb8      	it	lt
 80081e4:	460b      	movlt	r3, r1
 80081e6:	460c      	mov	r4, r1
 80081e8:	bfbc      	itt	lt
 80081ea:	464c      	movlt	r4, r9
 80081ec:	4699      	movlt	r9, r3
 80081ee:	6927      	ldr	r7, [r4, #16]
 80081f0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80081f4:	68a3      	ldr	r3, [r4, #8]
 80081f6:	6861      	ldr	r1, [r4, #4]
 80081f8:	eb07 060a 	add.w	r6, r7, sl
 80081fc:	42b3      	cmp	r3, r6
 80081fe:	b085      	sub	sp, #20
 8008200:	bfb8      	it	lt
 8008202:	3101      	addlt	r1, #1
 8008204:	f7ff feda 	bl	8007fbc <_Balloc>
 8008208:	b930      	cbnz	r0, 8008218 <__multiply+0x44>
 800820a:	4602      	mov	r2, r0
 800820c:	4b44      	ldr	r3, [pc, #272]	; (8008320 <__multiply+0x14c>)
 800820e:	4845      	ldr	r0, [pc, #276]	; (8008324 <__multiply+0x150>)
 8008210:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8008214:	f000 fc7e 	bl	8008b14 <__assert_func>
 8008218:	f100 0514 	add.w	r5, r0, #20
 800821c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008220:	462b      	mov	r3, r5
 8008222:	2200      	movs	r2, #0
 8008224:	4543      	cmp	r3, r8
 8008226:	d321      	bcc.n	800826c <__multiply+0x98>
 8008228:	f104 0314 	add.w	r3, r4, #20
 800822c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008230:	f109 0314 	add.w	r3, r9, #20
 8008234:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008238:	9202      	str	r2, [sp, #8]
 800823a:	1b3a      	subs	r2, r7, r4
 800823c:	3a15      	subs	r2, #21
 800823e:	f022 0203 	bic.w	r2, r2, #3
 8008242:	3204      	adds	r2, #4
 8008244:	f104 0115 	add.w	r1, r4, #21
 8008248:	428f      	cmp	r7, r1
 800824a:	bf38      	it	cc
 800824c:	2204      	movcc	r2, #4
 800824e:	9201      	str	r2, [sp, #4]
 8008250:	9a02      	ldr	r2, [sp, #8]
 8008252:	9303      	str	r3, [sp, #12]
 8008254:	429a      	cmp	r2, r3
 8008256:	d80c      	bhi.n	8008272 <__multiply+0x9e>
 8008258:	2e00      	cmp	r6, #0
 800825a:	dd03      	ble.n	8008264 <__multiply+0x90>
 800825c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008260:	2b00      	cmp	r3, #0
 8008262:	d05b      	beq.n	800831c <__multiply+0x148>
 8008264:	6106      	str	r6, [r0, #16]
 8008266:	b005      	add	sp, #20
 8008268:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800826c:	f843 2b04 	str.w	r2, [r3], #4
 8008270:	e7d8      	b.n	8008224 <__multiply+0x50>
 8008272:	f8b3 a000 	ldrh.w	sl, [r3]
 8008276:	f1ba 0f00 	cmp.w	sl, #0
 800827a:	d024      	beq.n	80082c6 <__multiply+0xf2>
 800827c:	f104 0e14 	add.w	lr, r4, #20
 8008280:	46a9      	mov	r9, r5
 8008282:	f04f 0c00 	mov.w	ip, #0
 8008286:	f85e 2b04 	ldr.w	r2, [lr], #4
 800828a:	f8d9 1000 	ldr.w	r1, [r9]
 800828e:	fa1f fb82 	uxth.w	fp, r2
 8008292:	b289      	uxth	r1, r1
 8008294:	fb0a 110b 	mla	r1, sl, fp, r1
 8008298:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800829c:	f8d9 2000 	ldr.w	r2, [r9]
 80082a0:	4461      	add	r1, ip
 80082a2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80082a6:	fb0a c20b 	mla	r2, sl, fp, ip
 80082aa:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80082ae:	b289      	uxth	r1, r1
 80082b0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80082b4:	4577      	cmp	r7, lr
 80082b6:	f849 1b04 	str.w	r1, [r9], #4
 80082ba:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80082be:	d8e2      	bhi.n	8008286 <__multiply+0xb2>
 80082c0:	9a01      	ldr	r2, [sp, #4]
 80082c2:	f845 c002 	str.w	ip, [r5, r2]
 80082c6:	9a03      	ldr	r2, [sp, #12]
 80082c8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80082cc:	3304      	adds	r3, #4
 80082ce:	f1b9 0f00 	cmp.w	r9, #0
 80082d2:	d021      	beq.n	8008318 <__multiply+0x144>
 80082d4:	6829      	ldr	r1, [r5, #0]
 80082d6:	f104 0c14 	add.w	ip, r4, #20
 80082da:	46ae      	mov	lr, r5
 80082dc:	f04f 0a00 	mov.w	sl, #0
 80082e0:	f8bc b000 	ldrh.w	fp, [ip]
 80082e4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80082e8:	fb09 220b 	mla	r2, r9, fp, r2
 80082ec:	4452      	add	r2, sl
 80082ee:	b289      	uxth	r1, r1
 80082f0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80082f4:	f84e 1b04 	str.w	r1, [lr], #4
 80082f8:	f85c 1b04 	ldr.w	r1, [ip], #4
 80082fc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008300:	f8be 1000 	ldrh.w	r1, [lr]
 8008304:	fb09 110a 	mla	r1, r9, sl, r1
 8008308:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800830c:	4567      	cmp	r7, ip
 800830e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008312:	d8e5      	bhi.n	80082e0 <__multiply+0x10c>
 8008314:	9a01      	ldr	r2, [sp, #4]
 8008316:	50a9      	str	r1, [r5, r2]
 8008318:	3504      	adds	r5, #4
 800831a:	e799      	b.n	8008250 <__multiply+0x7c>
 800831c:	3e01      	subs	r6, #1
 800831e:	e79b      	b.n	8008258 <__multiply+0x84>
 8008320:	08009478 	.word	0x08009478
 8008324:	08009489 	.word	0x08009489

08008328 <__pow5mult>:
 8008328:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800832c:	4615      	mov	r5, r2
 800832e:	f012 0203 	ands.w	r2, r2, #3
 8008332:	4606      	mov	r6, r0
 8008334:	460f      	mov	r7, r1
 8008336:	d007      	beq.n	8008348 <__pow5mult+0x20>
 8008338:	4c25      	ldr	r4, [pc, #148]	; (80083d0 <__pow5mult+0xa8>)
 800833a:	3a01      	subs	r2, #1
 800833c:	2300      	movs	r3, #0
 800833e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008342:	f7ff fe9d 	bl	8008080 <__multadd>
 8008346:	4607      	mov	r7, r0
 8008348:	10ad      	asrs	r5, r5, #2
 800834a:	d03d      	beq.n	80083c8 <__pow5mult+0xa0>
 800834c:	69f4      	ldr	r4, [r6, #28]
 800834e:	b97c      	cbnz	r4, 8008370 <__pow5mult+0x48>
 8008350:	2010      	movs	r0, #16
 8008352:	f7ff fd7f 	bl	8007e54 <malloc>
 8008356:	4602      	mov	r2, r0
 8008358:	61f0      	str	r0, [r6, #28]
 800835a:	b928      	cbnz	r0, 8008368 <__pow5mult+0x40>
 800835c:	4b1d      	ldr	r3, [pc, #116]	; (80083d4 <__pow5mult+0xac>)
 800835e:	481e      	ldr	r0, [pc, #120]	; (80083d8 <__pow5mult+0xb0>)
 8008360:	f240 11b3 	movw	r1, #435	; 0x1b3
 8008364:	f000 fbd6 	bl	8008b14 <__assert_func>
 8008368:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800836c:	6004      	str	r4, [r0, #0]
 800836e:	60c4      	str	r4, [r0, #12]
 8008370:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8008374:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008378:	b94c      	cbnz	r4, 800838e <__pow5mult+0x66>
 800837a:	f240 2171 	movw	r1, #625	; 0x271
 800837e:	4630      	mov	r0, r6
 8008380:	f7ff ff12 	bl	80081a8 <__i2b>
 8008384:	2300      	movs	r3, #0
 8008386:	f8c8 0008 	str.w	r0, [r8, #8]
 800838a:	4604      	mov	r4, r0
 800838c:	6003      	str	r3, [r0, #0]
 800838e:	f04f 0900 	mov.w	r9, #0
 8008392:	07eb      	lsls	r3, r5, #31
 8008394:	d50a      	bpl.n	80083ac <__pow5mult+0x84>
 8008396:	4639      	mov	r1, r7
 8008398:	4622      	mov	r2, r4
 800839a:	4630      	mov	r0, r6
 800839c:	f7ff ff1a 	bl	80081d4 <__multiply>
 80083a0:	4639      	mov	r1, r7
 80083a2:	4680      	mov	r8, r0
 80083a4:	4630      	mov	r0, r6
 80083a6:	f7ff fe49 	bl	800803c <_Bfree>
 80083aa:	4647      	mov	r7, r8
 80083ac:	106d      	asrs	r5, r5, #1
 80083ae:	d00b      	beq.n	80083c8 <__pow5mult+0xa0>
 80083b0:	6820      	ldr	r0, [r4, #0]
 80083b2:	b938      	cbnz	r0, 80083c4 <__pow5mult+0x9c>
 80083b4:	4622      	mov	r2, r4
 80083b6:	4621      	mov	r1, r4
 80083b8:	4630      	mov	r0, r6
 80083ba:	f7ff ff0b 	bl	80081d4 <__multiply>
 80083be:	6020      	str	r0, [r4, #0]
 80083c0:	f8c0 9000 	str.w	r9, [r0]
 80083c4:	4604      	mov	r4, r0
 80083c6:	e7e4      	b.n	8008392 <__pow5mult+0x6a>
 80083c8:	4638      	mov	r0, r7
 80083ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80083ce:	bf00      	nop
 80083d0:	080095d8 	.word	0x080095d8
 80083d4:	08009409 	.word	0x08009409
 80083d8:	08009489 	.word	0x08009489

080083dc <__lshift>:
 80083dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80083e0:	460c      	mov	r4, r1
 80083e2:	6849      	ldr	r1, [r1, #4]
 80083e4:	6923      	ldr	r3, [r4, #16]
 80083e6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80083ea:	68a3      	ldr	r3, [r4, #8]
 80083ec:	4607      	mov	r7, r0
 80083ee:	4691      	mov	r9, r2
 80083f0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80083f4:	f108 0601 	add.w	r6, r8, #1
 80083f8:	42b3      	cmp	r3, r6
 80083fa:	db0b      	blt.n	8008414 <__lshift+0x38>
 80083fc:	4638      	mov	r0, r7
 80083fe:	f7ff fddd 	bl	8007fbc <_Balloc>
 8008402:	4605      	mov	r5, r0
 8008404:	b948      	cbnz	r0, 800841a <__lshift+0x3e>
 8008406:	4602      	mov	r2, r0
 8008408:	4b28      	ldr	r3, [pc, #160]	; (80084ac <__lshift+0xd0>)
 800840a:	4829      	ldr	r0, [pc, #164]	; (80084b0 <__lshift+0xd4>)
 800840c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8008410:	f000 fb80 	bl	8008b14 <__assert_func>
 8008414:	3101      	adds	r1, #1
 8008416:	005b      	lsls	r3, r3, #1
 8008418:	e7ee      	b.n	80083f8 <__lshift+0x1c>
 800841a:	2300      	movs	r3, #0
 800841c:	f100 0114 	add.w	r1, r0, #20
 8008420:	f100 0210 	add.w	r2, r0, #16
 8008424:	4618      	mov	r0, r3
 8008426:	4553      	cmp	r3, sl
 8008428:	db33      	blt.n	8008492 <__lshift+0xb6>
 800842a:	6920      	ldr	r0, [r4, #16]
 800842c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008430:	f104 0314 	add.w	r3, r4, #20
 8008434:	f019 091f 	ands.w	r9, r9, #31
 8008438:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800843c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008440:	d02b      	beq.n	800849a <__lshift+0xbe>
 8008442:	f1c9 0e20 	rsb	lr, r9, #32
 8008446:	468a      	mov	sl, r1
 8008448:	2200      	movs	r2, #0
 800844a:	6818      	ldr	r0, [r3, #0]
 800844c:	fa00 f009 	lsl.w	r0, r0, r9
 8008450:	4310      	orrs	r0, r2
 8008452:	f84a 0b04 	str.w	r0, [sl], #4
 8008456:	f853 2b04 	ldr.w	r2, [r3], #4
 800845a:	459c      	cmp	ip, r3
 800845c:	fa22 f20e 	lsr.w	r2, r2, lr
 8008460:	d8f3      	bhi.n	800844a <__lshift+0x6e>
 8008462:	ebac 0304 	sub.w	r3, ip, r4
 8008466:	3b15      	subs	r3, #21
 8008468:	f023 0303 	bic.w	r3, r3, #3
 800846c:	3304      	adds	r3, #4
 800846e:	f104 0015 	add.w	r0, r4, #21
 8008472:	4584      	cmp	ip, r0
 8008474:	bf38      	it	cc
 8008476:	2304      	movcc	r3, #4
 8008478:	50ca      	str	r2, [r1, r3]
 800847a:	b10a      	cbz	r2, 8008480 <__lshift+0xa4>
 800847c:	f108 0602 	add.w	r6, r8, #2
 8008480:	3e01      	subs	r6, #1
 8008482:	4638      	mov	r0, r7
 8008484:	612e      	str	r6, [r5, #16]
 8008486:	4621      	mov	r1, r4
 8008488:	f7ff fdd8 	bl	800803c <_Bfree>
 800848c:	4628      	mov	r0, r5
 800848e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008492:	f842 0f04 	str.w	r0, [r2, #4]!
 8008496:	3301      	adds	r3, #1
 8008498:	e7c5      	b.n	8008426 <__lshift+0x4a>
 800849a:	3904      	subs	r1, #4
 800849c:	f853 2b04 	ldr.w	r2, [r3], #4
 80084a0:	f841 2f04 	str.w	r2, [r1, #4]!
 80084a4:	459c      	cmp	ip, r3
 80084a6:	d8f9      	bhi.n	800849c <__lshift+0xc0>
 80084a8:	e7ea      	b.n	8008480 <__lshift+0xa4>
 80084aa:	bf00      	nop
 80084ac:	08009478 	.word	0x08009478
 80084b0:	08009489 	.word	0x08009489

080084b4 <__mcmp>:
 80084b4:	b530      	push	{r4, r5, lr}
 80084b6:	6902      	ldr	r2, [r0, #16]
 80084b8:	690c      	ldr	r4, [r1, #16]
 80084ba:	1b12      	subs	r2, r2, r4
 80084bc:	d10e      	bne.n	80084dc <__mcmp+0x28>
 80084be:	f100 0314 	add.w	r3, r0, #20
 80084c2:	3114      	adds	r1, #20
 80084c4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80084c8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80084cc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80084d0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80084d4:	42a5      	cmp	r5, r4
 80084d6:	d003      	beq.n	80084e0 <__mcmp+0x2c>
 80084d8:	d305      	bcc.n	80084e6 <__mcmp+0x32>
 80084da:	2201      	movs	r2, #1
 80084dc:	4610      	mov	r0, r2
 80084de:	bd30      	pop	{r4, r5, pc}
 80084e0:	4283      	cmp	r3, r0
 80084e2:	d3f3      	bcc.n	80084cc <__mcmp+0x18>
 80084e4:	e7fa      	b.n	80084dc <__mcmp+0x28>
 80084e6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80084ea:	e7f7      	b.n	80084dc <__mcmp+0x28>

080084ec <__mdiff>:
 80084ec:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80084f0:	460c      	mov	r4, r1
 80084f2:	4606      	mov	r6, r0
 80084f4:	4611      	mov	r1, r2
 80084f6:	4620      	mov	r0, r4
 80084f8:	4690      	mov	r8, r2
 80084fa:	f7ff ffdb 	bl	80084b4 <__mcmp>
 80084fe:	1e05      	subs	r5, r0, #0
 8008500:	d110      	bne.n	8008524 <__mdiff+0x38>
 8008502:	4629      	mov	r1, r5
 8008504:	4630      	mov	r0, r6
 8008506:	f7ff fd59 	bl	8007fbc <_Balloc>
 800850a:	b930      	cbnz	r0, 800851a <__mdiff+0x2e>
 800850c:	4b3a      	ldr	r3, [pc, #232]	; (80085f8 <__mdiff+0x10c>)
 800850e:	4602      	mov	r2, r0
 8008510:	f240 2137 	movw	r1, #567	; 0x237
 8008514:	4839      	ldr	r0, [pc, #228]	; (80085fc <__mdiff+0x110>)
 8008516:	f000 fafd 	bl	8008b14 <__assert_func>
 800851a:	2301      	movs	r3, #1
 800851c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008520:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008524:	bfa4      	itt	ge
 8008526:	4643      	movge	r3, r8
 8008528:	46a0      	movge	r8, r4
 800852a:	4630      	mov	r0, r6
 800852c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008530:	bfa6      	itte	ge
 8008532:	461c      	movge	r4, r3
 8008534:	2500      	movge	r5, #0
 8008536:	2501      	movlt	r5, #1
 8008538:	f7ff fd40 	bl	8007fbc <_Balloc>
 800853c:	b920      	cbnz	r0, 8008548 <__mdiff+0x5c>
 800853e:	4b2e      	ldr	r3, [pc, #184]	; (80085f8 <__mdiff+0x10c>)
 8008540:	4602      	mov	r2, r0
 8008542:	f240 2145 	movw	r1, #581	; 0x245
 8008546:	e7e5      	b.n	8008514 <__mdiff+0x28>
 8008548:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800854c:	6926      	ldr	r6, [r4, #16]
 800854e:	60c5      	str	r5, [r0, #12]
 8008550:	f104 0914 	add.w	r9, r4, #20
 8008554:	f108 0514 	add.w	r5, r8, #20
 8008558:	f100 0e14 	add.w	lr, r0, #20
 800855c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008560:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008564:	f108 0210 	add.w	r2, r8, #16
 8008568:	46f2      	mov	sl, lr
 800856a:	2100      	movs	r1, #0
 800856c:	f859 3b04 	ldr.w	r3, [r9], #4
 8008570:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008574:	fa11 f88b 	uxtah	r8, r1, fp
 8008578:	b299      	uxth	r1, r3
 800857a:	0c1b      	lsrs	r3, r3, #16
 800857c:	eba8 0801 	sub.w	r8, r8, r1
 8008580:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008584:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008588:	fa1f f888 	uxth.w	r8, r8
 800858c:	1419      	asrs	r1, r3, #16
 800858e:	454e      	cmp	r6, r9
 8008590:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008594:	f84a 3b04 	str.w	r3, [sl], #4
 8008598:	d8e8      	bhi.n	800856c <__mdiff+0x80>
 800859a:	1b33      	subs	r3, r6, r4
 800859c:	3b15      	subs	r3, #21
 800859e:	f023 0303 	bic.w	r3, r3, #3
 80085a2:	3304      	adds	r3, #4
 80085a4:	3415      	adds	r4, #21
 80085a6:	42a6      	cmp	r6, r4
 80085a8:	bf38      	it	cc
 80085aa:	2304      	movcc	r3, #4
 80085ac:	441d      	add	r5, r3
 80085ae:	4473      	add	r3, lr
 80085b0:	469e      	mov	lr, r3
 80085b2:	462e      	mov	r6, r5
 80085b4:	4566      	cmp	r6, ip
 80085b6:	d30e      	bcc.n	80085d6 <__mdiff+0xea>
 80085b8:	f10c 0203 	add.w	r2, ip, #3
 80085bc:	1b52      	subs	r2, r2, r5
 80085be:	f022 0203 	bic.w	r2, r2, #3
 80085c2:	3d03      	subs	r5, #3
 80085c4:	45ac      	cmp	ip, r5
 80085c6:	bf38      	it	cc
 80085c8:	2200      	movcc	r2, #0
 80085ca:	4413      	add	r3, r2
 80085cc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80085d0:	b17a      	cbz	r2, 80085f2 <__mdiff+0x106>
 80085d2:	6107      	str	r7, [r0, #16]
 80085d4:	e7a4      	b.n	8008520 <__mdiff+0x34>
 80085d6:	f856 8b04 	ldr.w	r8, [r6], #4
 80085da:	fa11 f288 	uxtah	r2, r1, r8
 80085de:	1414      	asrs	r4, r2, #16
 80085e0:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80085e4:	b292      	uxth	r2, r2
 80085e6:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80085ea:	f84e 2b04 	str.w	r2, [lr], #4
 80085ee:	1421      	asrs	r1, r4, #16
 80085f0:	e7e0      	b.n	80085b4 <__mdiff+0xc8>
 80085f2:	3f01      	subs	r7, #1
 80085f4:	e7ea      	b.n	80085cc <__mdiff+0xe0>
 80085f6:	bf00      	nop
 80085f8:	08009478 	.word	0x08009478
 80085fc:	08009489 	.word	0x08009489

08008600 <__d2b>:
 8008600:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008604:	460f      	mov	r7, r1
 8008606:	2101      	movs	r1, #1
 8008608:	ec59 8b10 	vmov	r8, r9, d0
 800860c:	4616      	mov	r6, r2
 800860e:	f7ff fcd5 	bl	8007fbc <_Balloc>
 8008612:	4604      	mov	r4, r0
 8008614:	b930      	cbnz	r0, 8008624 <__d2b+0x24>
 8008616:	4602      	mov	r2, r0
 8008618:	4b24      	ldr	r3, [pc, #144]	; (80086ac <__d2b+0xac>)
 800861a:	4825      	ldr	r0, [pc, #148]	; (80086b0 <__d2b+0xb0>)
 800861c:	f240 310f 	movw	r1, #783	; 0x30f
 8008620:	f000 fa78 	bl	8008b14 <__assert_func>
 8008624:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008628:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800862c:	bb2d      	cbnz	r5, 800867a <__d2b+0x7a>
 800862e:	9301      	str	r3, [sp, #4]
 8008630:	f1b8 0300 	subs.w	r3, r8, #0
 8008634:	d026      	beq.n	8008684 <__d2b+0x84>
 8008636:	4668      	mov	r0, sp
 8008638:	9300      	str	r3, [sp, #0]
 800863a:	f7ff fd87 	bl	800814c <__lo0bits>
 800863e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008642:	b1e8      	cbz	r0, 8008680 <__d2b+0x80>
 8008644:	f1c0 0320 	rsb	r3, r0, #32
 8008648:	fa02 f303 	lsl.w	r3, r2, r3
 800864c:	430b      	orrs	r3, r1
 800864e:	40c2      	lsrs	r2, r0
 8008650:	6163      	str	r3, [r4, #20]
 8008652:	9201      	str	r2, [sp, #4]
 8008654:	9b01      	ldr	r3, [sp, #4]
 8008656:	61a3      	str	r3, [r4, #24]
 8008658:	2b00      	cmp	r3, #0
 800865a:	bf14      	ite	ne
 800865c:	2202      	movne	r2, #2
 800865e:	2201      	moveq	r2, #1
 8008660:	6122      	str	r2, [r4, #16]
 8008662:	b1bd      	cbz	r5, 8008694 <__d2b+0x94>
 8008664:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008668:	4405      	add	r5, r0
 800866a:	603d      	str	r5, [r7, #0]
 800866c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008670:	6030      	str	r0, [r6, #0]
 8008672:	4620      	mov	r0, r4
 8008674:	b003      	add	sp, #12
 8008676:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800867a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800867e:	e7d6      	b.n	800862e <__d2b+0x2e>
 8008680:	6161      	str	r1, [r4, #20]
 8008682:	e7e7      	b.n	8008654 <__d2b+0x54>
 8008684:	a801      	add	r0, sp, #4
 8008686:	f7ff fd61 	bl	800814c <__lo0bits>
 800868a:	9b01      	ldr	r3, [sp, #4]
 800868c:	6163      	str	r3, [r4, #20]
 800868e:	3020      	adds	r0, #32
 8008690:	2201      	movs	r2, #1
 8008692:	e7e5      	b.n	8008660 <__d2b+0x60>
 8008694:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008698:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800869c:	6038      	str	r0, [r7, #0]
 800869e:	6918      	ldr	r0, [r3, #16]
 80086a0:	f7ff fd34 	bl	800810c <__hi0bits>
 80086a4:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80086a8:	e7e2      	b.n	8008670 <__d2b+0x70>
 80086aa:	bf00      	nop
 80086ac:	08009478 	.word	0x08009478
 80086b0:	08009489 	.word	0x08009489

080086b4 <__ssputs_r>:
 80086b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80086b8:	688e      	ldr	r6, [r1, #8]
 80086ba:	461f      	mov	r7, r3
 80086bc:	42be      	cmp	r6, r7
 80086be:	680b      	ldr	r3, [r1, #0]
 80086c0:	4682      	mov	sl, r0
 80086c2:	460c      	mov	r4, r1
 80086c4:	4690      	mov	r8, r2
 80086c6:	d82c      	bhi.n	8008722 <__ssputs_r+0x6e>
 80086c8:	898a      	ldrh	r2, [r1, #12]
 80086ca:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80086ce:	d026      	beq.n	800871e <__ssputs_r+0x6a>
 80086d0:	6965      	ldr	r5, [r4, #20]
 80086d2:	6909      	ldr	r1, [r1, #16]
 80086d4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80086d8:	eba3 0901 	sub.w	r9, r3, r1
 80086dc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80086e0:	1c7b      	adds	r3, r7, #1
 80086e2:	444b      	add	r3, r9
 80086e4:	106d      	asrs	r5, r5, #1
 80086e6:	429d      	cmp	r5, r3
 80086e8:	bf38      	it	cc
 80086ea:	461d      	movcc	r5, r3
 80086ec:	0553      	lsls	r3, r2, #21
 80086ee:	d527      	bpl.n	8008740 <__ssputs_r+0x8c>
 80086f0:	4629      	mov	r1, r5
 80086f2:	f7ff fbd7 	bl	8007ea4 <_malloc_r>
 80086f6:	4606      	mov	r6, r0
 80086f8:	b360      	cbz	r0, 8008754 <__ssputs_r+0xa0>
 80086fa:	6921      	ldr	r1, [r4, #16]
 80086fc:	464a      	mov	r2, r9
 80086fe:	f7fe fcd5 	bl	80070ac <memcpy>
 8008702:	89a3      	ldrh	r3, [r4, #12]
 8008704:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008708:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800870c:	81a3      	strh	r3, [r4, #12]
 800870e:	6126      	str	r6, [r4, #16]
 8008710:	6165      	str	r5, [r4, #20]
 8008712:	444e      	add	r6, r9
 8008714:	eba5 0509 	sub.w	r5, r5, r9
 8008718:	6026      	str	r6, [r4, #0]
 800871a:	60a5      	str	r5, [r4, #8]
 800871c:	463e      	mov	r6, r7
 800871e:	42be      	cmp	r6, r7
 8008720:	d900      	bls.n	8008724 <__ssputs_r+0x70>
 8008722:	463e      	mov	r6, r7
 8008724:	6820      	ldr	r0, [r4, #0]
 8008726:	4632      	mov	r2, r6
 8008728:	4641      	mov	r1, r8
 800872a:	f000 f9c9 	bl	8008ac0 <memmove>
 800872e:	68a3      	ldr	r3, [r4, #8]
 8008730:	1b9b      	subs	r3, r3, r6
 8008732:	60a3      	str	r3, [r4, #8]
 8008734:	6823      	ldr	r3, [r4, #0]
 8008736:	4433      	add	r3, r6
 8008738:	6023      	str	r3, [r4, #0]
 800873a:	2000      	movs	r0, #0
 800873c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008740:	462a      	mov	r2, r5
 8008742:	f000 fa2d 	bl	8008ba0 <_realloc_r>
 8008746:	4606      	mov	r6, r0
 8008748:	2800      	cmp	r0, #0
 800874a:	d1e0      	bne.n	800870e <__ssputs_r+0x5a>
 800874c:	6921      	ldr	r1, [r4, #16]
 800874e:	4650      	mov	r0, sl
 8008750:	f7ff fb34 	bl	8007dbc <_free_r>
 8008754:	230c      	movs	r3, #12
 8008756:	f8ca 3000 	str.w	r3, [sl]
 800875a:	89a3      	ldrh	r3, [r4, #12]
 800875c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008760:	81a3      	strh	r3, [r4, #12]
 8008762:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008766:	e7e9      	b.n	800873c <__ssputs_r+0x88>

08008768 <_svfiprintf_r>:
 8008768:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800876c:	4698      	mov	r8, r3
 800876e:	898b      	ldrh	r3, [r1, #12]
 8008770:	061b      	lsls	r3, r3, #24
 8008772:	b09d      	sub	sp, #116	; 0x74
 8008774:	4607      	mov	r7, r0
 8008776:	460d      	mov	r5, r1
 8008778:	4614      	mov	r4, r2
 800877a:	d50e      	bpl.n	800879a <_svfiprintf_r+0x32>
 800877c:	690b      	ldr	r3, [r1, #16]
 800877e:	b963      	cbnz	r3, 800879a <_svfiprintf_r+0x32>
 8008780:	2140      	movs	r1, #64	; 0x40
 8008782:	f7ff fb8f 	bl	8007ea4 <_malloc_r>
 8008786:	6028      	str	r0, [r5, #0]
 8008788:	6128      	str	r0, [r5, #16]
 800878a:	b920      	cbnz	r0, 8008796 <_svfiprintf_r+0x2e>
 800878c:	230c      	movs	r3, #12
 800878e:	603b      	str	r3, [r7, #0]
 8008790:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008794:	e0d0      	b.n	8008938 <_svfiprintf_r+0x1d0>
 8008796:	2340      	movs	r3, #64	; 0x40
 8008798:	616b      	str	r3, [r5, #20]
 800879a:	2300      	movs	r3, #0
 800879c:	9309      	str	r3, [sp, #36]	; 0x24
 800879e:	2320      	movs	r3, #32
 80087a0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80087a4:	f8cd 800c 	str.w	r8, [sp, #12]
 80087a8:	2330      	movs	r3, #48	; 0x30
 80087aa:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008950 <_svfiprintf_r+0x1e8>
 80087ae:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80087b2:	f04f 0901 	mov.w	r9, #1
 80087b6:	4623      	mov	r3, r4
 80087b8:	469a      	mov	sl, r3
 80087ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 80087be:	b10a      	cbz	r2, 80087c4 <_svfiprintf_r+0x5c>
 80087c0:	2a25      	cmp	r2, #37	; 0x25
 80087c2:	d1f9      	bne.n	80087b8 <_svfiprintf_r+0x50>
 80087c4:	ebba 0b04 	subs.w	fp, sl, r4
 80087c8:	d00b      	beq.n	80087e2 <_svfiprintf_r+0x7a>
 80087ca:	465b      	mov	r3, fp
 80087cc:	4622      	mov	r2, r4
 80087ce:	4629      	mov	r1, r5
 80087d0:	4638      	mov	r0, r7
 80087d2:	f7ff ff6f 	bl	80086b4 <__ssputs_r>
 80087d6:	3001      	adds	r0, #1
 80087d8:	f000 80a9 	beq.w	800892e <_svfiprintf_r+0x1c6>
 80087dc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80087de:	445a      	add	r2, fp
 80087e0:	9209      	str	r2, [sp, #36]	; 0x24
 80087e2:	f89a 3000 	ldrb.w	r3, [sl]
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	f000 80a1 	beq.w	800892e <_svfiprintf_r+0x1c6>
 80087ec:	2300      	movs	r3, #0
 80087ee:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80087f2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80087f6:	f10a 0a01 	add.w	sl, sl, #1
 80087fa:	9304      	str	r3, [sp, #16]
 80087fc:	9307      	str	r3, [sp, #28]
 80087fe:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008802:	931a      	str	r3, [sp, #104]	; 0x68
 8008804:	4654      	mov	r4, sl
 8008806:	2205      	movs	r2, #5
 8008808:	f814 1b01 	ldrb.w	r1, [r4], #1
 800880c:	4850      	ldr	r0, [pc, #320]	; (8008950 <_svfiprintf_r+0x1e8>)
 800880e:	f7f7 fcff 	bl	8000210 <memchr>
 8008812:	9a04      	ldr	r2, [sp, #16]
 8008814:	b9d8      	cbnz	r0, 800884e <_svfiprintf_r+0xe6>
 8008816:	06d0      	lsls	r0, r2, #27
 8008818:	bf44      	itt	mi
 800881a:	2320      	movmi	r3, #32
 800881c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008820:	0711      	lsls	r1, r2, #28
 8008822:	bf44      	itt	mi
 8008824:	232b      	movmi	r3, #43	; 0x2b
 8008826:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800882a:	f89a 3000 	ldrb.w	r3, [sl]
 800882e:	2b2a      	cmp	r3, #42	; 0x2a
 8008830:	d015      	beq.n	800885e <_svfiprintf_r+0xf6>
 8008832:	9a07      	ldr	r2, [sp, #28]
 8008834:	4654      	mov	r4, sl
 8008836:	2000      	movs	r0, #0
 8008838:	f04f 0c0a 	mov.w	ip, #10
 800883c:	4621      	mov	r1, r4
 800883e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008842:	3b30      	subs	r3, #48	; 0x30
 8008844:	2b09      	cmp	r3, #9
 8008846:	d94d      	bls.n	80088e4 <_svfiprintf_r+0x17c>
 8008848:	b1b0      	cbz	r0, 8008878 <_svfiprintf_r+0x110>
 800884a:	9207      	str	r2, [sp, #28]
 800884c:	e014      	b.n	8008878 <_svfiprintf_r+0x110>
 800884e:	eba0 0308 	sub.w	r3, r0, r8
 8008852:	fa09 f303 	lsl.w	r3, r9, r3
 8008856:	4313      	orrs	r3, r2
 8008858:	9304      	str	r3, [sp, #16]
 800885a:	46a2      	mov	sl, r4
 800885c:	e7d2      	b.n	8008804 <_svfiprintf_r+0x9c>
 800885e:	9b03      	ldr	r3, [sp, #12]
 8008860:	1d19      	adds	r1, r3, #4
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	9103      	str	r1, [sp, #12]
 8008866:	2b00      	cmp	r3, #0
 8008868:	bfbb      	ittet	lt
 800886a:	425b      	neglt	r3, r3
 800886c:	f042 0202 	orrlt.w	r2, r2, #2
 8008870:	9307      	strge	r3, [sp, #28]
 8008872:	9307      	strlt	r3, [sp, #28]
 8008874:	bfb8      	it	lt
 8008876:	9204      	strlt	r2, [sp, #16]
 8008878:	7823      	ldrb	r3, [r4, #0]
 800887a:	2b2e      	cmp	r3, #46	; 0x2e
 800887c:	d10c      	bne.n	8008898 <_svfiprintf_r+0x130>
 800887e:	7863      	ldrb	r3, [r4, #1]
 8008880:	2b2a      	cmp	r3, #42	; 0x2a
 8008882:	d134      	bne.n	80088ee <_svfiprintf_r+0x186>
 8008884:	9b03      	ldr	r3, [sp, #12]
 8008886:	1d1a      	adds	r2, r3, #4
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	9203      	str	r2, [sp, #12]
 800888c:	2b00      	cmp	r3, #0
 800888e:	bfb8      	it	lt
 8008890:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8008894:	3402      	adds	r4, #2
 8008896:	9305      	str	r3, [sp, #20]
 8008898:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8008960 <_svfiprintf_r+0x1f8>
 800889c:	7821      	ldrb	r1, [r4, #0]
 800889e:	2203      	movs	r2, #3
 80088a0:	4650      	mov	r0, sl
 80088a2:	f7f7 fcb5 	bl	8000210 <memchr>
 80088a6:	b138      	cbz	r0, 80088b8 <_svfiprintf_r+0x150>
 80088a8:	9b04      	ldr	r3, [sp, #16]
 80088aa:	eba0 000a 	sub.w	r0, r0, sl
 80088ae:	2240      	movs	r2, #64	; 0x40
 80088b0:	4082      	lsls	r2, r0
 80088b2:	4313      	orrs	r3, r2
 80088b4:	3401      	adds	r4, #1
 80088b6:	9304      	str	r3, [sp, #16]
 80088b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80088bc:	4825      	ldr	r0, [pc, #148]	; (8008954 <_svfiprintf_r+0x1ec>)
 80088be:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80088c2:	2206      	movs	r2, #6
 80088c4:	f7f7 fca4 	bl	8000210 <memchr>
 80088c8:	2800      	cmp	r0, #0
 80088ca:	d038      	beq.n	800893e <_svfiprintf_r+0x1d6>
 80088cc:	4b22      	ldr	r3, [pc, #136]	; (8008958 <_svfiprintf_r+0x1f0>)
 80088ce:	bb1b      	cbnz	r3, 8008918 <_svfiprintf_r+0x1b0>
 80088d0:	9b03      	ldr	r3, [sp, #12]
 80088d2:	3307      	adds	r3, #7
 80088d4:	f023 0307 	bic.w	r3, r3, #7
 80088d8:	3308      	adds	r3, #8
 80088da:	9303      	str	r3, [sp, #12]
 80088dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088de:	4433      	add	r3, r6
 80088e0:	9309      	str	r3, [sp, #36]	; 0x24
 80088e2:	e768      	b.n	80087b6 <_svfiprintf_r+0x4e>
 80088e4:	fb0c 3202 	mla	r2, ip, r2, r3
 80088e8:	460c      	mov	r4, r1
 80088ea:	2001      	movs	r0, #1
 80088ec:	e7a6      	b.n	800883c <_svfiprintf_r+0xd4>
 80088ee:	2300      	movs	r3, #0
 80088f0:	3401      	adds	r4, #1
 80088f2:	9305      	str	r3, [sp, #20]
 80088f4:	4619      	mov	r1, r3
 80088f6:	f04f 0c0a 	mov.w	ip, #10
 80088fa:	4620      	mov	r0, r4
 80088fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008900:	3a30      	subs	r2, #48	; 0x30
 8008902:	2a09      	cmp	r2, #9
 8008904:	d903      	bls.n	800890e <_svfiprintf_r+0x1a6>
 8008906:	2b00      	cmp	r3, #0
 8008908:	d0c6      	beq.n	8008898 <_svfiprintf_r+0x130>
 800890a:	9105      	str	r1, [sp, #20]
 800890c:	e7c4      	b.n	8008898 <_svfiprintf_r+0x130>
 800890e:	fb0c 2101 	mla	r1, ip, r1, r2
 8008912:	4604      	mov	r4, r0
 8008914:	2301      	movs	r3, #1
 8008916:	e7f0      	b.n	80088fa <_svfiprintf_r+0x192>
 8008918:	ab03      	add	r3, sp, #12
 800891a:	9300      	str	r3, [sp, #0]
 800891c:	462a      	mov	r2, r5
 800891e:	4b0f      	ldr	r3, [pc, #60]	; (800895c <_svfiprintf_r+0x1f4>)
 8008920:	a904      	add	r1, sp, #16
 8008922:	4638      	mov	r0, r7
 8008924:	f7fd fe6a 	bl	80065fc <_printf_float>
 8008928:	1c42      	adds	r2, r0, #1
 800892a:	4606      	mov	r6, r0
 800892c:	d1d6      	bne.n	80088dc <_svfiprintf_r+0x174>
 800892e:	89ab      	ldrh	r3, [r5, #12]
 8008930:	065b      	lsls	r3, r3, #25
 8008932:	f53f af2d 	bmi.w	8008790 <_svfiprintf_r+0x28>
 8008936:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008938:	b01d      	add	sp, #116	; 0x74
 800893a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800893e:	ab03      	add	r3, sp, #12
 8008940:	9300      	str	r3, [sp, #0]
 8008942:	462a      	mov	r2, r5
 8008944:	4b05      	ldr	r3, [pc, #20]	; (800895c <_svfiprintf_r+0x1f4>)
 8008946:	a904      	add	r1, sp, #16
 8008948:	4638      	mov	r0, r7
 800894a:	f7fe f8fb 	bl	8006b44 <_printf_i>
 800894e:	e7eb      	b.n	8008928 <_svfiprintf_r+0x1c0>
 8008950:	080095e4 	.word	0x080095e4
 8008954:	080095ee 	.word	0x080095ee
 8008958:	080065fd 	.word	0x080065fd
 800895c:	080086b5 	.word	0x080086b5
 8008960:	080095ea 	.word	0x080095ea

08008964 <__sflush_r>:
 8008964:	898a      	ldrh	r2, [r1, #12]
 8008966:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800896a:	4605      	mov	r5, r0
 800896c:	0710      	lsls	r0, r2, #28
 800896e:	460c      	mov	r4, r1
 8008970:	d458      	bmi.n	8008a24 <__sflush_r+0xc0>
 8008972:	684b      	ldr	r3, [r1, #4]
 8008974:	2b00      	cmp	r3, #0
 8008976:	dc05      	bgt.n	8008984 <__sflush_r+0x20>
 8008978:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800897a:	2b00      	cmp	r3, #0
 800897c:	dc02      	bgt.n	8008984 <__sflush_r+0x20>
 800897e:	2000      	movs	r0, #0
 8008980:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008984:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008986:	2e00      	cmp	r6, #0
 8008988:	d0f9      	beq.n	800897e <__sflush_r+0x1a>
 800898a:	2300      	movs	r3, #0
 800898c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008990:	682f      	ldr	r7, [r5, #0]
 8008992:	6a21      	ldr	r1, [r4, #32]
 8008994:	602b      	str	r3, [r5, #0]
 8008996:	d032      	beq.n	80089fe <__sflush_r+0x9a>
 8008998:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800899a:	89a3      	ldrh	r3, [r4, #12]
 800899c:	075a      	lsls	r2, r3, #29
 800899e:	d505      	bpl.n	80089ac <__sflush_r+0x48>
 80089a0:	6863      	ldr	r3, [r4, #4]
 80089a2:	1ac0      	subs	r0, r0, r3
 80089a4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80089a6:	b10b      	cbz	r3, 80089ac <__sflush_r+0x48>
 80089a8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80089aa:	1ac0      	subs	r0, r0, r3
 80089ac:	2300      	movs	r3, #0
 80089ae:	4602      	mov	r2, r0
 80089b0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80089b2:	6a21      	ldr	r1, [r4, #32]
 80089b4:	4628      	mov	r0, r5
 80089b6:	47b0      	blx	r6
 80089b8:	1c43      	adds	r3, r0, #1
 80089ba:	89a3      	ldrh	r3, [r4, #12]
 80089bc:	d106      	bne.n	80089cc <__sflush_r+0x68>
 80089be:	6829      	ldr	r1, [r5, #0]
 80089c0:	291d      	cmp	r1, #29
 80089c2:	d82b      	bhi.n	8008a1c <__sflush_r+0xb8>
 80089c4:	4a29      	ldr	r2, [pc, #164]	; (8008a6c <__sflush_r+0x108>)
 80089c6:	410a      	asrs	r2, r1
 80089c8:	07d6      	lsls	r6, r2, #31
 80089ca:	d427      	bmi.n	8008a1c <__sflush_r+0xb8>
 80089cc:	2200      	movs	r2, #0
 80089ce:	6062      	str	r2, [r4, #4]
 80089d0:	04d9      	lsls	r1, r3, #19
 80089d2:	6922      	ldr	r2, [r4, #16]
 80089d4:	6022      	str	r2, [r4, #0]
 80089d6:	d504      	bpl.n	80089e2 <__sflush_r+0x7e>
 80089d8:	1c42      	adds	r2, r0, #1
 80089da:	d101      	bne.n	80089e0 <__sflush_r+0x7c>
 80089dc:	682b      	ldr	r3, [r5, #0]
 80089de:	b903      	cbnz	r3, 80089e2 <__sflush_r+0x7e>
 80089e0:	6560      	str	r0, [r4, #84]	; 0x54
 80089e2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80089e4:	602f      	str	r7, [r5, #0]
 80089e6:	2900      	cmp	r1, #0
 80089e8:	d0c9      	beq.n	800897e <__sflush_r+0x1a>
 80089ea:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80089ee:	4299      	cmp	r1, r3
 80089f0:	d002      	beq.n	80089f8 <__sflush_r+0x94>
 80089f2:	4628      	mov	r0, r5
 80089f4:	f7ff f9e2 	bl	8007dbc <_free_r>
 80089f8:	2000      	movs	r0, #0
 80089fa:	6360      	str	r0, [r4, #52]	; 0x34
 80089fc:	e7c0      	b.n	8008980 <__sflush_r+0x1c>
 80089fe:	2301      	movs	r3, #1
 8008a00:	4628      	mov	r0, r5
 8008a02:	47b0      	blx	r6
 8008a04:	1c41      	adds	r1, r0, #1
 8008a06:	d1c8      	bne.n	800899a <__sflush_r+0x36>
 8008a08:	682b      	ldr	r3, [r5, #0]
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d0c5      	beq.n	800899a <__sflush_r+0x36>
 8008a0e:	2b1d      	cmp	r3, #29
 8008a10:	d001      	beq.n	8008a16 <__sflush_r+0xb2>
 8008a12:	2b16      	cmp	r3, #22
 8008a14:	d101      	bne.n	8008a1a <__sflush_r+0xb6>
 8008a16:	602f      	str	r7, [r5, #0]
 8008a18:	e7b1      	b.n	800897e <__sflush_r+0x1a>
 8008a1a:	89a3      	ldrh	r3, [r4, #12]
 8008a1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a20:	81a3      	strh	r3, [r4, #12]
 8008a22:	e7ad      	b.n	8008980 <__sflush_r+0x1c>
 8008a24:	690f      	ldr	r7, [r1, #16]
 8008a26:	2f00      	cmp	r7, #0
 8008a28:	d0a9      	beq.n	800897e <__sflush_r+0x1a>
 8008a2a:	0793      	lsls	r3, r2, #30
 8008a2c:	680e      	ldr	r6, [r1, #0]
 8008a2e:	bf08      	it	eq
 8008a30:	694b      	ldreq	r3, [r1, #20]
 8008a32:	600f      	str	r7, [r1, #0]
 8008a34:	bf18      	it	ne
 8008a36:	2300      	movne	r3, #0
 8008a38:	eba6 0807 	sub.w	r8, r6, r7
 8008a3c:	608b      	str	r3, [r1, #8]
 8008a3e:	f1b8 0f00 	cmp.w	r8, #0
 8008a42:	dd9c      	ble.n	800897e <__sflush_r+0x1a>
 8008a44:	6a21      	ldr	r1, [r4, #32]
 8008a46:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008a48:	4643      	mov	r3, r8
 8008a4a:	463a      	mov	r2, r7
 8008a4c:	4628      	mov	r0, r5
 8008a4e:	47b0      	blx	r6
 8008a50:	2800      	cmp	r0, #0
 8008a52:	dc06      	bgt.n	8008a62 <__sflush_r+0xfe>
 8008a54:	89a3      	ldrh	r3, [r4, #12]
 8008a56:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a5a:	81a3      	strh	r3, [r4, #12]
 8008a5c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008a60:	e78e      	b.n	8008980 <__sflush_r+0x1c>
 8008a62:	4407      	add	r7, r0
 8008a64:	eba8 0800 	sub.w	r8, r8, r0
 8008a68:	e7e9      	b.n	8008a3e <__sflush_r+0xda>
 8008a6a:	bf00      	nop
 8008a6c:	dfbffffe 	.word	0xdfbffffe

08008a70 <_fflush_r>:
 8008a70:	b538      	push	{r3, r4, r5, lr}
 8008a72:	690b      	ldr	r3, [r1, #16]
 8008a74:	4605      	mov	r5, r0
 8008a76:	460c      	mov	r4, r1
 8008a78:	b913      	cbnz	r3, 8008a80 <_fflush_r+0x10>
 8008a7a:	2500      	movs	r5, #0
 8008a7c:	4628      	mov	r0, r5
 8008a7e:	bd38      	pop	{r3, r4, r5, pc}
 8008a80:	b118      	cbz	r0, 8008a8a <_fflush_r+0x1a>
 8008a82:	6a03      	ldr	r3, [r0, #32]
 8008a84:	b90b      	cbnz	r3, 8008a8a <_fflush_r+0x1a>
 8008a86:	f7fe f9f9 	bl	8006e7c <__sinit>
 8008a8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d0f3      	beq.n	8008a7a <_fflush_r+0xa>
 8008a92:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008a94:	07d0      	lsls	r0, r2, #31
 8008a96:	d404      	bmi.n	8008aa2 <_fflush_r+0x32>
 8008a98:	0599      	lsls	r1, r3, #22
 8008a9a:	d402      	bmi.n	8008aa2 <_fflush_r+0x32>
 8008a9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008a9e:	f7fe fb03 	bl	80070a8 <__retarget_lock_acquire_recursive>
 8008aa2:	4628      	mov	r0, r5
 8008aa4:	4621      	mov	r1, r4
 8008aa6:	f7ff ff5d 	bl	8008964 <__sflush_r>
 8008aaa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008aac:	07da      	lsls	r2, r3, #31
 8008aae:	4605      	mov	r5, r0
 8008ab0:	d4e4      	bmi.n	8008a7c <_fflush_r+0xc>
 8008ab2:	89a3      	ldrh	r3, [r4, #12]
 8008ab4:	059b      	lsls	r3, r3, #22
 8008ab6:	d4e1      	bmi.n	8008a7c <_fflush_r+0xc>
 8008ab8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008aba:	f7fe faf6 	bl	80070aa <__retarget_lock_release_recursive>
 8008abe:	e7dd      	b.n	8008a7c <_fflush_r+0xc>

08008ac0 <memmove>:
 8008ac0:	4288      	cmp	r0, r1
 8008ac2:	b510      	push	{r4, lr}
 8008ac4:	eb01 0402 	add.w	r4, r1, r2
 8008ac8:	d902      	bls.n	8008ad0 <memmove+0x10>
 8008aca:	4284      	cmp	r4, r0
 8008acc:	4623      	mov	r3, r4
 8008ace:	d807      	bhi.n	8008ae0 <memmove+0x20>
 8008ad0:	1e43      	subs	r3, r0, #1
 8008ad2:	42a1      	cmp	r1, r4
 8008ad4:	d008      	beq.n	8008ae8 <memmove+0x28>
 8008ad6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008ada:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008ade:	e7f8      	b.n	8008ad2 <memmove+0x12>
 8008ae0:	4402      	add	r2, r0
 8008ae2:	4601      	mov	r1, r0
 8008ae4:	428a      	cmp	r2, r1
 8008ae6:	d100      	bne.n	8008aea <memmove+0x2a>
 8008ae8:	bd10      	pop	{r4, pc}
 8008aea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008aee:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008af2:	e7f7      	b.n	8008ae4 <memmove+0x24>

08008af4 <_sbrk_r>:
 8008af4:	b538      	push	{r3, r4, r5, lr}
 8008af6:	4d06      	ldr	r5, [pc, #24]	; (8008b10 <_sbrk_r+0x1c>)
 8008af8:	2300      	movs	r3, #0
 8008afa:	4604      	mov	r4, r0
 8008afc:	4608      	mov	r0, r1
 8008afe:	602b      	str	r3, [r5, #0]
 8008b00:	f7f9 f8ea 	bl	8001cd8 <_sbrk>
 8008b04:	1c43      	adds	r3, r0, #1
 8008b06:	d102      	bne.n	8008b0e <_sbrk_r+0x1a>
 8008b08:	682b      	ldr	r3, [r5, #0]
 8008b0a:	b103      	cbz	r3, 8008b0e <_sbrk_r+0x1a>
 8008b0c:	6023      	str	r3, [r4, #0]
 8008b0e:	bd38      	pop	{r3, r4, r5, pc}
 8008b10:	200043d4 	.word	0x200043d4

08008b14 <__assert_func>:
 8008b14:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008b16:	4614      	mov	r4, r2
 8008b18:	461a      	mov	r2, r3
 8008b1a:	4b09      	ldr	r3, [pc, #36]	; (8008b40 <__assert_func+0x2c>)
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	4605      	mov	r5, r0
 8008b20:	68d8      	ldr	r0, [r3, #12]
 8008b22:	b14c      	cbz	r4, 8008b38 <__assert_func+0x24>
 8008b24:	4b07      	ldr	r3, [pc, #28]	; (8008b44 <__assert_func+0x30>)
 8008b26:	9100      	str	r1, [sp, #0]
 8008b28:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008b2c:	4906      	ldr	r1, [pc, #24]	; (8008b48 <__assert_func+0x34>)
 8008b2e:	462b      	mov	r3, r5
 8008b30:	f000 f872 	bl	8008c18 <fiprintf>
 8008b34:	f000 f882 	bl	8008c3c <abort>
 8008b38:	4b04      	ldr	r3, [pc, #16]	; (8008b4c <__assert_func+0x38>)
 8008b3a:	461c      	mov	r4, r3
 8008b3c:	e7f3      	b.n	8008b26 <__assert_func+0x12>
 8008b3e:	bf00      	nop
 8008b40:	20000068 	.word	0x20000068
 8008b44:	080095ff 	.word	0x080095ff
 8008b48:	0800960c 	.word	0x0800960c
 8008b4c:	0800963a 	.word	0x0800963a

08008b50 <_calloc_r>:
 8008b50:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008b52:	fba1 2402 	umull	r2, r4, r1, r2
 8008b56:	b94c      	cbnz	r4, 8008b6c <_calloc_r+0x1c>
 8008b58:	4611      	mov	r1, r2
 8008b5a:	9201      	str	r2, [sp, #4]
 8008b5c:	f7ff f9a2 	bl	8007ea4 <_malloc_r>
 8008b60:	9a01      	ldr	r2, [sp, #4]
 8008b62:	4605      	mov	r5, r0
 8008b64:	b930      	cbnz	r0, 8008b74 <_calloc_r+0x24>
 8008b66:	4628      	mov	r0, r5
 8008b68:	b003      	add	sp, #12
 8008b6a:	bd30      	pop	{r4, r5, pc}
 8008b6c:	220c      	movs	r2, #12
 8008b6e:	6002      	str	r2, [r0, #0]
 8008b70:	2500      	movs	r5, #0
 8008b72:	e7f8      	b.n	8008b66 <_calloc_r+0x16>
 8008b74:	4621      	mov	r1, r4
 8008b76:	f7fe fa1a 	bl	8006fae <memset>
 8008b7a:	e7f4      	b.n	8008b66 <_calloc_r+0x16>

08008b7c <__ascii_mbtowc>:
 8008b7c:	b082      	sub	sp, #8
 8008b7e:	b901      	cbnz	r1, 8008b82 <__ascii_mbtowc+0x6>
 8008b80:	a901      	add	r1, sp, #4
 8008b82:	b142      	cbz	r2, 8008b96 <__ascii_mbtowc+0x1a>
 8008b84:	b14b      	cbz	r3, 8008b9a <__ascii_mbtowc+0x1e>
 8008b86:	7813      	ldrb	r3, [r2, #0]
 8008b88:	600b      	str	r3, [r1, #0]
 8008b8a:	7812      	ldrb	r2, [r2, #0]
 8008b8c:	1e10      	subs	r0, r2, #0
 8008b8e:	bf18      	it	ne
 8008b90:	2001      	movne	r0, #1
 8008b92:	b002      	add	sp, #8
 8008b94:	4770      	bx	lr
 8008b96:	4610      	mov	r0, r2
 8008b98:	e7fb      	b.n	8008b92 <__ascii_mbtowc+0x16>
 8008b9a:	f06f 0001 	mvn.w	r0, #1
 8008b9e:	e7f8      	b.n	8008b92 <__ascii_mbtowc+0x16>

08008ba0 <_realloc_r>:
 8008ba0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ba4:	4680      	mov	r8, r0
 8008ba6:	4614      	mov	r4, r2
 8008ba8:	460e      	mov	r6, r1
 8008baa:	b921      	cbnz	r1, 8008bb6 <_realloc_r+0x16>
 8008bac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008bb0:	4611      	mov	r1, r2
 8008bb2:	f7ff b977 	b.w	8007ea4 <_malloc_r>
 8008bb6:	b92a      	cbnz	r2, 8008bc4 <_realloc_r+0x24>
 8008bb8:	f7ff f900 	bl	8007dbc <_free_r>
 8008bbc:	4625      	mov	r5, r4
 8008bbe:	4628      	mov	r0, r5
 8008bc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008bc4:	f000 f841 	bl	8008c4a <_malloc_usable_size_r>
 8008bc8:	4284      	cmp	r4, r0
 8008bca:	4607      	mov	r7, r0
 8008bcc:	d802      	bhi.n	8008bd4 <_realloc_r+0x34>
 8008bce:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008bd2:	d812      	bhi.n	8008bfa <_realloc_r+0x5a>
 8008bd4:	4621      	mov	r1, r4
 8008bd6:	4640      	mov	r0, r8
 8008bd8:	f7ff f964 	bl	8007ea4 <_malloc_r>
 8008bdc:	4605      	mov	r5, r0
 8008bde:	2800      	cmp	r0, #0
 8008be0:	d0ed      	beq.n	8008bbe <_realloc_r+0x1e>
 8008be2:	42bc      	cmp	r4, r7
 8008be4:	4622      	mov	r2, r4
 8008be6:	4631      	mov	r1, r6
 8008be8:	bf28      	it	cs
 8008bea:	463a      	movcs	r2, r7
 8008bec:	f7fe fa5e 	bl	80070ac <memcpy>
 8008bf0:	4631      	mov	r1, r6
 8008bf2:	4640      	mov	r0, r8
 8008bf4:	f7ff f8e2 	bl	8007dbc <_free_r>
 8008bf8:	e7e1      	b.n	8008bbe <_realloc_r+0x1e>
 8008bfa:	4635      	mov	r5, r6
 8008bfc:	e7df      	b.n	8008bbe <_realloc_r+0x1e>

08008bfe <__ascii_wctomb>:
 8008bfe:	b149      	cbz	r1, 8008c14 <__ascii_wctomb+0x16>
 8008c00:	2aff      	cmp	r2, #255	; 0xff
 8008c02:	bf85      	ittet	hi
 8008c04:	238a      	movhi	r3, #138	; 0x8a
 8008c06:	6003      	strhi	r3, [r0, #0]
 8008c08:	700a      	strbls	r2, [r1, #0]
 8008c0a:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8008c0e:	bf98      	it	ls
 8008c10:	2001      	movls	r0, #1
 8008c12:	4770      	bx	lr
 8008c14:	4608      	mov	r0, r1
 8008c16:	4770      	bx	lr

08008c18 <fiprintf>:
 8008c18:	b40e      	push	{r1, r2, r3}
 8008c1a:	b503      	push	{r0, r1, lr}
 8008c1c:	4601      	mov	r1, r0
 8008c1e:	ab03      	add	r3, sp, #12
 8008c20:	4805      	ldr	r0, [pc, #20]	; (8008c38 <fiprintf+0x20>)
 8008c22:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c26:	6800      	ldr	r0, [r0, #0]
 8008c28:	9301      	str	r3, [sp, #4]
 8008c2a:	f000 f83f 	bl	8008cac <_vfiprintf_r>
 8008c2e:	b002      	add	sp, #8
 8008c30:	f85d eb04 	ldr.w	lr, [sp], #4
 8008c34:	b003      	add	sp, #12
 8008c36:	4770      	bx	lr
 8008c38:	20000068 	.word	0x20000068

08008c3c <abort>:
 8008c3c:	b508      	push	{r3, lr}
 8008c3e:	2006      	movs	r0, #6
 8008c40:	f000 fa0c 	bl	800905c <raise>
 8008c44:	2001      	movs	r0, #1
 8008c46:	f7f8 ffd0 	bl	8001bea <_exit>

08008c4a <_malloc_usable_size_r>:
 8008c4a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008c4e:	1f18      	subs	r0, r3, #4
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	bfbc      	itt	lt
 8008c54:	580b      	ldrlt	r3, [r1, r0]
 8008c56:	18c0      	addlt	r0, r0, r3
 8008c58:	4770      	bx	lr

08008c5a <__sfputc_r>:
 8008c5a:	6893      	ldr	r3, [r2, #8]
 8008c5c:	3b01      	subs	r3, #1
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	b410      	push	{r4}
 8008c62:	6093      	str	r3, [r2, #8]
 8008c64:	da08      	bge.n	8008c78 <__sfputc_r+0x1e>
 8008c66:	6994      	ldr	r4, [r2, #24]
 8008c68:	42a3      	cmp	r3, r4
 8008c6a:	db01      	blt.n	8008c70 <__sfputc_r+0x16>
 8008c6c:	290a      	cmp	r1, #10
 8008c6e:	d103      	bne.n	8008c78 <__sfputc_r+0x1e>
 8008c70:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008c74:	f000 b934 	b.w	8008ee0 <__swbuf_r>
 8008c78:	6813      	ldr	r3, [r2, #0]
 8008c7a:	1c58      	adds	r0, r3, #1
 8008c7c:	6010      	str	r0, [r2, #0]
 8008c7e:	7019      	strb	r1, [r3, #0]
 8008c80:	4608      	mov	r0, r1
 8008c82:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008c86:	4770      	bx	lr

08008c88 <__sfputs_r>:
 8008c88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c8a:	4606      	mov	r6, r0
 8008c8c:	460f      	mov	r7, r1
 8008c8e:	4614      	mov	r4, r2
 8008c90:	18d5      	adds	r5, r2, r3
 8008c92:	42ac      	cmp	r4, r5
 8008c94:	d101      	bne.n	8008c9a <__sfputs_r+0x12>
 8008c96:	2000      	movs	r0, #0
 8008c98:	e007      	b.n	8008caa <__sfputs_r+0x22>
 8008c9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c9e:	463a      	mov	r2, r7
 8008ca0:	4630      	mov	r0, r6
 8008ca2:	f7ff ffda 	bl	8008c5a <__sfputc_r>
 8008ca6:	1c43      	adds	r3, r0, #1
 8008ca8:	d1f3      	bne.n	8008c92 <__sfputs_r+0xa>
 8008caa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008cac <_vfiprintf_r>:
 8008cac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cb0:	460d      	mov	r5, r1
 8008cb2:	b09d      	sub	sp, #116	; 0x74
 8008cb4:	4614      	mov	r4, r2
 8008cb6:	4698      	mov	r8, r3
 8008cb8:	4606      	mov	r6, r0
 8008cba:	b118      	cbz	r0, 8008cc4 <_vfiprintf_r+0x18>
 8008cbc:	6a03      	ldr	r3, [r0, #32]
 8008cbe:	b90b      	cbnz	r3, 8008cc4 <_vfiprintf_r+0x18>
 8008cc0:	f7fe f8dc 	bl	8006e7c <__sinit>
 8008cc4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008cc6:	07d9      	lsls	r1, r3, #31
 8008cc8:	d405      	bmi.n	8008cd6 <_vfiprintf_r+0x2a>
 8008cca:	89ab      	ldrh	r3, [r5, #12]
 8008ccc:	059a      	lsls	r2, r3, #22
 8008cce:	d402      	bmi.n	8008cd6 <_vfiprintf_r+0x2a>
 8008cd0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008cd2:	f7fe f9e9 	bl	80070a8 <__retarget_lock_acquire_recursive>
 8008cd6:	89ab      	ldrh	r3, [r5, #12]
 8008cd8:	071b      	lsls	r3, r3, #28
 8008cda:	d501      	bpl.n	8008ce0 <_vfiprintf_r+0x34>
 8008cdc:	692b      	ldr	r3, [r5, #16]
 8008cde:	b99b      	cbnz	r3, 8008d08 <_vfiprintf_r+0x5c>
 8008ce0:	4629      	mov	r1, r5
 8008ce2:	4630      	mov	r0, r6
 8008ce4:	f000 f93a 	bl	8008f5c <__swsetup_r>
 8008ce8:	b170      	cbz	r0, 8008d08 <_vfiprintf_r+0x5c>
 8008cea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008cec:	07dc      	lsls	r4, r3, #31
 8008cee:	d504      	bpl.n	8008cfa <_vfiprintf_r+0x4e>
 8008cf0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008cf4:	b01d      	add	sp, #116	; 0x74
 8008cf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cfa:	89ab      	ldrh	r3, [r5, #12]
 8008cfc:	0598      	lsls	r0, r3, #22
 8008cfe:	d4f7      	bmi.n	8008cf0 <_vfiprintf_r+0x44>
 8008d00:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008d02:	f7fe f9d2 	bl	80070aa <__retarget_lock_release_recursive>
 8008d06:	e7f3      	b.n	8008cf0 <_vfiprintf_r+0x44>
 8008d08:	2300      	movs	r3, #0
 8008d0a:	9309      	str	r3, [sp, #36]	; 0x24
 8008d0c:	2320      	movs	r3, #32
 8008d0e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008d12:	f8cd 800c 	str.w	r8, [sp, #12]
 8008d16:	2330      	movs	r3, #48	; 0x30
 8008d18:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8008ecc <_vfiprintf_r+0x220>
 8008d1c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008d20:	f04f 0901 	mov.w	r9, #1
 8008d24:	4623      	mov	r3, r4
 8008d26:	469a      	mov	sl, r3
 8008d28:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008d2c:	b10a      	cbz	r2, 8008d32 <_vfiprintf_r+0x86>
 8008d2e:	2a25      	cmp	r2, #37	; 0x25
 8008d30:	d1f9      	bne.n	8008d26 <_vfiprintf_r+0x7a>
 8008d32:	ebba 0b04 	subs.w	fp, sl, r4
 8008d36:	d00b      	beq.n	8008d50 <_vfiprintf_r+0xa4>
 8008d38:	465b      	mov	r3, fp
 8008d3a:	4622      	mov	r2, r4
 8008d3c:	4629      	mov	r1, r5
 8008d3e:	4630      	mov	r0, r6
 8008d40:	f7ff ffa2 	bl	8008c88 <__sfputs_r>
 8008d44:	3001      	adds	r0, #1
 8008d46:	f000 80a9 	beq.w	8008e9c <_vfiprintf_r+0x1f0>
 8008d4a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008d4c:	445a      	add	r2, fp
 8008d4e:	9209      	str	r2, [sp, #36]	; 0x24
 8008d50:	f89a 3000 	ldrb.w	r3, [sl]
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	f000 80a1 	beq.w	8008e9c <_vfiprintf_r+0x1f0>
 8008d5a:	2300      	movs	r3, #0
 8008d5c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008d60:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008d64:	f10a 0a01 	add.w	sl, sl, #1
 8008d68:	9304      	str	r3, [sp, #16]
 8008d6a:	9307      	str	r3, [sp, #28]
 8008d6c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008d70:	931a      	str	r3, [sp, #104]	; 0x68
 8008d72:	4654      	mov	r4, sl
 8008d74:	2205      	movs	r2, #5
 8008d76:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d7a:	4854      	ldr	r0, [pc, #336]	; (8008ecc <_vfiprintf_r+0x220>)
 8008d7c:	f7f7 fa48 	bl	8000210 <memchr>
 8008d80:	9a04      	ldr	r2, [sp, #16]
 8008d82:	b9d8      	cbnz	r0, 8008dbc <_vfiprintf_r+0x110>
 8008d84:	06d1      	lsls	r1, r2, #27
 8008d86:	bf44      	itt	mi
 8008d88:	2320      	movmi	r3, #32
 8008d8a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008d8e:	0713      	lsls	r3, r2, #28
 8008d90:	bf44      	itt	mi
 8008d92:	232b      	movmi	r3, #43	; 0x2b
 8008d94:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008d98:	f89a 3000 	ldrb.w	r3, [sl]
 8008d9c:	2b2a      	cmp	r3, #42	; 0x2a
 8008d9e:	d015      	beq.n	8008dcc <_vfiprintf_r+0x120>
 8008da0:	9a07      	ldr	r2, [sp, #28]
 8008da2:	4654      	mov	r4, sl
 8008da4:	2000      	movs	r0, #0
 8008da6:	f04f 0c0a 	mov.w	ip, #10
 8008daa:	4621      	mov	r1, r4
 8008dac:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008db0:	3b30      	subs	r3, #48	; 0x30
 8008db2:	2b09      	cmp	r3, #9
 8008db4:	d94d      	bls.n	8008e52 <_vfiprintf_r+0x1a6>
 8008db6:	b1b0      	cbz	r0, 8008de6 <_vfiprintf_r+0x13a>
 8008db8:	9207      	str	r2, [sp, #28]
 8008dba:	e014      	b.n	8008de6 <_vfiprintf_r+0x13a>
 8008dbc:	eba0 0308 	sub.w	r3, r0, r8
 8008dc0:	fa09 f303 	lsl.w	r3, r9, r3
 8008dc4:	4313      	orrs	r3, r2
 8008dc6:	9304      	str	r3, [sp, #16]
 8008dc8:	46a2      	mov	sl, r4
 8008dca:	e7d2      	b.n	8008d72 <_vfiprintf_r+0xc6>
 8008dcc:	9b03      	ldr	r3, [sp, #12]
 8008dce:	1d19      	adds	r1, r3, #4
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	9103      	str	r1, [sp, #12]
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	bfbb      	ittet	lt
 8008dd8:	425b      	neglt	r3, r3
 8008dda:	f042 0202 	orrlt.w	r2, r2, #2
 8008dde:	9307      	strge	r3, [sp, #28]
 8008de0:	9307      	strlt	r3, [sp, #28]
 8008de2:	bfb8      	it	lt
 8008de4:	9204      	strlt	r2, [sp, #16]
 8008de6:	7823      	ldrb	r3, [r4, #0]
 8008de8:	2b2e      	cmp	r3, #46	; 0x2e
 8008dea:	d10c      	bne.n	8008e06 <_vfiprintf_r+0x15a>
 8008dec:	7863      	ldrb	r3, [r4, #1]
 8008dee:	2b2a      	cmp	r3, #42	; 0x2a
 8008df0:	d134      	bne.n	8008e5c <_vfiprintf_r+0x1b0>
 8008df2:	9b03      	ldr	r3, [sp, #12]
 8008df4:	1d1a      	adds	r2, r3, #4
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	9203      	str	r2, [sp, #12]
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	bfb8      	it	lt
 8008dfe:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8008e02:	3402      	adds	r4, #2
 8008e04:	9305      	str	r3, [sp, #20]
 8008e06:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8008edc <_vfiprintf_r+0x230>
 8008e0a:	7821      	ldrb	r1, [r4, #0]
 8008e0c:	2203      	movs	r2, #3
 8008e0e:	4650      	mov	r0, sl
 8008e10:	f7f7 f9fe 	bl	8000210 <memchr>
 8008e14:	b138      	cbz	r0, 8008e26 <_vfiprintf_r+0x17a>
 8008e16:	9b04      	ldr	r3, [sp, #16]
 8008e18:	eba0 000a 	sub.w	r0, r0, sl
 8008e1c:	2240      	movs	r2, #64	; 0x40
 8008e1e:	4082      	lsls	r2, r0
 8008e20:	4313      	orrs	r3, r2
 8008e22:	3401      	adds	r4, #1
 8008e24:	9304      	str	r3, [sp, #16]
 8008e26:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e2a:	4829      	ldr	r0, [pc, #164]	; (8008ed0 <_vfiprintf_r+0x224>)
 8008e2c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008e30:	2206      	movs	r2, #6
 8008e32:	f7f7 f9ed 	bl	8000210 <memchr>
 8008e36:	2800      	cmp	r0, #0
 8008e38:	d03f      	beq.n	8008eba <_vfiprintf_r+0x20e>
 8008e3a:	4b26      	ldr	r3, [pc, #152]	; (8008ed4 <_vfiprintf_r+0x228>)
 8008e3c:	bb1b      	cbnz	r3, 8008e86 <_vfiprintf_r+0x1da>
 8008e3e:	9b03      	ldr	r3, [sp, #12]
 8008e40:	3307      	adds	r3, #7
 8008e42:	f023 0307 	bic.w	r3, r3, #7
 8008e46:	3308      	adds	r3, #8
 8008e48:	9303      	str	r3, [sp, #12]
 8008e4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e4c:	443b      	add	r3, r7
 8008e4e:	9309      	str	r3, [sp, #36]	; 0x24
 8008e50:	e768      	b.n	8008d24 <_vfiprintf_r+0x78>
 8008e52:	fb0c 3202 	mla	r2, ip, r2, r3
 8008e56:	460c      	mov	r4, r1
 8008e58:	2001      	movs	r0, #1
 8008e5a:	e7a6      	b.n	8008daa <_vfiprintf_r+0xfe>
 8008e5c:	2300      	movs	r3, #0
 8008e5e:	3401      	adds	r4, #1
 8008e60:	9305      	str	r3, [sp, #20]
 8008e62:	4619      	mov	r1, r3
 8008e64:	f04f 0c0a 	mov.w	ip, #10
 8008e68:	4620      	mov	r0, r4
 8008e6a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008e6e:	3a30      	subs	r2, #48	; 0x30
 8008e70:	2a09      	cmp	r2, #9
 8008e72:	d903      	bls.n	8008e7c <_vfiprintf_r+0x1d0>
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d0c6      	beq.n	8008e06 <_vfiprintf_r+0x15a>
 8008e78:	9105      	str	r1, [sp, #20]
 8008e7a:	e7c4      	b.n	8008e06 <_vfiprintf_r+0x15a>
 8008e7c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008e80:	4604      	mov	r4, r0
 8008e82:	2301      	movs	r3, #1
 8008e84:	e7f0      	b.n	8008e68 <_vfiprintf_r+0x1bc>
 8008e86:	ab03      	add	r3, sp, #12
 8008e88:	9300      	str	r3, [sp, #0]
 8008e8a:	462a      	mov	r2, r5
 8008e8c:	4b12      	ldr	r3, [pc, #72]	; (8008ed8 <_vfiprintf_r+0x22c>)
 8008e8e:	a904      	add	r1, sp, #16
 8008e90:	4630      	mov	r0, r6
 8008e92:	f7fd fbb3 	bl	80065fc <_printf_float>
 8008e96:	4607      	mov	r7, r0
 8008e98:	1c78      	adds	r0, r7, #1
 8008e9a:	d1d6      	bne.n	8008e4a <_vfiprintf_r+0x19e>
 8008e9c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008e9e:	07d9      	lsls	r1, r3, #31
 8008ea0:	d405      	bmi.n	8008eae <_vfiprintf_r+0x202>
 8008ea2:	89ab      	ldrh	r3, [r5, #12]
 8008ea4:	059a      	lsls	r2, r3, #22
 8008ea6:	d402      	bmi.n	8008eae <_vfiprintf_r+0x202>
 8008ea8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008eaa:	f7fe f8fe 	bl	80070aa <__retarget_lock_release_recursive>
 8008eae:	89ab      	ldrh	r3, [r5, #12]
 8008eb0:	065b      	lsls	r3, r3, #25
 8008eb2:	f53f af1d 	bmi.w	8008cf0 <_vfiprintf_r+0x44>
 8008eb6:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008eb8:	e71c      	b.n	8008cf4 <_vfiprintf_r+0x48>
 8008eba:	ab03      	add	r3, sp, #12
 8008ebc:	9300      	str	r3, [sp, #0]
 8008ebe:	462a      	mov	r2, r5
 8008ec0:	4b05      	ldr	r3, [pc, #20]	; (8008ed8 <_vfiprintf_r+0x22c>)
 8008ec2:	a904      	add	r1, sp, #16
 8008ec4:	4630      	mov	r0, r6
 8008ec6:	f7fd fe3d 	bl	8006b44 <_printf_i>
 8008eca:	e7e4      	b.n	8008e96 <_vfiprintf_r+0x1ea>
 8008ecc:	080095e4 	.word	0x080095e4
 8008ed0:	080095ee 	.word	0x080095ee
 8008ed4:	080065fd 	.word	0x080065fd
 8008ed8:	08008c89 	.word	0x08008c89
 8008edc:	080095ea 	.word	0x080095ea

08008ee0 <__swbuf_r>:
 8008ee0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ee2:	460e      	mov	r6, r1
 8008ee4:	4614      	mov	r4, r2
 8008ee6:	4605      	mov	r5, r0
 8008ee8:	b118      	cbz	r0, 8008ef2 <__swbuf_r+0x12>
 8008eea:	6a03      	ldr	r3, [r0, #32]
 8008eec:	b90b      	cbnz	r3, 8008ef2 <__swbuf_r+0x12>
 8008eee:	f7fd ffc5 	bl	8006e7c <__sinit>
 8008ef2:	69a3      	ldr	r3, [r4, #24]
 8008ef4:	60a3      	str	r3, [r4, #8]
 8008ef6:	89a3      	ldrh	r3, [r4, #12]
 8008ef8:	071a      	lsls	r2, r3, #28
 8008efa:	d525      	bpl.n	8008f48 <__swbuf_r+0x68>
 8008efc:	6923      	ldr	r3, [r4, #16]
 8008efe:	b31b      	cbz	r3, 8008f48 <__swbuf_r+0x68>
 8008f00:	6823      	ldr	r3, [r4, #0]
 8008f02:	6922      	ldr	r2, [r4, #16]
 8008f04:	1a98      	subs	r0, r3, r2
 8008f06:	6963      	ldr	r3, [r4, #20]
 8008f08:	b2f6      	uxtb	r6, r6
 8008f0a:	4283      	cmp	r3, r0
 8008f0c:	4637      	mov	r7, r6
 8008f0e:	dc04      	bgt.n	8008f1a <__swbuf_r+0x3a>
 8008f10:	4621      	mov	r1, r4
 8008f12:	4628      	mov	r0, r5
 8008f14:	f7ff fdac 	bl	8008a70 <_fflush_r>
 8008f18:	b9e0      	cbnz	r0, 8008f54 <__swbuf_r+0x74>
 8008f1a:	68a3      	ldr	r3, [r4, #8]
 8008f1c:	3b01      	subs	r3, #1
 8008f1e:	60a3      	str	r3, [r4, #8]
 8008f20:	6823      	ldr	r3, [r4, #0]
 8008f22:	1c5a      	adds	r2, r3, #1
 8008f24:	6022      	str	r2, [r4, #0]
 8008f26:	701e      	strb	r6, [r3, #0]
 8008f28:	6962      	ldr	r2, [r4, #20]
 8008f2a:	1c43      	adds	r3, r0, #1
 8008f2c:	429a      	cmp	r2, r3
 8008f2e:	d004      	beq.n	8008f3a <__swbuf_r+0x5a>
 8008f30:	89a3      	ldrh	r3, [r4, #12]
 8008f32:	07db      	lsls	r3, r3, #31
 8008f34:	d506      	bpl.n	8008f44 <__swbuf_r+0x64>
 8008f36:	2e0a      	cmp	r6, #10
 8008f38:	d104      	bne.n	8008f44 <__swbuf_r+0x64>
 8008f3a:	4621      	mov	r1, r4
 8008f3c:	4628      	mov	r0, r5
 8008f3e:	f7ff fd97 	bl	8008a70 <_fflush_r>
 8008f42:	b938      	cbnz	r0, 8008f54 <__swbuf_r+0x74>
 8008f44:	4638      	mov	r0, r7
 8008f46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008f48:	4621      	mov	r1, r4
 8008f4a:	4628      	mov	r0, r5
 8008f4c:	f000 f806 	bl	8008f5c <__swsetup_r>
 8008f50:	2800      	cmp	r0, #0
 8008f52:	d0d5      	beq.n	8008f00 <__swbuf_r+0x20>
 8008f54:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8008f58:	e7f4      	b.n	8008f44 <__swbuf_r+0x64>
	...

08008f5c <__swsetup_r>:
 8008f5c:	b538      	push	{r3, r4, r5, lr}
 8008f5e:	4b2a      	ldr	r3, [pc, #168]	; (8009008 <__swsetup_r+0xac>)
 8008f60:	4605      	mov	r5, r0
 8008f62:	6818      	ldr	r0, [r3, #0]
 8008f64:	460c      	mov	r4, r1
 8008f66:	b118      	cbz	r0, 8008f70 <__swsetup_r+0x14>
 8008f68:	6a03      	ldr	r3, [r0, #32]
 8008f6a:	b90b      	cbnz	r3, 8008f70 <__swsetup_r+0x14>
 8008f6c:	f7fd ff86 	bl	8006e7c <__sinit>
 8008f70:	89a3      	ldrh	r3, [r4, #12]
 8008f72:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008f76:	0718      	lsls	r0, r3, #28
 8008f78:	d422      	bmi.n	8008fc0 <__swsetup_r+0x64>
 8008f7a:	06d9      	lsls	r1, r3, #27
 8008f7c:	d407      	bmi.n	8008f8e <__swsetup_r+0x32>
 8008f7e:	2309      	movs	r3, #9
 8008f80:	602b      	str	r3, [r5, #0]
 8008f82:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008f86:	81a3      	strh	r3, [r4, #12]
 8008f88:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008f8c:	e034      	b.n	8008ff8 <__swsetup_r+0x9c>
 8008f8e:	0758      	lsls	r0, r3, #29
 8008f90:	d512      	bpl.n	8008fb8 <__swsetup_r+0x5c>
 8008f92:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008f94:	b141      	cbz	r1, 8008fa8 <__swsetup_r+0x4c>
 8008f96:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008f9a:	4299      	cmp	r1, r3
 8008f9c:	d002      	beq.n	8008fa4 <__swsetup_r+0x48>
 8008f9e:	4628      	mov	r0, r5
 8008fa0:	f7fe ff0c 	bl	8007dbc <_free_r>
 8008fa4:	2300      	movs	r3, #0
 8008fa6:	6363      	str	r3, [r4, #52]	; 0x34
 8008fa8:	89a3      	ldrh	r3, [r4, #12]
 8008faa:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008fae:	81a3      	strh	r3, [r4, #12]
 8008fb0:	2300      	movs	r3, #0
 8008fb2:	6063      	str	r3, [r4, #4]
 8008fb4:	6923      	ldr	r3, [r4, #16]
 8008fb6:	6023      	str	r3, [r4, #0]
 8008fb8:	89a3      	ldrh	r3, [r4, #12]
 8008fba:	f043 0308 	orr.w	r3, r3, #8
 8008fbe:	81a3      	strh	r3, [r4, #12]
 8008fc0:	6923      	ldr	r3, [r4, #16]
 8008fc2:	b94b      	cbnz	r3, 8008fd8 <__swsetup_r+0x7c>
 8008fc4:	89a3      	ldrh	r3, [r4, #12]
 8008fc6:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008fca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008fce:	d003      	beq.n	8008fd8 <__swsetup_r+0x7c>
 8008fd0:	4621      	mov	r1, r4
 8008fd2:	4628      	mov	r0, r5
 8008fd4:	f000 f884 	bl	80090e0 <__smakebuf_r>
 8008fd8:	89a0      	ldrh	r0, [r4, #12]
 8008fda:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008fde:	f010 0301 	ands.w	r3, r0, #1
 8008fe2:	d00a      	beq.n	8008ffa <__swsetup_r+0x9e>
 8008fe4:	2300      	movs	r3, #0
 8008fe6:	60a3      	str	r3, [r4, #8]
 8008fe8:	6963      	ldr	r3, [r4, #20]
 8008fea:	425b      	negs	r3, r3
 8008fec:	61a3      	str	r3, [r4, #24]
 8008fee:	6923      	ldr	r3, [r4, #16]
 8008ff0:	b943      	cbnz	r3, 8009004 <__swsetup_r+0xa8>
 8008ff2:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008ff6:	d1c4      	bne.n	8008f82 <__swsetup_r+0x26>
 8008ff8:	bd38      	pop	{r3, r4, r5, pc}
 8008ffa:	0781      	lsls	r1, r0, #30
 8008ffc:	bf58      	it	pl
 8008ffe:	6963      	ldrpl	r3, [r4, #20]
 8009000:	60a3      	str	r3, [r4, #8]
 8009002:	e7f4      	b.n	8008fee <__swsetup_r+0x92>
 8009004:	2000      	movs	r0, #0
 8009006:	e7f7      	b.n	8008ff8 <__swsetup_r+0x9c>
 8009008:	20000068 	.word	0x20000068

0800900c <_raise_r>:
 800900c:	291f      	cmp	r1, #31
 800900e:	b538      	push	{r3, r4, r5, lr}
 8009010:	4604      	mov	r4, r0
 8009012:	460d      	mov	r5, r1
 8009014:	d904      	bls.n	8009020 <_raise_r+0x14>
 8009016:	2316      	movs	r3, #22
 8009018:	6003      	str	r3, [r0, #0]
 800901a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800901e:	bd38      	pop	{r3, r4, r5, pc}
 8009020:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8009022:	b112      	cbz	r2, 800902a <_raise_r+0x1e>
 8009024:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009028:	b94b      	cbnz	r3, 800903e <_raise_r+0x32>
 800902a:	4620      	mov	r0, r4
 800902c:	f000 f830 	bl	8009090 <_getpid_r>
 8009030:	462a      	mov	r2, r5
 8009032:	4601      	mov	r1, r0
 8009034:	4620      	mov	r0, r4
 8009036:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800903a:	f000 b817 	b.w	800906c <_kill_r>
 800903e:	2b01      	cmp	r3, #1
 8009040:	d00a      	beq.n	8009058 <_raise_r+0x4c>
 8009042:	1c59      	adds	r1, r3, #1
 8009044:	d103      	bne.n	800904e <_raise_r+0x42>
 8009046:	2316      	movs	r3, #22
 8009048:	6003      	str	r3, [r0, #0]
 800904a:	2001      	movs	r0, #1
 800904c:	e7e7      	b.n	800901e <_raise_r+0x12>
 800904e:	2400      	movs	r4, #0
 8009050:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009054:	4628      	mov	r0, r5
 8009056:	4798      	blx	r3
 8009058:	2000      	movs	r0, #0
 800905a:	e7e0      	b.n	800901e <_raise_r+0x12>

0800905c <raise>:
 800905c:	4b02      	ldr	r3, [pc, #8]	; (8009068 <raise+0xc>)
 800905e:	4601      	mov	r1, r0
 8009060:	6818      	ldr	r0, [r3, #0]
 8009062:	f7ff bfd3 	b.w	800900c <_raise_r>
 8009066:	bf00      	nop
 8009068:	20000068 	.word	0x20000068

0800906c <_kill_r>:
 800906c:	b538      	push	{r3, r4, r5, lr}
 800906e:	4d07      	ldr	r5, [pc, #28]	; (800908c <_kill_r+0x20>)
 8009070:	2300      	movs	r3, #0
 8009072:	4604      	mov	r4, r0
 8009074:	4608      	mov	r0, r1
 8009076:	4611      	mov	r1, r2
 8009078:	602b      	str	r3, [r5, #0]
 800907a:	f7f8 fda6 	bl	8001bca <_kill>
 800907e:	1c43      	adds	r3, r0, #1
 8009080:	d102      	bne.n	8009088 <_kill_r+0x1c>
 8009082:	682b      	ldr	r3, [r5, #0]
 8009084:	b103      	cbz	r3, 8009088 <_kill_r+0x1c>
 8009086:	6023      	str	r3, [r4, #0]
 8009088:	bd38      	pop	{r3, r4, r5, pc}
 800908a:	bf00      	nop
 800908c:	200043d4 	.word	0x200043d4

08009090 <_getpid_r>:
 8009090:	f7f8 bd93 	b.w	8001bba <_getpid>

08009094 <__swhatbuf_r>:
 8009094:	b570      	push	{r4, r5, r6, lr}
 8009096:	460c      	mov	r4, r1
 8009098:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800909c:	2900      	cmp	r1, #0
 800909e:	b096      	sub	sp, #88	; 0x58
 80090a0:	4615      	mov	r5, r2
 80090a2:	461e      	mov	r6, r3
 80090a4:	da0d      	bge.n	80090c2 <__swhatbuf_r+0x2e>
 80090a6:	89a3      	ldrh	r3, [r4, #12]
 80090a8:	f013 0f80 	tst.w	r3, #128	; 0x80
 80090ac:	f04f 0100 	mov.w	r1, #0
 80090b0:	bf0c      	ite	eq
 80090b2:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80090b6:	2340      	movne	r3, #64	; 0x40
 80090b8:	2000      	movs	r0, #0
 80090ba:	6031      	str	r1, [r6, #0]
 80090bc:	602b      	str	r3, [r5, #0]
 80090be:	b016      	add	sp, #88	; 0x58
 80090c0:	bd70      	pop	{r4, r5, r6, pc}
 80090c2:	466a      	mov	r2, sp
 80090c4:	f000 f848 	bl	8009158 <_fstat_r>
 80090c8:	2800      	cmp	r0, #0
 80090ca:	dbec      	blt.n	80090a6 <__swhatbuf_r+0x12>
 80090cc:	9901      	ldr	r1, [sp, #4]
 80090ce:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80090d2:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80090d6:	4259      	negs	r1, r3
 80090d8:	4159      	adcs	r1, r3
 80090da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80090de:	e7eb      	b.n	80090b8 <__swhatbuf_r+0x24>

080090e0 <__smakebuf_r>:
 80090e0:	898b      	ldrh	r3, [r1, #12]
 80090e2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80090e4:	079d      	lsls	r5, r3, #30
 80090e6:	4606      	mov	r6, r0
 80090e8:	460c      	mov	r4, r1
 80090ea:	d507      	bpl.n	80090fc <__smakebuf_r+0x1c>
 80090ec:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80090f0:	6023      	str	r3, [r4, #0]
 80090f2:	6123      	str	r3, [r4, #16]
 80090f4:	2301      	movs	r3, #1
 80090f6:	6163      	str	r3, [r4, #20]
 80090f8:	b002      	add	sp, #8
 80090fa:	bd70      	pop	{r4, r5, r6, pc}
 80090fc:	ab01      	add	r3, sp, #4
 80090fe:	466a      	mov	r2, sp
 8009100:	f7ff ffc8 	bl	8009094 <__swhatbuf_r>
 8009104:	9900      	ldr	r1, [sp, #0]
 8009106:	4605      	mov	r5, r0
 8009108:	4630      	mov	r0, r6
 800910a:	f7fe fecb 	bl	8007ea4 <_malloc_r>
 800910e:	b948      	cbnz	r0, 8009124 <__smakebuf_r+0x44>
 8009110:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009114:	059a      	lsls	r2, r3, #22
 8009116:	d4ef      	bmi.n	80090f8 <__smakebuf_r+0x18>
 8009118:	f023 0303 	bic.w	r3, r3, #3
 800911c:	f043 0302 	orr.w	r3, r3, #2
 8009120:	81a3      	strh	r3, [r4, #12]
 8009122:	e7e3      	b.n	80090ec <__smakebuf_r+0xc>
 8009124:	89a3      	ldrh	r3, [r4, #12]
 8009126:	6020      	str	r0, [r4, #0]
 8009128:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800912c:	81a3      	strh	r3, [r4, #12]
 800912e:	9b00      	ldr	r3, [sp, #0]
 8009130:	6163      	str	r3, [r4, #20]
 8009132:	9b01      	ldr	r3, [sp, #4]
 8009134:	6120      	str	r0, [r4, #16]
 8009136:	b15b      	cbz	r3, 8009150 <__smakebuf_r+0x70>
 8009138:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800913c:	4630      	mov	r0, r6
 800913e:	f000 f81d 	bl	800917c <_isatty_r>
 8009142:	b128      	cbz	r0, 8009150 <__smakebuf_r+0x70>
 8009144:	89a3      	ldrh	r3, [r4, #12]
 8009146:	f023 0303 	bic.w	r3, r3, #3
 800914a:	f043 0301 	orr.w	r3, r3, #1
 800914e:	81a3      	strh	r3, [r4, #12]
 8009150:	89a3      	ldrh	r3, [r4, #12]
 8009152:	431d      	orrs	r5, r3
 8009154:	81a5      	strh	r5, [r4, #12]
 8009156:	e7cf      	b.n	80090f8 <__smakebuf_r+0x18>

08009158 <_fstat_r>:
 8009158:	b538      	push	{r3, r4, r5, lr}
 800915a:	4d07      	ldr	r5, [pc, #28]	; (8009178 <_fstat_r+0x20>)
 800915c:	2300      	movs	r3, #0
 800915e:	4604      	mov	r4, r0
 8009160:	4608      	mov	r0, r1
 8009162:	4611      	mov	r1, r2
 8009164:	602b      	str	r3, [r5, #0]
 8009166:	f7f8 fd8f 	bl	8001c88 <_fstat>
 800916a:	1c43      	adds	r3, r0, #1
 800916c:	d102      	bne.n	8009174 <_fstat_r+0x1c>
 800916e:	682b      	ldr	r3, [r5, #0]
 8009170:	b103      	cbz	r3, 8009174 <_fstat_r+0x1c>
 8009172:	6023      	str	r3, [r4, #0]
 8009174:	bd38      	pop	{r3, r4, r5, pc}
 8009176:	bf00      	nop
 8009178:	200043d4 	.word	0x200043d4

0800917c <_isatty_r>:
 800917c:	b538      	push	{r3, r4, r5, lr}
 800917e:	4d06      	ldr	r5, [pc, #24]	; (8009198 <_isatty_r+0x1c>)
 8009180:	2300      	movs	r3, #0
 8009182:	4604      	mov	r4, r0
 8009184:	4608      	mov	r0, r1
 8009186:	602b      	str	r3, [r5, #0]
 8009188:	f7f8 fd8e 	bl	8001ca8 <_isatty>
 800918c:	1c43      	adds	r3, r0, #1
 800918e:	d102      	bne.n	8009196 <_isatty_r+0x1a>
 8009190:	682b      	ldr	r3, [r5, #0]
 8009192:	b103      	cbz	r3, 8009196 <_isatty_r+0x1a>
 8009194:	6023      	str	r3, [r4, #0]
 8009196:	bd38      	pop	{r3, r4, r5, pc}
 8009198:	200043d4 	.word	0x200043d4

0800919c <_init>:
 800919c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800919e:	bf00      	nop
 80091a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80091a2:	bc08      	pop	{r3}
 80091a4:	469e      	mov	lr, r3
 80091a6:	4770      	bx	lr

080091a8 <_fini>:
 80091a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091aa:	bf00      	nop
 80091ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80091ae:	bc08      	pop	{r3}
 80091b0:	469e      	mov	lr, r3
 80091b2:	4770      	bx	lr
