// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.233937,HLS_SYN_LAT=1,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=6,HLS_SYN_FF=242,HLS_SYN_LUT=1075,HLS_VERSION=2020_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V_ap_vld,
        x_V,
        y_0_V,
        y_0_V_ap_vld,
        y_1_V,
        y_1_V_ap_vld,
        y_2_V,
        y_2_V_ap_vld,
        y_3_V,
        y_3_V_ap_vld,
        y_4_V,
        y_4_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   x_V_ap_vld;
input  [79:0] x_V;
output  [4:0] y_0_V;
output   y_0_V_ap_vld;
output  [4:0] y_1_V;
output   y_1_V_ap_vld;
output  [4:0] y_2_V;
output   y_2_V_ap_vld;
output  [4:0] y_3_V;
output   y_3_V_ap_vld;
output  [4:0] y_4_V;
output   y_4_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg y_0_V_ap_vld;
reg y_1_V_ap_vld;
reg y_2_V_ap_vld;
reg y_3_V_ap_vld;
reg y_4_V_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
reg    x_V_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
reg   [79:0] x_V_preg;
reg   [79:0] x_V_in_sig;
reg    x_V_ap_vld_preg;
reg    x_V_blk_n;
wire    ap_block_pp0_stage0;
wire  signed [4:0] tmp_1_fu_177_p4;
reg  signed [4:0] tmp_1_reg_1097;
wire  signed [4:0] tmp_2_fu_191_p4;
reg  signed [4:0] tmp_2_reg_1103;
wire  signed [9:0] r_V_24_fu_263_p2;
reg  signed [9:0] r_V_24_reg_1110;
wire  signed [14:0] grp_fu_1055_p3;
reg  signed [14:0] ret_V_1_reg_1115;
wire  signed [11:0] grp_fu_1063_p3;
reg  signed [11:0] mul_ln728_reg_1120;
wire  signed [10:0] r_V_28_fu_335_p2;
reg  signed [10:0] r_V_28_reg_1125;
wire   [18:0] ret_V_5_fu_399_p2;
reg   [18:0] ret_V_5_reg_1130;
wire  signed [11:0] sext_ln1116_4_fu_417_p1;
reg  signed [11:0] sext_ln1116_4_reg_1135;
wire   [11:0] mul_ln728_3_fu_439_p2;
reg   [11:0] mul_ln728_3_reg_1140;
wire   [8:0] r_V_31_fu_457_p2;
reg   [8:0] r_V_31_reg_1145;
(* use_dsp48 = "no" *) wire   [16:0] sub_ln1192_4_fu_513_p2;
reg   [16:0] sub_ln1192_4_reg_1150;
wire   [9:0] r_V_34_fu_518_p2;
reg   [9:0] r_V_34_reg_1155;
wire  signed [11:0] grp_fu_1080_p3;
reg  signed [11:0] mul_ln728_4_reg_1160;
wire   [6:0] sub_ln728_fu_548_p2;
reg   [6:0] sub_ln728_reg_1165;
reg   [4:0] trunc_ln708_3_reg_1170;
reg   [4:0] trunc_ln708_4_reg_1175;
reg    ap_block_pp0_stage0_subdone;
reg    ap_block_pp0_stage0_01001;
wire   [4:0] trunc_ln1117_fu_173_p1;
wire  signed [4:0] r_V_23_fu_209_p0;
wire  signed [9:0] sext_ln1117_1_fu_187_p1;
wire  signed [4:0] r_V_23_fu_209_p1;
wire   [9:0] r_V_23_fu_209_p2;
wire  signed [4:0] p_Val2_18_fu_231_p4;
wire   [12:0] rhs_V_1_fu_241_p3;
wire  signed [13:0] sext_ln728_1_fu_249_p1;
wire   [13:0] rhs_V_fu_215_p3;
wire  signed [4:0] r_V_24_fu_263_p0;
wire  signed [4:0] r_V_24_fu_263_p1;
wire  signed [13:0] ret_V_fu_253_p2;
wire   [6:0] r_V_38_fu_277_p3;
wire  signed [5:0] r_V_27_fu_319_p3;
wire  signed [5:0] r_V_28_fu_335_p0;
wire  signed [4:0] r_V_28_fu_335_p1;
wire  signed [10:0] mul_ln728_1_fu_345_p0;
wire  signed [4:0] mul_ln728_1_fu_345_p1;
wire   [13:0] mul_ln728_1_fu_345_p2;
wire   [17:0] rhs_V_7_fu_351_p3;
wire  signed [4:0] r_V_7_fu_363_p0;
wire  signed [9:0] sext_ln1118_4_fu_297_p1;
wire  signed [4:0] r_V_7_fu_363_p1;
wire  signed [4:0] tmp_4_fu_309_p4;
wire   [9:0] r_V_7_fu_363_p2;
wire  signed [9:0] mul_ln728_2_fu_381_p0;
wire  signed [4:0] mul_ln728_2_fu_381_p1;
wire   [12:0] mul_ln728_2_fu_381_p2;
wire   [16:0] rhs_V_8_fu_387_p3;
wire  signed [18:0] sext_ln728_8_fu_395_p1;
wire  signed [18:0] sext_ln728_7_fu_359_p1;
wire  signed [6:0] r_V_8_fu_405_p3;
wire  signed [7:0] sext_ln1118_10_fu_413_p1;
wire  signed [7:0] sext_ln1118_2_fu_289_p1;
wire  signed [7:0] r_V_30_fu_421_p2;
wire  signed [7:0] mul_ln728_3_fu_439_p0;
wire  signed [4:0] mul_ln728_3_fu_439_p1;
wire   [7:0] shl_ln1118_6_fu_445_p3;
wire  signed [8:0] sext_ln1118_12_fu_453_p1;
wire  signed [8:0] sext_ln1118_6_fu_327_p1;
wire  signed [4:0] tmp_5_fu_463_p4;
wire  signed [4:0] r_V_12_fu_477_p0;
wire  signed [9:0] sext_ln1118_13_fu_473_p1;
wire  signed [4:0] r_V_12_fu_477_p1;
wire  signed [9:0] r_V_12_fu_477_p2;
wire  signed [4:0] r_V_33_fu_495_p0;
wire  signed [4:0] r_V_33_fu_495_p1;
wire   [9:0] r_V_33_fu_495_p2;
wire   [13:0] rhs_V_14_fu_501_p3;
wire  signed [16:0] grp_fu_1071_p3;
wire  signed [16:0] sext_ln1192_4_fu_509_p1;
wire  signed [4:0] r_V_34_fu_518_p0;
wire  signed [9:0] sext_ln700_fu_223_p1;
wire  signed [4:0] r_V_34_fu_518_p1;
wire  signed [6:0] r_V_39_fu_528_p3;
wire  signed [6:0] sext_ln1118_19_fu_544_p1;
wire  signed [6:0] r_V_35_fu_554_p0;
wire  signed [4:0] r_V_35_fu_554_p1;
wire   [11:0] r_V_35_fu_554_p2;
wire   [15:0] rhs_V_18_fu_560_p3;
wire  signed [4:0] r_V_36_fu_574_p0;
wire  signed [4:0] r_V_36_fu_574_p1;
wire   [9:0] r_V_36_fu_574_p2;
wire   [13:0] rhs_V_19_fu_580_p3;
wire   [15:0] ret_V_11_fu_568_p2;
wire  signed [15:0] sext_ln728_14_fu_588_p1;
wire  signed [4:0] r_V_37_fu_598_p0;
wire  signed [4:0] r_V_37_fu_598_p1;
wire   [9:0] r_V_37_fu_598_p2;
wire   [13:0] rhs_V_20_fu_604_p3;
wire  signed [15:0] sext_ln728_15_fu_612_p1;
wire   [15:0] ret_V_12_fu_592_p2;
wire   [13:0] rhs_V_21_fu_622_p3;
wire  signed [15:0] sext_ln728_16_fu_630_p1;
wire   [15:0] ret_V_13_fu_616_p2;
wire   [15:0] ret_V_14_fu_634_p2;
wire   [14:0] rhs_V_22_fu_644_p3;
wire  signed [16:0] sext_ln703_4_fu_640_p1;
wire  signed [16:0] sext_ln728_17_fu_652_p1;
wire   [14:0] rhs_V_23_fu_662_p3;
wire   [16:0] ret_V_15_fu_656_p2;
wire  signed [16:0] sext_ln1192_8_fu_670_p1;
wire   [16:0] sub_ln1192_6_fu_674_p2;
wire   [16:0] ret_V_16_fu_680_p2;
wire  signed [7:0] sext_ln1118_1_fu_285_p1;
wire  signed [7:0] sext_ln700_2_fu_259_p1;
wire   [19:0] lhs_V_fu_696_p3;
wire   [7:0] r_V_40_fu_704_p2;
wire   [19:0] rhs_V_24_fu_714_p3;
wire  signed [20:0] sext_ln703_5_fu_710_p1;
wire  signed [20:0] sext_ln728_18_fu_722_p1;
wire  signed [11:0] grp_fu_1088_p3;
wire   [19:0] rhs_V_25_fu_732_p3;
wire   [20:0] ret_V_17_fu_726_p2;
wire  signed [20:0] sext_ln1192_9_fu_739_p1;
wire   [20:0] sub_ln1192_7_fu_743_p2;
wire   [20:0] ret_V_18_fu_749_p2;
wire   [13:0] rhs_V_2_fu_771_p3;
wire  signed [14:0] sext_ln728_2_fu_778_p1;
(* use_dsp48 = "no" *) wire   [14:0] ret_V_2_fu_782_p2;
wire   [15:0] rhs_V_3_fu_791_p3;
wire  signed [16:0] sext_ln703_1_fu_787_p1;
wire  signed [16:0] sext_ln728_4_fu_798_p1;
wire   [15:0] rhs_V_4_fu_808_p3;
wire  signed [16:0] sext_ln1192_fu_815_p1;
wire   [16:0] ret_V_3_fu_802_p2;
wire   [5:0] r_V_3_fu_825_p3;
wire  signed [5:0] r_V_26_fu_836_p0;
wire  signed [4:0] r_V_26_fu_836_p1;
wire   [10:0] r_V_26_fu_836_p2;
wire   [14:0] rhs_V_5_fu_842_p3;
wire  signed [16:0] sext_ln1192_1_fu_850_p1;
wire   [16:0] add_ln1192_fu_819_p2;
wire   [15:0] rhs_V_6_fu_860_p3;
wire   [16:0] add_ln1192_1_fu_854_p2;
wire  signed [16:0] sext_ln1192_2_fu_867_p1;
wire   [16:0] sub_ln1192_fu_871_p2;
wire   [16:0] ret_V_4_fu_877_p2;
wire   [18:0] rhs_V_9_fu_897_p3;
wire  signed [19:0] sext_ln728_9_fu_904_p1;
wire  signed [19:0] sext_ln703_2_fu_894_p1;
wire  signed [6:0] r_V_29_fu_914_p0;
wire  signed [4:0] r_V_29_fu_914_p1;
wire   [19:0] ret_V_6_fu_908_p2;
wire   [11:0] r_V_29_fu_914_p2;
wire   [19:0] rhs_V_10_fu_923_p3;
wire  signed [20:0] sext_ln728_10_fu_931_p1;
wire  signed [20:0] sext_ln703_3_fu_919_p1;
wire   [19:0] rhs_V_11_fu_941_p3;
wire   [20:0] ret_V_7_fu_935_p2;
wire  signed [20:0] sext_ln728_13_fu_948_p1;
wire   [20:0] ret_V_8_fu_952_p2;
wire   [20:0] rhs_V_12_fu_958_p3;
wire   [20:0] sub_ln1192_2_fu_965_p2;
wire   [20:0] ret_V_9_fu_971_p2;
wire   [13:0] rhs_V_15_fu_988_p3;
wire  signed [16:0] sext_ln1192_5_fu_995_p1;
wire   [15:0] rhs_V_16_fu_1004_p3;
wire   [16:0] add_ln1192_6_fu_999_p2;
wire  signed [16:0] sext_ln1192_6_fu_1011_p1;
wire   [14:0] rhs_V_17_fu_1021_p3;
wire  signed [16:0] sext_ln1192_7_fu_1028_p1;
wire   [16:0] sub_ln1192_5_fu_1015_p2;
wire   [16:0] add_ln1192_7_fu_1032_p2;
wire   [16:0] ret_V_10_fu_1038_p2;
wire  signed [6:0] grp_fu_1063_p0;
wire  signed [4:0] grp_fu_1063_p1;
wire   [16:0] grp_fu_1071_p2;
wire  signed [6:0] grp_fu_1080_p0;
wire  signed [7:0] sext_ln1118_16_fu_536_p1;
wire  signed [4:0] grp_fu_1080_p1;
wire  signed [7:0] sext_ln1118_15_fu_524_p1;
wire  signed [4:0] grp_fu_1080_p2;
wire  signed [11:0] sext_ln1118_17_fu_540_p1;
wire  signed [6:0] grp_fu_1088_p0;
wire  signed [4:0] grp_fu_1088_p1;
wire  signed [4:0] grp_fu_1088_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 x_V_preg = 80'd0;
#0 x_V_ap_vld_preg = 1'b0;
end

myproject_mac_muladd_10s_5s_14s_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 15 ))
myproject_mac_muladd_10s_5s_14s_15_1_1_U1(
    .din0(r_V_24_fu_263_p2),
    .din1(tmp_2_fu_191_p4),
    .din2(ret_V_fu_253_p2),
    .dout(grp_fu_1055_p3)
);

myproject_am_addmul_7s_5s_5s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
myproject_am_addmul_7s_5s_5s_12_1_1_U2(
    .din0(grp_fu_1063_p0),
    .din1(grp_fu_1063_p1),
    .din2(tmp_2_fu_191_p4),
    .dout(grp_fu_1063_p3)
);

myproject_mac_mul_sub_10s_5s_17ns_17_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 17 ))
myproject_mac_mul_sub_10s_5s_17ns_17_1_1_U3(
    .din0(r_V_12_fu_477_p2),
    .din1(tmp_4_fu_309_p4),
    .din2(grp_fu_1071_p2),
    .dout(grp_fu_1071_p3)
);

myproject_am_addmul_7s_5s_5s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
myproject_am_addmul_7s_5s_5s_12_1_1_U4(
    .din0(grp_fu_1080_p0),
    .din1(grp_fu_1080_p1),
    .din2(grp_fu_1080_p2),
    .dout(grp_fu_1080_p3)
);

myproject_am_submul_7s_5s_5s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
myproject_am_submul_7s_5s_5s_12_1_1_U5(
    .din0(grp_fu_1088_p0),
    .din1(grp_fu_1088_p1),
    .din2(grp_fu_1088_p2),
    .dout(grp_fu_1088_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            x_V_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_ap_vld_preg <= x_V_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_preg <= 80'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_preg <= x_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_ln728_3_reg_1140 <= mul_ln728_3_fu_439_p2;
        r_V_24_reg_1110 <= r_V_24_fu_263_p2;
        r_V_28_reg_1125 <= r_V_28_fu_335_p2;
        r_V_31_reg_1145[8 : 1] <= r_V_31_fu_457_p2[8 : 1];
        r_V_34_reg_1155 <= r_V_34_fu_518_p2;
        ret_V_5_reg_1130[18 : 4] <= ret_V_5_fu_399_p2[18 : 4];
        sext_ln1116_4_reg_1135[11 : 2] <= sext_ln1116_4_fu_417_p1[11 : 2];
        sub_ln1192_4_reg_1150 <= sub_ln1192_4_fu_513_p2;
        sub_ln728_reg_1165 <= sub_ln728_fu_548_p2;
        tmp_1_reg_1097 <= {{x_V_in_sig[79:75]}};
        tmp_2_reg_1103 <= {{x_V_in_sig[14:10]}};
        trunc_ln708_3_reg_1170 <= {{ret_V_16_fu_680_p2[16:12]}};
        trunc_ln708_4_reg_1175 <= {{ret_V_18_fu_749_p2[20:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_ln728_4_reg_1160 <= grp_fu_1080_p3;
        mul_ln728_reg_1120 <= grp_fu_1063_p3;
        ret_V_1_reg_1115 <= grp_fu_1055_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_ap_vld_in_sig = x_V_ap_vld;
    end else begin
        x_V_ap_vld_in_sig = x_V_ap_vld_preg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_V_blk_n = x_V_ap_vld;
    end else begin
        x_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_in_sig = x_V;
    end else begin
        x_V_in_sig = x_V_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_0_V_ap_vld = 1'b1;
    end else begin
        y_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_1_V_ap_vld = 1'b1;
    end else begin
        y_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_2_V_ap_vld = 1'b1;
    end else begin
        y_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_3_V_ap_vld = 1'b1;
    end else begin
        y_3_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_4_V_ap_vld = 1'b1;
    end else begin
        y_4_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1192_1_fu_854_p2 = ($signed(sext_ln1192_1_fu_850_p1) + $signed(add_ln1192_fu_819_p2));

assign add_ln1192_6_fu_999_p2 = ($signed(sext_ln1192_5_fu_995_p1) + $signed(sub_ln1192_4_reg_1150));

assign add_ln1192_7_fu_1032_p2 = ($signed(sext_ln1192_7_fu_1028_p1) + $signed(sub_ln1192_5_fu_1015_p2));

assign add_ln1192_fu_819_p2 = ($signed(sext_ln1192_fu_815_p1) + $signed(ret_V_3_fu_802_p2));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign grp_fu_1063_p0 = sext_ln1118_1_fu_285_p1;

assign grp_fu_1063_p1 = sext_ln700_2_fu_259_p1;

assign grp_fu_1071_p2 = {{p_Val2_18_fu_231_p4}, {12'd0}};

assign grp_fu_1080_p0 = sext_ln1118_16_fu_536_p1;

assign grp_fu_1080_p1 = sext_ln1118_15_fu_524_p1;

assign grp_fu_1080_p2 = sext_ln1118_17_fu_540_p1;

assign grp_fu_1088_p0 = sext_ln1118_16_fu_536_p1;

assign grp_fu_1088_p1 = sext_ln1118_15_fu_524_p1;

assign grp_fu_1088_p2 = sext_ln1118_17_fu_540_p1;

assign lhs_V_fu_696_p3 = {{r_V_30_fu_421_p2}, {12'd0}};

assign mul_ln728_1_fu_345_p0 = r_V_28_fu_335_p2;

assign mul_ln728_1_fu_345_p1 = tmp_1_fu_177_p4;

assign mul_ln728_1_fu_345_p2 = ($signed(mul_ln728_1_fu_345_p0) * $signed(mul_ln728_1_fu_345_p1));

assign mul_ln728_2_fu_381_p0 = r_V_7_fu_363_p2;

assign mul_ln728_2_fu_381_p1 = tmp_4_fu_309_p4;

assign mul_ln728_2_fu_381_p2 = ($signed(mul_ln728_2_fu_381_p0) * $signed(mul_ln728_2_fu_381_p1));

assign mul_ln728_3_fu_439_p0 = r_V_30_fu_421_p2;

assign mul_ln728_3_fu_439_p1 = tmp_4_fu_309_p4;

assign mul_ln728_3_fu_439_p2 = ($signed(mul_ln728_3_fu_439_p0) * $signed(mul_ln728_3_fu_439_p1));

assign p_Val2_18_fu_231_p4 = {{x_V_in_sig[74:70]}};

assign r_V_12_fu_477_p0 = sext_ln1118_13_fu_473_p1;

assign r_V_12_fu_477_p1 = sext_ln1118_4_fu_297_p1;

assign r_V_12_fu_477_p2 = ($signed(r_V_12_fu_477_p0) * $signed(r_V_12_fu_477_p1));

assign r_V_23_fu_209_p0 = sext_ln1117_1_fu_187_p1;

assign r_V_23_fu_209_p1 = trunc_ln1117_fu_173_p1;

assign r_V_23_fu_209_p2 = ($signed(r_V_23_fu_209_p0) * $signed(r_V_23_fu_209_p1));

assign r_V_24_fu_263_p0 = sext_ln1117_1_fu_187_p1;

assign r_V_24_fu_263_p1 = sext_ln1117_1_fu_187_p1;

assign r_V_24_fu_263_p2 = ($signed(r_V_24_fu_263_p0) * $signed(r_V_24_fu_263_p1));

assign r_V_26_fu_836_p0 = r_V_3_fu_825_p3;

assign r_V_26_fu_836_p1 = tmp_2_reg_1103;

assign r_V_26_fu_836_p2 = ($signed(r_V_26_fu_836_p0) * $signed(r_V_26_fu_836_p1));

assign r_V_27_fu_319_p3 = {{p_Val2_18_fu_231_p4}, {1'd0}};

assign r_V_28_fu_335_p0 = r_V_27_fu_319_p3;

assign r_V_28_fu_335_p1 = p_Val2_18_fu_231_p4;

assign r_V_28_fu_335_p2 = ($signed(r_V_28_fu_335_p0) * $signed(r_V_28_fu_335_p1));

assign r_V_29_fu_914_p0 = sext_ln1116_4_reg_1135;

assign r_V_29_fu_914_p1 = tmp_1_reg_1097;

assign r_V_29_fu_914_p2 = ($signed(r_V_29_fu_914_p0) * $signed(r_V_29_fu_914_p1));

assign r_V_30_fu_421_p2 = ($signed(sext_ln1118_10_fu_413_p1) - $signed(sext_ln1118_2_fu_289_p1));

assign r_V_31_fu_457_p2 = ($signed(sext_ln1118_12_fu_453_p1) - $signed(sext_ln1118_6_fu_327_p1));

assign r_V_33_fu_495_p0 = sext_ln1117_1_fu_187_p1;

assign r_V_33_fu_495_p1 = sext_ln1118_13_fu_473_p1;

assign r_V_33_fu_495_p2 = ($signed(r_V_33_fu_495_p0) * $signed(r_V_33_fu_495_p1));

assign r_V_34_fu_518_p0 = sext_ln700_fu_223_p1;

assign r_V_34_fu_518_p1 = sext_ln1118_13_fu_473_p1;

assign r_V_34_fu_518_p2 = ($signed(r_V_34_fu_518_p0) * $signed(r_V_34_fu_518_p1));

assign r_V_35_fu_554_p0 = r_V_8_fu_405_p3;

assign r_V_35_fu_554_p1 = p_Val2_18_fu_231_p4;

assign r_V_35_fu_554_p2 = ($signed(r_V_35_fu_554_p0) * $signed(r_V_35_fu_554_p1));

assign r_V_36_fu_574_p0 = sext_ln700_fu_223_p1;

assign r_V_36_fu_574_p1 = sext_ln1118_4_fu_297_p1;

assign r_V_36_fu_574_p2 = ($signed(r_V_36_fu_574_p0) * $signed(r_V_36_fu_574_p1));

assign r_V_37_fu_598_p0 = tmp_4_fu_309_p4;

assign r_V_37_fu_598_p1 = sext_ln1118_4_fu_297_p1;

assign r_V_37_fu_598_p2 = ($signed(r_V_37_fu_598_p0) * $signed(r_V_37_fu_598_p1));

assign r_V_38_fu_277_p3 = {{tmp_1_fu_177_p4}, {2'd0}};

assign r_V_39_fu_528_p3 = {{tmp_5_fu_463_p4}, {2'd0}};

assign r_V_3_fu_825_p3 = {{tmp_2_reg_1103}, {1'd0}};

assign r_V_40_fu_704_p2 = ($signed(sext_ln1118_1_fu_285_p1) - $signed(sext_ln700_2_fu_259_p1));

assign r_V_7_fu_363_p0 = sext_ln1118_4_fu_297_p1;

assign r_V_7_fu_363_p1 = sext_ln1118_4_fu_297_p1;

assign r_V_7_fu_363_p2 = ($signed(r_V_7_fu_363_p0) * $signed(r_V_7_fu_363_p1));

assign r_V_8_fu_405_p3 = {{p_Val2_18_fu_231_p4}, {2'd0}};

assign ret_V_10_fu_1038_p2 = ($signed(17'd110592) + $signed(add_ln1192_7_fu_1032_p2));

assign ret_V_11_fu_568_p2 = (16'd0 - rhs_V_18_fu_560_p3);

assign ret_V_12_fu_592_p2 = ($signed(ret_V_11_fu_568_p2) - $signed(sext_ln728_14_fu_588_p1));

assign ret_V_13_fu_616_p2 = ($signed(sext_ln728_15_fu_612_p1) + $signed(ret_V_12_fu_592_p2));

assign ret_V_14_fu_634_p2 = ($signed(sext_ln728_16_fu_630_p1) + $signed(ret_V_13_fu_616_p2));

assign ret_V_15_fu_656_p2 = ($signed(sext_ln703_4_fu_640_p1) - $signed(sext_ln728_17_fu_652_p1));

assign ret_V_16_fu_680_p2 = ($signed(17'd98304) + $signed(sub_ln1192_6_fu_674_p2));

assign ret_V_17_fu_726_p2 = ($signed(sext_ln703_5_fu_710_p1) - $signed(sext_ln728_18_fu_722_p1));

assign ret_V_18_fu_749_p2 = ($signed(21'd1638400) + $signed(sub_ln1192_7_fu_743_p2));

assign ret_V_2_fu_782_p2 = ($signed(sext_ln728_2_fu_778_p1) + $signed(ret_V_1_reg_1115));

assign ret_V_3_fu_802_p2 = ($signed(sext_ln703_1_fu_787_p1) - $signed(sext_ln728_4_fu_798_p1));

assign ret_V_4_fu_877_p2 = ($signed(17'd86016) + $signed(sub_ln1192_fu_871_p2));

assign ret_V_5_fu_399_p2 = ($signed(sext_ln728_8_fu_395_p1) - $signed(sext_ln728_7_fu_359_p1));

assign ret_V_6_fu_908_p2 = ($signed(sext_ln728_9_fu_904_p1) + $signed(sext_ln703_2_fu_894_p1));

assign ret_V_7_fu_935_p2 = ($signed(sext_ln728_10_fu_931_p1) + $signed(sext_ln703_3_fu_919_p1));

assign ret_V_8_fu_952_p2 = ($signed(ret_V_7_fu_935_p2) - $signed(sext_ln728_13_fu_948_p1));

assign ret_V_9_fu_971_p2 = ($signed(21'd1245184) + $signed(sub_ln1192_2_fu_965_p2));

assign ret_V_fu_253_p2 = ($signed(sext_ln728_1_fu_249_p1) - $signed(rhs_V_fu_215_p3));

assign rhs_V_10_fu_923_p3 = {{r_V_29_fu_914_p2}, {8'd0}};

assign rhs_V_11_fu_941_p3 = {{mul_ln728_3_reg_1140}, {8'd0}};

assign rhs_V_12_fu_958_p3 = {{r_V_31_reg_1145}, {12'd0}};

assign rhs_V_14_fu_501_p3 = {{r_V_33_fu_495_p2}, {4'd0}};

assign rhs_V_15_fu_988_p3 = {{r_V_34_reg_1155}, {4'd0}};

assign rhs_V_16_fu_1004_p3 = {{mul_ln728_4_reg_1160}, {4'd0}};

assign rhs_V_17_fu_1021_p3 = {{sub_ln728_reg_1165}, {8'd0}};

assign rhs_V_18_fu_560_p3 = {{r_V_35_fu_554_p2}, {4'd0}};

assign rhs_V_19_fu_580_p3 = {{r_V_36_fu_574_p2}, {4'd0}};

assign rhs_V_1_fu_241_p3 = {{p_Val2_18_fu_231_p4}, {8'd0}};

assign rhs_V_20_fu_604_p3 = {{r_V_37_fu_598_p2}, {4'd0}};

assign rhs_V_21_fu_622_p3 = {{p_Val2_18_fu_231_p4}, {9'd0}};

assign rhs_V_22_fu_644_p3 = {{tmp_1_fu_177_p4}, {10'd0}};

assign rhs_V_23_fu_662_p3 = {{tmp_5_fu_463_p4}, {10'd0}};

assign rhs_V_24_fu_714_p3 = {{r_V_40_fu_704_p2}, {12'd0}};

assign rhs_V_25_fu_732_p3 = {{grp_fu_1088_p3}, {8'd0}};

assign rhs_V_2_fu_771_p3 = {{r_V_24_reg_1110}, {4'd0}};

assign rhs_V_3_fu_791_p3 = {{mul_ln728_reg_1120}, {4'd0}};

assign rhs_V_4_fu_808_p3 = {{tmp_1_reg_1097}, {11'd0}};

assign rhs_V_5_fu_842_p3 = {{r_V_26_fu_836_p2}, {4'd0}};

assign rhs_V_6_fu_860_p3 = {{tmp_2_reg_1103}, {11'd0}};

assign rhs_V_7_fu_351_p3 = {{mul_ln728_1_fu_345_p2}, {4'd0}};

assign rhs_V_8_fu_387_p3 = {{mul_ln728_2_fu_381_p2}, {4'd0}};

assign rhs_V_9_fu_897_p3 = {{r_V_28_reg_1125}, {8'd0}};

assign rhs_V_fu_215_p3 = {{r_V_23_fu_209_p2}, {4'd0}};

assign sext_ln1116_4_fu_417_p1 = r_V_8_fu_405_p3;

assign sext_ln1117_1_fu_187_p1 = tmp_1_fu_177_p4;

assign sext_ln1118_10_fu_413_p1 = r_V_8_fu_405_p3;

assign sext_ln1118_12_fu_453_p1 = $signed(shl_ln1118_6_fu_445_p3);

assign sext_ln1118_13_fu_473_p1 = tmp_5_fu_463_p4;

assign sext_ln1118_15_fu_524_p1 = tmp_5_fu_463_p4;

assign sext_ln1118_16_fu_536_p1 = r_V_39_fu_528_p3;

assign sext_ln1118_17_fu_540_p1 = tmp_5_fu_463_p4;

assign sext_ln1118_19_fu_544_p1 = tmp_5_fu_463_p4;

assign sext_ln1118_1_fu_285_p1 = $signed(r_V_38_fu_277_p3);

assign sext_ln1118_2_fu_289_p1 = p_Val2_18_fu_231_p4;

assign sext_ln1118_4_fu_297_p1 = p_Val2_18_fu_231_p4;

assign sext_ln1118_6_fu_327_p1 = r_V_27_fu_319_p3;

assign sext_ln1192_1_fu_850_p1 = $signed(rhs_V_5_fu_842_p3);

assign sext_ln1192_2_fu_867_p1 = $signed(rhs_V_6_fu_860_p3);

assign sext_ln1192_4_fu_509_p1 = $signed(rhs_V_14_fu_501_p3);

assign sext_ln1192_5_fu_995_p1 = $signed(rhs_V_15_fu_988_p3);

assign sext_ln1192_6_fu_1011_p1 = $signed(rhs_V_16_fu_1004_p3);

assign sext_ln1192_7_fu_1028_p1 = $signed(rhs_V_17_fu_1021_p3);

assign sext_ln1192_8_fu_670_p1 = $signed(rhs_V_23_fu_662_p3);

assign sext_ln1192_9_fu_739_p1 = $signed(rhs_V_25_fu_732_p3);

assign sext_ln1192_fu_815_p1 = $signed(rhs_V_4_fu_808_p3);

assign sext_ln700_2_fu_259_p1 = tmp_1_fu_177_p4;

assign sext_ln700_fu_223_p1 = tmp_2_fu_191_p4;

assign sext_ln703_1_fu_787_p1 = $signed(ret_V_2_fu_782_p2);

assign sext_ln703_2_fu_894_p1 = $signed(ret_V_5_reg_1130);

assign sext_ln703_3_fu_919_p1 = $signed(ret_V_6_fu_908_p2);

assign sext_ln703_4_fu_640_p1 = $signed(ret_V_14_fu_634_p2);

assign sext_ln703_5_fu_710_p1 = $signed(lhs_V_fu_696_p3);

assign sext_ln728_10_fu_931_p1 = $signed(rhs_V_10_fu_923_p3);

assign sext_ln728_13_fu_948_p1 = $signed(rhs_V_11_fu_941_p3);

assign sext_ln728_14_fu_588_p1 = $signed(rhs_V_19_fu_580_p3);

assign sext_ln728_15_fu_612_p1 = $signed(rhs_V_20_fu_604_p3);

assign sext_ln728_16_fu_630_p1 = $signed(rhs_V_21_fu_622_p3);

assign sext_ln728_17_fu_652_p1 = $signed(rhs_V_22_fu_644_p3);

assign sext_ln728_18_fu_722_p1 = $signed(rhs_V_24_fu_714_p3);

assign sext_ln728_1_fu_249_p1 = $signed(rhs_V_1_fu_241_p3);

assign sext_ln728_2_fu_778_p1 = $signed(rhs_V_2_fu_771_p3);

assign sext_ln728_4_fu_798_p1 = $signed(rhs_V_3_fu_791_p3);

assign sext_ln728_7_fu_359_p1 = $signed(rhs_V_7_fu_351_p3);

assign sext_ln728_8_fu_395_p1 = $signed(rhs_V_8_fu_387_p3);

assign sext_ln728_9_fu_904_p1 = $signed(rhs_V_9_fu_897_p3);

assign shl_ln1118_6_fu_445_p3 = {{p_Val2_18_fu_231_p4}, {3'd0}};

assign sub_ln1192_2_fu_965_p2 = (ret_V_8_fu_952_p2 - rhs_V_12_fu_958_p3);

assign sub_ln1192_4_fu_513_p2 = ($signed(grp_fu_1071_p3) - $signed(sext_ln1192_4_fu_509_p1));

assign sub_ln1192_5_fu_1015_p2 = ($signed(add_ln1192_6_fu_999_p2) - $signed(sext_ln1192_6_fu_1011_p1));

assign sub_ln1192_6_fu_674_p2 = ($signed(ret_V_15_fu_656_p2) - $signed(sext_ln1192_8_fu_670_p1));

assign sub_ln1192_7_fu_743_p2 = ($signed(ret_V_17_fu_726_p2) - $signed(sext_ln1192_9_fu_739_p1));

assign sub_ln1192_fu_871_p2 = ($signed(add_ln1192_1_fu_854_p2) - $signed(sext_ln1192_2_fu_867_p1));

assign sub_ln728_fu_548_p2 = ($signed(sext_ln1118_19_fu_544_p1) - $signed(r_V_39_fu_528_p3));

assign tmp_1_fu_177_p4 = {{x_V_in_sig[79:75]}};

assign tmp_2_fu_191_p4 = {{x_V_in_sig[14:10]}};

assign tmp_4_fu_309_p4 = {{x_V_in_sig[24:20]}};

assign tmp_5_fu_463_p4 = {{x_V_in_sig[19:15]}};

assign trunc_ln1117_fu_173_p1 = x_V_in_sig[4:0];

assign y_0_V = {{ret_V_4_fu_877_p2[16:12]}};

assign y_1_V = {{ret_V_9_fu_971_p2[20:16]}};

assign y_2_V = {{ret_V_10_fu_1038_p2[16:12]}};

assign y_3_V = trunc_ln708_3_reg_1170;

assign y_4_V = trunc_ln708_4_reg_1175;

always @ (posedge ap_clk) begin
    ret_V_5_reg_1130[3:0] <= 4'b0000;
    sext_ln1116_4_reg_1135[1:0] <= 2'b00;
    r_V_31_reg_1145[0] <= 1'b0;
end

endmodule //myproject
