
stm32f4_usb_cdc_mini_ecsm.elf:     file format elf32-littlearm


Disassembly of section .text:

08000188 <NVIC_SetPriority>:

    \param [in]      IRQn  Number of the interrupt for set priority
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000188:	b082      	sub	sp, #8
 800018a:	4603      	mov	r3, r0
 800018c:	9100      	str	r1, [sp, #0]
 800018e:	f88d 3007 	strb.w	r3, [sp, #7]
  if(IRQn < 0) {
 8000192:	f99d 3007 	ldrsb.w	r3, [sp, #7]
 8000196:	2b00      	cmp	r3, #0
 8000198:	da0f      	bge.n	80001ba <NVIC_SetPriority+0x32>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 800019a:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 800019e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80001a2:	f89d 2007 	ldrb.w	r2, [sp, #7]
 80001a6:	f002 020f 	and.w	r2, r2, #15
 80001aa:	1f11      	subs	r1, r2, #4
 80001ac:	9a00      	ldr	r2, [sp, #0]
 80001ae:	b2d2      	uxtb	r2, r2
 80001b0:	0112      	lsls	r2, r2, #4
 80001b2:	b2d2      	uxtb	r2, r2
 80001b4:	440b      	add	r3, r1
 80001b6:	761a      	strb	r2, [r3, #24]
 80001b8:	e00c      	b.n	80001d4 <NVIC_SetPriority+0x4c>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 80001ba:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 80001be:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80001c2:	f99d 1007 	ldrsb.w	r1, [sp, #7]
 80001c6:	9a00      	ldr	r2, [sp, #0]
 80001c8:	b2d2      	uxtb	r2, r2
 80001ca:	0112      	lsls	r2, r2, #4
 80001cc:	b2d2      	uxtb	r2, r2
 80001ce:	440b      	add	r3, r1
 80001d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80001d4:	b002      	add	sp, #8
 80001d6:	4770      	bx	lr

080001d8 <SysTick_Config>:
    \param [in]  ticks  Number of ticks between two interrupts
    \return          0  Function succeeded
    \return          1  Function failed
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80001d8:	b500      	push	{lr}
 80001da:	b083      	sub	sp, #12
 80001dc:	9001      	str	r0, [sp, #4]
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 80001de:	9b01      	ldr	r3, [sp, #4]
 80001e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80001e4:	d301      	bcc.n	80001ea <SysTick_Config+0x12>
 80001e6:	2301      	movs	r3, #1
 80001e8:	e01a      	b.n	8000220 <SysTick_Config+0x48>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 80001ea:	f24e 0310 	movw	r3, #57360	; 0xe010
 80001ee:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80001f2:	9a01      	ldr	r2, [sp, #4]
 80001f4:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 80001f8:	3a01      	subs	r2, #1
 80001fa:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
 80001fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000200:	210f      	movs	r1, #15
 8000202:	f7ff ffc1 	bl	8000188 <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8000206:	f24e 0310 	movw	r3, #57360	; 0xe010
 800020a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800020e:	2200      	movs	r2, #0
 8000210:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000212:	f24e 0310 	movw	r3, #57360	; 0xe010
 8000216:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800021a:	2207      	movs	r2, #7
 800021c:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 800021e:	2300      	movs	r3, #0
}
 8000220:	4618      	mov	r0, r3
 8000222:	b003      	add	sp, #12
 8000224:	f85d fb04 	ldr.w	pc, [sp], #4

08000228 <print>:
  mpz_t x;
  mpz_t y;
  mpz_t z;
} ECPoint;

void print(mpz_t X,char* str){
 8000228:	b500      	push	{lr}
 800022a:	b085      	sub	sp, #20
 800022c:	9001      	str	r0, [sp, #4]
 800022e:	9100      	str	r1, [sp, #0]
  char* temp = malloc(sizeof(char) * 1000);
 8000230:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000234:	f00c ff30 	bl	800d098 <malloc>
 8000238:	4603      	mov	r3, r0
 800023a:	9303      	str	r3, [sp, #12]
  mpz_get_str(temp,10,X);
 800023c:	9803      	ldr	r0, [sp, #12]
 800023e:	210a      	movs	r1, #10
 8000240:	9a01      	ldr	r2, [sp, #4]
 8000242:	f007 fb43 	bl	80078cc <mpz_get_str>
  printf("%s%s",temp,str);
 8000246:	f642 0030 	movw	r0, #10288	; 0x2830
 800024a:	f6c0 0001 	movt	r0, #2049	; 0x801
 800024e:	9903      	ldr	r1, [sp, #12]
 8000250:	9a00      	ldr	r2, [sp, #0]
 8000252:	f00d fa41 	bl	800d6d8 <printf>
  free(temp);
 8000256:	9803      	ldr	r0, [sp, #12]
 8000258:	f00c ff26 	bl	800d0a8 <free>
}
 800025c:	b005      	add	sp, #20
 800025e:	f85d fb04 	ldr.w	pc, [sp], #4
 8000262:	bf00      	nop

08000264 <randk>:

void randk(mpz_t k,int size, mpz_t seed){
 8000264:	b510      	push	{r4, lr}
 8000266:	b090      	sub	sp, #64	; 0x40
 8000268:	9003      	str	r0, [sp, #12]
 800026a:	9102      	str	r1, [sp, #8]
 800026c:	9201      	str	r2, [sp, #4]
  unsigned int seed_ui;
  unsigned int m = 3365999333;
 800026e:	f241 23e5 	movw	r3, #4837	; 0x12e5
 8000272:	f6cc 03a1 	movt	r3, #51361	; 0xc8a1
 8000276:	930e      	str	r3, [sp, #56]	; 0x38
  char hexa[16]={'0','1','2','3','4','5','6','7','8','9','a','b','c','d','e','f'};
 8000278:	f642 0338 	movw	r3, #10296	; 0x2838
 800027c:	f6c0 0301 	movt	r3, #2049	; 0x801
 8000280:	ac08      	add	r4, sp, #32
 8000282:	6818      	ldr	r0, [r3, #0]
 8000284:	6859      	ldr	r1, [r3, #4]
 8000286:	689a      	ldr	r2, [r3, #8]
 8000288:	68db      	ldr	r3, [r3, #12]
 800028a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  char* k2 = malloc((size+1)*sizeof(char));
 800028c:	9b02      	ldr	r3, [sp, #8]
 800028e:	3301      	adds	r3, #1
 8000290:	4618      	mov	r0, r3
 8000292:	f00c ff01 	bl	800d098 <malloc>
 8000296:	4603      	mov	r3, r0
 8000298:	930d      	str	r3, [sp, #52]	; 0x34
  mpz_t tmp;
  int i;
  mpz_init(tmp);
 800029a:	ab05      	add	r3, sp, #20
 800029c:	4618      	mov	r0, r3
 800029e:	f003 fa39 	bl	8003714 <mpz_init>
  mpz_mod_ui(tmp,seed,m);
 80002a2:	ab05      	add	r3, sp, #20
 80002a4:	4618      	mov	r0, r3
 80002a6:	9901      	ldr	r1, [sp, #4]
 80002a8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80002aa:	f005 f9e1 	bl	8005670 <mpz_mod_ui>
  seed_ui = mpz_get_ui(tmp);
 80002ae:	ab05      	add	r3, sp, #20
 80002b0:	4618      	mov	r0, r3
 80002b2:	f003 fb73 	bl	800399c <mpz_get_ui>
 80002b6:	900c      	str	r0, [sp, #48]	; 0x30
  srand(seed_ui);
 80002b8:	980c      	ldr	r0, [sp, #48]	; 0x30
 80002ba:	f00d fa5b 	bl	800d774 <srand>
  if(size > 23)
 80002be:	9b02      	ldr	r3, [sp, #8]
 80002c0:	2b17      	cmp	r3, #23
 80002c2:	dd18      	ble.n	80002f6 <randk+0x92>
    k2[23]=hexa[rand()%15];
 80002c4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80002c6:	f103 0417 	add.w	r4, r3, #23
 80002ca:	f00d fa5f 	bl	800d78c <rand>
 80002ce:	4601      	mov	r1, r0
 80002d0:	f648 0389 	movw	r3, #34953	; 0x8889
 80002d4:	f6c8 0388 	movt	r3, #34952	; 0x8888
 80002d8:	fb83 2301 	smull	r2, r3, r3, r1
 80002dc:	440b      	add	r3, r1
 80002de:	10da      	asrs	r2, r3, #3
 80002e0:	17cb      	asrs	r3, r1, #31
 80002e2:	1ad2      	subs	r2, r2, r3
 80002e4:	4613      	mov	r3, r2
 80002e6:	011b      	lsls	r3, r3, #4
 80002e8:	1a9b      	subs	r3, r3, r2
 80002ea:	1aca      	subs	r2, r1, r3
 80002ec:	ab10      	add	r3, sp, #64	; 0x40
 80002ee:	4413      	add	r3, r2
 80002f0:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 80002f4:	7023      	strb	r3, [r4, #0]
  for(i=0;i<size;i++){
 80002f6:	2300      	movs	r3, #0
 80002f8:	930f      	str	r3, [sp, #60]	; 0x3c
 80002fa:	e016      	b.n	800032a <randk+0xc6>
    if(i!=23)
 80002fc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80002fe:	2b17      	cmp	r3, #23
 8000300:	d010      	beq.n	8000324 <randk+0xc0>
      k2[i]=hexa[rand()%16];
 8000302:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8000304:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8000306:	18d4      	adds	r4, r2, r3
 8000308:	f00d fa40 	bl	800d78c <rand>
 800030c:	4602      	mov	r2, r0
 800030e:	17d3      	asrs	r3, r2, #31
 8000310:	0f1b      	lsrs	r3, r3, #28
 8000312:	441a      	add	r2, r3
 8000314:	f002 020f 	and.w	r2, r2, #15
 8000318:	1ad3      	subs	r3, r2, r3
 800031a:	aa10      	add	r2, sp, #64	; 0x40
 800031c:	4413      	add	r3, r2
 800031e:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8000322:	7023      	strb	r3, [r4, #0]
  mpz_mod_ui(tmp,seed,m);
  seed_ui = mpz_get_ui(tmp);
  srand(seed_ui);
  if(size > 23)
    k2[23]=hexa[rand()%15];
  for(i=0;i<size;i++){
 8000324:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8000326:	3301      	adds	r3, #1
 8000328:	930f      	str	r3, [sp, #60]	; 0x3c
 800032a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800032c:	9b02      	ldr	r3, [sp, #8]
 800032e:	429a      	cmp	r2, r3
 8000330:	dbe4      	blt.n	80002fc <randk+0x98>
    if(i!=23)
      k2[i]=hexa[rand()%16];
  }
  k2[size]= '\0';
 8000332:	9b02      	ldr	r3, [sp, #8]
 8000334:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8000336:	4413      	add	r3, r2
 8000338:	2200      	movs	r2, #0
 800033a:	701a      	strb	r2, [r3, #0]
  mpz_set_str(k,k2,16);
 800033c:	9803      	ldr	r0, [sp, #12]
 800033e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8000340:	2210      	movs	r2, #16
 8000342:	f007 fb75 	bl	8007a30 <mpz_set_str>
  mpz_clear(tmp);
 8000346:	ab05      	add	r3, sp, #20
 8000348:	4618      	mov	r0, r3
 800034a:	f003 fa15 	bl	8003778 <mpz_clear>
  free(k2);
 800034e:	980d      	ldr	r0, [sp, #52]	; 0x34
 8000350:	f00c feaa 	bl	800d0a8 <free>
}
 8000354:	b010      	add	sp, #64	; 0x40
 8000356:	bd10      	pop	{r4, pc}

08000358 <print_ECPoint>:

void print_ECPoint(ECPoint* e){
 8000358:	b500      	push	{lr}
 800035a:	b083      	sub	sp, #12
 800035c:	9001      	str	r0, [sp, #4]
  print(e->x," <- X\r\n");
 800035e:	9b01      	ldr	r3, [sp, #4]
 8000360:	4618      	mov	r0, r3
 8000362:	f642 0148 	movw	r1, #10312	; 0x2848
 8000366:	f6c0 0101 	movt	r1, #2049	; 0x801
 800036a:	f7ff ff5d 	bl	8000228 <print>
  print(e->y," <- Y\r\n");
 800036e:	9b01      	ldr	r3, [sp, #4]
 8000370:	330c      	adds	r3, #12
 8000372:	4618      	mov	r0, r3
 8000374:	f642 0150 	movw	r1, #10320	; 0x2850
 8000378:	f6c0 0101 	movt	r1, #2049	; 0x801
 800037c:	f7ff ff54 	bl	8000228 <print>
  print(e->z," <- Z\r\n");
 8000380:	9b01      	ldr	r3, [sp, #4]
 8000382:	3318      	adds	r3, #24
 8000384:	4618      	mov	r0, r3
 8000386:	f642 0158 	movw	r1, #10328	; 0x2858
 800038a:	f6c0 0101 	movt	r1, #2049	; 0x801
 800038e:	f7ff ff4b 	bl	8000228 <print>
}
 8000392:	b003      	add	sp, #12
 8000394:	f85d fb04 	ldr.w	pc, [sp], #4

08000398 <EC_init>:

void EC_init(ECPoint* e,mpz_t x_coord, mpz_t y_coord, mpz_t z_coord){
 8000398:	b500      	push	{lr}
 800039a:	b085      	sub	sp, #20
 800039c:	9003      	str	r0, [sp, #12]
 800039e:	9102      	str	r1, [sp, #8]
 80003a0:	9201      	str	r2, [sp, #4]
 80003a2:	9300      	str	r3, [sp, #0]
  mpz_init(e->x);
 80003a4:	9b03      	ldr	r3, [sp, #12]
 80003a6:	4618      	mov	r0, r3
 80003a8:	f003 f9b4 	bl	8003714 <mpz_init>
  mpz_init(e->y);
 80003ac:	9b03      	ldr	r3, [sp, #12]
 80003ae:	330c      	adds	r3, #12
 80003b0:	4618      	mov	r0, r3
 80003b2:	f003 f9af 	bl	8003714 <mpz_init>
  mpz_init(e->z);
 80003b6:	9b03      	ldr	r3, [sp, #12]
 80003b8:	3318      	adds	r3, #24
 80003ba:	4618      	mov	r0, r3
 80003bc:	f003 f9aa 	bl	8003714 <mpz_init>
  mpz_set(e->x,x_coord);
 80003c0:	9b03      	ldr	r3, [sp, #12]
 80003c2:	4618      	mov	r0, r3
 80003c4:	9902      	ldr	r1, [sp, #8]
 80003c6:	f003 fa3d 	bl	8003844 <mpz_set>
  mpz_set(e->y,y_coord);
 80003ca:	9b03      	ldr	r3, [sp, #12]
 80003cc:	330c      	adds	r3, #12
 80003ce:	4618      	mov	r0, r3
 80003d0:	9901      	ldr	r1, [sp, #4]
 80003d2:	f003 fa37 	bl	8003844 <mpz_set>
  mpz_set(e->z,z_coord);
 80003d6:	9b03      	ldr	r3, [sp, #12]
 80003d8:	3318      	adds	r3, #24
 80003da:	4618      	mov	r0, r3
 80003dc:	9900      	ldr	r1, [sp, #0]
 80003de:	f003 fa31 	bl	8003844 <mpz_set>
}
 80003e2:	b005      	add	sp, #20
 80003e4:	f85d fb04 	ldr.w	pc, [sp], #4

080003e8 <EC_copy>:

void EC_copy(ECPoint* e,ECPoint* e2){
 80003e8:	b500      	push	{lr}
 80003ea:	b083      	sub	sp, #12
 80003ec:	9001      	str	r0, [sp, #4]
 80003ee:	9100      	str	r1, [sp, #0]
  mpz_init(e->x);
 80003f0:	9b01      	ldr	r3, [sp, #4]
 80003f2:	4618      	mov	r0, r3
 80003f4:	f003 f98e 	bl	8003714 <mpz_init>
  mpz_init(e->y);
 80003f8:	9b01      	ldr	r3, [sp, #4]
 80003fa:	330c      	adds	r3, #12
 80003fc:	4618      	mov	r0, r3
 80003fe:	f003 f989 	bl	8003714 <mpz_init>
  mpz_init(e->z);
 8000402:	9b01      	ldr	r3, [sp, #4]
 8000404:	3318      	adds	r3, #24
 8000406:	4618      	mov	r0, r3
 8000408:	f003 f984 	bl	8003714 <mpz_init>
  mpz_set(e->x,e2->x);
 800040c:	9a01      	ldr	r2, [sp, #4]
 800040e:	9b00      	ldr	r3, [sp, #0]
 8000410:	4610      	mov	r0, r2
 8000412:	4619      	mov	r1, r3
 8000414:	f003 fa16 	bl	8003844 <mpz_set>
  mpz_set(e->y,e2->y);
 8000418:	9b01      	ldr	r3, [sp, #4]
 800041a:	f103 020c 	add.w	r2, r3, #12
 800041e:	9b00      	ldr	r3, [sp, #0]
 8000420:	330c      	adds	r3, #12
 8000422:	4610      	mov	r0, r2
 8000424:	4619      	mov	r1, r3
 8000426:	f003 fa0d 	bl	8003844 <mpz_set>
  mpz_set(e->z,e2->z);
 800042a:	9b01      	ldr	r3, [sp, #4]
 800042c:	f103 0218 	add.w	r2, r3, #24
 8000430:	9b00      	ldr	r3, [sp, #0]
 8000432:	3318      	adds	r3, #24
 8000434:	4610      	mov	r0, r2
 8000436:	4619      	mov	r1, r3
 8000438:	f003 fa04 	bl	8003844 <mpz_set>
}
 800043c:	b003      	add	sp, #12
 800043e:	f85d fb04 	ldr.w	pc, [sp], #4
 8000442:	bf00      	nop

08000444 <EC_clear>:

void EC_clear(ECPoint* e){
 8000444:	b500      	push	{lr}
 8000446:	b083      	sub	sp, #12
 8000448:	9001      	str	r0, [sp, #4]
  mpz_clear(e->x);
 800044a:	9b01      	ldr	r3, [sp, #4]
 800044c:	4618      	mov	r0, r3
 800044e:	f003 f993 	bl	8003778 <mpz_clear>
  mpz_clear(e->y);
 8000452:	9b01      	ldr	r3, [sp, #4]
 8000454:	330c      	adds	r3, #12
 8000456:	4618      	mov	r0, r3
 8000458:	f003 f98e 	bl	8003778 <mpz_clear>
  mpz_clear(e->z);
 800045c:	9b01      	ldr	r3, [sp, #4]
 800045e:	3318      	adds	r3, #24
 8000460:	4618      	mov	r0, r3
 8000462:	f003 f989 	bl	8003778 <mpz_clear>
}
 8000466:	b003      	add	sp, #12
 8000468:	f85d fb04 	ldr.w	pc, [sp], #4

0800046c <addmod>:

void addmod(mpz_t res,mpz_t a, mpz_t b, mpz_t mod){
 800046c:	b500      	push	{lr}
 800046e:	b085      	sub	sp, #20
 8000470:	9003      	str	r0, [sp, #12]
 8000472:	9102      	str	r1, [sp, #8]
 8000474:	9201      	str	r2, [sp, #4]
 8000476:	9300      	str	r3, [sp, #0]
  mpz_add(res,a,b);
 8000478:	9803      	ldr	r0, [sp, #12]
 800047a:	9902      	ldr	r1, [sp, #8]
 800047c:	9a01      	ldr	r2, [sp, #4]
 800047e:	f004 f8c3 	bl	8004608 <mpz_add>
  mpz_mod(res,res,mod);
 8000482:	9803      	ldr	r0, [sp, #12]
 8000484:	9903      	ldr	r1, [sp, #12]
 8000486:	9a00      	ldr	r2, [sp, #0]
 8000488:	f004 fc8c 	bl	8004da4 <mpz_mod>
}
 800048c:	b005      	add	sp, #20
 800048e:	f85d fb04 	ldr.w	pc, [sp], #4
 8000492:	bf00      	nop

08000494 <submod>:

void submod(mpz_t res,mpz_t a, mpz_t b, mpz_t mod){
 8000494:	b500      	push	{lr}
 8000496:	b085      	sub	sp, #20
 8000498:	9003      	str	r0, [sp, #12]
 800049a:	9102      	str	r1, [sp, #8]
 800049c:	9201      	str	r2, [sp, #4]
 800049e:	9300      	str	r3, [sp, #0]
  mpz_sub(res,a,b);
 80004a0:	9803      	ldr	r0, [sp, #12]
 80004a2:	9902      	ldr	r1, [sp, #8]
 80004a4:	9a01      	ldr	r2, [sp, #4]
 80004a6:	f004 f8d5 	bl	8004654 <mpz_sub>
  mpz_mod(res,res,mod);
 80004aa:	9803      	ldr	r0, [sp, #12]
 80004ac:	9903      	ldr	r1, [sp, #12]
 80004ae:	9a00      	ldr	r2, [sp, #0]
 80004b0:	f004 fc78 	bl	8004da4 <mpz_mod>
}
 80004b4:	b005      	add	sp, #20
 80004b6:	f85d fb04 	ldr.w	pc, [sp], #4
 80004ba:	bf00      	nop

080004bc <mulmod>:

void mulmod(mpz_t res,mpz_t a, mpz_t b, mpz_t mod){
 80004bc:	b500      	push	{lr}
 80004be:	b085      	sub	sp, #20
 80004c0:	9003      	str	r0, [sp, #12]
 80004c2:	9102      	str	r1, [sp, #8]
 80004c4:	9201      	str	r2, [sp, #4]
 80004c6:	9300      	str	r3, [sp, #0]
  mpz_mul(res,a,b);
 80004c8:	9803      	ldr	r0, [sp, #12]
 80004ca:	9902      	ldr	r1, [sp, #8]
 80004cc:	9a01      	ldr	r2, [sp, #4]
 80004ce:	f004 f951 	bl	8004774 <mpz_mul>
  mpz_mod(res,res,mod);
 80004d2:	9803      	ldr	r0, [sp, #12]
 80004d4:	9903      	ldr	r1, [sp, #12]
 80004d6:	9a00      	ldr	r2, [sp, #0]
 80004d8:	f004 fc64 	bl	8004da4 <mpz_mod>
}
 80004dc:	b005      	add	sp, #20
 80004de:	f85d fb04 	ldr.w	pc, [sp], #4
 80004e2:	bf00      	nop

080004e4 <mulmod_ui>:

void mulmod_ui(mpz_t res,mpz_t a, unsigned int b, mpz_t mod){
 80004e4:	b500      	push	{lr}
 80004e6:	b085      	sub	sp, #20
 80004e8:	9003      	str	r0, [sp, #12]
 80004ea:	9102      	str	r1, [sp, #8]
 80004ec:	9201      	str	r2, [sp, #4]
 80004ee:	9300      	str	r3, [sp, #0]
  mpz_mul_ui(res,a,b);
 80004f0:	9803      	ldr	r0, [sp, #12]
 80004f2:	9902      	ldr	r1, [sp, #8]
 80004f4:	9a01      	ldr	r2, [sp, #4]
 80004f6:	f004 f8f1 	bl	80046dc <mpz_mul_ui>
  mpz_mod(res,res,mod);
 80004fa:	9803      	ldr	r0, [sp, #12]
 80004fc:	9903      	ldr	r1, [sp, #12]
 80004fe:	9a00      	ldr	r2, [sp, #0]
 8000500:	f004 fc50 	bl	8004da4 <mpz_mod>
}
 8000504:	b005      	add	sp, #20
 8000506:	f85d fb04 	ldr.w	pc, [sp], #4
 800050a:	bf00      	nop

0800050c <ecadd>:
void ecadd(ECPoint* res, ECPoint* P, ECPoint* Q,mpz_t mod){
 800050c:	b500      	push	{lr}
 800050e:	b0a1      	sub	sp, #132	; 0x84
 8000510:	9003      	str	r0, [sp, #12]
 8000512:	9102      	str	r1, [sp, #8]
 8000514:	9201      	str	r2, [sp, #4]
 8000516:	9300      	str	r3, [sp, #0]
  mpz_t U1,U2,V1,V2,U,V,W,A,VVV;
  mpz_init(U1);
 8000518:	ab1d      	add	r3, sp, #116	; 0x74
 800051a:	4618      	mov	r0, r3
 800051c:	f003 f8fa 	bl	8003714 <mpz_init>
  mpz_init(U2);
 8000520:	ab1a      	add	r3, sp, #104	; 0x68
 8000522:	4618      	mov	r0, r3
 8000524:	f003 f8f6 	bl	8003714 <mpz_init>
  mpz_init(V1);
 8000528:	ab17      	add	r3, sp, #92	; 0x5c
 800052a:	4618      	mov	r0, r3
 800052c:	f003 f8f2 	bl	8003714 <mpz_init>
  mpz_init(V2);
 8000530:	ab14      	add	r3, sp, #80	; 0x50
 8000532:	4618      	mov	r0, r3
 8000534:	f003 f8ee 	bl	8003714 <mpz_init>
  mpz_init(U);
 8000538:	ab11      	add	r3, sp, #68	; 0x44
 800053a:	4618      	mov	r0, r3
 800053c:	f003 f8ea 	bl	8003714 <mpz_init>
  mpz_init(V);
 8000540:	ab0e      	add	r3, sp, #56	; 0x38
 8000542:	4618      	mov	r0, r3
 8000544:	f003 f8e6 	bl	8003714 <mpz_init>
  mpz_init(W);
 8000548:	ab0b      	add	r3, sp, #44	; 0x2c
 800054a:	4618      	mov	r0, r3
 800054c:	f003 f8e2 	bl	8003714 <mpz_init>
  mpz_init(A);
 8000550:	ab08      	add	r3, sp, #32
 8000552:	4618      	mov	r0, r3
 8000554:	f003 f8de 	bl	8003714 <mpz_init>
  mpz_init(VVV);
 8000558:	ab05      	add	r3, sp, #20
 800055a:	4618      	mov	r0, r3
 800055c:	f003 f8da 	bl	8003714 <mpz_init>

  mulmod(U1,Q->y,P->z,mod);
 8000560:	9b01      	ldr	r3, [sp, #4]
 8000562:	f103 020c 	add.w	r2, r3, #12
 8000566:	9b02      	ldr	r3, [sp, #8]
 8000568:	3318      	adds	r3, #24
 800056a:	a91d      	add	r1, sp, #116	; 0x74
 800056c:	4608      	mov	r0, r1
 800056e:	4611      	mov	r1, r2
 8000570:	461a      	mov	r2, r3
 8000572:	9b00      	ldr	r3, [sp, #0]
 8000574:	f7ff ffa2 	bl	80004bc <mulmod>
  mulmod(U2,P->y,Q->z,mod);
 8000578:	9b02      	ldr	r3, [sp, #8]
 800057a:	f103 020c 	add.w	r2, r3, #12
 800057e:	9b01      	ldr	r3, [sp, #4]
 8000580:	3318      	adds	r3, #24
 8000582:	a91a      	add	r1, sp, #104	; 0x68
 8000584:	4608      	mov	r0, r1
 8000586:	4611      	mov	r1, r2
 8000588:	461a      	mov	r2, r3
 800058a:	9b00      	ldr	r3, [sp, #0]
 800058c:	f7ff ff96 	bl	80004bc <mulmod>
  mulmod(V1,Q->x,P->z,mod);
 8000590:	9a01      	ldr	r2, [sp, #4]
 8000592:	9b02      	ldr	r3, [sp, #8]
 8000594:	3318      	adds	r3, #24
 8000596:	a917      	add	r1, sp, #92	; 0x5c
 8000598:	4608      	mov	r0, r1
 800059a:	4611      	mov	r1, r2
 800059c:	461a      	mov	r2, r3
 800059e:	9b00      	ldr	r3, [sp, #0]
 80005a0:	f7ff ff8c 	bl	80004bc <mulmod>
  mulmod(V2,P->x,Q->z,mod);
 80005a4:	9a02      	ldr	r2, [sp, #8]
 80005a6:	9b01      	ldr	r3, [sp, #4]
 80005a8:	3318      	adds	r3, #24
 80005aa:	a914      	add	r1, sp, #80	; 0x50
 80005ac:	4608      	mov	r0, r1
 80005ae:	4611      	mov	r1, r2
 80005b0:	461a      	mov	r2, r3
 80005b2:	9b00      	ldr	r3, [sp, #0]
 80005b4:	f7ff ff82 	bl	80004bc <mulmod>
  submod(U,U1,U2,mod);
 80005b8:	a911      	add	r1, sp, #68	; 0x44
 80005ba:	aa1d      	add	r2, sp, #116	; 0x74
 80005bc:	ab1a      	add	r3, sp, #104	; 0x68
 80005be:	4608      	mov	r0, r1
 80005c0:	4611      	mov	r1, r2
 80005c2:	461a      	mov	r2, r3
 80005c4:	9b00      	ldr	r3, [sp, #0]
 80005c6:	f7ff ff65 	bl	8000494 <submod>
  submod(V,V1,V2,mod);
 80005ca:	a90e      	add	r1, sp, #56	; 0x38
 80005cc:	aa17      	add	r2, sp, #92	; 0x5c
 80005ce:	ab14      	add	r3, sp, #80	; 0x50
 80005d0:	4608      	mov	r0, r1
 80005d2:	4611      	mov	r1, r2
 80005d4:	461a      	mov	r2, r3
 80005d6:	9b00      	ldr	r3, [sp, #0]
 80005d8:	f7ff ff5c 	bl	8000494 <submod>
  mulmod(W,P->z,Q->z,mod);
 80005dc:	9b02      	ldr	r3, [sp, #8]
 80005de:	f103 0218 	add.w	r2, r3, #24
 80005e2:	9b01      	ldr	r3, [sp, #4]
 80005e4:	3318      	adds	r3, #24
 80005e6:	a90b      	add	r1, sp, #44	; 0x2c
 80005e8:	4608      	mov	r0, r1
 80005ea:	4611      	mov	r1, r2
 80005ec:	461a      	mov	r2, r3
 80005ee:	9b00      	ldr	r3, [sp, #0]
 80005f0:	f7ff ff64 	bl	80004bc <mulmod>
  mulmod(A,U,U,mod);
 80005f4:	a908      	add	r1, sp, #32
 80005f6:	aa11      	add	r2, sp, #68	; 0x44
 80005f8:	ab11      	add	r3, sp, #68	; 0x44
 80005fa:	4608      	mov	r0, r1
 80005fc:	4611      	mov	r1, r2
 80005fe:	461a      	mov	r2, r3
 8000600:	9b00      	ldr	r3, [sp, #0]
 8000602:	f7ff ff5b 	bl	80004bc <mulmod>
  mulmod(A,A,W,mod);
 8000606:	a908      	add	r1, sp, #32
 8000608:	aa08      	add	r2, sp, #32
 800060a:	ab0b      	add	r3, sp, #44	; 0x2c
 800060c:	4608      	mov	r0, r1
 800060e:	4611      	mov	r1, r2
 8000610:	461a      	mov	r2, r3
 8000612:	9b00      	ldr	r3, [sp, #0]
 8000614:	f7ff ff52 	bl	80004bc <mulmod>
  mulmod(VVV,V,V,mod);
 8000618:	a905      	add	r1, sp, #20
 800061a:	aa0e      	add	r2, sp, #56	; 0x38
 800061c:	ab0e      	add	r3, sp, #56	; 0x38
 800061e:	4608      	mov	r0, r1
 8000620:	4611      	mov	r1, r2
 8000622:	461a      	mov	r2, r3
 8000624:	9b00      	ldr	r3, [sp, #0]
 8000626:	f7ff ff49 	bl	80004bc <mulmod>
  mulmod(VVV,VVV,V,mod);
 800062a:	a905      	add	r1, sp, #20
 800062c:	aa05      	add	r2, sp, #20
 800062e:	ab0e      	add	r3, sp, #56	; 0x38
 8000630:	4608      	mov	r0, r1
 8000632:	4611      	mov	r1, r2
 8000634:	461a      	mov	r2, r3
 8000636:	9b00      	ldr	r3, [sp, #0]
 8000638:	f7ff ff40 	bl	80004bc <mulmod>
  submod(A,A,VVV,mod);
 800063c:	a908      	add	r1, sp, #32
 800063e:	aa08      	add	r2, sp, #32
 8000640:	ab05      	add	r3, sp, #20
 8000642:	4608      	mov	r0, r1
 8000644:	4611      	mov	r1, r2
 8000646:	461a      	mov	r2, r3
 8000648:	9b00      	ldr	r3, [sp, #0]
 800064a:	f7ff ff23 	bl	8000494 <submod>
  mulmod(VVV,V,V,mod);
 800064e:	a905      	add	r1, sp, #20
 8000650:	aa0e      	add	r2, sp, #56	; 0x38
 8000652:	ab0e      	add	r3, sp, #56	; 0x38
 8000654:	4608      	mov	r0, r1
 8000656:	4611      	mov	r1, r2
 8000658:	461a      	mov	r2, r3
 800065a:	9b00      	ldr	r3, [sp, #0]
 800065c:	f7ff ff2e 	bl	80004bc <mulmod>
  mulmod(VVV,VVV,V2,mod);
 8000660:	a905      	add	r1, sp, #20
 8000662:	aa05      	add	r2, sp, #20
 8000664:	ab14      	add	r3, sp, #80	; 0x50
 8000666:	4608      	mov	r0, r1
 8000668:	4611      	mov	r1, r2
 800066a:	461a      	mov	r2, r3
 800066c:	9b00      	ldr	r3, [sp, #0]
 800066e:	f7ff ff25 	bl	80004bc <mulmod>
  mulmod_ui(VVV,VVV,2,mod);
 8000672:	aa05      	add	r2, sp, #20
 8000674:	ab05      	add	r3, sp, #20
 8000676:	4610      	mov	r0, r2
 8000678:	4619      	mov	r1, r3
 800067a:	2202      	movs	r2, #2
 800067c:	9b00      	ldr	r3, [sp, #0]
 800067e:	f7ff ff31 	bl	80004e4 <mulmod_ui>
  submod(A,A,VVV,mod);
 8000682:	a908      	add	r1, sp, #32
 8000684:	aa08      	add	r2, sp, #32
 8000686:	ab05      	add	r3, sp, #20
 8000688:	4608      	mov	r0, r1
 800068a:	4611      	mov	r1, r2
 800068c:	461a      	mov	r2, r3
 800068e:	9b00      	ldr	r3, [sp, #0]
 8000690:	f7ff ff00 	bl	8000494 <submod>

  mulmod(res->x,V,A,mod);
 8000694:	9903      	ldr	r1, [sp, #12]
 8000696:	aa0e      	add	r2, sp, #56	; 0x38
 8000698:	ab08      	add	r3, sp, #32
 800069a:	4608      	mov	r0, r1
 800069c:	4611      	mov	r1, r2
 800069e:	461a      	mov	r2, r3
 80006a0:	9b00      	ldr	r3, [sp, #0]
 80006a2:	f7ff ff0b 	bl	80004bc <mulmod>
  mulmod(VVV,V,V,mod);
 80006a6:	a905      	add	r1, sp, #20
 80006a8:	aa0e      	add	r2, sp, #56	; 0x38
 80006aa:	ab0e      	add	r3, sp, #56	; 0x38
 80006ac:	4608      	mov	r0, r1
 80006ae:	4611      	mov	r1, r2
 80006b0:	461a      	mov	r2, r3
 80006b2:	9b00      	ldr	r3, [sp, #0]
 80006b4:	f7ff ff02 	bl	80004bc <mulmod>
  mulmod(VVV,VVV,V2,mod);
 80006b8:	a905      	add	r1, sp, #20
 80006ba:	aa05      	add	r2, sp, #20
 80006bc:	ab14      	add	r3, sp, #80	; 0x50
 80006be:	4608      	mov	r0, r1
 80006c0:	4611      	mov	r1, r2
 80006c2:	461a      	mov	r2, r3
 80006c4:	9b00      	ldr	r3, [sp, #0]
 80006c6:	f7ff fef9 	bl	80004bc <mulmod>
  submod(VVV,VVV,A,mod);
 80006ca:	a905      	add	r1, sp, #20
 80006cc:	aa05      	add	r2, sp, #20
 80006ce:	ab08      	add	r3, sp, #32
 80006d0:	4608      	mov	r0, r1
 80006d2:	4611      	mov	r1, r2
 80006d4:	461a      	mov	r2, r3
 80006d6:	9b00      	ldr	r3, [sp, #0]
 80006d8:	f7ff fedc 	bl	8000494 <submod>
  mulmod(res->y,VVV,U,mod);
 80006dc:	9b03      	ldr	r3, [sp, #12]
 80006de:	f103 010c 	add.w	r1, r3, #12
 80006e2:	aa05      	add	r2, sp, #20
 80006e4:	ab11      	add	r3, sp, #68	; 0x44
 80006e6:	4608      	mov	r0, r1
 80006e8:	4611      	mov	r1, r2
 80006ea:	461a      	mov	r2, r3
 80006ec:	9b00      	ldr	r3, [sp, #0]
 80006ee:	f7ff fee5 	bl	80004bc <mulmod>
  mulmod(VVV,V,V,mod);
 80006f2:	a905      	add	r1, sp, #20
 80006f4:	aa0e      	add	r2, sp, #56	; 0x38
 80006f6:	ab0e      	add	r3, sp, #56	; 0x38
 80006f8:	4608      	mov	r0, r1
 80006fa:	4611      	mov	r1, r2
 80006fc:	461a      	mov	r2, r3
 80006fe:	9b00      	ldr	r3, [sp, #0]
 8000700:	f7ff fedc 	bl	80004bc <mulmod>
  mulmod(VVV,VVV,V,mod);
 8000704:	a905      	add	r1, sp, #20
 8000706:	aa05      	add	r2, sp, #20
 8000708:	ab0e      	add	r3, sp, #56	; 0x38
 800070a:	4608      	mov	r0, r1
 800070c:	4611      	mov	r1, r2
 800070e:	461a      	mov	r2, r3
 8000710:	9b00      	ldr	r3, [sp, #0]
 8000712:	f7ff fed3 	bl	80004bc <mulmod>
  mulmod(VVV,VVV,U2,mod);
 8000716:	a905      	add	r1, sp, #20
 8000718:	aa05      	add	r2, sp, #20
 800071a:	ab1a      	add	r3, sp, #104	; 0x68
 800071c:	4608      	mov	r0, r1
 800071e:	4611      	mov	r1, r2
 8000720:	461a      	mov	r2, r3
 8000722:	9b00      	ldr	r3, [sp, #0]
 8000724:	f7ff feca 	bl	80004bc <mulmod>
  submod(res->y,res->y,VVV,mod);
 8000728:	9b03      	ldr	r3, [sp, #12]
 800072a:	f103 010c 	add.w	r1, r3, #12
 800072e:	9b03      	ldr	r3, [sp, #12]
 8000730:	f103 020c 	add.w	r2, r3, #12
 8000734:	ab05      	add	r3, sp, #20
 8000736:	4608      	mov	r0, r1
 8000738:	4611      	mov	r1, r2
 800073a:	461a      	mov	r2, r3
 800073c:	9b00      	ldr	r3, [sp, #0]
 800073e:	f7ff fea9 	bl	8000494 <submod>
  mulmod(res->z,V,V,mod);
 8000742:	9b03      	ldr	r3, [sp, #12]
 8000744:	f103 0118 	add.w	r1, r3, #24
 8000748:	aa0e      	add	r2, sp, #56	; 0x38
 800074a:	ab0e      	add	r3, sp, #56	; 0x38
 800074c:	4608      	mov	r0, r1
 800074e:	4611      	mov	r1, r2
 8000750:	461a      	mov	r2, r3
 8000752:	9b00      	ldr	r3, [sp, #0]
 8000754:	f7ff feb2 	bl	80004bc <mulmod>
  mulmod(res->z,res->z,V,mod);
 8000758:	9b03      	ldr	r3, [sp, #12]
 800075a:	f103 0118 	add.w	r1, r3, #24
 800075e:	9b03      	ldr	r3, [sp, #12]
 8000760:	f103 0218 	add.w	r2, r3, #24
 8000764:	ab0e      	add	r3, sp, #56	; 0x38
 8000766:	4608      	mov	r0, r1
 8000768:	4611      	mov	r1, r2
 800076a:	461a      	mov	r2, r3
 800076c:	9b00      	ldr	r3, [sp, #0]
 800076e:	f7ff fea5 	bl	80004bc <mulmod>
  mulmod(res->z,res->z,W,mod);
 8000772:	9b03      	ldr	r3, [sp, #12]
 8000774:	f103 0118 	add.w	r1, r3, #24
 8000778:	9b03      	ldr	r3, [sp, #12]
 800077a:	f103 0218 	add.w	r2, r3, #24
 800077e:	ab0b      	add	r3, sp, #44	; 0x2c
 8000780:	4608      	mov	r0, r1
 8000782:	4611      	mov	r1, r2
 8000784:	461a      	mov	r2, r3
 8000786:	9b00      	ldr	r3, [sp, #0]
 8000788:	f7ff fe98 	bl	80004bc <mulmod>
  
  mpz_clear(U1);
 800078c:	ab1d      	add	r3, sp, #116	; 0x74
 800078e:	4618      	mov	r0, r3
 8000790:	f002 fff2 	bl	8003778 <mpz_clear>
  mpz_clear(U2);
 8000794:	ab1a      	add	r3, sp, #104	; 0x68
 8000796:	4618      	mov	r0, r3
 8000798:	f002 ffee 	bl	8003778 <mpz_clear>
  mpz_clear(V1);
 800079c:	ab17      	add	r3, sp, #92	; 0x5c
 800079e:	4618      	mov	r0, r3
 80007a0:	f002 ffea 	bl	8003778 <mpz_clear>
  mpz_clear(V2);
 80007a4:	ab14      	add	r3, sp, #80	; 0x50
 80007a6:	4618      	mov	r0, r3
 80007a8:	f002 ffe6 	bl	8003778 <mpz_clear>
  mpz_clear(U);
 80007ac:	ab11      	add	r3, sp, #68	; 0x44
 80007ae:	4618      	mov	r0, r3
 80007b0:	f002 ffe2 	bl	8003778 <mpz_clear>
  mpz_clear(V);
 80007b4:	ab0e      	add	r3, sp, #56	; 0x38
 80007b6:	4618      	mov	r0, r3
 80007b8:	f002 ffde 	bl	8003778 <mpz_clear>
  mpz_clear(W);
 80007bc:	ab0b      	add	r3, sp, #44	; 0x2c
 80007be:	4618      	mov	r0, r3
 80007c0:	f002 ffda 	bl	8003778 <mpz_clear>
  mpz_clear(A);
 80007c4:	ab08      	add	r3, sp, #32
 80007c6:	4618      	mov	r0, r3
 80007c8:	f002 ffd6 	bl	8003778 <mpz_clear>
  mpz_clear(VVV);
 80007cc:	ab05      	add	r3, sp, #20
 80007ce:	4618      	mov	r0, r3
 80007d0:	f002 ffd2 	bl	8003778 <mpz_clear>
}
 80007d4:	b021      	add	sp, #132	; 0x84
 80007d6:	f85d fb04 	ldr.w	pc, [sp], #4
 80007da:	bf00      	nop

080007dc <ecdbl>:


void ecdbl(ECPoint* res, ECPoint* P,mpz_t mod,mpz_t a){
 80007dc:	b500      	push	{lr}
 80007de:	b095      	sub	sp, #84	; 0x54
 80007e0:	9003      	str	r0, [sp, #12]
 80007e2:	9102      	str	r1, [sp, #8]
 80007e4:	9201      	str	r2, [sp, #4]
 80007e6:	9300      	str	r3, [sp, #0]
  mpz_t W,S,B,H,temp;
  mpz_init(W);
 80007e8:	ab11      	add	r3, sp, #68	; 0x44
 80007ea:	4618      	mov	r0, r3
 80007ec:	f002 ff92 	bl	8003714 <mpz_init>
  mpz_init(S);
 80007f0:	ab0e      	add	r3, sp, #56	; 0x38
 80007f2:	4618      	mov	r0, r3
 80007f4:	f002 ff8e 	bl	8003714 <mpz_init>
  mpz_init(B);
 80007f8:	ab0b      	add	r3, sp, #44	; 0x2c
 80007fa:	4618      	mov	r0, r3
 80007fc:	f002 ff8a 	bl	8003714 <mpz_init>
  mpz_init(H);
 8000800:	ab08      	add	r3, sp, #32
 8000802:	4618      	mov	r0, r3
 8000804:	f002 ff86 	bl	8003714 <mpz_init>
  mpz_init(temp);
 8000808:	ab05      	add	r3, sp, #20
 800080a:	4618      	mov	r0, r3
 800080c:	f002 ff82 	bl	8003714 <mpz_init>
  mulmod(W,a,P->z,mod);
 8000810:	9b02      	ldr	r3, [sp, #8]
 8000812:	3318      	adds	r3, #24
 8000814:	aa11      	add	r2, sp, #68	; 0x44
 8000816:	4610      	mov	r0, r2
 8000818:	9900      	ldr	r1, [sp, #0]
 800081a:	461a      	mov	r2, r3
 800081c:	9b01      	ldr	r3, [sp, #4]
 800081e:	f7ff fe4d 	bl	80004bc <mulmod>
  mulmod(W,W,P->z,mod);
 8000822:	9b02      	ldr	r3, [sp, #8]
 8000824:	3318      	adds	r3, #24
 8000826:	a911      	add	r1, sp, #68	; 0x44
 8000828:	aa11      	add	r2, sp, #68	; 0x44
 800082a:	4608      	mov	r0, r1
 800082c:	4611      	mov	r1, r2
 800082e:	461a      	mov	r2, r3
 8000830:	9b01      	ldr	r3, [sp, #4]
 8000832:	f7ff fe43 	bl	80004bc <mulmod>
  mulmod(temp,P->x,P->x,mod);
 8000836:	9a02      	ldr	r2, [sp, #8]
 8000838:	9b02      	ldr	r3, [sp, #8]
 800083a:	a905      	add	r1, sp, #20
 800083c:	4608      	mov	r0, r1
 800083e:	4611      	mov	r1, r2
 8000840:	461a      	mov	r2, r3
 8000842:	9b01      	ldr	r3, [sp, #4]
 8000844:	f7ff fe3a 	bl	80004bc <mulmod>
  mulmod_ui(temp,temp,3,mod);
 8000848:	aa05      	add	r2, sp, #20
 800084a:	ab05      	add	r3, sp, #20
 800084c:	4610      	mov	r0, r2
 800084e:	4619      	mov	r1, r3
 8000850:	2203      	movs	r2, #3
 8000852:	9b01      	ldr	r3, [sp, #4]
 8000854:	f7ff fe46 	bl	80004e4 <mulmod_ui>
  addmod(W,W,temp,mod);
 8000858:	a911      	add	r1, sp, #68	; 0x44
 800085a:	aa11      	add	r2, sp, #68	; 0x44
 800085c:	ab05      	add	r3, sp, #20
 800085e:	4608      	mov	r0, r1
 8000860:	4611      	mov	r1, r2
 8000862:	461a      	mov	r2, r3
 8000864:	9b01      	ldr	r3, [sp, #4]
 8000866:	f7ff fe01 	bl	800046c <addmod>
  mulmod(S,P->y,P->z,mod);
 800086a:	9b02      	ldr	r3, [sp, #8]
 800086c:	f103 020c 	add.w	r2, r3, #12
 8000870:	9b02      	ldr	r3, [sp, #8]
 8000872:	3318      	adds	r3, #24
 8000874:	a90e      	add	r1, sp, #56	; 0x38
 8000876:	4608      	mov	r0, r1
 8000878:	4611      	mov	r1, r2
 800087a:	461a      	mov	r2, r3
 800087c:	9b01      	ldr	r3, [sp, #4]
 800087e:	f7ff fe1d 	bl	80004bc <mulmod>
  mulmod(B,P->x,P->y,mod);
 8000882:	9a02      	ldr	r2, [sp, #8]
 8000884:	9b02      	ldr	r3, [sp, #8]
 8000886:	330c      	adds	r3, #12
 8000888:	a90b      	add	r1, sp, #44	; 0x2c
 800088a:	4608      	mov	r0, r1
 800088c:	4611      	mov	r1, r2
 800088e:	461a      	mov	r2, r3
 8000890:	9b01      	ldr	r3, [sp, #4]
 8000892:	f7ff fe13 	bl	80004bc <mulmod>
  mulmod(B,B,S,mod);
 8000896:	a90b      	add	r1, sp, #44	; 0x2c
 8000898:	aa0b      	add	r2, sp, #44	; 0x2c
 800089a:	ab0e      	add	r3, sp, #56	; 0x38
 800089c:	4608      	mov	r0, r1
 800089e:	4611      	mov	r1, r2
 80008a0:	461a      	mov	r2, r3
 80008a2:	9b01      	ldr	r3, [sp, #4]
 80008a4:	f7ff fe0a 	bl	80004bc <mulmod>
  mulmod(H,W,W,mod);
 80008a8:	a908      	add	r1, sp, #32
 80008aa:	aa11      	add	r2, sp, #68	; 0x44
 80008ac:	ab11      	add	r3, sp, #68	; 0x44
 80008ae:	4608      	mov	r0, r1
 80008b0:	4611      	mov	r1, r2
 80008b2:	461a      	mov	r2, r3
 80008b4:	9b01      	ldr	r3, [sp, #4]
 80008b6:	f7ff fe01 	bl	80004bc <mulmod>
  mulmod_ui(temp,B,8,mod);
 80008ba:	aa05      	add	r2, sp, #20
 80008bc:	ab0b      	add	r3, sp, #44	; 0x2c
 80008be:	4610      	mov	r0, r2
 80008c0:	4619      	mov	r1, r3
 80008c2:	2208      	movs	r2, #8
 80008c4:	9b01      	ldr	r3, [sp, #4]
 80008c6:	f7ff fe0d 	bl	80004e4 <mulmod_ui>
  submod(H,H,temp,mod);
 80008ca:	a908      	add	r1, sp, #32
 80008cc:	aa08      	add	r2, sp, #32
 80008ce:	ab05      	add	r3, sp, #20
 80008d0:	4608      	mov	r0, r1
 80008d2:	4611      	mov	r1, r2
 80008d4:	461a      	mov	r2, r3
 80008d6:	9b01      	ldr	r3, [sp, #4]
 80008d8:	f7ff fddc 	bl	8000494 <submod>
  mulmod(res->x,H,S,mod);
 80008dc:	9903      	ldr	r1, [sp, #12]
 80008de:	aa08      	add	r2, sp, #32
 80008e0:	ab0e      	add	r3, sp, #56	; 0x38
 80008e2:	4608      	mov	r0, r1
 80008e4:	4611      	mov	r1, r2
 80008e6:	461a      	mov	r2, r3
 80008e8:	9b01      	ldr	r3, [sp, #4]
 80008ea:	f7ff fde7 	bl	80004bc <mulmod>
  mulmod_ui(res->x,res->x,2,mod);
 80008ee:	9a03      	ldr	r2, [sp, #12]
 80008f0:	9b03      	ldr	r3, [sp, #12]
 80008f2:	4610      	mov	r0, r2
 80008f4:	4619      	mov	r1, r3
 80008f6:	2202      	movs	r2, #2
 80008f8:	9b01      	ldr	r3, [sp, #4]
 80008fa:	f7ff fdf3 	bl	80004e4 <mulmod_ui>
  mulmod_ui(res->y,B,4,mod);
 80008fe:	9b03      	ldr	r3, [sp, #12]
 8000900:	f103 020c 	add.w	r2, r3, #12
 8000904:	ab0b      	add	r3, sp, #44	; 0x2c
 8000906:	4610      	mov	r0, r2
 8000908:	4619      	mov	r1, r3
 800090a:	2204      	movs	r2, #4
 800090c:	9b01      	ldr	r3, [sp, #4]
 800090e:	f7ff fde9 	bl	80004e4 <mulmod_ui>
  submod(res->y,res->y,H,mod);
 8000912:	9b03      	ldr	r3, [sp, #12]
 8000914:	f103 010c 	add.w	r1, r3, #12
 8000918:	9b03      	ldr	r3, [sp, #12]
 800091a:	f103 020c 	add.w	r2, r3, #12
 800091e:	ab08      	add	r3, sp, #32
 8000920:	4608      	mov	r0, r1
 8000922:	4611      	mov	r1, r2
 8000924:	461a      	mov	r2, r3
 8000926:	9b01      	ldr	r3, [sp, #4]
 8000928:	f7ff fdb4 	bl	8000494 <submod>
  mulmod(res->y,res->y,W,mod);
 800092c:	9b03      	ldr	r3, [sp, #12]
 800092e:	f103 010c 	add.w	r1, r3, #12
 8000932:	9b03      	ldr	r3, [sp, #12]
 8000934:	f103 020c 	add.w	r2, r3, #12
 8000938:	ab11      	add	r3, sp, #68	; 0x44
 800093a:	4608      	mov	r0, r1
 800093c:	4611      	mov	r1, r2
 800093e:	461a      	mov	r2, r3
 8000940:	9b01      	ldr	r3, [sp, #4]
 8000942:	f7ff fdbb 	bl	80004bc <mulmod>
  mulmod(temp,P->y,P->y,mod);
 8000946:	9b02      	ldr	r3, [sp, #8]
 8000948:	f103 020c 	add.w	r2, r3, #12
 800094c:	9b02      	ldr	r3, [sp, #8]
 800094e:	330c      	adds	r3, #12
 8000950:	a905      	add	r1, sp, #20
 8000952:	4608      	mov	r0, r1
 8000954:	4611      	mov	r1, r2
 8000956:	461a      	mov	r2, r3
 8000958:	9b01      	ldr	r3, [sp, #4]
 800095a:	f7ff fdaf 	bl	80004bc <mulmod>
  mulmod(temp,temp,S,mod);
 800095e:	a905      	add	r1, sp, #20
 8000960:	aa05      	add	r2, sp, #20
 8000962:	ab0e      	add	r3, sp, #56	; 0x38
 8000964:	4608      	mov	r0, r1
 8000966:	4611      	mov	r1, r2
 8000968:	461a      	mov	r2, r3
 800096a:	9b01      	ldr	r3, [sp, #4]
 800096c:	f7ff fda6 	bl	80004bc <mulmod>
  mulmod(temp,temp,S,mod);
 8000970:	a905      	add	r1, sp, #20
 8000972:	aa05      	add	r2, sp, #20
 8000974:	ab0e      	add	r3, sp, #56	; 0x38
 8000976:	4608      	mov	r0, r1
 8000978:	4611      	mov	r1, r2
 800097a:	461a      	mov	r2, r3
 800097c:	9b01      	ldr	r3, [sp, #4]
 800097e:	f7ff fd9d 	bl	80004bc <mulmod>
  mulmod_ui(temp,temp,8,mod);
 8000982:	aa05      	add	r2, sp, #20
 8000984:	ab05      	add	r3, sp, #20
 8000986:	4610      	mov	r0, r2
 8000988:	4619      	mov	r1, r3
 800098a:	2208      	movs	r2, #8
 800098c:	9b01      	ldr	r3, [sp, #4]
 800098e:	f7ff fda9 	bl	80004e4 <mulmod_ui>
  submod(res->y,res->y,temp,mod);
 8000992:	9b03      	ldr	r3, [sp, #12]
 8000994:	f103 010c 	add.w	r1, r3, #12
 8000998:	9b03      	ldr	r3, [sp, #12]
 800099a:	f103 020c 	add.w	r2, r3, #12
 800099e:	ab05      	add	r3, sp, #20
 80009a0:	4608      	mov	r0, r1
 80009a2:	4611      	mov	r1, r2
 80009a4:	461a      	mov	r2, r3
 80009a6:	9b01      	ldr	r3, [sp, #4]
 80009a8:	f7ff fd74 	bl	8000494 <submod>
  mulmod(res->z,S,S,mod);
 80009ac:	9b03      	ldr	r3, [sp, #12]
 80009ae:	f103 0118 	add.w	r1, r3, #24
 80009b2:	aa0e      	add	r2, sp, #56	; 0x38
 80009b4:	ab0e      	add	r3, sp, #56	; 0x38
 80009b6:	4608      	mov	r0, r1
 80009b8:	4611      	mov	r1, r2
 80009ba:	461a      	mov	r2, r3
 80009bc:	9b01      	ldr	r3, [sp, #4]
 80009be:	f7ff fd7d 	bl	80004bc <mulmod>
  mulmod(res->z,res->z,S,mod);
 80009c2:	9b03      	ldr	r3, [sp, #12]
 80009c4:	f103 0118 	add.w	r1, r3, #24
 80009c8:	9b03      	ldr	r3, [sp, #12]
 80009ca:	f103 0218 	add.w	r2, r3, #24
 80009ce:	ab0e      	add	r3, sp, #56	; 0x38
 80009d0:	4608      	mov	r0, r1
 80009d2:	4611      	mov	r1, r2
 80009d4:	461a      	mov	r2, r3
 80009d6:	9b01      	ldr	r3, [sp, #4]
 80009d8:	f7ff fd70 	bl	80004bc <mulmod>
  mulmod_ui(res->z,res->z,8,mod);
 80009dc:	9b03      	ldr	r3, [sp, #12]
 80009de:	f103 0218 	add.w	r2, r3, #24
 80009e2:	9b03      	ldr	r3, [sp, #12]
 80009e4:	3318      	adds	r3, #24
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	2208      	movs	r2, #8
 80009ec:	9b01      	ldr	r3, [sp, #4]
 80009ee:	f7ff fd79 	bl	80004e4 <mulmod_ui>
  mpz_clear(W);
 80009f2:	ab11      	add	r3, sp, #68	; 0x44
 80009f4:	4618      	mov	r0, r3
 80009f6:	f002 febf 	bl	8003778 <mpz_clear>
  mpz_clear(S);
 80009fa:	ab0e      	add	r3, sp, #56	; 0x38
 80009fc:	4618      	mov	r0, r3
 80009fe:	f002 febb 	bl	8003778 <mpz_clear>
  mpz_clear(B);
 8000a02:	ab0b      	add	r3, sp, #44	; 0x2c
 8000a04:	4618      	mov	r0, r3
 8000a06:	f002 feb7 	bl	8003778 <mpz_clear>
  mpz_clear(H);
 8000a0a:	ab08      	add	r3, sp, #32
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	f002 feb3 	bl	8003778 <mpz_clear>
  mpz_clear(temp);
 8000a12:	ab05      	add	r3, sp, #20
 8000a14:	4618      	mov	r0, r3
 8000a16:	f002 feaf 	bl	8003778 <mpz_clear>
}
 8000a1a:	b015      	add	sp, #84	; 0x54
 8000a1c:	f85d fb04 	ldr.w	pc, [sp], #4

08000a20 <ecsm>:
void ecsm(ECPoint* res, ECPoint* P, mpz_t k, int size,mpz_t mod,mpz_t a){
 8000a20:	b500      	push	{lr}
 8000a22:	b099      	sub	sp, #100	; 0x64
 8000a24:	9003      	str	r0, [sp, #12]
 8000a26:	9102      	str	r1, [sp, #8]
 8000a28:	9201      	str	r2, [sp, #4]
 8000a2a:	9300      	str	r3, [sp, #0]
  int i;
  ECPoint tmp,tmp2;
  for (i=size-2;i>=0;i--){
 8000a2c:	9b00      	ldr	r3, [sp, #0]
 8000a2e:	3b02      	subs	r3, #2
 8000a30:	9317      	str	r3, [sp, #92]	; 0x5c
 8000a32:	e02a      	b.n	8000a8a <ecsm+0x6a>
    EC_copy(&tmp,res);
 8000a34:	ab0e      	add	r3, sp, #56	; 0x38
 8000a36:	4618      	mov	r0, r3
 8000a38:	9903      	ldr	r1, [sp, #12]
 8000a3a:	f7ff fcd5 	bl	80003e8 <EC_copy>
    ecdbl(res,&tmp,mod,a);
 8000a3e:	ab0e      	add	r3, sp, #56	; 0x38
 8000a40:	9803      	ldr	r0, [sp, #12]
 8000a42:	4619      	mov	r1, r3
 8000a44:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8000a46:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8000a48:	f7ff fec8 	bl	80007dc <ecdbl>
    EC_clear(&tmp);
 8000a4c:	ab0e      	add	r3, sp, #56	; 0x38
 8000a4e:	4618      	mov	r0, r3
 8000a50:	f7ff fcf8 	bl	8000444 <EC_clear>
    if(mpz_tstbit(k,i)){
 8000a54:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8000a56:	9801      	ldr	r0, [sp, #4]
 8000a58:	4619      	mov	r1, r3
 8000a5a:	f005 ffc5 	bl	80069e8 <mpz_tstbit>
 8000a5e:	4603      	mov	r3, r0
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d00f      	beq.n	8000a84 <ecsm+0x64>
      EC_copy(&tmp2,res);
 8000a64:	ab05      	add	r3, sp, #20
 8000a66:	4618      	mov	r0, r3
 8000a68:	9903      	ldr	r1, [sp, #12]
 8000a6a:	f7ff fcbd 	bl	80003e8 <EC_copy>
      ecadd(res,&tmp2,P,mod);
 8000a6e:	ab05      	add	r3, sp, #20
 8000a70:	9803      	ldr	r0, [sp, #12]
 8000a72:	4619      	mov	r1, r3
 8000a74:	9a02      	ldr	r2, [sp, #8]
 8000a76:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8000a78:	f7ff fd48 	bl	800050c <ecadd>
      EC_clear(&tmp2);
 8000a7c:	ab05      	add	r3, sp, #20
 8000a7e:	4618      	mov	r0, r3
 8000a80:	f7ff fce0 	bl	8000444 <EC_clear>
  mpz_clear(temp);
}
void ecsm(ECPoint* res, ECPoint* P, mpz_t k, int size,mpz_t mod,mpz_t a){
  int i;
  ECPoint tmp,tmp2;
  for (i=size-2;i>=0;i--){
 8000a84:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8000a86:	3b01      	subs	r3, #1
 8000a88:	9317      	str	r3, [sp, #92]	; 0x5c
 8000a8a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	dad1      	bge.n	8000a34 <ecsm+0x14>
      EC_copy(&tmp2,res);
      ecadd(res,&tmp2,P,mod);
      EC_clear(&tmp2);
    }
  }
}
 8000a90:	b019      	add	sp, #100	; 0x64
 8000a92:	f85d fb04 	ldr.w	pc, [sp], #4
 8000a96:	bf00      	nop

08000a98 <EC_to_affine>:



void EC_to_affine(ECPoint* e,mpz_t p,mpz_t mod){
 8000a98:	b500      	push	{lr}
 8000a9a:	b08b      	sub	sp, #44	; 0x2c
 8000a9c:	9003      	str	r0, [sp, #12]
 8000a9e:	9102      	str	r1, [sp, #8]
 8000aa0:	9201      	str	r2, [sp, #4]
  mpz_t inv_z,p_2;
  mpz_init(inv_z);
 8000aa2:	ab07      	add	r3, sp, #28
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	f002 fe35 	bl	8003714 <mpz_init>
  mpz_init(p_2);
 8000aaa:	ab04      	add	r3, sp, #16
 8000aac:	4618      	mov	r0, r3
 8000aae:	f002 fe31 	bl	8003714 <mpz_init>
  if(mpz_invert(inv_z,e->z,mod)){
 8000ab2:	9b03      	ldr	r3, [sp, #12]
 8000ab4:	3318      	adds	r3, #24
 8000ab6:	aa07      	add	r2, sp, #28
 8000ab8:	4610      	mov	r0, r2
 8000aba:	4619      	mov	r1, r3
 8000abc:	9a01      	ldr	r2, [sp, #4]
 8000abe:	f005 fa11 	bl	8005ee4 <mpz_invert>
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d01c      	beq.n	8000b02 <EC_to_affine+0x6a>
    mulmod(e->x,e->x,inv_z,mod);
 8000ac8:	9903      	ldr	r1, [sp, #12]
 8000aca:	9a03      	ldr	r2, [sp, #12]
 8000acc:	ab07      	add	r3, sp, #28
 8000ace:	4608      	mov	r0, r1
 8000ad0:	4611      	mov	r1, r2
 8000ad2:	461a      	mov	r2, r3
 8000ad4:	9b01      	ldr	r3, [sp, #4]
 8000ad6:	f7ff fcf1 	bl	80004bc <mulmod>
    mulmod(e->y,e->y,inv_z,mod);
 8000ada:	9b03      	ldr	r3, [sp, #12]
 8000adc:	f103 010c 	add.w	r1, r3, #12
 8000ae0:	9b03      	ldr	r3, [sp, #12]
 8000ae2:	f103 020c 	add.w	r2, r3, #12
 8000ae6:	ab07      	add	r3, sp, #28
 8000ae8:	4608      	mov	r0, r1
 8000aea:	4611      	mov	r1, r2
 8000aec:	461a      	mov	r2, r3
 8000aee:	9b01      	ldr	r3, [sp, #4]
 8000af0:	f7ff fce4 	bl	80004bc <mulmod>
    mpz_set_ui(e->z,1); 
 8000af4:	9b03      	ldr	r3, [sp, #12]
 8000af6:	3318      	adds	r3, #24
 8000af8:	4618      	mov	r0, r3
 8000afa:	2101      	movs	r1, #1
 8000afc:	f002 fe8e 	bl	800381c <mpz_set_ui>
 8000b00:	e021      	b.n	8000b46 <EC_to_affine+0xae>
  }else{
    mpz_sub_ui(p_2,p,2);
 8000b02:	ab04      	add	r3, sp, #16
 8000b04:	4618      	mov	r0, r3
 8000b06:	9902      	ldr	r1, [sp, #8]
 8000b08:	2202      	movs	r2, #2
 8000b0a:	f003 fc67 	bl	80043dc <mpz_sub_ui>
    mpz_powm(e->x,e->x,p_2,mod);
 8000b0e:	9903      	ldr	r1, [sp, #12]
 8000b10:	9a03      	ldr	r2, [sp, #12]
 8000b12:	ab04      	add	r3, sp, #16
 8000b14:	4608      	mov	r0, r1
 8000b16:	4611      	mov	r1, r2
 8000b18:	461a      	mov	r2, r3
 8000b1a:	9b01      	ldr	r3, [sp, #4]
 8000b1c:	f005 fa8a 	bl	8006034 <mpz_powm>
    mpz_powm(e->y,e->y,p_2,mod);
 8000b20:	9b03      	ldr	r3, [sp, #12]
 8000b22:	f103 010c 	add.w	r1, r3, #12
 8000b26:	9b03      	ldr	r3, [sp, #12]
 8000b28:	f103 020c 	add.w	r2, r3, #12
 8000b2c:	ab04      	add	r3, sp, #16
 8000b2e:	4608      	mov	r0, r1
 8000b30:	4611      	mov	r1, r2
 8000b32:	461a      	mov	r2, r3
 8000b34:	9b01      	ldr	r3, [sp, #4]
 8000b36:	f005 fa7d 	bl	8006034 <mpz_powm>
    mpz_set_ui(e->z,1);
 8000b3a:	9b03      	ldr	r3, [sp, #12]
 8000b3c:	3318      	adds	r3, #24
 8000b3e:	4618      	mov	r0, r3
 8000b40:	2101      	movs	r1, #1
 8000b42:	f002 fe6b 	bl	800381c <mpz_set_ui>
  }
  mpz_clear(inv_z);
 8000b46:	ab07      	add	r3, sp, #28
 8000b48:	4618      	mov	r0, r3
 8000b4a:	f002 fe15 	bl	8003778 <mpz_clear>
  mpz_clear(p_2);
 8000b4e:	ab04      	add	r3, sp, #16
 8000b50:	4618      	mov	r0, r3
 8000b52:	f002 fe11 	bl	8003778 <mpz_clear>
}
 8000b56:	b00b      	add	sp, #44	; 0x2c
 8000b58:	f85d fb04 	ldr.w	pc, [sp], #4

08000b5c <EC_is_equal_in_Fr>:

int EC_is_equal_in_Fr(ECPoint* e, ECPoint* e1, mpz_t mod){
 8000b5c:	b500      	push	{lr}
 8000b5e:	b08f      	sub	sp, #60	; 0x3c
 8000b60:	9003      	str	r0, [sp, #12]
 8000b62:	9102      	str	r1, [sp, #8]
 8000b64:	9201      	str	r2, [sp, #4]
  mpz_t temp_x,temp_y,temp_z;
  mpz_init(temp_x);
 8000b66:	ab0b      	add	r3, sp, #44	; 0x2c
 8000b68:	4618      	mov	r0, r3
 8000b6a:	f002 fdd3 	bl	8003714 <mpz_init>
  mpz_init(temp_y);
 8000b6e:	ab08      	add	r3, sp, #32
 8000b70:	4618      	mov	r0, r3
 8000b72:	f002 fdcf 	bl	8003714 <mpz_init>
  mpz_init(temp_z);
 8000b76:	ab05      	add	r3, sp, #20
 8000b78:	4618      	mov	r0, r3
 8000b7a:	f002 fdcb 	bl	8003714 <mpz_init>
  mpz_mod(temp_x,e->x,mod);
 8000b7e:	9b03      	ldr	r3, [sp, #12]
 8000b80:	aa0b      	add	r2, sp, #44	; 0x2c
 8000b82:	4610      	mov	r0, r2
 8000b84:	4619      	mov	r1, r3
 8000b86:	9a01      	ldr	r2, [sp, #4]
 8000b88:	f004 f90c 	bl	8004da4 <mpz_mod>
  mpz_mod(temp_y,e->y,mod);
 8000b8c:	9b03      	ldr	r3, [sp, #12]
 8000b8e:	330c      	adds	r3, #12
 8000b90:	aa08      	add	r2, sp, #32
 8000b92:	4610      	mov	r0, r2
 8000b94:	4619      	mov	r1, r3
 8000b96:	9a01      	ldr	r2, [sp, #4]
 8000b98:	f004 f904 	bl	8004da4 <mpz_mod>
  mpz_mod(temp_z,e->z,mod);
 8000b9c:	9b03      	ldr	r3, [sp, #12]
 8000b9e:	3318      	adds	r3, #24
 8000ba0:	aa05      	add	r2, sp, #20
 8000ba2:	4610      	mov	r0, r2
 8000ba4:	4619      	mov	r1, r3
 8000ba6:	9a01      	ldr	r2, [sp, #4]
 8000ba8:	f004 f8fc 	bl	8004da4 <mpz_mod>
  if((mpz_cmp(temp_x,e1->x)==0)&&(mpz_cmp(temp_y,e1->y)==0)&&(mpz_cmp(temp_z,e1->z)==0)){
 8000bac:	9b02      	ldr	r3, [sp, #8]
 8000bae:	aa0b      	add	r2, sp, #44	; 0x2c
 8000bb0:	4610      	mov	r0, r2
 8000bb2:	4619      	mov	r1, r3
 8000bb4:	f003 fa88 	bl	80040c8 <mpz_cmp>
 8000bb8:	4603      	mov	r3, r0
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d121      	bne.n	8000c02 <EC_is_equal_in_Fr+0xa6>
 8000bbe:	9b02      	ldr	r3, [sp, #8]
 8000bc0:	330c      	adds	r3, #12
 8000bc2:	aa08      	add	r2, sp, #32
 8000bc4:	4610      	mov	r0, r2
 8000bc6:	4619      	mov	r1, r3
 8000bc8:	f003 fa7e 	bl	80040c8 <mpz_cmp>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d117      	bne.n	8000c02 <EC_is_equal_in_Fr+0xa6>
 8000bd2:	9b02      	ldr	r3, [sp, #8]
 8000bd4:	3318      	adds	r3, #24
 8000bd6:	aa05      	add	r2, sp, #20
 8000bd8:	4610      	mov	r0, r2
 8000bda:	4619      	mov	r1, r3
 8000bdc:	f003 fa74 	bl	80040c8 <mpz_cmp>
 8000be0:	4603      	mov	r3, r0
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d10d      	bne.n	8000c02 <EC_is_equal_in_Fr+0xa6>
    mpz_clear(temp_x);
 8000be6:	ab0b      	add	r3, sp, #44	; 0x2c
 8000be8:	4618      	mov	r0, r3
 8000bea:	f002 fdc5 	bl	8003778 <mpz_clear>
    mpz_clear(temp_y);
 8000bee:	ab08      	add	r3, sp, #32
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	f002 fdc1 	bl	8003778 <mpz_clear>
    mpz_clear(temp_z);
 8000bf6:	ab05      	add	r3, sp, #20
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	f002 fdbd 	bl	8003778 <mpz_clear>
    return 1;
 8000bfe:	2301      	movs	r3, #1
 8000c00:	e00c      	b.n	8000c1c <EC_is_equal_in_Fr+0xc0>
  }else{
    mpz_clear(temp_x);
 8000c02:	ab0b      	add	r3, sp, #44	; 0x2c
 8000c04:	4618      	mov	r0, r3
 8000c06:	f002 fdb7 	bl	8003778 <mpz_clear>
    mpz_clear(temp_y);
 8000c0a:	ab08      	add	r3, sp, #32
 8000c0c:	4618      	mov	r0, r3
 8000c0e:	f002 fdb3 	bl	8003778 <mpz_clear>
    mpz_clear(temp_z);
 8000c12:	ab05      	add	r3, sp, #20
 8000c14:	4618      	mov	r0, r3
 8000c16:	f002 fdaf 	bl	8003778 <mpz_clear>
    return 0;
 8000c1a:	2300      	movs	r3, #0
  }
}
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	b00f      	add	sp, #60	; 0x3c
 8000c20:	f85d fb04 	ldr.w	pc, [sp], #4

08000c24 <EC_in>:

void EC_in(ECPoint* e, mpz_t mod){
 8000c24:	b500      	push	{lr}
 8000c26:	b083      	sub	sp, #12
 8000c28:	9001      	str	r0, [sp, #4]
 8000c2a:	9100      	str	r1, [sp, #0]
  mpz_mod(e->x,e->x,mod);
 8000c2c:	9a01      	ldr	r2, [sp, #4]
 8000c2e:	9b01      	ldr	r3, [sp, #4]
 8000c30:	4610      	mov	r0, r2
 8000c32:	4619      	mov	r1, r3
 8000c34:	9a00      	ldr	r2, [sp, #0]
 8000c36:	f004 f8b5 	bl	8004da4 <mpz_mod>
  mpz_mod(e->y,e->y,mod);
 8000c3a:	9b01      	ldr	r3, [sp, #4]
 8000c3c:	f103 020c 	add.w	r2, r3, #12
 8000c40:	9b01      	ldr	r3, [sp, #4]
 8000c42:	330c      	adds	r3, #12
 8000c44:	4610      	mov	r0, r2
 8000c46:	4619      	mov	r1, r3
 8000c48:	9a00      	ldr	r2, [sp, #0]
 8000c4a:	f004 f8ab 	bl	8004da4 <mpz_mod>
  mpz_mod(e->z,e->z,mod);
 8000c4e:	9b01      	ldr	r3, [sp, #4]
 8000c50:	f103 0218 	add.w	r2, r3, #24
 8000c54:	9b01      	ldr	r3, [sp, #4]
 8000c56:	3318      	adds	r3, #24
 8000c58:	4610      	mov	r0, r2
 8000c5a:	4619      	mov	r1, r3
 8000c5c:	9a00      	ldr	r2, [sp, #0]
 8000c5e:	f004 f8a1 	bl	8004da4 <mpz_mod>
}
 8000c62:	b003      	add	sp, #12
 8000c64:	f85d fb04 	ldr.w	pc, [sp], #4

08000c68 <hacked_ms_delay>:
__ALIGN_BEGIN USB_OTG_CORE_HANDLE  USB_OTG_dev __ALIGN_END;

// Private function prototypes
void Delay(volatile uint32_t nCount);
void init();
void hacked_ms_delay(int ms){
 8000c68:	b084      	sub	sp, #16
 8000c6a:	9001      	str	r0, [sp, #4]
	while(ms--> 0){
 8000c6c:	e009      	b.n	8000c82 <hacked_ms_delay+0x1a>
			volatile int x = 5971;
 8000c6e:	f241 7353 	movw	r3, #5971	; 0x1753
 8000c72:	9303      	str	r3, [sp, #12]
			while(x-->0)
 8000c74:	e000      	b.n	8000c78 <hacked_ms_delay+0x10>
				__asm("nop");
 8000c76:	bf00      	nop
void Delay(volatile uint32_t nCount);
void init();
void hacked_ms_delay(int ms){
	while(ms--> 0){
			volatile int x = 5971;
			while(x-->0)
 8000c78:	9b03      	ldr	r3, [sp, #12]
 8000c7a:	1e5a      	subs	r2, r3, #1
 8000c7c:	9203      	str	r2, [sp, #12]
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	dcf9      	bgt.n	8000c76 <hacked_ms_delay+0xe>

// Private function prototypes
void Delay(volatile uint32_t nCount);
void init();
void hacked_ms_delay(int ms){
	while(ms--> 0){
 8000c82:	9b01      	ldr	r3, [sp, #4]
 8000c84:	1e5a      	subs	r2, r3, #1
 8000c86:	9201      	str	r2, [sp, #4]
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	dcf0      	bgt.n	8000c6e <hacked_ms_delay+0x6>
			volatile int x = 5971;
			while(x-->0)
				__asm("nop");
	}	

}
 8000c8c:	b004      	add	sp, #16
 8000c8e:	4770      	bx	lr

08000c90 <main>:
void calculation_test();
int main(void) {
 8000c90:	b508      	push	{r3, lr}
	printf("main\n\r");
 8000c92:	f642 0060 	movw	r0, #10336	; 0x2860
 8000c96:	f6c0 0001 	movt	r0, #2049	; 0x801
 8000c9a:	f00c fd1d 	bl	800d6d8 <printf>
	init();
 8000c9e:	f000 f98d 	bl	8000fbc <init>
	/*
	 * désactivation du buffering de STDOUT. Sinon rien n'est affiché avant 
	 * d'avoir envoyé un carctère "\n" ou avoir fait un flush du buffer de l'UART.
	 */
	setbuf(stdout, NULL);
 8000ca2:	f240 5378 	movw	r3, #1400	; 0x578
 8000ca6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	689b      	ldr	r3, [r3, #8]
 8000cae:	4618      	mov	r0, r3
 8000cb0:	2100      	movs	r1, #0
 8000cb2:	f00c ff89 	bl	800dbc8 <setbuf>
	fflush(stdout);
 8000cb6:	f240 5378 	movw	r3, #1400	; 0x578
 8000cba:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	689b      	ldr	r3, [r3, #8]
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	f00b fe98 	bl	800c9f8 <fflush>
	calculation_test();
 8000cc8:	f000 f81a 	bl	8000d00 <calculation_test>
	for(;;) {
		GPIO_SetBits(GPIOD, GPIO_Pin_13);
 8000ccc:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8000cd0:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8000cd4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000cd8:	f008 fdc4 	bl	8009864 <GPIO_SetBits>
		Delay(500);
 8000cdc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000ce0:	f000 f9de 	bl	80010a0 <Delay>
		GPIO_ResetBits(GPIOD, GPIO_Pin_13);
 8000ce4:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8000ce8:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8000cec:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000cf0:	f008 fdba 	bl	8009868 <GPIO_ResetBits>
		Delay(500);
 8000cf4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000cf8:	f000 f9d2 	bl	80010a0 <Delay>
	}
 8000cfc:	e7e6      	b.n	8000ccc <main+0x3c>
 8000cfe:	bf00      	nop

08000d00 <calculation_test>:

	return 0;
}

void calculation_test() {
 8000d00:	b500      	push	{lr}
 8000d02:	b0bf      	sub	sp, #252	; 0xfc
	int size;
	 //TODO : Mesurer les temps de calculs (demander à Zak)
  
	
	int flag;
	mpz_init(k);
 8000d04:	ab1f      	add	r3, sp, #124	; 0x7c
 8000d06:	4618      	mov	r0, r3
 8000d08:	f002 fd04 	bl	8003714 <mpz_init>
  
	mpz_init(Fp);
 8000d0c:	ab3a      	add	r3, sp, #232	; 0xe8
 8000d0e:	4618      	mov	r0, r3
 8000d10:	f002 fd00 	bl	8003714 <mpz_init>
	mpz_init(Fr);
 8000d14:	ab37      	add	r3, sp, #220	; 0xdc
 8000d16:	4618      	mov	r0, r3
 8000d18:	f002 fcfc 	bl	8003714 <mpz_init>
  
	
	mpz_init(Zpr);
 8000d1c:	ab34      	add	r3, sp, #208	; 0xd0
 8000d1e:	4618      	mov	r0, r3
 8000d20:	f002 fcf8 	bl	8003714 <mpz_init>
	mpz_init(ord);
 8000d24:	ab31      	add	r3, sp, #196	; 0xc4
 8000d26:	4618      	mov	r0, r3
 8000d28:	f002 fcf4 	bl	8003714 <mpz_init>
	mpz_init(a);
 8000d2c:	ab2e      	add	r3, sp, #184	; 0xb8
 8000d2e:	4618      	mov	r0, r3
 8000d30:	f002 fcf0 	bl	8003714 <mpz_init>
	mpz_init(b);
 8000d34:	ab2b      	add	r3, sp, #172	; 0xac
 8000d36:	4618      	mov	r0, r3
 8000d38:	f002 fcec 	bl	8003714 <mpz_init>
	mpz_init(Gx);
 8000d3c:	ab28      	add	r3, sp, #160	; 0xa0
 8000d3e:	4618      	mov	r0, r3
 8000d40:	f002 fce8 	bl	8003714 <mpz_init>
	mpz_init(Gy);
 8000d44:	ab25      	add	r3, sp, #148	; 0x94
 8000d46:	4618      	mov	r0, r3
 8000d48:	f002 fce4 	bl	8003714 <mpz_init>
	mpz_init(Gz);
 8000d4c:	ab22      	add	r3, sp, #136	; 0x88
 8000d4e:	4618      	mov	r0, r3
 8000d50:	f002 fce0 	bl	8003714 <mpz_init>
	mpz_set_str(Fp,"fffffffffffffffffffffffffffffffeffffffffffffffff",16);
 8000d54:	ab3a      	add	r3, sp, #232	; 0xe8
 8000d56:	4618      	mov	r0, r3
 8000d58:	f642 0168 	movw	r1, #10344	; 0x2868
 8000d5c:	f6c0 0101 	movt	r1, #2049	; 0x801
 8000d60:	2210      	movs	r2, #16
 8000d62:	f006 fe65 	bl	8007a30 <mpz_set_str>
	mpz_set_str(Fr,"7f",16); // TODO : Fr = 1, Fr = 37, Fr= 64 bits
 8000d66:	ab37      	add	r3, sp, #220	; 0xdc
 8000d68:	4618      	mov	r0, r3
 8000d6a:	f642 019c 	movw	r1, #10396	; 0x289c
 8000d6e:	f6c0 0101 	movt	r1, #2049	; 0x801
 8000d72:	2210      	movs	r2, #16
 8000d74:	f006 fe5c 	bl	8007a30 <mpz_set_str>
  
  
	mpz_mul(Zpr,Fp,Fr);
 8000d78:	a934      	add	r1, sp, #208	; 0xd0
 8000d7a:	aa3a      	add	r2, sp, #232	; 0xe8
 8000d7c:	ab37      	add	r3, sp, #220	; 0xdc
 8000d7e:	4608      	mov	r0, r1
 8000d80:	4611      	mov	r1, r2
 8000d82:	461a      	mov	r2, r3
 8000d84:	f003 fcf6 	bl	8004774 <mpz_mul>
	mpz_set_str(ord,"ffffffffffffffffffffffff99def836146bc9b1b4d22831",16);
 8000d88:	ab31      	add	r3, sp, #196	; 0xc4
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	f642 01a0 	movw	r1, #10400	; 0x28a0
 8000d90:	f6c0 0101 	movt	r1, #2049	; 0x801
 8000d94:	2210      	movs	r2, #16
 8000d96:	f006 fe4b 	bl	8007a30 <mpz_set_str>
	mpz_set_str(a,"fffffffffffffffffffffffffffffffefffffffffffffffc",16);
 8000d9a:	ab2e      	add	r3, sp, #184	; 0xb8
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	f642 01d4 	movw	r1, #10452	; 0x28d4
 8000da2:	f6c0 0101 	movt	r1, #2049	; 0x801
 8000da6:	2210      	movs	r2, #16
 8000da8:	f006 fe42 	bl	8007a30 <mpz_set_str>
	mpz_set_str(b,"64210519e59c80e70fa7e9ab72243049feb8deecc146b9b1",16);
 8000dac:	ab2b      	add	r3, sp, #172	; 0xac
 8000dae:	4618      	mov	r0, r3
 8000db0:	f642 1108 	movw	r1, #10504	; 0x2908
 8000db4:	f6c0 0101 	movt	r1, #2049	; 0x801
 8000db8:	2210      	movs	r2, #16
 8000dba:	f006 fe39 	bl	8007a30 <mpz_set_str>
	mpz_set_str(Gx,"188da80eb03090f67cbf20eb43a18800f4ff0afd82ff1012",16);
 8000dbe:	ab28      	add	r3, sp, #160	; 0xa0
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	f642 113c 	movw	r1, #10556	; 0x293c
 8000dc6:	f6c0 0101 	movt	r1, #2049	; 0x801
 8000dca:	2210      	movs	r2, #16
 8000dcc:	f006 fe30 	bl	8007a30 <mpz_set_str>
	mpz_set_str(Gy,"07192b95ffc8da78631011ed6b24cdd573f977a11e794811",16);
 8000dd0:	ab25      	add	r3, sp, #148	; 0x94
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	f642 1170 	movw	r1, #10608	; 0x2970
 8000dd8:	f6c0 0101 	movt	r1, #2049	; 0x801
 8000ddc:	2210      	movs	r2, #16
 8000dde:	f006 fe27 	bl	8007a30 <mpz_set_str>
	mpz_set_ui(Gz,1);
 8000de2:	ab22      	add	r3, sp, #136	; 0x88
 8000de4:	4618      	mov	r0, r3
 8000de6:	2101      	movs	r1, #1
 8000de8:	f002 fd18 	bl	800381c <mpz_set_ui>


    for(;;) {

	fflush(stdout);
 8000dec:	f240 5378 	movw	r3, #1400	; 0x578
 8000df0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	689b      	ldr	r3, [r3, #8]
 8000df8:	4618      	mov	r0, r3
 8000dfa:	f00b fdfd 	bl	800c9f8 <fflush>
	asm volatile ("MOVS r0, #255\n\
 8000dfe:	20ff      	movs	r0, #255	; 0xff
 8000e00:	f380 8811 	msr	BASEPRI, r0
	MSR BASEPRI, r0");
	//printf("salut\r\n");

	//mpz_set_str(k,"28757b2",16); // TODO : Prendre des k aléatoires 192
	//size = mpz_sizeinbase(k,2);
	size = 192;
 8000e04:	23c0      	movs	r3, #192	; 0xc0
 8000e06:	933d      	str	r3, [sp, #244]	; 0xf4
  
	randk(k,size/4,b);
 8000e08:	9b3d      	ldr	r3, [sp, #244]	; 0xf4
 8000e0a:	1cda      	adds	r2, r3, #3
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	bfb8      	it	lt
 8000e10:	4613      	movlt	r3, r2
 8000e12:	109b      	asrs	r3, r3, #2
 8000e14:	461a      	mov	r2, r3
 8000e16:	a91f      	add	r1, sp, #124	; 0x7c
 8000e18:	ab2b      	add	r3, sp, #172	; 0xac
 8000e1a:	4608      	mov	r0, r1
 8000e1c:	4611      	mov	r1, r2
 8000e1e:	461a      	mov	r2, r3
 8000e20:	f7ff fa20 	bl	8000264 <randk>
 
	mpz_set(b,k);
 8000e24:	aa2b      	add	r2, sp, #172	; 0xac
 8000e26:	ab1f      	add	r3, sp, #124	; 0x7c
 8000e28:	4610      	mov	r0, r2
 8000e2a:	4619      	mov	r1, r3
 8000e2c:	f002 fd0a 	bl	8003844 <mpz_set>
	print(k," <-- k alea 192 bits\r\n");
 8000e30:	ab1f      	add	r3, sp, #124	; 0x7c
 8000e32:	4618      	mov	r0, r3
 8000e34:	f642 11a4 	movw	r1, #10660	; 0x29a4
 8000e38:	f6c0 0101 	movt	r1, #2049	; 0x801
 8000e3c:	f7ff f9f4 	bl	8000228 <print>
  
	EC_init(&P,Gx,Gy,Gz);
 8000e40:	a816      	add	r0, sp, #88	; 0x58
 8000e42:	a928      	add	r1, sp, #160	; 0xa0
 8000e44:	aa25      	add	r2, sp, #148	; 0x94
 8000e46:	ab22      	add	r3, sp, #136	; 0x88
 8000e48:	f7ff faa6 	bl	8000398 <EC_init>
	EC_copy(&Qpr,&P);
 8000e4c:	aa0d      	add	r2, sp, #52	; 0x34
 8000e4e:	ab16      	add	r3, sp, #88	; 0x58
 8000e50:	4610      	mov	r0, r2
 8000e52:	4619      	mov	r1, r3
 8000e54:	f7ff fac8 	bl	80003e8 <EC_copy>
	EC_copy(&Qr,&P);
 8000e58:	aa04      	add	r2, sp, #16
 8000e5a:	ab16      	add	r3, sp, #88	; 0x58
 8000e5c:	4610      	mov	r0, r2
 8000e5e:	4619      	mov	r1, r3
 8000e60:	f7ff fac2 	bl	80003e8 <EC_copy>

  // PROTECTED
  
	GPIO_SetBits(GPIOD, GPIO_Pin_14);
 8000e64:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8000e68:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8000e6c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000e70:	f008 fcf8 	bl	8009864 <GPIO_SetBits>
	Delay_hacked(TEMPO);
 8000e74:	200a      	movs	r0, #10
 8000e76:	f000 f907 	bl	8001088 <Delay_hacked>
	GPIO_SetBits(GPIOD, GPIO_Pin_15);//<-----
 8000e7a:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8000e7e:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8000e82:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e86:	f008 fced 	bl	8009864 <GPIO_SetBits>
	ecsm(&Qpr,&P,k,size,Zpr,a); // Faute là
 8000e8a:	a90d      	add	r1, sp, #52	; 0x34
 8000e8c:	aa16      	add	r2, sp, #88	; 0x58
 8000e8e:	ab1f      	add	r3, sp, #124	; 0x7c
 8000e90:	a834      	add	r0, sp, #208	; 0xd0
 8000e92:	9000      	str	r0, [sp, #0]
 8000e94:	a82e      	add	r0, sp, #184	; 0xb8
 8000e96:	9001      	str	r0, [sp, #4]
 8000e98:	4608      	mov	r0, r1
 8000e9a:	4611      	mov	r1, r2
 8000e9c:	461a      	mov	r2, r3
 8000e9e:	9b3d      	ldr	r3, [sp, #244]	; 0xf4
 8000ea0:	f7ff fdbe 	bl	8000a20 <ecsm>
	GPIO_Write(GPIOD, 0xFF);//<------
 8000ea4:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8000ea8:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8000eac:	21ff      	movs	r1, #255	; 0xff
 8000eae:	f008 fce3 	bl	8009878 <GPIO_Write>
	EC_to_affine(&Qpr,Fp,Zpr);
 8000eb2:	a90d      	add	r1, sp, #52	; 0x34
 8000eb4:	aa3a      	add	r2, sp, #232	; 0xe8
 8000eb6:	ab34      	add	r3, sp, #208	; 0xd0
 8000eb8:	4608      	mov	r0, r1
 8000eba:	4611      	mov	r1, r2
 8000ebc:	461a      	mov	r2, r3
 8000ebe:	f7ff fdeb 	bl	8000a98 <EC_to_affine>
	ecsm(&Qr,&P,k,size,Fr,a); // Faute là
 8000ec2:	a904      	add	r1, sp, #16
 8000ec4:	aa16      	add	r2, sp, #88	; 0x58
 8000ec6:	ab1f      	add	r3, sp, #124	; 0x7c
 8000ec8:	a837      	add	r0, sp, #220	; 0xdc
 8000eca:	9000      	str	r0, [sp, #0]
 8000ecc:	a82e      	add	r0, sp, #184	; 0xb8
 8000ece:	9001      	str	r0, [sp, #4]
 8000ed0:	4608      	mov	r0, r1
 8000ed2:	4611      	mov	r1, r2
 8000ed4:	461a      	mov	r2, r3
 8000ed6:	9b3d      	ldr	r3, [sp, #244]	; 0xf4
 8000ed8:	f7ff fda2 	bl	8000a20 <ecsm>
	EC_to_affine(&Qr,Fp,Fr);
 8000edc:	a904      	add	r1, sp, #16
 8000ede:	aa3a      	add	r2, sp, #232	; 0xe8
 8000ee0:	ab37      	add	r3, sp, #220	; 0xdc
 8000ee2:	4608      	mov	r0, r1
 8000ee4:	4611      	mov	r1, r2
 8000ee6:	461a      	mov	r2, r3
 8000ee8:	f7ff fdd6 	bl	8000a98 <EC_to_affine>
	printf("%p\r\n", &Qpr);
 8000eec:	ab0d      	add	r3, sp, #52	; 0x34
 8000eee:	f642 10bc 	movw	r0, #10684	; 0x29bc
 8000ef2:	f6c0 0001 	movt	r0, #2049	; 0x801
 8000ef6:	4619      	mov	r1, r3
 8000ef8:	f00c fbee 	bl	800d6d8 <printf>
	print_ECPoint(&Qpr);
 8000efc:	ab0d      	add	r3, sp, #52	; 0x34
 8000efe:	4618      	mov	r0, r3
 8000f00:	f7ff fa2a 	bl	8000358 <print_ECPoint>
	print_ECPoint(&Qr);
 8000f04:	ab04      	add	r3, sp, #16
 8000f06:	4618      	mov	r0, r3
 8000f08:	f7ff fa26 	bl	8000358 <print_ECPoint>

	flag = EC_is_equal_in_Fr(&Qpr,&Qr,Fr);
 8000f0c:	a90d      	add	r1, sp, #52	; 0x34
 8000f0e:	aa04      	add	r2, sp, #16
 8000f10:	ab37      	add	r3, sp, #220	; 0xdc
 8000f12:	4608      	mov	r0, r1
 8000f14:	4611      	mov	r1, r2
 8000f16:	461a      	mov	r2, r3
 8000f18:	f7ff fe20 	bl	8000b5c <EC_is_equal_in_Fr>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	9303      	str	r3, [sp, #12]

	printf("%p , %d \r\n",&flag,flag);
 8000f20:	9b03      	ldr	r3, [sp, #12]
 8000f22:	aa03      	add	r2, sp, #12
 8000f24:	f642 10c4 	movw	r0, #10692	; 0x29c4
 8000f28:	f6c0 0001 	movt	r0, #2049	; 0x801
 8000f2c:	4611      	mov	r1, r2
 8000f2e:	461a      	mov	r2, r3
 8000f30:	f00c fbd2 	bl	800d6d8 <printf>


	if(flag){ // Faute là
 8000f34:	9b03      	ldr	r3, [sp, #12]
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d010      	beq.n	8000f5c <calculation_test+0x25c>
		EC_in(&Qpr,Fp);
 8000f3a:	aa0d      	add	r2, sp, #52	; 0x34
 8000f3c:	ab3a      	add	r3, sp, #232	; 0xe8
 8000f3e:	4610      	mov	r0, r2
 8000f40:	4619      	mov	r1, r3
 8000f42:	f7ff fe6f 	bl	8000c24 <EC_in>
		print_ECPoint(&Qpr);
 8000f46:	ab0d      	add	r3, sp, #52	; 0x34
 8000f48:	4618      	mov	r0, r3
 8000f4a:	f7ff fa05 	bl	8000358 <print_ECPoint>
		printf("Résultats identiques\r\n\n"); //TODO : Print un tableau pour les tests : 1 ou -1 (detected or not), res protected, res non protected
 8000f4e:	f642 10d0 	movw	r0, #10704	; 0x29d0
 8000f52:	f6c0 0001 	movt	r0, #2049	; 0x801
 8000f56:	f00c fc05 	bl	800d764 <puts>
 8000f5a:	e00b      	b.n	8000f74 <calculation_test+0x274>
	}else{
		EC_in(&Qpr,Fp);
 8000f5c:	aa0d      	add	r2, sp, #52	; 0x34
 8000f5e:	ab3a      	add	r3, sp, #232	; 0xe8
 8000f60:	4610      	mov	r0, r2
 8000f62:	4619      	mov	r1, r3
 8000f64:	f7ff fe5e 	bl	8000c24 <EC_in>
		printf("Erreur : résultats différents\r\n");
 8000f68:	f642 10e8 	movw	r0, #10728	; 0x29e8
 8000f6c:	f6c0 0001 	movt	r0, #2049	; 0x801
 8000f70:	f00c fbf8 	bl	800d764 <puts>
	}
	//dump Qpr,k,flag
	EC_clear(&P); 
 8000f74:	ab16      	add	r3, sp, #88	; 0x58
 8000f76:	4618      	mov	r0, r3
 8000f78:	f7ff fa64 	bl	8000444 <EC_clear>
	EC_clear(&Qpr);
 8000f7c:	ab0d      	add	r3, sp, #52	; 0x34
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f7ff fa60 	bl	8000444 <EC_clear>
	EC_clear(&Qr);
 8000f84:	ab04      	add	r3, sp, #16
 8000f86:	4618      	mov	r0, r3
 8000f88:	f7ff fa5c 	bl	8000444 <EC_clear>
	asm volatile ("MOVS r0, #0\n\
 8000f8c:	2000      	movs	r0, #0
 8000f8e:	f380 8811 	msr	BASEPRI, r0
	MSR BASEPRI, r0");	
	fflush(stdout);
 8000f92:	f240 5378 	movw	r3, #1400	; 0x578
 8000f96:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	689b      	ldr	r3, [r3, #8]
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	f00b fd2a 	bl	800c9f8 <fflush>
	setbuf(stdout, NULL);
 8000fa4:	f240 5378 	movw	r3, #1400	; 0x578
 8000fa8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	689b      	ldr	r3, [r3, #8]
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	2100      	movs	r1, #0
 8000fb4:	f00c fe08 	bl	800dbc8 <setbuf>
  
	}
 8000fb8:	e718      	b.n	8000dec <calculation_test+0xec>
 8000fba:	bf00      	nop

08000fbc <init>:
		
	////GPIO_Write(GPIOD, 0xFF);
	//GPIO_ResetBits(GPIOD, GPIO_Pin_13);
}

void init() {
 8000fbc:	b500      	push	{lr}
 8000fbe:	b085      	sub	sp, #20
	GPIO_InitTypeDef  GPIO_InitStructure;
	// ---------- SysTick timer -------- //
	if (SysTick_Config(SystemCoreClock / 1000)) {
 8000fc0:	f240 030c 	movw	r3, #12
 8000fc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8000fc8:	681a      	ldr	r2, [r3, #0]
 8000fca:	f644 53d3 	movw	r3, #19923	; 0x4dd3
 8000fce:	f2c1 0362 	movt	r3, #4194	; 0x1062
 8000fd2:	fba3 1302 	umull	r1, r3, r3, r2
 8000fd6:	099b      	lsrs	r3, r3, #6
 8000fd8:	4618      	mov	r0, r3
 8000fda:	f7ff f8fd 	bl	80001d8 <SysTick_Config>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d000      	beq.n	8000fe6 <init+0x2a>
		// Capture error
		while (1){};
 8000fe4:	e7fe      	b.n	8000fe4 <init+0x28>
	}
	// ---------- GPIO -------- //
	// GPIOD Periph clock enable
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 8000fe6:	2008      	movs	r0, #8
 8000fe8:	2101      	movs	r1, #1
 8000fea:	f008 f979 	bl	80092e0 <RCC_AHB1PeriphClockCmd>
	// Configure PD12, PD13, PD14 and PD15 in output pushpull mode
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_13 | GPIO_Pin_13| GPIO_Pin_14| GPIO_Pin_15;
 8000fee:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000ff2:	9302      	str	r3, [sp, #8]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8000ff4:	2301      	movs	r3, #1
 8000ff6:	f88d 300c 	strb.w	r3, [sp, #12]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	f88d 300e 	strb.w	r3, [sp, #14]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8001000:	2303      	movs	r3, #3
 8001002:	f88d 300d 	strb.w	r3, [sp, #13]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8001006:	2300      	movs	r3, #0
 8001008:	f88d 300f 	strb.w	r3, [sp, #15]
	GPIO_Init(GPIOD, &GPIO_InitStructure);
 800100c:	ab02      	add	r3, sp, #8
 800100e:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8001012:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8001016:	4619      	mov	r1, r3
 8001018:	f008 fb94 	bl	8009744 <GPIO_Init>

	// ------------- USB -------------- //
	USBD_Init(&USB_OTG_dev,
 800101c:	f240 0320 	movw	r3, #32
 8001020:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001024:	9300      	str	r3, [sp, #0]
 8001026:	f640 2084 	movw	r0, #2692	; 0xa84
 800102a:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800102e:	2101      	movs	r1, #1
 8001030:	f240 0258 	movw	r2, #88	; 0x58
 8001034:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8001038:	f240 1320 	movw	r3, #288	; 0x120
 800103c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001040:	f008 fd30 	bl	8009aa4 <USBD_Init>
	            USB_OTG_FS_CORE_ID,
	            &USR_desc,
	            &USBD_CDC_cb,
	            &USR_cb);
}
 8001044:	b005      	add	sp, #20
 8001046:	f85d fb04 	ldr.w	pc, [sp], #4
 800104a:	bf00      	nop

0800104c <timing_handler>:

/*
 * Called from systick handler
 */
void timing_handler() {
	if (time_var1) {
 800104c:	f640 237c 	movw	r3, #2684	; 0xa7c
 8001050:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	2b00      	cmp	r3, #0
 8001058:	d00a      	beq.n	8001070 <timing_handler+0x24>
		time_var1--;
 800105a:	f640 237c 	movw	r3, #2684	; 0xa7c
 800105e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	1e5a      	subs	r2, r3, #1
 8001066:	f640 237c 	movw	r3, #2684	; 0xa7c
 800106a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800106e:	601a      	str	r2, [r3, #0]
	}
	time_var2++;
 8001070:	f640 2380 	movw	r3, #2688	; 0xa80
 8001074:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	1c5a      	adds	r2, r3, #1
 800107c:	f640 2380 	movw	r3, #2688	; 0xa80
 8001080:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001084:	601a      	str	r2, [r3, #0]
}
 8001086:	4770      	bx	lr

08001088 <Delay_hacked>:
  * @brief  Delay Function.
  * @param  nCount:specifies the Delay time length.
  * @retval None
  */
void Delay_hacked(uint32_t nCount)
{
 8001088:	b082      	sub	sp, #8
 800108a:	9001      	str	r0, [sp, #4]
  while(nCount--)
 800108c:	e000      	b.n	8001090 <Delay_hacked+0x8>
  {
	  asm(
 800108e:	bf00      	nop
  * @param  nCount:specifies the Delay time length.
  * @retval None
  */
void Delay_hacked(uint32_t nCount)
{
  while(nCount--)
 8001090:	9b01      	ldr	r3, [sp, #4]
 8001092:	1e5a      	subs	r2, r3, #1
 8001094:	9201      	str	r2, [sp, #4]
 8001096:	2b00      	cmp	r3, #0
 8001098:	d1f9      	bne.n	800108e <Delay_hacked+0x6>
	  asm(
		"nop\n\t"
	   );

  }
}
 800109a:	b002      	add	sp, #8
 800109c:	4770      	bx	lr
 800109e:	bf00      	nop

080010a0 <Delay>:

/*
 * Delay a number of systick cycles (1ms)
 */
void Delay(volatile uint32_t nCount) {
 80010a0:	b082      	sub	sp, #8
 80010a2:	9001      	str	r0, [sp, #4]
	time_var1 = nCount;
 80010a4:	9a01      	ldr	r2, [sp, #4]
 80010a6:	f640 237c 	movw	r3, #2684	; 0xa7c
 80010aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80010ae:	601a      	str	r2, [r3, #0]
	while(time_var1){};
 80010b0:	bf00      	nop
 80010b2:	f640 237c 	movw	r3, #2684	; 0xa7c
 80010b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d1f8      	bne.n	80010b2 <Delay+0x12>
}
 80010c0:	b002      	add	sp, #8
 80010c2:	4770      	bx	lr

080010c4 <_init>:
/*
 * Dummy function to avoid compiler error
 */
void _init() {

}
 80010c4:	4770      	bx	lr
 80010c6:	bf00      	nop

080010c8 <gmp_die>:


/* Memory allocation and other helper functions. */
static void
gmp_die (const char *msg)
{
 80010c8:	b500      	push	{lr}
 80010ca:	b083      	sub	sp, #12
 80010cc:	9001      	str	r0, [sp, #4]
  fprintf (stderr, "%s\n", msg);
 80010ce:	f240 5378 	movw	r3, #1400	; 0x578
 80010d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	68db      	ldr	r3, [r3, #12]
 80010da:	4618      	mov	r0, r3
 80010dc:	f642 2110 	movw	r1, #10768	; 0x2a10
 80010e0:	f6c0 0101 	movt	r1, #2049	; 0x801
 80010e4:	9a01      	ldr	r2, [sp, #4]
 80010e6:	f00b fde1 	bl	800ccac <fprintf>
  abort();
 80010ea:	f00b fb91 	bl	800c810 <abort>
 80010ee:	bf00      	nop

080010f0 <gmp_default_alloc>:
}

static void *
gmp_default_alloc (size_t size)
{
 80010f0:	b500      	push	{lr}
 80010f2:	b085      	sub	sp, #20
 80010f4:	9001      	str	r0, [sp, #4]
  void *p;

  assert (size > 0);
 80010f6:	9b01      	ldr	r3, [sp, #4]
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d10e      	bne.n	800111a <gmp_default_alloc+0x2a>
 80010fc:	f642 2014 	movw	r0, #10772	; 0x2a14
 8001100:	f6c0 0001 	movt	r0, #2049	; 0x801
 8001104:	21ff      	movs	r1, #255	; 0xff
 8001106:	f642 7218 	movw	r2, #12056	; 0x2f18
 800110a:	f6c0 0201 	movt	r2, #2049	; 0x801
 800110e:	f642 2320 	movw	r3, #10784	; 0x2a20
 8001112:	f6c0 0301 	movt	r3, #2049	; 0x801
 8001116:	f00b fb83 	bl	800c820 <__assert_func>

  p = malloc (size);
 800111a:	9801      	ldr	r0, [sp, #4]
 800111c:	f00b ffbc 	bl	800d098 <malloc>
 8001120:	4603      	mov	r3, r0
 8001122:	9303      	str	r3, [sp, #12]
  if (!p)
 8001124:	9b03      	ldr	r3, [sp, #12]
 8001126:	2b00      	cmp	r3, #0
 8001128:	d105      	bne.n	8001136 <gmp_default_alloc+0x46>
    gmp_die("gmp_default_alloc: Virtual memory exhausted.");
 800112a:	f642 202c 	movw	r0, #10796	; 0x2a2c
 800112e:	f6c0 0001 	movt	r0, #2049	; 0x801
 8001132:	f7ff ffc9 	bl	80010c8 <gmp_die>

  return p;
 8001136:	9b03      	ldr	r3, [sp, #12]
}
 8001138:	4618      	mov	r0, r3
 800113a:	b005      	add	sp, #20
 800113c:	f85d fb04 	ldr.w	pc, [sp], #4

08001140 <gmp_default_realloc>:

static void *
gmp_default_realloc (void *old, size_t old_size, size_t new_size)
{
 8001140:	b500      	push	{lr}
 8001142:	b087      	sub	sp, #28
 8001144:	9003      	str	r0, [sp, #12]
 8001146:	9102      	str	r1, [sp, #8]
 8001148:	9201      	str	r2, [sp, #4]
  mp_ptr p;

  p = realloc (old, new_size);
 800114a:	9803      	ldr	r0, [sp, #12]
 800114c:	9901      	ldr	r1, [sp, #4]
 800114e:	f00c fb41 	bl	800d7d4 <realloc>
 8001152:	9005      	str	r0, [sp, #20]

  if (!p)
 8001154:	9b05      	ldr	r3, [sp, #20]
 8001156:	2b00      	cmp	r3, #0
 8001158:	d105      	bne.n	8001166 <gmp_default_realloc+0x26>
    gmp_die("gmp_default_realoc: Virtual memory exhausted.");
 800115a:	f642 205c 	movw	r0, #10844	; 0x2a5c
 800115e:	f6c0 0001 	movt	r0, #2049	; 0x801
 8001162:	f7ff ffb1 	bl	80010c8 <gmp_die>

  return p;
 8001166:	9b05      	ldr	r3, [sp, #20]
}
 8001168:	4618      	mov	r0, r3
 800116a:	b007      	add	sp, #28
 800116c:	f85d fb04 	ldr.w	pc, [sp], #4

08001170 <gmp_default_free>:

static void
gmp_default_free (void *p, size_t size)
{
 8001170:	b500      	push	{lr}
 8001172:	b083      	sub	sp, #12
 8001174:	9001      	str	r0, [sp, #4]
 8001176:	9100      	str	r1, [sp, #0]
  free (p);
 8001178:	9801      	ldr	r0, [sp, #4]
 800117a:	f00b ff95 	bl	800d0a8 <free>
}
 800117e:	b003      	add	sp, #12
 8001180:	f85d fb04 	ldr.w	pc, [sp], #4

08001184 <mp_get_memory_functions>:

void
mp_get_memory_functions (void *(**alloc_func) (size_t),
			 void *(**realloc_func) (void *, size_t, size_t),
			 void (**free_func) (void *, size_t))
{
 8001184:	b084      	sub	sp, #16
 8001186:	9003      	str	r0, [sp, #12]
 8001188:	9102      	str	r1, [sp, #8]
 800118a:	9201      	str	r2, [sp, #4]
  if (alloc_func)
 800118c:	9b03      	ldr	r3, [sp, #12]
 800118e:	2b00      	cmp	r3, #0
 8001190:	d006      	beq.n	80011a0 <mp_get_memory_functions+0x1c>
    *alloc_func = gmp_allocate_func;
 8001192:	f240 0300 	movw	r3, #0
 8001196:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800119a:	681a      	ldr	r2, [r3, #0]
 800119c:	9b03      	ldr	r3, [sp, #12]
 800119e:	601a      	str	r2, [r3, #0]

  if (realloc_func)
 80011a0:	9b02      	ldr	r3, [sp, #8]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d006      	beq.n	80011b4 <mp_get_memory_functions+0x30>
    *realloc_func = gmp_reallocate_func;
 80011a6:	f240 0304 	movw	r3, #4
 80011aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011ae:	681a      	ldr	r2, [r3, #0]
 80011b0:	9b02      	ldr	r3, [sp, #8]
 80011b2:	601a      	str	r2, [r3, #0]

  if (free_func)
 80011b4:	9b01      	ldr	r3, [sp, #4]
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d006      	beq.n	80011c8 <mp_get_memory_functions+0x44>
    *free_func = gmp_free_func;
 80011ba:	f240 0308 	movw	r3, #8
 80011be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80011c2:	681a      	ldr	r2, [r3, #0]
 80011c4:	9b01      	ldr	r3, [sp, #4]
 80011c6:	601a      	str	r2, [r3, #0]
}
 80011c8:	b004      	add	sp, #16
 80011ca:	4770      	bx	lr

080011cc <mp_set_memory_functions>:

void
mp_set_memory_functions (void *(*alloc_func) (size_t),
			 void *(*realloc_func) (void *, size_t, size_t),
			 void (*free_func) (void *, size_t))
{
 80011cc:	b084      	sub	sp, #16
 80011ce:	9003      	str	r0, [sp, #12]
 80011d0:	9102      	str	r1, [sp, #8]
 80011d2:	9201      	str	r2, [sp, #4]
  if (!alloc_func)
 80011d4:	9b03      	ldr	r3, [sp, #12]
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d104      	bne.n	80011e4 <mp_set_memory_functions+0x18>
    alloc_func = gmp_default_alloc;
 80011da:	f241 03f1 	movw	r3, #4337	; 0x10f1
 80011de:	f6c0 0300 	movt	r3, #2048	; 0x800
 80011e2:	9303      	str	r3, [sp, #12]
  if (!realloc_func)
 80011e4:	9b02      	ldr	r3, [sp, #8]
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d104      	bne.n	80011f4 <mp_set_memory_functions+0x28>
    realloc_func = gmp_default_realloc;
 80011ea:	f241 1341 	movw	r3, #4417	; 0x1141
 80011ee:	f6c0 0300 	movt	r3, #2048	; 0x800
 80011f2:	9302      	str	r3, [sp, #8]
  if (!free_func)
 80011f4:	9b01      	ldr	r3, [sp, #4]
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d104      	bne.n	8001204 <mp_set_memory_functions+0x38>
    free_func = gmp_default_free;
 80011fa:	f241 1371 	movw	r3, #4465	; 0x1171
 80011fe:	f6c0 0300 	movt	r3, #2048	; 0x800
 8001202:	9301      	str	r3, [sp, #4]

  gmp_allocate_func = alloc_func;
 8001204:	f240 0300 	movw	r3, #0
 8001208:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800120c:	9a03      	ldr	r2, [sp, #12]
 800120e:	601a      	str	r2, [r3, #0]
  gmp_reallocate_func = realloc_func;
 8001210:	f240 0304 	movw	r3, #4
 8001214:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001218:	9a02      	ldr	r2, [sp, #8]
 800121a:	601a      	str	r2, [r3, #0]
  gmp_free_func = free_func;
 800121c:	f240 0308 	movw	r3, #8
 8001220:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001224:	9a01      	ldr	r2, [sp, #4]
 8001226:	601a      	str	r2, [r3, #0]
}
 8001228:	b004      	add	sp, #16
 800122a:	4770      	bx	lr

0800122c <gmp_xalloc_limbs>:
#define gmp_xalloc(size) ((*gmp_allocate_func)((size)))
#define gmp_free(p) ((*gmp_free_func) ((p), 0))

static mp_ptr
gmp_xalloc_limbs (mp_size_t size)
{
 800122c:	b500      	push	{lr}
 800122e:	b083      	sub	sp, #12
 8001230:	9001      	str	r0, [sp, #4]
  return gmp_xalloc (size * sizeof (mp_limb_t));
 8001232:	f240 0300 	movw	r3, #0
 8001236:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	9a01      	ldr	r2, [sp, #4]
 800123e:	0092      	lsls	r2, r2, #2
 8001240:	4610      	mov	r0, r2
 8001242:	4798      	blx	r3
 8001244:	4603      	mov	r3, r0
}
 8001246:	4618      	mov	r0, r3
 8001248:	b003      	add	sp, #12
 800124a:	f85d fb04 	ldr.w	pc, [sp], #4
 800124e:	bf00      	nop

08001250 <gmp_xrealloc_limbs>:

static mp_ptr
gmp_xrealloc_limbs (mp_ptr old, mp_size_t size)
{
 8001250:	b500      	push	{lr}
 8001252:	b083      	sub	sp, #12
 8001254:	9001      	str	r0, [sp, #4]
 8001256:	9100      	str	r1, [sp, #0]
  assert (size > 0);
 8001258:	9b00      	ldr	r3, [sp, #0]
 800125a:	2b00      	cmp	r3, #0
 800125c:	dc0f      	bgt.n	800127e <gmp_xrealloc_limbs+0x2e>
 800125e:	f642 2014 	movw	r0, #10772	; 0x2a14
 8001262:	f6c0 0001 	movt	r0, #2049	; 0x801
 8001266:	f240 114b 	movw	r1, #331	; 0x14b
 800126a:	f642 722c 	movw	r2, #12076	; 0x2f2c
 800126e:	f6c0 0201 	movt	r2, #2049	; 0x801
 8001272:	f642 2320 	movw	r3, #10784	; 0x2a20
 8001276:	f6c0 0301 	movt	r3, #2049	; 0x801
 800127a:	f00b fad1 	bl	800c820 <__assert_func>
  return (*gmp_reallocate_func) (old, 0, size * sizeof (mp_limb_t));
 800127e:	f240 0304 	movw	r3, #4
 8001282:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	9a00      	ldr	r2, [sp, #0]
 800128a:	0092      	lsls	r2, r2, #2
 800128c:	9801      	ldr	r0, [sp, #4]
 800128e:	2100      	movs	r1, #0
 8001290:	4798      	blx	r3
 8001292:	4603      	mov	r3, r0
}
 8001294:	4618      	mov	r0, r3
 8001296:	b003      	add	sp, #12
 8001298:	f85d fb04 	ldr.w	pc, [sp], #4

0800129c <mpn_copyi>:

/* MPN interface */

void
mpn_copyi (mp_ptr d, mp_srcptr s, mp_size_t n)
{
 800129c:	b086      	sub	sp, #24
 800129e:	9003      	str	r0, [sp, #12]
 80012a0:	9102      	str	r1, [sp, #8]
 80012a2:	9201      	str	r2, [sp, #4]
  mp_size_t i;
  for (i = 0; i < n; i++)
 80012a4:	2300      	movs	r3, #0
 80012a6:	9305      	str	r3, [sp, #20]
 80012a8:	e00c      	b.n	80012c4 <mpn_copyi+0x28>
    d[i] = s[i];
 80012aa:	9b05      	ldr	r3, [sp, #20]
 80012ac:	009b      	lsls	r3, r3, #2
 80012ae:	9a03      	ldr	r2, [sp, #12]
 80012b0:	4413      	add	r3, r2
 80012b2:	9a05      	ldr	r2, [sp, #20]
 80012b4:	0092      	lsls	r2, r2, #2
 80012b6:	9902      	ldr	r1, [sp, #8]
 80012b8:	440a      	add	r2, r1
 80012ba:	6812      	ldr	r2, [r2, #0]
 80012bc:	601a      	str	r2, [r3, #0]

void
mpn_copyi (mp_ptr d, mp_srcptr s, mp_size_t n)
{
  mp_size_t i;
  for (i = 0; i < n; i++)
 80012be:	9b05      	ldr	r3, [sp, #20]
 80012c0:	3301      	adds	r3, #1
 80012c2:	9305      	str	r3, [sp, #20]
 80012c4:	9a05      	ldr	r2, [sp, #20]
 80012c6:	9b01      	ldr	r3, [sp, #4]
 80012c8:	429a      	cmp	r2, r3
 80012ca:	dbee      	blt.n	80012aa <mpn_copyi+0xe>
    d[i] = s[i];
}
 80012cc:	b006      	add	sp, #24
 80012ce:	4770      	bx	lr

080012d0 <mpn_copyd>:

void
mpn_copyd (mp_ptr d, mp_srcptr s, mp_size_t n)
{
 80012d0:	b084      	sub	sp, #16
 80012d2:	9003      	str	r0, [sp, #12]
 80012d4:	9102      	str	r1, [sp, #8]
 80012d6:	9201      	str	r2, [sp, #4]
  while (n-- > 0)
 80012d8:	e009      	b.n	80012ee <mpn_copyd+0x1e>
    d[n] = s[n];
 80012da:	9b01      	ldr	r3, [sp, #4]
 80012dc:	009b      	lsls	r3, r3, #2
 80012de:	9a03      	ldr	r2, [sp, #12]
 80012e0:	4413      	add	r3, r2
 80012e2:	9a01      	ldr	r2, [sp, #4]
 80012e4:	0092      	lsls	r2, r2, #2
 80012e6:	9902      	ldr	r1, [sp, #8]
 80012e8:	440a      	add	r2, r1
 80012ea:	6812      	ldr	r2, [r2, #0]
 80012ec:	601a      	str	r2, [r3, #0]
}

void
mpn_copyd (mp_ptr d, mp_srcptr s, mp_size_t n)
{
  while (n-- > 0)
 80012ee:	9b01      	ldr	r3, [sp, #4]
 80012f0:	1e5a      	subs	r2, r3, #1
 80012f2:	9201      	str	r2, [sp, #4]
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	dcf0      	bgt.n	80012da <mpn_copyd+0xa>
    d[n] = s[n];
}
 80012f8:	b004      	add	sp, #16
 80012fa:	4770      	bx	lr

080012fc <mpn_cmp>:

int
mpn_cmp (mp_srcptr ap, mp_srcptr bp, mp_size_t n)
{
 80012fc:	b084      	sub	sp, #16
 80012fe:	9003      	str	r0, [sp, #12]
 8001300:	9102      	str	r1, [sp, #8]
 8001302:	9201      	str	r2, [sp, #4]
  while (--n >= 0)
 8001304:	e01c      	b.n	8001340 <mpn_cmp+0x44>
    {
      if (ap[n] != bp[n])
 8001306:	9b01      	ldr	r3, [sp, #4]
 8001308:	009b      	lsls	r3, r3, #2
 800130a:	9a03      	ldr	r2, [sp, #12]
 800130c:	4413      	add	r3, r2
 800130e:	681a      	ldr	r2, [r3, #0]
 8001310:	9b01      	ldr	r3, [sp, #4]
 8001312:	009b      	lsls	r3, r3, #2
 8001314:	9902      	ldr	r1, [sp, #8]
 8001316:	440b      	add	r3, r1
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	429a      	cmp	r2, r3
 800131c:	d010      	beq.n	8001340 <mpn_cmp+0x44>
	return ap[n] > bp[n] ? 1 : -1;
 800131e:	9b01      	ldr	r3, [sp, #4]
 8001320:	009b      	lsls	r3, r3, #2
 8001322:	9a03      	ldr	r2, [sp, #12]
 8001324:	4413      	add	r3, r2
 8001326:	681a      	ldr	r2, [r3, #0]
 8001328:	9b01      	ldr	r3, [sp, #4]
 800132a:	009b      	lsls	r3, r3, #2
 800132c:	9902      	ldr	r1, [sp, #8]
 800132e:	440b      	add	r3, r1
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	429a      	cmp	r2, r3
 8001334:	d901      	bls.n	800133a <mpn_cmp+0x3e>
 8001336:	2301      	movs	r3, #1
 8001338:	e001      	b.n	800133e <mpn_cmp+0x42>
 800133a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800133e:	e006      	b.n	800134e <mpn_cmp+0x52>
}

int
mpn_cmp (mp_srcptr ap, mp_srcptr bp, mp_size_t n)
{
  while (--n >= 0)
 8001340:	9b01      	ldr	r3, [sp, #4]
 8001342:	3b01      	subs	r3, #1
 8001344:	9301      	str	r3, [sp, #4]
 8001346:	9b01      	ldr	r3, [sp, #4]
 8001348:	2b00      	cmp	r3, #0
 800134a:	dadc      	bge.n	8001306 <mpn_cmp+0xa>
    {
      if (ap[n] != bp[n])
	return ap[n] > bp[n] ? 1 : -1;
    }
  return 0;
 800134c:	2300      	movs	r3, #0
}
 800134e:	4618      	mov	r0, r3
 8001350:	b004      	add	sp, #16
 8001352:	4770      	bx	lr

08001354 <mpn_cmp4>:

static int
mpn_cmp4 (mp_srcptr ap, mp_size_t an, mp_srcptr bp, mp_size_t bn)
{
 8001354:	b500      	push	{lr}
 8001356:	b085      	sub	sp, #20
 8001358:	9003      	str	r0, [sp, #12]
 800135a:	9102      	str	r1, [sp, #8]
 800135c:	9201      	str	r2, [sp, #4]
 800135e:	9300      	str	r3, [sp, #0]
  if (an != bn)
 8001360:	9a02      	ldr	r2, [sp, #8]
 8001362:	9b00      	ldr	r3, [sp, #0]
 8001364:	429a      	cmp	r2, r3
 8001366:	d008      	beq.n	800137a <mpn_cmp4+0x26>
    return an < bn ? -1 : 1;
 8001368:	9a02      	ldr	r2, [sp, #8]
 800136a:	9b00      	ldr	r3, [sp, #0]
 800136c:	429a      	cmp	r2, r3
 800136e:	da02      	bge.n	8001376 <mpn_cmp4+0x22>
 8001370:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001374:	e000      	b.n	8001378 <mpn_cmp4+0x24>
 8001376:	2301      	movs	r3, #1
 8001378:	e005      	b.n	8001386 <mpn_cmp4+0x32>
  else
    return mpn_cmp (ap, bp, an);
 800137a:	9803      	ldr	r0, [sp, #12]
 800137c:	9901      	ldr	r1, [sp, #4]
 800137e:	9a02      	ldr	r2, [sp, #8]
 8001380:	f7ff ffbc 	bl	80012fc <mpn_cmp>
 8001384:	4603      	mov	r3, r0
}
 8001386:	4618      	mov	r0, r3
 8001388:	b005      	add	sp, #20
 800138a:	f85d fb04 	ldr.w	pc, [sp], #4
 800138e:	bf00      	nop

08001390 <mpn_normalized_size>:

static mp_size_t
mpn_normalized_size (mp_srcptr xp, mp_size_t n)
{
 8001390:	b082      	sub	sp, #8
 8001392:	9001      	str	r0, [sp, #4]
 8001394:	9100      	str	r1, [sp, #0]
  for (; n > 0 && xp[n-1] == 0; n--)
 8001396:	e002      	b.n	800139e <mpn_normalized_size+0xe>
 8001398:	9b00      	ldr	r3, [sp, #0]
 800139a:	3b01      	subs	r3, #1
 800139c:	9300      	str	r3, [sp, #0]
 800139e:	9b00      	ldr	r3, [sp, #0]
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	dd09      	ble.n	80013b8 <mpn_normalized_size+0x28>
 80013a4:	9b00      	ldr	r3, [sp, #0]
 80013a6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80013aa:	3b01      	subs	r3, #1
 80013ac:	009b      	lsls	r3, r3, #2
 80013ae:	9a01      	ldr	r2, [sp, #4]
 80013b0:	4413      	add	r3, r2
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d0ef      	beq.n	8001398 <mpn_normalized_size+0x8>
    ;
  return n;
 80013b8:	9b00      	ldr	r3, [sp, #0]
}
 80013ba:	4618      	mov	r0, r3
 80013bc:	b002      	add	sp, #8
 80013be:	4770      	bx	lr

080013c0 <mpn_zero>:

#define mpn_zero_p(xp, n) (mpn_normalized_size ((xp), (n)) == 0)

void
mpn_zero (mp_ptr rp, mp_size_t n)
{
 80013c0:	b084      	sub	sp, #16
 80013c2:	9001      	str	r0, [sp, #4]
 80013c4:	9100      	str	r1, [sp, #0]
  mp_size_t i;

  for (i = 0; i < n; i++)
 80013c6:	2300      	movs	r3, #0
 80013c8:	9303      	str	r3, [sp, #12]
 80013ca:	e008      	b.n	80013de <mpn_zero+0x1e>
    rp[i] = 0;
 80013cc:	9b03      	ldr	r3, [sp, #12]
 80013ce:	009b      	lsls	r3, r3, #2
 80013d0:	9a01      	ldr	r2, [sp, #4]
 80013d2:	4413      	add	r3, r2
 80013d4:	2200      	movs	r2, #0
 80013d6:	601a      	str	r2, [r3, #0]
void
mpn_zero (mp_ptr rp, mp_size_t n)
{
  mp_size_t i;

  for (i = 0; i < n; i++)
 80013d8:	9b03      	ldr	r3, [sp, #12]
 80013da:	3301      	adds	r3, #1
 80013dc:	9303      	str	r3, [sp, #12]
 80013de:	9a03      	ldr	r2, [sp, #12]
 80013e0:	9b00      	ldr	r3, [sp, #0]
 80013e2:	429a      	cmp	r2, r3
 80013e4:	dbf2      	blt.n	80013cc <mpn_zero+0xc>
    rp[i] = 0;
}
 80013e6:	b004      	add	sp, #16
 80013e8:	4770      	bx	lr
 80013ea:	bf00      	nop

080013ec <mpn_add_1>:

mp_limb_t
mpn_add_1 (mp_ptr rp, mp_srcptr ap, mp_size_t n, mp_limb_t b)
{
 80013ec:	b500      	push	{lr}
 80013ee:	b087      	sub	sp, #28
 80013f0:	9003      	str	r0, [sp, #12]
 80013f2:	9102      	str	r1, [sp, #8]
 80013f4:	9201      	str	r2, [sp, #4]
 80013f6:	9300      	str	r3, [sp, #0]
  mp_size_t i;

  assert (n > 0);
 80013f8:	9b01      	ldr	r3, [sp, #4]
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	dc0f      	bgt.n	800141e <mpn_add_1+0x32>
 80013fe:	f642 2014 	movw	r0, #10772	; 0x2a14
 8001402:	f6c0 0001 	movt	r0, #2049	; 0x801
 8001406:	f240 118d 	movw	r1, #397	; 0x18d
 800140a:	f642 7240 	movw	r2, #12096	; 0x2f40
 800140e:	f6c0 0201 	movt	r2, #2049	; 0x801
 8001412:	f642 238c 	movw	r3, #10892	; 0x2a8c
 8001416:	f6c0 0301 	movt	r3, #2049	; 0x801
 800141a:	f00b fa01 	bl	800c820 <__assert_func>
  i = 0;
 800141e:	2300      	movs	r3, #0
 8001420:	9305      	str	r3, [sp, #20]
  do
    {
      mp_limb_t r = ap[i] + b;
 8001422:	9b05      	ldr	r3, [sp, #20]
 8001424:	009b      	lsls	r3, r3, #2
 8001426:	9a02      	ldr	r2, [sp, #8]
 8001428:	4413      	add	r3, r2
 800142a:	681a      	ldr	r2, [r3, #0]
 800142c:	9b00      	ldr	r3, [sp, #0]
 800142e:	4413      	add	r3, r2
 8001430:	9304      	str	r3, [sp, #16]
      /* Carry out */
      b = (r < b);
 8001432:	9a04      	ldr	r2, [sp, #16]
 8001434:	9b00      	ldr	r3, [sp, #0]
 8001436:	429a      	cmp	r2, r3
 8001438:	bf2c      	ite	cs
 800143a:	2300      	movcs	r3, #0
 800143c:	2301      	movcc	r3, #1
 800143e:	b2db      	uxtb	r3, r3
 8001440:	9300      	str	r3, [sp, #0]
      rp[i] = r;
 8001442:	9b05      	ldr	r3, [sp, #20]
 8001444:	009b      	lsls	r3, r3, #2
 8001446:	9a03      	ldr	r2, [sp, #12]
 8001448:	4413      	add	r3, r2
 800144a:	9a04      	ldr	r2, [sp, #16]
 800144c:	601a      	str	r2, [r3, #0]
    }
  while (++i < n);
 800144e:	9b05      	ldr	r3, [sp, #20]
 8001450:	3301      	adds	r3, #1
 8001452:	9305      	str	r3, [sp, #20]
 8001454:	9a05      	ldr	r2, [sp, #20]
 8001456:	9b01      	ldr	r3, [sp, #4]
 8001458:	429a      	cmp	r2, r3
 800145a:	dbe2      	blt.n	8001422 <mpn_add_1+0x36>

  return b;
 800145c:	9b00      	ldr	r3, [sp, #0]
}
 800145e:	4618      	mov	r0, r3
 8001460:	b007      	add	sp, #28
 8001462:	f85d fb04 	ldr.w	pc, [sp], #4
 8001466:	bf00      	nop

08001468 <mpn_add_n>:

mp_limb_t
mpn_add_n (mp_ptr rp, mp_srcptr ap, mp_srcptr bp, mp_size_t n)
{
 8001468:	b08a      	sub	sp, #40	; 0x28
 800146a:	9003      	str	r0, [sp, #12]
 800146c:	9102      	str	r1, [sp, #8]
 800146e:	9201      	str	r2, [sp, #4]
 8001470:	9300      	str	r3, [sp, #0]
  mp_size_t i;
  mp_limb_t cy;

  for (i = 0, cy = 0; i < n; i++)
 8001472:	2300      	movs	r3, #0
 8001474:	9309      	str	r3, [sp, #36]	; 0x24
 8001476:	2300      	movs	r3, #0
 8001478:	9308      	str	r3, [sp, #32]
 800147a:	e02e      	b.n	80014da <mpn_add_n+0x72>
    {
      mp_limb_t a, b, r;
      a = ap[i]; b = bp[i];
 800147c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800147e:	009b      	lsls	r3, r3, #2
 8001480:	9a02      	ldr	r2, [sp, #8]
 8001482:	4413      	add	r3, r2
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	9307      	str	r3, [sp, #28]
 8001488:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800148a:	009b      	lsls	r3, r3, #2
 800148c:	9a01      	ldr	r2, [sp, #4]
 800148e:	4413      	add	r3, r2
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	9306      	str	r3, [sp, #24]
      r = a + cy;
 8001494:	9a07      	ldr	r2, [sp, #28]
 8001496:	9b08      	ldr	r3, [sp, #32]
 8001498:	4413      	add	r3, r2
 800149a:	9305      	str	r3, [sp, #20]
      cy = (r < cy);
 800149c:	9a05      	ldr	r2, [sp, #20]
 800149e:	9b08      	ldr	r3, [sp, #32]
 80014a0:	429a      	cmp	r2, r3
 80014a2:	bf2c      	ite	cs
 80014a4:	2300      	movcs	r3, #0
 80014a6:	2301      	movcc	r3, #1
 80014a8:	b2db      	uxtb	r3, r3
 80014aa:	9308      	str	r3, [sp, #32]
      r += b;
 80014ac:	9a05      	ldr	r2, [sp, #20]
 80014ae:	9b06      	ldr	r3, [sp, #24]
 80014b0:	4413      	add	r3, r2
 80014b2:	9305      	str	r3, [sp, #20]
      cy += (r < b);
 80014b4:	9a05      	ldr	r2, [sp, #20]
 80014b6:	9b06      	ldr	r3, [sp, #24]
 80014b8:	429a      	cmp	r2, r3
 80014ba:	bf2c      	ite	cs
 80014bc:	2300      	movcs	r3, #0
 80014be:	2301      	movcc	r3, #1
 80014c0:	b2db      	uxtb	r3, r3
 80014c2:	9a08      	ldr	r2, [sp, #32]
 80014c4:	4413      	add	r3, r2
 80014c6:	9308      	str	r3, [sp, #32]
      rp[i] = r;
 80014c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80014ca:	009b      	lsls	r3, r3, #2
 80014cc:	9a03      	ldr	r2, [sp, #12]
 80014ce:	4413      	add	r3, r2
 80014d0:	9a05      	ldr	r2, [sp, #20]
 80014d2:	601a      	str	r2, [r3, #0]
mpn_add_n (mp_ptr rp, mp_srcptr ap, mp_srcptr bp, mp_size_t n)
{
  mp_size_t i;
  mp_limb_t cy;

  for (i = 0, cy = 0; i < n; i++)
 80014d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80014d6:	3301      	adds	r3, #1
 80014d8:	9309      	str	r3, [sp, #36]	; 0x24
 80014da:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80014dc:	9b00      	ldr	r3, [sp, #0]
 80014de:	429a      	cmp	r2, r3
 80014e0:	dbcc      	blt.n	800147c <mpn_add_n+0x14>
      cy = (r < cy);
      r += b;
      cy += (r < b);
      rp[i] = r;
    }
  return cy;
 80014e2:	9b08      	ldr	r3, [sp, #32]
}
 80014e4:	4618      	mov	r0, r3
 80014e6:	b00a      	add	sp, #40	; 0x28
 80014e8:	4770      	bx	lr
 80014ea:	bf00      	nop

080014ec <mpn_add>:

mp_limb_t
mpn_add (mp_ptr rp, mp_srcptr ap, mp_size_t an, mp_srcptr bp, mp_size_t bn)
{
 80014ec:	b500      	push	{lr}
 80014ee:	b087      	sub	sp, #28
 80014f0:	9003      	str	r0, [sp, #12]
 80014f2:	9102      	str	r1, [sp, #8]
 80014f4:	9201      	str	r2, [sp, #4]
 80014f6:	9300      	str	r3, [sp, #0]
  mp_limb_t cy;

  assert (an >= bn);
 80014f8:	9a01      	ldr	r2, [sp, #4]
 80014fa:	9b08      	ldr	r3, [sp, #32]
 80014fc:	429a      	cmp	r2, r3
 80014fe:	da0f      	bge.n	8001520 <mpn_add+0x34>
 8001500:	f642 2014 	movw	r0, #10772	; 0x2a14
 8001504:	f6c0 0001 	movt	r0, #2049	; 0x801
 8001508:	f240 11b3 	movw	r1, #435	; 0x1b3
 800150c:	f642 724c 	movw	r2, #12108	; 0x2f4c
 8001510:	f6c0 0201 	movt	r2, #2049	; 0x801
 8001514:	f642 2394 	movw	r3, #10900	; 0x2a94
 8001518:	f6c0 0301 	movt	r3, #2049	; 0x801
 800151c:	f00b f980 	bl	800c820 <__assert_func>

  cy = mpn_add_n (rp, ap, bp, bn);
 8001520:	9803      	ldr	r0, [sp, #12]
 8001522:	9902      	ldr	r1, [sp, #8]
 8001524:	9a00      	ldr	r2, [sp, #0]
 8001526:	9b08      	ldr	r3, [sp, #32]
 8001528:	f7ff ff9e 	bl	8001468 <mpn_add_n>
 800152c:	9005      	str	r0, [sp, #20]
  if (an > bn)
 800152e:	9a01      	ldr	r2, [sp, #4]
 8001530:	9b08      	ldr	r3, [sp, #32]
 8001532:	429a      	cmp	r2, r3
 8001534:	dd11      	ble.n	800155a <mpn_add+0x6e>
    cy = mpn_add_1 (rp + bn, ap + bn, an - bn, cy);
 8001536:	9b08      	ldr	r3, [sp, #32]
 8001538:	009b      	lsls	r3, r3, #2
 800153a:	9a03      	ldr	r2, [sp, #12]
 800153c:	18d1      	adds	r1, r2, r3
 800153e:	9b08      	ldr	r3, [sp, #32]
 8001540:	009b      	lsls	r3, r3, #2
 8001542:	9a02      	ldr	r2, [sp, #8]
 8001544:	441a      	add	r2, r3
 8001546:	9801      	ldr	r0, [sp, #4]
 8001548:	9b08      	ldr	r3, [sp, #32]
 800154a:	1ac3      	subs	r3, r0, r3
 800154c:	4608      	mov	r0, r1
 800154e:	4611      	mov	r1, r2
 8001550:	461a      	mov	r2, r3
 8001552:	9b05      	ldr	r3, [sp, #20]
 8001554:	f7ff ff4a 	bl	80013ec <mpn_add_1>
 8001558:	9005      	str	r0, [sp, #20]
  return cy;
 800155a:	9b05      	ldr	r3, [sp, #20]
}
 800155c:	4618      	mov	r0, r3
 800155e:	b007      	add	sp, #28
 8001560:	f85d fb04 	ldr.w	pc, [sp], #4

08001564 <mpn_sub_1>:

mp_limb_t
mpn_sub_1 (mp_ptr rp, mp_srcptr ap, mp_size_t n, mp_limb_t b)
{
 8001564:	b500      	push	{lr}
 8001566:	b089      	sub	sp, #36	; 0x24
 8001568:	9003      	str	r0, [sp, #12]
 800156a:	9102      	str	r1, [sp, #8]
 800156c:	9201      	str	r2, [sp, #4]
 800156e:	9300      	str	r3, [sp, #0]
  mp_size_t i;

  assert (n > 0);
 8001570:	9b01      	ldr	r3, [sp, #4]
 8001572:	2b00      	cmp	r3, #0
 8001574:	dc0f      	bgt.n	8001596 <mpn_sub_1+0x32>
 8001576:	f642 2014 	movw	r0, #10772	; 0x2a14
 800157a:	f6c0 0001 	movt	r0, #2049	; 0x801
 800157e:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8001582:	f642 7254 	movw	r2, #12116	; 0x2f54
 8001586:	f6c0 0201 	movt	r2, #2049	; 0x801
 800158a:	f642 238c 	movw	r3, #10892	; 0x2a8c
 800158e:	f6c0 0301 	movt	r3, #2049	; 0x801
 8001592:	f00b f945 	bl	800c820 <__assert_func>

  i = 0;
 8001596:	2300      	movs	r3, #0
 8001598:	9307      	str	r3, [sp, #28]
  do
    {
      mp_limb_t a = ap[i];
 800159a:	9b07      	ldr	r3, [sp, #28]
 800159c:	009b      	lsls	r3, r3, #2
 800159e:	9a02      	ldr	r2, [sp, #8]
 80015a0:	4413      	add	r3, r2
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	9306      	str	r3, [sp, #24]
      /* Carry out */
      mp_limb_t cy = a < b;;
 80015a6:	9a06      	ldr	r2, [sp, #24]
 80015a8:	9b00      	ldr	r3, [sp, #0]
 80015aa:	429a      	cmp	r2, r3
 80015ac:	bf2c      	ite	cs
 80015ae:	2300      	movcs	r3, #0
 80015b0:	2301      	movcc	r3, #1
 80015b2:	b2db      	uxtb	r3, r3
 80015b4:	9305      	str	r3, [sp, #20]
      rp[i] = a - b;
 80015b6:	9b07      	ldr	r3, [sp, #28]
 80015b8:	009b      	lsls	r3, r3, #2
 80015ba:	9a03      	ldr	r2, [sp, #12]
 80015bc:	4413      	add	r3, r2
 80015be:	9906      	ldr	r1, [sp, #24]
 80015c0:	9a00      	ldr	r2, [sp, #0]
 80015c2:	1a8a      	subs	r2, r1, r2
 80015c4:	601a      	str	r2, [r3, #0]
      b = cy;
 80015c6:	9b05      	ldr	r3, [sp, #20]
 80015c8:	9300      	str	r3, [sp, #0]
    }
  while (++i < n);
 80015ca:	9b07      	ldr	r3, [sp, #28]
 80015cc:	3301      	adds	r3, #1
 80015ce:	9307      	str	r3, [sp, #28]
 80015d0:	9a07      	ldr	r2, [sp, #28]
 80015d2:	9b01      	ldr	r3, [sp, #4]
 80015d4:	429a      	cmp	r2, r3
 80015d6:	dbe0      	blt.n	800159a <mpn_sub_1+0x36>

  return b;
 80015d8:	9b00      	ldr	r3, [sp, #0]
}
 80015da:	4618      	mov	r0, r3
 80015dc:	b009      	add	sp, #36	; 0x24
 80015de:	f85d fb04 	ldr.w	pc, [sp], #4
 80015e2:	bf00      	nop

080015e4 <mpn_sub_n>:

mp_limb_t
mpn_sub_n (mp_ptr rp, mp_srcptr ap, mp_srcptr bp, mp_size_t n)
{
 80015e4:	b088      	sub	sp, #32
 80015e6:	9003      	str	r0, [sp, #12]
 80015e8:	9102      	str	r1, [sp, #8]
 80015ea:	9201      	str	r2, [sp, #4]
 80015ec:	9300      	str	r3, [sp, #0]
  mp_size_t i;
  mp_limb_t cy;

  for (i = 0, cy = 0; i < n; i++)
 80015ee:	2300      	movs	r3, #0
 80015f0:	9307      	str	r3, [sp, #28]
 80015f2:	2300      	movs	r3, #0
 80015f4:	9306      	str	r3, [sp, #24]
 80015f6:	e02c      	b.n	8001652 <mpn_sub_n+0x6e>
    {
      mp_limb_t a, b;
      a = ap[i]; b = bp[i];
 80015f8:	9b07      	ldr	r3, [sp, #28]
 80015fa:	009b      	lsls	r3, r3, #2
 80015fc:	9a02      	ldr	r2, [sp, #8]
 80015fe:	4413      	add	r3, r2
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	9305      	str	r3, [sp, #20]
 8001604:	9b07      	ldr	r3, [sp, #28]
 8001606:	009b      	lsls	r3, r3, #2
 8001608:	9a01      	ldr	r2, [sp, #4]
 800160a:	4413      	add	r3, r2
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	9304      	str	r3, [sp, #16]
      b += cy;
 8001610:	9a04      	ldr	r2, [sp, #16]
 8001612:	9b06      	ldr	r3, [sp, #24]
 8001614:	4413      	add	r3, r2
 8001616:	9304      	str	r3, [sp, #16]
      cy = (b < cy);
 8001618:	9a04      	ldr	r2, [sp, #16]
 800161a:	9b06      	ldr	r3, [sp, #24]
 800161c:	429a      	cmp	r2, r3
 800161e:	bf2c      	ite	cs
 8001620:	2300      	movcs	r3, #0
 8001622:	2301      	movcc	r3, #1
 8001624:	b2db      	uxtb	r3, r3
 8001626:	9306      	str	r3, [sp, #24]
      cy += (a < b);
 8001628:	9a05      	ldr	r2, [sp, #20]
 800162a:	9b04      	ldr	r3, [sp, #16]
 800162c:	429a      	cmp	r2, r3
 800162e:	bf2c      	ite	cs
 8001630:	2300      	movcs	r3, #0
 8001632:	2301      	movcc	r3, #1
 8001634:	b2db      	uxtb	r3, r3
 8001636:	9a06      	ldr	r2, [sp, #24]
 8001638:	4413      	add	r3, r2
 800163a:	9306      	str	r3, [sp, #24]
      rp[i] = a - b;
 800163c:	9b07      	ldr	r3, [sp, #28]
 800163e:	009b      	lsls	r3, r3, #2
 8001640:	9a03      	ldr	r2, [sp, #12]
 8001642:	4413      	add	r3, r2
 8001644:	9905      	ldr	r1, [sp, #20]
 8001646:	9a04      	ldr	r2, [sp, #16]
 8001648:	1a8a      	subs	r2, r1, r2
 800164a:	601a      	str	r2, [r3, #0]
mpn_sub_n (mp_ptr rp, mp_srcptr ap, mp_srcptr bp, mp_size_t n)
{
  mp_size_t i;
  mp_limb_t cy;

  for (i = 0, cy = 0; i < n; i++)
 800164c:	9b07      	ldr	r3, [sp, #28]
 800164e:	3301      	adds	r3, #1
 8001650:	9307      	str	r3, [sp, #28]
 8001652:	9a07      	ldr	r2, [sp, #28]
 8001654:	9b00      	ldr	r3, [sp, #0]
 8001656:	429a      	cmp	r2, r3
 8001658:	dbce      	blt.n	80015f8 <mpn_sub_n+0x14>
      b += cy;
      cy = (b < cy);
      cy += (a < b);
      rp[i] = a - b;
    }
  return cy;
 800165a:	9b06      	ldr	r3, [sp, #24]
}
 800165c:	4618      	mov	r0, r3
 800165e:	b008      	add	sp, #32
 8001660:	4770      	bx	lr
 8001662:	bf00      	nop

08001664 <mpn_sub>:

mp_limb_t
mpn_sub (mp_ptr rp, mp_srcptr ap, mp_size_t an, mp_srcptr bp, mp_size_t bn)
{
 8001664:	b500      	push	{lr}
 8001666:	b087      	sub	sp, #28
 8001668:	9003      	str	r0, [sp, #12]
 800166a:	9102      	str	r1, [sp, #8]
 800166c:	9201      	str	r2, [sp, #4]
 800166e:	9300      	str	r3, [sp, #0]
  mp_limb_t cy;

  assert (an >= bn);
 8001670:	9a01      	ldr	r2, [sp, #4]
 8001672:	9b08      	ldr	r3, [sp, #32]
 8001674:	429a      	cmp	r2, r3
 8001676:	da0f      	bge.n	8001698 <mpn_sub+0x34>
 8001678:	f642 2014 	movw	r0, #10772	; 0x2a14
 800167c:	f6c0 0001 	movt	r0, #2049	; 0x801
 8001680:	f240 11e7 	movw	r1, #487	; 0x1e7
 8001684:	f642 7260 	movw	r2, #12128	; 0x2f60
 8001688:	f6c0 0201 	movt	r2, #2049	; 0x801
 800168c:	f642 2394 	movw	r3, #10900	; 0x2a94
 8001690:	f6c0 0301 	movt	r3, #2049	; 0x801
 8001694:	f00b f8c4 	bl	800c820 <__assert_func>

  cy = mpn_sub_n (rp, ap, bp, bn);
 8001698:	9803      	ldr	r0, [sp, #12]
 800169a:	9902      	ldr	r1, [sp, #8]
 800169c:	9a00      	ldr	r2, [sp, #0]
 800169e:	9b08      	ldr	r3, [sp, #32]
 80016a0:	f7ff ffa0 	bl	80015e4 <mpn_sub_n>
 80016a4:	9005      	str	r0, [sp, #20]
  if (an > bn)
 80016a6:	9a01      	ldr	r2, [sp, #4]
 80016a8:	9b08      	ldr	r3, [sp, #32]
 80016aa:	429a      	cmp	r2, r3
 80016ac:	dd11      	ble.n	80016d2 <mpn_sub+0x6e>
    cy = mpn_sub_1 (rp + bn, ap + bn, an - bn, cy);
 80016ae:	9b08      	ldr	r3, [sp, #32]
 80016b0:	009b      	lsls	r3, r3, #2
 80016b2:	9a03      	ldr	r2, [sp, #12]
 80016b4:	18d1      	adds	r1, r2, r3
 80016b6:	9b08      	ldr	r3, [sp, #32]
 80016b8:	009b      	lsls	r3, r3, #2
 80016ba:	9a02      	ldr	r2, [sp, #8]
 80016bc:	441a      	add	r2, r3
 80016be:	9801      	ldr	r0, [sp, #4]
 80016c0:	9b08      	ldr	r3, [sp, #32]
 80016c2:	1ac3      	subs	r3, r0, r3
 80016c4:	4608      	mov	r0, r1
 80016c6:	4611      	mov	r1, r2
 80016c8:	461a      	mov	r2, r3
 80016ca:	9b05      	ldr	r3, [sp, #20]
 80016cc:	f7ff ff4a 	bl	8001564 <mpn_sub_1>
 80016d0:	9005      	str	r0, [sp, #20]
  return cy;
 80016d2:	9b05      	ldr	r3, [sp, #20]
}
 80016d4:	4618      	mov	r0, r3
 80016d6:	b007      	add	sp, #28
 80016d8:	f85d fb04 	ldr.w	pc, [sp], #4

080016dc <mpn_mul_1>:

mp_limb_t
mpn_mul_1 (mp_ptr rp, mp_srcptr up, mp_size_t n, mp_limb_t vl)
{
 80016dc:	b500      	push	{lr}
 80016de:	b093      	sub	sp, #76	; 0x4c
 80016e0:	9003      	str	r0, [sp, #12]
 80016e2:	9102      	str	r1, [sp, #8]
 80016e4:	9201      	str	r2, [sp, #4]
 80016e6:	9300      	str	r3, [sp, #0]
  mp_limb_t ul, cl, hpl, lpl;

  assert (n >= 1);
 80016e8:	9b01      	ldr	r3, [sp, #4]
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	dc0f      	bgt.n	800170e <mpn_mul_1+0x32>
 80016ee:	f642 2014 	movw	r0, #10772	; 0x2a14
 80016f2:	f6c0 0001 	movt	r0, #2049	; 0x801
 80016f6:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80016fa:	f642 7268 	movw	r2, #12136	; 0x2f68
 80016fe:	f6c0 0201 	movt	r2, #2049	; 0x801
 8001702:	f642 23a0 	movw	r3, #10912	; 0x2aa0
 8001706:	f6c0 0301 	movt	r3, #2049	; 0x801
 800170a:	f00b f889 	bl	800c820 <__assert_func>

  cl = 0;
 800170e:	2300      	movs	r3, #0
 8001710:	9311      	str	r3, [sp, #68]	; 0x44
  do
    {
      ul = *up++;
 8001712:	9b02      	ldr	r3, [sp, #8]
 8001714:	1d1a      	adds	r2, r3, #4
 8001716:	9202      	str	r2, [sp, #8]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	930f      	str	r3, [sp, #60]	; 0x3c
      gmp_umul_ppmm (hpl, lpl, ul, vl);
 800171c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800171e:	930e      	str	r3, [sp, #56]	; 0x38
 8001720:	9b00      	ldr	r3, [sp, #0]
 8001722:	930d      	str	r3, [sp, #52]	; 0x34
 8001724:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001726:	b29b      	uxth	r3, r3
 8001728:	930c      	str	r3, [sp, #48]	; 0x30
 800172a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800172c:	0c1b      	lsrs	r3, r3, #16
 800172e:	930b      	str	r3, [sp, #44]	; 0x2c
 8001730:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8001732:	b29b      	uxth	r3, r3
 8001734:	930a      	str	r3, [sp, #40]	; 0x28
 8001736:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8001738:	0c1b      	lsrs	r3, r3, #16
 800173a:	9309      	str	r3, [sp, #36]	; 0x24
 800173c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800173e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8001740:	fb02 f303 	mul.w	r3, r2, r3
 8001744:	9308      	str	r3, [sp, #32]
 8001746:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8001748:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800174a:	fb02 f303 	mul.w	r3, r2, r3
 800174e:	9307      	str	r3, [sp, #28]
 8001750:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8001752:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8001754:	fb02 f303 	mul.w	r3, r2, r3
 8001758:	9306      	str	r3, [sp, #24]
 800175a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800175c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800175e:	fb02 f303 	mul.w	r3, r2, r3
 8001762:	9310      	str	r3, [sp, #64]	; 0x40
 8001764:	9b08      	ldr	r3, [sp, #32]
 8001766:	0c1b      	lsrs	r3, r3, #16
 8001768:	9a07      	ldr	r2, [sp, #28]
 800176a:	4413      	add	r3, r2
 800176c:	9307      	str	r3, [sp, #28]
 800176e:	9a07      	ldr	r2, [sp, #28]
 8001770:	9b06      	ldr	r3, [sp, #24]
 8001772:	4413      	add	r3, r2
 8001774:	9307      	str	r3, [sp, #28]
 8001776:	9a07      	ldr	r2, [sp, #28]
 8001778:	9b06      	ldr	r3, [sp, #24]
 800177a:	429a      	cmp	r2, r3
 800177c:	d203      	bcs.n	8001786 <mpn_mul_1+0xaa>
 800177e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8001780:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8001784:	9310      	str	r3, [sp, #64]	; 0x40
 8001786:	9b07      	ldr	r3, [sp, #28]
 8001788:	0c1a      	lsrs	r2, r3, #16
 800178a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800178c:	4413      	add	r3, r2
 800178e:	9305      	str	r3, [sp, #20]
 8001790:	9b07      	ldr	r3, [sp, #28]
 8001792:	041a      	lsls	r2, r3, #16
 8001794:	9b08      	ldr	r3, [sp, #32]
 8001796:	b29b      	uxth	r3, r3
 8001798:	4413      	add	r3, r2
 800179a:	9304      	str	r3, [sp, #16]

      lpl += cl;
 800179c:	9a04      	ldr	r2, [sp, #16]
 800179e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80017a0:	4413      	add	r3, r2
 80017a2:	9304      	str	r3, [sp, #16]
      cl = (lpl < cl) + hpl;
 80017a4:	9a04      	ldr	r2, [sp, #16]
 80017a6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80017a8:	429a      	cmp	r2, r3
 80017aa:	bf2c      	ite	cs
 80017ac:	2300      	movcs	r3, #0
 80017ae:	2301      	movcc	r3, #1
 80017b0:	b2db      	uxtb	r3, r3
 80017b2:	461a      	mov	r2, r3
 80017b4:	9b05      	ldr	r3, [sp, #20]
 80017b6:	4413      	add	r3, r2
 80017b8:	9311      	str	r3, [sp, #68]	; 0x44

      *rp++ = lpl;
 80017ba:	9b03      	ldr	r3, [sp, #12]
 80017bc:	1d1a      	adds	r2, r3, #4
 80017be:	9203      	str	r2, [sp, #12]
 80017c0:	9a04      	ldr	r2, [sp, #16]
 80017c2:	601a      	str	r2, [r3, #0]
    }
  while (--n != 0);
 80017c4:	9b01      	ldr	r3, [sp, #4]
 80017c6:	3b01      	subs	r3, #1
 80017c8:	9301      	str	r3, [sp, #4]
 80017ca:	9b01      	ldr	r3, [sp, #4]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d1a0      	bne.n	8001712 <mpn_mul_1+0x36>

  return cl;
 80017d0:	9b11      	ldr	r3, [sp, #68]	; 0x44
}
 80017d2:	4618      	mov	r0, r3
 80017d4:	b013      	add	sp, #76	; 0x4c
 80017d6:	f85d fb04 	ldr.w	pc, [sp], #4
 80017da:	bf00      	nop

080017dc <mpn_addmul_1>:

mp_limb_t
mpn_addmul_1 (mp_ptr rp, mp_srcptr up, mp_size_t n, mp_limb_t vl)
{
 80017dc:	b500      	push	{lr}
 80017de:	b095      	sub	sp, #84	; 0x54
 80017e0:	9003      	str	r0, [sp, #12]
 80017e2:	9102      	str	r1, [sp, #8]
 80017e4:	9201      	str	r2, [sp, #4]
 80017e6:	9300      	str	r3, [sp, #0]
  mp_limb_t ul, cl, hpl, lpl, rl;

  assert (n >= 1);
 80017e8:	9b01      	ldr	r3, [sp, #4]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	dc0f      	bgt.n	800180e <mpn_addmul_1+0x32>
 80017ee:	f642 2014 	movw	r0, #10772	; 0x2a14
 80017f2:	f6c0 0001 	movt	r0, #2049	; 0x801
 80017f6:	f240 210b 	movw	r1, #523	; 0x20b
 80017fa:	f642 7274 	movw	r2, #12148	; 0x2f74
 80017fe:	f6c0 0201 	movt	r2, #2049	; 0x801
 8001802:	f642 23a0 	movw	r3, #10912	; 0x2aa0
 8001806:	f6c0 0301 	movt	r3, #2049	; 0x801
 800180a:	f00b f809 	bl	800c820 <__assert_func>

  cl = 0;
 800180e:	2300      	movs	r3, #0
 8001810:	9313      	str	r3, [sp, #76]	; 0x4c
  do
    {
      ul = *up++;
 8001812:	9b02      	ldr	r3, [sp, #8]
 8001814:	1d1a      	adds	r2, r3, #4
 8001816:	9202      	str	r2, [sp, #8]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	9311      	str	r3, [sp, #68]	; 0x44
      gmp_umul_ppmm (hpl, lpl, ul, vl);
 800181c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800181e:	9310      	str	r3, [sp, #64]	; 0x40
 8001820:	9b00      	ldr	r3, [sp, #0]
 8001822:	930f      	str	r3, [sp, #60]	; 0x3c
 8001824:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8001826:	b29b      	uxth	r3, r3
 8001828:	930e      	str	r3, [sp, #56]	; 0x38
 800182a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800182c:	0c1b      	lsrs	r3, r3, #16
 800182e:	930d      	str	r3, [sp, #52]	; 0x34
 8001830:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8001832:	b29b      	uxth	r3, r3
 8001834:	930c      	str	r3, [sp, #48]	; 0x30
 8001836:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8001838:	0c1b      	lsrs	r3, r3, #16
 800183a:	930b      	str	r3, [sp, #44]	; 0x2c
 800183c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800183e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8001840:	fb02 f303 	mul.w	r3, r2, r3
 8001844:	930a      	str	r3, [sp, #40]	; 0x28
 8001846:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001848:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800184a:	fb02 f303 	mul.w	r3, r2, r3
 800184e:	9309      	str	r3, [sp, #36]	; 0x24
 8001850:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8001852:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8001854:	fb02 f303 	mul.w	r3, r2, r3
 8001858:	9308      	str	r3, [sp, #32]
 800185a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800185c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800185e:	fb02 f303 	mul.w	r3, r2, r3
 8001862:	9312      	str	r3, [sp, #72]	; 0x48
 8001864:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001866:	0c1b      	lsrs	r3, r3, #16
 8001868:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800186a:	4413      	add	r3, r2
 800186c:	9309      	str	r3, [sp, #36]	; 0x24
 800186e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001870:	9b08      	ldr	r3, [sp, #32]
 8001872:	4413      	add	r3, r2
 8001874:	9309      	str	r3, [sp, #36]	; 0x24
 8001876:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001878:	9b08      	ldr	r3, [sp, #32]
 800187a:	429a      	cmp	r2, r3
 800187c:	d203      	bcs.n	8001886 <mpn_addmul_1+0xaa>
 800187e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8001880:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8001884:	9312      	str	r3, [sp, #72]	; 0x48
 8001886:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001888:	0c1a      	lsrs	r2, r3, #16
 800188a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800188c:	4413      	add	r3, r2
 800188e:	9307      	str	r3, [sp, #28]
 8001890:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001892:	041a      	lsls	r2, r3, #16
 8001894:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001896:	b29b      	uxth	r3, r3
 8001898:	4413      	add	r3, r2
 800189a:	9306      	str	r3, [sp, #24]

      lpl += cl;
 800189c:	9a06      	ldr	r2, [sp, #24]
 800189e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80018a0:	4413      	add	r3, r2
 80018a2:	9306      	str	r3, [sp, #24]
      cl = (lpl < cl) + hpl;
 80018a4:	9a06      	ldr	r2, [sp, #24]
 80018a6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80018a8:	429a      	cmp	r2, r3
 80018aa:	bf2c      	ite	cs
 80018ac:	2300      	movcs	r3, #0
 80018ae:	2301      	movcc	r3, #1
 80018b0:	b2db      	uxtb	r3, r3
 80018b2:	461a      	mov	r2, r3
 80018b4:	9b07      	ldr	r3, [sp, #28]
 80018b6:	4413      	add	r3, r2
 80018b8:	9313      	str	r3, [sp, #76]	; 0x4c

      rl = *rp;
 80018ba:	9b03      	ldr	r3, [sp, #12]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	9305      	str	r3, [sp, #20]
      lpl = rl + lpl;
 80018c0:	9a06      	ldr	r2, [sp, #24]
 80018c2:	9b05      	ldr	r3, [sp, #20]
 80018c4:	4413      	add	r3, r2
 80018c6:	9306      	str	r3, [sp, #24]
      cl += lpl < rl;
 80018c8:	9a06      	ldr	r2, [sp, #24]
 80018ca:	9b05      	ldr	r3, [sp, #20]
 80018cc:	429a      	cmp	r2, r3
 80018ce:	bf2c      	ite	cs
 80018d0:	2300      	movcs	r3, #0
 80018d2:	2301      	movcc	r3, #1
 80018d4:	b2db      	uxtb	r3, r3
 80018d6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80018d8:	4413      	add	r3, r2
 80018da:	9313      	str	r3, [sp, #76]	; 0x4c
      *rp++ = lpl;
 80018dc:	9b03      	ldr	r3, [sp, #12]
 80018de:	1d1a      	adds	r2, r3, #4
 80018e0:	9203      	str	r2, [sp, #12]
 80018e2:	9a06      	ldr	r2, [sp, #24]
 80018e4:	601a      	str	r2, [r3, #0]
    }
  while (--n != 0);
 80018e6:	9b01      	ldr	r3, [sp, #4]
 80018e8:	3b01      	subs	r3, #1
 80018ea:	9301      	str	r3, [sp, #4]
 80018ec:	9b01      	ldr	r3, [sp, #4]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d18f      	bne.n	8001812 <mpn_addmul_1+0x36>

  return cl;
 80018f2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
}
 80018f4:	4618      	mov	r0, r3
 80018f6:	b015      	add	sp, #84	; 0x54
 80018f8:	f85d fb04 	ldr.w	pc, [sp], #4

080018fc <mpn_submul_1>:

mp_limb_t
mpn_submul_1 (mp_ptr rp, mp_srcptr up, mp_size_t n, mp_limb_t vl)
{
 80018fc:	b500      	push	{lr}
 80018fe:	b095      	sub	sp, #84	; 0x54
 8001900:	9003      	str	r0, [sp, #12]
 8001902:	9102      	str	r1, [sp, #8]
 8001904:	9201      	str	r2, [sp, #4]
 8001906:	9300      	str	r3, [sp, #0]
  mp_limb_t ul, cl, hpl, lpl, rl;

  assert (n >= 1);
 8001908:	9b01      	ldr	r3, [sp, #4]
 800190a:	2b00      	cmp	r3, #0
 800190c:	dc0f      	bgt.n	800192e <mpn_submul_1+0x32>
 800190e:	f642 2014 	movw	r0, #10772	; 0x2a14
 8001912:	f6c0 0001 	movt	r0, #2049	; 0x801
 8001916:	f240 2125 	movw	r1, #549	; 0x225
 800191a:	f642 7284 	movw	r2, #12164	; 0x2f84
 800191e:	f6c0 0201 	movt	r2, #2049	; 0x801
 8001922:	f642 23a0 	movw	r3, #10912	; 0x2aa0
 8001926:	f6c0 0301 	movt	r3, #2049	; 0x801
 800192a:	f00a ff79 	bl	800c820 <__assert_func>

  cl = 0;
 800192e:	2300      	movs	r3, #0
 8001930:	9313      	str	r3, [sp, #76]	; 0x4c
  do
    {
      ul = *up++;
 8001932:	9b02      	ldr	r3, [sp, #8]
 8001934:	1d1a      	adds	r2, r3, #4
 8001936:	9202      	str	r2, [sp, #8]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	9311      	str	r3, [sp, #68]	; 0x44
      gmp_umul_ppmm (hpl, lpl, ul, vl);
 800193c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800193e:	9310      	str	r3, [sp, #64]	; 0x40
 8001940:	9b00      	ldr	r3, [sp, #0]
 8001942:	930f      	str	r3, [sp, #60]	; 0x3c
 8001944:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8001946:	b29b      	uxth	r3, r3
 8001948:	930e      	str	r3, [sp, #56]	; 0x38
 800194a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800194c:	0c1b      	lsrs	r3, r3, #16
 800194e:	930d      	str	r3, [sp, #52]	; 0x34
 8001950:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8001952:	b29b      	uxth	r3, r3
 8001954:	930c      	str	r3, [sp, #48]	; 0x30
 8001956:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8001958:	0c1b      	lsrs	r3, r3, #16
 800195a:	930b      	str	r3, [sp, #44]	; 0x2c
 800195c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800195e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8001960:	fb02 f303 	mul.w	r3, r2, r3
 8001964:	930a      	str	r3, [sp, #40]	; 0x28
 8001966:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001968:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800196a:	fb02 f303 	mul.w	r3, r2, r3
 800196e:	9309      	str	r3, [sp, #36]	; 0x24
 8001970:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8001972:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8001974:	fb02 f303 	mul.w	r3, r2, r3
 8001978:	9308      	str	r3, [sp, #32]
 800197a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800197c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800197e:	fb02 f303 	mul.w	r3, r2, r3
 8001982:	9312      	str	r3, [sp, #72]	; 0x48
 8001984:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001986:	0c1b      	lsrs	r3, r3, #16
 8001988:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800198a:	4413      	add	r3, r2
 800198c:	9309      	str	r3, [sp, #36]	; 0x24
 800198e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001990:	9b08      	ldr	r3, [sp, #32]
 8001992:	4413      	add	r3, r2
 8001994:	9309      	str	r3, [sp, #36]	; 0x24
 8001996:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001998:	9b08      	ldr	r3, [sp, #32]
 800199a:	429a      	cmp	r2, r3
 800199c:	d203      	bcs.n	80019a6 <mpn_submul_1+0xaa>
 800199e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80019a0:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80019a4:	9312      	str	r3, [sp, #72]	; 0x48
 80019a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80019a8:	0c1a      	lsrs	r2, r3, #16
 80019aa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80019ac:	4413      	add	r3, r2
 80019ae:	9307      	str	r3, [sp, #28]
 80019b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80019b2:	041a      	lsls	r2, r3, #16
 80019b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80019b6:	b29b      	uxth	r3, r3
 80019b8:	4413      	add	r3, r2
 80019ba:	9306      	str	r3, [sp, #24]

      lpl += cl;
 80019bc:	9a06      	ldr	r2, [sp, #24]
 80019be:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80019c0:	4413      	add	r3, r2
 80019c2:	9306      	str	r3, [sp, #24]
      cl = (lpl < cl) + hpl;
 80019c4:	9a06      	ldr	r2, [sp, #24]
 80019c6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80019c8:	429a      	cmp	r2, r3
 80019ca:	bf2c      	ite	cs
 80019cc:	2300      	movcs	r3, #0
 80019ce:	2301      	movcc	r3, #1
 80019d0:	b2db      	uxtb	r3, r3
 80019d2:	461a      	mov	r2, r3
 80019d4:	9b07      	ldr	r3, [sp, #28]
 80019d6:	4413      	add	r3, r2
 80019d8:	9313      	str	r3, [sp, #76]	; 0x4c

      rl = *rp;
 80019da:	9b03      	ldr	r3, [sp, #12]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	9305      	str	r3, [sp, #20]
      lpl = rl - lpl;
 80019e0:	9a05      	ldr	r2, [sp, #20]
 80019e2:	9b06      	ldr	r3, [sp, #24]
 80019e4:	1ad3      	subs	r3, r2, r3
 80019e6:	9306      	str	r3, [sp, #24]
      cl += lpl > rl;
 80019e8:	9a06      	ldr	r2, [sp, #24]
 80019ea:	9b05      	ldr	r3, [sp, #20]
 80019ec:	429a      	cmp	r2, r3
 80019ee:	bf94      	ite	ls
 80019f0:	2300      	movls	r3, #0
 80019f2:	2301      	movhi	r3, #1
 80019f4:	b2db      	uxtb	r3, r3
 80019f6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80019f8:	4413      	add	r3, r2
 80019fa:	9313      	str	r3, [sp, #76]	; 0x4c
      *rp++ = lpl;
 80019fc:	9b03      	ldr	r3, [sp, #12]
 80019fe:	1d1a      	adds	r2, r3, #4
 8001a00:	9203      	str	r2, [sp, #12]
 8001a02:	9a06      	ldr	r2, [sp, #24]
 8001a04:	601a      	str	r2, [r3, #0]
    }
  while (--n != 0);
 8001a06:	9b01      	ldr	r3, [sp, #4]
 8001a08:	3b01      	subs	r3, #1
 8001a0a:	9301      	str	r3, [sp, #4]
 8001a0c:	9b01      	ldr	r3, [sp, #4]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d18f      	bne.n	8001932 <mpn_submul_1+0x36>

  return cl;
 8001a12:	9b13      	ldr	r3, [sp, #76]	; 0x4c
}
 8001a14:	4618      	mov	r0, r3
 8001a16:	b015      	add	sp, #84	; 0x54
 8001a18:	f85d fb04 	ldr.w	pc, [sp], #4

08001a1c <mpn_mul>:

mp_limb_t
mpn_mul (mp_ptr rp, mp_srcptr up, mp_size_t un, mp_srcptr vp, mp_size_t vn)
{
 8001a1c:	b510      	push	{r4, lr}
 8001a1e:	b084      	sub	sp, #16
 8001a20:	9003      	str	r0, [sp, #12]
 8001a22:	9102      	str	r1, [sp, #8]
 8001a24:	9201      	str	r2, [sp, #4]
 8001a26:	9300      	str	r3, [sp, #0]
  assert (un >= vn);
 8001a28:	9a01      	ldr	r2, [sp, #4]
 8001a2a:	9b06      	ldr	r3, [sp, #24]
 8001a2c:	429a      	cmp	r2, r3
 8001a2e:	da0f      	bge.n	8001a50 <mpn_mul+0x34>
 8001a30:	f642 2014 	movw	r0, #10772	; 0x2a14
 8001a34:	f6c0 0001 	movt	r0, #2049	; 0x801
 8001a38:	f240 213d 	movw	r1, #573	; 0x23d
 8001a3c:	f642 7294 	movw	r2, #12180	; 0x2f94
 8001a40:	f6c0 0201 	movt	r2, #2049	; 0x801
 8001a44:	f642 23a8 	movw	r3, #10920	; 0x2aa8
 8001a48:	f6c0 0301 	movt	r3, #2049	; 0x801
 8001a4c:	f00a fee8 	bl	800c820 <__assert_func>
  assert (vn >= 1);
 8001a50:	9b06      	ldr	r3, [sp, #24]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	dc0f      	bgt.n	8001a76 <mpn_mul+0x5a>
 8001a56:	f642 2014 	movw	r0, #10772	; 0x2a14
 8001a5a:	f6c0 0001 	movt	r0, #2049	; 0x801
 8001a5e:	f240 213e 	movw	r1, #574	; 0x23e
 8001a62:	f642 7294 	movw	r2, #12180	; 0x2f94
 8001a66:	f6c0 0201 	movt	r2, #2049	; 0x801
 8001a6a:	f642 23b4 	movw	r3, #10932	; 0x2ab4
 8001a6e:	f6c0 0301 	movt	r3, #2049	; 0x801
 8001a72:	f00a fed5 	bl	800c820 <__assert_func>

  /* We first multiply by the low order limb. This result can be
     stored, not added, to rp. We also avoid a loop for zeroing this
     way. */

  rp[un] = mpn_mul_1 (rp, up, un, vp[0]);
 8001a76:	9b01      	ldr	r3, [sp, #4]
 8001a78:	009b      	lsls	r3, r3, #2
 8001a7a:	9a03      	ldr	r2, [sp, #12]
 8001a7c:	18d4      	adds	r4, r2, r3
 8001a7e:	9b00      	ldr	r3, [sp, #0]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	9803      	ldr	r0, [sp, #12]
 8001a84:	9902      	ldr	r1, [sp, #8]
 8001a86:	9a01      	ldr	r2, [sp, #4]
 8001a88:	f7ff fe28 	bl	80016dc <mpn_mul_1>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	6023      	str	r3, [r4, #0]
  rp += 1, vp += 1, vn -= 1;
 8001a90:	9b03      	ldr	r3, [sp, #12]
 8001a92:	3304      	adds	r3, #4
 8001a94:	9303      	str	r3, [sp, #12]
 8001a96:	9b00      	ldr	r3, [sp, #0]
 8001a98:	3304      	adds	r3, #4
 8001a9a:	9300      	str	r3, [sp, #0]
 8001a9c:	9b06      	ldr	r3, [sp, #24]
 8001a9e:	3b01      	subs	r3, #1
 8001aa0:	9306      	str	r3, [sp, #24]

  /* Now accumulate the product of up[] and the next higher limb from
     vp[]. */

  while (vn >= 1)
 8001aa2:	e015      	b.n	8001ad0 <mpn_mul+0xb4>
    {
      rp[un] = mpn_addmul_1 (rp, up, un, vp[0]);
 8001aa4:	9b01      	ldr	r3, [sp, #4]
 8001aa6:	009b      	lsls	r3, r3, #2
 8001aa8:	9a03      	ldr	r2, [sp, #12]
 8001aaa:	18d4      	adds	r4, r2, r3
 8001aac:	9b00      	ldr	r3, [sp, #0]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	9803      	ldr	r0, [sp, #12]
 8001ab2:	9902      	ldr	r1, [sp, #8]
 8001ab4:	9a01      	ldr	r2, [sp, #4]
 8001ab6:	f7ff fe91 	bl	80017dc <mpn_addmul_1>
 8001aba:	4603      	mov	r3, r0
 8001abc:	6023      	str	r3, [r4, #0]
      rp += 1, vp += 1, vn -= 1;
 8001abe:	9b03      	ldr	r3, [sp, #12]
 8001ac0:	3304      	adds	r3, #4
 8001ac2:	9303      	str	r3, [sp, #12]
 8001ac4:	9b00      	ldr	r3, [sp, #0]
 8001ac6:	3304      	adds	r3, #4
 8001ac8:	9300      	str	r3, [sp, #0]
 8001aca:	9b06      	ldr	r3, [sp, #24]
 8001acc:	3b01      	subs	r3, #1
 8001ace:	9306      	str	r3, [sp, #24]
  rp += 1, vp += 1, vn -= 1;

  /* Now accumulate the product of up[] and the next higher limb from
     vp[]. */

  while (vn >= 1)
 8001ad0:	9b06      	ldr	r3, [sp, #24]
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	dce6      	bgt.n	8001aa4 <mpn_mul+0x88>
    {
      rp[un] = mpn_addmul_1 (rp, up, un, vp[0]);
      rp += 1, vp += 1, vn -= 1;
    }
  return rp[un - 1];
 8001ad6:	9b01      	ldr	r3, [sp, #4]
 8001ad8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001adc:	3b01      	subs	r3, #1
 8001ade:	009b      	lsls	r3, r3, #2
 8001ae0:	9a03      	ldr	r2, [sp, #12]
 8001ae2:	4413      	add	r3, r2
 8001ae4:	681b      	ldr	r3, [r3, #0]
}
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	b004      	add	sp, #16
 8001aea:	bd10      	pop	{r4, pc}

08001aec <mpn_mul_n>:

void
mpn_mul_n (mp_ptr rp, mp_srcptr ap, mp_srcptr bp, mp_size_t n)
{
 8001aec:	b500      	push	{lr}
 8001aee:	b087      	sub	sp, #28
 8001af0:	9005      	str	r0, [sp, #20]
 8001af2:	9104      	str	r1, [sp, #16]
 8001af4:	9203      	str	r2, [sp, #12]
 8001af6:	9302      	str	r3, [sp, #8]
  mpn_mul (rp, ap, n, bp, n);
 8001af8:	9b02      	ldr	r3, [sp, #8]
 8001afa:	9300      	str	r3, [sp, #0]
 8001afc:	9805      	ldr	r0, [sp, #20]
 8001afe:	9904      	ldr	r1, [sp, #16]
 8001b00:	9a02      	ldr	r2, [sp, #8]
 8001b02:	9b03      	ldr	r3, [sp, #12]
 8001b04:	f7ff ff8a 	bl	8001a1c <mpn_mul>
}
 8001b08:	b007      	add	sp, #28
 8001b0a:	f85d fb04 	ldr.w	pc, [sp], #4
 8001b0e:	bf00      	nop

08001b10 <mpn_sqr>:

void
mpn_sqr (mp_ptr rp, mp_srcptr ap, mp_size_t n)
{
 8001b10:	b500      	push	{lr}
 8001b12:	b087      	sub	sp, #28
 8001b14:	9005      	str	r0, [sp, #20]
 8001b16:	9104      	str	r1, [sp, #16]
 8001b18:	9203      	str	r2, [sp, #12]
  mpn_mul (rp, ap, n, ap, n);
 8001b1a:	9b03      	ldr	r3, [sp, #12]
 8001b1c:	9300      	str	r3, [sp, #0]
 8001b1e:	9805      	ldr	r0, [sp, #20]
 8001b20:	9904      	ldr	r1, [sp, #16]
 8001b22:	9a03      	ldr	r2, [sp, #12]
 8001b24:	9b04      	ldr	r3, [sp, #16]
 8001b26:	f7ff ff79 	bl	8001a1c <mpn_mul>
}
 8001b2a:	b007      	add	sp, #28
 8001b2c:	f85d fb04 	ldr.w	pc, [sp], #4

08001b30 <mpn_lshift>:

mp_limb_t
mpn_lshift (mp_ptr rp, mp_srcptr up, mp_size_t n, unsigned int cnt)
{
 8001b30:	b500      	push	{lr}
 8001b32:	b08b      	sub	sp, #44	; 0x2c
 8001b34:	9003      	str	r0, [sp, #12]
 8001b36:	9102      	str	r1, [sp, #8]
 8001b38:	9201      	str	r2, [sp, #4]
 8001b3a:	9300      	str	r3, [sp, #0]
  mp_limb_t high_limb, low_limb;
  unsigned int tnc;
  mp_size_t i;
  mp_limb_t retval;

  assert (n >= 1);
 8001b3c:	9b01      	ldr	r3, [sp, #4]
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	dc0f      	bgt.n	8001b62 <mpn_lshift+0x32>
 8001b42:	f642 2014 	movw	r0, #10772	; 0x2a14
 8001b46:	f6c0 0001 	movt	r0, #2049	; 0x801
 8001b4a:	f240 2166 	movw	r1, #614	; 0x266
 8001b4e:	f642 729c 	movw	r2, #12188	; 0x2f9c
 8001b52:	f6c0 0201 	movt	r2, #2049	; 0x801
 8001b56:	f642 23a0 	movw	r3, #10912	; 0x2aa0
 8001b5a:	f6c0 0301 	movt	r3, #2049	; 0x801
 8001b5e:	f00a fe5f 	bl	800c820 <__assert_func>
  assert (cnt >= 1);
 8001b62:	9b00      	ldr	r3, [sp, #0]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d10f      	bne.n	8001b88 <mpn_lshift+0x58>
 8001b68:	f642 2014 	movw	r0, #10772	; 0x2a14
 8001b6c:	f6c0 0001 	movt	r0, #2049	; 0x801
 8001b70:	f240 2167 	movw	r1, #615	; 0x267
 8001b74:	f642 729c 	movw	r2, #12188	; 0x2f9c
 8001b78:	f6c0 0201 	movt	r2, #2049	; 0x801
 8001b7c:	f642 23bc 	movw	r3, #10940	; 0x2abc
 8001b80:	f6c0 0301 	movt	r3, #2049	; 0x801
 8001b84:	f00a fe4c 	bl	800c820 <__assert_func>
  assert (cnt < GMP_LIMB_BITS);
 8001b88:	9b00      	ldr	r3, [sp, #0]
 8001b8a:	2b1f      	cmp	r3, #31
 8001b8c:	d90f      	bls.n	8001bae <mpn_lshift+0x7e>
 8001b8e:	f642 2014 	movw	r0, #10772	; 0x2a14
 8001b92:	f6c0 0001 	movt	r0, #2049	; 0x801
 8001b96:	f44f 711a 	mov.w	r1, #616	; 0x268
 8001b9a:	f642 729c 	movw	r2, #12188	; 0x2f9c
 8001b9e:	f6c0 0201 	movt	r2, #2049	; 0x801
 8001ba2:	f642 23c8 	movw	r3, #10952	; 0x2ac8
 8001ba6:	f6c0 0301 	movt	r3, #2049	; 0x801
 8001baa:	f00a fe39 	bl	800c820 <__assert_func>

  up += n;
 8001bae:	9b01      	ldr	r3, [sp, #4]
 8001bb0:	009b      	lsls	r3, r3, #2
 8001bb2:	9a02      	ldr	r2, [sp, #8]
 8001bb4:	4413      	add	r3, r2
 8001bb6:	9302      	str	r3, [sp, #8]
  rp += n;
 8001bb8:	9b01      	ldr	r3, [sp, #4]
 8001bba:	009b      	lsls	r3, r3, #2
 8001bbc:	9a03      	ldr	r2, [sp, #12]
 8001bbe:	4413      	add	r3, r2
 8001bc0:	9303      	str	r3, [sp, #12]

  tnc = GMP_LIMB_BITS - cnt;
 8001bc2:	9b00      	ldr	r3, [sp, #0]
 8001bc4:	f1c3 0320 	rsb	r3, r3, #32
 8001bc8:	9307      	str	r3, [sp, #28]
  low_limb = *--up;
 8001bca:	9b02      	ldr	r3, [sp, #8]
 8001bcc:	3b04      	subs	r3, #4
 8001bce:	9302      	str	r3, [sp, #8]
 8001bd0:	9b02      	ldr	r3, [sp, #8]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	9306      	str	r3, [sp, #24]
  retval = low_limb >> tnc;
 8001bd6:	9b07      	ldr	r3, [sp, #28]
 8001bd8:	9a06      	ldr	r2, [sp, #24]
 8001bda:	fa22 f303 	lsr.w	r3, r2, r3
 8001bde:	9305      	str	r3, [sp, #20]
  high_limb = (low_limb << cnt);
 8001be0:	9b00      	ldr	r3, [sp, #0]
 8001be2:	9a06      	ldr	r2, [sp, #24]
 8001be4:	fa02 f303 	lsl.w	r3, r2, r3
 8001be8:	9309      	str	r3, [sp, #36]	; 0x24

  for (i = n; --i != 0;)
 8001bea:	9b01      	ldr	r3, [sp, #4]
 8001bec:	9308      	str	r3, [sp, #32]
 8001bee:	e014      	b.n	8001c1a <mpn_lshift+0xea>
    {
      low_limb = *--up;
 8001bf0:	9b02      	ldr	r3, [sp, #8]
 8001bf2:	3b04      	subs	r3, #4
 8001bf4:	9302      	str	r3, [sp, #8]
 8001bf6:	9b02      	ldr	r3, [sp, #8]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	9306      	str	r3, [sp, #24]
      *--rp = high_limb | (low_limb >> tnc);
 8001bfc:	9b03      	ldr	r3, [sp, #12]
 8001bfe:	3b04      	subs	r3, #4
 8001c00:	9303      	str	r3, [sp, #12]
 8001c02:	9b07      	ldr	r3, [sp, #28]
 8001c04:	9a06      	ldr	r2, [sp, #24]
 8001c06:	40da      	lsrs	r2, r3
 8001c08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001c0a:	431a      	orrs	r2, r3
 8001c0c:	9b03      	ldr	r3, [sp, #12]
 8001c0e:	601a      	str	r2, [r3, #0]
      high_limb = (low_limb << cnt);
 8001c10:	9b00      	ldr	r3, [sp, #0]
 8001c12:	9a06      	ldr	r2, [sp, #24]
 8001c14:	fa02 f303 	lsl.w	r3, r2, r3
 8001c18:	9309      	str	r3, [sp, #36]	; 0x24
  tnc = GMP_LIMB_BITS - cnt;
  low_limb = *--up;
  retval = low_limb >> tnc;
  high_limb = (low_limb << cnt);

  for (i = n; --i != 0;)
 8001c1a:	9b08      	ldr	r3, [sp, #32]
 8001c1c:	3b01      	subs	r3, #1
 8001c1e:	9308      	str	r3, [sp, #32]
 8001c20:	9b08      	ldr	r3, [sp, #32]
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d1e4      	bne.n	8001bf0 <mpn_lshift+0xc0>
    {
      low_limb = *--up;
      *--rp = high_limb | (low_limb >> tnc);
      high_limb = (low_limb << cnt);
    }
  *--rp = high_limb;
 8001c26:	9b03      	ldr	r3, [sp, #12]
 8001c28:	3b04      	subs	r3, #4
 8001c2a:	9303      	str	r3, [sp, #12]
 8001c2c:	9b03      	ldr	r3, [sp, #12]
 8001c2e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001c30:	601a      	str	r2, [r3, #0]

  return retval;
 8001c32:	9b05      	ldr	r3, [sp, #20]
}
 8001c34:	4618      	mov	r0, r3
 8001c36:	b00b      	add	sp, #44	; 0x2c
 8001c38:	f85d fb04 	ldr.w	pc, [sp], #4

08001c3c <mpn_rshift>:

mp_limb_t
mpn_rshift (mp_ptr rp, mp_srcptr up, mp_size_t n, unsigned int cnt)
{
 8001c3c:	b500      	push	{lr}
 8001c3e:	b08b      	sub	sp, #44	; 0x2c
 8001c40:	9003      	str	r0, [sp, #12]
 8001c42:	9102      	str	r1, [sp, #8]
 8001c44:	9201      	str	r2, [sp, #4]
 8001c46:	9300      	str	r3, [sp, #0]
  mp_limb_t high_limb, low_limb;
  unsigned int tnc;
  mp_size_t i;
  mp_limb_t retval;

  assert (n >= 1);
 8001c48:	9b01      	ldr	r3, [sp, #4]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	dc0f      	bgt.n	8001c6e <mpn_rshift+0x32>
 8001c4e:	f642 2014 	movw	r0, #10772	; 0x2a14
 8001c52:	f6c0 0001 	movt	r0, #2049	; 0x801
 8001c56:	f240 2185 	movw	r1, #645	; 0x285
 8001c5a:	f642 72a8 	movw	r2, #12200	; 0x2fa8
 8001c5e:	f6c0 0201 	movt	r2, #2049	; 0x801
 8001c62:	f642 23a0 	movw	r3, #10912	; 0x2aa0
 8001c66:	f6c0 0301 	movt	r3, #2049	; 0x801
 8001c6a:	f00a fdd9 	bl	800c820 <__assert_func>
  assert (cnt >= 1);
 8001c6e:	9b00      	ldr	r3, [sp, #0]
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d10f      	bne.n	8001c94 <mpn_rshift+0x58>
 8001c74:	f642 2014 	movw	r0, #10772	; 0x2a14
 8001c78:	f6c0 0001 	movt	r0, #2049	; 0x801
 8001c7c:	f240 2186 	movw	r1, #646	; 0x286
 8001c80:	f642 72a8 	movw	r2, #12200	; 0x2fa8
 8001c84:	f6c0 0201 	movt	r2, #2049	; 0x801
 8001c88:	f642 23bc 	movw	r3, #10940	; 0x2abc
 8001c8c:	f6c0 0301 	movt	r3, #2049	; 0x801
 8001c90:	f00a fdc6 	bl	800c820 <__assert_func>
  assert (cnt < GMP_LIMB_BITS);
 8001c94:	9b00      	ldr	r3, [sp, #0]
 8001c96:	2b1f      	cmp	r3, #31
 8001c98:	d90f      	bls.n	8001cba <mpn_rshift+0x7e>
 8001c9a:	f642 2014 	movw	r0, #10772	; 0x2a14
 8001c9e:	f6c0 0001 	movt	r0, #2049	; 0x801
 8001ca2:	f240 2187 	movw	r1, #647	; 0x287
 8001ca6:	f642 72a8 	movw	r2, #12200	; 0x2fa8
 8001caa:	f6c0 0201 	movt	r2, #2049	; 0x801
 8001cae:	f642 23c8 	movw	r3, #10952	; 0x2ac8
 8001cb2:	f6c0 0301 	movt	r3, #2049	; 0x801
 8001cb6:	f00a fdb3 	bl	800c820 <__assert_func>

  tnc = GMP_LIMB_BITS - cnt;
 8001cba:	9b00      	ldr	r3, [sp, #0]
 8001cbc:	f1c3 0320 	rsb	r3, r3, #32
 8001cc0:	9307      	str	r3, [sp, #28]
  high_limb = *up++;
 8001cc2:	9b02      	ldr	r3, [sp, #8]
 8001cc4:	1d1a      	adds	r2, r3, #4
 8001cc6:	9202      	str	r2, [sp, #8]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	9306      	str	r3, [sp, #24]
  retval = (high_limb << tnc);
 8001ccc:	9b07      	ldr	r3, [sp, #28]
 8001cce:	9a06      	ldr	r2, [sp, #24]
 8001cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd4:	9305      	str	r3, [sp, #20]
  low_limb = high_limb >> cnt;
 8001cd6:	9b00      	ldr	r3, [sp, #0]
 8001cd8:	9a06      	ldr	r2, [sp, #24]
 8001cda:	fa22 f303 	lsr.w	r3, r2, r3
 8001cde:	9309      	str	r3, [sp, #36]	; 0x24

  for (i = n; --i != 0;)
 8001ce0:	9b01      	ldr	r3, [sp, #4]
 8001ce2:	9308      	str	r3, [sp, #32]
 8001ce4:	e012      	b.n	8001d0c <mpn_rshift+0xd0>
    {
      high_limb = *up++;
 8001ce6:	9b02      	ldr	r3, [sp, #8]
 8001ce8:	1d1a      	adds	r2, r3, #4
 8001cea:	9202      	str	r2, [sp, #8]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	9306      	str	r3, [sp, #24]
      *rp++ = low_limb | (high_limb << tnc);
 8001cf0:	9b03      	ldr	r3, [sp, #12]
 8001cf2:	1d1a      	adds	r2, r3, #4
 8001cf4:	9203      	str	r2, [sp, #12]
 8001cf6:	9a07      	ldr	r2, [sp, #28]
 8001cf8:	9906      	ldr	r1, [sp, #24]
 8001cfa:	4091      	lsls	r1, r2
 8001cfc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001cfe:	430a      	orrs	r2, r1
 8001d00:	601a      	str	r2, [r3, #0]
      low_limb = high_limb >> cnt;
 8001d02:	9b00      	ldr	r3, [sp, #0]
 8001d04:	9a06      	ldr	r2, [sp, #24]
 8001d06:	fa22 f303 	lsr.w	r3, r2, r3
 8001d0a:	9309      	str	r3, [sp, #36]	; 0x24
  tnc = GMP_LIMB_BITS - cnt;
  high_limb = *up++;
  retval = (high_limb << tnc);
  low_limb = high_limb >> cnt;

  for (i = n; --i != 0;)
 8001d0c:	9b08      	ldr	r3, [sp, #32]
 8001d0e:	3b01      	subs	r3, #1
 8001d10:	9308      	str	r3, [sp, #32]
 8001d12:	9b08      	ldr	r3, [sp, #32]
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d1e6      	bne.n	8001ce6 <mpn_rshift+0xaa>
    {
      high_limb = *up++;
      *rp++ = low_limb | (high_limb << tnc);
      low_limb = high_limb >> cnt;
    }
  *rp = low_limb;
 8001d18:	9b03      	ldr	r3, [sp, #12]
 8001d1a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001d1c:	601a      	str	r2, [r3, #0]

  return retval;
 8001d1e:	9b05      	ldr	r3, [sp, #20]
}
 8001d20:	4618      	mov	r0, r3
 8001d22:	b00b      	add	sp, #44	; 0x2c
 8001d24:	f85d fb04 	ldr.w	pc, [sp], #4

08001d28 <mpn_common_scan>:

static mp_bitcnt_t
mpn_common_scan (mp_limb_t limb, mp_size_t i, mp_srcptr up, mp_size_t un,
		 mp_limb_t ux)
{
 8001d28:	b500      	push	{lr}
 8001d2a:	b08b      	sub	sp, #44	; 0x2c
 8001d2c:	9003      	str	r0, [sp, #12]
 8001d2e:	9102      	str	r1, [sp, #8]
 8001d30:	9201      	str	r2, [sp, #4]
 8001d32:	9300      	str	r3, [sp, #0]
  unsigned cnt;

  assert (ux == 0 || ux == GMP_LIMB_MAX);
 8001d34:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d013      	beq.n	8001d62 <mpn_common_scan+0x3a>
 8001d3a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8001d3c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001d40:	d00f      	beq.n	8001d62 <mpn_common_scan+0x3a>
 8001d42:	f642 2014 	movw	r0, #10772	; 0x2a14
 8001d46:	f6c0 0001 	movt	r0, #2049	; 0x801
 8001d4a:	f240 219f 	movw	r1, #671	; 0x29f
 8001d4e:	f642 72b4 	movw	r2, #12212	; 0x2fb4
 8001d52:	f6c0 0201 	movt	r2, #2049	; 0x801
 8001d56:	f642 23dc 	movw	r3, #10972	; 0x2adc
 8001d5a:	f6c0 0301 	movt	r3, #2049	; 0x801
 8001d5e:	f00a fd5f 	bl	800c820 <__assert_func>
  assert (0 <= i && i <= un );
 8001d62:	9b02      	ldr	r3, [sp, #8]
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	db03      	blt.n	8001d70 <mpn_common_scan+0x48>
 8001d68:	9a02      	ldr	r2, [sp, #8]
 8001d6a:	9b00      	ldr	r3, [sp, #0]
 8001d6c:	429a      	cmp	r2, r3
 8001d6e:	dd0f      	ble.n	8001d90 <mpn_common_scan+0x68>
 8001d70:	f642 2014 	movw	r0, #10772	; 0x2a14
 8001d74:	f6c0 0001 	movt	r0, #2049	; 0x801
 8001d78:	f44f 7128 	mov.w	r1, #672	; 0x2a0
 8001d7c:	f642 72b4 	movw	r2, #12212	; 0x2fb4
 8001d80:	f6c0 0201 	movt	r2, #2049	; 0x801
 8001d84:	f642 23fc 	movw	r3, #11004	; 0x2afc
 8001d88:	f6c0 0301 	movt	r3, #2049	; 0x801
 8001d8c:	f00a fd48 	bl	800c820 <__assert_func>

  while (limb == 0)
 8001d90:	e017      	b.n	8001dc2 <mpn_common_scan+0x9a>
    {
      i++;
 8001d92:	9b02      	ldr	r3, [sp, #8]
 8001d94:	3301      	adds	r3, #1
 8001d96:	9302      	str	r3, [sp, #8]
      if (i == un)
 8001d98:	9a02      	ldr	r2, [sp, #8]
 8001d9a:	9b00      	ldr	r3, [sp, #0]
 8001d9c:	429a      	cmp	r2, r3
 8001d9e:	d108      	bne.n	8001db2 <mpn_common_scan+0x8a>
	return (ux == 0 ? ~(mp_bitcnt_t) 0 : un * GMP_LIMB_BITS);
 8001da0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d002      	beq.n	8001dac <mpn_common_scan+0x84>
 8001da6:	9b00      	ldr	r3, [sp, #0]
 8001da8:	015b      	lsls	r3, r3, #5
 8001daa:	e001      	b.n	8001db0 <mpn_common_scan+0x88>
 8001dac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001db0:	e035      	b.n	8001e1e <mpn_common_scan+0xf6>
      limb = ux ^ up[i];
 8001db2:	9b02      	ldr	r3, [sp, #8]
 8001db4:	009b      	lsls	r3, r3, #2
 8001db6:	9a01      	ldr	r2, [sp, #4]
 8001db8:	4413      	add	r3, r2
 8001dba:	681a      	ldr	r2, [r3, #0]
 8001dbc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8001dbe:	4053      	eors	r3, r2
 8001dc0:	9303      	str	r3, [sp, #12]
  unsigned cnt;

  assert (ux == 0 || ux == GMP_LIMB_MAX);
  assert (0 <= i && i <= un );

  while (limb == 0)
 8001dc2:	9b03      	ldr	r3, [sp, #12]
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d0e4      	beq.n	8001d92 <mpn_common_scan+0x6a>
      i++;
      if (i == un)
	return (ux == 0 ? ~(mp_bitcnt_t) 0 : un * GMP_LIMB_BITS);
      limb = ux ^ up[i];
    }
  gmp_ctz (cnt, limb);
 8001dc8:	9b03      	ldr	r3, [sp, #12]
 8001dca:	9307      	str	r3, [sp, #28]
 8001dcc:	2300      	movs	r3, #0
 8001dce:	9306      	str	r3, [sp, #24]
 8001dd0:	9b07      	ldr	r3, [sp, #28]
 8001dd2:	425a      	negs	r2, r3
 8001dd4:	9b07      	ldr	r3, [sp, #28]
 8001dd6:	4013      	ands	r3, r2
 8001dd8:	9309      	str	r3, [sp, #36]	; 0x24
 8001dda:	2300      	movs	r3, #0
 8001ddc:	9308      	str	r3, [sp, #32]
 8001dde:	e005      	b.n	8001dec <mpn_common_scan+0xc4>
 8001de0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001de2:	021b      	lsls	r3, r3, #8
 8001de4:	9309      	str	r3, [sp, #36]	; 0x24
 8001de6:	9b08      	ldr	r3, [sp, #32]
 8001de8:	3308      	adds	r3, #8
 8001dea:	9308      	str	r3, [sp, #32]
 8001dec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001dee:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d0f4      	beq.n	8001de0 <mpn_common_scan+0xb8>
 8001df6:	e005      	b.n	8001e04 <mpn_common_scan+0xdc>
 8001df8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001dfa:	005b      	lsls	r3, r3, #1
 8001dfc:	9309      	str	r3, [sp, #36]	; 0x24
 8001dfe:	9b08      	ldr	r3, [sp, #32]
 8001e00:	3301      	adds	r3, #1
 8001e02:	9308      	str	r3, [sp, #32]
 8001e04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	daf6      	bge.n	8001df8 <mpn_common_scan+0xd0>
 8001e0a:	9b08      	ldr	r3, [sp, #32]
 8001e0c:	9306      	str	r3, [sp, #24]
 8001e0e:	9b06      	ldr	r3, [sp, #24]
 8001e10:	f1c3 031f 	rsb	r3, r3, #31
 8001e14:	9305      	str	r3, [sp, #20]
  return (mp_bitcnt_t) i * GMP_LIMB_BITS + cnt;
 8001e16:	9b02      	ldr	r3, [sp, #8]
 8001e18:	015a      	lsls	r2, r3, #5
 8001e1a:	9b05      	ldr	r3, [sp, #20]
 8001e1c:	4413      	add	r3, r2
}
 8001e1e:	4618      	mov	r0, r3
 8001e20:	b00b      	add	sp, #44	; 0x2c
 8001e22:	f85d fb04 	ldr.w	pc, [sp], #4
 8001e26:	bf00      	nop

08001e28 <mpn_scan1>:

mp_bitcnt_t
mpn_scan1 (mp_srcptr ptr, mp_bitcnt_t bit)
{
 8001e28:	b500      	push	{lr}
 8001e2a:	b087      	sub	sp, #28
 8001e2c:	9003      	str	r0, [sp, #12]
 8001e2e:	9102      	str	r1, [sp, #8]
  mp_size_t i;
  i = bit / GMP_LIMB_BITS;
 8001e30:	9b02      	ldr	r3, [sp, #8]
 8001e32:	095b      	lsrs	r3, r3, #5
 8001e34:	9305      	str	r3, [sp, #20]

  return mpn_common_scan ( ptr[i] & (GMP_LIMB_MAX << (bit % GMP_LIMB_BITS)),
 8001e36:	9b05      	ldr	r3, [sp, #20]
 8001e38:	009b      	lsls	r3, r3, #2
 8001e3a:	9a03      	ldr	r2, [sp, #12]
 8001e3c:	4413      	add	r3, r2
 8001e3e:	681a      	ldr	r2, [r3, #0]
 8001e40:	9b02      	ldr	r3, [sp, #8]
 8001e42:	f003 031f 	and.w	r3, r3, #31
 8001e46:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001e4a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e4e:	4013      	ands	r3, r2
 8001e50:	2200      	movs	r2, #0
 8001e52:	9200      	str	r2, [sp, #0]
 8001e54:	4618      	mov	r0, r3
 8001e56:	9905      	ldr	r1, [sp, #20]
 8001e58:	9a03      	ldr	r2, [sp, #12]
 8001e5a:	9b05      	ldr	r3, [sp, #20]
 8001e5c:	f7ff ff64 	bl	8001d28 <mpn_common_scan>
 8001e60:	4603      	mov	r3, r0
			  i, ptr, i, 0);
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	b007      	add	sp, #28
 8001e66:	f85d fb04 	ldr.w	pc, [sp], #4
 8001e6a:	bf00      	nop

08001e6c <mpn_scan0>:

mp_bitcnt_t
mpn_scan0 (mp_srcptr ptr, mp_bitcnt_t bit)
{
 8001e6c:	b500      	push	{lr}
 8001e6e:	b087      	sub	sp, #28
 8001e70:	9003      	str	r0, [sp, #12]
 8001e72:	9102      	str	r1, [sp, #8]
  mp_size_t i;
  i = bit / GMP_LIMB_BITS;
 8001e74:	9b02      	ldr	r3, [sp, #8]
 8001e76:	095b      	lsrs	r3, r3, #5
 8001e78:	9305      	str	r3, [sp, #20]

  return mpn_common_scan (~ptr[i] & (GMP_LIMB_MAX << (bit % GMP_LIMB_BITS)),
 8001e7a:	9b05      	ldr	r3, [sp, #20]
 8001e7c:	009b      	lsls	r3, r3, #2
 8001e7e:	9a03      	ldr	r2, [sp, #12]
 8001e80:	4413      	add	r3, r2
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	43da      	mvns	r2, r3
 8001e86:	9b02      	ldr	r3, [sp, #8]
 8001e88:	f003 031f 	and.w	r3, r3, #31
 8001e8c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001e90:	fa01 f303 	lsl.w	r3, r1, r3
 8001e94:	4013      	ands	r3, r2
 8001e96:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001e9a:	9200      	str	r2, [sp, #0]
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	9905      	ldr	r1, [sp, #20]
 8001ea0:	9a03      	ldr	r2, [sp, #12]
 8001ea2:	9b05      	ldr	r3, [sp, #20]
 8001ea4:	f7ff ff40 	bl	8001d28 <mpn_common_scan>
 8001ea8:	4603      	mov	r3, r0
			  i, ptr, i, GMP_LIMB_MAX);
}
 8001eaa:	4618      	mov	r0, r3
 8001eac:	b007      	add	sp, #28
 8001eae:	f85d fb04 	ldr.w	pc, [sp], #4
 8001eb2:	bf00      	nop

08001eb4 <mpn_invert_3by2>:


/* MPN division interface. */
mp_limb_t
mpn_invert_3by2 (mp_limb_t u1, mp_limb_t u0)
{
 8001eb4:	b500      	push	{lr}
 8001eb6:	b097      	sub	sp, #92	; 0x5c
 8001eb8:	9001      	str	r0, [sp, #4]
 8001eba:	9100      	str	r1, [sp, #0]
  unsigned ql, qh;

  /* First, do a 2/1 inverse. */
  /* The inverse m is defined as floor( (B^2 - 1 - u1)/u1 ), so that 0 <
   * B^2 - (B + m) u1 <= u1 */
  assert (u1 >= GMP_LIMB_HIGHBIT);
 8001ebc:	9b01      	ldr	r3, [sp, #4]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	db0f      	blt.n	8001ee2 <mpn_invert_3by2+0x2e>
 8001ec2:	f642 2014 	movw	r0, #10772	; 0x2a14
 8001ec6:	f6c0 0001 	movt	r0, #2049	; 0x801
 8001eca:	f240 21cd 	movw	r1, #717	; 0x2cd
 8001ece:	f642 72c4 	movw	r2, #12228	; 0x2fc4
 8001ed2:	f6c0 0201 	movt	r2, #2049	; 0x801
 8001ed6:	f642 3310 	movw	r3, #11024	; 0x2b10
 8001eda:	f6c0 0301 	movt	r3, #2049	; 0x801
 8001ede:	f00a fc9f 	bl	800c820 <__assert_func>

  ul = u1 & GMP_LLIMB_MASK;
 8001ee2:	9b01      	ldr	r3, [sp, #4]
 8001ee4:	b29b      	uxth	r3, r3
 8001ee6:	9310      	str	r3, [sp, #64]	; 0x40
  uh = u1 >> (GMP_LIMB_BITS / 2);
 8001ee8:	9b01      	ldr	r3, [sp, #4]
 8001eea:	0c1b      	lsrs	r3, r3, #16
 8001eec:	930f      	str	r3, [sp, #60]	; 0x3c

  qh = ~u1 / uh;
 8001eee:	9b01      	ldr	r3, [sp, #4]
 8001ef0:	43da      	mvns	r2, r3
 8001ef2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8001ef4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ef8:	9312      	str	r3, [sp, #72]	; 0x48
  r = ((~u1 - (mp_limb_t) qh * uh) << (GMP_LIMB_BITS / 2)) | GMP_LLIMB_MASK;
 8001efa:	9b01      	ldr	r3, [sp, #4]
 8001efc:	43da      	mvns	r2, r3
 8001efe:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8001f00:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8001f02:	fb01 f303 	mul.w	r3, r1, r3
 8001f06:	1ad3      	subs	r3, r2, r3
 8001f08:	041b      	lsls	r3, r3, #16
 8001f0a:	ea6f 4313 	mvn.w	r3, r3, lsr #16
 8001f0e:	ea6f 4303 	mvn.w	r3, r3, lsl #16
 8001f12:	9315      	str	r3, [sp, #84]	; 0x54

  p = (mp_limb_t) qh * ul;
 8001f14:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8001f16:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8001f18:	fb02 f303 	mul.w	r3, r2, r3
 8001f1c:	930e      	str	r3, [sp, #56]	; 0x38
  /* Adjustment steps taken from udiv_qrnnd_c */
  if (r < p)
 8001f1e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8001f20:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001f22:	429a      	cmp	r2, r3
 8001f24:	d215      	bcs.n	8001f52 <mpn_invert_3by2+0x9e>
    {
      qh--;
 8001f26:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8001f28:	3b01      	subs	r3, #1
 8001f2a:	9312      	str	r3, [sp, #72]	; 0x48
      r += u1;
 8001f2c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8001f2e:	9b01      	ldr	r3, [sp, #4]
 8001f30:	4413      	add	r3, r2
 8001f32:	9315      	str	r3, [sp, #84]	; 0x54
      if (r >= u1) /* i.e. we didn't get carry when adding to r */
 8001f34:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8001f36:	9b01      	ldr	r3, [sp, #4]
 8001f38:	429a      	cmp	r2, r3
 8001f3a:	d30a      	bcc.n	8001f52 <mpn_invert_3by2+0x9e>
	if (r < p)
 8001f3c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8001f3e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001f40:	429a      	cmp	r2, r3
 8001f42:	d206      	bcs.n	8001f52 <mpn_invert_3by2+0x9e>
	  {
	    qh--;
 8001f44:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8001f46:	3b01      	subs	r3, #1
 8001f48:	9312      	str	r3, [sp, #72]	; 0x48
	    r += u1;
 8001f4a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8001f4c:	9b01      	ldr	r3, [sp, #4]
 8001f4e:	4413      	add	r3, r2
 8001f50:	9315      	str	r3, [sp, #84]	; 0x54
	  }
    }
  r -= p;
 8001f52:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8001f54:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001f56:	1ad3      	subs	r3, r2, r3
 8001f58:	9315      	str	r3, [sp, #84]	; 0x54

  /* Do a 3/2 division (with half limb size) */
  p = (r >> (GMP_LIMB_BITS / 2)) * qh + r;
 8001f5a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8001f5c:	0c1b      	lsrs	r3, r3, #16
 8001f5e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8001f60:	fb02 f203 	mul.w	r2, r2, r3
 8001f64:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8001f66:	4413      	add	r3, r2
 8001f68:	930e      	str	r3, [sp, #56]	; 0x38
  ql = (p >> (GMP_LIMB_BITS / 2)) + 1;
 8001f6a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001f6c:	0c1b      	lsrs	r3, r3, #16
 8001f6e:	3301      	adds	r3, #1
 8001f70:	9313      	str	r3, [sp, #76]	; 0x4c

  /* By the 3/2 method, we don't need the high half limb. */
  r = (r << (GMP_LIMB_BITS / 2)) + GMP_LLIMB_MASK - ql * u1;
 8001f72:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8001f74:	041a      	lsls	r2, r3, #16
 8001f76:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8001f78:	9901      	ldr	r1, [sp, #4]
 8001f7a:	fb01 f303 	mul.w	r3, r1, r3
 8001f7e:	1ad3      	subs	r3, r2, r3
 8001f80:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8001f84:	33ff      	adds	r3, #255	; 0xff
 8001f86:	9315      	str	r3, [sp, #84]	; 0x54

  if (r >= (p << (GMP_LIMB_BITS / 2)))
 8001f88:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001f8a:	041a      	lsls	r2, r3, #16
 8001f8c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8001f8e:	429a      	cmp	r2, r3
 8001f90:	d806      	bhi.n	8001fa0 <mpn_invert_3by2+0xec>
    {
      ql--;
 8001f92:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8001f94:	3b01      	subs	r3, #1
 8001f96:	9313      	str	r3, [sp, #76]	; 0x4c
      r += u1;
 8001f98:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8001f9a:	9b01      	ldr	r3, [sp, #4]
 8001f9c:	4413      	add	r3, r2
 8001f9e:	9315      	str	r3, [sp, #84]	; 0x54
    }
  m = ((mp_limb_t) qh << (GMP_LIMB_BITS / 2)) + ql;
 8001fa0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8001fa2:	041a      	lsls	r2, r3, #16
 8001fa4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8001fa6:	4413      	add	r3, r2
 8001fa8:	9314      	str	r3, [sp, #80]	; 0x50
  if (r >= u1)
 8001faa:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8001fac:	9b01      	ldr	r3, [sp, #4]
 8001fae:	429a      	cmp	r2, r3
 8001fb0:	d306      	bcc.n	8001fc0 <mpn_invert_3by2+0x10c>
    {
      m++;
 8001fb2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8001fb4:	3301      	adds	r3, #1
 8001fb6:	9314      	str	r3, [sp, #80]	; 0x50
      r -= u1;
 8001fb8:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8001fba:	9b01      	ldr	r3, [sp, #4]
 8001fbc:	1ad3      	subs	r3, r2, r3
 8001fbe:	9315      	str	r3, [sp, #84]	; 0x54
    }

  if (u0 > 0)
 8001fc0:	9b00      	ldr	r3, [sp, #0]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	f000 8084 	beq.w	80020d0 <mpn_invert_3by2+0x21c>
    {
      mp_limb_t th, tl;
      r = ~r;
 8001fc8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8001fca:	43db      	mvns	r3, r3
 8001fcc:	9315      	str	r3, [sp, #84]	; 0x54
      r += u0;
 8001fce:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8001fd0:	9b00      	ldr	r3, [sp, #0]
 8001fd2:	4413      	add	r3, r2
 8001fd4:	9315      	str	r3, [sp, #84]	; 0x54
      if (r < u0)
 8001fd6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8001fd8:	9b00      	ldr	r3, [sp, #0]
 8001fda:	429a      	cmp	r2, r3
 8001fdc:	d211      	bcs.n	8002002 <mpn_invert_3by2+0x14e>
	{
	  m--;
 8001fde:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8001fe0:	3b01      	subs	r3, #1
 8001fe2:	9314      	str	r3, [sp, #80]	; 0x50
	  if (r >= u1)
 8001fe4:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8001fe6:	9b01      	ldr	r3, [sp, #4]
 8001fe8:	429a      	cmp	r2, r3
 8001fea:	d306      	bcc.n	8001ffa <mpn_invert_3by2+0x146>
	    {
	      m--;
 8001fec:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8001fee:	3b01      	subs	r3, #1
 8001ff0:	9314      	str	r3, [sp, #80]	; 0x50
	      r -= u1;
 8001ff2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8001ff4:	9b01      	ldr	r3, [sp, #4]
 8001ff6:	1ad3      	subs	r3, r2, r3
 8001ff8:	9315      	str	r3, [sp, #84]	; 0x54
	    }
	  r -= u1;
 8001ffa:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8001ffc:	9b01      	ldr	r3, [sp, #4]
 8001ffe:	1ad3      	subs	r3, r2, r3
 8002000:	9315      	str	r3, [sp, #84]	; 0x54
	}
      gmp_umul_ppmm (th, tl, u0, m);
 8002002:	9b00      	ldr	r3, [sp, #0]
 8002004:	930d      	str	r3, [sp, #52]	; 0x34
 8002006:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8002008:	930c      	str	r3, [sp, #48]	; 0x30
 800200a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800200c:	b29b      	uxth	r3, r3
 800200e:	930b      	str	r3, [sp, #44]	; 0x2c
 8002010:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002012:	0c1b      	lsrs	r3, r3, #16
 8002014:	930a      	str	r3, [sp, #40]	; 0x28
 8002016:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002018:	b29b      	uxth	r3, r3
 800201a:	9309      	str	r3, [sp, #36]	; 0x24
 800201c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800201e:	0c1b      	lsrs	r3, r3, #16
 8002020:	9308      	str	r3, [sp, #32]
 8002022:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8002024:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002026:	fb02 f303 	mul.w	r3, r2, r3
 800202a:	9307      	str	r3, [sp, #28]
 800202c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800202e:	9a08      	ldr	r2, [sp, #32]
 8002030:	fb02 f303 	mul.w	r3, r2, r3
 8002034:	9306      	str	r3, [sp, #24]
 8002036:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002038:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800203a:	fb02 f303 	mul.w	r3, r2, r3
 800203e:	9305      	str	r3, [sp, #20]
 8002040:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002042:	9a08      	ldr	r2, [sp, #32]
 8002044:	fb02 f303 	mul.w	r3, r2, r3
 8002048:	9311      	str	r3, [sp, #68]	; 0x44
 800204a:	9b07      	ldr	r3, [sp, #28]
 800204c:	0c1b      	lsrs	r3, r3, #16
 800204e:	9a06      	ldr	r2, [sp, #24]
 8002050:	4413      	add	r3, r2
 8002052:	9306      	str	r3, [sp, #24]
 8002054:	9a06      	ldr	r2, [sp, #24]
 8002056:	9b05      	ldr	r3, [sp, #20]
 8002058:	4413      	add	r3, r2
 800205a:	9306      	str	r3, [sp, #24]
 800205c:	9a06      	ldr	r2, [sp, #24]
 800205e:	9b05      	ldr	r3, [sp, #20]
 8002060:	429a      	cmp	r2, r3
 8002062:	d203      	bcs.n	800206c <mpn_invert_3by2+0x1b8>
 8002064:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8002066:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800206a:	9311      	str	r3, [sp, #68]	; 0x44
 800206c:	9b06      	ldr	r3, [sp, #24]
 800206e:	0c1a      	lsrs	r2, r3, #16
 8002070:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8002072:	4413      	add	r3, r2
 8002074:	9304      	str	r3, [sp, #16]
 8002076:	9b06      	ldr	r3, [sp, #24]
 8002078:	041a      	lsls	r2, r3, #16
 800207a:	9b07      	ldr	r3, [sp, #28]
 800207c:	b29b      	uxth	r3, r3
 800207e:	4413      	add	r3, r2
 8002080:	9303      	str	r3, [sp, #12]
      r += th;
 8002082:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8002084:	9b04      	ldr	r3, [sp, #16]
 8002086:	4413      	add	r3, r2
 8002088:	9315      	str	r3, [sp, #84]	; 0x54
      if (r < th)
 800208a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800208c:	9b04      	ldr	r3, [sp, #16]
 800208e:	429a      	cmp	r2, r3
 8002090:	d21e      	bcs.n	80020d0 <mpn_invert_3by2+0x21c>
	{
	  m--;
 8002092:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8002094:	3b01      	subs	r3, #1
 8002096:	9314      	str	r3, [sp, #80]	; 0x50
	  m -= ((r > u1) | ((r == u1) & (tl > u0)));
 8002098:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800209a:	9b01      	ldr	r3, [sp, #4]
 800209c:	429a      	cmp	r2, r3
 800209e:	bf94      	ite	ls
 80020a0:	2300      	movls	r3, #0
 80020a2:	2301      	movhi	r3, #1
 80020a4:	b2db      	uxtb	r3, r3
 80020a6:	461a      	mov	r2, r3
 80020a8:	9915      	ldr	r1, [sp, #84]	; 0x54
 80020aa:	9b01      	ldr	r3, [sp, #4]
 80020ac:	4299      	cmp	r1, r3
 80020ae:	bf14      	ite	ne
 80020b0:	2300      	movne	r3, #0
 80020b2:	2301      	moveq	r3, #1
 80020b4:	b2d9      	uxtb	r1, r3
 80020b6:	9803      	ldr	r0, [sp, #12]
 80020b8:	9b00      	ldr	r3, [sp, #0]
 80020ba:	4298      	cmp	r0, r3
 80020bc:	bf94      	ite	ls
 80020be:	2300      	movls	r3, #0
 80020c0:	2301      	movhi	r3, #1
 80020c2:	b2db      	uxtb	r3, r3
 80020c4:	400b      	ands	r3, r1
 80020c6:	b2db      	uxtb	r3, r3
 80020c8:	4313      	orrs	r3, r2
 80020ca:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80020cc:	1ad3      	subs	r3, r2, r3
 80020ce:	9314      	str	r3, [sp, #80]	; 0x50
	}
    }

  return m;
 80020d0:	9b14      	ldr	r3, [sp, #80]	; 0x50
}
 80020d2:	4618      	mov	r0, r3
 80020d4:	b017      	add	sp, #92	; 0x5c
 80020d6:	f85d fb04 	ldr.w	pc, [sp], #4
 80020da:	bf00      	nop

080020dc <mpn_div_qr_1_invert>:
  mp_limb_t di;
};

static void
mpn_div_qr_1_invert (struct gmp_div_inverse *inv, mp_limb_t d)
{
 80020dc:	b500      	push	{lr}
 80020de:	b087      	sub	sp, #28
 80020e0:	9001      	str	r0, [sp, #4]
 80020e2:	9100      	str	r1, [sp, #0]
  unsigned shift;

  assert (d > 0);
 80020e4:	9b00      	ldr	r3, [sp, #0]
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d10f      	bne.n	800210a <mpn_div_qr_1_invert+0x2e>
 80020ea:	f642 2014 	movw	r0, #10772	; 0x2a14
 80020ee:	f6c0 0001 	movt	r0, #2049	; 0x801
 80020f2:	f240 3121 	movw	r1, #801	; 0x321
 80020f6:	f642 72d4 	movw	r2, #12244	; 0x2fd4
 80020fa:	f6c0 0201 	movt	r2, #2049	; 0x801
 80020fe:	f642 3328 	movw	r3, #11048	; 0x2b28
 8002102:	f6c0 0301 	movt	r3, #2049	; 0x801
 8002106:	f00a fb8b 	bl	800c820 <__assert_func>
  gmp_clz (shift, d);
 800210a:	9b00      	ldr	r3, [sp, #0]
 800210c:	9305      	str	r3, [sp, #20]
 800210e:	2300      	movs	r3, #0
 8002110:	9304      	str	r3, [sp, #16]
 8002112:	e005      	b.n	8002120 <mpn_div_qr_1_invert+0x44>
 8002114:	9b05      	ldr	r3, [sp, #20]
 8002116:	021b      	lsls	r3, r3, #8
 8002118:	9305      	str	r3, [sp, #20]
 800211a:	9b04      	ldr	r3, [sp, #16]
 800211c:	3308      	adds	r3, #8
 800211e:	9304      	str	r3, [sp, #16]
 8002120:	9b05      	ldr	r3, [sp, #20]
 8002122:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8002126:	2b00      	cmp	r3, #0
 8002128:	d0f4      	beq.n	8002114 <mpn_div_qr_1_invert+0x38>
 800212a:	e005      	b.n	8002138 <mpn_div_qr_1_invert+0x5c>
 800212c:	9b05      	ldr	r3, [sp, #20]
 800212e:	005b      	lsls	r3, r3, #1
 8002130:	9305      	str	r3, [sp, #20]
 8002132:	9b04      	ldr	r3, [sp, #16]
 8002134:	3301      	adds	r3, #1
 8002136:	9304      	str	r3, [sp, #16]
 8002138:	9b05      	ldr	r3, [sp, #20]
 800213a:	2b00      	cmp	r3, #0
 800213c:	daf6      	bge.n	800212c <mpn_div_qr_1_invert+0x50>
 800213e:	9b04      	ldr	r3, [sp, #16]
 8002140:	9303      	str	r3, [sp, #12]
  inv->shift = shift;
 8002142:	9b01      	ldr	r3, [sp, #4]
 8002144:	9a03      	ldr	r2, [sp, #12]
 8002146:	601a      	str	r2, [r3, #0]
  inv->d1 = d << shift;
 8002148:	9b03      	ldr	r3, [sp, #12]
 800214a:	9a00      	ldr	r2, [sp, #0]
 800214c:	409a      	lsls	r2, r3
 800214e:	9b01      	ldr	r3, [sp, #4]
 8002150:	605a      	str	r2, [r3, #4]
  inv->di = mpn_invert_limb (inv->d1);
 8002152:	9b01      	ldr	r3, [sp, #4]
 8002154:	685b      	ldr	r3, [r3, #4]
 8002156:	4618      	mov	r0, r3
 8002158:	2100      	movs	r1, #0
 800215a:	f7ff feab 	bl	8001eb4 <mpn_invert_3by2>
 800215e:	4602      	mov	r2, r0
 8002160:	9b01      	ldr	r3, [sp, #4]
 8002162:	60da      	str	r2, [r3, #12]
}
 8002164:	b007      	add	sp, #28
 8002166:	f85d fb04 	ldr.w	pc, [sp], #4
 800216a:	bf00      	nop

0800216c <mpn_div_qr_2_invert>:

static void
mpn_div_qr_2_invert (struct gmp_div_inverse *inv,
		     mp_limb_t d1, mp_limb_t d0)
{
 800216c:	b500      	push	{lr}
 800216e:	b089      	sub	sp, #36	; 0x24
 8002170:	9003      	str	r0, [sp, #12]
 8002172:	9102      	str	r1, [sp, #8]
 8002174:	9201      	str	r2, [sp, #4]
  unsigned shift;

  assert (d1 > 0);
 8002176:	9b02      	ldr	r3, [sp, #8]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d10f      	bne.n	800219c <mpn_div_qr_2_invert+0x30>
 800217c:	f642 2014 	movw	r0, #10772	; 0x2a14
 8002180:	f6c0 0001 	movt	r0, #2049	; 0x801
 8002184:	f240 312e 	movw	r1, #814	; 0x32e
 8002188:	f642 72e8 	movw	r2, #12264	; 0x2fe8
 800218c:	f6c0 0201 	movt	r2, #2049	; 0x801
 8002190:	f642 3330 	movw	r3, #11056	; 0x2b30
 8002194:	f6c0 0301 	movt	r3, #2049	; 0x801
 8002198:	f00a fb42 	bl	800c820 <__assert_func>
  gmp_clz (shift, d1);
 800219c:	9b02      	ldr	r3, [sp, #8]
 800219e:	9307      	str	r3, [sp, #28]
 80021a0:	2300      	movs	r3, #0
 80021a2:	9306      	str	r3, [sp, #24]
 80021a4:	e005      	b.n	80021b2 <mpn_div_qr_2_invert+0x46>
 80021a6:	9b07      	ldr	r3, [sp, #28]
 80021a8:	021b      	lsls	r3, r3, #8
 80021aa:	9307      	str	r3, [sp, #28]
 80021ac:	9b06      	ldr	r3, [sp, #24]
 80021ae:	3308      	adds	r3, #8
 80021b0:	9306      	str	r3, [sp, #24]
 80021b2:	9b07      	ldr	r3, [sp, #28]
 80021b4:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d0f4      	beq.n	80021a6 <mpn_div_qr_2_invert+0x3a>
 80021bc:	e005      	b.n	80021ca <mpn_div_qr_2_invert+0x5e>
 80021be:	9b07      	ldr	r3, [sp, #28]
 80021c0:	005b      	lsls	r3, r3, #1
 80021c2:	9307      	str	r3, [sp, #28]
 80021c4:	9b06      	ldr	r3, [sp, #24]
 80021c6:	3301      	adds	r3, #1
 80021c8:	9306      	str	r3, [sp, #24]
 80021ca:	9b07      	ldr	r3, [sp, #28]
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	daf6      	bge.n	80021be <mpn_div_qr_2_invert+0x52>
 80021d0:	9b06      	ldr	r3, [sp, #24]
 80021d2:	9305      	str	r3, [sp, #20]
  inv->shift = shift;
 80021d4:	9b03      	ldr	r3, [sp, #12]
 80021d6:	9a05      	ldr	r2, [sp, #20]
 80021d8:	601a      	str	r2, [r3, #0]
  if (shift > 0)
 80021da:	9b05      	ldr	r3, [sp, #20]
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d00f      	beq.n	8002200 <mpn_div_qr_2_invert+0x94>
    {
      d1 = (d1 << shift) | (d0 >> (GMP_LIMB_BITS - shift));
 80021e0:	9b05      	ldr	r3, [sp, #20]
 80021e2:	9a02      	ldr	r2, [sp, #8]
 80021e4:	409a      	lsls	r2, r3
 80021e6:	9b05      	ldr	r3, [sp, #20]
 80021e8:	f1c3 0320 	rsb	r3, r3, #32
 80021ec:	9901      	ldr	r1, [sp, #4]
 80021ee:	fa21 f303 	lsr.w	r3, r1, r3
 80021f2:	4313      	orrs	r3, r2
 80021f4:	9302      	str	r3, [sp, #8]
      d0 <<= shift;
 80021f6:	9b05      	ldr	r3, [sp, #20]
 80021f8:	9a01      	ldr	r2, [sp, #4]
 80021fa:	fa02 f303 	lsl.w	r3, r2, r3
 80021fe:	9301      	str	r3, [sp, #4]
    }
  inv->d1 = d1;
 8002200:	9b03      	ldr	r3, [sp, #12]
 8002202:	9a02      	ldr	r2, [sp, #8]
 8002204:	605a      	str	r2, [r3, #4]
  inv->d0 = d0;
 8002206:	9b03      	ldr	r3, [sp, #12]
 8002208:	9a01      	ldr	r2, [sp, #4]
 800220a:	609a      	str	r2, [r3, #8]
  inv->di = mpn_invert_3by2 (d1, d0);
 800220c:	9802      	ldr	r0, [sp, #8]
 800220e:	9901      	ldr	r1, [sp, #4]
 8002210:	f7ff fe50 	bl	8001eb4 <mpn_invert_3by2>
 8002214:	4602      	mov	r2, r0
 8002216:	9b03      	ldr	r3, [sp, #12]
 8002218:	60da      	str	r2, [r3, #12]
}
 800221a:	b009      	add	sp, #36	; 0x24
 800221c:	f85d fb04 	ldr.w	pc, [sp], #4

08002220 <mpn_div_qr_invert>:

static void
mpn_div_qr_invert (struct gmp_div_inverse *inv,
		   mp_srcptr dp, mp_size_t dn)
{
 8002220:	b500      	push	{lr}
 8002222:	b08b      	sub	sp, #44	; 0x2c
 8002224:	9003      	str	r0, [sp, #12]
 8002226:	9102      	str	r1, [sp, #8]
 8002228:	9201      	str	r2, [sp, #4]
  assert (dn > 0);
 800222a:	9b01      	ldr	r3, [sp, #4]
 800222c:	2b00      	cmp	r3, #0
 800222e:	dc0f      	bgt.n	8002250 <mpn_div_qr_invert+0x30>
 8002230:	f642 2014 	movw	r0, #10772	; 0x2a14
 8002234:	f6c0 0001 	movt	r0, #2049	; 0x801
 8002238:	f240 313f 	movw	r1, #831	; 0x33f
 800223c:	f642 72fc 	movw	r2, #12284	; 0x2ffc
 8002240:	f6c0 0201 	movt	r2, #2049	; 0x801
 8002244:	f642 3338 	movw	r3, #11064	; 0x2b38
 8002248:	f6c0 0301 	movt	r3, #2049	; 0x801
 800224c:	f00a fae8 	bl	800c820 <__assert_func>

  if (dn == 1)
 8002250:	9b01      	ldr	r3, [sp, #4]
 8002252:	2b01      	cmp	r3, #1
 8002254:	d106      	bne.n	8002264 <mpn_div_qr_invert+0x44>
    mpn_div_qr_1_invert (inv, dp[0]);
 8002256:	9b02      	ldr	r3, [sp, #8]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	9803      	ldr	r0, [sp, #12]
 800225c:	4619      	mov	r1, r3
 800225e:	f7ff ff3d 	bl	80020dc <mpn_div_qr_1_invert>
 8002262:	e07e      	b.n	8002362 <mpn_div_qr_invert+0x142>
  else if (dn == 2)
 8002264:	9b01      	ldr	r3, [sp, #4]
 8002266:	2b02      	cmp	r3, #2
 8002268:	d10a      	bne.n	8002280 <mpn_div_qr_invert+0x60>
    mpn_div_qr_2_invert (inv, dp[1], dp[0]);
 800226a:	9b02      	ldr	r3, [sp, #8]
 800226c:	3304      	adds	r3, #4
 800226e:	681a      	ldr	r2, [r3, #0]
 8002270:	9b02      	ldr	r3, [sp, #8]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	9803      	ldr	r0, [sp, #12]
 8002276:	4611      	mov	r1, r2
 8002278:	461a      	mov	r2, r3
 800227a:	f7ff ff77 	bl	800216c <mpn_div_qr_2_invert>
 800227e:	e070      	b.n	8002362 <mpn_div_qr_invert+0x142>
  else
    {
      unsigned shift;
      mp_limb_t d1, d0;

      d1 = dp[dn-1];
 8002280:	9b01      	ldr	r3, [sp, #4]
 8002282:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002286:	3b01      	subs	r3, #1
 8002288:	009b      	lsls	r3, r3, #2
 800228a:	9a02      	ldr	r2, [sp, #8]
 800228c:	4413      	add	r3, r2
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	9309      	str	r3, [sp, #36]	; 0x24
      d0 = dp[dn-2];
 8002292:	9b01      	ldr	r3, [sp, #4]
 8002294:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002298:	3b02      	subs	r3, #2
 800229a:	009b      	lsls	r3, r3, #2
 800229c:	9a02      	ldr	r2, [sp, #8]
 800229e:	4413      	add	r3, r2
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	9308      	str	r3, [sp, #32]
      assert (d1 > 0);
 80022a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d10f      	bne.n	80022ca <mpn_div_qr_invert+0xaa>
 80022aa:	f642 2014 	movw	r0, #10772	; 0x2a14
 80022ae:	f6c0 0001 	movt	r0, #2049	; 0x801
 80022b2:	f44f 7153 	mov.w	r1, #844	; 0x34c
 80022b6:	f642 72fc 	movw	r2, #12284	; 0x2ffc
 80022ba:	f6c0 0201 	movt	r2, #2049	; 0x801
 80022be:	f642 3330 	movw	r3, #11056	; 0x2b30
 80022c2:	f6c0 0301 	movt	r3, #2049	; 0x801
 80022c6:	f00a faab 	bl	800c820 <__assert_func>
      gmp_clz (shift, d1);
 80022ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80022cc:	9307      	str	r3, [sp, #28]
 80022ce:	2300      	movs	r3, #0
 80022d0:	9306      	str	r3, [sp, #24]
 80022d2:	e005      	b.n	80022e0 <mpn_div_qr_invert+0xc0>
 80022d4:	9b07      	ldr	r3, [sp, #28]
 80022d6:	021b      	lsls	r3, r3, #8
 80022d8:	9307      	str	r3, [sp, #28]
 80022da:	9b06      	ldr	r3, [sp, #24]
 80022dc:	3308      	adds	r3, #8
 80022de:	9306      	str	r3, [sp, #24]
 80022e0:	9b07      	ldr	r3, [sp, #28]
 80022e2:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d0f4      	beq.n	80022d4 <mpn_div_qr_invert+0xb4>
 80022ea:	e005      	b.n	80022f8 <mpn_div_qr_invert+0xd8>
 80022ec:	9b07      	ldr	r3, [sp, #28]
 80022ee:	005b      	lsls	r3, r3, #1
 80022f0:	9307      	str	r3, [sp, #28]
 80022f2:	9b06      	ldr	r3, [sp, #24]
 80022f4:	3301      	adds	r3, #1
 80022f6:	9306      	str	r3, [sp, #24]
 80022f8:	9b07      	ldr	r3, [sp, #28]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	daf6      	bge.n	80022ec <mpn_div_qr_invert+0xcc>
 80022fe:	9b06      	ldr	r3, [sp, #24]
 8002300:	9305      	str	r3, [sp, #20]
      inv->shift = shift;
 8002302:	9b03      	ldr	r3, [sp, #12]
 8002304:	9a05      	ldr	r2, [sp, #20]
 8002306:	601a      	str	r2, [r3, #0]
      if (shift > 0)
 8002308:	9b05      	ldr	r3, [sp, #20]
 800230a:	2b00      	cmp	r3, #0
 800230c:	d01c      	beq.n	8002348 <mpn_div_qr_invert+0x128>
	{
	  d1 = (d1 << shift) | (d0 >> (GMP_LIMB_BITS - shift));
 800230e:	9b05      	ldr	r3, [sp, #20]
 8002310:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002312:	409a      	lsls	r2, r3
 8002314:	9b05      	ldr	r3, [sp, #20]
 8002316:	f1c3 0320 	rsb	r3, r3, #32
 800231a:	9908      	ldr	r1, [sp, #32]
 800231c:	fa21 f303 	lsr.w	r3, r1, r3
 8002320:	4313      	orrs	r3, r2
 8002322:	9309      	str	r3, [sp, #36]	; 0x24
	  d0 = (d0 << shift) | (dp[dn-3] >> (GMP_LIMB_BITS - shift));
 8002324:	9b05      	ldr	r3, [sp, #20]
 8002326:	9a08      	ldr	r2, [sp, #32]
 8002328:	409a      	lsls	r2, r3
 800232a:	9b01      	ldr	r3, [sp, #4]
 800232c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002330:	3b03      	subs	r3, #3
 8002332:	009b      	lsls	r3, r3, #2
 8002334:	9902      	ldr	r1, [sp, #8]
 8002336:	440b      	add	r3, r1
 8002338:	6819      	ldr	r1, [r3, #0]
 800233a:	9b05      	ldr	r3, [sp, #20]
 800233c:	f1c3 0320 	rsb	r3, r3, #32
 8002340:	fa21 f303 	lsr.w	r3, r1, r3
 8002344:	4313      	orrs	r3, r2
 8002346:	9308      	str	r3, [sp, #32]
	}
      inv->d1 = d1;
 8002348:	9b03      	ldr	r3, [sp, #12]
 800234a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800234c:	605a      	str	r2, [r3, #4]
      inv->d0 = d0;
 800234e:	9b03      	ldr	r3, [sp, #12]
 8002350:	9a08      	ldr	r2, [sp, #32]
 8002352:	609a      	str	r2, [r3, #8]
      inv->di = mpn_invert_3by2 (d1, d0);
 8002354:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002356:	9908      	ldr	r1, [sp, #32]
 8002358:	f7ff fdac 	bl	8001eb4 <mpn_invert_3by2>
 800235c:	4602      	mov	r2, r0
 800235e:	9b03      	ldr	r3, [sp, #12]
 8002360:	60da      	str	r2, [r3, #12]
    }
}
 8002362:	b00b      	add	sp, #44	; 0x2c
 8002364:	f85d fb04 	ldr.w	pc, [sp], #4

08002368 <mpn_div_qr_1_preinv>:
/* Not matching current public gmp interface, rather corresponding to
   the sbpi1_div_* functions. */
static mp_limb_t
mpn_div_qr_1_preinv (mp_ptr qp, mp_srcptr np, mp_size_t nn,
		     const struct gmp_div_inverse *inv)
{
 8002368:	b500      	push	{lr}
 800236a:	b099      	sub	sp, #100	; 0x64
 800236c:	9003      	str	r0, [sp, #12]
 800236e:	9102      	str	r1, [sp, #8]
 8002370:	9201      	str	r2, [sp, #4]
 8002372:	9300      	str	r3, [sp, #0]
  mp_limb_t d, di;
  mp_limb_t r;
  mp_ptr tp = NULL;
 8002374:	2300      	movs	r3, #0
 8002376:	9316      	str	r3, [sp, #88]	; 0x58

  if (inv->shift > 0)
 8002378:	9b00      	ldr	r3, [sp, #0]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	2b00      	cmp	r3, #0
 800237e:	d00e      	beq.n	800239e <mpn_div_qr_1_preinv+0x36>
    {
      tp = gmp_xalloc_limbs (nn);
 8002380:	9801      	ldr	r0, [sp, #4]
 8002382:	f7fe ff53 	bl	800122c <gmp_xalloc_limbs>
 8002386:	9016      	str	r0, [sp, #88]	; 0x58
      r = mpn_lshift (tp, np, nn, inv->shift);
 8002388:	9b00      	ldr	r3, [sp, #0]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	9816      	ldr	r0, [sp, #88]	; 0x58
 800238e:	9902      	ldr	r1, [sp, #8]
 8002390:	9a01      	ldr	r2, [sp, #4]
 8002392:	f7ff fbcd 	bl	8001b30 <mpn_lshift>
 8002396:	9017      	str	r0, [sp, #92]	; 0x5c
      np = tp;
 8002398:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800239a:	9302      	str	r3, [sp, #8]
 800239c:	e001      	b.n	80023a2 <mpn_div_qr_1_preinv+0x3a>
    }
  else
    r = 0;
 800239e:	2300      	movs	r3, #0
 80023a0:	9317      	str	r3, [sp, #92]	; 0x5c

  d = inv->d1;
 80023a2:	9b00      	ldr	r3, [sp, #0]
 80023a4:	685b      	ldr	r3, [r3, #4]
 80023a6:	9312      	str	r3, [sp, #72]	; 0x48
  di = inv->di;
 80023a8:	9b00      	ldr	r3, [sp, #0]
 80023aa:	68db      	ldr	r3, [r3, #12]
 80023ac:	9311      	str	r3, [sp, #68]	; 0x44
  while (nn-- > 0)
 80023ae:	e08c      	b.n	80024ca <mpn_div_qr_1_preinv+0x162>
    {
      mp_limb_t q;

      gmp_udiv_qrnnd_preinv (q, r, r, np[nn], d, di);
 80023b0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80023b2:	9310      	str	r3, [sp, #64]	; 0x40
 80023b4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80023b6:	930f      	str	r3, [sp, #60]	; 0x3c
 80023b8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80023ba:	b29b      	uxth	r3, r3
 80023bc:	930e      	str	r3, [sp, #56]	; 0x38
 80023be:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80023c0:	0c1b      	lsrs	r3, r3, #16
 80023c2:	930d      	str	r3, [sp, #52]	; 0x34
 80023c4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80023c6:	b29b      	uxth	r3, r3
 80023c8:	930c      	str	r3, [sp, #48]	; 0x30
 80023ca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80023cc:	0c1b      	lsrs	r3, r3, #16
 80023ce:	930b      	str	r3, [sp, #44]	; 0x2c
 80023d0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80023d2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80023d4:	fb02 f303 	mul.w	r3, r2, r3
 80023d8:	930a      	str	r3, [sp, #40]	; 0x28
 80023da:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80023dc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80023de:	fb02 f303 	mul.w	r3, r2, r3
 80023e2:	9309      	str	r3, [sp, #36]	; 0x24
 80023e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80023e6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80023e8:	fb02 f303 	mul.w	r3, r2, r3
 80023ec:	9308      	str	r3, [sp, #32]
 80023ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80023f0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80023f2:	fb02 f303 	mul.w	r3, r2, r3
 80023f6:	9313      	str	r3, [sp, #76]	; 0x4c
 80023f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80023fa:	0c1b      	lsrs	r3, r3, #16
 80023fc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80023fe:	4413      	add	r3, r2
 8002400:	9309      	str	r3, [sp, #36]	; 0x24
 8002402:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002404:	9b08      	ldr	r3, [sp, #32]
 8002406:	4413      	add	r3, r2
 8002408:	9309      	str	r3, [sp, #36]	; 0x24
 800240a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800240c:	9b08      	ldr	r3, [sp, #32]
 800240e:	429a      	cmp	r2, r3
 8002410:	d203      	bcs.n	800241a <mpn_div_qr_1_preinv+0xb2>
 8002412:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8002414:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8002418:	9313      	str	r3, [sp, #76]	; 0x4c
 800241a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800241c:	0c1a      	lsrs	r2, r3, #16
 800241e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8002420:	4413      	add	r3, r2
 8002422:	9315      	str	r3, [sp, #84]	; 0x54
 8002424:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002426:	041a      	lsls	r2, r3, #16
 8002428:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800242a:	b29b      	uxth	r3, r3
 800242c:	4413      	add	r3, r2
 800242e:	9307      	str	r3, [sp, #28]
 8002430:	9b01      	ldr	r3, [sp, #4]
 8002432:	009b      	lsls	r3, r3, #2
 8002434:	9a02      	ldr	r2, [sp, #8]
 8002436:	4413      	add	r3, r2
 8002438:	681a      	ldr	r2, [r3, #0]
 800243a:	9b07      	ldr	r3, [sp, #28]
 800243c:	4413      	add	r3, r2
 800243e:	9306      	str	r3, [sp, #24]
 8002440:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8002442:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8002444:	441a      	add	r2, r3
 8002446:	9906      	ldr	r1, [sp, #24]
 8002448:	9b07      	ldr	r3, [sp, #28]
 800244a:	4299      	cmp	r1, r3
 800244c:	bf2c      	ite	cs
 800244e:	2300      	movcs	r3, #0
 8002450:	2301      	movcc	r3, #1
 8002452:	b2db      	uxtb	r3, r3
 8002454:	4413      	add	r3, r2
 8002456:	3301      	adds	r3, #1
 8002458:	9315      	str	r3, [sp, #84]	; 0x54
 800245a:	9b06      	ldr	r3, [sp, #24]
 800245c:	9307      	str	r3, [sp, #28]
 800245e:	9b01      	ldr	r3, [sp, #4]
 8002460:	009b      	lsls	r3, r3, #2
 8002462:	9a02      	ldr	r2, [sp, #8]
 8002464:	4413      	add	r3, r2
 8002466:	681a      	ldr	r2, [r3, #0]
 8002468:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800246a:	9912      	ldr	r1, [sp, #72]	; 0x48
 800246c:	fb01 f303 	mul.w	r3, r1, r3
 8002470:	1ad3      	subs	r3, r2, r3
 8002472:	9314      	str	r3, [sp, #80]	; 0x50
 8002474:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8002476:	9b07      	ldr	r3, [sp, #28]
 8002478:	429a      	cmp	r2, r3
 800247a:	bf94      	ite	ls
 800247c:	2300      	movls	r3, #0
 800247e:	2301      	movhi	r3, #1
 8002480:	b2db      	uxtb	r3, r3
 8002482:	425b      	negs	r3, r3
 8002484:	9305      	str	r3, [sp, #20]
 8002486:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8002488:	9b05      	ldr	r3, [sp, #20]
 800248a:	4413      	add	r3, r2
 800248c:	9315      	str	r3, [sp, #84]	; 0x54
 800248e:	9a05      	ldr	r2, [sp, #20]
 8002490:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8002492:	4013      	ands	r3, r2
 8002494:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8002496:	4413      	add	r3, r2
 8002498:	9314      	str	r3, [sp, #80]	; 0x50
 800249a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800249c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800249e:	429a      	cmp	r2, r3
 80024a0:	d306      	bcc.n	80024b0 <mpn_div_qr_1_preinv+0x148>
 80024a2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80024a4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80024a6:	1ad3      	subs	r3, r2, r3
 80024a8:	9314      	str	r3, [sp, #80]	; 0x50
 80024aa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80024ac:	3301      	adds	r3, #1
 80024ae:	9315      	str	r3, [sp, #84]	; 0x54
 80024b0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80024b2:	9317      	str	r3, [sp, #92]	; 0x5c
 80024b4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80024b6:	9304      	str	r3, [sp, #16]
      if (qp)
 80024b8:	9b03      	ldr	r3, [sp, #12]
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d005      	beq.n	80024ca <mpn_div_qr_1_preinv+0x162>
	qp[nn] = q;
 80024be:	9b01      	ldr	r3, [sp, #4]
 80024c0:	009b      	lsls	r3, r3, #2
 80024c2:	9a03      	ldr	r2, [sp, #12]
 80024c4:	4413      	add	r3, r2
 80024c6:	9a04      	ldr	r2, [sp, #16]
 80024c8:	601a      	str	r2, [r3, #0]
  else
    r = 0;

  d = inv->d1;
  di = inv->di;
  while (nn-- > 0)
 80024ca:	9b01      	ldr	r3, [sp, #4]
 80024cc:	1e5a      	subs	r2, r3, #1
 80024ce:	9201      	str	r2, [sp, #4]
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	f73f af6d 	bgt.w	80023b0 <mpn_div_qr_1_preinv+0x48>

      gmp_udiv_qrnnd_preinv (q, r, r, np[nn], d, di);
      if (qp)
	qp[nn] = q;
    }
  if (inv->shift > 0)
 80024d6:	9b00      	ldr	r3, [sp, #0]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d007      	beq.n	80024ee <mpn_div_qr_1_preinv+0x186>
    gmp_free (tp);
 80024de:	f240 0308 	movw	r3, #8
 80024e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	9816      	ldr	r0, [sp, #88]	; 0x58
 80024ea:	2100      	movs	r1, #0
 80024ec:	4798      	blx	r3

  return r >> inv->shift;
 80024ee:	9b00      	ldr	r3, [sp, #0]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80024f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80024f8:	4618      	mov	r0, r3
 80024fa:	b019      	add	sp, #100	; 0x64
 80024fc:	f85d fb04 	ldr.w	pc, [sp], #4

08002500 <mpn_div_qr_1>:

static mp_limb_t
mpn_div_qr_1 (mp_ptr qp, mp_srcptr np, mp_size_t nn, mp_limb_t d)
{
 8002500:	b500      	push	{lr}
 8002502:	b08f      	sub	sp, #60	; 0x3c
 8002504:	9003      	str	r0, [sp, #12]
 8002506:	9102      	str	r1, [sp, #8]
 8002508:	9201      	str	r2, [sp, #4]
 800250a:	9300      	str	r3, [sp, #0]
  assert (d > 0);
 800250c:	9b00      	ldr	r3, [sp, #0]
 800250e:	2b00      	cmp	r3, #0
 8002510:	d10f      	bne.n	8002532 <mpn_div_qr_1+0x32>
 8002512:	f642 2014 	movw	r0, #10772	; 0x2a14
 8002516:	f6c0 0001 	movt	r0, #2049	; 0x801
 800251a:	f44f 7160 	mov.w	r1, #896	; 0x380
 800251e:	f243 0210 	movw	r2, #12304	; 0x3010
 8002522:	f6c0 0201 	movt	r2, #2049	; 0x801
 8002526:	f642 3328 	movw	r3, #11048	; 0x2b28
 800252a:	f6c0 0301 	movt	r3, #2049	; 0x801
 800252e:	f00a f977 	bl	800c820 <__assert_func>

  /* Special case for powers of two. */
  if ((d & (d-1)) == 0)
 8002532:	9b00      	ldr	r3, [sp, #0]
 8002534:	1e5a      	subs	r2, r3, #1
 8002536:	9b00      	ldr	r3, [sp, #0]
 8002538:	4013      	ands	r3, r2
 800253a:	2b00      	cmp	r3, #0
 800253c:	d140      	bne.n	80025c0 <mpn_div_qr_1+0xc0>
    {
      mp_limb_t r = np[0] & (d-1);
 800253e:	9b02      	ldr	r3, [sp, #8]
 8002540:	681a      	ldr	r2, [r3, #0]
 8002542:	9b00      	ldr	r3, [sp, #0]
 8002544:	3b01      	subs	r3, #1
 8002546:	4013      	ands	r3, r2
 8002548:	930b      	str	r3, [sp, #44]	; 0x2c
      if (qp)
 800254a:	9b03      	ldr	r3, [sp, #12]
 800254c:	2b00      	cmp	r3, #0
 800254e:	d035      	beq.n	80025bc <mpn_div_qr_1+0xbc>
	{
	  if (d <= 1)
 8002550:	9b00      	ldr	r3, [sp, #0]
 8002552:	2b01      	cmp	r3, #1
 8002554:	d805      	bhi.n	8002562 <mpn_div_qr_1+0x62>
	    mpn_copyi (qp, np, nn);
 8002556:	9803      	ldr	r0, [sp, #12]
 8002558:	9902      	ldr	r1, [sp, #8]
 800255a:	9a01      	ldr	r2, [sp, #4]
 800255c:	f7fe fe9e 	bl	800129c <mpn_copyi>
 8002560:	e02c      	b.n	80025bc <mpn_div_qr_1+0xbc>
	  else
	    {
	      unsigned shift;
	      gmp_ctz (shift, d);
 8002562:	9b00      	ldr	r3, [sp, #0]
 8002564:	930a      	str	r3, [sp, #40]	; 0x28
 8002566:	2300      	movs	r3, #0
 8002568:	9309      	str	r3, [sp, #36]	; 0x24
 800256a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800256c:	425a      	negs	r2, r3
 800256e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002570:	4013      	ands	r3, r2
 8002572:	930d      	str	r3, [sp, #52]	; 0x34
 8002574:	2300      	movs	r3, #0
 8002576:	930c      	str	r3, [sp, #48]	; 0x30
 8002578:	e005      	b.n	8002586 <mpn_div_qr_1+0x86>
 800257a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800257c:	021b      	lsls	r3, r3, #8
 800257e:	930d      	str	r3, [sp, #52]	; 0x34
 8002580:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002582:	3308      	adds	r3, #8
 8002584:	930c      	str	r3, [sp, #48]	; 0x30
 8002586:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002588:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800258c:	2b00      	cmp	r3, #0
 800258e:	d0f4      	beq.n	800257a <mpn_div_qr_1+0x7a>
 8002590:	e005      	b.n	800259e <mpn_div_qr_1+0x9e>
 8002592:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002594:	005b      	lsls	r3, r3, #1
 8002596:	930d      	str	r3, [sp, #52]	; 0x34
 8002598:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800259a:	3301      	adds	r3, #1
 800259c:	930c      	str	r3, [sp, #48]	; 0x30
 800259e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	daf6      	bge.n	8002592 <mpn_div_qr_1+0x92>
 80025a4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80025a6:	9309      	str	r3, [sp, #36]	; 0x24
 80025a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80025aa:	f1c3 031f 	rsb	r3, r3, #31
 80025ae:	9308      	str	r3, [sp, #32]
	      mpn_rshift (qp, np, nn, shift);
 80025b0:	9803      	ldr	r0, [sp, #12]
 80025b2:	9902      	ldr	r1, [sp, #8]
 80025b4:	9a01      	ldr	r2, [sp, #4]
 80025b6:	9b08      	ldr	r3, [sp, #32]
 80025b8:	f7ff fb40 	bl	8001c3c <mpn_rshift>
	    }
	}
      return r;
 80025bc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80025be:	e00b      	b.n	80025d8 <mpn_div_qr_1+0xd8>
    }
  else
    {
      struct gmp_div_inverse inv;
      mpn_div_qr_1_invert (&inv, d);
 80025c0:	ab04      	add	r3, sp, #16
 80025c2:	4618      	mov	r0, r3
 80025c4:	9900      	ldr	r1, [sp, #0]
 80025c6:	f7ff fd89 	bl	80020dc <mpn_div_qr_1_invert>
      return mpn_div_qr_1_preinv (qp, np, nn, &inv);
 80025ca:	ab04      	add	r3, sp, #16
 80025cc:	9803      	ldr	r0, [sp, #12]
 80025ce:	9902      	ldr	r1, [sp, #8]
 80025d0:	9a01      	ldr	r2, [sp, #4]
 80025d2:	f7ff fec9 	bl	8002368 <mpn_div_qr_1_preinv>
 80025d6:	4603      	mov	r3, r0
    }
}
 80025d8:	4618      	mov	r0, r3
 80025da:	b00f      	add	sp, #60	; 0x3c
 80025dc:	f85d fb04 	ldr.w	pc, [sp], #4

080025e0 <mpn_div_qr_2_preinv>:

static void
mpn_div_qr_2_preinv (mp_ptr qp, mp_ptr rp, mp_srcptr np, mp_size_t nn,
		     const struct gmp_div_inverse *inv)
{
 80025e0:	b500      	push	{lr}
 80025e2:	b0ad      	sub	sp, #180	; 0xb4
 80025e4:	9003      	str	r0, [sp, #12]
 80025e6:	9102      	str	r1, [sp, #8]
 80025e8:	9201      	str	r2, [sp, #4]
 80025ea:	9300      	str	r3, [sp, #0]
  unsigned shift;
  mp_size_t i;
  mp_limb_t d1, d0, di, r1, r0;
  mp_ptr tp;

  assert (nn >= 2);
 80025ec:	9b00      	ldr	r3, [sp, #0]
 80025ee:	2b01      	cmp	r3, #1
 80025f0:	dc0f      	bgt.n	8002612 <mpn_div_qr_2_preinv+0x32>
 80025f2:	f642 2014 	movw	r0, #10772	; 0x2a14
 80025f6:	f6c0 0001 	movt	r0, #2049	; 0x801
 80025fa:	f44f 7169 	mov.w	r1, #932	; 0x3a4
 80025fe:	f243 0220 	movw	r2, #12320	; 0x3020
 8002602:	f6c0 0201 	movt	r2, #2049	; 0x801
 8002606:	f642 3340 	movw	r3, #11072	; 0x2b40
 800260a:	f6c0 0301 	movt	r3, #2049	; 0x801
 800260e:	f00a f907 	bl	800c820 <__assert_func>
  shift = inv->shift;
 8002612:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	9324      	str	r3, [sp, #144]	; 0x90
  d1 = inv->d1;
 8002618:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	9323      	str	r3, [sp, #140]	; 0x8c
  d0 = inv->d0;
 800261e:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 8002620:	689b      	ldr	r3, [r3, #8]
 8002622:	9322      	str	r3, [sp, #136]	; 0x88
  di = inv->di;
 8002624:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 8002626:	68db      	ldr	r3, [r3, #12]
 8002628:	9321      	str	r3, [sp, #132]	; 0x84

  if (shift > 0)
 800262a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800262c:	2b00      	cmp	r3, #0
 800262e:	d00d      	beq.n	800264c <mpn_div_qr_2_preinv+0x6c>
    {
      tp = gmp_xalloc_limbs (nn);
 8002630:	9800      	ldr	r0, [sp, #0]
 8002632:	f7fe fdfb 	bl	800122c <gmp_xalloc_limbs>
 8002636:	9028      	str	r0, [sp, #160]	; 0xa0
      r1 = mpn_lshift (tp, np, nn, shift);
 8002638:	9828      	ldr	r0, [sp, #160]	; 0xa0
 800263a:	9901      	ldr	r1, [sp, #4]
 800263c:	9a00      	ldr	r2, [sp, #0]
 800263e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8002640:	f7ff fa76 	bl	8001b30 <mpn_lshift>
 8002644:	902a      	str	r0, [sp, #168]	; 0xa8
      np = tp;
 8002646:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8002648:	9301      	str	r3, [sp, #4]
 800264a:	e001      	b.n	8002650 <mpn_div_qr_2_preinv+0x70>
    }
  else
    r1 = 0;
 800264c:	2300      	movs	r3, #0
 800264e:	932a      	str	r3, [sp, #168]	; 0xa8

  r0 = np[nn - 1];
 8002650:	9b00      	ldr	r3, [sp, #0]
 8002652:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002656:	3b01      	subs	r3, #1
 8002658:	009b      	lsls	r3, r3, #2
 800265a:	9a01      	ldr	r2, [sp, #4]
 800265c:	4413      	add	r3, r2
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	9329      	str	r3, [sp, #164]	; 0xa4

  i = nn - 2;
 8002662:	9b00      	ldr	r3, [sp, #0]
 8002664:	3b02      	subs	r3, #2
 8002666:	932b      	str	r3, [sp, #172]	; 0xac
  do
    {
      mp_limb_t n0, q;
      n0 = np[i];
 8002668:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 800266a:	009b      	lsls	r3, r3, #2
 800266c:	9a01      	ldr	r2, [sp, #4]
 800266e:	4413      	add	r3, r2
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	9320      	str	r3, [sp, #128]	; 0x80
      gmp_udiv_qr_3by2 (q, r1, r0, r1, r0, n0, d1, d0, di);
 8002674:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8002676:	931f      	str	r3, [sp, #124]	; 0x7c
 8002678:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800267a:	931e      	str	r3, [sp, #120]	; 0x78
 800267c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800267e:	b29b      	uxth	r3, r3
 8002680:	931d      	str	r3, [sp, #116]	; 0x74
 8002682:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8002684:	0c1b      	lsrs	r3, r3, #16
 8002686:	931c      	str	r3, [sp, #112]	; 0x70
 8002688:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800268a:	b29b      	uxth	r3, r3
 800268c:	931b      	str	r3, [sp, #108]	; 0x6c
 800268e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8002690:	0c1b      	lsrs	r3, r3, #16
 8002692:	931a      	str	r3, [sp, #104]	; 0x68
 8002694:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8002696:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8002698:	fb02 f303 	mul.w	r3, r2, r3
 800269c:	9319      	str	r3, [sp, #100]	; 0x64
 800269e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80026a0:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80026a2:	fb02 f303 	mul.w	r3, r2, r3
 80026a6:	9318      	str	r3, [sp, #96]	; 0x60
 80026a8:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80026aa:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80026ac:	fb02 f303 	mul.w	r3, r2, r3
 80026b0:	9317      	str	r3, [sp, #92]	; 0x5c
 80026b2:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80026b4:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80026b6:	fb02 f303 	mul.w	r3, r2, r3
 80026ba:	9326      	str	r3, [sp, #152]	; 0x98
 80026bc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80026be:	0c1b      	lsrs	r3, r3, #16
 80026c0:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80026c2:	4413      	add	r3, r2
 80026c4:	9318      	str	r3, [sp, #96]	; 0x60
 80026c6:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80026c8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80026ca:	4413      	add	r3, r2
 80026cc:	9318      	str	r3, [sp, #96]	; 0x60
 80026ce:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80026d0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80026d2:	429a      	cmp	r2, r3
 80026d4:	d203      	bcs.n	80026de <mpn_div_qr_2_preinv+0xfe>
 80026d6:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80026d8:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80026dc:	9326      	str	r3, [sp, #152]	; 0x98
 80026de:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80026e0:	0c1a      	lsrs	r2, r3, #16
 80026e2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80026e4:	4413      	add	r3, r2
 80026e6:	9327      	str	r3, [sp, #156]	; 0x9c
 80026e8:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80026ea:	041a      	lsls	r2, r3, #16
 80026ec:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80026ee:	b29b      	uxth	r3, r3
 80026f0:	4413      	add	r3, r2
 80026f2:	9316      	str	r3, [sp, #88]	; 0x58
 80026f4:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80026f6:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 80026f8:	4413      	add	r3, r2
 80026fa:	9315      	str	r3, [sp, #84]	; 0x54
 80026fc:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 80026fe:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8002700:	441a      	add	r2, r3
 8002702:	9915      	ldr	r1, [sp, #84]	; 0x54
 8002704:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8002706:	4299      	cmp	r1, r3
 8002708:	bf2c      	ite	cs
 800270a:	2300      	movcs	r3, #0
 800270c:	2301      	movcc	r3, #1
 800270e:	b2db      	uxtb	r3, r3
 8002710:	4413      	add	r3, r2
 8002712:	9327      	str	r3, [sp, #156]	; 0x9c
 8002714:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8002716:	9316      	str	r3, [sp, #88]	; 0x58
 8002718:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800271a:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 800271c:	fb02 f303 	mul.w	r3, r2, r3
 8002720:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 8002722:	1ad3      	subs	r3, r2, r3
 8002724:	932a      	str	r3, [sp, #168]	; 0xa8
 8002726:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8002728:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800272a:	1ad3      	subs	r3, r2, r3
 800272c:	9314      	str	r3, [sp, #80]	; 0x50
 800272e:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 8002730:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002732:	1ad2      	subs	r2, r2, r3
 8002734:	9920      	ldr	r1, [sp, #128]	; 0x80
 8002736:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002738:	4299      	cmp	r1, r3
 800273a:	bf2c      	ite	cs
 800273c:	2300      	movcs	r3, #0
 800273e:	2301      	movcc	r3, #1
 8002740:	b2db      	uxtb	r3, r3
 8002742:	1ad3      	subs	r3, r2, r3
 8002744:	932a      	str	r3, [sp, #168]	; 0xa8
 8002746:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8002748:	9329      	str	r3, [sp, #164]	; 0xa4
 800274a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800274c:	9313      	str	r3, [sp, #76]	; 0x4c
 800274e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8002750:	9312      	str	r3, [sp, #72]	; 0x48
 8002752:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8002754:	b29b      	uxth	r3, r3
 8002756:	9311      	str	r3, [sp, #68]	; 0x44
 8002758:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800275a:	0c1b      	lsrs	r3, r3, #16
 800275c:	9310      	str	r3, [sp, #64]	; 0x40
 800275e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8002760:	b29b      	uxth	r3, r3
 8002762:	930f      	str	r3, [sp, #60]	; 0x3c
 8002764:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8002766:	0c1b      	lsrs	r3, r3, #16
 8002768:	930e      	str	r3, [sp, #56]	; 0x38
 800276a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800276c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800276e:	fb02 f303 	mul.w	r3, r2, r3
 8002772:	930d      	str	r3, [sp, #52]	; 0x34
 8002774:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8002776:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002778:	fb02 f303 	mul.w	r3, r2, r3
 800277c:	930c      	str	r3, [sp, #48]	; 0x30
 800277e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8002780:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8002782:	fb02 f303 	mul.w	r3, r2, r3
 8002786:	930b      	str	r3, [sp, #44]	; 0x2c
 8002788:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800278a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800278c:	fb02 f303 	mul.w	r3, r2, r3
 8002790:	9325      	str	r3, [sp, #148]	; 0x94
 8002792:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002794:	0c1b      	lsrs	r3, r3, #16
 8002796:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8002798:	4413      	add	r3, r2
 800279a:	930c      	str	r3, [sp, #48]	; 0x30
 800279c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800279e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80027a0:	4413      	add	r3, r2
 80027a2:	930c      	str	r3, [sp, #48]	; 0x30
 80027a4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80027a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80027a8:	429a      	cmp	r2, r3
 80027aa:	d203      	bcs.n	80027b4 <mpn_div_qr_2_preinv+0x1d4>
 80027ac:	9b25      	ldr	r3, [sp, #148]	; 0x94
 80027ae:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80027b2:	9325      	str	r3, [sp, #148]	; 0x94
 80027b4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80027b6:	0c1a      	lsrs	r2, r3, #16
 80027b8:	9b25      	ldr	r3, [sp, #148]	; 0x94
 80027ba:	4413      	add	r3, r2
 80027bc:	930a      	str	r3, [sp, #40]	; 0x28
 80027be:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80027c0:	041a      	lsls	r2, r3, #16
 80027c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80027c4:	b29b      	uxth	r3, r3
 80027c6:	4413      	add	r3, r2
 80027c8:	9309      	str	r3, [sp, #36]	; 0x24
 80027ca:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 80027cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80027ce:	1ad3      	subs	r3, r2, r3
 80027d0:	9308      	str	r3, [sp, #32]
 80027d2:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 80027d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80027d6:	1ad2      	subs	r2, r2, r3
 80027d8:	9929      	ldr	r1, [sp, #164]	; 0xa4
 80027da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80027dc:	4299      	cmp	r1, r3
 80027de:	bf2c      	ite	cs
 80027e0:	2300      	movcs	r3, #0
 80027e2:	2301      	movcc	r3, #1
 80027e4:	b2db      	uxtb	r3, r3
 80027e6:	1ad3      	subs	r3, r2, r3
 80027e8:	932a      	str	r3, [sp, #168]	; 0xa8
 80027ea:	9b08      	ldr	r3, [sp, #32]
 80027ec:	9329      	str	r3, [sp, #164]	; 0xa4
 80027ee:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80027f0:	3301      	adds	r3, #1
 80027f2:	9327      	str	r3, [sp, #156]	; 0x9c
 80027f4:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 80027f6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80027f8:	429a      	cmp	r2, r3
 80027fa:	bf34      	ite	cc
 80027fc:	2300      	movcc	r3, #0
 80027fe:	2301      	movcs	r3, #1
 8002800:	b2db      	uxtb	r3, r3
 8002802:	425b      	negs	r3, r3
 8002804:	9307      	str	r3, [sp, #28]
 8002806:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 8002808:	9b07      	ldr	r3, [sp, #28]
 800280a:	4413      	add	r3, r2
 800280c:	9327      	str	r3, [sp, #156]	; 0x9c
 800280e:	9a07      	ldr	r2, [sp, #28]
 8002810:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002812:	401a      	ands	r2, r3
 8002814:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8002816:	4413      	add	r3, r2
 8002818:	9306      	str	r3, [sp, #24]
 800281a:	9a07      	ldr	r2, [sp, #28]
 800281c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800281e:	401a      	ands	r2, r3
 8002820:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 8002822:	441a      	add	r2, r3
 8002824:	9906      	ldr	r1, [sp, #24]
 8002826:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8002828:	4299      	cmp	r1, r3
 800282a:	bf2c      	ite	cs
 800282c:	2300      	movcs	r3, #0
 800282e:	2301      	movcc	r3, #1
 8002830:	b2db      	uxtb	r3, r3
 8002832:	4413      	add	r3, r2
 8002834:	932a      	str	r3, [sp, #168]	; 0xa8
 8002836:	9b06      	ldr	r3, [sp, #24]
 8002838:	9329      	str	r3, [sp, #164]	; 0xa4
 800283a:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 800283c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800283e:	429a      	cmp	r2, r3
 8002840:	d31c      	bcc.n	800287c <mpn_div_qr_2_preinv+0x29c>
 8002842:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 8002844:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002846:	429a      	cmp	r2, r3
 8002848:	d803      	bhi.n	8002852 <mpn_div_qr_2_preinv+0x272>
 800284a:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 800284c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800284e:	429a      	cmp	r2, r3
 8002850:	d314      	bcc.n	800287c <mpn_div_qr_2_preinv+0x29c>
 8002852:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8002854:	3301      	adds	r3, #1
 8002856:	9327      	str	r3, [sp, #156]	; 0x9c
 8002858:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 800285a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800285c:	1ad3      	subs	r3, r2, r3
 800285e:	9305      	str	r3, [sp, #20]
 8002860:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 8002862:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002864:	1ad2      	subs	r2, r2, r3
 8002866:	9929      	ldr	r1, [sp, #164]	; 0xa4
 8002868:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800286a:	4299      	cmp	r1, r3
 800286c:	bf2c      	ite	cs
 800286e:	2300      	movcs	r3, #0
 8002870:	2301      	movcc	r3, #1
 8002872:	b2db      	uxtb	r3, r3
 8002874:	1ad3      	subs	r3, r2, r3
 8002876:	932a      	str	r3, [sp, #168]	; 0xa8
 8002878:	9b05      	ldr	r3, [sp, #20]
 800287a:	9329      	str	r3, [sp, #164]	; 0xa4

      if (qp)
 800287c:	9b03      	ldr	r3, [sp, #12]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d005      	beq.n	800288e <mpn_div_qr_2_preinv+0x2ae>
	qp[i] = q;
 8002882:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 8002884:	009b      	lsls	r3, r3, #2
 8002886:	9a03      	ldr	r2, [sp, #12]
 8002888:	4413      	add	r3, r2
 800288a:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 800288c:	601a      	str	r2, [r3, #0]
    }
  while (--i >= 0);
 800288e:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 8002890:	3b01      	subs	r3, #1
 8002892:	932b      	str	r3, [sp, #172]	; 0xac
 8002894:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 8002896:	2b00      	cmp	r3, #0
 8002898:	f6bf aee6 	bge.w	8002668 <mpn_div_qr_2_preinv+0x88>

  if (shift > 0)
 800289c:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d02f      	beq.n	8002902 <mpn_div_qr_2_preinv+0x322>
    {
      assert ((r0 << (GMP_LIMB_BITS - shift)) == 0);
 80028a2:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80028a4:	f1c3 0320 	rsb	r3, r3, #32
 80028a8:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 80028aa:	fa02 f303 	lsl.w	r3, r2, r3
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d00f      	beq.n	80028d2 <mpn_div_qr_2_preinv+0x2f2>
 80028b2:	f642 2014 	movw	r0, #10772	; 0x2a14
 80028b6:	f6c0 0001 	movt	r0, #2049	; 0x801
 80028ba:	f240 31c3 	movw	r1, #963	; 0x3c3
 80028be:	f243 0220 	movw	r2, #12320	; 0x3020
 80028c2:	f6c0 0201 	movt	r2, #2049	; 0x801
 80028c6:	f642 3348 	movw	r3, #11080	; 0x2b48
 80028ca:	f6c0 0301 	movt	r3, #2049	; 0x801
 80028ce:	f009 ffa7 	bl	800c820 <__assert_func>
      r0 = (r0 >> shift) | (r1 << (GMP_LIMB_BITS - shift));
 80028d2:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80028d4:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 80028d6:	40da      	lsrs	r2, r3
 80028d8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80028da:	f1c3 0320 	rsb	r3, r3, #32
 80028de:	992a      	ldr	r1, [sp, #168]	; 0xa8
 80028e0:	fa01 f303 	lsl.w	r3, r1, r3
 80028e4:	4313      	orrs	r3, r2
 80028e6:	9329      	str	r3, [sp, #164]	; 0xa4
      r1 >>= shift;
 80028e8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80028ea:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 80028ec:	fa22 f303 	lsr.w	r3, r2, r3
 80028f0:	932a      	str	r3, [sp, #168]	; 0xa8

      gmp_free (tp);
 80028f2:	f240 0308 	movw	r3, #8
 80028f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	9828      	ldr	r0, [sp, #160]	; 0xa0
 80028fe:	2100      	movs	r1, #0
 8002900:	4798      	blx	r3
    }

  rp[1] = r1;
 8002902:	9b02      	ldr	r3, [sp, #8]
 8002904:	3304      	adds	r3, #4
 8002906:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 8002908:	601a      	str	r2, [r3, #0]
  rp[0] = r0;
 800290a:	9b02      	ldr	r3, [sp, #8]
 800290c:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 800290e:	601a      	str	r2, [r3, #0]
}
 8002910:	b02d      	add	sp, #180	; 0xb4
 8002912:	f85d fb04 	ldr.w	pc, [sp], #4
 8002916:	bf00      	nop

08002918 <mpn_div_qr_pi1>:
static void
mpn_div_qr_pi1 (mp_ptr qp,
		mp_ptr np, mp_size_t nn, mp_limb_t n1,
		mp_srcptr dp, mp_size_t dn,
		mp_limb_t dinv)
{
 8002918:	b500      	push	{lr}
 800291a:	b0a9      	sub	sp, #164	; 0xa4
 800291c:	9003      	str	r0, [sp, #12]
 800291e:	9102      	str	r1, [sp, #8]
 8002920:	9201      	str	r2, [sp, #4]
 8002922:	9300      	str	r3, [sp, #0]

  mp_limb_t d1, d0;
  mp_limb_t cy, cy1;
  mp_limb_t q;

  assert (dn > 2);
 8002924:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 8002926:	2b02      	cmp	r3, #2
 8002928:	dc0f      	bgt.n	800294a <mpn_div_qr_pi1+0x32>
 800292a:	f642 2014 	movw	r0, #10772	; 0x2a14
 800292e:	f6c0 0001 	movt	r0, #2049	; 0x801
 8002932:	f240 31e7 	movw	r1, #999	; 0x3e7
 8002936:	f243 0234 	movw	r2, #12340	; 0x3034
 800293a:	f6c0 0201 	movt	r2, #2049	; 0x801
 800293e:	f642 3370 	movw	r3, #11120	; 0x2b70
 8002942:	f6c0 0301 	movt	r3, #2049	; 0x801
 8002946:	f009 ff6b 	bl	800c820 <__assert_func>
  assert (nn >= dn);
 800294a:	9a01      	ldr	r2, [sp, #4]
 800294c:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 800294e:	429a      	cmp	r2, r3
 8002950:	da0f      	bge.n	8002972 <mpn_div_qr_pi1+0x5a>
 8002952:	f642 2014 	movw	r0, #10772	; 0x2a14
 8002956:	f6c0 0001 	movt	r0, #2049	; 0x801
 800295a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800295e:	f243 0234 	movw	r2, #12340	; 0x3034
 8002962:	f6c0 0201 	movt	r2, #2049	; 0x801
 8002966:	f642 3378 	movw	r3, #11128	; 0x2b78
 800296a:	f6c0 0301 	movt	r3, #2049	; 0x801
 800296e:	f009 ff57 	bl	800c820 <__assert_func>

  d1 = dp[dn - 1];
 8002972:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 8002974:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002978:	3b01      	subs	r3, #1
 800297a:	009b      	lsls	r3, r3, #2
 800297c:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 800297e:	4413      	add	r3, r2
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	9322      	str	r3, [sp, #136]	; 0x88
  d0 = dp[dn - 2];
 8002984:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 8002986:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800298a:	3b02      	subs	r3, #2
 800298c:	009b      	lsls	r3, r3, #2
 800298e:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 8002990:	4413      	add	r3, r2
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	9321      	str	r3, [sp, #132]	; 0x84

  assert ((d1 & GMP_LIMB_HIGHBIT) != 0);
 8002996:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002998:	2b00      	cmp	r3, #0
 800299a:	db0f      	blt.n	80029bc <mpn_div_qr_pi1+0xa4>
 800299c:	f642 2014 	movw	r0, #10772	; 0x2a14
 80029a0:	f6c0 0001 	movt	r0, #2049	; 0x801
 80029a4:	f240 31ed 	movw	r1, #1005	; 0x3ed
 80029a8:	f243 0234 	movw	r2, #12340	; 0x3034
 80029ac:	f6c0 0201 	movt	r2, #2049	; 0x801
 80029b0:	f642 3384 	movw	r3, #11140	; 0x2b84
 80029b4:	f6c0 0301 	movt	r3, #2049	; 0x801
 80029b8:	f009 ff32 	bl	800c820 <__assert_func>
   *
   * We divide <n1, np[dn-1+i], np[dn-2+i], np[dn-3+i],..., np[i]>
   * by            <d1,          d0,        dp[dn-3],  ..., dp[0] >
   */

  i = nn - dn;
 80029bc:	9a01      	ldr	r2, [sp, #4]
 80029be:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 80029c0:	1ad3      	subs	r3, r2, r3
 80029c2:	9327      	str	r3, [sp, #156]	; 0x9c
  do
    {
      mp_limb_t n0 = np[dn-1+i];
 80029c4:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 80029c6:	1e5a      	subs	r2, r3, #1
 80029c8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80029ca:	4413      	add	r3, r2
 80029cc:	009b      	lsls	r3, r3, #2
 80029ce:	9a02      	ldr	r2, [sp, #8]
 80029d0:	4413      	add	r3, r2
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	9325      	str	r3, [sp, #148]	; 0x94

      if (n1 == d1 && n0 == d0)
 80029d6:	9a00      	ldr	r2, [sp, #0]
 80029d8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80029da:	429a      	cmp	r2, r3
 80029dc:	d11a      	bne.n	8002a14 <mpn_div_qr_pi1+0xfc>
 80029de:	9a25      	ldr	r2, [sp, #148]	; 0x94
 80029e0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80029e2:	429a      	cmp	r2, r3
 80029e4:	d116      	bne.n	8002a14 <mpn_div_qr_pi1+0xfc>
	{
	  q = GMP_LIMB_MAX;
 80029e6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80029ea:	9326      	str	r3, [sp, #152]	; 0x98
	  mpn_submul_1 (np+i, dp, dn, q);
 80029ec:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80029ee:	009b      	lsls	r3, r3, #2
 80029f0:	9a02      	ldr	r2, [sp, #8]
 80029f2:	4413      	add	r3, r2
 80029f4:	4618      	mov	r0, r3
 80029f6:	992a      	ldr	r1, [sp, #168]	; 0xa8
 80029f8:	9a2b      	ldr	r2, [sp, #172]	; 0xac
 80029fa:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80029fc:	f7fe ff7e 	bl	80018fc <mpn_submul_1>
	  n1 = np[dn-1+i];	/* update n1, last loop's value will now be invalid */
 8002a00:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 8002a02:	1e5a      	subs	r2, r3, #1
 8002a04:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8002a06:	4413      	add	r3, r2
 8002a08:	009b      	lsls	r3, r3, #2
 8002a0a:	9a02      	ldr	r2, [sp, #8]
 8002a0c:	4413      	add	r3, r2
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	9300      	str	r3, [sp, #0]
 8002a12:	e15a      	b.n	8002cca <mpn_div_qr_pi1+0x3b2>
	}
      else
	{
	  gmp_udiv_qr_3by2 (q, n1, n0, n1, n0, np[dn-2+i], d1, d0, dinv);
 8002a14:	9b00      	ldr	r3, [sp, #0]
 8002a16:	9320      	str	r3, [sp, #128]	; 0x80
 8002a18:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8002a1a:	931f      	str	r3, [sp, #124]	; 0x7c
 8002a1c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002a1e:	b29b      	uxth	r3, r3
 8002a20:	931e      	str	r3, [sp, #120]	; 0x78
 8002a22:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8002a24:	0c1b      	lsrs	r3, r3, #16
 8002a26:	931d      	str	r3, [sp, #116]	; 0x74
 8002a28:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8002a2a:	b29b      	uxth	r3, r3
 8002a2c:	931c      	str	r3, [sp, #112]	; 0x70
 8002a2e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8002a30:	0c1b      	lsrs	r3, r3, #16
 8002a32:	931b      	str	r3, [sp, #108]	; 0x6c
 8002a34:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8002a36:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8002a38:	fb02 f303 	mul.w	r3, r2, r3
 8002a3c:	931a      	str	r3, [sp, #104]	; 0x68
 8002a3e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8002a40:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8002a42:	fb02 f303 	mul.w	r3, r2, r3
 8002a46:	9319      	str	r3, [sp, #100]	; 0x64
 8002a48:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8002a4a:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8002a4c:	fb02 f303 	mul.w	r3, r2, r3
 8002a50:	9318      	str	r3, [sp, #96]	; 0x60
 8002a52:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8002a54:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8002a56:	fb02 f303 	mul.w	r3, r2, r3
 8002a5a:	9324      	str	r3, [sp, #144]	; 0x90
 8002a5c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8002a5e:	0c1b      	lsrs	r3, r3, #16
 8002a60:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8002a62:	4413      	add	r3, r2
 8002a64:	9319      	str	r3, [sp, #100]	; 0x64
 8002a66:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8002a68:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8002a6a:	4413      	add	r3, r2
 8002a6c:	9319      	str	r3, [sp, #100]	; 0x64
 8002a6e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8002a70:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8002a72:	429a      	cmp	r2, r3
 8002a74:	d203      	bcs.n	8002a7e <mpn_div_qr_pi1+0x166>
 8002a76:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8002a78:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8002a7c:	9324      	str	r3, [sp, #144]	; 0x90
 8002a7e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8002a80:	0c1a      	lsrs	r2, r3, #16
 8002a82:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8002a84:	4413      	add	r3, r2
 8002a86:	9326      	str	r3, [sp, #152]	; 0x98
 8002a88:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8002a8a:	041a      	lsls	r2, r3, #16
 8002a8c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8002a8e:	b29b      	uxth	r3, r3
 8002a90:	4413      	add	r3, r2
 8002a92:	9317      	str	r3, [sp, #92]	; 0x5c
 8002a94:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8002a96:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8002a98:	4413      	add	r3, r2
 8002a9a:	9316      	str	r3, [sp, #88]	; 0x58
 8002a9c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8002a9e:	9b00      	ldr	r3, [sp, #0]
 8002aa0:	441a      	add	r2, r3
 8002aa2:	9916      	ldr	r1, [sp, #88]	; 0x58
 8002aa4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8002aa6:	4299      	cmp	r1, r3
 8002aa8:	bf2c      	ite	cs
 8002aaa:	2300      	movcs	r3, #0
 8002aac:	2301      	movcc	r3, #1
 8002aae:	b2db      	uxtb	r3, r3
 8002ab0:	4413      	add	r3, r2
 8002ab2:	9326      	str	r3, [sp, #152]	; 0x98
 8002ab4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8002ab6:	9317      	str	r3, [sp, #92]	; 0x5c
 8002ab8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002aba:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8002abc:	fb02 f303 	mul.w	r3, r2, r3
 8002ac0:	9a25      	ldr	r2, [sp, #148]	; 0x94
 8002ac2:	1ad3      	subs	r3, r2, r3
 8002ac4:	9300      	str	r3, [sp, #0]
 8002ac6:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 8002ac8:	1e9a      	subs	r2, r3, #2
 8002aca:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8002acc:	4413      	add	r3, r2
 8002ace:	009b      	lsls	r3, r3, #2
 8002ad0:	9a02      	ldr	r2, [sp, #8]
 8002ad2:	4413      	add	r3, r2
 8002ad4:	681a      	ldr	r2, [r3, #0]
 8002ad6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002ad8:	1ad3      	subs	r3, r2, r3
 8002ada:	9315      	str	r3, [sp, #84]	; 0x54
 8002adc:	9a00      	ldr	r2, [sp, #0]
 8002ade:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002ae0:	1ad2      	subs	r2, r2, r3
 8002ae2:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 8002ae4:	1e99      	subs	r1, r3, #2
 8002ae6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8002ae8:	440b      	add	r3, r1
 8002aea:	009b      	lsls	r3, r3, #2
 8002aec:	9902      	ldr	r1, [sp, #8]
 8002aee:	440b      	add	r3, r1
 8002af0:	6819      	ldr	r1, [r3, #0]
 8002af2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002af4:	4299      	cmp	r1, r3
 8002af6:	bf2c      	ite	cs
 8002af8:	2300      	movcs	r3, #0
 8002afa:	2301      	movcc	r3, #1
 8002afc:	b2db      	uxtb	r3, r3
 8002afe:	1ad3      	subs	r3, r2, r3
 8002b00:	9300      	str	r3, [sp, #0]
 8002b02:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8002b04:	9325      	str	r3, [sp, #148]	; 0x94
 8002b06:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002b08:	9314      	str	r3, [sp, #80]	; 0x50
 8002b0a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8002b0c:	9313      	str	r3, [sp, #76]	; 0x4c
 8002b0e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8002b10:	b29b      	uxth	r3, r3
 8002b12:	9312      	str	r3, [sp, #72]	; 0x48
 8002b14:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8002b16:	0c1b      	lsrs	r3, r3, #16
 8002b18:	9311      	str	r3, [sp, #68]	; 0x44
 8002b1a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8002b1c:	b29b      	uxth	r3, r3
 8002b1e:	9310      	str	r3, [sp, #64]	; 0x40
 8002b20:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8002b22:	0c1b      	lsrs	r3, r3, #16
 8002b24:	930f      	str	r3, [sp, #60]	; 0x3c
 8002b26:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8002b28:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8002b2a:	fb02 f303 	mul.w	r3, r2, r3
 8002b2e:	930e      	str	r3, [sp, #56]	; 0x38
 8002b30:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8002b32:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8002b34:	fb02 f303 	mul.w	r3, r2, r3
 8002b38:	930d      	str	r3, [sp, #52]	; 0x34
 8002b3a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8002b3c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8002b3e:	fb02 f303 	mul.w	r3, r2, r3
 8002b42:	930c      	str	r3, [sp, #48]	; 0x30
 8002b44:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8002b46:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8002b48:	fb02 f303 	mul.w	r3, r2, r3
 8002b4c:	9323      	str	r3, [sp, #140]	; 0x8c
 8002b4e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002b50:	0c1b      	lsrs	r3, r3, #16
 8002b52:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8002b54:	4413      	add	r3, r2
 8002b56:	930d      	str	r3, [sp, #52]	; 0x34
 8002b58:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8002b5a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002b5c:	4413      	add	r3, r2
 8002b5e:	930d      	str	r3, [sp, #52]	; 0x34
 8002b60:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8002b62:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002b64:	429a      	cmp	r2, r3
 8002b66:	d203      	bcs.n	8002b70 <mpn_div_qr_pi1+0x258>
 8002b68:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002b6a:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8002b6e:	9323      	str	r3, [sp, #140]	; 0x8c
 8002b70:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002b72:	0c1a      	lsrs	r2, r3, #16
 8002b74:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8002b76:	4413      	add	r3, r2
 8002b78:	930b      	str	r3, [sp, #44]	; 0x2c
 8002b7a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002b7c:	041a      	lsls	r2, r3, #16
 8002b7e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002b80:	b29b      	uxth	r3, r3
 8002b82:	4413      	add	r3, r2
 8002b84:	930a      	str	r3, [sp, #40]	; 0x28
 8002b86:	9a25      	ldr	r2, [sp, #148]	; 0x94
 8002b88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002b8a:	1ad3      	subs	r3, r2, r3
 8002b8c:	9309      	str	r3, [sp, #36]	; 0x24
 8002b8e:	9a00      	ldr	r2, [sp, #0]
 8002b90:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8002b92:	1ad2      	subs	r2, r2, r3
 8002b94:	9925      	ldr	r1, [sp, #148]	; 0x94
 8002b96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002b98:	4299      	cmp	r1, r3
 8002b9a:	bf2c      	ite	cs
 8002b9c:	2300      	movcs	r3, #0
 8002b9e:	2301      	movcc	r3, #1
 8002ba0:	b2db      	uxtb	r3, r3
 8002ba2:	1ad3      	subs	r3, r2, r3
 8002ba4:	9300      	str	r3, [sp, #0]
 8002ba6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002ba8:	9325      	str	r3, [sp, #148]	; 0x94
 8002baa:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8002bac:	3301      	adds	r3, #1
 8002bae:	9326      	str	r3, [sp, #152]	; 0x98
 8002bb0:	9a00      	ldr	r2, [sp, #0]
 8002bb2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8002bb4:	429a      	cmp	r2, r3
 8002bb6:	bf34      	ite	cc
 8002bb8:	2300      	movcc	r3, #0
 8002bba:	2301      	movcs	r3, #1
 8002bbc:	b2db      	uxtb	r3, r3
 8002bbe:	425b      	negs	r3, r3
 8002bc0:	9308      	str	r3, [sp, #32]
 8002bc2:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8002bc4:	9b08      	ldr	r3, [sp, #32]
 8002bc6:	4413      	add	r3, r2
 8002bc8:	9326      	str	r3, [sp, #152]	; 0x98
 8002bca:	9a08      	ldr	r2, [sp, #32]
 8002bcc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002bce:	401a      	ands	r2, r3
 8002bd0:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8002bd2:	4413      	add	r3, r2
 8002bd4:	9307      	str	r3, [sp, #28]
 8002bd6:	9a08      	ldr	r2, [sp, #32]
 8002bd8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002bda:	401a      	ands	r2, r3
 8002bdc:	9b00      	ldr	r3, [sp, #0]
 8002bde:	441a      	add	r2, r3
 8002be0:	9907      	ldr	r1, [sp, #28]
 8002be2:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8002be4:	4299      	cmp	r1, r3
 8002be6:	bf2c      	ite	cs
 8002be8:	2300      	movcs	r3, #0
 8002bea:	2301      	movcc	r3, #1
 8002bec:	b2db      	uxtb	r3, r3
 8002bee:	4413      	add	r3, r2
 8002bf0:	9300      	str	r3, [sp, #0]
 8002bf2:	9b07      	ldr	r3, [sp, #28]
 8002bf4:	9325      	str	r3, [sp, #148]	; 0x94
 8002bf6:	9a00      	ldr	r2, [sp, #0]
 8002bf8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002bfa:	429a      	cmp	r2, r3
 8002bfc:	d31c      	bcc.n	8002c38 <mpn_div_qr_pi1+0x320>
 8002bfe:	9a00      	ldr	r2, [sp, #0]
 8002c00:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002c02:	429a      	cmp	r2, r3
 8002c04:	d803      	bhi.n	8002c0e <mpn_div_qr_pi1+0x2f6>
 8002c06:	9a25      	ldr	r2, [sp, #148]	; 0x94
 8002c08:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002c0a:	429a      	cmp	r2, r3
 8002c0c:	d314      	bcc.n	8002c38 <mpn_div_qr_pi1+0x320>
 8002c0e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8002c10:	3301      	adds	r3, #1
 8002c12:	9326      	str	r3, [sp, #152]	; 0x98
 8002c14:	9a25      	ldr	r2, [sp, #148]	; 0x94
 8002c16:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002c18:	1ad3      	subs	r3, r2, r3
 8002c1a:	9306      	str	r3, [sp, #24]
 8002c1c:	9a00      	ldr	r2, [sp, #0]
 8002c1e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002c20:	1ad2      	subs	r2, r2, r3
 8002c22:	9925      	ldr	r1, [sp, #148]	; 0x94
 8002c24:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8002c26:	4299      	cmp	r1, r3
 8002c28:	bf2c      	ite	cs
 8002c2a:	2300      	movcs	r3, #0
 8002c2c:	2301      	movcc	r3, #1
 8002c2e:	b2db      	uxtb	r3, r3
 8002c30:	1ad3      	subs	r3, r2, r3
 8002c32:	9300      	str	r3, [sp, #0]
 8002c34:	9b06      	ldr	r3, [sp, #24]
 8002c36:	9325      	str	r3, [sp, #148]	; 0x94

	  cy = mpn_submul_1 (np + i, dp, dn-2, q);
 8002c38:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8002c3a:	009b      	lsls	r3, r3, #2
 8002c3c:	9a02      	ldr	r2, [sp, #8]
 8002c3e:	441a      	add	r2, r3
 8002c40:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 8002c42:	3b02      	subs	r3, #2
 8002c44:	4610      	mov	r0, r2
 8002c46:	992a      	ldr	r1, [sp, #168]	; 0xa8
 8002c48:	461a      	mov	r2, r3
 8002c4a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8002c4c:	f7fe fe56 	bl	80018fc <mpn_submul_1>
 8002c50:	9005      	str	r0, [sp, #20]

	  cy1 = n0 < cy;
 8002c52:	9a25      	ldr	r2, [sp, #148]	; 0x94
 8002c54:	9b05      	ldr	r3, [sp, #20]
 8002c56:	429a      	cmp	r2, r3
 8002c58:	bf2c      	ite	cs
 8002c5a:	2300      	movcs	r3, #0
 8002c5c:	2301      	movcc	r3, #1
 8002c5e:	b2db      	uxtb	r3, r3
 8002c60:	9304      	str	r3, [sp, #16]
	  n0 = n0 - cy;
 8002c62:	9a25      	ldr	r2, [sp, #148]	; 0x94
 8002c64:	9b05      	ldr	r3, [sp, #20]
 8002c66:	1ad3      	subs	r3, r2, r3
 8002c68:	9325      	str	r3, [sp, #148]	; 0x94
	  cy = n1 < cy1;
 8002c6a:	9a00      	ldr	r2, [sp, #0]
 8002c6c:	9b04      	ldr	r3, [sp, #16]
 8002c6e:	429a      	cmp	r2, r3
 8002c70:	bf2c      	ite	cs
 8002c72:	2300      	movcs	r3, #0
 8002c74:	2301      	movcc	r3, #1
 8002c76:	b2db      	uxtb	r3, r3
 8002c78:	9305      	str	r3, [sp, #20]
	  n1 = n1 - cy1;
 8002c7a:	9a00      	ldr	r2, [sp, #0]
 8002c7c:	9b04      	ldr	r3, [sp, #16]
 8002c7e:	1ad3      	subs	r3, r2, r3
 8002c80:	9300      	str	r3, [sp, #0]
	  np[dn-2+i] = n0;
 8002c82:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 8002c84:	1e9a      	subs	r2, r3, #2
 8002c86:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8002c88:	4413      	add	r3, r2
 8002c8a:	009b      	lsls	r3, r3, #2
 8002c8c:	9a02      	ldr	r2, [sp, #8]
 8002c8e:	4413      	add	r3, r2
 8002c90:	9a25      	ldr	r2, [sp, #148]	; 0x94
 8002c92:	601a      	str	r2, [r3, #0]

	  if (cy != 0)
 8002c94:	9b05      	ldr	r3, [sp, #20]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d017      	beq.n	8002cca <mpn_div_qr_pi1+0x3b2>
	    {
	      n1 += d1 + mpn_add_n (np + i, np + i, dp, dn - 1);
 8002c9a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8002c9c:	009b      	lsls	r3, r3, #2
 8002c9e:	9a02      	ldr	r2, [sp, #8]
 8002ca0:	18d1      	adds	r1, r2, r3
 8002ca2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8002ca4:	009b      	lsls	r3, r3, #2
 8002ca6:	9a02      	ldr	r2, [sp, #8]
 8002ca8:	441a      	add	r2, r3
 8002caa:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 8002cac:	3b01      	subs	r3, #1
 8002cae:	4608      	mov	r0, r1
 8002cb0:	4611      	mov	r1, r2
 8002cb2:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 8002cb4:	f7fe fbd8 	bl	8001468 <mpn_add_n>
 8002cb8:	4602      	mov	r2, r0
 8002cba:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8002cbc:	4413      	add	r3, r2
 8002cbe:	9a00      	ldr	r2, [sp, #0]
 8002cc0:	4413      	add	r3, r2
 8002cc2:	9300      	str	r3, [sp, #0]
	      q--;
 8002cc4:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8002cc6:	3b01      	subs	r3, #1
 8002cc8:	9326      	str	r3, [sp, #152]	; 0x98
	    }
	}

      if (qp)
 8002cca:	9b03      	ldr	r3, [sp, #12]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d005      	beq.n	8002cdc <mpn_div_qr_pi1+0x3c4>
	qp[i] = q;
 8002cd0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8002cd2:	009b      	lsls	r3, r3, #2
 8002cd4:	9a03      	ldr	r2, [sp, #12]
 8002cd6:	4413      	add	r3, r2
 8002cd8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8002cda:	601a      	str	r2, [r3, #0]
    }
  while (--i >= 0);
 8002cdc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8002cde:	3b01      	subs	r3, #1
 8002ce0:	9327      	str	r3, [sp, #156]	; 0x9c
 8002ce2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	f6bf ae6d 	bge.w	80029c4 <mpn_div_qr_pi1+0xac>

  np[dn - 1] = n1;
 8002cea:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 8002cec:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002cf0:	3b01      	subs	r3, #1
 8002cf2:	009b      	lsls	r3, r3, #2
 8002cf4:	9a02      	ldr	r2, [sp, #8]
 8002cf6:	4413      	add	r3, r2
 8002cf8:	9a00      	ldr	r2, [sp, #0]
 8002cfa:	601a      	str	r2, [r3, #0]
}
 8002cfc:	b029      	add	sp, #164	; 0xa4
 8002cfe:	f85d fb04 	ldr.w	pc, [sp], #4
 8002d02:	bf00      	nop

08002d04 <mpn_div_qr_preinv>:

static void
mpn_div_qr_preinv (mp_ptr qp, mp_ptr np, mp_size_t nn,
		   mp_srcptr dp, mp_size_t dn,
		   const struct gmp_div_inverse *inv)
{
 8002d04:	b500      	push	{lr}
 8002d06:	b08d      	sub	sp, #52	; 0x34
 8002d08:	9007      	str	r0, [sp, #28]
 8002d0a:	9106      	str	r1, [sp, #24]
 8002d0c:	9205      	str	r2, [sp, #20]
 8002d0e:	9304      	str	r3, [sp, #16]
  assert (dn > 0);
 8002d10:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	dc0f      	bgt.n	8002d36 <mpn_div_qr_preinv+0x32>
 8002d16:	f642 2014 	movw	r0, #10772	; 0x2a14
 8002d1a:	f6c0 0001 	movt	r0, #2049	; 0x801
 8002d1e:	f240 411f 	movw	r1, #1055	; 0x41f
 8002d22:	f243 0244 	movw	r2, #12356	; 0x3044
 8002d26:	f6c0 0201 	movt	r2, #2049	; 0x801
 8002d2a:	f642 3338 	movw	r3, #11064	; 0x2b38
 8002d2e:	f6c0 0301 	movt	r3, #2049	; 0x801
 8002d32:	f009 fd75 	bl	800c820 <__assert_func>
  assert (nn >= dn);
 8002d36:	9a05      	ldr	r2, [sp, #20]
 8002d38:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002d3a:	429a      	cmp	r2, r3
 8002d3c:	da0f      	bge.n	8002d5e <mpn_div_qr_preinv+0x5a>
 8002d3e:	f642 2014 	movw	r0, #10772	; 0x2a14
 8002d42:	f6c0 0001 	movt	r0, #2049	; 0x801
 8002d46:	f44f 6184 	mov.w	r1, #1056	; 0x420
 8002d4a:	f243 0244 	movw	r2, #12356	; 0x3044
 8002d4e:	f6c0 0201 	movt	r2, #2049	; 0x801
 8002d52:	f642 3378 	movw	r3, #11128	; 0x2b78
 8002d56:	f6c0 0301 	movt	r3, #2049	; 0x801
 8002d5a:	f009 fd61 	bl	800c820 <__assert_func>

  if (dn == 1)
 8002d5e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002d60:	2b01      	cmp	r3, #1
 8002d62:	d109      	bne.n	8002d78 <mpn_div_qr_preinv+0x74>
    np[0] = mpn_div_qr_1_preinv (qp, np, nn, inv);
 8002d64:	9807      	ldr	r0, [sp, #28]
 8002d66:	9906      	ldr	r1, [sp, #24]
 8002d68:	9a05      	ldr	r2, [sp, #20]
 8002d6a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8002d6c:	f7ff fafc 	bl	8002368 <mpn_div_qr_1_preinv>
 8002d70:	4602      	mov	r2, r0
 8002d72:	9b06      	ldr	r3, [sp, #24]
 8002d74:	601a      	str	r2, [r3, #0]
 8002d76:	e091      	b.n	8002e9c <mpn_div_qr_preinv+0x198>
  else if (dn == 2)
 8002d78:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002d7a:	2b02      	cmp	r3, #2
 8002d7c:	d108      	bne.n	8002d90 <mpn_div_qr_preinv+0x8c>
    mpn_div_qr_2_preinv (qp, np, np, nn, inv);
 8002d7e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8002d80:	9300      	str	r3, [sp, #0]
 8002d82:	9807      	ldr	r0, [sp, #28]
 8002d84:	9906      	ldr	r1, [sp, #24]
 8002d86:	9a06      	ldr	r2, [sp, #24]
 8002d88:	9b05      	ldr	r3, [sp, #20]
 8002d8a:	f7ff fc29 	bl	80025e0 <mpn_div_qr_2_preinv>
 8002d8e:	e085      	b.n	8002e9c <mpn_div_qr_preinv+0x198>
  else
    {
      mp_limb_t nh;
      unsigned shift;

      assert (inv->d1 == dp[dn-1]);
 8002d90:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8002d92:	685a      	ldr	r2, [r3, #4]
 8002d94:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002d96:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002d9a:	3b01      	subs	r3, #1
 8002d9c:	009b      	lsls	r3, r3, #2
 8002d9e:	9904      	ldr	r1, [sp, #16]
 8002da0:	440b      	add	r3, r1
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	429a      	cmp	r2, r3
 8002da6:	d00f      	beq.n	8002dc8 <mpn_div_qr_preinv+0xc4>
 8002da8:	f642 2014 	movw	r0, #10772	; 0x2a14
 8002dac:	f6c0 0001 	movt	r0, #2049	; 0x801
 8002db0:	f240 412b 	movw	r1, #1067	; 0x42b
 8002db4:	f243 0244 	movw	r2, #12356	; 0x3044
 8002db8:	f6c0 0201 	movt	r2, #2049	; 0x801
 8002dbc:	f642 33a4 	movw	r3, #11172	; 0x2ba4
 8002dc0:	f6c0 0301 	movt	r3, #2049	; 0x801
 8002dc4:	f009 fd2c 	bl	800c820 <__assert_func>
      assert (inv->d0 == dp[dn-2]);
 8002dc8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8002dca:	689a      	ldr	r2, [r3, #8]
 8002dcc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002dce:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002dd2:	3b02      	subs	r3, #2
 8002dd4:	009b      	lsls	r3, r3, #2
 8002dd6:	9904      	ldr	r1, [sp, #16]
 8002dd8:	440b      	add	r3, r1
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	429a      	cmp	r2, r3
 8002dde:	d00f      	beq.n	8002e00 <mpn_div_qr_preinv+0xfc>
 8002de0:	f642 2014 	movw	r0, #10772	; 0x2a14
 8002de4:	f6c0 0001 	movt	r0, #2049	; 0x801
 8002de8:	f240 412c 	movw	r1, #1068	; 0x42c
 8002dec:	f243 0244 	movw	r2, #12356	; 0x3044
 8002df0:	f6c0 0201 	movt	r2, #2049	; 0x801
 8002df4:	f642 33b8 	movw	r3, #11192	; 0x2bb8
 8002df8:	f6c0 0301 	movt	r3, #2049	; 0x801
 8002dfc:	f009 fd10 	bl	800c820 <__assert_func>
      assert ((inv->d1 & GMP_LIMB_HIGHBIT) != 0);
 8002e00:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8002e02:	685b      	ldr	r3, [r3, #4]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	db0f      	blt.n	8002e28 <mpn_div_qr_preinv+0x124>
 8002e08:	f642 2014 	movw	r0, #10772	; 0x2a14
 8002e0c:	f6c0 0001 	movt	r0, #2049	; 0x801
 8002e10:	f240 412d 	movw	r1, #1069	; 0x42d
 8002e14:	f243 0244 	movw	r2, #12356	; 0x3044
 8002e18:	f6c0 0201 	movt	r2, #2049	; 0x801
 8002e1c:	f642 33cc 	movw	r3, #11212	; 0x2bcc
 8002e20:	f6c0 0301 	movt	r3, #2049	; 0x801
 8002e24:	f009 fcfc 	bl	800c820 <__assert_func>

      shift = inv->shift;
 8002e28:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	930a      	str	r3, [sp, #40]	; 0x28
      if (shift > 0)
 8002e2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d007      	beq.n	8002e44 <mpn_div_qr_preinv+0x140>
	nh = mpn_lshift (np, np, nn, shift);
 8002e34:	9806      	ldr	r0, [sp, #24]
 8002e36:	9906      	ldr	r1, [sp, #24]
 8002e38:	9a05      	ldr	r2, [sp, #20]
 8002e3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002e3c:	f7fe fe78 	bl	8001b30 <mpn_lshift>
 8002e40:	900b      	str	r0, [sp, #44]	; 0x2c
 8002e42:	e001      	b.n	8002e48 <mpn_div_qr_preinv+0x144>
      else
	nh = 0;
 8002e44:	2300      	movs	r3, #0
 8002e46:	930b      	str	r3, [sp, #44]	; 0x2c

      mpn_div_qr_pi1 (qp, np, nn, nh, dp, dn, inv->di);
 8002e48:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8002e4a:	68db      	ldr	r3, [r3, #12]
 8002e4c:	9a04      	ldr	r2, [sp, #16]
 8002e4e:	9200      	str	r2, [sp, #0]
 8002e50:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002e52:	9201      	str	r2, [sp, #4]
 8002e54:	9302      	str	r3, [sp, #8]
 8002e56:	9807      	ldr	r0, [sp, #28]
 8002e58:	9906      	ldr	r1, [sp, #24]
 8002e5a:	9a05      	ldr	r2, [sp, #20]
 8002e5c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8002e5e:	f7ff fd5b 	bl	8002918 <mpn_div_qr_pi1>

      if (shift > 0)
 8002e62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d019      	beq.n	8002e9c <mpn_div_qr_preinv+0x198>
	gmp_assert_nocarry (mpn_rshift (np, np, dn, shift));
 8002e68:	9806      	ldr	r0, [sp, #24]
 8002e6a:	9906      	ldr	r1, [sp, #24]
 8002e6c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002e6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002e70:	f7fe fee4 	bl	8001c3c <mpn_rshift>
 8002e74:	9009      	str	r0, [sp, #36]	; 0x24
 8002e76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d00f      	beq.n	8002e9c <mpn_div_qr_preinv+0x198>
 8002e7c:	f642 2014 	movw	r0, #10772	; 0x2a14
 8002e80:	f6c0 0001 	movt	r0, #2049	; 0x801
 8002e84:	f44f 6187 	mov.w	r1, #1080	; 0x438
 8002e88:	f243 0244 	movw	r2, #12356	; 0x3044
 8002e8c:	f6c0 0201 	movt	r2, #2049	; 0x801
 8002e90:	f642 33f0 	movw	r3, #11248	; 0x2bf0
 8002e94:	f6c0 0301 	movt	r3, #2049	; 0x801
 8002e98:	f009 fcc2 	bl	800c820 <__assert_func>
    }
}
 8002e9c:	b00d      	add	sp, #52	; 0x34
 8002e9e:	f85d fb04 	ldr.w	pc, [sp], #4
 8002ea2:	bf00      	nop

08002ea4 <mpn_div_qr>:

static void
mpn_div_qr (mp_ptr qp, mp_ptr np, mp_size_t nn, mp_srcptr dp, mp_size_t dn)
{
 8002ea4:	b500      	push	{lr}
 8002ea6:	b08d      	sub	sp, #52	; 0x34
 8002ea8:	9005      	str	r0, [sp, #20]
 8002eaa:	9104      	str	r1, [sp, #16]
 8002eac:	9203      	str	r2, [sp, #12]
 8002eae:	9302      	str	r3, [sp, #8]
  struct gmp_div_inverse inv;
  mp_ptr tp = NULL;
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	930b      	str	r3, [sp, #44]	; 0x2c

  assert (dn > 0);
 8002eb4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	dc0f      	bgt.n	8002eda <mpn_div_qr+0x36>
 8002eba:	f642 2014 	movw	r0, #10772	; 0x2a14
 8002ebe:	f6c0 0001 	movt	r0, #2049	; 0x801
 8002ec2:	f240 4142 	movw	r1, #1090	; 0x442
 8002ec6:	f243 0258 	movw	r2, #12376	; 0x3058
 8002eca:	f6c0 0201 	movt	r2, #2049	; 0x801
 8002ece:	f642 3338 	movw	r3, #11064	; 0x2b38
 8002ed2:	f6c0 0301 	movt	r3, #2049	; 0x801
 8002ed6:	f009 fca3 	bl	800c820 <__assert_func>
  assert (nn >= dn);
 8002eda:	9a03      	ldr	r2, [sp, #12]
 8002edc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002ede:	429a      	cmp	r2, r3
 8002ee0:	da0f      	bge.n	8002f02 <mpn_div_qr+0x5e>
 8002ee2:	f642 2014 	movw	r0, #10772	; 0x2a14
 8002ee6:	f6c0 0001 	movt	r0, #2049	; 0x801
 8002eea:	f240 4143 	movw	r1, #1091	; 0x443
 8002eee:	f243 0258 	movw	r2, #12376	; 0x3058
 8002ef2:	f6c0 0201 	movt	r2, #2049	; 0x801
 8002ef6:	f642 3378 	movw	r3, #11128	; 0x2b78
 8002efa:	f6c0 0301 	movt	r3, #2049	; 0x801
 8002efe:	f009 fc8f 	bl	800c820 <__assert_func>

  mpn_div_qr_invert (&inv, dp, dn);
 8002f02:	ab06      	add	r3, sp, #24
 8002f04:	4618      	mov	r0, r3
 8002f06:	9902      	ldr	r1, [sp, #8]
 8002f08:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002f0a:	f7ff f989 	bl	8002220 <mpn_div_qr_invert>
  if (dn > 2 && inv.shift > 0)
 8002f0e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002f10:	2b02      	cmp	r3, #2
 8002f12:	dd22      	ble.n	8002f5a <mpn_div_qr+0xb6>
 8002f14:	9b06      	ldr	r3, [sp, #24]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d01f      	beq.n	8002f5a <mpn_div_qr+0xb6>
    {
      tp = gmp_xalloc_limbs (dn);
 8002f1a:	980e      	ldr	r0, [sp, #56]	; 0x38
 8002f1c:	f7fe f986 	bl	800122c <gmp_xalloc_limbs>
 8002f20:	900b      	str	r0, [sp, #44]	; 0x2c
      gmp_assert_nocarry (mpn_lshift (tp, dp, dn, inv.shift));
 8002f22:	9b06      	ldr	r3, [sp, #24]
 8002f24:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8002f26:	9902      	ldr	r1, [sp, #8]
 8002f28:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002f2a:	f7fe fe01 	bl	8001b30 <mpn_lshift>
 8002f2e:	900a      	str	r0, [sp, #40]	; 0x28
 8002f30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d00f      	beq.n	8002f56 <mpn_div_qr+0xb2>
 8002f36:	f642 2014 	movw	r0, #10772	; 0x2a14
 8002f3a:	f6c0 0001 	movt	r0, #2049	; 0x801
 8002f3e:	f240 4149 	movw	r1, #1097	; 0x449
 8002f42:	f243 0258 	movw	r2, #12376	; 0x3058
 8002f46:	f6c0 0201 	movt	r2, #2049	; 0x801
 8002f4a:	f642 33f0 	movw	r3, #11248	; 0x2bf0
 8002f4e:	f6c0 0301 	movt	r3, #2049	; 0x801
 8002f52:	f009 fc65 	bl	800c820 <__assert_func>
      dp = tp;
 8002f56:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8002f58:	9302      	str	r3, [sp, #8]
    }
  mpn_div_qr_preinv (qp, np, nn, dp, dn, &inv);
 8002f5a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8002f5c:	9300      	str	r3, [sp, #0]
 8002f5e:	ab06      	add	r3, sp, #24
 8002f60:	9301      	str	r3, [sp, #4]
 8002f62:	9805      	ldr	r0, [sp, #20]
 8002f64:	9904      	ldr	r1, [sp, #16]
 8002f66:	9a03      	ldr	r2, [sp, #12]
 8002f68:	9b02      	ldr	r3, [sp, #8]
 8002f6a:	f7ff fecb 	bl	8002d04 <mpn_div_qr_preinv>
  if (tp)
 8002f6e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d007      	beq.n	8002f84 <mpn_div_qr+0xe0>
    gmp_free (tp);
 8002f74:	f240 0308 	movw	r3, #8
 8002f78:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8002f80:	2100      	movs	r1, #0
 8002f82:	4798      	blx	r3
}
 8002f84:	b00d      	add	sp, #52	; 0x34
 8002f86:	f85d fb04 	ldr.w	pc, [sp], #4
 8002f8a:	bf00      	nop

08002f8c <mpn_base_power_of_two_p>:


/* MPN base conversion. */
static unsigned
mpn_base_power_of_two_p (unsigned b)
{
 8002f8c:	b082      	sub	sp, #8
 8002f8e:	9001      	str	r0, [sp, #4]
  switch (b)
 8002f90:	9b01      	ldr	r3, [sp, #4]
 8002f92:	2b10      	cmp	r3, #16
 8002f94:	d01b      	beq.n	8002fce <mpn_base_power_of_two_p+0x42>
 8002f96:	2b10      	cmp	r3, #16
 8002f98:	d806      	bhi.n	8002fa8 <mpn_base_power_of_two_p+0x1c>
 8002f9a:	2b04      	cmp	r3, #4
 8002f9c:	d013      	beq.n	8002fc6 <mpn_base_power_of_two_p+0x3a>
 8002f9e:	2b08      	cmp	r3, #8
 8002fa0:	d013      	beq.n	8002fca <mpn_base_power_of_two_p+0x3e>
 8002fa2:	2b02      	cmp	r3, #2
 8002fa4:	d00d      	beq.n	8002fc2 <mpn_base_power_of_two_p+0x36>
 8002fa6:	e01c      	b.n	8002fe2 <mpn_base_power_of_two_p+0x56>
 8002fa8:	2b40      	cmp	r3, #64	; 0x40
 8002faa:	d014      	beq.n	8002fd6 <mpn_base_power_of_two_p+0x4a>
 8002fac:	2b40      	cmp	r3, #64	; 0x40
 8002fae:	d802      	bhi.n	8002fb6 <mpn_base_power_of_two_p+0x2a>
 8002fb0:	2b20      	cmp	r3, #32
 8002fb2:	d00e      	beq.n	8002fd2 <mpn_base_power_of_two_p+0x46>
 8002fb4:	e015      	b.n	8002fe2 <mpn_base_power_of_two_p+0x56>
 8002fb6:	2b80      	cmp	r3, #128	; 0x80
 8002fb8:	d00f      	beq.n	8002fda <mpn_base_power_of_two_p+0x4e>
 8002fba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002fbe:	d00e      	beq.n	8002fde <mpn_base_power_of_two_p+0x52>
 8002fc0:	e00f      	b.n	8002fe2 <mpn_base_power_of_two_p+0x56>
    {
    case 2: return 1;
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	e00e      	b.n	8002fe4 <mpn_base_power_of_two_p+0x58>
    case 4: return 2;
 8002fc6:	2302      	movs	r3, #2
 8002fc8:	e00c      	b.n	8002fe4 <mpn_base_power_of_two_p+0x58>
    case 8: return 3;
 8002fca:	2303      	movs	r3, #3
 8002fcc:	e00a      	b.n	8002fe4 <mpn_base_power_of_two_p+0x58>
    case 16: return 4;
 8002fce:	2304      	movs	r3, #4
 8002fd0:	e008      	b.n	8002fe4 <mpn_base_power_of_two_p+0x58>
    case 32: return 5;
 8002fd2:	2305      	movs	r3, #5
 8002fd4:	e006      	b.n	8002fe4 <mpn_base_power_of_two_p+0x58>
    case 64: return 6;
 8002fd6:	2306      	movs	r3, #6
 8002fd8:	e004      	b.n	8002fe4 <mpn_base_power_of_two_p+0x58>
    case 128: return 7;
 8002fda:	2307      	movs	r3, #7
 8002fdc:	e002      	b.n	8002fe4 <mpn_base_power_of_two_p+0x58>
    case 256: return 8;
 8002fde:	2308      	movs	r3, #8
 8002fe0:	e000      	b.n	8002fe4 <mpn_base_power_of_two_p+0x58>
    default: return 0;
 8002fe2:	2300      	movs	r3, #0
    }
}
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	b002      	add	sp, #8
 8002fe8:	4770      	bx	lr
 8002fea:	bf00      	nop

08002fec <mpn_get_base_info>:
  mp_limb_t bb;
};

static void
mpn_get_base_info (struct mpn_base_info *info, mp_limb_t b)
{
 8002fec:	b086      	sub	sp, #24
 8002fee:	9001      	str	r0, [sp, #4]
 8002ff0:	9100      	str	r1, [sp, #0]
  mp_limb_t m;
  mp_limb_t p;
  unsigned exp;

  m = GMP_LIMB_MAX / b;
 8002ff2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002ff6:	9b00      	ldr	r3, [sp, #0]
 8002ff8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ffc:	9303      	str	r3, [sp, #12]
  for (exp = 1, p = b; p <= m; exp++)
 8002ffe:	2301      	movs	r3, #1
 8003000:	9304      	str	r3, [sp, #16]
 8003002:	9b00      	ldr	r3, [sp, #0]
 8003004:	9305      	str	r3, [sp, #20]
 8003006:	e007      	b.n	8003018 <mpn_get_base_info+0x2c>
    p *= b;
 8003008:	9b05      	ldr	r3, [sp, #20]
 800300a:	9a00      	ldr	r2, [sp, #0]
 800300c:	fb02 f303 	mul.w	r3, r2, r3
 8003010:	9305      	str	r3, [sp, #20]
  mp_limb_t m;
  mp_limb_t p;
  unsigned exp;

  m = GMP_LIMB_MAX / b;
  for (exp = 1, p = b; p <= m; exp++)
 8003012:	9b04      	ldr	r3, [sp, #16]
 8003014:	3301      	adds	r3, #1
 8003016:	9304      	str	r3, [sp, #16]
 8003018:	9a05      	ldr	r2, [sp, #20]
 800301a:	9b03      	ldr	r3, [sp, #12]
 800301c:	429a      	cmp	r2, r3
 800301e:	d9f3      	bls.n	8003008 <mpn_get_base_info+0x1c>
    p *= b;

  info->exp = exp;
 8003020:	9b01      	ldr	r3, [sp, #4]
 8003022:	9a04      	ldr	r2, [sp, #16]
 8003024:	601a      	str	r2, [r3, #0]
  info->bb = p;
 8003026:	9b01      	ldr	r3, [sp, #4]
 8003028:	9a05      	ldr	r2, [sp, #20]
 800302a:	605a      	str	r2, [r3, #4]
}
 800302c:	b006      	add	sp, #24
 800302e:	4770      	bx	lr

08003030 <mpn_limb_size_in_base_2>:

static mp_bitcnt_t
mpn_limb_size_in_base_2 (mp_limb_t u)
{
 8003030:	b500      	push	{lr}
 8003032:	b087      	sub	sp, #28
 8003034:	9001      	str	r0, [sp, #4]
  unsigned shift;

  assert (u > 0);
 8003036:	9b01      	ldr	r3, [sp, #4]
 8003038:	2b00      	cmp	r3, #0
 800303a:	d10f      	bne.n	800305c <mpn_limb_size_in_base_2+0x2c>
 800303c:	f642 2014 	movw	r0, #10772	; 0x2a14
 8003040:	f6c0 0001 	movt	r0, #2049	; 0x801
 8003044:	f44f 6190 	mov.w	r1, #1152	; 0x480
 8003048:	f243 0264 	movw	r2, #12388	; 0x3064
 800304c:	f6c0 0201 	movt	r2, #2049	; 0x801
 8003050:	f642 33fc 	movw	r3, #11260	; 0x2bfc
 8003054:	f6c0 0301 	movt	r3, #2049	; 0x801
 8003058:	f009 fbe2 	bl	800c820 <__assert_func>
  gmp_clz (shift, u);
 800305c:	9b01      	ldr	r3, [sp, #4]
 800305e:	9305      	str	r3, [sp, #20]
 8003060:	2300      	movs	r3, #0
 8003062:	9304      	str	r3, [sp, #16]
 8003064:	e005      	b.n	8003072 <mpn_limb_size_in_base_2+0x42>
 8003066:	9b05      	ldr	r3, [sp, #20]
 8003068:	021b      	lsls	r3, r3, #8
 800306a:	9305      	str	r3, [sp, #20]
 800306c:	9b04      	ldr	r3, [sp, #16]
 800306e:	3308      	adds	r3, #8
 8003070:	9304      	str	r3, [sp, #16]
 8003072:	9b05      	ldr	r3, [sp, #20]
 8003074:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8003078:	2b00      	cmp	r3, #0
 800307a:	d0f4      	beq.n	8003066 <mpn_limb_size_in_base_2+0x36>
 800307c:	e005      	b.n	800308a <mpn_limb_size_in_base_2+0x5a>
 800307e:	9b05      	ldr	r3, [sp, #20]
 8003080:	005b      	lsls	r3, r3, #1
 8003082:	9305      	str	r3, [sp, #20]
 8003084:	9b04      	ldr	r3, [sp, #16]
 8003086:	3301      	adds	r3, #1
 8003088:	9304      	str	r3, [sp, #16]
 800308a:	9b05      	ldr	r3, [sp, #20]
 800308c:	2b00      	cmp	r3, #0
 800308e:	daf6      	bge.n	800307e <mpn_limb_size_in_base_2+0x4e>
 8003090:	9b04      	ldr	r3, [sp, #16]
 8003092:	9303      	str	r3, [sp, #12]
  return GMP_LIMB_BITS - shift;
 8003094:	9b03      	ldr	r3, [sp, #12]
 8003096:	f1c3 0320 	rsb	r3, r3, #32
}
 800309a:	4618      	mov	r0, r3
 800309c:	b007      	add	sp, #28
 800309e:	f85d fb04 	ldr.w	pc, [sp], #4
 80030a2:	bf00      	nop

080030a4 <mpn_get_str_bits>:

static size_t
mpn_get_str_bits (unsigned char *sp, unsigned bits, mp_srcptr up, mp_size_t un)
{
 80030a4:	b510      	push	{r4, lr}
 80030a6:	b08a      	sub	sp, #40	; 0x28
 80030a8:	9003      	str	r0, [sp, #12]
 80030aa:	9102      	str	r1, [sp, #8]
 80030ac:	9201      	str	r2, [sp, #4]
 80030ae:	9300      	str	r3, [sp, #0]
  unsigned char mask;
  size_t sn, j;
  mp_size_t i;
  int shift;

  sn = ((un - 1) * GMP_LIMB_BITS + mpn_limb_size_in_base_2 (up[un-1])
 80030b0:	9b00      	ldr	r3, [sp, #0]
 80030b2:	3b01      	subs	r3, #1
 80030b4:	015c      	lsls	r4, r3, #5
 80030b6:	9b00      	ldr	r3, [sp, #0]
 80030b8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80030bc:	3b01      	subs	r3, #1
 80030be:	009b      	lsls	r3, r3, #2
 80030c0:	9a01      	ldr	r2, [sp, #4]
 80030c2:	4413      	add	r3, r2
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	4618      	mov	r0, r3
 80030c8:	f7ff ffb2 	bl	8003030 <mpn_limb_size_in_base_2>
 80030cc:	4603      	mov	r3, r0
 80030ce:	18e2      	adds	r2, r4, r3
	+ bits - 1) / bits;
 80030d0:	9b02      	ldr	r3, [sp, #8]
 80030d2:	4413      	add	r3, r2
 80030d4:	1e5a      	subs	r2, r3, #1
  unsigned char mask;
  size_t sn, j;
  mp_size_t i;
  int shift;

  sn = ((un - 1) * GMP_LIMB_BITS + mpn_limb_size_in_base_2 (up[un-1])
 80030d6:	9b02      	ldr	r3, [sp, #8]
 80030d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80030dc:	9305      	str	r3, [sp, #20]
	+ bits - 1) / bits;

  mask = (1U << bits) - 1;
 80030de:	9b02      	ldr	r3, [sp, #8]
 80030e0:	2201      	movs	r2, #1
 80030e2:	fa02 f303 	lsl.w	r3, r2, r3
 80030e6:	b2db      	uxtb	r3, r3
 80030e8:	3b01      	subs	r3, #1
 80030ea:	f88d 3013 	strb.w	r3, [sp, #19]

  for (i = 0, j = sn, shift = 0; j-- > 0;)
 80030ee:	2300      	movs	r3, #0
 80030f0:	9308      	str	r3, [sp, #32]
 80030f2:	9b05      	ldr	r3, [sp, #20]
 80030f4:	9309      	str	r3, [sp, #36]	; 0x24
 80030f6:	2300      	movs	r3, #0
 80030f8:	9307      	str	r3, [sp, #28]
 80030fa:	e034      	b.n	8003166 <mpn_get_str_bits+0xc2>
    {
      unsigned char digit = up[i] >> shift;
 80030fc:	9b08      	ldr	r3, [sp, #32]
 80030fe:	009b      	lsls	r3, r3, #2
 8003100:	9a01      	ldr	r2, [sp, #4]
 8003102:	4413      	add	r3, r2
 8003104:	681a      	ldr	r2, [r3, #0]
 8003106:	9b07      	ldr	r3, [sp, #28]
 8003108:	fa22 f303 	lsr.w	r3, r2, r3
 800310c:	f88d 301b 	strb.w	r3, [sp, #27]

      shift += bits;
 8003110:	9a07      	ldr	r2, [sp, #28]
 8003112:	9b02      	ldr	r3, [sp, #8]
 8003114:	4413      	add	r3, r2
 8003116:	9307      	str	r3, [sp, #28]

      if (shift >= GMP_LIMB_BITS && ++i < un)
 8003118:	9b07      	ldr	r3, [sp, #28]
 800311a:	2b1f      	cmp	r3, #31
 800311c:	d919      	bls.n	8003152 <mpn_get_str_bits+0xae>
 800311e:	9b08      	ldr	r3, [sp, #32]
 8003120:	3301      	adds	r3, #1
 8003122:	9308      	str	r3, [sp, #32]
 8003124:	9a08      	ldr	r2, [sp, #32]
 8003126:	9b00      	ldr	r3, [sp, #0]
 8003128:	429a      	cmp	r2, r3
 800312a:	da12      	bge.n	8003152 <mpn_get_str_bits+0xae>
	{
	  shift -= GMP_LIMB_BITS;
 800312c:	9b07      	ldr	r3, [sp, #28]
 800312e:	3b20      	subs	r3, #32
 8003130:	9307      	str	r3, [sp, #28]
	  digit |= up[i] << (bits - shift);
 8003132:	9b08      	ldr	r3, [sp, #32]
 8003134:	009b      	lsls	r3, r3, #2
 8003136:	9a01      	ldr	r2, [sp, #4]
 8003138:	4413      	add	r3, r2
 800313a:	681a      	ldr	r2, [r3, #0]
 800313c:	9b07      	ldr	r3, [sp, #28]
 800313e:	9902      	ldr	r1, [sp, #8]
 8003140:	1acb      	subs	r3, r1, r3
 8003142:	fa02 f303 	lsl.w	r3, r2, r3
 8003146:	b2da      	uxtb	r2, r3
 8003148:	f89d 301b 	ldrb.w	r3, [sp, #27]
 800314c:	4313      	orrs	r3, r2
 800314e:	f88d 301b 	strb.w	r3, [sp, #27]
	}
      sp[j] = digit & mask;
 8003152:	9a03      	ldr	r2, [sp, #12]
 8003154:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003156:	4413      	add	r3, r2
 8003158:	f89d 101b 	ldrb.w	r1, [sp, #27]
 800315c:	f89d 2013 	ldrb.w	r2, [sp, #19]
 8003160:	400a      	ands	r2, r1
 8003162:	b2d2      	uxtb	r2, r2
 8003164:	701a      	strb	r2, [r3, #0]
  sn = ((un - 1) * GMP_LIMB_BITS + mpn_limb_size_in_base_2 (up[un-1])
	+ bits - 1) / bits;

  mask = (1U << bits) - 1;

  for (i = 0, j = sn, shift = 0; j-- > 0;)
 8003166:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003168:	1e5a      	subs	r2, r3, #1
 800316a:	9209      	str	r2, [sp, #36]	; 0x24
 800316c:	2b00      	cmp	r3, #0
 800316e:	d1c5      	bne.n	80030fc <mpn_get_str_bits+0x58>
	  shift -= GMP_LIMB_BITS;
	  digit |= up[i] << (bits - shift);
	}
      sp[j] = digit & mask;
    }
  return sn;
 8003170:	9b05      	ldr	r3, [sp, #20]
}
 8003172:	4618      	mov	r0, r3
 8003174:	b00a      	add	sp, #40	; 0x28
 8003176:	bd10      	pop	{r4, pc}

08003178 <mpn_limb_get_str>:
/* We generate digits from the least significant end, and reverse at
   the end. */
static size_t
mpn_limb_get_str (unsigned char *sp, mp_limb_t w,
		  const struct gmp_div_inverse *binv)
{
 8003178:	b500      	push	{lr}
 800317a:	b099      	sub	sp, #100	; 0x64
 800317c:	9003      	str	r0, [sp, #12]
 800317e:	9102      	str	r1, [sp, #8]
 8003180:	9201      	str	r2, [sp, #4]
  mp_size_t i;
  for (i = 0; w > 0; i++)
 8003182:	2300      	movs	r3, #0
 8003184:	9317      	str	r3, [sp, #92]	; 0x5c
 8003186:	e0b6      	b.n	80032f6 <mpn_limb_get_str+0x17e>
    {
      mp_limb_t h, l, r;

      h = w >> (GMP_LIMB_BITS - binv->shift);
 8003188:	9b01      	ldr	r3, [sp, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f1c3 0320 	rsb	r3, r3, #32
 8003190:	9a02      	ldr	r2, [sp, #8]
 8003192:	fa22 f303 	lsr.w	r3, r2, r3
 8003196:	9313      	str	r3, [sp, #76]	; 0x4c
      l = w << binv->shift;
 8003198:	9b01      	ldr	r3, [sp, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	9a02      	ldr	r2, [sp, #8]
 800319e:	fa02 f303 	lsl.w	r3, r2, r3
 80031a2:	9312      	str	r3, [sp, #72]	; 0x48

      gmp_udiv_qrnnd_preinv (w, r, h, l, binv->d1, binv->di);
 80031a4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80031a6:	9311      	str	r3, [sp, #68]	; 0x44
 80031a8:	9b01      	ldr	r3, [sp, #4]
 80031aa:	68db      	ldr	r3, [r3, #12]
 80031ac:	9310      	str	r3, [sp, #64]	; 0x40
 80031ae:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80031b0:	b29b      	uxth	r3, r3
 80031b2:	930f      	str	r3, [sp, #60]	; 0x3c
 80031b4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80031b6:	0c1b      	lsrs	r3, r3, #16
 80031b8:	930e      	str	r3, [sp, #56]	; 0x38
 80031ba:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80031bc:	b29b      	uxth	r3, r3
 80031be:	930d      	str	r3, [sp, #52]	; 0x34
 80031c0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80031c2:	0c1b      	lsrs	r3, r3, #16
 80031c4:	930c      	str	r3, [sp, #48]	; 0x30
 80031c6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80031c8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80031ca:	fb02 f303 	mul.w	r3, r2, r3
 80031ce:	930b      	str	r3, [sp, #44]	; 0x2c
 80031d0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80031d2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80031d4:	fb02 f303 	mul.w	r3, r2, r3
 80031d8:	930a      	str	r3, [sp, #40]	; 0x28
 80031da:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80031dc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80031de:	fb02 f303 	mul.w	r3, r2, r3
 80031e2:	9309      	str	r3, [sp, #36]	; 0x24
 80031e4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80031e6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80031e8:	fb02 f303 	mul.w	r3, r2, r3
 80031ec:	9314      	str	r3, [sp, #80]	; 0x50
 80031ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80031f0:	0c1b      	lsrs	r3, r3, #16
 80031f2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80031f4:	4413      	add	r3, r2
 80031f6:	930a      	str	r3, [sp, #40]	; 0x28
 80031f8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80031fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80031fc:	4413      	add	r3, r2
 80031fe:	930a      	str	r3, [sp, #40]	; 0x28
 8003200:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003202:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003204:	429a      	cmp	r2, r3
 8003206:	d203      	bcs.n	8003210 <mpn_limb_get_str+0x98>
 8003208:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800320a:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800320e:	9314      	str	r3, [sp, #80]	; 0x50
 8003210:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003212:	0c1a      	lsrs	r2, r3, #16
 8003214:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003216:	4413      	add	r3, r2
 8003218:	9316      	str	r3, [sp, #88]	; 0x58
 800321a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800321c:	041a      	lsls	r2, r3, #16
 800321e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003220:	b29b      	uxth	r3, r3
 8003222:	4413      	add	r3, r2
 8003224:	9308      	str	r3, [sp, #32]
 8003226:	9a08      	ldr	r2, [sp, #32]
 8003228:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800322a:	4413      	add	r3, r2
 800322c:	9307      	str	r3, [sp, #28]
 800322e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8003230:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8003232:	441a      	add	r2, r3
 8003234:	9907      	ldr	r1, [sp, #28]
 8003236:	9b08      	ldr	r3, [sp, #32]
 8003238:	4299      	cmp	r1, r3
 800323a:	bf2c      	ite	cs
 800323c:	2300      	movcs	r3, #0
 800323e:	2301      	movcc	r3, #1
 8003240:	b2db      	uxtb	r3, r3
 8003242:	4413      	add	r3, r2
 8003244:	3301      	adds	r3, #1
 8003246:	9316      	str	r3, [sp, #88]	; 0x58
 8003248:	9b07      	ldr	r3, [sp, #28]
 800324a:	9308      	str	r3, [sp, #32]
 800324c:	9b01      	ldr	r3, [sp, #4]
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8003252:	fb02 f303 	mul.w	r3, r2, r3
 8003256:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003258:	1ad3      	subs	r3, r2, r3
 800325a:	9315      	str	r3, [sp, #84]	; 0x54
 800325c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800325e:	9b08      	ldr	r3, [sp, #32]
 8003260:	429a      	cmp	r2, r3
 8003262:	bf94      	ite	ls
 8003264:	2300      	movls	r3, #0
 8003266:	2301      	movhi	r3, #1
 8003268:	b2db      	uxtb	r3, r3
 800326a:	425b      	negs	r3, r3
 800326c:	9306      	str	r3, [sp, #24]
 800326e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8003270:	9b06      	ldr	r3, [sp, #24]
 8003272:	4413      	add	r3, r2
 8003274:	9316      	str	r3, [sp, #88]	; 0x58
 8003276:	9b01      	ldr	r3, [sp, #4]
 8003278:	685a      	ldr	r2, [r3, #4]
 800327a:	9b06      	ldr	r3, [sp, #24]
 800327c:	4013      	ands	r3, r2
 800327e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8003280:	4413      	add	r3, r2
 8003282:	9315      	str	r3, [sp, #84]	; 0x54
 8003284:	9b01      	ldr	r3, [sp, #4]
 8003286:	685a      	ldr	r2, [r3, #4]
 8003288:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800328a:	429a      	cmp	r2, r3
 800328c:	d807      	bhi.n	800329e <mpn_limb_get_str+0x126>
 800328e:	9b01      	ldr	r3, [sp, #4]
 8003290:	685b      	ldr	r3, [r3, #4]
 8003292:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8003294:	1ad3      	subs	r3, r2, r3
 8003296:	9315      	str	r3, [sp, #84]	; 0x54
 8003298:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800329a:	3301      	adds	r3, #1
 800329c:	9316      	str	r3, [sp, #88]	; 0x58
 800329e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80032a0:	9305      	str	r3, [sp, #20]
 80032a2:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80032a4:	9302      	str	r3, [sp, #8]
      assert ( (r << (GMP_LIMB_BITS - binv->shift)) == 0);
 80032a6:	9b01      	ldr	r3, [sp, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f1c3 0320 	rsb	r3, r3, #32
 80032ae:	9a05      	ldr	r2, [sp, #20]
 80032b0:	fa02 f303 	lsl.w	r3, r2, r3
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d00f      	beq.n	80032d8 <mpn_limb_get_str+0x160>
 80032b8:	f642 2014 	movw	r0, #10772	; 0x2a14
 80032bc:	f6c0 0001 	movt	r0, #2049	; 0x801
 80032c0:	f240 41b1 	movw	r1, #1201	; 0x4b1
 80032c4:	f243 027c 	movw	r2, #12412	; 0x307c
 80032c8:	f6c0 0201 	movt	r2, #2049	; 0x801
 80032cc:	f642 4304 	movw	r3, #11268	; 0x2c04
 80032d0:	f6c0 0301 	movt	r3, #2049	; 0x801
 80032d4:	f009 faa4 	bl	800c820 <__assert_func>
      r >>= binv->shift;
 80032d8:	9b01      	ldr	r3, [sp, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	9a05      	ldr	r2, [sp, #20]
 80032de:	fa22 f303 	lsr.w	r3, r2, r3
 80032e2:	9305      	str	r3, [sp, #20]

      sp[i] = r;
 80032e4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80032e6:	9a03      	ldr	r2, [sp, #12]
 80032e8:	4413      	add	r3, r2
 80032ea:	9a05      	ldr	r2, [sp, #20]
 80032ec:	b2d2      	uxtb	r2, r2
 80032ee:	701a      	strb	r2, [r3, #0]
static size_t
mpn_limb_get_str (unsigned char *sp, mp_limb_t w,
		  const struct gmp_div_inverse *binv)
{
  mp_size_t i;
  for (i = 0; w > 0; i++)
 80032f0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80032f2:	3301      	adds	r3, #1
 80032f4:	9317      	str	r3, [sp, #92]	; 0x5c
 80032f6:	9b02      	ldr	r3, [sp, #8]
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	f47f af45 	bne.w	8003188 <mpn_limb_get_str+0x10>
      assert ( (r << (GMP_LIMB_BITS - binv->shift)) == 0);
      r >>= binv->shift;

      sp[i] = r;
    }
  return i;
 80032fe:	9b17      	ldr	r3, [sp, #92]	; 0x5c
}
 8003300:	4618      	mov	r0, r3
 8003302:	b019      	add	sp, #100	; 0x64
 8003304:	f85d fb04 	ldr.w	pc, [sp], #4

08003308 <mpn_get_str_other>:

static size_t
mpn_get_str_other (unsigned char *sp,
		   int base, const struct mpn_base_info *info,
		   mp_ptr up, mp_size_t un)
{
 8003308:	b500      	push	{lr}
 800330a:	b093      	sub	sp, #76	; 0x4c
 800330c:	9003      	str	r0, [sp, #12]
 800330e:	9102      	str	r1, [sp, #8]
 8003310:	9201      	str	r2, [sp, #4]
 8003312:	9300      	str	r3, [sp, #0]
  struct gmp_div_inverse binv;
  size_t sn;
  size_t i;

  mpn_div_qr_1_invert (&binv, base);
 8003314:	9b02      	ldr	r3, [sp, #8]
 8003316:	aa09      	add	r2, sp, #36	; 0x24
 8003318:	4610      	mov	r0, r2
 800331a:	4619      	mov	r1, r3
 800331c:	f7fe fede 	bl	80020dc <mpn_div_qr_1_invert>

  sn = 0;
 8003320:	2300      	movs	r3, #0
 8003322:	9311      	str	r3, [sp, #68]	; 0x44

  if (un > 1)
 8003324:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003326:	2b01      	cmp	r3, #1
 8003328:	dd3e      	ble.n	80033a8 <mpn_get_str_other+0xa0>
    {
      struct gmp_div_inverse bbinv;
      mpn_div_qr_1_invert (&bbinv, info->bb);
 800332a:	9b01      	ldr	r3, [sp, #4]
 800332c:	685b      	ldr	r3, [r3, #4]
 800332e:	aa05      	add	r2, sp, #20
 8003330:	4610      	mov	r0, r2
 8003332:	4619      	mov	r1, r3
 8003334:	f7fe fed2 	bl	80020dc <mpn_div_qr_1_invert>

      do
	{
	  mp_limb_t w;
	  size_t done;
	  w = mpn_div_qr_1_preinv (up, up, un, &bbinv);
 8003338:	ab05      	add	r3, sp, #20
 800333a:	9800      	ldr	r0, [sp, #0]
 800333c:	9900      	ldr	r1, [sp, #0]
 800333e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8003340:	f7ff f812 	bl	8002368 <mpn_div_qr_1_preinv>
 8003344:	900e      	str	r0, [sp, #56]	; 0x38
	  un -= (up[un-1] == 0);
 8003346:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003348:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800334c:	3b01      	subs	r3, #1
 800334e:	009b      	lsls	r3, r3, #2
 8003350:	9a00      	ldr	r2, [sp, #0]
 8003352:	4413      	add	r3, r2
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	2b00      	cmp	r3, #0
 8003358:	bf14      	ite	ne
 800335a:	2300      	movne	r3, #0
 800335c:	2301      	moveq	r3, #1
 800335e:	b2db      	uxtb	r3, r3
 8003360:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8003362:	1ad3      	subs	r3, r2, r3
 8003364:	9314      	str	r3, [sp, #80]	; 0x50
	  done = mpn_limb_get_str (sp + sn, w, &binv);
 8003366:	9a03      	ldr	r2, [sp, #12]
 8003368:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800336a:	441a      	add	r2, r3
 800336c:	ab09      	add	r3, sp, #36	; 0x24
 800336e:	4610      	mov	r0, r2
 8003370:	990e      	ldr	r1, [sp, #56]	; 0x38
 8003372:	461a      	mov	r2, r3
 8003374:	f7ff ff00 	bl	8003178 <mpn_limb_get_str>
 8003378:	900f      	str	r0, [sp, #60]	; 0x3c

	  for (sn += done; done < info->exp; done++)
 800337a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800337c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800337e:	4413      	add	r3, r2
 8003380:	9311      	str	r3, [sp, #68]	; 0x44
 8003382:	e009      	b.n	8003398 <mpn_get_str_other+0x90>
	    sp[sn++] = 0;
 8003384:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003386:	1c5a      	adds	r2, r3, #1
 8003388:	9211      	str	r2, [sp, #68]	; 0x44
 800338a:	9a03      	ldr	r2, [sp, #12]
 800338c:	4413      	add	r3, r2
 800338e:	2200      	movs	r2, #0
 8003390:	701a      	strb	r2, [r3, #0]
	  size_t done;
	  w = mpn_div_qr_1_preinv (up, up, un, &bbinv);
	  un -= (up[un-1] == 0);
	  done = mpn_limb_get_str (sp + sn, w, &binv);

	  for (sn += done; done < info->exp; done++)
 8003392:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003394:	3301      	adds	r3, #1
 8003396:	930f      	str	r3, [sp, #60]	; 0x3c
 8003398:	9b01      	ldr	r3, [sp, #4]
 800339a:	681a      	ldr	r2, [r3, #0]
 800339c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800339e:	429a      	cmp	r2, r3
 80033a0:	d8f0      	bhi.n	8003384 <mpn_get_str_other+0x7c>
	    sp[sn++] = 0;
	}
      while (un > 1);
 80033a2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80033a4:	2b01      	cmp	r3, #1
 80033a6:	dcc7      	bgt.n	8003338 <mpn_get_str_other+0x30>
    }
  sn += mpn_limb_get_str (sp + sn, up[0], &binv);
 80033a8:	9a03      	ldr	r2, [sp, #12]
 80033aa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80033ac:	18d1      	adds	r1, r2, r3
 80033ae:	9b00      	ldr	r3, [sp, #0]
 80033b0:	681a      	ldr	r2, [r3, #0]
 80033b2:	ab09      	add	r3, sp, #36	; 0x24
 80033b4:	4608      	mov	r0, r1
 80033b6:	4611      	mov	r1, r2
 80033b8:	461a      	mov	r2, r3
 80033ba:	f7ff fedd 	bl	8003178 <mpn_limb_get_str>
 80033be:	4603      	mov	r3, r0
 80033c0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80033c2:	4413      	add	r3, r2
 80033c4:	9311      	str	r3, [sp, #68]	; 0x44

  /* Reverse order */
  for (i = 0; 2*i + 1 < sn; i++)
 80033c6:	2300      	movs	r3, #0
 80033c8:	9310      	str	r3, [sp, #64]	; 0x40
 80033ca:	e01c      	b.n	8003406 <mpn_get_str_other+0xfe>
    {
      unsigned char t = sp[i];
 80033cc:	9a03      	ldr	r2, [sp, #12]
 80033ce:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80033d0:	4413      	add	r3, r2
 80033d2:	781b      	ldrb	r3, [r3, #0]
 80033d4:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
      sp[i] = sp[sn - i - 1];
 80033d8:	9a03      	ldr	r2, [sp, #12]
 80033da:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80033dc:	4413      	add	r3, r2
 80033de:	9911      	ldr	r1, [sp, #68]	; 0x44
 80033e0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80033e2:	1a8a      	subs	r2, r1, r2
 80033e4:	3a01      	subs	r2, #1
 80033e6:	9903      	ldr	r1, [sp, #12]
 80033e8:	440a      	add	r2, r1
 80033ea:	7812      	ldrb	r2, [r2, #0]
 80033ec:	701a      	strb	r2, [r3, #0]
      sp[sn - i - 1] = t;
 80033ee:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80033f0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80033f2:	1ad3      	subs	r3, r2, r3
 80033f4:	3b01      	subs	r3, #1
 80033f6:	9a03      	ldr	r2, [sp, #12]
 80033f8:	4413      	add	r3, r2
 80033fa:	f89d 2037 	ldrb.w	r2, [sp, #55]	; 0x37
 80033fe:	701a      	strb	r2, [r3, #0]
      while (un > 1);
    }
  sn += mpn_limb_get_str (sp + sn, up[0], &binv);

  /* Reverse order */
  for (i = 0; 2*i + 1 < sn; i++)
 8003400:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003402:	3301      	adds	r3, #1
 8003404:	9310      	str	r3, [sp, #64]	; 0x40
 8003406:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003408:	005b      	lsls	r3, r3, #1
 800340a:	1c5a      	adds	r2, r3, #1
 800340c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800340e:	429a      	cmp	r2, r3
 8003410:	d3dc      	bcc.n	80033cc <mpn_get_str_other+0xc4>
      unsigned char t = sp[i];
      sp[i] = sp[sn - i - 1];
      sp[sn - i - 1] = t;
    }

  return sn;
 8003412:	9b11      	ldr	r3, [sp, #68]	; 0x44
}
 8003414:	4618      	mov	r0, r3
 8003416:	b013      	add	sp, #76	; 0x4c
 8003418:	f85d fb04 	ldr.w	pc, [sp], #4

0800341c <mpn_get_str>:

size_t
mpn_get_str (unsigned char *sp, int base, mp_ptr up, mp_size_t un)
{
 800341c:	b500      	push	{lr}
 800341e:	b08b      	sub	sp, #44	; 0x2c
 8003420:	9005      	str	r0, [sp, #20]
 8003422:	9104      	str	r1, [sp, #16]
 8003424:	9203      	str	r2, [sp, #12]
 8003426:	9302      	str	r3, [sp, #8]
  unsigned bits;

  assert (un > 0);
 8003428:	9b02      	ldr	r3, [sp, #8]
 800342a:	2b00      	cmp	r3, #0
 800342c:	dc0f      	bgt.n	800344e <mpn_get_str+0x32>
 800342e:	f642 2014 	movw	r0, #10772	; 0x2a14
 8003432:	f6c0 0001 	movt	r0, #2049	; 0x801
 8003436:	f240 41ea 	movw	r1, #1258	; 0x4ea
 800343a:	f243 0290 	movw	r2, #12432	; 0x3090
 800343e:	f6c0 0201 	movt	r2, #2049	; 0x801
 8003442:	f642 4330 	movw	r3, #11312	; 0x2c30
 8003446:	f6c0 0301 	movt	r3, #2049	; 0x801
 800344a:	f009 f9e9 	bl	800c820 <__assert_func>
  assert (up[un-1] > 0);
 800344e:	9b02      	ldr	r3, [sp, #8]
 8003450:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003454:	3b01      	subs	r3, #1
 8003456:	009b      	lsls	r3, r3, #2
 8003458:	9a03      	ldr	r2, [sp, #12]
 800345a:	4413      	add	r3, r2
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d10f      	bne.n	8003482 <mpn_get_str+0x66>
 8003462:	f642 2014 	movw	r0, #10772	; 0x2a14
 8003466:	f6c0 0001 	movt	r0, #2049	; 0x801
 800346a:	f240 41eb 	movw	r1, #1259	; 0x4eb
 800346e:	f243 0290 	movw	r2, #12432	; 0x3090
 8003472:	f6c0 0201 	movt	r2, #2049	; 0x801
 8003476:	f642 4338 	movw	r3, #11320	; 0x2c38
 800347a:	f6c0 0301 	movt	r3, #2049	; 0x801
 800347e:	f009 f9cf 	bl	800c820 <__assert_func>

  bits = mpn_base_power_of_two_p (base);
 8003482:	9b04      	ldr	r3, [sp, #16]
 8003484:	4618      	mov	r0, r3
 8003486:	f7ff fd81 	bl	8002f8c <mpn_base_power_of_two_p>
 800348a:	9009      	str	r0, [sp, #36]	; 0x24
  if (bits)
 800348c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800348e:	2b00      	cmp	r3, #0
 8003490:	d007      	beq.n	80034a2 <mpn_get_str+0x86>
    return mpn_get_str_bits (sp, bits, up, un);
 8003492:	9805      	ldr	r0, [sp, #20]
 8003494:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003496:	9a03      	ldr	r2, [sp, #12]
 8003498:	9b02      	ldr	r3, [sp, #8]
 800349a:	f7ff fe03 	bl	80030a4 <mpn_get_str_bits>
 800349e:	4603      	mov	r3, r0
 80034a0:	e00f      	b.n	80034c2 <mpn_get_str+0xa6>
  else
    {
      struct mpn_base_info info;

      mpn_get_base_info (&info, base);
 80034a2:	9b04      	ldr	r3, [sp, #16]
 80034a4:	aa07      	add	r2, sp, #28
 80034a6:	4610      	mov	r0, r2
 80034a8:	4619      	mov	r1, r3
 80034aa:	f7ff fd9f 	bl	8002fec <mpn_get_base_info>
      return mpn_get_str_other (sp, base, &info, up, un);
 80034ae:	ab07      	add	r3, sp, #28
 80034b0:	9a02      	ldr	r2, [sp, #8]
 80034b2:	9200      	str	r2, [sp, #0]
 80034b4:	9805      	ldr	r0, [sp, #20]
 80034b6:	9904      	ldr	r1, [sp, #16]
 80034b8:	461a      	mov	r2, r3
 80034ba:	9b03      	ldr	r3, [sp, #12]
 80034bc:	f7ff ff24 	bl	8003308 <mpn_get_str_other>
 80034c0:	4603      	mov	r3, r0
    }
}
 80034c2:	4618      	mov	r0, r3
 80034c4:	b00b      	add	sp, #44	; 0x2c
 80034c6:	f85d fb04 	ldr.w	pc, [sp], #4
 80034ca:	bf00      	nop

080034cc <mpn_set_str_bits>:

static mp_size_t
mpn_set_str_bits (mp_ptr rp, const unsigned char *sp, size_t sn,
		  unsigned bits)
{
 80034cc:	b500      	push	{lr}
 80034ce:	b089      	sub	sp, #36	; 0x24
 80034d0:	9003      	str	r0, [sp, #12]
 80034d2:	9102      	str	r1, [sp, #8]
 80034d4:	9201      	str	r2, [sp, #4]
 80034d6:	9300      	str	r3, [sp, #0]
  mp_size_t rn;
  size_t j;
  unsigned shift;

  for (j = sn, rn = 0, shift = 0; j-- > 0; )
 80034d8:	9b01      	ldr	r3, [sp, #4]
 80034da:	9306      	str	r3, [sp, #24]
 80034dc:	2300      	movs	r3, #0
 80034de:	9307      	str	r3, [sp, #28]
 80034e0:	2300      	movs	r3, #0
 80034e2:	9305      	str	r3, [sp, #20]
 80034e4:	e049      	b.n	800357a <mpn_set_str_bits+0xae>
    {
      if (shift == 0)
 80034e6:	9b05      	ldr	r3, [sp, #20]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d10f      	bne.n	800350c <mpn_set_str_bits+0x40>
	{
	  rp[rn++] = sp[j];
 80034ec:	9b07      	ldr	r3, [sp, #28]
 80034ee:	1c5a      	adds	r2, r3, #1
 80034f0:	9207      	str	r2, [sp, #28]
 80034f2:	009b      	lsls	r3, r3, #2
 80034f4:	9a03      	ldr	r2, [sp, #12]
 80034f6:	4413      	add	r3, r2
 80034f8:	9902      	ldr	r1, [sp, #8]
 80034fa:	9a06      	ldr	r2, [sp, #24]
 80034fc:	440a      	add	r2, r1
 80034fe:	7812      	ldrb	r2, [r2, #0]
 8003500:	601a      	str	r2, [r3, #0]
	  shift += bits;
 8003502:	9a05      	ldr	r2, [sp, #20]
 8003504:	9b00      	ldr	r3, [sp, #0]
 8003506:	4413      	add	r3, r2
 8003508:	9305      	str	r3, [sp, #20]
 800350a:	e036      	b.n	800357a <mpn_set_str_bits+0xae>
	}
      else
	{
	  rp[rn-1] |= (mp_limb_t) sp[j] << shift;
 800350c:	9b07      	ldr	r3, [sp, #28]
 800350e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003512:	3b01      	subs	r3, #1
 8003514:	009b      	lsls	r3, r3, #2
 8003516:	9a03      	ldr	r2, [sp, #12]
 8003518:	441a      	add	r2, r3
 800351a:	9b07      	ldr	r3, [sp, #28]
 800351c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003520:	3b01      	subs	r3, #1
 8003522:	009b      	lsls	r3, r3, #2
 8003524:	9903      	ldr	r1, [sp, #12]
 8003526:	440b      	add	r3, r1
 8003528:	6819      	ldr	r1, [r3, #0]
 800352a:	9802      	ldr	r0, [sp, #8]
 800352c:	9b06      	ldr	r3, [sp, #24]
 800352e:	4403      	add	r3, r0
 8003530:	781b      	ldrb	r3, [r3, #0]
 8003532:	4618      	mov	r0, r3
 8003534:	9b05      	ldr	r3, [sp, #20]
 8003536:	fa00 f303 	lsl.w	r3, r0, r3
 800353a:	430b      	orrs	r3, r1
 800353c:	6013      	str	r3, [r2, #0]
	  shift += bits;
 800353e:	9a05      	ldr	r2, [sp, #20]
 8003540:	9b00      	ldr	r3, [sp, #0]
 8003542:	4413      	add	r3, r2
 8003544:	9305      	str	r3, [sp, #20]
	  if (shift >= GMP_LIMB_BITS)
 8003546:	9b05      	ldr	r3, [sp, #20]
 8003548:	2b1f      	cmp	r3, #31
 800354a:	d916      	bls.n	800357a <mpn_set_str_bits+0xae>
	    {
	      shift -= GMP_LIMB_BITS;
 800354c:	9b05      	ldr	r3, [sp, #20]
 800354e:	3b20      	subs	r3, #32
 8003550:	9305      	str	r3, [sp, #20]
	      if (shift > 0)
 8003552:	9b05      	ldr	r3, [sp, #20]
 8003554:	2b00      	cmp	r3, #0
 8003556:	d010      	beq.n	800357a <mpn_set_str_bits+0xae>
		rp[rn++] = (mp_limb_t) sp[j] >> (bits - shift);
 8003558:	9b07      	ldr	r3, [sp, #28]
 800355a:	1c5a      	adds	r2, r3, #1
 800355c:	9207      	str	r2, [sp, #28]
 800355e:	009b      	lsls	r3, r3, #2
 8003560:	9a03      	ldr	r2, [sp, #12]
 8003562:	4413      	add	r3, r2
 8003564:	9902      	ldr	r1, [sp, #8]
 8003566:	9a06      	ldr	r2, [sp, #24]
 8003568:	440a      	add	r2, r1
 800356a:	7812      	ldrb	r2, [r2, #0]
 800356c:	4611      	mov	r1, r2
 800356e:	9800      	ldr	r0, [sp, #0]
 8003570:	9a05      	ldr	r2, [sp, #20]
 8003572:	1a82      	subs	r2, r0, r2
 8003574:	fa21 f202 	lsr.w	r2, r1, r2
 8003578:	601a      	str	r2, [r3, #0]
{
  mp_size_t rn;
  size_t j;
  unsigned shift;

  for (j = sn, rn = 0, shift = 0; j-- > 0; )
 800357a:	9b06      	ldr	r3, [sp, #24]
 800357c:	1e5a      	subs	r2, r3, #1
 800357e:	9206      	str	r2, [sp, #24]
 8003580:	2b00      	cmp	r3, #0
 8003582:	d1b0      	bne.n	80034e6 <mpn_set_str_bits+0x1a>
	      if (shift > 0)
		rp[rn++] = (mp_limb_t) sp[j] >> (bits - shift);
	    }
	}
    }
  rn = mpn_normalized_size (rp, rn);
 8003584:	9803      	ldr	r0, [sp, #12]
 8003586:	9907      	ldr	r1, [sp, #28]
 8003588:	f7fd ff02 	bl	8001390 <mpn_normalized_size>
 800358c:	9007      	str	r0, [sp, #28]
  return rn;
 800358e:	9b07      	ldr	r3, [sp, #28]
}
 8003590:	4618      	mov	r0, r3
 8003592:	b009      	add	sp, #36	; 0x24
 8003594:	f85d fb04 	ldr.w	pc, [sp], #4

08003598 <mpn_set_str_other>:

static mp_size_t
mpn_set_str_other (mp_ptr rp, const unsigned char *sp, size_t sn,
		   mp_limb_t b, const struct mpn_base_info *info)
{
 8003598:	b500      	push	{lr}
 800359a:	b08b      	sub	sp, #44	; 0x2c
 800359c:	9003      	str	r0, [sp, #12]
 800359e:	9102      	str	r1, [sp, #8]
 80035a0:	9201      	str	r2, [sp, #4]
 80035a2:	9300      	str	r3, [sp, #0]
  mp_size_t rn;
  mp_limb_t w;
  unsigned k;
  size_t j;

  k = 1 + (sn - 1) % info->exp;
 80035a4:	9b01      	ldr	r3, [sp, #4]
 80035a6:	3b01      	subs	r3, #1
 80035a8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80035aa:	6812      	ldr	r2, [r2, #0]
 80035ac:	fbb3 f1f2 	udiv	r1, r3, r2
 80035b0:	fb02 f201 	mul.w	r2, r2, r1
 80035b4:	1a9b      	subs	r3, r3, r2
 80035b6:	3301      	adds	r3, #1
 80035b8:	9307      	str	r3, [sp, #28]

  j = 0;
 80035ba:	2300      	movs	r3, #0
 80035bc:	9306      	str	r3, [sp, #24]
  w = sp[j++];
 80035be:	9b06      	ldr	r3, [sp, #24]
 80035c0:	1c5a      	adds	r2, r3, #1
 80035c2:	9206      	str	r2, [sp, #24]
 80035c4:	9a02      	ldr	r2, [sp, #8]
 80035c6:	4413      	add	r3, r2
 80035c8:	781b      	ldrb	r3, [r3, #0]
 80035ca:	9308      	str	r3, [sp, #32]
  for (; --k > 0; )
 80035cc:	e00b      	b.n	80035e6 <mpn_set_str_other+0x4e>
    w = w * b + sp[j++];
 80035ce:	9b08      	ldr	r3, [sp, #32]
 80035d0:	9a00      	ldr	r2, [sp, #0]
 80035d2:	fb02 f203 	mul.w	r2, r2, r3
 80035d6:	9b06      	ldr	r3, [sp, #24]
 80035d8:	1c59      	adds	r1, r3, #1
 80035da:	9106      	str	r1, [sp, #24]
 80035dc:	9902      	ldr	r1, [sp, #8]
 80035de:	440b      	add	r3, r1
 80035e0:	781b      	ldrb	r3, [r3, #0]
 80035e2:	4413      	add	r3, r2
 80035e4:	9308      	str	r3, [sp, #32]

  k = 1 + (sn - 1) % info->exp;

  j = 0;
  w = sp[j++];
  for (; --k > 0; )
 80035e6:	9b07      	ldr	r3, [sp, #28]
 80035e8:	3b01      	subs	r3, #1
 80035ea:	9307      	str	r3, [sp, #28]
 80035ec:	9b07      	ldr	r3, [sp, #28]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d1ed      	bne.n	80035ce <mpn_set_str_other+0x36>
    w = w * b + sp[j++];

  rp[0] = w;
 80035f2:	9b03      	ldr	r3, [sp, #12]
 80035f4:	9a08      	ldr	r2, [sp, #32]
 80035f6:	601a      	str	r2, [r3, #0]

  for (rn = (w > 0); j < sn;)
 80035f8:	9b08      	ldr	r3, [sp, #32]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	bf0c      	ite	eq
 80035fe:	2300      	moveq	r3, #0
 8003600:	2301      	movne	r3, #1
 8003602:	b2db      	uxtb	r3, r3
 8003604:	9309      	str	r3, [sp, #36]	; 0x24
 8003606:	e03a      	b.n	800367e <mpn_set_str_other+0xe6>
    {
      mp_limb_t cy;

      w = sp[j++];
 8003608:	9b06      	ldr	r3, [sp, #24]
 800360a:	1c5a      	adds	r2, r3, #1
 800360c:	9206      	str	r2, [sp, #24]
 800360e:	9a02      	ldr	r2, [sp, #8]
 8003610:	4413      	add	r3, r2
 8003612:	781b      	ldrb	r3, [r3, #0]
 8003614:	9308      	str	r3, [sp, #32]
      for (k = 1; k < info->exp; k++)
 8003616:	2301      	movs	r3, #1
 8003618:	9307      	str	r3, [sp, #28]
 800361a:	e00e      	b.n	800363a <mpn_set_str_other+0xa2>
	w = w * b + sp[j++];
 800361c:	9b08      	ldr	r3, [sp, #32]
 800361e:	9a00      	ldr	r2, [sp, #0]
 8003620:	fb02 f203 	mul.w	r2, r2, r3
 8003624:	9b06      	ldr	r3, [sp, #24]
 8003626:	1c59      	adds	r1, r3, #1
 8003628:	9106      	str	r1, [sp, #24]
 800362a:	9902      	ldr	r1, [sp, #8]
 800362c:	440b      	add	r3, r1
 800362e:	781b      	ldrb	r3, [r3, #0]
 8003630:	4413      	add	r3, r2
 8003632:	9308      	str	r3, [sp, #32]
  for (rn = (w > 0); j < sn;)
    {
      mp_limb_t cy;

      w = sp[j++];
      for (k = 1; k < info->exp; k++)
 8003634:	9b07      	ldr	r3, [sp, #28]
 8003636:	3301      	adds	r3, #1
 8003638:	9307      	str	r3, [sp, #28]
 800363a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800363c:	681a      	ldr	r2, [r3, #0]
 800363e:	9b07      	ldr	r3, [sp, #28]
 8003640:	429a      	cmp	r2, r3
 8003642:	d8eb      	bhi.n	800361c <mpn_set_str_other+0x84>
	w = w * b + sp[j++];

      cy = mpn_mul_1 (rp, rp, rn, info->bb);
 8003644:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003646:	685b      	ldr	r3, [r3, #4]
 8003648:	9803      	ldr	r0, [sp, #12]
 800364a:	9903      	ldr	r1, [sp, #12]
 800364c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800364e:	f7fe f845 	bl	80016dc <mpn_mul_1>
 8003652:	9005      	str	r0, [sp, #20]
      cy += mpn_add_1 (rp, rp, rn, w);
 8003654:	9803      	ldr	r0, [sp, #12]
 8003656:	9903      	ldr	r1, [sp, #12]
 8003658:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800365a:	9b08      	ldr	r3, [sp, #32]
 800365c:	f7fd fec6 	bl	80013ec <mpn_add_1>
 8003660:	4603      	mov	r3, r0
 8003662:	9a05      	ldr	r2, [sp, #20]
 8003664:	4413      	add	r3, r2
 8003666:	9305      	str	r3, [sp, #20]
      if (cy > 0)
 8003668:	9b05      	ldr	r3, [sp, #20]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d007      	beq.n	800367e <mpn_set_str_other+0xe6>
	rp[rn++] = cy;
 800366e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003670:	1c5a      	adds	r2, r3, #1
 8003672:	9209      	str	r2, [sp, #36]	; 0x24
 8003674:	009b      	lsls	r3, r3, #2
 8003676:	9a03      	ldr	r2, [sp, #12]
 8003678:	4413      	add	r3, r2
 800367a:	9a05      	ldr	r2, [sp, #20]
 800367c:	601a      	str	r2, [r3, #0]
  for (; --k > 0; )
    w = w * b + sp[j++];

  rp[0] = w;

  for (rn = (w > 0); j < sn;)
 800367e:	9a06      	ldr	r2, [sp, #24]
 8003680:	9b01      	ldr	r3, [sp, #4]
 8003682:	429a      	cmp	r2, r3
 8003684:	d3c0      	bcc.n	8003608 <mpn_set_str_other+0x70>
      cy = mpn_mul_1 (rp, rp, rn, info->bb);
      cy += mpn_add_1 (rp, rp, rn, w);
      if (cy > 0)
	rp[rn++] = cy;
    }
  assert (j == sn);
 8003686:	9a06      	ldr	r2, [sp, #24]
 8003688:	9b01      	ldr	r3, [sp, #4]
 800368a:	429a      	cmp	r2, r3
 800368c:	d00f      	beq.n	80036ae <mpn_set_str_other+0x116>
 800368e:	f642 2014 	movw	r0, #10772	; 0x2a14
 8003692:	f6c0 0001 	movt	r0, #2049	; 0x801
 8003696:	f240 5137 	movw	r1, #1335	; 0x537
 800369a:	f243 029c 	movw	r2, #12444	; 0x309c
 800369e:	f6c0 0201 	movt	r2, #2049	; 0x801
 80036a2:	f642 4348 	movw	r3, #11336	; 0x2c48
 80036a6:	f6c0 0301 	movt	r3, #2049	; 0x801
 80036aa:	f009 f8b9 	bl	800c820 <__assert_func>

  return rn;
 80036ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
}
 80036b0:	4618      	mov	r0, r3
 80036b2:	b00b      	add	sp, #44	; 0x2c
 80036b4:	f85d fb04 	ldr.w	pc, [sp], #4

080036b8 <mpn_set_str>:

mp_size_t
mpn_set_str (mp_ptr rp, const unsigned char *sp, size_t sn, int base)
{
 80036b8:	b500      	push	{lr}
 80036ba:	b08b      	sub	sp, #44	; 0x2c
 80036bc:	9005      	str	r0, [sp, #20]
 80036be:	9104      	str	r1, [sp, #16]
 80036c0:	9203      	str	r2, [sp, #12]
 80036c2:	9302      	str	r3, [sp, #8]
  unsigned bits;

  if (sn == 0)
 80036c4:	9b03      	ldr	r3, [sp, #12]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d101      	bne.n	80036ce <mpn_set_str+0x16>
    return 0;
 80036ca:	2300      	movs	r3, #0
 80036cc:	e01e      	b.n	800370c <mpn_set_str+0x54>

  bits = mpn_base_power_of_two_p (base);
 80036ce:	9b02      	ldr	r3, [sp, #8]
 80036d0:	4618      	mov	r0, r3
 80036d2:	f7ff fc5b 	bl	8002f8c <mpn_base_power_of_two_p>
 80036d6:	9009      	str	r0, [sp, #36]	; 0x24
  if (bits)
 80036d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d007      	beq.n	80036ee <mpn_set_str+0x36>
    return mpn_set_str_bits (rp, sp, sn, bits);
 80036de:	9805      	ldr	r0, [sp, #20]
 80036e0:	9904      	ldr	r1, [sp, #16]
 80036e2:	9a03      	ldr	r2, [sp, #12]
 80036e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80036e6:	f7ff fef1 	bl	80034cc <mpn_set_str_bits>
 80036ea:	4603      	mov	r3, r0
 80036ec:	e00e      	b.n	800370c <mpn_set_str+0x54>
  else
    {
      struct mpn_base_info info;

      mpn_get_base_info (&info, base);
 80036ee:	9b02      	ldr	r3, [sp, #8]
 80036f0:	aa07      	add	r2, sp, #28
 80036f2:	4610      	mov	r0, r2
 80036f4:	4619      	mov	r1, r3
 80036f6:	f7ff fc79 	bl	8002fec <mpn_get_base_info>
      return mpn_set_str_other (rp, sp, sn, base, &info);
 80036fa:	9b02      	ldr	r3, [sp, #8]
 80036fc:	aa07      	add	r2, sp, #28
 80036fe:	9200      	str	r2, [sp, #0]
 8003700:	9805      	ldr	r0, [sp, #20]
 8003702:	9904      	ldr	r1, [sp, #16]
 8003704:	9a03      	ldr	r2, [sp, #12]
 8003706:	f7ff ff47 	bl	8003598 <mpn_set_str_other>
 800370a:	4603      	mov	r3, r0
    }
}
 800370c:	4618      	mov	r0, r3
 800370e:	b00b      	add	sp, #44	; 0x2c
 8003710:	f85d fb04 	ldr.w	pc, [sp], #4

08003714 <mpz_init>:


/* MPZ interface */
void
mpz_init (mpz_t r)
{
 8003714:	b500      	push	{lr}
 8003716:	b083      	sub	sp, #12
 8003718:	9001      	str	r0, [sp, #4]
  r->_mp_alloc = 1;
 800371a:	9b01      	ldr	r3, [sp, #4]
 800371c:	2201      	movs	r2, #1
 800371e:	601a      	str	r2, [r3, #0]
  r->_mp_size = 0;
 8003720:	9b01      	ldr	r3, [sp, #4]
 8003722:	2200      	movs	r2, #0
 8003724:	605a      	str	r2, [r3, #4]
  r->_mp_d = gmp_xalloc_limbs (1);
 8003726:	2001      	movs	r0, #1
 8003728:	f7fd fd80 	bl	800122c <gmp_xalloc_limbs>
 800372c:	4602      	mov	r2, r0
 800372e:	9b01      	ldr	r3, [sp, #4]
 8003730:	609a      	str	r2, [r3, #8]
}
 8003732:	b003      	add	sp, #12
 8003734:	f85d fb04 	ldr.w	pc, [sp], #4

08003738 <mpz_init2>:

/* The utility of this function is a bit limited, since many functions
   assigns the result variable using mpz_swap. */
void
mpz_init2 (mpz_t r, mp_bitcnt_t bits)
{
 8003738:	b500      	push	{lr}
 800373a:	b085      	sub	sp, #20
 800373c:	9001      	str	r0, [sp, #4]
 800373e:	9100      	str	r1, [sp, #0]
  mp_size_t rn;

  bits -= (bits != 0);		/* Round down, except if 0 */
 8003740:	9b00      	ldr	r3, [sp, #0]
 8003742:	2b00      	cmp	r3, #0
 8003744:	bf0c      	ite	eq
 8003746:	2300      	moveq	r3, #0
 8003748:	2301      	movne	r3, #1
 800374a:	b2db      	uxtb	r3, r3
 800374c:	9a00      	ldr	r2, [sp, #0]
 800374e:	1ad3      	subs	r3, r2, r3
 8003750:	9300      	str	r3, [sp, #0]
  rn = 1 + bits / GMP_LIMB_BITS;
 8003752:	9b00      	ldr	r3, [sp, #0]
 8003754:	095b      	lsrs	r3, r3, #5
 8003756:	3301      	adds	r3, #1
 8003758:	9303      	str	r3, [sp, #12]

  r->_mp_alloc = rn;
 800375a:	9b01      	ldr	r3, [sp, #4]
 800375c:	9a03      	ldr	r2, [sp, #12]
 800375e:	601a      	str	r2, [r3, #0]
  r->_mp_size = 0;
 8003760:	9b01      	ldr	r3, [sp, #4]
 8003762:	2200      	movs	r2, #0
 8003764:	605a      	str	r2, [r3, #4]
  r->_mp_d = gmp_xalloc_limbs (rn);
 8003766:	9803      	ldr	r0, [sp, #12]
 8003768:	f7fd fd60 	bl	800122c <gmp_xalloc_limbs>
 800376c:	4602      	mov	r2, r0
 800376e:	9b01      	ldr	r3, [sp, #4]
 8003770:	609a      	str	r2, [r3, #8]
}
 8003772:	b005      	add	sp, #20
 8003774:	f85d fb04 	ldr.w	pc, [sp], #4

08003778 <mpz_clear>:

void
mpz_clear (mpz_t r)
{
 8003778:	b500      	push	{lr}
 800377a:	b083      	sub	sp, #12
 800377c:	9001      	str	r0, [sp, #4]
  gmp_free (r->_mp_d);
 800377e:	f240 0308 	movw	r3, #8
 8003782:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	9a01      	ldr	r2, [sp, #4]
 800378a:	6892      	ldr	r2, [r2, #8]
 800378c:	4610      	mov	r0, r2
 800378e:	2100      	movs	r1, #0
 8003790:	4798      	blx	r3
}
 8003792:	b003      	add	sp, #12
 8003794:	f85d fb04 	ldr.w	pc, [sp], #4

08003798 <mpz_realloc>:

static void *
mpz_realloc (mpz_t r, mp_size_t size)
{
 8003798:	b500      	push	{lr}
 800379a:	b083      	sub	sp, #12
 800379c:	9001      	str	r0, [sp, #4]
 800379e:	9100      	str	r1, [sp, #0]
  size = GMP_MAX (size, 1);
 80037a0:	9b00      	ldr	r3, [sp, #0]
 80037a2:	2b01      	cmp	r3, #1
 80037a4:	bfb8      	it	lt
 80037a6:	2301      	movlt	r3, #1
 80037a8:	9300      	str	r3, [sp, #0]

  r->_mp_d = gmp_xrealloc_limbs (r->_mp_d, size);
 80037aa:	9b01      	ldr	r3, [sp, #4]
 80037ac:	689b      	ldr	r3, [r3, #8]
 80037ae:	4618      	mov	r0, r3
 80037b0:	9900      	ldr	r1, [sp, #0]
 80037b2:	f7fd fd4d 	bl	8001250 <gmp_xrealloc_limbs>
 80037b6:	4602      	mov	r2, r0
 80037b8:	9b01      	ldr	r3, [sp, #4]
 80037ba:	609a      	str	r2, [r3, #8]
  r->_mp_alloc = size;
 80037bc:	9b01      	ldr	r3, [sp, #4]
 80037be:	9a00      	ldr	r2, [sp, #0]
 80037c0:	601a      	str	r2, [r3, #0]

  if (GMP_ABS (r->_mp_size) > size)
 80037c2:	9b01      	ldr	r3, [sp, #4]
 80037c4:	685b      	ldr	r3, [r3, #4]
 80037c6:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80037ca:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80037ce:	9b00      	ldr	r3, [sp, #0]
 80037d0:	429a      	cmp	r2, r3
 80037d2:	dd02      	ble.n	80037da <mpz_realloc+0x42>
    r->_mp_size = 0;
 80037d4:	9b01      	ldr	r3, [sp, #4]
 80037d6:	2200      	movs	r2, #0
 80037d8:	605a      	str	r2, [r3, #4]

  return r->_mp_d;
 80037da:	9b01      	ldr	r3, [sp, #4]
 80037dc:	689b      	ldr	r3, [r3, #8]
}
 80037de:	4618      	mov	r0, r3
 80037e0:	b003      	add	sp, #12
 80037e2:	f85d fb04 	ldr.w	pc, [sp], #4
 80037e6:	bf00      	nop

080037e8 <mpz_set_si>:
			  : (z)->_mp_d)

/* MPZ assignment and basic conversions. */
void
mpz_set_si (mpz_t r, signed long int x)
{
 80037e8:	b500      	push	{lr}
 80037ea:	b083      	sub	sp, #12
 80037ec:	9001      	str	r0, [sp, #4]
 80037ee:	9100      	str	r1, [sp, #0]
  if (x >= 0)
 80037f0:	9b00      	ldr	r3, [sp, #0]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	db05      	blt.n	8003802 <mpz_set_si+0x1a>
    mpz_set_ui (r, x);
 80037f6:	9b00      	ldr	r3, [sp, #0]
 80037f8:	9801      	ldr	r0, [sp, #4]
 80037fa:	4619      	mov	r1, r3
 80037fc:	f000 f80e 	bl	800381c <mpz_set_ui>
 8003800:	e008      	b.n	8003814 <mpz_set_si+0x2c>
  else /* (x < 0) */
    {
      r->_mp_size = -1;
 8003802:	9b01      	ldr	r3, [sp, #4]
 8003804:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003808:	605a      	str	r2, [r3, #4]
      r->_mp_d[0] = GMP_NEG_CAST (unsigned long int, x);
 800380a:	9b01      	ldr	r3, [sp, #4]
 800380c:	689b      	ldr	r3, [r3, #8]
 800380e:	9a00      	ldr	r2, [sp, #0]
 8003810:	4252      	negs	r2, r2
 8003812:	601a      	str	r2, [r3, #0]
    }
}
 8003814:	b003      	add	sp, #12
 8003816:	f85d fb04 	ldr.w	pc, [sp], #4
 800381a:	bf00      	nop

0800381c <mpz_set_ui>:

void
mpz_set_ui (mpz_t r, unsigned long int x)
{
 800381c:	b082      	sub	sp, #8
 800381e:	9001      	str	r0, [sp, #4]
 8003820:	9100      	str	r1, [sp, #0]
  if (x > 0)
 8003822:	9b00      	ldr	r3, [sp, #0]
 8003824:	2b00      	cmp	r3, #0
 8003826:	d007      	beq.n	8003838 <mpz_set_ui+0x1c>
    {
      r->_mp_size = 1;
 8003828:	9b01      	ldr	r3, [sp, #4]
 800382a:	2201      	movs	r2, #1
 800382c:	605a      	str	r2, [r3, #4]
      r->_mp_d[0] = x;
 800382e:	9b01      	ldr	r3, [sp, #4]
 8003830:	689b      	ldr	r3, [r3, #8]
 8003832:	9a00      	ldr	r2, [sp, #0]
 8003834:	601a      	str	r2, [r3, #0]
 8003836:	e002      	b.n	800383e <mpz_set_ui+0x22>
    }
  else
    r->_mp_size = 0;
 8003838:	9b01      	ldr	r3, [sp, #4]
 800383a:	2200      	movs	r2, #0
 800383c:	605a      	str	r2, [r3, #4]
}
 800383e:	b002      	add	sp, #8
 8003840:	4770      	bx	lr
 8003842:	bf00      	nop

08003844 <mpz_set>:

void
mpz_set (mpz_t r, const mpz_t x)
{
 8003844:	b500      	push	{lr}
 8003846:	b085      	sub	sp, #20
 8003848:	9001      	str	r0, [sp, #4]
 800384a:	9100      	str	r1, [sp, #0]
  /* Allow the NOP r == x */
  if (r != x)
 800384c:	9a01      	ldr	r2, [sp, #4]
 800384e:	9b00      	ldr	r3, [sp, #0]
 8003850:	429a      	cmp	r2, r3
 8003852:	d01e      	beq.n	8003892 <mpz_set+0x4e>
    {
      mp_size_t n;
      mp_ptr rp;

      n = GMP_ABS (x->_mp_size);
 8003854:	9b00      	ldr	r3, [sp, #0]
 8003856:	685b      	ldr	r3, [r3, #4]
 8003858:	2b00      	cmp	r3, #0
 800385a:	bfb8      	it	lt
 800385c:	425b      	neglt	r3, r3
 800385e:	9303      	str	r3, [sp, #12]
      rp = MPZ_REALLOC (r, n);
 8003860:	9b01      	ldr	r3, [sp, #4]
 8003862:	681a      	ldr	r2, [r3, #0]
 8003864:	9b03      	ldr	r3, [sp, #12]
 8003866:	429a      	cmp	r2, r3
 8003868:	da05      	bge.n	8003876 <mpz_set+0x32>
 800386a:	9801      	ldr	r0, [sp, #4]
 800386c:	9903      	ldr	r1, [sp, #12]
 800386e:	f7ff ff93 	bl	8003798 <mpz_realloc>
 8003872:	4603      	mov	r3, r0
 8003874:	e001      	b.n	800387a <mpz_set+0x36>
 8003876:	9b01      	ldr	r3, [sp, #4]
 8003878:	689b      	ldr	r3, [r3, #8]
 800387a:	9302      	str	r3, [sp, #8]

      mpn_copyi (rp, x->_mp_d, n);
 800387c:	9b00      	ldr	r3, [sp, #0]
 800387e:	689b      	ldr	r3, [r3, #8]
 8003880:	9802      	ldr	r0, [sp, #8]
 8003882:	4619      	mov	r1, r3
 8003884:	9a03      	ldr	r2, [sp, #12]
 8003886:	f7fd fd09 	bl	800129c <mpn_copyi>
      r->_mp_size = x->_mp_size;
 800388a:	9b00      	ldr	r3, [sp, #0]
 800388c:	685a      	ldr	r2, [r3, #4]
 800388e:	9b01      	ldr	r3, [sp, #4]
 8003890:	605a      	str	r2, [r3, #4]
    }
}
 8003892:	b005      	add	sp, #20
 8003894:	f85d fb04 	ldr.w	pc, [sp], #4

08003898 <mpz_init_set_si>:

void
mpz_init_set_si (mpz_t r, signed long int x)
{
 8003898:	b500      	push	{lr}
 800389a:	b083      	sub	sp, #12
 800389c:	9001      	str	r0, [sp, #4]
 800389e:	9100      	str	r1, [sp, #0]
  mpz_init (r);
 80038a0:	9801      	ldr	r0, [sp, #4]
 80038a2:	f7ff ff37 	bl	8003714 <mpz_init>
  mpz_set_si (r, x);
 80038a6:	9801      	ldr	r0, [sp, #4]
 80038a8:	9900      	ldr	r1, [sp, #0]
 80038aa:	f7ff ff9d 	bl	80037e8 <mpz_set_si>
}
 80038ae:	b003      	add	sp, #12
 80038b0:	f85d fb04 	ldr.w	pc, [sp], #4

080038b4 <mpz_init_set_ui>:

void
mpz_init_set_ui (mpz_t r, unsigned long int x)
{
 80038b4:	b500      	push	{lr}
 80038b6:	b083      	sub	sp, #12
 80038b8:	9001      	str	r0, [sp, #4]
 80038ba:	9100      	str	r1, [sp, #0]
  mpz_init (r);
 80038bc:	9801      	ldr	r0, [sp, #4]
 80038be:	f7ff ff29 	bl	8003714 <mpz_init>
  mpz_set_ui (r, x);
 80038c2:	9801      	ldr	r0, [sp, #4]
 80038c4:	9900      	ldr	r1, [sp, #0]
 80038c6:	f7ff ffa9 	bl	800381c <mpz_set_ui>
}
 80038ca:	b003      	add	sp, #12
 80038cc:	f85d fb04 	ldr.w	pc, [sp], #4

080038d0 <mpz_init_set>:

void
mpz_init_set (mpz_t r, const mpz_t x)
{
 80038d0:	b500      	push	{lr}
 80038d2:	b083      	sub	sp, #12
 80038d4:	9001      	str	r0, [sp, #4]
 80038d6:	9100      	str	r1, [sp, #0]
  mpz_init (r);
 80038d8:	9801      	ldr	r0, [sp, #4]
 80038da:	f7ff ff1b 	bl	8003714 <mpz_init>
  mpz_set (r, x);
 80038de:	9801      	ldr	r0, [sp, #4]
 80038e0:	9900      	ldr	r1, [sp, #0]
 80038e2:	f7ff ffaf 	bl	8003844 <mpz_set>
}
 80038e6:	b003      	add	sp, #12
 80038e8:	f85d fb04 	ldr.w	pc, [sp], #4

080038ec <mpz_fits_slong_p>:

int
mpz_fits_slong_p (const mpz_t u)
{
 80038ec:	b084      	sub	sp, #16
 80038ee:	9001      	str	r0, [sp, #4]
  mp_size_t us = u->_mp_size;
 80038f0:	9b01      	ldr	r3, [sp, #4]
 80038f2:	685b      	ldr	r3, [r3, #4]
 80038f4:	9303      	str	r3, [sp, #12]

  if (us == 0)
 80038f6:	9b03      	ldr	r3, [sp, #12]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d101      	bne.n	8003900 <mpz_fits_slong_p+0x14>
    return 1;
 80038fc:	2301      	movs	r3, #1
 80038fe:	e018      	b.n	8003932 <mpz_fits_slong_p+0x46>
  else if (us == 1)
 8003900:	9b03      	ldr	r3, [sp, #12]
 8003902:	2b01      	cmp	r3, #1
 8003904:	d106      	bne.n	8003914 <mpz_fits_slong_p+0x28>
    return u->_mp_d[0] < GMP_LIMB_HIGHBIT;
 8003906:	9b01      	ldr	r3, [sp, #4]
 8003908:	689b      	ldr	r3, [r3, #8]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	43db      	mvns	r3, r3
 800390e:	0fdb      	lsrs	r3, r3, #31
 8003910:	b2db      	uxtb	r3, r3
 8003912:	e00e      	b.n	8003932 <mpz_fits_slong_p+0x46>
  else if (us == -1)
 8003914:	9b03      	ldr	r3, [sp, #12]
 8003916:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800391a:	d109      	bne.n	8003930 <mpz_fits_slong_p+0x44>
    return u->_mp_d[0] <= GMP_LIMB_HIGHBIT;
 800391c:	9b01      	ldr	r3, [sp, #4]
 800391e:	689b      	ldr	r3, [r3, #8]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003926:	bf8c      	ite	hi
 8003928:	2300      	movhi	r3, #0
 800392a:	2301      	movls	r3, #1
 800392c:	b2db      	uxtb	r3, r3
 800392e:	e000      	b.n	8003932 <mpz_fits_slong_p+0x46>
  else
    return 0;
 8003930:	2300      	movs	r3, #0
}
 8003932:	4618      	mov	r0, r3
 8003934:	b004      	add	sp, #16
 8003936:	4770      	bx	lr

08003938 <mpz_fits_ulong_p>:

int
mpz_fits_ulong_p (const mpz_t u)
{
 8003938:	b084      	sub	sp, #16
 800393a:	9001      	str	r0, [sp, #4]
  mp_size_t us = u->_mp_size;
 800393c:	9b01      	ldr	r3, [sp, #4]
 800393e:	685b      	ldr	r3, [r3, #4]
 8003940:	9303      	str	r3, [sp, #12]

  return (us == (us > 0));
 8003942:	9b03      	ldr	r3, [sp, #12]
 8003944:	2b00      	cmp	r3, #0
 8003946:	bfd4      	ite	le
 8003948:	2300      	movle	r3, #0
 800394a:	2301      	movgt	r3, #1
 800394c:	b2db      	uxtb	r3, r3
 800394e:	461a      	mov	r2, r3
 8003950:	9b03      	ldr	r3, [sp, #12]
 8003952:	429a      	cmp	r2, r3
 8003954:	bf14      	ite	ne
 8003956:	2300      	movne	r3, #0
 8003958:	2301      	moveq	r3, #1
 800395a:	b2db      	uxtb	r3, r3
}
 800395c:	4618      	mov	r0, r3
 800395e:	b004      	add	sp, #16
 8003960:	4770      	bx	lr
 8003962:	bf00      	nop

08003964 <mpz_get_si>:

long int
mpz_get_si (const mpz_t u)
{
 8003964:	b084      	sub	sp, #16
 8003966:	9001      	str	r0, [sp, #4]
  mp_size_t us = u->_mp_size;
 8003968:	9b01      	ldr	r3, [sp, #4]
 800396a:	685b      	ldr	r3, [r3, #4]
 800396c:	9303      	str	r3, [sp, #12]

  if (us > 0)
 800396e:	9b03      	ldr	r3, [sp, #12]
 8003970:	2b00      	cmp	r3, #0
 8003972:	dd05      	ble.n	8003980 <mpz_get_si+0x1c>
    return (long) (u->_mp_d[0] & ~GMP_LIMB_HIGHBIT);
 8003974:	9b01      	ldr	r3, [sp, #4]
 8003976:	689b      	ldr	r3, [r3, #8]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800397e:	e00a      	b.n	8003996 <mpz_get_si+0x32>
  else if (us < 0)
 8003980:	9b03      	ldr	r3, [sp, #12]
 8003982:	2b00      	cmp	r3, #0
 8003984:	da06      	bge.n	8003994 <mpz_get_si+0x30>
    return (long) (- u->_mp_d[0] | GMP_LIMB_HIGHBIT);
 8003986:	9b01      	ldr	r3, [sp, #4]
 8003988:	689b      	ldr	r3, [r3, #8]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	425b      	negs	r3, r3
 800398e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003992:	e000      	b.n	8003996 <mpz_get_si+0x32>
  else
    return 0;
 8003994:	2300      	movs	r3, #0
}
 8003996:	4618      	mov	r0, r3
 8003998:	b004      	add	sp, #16
 800399a:	4770      	bx	lr

0800399c <mpz_get_ui>:

unsigned long int
mpz_get_ui (const mpz_t u)
{
 800399c:	b082      	sub	sp, #8
 800399e:	9001      	str	r0, [sp, #4]
  return u->_mp_size == 0 ? 0 : u->_mp_d[0];
 80039a0:	9b01      	ldr	r3, [sp, #4]
 80039a2:	685b      	ldr	r3, [r3, #4]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d003      	beq.n	80039b0 <mpz_get_ui+0x14>
 80039a8:	9b01      	ldr	r3, [sp, #4]
 80039aa:	689b      	ldr	r3, [r3, #8]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	e000      	b.n	80039b2 <mpz_get_ui+0x16>
 80039b0:	2300      	movs	r3, #0
}
 80039b2:	4618      	mov	r0, r3
 80039b4:	b002      	add	sp, #8
 80039b6:	4770      	bx	lr

080039b8 <mpz_size>:

size_t
mpz_size (const mpz_t u)
{
 80039b8:	b082      	sub	sp, #8
 80039ba:	9001      	str	r0, [sp, #4]
  return GMP_ABS (u->_mp_size);
 80039bc:	9b01      	ldr	r3, [sp, #4]
 80039be:	685b      	ldr	r3, [r3, #4]
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	bfb8      	it	lt
 80039c4:	425b      	neglt	r3, r3
}
 80039c6:	4618      	mov	r0, r3
 80039c8:	b002      	add	sp, #8
 80039ca:	4770      	bx	lr

080039cc <mpz_getlimbn>:

mp_limb_t
mpz_getlimbn (const mpz_t u, mp_size_t n)
{
 80039cc:	b082      	sub	sp, #8
 80039ce:	9001      	str	r0, [sp, #4]
 80039d0:	9100      	str	r1, [sp, #0]
  if (n >= 0 && n < GMP_ABS (u->_mp_size))
 80039d2:	9b00      	ldr	r3, [sp, #0]
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	db0f      	blt.n	80039f8 <mpz_getlimbn+0x2c>
 80039d8:	9b01      	ldr	r3, [sp, #4]
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80039e0:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80039e4:	9b00      	ldr	r3, [sp, #0]
 80039e6:	429a      	cmp	r2, r3
 80039e8:	dd06      	ble.n	80039f8 <mpz_getlimbn+0x2c>
    return u->_mp_d[n];
 80039ea:	9b01      	ldr	r3, [sp, #4]
 80039ec:	689a      	ldr	r2, [r3, #8]
 80039ee:	9b00      	ldr	r3, [sp, #0]
 80039f0:	009b      	lsls	r3, r3, #2
 80039f2:	4413      	add	r3, r2
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	e000      	b.n	80039fa <mpz_getlimbn+0x2e>
  else
    return 0;
 80039f8:	2300      	movs	r3, #0
}
 80039fa:	4618      	mov	r0, r3
 80039fc:	b002      	add	sp, #8
 80039fe:	4770      	bx	lr

08003a00 <mpz_realloc2>:

void
mpz_realloc2 (mpz_t x, mp_bitcnt_t n)
{
 8003a00:	b500      	push	{lr}
 8003a02:	b083      	sub	sp, #12
 8003a04:	9001      	str	r0, [sp, #4]
 8003a06:	9100      	str	r1, [sp, #0]
  mpz_realloc (x, 1 + (n - (n != 0)) / GMP_LIMB_BITS);
 8003a08:	9b00      	ldr	r3, [sp, #0]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	bf0c      	ite	eq
 8003a0e:	2300      	moveq	r3, #0
 8003a10:	2301      	movne	r3, #1
 8003a12:	b2db      	uxtb	r3, r3
 8003a14:	9a00      	ldr	r2, [sp, #0]
 8003a16:	1ad3      	subs	r3, r2, r3
 8003a18:	095b      	lsrs	r3, r3, #5
 8003a1a:	3301      	adds	r3, #1
 8003a1c:	9801      	ldr	r0, [sp, #4]
 8003a1e:	4619      	mov	r1, r3
 8003a20:	f7ff feba 	bl	8003798 <mpz_realloc>
}
 8003a24:	b003      	add	sp, #12
 8003a26:	f85d fb04 	ldr.w	pc, [sp], #4
 8003a2a:	bf00      	nop

08003a2c <mpz_limbs_read>:

mp_srcptr
mpz_limbs_read (mpz_srcptr x)
{
 8003a2c:	b082      	sub	sp, #8
 8003a2e:	9001      	str	r0, [sp, #4]
  return x->_mp_d;;
 8003a30:	9b01      	ldr	r3, [sp, #4]
 8003a32:	689b      	ldr	r3, [r3, #8]
}
 8003a34:	4618      	mov	r0, r3
 8003a36:	b002      	add	sp, #8
 8003a38:	4770      	bx	lr
 8003a3a:	bf00      	nop

08003a3c <mpz_limbs_modify>:

mp_ptr
mpz_limbs_modify (mpz_t x, mp_size_t n)
{
 8003a3c:	b500      	push	{lr}
 8003a3e:	b083      	sub	sp, #12
 8003a40:	9001      	str	r0, [sp, #4]
 8003a42:	9100      	str	r1, [sp, #0]
  assert (n > 0);
 8003a44:	9b00      	ldr	r3, [sp, #0]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	dc0f      	bgt.n	8003a6a <mpz_limbs_modify+0x2e>
 8003a4a:	f642 2014 	movw	r0, #10772	; 0x2a14
 8003a4e:	f6c0 0001 	movt	r0, #2049	; 0x801
 8003a52:	f240 6109 	movw	r1, #1545	; 0x609
 8003a56:	f243 02b0 	movw	r2, #12464	; 0x30b0
 8003a5a:	f6c0 0201 	movt	r2, #2049	; 0x801
 8003a5e:	f642 238c 	movw	r3, #10892	; 0x2a8c
 8003a62:	f6c0 0301 	movt	r3, #2049	; 0x801
 8003a66:	f008 fedb 	bl	800c820 <__assert_func>
  return MPZ_REALLOC (x, n);
 8003a6a:	9b01      	ldr	r3, [sp, #4]
 8003a6c:	681a      	ldr	r2, [r3, #0]
 8003a6e:	9b00      	ldr	r3, [sp, #0]
 8003a70:	429a      	cmp	r2, r3
 8003a72:	da05      	bge.n	8003a80 <mpz_limbs_modify+0x44>
 8003a74:	9801      	ldr	r0, [sp, #4]
 8003a76:	9900      	ldr	r1, [sp, #0]
 8003a78:	f7ff fe8e 	bl	8003798 <mpz_realloc>
 8003a7c:	4603      	mov	r3, r0
 8003a7e:	e001      	b.n	8003a84 <mpz_limbs_modify+0x48>
 8003a80:	9b01      	ldr	r3, [sp, #4]
 8003a82:	689b      	ldr	r3, [r3, #8]
}
 8003a84:	4618      	mov	r0, r3
 8003a86:	b003      	add	sp, #12
 8003a88:	f85d fb04 	ldr.w	pc, [sp], #4

08003a8c <mpz_limbs_write>:

mp_ptr
mpz_limbs_write (mpz_t x, mp_size_t n)
{
 8003a8c:	b500      	push	{lr}
 8003a8e:	b083      	sub	sp, #12
 8003a90:	9001      	str	r0, [sp, #4]
 8003a92:	9100      	str	r1, [sp, #0]
  return mpz_limbs_modify (x, n);
 8003a94:	9801      	ldr	r0, [sp, #4]
 8003a96:	9900      	ldr	r1, [sp, #0]
 8003a98:	f7ff ffd0 	bl	8003a3c <mpz_limbs_modify>
 8003a9c:	4603      	mov	r3, r0
}
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	b003      	add	sp, #12
 8003aa2:	f85d fb04 	ldr.w	pc, [sp], #4
 8003aa6:	bf00      	nop

08003aa8 <mpz_limbs_finish>:

void
mpz_limbs_finish (mpz_t x, mp_size_t xs)
{
 8003aa8:	b500      	push	{lr}
 8003aaa:	b085      	sub	sp, #20
 8003aac:	9001      	str	r0, [sp, #4]
 8003aae:	9100      	str	r1, [sp, #0]
  mp_size_t xn;
  xn = mpn_normalized_size (x->_mp_d, GMP_ABS (xs));
 8003ab0:	9b01      	ldr	r3, [sp, #4]
 8003ab2:	689a      	ldr	r2, [r3, #8]
 8003ab4:	9b00      	ldr	r3, [sp, #0]
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	bfb8      	it	lt
 8003aba:	425b      	neglt	r3, r3
 8003abc:	4610      	mov	r0, r2
 8003abe:	4619      	mov	r1, r3
 8003ac0:	f7fd fc66 	bl	8001390 <mpn_normalized_size>
 8003ac4:	9003      	str	r0, [sp, #12]
  x->_mp_size = xs < 0 ? -xn : xn;
 8003ac6:	9b00      	ldr	r3, [sp, #0]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	da02      	bge.n	8003ad2 <mpz_limbs_finish+0x2a>
 8003acc:	9b03      	ldr	r3, [sp, #12]
 8003ace:	425b      	negs	r3, r3
 8003ad0:	e000      	b.n	8003ad4 <mpz_limbs_finish+0x2c>
 8003ad2:	9b03      	ldr	r3, [sp, #12]
 8003ad4:	9a01      	ldr	r2, [sp, #4]
 8003ad6:	6053      	str	r3, [r2, #4]
}
 8003ad8:	b005      	add	sp, #20
 8003ada:	f85d fb04 	ldr.w	pc, [sp], #4
 8003ade:	bf00      	nop

08003ae0 <mpz_roinit_n>:

mpz_srcptr
mpz_roinit_n (mpz_t x, mp_srcptr xp, mp_size_t xs)
{
 8003ae0:	b500      	push	{lr}
 8003ae2:	b085      	sub	sp, #20
 8003ae4:	9003      	str	r0, [sp, #12]
 8003ae6:	9102      	str	r1, [sp, #8]
 8003ae8:	9201      	str	r2, [sp, #4]
  x->_mp_alloc = 0;
 8003aea:	9b03      	ldr	r3, [sp, #12]
 8003aec:	2200      	movs	r2, #0
 8003aee:	601a      	str	r2, [r3, #0]
  x->_mp_d = (mp_ptr) xp;
 8003af0:	9b03      	ldr	r3, [sp, #12]
 8003af2:	9a02      	ldr	r2, [sp, #8]
 8003af4:	609a      	str	r2, [r3, #8]
  mpz_limbs_finish (x, xs);
 8003af6:	9803      	ldr	r0, [sp, #12]
 8003af8:	9901      	ldr	r1, [sp, #4]
 8003afa:	f7ff ffd5 	bl	8003aa8 <mpz_limbs_finish>
  return x;
 8003afe:	9b03      	ldr	r3, [sp, #12]
}
 8003b00:	4618      	mov	r0, r3
 8003b02:	b005      	add	sp, #20
 8003b04:	f85d fb04 	ldr.w	pc, [sp], #4

08003b08 <mpz_set_d>:


/* Conversions and comparison to double. */
void
mpz_set_d (mpz_t r, double x)
{
 8003b08:	b510      	push	{r4, lr}
 8003b0a:	b08e      	sub	sp, #56	; 0x38
 8003b0c:	9003      	str	r0, [sp, #12]
 8003b0e:	ed8d 0b00 	vstr	d0, [sp]
  double Bi;
  mp_limb_t f;

  /* x != x is true when x is a NaN, and x == x * 0.5 is true when x is
     zero or infinity. */
  if (x != x || x == x * 0.5)
 8003b12:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003b16:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003b1a:	f008 f955 	bl	800bdc8 <__aeabi_dcmpeq>
 8003b1e:	4603      	mov	r3, r0
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d014      	beq.n	8003b4e <mpz_set_d+0x46>
 8003b24:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003b28:	f04f 0200 	mov.w	r2, #0
 8003b2c:	f04f 0300 	mov.w	r3, #0
 8003b30:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8003b34:	f007 fee0 	bl	800b8f8 <__aeabi_dmul>
 8003b38:	4602      	mov	r2, r0
 8003b3a:	460b      	mov	r3, r1
 8003b3c:	4610      	mov	r0, r2
 8003b3e:	4619      	mov	r1, r3
 8003b40:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003b44:	f008 f940 	bl	800bdc8 <__aeabi_dcmpeq>
 8003b48:	4603      	mov	r3, r0
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d003      	beq.n	8003b56 <mpz_set_d+0x4e>
    {
      r->_mp_size = 0;
 8003b4e:	9b03      	ldr	r3, [sp, #12]
 8003b50:	2200      	movs	r2, #0
 8003b52:	605a      	str	r2, [r3, #4]
      return;
 8003b54:	e0f0      	b.n	8003d38 <mpz_set_d+0x230>
    }

  sign = x < 0.0 ;
 8003b56:	2301      	movs	r3, #1
 8003b58:	461c      	mov	r4, r3
 8003b5a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003b5e:	f04f 0200 	mov.w	r2, #0
 8003b62:	f04f 0300 	mov.w	r3, #0
 8003b66:	f008 f939 	bl	800bddc <__aeabi_dcmplt>
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d101      	bne.n	8003b74 <mpz_set_d+0x6c>
 8003b70:	2300      	movs	r3, #0
 8003b72:	461c      	mov	r4, r3
 8003b74:	b2e3      	uxtb	r3, r4
 8003b76:	930b      	str	r3, [sp, #44]	; 0x2c
  if (sign)
 8003b78:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d005      	beq.n	8003b8a <mpz_set_d+0x82>
    x = - x;
 8003b7e:	9b00      	ldr	r3, [sp, #0]
 8003b80:	9300      	str	r3, [sp, #0]
 8003b82:	9b01      	ldr	r3, [sp, #4]
 8003b84:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8003b88:	9301      	str	r3, [sp, #4]

  if (x < 1.0)
 8003b8a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003b8e:	f04f 0200 	mov.w	r2, #0
 8003b92:	f04f 0300 	mov.w	r3, #0
 8003b96:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8003b9a:	f008 f91f 	bl	800bddc <__aeabi_dcmplt>
 8003b9e:	4603      	mov	r3, r0
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d003      	beq.n	8003bac <mpz_set_d+0xa4>
    {
      r->_mp_size = 0;
 8003ba4:	9b03      	ldr	r3, [sp, #12]
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	605a      	str	r2, [r3, #4]
      return;
 8003baa:	e0c5      	b.n	8003d38 <mpz_set_d+0x230>
    }
  B = 2.0 * (double) GMP_LIMB_HIGHBIT;
 8003bac:	f04f 0200 	mov.w	r2, #0
 8003bb0:	f04f 0300 	mov.w	r3, #0
 8003bb4:	f2c4 13f0 	movt	r3, #16880	; 0x41f0
 8003bb8:	e9cd 2308 	strd	r2, r3, [sp, #32]
  Bi = 1.0 / B;
 8003bbc:	f04f 0000 	mov.w	r0, #0
 8003bc0:	f04f 0100 	mov.w	r1, #0
 8003bc4:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8003bc8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003bcc:	f007 ffbe 	bl	800bb4c <__aeabi_ddiv>
 8003bd0:	4602      	mov	r2, r0
 8003bd2:	460b      	mov	r3, r1
 8003bd4:	e9cd 2306 	strd	r2, r3, [sp, #24]
  for (rn = 1; x >= B; rn++)
 8003bd8:	2301      	movs	r3, #1
 8003bda:	930d      	str	r3, [sp, #52]	; 0x34
 8003bdc:	e00c      	b.n	8003bf8 <mpz_set_d+0xf0>
    x *= Bi;
 8003bde:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003be2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003be6:	f007 fe87 	bl	800b8f8 <__aeabi_dmul>
 8003bea:	4602      	mov	r2, r0
 8003bec:	460b      	mov	r3, r1
 8003bee:	e9cd 2300 	strd	r2, r3, [sp]
      r->_mp_size = 0;
      return;
    }
  B = 2.0 * (double) GMP_LIMB_HIGHBIT;
  Bi = 1.0 / B;
  for (rn = 1; x >= B; rn++)
 8003bf2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003bf4:	3301      	adds	r3, #1
 8003bf6:	930d      	str	r3, [sp, #52]	; 0x34
 8003bf8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003bfc:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003c00:	f008 f900 	bl	800be04 <__aeabi_dcmpge>
 8003c04:	4603      	mov	r3, r0
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d1e9      	bne.n	8003bde <mpz_set_d+0xd6>
    x *= Bi;

  rp = MPZ_REALLOC (r, rn);
 8003c0a:	9b03      	ldr	r3, [sp, #12]
 8003c0c:	681a      	ldr	r2, [r3, #0]
 8003c0e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003c10:	429a      	cmp	r2, r3
 8003c12:	da05      	bge.n	8003c20 <mpz_set_d+0x118>
 8003c14:	9803      	ldr	r0, [sp, #12]
 8003c16:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003c18:	f7ff fdbe 	bl	8003798 <mpz_realloc>
 8003c1c:	4603      	mov	r3, r0
 8003c1e:	e001      	b.n	8003c24 <mpz_set_d+0x11c>
 8003c20:	9b03      	ldr	r3, [sp, #12]
 8003c22:	689b      	ldr	r3, [r3, #8]
 8003c24:	9305      	str	r3, [sp, #20]

  f = (mp_limb_t) x;
 8003c26:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003c2a:	f008 f8ff 	bl	800be2c <__aeabi_d2uiz>
 8003c2e:	4603      	mov	r3, r0
 8003c30:	9304      	str	r3, [sp, #16]
  x -= f;
 8003c32:	9804      	ldr	r0, [sp, #16]
 8003c34:	f007 fdea 	bl	800b80c <__aeabi_ui2d>
 8003c38:	4602      	mov	r2, r0
 8003c3a:	460b      	mov	r3, r1
 8003c3c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003c40:	f007 fca6 	bl	800b590 <__aeabi_dsub>
 8003c44:	4602      	mov	r2, r0
 8003c46:	460b      	mov	r3, r1
 8003c48:	e9cd 2300 	strd	r2, r3, [sp]
  assert (x < 1.0);
 8003c4c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003c50:	f04f 0200 	mov.w	r2, #0
 8003c54:	f04f 0300 	mov.w	r3, #0
 8003c58:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8003c5c:	f008 f8be 	bl	800bddc <__aeabi_dcmplt>
 8003c60:	4603      	mov	r3, r0
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d10f      	bne.n	8003c86 <mpz_set_d+0x17e>
 8003c66:	f642 2014 	movw	r0, #10772	; 0x2a14
 8003c6a:	f6c0 0001 	movt	r0, #2049	; 0x801
 8003c6e:	f240 614a 	movw	r1, #1610	; 0x64a
 8003c72:	f243 02c4 	movw	r2, #12484	; 0x30c4
 8003c76:	f6c0 0201 	movt	r2, #2049	; 0x801
 8003c7a:	f642 4350 	movw	r3, #11344	; 0x2c50
 8003c7e:	f6c0 0301 	movt	r3, #2049	; 0x801
 8003c82:	f008 fdcd 	bl	800c820 <__assert_func>
  i = rn-1;
 8003c86:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003c88:	3b01      	subs	r3, #1
 8003c8a:	930c      	str	r3, [sp, #48]	; 0x30
  rp[i] = f;
 8003c8c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003c8e:	009b      	lsls	r3, r3, #2
 8003c90:	9a05      	ldr	r2, [sp, #20]
 8003c92:	4413      	add	r3, r2
 8003c94:	9a04      	ldr	r2, [sp, #16]
 8003c96:	601a      	str	r2, [r3, #0]
  while (--i >= 0)
 8003c98:	e03f      	b.n	8003d1a <mpz_set_d+0x212>
    {
      x = B * x;
 8003c9a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003c9e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003ca2:	f007 fe29 	bl	800b8f8 <__aeabi_dmul>
 8003ca6:	4602      	mov	r2, r0
 8003ca8:	460b      	mov	r3, r1
 8003caa:	e9cd 2300 	strd	r2, r3, [sp]
      f = (mp_limb_t) x;
 8003cae:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003cb2:	f008 f8bb 	bl	800be2c <__aeabi_d2uiz>
 8003cb6:	4603      	mov	r3, r0
 8003cb8:	9304      	str	r3, [sp, #16]
      x -= f;
 8003cba:	9804      	ldr	r0, [sp, #16]
 8003cbc:	f007 fda6 	bl	800b80c <__aeabi_ui2d>
 8003cc0:	4602      	mov	r2, r0
 8003cc2:	460b      	mov	r3, r1
 8003cc4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003cc8:	f007 fc62 	bl	800b590 <__aeabi_dsub>
 8003ccc:	4602      	mov	r2, r0
 8003cce:	460b      	mov	r3, r1
 8003cd0:	e9cd 2300 	strd	r2, r3, [sp]
      assert (x < 1.0);
 8003cd4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003cd8:	f04f 0200 	mov.w	r2, #0
 8003cdc:	f04f 0300 	mov.w	r3, #0
 8003ce0:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8003ce4:	f008 f87a 	bl	800bddc <__aeabi_dcmplt>
 8003ce8:	4603      	mov	r3, r0
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d10f      	bne.n	8003d0e <mpz_set_d+0x206>
 8003cee:	f642 2014 	movw	r0, #10772	; 0x2a14
 8003cf2:	f6c0 0001 	movt	r0, #2049	; 0x801
 8003cf6:	f240 6152 	movw	r1, #1618	; 0x652
 8003cfa:	f243 02c4 	movw	r2, #12484	; 0x30c4
 8003cfe:	f6c0 0201 	movt	r2, #2049	; 0x801
 8003d02:	f642 4350 	movw	r3, #11344	; 0x2c50
 8003d06:	f6c0 0301 	movt	r3, #2049	; 0x801
 8003d0a:	f008 fd89 	bl	800c820 <__assert_func>
      rp[i] = f;
 8003d0e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003d10:	009b      	lsls	r3, r3, #2
 8003d12:	9a05      	ldr	r2, [sp, #20]
 8003d14:	4413      	add	r3, r2
 8003d16:	9a04      	ldr	r2, [sp, #16]
 8003d18:	601a      	str	r2, [r3, #0]
  f = (mp_limb_t) x;
  x -= f;
  assert (x < 1.0);
  i = rn-1;
  rp[i] = f;
  while (--i >= 0)
 8003d1a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003d1c:	3b01      	subs	r3, #1
 8003d1e:	930c      	str	r3, [sp, #48]	; 0x30
 8003d20:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	dab9      	bge.n	8003c9a <mpz_set_d+0x192>
      x -= f;
      assert (x < 1.0);
      rp[i] = f;
    }

  r->_mp_size = sign ? - rn : rn;
 8003d26:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d002      	beq.n	8003d32 <mpz_set_d+0x22a>
 8003d2c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003d2e:	425b      	negs	r3, r3
 8003d30:	e000      	b.n	8003d34 <mpz_set_d+0x22c>
 8003d32:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003d34:	9a03      	ldr	r2, [sp, #12]
 8003d36:	6053      	str	r3, [r2, #4]
}
 8003d38:	b00e      	add	sp, #56	; 0x38
 8003d3a:	bd10      	pop	{r4, pc}

08003d3c <mpz_init_set_d>:

void
mpz_init_set_d (mpz_t r, double x)
{
 8003d3c:	b500      	push	{lr}
 8003d3e:	b085      	sub	sp, #20
 8003d40:	9003      	str	r0, [sp, #12]
 8003d42:	ed8d 0b00 	vstr	d0, [sp]
  mpz_init (r);
 8003d46:	9803      	ldr	r0, [sp, #12]
 8003d48:	f7ff fce4 	bl	8003714 <mpz_init>
  mpz_set_d (r, x);
 8003d4c:	9803      	ldr	r0, [sp, #12]
 8003d4e:	ed9d 0b00 	vldr	d0, [sp]
 8003d52:	f7ff fed9 	bl	8003b08 <mpz_set_d>
}
 8003d56:	b005      	add	sp, #20
 8003d58:	f85d fb04 	ldr.w	pc, [sp], #4

08003d5c <mpz_get_d>:

double
mpz_get_d (const mpz_t u)
{
 8003d5c:	b530      	push	{r4, r5, lr}
 8003d5e:	b089      	sub	sp, #36	; 0x24
 8003d60:	9001      	str	r0, [sp, #4]
  mp_size_t un;
  double x;
  double B = 2.0 * (double) GMP_LIMB_HIGHBIT;
 8003d62:	f04f 0200 	mov.w	r2, #0
 8003d66:	f04f 0300 	mov.w	r3, #0
 8003d6a:	f2c4 13f0 	movt	r3, #16880	; 0x41f0
 8003d6e:	e9cd 2302 	strd	r2, r3, [sp, #8]

  un = GMP_ABS (u->_mp_size);
 8003d72:	9b01      	ldr	r3, [sp, #4]
 8003d74:	685b      	ldr	r3, [r3, #4]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	bfb8      	it	lt
 8003d7a:	425b      	neglt	r3, r3
 8003d7c:	9307      	str	r3, [sp, #28]

  if (un == 0)
 8003d7e:	9b07      	ldr	r3, [sp, #28]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d104      	bne.n	8003d8e <mpz_get_d+0x32>
    return 0.0;
 8003d84:	f04f 0200 	mov.w	r2, #0
 8003d88:	f04f 0300 	mov.w	r3, #0
 8003d8c:	e03f      	b.n	8003e0e <mpz_get_d+0xb2>

  x = u->_mp_d[--un];
 8003d8e:	9b01      	ldr	r3, [sp, #4]
 8003d90:	689a      	ldr	r2, [r3, #8]
 8003d92:	9b07      	ldr	r3, [sp, #28]
 8003d94:	3b01      	subs	r3, #1
 8003d96:	9307      	str	r3, [sp, #28]
 8003d98:	9b07      	ldr	r3, [sp, #28]
 8003d9a:	009b      	lsls	r3, r3, #2
 8003d9c:	4413      	add	r3, r2
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	4618      	mov	r0, r3
 8003da2:	f007 fd33 	bl	800b80c <__aeabi_ui2d>
 8003da6:	4602      	mov	r2, r0
 8003da8:	460b      	mov	r3, r1
 8003daa:	e9cd 2304 	strd	r2, r3, [sp, #16]
  while (un > 0)
 8003dae:	e01f      	b.n	8003df0 <mpz_get_d+0x94>
    x = B*x + u->_mp_d[--un];
 8003db0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003db4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003db8:	f007 fd9e 	bl	800b8f8 <__aeabi_dmul>
 8003dbc:	4602      	mov	r2, r0
 8003dbe:	460b      	mov	r3, r1
 8003dc0:	4614      	mov	r4, r2
 8003dc2:	461d      	mov	r5, r3
 8003dc4:	9b01      	ldr	r3, [sp, #4]
 8003dc6:	689a      	ldr	r2, [r3, #8]
 8003dc8:	9b07      	ldr	r3, [sp, #28]
 8003dca:	3b01      	subs	r3, #1
 8003dcc:	9307      	str	r3, [sp, #28]
 8003dce:	9b07      	ldr	r3, [sp, #28]
 8003dd0:	009b      	lsls	r3, r3, #2
 8003dd2:	4413      	add	r3, r2
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	f007 fd18 	bl	800b80c <__aeabi_ui2d>
 8003ddc:	4602      	mov	r2, r0
 8003dde:	460b      	mov	r3, r1
 8003de0:	4620      	mov	r0, r4
 8003de2:	4629      	mov	r1, r5
 8003de4:	f007 fbd6 	bl	800b594 <__adddf3>
 8003de8:	4602      	mov	r2, r0
 8003dea:	460b      	mov	r3, r1
 8003dec:	e9cd 2304 	strd	r2, r3, [sp, #16]

  if (un == 0)
    return 0.0;

  x = u->_mp_d[--un];
  while (un > 0)
 8003df0:	9b07      	ldr	r3, [sp, #28]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	dcdc      	bgt.n	8003db0 <mpz_get_d+0x54>
    x = B*x + u->_mp_d[--un];

  if (u->_mp_size < 0)
 8003df6:	9b01      	ldr	r3, [sp, #4]
 8003df8:	685b      	ldr	r3, [r3, #4]
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	da05      	bge.n	8003e0a <mpz_get_d+0xae>
    x = -x;
 8003dfe:	9b04      	ldr	r3, [sp, #16]
 8003e00:	9304      	str	r3, [sp, #16]
 8003e02:	9b05      	ldr	r3, [sp, #20]
 8003e04:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8003e08:	9305      	str	r3, [sp, #20]

  return x;
 8003e0a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003e0e:	ec43 2b17 	vmov	d7, r2, r3
}
 8003e12:	eeb0 0a47 	vmov.f32	s0, s14
 8003e16:	eef0 0a67 	vmov.f32	s1, s15
 8003e1a:	b009      	add	sp, #36	; 0x24
 8003e1c:	bd30      	pop	{r4, r5, pc}
 8003e1e:	bf00      	nop

08003e20 <mpz_cmpabs_d>:

int
mpz_cmpabs_d (const mpz_t x, double d)
{
 8003e20:	b530      	push	{r4, r5, lr}
 8003e22:	b08d      	sub	sp, #52	; 0x34
 8003e24:	9003      	str	r0, [sp, #12]
 8003e26:	ed8d 0b00 	vstr	d0, [sp]
  mp_size_t xn;
  double B, Bi;
  mp_size_t i;

  xn = x->_mp_size;
 8003e2a:	9b03      	ldr	r3, [sp, #12]
 8003e2c:	685b      	ldr	r3, [r3, #4]
 8003e2e:	930a      	str	r3, [sp, #40]	; 0x28
  d = GMP_ABS (d);
 8003e30:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003e34:	f04f 0200 	mov.w	r2, #0
 8003e38:	f04f 0300 	mov.w	r3, #0
 8003e3c:	f007 ffe2 	bl	800be04 <__aeabi_dcmpge>
 8003e40:	4603      	mov	r3, r0
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d002      	beq.n	8003e4c <mpz_cmpabs_d+0x2c>
 8003e46:	e9dd 4500 	ldrd	r4, r5, [sp]
 8003e4a:	e003      	b.n	8003e54 <mpz_cmpabs_d+0x34>
 8003e4c:	9c00      	ldr	r4, [sp, #0]
 8003e4e:	9b01      	ldr	r3, [sp, #4]
 8003e50:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8003e54:	e9cd 4500 	strd	r4, r5, [sp]

  if (xn != 0)
 8003e58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d071      	beq.n	8003f42 <mpz_cmpabs_d+0x122>
    {
      xn = GMP_ABS (xn);
 8003e5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	bfb8      	it	lt
 8003e64:	425b      	neglt	r3, r3
 8003e66:	930a      	str	r3, [sp, #40]	; 0x28

      B = 2.0 * (double) GMP_LIMB_HIGHBIT;
 8003e68:	f04f 0200 	mov.w	r2, #0
 8003e6c:	f04f 0300 	mov.w	r3, #0
 8003e70:	f2c4 13f0 	movt	r3, #16880	; 0x41f0
 8003e74:	e9cd 2308 	strd	r2, r3, [sp, #32]
      Bi = 1.0 / B;
 8003e78:	f04f 0000 	mov.w	r0, #0
 8003e7c:	f04f 0100 	mov.w	r1, #0
 8003e80:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8003e84:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003e88:	f007 fe60 	bl	800bb4c <__aeabi_ddiv>
 8003e8c:	4602      	mov	r2, r0
 8003e8e:	460b      	mov	r3, r1
 8003e90:	e9cd 2306 	strd	r2, r3, [sp, #24]

      /* Scale d so it can be compared with the top limb. */
      for (i = 1; i < xn; i++)
 8003e94:	2301      	movs	r3, #1
 8003e96:	930b      	str	r3, [sp, #44]	; 0x2c
 8003e98:	e00c      	b.n	8003eb4 <mpz_cmpabs_d+0x94>
	d *= Bi;
 8003e9a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003e9e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003ea2:	f007 fd29 	bl	800b8f8 <__aeabi_dmul>
 8003ea6:	4602      	mov	r2, r0
 8003ea8:	460b      	mov	r3, r1
 8003eaa:	e9cd 2300 	strd	r2, r3, [sp]

      B = 2.0 * (double) GMP_LIMB_HIGHBIT;
      Bi = 1.0 / B;

      /* Scale d so it can be compared with the top limb. */
      for (i = 1; i < xn; i++)
 8003eae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003eb0:	3301      	adds	r3, #1
 8003eb2:	930b      	str	r3, [sp, #44]	; 0x2c
 8003eb4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003eb6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003eb8:	429a      	cmp	r2, r3
 8003eba:	dbee      	blt.n	8003e9a <mpz_cmpabs_d+0x7a>
	d *= Bi;

      if (d >= B)
 8003ebc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003ec0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003ec4:	f007 ff9e 	bl	800be04 <__aeabi_dcmpge>
 8003ec8:	4603      	mov	r3, r0
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d002      	beq.n	8003ed4 <mpz_cmpabs_d+0xb4>
	return -1;
 8003ece:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003ed2:	e047      	b.n	8003f64 <mpz_cmpabs_d+0x144>

      /* Compare floor(d) to top limb, subtract and cancel when equal. */
      for (i = xn; i-- > 0;)
 8003ed4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003ed6:	930b      	str	r3, [sp, #44]	; 0x2c
 8003ed8:	e02e      	b.n	8003f38 <mpz_cmpabs_d+0x118>
	{
	  mp_limb_t f, xl;

	  f = (mp_limb_t) d;
 8003eda:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003ede:	f007 ffa5 	bl	800be2c <__aeabi_d2uiz>
 8003ee2:	4603      	mov	r3, r0
 8003ee4:	9305      	str	r3, [sp, #20]
	  xl = x->_mp_d[i];
 8003ee6:	9b03      	ldr	r3, [sp, #12]
 8003ee8:	689a      	ldr	r2, [r3, #8]
 8003eea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003eec:	009b      	lsls	r3, r3, #2
 8003eee:	4413      	add	r3, r2
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	9304      	str	r3, [sp, #16]
	  if (xl > f)
 8003ef4:	9a04      	ldr	r2, [sp, #16]
 8003ef6:	9b05      	ldr	r3, [sp, #20]
 8003ef8:	429a      	cmp	r2, r3
 8003efa:	d901      	bls.n	8003f00 <mpz_cmpabs_d+0xe0>
	    return 1;
 8003efc:	2301      	movs	r3, #1
 8003efe:	e031      	b.n	8003f64 <mpz_cmpabs_d+0x144>
	  else if (xl < f)
 8003f00:	9a04      	ldr	r2, [sp, #16]
 8003f02:	9b05      	ldr	r3, [sp, #20]
 8003f04:	429a      	cmp	r2, r3
 8003f06:	d202      	bcs.n	8003f0e <mpz_cmpabs_d+0xee>
	    return -1;
 8003f08:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003f0c:	e02a      	b.n	8003f64 <mpz_cmpabs_d+0x144>
	  d = B * (d - f);
 8003f0e:	9805      	ldr	r0, [sp, #20]
 8003f10:	f007 fc7c 	bl	800b80c <__aeabi_ui2d>
 8003f14:	4602      	mov	r2, r0
 8003f16:	460b      	mov	r3, r1
 8003f18:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003f1c:	f007 fb38 	bl	800b590 <__aeabi_dsub>
 8003f20:	4602      	mov	r2, r0
 8003f22:	460b      	mov	r3, r1
 8003f24:	4610      	mov	r0, r2
 8003f26:	4619      	mov	r1, r3
 8003f28:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003f2c:	f007 fce4 	bl	800b8f8 <__aeabi_dmul>
 8003f30:	4602      	mov	r2, r0
 8003f32:	460b      	mov	r3, r1
 8003f34:	e9cd 2300 	strd	r2, r3, [sp]

      if (d >= B)
	return -1;

      /* Compare floor(d) to top limb, subtract and cancel when equal. */
      for (i = xn; i-- > 0;)
 8003f38:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003f3a:	1e5a      	subs	r2, r3, #1
 8003f3c:	920b      	str	r2, [sp, #44]	; 0x2c
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	dccb      	bgt.n	8003eda <mpz_cmpabs_d+0xba>
	  else if (xl < f)
	    return -1;
	  d = B * (d - f);
	}
    }
  return - (d > 0.0);
 8003f42:	2301      	movs	r3, #1
 8003f44:	461c      	mov	r4, r3
 8003f46:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003f4a:	f04f 0200 	mov.w	r2, #0
 8003f4e:	f04f 0300 	mov.w	r3, #0
 8003f52:	f007 ff61 	bl	800be18 <__aeabi_dcmpgt>
 8003f56:	4603      	mov	r3, r0
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d101      	bne.n	8003f60 <mpz_cmpabs_d+0x140>
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	461c      	mov	r4, r3
 8003f60:	b2e3      	uxtb	r3, r4
 8003f62:	425b      	negs	r3, r3
}
 8003f64:	4618      	mov	r0, r3
 8003f66:	b00d      	add	sp, #52	; 0x34
 8003f68:	bd30      	pop	{r4, r5, pc}
 8003f6a:	bf00      	nop

08003f6c <mpz_cmp_d>:

int
mpz_cmp_d (const mpz_t x, double d)
{
 8003f6c:	b500      	push	{lr}
 8003f6e:	b085      	sub	sp, #20
 8003f70:	9003      	str	r0, [sp, #12]
 8003f72:	ed8d 0b00 	vstr	d0, [sp]
  if (x->_mp_size < 0)
 8003f76:	9b03      	ldr	r3, [sp, #12]
 8003f78:	685b      	ldr	r3, [r3, #4]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	da15      	bge.n	8003faa <mpz_cmp_d+0x3e>
    {
      if (d >= 0.0)
 8003f7e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003f82:	f04f 0200 	mov.w	r2, #0
 8003f86:	f04f 0300 	mov.w	r3, #0
 8003f8a:	f007 ff3b 	bl	800be04 <__aeabi_dcmpge>
 8003f8e:	4603      	mov	r3, r0
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d002      	beq.n	8003f9a <mpz_cmp_d+0x2e>
	return -1;
 8003f94:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003f98:	e01a      	b.n	8003fd0 <mpz_cmp_d+0x64>
      else
	return -mpz_cmpabs_d (x, d);
 8003f9a:	9803      	ldr	r0, [sp, #12]
 8003f9c:	ed9d 0b00 	vldr	d0, [sp]
 8003fa0:	f7ff ff3e 	bl	8003e20 <mpz_cmpabs_d>
 8003fa4:	4603      	mov	r3, r0
 8003fa6:	425b      	negs	r3, r3
 8003fa8:	e012      	b.n	8003fd0 <mpz_cmp_d+0x64>
    }
  else
    {
      if (d < 0.0)
 8003faa:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003fae:	f04f 0200 	mov.w	r2, #0
 8003fb2:	f04f 0300 	mov.w	r3, #0
 8003fb6:	f007 ff11 	bl	800bddc <__aeabi_dcmplt>
 8003fba:	4603      	mov	r3, r0
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d001      	beq.n	8003fc4 <mpz_cmp_d+0x58>
	return 1;
 8003fc0:	2301      	movs	r3, #1
 8003fc2:	e005      	b.n	8003fd0 <mpz_cmp_d+0x64>
      else
	return mpz_cmpabs_d (x, d);
 8003fc4:	9803      	ldr	r0, [sp, #12]
 8003fc6:	ed9d 0b00 	vldr	d0, [sp]
 8003fca:	f7ff ff29 	bl	8003e20 <mpz_cmpabs_d>
 8003fce:	4603      	mov	r3, r0
    }
}
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	b005      	add	sp, #20
 8003fd4:	f85d fb04 	ldr.w	pc, [sp], #4

08003fd8 <mpz_sgn>:


/* MPZ comparisons and the like. */
int
mpz_sgn (const mpz_t u)
{
 8003fd8:	b084      	sub	sp, #16
 8003fda:	9001      	str	r0, [sp, #4]
  mp_size_t usize = u->_mp_size;
 8003fdc:	9b01      	ldr	r3, [sp, #4]
 8003fde:	685b      	ldr	r3, [r3, #4]
 8003fe0:	9303      	str	r3, [sp, #12]

  return (usize > 0) - (usize < 0);
 8003fe2:	9b03      	ldr	r3, [sp, #12]
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	bfd4      	ite	le
 8003fe8:	2300      	movle	r3, #0
 8003fea:	2301      	movgt	r3, #1
 8003fec:	b2db      	uxtb	r3, r3
 8003fee:	461a      	mov	r2, r3
 8003ff0:	9b03      	ldr	r3, [sp, #12]
 8003ff2:	0fdb      	lsrs	r3, r3, #31
 8003ff4:	b2db      	uxtb	r3, r3
 8003ff6:	1ad3      	subs	r3, r2, r3
}
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	b004      	add	sp, #16
 8003ffc:	4770      	bx	lr
 8003ffe:	bf00      	nop

08004000 <mpz_cmp_si>:

int
mpz_cmp_si (const mpz_t u, long v)
{
 8004000:	b500      	push	{lr}
 8004002:	b085      	sub	sp, #20
 8004004:	9001      	str	r0, [sp, #4]
 8004006:	9100      	str	r1, [sp, #0]
  mp_size_t usize = u->_mp_size;
 8004008:	9b01      	ldr	r3, [sp, #4]
 800400a:	685b      	ldr	r3, [r3, #4]
 800400c:	9303      	str	r3, [sp, #12]

  if (usize < -1)
 800400e:	9b03      	ldr	r3, [sp, #12]
 8004010:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004014:	da02      	bge.n	800401c <mpz_cmp_si+0x1c>
    return -1;
 8004016:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800401a:	e022      	b.n	8004062 <mpz_cmp_si+0x62>
  else if (v >= 0)
 800401c:	9b00      	ldr	r3, [sp, #0]
 800401e:	2b00      	cmp	r3, #0
 8004020:	db06      	blt.n	8004030 <mpz_cmp_si+0x30>
    return mpz_cmp_ui (u, v);
 8004022:	9b00      	ldr	r3, [sp, #0]
 8004024:	9801      	ldr	r0, [sp, #4]
 8004026:	4619      	mov	r1, r3
 8004028:	f000 f820 	bl	800406c <mpz_cmp_ui>
 800402c:	4603      	mov	r3, r0
 800402e:	e018      	b.n	8004062 <mpz_cmp_si+0x62>
  else if (usize >= 0)
 8004030:	9b03      	ldr	r3, [sp, #12]
 8004032:	2b00      	cmp	r3, #0
 8004034:	db01      	blt.n	800403a <mpz_cmp_si+0x3a>
    return 1;
 8004036:	2301      	movs	r3, #1
 8004038:	e013      	b.n	8004062 <mpz_cmp_si+0x62>
  else /* usize == -1 */
    {
      mp_limb_t ul = u->_mp_d[0];
 800403a:	9b01      	ldr	r3, [sp, #4]
 800403c:	689b      	ldr	r3, [r3, #8]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	9302      	str	r3, [sp, #8]
      if ((mp_limb_t)GMP_NEG_CAST (unsigned long int, v) < ul)
 8004042:	9b00      	ldr	r3, [sp, #0]
 8004044:	425a      	negs	r2, r3
 8004046:	9b02      	ldr	r3, [sp, #8]
 8004048:	429a      	cmp	r2, r3
 800404a:	d202      	bcs.n	8004052 <mpz_cmp_si+0x52>
	return -1;
 800404c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004050:	e007      	b.n	8004062 <mpz_cmp_si+0x62>
      else
	return (mp_limb_t)GMP_NEG_CAST (unsigned long int, v) > ul;
 8004052:	9b00      	ldr	r3, [sp, #0]
 8004054:	425a      	negs	r2, r3
 8004056:	9b02      	ldr	r3, [sp, #8]
 8004058:	429a      	cmp	r2, r3
 800405a:	bf94      	ite	ls
 800405c:	2300      	movls	r3, #0
 800405e:	2301      	movhi	r3, #1
 8004060:	b2db      	uxtb	r3, r3
    }
}
 8004062:	4618      	mov	r0, r3
 8004064:	b005      	add	sp, #20
 8004066:	f85d fb04 	ldr.w	pc, [sp], #4
 800406a:	bf00      	nop

0800406c <mpz_cmp_ui>:

int
mpz_cmp_ui (const mpz_t u, unsigned long v)
{
 800406c:	b084      	sub	sp, #16
 800406e:	9001      	str	r0, [sp, #4]
 8004070:	9100      	str	r1, [sp, #0]
  mp_size_t usize = u->_mp_size;
 8004072:	9b01      	ldr	r3, [sp, #4]
 8004074:	685b      	ldr	r3, [r3, #4]
 8004076:	9303      	str	r3, [sp, #12]

  if (usize > 1)
 8004078:	9b03      	ldr	r3, [sp, #12]
 800407a:	2b01      	cmp	r3, #1
 800407c:	dd01      	ble.n	8004082 <mpz_cmp_ui+0x16>
    return 1;
 800407e:	2301      	movs	r3, #1
 8004080:	e01e      	b.n	80040c0 <mpz_cmp_ui+0x54>
  else if (usize < 0)
 8004082:	9b03      	ldr	r3, [sp, #12]
 8004084:	2b00      	cmp	r3, #0
 8004086:	da02      	bge.n	800408e <mpz_cmp_ui+0x22>
    return -1;
 8004088:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800408c:	e018      	b.n	80040c0 <mpz_cmp_ui+0x54>
  else
    {
      mp_limb_t ul = (usize > 0) ? u->_mp_d[0] : 0;
 800408e:	9b03      	ldr	r3, [sp, #12]
 8004090:	2b00      	cmp	r3, #0
 8004092:	dd03      	ble.n	800409c <mpz_cmp_ui+0x30>
 8004094:	9b01      	ldr	r3, [sp, #4]
 8004096:	689b      	ldr	r3, [r3, #8]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	e000      	b.n	800409e <mpz_cmp_ui+0x32>
 800409c:	2300      	movs	r3, #0
 800409e:	9302      	str	r3, [sp, #8]
      return (ul > v) - (ul < v);
 80040a0:	9a02      	ldr	r2, [sp, #8]
 80040a2:	9b00      	ldr	r3, [sp, #0]
 80040a4:	429a      	cmp	r2, r3
 80040a6:	bf94      	ite	ls
 80040a8:	2300      	movls	r3, #0
 80040aa:	2301      	movhi	r3, #1
 80040ac:	b2db      	uxtb	r3, r3
 80040ae:	461a      	mov	r2, r3
 80040b0:	9902      	ldr	r1, [sp, #8]
 80040b2:	9b00      	ldr	r3, [sp, #0]
 80040b4:	4299      	cmp	r1, r3
 80040b6:	bf2c      	ite	cs
 80040b8:	2300      	movcs	r3, #0
 80040ba:	2301      	movcc	r3, #1
 80040bc:	b2db      	uxtb	r3, r3
 80040be:	1ad3      	subs	r3, r2, r3
    }
}
 80040c0:	4618      	mov	r0, r3
 80040c2:	b004      	add	sp, #16
 80040c4:	4770      	bx	lr
 80040c6:	bf00      	nop

080040c8 <mpz_cmp>:

int
mpz_cmp (const mpz_t a, const mpz_t b)
{
 80040c8:	b500      	push	{lr}
 80040ca:	b085      	sub	sp, #20
 80040cc:	9001      	str	r0, [sp, #4]
 80040ce:	9100      	str	r1, [sp, #0]
  mp_size_t asize = a->_mp_size;
 80040d0:	9b01      	ldr	r3, [sp, #4]
 80040d2:	685b      	ldr	r3, [r3, #4]
 80040d4:	9303      	str	r3, [sp, #12]
  mp_size_t bsize = b->_mp_size;
 80040d6:	9b00      	ldr	r3, [sp, #0]
 80040d8:	685b      	ldr	r3, [r3, #4]
 80040da:	9302      	str	r3, [sp, #8]

  if (asize != bsize)
 80040dc:	9a03      	ldr	r2, [sp, #12]
 80040de:	9b02      	ldr	r3, [sp, #8]
 80040e0:	429a      	cmp	r2, r3
 80040e2:	d008      	beq.n	80040f6 <mpz_cmp+0x2e>
    return (asize < bsize) ? -1 : 1;
 80040e4:	9a03      	ldr	r2, [sp, #12]
 80040e6:	9b02      	ldr	r3, [sp, #8]
 80040e8:	429a      	cmp	r2, r3
 80040ea:	da02      	bge.n	80040f2 <mpz_cmp+0x2a>
 80040ec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80040f0:	e000      	b.n	80040f4 <mpz_cmp+0x2c>
 80040f2:	2301      	movs	r3, #1
 80040f4:	e019      	b.n	800412a <mpz_cmp+0x62>
  else if (asize >= 0)
 80040f6:	9b03      	ldr	r3, [sp, #12]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	db0a      	blt.n	8004112 <mpz_cmp+0x4a>
    return mpn_cmp (a->_mp_d, b->_mp_d, asize);
 80040fc:	9b01      	ldr	r3, [sp, #4]
 80040fe:	689a      	ldr	r2, [r3, #8]
 8004100:	9b00      	ldr	r3, [sp, #0]
 8004102:	689b      	ldr	r3, [r3, #8]
 8004104:	4610      	mov	r0, r2
 8004106:	4619      	mov	r1, r3
 8004108:	9a03      	ldr	r2, [sp, #12]
 800410a:	f7fd f8f7 	bl	80012fc <mpn_cmp>
 800410e:	4603      	mov	r3, r0
 8004110:	e00b      	b.n	800412a <mpz_cmp+0x62>
  else
    return mpn_cmp (b->_mp_d, a->_mp_d, -asize);
 8004112:	9b00      	ldr	r3, [sp, #0]
 8004114:	6899      	ldr	r1, [r3, #8]
 8004116:	9b01      	ldr	r3, [sp, #4]
 8004118:	689a      	ldr	r2, [r3, #8]
 800411a:	9b03      	ldr	r3, [sp, #12]
 800411c:	425b      	negs	r3, r3
 800411e:	4608      	mov	r0, r1
 8004120:	4611      	mov	r1, r2
 8004122:	461a      	mov	r2, r3
 8004124:	f7fd f8ea 	bl	80012fc <mpn_cmp>
 8004128:	4603      	mov	r3, r0
}
 800412a:	4618      	mov	r0, r3
 800412c:	b005      	add	sp, #20
 800412e:	f85d fb04 	ldr.w	pc, [sp], #4
 8004132:	bf00      	nop

08004134 <mpz_cmpabs_ui>:

int
mpz_cmpabs_ui (const mpz_t u, unsigned long v)
{
 8004134:	b084      	sub	sp, #16
 8004136:	9001      	str	r0, [sp, #4]
 8004138:	9100      	str	r1, [sp, #0]
  mp_size_t un = GMP_ABS (u->_mp_size);
 800413a:	9b01      	ldr	r3, [sp, #4]
 800413c:	685b      	ldr	r3, [r3, #4]
 800413e:	2b00      	cmp	r3, #0
 8004140:	bfb8      	it	lt
 8004142:	425b      	neglt	r3, r3
 8004144:	9303      	str	r3, [sp, #12]
  mp_limb_t ul;

  if (un > 1)
 8004146:	9b03      	ldr	r3, [sp, #12]
 8004148:	2b01      	cmp	r3, #1
 800414a:	dd01      	ble.n	8004150 <mpz_cmpabs_ui+0x1c>
    return 1;
 800414c:	2301      	movs	r3, #1
 800414e:	e018      	b.n	8004182 <mpz_cmpabs_ui+0x4e>

  ul = (un == 1) ? u->_mp_d[0] : 0;
 8004150:	9b03      	ldr	r3, [sp, #12]
 8004152:	2b01      	cmp	r3, #1
 8004154:	d103      	bne.n	800415e <mpz_cmpabs_ui+0x2a>
 8004156:	9b01      	ldr	r3, [sp, #4]
 8004158:	689b      	ldr	r3, [r3, #8]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	e000      	b.n	8004160 <mpz_cmpabs_ui+0x2c>
 800415e:	2300      	movs	r3, #0
 8004160:	9302      	str	r3, [sp, #8]

  return (ul > v) - (ul < v);
 8004162:	9a02      	ldr	r2, [sp, #8]
 8004164:	9b00      	ldr	r3, [sp, #0]
 8004166:	429a      	cmp	r2, r3
 8004168:	bf94      	ite	ls
 800416a:	2300      	movls	r3, #0
 800416c:	2301      	movhi	r3, #1
 800416e:	b2db      	uxtb	r3, r3
 8004170:	461a      	mov	r2, r3
 8004172:	9902      	ldr	r1, [sp, #8]
 8004174:	9b00      	ldr	r3, [sp, #0]
 8004176:	4299      	cmp	r1, r3
 8004178:	bf2c      	ite	cs
 800417a:	2300      	movcs	r3, #0
 800417c:	2301      	movcc	r3, #1
 800417e:	b2db      	uxtb	r3, r3
 8004180:	1ad3      	subs	r3, r2, r3
}
 8004182:	4618      	mov	r0, r3
 8004184:	b004      	add	sp, #16
 8004186:	4770      	bx	lr

08004188 <mpz_cmpabs>:

int
mpz_cmpabs (const mpz_t u, const mpz_t v)
{
 8004188:	b500      	push	{lr}
 800418a:	b083      	sub	sp, #12
 800418c:	9001      	str	r0, [sp, #4]
 800418e:	9100      	str	r1, [sp, #0]
  return mpn_cmp4 (u->_mp_d, GMP_ABS (u->_mp_size),
 8004190:	9b01      	ldr	r3, [sp, #4]
 8004192:	6898      	ldr	r0, [r3, #8]
 8004194:	9b01      	ldr	r3, [sp, #4]
 8004196:	685b      	ldr	r3, [r3, #4]
 8004198:	ea83 71e3 	eor.w	r1, r3, r3, asr #31
 800419c:	eba1 71e3 	sub.w	r1, r1, r3, asr #31
		   v->_mp_d, GMP_ABS (v->_mp_size));
 80041a0:	9b00      	ldr	r3, [sp, #0]
 80041a2:	689a      	ldr	r2, [r3, #8]
 80041a4:	9b00      	ldr	r3, [sp, #0]
 80041a6:	685b      	ldr	r3, [r3, #4]
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	bfb8      	it	lt
 80041ac:	425b      	neglt	r3, r3
}

int
mpz_cmpabs (const mpz_t u, const mpz_t v)
{
  return mpn_cmp4 (u->_mp_d, GMP_ABS (u->_mp_size),
 80041ae:	f7fd f8d1 	bl	8001354 <mpn_cmp4>
 80041b2:	4603      	mov	r3, r0
		   v->_mp_d, GMP_ABS (v->_mp_size));
}
 80041b4:	4618      	mov	r0, r3
 80041b6:	b003      	add	sp, #12
 80041b8:	f85d fb04 	ldr.w	pc, [sp], #4

080041bc <mpz_abs>:

void
mpz_abs (mpz_t r, const mpz_t u)
{
 80041bc:	b500      	push	{lr}
 80041be:	b083      	sub	sp, #12
 80041c0:	9001      	str	r0, [sp, #4]
 80041c2:	9100      	str	r1, [sp, #0]
  if (r != u)
 80041c4:	9a01      	ldr	r2, [sp, #4]
 80041c6:	9b00      	ldr	r3, [sp, #0]
 80041c8:	429a      	cmp	r2, r3
 80041ca:	d003      	beq.n	80041d4 <mpz_abs+0x18>
    mpz_set (r, u);
 80041cc:	9801      	ldr	r0, [sp, #4]
 80041ce:	9900      	ldr	r1, [sp, #0]
 80041d0:	f7ff fb38 	bl	8003844 <mpz_set>

  r->_mp_size = GMP_ABS (r->_mp_size);
 80041d4:	9b01      	ldr	r3, [sp, #4]
 80041d6:	685b      	ldr	r3, [r3, #4]
 80041d8:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80041dc:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80041e0:	9b01      	ldr	r3, [sp, #4]
 80041e2:	605a      	str	r2, [r3, #4]
}
 80041e4:	b003      	add	sp, #12
 80041e6:	f85d fb04 	ldr.w	pc, [sp], #4
 80041ea:	bf00      	nop

080041ec <mpz_neg>:

void
mpz_neg (mpz_t r, const mpz_t u)
{
 80041ec:	b500      	push	{lr}
 80041ee:	b083      	sub	sp, #12
 80041f0:	9001      	str	r0, [sp, #4]
 80041f2:	9100      	str	r1, [sp, #0]
  if (r != u)
 80041f4:	9a01      	ldr	r2, [sp, #4]
 80041f6:	9b00      	ldr	r3, [sp, #0]
 80041f8:	429a      	cmp	r2, r3
 80041fa:	d003      	beq.n	8004204 <mpz_neg+0x18>
    mpz_set (r, u);
 80041fc:	9801      	ldr	r0, [sp, #4]
 80041fe:	9900      	ldr	r1, [sp, #0]
 8004200:	f7ff fb20 	bl	8003844 <mpz_set>

  r->_mp_size = -r->_mp_size;
 8004204:	9b01      	ldr	r3, [sp, #4]
 8004206:	685b      	ldr	r3, [r3, #4]
 8004208:	425a      	negs	r2, r3
 800420a:	9b01      	ldr	r3, [sp, #4]
 800420c:	605a      	str	r2, [r3, #4]
}
 800420e:	b003      	add	sp, #12
 8004210:	f85d fb04 	ldr.w	pc, [sp], #4

08004214 <mpz_swap>:

void
mpz_swap (mpz_t u, mpz_t v)
{
 8004214:	b086      	sub	sp, #24
 8004216:	9001      	str	r0, [sp, #4]
 8004218:	9100      	str	r1, [sp, #0]
  MP_SIZE_T_SWAP (u->_mp_size, v->_mp_size);
 800421a:	9b01      	ldr	r3, [sp, #4]
 800421c:	685b      	ldr	r3, [r3, #4]
 800421e:	9305      	str	r3, [sp, #20]
 8004220:	9b00      	ldr	r3, [sp, #0]
 8004222:	685a      	ldr	r2, [r3, #4]
 8004224:	9b01      	ldr	r3, [sp, #4]
 8004226:	605a      	str	r2, [r3, #4]
 8004228:	9b00      	ldr	r3, [sp, #0]
 800422a:	9a05      	ldr	r2, [sp, #20]
 800422c:	605a      	str	r2, [r3, #4]
  MP_SIZE_T_SWAP (u->_mp_alloc, v->_mp_alloc);
 800422e:	9b01      	ldr	r3, [sp, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	9304      	str	r3, [sp, #16]
 8004234:	9b00      	ldr	r3, [sp, #0]
 8004236:	681a      	ldr	r2, [r3, #0]
 8004238:	9b01      	ldr	r3, [sp, #4]
 800423a:	601a      	str	r2, [r3, #0]
 800423c:	9b00      	ldr	r3, [sp, #0]
 800423e:	9a04      	ldr	r2, [sp, #16]
 8004240:	601a      	str	r2, [r3, #0]
  MP_PTR_SWAP (u->_mp_d, v->_mp_d);
 8004242:	9b01      	ldr	r3, [sp, #4]
 8004244:	689b      	ldr	r3, [r3, #8]
 8004246:	9303      	str	r3, [sp, #12]
 8004248:	9b00      	ldr	r3, [sp, #0]
 800424a:	689a      	ldr	r2, [r3, #8]
 800424c:	9b01      	ldr	r3, [sp, #4]
 800424e:	609a      	str	r2, [r3, #8]
 8004250:	9b00      	ldr	r3, [sp, #0]
 8004252:	9a03      	ldr	r2, [sp, #12]
 8004254:	609a      	str	r2, [r3, #8]
}
 8004256:	b006      	add	sp, #24
 8004258:	4770      	bx	lr
 800425a:	bf00      	nop

0800425c <mpz_abs_add_ui>:
/* MPZ addition and subtraction */

/* Adds to the absolute value. Returns new size, but doesn't store it. */
static mp_size_t
mpz_abs_add_ui (mpz_t r, const mpz_t a, unsigned long b)
{
 800425c:	b500      	push	{lr}
 800425e:	b089      	sub	sp, #36	; 0x24
 8004260:	9003      	str	r0, [sp, #12]
 8004262:	9102      	str	r1, [sp, #8]
 8004264:	9201      	str	r2, [sp, #4]
  mp_size_t an;
  mp_ptr rp;
  mp_limb_t cy;

  an = GMP_ABS (a->_mp_size);
 8004266:	9b02      	ldr	r3, [sp, #8]
 8004268:	685b      	ldr	r3, [r3, #4]
 800426a:	2b00      	cmp	r3, #0
 800426c:	bfb8      	it	lt
 800426e:	425b      	neglt	r3, r3
 8004270:	9307      	str	r3, [sp, #28]
  if (an == 0)
 8004272:	9b07      	ldr	r3, [sp, #28]
 8004274:	2b00      	cmp	r3, #0
 8004276:	d10a      	bne.n	800428e <mpz_abs_add_ui+0x32>
    {
      r->_mp_d[0] = b;
 8004278:	9b03      	ldr	r3, [sp, #12]
 800427a:	689b      	ldr	r3, [r3, #8]
 800427c:	9a01      	ldr	r2, [sp, #4]
 800427e:	601a      	str	r2, [r3, #0]
      return b > 0;
 8004280:	9b01      	ldr	r3, [sp, #4]
 8004282:	2b00      	cmp	r3, #0
 8004284:	bf0c      	ite	eq
 8004286:	2300      	moveq	r3, #0
 8004288:	2301      	movne	r3, #1
 800428a:	b2db      	uxtb	r3, r3
 800428c:	e024      	b.n	80042d8 <mpz_abs_add_ui+0x7c>
    }

  rp = MPZ_REALLOC (r, an + 1);
 800428e:	9b07      	ldr	r3, [sp, #28]
 8004290:	1c5a      	adds	r2, r3, #1
 8004292:	9b03      	ldr	r3, [sp, #12]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	429a      	cmp	r2, r3
 8004298:	dd07      	ble.n	80042aa <mpz_abs_add_ui+0x4e>
 800429a:	9b07      	ldr	r3, [sp, #28]
 800429c:	3301      	adds	r3, #1
 800429e:	9803      	ldr	r0, [sp, #12]
 80042a0:	4619      	mov	r1, r3
 80042a2:	f7ff fa79 	bl	8003798 <mpz_realloc>
 80042a6:	4603      	mov	r3, r0
 80042a8:	e001      	b.n	80042ae <mpz_abs_add_ui+0x52>
 80042aa:	9b03      	ldr	r3, [sp, #12]
 80042ac:	689b      	ldr	r3, [r3, #8]
 80042ae:	9306      	str	r3, [sp, #24]

  cy = mpn_add_1 (rp, a->_mp_d, an, b);
 80042b0:	9b02      	ldr	r3, [sp, #8]
 80042b2:	689b      	ldr	r3, [r3, #8]
 80042b4:	9806      	ldr	r0, [sp, #24]
 80042b6:	4619      	mov	r1, r3
 80042b8:	9a07      	ldr	r2, [sp, #28]
 80042ba:	9b01      	ldr	r3, [sp, #4]
 80042bc:	f7fd f896 	bl	80013ec <mpn_add_1>
 80042c0:	9005      	str	r0, [sp, #20]
  rp[an] = cy;
 80042c2:	9b07      	ldr	r3, [sp, #28]
 80042c4:	009b      	lsls	r3, r3, #2
 80042c6:	9a06      	ldr	r2, [sp, #24]
 80042c8:	4413      	add	r3, r2
 80042ca:	9a05      	ldr	r2, [sp, #20]
 80042cc:	601a      	str	r2, [r3, #0]
  an += cy;
 80042ce:	9a07      	ldr	r2, [sp, #28]
 80042d0:	9b05      	ldr	r3, [sp, #20]
 80042d2:	4413      	add	r3, r2
 80042d4:	9307      	str	r3, [sp, #28]

  return an;
 80042d6:	9b07      	ldr	r3, [sp, #28]
}
 80042d8:	4618      	mov	r0, r3
 80042da:	b009      	add	sp, #36	; 0x24
 80042dc:	f85d fb04 	ldr.w	pc, [sp], #4

080042e0 <mpz_abs_sub_ui>:

/* Subtract from the absolute value. Returns new size, (or -1 on underflow),
   but doesn't store it. */
static mp_size_t
mpz_abs_sub_ui (mpz_t r, const mpz_t a, unsigned long b)
{
 80042e0:	b500      	push	{lr}
 80042e2:	b089      	sub	sp, #36	; 0x24
 80042e4:	9003      	str	r0, [sp, #12]
 80042e6:	9102      	str	r1, [sp, #8]
 80042e8:	9201      	str	r2, [sp, #4]
  mp_size_t an = GMP_ABS (a->_mp_size);
 80042ea:	9b02      	ldr	r3, [sp, #8]
 80042ec:	685b      	ldr	r3, [r3, #4]
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	bfb8      	it	lt
 80042f2:	425b      	neglt	r3, r3
 80042f4:	9307      	str	r3, [sp, #28]
  mp_ptr rp = MPZ_REALLOC (r, an);
 80042f6:	9b03      	ldr	r3, [sp, #12]
 80042f8:	681a      	ldr	r2, [r3, #0]
 80042fa:	9b07      	ldr	r3, [sp, #28]
 80042fc:	429a      	cmp	r2, r3
 80042fe:	da05      	bge.n	800430c <mpz_abs_sub_ui+0x2c>
 8004300:	9803      	ldr	r0, [sp, #12]
 8004302:	9907      	ldr	r1, [sp, #28]
 8004304:	f7ff fa48 	bl	8003798 <mpz_realloc>
 8004308:	4603      	mov	r3, r0
 800430a:	e001      	b.n	8004310 <mpz_abs_sub_ui+0x30>
 800430c:	9b03      	ldr	r3, [sp, #12]
 800430e:	689b      	ldr	r3, [r3, #8]
 8004310:	9306      	str	r3, [sp, #24]

  if (an == 0)
 8004312:	9b07      	ldr	r3, [sp, #28]
 8004314:	2b00      	cmp	r3, #0
 8004316:	d10a      	bne.n	800432e <mpz_abs_sub_ui+0x4e>
    {
      rp[0] = b;
 8004318:	9b06      	ldr	r3, [sp, #24]
 800431a:	9a01      	ldr	r2, [sp, #4]
 800431c:	601a      	str	r2, [r3, #0]
      return -(b > 0);
 800431e:	9b01      	ldr	r3, [sp, #4]
 8004320:	2b00      	cmp	r3, #0
 8004322:	bf0c      	ite	eq
 8004324:	2300      	moveq	r3, #0
 8004326:	2301      	movne	r3, #1
 8004328:	b2db      	uxtb	r3, r3
 800432a:	425b      	negs	r3, r3
 800432c:	e033      	b.n	8004396 <mpz_abs_sub_ui+0xb6>
    }
  else if (an == 1 && a->_mp_d[0] < b)
 800432e:	9b07      	ldr	r3, [sp, #28]
 8004330:	2b01      	cmp	r3, #1
 8004332:	d10f      	bne.n	8004354 <mpz_abs_sub_ui+0x74>
 8004334:	9b02      	ldr	r3, [sp, #8]
 8004336:	689b      	ldr	r3, [r3, #8]
 8004338:	681a      	ldr	r2, [r3, #0]
 800433a:	9b01      	ldr	r3, [sp, #4]
 800433c:	429a      	cmp	r2, r3
 800433e:	d209      	bcs.n	8004354 <mpz_abs_sub_ui+0x74>
    {
      rp[0] = b - a->_mp_d[0];
 8004340:	9b02      	ldr	r3, [sp, #8]
 8004342:	689b      	ldr	r3, [r3, #8]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	9a01      	ldr	r2, [sp, #4]
 8004348:	1ad2      	subs	r2, r2, r3
 800434a:	9b06      	ldr	r3, [sp, #24]
 800434c:	601a      	str	r2, [r3, #0]
      return -1;
 800434e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004352:	e020      	b.n	8004396 <mpz_abs_sub_ui+0xb6>
    }
  else
    {
      gmp_assert_nocarry (mpn_sub_1 (rp, a->_mp_d, an, b));
 8004354:	9b02      	ldr	r3, [sp, #8]
 8004356:	689b      	ldr	r3, [r3, #8]
 8004358:	9806      	ldr	r0, [sp, #24]
 800435a:	4619      	mov	r1, r3
 800435c:	9a07      	ldr	r2, [sp, #28]
 800435e:	9b01      	ldr	r3, [sp, #4]
 8004360:	f7fd f900 	bl	8001564 <mpn_sub_1>
 8004364:	9005      	str	r0, [sp, #20]
 8004366:	9b05      	ldr	r3, [sp, #20]
 8004368:	2b00      	cmp	r3, #0
 800436a:	d00f      	beq.n	800438c <mpz_abs_sub_ui+0xac>
 800436c:	f642 2014 	movw	r0, #10772	; 0x2a14
 8004370:	f6c0 0001 	movt	r0, #2049	; 0x801
 8004374:	f240 714d 	movw	r1, #1869	; 0x74d
 8004378:	f243 02d0 	movw	r2, #12496	; 0x30d0
 800437c:	f6c0 0201 	movt	r2, #2049	; 0x801
 8004380:	f642 33f0 	movw	r3, #11248	; 0x2bf0
 8004384:	f6c0 0301 	movt	r3, #2049	; 0x801
 8004388:	f008 fa4a 	bl	800c820 <__assert_func>
      return mpn_normalized_size (rp, an);
 800438c:	9806      	ldr	r0, [sp, #24]
 800438e:	9907      	ldr	r1, [sp, #28]
 8004390:	f7fc fffe 	bl	8001390 <mpn_normalized_size>
 8004394:	4603      	mov	r3, r0
    }
}
 8004396:	4618      	mov	r0, r3
 8004398:	b009      	add	sp, #36	; 0x24
 800439a:	f85d fb04 	ldr.w	pc, [sp], #4
 800439e:	bf00      	nop

080043a0 <mpz_add_ui>:

void
mpz_add_ui (mpz_t r, const mpz_t a, unsigned long b)
{
 80043a0:	b500      	push	{lr}
 80043a2:	b085      	sub	sp, #20
 80043a4:	9003      	str	r0, [sp, #12]
 80043a6:	9102      	str	r1, [sp, #8]
 80043a8:	9201      	str	r2, [sp, #4]
  if (a->_mp_size >= 0)
 80043aa:	9b02      	ldr	r3, [sp, #8]
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	db08      	blt.n	80043c4 <mpz_add_ui+0x24>
    r->_mp_size = mpz_abs_add_ui (r, a, b);
 80043b2:	9803      	ldr	r0, [sp, #12]
 80043b4:	9902      	ldr	r1, [sp, #8]
 80043b6:	9a01      	ldr	r2, [sp, #4]
 80043b8:	f7ff ff50 	bl	800425c <mpz_abs_add_ui>
 80043bc:	4602      	mov	r2, r0
 80043be:	9b03      	ldr	r3, [sp, #12]
 80043c0:	605a      	str	r2, [r3, #4]
 80043c2:	e008      	b.n	80043d6 <mpz_add_ui+0x36>
  else
    r->_mp_size = -mpz_abs_sub_ui (r, a, b);
 80043c4:	9803      	ldr	r0, [sp, #12]
 80043c6:	9902      	ldr	r1, [sp, #8]
 80043c8:	9a01      	ldr	r2, [sp, #4]
 80043ca:	f7ff ff89 	bl	80042e0 <mpz_abs_sub_ui>
 80043ce:	4603      	mov	r3, r0
 80043d0:	425a      	negs	r2, r3
 80043d2:	9b03      	ldr	r3, [sp, #12]
 80043d4:	605a      	str	r2, [r3, #4]
}
 80043d6:	b005      	add	sp, #20
 80043d8:	f85d fb04 	ldr.w	pc, [sp], #4

080043dc <mpz_sub_ui>:

void
mpz_sub_ui (mpz_t r, const mpz_t a, unsigned long b)
{
 80043dc:	b500      	push	{lr}
 80043de:	b085      	sub	sp, #20
 80043e0:	9003      	str	r0, [sp, #12]
 80043e2:	9102      	str	r1, [sp, #8]
 80043e4:	9201      	str	r2, [sp, #4]
  if (a->_mp_size < 0)
 80043e6:	9b02      	ldr	r3, [sp, #8]
 80043e8:	685b      	ldr	r3, [r3, #4]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	da09      	bge.n	8004402 <mpz_sub_ui+0x26>
    r->_mp_size = -mpz_abs_add_ui (r, a, b);
 80043ee:	9803      	ldr	r0, [sp, #12]
 80043f0:	9902      	ldr	r1, [sp, #8]
 80043f2:	9a01      	ldr	r2, [sp, #4]
 80043f4:	f7ff ff32 	bl	800425c <mpz_abs_add_ui>
 80043f8:	4603      	mov	r3, r0
 80043fa:	425a      	negs	r2, r3
 80043fc:	9b03      	ldr	r3, [sp, #12]
 80043fe:	605a      	str	r2, [r3, #4]
 8004400:	e007      	b.n	8004412 <mpz_sub_ui+0x36>
  else
    r->_mp_size = mpz_abs_sub_ui (r, a, b);
 8004402:	9803      	ldr	r0, [sp, #12]
 8004404:	9902      	ldr	r1, [sp, #8]
 8004406:	9a01      	ldr	r2, [sp, #4]
 8004408:	f7ff ff6a 	bl	80042e0 <mpz_abs_sub_ui>
 800440c:	4602      	mov	r2, r0
 800440e:	9b03      	ldr	r3, [sp, #12]
 8004410:	605a      	str	r2, [r3, #4]
}
 8004412:	b005      	add	sp, #20
 8004414:	f85d fb04 	ldr.w	pc, [sp], #4

08004418 <mpz_ui_sub>:

void
mpz_ui_sub (mpz_t r, unsigned long a, const mpz_t b)
{
 8004418:	b500      	push	{lr}
 800441a:	b085      	sub	sp, #20
 800441c:	9003      	str	r0, [sp, #12]
 800441e:	9102      	str	r1, [sp, #8]
 8004420:	9201      	str	r2, [sp, #4]
  if (b->_mp_size < 0)
 8004422:	9b01      	ldr	r3, [sp, #4]
 8004424:	685b      	ldr	r3, [r3, #4]
 8004426:	2b00      	cmp	r3, #0
 8004428:	da08      	bge.n	800443c <mpz_ui_sub+0x24>
    r->_mp_size = mpz_abs_add_ui (r, b, a);
 800442a:	9803      	ldr	r0, [sp, #12]
 800442c:	9901      	ldr	r1, [sp, #4]
 800442e:	9a02      	ldr	r2, [sp, #8]
 8004430:	f7ff ff14 	bl	800425c <mpz_abs_add_ui>
 8004434:	4602      	mov	r2, r0
 8004436:	9b03      	ldr	r3, [sp, #12]
 8004438:	605a      	str	r2, [r3, #4]
 800443a:	e008      	b.n	800444e <mpz_ui_sub+0x36>
  else
    r->_mp_size = -mpz_abs_sub_ui (r, b, a);
 800443c:	9803      	ldr	r0, [sp, #12]
 800443e:	9901      	ldr	r1, [sp, #4]
 8004440:	9a02      	ldr	r2, [sp, #8]
 8004442:	f7ff ff4d 	bl	80042e0 <mpz_abs_sub_ui>
 8004446:	4603      	mov	r3, r0
 8004448:	425a      	negs	r2, r3
 800444a:	9b03      	ldr	r3, [sp, #12]
 800444c:	605a      	str	r2, [r3, #4]
}
 800444e:	b005      	add	sp, #20
 8004450:	f85d fb04 	ldr.w	pc, [sp], #4

08004454 <mpz_abs_add>:

static mp_size_t
mpz_abs_add (mpz_t r, const mpz_t a, const mpz_t b)
{
 8004454:	b500      	push	{lr}
 8004456:	b08d      	sub	sp, #52	; 0x34
 8004458:	9005      	str	r0, [sp, #20]
 800445a:	9104      	str	r1, [sp, #16]
 800445c:	9203      	str	r2, [sp, #12]
  mp_size_t an = GMP_ABS (a->_mp_size);
 800445e:	9b04      	ldr	r3, [sp, #16]
 8004460:	685b      	ldr	r3, [r3, #4]
 8004462:	2b00      	cmp	r3, #0
 8004464:	bfb8      	it	lt
 8004466:	425b      	neglt	r3, r3
 8004468:	930b      	str	r3, [sp, #44]	; 0x2c
  mp_size_t bn = GMP_ABS (b->_mp_size);
 800446a:	9b03      	ldr	r3, [sp, #12]
 800446c:	685b      	ldr	r3, [r3, #4]
 800446e:	2b00      	cmp	r3, #0
 8004470:	bfb8      	it	lt
 8004472:	425b      	neglt	r3, r3
 8004474:	930a      	str	r3, [sp, #40]	; 0x28
  mp_ptr rp;
  mp_limb_t cy;

  if (an < bn)
 8004476:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004478:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800447a:	429a      	cmp	r2, r3
 800447c:	da0b      	bge.n	8004496 <mpz_abs_add+0x42>
    {
      MPZ_SRCPTR_SWAP (a, b);
 800447e:	9b04      	ldr	r3, [sp, #16]
 8004480:	9309      	str	r3, [sp, #36]	; 0x24
 8004482:	9b03      	ldr	r3, [sp, #12]
 8004484:	9304      	str	r3, [sp, #16]
 8004486:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004488:	9303      	str	r3, [sp, #12]
      MP_SIZE_T_SWAP (an, bn);
 800448a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800448c:	9308      	str	r3, [sp, #32]
 800448e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004490:	930b      	str	r3, [sp, #44]	; 0x2c
 8004492:	9b08      	ldr	r3, [sp, #32]
 8004494:	930a      	str	r3, [sp, #40]	; 0x28
    }

  rp = MPZ_REALLOC (r, an + 1);
 8004496:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004498:	1c5a      	adds	r2, r3, #1
 800449a:	9b05      	ldr	r3, [sp, #20]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	429a      	cmp	r2, r3
 80044a0:	dd07      	ble.n	80044b2 <mpz_abs_add+0x5e>
 80044a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80044a4:	3301      	adds	r3, #1
 80044a6:	9805      	ldr	r0, [sp, #20]
 80044a8:	4619      	mov	r1, r3
 80044aa:	f7ff f975 	bl	8003798 <mpz_realloc>
 80044ae:	4603      	mov	r3, r0
 80044b0:	e001      	b.n	80044b6 <mpz_abs_add+0x62>
 80044b2:	9b05      	ldr	r3, [sp, #20]
 80044b4:	689b      	ldr	r3, [r3, #8]
 80044b6:	9307      	str	r3, [sp, #28]
  cy = mpn_add (rp, a->_mp_d, an, b->_mp_d, bn);
 80044b8:	9b04      	ldr	r3, [sp, #16]
 80044ba:	689a      	ldr	r2, [r3, #8]
 80044bc:	9b03      	ldr	r3, [sp, #12]
 80044be:	689b      	ldr	r3, [r3, #8]
 80044c0:	990a      	ldr	r1, [sp, #40]	; 0x28
 80044c2:	9100      	str	r1, [sp, #0]
 80044c4:	9807      	ldr	r0, [sp, #28]
 80044c6:	4611      	mov	r1, r2
 80044c8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80044ca:	f7fd f80f 	bl	80014ec <mpn_add>
 80044ce:	9006      	str	r0, [sp, #24]

  rp[an] = cy;
 80044d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80044d2:	009b      	lsls	r3, r3, #2
 80044d4:	9a07      	ldr	r2, [sp, #28]
 80044d6:	4413      	add	r3, r2
 80044d8:	9a06      	ldr	r2, [sp, #24]
 80044da:	601a      	str	r2, [r3, #0]

  return an + cy;
 80044dc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80044de:	9b06      	ldr	r3, [sp, #24]
 80044e0:	4413      	add	r3, r2
}
 80044e2:	4618      	mov	r0, r3
 80044e4:	b00d      	add	sp, #52	; 0x34
 80044e6:	f85d fb04 	ldr.w	pc, [sp], #4
 80044ea:	bf00      	nop

080044ec <mpz_abs_sub>:

static mp_size_t
mpz_abs_sub (mpz_t r, const mpz_t a, const mpz_t b)
{
 80044ec:	b500      	push	{lr}
 80044ee:	b08d      	sub	sp, #52	; 0x34
 80044f0:	9005      	str	r0, [sp, #20]
 80044f2:	9104      	str	r1, [sp, #16]
 80044f4:	9203      	str	r2, [sp, #12]
  mp_size_t an = GMP_ABS (a->_mp_size);
 80044f6:	9b04      	ldr	r3, [sp, #16]
 80044f8:	685b      	ldr	r3, [r3, #4]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	bfb8      	it	lt
 80044fe:	425b      	neglt	r3, r3
 8004500:	930b      	str	r3, [sp, #44]	; 0x2c
  mp_size_t bn = GMP_ABS (b->_mp_size);
 8004502:	9b03      	ldr	r3, [sp, #12]
 8004504:	685b      	ldr	r3, [r3, #4]
 8004506:	2b00      	cmp	r3, #0
 8004508:	bfb8      	it	lt
 800450a:	425b      	neglt	r3, r3
 800450c:	930a      	str	r3, [sp, #40]	; 0x28
  int cmp;
  mp_ptr rp;

  cmp = mpn_cmp4 (a->_mp_d, an, b->_mp_d, bn);
 800450e:	9b04      	ldr	r3, [sp, #16]
 8004510:	689a      	ldr	r2, [r3, #8]
 8004512:	9b03      	ldr	r3, [sp, #12]
 8004514:	689b      	ldr	r3, [r3, #8]
 8004516:	4610      	mov	r0, r2
 8004518:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800451a:	461a      	mov	r2, r3
 800451c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800451e:	f7fc ff19 	bl	8001354 <mpn_cmp4>
 8004522:	9009      	str	r0, [sp, #36]	; 0x24
  if (cmp > 0)
 8004524:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004526:	2b00      	cmp	r3, #0
 8004528:	dd32      	ble.n	8004590 <mpz_abs_sub+0xa4>
    {
      rp = MPZ_REALLOC (r, an);
 800452a:	9b05      	ldr	r3, [sp, #20]
 800452c:	681a      	ldr	r2, [r3, #0]
 800452e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004530:	429a      	cmp	r2, r3
 8004532:	da05      	bge.n	8004540 <mpz_abs_sub+0x54>
 8004534:	9805      	ldr	r0, [sp, #20]
 8004536:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004538:	f7ff f92e 	bl	8003798 <mpz_realloc>
 800453c:	4603      	mov	r3, r0
 800453e:	e001      	b.n	8004544 <mpz_abs_sub+0x58>
 8004540:	9b05      	ldr	r3, [sp, #20]
 8004542:	689b      	ldr	r3, [r3, #8]
 8004544:	9308      	str	r3, [sp, #32]
      gmp_assert_nocarry (mpn_sub (rp, a->_mp_d, an, b->_mp_d, bn));
 8004546:	9b04      	ldr	r3, [sp, #16]
 8004548:	689a      	ldr	r2, [r3, #8]
 800454a:	9b03      	ldr	r3, [sp, #12]
 800454c:	689b      	ldr	r3, [r3, #8]
 800454e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004550:	9100      	str	r1, [sp, #0]
 8004552:	9808      	ldr	r0, [sp, #32]
 8004554:	4611      	mov	r1, r2
 8004556:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004558:	f7fd f884 	bl	8001664 <mpn_sub>
 800455c:	9007      	str	r0, [sp, #28]
 800455e:	9b07      	ldr	r3, [sp, #28]
 8004560:	2b00      	cmp	r3, #0
 8004562:	d00f      	beq.n	8004584 <mpz_abs_sub+0x98>
 8004564:	f642 2014 	movw	r0, #10772	; 0x2a14
 8004568:	f6c0 0001 	movt	r0, #2049	; 0x801
 800456c:	f240 718f 	movw	r1, #1935	; 0x78f
 8004570:	f243 02e0 	movw	r2, #12512	; 0x30e0
 8004574:	f6c0 0201 	movt	r2, #2049	; 0x801
 8004578:	f642 33f0 	movw	r3, #11248	; 0x2bf0
 800457c:	f6c0 0301 	movt	r3, #2049	; 0x801
 8004580:	f008 f94e 	bl	800c820 <__assert_func>
      return mpn_normalized_size (rp, an);
 8004584:	9808      	ldr	r0, [sp, #32]
 8004586:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004588:	f7fc ff02 	bl	8001390 <mpn_normalized_size>
 800458c:	4603      	mov	r3, r0
 800458e:	e037      	b.n	8004600 <mpz_abs_sub+0x114>
    }
  else if (cmp < 0)
 8004590:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004592:	2b00      	cmp	r3, #0
 8004594:	da33      	bge.n	80045fe <mpz_abs_sub+0x112>
    {
      rp = MPZ_REALLOC (r, bn);
 8004596:	9b05      	ldr	r3, [sp, #20]
 8004598:	681a      	ldr	r2, [r3, #0]
 800459a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800459c:	429a      	cmp	r2, r3
 800459e:	da05      	bge.n	80045ac <mpz_abs_sub+0xc0>
 80045a0:	9805      	ldr	r0, [sp, #20]
 80045a2:	990a      	ldr	r1, [sp, #40]	; 0x28
 80045a4:	f7ff f8f8 	bl	8003798 <mpz_realloc>
 80045a8:	4603      	mov	r3, r0
 80045aa:	e001      	b.n	80045b0 <mpz_abs_sub+0xc4>
 80045ac:	9b05      	ldr	r3, [sp, #20]
 80045ae:	689b      	ldr	r3, [r3, #8]
 80045b0:	9308      	str	r3, [sp, #32]
      gmp_assert_nocarry (mpn_sub (rp, b->_mp_d, bn, a->_mp_d, an));
 80045b2:	9b03      	ldr	r3, [sp, #12]
 80045b4:	689a      	ldr	r2, [r3, #8]
 80045b6:	9b04      	ldr	r3, [sp, #16]
 80045b8:	689b      	ldr	r3, [r3, #8]
 80045ba:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80045bc:	9100      	str	r1, [sp, #0]
 80045be:	9808      	ldr	r0, [sp, #32]
 80045c0:	4611      	mov	r1, r2
 80045c2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80045c4:	f7fd f84e 	bl	8001664 <mpn_sub>
 80045c8:	9006      	str	r0, [sp, #24]
 80045ca:	9b06      	ldr	r3, [sp, #24]
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d00f      	beq.n	80045f0 <mpz_abs_sub+0x104>
 80045d0:	f642 2014 	movw	r0, #10772	; 0x2a14
 80045d4:	f6c0 0001 	movt	r0, #2049	; 0x801
 80045d8:	f240 7195 	movw	r1, #1941	; 0x795
 80045dc:	f243 02e0 	movw	r2, #12512	; 0x30e0
 80045e0:	f6c0 0201 	movt	r2, #2049	; 0x801
 80045e4:	f642 33f0 	movw	r3, #11248	; 0x2bf0
 80045e8:	f6c0 0301 	movt	r3, #2049	; 0x801
 80045ec:	f008 f918 	bl	800c820 <__assert_func>
      return -mpn_normalized_size (rp, bn);
 80045f0:	9808      	ldr	r0, [sp, #32]
 80045f2:	990a      	ldr	r1, [sp, #40]	; 0x28
 80045f4:	f7fc fecc 	bl	8001390 <mpn_normalized_size>
 80045f8:	4603      	mov	r3, r0
 80045fa:	425b      	negs	r3, r3
 80045fc:	e000      	b.n	8004600 <mpz_abs_sub+0x114>
    }
  else
    return 0;
 80045fe:	2300      	movs	r3, #0
}
 8004600:	4618      	mov	r0, r3
 8004602:	b00d      	add	sp, #52	; 0x34
 8004604:	f85d fb04 	ldr.w	pc, [sp], #4

08004608 <mpz_add>:

void
mpz_add (mpz_t r, const mpz_t a, const mpz_t b)
{
 8004608:	b500      	push	{lr}
 800460a:	b087      	sub	sp, #28
 800460c:	9003      	str	r0, [sp, #12]
 800460e:	9102      	str	r1, [sp, #8]
 8004610:	9201      	str	r2, [sp, #4]
  mp_size_t rn;

  if ( (a->_mp_size ^ b->_mp_size) >= 0)
 8004612:	9b02      	ldr	r3, [sp, #8]
 8004614:	685a      	ldr	r2, [r3, #4]
 8004616:	9b01      	ldr	r3, [sp, #4]
 8004618:	685b      	ldr	r3, [r3, #4]
 800461a:	4053      	eors	r3, r2
 800461c:	2b00      	cmp	r3, #0
 800461e:	db06      	blt.n	800462e <mpz_add+0x26>
    rn = mpz_abs_add (r, a, b);
 8004620:	9803      	ldr	r0, [sp, #12]
 8004622:	9902      	ldr	r1, [sp, #8]
 8004624:	9a01      	ldr	r2, [sp, #4]
 8004626:	f7ff ff15 	bl	8004454 <mpz_abs_add>
 800462a:	9005      	str	r0, [sp, #20]
 800462c:	e005      	b.n	800463a <mpz_add+0x32>
  else
    rn = mpz_abs_sub (r, a, b);
 800462e:	9803      	ldr	r0, [sp, #12]
 8004630:	9902      	ldr	r1, [sp, #8]
 8004632:	9a01      	ldr	r2, [sp, #4]
 8004634:	f7ff ff5a 	bl	80044ec <mpz_abs_sub>
 8004638:	9005      	str	r0, [sp, #20]

  r->_mp_size = a->_mp_size >= 0 ? rn : - rn;
 800463a:	9b02      	ldr	r3, [sp, #8]
 800463c:	685b      	ldr	r3, [r3, #4]
 800463e:	2b00      	cmp	r3, #0
 8004640:	da02      	bge.n	8004648 <mpz_add+0x40>
 8004642:	9b05      	ldr	r3, [sp, #20]
 8004644:	425b      	negs	r3, r3
 8004646:	e000      	b.n	800464a <mpz_add+0x42>
 8004648:	9b05      	ldr	r3, [sp, #20]
 800464a:	9a03      	ldr	r2, [sp, #12]
 800464c:	6053      	str	r3, [r2, #4]
}
 800464e:	b007      	add	sp, #28
 8004650:	f85d fb04 	ldr.w	pc, [sp], #4

08004654 <mpz_sub>:

void
mpz_sub (mpz_t r, const mpz_t a, const mpz_t b)
{
 8004654:	b500      	push	{lr}
 8004656:	b087      	sub	sp, #28
 8004658:	9003      	str	r0, [sp, #12]
 800465a:	9102      	str	r1, [sp, #8]
 800465c:	9201      	str	r2, [sp, #4]
  mp_size_t rn;

  if ( (a->_mp_size ^ b->_mp_size) >= 0)
 800465e:	9b02      	ldr	r3, [sp, #8]
 8004660:	685a      	ldr	r2, [r3, #4]
 8004662:	9b01      	ldr	r3, [sp, #4]
 8004664:	685b      	ldr	r3, [r3, #4]
 8004666:	4053      	eors	r3, r2
 8004668:	2b00      	cmp	r3, #0
 800466a:	db06      	blt.n	800467a <mpz_sub+0x26>
    rn = mpz_abs_sub (r, a, b);
 800466c:	9803      	ldr	r0, [sp, #12]
 800466e:	9902      	ldr	r1, [sp, #8]
 8004670:	9a01      	ldr	r2, [sp, #4]
 8004672:	f7ff ff3b 	bl	80044ec <mpz_abs_sub>
 8004676:	9005      	str	r0, [sp, #20]
 8004678:	e005      	b.n	8004686 <mpz_sub+0x32>
  else
    rn = mpz_abs_add (r, a, b);
 800467a:	9803      	ldr	r0, [sp, #12]
 800467c:	9902      	ldr	r1, [sp, #8]
 800467e:	9a01      	ldr	r2, [sp, #4]
 8004680:	f7ff fee8 	bl	8004454 <mpz_abs_add>
 8004684:	9005      	str	r0, [sp, #20]

  r->_mp_size = a->_mp_size >= 0 ? rn : - rn;
 8004686:	9b02      	ldr	r3, [sp, #8]
 8004688:	685b      	ldr	r3, [r3, #4]
 800468a:	2b00      	cmp	r3, #0
 800468c:	da02      	bge.n	8004694 <mpz_sub+0x40>
 800468e:	9b05      	ldr	r3, [sp, #20]
 8004690:	425b      	negs	r3, r3
 8004692:	e000      	b.n	8004696 <mpz_sub+0x42>
 8004694:	9b05      	ldr	r3, [sp, #20]
 8004696:	9a03      	ldr	r2, [sp, #12]
 8004698:	6053      	str	r3, [r2, #4]
}
 800469a:	b007      	add	sp, #28
 800469c:	f85d fb04 	ldr.w	pc, [sp], #4

080046a0 <mpz_mul_si>:


/* MPZ multiplication */
void
mpz_mul_si (mpz_t r, const mpz_t u, long int v)
{
 80046a0:	b500      	push	{lr}
 80046a2:	b085      	sub	sp, #20
 80046a4:	9003      	str	r0, [sp, #12]
 80046a6:	9102      	str	r1, [sp, #8]
 80046a8:	9201      	str	r2, [sp, #4]
  if (v < 0)
 80046aa:	9b01      	ldr	r3, [sp, #4]
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	da0b      	bge.n	80046c8 <mpz_mul_si+0x28>
    {
      mpz_mul_ui (r, u, GMP_NEG_CAST (unsigned long int, v));
 80046b0:	9b01      	ldr	r3, [sp, #4]
 80046b2:	425b      	negs	r3, r3
 80046b4:	9803      	ldr	r0, [sp, #12]
 80046b6:	9902      	ldr	r1, [sp, #8]
 80046b8:	461a      	mov	r2, r3
 80046ba:	f000 f80f 	bl	80046dc <mpz_mul_ui>
      mpz_neg (r, r);
 80046be:	9803      	ldr	r0, [sp, #12]
 80046c0:	9903      	ldr	r1, [sp, #12]
 80046c2:	f7ff fd93 	bl	80041ec <mpz_neg>
 80046c6:	e005      	b.n	80046d4 <mpz_mul_si+0x34>
    }
  else
    mpz_mul_ui (r, u, (unsigned long int) v);
 80046c8:	9b01      	ldr	r3, [sp, #4]
 80046ca:	9803      	ldr	r0, [sp, #12]
 80046cc:	9902      	ldr	r1, [sp, #8]
 80046ce:	461a      	mov	r2, r3
 80046d0:	f000 f804 	bl	80046dc <mpz_mul_ui>
}
 80046d4:	b005      	add	sp, #20
 80046d6:	f85d fb04 	ldr.w	pc, [sp], #4
 80046da:	bf00      	nop

080046dc <mpz_mul_ui>:

void
mpz_mul_ui (mpz_t r, const mpz_t u, unsigned long int v)
{
 80046dc:	b500      	push	{lr}
 80046de:	b089      	sub	sp, #36	; 0x24
 80046e0:	9003      	str	r0, [sp, #12]
 80046e2:	9102      	str	r1, [sp, #8]
 80046e4:	9201      	str	r2, [sp, #4]
  mp_size_t un, us;
  mp_ptr tp;
  mp_limb_t cy;

  us = u->_mp_size;
 80046e6:	9b02      	ldr	r3, [sp, #8]
 80046e8:	685b      	ldr	r3, [r3, #4]
 80046ea:	9307      	str	r3, [sp, #28]

  if (us == 0 || v == 0)
 80046ec:	9b07      	ldr	r3, [sp, #28]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d002      	beq.n	80046f8 <mpz_mul_ui+0x1c>
 80046f2:	9b01      	ldr	r3, [sp, #4]
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d103      	bne.n	8004700 <mpz_mul_ui+0x24>
    {
      r->_mp_size = 0;
 80046f8:	9b03      	ldr	r3, [sp, #12]
 80046fa:	2200      	movs	r2, #0
 80046fc:	605a      	str	r2, [r3, #4]
      return;
 80046fe:	e036      	b.n	800476e <mpz_mul_ui+0x92>
    }

  un = GMP_ABS (us);
 8004700:	9b07      	ldr	r3, [sp, #28]
 8004702:	2b00      	cmp	r3, #0
 8004704:	bfb8      	it	lt
 8004706:	425b      	neglt	r3, r3
 8004708:	9306      	str	r3, [sp, #24]

  tp = MPZ_REALLOC (r, un + 1);
 800470a:	9b06      	ldr	r3, [sp, #24]
 800470c:	1c5a      	adds	r2, r3, #1
 800470e:	9b03      	ldr	r3, [sp, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	429a      	cmp	r2, r3
 8004714:	dd07      	ble.n	8004726 <mpz_mul_ui+0x4a>
 8004716:	9b06      	ldr	r3, [sp, #24]
 8004718:	3301      	adds	r3, #1
 800471a:	9803      	ldr	r0, [sp, #12]
 800471c:	4619      	mov	r1, r3
 800471e:	f7ff f83b 	bl	8003798 <mpz_realloc>
 8004722:	4603      	mov	r3, r0
 8004724:	e001      	b.n	800472a <mpz_mul_ui+0x4e>
 8004726:	9b03      	ldr	r3, [sp, #12]
 8004728:	689b      	ldr	r3, [r3, #8]
 800472a:	9305      	str	r3, [sp, #20]
  cy = mpn_mul_1 (tp, u->_mp_d, un, v);
 800472c:	9b02      	ldr	r3, [sp, #8]
 800472e:	689b      	ldr	r3, [r3, #8]
 8004730:	9805      	ldr	r0, [sp, #20]
 8004732:	4619      	mov	r1, r3
 8004734:	9a06      	ldr	r2, [sp, #24]
 8004736:	9b01      	ldr	r3, [sp, #4]
 8004738:	f7fc ffd0 	bl	80016dc <mpn_mul_1>
 800473c:	9004      	str	r0, [sp, #16]
  tp[un] = cy;
 800473e:	9b06      	ldr	r3, [sp, #24]
 8004740:	009b      	lsls	r3, r3, #2
 8004742:	9a05      	ldr	r2, [sp, #20]
 8004744:	4413      	add	r3, r2
 8004746:	9a04      	ldr	r2, [sp, #16]
 8004748:	601a      	str	r2, [r3, #0]

  un += (cy > 0);
 800474a:	9b04      	ldr	r3, [sp, #16]
 800474c:	2b00      	cmp	r3, #0
 800474e:	bf0c      	ite	eq
 8004750:	2300      	moveq	r3, #0
 8004752:	2301      	movne	r3, #1
 8004754:	b2db      	uxtb	r3, r3
 8004756:	9a06      	ldr	r2, [sp, #24]
 8004758:	4413      	add	r3, r2
 800475a:	9306      	str	r3, [sp, #24]
  r->_mp_size = (us < 0) ? - un : un;
 800475c:	9b07      	ldr	r3, [sp, #28]
 800475e:	2b00      	cmp	r3, #0
 8004760:	da02      	bge.n	8004768 <mpz_mul_ui+0x8c>
 8004762:	9b06      	ldr	r3, [sp, #24]
 8004764:	425b      	negs	r3, r3
 8004766:	e000      	b.n	800476a <mpz_mul_ui+0x8e>
 8004768:	9b06      	ldr	r3, [sp, #24]
 800476a:	9a03      	ldr	r2, [sp, #12]
 800476c:	6053      	str	r3, [r2, #4]
}
 800476e:	b009      	add	sp, #36	; 0x24
 8004770:	f85d fb04 	ldr.w	pc, [sp], #4

08004774 <mpz_mul>:

void
mpz_mul (mpz_t r, const mpz_t u, const mpz_t v)
{
 8004774:	b500      	push	{lr}
 8004776:	b08f      	sub	sp, #60	; 0x3c
 8004778:	9005      	str	r0, [sp, #20]
 800477a:	9104      	str	r1, [sp, #16]
 800477c:	9203      	str	r2, [sp, #12]
  int sign;
  mp_size_t un, vn, rn;
  mpz_t t;
  mp_ptr tp;

  un = u->_mp_size;
 800477e:	9b04      	ldr	r3, [sp, #16]
 8004780:	685b      	ldr	r3, [r3, #4]
 8004782:	930d      	str	r3, [sp, #52]	; 0x34
  vn = v->_mp_size;
 8004784:	9b03      	ldr	r3, [sp, #12]
 8004786:	685b      	ldr	r3, [r3, #4]
 8004788:	930c      	str	r3, [sp, #48]	; 0x30

  if (un == 0 || vn == 0)
 800478a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800478c:	2b00      	cmp	r3, #0
 800478e:	d002      	beq.n	8004796 <mpz_mul+0x22>
 8004790:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004792:	2b00      	cmp	r3, #0
 8004794:	d103      	bne.n	800479e <mpz_mul+0x2a>
    {
      r->_mp_size = 0;
 8004796:	9b05      	ldr	r3, [sp, #20]
 8004798:	2200      	movs	r2, #0
 800479a:	605a      	str	r2, [r3, #4]
 800479c:	e05a      	b.n	8004854 <mpz_mul+0xe0>
      return;
    }

  sign = (un ^ vn) < 0;
 800479e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80047a0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80047a2:	4053      	eors	r3, r2
 80047a4:	0fdb      	lsrs	r3, r3, #31
 80047a6:	b2db      	uxtb	r3, r3
 80047a8:	930b      	str	r3, [sp, #44]	; 0x2c

  un = GMP_ABS (un);
 80047aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	bfb8      	it	lt
 80047b0:	425b      	neglt	r3, r3
 80047b2:	930d      	str	r3, [sp, #52]	; 0x34
  vn = GMP_ABS (vn);
 80047b4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	bfb8      	it	lt
 80047ba:	425b      	neglt	r3, r3
 80047bc:	930c      	str	r3, [sp, #48]	; 0x30

  mpz_init2 (t, (un + vn) * GMP_LIMB_BITS);
 80047be:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80047c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80047c2:	4413      	add	r3, r2
 80047c4:	015b      	lsls	r3, r3, #5
 80047c6:	aa06      	add	r2, sp, #24
 80047c8:	4610      	mov	r0, r2
 80047ca:	4619      	mov	r1, r3
 80047cc:	f7fe ffb4 	bl	8003738 <mpz_init2>

  tp = t->_mp_d;
 80047d0:	9b08      	ldr	r3, [sp, #32]
 80047d2:	930a      	str	r3, [sp, #40]	; 0x28
  if (un >= vn)
 80047d4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80047d6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80047d8:	429a      	cmp	r2, r3
 80047da:	db0b      	blt.n	80047f4 <mpz_mul+0x80>
    mpn_mul (tp, u->_mp_d, un, v->_mp_d, vn);
 80047dc:	9b04      	ldr	r3, [sp, #16]
 80047de:	689a      	ldr	r2, [r3, #8]
 80047e0:	9b03      	ldr	r3, [sp, #12]
 80047e2:	689b      	ldr	r3, [r3, #8]
 80047e4:	990c      	ldr	r1, [sp, #48]	; 0x30
 80047e6:	9100      	str	r1, [sp, #0]
 80047e8:	980a      	ldr	r0, [sp, #40]	; 0x28
 80047ea:	4611      	mov	r1, r2
 80047ec:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80047ee:	f7fd f915 	bl	8001a1c <mpn_mul>
 80047f2:	e00a      	b.n	800480a <mpz_mul+0x96>
  else
    mpn_mul (tp, v->_mp_d, vn, u->_mp_d, un);
 80047f4:	9b03      	ldr	r3, [sp, #12]
 80047f6:	689a      	ldr	r2, [r3, #8]
 80047f8:	9b04      	ldr	r3, [sp, #16]
 80047fa:	689b      	ldr	r3, [r3, #8]
 80047fc:	990d      	ldr	r1, [sp, #52]	; 0x34
 80047fe:	9100      	str	r1, [sp, #0]
 8004800:	980a      	ldr	r0, [sp, #40]	; 0x28
 8004802:	4611      	mov	r1, r2
 8004804:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004806:	f7fd f909 	bl	8001a1c <mpn_mul>

  rn = un + vn;
 800480a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800480c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800480e:	4413      	add	r3, r2
 8004810:	9309      	str	r3, [sp, #36]	; 0x24
  rn -= tp[rn-1] == 0;
 8004812:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004814:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004818:	3b01      	subs	r3, #1
 800481a:	009b      	lsls	r3, r3, #2
 800481c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800481e:	4413      	add	r3, r2
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	2b00      	cmp	r3, #0
 8004824:	bf14      	ite	ne
 8004826:	2300      	movne	r3, #0
 8004828:	2301      	moveq	r3, #1
 800482a:	b2db      	uxtb	r3, r3
 800482c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800482e:	1ad3      	subs	r3, r2, r3
 8004830:	9309      	str	r3, [sp, #36]	; 0x24

  t->_mp_size = sign ? - rn : rn;
 8004832:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004834:	2b00      	cmp	r3, #0
 8004836:	d002      	beq.n	800483e <mpz_mul+0xca>
 8004838:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800483a:	425b      	negs	r3, r3
 800483c:	e000      	b.n	8004840 <mpz_mul+0xcc>
 800483e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004840:	9307      	str	r3, [sp, #28]
  mpz_swap (r, t);
 8004842:	ab06      	add	r3, sp, #24
 8004844:	9805      	ldr	r0, [sp, #20]
 8004846:	4619      	mov	r1, r3
 8004848:	f7ff fce4 	bl	8004214 <mpz_swap>
  mpz_clear (t);
 800484c:	ab06      	add	r3, sp, #24
 800484e:	4618      	mov	r0, r3
 8004850:	f7fe ff92 	bl	8003778 <mpz_clear>
}
 8004854:	b00f      	add	sp, #60	; 0x3c
 8004856:	f85d fb04 	ldr.w	pc, [sp], #4
 800485a:	bf00      	nop

0800485c <mpz_mul_2exp>:

void
mpz_mul_2exp (mpz_t r, const mpz_t u, mp_bitcnt_t bits)
{
 800485c:	b500      	push	{lr}
 800485e:	b08b      	sub	sp, #44	; 0x2c
 8004860:	9003      	str	r0, [sp, #12]
 8004862:	9102      	str	r1, [sp, #8]
 8004864:	9201      	str	r2, [sp, #4]
  mp_size_t un, rn;
  mp_size_t limbs;
  unsigned shift;
  mp_ptr rp;

  un = GMP_ABS (u->_mp_size);
 8004866:	9b02      	ldr	r3, [sp, #8]
 8004868:	685b      	ldr	r3, [r3, #4]
 800486a:	2b00      	cmp	r3, #0
 800486c:	bfb8      	it	lt
 800486e:	425b      	neglt	r3, r3
 8004870:	9307      	str	r3, [sp, #28]
  if (un == 0)
 8004872:	9b07      	ldr	r3, [sp, #28]
 8004874:	2b00      	cmp	r3, #0
 8004876:	d103      	bne.n	8004880 <mpz_mul_2exp+0x24>
    {
      r->_mp_size = 0;
 8004878:	9b03      	ldr	r3, [sp, #12]
 800487a:	2200      	movs	r2, #0
 800487c:	605a      	str	r2, [r3, #4]
      return;
 800487e:	e064      	b.n	800494a <mpz_mul_2exp+0xee>
    }

  limbs = bits / GMP_LIMB_BITS;
 8004880:	9b01      	ldr	r3, [sp, #4]
 8004882:	095b      	lsrs	r3, r3, #5
 8004884:	9308      	str	r3, [sp, #32]
  shift = bits % GMP_LIMB_BITS;
 8004886:	9b01      	ldr	r3, [sp, #4]
 8004888:	f003 031f 	and.w	r3, r3, #31
 800488c:	9306      	str	r3, [sp, #24]

  rn = un + limbs + (shift > 0);
 800488e:	9a07      	ldr	r2, [sp, #28]
 8004890:	9b08      	ldr	r3, [sp, #32]
 8004892:	441a      	add	r2, r3
 8004894:	9b06      	ldr	r3, [sp, #24]
 8004896:	2b00      	cmp	r3, #0
 8004898:	bf0c      	ite	eq
 800489a:	2300      	moveq	r3, #0
 800489c:	2301      	movne	r3, #1
 800489e:	b2db      	uxtb	r3, r3
 80048a0:	4413      	add	r3, r2
 80048a2:	9309      	str	r3, [sp, #36]	; 0x24
  rp = MPZ_REALLOC (r, rn);
 80048a4:	9b03      	ldr	r3, [sp, #12]
 80048a6:	681a      	ldr	r2, [r3, #0]
 80048a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80048aa:	429a      	cmp	r2, r3
 80048ac:	da05      	bge.n	80048ba <mpz_mul_2exp+0x5e>
 80048ae:	9803      	ldr	r0, [sp, #12]
 80048b0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80048b2:	f7fe ff71 	bl	8003798 <mpz_realloc>
 80048b6:	4603      	mov	r3, r0
 80048b8:	e001      	b.n	80048be <mpz_mul_2exp+0x62>
 80048ba:	9b03      	ldr	r3, [sp, #12]
 80048bc:	689b      	ldr	r3, [r3, #8]
 80048be:	9305      	str	r3, [sp, #20]
  if (shift > 0)
 80048c0:	9b06      	ldr	r3, [sp, #24]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d01f      	beq.n	8004906 <mpz_mul_2exp+0xaa>
    {
      mp_limb_t cy = mpn_lshift (rp + limbs, u->_mp_d, un, shift);
 80048c6:	9b08      	ldr	r3, [sp, #32]
 80048c8:	009b      	lsls	r3, r3, #2
 80048ca:	9a05      	ldr	r2, [sp, #20]
 80048cc:	441a      	add	r2, r3
 80048ce:	9b02      	ldr	r3, [sp, #8]
 80048d0:	689b      	ldr	r3, [r3, #8]
 80048d2:	4610      	mov	r0, r2
 80048d4:	4619      	mov	r1, r3
 80048d6:	9a07      	ldr	r2, [sp, #28]
 80048d8:	9b06      	ldr	r3, [sp, #24]
 80048da:	f7fd f929 	bl	8001b30 <mpn_lshift>
 80048de:	9004      	str	r0, [sp, #16]
      rp[rn-1] = cy;
 80048e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80048e2:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80048e6:	3b01      	subs	r3, #1
 80048e8:	009b      	lsls	r3, r3, #2
 80048ea:	9a05      	ldr	r2, [sp, #20]
 80048ec:	4413      	add	r3, r2
 80048ee:	9a04      	ldr	r2, [sp, #16]
 80048f0:	601a      	str	r2, [r3, #0]
      rn -= (cy == 0);
 80048f2:	9b04      	ldr	r3, [sp, #16]
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	bf14      	ite	ne
 80048f8:	2300      	movne	r3, #0
 80048fa:	2301      	moveq	r3, #1
 80048fc:	b2db      	uxtb	r3, r3
 80048fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004900:	1ad3      	subs	r3, r2, r3
 8004902:	9309      	str	r3, [sp, #36]	; 0x24
    }
  else
    mpn_copyd (rp + limbs, u->_mp_d, un);

  while (limbs > 0)
 8004904:	e014      	b.n	8004930 <mpz_mul_2exp+0xd4>
      mp_limb_t cy = mpn_lshift (rp + limbs, u->_mp_d, un, shift);
      rp[rn-1] = cy;
      rn -= (cy == 0);
    }
  else
    mpn_copyd (rp + limbs, u->_mp_d, un);
 8004906:	9b08      	ldr	r3, [sp, #32]
 8004908:	009b      	lsls	r3, r3, #2
 800490a:	9a05      	ldr	r2, [sp, #20]
 800490c:	441a      	add	r2, r3
 800490e:	9b02      	ldr	r3, [sp, #8]
 8004910:	689b      	ldr	r3, [r3, #8]
 8004912:	4610      	mov	r0, r2
 8004914:	4619      	mov	r1, r3
 8004916:	9a07      	ldr	r2, [sp, #28]
 8004918:	f7fc fcda 	bl	80012d0 <mpn_copyd>

  while (limbs > 0)
 800491c:	e008      	b.n	8004930 <mpz_mul_2exp+0xd4>
    rp[--limbs] = 0;
 800491e:	9b08      	ldr	r3, [sp, #32]
 8004920:	3b01      	subs	r3, #1
 8004922:	9308      	str	r3, [sp, #32]
 8004924:	9b08      	ldr	r3, [sp, #32]
 8004926:	009b      	lsls	r3, r3, #2
 8004928:	9a05      	ldr	r2, [sp, #20]
 800492a:	4413      	add	r3, r2
 800492c:	2200      	movs	r2, #0
 800492e:	601a      	str	r2, [r3, #0]
      rn -= (cy == 0);
    }
  else
    mpn_copyd (rp + limbs, u->_mp_d, un);

  while (limbs > 0)
 8004930:	9b08      	ldr	r3, [sp, #32]
 8004932:	2b00      	cmp	r3, #0
 8004934:	dcf3      	bgt.n	800491e <mpz_mul_2exp+0xc2>
    rp[--limbs] = 0;

  r->_mp_size = (u->_mp_size < 0) ? - rn : rn;
 8004936:	9b02      	ldr	r3, [sp, #8]
 8004938:	685b      	ldr	r3, [r3, #4]
 800493a:	2b00      	cmp	r3, #0
 800493c:	da02      	bge.n	8004944 <mpz_mul_2exp+0xe8>
 800493e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004940:	425b      	negs	r3, r3
 8004942:	e000      	b.n	8004946 <mpz_mul_2exp+0xea>
 8004944:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004946:	9a03      	ldr	r2, [sp, #12]
 8004948:	6053      	str	r3, [r2, #4]
}
 800494a:	b00b      	add	sp, #44	; 0x2c
 800494c:	f85d fb04 	ldr.w	pc, [sp], #4

08004950 <mpz_addmul_ui>:

void
mpz_addmul_ui (mpz_t r, const mpz_t u, unsigned long int v)
{
 8004950:	b500      	push	{lr}
 8004952:	b089      	sub	sp, #36	; 0x24
 8004954:	9003      	str	r0, [sp, #12]
 8004956:	9102      	str	r1, [sp, #8]
 8004958:	9201      	str	r2, [sp, #4]
  mpz_t t;
  mpz_init (t);
 800495a:	ab05      	add	r3, sp, #20
 800495c:	4618      	mov	r0, r3
 800495e:	f7fe fed9 	bl	8003714 <mpz_init>
  mpz_mul_ui (t, u, v);
 8004962:	ab05      	add	r3, sp, #20
 8004964:	4618      	mov	r0, r3
 8004966:	9902      	ldr	r1, [sp, #8]
 8004968:	9a01      	ldr	r2, [sp, #4]
 800496a:	f7ff feb7 	bl	80046dc <mpz_mul_ui>
  mpz_add (r, r, t);
 800496e:	ab05      	add	r3, sp, #20
 8004970:	9803      	ldr	r0, [sp, #12]
 8004972:	9903      	ldr	r1, [sp, #12]
 8004974:	461a      	mov	r2, r3
 8004976:	f7ff fe47 	bl	8004608 <mpz_add>
  mpz_clear (t);
 800497a:	ab05      	add	r3, sp, #20
 800497c:	4618      	mov	r0, r3
 800497e:	f7fe fefb 	bl	8003778 <mpz_clear>
}
 8004982:	b009      	add	sp, #36	; 0x24
 8004984:	f85d fb04 	ldr.w	pc, [sp], #4

08004988 <mpz_submul_ui>:

void
mpz_submul_ui (mpz_t r, const mpz_t u, unsigned long int v)
{
 8004988:	b500      	push	{lr}
 800498a:	b089      	sub	sp, #36	; 0x24
 800498c:	9003      	str	r0, [sp, #12]
 800498e:	9102      	str	r1, [sp, #8]
 8004990:	9201      	str	r2, [sp, #4]
  mpz_t t;
  mpz_init (t);
 8004992:	ab05      	add	r3, sp, #20
 8004994:	4618      	mov	r0, r3
 8004996:	f7fe febd 	bl	8003714 <mpz_init>
  mpz_mul_ui (t, u, v);
 800499a:	ab05      	add	r3, sp, #20
 800499c:	4618      	mov	r0, r3
 800499e:	9902      	ldr	r1, [sp, #8]
 80049a0:	9a01      	ldr	r2, [sp, #4]
 80049a2:	f7ff fe9b 	bl	80046dc <mpz_mul_ui>
  mpz_sub (r, r, t);
 80049a6:	ab05      	add	r3, sp, #20
 80049a8:	9803      	ldr	r0, [sp, #12]
 80049aa:	9903      	ldr	r1, [sp, #12]
 80049ac:	461a      	mov	r2, r3
 80049ae:	f7ff fe51 	bl	8004654 <mpz_sub>
  mpz_clear (t);
 80049b2:	ab05      	add	r3, sp, #20
 80049b4:	4618      	mov	r0, r3
 80049b6:	f7fe fedf 	bl	8003778 <mpz_clear>
}
 80049ba:	b009      	add	sp, #36	; 0x24
 80049bc:	f85d fb04 	ldr.w	pc, [sp], #4

080049c0 <mpz_addmul>:

void
mpz_addmul (mpz_t r, const mpz_t u, const mpz_t v)
{
 80049c0:	b500      	push	{lr}
 80049c2:	b089      	sub	sp, #36	; 0x24
 80049c4:	9003      	str	r0, [sp, #12]
 80049c6:	9102      	str	r1, [sp, #8]
 80049c8:	9201      	str	r2, [sp, #4]
  mpz_t t;
  mpz_init (t);
 80049ca:	ab05      	add	r3, sp, #20
 80049cc:	4618      	mov	r0, r3
 80049ce:	f7fe fea1 	bl	8003714 <mpz_init>
  mpz_mul (t, u, v);
 80049d2:	ab05      	add	r3, sp, #20
 80049d4:	4618      	mov	r0, r3
 80049d6:	9902      	ldr	r1, [sp, #8]
 80049d8:	9a01      	ldr	r2, [sp, #4]
 80049da:	f7ff fecb 	bl	8004774 <mpz_mul>
  mpz_add (r, r, t);
 80049de:	ab05      	add	r3, sp, #20
 80049e0:	9803      	ldr	r0, [sp, #12]
 80049e2:	9903      	ldr	r1, [sp, #12]
 80049e4:	461a      	mov	r2, r3
 80049e6:	f7ff fe0f 	bl	8004608 <mpz_add>
  mpz_clear (t);
 80049ea:	ab05      	add	r3, sp, #20
 80049ec:	4618      	mov	r0, r3
 80049ee:	f7fe fec3 	bl	8003778 <mpz_clear>
}
 80049f2:	b009      	add	sp, #36	; 0x24
 80049f4:	f85d fb04 	ldr.w	pc, [sp], #4

080049f8 <mpz_submul>:

void
mpz_submul (mpz_t r, const mpz_t u, const mpz_t v)
{
 80049f8:	b500      	push	{lr}
 80049fa:	b089      	sub	sp, #36	; 0x24
 80049fc:	9003      	str	r0, [sp, #12]
 80049fe:	9102      	str	r1, [sp, #8]
 8004a00:	9201      	str	r2, [sp, #4]
  mpz_t t;
  mpz_init (t);
 8004a02:	ab05      	add	r3, sp, #20
 8004a04:	4618      	mov	r0, r3
 8004a06:	f7fe fe85 	bl	8003714 <mpz_init>
  mpz_mul (t, u, v);
 8004a0a:	ab05      	add	r3, sp, #20
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	9902      	ldr	r1, [sp, #8]
 8004a10:	9a01      	ldr	r2, [sp, #4]
 8004a12:	f7ff feaf 	bl	8004774 <mpz_mul>
  mpz_sub (r, r, t);
 8004a16:	ab05      	add	r3, sp, #20
 8004a18:	9803      	ldr	r0, [sp, #12]
 8004a1a:	9903      	ldr	r1, [sp, #12]
 8004a1c:	461a      	mov	r2, r3
 8004a1e:	f7ff fe19 	bl	8004654 <mpz_sub>
  mpz_clear (t);
 8004a22:	ab05      	add	r3, sp, #20
 8004a24:	4618      	mov	r0, r3
 8004a26:	f7fe fea7 	bl	8003778 <mpz_clear>
}
 8004a2a:	b009      	add	sp, #36	; 0x24
 8004a2c:	f85d fb04 	ldr.w	pc, [sp], #4

08004a30 <mpz_div_qr>:

/* Allows q or r to be zero. Returns 1 iff remainder is non-zero. */
static int
mpz_div_qr (mpz_t q, mpz_t r,
	    const mpz_t n, const mpz_t d, enum mpz_div_round_mode mode)
{
 8004a30:	b500      	push	{lr}
 8004a32:	b097      	sub	sp, #92	; 0x5c
 8004a34:	9005      	str	r0, [sp, #20]
 8004a36:	9104      	str	r1, [sp, #16]
 8004a38:	9203      	str	r2, [sp, #12]
 8004a3a:	9302      	str	r3, [sp, #8]
  mp_size_t ns, ds, nn, dn, qs;
  ns = n->_mp_size;
 8004a3c:	9b03      	ldr	r3, [sp, #12]
 8004a3e:	685b      	ldr	r3, [r3, #4]
 8004a40:	9314      	str	r3, [sp, #80]	; 0x50
  ds = d->_mp_size;
 8004a42:	9b02      	ldr	r3, [sp, #8]
 8004a44:	685b      	ldr	r3, [r3, #4]
 8004a46:	9313      	str	r3, [sp, #76]	; 0x4c

  if (ds == 0)
 8004a48:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d105      	bne.n	8004a5a <mpz_div_qr+0x2a>
    gmp_die("mpz_div_qr: Divide by zero.");
 8004a4e:	f642 4058 	movw	r0, #11352	; 0x2c58
 8004a52:	f6c0 0001 	movt	r0, #2049	; 0x801
 8004a56:	f7fc fb37 	bl	80010c8 <gmp_die>

  if (ns == 0)
 8004a5a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d10d      	bne.n	8004a7c <mpz_div_qr+0x4c>
    {
      if (q)
 8004a60:	9b05      	ldr	r3, [sp, #20]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d002      	beq.n	8004a6c <mpz_div_qr+0x3c>
	q->_mp_size = 0;
 8004a66:	9b05      	ldr	r3, [sp, #20]
 8004a68:	2200      	movs	r2, #0
 8004a6a:	605a      	str	r2, [r3, #4]
      if (r)
 8004a6c:	9b04      	ldr	r3, [sp, #16]
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d002      	beq.n	8004a78 <mpz_div_qr+0x48>
	r->_mp_size = 0;
 8004a72:	9b04      	ldr	r3, [sp, #16]
 8004a74:	2200      	movs	r2, #0
 8004a76:	605a      	str	r2, [r3, #4]
      return 0;
 8004a78:	2300      	movs	r3, #0
 8004a7a:	e0f9      	b.n	8004c70 <mpz_div_qr+0x240>
    }

  nn = GMP_ABS (ns);
 8004a7c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	bfb8      	it	lt
 8004a82:	425b      	neglt	r3, r3
 8004a84:	9312      	str	r3, [sp, #72]	; 0x48
  dn = GMP_ABS (ds);
 8004a86:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	bfb8      	it	lt
 8004a8c:	425b      	neglt	r3, r3
 8004a8e:	9311      	str	r3, [sp, #68]	; 0x44

  qs = ds ^ ns;
 8004a90:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8004a92:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004a94:	4053      	eors	r3, r2
 8004a96:	9310      	str	r3, [sp, #64]	; 0x40

  if (nn < dn)
 8004a98:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004a9a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004a9c:	429a      	cmp	r2, r3
 8004a9e:	da3f      	bge.n	8004b20 <mpz_div_qr+0xf0>
    {
      if (mode == GMP_DIV_CEIL && qs >= 0)
 8004aa0:	f89d 3060 	ldrb.w	r3, [sp, #96]	; 0x60
 8004aa4:	2b01      	cmp	r3, #1
 8004aa6:	d113      	bne.n	8004ad0 <mpz_div_qr+0xa0>
 8004aa8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	db10      	blt.n	8004ad0 <mpz_div_qr+0xa0>
	{
	  /* q = 1, r = n - d */
	  if (r)
 8004aae:	9b04      	ldr	r3, [sp, #16]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d004      	beq.n	8004abe <mpz_div_qr+0x8e>
	    mpz_sub (r, n, d);
 8004ab4:	9804      	ldr	r0, [sp, #16]
 8004ab6:	9903      	ldr	r1, [sp, #12]
 8004ab8:	9a02      	ldr	r2, [sp, #8]
 8004aba:	f7ff fdcb 	bl	8004654 <mpz_sub>
	  if (q)
 8004abe:	9b05      	ldr	r3, [sp, #20]
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d004      	beq.n	8004ace <mpz_div_qr+0x9e>
	    mpz_set_ui (q, 1);
 8004ac4:	9805      	ldr	r0, [sp, #20]
 8004ac6:	2101      	movs	r1, #1
 8004ac8:	f7fe fea8 	bl	800381c <mpz_set_ui>
      if (mode == GMP_DIV_CEIL && qs >= 0)
	{
	  /* q = 1, r = n - d */
	  if (r)
	    mpz_sub (r, n, d);
	  if (q)
 8004acc:	e026      	b.n	8004b1c <mpz_div_qr+0xec>
 8004ace:	e025      	b.n	8004b1c <mpz_div_qr+0xec>
	    mpz_set_ui (q, 1);
	}
      else if (mode == GMP_DIV_FLOOR && qs < 0)
 8004ad0:	f89d 3060 	ldrb.w	r3, [sp, #96]	; 0x60
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d114      	bne.n	8004b02 <mpz_div_qr+0xd2>
 8004ad8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	da11      	bge.n	8004b02 <mpz_div_qr+0xd2>
	{
	  /* q = -1, r = n + d */
	  if (r)
 8004ade:	9b04      	ldr	r3, [sp, #16]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d004      	beq.n	8004aee <mpz_div_qr+0xbe>
	    mpz_add (r, n, d);
 8004ae4:	9804      	ldr	r0, [sp, #16]
 8004ae6:	9903      	ldr	r1, [sp, #12]
 8004ae8:	9a02      	ldr	r2, [sp, #8]
 8004aea:	f7ff fd8d 	bl	8004608 <mpz_add>
	  if (q)
 8004aee:	9b05      	ldr	r3, [sp, #20]
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d005      	beq.n	8004b00 <mpz_div_qr+0xd0>
	    mpz_set_si (q, -1);
 8004af4:	9805      	ldr	r0, [sp, #20]
 8004af6:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004afa:	f7fe fe75 	bl	80037e8 <mpz_set_si>
      else if (mode == GMP_DIV_FLOOR && qs < 0)
	{
	  /* q = -1, r = n + d */
	  if (r)
	    mpz_add (r, n, d);
	  if (q)
 8004afe:	e00d      	b.n	8004b1c <mpz_div_qr+0xec>
 8004b00:	e00c      	b.n	8004b1c <mpz_div_qr+0xec>
	    mpz_set_si (q, -1);
	}
      else
	{
	  /* q = 0, r = d */
	  if (r)
 8004b02:	9b04      	ldr	r3, [sp, #16]
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d003      	beq.n	8004b10 <mpz_div_qr+0xe0>
	    mpz_set (r, n);
 8004b08:	9804      	ldr	r0, [sp, #16]
 8004b0a:	9903      	ldr	r1, [sp, #12]
 8004b0c:	f7fe fe9a 	bl	8003844 <mpz_set>
	  if (q)
 8004b10:	9b05      	ldr	r3, [sp, #20]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d002      	beq.n	8004b1c <mpz_div_qr+0xec>
	    q->_mp_size = 0;
 8004b16:	9b05      	ldr	r3, [sp, #20]
 8004b18:	2200      	movs	r2, #0
 8004b1a:	605a      	str	r2, [r3, #4]
	}
      return 1;
 8004b1c:	2301      	movs	r3, #1
 8004b1e:	e0a7      	b.n	8004c70 <mpz_div_qr+0x240>
    {
      mp_ptr np, qp;
      mp_size_t qn, rn;
      mpz_t tq, tr;

      mpz_init_set (tr, n);
 8004b20:	ab07      	add	r3, sp, #28
 8004b22:	4618      	mov	r0, r3
 8004b24:	9903      	ldr	r1, [sp, #12]
 8004b26:	f7fe fed3 	bl	80038d0 <mpz_init_set>
      np = tr->_mp_d;
 8004b2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b2c:	930f      	str	r3, [sp, #60]	; 0x3c

      qn = nn - dn + 1;
 8004b2e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004b30:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004b32:	1ad3      	subs	r3, r2, r3
 8004b34:	3301      	adds	r3, #1
 8004b36:	930e      	str	r3, [sp, #56]	; 0x38

      if (q)
 8004b38:	9b05      	ldr	r3, [sp, #20]
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d009      	beq.n	8004b52 <mpz_div_qr+0x122>
	{
	  mpz_init2 (tq, qn * GMP_LIMB_BITS);
 8004b3e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004b40:	015b      	lsls	r3, r3, #5
 8004b42:	aa0a      	add	r2, sp, #40	; 0x28
 8004b44:	4610      	mov	r0, r2
 8004b46:	4619      	mov	r1, r3
 8004b48:	f7fe fdf6 	bl	8003738 <mpz_init2>
	  qp = tq->_mp_d;
 8004b4c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004b4e:	9315      	str	r3, [sp, #84]	; 0x54
 8004b50:	e001      	b.n	8004b56 <mpz_div_qr+0x126>
	}
      else
	qp = NULL;
 8004b52:	2300      	movs	r3, #0
 8004b54:	9315      	str	r3, [sp, #84]	; 0x54

      mpn_div_qr (qp, np, nn, d->_mp_d, dn);
 8004b56:	9b02      	ldr	r3, [sp, #8]
 8004b58:	689b      	ldr	r3, [r3, #8]
 8004b5a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8004b5c:	9200      	str	r2, [sp, #0]
 8004b5e:	9815      	ldr	r0, [sp, #84]	; 0x54
 8004b60:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004b62:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004b64:	f7fe f99e 	bl	8002ea4 <mpn_div_qr>

      if (qp)
 8004b68:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d017      	beq.n	8004b9e <mpz_div_qr+0x16e>
	{
	  qn -= (qp[qn-1] == 0);
 8004b6e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004b70:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004b74:	3b01      	subs	r3, #1
 8004b76:	009b      	lsls	r3, r3, #2
 8004b78:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004b7a:	4413      	add	r3, r2
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	bf14      	ite	ne
 8004b82:	2300      	movne	r3, #0
 8004b84:	2301      	moveq	r3, #1
 8004b86:	b2db      	uxtb	r3, r3
 8004b88:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004b8a:	1ad3      	subs	r3, r2, r3
 8004b8c:	930e      	str	r3, [sp, #56]	; 0x38

	  tq->_mp_size = qs < 0 ? -qn : qn;
 8004b8e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	da02      	bge.n	8004b9a <mpz_div_qr+0x16a>
 8004b94:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004b96:	425b      	negs	r3, r3
 8004b98:	e000      	b.n	8004b9c <mpz_div_qr+0x16c>
 8004b9a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004b9c:	930b      	str	r3, [sp, #44]	; 0x2c
	}
      rn = mpn_normalized_size (np, dn);
 8004b9e:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8004ba0:	9911      	ldr	r1, [sp, #68]	; 0x44
 8004ba2:	f7fc fbf5 	bl	8001390 <mpn_normalized_size>
 8004ba6:	900d      	str	r0, [sp, #52]	; 0x34
      tr->_mp_size = ns < 0 ? - rn : rn;
 8004ba8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	da02      	bge.n	8004bb4 <mpz_div_qr+0x184>
 8004bae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004bb0:	425b      	negs	r3, r3
 8004bb2:	e000      	b.n	8004bb6 <mpz_div_qr+0x186>
 8004bb4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004bb6:	9308      	str	r3, [sp, #32]

      if (mode == GMP_DIV_FLOOR && qs < 0 && rn != 0)
 8004bb8:	f89d 3060 	ldrb.w	r3, [sp, #96]	; 0x60
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d11b      	bne.n	8004bf8 <mpz_div_qr+0x1c8>
 8004bc0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	da18      	bge.n	8004bf8 <mpz_div_qr+0x1c8>
 8004bc6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d015      	beq.n	8004bf8 <mpz_div_qr+0x1c8>
	{
	  if (q)
 8004bcc:	9b05      	ldr	r3, [sp, #20]
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d006      	beq.n	8004be0 <mpz_div_qr+0x1b0>
	    mpz_sub_ui (tq, tq, 1);
 8004bd2:	aa0a      	add	r2, sp, #40	; 0x28
 8004bd4:	ab0a      	add	r3, sp, #40	; 0x28
 8004bd6:	4610      	mov	r0, r2
 8004bd8:	4619      	mov	r1, r3
 8004bda:	2201      	movs	r2, #1
 8004bdc:	f7ff fbfe 	bl	80043dc <mpz_sub_ui>
	  if (r)
 8004be0:	9b04      	ldr	r3, [sp, #16]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d007      	beq.n	8004bf6 <mpz_div_qr+0x1c6>
	    mpz_add (tr, tr, d);
 8004be6:	aa07      	add	r2, sp, #28
 8004be8:	ab07      	add	r3, sp, #28
 8004bea:	4610      	mov	r0, r2
 8004bec:	4619      	mov	r1, r3
 8004bee:	9a02      	ldr	r2, [sp, #8]
 8004bf0:	f7ff fd0a 	bl	8004608 <mpz_add>

      if (mode == GMP_DIV_FLOOR && qs < 0 && rn != 0)
	{
	  if (q)
	    mpz_sub_ui (tq, tq, 1);
	  if (r)
 8004bf4:	e01e      	b.n	8004c34 <mpz_div_qr+0x204>
 8004bf6:	e01d      	b.n	8004c34 <mpz_div_qr+0x204>
	    mpz_add (tr, tr, d);
	}
      else if (mode == GMP_DIV_CEIL && qs >= 0 && rn != 0)
 8004bf8:	f89d 3060 	ldrb.w	r3, [sp, #96]	; 0x60
 8004bfc:	2b01      	cmp	r3, #1
 8004bfe:	d119      	bne.n	8004c34 <mpz_div_qr+0x204>
 8004c00:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	db16      	blt.n	8004c34 <mpz_div_qr+0x204>
 8004c06:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d013      	beq.n	8004c34 <mpz_div_qr+0x204>
	{
	  if (q)
 8004c0c:	9b05      	ldr	r3, [sp, #20]
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d006      	beq.n	8004c20 <mpz_div_qr+0x1f0>
	    mpz_add_ui (tq, tq, 1);
 8004c12:	aa0a      	add	r2, sp, #40	; 0x28
 8004c14:	ab0a      	add	r3, sp, #40	; 0x28
 8004c16:	4610      	mov	r0, r2
 8004c18:	4619      	mov	r1, r3
 8004c1a:	2201      	movs	r2, #1
 8004c1c:	f7ff fbc0 	bl	80043a0 <mpz_add_ui>
	  if (r)
 8004c20:	9b04      	ldr	r3, [sp, #16]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d006      	beq.n	8004c34 <mpz_div_qr+0x204>
	    mpz_sub (tr, tr, d);
 8004c26:	aa07      	add	r2, sp, #28
 8004c28:	ab07      	add	r3, sp, #28
 8004c2a:	4610      	mov	r0, r2
 8004c2c:	4619      	mov	r1, r3
 8004c2e:	9a02      	ldr	r2, [sp, #8]
 8004c30:	f7ff fd10 	bl	8004654 <mpz_sub>
	}

      if (q)
 8004c34:	9b05      	ldr	r3, [sp, #20]
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d008      	beq.n	8004c4c <mpz_div_qr+0x21c>
	{
	  mpz_swap (tq, q);
 8004c3a:	ab0a      	add	r3, sp, #40	; 0x28
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	9905      	ldr	r1, [sp, #20]
 8004c40:	f7ff fae8 	bl	8004214 <mpz_swap>
	  mpz_clear (tq);
 8004c44:	ab0a      	add	r3, sp, #40	; 0x28
 8004c46:	4618      	mov	r0, r3
 8004c48:	f7fe fd96 	bl	8003778 <mpz_clear>
	}
      if (r)
 8004c4c:	9b04      	ldr	r3, [sp, #16]
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d004      	beq.n	8004c5c <mpz_div_qr+0x22c>
	mpz_swap (tr, r);
 8004c52:	ab07      	add	r3, sp, #28
 8004c54:	4618      	mov	r0, r3
 8004c56:	9904      	ldr	r1, [sp, #16]
 8004c58:	f7ff fadc 	bl	8004214 <mpz_swap>

      mpz_clear (tr);
 8004c5c:	ab07      	add	r3, sp, #28
 8004c5e:	4618      	mov	r0, r3
 8004c60:	f7fe fd8a 	bl	8003778 <mpz_clear>

      return rn != 0;
 8004c64:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	bf0c      	ite	eq
 8004c6a:	2300      	moveq	r3, #0
 8004c6c:	2301      	movne	r3, #1
 8004c6e:	b2db      	uxtb	r3, r3
    }
}
 8004c70:	4618      	mov	r0, r3
 8004c72:	b017      	add	sp, #92	; 0x5c
 8004c74:	f85d fb04 	ldr.w	pc, [sp], #4

08004c78 <mpz_cdiv_qr>:

void
mpz_cdiv_qr (mpz_t q, mpz_t r, const mpz_t n, const mpz_t d)
{
 8004c78:	b500      	push	{lr}
 8004c7a:	b087      	sub	sp, #28
 8004c7c:	9005      	str	r0, [sp, #20]
 8004c7e:	9104      	str	r1, [sp, #16]
 8004c80:	9203      	str	r2, [sp, #12]
 8004c82:	9302      	str	r3, [sp, #8]
  mpz_div_qr (q, r, n, d, GMP_DIV_CEIL);
 8004c84:	2301      	movs	r3, #1
 8004c86:	9300      	str	r3, [sp, #0]
 8004c88:	9805      	ldr	r0, [sp, #20]
 8004c8a:	9904      	ldr	r1, [sp, #16]
 8004c8c:	9a03      	ldr	r2, [sp, #12]
 8004c8e:	9b02      	ldr	r3, [sp, #8]
 8004c90:	f7ff fece 	bl	8004a30 <mpz_div_qr>
}
 8004c94:	b007      	add	sp, #28
 8004c96:	f85d fb04 	ldr.w	pc, [sp], #4
 8004c9a:	bf00      	nop

08004c9c <mpz_fdiv_qr>:

void
mpz_fdiv_qr (mpz_t q, mpz_t r, const mpz_t n, const mpz_t d)
{
 8004c9c:	b500      	push	{lr}
 8004c9e:	b087      	sub	sp, #28
 8004ca0:	9005      	str	r0, [sp, #20]
 8004ca2:	9104      	str	r1, [sp, #16]
 8004ca4:	9203      	str	r2, [sp, #12]
 8004ca6:	9302      	str	r3, [sp, #8]
  mpz_div_qr (q, r, n, d, GMP_DIV_FLOOR);
 8004ca8:	2300      	movs	r3, #0
 8004caa:	9300      	str	r3, [sp, #0]
 8004cac:	9805      	ldr	r0, [sp, #20]
 8004cae:	9904      	ldr	r1, [sp, #16]
 8004cb0:	9a03      	ldr	r2, [sp, #12]
 8004cb2:	9b02      	ldr	r3, [sp, #8]
 8004cb4:	f7ff febc 	bl	8004a30 <mpz_div_qr>
}
 8004cb8:	b007      	add	sp, #28
 8004cba:	f85d fb04 	ldr.w	pc, [sp], #4
 8004cbe:	bf00      	nop

08004cc0 <mpz_tdiv_qr>:

void
mpz_tdiv_qr (mpz_t q, mpz_t r, const mpz_t n, const mpz_t d)
{
 8004cc0:	b500      	push	{lr}
 8004cc2:	b087      	sub	sp, #28
 8004cc4:	9005      	str	r0, [sp, #20]
 8004cc6:	9104      	str	r1, [sp, #16]
 8004cc8:	9203      	str	r2, [sp, #12]
 8004cca:	9302      	str	r3, [sp, #8]
  mpz_div_qr (q, r, n, d, GMP_DIV_TRUNC);
 8004ccc:	2302      	movs	r3, #2
 8004cce:	9300      	str	r3, [sp, #0]
 8004cd0:	9805      	ldr	r0, [sp, #20]
 8004cd2:	9904      	ldr	r1, [sp, #16]
 8004cd4:	9a03      	ldr	r2, [sp, #12]
 8004cd6:	9b02      	ldr	r3, [sp, #8]
 8004cd8:	f7ff feaa 	bl	8004a30 <mpz_div_qr>
}
 8004cdc:	b007      	add	sp, #28
 8004cde:	f85d fb04 	ldr.w	pc, [sp], #4
 8004ce2:	bf00      	nop

08004ce4 <mpz_cdiv_q>:

void
mpz_cdiv_q (mpz_t q, const mpz_t n, const mpz_t d)
{
 8004ce4:	b500      	push	{lr}
 8004ce6:	b087      	sub	sp, #28
 8004ce8:	9005      	str	r0, [sp, #20]
 8004cea:	9104      	str	r1, [sp, #16]
 8004cec:	9203      	str	r2, [sp, #12]
  mpz_div_qr (q, NULL, n, d, GMP_DIV_CEIL);
 8004cee:	2301      	movs	r3, #1
 8004cf0:	9300      	str	r3, [sp, #0]
 8004cf2:	9805      	ldr	r0, [sp, #20]
 8004cf4:	2100      	movs	r1, #0
 8004cf6:	9a04      	ldr	r2, [sp, #16]
 8004cf8:	9b03      	ldr	r3, [sp, #12]
 8004cfa:	f7ff fe99 	bl	8004a30 <mpz_div_qr>
}
 8004cfe:	b007      	add	sp, #28
 8004d00:	f85d fb04 	ldr.w	pc, [sp], #4

08004d04 <mpz_fdiv_q>:

void
mpz_fdiv_q (mpz_t q, const mpz_t n, const mpz_t d)
{
 8004d04:	b500      	push	{lr}
 8004d06:	b087      	sub	sp, #28
 8004d08:	9005      	str	r0, [sp, #20]
 8004d0a:	9104      	str	r1, [sp, #16]
 8004d0c:	9203      	str	r2, [sp, #12]
  mpz_div_qr (q, NULL, n, d, GMP_DIV_FLOOR);
 8004d0e:	2300      	movs	r3, #0
 8004d10:	9300      	str	r3, [sp, #0]
 8004d12:	9805      	ldr	r0, [sp, #20]
 8004d14:	2100      	movs	r1, #0
 8004d16:	9a04      	ldr	r2, [sp, #16]
 8004d18:	9b03      	ldr	r3, [sp, #12]
 8004d1a:	f7ff fe89 	bl	8004a30 <mpz_div_qr>
}
 8004d1e:	b007      	add	sp, #28
 8004d20:	f85d fb04 	ldr.w	pc, [sp], #4

08004d24 <mpz_tdiv_q>:

void
mpz_tdiv_q (mpz_t q, const mpz_t n, const mpz_t d)
{
 8004d24:	b500      	push	{lr}
 8004d26:	b087      	sub	sp, #28
 8004d28:	9005      	str	r0, [sp, #20]
 8004d2a:	9104      	str	r1, [sp, #16]
 8004d2c:	9203      	str	r2, [sp, #12]
  mpz_div_qr (q, NULL, n, d, GMP_DIV_TRUNC);
 8004d2e:	2302      	movs	r3, #2
 8004d30:	9300      	str	r3, [sp, #0]
 8004d32:	9805      	ldr	r0, [sp, #20]
 8004d34:	2100      	movs	r1, #0
 8004d36:	9a04      	ldr	r2, [sp, #16]
 8004d38:	9b03      	ldr	r3, [sp, #12]
 8004d3a:	f7ff fe79 	bl	8004a30 <mpz_div_qr>
}
 8004d3e:	b007      	add	sp, #28
 8004d40:	f85d fb04 	ldr.w	pc, [sp], #4

08004d44 <mpz_cdiv_r>:

void
mpz_cdiv_r (mpz_t r, const mpz_t n, const mpz_t d)
{
 8004d44:	b500      	push	{lr}
 8004d46:	b087      	sub	sp, #28
 8004d48:	9005      	str	r0, [sp, #20]
 8004d4a:	9104      	str	r1, [sp, #16]
 8004d4c:	9203      	str	r2, [sp, #12]
  mpz_div_qr (NULL, r, n, d, GMP_DIV_CEIL);
 8004d4e:	2301      	movs	r3, #1
 8004d50:	9300      	str	r3, [sp, #0]
 8004d52:	2000      	movs	r0, #0
 8004d54:	9905      	ldr	r1, [sp, #20]
 8004d56:	9a04      	ldr	r2, [sp, #16]
 8004d58:	9b03      	ldr	r3, [sp, #12]
 8004d5a:	f7ff fe69 	bl	8004a30 <mpz_div_qr>
}
 8004d5e:	b007      	add	sp, #28
 8004d60:	f85d fb04 	ldr.w	pc, [sp], #4

08004d64 <mpz_fdiv_r>:

void
mpz_fdiv_r (mpz_t r, const mpz_t n, const mpz_t d)
{
 8004d64:	b500      	push	{lr}
 8004d66:	b087      	sub	sp, #28
 8004d68:	9005      	str	r0, [sp, #20]
 8004d6a:	9104      	str	r1, [sp, #16]
 8004d6c:	9203      	str	r2, [sp, #12]
  mpz_div_qr (NULL, r, n, d, GMP_DIV_FLOOR);
 8004d6e:	2300      	movs	r3, #0
 8004d70:	9300      	str	r3, [sp, #0]
 8004d72:	2000      	movs	r0, #0
 8004d74:	9905      	ldr	r1, [sp, #20]
 8004d76:	9a04      	ldr	r2, [sp, #16]
 8004d78:	9b03      	ldr	r3, [sp, #12]
 8004d7a:	f7ff fe59 	bl	8004a30 <mpz_div_qr>
}
 8004d7e:	b007      	add	sp, #28
 8004d80:	f85d fb04 	ldr.w	pc, [sp], #4

08004d84 <mpz_tdiv_r>:

void
mpz_tdiv_r (mpz_t r, const mpz_t n, const mpz_t d)
{
 8004d84:	b500      	push	{lr}
 8004d86:	b087      	sub	sp, #28
 8004d88:	9005      	str	r0, [sp, #20]
 8004d8a:	9104      	str	r1, [sp, #16]
 8004d8c:	9203      	str	r2, [sp, #12]
  mpz_div_qr (NULL, r, n, d, GMP_DIV_TRUNC);
 8004d8e:	2302      	movs	r3, #2
 8004d90:	9300      	str	r3, [sp, #0]
 8004d92:	2000      	movs	r0, #0
 8004d94:	9905      	ldr	r1, [sp, #20]
 8004d96:	9a04      	ldr	r2, [sp, #16]
 8004d98:	9b03      	ldr	r3, [sp, #12]
 8004d9a:	f7ff fe49 	bl	8004a30 <mpz_div_qr>
}
 8004d9e:	b007      	add	sp, #28
 8004da0:	f85d fb04 	ldr.w	pc, [sp], #4

08004da4 <mpz_mod>:

void
mpz_mod (mpz_t r, const mpz_t n, const mpz_t d)
{
 8004da4:	b500      	push	{lr}
 8004da6:	b087      	sub	sp, #28
 8004da8:	9005      	str	r0, [sp, #20]
 8004daa:	9104      	str	r1, [sp, #16]
 8004dac:	9203      	str	r2, [sp, #12]
  mpz_div_qr (NULL, r, n, d, d->_mp_size >= 0 ? GMP_DIV_FLOOR : GMP_DIV_CEIL);
 8004dae:	9b03      	ldr	r3, [sp, #12]
 8004db0:	685b      	ldr	r3, [r3, #4]
 8004db2:	0fdb      	lsrs	r3, r3, #31
 8004db4:	b2db      	uxtb	r3, r3
 8004db6:	9300      	str	r3, [sp, #0]
 8004db8:	2000      	movs	r0, #0
 8004dba:	9905      	ldr	r1, [sp, #20]
 8004dbc:	9a04      	ldr	r2, [sp, #16]
 8004dbe:	9b03      	ldr	r3, [sp, #12]
 8004dc0:	f7ff fe36 	bl	8004a30 <mpz_div_qr>
}
 8004dc4:	b007      	add	sp, #28
 8004dc6:	f85d fb04 	ldr.w	pc, [sp], #4
 8004dca:	bf00      	nop

08004dcc <mpz_div_q_2exp>:

static void
mpz_div_q_2exp (mpz_t q, const mpz_t u, mp_bitcnt_t bit_index,
		enum mpz_div_round_mode mode)
{
 8004dcc:	b500      	push	{lr}
 8004dce:	b08b      	sub	sp, #44	; 0x2c
 8004dd0:	9003      	str	r0, [sp, #12]
 8004dd2:	9102      	str	r1, [sp, #8]
 8004dd4:	9201      	str	r2, [sp, #4]
 8004dd6:	f88d 3003 	strb.w	r3, [sp, #3]
  mp_size_t un, qn;
  mp_size_t limb_cnt;
  mp_ptr qp;
  int adjust;

  un = u->_mp_size;
 8004dda:	9b02      	ldr	r3, [sp, #8]
 8004ddc:	685b      	ldr	r3, [r3, #4]
 8004dde:	9307      	str	r3, [sp, #28]
  if (un == 0)
 8004de0:	9b07      	ldr	r3, [sp, #28]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d103      	bne.n	8004dee <mpz_div_q_2exp+0x22>
    {
      q->_mp_size = 0;
 8004de6:	9b03      	ldr	r3, [sp, #12]
 8004de8:	2200      	movs	r2, #0
 8004dea:	605a      	str	r2, [r3, #4]
      return;
 8004dec:	e088      	b.n	8004f00 <mpz_div_q_2exp+0x134>
    }
  limb_cnt = bit_index / GMP_LIMB_BITS;
 8004dee:	9b01      	ldr	r3, [sp, #4]
 8004df0:	095b      	lsrs	r3, r3, #5
 8004df2:	9306      	str	r3, [sp, #24]
  qn = GMP_ABS (un) - limb_cnt;
 8004df4:	9b07      	ldr	r3, [sp, #28]
 8004df6:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8004dfa:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8004dfe:	9b06      	ldr	r3, [sp, #24]
 8004e00:	1ad3      	subs	r3, r2, r3
 8004e02:	9309      	str	r3, [sp, #36]	; 0x24
  bit_index %= GMP_LIMB_BITS;
 8004e04:	9b01      	ldr	r3, [sp, #4]
 8004e06:	f003 031f 	and.w	r3, r3, #31
 8004e0a:	9301      	str	r3, [sp, #4]

  if (mode == ((un > 0) ? GMP_DIV_CEIL : GMP_DIV_FLOOR)) /* un != 0 here. */
 8004e0c:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8004e10:	9b07      	ldr	r3, [sp, #28]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	bfd4      	ite	le
 8004e16:	2300      	movle	r3, #0
 8004e18:	2301      	movgt	r3, #1
 8004e1a:	b2db      	uxtb	r3, r3
 8004e1c:	429a      	cmp	r2, r3
 8004e1e:	d11e      	bne.n	8004e5e <mpz_div_q_2exp+0x92>
    /* Note: Below, the final indexing at limb_cnt is valid because at
       that point we have qn > 0. */
    adjust = (qn <= 0
	      || !mpn_zero_p (u->_mp_d, limb_cnt)
	      || (u->_mp_d[limb_cnt]
 8004e20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	dd16      	ble.n	8004e54 <mpz_div_q_2exp+0x88>

  if (mode == ((un > 0) ? GMP_DIV_CEIL : GMP_DIV_FLOOR)) /* un != 0 here. */
    /* Note: Below, the final indexing at limb_cnt is valid because at
       that point we have qn > 0. */
    adjust = (qn <= 0
	      || !mpn_zero_p (u->_mp_d, limb_cnt)
 8004e26:	9b02      	ldr	r3, [sp, #8]
 8004e28:	689b      	ldr	r3, [r3, #8]
 8004e2a:	4618      	mov	r0, r3
 8004e2c:	9906      	ldr	r1, [sp, #24]
 8004e2e:	f7fc faaf 	bl	8001390 <mpn_normalized_size>
 8004e32:	4603      	mov	r3, r0
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d10d      	bne.n	8004e54 <mpz_div_q_2exp+0x88>
	      || (u->_mp_d[limb_cnt]
 8004e38:	9b02      	ldr	r3, [sp, #8]
 8004e3a:	689a      	ldr	r2, [r3, #8]
 8004e3c:	9b06      	ldr	r3, [sp, #24]
 8004e3e:	009b      	lsls	r3, r3, #2
 8004e40:	4413      	add	r3, r2
 8004e42:	681a      	ldr	r2, [r3, #0]
		  & (((mp_limb_t) 1 << bit_index) - 1)));
 8004e44:	9b01      	ldr	r3, [sp, #4]
 8004e46:	2101      	movs	r1, #1
 8004e48:	fa01 f303 	lsl.w	r3, r1, r3
 8004e4c:	3b01      	subs	r3, #1
 8004e4e:	4013      	ands	r3, r2
  if (mode == ((un > 0) ? GMP_DIV_CEIL : GMP_DIV_FLOOR)) /* un != 0 here. */
    /* Note: Below, the final indexing at limb_cnt is valid because at
       that point we have qn > 0. */
    adjust = (qn <= 0
	      || !mpn_zero_p (u->_mp_d, limb_cnt)
	      || (u->_mp_d[limb_cnt]
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d001      	beq.n	8004e58 <mpz_div_q_2exp+0x8c>
 8004e54:	2301      	movs	r3, #1
 8004e56:	e000      	b.n	8004e5a <mpz_div_q_2exp+0x8e>
 8004e58:	2300      	movs	r3, #0
  bit_index %= GMP_LIMB_BITS;

  if (mode == ((un > 0) ? GMP_DIV_CEIL : GMP_DIV_FLOOR)) /* un != 0 here. */
    /* Note: Below, the final indexing at limb_cnt is valid because at
       that point we have qn > 0. */
    adjust = (qn <= 0
 8004e5a:	9308      	str	r3, [sp, #32]
 8004e5c:	e001      	b.n	8004e62 <mpz_div_q_2exp+0x96>
	      || !mpn_zero_p (u->_mp_d, limb_cnt)
	      || (u->_mp_d[limb_cnt]
		  & (((mp_limb_t) 1 << bit_index) - 1)));
  else
    adjust = 0;
 8004e5e:	2300      	movs	r3, #0
 8004e60:	9308      	str	r3, [sp, #32]

  if (qn <= 0)
 8004e62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	dc02      	bgt.n	8004e6e <mpz_div_q_2exp+0xa2>
    qn = 0;
 8004e68:	2300      	movs	r3, #0
 8004e6a:	9309      	str	r3, [sp, #36]	; 0x24
 8004e6c:	e036      	b.n	8004edc <mpz_div_q_2exp+0x110>

  else
    {
      qp = MPZ_REALLOC (q, qn);
 8004e6e:	9b03      	ldr	r3, [sp, #12]
 8004e70:	681a      	ldr	r2, [r3, #0]
 8004e72:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e74:	429a      	cmp	r2, r3
 8004e76:	da05      	bge.n	8004e84 <mpz_div_q_2exp+0xb8>
 8004e78:	9803      	ldr	r0, [sp, #12]
 8004e7a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004e7c:	f7fe fc8c 	bl	8003798 <mpz_realloc>
 8004e80:	4603      	mov	r3, r0
 8004e82:	e001      	b.n	8004e88 <mpz_div_q_2exp+0xbc>
 8004e84:	9b03      	ldr	r3, [sp, #12]
 8004e86:	689b      	ldr	r3, [r3, #8]
 8004e88:	9305      	str	r3, [sp, #20]

      if (bit_index != 0)
 8004e8a:	9b01      	ldr	r3, [sp, #4]
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d01b      	beq.n	8004ec8 <mpz_div_q_2exp+0xfc>
	{
	  mpn_rshift (qp, u->_mp_d + limb_cnt, qn, bit_index);
 8004e90:	9b02      	ldr	r3, [sp, #8]
 8004e92:	689a      	ldr	r2, [r3, #8]
 8004e94:	9b06      	ldr	r3, [sp, #24]
 8004e96:	009b      	lsls	r3, r3, #2
 8004e98:	4413      	add	r3, r2
 8004e9a:	9805      	ldr	r0, [sp, #20]
 8004e9c:	4619      	mov	r1, r3
 8004e9e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004ea0:	9b01      	ldr	r3, [sp, #4]
 8004ea2:	f7fc fecb 	bl	8001c3c <mpn_rshift>
	  qn -= qp[qn - 1] == 0;
 8004ea6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ea8:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004eac:	3b01      	subs	r3, #1
 8004eae:	009b      	lsls	r3, r3, #2
 8004eb0:	9a05      	ldr	r2, [sp, #20]
 8004eb2:	4413      	add	r3, r2
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	bf14      	ite	ne
 8004eba:	2300      	movne	r3, #0
 8004ebc:	2301      	moveq	r3, #1
 8004ebe:	b2db      	uxtb	r3, r3
 8004ec0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004ec2:	1ad3      	subs	r3, r2, r3
 8004ec4:	9309      	str	r3, [sp, #36]	; 0x24
 8004ec6:	e009      	b.n	8004edc <mpz_div_q_2exp+0x110>
	}
      else
	{
	  mpn_copyi (qp, u->_mp_d + limb_cnt, qn);
 8004ec8:	9b02      	ldr	r3, [sp, #8]
 8004eca:	689a      	ldr	r2, [r3, #8]
 8004ecc:	9b06      	ldr	r3, [sp, #24]
 8004ece:	009b      	lsls	r3, r3, #2
 8004ed0:	4413      	add	r3, r2
 8004ed2:	9805      	ldr	r0, [sp, #20]
 8004ed4:	4619      	mov	r1, r3
 8004ed6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004ed8:	f7fc f9e0 	bl	800129c <mpn_copyi>
	}
    }

  q->_mp_size = qn;
 8004edc:	9b03      	ldr	r3, [sp, #12]
 8004ede:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004ee0:	605a      	str	r2, [r3, #4]

  if (adjust)
 8004ee2:	9b08      	ldr	r3, [sp, #32]
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d004      	beq.n	8004ef2 <mpz_div_q_2exp+0x126>
    mpz_add_ui (q, q, 1);
 8004ee8:	9803      	ldr	r0, [sp, #12]
 8004eea:	9903      	ldr	r1, [sp, #12]
 8004eec:	2201      	movs	r2, #1
 8004eee:	f7ff fa57 	bl	80043a0 <mpz_add_ui>
  if (un < 0)
 8004ef2:	9b07      	ldr	r3, [sp, #28]
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	da03      	bge.n	8004f00 <mpz_div_q_2exp+0x134>
    mpz_neg (q, q);
 8004ef8:	9803      	ldr	r0, [sp, #12]
 8004efa:	9903      	ldr	r1, [sp, #12]
 8004efc:	f7ff f976 	bl	80041ec <mpz_neg>
}
 8004f00:	b00b      	add	sp, #44	; 0x2c
 8004f02:	f85d fb04 	ldr.w	pc, [sp], #4
 8004f06:	bf00      	nop

08004f08 <mpz_div_r_2exp>:

static void
mpz_div_r_2exp (mpz_t r, const mpz_t u, mp_bitcnt_t bit_index,
		enum mpz_div_round_mode mode)
{
 8004f08:	b500      	push	{lr}
 8004f0a:	b08f      	sub	sp, #60	; 0x3c
 8004f0c:	9003      	str	r0, [sp, #12]
 8004f0e:	9102      	str	r1, [sp, #8]
 8004f10:	9201      	str	r2, [sp, #4]
 8004f12:	f88d 3003 	strb.w	r3, [sp, #3]
  mp_size_t us, un, rn;
  mp_ptr rp;
  mp_limb_t mask;

  us = u->_mp_size;
 8004f16:	9b02      	ldr	r3, [sp, #8]
 8004f18:	685b      	ldr	r3, [r3, #4]
 8004f1a:	930d      	str	r3, [sp, #52]	; 0x34
  if (us == 0 || bit_index == 0)
 8004f1c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d002      	beq.n	8004f28 <mpz_div_r_2exp+0x20>
 8004f22:	9b01      	ldr	r3, [sp, #4]
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d103      	bne.n	8004f30 <mpz_div_r_2exp+0x28>
    {
      r->_mp_size = 0;
 8004f28:	9b03      	ldr	r3, [sp, #12]
 8004f2a:	2200      	movs	r2, #0
 8004f2c:	605a      	str	r2, [r3, #4]
      return;
 8004f2e:	e122      	b.n	8005176 <mpz_div_r_2exp+0x26e>
    }
  rn = (bit_index + GMP_LIMB_BITS - 1) / GMP_LIMB_BITS;
 8004f30:	9b01      	ldr	r3, [sp, #4]
 8004f32:	331f      	adds	r3, #31
 8004f34:	095b      	lsrs	r3, r3, #5
 8004f36:	930c      	str	r3, [sp, #48]	; 0x30
  assert (rn > 0);
 8004f38:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	dc0f      	bgt.n	8004f5e <mpz_div_r_2exp+0x56>
 8004f3e:	f642 2014 	movw	r0, #10772	; 0x2a14
 8004f42:	f6c0 0001 	movt	r0, #2049	; 0x801
 8004f46:	f640 1145 	movw	r1, #2373	; 0x945
 8004f4a:	f243 02ec 	movw	r2, #12524	; 0x30ec
 8004f4e:	f6c0 0201 	movt	r2, #2049	; 0x801
 8004f52:	f642 4374 	movw	r3, #11380	; 0x2c74
 8004f56:	f6c0 0301 	movt	r3, #2049	; 0x801
 8004f5a:	f007 fc61 	bl	800c820 <__assert_func>

  rp = MPZ_REALLOC (r, rn);
 8004f5e:	9b03      	ldr	r3, [sp, #12]
 8004f60:	681a      	ldr	r2, [r3, #0]
 8004f62:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004f64:	429a      	cmp	r2, r3
 8004f66:	da05      	bge.n	8004f74 <mpz_div_r_2exp+0x6c>
 8004f68:	9803      	ldr	r0, [sp, #12]
 8004f6a:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004f6c:	f7fe fc14 	bl	8003798 <mpz_realloc>
 8004f70:	4603      	mov	r3, r0
 8004f72:	e001      	b.n	8004f78 <mpz_div_r_2exp+0x70>
 8004f74:	9b03      	ldr	r3, [sp, #12]
 8004f76:	689b      	ldr	r3, [r3, #8]
 8004f78:	9308      	str	r3, [sp, #32]
  un = GMP_ABS (us);
 8004f7a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	bfb8      	it	lt
 8004f80:	425b      	neglt	r3, r3
 8004f82:	9307      	str	r3, [sp, #28]

  mask = GMP_LIMB_MAX >> (rn * GMP_LIMB_BITS - bit_index);
 8004f84:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004f86:	015a      	lsls	r2, r3, #5
 8004f88:	9b01      	ldr	r3, [sp, #4]
 8004f8a:	1ad3      	subs	r3, r2, r3
 8004f8c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004f90:	fa22 f303 	lsr.w	r3, r2, r3
 8004f94:	9306      	str	r3, [sp, #24]

  if (rn > un)
 8004f96:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004f98:	9b07      	ldr	r3, [sp, #28]
 8004f9a:	429a      	cmp	r2, r3
 8004f9c:	dd6b      	ble.n	8005076 <mpz_div_r_2exp+0x16e>
    {
      /* Quotient (with truncation) is zero, and remainder is
	 non-zero */
      if (mode == ((us > 0) ? GMP_DIV_CEIL : GMP_DIV_FLOOR)) /* us != 0 here. */
 8004f9e:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8004fa2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	bfd4      	ite	le
 8004fa8:	2300      	movle	r3, #0
 8004faa:	2301      	movgt	r3, #1
 8004fac:	b2db      	uxtb	r3, r3
 8004fae:	429a      	cmp	r2, r3
 8004fb0:	d153      	bne.n	800505a <mpz_div_r_2exp+0x152>
	{
	  /* Have to negate and sign extend. */
	  mp_size_t i;
	  mp_limb_t cy;

	  for (cy = 1, i = 0; i < un; i++)
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	930a      	str	r3, [sp, #40]	; 0x28
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	930b      	str	r3, [sp, #44]	; 0x2c
 8004fba:	e01a      	b.n	8004ff2 <mpz_div_r_2exp+0xea>
	    {
	      mp_limb_t s = ~u->_mp_d[i] + cy;
 8004fbc:	9b02      	ldr	r3, [sp, #8]
 8004fbe:	689a      	ldr	r2, [r3, #8]
 8004fc0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004fc2:	009b      	lsls	r3, r3, #2
 8004fc4:	4413      	add	r3, r2
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004fca:	1ad3      	subs	r3, r2, r3
 8004fcc:	3b01      	subs	r3, #1
 8004fce:	9305      	str	r3, [sp, #20]
	      cy = s < cy;
 8004fd0:	9a05      	ldr	r2, [sp, #20]
 8004fd2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004fd4:	429a      	cmp	r2, r3
 8004fd6:	bf2c      	ite	cs
 8004fd8:	2300      	movcs	r3, #0
 8004fda:	2301      	movcc	r3, #1
 8004fdc:	b2db      	uxtb	r3, r3
 8004fde:	930a      	str	r3, [sp, #40]	; 0x28
	      rp[i] = s;
 8004fe0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004fe2:	009b      	lsls	r3, r3, #2
 8004fe4:	9a08      	ldr	r2, [sp, #32]
 8004fe6:	4413      	add	r3, r2
 8004fe8:	9a05      	ldr	r2, [sp, #20]
 8004fea:	601a      	str	r2, [r3, #0]
	{
	  /* Have to negate and sign extend. */
	  mp_size_t i;
	  mp_limb_t cy;

	  for (cy = 1, i = 0; i < un; i++)
 8004fec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004fee:	3301      	adds	r3, #1
 8004ff0:	930b      	str	r3, [sp, #44]	; 0x2c
 8004ff2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004ff4:	9b07      	ldr	r3, [sp, #28]
 8004ff6:	429a      	cmp	r2, r3
 8004ff8:	dbe0      	blt.n	8004fbc <mpz_div_r_2exp+0xb4>
	    {
	      mp_limb_t s = ~u->_mp_d[i] + cy;
	      cy = s < cy;
	      rp[i] = s;
	    }
	  assert (cy == 0);
 8004ffa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d00f      	beq.n	8005020 <mpz_div_r_2exp+0x118>
 8005000:	f642 2014 	movw	r0, #10772	; 0x2a14
 8005004:	f6c0 0001 	movt	r0, #2049	; 0x801
 8005008:	f640 115c 	movw	r1, #2396	; 0x95c
 800500c:	f243 02ec 	movw	r2, #12524	; 0x30ec
 8005010:	f6c0 0201 	movt	r2, #2049	; 0x801
 8005014:	f642 437c 	movw	r3, #11388	; 0x2c7c
 8005018:	f6c0 0301 	movt	r3, #2049	; 0x801
 800501c:	f007 fc00 	bl	800c820 <__assert_func>
	  for (; i < rn - 1; i++)
 8005020:	e009      	b.n	8005036 <mpz_div_r_2exp+0x12e>
	    rp[i] = GMP_LIMB_MAX;
 8005022:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005024:	009b      	lsls	r3, r3, #2
 8005026:	9a08      	ldr	r2, [sp, #32]
 8005028:	4413      	add	r3, r2
 800502a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800502e:	601a      	str	r2, [r3, #0]
	      mp_limb_t s = ~u->_mp_d[i] + cy;
	      cy = s < cy;
	      rp[i] = s;
	    }
	  assert (cy == 0);
	  for (; i < rn - 1; i++)
 8005030:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005032:	3301      	adds	r3, #1
 8005034:	930b      	str	r3, [sp, #44]	; 0x2c
 8005036:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005038:	1e5a      	subs	r2, r3, #1
 800503a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800503c:	429a      	cmp	r2, r3
 800503e:	dcf0      	bgt.n	8005022 <mpz_div_r_2exp+0x11a>
	    rp[i] = GMP_LIMB_MAX;

	  rp[rn-1] = mask;
 8005040:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005042:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005046:	3b01      	subs	r3, #1
 8005048:	009b      	lsls	r3, r3, #2
 800504a:	9a08      	ldr	r2, [sp, #32]
 800504c:	4413      	add	r3, r2
 800504e:	9a06      	ldr	r2, [sp, #24]
 8005050:	601a      	str	r2, [r3, #0]
	  us = -us;
 8005052:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005054:	425b      	negs	r3, r3
 8005056:	930d      	str	r3, [sp, #52]	; 0x34
 8005058:	e07f      	b.n	800515a <mpz_div_r_2exp+0x252>
	}
      else
	{
	  /* Just copy */
	  if (r != u)
 800505a:	9a03      	ldr	r2, [sp, #12]
 800505c:	9b02      	ldr	r3, [sp, #8]
 800505e:	429a      	cmp	r2, r3
 8005060:	d006      	beq.n	8005070 <mpz_div_r_2exp+0x168>
	    mpn_copyi (rp, u->_mp_d, un);
 8005062:	9b02      	ldr	r3, [sp, #8]
 8005064:	689b      	ldr	r3, [r3, #8]
 8005066:	9808      	ldr	r0, [sp, #32]
 8005068:	4619      	mov	r1, r3
 800506a:	9a07      	ldr	r2, [sp, #28]
 800506c:	f7fc f916 	bl	800129c <mpn_copyi>

	  rn = un;
 8005070:	9b07      	ldr	r3, [sp, #28]
 8005072:	930c      	str	r3, [sp, #48]	; 0x30
 8005074:	e071      	b.n	800515a <mpz_div_r_2exp+0x252>
	}
    }
  else
    {
      if (r != u)
 8005076:	9a03      	ldr	r2, [sp, #12]
 8005078:	9b02      	ldr	r3, [sp, #8]
 800507a:	429a      	cmp	r2, r3
 800507c:	d008      	beq.n	8005090 <mpz_div_r_2exp+0x188>
	mpn_copyi (rp, u->_mp_d, rn - 1);
 800507e:	9b02      	ldr	r3, [sp, #8]
 8005080:	689a      	ldr	r2, [r3, #8]
 8005082:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005084:	3b01      	subs	r3, #1
 8005086:	9808      	ldr	r0, [sp, #32]
 8005088:	4611      	mov	r1, r2
 800508a:	461a      	mov	r2, r3
 800508c:	f7fc f906 	bl	800129c <mpn_copyi>

      rp[rn-1] = u->_mp_d[rn-1] & mask;
 8005090:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005092:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005096:	3b01      	subs	r3, #1
 8005098:	009b      	lsls	r3, r3, #2
 800509a:	9a08      	ldr	r2, [sp, #32]
 800509c:	441a      	add	r2, r3
 800509e:	9b02      	ldr	r3, [sp, #8]
 80050a0:	6899      	ldr	r1, [r3, #8]
 80050a2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80050a4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80050a8:	3b01      	subs	r3, #1
 80050aa:	009b      	lsls	r3, r3, #2
 80050ac:	440b      	add	r3, r1
 80050ae:	6819      	ldr	r1, [r3, #0]
 80050b0:	9b06      	ldr	r3, [sp, #24]
 80050b2:	400b      	ands	r3, r1
 80050b4:	6013      	str	r3, [r2, #0]

      if (mode == ((us > 0) ? GMP_DIV_CEIL : GMP_DIV_FLOOR)) /* us != 0 here. */
 80050b6:	f89d 2003 	ldrb.w	r2, [sp, #3]
 80050ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80050bc:	2b00      	cmp	r3, #0
 80050be:	bfd4      	ite	le
 80050c0:	2300      	movle	r3, #0
 80050c2:	2301      	movgt	r3, #1
 80050c4:	b2db      	uxtb	r3, r3
 80050c6:	429a      	cmp	r2, r3
 80050c8:	d147      	bne.n	800515a <mpz_div_r_2exp+0x252>
	{
	  /* If r != 0, compute 2^{bit_count} - r. */
	  mp_size_t i;

	  for (i = 0; i < rn && rp[i] == 0; i++)
 80050ca:	2300      	movs	r3, #0
 80050cc:	9309      	str	r3, [sp, #36]	; 0x24
 80050ce:	e002      	b.n	80050d6 <mpz_div_r_2exp+0x1ce>
 80050d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80050d2:	3301      	adds	r3, #1
 80050d4:	9309      	str	r3, [sp, #36]	; 0x24
 80050d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80050d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80050da:	429a      	cmp	r2, r3
 80050dc:	da06      	bge.n	80050ec <mpz_div_r_2exp+0x1e4>
 80050de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80050e0:	009b      	lsls	r3, r3, #2
 80050e2:	9a08      	ldr	r2, [sp, #32]
 80050e4:	4413      	add	r3, r2
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d0f1      	beq.n	80050d0 <mpz_div_r_2exp+0x1c8>
	    ;
	  if (i < rn)
 80050ec:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80050ee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80050f0:	429a      	cmp	r2, r3
 80050f2:	da32      	bge.n	800515a <mpz_div_r_2exp+0x252>
	    {
	      /* r > 0, need to flip sign. */
	      rp[i] = ~rp[i] + 1;
 80050f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80050f6:	009b      	lsls	r3, r3, #2
 80050f8:	9a08      	ldr	r2, [sp, #32]
 80050fa:	4413      	add	r3, r2
 80050fc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80050fe:	0092      	lsls	r2, r2, #2
 8005100:	9908      	ldr	r1, [sp, #32]
 8005102:	440a      	add	r2, r1
 8005104:	6812      	ldr	r2, [r2, #0]
 8005106:	4252      	negs	r2, r2
 8005108:	601a      	str	r2, [r3, #0]
	      while (++i < rn)
 800510a:	e00a      	b.n	8005122 <mpz_div_r_2exp+0x21a>
		rp[i] = ~rp[i];
 800510c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800510e:	009b      	lsls	r3, r3, #2
 8005110:	9a08      	ldr	r2, [sp, #32]
 8005112:	4413      	add	r3, r2
 8005114:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005116:	0092      	lsls	r2, r2, #2
 8005118:	9908      	ldr	r1, [sp, #32]
 800511a:	440a      	add	r2, r1
 800511c:	6812      	ldr	r2, [r2, #0]
 800511e:	43d2      	mvns	r2, r2
 8005120:	601a      	str	r2, [r3, #0]
	    ;
	  if (i < rn)
	    {
	      /* r > 0, need to flip sign. */
	      rp[i] = ~rp[i] + 1;
	      while (++i < rn)
 8005122:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005124:	3301      	adds	r3, #1
 8005126:	9309      	str	r3, [sp, #36]	; 0x24
 8005128:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800512a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800512c:	429a      	cmp	r2, r3
 800512e:	dbed      	blt.n	800510c <mpz_div_r_2exp+0x204>
		rp[i] = ~rp[i];

	      rp[rn-1] &= mask;
 8005130:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005132:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005136:	3b01      	subs	r3, #1
 8005138:	009b      	lsls	r3, r3, #2
 800513a:	9a08      	ldr	r2, [sp, #32]
 800513c:	441a      	add	r2, r3
 800513e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005140:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005144:	3b01      	subs	r3, #1
 8005146:	009b      	lsls	r3, r3, #2
 8005148:	9908      	ldr	r1, [sp, #32]
 800514a:	440b      	add	r3, r1
 800514c:	6819      	ldr	r1, [r3, #0]
 800514e:	9b06      	ldr	r3, [sp, #24]
 8005150:	400b      	ands	r3, r1
 8005152:	6013      	str	r3, [r2, #0]

	      /* us is not used for anything else, so we can modify it
		 here to indicate flipped sign. */
	      us = -us;
 8005154:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005156:	425b      	negs	r3, r3
 8005158:	930d      	str	r3, [sp, #52]	; 0x34
	    }
	}
    }
  rn = mpn_normalized_size (rp, rn);
 800515a:	9808      	ldr	r0, [sp, #32]
 800515c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800515e:	f7fc f917 	bl	8001390 <mpn_normalized_size>
 8005162:	900c      	str	r0, [sp, #48]	; 0x30
  r->_mp_size = us < 0 ? -rn : rn;
 8005164:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005166:	2b00      	cmp	r3, #0
 8005168:	da02      	bge.n	8005170 <mpz_div_r_2exp+0x268>
 800516a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800516c:	425b      	negs	r3, r3
 800516e:	e000      	b.n	8005172 <mpz_div_r_2exp+0x26a>
 8005170:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005172:	9a03      	ldr	r2, [sp, #12]
 8005174:	6053      	str	r3, [r2, #4]
}
 8005176:	b00f      	add	sp, #60	; 0x3c
 8005178:	f85d fb04 	ldr.w	pc, [sp], #4

0800517c <mpz_cdiv_q_2exp>:

void
mpz_cdiv_q_2exp (mpz_t r, const mpz_t u, mp_bitcnt_t cnt)
{
 800517c:	b500      	push	{lr}
 800517e:	b085      	sub	sp, #20
 8005180:	9003      	str	r0, [sp, #12]
 8005182:	9102      	str	r1, [sp, #8]
 8005184:	9201      	str	r2, [sp, #4]
  mpz_div_q_2exp (r, u, cnt, GMP_DIV_CEIL);
 8005186:	9803      	ldr	r0, [sp, #12]
 8005188:	9902      	ldr	r1, [sp, #8]
 800518a:	9a01      	ldr	r2, [sp, #4]
 800518c:	2301      	movs	r3, #1
 800518e:	f7ff fe1d 	bl	8004dcc <mpz_div_q_2exp>
}
 8005192:	b005      	add	sp, #20
 8005194:	f85d fb04 	ldr.w	pc, [sp], #4

08005198 <mpz_fdiv_q_2exp>:

void
mpz_fdiv_q_2exp (mpz_t r, const mpz_t u, mp_bitcnt_t cnt)
{
 8005198:	b500      	push	{lr}
 800519a:	b085      	sub	sp, #20
 800519c:	9003      	str	r0, [sp, #12]
 800519e:	9102      	str	r1, [sp, #8]
 80051a0:	9201      	str	r2, [sp, #4]
  mpz_div_q_2exp (r, u, cnt, GMP_DIV_FLOOR);
 80051a2:	9803      	ldr	r0, [sp, #12]
 80051a4:	9902      	ldr	r1, [sp, #8]
 80051a6:	9a01      	ldr	r2, [sp, #4]
 80051a8:	2300      	movs	r3, #0
 80051aa:	f7ff fe0f 	bl	8004dcc <mpz_div_q_2exp>
}
 80051ae:	b005      	add	sp, #20
 80051b0:	f85d fb04 	ldr.w	pc, [sp], #4

080051b4 <mpz_tdiv_q_2exp>:

void
mpz_tdiv_q_2exp (mpz_t r, const mpz_t u, mp_bitcnt_t cnt)
{
 80051b4:	b500      	push	{lr}
 80051b6:	b085      	sub	sp, #20
 80051b8:	9003      	str	r0, [sp, #12]
 80051ba:	9102      	str	r1, [sp, #8]
 80051bc:	9201      	str	r2, [sp, #4]
  mpz_div_q_2exp (r, u, cnt, GMP_DIV_TRUNC);
 80051be:	9803      	ldr	r0, [sp, #12]
 80051c0:	9902      	ldr	r1, [sp, #8]
 80051c2:	9a01      	ldr	r2, [sp, #4]
 80051c4:	2302      	movs	r3, #2
 80051c6:	f7ff fe01 	bl	8004dcc <mpz_div_q_2exp>
}
 80051ca:	b005      	add	sp, #20
 80051cc:	f85d fb04 	ldr.w	pc, [sp], #4

080051d0 <mpz_cdiv_r_2exp>:

void
mpz_cdiv_r_2exp (mpz_t r, const mpz_t u, mp_bitcnt_t cnt)
{
 80051d0:	b500      	push	{lr}
 80051d2:	b085      	sub	sp, #20
 80051d4:	9003      	str	r0, [sp, #12]
 80051d6:	9102      	str	r1, [sp, #8]
 80051d8:	9201      	str	r2, [sp, #4]
  mpz_div_r_2exp (r, u, cnt, GMP_DIV_CEIL);
 80051da:	9803      	ldr	r0, [sp, #12]
 80051dc:	9902      	ldr	r1, [sp, #8]
 80051de:	9a01      	ldr	r2, [sp, #4]
 80051e0:	2301      	movs	r3, #1
 80051e2:	f7ff fe91 	bl	8004f08 <mpz_div_r_2exp>
}
 80051e6:	b005      	add	sp, #20
 80051e8:	f85d fb04 	ldr.w	pc, [sp], #4

080051ec <mpz_fdiv_r_2exp>:

void
mpz_fdiv_r_2exp (mpz_t r, const mpz_t u, mp_bitcnt_t cnt)
{
 80051ec:	b500      	push	{lr}
 80051ee:	b085      	sub	sp, #20
 80051f0:	9003      	str	r0, [sp, #12]
 80051f2:	9102      	str	r1, [sp, #8]
 80051f4:	9201      	str	r2, [sp, #4]
  mpz_div_r_2exp (r, u, cnt, GMP_DIV_FLOOR);
 80051f6:	9803      	ldr	r0, [sp, #12]
 80051f8:	9902      	ldr	r1, [sp, #8]
 80051fa:	9a01      	ldr	r2, [sp, #4]
 80051fc:	2300      	movs	r3, #0
 80051fe:	f7ff fe83 	bl	8004f08 <mpz_div_r_2exp>
}
 8005202:	b005      	add	sp, #20
 8005204:	f85d fb04 	ldr.w	pc, [sp], #4

08005208 <mpz_tdiv_r_2exp>:

void
mpz_tdiv_r_2exp (mpz_t r, const mpz_t u, mp_bitcnt_t cnt)
{
 8005208:	b500      	push	{lr}
 800520a:	b085      	sub	sp, #20
 800520c:	9003      	str	r0, [sp, #12]
 800520e:	9102      	str	r1, [sp, #8]
 8005210:	9201      	str	r2, [sp, #4]
  mpz_div_r_2exp (r, u, cnt, GMP_DIV_TRUNC);
 8005212:	9803      	ldr	r0, [sp, #12]
 8005214:	9902      	ldr	r1, [sp, #8]
 8005216:	9a01      	ldr	r2, [sp, #4]
 8005218:	2302      	movs	r3, #2
 800521a:	f7ff fe75 	bl	8004f08 <mpz_div_r_2exp>
}
 800521e:	b005      	add	sp, #20
 8005220:	f85d fb04 	ldr.w	pc, [sp], #4

08005224 <mpz_divexact>:

void
mpz_divexact (mpz_t q, const mpz_t n, const mpz_t d)
{
 8005224:	b500      	push	{lr}
 8005226:	b089      	sub	sp, #36	; 0x24
 8005228:	9005      	str	r0, [sp, #20]
 800522a:	9104      	str	r1, [sp, #16]
 800522c:	9203      	str	r2, [sp, #12]
  gmp_assert_nocarry (mpz_div_qr (q, NULL, n, d, GMP_DIV_TRUNC));
 800522e:	2302      	movs	r3, #2
 8005230:	9300      	str	r3, [sp, #0]
 8005232:	9805      	ldr	r0, [sp, #20]
 8005234:	2100      	movs	r1, #0
 8005236:	9a04      	ldr	r2, [sp, #16]
 8005238:	9b03      	ldr	r3, [sp, #12]
 800523a:	f7ff fbf9 	bl	8004a30 <mpz_div_qr>
 800523e:	4603      	mov	r3, r0
 8005240:	9307      	str	r3, [sp, #28]
 8005242:	9b07      	ldr	r3, [sp, #28]
 8005244:	2b00      	cmp	r3, #0
 8005246:	d00f      	beq.n	8005268 <mpz_divexact+0x44>
 8005248:	f642 2014 	movw	r0, #10772	; 0x2a14
 800524c:	f6c0 0001 	movt	r0, #2049	; 0x801
 8005250:	f640 11b4 	movw	r1, #2484	; 0x9b4
 8005254:	f243 02fc 	movw	r2, #12540	; 0x30fc
 8005258:	f6c0 0201 	movt	r2, #2049	; 0x801
 800525c:	f642 33f0 	movw	r3, #11248	; 0x2bf0
 8005260:	f6c0 0301 	movt	r3, #2049	; 0x801
 8005264:	f007 fadc 	bl	800c820 <__assert_func>
}
 8005268:	b009      	add	sp, #36	; 0x24
 800526a:	f85d fb04 	ldr.w	pc, [sp], #4
 800526e:	bf00      	nop

08005270 <mpz_divisible_p>:

int
mpz_divisible_p (const mpz_t n, const mpz_t d)
{
 8005270:	b500      	push	{lr}
 8005272:	b085      	sub	sp, #20
 8005274:	9003      	str	r0, [sp, #12]
 8005276:	9102      	str	r1, [sp, #8]
  return mpz_div_qr (NULL, NULL, n, d, GMP_DIV_TRUNC) == 0;
 8005278:	2302      	movs	r3, #2
 800527a:	9300      	str	r3, [sp, #0]
 800527c:	2000      	movs	r0, #0
 800527e:	2100      	movs	r1, #0
 8005280:	9a03      	ldr	r2, [sp, #12]
 8005282:	9b02      	ldr	r3, [sp, #8]
 8005284:	f7ff fbd4 	bl	8004a30 <mpz_div_qr>
 8005288:	4603      	mov	r3, r0
 800528a:	2b00      	cmp	r3, #0
 800528c:	bf14      	ite	ne
 800528e:	2300      	movne	r3, #0
 8005290:	2301      	moveq	r3, #1
 8005292:	b2db      	uxtb	r3, r3
}
 8005294:	4618      	mov	r0, r3
 8005296:	b005      	add	sp, #20
 8005298:	f85d fb04 	ldr.w	pc, [sp], #4

0800529c <mpz_congruent_p>:

int
mpz_congruent_p (const mpz_t a, const mpz_t b, const mpz_t m)
{
 800529c:	b500      	push	{lr}
 800529e:	b089      	sub	sp, #36	; 0x24
 80052a0:	9003      	str	r0, [sp, #12]
 80052a2:	9102      	str	r1, [sp, #8]
 80052a4:	9201      	str	r2, [sp, #4]
  mpz_t t;
  int res;

  /* a == b (mod 0) iff a == b */
  if (mpz_sgn (m) == 0)
 80052a6:	9801      	ldr	r0, [sp, #4]
 80052a8:	f7fe fe96 	bl	8003fd8 <mpz_sgn>
 80052ac:	4603      	mov	r3, r0
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d10a      	bne.n	80052c8 <mpz_congruent_p+0x2c>
    return (mpz_cmp (a, b) == 0);
 80052b2:	9803      	ldr	r0, [sp, #12]
 80052b4:	9902      	ldr	r1, [sp, #8]
 80052b6:	f7fe ff07 	bl	80040c8 <mpz_cmp>
 80052ba:	4603      	mov	r3, r0
 80052bc:	2b00      	cmp	r3, #0
 80052be:	bf14      	ite	ne
 80052c0:	2300      	movne	r3, #0
 80052c2:	2301      	moveq	r3, #1
 80052c4:	b2db      	uxtb	r3, r3
 80052c6:	e014      	b.n	80052f2 <mpz_congruent_p+0x56>

  mpz_init (t);
 80052c8:	ab04      	add	r3, sp, #16
 80052ca:	4618      	mov	r0, r3
 80052cc:	f7fe fa22 	bl	8003714 <mpz_init>
  mpz_sub (t, a, b);
 80052d0:	ab04      	add	r3, sp, #16
 80052d2:	4618      	mov	r0, r3
 80052d4:	9903      	ldr	r1, [sp, #12]
 80052d6:	9a02      	ldr	r2, [sp, #8]
 80052d8:	f7ff f9bc 	bl	8004654 <mpz_sub>
  res = mpz_divisible_p (t, m);
 80052dc:	ab04      	add	r3, sp, #16
 80052de:	4618      	mov	r0, r3
 80052e0:	9901      	ldr	r1, [sp, #4]
 80052e2:	f7ff ffc5 	bl	8005270 <mpz_divisible_p>
 80052e6:	9007      	str	r0, [sp, #28]
  mpz_clear (t);
 80052e8:	ab04      	add	r3, sp, #16
 80052ea:	4618      	mov	r0, r3
 80052ec:	f7fe fa44 	bl	8003778 <mpz_clear>

  return res;
 80052f0:	9b07      	ldr	r3, [sp, #28]
}
 80052f2:	4618      	mov	r0, r3
 80052f4:	b009      	add	sp, #36	; 0x24
 80052f6:	f85d fb04 	ldr.w	pc, [sp], #4
 80052fa:	bf00      	nop

080052fc <mpz_div_qr_ui>:

static unsigned long
mpz_div_qr_ui (mpz_t q, mpz_t r,
	       const mpz_t n, unsigned long d, enum mpz_div_round_mode mode)
{
 80052fc:	b500      	push	{lr}
 80052fe:	b08b      	sub	sp, #44	; 0x2c
 8005300:	9003      	str	r0, [sp, #12]
 8005302:	9102      	str	r1, [sp, #8]
 8005304:	9201      	str	r2, [sp, #4]
 8005306:	9300      	str	r3, [sp, #0]
  mp_size_t ns, qn;
  mp_ptr qp;
  mp_limb_t rl;
  mp_size_t rs;

  ns = n->_mp_size;
 8005308:	9b01      	ldr	r3, [sp, #4]
 800530a:	685b      	ldr	r3, [r3, #4]
 800530c:	9306      	str	r3, [sp, #24]
  if (ns == 0)
 800530e:	9b06      	ldr	r3, [sp, #24]
 8005310:	2b00      	cmp	r3, #0
 8005312:	d10d      	bne.n	8005330 <mpz_div_qr_ui+0x34>
    {
      if (q)
 8005314:	9b03      	ldr	r3, [sp, #12]
 8005316:	2b00      	cmp	r3, #0
 8005318:	d002      	beq.n	8005320 <mpz_div_qr_ui+0x24>
	q->_mp_size = 0;
 800531a:	9b03      	ldr	r3, [sp, #12]
 800531c:	2200      	movs	r2, #0
 800531e:	605a      	str	r2, [r3, #4]
      if (r)
 8005320:	9b02      	ldr	r3, [sp, #8]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d002      	beq.n	800532c <mpz_div_qr_ui+0x30>
	r->_mp_size = 0;
 8005326:	9b02      	ldr	r3, [sp, #8]
 8005328:	2200      	movs	r2, #0
 800532a:	605a      	str	r2, [r3, #4]
      return 0;
 800532c:	2300      	movs	r3, #0
 800532e:	e0bd      	b.n	80054ac <mpz_div_qr_ui+0x1b0>
    }

  qn = GMP_ABS (ns);
 8005330:	9b06      	ldr	r3, [sp, #24]
 8005332:	2b00      	cmp	r3, #0
 8005334:	bfb8      	it	lt
 8005336:	425b      	neglt	r3, r3
 8005338:	9305      	str	r3, [sp, #20]
  if (q)
 800533a:	9b03      	ldr	r3, [sp, #12]
 800533c:	2b00      	cmp	r3, #0
 800533e:	d00e      	beq.n	800535e <mpz_div_qr_ui+0x62>
    qp = MPZ_REALLOC (q, qn);
 8005340:	9b03      	ldr	r3, [sp, #12]
 8005342:	681a      	ldr	r2, [r3, #0]
 8005344:	9b05      	ldr	r3, [sp, #20]
 8005346:	429a      	cmp	r2, r3
 8005348:	da05      	bge.n	8005356 <mpz_div_qr_ui+0x5a>
 800534a:	9803      	ldr	r0, [sp, #12]
 800534c:	9905      	ldr	r1, [sp, #20]
 800534e:	f7fe fa23 	bl	8003798 <mpz_realloc>
 8005352:	4603      	mov	r3, r0
 8005354:	e001      	b.n	800535a <mpz_div_qr_ui+0x5e>
 8005356:	9b03      	ldr	r3, [sp, #12]
 8005358:	689b      	ldr	r3, [r3, #8]
 800535a:	9309      	str	r3, [sp, #36]	; 0x24
 800535c:	e001      	b.n	8005362 <mpz_div_qr_ui+0x66>
  else
    qp = NULL;
 800535e:	2300      	movs	r3, #0
 8005360:	9309      	str	r3, [sp, #36]	; 0x24

  rl = mpn_div_qr_1 (qp, n->_mp_d, qn, d);
 8005362:	9b01      	ldr	r3, [sp, #4]
 8005364:	689b      	ldr	r3, [r3, #8]
 8005366:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005368:	4619      	mov	r1, r3
 800536a:	9a05      	ldr	r2, [sp, #20]
 800536c:	9b00      	ldr	r3, [sp, #0]
 800536e:	f7fd f8c7 	bl	8002500 <mpn_div_qr_1>
 8005372:	9008      	str	r0, [sp, #32]
  assert (rl < d);
 8005374:	9a08      	ldr	r2, [sp, #32]
 8005376:	9b00      	ldr	r3, [sp, #0]
 8005378:	429a      	cmp	r2, r3
 800537a:	d30f      	bcc.n	800539c <mpz_div_qr_ui+0xa0>
 800537c:	f642 2014 	movw	r0, #10772	; 0x2a14
 8005380:	f6c0 0001 	movt	r0, #2049	; 0x801
 8005384:	f640 11e9 	movw	r1, #2537	; 0x9e9
 8005388:	f243 120c 	movw	r2, #12556	; 0x310c
 800538c:	f6c0 0201 	movt	r2, #2049	; 0x801
 8005390:	f642 4384 	movw	r3, #11396	; 0x2c84
 8005394:	f6c0 0301 	movt	r3, #2049	; 0x801
 8005398:	f007 fa42 	bl	800c820 <__assert_func>

  rs = rl > 0;
 800539c:	9b08      	ldr	r3, [sp, #32]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	bf0c      	ite	eq
 80053a2:	2300      	moveq	r3, #0
 80053a4:	2301      	movne	r3, #1
 80053a6:	b2db      	uxtb	r3, r3
 80053a8:	9307      	str	r3, [sp, #28]
  rs = (ns < 0) ? -rs : rs;
 80053aa:	9b06      	ldr	r3, [sp, #24]
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	da02      	bge.n	80053b6 <mpz_div_qr_ui+0xba>
 80053b0:	9b07      	ldr	r3, [sp, #28]
 80053b2:	425b      	negs	r3, r3
 80053b4:	e000      	b.n	80053b8 <mpz_div_qr_ui+0xbc>
 80053b6:	9b07      	ldr	r3, [sp, #28]
 80053b8:	9307      	str	r3, [sp, #28]

  if (rl > 0 && ( (mode == GMP_DIV_FLOOR && ns < 0)
 80053ba:	9b08      	ldr	r3, [sp, #32]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d031      	beq.n	8005424 <mpz_div_qr_ui+0x128>
 80053c0:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d102      	bne.n	80053ce <mpz_div_qr_ui+0xd2>
 80053c8:	9b06      	ldr	r3, [sp, #24]
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	db06      	blt.n	80053dc <mpz_div_qr_ui+0xe0>
		  || (mode == GMP_DIV_CEIL && ns >= 0)))
 80053ce:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
 80053d2:	2b01      	cmp	r3, #1
 80053d4:	d126      	bne.n	8005424 <mpz_div_qr_ui+0x128>
 80053d6:	9b06      	ldr	r3, [sp, #24]
 80053d8:	2b00      	cmp	r3, #0
 80053da:	db23      	blt.n	8005424 <mpz_div_qr_ui+0x128>
    {
      if (q)
 80053dc:	9b03      	ldr	r3, [sp, #12]
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d019      	beq.n	8005416 <mpz_div_qr_ui+0x11a>
	gmp_assert_nocarry (mpn_add_1 (qp, qp, qn, 1));
 80053e2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80053e4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80053e6:	9a05      	ldr	r2, [sp, #20]
 80053e8:	2301      	movs	r3, #1
 80053ea:	f7fb ffff 	bl	80013ec <mpn_add_1>
 80053ee:	9004      	str	r0, [sp, #16]
 80053f0:	9b04      	ldr	r3, [sp, #16]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d00f      	beq.n	8005416 <mpz_div_qr_ui+0x11a>
 80053f6:	f642 2014 	movw	r0, #10772	; 0x2a14
 80053fa:	f6c0 0001 	movt	r0, #2049	; 0x801
 80053fe:	f640 11f2 	movw	r1, #2546	; 0x9f2
 8005402:	f243 120c 	movw	r2, #12556	; 0x310c
 8005406:	f6c0 0201 	movt	r2, #2049	; 0x801
 800540a:	f642 33f0 	movw	r3, #11248	; 0x2bf0
 800540e:	f6c0 0301 	movt	r3, #2049	; 0x801
 8005412:	f007 fa05 	bl	800c820 <__assert_func>
      rl = d - rl;
 8005416:	9a00      	ldr	r2, [sp, #0]
 8005418:	9b08      	ldr	r3, [sp, #32]
 800541a:	1ad3      	subs	r3, r2, r3
 800541c:	9308      	str	r3, [sp, #32]
      rs = -rs;
 800541e:	9b07      	ldr	r3, [sp, #28]
 8005420:	425b      	negs	r3, r3
 8005422:	9307      	str	r3, [sp, #28]
    }

  if (r)
 8005424:	9b02      	ldr	r3, [sp, #8]
 8005426:	2b00      	cmp	r3, #0
 8005428:	d006      	beq.n	8005438 <mpz_div_qr_ui+0x13c>
    {
      r->_mp_d[0] = rl;
 800542a:	9b02      	ldr	r3, [sp, #8]
 800542c:	689b      	ldr	r3, [r3, #8]
 800542e:	9a08      	ldr	r2, [sp, #32]
 8005430:	601a      	str	r2, [r3, #0]
      r->_mp_size = rs;
 8005432:	9b02      	ldr	r3, [sp, #8]
 8005434:	9a07      	ldr	r2, [sp, #28]
 8005436:	605a      	str	r2, [r3, #4]
    }
  if (q)
 8005438:	9b03      	ldr	r3, [sp, #12]
 800543a:	2b00      	cmp	r3, #0
 800543c:	d035      	beq.n	80054aa <mpz_div_qr_ui+0x1ae>
    {
      qn -= (qp[qn-1] == 0);
 800543e:	9b05      	ldr	r3, [sp, #20]
 8005440:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005444:	3b01      	subs	r3, #1
 8005446:	009b      	lsls	r3, r3, #2
 8005448:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800544a:	4413      	add	r3, r2
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	2b00      	cmp	r3, #0
 8005450:	bf14      	ite	ne
 8005452:	2300      	movne	r3, #0
 8005454:	2301      	moveq	r3, #1
 8005456:	b2db      	uxtb	r3, r3
 8005458:	9a05      	ldr	r2, [sp, #20]
 800545a:	1ad3      	subs	r3, r2, r3
 800545c:	9305      	str	r3, [sp, #20]
      assert (qn == 0 || qp[qn-1] > 0);
 800545e:	9b05      	ldr	r3, [sp, #20]
 8005460:	2b00      	cmp	r3, #0
 8005462:	d019      	beq.n	8005498 <mpz_div_qr_ui+0x19c>
 8005464:	9b05      	ldr	r3, [sp, #20]
 8005466:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800546a:	3b01      	subs	r3, #1
 800546c:	009b      	lsls	r3, r3, #2
 800546e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005470:	4413      	add	r3, r2
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	2b00      	cmp	r3, #0
 8005476:	d10f      	bne.n	8005498 <mpz_div_qr_ui+0x19c>
 8005478:	f642 2014 	movw	r0, #10772	; 0x2a14
 800547c:	f6c0 0001 	movt	r0, #2049	; 0x801
 8005480:	f640 11ff 	movw	r1, #2559	; 0x9ff
 8005484:	f243 120c 	movw	r2, #12556	; 0x310c
 8005488:	f6c0 0201 	movt	r2, #2049	; 0x801
 800548c:	f642 438c 	movw	r3, #11404	; 0x2c8c
 8005490:	f6c0 0301 	movt	r3, #2049	; 0x801
 8005494:	f007 f9c4 	bl	800c820 <__assert_func>

      q->_mp_size = (ns < 0) ? - qn : qn;
 8005498:	9b06      	ldr	r3, [sp, #24]
 800549a:	2b00      	cmp	r3, #0
 800549c:	da02      	bge.n	80054a4 <mpz_div_qr_ui+0x1a8>
 800549e:	9b05      	ldr	r3, [sp, #20]
 80054a0:	425b      	negs	r3, r3
 80054a2:	e000      	b.n	80054a6 <mpz_div_qr_ui+0x1aa>
 80054a4:	9b05      	ldr	r3, [sp, #20]
 80054a6:	9a03      	ldr	r2, [sp, #12]
 80054a8:	6053      	str	r3, [r2, #4]
    }

  return rl;
 80054aa:	9b08      	ldr	r3, [sp, #32]
}
 80054ac:	4618      	mov	r0, r3
 80054ae:	b00b      	add	sp, #44	; 0x2c
 80054b0:	f85d fb04 	ldr.w	pc, [sp], #4

080054b4 <mpz_cdiv_qr_ui>:

unsigned long
mpz_cdiv_qr_ui (mpz_t q, mpz_t r, const mpz_t n, unsigned long d)
{
 80054b4:	b500      	push	{lr}
 80054b6:	b087      	sub	sp, #28
 80054b8:	9005      	str	r0, [sp, #20]
 80054ba:	9104      	str	r1, [sp, #16]
 80054bc:	9203      	str	r2, [sp, #12]
 80054be:	9302      	str	r3, [sp, #8]
  return mpz_div_qr_ui (q, r, n, d, GMP_DIV_CEIL);
 80054c0:	2301      	movs	r3, #1
 80054c2:	9300      	str	r3, [sp, #0]
 80054c4:	9805      	ldr	r0, [sp, #20]
 80054c6:	9904      	ldr	r1, [sp, #16]
 80054c8:	9a03      	ldr	r2, [sp, #12]
 80054ca:	9b02      	ldr	r3, [sp, #8]
 80054cc:	f7ff ff16 	bl	80052fc <mpz_div_qr_ui>
 80054d0:	4603      	mov	r3, r0
}
 80054d2:	4618      	mov	r0, r3
 80054d4:	b007      	add	sp, #28
 80054d6:	f85d fb04 	ldr.w	pc, [sp], #4
 80054da:	bf00      	nop

080054dc <mpz_fdiv_qr_ui>:

unsigned long
mpz_fdiv_qr_ui (mpz_t q, mpz_t r, const mpz_t n, unsigned long d)
{
 80054dc:	b500      	push	{lr}
 80054de:	b087      	sub	sp, #28
 80054e0:	9005      	str	r0, [sp, #20]
 80054e2:	9104      	str	r1, [sp, #16]
 80054e4:	9203      	str	r2, [sp, #12]
 80054e6:	9302      	str	r3, [sp, #8]
  return mpz_div_qr_ui (q, r, n, d, GMP_DIV_FLOOR);
 80054e8:	2300      	movs	r3, #0
 80054ea:	9300      	str	r3, [sp, #0]
 80054ec:	9805      	ldr	r0, [sp, #20]
 80054ee:	9904      	ldr	r1, [sp, #16]
 80054f0:	9a03      	ldr	r2, [sp, #12]
 80054f2:	9b02      	ldr	r3, [sp, #8]
 80054f4:	f7ff ff02 	bl	80052fc <mpz_div_qr_ui>
 80054f8:	4603      	mov	r3, r0
}
 80054fa:	4618      	mov	r0, r3
 80054fc:	b007      	add	sp, #28
 80054fe:	f85d fb04 	ldr.w	pc, [sp], #4
 8005502:	bf00      	nop

08005504 <mpz_tdiv_qr_ui>:

unsigned long
mpz_tdiv_qr_ui (mpz_t q, mpz_t r, const mpz_t n, unsigned long d)
{
 8005504:	b500      	push	{lr}
 8005506:	b087      	sub	sp, #28
 8005508:	9005      	str	r0, [sp, #20]
 800550a:	9104      	str	r1, [sp, #16]
 800550c:	9203      	str	r2, [sp, #12]
 800550e:	9302      	str	r3, [sp, #8]
  return mpz_div_qr_ui (q, r, n, d, GMP_DIV_TRUNC);
 8005510:	2302      	movs	r3, #2
 8005512:	9300      	str	r3, [sp, #0]
 8005514:	9805      	ldr	r0, [sp, #20]
 8005516:	9904      	ldr	r1, [sp, #16]
 8005518:	9a03      	ldr	r2, [sp, #12]
 800551a:	9b02      	ldr	r3, [sp, #8]
 800551c:	f7ff feee 	bl	80052fc <mpz_div_qr_ui>
 8005520:	4603      	mov	r3, r0
}
 8005522:	4618      	mov	r0, r3
 8005524:	b007      	add	sp, #28
 8005526:	f85d fb04 	ldr.w	pc, [sp], #4
 800552a:	bf00      	nop

0800552c <mpz_cdiv_q_ui>:

unsigned long
mpz_cdiv_q_ui (mpz_t q, const mpz_t n, unsigned long d)
{
 800552c:	b500      	push	{lr}
 800552e:	b087      	sub	sp, #28
 8005530:	9005      	str	r0, [sp, #20]
 8005532:	9104      	str	r1, [sp, #16]
 8005534:	9203      	str	r2, [sp, #12]
  return mpz_div_qr_ui (q, NULL, n, d, GMP_DIV_CEIL);
 8005536:	2301      	movs	r3, #1
 8005538:	9300      	str	r3, [sp, #0]
 800553a:	9805      	ldr	r0, [sp, #20]
 800553c:	2100      	movs	r1, #0
 800553e:	9a04      	ldr	r2, [sp, #16]
 8005540:	9b03      	ldr	r3, [sp, #12]
 8005542:	f7ff fedb 	bl	80052fc <mpz_div_qr_ui>
 8005546:	4603      	mov	r3, r0
}
 8005548:	4618      	mov	r0, r3
 800554a:	b007      	add	sp, #28
 800554c:	f85d fb04 	ldr.w	pc, [sp], #4

08005550 <mpz_fdiv_q_ui>:

unsigned long
mpz_fdiv_q_ui (mpz_t q, const mpz_t n, unsigned long d)
{
 8005550:	b500      	push	{lr}
 8005552:	b087      	sub	sp, #28
 8005554:	9005      	str	r0, [sp, #20]
 8005556:	9104      	str	r1, [sp, #16]
 8005558:	9203      	str	r2, [sp, #12]
  return mpz_div_qr_ui (q, NULL, n, d, GMP_DIV_FLOOR);
 800555a:	2300      	movs	r3, #0
 800555c:	9300      	str	r3, [sp, #0]
 800555e:	9805      	ldr	r0, [sp, #20]
 8005560:	2100      	movs	r1, #0
 8005562:	9a04      	ldr	r2, [sp, #16]
 8005564:	9b03      	ldr	r3, [sp, #12]
 8005566:	f7ff fec9 	bl	80052fc <mpz_div_qr_ui>
 800556a:	4603      	mov	r3, r0
}
 800556c:	4618      	mov	r0, r3
 800556e:	b007      	add	sp, #28
 8005570:	f85d fb04 	ldr.w	pc, [sp], #4

08005574 <mpz_tdiv_q_ui>:

unsigned long
mpz_tdiv_q_ui (mpz_t q, const mpz_t n, unsigned long d)
{
 8005574:	b500      	push	{lr}
 8005576:	b087      	sub	sp, #28
 8005578:	9005      	str	r0, [sp, #20]
 800557a:	9104      	str	r1, [sp, #16]
 800557c:	9203      	str	r2, [sp, #12]
  return mpz_div_qr_ui (q, NULL, n, d, GMP_DIV_TRUNC);
 800557e:	2302      	movs	r3, #2
 8005580:	9300      	str	r3, [sp, #0]
 8005582:	9805      	ldr	r0, [sp, #20]
 8005584:	2100      	movs	r1, #0
 8005586:	9a04      	ldr	r2, [sp, #16]
 8005588:	9b03      	ldr	r3, [sp, #12]
 800558a:	f7ff feb7 	bl	80052fc <mpz_div_qr_ui>
 800558e:	4603      	mov	r3, r0
}
 8005590:	4618      	mov	r0, r3
 8005592:	b007      	add	sp, #28
 8005594:	f85d fb04 	ldr.w	pc, [sp], #4

08005598 <mpz_cdiv_r_ui>:

unsigned long
mpz_cdiv_r_ui (mpz_t r, const mpz_t n, unsigned long d)
{
 8005598:	b500      	push	{lr}
 800559a:	b087      	sub	sp, #28
 800559c:	9005      	str	r0, [sp, #20]
 800559e:	9104      	str	r1, [sp, #16]
 80055a0:	9203      	str	r2, [sp, #12]
  return mpz_div_qr_ui (NULL, r, n, d, GMP_DIV_CEIL);
 80055a2:	2301      	movs	r3, #1
 80055a4:	9300      	str	r3, [sp, #0]
 80055a6:	2000      	movs	r0, #0
 80055a8:	9905      	ldr	r1, [sp, #20]
 80055aa:	9a04      	ldr	r2, [sp, #16]
 80055ac:	9b03      	ldr	r3, [sp, #12]
 80055ae:	f7ff fea5 	bl	80052fc <mpz_div_qr_ui>
 80055b2:	4603      	mov	r3, r0
}
 80055b4:	4618      	mov	r0, r3
 80055b6:	b007      	add	sp, #28
 80055b8:	f85d fb04 	ldr.w	pc, [sp], #4

080055bc <mpz_fdiv_r_ui>:
unsigned long
mpz_fdiv_r_ui (mpz_t r, const mpz_t n, unsigned long d)
{
 80055bc:	b500      	push	{lr}
 80055be:	b087      	sub	sp, #28
 80055c0:	9005      	str	r0, [sp, #20]
 80055c2:	9104      	str	r1, [sp, #16]
 80055c4:	9203      	str	r2, [sp, #12]
  return mpz_div_qr_ui (NULL, r, n, d, GMP_DIV_FLOOR);
 80055c6:	2300      	movs	r3, #0
 80055c8:	9300      	str	r3, [sp, #0]
 80055ca:	2000      	movs	r0, #0
 80055cc:	9905      	ldr	r1, [sp, #20]
 80055ce:	9a04      	ldr	r2, [sp, #16]
 80055d0:	9b03      	ldr	r3, [sp, #12]
 80055d2:	f7ff fe93 	bl	80052fc <mpz_div_qr_ui>
 80055d6:	4603      	mov	r3, r0
}
 80055d8:	4618      	mov	r0, r3
 80055da:	b007      	add	sp, #28
 80055dc:	f85d fb04 	ldr.w	pc, [sp], #4

080055e0 <mpz_tdiv_r_ui>:
unsigned long
mpz_tdiv_r_ui (mpz_t r, const mpz_t n, unsigned long d)
{
 80055e0:	b500      	push	{lr}
 80055e2:	b087      	sub	sp, #28
 80055e4:	9005      	str	r0, [sp, #20]
 80055e6:	9104      	str	r1, [sp, #16]
 80055e8:	9203      	str	r2, [sp, #12]
  return mpz_div_qr_ui (NULL, r, n, d, GMP_DIV_TRUNC);
 80055ea:	2302      	movs	r3, #2
 80055ec:	9300      	str	r3, [sp, #0]
 80055ee:	2000      	movs	r0, #0
 80055f0:	9905      	ldr	r1, [sp, #20]
 80055f2:	9a04      	ldr	r2, [sp, #16]
 80055f4:	9b03      	ldr	r3, [sp, #12]
 80055f6:	f7ff fe81 	bl	80052fc <mpz_div_qr_ui>
 80055fa:	4603      	mov	r3, r0
}
 80055fc:	4618      	mov	r0, r3
 80055fe:	b007      	add	sp, #28
 8005600:	f85d fb04 	ldr.w	pc, [sp], #4

08005604 <mpz_cdiv_ui>:

unsigned long
mpz_cdiv_ui (const mpz_t n, unsigned long d)
{
 8005604:	b500      	push	{lr}
 8005606:	b085      	sub	sp, #20
 8005608:	9003      	str	r0, [sp, #12]
 800560a:	9102      	str	r1, [sp, #8]
  return mpz_div_qr_ui (NULL, NULL, n, d, GMP_DIV_CEIL);
 800560c:	2301      	movs	r3, #1
 800560e:	9300      	str	r3, [sp, #0]
 8005610:	2000      	movs	r0, #0
 8005612:	2100      	movs	r1, #0
 8005614:	9a03      	ldr	r2, [sp, #12]
 8005616:	9b02      	ldr	r3, [sp, #8]
 8005618:	f7ff fe70 	bl	80052fc <mpz_div_qr_ui>
 800561c:	4603      	mov	r3, r0
}
 800561e:	4618      	mov	r0, r3
 8005620:	b005      	add	sp, #20
 8005622:	f85d fb04 	ldr.w	pc, [sp], #4
 8005626:	bf00      	nop

08005628 <mpz_fdiv_ui>:

unsigned long
mpz_fdiv_ui (const mpz_t n, unsigned long d)
{
 8005628:	b500      	push	{lr}
 800562a:	b085      	sub	sp, #20
 800562c:	9003      	str	r0, [sp, #12]
 800562e:	9102      	str	r1, [sp, #8]
  return mpz_div_qr_ui (NULL, NULL, n, d, GMP_DIV_FLOOR);
 8005630:	2300      	movs	r3, #0
 8005632:	9300      	str	r3, [sp, #0]
 8005634:	2000      	movs	r0, #0
 8005636:	2100      	movs	r1, #0
 8005638:	9a03      	ldr	r2, [sp, #12]
 800563a:	9b02      	ldr	r3, [sp, #8]
 800563c:	f7ff fe5e 	bl	80052fc <mpz_div_qr_ui>
 8005640:	4603      	mov	r3, r0
}
 8005642:	4618      	mov	r0, r3
 8005644:	b005      	add	sp, #20
 8005646:	f85d fb04 	ldr.w	pc, [sp], #4
 800564a:	bf00      	nop

0800564c <mpz_tdiv_ui>:

unsigned long
mpz_tdiv_ui (const mpz_t n, unsigned long d)
{
 800564c:	b500      	push	{lr}
 800564e:	b085      	sub	sp, #20
 8005650:	9003      	str	r0, [sp, #12]
 8005652:	9102      	str	r1, [sp, #8]
  return mpz_div_qr_ui (NULL, NULL, n, d, GMP_DIV_TRUNC);
 8005654:	2302      	movs	r3, #2
 8005656:	9300      	str	r3, [sp, #0]
 8005658:	2000      	movs	r0, #0
 800565a:	2100      	movs	r1, #0
 800565c:	9a03      	ldr	r2, [sp, #12]
 800565e:	9b02      	ldr	r3, [sp, #8]
 8005660:	f7ff fe4c 	bl	80052fc <mpz_div_qr_ui>
 8005664:	4603      	mov	r3, r0
}
 8005666:	4618      	mov	r0, r3
 8005668:	b005      	add	sp, #20
 800566a:	f85d fb04 	ldr.w	pc, [sp], #4
 800566e:	bf00      	nop

08005670 <mpz_mod_ui>:

unsigned long
mpz_mod_ui (mpz_t r, const mpz_t n, unsigned long d)
{
 8005670:	b500      	push	{lr}
 8005672:	b087      	sub	sp, #28
 8005674:	9005      	str	r0, [sp, #20]
 8005676:	9104      	str	r1, [sp, #16]
 8005678:	9203      	str	r2, [sp, #12]
  return mpz_div_qr_ui (NULL, r, n, d, GMP_DIV_FLOOR);
 800567a:	2300      	movs	r3, #0
 800567c:	9300      	str	r3, [sp, #0]
 800567e:	2000      	movs	r0, #0
 8005680:	9905      	ldr	r1, [sp, #20]
 8005682:	9a04      	ldr	r2, [sp, #16]
 8005684:	9b03      	ldr	r3, [sp, #12]
 8005686:	f7ff fe39 	bl	80052fc <mpz_div_qr_ui>
 800568a:	4603      	mov	r3, r0
}
 800568c:	4618      	mov	r0, r3
 800568e:	b007      	add	sp, #28
 8005690:	f85d fb04 	ldr.w	pc, [sp], #4

08005694 <mpz_divexact_ui>:

void
mpz_divexact_ui (mpz_t q, const mpz_t n, unsigned long d)
{
 8005694:	b500      	push	{lr}
 8005696:	b089      	sub	sp, #36	; 0x24
 8005698:	9005      	str	r0, [sp, #20]
 800569a:	9104      	str	r1, [sp, #16]
 800569c:	9203      	str	r2, [sp, #12]
  gmp_assert_nocarry (mpz_div_qr_ui (q, NULL, n, d, GMP_DIV_TRUNC));
 800569e:	2302      	movs	r3, #2
 80056a0:	9300      	str	r3, [sp, #0]
 80056a2:	9805      	ldr	r0, [sp, #20]
 80056a4:	2100      	movs	r1, #0
 80056a6:	9a04      	ldr	r2, [sp, #16]
 80056a8:	9b03      	ldr	r3, [sp, #12]
 80056aa:	f7ff fe27 	bl	80052fc <mpz_div_qr_ui>
 80056ae:	9007      	str	r0, [sp, #28]
 80056b0:	9b07      	ldr	r3, [sp, #28]
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d00f      	beq.n	80056d6 <mpz_divexact_ui+0x42>
 80056b6:	f642 2014 	movw	r0, #10772	; 0x2a14
 80056ba:	f6c0 0001 	movt	r0, #2049	; 0x801
 80056be:	f640 2156 	movw	r1, #2646	; 0xa56
 80056c2:	f243 121c 	movw	r2, #12572	; 0x311c
 80056c6:	f6c0 0201 	movt	r2, #2049	; 0x801
 80056ca:	f642 33f0 	movw	r3, #11248	; 0x2bf0
 80056ce:	f6c0 0301 	movt	r3, #2049	; 0x801
 80056d2:	f007 f8a5 	bl	800c820 <__assert_func>
}
 80056d6:	b009      	add	sp, #36	; 0x24
 80056d8:	f85d fb04 	ldr.w	pc, [sp], #4

080056dc <mpz_divisible_ui_p>:

int
mpz_divisible_ui_p (const mpz_t n, unsigned long d)
{
 80056dc:	b500      	push	{lr}
 80056de:	b085      	sub	sp, #20
 80056e0:	9003      	str	r0, [sp, #12]
 80056e2:	9102      	str	r1, [sp, #8]
  return mpz_div_qr_ui (NULL, NULL, n, d, GMP_DIV_TRUNC) == 0;
 80056e4:	2302      	movs	r3, #2
 80056e6:	9300      	str	r3, [sp, #0]
 80056e8:	2000      	movs	r0, #0
 80056ea:	2100      	movs	r1, #0
 80056ec:	9a03      	ldr	r2, [sp, #12]
 80056ee:	9b02      	ldr	r3, [sp, #8]
 80056f0:	f7ff fe04 	bl	80052fc <mpz_div_qr_ui>
 80056f4:	4603      	mov	r3, r0
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	bf14      	ite	ne
 80056fa:	2300      	movne	r3, #0
 80056fc:	2301      	moveq	r3, #1
 80056fe:	b2db      	uxtb	r3, r3
}
 8005700:	4618      	mov	r0, r3
 8005702:	b005      	add	sp, #20
 8005704:	f85d fb04 	ldr.w	pc, [sp], #4

08005708 <mpn_gcd_11>:


/* GCD */
static mp_limb_t
mpn_gcd_11 (mp_limb_t u, mp_limb_t v)
{
 8005708:	b500      	push	{lr}
 800570a:	b089      	sub	sp, #36	; 0x24
 800570c:	9001      	str	r0, [sp, #4]
 800570e:	9100      	str	r1, [sp, #0]
  unsigned shift;

  assert ( (u | v) > 0);
 8005710:	9a01      	ldr	r2, [sp, #4]
 8005712:	9b00      	ldr	r3, [sp, #0]
 8005714:	4313      	orrs	r3, r2
 8005716:	2b00      	cmp	r3, #0
 8005718:	d10f      	bne.n	800573a <mpn_gcd_11+0x32>
 800571a:	f642 2014 	movw	r0, #10772	; 0x2a14
 800571e:	f6c0 0001 	movt	r0, #2049	; 0x801
 8005722:	f640 2166 	movw	r1, #2662	; 0xa66
 8005726:	f243 122c 	movw	r2, #12588	; 0x312c
 800572a:	f6c0 0201 	movt	r2, #2049	; 0x801
 800572e:	f642 43a4 	movw	r3, #11428	; 0x2ca4
 8005732:	f6c0 0301 	movt	r3, #2049	; 0x801
 8005736:	f007 f873 	bl	800c820 <__assert_func>

  if (u == 0)
 800573a:	9b01      	ldr	r3, [sp, #4]
 800573c:	2b00      	cmp	r3, #0
 800573e:	d101      	bne.n	8005744 <mpn_gcd_11+0x3c>
    return v;
 8005740:	9b00      	ldr	r3, [sp, #0]
 8005742:	e072      	b.n	800582a <mpn_gcd_11+0x122>
  else if (v == 0)
 8005744:	9b00      	ldr	r3, [sp, #0]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d101      	bne.n	800574e <mpn_gcd_11+0x46>
    return u;
 800574a:	9b01      	ldr	r3, [sp, #4]
 800574c:	e06d      	b.n	800582a <mpn_gcd_11+0x122>

  gmp_ctz (shift, u | v);
 800574e:	9a01      	ldr	r2, [sp, #4]
 8005750:	9b00      	ldr	r3, [sp, #0]
 8005752:	4313      	orrs	r3, r2
 8005754:	9305      	str	r3, [sp, #20]
 8005756:	2300      	movs	r3, #0
 8005758:	9304      	str	r3, [sp, #16]
 800575a:	9b05      	ldr	r3, [sp, #20]
 800575c:	425a      	negs	r2, r3
 800575e:	9b05      	ldr	r3, [sp, #20]
 8005760:	4013      	ands	r3, r2
 8005762:	9307      	str	r3, [sp, #28]
 8005764:	2300      	movs	r3, #0
 8005766:	9306      	str	r3, [sp, #24]
 8005768:	e005      	b.n	8005776 <mpn_gcd_11+0x6e>
 800576a:	9b07      	ldr	r3, [sp, #28]
 800576c:	021b      	lsls	r3, r3, #8
 800576e:	9307      	str	r3, [sp, #28]
 8005770:	9b06      	ldr	r3, [sp, #24]
 8005772:	3308      	adds	r3, #8
 8005774:	9306      	str	r3, [sp, #24]
 8005776:	9b07      	ldr	r3, [sp, #28]
 8005778:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800577c:	2b00      	cmp	r3, #0
 800577e:	d0f4      	beq.n	800576a <mpn_gcd_11+0x62>
 8005780:	e005      	b.n	800578e <mpn_gcd_11+0x86>
 8005782:	9b07      	ldr	r3, [sp, #28]
 8005784:	005b      	lsls	r3, r3, #1
 8005786:	9307      	str	r3, [sp, #28]
 8005788:	9b06      	ldr	r3, [sp, #24]
 800578a:	3301      	adds	r3, #1
 800578c:	9306      	str	r3, [sp, #24]
 800578e:	9b07      	ldr	r3, [sp, #28]
 8005790:	2b00      	cmp	r3, #0
 8005792:	daf6      	bge.n	8005782 <mpn_gcd_11+0x7a>
 8005794:	9b06      	ldr	r3, [sp, #24]
 8005796:	9304      	str	r3, [sp, #16]
 8005798:	9b04      	ldr	r3, [sp, #16]
 800579a:	f1c3 031f 	rsb	r3, r3, #31
 800579e:	9303      	str	r3, [sp, #12]

  u >>= shift;
 80057a0:	9b03      	ldr	r3, [sp, #12]
 80057a2:	9a01      	ldr	r2, [sp, #4]
 80057a4:	fa22 f303 	lsr.w	r3, r2, r3
 80057a8:	9301      	str	r3, [sp, #4]
  v >>= shift;
 80057aa:	9b03      	ldr	r3, [sp, #12]
 80057ac:	9a00      	ldr	r2, [sp, #0]
 80057ae:	fa22 f303 	lsr.w	r3, r2, r3
 80057b2:	9300      	str	r3, [sp, #0]

  if ( (u & 1) == 0)
 80057b4:	9b01      	ldr	r3, [sp, #4]
 80057b6:	f003 0301 	and.w	r3, r3, #1
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d106      	bne.n	80057cc <mpn_gcd_11+0xc4>
    MP_LIMB_T_SWAP (u, v);
 80057be:	9b01      	ldr	r3, [sp, #4]
 80057c0:	9302      	str	r3, [sp, #8]
 80057c2:	9b00      	ldr	r3, [sp, #0]
 80057c4:	9301      	str	r3, [sp, #4]
 80057c6:	9b02      	ldr	r3, [sp, #8]
 80057c8:	9300      	str	r3, [sp, #0]

  while ( (v & 1) == 0)
 80057ca:	e003      	b.n	80057d4 <mpn_gcd_11+0xcc>
 80057cc:	e002      	b.n	80057d4 <mpn_gcd_11+0xcc>
    v >>= 1;
 80057ce:	9b00      	ldr	r3, [sp, #0]
 80057d0:	085b      	lsrs	r3, r3, #1
 80057d2:	9300      	str	r3, [sp, #0]
  v >>= shift;

  if ( (u & 1) == 0)
    MP_LIMB_T_SWAP (u, v);

  while ( (v & 1) == 0)
 80057d4:	9b00      	ldr	r3, [sp, #0]
 80057d6:	f003 0301 	and.w	r3, r3, #1
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d0f7      	beq.n	80057ce <mpn_gcd_11+0xc6>
    v >>= 1;

  while (u != v)
 80057de:	e01c      	b.n	800581a <mpn_gcd_11+0x112>
    {
      if (u > v)
 80057e0:	9a01      	ldr	r2, [sp, #4]
 80057e2:	9b00      	ldr	r3, [sp, #0]
 80057e4:	429a      	cmp	r2, r3
 80057e6:	d90c      	bls.n	8005802 <mpn_gcd_11+0xfa>
	{
	  u -= v;
 80057e8:	9a01      	ldr	r2, [sp, #4]
 80057ea:	9b00      	ldr	r3, [sp, #0]
 80057ec:	1ad3      	subs	r3, r2, r3
 80057ee:	9301      	str	r3, [sp, #4]
	  do
	    u >>= 1;
 80057f0:	9b01      	ldr	r3, [sp, #4]
 80057f2:	085b      	lsrs	r3, r3, #1
 80057f4:	9301      	str	r3, [sp, #4]
	  while ( (u & 1) == 0);
 80057f6:	9b01      	ldr	r3, [sp, #4]
 80057f8:	f003 0301 	and.w	r3, r3, #1
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d0f7      	beq.n	80057f0 <mpn_gcd_11+0xe8>
 8005800:	e00b      	b.n	800581a <mpn_gcd_11+0x112>
	}
      else
	{
	  v -= u;
 8005802:	9a00      	ldr	r2, [sp, #0]
 8005804:	9b01      	ldr	r3, [sp, #4]
 8005806:	1ad3      	subs	r3, r2, r3
 8005808:	9300      	str	r3, [sp, #0]
	  do
	    v >>= 1;
 800580a:	9b00      	ldr	r3, [sp, #0]
 800580c:	085b      	lsrs	r3, r3, #1
 800580e:	9300      	str	r3, [sp, #0]
	  while ( (v & 1) == 0);
 8005810:	9b00      	ldr	r3, [sp, #0]
 8005812:	f003 0301 	and.w	r3, r3, #1
 8005816:	2b00      	cmp	r3, #0
 8005818:	d0f7      	beq.n	800580a <mpn_gcd_11+0x102>
    MP_LIMB_T_SWAP (u, v);

  while ( (v & 1) == 0)
    v >>= 1;

  while (u != v)
 800581a:	9a01      	ldr	r2, [sp, #4]
 800581c:	9b00      	ldr	r3, [sp, #0]
 800581e:	429a      	cmp	r2, r3
 8005820:	d1de      	bne.n	80057e0 <mpn_gcd_11+0xd8>
	  do
	    v >>= 1;
	  while ( (v & 1) == 0);
	}
    }
  return u << shift;
 8005822:	9b03      	ldr	r3, [sp, #12]
 8005824:	9a01      	ldr	r2, [sp, #4]
 8005826:	fa02 f303 	lsl.w	r3, r2, r3
}
 800582a:	4618      	mov	r0, r3
 800582c:	b009      	add	sp, #36	; 0x24
 800582e:	f85d fb04 	ldr.w	pc, [sp], #4
 8005832:	bf00      	nop

08005834 <mpz_gcd_ui>:

unsigned long
mpz_gcd_ui (mpz_t g, const mpz_t u, unsigned long v)
{
 8005834:	b500      	push	{lr}
 8005836:	b087      	sub	sp, #28
 8005838:	9003      	str	r0, [sp, #12]
 800583a:	9102      	str	r1, [sp, #8]
 800583c:	9201      	str	r2, [sp, #4]
  mp_size_t un;

  if (v == 0)
 800583e:	9b01      	ldr	r3, [sp, #4]
 8005840:	2b00      	cmp	r3, #0
 8005842:	d107      	bne.n	8005854 <mpz_gcd_ui+0x20>
    {
      if (g)
 8005844:	9b03      	ldr	r3, [sp, #12]
 8005846:	2b00      	cmp	r3, #0
 8005848:	d022      	beq.n	8005890 <mpz_gcd_ui+0x5c>
	mpz_abs (g, u);
 800584a:	9803      	ldr	r0, [sp, #12]
 800584c:	9902      	ldr	r1, [sp, #8]
 800584e:	f7fe fcb5 	bl	80041bc <mpz_abs>
 8005852:	e01d      	b.n	8005890 <mpz_gcd_ui+0x5c>
    }
  else
    {
      un = GMP_ABS (u->_mp_size);
 8005854:	9b02      	ldr	r3, [sp, #8]
 8005856:	685b      	ldr	r3, [r3, #4]
 8005858:	2b00      	cmp	r3, #0
 800585a:	bfb8      	it	lt
 800585c:	425b      	neglt	r3, r3
 800585e:	9305      	str	r3, [sp, #20]
      if (un != 0)
 8005860:	9b05      	ldr	r3, [sp, #20]
 8005862:	2b00      	cmp	r3, #0
 8005864:	d00d      	beq.n	8005882 <mpz_gcd_ui+0x4e>
	v = mpn_gcd_11 (mpn_div_qr_1 (NULL, u->_mp_d, un, v), v);
 8005866:	9b02      	ldr	r3, [sp, #8]
 8005868:	689b      	ldr	r3, [r3, #8]
 800586a:	2000      	movs	r0, #0
 800586c:	4619      	mov	r1, r3
 800586e:	9a05      	ldr	r2, [sp, #20]
 8005870:	9b01      	ldr	r3, [sp, #4]
 8005872:	f7fc fe45 	bl	8002500 <mpn_div_qr_1>
 8005876:	4603      	mov	r3, r0
 8005878:	4618      	mov	r0, r3
 800587a:	9901      	ldr	r1, [sp, #4]
 800587c:	f7ff ff44 	bl	8005708 <mpn_gcd_11>
 8005880:	9001      	str	r0, [sp, #4]

      if (g)
 8005882:	9b03      	ldr	r3, [sp, #12]
 8005884:	2b00      	cmp	r3, #0
 8005886:	d003      	beq.n	8005890 <mpz_gcd_ui+0x5c>
	mpz_set_ui (g, v);
 8005888:	9803      	ldr	r0, [sp, #12]
 800588a:	9901      	ldr	r1, [sp, #4]
 800588c:	f7fd ffc6 	bl	800381c <mpz_set_ui>
    }

  return v;
 8005890:	9b01      	ldr	r3, [sp, #4]
}
 8005892:	4618      	mov	r0, r3
 8005894:	b007      	add	sp, #28
 8005896:	f85d fb04 	ldr.w	pc, [sp], #4
 800589a:	bf00      	nop

0800589c <mpz_make_odd>:

static mp_bitcnt_t
mpz_make_odd (mpz_t r)
{
 800589c:	b500      	push	{lr}
 800589e:	b087      	sub	sp, #28
 80058a0:	9003      	str	r0, [sp, #12]
  mp_bitcnt_t shift;

  assert (r->_mp_size > 0);
 80058a2:	9b03      	ldr	r3, [sp, #12]
 80058a4:	685b      	ldr	r3, [r3, #4]
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	dc0f      	bgt.n	80058ca <mpz_make_odd+0x2e>
 80058aa:	f642 2014 	movw	r0, #10772	; 0x2a14
 80058ae:	f6c0 0001 	movt	r0, #2049	; 0x801
 80058b2:	f640 21a8 	movw	r1, #2728	; 0xaa8
 80058b6:	f243 1238 	movw	r2, #12600	; 0x3138
 80058ba:	f6c0 0201 	movt	r2, #2049	; 0x801
 80058be:	f642 43b0 	movw	r3, #11440	; 0x2cb0
 80058c2:	f6c0 0301 	movt	r3, #2049	; 0x801
 80058c6:	f006 ffab 	bl	800c820 <__assert_func>
  /* Count trailing zeros, equivalent to mpn_scan1, because we know that there is a 1 */
  shift = mpn_common_scan (r->_mp_d[0], 0, r->_mp_d, 0, 0);
 80058ca:	9b03      	ldr	r3, [sp, #12]
 80058cc:	689b      	ldr	r3, [r3, #8]
 80058ce:	681a      	ldr	r2, [r3, #0]
 80058d0:	9b03      	ldr	r3, [sp, #12]
 80058d2:	689b      	ldr	r3, [r3, #8]
 80058d4:	2100      	movs	r1, #0
 80058d6:	9100      	str	r1, [sp, #0]
 80058d8:	4610      	mov	r0, r2
 80058da:	2100      	movs	r1, #0
 80058dc:	461a      	mov	r2, r3
 80058de:	2300      	movs	r3, #0
 80058e0:	f7fc fa22 	bl	8001d28 <mpn_common_scan>
 80058e4:	9005      	str	r0, [sp, #20]
  mpz_tdiv_q_2exp (r, r, shift);
 80058e6:	9803      	ldr	r0, [sp, #12]
 80058e8:	9903      	ldr	r1, [sp, #12]
 80058ea:	9a05      	ldr	r2, [sp, #20]
 80058ec:	f7ff fc62 	bl	80051b4 <mpz_tdiv_q_2exp>

  return shift;
 80058f0:	9b05      	ldr	r3, [sp, #20]
}
 80058f2:	4618      	mov	r0, r3
 80058f4:	b007      	add	sp, #28
 80058f6:	f85d fb04 	ldr.w	pc, [sp], #4
 80058fa:	bf00      	nop

080058fc <mpz_gcd>:

void
mpz_gcd (mpz_t g, const mpz_t u, const mpz_t v)
{
 80058fc:	b500      	push	{lr}
 80058fe:	b091      	sub	sp, #68	; 0x44
 8005900:	9003      	str	r0, [sp, #12]
 8005902:	9102      	str	r1, [sp, #8]
 8005904:	9201      	str	r2, [sp, #4]
  mpz_t tu, tv;
  mp_bitcnt_t uz, vz, gz;

  if (u->_mp_size == 0)
 8005906:	9b02      	ldr	r3, [sp, #8]
 8005908:	685b      	ldr	r3, [r3, #4]
 800590a:	2b00      	cmp	r3, #0
 800590c:	d104      	bne.n	8005918 <mpz_gcd+0x1c>
    {
      mpz_abs (g, v);
 800590e:	9803      	ldr	r0, [sp, #12]
 8005910:	9901      	ldr	r1, [sp, #4]
 8005912:	f7fe fc53 	bl	80041bc <mpz_abs>
      return;
 8005916:	e08e      	b.n	8005a36 <mpz_gcd+0x13a>
    }
  if (v->_mp_size == 0)
 8005918:	9b01      	ldr	r3, [sp, #4]
 800591a:	685b      	ldr	r3, [r3, #4]
 800591c:	2b00      	cmp	r3, #0
 800591e:	d104      	bne.n	800592a <mpz_gcd+0x2e>
    {
      mpz_abs (g, u);
 8005920:	9803      	ldr	r0, [sp, #12]
 8005922:	9902      	ldr	r1, [sp, #8]
 8005924:	f7fe fc4a 	bl	80041bc <mpz_abs>
      return;
 8005928:	e085      	b.n	8005a36 <mpz_gcd+0x13a>
    }

  mpz_init (tu);
 800592a:	ab07      	add	r3, sp, #28
 800592c:	4618      	mov	r0, r3
 800592e:	f7fd fef1 	bl	8003714 <mpz_init>
  mpz_init (tv);
 8005932:	ab04      	add	r3, sp, #16
 8005934:	4618      	mov	r0, r3
 8005936:	f7fd feed 	bl	8003714 <mpz_init>

  mpz_abs (tu, u);
 800593a:	ab07      	add	r3, sp, #28
 800593c:	4618      	mov	r0, r3
 800593e:	9902      	ldr	r1, [sp, #8]
 8005940:	f7fe fc3c 	bl	80041bc <mpz_abs>
  uz = mpz_make_odd (tu);
 8005944:	ab07      	add	r3, sp, #28
 8005946:	4618      	mov	r0, r3
 8005948:	f7ff ffa8 	bl	800589c <mpz_make_odd>
 800594c:	900f      	str	r0, [sp, #60]	; 0x3c
  mpz_abs (tv, v);
 800594e:	ab04      	add	r3, sp, #16
 8005950:	4618      	mov	r0, r3
 8005952:	9901      	ldr	r1, [sp, #4]
 8005954:	f7fe fc32 	bl	80041bc <mpz_abs>
  vz = mpz_make_odd (tv);
 8005958:	ab04      	add	r3, sp, #16
 800595a:	4618      	mov	r0, r3
 800595c:	f7ff ff9e 	bl	800589c <mpz_make_odd>
 8005960:	900e      	str	r0, [sp, #56]	; 0x38
  gz = GMP_MIN (uz, vz);
 8005962:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005964:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005966:	429a      	cmp	r2, r3
 8005968:	bf38      	it	cc
 800596a:	4613      	movcc	r3, r2
 800596c:	930d      	str	r3, [sp, #52]	; 0x34

  if (tu->_mp_size < tv->_mp_size)
 800596e:	9a08      	ldr	r2, [sp, #32]
 8005970:	9b05      	ldr	r3, [sp, #20]
 8005972:	429a      	cmp	r2, r3
 8005974:	da05      	bge.n	8005982 <mpz_gcd+0x86>
    mpz_swap (tu, tv);
 8005976:	aa07      	add	r2, sp, #28
 8005978:	ab04      	add	r3, sp, #16
 800597a:	4610      	mov	r0, r2
 800597c:	4619      	mov	r1, r3
 800597e:	f7fe fc49 	bl	8004214 <mpz_swap>

  mpz_tdiv_r (tu, tu, tv);
 8005982:	a907      	add	r1, sp, #28
 8005984:	aa07      	add	r2, sp, #28
 8005986:	ab04      	add	r3, sp, #16
 8005988:	4608      	mov	r0, r1
 800598a:	4611      	mov	r1, r2
 800598c:	461a      	mov	r2, r3
 800598e:	f7ff f9f9 	bl	8004d84 <mpz_tdiv_r>
  if (tu->_mp_size == 0)
 8005992:	9b08      	ldr	r3, [sp, #32]
 8005994:	2b00      	cmp	r3, #0
 8005996:	d105      	bne.n	80059a4 <mpz_gcd+0xa8>
    {
      mpz_swap (g, tv);
 8005998:	ab04      	add	r3, sp, #16
 800599a:	9803      	ldr	r0, [sp, #12]
 800599c:	4619      	mov	r1, r3
 800599e:	f7fe fc39 	bl	8004214 <mpz_swap>
 80059a2:	e03b      	b.n	8005a1c <mpz_gcd+0x120>
  else
    for (;;)
      {
	int c;

	mpz_make_odd (tu);
 80059a4:	ab07      	add	r3, sp, #28
 80059a6:	4618      	mov	r0, r3
 80059a8:	f7ff ff78 	bl	800589c <mpz_make_odd>
	c = mpz_cmp (tu, tv);
 80059ac:	aa07      	add	r2, sp, #28
 80059ae:	ab04      	add	r3, sp, #16
 80059b0:	4610      	mov	r0, r2
 80059b2:	4619      	mov	r1, r3
 80059b4:	f7fe fb88 	bl	80040c8 <mpz_cmp>
 80059b8:	900c      	str	r0, [sp, #48]	; 0x30
	if (c == 0)
 80059ba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d105      	bne.n	80059cc <mpz_gcd+0xd0>
	  {
	    mpz_swap (g, tu);
 80059c0:	ab07      	add	r3, sp, #28
 80059c2:	9803      	ldr	r0, [sp, #12]
 80059c4:	4619      	mov	r1, r3
 80059c6:	f7fe fc25 	bl	8004214 <mpz_swap>
	    break;
 80059ca:	e027      	b.n	8005a1c <mpz_gcd+0x120>
	  }
	if (c < 0)
 80059cc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	da05      	bge.n	80059de <mpz_gcd+0xe2>
	  mpz_swap (tu, tv);
 80059d2:	aa07      	add	r2, sp, #28
 80059d4:	ab04      	add	r3, sp, #16
 80059d6:	4610      	mov	r0, r2
 80059d8:	4619      	mov	r1, r3
 80059da:	f7fe fc1b 	bl	8004214 <mpz_swap>

	if (tv->_mp_size == 1)
 80059de:	9b05      	ldr	r3, [sp, #20]
 80059e0:	2b01      	cmp	r3, #1
 80059e2:	d112      	bne.n	8005a0a <mpz_gcd+0x10e>
	  {
	    mp_limb_t vl = tv->_mp_d[0];
 80059e4:	9b06      	ldr	r3, [sp, #24]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	930b      	str	r3, [sp, #44]	; 0x2c
	    mp_limb_t ul = mpz_tdiv_ui (tu, vl);
 80059ea:	ab07      	add	r3, sp, #28
 80059ec:	4618      	mov	r0, r3
 80059ee:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80059f0:	f7ff fe2c 	bl	800564c <mpz_tdiv_ui>
 80059f4:	900a      	str	r0, [sp, #40]	; 0x28
	    mpz_set_ui (g, mpn_gcd_11 (ul, vl));
 80059f6:	980a      	ldr	r0, [sp, #40]	; 0x28
 80059f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80059fa:	f7ff fe85 	bl	8005708 <mpn_gcd_11>
 80059fe:	4603      	mov	r3, r0
 8005a00:	9803      	ldr	r0, [sp, #12]
 8005a02:	4619      	mov	r1, r3
 8005a04:	f7fd ff0a 	bl	800381c <mpz_set_ui>
	    break;
 8005a08:	e008      	b.n	8005a1c <mpz_gcd+0x120>
	  }
	mpz_sub (tu, tu, tv);
 8005a0a:	a907      	add	r1, sp, #28
 8005a0c:	aa07      	add	r2, sp, #28
 8005a0e:	ab04      	add	r3, sp, #16
 8005a10:	4608      	mov	r0, r1
 8005a12:	4611      	mov	r1, r2
 8005a14:	461a      	mov	r2, r3
 8005a16:	f7fe fe1d 	bl	8004654 <mpz_sub>
      }
 8005a1a:	e7c3      	b.n	80059a4 <mpz_gcd+0xa8>
  mpz_clear (tu);
 8005a1c:	ab07      	add	r3, sp, #28
 8005a1e:	4618      	mov	r0, r3
 8005a20:	f7fd feaa 	bl	8003778 <mpz_clear>
  mpz_clear (tv);
 8005a24:	ab04      	add	r3, sp, #16
 8005a26:	4618      	mov	r0, r3
 8005a28:	f7fd fea6 	bl	8003778 <mpz_clear>
  mpz_mul_2exp (g, g, gz);
 8005a2c:	9803      	ldr	r0, [sp, #12]
 8005a2e:	9903      	ldr	r1, [sp, #12]
 8005a30:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005a32:	f7fe ff13 	bl	800485c <mpz_mul_2exp>
}
 8005a36:	b011      	add	sp, #68	; 0x44
 8005a38:	f85d fb04 	ldr.w	pc, [sp], #4

08005a3c <mpz_gcdext>:

void
mpz_gcdext (mpz_t g, mpz_t s, mpz_t t, const mpz_t u, const mpz_t v)
{
 8005a3c:	b500      	push	{lr}
 8005a3e:	b0a3      	sub	sp, #140	; 0x8c
 8005a40:	9003      	str	r0, [sp, #12]
 8005a42:	9102      	str	r1, [sp, #8]
 8005a44:	9201      	str	r2, [sp, #4]
 8005a46:	9300      	str	r3, [sp, #0]
  mpz_t tu, tv, s0, s1, t0, t1;
  mp_bitcnt_t uz, vz, gz;
  mp_bitcnt_t power;

  if (u->_mp_size == 0)
 8005a48:	9b00      	ldr	r3, [sp, #0]
 8005a4a:	685b      	ldr	r3, [r3, #4]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d117      	bne.n	8005a80 <mpz_gcdext+0x44>
    {
      /* g = 0 u + sgn(v) v */
      signed long sign = mpz_sgn (v);
 8005a50:	9824      	ldr	r0, [sp, #144]	; 0x90
 8005a52:	f7fe fac1 	bl	8003fd8 <mpz_sgn>
 8005a56:	901d      	str	r0, [sp, #116]	; 0x74
      mpz_abs (g, v);
 8005a58:	9803      	ldr	r0, [sp, #12]
 8005a5a:	9924      	ldr	r1, [sp, #144]	; 0x90
 8005a5c:	f7fe fbae 	bl	80041bc <mpz_abs>
      if (s)
 8005a60:	9b02      	ldr	r3, [sp, #8]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d003      	beq.n	8005a6e <mpz_gcdext+0x32>
	mpz_set_ui (s, 0);
 8005a66:	9802      	ldr	r0, [sp, #8]
 8005a68:	2100      	movs	r1, #0
 8005a6a:	f7fd fed7 	bl	800381c <mpz_set_ui>
      if (t)
 8005a6e:	9b01      	ldr	r3, [sp, #4]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d004      	beq.n	8005a7e <mpz_gcdext+0x42>
	mpz_set_si (t, sign);
 8005a74:	9801      	ldr	r0, [sp, #4]
 8005a76:	991d      	ldr	r1, [sp, #116]	; 0x74
 8005a78:	f7fd feb6 	bl	80037e8 <mpz_set_si>
      return;
 8005a7c:	e1d5      	b.n	8005e2a <mpz_gcdext+0x3ee>
 8005a7e:	e1d4      	b.n	8005e2a <mpz_gcdext+0x3ee>
    }

  if (v->_mp_size == 0)
 8005a80:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8005a82:	685b      	ldr	r3, [r3, #4]
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d117      	bne.n	8005ab8 <mpz_gcdext+0x7c>
    {
      /* g = sgn(u) u + 0 v */
      signed long sign = mpz_sgn (u);
 8005a88:	9800      	ldr	r0, [sp, #0]
 8005a8a:	f7fe faa5 	bl	8003fd8 <mpz_sgn>
 8005a8e:	901c      	str	r0, [sp, #112]	; 0x70
      mpz_abs (g, u);
 8005a90:	9803      	ldr	r0, [sp, #12]
 8005a92:	9900      	ldr	r1, [sp, #0]
 8005a94:	f7fe fb92 	bl	80041bc <mpz_abs>
      if (s)
 8005a98:	9b02      	ldr	r3, [sp, #8]
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d003      	beq.n	8005aa6 <mpz_gcdext+0x6a>
	mpz_set_si (s, sign);
 8005a9e:	9802      	ldr	r0, [sp, #8]
 8005aa0:	991c      	ldr	r1, [sp, #112]	; 0x70
 8005aa2:	f7fd fea1 	bl	80037e8 <mpz_set_si>
      if (t)
 8005aa6:	9b01      	ldr	r3, [sp, #4]
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d004      	beq.n	8005ab6 <mpz_gcdext+0x7a>
	mpz_set_ui (t, 0);
 8005aac:	9801      	ldr	r0, [sp, #4]
 8005aae:	2100      	movs	r1, #0
 8005ab0:	f7fd feb4 	bl	800381c <mpz_set_ui>
      return;
 8005ab4:	e1b9      	b.n	8005e2a <mpz_gcdext+0x3ee>
 8005ab6:	e1b8      	b.n	8005e2a <mpz_gcdext+0x3ee>
    }

  mpz_init (tu);
 8005ab8:	ab14      	add	r3, sp, #80	; 0x50
 8005aba:	4618      	mov	r0, r3
 8005abc:	f7fd fe2a 	bl	8003714 <mpz_init>
  mpz_init (tv);
 8005ac0:	ab11      	add	r3, sp, #68	; 0x44
 8005ac2:	4618      	mov	r0, r3
 8005ac4:	f7fd fe26 	bl	8003714 <mpz_init>
  mpz_init (s0);
 8005ac8:	ab0e      	add	r3, sp, #56	; 0x38
 8005aca:	4618      	mov	r0, r3
 8005acc:	f7fd fe22 	bl	8003714 <mpz_init>
  mpz_init (s1);
 8005ad0:	ab0b      	add	r3, sp, #44	; 0x2c
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	f7fd fe1e 	bl	8003714 <mpz_init>
  mpz_init (t0);
 8005ad8:	ab08      	add	r3, sp, #32
 8005ada:	4618      	mov	r0, r3
 8005adc:	f7fd fe1a 	bl	8003714 <mpz_init>
  mpz_init (t1);
 8005ae0:	ab05      	add	r3, sp, #20
 8005ae2:	4618      	mov	r0, r3
 8005ae4:	f7fd fe16 	bl	8003714 <mpz_init>

  mpz_abs (tu, u);
 8005ae8:	ab14      	add	r3, sp, #80	; 0x50
 8005aea:	4618      	mov	r0, r3
 8005aec:	9900      	ldr	r1, [sp, #0]
 8005aee:	f7fe fb65 	bl	80041bc <mpz_abs>
  uz = mpz_make_odd (tu);
 8005af2:	ab14      	add	r3, sp, #80	; 0x50
 8005af4:	4618      	mov	r0, r3
 8005af6:	f7ff fed1 	bl	800589c <mpz_make_odd>
 8005afa:	9021      	str	r0, [sp, #132]	; 0x84
  mpz_abs (tv, v);
 8005afc:	ab11      	add	r3, sp, #68	; 0x44
 8005afe:	4618      	mov	r0, r3
 8005b00:	9924      	ldr	r1, [sp, #144]	; 0x90
 8005b02:	f7fe fb5b 	bl	80041bc <mpz_abs>
  vz = mpz_make_odd (tv);
 8005b06:	ab11      	add	r3, sp, #68	; 0x44
 8005b08:	4618      	mov	r0, r3
 8005b0a:	f7ff fec7 	bl	800589c <mpz_make_odd>
 8005b0e:	9020      	str	r0, [sp, #128]	; 0x80
  gz = GMP_MIN (uz, vz);
 8005b10:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005b12:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005b14:	429a      	cmp	r2, r3
 8005b16:	bf38      	it	cc
 8005b18:	4613      	movcc	r3, r2
 8005b1a:	931b      	str	r3, [sp, #108]	; 0x6c

  uz -= gz;
 8005b1c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005b1e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005b20:	1ad3      	subs	r3, r2, r3
 8005b22:	9321      	str	r3, [sp, #132]	; 0x84
  vz -= gz;
 8005b24:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005b26:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005b28:	1ad3      	subs	r3, r2, r3
 8005b2a:	9320      	str	r3, [sp, #128]	; 0x80

  /* Cofactors corresponding to odd gcd. gz handled later. */
  if (tu->_mp_size < tv->_mp_size)
 8005b2c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005b2e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005b30:	429a      	cmp	r2, r3
 8005b32:	da17      	bge.n	8005b64 <mpz_gcdext+0x128>
    {
      mpz_swap (tu, tv);
 8005b34:	aa14      	add	r2, sp, #80	; 0x50
 8005b36:	ab11      	add	r3, sp, #68	; 0x44
 8005b38:	4610      	mov	r0, r2
 8005b3a:	4619      	mov	r1, r3
 8005b3c:	f7fe fb6a 	bl	8004214 <mpz_swap>
      MPZ_SRCPTR_SWAP (u, v);
 8005b40:	9b00      	ldr	r3, [sp, #0]
 8005b42:	931a      	str	r3, [sp, #104]	; 0x68
 8005b44:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8005b46:	9300      	str	r3, [sp, #0]
 8005b48:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8005b4a:	9324      	str	r3, [sp, #144]	; 0x90
      MPZ_PTR_SWAP (s, t);
 8005b4c:	9b02      	ldr	r3, [sp, #8]
 8005b4e:	9319      	str	r3, [sp, #100]	; 0x64
 8005b50:	9b01      	ldr	r3, [sp, #4]
 8005b52:	9302      	str	r3, [sp, #8]
 8005b54:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005b56:	9301      	str	r3, [sp, #4]
      MP_BITCNT_T_SWAP (uz, vz);
 8005b58:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005b5a:	9318      	str	r3, [sp, #96]	; 0x60
 8005b5c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005b5e:	9321      	str	r3, [sp, #132]	; 0x84
 8005b60:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8005b62:	9320      	str	r3, [sp, #128]	; 0x80
   *
   * t0 = 2^uz, t1 = 2^uz q
   * s0 = 0,    s1 = 2^vz
   */

  mpz_setbit (t0, uz);
 8005b64:	ab08      	add	r3, sp, #32
 8005b66:	4618      	mov	r0, r3
 8005b68:	9921      	ldr	r1, [sp, #132]	; 0x84
 8005b6a:	f001 f87d 	bl	8006c68 <mpz_setbit>
  mpz_tdiv_qr (t1, tu, tu, tv);
 8005b6e:	a805      	add	r0, sp, #20
 8005b70:	a914      	add	r1, sp, #80	; 0x50
 8005b72:	aa14      	add	r2, sp, #80	; 0x50
 8005b74:	ab11      	add	r3, sp, #68	; 0x44
 8005b76:	f7ff f8a3 	bl	8004cc0 <mpz_tdiv_qr>
  mpz_mul_2exp (t1, t1, uz);
 8005b7a:	aa05      	add	r2, sp, #20
 8005b7c:	ab05      	add	r3, sp, #20
 8005b7e:	4610      	mov	r0, r2
 8005b80:	4619      	mov	r1, r3
 8005b82:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005b84:	f7fe fe6a 	bl	800485c <mpz_mul_2exp>

  mpz_setbit (s1, vz);
 8005b88:	ab0b      	add	r3, sp, #44	; 0x2c
 8005b8a:	4618      	mov	r0, r3
 8005b8c:	9920      	ldr	r1, [sp, #128]	; 0x80
 8005b8e:	f001 f86b 	bl	8006c68 <mpz_setbit>
  power = uz + vz;
 8005b92:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005b94:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005b96:	4413      	add	r3, r2
 8005b98:	931f      	str	r3, [sp, #124]	; 0x7c

  if (tu->_mp_size > 0)
 8005b9a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	f340 8081 	ble.w	8005ca4 <mpz_gcdext+0x268>
    {
      mp_bitcnt_t shift;
      shift = mpz_make_odd (tu);
 8005ba2:	ab14      	add	r3, sp, #80	; 0x50
 8005ba4:	4618      	mov	r0, r3
 8005ba6:	f7ff fe79 	bl	800589c <mpz_make_odd>
 8005baa:	901e      	str	r0, [sp, #120]	; 0x78
      mpz_mul_2exp (t0, t0, shift);
 8005bac:	aa08      	add	r2, sp, #32
 8005bae:	ab08      	add	r3, sp, #32
 8005bb0:	4610      	mov	r0, r2
 8005bb2:	4619      	mov	r1, r3
 8005bb4:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005bb6:	f7fe fe51 	bl	800485c <mpz_mul_2exp>
      mpz_mul_2exp (s0, s0, shift);
 8005bba:	aa0e      	add	r2, sp, #56	; 0x38
 8005bbc:	ab0e      	add	r3, sp, #56	; 0x38
 8005bbe:	4610      	mov	r0, r2
 8005bc0:	4619      	mov	r1, r3
 8005bc2:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005bc4:	f7fe fe4a 	bl	800485c <mpz_mul_2exp>
      power += shift;
 8005bc8:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8005bca:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005bcc:	4413      	add	r3, r2
 8005bce:	931f      	str	r3, [sp, #124]	; 0x7c

      for (;;)
	{
	  int c;
	  c = mpz_cmp (tu, tv);
 8005bd0:	aa14      	add	r2, sp, #80	; 0x50
 8005bd2:	ab11      	add	r3, sp, #68	; 0x44
 8005bd4:	4610      	mov	r0, r2
 8005bd6:	4619      	mov	r1, r3
 8005bd8:	f7fe fa76 	bl	80040c8 <mpz_cmp>
 8005bdc:	9017      	str	r0, [sp, #92]	; 0x5c
	  if (c == 0)
 8005bde:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d100      	bne.n	8005be6 <mpz_gcdext+0x1aa>
	    break;
 8005be4:	e05e      	b.n	8005ca4 <mpz_gcdext+0x268>

	  if (c < 0)
 8005be6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	da2b      	bge.n	8005c44 <mpz_gcdext+0x208>
	      /* tv = tv' + tu
	       *
	       * u = t0 tu + t1 (tv' + tu) = (t0 + t1) tu + t1 tv'
	       * v = s0 tu + s1 (tv' + tu) = (s0 + s1) tu + s1 tv' */

	      mpz_sub (tv, tv, tu);
 8005bec:	a911      	add	r1, sp, #68	; 0x44
 8005bee:	aa11      	add	r2, sp, #68	; 0x44
 8005bf0:	ab14      	add	r3, sp, #80	; 0x50
 8005bf2:	4608      	mov	r0, r1
 8005bf4:	4611      	mov	r1, r2
 8005bf6:	461a      	mov	r2, r3
 8005bf8:	f7fe fd2c 	bl	8004654 <mpz_sub>
	      mpz_add (t0, t0, t1);
 8005bfc:	a908      	add	r1, sp, #32
 8005bfe:	aa08      	add	r2, sp, #32
 8005c00:	ab05      	add	r3, sp, #20
 8005c02:	4608      	mov	r0, r1
 8005c04:	4611      	mov	r1, r2
 8005c06:	461a      	mov	r2, r3
 8005c08:	f7fe fcfe 	bl	8004608 <mpz_add>
	      mpz_add (s0, s0, s1);
 8005c0c:	a90e      	add	r1, sp, #56	; 0x38
 8005c0e:	aa0e      	add	r2, sp, #56	; 0x38
 8005c10:	ab0b      	add	r3, sp, #44	; 0x2c
 8005c12:	4608      	mov	r0, r1
 8005c14:	4611      	mov	r1, r2
 8005c16:	461a      	mov	r2, r3
 8005c18:	f7fe fcf6 	bl	8004608 <mpz_add>

	      shift = mpz_make_odd (tv);
 8005c1c:	ab11      	add	r3, sp, #68	; 0x44
 8005c1e:	4618      	mov	r0, r3
 8005c20:	f7ff fe3c 	bl	800589c <mpz_make_odd>
 8005c24:	901e      	str	r0, [sp, #120]	; 0x78
	      mpz_mul_2exp (t1, t1, shift);
 8005c26:	aa05      	add	r2, sp, #20
 8005c28:	ab05      	add	r3, sp, #20
 8005c2a:	4610      	mov	r0, r2
 8005c2c:	4619      	mov	r1, r3
 8005c2e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005c30:	f7fe fe14 	bl	800485c <mpz_mul_2exp>
	      mpz_mul_2exp (s1, s1, shift);
 8005c34:	aa0b      	add	r2, sp, #44	; 0x2c
 8005c36:	ab0b      	add	r3, sp, #44	; 0x2c
 8005c38:	4610      	mov	r0, r2
 8005c3a:	4619      	mov	r1, r3
 8005c3c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005c3e:	f7fe fe0d 	bl	800485c <mpz_mul_2exp>
 8005c42:	e02a      	b.n	8005c9a <mpz_gcdext+0x25e>
	    }
	  else
	    {
	      mpz_sub (tu, tu, tv);
 8005c44:	a914      	add	r1, sp, #80	; 0x50
 8005c46:	aa14      	add	r2, sp, #80	; 0x50
 8005c48:	ab11      	add	r3, sp, #68	; 0x44
 8005c4a:	4608      	mov	r0, r1
 8005c4c:	4611      	mov	r1, r2
 8005c4e:	461a      	mov	r2, r3
 8005c50:	f7fe fd00 	bl	8004654 <mpz_sub>
	      mpz_add (t1, t0, t1);
 8005c54:	a905      	add	r1, sp, #20
 8005c56:	aa08      	add	r2, sp, #32
 8005c58:	ab05      	add	r3, sp, #20
 8005c5a:	4608      	mov	r0, r1
 8005c5c:	4611      	mov	r1, r2
 8005c5e:	461a      	mov	r2, r3
 8005c60:	f7fe fcd2 	bl	8004608 <mpz_add>
	      mpz_add (s1, s0, s1);
 8005c64:	a90b      	add	r1, sp, #44	; 0x2c
 8005c66:	aa0e      	add	r2, sp, #56	; 0x38
 8005c68:	ab0b      	add	r3, sp, #44	; 0x2c
 8005c6a:	4608      	mov	r0, r1
 8005c6c:	4611      	mov	r1, r2
 8005c6e:	461a      	mov	r2, r3
 8005c70:	f7fe fcca 	bl	8004608 <mpz_add>

	      shift = mpz_make_odd (tu);
 8005c74:	ab14      	add	r3, sp, #80	; 0x50
 8005c76:	4618      	mov	r0, r3
 8005c78:	f7ff fe10 	bl	800589c <mpz_make_odd>
 8005c7c:	901e      	str	r0, [sp, #120]	; 0x78
	      mpz_mul_2exp (t0, t0, shift);
 8005c7e:	aa08      	add	r2, sp, #32
 8005c80:	ab08      	add	r3, sp, #32
 8005c82:	4610      	mov	r0, r2
 8005c84:	4619      	mov	r1, r3
 8005c86:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005c88:	f7fe fde8 	bl	800485c <mpz_mul_2exp>
	      mpz_mul_2exp (s0, s0, shift);
 8005c8c:	aa0e      	add	r2, sp, #56	; 0x38
 8005c8e:	ab0e      	add	r3, sp, #56	; 0x38
 8005c90:	4610      	mov	r0, r2
 8005c92:	4619      	mov	r1, r3
 8005c94:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005c96:	f7fe fde1 	bl	800485c <mpz_mul_2exp>
	    }
	  power += shift;
 8005c9a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8005c9c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005c9e:	4413      	add	r3, r2
 8005ca0:	931f      	str	r3, [sp, #124]	; 0x7c
	}
 8005ca2:	e795      	b.n	8005bd0 <mpz_gcdext+0x194>
    }

  /* Now tv = odd part of gcd, and -s0 and t0 are corresponding
     cofactors. */

  mpz_mul_2exp (tv, tv, gz);
 8005ca4:	aa11      	add	r2, sp, #68	; 0x44
 8005ca6:	ab11      	add	r3, sp, #68	; 0x44
 8005ca8:	4610      	mov	r0, r2
 8005caa:	4619      	mov	r1, r3
 8005cac:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8005cae:	f7fe fdd5 	bl	800485c <mpz_mul_2exp>
  mpz_neg (s0, s0);
 8005cb2:	aa0e      	add	r2, sp, #56	; 0x38
 8005cb4:	ab0e      	add	r3, sp, #56	; 0x38
 8005cb6:	4610      	mov	r0, r2
 8005cb8:	4619      	mov	r1, r3
 8005cba:	f7fe fa97 	bl	80041ec <mpz_neg>

  /* 2^p g = s0 u + t0 v. Eliminate one factor of two at a time. To
     adjust cofactors, we need u / g and v / g */

  mpz_divexact (s1, v, tv);
 8005cbe:	aa0b      	add	r2, sp, #44	; 0x2c
 8005cc0:	ab11      	add	r3, sp, #68	; 0x44
 8005cc2:	4610      	mov	r0, r2
 8005cc4:	9924      	ldr	r1, [sp, #144]	; 0x90
 8005cc6:	461a      	mov	r2, r3
 8005cc8:	f7ff faac 	bl	8005224 <mpz_divexact>
  mpz_abs (s1, s1);
 8005ccc:	aa0b      	add	r2, sp, #44	; 0x2c
 8005cce:	ab0b      	add	r3, sp, #44	; 0x2c
 8005cd0:	4610      	mov	r0, r2
 8005cd2:	4619      	mov	r1, r3
 8005cd4:	f7fe fa72 	bl	80041bc <mpz_abs>
  mpz_divexact (t1, u, tv);
 8005cd8:	aa05      	add	r2, sp, #20
 8005cda:	ab11      	add	r3, sp, #68	; 0x44
 8005cdc:	4610      	mov	r0, r2
 8005cde:	9900      	ldr	r1, [sp, #0]
 8005ce0:	461a      	mov	r2, r3
 8005ce2:	f7ff fa9f 	bl	8005224 <mpz_divexact>
  mpz_abs (t1, t1);
 8005ce6:	aa05      	add	r2, sp, #20
 8005ce8:	ab05      	add	r3, sp, #20
 8005cea:	4610      	mov	r0, r2
 8005cec:	4619      	mov	r1, r3
 8005cee:	f7fe fa65 	bl	80041bc <mpz_abs>

  while (power-- > 0)
 8005cf2:	e035      	b.n	8005d60 <mpz_gcdext+0x324>
    {
      /* s0 u + t0 v = (s0 - v/g) u - (t0 + u/g) v */
      if (mpz_odd_p (s0) || mpz_odd_p (t0))
 8005cf4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	bf0c      	ite	eq
 8005cfa:	2300      	moveq	r3, #0
 8005cfc:	2301      	movne	r3, #1
 8005cfe:	b2db      	uxtb	r3, r3
 8005d00:	461a      	mov	r2, r3
 8005d02:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	4013      	ands	r3, r2
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d10b      	bne.n	8005d24 <mpz_gcdext+0x2e8>
 8005d0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	bf0c      	ite	eq
 8005d12:	2300      	moveq	r3, #0
 8005d14:	2301      	movne	r3, #1
 8005d16:	b2db      	uxtb	r3, r3
 8005d18:	461a      	mov	r2, r3
 8005d1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	4013      	ands	r3, r2
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d00f      	beq.n	8005d44 <mpz_gcdext+0x308>
	{
	  mpz_sub (s0, s0, s1);
 8005d24:	a90e      	add	r1, sp, #56	; 0x38
 8005d26:	aa0e      	add	r2, sp, #56	; 0x38
 8005d28:	ab0b      	add	r3, sp, #44	; 0x2c
 8005d2a:	4608      	mov	r0, r1
 8005d2c:	4611      	mov	r1, r2
 8005d2e:	461a      	mov	r2, r3
 8005d30:	f7fe fc90 	bl	8004654 <mpz_sub>
	  mpz_add (t0, t0, t1);
 8005d34:	a908      	add	r1, sp, #32
 8005d36:	aa08      	add	r2, sp, #32
 8005d38:	ab05      	add	r3, sp, #20
 8005d3a:	4608      	mov	r0, r1
 8005d3c:	4611      	mov	r1, r2
 8005d3e:	461a      	mov	r2, r3
 8005d40:	f7fe fc62 	bl	8004608 <mpz_add>
	}
      mpz_divexact_ui (s0, s0, 2);
 8005d44:	aa0e      	add	r2, sp, #56	; 0x38
 8005d46:	ab0e      	add	r3, sp, #56	; 0x38
 8005d48:	4610      	mov	r0, r2
 8005d4a:	4619      	mov	r1, r3
 8005d4c:	2202      	movs	r2, #2
 8005d4e:	f7ff fca1 	bl	8005694 <mpz_divexact_ui>
      mpz_divexact_ui (t0, t0, 2);
 8005d52:	aa08      	add	r2, sp, #32
 8005d54:	ab08      	add	r3, sp, #32
 8005d56:	4610      	mov	r0, r2
 8005d58:	4619      	mov	r1, r3
 8005d5a:	2202      	movs	r2, #2
 8005d5c:	f7ff fc9a 	bl	8005694 <mpz_divexact_ui>
  mpz_divexact (s1, v, tv);
  mpz_abs (s1, s1);
  mpz_divexact (t1, u, tv);
  mpz_abs (t1, t1);

  while (power-- > 0)
 8005d60:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005d62:	1e5a      	subs	r2, r3, #1
 8005d64:	921f      	str	r2, [sp, #124]	; 0x7c
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d1c4      	bne.n	8005cf4 <mpz_gcdext+0x2b8>
      mpz_divexact_ui (s0, s0, 2);
      mpz_divexact_ui (t0, t0, 2);
    }

  /* Arrange so that |s| < |u| / 2g */
  mpz_add (s1, s0, s1);
 8005d6a:	a90b      	add	r1, sp, #44	; 0x2c
 8005d6c:	aa0e      	add	r2, sp, #56	; 0x38
 8005d6e:	ab0b      	add	r3, sp, #44	; 0x2c
 8005d70:	4608      	mov	r0, r1
 8005d72:	4611      	mov	r1, r2
 8005d74:	461a      	mov	r2, r3
 8005d76:	f7fe fc47 	bl	8004608 <mpz_add>
  if (mpz_cmpabs (s0, s1) > 0)
 8005d7a:	aa0e      	add	r2, sp, #56	; 0x38
 8005d7c:	ab0b      	add	r3, sp, #44	; 0x2c
 8005d7e:	4610      	mov	r0, r2
 8005d80:	4619      	mov	r1, r3
 8005d82:	f7fe fa01 	bl	8004188 <mpz_cmpabs>
 8005d86:	4603      	mov	r3, r0
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	dd0d      	ble.n	8005da8 <mpz_gcdext+0x36c>
    {
      mpz_swap (s0, s1);
 8005d8c:	aa0e      	add	r2, sp, #56	; 0x38
 8005d8e:	ab0b      	add	r3, sp, #44	; 0x2c
 8005d90:	4610      	mov	r0, r2
 8005d92:	4619      	mov	r1, r3
 8005d94:	f7fe fa3e 	bl	8004214 <mpz_swap>
      mpz_sub (t0, t0, t1);
 8005d98:	a908      	add	r1, sp, #32
 8005d9a:	aa08      	add	r2, sp, #32
 8005d9c:	ab05      	add	r3, sp, #20
 8005d9e:	4608      	mov	r0, r1
 8005da0:	4611      	mov	r1, r2
 8005da2:	461a      	mov	r2, r3
 8005da4:	f7fe fc56 	bl	8004654 <mpz_sub>
    }
  if (u->_mp_size < 0)
 8005da8:	9b00      	ldr	r3, [sp, #0]
 8005daa:	685b      	ldr	r3, [r3, #4]
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	da05      	bge.n	8005dbc <mpz_gcdext+0x380>
    mpz_neg (s0, s0);
 8005db0:	aa0e      	add	r2, sp, #56	; 0x38
 8005db2:	ab0e      	add	r3, sp, #56	; 0x38
 8005db4:	4610      	mov	r0, r2
 8005db6:	4619      	mov	r1, r3
 8005db8:	f7fe fa18 	bl	80041ec <mpz_neg>
  if (v->_mp_size < 0)
 8005dbc:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8005dbe:	685b      	ldr	r3, [r3, #4]
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	da05      	bge.n	8005dd0 <mpz_gcdext+0x394>
    mpz_neg (t0, t0);
 8005dc4:	aa08      	add	r2, sp, #32
 8005dc6:	ab08      	add	r3, sp, #32
 8005dc8:	4610      	mov	r0, r2
 8005dca:	4619      	mov	r1, r3
 8005dcc:	f7fe fa0e 	bl	80041ec <mpz_neg>

  mpz_swap (g, tv);
 8005dd0:	ab11      	add	r3, sp, #68	; 0x44
 8005dd2:	9803      	ldr	r0, [sp, #12]
 8005dd4:	4619      	mov	r1, r3
 8005dd6:	f7fe fa1d 	bl	8004214 <mpz_swap>
  if (s)
 8005dda:	9b02      	ldr	r3, [sp, #8]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d004      	beq.n	8005dea <mpz_gcdext+0x3ae>
    mpz_swap (s, s0);
 8005de0:	ab0e      	add	r3, sp, #56	; 0x38
 8005de2:	9802      	ldr	r0, [sp, #8]
 8005de4:	4619      	mov	r1, r3
 8005de6:	f7fe fa15 	bl	8004214 <mpz_swap>
  if (t)
 8005dea:	9b01      	ldr	r3, [sp, #4]
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d004      	beq.n	8005dfa <mpz_gcdext+0x3be>
    mpz_swap (t, t0);
 8005df0:	ab08      	add	r3, sp, #32
 8005df2:	9801      	ldr	r0, [sp, #4]
 8005df4:	4619      	mov	r1, r3
 8005df6:	f7fe fa0d 	bl	8004214 <mpz_swap>

  mpz_clear (tu);
 8005dfa:	ab14      	add	r3, sp, #80	; 0x50
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	f7fd fcbb 	bl	8003778 <mpz_clear>
  mpz_clear (tv);
 8005e02:	ab11      	add	r3, sp, #68	; 0x44
 8005e04:	4618      	mov	r0, r3
 8005e06:	f7fd fcb7 	bl	8003778 <mpz_clear>
  mpz_clear (s0);
 8005e0a:	ab0e      	add	r3, sp, #56	; 0x38
 8005e0c:	4618      	mov	r0, r3
 8005e0e:	f7fd fcb3 	bl	8003778 <mpz_clear>
  mpz_clear (s1);
 8005e12:	ab0b      	add	r3, sp, #44	; 0x2c
 8005e14:	4618      	mov	r0, r3
 8005e16:	f7fd fcaf 	bl	8003778 <mpz_clear>
  mpz_clear (t0);
 8005e1a:	ab08      	add	r3, sp, #32
 8005e1c:	4618      	mov	r0, r3
 8005e1e:	f7fd fcab 	bl	8003778 <mpz_clear>
  mpz_clear (t1);
 8005e22:	ab05      	add	r3, sp, #20
 8005e24:	4618      	mov	r0, r3
 8005e26:	f7fd fca7 	bl	8003778 <mpz_clear>
}
 8005e2a:	b023      	add	sp, #140	; 0x8c
 8005e2c:	f85d fb04 	ldr.w	pc, [sp], #4

08005e30 <mpz_lcm>:

void
mpz_lcm (mpz_t r, const mpz_t u, const mpz_t v)
{
 8005e30:	b500      	push	{lr}
 8005e32:	b089      	sub	sp, #36	; 0x24
 8005e34:	9003      	str	r0, [sp, #12]
 8005e36:	9102      	str	r1, [sp, #8]
 8005e38:	9201      	str	r2, [sp, #4]
  mpz_t g;

  if (u->_mp_size == 0 || v->_mp_size == 0)
 8005e3a:	9b02      	ldr	r3, [sp, #8]
 8005e3c:	685b      	ldr	r3, [r3, #4]
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d003      	beq.n	8005e4a <mpz_lcm+0x1a>
 8005e42:	9b01      	ldr	r3, [sp, #4]
 8005e44:	685b      	ldr	r3, [r3, #4]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d103      	bne.n	8005e52 <mpz_lcm+0x22>
    {
      r->_mp_size = 0;
 8005e4a:	9b03      	ldr	r3, [sp, #12]
 8005e4c:	2200      	movs	r2, #0
 8005e4e:	605a      	str	r2, [r3, #4]
 8005e50:	e01e      	b.n	8005e90 <mpz_lcm+0x60>
      return;
    }

  mpz_init (g);
 8005e52:	ab05      	add	r3, sp, #20
 8005e54:	4618      	mov	r0, r3
 8005e56:	f7fd fc5d 	bl	8003714 <mpz_init>

  mpz_gcd (g, u, v);
 8005e5a:	ab05      	add	r3, sp, #20
 8005e5c:	4618      	mov	r0, r3
 8005e5e:	9902      	ldr	r1, [sp, #8]
 8005e60:	9a01      	ldr	r2, [sp, #4]
 8005e62:	f7ff fd4b 	bl	80058fc <mpz_gcd>
  mpz_divexact (g, u, g);
 8005e66:	aa05      	add	r2, sp, #20
 8005e68:	ab05      	add	r3, sp, #20
 8005e6a:	4610      	mov	r0, r2
 8005e6c:	9902      	ldr	r1, [sp, #8]
 8005e6e:	461a      	mov	r2, r3
 8005e70:	f7ff f9d8 	bl	8005224 <mpz_divexact>
  mpz_mul (r, g, v);
 8005e74:	ab05      	add	r3, sp, #20
 8005e76:	9803      	ldr	r0, [sp, #12]
 8005e78:	4619      	mov	r1, r3
 8005e7a:	9a01      	ldr	r2, [sp, #4]
 8005e7c:	f7fe fc7a 	bl	8004774 <mpz_mul>

  mpz_clear (g);
 8005e80:	ab05      	add	r3, sp, #20
 8005e82:	4618      	mov	r0, r3
 8005e84:	f7fd fc78 	bl	8003778 <mpz_clear>
  mpz_abs (r, r);
 8005e88:	9803      	ldr	r0, [sp, #12]
 8005e8a:	9903      	ldr	r1, [sp, #12]
 8005e8c:	f7fe f996 	bl	80041bc <mpz_abs>
}
 8005e90:	b009      	add	sp, #36	; 0x24
 8005e92:	f85d fb04 	ldr.w	pc, [sp], #4
 8005e96:	bf00      	nop

08005e98 <mpz_lcm_ui>:

void
mpz_lcm_ui (mpz_t r, const mpz_t u, unsigned long v)
{
 8005e98:	b500      	push	{lr}
 8005e9a:	b085      	sub	sp, #20
 8005e9c:	9003      	str	r0, [sp, #12]
 8005e9e:	9102      	str	r1, [sp, #8]
 8005ea0:	9201      	str	r2, [sp, #4]
  if (v == 0 || u->_mp_size == 0)
 8005ea2:	9b01      	ldr	r3, [sp, #4]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d003      	beq.n	8005eb0 <mpz_lcm_ui+0x18>
 8005ea8:	9b02      	ldr	r3, [sp, #8]
 8005eaa:	685b      	ldr	r3, [r3, #4]
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d103      	bne.n	8005eb8 <mpz_lcm_ui+0x20>
    {
      r->_mp_size = 0;
 8005eb0:	9b03      	ldr	r3, [sp, #12]
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	605a      	str	r2, [r3, #4]
      return;
 8005eb6:	e012      	b.n	8005ede <mpz_lcm_ui+0x46>
    }

  v /= mpz_gcd_ui (NULL, u, v);
 8005eb8:	2000      	movs	r0, #0
 8005eba:	9902      	ldr	r1, [sp, #8]
 8005ebc:	9a01      	ldr	r2, [sp, #4]
 8005ebe:	f7ff fcb9 	bl	8005834 <mpz_gcd_ui>
 8005ec2:	4603      	mov	r3, r0
 8005ec4:	9a01      	ldr	r2, [sp, #4]
 8005ec6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005eca:	9301      	str	r3, [sp, #4]
  mpz_mul_ui (r, u, v);
 8005ecc:	9803      	ldr	r0, [sp, #12]
 8005ece:	9902      	ldr	r1, [sp, #8]
 8005ed0:	9a01      	ldr	r2, [sp, #4]
 8005ed2:	f7fe fc03 	bl	80046dc <mpz_mul_ui>

  mpz_abs (r, r);
 8005ed6:	9803      	ldr	r0, [sp, #12]
 8005ed8:	9903      	ldr	r1, [sp, #12]
 8005eda:	f7fe f96f 	bl	80041bc <mpz_abs>
}
 8005ede:	b005      	add	sp, #20
 8005ee0:	f85d fb04 	ldr.w	pc, [sp], #4

08005ee4 <mpz_invert>:

int
mpz_invert (mpz_t r, const mpz_t u, const mpz_t m)
{
 8005ee4:	b500      	push	{lr}
 8005ee6:	b08f      	sub	sp, #60	; 0x3c
 8005ee8:	9005      	str	r0, [sp, #20]
 8005eea:	9104      	str	r1, [sp, #16]
 8005eec:	9203      	str	r2, [sp, #12]
  mpz_t g, tr;
  int invertible;

  if (u->_mp_size == 0 || mpz_cmpabs_ui (m, 1) <= 0)
 8005eee:	9b04      	ldr	r3, [sp, #16]
 8005ef0:	685b      	ldr	r3, [r3, #4]
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d006      	beq.n	8005f04 <mpz_invert+0x20>
 8005ef6:	9803      	ldr	r0, [sp, #12]
 8005ef8:	2101      	movs	r1, #1
 8005efa:	f7fe f91b 	bl	8004134 <mpz_cmpabs_ui>
 8005efe:	4603      	mov	r3, r0
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	dc01      	bgt.n	8005f08 <mpz_invert+0x24>
    return 0;
 8005f04:	2300      	movs	r3, #0
 8005f06:	e044      	b.n	8005f92 <mpz_invert+0xae>

  mpz_init (g);
 8005f08:	ab0a      	add	r3, sp, #40	; 0x28
 8005f0a:	4618      	mov	r0, r3
 8005f0c:	f7fd fc02 	bl	8003714 <mpz_init>
  mpz_init (tr);
 8005f10:	ab07      	add	r3, sp, #28
 8005f12:	4618      	mov	r0, r3
 8005f14:	f7fd fbfe 	bl	8003714 <mpz_init>

  mpz_gcdext (g, tr, NULL, u, m);
 8005f18:	aa0a      	add	r2, sp, #40	; 0x28
 8005f1a:	ab07      	add	r3, sp, #28
 8005f1c:	9903      	ldr	r1, [sp, #12]
 8005f1e:	9100      	str	r1, [sp, #0]
 8005f20:	4610      	mov	r0, r2
 8005f22:	4619      	mov	r1, r3
 8005f24:	2200      	movs	r2, #0
 8005f26:	9b04      	ldr	r3, [sp, #16]
 8005f28:	f7ff fd88 	bl	8005a3c <mpz_gcdext>
  invertible = (mpz_cmp_ui (g, 1) == 0);
 8005f2c:	ab0a      	add	r3, sp, #40	; 0x28
 8005f2e:	4618      	mov	r0, r3
 8005f30:	2101      	movs	r1, #1
 8005f32:	f7fe f89b 	bl	800406c <mpz_cmp_ui>
 8005f36:	4603      	mov	r3, r0
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	bf14      	ite	ne
 8005f3c:	2300      	movne	r3, #0
 8005f3e:	2301      	moveq	r3, #1
 8005f40:	b2db      	uxtb	r3, r3
 8005f42:	930d      	str	r3, [sp, #52]	; 0x34

  if (invertible)
 8005f44:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d01a      	beq.n	8005f80 <mpz_invert+0x9c>
    {
      if (tr->_mp_size < 0)
 8005f4a:	9b08      	ldr	r3, [sp, #32]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	da12      	bge.n	8005f76 <mpz_invert+0x92>
	{
	  if (m->_mp_size >= 0)
 8005f50:	9b03      	ldr	r3, [sp, #12]
 8005f52:	685b      	ldr	r3, [r3, #4]
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	db07      	blt.n	8005f68 <mpz_invert+0x84>
	    mpz_add (tr, tr, m);
 8005f58:	aa07      	add	r2, sp, #28
 8005f5a:	ab07      	add	r3, sp, #28
 8005f5c:	4610      	mov	r0, r2
 8005f5e:	4619      	mov	r1, r3
 8005f60:	9a03      	ldr	r2, [sp, #12]
 8005f62:	f7fe fb51 	bl	8004608 <mpz_add>
 8005f66:	e006      	b.n	8005f76 <mpz_invert+0x92>
	  else
	    mpz_sub (tr, tr, m);
 8005f68:	aa07      	add	r2, sp, #28
 8005f6a:	ab07      	add	r3, sp, #28
 8005f6c:	4610      	mov	r0, r2
 8005f6e:	4619      	mov	r1, r3
 8005f70:	9a03      	ldr	r2, [sp, #12]
 8005f72:	f7fe fb6f 	bl	8004654 <mpz_sub>
	}
      mpz_swap (r, tr);
 8005f76:	ab07      	add	r3, sp, #28
 8005f78:	9805      	ldr	r0, [sp, #20]
 8005f7a:	4619      	mov	r1, r3
 8005f7c:	f7fe f94a 	bl	8004214 <mpz_swap>
    }

  mpz_clear (g);
 8005f80:	ab0a      	add	r3, sp, #40	; 0x28
 8005f82:	4618      	mov	r0, r3
 8005f84:	f7fd fbf8 	bl	8003778 <mpz_clear>
  mpz_clear (tr);
 8005f88:	ab07      	add	r3, sp, #28
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	f7fd fbf4 	bl	8003778 <mpz_clear>
  return invertible;
 8005f90:	9b0d      	ldr	r3, [sp, #52]	; 0x34
}
 8005f92:	4618      	mov	r0, r3
 8005f94:	b00f      	add	sp, #60	; 0x3c
 8005f96:	f85d fb04 	ldr.w	pc, [sp], #4
 8005f9a:	bf00      	nop

08005f9c <mpz_pow_ui>:

/* Higher level operations (sqrt, pow and root) */

void
mpz_pow_ui (mpz_t r, const mpz_t b, unsigned long e)
{
 8005f9c:	b500      	push	{lr}
 8005f9e:	b089      	sub	sp, #36	; 0x24
 8005fa0:	9003      	str	r0, [sp, #12]
 8005fa2:	9102      	str	r1, [sp, #8]
 8005fa4:	9201      	str	r2, [sp, #4]
  unsigned long bit;
  mpz_t tr;
  mpz_init_set_ui (tr, 1);
 8005fa6:	ab04      	add	r3, sp, #16
 8005fa8:	4618      	mov	r0, r3
 8005faa:	2101      	movs	r1, #1
 8005fac:	f7fd fc82 	bl	80038b4 <mpz_init_set_ui>

  bit = GMP_ULONG_HIGHBIT;
 8005fb0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8005fb4:	9307      	str	r3, [sp, #28]
  do
    {
      mpz_mul (tr, tr, tr);
 8005fb6:	a904      	add	r1, sp, #16
 8005fb8:	aa04      	add	r2, sp, #16
 8005fba:	ab04      	add	r3, sp, #16
 8005fbc:	4608      	mov	r0, r1
 8005fbe:	4611      	mov	r1, r2
 8005fc0:	461a      	mov	r2, r3
 8005fc2:	f7fe fbd7 	bl	8004774 <mpz_mul>
      if (e & bit)
 8005fc6:	9a01      	ldr	r2, [sp, #4]
 8005fc8:	9b07      	ldr	r3, [sp, #28]
 8005fca:	4013      	ands	r3, r2
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d006      	beq.n	8005fde <mpz_pow_ui+0x42>
	mpz_mul (tr, tr, b);
 8005fd0:	aa04      	add	r2, sp, #16
 8005fd2:	ab04      	add	r3, sp, #16
 8005fd4:	4610      	mov	r0, r2
 8005fd6:	4619      	mov	r1, r3
 8005fd8:	9a02      	ldr	r2, [sp, #8]
 8005fda:	f7fe fbcb 	bl	8004774 <mpz_mul>
      bit >>= 1;
 8005fde:	9b07      	ldr	r3, [sp, #28]
 8005fe0:	085b      	lsrs	r3, r3, #1
 8005fe2:	9307      	str	r3, [sp, #28]
    }
  while (bit > 0);
 8005fe4:	9b07      	ldr	r3, [sp, #28]
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d1e5      	bne.n	8005fb6 <mpz_pow_ui+0x1a>

  mpz_swap (r, tr);
 8005fea:	ab04      	add	r3, sp, #16
 8005fec:	9803      	ldr	r0, [sp, #12]
 8005fee:	4619      	mov	r1, r3
 8005ff0:	f7fe f910 	bl	8004214 <mpz_swap>
  mpz_clear (tr);
 8005ff4:	ab04      	add	r3, sp, #16
 8005ff6:	4618      	mov	r0, r3
 8005ff8:	f7fd fbbe 	bl	8003778 <mpz_clear>
}
 8005ffc:	b009      	add	sp, #36	; 0x24
 8005ffe:	f85d fb04 	ldr.w	pc, [sp], #4
 8006002:	bf00      	nop

08006004 <mpz_ui_pow_ui>:

void
mpz_ui_pow_ui (mpz_t r, unsigned long blimb, unsigned long e)
{
 8006004:	b500      	push	{lr}
 8006006:	b089      	sub	sp, #36	; 0x24
 8006008:	9003      	str	r0, [sp, #12]
 800600a:	9102      	str	r1, [sp, #8]
 800600c:	9201      	str	r2, [sp, #4]
  mpz_t b;
  mpz_init_set_ui (b, blimb);
 800600e:	ab05      	add	r3, sp, #20
 8006010:	4618      	mov	r0, r3
 8006012:	9902      	ldr	r1, [sp, #8]
 8006014:	f7fd fc4e 	bl	80038b4 <mpz_init_set_ui>
  mpz_pow_ui (r, b, e);
 8006018:	ab05      	add	r3, sp, #20
 800601a:	9803      	ldr	r0, [sp, #12]
 800601c:	4619      	mov	r1, r3
 800601e:	9a01      	ldr	r2, [sp, #4]
 8006020:	f7ff ffbc 	bl	8005f9c <mpz_pow_ui>
  mpz_clear (b);
 8006024:	ab05      	add	r3, sp, #20
 8006026:	4618      	mov	r0, r3
 8006028:	f7fd fba6 	bl	8003778 <mpz_clear>
}
 800602c:	b009      	add	sp, #36	; 0x24
 800602e:	f85d fb04 	ldr.w	pc, [sp], #4
 8006032:	bf00      	nop

08006034 <mpz_powm>:

void
mpz_powm (mpz_t r, const mpz_t b, const mpz_t e, const mpz_t m)
{
 8006034:	b500      	push	{lr}
 8006036:	b09d      	sub	sp, #116	; 0x74
 8006038:	9005      	str	r0, [sp, #20]
 800603a:	9104      	str	r1, [sp, #16]
 800603c:	9203      	str	r2, [sp, #12]
 800603e:	9302      	str	r3, [sp, #8]
  mpz_t base;
  mp_size_t en, mn;
  mp_srcptr mp;
  struct gmp_div_inverse minv;
  unsigned shift;
  mp_ptr tp = NULL;
 8006040:	2300      	movs	r3, #0
 8006042:	9319      	str	r3, [sp, #100]	; 0x64

  en = GMP_ABS (e->_mp_size);
 8006044:	9b03      	ldr	r3, [sp, #12]
 8006046:	685b      	ldr	r3, [r3, #4]
 8006048:	2b00      	cmp	r3, #0
 800604a:	bfb8      	it	lt
 800604c:	425b      	neglt	r3, r3
 800604e:	931b      	str	r3, [sp, #108]	; 0x6c
  mn = GMP_ABS (m->_mp_size);
 8006050:	9b02      	ldr	r3, [sp, #8]
 8006052:	685b      	ldr	r3, [r3, #4]
 8006054:	2b00      	cmp	r3, #0
 8006056:	bfb8      	it	lt
 8006058:	425b      	neglt	r3, r3
 800605a:	9316      	str	r3, [sp, #88]	; 0x58
  if (mn == 0)
 800605c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800605e:	2b00      	cmp	r3, #0
 8006060:	d105      	bne.n	800606e <mpz_powm+0x3a>
    gmp_die ("mpz_powm: Zero modulo.");
 8006062:	f642 40c0 	movw	r0, #11456	; 0x2cc0
 8006066:	f6c0 0001 	movt	r0, #2049	; 0x801
 800606a:	f7fb f82d 	bl	80010c8 <gmp_die>

  if (en == 0)
 800606e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006070:	2b00      	cmp	r3, #0
 8006072:	d104      	bne.n	800607e <mpz_powm+0x4a>
    {
      mpz_set_ui (r, 1);
 8006074:	9805      	ldr	r0, [sp, #20]
 8006076:	2101      	movs	r1, #1
 8006078:	f7fd fbd0 	bl	800381c <mpz_set_ui>
 800607c:	e10e      	b.n	800629c <mpz_powm+0x268>
      return;
    }

  mp = m->_mp_d;
 800607e:	9b02      	ldr	r3, [sp, #8]
 8006080:	689b      	ldr	r3, [r3, #8]
 8006082:	931a      	str	r3, [sp, #104]	; 0x68
  mpn_div_qr_invert (&minv, mp, mn);
 8006084:	ab07      	add	r3, sp, #28
 8006086:	4618      	mov	r0, r3
 8006088:	991a      	ldr	r1, [sp, #104]	; 0x68
 800608a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800608c:	f7fc f8c8 	bl	8002220 <mpn_div_qr_invert>
  shift = minv.shift;
 8006090:	9b07      	ldr	r3, [sp, #28]
 8006092:	9315      	str	r3, [sp, #84]	; 0x54

  if (shift > 0)
 8006094:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006096:	2b00      	cmp	r3, #0
 8006098:	d021      	beq.n	80060de <mpz_powm+0xaa>
    {
      /* To avoid shifts, we do all our reductions, except the final
	 one, using a *normalized* m. */
      minv.shift = 0;
 800609a:	2300      	movs	r3, #0
 800609c:	9307      	str	r3, [sp, #28]

      tp = gmp_xalloc_limbs (mn);
 800609e:	9816      	ldr	r0, [sp, #88]	; 0x58
 80060a0:	f7fb f8c4 	bl	800122c <gmp_xalloc_limbs>
 80060a4:	9019      	str	r0, [sp, #100]	; 0x64
      gmp_assert_nocarry (mpn_lshift (tp, mp, mn, shift));
 80060a6:	9819      	ldr	r0, [sp, #100]	; 0x64
 80060a8:	991a      	ldr	r1, [sp, #104]	; 0x68
 80060aa:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80060ac:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80060ae:	f7fb fd3f 	bl	8001b30 <mpn_lshift>
 80060b2:	9014      	str	r0, [sp, #80]	; 0x50
 80060b4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d00f      	beq.n	80060da <mpz_powm+0xa6>
 80060ba:	f642 2014 	movw	r0, #10772	; 0x2a14
 80060be:	f6c0 0001 	movt	r0, #2049	; 0x801
 80060c2:	f640 412b 	movw	r1, #3115	; 0xc2b
 80060c6:	f243 1248 	movw	r2, #12616	; 0x3148
 80060ca:	f6c0 0201 	movt	r2, #2049	; 0x801
 80060ce:	f642 33f0 	movw	r3, #11248	; 0x2bf0
 80060d2:	f6c0 0301 	movt	r3, #2049	; 0x801
 80060d6:	f006 fba3 	bl	800c820 <__assert_func>
      mp = tp;
 80060da:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80060dc:	931a      	str	r3, [sp, #104]	; 0x68
    }

  mpz_init (base);
 80060de:	ab0b      	add	r3, sp, #44	; 0x2c
 80060e0:	4618      	mov	r0, r3
 80060e2:	f7fd fb17 	bl	8003714 <mpz_init>

  if (e->_mp_size < 0)
 80060e6:	9b03      	ldr	r3, [sp, #12]
 80060e8:	685b      	ldr	r3, [r3, #4]
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	da0f      	bge.n	800610e <mpz_powm+0xda>
    {
      if (!mpz_invert (base, b, m))
 80060ee:	ab0b      	add	r3, sp, #44	; 0x2c
 80060f0:	4618      	mov	r0, r3
 80060f2:	9904      	ldr	r1, [sp, #16]
 80060f4:	9a02      	ldr	r2, [sp, #8]
 80060f6:	f7ff fef5 	bl	8005ee4 <mpz_invert>
 80060fa:	4603      	mov	r3, r0
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d155      	bne.n	80061ac <mpz_powm+0x178>
	gmp_die ("mpz_powm: Negative exponent and non-invertible base.");
 8006100:	f642 40d8 	movw	r0, #11480	; 0x2cd8
 8006104:	f6c0 0001 	movt	r0, #2049	; 0x801
 8006108:	f7fa ffde 	bl	80010c8 <gmp_die>
 800610c:	e04e      	b.n	80061ac <mpz_powm+0x178>
    }
  else
    {
      mp_size_t bn;
      mpz_abs (base, b);
 800610e:	ab0b      	add	r3, sp, #44	; 0x2c
 8006110:	4618      	mov	r0, r3
 8006112:	9904      	ldr	r1, [sp, #16]
 8006114:	f7fe f852 	bl	80041bc <mpz_abs>

      bn = base->_mp_size;
 8006118:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800611a:	9318      	str	r3, [sp, #96]	; 0x60
      if (bn >= mn)
 800611c:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800611e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006120:	429a      	cmp	r2, r3
 8006122:	db0d      	blt.n	8006140 <mpz_powm+0x10c>
	{
	  mpn_div_qr_preinv (NULL, base->_mp_d, base->_mp_size, mp, mn, &minv);
 8006124:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006126:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006128:	9916      	ldr	r1, [sp, #88]	; 0x58
 800612a:	9100      	str	r1, [sp, #0]
 800612c:	a907      	add	r1, sp, #28
 800612e:	9101      	str	r1, [sp, #4]
 8006130:	2000      	movs	r0, #0
 8006132:	4611      	mov	r1, r2
 8006134:	461a      	mov	r2, r3
 8006136:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8006138:	f7fc fde4 	bl	8002d04 <mpn_div_qr_preinv>
	  bn = mn;
 800613c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800613e:	9318      	str	r3, [sp, #96]	; 0x60
	}

      /* We have reduced the absolute value. Now take care of the
	 sign. Note that we get zero represented non-canonically as
	 m. */
      if (b->_mp_size < 0)
 8006140:	9b04      	ldr	r3, [sp, #16]
 8006142:	685b      	ldr	r3, [r3, #4]
 8006144:	2b00      	cmp	r3, #0
 8006146:	da2a      	bge.n	800619e <mpz_powm+0x16a>
	{
	  mp_ptr bp = MPZ_REALLOC (base, mn);
 8006148:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800614a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800614c:	429a      	cmp	r2, r3
 800614e:	da06      	bge.n	800615e <mpz_powm+0x12a>
 8006150:	ab0b      	add	r3, sp, #44	; 0x2c
 8006152:	4618      	mov	r0, r3
 8006154:	9916      	ldr	r1, [sp, #88]	; 0x58
 8006156:	f7fd fb1f 	bl	8003798 <mpz_realloc>
 800615a:	4603      	mov	r3, r0
 800615c:	e000      	b.n	8006160 <mpz_powm+0x12c>
 800615e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006160:	9313      	str	r3, [sp, #76]	; 0x4c
	  gmp_assert_nocarry (mpn_sub (bp, mp, mn, bp, bn));
 8006162:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8006164:	9300      	str	r3, [sp, #0]
 8006166:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8006168:	991a      	ldr	r1, [sp, #104]	; 0x68
 800616a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800616c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800616e:	f7fb fa79 	bl	8001664 <mpn_sub>
 8006172:	9012      	str	r0, [sp, #72]	; 0x48
 8006174:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006176:	2b00      	cmp	r3, #0
 8006178:	d00f      	beq.n	800619a <mpz_powm+0x166>
 800617a:	f642 2014 	movw	r0, #10772	; 0x2a14
 800617e:	f6c0 0001 	movt	r0, #2049	; 0x801
 8006182:	f640 4148 	movw	r1, #3144	; 0xc48
 8006186:	f243 1248 	movw	r2, #12616	; 0x3148
 800618a:	f6c0 0201 	movt	r2, #2049	; 0x801
 800618e:	f642 33f0 	movw	r3, #11248	; 0x2bf0
 8006192:	f6c0 0301 	movt	r3, #2049	; 0x801
 8006196:	f006 fb43 	bl	800c820 <__assert_func>
	  bn = mn;
 800619a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800619c:	9318      	str	r3, [sp, #96]	; 0x60
	}
      base->_mp_size = mpn_normalized_size (base->_mp_d, bn);
 800619e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80061a0:	4618      	mov	r0, r3
 80061a2:	9918      	ldr	r1, [sp, #96]	; 0x60
 80061a4:	f7fb f8f4 	bl	8001390 <mpn_normalized_size>
 80061a8:	4603      	mov	r3, r0
 80061aa:	930c      	str	r3, [sp, #48]	; 0x30
    }
  mpz_init_set_ui (tr, 1);
 80061ac:	ab0e      	add	r3, sp, #56	; 0x38
 80061ae:	4618      	mov	r0, r3
 80061b0:	2101      	movs	r1, #1
 80061b2:	f7fd fb7f 	bl	80038b4 <mpz_init_set_ui>

  while (en-- > 0)
 80061b6:	e03b      	b.n	8006230 <mpz_powm+0x1fc>
    {
      mp_limb_t w = e->_mp_d[en];
 80061b8:	9b03      	ldr	r3, [sp, #12]
 80061ba:	689a      	ldr	r2, [r3, #8]
 80061bc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80061be:	009b      	lsls	r3, r3, #2
 80061c0:	4413      	add	r3, r2
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	9311      	str	r3, [sp, #68]	; 0x44
      mp_limb_t bit;

      bit = GMP_LIMB_HIGHBIT;
 80061c6:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80061ca:	9317      	str	r3, [sp, #92]	; 0x5c
      do
	{
	  mpz_mul (tr, tr, tr);
 80061cc:	a90e      	add	r1, sp, #56	; 0x38
 80061ce:	aa0e      	add	r2, sp, #56	; 0x38
 80061d0:	ab0e      	add	r3, sp, #56	; 0x38
 80061d2:	4608      	mov	r0, r1
 80061d4:	4611      	mov	r1, r2
 80061d6:	461a      	mov	r2, r3
 80061d8:	f7fe facc 	bl	8004774 <mpz_mul>
	  if (w & bit)
 80061dc:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80061de:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80061e0:	4013      	ands	r3, r2
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d007      	beq.n	80061f6 <mpz_powm+0x1c2>
	    mpz_mul (tr, tr, base);
 80061e6:	a90e      	add	r1, sp, #56	; 0x38
 80061e8:	aa0e      	add	r2, sp, #56	; 0x38
 80061ea:	ab0b      	add	r3, sp, #44	; 0x2c
 80061ec:	4608      	mov	r0, r1
 80061ee:	4611      	mov	r1, r2
 80061f0:	461a      	mov	r2, r3
 80061f2:	f7fe fabf 	bl	8004774 <mpz_mul>
	  if (tr->_mp_size > mn)
 80061f6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80061f8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80061fa:	429a      	cmp	r2, r3
 80061fc:	dd12      	ble.n	8006224 <mpz_powm+0x1f0>
	    {
	      mpn_div_qr_preinv (NULL, tr->_mp_d, tr->_mp_size, mp, mn, &minv);
 80061fe:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006200:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006202:	9916      	ldr	r1, [sp, #88]	; 0x58
 8006204:	9100      	str	r1, [sp, #0]
 8006206:	a907      	add	r1, sp, #28
 8006208:	9101      	str	r1, [sp, #4]
 800620a:	2000      	movs	r0, #0
 800620c:	4611      	mov	r1, r2
 800620e:	461a      	mov	r2, r3
 8006210:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8006212:	f7fc fd77 	bl	8002d04 <mpn_div_qr_preinv>
	      tr->_mp_size = mpn_normalized_size (tr->_mp_d, mn);
 8006216:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006218:	4618      	mov	r0, r3
 800621a:	9916      	ldr	r1, [sp, #88]	; 0x58
 800621c:	f7fb f8b8 	bl	8001390 <mpn_normalized_size>
 8006220:	4603      	mov	r3, r0
 8006222:	930f      	str	r3, [sp, #60]	; 0x3c
	    }
	  bit >>= 1;
 8006224:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006226:	085b      	lsrs	r3, r3, #1
 8006228:	9317      	str	r3, [sp, #92]	; 0x5c
	}
      while (bit > 0);
 800622a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800622c:	2b00      	cmp	r3, #0
 800622e:	d1cd      	bne.n	80061cc <mpz_powm+0x198>
	}
      base->_mp_size = mpn_normalized_size (base->_mp_d, bn);
    }
  mpz_init_set_ui (tr, 1);

  while (en-- > 0)
 8006230:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006232:	1e5a      	subs	r2, r3, #1
 8006234:	921b      	str	r2, [sp, #108]	; 0x6c
 8006236:	2b00      	cmp	r3, #0
 8006238:	dcbe      	bgt.n	80061b8 <mpz_powm+0x184>
	}
      while (bit > 0);
    }

  /* Final reduction */
  if (tr->_mp_size >= mn)
 800623a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800623c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800623e:	429a      	cmp	r2, r3
 8006240:	db14      	blt.n	800626c <mpz_powm+0x238>
    {
      minv.shift = shift;
 8006242:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006244:	9307      	str	r3, [sp, #28]
      mpn_div_qr_preinv (NULL, tr->_mp_d, tr->_mp_size, mp, mn, &minv);
 8006246:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006248:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800624a:	9916      	ldr	r1, [sp, #88]	; 0x58
 800624c:	9100      	str	r1, [sp, #0]
 800624e:	a907      	add	r1, sp, #28
 8006250:	9101      	str	r1, [sp, #4]
 8006252:	2000      	movs	r0, #0
 8006254:	4611      	mov	r1, r2
 8006256:	461a      	mov	r2, r3
 8006258:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800625a:	f7fc fd53 	bl	8002d04 <mpn_div_qr_preinv>
      tr->_mp_size = mpn_normalized_size (tr->_mp_d, mn);
 800625e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006260:	4618      	mov	r0, r3
 8006262:	9916      	ldr	r1, [sp, #88]	; 0x58
 8006264:	f7fb f894 	bl	8001390 <mpn_normalized_size>
 8006268:	4603      	mov	r3, r0
 800626a:	930f      	str	r3, [sp, #60]	; 0x3c
    }
  if (tp)
 800626c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800626e:	2b00      	cmp	r3, #0
 8006270:	d007      	beq.n	8006282 <mpz_powm+0x24e>
    gmp_free (tp);
 8006272:	f240 0308 	movw	r3, #8
 8006276:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	9819      	ldr	r0, [sp, #100]	; 0x64
 800627e:	2100      	movs	r1, #0
 8006280:	4798      	blx	r3

  mpz_swap (r, tr);
 8006282:	ab0e      	add	r3, sp, #56	; 0x38
 8006284:	9805      	ldr	r0, [sp, #20]
 8006286:	4619      	mov	r1, r3
 8006288:	f7fd ffc4 	bl	8004214 <mpz_swap>
  mpz_clear (tr);
 800628c:	ab0e      	add	r3, sp, #56	; 0x38
 800628e:	4618      	mov	r0, r3
 8006290:	f7fd fa72 	bl	8003778 <mpz_clear>
  mpz_clear (base);
 8006294:	ab0b      	add	r3, sp, #44	; 0x2c
 8006296:	4618      	mov	r0, r3
 8006298:	f7fd fa6e 	bl	8003778 <mpz_clear>
}
 800629c:	b01d      	add	sp, #116	; 0x74
 800629e:	f85d fb04 	ldr.w	pc, [sp], #4
 80062a2:	bf00      	nop

080062a4 <mpz_powm_ui>:

void
mpz_powm_ui (mpz_t r, const mpz_t b, unsigned long elimb, const mpz_t m)
{
 80062a4:	b500      	push	{lr}
 80062a6:	b089      	sub	sp, #36	; 0x24
 80062a8:	9003      	str	r0, [sp, #12]
 80062aa:	9102      	str	r1, [sp, #8]
 80062ac:	9201      	str	r2, [sp, #4]
 80062ae:	9300      	str	r3, [sp, #0]
  mpz_t e;
  mpz_init_set_ui (e, elimb);
 80062b0:	ab05      	add	r3, sp, #20
 80062b2:	4618      	mov	r0, r3
 80062b4:	9901      	ldr	r1, [sp, #4]
 80062b6:	f7fd fafd 	bl	80038b4 <mpz_init_set_ui>
  mpz_powm (r, b, e, m);
 80062ba:	ab05      	add	r3, sp, #20
 80062bc:	9803      	ldr	r0, [sp, #12]
 80062be:	9902      	ldr	r1, [sp, #8]
 80062c0:	461a      	mov	r2, r3
 80062c2:	9b00      	ldr	r3, [sp, #0]
 80062c4:	f7ff feb6 	bl	8006034 <mpz_powm>
  mpz_clear (e);
 80062c8:	ab05      	add	r3, sp, #20
 80062ca:	4618      	mov	r0, r3
 80062cc:	f7fd fa54 	bl	8003778 <mpz_clear>
}
 80062d0:	b009      	add	sp, #36	; 0x24
 80062d2:	f85d fb04 	ldr.w	pc, [sp], #4
 80062d6:	bf00      	nop

080062d8 <mpz_rootrem>:

/* x=trunc(y^(1/z)), r=y-x^z */
void
mpz_rootrem (mpz_t x, mpz_t r, const mpz_t y, unsigned long z)
{
 80062d8:	b500      	push	{lr}
 80062da:	b091      	sub	sp, #68	; 0x44
 80062dc:	9003      	str	r0, [sp, #12]
 80062de:	9102      	str	r1, [sp, #8]
 80062e0:	9201      	str	r2, [sp, #4]
 80062e2:	9300      	str	r3, [sp, #0]
  int sgn;
  mpz_t t, u;

  sgn = y->_mp_size < 0;
 80062e4:	9b01      	ldr	r3, [sp, #4]
 80062e6:	685b      	ldr	r3, [r3, #4]
 80062e8:	0fdb      	lsrs	r3, r3, #31
 80062ea:	b2db      	uxtb	r3, r3
 80062ec:	930f      	str	r3, [sp, #60]	; 0x3c
  if ((~z & sgn) != 0)
 80062ee:	9b00      	ldr	r3, [sp, #0]
 80062f0:	43da      	mvns	r2, r3
 80062f2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80062f4:	4013      	ands	r3, r2
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d005      	beq.n	8006306 <mpz_rootrem+0x2e>
    gmp_die ("mpz_rootrem: Negative argument, with even root.");
 80062fa:	f642 5010 	movw	r0, #11536	; 0x2d10
 80062fe:	f6c0 0001 	movt	r0, #2049	; 0x801
 8006302:	f7fa fee1 	bl	80010c8 <gmp_die>
  if (z == 0)
 8006306:	9b00      	ldr	r3, [sp, #0]
 8006308:	2b00      	cmp	r3, #0
 800630a:	d105      	bne.n	8006318 <mpz_rootrem+0x40>
    gmp_die ("mpz_rootrem: Zeroth root.");
 800630c:	f642 5040 	movw	r0, #11584	; 0x2d40
 8006310:	f6c0 0001 	movt	r0, #2049	; 0x801
 8006314:	f7fa fed8 	bl	80010c8 <gmp_die>

  if (mpz_cmpabs_ui (y, 1) <= 0) {
 8006318:	9801      	ldr	r0, [sp, #4]
 800631a:	2101      	movs	r1, #1
 800631c:	f7fd ff0a 	bl	8004134 <mpz_cmpabs_ui>
 8006320:	4603      	mov	r3, r0
 8006322:	2b00      	cmp	r3, #0
 8006324:	dc0e      	bgt.n	8006344 <mpz_rootrem+0x6c>
    if (x)
 8006326:	9b03      	ldr	r3, [sp, #12]
 8006328:	2b00      	cmp	r3, #0
 800632a:	d003      	beq.n	8006334 <mpz_rootrem+0x5c>
      mpz_set (x, y);
 800632c:	9803      	ldr	r0, [sp, #12]
 800632e:	9901      	ldr	r1, [sp, #4]
 8006330:	f7fd fa88 	bl	8003844 <mpz_set>
    if (r)
 8006334:	9b02      	ldr	r3, [sp, #8]
 8006336:	2b00      	cmp	r3, #0
 8006338:	f000 80ad 	beq.w	8006496 <mpz_rootrem+0x1be>
      r->_mp_size = 0;
 800633c:	9b02      	ldr	r3, [sp, #8]
 800633e:	2200      	movs	r2, #0
 8006340:	605a      	str	r2, [r3, #4]
    return;
 8006342:	e0a8      	b.n	8006496 <mpz_rootrem+0x1be>
  }

  mpz_init (u);
 8006344:	ab08      	add	r3, sp, #32
 8006346:	4618      	mov	r0, r3
 8006348:	f7fd f9e4 	bl	8003714 <mpz_init>
  {
    mp_bitcnt_t tb;
    tb = mpz_sizeinbase (y, 2) / z + 1;
 800634c:	9801      	ldr	r0, [sp, #4]
 800634e:	2102      	movs	r1, #2
 8006350:	f001 f9d6 	bl	8007700 <mpz_sizeinbase>
 8006354:	4602      	mov	r2, r0
 8006356:	9b00      	ldr	r3, [sp, #0]
 8006358:	fbb2 f3f3 	udiv	r3, r2, r3
 800635c:	3301      	adds	r3, #1
 800635e:	930e      	str	r3, [sp, #56]	; 0x38
    mpz_init2 (t, tb);
 8006360:	ab0b      	add	r3, sp, #44	; 0x2c
 8006362:	4618      	mov	r0, r3
 8006364:	990e      	ldr	r1, [sp, #56]	; 0x38
 8006366:	f7fd f9e7 	bl	8003738 <mpz_init2>
    mpz_setbit (t, tb);
 800636a:	ab0b      	add	r3, sp, #44	; 0x2c
 800636c:	4618      	mov	r0, r3
 800636e:	990e      	ldr	r1, [sp, #56]	; 0x38
 8006370:	f000 fc7a 	bl	8006c68 <mpz_setbit>
  }

  if (z == 2) /* simplify sqrt loop: z-1 == 1 */
 8006374:	9b00      	ldr	r3, [sp, #0]
 8006376:	2b02      	cmp	r3, #2
 8006378:	d125      	bne.n	80063c6 <mpz_rootrem+0xee>
    do {
      mpz_swap (u, t);			/* u = x */
 800637a:	aa08      	add	r2, sp, #32
 800637c:	ab0b      	add	r3, sp, #44	; 0x2c
 800637e:	4610      	mov	r0, r2
 8006380:	4619      	mov	r1, r3
 8006382:	f7fd ff47 	bl	8004214 <mpz_swap>
      mpz_tdiv_q (t, y, u);		/* t = y/x */
 8006386:	aa0b      	add	r2, sp, #44	; 0x2c
 8006388:	ab08      	add	r3, sp, #32
 800638a:	4610      	mov	r0, r2
 800638c:	9901      	ldr	r1, [sp, #4]
 800638e:	461a      	mov	r2, r3
 8006390:	f7fe fcc8 	bl	8004d24 <mpz_tdiv_q>
      mpz_add (t, t, u);		/* t = y/x + x */
 8006394:	a90b      	add	r1, sp, #44	; 0x2c
 8006396:	aa0b      	add	r2, sp, #44	; 0x2c
 8006398:	ab08      	add	r3, sp, #32
 800639a:	4608      	mov	r0, r1
 800639c:	4611      	mov	r1, r2
 800639e:	461a      	mov	r2, r3
 80063a0:	f7fe f932 	bl	8004608 <mpz_add>
      mpz_tdiv_q_2exp (t, t, 1);	/* x'= (y/x + x)/2 */
 80063a4:	aa0b      	add	r2, sp, #44	; 0x2c
 80063a6:	ab0b      	add	r3, sp, #44	; 0x2c
 80063a8:	4610      	mov	r0, r2
 80063aa:	4619      	mov	r1, r3
 80063ac:	2201      	movs	r2, #1
 80063ae:	f7fe ff01 	bl	80051b4 <mpz_tdiv_q_2exp>
    } while (mpz_cmpabs (t, u) < 0);	/* |x'| < |x| */
 80063b2:	aa0b      	add	r2, sp, #44	; 0x2c
 80063b4:	ab08      	add	r3, sp, #32
 80063b6:	4610      	mov	r0, r2
 80063b8:	4619      	mov	r1, r3
 80063ba:	f7fd fee5 	bl	8004188 <mpz_cmpabs>
 80063be:	4603      	mov	r3, r0
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	dbda      	blt.n	800637a <mpz_rootrem+0xa2>
 80063c4:	e047      	b.n	8006456 <mpz_rootrem+0x17e>
  else /* z != 2 */ {
    mpz_t v;

    mpz_init (v);
 80063c6:	ab05      	add	r3, sp, #20
 80063c8:	4618      	mov	r0, r3
 80063ca:	f7fd f9a3 	bl	8003714 <mpz_init>
    if (sgn)
 80063ce:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d005      	beq.n	80063e0 <mpz_rootrem+0x108>
      mpz_neg (t, t);
 80063d4:	aa0b      	add	r2, sp, #44	; 0x2c
 80063d6:	ab0b      	add	r3, sp, #44	; 0x2c
 80063d8:	4610      	mov	r0, r2
 80063da:	4619      	mov	r1, r3
 80063dc:	f7fd ff06 	bl	80041ec <mpz_neg>

    do {
      mpz_swap (u, t);			/* u = x */
 80063e0:	aa08      	add	r2, sp, #32
 80063e2:	ab0b      	add	r3, sp, #44	; 0x2c
 80063e4:	4610      	mov	r0, r2
 80063e6:	4619      	mov	r1, r3
 80063e8:	f7fd ff14 	bl	8004214 <mpz_swap>
      mpz_pow_ui (t, u, z - 1);		/* t = x^(z-1) */
 80063ec:	9b00      	ldr	r3, [sp, #0]
 80063ee:	3b01      	subs	r3, #1
 80063f0:	a90b      	add	r1, sp, #44	; 0x2c
 80063f2:	aa08      	add	r2, sp, #32
 80063f4:	4608      	mov	r0, r1
 80063f6:	4611      	mov	r1, r2
 80063f8:	461a      	mov	r2, r3
 80063fa:	f7ff fdcf 	bl	8005f9c <mpz_pow_ui>
      mpz_tdiv_q (t, y, t);		/* t = y/x^(z-1) */
 80063fe:	aa0b      	add	r2, sp, #44	; 0x2c
 8006400:	ab0b      	add	r3, sp, #44	; 0x2c
 8006402:	4610      	mov	r0, r2
 8006404:	9901      	ldr	r1, [sp, #4]
 8006406:	461a      	mov	r2, r3
 8006408:	f7fe fc8c 	bl	8004d24 <mpz_tdiv_q>
      mpz_mul_ui (v, u, z - 1);		/* v = x*(z-1) */
 800640c:	9b00      	ldr	r3, [sp, #0]
 800640e:	3b01      	subs	r3, #1
 8006410:	a905      	add	r1, sp, #20
 8006412:	aa08      	add	r2, sp, #32
 8006414:	4608      	mov	r0, r1
 8006416:	4611      	mov	r1, r2
 8006418:	461a      	mov	r2, r3
 800641a:	f7fe f95f 	bl	80046dc <mpz_mul_ui>
      mpz_add (t, t, v);		/* t = y/x^(z-1) + x*(z-1) */
 800641e:	a90b      	add	r1, sp, #44	; 0x2c
 8006420:	aa0b      	add	r2, sp, #44	; 0x2c
 8006422:	ab05      	add	r3, sp, #20
 8006424:	4608      	mov	r0, r1
 8006426:	4611      	mov	r1, r2
 8006428:	461a      	mov	r2, r3
 800642a:	f7fe f8ed 	bl	8004608 <mpz_add>
      mpz_tdiv_q_ui (t, t, z);		/* x'=(y/x^(z-1) + x*(z-1))/z */
 800642e:	aa0b      	add	r2, sp, #44	; 0x2c
 8006430:	ab0b      	add	r3, sp, #44	; 0x2c
 8006432:	4610      	mov	r0, r2
 8006434:	4619      	mov	r1, r3
 8006436:	9a00      	ldr	r2, [sp, #0]
 8006438:	f7ff f89c 	bl	8005574 <mpz_tdiv_q_ui>
    } while (mpz_cmpabs (t, u) < 0);	/* |x'| < |x| */
 800643c:	aa0b      	add	r2, sp, #44	; 0x2c
 800643e:	ab08      	add	r3, sp, #32
 8006440:	4610      	mov	r0, r2
 8006442:	4619      	mov	r1, r3
 8006444:	f7fd fea0 	bl	8004188 <mpz_cmpabs>
 8006448:	4603      	mov	r3, r0
 800644a:	2b00      	cmp	r3, #0
 800644c:	dbc8      	blt.n	80063e0 <mpz_rootrem+0x108>

    mpz_clear (v);
 800644e:	ab05      	add	r3, sp, #20
 8006450:	4618      	mov	r0, r3
 8006452:	f7fd f991 	bl	8003778 <mpz_clear>
  }

  if (r) {
 8006456:	9b02      	ldr	r3, [sp, #8]
 8006458:	2b00      	cmp	r3, #0
 800645a:	d00c      	beq.n	8006476 <mpz_rootrem+0x19e>
    mpz_pow_ui (t, u, z);
 800645c:	aa0b      	add	r2, sp, #44	; 0x2c
 800645e:	ab08      	add	r3, sp, #32
 8006460:	4610      	mov	r0, r2
 8006462:	4619      	mov	r1, r3
 8006464:	9a00      	ldr	r2, [sp, #0]
 8006466:	f7ff fd99 	bl	8005f9c <mpz_pow_ui>
    mpz_sub (r, y, t);
 800646a:	ab0b      	add	r3, sp, #44	; 0x2c
 800646c:	9802      	ldr	r0, [sp, #8]
 800646e:	9901      	ldr	r1, [sp, #4]
 8006470:	461a      	mov	r2, r3
 8006472:	f7fe f8ef 	bl	8004654 <mpz_sub>
  }
  if (x)
 8006476:	9b03      	ldr	r3, [sp, #12]
 8006478:	2b00      	cmp	r3, #0
 800647a:	d004      	beq.n	8006486 <mpz_rootrem+0x1ae>
    mpz_swap (x, u);
 800647c:	ab08      	add	r3, sp, #32
 800647e:	9803      	ldr	r0, [sp, #12]
 8006480:	4619      	mov	r1, r3
 8006482:	f7fd fec7 	bl	8004214 <mpz_swap>
  mpz_clear (u);
 8006486:	ab08      	add	r3, sp, #32
 8006488:	4618      	mov	r0, r3
 800648a:	f7fd f975 	bl	8003778 <mpz_clear>
  mpz_clear (t);
 800648e:	ab0b      	add	r3, sp, #44	; 0x2c
 8006490:	4618      	mov	r0, r3
 8006492:	f7fd f971 	bl	8003778 <mpz_clear>
}
 8006496:	b011      	add	sp, #68	; 0x44
 8006498:	f85d fb04 	ldr.w	pc, [sp], #4

0800649c <mpz_root>:

int
mpz_root (mpz_t x, const mpz_t y, unsigned long z)
{
 800649c:	b500      	push	{lr}
 800649e:	b089      	sub	sp, #36	; 0x24
 80064a0:	9003      	str	r0, [sp, #12]
 80064a2:	9102      	str	r1, [sp, #8]
 80064a4:	9201      	str	r2, [sp, #4]
  int res;
  mpz_t r;

  mpz_init (r);
 80064a6:	ab04      	add	r3, sp, #16
 80064a8:	4618      	mov	r0, r3
 80064aa:	f7fd f933 	bl	8003714 <mpz_init>
  mpz_rootrem (x, r, y, z);
 80064ae:	ab04      	add	r3, sp, #16
 80064b0:	9803      	ldr	r0, [sp, #12]
 80064b2:	4619      	mov	r1, r3
 80064b4:	9a02      	ldr	r2, [sp, #8]
 80064b6:	9b01      	ldr	r3, [sp, #4]
 80064b8:	f7ff ff0e 	bl	80062d8 <mpz_rootrem>
  res = r->_mp_size == 0;
 80064bc:	9b05      	ldr	r3, [sp, #20]
 80064be:	2b00      	cmp	r3, #0
 80064c0:	bf14      	ite	ne
 80064c2:	2300      	movne	r3, #0
 80064c4:	2301      	moveq	r3, #1
 80064c6:	b2db      	uxtb	r3, r3
 80064c8:	9307      	str	r3, [sp, #28]
  mpz_clear (r);
 80064ca:	ab04      	add	r3, sp, #16
 80064cc:	4618      	mov	r0, r3
 80064ce:	f7fd f953 	bl	8003778 <mpz_clear>

  return res;
 80064d2:	9b07      	ldr	r3, [sp, #28]
}
 80064d4:	4618      	mov	r0, r3
 80064d6:	b009      	add	sp, #36	; 0x24
 80064d8:	f85d fb04 	ldr.w	pc, [sp], #4

080064dc <mpz_sqrtrem>:

/* Compute s = floor(sqrt(u)) and r = u - s^2. Allows r == NULL */
void
mpz_sqrtrem (mpz_t s, mpz_t r, const mpz_t u)
{
 80064dc:	b500      	push	{lr}
 80064de:	b085      	sub	sp, #20
 80064e0:	9003      	str	r0, [sp, #12]
 80064e2:	9102      	str	r1, [sp, #8]
 80064e4:	9201      	str	r2, [sp, #4]
  mpz_rootrem (s, r, u, 2);
 80064e6:	9803      	ldr	r0, [sp, #12]
 80064e8:	9902      	ldr	r1, [sp, #8]
 80064ea:	9a01      	ldr	r2, [sp, #4]
 80064ec:	2302      	movs	r3, #2
 80064ee:	f7ff fef3 	bl	80062d8 <mpz_rootrem>
}
 80064f2:	b005      	add	sp, #20
 80064f4:	f85d fb04 	ldr.w	pc, [sp], #4

080064f8 <mpz_sqrt>:

void
mpz_sqrt (mpz_t s, const mpz_t u)
{
 80064f8:	b500      	push	{lr}
 80064fa:	b083      	sub	sp, #12
 80064fc:	9001      	str	r0, [sp, #4]
 80064fe:	9100      	str	r1, [sp, #0]
  mpz_rootrem (s, NULL, u, 2);
 8006500:	9801      	ldr	r0, [sp, #4]
 8006502:	2100      	movs	r1, #0
 8006504:	9a00      	ldr	r2, [sp, #0]
 8006506:	2302      	movs	r3, #2
 8006508:	f7ff fee6 	bl	80062d8 <mpz_rootrem>
}
 800650c:	b003      	add	sp, #12
 800650e:	f85d fb04 	ldr.w	pc, [sp], #4
 8006512:	bf00      	nop

08006514 <mpz_perfect_square_p>:

int
mpz_perfect_square_p (const mpz_t u)
{
 8006514:	b500      	push	{lr}
 8006516:	b083      	sub	sp, #12
 8006518:	9001      	str	r0, [sp, #4]
  if (u->_mp_size <= 0)
 800651a:	9b01      	ldr	r3, [sp, #4]
 800651c:	685b      	ldr	r3, [r3, #4]
 800651e:	2b00      	cmp	r3, #0
 8006520:	dc07      	bgt.n	8006532 <mpz_perfect_square_p+0x1e>
    return (u->_mp_size == 0);
 8006522:	9b01      	ldr	r3, [sp, #4]
 8006524:	685b      	ldr	r3, [r3, #4]
 8006526:	2b00      	cmp	r3, #0
 8006528:	bf14      	ite	ne
 800652a:	2300      	movne	r3, #0
 800652c:	2301      	moveq	r3, #1
 800652e:	b2db      	uxtb	r3, r3
 8006530:	e005      	b.n	800653e <mpz_perfect_square_p+0x2a>
  else
    return mpz_root (NULL, u, 2);
 8006532:	2000      	movs	r0, #0
 8006534:	9901      	ldr	r1, [sp, #4]
 8006536:	2202      	movs	r2, #2
 8006538:	f7ff ffb0 	bl	800649c <mpz_root>
 800653c:	4603      	mov	r3, r0
}
 800653e:	4618      	mov	r0, r3
 8006540:	b003      	add	sp, #12
 8006542:	f85d fb04 	ldr.w	pc, [sp], #4
 8006546:	bf00      	nop

08006548 <mpn_perfect_square_p>:

int
mpn_perfect_square_p (mp_srcptr p, mp_size_t n)
{
 8006548:	b500      	push	{lr}
 800654a:	b087      	sub	sp, #28
 800654c:	9001      	str	r0, [sp, #4]
 800654e:	9100      	str	r1, [sp, #0]
  mpz_t t;

  assert (n > 0);
 8006550:	9b00      	ldr	r3, [sp, #0]
 8006552:	2b00      	cmp	r3, #0
 8006554:	dc0f      	bgt.n	8006576 <mpn_perfect_square_p+0x2e>
 8006556:	f642 2014 	movw	r0, #10772	; 0x2a14
 800655a:	f6c0 0001 	movt	r0, #2049	; 0x801
 800655e:	f640 41e6 	movw	r1, #3302	; 0xce6
 8006562:	f243 1254 	movw	r2, #12628	; 0x3154
 8006566:	f6c0 0201 	movt	r2, #2049	; 0x801
 800656a:	f642 238c 	movw	r3, #10892	; 0x2a8c
 800656e:	f6c0 0301 	movt	r3, #2049	; 0x801
 8006572:	f006 f955 	bl	800c820 <__assert_func>
  assert (p [n-1] != 0);
 8006576:	9b00      	ldr	r3, [sp, #0]
 8006578:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800657c:	3b01      	subs	r3, #1
 800657e:	009b      	lsls	r3, r3, #2
 8006580:	9a01      	ldr	r2, [sp, #4]
 8006582:	4413      	add	r3, r2
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	2b00      	cmp	r3, #0
 8006588:	d10f      	bne.n	80065aa <mpn_perfect_square_p+0x62>
 800658a:	f642 2014 	movw	r0, #10772	; 0x2a14
 800658e:	f6c0 0001 	movt	r0, #2049	; 0x801
 8006592:	f640 41e7 	movw	r1, #3303	; 0xce7
 8006596:	f243 1254 	movw	r2, #12628	; 0x3154
 800659a:	f6c0 0201 	movt	r2, #2049	; 0x801
 800659e:	f642 535c 	movw	r3, #11612	; 0x2d5c
 80065a2:	f6c0 0301 	movt	r3, #2049	; 0x801
 80065a6:	f006 f93b 	bl	800c820 <__assert_func>
  return mpz_root (NULL, mpz_roinit_n (t, p, n), 2);
 80065aa:	ab03      	add	r3, sp, #12
 80065ac:	4618      	mov	r0, r3
 80065ae:	9901      	ldr	r1, [sp, #4]
 80065b0:	9a00      	ldr	r2, [sp, #0]
 80065b2:	f7fd fa95 	bl	8003ae0 <mpz_roinit_n>
 80065b6:	4603      	mov	r3, r0
 80065b8:	2000      	movs	r0, #0
 80065ba:	4619      	mov	r1, r3
 80065bc:	2202      	movs	r2, #2
 80065be:	f7ff ff6d 	bl	800649c <mpz_root>
 80065c2:	4603      	mov	r3, r0
}
 80065c4:	4618      	mov	r0, r3
 80065c6:	b007      	add	sp, #28
 80065c8:	f85d fb04 	ldr.w	pc, [sp], #4

080065cc <mpn_sqrtrem>:

mp_size_t
mpn_sqrtrem (mp_ptr sp, mp_ptr rp, mp_srcptr p, mp_size_t n)
{
 80065cc:	b500      	push	{lr}
 80065ce:	b08f      	sub	sp, #60	; 0x3c
 80065d0:	9003      	str	r0, [sp, #12]
 80065d2:	9102      	str	r1, [sp, #8]
 80065d4:	9201      	str	r2, [sp, #4]
 80065d6:	9300      	str	r3, [sp, #0]
  mpz_t s, r, u;
  mp_size_t res;

  assert (n > 0);
 80065d8:	9b00      	ldr	r3, [sp, #0]
 80065da:	2b00      	cmp	r3, #0
 80065dc:	dc0f      	bgt.n	80065fe <mpn_sqrtrem+0x32>
 80065de:	f642 2014 	movw	r0, #10772	; 0x2a14
 80065e2:	f6c0 0001 	movt	r0, #2049	; 0x801
 80065e6:	f640 41f1 	movw	r1, #3313	; 0xcf1
 80065ea:	f243 126c 	movw	r2, #12652	; 0x316c
 80065ee:	f6c0 0201 	movt	r2, #2049	; 0x801
 80065f2:	f642 238c 	movw	r3, #10892	; 0x2a8c
 80065f6:	f6c0 0301 	movt	r3, #2049	; 0x801
 80065fa:	f006 f911 	bl	800c820 <__assert_func>
  assert (p [n-1] != 0);
 80065fe:	9b00      	ldr	r3, [sp, #0]
 8006600:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006604:	3b01      	subs	r3, #1
 8006606:	009b      	lsls	r3, r3, #2
 8006608:	9a01      	ldr	r2, [sp, #4]
 800660a:	4413      	add	r3, r2
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	2b00      	cmp	r3, #0
 8006610:	d10f      	bne.n	8006632 <mpn_sqrtrem+0x66>
 8006612:	f642 2014 	movw	r0, #10772	; 0x2a14
 8006616:	f6c0 0001 	movt	r0, #2049	; 0x801
 800661a:	f640 41f2 	movw	r1, #3314	; 0xcf2
 800661e:	f243 126c 	movw	r2, #12652	; 0x316c
 8006622:	f6c0 0201 	movt	r2, #2049	; 0x801
 8006626:	f642 535c 	movw	r3, #11612	; 0x2d5c
 800662a:	f6c0 0301 	movt	r3, #2049	; 0x801
 800662e:	f006 f8f7 	bl	800c820 <__assert_func>

  mpz_init (r);
 8006632:	ab07      	add	r3, sp, #28
 8006634:	4618      	mov	r0, r3
 8006636:	f7fd f86d 	bl	8003714 <mpz_init>
  mpz_init (s);
 800663a:	ab0a      	add	r3, sp, #40	; 0x28
 800663c:	4618      	mov	r0, r3
 800663e:	f7fd f869 	bl	8003714 <mpz_init>
  mpz_rootrem (s, r, mpz_roinit_n (u, p, n), 2);
 8006642:	ab04      	add	r3, sp, #16
 8006644:	4618      	mov	r0, r3
 8006646:	9901      	ldr	r1, [sp, #4]
 8006648:	9a00      	ldr	r2, [sp, #0]
 800664a:	f7fd fa49 	bl	8003ae0 <mpz_roinit_n>
 800664e:	4603      	mov	r3, r0
 8006650:	a90a      	add	r1, sp, #40	; 0x28
 8006652:	aa07      	add	r2, sp, #28
 8006654:	4608      	mov	r0, r1
 8006656:	4611      	mov	r1, r2
 8006658:	461a      	mov	r2, r3
 800665a:	2302      	movs	r3, #2
 800665c:	f7ff fe3c 	bl	80062d8 <mpz_rootrem>

  assert (s->_mp_size == (n+1)/2);
 8006660:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006662:	9b00      	ldr	r3, [sp, #0]
 8006664:	3301      	adds	r3, #1
 8006666:	0fd9      	lsrs	r1, r3, #31
 8006668:	440b      	add	r3, r1
 800666a:	105b      	asrs	r3, r3, #1
 800666c:	429a      	cmp	r2, r3
 800666e:	d00f      	beq.n	8006690 <mpn_sqrtrem+0xc4>
 8006670:	f642 2014 	movw	r0, #10772	; 0x2a14
 8006674:	f6c0 0001 	movt	r0, #2049	; 0x801
 8006678:	f640 41f8 	movw	r1, #3320	; 0xcf8
 800667c:	f243 126c 	movw	r2, #12652	; 0x316c
 8006680:	f6c0 0201 	movt	r2, #2049	; 0x801
 8006684:	f642 536c 	movw	r3, #11628	; 0x2d6c
 8006688:	f6c0 0301 	movt	r3, #2049	; 0x801
 800668c:	f006 f8c8 	bl	800c820 <__assert_func>
  mpn_copyd (sp, s->_mp_d, s->_mp_size);
 8006690:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006692:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006694:	9803      	ldr	r0, [sp, #12]
 8006696:	4611      	mov	r1, r2
 8006698:	461a      	mov	r2, r3
 800669a:	f7fa fe19 	bl	80012d0 <mpn_copyd>
  mpz_clear (s);
 800669e:	ab0a      	add	r3, sp, #40	; 0x28
 80066a0:	4618      	mov	r0, r3
 80066a2:	f7fd f869 	bl	8003778 <mpz_clear>
  res = r->_mp_size;
 80066a6:	9b08      	ldr	r3, [sp, #32]
 80066a8:	930d      	str	r3, [sp, #52]	; 0x34
  if (rp)
 80066aa:	9b02      	ldr	r3, [sp, #8]
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d005      	beq.n	80066bc <mpn_sqrtrem+0xf0>
    mpn_copyd (rp, r->_mp_d, res);
 80066b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066b2:	9802      	ldr	r0, [sp, #8]
 80066b4:	4619      	mov	r1, r3
 80066b6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80066b8:	f7fa fe0a 	bl	80012d0 <mpn_copyd>
  mpz_clear (r);
 80066bc:	ab07      	add	r3, sp, #28
 80066be:	4618      	mov	r0, r3
 80066c0:	f7fd f85a 	bl	8003778 <mpz_clear>
  return res;
 80066c4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
}
 80066c6:	4618      	mov	r0, r3
 80066c8:	b00f      	add	sp, #60	; 0x3c
 80066ca:	f85d fb04 	ldr.w	pc, [sp], #4
 80066ce:	bf00      	nop

080066d0 <mpz_fac_ui>:

/* Combinatorics */

void
mpz_fac_ui (mpz_t x, unsigned long n)
{
 80066d0:	b500      	push	{lr}
 80066d2:	b083      	sub	sp, #12
 80066d4:	9001      	str	r0, [sp, #4]
 80066d6:	9100      	str	r1, [sp, #0]
  mpz_set_ui (x, n + (n == 0));
 80066d8:	9b00      	ldr	r3, [sp, #0]
 80066da:	2b00      	cmp	r3, #0
 80066dc:	bf14      	ite	ne
 80066de:	2300      	movne	r3, #0
 80066e0:	2301      	moveq	r3, #1
 80066e2:	b2db      	uxtb	r3, r3
 80066e4:	461a      	mov	r2, r3
 80066e6:	9b00      	ldr	r3, [sp, #0]
 80066e8:	4413      	add	r3, r2
 80066ea:	9801      	ldr	r0, [sp, #4]
 80066ec:	4619      	mov	r1, r3
 80066ee:	f7fd f895 	bl	800381c <mpz_set_ui>
  for (;n > 2;)
 80066f2:	e007      	b.n	8006704 <mpz_fac_ui+0x34>
    mpz_mul_ui (x, x, --n);
 80066f4:	9b00      	ldr	r3, [sp, #0]
 80066f6:	3b01      	subs	r3, #1
 80066f8:	9300      	str	r3, [sp, #0]
 80066fa:	9801      	ldr	r0, [sp, #4]
 80066fc:	9901      	ldr	r1, [sp, #4]
 80066fe:	9a00      	ldr	r2, [sp, #0]
 8006700:	f7fd ffec 	bl	80046dc <mpz_mul_ui>

void
mpz_fac_ui (mpz_t x, unsigned long n)
{
  mpz_set_ui (x, n + (n == 0));
  for (;n > 2;)
 8006704:	9b00      	ldr	r3, [sp, #0]
 8006706:	2b02      	cmp	r3, #2
 8006708:	d8f4      	bhi.n	80066f4 <mpz_fac_ui+0x24>
    mpz_mul_ui (x, x, --n);
}
 800670a:	b003      	add	sp, #12
 800670c:	f85d fb04 	ldr.w	pc, [sp], #4

08006710 <mpz_bin_uiui>:

void
mpz_bin_uiui (mpz_t r, unsigned long n, unsigned long k)
{
 8006710:	b500      	push	{lr}
 8006712:	b089      	sub	sp, #36	; 0x24
 8006714:	9003      	str	r0, [sp, #12]
 8006716:	9102      	str	r1, [sp, #8]
 8006718:	9201      	str	r2, [sp, #4]
  mpz_t t;

  mpz_set_ui (r, k <= n);
 800671a:	9a01      	ldr	r2, [sp, #4]
 800671c:	9b02      	ldr	r3, [sp, #8]
 800671e:	429a      	cmp	r2, r3
 8006720:	bf8c      	ite	hi
 8006722:	2300      	movhi	r3, #0
 8006724:	2301      	movls	r3, #1
 8006726:	b2db      	uxtb	r3, r3
 8006728:	9803      	ldr	r0, [sp, #12]
 800672a:	4619      	mov	r1, r3
 800672c:	f7fd f876 	bl	800381c <mpz_set_ui>

  if (k > (n >> 1))
 8006730:	9b02      	ldr	r3, [sp, #8]
 8006732:	085a      	lsrs	r2, r3, #1
 8006734:	9b01      	ldr	r3, [sp, #4]
 8006736:	429a      	cmp	r2, r3
 8006738:	d209      	bcs.n	800674e <mpz_bin_uiui+0x3e>
    k = (k <= n) ? n - k : 0;
 800673a:	9a01      	ldr	r2, [sp, #4]
 800673c:	9b02      	ldr	r3, [sp, #8]
 800673e:	429a      	cmp	r2, r3
 8006740:	d803      	bhi.n	800674a <mpz_bin_uiui+0x3a>
 8006742:	9a02      	ldr	r2, [sp, #8]
 8006744:	9b01      	ldr	r3, [sp, #4]
 8006746:	1ad3      	subs	r3, r2, r3
 8006748:	e000      	b.n	800674c <mpz_bin_uiui+0x3c>
 800674a:	2300      	movs	r3, #0
 800674c:	9301      	str	r3, [sp, #4]

  mpz_init (t);
 800674e:	ab05      	add	r3, sp, #20
 8006750:	4618      	mov	r0, r3
 8006752:	f7fc ffdf 	bl	8003714 <mpz_init>
  mpz_fac_ui (t, k);
 8006756:	ab05      	add	r3, sp, #20
 8006758:	4618      	mov	r0, r3
 800675a:	9901      	ldr	r1, [sp, #4]
 800675c:	f7ff ffb8 	bl	80066d0 <mpz_fac_ui>

  for (; k > 0; k--)
 8006760:	e00a      	b.n	8006778 <mpz_bin_uiui+0x68>
      mpz_mul_ui (r, r, n--);
 8006762:	9b02      	ldr	r3, [sp, #8]
 8006764:	1e5a      	subs	r2, r3, #1
 8006766:	9202      	str	r2, [sp, #8]
 8006768:	9803      	ldr	r0, [sp, #12]
 800676a:	9903      	ldr	r1, [sp, #12]
 800676c:	461a      	mov	r2, r3
 800676e:	f7fd ffb5 	bl	80046dc <mpz_mul_ui>
    k = (k <= n) ? n - k : 0;

  mpz_init (t);
  mpz_fac_ui (t, k);

  for (; k > 0; k--)
 8006772:	9b01      	ldr	r3, [sp, #4]
 8006774:	3b01      	subs	r3, #1
 8006776:	9301      	str	r3, [sp, #4]
 8006778:	9b01      	ldr	r3, [sp, #4]
 800677a:	2b00      	cmp	r3, #0
 800677c:	d1f1      	bne.n	8006762 <mpz_bin_uiui+0x52>
      mpz_mul_ui (r, r, n--);

  mpz_divexact (r, r, t);
 800677e:	ab05      	add	r3, sp, #20
 8006780:	9803      	ldr	r0, [sp, #12]
 8006782:	9903      	ldr	r1, [sp, #12]
 8006784:	461a      	mov	r2, r3
 8006786:	f7fe fd4d 	bl	8005224 <mpz_divexact>
  mpz_clear (t);
 800678a:	ab05      	add	r3, sp, #20
 800678c:	4618      	mov	r0, r3
 800678e:	f7fc fff3 	bl	8003778 <mpz_clear>
}
 8006792:	b009      	add	sp, #36	; 0x24
 8006794:	f85d fb04 	ldr.w	pc, [sp], #4

08006798 <gmp_millerrabin>:

/* Primality testing */
static int
gmp_millerrabin (const mpz_t n, const mpz_t nm1, mpz_t y,
		 const mpz_t q, mp_bitcnt_t k)
{
 8006798:	b500      	push	{lr}
 800679a:	b085      	sub	sp, #20
 800679c:	9003      	str	r0, [sp, #12]
 800679e:	9102      	str	r1, [sp, #8]
 80067a0:	9201      	str	r2, [sp, #4]
 80067a2:	9300      	str	r3, [sp, #0]
  assert (k > 0);
 80067a4:	9b06      	ldr	r3, [sp, #24]
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d10f      	bne.n	80067ca <gmp_millerrabin+0x32>
 80067aa:	f642 2014 	movw	r0, #10772	; 0x2a14
 80067ae:	f6c0 0001 	movt	r0, #2049	; 0x801
 80067b2:	f640 5126 	movw	r1, #3366	; 0xd26
 80067b6:	f243 1278 	movw	r2, #12664	; 0x3178
 80067ba:	f6c0 0201 	movt	r2, #2049	; 0x801
 80067be:	f642 5384 	movw	r3, #11652	; 0x2d84
 80067c2:	f6c0 0301 	movt	r3, #2049	; 0x801
 80067c6:	f006 f82b 	bl	800c820 <__assert_func>

  /* Caller must initialize y to the base. */
  mpz_powm (y, y, q, n);
 80067ca:	9801      	ldr	r0, [sp, #4]
 80067cc:	9901      	ldr	r1, [sp, #4]
 80067ce:	9a00      	ldr	r2, [sp, #0]
 80067d0:	9b03      	ldr	r3, [sp, #12]
 80067d2:	f7ff fc2f 	bl	8006034 <mpz_powm>

  if (mpz_cmp_ui (y, 1) == 0 || mpz_cmp (y, nm1) == 0)
 80067d6:	9801      	ldr	r0, [sp, #4]
 80067d8:	2101      	movs	r1, #1
 80067da:	f7fd fc47 	bl	800406c <mpz_cmp_ui>
 80067de:	4603      	mov	r3, r0
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d006      	beq.n	80067f2 <gmp_millerrabin+0x5a>
 80067e4:	9801      	ldr	r0, [sp, #4]
 80067e6:	9902      	ldr	r1, [sp, #8]
 80067e8:	f7fd fc6e 	bl	80040c8 <mpz_cmp>
 80067ec:	4603      	mov	r3, r0
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d101      	bne.n	80067f6 <gmp_millerrabin+0x5e>
    return 1;
 80067f2:	2301      	movs	r3, #1
 80067f4:	e01f      	b.n	8006836 <gmp_millerrabin+0x9e>

  while (--k > 0)
 80067f6:	e017      	b.n	8006828 <gmp_millerrabin+0x90>
    {
      mpz_powm_ui (y, y, 2, n);
 80067f8:	9801      	ldr	r0, [sp, #4]
 80067fa:	9901      	ldr	r1, [sp, #4]
 80067fc:	2202      	movs	r2, #2
 80067fe:	9b03      	ldr	r3, [sp, #12]
 8006800:	f7ff fd50 	bl	80062a4 <mpz_powm_ui>
      if (mpz_cmp (y, nm1) == 0)
 8006804:	9801      	ldr	r0, [sp, #4]
 8006806:	9902      	ldr	r1, [sp, #8]
 8006808:	f7fd fc5e 	bl	80040c8 <mpz_cmp>
 800680c:	4603      	mov	r3, r0
 800680e:	2b00      	cmp	r3, #0
 8006810:	d101      	bne.n	8006816 <gmp_millerrabin+0x7e>
	return 1;
 8006812:	2301      	movs	r3, #1
 8006814:	e00f      	b.n	8006836 <gmp_millerrabin+0x9e>
      /* y == 1 means that the previous y was a non-trivial square root
	 of 1 (mod n). y == 0 means that n is a power of the base.
	 In either case, n is not prime. */
      if (mpz_cmp_ui (y, 1) <= 0)
 8006816:	9801      	ldr	r0, [sp, #4]
 8006818:	2101      	movs	r1, #1
 800681a:	f7fd fc27 	bl	800406c <mpz_cmp_ui>
 800681e:	4603      	mov	r3, r0
 8006820:	2b00      	cmp	r3, #0
 8006822:	dc01      	bgt.n	8006828 <gmp_millerrabin+0x90>
	return 0;
 8006824:	2300      	movs	r3, #0
 8006826:	e006      	b.n	8006836 <gmp_millerrabin+0x9e>
  mpz_powm (y, y, q, n);

  if (mpz_cmp_ui (y, 1) == 0 || mpz_cmp (y, nm1) == 0)
    return 1;

  while (--k > 0)
 8006828:	9b06      	ldr	r3, [sp, #24]
 800682a:	3b01      	subs	r3, #1
 800682c:	9306      	str	r3, [sp, #24]
 800682e:	9b06      	ldr	r3, [sp, #24]
 8006830:	2b00      	cmp	r3, #0
 8006832:	d1e1      	bne.n	80067f8 <gmp_millerrabin+0x60>
	 of 1 (mod n). y == 0 means that n is a power of the base.
	 In either case, n is not prime. */
      if (mpz_cmp_ui (y, 1) <= 0)
	return 0;
    }
  return 0;
 8006834:	2300      	movs	r3, #0
}
 8006836:	4618      	mov	r0, r3
 8006838:	b005      	add	sp, #20
 800683a:	f85d fb04 	ldr.w	pc, [sp], #4
 800683e:	bf00      	nop

08006840 <mpz_probab_prime_p>:
/* Bit (p+1)/2 is set, for each odd prime <= 61 */
#define GMP_PRIME_MASK 0xc96996dcUL

int
mpz_probab_prime_p (const mpz_t n, int reps)
{
 8006840:	b500      	push	{lr}
 8006842:	b091      	sub	sp, #68	; 0x44
 8006844:	9003      	str	r0, [sp, #12]
 8006846:	9102      	str	r1, [sp, #8]
  int is_prime;
  int j;

  /* Note that we use the absolute value of n only, for compatibility
     with the real GMP. */
  if (mpz_even_p (n))
 8006848:	9b03      	ldr	r3, [sp, #12]
 800684a:	685b      	ldr	r3, [r3, #4]
 800684c:	2b00      	cmp	r3, #0
 800684e:	bf0c      	ite	eq
 8006850:	2300      	moveq	r3, #0
 8006852:	2301      	movne	r3, #1
 8006854:	b2db      	uxtb	r3, r3
 8006856:	461a      	mov	r2, r3
 8006858:	9b03      	ldr	r3, [sp, #12]
 800685a:	689b      	ldr	r3, [r3, #8]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	4013      	ands	r3, r2
 8006860:	2b00      	cmp	r3, #0
 8006862:	d10a      	bne.n	800687a <mpz_probab_prime_p+0x3a>
    return (mpz_cmpabs_ui (n, 2) == 0) ? 2 : 0;
 8006864:	9803      	ldr	r0, [sp, #12]
 8006866:	2102      	movs	r1, #2
 8006868:	f7fd fc64 	bl	8004134 <mpz_cmpabs_ui>
 800686c:	4603      	mov	r3, r0
 800686e:	2b00      	cmp	r3, #0
 8006870:	d101      	bne.n	8006876 <mpz_probab_prime_p+0x36>
 8006872:	2302      	movs	r3, #2
 8006874:	e000      	b.n	8006878 <mpz_probab_prime_p+0x38>
 8006876:	2300      	movs	r3, #0
 8006878:	e0b2      	b.n	80069e0 <mpz_probab_prime_p+0x1a0>

  /* Above test excludes n == 0 */
  assert (n->_mp_size != 0);
 800687a:	9b03      	ldr	r3, [sp, #12]
 800687c:	685b      	ldr	r3, [r3, #4]
 800687e:	2b00      	cmp	r3, #0
 8006880:	d10f      	bne.n	80068a2 <mpz_probab_prime_p+0x62>
 8006882:	f642 2014 	movw	r0, #10772	; 0x2a14
 8006886:	f6c0 0001 	movt	r0, #2049	; 0x801
 800688a:	f640 5153 	movw	r1, #3411	; 0xd53
 800688e:	f243 1288 	movw	r2, #12680	; 0x3188
 8006892:	f6c0 0201 	movt	r2, #2049	; 0x801
 8006896:	f642 538c 	movw	r3, #11660	; 0x2d8c
 800689a:	f6c0 0301 	movt	r3, #2049	; 0x801
 800689e:	f005 ffbf 	bl	800c820 <__assert_func>

  if (mpz_cmpabs_ui (n, 64) < 0)
 80068a2:	9803      	ldr	r0, [sp, #12]
 80068a4:	2140      	movs	r1, #64	; 0x40
 80068a6:	f7fd fc45 	bl	8004134 <mpz_cmpabs_ui>
 80068aa:	4603      	mov	r3, r0
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	da0c      	bge.n	80068ca <mpz_probab_prime_p+0x8a>
    return (GMP_PRIME_MASK >> (n->_mp_d[0] >> 1)) & 2;
 80068b0:	9b03      	ldr	r3, [sp, #12]
 80068b2:	689b      	ldr	r3, [r3, #8]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	085b      	lsrs	r3, r3, #1
 80068b8:	461a      	mov	r2, r3
 80068ba:	f249 63dc 	movw	r3, #38620	; 0x96dc
 80068be:	f6cc 1369 	movt	r3, #51561	; 0xc969
 80068c2:	40d3      	lsrs	r3, r2
 80068c4:	f003 0302 	and.w	r3, r3, #2
 80068c8:	e08a      	b.n	80069e0 <mpz_probab_prime_p+0x1a0>

  if (mpz_gcd_ui (NULL, n, GMP_PRIME_PRODUCT) != 1)
 80068ca:	2000      	movs	r0, #0
 80068cc:	9903      	ldr	r1, [sp, #12]
 80068ce:	f24d 7297 	movw	r2, #55191	; 0xd797
 80068d2:	f2cc 02cf 	movt	r2, #49359	; 0xc0cf
 80068d6:	f7fe ffad 	bl	8005834 <mpz_gcd_ui>
 80068da:	4603      	mov	r3, r0
 80068dc:	2b01      	cmp	r3, #1
 80068de:	d001      	beq.n	80068e4 <mpz_probab_prime_p+0xa4>
    return 0;
 80068e0:	2300      	movs	r3, #0
 80068e2:	e07d      	b.n	80069e0 <mpz_probab_prime_p+0x1a0>

  /* All prime factors are >= 31. */
  if (mpz_cmpabs_ui (n, 31*31) < 0)
 80068e4:	9803      	ldr	r0, [sp, #12]
 80068e6:	f240 31c1 	movw	r1, #961	; 0x3c1
 80068ea:	f7fd fc23 	bl	8004134 <mpz_cmpabs_ui>
 80068ee:	4603      	mov	r3, r0
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	da01      	bge.n	80068f8 <mpz_probab_prime_p+0xb8>
    return 2;
 80068f4:	2302      	movs	r3, #2
 80068f6:	e073      	b.n	80069e0 <mpz_probab_prime_p+0x1a0>
  /* Use Miller-Rabin, with a deterministic sequence of bases, a[j] =
     j^2 + j + 41 using Euler's polynomial. We potentially stop early,
     if a[j] >= n - 1. Since n >= 31*31, this can happen only if reps >
     30 (a[30] == 971 > 31*31 == 961). */

  mpz_init (nm1);
 80068f8:	ab0a      	add	r3, sp, #40	; 0x28
 80068fa:	4618      	mov	r0, r3
 80068fc:	f7fc ff0a 	bl	8003714 <mpz_init>
  mpz_init (q);
 8006900:	ab07      	add	r3, sp, #28
 8006902:	4618      	mov	r0, r3
 8006904:	f7fc ff06 	bl	8003714 <mpz_init>
  mpz_init (y);
 8006908:	ab04      	add	r3, sp, #16
 800690a:	4618      	mov	r0, r3
 800690c:	f7fc ff02 	bl	8003714 <mpz_init>

  /* Find q and k, where q is odd and n = 1 + 2**k * q.  */
  nm1->_mp_size = mpz_abs_sub_ui (nm1, n, 1);
 8006910:	ab0a      	add	r3, sp, #40	; 0x28
 8006912:	4618      	mov	r0, r3
 8006914:	9903      	ldr	r1, [sp, #12]
 8006916:	2201      	movs	r2, #1
 8006918:	f7fd fce2 	bl	80042e0 <mpz_abs_sub_ui>
 800691c:	4603      	mov	r3, r0
 800691e:	930b      	str	r3, [sp, #44]	; 0x2c
  k = mpz_scan1 (nm1, 0);
 8006920:	ab0a      	add	r3, sp, #40	; 0x28
 8006922:	4618      	mov	r0, r3
 8006924:	2100      	movs	r1, #0
 8006926:	f000 fe3b 	bl	80075a0 <mpz_scan1>
 800692a:	900d      	str	r0, [sp, #52]	; 0x34
  mpz_tdiv_q_2exp (q, nm1, k);
 800692c:	aa07      	add	r2, sp, #28
 800692e:	ab0a      	add	r3, sp, #40	; 0x28
 8006930:	4610      	mov	r0, r2
 8006932:	4619      	mov	r1, r3
 8006934:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006936:	f7fe fc3d 	bl	80051b4 <mpz_tdiv_q_2exp>

  for (j = 0, is_prime = 1; is_prime & (j < reps); j++)
 800693a:	2300      	movs	r3, #0
 800693c:	930e      	str	r3, [sp, #56]	; 0x38
 800693e:	2301      	movs	r3, #1
 8006940:	930f      	str	r3, [sp, #60]	; 0x3c
 8006942:	e034      	b.n	80069ae <mpz_probab_prime_p+0x16e>
    {
      mpz_set_ui (y, (unsigned long) j*j+j+41);
 8006944:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006946:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006948:	fb02 f203 	mul.w	r2, r2, r3
 800694c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800694e:	4413      	add	r3, r2
 8006950:	3329      	adds	r3, #41	; 0x29
 8006952:	aa04      	add	r2, sp, #16
 8006954:	4610      	mov	r0, r2
 8006956:	4619      	mov	r1, r3
 8006958:	f7fc ff60 	bl	800381c <mpz_set_ui>
      if (mpz_cmp (y, nm1) >= 0)
 800695c:	aa04      	add	r2, sp, #16
 800695e:	ab0a      	add	r3, sp, #40	; 0x28
 8006960:	4610      	mov	r0, r2
 8006962:	4619      	mov	r1, r3
 8006964:	f7fd fbb0 	bl	80040c8 <mpz_cmp>
 8006968:	4603      	mov	r3, r0
 800696a:	2b00      	cmp	r3, #0
 800696c:	db13      	blt.n	8006996 <mpz_probab_prime_p+0x156>
	{
	  /* Don't try any further bases. This "early" break does not affect
	     the result for any reasonable reps value (<=5000 was tested) */
	  assert (j >= 30);
 800696e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006970:	2b1d      	cmp	r3, #29
 8006972:	dc0f      	bgt.n	8006994 <mpz_probab_prime_p+0x154>
 8006974:	f642 2014 	movw	r0, #10772	; 0x2a14
 8006978:	f6c0 0001 	movt	r0, #2049	; 0x801
 800697c:	f640 5174 	movw	r1, #3444	; 0xd74
 8006980:	f243 1288 	movw	r2, #12680	; 0x3188
 8006984:	f6c0 0201 	movt	r2, #2049	; 0x801
 8006988:	f642 53a0 	movw	r3, #11680	; 0x2da0
 800698c:	f6c0 0301 	movt	r3, #2049	; 0x801
 8006990:	f005 ff46 	bl	800c820 <__assert_func>
	  break;
 8006994:	e017      	b.n	80069c6 <mpz_probab_prime_p+0x186>
	}
      is_prime = gmp_millerrabin (n, nm1, y, q, k);
 8006996:	a90a      	add	r1, sp, #40	; 0x28
 8006998:	aa04      	add	r2, sp, #16
 800699a:	ab07      	add	r3, sp, #28
 800699c:	980d      	ldr	r0, [sp, #52]	; 0x34
 800699e:	9000      	str	r0, [sp, #0]
 80069a0:	9803      	ldr	r0, [sp, #12]
 80069a2:	f7ff fef9 	bl	8006798 <gmp_millerrabin>
 80069a6:	900f      	str	r0, [sp, #60]	; 0x3c
  /* Find q and k, where q is odd and n = 1 + 2**k * q.  */
  nm1->_mp_size = mpz_abs_sub_ui (nm1, n, 1);
  k = mpz_scan1 (nm1, 0);
  mpz_tdiv_q_2exp (q, nm1, k);

  for (j = 0, is_prime = 1; is_prime & (j < reps); j++)
 80069a8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80069aa:	3301      	adds	r3, #1
 80069ac:	930e      	str	r3, [sp, #56]	; 0x38
 80069ae:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80069b0:	9b02      	ldr	r3, [sp, #8]
 80069b2:	429a      	cmp	r2, r3
 80069b4:	bfac      	ite	ge
 80069b6:	2300      	movge	r3, #0
 80069b8:	2301      	movlt	r3, #1
 80069ba:	b2db      	uxtb	r3, r3
 80069bc:	461a      	mov	r2, r3
 80069be:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80069c0:	4013      	ands	r3, r2
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d1be      	bne.n	8006944 <mpz_probab_prime_p+0x104>
	  assert (j >= 30);
	  break;
	}
      is_prime = gmp_millerrabin (n, nm1, y, q, k);
    }
  mpz_clear (nm1);
 80069c6:	ab0a      	add	r3, sp, #40	; 0x28
 80069c8:	4618      	mov	r0, r3
 80069ca:	f7fc fed5 	bl	8003778 <mpz_clear>
  mpz_clear (q);
 80069ce:	ab07      	add	r3, sp, #28
 80069d0:	4618      	mov	r0, r3
 80069d2:	f7fc fed1 	bl	8003778 <mpz_clear>
  mpz_clear (y);
 80069d6:	ab04      	add	r3, sp, #16
 80069d8:	4618      	mov	r0, r3
 80069da:	f7fc fecd 	bl	8003778 <mpz_clear>

  return is_prime;
 80069de:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
}
 80069e0:	4618      	mov	r0, r3
 80069e2:	b011      	add	sp, #68	; 0x44
 80069e4:	f85d fb04 	ldr.w	pc, [sp], #4

080069e8 <mpz_tstbit>:
   two's complement is 110001. Clearing the least significant bit, we
   get two's complement 110000, and -010000. */

int
mpz_tstbit (const mpz_t d, mp_bitcnt_t bit_index)
{
 80069e8:	b088      	sub	sp, #32
 80069ea:	9001      	str	r0, [sp, #4]
 80069ec:	9100      	str	r1, [sp, #0]
  mp_size_t ds;
  mp_size_t dn;
  mp_limb_t w;
  int bit;

  ds = d->_mp_size;
 80069ee:	9b01      	ldr	r3, [sp, #4]
 80069f0:	685b      	ldr	r3, [r3, #4]
 80069f2:	9306      	str	r3, [sp, #24]
  dn = GMP_ABS (ds);
 80069f4:	9b06      	ldr	r3, [sp, #24]
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	bfb8      	it	lt
 80069fa:	425b      	neglt	r3, r3
 80069fc:	9305      	str	r3, [sp, #20]
  limb_index = bit_index / GMP_LIMB_BITS;
 80069fe:	9b00      	ldr	r3, [sp, #0]
 8006a00:	095b      	lsrs	r3, r3, #5
 8006a02:	9307      	str	r3, [sp, #28]
  if (limb_index >= dn)
 8006a04:	9a07      	ldr	r2, [sp, #28]
 8006a06:	9b05      	ldr	r3, [sp, #20]
 8006a08:	429a      	cmp	r2, r3
 8006a0a:	db03      	blt.n	8006a14 <mpz_tstbit+0x2c>
    return ds < 0;
 8006a0c:	9b06      	ldr	r3, [sp, #24]
 8006a0e:	0fdb      	lsrs	r3, r3, #31
 8006a10:	b2db      	uxtb	r3, r3
 8006a12:	e036      	b.n	8006a82 <mpz_tstbit+0x9a>

  shift = bit_index % GMP_LIMB_BITS;
 8006a14:	9b00      	ldr	r3, [sp, #0]
 8006a16:	f003 031f 	and.w	r3, r3, #31
 8006a1a:	9304      	str	r3, [sp, #16]
  w = d->_mp_d[limb_index];
 8006a1c:	9b01      	ldr	r3, [sp, #4]
 8006a1e:	689a      	ldr	r2, [r3, #8]
 8006a20:	9b07      	ldr	r3, [sp, #28]
 8006a22:	009b      	lsls	r3, r3, #2
 8006a24:	4413      	add	r3, r2
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	9303      	str	r3, [sp, #12]
  bit = (w >> shift) & 1;
 8006a2a:	9b04      	ldr	r3, [sp, #16]
 8006a2c:	9a03      	ldr	r2, [sp, #12]
 8006a2e:	fa22 f303 	lsr.w	r3, r2, r3
 8006a32:	f003 0301 	and.w	r3, r3, #1
 8006a36:	9302      	str	r3, [sp, #8]

  if (ds < 0)
 8006a38:	9b06      	ldr	r3, [sp, #24]
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	da20      	bge.n	8006a80 <mpz_tstbit+0x98>
    {
      /* d < 0. Check if any of the bits below is set: If so, our bit
	 must be complemented. */
      if (shift > 0 && (w << (GMP_LIMB_BITS - shift)) > 0)
 8006a3e:	9b04      	ldr	r3, [sp, #16]
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d00b      	beq.n	8006a5c <mpz_tstbit+0x74>
 8006a44:	9b04      	ldr	r3, [sp, #16]
 8006a46:	f1c3 0320 	rsb	r3, r3, #32
 8006a4a:	9a03      	ldr	r2, [sp, #12]
 8006a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d003      	beq.n	8006a5c <mpz_tstbit+0x74>
	return bit ^ 1;
 8006a54:	9b02      	ldr	r3, [sp, #8]
 8006a56:	f083 0301 	eor.w	r3, r3, #1
 8006a5a:	e012      	b.n	8006a82 <mpz_tstbit+0x9a>
      while (limb_index-- > 0)
 8006a5c:	e00b      	b.n	8006a76 <mpz_tstbit+0x8e>
	if (d->_mp_d[limb_index] > 0)
 8006a5e:	9b01      	ldr	r3, [sp, #4]
 8006a60:	689a      	ldr	r2, [r3, #8]
 8006a62:	9b07      	ldr	r3, [sp, #28]
 8006a64:	009b      	lsls	r3, r3, #2
 8006a66:	4413      	add	r3, r2
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d003      	beq.n	8006a76 <mpz_tstbit+0x8e>
	  return bit ^ 1;
 8006a6e:	9b02      	ldr	r3, [sp, #8]
 8006a70:	f083 0301 	eor.w	r3, r3, #1
 8006a74:	e005      	b.n	8006a82 <mpz_tstbit+0x9a>
    {
      /* d < 0. Check if any of the bits below is set: If so, our bit
	 must be complemented. */
      if (shift > 0 && (w << (GMP_LIMB_BITS - shift)) > 0)
	return bit ^ 1;
      while (limb_index-- > 0)
 8006a76:	9b07      	ldr	r3, [sp, #28]
 8006a78:	1e5a      	subs	r2, r3, #1
 8006a7a:	9207      	str	r2, [sp, #28]
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	dcee      	bgt.n	8006a5e <mpz_tstbit+0x76>
	if (d->_mp_d[limb_index] > 0)
	  return bit ^ 1;
    }
  return bit;
 8006a80:	9b02      	ldr	r3, [sp, #8]
}
 8006a82:	4618      	mov	r0, r3
 8006a84:	b008      	add	sp, #32
 8006a86:	4770      	bx	lr

08006a88 <mpz_abs_add_bit>:

static void
mpz_abs_add_bit (mpz_t d, mp_bitcnt_t bit_index)
{
 8006a88:	b500      	push	{lr}
 8006a8a:	b089      	sub	sp, #36	; 0x24
 8006a8c:	9001      	str	r0, [sp, #4]
 8006a8e:	9100      	str	r1, [sp, #0]
  mp_size_t dn, limb_index;
  mp_limb_t bit;
  mp_ptr dp;

  dn = GMP_ABS (d->_mp_size);
 8006a90:	9b01      	ldr	r3, [sp, #4]
 8006a92:	685b      	ldr	r3, [r3, #4]
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	bfb8      	it	lt
 8006a98:	425b      	neglt	r3, r3
 8006a9a:	9307      	str	r3, [sp, #28]

  limb_index = bit_index / GMP_LIMB_BITS;
 8006a9c:	9b00      	ldr	r3, [sp, #0]
 8006a9e:	095b      	lsrs	r3, r3, #5
 8006aa0:	9305      	str	r3, [sp, #20]
  bit = (mp_limb_t) 1 << (bit_index % GMP_LIMB_BITS);
 8006aa2:	9b00      	ldr	r3, [sp, #0]
 8006aa4:	f003 031f 	and.w	r3, r3, #31
 8006aa8:	2201      	movs	r2, #1
 8006aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8006aae:	9304      	str	r3, [sp, #16]

  if (limb_index >= dn)
 8006ab0:	9a05      	ldr	r2, [sp, #20]
 8006ab2:	9b07      	ldr	r3, [sp, #28]
 8006ab4:	429a      	cmp	r2, r3
 8006ab6:	db2a      	blt.n	8006b0e <mpz_abs_add_bit+0x86>
    {
      mp_size_t i;
      /* The bit should be set outside of the end of the number.
	 We have to increase the size of the number. */
      dp = MPZ_REALLOC (d, limb_index + 1);
 8006ab8:	9b05      	ldr	r3, [sp, #20]
 8006aba:	1c5a      	adds	r2, r3, #1
 8006abc:	9b01      	ldr	r3, [sp, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	429a      	cmp	r2, r3
 8006ac2:	dd07      	ble.n	8006ad4 <mpz_abs_add_bit+0x4c>
 8006ac4:	9b05      	ldr	r3, [sp, #20]
 8006ac6:	3301      	adds	r3, #1
 8006ac8:	9801      	ldr	r0, [sp, #4]
 8006aca:	4619      	mov	r1, r3
 8006acc:	f7fc fe64 	bl	8003798 <mpz_realloc>
 8006ad0:	4603      	mov	r3, r0
 8006ad2:	e001      	b.n	8006ad8 <mpz_abs_add_bit+0x50>
 8006ad4:	9b01      	ldr	r3, [sp, #4]
 8006ad6:	689b      	ldr	r3, [r3, #8]
 8006ad8:	9303      	str	r3, [sp, #12]

      dp[limb_index] = bit;
 8006ada:	9b05      	ldr	r3, [sp, #20]
 8006adc:	009b      	lsls	r3, r3, #2
 8006ade:	9a03      	ldr	r2, [sp, #12]
 8006ae0:	4413      	add	r3, r2
 8006ae2:	9a04      	ldr	r2, [sp, #16]
 8006ae4:	601a      	str	r2, [r3, #0]
      for (i = dn; i < limb_index; i++)
 8006ae6:	9b07      	ldr	r3, [sp, #28]
 8006ae8:	9306      	str	r3, [sp, #24]
 8006aea:	e008      	b.n	8006afe <mpz_abs_add_bit+0x76>
	dp[i] = 0;
 8006aec:	9b06      	ldr	r3, [sp, #24]
 8006aee:	009b      	lsls	r3, r3, #2
 8006af0:	9a03      	ldr	r2, [sp, #12]
 8006af2:	4413      	add	r3, r2
 8006af4:	2200      	movs	r2, #0
 8006af6:	601a      	str	r2, [r3, #0]
      /* The bit should be set outside of the end of the number.
	 We have to increase the size of the number. */
      dp = MPZ_REALLOC (d, limb_index + 1);

      dp[limb_index] = bit;
      for (i = dn; i < limb_index; i++)
 8006af8:	9b06      	ldr	r3, [sp, #24]
 8006afa:	3301      	adds	r3, #1
 8006afc:	9306      	str	r3, [sp, #24]
 8006afe:	9a06      	ldr	r2, [sp, #24]
 8006b00:	9b05      	ldr	r3, [sp, #20]
 8006b02:	429a      	cmp	r2, r3
 8006b04:	dbf2      	blt.n	8006aec <mpz_abs_add_bit+0x64>
	dp[i] = 0;
      dn = limb_index + 1;
 8006b06:	9b05      	ldr	r3, [sp, #20]
 8006b08:	3301      	adds	r3, #1
 8006b0a:	9307      	str	r3, [sp, #28]
 8006b0c:	e030      	b.n	8006b70 <mpz_abs_add_bit+0xe8>
    }
  else
    {
      mp_limb_t cy;

      dp = d->_mp_d;
 8006b0e:	9b01      	ldr	r3, [sp, #4]
 8006b10:	689b      	ldr	r3, [r3, #8]
 8006b12:	9303      	str	r3, [sp, #12]

      cy = mpn_add_1 (dp + limb_index, dp + limb_index, dn - limb_index, bit);
 8006b14:	9b05      	ldr	r3, [sp, #20]
 8006b16:	009b      	lsls	r3, r3, #2
 8006b18:	9a03      	ldr	r2, [sp, #12]
 8006b1a:	18d1      	adds	r1, r2, r3
 8006b1c:	9b05      	ldr	r3, [sp, #20]
 8006b1e:	009b      	lsls	r3, r3, #2
 8006b20:	9a03      	ldr	r2, [sp, #12]
 8006b22:	441a      	add	r2, r3
 8006b24:	9807      	ldr	r0, [sp, #28]
 8006b26:	9b05      	ldr	r3, [sp, #20]
 8006b28:	1ac3      	subs	r3, r0, r3
 8006b2a:	4608      	mov	r0, r1
 8006b2c:	4611      	mov	r1, r2
 8006b2e:	461a      	mov	r2, r3
 8006b30:	9b04      	ldr	r3, [sp, #16]
 8006b32:	f7fa fc5b 	bl	80013ec <mpn_add_1>
 8006b36:	9002      	str	r0, [sp, #8]
      if (cy > 0)
 8006b38:	9b02      	ldr	r3, [sp, #8]
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d018      	beq.n	8006b70 <mpz_abs_add_bit+0xe8>
	{
	  dp = MPZ_REALLOC (d, dn + 1);
 8006b3e:	9b07      	ldr	r3, [sp, #28]
 8006b40:	1c5a      	adds	r2, r3, #1
 8006b42:	9b01      	ldr	r3, [sp, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	429a      	cmp	r2, r3
 8006b48:	dd07      	ble.n	8006b5a <mpz_abs_add_bit+0xd2>
 8006b4a:	9b07      	ldr	r3, [sp, #28]
 8006b4c:	3301      	adds	r3, #1
 8006b4e:	9801      	ldr	r0, [sp, #4]
 8006b50:	4619      	mov	r1, r3
 8006b52:	f7fc fe21 	bl	8003798 <mpz_realloc>
 8006b56:	4603      	mov	r3, r0
 8006b58:	e001      	b.n	8006b5e <mpz_abs_add_bit+0xd6>
 8006b5a:	9b01      	ldr	r3, [sp, #4]
 8006b5c:	689b      	ldr	r3, [r3, #8]
 8006b5e:	9303      	str	r3, [sp, #12]
	  dp[dn++] = cy;
 8006b60:	9b07      	ldr	r3, [sp, #28]
 8006b62:	1c5a      	adds	r2, r3, #1
 8006b64:	9207      	str	r2, [sp, #28]
 8006b66:	009b      	lsls	r3, r3, #2
 8006b68:	9a03      	ldr	r2, [sp, #12]
 8006b6a:	4413      	add	r3, r2
 8006b6c:	9a02      	ldr	r2, [sp, #8]
 8006b6e:	601a      	str	r2, [r3, #0]
	}
    }

  d->_mp_size = (d->_mp_size < 0) ? - dn : dn;
 8006b70:	9b01      	ldr	r3, [sp, #4]
 8006b72:	685b      	ldr	r3, [r3, #4]
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	da02      	bge.n	8006b7e <mpz_abs_add_bit+0xf6>
 8006b78:	9b07      	ldr	r3, [sp, #28]
 8006b7a:	425b      	negs	r3, r3
 8006b7c:	e000      	b.n	8006b80 <mpz_abs_add_bit+0xf8>
 8006b7e:	9b07      	ldr	r3, [sp, #28]
 8006b80:	9a01      	ldr	r2, [sp, #4]
 8006b82:	6053      	str	r3, [r2, #4]
}
 8006b84:	b009      	add	sp, #36	; 0x24
 8006b86:	f85d fb04 	ldr.w	pc, [sp], #4
 8006b8a:	bf00      	nop

08006b8c <mpz_abs_sub_bit>:

static void
mpz_abs_sub_bit (mpz_t d, mp_bitcnt_t bit_index)
{
 8006b8c:	b500      	push	{lr}
 8006b8e:	b089      	sub	sp, #36	; 0x24
 8006b90:	9001      	str	r0, [sp, #4]
 8006b92:	9100      	str	r1, [sp, #0]
  mp_size_t dn, limb_index;
  mp_ptr dp;
  mp_limb_t bit;

  dn = GMP_ABS (d->_mp_size);
 8006b94:	9b01      	ldr	r3, [sp, #4]
 8006b96:	685b      	ldr	r3, [r3, #4]
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	bfb8      	it	lt
 8006b9c:	425b      	neglt	r3, r3
 8006b9e:	9307      	str	r3, [sp, #28]
  dp = d->_mp_d;
 8006ba0:	9b01      	ldr	r3, [sp, #4]
 8006ba2:	689b      	ldr	r3, [r3, #8]
 8006ba4:	9306      	str	r3, [sp, #24]

  limb_index = bit_index / GMP_LIMB_BITS;
 8006ba6:	9b00      	ldr	r3, [sp, #0]
 8006ba8:	095b      	lsrs	r3, r3, #5
 8006baa:	9305      	str	r3, [sp, #20]
  bit = (mp_limb_t) 1 << (bit_index % GMP_LIMB_BITS);
 8006bac:	9b00      	ldr	r3, [sp, #0]
 8006bae:	f003 031f 	and.w	r3, r3, #31
 8006bb2:	2201      	movs	r2, #1
 8006bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8006bb8:	9304      	str	r3, [sp, #16]

  assert (limb_index < dn);
 8006bba:	9a05      	ldr	r2, [sp, #20]
 8006bbc:	9b07      	ldr	r3, [sp, #28]
 8006bbe:	429a      	cmp	r2, r3
 8006bc0:	db0f      	blt.n	8006be2 <mpz_abs_sub_bit+0x56>
 8006bc2:	f642 2014 	movw	r0, #10772	; 0x2a14
 8006bc6:	f6c0 0001 	movt	r0, #2049	; 0x801
 8006bca:	f44f 615f 	mov.w	r1, #3568	; 0xdf0
 8006bce:	f243 129c 	movw	r2, #12700	; 0x319c
 8006bd2:	f6c0 0201 	movt	r2, #2049	; 0x801
 8006bd6:	f642 53a8 	movw	r3, #11688	; 0x2da8
 8006bda:	f6c0 0301 	movt	r3, #2049	; 0x801
 8006bde:	f005 fe1f 	bl	800c820 <__assert_func>

  gmp_assert_nocarry (mpn_sub_1 (dp + limb_index, dp + limb_index,
 8006be2:	9b05      	ldr	r3, [sp, #20]
 8006be4:	009b      	lsls	r3, r3, #2
 8006be6:	9a06      	ldr	r2, [sp, #24]
 8006be8:	18d1      	adds	r1, r2, r3
 8006bea:	9b05      	ldr	r3, [sp, #20]
 8006bec:	009b      	lsls	r3, r3, #2
 8006bee:	9a06      	ldr	r2, [sp, #24]
 8006bf0:	441a      	add	r2, r3
 8006bf2:	9807      	ldr	r0, [sp, #28]
 8006bf4:	9b05      	ldr	r3, [sp, #20]
 8006bf6:	1ac3      	subs	r3, r0, r3
 8006bf8:	4608      	mov	r0, r1
 8006bfa:	4611      	mov	r1, r2
 8006bfc:	461a      	mov	r2, r3
 8006bfe:	9b04      	ldr	r3, [sp, #16]
 8006c00:	f7fa fcb0 	bl	8001564 <mpn_sub_1>
 8006c04:	9003      	str	r0, [sp, #12]
 8006c06:	9b03      	ldr	r3, [sp, #12]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d00f      	beq.n	8006c2c <mpz_abs_sub_bit+0xa0>
 8006c0c:	f642 2014 	movw	r0, #10772	; 0x2a14
 8006c10:	f6c0 0001 	movt	r0, #2049	; 0x801
 8006c14:	f640 51f3 	movw	r1, #3571	; 0xdf3
 8006c18:	f243 129c 	movw	r2, #12700	; 0x319c
 8006c1c:	f6c0 0201 	movt	r2, #2049	; 0x801
 8006c20:	f642 33f0 	movw	r3, #11248	; 0x2bf0
 8006c24:	f6c0 0301 	movt	r3, #2049	; 0x801
 8006c28:	f005 fdfa 	bl	800c820 <__assert_func>
				 dn - limb_index, bit));
  dn -= (dp[dn-1] == 0);
 8006c2c:	9b07      	ldr	r3, [sp, #28]
 8006c2e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006c32:	3b01      	subs	r3, #1
 8006c34:	009b      	lsls	r3, r3, #2
 8006c36:	9a06      	ldr	r2, [sp, #24]
 8006c38:	4413      	add	r3, r2
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	bf14      	ite	ne
 8006c40:	2300      	movne	r3, #0
 8006c42:	2301      	moveq	r3, #1
 8006c44:	b2db      	uxtb	r3, r3
 8006c46:	9a07      	ldr	r2, [sp, #28]
 8006c48:	1ad3      	subs	r3, r2, r3
 8006c4a:	9307      	str	r3, [sp, #28]
  d->_mp_size = (d->_mp_size < 0) ? - dn : dn;
 8006c4c:	9b01      	ldr	r3, [sp, #4]
 8006c4e:	685b      	ldr	r3, [r3, #4]
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	da02      	bge.n	8006c5a <mpz_abs_sub_bit+0xce>
 8006c54:	9b07      	ldr	r3, [sp, #28]
 8006c56:	425b      	negs	r3, r3
 8006c58:	e000      	b.n	8006c5c <mpz_abs_sub_bit+0xd0>
 8006c5a:	9b07      	ldr	r3, [sp, #28]
 8006c5c:	9a01      	ldr	r2, [sp, #4]
 8006c5e:	6053      	str	r3, [r2, #4]
}
 8006c60:	b009      	add	sp, #36	; 0x24
 8006c62:	f85d fb04 	ldr.w	pc, [sp], #4
 8006c66:	bf00      	nop

08006c68 <mpz_setbit>:

void
mpz_setbit (mpz_t d, mp_bitcnt_t bit_index)
{
 8006c68:	b500      	push	{lr}
 8006c6a:	b083      	sub	sp, #12
 8006c6c:	9001      	str	r0, [sp, #4]
 8006c6e:	9100      	str	r1, [sp, #0]
  if (!mpz_tstbit (d, bit_index))
 8006c70:	9801      	ldr	r0, [sp, #4]
 8006c72:	9900      	ldr	r1, [sp, #0]
 8006c74:	f7ff feb8 	bl	80069e8 <mpz_tstbit>
 8006c78:	4603      	mov	r3, r0
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d10c      	bne.n	8006c98 <mpz_setbit+0x30>
    {
      if (d->_mp_size >= 0)
 8006c7e:	9b01      	ldr	r3, [sp, #4]
 8006c80:	685b      	ldr	r3, [r3, #4]
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	db04      	blt.n	8006c90 <mpz_setbit+0x28>
	mpz_abs_add_bit (d, bit_index);
 8006c86:	9801      	ldr	r0, [sp, #4]
 8006c88:	9900      	ldr	r1, [sp, #0]
 8006c8a:	f7ff fefd 	bl	8006a88 <mpz_abs_add_bit>
 8006c8e:	e003      	b.n	8006c98 <mpz_setbit+0x30>
      else
	mpz_abs_sub_bit (d, bit_index);
 8006c90:	9801      	ldr	r0, [sp, #4]
 8006c92:	9900      	ldr	r1, [sp, #0]
 8006c94:	f7ff ff7a 	bl	8006b8c <mpz_abs_sub_bit>
    }
}
 8006c98:	b003      	add	sp, #12
 8006c9a:	f85d fb04 	ldr.w	pc, [sp], #4
 8006c9e:	bf00      	nop

08006ca0 <mpz_clrbit>:

void
mpz_clrbit (mpz_t d, mp_bitcnt_t bit_index)
{
 8006ca0:	b500      	push	{lr}
 8006ca2:	b083      	sub	sp, #12
 8006ca4:	9001      	str	r0, [sp, #4]
 8006ca6:	9100      	str	r1, [sp, #0]
  if (mpz_tstbit (d, bit_index))
 8006ca8:	9801      	ldr	r0, [sp, #4]
 8006caa:	9900      	ldr	r1, [sp, #0]
 8006cac:	f7ff fe9c 	bl	80069e8 <mpz_tstbit>
 8006cb0:	4603      	mov	r3, r0
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d00c      	beq.n	8006cd0 <mpz_clrbit+0x30>
    {
      if (d->_mp_size >= 0)
 8006cb6:	9b01      	ldr	r3, [sp, #4]
 8006cb8:	685b      	ldr	r3, [r3, #4]
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	db04      	blt.n	8006cc8 <mpz_clrbit+0x28>
	mpz_abs_sub_bit (d, bit_index);
 8006cbe:	9801      	ldr	r0, [sp, #4]
 8006cc0:	9900      	ldr	r1, [sp, #0]
 8006cc2:	f7ff ff63 	bl	8006b8c <mpz_abs_sub_bit>
 8006cc6:	e003      	b.n	8006cd0 <mpz_clrbit+0x30>
      else
	mpz_abs_add_bit (d, bit_index);
 8006cc8:	9801      	ldr	r0, [sp, #4]
 8006cca:	9900      	ldr	r1, [sp, #0]
 8006ccc:	f7ff fedc 	bl	8006a88 <mpz_abs_add_bit>
    }
}
 8006cd0:	b003      	add	sp, #12
 8006cd2:	f85d fb04 	ldr.w	pc, [sp], #4
 8006cd6:	bf00      	nop

08006cd8 <mpz_combit>:

void
mpz_combit (mpz_t d, mp_bitcnt_t bit_index)
{
 8006cd8:	b500      	push	{lr}
 8006cda:	b083      	sub	sp, #12
 8006cdc:	9001      	str	r0, [sp, #4]
 8006cde:	9100      	str	r1, [sp, #0]
  if (mpz_tstbit (d, bit_index) ^ (d->_mp_size < 0))
 8006ce0:	9801      	ldr	r0, [sp, #4]
 8006ce2:	9900      	ldr	r1, [sp, #0]
 8006ce4:	f7ff fe80 	bl	80069e8 <mpz_tstbit>
 8006ce8:	4602      	mov	r2, r0
 8006cea:	9b01      	ldr	r3, [sp, #4]
 8006cec:	685b      	ldr	r3, [r3, #4]
 8006cee:	0fdb      	lsrs	r3, r3, #31
 8006cf0:	b2db      	uxtb	r3, r3
 8006cf2:	429a      	cmp	r2, r3
 8006cf4:	d004      	beq.n	8006d00 <mpz_combit+0x28>
    mpz_abs_sub_bit (d, bit_index);
 8006cf6:	9801      	ldr	r0, [sp, #4]
 8006cf8:	9900      	ldr	r1, [sp, #0]
 8006cfa:	f7ff ff47 	bl	8006b8c <mpz_abs_sub_bit>
 8006cfe:	e003      	b.n	8006d08 <mpz_combit+0x30>
  else
    mpz_abs_add_bit (d, bit_index);
 8006d00:	9801      	ldr	r0, [sp, #4]
 8006d02:	9900      	ldr	r1, [sp, #0]
 8006d04:	f7ff fec0 	bl	8006a88 <mpz_abs_add_bit>
}
 8006d08:	b003      	add	sp, #12
 8006d0a:	f85d fb04 	ldr.w	pc, [sp], #4
 8006d0e:	bf00      	nop

08006d10 <mpz_com>:

void
mpz_com (mpz_t r, const mpz_t u)
{
 8006d10:	b500      	push	{lr}
 8006d12:	b083      	sub	sp, #12
 8006d14:	9001      	str	r0, [sp, #4]
 8006d16:	9100      	str	r1, [sp, #0]
  mpz_neg (r, u);
 8006d18:	9801      	ldr	r0, [sp, #4]
 8006d1a:	9900      	ldr	r1, [sp, #0]
 8006d1c:	f7fd fa66 	bl	80041ec <mpz_neg>
  mpz_sub_ui (r, r, 1);
 8006d20:	9801      	ldr	r0, [sp, #4]
 8006d22:	9901      	ldr	r1, [sp, #4]
 8006d24:	2201      	movs	r2, #1
 8006d26:	f7fd fb59 	bl	80043dc <mpz_sub_ui>
}
 8006d2a:	b003      	add	sp, #12
 8006d2c:	f85d fb04 	ldr.w	pc, [sp], #4

08006d30 <mpz_and>:

void
mpz_and (mpz_t r, const mpz_t u, const mpz_t v)
{
 8006d30:	b500      	push	{lr}
 8006d32:	b097      	sub	sp, #92	; 0x5c
 8006d34:	9003      	str	r0, [sp, #12]
 8006d36:	9102      	str	r1, [sp, #8]
 8006d38:	9201      	str	r2, [sp, #4]

  mp_limb_t ux, vx, rx;
  mp_limb_t uc, vc, rc;
  mp_limb_t ul, vl, rl;

  un = GMP_ABS (u->_mp_size);
 8006d3a:	9b02      	ldr	r3, [sp, #8]
 8006d3c:	685b      	ldr	r3, [r3, #4]
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	bfb8      	it	lt
 8006d42:	425b      	neglt	r3, r3
 8006d44:	9315      	str	r3, [sp, #84]	; 0x54
  vn = GMP_ABS (v->_mp_size);
 8006d46:	9b01      	ldr	r3, [sp, #4]
 8006d48:	685b      	ldr	r3, [r3, #4]
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	bfb8      	it	lt
 8006d4e:	425b      	neglt	r3, r3
 8006d50:	9314      	str	r3, [sp, #80]	; 0x50
  if (un < vn)
 8006d52:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006d54:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006d56:	429a      	cmp	r2, r3
 8006d58:	da0b      	bge.n	8006d72 <mpz_and+0x42>
    {
      MPZ_SRCPTR_SWAP (u, v);
 8006d5a:	9b02      	ldr	r3, [sp, #8]
 8006d5c:	930e      	str	r3, [sp, #56]	; 0x38
 8006d5e:	9b01      	ldr	r3, [sp, #4]
 8006d60:	9302      	str	r3, [sp, #8]
 8006d62:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006d64:	9301      	str	r3, [sp, #4]
      MP_SIZE_T_SWAP (un, vn);
 8006d66:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006d68:	930d      	str	r3, [sp, #52]	; 0x34
 8006d6a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006d6c:	9315      	str	r3, [sp, #84]	; 0x54
 8006d6e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006d70:	9314      	str	r3, [sp, #80]	; 0x50
    }
  if (vn == 0)
 8006d72:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d103      	bne.n	8006d80 <mpz_and+0x50>
    {
      r->_mp_size = 0;
 8006d78:	9b03      	ldr	r3, [sp, #12]
 8006d7a:	2200      	movs	r2, #0
 8006d7c:	605a      	str	r2, [r3, #4]
      return;
 8006d7e:	e0d6      	b.n	8006f2e <mpz_and+0x1fe>
    }

  uc = u->_mp_size < 0;
 8006d80:	9b02      	ldr	r3, [sp, #8]
 8006d82:	685b      	ldr	r3, [r3, #4]
 8006d84:	0fdb      	lsrs	r3, r3, #31
 8006d86:	b2db      	uxtb	r3, r3
 8006d88:	9311      	str	r3, [sp, #68]	; 0x44
  vc = v->_mp_size < 0;
 8006d8a:	9b01      	ldr	r3, [sp, #4]
 8006d8c:	685b      	ldr	r3, [r3, #4]
 8006d8e:	0fdb      	lsrs	r3, r3, #31
 8006d90:	b2db      	uxtb	r3, r3
 8006d92:	9310      	str	r3, [sp, #64]	; 0x40
  rc = uc & vc;
 8006d94:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006d96:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006d98:	4013      	ands	r3, r2
 8006d9a:	930f      	str	r3, [sp, #60]	; 0x3c

  ux = -uc;
 8006d9c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006d9e:	425b      	negs	r3, r3
 8006da0:	930c      	str	r3, [sp, #48]	; 0x30
  vx = -vc;
 8006da2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006da4:	425b      	negs	r3, r3
 8006da6:	930b      	str	r3, [sp, #44]	; 0x2c
  rx = -rc;
 8006da8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006daa:	425b      	negs	r3, r3
 8006dac:	930a      	str	r3, [sp, #40]	; 0x28

  /* If the smaller input is positive, higher limbs don't matter. */
  rn = vx ? un : vn;
 8006dae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d001      	beq.n	8006db8 <mpz_and+0x88>
 8006db4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006db6:	e000      	b.n	8006dba <mpz_and+0x8a>
 8006db8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006dba:	9313      	str	r3, [sp, #76]	; 0x4c

  rp = MPZ_REALLOC (r, rn + rc);
 8006dbc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006dbe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006dc0:	441a      	add	r2, r3
 8006dc2:	9b03      	ldr	r3, [sp, #12]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	429a      	cmp	r2, r3
 8006dc8:	d908      	bls.n	8006ddc <mpz_and+0xac>
 8006dca:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006dcc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006dce:	4413      	add	r3, r2
 8006dd0:	9803      	ldr	r0, [sp, #12]
 8006dd2:	4619      	mov	r1, r3
 8006dd4:	f7fc fce0 	bl	8003798 <mpz_realloc>
 8006dd8:	4603      	mov	r3, r0
 8006dda:	e001      	b.n	8006de0 <mpz_and+0xb0>
 8006ddc:	9b03      	ldr	r3, [sp, #12]
 8006dde:	689b      	ldr	r3, [r3, #8]
 8006de0:	9309      	str	r3, [sp, #36]	; 0x24

  up = u->_mp_d;
 8006de2:	9b02      	ldr	r3, [sp, #8]
 8006de4:	689b      	ldr	r3, [r3, #8]
 8006de6:	9308      	str	r3, [sp, #32]
  vp = v->_mp_d;
 8006de8:	9b01      	ldr	r3, [sp, #4]
 8006dea:	689b      	ldr	r3, [r3, #8]
 8006dec:	9307      	str	r3, [sp, #28]

  i = 0;
 8006dee:	2300      	movs	r3, #0
 8006df0:	9312      	str	r3, [sp, #72]	; 0x48
  do
    {
      ul = (up[i] ^ ux) + uc;
 8006df2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006df4:	009b      	lsls	r3, r3, #2
 8006df6:	9a08      	ldr	r2, [sp, #32]
 8006df8:	4413      	add	r3, r2
 8006dfa:	681a      	ldr	r2, [r3, #0]
 8006dfc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006dfe:	405a      	eors	r2, r3
 8006e00:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006e02:	4413      	add	r3, r2
 8006e04:	9306      	str	r3, [sp, #24]
      uc = ul < uc;
 8006e06:	9a06      	ldr	r2, [sp, #24]
 8006e08:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006e0a:	429a      	cmp	r2, r3
 8006e0c:	bf2c      	ite	cs
 8006e0e:	2300      	movcs	r3, #0
 8006e10:	2301      	movcc	r3, #1
 8006e12:	b2db      	uxtb	r3, r3
 8006e14:	9311      	str	r3, [sp, #68]	; 0x44

      vl = (vp[i] ^ vx) + vc;
 8006e16:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006e18:	009b      	lsls	r3, r3, #2
 8006e1a:	9a07      	ldr	r2, [sp, #28]
 8006e1c:	4413      	add	r3, r2
 8006e1e:	681a      	ldr	r2, [r3, #0]
 8006e20:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006e22:	405a      	eors	r2, r3
 8006e24:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006e26:	4413      	add	r3, r2
 8006e28:	9305      	str	r3, [sp, #20]
      vc = vl < vc;
 8006e2a:	9a05      	ldr	r2, [sp, #20]
 8006e2c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006e2e:	429a      	cmp	r2, r3
 8006e30:	bf2c      	ite	cs
 8006e32:	2300      	movcs	r3, #0
 8006e34:	2301      	movcc	r3, #1
 8006e36:	b2db      	uxtb	r3, r3
 8006e38:	9310      	str	r3, [sp, #64]	; 0x40

      rl = ( (ul & vl) ^ rx) + rc;
 8006e3a:	9a06      	ldr	r2, [sp, #24]
 8006e3c:	9b05      	ldr	r3, [sp, #20]
 8006e3e:	401a      	ands	r2, r3
 8006e40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e42:	405a      	eors	r2, r3
 8006e44:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006e46:	4413      	add	r3, r2
 8006e48:	9304      	str	r3, [sp, #16]
      rc = rl < rc;
 8006e4a:	9a04      	ldr	r2, [sp, #16]
 8006e4c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006e4e:	429a      	cmp	r2, r3
 8006e50:	bf2c      	ite	cs
 8006e52:	2300      	movcs	r3, #0
 8006e54:	2301      	movcc	r3, #1
 8006e56:	b2db      	uxtb	r3, r3
 8006e58:	930f      	str	r3, [sp, #60]	; 0x3c
      rp[i] = rl;
 8006e5a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006e5c:	009b      	lsls	r3, r3, #2
 8006e5e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006e60:	4413      	add	r3, r2
 8006e62:	9a04      	ldr	r2, [sp, #16]
 8006e64:	601a      	str	r2, [r3, #0]
    }
  while (++i < vn);
 8006e66:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006e68:	3301      	adds	r3, #1
 8006e6a:	9312      	str	r3, [sp, #72]	; 0x48
 8006e6c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006e6e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006e70:	429a      	cmp	r2, r3
 8006e72:	dbbe      	blt.n	8006df2 <mpz_and+0xc2>
  assert (vc == 0);
 8006e74:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d00f      	beq.n	8006e9a <mpz_and+0x16a>
 8006e7a:	f642 2014 	movw	r0, #10772	; 0x2a14
 8006e7e:	f6c0 0001 	movt	r0, #2049	; 0x801
 8006e82:	f640 6155 	movw	r1, #3669	; 0xe55
 8006e86:	f243 12ac 	movw	r2, #12716	; 0x31ac
 8006e8a:	f6c0 0201 	movt	r2, #2049	; 0x801
 8006e8e:	f642 53b8 	movw	r3, #11704	; 0x2db8
 8006e92:	f6c0 0301 	movt	r3, #2049	; 0x801
 8006e96:	f005 fcc3 	bl	800c820 <__assert_func>

  for (; i < rn; i++)
 8006e9a:	e02a      	b.n	8006ef2 <mpz_and+0x1c2>
    {
      ul = (up[i] ^ ux) + uc;
 8006e9c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006e9e:	009b      	lsls	r3, r3, #2
 8006ea0:	9a08      	ldr	r2, [sp, #32]
 8006ea2:	4413      	add	r3, r2
 8006ea4:	681a      	ldr	r2, [r3, #0]
 8006ea6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006ea8:	405a      	eors	r2, r3
 8006eaa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006eac:	4413      	add	r3, r2
 8006eae:	9306      	str	r3, [sp, #24]
      uc = ul < uc;
 8006eb0:	9a06      	ldr	r2, [sp, #24]
 8006eb2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006eb4:	429a      	cmp	r2, r3
 8006eb6:	bf2c      	ite	cs
 8006eb8:	2300      	movcs	r3, #0
 8006eba:	2301      	movcc	r3, #1
 8006ebc:	b2db      	uxtb	r3, r3
 8006ebe:	9311      	str	r3, [sp, #68]	; 0x44

      rl = ( (ul & vx) ^ rx) + rc;
 8006ec0:	9a06      	ldr	r2, [sp, #24]
 8006ec2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ec4:	401a      	ands	r2, r3
 8006ec6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ec8:	405a      	eors	r2, r3
 8006eca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006ecc:	4413      	add	r3, r2
 8006ece:	9304      	str	r3, [sp, #16]
      rc = rl < rc;
 8006ed0:	9a04      	ldr	r2, [sp, #16]
 8006ed2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006ed4:	429a      	cmp	r2, r3
 8006ed6:	bf2c      	ite	cs
 8006ed8:	2300      	movcs	r3, #0
 8006eda:	2301      	movcc	r3, #1
 8006edc:	b2db      	uxtb	r3, r3
 8006ede:	930f      	str	r3, [sp, #60]	; 0x3c
      rp[i] = rl;
 8006ee0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006ee2:	009b      	lsls	r3, r3, #2
 8006ee4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006ee6:	4413      	add	r3, r2
 8006ee8:	9a04      	ldr	r2, [sp, #16]
 8006eea:	601a      	str	r2, [r3, #0]
      rp[i] = rl;
    }
  while (++i < vn);
  assert (vc == 0);

  for (; i < rn; i++)
 8006eec:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006eee:	3301      	adds	r3, #1
 8006ef0:	9312      	str	r3, [sp, #72]	; 0x48
 8006ef2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006ef4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006ef6:	429a      	cmp	r2, r3
 8006ef8:	dbd0      	blt.n	8006e9c <mpz_and+0x16c>

      rl = ( (ul & vx) ^ rx) + rc;
      rc = rl < rc;
      rp[i] = rl;
    }
  if (rc)
 8006efa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d008      	beq.n	8006f12 <mpz_and+0x1e2>
    rp[rn++] = rc;
 8006f00:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006f02:	1c5a      	adds	r2, r3, #1
 8006f04:	9213      	str	r2, [sp, #76]	; 0x4c
 8006f06:	009b      	lsls	r3, r3, #2
 8006f08:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006f0a:	4413      	add	r3, r2
 8006f0c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006f0e:	601a      	str	r2, [r3, #0]
 8006f10:	e004      	b.n	8006f1c <mpz_and+0x1ec>
  else
    rn = mpn_normalized_size (rp, rn);
 8006f12:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006f14:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8006f16:	f7fa fa3b 	bl	8001390 <mpn_normalized_size>
 8006f1a:	9013      	str	r0, [sp, #76]	; 0x4c

  r->_mp_size = rx ? -rn : rn;
 8006f1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d002      	beq.n	8006f28 <mpz_and+0x1f8>
 8006f22:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006f24:	425b      	negs	r3, r3
 8006f26:	e000      	b.n	8006f2a <mpz_and+0x1fa>
 8006f28:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006f2a:	9a03      	ldr	r2, [sp, #12]
 8006f2c:	6053      	str	r3, [r2, #4]
}
 8006f2e:	b017      	add	sp, #92	; 0x5c
 8006f30:	f85d fb04 	ldr.w	pc, [sp], #4

08006f34 <mpz_ior>:

void
mpz_ior (mpz_t r, const mpz_t u, const mpz_t v)
{
 8006f34:	b500      	push	{lr}
 8006f36:	b097      	sub	sp, #92	; 0x5c
 8006f38:	9003      	str	r0, [sp, #12]
 8006f3a:	9102      	str	r1, [sp, #8]
 8006f3c:	9201      	str	r2, [sp, #4]

  mp_limb_t ux, vx, rx;
  mp_limb_t uc, vc, rc;
  mp_limb_t ul, vl, rl;

  un = GMP_ABS (u->_mp_size);
 8006f3e:	9b02      	ldr	r3, [sp, #8]
 8006f40:	685b      	ldr	r3, [r3, #4]
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	bfb8      	it	lt
 8006f46:	425b      	neglt	r3, r3
 8006f48:	9315      	str	r3, [sp, #84]	; 0x54
  vn = GMP_ABS (v->_mp_size);
 8006f4a:	9b01      	ldr	r3, [sp, #4]
 8006f4c:	685b      	ldr	r3, [r3, #4]
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	bfb8      	it	lt
 8006f52:	425b      	neglt	r3, r3
 8006f54:	9314      	str	r3, [sp, #80]	; 0x50
  if (un < vn)
 8006f56:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006f58:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006f5a:	429a      	cmp	r2, r3
 8006f5c:	da0b      	bge.n	8006f76 <mpz_ior+0x42>
    {
      MPZ_SRCPTR_SWAP (u, v);
 8006f5e:	9b02      	ldr	r3, [sp, #8]
 8006f60:	930e      	str	r3, [sp, #56]	; 0x38
 8006f62:	9b01      	ldr	r3, [sp, #4]
 8006f64:	9302      	str	r3, [sp, #8]
 8006f66:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006f68:	9301      	str	r3, [sp, #4]
      MP_SIZE_T_SWAP (un, vn);
 8006f6a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006f6c:	930d      	str	r3, [sp, #52]	; 0x34
 8006f6e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006f70:	9315      	str	r3, [sp, #84]	; 0x54
 8006f72:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f74:	9314      	str	r3, [sp, #80]	; 0x50
    }
  if (vn == 0)
 8006f76:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d104      	bne.n	8006f86 <mpz_ior+0x52>
    {
      mpz_set (r, u);
 8006f7c:	9803      	ldr	r0, [sp, #12]
 8006f7e:	9902      	ldr	r1, [sp, #8]
 8006f80:	f7fc fc60 	bl	8003844 <mpz_set>
      return;
 8006f84:	e0d6      	b.n	8007134 <mpz_ior+0x200>
    }

  uc = u->_mp_size < 0;
 8006f86:	9b02      	ldr	r3, [sp, #8]
 8006f88:	685b      	ldr	r3, [r3, #4]
 8006f8a:	0fdb      	lsrs	r3, r3, #31
 8006f8c:	b2db      	uxtb	r3, r3
 8006f8e:	9311      	str	r3, [sp, #68]	; 0x44
  vc = v->_mp_size < 0;
 8006f90:	9b01      	ldr	r3, [sp, #4]
 8006f92:	685b      	ldr	r3, [r3, #4]
 8006f94:	0fdb      	lsrs	r3, r3, #31
 8006f96:	b2db      	uxtb	r3, r3
 8006f98:	9310      	str	r3, [sp, #64]	; 0x40
  rc = uc | vc;
 8006f9a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006f9c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006f9e:	4313      	orrs	r3, r2
 8006fa0:	930f      	str	r3, [sp, #60]	; 0x3c

  ux = -uc;
 8006fa2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006fa4:	425b      	negs	r3, r3
 8006fa6:	930c      	str	r3, [sp, #48]	; 0x30
  vx = -vc;
 8006fa8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006faa:	425b      	negs	r3, r3
 8006fac:	930b      	str	r3, [sp, #44]	; 0x2c
  rx = -rc;
 8006fae:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006fb0:	425b      	negs	r3, r3
 8006fb2:	930a      	str	r3, [sp, #40]	; 0x28

  /* If the smaller input is negative, by sign extension higher limbs
     don't matter. */
  rn = vx ? vn : un;
 8006fb4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d001      	beq.n	8006fbe <mpz_ior+0x8a>
 8006fba:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006fbc:	e000      	b.n	8006fc0 <mpz_ior+0x8c>
 8006fbe:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006fc0:	9313      	str	r3, [sp, #76]	; 0x4c

  rp = MPZ_REALLOC (r, rn + rc);
 8006fc2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006fc4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006fc6:	441a      	add	r2, r3
 8006fc8:	9b03      	ldr	r3, [sp, #12]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	429a      	cmp	r2, r3
 8006fce:	d908      	bls.n	8006fe2 <mpz_ior+0xae>
 8006fd0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006fd2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006fd4:	4413      	add	r3, r2
 8006fd6:	9803      	ldr	r0, [sp, #12]
 8006fd8:	4619      	mov	r1, r3
 8006fda:	f7fc fbdd 	bl	8003798 <mpz_realloc>
 8006fde:	4603      	mov	r3, r0
 8006fe0:	e001      	b.n	8006fe6 <mpz_ior+0xb2>
 8006fe2:	9b03      	ldr	r3, [sp, #12]
 8006fe4:	689b      	ldr	r3, [r3, #8]
 8006fe6:	9309      	str	r3, [sp, #36]	; 0x24

  up = u->_mp_d;
 8006fe8:	9b02      	ldr	r3, [sp, #8]
 8006fea:	689b      	ldr	r3, [r3, #8]
 8006fec:	9308      	str	r3, [sp, #32]
  vp = v->_mp_d;
 8006fee:	9b01      	ldr	r3, [sp, #4]
 8006ff0:	689b      	ldr	r3, [r3, #8]
 8006ff2:	9307      	str	r3, [sp, #28]

  i = 0;
 8006ff4:	2300      	movs	r3, #0
 8006ff6:	9312      	str	r3, [sp, #72]	; 0x48
  do
    {
      ul = (up[i] ^ ux) + uc;
 8006ff8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006ffa:	009b      	lsls	r3, r3, #2
 8006ffc:	9a08      	ldr	r2, [sp, #32]
 8006ffe:	4413      	add	r3, r2
 8007000:	681a      	ldr	r2, [r3, #0]
 8007002:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007004:	405a      	eors	r2, r3
 8007006:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007008:	4413      	add	r3, r2
 800700a:	9306      	str	r3, [sp, #24]
      uc = ul < uc;
 800700c:	9a06      	ldr	r2, [sp, #24]
 800700e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007010:	429a      	cmp	r2, r3
 8007012:	bf2c      	ite	cs
 8007014:	2300      	movcs	r3, #0
 8007016:	2301      	movcc	r3, #1
 8007018:	b2db      	uxtb	r3, r3
 800701a:	9311      	str	r3, [sp, #68]	; 0x44

      vl = (vp[i] ^ vx) + vc;
 800701c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800701e:	009b      	lsls	r3, r3, #2
 8007020:	9a07      	ldr	r2, [sp, #28]
 8007022:	4413      	add	r3, r2
 8007024:	681a      	ldr	r2, [r3, #0]
 8007026:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007028:	405a      	eors	r2, r3
 800702a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800702c:	4413      	add	r3, r2
 800702e:	9305      	str	r3, [sp, #20]
      vc = vl < vc;
 8007030:	9a05      	ldr	r2, [sp, #20]
 8007032:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007034:	429a      	cmp	r2, r3
 8007036:	bf2c      	ite	cs
 8007038:	2300      	movcs	r3, #0
 800703a:	2301      	movcc	r3, #1
 800703c:	b2db      	uxtb	r3, r3
 800703e:	9310      	str	r3, [sp, #64]	; 0x40

      rl = ( (ul | vl) ^ rx) + rc;
 8007040:	9a06      	ldr	r2, [sp, #24]
 8007042:	9b05      	ldr	r3, [sp, #20]
 8007044:	431a      	orrs	r2, r3
 8007046:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007048:	405a      	eors	r2, r3
 800704a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800704c:	4413      	add	r3, r2
 800704e:	9304      	str	r3, [sp, #16]
      rc = rl < rc;
 8007050:	9a04      	ldr	r2, [sp, #16]
 8007052:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007054:	429a      	cmp	r2, r3
 8007056:	bf2c      	ite	cs
 8007058:	2300      	movcs	r3, #0
 800705a:	2301      	movcc	r3, #1
 800705c:	b2db      	uxtb	r3, r3
 800705e:	930f      	str	r3, [sp, #60]	; 0x3c
      rp[i] = rl;
 8007060:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007062:	009b      	lsls	r3, r3, #2
 8007064:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007066:	4413      	add	r3, r2
 8007068:	9a04      	ldr	r2, [sp, #16]
 800706a:	601a      	str	r2, [r3, #0]
    }
  while (++i < vn);
 800706c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800706e:	3301      	adds	r3, #1
 8007070:	9312      	str	r3, [sp, #72]	; 0x48
 8007072:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007074:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007076:	429a      	cmp	r2, r3
 8007078:	dbbe      	blt.n	8006ff8 <mpz_ior+0xc4>
  assert (vc == 0);
 800707a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800707c:	2b00      	cmp	r3, #0
 800707e:	d00f      	beq.n	80070a0 <mpz_ior+0x16c>
 8007080:	f642 2014 	movw	r0, #10772	; 0x2a14
 8007084:	f6c0 0001 	movt	r0, #2049	; 0x801
 8007088:	f640 619e 	movw	r1, #3742	; 0xe9e
 800708c:	f243 12b4 	movw	r2, #12724	; 0x31b4
 8007090:	f6c0 0201 	movt	r2, #2049	; 0x801
 8007094:	f642 53b8 	movw	r3, #11704	; 0x2db8
 8007098:	f6c0 0301 	movt	r3, #2049	; 0x801
 800709c:	f005 fbc0 	bl	800c820 <__assert_func>

  for (; i < rn; i++)
 80070a0:	e02a      	b.n	80070f8 <mpz_ior+0x1c4>
    {
      ul = (up[i] ^ ux) + uc;
 80070a2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80070a4:	009b      	lsls	r3, r3, #2
 80070a6:	9a08      	ldr	r2, [sp, #32]
 80070a8:	4413      	add	r3, r2
 80070aa:	681a      	ldr	r2, [r3, #0]
 80070ac:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80070ae:	405a      	eors	r2, r3
 80070b0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80070b2:	4413      	add	r3, r2
 80070b4:	9306      	str	r3, [sp, #24]
      uc = ul < uc;
 80070b6:	9a06      	ldr	r2, [sp, #24]
 80070b8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80070ba:	429a      	cmp	r2, r3
 80070bc:	bf2c      	ite	cs
 80070be:	2300      	movcs	r3, #0
 80070c0:	2301      	movcc	r3, #1
 80070c2:	b2db      	uxtb	r3, r3
 80070c4:	9311      	str	r3, [sp, #68]	; 0x44

      rl = ( (ul | vx) ^ rx) + rc;
 80070c6:	9a06      	ldr	r2, [sp, #24]
 80070c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80070ca:	431a      	orrs	r2, r3
 80070cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80070ce:	405a      	eors	r2, r3
 80070d0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80070d2:	4413      	add	r3, r2
 80070d4:	9304      	str	r3, [sp, #16]
      rc = rl < rc;
 80070d6:	9a04      	ldr	r2, [sp, #16]
 80070d8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80070da:	429a      	cmp	r2, r3
 80070dc:	bf2c      	ite	cs
 80070de:	2300      	movcs	r3, #0
 80070e0:	2301      	movcc	r3, #1
 80070e2:	b2db      	uxtb	r3, r3
 80070e4:	930f      	str	r3, [sp, #60]	; 0x3c
      rp[i] = rl;
 80070e6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80070e8:	009b      	lsls	r3, r3, #2
 80070ea:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80070ec:	4413      	add	r3, r2
 80070ee:	9a04      	ldr	r2, [sp, #16]
 80070f0:	601a      	str	r2, [r3, #0]
      rp[i] = rl;
    }
  while (++i < vn);
  assert (vc == 0);

  for (; i < rn; i++)
 80070f2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80070f4:	3301      	adds	r3, #1
 80070f6:	9312      	str	r3, [sp, #72]	; 0x48
 80070f8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80070fa:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80070fc:	429a      	cmp	r2, r3
 80070fe:	dbd0      	blt.n	80070a2 <mpz_ior+0x16e>

      rl = ( (ul | vx) ^ rx) + rc;
      rc = rl < rc;
      rp[i] = rl;
    }
  if (rc)
 8007100:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007102:	2b00      	cmp	r3, #0
 8007104:	d008      	beq.n	8007118 <mpz_ior+0x1e4>
    rp[rn++] = rc;
 8007106:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007108:	1c5a      	adds	r2, r3, #1
 800710a:	9213      	str	r2, [sp, #76]	; 0x4c
 800710c:	009b      	lsls	r3, r3, #2
 800710e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007110:	4413      	add	r3, r2
 8007112:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007114:	601a      	str	r2, [r3, #0]
 8007116:	e004      	b.n	8007122 <mpz_ior+0x1ee>
  else
    rn = mpn_normalized_size (rp, rn);
 8007118:	9809      	ldr	r0, [sp, #36]	; 0x24
 800711a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800711c:	f7fa f938 	bl	8001390 <mpn_normalized_size>
 8007120:	9013      	str	r0, [sp, #76]	; 0x4c

  r->_mp_size = rx ? -rn : rn;
 8007122:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007124:	2b00      	cmp	r3, #0
 8007126:	d002      	beq.n	800712e <mpz_ior+0x1fa>
 8007128:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800712a:	425b      	negs	r3, r3
 800712c:	e000      	b.n	8007130 <mpz_ior+0x1fc>
 800712e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007130:	9a03      	ldr	r2, [sp, #12]
 8007132:	6053      	str	r3, [r2, #4]
}
 8007134:	b017      	add	sp, #92	; 0x5c
 8007136:	f85d fb04 	ldr.w	pc, [sp], #4
 800713a:	bf00      	nop

0800713c <mpz_xor>:

void
mpz_xor (mpz_t r, const mpz_t u, const mpz_t v)
{
 800713c:	b500      	push	{lr}
 800713e:	b097      	sub	sp, #92	; 0x5c
 8007140:	9003      	str	r0, [sp, #12]
 8007142:	9102      	str	r1, [sp, #8]
 8007144:	9201      	str	r2, [sp, #4]

  mp_limb_t ux, vx, rx;
  mp_limb_t uc, vc, rc;
  mp_limb_t ul, vl, rl;

  un = GMP_ABS (u->_mp_size);
 8007146:	9b02      	ldr	r3, [sp, #8]
 8007148:	685b      	ldr	r3, [r3, #4]
 800714a:	2b00      	cmp	r3, #0
 800714c:	bfb8      	it	lt
 800714e:	425b      	neglt	r3, r3
 8007150:	9315      	str	r3, [sp, #84]	; 0x54
  vn = GMP_ABS (v->_mp_size);
 8007152:	9b01      	ldr	r3, [sp, #4]
 8007154:	685b      	ldr	r3, [r3, #4]
 8007156:	2b00      	cmp	r3, #0
 8007158:	bfb8      	it	lt
 800715a:	425b      	neglt	r3, r3
 800715c:	9314      	str	r3, [sp, #80]	; 0x50
  if (un < vn)
 800715e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007160:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007162:	429a      	cmp	r2, r3
 8007164:	da0b      	bge.n	800717e <mpz_xor+0x42>
    {
      MPZ_SRCPTR_SWAP (u, v);
 8007166:	9b02      	ldr	r3, [sp, #8]
 8007168:	930f      	str	r3, [sp, #60]	; 0x3c
 800716a:	9b01      	ldr	r3, [sp, #4]
 800716c:	9302      	str	r3, [sp, #8]
 800716e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007170:	9301      	str	r3, [sp, #4]
      MP_SIZE_T_SWAP (un, vn);
 8007172:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007174:	930e      	str	r3, [sp, #56]	; 0x38
 8007176:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007178:	9315      	str	r3, [sp, #84]	; 0x54
 800717a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800717c:	9314      	str	r3, [sp, #80]	; 0x50
    }
  if (vn == 0)
 800717e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007180:	2b00      	cmp	r3, #0
 8007182:	d104      	bne.n	800718e <mpz_xor+0x52>
    {
      mpz_set (r, u);
 8007184:	9803      	ldr	r0, [sp, #12]
 8007186:	9902      	ldr	r1, [sp, #8]
 8007188:	f7fc fb5c 	bl	8003844 <mpz_set>
      return;
 800718c:	e0cd      	b.n	800732a <mpz_xor+0x1ee>
    }

  uc = u->_mp_size < 0;
 800718e:	9b02      	ldr	r3, [sp, #8]
 8007190:	685b      	ldr	r3, [r3, #4]
 8007192:	0fdb      	lsrs	r3, r3, #31
 8007194:	b2db      	uxtb	r3, r3
 8007196:	9312      	str	r3, [sp, #72]	; 0x48
  vc = v->_mp_size < 0;
 8007198:	9b01      	ldr	r3, [sp, #4]
 800719a:	685b      	ldr	r3, [r3, #4]
 800719c:	0fdb      	lsrs	r3, r3, #31
 800719e:	b2db      	uxtb	r3, r3
 80071a0:	9311      	str	r3, [sp, #68]	; 0x44
  rc = uc ^ vc;
 80071a2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80071a4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80071a6:	4053      	eors	r3, r2
 80071a8:	9310      	str	r3, [sp, #64]	; 0x40

  ux = -uc;
 80071aa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80071ac:	425b      	negs	r3, r3
 80071ae:	930d      	str	r3, [sp, #52]	; 0x34
  vx = -vc;
 80071b0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80071b2:	425b      	negs	r3, r3
 80071b4:	930c      	str	r3, [sp, #48]	; 0x30
  rx = -rc;
 80071b6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80071b8:	425b      	negs	r3, r3
 80071ba:	930b      	str	r3, [sp, #44]	; 0x2c

  rp = MPZ_REALLOC (r, un + rc);
 80071bc:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80071be:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80071c0:	441a      	add	r2, r3
 80071c2:	9b03      	ldr	r3, [sp, #12]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	429a      	cmp	r2, r3
 80071c8:	d908      	bls.n	80071dc <mpz_xor+0xa0>
 80071ca:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80071cc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80071ce:	4413      	add	r3, r2
 80071d0:	9803      	ldr	r0, [sp, #12]
 80071d2:	4619      	mov	r1, r3
 80071d4:	f7fc fae0 	bl	8003798 <mpz_realloc>
 80071d8:	4603      	mov	r3, r0
 80071da:	e001      	b.n	80071e0 <mpz_xor+0xa4>
 80071dc:	9b03      	ldr	r3, [sp, #12]
 80071de:	689b      	ldr	r3, [r3, #8]
 80071e0:	930a      	str	r3, [sp, #40]	; 0x28

  up = u->_mp_d;
 80071e2:	9b02      	ldr	r3, [sp, #8]
 80071e4:	689b      	ldr	r3, [r3, #8]
 80071e6:	9309      	str	r3, [sp, #36]	; 0x24
  vp = v->_mp_d;
 80071e8:	9b01      	ldr	r3, [sp, #4]
 80071ea:	689b      	ldr	r3, [r3, #8]
 80071ec:	9308      	str	r3, [sp, #32]

  i = 0;
 80071ee:	2300      	movs	r3, #0
 80071f0:	9313      	str	r3, [sp, #76]	; 0x4c
  do
    {
      ul = (up[i] ^ ux) + uc;
 80071f2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80071f4:	009b      	lsls	r3, r3, #2
 80071f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80071f8:	4413      	add	r3, r2
 80071fa:	681a      	ldr	r2, [r3, #0]
 80071fc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80071fe:	405a      	eors	r2, r3
 8007200:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007202:	4413      	add	r3, r2
 8007204:	9307      	str	r3, [sp, #28]
      uc = ul < uc;
 8007206:	9a07      	ldr	r2, [sp, #28]
 8007208:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800720a:	429a      	cmp	r2, r3
 800720c:	bf2c      	ite	cs
 800720e:	2300      	movcs	r3, #0
 8007210:	2301      	movcc	r3, #1
 8007212:	b2db      	uxtb	r3, r3
 8007214:	9312      	str	r3, [sp, #72]	; 0x48

      vl = (vp[i] ^ vx) + vc;
 8007216:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007218:	009b      	lsls	r3, r3, #2
 800721a:	9a08      	ldr	r2, [sp, #32]
 800721c:	4413      	add	r3, r2
 800721e:	681a      	ldr	r2, [r3, #0]
 8007220:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007222:	405a      	eors	r2, r3
 8007224:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007226:	4413      	add	r3, r2
 8007228:	9306      	str	r3, [sp, #24]
      vc = vl < vc;
 800722a:	9a06      	ldr	r2, [sp, #24]
 800722c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800722e:	429a      	cmp	r2, r3
 8007230:	bf2c      	ite	cs
 8007232:	2300      	movcs	r3, #0
 8007234:	2301      	movcc	r3, #1
 8007236:	b2db      	uxtb	r3, r3
 8007238:	9311      	str	r3, [sp, #68]	; 0x44

      rl = (ul ^ vl ^ rx) + rc;
 800723a:	9a07      	ldr	r2, [sp, #28]
 800723c:	9b06      	ldr	r3, [sp, #24]
 800723e:	405a      	eors	r2, r3
 8007240:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007242:	405a      	eors	r2, r3
 8007244:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007246:	4413      	add	r3, r2
 8007248:	9305      	str	r3, [sp, #20]
      rc = rl < rc;
 800724a:	9a05      	ldr	r2, [sp, #20]
 800724c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800724e:	429a      	cmp	r2, r3
 8007250:	bf2c      	ite	cs
 8007252:	2300      	movcs	r3, #0
 8007254:	2301      	movcc	r3, #1
 8007256:	b2db      	uxtb	r3, r3
 8007258:	9310      	str	r3, [sp, #64]	; 0x40
      rp[i] = rl;
 800725a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800725c:	009b      	lsls	r3, r3, #2
 800725e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007260:	4413      	add	r3, r2
 8007262:	9a05      	ldr	r2, [sp, #20]
 8007264:	601a      	str	r2, [r3, #0]
    }
  while (++i < vn);
 8007266:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007268:	3301      	adds	r3, #1
 800726a:	9313      	str	r3, [sp, #76]	; 0x4c
 800726c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800726e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007270:	429a      	cmp	r2, r3
 8007272:	dbbe      	blt.n	80071f2 <mpz_xor+0xb6>
  assert (vc == 0);
 8007274:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007276:	2b00      	cmp	r3, #0
 8007278:	d00f      	beq.n	800729a <mpz_xor+0x15e>
 800727a:	f642 2014 	movw	r0, #10772	; 0x2a14
 800727e:	f6c0 0001 	movt	r0, #2049	; 0x801
 8007282:	f640 61e3 	movw	r1, #3811	; 0xee3
 8007286:	f243 12bc 	movw	r2, #12732	; 0x31bc
 800728a:	f6c0 0201 	movt	r2, #2049	; 0x801
 800728e:	f642 53b8 	movw	r3, #11704	; 0x2db8
 8007292:	f6c0 0301 	movt	r3, #2049	; 0x801
 8007296:	f005 fac3 	bl	800c820 <__assert_func>

  for (; i < un; i++)
 800729a:	e028      	b.n	80072ee <mpz_xor+0x1b2>
    {
      ul = (up[i] ^ ux) + uc;
 800729c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800729e:	009b      	lsls	r3, r3, #2
 80072a0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80072a2:	4413      	add	r3, r2
 80072a4:	681a      	ldr	r2, [r3, #0]
 80072a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80072a8:	405a      	eors	r2, r3
 80072aa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80072ac:	4413      	add	r3, r2
 80072ae:	9307      	str	r3, [sp, #28]
      uc = ul < uc;
 80072b0:	9a07      	ldr	r2, [sp, #28]
 80072b2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80072b4:	429a      	cmp	r2, r3
 80072b6:	bf2c      	ite	cs
 80072b8:	2300      	movcs	r3, #0
 80072ba:	2301      	movcc	r3, #1
 80072bc:	b2db      	uxtb	r3, r3
 80072be:	9312      	str	r3, [sp, #72]	; 0x48

      rl = (ul ^ ux) + rc;
 80072c0:	9a07      	ldr	r2, [sp, #28]
 80072c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80072c4:	405a      	eors	r2, r3
 80072c6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80072c8:	4413      	add	r3, r2
 80072ca:	9305      	str	r3, [sp, #20]
      rc = rl < rc;
 80072cc:	9a05      	ldr	r2, [sp, #20]
 80072ce:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80072d0:	429a      	cmp	r2, r3
 80072d2:	bf2c      	ite	cs
 80072d4:	2300      	movcs	r3, #0
 80072d6:	2301      	movcc	r3, #1
 80072d8:	b2db      	uxtb	r3, r3
 80072da:	9310      	str	r3, [sp, #64]	; 0x40
      rp[i] = rl;
 80072dc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80072de:	009b      	lsls	r3, r3, #2
 80072e0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80072e2:	4413      	add	r3, r2
 80072e4:	9a05      	ldr	r2, [sp, #20]
 80072e6:	601a      	str	r2, [r3, #0]
      rp[i] = rl;
    }
  while (++i < vn);
  assert (vc == 0);

  for (; i < un; i++)
 80072e8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80072ea:	3301      	adds	r3, #1
 80072ec:	9313      	str	r3, [sp, #76]	; 0x4c
 80072ee:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80072f0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80072f2:	429a      	cmp	r2, r3
 80072f4:	dbd2      	blt.n	800729c <mpz_xor+0x160>

      rl = (ul ^ ux) + rc;
      rc = rl < rc;
      rp[i] = rl;
    }
  if (rc)
 80072f6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d008      	beq.n	800730e <mpz_xor+0x1d2>
    rp[un++] = rc;
 80072fc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80072fe:	1c5a      	adds	r2, r3, #1
 8007300:	9215      	str	r2, [sp, #84]	; 0x54
 8007302:	009b      	lsls	r3, r3, #2
 8007304:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007306:	4413      	add	r3, r2
 8007308:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800730a:	601a      	str	r2, [r3, #0]
 800730c:	e004      	b.n	8007318 <mpz_xor+0x1dc>
  else
    un = mpn_normalized_size (rp, un);
 800730e:	980a      	ldr	r0, [sp, #40]	; 0x28
 8007310:	9915      	ldr	r1, [sp, #84]	; 0x54
 8007312:	f7fa f83d 	bl	8001390 <mpn_normalized_size>
 8007316:	9015      	str	r0, [sp, #84]	; 0x54

  r->_mp_size = rx ? -un : un;
 8007318:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800731a:	2b00      	cmp	r3, #0
 800731c:	d002      	beq.n	8007324 <mpz_xor+0x1e8>
 800731e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007320:	425b      	negs	r3, r3
 8007322:	e000      	b.n	8007326 <mpz_xor+0x1ea>
 8007324:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007326:	9a03      	ldr	r2, [sp, #12]
 8007328:	6053      	str	r3, [r2, #4]
}
 800732a:	b017      	add	sp, #92	; 0x5c
 800732c:	f85d fb04 	ldr.w	pc, [sp], #4

08007330 <gmp_popcount_limb>:

static unsigned
gmp_popcount_limb (mp_limb_t x)
{
 8007330:	b084      	sub	sp, #16
 8007332:	9001      	str	r0, [sp, #4]
  unsigned c;

  /* Do 16 bits at a time, to avoid limb-sized constants. */
  for (c = 0; x > 0; x >>= 16)
 8007334:	2300      	movs	r3, #0
 8007336:	9303      	str	r3, [sp, #12]
 8007338:	e02d      	b.n	8007396 <gmp_popcount_limb+0x66>
    {
      unsigned w = ((x >> 1) & 0x5555) + (x & 0x5555);
 800733a:	9b01      	ldr	r3, [sp, #4]
 800733c:	085b      	lsrs	r3, r3, #1
 800733e:	f245 5255 	movw	r2, #21845	; 0x5555
 8007342:	401a      	ands	r2, r3
 8007344:	9901      	ldr	r1, [sp, #4]
 8007346:	f245 5355 	movw	r3, #21845	; 0x5555
 800734a:	400b      	ands	r3, r1
 800734c:	4413      	add	r3, r2
 800734e:	9302      	str	r3, [sp, #8]
      w = ((w >> 2) & 0x3333) + (w & 0x3333);
 8007350:	9b02      	ldr	r3, [sp, #8]
 8007352:	089b      	lsrs	r3, r3, #2
 8007354:	f243 3233 	movw	r2, #13107	; 0x3333
 8007358:	401a      	ands	r2, r3
 800735a:	9902      	ldr	r1, [sp, #8]
 800735c:	f243 3333 	movw	r3, #13107	; 0x3333
 8007360:	400b      	ands	r3, r1
 8007362:	4413      	add	r3, r2
 8007364:	9302      	str	r3, [sp, #8]
      w = ((w >> 4) & 0x0f0f) + (w & 0x0f0f);
 8007366:	9b02      	ldr	r3, [sp, #8]
 8007368:	091b      	lsrs	r3, r3, #4
 800736a:	f640 720f 	movw	r2, #3855	; 0xf0f
 800736e:	401a      	ands	r2, r3
 8007370:	9902      	ldr	r1, [sp, #8]
 8007372:	f640 730f 	movw	r3, #3855	; 0xf0f
 8007376:	400b      	ands	r3, r1
 8007378:	4413      	add	r3, r2
 800737a:	9302      	str	r3, [sp, #8]
      w = (w >> 8) + (w & 0x00ff);
 800737c:	9b02      	ldr	r3, [sp, #8]
 800737e:	0a1a      	lsrs	r2, r3, #8
 8007380:	9b02      	ldr	r3, [sp, #8]
 8007382:	b2db      	uxtb	r3, r3
 8007384:	4413      	add	r3, r2
 8007386:	9302      	str	r3, [sp, #8]
      c += w;
 8007388:	9a03      	ldr	r2, [sp, #12]
 800738a:	9b02      	ldr	r3, [sp, #8]
 800738c:	4413      	add	r3, r2
 800738e:	9303      	str	r3, [sp, #12]
gmp_popcount_limb (mp_limb_t x)
{
  unsigned c;

  /* Do 16 bits at a time, to avoid limb-sized constants. */
  for (c = 0; x > 0; x >>= 16)
 8007390:	9b01      	ldr	r3, [sp, #4]
 8007392:	0c1b      	lsrs	r3, r3, #16
 8007394:	9301      	str	r3, [sp, #4]
 8007396:	9b01      	ldr	r3, [sp, #4]
 8007398:	2b00      	cmp	r3, #0
 800739a:	d1ce      	bne.n	800733a <gmp_popcount_limb+0xa>
      w = ((w >> 2) & 0x3333) + (w & 0x3333);
      w = ((w >> 4) & 0x0f0f) + (w & 0x0f0f);
      w = (w >> 8) + (w & 0x00ff);
      c += w;
    }
  return c;
 800739c:	9b03      	ldr	r3, [sp, #12]
}
 800739e:	4618      	mov	r0, r3
 80073a0:	b004      	add	sp, #16
 80073a2:	4770      	bx	lr

080073a4 <mpn_popcount>:

mp_bitcnt_t
mpn_popcount (mp_srcptr p, mp_size_t n)
{
 80073a4:	b500      	push	{lr}
 80073a6:	b085      	sub	sp, #20
 80073a8:	9001      	str	r0, [sp, #4]
 80073aa:	9100      	str	r1, [sp, #0]
  mp_size_t i;
  mp_bitcnt_t c;

  for (c = 0, i = 0; i < n; i++)
 80073ac:	2300      	movs	r3, #0
 80073ae:	9302      	str	r3, [sp, #8]
 80073b0:	2300      	movs	r3, #0
 80073b2:	9303      	str	r3, [sp, #12]
 80073b4:	e00e      	b.n	80073d4 <mpn_popcount+0x30>
    c += gmp_popcount_limb (p[i]);
 80073b6:	9b03      	ldr	r3, [sp, #12]
 80073b8:	009b      	lsls	r3, r3, #2
 80073ba:	9a01      	ldr	r2, [sp, #4]
 80073bc:	4413      	add	r3, r2
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	4618      	mov	r0, r3
 80073c2:	f7ff ffb5 	bl	8007330 <gmp_popcount_limb>
 80073c6:	4603      	mov	r3, r0
 80073c8:	9a02      	ldr	r2, [sp, #8]
 80073ca:	4413      	add	r3, r2
 80073cc:	9302      	str	r3, [sp, #8]
mpn_popcount (mp_srcptr p, mp_size_t n)
{
  mp_size_t i;
  mp_bitcnt_t c;

  for (c = 0, i = 0; i < n; i++)
 80073ce:	9b03      	ldr	r3, [sp, #12]
 80073d0:	3301      	adds	r3, #1
 80073d2:	9303      	str	r3, [sp, #12]
 80073d4:	9a03      	ldr	r2, [sp, #12]
 80073d6:	9b00      	ldr	r3, [sp, #0]
 80073d8:	429a      	cmp	r2, r3
 80073da:	dbec      	blt.n	80073b6 <mpn_popcount+0x12>
    c += gmp_popcount_limb (p[i]);

  return c;
 80073dc:	9b02      	ldr	r3, [sp, #8]
}
 80073de:	4618      	mov	r0, r3
 80073e0:	b005      	add	sp, #20
 80073e2:	f85d fb04 	ldr.w	pc, [sp], #4
 80073e6:	bf00      	nop

080073e8 <mpz_popcount>:

mp_bitcnt_t
mpz_popcount (const mpz_t u)
{
 80073e8:	b500      	push	{lr}
 80073ea:	b085      	sub	sp, #20
 80073ec:	9001      	str	r0, [sp, #4]
  mp_size_t un;

  un = u->_mp_size;
 80073ee:	9b01      	ldr	r3, [sp, #4]
 80073f0:	685b      	ldr	r3, [r3, #4]
 80073f2:	9303      	str	r3, [sp, #12]

  if (un < 0)
 80073f4:	9b03      	ldr	r3, [sp, #12]
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	da02      	bge.n	8007400 <mpz_popcount+0x18>
    return ~(mp_bitcnt_t) 0;
 80073fa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80073fe:	e006      	b.n	800740e <mpz_popcount+0x26>

  return mpn_popcount (u->_mp_d, un);
 8007400:	9b01      	ldr	r3, [sp, #4]
 8007402:	689b      	ldr	r3, [r3, #8]
 8007404:	4618      	mov	r0, r3
 8007406:	9903      	ldr	r1, [sp, #12]
 8007408:	f7ff ffcc 	bl	80073a4 <mpn_popcount>
 800740c:	4603      	mov	r3, r0
}
 800740e:	4618      	mov	r0, r3
 8007410:	b005      	add	sp, #20
 8007412:	f85d fb04 	ldr.w	pc, [sp], #4
 8007416:	bf00      	nop

08007418 <mpz_hamdist>:

mp_bitcnt_t
mpz_hamdist (const mpz_t u, const mpz_t v)
{
 8007418:	b500      	push	{lr}
 800741a:	b091      	sub	sp, #68	; 0x44
 800741c:	9001      	str	r0, [sp, #4]
 800741e:	9100      	str	r1, [sp, #0]
  mp_size_t un, vn, i;
  mp_limb_t uc, vc, ul, vl, comp;
  mp_srcptr up, vp;
  mp_bitcnt_t c;

  un = u->_mp_size;
 8007420:	9b01      	ldr	r3, [sp, #4]
 8007422:	685b      	ldr	r3, [r3, #4]
 8007424:	930f      	str	r3, [sp, #60]	; 0x3c
  vn = v->_mp_size;
 8007426:	9b00      	ldr	r3, [sp, #0]
 8007428:	685b      	ldr	r3, [r3, #4]
 800742a:	930e      	str	r3, [sp, #56]	; 0x38

  if ( (un ^ vn) < 0)
 800742c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800742e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007430:	4053      	eors	r3, r2
 8007432:	2b00      	cmp	r3, #0
 8007434:	da02      	bge.n	800743c <mpz_hamdist+0x24>
    return ~(mp_bitcnt_t) 0;
 8007436:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800743a:	e0ac      	b.n	8007596 <mpz_hamdist+0x17e>

  comp = - (uc = vc = (un < 0));
 800743c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800743e:	0fdb      	lsrs	r3, r3, #31
 8007440:	b2db      	uxtb	r3, r3
 8007442:	930b      	str	r3, [sp, #44]	; 0x2c
 8007444:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007446:	930c      	str	r3, [sp, #48]	; 0x30
 8007448:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800744a:	425b      	negs	r3, r3
 800744c:	9307      	str	r3, [sp, #28]
  if (uc)
 800744e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007450:	2b00      	cmp	r3, #0
 8007452:	d018      	beq.n	8007486 <mpz_hamdist+0x6e>
    {
      assert (vn < 0);
 8007454:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007456:	2b00      	cmp	r3, #0
 8007458:	db0f      	blt.n	800747a <mpz_hamdist+0x62>
 800745a:	f642 2014 	movw	r0, #10772	; 0x2a14
 800745e:	f6c0 0001 	movt	r0, #2049	; 0x801
 8007462:	f640 7131 	movw	r1, #3889	; 0xf31
 8007466:	f243 12c4 	movw	r2, #12740	; 0x31c4
 800746a:	f6c0 0201 	movt	r2, #2049	; 0x801
 800746e:	f642 53c0 	movw	r3, #11712	; 0x2dc0
 8007472:	f6c0 0301 	movt	r3, #2049	; 0x801
 8007476:	f005 f9d3 	bl	800c820 <__assert_func>
      un = -un;
 800747a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800747c:	425b      	negs	r3, r3
 800747e:	930f      	str	r3, [sp, #60]	; 0x3c
      vn = -vn;
 8007480:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007482:	425b      	negs	r3, r3
 8007484:	930e      	str	r3, [sp, #56]	; 0x38
    }

  up = u->_mp_d;
 8007486:	9b01      	ldr	r3, [sp, #4]
 8007488:	689b      	ldr	r3, [r3, #8]
 800748a:	930a      	str	r3, [sp, #40]	; 0x28
  vp = v->_mp_d;
 800748c:	9b00      	ldr	r3, [sp, #0]
 800748e:	689b      	ldr	r3, [r3, #8]
 8007490:	9309      	str	r3, [sp, #36]	; 0x24

  if (un < vn)
 8007492:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007494:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007496:	429a      	cmp	r2, r3
 8007498:	da0b      	bge.n	80074b2 <mpz_hamdist+0x9a>
    MPN_SRCPTR_SWAP (up, un, vp, vn);
 800749a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800749c:	9306      	str	r3, [sp, #24]
 800749e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80074a0:	930a      	str	r3, [sp, #40]	; 0x28
 80074a2:	9b06      	ldr	r3, [sp, #24]
 80074a4:	9309      	str	r3, [sp, #36]	; 0x24
 80074a6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80074a8:	9305      	str	r3, [sp, #20]
 80074aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80074ac:	930f      	str	r3, [sp, #60]	; 0x3c
 80074ae:	9b05      	ldr	r3, [sp, #20]
 80074b0:	930e      	str	r3, [sp, #56]	; 0x38

  for (i = 0, c = 0; i < vn; i++)
 80074b2:	2300      	movs	r3, #0
 80074b4:	930d      	str	r3, [sp, #52]	; 0x34
 80074b6:	2300      	movs	r3, #0
 80074b8:	9308      	str	r3, [sp, #32]
 80074ba:	e030      	b.n	800751e <mpz_hamdist+0x106>
    {
      ul = (up[i] ^ comp) + uc;
 80074bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80074be:	009b      	lsls	r3, r3, #2
 80074c0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80074c2:	4413      	add	r3, r2
 80074c4:	681a      	ldr	r2, [r3, #0]
 80074c6:	9b07      	ldr	r3, [sp, #28]
 80074c8:	405a      	eors	r2, r3
 80074ca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80074cc:	4413      	add	r3, r2
 80074ce:	9304      	str	r3, [sp, #16]
      uc = ul < uc;
 80074d0:	9a04      	ldr	r2, [sp, #16]
 80074d2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80074d4:	429a      	cmp	r2, r3
 80074d6:	bf2c      	ite	cs
 80074d8:	2300      	movcs	r3, #0
 80074da:	2301      	movcc	r3, #1
 80074dc:	b2db      	uxtb	r3, r3
 80074de:	930c      	str	r3, [sp, #48]	; 0x30

      vl = (vp[i] ^ comp) + vc;
 80074e0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80074e2:	009b      	lsls	r3, r3, #2
 80074e4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80074e6:	4413      	add	r3, r2
 80074e8:	681a      	ldr	r2, [r3, #0]
 80074ea:	9b07      	ldr	r3, [sp, #28]
 80074ec:	405a      	eors	r2, r3
 80074ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80074f0:	4413      	add	r3, r2
 80074f2:	9303      	str	r3, [sp, #12]
      vc = vl < vc;
 80074f4:	9a03      	ldr	r2, [sp, #12]
 80074f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80074f8:	429a      	cmp	r2, r3
 80074fa:	bf2c      	ite	cs
 80074fc:	2300      	movcs	r3, #0
 80074fe:	2301      	movcc	r3, #1
 8007500:	b2db      	uxtb	r3, r3
 8007502:	930b      	str	r3, [sp, #44]	; 0x2c

      c += gmp_popcount_limb (ul ^ vl);
 8007504:	9a04      	ldr	r2, [sp, #16]
 8007506:	9b03      	ldr	r3, [sp, #12]
 8007508:	4053      	eors	r3, r2
 800750a:	4618      	mov	r0, r3
 800750c:	f7ff ff10 	bl	8007330 <gmp_popcount_limb>
 8007510:	4603      	mov	r3, r0
 8007512:	9a08      	ldr	r2, [sp, #32]
 8007514:	4413      	add	r3, r2
 8007516:	9308      	str	r3, [sp, #32]
  vp = v->_mp_d;

  if (un < vn)
    MPN_SRCPTR_SWAP (up, un, vp, vn);

  for (i = 0, c = 0; i < vn; i++)
 8007518:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800751a:	3301      	adds	r3, #1
 800751c:	930d      	str	r3, [sp, #52]	; 0x34
 800751e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007520:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007522:	429a      	cmp	r2, r3
 8007524:	dbca      	blt.n	80074bc <mpz_hamdist+0xa4>
      vl = (vp[i] ^ comp) + vc;
      vc = vl < vc;

      c += gmp_popcount_limb (ul ^ vl);
    }
  assert (vc == 0);
 8007526:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007528:	2b00      	cmp	r3, #0
 800752a:	d00f      	beq.n	800754c <mpz_hamdist+0x134>
 800752c:	f642 2014 	movw	r0, #10772	; 0x2a14
 8007530:	f6c0 0001 	movt	r0, #2049	; 0x801
 8007534:	f640 7146 	movw	r1, #3910	; 0xf46
 8007538:	f243 12c4 	movw	r2, #12740	; 0x31c4
 800753c:	f6c0 0201 	movt	r2, #2049	; 0x801
 8007540:	f642 53b8 	movw	r3, #11704	; 0x2db8
 8007544:	f6c0 0301 	movt	r3, #2049	; 0x801
 8007548:	f005 f96a 	bl	800c820 <__assert_func>

  for (; i < un; i++)
 800754c:	e01e      	b.n	800758c <mpz_hamdist+0x174>
    {
      ul = (up[i] ^ comp) + uc;
 800754e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007550:	009b      	lsls	r3, r3, #2
 8007552:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007554:	4413      	add	r3, r2
 8007556:	681a      	ldr	r2, [r3, #0]
 8007558:	9b07      	ldr	r3, [sp, #28]
 800755a:	405a      	eors	r2, r3
 800755c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800755e:	4413      	add	r3, r2
 8007560:	9304      	str	r3, [sp, #16]
      uc = ul < uc;
 8007562:	9a04      	ldr	r2, [sp, #16]
 8007564:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007566:	429a      	cmp	r2, r3
 8007568:	bf2c      	ite	cs
 800756a:	2300      	movcs	r3, #0
 800756c:	2301      	movcc	r3, #1
 800756e:	b2db      	uxtb	r3, r3
 8007570:	930c      	str	r3, [sp, #48]	; 0x30

      c += gmp_popcount_limb (ul ^ comp);
 8007572:	9a04      	ldr	r2, [sp, #16]
 8007574:	9b07      	ldr	r3, [sp, #28]
 8007576:	4053      	eors	r3, r2
 8007578:	4618      	mov	r0, r3
 800757a:	f7ff fed9 	bl	8007330 <gmp_popcount_limb>
 800757e:	4603      	mov	r3, r0
 8007580:	9a08      	ldr	r2, [sp, #32]
 8007582:	4413      	add	r3, r2
 8007584:	9308      	str	r3, [sp, #32]

      c += gmp_popcount_limb (ul ^ vl);
    }
  assert (vc == 0);

  for (; i < un; i++)
 8007586:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007588:	3301      	adds	r3, #1
 800758a:	930d      	str	r3, [sp, #52]	; 0x34
 800758c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800758e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007590:	429a      	cmp	r2, r3
 8007592:	dbdc      	blt.n	800754e <mpz_hamdist+0x136>
      uc = ul < uc;

      c += gmp_popcount_limb (ul ^ comp);
    }

  return c;
 8007594:	9b08      	ldr	r3, [sp, #32]
}
 8007596:	4618      	mov	r0, r3
 8007598:	b011      	add	sp, #68	; 0x44
 800759a:	f85d fb04 	ldr.w	pc, [sp], #4
 800759e:	bf00      	nop

080075a0 <mpz_scan1>:

mp_bitcnt_t
mpz_scan1 (const mpz_t u, mp_bitcnt_t starting_bit)
{
 80075a0:	b500      	push	{lr}
 80075a2:	b08b      	sub	sp, #44	; 0x2c
 80075a4:	9003      	str	r0, [sp, #12]
 80075a6:	9102      	str	r1, [sp, #8]
  mp_ptr up;
  mp_size_t us, un, i;
  mp_limb_t limb, ux;

  us = u->_mp_size;
 80075a8:	9b03      	ldr	r3, [sp, #12]
 80075aa:	685b      	ldr	r3, [r3, #4]
 80075ac:	9307      	str	r3, [sp, #28]
  un = GMP_ABS (us);
 80075ae:	9b07      	ldr	r3, [sp, #28]
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	bfb8      	it	lt
 80075b4:	425b      	neglt	r3, r3
 80075b6:	9306      	str	r3, [sp, #24]
  i = starting_bit / GMP_LIMB_BITS;
 80075b8:	9b02      	ldr	r3, [sp, #8]
 80075ba:	095b      	lsrs	r3, r3, #5
 80075bc:	9305      	str	r3, [sp, #20]

  /* Past the end there's no 1 bits for u>=0, or an immediate 1 bit
     for u<0. Notice this test picks up any u==0 too. */
  if (i >= un)
 80075be:	9a05      	ldr	r2, [sp, #20]
 80075c0:	9b06      	ldr	r3, [sp, #24]
 80075c2:	429a      	cmp	r2, r3
 80075c4:	db07      	blt.n	80075d6 <mpz_scan1+0x36>
    return (us >= 0 ? ~(mp_bitcnt_t) 0 : starting_bit);
 80075c6:	9b07      	ldr	r3, [sp, #28]
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	da01      	bge.n	80075d0 <mpz_scan1+0x30>
 80075cc:	9b02      	ldr	r3, [sp, #8]
 80075ce:	e001      	b.n	80075d4 <mpz_scan1+0x34>
 80075d0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80075d4:	e03c      	b.n	8007650 <mpz_scan1+0xb0>

  up = u->_mp_d;
 80075d6:	9b03      	ldr	r3, [sp, #12]
 80075d8:	689b      	ldr	r3, [r3, #8]
 80075da:	9304      	str	r3, [sp, #16]
  ux = 0;
 80075dc:	2300      	movs	r3, #0
 80075de:	9308      	str	r3, [sp, #32]
  limb = up[i];
 80075e0:	9b05      	ldr	r3, [sp, #20]
 80075e2:	009b      	lsls	r3, r3, #2
 80075e4:	9a04      	ldr	r2, [sp, #16]
 80075e6:	4413      	add	r3, r2
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	9309      	str	r3, [sp, #36]	; 0x24

  if (starting_bit != 0)
 80075ec:	9b02      	ldr	r3, [sp, #8]
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d025      	beq.n	800763e <mpz_scan1+0x9e>
    {
      if (us < 0)
 80075f2:	9b07      	ldr	r3, [sp, #28]
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	da18      	bge.n	800762a <mpz_scan1+0x8a>
	{
	  ux = mpn_zero_p (up, i);
 80075f8:	9804      	ldr	r0, [sp, #16]
 80075fa:	9905      	ldr	r1, [sp, #20]
 80075fc:	f7f9 fec8 	bl	8001390 <mpn_normalized_size>
 8007600:	4603      	mov	r3, r0
 8007602:	2b00      	cmp	r3, #0
 8007604:	bf14      	ite	ne
 8007606:	2300      	movne	r3, #0
 8007608:	2301      	moveq	r3, #1
 800760a:	b2db      	uxtb	r3, r3
 800760c:	9308      	str	r3, [sp, #32]
	  limb = ~ limb + ux;
 800760e:	9a08      	ldr	r2, [sp, #32]
 8007610:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007612:	1ad3      	subs	r3, r2, r3
 8007614:	3b01      	subs	r3, #1
 8007616:	9309      	str	r3, [sp, #36]	; 0x24
	  ux = - (mp_limb_t) (limb >= ux);
 8007618:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800761a:	9b08      	ldr	r3, [sp, #32]
 800761c:	429a      	cmp	r2, r3
 800761e:	bf34      	ite	cc
 8007620:	2300      	movcc	r3, #0
 8007622:	2301      	movcs	r3, #1
 8007624:	b2db      	uxtb	r3, r3
 8007626:	425b      	negs	r3, r3
 8007628:	9308      	str	r3, [sp, #32]
	}

      /* Mask to 0 all bits before starting_bit, thus ignoring them. */
      limb &= (GMP_LIMB_MAX << (starting_bit % GMP_LIMB_BITS));
 800762a:	9b02      	ldr	r3, [sp, #8]
 800762c:	f003 031f 	and.w	r3, r3, #31
 8007630:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007634:	fa02 f303 	lsl.w	r3, r2, r3
 8007638:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800763a:	4013      	ands	r3, r2
 800763c:	9309      	str	r3, [sp, #36]	; 0x24
    }

  return mpn_common_scan (limb, i, up, un, ux);
 800763e:	9b08      	ldr	r3, [sp, #32]
 8007640:	9300      	str	r3, [sp, #0]
 8007642:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007644:	9905      	ldr	r1, [sp, #20]
 8007646:	9a04      	ldr	r2, [sp, #16]
 8007648:	9b06      	ldr	r3, [sp, #24]
 800764a:	f7fa fb6d 	bl	8001d28 <mpn_common_scan>
 800764e:	4603      	mov	r3, r0
}
 8007650:	4618      	mov	r0, r3
 8007652:	b00b      	add	sp, #44	; 0x2c
 8007654:	f85d fb04 	ldr.w	pc, [sp], #4

08007658 <mpz_scan0>:

mp_bitcnt_t
mpz_scan0 (const mpz_t u, mp_bitcnt_t starting_bit)
{
 8007658:	b500      	push	{lr}
 800765a:	b08b      	sub	sp, #44	; 0x2c
 800765c:	9003      	str	r0, [sp, #12]
 800765e:	9102      	str	r1, [sp, #8]
  mp_ptr up;
  mp_size_t us, un, i;
  mp_limb_t limb, ux;

  us = u->_mp_size;
 8007660:	9b03      	ldr	r3, [sp, #12]
 8007662:	685b      	ldr	r3, [r3, #4]
 8007664:	9308      	str	r3, [sp, #32]
  ux = - (mp_limb_t) (us >= 0);
 8007666:	9b08      	ldr	r3, [sp, #32]
 8007668:	43db      	mvns	r3, r3
 800766a:	0fdb      	lsrs	r3, r3, #31
 800766c:	b2db      	uxtb	r3, r3
 800766e:	425b      	negs	r3, r3
 8007670:	9307      	str	r3, [sp, #28]
  un = GMP_ABS (us);
 8007672:	9b08      	ldr	r3, [sp, #32]
 8007674:	2b00      	cmp	r3, #0
 8007676:	bfb8      	it	lt
 8007678:	425b      	neglt	r3, r3
 800767a:	9306      	str	r3, [sp, #24]
  i = starting_bit / GMP_LIMB_BITS;
 800767c:	9b02      	ldr	r3, [sp, #8]
 800767e:	095b      	lsrs	r3, r3, #5
 8007680:	9305      	str	r3, [sp, #20]

  /* When past end, there's an immediate 0 bit for u>=0, or no 0 bits for
     u<0.  Notice this test picks up all cases of u==0 too. */
  if (i >= un)
 8007682:	9a05      	ldr	r2, [sp, #20]
 8007684:	9b06      	ldr	r3, [sp, #24]
 8007686:	429a      	cmp	r2, r3
 8007688:	db07      	blt.n	800769a <mpz_scan0+0x42>
    return (ux ? starting_bit : ~(mp_bitcnt_t) 0);
 800768a:	9b07      	ldr	r3, [sp, #28]
 800768c:	2b00      	cmp	r3, #0
 800768e:	d001      	beq.n	8007694 <mpz_scan0+0x3c>
 8007690:	9b02      	ldr	r3, [sp, #8]
 8007692:	e001      	b.n	8007698 <mpz_scan0+0x40>
 8007694:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007698:	e02d      	b.n	80076f6 <mpz_scan0+0x9e>

  up = u->_mp_d;
 800769a:	9b03      	ldr	r3, [sp, #12]
 800769c:	689b      	ldr	r3, [r3, #8]
 800769e:	9304      	str	r3, [sp, #16]
  limb = up[i] ^ ux;
 80076a0:	9b05      	ldr	r3, [sp, #20]
 80076a2:	009b      	lsls	r3, r3, #2
 80076a4:	9a04      	ldr	r2, [sp, #16]
 80076a6:	4413      	add	r3, r2
 80076a8:	681a      	ldr	r2, [r3, #0]
 80076aa:	9b07      	ldr	r3, [sp, #28]
 80076ac:	4053      	eors	r3, r2
 80076ae:	9309      	str	r3, [sp, #36]	; 0x24

  if (ux == 0)
 80076b0:	9b07      	ldr	r3, [sp, #28]
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d10c      	bne.n	80076d0 <mpz_scan0+0x78>
    limb -= mpn_zero_p (up, i); /* limb = ~(~limb + zero_p) */
 80076b6:	9804      	ldr	r0, [sp, #16]
 80076b8:	9905      	ldr	r1, [sp, #20]
 80076ba:	f7f9 fe69 	bl	8001390 <mpn_normalized_size>
 80076be:	4603      	mov	r3, r0
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	bf14      	ite	ne
 80076c4:	2300      	movne	r3, #0
 80076c6:	2301      	moveq	r3, #1
 80076c8:	b2db      	uxtb	r3, r3
 80076ca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80076cc:	1ad3      	subs	r3, r2, r3
 80076ce:	9309      	str	r3, [sp, #36]	; 0x24

  /* Mask all bits before starting_bit, thus ignoring them. */
  limb &= (GMP_LIMB_MAX << (starting_bit % GMP_LIMB_BITS));
 80076d0:	9b02      	ldr	r3, [sp, #8]
 80076d2:	f003 031f 	and.w	r3, r3, #31
 80076d6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80076da:	fa02 f303 	lsl.w	r3, r2, r3
 80076de:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80076e0:	4013      	ands	r3, r2
 80076e2:	9309      	str	r3, [sp, #36]	; 0x24

  return mpn_common_scan (limb, i, up, un, ux);
 80076e4:	9b07      	ldr	r3, [sp, #28]
 80076e6:	9300      	str	r3, [sp, #0]
 80076e8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80076ea:	9905      	ldr	r1, [sp, #20]
 80076ec:	9a04      	ldr	r2, [sp, #16]
 80076ee:	9b06      	ldr	r3, [sp, #24]
 80076f0:	f7fa fb1a 	bl	8001d28 <mpn_common_scan>
 80076f4:	4603      	mov	r3, r0
}
 80076f6:	4618      	mov	r0, r3
 80076f8:	b00b      	add	sp, #44	; 0x2c
 80076fa:	f85d fb04 	ldr.w	pc, [sp], #4
 80076fe:	bf00      	nop

08007700 <mpz_sizeinbase>:

/* MPZ base conversion. */

size_t
mpz_sizeinbase (const mpz_t u, int base)
{
 8007700:	b510      	push	{r4, lr}
 8007702:	b08c      	sub	sp, #48	; 0x30
 8007704:	9001      	str	r0, [sp, #4]
 8007706:	9100      	str	r1, [sp, #0]
  mp_ptr tp;
  mp_bitcnt_t bits;
  struct gmp_div_inverse bi;
  size_t ndigits;

  assert (base >= 2);
 8007708:	9b00      	ldr	r3, [sp, #0]
 800770a:	2b01      	cmp	r3, #1
 800770c:	dc0f      	bgt.n	800772e <mpz_sizeinbase+0x2e>
 800770e:	f642 2014 	movw	r0, #10772	; 0x2a14
 8007712:	f6c0 0001 	movt	r0, #2049	; 0x801
 8007716:	f640 71a1 	movw	r1, #4001	; 0xfa1
 800771a:	f243 12d0 	movw	r2, #12752	; 0x31d0
 800771e:	f6c0 0201 	movt	r2, #2049	; 0x801
 8007722:	f642 53c8 	movw	r3, #11720	; 0x2dc8
 8007726:	f6c0 0301 	movt	r3, #2049	; 0x801
 800772a:	f005 f879 	bl	800c820 <__assert_func>
  assert (base <= 36);
 800772e:	9b00      	ldr	r3, [sp, #0]
 8007730:	2b24      	cmp	r3, #36	; 0x24
 8007732:	dd0f      	ble.n	8007754 <mpz_sizeinbase+0x54>
 8007734:	f642 2014 	movw	r0, #10772	; 0x2a14
 8007738:	f6c0 0001 	movt	r0, #2049	; 0x801
 800773c:	f640 71a2 	movw	r1, #4002	; 0xfa2
 8007740:	f243 12d0 	movw	r2, #12752	; 0x31d0
 8007744:	f6c0 0201 	movt	r2, #2049	; 0x801
 8007748:	f642 53d4 	movw	r3, #11732	; 0x2dd4
 800774c:	f6c0 0301 	movt	r3, #2049	; 0x801
 8007750:	f005 f866 	bl	800c820 <__assert_func>

  un = GMP_ABS (u->_mp_size);
 8007754:	9b01      	ldr	r3, [sp, #4]
 8007756:	685b      	ldr	r3, [r3, #4]
 8007758:	2b00      	cmp	r3, #0
 800775a:	bfb8      	it	lt
 800775c:	425b      	neglt	r3, r3
 800775e:	930b      	str	r3, [sp, #44]	; 0x2c
  if (un == 0)
 8007760:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007762:	2b00      	cmp	r3, #0
 8007764:	d101      	bne.n	800776a <mpz_sizeinbase+0x6a>
    return 1;
 8007766:	2301      	movs	r3, #1
 8007768:	e0ac      	b.n	80078c4 <mpz_sizeinbase+0x1c4>

  up = u->_mp_d;
 800776a:	9b01      	ldr	r3, [sp, #4]
 800776c:	689b      	ldr	r3, [r3, #8]
 800776e:	9309      	str	r3, [sp, #36]	; 0x24

  bits = (un - 1) * GMP_LIMB_BITS + mpn_limb_size_in_base_2 (up[un-1]);
 8007770:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007772:	3b01      	subs	r3, #1
 8007774:	015c      	lsls	r4, r3, #5
 8007776:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007778:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800777c:	3b01      	subs	r3, #1
 800777e:	009b      	lsls	r3, r3, #2
 8007780:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007782:	4413      	add	r3, r2
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	4618      	mov	r0, r3
 8007788:	f7fb fc52 	bl	8003030 <mpn_limb_size_in_base_2>
 800778c:	4603      	mov	r3, r0
 800778e:	4423      	add	r3, r4
 8007790:	9308      	str	r3, [sp, #32]
  switch (base)
 8007792:	9b00      	ldr	r3, [sp, #0]
 8007794:	3b02      	subs	r3, #2
 8007796:	2b1e      	cmp	r3, #30
 8007798:	d85e      	bhi.n	8007858 <mpz_sizeinbase+0x158>
 800779a:	a101      	add	r1, pc, #4	; (adr r1, 80077a0 <mpz_sizeinbase+0xa0>)
 800779c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80077a0:	0800781d 	.word	0x0800781d
 80077a4:	08007859 	.word	0x08007859
 80077a8:	08007821 	.word	0x08007821
 80077ac:	08007859 	.word	0x08007859
 80077b0:	08007859 	.word	0x08007859
 80077b4:	08007859 	.word	0x08007859
 80077b8:	08007829 	.word	0x08007829
 80077bc:	08007859 	.word	0x08007859
 80077c0:	08007859 	.word	0x08007859
 80077c4:	08007859 	.word	0x08007859
 80077c8:	08007859 	.word	0x08007859
 80077cc:	08007859 	.word	0x08007859
 80077d0:	08007859 	.word	0x08007859
 80077d4:	08007859 	.word	0x08007859
 80077d8:	0800783d 	.word	0x0800783d
 80077dc:	08007859 	.word	0x08007859
 80077e0:	08007859 	.word	0x08007859
 80077e4:	08007859 	.word	0x08007859
 80077e8:	08007859 	.word	0x08007859
 80077ec:	08007859 	.word	0x08007859
 80077f0:	08007859 	.word	0x08007859
 80077f4:	08007859 	.word	0x08007859
 80077f8:	08007859 	.word	0x08007859
 80077fc:	08007859 	.word	0x08007859
 8007800:	08007859 	.word	0x08007859
 8007804:	08007859 	.word	0x08007859
 8007808:	08007859 	.word	0x08007859
 800780c:	08007859 	.word	0x08007859
 8007810:	08007859 	.word	0x08007859
 8007814:	08007859 	.word	0x08007859
 8007818:	08007845 	.word	0x08007845
    {
    case 2:
      return bits;
 800781c:	9b08      	ldr	r3, [sp, #32]
 800781e:	e051      	b.n	80078c4 <mpz_sizeinbase+0x1c4>
    case 4:
      return (bits + 1) / 2;
 8007820:	9b08      	ldr	r3, [sp, #32]
 8007822:	3301      	adds	r3, #1
 8007824:	085b      	lsrs	r3, r3, #1
 8007826:	e04d      	b.n	80078c4 <mpz_sizeinbase+0x1c4>
    case 8:
      return (bits + 2) / 3;
 8007828:	9b08      	ldr	r3, [sp, #32]
 800782a:	1c9a      	adds	r2, r3, #2
 800782c:	f64a 23ab 	movw	r3, #43691	; 0xaaab
 8007830:	f6ca 23aa 	movt	r3, #43690	; 0xaaaa
 8007834:	fba3 1302 	umull	r1, r3, r3, r2
 8007838:	085b      	lsrs	r3, r3, #1
 800783a:	e043      	b.n	80078c4 <mpz_sizeinbase+0x1c4>
    case 16:
      return (bits + 3) / 4;
 800783c:	9b08      	ldr	r3, [sp, #32]
 800783e:	3303      	adds	r3, #3
 8007840:	089b      	lsrs	r3, r3, #2
 8007842:	e03f      	b.n	80078c4 <mpz_sizeinbase+0x1c4>
    case 32:
      return (bits + 4) / 5;
 8007844:	9b08      	ldr	r3, [sp, #32]
 8007846:	1d1a      	adds	r2, r3, #4
 8007848:	f64c 43cd 	movw	r3, #52429	; 0xcccd
 800784c:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
 8007850:	fba3 1302 	umull	r1, r3, r3, r2
 8007854:	089b      	lsrs	r3, r3, #2
 8007856:	e035      	b.n	80078c4 <mpz_sizeinbase+0x1c4>
      /* FIXME: Do something more clever for the common case of base
	 10. */
    }

  tp = gmp_xalloc_limbs (un);
 8007858:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800785a:	f7f9 fce7 	bl	800122c <gmp_xalloc_limbs>
 800785e:	9007      	str	r0, [sp, #28]
  mpn_copyi (tp, up, un);
 8007860:	9807      	ldr	r0, [sp, #28]
 8007862:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007864:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007866:	f7f9 fd19 	bl	800129c <mpn_copyi>
  mpn_div_qr_1_invert (&bi, base);
 800786a:	9b00      	ldr	r3, [sp, #0]
 800786c:	aa03      	add	r2, sp, #12
 800786e:	4610      	mov	r0, r2
 8007870:	4619      	mov	r1, r3
 8007872:	f7fa fc33 	bl	80020dc <mpn_div_qr_1_invert>

  ndigits = 0;
 8007876:	2300      	movs	r3, #0
 8007878:	930a      	str	r3, [sp, #40]	; 0x28
  do
    {
      ndigits++;
 800787a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800787c:	3301      	adds	r3, #1
 800787e:	930a      	str	r3, [sp, #40]	; 0x28
      mpn_div_qr_1_preinv (tp, tp, un, &bi);
 8007880:	ab03      	add	r3, sp, #12
 8007882:	9807      	ldr	r0, [sp, #28]
 8007884:	9907      	ldr	r1, [sp, #28]
 8007886:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007888:	f7fa fd6e 	bl	8002368 <mpn_div_qr_1_preinv>
      un -= (tp[un-1] == 0);
 800788c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800788e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007892:	3b01      	subs	r3, #1
 8007894:	009b      	lsls	r3, r3, #2
 8007896:	9a07      	ldr	r2, [sp, #28]
 8007898:	4413      	add	r3, r2
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	2b00      	cmp	r3, #0
 800789e:	bf14      	ite	ne
 80078a0:	2300      	movne	r3, #0
 80078a2:	2301      	moveq	r3, #1
 80078a4:	b2db      	uxtb	r3, r3
 80078a6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80078a8:	1ad3      	subs	r3, r2, r3
 80078aa:	930b      	str	r3, [sp, #44]	; 0x2c
    }
  while (un > 0);
 80078ac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	dce3      	bgt.n	800787a <mpz_sizeinbase+0x17a>

  gmp_free (tp);
 80078b2:	f240 0308 	movw	r3, #8
 80078b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	9807      	ldr	r0, [sp, #28]
 80078be:	2100      	movs	r1, #0
 80078c0:	4798      	blx	r3
  return ndigits;
 80078c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
}
 80078c4:	4618      	mov	r0, r3
 80078c6:	b00c      	add	sp, #48	; 0x30
 80078c8:	bd10      	pop	{r4, pc}
 80078ca:	bf00      	nop

080078cc <mpz_get_str>:

char *
mpz_get_str (char *sp, int base, const mpz_t u)
{
 80078cc:	b500      	push	{lr}
 80078ce:	b08f      	sub	sp, #60	; 0x3c
 80078d0:	9005      	str	r0, [sp, #20]
 80078d2:	9104      	str	r1, [sp, #16]
 80078d4:	9203      	str	r2, [sp, #12]
  unsigned bits;
  const char *digits;
  mp_size_t un;
  size_t i, sn;

  if (base >= 0)
 80078d6:	9b04      	ldr	r3, [sp, #16]
 80078d8:	2b00      	cmp	r3, #0
 80078da:	db05      	blt.n	80078e8 <mpz_get_str+0x1c>
    {
      digits = "0123456789abcdefghijklmnopqrstuvwxyz";
 80078dc:	f642 53e0 	movw	r3, #11744	; 0x2de0
 80078e0:	f6c0 0301 	movt	r3, #2049	; 0x801
 80078e4:	930d      	str	r3, [sp, #52]	; 0x34
 80078e6:	e007      	b.n	80078f8 <mpz_get_str+0x2c>
    }
  else
    {
      base = -base;
 80078e8:	9b04      	ldr	r3, [sp, #16]
 80078ea:	425b      	negs	r3, r3
 80078ec:	9304      	str	r3, [sp, #16]
      digits = "0123456789ABCDEFGHIJKLMNOPQRSTUVWXYZ";
 80078ee:	f642 6308 	movw	r3, #11784	; 0x2e08
 80078f2:	f6c0 0301 	movt	r3, #2049	; 0x801
 80078f6:	930d      	str	r3, [sp, #52]	; 0x34
    }
  if (base <= 1)
 80078f8:	9b04      	ldr	r3, [sp, #16]
 80078fa:	2b01      	cmp	r3, #1
 80078fc:	dc01      	bgt.n	8007902 <mpz_get_str+0x36>
    base = 10;
 80078fe:	230a      	movs	r3, #10
 8007900:	9304      	str	r3, [sp, #16]
  if (base > 36)
 8007902:	9b04      	ldr	r3, [sp, #16]
 8007904:	2b24      	cmp	r3, #36	; 0x24
 8007906:	dd01      	ble.n	800790c <mpz_get_str+0x40>
    return NULL;
 8007908:	2300      	movs	r3, #0
 800790a:	e08c      	b.n	8007a26 <mpz_get_str+0x15a>

  sn = 1 + mpz_sizeinbase (u, base);
 800790c:	9803      	ldr	r0, [sp, #12]
 800790e:	9904      	ldr	r1, [sp, #16]
 8007910:	f7ff fef6 	bl	8007700 <mpz_sizeinbase>
 8007914:	4603      	mov	r3, r0
 8007916:	3301      	adds	r3, #1
 8007918:	930b      	str	r3, [sp, #44]	; 0x2c
  if (!sp)
 800791a:	9b05      	ldr	r3, [sp, #20]
 800791c:	2b00      	cmp	r3, #0
 800791e:	d109      	bne.n	8007934 <mpz_get_str+0x68>
    sp = gmp_xalloc (1 + sn);
 8007920:	f240 0300 	movw	r3, #0
 8007924:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800792c:	3201      	adds	r2, #1
 800792e:	4610      	mov	r0, r2
 8007930:	4798      	blx	r3
 8007932:	9005      	str	r0, [sp, #20]

  un = GMP_ABS (u->_mp_size);
 8007934:	9b03      	ldr	r3, [sp, #12]
 8007936:	685b      	ldr	r3, [r3, #4]
 8007938:	2b00      	cmp	r3, #0
 800793a:	bfb8      	it	lt
 800793c:	425b      	neglt	r3, r3
 800793e:	930a      	str	r3, [sp, #40]	; 0x28

  if (un == 0)
 8007940:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007942:	2b00      	cmp	r3, #0
 8007944:	d108      	bne.n	8007958 <mpz_get_str+0x8c>
    {
      sp[0] = '0';
 8007946:	9b05      	ldr	r3, [sp, #20]
 8007948:	2230      	movs	r2, #48	; 0x30
 800794a:	701a      	strb	r2, [r3, #0]
      sp[1] = '\0';
 800794c:	9b05      	ldr	r3, [sp, #20]
 800794e:	3301      	adds	r3, #1
 8007950:	2200      	movs	r2, #0
 8007952:	701a      	strb	r2, [r3, #0]
      return sp;
 8007954:	9b05      	ldr	r3, [sp, #20]
 8007956:	e066      	b.n	8007a26 <mpz_get_str+0x15a>
    }

  i = 0;
 8007958:	2300      	movs	r3, #0
 800795a:	930c      	str	r3, [sp, #48]	; 0x30

  if (u->_mp_size < 0)
 800795c:	9b03      	ldr	r3, [sp, #12]
 800795e:	685b      	ldr	r3, [r3, #4]
 8007960:	2b00      	cmp	r3, #0
 8007962:	da06      	bge.n	8007972 <mpz_get_str+0xa6>
    sp[i++] = '-';
 8007964:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007966:	1c5a      	adds	r2, r3, #1
 8007968:	920c      	str	r2, [sp, #48]	; 0x30
 800796a:	9a05      	ldr	r2, [sp, #20]
 800796c:	4413      	add	r3, r2
 800796e:	222d      	movs	r2, #45	; 0x2d
 8007970:	701a      	strb	r2, [r3, #0]

  bits = mpn_base_power_of_two_p (base);
 8007972:	9b04      	ldr	r3, [sp, #16]
 8007974:	4618      	mov	r0, r3
 8007976:	f7fb fb09 	bl	8002f8c <mpn_base_power_of_two_p>
 800797a:	9009      	str	r0, [sp, #36]	; 0x24

  if (bits)
 800797c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800797e:	2b00      	cmp	r3, #0
 8007980:	d00f      	beq.n	80079a2 <mpz_get_str+0xd6>
    /* Not modified in this case. */
    sn = i + mpn_get_str_bits ((unsigned char *) sp + i, bits, u->_mp_d, un);
 8007982:	9a05      	ldr	r2, [sp, #20]
 8007984:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007986:	441a      	add	r2, r3
 8007988:	9b03      	ldr	r3, [sp, #12]
 800798a:	689b      	ldr	r3, [r3, #8]
 800798c:	4610      	mov	r0, r2
 800798e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007990:	461a      	mov	r2, r3
 8007992:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007994:	f7fb fb86 	bl	80030a4 <mpn_get_str_bits>
 8007998:	4602      	mov	r2, r0
 800799a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800799c:	4413      	add	r3, r2
 800799e:	930b      	str	r3, [sp, #44]	; 0x2c

      sn = i + mpn_get_str_other ((unsigned char *) sp + i, base, &info, tp, un);
      gmp_free (tp);
    }

  for (; i < sn; i++)
 80079a0:	e037      	b.n	8007a12 <mpz_get_str+0x146>
  else
    {
      struct mpn_base_info info;
      mp_ptr tp;

      mpn_get_base_info (&info, base);
 80079a2:	9b04      	ldr	r3, [sp, #16]
 80079a4:	aa06      	add	r2, sp, #24
 80079a6:	4610      	mov	r0, r2
 80079a8:	4619      	mov	r1, r3
 80079aa:	f7fb fb1f 	bl	8002fec <mpn_get_base_info>
      tp = gmp_xalloc_limbs (un);
 80079ae:	980a      	ldr	r0, [sp, #40]	; 0x28
 80079b0:	f7f9 fc3c 	bl	800122c <gmp_xalloc_limbs>
 80079b4:	9008      	str	r0, [sp, #32]
      mpn_copyi (tp, u->_mp_d, un);
 80079b6:	9b03      	ldr	r3, [sp, #12]
 80079b8:	689b      	ldr	r3, [r3, #8]
 80079ba:	9808      	ldr	r0, [sp, #32]
 80079bc:	4619      	mov	r1, r3
 80079be:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80079c0:	f7f9 fc6c 	bl	800129c <mpn_copyi>

      sn = i + mpn_get_str_other ((unsigned char *) sp + i, base, &info, tp, un);
 80079c4:	9a05      	ldr	r2, [sp, #20]
 80079c6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80079c8:	441a      	add	r2, r3
 80079ca:	ab06      	add	r3, sp, #24
 80079cc:	990a      	ldr	r1, [sp, #40]	; 0x28
 80079ce:	9100      	str	r1, [sp, #0]
 80079d0:	4610      	mov	r0, r2
 80079d2:	9904      	ldr	r1, [sp, #16]
 80079d4:	461a      	mov	r2, r3
 80079d6:	9b08      	ldr	r3, [sp, #32]
 80079d8:	f7fb fc96 	bl	8003308 <mpn_get_str_other>
 80079dc:	4602      	mov	r2, r0
 80079de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80079e0:	4413      	add	r3, r2
 80079e2:	930b      	str	r3, [sp, #44]	; 0x2c
      gmp_free (tp);
 80079e4:	f240 0308 	movw	r3, #8
 80079e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	9808      	ldr	r0, [sp, #32]
 80079f0:	2100      	movs	r1, #0
 80079f2:	4798      	blx	r3
    }

  for (; i < sn; i++)
 80079f4:	e00d      	b.n	8007a12 <mpz_get_str+0x146>
    sp[i] = digits[(unsigned char) sp[i]];
 80079f6:	9a05      	ldr	r2, [sp, #20]
 80079f8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80079fa:	4413      	add	r3, r2
 80079fc:	9905      	ldr	r1, [sp, #20]
 80079fe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007a00:	440a      	add	r2, r1
 8007a02:	7812      	ldrb	r2, [r2, #0]
 8007a04:	990d      	ldr	r1, [sp, #52]	; 0x34
 8007a06:	440a      	add	r2, r1
 8007a08:	7812      	ldrb	r2, [r2, #0]
 8007a0a:	701a      	strb	r2, [r3, #0]

      sn = i + mpn_get_str_other ((unsigned char *) sp + i, base, &info, tp, un);
      gmp_free (tp);
    }

  for (; i < sn; i++)
 8007a0c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007a0e:	3301      	adds	r3, #1
 8007a10:	930c      	str	r3, [sp, #48]	; 0x30
 8007a12:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007a14:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a16:	429a      	cmp	r2, r3
 8007a18:	d3ed      	bcc.n	80079f6 <mpz_get_str+0x12a>
    sp[i] = digits[(unsigned char) sp[i]];

  sp[sn] = '\0';
 8007a1a:	9a05      	ldr	r2, [sp, #20]
 8007a1c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a1e:	4413      	add	r3, r2
 8007a20:	2200      	movs	r2, #0
 8007a22:	701a      	strb	r2, [r3, #0]
  return sp;
 8007a24:	9b05      	ldr	r3, [sp, #20]
}
 8007a26:	4618      	mov	r0, r3
 8007a28:	b00f      	add	sp, #60	; 0x3c
 8007a2a:	f85d fb04 	ldr.w	pc, [sp], #4
 8007a2e:	bf00      	nop

08007a30 <mpz_set_str>:

int
mpz_set_str (mpz_t r, const char *sp, int base)
{
 8007a30:	b500      	push	{lr}
 8007a32:	b091      	sub	sp, #68	; 0x44
 8007a34:	9005      	str	r0, [sp, #20]
 8007a36:	9104      	str	r1, [sp, #16]
 8007a38:	9203      	str	r2, [sp, #12]
  mp_ptr rp;
  size_t sn;
  int sign;
  unsigned char *dp;

  assert (base == 0 || (base >= 2 && base <= 36));
 8007a3a:	9b03      	ldr	r3, [sp, #12]
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d015      	beq.n	8007a6c <mpz_set_str+0x3c>
 8007a40:	9b03      	ldr	r3, [sp, #12]
 8007a42:	2b01      	cmp	r3, #1
 8007a44:	dd02      	ble.n	8007a4c <mpz_set_str+0x1c>
 8007a46:	9b03      	ldr	r3, [sp, #12]
 8007a48:	2b24      	cmp	r3, #36	; 0x24
 8007a4a:	dd0f      	ble.n	8007a6c <mpz_set_str+0x3c>
 8007a4c:	f642 2014 	movw	r0, #10772	; 0x2a14
 8007a50:	f6c0 0001 	movt	r0, #2049	; 0x801
 8007a54:	f241 0117 	movw	r1, #4119	; 0x1017
 8007a58:	f243 12e0 	movw	r2, #12768	; 0x31e0
 8007a5c:	f6c0 0201 	movt	r2, #2049	; 0x801
 8007a60:	f642 6330 	movw	r3, #11824	; 0x2e30
 8007a64:	f6c0 0301 	movt	r3, #2049	; 0x801
 8007a68:	f004 feda 	bl	800c820 <__assert_func>

  while (isspace( (unsigned char) *sp))
 8007a6c:	e002      	b.n	8007a74 <mpz_set_str+0x44>
    sp++;
 8007a6e:	9b04      	ldr	r3, [sp, #16]
 8007a70:	3301      	adds	r3, #1
 8007a72:	9304      	str	r3, [sp, #16]
  int sign;
  unsigned char *dp;

  assert (base == 0 || (base >= 2 && base <= 36));

  while (isspace( (unsigned char) *sp))
 8007a74:	f240 134c 	movw	r3, #332	; 0x14c
 8007a78:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007a7c:	681a      	ldr	r2, [r3, #0]
 8007a7e:	9b04      	ldr	r3, [sp, #16]
 8007a80:	781b      	ldrb	r3, [r3, #0]
 8007a82:	3301      	adds	r3, #1
 8007a84:	4413      	add	r3, r2
 8007a86:	781b      	ldrb	r3, [r3, #0]
 8007a88:	f003 0308 	and.w	r3, r3, #8
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d1ee      	bne.n	8007a6e <mpz_set_str+0x3e>
    sp++;

  sign = (*sp == '-');
 8007a90:	9b04      	ldr	r3, [sp, #16]
 8007a92:	781b      	ldrb	r3, [r3, #0]
 8007a94:	2b2d      	cmp	r3, #45	; 0x2d
 8007a96:	bf14      	ite	ne
 8007a98:	2300      	movne	r3, #0
 8007a9a:	2301      	moveq	r3, #1
 8007a9c:	b2db      	uxtb	r3, r3
 8007a9e:	930b      	str	r3, [sp, #44]	; 0x2c
  sp += sign;
 8007aa0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007aa2:	9a04      	ldr	r2, [sp, #16]
 8007aa4:	4413      	add	r3, r2
 8007aa6:	9304      	str	r3, [sp, #16]

  if (base == 0)
 8007aa8:	9b03      	ldr	r3, [sp, #12]
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d128      	bne.n	8007b00 <mpz_set_str+0xd0>
    {
      if (*sp == '0')
 8007aae:	9b04      	ldr	r3, [sp, #16]
 8007ab0:	781b      	ldrb	r3, [r3, #0]
 8007ab2:	2b30      	cmp	r3, #48	; 0x30
 8007ab4:	d122      	bne.n	8007afc <mpz_set_str+0xcc>
	{
	  sp++;
 8007ab6:	9b04      	ldr	r3, [sp, #16]
 8007ab8:	3301      	adds	r3, #1
 8007aba:	9304      	str	r3, [sp, #16]
	  if (*sp == 'x' || *sp == 'X')
 8007abc:	9b04      	ldr	r3, [sp, #16]
 8007abe:	781b      	ldrb	r3, [r3, #0]
 8007ac0:	2b78      	cmp	r3, #120	; 0x78
 8007ac2:	d003      	beq.n	8007acc <mpz_set_str+0x9c>
 8007ac4:	9b04      	ldr	r3, [sp, #16]
 8007ac6:	781b      	ldrb	r3, [r3, #0]
 8007ac8:	2b58      	cmp	r3, #88	; 0x58
 8007aca:	d105      	bne.n	8007ad8 <mpz_set_str+0xa8>
	    {
	      base = 16;
 8007acc:	2310      	movs	r3, #16
 8007ace:	9303      	str	r3, [sp, #12]
	      sp++;
 8007ad0:	9b04      	ldr	r3, [sp, #16]
 8007ad2:	3301      	adds	r3, #1
 8007ad4:	9304      	str	r3, [sp, #16]
 8007ad6:	e010      	b.n	8007afa <mpz_set_str+0xca>
	    }
	  else if (*sp == 'b' || *sp == 'B')
 8007ad8:	9b04      	ldr	r3, [sp, #16]
 8007ada:	781b      	ldrb	r3, [r3, #0]
 8007adc:	2b62      	cmp	r3, #98	; 0x62
 8007ade:	d003      	beq.n	8007ae8 <mpz_set_str+0xb8>
 8007ae0:	9b04      	ldr	r3, [sp, #16]
 8007ae2:	781b      	ldrb	r3, [r3, #0]
 8007ae4:	2b42      	cmp	r3, #66	; 0x42
 8007ae6:	d105      	bne.n	8007af4 <mpz_set_str+0xc4>
	    {
	      base = 2;
 8007ae8:	2302      	movs	r3, #2
 8007aea:	9303      	str	r3, [sp, #12]
	      sp++;
 8007aec:	9b04      	ldr	r3, [sp, #16]
 8007aee:	3301      	adds	r3, #1
 8007af0:	9304      	str	r3, [sp, #16]
 8007af2:	e002      	b.n	8007afa <mpz_set_str+0xca>
	    }
	  else
	    base = 8;
 8007af4:	2308      	movs	r3, #8
 8007af6:	9303      	str	r3, [sp, #12]
 8007af8:	e002      	b.n	8007b00 <mpz_set_str+0xd0>
 8007afa:	e001      	b.n	8007b00 <mpz_set_str+0xd0>
	}
      else
	base = 10;
 8007afc:	230a      	movs	r3, #10
 8007afe:	9303      	str	r3, [sp, #12]
    }

  sn = strlen (sp);
 8007b00:	9804      	ldr	r0, [sp, #16]
 8007b02:	f006 fa03 	bl	800df0c <strlen>
 8007b06:	900d      	str	r0, [sp, #52]	; 0x34
  dp = gmp_xalloc (sn + (sn == 0));
 8007b08:	f240 0300 	movw	r3, #0
 8007b0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007b14:	2a00      	cmp	r2, #0
 8007b16:	bf14      	ite	ne
 8007b18:	2200      	movne	r2, #0
 8007b1a:	2201      	moveq	r2, #1
 8007b1c:	b2d2      	uxtb	r2, r2
 8007b1e:	4611      	mov	r1, r2
 8007b20:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007b22:	440a      	add	r2, r1
 8007b24:	4610      	mov	r0, r2
 8007b26:	4798      	blx	r3
 8007b28:	900a      	str	r0, [sp, #40]	; 0x28

  for (sn = 0; *sp; sp++)
 8007b2a:	2300      	movs	r3, #0
 8007b2c:	930d      	str	r3, [sp, #52]	; 0x34
 8007b2e:	e054      	b.n	8007bda <mpz_set_str+0x1aa>
    {
      unsigned digit;

      if (isspace ((unsigned char) *sp))
 8007b30:	f240 134c 	movw	r3, #332	; 0x14c
 8007b34:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007b38:	681a      	ldr	r2, [r3, #0]
 8007b3a:	9b04      	ldr	r3, [sp, #16]
 8007b3c:	781b      	ldrb	r3, [r3, #0]
 8007b3e:	3301      	adds	r3, #1
 8007b40:	4413      	add	r3, r2
 8007b42:	781b      	ldrb	r3, [r3, #0]
 8007b44:	f003 0308 	and.w	r3, r3, #8
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d000      	beq.n	8007b4e <mpz_set_str+0x11e>
	continue;
 8007b4c:	e042      	b.n	8007bd4 <mpz_set_str+0x1a4>
      if (*sp >= '0' && *sp <= '9')
 8007b4e:	9b04      	ldr	r3, [sp, #16]
 8007b50:	781b      	ldrb	r3, [r3, #0]
 8007b52:	2b2f      	cmp	r3, #47	; 0x2f
 8007b54:	d908      	bls.n	8007b68 <mpz_set_str+0x138>
 8007b56:	9b04      	ldr	r3, [sp, #16]
 8007b58:	781b      	ldrb	r3, [r3, #0]
 8007b5a:	2b39      	cmp	r3, #57	; 0x39
 8007b5c:	d804      	bhi.n	8007b68 <mpz_set_str+0x138>
	digit = *sp - '0';
 8007b5e:	9b04      	ldr	r3, [sp, #16]
 8007b60:	781b      	ldrb	r3, [r3, #0]
 8007b62:	3b30      	subs	r3, #48	; 0x30
 8007b64:	930c      	str	r3, [sp, #48]	; 0x30
 8007b66:	e01b      	b.n	8007ba0 <mpz_set_str+0x170>
      else if (*sp >= 'a' && *sp <= 'z')
 8007b68:	9b04      	ldr	r3, [sp, #16]
 8007b6a:	781b      	ldrb	r3, [r3, #0]
 8007b6c:	2b60      	cmp	r3, #96	; 0x60
 8007b6e:	d908      	bls.n	8007b82 <mpz_set_str+0x152>
 8007b70:	9b04      	ldr	r3, [sp, #16]
 8007b72:	781b      	ldrb	r3, [r3, #0]
 8007b74:	2b7a      	cmp	r3, #122	; 0x7a
 8007b76:	d804      	bhi.n	8007b82 <mpz_set_str+0x152>
	digit = *sp - 'a' + 10;
 8007b78:	9b04      	ldr	r3, [sp, #16]
 8007b7a:	781b      	ldrb	r3, [r3, #0]
 8007b7c:	3b57      	subs	r3, #87	; 0x57
 8007b7e:	930c      	str	r3, [sp, #48]	; 0x30
 8007b80:	e00e      	b.n	8007ba0 <mpz_set_str+0x170>
      else if (*sp >= 'A' && *sp <= 'Z')
 8007b82:	9b04      	ldr	r3, [sp, #16]
 8007b84:	781b      	ldrb	r3, [r3, #0]
 8007b86:	2b40      	cmp	r3, #64	; 0x40
 8007b88:	d908      	bls.n	8007b9c <mpz_set_str+0x16c>
 8007b8a:	9b04      	ldr	r3, [sp, #16]
 8007b8c:	781b      	ldrb	r3, [r3, #0]
 8007b8e:	2b5a      	cmp	r3, #90	; 0x5a
 8007b90:	d804      	bhi.n	8007b9c <mpz_set_str+0x16c>
	digit = *sp - 'A' + 10;
 8007b92:	9b04      	ldr	r3, [sp, #16]
 8007b94:	781b      	ldrb	r3, [r3, #0]
 8007b96:	3b37      	subs	r3, #55	; 0x37
 8007b98:	930c      	str	r3, [sp, #48]	; 0x30
 8007b9a:	e001      	b.n	8007ba0 <mpz_set_str+0x170>
      else
	digit = base; /* fail */
 8007b9c:	9b03      	ldr	r3, [sp, #12]
 8007b9e:	930c      	str	r3, [sp, #48]	; 0x30

      if (digit >= base)
 8007ba0:	9a03      	ldr	r2, [sp, #12]
 8007ba2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007ba4:	429a      	cmp	r2, r3
 8007ba6:	d80d      	bhi.n	8007bc4 <mpz_set_str+0x194>
	{
	  gmp_free (dp);
 8007ba8:	f240 0308 	movw	r3, #8
 8007bac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	980a      	ldr	r0, [sp, #40]	; 0x28
 8007bb4:	2100      	movs	r1, #0
 8007bb6:	4798      	blx	r3
	  r->_mp_size = 0;
 8007bb8:	9b05      	ldr	r3, [sp, #20]
 8007bba:	2200      	movs	r2, #0
 8007bbc:	605a      	str	r2, [r3, #4]
	  return -1;
 8007bbe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007bc2:	e07e      	b.n	8007cc2 <mpz_set_str+0x292>
	}

      dp[sn++] = digit;
 8007bc4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007bc6:	1c5a      	adds	r2, r3, #1
 8007bc8:	920d      	str	r2, [sp, #52]	; 0x34
 8007bca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007bcc:	4413      	add	r3, r2
 8007bce:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007bd0:	b2d2      	uxtb	r2, r2
 8007bd2:	701a      	strb	r2, [r3, #0]
    }

  sn = strlen (sp);
  dp = gmp_xalloc (sn + (sn == 0));

  for (sn = 0; *sp; sp++)
 8007bd4:	9b04      	ldr	r3, [sp, #16]
 8007bd6:	3301      	adds	r3, #1
 8007bd8:	9304      	str	r3, [sp, #16]
 8007bda:	9b04      	ldr	r3, [sp, #16]
 8007bdc:	781b      	ldrb	r3, [r3, #0]
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d1a6      	bne.n	8007b30 <mpz_set_str+0x100>
	}

      dp[sn++] = digit;
    }

  bits = mpn_base_power_of_two_p (base);
 8007be2:	9b03      	ldr	r3, [sp, #12]
 8007be4:	4618      	mov	r0, r3
 8007be6:	f7fb f9d1 	bl	8002f8c <mpn_base_power_of_two_p>
 8007bea:	9009      	str	r0, [sp, #36]	; 0x24

  if (bits > 0)
 8007bec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d01c      	beq.n	8007c2c <mpz_set_str+0x1fc>
    {
      alloc = (sn * bits + GMP_LIMB_BITS - 1) / GMP_LIMB_BITS;
 8007bf2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007bf4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007bf6:	fb02 f303 	mul.w	r3, r2, r3
 8007bfa:	331f      	adds	r3, #31
 8007bfc:	095b      	lsrs	r3, r3, #5
 8007bfe:	930e      	str	r3, [sp, #56]	; 0x38
      rp = MPZ_REALLOC (r, alloc);
 8007c00:	9b05      	ldr	r3, [sp, #20]
 8007c02:	681a      	ldr	r2, [r3, #0]
 8007c04:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007c06:	429a      	cmp	r2, r3
 8007c08:	da05      	bge.n	8007c16 <mpz_set_str+0x1e6>
 8007c0a:	9805      	ldr	r0, [sp, #20]
 8007c0c:	990e      	ldr	r1, [sp, #56]	; 0x38
 8007c0e:	f7fb fdc3 	bl	8003798 <mpz_realloc>
 8007c12:	4603      	mov	r3, r0
 8007c14:	e001      	b.n	8007c1a <mpz_set_str+0x1ea>
 8007c16:	9b05      	ldr	r3, [sp, #20]
 8007c18:	689b      	ldr	r3, [r3, #8]
 8007c1a:	9308      	str	r3, [sp, #32]
      rn = mpn_set_str_bits (rp, dp, sn, bits);
 8007c1c:	9808      	ldr	r0, [sp, #32]
 8007c1e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007c20:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007c22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c24:	f7fb fc52 	bl	80034cc <mpn_set_str_bits>
 8007c28:	900f      	str	r0, [sp, #60]	; 0x3c
 8007c2a:	e024      	b.n	8007c76 <mpz_set_str+0x246>
    }
  else
    {
      struct mpn_base_info info;
      mpn_get_base_info (&info, base);
 8007c2c:	9b03      	ldr	r3, [sp, #12]
 8007c2e:	aa06      	add	r2, sp, #24
 8007c30:	4610      	mov	r0, r2
 8007c32:	4619      	mov	r1, r3
 8007c34:	f7fb f9da 	bl	8002fec <mpn_get_base_info>
      alloc = (sn + info.exp - 1) / info.exp;
 8007c38:	9a06      	ldr	r2, [sp, #24]
 8007c3a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007c3c:	4413      	add	r3, r2
 8007c3e:	1e5a      	subs	r2, r3, #1
 8007c40:	9b06      	ldr	r3, [sp, #24]
 8007c42:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c46:	930e      	str	r3, [sp, #56]	; 0x38
      rp = MPZ_REALLOC (r, alloc);
 8007c48:	9b05      	ldr	r3, [sp, #20]
 8007c4a:	681a      	ldr	r2, [r3, #0]
 8007c4c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007c4e:	429a      	cmp	r2, r3
 8007c50:	da05      	bge.n	8007c5e <mpz_set_str+0x22e>
 8007c52:	9805      	ldr	r0, [sp, #20]
 8007c54:	990e      	ldr	r1, [sp, #56]	; 0x38
 8007c56:	f7fb fd9f 	bl	8003798 <mpz_realloc>
 8007c5a:	4603      	mov	r3, r0
 8007c5c:	e001      	b.n	8007c62 <mpz_set_str+0x232>
 8007c5e:	9b05      	ldr	r3, [sp, #20]
 8007c60:	689b      	ldr	r3, [r3, #8]
 8007c62:	9308      	str	r3, [sp, #32]
      rn = mpn_set_str_other (rp, dp, sn, base, &info);
 8007c64:	9b03      	ldr	r3, [sp, #12]
 8007c66:	aa06      	add	r2, sp, #24
 8007c68:	9200      	str	r2, [sp, #0]
 8007c6a:	9808      	ldr	r0, [sp, #32]
 8007c6c:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007c6e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007c70:	f7fb fc92 	bl	8003598 <mpn_set_str_other>
 8007c74:	900f      	str	r0, [sp, #60]	; 0x3c
    }
  assert (rn <= alloc);
 8007c76:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007c78:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007c7a:	429a      	cmp	r2, r3
 8007c7c:	dd0f      	ble.n	8007c9e <mpz_set_str+0x26e>
 8007c7e:	f642 2014 	movw	r0, #10772	; 0x2a14
 8007c82:	f6c0 0001 	movt	r0, #2049	; 0x801
 8007c86:	f241 0161 	movw	r1, #4193	; 0x1061
 8007c8a:	f243 12e0 	movw	r2, #12768	; 0x31e0
 8007c8e:	f6c0 0201 	movt	r2, #2049	; 0x801
 8007c92:	f642 6358 	movw	r3, #11864	; 0x2e58
 8007c96:	f6c0 0301 	movt	r3, #2049	; 0x801
 8007c9a:	f004 fdc1 	bl	800c820 <__assert_func>
  gmp_free (dp);
 8007c9e:	f240 0308 	movw	r3, #8
 8007ca2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	980a      	ldr	r0, [sp, #40]	; 0x28
 8007caa:	2100      	movs	r1, #0
 8007cac:	4798      	blx	r3

  r->_mp_size = sign ? - rn : rn;
 8007cae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d002      	beq.n	8007cba <mpz_set_str+0x28a>
 8007cb4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007cb6:	425b      	negs	r3, r3
 8007cb8:	e000      	b.n	8007cbc <mpz_set_str+0x28c>
 8007cba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007cbc:	9a05      	ldr	r2, [sp, #20]
 8007cbe:	6053      	str	r3, [r2, #4]

  return 0;
 8007cc0:	2300      	movs	r3, #0
}
 8007cc2:	4618      	mov	r0, r3
 8007cc4:	b011      	add	sp, #68	; 0x44
 8007cc6:	f85d fb04 	ldr.w	pc, [sp], #4
 8007cca:	bf00      	nop

08007ccc <mpz_init_set_str>:

int
mpz_init_set_str (mpz_t r, const char *sp, int base)
{
 8007ccc:	b500      	push	{lr}
 8007cce:	b085      	sub	sp, #20
 8007cd0:	9003      	str	r0, [sp, #12]
 8007cd2:	9102      	str	r1, [sp, #8]
 8007cd4:	9201      	str	r2, [sp, #4]
  mpz_init (r);
 8007cd6:	9803      	ldr	r0, [sp, #12]
 8007cd8:	f7fb fd1c 	bl	8003714 <mpz_init>
  return mpz_set_str (r, sp, base);
 8007cdc:	9803      	ldr	r0, [sp, #12]
 8007cde:	9902      	ldr	r1, [sp, #8]
 8007ce0:	9a01      	ldr	r2, [sp, #4]
 8007ce2:	f7ff fea5 	bl	8007a30 <mpz_set_str>
 8007ce6:	4603      	mov	r3, r0
}
 8007ce8:	4618      	mov	r0, r3
 8007cea:	b005      	add	sp, #20
 8007cec:	f85d fb04 	ldr.w	pc, [sp], #4

08007cf0 <mpz_out_str>:

size_t
mpz_out_str (FILE *stream, int base, const mpz_t x)
{
 8007cf0:	b500      	push	{lr}
 8007cf2:	b087      	sub	sp, #28
 8007cf4:	9003      	str	r0, [sp, #12]
 8007cf6:	9102      	str	r1, [sp, #8]
 8007cf8:	9201      	str	r2, [sp, #4]
  char *str;
  size_t len;

  str = mpz_get_str (NULL, base, x);
 8007cfa:	2000      	movs	r0, #0
 8007cfc:	9902      	ldr	r1, [sp, #8]
 8007cfe:	9a01      	ldr	r2, [sp, #4]
 8007d00:	f7ff fde4 	bl	80078cc <mpz_get_str>
 8007d04:	9005      	str	r0, [sp, #20]
  len = strlen (str);
 8007d06:	9805      	ldr	r0, [sp, #20]
 8007d08:	f006 f900 	bl	800df0c <strlen>
 8007d0c:	9004      	str	r0, [sp, #16]
  len = fwrite (str, 1, len, stream);
 8007d0e:	9805      	ldr	r0, [sp, #20]
 8007d10:	2101      	movs	r1, #1
 8007d12:	9a04      	ldr	r2, [sp, #16]
 8007d14:	9b03      	ldr	r3, [sp, #12]
 8007d16:	f005 f97f 	bl	800d018 <fwrite>
 8007d1a:	9004      	str	r0, [sp, #16]
  gmp_free (str);
 8007d1c:	f240 0308 	movw	r3, #8
 8007d20:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	9805      	ldr	r0, [sp, #20]
 8007d28:	2100      	movs	r1, #0
 8007d2a:	4798      	blx	r3
  return len;
 8007d2c:	9b04      	ldr	r3, [sp, #16]
}
 8007d2e:	4618      	mov	r0, r3
 8007d30:	b007      	add	sp, #28
 8007d32:	f85d fb04 	ldr.w	pc, [sp], #4
 8007d36:	bf00      	nop

08007d38 <gmp_detect_endian>:


static int
gmp_detect_endian (void)
{
 8007d38:	b082      	sub	sp, #8
  static const int i = 2;
  const unsigned char *p = (const unsigned char *) &i;
 8007d3a:	f243 13ec 	movw	r3, #12780	; 0x31ec
 8007d3e:	f6c0 0301 	movt	r3, #2049	; 0x801
 8007d42:	9301      	str	r3, [sp, #4]
  return 1 - *p;
 8007d44:	9b01      	ldr	r3, [sp, #4]
 8007d46:	781b      	ldrb	r3, [r3, #0]
 8007d48:	f1c3 0301 	rsb	r3, r3, #1
}
 8007d4c:	4618      	mov	r0, r3
 8007d4e:	b002      	add	sp, #8
 8007d50:	4770      	bx	lr
 8007d52:	bf00      	nop

08007d54 <mpz_import>:

/* Import and export. Does not support nails. */
void
mpz_import (mpz_t r, size_t count, int order, size_t size, int endian,
	    size_t nails, const void *src)
{
 8007d54:	b500      	push	{lr}
 8007d56:	b08d      	sub	sp, #52	; 0x34
 8007d58:	9003      	str	r0, [sp, #12]
 8007d5a:	9102      	str	r1, [sp, #8]
 8007d5c:	9201      	str	r2, [sp, #4]
 8007d5e:	9300      	str	r3, [sp, #0]
     the low end). */
  size_t bytes;
  /* The index where the limb should be stored, when completed. */
  mp_size_t i;

  if (nails != 0)
 8007d60:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d005      	beq.n	8007d72 <mpz_import+0x1e>
    gmp_die ("mpz_import: Nails not supported.");
 8007d66:	f642 6064 	movw	r0, #11876	; 0x2e64
 8007d6a:	f6c0 0001 	movt	r0, #2049	; 0x801
 8007d6e:	f7f9 f9ab 	bl	80010c8 <gmp_die>

  assert (order == 1 || order == -1);
 8007d72:	9b01      	ldr	r3, [sp, #4]
 8007d74:	2b01      	cmp	r3, #1
 8007d76:	d013      	beq.n	8007da0 <mpz_import+0x4c>
 8007d78:	9b01      	ldr	r3, [sp, #4]
 8007d7a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007d7e:	d00f      	beq.n	8007da0 <mpz_import+0x4c>
 8007d80:	f642 2014 	movw	r0, #10772	; 0x2a14
 8007d84:	f6c0 0001 	movt	r0, #2049	; 0x801
 8007d88:	f241 019b 	movw	r1, #4251	; 0x109b
 8007d8c:	f243 12f0 	movw	r2, #12784	; 0x31f0
 8007d90:	f6c0 0201 	movt	r2, #2049	; 0x801
 8007d94:	f642 6388 	movw	r3, #11912	; 0x2e88
 8007d98:	f6c0 0301 	movt	r3, #2049	; 0x801
 8007d9c:	f004 fd40 	bl	800c820 <__assert_func>
  assert (endian >= -1 && endian <= 1);
 8007da0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007da2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007da6:	db02      	blt.n	8007dae <mpz_import+0x5a>
 8007da8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007daa:	2b01      	cmp	r3, #1
 8007dac:	dd0f      	ble.n	8007dce <mpz_import+0x7a>
 8007dae:	f642 2014 	movw	r0, #10772	; 0x2a14
 8007db2:	f6c0 0001 	movt	r0, #2049	; 0x801
 8007db6:	f241 019c 	movw	r1, #4252	; 0x109c
 8007dba:	f243 12f0 	movw	r2, #12784	; 0x31f0
 8007dbe:	f6c0 0201 	movt	r2, #2049	; 0x801
 8007dc2:	f642 63a4 	movw	r3, #11940	; 0x2ea4
 8007dc6:	f6c0 0301 	movt	r3, #2049	; 0x801
 8007dca:	f004 fd29 	bl	800c820 <__assert_func>

  if (endian == 0)
 8007dce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d102      	bne.n	8007dda <mpz_import+0x86>
    endian = gmp_detect_endian ();
 8007dd4:	f7ff ffb0 	bl	8007d38 <gmp_detect_endian>
 8007dd8:	900e      	str	r0, [sp, #56]	; 0x38

  p = (unsigned char *) src;
 8007dda:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007ddc:	930b      	str	r3, [sp, #44]	; 0x2c

  word_step = (order != endian) ? 2 * size : 0;
 8007dde:	9a01      	ldr	r2, [sp, #4]
 8007de0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007de2:	429a      	cmp	r2, r3
 8007de4:	d002      	beq.n	8007dec <mpz_import+0x98>
 8007de6:	9b00      	ldr	r3, [sp, #0]
 8007de8:	005b      	lsls	r3, r3, #1
 8007dea:	e000      	b.n	8007dee <mpz_import+0x9a>
 8007dec:	2300      	movs	r3, #0
 8007dee:	930a      	str	r3, [sp, #40]	; 0x28

  /* Process bytes from the least significant end, so point p at the
     least significant word. */
  if (order == 1)
 8007df0:	9b01      	ldr	r3, [sp, #4]
 8007df2:	2b01      	cmp	r3, #1
 8007df4:	d10a      	bne.n	8007e0c <mpz_import+0xb8>
    {
      p += size * (count - 1);
 8007df6:	9b02      	ldr	r3, [sp, #8]
 8007df8:	3b01      	subs	r3, #1
 8007dfa:	9a00      	ldr	r2, [sp, #0]
 8007dfc:	fb02 f303 	mul.w	r3, r2, r3
 8007e00:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007e02:	4413      	add	r3, r2
 8007e04:	930b      	str	r3, [sp, #44]	; 0x2c
      word_step = - word_step;
 8007e06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e08:	425b      	negs	r3, r3
 8007e0a:	930a      	str	r3, [sp, #40]	; 0x28
    }

  /* And at least significant byte of that word. */
  if (endian == 1)
 8007e0c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007e0e:	2b01      	cmp	r3, #1
 8007e10:	d104      	bne.n	8007e1c <mpz_import+0xc8>
    p += (size - 1);
 8007e12:	9b00      	ldr	r3, [sp, #0]
 8007e14:	3b01      	subs	r3, #1
 8007e16:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007e18:	4413      	add	r3, r2
 8007e1a:	930b      	str	r3, [sp, #44]	; 0x2c

  rn = (size * count + sizeof(mp_limb_t) - 1) / sizeof(mp_limb_t);
 8007e1c:	9b00      	ldr	r3, [sp, #0]
 8007e1e:	9a02      	ldr	r2, [sp, #8]
 8007e20:	fb02 f303 	mul.w	r3, r2, r3
 8007e24:	3303      	adds	r3, #3
 8007e26:	089b      	lsrs	r3, r3, #2
 8007e28:	9305      	str	r3, [sp, #20]
  rp = MPZ_REALLOC (r, rn);
 8007e2a:	9b03      	ldr	r3, [sp, #12]
 8007e2c:	681a      	ldr	r2, [r3, #0]
 8007e2e:	9b05      	ldr	r3, [sp, #20]
 8007e30:	429a      	cmp	r2, r3
 8007e32:	da05      	bge.n	8007e40 <mpz_import+0xec>
 8007e34:	9803      	ldr	r0, [sp, #12]
 8007e36:	9905      	ldr	r1, [sp, #20]
 8007e38:	f7fb fcae 	bl	8003798 <mpz_realloc>
 8007e3c:	4603      	mov	r3, r0
 8007e3e:	e001      	b.n	8007e44 <mpz_import+0xf0>
 8007e40:	9b03      	ldr	r3, [sp, #12]
 8007e42:	689b      	ldr	r3, [r3, #8]
 8007e44:	9304      	str	r3, [sp, #16]

  for (limb = 0, bytes = 0, i = 0; count > 0; count--, p += word_step)
 8007e46:	2300      	movs	r3, #0
 8007e48:	9309      	str	r3, [sp, #36]	; 0x24
 8007e4a:	2300      	movs	r3, #0
 8007e4c:	9308      	str	r3, [sp, #32]
 8007e4e:	2300      	movs	r3, #0
 8007e50:	9307      	str	r3, [sp, #28]
 8007e52:	e030      	b.n	8007eb6 <mpz_import+0x162>
    {
      size_t j;
      for (j = 0; j < size; j++, p -= (ptrdiff_t) endian)
 8007e54:	2300      	movs	r3, #0
 8007e56:	9306      	str	r3, [sp, #24]
 8007e58:	e022      	b.n	8007ea0 <mpz_import+0x14c>
	{
	  limb |= (mp_limb_t) *p << (bytes++ * CHAR_BIT);
 8007e5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007e5c:	781b      	ldrb	r3, [r3, #0]
 8007e5e:	461a      	mov	r2, r3
 8007e60:	9b08      	ldr	r3, [sp, #32]
 8007e62:	1c59      	adds	r1, r3, #1
 8007e64:	9108      	str	r1, [sp, #32]
 8007e66:	00db      	lsls	r3, r3, #3
 8007e68:	fa02 f303 	lsl.w	r3, r2, r3
 8007e6c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007e6e:	4313      	orrs	r3, r2
 8007e70:	9309      	str	r3, [sp, #36]	; 0x24
	  if (bytes == sizeof(mp_limb_t))
 8007e72:	9b08      	ldr	r3, [sp, #32]
 8007e74:	2b04      	cmp	r3, #4
 8007e76:	d10b      	bne.n	8007e90 <mpz_import+0x13c>
	    {
	      rp[i++] = limb;
 8007e78:	9b07      	ldr	r3, [sp, #28]
 8007e7a:	1c5a      	adds	r2, r3, #1
 8007e7c:	9207      	str	r2, [sp, #28]
 8007e7e:	009b      	lsls	r3, r3, #2
 8007e80:	9a04      	ldr	r2, [sp, #16]
 8007e82:	4413      	add	r3, r2
 8007e84:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007e86:	601a      	str	r2, [r3, #0]
	      bytes = 0;
 8007e88:	2300      	movs	r3, #0
 8007e8a:	9308      	str	r3, [sp, #32]
	      limb = 0;
 8007e8c:	2300      	movs	r3, #0
 8007e8e:	9309      	str	r3, [sp, #36]	; 0x24
  rp = MPZ_REALLOC (r, rn);

  for (limb = 0, bytes = 0, i = 0; count > 0; count--, p += word_step)
    {
      size_t j;
      for (j = 0; j < size; j++, p -= (ptrdiff_t) endian)
 8007e90:	9b06      	ldr	r3, [sp, #24]
 8007e92:	3301      	adds	r3, #1
 8007e94:	9306      	str	r3, [sp, #24]
 8007e96:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007e98:	425b      	negs	r3, r3
 8007e9a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007e9c:	4413      	add	r3, r2
 8007e9e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007ea0:	9a06      	ldr	r2, [sp, #24]
 8007ea2:	9b00      	ldr	r3, [sp, #0]
 8007ea4:	429a      	cmp	r2, r3
 8007ea6:	d3d8      	bcc.n	8007e5a <mpz_import+0x106>
    p += (size - 1);

  rn = (size * count + sizeof(mp_limb_t) - 1) / sizeof(mp_limb_t);
  rp = MPZ_REALLOC (r, rn);

  for (limb = 0, bytes = 0, i = 0; count > 0; count--, p += word_step)
 8007ea8:	9b02      	ldr	r3, [sp, #8]
 8007eaa:	3b01      	subs	r3, #1
 8007eac:	9302      	str	r3, [sp, #8]
 8007eae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007eb0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007eb2:	4413      	add	r3, r2
 8007eb4:	930b      	str	r3, [sp, #44]	; 0x2c
 8007eb6:	9b02      	ldr	r3, [sp, #8]
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d1cb      	bne.n	8007e54 <mpz_import+0x100>
	      bytes = 0;
	      limb = 0;
	    }
	}
    }
  assert (i + (bytes > 0) == rn);
 8007ebc:	9b08      	ldr	r3, [sp, #32]
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	bf0c      	ite	eq
 8007ec2:	2300      	moveq	r3, #0
 8007ec4:	2301      	movne	r3, #1
 8007ec6:	b2db      	uxtb	r3, r3
 8007ec8:	461a      	mov	r2, r3
 8007eca:	9b07      	ldr	r3, [sp, #28]
 8007ecc:	441a      	add	r2, r3
 8007ece:	9b05      	ldr	r3, [sp, #20]
 8007ed0:	429a      	cmp	r2, r3
 8007ed2:	d00f      	beq.n	8007ef4 <mpz_import+0x1a0>
 8007ed4:	f642 2014 	movw	r0, #10772	; 0x2a14
 8007ed8:	f6c0 0001 	movt	r0, #2049	; 0x801
 8007edc:	f241 01c2 	movw	r1, #4290	; 0x10c2
 8007ee0:	f243 12f0 	movw	r2, #12784	; 0x31f0
 8007ee4:	f6c0 0201 	movt	r2, #2049	; 0x801
 8007ee8:	f642 63c0 	movw	r3, #11968	; 0x2ec0
 8007eec:	f6c0 0301 	movt	r3, #2049	; 0x801
 8007ef0:	f004 fc96 	bl	800c820 <__assert_func>
  if (limb != 0)
 8007ef4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d008      	beq.n	8007f0c <mpz_import+0x1b8>
    rp[i++] = limb;
 8007efa:	9b07      	ldr	r3, [sp, #28]
 8007efc:	1c5a      	adds	r2, r3, #1
 8007efe:	9207      	str	r2, [sp, #28]
 8007f00:	009b      	lsls	r3, r3, #2
 8007f02:	9a04      	ldr	r2, [sp, #16]
 8007f04:	4413      	add	r3, r2
 8007f06:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007f08:	601a      	str	r2, [r3, #0]
 8007f0a:	e004      	b.n	8007f16 <mpz_import+0x1c2>
  else
    i = mpn_normalized_size (rp, i);
 8007f0c:	9804      	ldr	r0, [sp, #16]
 8007f0e:	9907      	ldr	r1, [sp, #28]
 8007f10:	f7f9 fa3e 	bl	8001390 <mpn_normalized_size>
 8007f14:	9007      	str	r0, [sp, #28]

  r->_mp_size = i;
 8007f16:	9b03      	ldr	r3, [sp, #12]
 8007f18:	9a07      	ldr	r2, [sp, #28]
 8007f1a:	605a      	str	r2, [r3, #4]
}
 8007f1c:	b00d      	add	sp, #52	; 0x34
 8007f1e:	f85d fb04 	ldr.w	pc, [sp], #4
 8007f22:	bf00      	nop

08007f24 <mpz_export>:

void *
mpz_export (void *r, size_t *countp, int order, size_t size, int endian,
	    size_t nails, const mpz_t u)
{
 8007f24:	b500      	push	{lr}
 8007f26:	b08f      	sub	sp, #60	; 0x3c
 8007f28:	9003      	str	r0, [sp, #12]
 8007f2a:	9102      	str	r1, [sp, #8]
 8007f2c:	9201      	str	r2, [sp, #4]
 8007f2e:	9300      	str	r3, [sp, #0]
  size_t count;
  mp_size_t un;

  if (nails != 0)
 8007f30:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d005      	beq.n	8007f42 <mpz_export+0x1e>
    gmp_die ("mpz_import: Nails not supported.");
 8007f36:	f642 6064 	movw	r0, #11876	; 0x2e64
 8007f3a:	f6c0 0001 	movt	r0, #2049	; 0x801
 8007f3e:	f7f9 f8c3 	bl	80010c8 <gmp_die>

  assert (order == 1 || order == -1);
 8007f42:	9b01      	ldr	r3, [sp, #4]
 8007f44:	2b01      	cmp	r3, #1
 8007f46:	d013      	beq.n	8007f70 <mpz_export+0x4c>
 8007f48:	9b01      	ldr	r3, [sp, #4]
 8007f4a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007f4e:	d00f      	beq.n	8007f70 <mpz_export+0x4c>
 8007f50:	f642 2014 	movw	r0, #10772	; 0x2a14
 8007f54:	f6c0 0001 	movt	r0, #2049	; 0x801
 8007f58:	f241 01d5 	movw	r1, #4309	; 0x10d5
 8007f5c:	f243 12fc 	movw	r2, #12796	; 0x31fc
 8007f60:	f6c0 0201 	movt	r2, #2049	; 0x801
 8007f64:	f642 6388 	movw	r3, #11912	; 0x2e88
 8007f68:	f6c0 0301 	movt	r3, #2049	; 0x801
 8007f6c:	f004 fc58 	bl	800c820 <__assert_func>
  assert (endian >= -1 && endian <= 1);
 8007f70:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007f72:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007f76:	db02      	blt.n	8007f7e <mpz_export+0x5a>
 8007f78:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007f7a:	2b01      	cmp	r3, #1
 8007f7c:	dd0f      	ble.n	8007f9e <mpz_export+0x7a>
 8007f7e:	f642 2014 	movw	r0, #10772	; 0x2a14
 8007f82:	f6c0 0001 	movt	r0, #2049	; 0x801
 8007f86:	f241 01d6 	movw	r1, #4310	; 0x10d6
 8007f8a:	f243 12fc 	movw	r2, #12796	; 0x31fc
 8007f8e:	f6c0 0201 	movt	r2, #2049	; 0x801
 8007f92:	f642 63a4 	movw	r3, #11940	; 0x2ea4
 8007f96:	f6c0 0301 	movt	r3, #2049	; 0x801
 8007f9a:	f004 fc41 	bl	800c820 <__assert_func>
  assert (size > 0 || u->_mp_size == 0);
 8007f9e:	9b00      	ldr	r3, [sp, #0]
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d113      	bne.n	8007fcc <mpz_export+0xa8>
 8007fa4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007fa6:	685b      	ldr	r3, [r3, #4]
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d00f      	beq.n	8007fcc <mpz_export+0xa8>
 8007fac:	f642 2014 	movw	r0, #10772	; 0x2a14
 8007fb0:	f6c0 0001 	movt	r0, #2049	; 0x801
 8007fb4:	f241 01d7 	movw	r1, #4311	; 0x10d7
 8007fb8:	f243 12fc 	movw	r2, #12796	; 0x31fc
 8007fbc:	f6c0 0201 	movt	r2, #2049	; 0x801
 8007fc0:	f642 63d8 	movw	r3, #11992	; 0x2ed8
 8007fc4:	f6c0 0301 	movt	r3, #2049	; 0x801
 8007fc8:	f004 fc2a 	bl	800c820 <__assert_func>

  un = u->_mp_size;
 8007fcc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007fce:	685b      	ldr	r3, [r3, #4]
 8007fd0:	9305      	str	r3, [sp, #20]
  count = 0;
 8007fd2:	2300      	movs	r3, #0
 8007fd4:	930d      	str	r3, [sp, #52]	; 0x34
  if (un != 0)
 8007fd6:	9b05      	ldr	r3, [sp, #20]
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	f000 80d4 	beq.w	8008186 <mpz_export+0x262>
      /* The number of bytes left to to in this limb. */
      size_t bytes;
      /* The index where the limb was read. */
      mp_size_t i;

      un = GMP_ABS (un);
 8007fde:	9b05      	ldr	r3, [sp, #20]
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	bfb8      	it	lt
 8007fe4:	425b      	neglt	r3, r3
 8007fe6:	9305      	str	r3, [sp, #20]

      /* Count bytes in top limb. */
      limb = u->_mp_d[un-1];
 8007fe8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007fea:	689a      	ldr	r2, [r3, #8]
 8007fec:	9b05      	ldr	r3, [sp, #20]
 8007fee:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007ff2:	3b01      	subs	r3, #1
 8007ff4:	009b      	lsls	r3, r3, #2
 8007ff6:	4413      	add	r3, r2
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	9309      	str	r3, [sp, #36]	; 0x24
      assert (limb != 0);
 8007ffc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d10f      	bne.n	8008022 <mpz_export+0xfe>
 8008002:	f642 2014 	movw	r0, #10772	; 0x2a14
 8008006:	f6c0 0001 	movt	r0, #2049	; 0x801
 800800a:	f241 01eb 	movw	r1, #4331	; 0x10eb
 800800e:	f243 12fc 	movw	r2, #12796	; 0x31fc
 8008012:	f6c0 0201 	movt	r2, #2049	; 0x801
 8008016:	f642 63f8 	movw	r3, #12024	; 0x2ef8
 800801a:	f6c0 0301 	movt	r3, #2049	; 0x801
 800801e:	f004 fbff 	bl	800c820 <__assert_func>

      k = 0;
 8008022:	2300      	movs	r3, #0
 8008024:	930c      	str	r3, [sp, #48]	; 0x30
      do {
	k++; limb >>= CHAR_BIT;
 8008026:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008028:	3301      	adds	r3, #1
 800802a:	930c      	str	r3, [sp, #48]	; 0x30
 800802c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800802e:	0a1b      	lsrs	r3, r3, #8
 8008030:	9309      	str	r3, [sp, #36]	; 0x24
      } while (limb != 0);
 8008032:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008034:	2b00      	cmp	r3, #0
 8008036:	d1f6      	bne.n	8008026 <mpz_export+0x102>

      count = (k + (un-1) * sizeof (mp_limb_t) + size - 1) / size;
 8008038:	9b05      	ldr	r3, [sp, #20]
 800803a:	3b01      	subs	r3, #1
 800803c:	009a      	lsls	r2, r3, #2
 800803e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008040:	441a      	add	r2, r3
 8008042:	9b00      	ldr	r3, [sp, #0]
 8008044:	4413      	add	r3, r2
 8008046:	1e5a      	subs	r2, r3, #1
 8008048:	9b00      	ldr	r3, [sp, #0]
 800804a:	fbb2 f3f3 	udiv	r3, r2, r3
 800804e:	930d      	str	r3, [sp, #52]	; 0x34

      if (!r)
 8008050:	9b03      	ldr	r3, [sp, #12]
 8008052:	2b00      	cmp	r3, #0
 8008054:	d10b      	bne.n	800806e <mpz_export+0x14a>
	r = gmp_xalloc (count * size);
 8008056:	f240 0300 	movw	r3, #0
 800805a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008062:	9900      	ldr	r1, [sp, #0]
 8008064:	fb01 f202 	mul.w	r2, r1, r2
 8008068:	4610      	mov	r0, r2
 800806a:	4798      	blx	r3
 800806c:	9003      	str	r0, [sp, #12]

      if (endian == 0)
 800806e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008070:	2b00      	cmp	r3, #0
 8008072:	d102      	bne.n	800807a <mpz_export+0x156>
	endian = gmp_detect_endian ();
 8008074:	f7ff fe60 	bl	8007d38 <gmp_detect_endian>
 8008078:	9010      	str	r0, [sp, #64]	; 0x40

      p = (unsigned char *) r;
 800807a:	9b03      	ldr	r3, [sp, #12]
 800807c:	930b      	str	r3, [sp, #44]	; 0x2c

      word_step = (order != endian) ? 2 * size : 0;
 800807e:	9a01      	ldr	r2, [sp, #4]
 8008080:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008082:	429a      	cmp	r2, r3
 8008084:	d002      	beq.n	800808c <mpz_export+0x168>
 8008086:	9b00      	ldr	r3, [sp, #0]
 8008088:	005b      	lsls	r3, r3, #1
 800808a:	e000      	b.n	800808e <mpz_export+0x16a>
 800808c:	2300      	movs	r3, #0
 800808e:	930a      	str	r3, [sp, #40]	; 0x28

      /* Process bytes from the least significant end, so point p at the
	 least significant word. */
      if (order == 1)
 8008090:	9b01      	ldr	r3, [sp, #4]
 8008092:	2b01      	cmp	r3, #1
 8008094:	d10a      	bne.n	80080ac <mpz_export+0x188>
	{
	  p += size * (count - 1);
 8008096:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008098:	3b01      	subs	r3, #1
 800809a:	9a00      	ldr	r2, [sp, #0]
 800809c:	fb02 f303 	mul.w	r3, r2, r3
 80080a0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80080a2:	4413      	add	r3, r2
 80080a4:	930b      	str	r3, [sp, #44]	; 0x2c
	  word_step = - word_step;
 80080a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80080a8:	425b      	negs	r3, r3
 80080aa:	930a      	str	r3, [sp, #40]	; 0x28
	}

      /* And at least significant byte of that word. */
      if (endian == 1)
 80080ac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80080ae:	2b01      	cmp	r3, #1
 80080b0:	d104      	bne.n	80080bc <mpz_export+0x198>
	p += (size - 1);
 80080b2:	9b00      	ldr	r3, [sp, #0]
 80080b4:	3b01      	subs	r3, #1
 80080b6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80080b8:	4413      	add	r3, r2
 80080ba:	930b      	str	r3, [sp, #44]	; 0x2c

      for (bytes = 0, i = 0, k = 0; k < count; k++, p += word_step)
 80080bc:	2300      	movs	r3, #0
 80080be:	9308      	str	r3, [sp, #32]
 80080c0:	2300      	movs	r3, #0
 80080c2:	9307      	str	r3, [sp, #28]
 80080c4:	2300      	movs	r3, #0
 80080c6:	930c      	str	r3, [sp, #48]	; 0x30
 80080c8:	e031      	b.n	800812e <mpz_export+0x20a>
	{
	  size_t j;
	  for (j = 0; j < size; j++, p -= (ptrdiff_t) endian)
 80080ca:	2300      	movs	r3, #0
 80080cc:	9306      	str	r3, [sp, #24]
 80080ce:	e023      	b.n	8008118 <mpz_export+0x1f4>
	    {
	      if (bytes == 0)
 80080d0:	9b08      	ldr	r3, [sp, #32]
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d10e      	bne.n	80080f4 <mpz_export+0x1d0>
		{
		  if (i < un)
 80080d6:	9a07      	ldr	r2, [sp, #28]
 80080d8:	9b05      	ldr	r3, [sp, #20]
 80080da:	429a      	cmp	r2, r3
 80080dc:	da08      	bge.n	80080f0 <mpz_export+0x1cc>
		    limb = u->_mp_d[i++];
 80080de:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80080e0:	689a      	ldr	r2, [r3, #8]
 80080e2:	9b07      	ldr	r3, [sp, #28]
 80080e4:	1c59      	adds	r1, r3, #1
 80080e6:	9107      	str	r1, [sp, #28]
 80080e8:	009b      	lsls	r3, r3, #2
 80080ea:	4413      	add	r3, r2
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	9309      	str	r3, [sp, #36]	; 0x24
		  bytes = sizeof (mp_limb_t);
 80080f0:	2304      	movs	r3, #4
 80080f2:	9308      	str	r3, [sp, #32]
		}
	      *p = limb;
 80080f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80080f6:	b2da      	uxtb	r2, r3
 80080f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80080fa:	701a      	strb	r2, [r3, #0]
	      limb >>= CHAR_BIT;
 80080fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80080fe:	0a1b      	lsrs	r3, r3, #8
 8008100:	9309      	str	r3, [sp, #36]	; 0x24
	      bytes--;
 8008102:	9b08      	ldr	r3, [sp, #32]
 8008104:	3b01      	subs	r3, #1
 8008106:	9308      	str	r3, [sp, #32]
	p += (size - 1);

      for (bytes = 0, i = 0, k = 0; k < count; k++, p += word_step)
	{
	  size_t j;
	  for (j = 0; j < size; j++, p -= (ptrdiff_t) endian)
 8008108:	9b06      	ldr	r3, [sp, #24]
 800810a:	3301      	adds	r3, #1
 800810c:	9306      	str	r3, [sp, #24]
 800810e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008110:	425b      	negs	r3, r3
 8008112:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008114:	4413      	add	r3, r2
 8008116:	930b      	str	r3, [sp, #44]	; 0x2c
 8008118:	9a06      	ldr	r2, [sp, #24]
 800811a:	9b00      	ldr	r3, [sp, #0]
 800811c:	429a      	cmp	r2, r3
 800811e:	d3d7      	bcc.n	80080d0 <mpz_export+0x1ac>

      /* And at least significant byte of that word. */
      if (endian == 1)
	p += (size - 1);

      for (bytes = 0, i = 0, k = 0; k < count; k++, p += word_step)
 8008120:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008122:	3301      	adds	r3, #1
 8008124:	930c      	str	r3, [sp, #48]	; 0x30
 8008126:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008128:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800812a:	4413      	add	r3, r2
 800812c:	930b      	str	r3, [sp, #44]	; 0x2c
 800812e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008130:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008132:	429a      	cmp	r2, r3
 8008134:	d3c9      	bcc.n	80080ca <mpz_export+0x1a6>
	      *p = limb;
	      limb >>= CHAR_BIT;
	      bytes--;
	    }
	}
      assert (i == un);
 8008136:	9a07      	ldr	r2, [sp, #28]
 8008138:	9b05      	ldr	r3, [sp, #20]
 800813a:	429a      	cmp	r2, r3
 800813c:	d00f      	beq.n	800815e <mpz_export+0x23a>
 800813e:	f642 2014 	movw	r0, #10772	; 0x2a14
 8008142:	f6c0 0001 	movt	r0, #2049	; 0x801
 8008146:	f241 111a 	movw	r1, #4378	; 0x111a
 800814a:	f243 12fc 	movw	r2, #12796	; 0x31fc
 800814e:	f6c0 0201 	movt	r2, #2049	; 0x801
 8008152:	f642 7304 	movw	r3, #12036	; 0x2f04
 8008156:	f6c0 0301 	movt	r3, #2049	; 0x801
 800815a:	f004 fb61 	bl	800c820 <__assert_func>
      assert (k == count);
 800815e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008160:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008162:	429a      	cmp	r2, r3
 8008164:	d00f      	beq.n	8008186 <mpz_export+0x262>
 8008166:	f642 2014 	movw	r0, #10772	; 0x2a14
 800816a:	f6c0 0001 	movt	r0, #2049	; 0x801
 800816e:	f241 111b 	movw	r1, #4379	; 0x111b
 8008172:	f243 12fc 	movw	r2, #12796	; 0x31fc
 8008176:	f6c0 0201 	movt	r2, #2049	; 0x801
 800817a:	f642 730c 	movw	r3, #12044	; 0x2f0c
 800817e:	f6c0 0301 	movt	r3, #2049	; 0x801
 8008182:	f004 fb4d 	bl	800c820 <__assert_func>
    }

  if (countp)
 8008186:	9b02      	ldr	r3, [sp, #8]
 8008188:	2b00      	cmp	r3, #0
 800818a:	d002      	beq.n	8008192 <mpz_export+0x26e>
    *countp = count;
 800818c:	9b02      	ldr	r3, [sp, #8]
 800818e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008190:	601a      	str	r2, [r3, #0]

  return r;
 8008192:	9b03      	ldr	r3, [sp, #12]
}
 8008194:	4618      	mov	r0, r3
 8008196:	b00f      	add	sp, #60	; 0x3c
 8008198:	f85d fb04 	ldr.w	pc, [sp], #4

0800819c <NMI_Handler>:
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
}
 800819c:	4770      	bx	lr
 800819e:	bf00      	nop

080081a0 <HardFault_Handler>:
{
  /* Go to infinite loop when Hard Fault exception occurs */
  //while (1)
  //{
  //}
}
 80081a0:	4770      	bx	lr
 80081a2:	bf00      	nop

080081a4 <MemManage_Handler>:
{
  /* Go to infinite loop when Memory Manage exception occurs */
  //while (1)
  //{
  //}
}
 80081a4:	4770      	bx	lr
 80081a6:	bf00      	nop

080081a8 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 80081a8:	e7fe      	b.n	80081a8 <BusFault_Handler>
 80081aa:	bf00      	nop

080081ac <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 80081ac:	e7fe      	b.n	80081ac <UsageFault_Handler>
 80081ae:	bf00      	nop

080081b0 <SVC_Handler>:
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
}
 80081b0:	4770      	bx	lr
 80081b2:	bf00      	nop

080081b4 <DebugMon_Handler>:
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
}
 80081b4:	4770      	bx	lr
 80081b6:	bf00      	nop

080081b8 <PendSV_Handler>:
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
}
 80081b8:	4770      	bx	lr
 80081ba:	bf00      	nop

080081bc <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 80081bc:	b508      	push	{r3, lr}
	timing_handler();
 80081be:	f7f8 ff45 	bl	800104c <timing_handler>
}
 80081c2:	bd08      	pop	{r3, pc}

080081c4 <OTG_FS_WKUP_IRQHandler>:
/*  file (startup_stm32f4xx.s).                                               */
/******************************************************************************/

#ifdef USE_USB_OTG_FS
void OTG_FS_WKUP_IRQHandler(void)
{
 80081c4:	b508      	push	{r3, lr}
  if(USB_OTG_dev.cfg.low_power)
 80081c6:	f640 2384 	movw	r3, #2692	; 0xa84
 80081ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80081ce:	7a9b      	ldrb	r3, [r3, #10]
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d013      	beq.n	80081fc <OTG_FS_WKUP_IRQHandler+0x38>
  {
    *(uint32_t *)(0xE000ED10) &= 0xFFFFFFF9 ;
 80081d4:	f64e 5310 	movw	r3, #60688	; 0xed10
 80081d8:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80081dc:	f64e 5210 	movw	r2, #60688	; 0xed10
 80081e0:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80081e4:	6812      	ldr	r2, [r2, #0]
 80081e6:	f022 0206 	bic.w	r2, r2, #6
 80081ea:	601a      	str	r2, [r3, #0]
    SystemInit();
 80081ec:	f000 f814 	bl	8008218 <SystemInit>
    USB_OTG_UngateClock(&USB_OTG_dev);
 80081f0:	f640 2084 	movw	r0, #2692	; 0xa84
 80081f4:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80081f8:	f002 fd72 	bl	800ace0 <USB_OTG_UngateClock>
  }
  EXTI_ClearITPendingBit(EXTI_Line18);
 80081fc:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8008200:	f001 fa06 	bl	8009610 <EXTI_ClearITPendingBit>
}
 8008204:	bd08      	pop	{r3, pc}
 8008206:	bf00      	nop

08008208 <OTG_FS_IRQHandler>:
#ifdef USE_USB_OTG_HS
void OTG_HS_IRQHandler(void)
#else
void OTG_FS_IRQHandler(void)
#endif
{
 8008208:	b508      	push	{r3, lr}
  USBD_OTG_ISR_Handler (&USB_OTG_dev);
 800820a:	f640 2084 	movw	r0, #2692	; 0xa84
 800820e:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8008212:	f002 ff6b 	bl	800b0ec <USBD_OTG_ISR_Handler>
}
 8008216:	bd08      	pop	{r3, pc}

08008218 <SystemInit>:
 *         SystemFrequency variable.
 * @param  None
 * @retval None
 */
void SystemInit(void)
{
 8008218:	b508      	push	{r3, lr}
	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800821a:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 800821e:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8008222:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 8008226:	f2ce 0200 	movt	r2, #57344	; 0xe000
 800822a:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 800822e:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8008232:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#endif
	/* Reset the RCC clock configuration to the default reset state ------------*/
	/* Set HSION bit */
	RCC->CR |= (uint32_t)0x00000001;
 8008236:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800823a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800823e:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8008242:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8008246:	6812      	ldr	r2, [r2, #0]
 8008248:	f042 0201 	orr.w	r2, r2, #1
 800824c:	601a      	str	r2, [r3, #0]

	/* Reset CFGR register */
	RCC->CFGR = 0x00000000;
 800824e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8008252:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008256:	2200      	movs	r2, #0
 8008258:	609a      	str	r2, [r3, #8]

	/* Reset HSEON, CSSON and PLLON bits */
	RCC->CR &= (uint32_t)0xFEF6FFFF;
 800825a:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800825e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008262:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8008266:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800826a:	6812      	ldr	r2, [r2, #0]
 800826c:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8008270:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008274:	601a      	str	r2, [r3, #0]

	/* Reset PLLCFGR register */
	RCC->PLLCFGR = 0x24003010;
 8008276:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800827a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800827e:	f243 0210 	movw	r2, #12304	; 0x3010
 8008282:	f2c2 4200 	movt	r2, #9216	; 0x2400
 8008286:	605a      	str	r2, [r3, #4]

	/* Reset HSEBYP bit */
	RCC->CR &= (uint32_t)0xFFFBFFFF;
 8008288:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800828c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008290:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8008294:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8008298:	6812      	ldr	r2, [r2, #0]
 800829a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800829e:	601a      	str	r2, [r3, #0]

	/* Disable all interrupts */
	RCC->CIR = 0x00000000;
 80082a0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80082a4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80082a8:	2200      	movs	r2, #0
 80082aa:	60da      	str	r2, [r3, #12]
	SystemInit_ExtMemCtl();
#endif /* DATA_IN_ExtSRAM */

	/* Configure the System clock source, PLL Multiplier and Divider factors,
     AHB/APBx prescalers and Flash settings ----------------------------------*/
	SetSysClock();
 80082ac:	f000 f8ae 	bl	800840c <SetSysClock>

	/* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
	SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
	SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80082b0:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 80082b4:	f2ce 0300 	movt	r3, #57344	; 0xe000
 80082b8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80082bc:	609a      	str	r2, [r3, #8]
#endif
}
 80082be:	bd08      	pop	{r3, pc}

080082c0 <SystemCoreClockUpdate>:
 *
 * @param  None
 * @retval None
 */
void SystemCoreClockUpdate(void)
{
 80082c0:	b086      	sub	sp, #24
	uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 80082c2:	2300      	movs	r3, #0
 80082c4:	9304      	str	r3, [sp, #16]
 80082c6:	2300      	movs	r3, #0
 80082c8:	9305      	str	r3, [sp, #20]
 80082ca:	2302      	movs	r3, #2
 80082cc:	9303      	str	r3, [sp, #12]
 80082ce:	2300      	movs	r3, #0
 80082d0:	9302      	str	r3, [sp, #8]
 80082d2:	2302      	movs	r3, #2
 80082d4:	9301      	str	r3, [sp, #4]

	/* Get SYSCLK source -------------------------------------------------------*/
	tmp = RCC->CFGR & RCC_CFGR_SWS;
 80082d6:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80082da:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80082de:	689b      	ldr	r3, [r3, #8]
 80082e0:	f003 030c 	and.w	r3, r3, #12
 80082e4:	9304      	str	r3, [sp, #16]

	switch (tmp)
 80082e6:	9b04      	ldr	r3, [sp, #16]
 80082e8:	2b04      	cmp	r3, #4
 80082ea:	d00d      	beq.n	8008308 <SystemCoreClockUpdate+0x48>
 80082ec:	2b08      	cmp	r3, #8
 80082ee:	d015      	beq.n	800831c <SystemCoreClockUpdate+0x5c>
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d163      	bne.n	80083bc <SystemCoreClockUpdate+0xfc>
	{
	case 0x00:  /* HSI used as system clock source */
		SystemCoreClock = HSI_VALUE;
 80082f4:	f240 030c 	movw	r3, #12
 80082f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80082fc:	f44f 5210 	mov.w	r2, #9216	; 0x2400
 8008300:	f2c0 02f4 	movt	r2, #244	; 0xf4
 8008304:	601a      	str	r2, [r3, #0]
		break;
 8008306:	e063      	b.n	80083d0 <SystemCoreClockUpdate+0x110>
	case 0x04:  /* HSE used as system clock source */
		SystemCoreClock = HSE_VALUE;
 8008308:	f240 030c 	movw	r3, #12
 800830c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008310:	f647 0240 	movw	r2, #30784	; 0x7840
 8008314:	f2c0 127d 	movt	r2, #381	; 0x17d
 8008318:	601a      	str	r2, [r3, #0]
		break;
 800831a:	e059      	b.n	80083d0 <SystemCoreClockUpdate+0x110>
	case 0x08:  /* PLL used as system clock source */

		/* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
		 */
		pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 800831c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8008320:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008324:	685b      	ldr	r3, [r3, #4]
 8008326:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800832a:	0d9b      	lsrs	r3, r3, #22
 800832c:	9302      	str	r3, [sp, #8]
		pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800832e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8008332:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008336:	685b      	ldr	r3, [r3, #4]
 8008338:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800833c:	9301      	str	r3, [sp, #4]

		if (pllsource != 0)
 800833e:	9b02      	ldr	r3, [sp, #8]
 8008340:	2b00      	cmp	r3, #0
 8008342:	d013      	beq.n	800836c <SystemCoreClockUpdate+0xac>
		{
			/* HSE used as PLL clock source */
			pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8008344:	f647 0340 	movw	r3, #30784	; 0x7840
 8008348:	f2c0 137d 	movt	r3, #381	; 0x17d
 800834c:	9a01      	ldr	r2, [sp, #4]
 800834e:	fbb3 f2f2 	udiv	r2, r3, r2
 8008352:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8008356:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800835a:	6859      	ldr	r1, [r3, #4]
 800835c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8008360:	400b      	ands	r3, r1
 8008362:	099b      	lsrs	r3, r3, #6
 8008364:	fb03 f302 	mul.w	r3, r3, r2
 8008368:	9305      	str	r3, [sp, #20]
 800836a:	e012      	b.n	8008392 <SystemCoreClockUpdate+0xd2>
		}
		else
		{
			/* HSI used as PLL clock source */
			pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800836c:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8008370:	f2c0 03f4 	movt	r3, #244	; 0xf4
 8008374:	9a01      	ldr	r2, [sp, #4]
 8008376:	fbb3 f2f2 	udiv	r2, r3, r2
 800837a:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800837e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008382:	6859      	ldr	r1, [r3, #4]
 8008384:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8008388:	400b      	ands	r3, r1
 800838a:	099b      	lsrs	r3, r3, #6
 800838c:	fb03 f302 	mul.w	r3, r3, r2
 8008390:	9305      	str	r3, [sp, #20]
		}

		pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8008392:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8008396:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800839a:	685b      	ldr	r3, [r3, #4]
 800839c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80083a0:	0c1b      	lsrs	r3, r3, #16
 80083a2:	3301      	adds	r3, #1
 80083a4:	005b      	lsls	r3, r3, #1
 80083a6:	9303      	str	r3, [sp, #12]
		SystemCoreClock = pllvco/pllp;
 80083a8:	9a05      	ldr	r2, [sp, #20]
 80083aa:	9b03      	ldr	r3, [sp, #12]
 80083ac:	fbb2 f2f3 	udiv	r2, r2, r3
 80083b0:	f240 030c 	movw	r3, #12
 80083b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80083b8:	601a      	str	r2, [r3, #0]
		break;
 80083ba:	e009      	b.n	80083d0 <SystemCoreClockUpdate+0x110>
	default:
		SystemCoreClock = HSI_VALUE;
 80083bc:	f240 030c 	movw	r3, #12
 80083c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80083c4:	f44f 5210 	mov.w	r2, #9216	; 0x2400
 80083c8:	f2c0 02f4 	movt	r2, #244	; 0xf4
 80083cc:	601a      	str	r2, [r3, #0]
		break;
 80083ce:	bf00      	nop
	}
	/* Compute HCLK frequency --------------------------------------------------*/
	/* Get HCLK prescaler */
	tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 80083d0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80083d4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80083d8:	689b      	ldr	r3, [r3, #8]
 80083da:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80083de:	091a      	lsrs	r2, r3, #4
 80083e0:	f240 0310 	movw	r3, #16
 80083e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80083e8:	5c9b      	ldrb	r3, [r3, r2]
 80083ea:	b2db      	uxtb	r3, r3
 80083ec:	9304      	str	r3, [sp, #16]
	/* HCLK frequency */
	SystemCoreClock >>= tmp;
 80083ee:	f240 030c 	movw	r3, #12
 80083f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80083f6:	681a      	ldr	r2, [r3, #0]
 80083f8:	9b04      	ldr	r3, [sp, #16]
 80083fa:	40da      	lsrs	r2, r3
 80083fc:	f240 030c 	movw	r3, #12
 8008400:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008404:	601a      	str	r2, [r3, #0]
}
 8008406:	b006      	add	sp, #24
 8008408:	4770      	bx	lr
 800840a:	bf00      	nop

0800840c <SetSysClock>:
 *         is reset to the default reset state (done in SystemInit() function).
 * @param  None
 * @retval None
 */
static void SetSysClock(void)
{
 800840c:	b082      	sub	sp, #8
	/******************************************************************************/
	/*            PLL (clocked by HSE) used as System clock source                */
	/******************************************************************************/
	__IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800840e:	2300      	movs	r3, #0
 8008410:	9301      	str	r3, [sp, #4]
 8008412:	2300      	movs	r3, #0
 8008414:	9300      	str	r3, [sp, #0]

	/* Enable HSE */
	RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8008416:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800841a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800841e:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8008422:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8008426:	6812      	ldr	r2, [r2, #0]
 8008428:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800842c:	601a      	str	r2, [r3, #0]

	/* Wait till HSE is ready and if Time out is reached exit */
	do
	{
		HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800842e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8008432:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800843c:	9300      	str	r3, [sp, #0]
		StartUpCounter++;
 800843e:	9b01      	ldr	r3, [sp, #4]
 8008440:	3301      	adds	r3, #1
 8008442:	9301      	str	r3, [sp, #4]
	} while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8008444:	9b00      	ldr	r3, [sp, #0]
 8008446:	2b00      	cmp	r3, #0
 8008448:	d103      	bne.n	8008452 <SetSysClock+0x46>
 800844a:	9b01      	ldr	r3, [sp, #4]
 800844c:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8008450:	d1ed      	bne.n	800842e <SetSysClock+0x22>

	if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8008452:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8008456:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008460:	2b00      	cmp	r3, #0
 8008462:	d002      	beq.n	800846a <SetSysClock+0x5e>
	{
		HSEStatus = (uint32_t)0x01;
 8008464:	2301      	movs	r3, #1
 8008466:	9300      	str	r3, [sp, #0]
 8008468:	e001      	b.n	800846e <SetSysClock+0x62>
	}
	else
	{
		HSEStatus = (uint32_t)0x00;
 800846a:	2300      	movs	r3, #0
 800846c:	9300      	str	r3, [sp, #0]
	}

	if (HSEStatus == (uint32_t)0x01)
 800846e:	9b00      	ldr	r3, [sp, #0]
 8008470:	2b01      	cmp	r3, #1
 8008472:	f040 8081 	bne.w	8008578 <SetSysClock+0x16c>
	{
		/* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
		RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8008476:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800847a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800847e:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8008482:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8008486:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8008488:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800848c:	641a      	str	r2, [r3, #64]	; 0x40
		PWR->CR |= PWR_CR_VOS;
 800848e:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8008492:	f2c4 0300 	movt	r3, #16384	; 0x4000
 8008496:	f44f 42e0 	mov.w	r2, #28672	; 0x7000
 800849a:	f2c4 0200 	movt	r2, #16384	; 0x4000
 800849e:	6812      	ldr	r2, [r2, #0]
 80084a0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80084a4:	601a      	str	r2, [r3, #0]

		/* HCLK = SYSCLK / 1*/
		RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 80084a6:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80084aa:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80084ae:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80084b2:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80084b6:	6892      	ldr	r2, [r2, #8]
 80084b8:	609a      	str	r2, [r3, #8]

		/* PCLK2 = HCLK / 2*/
		RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 80084ba:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80084be:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80084c2:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80084c6:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80084ca:	6892      	ldr	r2, [r2, #8]
 80084cc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80084d0:	609a      	str	r2, [r3, #8]

		/* PCLK1 = HCLK / 4*/
		RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 80084d2:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80084d6:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80084da:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80084de:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80084e2:	6892      	ldr	r2, [r2, #8]
 80084e4:	f442 52a0 	orr.w	r2, r2, #5120	; 0x1400
 80084e8:	609a      	str	r2, [r3, #8]

		/* Configure the main PLL */
		RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 80084ea:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80084ee:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80084f2:	f243 52d0 	movw	r2, #13776	; 0x35d0
 80084f6:	f2c0 7240 	movt	r2, #1856	; 0x740
 80084fa:	605a      	str	r2, [r3, #4]
				(RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

		/* Enable the main PLL */
		RCC->CR |= RCC_CR_PLLON;
 80084fc:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8008500:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008504:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8008508:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800850c:	6812      	ldr	r2, [r2, #0]
 800850e:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8008512:	601a      	str	r2, [r3, #0]

		/* Wait till the main PLL is ready */
		while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8008514:	bf00      	nop
 8008516:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800851a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008524:	2b00      	cmp	r3, #0
 8008526:	d0f6      	beq.n	8008516 <SetSysClock+0x10a>
		{
		}

		/* Configure Flash prefetch, Instruction cache, Data cache and wait state */
		//FLASH->ACR =  FLASH_ACR_ICEN | FLASH_ACR_DCEN | FLASH_ACR_LATENCY_5WS; // <-- On active cache inst et donnée etc.
		FLASH->ACR = FLASH_ACR_LATENCY_5WS; //<-- On désactive cache instruction et cache donnée 
 8008528:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800852c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008530:	2205      	movs	r2, #5
 8008532:	601a      	str	r2, [r3, #0]
		/* Select the main PLL as system clock source */
		RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8008534:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8008538:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800853c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8008540:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8008544:	6892      	ldr	r2, [r2, #8]
 8008546:	f022 0203 	bic.w	r2, r2, #3
 800854a:	609a      	str	r2, [r3, #8]
		RCC->CFGR |= RCC_CFGR_SW_PLL;
 800854c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8008550:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8008554:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8008558:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800855c:	6892      	ldr	r2, [r2, #8]
 800855e:	f042 0202 	orr.w	r2, r2, #2
 8008562:	609a      	str	r2, [r3, #8]

		/* Wait till the main PLL is used as system clock source */
		while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8008564:	bf00      	nop
 8008566:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800856a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800856e:	689b      	ldr	r3, [r3, #8]
 8008570:	f003 030c 	and.w	r3, r3, #12
 8008574:	2b08      	cmp	r3, #8
 8008576:	d1f6      	bne.n	8008566 <SetSysClock+0x15a>
	/* Wait till PLLI2S is ready */
	while((RCC->CR & RCC_CR_PLLI2SRDY) == 0)
	{
	}
#endif
}
 8008578:	b002      	add	sp, #8
 800857a:	4770      	bx	lr

0800857c <_close>:
#include "stm32f4xx_conf.h"
#include "usbd_cdc_vcp.h"

int __errno;

int _close(int file) {
 800857c:	b082      	sub	sp, #8
 800857e:	9001      	str	r0, [sp, #4]
	return 0;
 8008580:	2300      	movs	r3, #0
}
 8008582:	4618      	mov	r0, r3
 8008584:	b002      	add	sp, #8
 8008586:	4770      	bx	lr

08008588 <_fstat>:
int _fstat(int file, struct stat *st) {
 8008588:	b082      	sub	sp, #8
 800858a:	9001      	str	r0, [sp, #4]
 800858c:	9100      	str	r1, [sp, #0]
	return 0;
 800858e:	2300      	movs	r3, #0
}
 8008590:	4618      	mov	r0, r3
 8008592:	b002      	add	sp, #8
 8008594:	4770      	bx	lr
 8008596:	bf00      	nop

08008598 <_isatty>:

int _isatty(int file) {
 8008598:	b082      	sub	sp, #8
 800859a:	9001      	str	r0, [sp, #4]
	return 1;
 800859c:	2301      	movs	r3, #1
}
 800859e:	4618      	mov	r0, r3
 80085a0:	b002      	add	sp, #8
 80085a2:	4770      	bx	lr

080085a4 <_lseek>:

int _lseek(int file, int ptr, int dir) {
 80085a4:	b084      	sub	sp, #16
 80085a6:	9003      	str	r0, [sp, #12]
 80085a8:	9102      	str	r1, [sp, #8]
 80085aa:	9201      	str	r2, [sp, #4]
	return 0;
 80085ac:	2300      	movs	r3, #0
}
 80085ae:	4618      	mov	r0, r3
 80085b0:	b004      	add	sp, #16
 80085b2:	4770      	bx	lr

080085b4 <_open>:

int _open(const char *name, int flags, int mode) {
 80085b4:	b084      	sub	sp, #16
 80085b6:	9003      	str	r0, [sp, #12]
 80085b8:	9102      	str	r1, [sp, #8]
 80085ba:	9201      	str	r2, [sp, #4]
	return -1;
 80085bc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80085c0:	4618      	mov	r0, r3
 80085c2:	b004      	add	sp, #16
 80085c4:	4770      	bx	lr
 80085c6:	bf00      	nop

080085c8 <_kill>:

int _kill(const char *name, int flags, int mode) {
 80085c8:	b084      	sub	sp, #16
 80085ca:	9003      	str	r0, [sp, #12]
 80085cc:	9102      	str	r1, [sp, #8]
 80085ce:	9201      	str	r2, [sp, #4]

	return -1;
 80085d0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff

}
 80085d4:	4618      	mov	r0, r3
 80085d6:	b004      	add	sp, #16
 80085d8:	4770      	bx	lr
 80085da:	bf00      	nop

080085dc <_get_pid>:
int _get_pid(const char *name, int flags, int mode) {
 80085dc:	b084      	sub	sp, #16
 80085de:	9003      	str	r0, [sp, #12]
 80085e0:	9102      	str	r1, [sp, #8]
 80085e2:	9201      	str	r2, [sp, #4]

	return -1;
 80085e4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80085e8:	4618      	mov	r0, r3
 80085ea:	b004      	add	sp, #16
 80085ec:	4770      	bx	lr
 80085ee:	bf00      	nop

080085f0 <_getpid>:
int _getpid(const char *name, int flags, int mode) {
 80085f0:	b084      	sub	sp, #16
 80085f2:	9003      	str	r0, [sp, #12]
 80085f4:	9102      	str	r1, [sp, #8]
 80085f6:	9201      	str	r2, [sp, #4]
	return -1;
 80085f8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80085fc:	4618      	mov	r0, r3
 80085fe:	b004      	add	sp, #16
 8008600:	4770      	bx	lr
 8008602:	bf00      	nop

08008604 <_read>:
	
	int _read(int file, char *ptr, int len) {
 8008604:	b500      	push	{lr}
 8008606:	b085      	sub	sp, #20
 8008608:	9003      	str	r0, [sp, #12]
 800860a:	9102      	str	r1, [sp, #8]
 800860c:	9201      	str	r2, [sp, #4]
	if (file != 0) {
 800860e:	9b03      	ldr	r3, [sp, #12]
 8008610:	2b00      	cmp	r3, #0
 8008612:	d001      	beq.n	8008618 <_read+0x14>
		return 0;
 8008614:	2300      	movs	r3, #0
 8008616:	e00c      	b.n	8008632 <_read+0x2e>
	}

	// Use USB CDC Port for stdin
	while(!VCP_get_char((uint8_t*)ptr)){};
 8008618:	bf00      	nop
 800861a:	9802      	ldr	r0, [sp, #8]
 800861c:	f000 f9bc 	bl	8008998 <VCP_get_char>
 8008620:	4603      	mov	r3, r0
 8008622:	2b00      	cmp	r3, #0
 8008624:	d0f9      	beq.n	800861a <_read+0x16>

	// Echo typed characters
	VCP_put_char((uint8_t)*ptr);
 8008626:	9b02      	ldr	r3, [sp, #8]
 8008628:	781b      	ldrb	r3, [r3, #0]
 800862a:	4618      	mov	r0, r3
 800862c:	f000 f906 	bl	800883c <VCP_put_char>

	return 1;
 8008630:	2301      	movs	r3, #1
}
 8008632:	4618      	mov	r0, r3
 8008634:	b005      	add	sp, #20
 8008636:	f85d fb04 	ldr.w	pc, [sp], #4
 800863a:	bf00      	nop

0800863c <_sbrk_r>:

/* Register name faking - works in collusion with the linker.  */
register char * stack_ptr asm ("sp");

caddr_t _sbrk_r (struct _reent *r, int incr) {
 800863c:	b084      	sub	sp, #16
 800863e:	9001      	str	r0, [sp, #4]
 8008640:	9100      	str	r1, [sp, #0]
	extern char   end asm ("end"); /* Defined by the linker.  */
	static char * heap_end;
	char *        prev_heap_end;

	if (heap_end == NULL)
 8008642:	f640 230c 	movw	r3, #2572	; 0xa0c
 8008646:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	2b00      	cmp	r3, #0
 800864e:	d108      	bne.n	8008662 <_sbrk_r+0x26>
		heap_end = & end;
 8008650:	f640 230c 	movw	r3, #2572	; 0xa0c
 8008654:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008658:	f641 12d4 	movw	r2, #6612	; 0x19d4
 800865c:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8008660:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8008662:	f640 230c 	movw	r3, #2572	; 0xa0c
 8008666:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	9303      	str	r3, [sp, #12]

	if (heap_end + incr > stack_ptr) {
 800866e:	f640 230c 	movw	r3, #2572	; 0xa0c
 8008672:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008676:	681a      	ldr	r2, [r3, #0]
 8008678:	9b00      	ldr	r3, [sp, #0]
 800867a:	441a      	add	r2, r3
 800867c:	466b      	mov	r3, sp
 800867e:	429a      	cmp	r2, r3
 8008680:	d902      	bls.n	8008688 <_sbrk_r+0x4c>
		//errno = ENOMEM;
		return (caddr_t) -1;
 8008682:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008686:	e00c      	b.n	80086a2 <_sbrk_r+0x66>
	}

	heap_end += incr;
 8008688:	f640 230c 	movw	r3, #2572	; 0xa0c
 800868c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008690:	681a      	ldr	r2, [r3, #0]
 8008692:	9b00      	ldr	r3, [sp, #0]
 8008694:	441a      	add	r2, r3
 8008696:	f640 230c 	movw	r3, #2572	; 0xa0c
 800869a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800869e:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
 80086a0:	9b03      	ldr	r3, [sp, #12]
}
 80086a2:	4618      	mov	r0, r3
 80086a4:	b004      	add	sp, #16
 80086a6:	4770      	bx	lr

080086a8 <_write>:

int _write(int file, char *ptr, int len) {
 80086a8:	b500      	push	{lr}
 80086aa:	b085      	sub	sp, #20
 80086ac:	9003      	str	r0, [sp, #12]
 80086ae:	9102      	str	r1, [sp, #8]
 80086b0:	9201      	str	r2, [sp, #4]
	VCP_send_buffer((uint8_t*)ptr, len);
 80086b2:	9802      	ldr	r0, [sp, #8]
 80086b4:	9901      	ldr	r1, [sp, #4]
 80086b6:	f000 f8e5 	bl	8008884 <VCP_send_buffer>
	return len;
 80086ba:	9b01      	ldr	r3, [sp, #4]
}
 80086bc:	4618      	mov	r0, r3
 80086be:	b005      	add	sp, #20
 80086c0:	f85d fb04 	ldr.w	pc, [sp], #4

080086c4 <USBD_USR_Init>:
* @retval None
*/
void USBD_USR_Init(void)
{   

}
 80086c4:	4770      	bx	lr
 80086c6:	bf00      	nop

080086c8 <USBD_USR_DeviceReset>:
*         Displays the message on LCD on device Reset Event
* @param  speed : device speed
* @retval None
*/
void USBD_USR_DeviceReset(uint8_t speed )
{
 80086c8:	b082      	sub	sp, #8
 80086ca:	4603      	mov	r3, r0
 80086cc:	f88d 3007 	strb.w	r3, [sp, #7]
 switch (speed)
 80086d0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d002      	beq.n	80086de <USBD_USR_DeviceReset+0x16>
 80086d8:	2b01      	cmp	r3, #1
 80086da:	d002      	beq.n	80086e2 <USBD_USR_DeviceReset+0x1a>
     break;

  case USB_OTG_SPEED_FULL: 
     break;
 default:
     break;
 80086dc:	e002      	b.n	80086e4 <USBD_USR_DeviceReset+0x1c>
void USBD_USR_DeviceReset(uint8_t speed )
{
 switch (speed)
 {
   case USB_OTG_SPEED_HIGH: 
     break;
 80086de:	bf00      	nop
 80086e0:	e000      	b.n	80086e4 <USBD_USR_DeviceReset+0x1c>

  case USB_OTG_SPEED_FULL: 
     break;
 80086e2:	bf00      	nop
 default:
     break;
     
 }
}
 80086e4:	b002      	add	sp, #8
 80086e6:	4770      	bx	lr

080086e8 <USBD_USR_DeviceConfigured>:
* @param  None
* @retval Staus
*/
void USBD_USR_DeviceConfigured (void)
{
}
 80086e8:	4770      	bx	lr
 80086ea:	bf00      	nop

080086ec <USBD_USR_DeviceConnected>:
* @param  None
* @retval Staus
*/
void USBD_USR_DeviceConnected (void)
{
}
 80086ec:	4770      	bx	lr
 80086ee:	bf00      	nop

080086f0 <USBD_USR_DeviceDisconnected>:
* @param  None
* @retval Staus
*/
void USBD_USR_DeviceDisconnected (void)
{
}
 80086f0:	4770      	bx	lr
 80086f2:	bf00      	nop

080086f4 <USBD_USR_DeviceSuspended>:
* @retval None
*/
void USBD_USR_DeviceSuspended(void)
{
  /* Users can do their application actions here for the USB-Reset */
}
 80086f4:	4770      	bx	lr
 80086f6:	bf00      	nop

080086f8 <USBD_USR_DeviceResumed>:
* @retval None
*/
void USBD_USR_DeviceResumed(void)
{
  /* Users can do their application actions here for the USB-Reset */
}
 80086f8:	4770      	bx	lr
 80086fa:	bf00      	nop

080086fc <VCP_Init>:
 *         Initializes the Media on the STM32
 * @param  None
 * @retval Result of the opeartion (USBD_OK in all cases)
 */
static uint16_t VCP_Init(void) {
	return USBD_OK;
 80086fc:	2300      	movs	r3, #0
}
 80086fe:	4618      	mov	r0, r3
 8008700:	4770      	bx	lr
 8008702:	bf00      	nop

08008704 <VCP_DeInit>:
 *         DeInitializes the Media on the STM32
 * @param  None
 * @retval Result of the opeartion (USBD_OK in all cases)
 */
static uint16_t VCP_DeInit(void) {
	return USBD_OK;
 8008704:	2300      	movs	r3, #0
}
 8008706:	4618      	mov	r0, r3
 8008708:	4770      	bx	lr
 800870a:	bf00      	nop

0800870c <VCP_Ctrl>:
 * @param  Cmd: Command code
 * @param  Buf: Buffer containing command data (request parameters)
 * @param  Len: Number of data to be sent (in bytes)
 * @retval Result of the opeartion (USBD_OK in all cases)
 */
static uint16_t VCP_Ctrl(uint32_t Cmd, uint8_t* Buf, uint32_t Len) {
 800870c:	b084      	sub	sp, #16
 800870e:	9003      	str	r0, [sp, #12]
 8008710:	9102      	str	r1, [sp, #8]
 8008712:	9201      	str	r2, [sp, #4]
	switch (Cmd) {
 8008714:	9b03      	ldr	r3, [sp, #12]
 8008716:	2b23      	cmp	r3, #35	; 0x23
 8008718:	f200 808b 	bhi.w	8008832 <VCP_Ctrl+0x126>
 800871c:	a201      	add	r2, pc, #4	; (adr r2, 8008724 <VCP_Ctrl+0x18>)
 800871e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008722:	bf00      	nop
 8008724:	08008833 	.word	0x08008833
 8008728:	08008833 	.word	0x08008833
 800872c:	08008833 	.word	0x08008833
 8008730:	08008833 	.word	0x08008833
 8008734:	08008833 	.word	0x08008833
 8008738:	08008833 	.word	0x08008833
 800873c:	08008833 	.word	0x08008833
 8008740:	08008833 	.word	0x08008833
 8008744:	08008833 	.word	0x08008833
 8008748:	08008833 	.word	0x08008833
 800874c:	08008833 	.word	0x08008833
 8008750:	08008833 	.word	0x08008833
 8008754:	08008833 	.word	0x08008833
 8008758:	08008833 	.word	0x08008833
 800875c:	08008833 	.word	0x08008833
 8008760:	08008833 	.word	0x08008833
 8008764:	08008833 	.word	0x08008833
 8008768:	08008833 	.word	0x08008833
 800876c:	08008833 	.word	0x08008833
 8008770:	08008833 	.word	0x08008833
 8008774:	08008833 	.word	0x08008833
 8008778:	08008833 	.word	0x08008833
 800877c:	08008833 	.word	0x08008833
 8008780:	08008833 	.word	0x08008833
 8008784:	08008833 	.word	0x08008833
 8008788:	08008833 	.word	0x08008833
 800878c:	08008833 	.word	0x08008833
 8008790:	08008833 	.word	0x08008833
 8008794:	08008833 	.word	0x08008833
 8008798:	08008833 	.word	0x08008833
 800879c:	08008833 	.word	0x08008833
 80087a0:	08008833 	.word	0x08008833
 80087a4:	08008833 	.word	0x08008833
 80087a8:	080087b5 	.word	0x080087b5
 80087ac:	08008833 	.word	0x08008833
 80087b0:	08008833 	.word	0x08008833
	case SET_LINE_CODING:
		/* Not  needed for this driver */
		break;

	case GET_LINE_CODING:
		Buf[0] = (uint8_t) (linecoding.bitrate);
 80087b4:	f240 033c 	movw	r3, #60	; 0x3c
 80087b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	b2da      	uxtb	r2, r3
 80087c0:	9b02      	ldr	r3, [sp, #8]
 80087c2:	701a      	strb	r2, [r3, #0]
		Buf[1] = (uint8_t) (linecoding.bitrate >> 8);
 80087c4:	9b02      	ldr	r3, [sp, #8]
 80087c6:	1c5a      	adds	r2, r3, #1
 80087c8:	f240 033c 	movw	r3, #60	; 0x3c
 80087cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	0a1b      	lsrs	r3, r3, #8
 80087d4:	b2db      	uxtb	r3, r3
 80087d6:	7013      	strb	r3, [r2, #0]
		Buf[2] = (uint8_t) (linecoding.bitrate >> 16);
 80087d8:	9b02      	ldr	r3, [sp, #8]
 80087da:	1c9a      	adds	r2, r3, #2
 80087dc:	f240 033c 	movw	r3, #60	; 0x3c
 80087e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	0c1b      	lsrs	r3, r3, #16
 80087e8:	b2db      	uxtb	r3, r3
 80087ea:	7013      	strb	r3, [r2, #0]
		Buf[3] = (uint8_t) (linecoding.bitrate >> 24);
 80087ec:	9b02      	ldr	r3, [sp, #8]
 80087ee:	1cda      	adds	r2, r3, #3
 80087f0:	f240 033c 	movw	r3, #60	; 0x3c
 80087f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	0e1b      	lsrs	r3, r3, #24
 80087fc:	b2db      	uxtb	r3, r3
 80087fe:	7013      	strb	r3, [r2, #0]
		Buf[4] = linecoding.format;
 8008800:	9b02      	ldr	r3, [sp, #8]
 8008802:	1d1a      	adds	r2, r3, #4
 8008804:	f240 033c 	movw	r3, #60	; 0x3c
 8008808:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800880c:	791b      	ldrb	r3, [r3, #4]
 800880e:	7013      	strb	r3, [r2, #0]
		Buf[5] = linecoding.paritytype;
 8008810:	9b02      	ldr	r3, [sp, #8]
 8008812:	1d5a      	adds	r2, r3, #5
 8008814:	f240 033c 	movw	r3, #60	; 0x3c
 8008818:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800881c:	795b      	ldrb	r3, [r3, #5]
 800881e:	7013      	strb	r3, [r2, #0]
		Buf[6] = linecoding.datatype;
 8008820:	9b02      	ldr	r3, [sp, #8]
 8008822:	1d9a      	adds	r2, r3, #6
 8008824:	f240 033c 	movw	r3, #60	; 0x3c
 8008828:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800882c:	799b      	ldrb	r3, [r3, #6]
 800882e:	7013      	strb	r3, [r2, #0]
		break;
 8008830:	e000      	b.n	8008834 <VCP_Ctrl+0x128>
	case SEND_BREAK:
		/* Not  needed for this driver */
		break;

	default:
		break;
 8008832:	bf00      	nop
	}

	return USBD_OK;
 8008834:	2300      	movs	r3, #0
}
 8008836:	4618      	mov	r0, r3
 8008838:	b004      	add	sp, #16
 800883a:	4770      	bx	lr

0800883c <VCP_put_char>:
 *         Sends one char over the USB serial link.
 * @param  buf: char to be sent
 * @retval none
 */

void VCP_put_char(uint8_t buf) {
 800883c:	b500      	push	{lr}
 800883e:	b083      	sub	sp, #12
 8008840:	4603      	mov	r3, r0
 8008842:	f88d 3007 	strb.w	r3, [sp, #7]
	VCP_DataTx(&buf, 1);
 8008846:	f10d 0307 	add.w	r3, sp, #7
 800884a:	4618      	mov	r0, r3
 800884c:	2101      	movs	r1, #1
 800884e:	f000 f825 	bl	800889c <VCP_DataTx>
}
 8008852:	b003      	add	sp, #12
 8008854:	f85d fb04 	ldr.w	pc, [sp], #4

08008858 <VCP_send_str>:

void VCP_send_str(uint8_t* buf) {
 8008858:	b500      	push	{lr}
 800885a:	b085      	sub	sp, #20
 800885c:	9001      	str	r0, [sp, #4]
	uint32_t i = 0;
 800885e:	2300      	movs	r3, #0
 8008860:	9303      	str	r3, [sp, #12]
	while (*(buf + i)) {
 8008862:	e002      	b.n	800886a <VCP_send_str+0x12>
		i++;
 8008864:	9b03      	ldr	r3, [sp, #12]
 8008866:	3301      	adds	r3, #1
 8008868:	9303      	str	r3, [sp, #12]
	VCP_DataTx(&buf, 1);
}

void VCP_send_str(uint8_t* buf) {
	uint32_t i = 0;
	while (*(buf + i)) {
 800886a:	9a01      	ldr	r2, [sp, #4]
 800886c:	9b03      	ldr	r3, [sp, #12]
 800886e:	4413      	add	r3, r2
 8008870:	781b      	ldrb	r3, [r3, #0]
 8008872:	2b00      	cmp	r3, #0
 8008874:	d1f6      	bne.n	8008864 <VCP_send_str+0xc>
		i++;
	}
	VCP_DataTx(buf, i);
 8008876:	9801      	ldr	r0, [sp, #4]
 8008878:	9903      	ldr	r1, [sp, #12]
 800887a:	f000 f80f 	bl	800889c <VCP_DataTx>
}
 800887e:	b005      	add	sp, #20
 8008880:	f85d fb04 	ldr.w	pc, [sp], #4

08008884 <VCP_send_buffer>:

void VCP_send_buffer(uint8_t* buf, int len) {
 8008884:	b500      	push	{lr}
 8008886:	b083      	sub	sp, #12
 8008888:	9001      	str	r0, [sp, #4]
 800888a:	9100      	str	r1, [sp, #0]
	VCP_DataTx(buf, len);
 800888c:	9b00      	ldr	r3, [sp, #0]
 800888e:	9801      	ldr	r0, [sp, #4]
 8008890:	4619      	mov	r1, r3
 8008892:	f000 f803 	bl	800889c <VCP_DataTx>
}
 8008896:	b003      	add	sp, #12
 8008898:	f85d fb04 	ldr.w	pc, [sp], #4

0800889c <VCP_DataTx>:
 *         this function.
 * @param  Buf: Buffer of data to be sent
 * @param  Len: Number of data to be sent (in bytes)
 * @retval Result of the opeartion: USBD_OK if all operations are OK else VCP_FAIL
 */
static uint16_t VCP_DataTx(uint8_t* Buf, uint32_t Len) {
 800889c:	b084      	sub	sp, #16
 800889e:	9001      	str	r0, [sp, #4]
 80088a0:	9100      	str	r1, [sp, #0]
	uint32_t i = 0;
 80088a2:	2300      	movs	r3, #0
 80088a4:	9303      	str	r3, [sp, #12]
	while (i < Len) {
 80088a6:	e029      	b.n	80088fc <VCP_DataTx+0x60>
		APP_Rx_Buffer[APP_Rx_ptr_in] = *(Buf + i);
 80088a8:	f640 2330 	movw	r3, #2608	; 0xa30
 80088ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80088b0:	681a      	ldr	r2, [r3, #0]
 80088b2:	9901      	ldr	r1, [sp, #4]
 80088b4:	9b03      	ldr	r3, [sp, #12]
 80088b6:	440b      	add	r3, r1
 80088b8:	7819      	ldrb	r1, [r3, #0]
 80088ba:	f241 13d0 	movw	r3, #4560	; 0x11d0
 80088be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80088c2:	5499      	strb	r1, [r3, r2]
		APP_Rx_ptr_in++;
 80088c4:	f640 2330 	movw	r3, #2608	; 0xa30
 80088c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	1c5a      	adds	r2, r3, #1
 80088d0:	f640 2330 	movw	r3, #2608	; 0xa30
 80088d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80088d8:	601a      	str	r2, [r3, #0]
		i++;
 80088da:	9b03      	ldr	r3, [sp, #12]
 80088dc:	3301      	adds	r3, #1
 80088de:	9303      	str	r3, [sp, #12]
		/* To avoid buffer overflow */
		if (APP_Rx_ptr_in == APP_RX_DATA_SIZE) {
 80088e0:	f640 2330 	movw	r3, #2608	; 0xa30
 80088e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80088ee:	d105      	bne.n	80088fc <VCP_DataTx+0x60>
			APP_Rx_ptr_in = 0;
 80088f0:	f640 2330 	movw	r3, #2608	; 0xa30
 80088f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80088f8:	2200      	movs	r2, #0
 80088fa:	601a      	str	r2, [r3, #0]
 * @param  Len: Number of data to be sent (in bytes)
 * @retval Result of the opeartion: USBD_OK if all operations are OK else VCP_FAIL
 */
static uint16_t VCP_DataTx(uint8_t* Buf, uint32_t Len) {
	uint32_t i = 0;
	while (i < Len) {
 80088fc:	9a03      	ldr	r2, [sp, #12]
 80088fe:	9b00      	ldr	r3, [sp, #0]
 8008900:	429a      	cmp	r2, r3
 8008902:	d3d1      	bcc.n	80088a8 <VCP_DataTx+0xc>
		if (APP_Rx_ptr_in == APP_RX_DATA_SIZE) {
			APP_Rx_ptr_in = 0;
		}
	}

	return USBD_OK;
 8008904:	2300      	movs	r3, #0
}
 8008906:	4618      	mov	r0, r3
 8008908:	b004      	add	sp, #16
 800890a:	4770      	bx	lr

0800890c <VCP_DataRx>:
#define APP_TX_BUF_SIZE 128
uint8_t APP_Tx_Buffer[APP_TX_BUF_SIZE];
uint32_t APP_tx_ptr_head;
uint32_t APP_tx_ptr_tail;

static uint16_t VCP_DataRx(uint8_t* Buf, uint32_t Len) {
 800890c:	b084      	sub	sp, #16
 800890e:	9001      	str	r0, [sp, #4]
 8008910:	9100      	str	r1, [sp, #0]
	uint32_t i;

	for (i = 0; i < Len; i++) {
 8008912:	2300      	movs	r3, #0
 8008914:	9303      	str	r3, [sp, #12]
 8008916:	e036      	b.n	8008986 <VCP_DataRx+0x7a>
		APP_Tx_Buffer[APP_tx_ptr_head] = *(Buf + i);
 8008918:	f241 130c 	movw	r3, #4364	; 0x110c
 800891c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008920:	681a      	ldr	r2, [r3, #0]
 8008922:	9901      	ldr	r1, [sp, #4]
 8008924:	9b03      	ldr	r3, [sp, #12]
 8008926:	440b      	add	r3, r1
 8008928:	7819      	ldrb	r1, [r3, #0]
 800892a:	f241 0378 	movw	r3, #4216	; 0x1078
 800892e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008932:	5499      	strb	r1, [r3, r2]
		APP_tx_ptr_head++;
 8008934:	f241 130c 	movw	r3, #4364	; 0x110c
 8008938:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	1c5a      	adds	r2, r3, #1
 8008940:	f241 130c 	movw	r3, #4364	; 0x110c
 8008944:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008948:	601a      	str	r2, [r3, #0]
		if (APP_tx_ptr_head == APP_TX_BUF_SIZE)
 800894a:	f241 130c 	movw	r3, #4364	; 0x110c
 800894e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	2b80      	cmp	r3, #128	; 0x80
 8008956:	d105      	bne.n	8008964 <VCP_DataRx+0x58>
			APP_tx_ptr_head = 0;
 8008958:	f241 130c 	movw	r3, #4364	; 0x110c
 800895c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008960:	2200      	movs	r2, #0
 8008962:	601a      	str	r2, [r3, #0]

		if (APP_tx_ptr_head == APP_tx_ptr_tail)
 8008964:	f241 130c 	movw	r3, #4364	; 0x110c
 8008968:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800896c:	681a      	ldr	r2, [r3, #0]
 800896e:	f241 03f8 	movw	r3, #4344	; 0x10f8
 8008972:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	429a      	cmp	r2, r3
 800897a:	d101      	bne.n	8008980 <VCP_DataRx+0x74>
			return USBD_FAIL;
 800897c:	2302      	movs	r3, #2
 800897e:	e007      	b.n	8008990 <VCP_DataRx+0x84>
uint32_t APP_tx_ptr_tail;

static uint16_t VCP_DataRx(uint8_t* Buf, uint32_t Len) {
	uint32_t i;

	for (i = 0; i < Len; i++) {
 8008980:	9b03      	ldr	r3, [sp, #12]
 8008982:	3301      	adds	r3, #1
 8008984:	9303      	str	r3, [sp, #12]
 8008986:	9a03      	ldr	r2, [sp, #12]
 8008988:	9b00      	ldr	r3, [sp, #0]
 800898a:	429a      	cmp	r2, r3
 800898c:	d3c4      	bcc.n	8008918 <VCP_DataRx+0xc>

		if (APP_tx_ptr_head == APP_tx_ptr_tail)
			return USBD_FAIL;
	}

	return USBD_OK;
 800898e:	2300      	movs	r3, #0
}
 8008990:	4618      	mov	r0, r3
 8008992:	b004      	add	sp, #16
 8008994:	4770      	bx	lr
 8008996:	bf00      	nop

08008998 <VCP_get_char>:

int VCP_get_char(uint8_t *buf) {
 8008998:	b082      	sub	sp, #8
 800899a:	9001      	str	r0, [sp, #4]
	if (APP_tx_ptr_head == APP_tx_ptr_tail)
 800899c:	f241 130c 	movw	r3, #4364	; 0x110c
 80089a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80089a4:	681a      	ldr	r2, [r3, #0]
 80089a6:	f241 03f8 	movw	r3, #4344	; 0x10f8
 80089aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	429a      	cmp	r2, r3
 80089b2:	d101      	bne.n	80089b8 <VCP_get_char+0x20>
		return 0;
 80089b4:	2300      	movs	r3, #0
 80089b6:	e024      	b.n	8008a02 <VCP_get_char+0x6a>

	*buf = APP_Tx_Buffer[APP_tx_ptr_tail];
 80089b8:	f241 03f8 	movw	r3, #4344	; 0x10f8
 80089bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80089c0:	681a      	ldr	r2, [r3, #0]
 80089c2:	f241 0378 	movw	r3, #4216	; 0x1078
 80089c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80089ca:	5c9a      	ldrb	r2, [r3, r2]
 80089cc:	9b01      	ldr	r3, [sp, #4]
 80089ce:	701a      	strb	r2, [r3, #0]
	APP_tx_ptr_tail++;
 80089d0:	f241 03f8 	movw	r3, #4344	; 0x10f8
 80089d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	1c5a      	adds	r2, r3, #1
 80089dc:	f241 03f8 	movw	r3, #4344	; 0x10f8
 80089e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80089e4:	601a      	str	r2, [r3, #0]
	if (APP_tx_ptr_tail == APP_TX_BUF_SIZE)
 80089e6:	f241 03f8 	movw	r3, #4344	; 0x10f8
 80089ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	2b80      	cmp	r3, #128	; 0x80
 80089f2:	d105      	bne.n	8008a00 <VCP_get_char+0x68>
		APP_tx_ptr_tail = 0;
 80089f4:	f241 03f8 	movw	r3, #4344	; 0x10f8
 80089f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80089fc:	2200      	movs	r2, #0
 80089fe:	601a      	str	r2, [r3, #0]

	return 1;
 8008a00:	2301      	movs	r3, #1
}
 8008a02:	4618      	mov	r0, r3
 8008a04:	b002      	add	sp, #8
 8008a06:	4770      	bx	lr

08008a08 <VCP_get_string>:

int VCP_get_string(uint8_t *buf) {
 8008a08:	b084      	sub	sp, #16
 8008a0a:	9001      	str	r0, [sp, #4]
	if (APP_tx_ptr_head == APP_tx_ptr_tail)
 8008a0c:	f241 130c 	movw	r3, #4364	; 0x110c
 8008a10:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008a14:	681a      	ldr	r2, [r3, #0]
 8008a16:	f241 03f8 	movw	r3, #4344	; 0x10f8
 8008a1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	429a      	cmp	r2, r3
 8008a22:	d101      	bne.n	8008a28 <VCP_get_string+0x20>
		return 0;
 8008a24:	2300      	movs	r3, #0
 8008a26:	e0ce      	b.n	8008bc6 <VCP_get_string+0x1be>

	while (!APP_Tx_Buffer[APP_tx_ptr_tail]
 8008a28:	e025      	b.n	8008a76 <VCP_get_string+0x6e>
			|| APP_Tx_Buffer[APP_tx_ptr_tail] == '\n'
			|| APP_Tx_Buffer[APP_tx_ptr_tail] == '\r') {
		APP_tx_ptr_tail++;
 8008a2a:	f241 03f8 	movw	r3, #4344	; 0x10f8
 8008a2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	1c5a      	adds	r2, r3, #1
 8008a36:	f241 03f8 	movw	r3, #4344	; 0x10f8
 8008a3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008a3e:	601a      	str	r2, [r3, #0]
		if (APP_tx_ptr_tail == APP_TX_BUF_SIZE)
 8008a40:	f241 03f8 	movw	r3, #4344	; 0x10f8
 8008a44:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	2b80      	cmp	r3, #128	; 0x80
 8008a4c:	d105      	bne.n	8008a5a <VCP_get_string+0x52>
			APP_tx_ptr_tail = 0;
 8008a4e:	f241 03f8 	movw	r3, #4344	; 0x10f8
 8008a52:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008a56:	2200      	movs	r2, #0
 8008a58:	601a      	str	r2, [r3, #0]
		if (APP_tx_ptr_head == APP_tx_ptr_tail)
 8008a5a:	f241 130c 	movw	r3, #4364	; 0x110c
 8008a5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008a62:	681a      	ldr	r2, [r3, #0]
 8008a64:	f241 03f8 	movw	r3, #4344	; 0x10f8
 8008a68:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008a6c:	681b      	ldr	r3, [r3, #0]
 8008a6e:	429a      	cmp	r2, r3
 8008a70:	d101      	bne.n	8008a76 <VCP_get_string+0x6e>
			return 0;
 8008a72:	2300      	movs	r3, #0
 8008a74:	e0a7      	b.n	8008bc6 <VCP_get_string+0x1be>

int VCP_get_string(uint8_t *buf) {
	if (APP_tx_ptr_head == APP_tx_ptr_tail)
		return 0;

	while (!APP_Tx_Buffer[APP_tx_ptr_tail]
 8008a76:	f241 03f8 	movw	r3, #4344	; 0x10f8
 8008a7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008a7e:	681a      	ldr	r2, [r3, #0]
 8008a80:	f241 0378 	movw	r3, #4216	; 0x1078
 8008a84:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008a88:	5c9b      	ldrb	r3, [r3, r2]
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d0cd      	beq.n	8008a2a <VCP_get_string+0x22>
			|| APP_Tx_Buffer[APP_tx_ptr_tail] == '\n'
 8008a8e:	f241 03f8 	movw	r3, #4344	; 0x10f8
 8008a92:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008a96:	681a      	ldr	r2, [r3, #0]
 8008a98:	f241 0378 	movw	r3, #4216	; 0x1078
 8008a9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008aa0:	5c9b      	ldrb	r3, [r3, r2]
 8008aa2:	2b0a      	cmp	r3, #10
 8008aa4:	d0c1      	beq.n	8008a2a <VCP_get_string+0x22>
			|| APP_Tx_Buffer[APP_tx_ptr_tail] == '\r') {
 8008aa6:	f241 03f8 	movw	r3, #4344	; 0x10f8
 8008aaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008aae:	681a      	ldr	r2, [r3, #0]
 8008ab0:	f241 0378 	movw	r3, #4216	; 0x1078
 8008ab4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008ab8:	5c9b      	ldrb	r3, [r3, r2]
 8008aba:	2b0d      	cmp	r3, #13
 8008abc:	d0b5      	beq.n	8008a2a <VCP_get_string+0x22>
			APP_tx_ptr_tail = 0;
		if (APP_tx_ptr_head == APP_tx_ptr_tail)
			return 0;
	}

	int i = 0;
 8008abe:	2300      	movs	r3, #0
 8008ac0:	9303      	str	r3, [sp, #12]
	do {
		*(buf + i) = APP_Tx_Buffer[i + APP_tx_ptr_tail];
 8008ac2:	9b03      	ldr	r3, [sp, #12]
 8008ac4:	9a01      	ldr	r2, [sp, #4]
 8008ac6:	441a      	add	r2, r3
 8008ac8:	9903      	ldr	r1, [sp, #12]
 8008aca:	f241 03f8 	movw	r3, #4344	; 0x10f8
 8008ace:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	4419      	add	r1, r3
 8008ad6:	f241 0378 	movw	r3, #4216	; 0x1078
 8008ada:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008ade:	5c5b      	ldrb	r3, [r3, r1]
 8008ae0:	7013      	strb	r3, [r2, #0]
		i++;
 8008ae2:	9b03      	ldr	r3, [sp, #12]
 8008ae4:	3301      	adds	r3, #1
 8008ae6:	9303      	str	r3, [sp, #12]

		if ((APP_tx_ptr_tail + i) == APP_TX_BUF_SIZE)
 8008ae8:	f241 03f8 	movw	r3, #4344	; 0x10f8
 8008aec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008af0:	681a      	ldr	r2, [r3, #0]
 8008af2:	9b03      	ldr	r3, [sp, #12]
 8008af4:	4413      	add	r3, r2
 8008af6:	2b80      	cmp	r3, #128	; 0x80
 8008af8:	d106      	bne.n	8008b08 <VCP_get_string+0x100>
			i = -APP_tx_ptr_tail;
 8008afa:	f241 03f8 	movw	r3, #4344	; 0x10f8
 8008afe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	425b      	negs	r3, r3
 8008b06:	9303      	str	r3, [sp, #12]
		if (APP_tx_ptr_head == (APP_tx_ptr_tail + i))
 8008b08:	f241 03f8 	movw	r3, #4344	; 0x10f8
 8008b0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008b10:	681a      	ldr	r2, [r3, #0]
 8008b12:	9b03      	ldr	r3, [sp, #12]
 8008b14:	441a      	add	r2, r3
 8008b16:	f241 130c 	movw	r3, #4364	; 0x110c
 8008b1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	429a      	cmp	r2, r3
 8008b22:	d101      	bne.n	8008b28 <VCP_get_string+0x120>
			return 0;
 8008b24:	2300      	movs	r3, #0
 8008b26:	e04e      	b.n	8008bc6 <VCP_get_string+0x1be>

	} while (APP_Tx_Buffer[APP_tx_ptr_tail + i]
 8008b28:	f241 03f8 	movw	r3, #4344	; 0x10f8
 8008b2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008b30:	681a      	ldr	r2, [r3, #0]
 8008b32:	9b03      	ldr	r3, [sp, #12]
 8008b34:	441a      	add	r2, r3
 8008b36:	f241 0378 	movw	r3, #4216	; 0x1078
 8008b3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008b3e:	5c9b      	ldrb	r3, [r3, r2]
			&& APP_Tx_Buffer[APP_tx_ptr_tail + i] != '\n'
			&& APP_Tx_Buffer[APP_tx_ptr_tail + i] != '\r');
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d01b      	beq.n	8008b7c <VCP_get_string+0x174>
			i = -APP_tx_ptr_tail;
		if (APP_tx_ptr_head == (APP_tx_ptr_tail + i))
			return 0;

	} while (APP_Tx_Buffer[APP_tx_ptr_tail + i]
			&& APP_Tx_Buffer[APP_tx_ptr_tail + i] != '\n'
 8008b44:	f241 03f8 	movw	r3, #4344	; 0x10f8
 8008b48:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008b4c:	681a      	ldr	r2, [r3, #0]
 8008b4e:	9b03      	ldr	r3, [sp, #12]
 8008b50:	441a      	add	r2, r3
 8008b52:	f241 0378 	movw	r3, #4216	; 0x1078
 8008b56:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008b5a:	5c9b      	ldrb	r3, [r3, r2]
 8008b5c:	2b0a      	cmp	r3, #10
 8008b5e:	d00d      	beq.n	8008b7c <VCP_get_string+0x174>
			&& APP_Tx_Buffer[APP_tx_ptr_tail + i] != '\r');
 8008b60:	f241 03f8 	movw	r3, #4344	; 0x10f8
 8008b64:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008b68:	681a      	ldr	r2, [r3, #0]
 8008b6a:	9b03      	ldr	r3, [sp, #12]
 8008b6c:	441a      	add	r2, r3
 8008b6e:	f241 0378 	movw	r3, #4216	; 0x1078
 8008b72:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008b76:	5c9b      	ldrb	r3, [r3, r2]
 8008b78:	2b0d      	cmp	r3, #13
 8008b7a:	d1a2      	bne.n	8008ac2 <VCP_get_string+0xba>

	*(buf + i) = 0;
 8008b7c:	9b03      	ldr	r3, [sp, #12]
 8008b7e:	9a01      	ldr	r2, [sp, #4]
 8008b80:	4413      	add	r3, r2
 8008b82:	2200      	movs	r2, #0
 8008b84:	701a      	strb	r2, [r3, #0]
	APP_tx_ptr_tail += i;
 8008b86:	f241 03f8 	movw	r3, #4344	; 0x10f8
 8008b8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008b8e:	681a      	ldr	r2, [r3, #0]
 8008b90:	9b03      	ldr	r3, [sp, #12]
 8008b92:	441a      	add	r2, r3
 8008b94:	f241 03f8 	movw	r3, #4344	; 0x10f8
 8008b98:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008b9c:	601a      	str	r2, [r3, #0]
	if (APP_tx_ptr_tail >= APP_TX_BUF_SIZE)
 8008b9e:	f241 03f8 	movw	r3, #4344	; 0x10f8
 8008ba2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	2b7f      	cmp	r3, #127	; 0x7f
 8008baa:	d90b      	bls.n	8008bc4 <VCP_get_string+0x1bc>
		APP_tx_ptr_tail -= APP_TX_BUF_SIZE;
 8008bac:	f241 03f8 	movw	r3, #4344	; 0x10f8
 8008bb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	f1a3 0280 	sub.w	r2, r3, #128	; 0x80
 8008bba:	f241 03f8 	movw	r3, #4344	; 0x10f8
 8008bbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8008bc2:	601a      	str	r2, [r3, #0]
	return i;
 8008bc4:	9b03      	ldr	r3, [sp, #12]
}
 8008bc6:	4618      	mov	r0, r3
 8008bc8:	b004      	add	sp, #16
 8008bca:	4770      	bx	lr

08008bcc <EVAL_COM_IRQHandler>:
 * @param  None.
 * @retval None.
 */
void EVAL_COM_IRQHandler(void) {

}
 8008bcc:	4770      	bx	lr
 8008bce:	bf00      	nop

08008bd0 <USBD_USR_DeviceDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_USR_DeviceDescriptor( uint8_t speed , uint16_t *length)
{
 8008bd0:	b082      	sub	sp, #8
 8008bd2:	4603      	mov	r3, r0
 8008bd4:	9100      	str	r1, [sp, #0]
 8008bd6:	f88d 3007 	strb.w	r3, [sp, #7]
  *length = sizeof(USBD_DeviceDesc);
 8008bda:	9b00      	ldr	r3, [sp, #0]
 8008bdc:	2212      	movs	r2, #18
 8008bde:	801a      	strh	r2, [r3, #0]
  return USBD_DeviceDesc;
 8008be0:	f240 0374 	movw	r3, #116	; 0x74
 8008be4:	f2c2 0300 	movt	r3, #8192	; 0x2000
}
 8008be8:	4618      	mov	r0, r3
 8008bea:	b002      	add	sp, #8
 8008bec:	4770      	bx	lr
 8008bee:	bf00      	nop

08008bf0 <USBD_USR_LangIDStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_USR_LangIDStrDescriptor( uint8_t speed , uint16_t *length)
{
 8008bf0:	b082      	sub	sp, #8
 8008bf2:	4603      	mov	r3, r0
 8008bf4:	9100      	str	r1, [sp, #0]
 8008bf6:	f88d 3007 	strb.w	r3, [sp, #7]
  *length =  sizeof(USBD_LangIDDesc);  
 8008bfa:	9b00      	ldr	r3, [sp, #0]
 8008bfc:	2204      	movs	r2, #4
 8008bfe:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8008c00:	f240 0394 	movw	r3, #148	; 0x94
 8008c04:	f2c2 0300 	movt	r3, #8192	; 0x2000
}
 8008c08:	4618      	mov	r0, r3
 8008c0a:	b002      	add	sp, #8
 8008c0c:	4770      	bx	lr
 8008c0e:	bf00      	nop

08008c10 <USBD_USR_ProductStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_USR_ProductStrDescriptor( uint8_t speed , uint16_t *length)
{
 8008c10:	b500      	push	{lr}
 8008c12:	b083      	sub	sp, #12
 8008c14:	4603      	mov	r3, r0
 8008c16:	9100      	str	r1, [sp, #0]
 8008c18:	f88d 3007 	strb.w	r3, [sp, #7]
 
  
  if(speed == 0)
 8008c1c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d10b      	bne.n	8008c3c <USBD_USR_ProductStrDescriptor+0x2c>
  {   
    USBD_GetString ((uint8_t*)USBD_PRODUCT_HS_STRING, USBD_StrDesc, length);
 8008c24:	f243 2008 	movw	r0, #12808	; 0x3208
 8008c28:	f6c0 0001 	movt	r0, #2049	; 0x801
 8008c2c:	f241 1110 	movw	r1, #4368	; 0x1110
 8008c30:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8008c34:	9a00      	ldr	r2, [sp, #0]
 8008c36:	f001 f9ff 	bl	800a038 <USBD_GetString>
 8008c3a:	e00a      	b.n	8008c52 <USBD_USR_ProductStrDescriptor+0x42>
  }
  else
  {
    USBD_GetString ((uint8_t*)USBD_PRODUCT_FS_STRING, USBD_StrDesc, length);
 8008c3c:	f243 202c 	movw	r0, #12844	; 0x322c
 8008c40:	f6c0 0001 	movt	r0, #2049	; 0x801
 8008c44:	f241 1110 	movw	r1, #4368	; 0x1110
 8008c48:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8008c4c:	9a00      	ldr	r2, [sp, #0]
 8008c4e:	f001 f9f3 	bl	800a038 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008c52:	f241 1310 	movw	r3, #4368	; 0x1110
 8008c56:	f2c2 0300 	movt	r3, #8192	; 0x2000
}
 8008c5a:	4618      	mov	r0, r3
 8008c5c:	b003      	add	sp, #12
 8008c5e:	f85d fb04 	ldr.w	pc, [sp], #4
 8008c62:	bf00      	nop

08008c64 <USBD_USR_ManufacturerStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_USR_ManufacturerStrDescriptor( uint8_t speed , uint16_t *length)
{
 8008c64:	b500      	push	{lr}
 8008c66:	b083      	sub	sp, #12
 8008c68:	4603      	mov	r3, r0
 8008c6a:	9100      	str	r1, [sp, #0]
 8008c6c:	f88d 3007 	strb.w	r3, [sp, #7]
  USBD_GetString ((uint8_t*)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8008c70:	f243 2050 	movw	r0, #12880	; 0x3250
 8008c74:	f6c0 0001 	movt	r0, #2049	; 0x801
 8008c78:	f241 1110 	movw	r1, #4368	; 0x1110
 8008c7c:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8008c80:	9a00      	ldr	r2, [sp, #0]
 8008c82:	f001 f9d9 	bl	800a038 <USBD_GetString>
  return USBD_StrDesc;
 8008c86:	f241 1310 	movw	r3, #4368	; 0x1110
 8008c8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
}
 8008c8e:	4618      	mov	r0, r3
 8008c90:	b003      	add	sp, #12
 8008c92:	f85d fb04 	ldr.w	pc, [sp], #4
 8008c96:	bf00      	nop

08008c98 <USBD_USR_SerialStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_USR_SerialStrDescriptor( uint8_t speed , uint16_t *length)
{
 8008c98:	b500      	push	{lr}
 8008c9a:	b083      	sub	sp, #12
 8008c9c:	4603      	mov	r3, r0
 8008c9e:	9100      	str	r1, [sp, #0]
 8008ca0:	f88d 3007 	strb.w	r3, [sp, #7]
  if(speed  == USB_OTG_SPEED_HIGH)
 8008ca4:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d10b      	bne.n	8008cc4 <USBD_USR_SerialStrDescriptor+0x2c>
  {    
    USBD_GetString ((uint8_t*)USBD_SERIALNUMBER_HS_STRING, USBD_StrDesc, length);
 8008cac:	f243 2064 	movw	r0, #12900	; 0x3264
 8008cb0:	f6c0 0001 	movt	r0, #2049	; 0x801
 8008cb4:	f241 1110 	movw	r1, #4368	; 0x1110
 8008cb8:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8008cbc:	9a00      	ldr	r2, [sp, #0]
 8008cbe:	f001 f9bb 	bl	800a038 <USBD_GetString>
 8008cc2:	e00a      	b.n	8008cda <USBD_USR_SerialStrDescriptor+0x42>
  }
  else
  {
    USBD_GetString ((uint8_t*)USBD_SERIALNUMBER_FS_STRING, USBD_StrDesc, length);
 8008cc4:	f243 2074 	movw	r0, #12916	; 0x3274
 8008cc8:	f6c0 0001 	movt	r0, #2049	; 0x801
 8008ccc:	f241 1110 	movw	r1, #4368	; 0x1110
 8008cd0:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8008cd4:	9a00      	ldr	r2, [sp, #0]
 8008cd6:	f001 f9af 	bl	800a038 <USBD_GetString>
  }
  return USBD_StrDesc;
 8008cda:	f241 1310 	movw	r3, #4368	; 0x1110
 8008cde:	f2c2 0300 	movt	r3, #8192	; 0x2000
}
 8008ce2:	4618      	mov	r0, r3
 8008ce4:	b003      	add	sp, #12
 8008ce6:	f85d fb04 	ldr.w	pc, [sp], #4
 8008cea:	bf00      	nop

08008cec <USBD_USR_ConfigStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_USR_ConfigStrDescriptor( uint8_t speed , uint16_t *length)
{
 8008cec:	b500      	push	{lr}
 8008cee:	b083      	sub	sp, #12
 8008cf0:	4603      	mov	r3, r0
 8008cf2:	9100      	str	r1, [sp, #0]
 8008cf4:	f88d 3007 	strb.w	r3, [sp, #7]
  if(speed  == USB_OTG_SPEED_HIGH)
 8008cf8:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d10b      	bne.n	8008d18 <USBD_USR_ConfigStrDescriptor+0x2c>
  {  
    USBD_GetString ((uint8_t*)USBD_CONFIGURATION_HS_STRING, USBD_StrDesc, length);
 8008d00:	f243 2084 	movw	r0, #12932	; 0x3284
 8008d04:	f6c0 0001 	movt	r0, #2049	; 0x801
 8008d08:	f241 1110 	movw	r1, #4368	; 0x1110
 8008d0c:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8008d10:	9a00      	ldr	r2, [sp, #0]
 8008d12:	f001 f991 	bl	800a038 <USBD_GetString>
 8008d16:	e00a      	b.n	8008d2e <USBD_USR_ConfigStrDescriptor+0x42>
  }
  else
  {
    USBD_GetString ((uint8_t*)USBD_CONFIGURATION_FS_STRING, USBD_StrDesc, length);
 8008d18:	f243 2084 	movw	r0, #12932	; 0x3284
 8008d1c:	f6c0 0001 	movt	r0, #2049	; 0x801
 8008d20:	f241 1110 	movw	r1, #4368	; 0x1110
 8008d24:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8008d28:	9a00      	ldr	r2, [sp, #0]
 8008d2a:	f001 f985 	bl	800a038 <USBD_GetString>
  }
  return USBD_StrDesc;  
 8008d2e:	f241 1310 	movw	r3, #4368	; 0x1110
 8008d32:	f2c2 0300 	movt	r3, #8192	; 0x2000
}
 8008d36:	4618      	mov	r0, r3
 8008d38:	b003      	add	sp, #12
 8008d3a:	f85d fb04 	ldr.w	pc, [sp], #4
 8008d3e:	bf00      	nop

08008d40 <USBD_USR_InterfaceStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_USR_InterfaceStrDescriptor( uint8_t speed , uint16_t *length)
{
 8008d40:	b500      	push	{lr}
 8008d42:	b083      	sub	sp, #12
 8008d44:	4603      	mov	r3, r0
 8008d46:	9100      	str	r1, [sp, #0]
 8008d48:	f88d 3007 	strb.w	r3, [sp, #7]
  if(speed == 0)
 8008d4c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d10b      	bne.n	8008d6c <USBD_USR_InterfaceStrDescriptor+0x2c>
  {
    USBD_GetString ((uint8_t*)USBD_INTERFACE_HS_STRING, USBD_StrDesc, length);
 8008d54:	f243 2090 	movw	r0, #12944	; 0x3290
 8008d58:	f6c0 0001 	movt	r0, #2049	; 0x801
 8008d5c:	f241 1110 	movw	r1, #4368	; 0x1110
 8008d60:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8008d64:	9a00      	ldr	r2, [sp, #0]
 8008d66:	f001 f967 	bl	800a038 <USBD_GetString>
 8008d6a:	e00a      	b.n	8008d82 <USBD_USR_InterfaceStrDescriptor+0x42>
  }
  else
  {
    USBD_GetString ((uint8_t*)USBD_INTERFACE_FS_STRING, USBD_StrDesc, length);
 8008d6c:	f243 2090 	movw	r0, #12944	; 0x3290
 8008d70:	f6c0 0001 	movt	r0, #2049	; 0x801
 8008d74:	f241 1110 	movw	r1, #4368	; 0x1110
 8008d78:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8008d7c:	9a00      	ldr	r2, [sp, #0]
 8008d7e:	f001 f95b 	bl	800a038 <USBD_GetString>
  }
  return USBD_StrDesc;  
 8008d82:	f241 1310 	movw	r3, #4368	; 0x1110
 8008d86:	f2c2 0300 	movt	r3, #8192	; 0x2000
}
 8008d8a:	4618      	mov	r0, r3
 8008d8c:	b003      	add	sp, #12
 8008d8e:	f85d fb04 	ldr.w	pc, [sp], #4
 8008d92:	bf00      	nop

08008d94 <USB_OTG_BSP_ConfigVBUS>:
#include "usb_bsp.h"
#include "usbd_conf.h"
#include "stm32f4xx_conf.h"


void USB_OTG_BSP_ConfigVBUS(USB_OTG_CORE_HANDLE *pdev) {
 8008d94:	b082      	sub	sp, #8
 8008d96:	9001      	str	r0, [sp, #4]

}
 8008d98:	b002      	add	sp, #8
 8008d9a:	4770      	bx	lr

08008d9c <USB_OTG_BSP_DriveVBUS>:

void USB_OTG_BSP_DriveVBUS(USB_OTG_CORE_HANDLE *pdev,uint8_t state) {
 8008d9c:	b082      	sub	sp, #8
 8008d9e:	9001      	str	r0, [sp, #4]
 8008da0:	460b      	mov	r3, r1
 8008da2:	f88d 3003 	strb.w	r3, [sp, #3]

}
 8008da6:	b002      	add	sp, #8
 8008da8:	4770      	bx	lr
 8008daa:	bf00      	nop

08008dac <USB_OTG_BSP_Init>:
* @param  None
* @retval None
*/

void USB_OTG_BSP_Init(USB_OTG_CORE_HANDLE *pdev)
{
 8008dac:	b500      	push	{lr}
 8008dae:	b085      	sub	sp, #20
 8008db0:	9001      	str	r0, [sp, #4]
#endif


 #ifdef USE_USB_OTG_FS

  RCC_AHB1PeriphClockCmd( RCC_AHB1Periph_GPIOA , ENABLE);
 8008db2:	2001      	movs	r0, #1
 8008db4:	2101      	movs	r1, #1
 8008db6:	f000 fa93 	bl	80092e0 <RCC_AHB1PeriphClockCmd>

  /* Configure SOF VBUS ID DM DP Pins */
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8  |
 8008dba:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
 8008dbe:	9302      	str	r3, [sp, #8]
    GPIO_Pin_9  |
      GPIO_Pin_11 |
        GPIO_Pin_12;

  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8008dc0:	2303      	movs	r3, #3
 8008dc2:	f88d 300d 	strb.w	r3, [sp, #13]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8008dc6:	2302      	movs	r3, #2
 8008dc8:	f88d 300c 	strb.w	r3, [sp, #12]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8008dcc:	2300      	movs	r3, #0
 8008dce:	f88d 300e 	strb.w	r3, [sp, #14]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL ;
 8008dd2:	2300      	movs	r3, #0
 8008dd4:	f88d 300f 	strb.w	r3, [sp, #15]
  GPIO_Init(GPIOA, &GPIO_InitStructure);
 8008dd8:	ab02      	add	r3, sp, #8
 8008dda:	2000      	movs	r0, #0
 8008ddc:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8008de0:	4619      	mov	r1, r3
 8008de2:	f000 fcaf 	bl	8009744 <GPIO_Init>

  GPIO_PinAFConfig(GPIOA,GPIO_PinSource8,GPIO_AF_OTG1_FS) ;
 8008de6:	2000      	movs	r0, #0
 8008de8:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8008dec:	2108      	movs	r1, #8
 8008dee:	220a      	movs	r2, #10
 8008df0:	f000 fd48 	bl	8009884 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOA,GPIO_PinSource9,GPIO_AF_OTG1_FS) ;
 8008df4:	2000      	movs	r0, #0
 8008df6:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8008dfa:	2109      	movs	r1, #9
 8008dfc:	220a      	movs	r2, #10
 8008dfe:	f000 fd41 	bl	8009884 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOA,GPIO_PinSource11,GPIO_AF_OTG1_FS) ;
 8008e02:	2000      	movs	r0, #0
 8008e04:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8008e08:	210b      	movs	r1, #11
 8008e0a:	220a      	movs	r2, #10
 8008e0c:	f000 fd3a 	bl	8009884 <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOA,GPIO_PinSource12,GPIO_AF_OTG1_FS) ;
 8008e10:	2000      	movs	r0, #0
 8008e12:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8008e16:	210c      	movs	r1, #12
 8008e18:	220a      	movs	r2, #10
 8008e1a:	f000 fd33 	bl	8009884 <GPIO_PinAFConfig>

  /* this for ID line debug */


  GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_10;
 8008e1e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008e22:	9302      	str	r3, [sp, #8]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_OD;
 8008e24:	2301      	movs	r3, #1
 8008e26:	f88d 300e 	strb.w	r3, [sp, #14]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP ;
 8008e2a:	2301      	movs	r3, #1
 8008e2c:	f88d 300f 	strb.w	r3, [sp, #15]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 8008e30:	2303      	movs	r3, #3
 8008e32:	f88d 300d 	strb.w	r3, [sp, #13]
  GPIO_Init(GPIOA, &GPIO_InitStructure);
 8008e36:	ab02      	add	r3, sp, #8
 8008e38:	2000      	movs	r0, #0
 8008e3a:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8008e3e:	4619      	mov	r1, r3
 8008e40:	f000 fc80 	bl	8009744 <GPIO_Init>
  GPIO_PinAFConfig(GPIOA,GPIO_PinSource10,GPIO_AF_OTG1_FS) ;
 8008e44:	2000      	movs	r0, #0
 8008e46:	f2c4 0002 	movt	r0, #16386	; 0x4002
 8008e4a:	210a      	movs	r1, #10
 8008e4c:	220a      	movs	r2, #10
 8008e4e:	f000 fd19 	bl	8009884 <GPIO_PinAFConfig>

  RCC_APB2PeriphClockCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 8008e52:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8008e56:	2101      	movs	r1, #1
 8008e58:	f000 fa7a 	bl	8009350 <RCC_APB2PeriphClockCmd>
  RCC_AHB2PeriphClockCmd(RCC_AHB2Periph_OTG_FS, ENABLE) ;
 8008e5c:	2080      	movs	r0, #128	; 0x80
 8008e5e:	2101      	movs	r1, #1
 8008e60:	f000 fa4c 	bl	80092fc <RCC_AHB2PeriphClockCmd>

 #endif //USB_OTG_HS


  /* enable the PWR clock */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
 8008e64:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8008e68:	2101      	movs	r1, #1
 8008e6a:	f000 faa9 	bl	80093c0 <RCC_APB1PeriphResetCmd>
  NVIC_Init(&NVIC_InitStructure);

  EXTI_ClearITPendingBit(EXTI_Line20);
#endif

  EXTI_ClearITPendingBit(EXTI_Line0);
 8008e6e:	2001      	movs	r0, #1
 8008e70:	f000 fbce 	bl	8009610 <EXTI_ClearITPendingBit>
}
 8008e74:	b005      	add	sp, #20
 8008e76:	f85d fb04 	ldr.w	pc, [sp], #4
 8008e7a:	bf00      	nop

08008e7c <USB_OTG_BSP_EnableInterrupt>:
*         Enabele USB Global interrupt
* @param  None
* @retval None
*/
void USB_OTG_BSP_EnableInterrupt(USB_OTG_CORE_HANDLE *pdev)
{
 8008e7c:	b500      	push	{lr}
 8008e7e:	b085      	sub	sp, #20
 8008e80:	9001      	str	r0, [sp, #4]
  NVIC_InitTypeDef NVIC_InitStructure;

  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
 8008e82:	f44f 60c0 	mov.w	r0, #1536	; 0x600
 8008e86:	f000 f84b 	bl	8008f20 <NVIC_PriorityGroupConfig>
#ifdef USE_USB_OTG_HS
  NVIC_InitStructure.NVIC_IRQChannel = OTG_HS_IRQn;
#else
  NVIC_InitStructure.NVIC_IRQChannel = OTG_FS_IRQn;
 8008e8a:	2343      	movs	r3, #67	; 0x43
 8008e8c:	f88d 300c 	strb.w	r3, [sp, #12]
#endif
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 8008e90:	2301      	movs	r3, #1
 8008e92:	f88d 300d 	strb.w	r3, [sp, #13]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 3;
 8008e96:	2303      	movs	r3, #3
 8008e98:	f88d 300e 	strb.w	r3, [sp, #14]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8008e9c:	2301      	movs	r3, #1
 8008e9e:	f88d 300f 	strb.w	r3, [sp, #15]
  NVIC_Init(&NVIC_InitStructure);
 8008ea2:	ab03      	add	r3, sp, #12
 8008ea4:	4618      	mov	r0, r3
 8008ea6:	f000 f845 	bl	8008f34 <NVIC_Init>
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 1;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure);
#endif
}
 8008eaa:	b005      	add	sp, #20
 8008eac:	f85d fb04 	ldr.w	pc, [sp], #4

08008eb0 <USB_OTG_BSP_uDelay>:
*         This function provides delay time in micro sec
* @param  usec : Value of delay required in micro sec
* @retval None
*/
void USB_OTG_BSP_uDelay (const uint32_t usec)
{
 8008eb0:	b084      	sub	sp, #16
 8008eb2:	9001      	str	r0, [sp, #4]
  uint32_t count = 0;
 8008eb4:	2300      	movs	r3, #0
 8008eb6:	9303      	str	r3, [sp, #12]
  const uint32_t utime = (120 * usec / 7);
 8008eb8:	9a01      	ldr	r2, [sp, #4]
 8008eba:	4613      	mov	r3, r2
 8008ebc:	011b      	lsls	r3, r3, #4
 8008ebe:	1a9b      	subs	r3, r3, r2
 8008ec0:	00db      	lsls	r3, r3, #3
 8008ec2:	461a      	mov	r2, r3
 8008ec4:	f644 1325 	movw	r3, #18725	; 0x4925
 8008ec8:	f2c2 4392 	movt	r3, #9362	; 0x2492
 8008ecc:	fba3 1302 	umull	r1, r3, r3, r2
 8008ed0:	1ad2      	subs	r2, r2, r3
 8008ed2:	0852      	lsrs	r2, r2, #1
 8008ed4:	4413      	add	r3, r2
 8008ed6:	089b      	lsrs	r3, r3, #2
 8008ed8:	9302      	str	r3, [sp, #8]
  do
  {
    if ( ++count > utime )
 8008eda:	9b03      	ldr	r3, [sp, #12]
 8008edc:	3301      	adds	r3, #1
 8008ede:	9303      	str	r3, [sp, #12]
 8008ee0:	9a03      	ldr	r2, [sp, #12]
 8008ee2:	9b02      	ldr	r3, [sp, #8]
 8008ee4:	429a      	cmp	r2, r3
 8008ee6:	d900      	bls.n	8008eea <USB_OTG_BSP_uDelay+0x3a>
    {
      return ;
 8008ee8:	e000      	b.n	8008eec <USB_OTG_BSP_uDelay+0x3c>
    }
  }
  while (1);
 8008eea:	e7f6      	b.n	8008eda <USB_OTG_BSP_uDelay+0x2a>
}
 8008eec:	b004      	add	sp, #16
 8008eee:	4770      	bx	lr

08008ef0 <USB_OTG_BSP_mDelay>:
*          This function provides delay time in milli sec
* @param  msec : Value of delay required in milli sec
* @retval None
*/
void USB_OTG_BSP_mDelay (const uint32_t msec)
{
 8008ef0:	b500      	push	{lr}
 8008ef2:	b083      	sub	sp, #12
 8008ef4:	9001      	str	r0, [sp, #4]
  USB_OTG_BSP_uDelay(msec * 1000);
 8008ef6:	9b01      	ldr	r3, [sp, #4]
 8008ef8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008efc:	fb02 f303 	mul.w	r3, r2, r3
 8008f00:	4618      	mov	r0, r3
 8008f02:	f7ff ffd5 	bl	8008eb0 <USB_OTG_BSP_uDelay>
}
 8008f06:	b003      	add	sp, #12
 8008f08:	f85d fb04 	ldr.w	pc, [sp], #4
 8008f0c:	080135c0 	.word	0x080135c0
 8008f10:	20000000 	.word	0x20000000
 8008f14:	20000a0c 	.word	0x20000a0c
 8008f18:	20000a0c 	.word	0x20000a0c
 8008f1c:	200019d4 	.word	0x200019d4

08008f20 <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8008f20:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8008f24:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 8008f28:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8008f2c:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 8008f30:	60d8      	str	r0, [r3, #12]
 8008f32:	4770      	bx	lr

08008f34 <NVIC_Init>:
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8008f34:	78c3      	ldrb	r3, [r0, #3]
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8008f36:	b470      	push	{r4, r5, r6}
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8008f38:	b97b      	cbnz	r3, 8008f5a <NVIC_Init+0x26>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8008f3a:	7802      	ldrb	r2, [r0, #0]
 8008f3c:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8008f40:	0951      	lsrs	r1, r2, #5
 8008f42:	3120      	adds	r1, #32
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8008f44:	f002 021f 	and.w	r2, r2, #31
 8008f48:	2001      	movs	r0, #1
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8008f4a:	f2ce 0300 	movt	r3, #57344	; 0xe000
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8008f4e:	fa00 f202 	lsl.w	r2, r0, r2
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8008f52:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8008f56:	bc70      	pop	{r4, r5, r6}
 8008f58:	4770      	bx	lr
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8008f5a:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8008f5e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8008f62:	7846      	ldrb	r6, [r0, #1]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8008f64:	68da      	ldr	r2, [r3, #12]
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8008f66:	7884      	ldrb	r4, [r0, #2]
        
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8008f68:	7803      	ldrb	r3, [r0, #0]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8008f6a:	43d2      	mvns	r2, r2
 8008f6c:	f3c2 2202 	ubfx	r2, r2, #8, #3
    tmppre = (0x4 - tmppriority);
 8008f70:	f1c2 0104 	rsb	r1, r2, #4
    tmpsub = tmpsub >> tmppriority;
 8008f74:	250f      	movs	r5, #15

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8008f76:	b2c9      	uxtb	r1, r1
 8008f78:	fa06 f101 	lsl.w	r1, r6, r1
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
 8008f7c:	fa45 f202 	asr.w	r2, r5, r2

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8008f80:	b2c9      	uxtb	r1, r1
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8008f82:	4022      	ands	r2, r4
 8008f84:	430a      	orrs	r2, r1
        
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8008f86:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 8008f8a:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    tmpsub = tmpsub >> tmppriority;

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
        
    tmppriority = tmppriority << 0x04;
 8008f8e:	0112      	lsls	r2, r2, #4
 8008f90:	b2d2      	uxtb	r2, r2
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8008f92:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8008f96:	7802      	ldrb	r2, [r0, #0]
    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
        
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8008f98:	f44f 4361 	mov.w	r3, #57600	; 0xe100
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8008f9c:	f002 011f 	and.w	r1, r2, #31
 8008fa0:	2001      	movs	r0, #1
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8008fa2:	0952      	lsrs	r2, r2, #5
    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
        
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8008fa4:	f2ce 0300 	movt	r3, #57344	; 0xe000
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8008fa8:	fa00 f101 	lsl.w	r1, r0, r1
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8008fac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8008fb0:	bc70      	pop	{r4, r5, r6}
 8008fb2:	4770      	bx	lr

08008fb4 <NVIC_SetVectorTable>:
{ 
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
 8008fb4:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
 8008fb8:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8008fbc:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
 8008fc0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8008fc4:	4308      	orrs	r0, r1
 8008fc6:	6098      	str	r0, [r3, #8]
 8008fc8:	4770      	bx	lr
 8008fca:	bf00      	nop

08008fcc <NVIC_SystemLPConfig>:
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
  {
    SCB->SCR |= LowPowerMode;
 8008fcc:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8008fd0:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8008fd4:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
 8008fd6:	b919      	cbnz	r1, 8008fe0 <NVIC_SystemLPConfig+0x14>
  {
    SCB->SCR |= LowPowerMode;
  }
  else
  {
    SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
 8008fd8:	ea22 0000 	bic.w	r0, r2, r0
 8008fdc:	6118      	str	r0, [r3, #16]
 8008fde:	4770      	bx	lr
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
  {
    SCB->SCR |= LowPowerMode;
 8008fe0:	4310      	orrs	r0, r2
 8008fe2:	6118      	str	r0, [r3, #16]
 8008fe4:	4770      	bx	lr
 8008fe6:	bf00      	nop

08008fe8 <SysTick_CLKSourceConfig>:
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 8008fe8:	f24e 0310 	movw	r3, #57360	; 0xe010
 8008fec:	f2ce 0300 	movt	r3, #57344	; 0xe000
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 8008ff0:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 8008ff2:	681a      	ldr	r2, [r3, #0]
 8008ff4:	bf0c      	ite	eq
 8008ff6:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 8008ffa:	f022 0204 	bicne.w	r2, r2, #4
 8008ffe:	601a      	str	r2, [r3, #0]
 8009000:	4770      	bx	lr
 8009002:	bf00      	nop

08009004 <RCC_DeInit>:
  * @retval None
  */
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8009004:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8009008:	f2c4 0302 	movt	r3, #16386	; 0x4002

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800900c:	2200      	movs	r2, #0
  * @retval None
  */
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800900e:	6819      	ldr	r1, [r3, #0]
 8009010:	f041 0101 	orr.w	r1, r1, #1
 8009014:	6019      	str	r1, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8009016:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8009018:	6818      	ldr	r0, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800901a:	f243 0110 	movw	r1, #12304	; 0x3010

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800901e:	f020 7084 	bic.w	r0, r0, #17301504	; 0x1080000

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8009022:	f2c2 4100 	movt	r1, #9216	; 0x2400

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8009026:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 800902a:	6018      	str	r0, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800902c:	6059      	str	r1, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800902e:	6819      	ldr	r1, [r3, #0]
 8009030:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 8009034:	6019      	str	r1, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8009036:	60da      	str	r2, [r3, #12]
 8009038:	4770      	bx	lr
 800903a:	bf00      	nop

0800903c <RCC_HSEConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE_OFF;
 800903c:	f643 0302 	movw	r3, #14338	; 0x3802
 8009040:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8009044:	2200      	movs	r2, #0
 8009046:	701a      	strb	r2, [r3, #0]

  /* Set the new HSE configuration -------------------------------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE;
 8009048:	7018      	strb	r0, [r3, #0]
 800904a:	4770      	bx	lr

0800904c <RCC_WaitForHSEStartUp>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: HSE oscillator is stable and ready to use
  *          - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 800904c:	b082      	sub	sp, #8
  __IO uint32_t startupcounter = 0;
 800904e:	2300      	movs	r3, #0

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 8009050:	f44f 5260 	mov.w	r2, #14336	; 0x3800
  *          - SUCCESS: HSE oscillator is stable and ready to use
  *          - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
  __IO uint32_t startupcounter = 0;
 8009054:	9301      	str	r3, [sp, #4]

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 8009056:	f2c4 0202 	movt	r2, #16386	; 0x4002
 800905a:	6813      	ldr	r3, [r2, #0]
    statusreg = RCC->CSR;
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 800905c:	039b      	lsls	r3, r3, #14
 800905e:	d40f      	bmi.n	8009080 <RCC_WaitForHSEStartUp+0x34>
  FlagStatus hsestatus = RESET;
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    hsestatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
    startupcounter++;
 8009060:	9b01      	ldr	r3, [sp, #4]
 8009062:	3301      	adds	r3, #1
 8009064:	9301      	str	r3, [sp, #4]
  } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 8009066:	9b01      	ldr	r3, [sp, #4]
 8009068:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800906c:	d1f5      	bne.n	800905a <RCC_WaitForHSEStartUp+0xe>

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 800906e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8009072:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8009076:	6818      	ldr	r0, [r3, #0]
  }
  else
  {
    status = ERROR;
  }
  return (status);
 8009078:	f3c0 4040 	ubfx	r0, r0, #17, #1
}
 800907c:	b002      	add	sp, #8
 800907e:	4770      	bx	lr
  FlagStatus hsestatus = RESET;
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    hsestatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
    startupcounter++;
 8009080:	9b01      	ldr	r3, [sp, #4]
 8009082:	3301      	adds	r3, #1
 8009084:	9301      	str	r3, [sp, #4]
  } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 8009086:	9b01      	ldr	r3, [sp, #4]
 8009088:	e7f1      	b.n	800906e <RCC_WaitForHSEStartUp+0x22>
 800908a:	bf00      	nop

0800908c <RCC_AdjustHSICalibrationValue>:
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));

  tmpreg = RCC->CR;
 800908c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8009090:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8009094:	681a      	ldr	r2, [r3, #0]

  /* Clear HSITRIM[4:0] bits */
  tmpreg &= ~RCC_CR_HSITRIM;
 8009096:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8

  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (uint32_t)HSICalibrationValue << 3;
 800909a:	ea42 00c0 	orr.w	r0, r2, r0, lsl #3

  /* Store the new value */
  RCC->CR = tmpreg;
 800909e:	6018      	str	r0, [r3, #0]
 80090a0:	4770      	bx	lr
 80090a2:	bf00      	nop

080090a4 <RCC_HSICmd>:
void RCC_HSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 80090a4:	2300      	movs	r3, #0
 80090a6:	f2c4 2347 	movt	r3, #16967	; 0x4247
 80090aa:	6018      	str	r0, [r3, #0]
 80090ac:	4770      	bx	lr
 80090ae:	bf00      	nop

080090b0 <RCC_LSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 80090b0:	f643 0370 	movw	r3, #14448	; 0x3870
 80090b4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80090b8:	2200      	movs	r2, #0

  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
 80090ba:	2801      	cmp	r0, #1
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 80090bc:	701a      	strb	r2, [r3, #0]

  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 80090be:	701a      	strb	r2, [r3, #0]

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
 80090c0:	d005      	beq.n	80090ce <RCC_LSEConfig+0x1e>
 80090c2:	2804      	cmp	r0, #4
 80090c4:	d102      	bne.n	80090cc <RCC_LSEConfig+0x1c>
      /* Set LSEON bit */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
      break;
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 80090c6:	2205      	movs	r2, #5
 80090c8:	701a      	strb	r2, [r3, #0]
 80090ca:	4770      	bx	lr
 80090cc:	4770      	bx	lr
  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 80090ce:	7018      	strb	r0, [r3, #0]
      break;
 80090d0:	4770      	bx	lr
 80090d2:	bf00      	nop

080090d4 <RCC_LSICmd>:
void RCC_LSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 80090d4:	f44f 6368 	mov.w	r3, #3712	; 0xe80
 80090d8:	f2c4 2347 	movt	r3, #16967	; 0x4247
 80090dc:	6018      	str	r0, [r3, #0]
 80090de:	4770      	bx	lr

080090e0 <RCC_PLLConfig>:
  *         correctly.
  *   
  * @retval None
  */
void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t PLLQ)
{
 80090e0:	b410      	push	{r4}
 80090e2:	9c01      	ldr	r4, [sp, #4]
  assert_param(IS_RCC_PLLM_VALUE(PLLM));
  assert_param(IS_RCC_PLLN_VALUE(PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLP));
  assert_param(IS_RCC_PLLQ_VALUE(PLLQ));

  RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 80090e4:	ea40 6004 	orr.w	r0, r0, r4, lsl #24
 80090e8:	085b      	lsrs	r3, r3, #1
 80090ea:	4301      	orrs	r1, r0
 80090ec:	f44f 5460 	mov.w	r4, #14336	; 0x3800
 80090f0:	f2c4 0402 	movt	r4, #16386	; 0x4002
 80090f4:	3b01      	subs	r3, #1
 80090f6:	ea41 1282 	orr.w	r2, r1, r2, lsl #6
 80090fa:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 80090fe:	6063      	str	r3, [r4, #4]
                 (PLLQ << 24);
}
 8009100:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009104:	4770      	bx	lr
 8009106:	bf00      	nop

08009108 <RCC_PLLCmd>:
  */
void RCC_PLLCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 8009108:	2360      	movs	r3, #96	; 0x60
 800910a:	f2c4 2347 	movt	r3, #16967	; 0x4247
 800910e:	6018      	str	r0, [r3, #0]
 8009110:	4770      	bx	lr
 8009112:	bf00      	nop

08009114 <RCC_PLLI2SConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SN));
  assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SR));

  RCC->PLLI2SCFGR = (PLLI2SN << 6) | (PLLI2SR << 28);
 8009114:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8009118:	0709      	lsls	r1, r1, #28
 800911a:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800911e:	ea41 1080 	orr.w	r0, r1, r0, lsl #6
 8009122:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
 8009126:	4770      	bx	lr

08009128 <RCC_PLLI2SCmd>:
  */
void RCC_PLLI2SCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLI2SON_BB = (uint32_t)NewState;
 8009128:	2368      	movs	r3, #104	; 0x68
 800912a:	f2c4 2347 	movt	r3, #16967	; 0x4247
 800912e:	6018      	str	r0, [r3, #0]
 8009130:	4770      	bx	lr
 8009132:	bf00      	nop

08009134 <RCC_ClockSecuritySystemCmd>:
  */
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 8009134:	234c      	movs	r3, #76	; 0x4c
 8009136:	f2c4 2347 	movt	r3, #16967	; 0x4247
 800913a:	6018      	str	r0, [r3, #0]
 800913c:	4770      	bx	lr
 800913e:	bf00      	nop

08009140 <RCC_MCO1Config>:
  
  /* Check the parameters */
  assert_param(IS_RCC_MCO1SOURCE(RCC_MCO1Source));
  assert_param(IS_RCC_MCO1DIV(RCC_MCO1Div));  

  tmpreg = RCC->CFGR;
 8009140:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8009144:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8009148:	689a      	ldr	r2, [r3, #8]

  /* Clear MCO1[1:0] and MCO1PRE[2:0] bits */
  tmpreg &= CFGR_MCO1_RESET_MASK;
 800914a:	f022 62ec 	bic.w	r2, r2, #123731968	; 0x7600000

  /* Select MCO1 clock source and prescaler */
  tmpreg |= RCC_MCO1Source | RCC_MCO1Div;
 800914e:	4311      	orrs	r1, r2
 8009150:	4308      	orrs	r0, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;  
 8009152:	6098      	str	r0, [r3, #8]
 8009154:	4770      	bx	lr
 8009156:	bf00      	nop

08009158 <RCC_MCO2Config>:
  
  /* Check the parameters */
  assert_param(IS_RCC_MCO2SOURCE(RCC_MCO2Source));
  assert_param(IS_RCC_MCO2DIV(RCC_MCO2Div));
  
  tmpreg = RCC->CFGR;
 8009158:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800915c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8009160:	689a      	ldr	r2, [r3, #8]
  
  /* Clear MCO2 and MCO2PRE[2:0] bits */
  tmpreg &= CFGR_MCO2_RESET_MASK;
 8009162:	f022 4278 	bic.w	r2, r2, #4160749568	; 0xf8000000

  /* Select MCO2 clock source and prescaler */
  tmpreg |= RCC_MCO2Source | RCC_MCO2Div;
 8009166:	4311      	orrs	r1, r2
 8009168:	4308      	orrs	r0, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;  
 800916a:	6098      	str	r0, [r3, #8]
 800916c:	4770      	bx	lr
 800916e:	bf00      	nop

08009170 <RCC_SYSCLKConfig>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 8009170:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8009174:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8009178:	689a      	ldr	r2, [r3, #8]

  /* Clear SW[1:0] bits */
  tmpreg &= ~RCC_CFGR_SW;
 800917a:	f022 0203 	bic.w	r2, r2, #3

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 800917e:	4310      	orrs	r0, r2

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8009180:	6098      	str	r0, [r3, #8]
 8009182:	4770      	bx	lr

08009184 <RCC_GetSYSCLKSource>:
  *              - 0x04: HSE used as system clock
  *              - 0x08: PLL used as system clock
  */
uint8_t RCC_GetSYSCLKSource(void)
{
  return ((uint8_t)(RCC->CFGR & RCC_CFGR_SWS));
 8009184:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8009188:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800918c:	6898      	ldr	r0, [r3, #8]
}
 800918e:	f000 000c 	and.w	r0, r0, #12
 8009192:	4770      	bx	lr

08009194 <RCC_HCLKConfig>:
  uint32_t tmpreg = 0;
  
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 8009194:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8009198:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800919c:	689a      	ldr	r2, [r3, #8]

  /* Clear HPRE[3:0] bits */
  tmpreg &= ~RCC_CFGR_HPRE;
 800919e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 80091a2:	4310      	orrs	r0, r2

  /* Store the new value */
  RCC->CFGR = tmpreg;
 80091a4:	6098      	str	r0, [r3, #8]
 80091a6:	4770      	bx	lr

080091a8 <RCC_PCLK1Config>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 80091a8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80091ac:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80091b0:	689a      	ldr	r2, [r3, #8]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE1;
 80091b2:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 80091b6:	4310      	orrs	r0, r2

  /* Store the new value */
  RCC->CFGR = tmpreg;
 80091b8:	6098      	str	r0, [r3, #8]
 80091ba:	4770      	bx	lr

080091bc <RCC_PCLK2Config>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 80091bc:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80091c0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80091c4:	689a      	ldr	r2, [r3, #8]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE2;
 80091c6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 80091ca:	ea42 00c0 	orr.w	r0, r2, r0, lsl #3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 80091ce:	6098      	str	r0, [r3, #8]
 80091d0:	4770      	bx	lr
 80091d2:	bf00      	nop

080091d4 <RCC_GetClocksFreq>:
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80091d4:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80091d8:	f2c4 0302 	movt	r3, #16386	; 0x4002
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80091dc:	b410      	push	{r4}
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80091de:	689a      	ldr	r2, [r3, #8]
 80091e0:	f002 020c 	and.w	r2, r2, #12

  switch (tmp)
 80091e4:	2a04      	cmp	r2, #4
 80091e6:	d024      	beq.n	8009232 <RCC_GetClocksFreq+0x5e>
 80091e8:	2a08      	cmp	r2, #8
 80091ea:	d028      	beq.n	800923e <RCC_GetClocksFreq+0x6a>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80091ec:	f44f 5110 	mov.w	r1, #9216	; 0x2400
 80091f0:	f2c0 01f4 	movt	r1, #244	; 0xf4
 80091f4:	6001      	str	r1, [r0, #0]
      break;
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 80091f6:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80091fa:	f2c4 0202 	movt	r2, #16386	; 0x4002
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];
 80091fe:	f240 0398 	movw	r3, #152	; 0x98
      break;
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8009202:	6894      	ldr	r4, [r2, #8]
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];
 8009204:	f2c2 0300 	movt	r3, #8192	; 0x2000
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
  tmp = tmp >> 4;
 8009208:	f3c4 1403 	ubfx	r4, r4, #4, #4
  presc = APBAHBPrescTable[tmp];
 800920c:	5d1c      	ldrb	r4, [r3, r4]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 800920e:	40e1      	lsrs	r1, r4
 8009210:	6041      	str	r1, [r0, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8009212:	6894      	ldr	r4, [r2, #8]
  tmp = tmp >> 10;
 8009214:	f3c4 2482 	ubfx	r4, r4, #10, #3
  presc = APBAHBPrescTable[tmp];
 8009218:	5d1c      	ldrb	r4, [r3, r4]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 800921a:	fa21 f404 	lsr.w	r4, r1, r4
 800921e:	6084      	str	r4, [r0, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8009220:	6892      	ldr	r2, [r2, #8]
  tmp = tmp >> 13;
  presc = APBAHBPrescTable[tmp];
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
}
 8009222:	f85d 4b04 	ldr.w	r4, [sp], #4
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
  tmp = tmp >> 13;
 8009226:	f3c2 3242 	ubfx	r2, r2, #13, #3
  presc = APBAHBPrescTable[tmp];
 800922a:	5c9b      	ldrb	r3, [r3, r2]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 800922c:	40d9      	lsrs	r1, r3
 800922e:	60c1      	str	r1, [r0, #12]
}
 8009230:	4770      	bx	lr
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
      break;
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8009232:	f647 0140 	movw	r1, #30784	; 0x7840
 8009236:	f2c0 117d 	movt	r1, #381	; 0x17d
 800923a:	6001      	str	r1, [r0, #0]
      break;
 800923c:	e7db      	b.n	80091f6 <RCC_GetClocksFreq+0x22>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 800923e:	685c      	ldr	r4, [r3, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009240:	685a      	ldr	r2, [r3, #4]
      
      if (pllsource != 0)
 8009242:	f414 0f80 	tst.w	r4, #4194304	; 0x400000
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8009246:	685c      	ldr	r4, [r3, #4]
 8009248:	bf15      	itete	ne
 800924a:	f647 0340 	movwne	r3, #30784	; 0x7840
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 800924e:	f44f 5310 	moveq.w	r3, #9216	; 0x2400
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
      
      if (pllsource != 0)
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8009252:	f2c0 137d 	movtne	r3, #381	; 0x17d
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8009256:	f2c0 03f4 	movteq	r3, #244	; 0xf4

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800925a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 800925e:	fbb3 f1f2 	udiv	r1, r3, r2
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8009262:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8009266:	f2c4 0302 	movt	r3, #16386	; 0x4002
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 800926a:	f3c4 1488 	ubfx	r4, r4, #6, #9
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 800926e:	685b      	ldr	r3, [r3, #4]
 8009270:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8009274:	3301      	adds	r3, #1
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8009276:	fb01 f104 	mul.w	r1, r1, r4
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 800927a:	005b      	lsls	r3, r3, #1
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 800927c:	fbb1 f1f3 	udiv	r1, r1, r3
 8009280:	6001      	str	r1, [r0, #0]
      break;
 8009282:	e7b8      	b.n	80091f6 <RCC_GetClocksFreq+0x22>

08009284 <RCC_RTCCLKConfig>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
 8009284:	f400 7340 	and.w	r3, r0, #768	; 0x300
 8009288:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800928c:	d10c      	bne.n	80092a8 <RCC_RTCCLKConfig+0x24>
  { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
    tmpreg = RCC->CFGR;
 800928e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8009292:	f2c4 0302 	movt	r3, #16386	; 0x4002

    /* Clear RTCPRE[4:0] bits */
    tmpreg &= ~RCC_CFGR_RTCPRE;

    /* Configure HSE division factor for RTC clock */
    tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 8009296:	f020 4170 	bic.w	r1, r0, #4026531840	; 0xf0000000
  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
  { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
    tmpreg = RCC->CFGR;
 800929a:	689a      	ldr	r2, [r3, #8]

    /* Clear RTCPRE[4:0] bits */
    tmpreg &= ~RCC_CFGR_RTCPRE;

    /* Configure HSE division factor for RTC clock */
    tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 800929c:	f421 7140 	bic.w	r1, r1, #768	; 0x300
  if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
  { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
    tmpreg = RCC->CFGR;

    /* Clear RTCPRE[4:0] bits */
    tmpreg &= ~RCC_CFGR_RTCPRE;
 80092a0:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000

    /* Configure HSE division factor for RTC clock */
    tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 80092a4:	430a      	orrs	r2, r1

    /* Store the new value */
    RCC->CFGR = tmpreg;
 80092a6:	609a      	str	r2, [r3, #8]
  }
    
  /* Select the RTC clock source */
  RCC->BDCR |= (RCC_RTCCLKSource & 0x00000FFF);
 80092a8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80092ac:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80092b0:	f3c0 000b 	ubfx	r0, r0, #0, #12
 80092b4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80092b6:	4310      	orrs	r0, r2
 80092b8:	6718      	str	r0, [r3, #112]	; 0x70
 80092ba:	4770      	bx	lr

080092bc <RCC_RTCCLKCmd>:
void RCC_RTCCLKCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 80092bc:	f640 633c 	movw	r3, #3644	; 0xe3c
 80092c0:	f2c4 2347 	movt	r3, #16967	; 0x4247
 80092c4:	6018      	str	r0, [r3, #0]
 80092c6:	4770      	bx	lr

080092c8 <RCC_BackupResetCmd>:
  */
void RCC_BackupResetCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 80092c8:	f44f 6364 	mov.w	r3, #3648	; 0xe40
 80092cc:	f2c4 2347 	movt	r3, #16967	; 0x4247
 80092d0:	6018      	str	r0, [r3, #0]
 80092d2:	4770      	bx	lr

080092d4 <RCC_I2SCLKConfig>:
void RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_I2SCLK_SOURCE(RCC_I2SCLKSource));

  *(__IO uint32_t *) CFGR_I2SSRC_BB = RCC_I2SCLKSource;
 80092d4:	f44f 73ae 	mov.w	r3, #348	; 0x15c
 80092d8:	f2c4 2347 	movt	r3, #16967	; 0x4247
 80092dc:	6018      	str	r0, [r3, #0]
 80092de:	4770      	bx	lr

080092e0 <RCC_AHB1PeriphClockCmd>:
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 80092e0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80092e4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80092e8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80092ea:	b919      	cbnz	r1, 80092f4 <RCC_AHB1PeriphClockCmd+0x14>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 80092ec:	ea22 0000 	bic.w	r0, r2, r0
 80092f0:	6318      	str	r0, [r3, #48]	; 0x30
 80092f2:	4770      	bx	lr
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 80092f4:	4310      	orrs	r0, r2
 80092f6:	6318      	str	r0, [r3, #48]	; 0x30
 80092f8:	4770      	bx	lr
 80092fa:	bf00      	nop

080092fc <RCC_AHB2PeriphClockCmd>:
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB2ENR |= RCC_AHB2Periph;
 80092fc:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8009300:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8009304:	6b5a      	ldr	r2, [r3, #52]	; 0x34
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8009306:	b919      	cbnz	r1, 8009310 <RCC_AHB2PeriphClockCmd+0x14>
  {
    RCC->AHB2ENR |= RCC_AHB2Periph;
  }
  else
  {
    RCC->AHB2ENR &= ~RCC_AHB2Periph;
 8009308:	ea22 0000 	bic.w	r0, r2, r0
 800930c:	6358      	str	r0, [r3, #52]	; 0x34
 800930e:	4770      	bx	lr
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB2ENR |= RCC_AHB2Periph;
 8009310:	4310      	orrs	r0, r2
 8009312:	6358      	str	r0, [r3, #52]	; 0x34
 8009314:	4770      	bx	lr
 8009316:	bf00      	nop

08009318 <RCC_AHB3PeriphClockCmd>:
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB3ENR |= RCC_AHB3Periph;
 8009318:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800931c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8009320:	6b9a      	ldr	r2, [r3, #56]	; 0x38
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8009322:	b919      	cbnz	r1, 800932c <RCC_AHB3PeriphClockCmd+0x14>
  {
    RCC->AHB3ENR |= RCC_AHB3Periph;
  }
  else
  {
    RCC->AHB3ENR &= ~RCC_AHB3Periph;
 8009324:	ea22 0000 	bic.w	r0, r2, r0
 8009328:	6398      	str	r0, [r3, #56]	; 0x38
 800932a:	4770      	bx	lr
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB3ENR |= RCC_AHB3Periph;
 800932c:	4310      	orrs	r0, r2
 800932e:	6398      	str	r0, [r3, #56]	; 0x38
 8009330:	4770      	bx	lr
 8009332:	bf00      	nop

08009334 <RCC_APB1PeriphClockCmd>:
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8009334:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8009338:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800933c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800933e:	b919      	cbnz	r1, 8009348 <RCC_APB1PeriphClockCmd+0x14>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8009340:	ea22 0000 	bic.w	r0, r2, r0
 8009344:	6418      	str	r0, [r3, #64]	; 0x40
 8009346:	4770      	bx	lr
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8009348:	4310      	orrs	r0, r2
 800934a:	6418      	str	r0, [r3, #64]	; 0x40
 800934c:	4770      	bx	lr
 800934e:	bf00      	nop

08009350 <RCC_APB2PeriphClockCmd>:
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8009350:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8009354:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8009358:	6c5a      	ldr	r2, [r3, #68]	; 0x44
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800935a:	b919      	cbnz	r1, 8009364 <RCC_APB2PeriphClockCmd+0x14>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 800935c:	ea22 0000 	bic.w	r0, r2, r0
 8009360:	6458      	str	r0, [r3, #68]	; 0x44
 8009362:	4770      	bx	lr
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8009364:	4310      	orrs	r0, r2
 8009366:	6458      	str	r0, [r3, #68]	; 0x44
 8009368:	4770      	bx	lr
 800936a:	bf00      	nop

0800936c <RCC_AHB1PeriphResetCmd>:
  assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB1RSTR |= RCC_AHB1Periph;
 800936c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8009370:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8009374:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8009376:	b919      	cbnz	r1, 8009380 <RCC_AHB1PeriphResetCmd+0x14>
  {
    RCC->AHB1RSTR |= RCC_AHB1Periph;
  }
  else
  {
    RCC->AHB1RSTR &= ~RCC_AHB1Periph;
 8009378:	ea22 0000 	bic.w	r0, r2, r0
 800937c:	6118      	str	r0, [r3, #16]
 800937e:	4770      	bx	lr
  assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB1RSTR |= RCC_AHB1Periph;
 8009380:	4310      	orrs	r0, r2
 8009382:	6118      	str	r0, [r3, #16]
 8009384:	4770      	bx	lr
 8009386:	bf00      	nop

08009388 <RCC_AHB2PeriphResetCmd>:
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB2RSTR |= RCC_AHB2Periph;
 8009388:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800938c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8009390:	695a      	ldr	r2, [r3, #20]
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8009392:	b919      	cbnz	r1, 800939c <RCC_AHB2PeriphResetCmd+0x14>
  {
    RCC->AHB2RSTR |= RCC_AHB2Periph;
  }
  else
  {
    RCC->AHB2RSTR &= ~RCC_AHB2Periph;
 8009394:	ea22 0000 	bic.w	r0, r2, r0
 8009398:	6158      	str	r0, [r3, #20]
 800939a:	4770      	bx	lr
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB2RSTR |= RCC_AHB2Periph;
 800939c:	4310      	orrs	r0, r2
 800939e:	6158      	str	r0, [r3, #20]
 80093a0:	4770      	bx	lr
 80093a2:	bf00      	nop

080093a4 <RCC_AHB3PeriphResetCmd>:
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB3RSTR |= RCC_AHB3Periph;
 80093a4:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80093a8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80093ac:	699a      	ldr	r2, [r3, #24]
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80093ae:	b919      	cbnz	r1, 80093b8 <RCC_AHB3PeriphResetCmd+0x14>
  {
    RCC->AHB3RSTR |= RCC_AHB3Periph;
  }
  else
  {
    RCC->AHB3RSTR &= ~RCC_AHB3Periph;
 80093b0:	ea22 0000 	bic.w	r0, r2, r0
 80093b4:	6198      	str	r0, [r3, #24]
 80093b6:	4770      	bx	lr
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB3RSTR |= RCC_AHB3Periph;
 80093b8:	4310      	orrs	r0, r2
 80093ba:	6198      	str	r0, [r3, #24]
 80093bc:	4770      	bx	lr
 80093be:	bf00      	nop

080093c0 <RCC_APB1PeriphResetCmd>:
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 80093c0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80093c4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80093c8:	6a1a      	ldr	r2, [r3, #32]
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80093ca:	b919      	cbnz	r1, 80093d4 <RCC_APB1PeriphResetCmd+0x14>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 80093cc:	ea22 0000 	bic.w	r0, r2, r0
 80093d0:	6218      	str	r0, [r3, #32]
 80093d2:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 80093d4:	4310      	orrs	r0, r2
 80093d6:	6218      	str	r0, [r3, #32]
 80093d8:	4770      	bx	lr
 80093da:	bf00      	nop

080093dc <RCC_APB2PeriphResetCmd>:
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 80093dc:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80093e0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80093e4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80093e6:	b919      	cbnz	r1, 80093f0 <RCC_APB2PeriphResetCmd+0x14>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 80093e8:	ea22 0000 	bic.w	r0, r2, r0
 80093ec:	6258      	str	r0, [r3, #36]	; 0x24
 80093ee:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 80093f0:	4310      	orrs	r0, r2
 80093f2:	6258      	str	r0, [r3, #36]	; 0x24
 80093f4:	4770      	bx	lr
 80093f6:	bf00      	nop

080093f8 <RCC_AHB1PeriphClockLPModeCmd>:
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB1LPENR |= RCC_AHB1Periph;
 80093f8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80093fc:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8009400:	6d1a      	ldr	r2, [r3, #80]	; 0x50
void RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8009402:	b919      	cbnz	r1, 800940c <RCC_AHB1PeriphClockLPModeCmd+0x14>
  {
    RCC->AHB1LPENR |= RCC_AHB1Periph;
  }
  else
  {
    RCC->AHB1LPENR &= ~RCC_AHB1Periph;
 8009404:	ea22 0000 	bic.w	r0, r2, r0
 8009408:	6518      	str	r0, [r3, #80]	; 0x50
 800940a:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB1LPENR |= RCC_AHB1Periph;
 800940c:	4310      	orrs	r0, r2
 800940e:	6518      	str	r0, [r3, #80]	; 0x50
 8009410:	4770      	bx	lr
 8009412:	bf00      	nop

08009414 <RCC_AHB2PeriphClockLPModeCmd>:
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB2LPENR |= RCC_AHB2Periph;
 8009414:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8009418:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800941c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800941e:	b919      	cbnz	r1, 8009428 <RCC_AHB2PeriphClockLPModeCmd+0x14>
  {
    RCC->AHB2LPENR |= RCC_AHB2Periph;
  }
  else
  {
    RCC->AHB2LPENR &= ~RCC_AHB2Periph;
 8009420:	ea22 0000 	bic.w	r0, r2, r0
 8009424:	6558      	str	r0, [r3, #84]	; 0x54
 8009426:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB2LPENR |= RCC_AHB2Periph;
 8009428:	4310      	orrs	r0, r2
 800942a:	6558      	str	r0, [r3, #84]	; 0x54
 800942c:	4770      	bx	lr
 800942e:	bf00      	nop

08009430 <RCC_AHB3PeriphClockLPModeCmd>:
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB3LPENR |= RCC_AHB3Periph;
 8009430:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8009434:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8009438:	6d9a      	ldr	r2, [r3, #88]	; 0x58
void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800943a:	b919      	cbnz	r1, 8009444 <RCC_AHB3PeriphClockLPModeCmd+0x14>
  {
    RCC->AHB3LPENR |= RCC_AHB3Periph;
  }
  else
  {
    RCC->AHB3LPENR &= ~RCC_AHB3Periph;
 800943c:	ea22 0000 	bic.w	r0, r2, r0
 8009440:	6598      	str	r0, [r3, #88]	; 0x58
 8009442:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB3LPENR |= RCC_AHB3Periph;
 8009444:	4310      	orrs	r0, r2
 8009446:	6598      	str	r0, [r3, #88]	; 0x58
 8009448:	4770      	bx	lr
 800944a:	bf00      	nop

0800944c <RCC_APB1PeriphClockLPModeCmd>:
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1LPENR |= RCC_APB1Periph;
 800944c:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8009450:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8009454:	6e1a      	ldr	r2, [r3, #96]	; 0x60
void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8009456:	b919      	cbnz	r1, 8009460 <RCC_APB1PeriphClockLPModeCmd+0x14>
  {
    RCC->APB1LPENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1LPENR &= ~RCC_APB1Periph;
 8009458:	ea22 0000 	bic.w	r0, r2, r0
 800945c:	6618      	str	r0, [r3, #96]	; 0x60
 800945e:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1LPENR |= RCC_APB1Periph;
 8009460:	4310      	orrs	r0, r2
 8009462:	6618      	str	r0, [r3, #96]	; 0x60
 8009464:	4770      	bx	lr
 8009466:	bf00      	nop

08009468 <RCC_APB2PeriphClockLPModeCmd>:
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2LPENR |= RCC_APB2Periph;
 8009468:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800946c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8009470:	6e5a      	ldr	r2, [r3, #100]	; 0x64
void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8009472:	b919      	cbnz	r1, 800947c <RCC_APB2PeriphClockLPModeCmd+0x14>
  {
    RCC->APB2LPENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2LPENR &= ~RCC_APB2Periph;
 8009474:	ea22 0000 	bic.w	r0, r2, r0
 8009478:	6658      	str	r0, [r3, #100]	; 0x64
 800947a:	4770      	bx	lr
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2LPENR |= RCC_APB2Periph;
 800947c:	4310      	orrs	r0, r2
 800947e:	6658      	str	r0, [r3, #100]	; 0x64
 8009480:	4770      	bx	lr
 8009482:	bf00      	nop

08009484 <RCC_ITConfig>:
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 8009484:	f643 030d 	movw	r3, #14349	; 0x380d
 8009488:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800948c:	781a      	ldrb	r2, [r3, #0]
void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800948e:	b919      	cbnz	r1, 8009498 <RCC_ITConfig+0x14>
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
  }
  else
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to disable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 8009490:	ea22 0000 	bic.w	r0, r2, r0
 8009494:	7018      	strb	r0, [r3, #0]
 8009496:	4770      	bx	lr
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 8009498:	4310      	orrs	r0, r2
 800949a:	7018      	strb	r0, [r3, #0]
 800949c:	4770      	bx	lr
 800949e:	bf00      	nop

080094a0 <RCC_GetFlagStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 80094a0:	0943      	lsrs	r3, r0, #5
  if (tmp == 1)               /* The flag to check is in CR register */
 80094a2:	2b01      	cmp	r3, #1
 80094a4:	d00e      	beq.n	80094c4 <RCC_GetFlagStatus+0x24>
  {
    statusreg = RCC->CR;
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 80094a6:	2b02      	cmp	r3, #2
  {
    statusreg = RCC->BDCR;
 80094a8:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80094ac:	f2c4 0302 	movt	r3, #16386	; 0x4002
    statusreg = RCC->CSR;
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 80094b0:	f000 001f 	and.w	r0, r0, #31
  {
    statusreg = RCC->CR;
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
  {
    statusreg = RCC->BDCR;
 80094b4:	bf0c      	ite	eq
 80094b6:	6f1b      	ldreq	r3, [r3, #112]	; 0x70
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 80094b8:	6f5b      	ldrne	r3, [r3, #116]	; 0x74
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 80094ba:	fa23 f000 	lsr.w	r0, r3, r0
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
}
 80094be:	f000 0001 	and.w	r0, r0, #1
 80094c2:	4770      	bx	lr

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 80094c4:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80094c8:	f2c4 0302 	movt	r3, #16386	; 0x4002
    statusreg = RCC->CSR;
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 80094cc:	f000 001f 	and.w	r0, r0, #31

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
  if (tmp == 1)               /* The flag to check is in CR register */
  {
    statusreg = RCC->CR;
 80094d0:	681b      	ldr	r3, [r3, #0]
    statusreg = RCC->CSR;
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 80094d2:	fa23 f000 	lsr.w	r0, r3, r0
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
}
 80094d6:	f000 0001 	and.w	r0, r0, #1
 80094da:	4770      	bx	lr

080094dc <RCC_ClearFlag>:
  * @retval None
  */
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= RCC_CSR_RMVF;
 80094dc:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80094e0:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80094e4:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80094e6:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80094ea:	675a      	str	r2, [r3, #116]	; 0x74
 80094ec:	4770      	bx	lr
 80094ee:	bf00      	nop

080094f0 <RCC_GetITStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 80094f0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80094f4:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80094f8:	68db      	ldr	r3, [r3, #12]
 80094fa:	4218      	tst	r0, r3
  {
    bitstatus = RESET;
  }
  /* Return the RCC_IT status */
  return  bitstatus;
}
 80094fc:	bf0c      	ite	eq
 80094fe:	2000      	moveq	r0, #0
 8009500:	2001      	movne	r0, #1
 8009502:	4770      	bx	lr

08009504 <RCC_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 8009504:	f643 030e 	movw	r3, #14350	; 0x380e
 8009508:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800950c:	7018      	strb	r0, [r3, #0]
 800950e:	4770      	bx	lr

08009510 <EXTI_DeInit>:
  * @param  None
  * @retval None
  */
void EXTI_DeInit(void)
{
  EXTI->IMR = 0x00000000;
 8009510:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8009514:	f2c4 0301 	movt	r3, #16385	; 0x4001
  EXTI->EMR = 0x00000000;
  EXTI->RTSR = 0x00000000;
  EXTI->FTSR = 0x00000000;
  EXTI->PR = 0x007FFFFF;
 8009518:	f64f 71ff 	movw	r1, #65535	; 0xffff
  * @param  None
  * @retval None
  */
void EXTI_DeInit(void)
{
  EXTI->IMR = 0x00000000;
 800951c:	2200      	movs	r2, #0
  EXTI->EMR = 0x00000000;
  EXTI->RTSR = 0x00000000;
  EXTI->FTSR = 0x00000000;
  EXTI->PR = 0x007FFFFF;
 800951e:	f2c0 017f 	movt	r1, #127	; 0x7f
  * @param  None
  * @retval None
  */
void EXTI_DeInit(void)
{
  EXTI->IMR = 0x00000000;
 8009522:	601a      	str	r2, [r3, #0]
  EXTI->EMR = 0x00000000;
 8009524:	605a      	str	r2, [r3, #4]
  EXTI->RTSR = 0x00000000;
 8009526:	609a      	str	r2, [r3, #8]
  EXTI->FTSR = 0x00000000;
 8009528:	60da      	str	r2, [r3, #12]
  EXTI->PR = 0x007FFFFF;
 800952a:	6159      	str	r1, [r3, #20]
 800952c:	4770      	bx	lr
 800952e:	bf00      	nop

08009530 <EXTI_Init>:
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 8009530:	7983      	ldrb	r3, [r0, #6]
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 8009532:	b470      	push	{r4, r5, r6}
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 8009534:	b343      	cbz	r3, 8009588 <EXTI_Init+0x58>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 8009536:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800953a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800953e:	6801      	ldr	r1, [r0, #0]
 8009540:	681e      	ldr	r6, [r3, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 8009542:	7902      	ldrb	r2, [r0, #4]
    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 8009544:	7945      	ldrb	r5, [r0, #5]
  tmp = (uint32_t)EXTI_BASE;
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 8009546:	43cc      	mvns	r4, r1
 8009548:	4026      	ands	r6, r4
 800954a:	601e      	str	r6, [r3, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 800954c:	685e      	ldr	r6, [r3, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 800954e:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8009552:	f502 329e 	add.w	r2, r2, #80896	; 0x13c00
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 8009556:	4034      	ands	r4, r6
 8009558:	605c      	str	r4, [r3, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 800955a:	6814      	ldr	r4, [r2, #0]
 800955c:	4321      	orrs	r1, r4
 800955e:	6011      	str	r1, [r2, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 8009560:	6802      	ldr	r2, [r0, #0]
 8009562:	6898      	ldr	r0, [r3, #8]
 8009564:	43d1      	mvns	r1, r2
 8009566:	4008      	ands	r0, r1
 8009568:	6098      	str	r0, [r3, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 800956a:	68d8      	ldr	r0, [r3, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 800956c:	2d10      	cmp	r5, #16

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 800956e:	ea01 0100 	and.w	r1, r1, r0
 8009572:	60d9      	str	r1, [r3, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 8009574:	d014      	beq.n	80095a0 <EXTI_Init+0x70>
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
    }
    else
    {
      tmp = (uint32_t)EXTI_BASE;
      tmp += EXTI_InitStruct->EXTI_Trigger;
 8009576:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
 800957a:	f505 359e 	add.w	r5, r5, #80896	; 0x13c00

      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 800957e:	682b      	ldr	r3, [r5, #0]
 8009580:	431a      	orrs	r2, r3
 8009582:	602a      	str	r2, [r5, #0]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 8009584:	bc70      	pop	{r4, r5, r6}
 8009586:	4770      	bx	lr
      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
    }
  }
  else
  {
    tmp += EXTI_InitStruct->EXTI_Mode;
 8009588:	7903      	ldrb	r3, [r0, #4]

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 800958a:	6801      	ldr	r1, [r0, #0]
      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
    }
  }
  else
  {
    tmp += EXTI_InitStruct->EXTI_Mode;
 800958c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8009590:	f503 339e 	add.w	r3, r3, #80896	; 0x13c00

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 8009594:	bc70      	pop	{r4, r5, r6}
  else
  {
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 8009596:	681a      	ldr	r2, [r3, #0]
 8009598:	ea22 0201 	bic.w	r2, r2, r1
 800959c:	601a      	str	r2, [r3, #0]
  }
}
 800959e:	4770      	bx	lr
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 80095a0:	6899      	ldr	r1, [r3, #8]
 80095a2:	4311      	orrs	r1, r2
 80095a4:	6099      	str	r1, [r3, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 80095a6:	68d9      	ldr	r1, [r3, #12]
 80095a8:	430a      	orrs	r2, r1
 80095aa:	60da      	str	r2, [r3, #12]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 80095ac:	bc70      	pop	{r4, r5, r6}
 80095ae:	4770      	bx	lr

080095b0 <EXTI_StructInit>:
  *         be initialized.
  * @retval None
  */
void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct)
{
  EXTI_InitStruct->EXTI_Line = EXTI_LINENONE;
 80095b0:	2300      	movs	r3, #0
  EXTI_InitStruct->EXTI_Mode = EXTI_Mode_Interrupt;
  EXTI_InitStruct->EXTI_Trigger = EXTI_Trigger_Falling;
 80095b2:	220c      	movs	r2, #12
 80095b4:	7142      	strb	r2, [r0, #5]
  *         be initialized.
  * @retval None
  */
void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct)
{
  EXTI_InitStruct->EXTI_Line = EXTI_LINENONE;
 80095b6:	6003      	str	r3, [r0, #0]
  EXTI_InitStruct->EXTI_Mode = EXTI_Mode_Interrupt;
 80095b8:	7103      	strb	r3, [r0, #4]
  EXTI_InitStruct->EXTI_Trigger = EXTI_Trigger_Falling;
  EXTI_InitStruct->EXTI_LineCmd = DISABLE;
 80095ba:	7183      	strb	r3, [r0, #6]
 80095bc:	4770      	bx	lr
 80095be:	bf00      	nop

080095c0 <EXTI_GenerateSWInterrupt>:
void EXTI_GenerateSWInterrupt(uint32_t EXTI_Line)
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->SWIER |= EXTI_Line;
 80095c0:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80095c4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80095c8:	691a      	ldr	r2, [r3, #16]
 80095ca:	4310      	orrs	r0, r2
 80095cc:	6118      	str	r0, [r3, #16]
 80095ce:	4770      	bx	lr

080095d0 <EXTI_GetFlagStatus>:
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  if ((EXTI->PR & EXTI_Line) != (uint32_t)RESET)
 80095d0:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80095d4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80095d8:	695b      	ldr	r3, [r3, #20]
 80095da:	4218      	tst	r0, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 80095dc:	bf0c      	ite	eq
 80095de:	2000      	moveq	r0, #0
 80095e0:	2001      	movne	r0, #1
 80095e2:	4770      	bx	lr

080095e4 <EXTI_ClearFlag>:
void EXTI_ClearFlag(uint32_t EXTI_Line)
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 80095e4:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80095e8:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80095ec:	6158      	str	r0, [r3, #20]
 80095ee:	4770      	bx	lr

080095f0 <EXTI_GetITStatus>:
  ITStatus bitstatus = RESET;
  uint32_t enablestatus = 0;
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  EXTI->IMR & EXTI_Line;
 80095f0:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80095f4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80095f8:	681a      	ldr	r2, [r3, #0]
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 80095fa:	695b      	ldr	r3, [r3, #20]
 80095fc:	4003      	ands	r3, r0
 80095fe:	d004      	beq.n	800960a <EXTI_GetITStatus+0x1a>
 8009600:	4210      	tst	r0, r2
  {
    bitstatus = SET;
 8009602:	bf0c      	ite	eq
 8009604:	2000      	moveq	r0, #0
 8009606:	2001      	movne	r0, #1
 8009608:	4770      	bx	lr
  }
  else
  {
    bitstatus = RESET;
 800960a:	4618      	mov	r0, r3
  }
  return bitstatus;
}
 800960c:	4770      	bx	lr
 800960e:	bf00      	nop

08009610 <EXTI_ClearITPendingBit>:
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 8009610:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8009614:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8009618:	6158      	str	r0, [r3, #20]
 800961a:	4770      	bx	lr

0800961c <GPIO_DeInit>:
  * @note   By default, The GPIO pins are configured in input floating mode (except JTAG pins).
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral.
  * @retval None
  */
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 800961c:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  if (GPIOx == GPIOA)
 800961e:	2300      	movs	r3, #0
 8009620:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8009624:	4298      	cmp	r0, r3
 8009626:	d03c      	beq.n	80096a2 <GPIO_DeInit+0x86>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, DISABLE);
  }
  else if (GPIOx == GPIOB)
 8009628:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800962c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8009630:	4298      	cmp	r0, r3
 8009632:	d040      	beq.n	80096b6 <GPIO_DeInit+0x9a>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, DISABLE);
  }
  else if (GPIOx == GPIOC)
 8009634:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009638:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800963c:	4298      	cmp	r0, r3
 800963e:	d044      	beq.n	80096ca <GPIO_DeInit+0xae>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, DISABLE);
  }
  else if (GPIOx == GPIOD)
 8009640:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8009644:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8009648:	4298      	cmp	r0, r3
 800964a:	d048      	beq.n	80096de <GPIO_DeInit+0xc2>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, DISABLE);
  }
  else if (GPIOx == GPIOE)
 800964c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009650:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8009654:	4298      	cmp	r0, r3
 8009656:	d04c      	beq.n	80096f2 <GPIO_DeInit+0xd6>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, DISABLE);
  }
  else if (GPIOx == GPIOF)
 8009658:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800965c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8009660:	4298      	cmp	r0, r3
 8009662:	d050      	beq.n	8009706 <GPIO_DeInit+0xea>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, DISABLE);
  }
  else if (GPIOx == GPIOG)
 8009664:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8009668:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800966c:	4298      	cmp	r0, r3
 800966e:	d054      	beq.n	800971a <GPIO_DeInit+0xfe>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, DISABLE);
  }
  else if (GPIOx == GPIOH)
 8009670:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8009674:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8009678:	4298      	cmp	r0, r3
 800967a:	d058      	beq.n	800972e <GPIO_DeInit+0x112>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, DISABLE);
  }
  else
  {
    if (GPIOx == GPIOI)
 800967c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009680:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8009684:	4298      	cmp	r0, r3
 8009686:	d000      	beq.n	800968a <GPIO_DeInit+0x6e>
 8009688:	bd08      	pop	{r3, pc}
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
 800968a:	f44f 7080 	mov.w	r0, #256	; 0x100
 800968e:	2101      	movs	r1, #1
 8009690:	f7ff fe6c 	bl	800936c <RCC_AHB1PeriphResetCmd>
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
 8009694:	f44f 7080 	mov.w	r0, #256	; 0x100
 8009698:	2100      	movs	r1, #0
    }
  }
}
 800969a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  else
  {
    if (GPIOx == GPIOI)
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
 800969e:	f7ff be65 	b.w	800936c <RCC_AHB1PeriphResetCmd>
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  if (GPIOx == GPIOA)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 80096a2:	2001      	movs	r0, #1
 80096a4:	4601      	mov	r1, r0
 80096a6:	f7ff fe61 	bl	800936c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, DISABLE);
 80096aa:	2001      	movs	r0, #1
 80096ac:	2100      	movs	r1, #0
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
    }
  }
}
 80096ae:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  if (GPIOx == GPIOA)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, DISABLE);
 80096b2:	f7ff be5b 	b.w	800936c <RCC_AHB1PeriphResetCmd>
  }
  else if (GPIOx == GPIOB)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 80096b6:	2002      	movs	r0, #2
 80096b8:	2101      	movs	r1, #1
 80096ba:	f7ff fe57 	bl	800936c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, DISABLE);
 80096be:	2002      	movs	r0, #2
 80096c0:	2100      	movs	r1, #0
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
    }
  }
}
 80096c2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, DISABLE);
  }
  else if (GPIOx == GPIOB)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, DISABLE);
 80096c6:	f7ff be51 	b.w	800936c <RCC_AHB1PeriphResetCmd>
  }
  else if (GPIOx == GPIOC)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 80096ca:	2004      	movs	r0, #4
 80096cc:	2101      	movs	r1, #1
 80096ce:	f7ff fe4d 	bl	800936c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, DISABLE);
 80096d2:	2004      	movs	r0, #4
 80096d4:	2100      	movs	r1, #0
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
    }
  }
}
 80096d6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, DISABLE);
  }
  else if (GPIOx == GPIOC)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, DISABLE);
 80096da:	f7ff be47 	b.w	800936c <RCC_AHB1PeriphResetCmd>
  }
  else if (GPIOx == GPIOD)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 80096de:	2008      	movs	r0, #8
 80096e0:	2101      	movs	r1, #1
 80096e2:	f7ff fe43 	bl	800936c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, DISABLE);
 80096e6:	2008      	movs	r0, #8
 80096e8:	2100      	movs	r1, #0
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
    }
  }
}
 80096ea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, DISABLE);
  }
  else if (GPIOx == GPIOD)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, DISABLE);
 80096ee:	f7ff be3d 	b.w	800936c <RCC_AHB1PeriphResetCmd>
  }
  else if (GPIOx == GPIOE)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 80096f2:	2010      	movs	r0, #16
 80096f4:	2101      	movs	r1, #1
 80096f6:	f7ff fe39 	bl	800936c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, DISABLE);
 80096fa:	2010      	movs	r0, #16
 80096fc:	2100      	movs	r1, #0
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
    }
  }
}
 80096fe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, DISABLE);
  }
  else if (GPIOx == GPIOE)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, DISABLE);
 8009702:	f7ff be33 	b.w	800936c <RCC_AHB1PeriphResetCmd>
  }
  else if (GPIOx == GPIOF)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, ENABLE);
 8009706:	2020      	movs	r0, #32
 8009708:	2101      	movs	r1, #1
 800970a:	f7ff fe2f 	bl	800936c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, DISABLE);
 800970e:	2020      	movs	r0, #32
 8009710:	2100      	movs	r1, #0
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
    }
  }
}
 8009712:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, DISABLE);
  }
  else if (GPIOx == GPIOF)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, DISABLE);
 8009716:	f7ff be29 	b.w	800936c <RCC_AHB1PeriphResetCmd>
  }
  else if (GPIOx == GPIOG)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, ENABLE);
 800971a:	2040      	movs	r0, #64	; 0x40
 800971c:	2101      	movs	r1, #1
 800971e:	f7ff fe25 	bl	800936c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, DISABLE);
 8009722:	2040      	movs	r0, #64	; 0x40
 8009724:	2100      	movs	r1, #0
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
    }
  }
}
 8009726:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, DISABLE);
  }
  else if (GPIOx == GPIOG)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, DISABLE);
 800972a:	f7ff be1f 	b.w	800936c <RCC_AHB1PeriphResetCmd>
  }
  else if (GPIOx == GPIOH)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, ENABLE);
 800972e:	2080      	movs	r0, #128	; 0x80
 8009730:	2101      	movs	r1, #1
 8009732:	f7ff fe1b 	bl	800936c <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, DISABLE);
 8009736:	2080      	movs	r0, #128	; 0x80
 8009738:	2100      	movs	r1, #0
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
    }
  }
}
 800973a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, DISABLE);
  }
  else if (GPIOx == GPIOH)
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, ENABLE);
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, DISABLE);
 800973e:	f7ff be15 	b.w	800936c <RCC_AHB1PeriphResetCmd>
 8009742:	bf00      	nop

08009744 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8009744:	2200      	movs	r2, #0
 8009746:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800974a:	4613      	mov	r3, r2
 800974c:	680e      	ldr	r6, [r1, #0]
  {
    pos = ((uint32_t)0x01) << pinpos;
 800974e:	2701      	movs	r7, #1
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8009750:	f04f 0803 	mov.w	r8, #3
 8009754:	e004      	b.n	8009760 <GPIO_Init+0x1c>
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8009756:	3301      	adds	r3, #1
 8009758:	2b10      	cmp	r3, #16
 800975a:	f102 0202 	add.w	r2, r2, #2
 800975e:	d02e      	beq.n	80097be <GPIO_Init+0x7a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8009760:	fa07 f403 	lsl.w	r4, r7, r3
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8009764:	ea04 0506 	and.w	r5, r4, r6

    if (currentpin == pos)
 8009768:	42a5      	cmp	r5, r4
 800976a:	d1f4      	bne.n	8009756 <GPIO_Init+0x12>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 800976c:	f8d0 9000 	ldr.w	r9, [r0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8009770:	f891 c004 	ldrb.w	ip, [r1, #4]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8009774:	fa08 f402 	lsl.w	r4, r8, r2
 8009778:	43e4      	mvns	r4, r4
 800977a:	ea04 0909 	and.w	r9, r4, r9
 800977e:	f8c0 9000 	str.w	r9, [r0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8009782:	f8d0 9000 	ldr.w	r9, [r0]
 8009786:	fa0c fa02 	lsl.w	sl, ip, r2

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800978a:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 800978e:	fa5f fc8c 	uxtb.w	ip, ip
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8009792:	ea4a 0909 	orr.w	r9, sl, r9

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8009796:	f1bc 0f01 	cmp.w	ip, #1
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 800979a:	f8c0 9000 	str.w	r9, [r0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800979e:	d911      	bls.n	80097c4 <GPIO_Init+0x80>
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80097a0:	68c5      	ldr	r5, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80097a2:	f891 c007 	ldrb.w	ip, [r1, #7]
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80097a6:	402c      	ands	r4, r5
 80097a8:	60c4      	str	r4, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80097aa:	68c5      	ldr	r5, [r0, #12]
 80097ac:	fa0c f402 	lsl.w	r4, ip, r2
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80097b0:	3301      	adds	r3, #1
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80097b2:	432c      	orrs	r4, r5
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80097b4:	2b10      	cmp	r3, #16
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80097b6:	60c4      	str	r4, [r0, #12]
 80097b8:	f102 0202 	add.w	r2, r2, #2
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80097bc:	d1d0      	bne.n	8009760 <GPIO_Init+0x1c>
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 80097be:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
 80097c2:	4770      	bx	lr
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80097c4:	f8d0 a008 	ldr.w	sl, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80097c8:	f891 9005 	ldrb.w	r9, [r1, #5]
        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80097cc:	f891 c006 	ldrb.w	ip, [r1, #6]
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80097d0:	ea04 0a0a 	and.w	sl, r4, sl
 80097d4:	f8c0 a008 	str.w	sl, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80097d8:	f8d0 a008 	ldr.w	sl, [r0, #8]
 80097dc:	fa09 f902 	lsl.w	r9, r9, r2
 80097e0:	ea49 090a 	orr.w	r9, r9, sl
 80097e4:	f8c0 9008 	str.w	r9, [r0, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80097e8:	f8d0 9004 	ldr.w	r9, [r0, #4]
 80097ec:	ea29 0505 	bic.w	r5, r9, r5
 80097f0:	6045      	str	r5, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80097f2:	6845      	ldr	r5, [r0, #4]
 80097f4:	fa0c fc03 	lsl.w	ip, ip, r3
 80097f8:	fa1f fc8c 	uxth.w	ip, ip
 80097fc:	ea4c 0505 	orr.w	r5, ip, r5
 8009800:	6045      	str	r5, [r0, #4]
 8009802:	e7cd      	b.n	80097a0 <GPIO_Init+0x5c>

08009804 <GPIO_StructInit>:
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 8009804:	2300      	movs	r3, #0
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 8009806:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800980a:	6002      	str	r2, [r0, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 800980c:	7103      	strb	r3, [r0, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 800980e:	7143      	strb	r3, [r0, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 8009810:	7183      	strb	r3, [r0, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 8009812:	71c3      	strb	r3, [r0, #7]
 8009814:	4770      	bx	lr
 8009816:	bf00      	nop

08009818 <GPIO_PinLockConfig>:
  * @param  GPIO_Pin: specifies the port bit to be locked.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8009818:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0x00010000;
 800981a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800981e:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  tmp |= GPIO_Pin;
 8009820:	9b01      	ldr	r3, [sp, #4]
 8009822:	430b      	orrs	r3, r1
 8009824:	9301      	str	r3, [sp, #4]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 8009826:	9b01      	ldr	r3, [sp, #4]
 8009828:	61c3      	str	r3, [r0, #28]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 800982a:	61c1      	str	r1, [r0, #28]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 800982c:	9b01      	ldr	r3, [sp, #4]
 800982e:	61c3      	str	r3, [r0, #28]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8009830:	69c3      	ldr	r3, [r0, #28]
 8009832:	9301      	str	r3, [sp, #4]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 8009834:	69c3      	ldr	r3, [r0, #28]
 8009836:	9301      	str	r3, [sp, #4]
}
 8009838:	b002      	add	sp, #8
 800983a:	4770      	bx	lr

0800983c <GPIO_ReadInputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 800983c:	6903      	ldr	r3, [r0, #16]
 800983e:	4219      	tst	r1, r3
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
  }
  return bitstatus;
}
 8009840:	bf0c      	ite	eq
 8009842:	2000      	moveq	r0, #0
 8009844:	2001      	movne	r0, #1
 8009846:	4770      	bx	lr

08009848 <GPIO_ReadInputData>:
uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->IDR);
 8009848:	6900      	ldr	r0, [r0, #16]
}
 800984a:	b280      	uxth	r0, r0
 800984c:	4770      	bx	lr
 800984e:	bf00      	nop

08009850 <GPIO_ReadOutputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != (uint32_t)Bit_RESET)
 8009850:	6943      	ldr	r3, [r0, #20]
 8009852:	4219      	tst	r1, r3
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
  }
  return bitstatus;
}
 8009854:	bf0c      	ite	eq
 8009856:	2000      	moveq	r0, #0
 8009858:	2001      	movne	r0, #1
 800985a:	4770      	bx	lr

0800985c <GPIO_ReadOutputData>:
uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->ODR);
 800985c:	6940      	ldr	r0, [r0, #20]
}
 800985e:	b280      	uxth	r0, r0
 8009860:	4770      	bx	lr
 8009862:	bf00      	nop

08009864 <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 8009864:	8301      	strh	r1, [r0, #24]
 8009866:	4770      	bx	lr

08009868 <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 8009868:	8341      	strh	r1, [r0, #26]
 800986a:	4770      	bx	lr

0800986c <GPIO_WriteBit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
 800986c:	b90a      	cbnz	r2, 8009872 <GPIO_WriteBit+0x6>
  {
    GPIOx->BSRRL = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
 800986e:	8341      	strh	r1, [r0, #26]
 8009870:	4770      	bx	lr
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
  {
    GPIOx->BSRRL = GPIO_Pin;
 8009872:	8301      	strh	r1, [r0, #24]
 8009874:	4770      	bx	lr
 8009876:	bf00      	nop

08009878 <GPIO_Write>:
void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR = PortVal;
 8009878:	6141      	str	r1, [r0, #20]
 800987a:	4770      	bx	lr

0800987c <GPIO_ToggleBits>:
void GPIO_ToggleBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR ^= GPIO_Pin;
 800987c:	6943      	ldr	r3, [r0, #20]
 800987e:	4059      	eors	r1, r3
 8009880:	6141      	str	r1, [r0, #20]
 8009882:	4770      	bx	lr

08009884 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8009884:	08cb      	lsrs	r3, r1, #3
 8009886:	eb00 0083 	add.w	r0, r0, r3, lsl #2
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 800988a:	f001 0107 	and.w	r1, r1, #7
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 800988e:	b410      	push	{r4}
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8009890:	0089      	lsls	r1, r1, #2
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8009892:	6a04      	ldr	r4, [r0, #32]
 8009894:	230f      	movs	r3, #15
 8009896:	408b      	lsls	r3, r1
 8009898:	ea24 0303 	bic.w	r3, r4, r3
 800989c:	6203      	str	r3, [r0, #32]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 800989e:	6a03      	ldr	r3, [r0, #32]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
}
 80098a0:	f85d 4b04 	ldr.w	r4, [sp], #4
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80098a4:	408a      	lsls	r2, r1
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 80098a6:	4313      	orrs	r3, r2
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 80098a8:	6203      	str	r3, [r0, #32]
}
 80098aa:	4770      	bx	lr

080098ac <USBD_Resume>:
* @param  pdev: device instance
* @retval status
*/

static uint8_t USBD_Resume(USB_OTG_CORE_HANDLE  *pdev)
{
 80098ac:	b510      	push	{r4, lr}
  /* Upon Resume call usr call back */
  pdev->dev.usr_cb->DeviceResumed(); 
 80098ae:	f8d0 35e4 	ldr.w	r3, [r0, #1508]	; 0x5e4
* @param  pdev: device instance
* @retval status
*/

static uint8_t USBD_Resume(USB_OTG_CORE_HANDLE  *pdev)
{
 80098b2:	4604      	mov	r4, r0
  /* Upon Resume call usr call back */
  pdev->dev.usr_cb->DeviceResumed(); 
 80098b4:	691b      	ldr	r3, [r3, #16]
 80098b6:	4798      	blx	r3
  pdev->dev.device_status = USB_OTG_CONFIGURED;  
 80098b8:	2303      	movs	r3, #3
 80098ba:	f884 3112 	strb.w	r3, [r4, #274]	; 0x112
  return USBD_OK;
}
 80098be:	2000      	movs	r0, #0
 80098c0:	bd10      	pop	{r4, pc}
 80098c2:	bf00      	nop

080098c4 <USBD_Suspend>:
* @param  pdev: device instance
* @retval status
*/

static uint8_t USBD_Suspend(USB_OTG_CORE_HANDLE  *pdev)
{
 80098c4:	b508      	push	{r3, lr}
  
  pdev->dev.device_status  = USB_OTG_SUSPENDED;
 80098c6:	2204      	movs	r2, #4
  /* Upon Resume call usr call back */
  pdev->dev.usr_cb->DeviceSuspended(); 
 80098c8:	f8d0 35e4 	ldr.w	r3, [r0, #1508]	; 0x5e4
*/

static uint8_t USBD_Suspend(USB_OTG_CORE_HANDLE  *pdev)
{
  
  pdev->dev.device_status  = USB_OTG_SUSPENDED;
 80098cc:	f880 2112 	strb.w	r2, [r0, #274]	; 0x112
  /* Upon Resume call usr call back */
  pdev->dev.usr_cb->DeviceSuspended(); 
 80098d0:	68db      	ldr	r3, [r3, #12]
 80098d2:	4798      	blx	r3
  return USBD_OK;
}
 80098d4:	2000      	movs	r0, #0
 80098d6:	bd08      	pop	{r3, pc}

080098d8 <USBD_SOF>:
* @param  pdev: device instance
* @retval status
*/

static uint8_t USBD_SOF(USB_OTG_CORE_HANDLE  *pdev)
{
 80098d8:	b508      	push	{r3, lr}
  if(pdev->dev.class_cb->SOF)
 80098da:	f8d0 35e0 	ldr.w	r3, [r0, #1504]	; 0x5e0
 80098de:	69db      	ldr	r3, [r3, #28]
 80098e0:	b103      	cbz	r3, 80098e4 <USBD_SOF+0xc>
  {
    pdev->dev.class_cb->SOF(pdev); 
 80098e2:	4798      	blx	r3
  }
  return USBD_OK;
}
 80098e4:	2000      	movs	r0, #0
 80098e6:	bd08      	pop	{r3, pc}

080098e8 <USBD_IsoINIncomplete>:
*         Handle iso in incomplete event
* @param  pdev: device instance
* @retval status
*/
static uint8_t USBD_IsoINIncomplete(USB_OTG_CORE_HANDLE  *pdev)
{
 80098e8:	b508      	push	{r3, lr}
  pdev->dev.class_cb->IsoINIncomplete(pdev);   
 80098ea:	f8d0 35e0 	ldr.w	r3, [r0, #1504]	; 0x5e0
 80098ee:	6a1b      	ldr	r3, [r3, #32]
 80098f0:	4798      	blx	r3
  return USBD_OK;
}
 80098f2:	2000      	movs	r0, #0
 80098f4:	bd08      	pop	{r3, pc}
 80098f6:	bf00      	nop

080098f8 <USBD_IsoOUTIncomplete>:
*         Handle iso out incomplete event
* @param  pdev: device instance
* @retval status
*/
static uint8_t USBD_IsoOUTIncomplete(USB_OTG_CORE_HANDLE  *pdev)
{
 80098f8:	b508      	push	{r3, lr}
  pdev->dev.class_cb->IsoOUTIncomplete(pdev);   
 80098fa:	f8d0 35e0 	ldr.w	r3, [r0, #1504]	; 0x5e0
 80098fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009900:	4798      	blx	r3
  return USBD_OK;
}
 8009902:	2000      	movs	r0, #0
 8009904:	bd08      	pop	{r3, pc}
 8009906:	bf00      	nop

08009908 <USBD_Reset>:
*/

static uint8_t USBD_Reset(USB_OTG_CORE_HANDLE  *pdev)
{
  /* Open EP0 OUT */
  DCD_EP_Open(pdev,
 8009908:	2100      	movs	r1, #0
* @param  pdev: device instance
* @retval status
*/

static uint8_t USBD_Reset(USB_OTG_CORE_HANDLE  *pdev)
{
 800990a:	b510      	push	{r4, lr}
  /* Open EP0 OUT */
  DCD_EP_Open(pdev,
 800990c:	460b      	mov	r3, r1
* @param  pdev: device instance
* @retval status
*/

static uint8_t USBD_Reset(USB_OTG_CORE_HANDLE  *pdev)
{
 800990e:	4604      	mov	r4, r0
  /* Open EP0 OUT */
  DCD_EP_Open(pdev,
 8009910:	2240      	movs	r2, #64	; 0x40
 8009912:	f001 fae7 	bl	800aee4 <DCD_EP_Open>
              0x00,
              USB_OTG_MAX_EP0_SIZE,
              EP_TYPE_CTRL);
  
  /* Open EP0 IN */
  DCD_EP_Open(pdev,
 8009916:	2180      	movs	r1, #128	; 0x80
 8009918:	4620      	mov	r0, r4
 800991a:	2240      	movs	r2, #64	; 0x40
 800991c:	2300      	movs	r3, #0
 800991e:	f001 fae1 	bl	800aee4 <DCD_EP_Open>
              0x80,
              USB_OTG_MAX_EP0_SIZE,
              EP_TYPE_CTRL);
  
  /* Upon Reset call usr call back */
  pdev->dev.device_status = USB_OTG_DEFAULT;
 8009922:	2201      	movs	r2, #1
  pdev->dev.usr_cb->DeviceReset(pdev->cfg.speed);
 8009924:	f8d4 35e4 	ldr.w	r3, [r4, #1508]	; 0x5e4
              0x80,
              USB_OTG_MAX_EP0_SIZE,
              EP_TYPE_CTRL);
  
  /* Upon Reset call usr call back */
  pdev->dev.device_status = USB_OTG_DEFAULT;
 8009928:	f884 2112 	strb.w	r2, [r4, #274]	; 0x112
  pdev->dev.usr_cb->DeviceReset(pdev->cfg.speed);
 800992c:	78a0      	ldrb	r0, [r4, #2]
 800992e:	685b      	ldr	r3, [r3, #4]
 8009930:	4798      	blx	r3
  
  return USBD_OK;
}
 8009932:	2000      	movs	r0, #0
 8009934:	bd10      	pop	{r4, pc}
 8009936:	bf00      	nop

08009938 <USBD_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
static uint8_t USBD_SetupStage(USB_OTG_CORE_HANDLE *pdev)
{
 8009938:	b510      	push	{r4, lr}
 800993a:	b082      	sub	sp, #8
  USB_SETUP_REQ req;
  
  USBD_ParseSetupRequest(pdev , &req);
 800993c:	4669      	mov	r1, sp
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
static uint8_t USBD_SetupStage(USB_OTG_CORE_HANDLE *pdev)
{
 800993e:	4604      	mov	r4, r0
  USB_SETUP_REQ req;
  
  USBD_ParseSetupRequest(pdev , &req);
 8009940:	f000 f93a 	bl	8009bb8 <USBD_ParseSetupRequest>
  
  switch (req.bmRequest & 0x1F) 
 8009944:	f89d 1000 	ldrb.w	r1, [sp]
 8009948:	f001 031f 	and.w	r3, r1, #31
 800994c:	2b01      	cmp	r3, #1
 800994e:	d018      	beq.n	8009982 <USBD_SetupStage+0x4a>
 8009950:	d310      	bcc.n	8009974 <USBD_SetupStage+0x3c>
 8009952:	2b02      	cmp	r3, #2
 8009954:	d007      	beq.n	8009966 <USBD_SetupStage+0x2e>
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &req);   
    break;
    
  default:           
    DCD_EP_Stall(pdev , req.bmRequest & 0x80);
 8009956:	4620      	mov	r0, r4
 8009958:	f001 0180 	and.w	r1, r1, #128	; 0x80
 800995c:	f001 fb3c 	bl	800afd8 <DCD_EP_Stall>
    break;
  }  
  return USBD_OK;
}
 8009960:	2000      	movs	r0, #0
 8009962:	b002      	add	sp, #8
 8009964:	bd10      	pop	{r4, pc}
  case USB_REQ_RECIPIENT_INTERFACE:     
    USBD_StdItfReq(pdev, &req);
    break;
    
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &req);   
 8009966:	4620      	mov	r0, r4
 8009968:	4669      	mov	r1, sp
 800996a:	f000 faf9 	bl	8009f60 <USBD_StdEPReq>
  default:           
    DCD_EP_Stall(pdev , req.bmRequest & 0x80);
    break;
  }  
  return USBD_OK;
}
 800996e:	2000      	movs	r0, #0
 8009970:	b002      	add	sp, #8
 8009972:	bd10      	pop	{r4, pc}
  USBD_ParseSetupRequest(pdev , &req);
  
  switch (req.bmRequest & 0x1F) 
  {
  case USB_REQ_RECIPIENT_DEVICE:   
    USBD_StdDevReq (pdev, &req);
 8009974:	4620      	mov	r0, r4
 8009976:	4669      	mov	r1, sp
 8009978:	f000 f95a 	bl	8009c30 <USBD_StdDevReq>
  default:           
    DCD_EP_Stall(pdev , req.bmRequest & 0x80);
    break;
  }  
  return USBD_OK;
}
 800997c:	2000      	movs	r0, #0
 800997e:	b002      	add	sp, #8
 8009980:	bd10      	pop	{r4, pc}
  case USB_REQ_RECIPIENT_DEVICE:   
    USBD_StdDevReq (pdev, &req);
    break;
    
  case USB_REQ_RECIPIENT_INTERFACE:     
    USBD_StdItfReq(pdev, &req);
 8009982:	4620      	mov	r0, r4
 8009984:	4669      	mov	r1, sp
 8009986:	f000 fad1 	bl	8009f2c <USBD_StdItfReq>
  default:           
    DCD_EP_Stall(pdev , req.bmRequest & 0x80);
    break;
  }  
  return USBD_OK;
}
 800998a:	2000      	movs	r0, #0
 800998c:	b002      	add	sp, #8
 800998e:	bd10      	pop	{r4, pc}

08009990 <USBD_DataInStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
static uint8_t USBD_DataInStage(USB_OTG_CORE_HANDLE *pdev , uint8_t epnum)
{
 8009990:	b570      	push	{r4, r5, r6, lr}
 8009992:	4604      	mov	r4, r0
  USB_OTG_EP *ep;
  
  if(epnum == 0) 
 8009994:	b929      	cbnz	r1, 80099a2 <USBD_DataInStage+0x12>
  {
    ep = &pdev->dev.in_ep[0];
    if ( pdev->dev.device_state == USB_OTG_EP0_DATA_IN)
 8009996:	f890 3111 	ldrb.w	r3, [r0, #273]	; 0x111
 800999a:	2b02      	cmp	r3, #2
 800999c:	d00c      	beq.n	80099b8 <USBD_DataInStage+0x28>
          (pdev->dev.device_status == USB_OTG_CONFIGURED))
  {
    pdev->dev.class_cb->DataIn(pdev, epnum); 
  }  
  return USBD_OK;
}
 800999e:	2000      	movs	r0, #0
 80099a0:	bd70      	pop	{r4, r5, r6, pc}
          USBD_CtlReceiveStatus(pdev);
        }
      }
    }
  }
  else if((pdev->dev.class_cb->DataIn != NULL)&& 
 80099a2:	f8d0 35e0 	ldr.w	r3, [r0, #1504]	; 0x5e0
 80099a6:	695b      	ldr	r3, [r3, #20]
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d0f8      	beq.n	800999e <USBD_DataInStage+0xe>
 80099ac:	f890 2112 	ldrb.w	r2, [r0, #274]	; 0x112
 80099b0:	2a03      	cmp	r2, #3
 80099b2:	d1f4      	bne.n	800999e <USBD_DataInStage+0xe>
          (pdev->dev.device_status == USB_OTG_CONFIGURED))
  {
    pdev->dev.class_cb->DataIn(pdev, epnum); 
 80099b4:	4798      	blx	r3
 80099b6:	e7f2      	b.n	800999e <USBD_DataInStage+0xe>
  if(epnum == 0) 
  {
    ep = &pdev->dev.in_ep[0];
    if ( pdev->dev.device_state == USB_OTG_EP0_DATA_IN)
    {
      if(ep->rem_data_len > ep->maxpacket)
 80099b8:	f8d0 2134 	ldr.w	r2, [r0, #308]	; 0x134
 80099bc:	f8d0 3120 	ldr.w	r3, [r0, #288]	; 0x120
 80099c0:	429a      	cmp	r2, r3
 80099c2:	d910      	bls.n	80099e6 <USBD_DataInStage+0x56>
      {
        ep->rem_data_len -=  ep->maxpacket;
        if(pdev->cfg.dma_enable == 1)
 80099c4:	78c1      	ldrb	r1, [r0, #3]
 80099c6:	2901      	cmp	r1, #1
        {
          /* in slave mode this, is handled by the TxFifoEmpty ISR */
          ep->xfer_buff += ep->maxpacket;
 80099c8:	f8d0 1124 	ldr.w	r1, [r0, #292]	; 0x124
    ep = &pdev->dev.in_ep[0];
    if ( pdev->dev.device_state == USB_OTG_EP0_DATA_IN)
    {
      if(ep->rem_data_len > ep->maxpacket)
      {
        ep->rem_data_len -=  ep->maxpacket;
 80099cc:	ebc3 0202 	rsb	r2, r3, r2
        if(pdev->cfg.dma_enable == 1)
        {
          /* in slave mode this, is handled by the TxFifoEmpty ISR */
          ep->xfer_buff += ep->maxpacket;
 80099d0:	bf08      	it	eq
 80099d2:	18c9      	addeq	r1, r1, r3
    ep = &pdev->dev.in_ep[0];
    if ( pdev->dev.device_state == USB_OTG_EP0_DATA_IN)
    {
      if(ep->rem_data_len > ep->maxpacket)
      {
        ep->rem_data_len -=  ep->maxpacket;
 80099d4:	f8c0 2134 	str.w	r2, [r0, #308]	; 0x134
        if(pdev->cfg.dma_enable == 1)
        {
          /* in slave mode this, is handled by the TxFifoEmpty ISR */
          ep->xfer_buff += ep->maxpacket;
 80099d8:	bf08      	it	eq
 80099da:	f8c0 1124 	streq.w	r1, [r0, #292]	; 0x124
        }
        USBD_CtlContinueSendData (pdev, 
 80099de:	b292      	uxth	r2, r2
 80099e0:	f000 f8a2 	bl	8009b28 <USBD_CtlContinueSendData>
 80099e4:	e7db      	b.n	800999e <USBD_DataInStage+0xe>
                                  ep->xfer_buff, 
                                  ep->rem_data_len);
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((ep->total_data_len % ep->maxpacket == 0) &&
 80099e6:	f8d0 5138 	ldr.w	r5, [r0, #312]	; 0x138
 80099ea:	fbb5 f6f3 	udiv	r6, r5, r3
 80099ee:	fb03 5616 	mls	r6, r3, r6, r5
 80099f2:	b95e      	cbnz	r6, 8009a0c <USBD_DataInStage+0x7c>
 80099f4:	42ab      	cmp	r3, r5
 80099f6:	d809      	bhi.n	8009a0c <USBD_DataInStage+0x7c>
           (ep->total_data_len >= ep->maxpacket) &&
 80099f8:	f8d0 313c 	ldr.w	r3, [r0, #316]	; 0x13c
 80099fc:	429d      	cmp	r5, r3
 80099fe:	d205      	bcs.n	8009a0c <USBD_DataInStage+0x7c>
             (ep->total_data_len < ep->ctl_data_len ))
        {
          
          USBD_CtlContinueSendData(pdev , NULL, 0);
 8009a00:	4632      	mov	r2, r6
 8009a02:	f000 f891 	bl	8009b28 <USBD_CtlContinueSendData>
          ep->ctl_data_len = 0;
 8009a06:	f8c4 613c 	str.w	r6, [r4, #316]	; 0x13c
 8009a0a:	e7c8      	b.n	800999e <USBD_DataInStage+0xe>
        }
        else
        {
          if((pdev->dev.class_cb->EP0_TxSent != NULL)&&
 8009a0c:	f8d4 35e0 	ldr.w	r3, [r4, #1504]	; 0x5e0
 8009a10:	68db      	ldr	r3, [r3, #12]
 8009a12:	b11b      	cbz	r3, 8009a1c <USBD_DataInStage+0x8c>
 8009a14:	f894 2112 	ldrb.w	r2, [r4, #274]	; 0x112
 8009a18:	2a03      	cmp	r2, #3
 8009a1a:	d003      	beq.n	8009a24 <USBD_DataInStage+0x94>
             (pdev->dev.device_status == USB_OTG_CONFIGURED))
          {
            pdev->dev.class_cb->EP0_TxSent(pdev); 
          }          
          USBD_CtlReceiveStatus(pdev);
 8009a1c:	4620      	mov	r0, r4
 8009a1e:	f000 f8b3 	bl	8009b88 <USBD_CtlReceiveStatus>
 8009a22:	e7bc      	b.n	800999e <USBD_DataInStage+0xe>
        else
        {
          if((pdev->dev.class_cb->EP0_TxSent != NULL)&&
             (pdev->dev.device_status == USB_OTG_CONFIGURED))
          {
            pdev->dev.class_cb->EP0_TxSent(pdev); 
 8009a24:	4620      	mov	r0, r4
 8009a26:	4798      	blx	r3
 8009a28:	e7f8      	b.n	8009a1c <USBD_DataInStage+0x8c>
 8009a2a:	bf00      	nop

08009a2c <USBD_DataOutStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
static uint8_t USBD_DataOutStage(USB_OTG_CORE_HANDLE *pdev , uint8_t epnum)
{
 8009a2c:	b510      	push	{r4, lr}
 8009a2e:	4604      	mov	r4, r0
  USB_OTG_EP *ep;
  
  if(epnum == 0) 
 8009a30:	b929      	cbnz	r1, 8009a3e <USBD_DataOutStage+0x12>
  {
    ep = &pdev->dev.out_ep[0];
    if ( pdev->dev.device_state == USB_OTG_EP0_DATA_OUT)
 8009a32:	f890 3111 	ldrb.w	r3, [r0, #273]	; 0x111
 8009a36:	2b03      	cmp	r3, #3
 8009a38:	d00c      	beq.n	8009a54 <USBD_DataOutStage+0x28>
          (pdev->dev.device_status == USB_OTG_CONFIGURED))
  {
    pdev->dev.class_cb->DataOut(pdev, epnum); 
  }  
  return USBD_OK;
}
 8009a3a:	2000      	movs	r0, #0
 8009a3c:	bd10      	pop	{r4, pc}
        }
        USBD_CtlSendStatus(pdev);
      }
    }
  }
  else if((pdev->dev.class_cb->DataOut != NULL)&&
 8009a3e:	f8d0 35e0 	ldr.w	r3, [r0, #1504]	; 0x5e0
 8009a42:	699b      	ldr	r3, [r3, #24]
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d0f8      	beq.n	8009a3a <USBD_DataOutStage+0xe>
 8009a48:	f890 2112 	ldrb.w	r2, [r0, #274]	; 0x112
 8009a4c:	2a03      	cmp	r2, #3
 8009a4e:	d1f4      	bne.n	8009a3a <USBD_DataOutStage+0xe>
          (pdev->dev.device_status == USB_OTG_CONFIGURED))
  {
    pdev->dev.class_cb->DataOut(pdev, epnum); 
 8009a50:	4798      	blx	r3
 8009a52:	e7f2      	b.n	8009a3a <USBD_DataOutStage+0xe>
  if(epnum == 0) 
  {
    ep = &pdev->dev.out_ep[0];
    if ( pdev->dev.device_state == USB_OTG_EP0_DATA_OUT)
    {
      if(ep->rem_data_len > ep->maxpacket)
 8009a54:	f8d0 238c 	ldr.w	r2, [r0, #908]	; 0x38c
 8009a58:	f8d0 3378 	ldr.w	r3, [r0, #888]	; 0x378
 8009a5c:	429a      	cmp	r2, r3
 8009a5e:	d912      	bls.n	8009a86 <USBD_DataOutStage+0x5a>
      {
        ep->rem_data_len -=  ep->maxpacket;
        
        if(pdev->cfg.dma_enable == 1)
 8009a60:	78c1      	ldrb	r1, [r0, #3]
 8009a62:	2901      	cmp	r1, #1
        {
          /* in slave mode this, is handled by the RxSTSQLvl ISR */
          ep->xfer_buff += ep->maxpacket; 
 8009a64:	f8d0 137c 	ldr.w	r1, [r0, #892]	; 0x37c
    ep = &pdev->dev.out_ep[0];
    if ( pdev->dev.device_state == USB_OTG_EP0_DATA_OUT)
    {
      if(ep->rem_data_len > ep->maxpacket)
      {
        ep->rem_data_len -=  ep->maxpacket;
 8009a68:	ebc3 0202 	rsb	r2, r3, r2
        
        if(pdev->cfg.dma_enable == 1)
        {
          /* in slave mode this, is handled by the RxSTSQLvl ISR */
          ep->xfer_buff += ep->maxpacket; 
 8009a6c:	bf04      	itt	eq
 8009a6e:	18c9      	addeq	r1, r1, r3
 8009a70:	f8c0 137c 	streq.w	r1, [r0, #892]	; 0x37c
    ep = &pdev->dev.out_ep[0];
    if ( pdev->dev.device_state == USB_OTG_EP0_DATA_OUT)
    {
      if(ep->rem_data_len > ep->maxpacket)
      {
        ep->rem_data_len -=  ep->maxpacket;
 8009a74:	f8c0 238c 	str.w	r2, [r0, #908]	; 0x38c
          /* in slave mode this, is handled by the RxSTSQLvl ISR */
          ep->xfer_buff += ep->maxpacket; 
        }        
        USBD_CtlContinueRx (pdev, 
                            ep->xfer_buff,
                            MIN(ep->rem_data_len ,ep->maxpacket));
 8009a78:	429a      	cmp	r2, r3
 8009a7a:	bf28      	it	cs
 8009a7c:	461a      	movcs	r2, r3
        if(pdev->cfg.dma_enable == 1)
        {
          /* in slave mode this, is handled by the RxSTSQLvl ISR */
          ep->xfer_buff += ep->maxpacket; 
        }        
        USBD_CtlContinueRx (pdev, 
 8009a7e:	b292      	uxth	r2, r2
 8009a80:	f000 f86a 	bl	8009b58 <USBD_CtlContinueRx>
 8009a84:	e7d9      	b.n	8009a3a <USBD_DataOutStage+0xe>
                            ep->xfer_buff,
                            MIN(ep->rem_data_len ,ep->maxpacket));
      }
      else
      {
        if((pdev->dev.class_cb->EP0_RxReady != NULL)&&
 8009a86:	f8d0 35e0 	ldr.w	r3, [r0, #1504]	; 0x5e0
 8009a8a:	691b      	ldr	r3, [r3, #16]
 8009a8c:	b11b      	cbz	r3, 8009a96 <USBD_DataOutStage+0x6a>
 8009a8e:	f890 2112 	ldrb.w	r2, [r0, #274]	; 0x112
 8009a92:	2a03      	cmp	r2, #3
 8009a94:	d003      	beq.n	8009a9e <USBD_DataOutStage+0x72>
           (pdev->dev.device_status == USB_OTG_CONFIGURED))
        {
          pdev->dev.class_cb->EP0_RxReady(pdev); 
        }
        USBD_CtlSendStatus(pdev);
 8009a96:	4620      	mov	r0, r4
 8009a98:	f000 f866 	bl	8009b68 <USBD_CtlSendStatus>
 8009a9c:	e7cd      	b.n	8009a3a <USBD_DataOutStage+0xe>
      else
      {
        if((pdev->dev.class_cb->EP0_RxReady != NULL)&&
           (pdev->dev.device_status == USB_OTG_CONFIGURED))
        {
          pdev->dev.class_cb->EP0_RxReady(pdev); 
 8009a9e:	4798      	blx	r3
 8009aa0:	e7f9      	b.n	8009a96 <USBD_DataOutStage+0x6a>
 8009aa2:	bf00      	nop

08009aa4 <USBD_Init>:
void USBD_Init(USB_OTG_CORE_HANDLE *pdev,
               USB_OTG_CORE_ID_TypeDef coreID,
               USBD_DEVICE *pDevice,                  
               USBD_Class_cb_TypeDef *class_cb, 
               USBD_Usr_cb_TypeDef *usr_cb)
{
 8009aa4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009aa8:	9d06      	ldr	r5, [sp, #24]
 8009aaa:	4604      	mov	r4, r0
 8009aac:	4617      	mov	r7, r2
 8009aae:	4698      	mov	r8, r3
 8009ab0:	460e      	mov	r6, r1
  /* Hardware Init */
  USB_OTG_BSP_Init(pdev);  
 8009ab2:	f7ff f97b 	bl	8008dac <USB_OTG_BSP_Init>
  pdev->dev.class_cb = class_cb;
  pdev->dev.usr_cb = usr_cb;  
  pdev->dev.usr_device = pDevice;    
  
  /* set USB OTG core params */
  DCD_Init(pdev , coreID);
 8009ab6:	4620      	mov	r0, r4
 8009ab8:	4631      	mov	r1, r6
  USB_OTG_BSP_Init(pdev);  
  
  USBD_DeInit(pdev);
  
  /*Register class and user callbacks */
  pdev->dev.class_cb = class_cb;
 8009aba:	f8c4 85e0 	str.w	r8, [r4, #1504]	; 0x5e0
  pdev->dev.usr_cb = usr_cb;  
 8009abe:	f8c4 55e4 	str.w	r5, [r4, #1508]	; 0x5e4
  pdev->dev.usr_device = pDevice;    
 8009ac2:	f8c4 75e8 	str.w	r7, [r4, #1512]	; 0x5e8
  
  /* set USB OTG core params */
  DCD_Init(pdev , coreID);
 8009ac6:	f001 f9bf 	bl	800ae48 <DCD_Init>
  
  /* Upon Init call usr callback */
  pdev->dev.usr_cb->Init();
 8009aca:	f8d4 35e4 	ldr.w	r3, [r4, #1508]	; 0x5e4
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	4798      	blx	r3
  
  /* Enable Interrupts */
  USB_OTG_BSP_EnableInterrupt(pdev);
 8009ad2:	4620      	mov	r0, r4
}
 8009ad4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  
  /* Upon Init call usr callback */
  pdev->dev.usr_cb->Init();
  
  /* Enable Interrupts */
  USB_OTG_BSP_EnableInterrupt(pdev);
 8009ad8:	f7ff b9d0 	b.w	8008e7c <USB_OTG_BSP_EnableInterrupt>

08009adc <USBD_DeInit>:
USBD_Status USBD_DeInit(USB_OTG_CORE_HANDLE *pdev)
{
  /* Software Init */
  
  return USBD_OK;
}
 8009adc:	2000      	movs	r0, #0
 8009ade:	4770      	bx	lr

08009ae0 <USBD_SetCfg>:
* @retval status
*/

USBD_Status USBD_SetCfg(USB_OTG_CORE_HANDLE  *pdev, uint8_t cfgidx)
{
  pdev->dev.class_cb->Init(pdev, cfgidx); 
 8009ae0:	f8d0 35e0 	ldr.w	r3, [r0, #1504]	; 0x5e0
* @param  cfgidx: configuration index
* @retval status
*/

USBD_Status USBD_SetCfg(USB_OTG_CORE_HANDLE  *pdev, uint8_t cfgidx)
{
 8009ae4:	b510      	push	{r4, lr}
 8009ae6:	4604      	mov	r4, r0
  pdev->dev.class_cb->Init(pdev, cfgidx); 
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	4798      	blx	r3
  
  /* Upon set config call usr call back */
  pdev->dev.usr_cb->DeviceConfigured();
 8009aec:	f8d4 35e4 	ldr.w	r3, [r4, #1508]	; 0x5e4
 8009af0:	689b      	ldr	r3, [r3, #8]
 8009af2:	4798      	blx	r3
  return USBD_OK; 
}
 8009af4:	2000      	movs	r0, #0
 8009af6:	bd10      	pop	{r4, pc}

08009af8 <USBD_ClrCfg>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_Status
*/
USBD_Status USBD_ClrCfg(USB_OTG_CORE_HANDLE  *pdev, uint8_t cfgidx)
{
 8009af8:	b508      	push	{r3, lr}
  pdev->dev.class_cb->DeInit(pdev, cfgidx);   
 8009afa:	f8d0 35e0 	ldr.w	r3, [r0, #1504]	; 0x5e0
 8009afe:	685b      	ldr	r3, [r3, #4]
 8009b00:	4798      	blx	r3
  return USBD_OK;
}
 8009b02:	2000      	movs	r0, #0
 8009b04:	bd08      	pop	{r3, pc}
 8009b06:	bf00      	nop

08009b08 <USBD_CtlSendData>:
* @retval status
*/
USBD_Status  USBD_CtlSendData (USB_OTG_CORE_HANDLE  *pdev, 
                               uint8_t *pbuf,
                               uint16_t len)
{
 8009b08:	b538      	push	{r3, r4, r5, lr}
 8009b0a:	4613      	mov	r3, r2
  USBD_Status ret = USBD_OK;
  
  pdev->dev.in_ep[0].total_data_len = len;
  pdev->dev.in_ep[0].rem_data_len   = len;
  pdev->dev.device_state = USB_OTG_EP0_DATA_IN;
 8009b0c:	2502      	movs	r5, #2

  DCD_EP_Tx (pdev, 0, pbuf, len);
 8009b0e:	460a      	mov	r2, r1
                               uint8_t *pbuf,
                               uint16_t len)
{
  USBD_Status ret = USBD_OK;
  
  pdev->dev.in_ep[0].total_data_len = len;
 8009b10:	f8c0 3138 	str.w	r3, [r0, #312]	; 0x138
  pdev->dev.in_ep[0].rem_data_len   = len;
 8009b14:	f8c0 3134 	str.w	r3, [r0, #308]	; 0x134
  pdev->dev.device_state = USB_OTG_EP0_DATA_IN;
 8009b18:	f880 5111 	strb.w	r5, [r0, #273]	; 0x111

  DCD_EP_Tx (pdev, 0, pbuf, len);
 8009b1c:	2100      	movs	r1, #0
 8009b1e:	f001 fa3f 	bl	800afa0 <DCD_EP_Tx>
 
  return ret;
}
 8009b22:	2000      	movs	r0, #0
 8009b24:	bd38      	pop	{r3, r4, r5, pc}
 8009b26:	bf00      	nop

08009b28 <USBD_CtlContinueSendData>:
* @retval status
*/
USBD_Status  USBD_CtlContinueSendData (USB_OTG_CORE_HANDLE  *pdev, 
                                       uint8_t *pbuf,
                                       uint16_t len)
{
 8009b28:	b508      	push	{r3, lr}
 8009b2a:	4613      	mov	r3, r2
  USBD_Status ret = USBD_OK;
  
  DCD_EP_Tx (pdev, 0, pbuf, len);
 8009b2c:	460a      	mov	r2, r1
 8009b2e:	2100      	movs	r1, #0
 8009b30:	f001 fa36 	bl	800afa0 <DCD_EP_Tx>
  
  
  return ret;
}
 8009b34:	2000      	movs	r0, #0
 8009b36:	bd08      	pop	{r3, pc}

08009b38 <USBD_CtlPrepareRx>:
* @retval status
*/
USBD_Status  USBD_CtlPrepareRx (USB_OTG_CORE_HANDLE  *pdev,
                                  uint8_t *pbuf,                                  
                                  uint16_t len)
{
 8009b38:	b538      	push	{r3, r4, r5, lr}
 8009b3a:	4613      	mov	r3, r2
  USBD_Status ret = USBD_OK;
  
  pdev->dev.out_ep[0].total_data_len = len;
  pdev->dev.out_ep[0].rem_data_len   = len;
  pdev->dev.device_state = USB_OTG_EP0_DATA_OUT;
 8009b3c:	2503      	movs	r5, #3
  
  DCD_EP_PrepareRx (pdev,
 8009b3e:	460a      	mov	r2, r1
                                  uint8_t *pbuf,                                  
                                  uint16_t len)
{
  USBD_Status ret = USBD_OK;
  
  pdev->dev.out_ep[0].total_data_len = len;
 8009b40:	f8c0 3390 	str.w	r3, [r0, #912]	; 0x390
  pdev->dev.out_ep[0].rem_data_len   = len;
 8009b44:	f8c0 338c 	str.w	r3, [r0, #908]	; 0x38c
  pdev->dev.device_state = USB_OTG_EP0_DATA_OUT;
 8009b48:	f880 5111 	strb.w	r5, [r0, #273]	; 0x111
  
  DCD_EP_PrepareRx (pdev,
 8009b4c:	2100      	movs	r1, #0
 8009b4e:	f001 fa0b 	bl	800af68 <DCD_EP_PrepareRx>
                    pbuf,
                    len);
  

  return ret;
}
 8009b52:	2000      	movs	r0, #0
 8009b54:	bd38      	pop	{r3, r4, r5, pc}
 8009b56:	bf00      	nop

08009b58 <USBD_CtlContinueRx>:
* @retval status
*/
USBD_Status  USBD_CtlContinueRx (USB_OTG_CORE_HANDLE  *pdev, 
                                          uint8_t *pbuf,                                          
                                          uint16_t len)
{
 8009b58:	b508      	push	{r3, lr}
 8009b5a:	4613      	mov	r3, r2
  USBD_Status ret = USBD_OK;
  
  DCD_EP_PrepareRx (pdev,
 8009b5c:	460a      	mov	r2, r1
 8009b5e:	2100      	movs	r1, #0
 8009b60:	f001 fa02 	bl	800af68 <DCD_EP_PrepareRx>
                    0,                     
                    pbuf,                         
                    len);
  return ret;
}
 8009b64:	2000      	movs	r0, #0
 8009b66:	bd08      	pop	{r3, pc}

08009b68 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: USB OTG device instance
* @retval status
*/
USBD_Status  USBD_CtlSendStatus (USB_OTG_CORE_HANDLE  *pdev)
{
 8009b68:	b510      	push	{r4, lr}
  USBD_Status ret = USBD_OK;
  pdev->dev.device_state = USB_OTG_EP0_STATUS_IN;
  DCD_EP_Tx (pdev,
 8009b6a:	2100      	movs	r1, #0
* @retval status
*/
USBD_Status  USBD_CtlSendStatus (USB_OTG_CORE_HANDLE  *pdev)
{
  USBD_Status ret = USBD_OK;
  pdev->dev.device_state = USB_OTG_EP0_STATUS_IN;
 8009b6c:	2304      	movs	r3, #4
*         send zero lzngth packet on the ctl pipe
* @param  pdev: USB OTG device instance
* @retval status
*/
USBD_Status  USBD_CtlSendStatus (USB_OTG_CORE_HANDLE  *pdev)
{
 8009b6e:	4604      	mov	r4, r0
  USBD_Status ret = USBD_OK;
  pdev->dev.device_state = USB_OTG_EP0_STATUS_IN;
  DCD_EP_Tx (pdev,
 8009b70:	460a      	mov	r2, r1
* @retval status
*/
USBD_Status  USBD_CtlSendStatus (USB_OTG_CORE_HANDLE  *pdev)
{
  USBD_Status ret = USBD_OK;
  pdev->dev.device_state = USB_OTG_EP0_STATUS_IN;
 8009b72:	f880 3111 	strb.w	r3, [r0, #273]	; 0x111
  DCD_EP_Tx (pdev,
 8009b76:	460b      	mov	r3, r1
 8009b78:	f001 fa12 	bl	800afa0 <DCD_EP_Tx>
             0,
             NULL, 
             0); 
  
  USB_OTG_EP0_OutStart(pdev);  
 8009b7c:	4620      	mov	r0, r4
 8009b7e:	f001 f869 	bl	800ac54 <USB_OTG_EP0_OutStart>
  
  return ret;
}
 8009b82:	2000      	movs	r0, #0
 8009b84:	bd10      	pop	{r4, pc}
 8009b86:	bf00      	nop

08009b88 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: USB OTG device instance
* @retval status
*/
USBD_Status  USBD_CtlReceiveStatus (USB_OTG_CORE_HANDLE  *pdev)
{
 8009b88:	b510      	push	{r4, lr}
  USBD_Status ret = USBD_OK;
  pdev->dev.device_state = USB_OTG_EP0_STATUS_OUT;  
  DCD_EP_PrepareRx ( pdev,
 8009b8a:	2100      	movs	r1, #0
* @retval status
*/
USBD_Status  USBD_CtlReceiveStatus (USB_OTG_CORE_HANDLE  *pdev)
{
  USBD_Status ret = USBD_OK;
  pdev->dev.device_state = USB_OTG_EP0_STATUS_OUT;  
 8009b8c:	2305      	movs	r3, #5
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: USB OTG device instance
* @retval status
*/
USBD_Status  USBD_CtlReceiveStatus (USB_OTG_CORE_HANDLE  *pdev)
{
 8009b8e:	4604      	mov	r4, r0
  USBD_Status ret = USBD_OK;
  pdev->dev.device_state = USB_OTG_EP0_STATUS_OUT;  
  DCD_EP_PrepareRx ( pdev,
 8009b90:	460a      	mov	r2, r1
* @retval status
*/
USBD_Status  USBD_CtlReceiveStatus (USB_OTG_CORE_HANDLE  *pdev)
{
  USBD_Status ret = USBD_OK;
  pdev->dev.device_state = USB_OTG_EP0_STATUS_OUT;  
 8009b92:	f880 3111 	strb.w	r3, [r0, #273]	; 0x111
  DCD_EP_PrepareRx ( pdev,
 8009b96:	460b      	mov	r3, r1
 8009b98:	f001 f9e6 	bl	800af68 <DCD_EP_PrepareRx>
                    0,
                    NULL,
                    0);  

  USB_OTG_EP0_OutStart(pdev);
 8009b9c:	4620      	mov	r0, r4
 8009b9e:	f001 f859 	bl	800ac54 <USB_OTG_EP0_OutStart>
  
  return ret;
}
 8009ba2:	2000      	movs	r0, #0
 8009ba4:	bd10      	pop	{r4, pc}
 8009ba6:	bf00      	nop

08009ba8 <USBD_GetRxCount>:
*         epnum: endpoint index
* @retval Rx Data blength
*/
uint16_t  USBD_GetRxCount (USB_OTG_CORE_HANDLE  *pdev , uint8_t epnum)
{
  return pdev->dev.out_ep[epnum].xfer_count;
 8009ba8:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8009bac:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
}
 8009bb0:	f8b0 0388 	ldrh.w	r0, [r0, #904]	; 0x388
 8009bb4:	4770      	bx	lr
 8009bb6:	bf00      	nop

08009bb8 <USBD_ParseSetupRequest>:
*/

void USBD_ParseSetupRequest( USB_OTG_CORE_HANDLE  *pdev,
                            USB_SETUP_REQ *req)
{
  req->bmRequest     = *(uint8_t *)  (pdev->dev.setup_packet);
 8009bb8:	f890 35c8 	ldrb.w	r3, [r0, #1480]	; 0x5c8
 8009bbc:	700b      	strb	r3, [r1, #0]
  req->bRequest      = *(uint8_t *)  (pdev->dev.setup_packet +  1);
 8009bbe:	f890 35c9 	ldrb.w	r3, [r0, #1481]	; 0x5c9
 8009bc2:	704b      	strb	r3, [r1, #1]
  req->wValue        = SWAPBYTE      (pdev->dev.setup_packet +  2);
 8009bc4:	f890 25cb 	ldrb.w	r2, [r0, #1483]	; 0x5cb
 8009bc8:	f890 35ca 	ldrb.w	r3, [r0, #1482]	; 0x5ca
 8009bcc:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8009bd0:	804b      	strh	r3, [r1, #2]
  req->wIndex        = SWAPBYTE      (pdev->dev.setup_packet +  4);
 8009bd2:	f890 25cd 	ldrb.w	r2, [r0, #1485]	; 0x5cd
 8009bd6:	f890 35cc 	ldrb.w	r3, [r0, #1484]	; 0x5cc
 8009bda:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8009bde:	808b      	strh	r3, [r1, #4]
  req->wLength       = SWAPBYTE      (pdev->dev.setup_packet +  6);
 8009be0:	f890 25cf 	ldrb.w	r2, [r0, #1487]	; 0x5cf
 8009be4:	f890 35ce 	ldrb.w	r3, [r0, #1486]	; 0x5ce
 8009be8:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8009bec:	b29b      	uxth	r3, r3
  
  pdev->dev.in_ep[0].ctl_data_len = req->wLength  ;
  pdev->dev.device_state = USB_OTG_EP0_SETUP;
 8009bee:	2201      	movs	r2, #1
{
  req->bmRequest     = *(uint8_t *)  (pdev->dev.setup_packet);
  req->bRequest      = *(uint8_t *)  (pdev->dev.setup_packet +  1);
  req->wValue        = SWAPBYTE      (pdev->dev.setup_packet +  2);
  req->wIndex        = SWAPBYTE      (pdev->dev.setup_packet +  4);
  req->wLength       = SWAPBYTE      (pdev->dev.setup_packet +  6);
 8009bf0:	80cb      	strh	r3, [r1, #6]
  
  pdev->dev.in_ep[0].ctl_data_len = req->wLength  ;
 8009bf2:	f8c0 313c 	str.w	r3, [r0, #316]	; 0x13c
  pdev->dev.device_state = USB_OTG_EP0_SETUP;
 8009bf6:	f880 2111 	strb.w	r2, [r0, #273]	; 0x111
 8009bfa:	4770      	bx	lr

08009bfc <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError( USB_OTG_CORE_HANDLE  *pdev,
                            USB_SETUP_REQ *req)
{
 8009bfc:	b510      	push	{r4, lr}
  if((req->bmRequest & 0x80) == 0x80)
 8009bfe:	f991 3000 	ldrsb.w	r3, [r1]
 8009c02:	2b00      	cmp	r3, #0
* @retval None
*/

void USBD_CtlError( USB_OTG_CORE_HANDLE  *pdev,
                            USB_SETUP_REQ *req)
{
 8009c04:	4604      	mov	r4, r0
  if((req->bmRequest & 0x80) == 0x80)
 8009c06:	db09      	blt.n	8009c1c <USBD_CtlError+0x20>
  {
    DCD_EP_Stall(pdev , 0x80);
  }
  else 
  {
    if(req->wLength == 0)
 8009c08:	88cb      	ldrh	r3, [r1, #6]
 8009c0a:	b13b      	cbz	r3, 8009c1c <USBD_CtlError+0x20>
    {
       DCD_EP_Stall(pdev , 0x80);
    }
    else
    {
      DCD_EP_Stall(pdev , 0);
 8009c0c:	2100      	movs	r1, #0
 8009c0e:	f001 f9e3 	bl	800afd8 <DCD_EP_Stall>
    }
  }
  USB_OTG_EP0_OutStart(pdev);  
 8009c12:	4620      	mov	r0, r4
}
 8009c14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    else
    {
      DCD_EP_Stall(pdev , 0);
    }
  }
  USB_OTG_EP0_OutStart(pdev);  
 8009c18:	f001 b81c 	b.w	800ac54 <USB_OTG_EP0_OutStart>
void USBD_CtlError( USB_OTG_CORE_HANDLE  *pdev,
                            USB_SETUP_REQ *req)
{
  if((req->bmRequest & 0x80) == 0x80)
  {
    DCD_EP_Stall(pdev , 0x80);
 8009c1c:	4620      	mov	r0, r4
 8009c1e:	2180      	movs	r1, #128	; 0x80
 8009c20:	f001 f9da 	bl	800afd8 <DCD_EP_Stall>
    else
    {
      DCD_EP_Stall(pdev , 0);
    }
  }
  USB_OTG_EP0_OutStart(pdev);  
 8009c24:	4620      	mov	r0, r4
}
 8009c26:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    else
    {
      DCD_EP_Stall(pdev , 0);
    }
  }
  USB_OTG_EP0_OutStart(pdev);  
 8009c2a:	f001 b813 	b.w	800ac54 <USB_OTG_EP0_OutStart>
 8009c2e:	bf00      	nop

08009c30 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_Status  USBD_StdDevReq (USB_OTG_CORE_HANDLE  *pdev, USB_SETUP_REQ  *req)
{
 8009c30:	b570      	push	{r4, r5, r6, lr}
  USBD_Status ret = USBD_OK;  
  
  switch (req->bRequest) 
 8009c32:	784b      	ldrb	r3, [r1, #1]
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_Status  USBD_StdDevReq (USB_OTG_CORE_HANDLE  *pdev, USB_SETUP_REQ  *req)
{
 8009c34:	b082      	sub	sp, #8
 8009c36:	460c      	mov	r4, r1
 8009c38:	4605      	mov	r5, r0
  USBD_Status ret = USBD_OK;  
  
  switch (req->bRequest) 
 8009c3a:	2b09      	cmp	r3, #9
 8009c3c:	d80c      	bhi.n	8009c58 <USBD_StdDevReq+0x28>
 8009c3e:	e8df f003 	tbb	[pc, r3]
 8009c42:	4c35      	.short	0x4c35
 8009c44:	050b600b 	.word	0x050b600b
 8009c48:	128d0b77 	.word	0x128d0b77
static void USBD_SetAddress(USB_OTG_CORE_HANDLE  *pdev, 
                            USB_SETUP_REQ *req)
{
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
 8009c4c:	88a3      	ldrh	r3, [r4, #4]
 8009c4e:	b91b      	cbnz	r3, 8009c58 <USBD_StdDevReq+0x28>
 8009c50:	88e3      	ldrh	r3, [r4, #6]
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	f000 8098 	beq.w	8009d88 <USBD_StdDevReq+0x158>
  case USB_REQ_CLEAR_FEATURE:                                   
    USBD_ClrFeature (pdev , req);
    break;
    
  default:  
    USBD_CtlError(pdev , req);
 8009c58:	4628      	mov	r0, r5
 8009c5a:	4621      	mov	r1, r4
 8009c5c:	f7ff ffce 	bl	8009bfc <USBD_CtlError>
    break;
  }
  
  return ret;
}
 8009c60:	2000      	movs	r0, #0
 8009c62:	b002      	add	sp, #8
 8009c64:	bd70      	pop	{r4, r5, r6, pc}
                           USB_SETUP_REQ *req)
{
  
  static uint8_t  cfgidx;
  
  cfgidx = (uint8_t)(req->wValue);                 
 8009c66:	78a1      	ldrb	r1, [r4, #2]
 8009c68:	f640 2610 	movw	r6, #2576	; 0xa10
 8009c6c:	f2c2 0600 	movt	r6, #8192	; 0x2000
  
  if (cfgidx > USBD_CFG_MAX_NUM ) 
 8009c70:	2901      	cmp	r1, #1
                           USB_SETUP_REQ *req)
{
  
  static uint8_t  cfgidx;
  
  cfgidx = (uint8_t)(req->wValue);                 
 8009c72:	7031      	strb	r1, [r6, #0]
  
  if (cfgidx > USBD_CFG_MAX_NUM ) 
 8009c74:	d8f0      	bhi.n	8009c58 <USBD_StdDevReq+0x28>
  {            
     USBD_CtlError(pdev , req);                              
  } 
  else 
  {
    switch (pdev->dev.device_status) 
 8009c76:	f890 3112 	ldrb.w	r3, [r0, #274]	; 0x112
 8009c7a:	2b02      	cmp	r3, #2
 8009c7c:	f000 809f 	beq.w	8009dbe <USBD_StdDevReq+0x18e>
 8009c80:	2b03      	cmp	r3, #3
 8009c82:	d1e9      	bne.n	8009c58 <USBD_StdDevReq+0x28>
         USBD_CtlSendStatus(pdev);
      }
      break;
      
    case USB_OTG_CONFIGURED:
      if (cfgidx == 0) 
 8009c84:	2900      	cmp	r1, #0
 8009c86:	f000 813f 	beq.w	8009f08 <USBD_StdDevReq+0x2d8>
        pdev->dev.device_config = cfgidx;          
        USBD_ClrCfg(pdev , cfgidx);
        USBD_CtlSendStatus(pdev);
        
      } 
      else  if (cfgidx != pdev->dev.device_config) 
 8009c8a:	f890 1110 	ldrb.w	r1, [r0, #272]	; 0x110
 8009c8e:	2901      	cmp	r1, #1
 8009c90:	f000 8132 	beq.w	8009ef8 <USBD_StdDevReq+0x2c8>
      {
        /* Clear old configuration */
        USBD_ClrCfg(pdev , pdev->dev.device_config);
 8009c94:	f7ff ff30 	bl	8009af8 <USBD_ClrCfg>
        
        /* set new configuration */
        pdev->dev.device_config = cfgidx;
 8009c98:	7831      	ldrb	r1, [r6, #0]
        USBD_SetCfg(pdev , cfgidx);
 8009c9a:	4628      	mov	r0, r5
      {
        /* Clear old configuration */
        USBD_ClrCfg(pdev , pdev->dev.device_config);
        
        /* set new configuration */
        pdev->dev.device_config = cfgidx;
 8009c9c:	f885 1110 	strb.w	r1, [r5, #272]	; 0x110
        USBD_SetCfg(pdev , cfgidx);
 8009ca0:	f7ff ff1e 	bl	8009ae0 <USBD_SetCfg>
        USBD_CtlSendStatus(pdev);
 8009ca4:	4628      	mov	r0, r5
 8009ca6:	f7ff ff5f 	bl	8009b68 <USBD_CtlSendStatus>
 8009caa:	e7d9      	b.n	8009c60 <USBD_StdDevReq+0x30>
*/
static void USBD_GetStatus(USB_OTG_CORE_HANDLE  *pdev, 
                           USB_SETUP_REQ *req)
{
  
  switch (pdev->dev.device_status) 
 8009cac:	f890 3112 	ldrb.w	r3, [r0, #274]	; 0x112
 8009cb0:	2201      	movs	r2, #1
 8009cb2:	3b02      	subs	r3, #2
 8009cb4:	4293      	cmp	r3, r2
 8009cb6:	f04f 0103 	mov.w	r1, #3
 8009cba:	d8cd      	bhi.n	8009c58 <USBD_StdDevReq+0x28>
  {
  case USB_OTG_ADDRESSED:
  case USB_OTG_CONFIGURED:
    
    if (pdev->dev.DevRemoteWakeup) 
 8009cbc:	f8d0 3114 	ldr.w	r3, [r0, #276]	; 0x114
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d15b      	bne.n	8009d7c <USBD_StdDevReq+0x14c>
    {
      USBD_cfg_status = USB_CONFIG_SELF_POWERED | USB_CONFIG_REMOTE_WAKEUP;                                
    }
    else
    {
      USBD_cfg_status = USB_CONFIG_SELF_POWERED;   
 8009cc4:	f640 2310 	movw	r3, #2576	; 0xa10
 8009cc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009ccc:	609a      	str	r2, [r3, #8]
    }
    
    USBD_CtlSendData (pdev, 
 8009cce:	4628      	mov	r0, r5
 8009cd0:	4994      	ldr	r1, [pc, #592]	; (8009f24 <USBD_StdDevReq+0x2f4>)
 8009cd2:	2201      	movs	r2, #1
 8009cd4:	f7ff ff18 	bl	8009b08 <USBD_CtlSendData>
 8009cd8:	e7c2      	b.n	8009c60 <USBD_StdDevReq+0x30>
* @retval status
*/
static void USBD_ClrFeature(USB_OTG_CORE_HANDLE  *pdev, 
                            USB_SETUP_REQ *req)
{
  switch (pdev->dev.device_status)
 8009cda:	f890 3112 	ldrb.w	r3, [r0, #274]	; 0x112
 8009cde:	3b02      	subs	r3, #2
 8009ce0:	2b01      	cmp	r3, #1
 8009ce2:	d8b9      	bhi.n	8009c58 <USBD_StdDevReq+0x28>
  {
  case USB_OTG_ADDRESSED:
  case USB_OTG_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
 8009ce4:	8863      	ldrh	r3, [r4, #2]
 8009ce6:	2b01      	cmp	r3, #1
 8009ce8:	d1ba      	bne.n	8009c60 <USBD_StdDevReq+0x30>
    {
      pdev->dev.DevRemoteWakeup = 0; 
      pdev->dev.class_cb->Setup (pdev, req);   
 8009cea:	f8d0 35e0 	ldr.w	r3, [r0, #1504]	; 0x5e0
  {
  case USB_OTG_ADDRESSED:
  case USB_OTG_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
    {
      pdev->dev.DevRemoteWakeup = 0; 
 8009cee:	2200      	movs	r2, #0
      pdev->dev.class_cb->Setup (pdev, req);   
 8009cf0:	689b      	ldr	r3, [r3, #8]
  {
  case USB_OTG_ADDRESSED:
  case USB_OTG_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
    {
      pdev->dev.DevRemoteWakeup = 0; 
 8009cf2:	f8c0 2114 	str.w	r2, [r0, #276]	; 0x114
      pdev->dev.class_cb->Setup (pdev, req);   
 8009cf6:	4621      	mov	r1, r4
 8009cf8:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 8009cfa:	4628      	mov	r0, r5
 8009cfc:	f7ff ff34 	bl	8009b68 <USBD_CtlSendStatus>
 8009d00:	e7ae      	b.n	8009c60 <USBD_StdDevReq+0x30>
{

  USB_OTG_DCTL_TypeDef     dctl;
  uint8_t test_mode = 0;
 
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009d02:	8863      	ldrh	r3, [r4, #2]
 8009d04:	2b01      	cmp	r3, #1
 8009d06:	f000 80f0 	beq.w	8009eea <USBD_StdDevReq+0x2ba>
    pdev->dev.DevRemoteWakeup = 1;  
    pdev->dev.class_cb->Setup (pdev, req);   
    USBD_CtlSendStatus(pdev);
  }

  else if ((req->wValue == USB_FEATURE_TEST_MODE) && 
 8009d0a:	2b02      	cmp	r3, #2
 8009d0c:	d1a8      	bne.n	8009c60 <USBD_StdDevReq+0x30>
           ((req->wIndex & 0xFF) == 0))
 8009d0e:	88a3      	ldrh	r3, [r4, #4]
    pdev->dev.DevRemoteWakeup = 1;  
    pdev->dev.class_cb->Setup (pdev, req);   
    USBD_CtlSendStatus(pdev);
  }

  else if ((req->wValue == USB_FEATURE_TEST_MODE) && 
 8009d10:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009d14:	d1a4      	bne.n	8009c60 <USBD_StdDevReq+0x30>
           ((req->wIndex & 0xFF) == 0))
  {
    dctl.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DCTL);
 8009d16:	6902      	ldr	r2, [r0, #16]
    
    test_mode = req->wIndex >> 8;
    switch (test_mode) 
 8009d18:	0a1b      	lsrs	r3, r3, #8
  }

  else if ((req->wValue == USB_FEATURE_TEST_MODE) && 
           ((req->wIndex & 0xFF) == 0))
  {
    dctl.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DCTL);
 8009d1a:	6850      	ldr	r0, [r2, #4]
    
    test_mode = req->wIndex >> 8;
    switch (test_mode) 
 8009d1c:	3b01      	subs	r3, #1
  }

  else if ((req->wValue == USB_FEATURE_TEST_MODE) && 
           ((req->wIndex & 0xFF) == 0))
  {
    dctl.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DCTL);
 8009d1e:	4601      	mov	r1, r0
    
    test_mode = req->wIndex >> 8;
    switch (test_mode) 
 8009d20:	2b04      	cmp	r3, #4
 8009d22:	f200 80fc 	bhi.w	8009f1e <USBD_StdDevReq+0x2ee>
 8009d26:	e8df f003 	tbb	[pc, r3]
 8009d2a:	9a9e      	.short	0x9a9e
 8009d2c:	a692      	.short	0xa692
 8009d2e:	a2          	.byte	0xa2
 8009d2f:	00          	.byte	0x00
                               USB_SETUP_REQ *req)
{
  uint16_t len;
  uint8_t *pbuf;
  
  switch (req->wValue >> 8)
 8009d30:	8862      	ldrh	r2, [r4, #2]
 8009d32:	0a13      	lsrs	r3, r2, #8
 8009d34:	3b01      	subs	r3, #1
 8009d36:	2b06      	cmp	r3, #6
 8009d38:	d88e      	bhi.n	8009c58 <USBD_StdDevReq+0x28>
 8009d3a:	a101      	add	r1, pc, #4	; (adr r1, 8009d40 <USBD_StdDevReq+0x110>)
 8009d3c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009d40:	08009e2d 	.word	0x08009e2d
 8009d44:	08009def 	.word	0x08009def
 8009d48:	08009ddd 	.word	0x08009ddd
 8009d4c:	08009c59 	.word	0x08009c59
 8009d50:	08009c59 	.word	0x08009c59
 8009d54:	08009c59 	.word	0x08009c59
 8009d58:	08009c59 	.word	0x08009c59
*/
static void USBD_GetConfig(USB_OTG_CORE_HANDLE  *pdev, 
                           USB_SETUP_REQ *req)
{
 
  if (req->wLength != 1) 
 8009d5c:	88e2      	ldrh	r2, [r4, #6]
 8009d5e:	2a01      	cmp	r2, #1
 8009d60:	f47f af7a 	bne.w	8009c58 <USBD_StdDevReq+0x28>
  {                   
     USBD_CtlError(pdev , req);
  }
  else 
  {
    switch (pdev->dev.device_status )  
 8009d64:	f890 3112 	ldrb.w	r3, [r0, #274]	; 0x112
 8009d68:	2b02      	cmp	r3, #2
 8009d6a:	d024      	beq.n	8009db6 <USBD_StdDevReq+0x186>
 8009d6c:	2b03      	cmp	r3, #3
 8009d6e:	f47f af73 	bne.w	8009c58 <USBD_StdDevReq+0x28>
                        1);
      break;
      
    case USB_OTG_CONFIGURED:                   
      
      USBD_CtlSendData (pdev, 
 8009d72:	f500 7188 	add.w	r1, r0, #272	; 0x110
 8009d76:	f7ff fec7 	bl	8009b08 <USBD_CtlSendData>
 8009d7a:	e771      	b.n	8009c60 <USBD_StdDevReq+0x30>
  case USB_OTG_ADDRESSED:
  case USB_OTG_CONFIGURED:
    
    if (pdev->dev.DevRemoteWakeup) 
    {
      USBD_cfg_status = USB_CONFIG_SELF_POWERED | USB_CONFIG_REMOTE_WAKEUP;                                
 8009d7c:	f640 2310 	movw	r3, #2576	; 0xa10
 8009d80:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009d84:	6099      	str	r1, [r3, #8]
 8009d86:	e7a2      	b.n	8009cce <USBD_StdDevReq+0x9e>
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
    
    if (pdev->dev.device_status == USB_OTG_CONFIGURED) 
 8009d88:	f890 3112 	ldrb.w	r3, [r0, #274]	; 0x112
{
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 8009d8c:	78a6      	ldrb	r6, [r4, #2]
    
    if (pdev->dev.device_status == USB_OTG_CONFIGURED) 
 8009d8e:	2b03      	cmp	r3, #3
{
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 8009d90:	f006 067f 	and.w	r6, r6, #127	; 0x7f
    
    if (pdev->dev.device_status == USB_OTG_CONFIGURED) 
 8009d94:	f43f af60 	beq.w	8009c58 <USBD_StdDevReq+0x28>
    {
      USBD_CtlError(pdev , req);
    } 
    else 
    {
      pdev->dev.device_address = dev_addr;
 8009d98:	f880 6113 	strb.w	r6, [r0, #275]	; 0x113
      DCD_EP_SetAddress(pdev, dev_addr);               
 8009d9c:	4631      	mov	r1, r6
 8009d9e:	f001 f965 	bl	800b06c <DCD_EP_SetAddress>
      USBD_CtlSendStatus(pdev);                         
 8009da2:	4628      	mov	r0, r5
 8009da4:	f7ff fee0 	bl	8009b68 <USBD_CtlSendStatus>
      
      if (dev_addr != 0) 
 8009da8:	2e00      	cmp	r6, #0
 8009daa:	f000 80a9 	beq.w	8009f00 <USBD_StdDevReq+0x2d0>
      {
        pdev->dev.device_status  = USB_OTG_ADDRESSED;
 8009dae:	2302      	movs	r3, #2
 8009db0:	f885 3112 	strb.w	r3, [r5, #274]	; 0x112
 8009db4:	e754      	b.n	8009c60 <USBD_StdDevReq+0x30>
  {
    switch (pdev->dev.device_status )  
    {
    case USB_OTG_ADDRESSED:                     
      
      USBD_CtlSendData (pdev, 
 8009db6:	495c      	ldr	r1, [pc, #368]	; (8009f28 <USBD_StdDevReq+0x2f8>)
 8009db8:	f7ff fea6 	bl	8009b08 <USBD_CtlSendData>
 8009dbc:	e750      	b.n	8009c60 <USBD_StdDevReq+0x30>
  else 
  {
    switch (pdev->dev.device_status) 
    {
    case USB_OTG_ADDRESSED:
      if (cfgidx) 
 8009dbe:	2900      	cmp	r1, #0
 8009dc0:	f000 809a 	beq.w	8009ef8 <USBD_StdDevReq+0x2c8>
      {                                			   							   							   				
        pdev->dev.device_config = cfgidx;
 8009dc4:	2101      	movs	r1, #1
        pdev->dev.device_status = USB_OTG_CONFIGURED;
 8009dc6:	2303      	movs	r3, #3
    switch (pdev->dev.device_status) 
    {
    case USB_OTG_ADDRESSED:
      if (cfgidx) 
      {                                			   							   							   				
        pdev->dev.device_config = cfgidx;
 8009dc8:	f880 1110 	strb.w	r1, [r0, #272]	; 0x110
        pdev->dev.device_status = USB_OTG_CONFIGURED;
 8009dcc:	f880 3112 	strb.w	r3, [r0, #274]	; 0x112
        USBD_SetCfg(pdev , cfgidx);
 8009dd0:	f7ff fe86 	bl	8009ae0 <USBD_SetCfg>
        USBD_CtlSendStatus(pdev);
 8009dd4:	4628      	mov	r0, r5
 8009dd6:	f7ff fec7 	bl	8009b68 <USBD_CtlSendStatus>
 8009dda:	e741      	b.n	8009c60 <USBD_StdDevReq+0x30>
    pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    pdev->dev.pConfig_descriptor = pbuf;    
    break;
    
  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 8009ddc:	b2d2      	uxtb	r2, r2
 8009dde:	2a05      	cmp	r2, #5
 8009de0:	f63f af3a 	bhi.w	8009c58 <USBD_StdDevReq+0x28>
 8009de4:	e8df f002 	tbb	[pc, r2]
 8009de8:	5d666f78 	.word	0x5d666f78
 8009dec:	4b54      	.short	0x4b54
      len = 8;
    }
    break;
    
  case USB_DESC_TYPE_CONFIGURATION:
      pbuf   = (uint8_t *)pdev->dev.class_cb->GetConfigDescriptor(pdev->cfg.speed, &len);
 8009dee:	f8d0 35e0 	ldr.w	r3, [r0, #1504]	; 0x5e0
 8009df2:	7880      	ldrb	r0, [r0, #2]
 8009df4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009df6:	f10d 0106 	add.w	r1, sp, #6
 8009dfa:	4798      	blx	r3
       (pdev->cfg.phy_itface  == USB_OTG_ULPI_PHY))
    {
      pbuf   = (uint8_t *)pdev->dev.class_cb->GetOtherConfigDescriptor(pdev->cfg.speed, &len);
    }
#endif  
    pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009dfc:	2302      	movs	r3, #2
 8009dfe:	7043      	strb	r3, [r0, #1]
      len = 8;
    }
    break;
    
  case USB_DESC_TYPE_CONFIGURATION:
      pbuf   = (uint8_t *)pdev->dev.class_cb->GetConfigDescriptor(pdev->cfg.speed, &len);
 8009e00:	4601      	mov	r1, r0
    {
      pbuf   = (uint8_t *)pdev->dev.class_cb->GetOtherConfigDescriptor(pdev->cfg.speed, &len);
    }
#endif  
    pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    pdev->dev.pConfig_descriptor = pbuf;    
 8009e02:	f8c5 05ec 	str.w	r0, [r5, #1516]	; 0x5ec
  default: 
     USBD_CtlError(pdev , req);
    return;
  }
  
  if((len != 0)&& (req->wLength != 0))
 8009e06:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	f43f af28 	beq.w	8009c60 <USBD_StdDevReq+0x30>
 8009e10:	88e2      	ldrh	r2, [r4, #6]
 8009e12:	2a00      	cmp	r2, #0
 8009e14:	f43f af24 	beq.w	8009c60 <USBD_StdDevReq+0x30>
  {
    
    len = MIN(len , req->wLength);
 8009e18:	4293      	cmp	r3, r2
 8009e1a:	bf28      	it	cs
 8009e1c:	4613      	movcs	r3, r2
    
    USBD_CtlSendData (pdev, 
 8009e1e:	461a      	mov	r2, r3
 8009e20:	4628      	mov	r0, r5
  }
  
  if((len != 0)&& (req->wLength != 0))
  {
    
    len = MIN(len , req->wLength);
 8009e22:	f8ad 3006 	strh.w	r3, [sp, #6]
    
    USBD_CtlSendData (pdev, 
 8009e26:	f7ff fe6f 	bl	8009b08 <USBD_CtlSendData>
 8009e2a:	e719      	b.n	8009c60 <USBD_StdDevReq+0x30>
  uint8_t *pbuf;
  
  switch (req->wValue >> 8)
  {
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->dev.usr_device->GetDeviceDescriptor(pdev->cfg.speed, &len);
 8009e2c:	f8d0 35e8 	ldr.w	r3, [r0, #1512]	; 0x5e8
 8009e30:	7880      	ldrb	r0, [r0, #2]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	f10d 0106 	add.w	r1, sp, #6
 8009e38:	4798      	blx	r3
    if ((req->wLength == 64) ||( pdev->dev.device_status == USB_OTG_DEFAULT))  
 8009e3a:	88e2      	ldrh	r2, [r4, #6]
 8009e3c:	2a40      	cmp	r2, #64	; 0x40
  uint8_t *pbuf;
  
  switch (req->wValue >> 8)
  {
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->dev.usr_device->GetDeviceDescriptor(pdev->cfg.speed, &len);
 8009e3e:	4601      	mov	r1, r0
    if ((req->wLength == 64) ||( pdev->dev.device_status == USB_OTG_DEFAULT))  
 8009e40:	d003      	beq.n	8009e4a <USBD_StdDevReq+0x21a>
 8009e42:	f895 3112 	ldrb.w	r3, [r5, #274]	; 0x112
 8009e46:	2b01      	cmp	r3, #1
 8009e48:	d1dd      	bne.n	8009e06 <USBD_StdDevReq+0x1d6>
  default: 
     USBD_CtlError(pdev , req);
    return;
  }
  
  if((len != 0)&& (req->wLength != 0))
 8009e4a:	2308      	movs	r3, #8
 8009e4c:	e7e1      	b.n	8009e12 <USBD_StdDevReq+0x1e2>
    case 2: // TEST_K	
      dctl.b.tstctl = 2;
      break;
      
    case 3: // TEST_SE0_NAK
      dctl.b.tstctl = 3;
 8009e4e:	2303      	movs	r3, #3
 8009e50:	f363 1106 	bfi	r1, r3, #4, #3
      
    case 5: // TEST_FORCE_ENABLE
      dctl.b.tstctl = 5;
      break;
    }
    USB_OTG_WRITE_REG32(&pdev->regs.DREGS->DCTL, dctl.d32);
 8009e54:	6051      	str	r1, [r2, #4]
    USBD_CtlSendStatus(pdev);
 8009e56:	4628      	mov	r0, r5
 8009e58:	f7ff fe86 	bl	8009b68 <USBD_CtlSendStatus>
 8009e5c:	e700      	b.n	8009c60 <USBD_StdDevReq+0x30>
    case 1: // TEST_J
      dctl.b.tstctl = 1;
      break;
      
    case 2: // TEST_K	
      dctl.b.tstctl = 2;
 8009e5e:	2302      	movs	r3, #2
 8009e60:	f363 1106 	bfi	r1, r3, #4, #3
 8009e64:	e7f6      	b.n	8009e54 <USBD_StdDevReq+0x224>
    
    test_mode = req->wIndex >> 8;
    switch (test_mode) 
    {
    case 1: // TEST_J
      dctl.b.tstctl = 1;
 8009e66:	2301      	movs	r3, #1
 8009e68:	f363 1106 	bfi	r1, r3, #4, #3
 8009e6c:	e7f2      	b.n	8009e54 <USBD_StdDevReq+0x224>
    case 4: // TEST_PACKET
      dctl.b.tstctl = 4;
      break;
      
    case 5: // TEST_FORCE_ENABLE
      dctl.b.tstctl = 5;
 8009e6e:	2305      	movs	r3, #5
 8009e70:	f363 1106 	bfi	r1, r3, #4, #3
 8009e74:	e7ee      	b.n	8009e54 <USBD_StdDevReq+0x224>
    case 3: // TEST_SE0_NAK
      dctl.b.tstctl = 3;
      break;
      
    case 4: // TEST_PACKET
      dctl.b.tstctl = 4;
 8009e76:	2304      	movs	r3, #4
 8009e78:	f363 1106 	bfi	r1, r3, #4, #3
 8009e7c:	e7ea      	b.n	8009e54 <USBD_StdDevReq+0x224>
    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->dev.usr_device->GetConfigurationStrDescriptor(pdev->cfg.speed, &len);
      break;
      
    case USBD_IDX_INTERFACE_STR:
      pbuf = pdev->dev.usr_device->GetInterfaceStrDescriptor(pdev->cfg.speed, &len);
 8009e7e:	f8d0 35e8 	ldr.w	r3, [r0, #1512]	; 0x5e8
 8009e82:	7880      	ldrb	r0, [r0, #2]
 8009e84:	699b      	ldr	r3, [r3, #24]
 8009e86:	f10d 0106 	add.w	r1, sp, #6
 8009e8a:	4798      	blx	r3
 8009e8c:	4601      	mov	r1, r0
 8009e8e:	e7ba      	b.n	8009e06 <USBD_StdDevReq+0x1d6>
    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->dev.usr_device->GetSerialStrDescriptor(pdev->cfg.speed, &len);
      break;
      
    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->dev.usr_device->GetConfigurationStrDescriptor(pdev->cfg.speed, &len);
 8009e90:	f8d0 35e8 	ldr.w	r3, [r0, #1512]	; 0x5e8
 8009e94:	7880      	ldrb	r0, [r0, #2]
 8009e96:	695b      	ldr	r3, [r3, #20]
 8009e98:	f10d 0106 	add.w	r1, sp, #6
 8009e9c:	4798      	blx	r3
 8009e9e:	4601      	mov	r1, r0
 8009ea0:	e7b1      	b.n	8009e06 <USBD_StdDevReq+0x1d6>
    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->dev.usr_device->GetProductStrDescriptor(pdev->cfg.speed, &len);
      break;
      
    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->dev.usr_device->GetSerialStrDescriptor(pdev->cfg.speed, &len);
 8009ea2:	f8d0 35e8 	ldr.w	r3, [r0, #1512]	; 0x5e8
 8009ea6:	7880      	ldrb	r0, [r0, #2]
 8009ea8:	691b      	ldr	r3, [r3, #16]
 8009eaa:	f10d 0106 	add.w	r1, sp, #6
 8009eae:	4798      	blx	r3
 8009eb0:	4601      	mov	r1, r0
 8009eb2:	e7a8      	b.n	8009e06 <USBD_StdDevReq+0x1d6>
    case USBD_IDX_MFC_STR:
      pbuf = pdev->dev.usr_device->GetManufacturerStrDescriptor(pdev->cfg.speed, &len);
      break;
      
    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->dev.usr_device->GetProductStrDescriptor(pdev->cfg.speed, &len);
 8009eb4:	f8d0 35e8 	ldr.w	r3, [r0, #1512]	; 0x5e8
 8009eb8:	7880      	ldrb	r0, [r0, #2]
 8009eba:	68db      	ldr	r3, [r3, #12]
 8009ebc:	f10d 0106 	add.w	r1, sp, #6
 8009ec0:	4798      	blx	r3
 8009ec2:	4601      	mov	r1, r0
 8009ec4:	e79f      	b.n	8009e06 <USBD_StdDevReq+0x1d6>
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->dev.usr_device->GetLangIDStrDescriptor(pdev->cfg.speed, &len);        
      break;
      
    case USBD_IDX_MFC_STR:
      pbuf = pdev->dev.usr_device->GetManufacturerStrDescriptor(pdev->cfg.speed, &len);
 8009ec6:	f8d0 35e8 	ldr.w	r3, [r0, #1512]	; 0x5e8
 8009eca:	7880      	ldrb	r0, [r0, #2]
 8009ecc:	689b      	ldr	r3, [r3, #8]
 8009ece:	f10d 0106 	add.w	r1, sp, #6
 8009ed2:	4798      	blx	r3
 8009ed4:	4601      	mov	r1, r0
 8009ed6:	e796      	b.n	8009e06 <USBD_StdDevReq+0x1d6>
    
  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
    {
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->dev.usr_device->GetLangIDStrDescriptor(pdev->cfg.speed, &len);        
 8009ed8:	f8d0 35e8 	ldr.w	r3, [r0, #1512]	; 0x5e8
 8009edc:	7880      	ldrb	r0, [r0, #2]
 8009ede:	685b      	ldr	r3, [r3, #4]
 8009ee0:	f10d 0106 	add.w	r1, sp, #6
 8009ee4:	4798      	blx	r3
 8009ee6:	4601      	mov	r1, r0
 8009ee8:	e78d      	b.n	8009e06 <USBD_StdDevReq+0x1d6>
  uint8_t test_mode = 0;
 
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
  {
    pdev->dev.DevRemoteWakeup = 1;  
    pdev->dev.class_cb->Setup (pdev, req);   
 8009eea:	f8d0 25e0 	ldr.w	r2, [r0, #1504]	; 0x5e0
  USB_OTG_DCTL_TypeDef     dctl;
  uint8_t test_mode = 0;
 
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
  {
    pdev->dev.DevRemoteWakeup = 1;  
 8009eee:	f8c0 3114 	str.w	r3, [r0, #276]	; 0x114
    pdev->dev.class_cb->Setup (pdev, req);   
 8009ef2:	4621      	mov	r1, r4
 8009ef4:	6893      	ldr	r3, [r2, #8]
 8009ef6:	4798      	blx	r3
    USBD_CtlSendStatus(pdev);
 8009ef8:	4628      	mov	r0, r5
 8009efa:	f7ff fe35 	bl	8009b68 <USBD_CtlSendStatus>
 8009efe:	e6af      	b.n	8009c60 <USBD_StdDevReq+0x30>
      {
        pdev->dev.device_status  = USB_OTG_ADDRESSED;
      } 
      else 
      {
        pdev->dev.device_status  = USB_OTG_DEFAULT; 
 8009f00:	2301      	movs	r3, #1
 8009f02:	f885 3112 	strb.w	r3, [r5, #274]	; 0x112
 8009f06:	e6ab      	b.n	8009c60 <USBD_StdDevReq+0x30>
      break;
      
    case USB_OTG_CONFIGURED:
      if (cfgidx == 0) 
      {                           
        pdev->dev.device_status = USB_OTG_ADDRESSED;
 8009f08:	2302      	movs	r3, #2
        pdev->dev.device_config = cfgidx;          
 8009f0a:	f880 1110 	strb.w	r1, [r0, #272]	; 0x110
      break;
      
    case USB_OTG_CONFIGURED:
      if (cfgidx == 0) 
      {                           
        pdev->dev.device_status = USB_OTG_ADDRESSED;
 8009f0e:	f880 3112 	strb.w	r3, [r0, #274]	; 0x112
        pdev->dev.device_config = cfgidx;          
        USBD_ClrCfg(pdev , cfgidx);
 8009f12:	f7ff fdf1 	bl	8009af8 <USBD_ClrCfg>
        USBD_CtlSendStatus(pdev);
 8009f16:	4628      	mov	r0, r5
 8009f18:	f7ff fe26 	bl	8009b68 <USBD_CtlSendStatus>
 8009f1c:	e6a0      	b.n	8009c60 <USBD_StdDevReq+0x30>
           ((req->wIndex & 0xFF) == 0))
  {
    dctl.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DCTL);
    
    test_mode = req->wIndex >> 8;
    switch (test_mode) 
 8009f1e:	4601      	mov	r1, r0
 8009f20:	e798      	b.n	8009e54 <USBD_StdDevReq+0x224>
 8009f22:	bf00      	nop
 8009f24:	20000a18 	.word	0x20000a18
 8009f28:	20000a14 	.word	0x20000a14

08009f2c <USBD_StdItfReq>:
* @param  pdev: USB OTG device instance
* @param  req: usb request
* @retval status
*/
USBD_Status  USBD_StdItfReq (USB_OTG_CORE_HANDLE  *pdev, USB_SETUP_REQ  *req)
{
 8009f2c:	b538      	push	{r3, r4, r5, lr}
  USBD_Status ret = USBD_OK; 
  
  switch (pdev->dev.device_status) 
 8009f2e:	f890 3112 	ldrb.w	r3, [r0, #274]	; 0x112
 8009f32:	2b03      	cmp	r3, #3
* @param  pdev: USB OTG device instance
* @param  req: usb request
* @retval status
*/
USBD_Status  USBD_StdItfReq (USB_OTG_CORE_HANDLE  *pdev, USB_SETUP_REQ  *req)
{
 8009f34:	4604      	mov	r4, r0
 8009f36:	460d      	mov	r5, r1
  USBD_Status ret = USBD_OK; 
  
  switch (pdev->dev.device_status) 
 8009f38:	d102      	bne.n	8009f40 <USBD_StdItfReq+0x14>
  {
  case USB_OTG_CONFIGURED:
    
    if (LOBYTE(req->wIndex) <= USBD_ITF_MAX_NUM) 
 8009f3a:	790b      	ldrb	r3, [r1, #4]
 8009f3c:	2b01      	cmp	r3, #1
 8009f3e:	d903      	bls.n	8009f48 <USBD_StdItfReq+0x1c>
       USBD_CtlError(pdev , req);
    }
    break;
    
  default:
     USBD_CtlError(pdev , req);
 8009f40:	f7ff fe5c 	bl	8009bfc <USBD_CtlError>
    break;
  }
  return ret;
}
 8009f44:	2000      	movs	r0, #0
 8009f46:	bd38      	pop	{r3, r4, r5, pc}
  {
  case USB_OTG_CONFIGURED:
    
    if (LOBYTE(req->wIndex) <= USBD_ITF_MAX_NUM) 
    {
      pdev->dev.class_cb->Setup (pdev, req); 
 8009f48:	f8d0 35e0 	ldr.w	r3, [r0, #1504]	; 0x5e0
 8009f4c:	689b      	ldr	r3, [r3, #8]
 8009f4e:	4798      	blx	r3
      
      if((req->wLength == 0)&& (ret == USBD_OK))
 8009f50:	88eb      	ldrh	r3, [r5, #6]
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d1f6      	bne.n	8009f44 <USBD_StdItfReq+0x18>
      {
         USBD_CtlSendStatus(pdev);
 8009f56:	4620      	mov	r0, r4
 8009f58:	f7ff fe06 	bl	8009b68 <USBD_CtlSendStatus>
 8009f5c:	e7f2      	b.n	8009f44 <USBD_StdItfReq+0x18>
 8009f5e:	bf00      	nop

08009f60 <USBD_StdEPReq>:
* @param  pdev: USB OTG device instance
* @param  req: usb request
* @retval status
*/
USBD_Status  USBD_StdEPReq (USB_OTG_CORE_HANDLE  *pdev, USB_SETUP_REQ  *req)
{
 8009f60:	b570      	push	{r4, r5, r6, lr}
  uint8_t   ep_addr;
  USBD_Status ret = USBD_OK; 
  
  ep_addr  = LOBYTE(req->wIndex);   
  
  switch (req->bRequest) 
 8009f62:	784b      	ldrb	r3, [r1, #1]
{
  
  uint8_t   ep_addr;
  USBD_Status ret = USBD_OK; 
  
  ep_addr  = LOBYTE(req->wIndex);   
 8009f64:	888a      	ldrh	r2, [r1, #4]
  
  switch (req->bRequest) 
 8009f66:	2b01      	cmp	r3, #1
* @param  pdev: USB OTG device instance
* @param  req: usb request
* @retval status
*/
USBD_Status  USBD_StdEPReq (USB_OTG_CORE_HANDLE  *pdev, USB_SETUP_REQ  *req)
{
 8009f68:	460c      	mov	r4, r1
 8009f6a:	4605      	mov	r5, r0
  
  uint8_t   ep_addr;
  USBD_Status ret = USBD_OK; 
  
  ep_addr  = LOBYTE(req->wIndex);   
 8009f6c:	b2d6      	uxtb	r6, r2
  
  switch (req->bRequest) 
 8009f6e:	d021      	beq.n	8009fb4 <USBD_StdEPReq+0x54>
 8009f70:	d316      	bcc.n	8009fa0 <USBD_StdEPReq+0x40>
 8009f72:	2b03      	cmp	r3, #3
 8009f74:	d112      	bne.n	8009f9c <USBD_StdEPReq+0x3c>
  {
    
  case USB_REQ_SET_FEATURE :
    
    switch (pdev->dev.device_status) 
 8009f76:	f890 3112 	ldrb.w	r3, [r0, #274]	; 0x112
 8009f7a:	2b02      	cmp	r3, #2
 8009f7c:	d014      	beq.n	8009fa8 <USBD_StdEPReq+0x48>
 8009f7e:	2b03      	cmp	r3, #3
 8009f80:	d13e      	bne.n	800a000 <USBD_StdEPReq+0xa0>
        DCD_EP_Stall(pdev , ep_addr);
      }
      break;	
      
    case USB_OTG_CONFIGURED:   
      if (req->wValue == USB_FEATURE_EP_HALT)
 8009f82:	884b      	ldrh	r3, [r1, #2]
 8009f84:	b90b      	cbnz	r3, 8009f8a <USBD_StdEPReq+0x2a>
      {
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8009f86:	0673      	lsls	r3, r6, #25
 8009f88:	d14f      	bne.n	800a02a <USBD_StdEPReq+0xca>
      if (req->wValue == USB_FEATURE_EP_HALT)
      {
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
        {        
          DCD_EP_ClrStall(pdev , ep_addr);
          pdev->dev.class_cb->Setup (pdev, req);
 8009f8a:	f8d5 35e0 	ldr.w	r3, [r5, #1504]	; 0x5e0
 8009f8e:	4621      	mov	r1, r4
 8009f90:	689b      	ldr	r3, [r3, #8]
 8009f92:	4628      	mov	r0, r5
 8009f94:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8009f96:	4628      	mov	r0, r5
 8009f98:	f7ff fde6 	bl	8009b68 <USBD_CtlSendStatus>
    
  default:
    break;
  }
  return ret;
}
 8009f9c:	2000      	movs	r0, #0
 8009f9e:	bd70      	pop	{r4, r5, r6, pc}
      break;    
    }
    break;
    
  case USB_REQ_GET_STATUS:                  
    switch (pdev->dev.device_status) 
 8009fa0:	f890 3112 	ldrb.w	r3, [r0, #274]	; 0x112
 8009fa4:	2b02      	cmp	r3, #2
 8009fa6:	d114      	bne.n	8009fd2 <USBD_StdEPReq+0x72>
    {
    case USB_OTG_ADDRESSED:          
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8009fa8:	0672      	lsls	r2, r6, #25
 8009faa:	d0f7      	beq.n	8009f9c <USBD_StdEPReq+0x3c>
      {
        DCD_EP_Stall(pdev , ep_addr);
 8009fac:	4631      	mov	r1, r6
 8009fae:	f001 f813 	bl	800afd8 <DCD_EP_Stall>
 8009fb2:	e7f3      	b.n	8009f9c <USBD_StdEPReq+0x3c>
    }
    break;
    
  case USB_REQ_CLEAR_FEATURE :
    
    switch (pdev->dev.device_status) 
 8009fb4:	f890 3112 	ldrb.w	r3, [r0, #274]	; 0x112
 8009fb8:	2b02      	cmp	r3, #2
 8009fba:	d0f5      	beq.n	8009fa8 <USBD_StdEPReq+0x48>
 8009fbc:	2b03      	cmp	r3, #3
 8009fbe:	d11f      	bne.n	800a000 <USBD_StdEPReq+0xa0>
        DCD_EP_Stall(pdev , ep_addr);
      }
      break;	
      
    case USB_OTG_CONFIGURED:   
      if (req->wValue == USB_FEATURE_EP_HALT)
 8009fc0:	884b      	ldrh	r3, [r1, #2]
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d1ea      	bne.n	8009f9c <USBD_StdEPReq+0x3c>
      {
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8009fc6:	0671      	lsls	r1, r6, #25
 8009fc8:	d0e5      	beq.n	8009f96 <USBD_StdEPReq+0x36>
        {        
          DCD_EP_ClrStall(pdev , ep_addr);
 8009fca:	4631      	mov	r1, r6
 8009fcc:	f001 f822 	bl	800b014 <DCD_EP_ClrStall>
 8009fd0:	e7db      	b.n	8009f8a <USBD_StdEPReq+0x2a>
      break;    
    }
    break;
    
  case USB_REQ_GET_STATUS:                  
    switch (pdev->dev.device_status) 
 8009fd2:	2b03      	cmp	r3, #3
 8009fd4:	d114      	bne.n	800a000 <USBD_StdEPReq+0xa0>
      break;	
      
    case USB_OTG_CONFIGURED:         
      
      
      if ((ep_addr & 0x80)== 0x80)
 8009fd6:	0613      	lsls	r3, r2, #24
 8009fd8:	d416      	bmi.n	800a008 <USBD_StdEPReq+0xa8>
          USBD_ep_status = 0x0000;  
        }
      }
      else if ((ep_addr & 0x80)== 0x00)
      {
        if(pdev->dev.out_ep[ep_addr].is_stall)
 8009fda:	eb06 0686 	add.w	r6, r6, r6, lsl #2
 8009fde:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
 8009fe2:	f896 3372 	ldrb.w	r3, [r6, #882]	; 0x372
 8009fe6:	b9cb      	cbnz	r3, 800a01c <USBD_StdEPReq+0xbc>
        {
          USBD_ep_status = 0x0001;     
        }
        else
        {
          USBD_ep_status = 0x0000;  
 8009fe8:	f640 2310 	movw	r3, #2576	; 0xa10
 8009fec:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009ff0:	2200      	movs	r2, #0
 8009ff2:	60da      	str	r2, [r3, #12]
        else 
        {
          USBD_ep_status = 0x0000;     
        }      
      }
      USBD_CtlSendData (pdev,
 8009ff4:	4628      	mov	r0, r5
 8009ff6:	490f      	ldr	r1, [pc, #60]	; (800a034 <USBD_StdEPReq+0xd4>)
 8009ff8:	2202      	movs	r2, #2
 8009ffa:	f7ff fd85 	bl	8009b08 <USBD_CtlSendData>
                        (uint8_t *)&USBD_ep_status,
                        2);
      break;
 8009ffe:	e7cd      	b.n	8009f9c <USBD_StdEPReq+0x3c>
      
    default:                         
       USBD_CtlError(pdev , req);
 800a000:	f7ff fdfc 	bl	8009bfc <USBD_CtlError>
    
  default:
    break;
  }
  return ret;
}
 800a004:	2000      	movs	r0, #0
 800a006:	bd70      	pop	{r4, r5, r6, pc}
    case USB_OTG_CONFIGURED:         
      
      
      if ((ep_addr & 0x80)== 0x80)
      {
        if(pdev->dev.in_ep[ep_addr & 0x7F].is_stall)
 800a008:	f006 067f 	and.w	r6, r6, #127	; 0x7f
 800a00c:	eb06 0686 	add.w	r6, r6, r6, lsl #2
 800a010:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
 800a014:	f896 311a 	ldrb.w	r3, [r6, #282]	; 0x11a
 800a018:	2b00      	cmp	r3, #0
 800a01a:	d0e5      	beq.n	8009fe8 <USBD_StdEPReq+0x88>
        {
          USBD_ep_status = 0x0001;     
 800a01c:	f640 2310 	movw	r3, #2576	; 0xa10
 800a020:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a024:	2201      	movs	r2, #1
 800a026:	60da      	str	r2, [r3, #12]
 800a028:	e7e4      	b.n	8009ff4 <USBD_StdEPReq+0x94>
    case USB_OTG_CONFIGURED:   
      if (req->wValue == USB_FEATURE_EP_HALT)
      {
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
        { 
          DCD_EP_Stall(pdev , ep_addr);
 800a02a:	4631      	mov	r1, r6
 800a02c:	f000 ffd4 	bl	800afd8 <DCD_EP_Stall>
 800a030:	e7ab      	b.n	8009f8a <USBD_StdEPReq+0x2a>
 800a032:	bf00      	nop
 800a034:	20000a1c 	.word	0x20000a1c

0800a038 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a038:	b430      	push	{r4, r5}
  uint8_t idx = 0;
  
  if (desc != NULL) 
 800a03a:	b1f0      	cbz	r0, 800a07a <USBD_GetString+0x42>
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
    uint8_t  len = 0;

    while (*buf != NULL) 
 800a03c:	7803      	ldrb	r3, [r0, #0]
 800a03e:	b1f3      	cbz	r3, 800a07e <USBD_GetString+0x46>
 800a040:	4604      	mov	r4, r0
 800a042:	2300      	movs	r3, #0
 800a044:	f814 5f01 	ldrb.w	r5, [r4, #1]!
    {
        len++;
 800a048:	3301      	adds	r3, #1
 800a04a:	b2db      	uxtb	r3, r3
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
    uint8_t  len = 0;

    while (*buf != NULL) 
 800a04c:	2d00      	cmp	r5, #0
 800a04e:	d1f9      	bne.n	800a044 <USBD_GetString+0xc>
 800a050:	005b      	lsls	r3, r3, #1
 800a052:	3302      	adds	r3, #2
 800a054:	b2dc      	uxtb	r4, r3
  
  if (desc != NULL) 
  {
    *len =  USBD_GetLen(desc) * 2 + 2;    
    unicode[idx++] = *len;
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 800a056:	2503      	movs	r5, #3
{
  uint8_t idx = 0;
  
  if (desc != NULL) 
  {
    *len =  USBD_GetLen(desc) * 2 + 2;    
 800a058:	8013      	strh	r3, [r2, #0]
    unicode[idx++] = *len;
 800a05a:	700c      	strb	r4, [r1, #0]
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 800a05c:	704d      	strb	r5, [r1, #1]
    
    while (*desc != NULL) 
 800a05e:	7802      	ldrb	r2, [r0, #0]
 800a060:	b15a      	cbz	r2, 800a07a <USBD_GetString+0x42>
  
  if (desc != NULL) 
  {
    *len =  USBD_GetLen(desc) * 2 + 2;    
    unicode[idx++] = *len;
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 800a062:	2302      	movs	r3, #2
    
    while (*desc != NULL) 
    {
      unicode[idx++] = *desc++;
      unicode[idx++] =  0x00;
 800a064:	2500      	movs	r5, #0
    unicode[idx++] = *len;
    unicode[idx++] =  USB_DESC_TYPE_STRING;
    
    while (*desc != NULL) 
    {
      unicode[idx++] = *desc++;
 800a066:	1c5c      	adds	r4, r3, #1
 800a068:	b2e4      	uxtb	r4, r4
 800a06a:	54ca      	strb	r2, [r1, r3]
      unicode[idx++] =  0x00;
 800a06c:	550d      	strb	r5, [r1, r4]
  {
    *len =  USBD_GetLen(desc) * 2 + 2;    
    unicode[idx++] = *len;
    unicode[idx++] =  USB_DESC_TYPE_STRING;
    
    while (*desc != NULL) 
 800a06e:	f810 2f01 	ldrb.w	r2, [r0, #1]!
    {
      unicode[idx++] = *desc++;
      unicode[idx++] =  0x00;
 800a072:	3302      	adds	r3, #2
 800a074:	b2db      	uxtb	r3, r3
  {
    *len =  USBD_GetLen(desc) * 2 + 2;    
    unicode[idx++] = *len;
    unicode[idx++] =  USB_DESC_TYPE_STRING;
    
    while (*desc != NULL) 
 800a076:	2a00      	cmp	r2, #0
 800a078:	d1f5      	bne.n	800a066 <USBD_GetString+0x2e>
    {
      unicode[idx++] = *desc++;
      unicode[idx++] =  0x00;
    }
  } 
}
 800a07a:	bc30      	pop	{r4, r5}
 800a07c:	4770      	bx	lr
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
    uint8_t  len = 0;

    while (*buf != NULL) 
 800a07e:	2402      	movs	r4, #2
 800a080:	4623      	mov	r3, r4
 800a082:	e7e8      	b.n	800a056 <USBD_GetString+0x1e>

0800a084 <usbd_cdc_EP0_RxReady>:
  *         Data received on control endpoint
  * @param  pdev: device device instance
  * @retval status
  */
static uint8_t  usbd_cdc_EP0_RxReady (void  *pdev)
{ 
 800a084:	b538      	push	{r3, r4, r5, lr}
  if (cdcCmd != NO_CMD)
 800a086:	f240 04d8 	movw	r4, #216	; 0xd8
 800a08a:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800a08e:	6820      	ldr	r0, [r4, #0]
 800a090:	28ff      	cmp	r0, #255	; 0xff
 800a092:	d010      	beq.n	800a0b6 <usbd_cdc_EP0_RxReady+0x32>
  {
    /* Process the data */
    APP_FOPS.pIf_Ctrl(cdcCmd, CmdBuff, cdcLen);
 800a094:	f240 0244 	movw	r2, #68	; 0x44
 800a098:	f640 2320 	movw	r3, #2592	; 0xa20
 800a09c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a0a0:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800a0a4:	f241 11c8 	movw	r1, #4552	; 0x11c8
 800a0a8:	6895      	ldr	r5, [r2, #8]
 800a0aa:	681a      	ldr	r2, [r3, #0]
 800a0ac:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800a0b0:	47a8      	blx	r5
    
    /* Reset the command variable to default value */
    cdcCmd = NO_CMD;
 800a0b2:	23ff      	movs	r3, #255	; 0xff
 800a0b4:	6023      	str	r3, [r4, #0]
  }
  
  return USBD_OK;
}
 800a0b6:	2000      	movs	r0, #0
 800a0b8:	bd38      	pop	{r3, r4, r5, pc}
 800a0ba:	bf00      	nop

0800a0bc <USBD_cdc_GetCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_cdc_GetCfgDesc (uint8_t speed, uint16_t *length)
{
  *length = sizeof (usbd_cdc_CfgDesc);
 800a0bc:	2343      	movs	r3, #67	; 0x43
 800a0be:	800b      	strh	r3, [r1, #0]
  return usbd_cdc_CfgDesc;
}
 800a0c0:	4800      	ldr	r0, [pc, #0]	; (800a0c4 <USBD_cdc_GetCfgDesc+0x8>)
 800a0c2:	4770      	bx	lr
 800a0c4:	200000dc 	.word	0x200000dc

0800a0c8 <usbd_cdc_SOF>:
  * @param  pdev: instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  usbd_cdc_SOF (void *pdev)
{      
 800a0c8:	b570      	push	{r4, r5, r6, lr}
  static uint32_t FrameCount = 0;
  
  if (FrameCount++ == CDC_IN_FRAME_INTERVAL)
 800a0ca:	f640 2420 	movw	r4, #2592	; 0xa20
 800a0ce:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800a0d2:	6863      	ldr	r3, [r4, #4]
 800a0d4:	1c5a      	adds	r2, r3, #1
 800a0d6:	2b05      	cmp	r3, #5
 800a0d8:	6062      	str	r2, [r4, #4]
 800a0da:	d001      	beq.n	800a0e0 <usbd_cdc_SOF+0x18>
    /* Check the data to be sent through IN pipe */
    Handle_USBAsynchXfer(pdev);
  }
  
  return USBD_OK;
}
 800a0dc:	2000      	movs	r0, #0
 800a0de:	bd70      	pop	{r4, r5, r6, pc}
static void Handle_USBAsynchXfer (void *pdev)
{
  uint16_t USB_Tx_ptr;
  uint16_t USB_Tx_length;
  
  if(USB_Tx_State != 1)
 800a0e0:	7a22      	ldrb	r2, [r4, #8]
  static uint32_t FrameCount = 0;
  
  if (FrameCount++ == CDC_IN_FRAME_INTERVAL)
  {
    /* Reset the frame counter */
    FrameCount = 0;
 800a0e2:	2300      	movs	r3, #0
static void Handle_USBAsynchXfer (void *pdev)
{
  uint16_t USB_Tx_ptr;
  uint16_t USB_Tx_length;
  
  if(USB_Tx_State != 1)
 800a0e4:	2a01      	cmp	r2, #1
  static uint32_t FrameCount = 0;
  
  if (FrameCount++ == CDC_IN_FRAME_INTERVAL)
  {
    /* Reset the frame counter */
    FrameCount = 0;
 800a0e6:	6063      	str	r3, [r4, #4]
static void Handle_USBAsynchXfer (void *pdev)
{
  uint16_t USB_Tx_ptr;
  uint16_t USB_Tx_length;
  
  if(USB_Tx_State != 1)
 800a0e8:	d0f8      	beq.n	800a0dc <usbd_cdc_SOF+0x14>
  {
    if (APP_Rx_ptr_out == APP_RX_DATA_SIZE)
 800a0ea:	68e1      	ldr	r1, [r4, #12]
    {
      APP_Rx_ptr_out = 0;
    }
    
    if(APP_Rx_ptr_out == APP_Rx_ptr_in) 
 800a0ec:	6925      	ldr	r5, [r4, #16]
  uint16_t USB_Tx_ptr;
  uint16_t USB_Tx_length;
  
  if(USB_Tx_State != 1)
  {
    if (APP_Rx_ptr_out == APP_RX_DATA_SIZE)
 800a0ee:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 800a0f2:	d029      	beq.n	800a148 <usbd_cdc_SOF+0x80>
    {
      APP_Rx_ptr_out = 0;
    }
    
    if(APP_Rx_ptr_out == APP_Rx_ptr_in) 
 800a0f4:	42a9      	cmp	r1, r5
 800a0f6:	d02c      	beq.n	800a152 <usbd_cdc_SOF+0x8a>
 800a0f8:	bf98      	it	ls
 800a0fa:	b28e      	uxthls	r6, r1
    {
      USB_Tx_State = 0; 
      return;
    }
    
    if(APP_Rx_ptr_out > APP_Rx_ptr_in) /* rollback */
 800a0fc:	d921      	bls.n	800a142 <usbd_cdc_SOF+0x7a>
    { 
      APP_Rx_length = APP_RX_DATA_SIZE - APP_Rx_ptr_out;
 800a0fe:	f5c1 6500 	rsb	r5, r1, #2048	; 0x800
 800a102:	6165      	str	r5, [r4, #20]
 800a104:	b28e      	uxth	r6, r1
    }
#ifdef USB_OTG_HS_INTERNAL_DMA_ENABLED
     APP_Rx_length &= ~0x03;
#endif /* USB_OTG_HS_INTERNAL_DMA_ENABLED */
    
    if (APP_Rx_length > CDC_DATA_IN_PACKET_SIZE)
 800a106:	f8d0 35ec 	ldr.w	r3, [r0, #1516]	; 0x5ec
 800a10a:	f8b3 3039 	ldrh.w	r3, [r3, #57]	; 0x39
 800a10e:	42ab      	cmp	r3, r5
    {
      USB_Tx_ptr = APP_Rx_ptr_out;
      USB_Tx_length = APP_Rx_length;
      
      APP_Rx_ptr_out += APP_Rx_length;
      APP_Rx_length = 0;
 800a110:	bf24      	itt	cs
 800a112:	2200      	movcs	r2, #0
 800a114:	6162      	strcs	r2, [r4, #20]
    }
    USB_Tx_State = 1; 

    DCD_EP_Tx (pdev,
 800a116:	f241 12d0 	movw	r2, #4560	; 0x11d0
    else
    {
      USB_Tx_ptr = APP_Rx_ptr_out;
      USB_Tx_length = APP_Rx_length;
      
      APP_Rx_ptr_out += APP_Rx_length;
 800a11a:	bf2e      	itee	cs
 800a11c:	1949      	addcs	r1, r1, r5
    if (APP_Rx_length > CDC_DATA_IN_PACKET_SIZE)
    {
      USB_Tx_ptr = APP_Rx_ptr_out;
      USB_Tx_length = CDC_DATA_IN_PACKET_SIZE;
      
      APP_Rx_ptr_out += CDC_DATA_IN_PACKET_SIZE;	
 800a11e:	18c9      	addcc	r1, r1, r3
      APP_Rx_length -= CDC_DATA_IN_PACKET_SIZE;
 800a120:	ebc3 0505 	rsbcc	r5, r3, r5
      APP_Rx_ptr_out += APP_Rx_length;
      APP_Rx_length = 0;
    }
    USB_Tx_State = 1; 

    DCD_EP_Tx (pdev,
 800a124:	f2c2 0200 	movt	r2, #8192	; 0x2000
    if (APP_Rx_length > CDC_DATA_IN_PACKET_SIZE)
    {
      USB_Tx_ptr = APP_Rx_ptr_out;
      USB_Tx_length = CDC_DATA_IN_PACKET_SIZE;
      
      APP_Rx_ptr_out += CDC_DATA_IN_PACKET_SIZE;	
 800a128:	bf39      	ittee	cc
 800a12a:	60e1      	strcc	r1, [r4, #12]
      APP_Rx_length -= CDC_DATA_IN_PACKET_SIZE;
 800a12c:	6165      	strcc	r5, [r4, #20]
    else
    {
      USB_Tx_ptr = APP_Rx_ptr_out;
      USB_Tx_length = APP_Rx_length;
      
      APP_Rx_ptr_out += APP_Rx_length;
 800a12e:	60e1      	strcs	r1, [r4, #12]
 800a130:	b2ab      	uxthcs	r3, r5
      APP_Rx_length = 0;
    }
    USB_Tx_State = 1; 

    DCD_EP_Tx (pdev,
 800a132:	4432      	add	r2, r6
      USB_Tx_length = APP_Rx_length;
      
      APP_Rx_ptr_out += APP_Rx_length;
      APP_Rx_length = 0;
    }
    USB_Tx_State = 1; 
 800a134:	2501      	movs	r5, #1

    DCD_EP_Tx (pdev,
 800a136:	2181      	movs	r1, #129	; 0x81
      USB_Tx_length = APP_Rx_length;
      
      APP_Rx_ptr_out += APP_Rx_length;
      APP_Rx_length = 0;
    }
    USB_Tx_State = 1; 
 800a138:	7225      	strb	r5, [r4, #8]

    DCD_EP_Tx (pdev,
 800a13a:	f000 ff31 	bl	800afa0 <DCD_EP_Tx>
    /* Check the data to be sent through IN pipe */
    Handle_USBAsynchXfer(pdev);
  }
  
  return USBD_OK;
}
 800a13e:	2000      	movs	r0, #0
 800a140:	bd70      	pop	{r4, r5, r6, pc}
      APP_Rx_length = APP_RX_DATA_SIZE - APP_Rx_ptr_out;
    
    }
    else 
    {
      APP_Rx_length = APP_Rx_ptr_in - APP_Rx_ptr_out;
 800a142:	1a6d      	subs	r5, r5, r1
 800a144:	6165      	str	r5, [r4, #20]
 800a146:	e7de      	b.n	800a106 <usbd_cdc_SOF+0x3e>
  
  if(USB_Tx_State != 1)
  {
    if (APP_Rx_ptr_out == APP_RX_DATA_SIZE)
    {
      APP_Rx_ptr_out = 0;
 800a148:	60e3      	str	r3, [r4, #12]
    }
    
    if(APP_Rx_ptr_out == APP_Rx_ptr_in) 
 800a14a:	461e      	mov	r6, r3
 800a14c:	4619      	mov	r1, r3
 800a14e:	2d00      	cmp	r5, #0
 800a150:	d1f7      	bne.n	800a142 <usbd_cdc_SOF+0x7a>
    {
      USB_Tx_State = 0; 
 800a152:	2300      	movs	r3, #0
 800a154:	7223      	strb	r3, [r4, #8]
 800a156:	e7c1      	b.n	800a0dc <usbd_cdc_SOF+0x14>

0800a158 <usbd_cdc_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  usbd_cdc_DataOut (void *pdev, uint8_t epnum)
{      
 800a158:	b538      	push	{r3, r4, r5, lr}
  uint16_t USB_Rx_Cnt;
  
  /* Get the received data buffer and update the counter */
  USB_Rx_Cnt = ((USB_OTG_CORE_HANDLE*)pdev)->dev.out_ep[epnum].xfer_count;
 800a15a:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  
  /* USB data will be immediately processed, this allow next USB traffic being 
     NAKed till the end of the application Xfer */
  APP_FOPS.pIf_DataRx(USB_Rx_Buffer, USB_Rx_Cnt);
 800a15e:	f240 0344 	movw	r3, #68	; 0x44
static uint8_t  usbd_cdc_DataOut (void *pdev, uint8_t epnum)
{      
  uint16_t USB_Rx_Cnt;
  
  /* Get the received data buffer and update the counter */
  USB_Rx_Cnt = ((USB_OTG_CORE_HANDLE*)pdev)->dev.out_ep[epnum].xfer_count;
 800a162:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
  
  /* USB data will be immediately processed, this allow next USB traffic being 
     NAKed till the end of the application Xfer */
  APP_FOPS.pIf_DataRx(USB_Rx_Buffer, USB_Rx_Cnt);
 800a166:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a16a:	f241 1488 	movw	r4, #4488	; 0x1188
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  usbd_cdc_DataOut (void *pdev, uint8_t epnum)
{      
 800a16e:	4605      	mov	r5, r0
  /* Get the received data buffer and update the counter */
  USB_Rx_Cnt = ((USB_OTG_CORE_HANDLE*)pdev)->dev.out_ep[epnum].xfer_count;
  
  /* USB data will be immediately processed, this allow next USB traffic being 
     NAKed till the end of the application Xfer */
  APP_FOPS.pIf_DataRx(USB_Rx_Buffer, USB_Rx_Cnt);
 800a170:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800a174:	f8b1 1388 	ldrh.w	r1, [r1, #904]	; 0x388
 800a178:	691b      	ldr	r3, [r3, #16]
 800a17a:	4620      	mov	r0, r4
 800a17c:	4798      	blx	r3
  
  /* Prepare Out endpoint to receive next packet */
  DCD_EP_PrepareRx(pdev,
 800a17e:	f8d5 35ec 	ldr.w	r3, [r5, #1516]	; 0x5ec
 800a182:	4622      	mov	r2, r4
 800a184:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800a188:	4628      	mov	r0, r5
 800a18a:	2101      	movs	r1, #1
 800a18c:	f000 feec 	bl	800af68 <DCD_EP_PrepareRx>
                   CDC_OUT_EP,
                   (uint8_t*)(USB_Rx_Buffer),
                   CDC_DATA_OUT_PACKET_SIZE);

  return USBD_OK;
}
 800a190:	2000      	movs	r0, #0
 800a192:	bd38      	pop	{r3, r4, r5, pc}

0800a194 <usbd_cdc_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  usbd_cdc_Setup (void  *pdev, 
                                USB_SETUP_REQ *req)
{
 800a194:	b570      	push	{r4, r5, r6, lr}
  uint16_t len;
  uint8_t  *pbuf;
  
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a196:	780b      	ldrb	r3, [r1, #0]
 800a198:	f013 0560 	ands.w	r5, r3, #96	; 0x60
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  usbd_cdc_Setup (void  *pdev, 
                                USB_SETUP_REQ *req)
{
 800a19c:	460c      	mov	r4, r1
 800a19e:	4606      	mov	r6, r0
  uint16_t len;
  uint8_t  *pbuf;
  
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a1a0:	d01e      	beq.n	800a1e0 <usbd_cdc_Setup+0x4c>
 800a1a2:	2d20      	cmp	r5, #32
 800a1a4:	d118      	bne.n	800a1d8 <usbd_cdc_Setup+0x44>
  {
    /* CDC Class Requests -------------------------------*/
  case USB_REQ_TYPE_CLASS :
      /* Check if the request is a data setup packet */
      if (req->wLength)
 800a1a6:	88cd      	ldrh	r5, [r1, #6]
 800a1a8:	2d00      	cmp	r5, #0
 800a1aa:	d054      	beq.n	800a256 <usbd_cdc_Setup+0xc2>
      {
        /* Check if the request is Device-to-Host */
        if (req->bmRequest & 0x80)
 800a1ac:	061b      	lsls	r3, r3, #24
 800a1ae:	d436      	bmi.n	800a21e <usbd_cdc_Setup+0x8a>
                            req->wLength);          
        }
        else /* Host-to-Device requeset */
        {
          /* Set the value of the current command to be processed */
          cdcCmd = req->bRequest;
 800a1b0:	f240 06d8 	movw	r6, #216	; 0xd8
          cdcLen = req->wLength;
 800a1b4:	f640 2320 	movw	r3, #2592	; 0xa20
                            req->wLength);          
        }
        else /* Host-to-Device requeset */
        {
          /* Set the value of the current command to be processed */
          cdcCmd = req->bRequest;
 800a1b8:	784c      	ldrb	r4, [r1, #1]
 800a1ba:	f2c2 0600 	movt	r6, #8192	; 0x2000
          cdcLen = req->wLength;
 800a1be:	f2c2 0300 	movt	r3, #8192	; 0x2000
          
          /* Prepare the reception of the buffer over EP0
          Next step: the received data will be managed in usbd_cdc_EP0_TxSent() 
          function. */
          USBD_CtlPrepareRx (pdev,
 800a1c2:	f241 11c8 	movw	r1, #4552	; 0x11c8
 800a1c6:	462a      	mov	r2, r5
 800a1c8:	f2c2 0100 	movt	r1, #8192	; 0x2000
                            req->wLength);          
        }
        else /* Host-to-Device requeset */
        {
          /* Set the value of the current command to be processed */
          cdcCmd = req->bRequest;
 800a1cc:	6034      	str	r4, [r6, #0]
          cdcLen = req->wLength;
 800a1ce:	601d      	str	r5, [r3, #0]
          
          /* Prepare the reception of the buffer over EP0
          Next step: the received data will be managed in usbd_cdc_EP0_TxSent() 
          function. */
          USBD_CtlPrepareRx (pdev,
 800a1d0:	f7ff fcb2 	bl	8009b38 <USBD_CtlPrepareRx>
      {
        /* Transfer the command to the interface layer */
        APP_FOPS.pIf_Ctrl(req->bRequest, NULL, 0);
      }
      
      return USBD_OK;
 800a1d4:	2000      	movs	r0, #0
 800a1d6:	bd70      	pop	{r4, r5, r6, pc}
      
    default:
      USBD_CtlError (pdev, req);
 800a1d8:	f7ff fd10 	bl	8009bfc <USBD_CtlError>
      return USBD_FAIL;
 800a1dc:	2002      	movs	r0, #2
 800a1de:	bd70      	pop	{r4, r5, r6, pc}
    
      
      
    /* Standard Requests -------------------------------*/
  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800a1e0:	784b      	ldrb	r3, [r1, #1]
 800a1e2:	2b0a      	cmp	r3, #10
 800a1e4:	d031      	beq.n	800a24a <usbd_cdc_Setup+0xb6>
 800a1e6:	2b0b      	cmp	r3, #11
 800a1e8:	d00f      	beq.n	800a20a <usbd_cdc_Setup+0x76>
 800a1ea:	2b06      	cmp	r3, #6
 800a1ec:	d1f2      	bne.n	800a1d4 <usbd_cdc_Setup+0x40>
    {
    case USB_REQ_GET_DESCRIPTOR: 
      if( (req->wValue >> 8) == CDC_DESCRIPTOR_TYPE)
 800a1ee:	884b      	ldrh	r3, [r1, #2]
 800a1f0:	0a1b      	lsrs	r3, r3, #8
 800a1f2:	2b21      	cmp	r3, #33	; 0x21
 800a1f4:	d103      	bne.n	800a1fe <usbd_cdc_Setup+0x6a>
#ifdef USB_OTG_HS_INTERNAL_DMA_ENABLED
        pbuf = usbd_cdc_Desc;   
#else
        pbuf = usbd_cdc_CfgDesc + 9 + (9 * USBD_ITF_MAX_NUM);
#endif 
        len = MIN(USB_CDC_DESC_SIZ , req->wLength);
 800a1f6:	88ca      	ldrh	r2, [r1, #6]
 800a1f8:	2a3a      	cmp	r2, #58	; 0x3a
 800a1fa:	bf28      	it	cs
 800a1fc:	223a      	movcs	r2, #58	; 0x3a
      }
      
      USBD_CtlSendData (pdev, 
 800a1fe:	4630      	mov	r0, r6
 800a200:	491c      	ldr	r1, [pc, #112]	; (800a274 <usbd_cdc_Setup+0xe0>)
 800a202:	f7ff fc81 	bl	8009b08 <USBD_CtlSendData>
        USBD_CtlError (pdev, req);
      }
      break;
    }
  }
  return USBD_OK;
 800a206:	2000      	movs	r0, #0
      }
      
      USBD_CtlSendData (pdev, 
                        pbuf,
                        len);
      break;
 800a208:	bd70      	pop	{r4, r5, r6, pc}
                        (uint8_t *)&usbd_cdc_AltSet,
                        1);
      break;
      
    case USB_REQ_SET_INTERFACE :
      if ((uint8_t)(req->wValue) < USBD_ITF_MAX_NUM)
 800a20a:	788b      	ldrb	r3, [r1, #2]
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d12d      	bne.n	800a26c <usbd_cdc_Setup+0xd8>
      {
        usbd_cdc_AltSet = (uint8_t)(req->wValue);
 800a210:	f640 2220 	movw	r2, #2592	; 0xa20
 800a214:	f2c2 0200 	movt	r2, #8192	; 0x2000
        USBD_CtlError (pdev, req);
      }
      break;
    }
  }
  return USBD_OK;
 800a218:	4618      	mov	r0, r3
      break;
      
    case USB_REQ_SET_INTERFACE :
      if ((uint8_t)(req->wValue) < USBD_ITF_MAX_NUM)
      {
        usbd_cdc_AltSet = (uint8_t)(req->wValue);
 800a21a:	6193      	str	r3, [r2, #24]
 800a21c:	bd70      	pop	{r4, r5, r6, pc}
      {
        /* Check if the request is Device-to-Host */
        if (req->bmRequest & 0x80)
        {
          /* Get the data to be sent to Host from interface layer */
          APP_FOPS.pIf_Ctrl(req->bRequest, CmdBuff, req->wLength);
 800a21e:	f240 0344 	movw	r3, #68	; 0x44
 800a222:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a226:	f241 11c8 	movw	r1, #4552	; 0x11c8
 800a22a:	462a      	mov	r2, r5
 800a22c:	689b      	ldr	r3, [r3, #8]
 800a22e:	7860      	ldrb	r0, [r4, #1]
 800a230:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800a234:	4798      	blx	r3
          
          /* Send the data to the host */
          USBD_CtlSendData (pdev, 
 800a236:	f241 11c8 	movw	r1, #4552	; 0x11c8
 800a23a:	4630      	mov	r0, r6
 800a23c:	88e2      	ldrh	r2, [r4, #6]
 800a23e:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800a242:	f7ff fc61 	bl	8009b08 <USBD_CtlSendData>
      {
        /* Transfer the command to the interface layer */
        APP_FOPS.pIf_Ctrl(req->bRequest, NULL, 0);
      }
      
      return USBD_OK;
 800a246:	2000      	movs	r0, #0
 800a248:	bd70      	pop	{r4, r5, r6, pc}
                        pbuf,
                        len);
      break;
      
    case USB_REQ_GET_INTERFACE :
      USBD_CtlSendData (pdev,
 800a24a:	490b      	ldr	r1, [pc, #44]	; (800a278 <usbd_cdc_Setup+0xe4>)
 800a24c:	2201      	movs	r2, #1
 800a24e:	f7ff fc5b 	bl	8009b08 <USBD_CtlSendData>
        USBD_CtlError (pdev, req);
      }
      break;
    }
  }
  return USBD_OK;
 800a252:	4628      	mov	r0, r5
      
    case USB_REQ_GET_INTERFACE :
      USBD_CtlSendData (pdev,
                        (uint8_t *)&usbd_cdc_AltSet,
                        1);
      break;
 800a254:	bd70      	pop	{r4, r5, r6, pc}
        }
      }
      else /* No Data request */
      {
        /* Transfer the command to the interface layer */
        APP_FOPS.pIf_Ctrl(req->bRequest, NULL, 0);
 800a256:	f240 0344 	movw	r3, #68	; 0x44
 800a25a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a25e:	7848      	ldrb	r0, [r1, #1]
 800a260:	689b      	ldr	r3, [r3, #8]
 800a262:	4629      	mov	r1, r5
 800a264:	462a      	mov	r2, r5
 800a266:	4798      	blx	r3
      }
      
      return USBD_OK;
 800a268:	4628      	mov	r0, r5
 800a26a:	bd70      	pop	{r4, r5, r6, pc}
        usbd_cdc_AltSet = (uint8_t)(req->wValue);
      }
      else
      {
        /* Call the error management function (command will be nacked */
        USBD_CtlError (pdev, req);
 800a26c:	f7ff fcc6 	bl	8009bfc <USBD_CtlError>
      }
      break;
    }
  }
  return USBD_OK;
 800a270:	4628      	mov	r0, r5
 800a272:	bd70      	pop	{r4, r5, r6, pc}
 800a274:	200000ee 	.word	0x200000ee
 800a278:	20000a38 	.word	0x20000a38

0800a27c <usbd_cdc_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  usbd_cdc_DeInit (void  *pdev, 
                                 uint8_t cfgidx)
{
 800a27c:	b510      	push	{r4, lr}
  /* Open EP IN */
  DCD_EP_Close(pdev,
 800a27e:	2181      	movs	r1, #129	; 0x81
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  usbd_cdc_DeInit (void  *pdev, 
                                 uint8_t cfgidx)
{
 800a280:	4604      	mov	r4, r0
  /* Open EP IN */
  DCD_EP_Close(pdev,
 800a282:	f000 fe55 	bl	800af30 <DCD_EP_Close>
              CDC_IN_EP);
  
  /* Open EP OUT */
  DCD_EP_Close(pdev,
 800a286:	4620      	mov	r0, r4
 800a288:	2101      	movs	r1, #1
 800a28a:	f000 fe51 	bl	800af30 <DCD_EP_Close>
              CDC_OUT_EP);
  
  /* Open Command IN EP */
  DCD_EP_Close(pdev,
 800a28e:	2182      	movs	r1, #130	; 0x82
 800a290:	4620      	mov	r0, r4
 800a292:	f000 fe4d 	bl	800af30 <DCD_EP_Close>
              CDC_CMD_EP);

  /* Restore default state of the Interface physical components */
  APP_FOPS.pIf_DeInit();
 800a296:	f240 0344 	movw	r3, #68	; 0x44
 800a29a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800a29e:	685b      	ldr	r3, [r3, #4]
 800a2a0:	4798      	blx	r3
  
  return USBD_OK;
}
 800a2a2:	2000      	movs	r0, #0
 800a2a4:	bd10      	pop	{r4, pc}
 800a2a6:	bf00      	nop

0800a2a8 <usbd_cdc_Init>:
                               uint8_t cfgidx)
{
  uint8_t *pbuf;

  /* Open EP IN */
  DCD_EP_Open(pdev,
 800a2a8:	f8d0 25ec 	ldr.w	r2, [r0, #1516]	; 0x5ec
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  usbd_cdc_Init (void  *pdev, 
                               uint8_t cfgidx)
{
 800a2ac:	b538      	push	{r3, r4, r5, lr}
 800a2ae:	4604      	mov	r4, r0
  uint8_t *pbuf;

  /* Open EP IN */
  DCD_EP_Open(pdev,
 800a2b0:	2181      	movs	r1, #129	; 0x81
 800a2b2:	2302      	movs	r3, #2
 800a2b4:	f8b2 2039 	ldrh.w	r2, [r2, #57]	; 0x39
 800a2b8:	f000 fe14 	bl	800aee4 <DCD_EP_Open>
              CDC_IN_EP,
              CDC_DATA_IN_PACKET_SIZE,
              USB_OTG_EP_BULK);
  
  /* Open EP OUT */
  DCD_EP_Open(pdev,
 800a2bc:	f8d4 35ec 	ldr.w	r3, [r4, #1516]	; 0x5ec
 800a2c0:	4620      	mov	r0, r4
 800a2c2:	f8b3 2040 	ldrh.w	r2, [r3, #64]	; 0x40
 800a2c6:	2101      	movs	r1, #1
 800a2c8:	2302      	movs	r3, #2
 800a2ca:	f000 fe0b 	bl	800aee4 <DCD_EP_Open>
              CDC_OUT_EP,
              CDC_DATA_OUT_PACKET_SIZE,
              USB_OTG_EP_BULK);
  
  /* Open Command IN EP */
  DCD_EP_Open(pdev,
 800a2ce:	4620      	mov	r0, r4
 800a2d0:	2182      	movs	r1, #130	; 0x82
 800a2d2:	2208      	movs	r2, #8
 800a2d4:	2303      	movs	r3, #3
 800a2d6:	f000 fe05 	bl	800aee4 <DCD_EP_Open>
              CDC_CMD_EP,
              CDC_CMD_PACKET_SZE,
              USB_OTG_EP_INT);
  
  pbuf = (uint8_t *)USBD_DeviceDesc;
  pbuf[4] = DEVICE_CLASS_CDC;
 800a2da:	f240 0374 	movw	r3, #116	; 0x74
  pbuf[5] = DEVICE_SUBCLASS_CDC;
  
  /* Initialize the Interface physical components */
  APP_FOPS.pIf_Init();
 800a2de:	f240 0244 	movw	r2, #68	; 0x44
              CDC_CMD_EP,
              CDC_CMD_PACKET_SZE,
              USB_OTG_EP_INT);
  
  pbuf = (uint8_t *)USBD_DeviceDesc;
  pbuf[4] = DEVICE_CLASS_CDC;
 800a2e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
  pbuf[5] = DEVICE_SUBCLASS_CDC;
  
  /* Initialize the Interface physical components */
  APP_FOPS.pIf_Init();
 800a2e6:	f2c2 0200 	movt	r2, #8192	; 0x2000
              CDC_CMD_EP,
              CDC_CMD_PACKET_SZE,
              USB_OTG_EP_INT);
  
  pbuf = (uint8_t *)USBD_DeviceDesc;
  pbuf[4] = DEVICE_CLASS_CDC;
 800a2ea:	2102      	movs	r1, #2
  pbuf[5] = DEVICE_SUBCLASS_CDC;
 800a2ec:	2500      	movs	r5, #0
              CDC_CMD_EP,
              CDC_CMD_PACKET_SZE,
              USB_OTG_EP_INT);
  
  pbuf = (uint8_t *)USBD_DeviceDesc;
  pbuf[4] = DEVICE_CLASS_CDC;
 800a2ee:	7119      	strb	r1, [r3, #4]
  pbuf[5] = DEVICE_SUBCLASS_CDC;
 800a2f0:	715d      	strb	r5, [r3, #5]
  
  /* Initialize the Interface physical components */
  APP_FOPS.pIf_Init();
 800a2f2:	6813      	ldr	r3, [r2, #0]
 800a2f4:	4798      	blx	r3

  /* Prepare Out endpoint to receive next packet */
  DCD_EP_PrepareRx(pdev,
 800a2f6:	f8d4 35ec 	ldr.w	r3, [r4, #1516]	; 0x5ec
 800a2fa:	f241 1288 	movw	r2, #4488	; 0x1188
 800a2fe:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800a302:	4620      	mov	r0, r4
 800a304:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800a308:	2101      	movs	r1, #1
 800a30a:	f000 fe2d 	bl	800af68 <DCD_EP_PrepareRx>
                   CDC_OUT_EP,
                   (uint8_t*)(USB_Rx_Buffer),
                   CDC_DATA_OUT_PACKET_SIZE);
  
  return USBD_OK;
}
 800a30e:	4628      	mov	r0, r5
 800a310:	bd38      	pop	{r3, r4, r5, pc}
 800a312:	bf00      	nop

0800a314 <usbd_cdc_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  usbd_cdc_DataIn (void *pdev, uint8_t epnum)
{
 800a314:	b538      	push	{r3, r4, r5, lr}
  uint16_t USB_Tx_ptr;
  uint16_t USB_Tx_length;

  if (USB_Tx_State == 1)
 800a316:	f640 2120 	movw	r1, #2592	; 0xa20
 800a31a:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800a31e:	7a0b      	ldrb	r3, [r1, #8]
 800a320:	2b01      	cmp	r3, #1
 800a322:	d001      	beq.n	800a328 <usbd_cdc_DataIn+0x14>
                 USB_Tx_length);
    }
  }  
  
  return USBD_OK;
}
 800a324:	2000      	movs	r0, #0
 800a326:	bd38      	pop	{r3, r4, r5, pc}
  uint16_t USB_Tx_ptr;
  uint16_t USB_Tx_length;

  if (USB_Tx_State == 1)
  {
    if (APP_Rx_length == 0) 
 800a328:	694c      	ldr	r4, [r1, #20]
 800a32a:	b1e4      	cbz	r4, 800a366 <usbd_cdc_DataIn+0x52>
    {
      USB_Tx_State = 0;
    }
    else 
    {
      if (APP_Rx_length > CDC_DATA_IN_PACKET_SIZE){
 800a32c:	f8d0 35ec 	ldr.w	r3, [r0, #1516]	; 0x5ec
        USB_Tx_ptr = APP_Rx_ptr_out;
 800a330:	68cd      	ldr	r5, [r1, #12]
    {
      USB_Tx_State = 0;
    }
    else 
    {
      if (APP_Rx_length > CDC_DATA_IN_PACKET_SIZE){
 800a332:	f8b3 3039 	ldrh.w	r3, [r3, #57]	; 0x39
 800a336:	429c      	cmp	r4, r3
 800a338:	d80f      	bhi.n	800a35a <usbd_cdc_DataIn+0x46>
      else 
      {
        USB_Tx_ptr = APP_Rx_ptr_out;
        USB_Tx_length = APP_Rx_length;
        
        APP_Rx_ptr_out += APP_Rx_length;
 800a33a:	192b      	adds	r3, r5, r4
        APP_Rx_length = 0;
 800a33c:	2200      	movs	r2, #0
      else 
      {
        USB_Tx_ptr = APP_Rx_ptr_out;
        USB_Tx_length = APP_Rx_length;
        
        APP_Rx_ptr_out += APP_Rx_length;
 800a33e:	60cb      	str	r3, [r1, #12]
        APP_Rx_ptr_out += CDC_DATA_IN_PACKET_SIZE;
        APP_Rx_length -= CDC_DATA_IN_PACKET_SIZE;    
      }
      else 
      {
        USB_Tx_ptr = APP_Rx_ptr_out;
 800a340:	b2ad      	uxth	r5, r5
        USB_Tx_length = APP_Rx_length;
        
        APP_Rx_ptr_out += APP_Rx_length;
        APP_Rx_length = 0;
 800a342:	4623      	mov	r3, r4
 800a344:	614a      	str	r2, [r1, #20]
      }
      
      /* Prepare the available data buffer to be sent on IN endpoint */
      DCD_EP_Tx (pdev,
 800a346:	f241 12d0 	movw	r2, #4560	; 0x11d0
 800a34a:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800a34e:	442a      	add	r2, r5
 800a350:	2181      	movs	r1, #129	; 0x81
 800a352:	f000 fe25 	bl	800afa0 <DCD_EP_Tx>
                 USB_Tx_length);
    }
  }  
  
  return USBD_OK;
}
 800a356:	2000      	movs	r0, #0
 800a358:	bd38      	pop	{r3, r4, r5, pc}
    {
      if (APP_Rx_length > CDC_DATA_IN_PACKET_SIZE){
        USB_Tx_ptr = APP_Rx_ptr_out;
        USB_Tx_length = CDC_DATA_IN_PACKET_SIZE;
        
        APP_Rx_ptr_out += CDC_DATA_IN_PACKET_SIZE;
 800a35a:	195a      	adds	r2, r3, r5
        APP_Rx_length -= CDC_DATA_IN_PACKET_SIZE;    
 800a35c:	1ae4      	subs	r4, r4, r3
 800a35e:	614c      	str	r4, [r1, #20]
    {
      if (APP_Rx_length > CDC_DATA_IN_PACKET_SIZE){
        USB_Tx_ptr = APP_Rx_ptr_out;
        USB_Tx_length = CDC_DATA_IN_PACKET_SIZE;
        
        APP_Rx_ptr_out += CDC_DATA_IN_PACKET_SIZE;
 800a360:	60ca      	str	r2, [r1, #12]
      USB_Tx_State = 0;
    }
    else 
    {
      if (APP_Rx_length > CDC_DATA_IN_PACKET_SIZE){
        USB_Tx_ptr = APP_Rx_ptr_out;
 800a362:	b2ad      	uxth	r5, r5
 800a364:	e7ef      	b.n	800a346 <usbd_cdc_DataIn+0x32>

  if (USB_Tx_State == 1)
  {
    if (APP_Rx_length == 0) 
    {
      USB_Tx_State = 0;
 800a366:	720c      	strb	r4, [r1, #8]
                 USB_Tx_length);
    }
  }  
  
  return USBD_OK;
}
 800a368:	2000      	movs	r0, #0
 800a36a:	bd38      	pop	{r3, r4, r5, pc}

0800a36c <USB_OTG_CoreReset.isra.1>:
/**
* @brief  USB_OTG_CoreReset : Soft reset of the core
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
static USB_OTG_STS USB_OTG_CoreReset(USB_OTG_CORE_HANDLE *pdev)
 800a36c:	b530      	push	{r4, r5, lr}
 800a36e:	4605      	mov	r5, r0
 800a370:	b083      	sub	sp, #12
{
  USB_OTG_STS status = USB_OTG_OK;
  __IO USB_OTG_GRSTCTL_TypeDef  greset;
  uint32_t count = 0;
  
  greset.d32 = 0;
 800a372:	2300      	movs	r3, #0
  /* Wait for AHB master IDLE state. */
  do
  {
    USB_OTG_BSP_uDelay(3);
 800a374:	2003      	movs	r0, #3
{
  USB_OTG_STS status = USB_OTG_OK;
  __IO USB_OTG_GRSTCTL_TypeDef  greset;
  uint32_t count = 0;
  
  greset.d32 = 0;
 800a376:	9301      	str	r3, [sp, #4]
  /* Wait for AHB master IDLE state. */
  do
  {
    USB_OTG_BSP_uDelay(3);
 800a378:	f7fe fd9a 	bl	8008eb0 <USB_OTG_BSP_uDelay>
    greset.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GRSTCTL);
 800a37c:	682b      	ldr	r3, [r5, #0]
 800a37e:	691a      	ldr	r2, [r3, #16]
 800a380:	f44f 6454 	mov.w	r4, #3392	; 0xd40
 800a384:	9201      	str	r2, [sp, #4]
 800a386:	f2c0 0403 	movt	r4, #3
 800a38a:	e006      	b.n	800a39a <USB_OTG_CoreReset.isra.1+0x2e>
  
  greset.d32 = 0;
  /* Wait for AHB master IDLE state. */
  do
  {
    USB_OTG_BSP_uDelay(3);
 800a38c:	f7fe fd90 	bl	8008eb0 <USB_OTG_BSP_uDelay>
    greset.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GRSTCTL);
 800a390:	682b      	ldr	r3, [r5, #0]
 800a392:	691a      	ldr	r2, [r3, #16]
    if (++count > 200000)
 800a394:	3c01      	subs	r4, #1
  greset.d32 = 0;
  /* Wait for AHB master IDLE state. */
  do
  {
    USB_OTG_BSP_uDelay(3);
    greset.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GRSTCTL);
 800a396:	9201      	str	r2, [sp, #4]
    if (++count > 200000)
 800a398:	d01b      	beq.n	800a3d2 <USB_OTG_CoreReset.isra.1+0x66>
    {
      return USB_OTG_OK;
    }
  }
  while (greset.b.ahbidle == 0);
 800a39a:	9a01      	ldr	r2, [sp, #4]
 800a39c:	2a00      	cmp	r2, #0
  
  greset.d32 = 0;
  /* Wait for AHB master IDLE state. */
  do
  {
    USB_OTG_BSP_uDelay(3);
 800a39e:	f04f 0003 	mov.w	r0, #3
    if (++count > 200000)
    {
      return USB_OTG_OK;
    }
  }
  while (greset.b.ahbidle == 0);
 800a3a2:	daf3      	bge.n	800a38c <USB_OTG_CoreReset.isra.1+0x20>
  /* Core Soft Reset */
  count = 0;
  greset.b.csftrst = 1;
 800a3a4:	9a01      	ldr	r2, [sp, #4]
 800a3a6:	f042 0201 	orr.w	r2, r2, #1
 800a3aa:	9201      	str	r2, [sp, #4]
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRSTCTL, greset.d32 );
 800a3ac:	9a01      	ldr	r2, [sp, #4]
 800a3ae:	611a      	str	r2, [r3, #16]
  do
  {
    greset.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GRSTCTL);
 800a3b0:	6919      	ldr	r1, [r3, #16]
 800a3b2:	f44f 6254 	mov.w	r2, #3392	; 0xd40
 800a3b6:	9101      	str	r1, [sp, #4]
 800a3b8:	f2c0 0203 	movt	r2, #3
 800a3bc:	e003      	b.n	800a3c6 <USB_OTG_CoreReset.isra.1+0x5a>
 800a3be:	6919      	ldr	r1, [r3, #16]
    if (++count > 200000)
 800a3c0:	3a01      	subs	r2, #1
  count = 0;
  greset.b.csftrst = 1;
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRSTCTL, greset.d32 );
  do
  {
    greset.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GRSTCTL);
 800a3c2:	9101      	str	r1, [sp, #4]
    if (++count > 200000)
 800a3c4:	d002      	beq.n	800a3cc <USB_OTG_CoreReset.isra.1+0x60>
    {
      break;
    }
  }
  while (greset.b.csftrst == 1);
 800a3c6:	9901      	ldr	r1, [sp, #4]
 800a3c8:	07c9      	lsls	r1, r1, #31
 800a3ca:	d4f8      	bmi.n	800a3be <USB_OTG_CoreReset.isra.1+0x52>
  /* Wait for 3 PHY Clocks*/
  USB_OTG_BSP_uDelay(3);
 800a3cc:	2003      	movs	r0, #3
 800a3ce:	f7fe fd6f 	bl	8008eb0 <USB_OTG_BSP_uDelay>
  return status;
}
 800a3d2:	2000      	movs	r0, #0
 800a3d4:	b003      	add	sp, #12
 800a3d6:	bd30      	pop	{r4, r5, pc}

0800a3d8 <USB_OTG_WritePacket>:
*/
USB_OTG_STS USB_OTG_WritePacket(USB_OTG_CORE_HANDLE *pdev, 
                                uint8_t             *src, 
                                uint8_t             ch_ep_num, 
                                uint16_t            len)
{
 800a3d8:	b430      	push	{r4, r5}
  USB_OTG_STS status = USB_OTG_OK;
  if (pdev->cfg.dma_enable == 0)
 800a3da:	78c5      	ldrb	r5, [r0, #3]
 800a3dc:	b96d      	cbnz	r5, 800a3fa <USB_OTG_WritePacket+0x22>
  {
    uint32_t count32b= 0 , i= 0;
    __IO uint32_t *fifo;
    
    count32b =  (len + 3) / 4;
    fifo = pdev->regs.DFIFO[ch_ep_num];
 800a3de:	eb00 0082 	add.w	r0, r0, r2, lsl #2
  if (pdev->cfg.dma_enable == 0)
  {
    uint32_t count32b= 0 , i= 0;
    __IO uint32_t *fifo;
    
    count32b =  (len + 3) / 4;
 800a3e2:	3303      	adds	r3, #3
    fifo = pdev->regs.DFIFO[ch_ep_num];
    for (i = 0; i < count32b; i++, src+=4)
 800a3e4:	109b      	asrs	r3, r3, #2
  {
    uint32_t count32b= 0 , i= 0;
    __IO uint32_t *fifo;
    
    count32b =  (len + 3) / 4;
    fifo = pdev->regs.DFIFO[ch_ep_num];
 800a3e6:	f8d0 40d0 	ldr.w	r4, [r0, #208]	; 0xd0
    for (i = 0; i < count32b; i++, src+=4)
 800a3ea:	d006      	beq.n	800a3fa <USB_OTG_WritePacket+0x22>
 800a3ec:	462a      	mov	r2, r5
    {
      USB_OTG_WRITE_REG32( fifo, *((__packed uint32_t *)src) );
 800a3ee:	f851 0b04 	ldr.w	r0, [r1], #4
    uint32_t count32b= 0 , i= 0;
    __IO uint32_t *fifo;
    
    count32b =  (len + 3) / 4;
    fifo = pdev->regs.DFIFO[ch_ep_num];
    for (i = 0; i < count32b; i++, src+=4)
 800a3f2:	3201      	adds	r2, #1
 800a3f4:	4293      	cmp	r3, r2
    {
      USB_OTG_WRITE_REG32( fifo, *((__packed uint32_t *)src) );
 800a3f6:	6020      	str	r0, [r4, #0]
    uint32_t count32b= 0 , i= 0;
    __IO uint32_t *fifo;
    
    count32b =  (len + 3) / 4;
    fifo = pdev->regs.DFIFO[ch_ep_num];
    for (i = 0; i < count32b; i++, src+=4)
 800a3f8:	d1f9      	bne.n	800a3ee <USB_OTG_WritePacket+0x16>
    {
      USB_OTG_WRITE_REG32( fifo, *((__packed uint32_t *)src) );
    }
  }
  return status;
}
 800a3fa:	2000      	movs	r0, #0
 800a3fc:	bc30      	pop	{r4, r5}
 800a3fe:	4770      	bx	lr

0800a400 <USB_OTG_ReadPacket>:
void *USB_OTG_ReadPacket(USB_OTG_CORE_HANDLE *pdev, 
                         uint8_t *dest, 
                         uint16_t len)
{
  uint32_t i=0;
  uint32_t count32b = (len + 3) / 4;
 800a400:	3203      	adds	r2, #3
* @retval None
*/
void *USB_OTG_ReadPacket(USB_OTG_CORE_HANDLE *pdev, 
                         uint8_t *dest, 
                         uint16_t len)
{
 800a402:	b470      	push	{r4, r5, r6}
  uint32_t i=0;
  uint32_t count32b = (len + 3) / 4;
  
  __IO uint32_t *fifo = pdev->regs.DFIFO[0];
  
  for ( i = 0; i < count32b; i++, dest += 4 )
 800a404:	1095      	asrs	r5, r2, #2
                         uint16_t len)
{
  uint32_t i=0;
  uint32_t count32b = (len + 3) / 4;
  
  __IO uint32_t *fifo = pdev->regs.DFIFO[0];
 800a406:	f8d0 60d0 	ldr.w	r6, [r0, #208]	; 0xd0
  
  for ( i = 0; i < count32b; i++, dest += 4 )
 800a40a:	d009      	beq.n	800a420 <USB_OTG_ReadPacket+0x20>
 800a40c:	460a      	mov	r2, r1
 800a40e:	2300      	movs	r3, #0
  {
    *(__packed uint32_t *)dest = USB_OTG_READ_REG32(fifo);
 800a410:	6834      	ldr	r4, [r6, #0]
  uint32_t i=0;
  uint32_t count32b = (len + 3) / 4;
  
  __IO uint32_t *fifo = pdev->regs.DFIFO[0];
  
  for ( i = 0; i < count32b; i++, dest += 4 )
 800a412:	3301      	adds	r3, #1
 800a414:	429d      	cmp	r5, r3
  {
    *(__packed uint32_t *)dest = USB_OTG_READ_REG32(fifo);
 800a416:	f842 4b04 	str.w	r4, [r2], #4
  uint32_t i=0;
  uint32_t count32b = (len + 3) / 4;
  
  __IO uint32_t *fifo = pdev->regs.DFIFO[0];
  
  for ( i = 0; i < count32b; i++, dest += 4 )
 800a41a:	d1f9      	bne.n	800a410 <USB_OTG_ReadPacket+0x10>
 800a41c:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  {
    *(__packed uint32_t *)dest = USB_OTG_READ_REG32(fifo);
    
  }
  return ((void *)dest);
}
 800a420:	4608      	mov	r0, r1
 800a422:	bc70      	pop	{r4, r5, r6}
 800a424:	4770      	bx	lr
 800a426:	bf00      	nop

0800a428 <USB_OTG_SelectCore>:
* @param  coreID : USB OTG Core ID
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_SelectCore(USB_OTG_CORE_HANDLE *pdev, 
                               USB_OTG_CORE_ID_TypeDef coreID)
{
 800a428:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  USB_OTG_STS status = USB_OTG_OK;
  
  pdev->cfg.dma_enable       = 0;
  
  /* at startup the core is in FS mode */
  pdev->cfg.speed            = USB_OTG_SPEED_FULL;
 800a42c:	2401      	movs	r4, #1
  pdev->cfg.mps              = USB_OTG_FS_MAX_PACKET_SIZE ;    
 800a42e:	2240      	movs	r2, #64	; 0x40
                               USB_OTG_CORE_ID_TypeDef coreID)
{
  uint32_t i , baseAddress = 0;
  USB_OTG_STS status = USB_OTG_OK;
  
  pdev->cfg.dma_enable       = 0;
 800a430:	2300      	movs	r3, #0
  /* at startup the core is in FS mode */
  pdev->cfg.speed            = USB_OTG_SPEED_FULL;
  pdev->cfg.mps              = USB_OTG_FS_MAX_PACKET_SIZE ;    
    
  /* initialize device cfg following its address */
  if (coreID == USB_OTG_FS_CORE_ID)
 800a432:	42a1      	cmp	r1, r4
  USB_OTG_STS status = USB_OTG_OK;
  
  pdev->cfg.dma_enable       = 0;
  
  /* at startup the core is in FS mode */
  pdev->cfg.speed            = USB_OTG_SPEED_FULL;
 800a434:	7084      	strb	r4, [r0, #2]
  pdev->cfg.mps              = USB_OTG_FS_MAX_PACKET_SIZE ;    
 800a436:	8082      	strh	r2, [r0, #4]
                               USB_OTG_CORE_ID_TypeDef coreID)
{
  uint32_t i , baseAddress = 0;
  USB_OTG_STS status = USB_OTG_OK;
  
  pdev->cfg.dma_enable       = 0;
 800a438:	70c3      	strb	r3, [r0, #3]
  /* at startup the core is in FS mode */
  pdev->cfg.speed            = USB_OTG_SPEED_FULL;
  pdev->cfg.mps              = USB_OTG_FS_MAX_PACKET_SIZE ;    
    
  /* initialize device cfg following its address */
  if (coreID == USB_OTG_FS_CORE_ID)
 800a43a:	d069      	beq.n	800a510 <USB_OTG_SelectCore+0xe8>
    
#ifdef USB_OTG_FS_LOW_PWR_MGMT_SUPPORT    
    pdev->cfg.low_power        = 1;    
#endif     
  }
  else if (coreID == USB_OTG_HS_CORE_ID)
 800a43c:	2900      	cmp	r1, #0
 800a43e:	d046      	beq.n	800a4ce <USB_OTG_SelectCore+0xa6>
 800a440:	7842      	ldrb	r2, [r0, #1]
    pdev->cfg.low_power        = 1;    
#endif 
    
  }
  
  pdev->regs.GREGS = (USB_OTG_GREGS *)(baseAddress + \
 800a442:	60c3      	str	r3, [r0, #12]
    USB_OTG_CORE_GLOBAL_REGS_OFFSET);
  pdev->regs.DREGS =  (USB_OTG_DREGS  *)  (baseAddress + \
 800a444:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800a448:	6101      	str	r1, [r0, #16]
 800a44a:	f890 8000 	ldrb.w	r8, [r0]
    USB_OTG_DEV_GLOBAL_REG_OFFSET);
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 800a44e:	2a00      	cmp	r2, #0
 800a450:	d07e      	beq.n	800a550 <USB_OTG_SelectCore+0x128>
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_SelectCore(USB_OTG_CORE_HANDLE *pdev, 
                               USB_OTG_CORE_ID_TypeDef coreID)
{
  uint32_t i , baseAddress = 0;
 800a452:	469c      	mov	ip, r3
  pdev->regs.GREGS = (USB_OTG_GREGS *)(baseAddress + \
    USB_OTG_CORE_GLOBAL_REGS_OFFSET);
  pdev->regs.DREGS =  (USB_OTG_DREGS  *)  (baseAddress + \
    USB_OTG_DEV_GLOBAL_REG_OFFSET);
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 800a454:	f44f 6660 	mov.w	r6, #3584	; 0xe00
 800a458:	f44f 6b88 	mov.w	fp, #1088	; 0x440
 800a45c:	f44f 6a80 	mov.w	sl, #1024	; 0x400
 800a460:	ea4f 1942 	mov.w	r9, r2, lsl #5
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_SelectCore(USB_OTG_CORE_HANDLE *pdev, 
                               USB_OTG_CORE_ID_TypeDef coreID)
{
  uint32_t i , baseAddress = 0;
 800a464:	2300      	movs	r3, #0
 800a466:	4602      	mov	r2, r0
 800a468:	f50c 6710 	add.w	r7, ip, #2304	; 0x900
 800a46c:	f50c 6530 	add.w	r5, ip, #2816	; 0xb00
 800a470:	18fc      	adds	r4, r7, r3
 800a472:	18e9      	adds	r1, r5, r3
 800a474:	3320      	adds	r3, #32
  pdev->regs.GREGS = (USB_OTG_GREGS *)(baseAddress + \
    USB_OTG_CORE_GLOBAL_REGS_OFFSET);
  pdev->regs.DREGS =  (USB_OTG_DREGS  *)  (baseAddress + \
    USB_OTG_DEV_GLOBAL_REG_OFFSET);
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 800a476:	454b      	cmp	r3, r9
  {
    pdev->regs.INEP_REGS[i]  = (USB_OTG_INEPREGS *)  \
 800a478:	6194      	str	r4, [r2, #24]
      (baseAddress + USB_OTG_DEV_IN_EP_REG_OFFSET + \
        (i * USB_OTG_EP_REG_OFFSET));
    pdev->regs.OUTEP_REGS[i] = (USB_OTG_OUTEPREGS *) \
 800a47a:	6551      	str	r1, [r2, #84]	; 0x54
 800a47c:	f102 0204 	add.w	r2, r2, #4
  pdev->regs.GREGS = (USB_OTG_GREGS *)(baseAddress + \
    USB_OTG_CORE_GLOBAL_REGS_OFFSET);
  pdev->regs.DREGS =  (USB_OTG_DREGS  *)  (baseAddress + \
    USB_OTG_DEV_GLOBAL_REG_OFFSET);
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 800a480:	d1f6      	bne.n	800a470 <USB_OTG_SelectCore+0x48>
 800a482:	f50c 62a0 	add.w	r2, ip, #1280	; 0x500
        (i * USB_OTG_EP_REG_OFFSET));
    pdev->regs.OUTEP_REGS[i] = (USB_OTG_OUTEPREGS *) \
      (baseAddress + USB_OTG_DEV_OUT_EP_REG_OFFSET + \
        (i * USB_OTG_EP_REG_OFFSET));
  }
  pdev->regs.HREGS = (USB_OTG_HREGS *)(baseAddress + \
 800a486:	f8c0 a014 	str.w	sl, [r0, #20]
    USB_OTG_HOST_GLOBAL_REG_OFFSET);
  pdev->regs.HPRT0 = (uint32_t *)(baseAddress + USB_OTG_HOST_PORT_REGS_OFFSET);
 800a48a:	f8c0 b0cc 	str.w	fp, [r0, #204]	; 0xcc
 800a48e:	eb02 1448 	add.w	r4, r2, r8, lsl #5
  
  for (i = 0; i < pdev->cfg.host_channels; i++)
 800a492:	4601      	mov	r1, r0
 800a494:	f1b8 0f00 	cmp.w	r8, #0
 800a498:	d013      	beq.n	800a4c2 <USB_OTG_SelectCore+0x9a>
  {
    pdev->regs.HC_REGS[i] = (USB_OTG_HC_REGS *)(baseAddress + \
 800a49a:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
 800a49e:	3220      	adds	r2, #32
  }
  pdev->regs.HREGS = (USB_OTG_HREGS *)(baseAddress + \
    USB_OTG_HOST_GLOBAL_REG_OFFSET);
  pdev->regs.HPRT0 = (uint32_t *)(baseAddress + USB_OTG_HOST_PORT_REGS_OFFSET);
  
  for (i = 0; i < pdev->cfg.host_channels; i++)
 800a4a0:	42a2      	cmp	r2, r4
 800a4a2:	f101 0104 	add.w	r1, r1, #4
 800a4a6:	d1f8      	bne.n	800a49a <USB_OTG_SelectCore+0x72>
 800a4a8:	f50c 5380 	add.w	r3, ip, #4096	; 0x1000
 800a4ac:	eb03 3108 	add.w	r1, r3, r8, lsl #12
 800a4b0:	4602      	mov	r2, r0
      USB_OTG_HOST_CHAN_REGS_OFFSET + \
        (i * USB_OTG_CHAN_REGS_OFFSET));
  }
  for (i = 0; i < pdev->cfg.host_channels; i++)
  {
    pdev->regs.DFIFO[i] = (uint32_t *)(baseAddress + USB_OTG_DATA_FIFO_OFFSET +\
 800a4b2:	f8c2 30d0 	str.w	r3, [r2, #208]	; 0xd0
 800a4b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  {
    pdev->regs.HC_REGS[i] = (USB_OTG_HC_REGS *)(baseAddress + \
      USB_OTG_HOST_CHAN_REGS_OFFSET + \
        (i * USB_OTG_CHAN_REGS_OFFSET));
  }
  for (i = 0; i < pdev->cfg.host_channels; i++)
 800a4ba:	428b      	cmp	r3, r1
 800a4bc:	f102 0204 	add.w	r2, r2, #4
 800a4c0:	d1f7      	bne.n	800a4b2 <USB_OTG_SelectCore+0x8a>
  {
    pdev->regs.DFIFO[i] = (uint32_t *)(baseAddress + USB_OTG_DATA_FIFO_OFFSET +\
      (i * USB_OTG_DATA_FIFO_SIZE));
  }
  pdev->regs.PCGCCTL = (uint32_t *)(baseAddress + USB_OTG_PCGCCTL_OFFSET);
 800a4c2:	f8c0 610c 	str.w	r6, [r0, #268]	; 0x10c
  
  return status;
}
 800a4c6:	2000      	movs	r0, #0
 800a4c8:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800a4cc:	4770      	bx	lr
  {
    baseAddress                = USB_OTG_HS_BASE_ADDR;
    pdev->cfg.coreID           = USB_OTG_HS_CORE_ID;    
    pdev->cfg.host_channels    = 12 ;
    pdev->cfg.dev_endpoints    = 6 ;
    pdev->cfg.TotalFifoSize    = 1280;/* in 32-bits */
 800a4ce:	2300      	movs	r3, #0
 800a4d0:	f2c4 0304 	movt	r3, #16388	; 0x4004
  }
  else if (coreID == USB_OTG_HS_CORE_ID)
  {
    baseAddress                = USB_OTG_HS_BASE_ADDR;
    pdev->cfg.coreID           = USB_OTG_HS_CORE_ID;    
    pdev->cfg.host_channels    = 12 ;
 800a4d4:	f04f 080c 	mov.w	r8, #12
    pdev->cfg.dev_endpoints    = 6 ;
 800a4d8:	2206      	movs	r2, #6
    pdev->cfg.TotalFifoSize    = 1280;/* in 32-bits */
 800a4da:	f44f 65a0 	mov.w	r5, #1280	; 0x500
 800a4de:	f44f 6660 	mov.w	r6, #3584	; 0xe00
 800a4e2:	f44f 6b88 	mov.w	fp, #1088	; 0x440
 800a4e6:	f44f 6a80 	mov.w	sl, #1024	; 0x400
 800a4ea:	f44f 6400 	mov.w	r4, #2048	; 0x800
#endif     
  }
  else if (coreID == USB_OTG_HS_CORE_ID)
  {
    baseAddress                = USB_OTG_HS_BASE_ADDR;
    pdev->cfg.coreID           = USB_OTG_HS_CORE_ID;    
 800a4ee:	72c1      	strb	r1, [r0, #11]
    pdev->cfg.low_power        = 1;    
#endif     
  }
  else if (coreID == USB_OTG_HS_CORE_ID)
  {
    baseAddress                = USB_OTG_HS_BASE_ADDR;
 800a4f0:	469c      	mov	ip, r3
    pdev->cfg.coreID           = USB_OTG_HS_CORE_ID;    
    pdev->cfg.host_channels    = 12 ;
 800a4f2:	f880 8000 	strb.w	r8, [r0]
    pdev->cfg.dev_endpoints    = 6 ;
 800a4f6:	7042      	strb	r2, [r0, #1]
    pdev->cfg.TotalFifoSize    = 1280;/* in 32-bits */
 800a4f8:	80c5      	strh	r5, [r0, #6]
 800a4fa:	f2c4 0604 	movt	r6, #16388	; 0x4004
 800a4fe:	f2c4 0b04 	movt	fp, #16388	; 0x4004
 800a502:	f2c4 0a04 	movt	sl, #16388	; 0x4004
 800a506:	f2c4 0404 	movt	r4, #16388	; 0x4004
    pdev->cfg.low_power        = 1;    
#endif 
    
  }
  
  pdev->regs.GREGS = (USB_OTG_GREGS *)(baseAddress + \
 800a50a:	60c3      	str	r3, [r0, #12]
    USB_OTG_CORE_GLOBAL_REGS_OFFSET);
  pdev->regs.DREGS =  (USB_OTG_DREGS  *)  (baseAddress + \
 800a50c:	6104      	str	r4, [r0, #16]
 800a50e:	e7a7      	b.n	800a460 <USB_OTG_SelectCore+0x38>
  /* initialize device cfg following its address */
  if (coreID == USB_OTG_FS_CORE_ID)
  {
    baseAddress                = USB_OTG_FS_BASE_ADDR;
    pdev->cfg.coreID           = USB_OTG_FS_CORE_ID;
    pdev->cfg.host_channels    = 8 ;
 800a510:	f04f 0808 	mov.w	r8, #8
    pdev->cfg.dev_endpoints    = 4 ;
 800a514:	2204      	movs	r2, #4
    pdev->cfg.TotalFifoSize    = 320; /* in 32-bits */
 800a516:	f44f 77a0 	mov.w	r7, #320	; 0x140
    pdev->cfg.phy_itface       = USB_OTG_EMBEDDED_PHY;     
 800a51a:	2502      	movs	r5, #2
 800a51c:	f44f 6660 	mov.w	r6, #3584	; 0xe00
 800a520:	f44f 6b88 	mov.w	fp, #1088	; 0x440
 800a524:	f44f 6a80 	mov.w	sl, #1024	; 0x400
 800a528:	f44f 6400 	mov.w	r4, #2048	; 0x800
 800a52c:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    
  /* initialize device cfg following its address */
  if (coreID == USB_OTG_FS_CORE_ID)
  {
    baseAddress                = USB_OTG_FS_BASE_ADDR;
    pdev->cfg.coreID           = USB_OTG_FS_CORE_ID;
 800a530:	72c1      	strb	r1, [r0, #11]
    pdev->cfg.host_channels    = 8 ;
 800a532:	f880 8000 	strb.w	r8, [r0]
    pdev->cfg.dev_endpoints    = 4 ;
 800a536:	7042      	strb	r2, [r0, #1]
    pdev->cfg.TotalFifoSize    = 320; /* in 32-bits */
 800a538:	80c7      	strh	r7, [r0, #6]
    pdev->cfg.phy_itface       = USB_OTG_EMBEDDED_PHY;     
 800a53a:	7205      	strb	r5, [r0, #8]
 800a53c:	f2c5 0600 	movt	r6, #20480	; 0x5000
 800a540:	f2c5 0b00 	movt	fp, #20480	; 0x5000
 800a544:	f2c5 0a00 	movt	sl, #20480	; 0x5000
 800a548:	f2c5 0400 	movt	r4, #20480	; 0x5000
  pdev->cfg.mps              = USB_OTG_FS_MAX_PACKET_SIZE ;    
    
  /* initialize device cfg following its address */
  if (coreID == USB_OTG_FS_CORE_ID)
  {
    baseAddress                = USB_OTG_FS_BASE_ADDR;
 800a54c:	469c      	mov	ip, r3
 800a54e:	e7dc      	b.n	800a50a <USB_OTG_SelectCore+0xe2>
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_SelectCore(USB_OTG_CORE_HANDLE *pdev, 
                               USB_OTG_CORE_ID_TypeDef coreID)
{
  uint32_t i , baseAddress = 0;
 800a550:	4694      	mov	ip, r2
  pdev->regs.GREGS = (USB_OTG_GREGS *)(baseAddress + \
    USB_OTG_CORE_GLOBAL_REGS_OFFSET);
  pdev->regs.DREGS =  (USB_OTG_DREGS  *)  (baseAddress + \
    USB_OTG_DEV_GLOBAL_REG_OFFSET);
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 800a552:	f44f 6660 	mov.w	r6, #3584	; 0xe00
 800a556:	f44f 6b88 	mov.w	fp, #1088	; 0x440
 800a55a:	f44f 6a80 	mov.w	sl, #1024	; 0x400
 800a55e:	e790      	b.n	800a482 <USB_OTG_SelectCore+0x5a>

0800a560 <USB_OTG_CoreInit>:
*         device mode or host mode operation.
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_CoreInit(USB_OTG_CORE_HANDLE *pdev)
{
 800a560:	b538      	push	{r3, r4, r5, lr}
  gccfg.d32 = 0;
  ahbcfg.d32 = 0;
  

  
  if (pdev->cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a562:	7a03      	ldrb	r3, [r0, #8]
 800a564:	2b01      	cmp	r3, #1
*         device mode or host mode operation.
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_CoreInit(USB_OTG_CORE_HANDLE *pdev)
{
 800a566:	4604      	mov	r4, r0
  USB_OTG_GI2CCTL_TypeDef  i2cctl;
  USB_OTG_GAHBCFG_TypeDef  ahbcfg;
  
  usbcfg.d32 = 0;
  gccfg.d32 = 0;
  ahbcfg.d32 = 0;
 800a568:	f04f 0500 	mov.w	r5, #0
  

  
  if (pdev->cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a56c:	d030      	beq.n	800a5d0 <USB_OTG_CoreInit+0x70>
    }    
  }
  else /* FS interface (embedded Phy or I2C Phy) */
  {
    
    usbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);;
 800a56e:	f850 2f0c 	ldr.w	r2, [r0, #12]!
 800a572:	68d3      	ldr	r3, [r2, #12]
    usbcfg.b.physel  = 1; /* FS Interface */
 800a574:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GUSBCFG, usbcfg.d32);
 800a578:	60d3      	str	r3, [r2, #12]
    /* Reset after a PHY select and set Host mode */
    USB_OTG_CoreReset(pdev);
 800a57a:	f7ff fef7 	bl	800a36c <USB_OTG_CoreReset.isra.1>
    /* Enable the I2C interface and deactivate the power down*/
    gccfg.d32 = 0;
    gccfg.b.pwdn = 1;
    
    if(pdev->cfg.phy_itface == USB_OTG_I2C_PHY)
 800a57e:	7a23      	ldrb	r3, [r4, #8]
    gccfg.b.vbussensingB = 1 ;     
#ifndef VBUS_SENSING_ENABLED
    gccfg.b.disablevbussensing = 1; 
#endif    
    
    if(pdev->cfg.Sof_output)
 800a580:	7a62      	ldrb	r2, [r4, #9]
      gccfg.b.i2cifen = 1;
    }   
    gccfg.b.vbussensingA = 1 ;
    gccfg.b.vbussensingB = 1 ;     
#ifndef VBUS_SENSING_ENABLED
    gccfg.b.disablevbussensing = 1; 
 800a582:	2b03      	cmp	r3, #3
 800a584:	bf14      	ite	ne
 800a586:	f44f 1334 	movne.w	r3, #2949120	; 0x2d0000
 800a58a:	f44f 133c 	moveq.w	r3, #3080192	; 0x2f0000
#endif    
    
    if(pdev->cfg.Sof_output)
 800a58e:	b10a      	cbz	r2, 800a594 <USB_OTG_CoreInit+0x34>
    {
      gccfg.b.sofouten = 1;  
 800a590:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    }
    
    USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GCCFG, gccfg.d32);
 800a594:	68e2      	ldr	r2, [r4, #12]
    USB_OTG_BSP_mDelay(20);
 800a596:	2014      	movs	r0, #20
    if(pdev->cfg.Sof_output)
    {
      gccfg.b.sofouten = 1;  
    }
    
    USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GCCFG, gccfg.d32);
 800a598:	6393      	str	r3, [r2, #56]	; 0x38
    USB_OTG_BSP_mDelay(20);
 800a59a:	f7fe fca9 	bl	8008ef0 <USB_OTG_BSP_mDelay>
    /* Program GUSBCFG.OtgUtmifsSel to I2C*/
    usbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);
 800a59e:	68e3      	ldr	r3, [r4, #12]
    
    if(pdev->cfg.phy_itface == USB_OTG_I2C_PHY)
 800a5a0:	7a22      	ldrb	r2, [r4, #8]
    }
    
    USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GCCFG, gccfg.d32);
    USB_OTG_BSP_mDelay(20);
    /* Program GUSBCFG.OtgUtmifsSel to I2C*/
    usbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);
 800a5a2:	68d9      	ldr	r1, [r3, #12]
    
    if(pdev->cfg.phy_itface == USB_OTG_I2C_PHY)
 800a5a4:	2a03      	cmp	r2, #3
    {
      usbcfg.b.otgutmifssel = 1;
 800a5a6:	bf0c      	ite	eq
 800a5a8:	f441 3280 	orreq.w	r2, r1, #65536	; 0x10000
 800a5ac:	460a      	movne	r2, r1
    }
    
    USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GUSBCFG, usbcfg.d32);
 800a5ae:	60da      	str	r2, [r3, #12]
    
    if(pdev->cfg.phy_itface == USB_OTG_I2C_PHY)
 800a5b0:	7a22      	ldrb	r2, [r4, #8]
 800a5b2:	2a03      	cmp	r2, #3
 800a5b4:	d037      	beq.n	800a626 <USB_OTG_CoreInit+0xc6>
      USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GI2CCTL, i2cctl.d32);
      USB_OTG_BSP_mDelay(200);
    }
  }
  /* case the HS core is working in FS mode */
  if(pdev->cfg.dma_enable == 1)
 800a5b6:	78e3      	ldrb	r3, [r4, #3]
 800a5b8:	2b01      	cmp	r3, #1
 800a5ba:	d107      	bne.n	800a5cc <USB_OTG_CoreInit+0x6c>
  {
    
    ahbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GAHBCFG);
 800a5bc:	68e3      	ldr	r3, [r4, #12]
 800a5be:	689d      	ldr	r5, [r3, #8]
    ahbcfg.b.hburstlen = 5; /* 64 x 32-bits*/
 800a5c0:	2205      	movs	r2, #5
 800a5c2:	f362 0544 	bfi	r5, r2, #1, #4
    ahbcfg.b.dmaenable = 1;
 800a5c6:	f045 0520 	orr.w	r5, r5, #32
    USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GAHBCFG, ahbcfg.d32);
 800a5ca:	609d      	str	r5, [r3, #8]
  usbcfg.b.srpcap = 1;
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GUSBCFG, usbcfg.d32);
  USB_OTG_EnableCommonInt(pdev);
#endif
  return status;
}
 800a5cc:	2000      	movs	r0, #0
 800a5ce:	bd38      	pop	{r3, r4, r5, pc}
  

  
  if (pdev->cfg.phy_itface == USB_OTG_ULPI_PHY)
  {
    gccfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GCCFG);
 800a5d0:	68c2      	ldr	r2, [r0, #12]
    gccfg.b.pwdn = 0;
    
    if (pdev->cfg.Sof_output)
 800a5d2:	7a41      	ldrb	r1, [r0, #9]
  

  
  if (pdev->cfg.phy_itface == USB_OTG_ULPI_PHY)
  {
    gccfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GCCFG);
 800a5d4:	6b93      	ldr	r3, [r2, #56]	; 0x38
    gccfg.b.pwdn = 0;
 800a5d6:	f365 4310 	bfi	r3, r5, #16, #1
    
    if (pdev->cfg.Sof_output)
 800a5da:	b109      	cbz	r1, 800a5e0 <USB_OTG_CoreInit+0x80>
    {
      gccfg.b.sofouten = 1;   
 800a5dc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    }
    USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GCCFG, gccfg.d32);
 800a5e0:	6393      	str	r3, [r2, #56]	; 0x38
    
    /* Init The ULPI Interface */
    usbcfg.d32 = 0;
    usbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);
 800a5e2:	68d3      	ldr	r3, [r2, #12]
#else
 #ifdef USB_OTG_EXTERNAL_VBUS_ENABLED    
    usbcfg.b.ulpi_ext_vbus_drv = 1; /* Use external VBUS */
 #endif
#endif 
    usbcfg.b.term_sel_dl_pulse = 0; /* Data line pulsing using utmi_txvalid */    
 800a5e4:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 800a5e8:	f023 0350 	bic.w	r3, r3, #80	; 0x50
    usbcfg.b.ulpi_utmi_sel     = 1; /* ULPI seleInterfacect */
 800a5ec:	f043 0310 	orr.w	r3, r3, #16
    
    usbcfg.b.phyif             = 0; /* 8 bits */
 800a5f0:	f36f 03c3 	bfc	r3, #3, #1
    usbcfg.b.ddrsel            = 0; /* single data rate */
 800a5f4:	f36f 13c7 	bfc	r3, #7, #1
    
    usbcfg.b.ulpi_fsls = 0;
 800a5f8:	f36f 4351 	bfc	r3, #17, #1
    usbcfg.b.ulpi_clk_sus_m = 0;
 800a5fc:	f36f 43d3 	bfc	r3, #19, #1
    USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GUSBCFG, usbcfg.d32);
 800a600:	60d3      	str	r3, [r2, #12]
    
    /* Reset after a PHY select  */
    USB_OTG_CoreReset(pdev);
 800a602:	f104 000c 	add.w	r0, r4, #12
 800a606:	f7ff feb1 	bl	800a36c <USB_OTG_CoreReset.isra.1>
    
    if(pdev->cfg.dma_enable == 1)
 800a60a:	78e3      	ldrb	r3, [r4, #3]
 800a60c:	2b01      	cmp	r3, #1
 800a60e:	d1dd      	bne.n	800a5cc <USB_OTG_CoreInit+0x6c>
    {
      
      ahbcfg.b.hburstlen = 5; /* 64 x 32-bits*/
 800a610:	2305      	movs	r3, #5
 800a612:	f363 0544 	bfi	r5, r3, #1, #4
      ahbcfg.b.dmaenable = 1;
      USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GAHBCFG, ahbcfg.d32);
 800a616:	68e3      	ldr	r3, [r4, #12]
    
    if(pdev->cfg.dma_enable == 1)
    {
      
      ahbcfg.b.hburstlen = 5; /* 64 x 32-bits*/
      ahbcfg.b.dmaenable = 1;
 800a618:	f045 0520 	orr.w	r5, r5, #32
      USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GAHBCFG, ahbcfg.d32);
 800a61c:	609d      	str	r5, [r3, #8]
      USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GI2CCTL, i2cctl.d32);
      USB_OTG_BSP_mDelay(200);
    }
  }
  /* case the HS core is working in FS mode */
  if(pdev->cfg.dma_enable == 1)
 800a61e:	78e3      	ldrb	r3, [r4, #3]
 800a620:	2b01      	cmp	r3, #1
 800a622:	d0cb      	beq.n	800a5bc <USB_OTG_CoreInit+0x5c>
 800a624:	e7d2      	b.n	800a5cc <USB_OTG_CoreInit+0x6c>
    USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GUSBCFG, usbcfg.d32);
    
    if(pdev->cfg.phy_itface == USB_OTG_I2C_PHY)
    {
      /*Program GI2CCTL.I2CEn*/
      i2cctl.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GI2CCTL);
 800a626:	6b1d      	ldr	r5, [r3, #48]	; 0x30
      i2cctl.b.i2cdevaddr = 1;
 800a628:	2201      	movs	r2, #1
 800a62a:	f362 659b 	bfi	r5, r2, #26, #2
      i2cctl.b.i2cen = 0;
 800a62e:	f36f 55d7 	bfc	r5, #23, #1
      i2cctl.b.dat_se0 = 1;
      i2cctl.b.addr = 0x2D;
 800a632:	222d      	movs	r2, #45	; 0x2d
    {
      /*Program GI2CCTL.I2CEn*/
      i2cctl.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GI2CCTL);
      i2cctl.b.i2cdevaddr = 1;
      i2cctl.b.i2cen = 0;
      i2cctl.b.dat_se0 = 1;
 800a634:	f045 5580 	orr.w	r5, r5, #268435456	; 0x10000000
      i2cctl.b.addr = 0x2D;
 800a638:	f362 4516 	bfi	r5, r2, #16, #7
      USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GI2CCTL, i2cctl.d32);
 800a63c:	631d      	str	r5, [r3, #48]	; 0x30
      
      USB_OTG_BSP_mDelay(200);
 800a63e:	20c8      	movs	r0, #200	; 0xc8
 800a640:	f7fe fc56 	bl	8008ef0 <USB_OTG_BSP_mDelay>
      
      i2cctl.b.i2cen = 1;
      USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GI2CCTL, i2cctl.d32);
 800a644:	68e3      	ldr	r3, [r4, #12]
      i2cctl.b.addr = 0x2D;
      USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GI2CCTL, i2cctl.d32);
      
      USB_OTG_BSP_mDelay(200);
      
      i2cctl.b.i2cen = 1;
 800a646:	f445 0500 	orr.w	r5, r5, #8388608	; 0x800000
      USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GI2CCTL, i2cctl.d32);
 800a64a:	631d      	str	r5, [r3, #48]	; 0x30
      USB_OTG_BSP_mDelay(200);
 800a64c:	20c8      	movs	r0, #200	; 0xc8
 800a64e:	f7fe fc4f 	bl	8008ef0 <USB_OTG_BSP_mDelay>
 800a652:	e7b0      	b.n	800a5b6 <USB_OTG_CoreInit+0x56>

0800a654 <USB_OTG_EnableGlobalInt>:
  USB_OTG_STS status = USB_OTG_OK;
  USB_OTG_GAHBCFG_TypeDef  ahbcfg;
  
  ahbcfg.d32 = 0;
  ahbcfg.b.glblintrmsk = 1; /* Enable interrupts */
  USB_OTG_MODIFY_REG32(&pdev->regs.GREGS->GAHBCFG, 0, ahbcfg.d32);
 800a654:	68c3      	ldr	r3, [r0, #12]
 800a656:	689a      	ldr	r2, [r3, #8]
 800a658:	f042 0201 	orr.w	r2, r2, #1
 800a65c:	609a      	str	r2, [r3, #8]
  return status;
}
 800a65e:	2000      	movs	r0, #0
 800a660:	4770      	bx	lr
 800a662:	bf00      	nop

0800a664 <USB_OTG_DisableGlobalInt>:
{
  USB_OTG_STS status = USB_OTG_OK;
  USB_OTG_GAHBCFG_TypeDef  ahbcfg;
  ahbcfg.d32 = 0;
  ahbcfg.b.glblintrmsk = 1; /* Enable interrupts */
  USB_OTG_MODIFY_REG32(&pdev->regs.GREGS->GAHBCFG, ahbcfg.d32, 0);
 800a664:	68c3      	ldr	r3, [r0, #12]
 800a666:	689a      	ldr	r2, [r3, #8]
 800a668:	f022 0201 	bic.w	r2, r2, #1
 800a66c:	609a      	str	r2, [r3, #8]
  return status;
}
 800a66e:	2000      	movs	r0, #0
 800a670:	4770      	bx	lr
 800a672:	bf00      	nop

0800a674 <USB_OTG_FlushTxFifo>:
* @param  pdev : Selected device
* @param  num : FO num
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_FlushTxFifo (USB_OTG_CORE_HANDLE *pdev , uint32_t num )
{
 800a674:	b500      	push	{lr}
 800a676:	b083      	sub	sp, #12
  USB_OTG_STS status = USB_OTG_OK;
  __IO USB_OTG_GRSTCTL_TypeDef  greset;
  
  uint32_t count = 0;
  greset.d32 = 0;
 800a678:	2300      	movs	r3, #0
 800a67a:	9301      	str	r3, [sp, #4]
  greset.b.txfflsh = 1;
 800a67c:	9b01      	ldr	r3, [sp, #4]
 800a67e:	f043 0320 	orr.w	r3, r3, #32
 800a682:	9301      	str	r3, [sp, #4]
  greset.b.txfnum  = num;
 800a684:	9b01      	ldr	r3, [sp, #4]
 800a686:	f361 138a 	bfi	r3, r1, #6, #5
 800a68a:	9301      	str	r3, [sp, #4]
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GRSTCTL, greset.d32 );
 800a68c:	9b01      	ldr	r3, [sp, #4]
 800a68e:	68c1      	ldr	r1, [r0, #12]
 800a690:	610b      	str	r3, [r1, #16]
  do
  {
    greset.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRSTCTL);
 800a692:	690a      	ldr	r2, [r1, #16]
 800a694:	f44f 6354 	mov.w	r3, #3392	; 0xd40
 800a698:	9201      	str	r2, [sp, #4]
 800a69a:	f2c0 0303 	movt	r3, #3
 800a69e:	e003      	b.n	800a6a8 <USB_OTG_FlushTxFifo+0x34>
 800a6a0:	690a      	ldr	r2, [r1, #16]
    if (++count > 200000)
 800a6a2:	3b01      	subs	r3, #1
  greset.b.txfflsh = 1;
  greset.b.txfnum  = num;
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GRSTCTL, greset.d32 );
  do
  {
    greset.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRSTCTL);
 800a6a4:	9201      	str	r2, [sp, #4]
    if (++count > 200000)
 800a6a6:	d002      	beq.n	800a6ae <USB_OTG_FlushTxFifo+0x3a>
    {
      break;
    }
  }
  while (greset.b.txfflsh == 1);
 800a6a8:	9a01      	ldr	r2, [sp, #4]
 800a6aa:	0690      	lsls	r0, r2, #26
 800a6ac:	d4f8      	bmi.n	800a6a0 <USB_OTG_FlushTxFifo+0x2c>
  /* Wait for 3 PHY Clocks*/
  USB_OTG_BSP_uDelay(3);
 800a6ae:	2003      	movs	r0, #3
 800a6b0:	f7fe fbfe 	bl	8008eb0 <USB_OTG_BSP_uDelay>
  return status;
}
 800a6b4:	2000      	movs	r0, #0
 800a6b6:	b003      	add	sp, #12
 800a6b8:	f85d fb04 	ldr.w	pc, [sp], #4

0800a6bc <USB_OTG_FlushRxFifo>:
* @brief  USB_OTG_FlushRxFifo : Flush a Rx FIFO
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_FlushRxFifo( USB_OTG_CORE_HANDLE *pdev )
{
 800a6bc:	b500      	push	{lr}
 800a6be:	b083      	sub	sp, #12
  USB_OTG_STS status = USB_OTG_OK;
  __IO USB_OTG_GRSTCTL_TypeDef  greset;
  uint32_t count = 0;
  
  greset.d32 = 0;
 800a6c0:	2300      	movs	r3, #0
 800a6c2:	9301      	str	r3, [sp, #4]
  greset.b.rxfflsh = 1;
 800a6c4:	9b01      	ldr	r3, [sp, #4]
 800a6c6:	f043 0310 	orr.w	r3, r3, #16
 800a6ca:	9301      	str	r3, [sp, #4]
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GRSTCTL, greset.d32 );
 800a6cc:	9b01      	ldr	r3, [sp, #4]
 800a6ce:	68c1      	ldr	r1, [r0, #12]
 800a6d0:	610b      	str	r3, [r1, #16]
  do
  {
    greset.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRSTCTL);
 800a6d2:	690a      	ldr	r2, [r1, #16]
 800a6d4:	f44f 6354 	mov.w	r3, #3392	; 0xd40
 800a6d8:	9201      	str	r2, [sp, #4]
 800a6da:	f2c0 0303 	movt	r3, #3
 800a6de:	e003      	b.n	800a6e8 <USB_OTG_FlushRxFifo+0x2c>
 800a6e0:	690a      	ldr	r2, [r1, #16]
    if (++count > 200000)
 800a6e2:	3b01      	subs	r3, #1
  greset.d32 = 0;
  greset.b.rxfflsh = 1;
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GRSTCTL, greset.d32 );
  do
  {
    greset.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRSTCTL);
 800a6e4:	9201      	str	r2, [sp, #4]
    if (++count > 200000)
 800a6e6:	d002      	beq.n	800a6ee <USB_OTG_FlushRxFifo+0x32>
    {
      break;
    }
  }
  while (greset.b.rxfflsh == 1);
 800a6e8:	9a01      	ldr	r2, [sp, #4]
 800a6ea:	06d2      	lsls	r2, r2, #27
 800a6ec:	d4f8      	bmi.n	800a6e0 <USB_OTG_FlushRxFifo+0x24>
  /* Wait for 3 PHY Clocks*/
  USB_OTG_BSP_uDelay(3);
 800a6ee:	2003      	movs	r0, #3
 800a6f0:	f7fe fbde 	bl	8008eb0 <USB_OTG_BSP_uDelay>
  return status;
}
 800a6f4:	2000      	movs	r0, #0
 800a6f6:	b003      	add	sp, #12
 800a6f8:	f85d fb04 	ldr.w	pc, [sp], #4

0800a6fc <USB_OTG_SetCurrentMode>:
USB_OTG_STS USB_OTG_SetCurrentMode(USB_OTG_CORE_HANDLE *pdev , uint8_t mode)
{
  USB_OTG_STS status = USB_OTG_OK;
  USB_OTG_GUSBCFG_TypeDef  usbcfg;
  
  usbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);
 800a6fc:	68c2      	ldr	r2, [r0, #12]
* @param  pdev : Selected device
* @param  mode :  (Host/device)
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_SetCurrentMode(USB_OTG_CORE_HANDLE *pdev , uint8_t mode)
{
 800a6fe:	b508      	push	{r3, lr}
  USB_OTG_STS status = USB_OTG_OK;
  USB_OTG_GUSBCFG_TypeDef  usbcfg;
  
  usbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);
 800a700:	68d3      	ldr	r3, [r2, #12]
  
  usbcfg.b.force_host = 0;
 800a702:	f36f 735d 	bfc	r3, #29, #1
  usbcfg.b.force_dev = 0;
 800a706:	f36f 739e 	bfc	r3, #30, #1
  
  if ( mode == HOST_MODE)
 800a70a:	2901      	cmp	r1, #1
  {
    usbcfg.b.force_host = 1;
 800a70c:	bf08      	it	eq
 800a70e:	f043 5300 	orreq.w	r3, r3, #536870912	; 0x20000000
  usbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);
  
  usbcfg.b.force_host = 0;
  usbcfg.b.force_dev = 0;
  
  if ( mode == HOST_MODE)
 800a712:	d002      	beq.n	800a71a <USB_OTG_SetCurrentMode+0x1e>
  {
    usbcfg.b.force_host = 1;
  }
  else if ( mode == DEVICE_MODE)
 800a714:	b909      	cbnz	r1, 800a71a <USB_OTG_SetCurrentMode+0x1e>
  {
    usbcfg.b.force_dev = 1;
 800a716:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
  }
  
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GUSBCFG, usbcfg.d32);
 800a71a:	60d3      	str	r3, [r2, #12]
  USB_OTG_BSP_mDelay(50);
 800a71c:	2032      	movs	r0, #50	; 0x32
 800a71e:	f7fe fbe7 	bl	8008ef0 <USB_OTG_BSP_mDelay>
  return status;
}
 800a722:	2000      	movs	r0, #0
 800a724:	bd08      	pop	{r3, pc}
 800a726:	bf00      	nop

0800a728 <USB_OTG_GetMode>:
* @param  pdev : Selected device
* @retval current mode
*/
uint32_t USB_OTG_GetMode(USB_OTG_CORE_HANDLE *pdev)
{
  return (USB_OTG_READ_REG32(&pdev->regs.GREGS->GINTSTS ) & 0x1);
 800a728:	68c3      	ldr	r3, [r0, #12]
 800a72a:	6958      	ldr	r0, [r3, #20]
}
 800a72c:	f000 0001 	and.w	r0, r0, #1
 800a730:	4770      	bx	lr
 800a732:	bf00      	nop

0800a734 <USB_OTG_IsDeviceMode>:
* @param  pdev : Selected device
* @retval current mode
*/
uint32_t USB_OTG_GetMode(USB_OTG_CORE_HANDLE *pdev)
{
  return (USB_OTG_READ_REG32(&pdev->regs.GREGS->GINTSTS ) & 0x1);
 800a734:	68c3      	ldr	r3, [r0, #12]
 800a736:	6958      	ldr	r0, [r3, #20]
 800a738:	f000 0001 	and.w	r0, r0, #1
* @retval num_in_ep
*/
uint8_t USB_OTG_IsDeviceMode(USB_OTG_CORE_HANDLE *pdev)
{
  return (USB_OTG_GetMode(pdev) != HOST_MODE);
}
 800a73c:	f080 0001 	eor.w	r0, r0, #1
 800a740:	4770      	bx	lr
 800a742:	bf00      	nop

0800a744 <USB_OTG_IsHostMode>:
* @param  pdev : Selected device
* @retval current mode
*/
uint32_t USB_OTG_GetMode(USB_OTG_CORE_HANDLE *pdev)
{
  return (USB_OTG_READ_REG32(&pdev->regs.GREGS->GINTSTS ) & 0x1);
 800a744:	68c3      	ldr	r3, [r0, #12]
 800a746:	6958      	ldr	r0, [r3, #20]
* @retval num_in_ep
*/
uint8_t USB_OTG_IsHostMode(USB_OTG_CORE_HANDLE *pdev)
{
  return (USB_OTG_GetMode(pdev) == HOST_MODE);
}
 800a748:	f000 0001 	and.w	r0, r0, #1
 800a74c:	4770      	bx	lr
 800a74e:	bf00      	nop

0800a750 <USB_OTG_ReadCoreItr>:
* @retval Status
*/
uint32_t USB_OTG_ReadCoreItr(USB_OTG_CORE_HANDLE *pdev)
{
  uint32_t v = 0;
  v = USB_OTG_READ_REG32(&pdev->regs.GREGS->GINTSTS);
 800a750:	68c3      	ldr	r3, [r0, #12]
 800a752:	695a      	ldr	r2, [r3, #20]
  v &= USB_OTG_READ_REG32(&pdev->regs.GREGS->GINTMSK);
 800a754:	6998      	ldr	r0, [r3, #24]
  return v;
}
 800a756:	4010      	ands	r0, r2
 800a758:	4770      	bx	lr
 800a75a:	bf00      	nop

0800a75c <USB_OTG_ReadOtgItr>:
* @param  pdev : Selected device
* @retval Status
*/
uint32_t USB_OTG_ReadOtgItr (USB_OTG_CORE_HANDLE *pdev)
{
  return (USB_OTG_READ_REG32 (&pdev->regs.GREGS->GOTGINT));
 800a75c:	68c3      	ldr	r3, [r0, #12]
 800a75e:	6858      	ldr	r0, [r3, #4]
}
 800a760:	4770      	bx	lr
 800a762:	bf00      	nop

0800a764 <USB_OTG_InitDevSpeed>:
*/
void USB_OTG_InitDevSpeed(USB_OTG_CORE_HANDLE *pdev , uint8_t speed)
{
  USB_OTG_DCFG_TypeDef   dcfg;
  
  dcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DCFG);
 800a764:	6903      	ldr	r3, [r0, #16]
 800a766:	681a      	ldr	r2, [r3, #0]
  dcfg.b.devspd = speed;
 800a768:	f361 0201 	bfi	r2, r1, #0, #2
  USB_OTG_WRITE_REG32(&pdev->regs.DREGS->DCFG, dcfg.d32);
 800a76c:	601a      	str	r2, [r3, #0]
 800a76e:	4770      	bx	lr

0800a770 <USB_OTG_EnableDevInt>:
* @brief  USB_OTG_EnableDevInt : Enables the Device mode interrupts
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EnableDevInt(USB_OTG_CORE_HANDLE *pdev)
{
 800a770:	b410      	push	{r4}
  USB_OTG_GINTMSK_TypeDef  intmsk;
  
  intmsk.d32 = 0;
  
  /* Disable all interrupts. */
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTMSK, 0);
 800a772:	68c2      	ldr	r2, [r0, #12]
#endif
  /* Clear any pending interrupts */
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTSTS, 0xFFFFFFFF);
  /* Enable the interrupts in the INTMSK */
  int_mask.b.wkupintr = 1;
  int_mask.b.usbsuspend = 1; 
 800a774:	f44f 6400 	mov.w	r4, #2048	; 0x800
  intmsk.d32 = 0;
  
  /* Disable all interrupts. */
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTMSK, 0);
  /* Clear any pending interrupts */
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTSTS, 0xFFFFFFFF);
 800a778:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
USB_OTG_STS USB_OTG_EnableDevInt(USB_OTG_CORE_HANDLE *pdev)
{
  USB_OTG_STS status = USB_OTG_OK;
  USB_OTG_GINTMSK_TypeDef  intmsk;
  
  intmsk.d32 = 0;
 800a77c:	2300      	movs	r3, #0
#endif
  /* Clear any pending interrupts */
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTSTS, 0xFFFFFFFF);
  /* Enable the interrupts in the INTMSK */
  int_mask.b.wkupintr = 1;
  int_mask.b.usbsuspend = 1; 
 800a77e:	f2c8 0400 	movt	r4, #32768	; 0x8000
  USB_OTG_GINTMSK_TypeDef  intmsk;
  
  intmsk.d32 = 0;
  
  /* Disable all interrupts. */
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTMSK, 0);
 800a782:	6193      	str	r3, [r2, #24]
  /* Clear any pending interrupts */
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTSTS, 0xFFFFFFFF);
 800a784:	6151      	str	r1, [r2, #20]
  USB_OTG_GINTMSK_TypeDef  int_mask;
  
  int_mask.d32 = 0;
  /* Clear any pending USB_OTG Interrupts */
#ifndef USE_OTG_MODE
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GOTGINT, 0xFFFFFFFF);
 800a786:	6051      	str	r1, [r2, #4]
#endif
  /* Clear any pending interrupts */
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTSTS, 0xFFFFFFFF);
 800a788:	6151      	str	r1, [r2, #20]
#ifdef USE_OTG_MODE
  int_mask.b.otgintr = 1;
  int_mask.b.sessreqintr = 1;
  int_mask.b.conidstschng = 1;
#endif
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTMSK, int_mask.d32);
 800a78a:	6194      	str	r4, [r2, #24]
  /* Clear any pending interrupts */
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTSTS, 0xFFFFFFFF);
  /* Enable the common interrupts */
  USB_OTG_EnableCommonInt(pdev);
  
  if (pdev->cfg.dma_enable == 0)
 800a78c:	78c0      	ldrb	r0, [r0, #3]
  intmsk.b.incomplisoout    = 1;   
#ifdef VBUS_SENSING_ENABLED
  intmsk.b.sessreqintr    = 1; 
  intmsk.b.otgintr    = 1;    
#endif  
  USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, intmsk.d32, intmsk.d32);
 800a78e:	6991      	ldr	r1, [r2, #24]
  return status;
}
 800a790:	f85d 4b04 	ldr.w	r4, [sp], #4
  /* Clear any pending interrupts */
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTSTS, 0xFFFFFFFF);
  /* Enable the common interrupts */
  USB_OTG_EnableCommonInt(pdev);
  
  if (pdev->cfg.dma_enable == 0)
 800a794:	4298      	cmp	r0, r3
  {
    intmsk.b.rxstsqlvl = 1;
 800a796:	bf08      	it	eq
 800a798:	2310      	moveq	r3, #16
  intmsk.b.inepintr   = 1;
  intmsk.b.outepintr  = 1;
  intmsk.b.sofintr    = 1; 

  intmsk.b.incomplisoin    = 1; 
  intmsk.b.incomplisoout    = 1;   
 800a79a:	f443 1370 	orr.w	r3, r3, #3932160	; 0x3c0000
 800a79e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800a7a2:	f043 0308 	orr.w	r3, r3, #8
#ifdef VBUS_SENSING_ENABLED
  intmsk.b.sessreqintr    = 1; 
  intmsk.b.otgintr    = 1;    
#endif  
  USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, intmsk.d32, intmsk.d32);
 800a7a6:	430b      	orrs	r3, r1
  return status;
}
 800a7a8:	2000      	movs	r0, #0
  intmsk.b.incomplisoout    = 1;   
#ifdef VBUS_SENSING_ENABLED
  intmsk.b.sessreqintr    = 1; 
  intmsk.b.otgintr    = 1;    
#endif  
  USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, intmsk.d32, intmsk.d32);
 800a7aa:	6193      	str	r3, [r2, #24]
  return status;
}
 800a7ac:	4770      	bx	lr
 800a7ae:	bf00      	nop

0800a7b0 <USB_OTG_CoreInitDev>:
*         for device mode
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_CoreInitDev (USB_OTG_CORE_HANDLE *pdev)
{
 800a7b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7b2:	4604      	mov	r4, r0
  nptxfifosize.d32 = 0;
  txfifosize.d32 = 0;
  msk.d32 = 0;
  
  /* Restart the Phy Clock */
  USB_OTG_WRITE_REG32(pdev->regs.PCGCCTL, 0);
 800a7b4:	f8d0 010c 	ldr.w	r0, [r0, #268]	; 0x10c
  /* Device configuration register */
  dcfg.d32 = USB_OTG_READ_REG32( &pdev->regs.DREGS->DCFG);
 800a7b8:	6922      	ldr	r2, [r4, #16]
  USB_OTG_DIEPMSK_TypeDef msk;
  USB_OTG_DTHRCTL_TypeDef dthrctl;  
  
  depctl.d32 = 0;
  dcfg.d32 = 0;
  nptxfifosize.d32 = 0;
 800a7ba:	2100      	movs	r1, #0
  txfifosize.d32 = 0;
  msk.d32 = 0;
  
  /* Restart the Phy Clock */
  USB_OTG_WRITE_REG32(pdev->regs.PCGCCTL, 0);
 800a7bc:	6001      	str	r1, [r0, #0]
  USB_OTG_DTHRCTL_TypeDef dthrctl;  
  
  depctl.d32 = 0;
  dcfg.d32 = 0;
  nptxfifosize.d32 = 0;
  txfifosize.d32 = 0;
 800a7be:	460b      	mov	r3, r1
  msk.d32 = 0;
  
  /* Restart the Phy Clock */
  USB_OTG_WRITE_REG32(pdev->regs.PCGCCTL, 0);
  /* Device configuration register */
  dcfg.d32 = USB_OTG_READ_REG32( &pdev->regs.DREGS->DCFG);
 800a7c0:	6811      	ldr	r1, [r2, #0]
  dcfg.b.perfrint = DCFG_FRAME_INTERVAL_80;
 800a7c2:	f363 21cc 	bfi	r1, r3, #11, #2
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DCFG, dcfg.d32 );
 800a7c6:	6011      	str	r1, [r2, #0]
  
#ifdef USB_OTG_FS_CORE
  if(pdev->cfg.coreID == USB_OTG_FS_CORE_ID  )
 800a7c8:	7ae1      	ldrb	r1, [r4, #11]
 800a7ca:	2901      	cmp	r1, #1
 800a7cc:	d04d      	beq.n	800a86a <USB_OTG_CoreInitDev+0xba>
    txfifosize.b.depth = TX5_FIFO_HS_SIZE;
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[4], txfifosize.d32 );
  }
#endif  
  /* Flush the FIFOs */
  USB_OTG_FlushTxFifo(pdev , 0x10); /* all Tx FIFOs */
 800a7ce:	2110      	movs	r1, #16
 800a7d0:	4620      	mov	r0, r4
 800a7d2:	f7ff ff4f 	bl	800a674 <USB_OTG_FlushTxFifo>
  USB_OTG_FlushRxFifo(pdev);
 800a7d6:	4620      	mov	r0, r4
 800a7d8:	f7ff ff70 	bl	800a6bc <USB_OTG_FlushRxFifo>
  /* Clear all pending Device Interrupts */
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DIEPMSK, 0 );
 800a7dc:	6925      	ldr	r5, [r4, #16]
 800a7de:	2200      	movs	r2, #0
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DOEPMSK, 0 );
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINT, 0xFFFFFFFF );
 800a7e0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
#endif  
  /* Flush the FIFOs */
  USB_OTG_FlushTxFifo(pdev , 0x10); /* all Tx FIFOs */
  USB_OTG_FlushRxFifo(pdev);
  /* Clear all pending Device Interrupts */
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DIEPMSK, 0 );
 800a7e4:	612a      	str	r2, [r5, #16]
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DOEPMSK, 0 );
 800a7e6:	616a      	str	r2, [r5, #20]
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINT, 0xFFFFFFFF );
 800a7e8:	61ab      	str	r3, [r5, #24]
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINTMSK, 0 );
 800a7ea:	61ea      	str	r2, [r5, #28]
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 800a7ec:	7863      	ldrb	r3, [r4, #1]
 800a7ee:	b33b      	cbz	r3, 800a840 <USB_OTG_CoreInitDev+0x90>
    else
    {
      depctl.d32 = 0;
    }
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPCTL, depctl.d32);
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPTSIZ, 0);
 800a7f0:	4617      	mov	r7, r2
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DIEPMSK, 0 );
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DOEPMSK, 0 );
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINT, 0xFFFFFFFF );
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINTMSK, 0 );
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 800a7f2:	4621      	mov	r1, r4
    {
      depctl.d32 = 0;
    }
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPCTL, depctl.d32);
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPTSIZ, 0);
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 800a7f4:	26ff      	movs	r6, #255	; 0xff
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINT, 0xFFFFFFFF );
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINTMSK, 0 );
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
  {
    depctl.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[i]->DIEPCTL);
 800a7f6:	698b      	ldr	r3, [r1, #24]
 800a7f8:	6818      	ldr	r0, [r3, #0]
    if (depctl.b.epena)
    {
      depctl.d32 = 0;
      depctl.b.epdis = 1;
      depctl.b.snak = 1;
 800a7fa:	2800      	cmp	r0, #0
 800a7fc:	bfb4      	ite	lt
 800a7fe:	f04f 4090 	movlt.w	r0, #1207959552	; 0x48000000
 800a802:	2000      	movge	r0, #0
    }
    else
    {
      depctl.d32 = 0;
    }
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPCTL, depctl.d32);
 800a804:	6018      	str	r0, [r3, #0]
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPTSIZ, 0);
 800a806:	611f      	str	r7, [r3, #16]
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 800a808:	609e      	str	r6, [r3, #8]
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DIEPMSK, 0 );
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DOEPMSK, 0 );
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINT, 0xFFFFFFFF );
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINTMSK, 0 );
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 800a80a:	7863      	ldrb	r3, [r4, #1]
 800a80c:	3201      	adds	r2, #1
 800a80e:	4293      	cmp	r3, r2
 800a810:	f101 0104 	add.w	r1, r1, #4
 800a814:	d8ef      	bhi.n	800a7f6 <USB_OTG_CoreInitDev+0x46>
    }
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPCTL, depctl.d32);
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPTSIZ, 0);
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
  }
  for (i = 0; i <  pdev->cfg.dev_endpoints; i++)
 800a816:	b19b      	cbz	r3, 800a840 <USB_OTG_CoreInitDev+0x90>
 800a818:	2200      	movs	r2, #0
    else
    {
      depctl.d32 = 0;
    }
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPCTL, depctl.d32);
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPTSIZ, 0);
 800a81a:	4617      	mov	r7, r2
    }
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPCTL, depctl.d32);
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPTSIZ, 0);
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
  }
  for (i = 0; i <  pdev->cfg.dev_endpoints; i++)
 800a81c:	4621      	mov	r1, r4
    {
      depctl.d32 = 0;
    }
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPCTL, depctl.d32);
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPTSIZ, 0);
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 800a81e:	26ff      	movs	r6, #255	; 0xff
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
  }
  for (i = 0; i <  pdev->cfg.dev_endpoints; i++)
  {
    USB_OTG_DEPCTL_TypeDef  depctl;
    depctl.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[i]->DOEPCTL);
 800a820:	6d4b      	ldr	r3, [r1, #84]	; 0x54
 800a822:	6818      	ldr	r0, [r3, #0]
    if (depctl.b.epena)
    {
      depctl.d32 = 0;
      depctl.b.epdis = 1;
      depctl.b.snak = 1;
 800a824:	2800      	cmp	r0, #0
 800a826:	bfb4      	ite	lt
 800a828:	f04f 4090 	movlt.w	r0, #1207959552	; 0x48000000
 800a82c:	2000      	movge	r0, #0
    }
    else
    {
      depctl.d32 = 0;
    }
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPCTL, depctl.d32);
 800a82e:	6018      	str	r0, [r3, #0]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPTSIZ, 0);
 800a830:	611f      	str	r7, [r3, #16]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 800a832:	609e      	str	r6, [r3, #8]
    }
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPCTL, depctl.d32);
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPTSIZ, 0);
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
  }
  for (i = 0; i <  pdev->cfg.dev_endpoints; i++)
 800a834:	7863      	ldrb	r3, [r4, #1]
 800a836:	3201      	adds	r2, #1
 800a838:	4293      	cmp	r3, r2
 800a83a:	f101 0104 	add.w	r1, r1, #4
 800a83e:	d8ef      	bhi.n	800a820 <USB_OTG_CoreInitDev+0x70>
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPTSIZ, 0);
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
  }
  msk.d32 = 0;
  msk.b.txfifoundrn = 1;
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPMSK, msk.d32, msk.d32);
 800a840:	692b      	ldr	r3, [r5, #16]
 800a842:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a846:	612b      	str	r3, [r5, #16]
  
  if (pdev->cfg.dma_enable == 1)
 800a848:	78e3      	ldrb	r3, [r4, #3]
 800a84a:	2b01      	cmp	r3, #1
  {
    dthrctl.d32 = 0;
    dthrctl.b.non_iso_thr_en = 1;
    dthrctl.b.iso_thr_en = 1;
    dthrctl.b.tx_thr_len = 64;
    dthrctl.b.rx_thr_en = 1;
 800a84c:	bf01      	itttt	eq
 800a84e:	f503 7381 	addeq.w	r3, r3, #258	; 0x102
 800a852:	f2c0 0301 	movteq	r3, #1
  if (pdev->cfg.dma_enable == 1)
  {
    dthrctl.d32 = 0;
    dthrctl.b.non_iso_thr_en = 1;
    dthrctl.b.iso_thr_en = 1;
    dthrctl.b.tx_thr_len = 64;
 800a856:	2240      	moveq	r2, #64	; 0x40
    dthrctl.b.rx_thr_en = 1;
    dthrctl.b.rx_thr_len = 64;
 800a858:	f362 4359 	bfieq	r3, r2, #17, #9
    USB_OTG_WRITE_REG32(&pdev->regs.DREGS->DTHRCTL, dthrctl.d32);  
 800a85c:	bf08      	it	eq
 800a85e:	632b      	streq	r3, [r5, #48]	; 0x30
  }
  USB_OTG_EnableDevInt(pdev);
 800a860:	4620      	mov	r0, r4
 800a862:	f7ff ff85 	bl	800a770 <USB_OTG_EnableDevInt>
  return status;
}
 800a866:	2000      	movs	r0, #0
 800a868:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
*/
void USB_OTG_InitDevSpeed(USB_OTG_CORE_HANDLE *pdev , uint8_t speed)
{
  USB_OTG_DCFG_TypeDef   dcfg;
  
  dcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DCFG);
 800a86a:	6817      	ldr	r7, [r2, #0]
    
    /* Set Full speed phy */
    USB_OTG_InitDevSpeed (pdev , USB_OTG_SPEED_PARAM_FULL);
    
    /* set Rx FIFO size */
    USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRXFSIZ, RX_FIFO_FS_SIZE);
 800a86c:	68e0      	ldr	r0, [r4, #12]
    nptxfifosize.b.startaddr = RX_FIFO_FS_SIZE;
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF0_HNPTXFSIZ, nptxfifosize.d32 );
    
    
    /* EP1 TX*/
    txfifosize.b.startaddr = nptxfifosize.b.startaddr + nptxfifosize.b.depth;
 800a86e:	21c0      	movs	r1, #192	; 0xc0
    
    /* Set Full speed phy */
    USB_OTG_InitDevSpeed (pdev , USB_OTG_SPEED_PARAM_FULL);
    
    /* set Rx FIFO size */
    USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRXFSIZ, RX_FIFO_FS_SIZE);
 800a870:	2580      	movs	r5, #128	; 0x80
    nptxfifosize.b.startaddr = RX_FIFO_FS_SIZE;
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF0_HNPTXFSIZ, nptxfifosize.d32 );
    
    
    /* EP1 TX*/
    txfifosize.b.startaddr = nptxfifosize.b.startaddr + nptxfifosize.b.depth;
 800a872:	f361 030f 	bfi	r3, r1, #0, #16
    
    /* set Rx FIFO size */
    USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRXFSIZ, RX_FIFO_FS_SIZE);
    
    /* EP0 TX*/
    nptxfifosize.b.depth     = TX0_FIFO_FS_SIZE;
 800a876:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF0_HNPTXFSIZ, nptxfifosize.d32 );
    
    
    /* EP1 TX*/
    txfifosize.b.startaddr = nptxfifosize.b.startaddr + nptxfifosize.b.depth;
    txfifosize.b.depth = TX1_FIFO_FS_SIZE;
 800a87a:	f365 431f 	bfi	r3, r5, #16, #16
void USB_OTG_InitDevSpeed(USB_OTG_CORE_HANDLE *pdev , uint8_t speed)
{
  USB_OTG_DCFG_TypeDef   dcfg;
  
  dcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DCFG);
  dcfg.b.devspd = speed;
 800a87e:	f047 0703 	orr.w	r7, r7, #3
    /* set Rx FIFO size */
    USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRXFSIZ, RX_FIFO_FS_SIZE);
    
    /* EP0 TX*/
    nptxfifosize.b.depth     = TX0_FIFO_FS_SIZE;
    nptxfifosize.b.startaddr = RX_FIFO_FS_SIZE;
 800a882:	f365 010f 	bfi	r1, r5, #0, #16
    txfifosize.b.depth = TX1_FIFO_FS_SIZE;
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[0], txfifosize.d32 );
    
    
    /* EP2 TX*/
    txfifosize.b.startaddr += txfifosize.b.depth;
 800a886:	f44f 76a0 	mov.w	r6, #320	; 0x140
{
  USB_OTG_DCFG_TypeDef   dcfg;
  
  dcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DCFG);
  dcfg.b.devspd = speed;
  USB_OTG_WRITE_REG32(&pdev->regs.DREGS->DCFG, dcfg.d32);
 800a88a:	6017      	str	r7, [r2, #0]
    
    /* Set Full speed phy */
    USB_OTG_InitDevSpeed (pdev , USB_OTG_SPEED_PARAM_FULL);
    
    /* set Rx FIFO size */
    USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GRXFSIZ, RX_FIFO_FS_SIZE);
 800a88c:	6245      	str	r5, [r0, #36]	; 0x24
    
    /* EP0 TX*/
    nptxfifosize.b.depth     = TX0_FIFO_FS_SIZE;
    nptxfifosize.b.startaddr = RX_FIFO_FS_SIZE;
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF0_HNPTXFSIZ, nptxfifosize.d32 );
 800a88e:	6281      	str	r1, [r0, #40]	; 0x28
    
    
    /* EP1 TX*/
    txfifosize.b.startaddr = nptxfifosize.b.startaddr + nptxfifosize.b.depth;
    txfifosize.b.depth = TX1_FIFO_FS_SIZE;
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[0], txfifosize.d32 );
 800a890:	f8c0 3104 	str.w	r3, [r0, #260]	; 0x104
    
    
    /* EP2 TX*/
    txfifosize.b.startaddr += txfifosize.b.depth;
 800a894:	f366 030f 	bfi	r3, r6, #0, #16
    txfifosize.b.depth = TX2_FIFO_FS_SIZE;
 800a898:	f36f 431f 	bfc	r3, #16, #16
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[1], txfifosize.d32 );
 800a89c:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
    
    
    /* EP3 TX*/  
    txfifosize.b.startaddr += txfifosize.b.depth;
    txfifosize.b.depth = TX3_FIFO_FS_SIZE;
    USB_OTG_WRITE_REG32( &pdev->regs.GREGS->DIEPTXF[2], txfifosize.d32 );
 800a8a0:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
 800a8a4:	e793      	b.n	800a7ce <USB_OTG_CoreInitDev+0x1e>
 800a8a6:	bf00      	nop

0800a8a8 <USB_OTG_GetDeviceSpeed>:
{
  USB_OTG_DSTS_TypeDef  dsts;
  enum USB_OTG_SPEED speed = USB_SPEED_UNKNOWN;
  
  
  dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 800a8a8:	6903      	ldr	r3, [r0, #16]
 800a8aa:	689b      	ldr	r3, [r3, #8]
  
  switch (dsts.b.enumspd)
 800a8ac:	f3c3 0341 	ubfx	r3, r3, #1, #2
 800a8b0:	2b02      	cmp	r3, #2
 800a8b2:	d007      	beq.n	800a8c4 <USB_OTG_GetDeviceSpeed+0x1c>
 800a8b4:	2b03      	cmp	r3, #3
 800a8b6:	d003      	beq.n	800a8c0 <USB_OTG_GetDeviceSpeed+0x18>
 800a8b8:	2b01      	cmp	r3, #1
 800a8ba:	d001      	beq.n	800a8c0 <USB_OTG_GetDeviceSpeed+0x18>
  {
  case DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ:
    speed = USB_SPEED_HIGH;
 800a8bc:	2003      	movs	r0, #3
 800a8be:	4770      	bx	lr
    break;
  case DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ:
  case DSTS_ENUMSPD_FS_PHY_48MHZ:
    speed = USB_SPEED_FULL;
 800a8c0:	2002      	movs	r0, #2
    speed = USB_SPEED_LOW;
    break;
  }
  
  return speed;
}
 800a8c2:	4770      	bx	lr
  case DSTS_ENUMSPD_FS_PHY_48MHZ:
    speed = USB_SPEED_FULL;
    break;
    
  case DSTS_ENUMSPD_LS_PHY_6MHZ:
    speed = USB_SPEED_LOW;
 800a8c4:	2001      	movs	r0, #1
    break;
 800a8c6:	4770      	bx	lr

0800a8c8 <USB_OTG_EP0Activate>:
  USB_OTG_DEPCTL_TypeDef  diepctl;
  USB_OTG_DCTL_TypeDef    dctl;
  
  dctl.d32 = 0;
  /* Read the Device Status and Endpoint 0 Control registers */
  dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 800a8c8:	6903      	ldr	r3, [r0, #16]
  diepctl.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[0]->DIEPCTL);
 800a8ca:	6982      	ldr	r2, [r0, #24]
  USB_OTG_DEPCTL_TypeDef  diepctl;
  USB_OTG_DCTL_TypeDef    dctl;
  
  dctl.d32 = 0;
  /* Read the Device Status and Endpoint 0 Control registers */
  dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 800a8cc:	6898      	ldr	r0, [r3, #8]
  diepctl.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[0]->DIEPCTL);
 800a8ce:	6811      	ldr	r1, [r2, #0]
  /* Set the MPS of the IN EP based on the enumeration speed */
  switch (dsts.b.enumspd)
 800a8d0:	f3c0 0041 	ubfx	r0, r0, #1, #2
 800a8d4:	2802      	cmp	r0, #2
  case DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ:
  case DSTS_ENUMSPD_FS_PHY_48MHZ:
    diepctl.b.mps = DEP0CTL_MPS_64;
    break;
  case DSTS_ENUMSPD_LS_PHY_6MHZ:
    diepctl.b.mps = DEP0CTL_MPS_8;
 800a8d6:	bf06      	itte	eq
 800a8d8:	2003      	moveq	r0, #3
 800a8da:	f360 010a 	bfieq	r1, r0, #0, #11
  switch (dsts.b.enumspd)
  {
  case DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ:
  case DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ:
  case DSTS_ENUMSPD_FS_PHY_48MHZ:
    diepctl.b.mps = DEP0CTL_MPS_64;
 800a8de:	f36f 010a 	bfcne	r1, #0, #11
    break;
  case DSTS_ENUMSPD_LS_PHY_6MHZ:
    diepctl.b.mps = DEP0CTL_MPS_8;
    break;
  }
  USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[0]->DIEPCTL, diepctl.d32);
 800a8e2:	6011      	str	r1, [r2, #0]
  dctl.b.cgnpinnak = 1;
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, dctl.d32, dctl.d32);
 800a8e4:	685a      	ldr	r2, [r3, #4]
 800a8e6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a8ea:	605a      	str	r2, [r3, #4]
  return status;
}
 800a8ec:	2000      	movs	r0, #0
 800a8ee:	4770      	bx	lr

0800a8f0 <USB_OTG_EPActivate>:
* @brief  USB_OTG_EPActivate : Activates an EP
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EPActivate(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
{
 800a8f0:	b470      	push	{r4, r5, r6}
  
  
  depctl.d32 = 0;
  daintmsk.d32 = 0;
  /* Read DEPCTLn register */
  if (ep->is_in == 1)
 800a8f2:	784b      	ldrb	r3, [r1, #1]
 800a8f4:	2b01      	cmp	r3, #1
  USB_OTG_DAINT_TypeDef  daintmsk;
  __IO uint32_t *addr;
  
  
  depctl.d32 = 0;
  daintmsk.d32 = 0;
 800a8f6:	f04f 0200 	mov.w	r2, #0
  /* Read DEPCTLn register */
  if (ep->is_in == 1)
 800a8fa:	d020      	beq.n	800a93e <USB_OTG_EPActivate+0x4e>
    addr = &pdev->regs.INEP_REGS[ep->num]->DIEPCTL;
    daintmsk.ep.in = 1 << ep->num;
  }
  else
  {
    addr = &pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL;
 800a8fc:	780b      	ldrb	r3, [r1, #0]
 800a8fe:	eb00 0483 	add.w	r4, r0, r3, lsl #2
    daintmsk.ep.out = 1 << ep->num;
 800a902:	2501      	movs	r5, #1
 800a904:	fa05 f303 	lsl.w	r3, r5, r3
    addr = &pdev->regs.INEP_REGS[ep->num]->DIEPCTL;
    daintmsk.ep.in = 1 << ep->num;
  }
  else
  {
    addr = &pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL;
 800a908:	6d64      	ldr	r4, [r4, #84]	; 0x54
    daintmsk.ep.out = 1 << ep->num;
 800a90a:	f363 421f 	bfi	r2, r3, #16, #16
  }
  /* If the EP is already active don't change the EP Control
  * register. */
  depctl.d32 = USB_OTG_READ_REG32(addr);
 800a90e:	6823      	ldr	r3, [r4, #0]
  if (!depctl.b.usbactep)
 800a910:	041d      	lsls	r5, r3, #16
 800a912:	d40d      	bmi.n	800a930 <USB_OTG_EPActivate+0x40>
  {
    depctl.b.mps    = ep->maxpacket;
 800a914:	688e      	ldr	r6, [r1, #8]
    depctl.b.eptype = ep->type;
 800a916:	78cd      	ldrb	r5, [r1, #3]
    depctl.b.txfnum = ep->tx_fifo_num;
 800a918:	88c9      	ldrh	r1, [r1, #6]
  /* If the EP is already active don't change the EP Control
  * register. */
  depctl.d32 = USB_OTG_READ_REG32(addr);
  if (!depctl.b.usbactep)
  {
    depctl.b.mps    = ep->maxpacket;
 800a91a:	f366 030a 	bfi	r3, r6, #0, #11
    depctl.b.eptype = ep->type;
 800a91e:	f365 4393 	bfi	r3, r5, #18, #2
    depctl.b.txfnum = ep->tx_fifo_num;
 800a922:	f361 5399 	bfi	r3, r1, #22, #4
    depctl.b.setd0pid = 1;
 800a926:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    depctl.b.usbactep = 1;
 800a92a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
    USB_OTG_WRITE_REG32(addr, depctl.d32);
 800a92e:	6023      	str	r3, [r4, #0]
  {
    USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DEACHMSK, 0, daintmsk.d32);
  }
  else
#endif   
    USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DAINTMSK, 0, daintmsk.d32);
 800a930:	6903      	ldr	r3, [r0, #16]
 800a932:	69d9      	ldr	r1, [r3, #28]
 800a934:	430a      	orrs	r2, r1
  return status;
}
 800a936:	2000      	movs	r0, #0
  {
    USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DEACHMSK, 0, daintmsk.d32);
  }
  else
#endif   
    USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DAINTMSK, 0, daintmsk.d32);
 800a938:	61da      	str	r2, [r3, #28]
  return status;
}
 800a93a:	bc70      	pop	{r4, r5, r6}
 800a93c:	4770      	bx	lr
  depctl.d32 = 0;
  daintmsk.d32 = 0;
  /* Read DEPCTLn register */
  if (ep->is_in == 1)
  {
    addr = &pdev->regs.INEP_REGS[ep->num]->DIEPCTL;
 800a93e:	780c      	ldrb	r4, [r1, #0]
 800a940:	eb00 0584 	add.w	r5, r0, r4, lsl #2
    daintmsk.ep.in = 1 << ep->num;
 800a944:	40a3      	lsls	r3, r4
 800a946:	f363 020f 	bfi	r2, r3, #0, #16
  depctl.d32 = 0;
  daintmsk.d32 = 0;
  /* Read DEPCTLn register */
  if (ep->is_in == 1)
  {
    addr = &pdev->regs.INEP_REGS[ep->num]->DIEPCTL;
 800a94a:	69ac      	ldr	r4, [r5, #24]
 800a94c:	e7df      	b.n	800a90e <USB_OTG_EPActivate+0x1e>
 800a94e:	bf00      	nop

0800a950 <USB_OTG_EPDeactivate>:
* @brief  USB_OTG_EPDeactivate : Deactivates an EP
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EPDeactivate(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
{
 800a950:	b430      	push	{r4, r5}
  __IO uint32_t *addr;
  
  depctl.d32 = 0;
  daintmsk.d32 = 0;  
  /* Read DEPCTLn register */
  if (ep->is_in == 1)
 800a952:	784a      	ldrb	r2, [r1, #1]
  USB_OTG_STS status = USB_OTG_OK;
  USB_OTG_DEPCTL_TypeDef  depctl;
  USB_OTG_DAINT_TypeDef  daintmsk;
  __IO uint32_t *addr;
  
  depctl.d32 = 0;
 800a954:	2300      	movs	r3, #0
  daintmsk.d32 = 0;  
  /* Read DEPCTLn register */
  if (ep->is_in == 1)
 800a956:	2a01      	cmp	r2, #1
  USB_OTG_DEPCTL_TypeDef  depctl;
  USB_OTG_DAINT_TypeDef  daintmsk;
  __IO uint32_t *addr;
  
  depctl.d32 = 0;
  daintmsk.d32 = 0;  
 800a958:	461c      	mov	r4, r3
  /* Read DEPCTLn register */
  if (ep->is_in == 1)
 800a95a:	d013      	beq.n	800a984 <USB_OTG_EPDeactivate+0x34>
    addr = &pdev->regs.INEP_REGS[ep->num]->DIEPCTL;
    daintmsk.ep.in = 1 << ep->num;
  }
  else
  {
    addr = &pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL;
 800a95c:	780a      	ldrb	r2, [r1, #0]
 800a95e:	eb00 0182 	add.w	r1, r0, r2, lsl #2
    daintmsk.ep.out = 1 << ep->num;
 800a962:	2501      	movs	r5, #1
 800a964:	fa05 f202 	lsl.w	r2, r5, r2
    addr = &pdev->regs.INEP_REGS[ep->num]->DIEPCTL;
    daintmsk.ep.in = 1 << ep->num;
  }
  else
  {
    addr = &pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL;
 800a968:	6d49      	ldr	r1, [r1, #84]	; 0x54
    daintmsk.ep.out = 1 << ep->num;
 800a96a:	f362 441f 	bfi	r4, r2, #16, #16
  {
    USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DEACHMSK, daintmsk.d32, 0);
  }
  else
#endif    
    USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DAINTMSK, daintmsk.d32, 0);
 800a96e:	6902      	ldr	r2, [r0, #16]
  else
  {
    addr = &pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL;
    daintmsk.ep.out = 1 << ep->num;
  }
  depctl.b.usbactep = 0;
 800a970:	f36f 33cf 	bfc	r3, #15, #1
  USB_OTG_WRITE_REG32(addr, depctl.d32);
 800a974:	600b      	str	r3, [r1, #0]
  {
    USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DEACHMSK, daintmsk.d32, 0);
  }
  else
#endif    
    USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DAINTMSK, daintmsk.d32, 0);
 800a976:	69d3      	ldr	r3, [r2, #28]
 800a978:	ea23 0404 	bic.w	r4, r3, r4
 800a97c:	61d4      	str	r4, [r2, #28]
  return status;
}
 800a97e:	2000      	movs	r0, #0
 800a980:	bc30      	pop	{r4, r5}
 800a982:	4770      	bx	lr
  depctl.d32 = 0;
  daintmsk.d32 = 0;  
  /* Read DEPCTLn register */
  if (ep->is_in == 1)
  {
    addr = &pdev->regs.INEP_REGS[ep->num]->DIEPCTL;
 800a984:	7809      	ldrb	r1, [r1, #0]
 800a986:	eb00 0581 	add.w	r5, r0, r1, lsl #2
    daintmsk.ep.in = 1 << ep->num;
 800a98a:	408a      	lsls	r2, r1
 800a98c:	f362 040f 	bfi	r4, r2, #0, #16
  depctl.d32 = 0;
  daintmsk.d32 = 0;  
  /* Read DEPCTLn register */
  if (ep->is_in == 1)
  {
    addr = &pdev->regs.INEP_REGS[ep->num]->DIEPCTL;
 800a990:	69a9      	ldr	r1, [r5, #24]
 800a992:	e7ec      	b.n	800a96e <USB_OTG_EPDeactivate+0x1e>

0800a994 <USB_OTG_EPStartXfer>:
*         starts the xfer
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EPStartXfer(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
{
 800a994:	b4f0      	push	{r4, r5, r6, r7}
  uint32_t fifoemptymsk = 0;  
  
  depctl.d32 = 0;
  deptsiz.d32 = 0;
  /* IN endpoint */
  if (ep->is_in == 1)
 800a996:	784c      	ldrb	r4, [r1, #1]
  {
    depctl.d32  = USB_OTG_READ_REG32(&(pdev->regs.INEP_REGS[ep->num]->DIEPCTL));
 800a998:	780b      	ldrb	r3, [r1, #0]
    deptsiz.d32 = USB_OTG_READ_REG32(&(pdev->regs.INEP_REGS[ep->num]->DIEPTSIZ));
    /* Zero Length Packet? */
    if (ep->xfer_len == 0)
 800a99a:	694d      	ldr	r5, [r1, #20]
  uint32_t fifoemptymsk = 0;  
  
  depctl.d32 = 0;
  deptsiz.d32 = 0;
  /* IN endpoint */
  if (ep->is_in == 1)
 800a99c:	2c01      	cmp	r4, #1
  {
    depctl.d32  = USB_OTG_READ_REG32(&(pdev->regs.INEP_REGS[ep->num]->DIEPCTL));
 800a99e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
  uint32_t fifoemptymsk = 0;  
  
  depctl.d32 = 0;
  deptsiz.d32 = 0;
  /* IN endpoint */
  if (ep->is_in == 1)
 800a9a2:	d02f      	beq.n	800aa04 <USB_OTG_EPStartXfer+0x70>
    }    
  }
  else
  {
    /* OUT endpoint */
    depctl.d32  = USB_OTG_READ_REG32(&(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL));
 800a9a4:	6d5c      	ldr	r4, [r3, #84]	; 0x54
 800a9a6:	6823      	ldr	r3, [r4, #0]
    deptsiz.d32 = USB_OTG_READ_REG32(&(pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ));
 800a9a8:	6922      	ldr	r2, [r4, #16]
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    if (ep->xfer_len == 0)
 800a9aa:	b325      	cbz	r5, 800a9f6 <USB_OTG_EPStartXfer+0x62>
      deptsiz.b.xfersize = ep->maxpacket;
      deptsiz.b.pktcnt = 1;
    }
    else
    {
      deptsiz.b.pktcnt = (ep->xfer_len + (ep->maxpacket - 1)) / ep->maxpacket;
 800a9ac:	688e      	ldr	r6, [r1, #8]
 800a9ae:	4435      	add	r5, r6
 800a9b0:	3d01      	subs	r5, #1
 800a9b2:	fbb5 f5f6 	udiv	r5, r5, r6
      deptsiz.b.xfersize = deptsiz.b.pktcnt * ep->maxpacket;
 800a9b6:	f3c5 0709 	ubfx	r7, r5, #0, #10
      deptsiz.b.xfersize = ep->maxpacket;
      deptsiz.b.pktcnt = 1;
    }
    else
    {
      deptsiz.b.pktcnt = (ep->xfer_len + (ep->maxpacket - 1)) / ep->maxpacket;
 800a9ba:	f365 42dc 	bfi	r2, r5, #19, #10
      deptsiz.b.xfersize = deptsiz.b.pktcnt * ep->maxpacket;
 800a9be:	fb06 f607 	mul.w	r6, r6, r7
 800a9c2:	f366 0212 	bfi	r2, r6, #0, #19
    }
    USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ, deptsiz.d32);
 800a9c6:	6122      	str	r2, [r4, #16]
    
    if (pdev->cfg.dma_enable == 1)
 800a9c8:	78c2      	ldrb	r2, [r0, #3]
 800a9ca:	2a01      	cmp	r2, #1
    {
      USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPDMA, ep->dma_addr);
 800a9cc:	bf01      	itttt	eq
 800a9ce:	780c      	ldrbeq	r4, [r1, #0]
 800a9d0:	690a      	ldreq	r2, [r1, #16]
 800a9d2:	eb00 0484 	addeq.w	r4, r0, r4, lsl #2
 800a9d6:	6d64      	ldreq	r4, [r4, #84]	; 0x54
 800a9d8:	bf08      	it	eq
 800a9da:	6162      	streq	r2, [r4, #20]
    }
    
    if (ep->type == EP_TYPE_ISOC)
 800a9dc:	78ca      	ldrb	r2, [r1, #3]
 800a9de:	2a01      	cmp	r2, #1
 800a9e0:	d056      	beq.n	800aa90 <USB_OTG_EPStartXfer+0xfc>
      }
    }
    /* EP enable */
    depctl.b.cnak = 1;
    depctl.b.epena = 1;
    USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL, depctl.d32);
 800a9e2:	780a      	ldrb	r2, [r1, #0]
 800a9e4:	eb00 0082 	add.w	r0, r0, r2, lsl #2
        depctl.b.setd0pid = 1;
      }
    }
    /* EP enable */
    depctl.b.cnak = 1;
    depctl.b.epena = 1;
 800a9e8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
    USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL, depctl.d32);
 800a9ec:	6d42      	ldr	r2, [r0, #84]	; 0x54
 800a9ee:	6013      	str	r3, [r2, #0]
  }
  return status;
}
 800a9f0:	2000      	movs	r0, #0
 800a9f2:	bcf0      	pop	{r4, r5, r6, r7}
 800a9f4:	4770      	bx	lr
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    if (ep->xfer_len == 0)
    {
      deptsiz.b.xfersize = ep->maxpacket;
 800a9f6:	688d      	ldr	r5, [r1, #8]
      deptsiz.b.pktcnt = 1;
 800a9f8:	2601      	movs	r6, #1
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    if (ep->xfer_len == 0)
    {
      deptsiz.b.xfersize = ep->maxpacket;
 800a9fa:	f365 0212 	bfi	r2, r5, #0, #19
      deptsiz.b.pktcnt = 1;
 800a9fe:	f366 42dc 	bfi	r2, r6, #19, #10
 800aa02:	e7e0      	b.n	800a9c6 <USB_OTG_EPStartXfer+0x32>
  depctl.d32 = 0;
  deptsiz.d32 = 0;
  /* IN endpoint */
  if (ep->is_in == 1)
  {
    depctl.d32  = USB_OTG_READ_REG32(&(pdev->regs.INEP_REGS[ep->num]->DIEPCTL));
 800aa04:	699e      	ldr	r6, [r3, #24]
 800aa06:	6833      	ldr	r3, [r6, #0]
    deptsiz.d32 = USB_OTG_READ_REG32(&(pdev->regs.INEP_REGS[ep->num]->DIEPTSIZ));
 800aa08:	6932      	ldr	r2, [r6, #16]
    /* Zero Length Packet? */
    if (ep->xfer_len == 0)
 800aa0a:	2d00      	cmp	r5, #0
 800aa0c:	d045      	beq.n	800aa9a <USB_OTG_EPStartXfer+0x106>
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      deptsiz.b.xfersize = ep->xfer_len;
      deptsiz.b.pktcnt = (ep->xfer_len - 1 + ep->maxpacket) / ep->maxpacket;
 800aa0e:	688c      	ldr	r4, [r1, #8]

      if (ep->type == EP_TYPE_ISOC)
 800aa10:	78cf      	ldrb	r7, [r1, #3]
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      deptsiz.b.xfersize = ep->xfer_len;
      deptsiz.b.pktcnt = (ep->xfer_len - 1 + ep->maxpacket) / ep->maxpacket;
 800aa12:	eb05 0c04 	add.w	ip, r5, r4
 800aa16:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      deptsiz.b.xfersize = ep->xfer_len;
 800aa1a:	f365 0212 	bfi	r2, r5, #0, #19
      deptsiz.b.pktcnt = (ep->xfer_len - 1 + ep->maxpacket) / ep->maxpacket;
 800aa1e:	fbbc f4f4 	udiv	r4, ip, r4
 800aa22:	f364 42dc 	bfi	r2, r4, #19, #10

      if (ep->type == EP_TYPE_ISOC)
 800aa26:	2f01      	cmp	r7, #1
      {
        deptsiz.b.mc = 1;
 800aa28:	bf08      	it	eq
 800aa2a:	f367 725e 	bfieq	r2, r7, #29, #2
      }       
    }
    USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPTSIZ, deptsiz.d32);
 800aa2e:	6132      	str	r2, [r6, #16]
    
    if (pdev->cfg.dma_enable == 1)
 800aa30:	78c2      	ldrb	r2, [r0, #3]
 800aa32:	2a01      	cmp	r2, #1
 800aa34:	d043      	beq.n	800aabe <USB_OTG_EPStartXfer+0x12a>
    {
      USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPDMA, ep->dma_addr);
    }
    else
    {
      if (ep->type != EP_TYPE_ISOC)
 800aa36:	78ca      	ldrb	r2, [r1, #3]
 800aa38:	2a01      	cmp	r2, #1
 800aa3a:	d036      	beq.n	800aaaa <USB_OTG_EPStartXfer+0x116>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0)
 800aa3c:	b155      	cbz	r5, 800aa54 <USB_OTG_EPStartXfer+0xc0>
        {
          fifoemptymsk = 1 << ep->num;
          USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 0, fifoemptymsk);
 800aa3e:	6902      	ldr	r2, [r0, #16]
      if (ep->type != EP_TYPE_ISOC)
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0)
        {
          fifoemptymsk = 1 << ep->num;
 800aa40:	780c      	ldrb	r4, [r1, #0]
          USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 0, fifoemptymsk);
 800aa42:	6b56      	ldr	r6, [r2, #52]	; 0x34
      if (ep->type != EP_TYPE_ISOC)
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0)
        {
          fifoemptymsk = 1 << ep->num;
 800aa44:	2701      	movs	r7, #1
 800aa46:	fa07 f404 	lsl.w	r4, r7, r4
          USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 0, fifoemptymsk);
 800aa4a:	4334      	orrs	r4, r6
 800aa4c:	6354      	str	r4, [r2, #52]	; 0x34
        }
      }
    }
    
    
    if (ep->type == EP_TYPE_ISOC)
 800aa4e:	78ca      	ldrb	r2, [r1, #3]
 800aa50:	2a01      	cmp	r2, #1
 800aa52:	d02a      	beq.n	800aaaa <USB_OTG_EPStartXfer+0x116>
    } 
    
    /* EP enable, IN data in FIFO */
    depctl.b.cnak = 1;
    depctl.b.epena = 1;
    USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPCTL, depctl.d32);
 800aa54:	780a      	ldrb	r2, [r1, #0]
 800aa56:	eb00 0282 	add.w	r2, r0, r2, lsl #2
      }
    } 
    
    /* EP enable, IN data in FIFO */
    depctl.b.cnak = 1;
    depctl.b.epena = 1;
 800aa5a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
    USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPCTL, depctl.d32);
 800aa5e:	6992      	ldr	r2, [r2, #24]
 800aa60:	6013      	str	r3, [r2, #0]

    if (ep->type == EP_TYPE_ISOC)
 800aa62:	78cb      	ldrb	r3, [r1, #3]
 800aa64:	2b01      	cmp	r3, #1
 800aa66:	d1c3      	bne.n	800a9f0 <USB_OTG_EPStartXfer+0x5c>
                                uint8_t             *src, 
                                uint8_t             ch_ep_num, 
                                uint16_t            len)
{
  USB_OTG_STS status = USB_OTG_OK;
  if (pdev->cfg.dma_enable == 0)
 800aa68:	78c3      	ldrb	r3, [r0, #3]
    depctl.b.epena = 1;
    USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPCTL, depctl.d32);

    if (ep->type == EP_TYPE_ISOC)
    {
      USB_OTG_WritePacket(pdev, ep->xfer_buff, ep->num, ep->xfer_len);   
 800aa6a:	68ca      	ldr	r2, [r1, #12]
 800aa6c:	7809      	ldrb	r1, [r1, #0]
                                uint8_t             *src, 
                                uint8_t             ch_ep_num, 
                                uint16_t            len)
{
  USB_OTG_STS status = USB_OTG_OK;
  if (pdev->cfg.dma_enable == 0)
 800aa6e:	2b00      	cmp	r3, #0
 800aa70:	d1be      	bne.n	800a9f0 <USB_OTG_EPStartXfer+0x5c>
 800aa72:	b2ad      	uxth	r5, r5
  {
    uint32_t count32b= 0 , i= 0;
    __IO uint32_t *fifo;
    
    count32b =  (len + 3) / 4;
    fifo = pdev->regs.DFIFO[ch_ep_num];
 800aa74:	eb00 0081 	add.w	r0, r0, r1, lsl #2
  if (pdev->cfg.dma_enable == 0)
  {
    uint32_t count32b= 0 , i= 0;
    __IO uint32_t *fifo;
    
    count32b =  (len + 3) / 4;
 800aa78:	3503      	adds	r5, #3
    fifo = pdev->regs.DFIFO[ch_ep_num];
    for (i = 0; i < count32b; i++, src+=4)
 800aa7a:	10ad      	asrs	r5, r5, #2
  {
    uint32_t count32b= 0 , i= 0;
    __IO uint32_t *fifo;
    
    count32b =  (len + 3) / 4;
    fifo = pdev->regs.DFIFO[ch_ep_num];
 800aa7c:	f8d0 00d0 	ldr.w	r0, [r0, #208]	; 0xd0
    for (i = 0; i < count32b; i++, src+=4)
 800aa80:	d0b6      	beq.n	800a9f0 <USB_OTG_EPStartXfer+0x5c>
    {
      USB_OTG_WRITE_REG32( fifo, *((__packed uint32_t *)src) );
 800aa82:	f852 1b04 	ldr.w	r1, [r2], #4
    uint32_t count32b= 0 , i= 0;
    __IO uint32_t *fifo;
    
    count32b =  (len + 3) / 4;
    fifo = pdev->regs.DFIFO[ch_ep_num];
    for (i = 0; i < count32b; i++, src+=4)
 800aa86:	3301      	adds	r3, #1
 800aa88:	429d      	cmp	r5, r3
    {
      USB_OTG_WRITE_REG32( fifo, *((__packed uint32_t *)src) );
 800aa8a:	6001      	str	r1, [r0, #0]
    uint32_t count32b= 0 , i= 0;
    __IO uint32_t *fifo;
    
    count32b =  (len + 3) / 4;
    fifo = pdev->regs.DFIFO[ch_ep_num];
    for (i = 0; i < count32b; i++, src+=4)
 800aa8c:	d1f9      	bne.n	800aa82 <USB_OTG_EPStartXfer+0xee>
 800aa8e:	e7af      	b.n	800a9f0 <USB_OTG_EPStartXfer+0x5c>
      USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPDMA, ep->dma_addr);
    }
    
    if (ep->type == EP_TYPE_ISOC)
    {
      if (ep->even_odd_frame)
 800aa90:	794a      	ldrb	r2, [r1, #5]
 800aa92:	b13a      	cbz	r2, 800aaa4 <USB_OTG_EPStartXfer+0x110>
      {
        depctl.b.setd1pid = 1;
 800aa94:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800aa98:	e7a3      	b.n	800a9e2 <USB_OTG_EPStartXfer+0x4e>
    depctl.d32  = USB_OTG_READ_REG32(&(pdev->regs.INEP_REGS[ep->num]->DIEPCTL));
    deptsiz.d32 = USB_OTG_READ_REG32(&(pdev->regs.INEP_REGS[ep->num]->DIEPTSIZ));
    /* Zero Length Packet? */
    if (ep->xfer_len == 0)
    {
      deptsiz.b.xfersize = 0;
 800aa9a:	f365 0212 	bfi	r2, r5, #0, #19
      deptsiz.b.pktcnt = 1;
 800aa9e:	f364 42dc 	bfi	r2, r4, #19, #10
 800aaa2:	e7c4      	b.n	800aa2e <USB_OTG_EPStartXfer+0x9a>
      {
        depctl.b.setd1pid = 1;
      }
      else
      {
        depctl.b.setd0pid = 1;
 800aaa4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800aaa8:	e79b      	b.n	800a9e2 <USB_OTG_EPStartXfer+0x4e>
    }
    
    
    if (ep->type == EP_TYPE_ISOC)
    {
      dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 800aaaa:	6902      	ldr	r2, [r0, #16]
 800aaac:	6892      	ldr	r2, [r2, #8]
      
      if (((dsts.b.soffn)&0x1) == 0)
 800aaae:	05d6      	lsls	r6, r2, #23
      {
        depctl.b.setd1pid = 1;
 800aab0:	bf58      	it	pl
 800aab2:	f043 5300 	orrpl.w	r3, r3, #536870912	; 0x20000000
    
    if (ep->type == EP_TYPE_ISOC)
    {
      dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
      
      if (((dsts.b.soffn)&0x1) == 0)
 800aab6:	d5cd      	bpl.n	800aa54 <USB_OTG_EPStartXfer+0xc0>
      {
        depctl.b.setd1pid = 1;
      }
      else
      {
        depctl.b.setd0pid = 1;
 800aab8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800aabc:	e7ca      	b.n	800aa54 <USB_OTG_EPStartXfer+0xc0>
    }
    USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPTSIZ, deptsiz.d32);
    
    if (pdev->cfg.dma_enable == 1)
    {
      USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPDMA, ep->dma_addr);
 800aabe:	780c      	ldrb	r4, [r1, #0]
 800aac0:	690a      	ldr	r2, [r1, #16]
 800aac2:	eb00 0484 	add.w	r4, r0, r4, lsl #2
 800aac6:	69a4      	ldr	r4, [r4, #24]
 800aac8:	6162      	str	r2, [r4, #20]
 800aaca:	e7c0      	b.n	800aa4e <USB_OTG_EPStartXfer+0xba>

0800aacc <USB_OTG_EP0StartXfer>:
*         starts the xfer
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EP0StartXfer(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
{
 800aacc:	b4f0      	push	{r4, r5, r6, r7}
  uint32_t fifoemptymsk = 0;
  
  depctl.d32   = 0;
  deptsiz.d32  = 0;
  /* IN endpoint */
  if (ep->is_in == 1)
 800aace:	784a      	ldrb	r2, [r1, #1]
 800aad0:	2a01      	cmp	r2, #1
*         starts the xfer
* @param  pdev : Selected device
* @retval USB_OTG_STS : status
*/
USB_OTG_STS USB_OTG_EP0StartXfer(USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep)
{
 800aad2:	b082      	sub	sp, #8
  uint32_t fifoemptymsk = 0;
  
  depctl.d32   = 0;
  deptsiz.d32  = 0;
  /* IN endpoint */
  if (ep->is_in == 1)
 800aad4:	d031      	beq.n	800ab3a <USB_OTG_EP0StartXfer+0x6e>
    }
  }
  else
  {
    /* OUT endpoint */
    depctl.d32  = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
 800aad6:	780b      	ldrb	r3, [r1, #0]
    deptsiz.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ);
    /* Program the transfer size and packet count as follows:
    * xfersize = N * (maxpacket + 4 - (maxpacket % 4))
    * pktcnt = N           */
    if (ep->xfer_len == 0)
 800aad8:	694c      	ldr	r4, [r1, #20]
    {
      deptsiz.b.xfersize = ep->maxpacket;
 800aada:	688e      	ldr	r6, [r1, #8]
    }
  }
  else
  {
    /* OUT endpoint */
    depctl.d32  = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
 800aadc:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800aae0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800aae2:	6813      	ldr	r3, [r2, #0]
    deptsiz.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ);
 800aae4:	6915      	ldr	r5, [r2, #16]
 800aae6:	9500      	str	r5, [sp, #0]
    /* Program the transfer size and packet count as follows:
    * xfersize = N * (maxpacket + 4 - (maxpacket % 4))
    * pktcnt = N           */
    if (ep->xfer_len == 0)
    {
      deptsiz.b.xfersize = ep->maxpacket;
 800aae8:	f89d 5000 	ldrb.w	r5, [sp]
    depctl.d32  = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
    deptsiz.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ);
    /* Program the transfer size and packet count as follows:
    * xfersize = N * (maxpacket + 4 - (maxpacket % 4))
    * pktcnt = N           */
    if (ep->xfer_len == 0)
 800aaec:	b314      	cbz	r4, 800ab34 <USB_OTG_EP0StartXfer+0x68>
    }
    else
    {
      ep->xfer_len = ep->maxpacket;
      deptsiz.b.xfersize = ep->maxpacket;
      deptsiz.b.pktcnt = 1;
 800aaee:	f89d 4002 	ldrb.w	r4, [sp, #2]
      deptsiz.b.xfersize = ep->maxpacket;
      deptsiz.b.pktcnt = 1;
    }
    else
    {
      ep->xfer_len = ep->maxpacket;
 800aaf2:	614e      	str	r6, [r1, #20]
      deptsiz.b.xfersize = ep->maxpacket;
      deptsiz.b.pktcnt = 1;
 800aaf4:	2701      	movs	r7, #1
 800aaf6:	f367 04c4 	bfi	r4, r7, #3, #2
      deptsiz.b.pktcnt = 1;
    }
    else
    {
      ep->xfer_len = ep->maxpacket;
      deptsiz.b.xfersize = ep->maxpacket;
 800aafa:	f366 0506 	bfi	r5, r6, #0, #7
 800aafe:	f88d 5000 	strb.w	r5, [sp]
      deptsiz.b.pktcnt = 1;
 800ab02:	f88d 4002 	strb.w	r4, [sp, #2]
    }
    USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ, deptsiz.d32);
 800ab06:	9c00      	ldr	r4, [sp, #0]
 800ab08:	6114      	str	r4, [r2, #16]
    if (pdev->cfg.dma_enable == 1)
 800ab0a:	78c2      	ldrb	r2, [r0, #3]
 800ab0c:	2a01      	cmp	r2, #1
    {
      USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPDMA, ep->dma_addr);
 800ab0e:	bf02      	ittt	eq
 800ab10:	780c      	ldrbeq	r4, [r1, #0]
 800ab12:	690a      	ldreq	r2, [r1, #16]
 800ab14:	eb00 0484 	addeq.w	r4, r0, r4, lsl #2
    }
    /* EP enable */
    depctl.b.cnak = 1;
    depctl.b.epena = 1;
 800ab18:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
      deptsiz.b.pktcnt = 1;
    }
    USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPTSIZ, deptsiz.d32);
    if (pdev->cfg.dma_enable == 1)
    {
      USB_OTG_WRITE_REG32(&pdev->regs.OUTEP_REGS[ep->num]->DOEPDMA, ep->dma_addr);
 800ab1c:	bf04      	itt	eq
 800ab1e:	6d64      	ldreq	r4, [r4, #84]	; 0x54
 800ab20:	6162      	streq	r2, [r4, #20]
    }
    /* EP enable */
    depctl.b.cnak = 1;
    depctl.b.epena = 1;
    USB_OTG_WRITE_REG32 (&(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL), depctl.d32);
 800ab22:	780a      	ldrb	r2, [r1, #0]
 800ab24:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 800ab28:	6d42      	ldr	r2, [r0, #84]	; 0x54
 800ab2a:	6013      	str	r3, [r2, #0]
    
  }
  return status;
}
 800ab2c:	2000      	movs	r0, #0
 800ab2e:	b002      	add	sp, #8
 800ab30:	bcf0      	pop	{r4, r5, r6, r7}
 800ab32:	4770      	bx	lr
    * xfersize = N * (maxpacket + 4 - (maxpacket % 4))
    * pktcnt = N           */
    if (ep->xfer_len == 0)
    {
      deptsiz.b.xfersize = ep->maxpacket;
      deptsiz.b.pktcnt = 1;
 800ab34:	f89d 4002 	ldrb.w	r4, [sp, #2]
 800ab38:	e7dc      	b.n	800aaf4 <USB_OTG_EP0StartXfer+0x28>
  depctl.d32   = 0;
  deptsiz.d32  = 0;
  /* IN endpoint */
  if (ep->is_in == 1)
  {
    in_regs = pdev->regs.INEP_REGS[0];
 800ab3a:	6984      	ldr	r4, [r0, #24]
    depctl.d32  = USB_OTG_READ_REG32(&in_regs->DIEPCTL);
    deptsiz.d32 = USB_OTG_READ_REG32(&in_regs->DIEPTSIZ);
    /* Zero Length Packet? */
    if (ep->xfer_len == 0)
 800ab3c:	694d      	ldr	r5, [r1, #20]
  deptsiz.d32  = 0;
  /* IN endpoint */
  if (ep->is_in == 1)
  {
    in_regs = pdev->regs.INEP_REGS[0];
    depctl.d32  = USB_OTG_READ_REG32(&in_regs->DIEPCTL);
 800ab3e:	6823      	ldr	r3, [r4, #0]
    deptsiz.d32 = USB_OTG_READ_REG32(&in_regs->DIEPTSIZ);
 800ab40:	6926      	ldr	r6, [r4, #16]
 800ab42:	9600      	str	r6, [sp, #0]
    /* Zero Length Packet? */
    if (ep->xfer_len == 0)
 800ab44:	2d00      	cmp	r5, #0
 800ab46:	d036      	beq.n	800abb6 <USB_OTG_EP0StartXfer+0xea>
      deptsiz.b.pktcnt = 1;
      
    }
    else
    {
      if (ep->xfer_len > ep->maxpacket)
 800ab48:	688a      	ldr	r2, [r1, #8]
 800ab4a:	4295      	cmp	r5, r2
        ep->xfer_len = ep->maxpacket;
        deptsiz.b.xfersize = ep->maxpacket;
      }
      else
      {
        deptsiz.b.xfersize = ep->xfer_len;
 800ab4c:	bf93      	iteet	ls
 800ab4e:	f89d 2000 	ldrbls.w	r2, [sp]
    else
    {
      if (ep->xfer_len > ep->maxpacket)
      {
        ep->xfer_len = ep->maxpacket;
        deptsiz.b.xfersize = ep->maxpacket;
 800ab52:	f89d 5000 	ldrbhi.w	r5, [sp]
    }
    else
    {
      if (ep->xfer_len > ep->maxpacket)
      {
        ep->xfer_len = ep->maxpacket;
 800ab56:	614a      	strhi	r2, [r1, #20]
        deptsiz.b.xfersize = ep->maxpacket;
      }
      else
      {
        deptsiz.b.xfersize = ep->xfer_len;
 800ab58:	f365 0206 	bfils	r2, r5, #0, #7
    else
    {
      if (ep->xfer_len > ep->maxpacket)
      {
        ep->xfer_len = ep->maxpacket;
        deptsiz.b.xfersize = ep->maxpacket;
 800ab5c:	bf8c      	ite	hi
 800ab5e:	f362 0506 	bfihi	r5, r2, #0, #7
      }
      else
      {
        deptsiz.b.xfersize = ep->xfer_len;
 800ab62:	f88d 2000 	strbls.w	r2, [sp]
      }
      deptsiz.b.pktcnt = 1;
 800ab66:	f89d 2002 	ldrb.w	r2, [sp, #2]
    else
    {
      if (ep->xfer_len > ep->maxpacket)
      {
        ep->xfer_len = ep->maxpacket;
        deptsiz.b.xfersize = ep->maxpacket;
 800ab6a:	bf88      	it	hi
 800ab6c:	f88d 5000 	strbhi.w	r5, [sp]
      }
      else
      {
        deptsiz.b.xfersize = ep->xfer_len;
      }
      deptsiz.b.pktcnt = 1;
 800ab70:	2501      	movs	r5, #1
 800ab72:	f365 02c4 	bfi	r2, r5, #3, #2
 800ab76:	f88d 2002 	strb.w	r2, [sp, #2]
    }
    USB_OTG_WRITE_REG32(&in_regs->DIEPTSIZ, deptsiz.d32);
 800ab7a:	9a00      	ldr	r2, [sp, #0]
 800ab7c:	6122      	str	r2, [r4, #16]
    
    if (pdev->cfg.dma_enable == 1)
 800ab7e:	78c2      	ldrb	r2, [r0, #3]
 800ab80:	2a01      	cmp	r2, #1
    {
      USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPDMA, ep->dma_addr);  
 800ab82:	bf02      	ittt	eq
 800ab84:	780d      	ldrbeq	r5, [r1, #0]
 800ab86:	690a      	ldreq	r2, [r1, #16]
 800ab88:	eb00 0585 	addeq.w	r5, r0, r5, lsl #2
    }
    
    /* EP enable, IN data in FIFO */
    depctl.b.cnak = 1;
    depctl.b.epena = 1;
 800ab8c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
    }
    USB_OTG_WRITE_REG32(&in_regs->DIEPTSIZ, deptsiz.d32);
    
    if (pdev->cfg.dma_enable == 1)
    {
      USB_OTG_WRITE_REG32(&pdev->regs.INEP_REGS[ep->num]->DIEPDMA, ep->dma_addr);  
 800ab90:	bf04      	itt	eq
 800ab92:	69ad      	ldreq	r5, [r5, #24]
 800ab94:	616a      	streq	r2, [r5, #20]
    }
    
    /* EP enable, IN data in FIFO */
    depctl.b.cnak = 1;
    depctl.b.epena = 1;
    USB_OTG_WRITE_REG32(&in_regs->DIEPCTL, depctl.d32);
 800ab96:	6023      	str	r3, [r4, #0]
    
    
    
    if (pdev->cfg.dma_enable == 0)
 800ab98:	78c3      	ldrb	r3, [r0, #3]
 800ab9a:	2b00      	cmp	r3, #0
 800ab9c:	d1c6      	bne.n	800ab2c <USB_OTG_EP0StartXfer+0x60>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0)
 800ab9e:	694b      	ldr	r3, [r1, #20]
 800aba0:	2b00      	cmp	r3, #0
 800aba2:	d0c3      	beq.n	800ab2c <USB_OTG_EP0StartXfer+0x60>
      {
        {
          fifoemptymsk |= 1 << ep->num;
          USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 0, fifoemptymsk);
 800aba4:	6903      	ldr	r3, [r0, #16]
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0)
      {
        {
          fifoemptymsk |= 1 << ep->num;
 800aba6:	780a      	ldrb	r2, [r1, #0]
          USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 0, fifoemptymsk);
 800aba8:	6b59      	ldr	r1, [r3, #52]	; 0x34
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0)
      {
        {
          fifoemptymsk |= 1 << ep->num;
 800abaa:	2001      	movs	r0, #1
 800abac:	fa00 f202 	lsl.w	r2, r0, r2
          USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, 0, fifoemptymsk);
 800abb0:	430a      	orrs	r2, r1
 800abb2:	635a      	str	r2, [r3, #52]	; 0x34
 800abb4:	e7ba      	b.n	800ab2c <USB_OTG_EP0StartXfer+0x60>
    depctl.d32  = USB_OTG_READ_REG32(&in_regs->DIEPCTL);
    deptsiz.d32 = USB_OTG_READ_REG32(&in_regs->DIEPTSIZ);
    /* Zero Length Packet? */
    if (ep->xfer_len == 0)
    {
      deptsiz.b.xfersize = 0;
 800abb6:	f89d 7000 	ldrb.w	r7, [sp]
      deptsiz.b.pktcnt = 1;
 800abba:	f89d 6002 	ldrb.w	r6, [sp, #2]
    depctl.d32  = USB_OTG_READ_REG32(&in_regs->DIEPCTL);
    deptsiz.d32 = USB_OTG_READ_REG32(&in_regs->DIEPTSIZ);
    /* Zero Length Packet? */
    if (ep->xfer_len == 0)
    {
      deptsiz.b.xfersize = 0;
 800abbe:	f365 0706 	bfi	r7, r5, #0, #7
      deptsiz.b.pktcnt = 1;
 800abc2:	f362 06c4 	bfi	r6, r2, #3, #2
    depctl.d32  = USB_OTG_READ_REG32(&in_regs->DIEPCTL);
    deptsiz.d32 = USB_OTG_READ_REG32(&in_regs->DIEPTSIZ);
    /* Zero Length Packet? */
    if (ep->xfer_len == 0)
    {
      deptsiz.b.xfersize = 0;
 800abc6:	f88d 7000 	strb.w	r7, [sp]
      deptsiz.b.pktcnt = 1;
 800abca:	f88d 6002 	strb.w	r6, [sp, #2]
 800abce:	e7d4      	b.n	800ab7a <USB_OTG_EP0StartXfer+0xae>

0800abd0 <USB_OTG_EPSetStall>:
  USB_OTG_STS status = USB_OTG_OK;
  USB_OTG_DEPCTL_TypeDef  depctl;
  __IO uint32_t *depctl_addr;
  
  depctl.d32 = 0;
  if (ep->is_in == 1)
 800abd0:	784b      	ldrb	r3, [r1, #1]
 800abd2:	2b01      	cmp	r3, #1
  {
    depctl_addr = &(pdev->regs.INEP_REGS[ep->num]->DIEPCTL);
 800abd4:	780b      	ldrb	r3, [r1, #0]
 800abd6:	eb00 0083 	add.w	r0, r0, r3, lsl #2
  USB_OTG_STS status = USB_OTG_OK;
  USB_OTG_DEPCTL_TypeDef  depctl;
  __IO uint32_t *depctl_addr;
  
  depctl.d32 = 0;
  if (ep->is_in == 1)
 800abda:	d006      	beq.n	800abea <USB_OTG_EPSetStall+0x1a>
    depctl.b.stall = 1;
    USB_OTG_WRITE_REG32(depctl_addr, depctl.d32);
  }
  else
  {
    depctl_addr = &(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
 800abdc:	6d42      	ldr	r2, [r0, #84]	; 0x54
    depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 800abde:	6813      	ldr	r3, [r2, #0]
    /* set the stall bit */
    depctl.b.stall = 1;
 800abe0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
    USB_OTG_WRITE_REG32(depctl_addr, depctl.d32);
 800abe4:	6013      	str	r3, [r2, #0]
  }
  return status;
}
 800abe6:	2000      	movs	r0, #0
 800abe8:	4770      	bx	lr
  __IO uint32_t *depctl_addr;
  
  depctl.d32 = 0;
  if (ep->is_in == 1)
  {
    depctl_addr = &(pdev->regs.INEP_REGS[ep->num]->DIEPCTL);
 800abea:	6982      	ldr	r2, [r0, #24]
    depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 800abec:	6813      	ldr	r3, [r2, #0]
    /* set the disable and stall bits */
    if (depctl.b.epena)
 800abee:	2b00      	cmp	r3, #0
    {
      depctl.b.epdis = 1;
 800abf0:	bfb8      	it	lt
 800abf2:	f043 4380 	orrlt.w	r3, r3, #1073741824	; 0x40000000
  else
  {
    depctl_addr = &(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
    depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
    /* set the stall bit */
    depctl.b.stall = 1;
 800abf6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
    USB_OTG_WRITE_REG32(depctl_addr, depctl.d32);
 800abfa:	6013      	str	r3, [r2, #0]
  }
  return status;
}
 800abfc:	2000      	movs	r0, #0
 800abfe:	4770      	bx	lr

0800ac00 <USB_OTG_EPClearStall>:
  USB_OTG_DEPCTL_TypeDef  depctl;
  __IO uint32_t *depctl_addr;
  
  depctl.d32 = 0;
  
  if (ep->is_in == 1)
 800ac00:	784b      	ldrb	r3, [r1, #1]
 800ac02:	2b01      	cmp	r3, #1
  {
    depctl_addr = &(pdev->regs.INEP_REGS[ep->num]->DIEPCTL);
 800ac04:	780b      	ldrb	r3, [r1, #0]
    depctl_addr = &(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
  }
  depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
  /* clear the stall bits */
  depctl.b.stall = 0;
  if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 800ac06:	78c9      	ldrb	r1, [r1, #3]
  
  depctl.d32 = 0;
  
  if (ep->is_in == 1)
  {
    depctl_addr = &(pdev->regs.INEP_REGS[ep->num]->DIEPCTL);
 800ac08:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    depctl_addr = &(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
  }
  depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
  /* clear the stall bits */
  depctl.b.stall = 0;
  if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 800ac0c:	f1a1 0102 	sub.w	r1, r1, #2
  
  depctl.d32 = 0;
  
  if (ep->is_in == 1)
  {
    depctl_addr = &(pdev->regs.INEP_REGS[ep->num]->DIEPCTL);
 800ac10:	bf0c      	ite	eq
 800ac12:	6982      	ldreq	r2, [r0, #24]
  }
  else
  {
    depctl_addr = &(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
 800ac14:	6d42      	ldrne	r2, [r0, #84]	; 0x54
  }
  depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 800ac16:	6813      	ldr	r3, [r2, #0]
  /* clear the stall bits */
  depctl.b.stall = 0;
  if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 800ac18:	b2c9      	uxtb	r1, r1
  {
    depctl_addr = &(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
  }
  depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
  /* clear the stall bits */
  depctl.b.stall = 0;
 800ac1a:	f36f 5355 	bfc	r3, #21, #1
  if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 800ac1e:	2901      	cmp	r1, #1
  {
    depctl.b.setd0pid = 1; /* DATA0 */
 800ac20:	bf98      	it	ls
 800ac22:	f043 5380 	orrls.w	r3, r3, #268435456	; 0x10000000
  }
  USB_OTG_WRITE_REG32(depctl_addr, depctl.d32);
 800ac26:	6013      	str	r3, [r2, #0]
  return status;
}
 800ac28:	2000      	movs	r0, #0
 800ac2a:	4770      	bx	lr

0800ac2c <USB_OTG_ReadDevAllOutEp_itr>:
* @retval OUT endpoint interrupt bits
*/
uint32_t USB_OTG_ReadDevAllOutEp_itr(USB_OTG_CORE_HANDLE *pdev)
{
  uint32_t v;
  v  = USB_OTG_READ_REG32(&pdev->regs.DREGS->DAINT);
 800ac2c:	6903      	ldr	r3, [r0, #16]
 800ac2e:	699a      	ldr	r2, [r3, #24]
  v &= USB_OTG_READ_REG32(&pdev->regs.DREGS->DAINTMSK);
 800ac30:	69d8      	ldr	r0, [r3, #28]
 800ac32:	4010      	ands	r0, r2
  return ((v & 0xffff0000) >> 16);
}
 800ac34:	0c00      	lsrs	r0, r0, #16
 800ac36:	4770      	bx	lr

0800ac38 <USB_OTG_ReadDevOutEP_itr>:
* @retval Device OUT EP Interrupt register
*/
uint32_t USB_OTG_ReadDevOutEP_itr(USB_OTG_CORE_HANDLE *pdev , uint8_t epnum)
{
  uint32_t v;
  v  = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[epnum]->DOEPINT);
 800ac38:	eb00 0181 	add.w	r1, r0, r1, lsl #2
  v &= USB_OTG_READ_REG32(&pdev->regs.DREGS->DOEPMSK);
 800ac3c:	6902      	ldr	r2, [r0, #16]
* @retval Device OUT EP Interrupt register
*/
uint32_t USB_OTG_ReadDevOutEP_itr(USB_OTG_CORE_HANDLE *pdev , uint8_t epnum)
{
  uint32_t v;
  v  = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[epnum]->DOEPINT);
 800ac3e:	6d4b      	ldr	r3, [r1, #84]	; 0x54
 800ac40:	689b      	ldr	r3, [r3, #8]
  v &= USB_OTG_READ_REG32(&pdev->regs.DREGS->DOEPMSK);
 800ac42:	6950      	ldr	r0, [r2, #20]
  return v;
}
 800ac44:	4018      	ands	r0, r3
 800ac46:	4770      	bx	lr

0800ac48 <USB_OTG_ReadDevAllInEPItr>:
* @retval int status register
*/
uint32_t USB_OTG_ReadDevAllInEPItr(USB_OTG_CORE_HANDLE *pdev)
{
  uint32_t v;
  v = USB_OTG_READ_REG32(&pdev->regs.DREGS->DAINT);
 800ac48:	6903      	ldr	r3, [r0, #16]
 800ac4a:	6998      	ldr	r0, [r3, #24]
  v &= USB_OTG_READ_REG32(&pdev->regs.DREGS->DAINTMSK);
 800ac4c:	69db      	ldr	r3, [r3, #28]
 800ac4e:	4018      	ands	r0, r3
  return (v & 0xffff);
}
 800ac50:	b280      	uxth	r0, r0
 800ac52:	4770      	bx	lr

0800ac54 <USB_OTG_EP0_OutStart>:
* @brief  configures EPO to receive SETUP packets
* @param  None
* @retval : None
*/
void USB_OTG_EP0_OutStart(USB_OTG_CORE_HANDLE *pdev)
{
 800ac54:	b410      	push	{r4}
  USB_OTG_DEP0XFRSIZ_TypeDef  doeptsize0;
  doeptsize0.d32 = 0;
  doeptsize0.b.supcnt = 3;
  doeptsize0.b.pktcnt = 1;
 800ac56:	2201      	movs	r2, #1
* @brief  configures EPO to receive SETUP packets
* @param  None
* @retval : None
*/
void USB_OTG_EP0_OutStart(USB_OTG_CORE_HANDLE *pdev)
{
 800ac58:	b083      	sub	sp, #12
  USB_OTG_DEP0XFRSIZ_TypeDef  doeptsize0;
  doeptsize0.d32 = 0;
  doeptsize0.b.supcnt = 3;
  doeptsize0.b.pktcnt = 1;
 800ac5a:	f04f 0300 	mov.w	r3, #0
 800ac5e:	f362 03c4 	bfi	r3, r2, #3, #2
*/
void USB_OTG_EP0_OutStart(USB_OTG_CORE_HANDLE *pdev)
{
  USB_OTG_DEP0XFRSIZ_TypeDef  doeptsize0;
  doeptsize0.d32 = 0;
  doeptsize0.b.supcnt = 3;
 800ac62:	21c0      	movs	r1, #192	; 0xc0
* @retval : None
*/
void USB_OTG_EP0_OutStart(USB_OTG_CORE_HANDLE *pdev)
{
  USB_OTG_DEP0XFRSIZ_TypeDef  doeptsize0;
  doeptsize0.d32 = 0;
 800ac64:	2400      	movs	r4, #0
  doeptsize0.b.supcnt = 3;
  doeptsize0.b.pktcnt = 1;
  doeptsize0.b.xfersize = 8 * 3;
 800ac66:	2218      	movs	r2, #24
* @retval : None
*/
void USB_OTG_EP0_OutStart(USB_OTG_CORE_HANDLE *pdev)
{
  USB_OTG_DEP0XFRSIZ_TypeDef  doeptsize0;
  doeptsize0.d32 = 0;
 800ac68:	9400      	str	r4, [sp, #0]
  doeptsize0.b.supcnt = 3;
  doeptsize0.b.pktcnt = 1;
 800ac6a:	f88d 3002 	strb.w	r3, [sp, #2]
*/
void USB_OTG_EP0_OutStart(USB_OTG_CORE_HANDLE *pdev)
{
  USB_OTG_DEP0XFRSIZ_TypeDef  doeptsize0;
  doeptsize0.d32 = 0;
  doeptsize0.b.supcnt = 3;
 800ac6e:	f88d 1003 	strb.w	r1, [sp, #3]
  doeptsize0.b.pktcnt = 1;
  doeptsize0.b.xfersize = 8 * 3;
 800ac72:	f88d 2000 	strb.w	r2, [sp]
  USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[0]->DOEPTSIZ, doeptsize0.d32 );
 800ac76:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800ac78:	9a00      	ldr	r2, [sp, #0]
 800ac7a:	611a      	str	r2, [r3, #16]
  
  if (pdev->cfg.dma_enable == 1)
 800ac7c:	78c2      	ldrb	r2, [r0, #3]
 800ac7e:	2a01      	cmp	r2, #1
  {
    USB_OTG_DEPCTL_TypeDef  doepctl;
    doepctl.d32 = 0;
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[0]->DOEPDMA, 
 800ac80:	bf01      	itttt	eq
 800ac82:	f500 60b9 	addeq.w	r0, r0, #1480	; 0x5c8
 800ac86:	6158      	streq	r0, [r3, #20]
                        (uint32_t)&pdev->dev.setup_packet);
    
    /* EP enable */
    doepctl.d32 = USB_OTG_READ_REG32(&pdev->regs.OUTEP_REGS[0]->DOEPCTL);
 800ac88:	6819      	ldreq	r1, [r3, #0]
    doepctl.b.epena = 1;
    doepctl.d32 = 0x80008000;
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[0]->DOEPCTL, doepctl.d32);
 800ac8a:	f04f 2280 	moveq.w	r2, #2147516416	; 0x80008000
 800ac8e:	bf08      	it	eq
 800ac90:	601a      	streq	r2, [r3, #0]
  }
}
 800ac92:	b003      	add	sp, #12
 800ac94:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ac98:	4770      	bx	lr
 800ac9a:	bf00      	nop

0800ac9c <USB_OTG_ActiveRemoteWakeup>:
  
  USB_OTG_DCTL_TypeDef     dctl;
  USB_OTG_DSTS_TypeDef     dsts;
  USB_OTG_PCGCCTL_TypeDef  power;  
  
  if (pdev->dev.DevRemoteWakeup) 
 800ac9c:	f8d0 3114 	ldr.w	r3, [r0, #276]	; 0x114
* @brief  USB_OTG_RemoteWakeup : active remote wakeup signalling
* @param  None
* @retval : None
*/
void USB_OTG_ActiveRemoteWakeup(USB_OTG_CORE_HANDLE *pdev)
{
 800aca0:	b510      	push	{r4, lr}
 800aca2:	4604      	mov	r4, r0
  
  USB_OTG_DCTL_TypeDef     dctl;
  USB_OTG_DSTS_TypeDef     dsts;
  USB_OTG_PCGCCTL_TypeDef  power;  
  
  if (pdev->dev.DevRemoteWakeup) 
 800aca4:	b11b      	cbz	r3, 800acae <USB_OTG_ActiveRemoteWakeup+0x12>
  {
    dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 800aca6:	6903      	ldr	r3, [r0, #16]
 800aca8:	689a      	ldr	r2, [r3, #8]
    if(dsts.b.suspsts == 1)
 800acaa:	07d2      	lsls	r2, r2, #31
 800acac:	d400      	bmi.n	800acb0 <USB_OTG_ActiveRemoteWakeup+0x14>
 800acae:	bd10      	pop	{r4, pc}
    {
      if(pdev->cfg.low_power)
 800acb0:	7a82      	ldrb	r2, [r0, #10]
 800acb2:	b142      	cbz	r2, 800acc6 <USB_OTG_ActiveRemoteWakeup+0x2a>
      {
        /* un-gate USB Core clock */
        power.d32 = USB_OTG_READ_REG32(&pdev->regs.PCGCCTL);
 800acb4:	f8d0 210c 	ldr.w	r2, [r0, #268]	; 0x10c
        power.b.gatehclk = 0;
        power.b.stoppclk = 0;
        USB_OTG_WRITE_REG32(pdev->regs.PCGCCTL, power.d32);
 800acb8:	f8d0 110c 	ldr.w	r1, [r0, #268]	; 0x10c
    {
      if(pdev->cfg.low_power)
      {
        /* un-gate USB Core clock */
        power.d32 = USB_OTG_READ_REG32(&pdev->regs.PCGCCTL);
        power.b.gatehclk = 0;
 800acbc:	f36f 0241 	bfc	r2, #1, #1
        power.b.stoppclk = 0;
 800acc0:	f36f 0200 	bfc	r2, #0, #1
        USB_OTG_WRITE_REG32(pdev->regs.PCGCCTL, power.d32);
 800acc4:	600a      	str	r2, [r1, #0]
      }   
      /* active Remote wakeup signaling */
      dctl.d32 = 0;
      dctl.b.rmtwkupsig = 1;
      USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, 0, dctl.d32);
 800acc6:	685a      	ldr	r2, [r3, #4]
 800acc8:	f042 0201 	orr.w	r2, r2, #1
 800accc:	605a      	str	r2, [r3, #4]
      USB_OTG_BSP_mDelay(5);
 800acce:	2005      	movs	r0, #5
 800acd0:	f7fe f90e 	bl	8008ef0 <USB_OTG_BSP_mDelay>
      USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, dctl.d32, 0 );
 800acd4:	6923      	ldr	r3, [r4, #16]
 800acd6:	685a      	ldr	r2, [r3, #4]
 800acd8:	f022 0201 	bic.w	r2, r2, #1
 800acdc:	605a      	str	r2, [r3, #4]
 800acde:	bd10      	pop	{r4, pc}

0800ace0 <USB_OTG_UngateClock>:
* @param  None
* @retval : None
*/
void USB_OTG_UngateClock(USB_OTG_CORE_HANDLE *pdev)
{
  if(pdev->cfg.low_power)
 800ace0:	7a83      	ldrb	r3, [r0, #10]
 800ace2:	b16b      	cbz	r3, 800ad00 <USB_OTG_UngateClock+0x20>
  {
    
    USB_OTG_DSTS_TypeDef     dsts;
    USB_OTG_PCGCCTL_TypeDef  power; 
    
    dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 800ace4:	6903      	ldr	r3, [r0, #16]
 800ace6:	689b      	ldr	r3, [r3, #8]
    
    if(dsts.b.suspsts == 1)
 800ace8:	07d9      	lsls	r1, r3, #31
    {
      /* un-gate USB Core clock */
      power.d32 = USB_OTG_READ_REG32(&pdev->regs.PCGCCTL);
 800acea:	bf41      	itttt	mi
 800acec:	f8d0 310c 	ldrmi.w	r3, [r0, #268]	; 0x10c
      power.b.gatehclk = 0;
      power.b.stoppclk = 0;
      USB_OTG_WRITE_REG32(pdev->regs.PCGCCTL, power.d32);
 800acf0:	f8d0 210c 	ldrmi.w	r2, [r0, #268]	; 0x10c
    
    if(dsts.b.suspsts == 1)
    {
      /* un-gate USB Core clock */
      power.d32 = USB_OTG_READ_REG32(&pdev->regs.PCGCCTL);
      power.b.gatehclk = 0;
 800acf4:	f36f 0341 	bfcmi	r3, #1, #1
      power.b.stoppclk = 0;
 800acf8:	f36f 0300 	bfcmi	r3, #0, #1
      USB_OTG_WRITE_REG32(pdev->regs.PCGCCTL, power.d32);
 800acfc:	bf48      	it	mi
 800acfe:	6013      	strmi	r3, [r2, #0]
 800ad00:	4770      	bx	lr
 800ad02:	bf00      	nop

0800ad04 <USB_OTG_StopDevice>:
* @brief  Stop the device and clean up fifo's
* @param  None
* @retval : None
*/
void USB_OTG_StopDevice(USB_OTG_CORE_HANDLE *pdev)
{
 800ad04:	b538      	push	{r3, r4, r5, lr}
  uint32_t i;
  
  pdev->dev.device_status = 1;
    
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 800ad06:	7843      	ldrb	r3, [r0, #1]
*/
void USB_OTG_StopDevice(USB_OTG_CORE_HANDLE *pdev)
{
  uint32_t i;
  
  pdev->dev.device_status = 1;
 800ad08:	2201      	movs	r2, #1
* @brief  Stop the device and clean up fifo's
* @param  None
* @retval : None
*/
void USB_OTG_StopDevice(USB_OTG_CORE_HANDLE *pdev)
{
 800ad0a:	4605      	mov	r5, r0
  uint32_t i;
  
  pdev->dev.device_status = 1;
 800ad0c:	f880 2112 	strb.w	r2, [r0, #274]	; 0x112
    
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 800ad10:	b163      	cbz	r3, 800ad2c <USB_OTG_StopDevice+0x28>
 800ad12:	4603      	mov	r3, r0
 800ad14:	2200      	movs	r2, #0
  {
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 800ad16:	21ff      	movs	r1, #255	; 0xff
 800ad18:	699c      	ldr	r4, [r3, #24]
 800ad1a:	60a1      	str	r1, [r4, #8]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 800ad1c:	6d5c      	ldr	r4, [r3, #84]	; 0x54
 800ad1e:	60a1      	str	r1, [r4, #8]
{
  uint32_t i;
  
  pdev->dev.device_status = 1;
    
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 800ad20:	786c      	ldrb	r4, [r5, #1]
 800ad22:	3201      	adds	r2, #1
 800ad24:	4294      	cmp	r4, r2
 800ad26:	f103 0304 	add.w	r3, r3, #4
 800ad2a:	d8f5      	bhi.n	800ad18 <USB_OTG_StopDevice+0x14>
  {
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
  }

  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DIEPMSK, 0 );
 800ad2c:	692b      	ldr	r3, [r5, #16]
 800ad2e:	2200      	movs	r2, #0
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DOEPMSK, 0 );
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINTMSK, 0 );
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINT, 0xFFFFFFFF );  
 800ad30:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
  {
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
  }

  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DIEPMSK, 0 );
 800ad34:	611a      	str	r2, [r3, #16]
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DOEPMSK, 0 );
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINTMSK, 0 );
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINT, 0xFFFFFFFF );  
  
  /* Flush the FIFO */
  USB_OTG_FlushRxFifo(pdev);
 800ad36:	4628      	mov	r0, r5
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
  }

  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DIEPMSK, 0 );
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DOEPMSK, 0 );
 800ad38:	615a      	str	r2, [r3, #20]
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINTMSK, 0 );
 800ad3a:	61da      	str	r2, [r3, #28]
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINT, 0xFFFFFFFF );  
 800ad3c:	6199      	str	r1, [r3, #24]
  
  /* Flush the FIFO */
  USB_OTG_FlushRxFifo(pdev);
 800ad3e:	f7ff fcbd 	bl	800a6bc <USB_OTG_FlushRxFifo>
  USB_OTG_FlushTxFifo(pdev ,  0x10 );  
 800ad42:	4628      	mov	r0, r5
 800ad44:	2110      	movs	r1, #16
}
 800ad46:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINTMSK, 0 );
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINT, 0xFFFFFFFF );  
  
  /* Flush the FIFO */
  USB_OTG_FlushRxFifo(pdev);
  USB_OTG_FlushTxFifo(pdev ,  0x10 );  
 800ad4a:	f7ff bc93 	b.w	800a674 <USB_OTG_FlushTxFifo>
 800ad4e:	bf00      	nop

0800ad50 <USB_OTG_GetEPStatus>:
  USB_OTG_DEPCTL_TypeDef  depctl;
  __IO uint32_t *depctl_addr;
  uint32_t Status = 0;  
  
  depctl.d32 = 0;
  if (ep->is_in == 1)
 800ad50:	784b      	ldrb	r3, [r1, #1]
 800ad52:	2b01      	cmp	r3, #1
  {
    depctl_addr = &(pdev->regs.INEP_REGS[ep->num]->DIEPCTL);
 800ad54:	780b      	ldrb	r3, [r1, #0]
 800ad56:	eb00 0083 	add.w	r0, r0, r3, lsl #2
  USB_OTG_DEPCTL_TypeDef  depctl;
  __IO uint32_t *depctl_addr;
  uint32_t Status = 0;  
  
  depctl.d32 = 0;
  if (ep->is_in == 1)
 800ad5a:	d00b      	beq.n	800ad74 <USB_OTG_GetEPStatus+0x24>
      Status = USB_OTG_EP_TX_VALID;     

  }
  else
  {
    depctl_addr = &(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
 800ad5c:	6d43      	ldr	r3, [r0, #84]	; 0x54
    depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 800ad5e:	681b      	ldr	r3, [r3, #0]
    if (depctl.b.stall == 1)  
 800ad60:	0298      	lsls	r0, r3, #10
 800ad62:	d411      	bmi.n	800ad88 <USB_OTG_GetEPStatus+0x38>
      Status = USB_OTG_EP_RX_STALL;
    else if (depctl.b.naksts == 1)
 800ad64:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      Status = USB_OTG_EP_RX_NAK;
 800ad68:	bf0c      	ite	eq
 800ad6a:	f44f 5040 	moveq.w	r0, #12288	; 0x3000
 800ad6e:	f44f 5000 	movne.w	r0, #8192	; 0x2000
 800ad72:	4770      	bx	lr
  uint32_t Status = 0;  
  
  depctl.d32 = 0;
  if (ep->is_in == 1)
  {
    depctl_addr = &(pdev->regs.INEP_REGS[ep->num]->DIEPCTL);
 800ad74:	6983      	ldr	r3, [r0, #24]
    depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 800ad76:	681b      	ldr	r3, [r3, #0]
    
    if (depctl.b.stall == 1)  
 800ad78:	029a      	lsls	r2, r3, #10
 800ad7a:	d408      	bmi.n	800ad8e <USB_OTG_GetEPStatus+0x3e>
      Status = USB_OTG_EP_TX_STALL;
    else if (depctl.b.naksts == 1)
 800ad7c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      Status = USB_OTG_EP_TX_NAK;
 800ad80:	bf0c      	ite	eq
 800ad82:	2030      	moveq	r0, #48	; 0x30
 800ad84:	2020      	movne	r0, #32
 800ad86:	4770      	bx	lr
  else
  {
    depctl_addr = &(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
    depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
    if (depctl.b.stall == 1)  
      Status = USB_OTG_EP_RX_STALL;
 800ad88:	f44f 5080 	mov.w	r0, #4096	; 0x1000
      Status = USB_OTG_EP_RX_VALID; 
  } 
  
  /* Return the current status */
  return Status;
}
 800ad8c:	4770      	bx	lr
  {
    depctl_addr = &(pdev->regs.INEP_REGS[ep->num]->DIEPCTL);
    depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
    
    if (depctl.b.stall == 1)  
      Status = USB_OTG_EP_TX_STALL;
 800ad8e:	2010      	movs	r0, #16
 800ad90:	4770      	bx	lr
 800ad92:	bf00      	nop

0800ad94 <USB_OTG_SetEPStatus>:
*         Status : new Status
*         ep : EP structure
* @retval : None
*/
void USB_OTG_SetEPStatus (USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep , uint32_t Status)
{
 800ad94:	b4f0      	push	{r4, r5, r6, r7}
  __IO uint32_t *depctl_addr;
  
  depctl.d32 = 0;

  /* Process for IN endpoint */
  if (ep->is_in == 1)
 800ad96:	784d      	ldrb	r5, [r1, #1]
 800ad98:	2d01      	cmp	r5, #1
*         Status : new Status
*         ep : EP structure
* @retval : None
*/
void USB_OTG_SetEPStatus (USB_OTG_CORE_HANDLE *pdev , USB_OTG_EP *ep , uint32_t Status)
{
 800ad9a:	460b      	mov	r3, r1
 800ad9c:	4604      	mov	r4, r0
  __IO uint32_t *depctl_addr;
  
  depctl.d32 = 0;

  /* Process for IN endpoint */
  if (ep->is_in == 1)
 800ad9e:	d01b      	beq.n	800add8 <USB_OTG_SetEPStatus+0x44>
 800ada0:	7808      	ldrb	r0, [r1, #0]
 800ada2:	eb04 0080 	add.w	r0, r4, r0, lsl #2
  else /* Process for OUT endpoint */
  {
    depctl_addr = &(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
    depctl.d32 = USB_OTG_READ_REG32(depctl_addr);    
    
    if (Status == USB_OTG_EP_RX_STALL)  {
 800ada6:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
    else if (Status == USB_OTG_EP_TX_DIS)
      depctl.b.usbactep = 0;
  } 
  else /* Process for OUT endpoint */
  {
    depctl_addr = &(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
 800adaa:	6d44      	ldr	r4, [r0, #84]	; 0x54
    depctl.d32 = USB_OTG_READ_REG32(depctl_addr);    
 800adac:	6821      	ldr	r1, [r4, #0]
 800adae:	460d      	mov	r5, r1
    
    if (Status == USB_OTG_EP_RX_STALL)  {
      depctl.b.stall = 1;
 800adb0:	bf08      	it	eq
 800adb2:	f441 1100 	orreq.w	r1, r1, #2097152	; 0x200000
  else /* Process for OUT endpoint */
  {
    depctl_addr = &(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
    depctl.d32 = USB_OTG_READ_REG32(depctl_addr);    
    
    if (Status == USB_OTG_EP_RX_STALL)  {
 800adb6:	d00c      	beq.n	800add2 <USB_OTG_SetEPStatus+0x3e>
      depctl.b.stall = 1;
    }
    else if (Status == USB_OTG_EP_RX_NAK)
 800adb8:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
      depctl.b.snak = 1;
 800adbc:	bf08      	it	eq
 800adbe:	f041 6100 	orreq.w	r1, r1, #134217728	; 0x8000000
    depctl.d32 = USB_OTG_READ_REG32(depctl_addr);    
    
    if (Status == USB_OTG_EP_RX_STALL)  {
      depctl.b.stall = 1;
    }
    else if (Status == USB_OTG_EP_RX_NAK)
 800adc2:	d006      	beq.n	800add2 <USB_OTG_SetEPStatus+0x3e>
      depctl.b.snak = 1;
    else if (Status == USB_OTG_EP_RX_VALID)
 800adc4:	f5b2 5f40 	cmp.w	r2, #12288	; 0x3000
 800adc8:	d019      	beq.n	800adfe <USB_OTG_SetEPStatus+0x6a>
      }  
      depctl.b.cnak = 1;
      depctl.b.usbactep = 1;    
      depctl.b.epena = 1;
    }
    else if (Status == USB_OTG_EP_RX_DIS)
 800adca:	b912      	cbnz	r2, 800add2 <USB_OTG_SetEPStatus+0x3e>
    {
      depctl.b.usbactep = 0;    
 800adcc:	f362 35cf 	bfi	r5, r2, #15, #1
 800add0:	4629      	mov	r1, r5
    }
  }

  USB_OTG_WRITE_REG32(depctl_addr, depctl.d32); 
 800add2:	6021      	str	r1, [r4, #0]
}
 800add4:	bcf0      	pop	{r4, r5, r6, r7}
 800add6:	4770      	bx	lr
 800add8:	780f      	ldrb	r7, [r1, #0]
 800adda:	eb00 0787 	add.w	r7, r0, r7, lsl #2
  if (ep->is_in == 1)
  {
    depctl_addr = &(pdev->regs.INEP_REGS[ep->num]->DIEPCTL);
    depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
    
    if (Status == USB_OTG_EP_TX_STALL)  
 800adde:	2a10      	cmp	r2, #16
  depctl.d32 = 0;

  /* Process for IN endpoint */
  if (ep->is_in == 1)
  {
    depctl_addr = &(pdev->regs.INEP_REGS[ep->num]->DIEPCTL);
 800ade0:	69bc      	ldr	r4, [r7, #24]
    depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 800ade2:	6826      	ldr	r6, [r4, #0]
 800ade4:	4635      	mov	r5, r6
    
    if (Status == USB_OTG_EP_TX_STALL)  
 800ade6:	d02b      	beq.n	800ae40 <USB_OTG_SetEPStatus+0xac>
    {
      USB_OTG_EPSetStall(pdev, ep); return;
    }
    else if (Status == USB_OTG_EP_TX_NAK)
 800ade8:	2a20      	cmp	r2, #32
      depctl.b.snak = 1;
 800adea:	bf08      	it	eq
 800adec:	f046 6100 	orreq.w	r1, r6, #134217728	; 0x8000000
    
    if (Status == USB_OTG_EP_TX_STALL)  
    {
      USB_OTG_EPSetStall(pdev, ep); return;
    }
    else if (Status == USB_OTG_EP_TX_NAK)
 800adf0:	d0ef      	beq.n	800add2 <USB_OTG_SetEPStatus+0x3e>
      depctl.b.snak = 1;
    else if (Status == USB_OTG_EP_TX_VALID)
 800adf2:	2a30      	cmp	r2, #48	; 0x30
 800adf4:	d019      	beq.n	800ae2a <USB_OTG_SetEPStatus+0x96>
 800adf6:	4631      	mov	r1, r6
      }      
      depctl.b.cnak = 1;
      depctl.b.usbactep = 1; 
      depctl.b.epena = 1;
    }
    else if (Status == USB_OTG_EP_TX_DIS)
 800adf8:	2a00      	cmp	r2, #0
 800adfa:	d0e7      	beq.n	800adcc <USB_OTG_SetEPStatus+0x38>
 800adfc:	e7e9      	b.n	800add2 <USB_OTG_SetEPStatus+0x3e>
    }
    else if (Status == USB_OTG_EP_RX_NAK)
      depctl.b.snak = 1;
    else if (Status == USB_OTG_EP_RX_VALID)
    {
      if (depctl.b.stall == 1)
 800adfe:	028d      	lsls	r5, r1, #10
      {  
        ep->even_odd_frame = 0;
        USB_OTG_EPClearStall(pdev, ep);
        return;
      }  
      depctl.b.cnak = 1;
 800ae00:	bf5c      	itt	pl
 800ae02:	f041 6580 	orrpl.w	r5, r1, #67108864	; 0x4000000
      depctl.b.usbactep = 1;    
      depctl.b.epena = 1;
 800ae06:	f045 2180 	orrpl.w	r1, r5, #2147516416	; 0x80008000
    }
    else if (Status == USB_OTG_EP_RX_NAK)
      depctl.b.snak = 1;
    else if (Status == USB_OTG_EP_RX_VALID)
    {
      if (depctl.b.stall == 1)
 800ae0a:	d5e2      	bpl.n	800add2 <USB_OTG_SetEPStatus+0x3e>
      {  
        ep->even_odd_frame = 0;
 800ae0c:	2100      	movs	r1, #0
 800ae0e:	7159      	strb	r1, [r3, #5]
  {
    depctl_addr = &(pdev->regs.INEP_REGS[ep->num]->DIEPCTL);
  }
  else
  {
    depctl_addr = &(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
 800ae10:	6d42      	ldr	r2, [r0, #84]	; 0x54
  }
  depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
  /* clear the stall bits */
  depctl.b.stall = 0;
  if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 800ae12:	78d8      	ldrb	r0, [r3, #3]
  }
  else
  {
    depctl_addr = &(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
  }
  depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
 800ae14:	6813      	ldr	r3, [r2, #0]
  /* clear the stall bits */
  depctl.b.stall = 0;
  if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 800ae16:	3802      	subs	r0, #2
 800ae18:	b2c0      	uxtb	r0, r0
  {
    depctl_addr = &(pdev->regs.OUTEP_REGS[ep->num]->DOEPCTL);
  }
  depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
  /* clear the stall bits */
  depctl.b.stall = 0;
 800ae1a:	f361 5355 	bfi	r3, r1, #21, #1
  if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 800ae1e:	2801      	cmp	r0, #1
  {
    depctl.b.setd0pid = 1; /* DATA0 */
 800ae20:	bf98      	it	ls
 800ae22:	f043 5380 	orrls.w	r3, r3, #268435456	; 0x10000000
  }
  USB_OTG_WRITE_REG32(depctl_addr, depctl.d32);
 800ae26:	6013      	str	r3, [r2, #0]
 800ae28:	e7d4      	b.n	800add4 <USB_OTG_SetEPStatus+0x40>
    }
    else if (Status == USB_OTG_EP_TX_NAK)
      depctl.b.snak = 1;
    else if (Status == USB_OTG_EP_TX_VALID)
    {
      if (depctl.b.stall == 1)
 800ae2a:	02b2      	lsls	r2, r6, #10
      {  
        ep->even_odd_frame = 0;
        USB_OTG_EPClearStall(pdev, ep);
        return;
      }      
      depctl.b.cnak = 1;
 800ae2c:	bf5c      	itt	pl
 800ae2e:	f046 6580 	orrpl.w	r5, r6, #67108864	; 0x4000000
      depctl.b.usbactep = 1; 
      depctl.b.epena = 1;
 800ae32:	f045 2180 	orrpl.w	r1, r5, #2147516416	; 0x80008000
    }
    else if (Status == USB_OTG_EP_TX_NAK)
      depctl.b.snak = 1;
    else if (Status == USB_OTG_EP_TX_VALID)
    {
      if (depctl.b.stall == 1)
 800ae36:	d5cc      	bpl.n	800add2 <USB_OTG_SetEPStatus+0x3e>
      {  
        ep->even_odd_frame = 0;
 800ae38:	2100      	movs	r1, #0
 800ae3a:	7159      	strb	r1, [r3, #5]
  
  depctl.d32 = 0;
  
  if (ep->is_in == 1)
  {
    depctl_addr = &(pdev->regs.INEP_REGS[ep->num]->DIEPCTL);
 800ae3c:	69ba      	ldr	r2, [r7, #24]
 800ae3e:	e7e8      	b.n	800ae12 <USB_OTG_SetEPStatus+0x7e>
      depctl.b.usbactep = 0;    
    }
  }

  USB_OTG_WRITE_REG32(depctl_addr, depctl.d32); 
}
 800ae40:	bcf0      	pop	{r4, r5, r6, r7}
    depctl_addr = &(pdev->regs.INEP_REGS[ep->num]->DIEPCTL);
    depctl.d32 = USB_OTG_READ_REG32(depctl_addr);
    
    if (Status == USB_OTG_EP_TX_STALL)  
    {
      USB_OTG_EPSetStall(pdev, ep); return;
 800ae42:	f7ff bec5 	b.w	800abd0 <USB_OTG_EPSetStall>
 800ae46:	bf00      	nop

0800ae48 <DCD_Init>:



void DCD_Init(USB_OTG_CORE_HANDLE *pdev , 
              USB_OTG_CORE_ID_TypeDef coreID)
{
 800ae48:	b570      	push	{r4, r5, r6, lr}
 800ae4a:	4604      	mov	r4, r0
  uint32_t i;
  USB_OTG_EP *ep;
  
  USB_OTG_SelectCore (pdev , coreID);
 800ae4c:	f7ff faec 	bl	800a428 <USB_OTG_SelectCore>
  
  pdev->dev.device_status = USB_OTG_DEFAULT;
  pdev->dev.device_address = 0;
  
  /* Init ep structure */
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 800ae50:	7863      	ldrb	r3, [r4, #1]
  uint32_t i;
  USB_OTG_EP *ep;
  
  USB_OTG_SelectCore (pdev , coreID);
  
  pdev->dev.device_status = USB_OTG_DEFAULT;
 800ae52:	2601      	movs	r6, #1
  pdev->dev.device_address = 0;
 800ae54:	2200      	movs	r2, #0
  uint32_t i;
  USB_OTG_EP *ep;
  
  USB_OTG_SelectCore (pdev , coreID);
  
  pdev->dev.device_status = USB_OTG_DEFAULT;
 800ae56:	f884 6112 	strb.w	r6, [r4, #274]	; 0x112
  pdev->dev.device_address = 0;
 800ae5a:	f884 2113 	strb.w	r2, [r4, #275]	; 0x113
  
  /* Init ep structure */
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 800ae5e:	b37b      	cbz	r3, 800aec0 <DCD_Init+0x78>
    /* Init ep structure */
    ep->is_in = 1;
    ep->num = i;
    ep->tx_fifo_num = i;
    /* Control until ep is actvated */
    ep->type = EP_TYPE_CTRL;
 800ae60:	4611      	mov	r1, r2
  
  pdev->dev.device_status = USB_OTG_DEFAULT;
  pdev->dev.device_address = 0;
  
  /* Init ep structure */
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 800ae62:	4623      	mov	r3, r4
    ep->is_in = 1;
    ep->num = i;
    ep->tx_fifo_num = i;
    /* Control until ep is actvated */
    ep->type = EP_TYPE_CTRL;
    ep->maxpacket =  USB_OTG_MAX_EP0_SIZE;
 800ae64:	2540      	movs	r5, #64	; 0x40
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
  {
    ep = &pdev->dev.in_ep[i];
    /* Init ep structure */
    ep->is_in = 1;
    ep->num = i;
 800ae66:	f883 2118 	strb.w	r2, [r3, #280]	; 0x118
    ep->tx_fifo_num = i;
 800ae6a:	f8a3 211e 	strh.w	r2, [r3, #286]	; 0x11e
  /* Init ep structure */
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
  {
    ep = &pdev->dev.in_ep[i];
    /* Init ep structure */
    ep->is_in = 1;
 800ae6e:	f883 6119 	strb.w	r6, [r3, #281]	; 0x119
    ep->num = i;
    ep->tx_fifo_num = i;
    /* Control until ep is actvated */
    ep->type = EP_TYPE_CTRL;
 800ae72:	f883 111b 	strb.w	r1, [r3, #283]	; 0x11b
    ep->maxpacket =  USB_OTG_MAX_EP0_SIZE;
 800ae76:	f8c3 5120 	str.w	r5, [r3, #288]	; 0x120
    ep->xfer_buff = 0;
 800ae7a:	f8c3 1124 	str.w	r1, [r3, #292]	; 0x124
    ep->xfer_len = 0;
 800ae7e:	f8c3 112c 	str.w	r1, [r3, #300]	; 0x12c
  
  pdev->dev.device_status = USB_OTG_DEFAULT;
  pdev->dev.device_address = 0;
  
  /* Init ep structure */
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 800ae82:	7860      	ldrb	r0, [r4, #1]
 800ae84:	3201      	adds	r2, #1
 800ae86:	4290      	cmp	r0, r2
 800ae88:	f103 0328 	add.w	r3, r3, #40	; 0x28
 800ae8c:	d8eb      	bhi.n	800ae66 <DCD_Init+0x1e>
    ep->maxpacket =  USB_OTG_MAX_EP0_SIZE;
    ep->xfer_buff = 0;
    ep->xfer_len = 0;
  }
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 800ae8e:	b1b8      	cbz	r0, 800aec0 <DCD_Init+0x78>
 800ae90:	2200      	movs	r2, #0
  {
    ep = &pdev->dev.out_ep[i];
    /* Init ep structure */
    ep->is_in = 0;
 800ae92:	4611      	mov	r1, r2
    ep->maxpacket =  USB_OTG_MAX_EP0_SIZE;
    ep->xfer_buff = 0;
    ep->xfer_len = 0;
  }
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 800ae94:	4623      	mov	r3, r4
    ep->is_in = 0;
    ep->num = i;
    ep->tx_fifo_num = i;
    /* Control until ep is activated */
    ep->type = EP_TYPE_CTRL;
    ep->maxpacket = USB_OTG_MAX_EP0_SIZE;
 800ae96:	2540      	movs	r5, #64	; 0x40
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
  {
    ep = &pdev->dev.out_ep[i];
    /* Init ep structure */
    ep->is_in = 0;
    ep->num = i;
 800ae98:	f883 2370 	strb.w	r2, [r3, #880]	; 0x370
    ep->tx_fifo_num = i;
 800ae9c:	f8a3 2376 	strh.w	r2, [r3, #886]	; 0x376
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
  {
    ep = &pdev->dev.out_ep[i];
    /* Init ep structure */
    ep->is_in = 0;
 800aea0:	f883 1371 	strb.w	r1, [r3, #881]	; 0x371
    ep->num = i;
    ep->tx_fifo_num = i;
    /* Control until ep is activated */
    ep->type = EP_TYPE_CTRL;
 800aea4:	f883 1373 	strb.w	r1, [r3, #883]	; 0x373
    ep->maxpacket = USB_OTG_MAX_EP0_SIZE;
 800aea8:	f8c3 5378 	str.w	r5, [r3, #888]	; 0x378
    ep->xfer_buff = 0;
 800aeac:	f8c3 137c 	str.w	r1, [r3, #892]	; 0x37c
    ep->xfer_len = 0;
 800aeb0:	f8c3 1384 	str.w	r1, [r3, #900]	; 0x384
    ep->maxpacket =  USB_OTG_MAX_EP0_SIZE;
    ep->xfer_buff = 0;
    ep->xfer_len = 0;
  }
  
  for (i = 0; i < pdev->cfg.dev_endpoints; i++)
 800aeb4:	7860      	ldrb	r0, [r4, #1]
 800aeb6:	3201      	adds	r2, #1
 800aeb8:	4290      	cmp	r0, r2
 800aeba:	f103 0328 	add.w	r3, r3, #40	; 0x28
 800aebe:	d8eb      	bhi.n	800ae98 <DCD_Init+0x50>
    ep->maxpacket = USB_OTG_MAX_EP0_SIZE;
    ep->xfer_buff = 0;
    ep->xfer_len = 0;
  }
  
  USB_OTG_DisableGlobalInt(pdev);
 800aec0:	4620      	mov	r0, r4
 800aec2:	f7ff fbcf 	bl	800a664 <USB_OTG_DisableGlobalInt>
  
  /*Init the Core (common init.) */
  USB_OTG_CoreInit(pdev);
 800aec6:	4620      	mov	r0, r4
 800aec8:	f7ff fb4a 	bl	800a560 <USB_OTG_CoreInit>


  /* Force Device Mode*/
  USB_OTG_SetCurrentMode(pdev, DEVICE_MODE);
 800aecc:	4620      	mov	r0, r4
 800aece:	2100      	movs	r1, #0
 800aed0:	f7ff fc14 	bl	800a6fc <USB_OTG_SetCurrentMode>
  
  /* Init Device */
  USB_OTG_CoreInitDev(pdev);
 800aed4:	4620      	mov	r0, r4
 800aed6:	f7ff fc6b 	bl	800a7b0 <USB_OTG_CoreInitDev>
  
  
  /* Enable USB Global interrupt */
  USB_OTG_EnableGlobalInt(pdev);
 800aeda:	4620      	mov	r0, r4
}
 800aedc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  /* Init Device */
  USB_OTG_CoreInitDev(pdev);
  
  
  /* Enable USB Global interrupt */
  USB_OTG_EnableGlobalInt(pdev);
 800aee0:	f7ff bbb8 	b.w	800a654 <USB_OTG_EnableGlobalInt>

0800aee4 <DCD_EP_Open>:
*/
uint32_t DCD_EP_Open(USB_OTG_CORE_HANDLE *pdev , 
                     uint8_t ep_addr,
                     uint16_t ep_mps,
                     uint8_t ep_type)
{
 800aee4:	b570      	push	{r4, r5, r6, lr}
  USB_OTG_EP *ep;
  
  if ((ep_addr & 0x80) == 0x80)
 800aee6:	060c      	lsls	r4, r1, #24
 800aee8:	d413      	bmi.n	800af12 <DCD_EP_Open+0x2e>
  {
    ep = &pdev->dev.in_ep[ep_addr & 0x7F];
  }
  else
  {
    ep = &pdev->dev.out_ep[ep_addr & 0x7F];
 800aeea:	eb01 0581 	add.w	r5, r1, r1, lsl #2
 800aeee:	00ed      	lsls	r5, r5, #3
 800aef0:	f505 755c 	add.w	r5, r5, #880	; 0x370
 800aef4:	1944      	adds	r4, r0, r5
  }
  ep->num   = ep_addr & 0x7F;
  
  ep->is_in = (0x80 & ep_addr) != 0;
 800aef6:	2600      	movs	r6, #0
  }
  else
  {
    ep = &pdev->dev.out_ep[ep_addr & 0x7F];
  }
  ep->num   = ep_addr & 0x7F;
 800aef8:	5541      	strb	r1, [r0, r5]
  
  ep->is_in = (0x80 & ep_addr) != 0;
  ep->maxpacket = ep_mps;
 800aefa:	60a2      	str	r2, [r4, #8]
  ep->type = ep_type;
 800aefc:	70e3      	strb	r3, [r4, #3]
  {
    ep = &pdev->dev.out_ep[ep_addr & 0x7F];
  }
  ep->num   = ep_addr & 0x7F;
  
  ep->is_in = (0x80 & ep_addr) != 0;
 800aefe:	7066      	strb	r6, [r4, #1]
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
  }
  /* Set initial data PID. */
  if (ep_type == USB_OTG_EP_BULK )
 800af00:	2b02      	cmp	r3, #2
  {
    ep->data_pid_start = 0;
 800af02:	bf04      	itt	eq
 800af04:	2300      	moveq	r3, #0
 800af06:	7123      	strbeq	r3, [r4, #4]
  }
  USB_OTG_EPActivate(pdev , ep );
 800af08:	4621      	mov	r1, r4
 800af0a:	f7ff fcf1 	bl	800a8f0 <USB_OTG_EPActivate>
  return 0;
}
 800af0e:	2000      	movs	r0, #0
 800af10:	bd70      	pop	{r4, r5, r6, pc}
{
  USB_OTG_EP *ep;
  
  if ((ep_addr & 0x80) == 0x80)
  {
    ep = &pdev->dev.in_ep[ep_addr & 0x7F];
 800af12:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 800af16:	eb01 0581 	add.w	r5, r1, r1, lsl #2
 800af1a:	00ed      	lsls	r5, r5, #3
 800af1c:	f505 758c 	add.w	r5, r5, #280	; 0x118
 800af20:	1944      	adds	r4, r0, r5
  {
    ep = &pdev->dev.out_ep[ep_addr & 0x7F];
  }
  ep->num   = ep_addr & 0x7F;
  
  ep->is_in = (0x80 & ep_addr) != 0;
 800af22:	2601      	movs	r6, #1
  }
  else
  {
    ep = &pdev->dev.out_ep[ep_addr & 0x7F];
  }
  ep->num   = ep_addr & 0x7F;
 800af24:	5541      	strb	r1, [r0, r5]
  
  ep->is_in = (0x80 & ep_addr) != 0;
  ep->maxpacket = ep_mps;
 800af26:	60a2      	str	r2, [r4, #8]
  ep->type = ep_type;
 800af28:	70e3      	strb	r3, [r4, #3]
  if (ep->is_in)
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800af2a:	80e1      	strh	r1, [r4, #6]
  {
    ep = &pdev->dev.out_ep[ep_addr & 0x7F];
  }
  ep->num   = ep_addr & 0x7F;
  
  ep->is_in = (0x80 & ep_addr) != 0;
 800af2c:	7066      	strb	r6, [r4, #1]
 800af2e:	e7e7      	b.n	800af00 <DCD_EP_Open+0x1c>

0800af30 <DCD_EP_Close>:
*/
uint32_t DCD_EP_Close(USB_OTG_CORE_HANDLE *pdev , uint8_t  ep_addr)
{
  USB_OTG_EP *ep;
  
  if ((ep_addr&0x80) == 0x80)
 800af30:	b2ca      	uxtb	r2, r1
* @param pdev: device instance
* @param ep_addr: endpoint address
* @retval : status
*/
uint32_t DCD_EP_Close(USB_OTG_CORE_HANDLE *pdev , uint8_t  ep_addr)
{
 800af32:	b508      	push	{r3, lr}
  USB_OTG_EP *ep;
  
  if ((ep_addr&0x80) == 0x80)
 800af34:	0613      	lsls	r3, r2, #24
  {
    ep = &pdev->dev.in_ep[ep_addr & 0x7F];
 800af36:	bf45      	ittet	mi
 800af38:	f001 017f 	andmi.w	r1, r1, #127	; 0x7f
 800af3c:	eb01 0381 	addmi.w	r3, r1, r1, lsl #2
  }
  else
  {
    ep = &pdev->dev.out_ep[ep_addr & 0x7F];
 800af40:	eb01 0381 	addpl.w	r3, r1, r1, lsl #2
{
  USB_OTG_EP *ep;
  
  if ((ep_addr&0x80) == 0x80)
  {
    ep = &pdev->dev.in_ep[ep_addr & 0x7F];
 800af44:	eb00 03c3 	addmi.w	r3, r0, r3, lsl #3
  }
  else
  {
    ep = &pdev->dev.out_ep[ep_addr & 0x7F];
 800af48:	bf56      	itet	pl
 800af4a:	eb00 03c3 	addpl.w	r3, r0, r3, lsl #3
{
  USB_OTG_EP *ep;
  
  if ((ep_addr&0x80) == 0x80)
  {
    ep = &pdev->dev.in_ep[ep_addr & 0x7F];
 800af4e:	f503 738c 	addmi.w	r3, r3, #280	; 0x118
  }
  else
  {
    ep = &pdev->dev.out_ep[ep_addr & 0x7F];
 800af52:	f503 735c 	addpl.w	r3, r3, #880	; 0x370
  }
  ep->num   = ep_addr & 0x7F;
  ep->is_in = (0x80 & ep_addr) != 0;
 800af56:	09d2      	lsrs	r2, r2, #7
  }
  else
  {
    ep = &pdev->dev.out_ep[ep_addr & 0x7F];
  }
  ep->num   = ep_addr & 0x7F;
 800af58:	7019      	strb	r1, [r3, #0]
  ep->is_in = (0x80 & ep_addr) != 0;
 800af5a:	705a      	strb	r2, [r3, #1]
  USB_OTG_EPDeactivate(pdev , ep );
 800af5c:	4619      	mov	r1, r3
 800af5e:	f7ff fcf7 	bl	800a950 <USB_OTG_EPDeactivate>
  return 0;
}
 800af62:	2000      	movs	r0, #0
 800af64:	bd08      	pop	{r3, pc}
 800af66:	bf00      	nop

0800af68 <DCD_EP_PrepareRx>:
*/
uint32_t   DCD_EP_PrepareRx( USB_OTG_CORE_HANDLE *pdev,
                            uint8_t   ep_addr,
                            uint8_t *pbuf,                        
                            uint16_t  buf_len)
{
 800af68:	b570      	push	{r4, r5, r6, lr}
  USB_OTG_EP *ep;
  
  ep = &pdev->dev.out_ep[ep_addr & 0x7F];
 800af6a:	f001 047f 	and.w	r4, r1, #127	; 0x7f
 800af6e:	eb04 0584 	add.w	r5, r4, r4, lsl #2
 800af72:	00ed      	lsls	r5, r5, #3
 800af74:	f505 755c 	add.w	r5, r5, #880	; 0x370
 800af78:	1941      	adds	r1, r0, r5
  
  /*setup and start the Xfer */
  ep->xfer_buff = pbuf;  
  ep->xfer_len = buf_len;
  ep->xfer_count = 0;
 800af7a:	2600      	movs	r6, #0
  USB_OTG_EP *ep;
  
  ep = &pdev->dev.out_ep[ep_addr & 0x7F];
  
  /*setup and start the Xfer */
  ep->xfer_buff = pbuf;  
 800af7c:	60ca      	str	r2, [r1, #12]
  ep->xfer_len = buf_len;
 800af7e:	614b      	str	r3, [r1, #20]
  ep->xfer_count = 0;
 800af80:	618e      	str	r6, [r1, #24]
  ep->is_in = 0;
 800af82:	704e      	strb	r6, [r1, #1]
  ep->num = ep_addr & 0x7F;
 800af84:	5544      	strb	r4, [r0, r5]
  
  if (pdev->cfg.dma_enable == 1)
 800af86:	78c3      	ldrb	r3, [r0, #3]
 800af88:	2b01      	cmp	r3, #1
  {
    ep->dma_addr = (uint32_t)pbuf;  
 800af8a:	bf08      	it	eq
 800af8c:	610a      	streq	r2, [r1, #16]
  }
  
  if ( ep->num == 0 )
 800af8e:	b11c      	cbz	r4, 800af98 <DCD_EP_PrepareRx+0x30>
  {
    USB_OTG_EP0StartXfer(pdev , ep);
  }
  else
  {
    USB_OTG_EPStartXfer(pdev, ep );
 800af90:	f7ff fd00 	bl	800a994 <USB_OTG_EPStartXfer>
  }
  return 0;
}
 800af94:	2000      	movs	r0, #0
 800af96:	bd70      	pop	{r4, r5, r6, pc}
    ep->dma_addr = (uint32_t)pbuf;  
  }
  
  if ( ep->num == 0 )
  {
    USB_OTG_EP0StartXfer(pdev , ep);
 800af98:	f7ff fd98 	bl	800aacc <USB_OTG_EP0StartXfer>
  else
  {
    USB_OTG_EPStartXfer(pdev, ep );
  }
  return 0;
}
 800af9c:	2000      	movs	r0, #0
 800af9e:	bd70      	pop	{r4, r5, r6, pc}

0800afa0 <DCD_EP_Tx>:
*/
uint32_t  DCD_EP_Tx ( USB_OTG_CORE_HANDLE *pdev,
                     uint8_t   ep_addr,
                     uint8_t   *pbuf,
                     uint32_t   buf_len)
{
 800afa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  USB_OTG_EP *ep;
  
  ep = &pdev->dev.in_ep[ep_addr & 0x7F];
 800afa2:	f001 047f 	and.w	r4, r1, #127	; 0x7f
 800afa6:	eb04 0584 	add.w	r5, r4, r4, lsl #2
 800afaa:	00ed      	lsls	r5, r5, #3
 800afac:	f505 758c 	add.w	r5, r5, #280	; 0x118
 800afb0:	1941      	adds	r1, r0, r5
  
  /* Setup and start the Transfer */
  ep->is_in = 1;
 800afb2:	f04f 0e01 	mov.w	lr, #1
  ep->num = ep_addr & 0x7F;  
  ep->xfer_buff = pbuf;
  ep->dma_addr = (uint32_t)pbuf;  
  ep->xfer_count = 0;
 800afb6:	2700      	movs	r7, #0
  USB_OTG_EP *ep;
  
  ep = &pdev->dev.in_ep[ep_addr & 0x7F];
  
  /* Setup and start the Transfer */
  ep->is_in = 1;
 800afb8:	f881 e001 	strb.w	lr, [r1, #1]
  ep->num = ep_addr & 0x7F;  
 800afbc:	5544      	strb	r4, [r0, r5]
  ep->xfer_buff = pbuf;
 800afbe:	60ca      	str	r2, [r1, #12]
  ep->dma_addr = (uint32_t)pbuf;  
 800afc0:	610a      	str	r2, [r1, #16]
  ep->xfer_count = 0;
  ep->xfer_len  = buf_len;
 800afc2:	614b      	str	r3, [r1, #20]
  /* Setup and start the Transfer */
  ep->is_in = 1;
  ep->num = ep_addr & 0x7F;  
  ep->xfer_buff = pbuf;
  ep->dma_addr = (uint32_t)pbuf;  
  ep->xfer_count = 0;
 800afc4:	618f      	str	r7, [r1, #24]
  ep->xfer_len  = buf_len;
  
  if ( ep->num == 0 )
 800afc6:	b11c      	cbz	r4, 800afd0 <DCD_EP_Tx+0x30>
  {
    USB_OTG_EP0StartXfer(pdev , ep);
  }
  else
  {
    USB_OTG_EPStartXfer(pdev, ep );
 800afc8:	f7ff fce4 	bl	800a994 <USB_OTG_EPStartXfer>
  }
  return 0;
}
 800afcc:	2000      	movs	r0, #0
 800afce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  ep->xfer_count = 0;
  ep->xfer_len  = buf_len;
  
  if ( ep->num == 0 )
  {
    USB_OTG_EP0StartXfer(pdev , ep);
 800afd0:	f7ff fd7c 	bl	800aacc <USB_OTG_EP0StartXfer>
  else
  {
    USB_OTG_EPStartXfer(pdev, ep );
  }
  return 0;
}
 800afd4:	2000      	movs	r0, #0
 800afd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800afd8 <DCD_EP_Stall>:
* @retval : status
*/
uint32_t  DCD_EP_Stall (USB_OTG_CORE_HANDLE *pdev, uint8_t   epnum)
{
  USB_OTG_EP *ep;
  if ((0x80 & epnum) == 0x80)
 800afd8:	b2ca      	uxtb	r2, r1
* @param pdev: device instance
* @param epnum: endpoint address
* @retval : status
*/
uint32_t  DCD_EP_Stall (USB_OTG_CORE_HANDLE *pdev, uint8_t   epnum)
{
 800afda:	b510      	push	{r4, lr}
  USB_OTG_EP *ep;
  if ((0x80 & epnum) == 0x80)
 800afdc:	0614      	lsls	r4, r2, #24
  {
    ep = &pdev->dev.in_ep[epnum & 0x7F];
 800afde:	bf45      	ittet	mi
 800afe0:	f001 017f 	andmi.w	r1, r1, #127	; 0x7f
 800afe4:	eb01 0381 	addmi.w	r3, r1, r1, lsl #2
  }
  else
  {
    ep = &pdev->dev.out_ep[epnum];
 800afe8:	eb01 0381 	addpl.w	r3, r1, r1, lsl #2
uint32_t  DCD_EP_Stall (USB_OTG_CORE_HANDLE *pdev, uint8_t   epnum)
{
  USB_OTG_EP *ep;
  if ((0x80 & epnum) == 0x80)
  {
    ep = &pdev->dev.in_ep[epnum & 0x7F];
 800afec:	eb00 03c3 	addmi.w	r3, r0, r3, lsl #3
  }
  else
  {
    ep = &pdev->dev.out_ep[epnum];
 800aff0:	bf56      	itet	pl
 800aff2:	eb00 03c3 	addpl.w	r3, r0, r3, lsl #3
uint32_t  DCD_EP_Stall (USB_OTG_CORE_HANDLE *pdev, uint8_t   epnum)
{
  USB_OTG_EP *ep;
  if ((0x80 & epnum) == 0x80)
  {
    ep = &pdev->dev.in_ep[epnum & 0x7F];
 800aff6:	f503 738c 	addmi.w	r3, r3, #280	; 0x118
  }
  else
  {
    ep = &pdev->dev.out_ep[epnum];
 800affa:	f503 735c 	addpl.w	r3, r3, #880	; 0x370
  }

  ep->is_stall = 1;
  ep->num   = epnum & 0x7F;
  ep->is_in = ((epnum & 0x80) == 0x80);
 800affe:	09d2      	lsrs	r2, r2, #7
  else
  {
    ep = &pdev->dev.out_ep[epnum];
  }

  ep->is_stall = 1;
 800b000:	2401      	movs	r4, #1
  ep->num   = epnum & 0x7F;
 800b002:	7019      	strb	r1, [r3, #0]
  ep->is_in = ((epnum & 0x80) == 0x80);
 800b004:	705a      	strb	r2, [r3, #1]
  else
  {
    ep = &pdev->dev.out_ep[epnum];
  }

  ep->is_stall = 1;
 800b006:	709c      	strb	r4, [r3, #2]
  ep->num   = epnum & 0x7F;
  ep->is_in = ((epnum & 0x80) == 0x80);
  
  USB_OTG_EPSetStall(pdev , ep);
 800b008:	4619      	mov	r1, r3
 800b00a:	f7ff fde1 	bl	800abd0 <USB_OTG_EPSetStall>
  return (0);
}
 800b00e:	2000      	movs	r0, #0
 800b010:	bd10      	pop	{r4, pc}
 800b012:	bf00      	nop

0800b014 <DCD_EP_ClrStall>:
* @retval : status
*/
uint32_t  DCD_EP_ClrStall (USB_OTG_CORE_HANDLE *pdev, uint8_t epnum)
{
  USB_OTG_EP *ep;
  if ((0x80 & epnum) == 0x80)
 800b014:	b2ca      	uxtb	r2, r1
 800b016:	0613      	lsls	r3, r2, #24
  {
    ep = &pdev->dev.in_ep[epnum & 0x7F];    
 800b018:	bf46      	itte	mi
 800b01a:	f001 017f 	andmi.w	r1, r1, #127	; 0x7f
 800b01e:	eb01 0381 	addmi.w	r3, r1, r1, lsl #2
  }
  else
  {
    ep = &pdev->dev.out_ep[epnum];
 800b022:	eb01 0381 	addpl.w	r3, r1, r1, lsl #2
* @param pdev: device instance
* @param epnum: endpoint address
* @retval : status
*/
uint32_t  DCD_EP_ClrStall (USB_OTG_CORE_HANDLE *pdev, uint8_t epnum)
{
 800b026:	b510      	push	{r4, lr}
  USB_OTG_EP *ep;
  if ((0x80 & epnum) == 0x80)
  {
    ep = &pdev->dev.in_ep[epnum & 0x7F];    
 800b028:	bf4b      	itete	mi
 800b02a:	eb00 03c3 	addmi.w	r3, r0, r3, lsl #3
  }
  else
  {
    ep = &pdev->dev.out_ep[epnum];
 800b02e:	eb00 03c3 	addpl.w	r3, r0, r3, lsl #3
uint32_t  DCD_EP_ClrStall (USB_OTG_CORE_HANDLE *pdev, uint8_t epnum)
{
  USB_OTG_EP *ep;
  if ((0x80 & epnum) == 0x80)
  {
    ep = &pdev->dev.in_ep[epnum & 0x7F];    
 800b032:	f503 738c 	addmi.w	r3, r3, #280	; 0x118
  }
  else
  {
    ep = &pdev->dev.out_ep[epnum];
 800b036:	f503 735c 	addpl.w	r3, r3, #880	; 0x370
  }
  
  ep->is_stall = 0;  
  ep->num   = epnum & 0x7F;
  ep->is_in = ((epnum & 0x80) == 0x80);
 800b03a:	09d2      	lsrs	r2, r2, #7
  else
  {
    ep = &pdev->dev.out_ep[epnum];
  }
  
  ep->is_stall = 0;  
 800b03c:	2400      	movs	r4, #0
  ep->num   = epnum & 0x7F;
 800b03e:	7019      	strb	r1, [r3, #0]
  ep->is_in = ((epnum & 0x80) == 0x80);
 800b040:	705a      	strb	r2, [r3, #1]
  else
  {
    ep = &pdev->dev.out_ep[epnum];
  }
  
  ep->is_stall = 0;  
 800b042:	709c      	strb	r4, [r3, #2]
  ep->num   = epnum & 0x7F;
  ep->is_in = ((epnum & 0x80) == 0x80);
  
  USB_OTG_EPClearStall(pdev , ep);
 800b044:	4619      	mov	r1, r3
 800b046:	f7ff fddb 	bl	800ac00 <USB_OTG_EPClearStall>
  return (0);
}
 800b04a:	4620      	mov	r0, r4
 800b04c:	bd10      	pop	{r4, pc}
 800b04e:	bf00      	nop

0800b050 <DCD_EP_Flush>:
* @retval : status
*/
uint32_t  DCD_EP_Flush (USB_OTG_CORE_HANDLE *pdev , uint8_t epnum)
{

  if ((epnum & 0x80) == 0x80)
 800b050:	060a      	lsls	r2, r1, #24
* @param pdev: device instance
* @param epnum: endpoint address
* @retval : status
*/
uint32_t  DCD_EP_Flush (USB_OTG_CORE_HANDLE *pdev , uint8_t epnum)
{
 800b052:	b508      	push	{r3, lr}

  if ((epnum & 0x80) == 0x80)
 800b054:	d403      	bmi.n	800b05e <DCD_EP_Flush+0xe>
  {
    USB_OTG_FlushTxFifo(pdev, epnum & 0x7F);
  }
  else
  {
    USB_OTG_FlushRxFifo(pdev);
 800b056:	f7ff fb31 	bl	800a6bc <USB_OTG_FlushRxFifo>
  }

  return (0);
}
 800b05a:	2000      	movs	r0, #0
 800b05c:	bd08      	pop	{r3, pc}
uint32_t  DCD_EP_Flush (USB_OTG_CORE_HANDLE *pdev , uint8_t epnum)
{

  if ((epnum & 0x80) == 0x80)
  {
    USB_OTG_FlushTxFifo(pdev, epnum & 0x7F);
 800b05e:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 800b062:	f7ff fb07 	bl	800a674 <USB_OTG_FlushTxFifo>
  {
    USB_OTG_FlushRxFifo(pdev);
  }

  return (0);
}
 800b066:	2000      	movs	r0, #0
 800b068:	bd08      	pop	{r3, pc}
 800b06a:	bf00      	nop

0800b06c <DCD_EP_SetAddress>:
void  DCD_EP_SetAddress (USB_OTG_CORE_HANDLE *pdev, uint8_t address)
{
  USB_OTG_DCFG_TypeDef  dcfg;
  dcfg.d32 = 0;
  dcfg.b.devaddr = address;
  USB_OTG_MODIFY_REG32( &pdev->regs.DREGS->DCFG, 0, dcfg.d32);
 800b06c:	6903      	ldr	r3, [r0, #16]
* @retval : status
*/
void  DCD_EP_SetAddress (USB_OTG_CORE_HANDLE *pdev, uint8_t address)
{
  USB_OTG_DCFG_TypeDef  dcfg;
  dcfg.d32 = 0;
 800b06e:	2200      	movs	r2, #0
  dcfg.b.devaddr = address;
  USB_OTG_MODIFY_REG32( &pdev->regs.DREGS->DCFG, 0, dcfg.d32);
 800b070:	6818      	ldr	r0, [r3, #0]
*/
void  DCD_EP_SetAddress (USB_OTG_CORE_HANDLE *pdev, uint8_t address)
{
  USB_OTG_DCFG_TypeDef  dcfg;
  dcfg.d32 = 0;
  dcfg.b.devaddr = address;
 800b072:	f361 120a 	bfi	r2, r1, #4, #7
  USB_OTG_MODIFY_REG32( &pdev->regs.DREGS->DCFG, 0, dcfg.d32);
 800b076:	4302      	orrs	r2, r0
 800b078:	601a      	str	r2, [r3, #0]
 800b07a:	4770      	bx	lr

0800b07c <DCD_DevConnect>:
*/
void  DCD_DevConnect (USB_OTG_CORE_HANDLE *pdev)
{
#ifndef USE_OTG_MODE
  USB_OTG_DCTL_TypeDef  dctl;
  dctl.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DCTL);
 800b07c:	6903      	ldr	r3, [r0, #16]
 800b07e:	685a      	ldr	r2, [r3, #4]
  /* Connect device */
  dctl.b.sftdiscon  = 0;
 800b080:	f36f 0241 	bfc	r2, #1, #1
  USB_OTG_WRITE_REG32(&pdev->regs.DREGS->DCTL, dctl.d32);
 800b084:	605a      	str	r2, [r3, #4]
  USB_OTG_BSP_mDelay(3);
 800b086:	2003      	movs	r0, #3
 800b088:	f7fd bf32 	b.w	8008ef0 <USB_OTG_BSP_mDelay>

0800b08c <DCD_DevDisconnect>:
*/
void  DCD_DevDisconnect (USB_OTG_CORE_HANDLE *pdev)
{
#ifndef USE_OTG_MODE
  USB_OTG_DCTL_TypeDef  dctl;
  dctl.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DCTL);
 800b08c:	6903      	ldr	r3, [r0, #16]
 800b08e:	685a      	ldr	r2, [r3, #4]
  /* Disconnect device for 3ms */
  dctl.b.sftdiscon  = 1;
 800b090:	f042 0202 	orr.w	r2, r2, #2
  USB_OTG_WRITE_REG32(&pdev->regs.DREGS->DCTL, dctl.d32);
 800b094:	605a      	str	r2, [r3, #4]
  USB_OTG_BSP_mDelay(3);
 800b096:	2003      	movs	r0, #3
 800b098:	f7fd bf2a 	b.w	8008ef0 <USB_OTG_BSP_mDelay>

0800b09c <DCD_GetEPStatus>:
uint32_t DCD_GetEPStatus(USB_OTG_CORE_HANDLE *pdev ,uint8_t epnum)
{
  USB_OTG_EP *ep;
  uint32_t Status = 0;  
  
  if ((0x80 & epnum) == 0x80)
 800b09c:	060b      	lsls	r3, r1, #24
  {
    ep = &pdev->dev.in_ep[epnum & 0x7F];    
 800b09e:	bf45      	ittet	mi
 800b0a0:	f001 017f 	andmi.w	r1, r1, #127	; 0x7f
 800b0a4:	eb01 0181 	addmi.w	r1, r1, r1, lsl #2
  }
  else
  {
    ep = &pdev->dev.out_ep[epnum];
 800b0a8:	eb01 0181 	addpl.w	r1, r1, r1, lsl #2
  USB_OTG_EP *ep;
  uint32_t Status = 0;  
  
  if ((0x80 & epnum) == 0x80)
  {
    ep = &pdev->dev.in_ep[epnum & 0x7F];    
 800b0ac:	eb00 01c1 	addmi.w	r1, r0, r1, lsl #3
  }
  else
  {
    ep = &pdev->dev.out_ep[epnum];
 800b0b0:	bf56      	itet	pl
 800b0b2:	eb00 01c1 	addpl.w	r1, r0, r1, lsl #3
  USB_OTG_EP *ep;
  uint32_t Status = 0;  
  
  if ((0x80 & epnum) == 0x80)
  {
    ep = &pdev->dev.in_ep[epnum & 0x7F];    
 800b0b6:	f501 718c 	addmi.w	r1, r1, #280	; 0x118
  }
  else
  {
    ep = &pdev->dev.out_ep[epnum];
 800b0ba:	f501 715c 	addpl.w	r1, r1, #880	; 0x370
  }
  
  Status = USB_OTG_GetEPStatus(pdev ,ep);
 800b0be:	f7ff be47 	b.w	800ad50 <USB_OTG_GetEPStatus>
 800b0c2:	bf00      	nop

0800b0c4 <DCD_SetEPStatus>:
*/
void DCD_SetEPStatus (USB_OTG_CORE_HANDLE *pdev , uint8_t epnum , uint32_t Status)
{
  USB_OTG_EP *ep;
  
  if ((0x80 & epnum) == 0x80)
 800b0c4:	060b      	lsls	r3, r1, #24
  {
    ep = &pdev->dev.in_ep[epnum & 0x7F];    
 800b0c6:	bf45      	ittet	mi
 800b0c8:	f001 017f 	andmi.w	r1, r1, #127	; 0x7f
 800b0cc:	eb01 0181 	addmi.w	r1, r1, r1, lsl #2
  }
  else
  {
    ep = &pdev->dev.out_ep[epnum];
 800b0d0:	eb01 0181 	addpl.w	r1, r1, r1, lsl #2
{
  USB_OTG_EP *ep;
  
  if ((0x80 & epnum) == 0x80)
  {
    ep = &pdev->dev.in_ep[epnum & 0x7F];    
 800b0d4:	eb00 01c1 	addmi.w	r1, r0, r1, lsl #3
  }
  else
  {
    ep = &pdev->dev.out_ep[epnum];
 800b0d8:	bf56      	itet	pl
 800b0da:	eb00 01c1 	addpl.w	r1, r0, r1, lsl #3
{
  USB_OTG_EP *ep;
  
  if ((0x80 & epnum) == 0x80)
  {
    ep = &pdev->dev.in_ep[epnum & 0x7F];    
 800b0de:	f501 718c 	addmi.w	r1, r1, #280	; 0x118
  }
  else
  {
    ep = &pdev->dev.out_ep[epnum];
 800b0e2:	f501 715c 	addpl.w	r1, r1, #880	; 0x370
  }
  
   USB_OTG_SetEPStatus(pdev ,ep , Status);
 800b0e6:	f7ff be55 	b.w	800ad94 <USB_OTG_SetEPStatus>
 800b0ea:	bf00      	nop

0800b0ec <USBD_OTG_ISR_Handler>:
*         handles all USB Interrupts
* @param  pdev: device instance
* @retval status
*/
uint32_t USBD_OTG_ISR_Handler (USB_OTG_CORE_HANDLE *pdev)
{
 800b0ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0f0:	b083      	sub	sp, #12
 800b0f2:	4604      	mov	r4, r0
  USB_OTG_GINTSTS_TypeDef  gintr_status;
  uint32_t retval = 0;
  
  if (USB_OTG_IsDeviceMode(pdev)) /* ensure that we are in device mode */
 800b0f4:	f7ff fb1e 	bl	800a734 <USB_OTG_IsDeviceMode>
 800b0f8:	b918      	cbnz	r0, 800b102 <USBD_OTG_ISR_Handler+0x16>
* @retval status
*/
uint32_t USBD_OTG_ISR_Handler (USB_OTG_CORE_HANDLE *pdev)
{
  USB_OTG_GINTSTS_TypeDef  gintr_status;
  uint32_t retval = 0;
 800b0fa:	2000      	movs	r0, #0
      retval |= DCD_OTG_ISR(pdev);
    }   
#endif    
  }
  return retval;
}
 800b0fc:	b003      	add	sp, #12
 800b0fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  USB_OTG_GINTSTS_TypeDef  gintr_status;
  uint32_t retval = 0;
  
  if (USB_OTG_IsDeviceMode(pdev)) /* ensure that we are in device mode */
  {
    gintr_status.d32 = USB_OTG_ReadCoreItr(pdev);
 800b102:	4620      	mov	r0, r4
 800b104:	f7ff fb24 	bl	800a750 <USB_OTG_ReadCoreItr>
    if (!gintr_status.d32) /* avoid spurious interrupt */
 800b108:	4605      	mov	r5, r0
 800b10a:	2800      	cmp	r0, #0
 800b10c:	d0f5      	beq.n	800b0fa <USBD_OTG_ISR_Handler+0xe>
    {
      return 0;
    }
    
    if (gintr_status.b.outepintr)
 800b10e:	f3c0 40c0 	ubfx	r0, r0, #19, #1
 800b112:	2800      	cmp	r0, #0
 800b114:	d12a      	bne.n	800b16c <USBD_OTG_ISR_Handler+0x80>
    {
      retval |= DCD_HandleOutEP_ISR(pdev);
    }    
    
    if (gintr_status.b.inepint)
 800b116:	036e      	lsls	r6, r5, #13
 800b118:	f100 8165 	bmi.w	800b3e6 <USBD_OTG_ISR_Handler+0x2fa>
    {
      retval |= DCD_HandleInEP_ISR(pdev);
    }
    
    if (gintr_status.b.modemismatch)
 800b11c:	07ae      	lsls	r6, r5, #30
      USB_OTG_GINTSTS_TypeDef  gintsts;
      
      /* Clear interrupt */
      gintsts.d32 = 0;
      gintsts.b.modemismatch = 1;
      USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 800b11e:	bf42      	ittt	mi
 800b120:	68e3      	ldrmi	r3, [r4, #12]
    {
      USB_OTG_GINTSTS_TypeDef  gintsts;
      
      /* Clear interrupt */
      gintsts.d32 = 0;
      gintsts.b.modemismatch = 1;
 800b122:	2202      	movmi	r2, #2
      USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 800b124:	615a      	strmi	r2, [r3, #20]
    }
    
    if (gintr_status.b.wkupintr)
 800b126:	2d00      	cmp	r5, #0
 800b128:	f2c0 813f 	blt.w	800b3aa <USBD_OTG_ISR_Handler+0x2be>
    {
      retval |= DCD_HandleResume_ISR(pdev);
    }
    
    if (gintr_status.b.usbsuspend)
 800b12c:	0529      	lsls	r1, r5, #20
 800b12e:	f100 8116 	bmi.w	800b35e <USBD_OTG_ISR_Handler+0x272>
    {
      retval |= DCD_HandleUSBSuspend_ISR(pdev);
    }
    if (gintr_status.b.sofintr)
 800b132:	072b      	lsls	r3, r5, #28
 800b134:	f100 8106 	bmi.w	800b344 <USBD_OTG_ISR_Handler+0x258>
    {
      retval |= DCD_HandleSof_ISR(pdev);
      
    }
    
    if (gintr_status.b.rxstsqlvl)
 800b138:	06ef      	lsls	r7, r5, #27
 800b13a:	f100 80dc 	bmi.w	800b2f6 <USBD_OTG_ISR_Handler+0x20a>
    {
      retval |= DCD_HandleRxStatusQueueLevel_ISR(pdev);
      
    }
    
    if (gintr_status.b.usbreset)
 800b13e:	04ee      	lsls	r6, r5, #19
 800b140:	f100 809d 	bmi.w	800b27e <USBD_OTG_ISR_Handler+0x192>
    {
      retval |= DCD_HandleUsbReset_ISR(pdev);
      
    }
    if (gintr_status.b.enumdone)
 800b144:	04a9      	lsls	r1, r5, #18
 800b146:	d47d      	bmi.n	800b244 <USBD_OTG_ISR_Handler+0x158>
    {
      retval |= DCD_HandleEnumDone_ISR(pdev);
    }
    
    if (gintr_status.b.incomplisoin)
 800b148:	02ea      	lsls	r2, r5, #11
 800b14a:	d46d      	bmi.n	800b228 <USBD_OTG_ISR_Handler+0x13c>
    {
      retval |= DCD_IsoINIncomplete_ISR(pdev);
    }

    if (gintr_status.b.incomplisoout)
 800b14c:	02ab      	lsls	r3, r5, #10
 800b14e:	d5d5      	bpl.n	800b0fc <USBD_OTG_ISR_Handler+0x10>
{
  USB_OTG_GINTSTS_TypeDef gintsts;  
  
  gintsts.d32 = 0;

  USBD_DCD_INT_fops->IsoOUTIncomplete (pdev); 
 800b150:	f240 03a8 	movw	r3, #168	; 0xa8
 800b154:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b158:	4620      	mov	r0, r4
 800b15a:	681b      	ldr	r3, [r3, #0]
 800b15c:	6a1b      	ldr	r3, [r3, #32]
 800b15e:	4798      	blx	r3
  
  /* Clear interrupt */
  gintsts.b.incomplisoout = 1;
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 800b160:	68e3      	ldr	r3, [r4, #12]
  gintsts.d32 = 0;

  USBD_DCD_INT_fops->IsoOUTIncomplete (pdev); 
  
  /* Clear interrupt */
  gintsts.b.incomplisoout = 1;
 800b162:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 800b166:	615a      	str	r2, [r3, #20]
      retval |= DCD_IsoINIncomplete_ISR(pdev);
    }

    if (gintr_status.b.incomplisoout)
    {
      retval |= DCD_IsoOUTIncomplete_ISR(pdev);
 800b168:	2001      	movs	r0, #1
 800b16a:	e7c7      	b.n	800b0fc <USBD_OTG_ISR_Handler+0x10>
  uint32_t epnum = 0;
  
  doepint.d32 = 0;
  
  /* Read in the device interrupt bits */
  ep_intr = USB_OTG_ReadDevAllOutEp_itr(pdev);
 800b16c:	4620      	mov	r0, r4
 800b16e:	f7ff fd5d 	bl	800ac2c <USB_OTG_ReadDevAllOutEp_itr>
  
  while ( ep_intr )
 800b172:	4606      	mov	r6, r0
 800b174:	2800      	cmp	r0, #0
 800b176:	d055      	beq.n	800b224 <USBD_OTG_ISR_Handler+0x138>
      if ( doepint.b.setup )
      {
        
        /* inform the upper layer that a setup packet is available */
        /* SETUP COMPLETE */
        USBD_DCD_INT_fops->SetupStage(pdev);
 800b178:	f240 09a8 	movw	r9, #168	; 0xa8
 800b17c:	f2c2 0900 	movt	r9, #8192	; 0x2000
 800b180:	4627      	mov	r7, r4
  doepint.d32 = 0;
  
  /* Read in the device interrupt bits */
  ep_intr = USB_OTG_ReadDevAllOutEp_itr(pdev);
  
  while ( ep_intr )
 800b182:	46a2      	mov	sl, r4
static uint32_t DCD_HandleOutEP_ISR(USB_OTG_CORE_HANDLE *pdev)
{
  uint32_t ep_intr;
  USB_OTG_DOEPINTn_TypeDef  doepint;
  USB_OTG_DEPXFRSIZ_TypeDef  deptsiz;
  uint32_t epnum = 0;
 800b184:	f04f 0800 	mov.w	r8, #0
      
      /* Transfer complete */
      if ( doepint.b.xfercompl )
      {
        /* Clear the bit in DOEPINTn for this interrupt */
        CLEAR_OUT_EP_INTR(epnum, xfercompl);
 800b188:	9500      	str	r5, [sp, #0]
 800b18a:	e007      	b.n	800b19c <USBD_OTG_ISR_Handler+0xb0>
  doepint.d32 = 0;
  
  /* Read in the device interrupt bits */
  ep_intr = USB_OTG_ReadDevAllOutEp_itr(pdev);
  
  while ( ep_intr )
 800b18c:	0876      	lsrs	r6, r6, #1
        /* SETUP COMPLETE */
        USBD_DCD_INT_fops->SetupStage(pdev);
        CLEAR_OUT_EP_INTR(epnum, setup);
      }
    }
    epnum++;
 800b18e:	f108 0801 	add.w	r8, r8, #1
 800b192:	f107 0704 	add.w	r7, r7, #4
 800b196:	f10a 0a28 	add.w	sl, sl, #40	; 0x28
  doepint.d32 = 0;
  
  /* Read in the device interrupt bits */
  ep_intr = USB_OTG_ReadDevAllOutEp_itr(pdev);
  
  while ( ep_intr )
 800b19a:	d042      	beq.n	800b222 <USBD_OTG_ISR_Handler+0x136>
  {
    if (ep_intr&0x1)
 800b19c:	07f3      	lsls	r3, r6, #31
 800b19e:	d5f5      	bpl.n	800b18c <USBD_OTG_ISR_Handler+0xa0>
    {
      
      doepint.d32 = USB_OTG_ReadDevOutEP_itr(pdev, epnum);
 800b1a0:	fa5f f588 	uxtb.w	r5, r8
 800b1a4:	4629      	mov	r1, r5
 800b1a6:	4620      	mov	r0, r4
 800b1a8:	f7ff fd46 	bl	800ac38 <USB_OTG_ReadDevOutEP_itr>
      
      /* Transfer complete */
      if ( doepint.b.xfercompl )
 800b1ac:	f010 0f01 	tst.w	r0, #1
  while ( ep_intr )
  {
    if (ep_intr&0x1)
    {
      
      doepint.d32 = USB_OTG_ReadDevOutEP_itr(pdev, epnum);
 800b1b0:	4683      	mov	fp, r0
      
      /* Transfer complete */
      if ( doepint.b.xfercompl )
 800b1b2:	d01a      	beq.n	800b1ea <USBD_OTG_ISR_Handler+0xfe>
      {
        /* Clear the bit in DOEPINTn for this interrupt */
        CLEAR_OUT_EP_INTR(epnum, xfercompl);
 800b1b4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800b1b6:	2001      	movs	r0, #1
 800b1b8:	6090      	str	r0, [r2, #8]
        if (pdev->cfg.dma_enable == 1)
 800b1ba:	78e1      	ldrb	r1, [r4, #3]
 800b1bc:	4281      	cmp	r1, r0
        {
          deptsiz.d32 = USB_OTG_READ_REG32(&(pdev->regs.OUTEP_REGS[epnum]->DOEPTSIZ));
 800b1be:	bf01      	itttt	eq
 800b1c0:	6911      	ldreq	r1, [r2, #16]
          /*ToDo : handle more than one single MPS size packet */
          pdev->dev.out_ep[epnum].xfer_count = pdev->dev.out_ep[epnum].maxpacket - \
 800b1c2:	f8da 2378 	ldreq.w	r2, [sl, #888]	; 0x378
            deptsiz.b.xfersize;
 800b1c6:	f3c1 0112 	ubfxeq	r1, r1, #0, #19
        CLEAR_OUT_EP_INTR(epnum, xfercompl);
        if (pdev->cfg.dma_enable == 1)
        {
          deptsiz.d32 = USB_OTG_READ_REG32(&(pdev->regs.OUTEP_REGS[epnum]->DOEPTSIZ));
          /*ToDo : handle more than one single MPS size packet */
          pdev->dev.out_ep[epnum].xfer_count = pdev->dev.out_ep[epnum].maxpacket - \
 800b1ca:	ebc1 0202 	rsbeq	r2, r1, r2
 800b1ce:	bf08      	it	eq
 800b1d0:	f8ca 2388 	streq.w	r2, [sl, #904]	; 0x388
            deptsiz.b.xfersize;
        }
        /* Inform upper layer: data ready */
        /* RX COMPLETE */
        USBD_DCD_INT_fops->DataOutStage(pdev , epnum);
 800b1d4:	f8d9 2000 	ldr.w	r2, [r9]
      
      /* Transfer complete */
      if ( doepint.b.xfercompl )
      {
        /* Clear the bit in DOEPINTn for this interrupt */
        CLEAR_OUT_EP_INTR(epnum, xfercompl);
 800b1d8:	4683      	mov	fp, r0
          pdev->dev.out_ep[epnum].xfer_count = pdev->dev.out_ep[epnum].maxpacket - \
            deptsiz.b.xfersize;
        }
        /* Inform upper layer: data ready */
        /* RX COMPLETE */
        USBD_DCD_INT_fops->DataOutStage(pdev , epnum);
 800b1da:	6813      	ldr	r3, [r2, #0]
 800b1dc:	4629      	mov	r1, r5
 800b1de:	4620      	mov	r0, r4
 800b1e0:	4798      	blx	r3
        
        if (pdev->cfg.dma_enable == 1)
 800b1e2:	78e3      	ldrb	r3, [r4, #3]
 800b1e4:	2b01      	cmp	r3, #1
 800b1e6:	f000 81c1 	beq.w	800b56c <USBD_OTG_ISR_Handler+0x480>
            USB_OTG_EP0_OutStart(pdev);
          }
        }        
      }
      /* Endpoint disable  */
      if ( doepint.b.epdisabled )
 800b1ea:	f01b 0f02 	tst.w	fp, #2
      {
        /* Clear the bit in DOEPINTn for this interrupt */
        CLEAR_OUT_EP_INTR(epnum, epdisabled);
 800b1ee:	bf1f      	itttt	ne
 800b1f0:	f04f 0b02 	movne.w	fp, #2
 800b1f4:	6d7b      	ldrne	r3, [r7, #84]	; 0x54
 800b1f6:	465a      	movne	r2, fp
 800b1f8:	609a      	strne	r2, [r3, #8]
      }
      /* AHB Error */
      if ( doepint.b.ahberr )
 800b1fa:	f01b 0f04 	tst.w	fp, #4
      {
        CLEAR_OUT_EP_INTR(epnum, ahberr);
 800b1fe:	bf1f      	itttt	ne
 800b200:	6d7b      	ldrne	r3, [r7, #84]	; 0x54
 800b202:	f04f 0b04 	movne.w	fp, #4
 800b206:	4658      	movne	r0, fp
 800b208:	6098      	strne	r0, [r3, #8]
      }
      /* Setup Phase Done (control EPs) */
      if ( doepint.b.setup )
 800b20a:	f01b 0f08 	tst.w	fp, #8
 800b20e:	d0bd      	beq.n	800b18c <USBD_OTG_ISR_Handler+0xa0>
      {
        
        /* inform the upper layer that a setup packet is available */
        /* SETUP COMPLETE */
        USBD_DCD_INT_fops->SetupStage(pdev);
 800b210:	f8d9 3000 	ldr.w	r3, [r9]
 800b214:	4620      	mov	r0, r4
 800b216:	689b      	ldr	r3, [r3, #8]
 800b218:	4798      	blx	r3
        CLEAR_OUT_EP_INTR(epnum, setup);
 800b21a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b21c:	2208      	movs	r2, #8
 800b21e:	609a      	str	r2, [r3, #8]
 800b220:	e7b4      	b.n	800b18c <USBD_OTG_ISR_Handler+0xa0>
 800b222:	9d00      	ldr	r5, [sp, #0]
      return 0;
    }
    
    if (gintr_status.b.outepintr)
    {
      retval |= DCD_HandleOutEP_ISR(pdev);
 800b224:	2001      	movs	r0, #1
 800b226:	e776      	b.n	800b116 <USBD_OTG_ISR_Handler+0x2a>
{
  USB_OTG_GINTSTS_TypeDef gintsts;  
  
  gintsts.d32 = 0;

  USBD_DCD_INT_fops->IsoINIncomplete (pdev); 
 800b228:	f240 03a8 	movw	r3, #168	; 0xa8
 800b22c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b230:	4620      	mov	r0, r4
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	69db      	ldr	r3, [r3, #28]
 800b236:	4798      	blx	r3
  
  /* Clear interrupt */
  gintsts.b.incomplisoin = 1;
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 800b238:	68e3      	ldr	r3, [r4, #12]
  gintsts.d32 = 0;

  USBD_DCD_INT_fops->IsoINIncomplete (pdev); 
  
  /* Clear interrupt */
  gintsts.b.incomplisoin = 1;
 800b23a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 800b23e:	615a      	str	r2, [r3, #20]
      retval |= DCD_HandleEnumDone_ISR(pdev);
    }
    
    if (gintr_status.b.incomplisoin)
    {
      retval |= DCD_IsoINIncomplete_ISR(pdev);
 800b240:	2001      	movs	r0, #1
 800b242:	e783      	b.n	800b14c <USBD_OTG_ISR_Handler+0x60>
static uint32_t DCD_HandleEnumDone_ISR(USB_OTG_CORE_HANDLE *pdev)
{
  USB_OTG_GINTSTS_TypeDef  gintsts;
  USB_OTG_GUSBCFG_TypeDef  gusbcfg;
  
  USB_OTG_EP0Activate(pdev);
 800b244:	4620      	mov	r0, r4
 800b246:	f7ff fb3f 	bl	800a8c8 <USB_OTG_EP0Activate>
  
  /* Set USB turn-around time based on device speed and PHY interface. */
  gusbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);
 800b24a:	68e3      	ldr	r3, [r4, #12]
  
  /* Full or High speed */
  if ( USB_OTG_GetDeviceSpeed(pdev) == USB_SPEED_HIGH)
 800b24c:	4620      	mov	r0, r4
  USB_OTG_GUSBCFG_TypeDef  gusbcfg;
  
  USB_OTG_EP0Activate(pdev);
  
  /* Set USB turn-around time based on device speed and PHY interface. */
  gusbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);
 800b24e:	68de      	ldr	r6, [r3, #12]
  
  /* Full or High speed */
  if ( USB_OTG_GetDeviceSpeed(pdev) == USB_SPEED_HIGH)
 800b250:	f7ff fb2a 	bl	800a8a8 <USB_OTG_GetDeviceSpeed>
 800b254:	2803      	cmp	r0, #3
  {
    pdev->cfg.speed            = USB_OTG_SPEED_HIGH;
    pdev->cfg.mps              = USB_OTG_HS_MAX_PACKET_SIZE ;    
    gusbcfg.b.usbtrdtim = 9;
 800b256:	bf0b      	itete	eq
 800b258:	2309      	moveq	r3, #9
  }
  else
  {
    pdev->cfg.speed            = USB_OTG_SPEED_FULL;
    pdev->cfg.mps              = USB_OTG_FS_MAX_PACKET_SIZE ;  
    gusbcfg.b.usbtrdtim = 5;
 800b25a:	2305      	movne	r3, #5
  
  /* Full or High speed */
  if ( USB_OTG_GetDeviceSpeed(pdev) == USB_SPEED_HIGH)
  {
    pdev->cfg.speed            = USB_OTG_SPEED_HIGH;
    pdev->cfg.mps              = USB_OTG_HS_MAX_PACKET_SIZE ;    
 800b25c:	f44f 7200 	moveq.w	r2, #512	; 0x200
    gusbcfg.b.usbtrdtim = 9;
  }
  else
  {
    pdev->cfg.speed            = USB_OTG_SPEED_FULL;
    pdev->cfg.mps              = USB_OTG_FS_MAX_PACKET_SIZE ;  
 800b260:	2240      	movne	r2, #64	; 0x40
    gusbcfg.b.usbtrdtim = 5;
 800b262:	f363 268d 	bfi	r6, r3, #10, #4
  }
  
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GUSBCFG, gusbcfg.d32);
 800b266:	68e3      	ldr	r3, [r4, #12]
    gusbcfg.b.usbtrdtim = 9;
  }
  else
  {
    pdev->cfg.speed            = USB_OTG_SPEED_FULL;
    pdev->cfg.mps              = USB_OTG_FS_MAX_PACKET_SIZE ;  
 800b268:	80a2      	strh	r2, [r4, #4]
  gusbcfg.d32 = USB_OTG_READ_REG32(&pdev->regs.GREGS->GUSBCFG);
  
  /* Full or High speed */
  if ( USB_OTG_GetDeviceSpeed(pdev) == USB_SPEED_HIGH)
  {
    pdev->cfg.speed            = USB_OTG_SPEED_HIGH;
 800b26a:	bf0c      	ite	eq
 800b26c:	2100      	moveq	r1, #0
    pdev->cfg.mps              = USB_OTG_HS_MAX_PACKET_SIZE ;    
    gusbcfg.b.usbtrdtim = 9;
  }
  else
  {
    pdev->cfg.speed            = USB_OTG_SPEED_FULL;
 800b26e:	2101      	movne	r1, #1
  
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GUSBCFG, gusbcfg.d32);
  
  /* Clear interrupt */
  gintsts.d32 = 0;
  gintsts.b.enumdone = 1;
 800b270:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    pdev->cfg.mps              = USB_OTG_HS_MAX_PACKET_SIZE ;    
    gusbcfg.b.usbtrdtim = 9;
  }
  else
  {
    pdev->cfg.speed            = USB_OTG_SPEED_FULL;
 800b274:	70a1      	strb	r1, [r4, #2]
      retval |= DCD_HandleUsbReset_ISR(pdev);
      
    }
    if (gintr_status.b.enumdone)
    {
      retval |= DCD_HandleEnumDone_ISR(pdev);
 800b276:	2001      	movs	r0, #1
    pdev->cfg.speed            = USB_OTG_SPEED_FULL;
    pdev->cfg.mps              = USB_OTG_FS_MAX_PACKET_SIZE ;  
    gusbcfg.b.usbtrdtim = 5;
  }
  
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GUSBCFG, gusbcfg.d32);
 800b278:	60de      	str	r6, [r3, #12]
  
  /* Clear interrupt */
  gintsts.d32 = 0;
  gintsts.b.enumdone = 1;
  USB_OTG_WRITE_REG32( &pdev->regs.GREGS->GINTSTS, gintsts.d32 );
 800b27a:	615a      	str	r2, [r3, #20]
 800b27c:	e764      	b.n	800b148 <USBD_OTG_ISR_Handler+0x5c>
  dcfg.d32 = 0;
  gintsts.d32 = 0;
  
  /* Clear the Remote Wake-up Signaling */
  dctl.b.rmtwkupsig = 1;
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, dctl.d32, 0 );
 800b27e:	6923      	ldr	r3, [r4, #16]
 800b280:	685a      	ldr	r2, [r3, #4]
  USB_OTG_DCFG_TypeDef     dcfg;
  USB_OTG_DCTL_TypeDef     dctl;
  USB_OTG_GINTSTS_TypeDef  gintsts;
  uint32_t i;
  
  dctl.d32 = 0;
 800b282:	2700      	movs	r7, #0
  dcfg.d32 = 0;
  gintsts.d32 = 0;
  
  /* Clear the Remote Wake-up Signaling */
  dctl.b.rmtwkupsig = 1;
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, dctl.d32, 0 );
 800b284:	f022 0201 	bic.w	r2, r2, #1
 800b288:	605a      	str	r2, [r3, #4]
  
  /* Flush the Tx FIFO */
  USB_OTG_FlushTxFifo(pdev ,  0 );
 800b28a:	4639      	mov	r1, r7
 800b28c:	4620      	mov	r0, r4
 800b28e:	f7ff f9f1 	bl	800a674 <USB_OTG_FlushTxFifo>
  
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 800b292:	7863      	ldrb	r3, [r4, #1]
 800b294:	b163      	cbz	r3, 800b2b0 <USBD_OTG_ISR_Handler+0x1c4>
 800b296:	4623      	mov	r3, r4
 800b298:	463a      	mov	r2, r7
  {
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
 800b29a:	20ff      	movs	r0, #255	; 0xff
 800b29c:	6999      	ldr	r1, [r3, #24]
 800b29e:	6088      	str	r0, [r1, #8]
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
 800b2a0:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800b2a2:	6088      	str	r0, [r1, #8]
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, dctl.d32, 0 );
  
  /* Flush the Tx FIFO */
  USB_OTG_FlushTxFifo(pdev ,  0 );
  
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
 800b2a4:	7861      	ldrb	r1, [r4, #1]
 800b2a6:	3201      	adds	r2, #1
 800b2a8:	428a      	cmp	r2, r1
 800b2aa:	f103 0304 	add.w	r3, r3, #4
 800b2ae:	d3f5      	bcc.n	800b29c <USBD_OTG_ISR_Handler+0x1b0>
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
  }
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINT, 0xFFFFFFFF );
  
  daintmsk.ep.in = 1;
 800b2b0:	2601      	movs	r6, #1
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
  {
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
  }
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINT, 0xFFFFFFFF );
 800b2b2:	6923      	ldr	r3, [r4, #16]
  
  daintmsk.ep.in = 1;
 800b2b4:	f366 070f 	bfi	r7, r6, #0, #16
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINTMSK, daintmsk.d32 );
  
  doepmsk.b.setup = 1;
  doepmsk.b.xfercompl = 1;
  doepmsk.b.ahberr = 1;
  doepmsk.b.epdisabled = 1;
 800b2b8:	210f      	movs	r1, #15
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
  {
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
  }
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINT, 0xFFFFFFFF );
 800b2ba:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
#endif
  diepmsk.b.xfercompl = 1;
  diepmsk.b.timeout = 1;
  diepmsk.b.epdisabled = 1;
  diepmsk.b.ahberr = 1;
  diepmsk.b.intknepmis = 1;
 800b2be:	222f      	movs	r2, #47	; 0x2f
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
  }
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINT, 0xFFFFFFFF );
  
  daintmsk.ep.in = 1;
  daintmsk.ep.out = 1;
 800b2c0:	f366 471f 	bfi	r7, r6, #16, #16
  for (i = 0; i < pdev->cfg.dev_endpoints ; i++)
  {
    USB_OTG_WRITE_REG32( &pdev->regs.INEP_REGS[i]->DIEPINT, 0xFF);
    USB_OTG_WRITE_REG32( &pdev->regs.OUTEP_REGS[i]->DOEPINT, 0xFF);
  }
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINT, 0xFFFFFFFF );
 800b2c4:	6198      	str	r0, [r3, #24]
  
  daintmsk.ep.in = 1;
  daintmsk.ep.out = 1;
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DAINTMSK, daintmsk.d32 );
 800b2c6:	61df      	str	r7, [r3, #28]
  
  doepmsk.b.setup = 1;
  doepmsk.b.xfercompl = 1;
  doepmsk.b.ahberr = 1;
  doepmsk.b.epdisabled = 1;
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DOEPMSK, doepmsk.d32 );
 800b2c8:	6159      	str	r1, [r3, #20]
  diepmsk.b.xfercompl = 1;
  diepmsk.b.timeout = 1;
  diepmsk.b.epdisabled = 1;
  diepmsk.b.ahberr = 1;
  diepmsk.b.intknepmis = 1;
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DIEPMSK, diepmsk.d32 );
 800b2ca:	611a      	str	r2, [r3, #16]
#ifdef USB_OTG_HS_DEDICATED_EP1_ENABLED  
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DINEP1MSK, diepmsk.d32 );
#endif
  /* Reset Device Address */
  dcfg.d32 = USB_OTG_READ_REG32( &pdev->regs.DREGS->DCFG);
 800b2cc:	681a      	ldr	r2, [r3, #0]
  dcfg.b.devaddr = 0;
 800b2ce:	f36f 120a 	bfc	r2, #4, #7
  USB_OTG_WRITE_REG32( &pdev->regs.DREGS->DCFG, dcfg.d32);
 800b2d2:	601a      	str	r2, [r3, #0]
  
  
  /* setup EP0 to receive SETUP packets */
  USB_OTG_EP0_OutStart(pdev);
 800b2d4:	4620      	mov	r0, r4
 800b2d6:	f7ff fcbd 	bl	800ac54 <USB_OTG_EP0_OutStart>
  gintsts.d32 = 0;
  gintsts.b.usbreset = 1;
  USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GINTSTS, gintsts.d32);
  
  /*Reset internal state machine */
  USBD_DCD_INT_fops->Reset(pdev);
 800b2da:	f240 03a8 	movw	r3, #168	; 0xa8
 800b2de:	f2c2 0300 	movt	r3, #8192	; 0x2000
  USB_OTG_EP0_OutStart(pdev);
  
  /* Clear interrupt */
  gintsts.d32 = 0;
  gintsts.b.usbreset = 1;
  USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 800b2e2:	68e2      	ldr	r2, [r4, #12]
  
  /*Reset internal state machine */
  USBD_DCD_INT_fops->Reset(pdev);
 800b2e4:	681b      	ldr	r3, [r3, #0]
  /* setup EP0 to receive SETUP packets */
  USB_OTG_EP0_OutStart(pdev);
  
  /* Clear interrupt */
  gintsts.d32 = 0;
  gintsts.b.usbreset = 1;
 800b2e6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GINTSTS, gintsts.d32);
  
  /*Reset internal state machine */
  USBD_DCD_INT_fops->Reset(pdev);
 800b2ea:	691b      	ldr	r3, [r3, #16]
  USB_OTG_EP0_OutStart(pdev);
  
  /* Clear interrupt */
  gintsts.d32 = 0;
  gintsts.b.usbreset = 1;
  USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 800b2ec:	6151      	str	r1, [r2, #20]
  
  /*Reset internal state machine */
  USBD_DCD_INT_fops->Reset(pdev);
 800b2ee:	4620      	mov	r0, r4
 800b2f0:	4798      	blx	r3
      
    }
    
    if (gintr_status.b.usbreset)
    {
      retval |= DCD_HandleUsbReset_ISR(pdev);
 800b2f2:	4630      	mov	r0, r6
 800b2f4:	e726      	b.n	800b144 <USBD_OTG_ISR_Handler+0x58>
  USB_OTG_EP *ep;
  
  /* Disable the Rx Status Queue Level interrupt */
  int_mask.d32 = 0;
  int_mask.b.rxstsqlvl = 1;
  USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, int_mask.d32, 0);
 800b2f6:	68e3      	ldr	r3, [r4, #12]
 800b2f8:	699a      	ldr	r2, [r3, #24]
 800b2fa:	f022 0210 	bic.w	r2, r2, #16
 800b2fe:	619a      	str	r2, [r3, #24]
  
  /* Get the Status from the top of the FIFO */
  status.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRXSTSP );
 800b300:	6a1e      	ldr	r6, [r3, #32]
  
  ep = &pdev->dev.out_ep[status.b.epnum];
 800b302:	f006 020f 	and.w	r2, r6, #15
 800b306:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  
  switch (status.b.pktsts)
 800b30a:	f3c6 4143 	ubfx	r1, r6, #17, #4
  USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, int_mask.d32, 0);
  
  /* Get the Status from the top of the FIFO */
  status.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRXSTSP );
  
  ep = &pdev->dev.out_ep[status.b.epnum];
 800b30e:	eb04 07c2 	add.w	r7, r4, r2, lsl #3
  
  switch (status.b.pktsts)
 800b312:	2902      	cmp	r1, #2
  USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, int_mask.d32, 0);
  
  /* Get the Status from the top of the FIFO */
  status.d32 = USB_OTG_READ_REG32( &pdev->regs.GREGS->GRXSTSP );
  
  ep = &pdev->dev.out_ep[status.b.epnum];
 800b314:	f507 775c 	add.w	r7, r7, #880	; 0x370
  
  switch (status.b.pktsts)
 800b318:	f000 80d7 	beq.w	800b4ca <USBD_OTG_ISR_Handler+0x3de>
 800b31c:	2906      	cmp	r1, #6
 800b31e:	d10b      	bne.n	800b338 <USBD_OTG_ISR_Handler+0x24c>
    break;
  case STS_SETUP_COMP:
    break;
  case STS_SETUP_UPDT:
    /* Copy the setup packet received in FIFO into the setup buffer in RAM */
    USB_OTG_ReadPacket(pdev , pdev->dev.setup_packet, 8);
 800b320:	2208      	movs	r2, #8
 800b322:	4620      	mov	r0, r4
 800b324:	f504 61b9 	add.w	r1, r4, #1480	; 0x5c8
 800b328:	f7ff f86a 	bl	800a400 <USB_OTG_ReadPacket>
    ep->xfer_count += status.b.bcnt;
 800b32c:	69ba      	ldr	r2, [r7, #24]
 800b32e:	68e3      	ldr	r3, [r4, #12]
 800b330:	f3c6 160a 	ubfx	r6, r6, #4, #11
 800b334:	4432      	add	r2, r6
 800b336:	61ba      	str	r2, [r7, #24]
  default:
    break;
  }
  
  /* Enable the Rx Status Queue Level interrupt */
  USB_OTG_MODIFY_REG32( &pdev->regs.GREGS->GINTMSK, 0, int_mask.d32);
 800b338:	699a      	ldr	r2, [r3, #24]
 800b33a:	f042 0210 	orr.w	r2, r2, #16
 800b33e:	619a      	str	r2, [r3, #24]
      
    }
    
    if (gintr_status.b.rxstsqlvl)
    {
      retval |= DCD_HandleRxStatusQueueLevel_ISR(pdev);
 800b340:	2001      	movs	r0, #1
 800b342:	e6fc      	b.n	800b13e <USBD_OTG_ISR_Handler+0x52>
static uint32_t DCD_HandleSof_ISR(USB_OTG_CORE_HANDLE *pdev)
{
  USB_OTG_GINTSTS_TypeDef  GINTSTS;
  
  
  USBD_DCD_INT_fops->SOF(pdev);
 800b344:	f240 03a8 	movw	r3, #168	; 0xa8
 800b348:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b34c:	4620      	mov	r0, r4
 800b34e:	681b      	ldr	r3, [r3, #0]
 800b350:	68db      	ldr	r3, [r3, #12]
 800b352:	4798      	blx	r3
  
  /* Clear interrupt */
  GINTSTS.d32 = 0;
  GINTSTS.b.sofintr = 1;
  USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GINTSTS, GINTSTS.d32);
 800b354:	68e3      	ldr	r3, [r4, #12]
  
  USBD_DCD_INT_fops->SOF(pdev);
  
  /* Clear interrupt */
  GINTSTS.d32 = 0;
  GINTSTS.b.sofintr = 1;
 800b356:	2208      	movs	r2, #8
  USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GINTSTS, GINTSTS.d32);
 800b358:	615a      	str	r2, [r3, #20]
    {
      retval |= DCD_HandleUSBSuspend_ISR(pdev);
    }
    if (gintr_status.b.sofintr)
    {
      retval |= DCD_HandleSof_ISR(pdev);
 800b35a:	2001      	movs	r0, #1
 800b35c:	e6ec      	b.n	800b138 <USBD_OTG_ISR_Handler+0x4c>
{
  USB_OTG_GINTSTS_TypeDef  gintsts;
  USB_OTG_PCGCCTL_TypeDef  power;
  USB_OTG_DSTS_TypeDef     dsts;
  
  USBD_DCD_INT_fops->Suspend (pdev);      
 800b35e:	f240 03a8 	movw	r3, #168	; 0xa8
 800b362:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b366:	4620      	mov	r0, r4
 800b368:	681b      	ldr	r3, [r3, #0]
 800b36a:	695b      	ldr	r3, [r3, #20]
 800b36c:	4798      	blx	r3
  
  dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 800b36e:	6922      	ldr	r2, [r4, #16]
    
  /* Clear interrupt */
  gintsts.d32 = 0;
  gintsts.b.usbsuspend = 1;
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 800b370:	68e3      	ldr	r3, [r4, #12]
  USB_OTG_PCGCCTL_TypeDef  power;
  USB_OTG_DSTS_TypeDef     dsts;
  
  USBD_DCD_INT_fops->Suspend (pdev);      
  
  dsts.d32 = USB_OTG_READ_REG32(&pdev->regs.DREGS->DSTS);
 800b372:	6891      	ldr	r1, [r2, #8]
    
  /* Clear interrupt */
  gintsts.d32 = 0;
  gintsts.b.usbsuspend = 1;
 800b374:	f44f 6200 	mov.w	r2, #2048	; 0x800
  USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 800b378:	615a      	str	r2, [r3, #20]
  
  if((pdev->cfg.low_power) && (dsts.b.suspsts == 1))
 800b37a:	7aa3      	ldrb	r3, [r4, #10]
 800b37c:	b19b      	cbz	r3, 800b3a6 <USBD_OTG_ISR_Handler+0x2ba>
 800b37e:	07ca      	lsls	r2, r1, #31
 800b380:	d511      	bpl.n	800b3a6 <USBD_OTG_ISR_Handler+0x2ba>
  {
	/*  switch-off the clocks */
    power.d32 = 0;
    power.b.stoppclk = 1;
    USB_OTG_MODIFY_REG32(pdev->regs.PCGCCTL, 0, power.d32);  
 800b382:	f8d4 310c 	ldr.w	r3, [r4, #268]	; 0x10c
 800b386:	681a      	ldr	r2, [r3, #0]
 800b388:	f042 0201 	orr.w	r2, r2, #1
 800b38c:	601a      	str	r2, [r3, #0]
    
    power.b.gatehclk = 1;
    USB_OTG_MODIFY_REG32(pdev->regs.PCGCCTL, 0, power.d32);
 800b38e:	6819      	ldr	r1, [r3, #0]
    
    /* Request to enter Sleep mode after exit from current ISR */
    SCB->SCR |= (SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk);
 800b390:	f44f 426d 	mov.w	r2, #60672	; 0xed00
 800b394:	f2ce 0200 	movt	r2, #57344	; 0xe000
    power.d32 = 0;
    power.b.stoppclk = 1;
    USB_OTG_MODIFY_REG32(pdev->regs.PCGCCTL, 0, power.d32);  
    
    power.b.gatehclk = 1;
    USB_OTG_MODIFY_REG32(pdev->regs.PCGCCTL, 0, power.d32);
 800b398:	f041 0103 	orr.w	r1, r1, #3
 800b39c:	6019      	str	r1, [r3, #0]
    
    /* Request to enter Sleep mode after exit from current ISR */
    SCB->SCR |= (SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk);
 800b39e:	6913      	ldr	r3, [r2, #16]
 800b3a0:	f043 0306 	orr.w	r3, r3, #6
 800b3a4:	6113      	str	r3, [r2, #16]
      retval |= DCD_HandleResume_ISR(pdev);
    }
    
    if (gintr_status.b.usbsuspend)
    {
      retval |= DCD_HandleUSBSuspend_ISR(pdev);
 800b3a6:	2001      	movs	r0, #1
 800b3a8:	e6c3      	b.n	800b132 <USBD_OTG_ISR_Handler+0x46>
{
  USB_OTG_GINTSTS_TypeDef  gintsts;
  USB_OTG_DCTL_TypeDef     devctl;
  USB_OTG_PCGCCTL_TypeDef  power;
  
  if(pdev->cfg.low_power)
 800b3aa:	7aa3      	ldrb	r3, [r4, #10]
 800b3ac:	b143      	cbz	r3, 800b3c0 <USBD_OTG_ISR_Handler+0x2d4>
  {
    /* un-gate USB Core clock */
    power.d32 = USB_OTG_READ_REG32(&pdev->regs.PCGCCTL);
 800b3ae:	f8d4 310c 	ldr.w	r3, [r4, #268]	; 0x10c
    power.b.gatehclk = 0;
    power.b.stoppclk = 0;
    USB_OTG_WRITE_REG32(pdev->regs.PCGCCTL, power.d32);
 800b3b2:	f8d4 210c 	ldr.w	r2, [r4, #268]	; 0x10c
  
  if(pdev->cfg.low_power)
  {
    /* un-gate USB Core clock */
    power.d32 = USB_OTG_READ_REG32(&pdev->regs.PCGCCTL);
    power.b.gatehclk = 0;
 800b3b6:	f36f 0341 	bfc	r3, #1, #1
    power.b.stoppclk = 0;
 800b3ba:	f36f 0300 	bfc	r3, #0, #1
    USB_OTG_WRITE_REG32(pdev->regs.PCGCCTL, power.d32);
 800b3be:	6013      	str	r3, [r2, #0]
  }
  
  /* Clear the Remote Wake-up Signaling */
  devctl.d32 = 0;
  devctl.b.rmtwkupsig = 1;
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, devctl.d32, 0);
 800b3c0:	6922      	ldr	r2, [r4, #16]
  
  /* Inform upper layer by the Resume Event */
  USBD_DCD_INT_fops->Resume (pdev);
 800b3c2:	f240 03a8 	movw	r3, #168	; 0xa8
 800b3c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
  }
  
  /* Clear the Remote Wake-up Signaling */
  devctl.d32 = 0;
  devctl.b.rmtwkupsig = 1;
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, devctl.d32, 0);
 800b3ca:	6851      	ldr	r1, [r2, #4]
  
  /* Inform upper layer by the Resume Event */
  USBD_DCD_INT_fops->Resume (pdev);
 800b3cc:	681b      	ldr	r3, [r3, #0]
  }
  
  /* Clear the Remote Wake-up Signaling */
  devctl.d32 = 0;
  devctl.b.rmtwkupsig = 1;
  USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DCTL, devctl.d32, 0);
 800b3ce:	f021 0101 	bic.w	r1, r1, #1
 800b3d2:	6051      	str	r1, [r2, #4]
  
  /* Inform upper layer by the Resume Event */
  USBD_DCD_INT_fops->Resume (pdev);
 800b3d4:	699b      	ldr	r3, [r3, #24]
 800b3d6:	4620      	mov	r0, r4
 800b3d8:	4798      	blx	r3
  
  /* Clear interrupt */
  gintsts.d32 = 0;
  gintsts.b.wkupintr = 1;
  USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 800b3da:	68e3      	ldr	r3, [r4, #12]
  /* Inform upper layer by the Resume Event */
  USBD_DCD_INT_fops->Resume (pdev);
  
  /* Clear interrupt */
  gintsts.d32 = 0;
  gintsts.b.wkupintr = 1;
 800b3dc:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  USB_OTG_WRITE_REG32 (&pdev->regs.GREGS->GINTSTS, gintsts.d32);
 800b3e0:	615a      	str	r2, [r3, #20]
      USB_OTG_WRITE_REG32(&pdev->regs.GREGS->GINTSTS, gintsts.d32);
    }
    
    if (gintr_status.b.wkupintr)
    {
      retval |= DCD_HandleResume_ISR(pdev);
 800b3e2:	2001      	movs	r0, #1
 800b3e4:	e6a2      	b.n	800b12c <USBD_OTG_ISR_Handler+0x40>
  
  uint32_t ep_intr;
  uint32_t epnum = 0;
  uint32_t fifoemptymsk;
  diepint.d32 = 0;
  ep_intr = USB_OTG_ReadDevAllInEPItr(pdev);
 800b3e6:	4620      	mov	r0, r4
 800b3e8:	f7ff fc2e 	bl	800ac48 <USB_OTG_ReadDevAllInEPItr>
  
  while ( ep_intr )
 800b3ec:	4680      	mov	r8, r0
 800b3ee:	2800      	cmp	r0, #0
 800b3f0:	d069      	beq.n	800b4c6 <USBD_OTG_ISR_Handler+0x3da>
      {
        fifoemptymsk = 0x1 << epnum;
        USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, fifoemptymsk, 0);
        CLEAR_IN_EP_INTR(epnum, xfercompl);
        /* TX COMPLETE */
        USBD_DCD_INT_fops->DataInStage(pdev , epnum);
 800b3f2:	f240 03a8 	movw	r3, #168	; 0xa8
 800b3f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800b3fa:	9300      	str	r3, [sp, #0]
 800b3fc:	4627      	mov	r7, r4
  uint32_t epnum = 0;
  uint32_t fifoemptymsk;
  diepint.d32 = 0;
  ep_intr = USB_OTG_ReadDevAllInEPItr(pdev);
  
  while ( ep_intr )
 800b3fe:	4626      	mov	r6, r4
static uint32_t DCD_HandleInEP_ISR(USB_OTG_CORE_HANDLE *pdev)
{
  USB_OTG_DIEPINTn_TypeDef  diepint;
  
  uint32_t ep_intr;
  uint32_t epnum = 0;
 800b400:	f04f 0b00 	mov.w	fp, #0
      {
        CLEAR_IN_EP_INTR(epnum, timeout);
      }
      if (diepint.b.intktxfemp)
      {
        CLEAR_IN_EP_INTR(epnum, intktxfemp);
 800b404:	9501      	str	r5, [sp, #4]
 800b406:	e02c      	b.n	800b462 <USBD_OTG_ISR_Handler+0x376>
            /* prepare to rx more setup packets */
            USB_OTG_EP0_OutStart(pdev);
          }
        }           
      }
      if ( diepint.b.ahberr )
 800b408:	0769      	lsls	r1, r5, #29
      {
        CLEAR_IN_EP_INTR(epnum, ahberr);
 800b40a:	bf42      	ittt	mi
 800b40c:	69bb      	ldrmi	r3, [r7, #24]
 800b40e:	2504      	movmi	r5, #4
 800b410:	609d      	strmi	r5, [r3, #8]
      }
      if ( diepint.b.timeout )
 800b412:	072a      	lsls	r2, r5, #28
      {
        CLEAR_IN_EP_INTR(epnum, timeout);
 800b414:	bf42      	ittt	mi
 800b416:	69bb      	ldrmi	r3, [r7, #24]
 800b418:	2508      	movmi	r5, #8
 800b41a:	609d      	strmi	r5, [r3, #8]
      }
      if (diepint.b.intktxfemp)
 800b41c:	06eb      	lsls	r3, r5, #27
      {
        CLEAR_IN_EP_INTR(epnum, intktxfemp);
 800b41e:	bf41      	itttt	mi
 800b420:	69bb      	ldrmi	r3, [r7, #24]
 800b422:	2210      	movmi	r2, #16
 800b424:	4615      	movmi	r5, r2
 800b426:	609a      	strmi	r2, [r3, #8]
      }
      if (diepint.b.intknepmis)
 800b428:	06a8      	lsls	r0, r5, #26
      {
        CLEAR_IN_EP_INTR(epnum, intknepmis);
 800b42a:	bf41      	itttt	mi
 800b42c:	69bb      	ldrmi	r3, [r7, #24]
 800b42e:	2020      	movmi	r0, #32
 800b430:	4605      	movmi	r5, r0
 800b432:	6098      	strmi	r0, [r3, #8]
      }
      if (diepint.b.inepnakeff)
 800b434:	0669      	lsls	r1, r5, #25
      {
        CLEAR_IN_EP_INTR(epnum, inepnakeff);
 800b436:	bf41      	itttt	mi
 800b438:	69bb      	ldrmi	r3, [r7, #24]
 800b43a:	2240      	movmi	r2, #64	; 0x40
 800b43c:	4615      	movmi	r5, r2
 800b43e:	609a      	strmi	r2, [r3, #8]
      }
      if ( diepint.b.epdisabled )
 800b440:	07aa      	lsls	r2, r5, #30
      {
        CLEAR_IN_EP_INTR(epnum, epdisabled);
 800b442:	bf41      	itttt	mi
 800b444:	2002      	movmi	r0, #2
 800b446:	69bb      	ldrmi	r3, [r7, #24]
 800b448:	4605      	movmi	r5, r0
 800b44a:	6098      	strmi	r0, [r3, #8]
      }       
      if (diepint.b.emptyintr)
 800b44c:	062b      	lsls	r3, r5, #24
 800b44e:	d44e      	bmi.n	800b4ee <USBD_OTG_ISR_Handler+0x402>
  uint32_t epnum = 0;
  uint32_t fifoemptymsk;
  diepint.d32 = 0;
  ep_intr = USB_OTG_ReadDevAllInEPItr(pdev);
  
  while ( ep_intr )
 800b450:	ea5f 0858 	movs.w	r8, r8, lsr #1
        DCD_WriteEmptyTxFifo(pdev , epnum);
        
        CLEAR_IN_EP_INTR(epnum, emptyintr);
      }
    }
    epnum++;
 800b454:	f10b 0b01 	add.w	fp, fp, #1
 800b458:	f107 0704 	add.w	r7, r7, #4
 800b45c:	f106 0628 	add.w	r6, r6, #40	; 0x28
  uint32_t epnum = 0;
  uint32_t fifoemptymsk;
  diepint.d32 = 0;
  ep_intr = USB_OTG_ReadDevAllInEPItr(pdev);
  
  while ( ep_intr )
 800b460:	d030      	beq.n	800b4c4 <USBD_OTG_ISR_Handler+0x3d8>
  {
    if (ep_intr&0x1) /* In ITR */
 800b462:	f018 0f01 	tst.w	r8, #1
 800b466:	d0f3      	beq.n	800b450 <USBD_OTG_ISR_Handler+0x364>
* @retval status
*/
static uint32_t DCD_ReadDevInEP (USB_OTG_CORE_HANDLE *pdev, uint8_t epnum)
{
  uint32_t v, msk, emp;
  msk = USB_OTG_READ_REG32(&pdev->regs.DREGS->DIEPMSK);
 800b468:	6923      	ldr	r3, [r4, #16]
 800b46a:	fa5f f98b 	uxtb.w	r9, fp
 800b46e:	6919      	ldr	r1, [r3, #16]
  emp = USB_OTG_READ_REG32(&pdev->regs.DREGS->DIEPEMPMSK);
 800b470:	6b5d      	ldr	r5, [r3, #52]	; 0x34
  msk |= ((emp >> epnum) & 0x1) << 7;
  v = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[epnum]->DIEPINT) & msk;
 800b472:	eb04 0289 	add.w	r2, r4, r9, lsl #2
static uint32_t DCD_ReadDevInEP (USB_OTG_CORE_HANDLE *pdev, uint8_t epnum)
{
  uint32_t v, msk, emp;
  msk = USB_OTG_READ_REG32(&pdev->regs.DREGS->DIEPMSK);
  emp = USB_OTG_READ_REG32(&pdev->regs.DREGS->DIEPEMPMSK);
  msk |= ((emp >> epnum) & 0x1) << 7;
 800b476:	fa25 f509 	lsr.w	r5, r5, r9
  v = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[epnum]->DIEPINT) & msk;
 800b47a:	6992      	ldr	r2, [r2, #24]
static uint32_t DCD_ReadDevInEP (USB_OTG_CORE_HANDLE *pdev, uint8_t epnum)
{
  uint32_t v, msk, emp;
  msk = USB_OTG_READ_REG32(&pdev->regs.DREGS->DIEPMSK);
  emp = USB_OTG_READ_REG32(&pdev->regs.DREGS->DIEPEMPMSK);
  msk |= ((emp >> epnum) & 0x1) << 7;
 800b47c:	01ed      	lsls	r5, r5, #7
 800b47e:	b2ed      	uxtb	r5, r5
  v = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[epnum]->DIEPINT) & msk;
 800b480:	6892      	ldr	r2, [r2, #8]
static uint32_t DCD_ReadDevInEP (USB_OTG_CORE_HANDLE *pdev, uint8_t epnum)
{
  uint32_t v, msk, emp;
  msk = USB_OTG_READ_REG32(&pdev->regs.DREGS->DIEPMSK);
  emp = USB_OTG_READ_REG32(&pdev->regs.DREGS->DIEPEMPMSK);
  msk |= ((emp >> epnum) & 0x1) << 7;
 800b482:	430d      	orrs	r5, r1
  v = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[epnum]->DIEPINT) & msk;
 800b484:	4015      	ands	r5, r2
  while ( ep_intr )
  {
    if (ep_intr&0x1) /* In ITR */
    {
      diepint.d32 = DCD_ReadDevInEP(pdev , epnum); /* Get In ITR status */
      if ( diepint.b.xfercompl )
 800b486:	07e8      	lsls	r0, r5, #31
 800b488:	d5be      	bpl.n	800b408 <USBD_OTG_ISR_Handler+0x31c>
      {
        fifoemptymsk = 0x1 << epnum;
        USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, fifoemptymsk, 0);
        CLEAR_IN_EP_INTR(epnum, xfercompl);
        /* TX COMPLETE */
        USBD_DCD_INT_fops->DataInStage(pdev , epnum);
 800b48a:	9800      	ldr	r0, [sp, #0]
    {
      diepint.d32 = DCD_ReadDevInEP(pdev , epnum); /* Get In ITR status */
      if ( diepint.b.xfercompl )
      {
        fifoemptymsk = 0x1 << epnum;
        USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, fifoemptymsk, 0);
 800b48c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
        CLEAR_IN_EP_INTR(epnum, xfercompl);
        /* TX COMPLETE */
        USBD_DCD_INT_fops->DataInStage(pdev , epnum);
 800b48e:	6801      	ldr	r1, [r0, #0]
    if (ep_intr&0x1) /* In ITR */
    {
      diepint.d32 = DCD_ReadDevInEP(pdev , epnum); /* Get In ITR status */
      if ( diepint.b.xfercompl )
      {
        fifoemptymsk = 0x1 << epnum;
 800b490:	2501      	movs	r5, #1
 800b492:	fa05 f00b 	lsl.w	r0, r5, fp
        USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, fifoemptymsk, 0);
 800b496:	ea22 0200 	bic.w	r2, r2, r0
 800b49a:	635a      	str	r2, [r3, #52]	; 0x34
        CLEAR_IN_EP_INTR(epnum, xfercompl);
 800b49c:	69ba      	ldr	r2, [r7, #24]
        /* TX COMPLETE */
        USBD_DCD_INT_fops->DataInStage(pdev , epnum);
 800b49e:	684b      	ldr	r3, [r1, #4]
      diepint.d32 = DCD_ReadDevInEP(pdev , epnum); /* Get In ITR status */
      if ( diepint.b.xfercompl )
      {
        fifoemptymsk = 0x1 << epnum;
        USB_OTG_MODIFY_REG32(&pdev->regs.DREGS->DIEPEMPMSK, fifoemptymsk, 0);
        CLEAR_IN_EP_INTR(epnum, xfercompl);
 800b4a0:	6095      	str	r5, [r2, #8]
        /* TX COMPLETE */
        USBD_DCD_INT_fops->DataInStage(pdev , epnum);
 800b4a2:	4620      	mov	r0, r4
 800b4a4:	4649      	mov	r1, r9
 800b4a6:	4798      	blx	r3
        
        if (pdev->cfg.dma_enable == 1)
 800b4a8:	78e3      	ldrb	r3, [r4, #3]
 800b4aa:	42ab      	cmp	r3, r5
 800b4ac:	d1ac      	bne.n	800b408 <USBD_OTG_ISR_Handler+0x31c>
        {
          if((epnum == 0) && (pdev->dev.device_state == USB_OTG_EP0_STATUS_IN))
 800b4ae:	f1bb 0f00 	cmp.w	fp, #0
 800b4b2:	d1a9      	bne.n	800b408 <USBD_OTG_ISR_Handler+0x31c>
 800b4b4:	f894 3111 	ldrb.w	r3, [r4, #273]	; 0x111
 800b4b8:	2b04      	cmp	r3, #4
 800b4ba:	d1a5      	bne.n	800b408 <USBD_OTG_ISR_Handler+0x31c>
          {
            /* prepare to rx more setup packets */
            USB_OTG_EP0_OutStart(pdev);
 800b4bc:	4620      	mov	r0, r4
 800b4be:	f7ff fbc9 	bl	800ac54 <USB_OTG_EP0_OutStart>
 800b4c2:	e7a1      	b.n	800b408 <USBD_OTG_ISR_Handler+0x31c>
 800b4c4:	9d01      	ldr	r5, [sp, #4]
      retval |= DCD_HandleOutEP_ISR(pdev);
    }    
    
    if (gintr_status.b.inepint)
    {
      retval |= DCD_HandleInEP_ISR(pdev);
 800b4c6:	2001      	movs	r0, #1
 800b4c8:	e628      	b.n	800b11c <USBD_OTG_ISR_Handler+0x30>
  switch (status.b.pktsts)
  {
  case STS_GOUT_NAK:
    break;
  case STS_DATA_UPDT:
    if (status.b.bcnt)
 800b4ca:	f3c6 160a 	ubfx	r6, r6, #4, #11
 800b4ce:	2e00      	cmp	r6, #0
 800b4d0:	f43f af32 	beq.w	800b338 <USBD_OTG_ISR_Handler+0x24c>
    {
      USB_OTG_ReadPacket(pdev,ep->xfer_buff, status.b.bcnt);
 800b4d4:	68f9      	ldr	r1, [r7, #12]
 800b4d6:	4632      	mov	r2, r6
 800b4d8:	4620      	mov	r0, r4
 800b4da:	f7fe ff91 	bl	800a400 <USB_OTG_ReadPacket>
      ep->xfer_buff += status.b.bcnt;
 800b4de:	68f9      	ldr	r1, [r7, #12]
      ep->xfer_count += status.b.bcnt;
 800b4e0:	69ba      	ldr	r2, [r7, #24]
 800b4e2:	68e3      	ldr	r3, [r4, #12]
    break;
  case STS_DATA_UPDT:
    if (status.b.bcnt)
    {
      USB_OTG_ReadPacket(pdev,ep->xfer_buff, status.b.bcnt);
      ep->xfer_buff += status.b.bcnt;
 800b4e4:	4431      	add	r1, r6
      ep->xfer_count += status.b.bcnt;
 800b4e6:	4432      	add	r2, r6
    break;
  case STS_DATA_UPDT:
    if (status.b.bcnt)
    {
      USB_OTG_ReadPacket(pdev,ep->xfer_buff, status.b.bcnt);
      ep->xfer_buff += status.b.bcnt;
 800b4e8:	60f9      	str	r1, [r7, #12]
      ep->xfer_count += status.b.bcnt;
 800b4ea:	61ba      	str	r2, [r7, #24]
 800b4ec:	e724      	b.n	800b338 <USBD_OTG_ISR_Handler+0x24c>
  uint32_t len32b;
  txstatus.d32 = 0;
  
  ep = &pdev->dev.in_ep[epnum];    
  
  len = ep->xfer_len - ep->xfer_count;
 800b4ee:	f8d6 212c 	ldr.w	r2, [r6, #300]	; 0x12c
 800b4f2:	f8d6 0130 	ldr.w	r0, [r6, #304]	; 0x130
  {
    len = ep->maxpacket;
  }
  
  len32b = (len + 3) / 4;
  txstatus.d32 = USB_OTG_READ_REG32( &pdev->regs.INEP_REGS[epnum]->DTXFSTS);
 800b4f6:	69b9      	ldr	r1, [r7, #24]
  
  ep = &pdev->dev.in_ep[epnum];    
  
  len = ep->xfer_len - ep->xfer_count;
  
  if (len > ep->maxpacket)
 800b4f8:	f8d6 5120 	ldr.w	r5, [r6, #288]	; 0x120
  {
    len = ep->maxpacket;
  }
  
  len32b = (len + 3) / 4;
  txstatus.d32 = USB_OTG_READ_REG32( &pdev->regs.INEP_REGS[epnum]->DTXFSTS);
 800b4fc:	f8d1 c018 	ldr.w	ip, [r1, #24]
  uint32_t len32b;
  txstatus.d32 = 0;
  
  ep = &pdev->dev.in_ep[epnum];    
  
  len = ep->xfer_len - ep->xfer_count;
 800b500:	1a13      	subs	r3, r2, r0
 800b502:	42ab      	cmp	r3, r5
 800b504:	bf34      	ite	cc
 800b506:	469a      	movcc	sl, r3
 800b508:	46aa      	movcs	sl, r5
  if (len > ep->maxpacket)
  {
    len = ep->maxpacket;
  }
  
  len32b = (len + 3) / 4;
 800b50a:	f10a 0a03 	add.w	sl, sl, #3
  txstatus.d32 = USB_OTG_READ_REG32( &pdev->regs.INEP_REGS[epnum]->DTXFSTS);
  
  
  
  while  (txstatus.b.txfspcavail > len32b &&
 800b50e:	fa1f fc8c 	uxth.w	ip, ip
 800b512:	ebbc 0f9a 	cmp.w	ip, sl, lsr #2
 800b516:	d926      	bls.n	800b566 <USBD_OTG_ISR_Handler+0x47a>
 800b518:	4282      	cmp	r2, r0
 800b51a:	d924      	bls.n	800b566 <USBD_OTG_ISR_Handler+0x47a>
          ep->xfer_count < ep->xfer_len &&
 800b51c:	b31a      	cbz	r2, 800b566 <USBD_OTG_ISR_Handler+0x47a>
 800b51e:	f8d6 1124 	ldr.w	r1, [r6, #292]	; 0x124
 800b522:	e006      	b.n	800b532 <USBD_OTG_ISR_Handler+0x446>
 800b524:	f8d6 512c 	ldr.w	r5, [r6, #300]	; 0x12c
  len32b = (len + 3) / 4;
  txstatus.d32 = USB_OTG_READ_REG32( &pdev->regs.INEP_REGS[epnum]->DTXFSTS);
  
  
  
  while  (txstatus.b.txfspcavail > len32b &&
 800b528:	429d      	cmp	r5, r3
 800b52a:	d91b      	bls.n	800b564 <USBD_OTG_ISR_Handler+0x478>
 800b52c:	1aeb      	subs	r3, r5, r3
 800b52e:	f8d6 5120 	ldr.w	r5, [r6, #288]	; 0x120
 800b532:	429d      	cmp	r5, r3
 800b534:	bf28      	it	cs
 800b536:	461d      	movcs	r5, r3
    {
      len = ep->maxpacket;
    }
    len32b = (len + 3) / 4;
    
    USB_OTG_WritePacket (pdev , ep->xfer_buff, epnum, len);
 800b538:	b2ab      	uxth	r3, r5
 800b53a:	464a      	mov	r2, r9
 800b53c:	4620      	mov	r0, r4
 800b53e:	f7fe ff4b 	bl	800a3d8 <USB_OTG_WritePacket>
    
    ep->xfer_buff  += len;
 800b542:	f8d6 1124 	ldr.w	r1, [r6, #292]	; 0x124
    ep->xfer_count += len;
 800b546:	f8d6 3130 	ldr.w	r3, [r6, #304]	; 0x130
    }
    len32b = (len + 3) / 4;
    
    USB_OTG_WritePacket (pdev , ep->xfer_buff, epnum, len);
    
    ep->xfer_buff  += len;
 800b54a:	4429      	add	r1, r5
    ep->xfer_count += len;
 800b54c:	442b      	add	r3, r5
    }
    len32b = (len + 3) / 4;
    
    USB_OTG_WritePacket (pdev , ep->xfer_buff, epnum, len);
    
    ep->xfer_buff  += len;
 800b54e:	f8c6 1124 	str.w	r1, [r6, #292]	; 0x124
    ep->xfer_count += len;
 800b552:	f8c6 3130 	str.w	r3, [r6, #304]	; 0x130
    
    txstatus.d32 = USB_OTG_READ_REG32(&pdev->regs.INEP_REGS[epnum]->DTXFSTS);
 800b556:	69b8      	ldr	r0, [r7, #24]
 800b558:	6982      	ldr	r2, [r0, #24]
    
    if (len > ep->maxpacket)
    {
      len = ep->maxpacket;
    }
    len32b = (len + 3) / 4;
 800b55a:	3503      	adds	r5, #3
  len32b = (len + 3) / 4;
  txstatus.d32 = USB_OTG_READ_REG32( &pdev->regs.INEP_REGS[epnum]->DTXFSTS);
  
  
  
  while  (txstatus.b.txfspcavail > len32b &&
 800b55c:	b292      	uxth	r2, r2
 800b55e:	ebb2 0f95 	cmp.w	r2, r5, lsr #2
 800b562:	d8df      	bhi.n	800b524 <USBD_OTG_ISR_Handler+0x438>
 800b564:	4601      	mov	r1, r0
      if (diepint.b.emptyintr)
      {
        
        DCD_WriteEmptyTxFifo(pdev , epnum);
        
        CLEAR_IN_EP_INTR(epnum, emptyintr);
 800b566:	2280      	movs	r2, #128	; 0x80
 800b568:	608a      	str	r2, [r1, #8]
 800b56a:	e771      	b.n	800b450 <USBD_OTG_ISR_Handler+0x364>
        /* RX COMPLETE */
        USBD_DCD_INT_fops->DataOutStage(pdev , epnum);
        
        if (pdev->cfg.dma_enable == 1)
        {
          if((epnum == 0) && (pdev->dev.device_state == USB_OTG_EP0_STATUS_OUT))
 800b56c:	f1b8 0f00 	cmp.w	r8, #0
 800b570:	f47f ae3b 	bne.w	800b1ea <USBD_OTG_ISR_Handler+0xfe>
 800b574:	f894 3111 	ldrb.w	r3, [r4, #273]	; 0x111
 800b578:	2b05      	cmp	r3, #5
 800b57a:	f47f ae36 	bne.w	800b1ea <USBD_OTG_ISR_Handler+0xfe>
          {
            /* prepare to rx more setup packets */
            USB_OTG_EP0_OutStart(pdev);
 800b57e:	4620      	mov	r0, r4
 800b580:	f7ff fb68 	bl	800ac54 <USB_OTG_EP0_OutStart>
 800b584:	e631      	b.n	800b1ea <USBD_OTG_ISR_Handler+0xfe>
 800b586:	bf00      	nop

0800b588 <__aeabi_drsub>:
 800b588:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800b58c:	e002      	b.n	800b594 <__adddf3>
 800b58e:	bf00      	nop

0800b590 <__aeabi_dsub>:
 800b590:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800b594 <__adddf3>:
 800b594:	b530      	push	{r4, r5, lr}
 800b596:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800b59a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800b59e:	ea94 0f05 	teq	r4, r5
 800b5a2:	bf08      	it	eq
 800b5a4:	ea90 0f02 	teqeq	r0, r2
 800b5a8:	bf1f      	itttt	ne
 800b5aa:	ea54 0c00 	orrsne.w	ip, r4, r0
 800b5ae:	ea55 0c02 	orrsne.w	ip, r5, r2
 800b5b2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800b5b6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800b5ba:	f000 80e2 	beq.w	800b782 <__adddf3+0x1ee>
 800b5be:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800b5c2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800b5c6:	bfb8      	it	lt
 800b5c8:	426d      	neglt	r5, r5
 800b5ca:	dd0c      	ble.n	800b5e6 <__adddf3+0x52>
 800b5cc:	442c      	add	r4, r5
 800b5ce:	ea80 0202 	eor.w	r2, r0, r2
 800b5d2:	ea81 0303 	eor.w	r3, r1, r3
 800b5d6:	ea82 0000 	eor.w	r0, r2, r0
 800b5da:	ea83 0101 	eor.w	r1, r3, r1
 800b5de:	ea80 0202 	eor.w	r2, r0, r2
 800b5e2:	ea81 0303 	eor.w	r3, r1, r3
 800b5e6:	2d36      	cmp	r5, #54	; 0x36
 800b5e8:	bf88      	it	hi
 800b5ea:	bd30      	pophi	{r4, r5, pc}
 800b5ec:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800b5f0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800b5f4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800b5f8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800b5fc:	d002      	beq.n	800b604 <__adddf3+0x70>
 800b5fe:	4240      	negs	r0, r0
 800b600:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800b604:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800b608:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800b60c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800b610:	d002      	beq.n	800b618 <__adddf3+0x84>
 800b612:	4252      	negs	r2, r2
 800b614:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800b618:	ea94 0f05 	teq	r4, r5
 800b61c:	f000 80a7 	beq.w	800b76e <__adddf3+0x1da>
 800b620:	f1a4 0401 	sub.w	r4, r4, #1
 800b624:	f1d5 0e20 	rsbs	lr, r5, #32
 800b628:	db0d      	blt.n	800b646 <__adddf3+0xb2>
 800b62a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800b62e:	fa22 f205 	lsr.w	r2, r2, r5
 800b632:	1880      	adds	r0, r0, r2
 800b634:	f141 0100 	adc.w	r1, r1, #0
 800b638:	fa03 f20e 	lsl.w	r2, r3, lr
 800b63c:	1880      	adds	r0, r0, r2
 800b63e:	fa43 f305 	asr.w	r3, r3, r5
 800b642:	4159      	adcs	r1, r3
 800b644:	e00e      	b.n	800b664 <__adddf3+0xd0>
 800b646:	f1a5 0520 	sub.w	r5, r5, #32
 800b64a:	f10e 0e20 	add.w	lr, lr, #32
 800b64e:	2a01      	cmp	r2, #1
 800b650:	fa03 fc0e 	lsl.w	ip, r3, lr
 800b654:	bf28      	it	cs
 800b656:	f04c 0c02 	orrcs.w	ip, ip, #2
 800b65a:	fa43 f305 	asr.w	r3, r3, r5
 800b65e:	18c0      	adds	r0, r0, r3
 800b660:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800b664:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800b668:	d507      	bpl.n	800b67a <__adddf3+0xe6>
 800b66a:	f04f 0e00 	mov.w	lr, #0
 800b66e:	f1dc 0c00 	rsbs	ip, ip, #0
 800b672:	eb7e 0000 	sbcs.w	r0, lr, r0
 800b676:	eb6e 0101 	sbc.w	r1, lr, r1
 800b67a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800b67e:	d31b      	bcc.n	800b6b8 <__adddf3+0x124>
 800b680:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800b684:	d30c      	bcc.n	800b6a0 <__adddf3+0x10c>
 800b686:	0849      	lsrs	r1, r1, #1
 800b688:	ea5f 0030 	movs.w	r0, r0, rrx
 800b68c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800b690:	f104 0401 	add.w	r4, r4, #1
 800b694:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800b698:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800b69c:	f080 809a 	bcs.w	800b7d4 <__adddf3+0x240>
 800b6a0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800b6a4:	bf08      	it	eq
 800b6a6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800b6aa:	f150 0000 	adcs.w	r0, r0, #0
 800b6ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800b6b2:	ea41 0105 	orr.w	r1, r1, r5
 800b6b6:	bd30      	pop	{r4, r5, pc}
 800b6b8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800b6bc:	4140      	adcs	r0, r0
 800b6be:	eb41 0101 	adc.w	r1, r1, r1
 800b6c2:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800b6c6:	f1a4 0401 	sub.w	r4, r4, #1
 800b6ca:	d1e9      	bne.n	800b6a0 <__adddf3+0x10c>
 800b6cc:	f091 0f00 	teq	r1, #0
 800b6d0:	bf04      	itt	eq
 800b6d2:	4601      	moveq	r1, r0
 800b6d4:	2000      	moveq	r0, #0
 800b6d6:	fab1 f381 	clz	r3, r1
 800b6da:	bf08      	it	eq
 800b6dc:	3320      	addeq	r3, #32
 800b6de:	f1a3 030b 	sub.w	r3, r3, #11
 800b6e2:	f1b3 0220 	subs.w	r2, r3, #32
 800b6e6:	da0c      	bge.n	800b702 <__adddf3+0x16e>
 800b6e8:	320c      	adds	r2, #12
 800b6ea:	dd08      	ble.n	800b6fe <__adddf3+0x16a>
 800b6ec:	f102 0c14 	add.w	ip, r2, #20
 800b6f0:	f1c2 020c 	rsb	r2, r2, #12
 800b6f4:	fa01 f00c 	lsl.w	r0, r1, ip
 800b6f8:	fa21 f102 	lsr.w	r1, r1, r2
 800b6fc:	e00c      	b.n	800b718 <__adddf3+0x184>
 800b6fe:	f102 0214 	add.w	r2, r2, #20
 800b702:	bfd8      	it	le
 800b704:	f1c2 0c20 	rsble	ip, r2, #32
 800b708:	fa01 f102 	lsl.w	r1, r1, r2
 800b70c:	fa20 fc0c 	lsr.w	ip, r0, ip
 800b710:	bfdc      	itt	le
 800b712:	ea41 010c 	orrle.w	r1, r1, ip
 800b716:	4090      	lslle	r0, r2
 800b718:	1ae4      	subs	r4, r4, r3
 800b71a:	bfa2      	ittt	ge
 800b71c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800b720:	4329      	orrge	r1, r5
 800b722:	bd30      	popge	{r4, r5, pc}
 800b724:	ea6f 0404 	mvn.w	r4, r4
 800b728:	3c1f      	subs	r4, #31
 800b72a:	da1c      	bge.n	800b766 <__adddf3+0x1d2>
 800b72c:	340c      	adds	r4, #12
 800b72e:	dc0e      	bgt.n	800b74e <__adddf3+0x1ba>
 800b730:	f104 0414 	add.w	r4, r4, #20
 800b734:	f1c4 0220 	rsb	r2, r4, #32
 800b738:	fa20 f004 	lsr.w	r0, r0, r4
 800b73c:	fa01 f302 	lsl.w	r3, r1, r2
 800b740:	ea40 0003 	orr.w	r0, r0, r3
 800b744:	fa21 f304 	lsr.w	r3, r1, r4
 800b748:	ea45 0103 	orr.w	r1, r5, r3
 800b74c:	bd30      	pop	{r4, r5, pc}
 800b74e:	f1c4 040c 	rsb	r4, r4, #12
 800b752:	f1c4 0220 	rsb	r2, r4, #32
 800b756:	fa20 f002 	lsr.w	r0, r0, r2
 800b75a:	fa01 f304 	lsl.w	r3, r1, r4
 800b75e:	ea40 0003 	orr.w	r0, r0, r3
 800b762:	4629      	mov	r1, r5
 800b764:	bd30      	pop	{r4, r5, pc}
 800b766:	fa21 f004 	lsr.w	r0, r1, r4
 800b76a:	4629      	mov	r1, r5
 800b76c:	bd30      	pop	{r4, r5, pc}
 800b76e:	f094 0f00 	teq	r4, #0
 800b772:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800b776:	bf06      	itte	eq
 800b778:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800b77c:	3401      	addeq	r4, #1
 800b77e:	3d01      	subne	r5, #1
 800b780:	e74e      	b.n	800b620 <__adddf3+0x8c>
 800b782:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800b786:	bf18      	it	ne
 800b788:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800b78c:	d029      	beq.n	800b7e2 <__adddf3+0x24e>
 800b78e:	ea94 0f05 	teq	r4, r5
 800b792:	bf08      	it	eq
 800b794:	ea90 0f02 	teqeq	r0, r2
 800b798:	d005      	beq.n	800b7a6 <__adddf3+0x212>
 800b79a:	ea54 0c00 	orrs.w	ip, r4, r0
 800b79e:	bf04      	itt	eq
 800b7a0:	4619      	moveq	r1, r3
 800b7a2:	4610      	moveq	r0, r2
 800b7a4:	bd30      	pop	{r4, r5, pc}
 800b7a6:	ea91 0f03 	teq	r1, r3
 800b7aa:	bf1e      	ittt	ne
 800b7ac:	2100      	movne	r1, #0
 800b7ae:	2000      	movne	r0, #0
 800b7b0:	bd30      	popne	{r4, r5, pc}
 800b7b2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800b7b6:	d105      	bne.n	800b7c4 <__adddf3+0x230>
 800b7b8:	0040      	lsls	r0, r0, #1
 800b7ba:	4149      	adcs	r1, r1
 800b7bc:	bf28      	it	cs
 800b7be:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800b7c2:	bd30      	pop	{r4, r5, pc}
 800b7c4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800b7c8:	bf3c      	itt	cc
 800b7ca:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800b7ce:	bd30      	popcc	{r4, r5, pc}
 800b7d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800b7d4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800b7d8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800b7dc:	f04f 0000 	mov.w	r0, #0
 800b7e0:	bd30      	pop	{r4, r5, pc}
 800b7e2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800b7e6:	bf1a      	itte	ne
 800b7e8:	4619      	movne	r1, r3
 800b7ea:	4610      	movne	r0, r2
 800b7ec:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800b7f0:	bf1c      	itt	ne
 800b7f2:	460b      	movne	r3, r1
 800b7f4:	4602      	movne	r2, r0
 800b7f6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800b7fa:	bf06      	itte	eq
 800b7fc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800b800:	ea91 0f03 	teqeq	r1, r3
 800b804:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800b808:	bd30      	pop	{r4, r5, pc}
 800b80a:	bf00      	nop

0800b80c <__aeabi_ui2d>:
 800b80c:	f090 0f00 	teq	r0, #0
 800b810:	bf04      	itt	eq
 800b812:	2100      	moveq	r1, #0
 800b814:	4770      	bxeq	lr
 800b816:	b530      	push	{r4, r5, lr}
 800b818:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800b81c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800b820:	f04f 0500 	mov.w	r5, #0
 800b824:	f04f 0100 	mov.w	r1, #0
 800b828:	e750      	b.n	800b6cc <__adddf3+0x138>
 800b82a:	bf00      	nop

0800b82c <__aeabi_i2d>:
 800b82c:	f090 0f00 	teq	r0, #0
 800b830:	bf04      	itt	eq
 800b832:	2100      	moveq	r1, #0
 800b834:	4770      	bxeq	lr
 800b836:	b530      	push	{r4, r5, lr}
 800b838:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800b83c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800b840:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800b844:	bf48      	it	mi
 800b846:	4240      	negmi	r0, r0
 800b848:	f04f 0100 	mov.w	r1, #0
 800b84c:	e73e      	b.n	800b6cc <__adddf3+0x138>
 800b84e:	bf00      	nop

0800b850 <__aeabi_f2d>:
 800b850:	0042      	lsls	r2, r0, #1
 800b852:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800b856:	ea4f 0131 	mov.w	r1, r1, rrx
 800b85a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800b85e:	bf1f      	itttt	ne
 800b860:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800b864:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800b868:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800b86c:	4770      	bxne	lr
 800b86e:	f092 0f00 	teq	r2, #0
 800b872:	bf14      	ite	ne
 800b874:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800b878:	4770      	bxeq	lr
 800b87a:	b530      	push	{r4, r5, lr}
 800b87c:	f44f 7460 	mov.w	r4, #896	; 0x380
 800b880:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800b884:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800b888:	e720      	b.n	800b6cc <__adddf3+0x138>
 800b88a:	bf00      	nop

0800b88c <__aeabi_ul2d>:
 800b88c:	ea50 0201 	orrs.w	r2, r0, r1
 800b890:	bf08      	it	eq
 800b892:	4770      	bxeq	lr
 800b894:	b530      	push	{r4, r5, lr}
 800b896:	f04f 0500 	mov.w	r5, #0
 800b89a:	e00a      	b.n	800b8b2 <__aeabi_l2d+0x16>

0800b89c <__aeabi_l2d>:
 800b89c:	ea50 0201 	orrs.w	r2, r0, r1
 800b8a0:	bf08      	it	eq
 800b8a2:	4770      	bxeq	lr
 800b8a4:	b530      	push	{r4, r5, lr}
 800b8a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800b8aa:	d502      	bpl.n	800b8b2 <__aeabi_l2d+0x16>
 800b8ac:	4240      	negs	r0, r0
 800b8ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800b8b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800b8b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800b8ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800b8be:	f43f aedc 	beq.w	800b67a <__adddf3+0xe6>
 800b8c2:	f04f 0203 	mov.w	r2, #3
 800b8c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800b8ca:	bf18      	it	ne
 800b8cc:	3203      	addne	r2, #3
 800b8ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800b8d2:	bf18      	it	ne
 800b8d4:	3203      	addne	r2, #3
 800b8d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800b8da:	f1c2 0320 	rsb	r3, r2, #32
 800b8de:	fa00 fc03 	lsl.w	ip, r0, r3
 800b8e2:	fa20 f002 	lsr.w	r0, r0, r2
 800b8e6:	fa01 fe03 	lsl.w	lr, r1, r3
 800b8ea:	ea40 000e 	orr.w	r0, r0, lr
 800b8ee:	fa21 f102 	lsr.w	r1, r1, r2
 800b8f2:	4414      	add	r4, r2
 800b8f4:	e6c1      	b.n	800b67a <__adddf3+0xe6>
 800b8f6:	bf00      	nop

0800b8f8 <__aeabi_dmul>:
 800b8f8:	b570      	push	{r4, r5, r6, lr}
 800b8fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800b8fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800b902:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800b906:	bf1d      	ittte	ne
 800b908:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800b90c:	ea94 0f0c 	teqne	r4, ip
 800b910:	ea95 0f0c 	teqne	r5, ip
 800b914:	f000 f8de 	bleq	800bad4 <__aeabi_dmul+0x1dc>
 800b918:	442c      	add	r4, r5
 800b91a:	ea81 0603 	eor.w	r6, r1, r3
 800b91e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800b922:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800b926:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800b92a:	bf18      	it	ne
 800b92c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800b930:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800b934:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b938:	d038      	beq.n	800b9ac <__aeabi_dmul+0xb4>
 800b93a:	fba0 ce02 	umull	ip, lr, r0, r2
 800b93e:	f04f 0500 	mov.w	r5, #0
 800b942:	fbe1 e502 	umlal	lr, r5, r1, r2
 800b946:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800b94a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800b94e:	f04f 0600 	mov.w	r6, #0
 800b952:	fbe1 5603 	umlal	r5, r6, r1, r3
 800b956:	f09c 0f00 	teq	ip, #0
 800b95a:	bf18      	it	ne
 800b95c:	f04e 0e01 	orrne.w	lr, lr, #1
 800b960:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800b964:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800b968:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800b96c:	d204      	bcs.n	800b978 <__aeabi_dmul+0x80>
 800b96e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800b972:	416d      	adcs	r5, r5
 800b974:	eb46 0606 	adc.w	r6, r6, r6
 800b978:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800b97c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800b980:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800b984:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800b988:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800b98c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800b990:	bf88      	it	hi
 800b992:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800b996:	d81e      	bhi.n	800b9d6 <__aeabi_dmul+0xde>
 800b998:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800b99c:	bf08      	it	eq
 800b99e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800b9a2:	f150 0000 	adcs.w	r0, r0, #0
 800b9a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800b9aa:	bd70      	pop	{r4, r5, r6, pc}
 800b9ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800b9b0:	ea46 0101 	orr.w	r1, r6, r1
 800b9b4:	ea40 0002 	orr.w	r0, r0, r2
 800b9b8:	ea81 0103 	eor.w	r1, r1, r3
 800b9bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800b9c0:	bfc2      	ittt	gt
 800b9c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 800b9c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800b9ca:	bd70      	popgt	{r4, r5, r6, pc}
 800b9cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800b9d0:	f04f 0e00 	mov.w	lr, #0
 800b9d4:	3c01      	subs	r4, #1
 800b9d6:	f300 80ab 	bgt.w	800bb30 <__aeabi_dmul+0x238>
 800b9da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800b9de:	bfde      	ittt	le
 800b9e0:	2000      	movle	r0, #0
 800b9e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800b9e6:	bd70      	pople	{r4, r5, r6, pc}
 800b9e8:	f1c4 0400 	rsb	r4, r4, #0
 800b9ec:	3c20      	subs	r4, #32
 800b9ee:	da35      	bge.n	800ba5c <__aeabi_dmul+0x164>
 800b9f0:	340c      	adds	r4, #12
 800b9f2:	dc1b      	bgt.n	800ba2c <__aeabi_dmul+0x134>
 800b9f4:	f104 0414 	add.w	r4, r4, #20
 800b9f8:	f1c4 0520 	rsb	r5, r4, #32
 800b9fc:	fa00 f305 	lsl.w	r3, r0, r5
 800ba00:	fa20 f004 	lsr.w	r0, r0, r4
 800ba04:	fa01 f205 	lsl.w	r2, r1, r5
 800ba08:	ea40 0002 	orr.w	r0, r0, r2
 800ba0c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 800ba10:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800ba14:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800ba18:	fa21 f604 	lsr.w	r6, r1, r4
 800ba1c:	eb42 0106 	adc.w	r1, r2, r6
 800ba20:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800ba24:	bf08      	it	eq
 800ba26:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800ba2a:	bd70      	pop	{r4, r5, r6, pc}
 800ba2c:	f1c4 040c 	rsb	r4, r4, #12
 800ba30:	f1c4 0520 	rsb	r5, r4, #32
 800ba34:	fa00 f304 	lsl.w	r3, r0, r4
 800ba38:	fa20 f005 	lsr.w	r0, r0, r5
 800ba3c:	fa01 f204 	lsl.w	r2, r1, r4
 800ba40:	ea40 0002 	orr.w	r0, r0, r2
 800ba44:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800ba48:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800ba4c:	f141 0100 	adc.w	r1, r1, #0
 800ba50:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800ba54:	bf08      	it	eq
 800ba56:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800ba5a:	bd70      	pop	{r4, r5, r6, pc}
 800ba5c:	f1c4 0520 	rsb	r5, r4, #32
 800ba60:	fa00 f205 	lsl.w	r2, r0, r5
 800ba64:	ea4e 0e02 	orr.w	lr, lr, r2
 800ba68:	fa20 f304 	lsr.w	r3, r0, r4
 800ba6c:	fa01 f205 	lsl.w	r2, r1, r5
 800ba70:	ea43 0302 	orr.w	r3, r3, r2
 800ba74:	fa21 f004 	lsr.w	r0, r1, r4
 800ba78:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800ba7c:	fa21 f204 	lsr.w	r2, r1, r4
 800ba80:	ea20 0002 	bic.w	r0, r0, r2
 800ba84:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800ba88:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800ba8c:	bf08      	it	eq
 800ba8e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800ba92:	bd70      	pop	{r4, r5, r6, pc}
 800ba94:	f094 0f00 	teq	r4, #0
 800ba98:	d10f      	bne.n	800baba <__aeabi_dmul+0x1c2>
 800ba9a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800ba9e:	0040      	lsls	r0, r0, #1
 800baa0:	eb41 0101 	adc.w	r1, r1, r1
 800baa4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800baa8:	bf08      	it	eq
 800baaa:	3c01      	subeq	r4, #1
 800baac:	d0f7      	beq.n	800ba9e <__aeabi_dmul+0x1a6>
 800baae:	ea41 0106 	orr.w	r1, r1, r6
 800bab2:	f095 0f00 	teq	r5, #0
 800bab6:	bf18      	it	ne
 800bab8:	4770      	bxne	lr
 800baba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800babe:	0052      	lsls	r2, r2, #1
 800bac0:	eb43 0303 	adc.w	r3, r3, r3
 800bac4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800bac8:	bf08      	it	eq
 800baca:	3d01      	subeq	r5, #1
 800bacc:	d0f7      	beq.n	800babe <__aeabi_dmul+0x1c6>
 800bace:	ea43 0306 	orr.w	r3, r3, r6
 800bad2:	4770      	bx	lr
 800bad4:	ea94 0f0c 	teq	r4, ip
 800bad8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800badc:	bf18      	it	ne
 800bade:	ea95 0f0c 	teqne	r5, ip
 800bae2:	d00c      	beq.n	800bafe <__aeabi_dmul+0x206>
 800bae4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800bae8:	bf18      	it	ne
 800baea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800baee:	d1d1      	bne.n	800ba94 <__aeabi_dmul+0x19c>
 800baf0:	ea81 0103 	eor.w	r1, r1, r3
 800baf4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800baf8:	f04f 0000 	mov.w	r0, #0
 800bafc:	bd70      	pop	{r4, r5, r6, pc}
 800bafe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800bb02:	bf06      	itte	eq
 800bb04:	4610      	moveq	r0, r2
 800bb06:	4619      	moveq	r1, r3
 800bb08:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800bb0c:	d019      	beq.n	800bb42 <__aeabi_dmul+0x24a>
 800bb0e:	ea94 0f0c 	teq	r4, ip
 800bb12:	d102      	bne.n	800bb1a <__aeabi_dmul+0x222>
 800bb14:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800bb18:	d113      	bne.n	800bb42 <__aeabi_dmul+0x24a>
 800bb1a:	ea95 0f0c 	teq	r5, ip
 800bb1e:	d105      	bne.n	800bb2c <__aeabi_dmul+0x234>
 800bb20:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800bb24:	bf1c      	itt	ne
 800bb26:	4610      	movne	r0, r2
 800bb28:	4619      	movne	r1, r3
 800bb2a:	d10a      	bne.n	800bb42 <__aeabi_dmul+0x24a>
 800bb2c:	ea81 0103 	eor.w	r1, r1, r3
 800bb30:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800bb34:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800bb38:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800bb3c:	f04f 0000 	mov.w	r0, #0
 800bb40:	bd70      	pop	{r4, r5, r6, pc}
 800bb42:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800bb46:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800bb4a:	bd70      	pop	{r4, r5, r6, pc}

0800bb4c <__aeabi_ddiv>:
 800bb4c:	b570      	push	{r4, r5, r6, lr}
 800bb4e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800bb52:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800bb56:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800bb5a:	bf1d      	ittte	ne
 800bb5c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800bb60:	ea94 0f0c 	teqne	r4, ip
 800bb64:	ea95 0f0c 	teqne	r5, ip
 800bb68:	f000 f8a7 	bleq	800bcba <__aeabi_ddiv+0x16e>
 800bb6c:	eba4 0405 	sub.w	r4, r4, r5
 800bb70:	ea81 0e03 	eor.w	lr, r1, r3
 800bb74:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800bb78:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800bb7c:	f000 8088 	beq.w	800bc90 <__aeabi_ddiv+0x144>
 800bb80:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800bb84:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800bb88:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800bb8c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800bb90:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800bb94:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800bb98:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800bb9c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800bba0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800bba4:	429d      	cmp	r5, r3
 800bba6:	bf08      	it	eq
 800bba8:	4296      	cmpeq	r6, r2
 800bbaa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800bbae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800bbb2:	d202      	bcs.n	800bbba <__aeabi_ddiv+0x6e>
 800bbb4:	085b      	lsrs	r3, r3, #1
 800bbb6:	ea4f 0232 	mov.w	r2, r2, rrx
 800bbba:	1ab6      	subs	r6, r6, r2
 800bbbc:	eb65 0503 	sbc.w	r5, r5, r3
 800bbc0:	085b      	lsrs	r3, r3, #1
 800bbc2:	ea4f 0232 	mov.w	r2, r2, rrx
 800bbc6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800bbca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800bbce:	ebb6 0e02 	subs.w	lr, r6, r2
 800bbd2:	eb75 0e03 	sbcs.w	lr, r5, r3
 800bbd6:	bf22      	ittt	cs
 800bbd8:	1ab6      	subcs	r6, r6, r2
 800bbda:	4675      	movcs	r5, lr
 800bbdc:	ea40 000c 	orrcs.w	r0, r0, ip
 800bbe0:	085b      	lsrs	r3, r3, #1
 800bbe2:	ea4f 0232 	mov.w	r2, r2, rrx
 800bbe6:	ebb6 0e02 	subs.w	lr, r6, r2
 800bbea:	eb75 0e03 	sbcs.w	lr, r5, r3
 800bbee:	bf22      	ittt	cs
 800bbf0:	1ab6      	subcs	r6, r6, r2
 800bbf2:	4675      	movcs	r5, lr
 800bbf4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800bbf8:	085b      	lsrs	r3, r3, #1
 800bbfa:	ea4f 0232 	mov.w	r2, r2, rrx
 800bbfe:	ebb6 0e02 	subs.w	lr, r6, r2
 800bc02:	eb75 0e03 	sbcs.w	lr, r5, r3
 800bc06:	bf22      	ittt	cs
 800bc08:	1ab6      	subcs	r6, r6, r2
 800bc0a:	4675      	movcs	r5, lr
 800bc0c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800bc10:	085b      	lsrs	r3, r3, #1
 800bc12:	ea4f 0232 	mov.w	r2, r2, rrx
 800bc16:	ebb6 0e02 	subs.w	lr, r6, r2
 800bc1a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800bc1e:	bf22      	ittt	cs
 800bc20:	1ab6      	subcs	r6, r6, r2
 800bc22:	4675      	movcs	r5, lr
 800bc24:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800bc28:	ea55 0e06 	orrs.w	lr, r5, r6
 800bc2c:	d018      	beq.n	800bc60 <__aeabi_ddiv+0x114>
 800bc2e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800bc32:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800bc36:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800bc3a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800bc3e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800bc42:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800bc46:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800bc4a:	d1c0      	bne.n	800bbce <__aeabi_ddiv+0x82>
 800bc4c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800bc50:	d10b      	bne.n	800bc6a <__aeabi_ddiv+0x11e>
 800bc52:	ea41 0100 	orr.w	r1, r1, r0
 800bc56:	f04f 0000 	mov.w	r0, #0
 800bc5a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800bc5e:	e7b6      	b.n	800bbce <__aeabi_ddiv+0x82>
 800bc60:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800bc64:	bf04      	itt	eq
 800bc66:	4301      	orreq	r1, r0
 800bc68:	2000      	moveq	r0, #0
 800bc6a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800bc6e:	bf88      	it	hi
 800bc70:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800bc74:	f63f aeaf 	bhi.w	800b9d6 <__aeabi_dmul+0xde>
 800bc78:	ebb5 0c03 	subs.w	ip, r5, r3
 800bc7c:	bf04      	itt	eq
 800bc7e:	ebb6 0c02 	subseq.w	ip, r6, r2
 800bc82:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800bc86:	f150 0000 	adcs.w	r0, r0, #0
 800bc8a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800bc8e:	bd70      	pop	{r4, r5, r6, pc}
 800bc90:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800bc94:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800bc98:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800bc9c:	bfc2      	ittt	gt
 800bc9e:	ebd4 050c 	rsbsgt	r5, r4, ip
 800bca2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800bca6:	bd70      	popgt	{r4, r5, r6, pc}
 800bca8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800bcac:	f04f 0e00 	mov.w	lr, #0
 800bcb0:	3c01      	subs	r4, #1
 800bcb2:	e690      	b.n	800b9d6 <__aeabi_dmul+0xde>
 800bcb4:	ea45 0e06 	orr.w	lr, r5, r6
 800bcb8:	e68d      	b.n	800b9d6 <__aeabi_dmul+0xde>
 800bcba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800bcbe:	ea94 0f0c 	teq	r4, ip
 800bcc2:	bf08      	it	eq
 800bcc4:	ea95 0f0c 	teqeq	r5, ip
 800bcc8:	f43f af3b 	beq.w	800bb42 <__aeabi_dmul+0x24a>
 800bccc:	ea94 0f0c 	teq	r4, ip
 800bcd0:	d10a      	bne.n	800bce8 <__aeabi_ddiv+0x19c>
 800bcd2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800bcd6:	f47f af34 	bne.w	800bb42 <__aeabi_dmul+0x24a>
 800bcda:	ea95 0f0c 	teq	r5, ip
 800bcde:	f47f af25 	bne.w	800bb2c <__aeabi_dmul+0x234>
 800bce2:	4610      	mov	r0, r2
 800bce4:	4619      	mov	r1, r3
 800bce6:	e72c      	b.n	800bb42 <__aeabi_dmul+0x24a>
 800bce8:	ea95 0f0c 	teq	r5, ip
 800bcec:	d106      	bne.n	800bcfc <__aeabi_ddiv+0x1b0>
 800bcee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800bcf2:	f43f aefd 	beq.w	800baf0 <__aeabi_dmul+0x1f8>
 800bcf6:	4610      	mov	r0, r2
 800bcf8:	4619      	mov	r1, r3
 800bcfa:	e722      	b.n	800bb42 <__aeabi_dmul+0x24a>
 800bcfc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800bd00:	bf18      	it	ne
 800bd02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800bd06:	f47f aec5 	bne.w	800ba94 <__aeabi_dmul+0x19c>
 800bd0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800bd0e:	f47f af0d 	bne.w	800bb2c <__aeabi_dmul+0x234>
 800bd12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800bd16:	f47f aeeb 	bne.w	800baf0 <__aeabi_dmul+0x1f8>
 800bd1a:	e712      	b.n	800bb42 <__aeabi_dmul+0x24a>

0800bd1c <__gedf2>:
 800bd1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 800bd20:	e006      	b.n	800bd30 <__cmpdf2+0x4>
 800bd22:	bf00      	nop

0800bd24 <__ledf2>:
 800bd24:	f04f 0c01 	mov.w	ip, #1
 800bd28:	e002      	b.n	800bd30 <__cmpdf2+0x4>
 800bd2a:	bf00      	nop

0800bd2c <__cmpdf2>:
 800bd2c:	f04f 0c01 	mov.w	ip, #1
 800bd30:	f84d cd04 	str.w	ip, [sp, #-4]!
 800bd34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800bd38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800bd3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800bd40:	bf18      	it	ne
 800bd42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800bd46:	d01b      	beq.n	800bd80 <__cmpdf2+0x54>
 800bd48:	b001      	add	sp, #4
 800bd4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800bd4e:	bf0c      	ite	eq
 800bd50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800bd54:	ea91 0f03 	teqne	r1, r3
 800bd58:	bf02      	ittt	eq
 800bd5a:	ea90 0f02 	teqeq	r0, r2
 800bd5e:	2000      	moveq	r0, #0
 800bd60:	4770      	bxeq	lr
 800bd62:	f110 0f00 	cmn.w	r0, #0
 800bd66:	ea91 0f03 	teq	r1, r3
 800bd6a:	bf58      	it	pl
 800bd6c:	4299      	cmppl	r1, r3
 800bd6e:	bf08      	it	eq
 800bd70:	4290      	cmpeq	r0, r2
 800bd72:	bf2c      	ite	cs
 800bd74:	17d8      	asrcs	r0, r3, #31
 800bd76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800bd7a:	f040 0001 	orr.w	r0, r0, #1
 800bd7e:	4770      	bx	lr
 800bd80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800bd84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800bd88:	d102      	bne.n	800bd90 <__cmpdf2+0x64>
 800bd8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800bd8e:	d107      	bne.n	800bda0 <__cmpdf2+0x74>
 800bd90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800bd94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800bd98:	d1d6      	bne.n	800bd48 <__cmpdf2+0x1c>
 800bd9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800bd9e:	d0d3      	beq.n	800bd48 <__cmpdf2+0x1c>
 800bda0:	f85d 0b04 	ldr.w	r0, [sp], #4
 800bda4:	4770      	bx	lr
 800bda6:	bf00      	nop

0800bda8 <__aeabi_cdrcmple>:
 800bda8:	4684      	mov	ip, r0
 800bdaa:	4610      	mov	r0, r2
 800bdac:	4662      	mov	r2, ip
 800bdae:	468c      	mov	ip, r1
 800bdb0:	4619      	mov	r1, r3
 800bdb2:	4663      	mov	r3, ip
 800bdb4:	e000      	b.n	800bdb8 <__aeabi_cdcmpeq>
 800bdb6:	bf00      	nop

0800bdb8 <__aeabi_cdcmpeq>:
 800bdb8:	b501      	push	{r0, lr}
 800bdba:	f7ff ffb7 	bl	800bd2c <__cmpdf2>
 800bdbe:	2800      	cmp	r0, #0
 800bdc0:	bf48      	it	mi
 800bdc2:	f110 0f00 	cmnmi.w	r0, #0
 800bdc6:	bd01      	pop	{r0, pc}

0800bdc8 <__aeabi_dcmpeq>:
 800bdc8:	f84d ed08 	str.w	lr, [sp, #-8]!
 800bdcc:	f7ff fff4 	bl	800bdb8 <__aeabi_cdcmpeq>
 800bdd0:	bf0c      	ite	eq
 800bdd2:	2001      	moveq	r0, #1
 800bdd4:	2000      	movne	r0, #0
 800bdd6:	f85d fb08 	ldr.w	pc, [sp], #8
 800bdda:	bf00      	nop

0800bddc <__aeabi_dcmplt>:
 800bddc:	f84d ed08 	str.w	lr, [sp, #-8]!
 800bde0:	f7ff ffea 	bl	800bdb8 <__aeabi_cdcmpeq>
 800bde4:	bf34      	ite	cc
 800bde6:	2001      	movcc	r0, #1
 800bde8:	2000      	movcs	r0, #0
 800bdea:	f85d fb08 	ldr.w	pc, [sp], #8
 800bdee:	bf00      	nop

0800bdf0 <__aeabi_dcmple>:
 800bdf0:	f84d ed08 	str.w	lr, [sp, #-8]!
 800bdf4:	f7ff ffe0 	bl	800bdb8 <__aeabi_cdcmpeq>
 800bdf8:	bf94      	ite	ls
 800bdfa:	2001      	movls	r0, #1
 800bdfc:	2000      	movhi	r0, #0
 800bdfe:	f85d fb08 	ldr.w	pc, [sp], #8
 800be02:	bf00      	nop

0800be04 <__aeabi_dcmpge>:
 800be04:	f84d ed08 	str.w	lr, [sp, #-8]!
 800be08:	f7ff ffce 	bl	800bda8 <__aeabi_cdrcmple>
 800be0c:	bf94      	ite	ls
 800be0e:	2001      	movls	r0, #1
 800be10:	2000      	movhi	r0, #0
 800be12:	f85d fb08 	ldr.w	pc, [sp], #8
 800be16:	bf00      	nop

0800be18 <__aeabi_dcmpgt>:
 800be18:	f84d ed08 	str.w	lr, [sp, #-8]!
 800be1c:	f7ff ffc4 	bl	800bda8 <__aeabi_cdrcmple>
 800be20:	bf34      	ite	cc
 800be22:	2001      	movcc	r0, #1
 800be24:	2000      	movcs	r0, #0
 800be26:	f85d fb08 	ldr.w	pc, [sp], #8
 800be2a:	bf00      	nop

0800be2c <__aeabi_d2uiz>:
 800be2c:	004a      	lsls	r2, r1, #1
 800be2e:	d211      	bcs.n	800be54 <__aeabi_d2uiz+0x28>
 800be30:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800be34:	d211      	bcs.n	800be5a <__aeabi_d2uiz+0x2e>
 800be36:	d50d      	bpl.n	800be54 <__aeabi_d2uiz+0x28>
 800be38:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800be3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800be40:	d40e      	bmi.n	800be60 <__aeabi_d2uiz+0x34>
 800be42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800be46:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800be4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800be4e:	fa23 f002 	lsr.w	r0, r3, r2
 800be52:	4770      	bx	lr
 800be54:	f04f 0000 	mov.w	r0, #0
 800be58:	4770      	bx	lr
 800be5a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800be5e:	d102      	bne.n	800be66 <__aeabi_d2uiz+0x3a>
 800be60:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800be64:	4770      	bx	lr
 800be66:	f04f 0000 	mov.w	r0, #0
 800be6a:	4770      	bx	lr

0800be6c <memcpy>:
 800be6c:	4684      	mov	ip, r0
 800be6e:	ea41 0300 	orr.w	r3, r1, r0
 800be72:	f013 0303 	ands.w	r3, r3, #3
 800be76:	d16d      	bne.n	800bf54 <memcpy+0xe8>
 800be78:	3a40      	subs	r2, #64	; 0x40
 800be7a:	d341      	bcc.n	800bf00 <memcpy+0x94>
 800be7c:	f851 3b04 	ldr.w	r3, [r1], #4
 800be80:	f840 3b04 	str.w	r3, [r0], #4
 800be84:	f851 3b04 	ldr.w	r3, [r1], #4
 800be88:	f840 3b04 	str.w	r3, [r0], #4
 800be8c:	f851 3b04 	ldr.w	r3, [r1], #4
 800be90:	f840 3b04 	str.w	r3, [r0], #4
 800be94:	f851 3b04 	ldr.w	r3, [r1], #4
 800be98:	f840 3b04 	str.w	r3, [r0], #4
 800be9c:	f851 3b04 	ldr.w	r3, [r1], #4
 800bea0:	f840 3b04 	str.w	r3, [r0], #4
 800bea4:	f851 3b04 	ldr.w	r3, [r1], #4
 800bea8:	f840 3b04 	str.w	r3, [r0], #4
 800beac:	f851 3b04 	ldr.w	r3, [r1], #4
 800beb0:	f840 3b04 	str.w	r3, [r0], #4
 800beb4:	f851 3b04 	ldr.w	r3, [r1], #4
 800beb8:	f840 3b04 	str.w	r3, [r0], #4
 800bebc:	f851 3b04 	ldr.w	r3, [r1], #4
 800bec0:	f840 3b04 	str.w	r3, [r0], #4
 800bec4:	f851 3b04 	ldr.w	r3, [r1], #4
 800bec8:	f840 3b04 	str.w	r3, [r0], #4
 800becc:	f851 3b04 	ldr.w	r3, [r1], #4
 800bed0:	f840 3b04 	str.w	r3, [r0], #4
 800bed4:	f851 3b04 	ldr.w	r3, [r1], #4
 800bed8:	f840 3b04 	str.w	r3, [r0], #4
 800bedc:	f851 3b04 	ldr.w	r3, [r1], #4
 800bee0:	f840 3b04 	str.w	r3, [r0], #4
 800bee4:	f851 3b04 	ldr.w	r3, [r1], #4
 800bee8:	f840 3b04 	str.w	r3, [r0], #4
 800beec:	f851 3b04 	ldr.w	r3, [r1], #4
 800bef0:	f840 3b04 	str.w	r3, [r0], #4
 800bef4:	f851 3b04 	ldr.w	r3, [r1], #4
 800bef8:	f840 3b04 	str.w	r3, [r0], #4
 800befc:	3a40      	subs	r2, #64	; 0x40
 800befe:	d2bd      	bcs.n	800be7c <memcpy+0x10>
 800bf00:	3230      	adds	r2, #48	; 0x30
 800bf02:	d311      	bcc.n	800bf28 <memcpy+0xbc>
 800bf04:	f851 3b04 	ldr.w	r3, [r1], #4
 800bf08:	f840 3b04 	str.w	r3, [r0], #4
 800bf0c:	f851 3b04 	ldr.w	r3, [r1], #4
 800bf10:	f840 3b04 	str.w	r3, [r0], #4
 800bf14:	f851 3b04 	ldr.w	r3, [r1], #4
 800bf18:	f840 3b04 	str.w	r3, [r0], #4
 800bf1c:	f851 3b04 	ldr.w	r3, [r1], #4
 800bf20:	f840 3b04 	str.w	r3, [r0], #4
 800bf24:	3a10      	subs	r2, #16
 800bf26:	d2ed      	bcs.n	800bf04 <memcpy+0x98>
 800bf28:	320c      	adds	r2, #12
 800bf2a:	d305      	bcc.n	800bf38 <memcpy+0xcc>
 800bf2c:	f851 3b04 	ldr.w	r3, [r1], #4
 800bf30:	f840 3b04 	str.w	r3, [r0], #4
 800bf34:	3a04      	subs	r2, #4
 800bf36:	d2f9      	bcs.n	800bf2c <memcpy+0xc0>
 800bf38:	3204      	adds	r2, #4
 800bf3a:	d008      	beq.n	800bf4e <memcpy+0xe2>
 800bf3c:	07d2      	lsls	r2, r2, #31
 800bf3e:	bf1c      	itt	ne
 800bf40:	f811 3b01 	ldrbne.w	r3, [r1], #1
 800bf44:	f800 3b01 	strbne.w	r3, [r0], #1
 800bf48:	d301      	bcc.n	800bf4e <memcpy+0xe2>
 800bf4a:	880b      	ldrh	r3, [r1, #0]
 800bf4c:	8003      	strh	r3, [r0, #0]
 800bf4e:	4660      	mov	r0, ip
 800bf50:	4770      	bx	lr
 800bf52:	bf00      	nop
 800bf54:	2a08      	cmp	r2, #8
 800bf56:	d313      	bcc.n	800bf80 <memcpy+0x114>
 800bf58:	078b      	lsls	r3, r1, #30
 800bf5a:	d08d      	beq.n	800be78 <memcpy+0xc>
 800bf5c:	f010 0303 	ands.w	r3, r0, #3
 800bf60:	d08a      	beq.n	800be78 <memcpy+0xc>
 800bf62:	f1c3 0304 	rsb	r3, r3, #4
 800bf66:	1ad2      	subs	r2, r2, r3
 800bf68:	07db      	lsls	r3, r3, #31
 800bf6a:	bf1c      	itt	ne
 800bf6c:	f811 3b01 	ldrbne.w	r3, [r1], #1
 800bf70:	f800 3b01 	strbne.w	r3, [r0], #1
 800bf74:	d380      	bcc.n	800be78 <memcpy+0xc>
 800bf76:	f831 3b02 	ldrh.w	r3, [r1], #2
 800bf7a:	f820 3b02 	strh.w	r3, [r0], #2
 800bf7e:	e77b      	b.n	800be78 <memcpy+0xc>
 800bf80:	3a04      	subs	r2, #4
 800bf82:	d3d9      	bcc.n	800bf38 <memcpy+0xcc>
 800bf84:	3a01      	subs	r2, #1
 800bf86:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bf8a:	f800 3b01 	strb.w	r3, [r0], #1
 800bf8e:	d2f9      	bcs.n	800bf84 <memcpy+0x118>
 800bf90:	780b      	ldrb	r3, [r1, #0]
 800bf92:	7003      	strb	r3, [r0, #0]
 800bf94:	784b      	ldrb	r3, [r1, #1]
 800bf96:	7043      	strb	r3, [r0, #1]
 800bf98:	788b      	ldrb	r3, [r1, #2]
 800bf9a:	7083      	strb	r3, [r0, #2]
 800bf9c:	4660      	mov	r0, ip
 800bf9e:	4770      	bx	lr

0800bfa0 <strcmp>:
 800bfa0:	ea40 0c01 	orr.w	ip, r0, r1
 800bfa4:	f01c 0f07 	tst.w	ip, #7
 800bfa8:	d123      	bne.n	800bff2 <strcmp+0x52>
 800bfaa:	f1bd 0d10 	subs.w	sp, sp, #16
 800bfae:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800bfb2:	e9cd 6700 	strd	r6, r7, [sp]
 800bfb6:	f06f 0600 	mvn.w	r6, #0
 800bfba:	f04f 0700 	mov.w	r7, #0
 800bfbe:	bf00      	nop
 800bfc0:	e8f0 2302 	ldrd	r2, r3, [r0], #8
 800bfc4:	e8f1 4502 	ldrd	r4, r5, [r1], #8
 800bfc8:	42a2      	cmp	r2, r4
 800bfca:	fa82 fc46 	uadd8	ip, r2, r6
 800bfce:	faa7 fc86 	sel	ip, r7, r6
 800bfd2:	bf08      	it	eq
 800bfd4:	f1bc 0f00 	cmpeq.w	ip, #0
 800bfd8:	f040 80d7 	bne.w	800c18a <strcmp+0x1ea>
 800bfdc:	42ab      	cmp	r3, r5
 800bfde:	fa83 fc46 	uadd8	ip, r3, r6
 800bfe2:	faa7 fc86 	sel	ip, r7, r6
 800bfe6:	bf08      	it	eq
 800bfe8:	f1bc 0f00 	cmpeq.w	ip, #0
 800bfec:	f040 80ca 	bne.w	800c184 <strcmp+0x1e4>
 800bff0:	e7e6      	b.n	800bfc0 <strcmp+0x20>
 800bff2:	f010 0c03 	ands.w	ip, r0, #3
 800bff6:	d021      	beq.n	800c03c <strcmp+0x9c>
 800bff8:	f020 0003 	bic.w	r0, r0, #3
 800bffc:	f850 2b04 	ldr.w	r2, [r0], #4
 800c000:	ea5f 7ccc 	movs.w	ip, ip, lsl #31
 800c004:	d008      	beq.n	800c018 <strcmp+0x78>
 800c006:	d20f      	bcs.n	800c028 <strcmp+0x88>
 800c008:	f811 cb01 	ldrb.w	ip, [r1], #1
 800c00c:	fa5f f392 	uxtb.w	r3, r2, ror #8
 800c010:	ebb3 0c0c 	subs.w	ip, r3, ip
 800c014:	d110      	bne.n	800c038 <strcmp+0x98>
 800c016:	b17b      	cbz	r3, 800c038 <strcmp+0x98>
 800c018:	f811 cb01 	ldrb.w	ip, [r1], #1
 800c01c:	fa5f f3a2 	uxtb.w	r3, r2, ror #16
 800c020:	ebb3 0c0c 	subs.w	ip, r3, ip
 800c024:	d108      	bne.n	800c038 <strcmp+0x98>
 800c026:	b13b      	cbz	r3, 800c038 <strcmp+0x98>
 800c028:	f811 cb01 	ldrb.w	ip, [r1], #1
 800c02c:	fa5f f3b2 	uxtb.w	r3, r2, ror #24
 800c030:	ebb3 0c0c 	subs.w	ip, r3, ip
 800c034:	d100      	bne.n	800c038 <strcmp+0x98>
 800c036:	b90b      	cbnz	r3, 800c03c <strcmp+0x9c>
 800c038:	4660      	mov	r0, ip
 800c03a:	4770      	bx	lr
 800c03c:	f1bd 0d10 	subs.w	sp, sp, #16
 800c040:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800c044:	e9cd 6700 	strd	r6, r7, [sp]
 800c048:	f06f 0600 	mvn.w	r6, #0
 800c04c:	f04f 0700 	mov.w	r7, #0
 800c050:	f011 0c03 	ands.w	ip, r1, #3
 800c054:	d12d      	bne.n	800c0b2 <strcmp+0x112>
 800c056:	f010 0f04 	tst.w	r0, #4
 800c05a:	d00d      	beq.n	800c078 <strcmp+0xd8>
 800c05c:	f850 2b04 	ldr.w	r2, [r0], #4
 800c060:	f851 4b04 	ldr.w	r4, [r1], #4
 800c064:	42a2      	cmp	r2, r4
 800c066:	fa82 fc46 	uadd8	ip, r2, r6
 800c06a:	faa7 fc86 	sel	ip, r7, r6
 800c06e:	bf08      	it	eq
 800c070:	f1bc 0f00 	cmpeq.w	ip, #0
 800c074:	f040 8089 	bne.w	800c18a <strcmp+0x1ea>
 800c078:	f011 0f04 	tst.w	r1, #4
 800c07c:	d09f      	beq.n	800bfbe <strcmp+0x1e>
 800c07e:	f851 5b04 	ldr.w	r5, [r1], #4
 800c082:	bf00      	nop
 800c084:	e8f0 2302 	ldrd	r2, r3, [r0], #8
 800c088:	42aa      	cmp	r2, r5
 800c08a:	fa82 fc46 	uadd8	ip, r2, r6
 800c08e:	faa7 fc86 	sel	ip, r7, r6
 800c092:	bf08      	it	eq
 800c094:	f1bc 0f00 	cmpeq.w	ip, #0
 800c098:	d171      	bne.n	800c17e <strcmp+0x1de>
 800c09a:	e8f1 4502 	ldrd	r4, r5, [r1], #8
 800c09e:	42a3      	cmp	r3, r4
 800c0a0:	fa83 fc46 	uadd8	ip, r3, r6
 800c0a4:	faa7 fc86 	sel	ip, r7, r6
 800c0a8:	bf08      	it	eq
 800c0aa:	f1bc 0f00 	cmpeq.w	ip, #0
 800c0ae:	d163      	bne.n	800c178 <strcmp+0x1d8>
 800c0b0:	e7e8      	b.n	800c084 <strcmp+0xe4>
 800c0b2:	f021 0103 	bic.w	r1, r1, #3
 800c0b6:	f1bc 0f02 	cmp.w	ip, #2
 800c0ba:	d01e      	beq.n	800c0fa <strcmp+0x15a>
 800c0bc:	da3b      	bge.n	800c136 <strcmp+0x196>
 800c0be:	f851 5b04 	ldr.w	r5, [r1], #4
 800c0c2:	bf00      	nop
 800c0c4:	f850 3b04 	ldr.w	r3, [r0], #4
 800c0c8:	ea4f 2515 	mov.w	r5, r5, lsr #8
 800c0cc:	fa83 fc46 	uadd8	ip, r3, r6
 800c0d0:	faa7 fc86 	sel	ip, r7, r6
 800c0d4:	ebb7 2f0c 	cmp.w	r7, ip, lsl #8
 800c0d8:	ea03 2216 	and.w	r2, r3, r6, lsr #8
 800c0dc:	bf08      	it	eq
 800c0de:	42aa      	cmpeq	r2, r5
 800c0e0:	d14d      	bne.n	800c17e <strcmp+0x1de>
 800c0e2:	f851 5b04 	ldr.w	r5, [r1], #4
 800c0e6:	f1bc 0f00 	cmp.w	ip, #0
 800c0ea:	ea82 0303 	eor.w	r3, r2, r3
 800c0ee:	ea4f 6205 	mov.w	r2, r5, lsl #24
 800c0f2:	bf08      	it	eq
 800c0f4:	4293      	cmpeq	r3, r2
 800c0f6:	d13c      	bne.n	800c172 <strcmp+0x1d2>
 800c0f8:	e7e4      	b.n	800c0c4 <strcmp+0x124>
 800c0fa:	f851 5b04 	ldr.w	r5, [r1], #4
 800c0fe:	bf00      	nop
 800c100:	f850 3b04 	ldr.w	r3, [r0], #4
 800c104:	ea4f 4515 	mov.w	r5, r5, lsr #16
 800c108:	fa83 fc46 	uadd8	ip, r3, r6
 800c10c:	faa7 fc86 	sel	ip, r7, r6
 800c110:	ebb7 4f0c 	cmp.w	r7, ip, lsl #16
 800c114:	ea03 4216 	and.w	r2, r3, r6, lsr #16
 800c118:	bf08      	it	eq
 800c11a:	42aa      	cmpeq	r2, r5
 800c11c:	d12f      	bne.n	800c17e <strcmp+0x1de>
 800c11e:	f851 5b04 	ldr.w	r5, [r1], #4
 800c122:	f1bc 0f00 	cmp.w	ip, #0
 800c126:	ea82 0303 	eor.w	r3, r2, r3
 800c12a:	ea4f 4205 	mov.w	r2, r5, lsl #16
 800c12e:	bf08      	it	eq
 800c130:	4293      	cmpeq	r3, r2
 800c132:	d11e      	bne.n	800c172 <strcmp+0x1d2>
 800c134:	e7e4      	b.n	800c100 <strcmp+0x160>
 800c136:	f851 5b04 	ldr.w	r5, [r1], #4
 800c13a:	bf00      	nop
 800c13c:	f850 3b04 	ldr.w	r3, [r0], #4
 800c140:	ea4f 6515 	mov.w	r5, r5, lsr #24
 800c144:	fa83 fc46 	uadd8	ip, r3, r6
 800c148:	faa7 fc86 	sel	ip, r7, r6
 800c14c:	ebb7 6f0c 	cmp.w	r7, ip, lsl #24
 800c150:	ea03 6216 	and.w	r2, r3, r6, lsr #24
 800c154:	bf08      	it	eq
 800c156:	42aa      	cmpeq	r2, r5
 800c158:	d111      	bne.n	800c17e <strcmp+0x1de>
 800c15a:	f851 5b04 	ldr.w	r5, [r1], #4
 800c15e:	f1bc 0f00 	cmp.w	ip, #0
 800c162:	ea82 0303 	eor.w	r3, r2, r3
 800c166:	ea4f 2205 	mov.w	r2, r5, lsl #8
 800c16a:	bf08      	it	eq
 800c16c:	4293      	cmpeq	r3, r2
 800c16e:	d100      	bne.n	800c172 <strcmp+0x1d2>
 800c170:	e7e4      	b.n	800c13c <strcmp+0x19c>
 800c172:	ba19      	rev	r1, r3
 800c174:	ba12      	rev	r2, r2
 800c176:	e00a      	b.n	800c18e <strcmp+0x1ee>
 800c178:	ba19      	rev	r1, r3
 800c17a:	ba22      	rev	r2, r4
 800c17c:	e007      	b.n	800c18e <strcmp+0x1ee>
 800c17e:	ba11      	rev	r1, r2
 800c180:	ba2a      	rev	r2, r5
 800c182:	e004      	b.n	800c18e <strcmp+0x1ee>
 800c184:	ba19      	rev	r1, r3
 800c186:	ba2a      	rev	r2, r5
 800c188:	e001      	b.n	800c18e <strcmp+0x1ee>
 800c18a:	ba11      	rev	r1, r2
 800c18c:	ba22      	rev	r2, r4
 800c18e:	fa9c f08c 	rev.w	r0, ip
 800c192:	e9dd 6700 	ldrd	r6, r7, [sp]
 800c196:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800c19a:	f11d 0d10 	adds.w	sp, sp, #16
 800c19e:	b138      	cbz	r0, 800c1b0 <strcmp+0x210>
 800c1a0:	fab0 f080 	clz	r0, r0
 800c1a4:	f1c0 0018 	rsb	r0, r0, #24
 800c1a8:	fa21 f100 	lsr.w	r1, r1, r0
 800c1ac:	fa22 f200 	lsr.w	r2, r2, r0
 800c1b0:	2001      	movs	r0, #1
 800c1b2:	4291      	cmp	r1, r2
 800c1b4:	bf98      	it	ls
 800c1b6:	4180      	sbcls	r0, r0
 800c1b8:	4770      	bx	lr
 800c1ba:	bf00      	nop

0800c1bc <__aeabi_d2iz>:
 800c1bc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800c1c0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800c1c4:	d215      	bcs.n	800c1f2 <__aeabi_d2iz+0x36>
 800c1c6:	d511      	bpl.n	800c1ec <__aeabi_d2iz+0x30>
 800c1c8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800c1cc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800c1d0:	d912      	bls.n	800c1f8 <__aeabi_d2iz+0x3c>
 800c1d2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800c1d6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800c1da:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800c1de:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800c1e2:	fa23 f002 	lsr.w	r0, r3, r2
 800c1e6:	bf18      	it	ne
 800c1e8:	4240      	negne	r0, r0
 800c1ea:	4770      	bx	lr
 800c1ec:	f04f 0000 	mov.w	r0, #0
 800c1f0:	4770      	bx	lr
 800c1f2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800c1f6:	d105      	bne.n	800c204 <__aeabi_d2iz+0x48>
 800c1f8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 800c1fc:	bf08      	it	eq
 800c1fe:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800c202:	4770      	bx	lr
 800c204:	f04f 0000 	mov.w	r0, #0
 800c208:	4770      	bx	lr
 800c20a:	bf00      	nop

0800c20c <__aeabi_uldivmod>:
 800c20c:	b94b      	cbnz	r3, 800c222 <__aeabi_uldivmod+0x16>
 800c20e:	b942      	cbnz	r2, 800c222 <__aeabi_uldivmod+0x16>
 800c210:	2900      	cmp	r1, #0
 800c212:	bf08      	it	eq
 800c214:	2800      	cmpeq	r0, #0
 800c216:	d002      	beq.n	800c21e <__aeabi_uldivmod+0x12>
 800c218:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800c21c:	4608      	mov	r0, r1
 800c21e:	f000 b83b 	b.w	800c298 <__aeabi_idiv0>
 800c222:	b082      	sub	sp, #8
 800c224:	46ec      	mov	ip, sp
 800c226:	e92d 5000 	stmdb	sp!, {ip, lr}
 800c22a:	f000 f81d 	bl	800c268 <__gnu_uldivmod_helper>
 800c22e:	f8dd e004 	ldr.w	lr, [sp, #4]
 800c232:	b002      	add	sp, #8
 800c234:	bc0c      	pop	{r2, r3}
 800c236:	4770      	bx	lr

0800c238 <__gnu_ldivmod_helper>:
 800c238:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c23c:	9c06      	ldr	r4, [sp, #24]
 800c23e:	4615      	mov	r5, r2
 800c240:	4606      	mov	r6, r0
 800c242:	460f      	mov	r7, r1
 800c244:	4698      	mov	r8, r3
 800c246:	f000 f829 	bl	800c29c <__divdi3>
 800c24a:	fb05 f301 	mul.w	r3, r5, r1
 800c24e:	fb00 3808 	mla	r8, r0, r8, r3
 800c252:	fba5 2300 	umull	r2, r3, r5, r0
 800c256:	4443      	add	r3, r8
 800c258:	1ab2      	subs	r2, r6, r2
 800c25a:	eb67 0303 	sbc.w	r3, r7, r3
 800c25e:	e9c4 2300 	strd	r2, r3, [r4]
 800c262:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c266:	bf00      	nop

0800c268 <__gnu_uldivmod_helper>:
 800c268:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c26c:	9c06      	ldr	r4, [sp, #24]
 800c26e:	4615      	mov	r5, r2
 800c270:	4606      	mov	r6, r0
 800c272:	460f      	mov	r7, r1
 800c274:	4698      	mov	r8, r3
 800c276:	f000 f967 	bl	800c548 <__udivdi3>
 800c27a:	fb00 f808 	mul.w	r8, r0, r8
 800c27e:	fba0 2305 	umull	r2, r3, r0, r5
 800c282:	fb05 8801 	mla	r8, r5, r1, r8
 800c286:	4443      	add	r3, r8
 800c288:	1ab2      	subs	r2, r6, r2
 800c28a:	eb67 0303 	sbc.w	r3, r7, r3
 800c28e:	e9c4 2300 	strd	r2, r3, [r4]
 800c292:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c296:	bf00      	nop

0800c298 <__aeabi_idiv0>:
 800c298:	4770      	bx	lr
 800c29a:	bf00      	nop

0800c29c <__divdi3>:
 800c29c:	2900      	cmp	r1, #0
 800c29e:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800c2a2:	bfa8      	it	ge
 800c2a4:	2600      	movge	r6, #0
 800c2a6:	f2c0 80a9 	blt.w	800c3fc <__divdi3+0x160>
 800c2aa:	2b00      	cmp	r3, #0
 800c2ac:	f2c0 80a1 	blt.w	800c3f2 <__divdi3+0x156>
 800c2b0:	4689      	mov	r9, r1
 800c2b2:	4690      	mov	r8, r2
 800c2b4:	469c      	mov	ip, r3
 800c2b6:	4614      	mov	r4, r2
 800c2b8:	4605      	mov	r5, r0
 800c2ba:	460f      	mov	r7, r1
 800c2bc:	2b00      	cmp	r3, #0
 800c2be:	d147      	bne.n	800c350 <__divdi3+0xb4>
 800c2c0:	428a      	cmp	r2, r1
 800c2c2:	d95b      	bls.n	800c37c <__divdi3+0xe0>
 800c2c4:	fab2 f382 	clz	r3, r2
 800c2c8:	b153      	cbz	r3, 800c2e0 <__divdi3+0x44>
 800c2ca:	f1c3 0220 	rsb	r2, r3, #32
 800c2ce:	fa01 f703 	lsl.w	r7, r1, r3
 800c2d2:	fa20 f202 	lsr.w	r2, r0, r2
 800c2d6:	fa08 f403 	lsl.w	r4, r8, r3
 800c2da:	4317      	orrs	r7, r2
 800c2dc:	fa00 f503 	lsl.w	r5, r0, r3
 800c2e0:	0c21      	lsrs	r1, r4, #16
 800c2e2:	fbb7 f2f1 	udiv	r2, r7, r1
 800c2e6:	0c2b      	lsrs	r3, r5, #16
 800c2e8:	fb01 7c12 	mls	ip, r1, r2, r7
 800c2ec:	b2a0      	uxth	r0, r4
 800c2ee:	ea43 470c 	orr.w	r7, r3, ip, lsl #16
 800c2f2:	fb00 f302 	mul.w	r3, r0, r2
 800c2f6:	42bb      	cmp	r3, r7
 800c2f8:	d909      	bls.n	800c30e <__divdi3+0x72>
 800c2fa:	193f      	adds	r7, r7, r4
 800c2fc:	f102 3cff 	add.w	ip, r2, #4294967295	; 0xffffffff
 800c300:	d204      	bcs.n	800c30c <__divdi3+0x70>
 800c302:	42bb      	cmp	r3, r7
 800c304:	bf84      	itt	hi
 800c306:	3a02      	subhi	r2, #2
 800c308:	193f      	addhi	r7, r7, r4
 800c30a:	d800      	bhi.n	800c30e <__divdi3+0x72>
 800c30c:	4662      	mov	r2, ip
 800c30e:	1aff      	subs	r7, r7, r3
 800c310:	fbb7 f3f1 	udiv	r3, r7, r1
 800c314:	b2ad      	uxth	r5, r5
 800c316:	fb01 7113 	mls	r1, r1, r3, r7
 800c31a:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
 800c31e:	fb00 f003 	mul.w	r0, r0, r3
 800c322:	4288      	cmp	r0, r1
 800c324:	d908      	bls.n	800c338 <__divdi3+0x9c>
 800c326:	1909      	adds	r1, r1, r4
 800c328:	f103 37ff 	add.w	r7, r3, #4294967295	; 0xffffffff
 800c32c:	d203      	bcs.n	800c336 <__divdi3+0x9a>
 800c32e:	4288      	cmp	r0, r1
 800c330:	bf88      	it	hi
 800c332:	3b02      	subhi	r3, #2
 800c334:	d800      	bhi.n	800c338 <__divdi3+0x9c>
 800c336:	463b      	mov	r3, r7
 800c338:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c33c:	2200      	movs	r2, #0
 800c33e:	4618      	mov	r0, r3
 800c340:	4611      	mov	r1, r2
 800c342:	b116      	cbz	r6, 800c34a <__divdi3+0xae>
 800c344:	4240      	negs	r0, r0
 800c346:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800c34a:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800c34e:	4770      	bx	lr
 800c350:	428b      	cmp	r3, r1
 800c352:	bf84      	itt	hi
 800c354:	2200      	movhi	r2, #0
 800c356:	4613      	movhi	r3, r2
 800c358:	d8f1      	bhi.n	800c33e <__divdi3+0xa2>
 800c35a:	fabc f18c 	clz	r1, ip
 800c35e:	2900      	cmp	r1, #0
 800c360:	f040 8090 	bne.w	800c484 <__divdi3+0x1e8>
 800c364:	45cc      	cmp	ip, r9
 800c366:	bf28      	it	cs
 800c368:	4580      	cmpcs	r8, r0
 800c36a:	bf8c      	ite	hi
 800c36c:	2200      	movhi	r2, #0
 800c36e:	2201      	movls	r2, #1
 800c370:	bf9c      	itt	ls
 800c372:	2301      	movls	r3, #1
 800c374:	460a      	movls	r2, r1
 800c376:	d9e2      	bls.n	800c33e <__divdi3+0xa2>
 800c378:	4613      	mov	r3, r2
 800c37a:	e7e0      	b.n	800c33e <__divdi3+0xa2>
 800c37c:	b912      	cbnz	r2, 800c384 <__divdi3+0xe8>
 800c37e:	2301      	movs	r3, #1
 800c380:	fbb3 f4f2 	udiv	r4, r3, r2
 800c384:	fab4 f384 	clz	r3, r4
 800c388:	2b00      	cmp	r3, #0
 800c38a:	d13d      	bne.n	800c408 <__divdi3+0x16c>
 800c38c:	1b3f      	subs	r7, r7, r4
 800c38e:	0c20      	lsrs	r0, r4, #16
 800c390:	fa1f fc84 	uxth.w	ip, r4
 800c394:	2201      	movs	r2, #1
 800c396:	fbb7 f1f0 	udiv	r1, r7, r0
 800c39a:	0c2b      	lsrs	r3, r5, #16
 800c39c:	fb00 7711 	mls	r7, r0, r1, r7
 800c3a0:	ea43 4707 	orr.w	r7, r3, r7, lsl #16
 800c3a4:	fb0c f301 	mul.w	r3, ip, r1
 800c3a8:	42bb      	cmp	r3, r7
 800c3aa:	d90a      	bls.n	800c3c2 <__divdi3+0x126>
 800c3ac:	193f      	adds	r7, r7, r4
 800c3ae:	f101 38ff 	add.w	r8, r1, #4294967295	; 0xffffffff
 800c3b2:	f080 80c1 	bcs.w	800c538 <__divdi3+0x29c>
 800c3b6:	42bb      	cmp	r3, r7
 800c3b8:	bf84      	itt	hi
 800c3ba:	3902      	subhi	r1, #2
 800c3bc:	193f      	addhi	r7, r7, r4
 800c3be:	f240 80bb 	bls.w	800c538 <__divdi3+0x29c>
 800c3c2:	1aff      	subs	r7, r7, r3
 800c3c4:	fbb7 f3f0 	udiv	r3, r7, r0
 800c3c8:	b2ad      	uxth	r5, r5
 800c3ca:	fb00 7013 	mls	r0, r0, r3, r7
 800c3ce:	ea45 4000 	orr.w	r0, r5, r0, lsl #16
 800c3d2:	fb0c fc03 	mul.w	ip, ip, r3
 800c3d6:	4584      	cmp	ip, r0
 800c3d8:	d908      	bls.n	800c3ec <__divdi3+0x150>
 800c3da:	1900      	adds	r0, r0, r4
 800c3dc:	f103 37ff 	add.w	r7, r3, #4294967295	; 0xffffffff
 800c3e0:	d203      	bcs.n	800c3ea <__divdi3+0x14e>
 800c3e2:	4584      	cmp	ip, r0
 800c3e4:	bf88      	it	hi
 800c3e6:	3b02      	subhi	r3, #2
 800c3e8:	d800      	bhi.n	800c3ec <__divdi3+0x150>
 800c3ea:	463b      	mov	r3, r7
 800c3ec:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800c3f0:	e7a5      	b.n	800c33e <__divdi3+0xa2>
 800c3f2:	43f6      	mvns	r6, r6
 800c3f4:	4252      	negs	r2, r2
 800c3f6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800c3fa:	e759      	b.n	800c2b0 <__divdi3+0x14>
 800c3fc:	4240      	negs	r0, r0
 800c3fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800c402:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 800c406:	e750      	b.n	800c2aa <__divdi3+0xe>
 800c408:	409c      	lsls	r4, r3
 800c40a:	f1c3 0220 	rsb	r2, r3, #32
 800c40e:	fa27 f102 	lsr.w	r1, r7, r2
 800c412:	0c20      	lsrs	r0, r4, #16
 800c414:	fa25 f202 	lsr.w	r2, r5, r2
 800c418:	409f      	lsls	r7, r3
 800c41a:	4317      	orrs	r7, r2
 800c41c:	fbb1 f2f0 	udiv	r2, r1, r0
 800c420:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800c424:	fb00 1112 	mls	r1, r0, r2, r1
 800c428:	fa1f fc84 	uxth.w	ip, r4
 800c42c:	ea48 4101 	orr.w	r1, r8, r1, lsl #16
 800c430:	fb0c f802 	mul.w	r8, ip, r2
 800c434:	4588      	cmp	r8, r1
 800c436:	fa05 f503 	lsl.w	r5, r5, r3
 800c43a:	d908      	bls.n	800c44e <__divdi3+0x1b2>
 800c43c:	1909      	adds	r1, r1, r4
 800c43e:	f102 33ff 	add.w	r3, r2, #4294967295	; 0xffffffff
 800c442:	d27f      	bcs.n	800c544 <__divdi3+0x2a8>
 800c444:	4588      	cmp	r8, r1
 800c446:	bf84      	itt	hi
 800c448:	3a02      	subhi	r2, #2
 800c44a:	1909      	addhi	r1, r1, r4
 800c44c:	d97a      	bls.n	800c544 <__divdi3+0x2a8>
 800c44e:	ebc8 0101 	rsb	r1, r8, r1
 800c452:	fbb1 f3f0 	udiv	r3, r1, r0
 800c456:	fb00 1113 	mls	r1, r0, r3, r1
 800c45a:	b2bf      	uxth	r7, r7
 800c45c:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800c460:	fb0c f103 	mul.w	r1, ip, r3
 800c464:	42b9      	cmp	r1, r7
 800c466:	d909      	bls.n	800c47c <__divdi3+0x1e0>
 800c468:	193f      	adds	r7, r7, r4
 800c46a:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 800c46e:	d204      	bcs.n	800c47a <__divdi3+0x1de>
 800c470:	42b9      	cmp	r1, r7
 800c472:	bf84      	itt	hi
 800c474:	3b02      	subhi	r3, #2
 800c476:	193f      	addhi	r7, r7, r4
 800c478:	d800      	bhi.n	800c47c <__divdi3+0x1e0>
 800c47a:	4643      	mov	r3, r8
 800c47c:	1a7f      	subs	r7, r7, r1
 800c47e:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 800c482:	e788      	b.n	800c396 <__divdi3+0xfa>
 800c484:	f1c1 0320 	rsb	r3, r1, #32
 800c488:	fa28 f203 	lsr.w	r2, r8, r3
 800c48c:	fa0c fc01 	lsl.w	ip, ip, r1
 800c490:	ea42 0c0c 	orr.w	ip, r2, ip
 800c494:	fa29 f403 	lsr.w	r4, r9, r3
 800c498:	ea4f 4a1c 	mov.w	sl, ip, lsr #16
 800c49c:	fa20 f303 	lsr.w	r3, r0, r3
 800c4a0:	fa09 f901 	lsl.w	r9, r9, r1
 800c4a4:	ea43 0009 	orr.w	r0, r3, r9
 800c4a8:	fbb4 f7fa 	udiv	r7, r4, sl
 800c4ac:	fb0a 4417 	mls	r4, sl, r7, r4
 800c4b0:	0c03      	lsrs	r3, r0, #16
 800c4b2:	fa1f f98c 	uxth.w	r9, ip
 800c4b6:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800c4ba:	fb09 fb07 	mul.w	fp, r9, r7
 800c4be:	45a3      	cmp	fp, r4
 800c4c0:	fa08 f201 	lsl.w	r2, r8, r1
 800c4c4:	d909      	bls.n	800c4da <__divdi3+0x23e>
 800c4c6:	eb14 040c 	adds.w	r4, r4, ip
 800c4ca:	f107 33ff 	add.w	r3, r7, #4294967295	; 0xffffffff
 800c4ce:	d237      	bcs.n	800c540 <__divdi3+0x2a4>
 800c4d0:	45a3      	cmp	fp, r4
 800c4d2:	bf84      	itt	hi
 800c4d4:	3f02      	subhi	r7, #2
 800c4d6:	4464      	addhi	r4, ip
 800c4d8:	d932      	bls.n	800c540 <__divdi3+0x2a4>
 800c4da:	ebcb 0404 	rsb	r4, fp, r4
 800c4de:	fbb4 f3fa 	udiv	r3, r4, sl
 800c4e2:	fb0a 4413 	mls	r4, sl, r3, r4
 800c4e6:	b280      	uxth	r0, r0
 800c4e8:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800c4ec:	fb09 f403 	mul.w	r4, r9, r3
 800c4f0:	4284      	cmp	r4, r0
 800c4f2:	d909      	bls.n	800c508 <__divdi3+0x26c>
 800c4f4:	eb10 000c 	adds.w	r0, r0, ip
 800c4f8:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 800c4fc:	d21e      	bcs.n	800c53c <__divdi3+0x2a0>
 800c4fe:	4284      	cmp	r4, r0
 800c500:	bf84      	itt	hi
 800c502:	3b02      	subhi	r3, #2
 800c504:	4460      	addhi	r0, ip
 800c506:	d919      	bls.n	800c53c <__divdi3+0x2a0>
 800c508:	ea43 4707 	orr.w	r7, r3, r7, lsl #16
 800c50c:	1b00      	subs	r0, r0, r4
 800c50e:	fba7 2302 	umull	r2, r3, r7, r2
 800c512:	4298      	cmp	r0, r3
 800c514:	d30d      	bcc.n	800c532 <__divdi3+0x296>
 800c516:	bf14      	ite	ne
 800c518:	2300      	movne	r3, #0
 800c51a:	2301      	moveq	r3, #1
 800c51c:	fa05 f101 	lsl.w	r1, r5, r1
 800c520:	4291      	cmp	r1, r2
 800c522:	bf2c      	ite	cs
 800c524:	2200      	movcs	r2, #0
 800c526:	f003 0201 	andcc.w	r2, r3, #1
 800c52a:	463b      	mov	r3, r7
 800c52c:	2a00      	cmp	r2, #0
 800c52e:	f43f af06 	beq.w	800c33e <__divdi3+0xa2>
 800c532:	1e7b      	subs	r3, r7, #1
 800c534:	2200      	movs	r2, #0
 800c536:	e702      	b.n	800c33e <__divdi3+0xa2>
 800c538:	4641      	mov	r1, r8
 800c53a:	e742      	b.n	800c3c2 <__divdi3+0x126>
 800c53c:	4643      	mov	r3, r8
 800c53e:	e7e3      	b.n	800c508 <__divdi3+0x26c>
 800c540:	461f      	mov	r7, r3
 800c542:	e7ca      	b.n	800c4da <__divdi3+0x23e>
 800c544:	461a      	mov	r2, r3
 800c546:	e782      	b.n	800c44e <__divdi3+0x1b2>

0800c548 <__udivdi3>:
 800c548:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 800c54c:	4614      	mov	r4, r2
 800c54e:	4605      	mov	r5, r0
 800c550:	460e      	mov	r6, r1
 800c552:	2b00      	cmp	r3, #0
 800c554:	d141      	bne.n	800c5da <__udivdi3+0x92>
 800c556:	428a      	cmp	r2, r1
 800c558:	d954      	bls.n	800c604 <__udivdi3+0xbc>
 800c55a:	fab2 f382 	clz	r3, r2
 800c55e:	b14b      	cbz	r3, 800c574 <__udivdi3+0x2c>
 800c560:	f1c3 0620 	rsb	r6, r3, #32
 800c564:	4099      	lsls	r1, r3
 800c566:	fa20 f606 	lsr.w	r6, r0, r6
 800c56a:	fa02 f403 	lsl.w	r4, r2, r3
 800c56e:	430e      	orrs	r6, r1
 800c570:	fa00 f503 	lsl.w	r5, r0, r3
 800c574:	0c22      	lsrs	r2, r4, #16
 800c576:	fbb6 f0f2 	udiv	r0, r6, r2
 800c57a:	0c2b      	lsrs	r3, r5, #16
 800c57c:	fb02 6110 	mls	r1, r2, r0, r6
 800c580:	b2a7      	uxth	r7, r4
 800c582:	ea43 4601 	orr.w	r6, r3, r1, lsl #16
 800c586:	fb07 f300 	mul.w	r3, r7, r0
 800c58a:	42b3      	cmp	r3, r6
 800c58c:	d909      	bls.n	800c5a2 <__udivdi3+0x5a>
 800c58e:	1936      	adds	r6, r6, r4
 800c590:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800c594:	d204      	bcs.n	800c5a0 <__udivdi3+0x58>
 800c596:	42b3      	cmp	r3, r6
 800c598:	bf84      	itt	hi
 800c59a:	3802      	subhi	r0, #2
 800c59c:	1936      	addhi	r6, r6, r4
 800c59e:	d800      	bhi.n	800c5a2 <__udivdi3+0x5a>
 800c5a0:	4608      	mov	r0, r1
 800c5a2:	1af6      	subs	r6, r6, r3
 800c5a4:	fbb6 f3f2 	udiv	r3, r6, r2
 800c5a8:	b2ad      	uxth	r5, r5
 800c5aa:	fb02 6213 	mls	r2, r2, r3, r6
 800c5ae:	ea45 4202 	orr.w	r2, r5, r2, lsl #16
 800c5b2:	fb07 f703 	mul.w	r7, r7, r3
 800c5b6:	4297      	cmp	r7, r2
 800c5b8:	d909      	bls.n	800c5ce <__udivdi3+0x86>
 800c5ba:	1912      	adds	r2, r2, r4
 800c5bc:	f103 31ff 	add.w	r1, r3, #4294967295	; 0xffffffff
 800c5c0:	f080 80ea 	bcs.w	800c798 <__udivdi3+0x250>
 800c5c4:	4297      	cmp	r7, r2
 800c5c6:	bf88      	it	hi
 800c5c8:	3b02      	subhi	r3, #2
 800c5ca:	f240 80e5 	bls.w	800c798 <__udivdi3+0x250>
 800c5ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800c5d2:	2100      	movs	r1, #0
 800c5d4:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 800c5d8:	4770      	bx	lr
 800c5da:	428b      	cmp	r3, r1
 800c5dc:	bf84      	itt	hi
 800c5de:	2100      	movhi	r1, #0
 800c5e0:	4608      	movhi	r0, r1
 800c5e2:	d8f7      	bhi.n	800c5d4 <__udivdi3+0x8c>
 800c5e4:	fab3 f483 	clz	r4, r3
 800c5e8:	2c00      	cmp	r4, #0
 800c5ea:	d149      	bne.n	800c680 <__udivdi3+0x138>
 800c5ec:	428b      	cmp	r3, r1
 800c5ee:	bf28      	it	cs
 800c5f0:	4282      	cmpcs	r2, r0
 800c5f2:	bf8c      	ite	hi
 800c5f4:	2100      	movhi	r1, #0
 800c5f6:	2101      	movls	r1, #1
 800c5f8:	bf9c      	itt	ls
 800c5fa:	2001      	movls	r0, #1
 800c5fc:	4621      	movls	r1, r4
 800c5fe:	d9e9      	bls.n	800c5d4 <__udivdi3+0x8c>
 800c600:	4608      	mov	r0, r1
 800c602:	e7e7      	b.n	800c5d4 <__udivdi3+0x8c>
 800c604:	b912      	cbnz	r2, 800c60c <__udivdi3+0xc4>
 800c606:	2401      	movs	r4, #1
 800c608:	fbb4 f4f2 	udiv	r4, r4, r2
 800c60c:	fab4 f784 	clz	r7, r4
 800c610:	2f00      	cmp	r7, #0
 800c612:	f040 8082 	bne.w	800c71a <__udivdi3+0x1d2>
 800c616:	1b0b      	subs	r3, r1, r4
 800c618:	0c26      	lsrs	r6, r4, #16
 800c61a:	b2a7      	uxth	r7, r4
 800c61c:	2101      	movs	r1, #1
 800c61e:	fbb3 f0f6 	udiv	r0, r3, r6
 800c622:	0c2a      	lsrs	r2, r5, #16
 800c624:	fb06 3310 	mls	r3, r6, r0, r3
 800c628:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 800c62c:	fb07 f200 	mul.w	r2, r7, r0
 800c630:	429a      	cmp	r2, r3
 800c632:	d90a      	bls.n	800c64a <__udivdi3+0x102>
 800c634:	191b      	adds	r3, r3, r4
 800c636:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 800c63a:	f080 80af 	bcs.w	800c79c <__udivdi3+0x254>
 800c63e:	429a      	cmp	r2, r3
 800c640:	bf84      	itt	hi
 800c642:	3802      	subhi	r0, #2
 800c644:	191b      	addhi	r3, r3, r4
 800c646:	f240 80a9 	bls.w	800c79c <__udivdi3+0x254>
 800c64a:	1a9b      	subs	r3, r3, r2
 800c64c:	fbb3 f2f6 	udiv	r2, r3, r6
 800c650:	b2ad      	uxth	r5, r5
 800c652:	fb06 3312 	mls	r3, r6, r2, r3
 800c656:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800c65a:	fb07 f702 	mul.w	r7, r7, r2
 800c65e:	42af      	cmp	r7, r5
 800c660:	d909      	bls.n	800c676 <__udivdi3+0x12e>
 800c662:	192c      	adds	r4, r5, r4
 800c664:	f102 33ff 	add.w	r3, r2, #4294967295	; 0xffffffff
 800c668:	f080 809a 	bcs.w	800c7a0 <__udivdi3+0x258>
 800c66c:	42a7      	cmp	r7, r4
 800c66e:	bf88      	it	hi
 800c670:	3a02      	subhi	r2, #2
 800c672:	f240 8095 	bls.w	800c7a0 <__udivdi3+0x258>
 800c676:	ea42 4000 	orr.w	r0, r2, r0, lsl #16
 800c67a:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 800c67e:	4770      	bx	lr
 800c680:	f1c4 0520 	rsb	r5, r4, #32
 800c684:	fa22 f605 	lsr.w	r6, r2, r5
 800c688:	40a3      	lsls	r3, r4
 800c68a:	4333      	orrs	r3, r6
 800c68c:	ea4f 4813 	mov.w	r8, r3, lsr #16
 800c690:	fa21 f605 	lsr.w	r6, r1, r5
 800c694:	40a1      	lsls	r1, r4
 800c696:	fa20 f505 	lsr.w	r5, r0, r5
 800c69a:	fbb6 fcf8 	udiv	ip, r6, r8
 800c69e:	430d      	orrs	r5, r1
 800c6a0:	fb08 661c 	mls	r6, r8, ip, r6
 800c6a4:	0c29      	lsrs	r1, r5, #16
 800c6a6:	fa1f f983 	uxth.w	r9, r3
 800c6aa:	ea41 4606 	orr.w	r6, r1, r6, lsl #16
 800c6ae:	fb09 f70c 	mul.w	r7, r9, ip
 800c6b2:	42b7      	cmp	r7, r6
 800c6b4:	fa02 f204 	lsl.w	r2, r2, r4
 800c6b8:	d904      	bls.n	800c6c4 <__udivdi3+0x17c>
 800c6ba:	18f6      	adds	r6, r6, r3
 800c6bc:	f10c 31ff 	add.w	r1, ip, #4294967295	; 0xffffffff
 800c6c0:	d376      	bcc.n	800c7b0 <__udivdi3+0x268>
 800c6c2:	468c      	mov	ip, r1
 800c6c4:	1bf6      	subs	r6, r6, r7
 800c6c6:	fbb6 f7f8 	udiv	r7, r6, r8
 800c6ca:	fb08 6617 	mls	r6, r8, r7, r6
 800c6ce:	b2ad      	uxth	r5, r5
 800c6d0:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
 800c6d4:	fb09 f607 	mul.w	r6, r9, r7
 800c6d8:	42ae      	cmp	r6, r5
 800c6da:	d904      	bls.n	800c6e6 <__udivdi3+0x19e>
 800c6dc:	18ed      	adds	r5, r5, r3
 800c6de:	f107 31ff 	add.w	r1, r7, #4294967295	; 0xffffffff
 800c6e2:	d35f      	bcc.n	800c7a4 <__udivdi3+0x25c>
 800c6e4:	460f      	mov	r7, r1
 800c6e6:	ea47 470c 	orr.w	r7, r7, ip, lsl #16
 800c6ea:	1bad      	subs	r5, r5, r6
 800c6ec:	fba7 2302 	umull	r2, r3, r7, r2
 800c6f0:	429d      	cmp	r5, r3
 800c6f2:	d30d      	bcc.n	800c710 <__udivdi3+0x1c8>
 800c6f4:	fa00 f104 	lsl.w	r1, r0, r4
 800c6f8:	bf14      	ite	ne
 800c6fa:	2500      	movne	r5, #0
 800c6fc:	2501      	moveq	r5, #1
 800c6fe:	4291      	cmp	r1, r2
 800c700:	bf2c      	ite	cs
 800c702:	2100      	movcs	r1, #0
 800c704:	f005 0101 	andcc.w	r1, r5, #1
 800c708:	4638      	mov	r0, r7
 800c70a:	2900      	cmp	r1, #0
 800c70c:	f43f af62 	beq.w	800c5d4 <__udivdi3+0x8c>
 800c710:	1e78      	subs	r0, r7, #1
 800c712:	2100      	movs	r1, #0
 800c714:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 800c718:	4770      	bx	lr
 800c71a:	40bc      	lsls	r4, r7
 800c71c:	f1c7 0320 	rsb	r3, r7, #32
 800c720:	fa21 fc03 	lsr.w	ip, r1, r3
 800c724:	0c26      	lsrs	r6, r4, #16
 800c726:	40b9      	lsls	r1, r7
 800c728:	fa20 f303 	lsr.w	r3, r0, r3
 800c72c:	430b      	orrs	r3, r1
 800c72e:	fbbc f1f6 	udiv	r1, ip, r6
 800c732:	0c1a      	lsrs	r2, r3, #16
 800c734:	fb06 cc11 	mls	ip, r6, r1, ip
 800c738:	fa1f f884 	uxth.w	r8, r4
 800c73c:	ea42 4c0c 	orr.w	ip, r2, ip, lsl #16
 800c740:	fb08 f201 	mul.w	r2, r8, r1
 800c744:	4562      	cmp	r2, ip
 800c746:	fa00 f507 	lsl.w	r5, r0, r7
 800c74a:	d909      	bls.n	800c760 <__udivdi3+0x218>
 800c74c:	eb1c 0c04 	adds.w	ip, ip, r4
 800c750:	f101 30ff 	add.w	r0, r1, #4294967295	; 0xffffffff
 800c754:	d233      	bcs.n	800c7be <__udivdi3+0x276>
 800c756:	4562      	cmp	r2, ip
 800c758:	bf84      	itt	hi
 800c75a:	3902      	subhi	r1, #2
 800c75c:	44a4      	addhi	ip, r4
 800c75e:	d92e      	bls.n	800c7be <__udivdi3+0x276>
 800c760:	ebc2 0c0c 	rsb	ip, r2, ip
 800c764:	fbbc f2f6 	udiv	r2, ip, r6
 800c768:	b29b      	uxth	r3, r3
 800c76a:	fb06 cc12 	mls	ip, r6, r2, ip
 800c76e:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
 800c772:	fb08 f002 	mul.w	r0, r8, r2
 800c776:	4298      	cmp	r0, r3
 800c778:	d909      	bls.n	800c78e <__udivdi3+0x246>
 800c77a:	191b      	adds	r3, r3, r4
 800c77c:	f102 37ff 	add.w	r7, r2, #4294967295	; 0xffffffff
 800c780:	d204      	bcs.n	800c78c <__udivdi3+0x244>
 800c782:	4298      	cmp	r0, r3
 800c784:	bf84      	itt	hi
 800c786:	3a02      	subhi	r2, #2
 800c788:	191b      	addhi	r3, r3, r4
 800c78a:	d800      	bhi.n	800c78e <__udivdi3+0x246>
 800c78c:	463a      	mov	r2, r7
 800c78e:	1a1b      	subs	r3, r3, r0
 800c790:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
 800c794:	4647      	mov	r7, r8
 800c796:	e742      	b.n	800c61e <__udivdi3+0xd6>
 800c798:	460b      	mov	r3, r1
 800c79a:	e718      	b.n	800c5ce <__udivdi3+0x86>
 800c79c:	4660      	mov	r0, ip
 800c79e:	e754      	b.n	800c64a <__udivdi3+0x102>
 800c7a0:	461a      	mov	r2, r3
 800c7a2:	e768      	b.n	800c676 <__udivdi3+0x12e>
 800c7a4:	42ae      	cmp	r6, r5
 800c7a6:	bf84      	itt	hi
 800c7a8:	3f02      	subhi	r7, #2
 800c7aa:	18ed      	addhi	r5, r5, r3
 800c7ac:	d89b      	bhi.n	800c6e6 <__udivdi3+0x19e>
 800c7ae:	e799      	b.n	800c6e4 <__udivdi3+0x19c>
 800c7b0:	42b7      	cmp	r7, r6
 800c7b2:	bf84      	itt	hi
 800c7b4:	f1ac 0c02 	subhi.w	ip, ip, #2
 800c7b8:	18f6      	addhi	r6, r6, r3
 800c7ba:	d883      	bhi.n	800c6c4 <__udivdi3+0x17c>
 800c7bc:	e781      	b.n	800c6c2 <__udivdi3+0x17a>
 800c7be:	4601      	mov	r1, r0
 800c7c0:	e7ce      	b.n	800c760 <__udivdi3+0x218>
 800c7c2:	bf00      	nop

0800c7c4 <Reset_Handler>:
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 800c7c4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800c7c6:	e003      	b.n	800c7d0 <LoopCopyDataInit>

0800c7c8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800c7c8:	4b0b      	ldr	r3, [pc, #44]	; (800c7f8 <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 800c7ca:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800c7cc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800c7ce:	3104      	adds	r1, #4

0800c7d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 800c7d0:	480a      	ldr	r0, [pc, #40]	; (800c7fc <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 800c7d2:	4b0b      	ldr	r3, [pc, #44]	; (800c800 <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 800c7d4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800c7d6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800c7d8:	d3f6      	bcc.n	800c7c8 <CopyDataInit>
  ldr  r2, =_sbss
 800c7da:	4a0a      	ldr	r2, [pc, #40]	; (800c804 <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 800c7dc:	e002      	b.n	800c7e4 <LoopFillZerobss>

0800c7de <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 800c7de:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800c7e0:	f842 3b04 	str.w	r3, [r2], #4

0800c7e4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr  r3, = _ebss
 800c7e4:	4b08      	ldr	r3, [pc, #32]	; (800c808 <LoopFillZerobss+0x24>)
  cmp  r2, r3
 800c7e6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800c7e8:	d3f9      	bcc.n	800c7de <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800c7ea:	f7fb fd15 	bl	8008218 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800c7ee:	f000 fc25 	bl	800d03c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800c7f2:	f7f4 fa4d 	bl	8000c90 <main>
  bx  lr
 800c7f6:	4770      	bx	lr
/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 800c7f8:	080135c0 	.word	0x080135c0
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4

LoopCopyDataInit:
  ldr  r0, =_sdata
 800c7fc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800c800:	20000a0c 	.word	0x20000a0c
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 800c804:	20000a0c 	.word	0x20000a0c
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4

LoopFillZerobss:
  ldr  r3, = _ebss
 800c808:	200019d4 	.word	0x200019d4

0800c80c <ADC_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800c80c:	e7fe      	b.n	800c80c <ADC_IRQHandler>
	...

0800c810 <abort>:
 800c810:	b508      	push	{r3, lr}
 800c812:	2006      	movs	r0, #6
 800c814:	f001 fafe 	bl	800de14 <raise>
 800c818:	2001      	movs	r0, #1
 800c81a:	f006 fecd 	bl	80135b8 <_etext>
 800c81e:	bf00      	nop

0800c820 <__assert_func>:
 800c820:	b500      	push	{lr}
 800c822:	f240 5478 	movw	r4, #1400	; 0x578
 800c826:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800c82a:	4605      	mov	r5, r0
 800c82c:	6824      	ldr	r4, [r4, #0]
 800c82e:	b085      	sub	sp, #20
 800c830:	460e      	mov	r6, r1
 800c832:	68e0      	ldr	r0, [r4, #12]
 800c834:	b182      	cbz	r2, 800c858 <__assert_func+0x38>
 800c836:	f243 24a0 	movw	r4, #12960	; 0x32a0
 800c83a:	f6c0 0401 	movt	r4, #2049	; 0x801
 800c83e:	f243 21b0 	movw	r1, #12976	; 0x32b0
 800c842:	9202      	str	r2, [sp, #8]
 800c844:	f6c0 0101 	movt	r1, #2049	; 0x801
 800c848:	461a      	mov	r2, r3
 800c84a:	9600      	str	r6, [sp, #0]
 800c84c:	462b      	mov	r3, r5
 800c84e:	9401      	str	r4, [sp, #4]
 800c850:	f000 fa06 	bl	800cc60 <fiprintf>
 800c854:	f7ff ffdc 	bl	800c810 <abort>
 800c858:	f243 24ac 	movw	r4, #12972	; 0x32ac
 800c85c:	f6c0 0401 	movt	r4, #2049	; 0x801
 800c860:	4622      	mov	r2, r4
 800c862:	e7ec      	b.n	800c83e <__assert_func+0x1e>

0800c864 <__assert>:
 800c864:	b508      	push	{r3, lr}
 800c866:	4613      	mov	r3, r2
 800c868:	2200      	movs	r2, #0
 800c86a:	f7ff ffd9 	bl	800c820 <__assert_func>
 800c86e:	bf00      	nop

0800c870 <__sflush_r>:
 800c870:	898b      	ldrh	r3, [r1, #12]
 800c872:	b29a      	uxth	r2, r3
 800c874:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c878:	460d      	mov	r5, r1
 800c87a:	0711      	lsls	r1, r2, #28
 800c87c:	4680      	mov	r8, r0
 800c87e:	d43c      	bmi.n	800c8fa <__sflush_r+0x8a>
 800c880:	686a      	ldr	r2, [r5, #4]
 800c882:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800c886:	2a00      	cmp	r2, #0
 800c888:	81ab      	strh	r3, [r5, #12]
 800c88a:	dd5a      	ble.n	800c942 <__sflush_r+0xd2>
 800c88c:	6aac      	ldr	r4, [r5, #40]	; 0x28
 800c88e:	2c00      	cmp	r4, #0
 800c890:	d04c      	beq.n	800c92c <__sflush_r+0xbc>
 800c892:	b29b      	uxth	r3, r3
 800c894:	f403 5680 	and.w	r6, r3, #4096	; 0x1000
 800c898:	2200      	movs	r2, #0
 800c89a:	b2b6      	uxth	r6, r6
 800c89c:	f8d8 7000 	ldr.w	r7, [r8]
 800c8a0:	f8c8 2000 	str.w	r2, [r8]
 800c8a4:	2e00      	cmp	r6, #0
 800c8a6:	d050      	beq.n	800c94a <__sflush_r+0xda>
 800c8a8:	6d2a      	ldr	r2, [r5, #80]	; 0x50
 800c8aa:	075e      	lsls	r6, r3, #29
 800c8ac:	d505      	bpl.n	800c8ba <__sflush_r+0x4a>
 800c8ae:	6869      	ldr	r1, [r5, #4]
 800c8b0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800c8b2:	1a52      	subs	r2, r2, r1
 800c8b4:	b10b      	cbz	r3, 800c8ba <__sflush_r+0x4a>
 800c8b6:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 800c8b8:	1ad2      	subs	r2, r2, r3
 800c8ba:	4640      	mov	r0, r8
 800c8bc:	69e9      	ldr	r1, [r5, #28]
 800c8be:	2300      	movs	r3, #0
 800c8c0:	47a0      	blx	r4
 800c8c2:	1c44      	adds	r4, r0, #1
 800c8c4:	d04c      	beq.n	800c960 <__sflush_r+0xf0>
 800c8c6:	89ab      	ldrh	r3, [r5, #12]
 800c8c8:	692a      	ldr	r2, [r5, #16]
 800c8ca:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800c8ce:	b29b      	uxth	r3, r3
 800c8d0:	2100      	movs	r1, #0
 800c8d2:	602a      	str	r2, [r5, #0]
 800c8d4:	04da      	lsls	r2, r3, #19
 800c8d6:	81ab      	strh	r3, [r5, #12]
 800c8d8:	6069      	str	r1, [r5, #4]
 800c8da:	d44e      	bmi.n	800c97a <__sflush_r+0x10a>
 800c8dc:	6b29      	ldr	r1, [r5, #48]	; 0x30
 800c8de:	f8c8 7000 	str.w	r7, [r8]
 800c8e2:	b319      	cbz	r1, 800c92c <__sflush_r+0xbc>
 800c8e4:	f105 0340 	add.w	r3, r5, #64	; 0x40
 800c8e8:	4299      	cmp	r1, r3
 800c8ea:	d002      	beq.n	800c8f2 <__sflush_r+0x82>
 800c8ec:	4640      	mov	r0, r8
 800c8ee:	f000 fa45 	bl	800cd7c <_free_r>
 800c8f2:	2000      	movs	r0, #0
 800c8f4:	6328      	str	r0, [r5, #48]	; 0x30
 800c8f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c8fa:	692e      	ldr	r6, [r5, #16]
 800c8fc:	b1b6      	cbz	r6, 800c92c <__sflush_r+0xbc>
 800c8fe:	0791      	lsls	r1, r2, #30
 800c900:	682c      	ldr	r4, [r5, #0]
 800c902:	bf08      	it	eq
 800c904:	696b      	ldreq	r3, [r5, #20]
 800c906:	602e      	str	r6, [r5, #0]
 800c908:	bf18      	it	ne
 800c90a:	2300      	movne	r3, #0
 800c90c:	1ba4      	subs	r4, r4, r6
 800c90e:	60ab      	str	r3, [r5, #8]
 800c910:	e00a      	b.n	800c928 <__sflush_r+0xb8>
 800c912:	4632      	mov	r2, r6
 800c914:	4623      	mov	r3, r4
 800c916:	6a6f      	ldr	r7, [r5, #36]	; 0x24
 800c918:	69e9      	ldr	r1, [r5, #28]
 800c91a:	4640      	mov	r0, r8
 800c91c:	47b8      	blx	r7
 800c91e:	2800      	cmp	r0, #0
 800c920:	ebc0 0404 	rsb	r4, r0, r4
 800c924:	4406      	add	r6, r0
 800c926:	dd04      	ble.n	800c932 <__sflush_r+0xc2>
 800c928:	2c00      	cmp	r4, #0
 800c92a:	dcf2      	bgt.n	800c912 <__sflush_r+0xa2>
 800c92c:	2000      	movs	r0, #0
 800c92e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c932:	89ab      	ldrh	r3, [r5, #12]
 800c934:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c938:	81ab      	strh	r3, [r5, #12]
 800c93a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c93e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c942:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 800c944:	2a00      	cmp	r2, #0
 800c946:	dca1      	bgt.n	800c88c <__sflush_r+0x1c>
 800c948:	e7f0      	b.n	800c92c <__sflush_r+0xbc>
 800c94a:	4632      	mov	r2, r6
 800c94c:	2301      	movs	r3, #1
 800c94e:	4640      	mov	r0, r8
 800c950:	69e9      	ldr	r1, [r5, #28]
 800c952:	47a0      	blx	r4
 800c954:	1c43      	adds	r3, r0, #1
 800c956:	4602      	mov	r2, r0
 800c958:	d01e      	beq.n	800c998 <__sflush_r+0x128>
 800c95a:	89ab      	ldrh	r3, [r5, #12]
 800c95c:	6aac      	ldr	r4, [r5, #40]	; 0x28
 800c95e:	e7a4      	b.n	800c8aa <__sflush_r+0x3a>
 800c960:	f8d8 3000 	ldr.w	r3, [r8]
 800c964:	b95b      	cbnz	r3, 800c97e <__sflush_r+0x10e>
 800c966:	89a9      	ldrh	r1, [r5, #12]
 800c968:	606b      	str	r3, [r5, #4]
 800c96a:	f421 6300 	bic.w	r3, r1, #2048	; 0x800
 800c96e:	b29b      	uxth	r3, r3
 800c970:	692a      	ldr	r2, [r5, #16]
 800c972:	81ab      	strh	r3, [r5, #12]
 800c974:	04db      	lsls	r3, r3, #19
 800c976:	602a      	str	r2, [r5, #0]
 800c978:	d5b0      	bpl.n	800c8dc <__sflush_r+0x6c>
 800c97a:	6528      	str	r0, [r5, #80]	; 0x50
 800c97c:	e7ae      	b.n	800c8dc <__sflush_r+0x6c>
 800c97e:	2b1d      	cmp	r3, #29
 800c980:	d001      	beq.n	800c986 <__sflush_r+0x116>
 800c982:	2b16      	cmp	r3, #22
 800c984:	d11b      	bne.n	800c9be <__sflush_r+0x14e>
 800c986:	89a9      	ldrh	r1, [r5, #12]
 800c988:	692b      	ldr	r3, [r5, #16]
 800c98a:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 800c98e:	2200      	movs	r2, #0
 800c990:	81a9      	strh	r1, [r5, #12]
 800c992:	602b      	str	r3, [r5, #0]
 800c994:	606a      	str	r2, [r5, #4]
 800c996:	e7a1      	b.n	800c8dc <__sflush_r+0x6c>
 800c998:	f8d8 3000 	ldr.w	r3, [r8]
 800c99c:	2b00      	cmp	r3, #0
 800c99e:	d0dc      	beq.n	800c95a <__sflush_r+0xea>
 800c9a0:	2b1d      	cmp	r3, #29
 800c9a2:	bf18      	it	ne
 800c9a4:	2b16      	cmpne	r3, #22
 800c9a6:	bf15      	itete	ne
 800c9a8:	89ab      	ldrhne	r3, [r5, #12]
 800c9aa:	f8c8 7000 	streq.w	r7, [r8]
 800c9ae:	f043 0340 	orrne.w	r3, r3, #64	; 0x40
 800c9b2:	4630      	moveq	r0, r6
 800c9b4:	bf1c      	itt	ne
 800c9b6:	81ab      	strhne	r3, [r5, #12]
 800c9b8:	4610      	movne	r0, r2
 800c9ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c9be:	89ab      	ldrh	r3, [r5, #12]
 800c9c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c9c4:	81ab      	strh	r3, [r5, #12]
 800c9c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c9ca:	bf00      	nop

0800c9cc <_fflush_r>:
 800c9cc:	b510      	push	{r4, lr}
 800c9ce:	4604      	mov	r4, r0
 800c9d0:	b082      	sub	sp, #8
 800c9d2:	b108      	cbz	r0, 800c9d8 <_fflush_r+0xc>
 800c9d4:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800c9d6:	b153      	cbz	r3, 800c9ee <_fflush_r+0x22>
 800c9d8:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
 800c9dc:	b908      	cbnz	r0, 800c9e2 <_fflush_r+0x16>
 800c9de:	b002      	add	sp, #8
 800c9e0:	bd10      	pop	{r4, pc}
 800c9e2:	4620      	mov	r0, r4
 800c9e4:	b002      	add	sp, #8
 800c9e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c9ea:	f7ff bf41 	b.w	800c870 <__sflush_r>
 800c9ee:	9101      	str	r1, [sp, #4]
 800c9f0:	f000 f844 	bl	800ca7c <__sinit>
 800c9f4:	9901      	ldr	r1, [sp, #4]
 800c9f6:	e7ef      	b.n	800c9d8 <_fflush_r+0xc>

0800c9f8 <fflush>:
 800c9f8:	b138      	cbz	r0, 800ca0a <fflush+0x12>
 800c9fa:	f240 5378 	movw	r3, #1400	; 0x578
 800c9fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ca02:	4601      	mov	r1, r0
 800ca04:	6818      	ldr	r0, [r3, #0]
 800ca06:	f7ff bfe1 	b.w	800c9cc <_fflush_r>
 800ca0a:	f243 33e8 	movw	r3, #13288	; 0x33e8
 800ca0e:	f6c0 0301 	movt	r3, #2049	; 0x801
 800ca12:	f64c 11cd 	movw	r1, #51661	; 0xc9cd
 800ca16:	6818      	ldr	r0, [r3, #0]
 800ca18:	f6c0 0100 	movt	r1, #2048	; 0x800
 800ca1c:	f000 baa2 	b.w	800cf64 <_fwalk_reent>

0800ca20 <__fp_lock>:
 800ca20:	2000      	movs	r0, #0
 800ca22:	4770      	bx	lr

0800ca24 <__fp_unlock>:
 800ca24:	2000      	movs	r0, #0
 800ca26:	4770      	bx	lr

0800ca28 <_cleanup_r>:
 800ca28:	f241 4185 	movw	r1, #5253	; 0x1485
 800ca2c:	f6c0 0101 	movt	r1, #2049	; 0x801
 800ca30:	f000 ba72 	b.w	800cf18 <_fwalk>

0800ca34 <__sfmoreglue>:
 800ca34:	b570      	push	{r4, r5, r6, lr}
 800ca36:	1e4b      	subs	r3, r1, #1
 800ca38:	2568      	movs	r5, #104	; 0x68
 800ca3a:	fb05 f503 	mul.w	r5, r5, r3
 800ca3e:	460e      	mov	r6, r1
 800ca40:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ca44:	f000 fb38 	bl	800d0b8 <_malloc_r>
 800ca48:	4604      	mov	r4, r0
 800ca4a:	b140      	cbz	r0, 800ca5e <__sfmoreglue+0x2a>
 800ca4c:	2100      	movs	r1, #0
 800ca4e:	300c      	adds	r0, #12
 800ca50:	6066      	str	r6, [r4, #4]
 800ca52:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800ca56:	6021      	str	r1, [r4, #0]
 800ca58:	60a0      	str	r0, [r4, #8]
 800ca5a:	f000 fddf 	bl	800d61c <memset>
 800ca5e:	4620      	mov	r0, r4
 800ca60:	bd70      	pop	{r4, r5, r6, pc}
 800ca62:	bf00      	nop

0800ca64 <_cleanup>:
 800ca64:	f243 33e8 	movw	r3, #13288	; 0x33e8
 800ca68:	f6c0 0301 	movt	r3, #2049	; 0x801
 800ca6c:	f241 4185 	movw	r1, #5253	; 0x1485
 800ca70:	6818      	ldr	r0, [r3, #0]
 800ca72:	f6c0 0101 	movt	r1, #2049	; 0x801
 800ca76:	f000 ba4f 	b.w	800cf18 <_fwalk>
 800ca7a:	bf00      	nop

0800ca7c <__sinit>:
 800ca7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca80:	6b84      	ldr	r4, [r0, #56]	; 0x38
 800ca82:	b083      	sub	sp, #12
 800ca84:	4607      	mov	r7, r0
 800ca86:	2c00      	cmp	r4, #0
 800ca88:	d170      	bne.n	800cb6c <__sinit+0xf0>
 800ca8a:	6845      	ldr	r5, [r0, #4]
 800ca8c:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
 800ca90:	f64c 2329 	movw	r3, #51753	; 0xca29
 800ca94:	f6c0 0300 	movt	r3, #2048	; 0x800
 800ca98:	2003      	movs	r0, #3
 800ca9a:	f507 713b 	add.w	r1, r7, #748	; 0x2ec
 800ca9e:	2204      	movs	r2, #4
 800caa0:	63fb      	str	r3, [r7, #60]	; 0x3c
 800caa2:	f8c7 02e4 	str.w	r0, [r7, #740]	; 0x2e4
 800caa6:	f8c7 12e8 	str.w	r1, [r7, #744]	; 0x2e8
 800caaa:	f105 005c 	add.w	r0, r5, #92	; 0x5c
 800caae:	81aa      	strh	r2, [r5, #12]
 800cab0:	602c      	str	r4, [r5, #0]
 800cab2:	606c      	str	r4, [r5, #4]
 800cab4:	60ac      	str	r4, [r5, #8]
 800cab6:	666c      	str	r4, [r5, #100]	; 0x64
 800cab8:	81ec      	strh	r4, [r5, #14]
 800caba:	612c      	str	r4, [r5, #16]
 800cabc:	616c      	str	r4, [r5, #20]
 800cabe:	61ac      	str	r4, [r5, #24]
 800cac0:	4621      	mov	r1, r4
 800cac2:	2208      	movs	r2, #8
 800cac4:	f000 fdaa 	bl	800d61c <memset>
 800cac8:	f64d 6b85 	movw	fp, #56965	; 0xde85
 800cacc:	68be      	ldr	r6, [r7, #8]
 800cace:	61ed      	str	r5, [r5, #28]
 800cad0:	f64d 6aad 	movw	sl, #57005	; 0xdead
 800cad4:	f64d 69e5 	movw	r9, #57061	; 0xdee5
 800cad8:	f64d 7805 	movw	r8, #57093	; 0xdf05
 800cadc:	2301      	movs	r3, #1
 800cade:	f6c0 0b00 	movt	fp, #2048	; 0x800
 800cae2:	f6c0 0a00 	movt	sl, #2048	; 0x800
 800cae6:	f6c0 0900 	movt	r9, #2048	; 0x800
 800caea:	f6c0 0800 	movt	r8, #2048	; 0x800
 800caee:	2209      	movs	r2, #9
 800caf0:	f8c5 b020 	str.w	fp, [r5, #32]
 800caf4:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
 800caf8:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
 800cafc:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
 800cb00:	4621      	mov	r1, r4
 800cb02:	81f3      	strh	r3, [r6, #14]
 800cb04:	81b2      	strh	r2, [r6, #12]
 800cb06:	6034      	str	r4, [r6, #0]
 800cb08:	6074      	str	r4, [r6, #4]
 800cb0a:	60b4      	str	r4, [r6, #8]
 800cb0c:	6674      	str	r4, [r6, #100]	; 0x64
 800cb0e:	6134      	str	r4, [r6, #16]
 800cb10:	6174      	str	r4, [r6, #20]
 800cb12:	61b4      	str	r4, [r6, #24]
 800cb14:	2208      	movs	r2, #8
 800cb16:	f106 005c 	add.w	r0, r6, #92	; 0x5c
 800cb1a:	9301      	str	r3, [sp, #4]
 800cb1c:	f000 fd7e 	bl	800d61c <memset>
 800cb20:	68fd      	ldr	r5, [r7, #12]
 800cb22:	f8c6 b020 	str.w	fp, [r6, #32]
 800cb26:	2012      	movs	r0, #18
 800cb28:	2202      	movs	r2, #2
 800cb2a:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
 800cb2e:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
 800cb32:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
 800cb36:	61f6      	str	r6, [r6, #28]
 800cb38:	4621      	mov	r1, r4
 800cb3a:	81a8      	strh	r0, [r5, #12]
 800cb3c:	81ea      	strh	r2, [r5, #14]
 800cb3e:	602c      	str	r4, [r5, #0]
 800cb40:	606c      	str	r4, [r5, #4]
 800cb42:	60ac      	str	r4, [r5, #8]
 800cb44:	666c      	str	r4, [r5, #100]	; 0x64
 800cb46:	612c      	str	r4, [r5, #16]
 800cb48:	616c      	str	r4, [r5, #20]
 800cb4a:	61ac      	str	r4, [r5, #24]
 800cb4c:	f105 005c 	add.w	r0, r5, #92	; 0x5c
 800cb50:	2208      	movs	r2, #8
 800cb52:	f000 fd63 	bl	800d61c <memset>
 800cb56:	9b01      	ldr	r3, [sp, #4]
 800cb58:	f8c5 b020 	str.w	fp, [r5, #32]
 800cb5c:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
 800cb60:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
 800cb64:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
 800cb68:	61ed      	str	r5, [r5, #28]
 800cb6a:	63bb      	str	r3, [r7, #56]	; 0x38
 800cb6c:	b003      	add	sp, #12
 800cb6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb72:	bf00      	nop

0800cb74 <__sfp>:
 800cb74:	f243 33e8 	movw	r3, #13288	; 0x33e8
 800cb78:	f6c0 0301 	movt	r3, #2049	; 0x801
 800cb7c:	b570      	push	{r4, r5, r6, lr}
 800cb7e:	681d      	ldr	r5, [r3, #0]
 800cb80:	6bab      	ldr	r3, [r5, #56]	; 0x38
 800cb82:	4606      	mov	r6, r0
 800cb84:	2b00      	cmp	r3, #0
 800cb86:	d02c      	beq.n	800cbe2 <__sfp+0x6e>
 800cb88:	f505 7538 	add.w	r5, r5, #736	; 0x2e0
 800cb8c:	686b      	ldr	r3, [r5, #4]
 800cb8e:	68ac      	ldr	r4, [r5, #8]
 800cb90:	3b01      	subs	r3, #1
 800cb92:	d505      	bpl.n	800cba0 <__sfp+0x2c>
 800cb94:	e021      	b.n	800cbda <__sfp+0x66>
 800cb96:	3b01      	subs	r3, #1
 800cb98:	1c5a      	adds	r2, r3, #1
 800cb9a:	f104 0468 	add.w	r4, r4, #104	; 0x68
 800cb9e:	d01c      	beq.n	800cbda <__sfp+0x66>
 800cba0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800cba4:	2a00      	cmp	r2, #0
 800cba6:	d1f6      	bne.n	800cb96 <__sfp+0x22>
 800cba8:	2500      	movs	r5, #0
 800cbaa:	2301      	movs	r3, #1
 800cbac:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800cbb0:	81e2      	strh	r2, [r4, #14]
 800cbb2:	81a3      	strh	r3, [r4, #12]
 800cbb4:	6665      	str	r5, [r4, #100]	; 0x64
 800cbb6:	6025      	str	r5, [r4, #0]
 800cbb8:	60a5      	str	r5, [r4, #8]
 800cbba:	6065      	str	r5, [r4, #4]
 800cbbc:	6125      	str	r5, [r4, #16]
 800cbbe:	6165      	str	r5, [r4, #20]
 800cbc0:	61a5      	str	r5, [r4, #24]
 800cbc2:	4629      	mov	r1, r5
 800cbc4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800cbc8:	2208      	movs	r2, #8
 800cbca:	f000 fd27 	bl	800d61c <memset>
 800cbce:	6325      	str	r5, [r4, #48]	; 0x30
 800cbd0:	6365      	str	r5, [r4, #52]	; 0x34
 800cbd2:	6465      	str	r5, [r4, #68]	; 0x44
 800cbd4:	64a5      	str	r5, [r4, #72]	; 0x48
 800cbd6:	4620      	mov	r0, r4
 800cbd8:	bd70      	pop	{r4, r5, r6, pc}
 800cbda:	682b      	ldr	r3, [r5, #0]
 800cbdc:	b12b      	cbz	r3, 800cbea <__sfp+0x76>
 800cbde:	461d      	mov	r5, r3
 800cbe0:	e7d4      	b.n	800cb8c <__sfp+0x18>
 800cbe2:	4628      	mov	r0, r5
 800cbe4:	f7ff ff4a 	bl	800ca7c <__sinit>
 800cbe8:	e7ce      	b.n	800cb88 <__sfp+0x14>
 800cbea:	4630      	mov	r0, r6
 800cbec:	2104      	movs	r1, #4
 800cbee:	f7ff ff21 	bl	800ca34 <__sfmoreglue>
 800cbf2:	6028      	str	r0, [r5, #0]
 800cbf4:	b108      	cbz	r0, 800cbfa <__sfp+0x86>
 800cbf6:	4605      	mov	r5, r0
 800cbf8:	e7c8      	b.n	800cb8c <__sfp+0x18>
 800cbfa:	230c      	movs	r3, #12
 800cbfc:	6033      	str	r3, [r6, #0]
 800cbfe:	bd70      	pop	{r4, r5, r6, pc}

0800cc00 <__sfp_lock_acquire>:
 800cc00:	4770      	bx	lr
 800cc02:	bf00      	nop

0800cc04 <__sfp_lock_release>:
 800cc04:	4770      	bx	lr
 800cc06:	bf00      	nop

0800cc08 <__sinit_lock_acquire>:
 800cc08:	4770      	bx	lr
 800cc0a:	bf00      	nop

0800cc0c <__sinit_lock_release>:
 800cc0c:	4770      	bx	lr
 800cc0e:	bf00      	nop

0800cc10 <__fp_lock_all>:
 800cc10:	f240 5378 	movw	r3, #1400	; 0x578
 800cc14:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cc18:	f64c 2121 	movw	r1, #51745	; 0xca21
 800cc1c:	6818      	ldr	r0, [r3, #0]
 800cc1e:	f6c0 0100 	movt	r1, #2048	; 0x800
 800cc22:	f000 b979 	b.w	800cf18 <_fwalk>
 800cc26:	bf00      	nop

0800cc28 <__fp_unlock_all>:
 800cc28:	f240 5378 	movw	r3, #1400	; 0x578
 800cc2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cc30:	f64c 2125 	movw	r1, #51749	; 0xca25
 800cc34:	6818      	ldr	r0, [r3, #0]
 800cc36:	f6c0 0100 	movt	r1, #2048	; 0x800
 800cc3a:	f000 b96d 	b.w	800cf18 <_fwalk>
 800cc3e:	bf00      	nop

0800cc40 <_fiprintf_r>:
 800cc40:	b40c      	push	{r2, r3}
 800cc42:	b510      	push	{r4, lr}
 800cc44:	b082      	sub	sp, #8
 800cc46:	ac04      	add	r4, sp, #16
 800cc48:	f854 2b04 	ldr.w	r2, [r4], #4
 800cc4c:	4623      	mov	r3, r4
 800cc4e:	9401      	str	r4, [sp, #4]
 800cc50:	f001 f9d6 	bl	800e000 <_vfiprintf_r>
 800cc54:	b002      	add	sp, #8
 800cc56:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cc5a:	b002      	add	sp, #8
 800cc5c:	4770      	bx	lr
 800cc5e:	bf00      	nop

0800cc60 <fiprintf>:
 800cc60:	b40e      	push	{r1, r2, r3}
 800cc62:	b530      	push	{r4, r5, lr}
 800cc64:	b082      	sub	sp, #8
 800cc66:	ac05      	add	r4, sp, #20
 800cc68:	f240 5578 	movw	r5, #1400	; 0x578
 800cc6c:	f854 2b04 	ldr.w	r2, [r4], #4
 800cc70:	f2c2 0500 	movt	r5, #8192	; 0x2000
 800cc74:	4601      	mov	r1, r0
 800cc76:	4623      	mov	r3, r4
 800cc78:	6828      	ldr	r0, [r5, #0]
 800cc7a:	9401      	str	r4, [sp, #4]
 800cc7c:	f001 f9c0 	bl	800e000 <_vfiprintf_r>
 800cc80:	b002      	add	sp, #8
 800cc82:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cc86:	b003      	add	sp, #12
 800cc88:	4770      	bx	lr
 800cc8a:	bf00      	nop

0800cc8c <_fprintf_r>:
 800cc8c:	b40c      	push	{r2, r3}
 800cc8e:	b510      	push	{r4, lr}
 800cc90:	b082      	sub	sp, #8
 800cc92:	ac04      	add	r4, sp, #16
 800cc94:	f854 2b04 	ldr.w	r2, [r4], #4
 800cc98:	4623      	mov	r3, r4
 800cc9a:	9401      	str	r4, [sp, #4]
 800cc9c:	f001 fff8 	bl	800ec90 <_vfprintf_r>
 800cca0:	b002      	add	sp, #8
 800cca2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cca6:	b002      	add	sp, #8
 800cca8:	4770      	bx	lr
 800ccaa:	bf00      	nop

0800ccac <fprintf>:
 800ccac:	b40e      	push	{r1, r2, r3}
 800ccae:	b530      	push	{r4, r5, lr}
 800ccb0:	b082      	sub	sp, #8
 800ccb2:	ac05      	add	r4, sp, #20
 800ccb4:	f240 5578 	movw	r5, #1400	; 0x578
 800ccb8:	f854 2b04 	ldr.w	r2, [r4], #4
 800ccbc:	f2c2 0500 	movt	r5, #8192	; 0x2000
 800ccc0:	4601      	mov	r1, r0
 800ccc2:	4623      	mov	r3, r4
 800ccc4:	6828      	ldr	r0, [r5, #0]
 800ccc6:	9401      	str	r4, [sp, #4]
 800ccc8:	f001 ffe2 	bl	800ec90 <_vfprintf_r>
 800cccc:	b002      	add	sp, #8
 800ccce:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ccd2:	b003      	add	sp, #12
 800ccd4:	4770      	bx	lr
 800ccd6:	bf00      	nop

0800ccd8 <_malloc_trim_r>:
 800ccd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ccda:	f240 547c 	movw	r4, #1404	; 0x57c
 800ccde:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800cce2:	460f      	mov	r7, r1
 800cce4:	4605      	mov	r5, r0
 800cce6:	f000 fce3 	bl	800d6b0 <__malloc_lock>
 800ccea:	68a3      	ldr	r3, [r4, #8]
 800ccec:	685e      	ldr	r6, [r3, #4]
 800ccee:	f026 0603 	bic.w	r6, r6, #3
 800ccf2:	1bf7      	subs	r7, r6, r7
 800ccf4:	f607 77ef 	addw	r7, r7, #4079	; 0xfef
 800ccf8:	0b3f      	lsrs	r7, r7, #12
 800ccfa:	3f01      	subs	r7, #1
 800ccfc:	033f      	lsls	r7, r7, #12
 800ccfe:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
 800cd02:	db07      	blt.n	800cd14 <_malloc_trim_r+0x3c>
 800cd04:	4628      	mov	r0, r5
 800cd06:	2100      	movs	r1, #0
 800cd08:	f7fb fc98 	bl	800863c <_sbrk_r>
 800cd0c:	68a3      	ldr	r3, [r4, #8]
 800cd0e:	4433      	add	r3, r6
 800cd10:	4298      	cmp	r0, r3
 800cd12:	d004      	beq.n	800cd1e <_malloc_trim_r+0x46>
 800cd14:	4628      	mov	r0, r5
 800cd16:	f000 fccd 	bl	800d6b4 <__malloc_unlock>
 800cd1a:	2000      	movs	r0, #0
 800cd1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cd1e:	4628      	mov	r0, r5
 800cd20:	4279      	negs	r1, r7
 800cd22:	f7fb fc8b 	bl	800863c <_sbrk_r>
 800cd26:	3001      	adds	r0, #1
 800cd28:	d010      	beq.n	800cd4c <_malloc_trim_r+0x74>
 800cd2a:	f640 2348 	movw	r3, #2632	; 0xa48
 800cd2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800cd32:	68a1      	ldr	r1, [r4, #8]
 800cd34:	681a      	ldr	r2, [r3, #0]
 800cd36:	1bf6      	subs	r6, r6, r7
 800cd38:	f046 0601 	orr.w	r6, r6, #1
 800cd3c:	4628      	mov	r0, r5
 800cd3e:	1bd7      	subs	r7, r2, r7
 800cd40:	604e      	str	r6, [r1, #4]
 800cd42:	601f      	str	r7, [r3, #0]
 800cd44:	f000 fcb6 	bl	800d6b4 <__malloc_unlock>
 800cd48:	2001      	movs	r0, #1
 800cd4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cd4c:	4628      	mov	r0, r5
 800cd4e:	2100      	movs	r1, #0
 800cd50:	f7fb fc74 	bl	800863c <_sbrk_r>
 800cd54:	68a3      	ldr	r3, [r4, #8]
 800cd56:	1ac2      	subs	r2, r0, r3
 800cd58:	2a0f      	cmp	r2, #15
 800cd5a:	dddb      	ble.n	800cd14 <_malloc_trim_r+0x3c>
 800cd5c:	f640 1488 	movw	r4, #2440	; 0x988
 800cd60:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800cd64:	f640 2148 	movw	r1, #2632	; 0xa48
 800cd68:	6824      	ldr	r4, [r4, #0]
 800cd6a:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800cd6e:	f042 0201 	orr.w	r2, r2, #1
 800cd72:	1b00      	subs	r0, r0, r4
 800cd74:	605a      	str	r2, [r3, #4]
 800cd76:	6008      	str	r0, [r1, #0]
 800cd78:	e7cc      	b.n	800cd14 <_malloc_trim_r+0x3c>
 800cd7a:	bf00      	nop

0800cd7c <_free_r>:
 800cd7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cd80:	460e      	mov	r6, r1
 800cd82:	4681      	mov	r9, r0
 800cd84:	2900      	cmp	r1, #0
 800cd86:	d060      	beq.n	800ce4a <_free_r+0xce>
 800cd88:	f000 fc92 	bl	800d6b0 <__malloc_lock>
 800cd8c:	f856 1c04 	ldr.w	r1, [r6, #-4]
 800cd90:	f1a6 0408 	sub.w	r4, r6, #8
 800cd94:	f021 0301 	bic.w	r3, r1, #1
 800cd98:	18e2      	adds	r2, r4, r3
 800cd9a:	f240 557c 	movw	r5, #1404	; 0x57c
 800cd9e:	6857      	ldr	r7, [r2, #4]
 800cda0:	f2c2 0500 	movt	r5, #8192	; 0x2000
 800cda4:	f027 0003 	bic.w	r0, r7, #3
 800cda8:	68af      	ldr	r7, [r5, #8]
 800cdaa:	4297      	cmp	r7, r2
 800cdac:	d063      	beq.n	800ce76 <_free_r+0xfa>
 800cdae:	f011 0c01 	ands.w	ip, r1, #1
 800cdb2:	6050      	str	r0, [r2, #4]
 800cdb4:	bf18      	it	ne
 800cdb6:	2100      	movne	r1, #0
 800cdb8:	d111      	bne.n	800cdde <_free_r+0x62>
 800cdba:	f856 1c08 	ldr.w	r1, [r6, #-8]
 800cdbe:	1a64      	subs	r4, r4, r1
 800cdc0:	f105 0808 	add.w	r8, r5, #8
 800cdc4:	68a6      	ldr	r6, [r4, #8]
 800cdc6:	4546      	cmp	r6, r8
 800cdc8:	bf18      	it	ne
 800cdca:	f8d4 800c 	ldrne.w	r8, [r4, #12]
 800cdce:	440b      	add	r3, r1
 800cdd0:	bf1d      	ittte	ne
 800cdd2:	f8c6 800c 	strne.w	r8, [r6, #12]
 800cdd6:	4661      	movne	r1, ip
 800cdd8:	f8c8 6008 	strne.w	r6, [r8, #8]
 800cddc:	2101      	moveq	r1, #1
 800cdde:	1816      	adds	r6, r2, r0
 800cde0:	6876      	ldr	r6, [r6, #4]
 800cde2:	07f6      	lsls	r6, r6, #31
 800cde4:	d408      	bmi.n	800cdf8 <_free_r+0x7c>
 800cde6:	4403      	add	r3, r0
 800cde8:	6890      	ldr	r0, [r2, #8]
 800cdea:	b911      	cbnz	r1, 800cdf2 <_free_r+0x76>
 800cdec:	4e49      	ldr	r6, [pc, #292]	; (800cf14 <_free_r+0x198>)
 800cdee:	42b0      	cmp	r0, r6
 800cdf0:	d060      	beq.n	800ceb4 <_free_r+0x138>
 800cdf2:	68d2      	ldr	r2, [r2, #12]
 800cdf4:	60c2      	str	r2, [r0, #12]
 800cdf6:	6090      	str	r0, [r2, #8]
 800cdf8:	f043 0201 	orr.w	r2, r3, #1
 800cdfc:	6062      	str	r2, [r4, #4]
 800cdfe:	50e3      	str	r3, [r4, r3]
 800ce00:	b9f1      	cbnz	r1, 800ce40 <_free_r+0xc4>
 800ce02:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ce06:	d322      	bcc.n	800ce4e <_free_r+0xd2>
 800ce08:	0a5a      	lsrs	r2, r3, #9
 800ce0a:	2a04      	cmp	r2, #4
 800ce0c:	d85b      	bhi.n	800cec6 <_free_r+0x14a>
 800ce0e:	0998      	lsrs	r0, r3, #6
 800ce10:	3038      	adds	r0, #56	; 0x38
 800ce12:	0041      	lsls	r1, r0, #1
 800ce14:	eb05 0581 	add.w	r5, r5, r1, lsl #2
 800ce18:	f240 517c 	movw	r1, #1404	; 0x57c
 800ce1c:	68aa      	ldr	r2, [r5, #8]
 800ce1e:	42aa      	cmp	r2, r5
 800ce20:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800ce24:	d05b      	beq.n	800cede <_free_r+0x162>
 800ce26:	6851      	ldr	r1, [r2, #4]
 800ce28:	f021 0103 	bic.w	r1, r1, #3
 800ce2c:	428b      	cmp	r3, r1
 800ce2e:	d202      	bcs.n	800ce36 <_free_r+0xba>
 800ce30:	6892      	ldr	r2, [r2, #8]
 800ce32:	4295      	cmp	r5, r2
 800ce34:	d1f7      	bne.n	800ce26 <_free_r+0xaa>
 800ce36:	68d3      	ldr	r3, [r2, #12]
 800ce38:	60e3      	str	r3, [r4, #12]
 800ce3a:	60a2      	str	r2, [r4, #8]
 800ce3c:	609c      	str	r4, [r3, #8]
 800ce3e:	60d4      	str	r4, [r2, #12]
 800ce40:	4648      	mov	r0, r9
 800ce42:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ce46:	f000 bc35 	b.w	800d6b4 <__malloc_unlock>
 800ce4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ce4e:	08db      	lsrs	r3, r3, #3
 800ce50:	eb05 02c3 	add.w	r2, r5, r3, lsl #3
 800ce54:	6868      	ldr	r0, [r5, #4]
 800ce56:	6891      	ldr	r1, [r2, #8]
 800ce58:	60e2      	str	r2, [r4, #12]
 800ce5a:	2601      	movs	r6, #1
 800ce5c:	109b      	asrs	r3, r3, #2
 800ce5e:	fa06 f303 	lsl.w	r3, r6, r3
 800ce62:	4318      	orrs	r0, r3
 800ce64:	60a1      	str	r1, [r4, #8]
 800ce66:	6068      	str	r0, [r5, #4]
 800ce68:	6094      	str	r4, [r2, #8]
 800ce6a:	4648      	mov	r0, r9
 800ce6c:	60cc      	str	r4, [r1, #12]
 800ce6e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ce72:	f000 bc1f 	b.w	800d6b4 <__malloc_unlock>
 800ce76:	07cf      	lsls	r7, r1, #31
 800ce78:	4418      	add	r0, r3
 800ce7a:	d407      	bmi.n	800ce8c <_free_r+0x110>
 800ce7c:	f856 3c08 	ldr.w	r3, [r6, #-8]
 800ce80:	1ae4      	subs	r4, r4, r3
 800ce82:	4418      	add	r0, r3
 800ce84:	68a2      	ldr	r2, [r4, #8]
 800ce86:	68e3      	ldr	r3, [r4, #12]
 800ce88:	60d3      	str	r3, [r2, #12]
 800ce8a:	609a      	str	r2, [r3, #8]
 800ce8c:	f640 1284 	movw	r2, #2436	; 0x984
 800ce90:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800ce94:	f040 0101 	orr.w	r1, r0, #1
 800ce98:	6813      	ldr	r3, [r2, #0]
 800ce9a:	6061      	str	r1, [r4, #4]
 800ce9c:	4298      	cmp	r0, r3
 800ce9e:	60ac      	str	r4, [r5, #8]
 800cea0:	d3ce      	bcc.n	800ce40 <_free_r+0xc4>
 800cea2:	f640 2344 	movw	r3, #2628	; 0xa44
 800cea6:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800ceaa:	4648      	mov	r0, r9
 800ceac:	6819      	ldr	r1, [r3, #0]
 800ceae:	f7ff ff13 	bl	800ccd8 <_malloc_trim_r>
 800ceb2:	e7c5      	b.n	800ce40 <_free_r+0xc4>
 800ceb4:	f043 0201 	orr.w	r2, r3, #1
 800ceb8:	616c      	str	r4, [r5, #20]
 800ceba:	612c      	str	r4, [r5, #16]
 800cebc:	60e0      	str	r0, [r4, #12]
 800cebe:	60a0      	str	r0, [r4, #8]
 800cec0:	6062      	str	r2, [r4, #4]
 800cec2:	50e3      	str	r3, [r4, r3]
 800cec4:	e7bc      	b.n	800ce40 <_free_r+0xc4>
 800cec6:	2a14      	cmp	r2, #20
 800cec8:	bf9c      	itt	ls
 800ceca:	f102 005b 	addls.w	r0, r2, #91	; 0x5b
 800cece:	0041      	lslls	r1, r0, #1
 800ced0:	d9a0      	bls.n	800ce14 <_free_r+0x98>
 800ced2:	2a54      	cmp	r2, #84	; 0x54
 800ced4:	d80c      	bhi.n	800cef0 <_free_r+0x174>
 800ced6:	0b18      	lsrs	r0, r3, #12
 800ced8:	306e      	adds	r0, #110	; 0x6e
 800ceda:	0041      	lsls	r1, r0, #1
 800cedc:	e79a      	b.n	800ce14 <_free_r+0x98>
 800cede:	684b      	ldr	r3, [r1, #4]
 800cee0:	1080      	asrs	r0, r0, #2
 800cee2:	2501      	movs	r5, #1
 800cee4:	fa05 f000 	lsl.w	r0, r5, r0
 800cee8:	4303      	orrs	r3, r0
 800ceea:	604b      	str	r3, [r1, #4]
 800ceec:	4613      	mov	r3, r2
 800ceee:	e7a3      	b.n	800ce38 <_free_r+0xbc>
 800cef0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800cef4:	d803      	bhi.n	800cefe <_free_r+0x182>
 800cef6:	0bd8      	lsrs	r0, r3, #15
 800cef8:	3077      	adds	r0, #119	; 0x77
 800cefa:	0041      	lsls	r1, r0, #1
 800cefc:	e78a      	b.n	800ce14 <_free_r+0x98>
 800cefe:	f240 5154 	movw	r1, #1364	; 0x554
 800cf02:	428a      	cmp	r2, r1
 800cf04:	bf9d      	ittte	ls
 800cf06:	0c98      	lsrls	r0, r3, #18
 800cf08:	307c      	addls	r0, #124	; 0x7c
 800cf0a:	0041      	lslls	r1, r0, #1
 800cf0c:	21fc      	movhi	r1, #252	; 0xfc
 800cf0e:	bf88      	it	hi
 800cf10:	207e      	movhi	r0, #126	; 0x7e
 800cf12:	e77f      	b.n	800ce14 <_free_r+0x98>
 800cf14:	20000584 	.word	0x20000584

0800cf18 <_fwalk>:
 800cf18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf1c:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
 800cf20:	4688      	mov	r8, r1
 800cf22:	d01a      	beq.n	800cf5a <_fwalk+0x42>
 800cf24:	2600      	movs	r6, #0
 800cf26:	687d      	ldr	r5, [r7, #4]
 800cf28:	68bc      	ldr	r4, [r7, #8]
 800cf2a:	3d01      	subs	r5, #1
 800cf2c:	d40f      	bmi.n	800cf4e <_fwalk+0x36>
 800cf2e:	89a3      	ldrh	r3, [r4, #12]
 800cf30:	2b01      	cmp	r3, #1
 800cf32:	f105 35ff 	add.w	r5, r5, #4294967295	; 0xffffffff
 800cf36:	d906      	bls.n	800cf46 <_fwalk+0x2e>
 800cf38:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
 800cf3c:	3301      	adds	r3, #1
 800cf3e:	4620      	mov	r0, r4
 800cf40:	d001      	beq.n	800cf46 <_fwalk+0x2e>
 800cf42:	47c0      	blx	r8
 800cf44:	4306      	orrs	r6, r0
 800cf46:	1c6b      	adds	r3, r5, #1
 800cf48:	f104 0468 	add.w	r4, r4, #104	; 0x68
 800cf4c:	d1ef      	bne.n	800cf2e <_fwalk+0x16>
 800cf4e:	683f      	ldr	r7, [r7, #0]
 800cf50:	2f00      	cmp	r7, #0
 800cf52:	d1e8      	bne.n	800cf26 <_fwalk+0xe>
 800cf54:	4630      	mov	r0, r6
 800cf56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cf5a:	463e      	mov	r6, r7
 800cf5c:	4630      	mov	r0, r6
 800cf5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cf62:	bf00      	nop

0800cf64 <_fwalk_reent>:
 800cf64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cf68:	f510 7638 	adds.w	r6, r0, #736	; 0x2e0
 800cf6c:	4680      	mov	r8, r0
 800cf6e:	4689      	mov	r9, r1
 800cf70:	d01b      	beq.n	800cfaa <_fwalk_reent+0x46>
 800cf72:	2700      	movs	r7, #0
 800cf74:	6875      	ldr	r5, [r6, #4]
 800cf76:	68b4      	ldr	r4, [r6, #8]
 800cf78:	3d01      	subs	r5, #1
 800cf7a:	d410      	bmi.n	800cf9e <_fwalk_reent+0x3a>
 800cf7c:	89a3      	ldrh	r3, [r4, #12]
 800cf7e:	2b01      	cmp	r3, #1
 800cf80:	f105 35ff 	add.w	r5, r5, #4294967295	; 0xffffffff
 800cf84:	d907      	bls.n	800cf96 <_fwalk_reent+0x32>
 800cf86:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
 800cf8a:	3301      	adds	r3, #1
 800cf8c:	4621      	mov	r1, r4
 800cf8e:	4640      	mov	r0, r8
 800cf90:	d001      	beq.n	800cf96 <_fwalk_reent+0x32>
 800cf92:	47c8      	blx	r9
 800cf94:	4307      	orrs	r7, r0
 800cf96:	1c6a      	adds	r2, r5, #1
 800cf98:	f104 0468 	add.w	r4, r4, #104	; 0x68
 800cf9c:	d1ee      	bne.n	800cf7c <_fwalk_reent+0x18>
 800cf9e:	6836      	ldr	r6, [r6, #0]
 800cfa0:	2e00      	cmp	r6, #0
 800cfa2:	d1e7      	bne.n	800cf74 <_fwalk_reent+0x10>
 800cfa4:	4638      	mov	r0, r7
 800cfa6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cfaa:	4637      	mov	r7, r6
 800cfac:	4638      	mov	r0, r7
 800cfae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cfb2:	bf00      	nop

0800cfb4 <_fwrite_r>:
 800cfb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cfb8:	b086      	sub	sp, #24
 800cfba:	fb02 f503 	mul.w	r5, r2, r3
 800cfbe:	4617      	mov	r7, r2
 800cfc0:	4698      	mov	r8, r3
 800cfc2:	aa01      	add	r2, sp, #4
 800cfc4:	2301      	movs	r3, #1
 800cfc6:	9101      	str	r1, [sp, #4]
 800cfc8:	9502      	str	r5, [sp, #8]
 800cfca:	9505      	str	r5, [sp, #20]
 800cfcc:	9203      	str	r2, [sp, #12]
 800cfce:	9304      	str	r3, [sp, #16]
 800cfd0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800cfd2:	4606      	mov	r6, r0
 800cfd4:	b108      	cbz	r0, 800cfda <_fwrite_r+0x26>
 800cfd6:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800cfd8:	b1db      	cbz	r3, 800d012 <_fwrite_r+0x5e>
 800cfda:	89a2      	ldrh	r2, [r4, #12]
 800cfdc:	0493      	lsls	r3, r2, #18
 800cfde:	bf5f      	itttt	pl
 800cfe0:	6e63      	ldrpl	r3, [r4, #100]	; 0x64
 800cfe2:	f442 5200 	orrpl.w	r2, r2, #8192	; 0x2000
 800cfe6:	f423 5300 	bicpl.w	r3, r3, #8192	; 0x2000
 800cfea:	81a2      	strhpl	r2, [r4, #12]
 800cfec:	bf58      	it	pl
 800cfee:	6663      	strpl	r3, [r4, #100]	; 0x64
 800cff0:	4630      	mov	r0, r6
 800cff2:	4621      	mov	r1, r4
 800cff4:	aa03      	add	r2, sp, #12
 800cff6:	f004 fac3 	bl	8011580 <__sfvwrite_r>
 800cffa:	b130      	cbz	r0, 800d00a <_fwrite_r+0x56>
 800cffc:	9805      	ldr	r0, [sp, #20]
 800cffe:	1a28      	subs	r0, r5, r0
 800d000:	fbb0 f0f7 	udiv	r0, r0, r7
 800d004:	b006      	add	sp, #24
 800d006:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d00a:	4640      	mov	r0, r8
 800d00c:	b006      	add	sp, #24
 800d00e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d012:	f7ff fd33 	bl	800ca7c <__sinit>
 800d016:	e7e0      	b.n	800cfda <_fwrite_r+0x26>

0800d018 <fwrite>:
 800d018:	b530      	push	{r4, r5, lr}
 800d01a:	f240 5478 	movw	r4, #1400	; 0x578
 800d01e:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800d022:	b083      	sub	sp, #12
 800d024:	4605      	mov	r5, r0
 800d026:	6820      	ldr	r0, [r4, #0]
 800d028:	9300      	str	r3, [sp, #0]
 800d02a:	460c      	mov	r4, r1
 800d02c:	4613      	mov	r3, r2
 800d02e:	4629      	mov	r1, r5
 800d030:	4622      	mov	r2, r4
 800d032:	f7ff ffbf 	bl	800cfb4 <_fwrite_r>
 800d036:	b003      	add	sp, #12
 800d038:	bd30      	pop	{r4, r5, pc}
 800d03a:	bf00      	nop

0800d03c <__libc_init_array>:
 800d03c:	b570      	push	{r4, r5, r6, lr}
 800d03e:	f243 56c0 	movw	r6, #13760	; 0x35c0
 800d042:	f243 55c0 	movw	r5, #13760	; 0x35c0
 800d046:	f6c0 0501 	movt	r5, #2049	; 0x801
 800d04a:	f6c0 0601 	movt	r6, #2049	; 0x801
 800d04e:	1b76      	subs	r6, r6, r5
 800d050:	10b6      	asrs	r6, r6, #2
 800d052:	bf1c      	itt	ne
 800d054:	3d04      	subne	r5, #4
 800d056:	2400      	movne	r4, #0
 800d058:	d005      	beq.n	800d066 <__libc_init_array+0x2a>
 800d05a:	3401      	adds	r4, #1
 800d05c:	f855 3f04 	ldr.w	r3, [r5, #4]!
 800d060:	4798      	blx	r3
 800d062:	42a6      	cmp	r6, r4
 800d064:	d1f9      	bne.n	800d05a <__libc_init_array+0x1e>
 800d066:	f243 56c0 	movw	r6, #13760	; 0x35c0
 800d06a:	f243 55c0 	movw	r5, #13760	; 0x35c0
 800d06e:	f6c0 0501 	movt	r5, #2049	; 0x801
 800d072:	f6c0 0601 	movt	r6, #2049	; 0x801
 800d076:	1b76      	subs	r6, r6, r5
 800d078:	f7f4 f824 	bl	80010c4 <_init>
 800d07c:	10b6      	asrs	r6, r6, #2
 800d07e:	bf1c      	itt	ne
 800d080:	3d04      	subne	r5, #4
 800d082:	2400      	movne	r4, #0
 800d084:	d006      	beq.n	800d094 <__libc_init_array+0x58>
 800d086:	3401      	adds	r4, #1
 800d088:	f855 3f04 	ldr.w	r3, [r5, #4]!
 800d08c:	4798      	blx	r3
 800d08e:	42a6      	cmp	r6, r4
 800d090:	d1f9      	bne.n	800d086 <__libc_init_array+0x4a>
 800d092:	bd70      	pop	{r4, r5, r6, pc}
 800d094:	bd70      	pop	{r4, r5, r6, pc}
 800d096:	bf00      	nop

0800d098 <malloc>:
 800d098:	f240 5378 	movw	r3, #1400	; 0x578
 800d09c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d0a0:	4601      	mov	r1, r0
 800d0a2:	6818      	ldr	r0, [r3, #0]
 800d0a4:	f000 b808 	b.w	800d0b8 <_malloc_r>

0800d0a8 <free>:
 800d0a8:	f240 5378 	movw	r3, #1400	; 0x578
 800d0ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d0b0:	4601      	mov	r1, r0
 800d0b2:	6818      	ldr	r0, [r3, #0]
 800d0b4:	f7ff be62 	b.w	800cd7c <_free_r>

0800d0b8 <_malloc_r>:
 800d0b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0bc:	f101 050b 	add.w	r5, r1, #11
 800d0c0:	2d16      	cmp	r5, #22
 800d0c2:	bf87      	ittee	hi
 800d0c4:	f025 0507 	bichi.w	r5, r5, #7
 800d0c8:	0feb      	lsrhi	r3, r5, #31
 800d0ca:	2300      	movls	r3, #0
 800d0cc:	2510      	movls	r5, #16
 800d0ce:	428d      	cmp	r5, r1
 800d0d0:	bf2c      	ite	cs
 800d0d2:	4619      	movcs	r1, r3
 800d0d4:	f043 0101 	orrcc.w	r1, r3, #1
 800d0d8:	b083      	sub	sp, #12
 800d0da:	4607      	mov	r7, r0
 800d0dc:	2900      	cmp	r1, #0
 800d0de:	f040 80b5 	bne.w	800d24c <_malloc_r+0x194>
 800d0e2:	f000 fae5 	bl	800d6b0 <__malloc_lock>
 800d0e6:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
 800d0ea:	d21f      	bcs.n	800d12c <_malloc_r+0x74>
 800d0ec:	f240 567c 	movw	r6, #1404	; 0x57c
 800d0f0:	f2c2 0600 	movt	r6, #8192	; 0x2000
 800d0f4:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
 800d0f8:	eb06 03cc 	add.w	r3, r6, ip, lsl #3
 800d0fc:	68dc      	ldr	r4, [r3, #12]
 800d0fe:	429c      	cmp	r4, r3
 800d100:	f000 81f4 	beq.w	800d4ec <_malloc_r+0x434>
 800d104:	6863      	ldr	r3, [r4, #4]
 800d106:	68e2      	ldr	r2, [r4, #12]
 800d108:	68a1      	ldr	r1, [r4, #8]
 800d10a:	f023 0303 	bic.w	r3, r3, #3
 800d10e:	4423      	add	r3, r4
 800d110:	4638      	mov	r0, r7
 800d112:	685d      	ldr	r5, [r3, #4]
 800d114:	60ca      	str	r2, [r1, #12]
 800d116:	f045 0501 	orr.w	r5, r5, #1
 800d11a:	6091      	str	r1, [r2, #8]
 800d11c:	605d      	str	r5, [r3, #4]
 800d11e:	f000 fac9 	bl	800d6b4 <__malloc_unlock>
 800d122:	3408      	adds	r4, #8
 800d124:	4620      	mov	r0, r4
 800d126:	b003      	add	sp, #12
 800d128:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d12c:	ea5f 2c55 	movs.w	ip, r5, lsr #9
 800d130:	bf04      	itt	eq
 800d132:	217e      	moveq	r1, #126	; 0x7e
 800d134:	f04f 0c3f 	moveq.w	ip, #63	; 0x3f
 800d138:	f040 808f 	bne.w	800d25a <_malloc_r+0x1a2>
 800d13c:	f240 567c 	movw	r6, #1404	; 0x57c
 800d140:	f2c2 0600 	movt	r6, #8192	; 0x2000
 800d144:	eb06 0181 	add.w	r1, r6, r1, lsl #2
 800d148:	68cc      	ldr	r4, [r1, #12]
 800d14a:	42a1      	cmp	r1, r4
 800d14c:	d106      	bne.n	800d15c <_malloc_r+0xa4>
 800d14e:	e00d      	b.n	800d16c <_malloc_r+0xb4>
 800d150:	2b00      	cmp	r3, #0
 800d152:	f280 8163 	bge.w	800d41c <_malloc_r+0x364>
 800d156:	68e4      	ldr	r4, [r4, #12]
 800d158:	42a1      	cmp	r1, r4
 800d15a:	d007      	beq.n	800d16c <_malloc_r+0xb4>
 800d15c:	6862      	ldr	r2, [r4, #4]
 800d15e:	f022 0203 	bic.w	r2, r2, #3
 800d162:	1b53      	subs	r3, r2, r5
 800d164:	2b0f      	cmp	r3, #15
 800d166:	ddf3      	ble.n	800d150 <_malloc_r+0x98>
 800d168:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 800d16c:	f10c 0c01 	add.w	ip, ip, #1
 800d170:	f240 537c 	movw	r3, #1404	; 0x57c
 800d174:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d178:	6934      	ldr	r4, [r6, #16]
 800d17a:	f103 0e08 	add.w	lr, r3, #8
 800d17e:	4574      	cmp	r4, lr
 800d180:	bf08      	it	eq
 800d182:	685a      	ldreq	r2, [r3, #4]
 800d184:	d022      	beq.n	800d1cc <_malloc_r+0x114>
 800d186:	6861      	ldr	r1, [r4, #4]
 800d188:	f021 0103 	bic.w	r1, r1, #3
 800d18c:	1b4a      	subs	r2, r1, r5
 800d18e:	2a0f      	cmp	r2, #15
 800d190:	f300 8190 	bgt.w	800d4b4 <_malloc_r+0x3fc>
 800d194:	2a00      	cmp	r2, #0
 800d196:	f8c3 e014 	str.w	lr, [r3, #20]
 800d19a:	f8c3 e010 	str.w	lr, [r3, #16]
 800d19e:	da67      	bge.n	800d270 <_malloc_r+0x1b8>
 800d1a0:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800d1a4:	f080 815f 	bcs.w	800d466 <_malloc_r+0x3ae>
 800d1a8:	08c9      	lsrs	r1, r1, #3
 800d1aa:	eb03 00c1 	add.w	r0, r3, r1, lsl #3
 800d1ae:	ea4f 08a1 	mov.w	r8, r1, asr #2
 800d1b2:	685a      	ldr	r2, [r3, #4]
 800d1b4:	6881      	ldr	r1, [r0, #8]
 800d1b6:	60e0      	str	r0, [r4, #12]
 800d1b8:	f04f 0901 	mov.w	r9, #1
 800d1bc:	fa09 f808 	lsl.w	r8, r9, r8
 800d1c0:	ea48 0202 	orr.w	r2, r8, r2
 800d1c4:	60a1      	str	r1, [r4, #8]
 800d1c6:	605a      	str	r2, [r3, #4]
 800d1c8:	6084      	str	r4, [r0, #8]
 800d1ca:	60cc      	str	r4, [r1, #12]
 800d1cc:	ea4f 03ac 	mov.w	r3, ip, asr #2
 800d1d0:	2001      	movs	r0, #1
 800d1d2:	4098      	lsls	r0, r3
 800d1d4:	4290      	cmp	r0, r2
 800d1d6:	d858      	bhi.n	800d28a <_malloc_r+0x1d2>
 800d1d8:	4202      	tst	r2, r0
 800d1da:	d106      	bne.n	800d1ea <_malloc_r+0x132>
 800d1dc:	f02c 0c03 	bic.w	ip, ip, #3
 800d1e0:	0040      	lsls	r0, r0, #1
 800d1e2:	4202      	tst	r2, r0
 800d1e4:	f10c 0c04 	add.w	ip, ip, #4
 800d1e8:	d0fa      	beq.n	800d1e0 <_malloc_r+0x128>
 800d1ea:	eb06 08cc 	add.w	r8, r6, ip, lsl #3
 800d1ee:	4644      	mov	r4, r8
 800d1f0:	46e1      	mov	r9, ip
 800d1f2:	68e3      	ldr	r3, [r4, #12]
 800d1f4:	429c      	cmp	r4, r3
 800d1f6:	d107      	bne.n	800d208 <_malloc_r+0x150>
 800d1f8:	e16f      	b.n	800d4da <_malloc_r+0x422>
 800d1fa:	2a00      	cmp	r2, #0
 800d1fc:	f280 8180 	bge.w	800d500 <_malloc_r+0x448>
 800d200:	68db      	ldr	r3, [r3, #12]
 800d202:	429c      	cmp	r4, r3
 800d204:	f000 8169 	beq.w	800d4da <_malloc_r+0x422>
 800d208:	6859      	ldr	r1, [r3, #4]
 800d20a:	f021 0103 	bic.w	r1, r1, #3
 800d20e:	1b4a      	subs	r2, r1, r5
 800d210:	2a0f      	cmp	r2, #15
 800d212:	ddf2      	ble.n	800d1fa <_malloc_r+0x142>
 800d214:	461c      	mov	r4, r3
 800d216:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 800d21a:	f854 8f08 	ldr.w	r8, [r4, #8]!
 800d21e:	1959      	adds	r1, r3, r5
 800d220:	f045 0901 	orr.w	r9, r5, #1
 800d224:	f042 0501 	orr.w	r5, r2, #1
 800d228:	f8c3 9004 	str.w	r9, [r3, #4]
 800d22c:	4638      	mov	r0, r7
 800d22e:	f8c8 c00c 	str.w	ip, [r8, #12]
 800d232:	f8cc 8008 	str.w	r8, [ip, #8]
 800d236:	6171      	str	r1, [r6, #20]
 800d238:	6131      	str	r1, [r6, #16]
 800d23a:	f8c1 e00c 	str.w	lr, [r1, #12]
 800d23e:	f8c1 e008 	str.w	lr, [r1, #8]
 800d242:	604d      	str	r5, [r1, #4]
 800d244:	508a      	str	r2, [r1, r2]
 800d246:	f000 fa35 	bl	800d6b4 <__malloc_unlock>
 800d24a:	e76b      	b.n	800d124 <_malloc_r+0x6c>
 800d24c:	230c      	movs	r3, #12
 800d24e:	2400      	movs	r4, #0
 800d250:	6003      	str	r3, [r0, #0]
 800d252:	4620      	mov	r0, r4
 800d254:	b003      	add	sp, #12
 800d256:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d25a:	f1bc 0f04 	cmp.w	ip, #4
 800d25e:	f200 80ee 	bhi.w	800d43e <_malloc_r+0x386>
 800d262:	ea4f 1c95 	mov.w	ip, r5, lsr #6
 800d266:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
 800d26a:	ea4f 014c 	mov.w	r1, ip, lsl #1
 800d26e:	e765      	b.n	800d13c <_malloc_r+0x84>
 800d270:	4421      	add	r1, r4
 800d272:	4638      	mov	r0, r7
 800d274:	684b      	ldr	r3, [r1, #4]
 800d276:	f043 0301 	orr.w	r3, r3, #1
 800d27a:	604b      	str	r3, [r1, #4]
 800d27c:	f000 fa1a 	bl	800d6b4 <__malloc_unlock>
 800d280:	3408      	adds	r4, #8
 800d282:	4620      	mov	r0, r4
 800d284:	b003      	add	sp, #12
 800d286:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d28a:	68b4      	ldr	r4, [r6, #8]
 800d28c:	6863      	ldr	r3, [r4, #4]
 800d28e:	f023 0903 	bic.w	r9, r3, #3
 800d292:	454d      	cmp	r5, r9
 800d294:	d804      	bhi.n	800d2a0 <_malloc_r+0x1e8>
 800d296:	ebc5 0309 	rsb	r3, r5, r9
 800d29a:	2b0f      	cmp	r3, #15
 800d29c:	f300 80ae 	bgt.w	800d3fc <_malloc_r+0x344>
 800d2a0:	f640 2344 	movw	r3, #2628	; 0xa44
 800d2a4:	f640 1a88 	movw	sl, #2440	; 0x988
 800d2a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d2ac:	f2c2 0a00 	movt	sl, #8192	; 0x2000
 800d2b0:	681b      	ldr	r3, [r3, #0]
 800d2b2:	f8da 1000 	ldr.w	r1, [sl]
 800d2b6:	442b      	add	r3, r5
 800d2b8:	3101      	adds	r1, #1
 800d2ba:	bf1d      	ittte	ne
 800d2bc:	f503 5380 	addne.w	r3, r3, #4096	; 0x1000
 800d2c0:	330f      	addne	r3, #15
 800d2c2:	f423 637f 	bicne.w	r3, r3, #4080	; 0xff0
 800d2c6:	f103 0c10 	addeq.w	ip, r3, #16
 800d2ca:	bf18      	it	ne
 800d2cc:	f023 0c0f 	bicne.w	ip, r3, #15
 800d2d0:	eb04 0209 	add.w	r2, r4, r9
 800d2d4:	4661      	mov	r1, ip
 800d2d6:	4638      	mov	r0, r7
 800d2d8:	9201      	str	r2, [sp, #4]
 800d2da:	f8cd c000 	str.w	ip, [sp]
 800d2de:	f7fb f9ad 	bl	800863c <_sbrk_r>
 800d2e2:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800d2e6:	4680      	mov	r8, r0
 800d2e8:	9a01      	ldr	r2, [sp, #4]
 800d2ea:	f8dd c000 	ldr.w	ip, [sp]
 800d2ee:	f000 811d 	beq.w	800d52c <_malloc_r+0x474>
 800d2f2:	4282      	cmp	r2, r0
 800d2f4:	f200 8117 	bhi.w	800d526 <_malloc_r+0x46e>
 800d2f8:	f640 2b48 	movw	fp, #2632	; 0xa48
 800d2fc:	f2c2 0b00 	movt	fp, #8192	; 0x2000
 800d300:	4542      	cmp	r2, r8
 800d302:	f8db 3000 	ldr.w	r3, [fp]
 800d306:	4463      	add	r3, ip
 800d308:	f8cb 3000 	str.w	r3, [fp]
 800d30c:	f000 815d 	beq.w	800d5ca <_malloc_r+0x512>
 800d310:	f8da 0000 	ldr.w	r0, [sl]
 800d314:	f640 1188 	movw	r1, #2440	; 0x988
 800d318:	3001      	adds	r0, #1
 800d31a:	bf18      	it	ne
 800d31c:	ebc2 0208 	rsbne	r2, r2, r8
 800d320:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800d324:	bf16      	itet	ne
 800d326:	189b      	addne	r3, r3, r2
 800d328:	f8c1 8000 	streq.w	r8, [r1]
 800d32c:	f8cb 3000 	strne.w	r3, [fp]
 800d330:	f018 0307 	ands.w	r3, r8, #7
 800d334:	bf1f      	itttt	ne
 800d336:	f1c3 0208 	rsbne	r2, r3, #8
 800d33a:	4490      	addne	r8, r2
 800d33c:	f5c3 5380 	rsbne	r3, r3, #4096	; 0x1000
 800d340:	f103 0a08 	addne.w	sl, r3, #8
 800d344:	eb08 030c 	add.w	r3, r8, ip
 800d348:	bf08      	it	eq
 800d34a:	f44f 5a80 	moveq.w	sl, #4096	; 0x1000
 800d34e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800d352:	ebc3 0a0a 	rsb	sl, r3, sl
 800d356:	4651      	mov	r1, sl
 800d358:	4638      	mov	r0, r7
 800d35a:	f7fb f96f 	bl	800863c <_sbrk_r>
 800d35e:	1c43      	adds	r3, r0, #1
 800d360:	bf18      	it	ne
 800d362:	ebc8 0200 	rsbne	r2, r8, r0
 800d366:	f8db 3000 	ldr.w	r3, [fp]
 800d36a:	f8c6 8008 	str.w	r8, [r6, #8]
 800d36e:	bf15      	itete	ne
 800d370:	4452      	addne	r2, sl
 800d372:	f04f 0a00 	moveq.w	sl, #0
 800d376:	f042 0201 	orrne.w	r2, r2, #1
 800d37a:	2201      	moveq	r2, #1
 800d37c:	4453      	add	r3, sl
 800d37e:	42b4      	cmp	r4, r6
 800d380:	f640 2a48 	movw	sl, #2632	; 0xa48
 800d384:	f8c8 2004 	str.w	r2, [r8, #4]
 800d388:	f8cb 3000 	str.w	r3, [fp]
 800d38c:	f2c2 0a00 	movt	sl, #8192	; 0x2000
 800d390:	d015      	beq.n	800d3be <_malloc_r+0x306>
 800d392:	f1b9 0f0f 	cmp.w	r9, #15
 800d396:	f240 80f8 	bls.w	800d58a <_malloc_r+0x4d2>
 800d39a:	6861      	ldr	r1, [r4, #4]
 800d39c:	f1a9 020c 	sub.w	r2, r9, #12
 800d3a0:	f022 0207 	bic.w	r2, r2, #7
 800d3a4:	f001 0e01 	and.w	lr, r1, #1
 800d3a8:	18a1      	adds	r1, r4, r2
 800d3aa:	2005      	movs	r0, #5
 800d3ac:	ea42 0e0e 	orr.w	lr, r2, lr
 800d3b0:	2a0f      	cmp	r2, #15
 800d3b2:	f8c4 e004 	str.w	lr, [r4, #4]
 800d3b6:	6048      	str	r0, [r1, #4]
 800d3b8:	6088      	str	r0, [r1, #8]
 800d3ba:	f200 8112 	bhi.w	800d5e2 <_malloc_r+0x52a>
 800d3be:	f640 2240 	movw	r2, #2624	; 0xa40
 800d3c2:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800d3c6:	68b4      	ldr	r4, [r6, #8]
 800d3c8:	6811      	ldr	r1, [r2, #0]
 800d3ca:	428b      	cmp	r3, r1
 800d3cc:	bf88      	it	hi
 800d3ce:	6013      	strhi	r3, [r2, #0]
 800d3d0:	f640 223c 	movw	r2, #2620	; 0xa3c
 800d3d4:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800d3d8:	6811      	ldr	r1, [r2, #0]
 800d3da:	428b      	cmp	r3, r1
 800d3dc:	bf88      	it	hi
 800d3de:	6013      	strhi	r3, [r2, #0]
 800d3e0:	6862      	ldr	r2, [r4, #4]
 800d3e2:	f022 0203 	bic.w	r2, r2, #3
 800d3e6:	4295      	cmp	r5, r2
 800d3e8:	ebc5 0302 	rsb	r3, r5, r2
 800d3ec:	d801      	bhi.n	800d3f2 <_malloc_r+0x33a>
 800d3ee:	2b0f      	cmp	r3, #15
 800d3f0:	dc04      	bgt.n	800d3fc <_malloc_r+0x344>
 800d3f2:	4638      	mov	r0, r7
 800d3f4:	f000 f95e 	bl	800d6b4 <__malloc_unlock>
 800d3f8:	2400      	movs	r4, #0
 800d3fa:	e693      	b.n	800d124 <_malloc_r+0x6c>
 800d3fc:	1962      	adds	r2, r4, r5
 800d3fe:	f043 0301 	orr.w	r3, r3, #1
 800d402:	f045 0501 	orr.w	r5, r5, #1
 800d406:	6065      	str	r5, [r4, #4]
 800d408:	4638      	mov	r0, r7
 800d40a:	60b2      	str	r2, [r6, #8]
 800d40c:	6053      	str	r3, [r2, #4]
 800d40e:	f000 f951 	bl	800d6b4 <__malloc_unlock>
 800d412:	3408      	adds	r4, #8
 800d414:	4620      	mov	r0, r4
 800d416:	b003      	add	sp, #12
 800d418:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d41c:	4422      	add	r2, r4
 800d41e:	68e3      	ldr	r3, [r4, #12]
 800d420:	6850      	ldr	r0, [r2, #4]
 800d422:	68a1      	ldr	r1, [r4, #8]
 800d424:	f040 0501 	orr.w	r5, r0, #1
 800d428:	60cb      	str	r3, [r1, #12]
 800d42a:	4638      	mov	r0, r7
 800d42c:	6099      	str	r1, [r3, #8]
 800d42e:	6055      	str	r5, [r2, #4]
 800d430:	f000 f940 	bl	800d6b4 <__malloc_unlock>
 800d434:	3408      	adds	r4, #8
 800d436:	4620      	mov	r0, r4
 800d438:	b003      	add	sp, #12
 800d43a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d43e:	f1bc 0f14 	cmp.w	ip, #20
 800d442:	bf9c      	itt	ls
 800d444:	f10c 0c5b 	addls.w	ip, ip, #91	; 0x5b
 800d448:	ea4f 014c 	movls.w	r1, ip, lsl #1
 800d44c:	f67f ae76 	bls.w	800d13c <_malloc_r+0x84>
 800d450:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
 800d454:	f200 808f 	bhi.w	800d576 <_malloc_r+0x4be>
 800d458:	ea4f 3c15 	mov.w	ip, r5, lsr #12
 800d45c:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
 800d460:	ea4f 014c 	mov.w	r1, ip, lsl #1
 800d464:	e66a      	b.n	800d13c <_malloc_r+0x84>
 800d466:	0a4b      	lsrs	r3, r1, #9
 800d468:	2b04      	cmp	r3, #4
 800d46a:	d958      	bls.n	800d51e <_malloc_r+0x466>
 800d46c:	2b14      	cmp	r3, #20
 800d46e:	bf9c      	itt	ls
 800d470:	f103 025b 	addls.w	r2, r3, #91	; 0x5b
 800d474:	0050      	lslls	r0, r2, #1
 800d476:	d905      	bls.n	800d484 <_malloc_r+0x3cc>
 800d478:	2b54      	cmp	r3, #84	; 0x54
 800d47a:	f200 80ba 	bhi.w	800d5f2 <_malloc_r+0x53a>
 800d47e:	0b0a      	lsrs	r2, r1, #12
 800d480:	326e      	adds	r2, #110	; 0x6e
 800d482:	0050      	lsls	r0, r2, #1
 800d484:	eb06 0080 	add.w	r0, r6, r0, lsl #2
 800d488:	f240 587c 	movw	r8, #1404	; 0x57c
 800d48c:	6883      	ldr	r3, [r0, #8]
 800d48e:	4283      	cmp	r3, r0
 800d490:	f2c2 0800 	movt	r8, #8192	; 0x2000
 800d494:	d07f      	beq.n	800d596 <_malloc_r+0x4de>
 800d496:	685a      	ldr	r2, [r3, #4]
 800d498:	f022 0203 	bic.w	r2, r2, #3
 800d49c:	4291      	cmp	r1, r2
 800d49e:	d202      	bcs.n	800d4a6 <_malloc_r+0x3ee>
 800d4a0:	689b      	ldr	r3, [r3, #8]
 800d4a2:	4298      	cmp	r0, r3
 800d4a4:	d1f7      	bne.n	800d496 <_malloc_r+0x3de>
 800d4a6:	68d9      	ldr	r1, [r3, #12]
 800d4a8:	6872      	ldr	r2, [r6, #4]
 800d4aa:	60e1      	str	r1, [r4, #12]
 800d4ac:	60a3      	str	r3, [r4, #8]
 800d4ae:	608c      	str	r4, [r1, #8]
 800d4b0:	60dc      	str	r4, [r3, #12]
 800d4b2:	e68b      	b.n	800d1cc <_malloc_r+0x114>
 800d4b4:	1961      	adds	r1, r4, r5
 800d4b6:	f042 0601 	orr.w	r6, r2, #1
 800d4ba:	f045 0501 	orr.w	r5, r5, #1
 800d4be:	6065      	str	r5, [r4, #4]
 800d4c0:	4638      	mov	r0, r7
 800d4c2:	6159      	str	r1, [r3, #20]
 800d4c4:	6119      	str	r1, [r3, #16]
 800d4c6:	f8c1 e00c 	str.w	lr, [r1, #12]
 800d4ca:	f8c1 e008 	str.w	lr, [r1, #8]
 800d4ce:	604e      	str	r6, [r1, #4]
 800d4d0:	508a      	str	r2, [r1, r2]
 800d4d2:	3408      	adds	r4, #8
 800d4d4:	f000 f8ee 	bl	800d6b4 <__malloc_unlock>
 800d4d8:	e624      	b.n	800d124 <_malloc_r+0x6c>
 800d4da:	f109 0901 	add.w	r9, r9, #1
 800d4de:	f019 0f03 	tst.w	r9, #3
 800d4e2:	f104 0408 	add.w	r4, r4, #8
 800d4e6:	f47f ae84 	bne.w	800d1f2 <_malloc_r+0x13a>
 800d4ea:	e028      	b.n	800d53e <_malloc_r+0x486>
 800d4ec:	f104 0308 	add.w	r3, r4, #8
 800d4f0:	6964      	ldr	r4, [r4, #20]
 800d4f2:	42a3      	cmp	r3, r4
 800d4f4:	bf08      	it	eq
 800d4f6:	f10c 0c02 	addeq.w	ip, ip, #2
 800d4fa:	f43f ae39 	beq.w	800d170 <_malloc_r+0xb8>
 800d4fe:	e601      	b.n	800d104 <_malloc_r+0x4c>
 800d500:	4419      	add	r1, r3
 800d502:	461c      	mov	r4, r3
 800d504:	6848      	ldr	r0, [r1, #4]
 800d506:	68db      	ldr	r3, [r3, #12]
 800d508:	f854 2f08 	ldr.w	r2, [r4, #8]!
 800d50c:	f040 0501 	orr.w	r5, r0, #1
 800d510:	604d      	str	r5, [r1, #4]
 800d512:	4638      	mov	r0, r7
 800d514:	60d3      	str	r3, [r2, #12]
 800d516:	609a      	str	r2, [r3, #8]
 800d518:	f000 f8cc 	bl	800d6b4 <__malloc_unlock>
 800d51c:	e602      	b.n	800d124 <_malloc_r+0x6c>
 800d51e:	098a      	lsrs	r2, r1, #6
 800d520:	3238      	adds	r2, #56	; 0x38
 800d522:	0050      	lsls	r0, r2, #1
 800d524:	e7ae      	b.n	800d484 <_malloc_r+0x3cc>
 800d526:	42b4      	cmp	r4, r6
 800d528:	f43f aee6 	beq.w	800d2f8 <_malloc_r+0x240>
 800d52c:	68b4      	ldr	r4, [r6, #8]
 800d52e:	6862      	ldr	r2, [r4, #4]
 800d530:	f022 0203 	bic.w	r2, r2, #3
 800d534:	e757      	b.n	800d3e6 <_malloc_r+0x32e>
 800d536:	f8d8 8000 	ldr.w	r8, [r8]
 800d53a:	4598      	cmp	r8, r3
 800d53c:	d16b      	bne.n	800d616 <_malloc_r+0x55e>
 800d53e:	f01c 0f03 	tst.w	ip, #3
 800d542:	f1a8 0308 	sub.w	r3, r8, #8
 800d546:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 800d54a:	d1f4      	bne.n	800d536 <_malloc_r+0x47e>
 800d54c:	6873      	ldr	r3, [r6, #4]
 800d54e:	ea23 0300 	bic.w	r3, r3, r0
 800d552:	6073      	str	r3, [r6, #4]
 800d554:	0040      	lsls	r0, r0, #1
 800d556:	4298      	cmp	r0, r3
 800d558:	f63f ae97 	bhi.w	800d28a <_malloc_r+0x1d2>
 800d55c:	2800      	cmp	r0, #0
 800d55e:	f43f ae94 	beq.w	800d28a <_malloc_r+0x1d2>
 800d562:	4203      	tst	r3, r0
 800d564:	46cc      	mov	ip, r9
 800d566:	f47f ae40 	bne.w	800d1ea <_malloc_r+0x132>
 800d56a:	0040      	lsls	r0, r0, #1
 800d56c:	4203      	tst	r3, r0
 800d56e:	f10c 0c04 	add.w	ip, ip, #4
 800d572:	d0fa      	beq.n	800d56a <_malloc_r+0x4b2>
 800d574:	e639      	b.n	800d1ea <_malloc_r+0x132>
 800d576:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
 800d57a:	d817      	bhi.n	800d5ac <_malloc_r+0x4f4>
 800d57c:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
 800d580:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
 800d584:	ea4f 014c 	mov.w	r1, ip, lsl #1
 800d588:	e5d8      	b.n	800d13c <_malloc_r+0x84>
 800d58a:	2301      	movs	r3, #1
 800d58c:	f8c8 3004 	str.w	r3, [r8, #4]
 800d590:	4644      	mov	r4, r8
 800d592:	2200      	movs	r2, #0
 800d594:	e727      	b.n	800d3e6 <_malloc_r+0x32e>
 800d596:	1091      	asrs	r1, r2, #2
 800d598:	2001      	movs	r0, #1
 800d59a:	f8d8 2004 	ldr.w	r2, [r8, #4]
 800d59e:	fa00 f101 	lsl.w	r1, r0, r1
 800d5a2:	430a      	orrs	r2, r1
 800d5a4:	f8c8 2004 	str.w	r2, [r8, #4]
 800d5a8:	4619      	mov	r1, r3
 800d5aa:	e77e      	b.n	800d4aa <_malloc_r+0x3f2>
 800d5ac:	f240 5354 	movw	r3, #1364	; 0x554
 800d5b0:	459c      	cmp	ip, r3
 800d5b2:	bf9d      	ittte	ls
 800d5b4:	ea4f 4c95 	movls.w	ip, r5, lsr #18
 800d5b8:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
 800d5bc:	ea4f 014c 	movls.w	r1, ip, lsl #1
 800d5c0:	21fc      	movhi	r1, #252	; 0xfc
 800d5c2:	bf88      	it	hi
 800d5c4:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
 800d5c8:	e5b8      	b.n	800d13c <_malloc_r+0x84>
 800d5ca:	f3c2 010b 	ubfx	r1, r2, #0, #12
 800d5ce:	2900      	cmp	r1, #0
 800d5d0:	f47f ae9e 	bne.w	800d310 <_malloc_r+0x258>
 800d5d4:	eb0c 0109 	add.w	r1, ip, r9
 800d5d8:	68b2      	ldr	r2, [r6, #8]
 800d5da:	f041 0101 	orr.w	r1, r1, #1
 800d5de:	6051      	str	r1, [r2, #4]
 800d5e0:	e6ed      	b.n	800d3be <_malloc_r+0x306>
 800d5e2:	f104 0108 	add.w	r1, r4, #8
 800d5e6:	4638      	mov	r0, r7
 800d5e8:	f7ff fbc8 	bl	800cd7c <_free_r>
 800d5ec:	f8da 3000 	ldr.w	r3, [sl]
 800d5f0:	e6e5      	b.n	800d3be <_malloc_r+0x306>
 800d5f2:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800d5f6:	d803      	bhi.n	800d600 <_malloc_r+0x548>
 800d5f8:	0bca      	lsrs	r2, r1, #15
 800d5fa:	3277      	adds	r2, #119	; 0x77
 800d5fc:	0050      	lsls	r0, r2, #1
 800d5fe:	e741      	b.n	800d484 <_malloc_r+0x3cc>
 800d600:	f240 5254 	movw	r2, #1364	; 0x554
 800d604:	4293      	cmp	r3, r2
 800d606:	bf9d      	ittte	ls
 800d608:	0c8a      	lsrls	r2, r1, #18
 800d60a:	327c      	addls	r2, #124	; 0x7c
 800d60c:	0050      	lslls	r0, r2, #1
 800d60e:	20fc      	movhi	r0, #252	; 0xfc
 800d610:	bf88      	it	hi
 800d612:	227e      	movhi	r2, #126	; 0x7e
 800d614:	e736      	b.n	800d484 <_malloc_r+0x3cc>
 800d616:	6873      	ldr	r3, [r6, #4]
 800d618:	e79c      	b.n	800d554 <_malloc_r+0x49c>
 800d61a:	bf00      	nop

0800d61c <memset>:
 800d61c:	b4f0      	push	{r4, r5, r6, r7}
 800d61e:	0784      	lsls	r4, r0, #30
 800d620:	d043      	beq.n	800d6aa <memset+0x8e>
 800d622:	1e54      	subs	r4, r2, #1
 800d624:	2a00      	cmp	r2, #0
 800d626:	d03e      	beq.n	800d6a6 <memset+0x8a>
 800d628:	b2cd      	uxtb	r5, r1
 800d62a:	4603      	mov	r3, r0
 800d62c:	e003      	b.n	800d636 <memset+0x1a>
 800d62e:	1e62      	subs	r2, r4, #1
 800d630:	2c00      	cmp	r4, #0
 800d632:	d038      	beq.n	800d6a6 <memset+0x8a>
 800d634:	4614      	mov	r4, r2
 800d636:	f803 5b01 	strb.w	r5, [r3], #1
 800d63a:	079a      	lsls	r2, r3, #30
 800d63c:	d1f7      	bne.n	800d62e <memset+0x12>
 800d63e:	2c03      	cmp	r4, #3
 800d640:	d92a      	bls.n	800d698 <memset+0x7c>
 800d642:	b2cd      	uxtb	r5, r1
 800d644:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 800d648:	2c0f      	cmp	r4, #15
 800d64a:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 800d64e:	d915      	bls.n	800d67c <memset+0x60>
 800d650:	f1a4 0710 	sub.w	r7, r4, #16
 800d654:	093f      	lsrs	r7, r7, #4
 800d656:	f103 0610 	add.w	r6, r3, #16
 800d65a:	eb06 1607 	add.w	r6, r6, r7, lsl #4
 800d65e:	461a      	mov	r2, r3
 800d660:	6015      	str	r5, [r2, #0]
 800d662:	6055      	str	r5, [r2, #4]
 800d664:	6095      	str	r5, [r2, #8]
 800d666:	60d5      	str	r5, [r2, #12]
 800d668:	3210      	adds	r2, #16
 800d66a:	42b2      	cmp	r2, r6
 800d66c:	d1f8      	bne.n	800d660 <memset+0x44>
 800d66e:	f004 040f 	and.w	r4, r4, #15
 800d672:	3701      	adds	r7, #1
 800d674:	2c03      	cmp	r4, #3
 800d676:	eb03 1307 	add.w	r3, r3, r7, lsl #4
 800d67a:	d90d      	bls.n	800d698 <memset+0x7c>
 800d67c:	461e      	mov	r6, r3
 800d67e:	4622      	mov	r2, r4
 800d680:	3a04      	subs	r2, #4
 800d682:	2a03      	cmp	r2, #3
 800d684:	f846 5b04 	str.w	r5, [r6], #4
 800d688:	d8fa      	bhi.n	800d680 <memset+0x64>
 800d68a:	1f22      	subs	r2, r4, #4
 800d68c:	f022 0203 	bic.w	r2, r2, #3
 800d690:	3204      	adds	r2, #4
 800d692:	4413      	add	r3, r2
 800d694:	f004 0403 	and.w	r4, r4, #3
 800d698:	b12c      	cbz	r4, 800d6a6 <memset+0x8a>
 800d69a:	b2c9      	uxtb	r1, r1
 800d69c:	441c      	add	r4, r3
 800d69e:	f803 1b01 	strb.w	r1, [r3], #1
 800d6a2:	42a3      	cmp	r3, r4
 800d6a4:	d1fb      	bne.n	800d69e <memset+0x82>
 800d6a6:	bcf0      	pop	{r4, r5, r6, r7}
 800d6a8:	4770      	bx	lr
 800d6aa:	4614      	mov	r4, r2
 800d6ac:	4603      	mov	r3, r0
 800d6ae:	e7c6      	b.n	800d63e <memset+0x22>

0800d6b0 <__malloc_lock>:
 800d6b0:	4770      	bx	lr
 800d6b2:	bf00      	nop

0800d6b4 <__malloc_unlock>:
 800d6b4:	4770      	bx	lr
 800d6b6:	bf00      	nop

0800d6b8 <_printf_r>:
 800d6b8:	b40e      	push	{r1, r2, r3}
 800d6ba:	b510      	push	{r4, lr}
 800d6bc:	b083      	sub	sp, #12
 800d6be:	ac05      	add	r4, sp, #20
 800d6c0:	6881      	ldr	r1, [r0, #8]
 800d6c2:	f854 2b04 	ldr.w	r2, [r4], #4
 800d6c6:	4623      	mov	r3, r4
 800d6c8:	9401      	str	r4, [sp, #4]
 800d6ca:	f001 fae1 	bl	800ec90 <_vfprintf_r>
 800d6ce:	b003      	add	sp, #12
 800d6d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d6d4:	b003      	add	sp, #12
 800d6d6:	4770      	bx	lr

0800d6d8 <printf>:
 800d6d8:	b40f      	push	{r0, r1, r2, r3}
 800d6da:	b500      	push	{lr}
 800d6dc:	f240 5278 	movw	r2, #1400	; 0x578
 800d6e0:	b083      	sub	sp, #12
 800d6e2:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800d6e6:	ab04      	add	r3, sp, #16
 800d6e8:	6810      	ldr	r0, [r2, #0]
 800d6ea:	f853 2b04 	ldr.w	r2, [r3], #4
 800d6ee:	6881      	ldr	r1, [r0, #8]
 800d6f0:	9301      	str	r3, [sp, #4]
 800d6f2:	f001 facd 	bl	800ec90 <_vfprintf_r>
 800d6f6:	b003      	add	sp, #12
 800d6f8:	f85d eb04 	ldr.w	lr, [sp], #4
 800d6fc:	b004      	add	sp, #16
 800d6fe:	4770      	bx	lr

0800d700 <_puts_r>:
 800d700:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d702:	4604      	mov	r4, r0
 800d704:	b089      	sub	sp, #36	; 0x24
 800d706:	4608      	mov	r0, r1
 800d708:	460d      	mov	r5, r1
 800d70a:	f000 fbff 	bl	800df0c <strlen>
 800d70e:	68a3      	ldr	r3, [r4, #8]
 800d710:	9005      	str	r0, [sp, #20]
 800d712:	8999      	ldrh	r1, [r3, #12]
 800d714:	9504      	str	r5, [sp, #16]
 800d716:	f243 32ec 	movw	r2, #13292	; 0x33ec
 800d71a:	f6c0 0201 	movt	r2, #2049	; 0x801
 800d71e:	9206      	str	r2, [sp, #24]
 800d720:	048a      	lsls	r2, r1, #18
 800d722:	bf5e      	ittt	pl
 800d724:	6e5a      	ldrpl	r2, [r3, #100]	; 0x64
 800d726:	f441 5100 	orrpl.w	r1, r1, #8192	; 0x2000
 800d72a:	f422 5200 	bicpl.w	r2, r2, #8192	; 0x2000
 800d72e:	f100 0001 	add.w	r0, r0, #1
 800d732:	f04f 0701 	mov.w	r7, #1
 800d736:	bf58      	it	pl
 800d738:	665a      	strpl	r2, [r3, #100]	; 0x64
 800d73a:	9003      	str	r0, [sp, #12]
 800d73c:	9707      	str	r7, [sp, #28]
 800d73e:	ae04      	add	r6, sp, #16
 800d740:	bf58      	it	pl
 800d742:	8199      	strhpl	r1, [r3, #12]
 800d744:	2502      	movs	r5, #2
 800d746:	4620      	mov	r0, r4
 800d748:	4619      	mov	r1, r3
 800d74a:	aa01      	add	r2, sp, #4
 800d74c:	9601      	str	r6, [sp, #4]
 800d74e:	9502      	str	r5, [sp, #8]
 800d750:	f003 ff16 	bl	8011580 <__sfvwrite_r>
 800d754:	2800      	cmp	r0, #0
 800d756:	bf0c      	ite	eq
 800d758:	200a      	moveq	r0, #10
 800d75a:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800d75e:	b009      	add	sp, #36	; 0x24
 800d760:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d762:	bf00      	nop

0800d764 <puts>:
 800d764:	f240 5378 	movw	r3, #1400	; 0x578
 800d768:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d76c:	4601      	mov	r1, r0
 800d76e:	6818      	ldr	r0, [r3, #0]
 800d770:	f7ff bfc6 	b.w	800d700 <_puts_r>

0800d774 <srand>:
 800d774:	f240 5378 	movw	r3, #1400	; 0x578
 800d778:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d77c:	2200      	movs	r2, #0
 800d77e:	681b      	ldr	r3, [r3, #0]
 800d780:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
 800d784:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
 800d788:	4770      	bx	lr
 800d78a:	bf00      	nop

0800d78c <rand>:
 800d78c:	b410      	push	{r4}
 800d78e:	f240 5378 	movw	r3, #1400	; 0x578
 800d792:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d796:	f24f 402d 	movw	r0, #62509	; 0xf42d
 800d79a:	6819      	ldr	r1, [r3, #0]
 800d79c:	f8d1 20a8 	ldr.w	r2, [r1, #168]	; 0xa8
 800d7a0:	f8d1 40ac 	ldr.w	r4, [r1, #172]	; 0xac
 800d7a4:	f6c5 0051 	movt	r0, #22609	; 0x5851
 800d7a8:	f647 732d 	movw	r3, #32557	; 0x7f2d
 800d7ac:	fb00 f002 	mul.w	r0, r0, r2
 800d7b0:	f6c4 4395 	movt	r3, #19605	; 0x4c95
 800d7b4:	fb03 0404 	mla	r4, r3, r4, r0
 800d7b8:	fba2 2303 	umull	r2, r3, r2, r3
 800d7bc:	4423      	add	r3, r4
 800d7be:	3201      	adds	r2, #1
 800d7c0:	f143 0300 	adc.w	r3, r3, #0
 800d7c4:	e9c1 232a 	strd	r2, r3, [r1, #168]	; 0xa8
 800d7c8:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 800d7cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d7d0:	4770      	bx	lr
 800d7d2:	bf00      	nop

0800d7d4 <realloc>:
 800d7d4:	f240 5378 	movw	r3, #1400	; 0x578
 800d7d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800d7dc:	460a      	mov	r2, r1
 800d7de:	4601      	mov	r1, r0
 800d7e0:	6818      	ldr	r0, [r3, #0]
 800d7e2:	f000 b801 	b.w	800d7e8 <_realloc_r>
 800d7e6:	bf00      	nop

0800d7e8 <_realloc_r>:
 800d7e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7ec:	460c      	mov	r4, r1
 800d7ee:	b083      	sub	sp, #12
 800d7f0:	4690      	mov	r8, r2
 800d7f2:	4681      	mov	r9, r0
 800d7f4:	2900      	cmp	r1, #0
 800d7f6:	f000 8124 	beq.w	800da42 <_realloc_r+0x25a>
 800d7fa:	f7ff ff59 	bl	800d6b0 <__malloc_lock>
 800d7fe:	f108 060b 	add.w	r6, r8, #11
 800d802:	2e16      	cmp	r6, #22
 800d804:	bf8c      	ite	hi
 800d806:	f026 0607 	bichi.w	r6, r6, #7
 800d80a:	2210      	movls	r2, #16
 800d80c:	f854 cc04 	ldr.w	ip, [r4, #-4]
 800d810:	bf8d      	iteet	hi
 800d812:	0ff3      	lsrhi	r3, r6, #31
 800d814:	4616      	movls	r6, r2
 800d816:	2300      	movls	r3, #0
 800d818:	4632      	movhi	r2, r6
 800d81a:	4546      	cmp	r6, r8
 800d81c:	bf38      	it	cc
 800d81e:	f043 0301 	orrcc.w	r3, r3, #1
 800d822:	f02c 0503 	bic.w	r5, ip, #3
 800d826:	f1a4 0708 	sub.w	r7, r4, #8
 800d82a:	2b00      	cmp	r3, #0
 800d82c:	f040 810f 	bne.w	800da4e <_realloc_r+0x266>
 800d830:	4295      	cmp	r5, r2
 800d832:	db15      	blt.n	800d860 <_realloc_r+0x78>
 800d834:	4660      	mov	r0, ip
 800d836:	1bab      	subs	r3, r5, r6
 800d838:	2b0f      	cmp	r3, #15
 800d83a:	f000 0c01 	and.w	ip, r0, #1
 800d83e:	f200 80c6 	bhi.w	800d9ce <_realloc_r+0x1e6>
 800d842:	ea4c 0305 	orr.w	r3, ip, r5
 800d846:	443d      	add	r5, r7
 800d848:	607b      	str	r3, [r7, #4]
 800d84a:	686b      	ldr	r3, [r5, #4]
 800d84c:	f043 0301 	orr.w	r3, r3, #1
 800d850:	606b      	str	r3, [r5, #4]
 800d852:	4648      	mov	r0, r9
 800d854:	f7ff ff2e 	bl	800d6b4 <__malloc_unlock>
 800d858:	4620      	mov	r0, r4
 800d85a:	b003      	add	sp, #12
 800d85c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d860:	f240 5a7c 	movw	sl, #1404	; 0x57c
 800d864:	f2c2 0a00 	movt	sl, #8192	; 0x2000
 800d868:	1979      	adds	r1, r7, r5
 800d86a:	f8da 0008 	ldr.w	r0, [sl, #8]
 800d86e:	4288      	cmp	r0, r1
 800d870:	f000 80f2 	beq.w	800da58 <_realloc_r+0x270>
 800d874:	f8d1 e004 	ldr.w	lr, [r1, #4]
 800d878:	f02e 0b01 	bic.w	fp, lr, #1
 800d87c:	448b      	add	fp, r1
 800d87e:	f8db b004 	ldr.w	fp, [fp, #4]
 800d882:	f01b 0f01 	tst.w	fp, #1
 800d886:	bf1c      	itt	ne
 800d888:	469e      	movne	lr, r3
 800d88a:	4671      	movne	r1, lr
 800d88c:	d054      	beq.n	800d938 <_realloc_r+0x150>
 800d88e:	f01c 0f01 	tst.w	ip, #1
 800d892:	f040 80ad 	bne.w	800d9f0 <_realloc_r+0x208>
 800d896:	f854 3c08 	ldr.w	r3, [r4, #-8]
 800d89a:	ebc3 0b07 	rsb	fp, r3, r7
 800d89e:	f8db 3004 	ldr.w	r3, [fp, #4]
 800d8a2:	f023 0303 	bic.w	r3, r3, #3
 800d8a6:	442b      	add	r3, r5
 800d8a8:	2900      	cmp	r1, #0
 800d8aa:	d052      	beq.n	800d952 <_realloc_r+0x16a>
 800d8ac:	4281      	cmp	r1, r0
 800d8ae:	f000 811f 	beq.w	800daf0 <_realloc_r+0x308>
 800d8b2:	449e      	add	lr, r3
 800d8b4:	4596      	cmp	lr, r2
 800d8b6:	db4c      	blt.n	800d952 <_realloc_r+0x16a>
 800d8b8:	68cb      	ldr	r3, [r1, #12]
 800d8ba:	688a      	ldr	r2, [r1, #8]
 800d8bc:	465f      	mov	r7, fp
 800d8be:	60d3      	str	r3, [r2, #12]
 800d8c0:	609a      	str	r2, [r3, #8]
 800d8c2:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800d8c6:	f8db 300c 	ldr.w	r3, [fp, #12]
 800d8ca:	1f2a      	subs	r2, r5, #4
 800d8cc:	2a24      	cmp	r2, #36	; 0x24
 800d8ce:	60cb      	str	r3, [r1, #12]
 800d8d0:	6099      	str	r1, [r3, #8]
 800d8d2:	f200 8165 	bhi.w	800dba0 <_realloc_r+0x3b8>
 800d8d6:	2a13      	cmp	r2, #19
 800d8d8:	bf98      	it	ls
 800d8da:	463b      	movls	r3, r7
 800d8dc:	d920      	bls.n	800d920 <_realloc_r+0x138>
 800d8de:	6823      	ldr	r3, [r4, #0]
 800d8e0:	f8cb 3008 	str.w	r3, [fp, #8]
 800d8e4:	6863      	ldr	r3, [r4, #4]
 800d8e6:	2a1b      	cmp	r2, #27
 800d8e8:	f8cb 300c 	str.w	r3, [fp, #12]
 800d8ec:	bf9c      	itt	ls
 800d8ee:	3408      	addls	r4, #8
 800d8f0:	f10b 0310 	addls.w	r3, fp, #16
 800d8f4:	d914      	bls.n	800d920 <_realloc_r+0x138>
 800d8f6:	68a3      	ldr	r3, [r4, #8]
 800d8f8:	f8cb 3010 	str.w	r3, [fp, #16]
 800d8fc:	68e3      	ldr	r3, [r4, #12]
 800d8fe:	2a24      	cmp	r2, #36	; 0x24
 800d900:	f8cb 3014 	str.w	r3, [fp, #20]
 800d904:	bf03      	ittte	eq
 800d906:	6923      	ldreq	r3, [r4, #16]
 800d908:	f8cb 3018 	streq.w	r3, [fp, #24]
 800d90c:	6962      	ldreq	r2, [r4, #20]
 800d90e:	3410      	addne	r4, #16
 800d910:	bf11      	iteee	ne
 800d912:	f10b 0318 	addne.w	r3, fp, #24
 800d916:	f10b 0320 	addeq.w	r3, fp, #32
 800d91a:	f8cb 201c 	streq.w	r2, [fp, #28]
 800d91e:	3418      	addeq	r4, #24
 800d920:	6822      	ldr	r2, [r4, #0]
 800d922:	601a      	str	r2, [r3, #0]
 800d924:	6862      	ldr	r2, [r4, #4]
 800d926:	605a      	str	r2, [r3, #4]
 800d928:	68a2      	ldr	r2, [r4, #8]
 800d92a:	609a      	str	r2, [r3, #8]
 800d92c:	463c      	mov	r4, r7
 800d92e:	4675      	mov	r5, lr
 800d930:	f8db 0004 	ldr.w	r0, [fp, #4]
 800d934:	465f      	mov	r7, fp
 800d936:	e77e      	b.n	800d836 <_realloc_r+0x4e>
 800d938:	f02e 0e03 	bic.w	lr, lr, #3
 800d93c:	eb0e 0305 	add.w	r3, lr, r5
 800d940:	4293      	cmp	r3, r2
 800d942:	dba4      	blt.n	800d88e <_realloc_r+0xa6>
 800d944:	68ca      	ldr	r2, [r1, #12]
 800d946:	6889      	ldr	r1, [r1, #8]
 800d948:	4660      	mov	r0, ip
 800d94a:	60ca      	str	r2, [r1, #12]
 800d94c:	461d      	mov	r5, r3
 800d94e:	6091      	str	r1, [r2, #8]
 800d950:	e771      	b.n	800d836 <_realloc_r+0x4e>
 800d952:	4293      	cmp	r3, r2
 800d954:	db4c      	blt.n	800d9f0 <_realloc_r+0x208>
 800d956:	465f      	mov	r7, fp
 800d958:	f8db 100c 	ldr.w	r1, [fp, #12]
 800d95c:	f857 0f08 	ldr.w	r0, [r7, #8]!
 800d960:	1f2a      	subs	r2, r5, #4
 800d962:	2a24      	cmp	r2, #36	; 0x24
 800d964:	60c1      	str	r1, [r0, #12]
 800d966:	6088      	str	r0, [r1, #8]
 800d968:	f200 80b4 	bhi.w	800dad4 <_realloc_r+0x2ec>
 800d96c:	2a13      	cmp	r2, #19
 800d96e:	bf98      	it	ls
 800d970:	463a      	movls	r2, r7
 800d972:	d920      	bls.n	800d9b6 <_realloc_r+0x1ce>
 800d974:	6821      	ldr	r1, [r4, #0]
 800d976:	f8cb 1008 	str.w	r1, [fp, #8]
 800d97a:	6861      	ldr	r1, [r4, #4]
 800d97c:	2a1b      	cmp	r2, #27
 800d97e:	f8cb 100c 	str.w	r1, [fp, #12]
 800d982:	bf9c      	itt	ls
 800d984:	3408      	addls	r4, #8
 800d986:	f10b 0210 	addls.w	r2, fp, #16
 800d98a:	d914      	bls.n	800d9b6 <_realloc_r+0x1ce>
 800d98c:	68a1      	ldr	r1, [r4, #8]
 800d98e:	f8cb 1010 	str.w	r1, [fp, #16]
 800d992:	68e1      	ldr	r1, [r4, #12]
 800d994:	2a24      	cmp	r2, #36	; 0x24
 800d996:	f8cb 1014 	str.w	r1, [fp, #20]
 800d99a:	bf03      	ittte	eq
 800d99c:	6922      	ldreq	r2, [r4, #16]
 800d99e:	f8cb 2018 	streq.w	r2, [fp, #24]
 800d9a2:	6961      	ldreq	r1, [r4, #20]
 800d9a4:	3410      	addne	r4, #16
 800d9a6:	bf11      	iteee	ne
 800d9a8:	f10b 0218 	addne.w	r2, fp, #24
 800d9ac:	f10b 0220 	addeq.w	r2, fp, #32
 800d9b0:	f8cb 101c 	streq.w	r1, [fp, #28]
 800d9b4:	3418      	addeq	r4, #24
 800d9b6:	6821      	ldr	r1, [r4, #0]
 800d9b8:	6011      	str	r1, [r2, #0]
 800d9ba:	6861      	ldr	r1, [r4, #4]
 800d9bc:	6051      	str	r1, [r2, #4]
 800d9be:	68a1      	ldr	r1, [r4, #8]
 800d9c0:	6091      	str	r1, [r2, #8]
 800d9c2:	463c      	mov	r4, r7
 800d9c4:	461d      	mov	r5, r3
 800d9c6:	f8db 0004 	ldr.w	r0, [fp, #4]
 800d9ca:	465f      	mov	r7, fp
 800d9cc:	e733      	b.n	800d836 <_realloc_r+0x4e>
 800d9ce:	19b9      	adds	r1, r7, r6
 800d9d0:	f043 0201 	orr.w	r2, r3, #1
 800d9d4:	ea4c 0606 	orr.w	r6, ip, r6
 800d9d8:	440b      	add	r3, r1
 800d9da:	607e      	str	r6, [r7, #4]
 800d9dc:	604a      	str	r2, [r1, #4]
 800d9de:	685a      	ldr	r2, [r3, #4]
 800d9e0:	f042 0201 	orr.w	r2, r2, #1
 800d9e4:	3108      	adds	r1, #8
 800d9e6:	605a      	str	r2, [r3, #4]
 800d9e8:	4648      	mov	r0, r9
 800d9ea:	f7ff f9c7 	bl	800cd7c <_free_r>
 800d9ee:	e730      	b.n	800d852 <_realloc_r+0x6a>
 800d9f0:	4641      	mov	r1, r8
 800d9f2:	4648      	mov	r0, r9
 800d9f4:	f7ff fb60 	bl	800d0b8 <_malloc_r>
 800d9f8:	4680      	mov	r8, r0
 800d9fa:	b1d8      	cbz	r0, 800da34 <_realloc_r+0x24c>
 800d9fc:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800da00:	f023 0201 	bic.w	r2, r3, #1
 800da04:	443a      	add	r2, r7
 800da06:	f1a0 0108 	sub.w	r1, r0, #8
 800da0a:	4291      	cmp	r1, r2
 800da0c:	f000 80c1 	beq.w	800db92 <_realloc_r+0x3aa>
 800da10:	1f2a      	subs	r2, r5, #4
 800da12:	2a24      	cmp	r2, #36	; 0x24
 800da14:	d868      	bhi.n	800dae8 <_realloc_r+0x300>
 800da16:	2a13      	cmp	r2, #19
 800da18:	bf9c      	itt	ls
 800da1a:	4603      	movls	r3, r0
 800da1c:	4622      	movls	r2, r4
 800da1e:	d83a      	bhi.n	800da96 <_realloc_r+0x2ae>
 800da20:	6811      	ldr	r1, [r2, #0]
 800da22:	6019      	str	r1, [r3, #0]
 800da24:	6851      	ldr	r1, [r2, #4]
 800da26:	6059      	str	r1, [r3, #4]
 800da28:	6892      	ldr	r2, [r2, #8]
 800da2a:	609a      	str	r2, [r3, #8]
 800da2c:	4621      	mov	r1, r4
 800da2e:	4648      	mov	r0, r9
 800da30:	f7ff f9a4 	bl	800cd7c <_free_r>
 800da34:	4648      	mov	r0, r9
 800da36:	f7ff fe3d 	bl	800d6b4 <__malloc_unlock>
 800da3a:	4640      	mov	r0, r8
 800da3c:	b003      	add	sp, #12
 800da3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da42:	4611      	mov	r1, r2
 800da44:	b003      	add	sp, #12
 800da46:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da4a:	f7ff bb35 	b.w	800d0b8 <_malloc_r>
 800da4e:	230c      	movs	r3, #12
 800da50:	f8c9 3000 	str.w	r3, [r9]
 800da54:	2000      	movs	r0, #0
 800da56:	e700      	b.n	800d85a <_realloc_r+0x72>
 800da58:	6843      	ldr	r3, [r0, #4]
 800da5a:	f023 0e03 	bic.w	lr, r3, #3
 800da5e:	f106 0110 	add.w	r1, r6, #16
 800da62:	eb0e 0305 	add.w	r3, lr, r5
 800da66:	428b      	cmp	r3, r1
 800da68:	bfb8      	it	lt
 800da6a:	4601      	movlt	r1, r0
 800da6c:	f6ff af0f 	blt.w	800d88e <_realloc_r+0xa6>
 800da70:	4437      	add	r7, r6
 800da72:	1b9b      	subs	r3, r3, r6
 800da74:	f043 0301 	orr.w	r3, r3, #1
 800da78:	f8ca 7008 	str.w	r7, [sl, #8]
 800da7c:	607b      	str	r3, [r7, #4]
 800da7e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800da82:	f003 0301 	and.w	r3, r3, #1
 800da86:	431e      	orrs	r6, r3
 800da88:	4648      	mov	r0, r9
 800da8a:	f844 6c04 	str.w	r6, [r4, #-4]
 800da8e:	f7ff fe11 	bl	800d6b4 <__malloc_unlock>
 800da92:	4620      	mov	r0, r4
 800da94:	e6e1      	b.n	800d85a <_realloc_r+0x72>
 800da96:	6823      	ldr	r3, [r4, #0]
 800da98:	6003      	str	r3, [r0, #0]
 800da9a:	6863      	ldr	r3, [r4, #4]
 800da9c:	2a1b      	cmp	r2, #27
 800da9e:	6043      	str	r3, [r0, #4]
 800daa0:	bf9c      	itt	ls
 800daa2:	f104 0208 	addls.w	r2, r4, #8
 800daa6:	f100 0308 	addls.w	r3, r0, #8
 800daaa:	d9b9      	bls.n	800da20 <_realloc_r+0x238>
 800daac:	68a3      	ldr	r3, [r4, #8]
 800daae:	6083      	str	r3, [r0, #8]
 800dab0:	68e3      	ldr	r3, [r4, #12]
 800dab2:	2a24      	cmp	r2, #36	; 0x24
 800dab4:	60c3      	str	r3, [r0, #12]
 800dab6:	bf03      	ittte	eq
 800dab8:	6923      	ldreq	r3, [r4, #16]
 800daba:	6103      	streq	r3, [r0, #16]
 800dabc:	6962      	ldreq	r2, [r4, #20]
 800dabe:	f100 0310 	addne.w	r3, r0, #16
 800dac2:	bf09      	itett	eq
 800dac4:	6142      	streq	r2, [r0, #20]
 800dac6:	f104 0210 	addne.w	r2, r4, #16
 800daca:	f100 0318 	addeq.w	r3, r0, #24
 800dace:	f104 0218 	addeq.w	r2, r4, #24
 800dad2:	e7a5      	b.n	800da20 <_realloc_r+0x238>
 800dad4:	4621      	mov	r1, r4
 800dad6:	4638      	mov	r0, r7
 800dad8:	461d      	mov	r5, r3
 800dada:	463c      	mov	r4, r7
 800dadc:	f003 fffe 	bl	8011adc <memmove>
 800dae0:	465f      	mov	r7, fp
 800dae2:	f8db 0004 	ldr.w	r0, [fp, #4]
 800dae6:	e6a6      	b.n	800d836 <_realloc_r+0x4e>
 800dae8:	4621      	mov	r1, r4
 800daea:	f003 fff7 	bl	8011adc <memmove>
 800daee:	e79d      	b.n	800da2c <_realloc_r+0x244>
 800daf0:	eb0e 0c03 	add.w	ip, lr, r3
 800daf4:	f106 0110 	add.w	r1, r6, #16
 800daf8:	458c      	cmp	ip, r1
 800dafa:	f6ff af2a 	blt.w	800d952 <_realloc_r+0x16a>
 800dafe:	465f      	mov	r7, fp
 800db00:	f8db 300c 	ldr.w	r3, [fp, #12]
 800db04:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800db08:	1f2a      	subs	r2, r5, #4
 800db0a:	2a24      	cmp	r2, #36	; 0x24
 800db0c:	60cb      	str	r3, [r1, #12]
 800db0e:	6099      	str	r1, [r3, #8]
 800db10:	d850      	bhi.n	800dbb4 <_realloc_r+0x3cc>
 800db12:	2a13      	cmp	r2, #19
 800db14:	bf98      	it	ls
 800db16:	463b      	movls	r3, r7
 800db18:	d920      	bls.n	800db5c <_realloc_r+0x374>
 800db1a:	6823      	ldr	r3, [r4, #0]
 800db1c:	f8cb 3008 	str.w	r3, [fp, #8]
 800db20:	6863      	ldr	r3, [r4, #4]
 800db22:	2a1b      	cmp	r2, #27
 800db24:	f8cb 300c 	str.w	r3, [fp, #12]
 800db28:	bf9c      	itt	ls
 800db2a:	3408      	addls	r4, #8
 800db2c:	f10b 0310 	addls.w	r3, fp, #16
 800db30:	d914      	bls.n	800db5c <_realloc_r+0x374>
 800db32:	68a3      	ldr	r3, [r4, #8]
 800db34:	f8cb 3010 	str.w	r3, [fp, #16]
 800db38:	68e3      	ldr	r3, [r4, #12]
 800db3a:	2a24      	cmp	r2, #36	; 0x24
 800db3c:	f8cb 3014 	str.w	r3, [fp, #20]
 800db40:	bf03      	ittte	eq
 800db42:	6923      	ldreq	r3, [r4, #16]
 800db44:	f8cb 3018 	streq.w	r3, [fp, #24]
 800db48:	6962      	ldreq	r2, [r4, #20]
 800db4a:	3410      	addne	r4, #16
 800db4c:	bf11      	iteee	ne
 800db4e:	f10b 0318 	addne.w	r3, fp, #24
 800db52:	f10b 0320 	addeq.w	r3, fp, #32
 800db56:	f8cb 201c 	streq.w	r2, [fp, #28]
 800db5a:	3418      	addeq	r4, #24
 800db5c:	6822      	ldr	r2, [r4, #0]
 800db5e:	601a      	str	r2, [r3, #0]
 800db60:	6862      	ldr	r2, [r4, #4]
 800db62:	605a      	str	r2, [r3, #4]
 800db64:	68a2      	ldr	r2, [r4, #8]
 800db66:	609a      	str	r2, [r3, #8]
 800db68:	eb0b 0306 	add.w	r3, fp, r6
 800db6c:	ebc6 020c 	rsb	r2, r6, ip
 800db70:	f042 0201 	orr.w	r2, r2, #1
 800db74:	f8ca 3008 	str.w	r3, [sl, #8]
 800db78:	605a      	str	r2, [r3, #4]
 800db7a:	f8db 3004 	ldr.w	r3, [fp, #4]
 800db7e:	f003 0301 	and.w	r3, r3, #1
 800db82:	431e      	orrs	r6, r3
 800db84:	4648      	mov	r0, r9
 800db86:	f8cb 6004 	str.w	r6, [fp, #4]
 800db8a:	f7ff fd93 	bl	800d6b4 <__malloc_unlock>
 800db8e:	4638      	mov	r0, r7
 800db90:	e663      	b.n	800d85a <_realloc_r+0x72>
 800db92:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800db96:	f022 0203 	bic.w	r2, r2, #3
 800db9a:	4415      	add	r5, r2
 800db9c:	4618      	mov	r0, r3
 800db9e:	e64a      	b.n	800d836 <_realloc_r+0x4e>
 800dba0:	4621      	mov	r1, r4
 800dba2:	4638      	mov	r0, r7
 800dba4:	4675      	mov	r5, lr
 800dba6:	463c      	mov	r4, r7
 800dba8:	f003 ff98 	bl	8011adc <memmove>
 800dbac:	465f      	mov	r7, fp
 800dbae:	f8db 0004 	ldr.w	r0, [fp, #4]
 800dbb2:	e640      	b.n	800d836 <_realloc_r+0x4e>
 800dbb4:	4621      	mov	r1, r4
 800dbb6:	4638      	mov	r0, r7
 800dbb8:	f8cd c004 	str.w	ip, [sp, #4]
 800dbbc:	f003 ff8e 	bl	8011adc <memmove>
 800dbc0:	f8dd c004 	ldr.w	ip, [sp, #4]
 800dbc4:	e7d0      	b.n	800db68 <_realloc_r+0x380>
 800dbc6:	bf00      	nop

0800dbc8 <setbuf>:
 800dbc8:	2900      	cmp	r1, #0
 800dbca:	bf0c      	ite	eq
 800dbcc:	2202      	moveq	r2, #2
 800dbce:	2200      	movne	r2, #0
 800dbd0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800dbd4:	f000 b800 	b.w	800dbd8 <setvbuf>

0800dbd8 <setvbuf>:
 800dbd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dbdc:	f240 5578 	movw	r5, #1400	; 0x578
 800dbe0:	f2c2 0500 	movt	r5, #8192	; 0x2000
 800dbe4:	4604      	mov	r4, r0
 800dbe6:	682e      	ldr	r6, [r5, #0]
 800dbe8:	4689      	mov	r9, r1
 800dbea:	4617      	mov	r7, r2
 800dbec:	4698      	mov	r8, r3
 800dbee:	b116      	cbz	r6, 800dbf6 <setvbuf+0x1e>
 800dbf0:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 800dbf2:	2b00      	cmp	r3, #0
 800dbf4:	d058      	beq.n	800dca8 <setvbuf+0xd0>
 800dbf6:	ea4f 75d8 	mov.w	r5, r8, lsr #31
 800dbfa:	2f02      	cmp	r7, #2
 800dbfc:	bf88      	it	hi
 800dbfe:	f045 0501 	orrhi.w	r5, r5, #1
 800dc02:	2d00      	cmp	r5, #0
 800dc04:	d133      	bne.n	800dc6e <setvbuf+0x96>
 800dc06:	4630      	mov	r0, r6
 800dc08:	4621      	mov	r1, r4
 800dc0a:	f7fe fedf 	bl	800c9cc <_fflush_r>
 800dc0e:	89a3      	ldrh	r3, [r4, #12]
 800dc10:	6065      	str	r5, [r4, #4]
 800dc12:	061a      	lsls	r2, r3, #24
 800dc14:	61a5      	str	r5, [r4, #24]
 800dc16:	d42e      	bmi.n	800dc76 <setvbuf+0x9e>
 800dc18:	f64f 757c 	movw	r5, #65404	; 0xff7c
 800dc1c:	401d      	ands	r5, r3
 800dc1e:	2f02      	cmp	r7, #2
 800dc20:	81a5      	strh	r5, [r4, #12]
 800dc22:	d033      	beq.n	800dc8c <setvbuf+0xb4>
 800dc24:	f1b9 0f00 	cmp.w	r9, #0
 800dc28:	d042      	beq.n	800dcb0 <setvbuf+0xd8>
 800dc2a:	2f01      	cmp	r7, #1
 800dc2c:	bf02      	ittt	eq
 800dc2e:	f045 0501 	orreq.w	r5, r5, #1
 800dc32:	f1c8 0300 	rsbeq	r3, r8, #0
 800dc36:	81a5      	strheq	r5, [r4, #12]
 800dc38:	b2ad      	uxth	r5, r5
 800dc3a:	bf08      	it	eq
 800dc3c:	61a3      	streq	r3, [r4, #24]
 800dc3e:	f005 0008 	and.w	r0, r5, #8
 800dc42:	f64c 2329 	movw	r3, #51753	; 0xca29
 800dc46:	f6c0 0300 	movt	r3, #2048	; 0x800
 800dc4a:	b280      	uxth	r0, r0
 800dc4c:	63f3      	str	r3, [r6, #60]	; 0x3c
 800dc4e:	f8c4 9000 	str.w	r9, [r4]
 800dc52:	f8c4 9010 	str.w	r9, [r4, #16]
 800dc56:	f8c4 8014 	str.w	r8, [r4, #20]
 800dc5a:	b150      	cbz	r0, 800dc72 <setvbuf+0x9a>
 800dc5c:	f015 0f03 	tst.w	r5, #3
 800dc60:	bf0c      	ite	eq
 800dc62:	4643      	moveq	r3, r8
 800dc64:	2300      	movne	r3, #0
 800dc66:	60a3      	str	r3, [r4, #8]
 800dc68:	2000      	movs	r0, #0
 800dc6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dc6e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800dc72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dc76:	4630      	mov	r0, r6
 800dc78:	6921      	ldr	r1, [r4, #16]
 800dc7a:	f7ff f87f 	bl	800cd7c <_free_r>
 800dc7e:	89a3      	ldrh	r3, [r4, #12]
 800dc80:	f64f 757c 	movw	r5, #65404	; 0xff7c
 800dc84:	401d      	ands	r5, r3
 800dc86:	2f02      	cmp	r7, #2
 800dc88:	81a5      	strh	r5, [r4, #12]
 800dc8a:	d1cb      	bne.n	800dc24 <setvbuf+0x4c>
 800dc8c:	2000      	movs	r0, #0
 800dc8e:	f104 0343 	add.w	r3, r4, #67	; 0x43
 800dc92:	f045 0502 	orr.w	r5, r5, #2
 800dc96:	2100      	movs	r1, #0
 800dc98:	2201      	movs	r2, #1
 800dc9a:	81a5      	strh	r5, [r4, #12]
 800dc9c:	60a1      	str	r1, [r4, #8]
 800dc9e:	6023      	str	r3, [r4, #0]
 800dca0:	6123      	str	r3, [r4, #16]
 800dca2:	6162      	str	r2, [r4, #20]
 800dca4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dca8:	4630      	mov	r0, r6
 800dcaa:	f7fe fee7 	bl	800ca7c <__sinit>
 800dcae:	e7a2      	b.n	800dbf6 <setvbuf+0x1e>
 800dcb0:	f1b8 0f00 	cmp.w	r8, #0
 800dcb4:	bf08      	it	eq
 800dcb6:	f44f 6880 	moveq.w	r8, #1024	; 0x400
 800dcba:	4640      	mov	r0, r8
 800dcbc:	f7ff f9ec 	bl	800d098 <malloc>
 800dcc0:	4681      	mov	r9, r0
 800dcc2:	b128      	cbz	r0, 800dcd0 <setvbuf+0xf8>
 800dcc4:	89a5      	ldrh	r5, [r4, #12]
 800dcc6:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 800dcca:	b2ad      	uxth	r5, r5
 800dccc:	81a5      	strh	r5, [r4, #12]
 800dcce:	e7ac      	b.n	800dc2a <setvbuf+0x52>
 800dcd0:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800dcd4:	f7ff f9e0 	bl	800d098 <malloc>
 800dcd8:	4681      	mov	r9, r0
 800dcda:	b918      	cbnz	r0, 800dce4 <setvbuf+0x10c>
 800dcdc:	89a5      	ldrh	r5, [r4, #12]
 800dcde:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800dce2:	e7d4      	b.n	800dc8e <setvbuf+0xb6>
 800dce4:	f44f 6880 	mov.w	r8, #1024	; 0x400
 800dce8:	e7ec      	b.n	800dcc4 <setvbuf+0xec>
 800dcea:	bf00      	nop

0800dcec <_init_signal_r>:
 800dcec:	b538      	push	{r3, r4, r5, lr}
 800dcee:	f8d0 52dc 	ldr.w	r5, [r0, #732]	; 0x2dc
 800dcf2:	4604      	mov	r4, r0
 800dcf4:	b10d      	cbz	r5, 800dcfa <_init_signal_r+0xe>
 800dcf6:	2000      	movs	r0, #0
 800dcf8:	bd38      	pop	{r3, r4, r5, pc}
 800dcfa:	2180      	movs	r1, #128	; 0x80
 800dcfc:	f7ff f9dc 	bl	800d0b8 <_malloc_r>
 800dd00:	f8c4 02dc 	str.w	r0, [r4, #732]	; 0x2dc
 800dd04:	b158      	cbz	r0, 800dd1e <_init_signal_r+0x32>
 800dd06:	462b      	mov	r3, r5
 800dd08:	4602      	mov	r2, r0
 800dd0a:	4629      	mov	r1, r5
 800dd0c:	e001      	b.n	800dd12 <_init_signal_r+0x26>
 800dd0e:	f8d4 22dc 	ldr.w	r2, [r4, #732]	; 0x2dc
 800dd12:	50d1      	str	r1, [r2, r3]
 800dd14:	3304      	adds	r3, #4
 800dd16:	2b80      	cmp	r3, #128	; 0x80
 800dd18:	d1f9      	bne.n	800dd0e <_init_signal_r+0x22>
 800dd1a:	2000      	movs	r0, #0
 800dd1c:	bd38      	pop	{r3, r4, r5, pc}
 800dd1e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800dd22:	bd38      	pop	{r3, r4, r5, pc}

0800dd24 <_signal_r>:
 800dd24:	b510      	push	{r4, lr}
 800dd26:	291f      	cmp	r1, #31
 800dd28:	b082      	sub	sp, #8
 800dd2a:	4604      	mov	r4, r0
 800dd2c:	d808      	bhi.n	800dd40 <_signal_r+0x1c>
 800dd2e:	f8d0 32dc 	ldr.w	r3, [r0, #732]	; 0x2dc
 800dd32:	b15b      	cbz	r3, 800dd4c <_signal_r+0x28>
 800dd34:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
 800dd38:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 800dd3c:	b002      	add	sp, #8
 800dd3e:	bd10      	pop	{r4, pc}
 800dd40:	2316      	movs	r3, #22
 800dd42:	6003      	str	r3, [r0, #0]
 800dd44:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800dd48:	b002      	add	sp, #8
 800dd4a:	bd10      	pop	{r4, pc}
 800dd4c:	9101      	str	r1, [sp, #4]
 800dd4e:	9200      	str	r2, [sp, #0]
 800dd50:	f7ff ffcc 	bl	800dcec <_init_signal_r>
 800dd54:	9901      	ldr	r1, [sp, #4]
 800dd56:	9a00      	ldr	r2, [sp, #0]
 800dd58:	b910      	cbnz	r0, 800dd60 <_signal_r+0x3c>
 800dd5a:	f8d4 32dc 	ldr.w	r3, [r4, #732]	; 0x2dc
 800dd5e:	e7e9      	b.n	800dd34 <_signal_r+0x10>
 800dd60:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800dd64:	e7ea      	b.n	800dd3c <_signal_r+0x18>
 800dd66:	bf00      	nop

0800dd68 <_raise_r>:
 800dd68:	291f      	cmp	r1, #31
 800dd6a:	b538      	push	{r3, r4, r5, lr}
 800dd6c:	460c      	mov	r4, r1
 800dd6e:	4605      	mov	r5, r0
 800dd70:	d820      	bhi.n	800ddb4 <_raise_r+0x4c>
 800dd72:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 800dd76:	b19a      	cbz	r2, 800dda0 <_raise_r+0x38>
 800dd78:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800dd7c:	b183      	cbz	r3, 800dda0 <_raise_r+0x38>
 800dd7e:	2b01      	cmp	r3, #1
 800dd80:	d00c      	beq.n	800dd9c <_raise_r+0x34>
 800dd82:	1c59      	adds	r1, r3, #1
 800dd84:	d006      	beq.n	800dd94 <_raise_r+0x2c>
 800dd86:	2500      	movs	r5, #0
 800dd88:	4620      	mov	r0, r4
 800dd8a:	f842 5024 	str.w	r5, [r2, r4, lsl #2]
 800dd8e:	4798      	blx	r3
 800dd90:	4628      	mov	r0, r5
 800dd92:	bd38      	pop	{r3, r4, r5, pc}
 800dd94:	2316      	movs	r3, #22
 800dd96:	6003      	str	r3, [r0, #0]
 800dd98:	2001      	movs	r0, #1
 800dd9a:	bd38      	pop	{r3, r4, r5, pc}
 800dd9c:	2000      	movs	r0, #0
 800dd9e:	bd38      	pop	{r3, r4, r5, pc}
 800dda0:	4628      	mov	r0, r5
 800dda2:	f000 f86d 	bl	800de80 <_getpid_r>
 800dda6:	4622      	mov	r2, r4
 800dda8:	4601      	mov	r1, r0
 800ddaa:	4628      	mov	r0, r5
 800ddac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ddb0:	f000 b852 	b.w	800de58 <_kill_r>
 800ddb4:	2316      	movs	r3, #22
 800ddb6:	6003      	str	r3, [r0, #0]
 800ddb8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ddbc:	bd38      	pop	{r3, r4, r5, pc}
 800ddbe:	bf00      	nop

0800ddc0 <__sigtramp_r>:
 800ddc0:	b510      	push	{r4, lr}
 800ddc2:	291f      	cmp	r1, #31
 800ddc4:	b082      	sub	sp, #8
 800ddc6:	4604      	mov	r4, r0
 800ddc8:	d820      	bhi.n	800de0c <__sigtramp_r+0x4c>
 800ddca:	f8d0 32dc 	ldr.w	r3, [r0, #732]	; 0x2dc
 800ddce:	b1ab      	cbz	r3, 800ddfc <__sigtramp_r+0x3c>
 800ddd0:	f853 2021 	ldr.w	r2, [r3, r1, lsl #2]
 800ddd4:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 800ddd8:	b172      	cbz	r2, 800ddf8 <__sigtramp_r+0x38>
 800ddda:	1c50      	adds	r0, r2, #1
 800dddc:	bf08      	it	eq
 800ddde:	2002      	moveq	r0, #2
 800dde0:	d008      	beq.n	800ddf4 <__sigtramp_r+0x34>
 800dde2:	2a01      	cmp	r2, #1
 800dde4:	bf08      	it	eq
 800dde6:	2003      	moveq	r0, #3
 800dde8:	d004      	beq.n	800ddf4 <__sigtramp_r+0x34>
 800ddea:	2400      	movs	r4, #0
 800ddec:	4608      	mov	r0, r1
 800ddee:	601c      	str	r4, [r3, #0]
 800ddf0:	4790      	blx	r2
 800ddf2:	4620      	mov	r0, r4
 800ddf4:	b002      	add	sp, #8
 800ddf6:	bd10      	pop	{r4, pc}
 800ddf8:	2001      	movs	r0, #1
 800ddfa:	e7fb      	b.n	800ddf4 <__sigtramp_r+0x34>
 800ddfc:	9101      	str	r1, [sp, #4]
 800ddfe:	f7ff ff75 	bl	800dcec <_init_signal_r>
 800de02:	9901      	ldr	r1, [sp, #4]
 800de04:	b910      	cbnz	r0, 800de0c <__sigtramp_r+0x4c>
 800de06:	f8d4 32dc 	ldr.w	r3, [r4, #732]	; 0x2dc
 800de0a:	e7e1      	b.n	800ddd0 <__sigtramp_r+0x10>
 800de0c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800de10:	e7f0      	b.n	800ddf4 <__sigtramp_r+0x34>
 800de12:	bf00      	nop

0800de14 <raise>:
 800de14:	f240 5378 	movw	r3, #1400	; 0x578
 800de18:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800de1c:	4601      	mov	r1, r0
 800de1e:	6818      	ldr	r0, [r3, #0]
 800de20:	f7ff bfa2 	b.w	800dd68 <_raise_r>

0800de24 <signal>:
 800de24:	f240 5378 	movw	r3, #1400	; 0x578
 800de28:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800de2c:	460a      	mov	r2, r1
 800de2e:	4601      	mov	r1, r0
 800de30:	6818      	ldr	r0, [r3, #0]
 800de32:	f7ff bf77 	b.w	800dd24 <_signal_r>
 800de36:	bf00      	nop

0800de38 <_init_signal>:
 800de38:	f240 5378 	movw	r3, #1400	; 0x578
 800de3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800de40:	6818      	ldr	r0, [r3, #0]
 800de42:	f7ff bf53 	b.w	800dcec <_init_signal_r>
 800de46:	bf00      	nop

0800de48 <__sigtramp>:
 800de48:	f240 5378 	movw	r3, #1400	; 0x578
 800de4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800de50:	4601      	mov	r1, r0
 800de52:	6818      	ldr	r0, [r3, #0]
 800de54:	f7ff bfb4 	b.w	800ddc0 <__sigtramp_r>

0800de58 <_kill_r>:
 800de58:	b538      	push	{r3, r4, r5, lr}
 800de5a:	f641 14d0 	movw	r4, #6608	; 0x19d0
 800de5e:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800de62:	2300      	movs	r3, #0
 800de64:	4605      	mov	r5, r0
 800de66:	4608      	mov	r0, r1
 800de68:	4611      	mov	r1, r2
 800de6a:	6023      	str	r3, [r4, #0]
 800de6c:	f7fa fbac 	bl	80085c8 <_kill>
 800de70:	1c43      	adds	r3, r0, #1
 800de72:	d000      	beq.n	800de76 <_kill_r+0x1e>
 800de74:	bd38      	pop	{r3, r4, r5, pc}
 800de76:	6823      	ldr	r3, [r4, #0]
 800de78:	2b00      	cmp	r3, #0
 800de7a:	d0fb      	beq.n	800de74 <_kill_r+0x1c>
 800de7c:	602b      	str	r3, [r5, #0]
 800de7e:	bd38      	pop	{r3, r4, r5, pc}

0800de80 <_getpid_r>:
 800de80:	f7fa bbb6 	b.w	80085f0 <_getpid>

0800de84 <__sread>:
 800de84:	b510      	push	{r4, lr}
 800de86:	460c      	mov	r4, r1
 800de88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800de8c:	f004 fb04 	bl	8012498 <_read_r>
 800de90:	2800      	cmp	r0, #0
 800de92:	bfab      	itete	ge
 800de94:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 800de96:	89a3      	ldrhlt	r3, [r4, #12]
 800de98:	181b      	addge	r3, r3, r0
 800de9a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800de9e:	bfac      	ite	ge
 800dea0:	6523      	strge	r3, [r4, #80]	; 0x50
 800dea2:	81a3      	strhlt	r3, [r4, #12]
 800dea4:	bd10      	pop	{r4, pc}
 800dea6:	bf00      	nop

0800dea8 <__seofread>:
 800dea8:	2000      	movs	r0, #0
 800deaa:	4770      	bx	lr

0800deac <__swrite>:
 800deac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800deb0:	460c      	mov	r4, r1
 800deb2:	8989      	ldrh	r1, [r1, #12]
 800deb4:	461d      	mov	r5, r3
 800deb6:	05cb      	lsls	r3, r1, #23
 800deb8:	4616      	mov	r6, r2
 800deba:	4607      	mov	r7, r0
 800debc:	d506      	bpl.n	800decc <__swrite+0x20>
 800debe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dec2:	2200      	movs	r2, #0
 800dec4:	2302      	movs	r3, #2
 800dec6:	f003 fd39 	bl	801193c <_lseek_r>
 800deca:	89a1      	ldrh	r1, [r4, #12]
 800decc:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
 800ded0:	81a1      	strh	r1, [r4, #12]
 800ded2:	4638      	mov	r0, r7
 800ded4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ded8:	4632      	mov	r2, r6
 800deda:	462b      	mov	r3, r5
 800dedc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dee0:	f002 b9c2 	b.w	8010268 <_write_r>

0800dee4 <__sseek>:
 800dee4:	b510      	push	{r4, lr}
 800dee6:	460c      	mov	r4, r1
 800dee8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800deec:	f003 fd26 	bl	801193c <_lseek_r>
 800def0:	89a3      	ldrh	r3, [r4, #12]
 800def2:	1c42      	adds	r2, r0, #1
 800def4:	bf0e      	itee	eq
 800def6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800defa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800defe:	6520      	strne	r0, [r4, #80]	; 0x50
 800df00:	81a3      	strh	r3, [r4, #12]
 800df02:	bd10      	pop	{r4, pc}

0800df04 <__sclose>:
 800df04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800df08:	f002 ba28 	b.w	801035c <_close_r>

0800df0c <strlen>:
 800df0c:	f020 0103 	bic.w	r1, r0, #3
 800df10:	f010 0003 	ands.w	r0, r0, #3
 800df14:	f1c0 0000 	rsb	r0, r0, #0
 800df18:	f851 3b04 	ldr.w	r3, [r1], #4
 800df1c:	f100 0c04 	add.w	ip, r0, #4
 800df20:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 800df24:	f06f 0200 	mvn.w	r2, #0
 800df28:	bf1c      	itt	ne
 800df2a:	fa22 f20c 	lsrne.w	r2, r2, ip
 800df2e:	4313      	orrne	r3, r2
 800df30:	f04f 0c01 	mov.w	ip, #1
 800df34:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
 800df38:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
 800df3c:	eba3 020c 	sub.w	r2, r3, ip
 800df40:	ea22 0203 	bic.w	r2, r2, r3
 800df44:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
 800df48:	bf04      	itt	eq
 800df4a:	f851 3b04 	ldreq.w	r3, [r1], #4
 800df4e:	3004      	addeq	r0, #4
 800df50:	d0f4      	beq.n	800df3c <strlen+0x30>
 800df52:	f013 0fff 	tst.w	r3, #255	; 0xff
 800df56:	bf1f      	itttt	ne
 800df58:	3001      	addne	r0, #1
 800df5a:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
 800df5e:	3001      	addne	r0, #1
 800df60:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
 800df64:	bf18      	it	ne
 800df66:	3001      	addne	r0, #1
 800df68:	4770      	bx	lr
 800df6a:	bf00      	nop

0800df6c <__sprint_r.part.0>:
 800df6c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800df6e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800df72:	049c      	lsls	r4, r3, #18
 800df74:	460e      	mov	r6, r1
 800df76:	4680      	mov	r8, r0
 800df78:	4691      	mov	r9, r2
 800df7a:	d52b      	bpl.n	800dfd4 <__sprint_r.part.0+0x68>
 800df7c:	6893      	ldr	r3, [r2, #8]
 800df7e:	6812      	ldr	r2, [r2, #0]
 800df80:	f102 0a08 	add.w	sl, r2, #8
 800df84:	b323      	cbz	r3, 800dfd0 <__sprint_r.part.0+0x64>
 800df86:	e91a 00a0 	ldmdb	sl, {r5, r7}
 800df8a:	08bf      	lsrs	r7, r7, #2
 800df8c:	bf1c      	itt	ne
 800df8e:	3d04      	subne	r5, #4
 800df90:	2400      	movne	r4, #0
 800df92:	d102      	bne.n	800df9a <__sprint_r.part.0+0x2e>
 800df94:	e014      	b.n	800dfc0 <__sprint_r.part.0+0x54>
 800df96:	42a7      	cmp	r7, r4
 800df98:	d010      	beq.n	800dfbc <__sprint_r.part.0+0x50>
 800df9a:	4640      	mov	r0, r8
 800df9c:	f855 1f04 	ldr.w	r1, [r5, #4]!
 800dfa0:	4632      	mov	r2, r6
 800dfa2:	f003 fa77 	bl	8011494 <_fputwc_r>
 800dfa6:	1c43      	adds	r3, r0, #1
 800dfa8:	f104 0401 	add.w	r4, r4, #1
 800dfac:	d1f3      	bne.n	800df96 <__sprint_r.part.0+0x2a>
 800dfae:	2300      	movs	r3, #0
 800dfb0:	f8c9 3008 	str.w	r3, [r9, #8]
 800dfb4:	f8c9 3004 	str.w	r3, [r9, #4]
 800dfb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dfbc:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800dfc0:	eba3 0387 	sub.w	r3, r3, r7, lsl #2
 800dfc4:	f8c9 3008 	str.w	r3, [r9, #8]
 800dfc8:	f10a 0a08 	add.w	sl, sl, #8
 800dfcc:	2b00      	cmp	r3, #0
 800dfce:	d1da      	bne.n	800df86 <__sprint_r.part.0+0x1a>
 800dfd0:	2000      	movs	r0, #0
 800dfd2:	e7ec      	b.n	800dfae <__sprint_r.part.0+0x42>
 800dfd4:	f003 fad4 	bl	8011580 <__sfvwrite_r>
 800dfd8:	2300      	movs	r3, #0
 800dfda:	f8c9 3008 	str.w	r3, [r9, #8]
 800dfde:	f8c9 3004 	str.w	r3, [r9, #4]
 800dfe2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dfe6:	bf00      	nop

0800dfe8 <__sprint_r>:
 800dfe8:	6893      	ldr	r3, [r2, #8]
 800dfea:	b410      	push	{r4}
 800dfec:	b11b      	cbz	r3, 800dff6 <__sprint_r+0xe>
 800dfee:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dff2:	f7ff bfbb 	b.w	800df6c <__sprint_r.part.0>
 800dff6:	4618      	mov	r0, r3
 800dff8:	6053      	str	r3, [r2, #4]
 800dffa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dffe:	4770      	bx	lr

0800e000 <_vfiprintf_r>:
 800e000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e004:	b0b1      	sub	sp, #196	; 0xc4
 800e006:	461c      	mov	r4, r3
 800e008:	9102      	str	r1, [sp, #8]
 800e00a:	4690      	mov	r8, r2
 800e00c:	9308      	str	r3, [sp, #32]
 800e00e:	9006      	str	r0, [sp, #24]
 800e010:	b118      	cbz	r0, 800e01a <_vfiprintf_r+0x1a>
 800e012:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800e014:	2b00      	cmp	r3, #0
 800e016:	f000 80f1 	beq.w	800e1fc <_vfiprintf_r+0x1fc>
 800e01a:	9d02      	ldr	r5, [sp, #8]
 800e01c:	89a9      	ldrh	r1, [r5, #12]
 800e01e:	b28a      	uxth	r2, r1
 800e020:	0497      	lsls	r7, r2, #18
 800e022:	d407      	bmi.n	800e034 <_vfiprintf_r+0x34>
 800e024:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e026:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
 800e02a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800e02e:	81aa      	strh	r2, [r5, #12]
 800e030:	666b      	str	r3, [r5, #100]	; 0x64
 800e032:	b292      	uxth	r2, r2
 800e034:	0716      	lsls	r6, r2, #28
 800e036:	f140 80c1 	bpl.w	800e1bc <_vfiprintf_r+0x1bc>
 800e03a:	9d02      	ldr	r5, [sp, #8]
 800e03c:	692b      	ldr	r3, [r5, #16]
 800e03e:	2b00      	cmp	r3, #0
 800e040:	f000 80bc 	beq.w	800e1bc <_vfiprintf_r+0x1bc>
 800e044:	f002 021a 	and.w	r2, r2, #26
 800e048:	2a0a      	cmp	r2, #10
 800e04a:	f000 80c3 	beq.w	800e1d4 <_vfiprintf_r+0x1d4>
 800e04e:	f10d 047f 	add.w	r4, sp, #127	; 0x7f
 800e052:	9401      	str	r4, [sp, #4]
 800e054:	9d01      	ldr	r5, [sp, #4]
 800e056:	f10d 0a80 	add.w	sl, sp, #128	; 0x80
 800e05a:	ebc5 050a 	rsb	r5, r5, sl
 800e05e:	f243 4430 	movw	r4, #13360	; 0x3430
 800e062:	950e      	str	r5, [sp, #56]	; 0x38
 800e064:	f243 35f0 	movw	r5, #13296	; 0x33f0
 800e068:	2300      	movs	r3, #0
 800e06a:	f6c0 0501 	movt	r5, #2049	; 0x801
 800e06e:	f6c0 0401 	movt	r4, #2049	; 0x801
 800e072:	930d      	str	r3, [sp, #52]	; 0x34
 800e074:	9315      	str	r3, [sp, #84]	; 0x54
 800e076:	9314      	str	r3, [sp, #80]	; 0x50
 800e078:	9309      	str	r3, [sp, #36]	; 0x24
 800e07a:	f8cd a04c 	str.w	sl, [sp, #76]	; 0x4c
 800e07e:	950a      	str	r5, [sp, #40]	; 0x28
 800e080:	4656      	mov	r6, sl
 800e082:	4627      	mov	r7, r4
 800e084:	f898 3000 	ldrb.w	r3, [r8]
 800e088:	2b00      	cmp	r3, #0
 800e08a:	bf18      	it	ne
 800e08c:	2b25      	cmpne	r3, #37	; 0x25
 800e08e:	f000 839f 	beq.w	800e7d0 <_vfiprintf_r+0x7d0>
 800e092:	f108 0201 	add.w	r2, r8, #1
 800e096:	4614      	mov	r4, r2
 800e098:	3201      	adds	r2, #1
 800e09a:	7823      	ldrb	r3, [r4, #0]
 800e09c:	2b25      	cmp	r3, #37	; 0x25
 800e09e:	bf18      	it	ne
 800e0a0:	2b00      	cmpne	r3, #0
 800e0a2:	d1f8      	bne.n	800e096 <_vfiprintf_r+0x96>
 800e0a4:	ebb4 0508 	subs.w	r5, r4, r8
 800e0a8:	d00f      	beq.n	800e0ca <_vfiprintf_r+0xca>
 800e0aa:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e0ac:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800e0ae:	f8c6 8000 	str.w	r8, [r6]
 800e0b2:	3301      	adds	r3, #1
 800e0b4:	442a      	add	r2, r5
 800e0b6:	2b07      	cmp	r3, #7
 800e0b8:	6075      	str	r5, [r6, #4]
 800e0ba:	9215      	str	r2, [sp, #84]	; 0x54
 800e0bc:	9314      	str	r3, [sp, #80]	; 0x50
 800e0be:	bfd8      	it	le
 800e0c0:	3608      	addle	r6, #8
 800e0c2:	dc75      	bgt.n	800e1b0 <_vfiprintf_r+0x1b0>
 800e0c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e0c6:	4428      	add	r0, r5
 800e0c8:	9009      	str	r0, [sp, #36]	; 0x24
 800e0ca:	7823      	ldrb	r3, [r4, #0]
 800e0cc:	2b00      	cmp	r3, #0
 800e0ce:	f000 838c 	beq.w	800e7ea <_vfiprintf_r+0x7ea>
 800e0d2:	2300      	movs	r3, #0
 800e0d4:	4619      	mov	r1, r3
 800e0d6:	f88d 3047 	strb.w	r3, [sp, #71]	; 0x47
 800e0da:	9305      	str	r3, [sp, #20]
 800e0dc:	469c      	mov	ip, r3
 800e0de:	f104 0801 	add.w	r8, r4, #1
 800e0e2:	7863      	ldrb	r3, [r4, #1]
 800e0e4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800e0e8:	9404      	str	r4, [sp, #16]
 800e0ea:	4608      	mov	r0, r1
 800e0ec:	f108 0801 	add.w	r8, r8, #1
 800e0f0:	f1a3 0220 	sub.w	r2, r3, #32
 800e0f4:	2a58      	cmp	r2, #88	; 0x58
 800e0f6:	f200 82c2 	bhi.w	800e67e <_vfiprintf_r+0x67e>
 800e0fa:	e8df f012 	tbh	[pc, r2, lsl #1]
 800e0fe:	01ee      	.short	0x01ee
 800e100:	02c002c0 	.word	0x02c002c0
 800e104:	02c001f5 	.word	0x02c001f5
 800e108:	02c002c0 	.word	0x02c002c0
 800e10c:	02c002c0 	.word	0x02c002c0
 800e110:	01fa02c0 	.word	0x01fa02c0
 800e114:	02c00205 	.word	0x02c00205
 800e118:	02090084 	.word	0x02090084
 800e11c:	024e02c0 	.word	0x024e02c0
 800e120:	02530253 	.word	0x02530253
 800e124:	02530253 	.word	0x02530253
 800e128:	02530253 	.word	0x02530253
 800e12c:	02530253 	.word	0x02530253
 800e130:	02c00253 	.word	0x02c00253
 800e134:	02c002c0 	.word	0x02c002c0
 800e138:	02c002c0 	.word	0x02c002c0
 800e13c:	02c002c0 	.word	0x02c002c0
 800e140:	02c002c0 	.word	0x02c002c0
 800e144:	026102c0 	.word	0x026102c0
 800e148:	02c002c0 	.word	0x02c002c0
 800e14c:	02c002c0 	.word	0x02c002c0
 800e150:	02c002c0 	.word	0x02c002c0
 800e154:	02c002c0 	.word	0x02c002c0
 800e158:	02c002c0 	.word	0x02c002c0
 800e15c:	02c0027b 	.word	0x02c0027b
 800e160:	02c002c0 	.word	0x02c002c0
 800e164:	02c002c0 	.word	0x02c002c0
 800e168:	02c00291 	.word	0x02c00291
 800e16c:	02a702c0 	.word	0x02a702c0
 800e170:	02c002c0 	.word	0x02c002c0
 800e174:	02c002c0 	.word	0x02c002c0
 800e178:	02c002c0 	.word	0x02c002c0
 800e17c:	02c002c0 	.word	0x02c002c0
 800e180:	02c002c0 	.word	0x02c002c0
 800e184:	01d401c1 	.word	0x01d401c1
 800e188:	02c002c0 	.word	0x02c002c0
 800e18c:	017402c0 	.word	0x017402c0
 800e190:	02c001d4 	.word	0x02c001d4
 800e194:	017902c0 	.word	0x017902c0
 800e198:	018602c0 	.word	0x018602c0
 800e19c:	015a0089 	.word	0x015a0089
 800e1a0:	02c0016f 	.word	0x02c0016f
 800e1a4:	02c00198 	.word	0x02c00198
 800e1a8:	02c0014a 	.word	0x02c0014a
 800e1ac:	022902c0 	.word	0x022902c0
 800e1b0:	2a00      	cmp	r2, #0
 800e1b2:	f040 8439 	bne.w	800ea28 <_vfiprintf_r+0xa28>
 800e1b6:	9214      	str	r2, [sp, #80]	; 0x50
 800e1b8:	4656      	mov	r6, sl
 800e1ba:	e783      	b.n	800e0c4 <_vfiprintf_r+0xc4>
 800e1bc:	9806      	ldr	r0, [sp, #24]
 800e1be:	9902      	ldr	r1, [sp, #8]
 800e1c0:	f002 f868 	bl	8010294 <__swsetup_r>
 800e1c4:	b9a8      	cbnz	r0, 800e1f2 <_vfiprintf_r+0x1f2>
 800e1c6:	9d02      	ldr	r5, [sp, #8]
 800e1c8:	89aa      	ldrh	r2, [r5, #12]
 800e1ca:	f002 021a 	and.w	r2, r2, #26
 800e1ce:	2a0a      	cmp	r2, #10
 800e1d0:	f47f af3d 	bne.w	800e04e <_vfiprintf_r+0x4e>
 800e1d4:	9d02      	ldr	r5, [sp, #8]
 800e1d6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e1da:	2b00      	cmp	r3, #0
 800e1dc:	f6ff af37 	blt.w	800e04e <_vfiprintf_r+0x4e>
 800e1e0:	9806      	ldr	r0, [sp, #24]
 800e1e2:	4629      	mov	r1, r5
 800e1e4:	4642      	mov	r2, r8
 800e1e6:	4623      	mov	r3, r4
 800e1e8:	f000 fd16 	bl	800ec18 <__sbprintf>
 800e1ec:	b031      	add	sp, #196	; 0xc4
 800e1ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e1f2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e1f6:	b031      	add	sp, #196	; 0xc4
 800e1f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e1fc:	f7fe fc3e 	bl	800ca7c <__sinit>
 800e200:	e70b      	b.n	800e01a <_vfiprintf_r+0x1a>
 800e202:	4240      	negs	r0, r0
 800e204:	9308      	str	r3, [sp, #32]
 800e206:	f04c 0c04 	orr.w	ip, ip, #4
 800e20a:	f898 3000 	ldrb.w	r3, [r8]
 800e20e:	e76d      	b.n	800e0ec <_vfiprintf_r+0xec>
 800e210:	f01c 0320 	ands.w	r3, ip, #32
 800e214:	9005      	str	r0, [sp, #20]
 800e216:	f000 81f4 	beq.w	800e602 <_vfiprintf_r+0x602>
 800e21a:	9c08      	ldr	r4, [sp, #32]
 800e21c:	1de3      	adds	r3, r4, #7
 800e21e:	f023 0307 	bic.w	r3, r3, #7
 800e222:	f103 0508 	add.w	r5, r3, #8
 800e226:	9508      	str	r5, [sp, #32]
 800e228:	e9d3 4500 	ldrd	r4, r5, [r3]
 800e22c:	2300      	movs	r3, #0
 800e22e:	f04f 0b00 	mov.w	fp, #0
 800e232:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
 800e236:	9904      	ldr	r1, [sp, #16]
 800e238:	9804      	ldr	r0, [sp, #16]
 800e23a:	2900      	cmp	r1, #0
 800e23c:	bfa8      	it	ge
 800e23e:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
 800e242:	ea54 0205 	orrs.w	r2, r4, r5
 800e246:	bf0c      	ite	eq
 800e248:	2200      	moveq	r2, #0
 800e24a:	2201      	movne	r2, #1
 800e24c:	2800      	cmp	r0, #0
 800e24e:	bf18      	it	ne
 800e250:	f042 0201 	orrne.w	r2, r2, #1
 800e254:	2a00      	cmp	r2, #0
 800e256:	f000 8344 	beq.w	800e8e2 <_vfiprintf_r+0x8e2>
 800e25a:	2b01      	cmp	r3, #1
 800e25c:	f000 83ad 	beq.w	800e9ba <_vfiprintf_r+0x9ba>
 800e260:	2b02      	cmp	r3, #2
 800e262:	f10d 027f 	add.w	r2, sp, #127	; 0x7f
 800e266:	d170      	bne.n	800e34a <_vfiprintf_r+0x34a>
 800e268:	990d      	ldr	r1, [sp, #52]	; 0x34
 800e26a:	f004 000f 	and.w	r0, r4, #15
 800e26e:	0923      	lsrs	r3, r4, #4
 800e270:	4691      	mov	r9, r2
 800e272:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 800e276:	5c0a      	ldrb	r2, [r1, r0]
 800e278:	0928      	lsrs	r0, r5, #4
 800e27a:	461c      	mov	r4, r3
 800e27c:	4605      	mov	r5, r0
 800e27e:	ea54 0005 	orrs.w	r0, r4, r5
 800e282:	f889 2000 	strb.w	r2, [r9]
 800e286:	f109 32ff 	add.w	r2, r9, #4294967295	; 0xffffffff
 800e28a:	d1ee      	bne.n	800e26a <_vfiprintf_r+0x26a>
 800e28c:	ebc9 030a 	rsb	r3, r9, sl
 800e290:	9307      	str	r3, [sp, #28]
 800e292:	9b07      	ldr	r3, [sp, #28]
 800e294:	9d04      	ldr	r5, [sp, #16]
 800e296:	42ab      	cmp	r3, r5
 800e298:	bfb8      	it	lt
 800e29a:	462b      	movlt	r3, r5
 800e29c:	9303      	str	r3, [sp, #12]
 800e29e:	f1bb 0f00 	cmp.w	fp, #0
 800e2a2:	d001      	beq.n	800e2a8 <_vfiprintf_r+0x2a8>
 800e2a4:	3301      	adds	r3, #1
 800e2a6:	9303      	str	r3, [sp, #12]
 800e2a8:	f01c 0402 	ands.w	r4, ip, #2
 800e2ac:	bf18      	it	ne
 800e2ae:	9d03      	ldrne	r5, [sp, #12]
 800e2b0:	940b      	str	r4, [sp, #44]	; 0x2c
 800e2b2:	bf1c      	itt	ne
 800e2b4:	3502      	addne	r5, #2
 800e2b6:	9503      	strne	r5, [sp, #12]
 800e2b8:	f01c 0384 	ands.w	r3, ip, #132	; 0x84
 800e2bc:	930c      	str	r3, [sp, #48]	; 0x30
 800e2be:	f040 81fc 	bne.w	800e6ba <_vfiprintf_r+0x6ba>
 800e2c2:	9d05      	ldr	r5, [sp, #20]
 800e2c4:	9b03      	ldr	r3, [sp, #12]
 800e2c6:	1aec      	subs	r4, r5, r3
 800e2c8:	2c00      	cmp	r4, #0
 800e2ca:	f340 81f6 	ble.w	800e6ba <_vfiprintf_r+0x6ba>
 800e2ce:	2c10      	cmp	r4, #16
 800e2d0:	f340 8458 	ble.w	800eb84 <_vfiprintf_r+0xb84>
 800e2d4:	f243 35f0 	movw	r5, #13296	; 0x33f0
 800e2d8:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
 800e2dc:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800e2de:	9814      	ldr	r0, [sp, #80]	; 0x50
 800e2e0:	46b4      	mov	ip, r6
 800e2e2:	f6c0 0501 	movt	r5, #2049	; 0x801
 800e2e6:	f04f 0b10 	mov.w	fp, #16
 800e2ea:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800e2ec:	e006      	b.n	800e2fc <_vfiprintf_r+0x2fc>
 800e2ee:	1c83      	adds	r3, r0, #2
 800e2f0:	f10c 0c08 	add.w	ip, ip, #8
 800e2f4:	4608      	mov	r0, r1
 800e2f6:	3c10      	subs	r4, #16
 800e2f8:	2c10      	cmp	r4, #16
 800e2fa:	dd11      	ble.n	800e320 <_vfiprintf_r+0x320>
 800e2fc:	1c41      	adds	r1, r0, #1
 800e2fe:	3210      	adds	r2, #16
 800e300:	2907      	cmp	r1, #7
 800e302:	9215      	str	r2, [sp, #84]	; 0x54
 800e304:	e88c 0840 	stmia.w	ip, {r6, fp}
 800e308:	9114      	str	r1, [sp, #80]	; 0x50
 800e30a:	ddf0      	ble.n	800e2ee <_vfiprintf_r+0x2ee>
 800e30c:	4610      	mov	r0, r2
 800e30e:	2a00      	cmp	r2, #0
 800e310:	f040 81c6 	bne.w	800e6a0 <_vfiprintf_r+0x6a0>
 800e314:	3c10      	subs	r4, #16
 800e316:	2c10      	cmp	r4, #16
 800e318:	f04f 0301 	mov.w	r3, #1
 800e31c:	46d4      	mov	ip, sl
 800e31e:	dced      	bgt.n	800e2fc <_vfiprintf_r+0x2fc>
 800e320:	4666      	mov	r6, ip
 800e322:	f8dd c03c 	ldr.w	ip, [sp, #60]	; 0x3c
 800e326:	2b07      	cmp	r3, #7
 800e328:	4422      	add	r2, r4
 800e32a:	6035      	str	r5, [r6, #0]
 800e32c:	6074      	str	r4, [r6, #4]
 800e32e:	9215      	str	r2, [sp, #84]	; 0x54
 800e330:	9314      	str	r3, [sp, #80]	; 0x50
 800e332:	bfdc      	itt	le
 800e334:	3608      	addle	r6, #8
 800e336:	1c58      	addle	r0, r3, #1
 800e338:	f340 81c2 	ble.w	800e6c0 <_vfiprintf_r+0x6c0>
 800e33c:	2a00      	cmp	r2, #0
 800e33e:	f040 83e8 	bne.w	800eb12 <_vfiprintf_r+0xb12>
 800e342:	4613      	mov	r3, r2
 800e344:	2001      	movs	r0, #1
 800e346:	4656      	mov	r6, sl
 800e348:	e1ba      	b.n	800e6c0 <_vfiprintf_r+0x6c0>
 800e34a:	08e3      	lsrs	r3, r4, #3
 800e34c:	4691      	mov	r9, r2
 800e34e:	ea43 7345 	orr.w	r3, r3, r5, lsl #29
 800e352:	08ea      	lsrs	r2, r5, #3
 800e354:	f004 0107 	and.w	r1, r4, #7
 800e358:	4615      	mov	r5, r2
 800e35a:	461c      	mov	r4, r3
 800e35c:	f101 0330 	add.w	r3, r1, #48	; 0x30
 800e360:	ea54 0105 	orrs.w	r1, r4, r5
 800e364:	f889 3000 	strb.w	r3, [r9]
 800e368:	f109 32ff 	add.w	r2, r9, #4294967295	; 0xffffffff
 800e36c:	d1ed      	bne.n	800e34a <_vfiprintf_r+0x34a>
 800e36e:	f01c 0f01 	tst.w	ip, #1
 800e372:	4649      	mov	r1, r9
 800e374:	d08a      	beq.n	800e28c <_vfiprintf_r+0x28c>
 800e376:	2b30      	cmp	r3, #48	; 0x30
 800e378:	bf17      	itett	ne
 800e37a:	4691      	movne	r9, r2
 800e37c:	ebc9 040a 	rsbeq	r4, r9, sl
 800e380:	2330      	movne	r3, #48	; 0x30
 800e382:	ebc9 050a 	rsbne	r5, r9, sl
 800e386:	bf0e      	itee	eq
 800e388:	9407      	streq	r4, [sp, #28]
 800e38a:	9507      	strne	r5, [sp, #28]
 800e38c:	f801 3c01 	strbne.w	r3, [r1, #-1]
 800e390:	e77f      	b.n	800e292 <_vfiprintf_r+0x292>
 800e392:	f01c 0f20 	tst.w	ip, #32
 800e396:	9005      	str	r0, [sp, #20]
 800e398:	f000 8149 	beq.w	800e62e <_vfiprintf_r+0x62e>
 800e39c:	9c08      	ldr	r4, [sp, #32]
 800e39e:	1de3      	adds	r3, r4, #7
 800e3a0:	f023 0307 	bic.w	r3, r3, #7
 800e3a4:	f103 0508 	add.w	r5, r3, #8
 800e3a8:	9508      	str	r5, [sp, #32]
 800e3aa:	e9d3 4500 	ldrd	r4, r5, [r3]
 800e3ae:	2301      	movs	r3, #1
 800e3b0:	e73d      	b.n	800e22e <_vfiprintf_r+0x22e>
 800e3b2:	9a08      	ldr	r2, [sp, #32]
 800e3b4:	9005      	str	r0, [sp, #20]
 800e3b6:	2330      	movs	r3, #48	; 0x30
 800e3b8:	f243 4014 	movw	r0, #13332	; 0x3414
 800e3bc:	1d15      	adds	r5, r2, #4
 800e3be:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
 800e3c2:	f6c0 0001 	movt	r0, #2049	; 0x801
 800e3c6:	2378      	movs	r3, #120	; 0x78
 800e3c8:	9508      	str	r5, [sp, #32]
 800e3ca:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
 800e3ce:	6814      	ldr	r4, [r2, #0]
 800e3d0:	900d      	str	r0, [sp, #52]	; 0x34
 800e3d2:	f04c 0c02 	orr.w	ip, ip, #2
 800e3d6:	2500      	movs	r5, #0
 800e3d8:	2302      	movs	r3, #2
 800e3da:	e728      	b.n	800e22e <_vfiprintf_r+0x22e>
 800e3dc:	f04c 0c20 	orr.w	ip, ip, #32
 800e3e0:	f898 3000 	ldrb.w	r3, [r8]
 800e3e4:	e682      	b.n	800e0ec <_vfiprintf_r+0xec>
 800e3e6:	f04c 0c40 	orr.w	ip, ip, #64	; 0x40
 800e3ea:	f898 3000 	ldrb.w	r3, [r8]
 800e3ee:	e67d      	b.n	800e0ec <_vfiprintf_r+0xec>
 800e3f0:	f898 3000 	ldrb.w	r3, [r8]
 800e3f4:	4642      	mov	r2, r8
 800e3f6:	2b6c      	cmp	r3, #108	; 0x6c
 800e3f8:	bf03      	ittte	eq
 800e3fa:	f108 0801 	addeq.w	r8, r8, #1
 800e3fe:	f04c 0c20 	orreq.w	ip, ip, #32
 800e402:	7853      	ldrbeq	r3, [r2, #1]
 800e404:	f04c 0c10 	orrne.w	ip, ip, #16
 800e408:	e670      	b.n	800e0ec <_vfiprintf_r+0xec>
 800e40a:	f01c 0f20 	tst.w	ip, #32
 800e40e:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
 800e412:	f000 8368 	beq.w	800eae6 <_vfiprintf_r+0xae6>
 800e416:	9c08      	ldr	r4, [sp, #32]
 800e418:	6821      	ldr	r1, [r4, #0]
 800e41a:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800e41c:	17e5      	asrs	r5, r4, #31
 800e41e:	462b      	mov	r3, r5
 800e420:	9d08      	ldr	r5, [sp, #32]
 800e422:	4622      	mov	r2, r4
 800e424:	3504      	adds	r5, #4
 800e426:	9508      	str	r5, [sp, #32]
 800e428:	e9c1 2300 	strd	r2, r3, [r1]
 800e42c:	e62a      	b.n	800e084 <_vfiprintf_r+0x84>
 800e42e:	9c08      	ldr	r4, [sp, #32]
 800e430:	9005      	str	r0, [sp, #20]
 800e432:	f8d4 9000 	ldr.w	r9, [r4]
 800e436:	9808      	ldr	r0, [sp, #32]
 800e438:	2400      	movs	r4, #0
 800e43a:	f88d 4047 	strb.w	r4, [sp, #71]	; 0x47
 800e43e:	1d05      	adds	r5, r0, #4
 800e440:	f1b9 0f00 	cmp.w	r9, #0
 800e444:	f000 83a7 	beq.w	800eb96 <_vfiprintf_r+0xb96>
 800e448:	9804      	ldr	r0, [sp, #16]
 800e44a:	2800      	cmp	r0, #0
 800e44c:	4648      	mov	r0, r9
 800e44e:	f2c0 837b 	blt.w	800eb48 <_vfiprintf_r+0xb48>
 800e452:	4621      	mov	r1, r4
 800e454:	9a04      	ldr	r2, [sp, #16]
 800e456:	f8cd c000 	str.w	ip, [sp]
 800e45a:	f003 faf7 	bl	8011a4c <memchr>
 800e45e:	f8dd c000 	ldr.w	ip, [sp]
 800e462:	2800      	cmp	r0, #0
 800e464:	f000 83b0 	beq.w	800ebc8 <_vfiprintf_r+0xbc8>
 800e468:	9904      	ldr	r1, [sp, #16]
 800e46a:	9508      	str	r5, [sp, #32]
 800e46c:	ebc9 0000 	rsb	r0, r9, r0
 800e470:	4288      	cmp	r0, r1
 800e472:	bfb8      	it	lt
 800e474:	4601      	movlt	r1, r0
 800e476:	9107      	str	r1, [sp, #28]
 800e478:	9404      	str	r4, [sp, #16]
 800e47a:	f89d b047 	ldrb.w	fp, [sp, #71]	; 0x47
 800e47e:	e708      	b.n	800e292 <_vfiprintf_r+0x292>
 800e480:	9b08      	ldr	r3, [sp, #32]
 800e482:	9d08      	ldr	r5, [sp, #32]
 800e484:	681b      	ldr	r3, [r3, #0]
 800e486:	9005      	str	r0, [sp, #20]
 800e488:	2401      	movs	r4, #1
 800e48a:	2200      	movs	r2, #0
 800e48c:	3504      	adds	r5, #4
 800e48e:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
 800e492:	9403      	str	r4, [sp, #12]
 800e494:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
 800e498:	9508      	str	r5, [sp, #32]
 800e49a:	9407      	str	r4, [sp, #28]
 800e49c:	f10d 0958 	add.w	r9, sp, #88	; 0x58
 800e4a0:	2500      	movs	r5, #0
 800e4a2:	9504      	str	r5, [sp, #16]
 800e4a4:	e700      	b.n	800e2a8 <_vfiprintf_r+0x2a8>
 800e4a6:	f01c 0f20 	tst.w	ip, #32
 800e4aa:	9005      	str	r0, [sp, #20]
 800e4ac:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
 800e4b0:	f000 808f 	beq.w	800e5d2 <_vfiprintf_r+0x5d2>
 800e4b4:	9c08      	ldr	r4, [sp, #32]
 800e4b6:	1de1      	adds	r1, r4, #7
 800e4b8:	f021 0107 	bic.w	r1, r1, #7
 800e4bc:	e9d1 2300 	ldrd	r2, r3, [r1]
 800e4c0:	3108      	adds	r1, #8
 800e4c2:	9108      	str	r1, [sp, #32]
 800e4c4:	4614      	mov	r4, r2
 800e4c6:	461d      	mov	r5, r3
 800e4c8:	2a00      	cmp	r2, #0
 800e4ca:	f173 0100 	sbcs.w	r1, r3, #0
 800e4ce:	f2c0 8300 	blt.w	800ead2 <_vfiprintf_r+0xad2>
 800e4d2:	f89d b047 	ldrb.w	fp, [sp, #71]	; 0x47
 800e4d6:	2301      	movs	r3, #1
 800e4d8:	e6ad      	b.n	800e236 <_vfiprintf_r+0x236>
 800e4da:	f898 3000 	ldrb.w	r3, [r8]
 800e4de:	2900      	cmp	r1, #0
 800e4e0:	f47f ae04 	bne.w	800e0ec <_vfiprintf_r+0xec>
 800e4e4:	2120      	movs	r1, #32
 800e4e6:	e601      	b.n	800e0ec <_vfiprintf_r+0xec>
 800e4e8:	f04c 0c01 	orr.w	ip, ip, #1
 800e4ec:	f898 3000 	ldrb.w	r3, [r8]
 800e4f0:	e5fc      	b.n	800e0ec <_vfiprintf_r+0xec>
 800e4f2:	9d08      	ldr	r5, [sp, #32]
 800e4f4:	6828      	ldr	r0, [r5, #0]
 800e4f6:	2800      	cmp	r0, #0
 800e4f8:	f105 0304 	add.w	r3, r5, #4
 800e4fc:	f6ff ae81 	blt.w	800e202 <_vfiprintf_r+0x202>
 800e500:	9308      	str	r3, [sp, #32]
 800e502:	f898 3000 	ldrb.w	r3, [r8]
 800e506:	e5f1      	b.n	800e0ec <_vfiprintf_r+0xec>
 800e508:	f898 3000 	ldrb.w	r3, [r8]
 800e50c:	212b      	movs	r1, #43	; 0x2b
 800e50e:	e5ed      	b.n	800e0ec <_vfiprintf_r+0xec>
 800e510:	f898 3000 	ldrb.w	r3, [r8]
 800e514:	2b2a      	cmp	r3, #42	; 0x2a
 800e516:	f108 0501 	add.w	r5, r8, #1
 800e51a:	f000 835d 	beq.w	800ebd8 <_vfiprintf_r+0xbd8>
 800e51e:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800e522:	2a09      	cmp	r2, #9
 800e524:	bf82      	ittt	hi
 800e526:	2400      	movhi	r4, #0
 800e528:	46a8      	movhi	r8, r5
 800e52a:	9404      	strhi	r4, [sp, #16]
 800e52c:	f63f ade0 	bhi.w	800e0f0 <_vfiprintf_r+0xf0>
 800e530:	2400      	movs	r4, #0
 800e532:	f815 3b01 	ldrb.w	r3, [r5], #1
 800e536:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 800e53a:	eb02 0444 	add.w	r4, r2, r4, lsl #1
 800e53e:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800e542:	2a09      	cmp	r2, #9
 800e544:	d9f5      	bls.n	800e532 <_vfiprintf_r+0x532>
 800e546:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
 800e54a:	9404      	str	r4, [sp, #16]
 800e54c:	46a8      	mov	r8, r5
 800e54e:	e5cf      	b.n	800e0f0 <_vfiprintf_r+0xf0>
 800e550:	f243 4414 	movw	r4, #13332	; 0x3414
 800e554:	f6c0 0401 	movt	r4, #2049	; 0x801
 800e558:	f01c 0f20 	tst.w	ip, #32
 800e55c:	9005      	str	r0, [sp, #20]
 800e55e:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
 800e562:	940d      	str	r4, [sp, #52]	; 0x34
 800e564:	d07d      	beq.n	800e662 <_vfiprintf_r+0x662>
 800e566:	9d08      	ldr	r5, [sp, #32]
 800e568:	1dea      	adds	r2, r5, #7
 800e56a:	f022 0207 	bic.w	r2, r2, #7
 800e56e:	f102 0408 	add.w	r4, r2, #8
 800e572:	9408      	str	r4, [sp, #32]
 800e574:	e9d2 4500 	ldrd	r4, r5, [r2]
 800e578:	f01c 0f01 	tst.w	ip, #1
 800e57c:	f000 821b 	beq.w	800e9b6 <_vfiprintf_r+0x9b6>
 800e580:	ea54 0005 	orrs.w	r0, r4, r5
 800e584:	f000 8217 	beq.w	800e9b6 <_vfiprintf_r+0x9b6>
 800e588:	2230      	movs	r2, #48	; 0x30
 800e58a:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
 800e58e:	f04c 0c02 	orr.w	ip, ip, #2
 800e592:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
 800e596:	2302      	movs	r3, #2
 800e598:	e649      	b.n	800e22e <_vfiprintf_r+0x22e>
 800e59a:	f04c 0c80 	orr.w	ip, ip, #128	; 0x80
 800e59e:	f898 3000 	ldrb.w	r3, [r8]
 800e5a2:	e5a3      	b.n	800e0ec <_vfiprintf_r+0xec>
 800e5a4:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800e5a8:	2000      	movs	r0, #0
 800e5aa:	f818 3b01 	ldrb.w	r3, [r8], #1
 800e5ae:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800e5b2:	eb02 0040 	add.w	r0, r2, r0, lsl #1
 800e5b6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800e5ba:	2a09      	cmp	r2, #9
 800e5bc:	d9f5      	bls.n	800e5aa <_vfiprintf_r+0x5aa>
 800e5be:	e597      	b.n	800e0f0 <_vfiprintf_r+0xf0>
 800e5c0:	f04c 0c10 	orr.w	ip, ip, #16
 800e5c4:	f01c 0f20 	tst.w	ip, #32
 800e5c8:	9005      	str	r0, [sp, #20]
 800e5ca:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
 800e5ce:	f47f af71 	bne.w	800e4b4 <_vfiprintf_r+0x4b4>
 800e5d2:	f01c 0f10 	tst.w	ip, #16
 800e5d6:	f040 821e 	bne.w	800ea16 <_vfiprintf_r+0xa16>
 800e5da:	f01c 0f40 	tst.w	ip, #64	; 0x40
 800e5de:	f000 821a 	beq.w	800ea16 <_vfiprintf_r+0xa16>
 800e5e2:	9908      	ldr	r1, [sp, #32]
 800e5e4:	f9b1 4000 	ldrsh.w	r4, [r1]
 800e5e8:	3104      	adds	r1, #4
 800e5ea:	17e5      	asrs	r5, r4, #31
 800e5ec:	4622      	mov	r2, r4
 800e5ee:	462b      	mov	r3, r5
 800e5f0:	9108      	str	r1, [sp, #32]
 800e5f2:	e769      	b.n	800e4c8 <_vfiprintf_r+0x4c8>
 800e5f4:	f04c 0c10 	orr.w	ip, ip, #16
 800e5f8:	f01c 0320 	ands.w	r3, ip, #32
 800e5fc:	9005      	str	r0, [sp, #20]
 800e5fe:	f47f ae0c 	bne.w	800e21a <_vfiprintf_r+0x21a>
 800e602:	f01c 0210 	ands.w	r2, ip, #16
 800e606:	f040 81f3 	bne.w	800e9f0 <_vfiprintf_r+0x9f0>
 800e60a:	f01c 0340 	ands.w	r3, ip, #64	; 0x40
 800e60e:	f000 81ef 	beq.w	800e9f0 <_vfiprintf_r+0x9f0>
 800e612:	9808      	ldr	r0, [sp, #32]
 800e614:	8804      	ldrh	r4, [r0, #0]
 800e616:	3004      	adds	r0, #4
 800e618:	4613      	mov	r3, r2
 800e61a:	2500      	movs	r5, #0
 800e61c:	9008      	str	r0, [sp, #32]
 800e61e:	e606      	b.n	800e22e <_vfiprintf_r+0x22e>
 800e620:	f04c 0c10 	orr.w	ip, ip, #16
 800e624:	f01c 0f20 	tst.w	ip, #32
 800e628:	9005      	str	r0, [sp, #20]
 800e62a:	f47f aeb7 	bne.w	800e39c <_vfiprintf_r+0x39c>
 800e62e:	f01c 0f10 	tst.w	ip, #16
 800e632:	f040 81e9 	bne.w	800ea08 <_vfiprintf_r+0xa08>
 800e636:	f01c 0f40 	tst.w	ip, #64	; 0x40
 800e63a:	f000 81e5 	beq.w	800ea08 <_vfiprintf_r+0xa08>
 800e63e:	9808      	ldr	r0, [sp, #32]
 800e640:	8804      	ldrh	r4, [r0, #0]
 800e642:	3004      	adds	r0, #4
 800e644:	2500      	movs	r5, #0
 800e646:	2301      	movs	r3, #1
 800e648:	9008      	str	r0, [sp, #32]
 800e64a:	e5f0      	b.n	800e22e <_vfiprintf_r+0x22e>
 800e64c:	f243 4400 	movw	r4, #13312	; 0x3400
 800e650:	f6c0 0401 	movt	r4, #2049	; 0x801
 800e654:	f01c 0f20 	tst.w	ip, #32
 800e658:	9005      	str	r0, [sp, #20]
 800e65a:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
 800e65e:	940d      	str	r4, [sp, #52]	; 0x34
 800e660:	d181      	bne.n	800e566 <_vfiprintf_r+0x566>
 800e662:	f01c 0f10 	tst.w	ip, #16
 800e666:	f040 81c9 	bne.w	800e9fc <_vfiprintf_r+0x9fc>
 800e66a:	f01c 0f40 	tst.w	ip, #64	; 0x40
 800e66e:	f000 81c5 	beq.w	800e9fc <_vfiprintf_r+0x9fc>
 800e672:	9808      	ldr	r0, [sp, #32]
 800e674:	8804      	ldrh	r4, [r0, #0]
 800e676:	3004      	adds	r0, #4
 800e678:	2500      	movs	r5, #0
 800e67a:	9008      	str	r0, [sp, #32]
 800e67c:	e77c      	b.n	800e578 <_vfiprintf_r+0x578>
 800e67e:	9005      	str	r0, [sp, #20]
 800e680:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
 800e684:	2b00      	cmp	r3, #0
 800e686:	f000 80b0 	beq.w	800e7ea <_vfiprintf_r+0x7ea>
 800e68a:	2501      	movs	r5, #1
 800e68c:	2200      	movs	r2, #0
 800e68e:	9503      	str	r5, [sp, #12]
 800e690:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
 800e694:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
 800e698:	9507      	str	r5, [sp, #28]
 800e69a:	f10d 0958 	add.w	r9, sp, #88	; 0x58
 800e69e:	e6ff      	b.n	800e4a0 <_vfiprintf_r+0x4a0>
 800e6a0:	9806      	ldr	r0, [sp, #24]
 800e6a2:	9902      	ldr	r1, [sp, #8]
 800e6a4:	aa13      	add	r2, sp, #76	; 0x4c
 800e6a6:	f7ff fc61 	bl	800df6c <__sprint_r.part.0>
 800e6aa:	2800      	cmp	r0, #0
 800e6ac:	f040 80a4 	bne.w	800e7f8 <_vfiprintf_r+0x7f8>
 800e6b0:	9814      	ldr	r0, [sp, #80]	; 0x50
 800e6b2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800e6b4:	1c43      	adds	r3, r0, #1
 800e6b6:	46d4      	mov	ip, sl
 800e6b8:	e61d      	b.n	800e2f6 <_vfiprintf_r+0x2f6>
 800e6ba:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e6bc:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800e6be:	1c58      	adds	r0, r3, #1
 800e6c0:	f89d 1047 	ldrb.w	r1, [sp, #71]	; 0x47
 800e6c4:	b169      	cbz	r1, 800e6e2 <_vfiprintf_r+0x6e2>
 800e6c6:	3201      	adds	r2, #1
 800e6c8:	f10d 0347 	add.w	r3, sp, #71	; 0x47
 800e6cc:	2101      	movs	r1, #1
 800e6ce:	2807      	cmp	r0, #7
 800e6d0:	9215      	str	r2, [sp, #84]	; 0x54
 800e6d2:	9014      	str	r0, [sp, #80]	; 0x50
 800e6d4:	6033      	str	r3, [r6, #0]
 800e6d6:	6071      	str	r1, [r6, #4]
 800e6d8:	f300 815e 	bgt.w	800e998 <_vfiprintf_r+0x998>
 800e6dc:	4603      	mov	r3, r0
 800e6de:	3608      	adds	r6, #8
 800e6e0:	4408      	add	r0, r1
 800e6e2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800e6e4:	b164      	cbz	r4, 800e700 <_vfiprintf_r+0x700>
 800e6e6:	3202      	adds	r2, #2
 800e6e8:	a912      	add	r1, sp, #72	; 0x48
 800e6ea:	2302      	movs	r3, #2
 800e6ec:	2807      	cmp	r0, #7
 800e6ee:	9215      	str	r2, [sp, #84]	; 0x54
 800e6f0:	9014      	str	r0, [sp, #80]	; 0x50
 800e6f2:	e886 000a 	stmia.w	r6, {r1, r3}
 800e6f6:	f300 8155 	bgt.w	800e9a4 <_vfiprintf_r+0x9a4>
 800e6fa:	4603      	mov	r3, r0
 800e6fc:	3608      	adds	r6, #8
 800e6fe:	3001      	adds	r0, #1
 800e700:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800e702:	2d80      	cmp	r5, #128	; 0x80
 800e704:	f000 80fe 	beq.w	800e904 <_vfiprintf_r+0x904>
 800e708:	9c04      	ldr	r4, [sp, #16]
 800e70a:	9907      	ldr	r1, [sp, #28]
 800e70c:	1a65      	subs	r5, r4, r1
 800e70e:	2d00      	cmp	r5, #0
 800e710:	f340 808a 	ble.w	800e828 <_vfiprintf_r+0x828>
 800e714:	f243 4430 	movw	r4, #13360	; 0x3430
 800e718:	2d10      	cmp	r5, #16
 800e71a:	f6c0 0401 	movt	r4, #2049	; 0x801
 800e71e:	dd24      	ble.n	800e76a <_vfiprintf_r+0x76a>
 800e720:	4621      	mov	r1, r4
 800e722:	f04f 0b10 	mov.w	fp, #16
 800e726:	4664      	mov	r4, ip
 800e728:	46b4      	mov	ip, r6
 800e72a:	462e      	mov	r6, r5
 800e72c:	460d      	mov	r5, r1
 800e72e:	e006      	b.n	800e73e <_vfiprintf_r+0x73e>
 800e730:	1c98      	adds	r0, r3, #2
 800e732:	f10c 0c08 	add.w	ip, ip, #8
 800e736:	460b      	mov	r3, r1
 800e738:	3e10      	subs	r6, #16
 800e73a:	2e10      	cmp	r6, #16
 800e73c:	dd10      	ble.n	800e760 <_vfiprintf_r+0x760>
 800e73e:	1c59      	adds	r1, r3, #1
 800e740:	3210      	adds	r2, #16
 800e742:	2907      	cmp	r1, #7
 800e744:	9215      	str	r2, [sp, #84]	; 0x54
 800e746:	e88c 0880 	stmia.w	ip, {r7, fp}
 800e74a:	9114      	str	r1, [sp, #80]	; 0x50
 800e74c:	ddf0      	ble.n	800e730 <_vfiprintf_r+0x730>
 800e74e:	4613      	mov	r3, r2
 800e750:	2a00      	cmp	r2, #0
 800e752:	d13f      	bne.n	800e7d4 <_vfiprintf_r+0x7d4>
 800e754:	3e10      	subs	r6, #16
 800e756:	2e10      	cmp	r6, #16
 800e758:	f04f 0001 	mov.w	r0, #1
 800e75c:	46d4      	mov	ip, sl
 800e75e:	dcee      	bgt.n	800e73e <_vfiprintf_r+0x73e>
 800e760:	462b      	mov	r3, r5
 800e762:	4635      	mov	r5, r6
 800e764:	4666      	mov	r6, ip
 800e766:	46a4      	mov	ip, r4
 800e768:	461c      	mov	r4, r3
 800e76a:	2807      	cmp	r0, #7
 800e76c:	442a      	add	r2, r5
 800e76e:	e886 0030 	stmia.w	r6, {r4, r5}
 800e772:	9014      	str	r0, [sp, #80]	; 0x50
 800e774:	9215      	str	r2, [sp, #84]	; 0x54
 800e776:	bfdc      	itt	le
 800e778:	3608      	addle	r6, #8
 800e77a:	3001      	addle	r0, #1
 800e77c:	dd54      	ble.n	800e828 <_vfiprintf_r+0x828>
 800e77e:	2a00      	cmp	r2, #0
 800e780:	d143      	bne.n	800e80a <_vfiprintf_r+0x80a>
 800e782:	9c07      	ldr	r4, [sp, #28]
 800e784:	f8cd 9080 	str.w	r9, [sp, #128]	; 0x80
 800e788:	2301      	movs	r3, #1
 800e78a:	9421      	str	r4, [sp, #132]	; 0x84
 800e78c:	9415      	str	r4, [sp, #84]	; 0x54
 800e78e:	4622      	mov	r2, r4
 800e790:	9314      	str	r3, [sp, #80]	; 0x50
 800e792:	4656      	mov	r6, sl
 800e794:	f01c 0f04 	tst.w	ip, #4
 800e798:	f106 0608 	add.w	r6, r6, #8
 800e79c:	d155      	bne.n	800e84a <_vfiprintf_r+0x84a>
 800e79e:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800e7a0:	9b03      	ldr	r3, [sp, #12]
 800e7a2:	9d05      	ldr	r5, [sp, #20]
 800e7a4:	42ab      	cmp	r3, r5
 800e7a6:	bfac      	ite	ge
 800e7a8:	18e4      	addge	r4, r4, r3
 800e7aa:	1964      	addlt	r4, r4, r5
 800e7ac:	9409      	str	r4, [sp, #36]	; 0x24
 800e7ae:	b12a      	cbz	r2, 800e7bc <_vfiprintf_r+0x7bc>
 800e7b0:	9806      	ldr	r0, [sp, #24]
 800e7b2:	9902      	ldr	r1, [sp, #8]
 800e7b4:	aa13      	add	r2, sp, #76	; 0x4c
 800e7b6:	f7ff fbd9 	bl	800df6c <__sprint_r.part.0>
 800e7ba:	b9e8      	cbnz	r0, 800e7f8 <_vfiprintf_r+0x7f8>
 800e7bc:	2300      	movs	r3, #0
 800e7be:	9314      	str	r3, [sp, #80]	; 0x50
 800e7c0:	f898 3000 	ldrb.w	r3, [r8]
 800e7c4:	2b00      	cmp	r3, #0
 800e7c6:	bf18      	it	ne
 800e7c8:	2b25      	cmpne	r3, #37	; 0x25
 800e7ca:	4656      	mov	r6, sl
 800e7cc:	f47f ac61 	bne.w	800e092 <_vfiprintf_r+0x92>
 800e7d0:	4644      	mov	r4, r8
 800e7d2:	e47a      	b.n	800e0ca <_vfiprintf_r+0xca>
 800e7d4:	9806      	ldr	r0, [sp, #24]
 800e7d6:	9902      	ldr	r1, [sp, #8]
 800e7d8:	aa13      	add	r2, sp, #76	; 0x4c
 800e7da:	f7ff fbc7 	bl	800df6c <__sprint_r.part.0>
 800e7de:	b958      	cbnz	r0, 800e7f8 <_vfiprintf_r+0x7f8>
 800e7e0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e7e2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800e7e4:	1c58      	adds	r0, r3, #1
 800e7e6:	46d4      	mov	ip, sl
 800e7e8:	e7a6      	b.n	800e738 <_vfiprintf_r+0x738>
 800e7ea:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800e7ec:	b123      	cbz	r3, 800e7f8 <_vfiprintf_r+0x7f8>
 800e7ee:	9806      	ldr	r0, [sp, #24]
 800e7f0:	9902      	ldr	r1, [sp, #8]
 800e7f2:	aa13      	add	r2, sp, #76	; 0x4c
 800e7f4:	f7ff fbba 	bl	800df6c <__sprint_r.part.0>
 800e7f8:	9c02      	ldr	r4, [sp, #8]
 800e7fa:	89a3      	ldrh	r3, [r4, #12]
 800e7fc:	065d      	lsls	r5, r3, #25
 800e7fe:	f53f acf8 	bmi.w	800e1f2 <_vfiprintf_r+0x1f2>
 800e802:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e804:	b031      	add	sp, #196	; 0xc4
 800e806:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e80a:	9806      	ldr	r0, [sp, #24]
 800e80c:	9902      	ldr	r1, [sp, #8]
 800e80e:	f8cd c000 	str.w	ip, [sp]
 800e812:	aa13      	add	r2, sp, #76	; 0x4c
 800e814:	f7ff fbaa 	bl	800df6c <__sprint_r.part.0>
 800e818:	f8dd c000 	ldr.w	ip, [sp]
 800e81c:	2800      	cmp	r0, #0
 800e81e:	d1eb      	bne.n	800e7f8 <_vfiprintf_r+0x7f8>
 800e820:	9814      	ldr	r0, [sp, #80]	; 0x50
 800e822:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800e824:	3001      	adds	r0, #1
 800e826:	4656      	mov	r6, sl
 800e828:	9d07      	ldr	r5, [sp, #28]
 800e82a:	f8c6 9000 	str.w	r9, [r6]
 800e82e:	442a      	add	r2, r5
 800e830:	2807      	cmp	r0, #7
 800e832:	9215      	str	r2, [sp, #84]	; 0x54
 800e834:	6075      	str	r5, [r6, #4]
 800e836:	9014      	str	r0, [sp, #80]	; 0x50
 800e838:	ddac      	ble.n	800e794 <_vfiprintf_r+0x794>
 800e83a:	2a00      	cmp	r2, #0
 800e83c:	f040 80c9 	bne.w	800e9d2 <_vfiprintf_r+0x9d2>
 800e840:	9214      	str	r2, [sp, #80]	; 0x50
 800e842:	4656      	mov	r6, sl
 800e844:	f01c 0f04 	tst.w	ip, #4
 800e848:	d0a9      	beq.n	800e79e <_vfiprintf_r+0x79e>
 800e84a:	9d05      	ldr	r5, [sp, #20]
 800e84c:	9b03      	ldr	r3, [sp, #12]
 800e84e:	1aec      	subs	r4, r5, r3
 800e850:	2c00      	cmp	r4, #0
 800e852:	dda4      	ble.n	800e79e <_vfiprintf_r+0x79e>
 800e854:	2c10      	cmp	r4, #16
 800e856:	f340 81ac 	ble.w	800ebb2 <_vfiprintf_r+0xbb2>
 800e85a:	f243 35f0 	movw	r5, #13296	; 0x33f0
 800e85e:	46b4      	mov	ip, r6
 800e860:	9914      	ldr	r1, [sp, #80]	; 0x50
 800e862:	f8dd b018 	ldr.w	fp, [sp, #24]
 800e866:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800e868:	f6c0 0501 	movt	r5, #2049	; 0x801
 800e86c:	f04f 0910 	mov.w	r9, #16
 800e870:	e006      	b.n	800e880 <_vfiprintf_r+0x880>
 800e872:	1c88      	adds	r0, r1, #2
 800e874:	f10c 0c08 	add.w	ip, ip, #8
 800e878:	4619      	mov	r1, r3
 800e87a:	3c10      	subs	r4, #16
 800e87c:	2c10      	cmp	r4, #16
 800e87e:	dd0f      	ble.n	800e8a0 <_vfiprintf_r+0x8a0>
 800e880:	1c4b      	adds	r3, r1, #1
 800e882:	3210      	adds	r2, #16
 800e884:	2b07      	cmp	r3, #7
 800e886:	9215      	str	r2, [sp, #84]	; 0x54
 800e888:	e88c 0240 	stmia.w	ip, {r6, r9}
 800e88c:	9314      	str	r3, [sp, #80]	; 0x50
 800e88e:	ddf0      	ble.n	800e872 <_vfiprintf_r+0x872>
 800e890:	4611      	mov	r1, r2
 800e892:	b9d2      	cbnz	r2, 800e8ca <_vfiprintf_r+0x8ca>
 800e894:	3c10      	subs	r4, #16
 800e896:	2c10      	cmp	r4, #16
 800e898:	f04f 0001 	mov.w	r0, #1
 800e89c:	46d4      	mov	ip, sl
 800e89e:	dcef      	bgt.n	800e880 <_vfiprintf_r+0x880>
 800e8a0:	4666      	mov	r6, ip
 800e8a2:	4422      	add	r2, r4
 800e8a4:	2807      	cmp	r0, #7
 800e8a6:	9215      	str	r2, [sp, #84]	; 0x54
 800e8a8:	6035      	str	r5, [r6, #0]
 800e8aa:	6074      	str	r4, [r6, #4]
 800e8ac:	9014      	str	r0, [sp, #80]	; 0x50
 800e8ae:	f77f af76 	ble.w	800e79e <_vfiprintf_r+0x79e>
 800e8b2:	2a00      	cmp	r2, #0
 800e8b4:	f040 813e 	bne.w	800eb34 <_vfiprintf_r+0xb34>
 800e8b8:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800e8ba:	9b03      	ldr	r3, [sp, #12]
 800e8bc:	9d05      	ldr	r5, [sp, #20]
 800e8be:	42ab      	cmp	r3, r5
 800e8c0:	bfac      	ite	ge
 800e8c2:	18e4      	addge	r4, r4, r3
 800e8c4:	1964      	addlt	r4, r4, r5
 800e8c6:	9409      	str	r4, [sp, #36]	; 0x24
 800e8c8:	e778      	b.n	800e7bc <_vfiprintf_r+0x7bc>
 800e8ca:	4658      	mov	r0, fp
 800e8cc:	9902      	ldr	r1, [sp, #8]
 800e8ce:	aa13      	add	r2, sp, #76	; 0x4c
 800e8d0:	f7ff fb4c 	bl	800df6c <__sprint_r.part.0>
 800e8d4:	2800      	cmp	r0, #0
 800e8d6:	d18f      	bne.n	800e7f8 <_vfiprintf_r+0x7f8>
 800e8d8:	9914      	ldr	r1, [sp, #80]	; 0x50
 800e8da:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800e8dc:	1c48      	adds	r0, r1, #1
 800e8de:	46d4      	mov	ip, sl
 800e8e0:	e7cb      	b.n	800e87a <_vfiprintf_r+0x87a>
 800e8e2:	2b00      	cmp	r3, #0
 800e8e4:	d164      	bne.n	800e9b0 <_vfiprintf_r+0x9b0>
 800e8e6:	f01c 0f01 	tst.w	ip, #1
 800e8ea:	bf04      	itt	eq
 800e8ec:	9307      	streq	r3, [sp, #28]
 800e8ee:	46d1      	moveq	r9, sl
 800e8f0:	f43f accf 	beq.w	800e292 <_vfiprintf_r+0x292>
 800e8f4:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800e8f6:	2330      	movs	r3, #48	; 0x30
 800e8f8:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
 800e8fc:	9407      	str	r4, [sp, #28]
 800e8fe:	f10d 097f 	add.w	r9, sp, #127	; 0x7f
 800e902:	e4c6      	b.n	800e292 <_vfiprintf_r+0x292>
 800e904:	9c05      	ldr	r4, [sp, #20]
 800e906:	9903      	ldr	r1, [sp, #12]
 800e908:	1a65      	subs	r5, r4, r1
 800e90a:	2d00      	cmp	r5, #0
 800e90c:	f77f aefc 	ble.w	800e708 <_vfiprintf_r+0x708>
 800e910:	2d10      	cmp	r5, #16
 800e912:	f243 4430 	movw	r4, #13360	; 0x3430
 800e916:	f340 8153 	ble.w	800ebc0 <_vfiprintf_r+0xbc0>
 800e91a:	f6c0 0401 	movt	r4, #2049	; 0x801
 800e91e:	4621      	mov	r1, r4
 800e920:	f04f 0b10 	mov.w	fp, #16
 800e924:	4664      	mov	r4, ip
 800e926:	46b4      	mov	ip, r6
 800e928:	462e      	mov	r6, r5
 800e92a:	460d      	mov	r5, r1
 800e92c:	e006      	b.n	800e93c <_vfiprintf_r+0x93c>
 800e92e:	1c99      	adds	r1, r3, #2
 800e930:	f10c 0c08 	add.w	ip, ip, #8
 800e934:	4603      	mov	r3, r0
 800e936:	3e10      	subs	r6, #16
 800e938:	2e10      	cmp	r6, #16
 800e93a:	dd0f      	ble.n	800e95c <_vfiprintf_r+0x95c>
 800e93c:	1c58      	adds	r0, r3, #1
 800e93e:	3210      	adds	r2, #16
 800e940:	2807      	cmp	r0, #7
 800e942:	9215      	str	r2, [sp, #84]	; 0x54
 800e944:	e88c 0880 	stmia.w	ip, {r7, fp}
 800e948:	9014      	str	r0, [sp, #80]	; 0x50
 800e94a:	ddf0      	ble.n	800e92e <_vfiprintf_r+0x92e>
 800e94c:	4613      	mov	r3, r2
 800e94e:	b9b2      	cbnz	r2, 800e97e <_vfiprintf_r+0x97e>
 800e950:	3e10      	subs	r6, #16
 800e952:	2e10      	cmp	r6, #16
 800e954:	f04f 0101 	mov.w	r1, #1
 800e958:	46d4      	mov	ip, sl
 800e95a:	dcef      	bgt.n	800e93c <_vfiprintf_r+0x93c>
 800e95c:	462b      	mov	r3, r5
 800e95e:	4635      	mov	r5, r6
 800e960:	4666      	mov	r6, ip
 800e962:	46a4      	mov	ip, r4
 800e964:	461c      	mov	r4, r3
 800e966:	442a      	add	r2, r5
 800e968:	2907      	cmp	r1, #7
 800e96a:	9215      	str	r2, [sp, #84]	; 0x54
 800e96c:	e886 0030 	stmia.w	r6, {r4, r5}
 800e970:	9114      	str	r1, [sp, #80]	; 0x50
 800e972:	f300 8086 	bgt.w	800ea82 <_vfiprintf_r+0xa82>
 800e976:	3608      	adds	r6, #8
 800e978:	1c48      	adds	r0, r1, #1
 800e97a:	460b      	mov	r3, r1
 800e97c:	e6c4      	b.n	800e708 <_vfiprintf_r+0x708>
 800e97e:	9806      	ldr	r0, [sp, #24]
 800e980:	9902      	ldr	r1, [sp, #8]
 800e982:	aa13      	add	r2, sp, #76	; 0x4c
 800e984:	f7ff faf2 	bl	800df6c <__sprint_r.part.0>
 800e988:	2800      	cmp	r0, #0
 800e98a:	f47f af35 	bne.w	800e7f8 <_vfiprintf_r+0x7f8>
 800e98e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e990:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800e992:	1c59      	adds	r1, r3, #1
 800e994:	46d4      	mov	ip, sl
 800e996:	e7ce      	b.n	800e936 <_vfiprintf_r+0x936>
 800e998:	2a00      	cmp	r2, #0
 800e99a:	d150      	bne.n	800ea3e <_vfiprintf_r+0xa3e>
 800e99c:	4613      	mov	r3, r2
 800e99e:	4608      	mov	r0, r1
 800e9a0:	4656      	mov	r6, sl
 800e9a2:	e69e      	b.n	800e6e2 <_vfiprintf_r+0x6e2>
 800e9a4:	2a00      	cmp	r2, #0
 800e9a6:	d15b      	bne.n	800ea60 <_vfiprintf_r+0xa60>
 800e9a8:	4613      	mov	r3, r2
 800e9aa:	2001      	movs	r0, #1
 800e9ac:	4656      	mov	r6, sl
 800e9ae:	e6a7      	b.n	800e700 <_vfiprintf_r+0x700>
 800e9b0:	9207      	str	r2, [sp, #28]
 800e9b2:	46d1      	mov	r9, sl
 800e9b4:	e46d      	b.n	800e292 <_vfiprintf_r+0x292>
 800e9b6:	2302      	movs	r3, #2
 800e9b8:	e439      	b.n	800e22e <_vfiprintf_r+0x22e>
 800e9ba:	2d00      	cmp	r5, #0
 800e9bc:	bf08      	it	eq
 800e9be:	2c0a      	cmpeq	r4, #10
 800e9c0:	d265      	bcs.n	800ea8e <_vfiprintf_r+0xa8e>
 800e9c2:	3430      	adds	r4, #48	; 0x30
 800e9c4:	f88d 407f 	strb.w	r4, [sp, #127]	; 0x7f
 800e9c8:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800e9ca:	f10d 097f 	add.w	r9, sp, #127	; 0x7f
 800e9ce:	9407      	str	r4, [sp, #28]
 800e9d0:	e45f      	b.n	800e292 <_vfiprintf_r+0x292>
 800e9d2:	9806      	ldr	r0, [sp, #24]
 800e9d4:	9902      	ldr	r1, [sp, #8]
 800e9d6:	f8cd c000 	str.w	ip, [sp]
 800e9da:	aa13      	add	r2, sp, #76	; 0x4c
 800e9dc:	f7ff fac6 	bl	800df6c <__sprint_r.part.0>
 800e9e0:	f8dd c000 	ldr.w	ip, [sp]
 800e9e4:	2800      	cmp	r0, #0
 800e9e6:	f47f af07 	bne.w	800e7f8 <_vfiprintf_r+0x7f8>
 800e9ea:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800e9ec:	4656      	mov	r6, sl
 800e9ee:	e729      	b.n	800e844 <_vfiprintf_r+0x844>
 800e9f0:	9d08      	ldr	r5, [sp, #32]
 800e9f2:	682c      	ldr	r4, [r5, #0]
 800e9f4:	3504      	adds	r5, #4
 800e9f6:	9508      	str	r5, [sp, #32]
 800e9f8:	2500      	movs	r5, #0
 800e9fa:	e418      	b.n	800e22e <_vfiprintf_r+0x22e>
 800e9fc:	9d08      	ldr	r5, [sp, #32]
 800e9fe:	682c      	ldr	r4, [r5, #0]
 800ea00:	3504      	adds	r5, #4
 800ea02:	9508      	str	r5, [sp, #32]
 800ea04:	2500      	movs	r5, #0
 800ea06:	e5b7      	b.n	800e578 <_vfiprintf_r+0x578>
 800ea08:	9d08      	ldr	r5, [sp, #32]
 800ea0a:	682c      	ldr	r4, [r5, #0]
 800ea0c:	3504      	adds	r5, #4
 800ea0e:	9508      	str	r5, [sp, #32]
 800ea10:	2301      	movs	r3, #1
 800ea12:	2500      	movs	r5, #0
 800ea14:	e40b      	b.n	800e22e <_vfiprintf_r+0x22e>
 800ea16:	9d08      	ldr	r5, [sp, #32]
 800ea18:	9808      	ldr	r0, [sp, #32]
 800ea1a:	682c      	ldr	r4, [r5, #0]
 800ea1c:	3004      	adds	r0, #4
 800ea1e:	17e5      	asrs	r5, r4, #31
 800ea20:	9008      	str	r0, [sp, #32]
 800ea22:	4622      	mov	r2, r4
 800ea24:	462b      	mov	r3, r5
 800ea26:	e54f      	b.n	800e4c8 <_vfiprintf_r+0x4c8>
 800ea28:	9806      	ldr	r0, [sp, #24]
 800ea2a:	9902      	ldr	r1, [sp, #8]
 800ea2c:	aa13      	add	r2, sp, #76	; 0x4c
 800ea2e:	f7ff fa9d 	bl	800df6c <__sprint_r.part.0>
 800ea32:	2800      	cmp	r0, #0
 800ea34:	f47f aee0 	bne.w	800e7f8 <_vfiprintf_r+0x7f8>
 800ea38:	4656      	mov	r6, sl
 800ea3a:	f7ff bb43 	b.w	800e0c4 <_vfiprintf_r+0xc4>
 800ea3e:	9806      	ldr	r0, [sp, #24]
 800ea40:	9902      	ldr	r1, [sp, #8]
 800ea42:	f8cd c000 	str.w	ip, [sp]
 800ea46:	aa13      	add	r2, sp, #76	; 0x4c
 800ea48:	f7ff fa90 	bl	800df6c <__sprint_r.part.0>
 800ea4c:	f8dd c000 	ldr.w	ip, [sp]
 800ea50:	2800      	cmp	r0, #0
 800ea52:	f47f aed1 	bne.w	800e7f8 <_vfiprintf_r+0x7f8>
 800ea56:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ea58:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800ea5a:	1c58      	adds	r0, r3, #1
 800ea5c:	4656      	mov	r6, sl
 800ea5e:	e640      	b.n	800e6e2 <_vfiprintf_r+0x6e2>
 800ea60:	9806      	ldr	r0, [sp, #24]
 800ea62:	9902      	ldr	r1, [sp, #8]
 800ea64:	f8cd c000 	str.w	ip, [sp]
 800ea68:	aa13      	add	r2, sp, #76	; 0x4c
 800ea6a:	f7ff fa7f 	bl	800df6c <__sprint_r.part.0>
 800ea6e:	f8dd c000 	ldr.w	ip, [sp]
 800ea72:	2800      	cmp	r0, #0
 800ea74:	f47f aec0 	bne.w	800e7f8 <_vfiprintf_r+0x7f8>
 800ea78:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ea7a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800ea7c:	1c58      	adds	r0, r3, #1
 800ea7e:	4656      	mov	r6, sl
 800ea80:	e63e      	b.n	800e700 <_vfiprintf_r+0x700>
 800ea82:	2a00      	cmp	r2, #0
 800ea84:	d16d      	bne.n	800eb62 <_vfiprintf_r+0xb62>
 800ea86:	4613      	mov	r3, r2
 800ea88:	2001      	movs	r0, #1
 800ea8a:	4656      	mov	r6, sl
 800ea8c:	e63c      	b.n	800e708 <_vfiprintf_r+0x708>
 800ea8e:	f10d 097f 	add.w	r9, sp, #127	; 0x7f
 800ea92:	f8cd c00c 	str.w	ip, [sp, #12]
 800ea96:	9607      	str	r6, [sp, #28]
 800ea98:	4620      	mov	r0, r4
 800ea9a:	4629      	mov	r1, r5
 800ea9c:	220a      	movs	r2, #10
 800ea9e:	2300      	movs	r3, #0
 800eaa0:	f7fd fbb4 	bl	800c20c <__aeabi_uldivmod>
 800eaa4:	3230      	adds	r2, #48	; 0x30
 800eaa6:	f889 2000 	strb.w	r2, [r9]
 800eaaa:	4620      	mov	r0, r4
 800eaac:	4629      	mov	r1, r5
 800eaae:	220a      	movs	r2, #10
 800eab0:	2300      	movs	r3, #0
 800eab2:	f7fd fbab 	bl	800c20c <__aeabi_uldivmod>
 800eab6:	4604      	mov	r4, r0
 800eab8:	460d      	mov	r5, r1
 800eaba:	ea54 0005 	orrs.w	r0, r4, r5
 800eabe:	464e      	mov	r6, r9
 800eac0:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 800eac4:	d1e8      	bne.n	800ea98 <_vfiprintf_r+0xa98>
 800eac6:	46b1      	mov	r9, r6
 800eac8:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800eacc:	9e07      	ldr	r6, [sp, #28]
 800eace:	f7ff bbdd 	b.w	800e28c <_vfiprintf_r+0x28c>
 800ead2:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
 800ead6:	4264      	negs	r4, r4
 800ead8:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800eadc:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
 800eae0:	2301      	movs	r3, #1
 800eae2:	f7ff bba8 	b.w	800e236 <_vfiprintf_r+0x236>
 800eae6:	f01c 0f10 	tst.w	ip, #16
 800eaea:	d10a      	bne.n	800eb02 <_vfiprintf_r+0xb02>
 800eaec:	f01c 0f40 	tst.w	ip, #64	; 0x40
 800eaf0:	d007      	beq.n	800eb02 <_vfiprintf_r+0xb02>
 800eaf2:	9c08      	ldr	r4, [sp, #32]
 800eaf4:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800eaf6:	6823      	ldr	r3, [r4, #0]
 800eaf8:	3404      	adds	r4, #4
 800eafa:	9408      	str	r4, [sp, #32]
 800eafc:	801d      	strh	r5, [r3, #0]
 800eafe:	f7ff bac1 	b.w	800e084 <_vfiprintf_r+0x84>
 800eb02:	9c08      	ldr	r4, [sp, #32]
 800eb04:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800eb06:	6823      	ldr	r3, [r4, #0]
 800eb08:	3404      	adds	r4, #4
 800eb0a:	9408      	str	r4, [sp, #32]
 800eb0c:	601d      	str	r5, [r3, #0]
 800eb0e:	f7ff bab9 	b.w	800e084 <_vfiprintf_r+0x84>
 800eb12:	9806      	ldr	r0, [sp, #24]
 800eb14:	9902      	ldr	r1, [sp, #8]
 800eb16:	f8cd c000 	str.w	ip, [sp]
 800eb1a:	aa13      	add	r2, sp, #76	; 0x4c
 800eb1c:	f7ff fa26 	bl	800df6c <__sprint_r.part.0>
 800eb20:	f8dd c000 	ldr.w	ip, [sp]
 800eb24:	2800      	cmp	r0, #0
 800eb26:	f47f ae67 	bne.w	800e7f8 <_vfiprintf_r+0x7f8>
 800eb2a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800eb2c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800eb2e:	1c58      	adds	r0, r3, #1
 800eb30:	4656      	mov	r6, sl
 800eb32:	e5c5      	b.n	800e6c0 <_vfiprintf_r+0x6c0>
 800eb34:	9806      	ldr	r0, [sp, #24]
 800eb36:	9902      	ldr	r1, [sp, #8]
 800eb38:	aa13      	add	r2, sp, #76	; 0x4c
 800eb3a:	f7ff fa17 	bl	800df6c <__sprint_r.part.0>
 800eb3e:	2800      	cmp	r0, #0
 800eb40:	f47f ae5a 	bne.w	800e7f8 <_vfiprintf_r+0x7f8>
 800eb44:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800eb46:	e62a      	b.n	800e79e <_vfiprintf_r+0x79e>
 800eb48:	f8cd c000 	str.w	ip, [sp]
 800eb4c:	9508      	str	r5, [sp, #32]
 800eb4e:	9404      	str	r4, [sp, #16]
 800eb50:	f7ff f9dc 	bl	800df0c <strlen>
 800eb54:	f89d b047 	ldrb.w	fp, [sp, #71]	; 0x47
 800eb58:	9007      	str	r0, [sp, #28]
 800eb5a:	f8dd c000 	ldr.w	ip, [sp]
 800eb5e:	f7ff bb98 	b.w	800e292 <_vfiprintf_r+0x292>
 800eb62:	9806      	ldr	r0, [sp, #24]
 800eb64:	9902      	ldr	r1, [sp, #8]
 800eb66:	f8cd c000 	str.w	ip, [sp]
 800eb6a:	aa13      	add	r2, sp, #76	; 0x4c
 800eb6c:	f7ff f9fe 	bl	800df6c <__sprint_r.part.0>
 800eb70:	f8dd c000 	ldr.w	ip, [sp]
 800eb74:	2800      	cmp	r0, #0
 800eb76:	f47f ae3f 	bne.w	800e7f8 <_vfiprintf_r+0x7f8>
 800eb7a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800eb7c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800eb7e:	1c58      	adds	r0, r3, #1
 800eb80:	4656      	mov	r6, sl
 800eb82:	e5c1      	b.n	800e708 <_vfiprintf_r+0x708>
 800eb84:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800eb86:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800eb88:	f243 35f0 	movw	r5, #13296	; 0x33f0
 800eb8c:	3301      	adds	r3, #1
 800eb8e:	f6c0 0501 	movt	r5, #2049	; 0x801
 800eb92:	f7ff bbc8 	b.w	800e326 <_vfiprintf_r+0x326>
 800eb96:	9c04      	ldr	r4, [sp, #16]
 800eb98:	9508      	str	r5, [sp, #32]
 800eb9a:	2c06      	cmp	r4, #6
 800eb9c:	bf28      	it	cs
 800eb9e:	2406      	movcs	r4, #6
 800eba0:	f243 4928 	movw	r9, #13352	; 0x3428
 800eba4:	ea24 75e4 	bic.w	r5, r4, r4, asr #31
 800eba8:	9407      	str	r4, [sp, #28]
 800ebaa:	9503      	str	r5, [sp, #12]
 800ebac:	f6c0 0901 	movt	r9, #2049	; 0x801
 800ebb0:	e476      	b.n	800e4a0 <_vfiprintf_r+0x4a0>
 800ebb2:	9814      	ldr	r0, [sp, #80]	; 0x50
 800ebb4:	f243 35f0 	movw	r5, #13296	; 0x33f0
 800ebb8:	3001      	adds	r0, #1
 800ebba:	f6c0 0501 	movt	r5, #2049	; 0x801
 800ebbe:	e670      	b.n	800e8a2 <_vfiprintf_r+0x8a2>
 800ebc0:	4601      	mov	r1, r0
 800ebc2:	f6c0 0401 	movt	r4, #2049	; 0x801
 800ebc6:	e6ce      	b.n	800e966 <_vfiprintf_r+0x966>
 800ebc8:	9c04      	ldr	r4, [sp, #16]
 800ebca:	f89d b047 	ldrb.w	fp, [sp, #71]	; 0x47
 800ebce:	9407      	str	r4, [sp, #28]
 800ebd0:	9508      	str	r5, [sp, #32]
 800ebd2:	9004      	str	r0, [sp, #16]
 800ebd4:	f7ff bb5d 	b.w	800e292 <_vfiprintf_r+0x292>
 800ebd8:	9c08      	ldr	r4, [sp, #32]
 800ebda:	f898 3001 	ldrb.w	r3, [r8, #1]
 800ebde:	6824      	ldr	r4, [r4, #0]
 800ebe0:	9404      	str	r4, [sp, #16]
 800ebe2:	9c08      	ldr	r4, [sp, #32]
 800ebe4:	1d22      	adds	r2, r4, #4
 800ebe6:	9c04      	ldr	r4, [sp, #16]
 800ebe8:	9208      	str	r2, [sp, #32]
 800ebea:	2c00      	cmp	r4, #0
 800ebec:	46a8      	mov	r8, r5
 800ebee:	bfbc      	itt	lt
 800ebf0:	f04f 35ff 	movlt.w	r5, #4294967295	; 0xffffffff
 800ebf4:	9504      	strlt	r5, [sp, #16]
 800ebf6:	f7ff ba79 	b.w	800e0ec <_vfiprintf_r+0xec>
 800ebfa:	bf00      	nop

0800ebfc <vfiprintf>:
 800ebfc:	b430      	push	{r4, r5}
 800ebfe:	f240 5478 	movw	r4, #1400	; 0x578
 800ec02:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800ec06:	460d      	mov	r5, r1
 800ec08:	4613      	mov	r3, r2
 800ec0a:	4601      	mov	r1, r0
 800ec0c:	462a      	mov	r2, r5
 800ec0e:	6820      	ldr	r0, [r4, #0]
 800ec10:	bc30      	pop	{r4, r5}
 800ec12:	f7ff b9f5 	b.w	800e000 <_vfiprintf_r>
 800ec16:	bf00      	nop

0800ec18 <__sbprintf>:
 800ec18:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ec1c:	460c      	mov	r4, r1
 800ec1e:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800ec22:	69e7      	ldr	r7, [r4, #28]
 800ec24:	f8b1 900c 	ldrh.w	r9, [r1, #12]
 800ec28:	6e49      	ldr	r1, [r1, #100]	; 0x64
 800ec2a:	f8b4 800e 	ldrh.w	r8, [r4, #14]
 800ec2e:	9707      	str	r7, [sp, #28]
 800ec30:	6a67      	ldr	r7, [r4, #36]	; 0x24
 800ec32:	9119      	str	r1, [sp, #100]	; 0x64
 800ec34:	ad1a      	add	r5, sp, #104	; 0x68
 800ec36:	f44f 6680 	mov.w	r6, #1024	; 0x400
 800ec3a:	f04f 0e00 	mov.w	lr, #0
 800ec3e:	f029 0902 	bic.w	r9, r9, #2
 800ec42:	4669      	mov	r1, sp
 800ec44:	9500      	str	r5, [sp, #0]
 800ec46:	9504      	str	r5, [sp, #16]
 800ec48:	9602      	str	r6, [sp, #8]
 800ec4a:	9605      	str	r6, [sp, #20]
 800ec4c:	f8ad 900c 	strh.w	r9, [sp, #12]
 800ec50:	f8ad 800e 	strh.w	r8, [sp, #14]
 800ec54:	9709      	str	r7, [sp, #36]	; 0x24
 800ec56:	f8cd e018 	str.w	lr, [sp, #24]
 800ec5a:	4606      	mov	r6, r0
 800ec5c:	f7ff f9d0 	bl	800e000 <_vfiprintf_r>
 800ec60:	1e05      	subs	r5, r0, #0
 800ec62:	db07      	blt.n	800ec74 <__sbprintf+0x5c>
 800ec64:	4630      	mov	r0, r6
 800ec66:	4669      	mov	r1, sp
 800ec68:	f7fd feb0 	bl	800c9cc <_fflush_r>
 800ec6c:	2800      	cmp	r0, #0
 800ec6e:	bf18      	it	ne
 800ec70:	f04f 35ff 	movne.w	r5, #4294967295	; 0xffffffff
 800ec74:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800ec78:	065b      	lsls	r3, r3, #25
 800ec7a:	bf48      	it	mi
 800ec7c:	89a3      	ldrhmi	r3, [r4, #12]
 800ec7e:	4628      	mov	r0, r5
 800ec80:	bf44      	itt	mi
 800ec82:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800ec86:	81a3      	strhmi	r3, [r4, #12]
 800ec88:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800ec8c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800ec90 <_vfprintf_r>:
 800ec90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec94:	b0c3      	sub	sp, #268	; 0x10c
 800ec96:	461c      	mov	r4, r3
 800ec98:	4689      	mov	r9, r1
 800ec9a:	9206      	str	r2, [sp, #24]
 800ec9c:	900a      	str	r0, [sp, #40]	; 0x28
 800ec9e:	f002 fe37 	bl	8011910 <_localeconv_r>
 800eca2:	6800      	ldr	r0, [r0, #0]
 800eca4:	9014      	str	r0, [sp, #80]	; 0x50
 800eca6:	f7ff f931 	bl	800df0c <strlen>
 800ecaa:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800ecac:	9017      	str	r0, [sp, #92]	; 0x5c
 800ecae:	940e      	str	r4, [sp, #56]	; 0x38
 800ecb0:	b11d      	cbz	r5, 800ecba <_vfprintf_r+0x2a>
 800ecb2:	6bab      	ldr	r3, [r5, #56]	; 0x38
 800ecb4:	2b00      	cmp	r3, #0
 800ecb6:	f000 811d 	beq.w	800eef4 <_vfprintf_r+0x264>
 800ecba:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 800ecbe:	b29a      	uxth	r2, r3
 800ecc0:	0490      	lsls	r0, r2, #18
 800ecc2:	d40a      	bmi.n	800ecda <_vfprintf_r+0x4a>
 800ecc4:	f8d9 2064 	ldr.w	r2, [r9, #100]	; 0x64
 800ecc8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800eccc:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 800ecd0:	f8a9 300c 	strh.w	r3, [r9, #12]
 800ecd4:	b29a      	uxth	r2, r3
 800ecd6:	f8c9 1064 	str.w	r1, [r9, #100]	; 0x64
 800ecda:	0711      	lsls	r1, r2, #28
 800ecdc:	f140 80d1 	bpl.w	800ee82 <_vfprintf_r+0x1f2>
 800ece0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ece4:	2b00      	cmp	r3, #0
 800ece6:	f000 80cc 	beq.w	800ee82 <_vfprintf_r+0x1f2>
 800ecea:	f002 021a 	and.w	r2, r2, #26
 800ecee:	2a0a      	cmp	r2, #10
 800ecf0:	f000 80d3 	beq.w	800ee9a <_vfprintf_r+0x20a>
 800ecf4:	f10d 05c7 	add.w	r5, sp, #199	; 0xc7
 800ecf8:	9503      	str	r5, [sp, #12]
 800ecfa:	ad32      	add	r5, sp, #200	; 0xc8
 800ecfc:	46ac      	mov	ip, r5
 800ecfe:	9525      	str	r5, [sp, #148]	; 0x94
 800ed00:	9d03      	ldr	r5, [sp, #12]
 800ed02:	f8cd 901c 	str.w	r9, [sp, #28]
 800ed06:	ac32      	add	r4, sp, #200	; 0xc8
 800ed08:	9404      	str	r4, [sp, #16]
 800ed0a:	ebc5 040c 	rsb	r4, r5, ip
 800ed0e:	f243 4b40 	movw	fp, #13376	; 0x3440
 800ed12:	941b      	str	r4, [sp, #108]	; 0x6c
 800ed14:	f243 4560 	movw	r5, #13408	; 0x3460
 800ed18:	f243 4464 	movw	r4, #13412	; 0x3464
 800ed1c:	2300      	movs	r3, #0
 800ed1e:	f6c0 0401 	movt	r4, #2049	; 0x801
 800ed22:	f6c0 0b01 	movt	fp, #2049	; 0x801
 800ed26:	f6c0 0501 	movt	r5, #2049	; 0x801
 800ed2a:	930c      	str	r3, [sp, #48]	; 0x30
 800ed2c:	9327      	str	r3, [sp, #156]	; 0x9c
 800ed2e:	9326      	str	r3, [sp, #152]	; 0x98
 800ed30:	9316      	str	r3, [sp, #88]	; 0x58
 800ed32:	9318      	str	r3, [sp, #96]	; 0x60
 800ed34:	9315      	str	r3, [sp, #84]	; 0x54
 800ed36:	9319      	str	r3, [sp, #100]	; 0x64
 800ed38:	930f      	str	r3, [sp, #60]	; 0x3c
 800ed3a:	9411      	str	r4, [sp, #68]	; 0x44
 800ed3c:	9512      	str	r5, [sp, #72]	; 0x48
 800ed3e:	4666      	mov	r6, ip
 800ed40:	465f      	mov	r7, fp
 800ed42:	9c06      	ldr	r4, [sp, #24]
 800ed44:	7823      	ldrb	r3, [r4, #0]
 800ed46:	2b25      	cmp	r3, #37	; 0x25
 800ed48:	bf18      	it	ne
 800ed4a:	2b00      	cmpne	r3, #0
 800ed4c:	f000 80d6 	beq.w	800eefc <_vfprintf_r+0x26c>
 800ed50:	1c62      	adds	r2, r4, #1
 800ed52:	4614      	mov	r4, r2
 800ed54:	3201      	adds	r2, #1
 800ed56:	7823      	ldrb	r3, [r4, #0]
 800ed58:	2b25      	cmp	r3, #37	; 0x25
 800ed5a:	bf18      	it	ne
 800ed5c:	2b00      	cmpne	r3, #0
 800ed5e:	d1f8      	bne.n	800ed52 <_vfprintf_r+0xc2>
 800ed60:	9806      	ldr	r0, [sp, #24]
 800ed62:	1a25      	subs	r5, r4, r0
 800ed64:	d00f      	beq.n	800ed86 <_vfprintf_r+0xf6>
 800ed66:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800ed68:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 800ed6a:	6030      	str	r0, [r6, #0]
 800ed6c:	3301      	adds	r3, #1
 800ed6e:	442a      	add	r2, r5
 800ed70:	2b07      	cmp	r3, #7
 800ed72:	6075      	str	r5, [r6, #4]
 800ed74:	9227      	str	r2, [sp, #156]	; 0x9c
 800ed76:	9326      	str	r3, [sp, #152]	; 0x98
 800ed78:	bfd8      	it	le
 800ed7a:	3608      	addle	r6, #8
 800ed7c:	f300 80a0 	bgt.w	800eec0 <_vfprintf_r+0x230>
 800ed80:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800ed82:	4429      	add	r1, r5
 800ed84:	910f      	str	r1, [sp, #60]	; 0x3c
 800ed86:	7823      	ldrb	r3, [r4, #0]
 800ed88:	2b00      	cmp	r3, #0
 800ed8a:	f001 804a 	beq.w	800fe22 <_vfprintf_r+0x1192>
 800ed8e:	2300      	movs	r3, #0
 800ed90:	1c65      	adds	r5, r4, #1
 800ed92:	f894 9001 	ldrb.w	r9, [r4, #1]
 800ed96:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 800ed9a:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800ed9e:	461a      	mov	r2, r3
 800eda0:	930d      	str	r3, [sp, #52]	; 0x34
 800eda2:	9305      	str	r3, [sp, #20]
 800eda4:	9506      	str	r5, [sp, #24]
 800eda6:	9408      	str	r4, [sp, #32]
 800eda8:	462b      	mov	r3, r5
 800edaa:	3301      	adds	r3, #1
 800edac:	f1a9 0120 	sub.w	r1, r9, #32
 800edb0:	2958      	cmp	r1, #88	; 0x58
 800edb2:	f200 8428 	bhi.w	800f606 <_vfprintf_r+0x976>
 800edb6:	e8df f011 	tbh	[pc, r1, lsl #1]
 800edba:	03cf      	.short	0x03cf
 800edbc:	04260426 	.word	0x04260426
 800edc0:	0426041e 	.word	0x0426041e
 800edc4:	04260426 	.word	0x04260426
 800edc8:	04260426 	.word	0x04260426
 800edcc:	03750426 	.word	0x03750426
 800edd0:	042603cb 	.word	0x042603cb
 800edd4:	0250005d 	.word	0x0250005d
 800edd8:	028f0426 	.word	0x028f0426
 800eddc:	02960296 	.word	0x02960296
 800ede0:	02960296 	.word	0x02960296
 800ede4:	02960296 	.word	0x02960296
 800ede8:	02960296 	.word	0x02960296
 800edec:	04260296 	.word	0x04260296
 800edf0:	04260426 	.word	0x04260426
 800edf4:	04260426 	.word	0x04260426
 800edf8:	04260426 	.word	0x04260426
 800edfc:	04260426 	.word	0x04260426
 800ee00:	02710426 	.word	0x02710426
 800ee04:	042602ae 	.word	0x042602ae
 800ee08:	042602ae 	.word	0x042602ae
 800ee0c:	04260426 	.word	0x04260426
 800ee10:	02a70426 	.word	0x02a70426
 800ee14:	04260426 	.word	0x04260426
 800ee18:	042602ed 	.word	0x042602ed
 800ee1c:	04260426 	.word	0x04260426
 800ee20:	04260426 	.word	0x04260426
 800ee24:	04260308 	.word	0x04260308
 800ee28:	03200426 	.word	0x03200426
 800ee2c:	04260426 	.word	0x04260426
 800ee30:	04260426 	.word	0x04260426
 800ee34:	04260426 	.word	0x04260426
 800ee38:	04260426 	.word	0x04260426
 800ee3c:	04260426 	.word	0x04260426
 800ee40:	035d0347 	.word	0x035d0347
 800ee44:	02ae02ae 	.word	0x02ae02ae
 800ee48:	03ee02ae 	.word	0x03ee02ae
 800ee4c:	0426035d 	.word	0x0426035d
 800ee50:	03f50426 	.word	0x03f50426
 800ee54:	040a0426 	.word	0x040a0426
 800ee58:	03d6023f 	.word	0x03d6023f
 800ee5c:	04260382 	.word	0x04260382
 800ee60:	04260389 	.word	0x04260389
 800ee64:	042600a3 	.word	0x042600a3
 800ee68:	03b10426 	.word	0x03b10426
 800ee6c:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800ee6e:	910e      	str	r1, [sp, #56]	; 0x38
 800ee70:	4264      	negs	r4, r4
 800ee72:	940d      	str	r4, [sp, #52]	; 0x34
 800ee74:	9d05      	ldr	r5, [sp, #20]
 800ee76:	f045 0504 	orr.w	r5, r5, #4
 800ee7a:	9505      	str	r5, [sp, #20]
 800ee7c:	f893 9000 	ldrb.w	r9, [r3]
 800ee80:	e793      	b.n	800edaa <_vfprintf_r+0x11a>
 800ee82:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ee84:	4649      	mov	r1, r9
 800ee86:	f001 fa05 	bl	8010294 <__swsetup_r>
 800ee8a:	b9a0      	cbnz	r0, 800eeb6 <_vfprintf_r+0x226>
 800ee8c:	f8b9 200c 	ldrh.w	r2, [r9, #12]
 800ee90:	f002 021a 	and.w	r2, r2, #26
 800ee94:	2a0a      	cmp	r2, #10
 800ee96:	f47f af2d 	bne.w	800ecf4 <_vfprintf_r+0x64>
 800ee9a:	f9b9 300e 	ldrsh.w	r3, [r9, #14]
 800ee9e:	2b00      	cmp	r3, #0
 800eea0:	f6ff af28 	blt.w	800ecf4 <_vfprintf_r+0x64>
 800eea4:	980a      	ldr	r0, [sp, #40]	; 0x28
 800eea6:	9a06      	ldr	r2, [sp, #24]
 800eea8:	4649      	mov	r1, r9
 800eeaa:	4623      	mov	r3, r4
 800eeac:	f001 f9a0 	bl	80101f0 <__sbprintf>
 800eeb0:	b043      	add	sp, #268	; 0x10c
 800eeb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eeb6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800eeba:	b043      	add	sp, #268	; 0x10c
 800eebc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eec0:	980a      	ldr	r0, [sp, #40]	; 0x28
 800eec2:	9907      	ldr	r1, [sp, #28]
 800eec4:	aa25      	add	r2, sp, #148	; 0x94
 800eec6:	f7ff f88f 	bl	800dfe8 <__sprint_r>
 800eeca:	b948      	cbnz	r0, 800eee0 <_vfprintf_r+0x250>
 800eecc:	ae32      	add	r6, sp, #200	; 0xc8
 800eece:	e757      	b.n	800ed80 <_vfprintf_r+0xf0>
 800eed0:	980a      	ldr	r0, [sp, #40]	; 0x28
 800eed2:	9907      	ldr	r1, [sp, #28]
 800eed4:	aa25      	add	r2, sp, #148	; 0x94
 800eed6:	f7ff f887 	bl	800dfe8 <__sprint_r>
 800eeda:	2800      	cmp	r0, #0
 800eedc:	f000 818c 	beq.w	800f1f8 <_vfprintf_r+0x568>
 800eee0:	f8dd 901c 	ldr.w	r9, [sp, #28]
 800eee4:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 800eee8:	065b      	lsls	r3, r3, #25
 800eeea:	d4e4      	bmi.n	800eeb6 <_vfprintf_r+0x226>
 800eeec:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800eeee:	b043      	add	sp, #268	; 0x10c
 800eef0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eef4:	4628      	mov	r0, r5
 800eef6:	f7fd fdc1 	bl	800ca7c <__sinit>
 800eefa:	e6de      	b.n	800ecba <_vfprintf_r+0x2a>
 800eefc:	9c06      	ldr	r4, [sp, #24]
 800eefe:	e742      	b.n	800ed86 <_vfprintf_r+0xf6>
 800ef00:	9c05      	ldr	r4, [sp, #20]
 800ef02:	9306      	str	r3, [sp, #24]
 800ef04:	06a3      	lsls	r3, r4, #26
 800ef06:	f140 8269 	bpl.w	800f3dc <_vfprintf_r+0x74c>
 800ef0a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800ef0c:	1deb      	adds	r3, r5, #7
 800ef0e:	f023 0307 	bic.w	r3, r3, #7
 800ef12:	f103 0408 	add.w	r4, r3, #8
 800ef16:	940e      	str	r4, [sp, #56]	; 0x38
 800ef18:	e9d3 4500 	ldrd	r4, r5, [r3]
 800ef1c:	2301      	movs	r3, #1
 800ef1e:	f04f 0a00 	mov.w	sl, #0
 800ef22:	f88d a077 	strb.w	sl, [sp, #119]	; 0x77
 800ef26:	9a08      	ldr	r2, [sp, #32]
 800ef28:	2a00      	cmp	r2, #0
 800ef2a:	bfa2      	ittt	ge
 800ef2c:	9805      	ldrge	r0, [sp, #20]
 800ef2e:	f020 0080 	bicge.w	r0, r0, #128	; 0x80
 800ef32:	9005      	strge	r0, [sp, #20]
 800ef34:	ea54 0105 	orrs.w	r1, r4, r5
 800ef38:	9808      	ldr	r0, [sp, #32]
 800ef3a:	bf0c      	ite	eq
 800ef3c:	2200      	moveq	r2, #0
 800ef3e:	2201      	movne	r2, #1
 800ef40:	2800      	cmp	r0, #0
 800ef42:	bf18      	it	ne
 800ef44:	f042 0201 	orrne.w	r2, r2, #1
 800ef48:	2a00      	cmp	r2, #0
 800ef4a:	f000 83e2 	beq.w	800f712 <_vfprintf_r+0xa82>
 800ef4e:	2b01      	cmp	r3, #1
 800ef50:	f000 8505 	beq.w	800f95e <_vfprintf_r+0xcce>
 800ef54:	2b02      	cmp	r3, #2
 800ef56:	f10d 02c7 	add.w	r2, sp, #199	; 0xc7
 800ef5a:	f040 8151 	bne.w	800f200 <_vfprintf_r+0x570>
 800ef5e:	9815      	ldr	r0, [sp, #84]	; 0x54
 800ef60:	f004 010f 	and.w	r1, r4, #15
 800ef64:	0923      	lsrs	r3, r4, #4
 800ef66:	4690      	mov	r8, r2
 800ef68:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 800ef6c:	5c42      	ldrb	r2, [r0, r1]
 800ef6e:	0929      	lsrs	r1, r5, #4
 800ef70:	461c      	mov	r4, r3
 800ef72:	460d      	mov	r5, r1
 800ef74:	ea54 0105 	orrs.w	r1, r4, r5
 800ef78:	f888 2000 	strb.w	r2, [r8]
 800ef7c:	f108 32ff 	add.w	r2, r8, #4294967295	; 0xffffffff
 800ef80:	d1ee      	bne.n	800ef60 <_vfprintf_r+0x2d0>
 800ef82:	9b04      	ldr	r3, [sp, #16]
 800ef84:	ebc8 0303 	rsb	r3, r8, r3
 800ef88:	930b      	str	r3, [sp, #44]	; 0x2c
 800ef8a:	9c08      	ldr	r4, [sp, #32]
 800ef8c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800ef8e:	42a5      	cmp	r5, r4
 800ef90:	bfb8      	it	lt
 800ef92:	4625      	movlt	r5, r4
 800ef94:	2400      	movs	r4, #0
 800ef96:	9509      	str	r5, [sp, #36]	; 0x24
 800ef98:	9413      	str	r4, [sp, #76]	; 0x4c
 800ef9a:	f1ba 0f00 	cmp.w	sl, #0
 800ef9e:	d002      	beq.n	800efa6 <_vfprintf_r+0x316>
 800efa0:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800efa2:	3401      	adds	r4, #1
 800efa4:	9409      	str	r4, [sp, #36]	; 0x24
 800efa6:	9d05      	ldr	r5, [sp, #20]
 800efa8:	f015 0b02 	ands.w	fp, r5, #2
 800efac:	bf18      	it	ne
 800efae:	9c09      	ldrne	r4, [sp, #36]	; 0x24
 800efb0:	9d05      	ldr	r5, [sp, #20]
 800efb2:	bf1c      	itt	ne
 800efb4:	3402      	addne	r4, #2
 800efb6:	9409      	strne	r4, [sp, #36]	; 0x24
 800efb8:	f015 0584 	ands.w	r5, r5, #132	; 0x84
 800efbc:	9510      	str	r5, [sp, #64]	; 0x40
 800efbe:	f040 8337 	bne.w	800f630 <_vfprintf_r+0x9a0>
 800efc2:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800efc4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800efc6:	1a2c      	subs	r4, r5, r0
 800efc8:	2c00      	cmp	r4, #0
 800efca:	f340 8331 	ble.w	800f630 <_vfprintf_r+0x9a0>
 800efce:	2c10      	cmp	r4, #16
 800efd0:	f243 4a64 	movw	sl, #13412	; 0x3464
 800efd4:	f340 87a7 	ble.w	800ff26 <_vfprintf_r+0x1296>
 800efd8:	4630      	mov	r0, r6
 800efda:	971a      	str	r7, [sp, #104]	; 0x68
 800efdc:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800efde:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800efe0:	9e11      	ldr	r6, [sp, #68]	; 0x44
 800efe2:	4627      	mov	r7, r4
 800efe4:	f6c0 0a01 	movt	sl, #2049	; 0x801
 800efe8:	2510      	movs	r5, #16
 800efea:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800efec:	e002      	b.n	800eff4 <_vfprintf_r+0x364>
 800efee:	3f10      	subs	r7, #16
 800eff0:	2f10      	cmp	r7, #16
 800eff2:	dd17      	ble.n	800f024 <_vfprintf_r+0x394>
 800eff4:	3201      	adds	r2, #1
 800eff6:	3110      	adds	r1, #16
 800eff8:	2a07      	cmp	r2, #7
 800effa:	6006      	str	r6, [r0, #0]
 800effc:	6045      	str	r5, [r0, #4]
 800effe:	9127      	str	r1, [sp, #156]	; 0x9c
 800f000:	9226      	str	r2, [sp, #152]	; 0x98
 800f002:	bfd8      	it	le
 800f004:	3008      	addle	r0, #8
 800f006:	ddf2      	ble.n	800efee <_vfprintf_r+0x35e>
 800f008:	4620      	mov	r0, r4
 800f00a:	9907      	ldr	r1, [sp, #28]
 800f00c:	aa25      	add	r2, sp, #148	; 0x94
 800f00e:	f7fe ffeb 	bl	800dfe8 <__sprint_r>
 800f012:	2800      	cmp	r0, #0
 800f014:	f47f af64 	bne.w	800eee0 <_vfprintf_r+0x250>
 800f018:	3f10      	subs	r7, #16
 800f01a:	2f10      	cmp	r7, #16
 800f01c:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800f01e:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800f020:	a832      	add	r0, sp, #200	; 0xc8
 800f022:	dce7      	bgt.n	800eff4 <_vfprintf_r+0x364>
 800f024:	463c      	mov	r4, r7
 800f026:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 800f028:	4606      	mov	r6, r0
 800f02a:	3201      	adds	r2, #1
 800f02c:	4421      	add	r1, r4
 800f02e:	2a07      	cmp	r2, #7
 800f030:	9127      	str	r1, [sp, #156]	; 0x9c
 800f032:	9226      	str	r2, [sp, #152]	; 0x98
 800f034:	f8c6 a000 	str.w	sl, [r6]
 800f038:	6074      	str	r4, [r6, #4]
 800f03a:	f300 849e 	bgt.w	800f97a <_vfprintf_r+0xcea>
 800f03e:	f89d a077 	ldrb.w	sl, [sp, #119]	; 0x77
 800f042:	3608      	adds	r6, #8
 800f044:	460c      	mov	r4, r1
 800f046:	f1ba 0f00 	cmp.w	sl, #0
 800f04a:	d00e      	beq.n	800f06a <_vfprintf_r+0x3da>
 800f04c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800f04e:	3301      	adds	r3, #1
 800f050:	3401      	adds	r4, #1
 800f052:	f10d 0177 	add.w	r1, sp, #119	; 0x77
 800f056:	2201      	movs	r2, #1
 800f058:	2b07      	cmp	r3, #7
 800f05a:	e886 0006 	stmia.w	r6, {r1, r2}
 800f05e:	9427      	str	r4, [sp, #156]	; 0x9c
 800f060:	9326      	str	r3, [sp, #152]	; 0x98
 800f062:	bfd8      	it	le
 800f064:	3608      	addle	r6, #8
 800f066:	f300 82e5 	bgt.w	800f634 <_vfprintf_r+0x9a4>
 800f06a:	f1bb 0f00 	cmp.w	fp, #0
 800f06e:	d00d      	beq.n	800f08c <_vfprintf_r+0x3fc>
 800f070:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800f072:	3301      	adds	r3, #1
 800f074:	3402      	adds	r4, #2
 800f076:	a91e      	add	r1, sp, #120	; 0x78
 800f078:	2202      	movs	r2, #2
 800f07a:	2b07      	cmp	r3, #7
 800f07c:	e886 0006 	stmia.w	r6, {r1, r2}
 800f080:	9427      	str	r4, [sp, #156]	; 0x9c
 800f082:	9326      	str	r3, [sp, #152]	; 0x98
 800f084:	bfd8      	it	le
 800f086:	3608      	addle	r6, #8
 800f088:	f300 8406 	bgt.w	800f898 <_vfprintf_r+0xc08>
 800f08c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f08e:	2b80      	cmp	r3, #128	; 0x80
 800f090:	f000 8352 	beq.w	800f738 <_vfprintf_r+0xaa8>
 800f094:	9d08      	ldr	r5, [sp, #32]
 800f096:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f098:	ebc3 0a05 	rsb	sl, r3, r5
 800f09c:	f1ba 0f00 	cmp.w	sl, #0
 800f0a0:	dd44      	ble.n	800f12c <_vfprintf_r+0x49c>
 800f0a2:	f1ba 0f10 	cmp.w	sl, #16
 800f0a6:	f243 4540 	movw	r5, #13376	; 0x3440
 800f0aa:	bfdc      	itt	le
 800f0ac:	f6c0 0501 	movtle	r5, #2049	; 0x801
 800f0b0:	9b26      	ldrle	r3, [sp, #152]	; 0x98
 800f0b2:	dd27      	ble.n	800f104 <_vfprintf_r+0x474>
 800f0b4:	f6c0 0501 	movt	r5, #2049	; 0x801
 800f0b8:	4622      	mov	r2, r4
 800f0ba:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800f0bc:	4654      	mov	r4, sl
 800f0be:	f04f 0b10 	mov.w	fp, #16
 800f0c2:	46aa      	mov	sl, r5
 800f0c4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800f0c6:	e002      	b.n	800f0ce <_vfprintf_r+0x43e>
 800f0c8:	3c10      	subs	r4, #16
 800f0ca:	2c10      	cmp	r4, #16
 800f0cc:	dd17      	ble.n	800f0fe <_vfprintf_r+0x46e>
 800f0ce:	3301      	adds	r3, #1
 800f0d0:	3210      	adds	r2, #16
 800f0d2:	2b07      	cmp	r3, #7
 800f0d4:	e886 0880 	stmia.w	r6, {r7, fp}
 800f0d8:	9227      	str	r2, [sp, #156]	; 0x9c
 800f0da:	9326      	str	r3, [sp, #152]	; 0x98
 800f0dc:	bfd8      	it	le
 800f0de:	3608      	addle	r6, #8
 800f0e0:	ddf2      	ble.n	800f0c8 <_vfprintf_r+0x438>
 800f0e2:	4628      	mov	r0, r5
 800f0e4:	9907      	ldr	r1, [sp, #28]
 800f0e6:	aa25      	add	r2, sp, #148	; 0x94
 800f0e8:	f7fe ff7e 	bl	800dfe8 <__sprint_r>
 800f0ec:	2800      	cmp	r0, #0
 800f0ee:	f47f aef7 	bne.w	800eee0 <_vfprintf_r+0x250>
 800f0f2:	3c10      	subs	r4, #16
 800f0f4:	2c10      	cmp	r4, #16
 800f0f6:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 800f0f8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800f0fa:	ae32      	add	r6, sp, #200	; 0xc8
 800f0fc:	dce7      	bgt.n	800f0ce <_vfprintf_r+0x43e>
 800f0fe:	4655      	mov	r5, sl
 800f100:	46a2      	mov	sl, r4
 800f102:	4614      	mov	r4, r2
 800f104:	3301      	adds	r3, #1
 800f106:	4454      	add	r4, sl
 800f108:	2b07      	cmp	r3, #7
 800f10a:	e886 0420 	stmia.w	r6, {r5, sl}
 800f10e:	9427      	str	r4, [sp, #156]	; 0x9c
 800f110:	9326      	str	r3, [sp, #152]	; 0x98
 800f112:	bfd8      	it	le
 800f114:	3608      	addle	r6, #8
 800f116:	dd09      	ble.n	800f12c <_vfprintf_r+0x49c>
 800f118:	980a      	ldr	r0, [sp, #40]	; 0x28
 800f11a:	9907      	ldr	r1, [sp, #28]
 800f11c:	aa25      	add	r2, sp, #148	; 0x94
 800f11e:	f7fe ff63 	bl	800dfe8 <__sprint_r>
 800f122:	2800      	cmp	r0, #0
 800f124:	f47f aedc 	bne.w	800eee0 <_vfprintf_r+0x250>
 800f128:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800f12a:	ae32      	add	r6, sp, #200	; 0xc8
 800f12c:	9d05      	ldr	r5, [sp, #20]
 800f12e:	05ea      	lsls	r2, r5, #23
 800f130:	f100 828b 	bmi.w	800f64a <_vfprintf_r+0x9ba>
 800f134:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800f136:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800f138:	f8c6 8000 	str.w	r8, [r6]
 800f13c:	3301      	adds	r3, #1
 800f13e:	442c      	add	r4, r5
 800f140:	2b07      	cmp	r3, #7
 800f142:	9427      	str	r4, [sp, #156]	; 0x9c
 800f144:	6075      	str	r5, [r6, #4]
 800f146:	9326      	str	r3, [sp, #152]	; 0x98
 800f148:	f300 8396 	bgt.w	800f878 <_vfprintf_r+0xbe8>
 800f14c:	3608      	adds	r6, #8
 800f14e:	9d05      	ldr	r5, [sp, #20]
 800f150:	076a      	lsls	r2, r5, #29
 800f152:	d546      	bpl.n	800f1e2 <_vfprintf_r+0x552>
 800f154:	980d      	ldr	r0, [sp, #52]	; 0x34
 800f156:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f158:	1a45      	subs	r5, r0, r1
 800f15a:	2d00      	cmp	r5, #0
 800f15c:	dd41      	ble.n	800f1e2 <_vfprintf_r+0x552>
 800f15e:	2d10      	cmp	r5, #16
 800f160:	f243 4a64 	movw	sl, #13412	; 0x3464
 800f164:	bfdc      	itt	le
 800f166:	f6c0 0a01 	movtle	sl, #2049	; 0x801
 800f16a:	9b26      	ldrle	r3, [sp, #152]	; 0x98
 800f16c:	dd27      	ble.n	800f1be <_vfprintf_r+0x52e>
 800f16e:	9705      	str	r7, [sp, #20]
 800f170:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800f172:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
 800f176:	f8dd b01c 	ldr.w	fp, [sp, #28]
 800f17a:	9f11      	ldr	r7, [sp, #68]	; 0x44
 800f17c:	f6c0 0a01 	movt	sl, #2049	; 0x801
 800f180:	f04f 0810 	mov.w	r8, #16
 800f184:	e002      	b.n	800f18c <_vfprintf_r+0x4fc>
 800f186:	3d10      	subs	r5, #16
 800f188:	2d10      	cmp	r5, #16
 800f18a:	dd17      	ble.n	800f1bc <_vfprintf_r+0x52c>
 800f18c:	3301      	adds	r3, #1
 800f18e:	3410      	adds	r4, #16
 800f190:	2b07      	cmp	r3, #7
 800f192:	e886 0180 	stmia.w	r6, {r7, r8}
 800f196:	9427      	str	r4, [sp, #156]	; 0x9c
 800f198:	9326      	str	r3, [sp, #152]	; 0x98
 800f19a:	bfd8      	it	le
 800f19c:	3608      	addle	r6, #8
 800f19e:	ddf2      	ble.n	800f186 <_vfprintf_r+0x4f6>
 800f1a0:	4648      	mov	r0, r9
 800f1a2:	4659      	mov	r1, fp
 800f1a4:	aa25      	add	r2, sp, #148	; 0x94
 800f1a6:	f7fe ff1f 	bl	800dfe8 <__sprint_r>
 800f1aa:	2800      	cmp	r0, #0
 800f1ac:	f040 8443 	bne.w	800fa36 <_vfprintf_r+0xda6>
 800f1b0:	3d10      	subs	r5, #16
 800f1b2:	2d10      	cmp	r5, #16
 800f1b4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800f1b6:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800f1b8:	ae32      	add	r6, sp, #200	; 0xc8
 800f1ba:	dce7      	bgt.n	800f18c <_vfprintf_r+0x4fc>
 800f1bc:	9f05      	ldr	r7, [sp, #20]
 800f1be:	3301      	adds	r3, #1
 800f1c0:	442c      	add	r4, r5
 800f1c2:	2b07      	cmp	r3, #7
 800f1c4:	9427      	str	r4, [sp, #156]	; 0x9c
 800f1c6:	9326      	str	r3, [sp, #152]	; 0x98
 800f1c8:	f8c6 a000 	str.w	sl, [r6]
 800f1cc:	6075      	str	r5, [r6, #4]
 800f1ce:	dd08      	ble.n	800f1e2 <_vfprintf_r+0x552>
 800f1d0:	980a      	ldr	r0, [sp, #40]	; 0x28
 800f1d2:	9907      	ldr	r1, [sp, #28]
 800f1d4:	aa25      	add	r2, sp, #148	; 0x94
 800f1d6:	f7fe ff07 	bl	800dfe8 <__sprint_r>
 800f1da:	2800      	cmp	r0, #0
 800f1dc:	f47f ae80 	bne.w	800eee0 <_vfprintf_r+0x250>
 800f1e0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800f1e2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800f1e4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f1e6:	980d      	ldr	r0, [sp, #52]	; 0x34
 800f1e8:	4281      	cmp	r1, r0
 800f1ea:	bfac      	ite	ge
 800f1ec:	186d      	addge	r5, r5, r1
 800f1ee:	182d      	addlt	r5, r5, r0
 800f1f0:	950f      	str	r5, [sp, #60]	; 0x3c
 800f1f2:	2c00      	cmp	r4, #0
 800f1f4:	f47f ae6c 	bne.w	800eed0 <_vfprintf_r+0x240>
 800f1f8:	2300      	movs	r3, #0
 800f1fa:	9326      	str	r3, [sp, #152]	; 0x98
 800f1fc:	ae32      	add	r6, sp, #200	; 0xc8
 800f1fe:	e5a0      	b.n	800ed42 <_vfprintf_r+0xb2>
 800f200:	08e3      	lsrs	r3, r4, #3
 800f202:	4690      	mov	r8, r2
 800f204:	ea43 7345 	orr.w	r3, r3, r5, lsl #29
 800f208:	08ea      	lsrs	r2, r5, #3
 800f20a:	f004 0107 	and.w	r1, r4, #7
 800f20e:	4615      	mov	r5, r2
 800f210:	461c      	mov	r4, r3
 800f212:	f101 0330 	add.w	r3, r1, #48	; 0x30
 800f216:	ea54 0105 	orrs.w	r1, r4, r5
 800f21a:	f888 3000 	strb.w	r3, [r8]
 800f21e:	f108 32ff 	add.w	r2, r8, #4294967295	; 0xffffffff
 800f222:	d1ed      	bne.n	800f200 <_vfprintf_r+0x570>
 800f224:	9c05      	ldr	r4, [sp, #20]
 800f226:	07e0      	lsls	r0, r4, #31
 800f228:	4641      	mov	r1, r8
 800f22a:	f100 84e8 	bmi.w	800fbfe <_vfprintf_r+0xf6e>
 800f22e:	9d04      	ldr	r5, [sp, #16]
 800f230:	ebc8 0505 	rsb	r5, r8, r5
 800f234:	950b      	str	r5, [sp, #44]	; 0x2c
 800f236:	e6a8      	b.n	800ef8a <_vfprintf_r+0x2fa>
 800f238:	9d05      	ldr	r5, [sp, #20]
 800f23a:	9306      	str	r3, [sp, #24]
 800f23c:	f015 0320 	ands.w	r3, r5, #32
 800f240:	f000 80b2 	beq.w	800f3a8 <_vfprintf_r+0x718>
 800f244:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800f246:	1de3      	adds	r3, r4, #7
 800f248:	f023 0307 	bic.w	r3, r3, #7
 800f24c:	f103 0508 	add.w	r5, r3, #8
 800f250:	950e      	str	r5, [sp, #56]	; 0x38
 800f252:	e9d3 4500 	ldrd	r4, r5, [r3]
 800f256:	2300      	movs	r3, #0
 800f258:	e661      	b.n	800ef1e <_vfprintf_r+0x28e>
 800f25a:	f893 9000 	ldrb.w	r9, [r3]
 800f25e:	f1b9 0f2a 	cmp.w	r9, #42	; 0x2a
 800f262:	f103 0001 	add.w	r0, r3, #1
 800f266:	f000 8784 	beq.w	8010172 <_vfprintf_r+0x14e2>
 800f26a:	f1a9 0130 	sub.w	r1, r9, #48	; 0x30
 800f26e:	2909      	cmp	r1, #9
 800f270:	bf82      	ittt	hi
 800f272:	2400      	movhi	r4, #0
 800f274:	4603      	movhi	r3, r0
 800f276:	9408      	strhi	r4, [sp, #32]
 800f278:	f63f ad98 	bhi.w	800edac <_vfprintf_r+0x11c>
 800f27c:	2300      	movs	r3, #0
 800f27e:	f810 9b01 	ldrb.w	r9, [r0], #1
 800f282:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800f286:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800f28a:	f1a9 0130 	sub.w	r1, r9, #48	; 0x30
 800f28e:	2909      	cmp	r1, #9
 800f290:	d9f5      	bls.n	800f27e <_vfprintf_r+0x5ee>
 800f292:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f296:	9308      	str	r3, [sp, #32]
 800f298:	4603      	mov	r3, r0
 800f29a:	e587      	b.n	800edac <_vfprintf_r+0x11c>
 800f29c:	9d05      	ldr	r5, [sp, #20]
 800f29e:	f88d 2077 	strb.w	r2, [sp, #119]	; 0x77
 800f2a2:	f045 0510 	orr.w	r5, r5, #16
 800f2a6:	9505      	str	r5, [sp, #20]
 800f2a8:	9c05      	ldr	r4, [sp, #20]
 800f2aa:	9306      	str	r3, [sp, #24]
 800f2ac:	06a2      	lsls	r2, r4, #26
 800f2ae:	f140 80e8 	bpl.w	800f482 <_vfprintf_r+0x7f2>
 800f2b2:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800f2b4:	1de9      	adds	r1, r5, #7
 800f2b6:	f021 0107 	bic.w	r1, r1, #7
 800f2ba:	e9d1 2300 	ldrd	r2, r3, [r1]
 800f2be:	3108      	adds	r1, #8
 800f2c0:	910e      	str	r1, [sp, #56]	; 0x38
 800f2c2:	4614      	mov	r4, r2
 800f2c4:	461d      	mov	r5, r3
 800f2c6:	2a00      	cmp	r2, #0
 800f2c8:	f173 0100 	sbcs.w	r1, r3, #0
 800f2cc:	f2c0 84a3 	blt.w	800fc16 <_vfprintf_r+0xf86>
 800f2d0:	f89d a077 	ldrb.w	sl, [sp, #119]	; 0x77
 800f2d4:	2301      	movs	r3, #1
 800f2d6:	e626      	b.n	800ef26 <_vfprintf_r+0x296>
 800f2d8:	9c05      	ldr	r4, [sp, #20]
 800f2da:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 800f2de:	9405      	str	r4, [sp, #20]
 800f2e0:	f893 9000 	ldrb.w	r9, [r3]
 800f2e4:	e561      	b.n	800edaa <_vfprintf_r+0x11a>
 800f2e6:	2500      	movs	r5, #0
 800f2e8:	f1a9 0130 	sub.w	r1, r9, #48	; 0x30
 800f2ec:	950d      	str	r5, [sp, #52]	; 0x34
 800f2ee:	4628      	mov	r0, r5
 800f2f0:	f813 9b01 	ldrb.w	r9, [r3], #1
 800f2f4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800f2f8:	eb01 0040 	add.w	r0, r1, r0, lsl #1
 800f2fc:	f1a9 0130 	sub.w	r1, r9, #48	; 0x30
 800f300:	2909      	cmp	r1, #9
 800f302:	d9f5      	bls.n	800f2f0 <_vfprintf_r+0x660>
 800f304:	900d      	str	r0, [sp, #52]	; 0x34
 800f306:	e551      	b.n	800edac <_vfprintf_r+0x11c>
 800f308:	9c05      	ldr	r4, [sp, #20]
 800f30a:	f044 0408 	orr.w	r4, r4, #8
 800f30e:	9405      	str	r4, [sp, #20]
 800f310:	f893 9000 	ldrb.w	r9, [r3]
 800f314:	e549      	b.n	800edaa <_vfprintf_r+0x11a>
 800f316:	9c05      	ldr	r4, [sp, #20]
 800f318:	9306      	str	r3, [sp, #24]
 800f31a:	0724      	lsls	r4, r4, #28
 800f31c:	f88d 2077 	strb.w	r2, [sp, #119]	; 0x77
 800f320:	f140 850f 	bpl.w	800fd42 <_vfprintf_r+0x10b2>
 800f324:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800f326:	1deb      	adds	r3, r5, #7
 800f328:	f023 0307 	bic.w	r3, r3, #7
 800f32c:	f103 0408 	add.w	r4, r3, #8
 800f330:	681d      	ldr	r5, [r3, #0]
 800f332:	940e      	str	r4, [sp, #56]	; 0x38
 800f334:	9516      	str	r5, [sp, #88]	; 0x58
 800f336:	685b      	ldr	r3, [r3, #4]
 800f338:	9318      	str	r3, [sp, #96]	; 0x60
 800f33a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800f33c:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800f33e:	ec43 2b10 	vmov	d0, r2, r3
 800f342:	f003 f917 	bl	8012574 <__fpclassifyd>
 800f346:	2801      	cmp	r0, #1
 800f348:	f040 846f 	bne.w	800fc2a <_vfprintf_r+0xf9a>
 800f34c:	9816      	ldr	r0, [sp, #88]	; 0x58
 800f34e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800f350:	2200      	movs	r2, #0
 800f352:	2300      	movs	r3, #0
 800f354:	f7fc fd42 	bl	800bddc <__aeabi_dcmplt>
 800f358:	2800      	cmp	r0, #0
 800f35a:	f040 8618 	bne.w	800ff8e <_vfprintf_r+0x12fe>
 800f35e:	f89d a077 	ldrb.w	sl, [sp, #119]	; 0x77
 800f362:	2503      	movs	r5, #3
 800f364:	9509      	str	r5, [sp, #36]	; 0x24
 800f366:	9d05      	ldr	r5, [sp, #20]
 800f368:	2400      	movs	r4, #0
 800f36a:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 800f36e:	f243 4854 	movw	r8, #13396	; 0x3454
 800f372:	f243 4350 	movw	r3, #13392	; 0x3450
 800f376:	f6c0 0801 	movt	r8, #2049	; 0x801
 800f37a:	f6c0 0301 	movt	r3, #2049	; 0x801
 800f37e:	9408      	str	r4, [sp, #32]
 800f380:	9505      	str	r5, [sp, #20]
 800f382:	2403      	movs	r4, #3
 800f384:	2500      	movs	r5, #0
 800f386:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800f38a:	bfd8      	it	le
 800f38c:	4698      	movle	r8, r3
 800f38e:	940b      	str	r4, [sp, #44]	; 0x2c
 800f390:	9513      	str	r5, [sp, #76]	; 0x4c
 800f392:	e602      	b.n	800ef9a <_vfprintf_r+0x30a>
 800f394:	9c05      	ldr	r4, [sp, #20]
 800f396:	9306      	str	r3, [sp, #24]
 800f398:	f044 0410 	orr.w	r4, r4, #16
 800f39c:	9405      	str	r4, [sp, #20]
 800f39e:	9d05      	ldr	r5, [sp, #20]
 800f3a0:	f015 0320 	ands.w	r3, r5, #32
 800f3a4:	f47f af4e 	bne.w	800f244 <_vfprintf_r+0x5b4>
 800f3a8:	9c05      	ldr	r4, [sp, #20]
 800f3aa:	f014 0210 	ands.w	r2, r4, #16
 800f3ae:	f040 832a 	bne.w	800fa06 <_vfprintf_r+0xd76>
 800f3b2:	9c05      	ldr	r4, [sp, #20]
 800f3b4:	f014 0340 	ands.w	r3, r4, #64	; 0x40
 800f3b8:	f000 8325 	beq.w	800fa06 <_vfprintf_r+0xd76>
 800f3bc:	980e      	ldr	r0, [sp, #56]	; 0x38
 800f3be:	8804      	ldrh	r4, [r0, #0]
 800f3c0:	3004      	adds	r0, #4
 800f3c2:	4613      	mov	r3, r2
 800f3c4:	2500      	movs	r5, #0
 800f3c6:	900e      	str	r0, [sp, #56]	; 0x38
 800f3c8:	e5a9      	b.n	800ef1e <_vfprintf_r+0x28e>
 800f3ca:	9d05      	ldr	r5, [sp, #20]
 800f3cc:	9306      	str	r3, [sp, #24]
 800f3ce:	f045 0510 	orr.w	r5, r5, #16
 800f3d2:	9505      	str	r5, [sp, #20]
 800f3d4:	9c05      	ldr	r4, [sp, #20]
 800f3d6:	06a3      	lsls	r3, r4, #26
 800f3d8:	f53f ad97 	bmi.w	800ef0a <_vfprintf_r+0x27a>
 800f3dc:	9d05      	ldr	r5, [sp, #20]
 800f3de:	06ed      	lsls	r5, r5, #27
 800f3e0:	f100 8318 	bmi.w	800fa14 <_vfprintf_r+0xd84>
 800f3e4:	9c05      	ldr	r4, [sp, #20]
 800f3e6:	0664      	lsls	r4, r4, #25
 800f3e8:	f140 8314 	bpl.w	800fa14 <_vfprintf_r+0xd84>
 800f3ec:	980e      	ldr	r0, [sp, #56]	; 0x38
 800f3ee:	8804      	ldrh	r4, [r0, #0]
 800f3f0:	3004      	adds	r0, #4
 800f3f2:	2500      	movs	r5, #0
 800f3f4:	2301      	movs	r3, #1
 800f3f6:	900e      	str	r0, [sp, #56]	; 0x38
 800f3f8:	e591      	b.n	800ef1e <_vfprintf_r+0x28e>
 800f3fa:	9d05      	ldr	r5, [sp, #20]
 800f3fc:	9306      	str	r3, [sp, #24]
 800f3fe:	f243 4400 	movw	r4, #13312	; 0x3400
 800f402:	f6c0 0401 	movt	r4, #2049	; 0x801
 800f406:	06a8      	lsls	r0, r5, #26
 800f408:	f88d 2077 	strb.w	r2, [sp, #119]	; 0x77
 800f40c:	9415      	str	r4, [sp, #84]	; 0x54
 800f40e:	f140 8091 	bpl.w	800f534 <_vfprintf_r+0x8a4>
 800f412:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800f414:	1de3      	adds	r3, r4, #7
 800f416:	f023 0307 	bic.w	r3, r3, #7
 800f41a:	f103 0508 	add.w	r5, r3, #8
 800f41e:	950e      	str	r5, [sp, #56]	; 0x38
 800f420:	e9d3 4500 	ldrd	r4, r5, [r3]
 800f424:	9805      	ldr	r0, [sp, #20]
 800f426:	07c3      	lsls	r3, r0, #31
 800f428:	f140 8242 	bpl.w	800f8b0 <_vfprintf_r+0xc20>
 800f42c:	ea54 0105 	orrs.w	r1, r4, r5
 800f430:	f000 823e 	beq.w	800f8b0 <_vfprintf_r+0xc20>
 800f434:	2330      	movs	r3, #48	; 0x30
 800f436:	f040 0002 	orr.w	r0, r0, #2
 800f43a:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
 800f43e:	f88d 9079 	strb.w	r9, [sp, #121]	; 0x79
 800f442:	9005      	str	r0, [sp, #20]
 800f444:	2302      	movs	r3, #2
 800f446:	e56a      	b.n	800ef1e <_vfprintf_r+0x28e>
 800f448:	9306      	str	r3, [sp, #24]
 800f44a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f44c:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800f44e:	681b      	ldr	r3, [r3, #0]
 800f450:	f04f 0a00 	mov.w	sl, #0
 800f454:	2501      	movs	r5, #1
 800f456:	3404      	adds	r4, #4
 800f458:	f88d a077 	strb.w	sl, [sp, #119]	; 0x77
 800f45c:	9509      	str	r5, [sp, #36]	; 0x24
 800f45e:	f88d 30a0 	strb.w	r3, [sp, #160]	; 0xa0
 800f462:	940e      	str	r4, [sp, #56]	; 0x38
 800f464:	f8cd a020 	str.w	sl, [sp, #32]
 800f468:	f8cd a04c 	str.w	sl, [sp, #76]	; 0x4c
 800f46c:	950b      	str	r5, [sp, #44]	; 0x2c
 800f46e:	f10d 08a0 	add.w	r8, sp, #160	; 0xa0
 800f472:	e598      	b.n	800efa6 <_vfprintf_r+0x316>
 800f474:	9c05      	ldr	r4, [sp, #20]
 800f476:	f88d 2077 	strb.w	r2, [sp, #119]	; 0x77
 800f47a:	06a2      	lsls	r2, r4, #26
 800f47c:	9306      	str	r3, [sp, #24]
 800f47e:	f53f af18 	bmi.w	800f2b2 <_vfprintf_r+0x622>
 800f482:	9c05      	ldr	r4, [sp, #20]
 800f484:	06e3      	lsls	r3, r4, #27
 800f486:	f100 82cd 	bmi.w	800fa24 <_vfprintf_r+0xd94>
 800f48a:	9c05      	ldr	r4, [sp, #20]
 800f48c:	0665      	lsls	r5, r4, #25
 800f48e:	f140 82c9 	bpl.w	800fa24 <_vfprintf_r+0xd94>
 800f492:	980e      	ldr	r0, [sp, #56]	; 0x38
 800f494:	f9b0 4000 	ldrsh.w	r4, [r0]
 800f498:	3004      	adds	r0, #4
 800f49a:	17e5      	asrs	r5, r4, #31
 800f49c:	4622      	mov	r2, r4
 800f49e:	462b      	mov	r3, r5
 800f4a0:	900e      	str	r0, [sp, #56]	; 0x38
 800f4a2:	e710      	b.n	800f2c6 <_vfprintf_r+0x636>
 800f4a4:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800f4a6:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800f4a8:	6824      	ldr	r4, [r4, #0]
 800f4aa:	2c00      	cmp	r4, #0
 800f4ac:	940d      	str	r4, [sp, #52]	; 0x34
 800f4ae:	f105 0104 	add.w	r1, r5, #4
 800f4b2:	f6ff acdb 	blt.w	800ee6c <_vfprintf_r+0x1dc>
 800f4b6:	910e      	str	r1, [sp, #56]	; 0x38
 800f4b8:	f893 9000 	ldrb.w	r9, [r3]
 800f4bc:	e475      	b.n	800edaa <_vfprintf_r+0x11a>
 800f4be:	9c05      	ldr	r4, [sp, #20]
 800f4c0:	f044 0420 	orr.w	r4, r4, #32
 800f4c4:	9405      	str	r4, [sp, #20]
 800f4c6:	f893 9000 	ldrb.w	r9, [r3]
 800f4ca:	e46e      	b.n	800edaa <_vfprintf_r+0x11a>
 800f4cc:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800f4ce:	9306      	str	r3, [sp, #24]
 800f4d0:	f8d4 8000 	ldr.w	r8, [r4]
 800f4d4:	2500      	movs	r5, #0
 800f4d6:	f88d 5077 	strb.w	r5, [sp, #119]	; 0x77
 800f4da:	3404      	adds	r4, #4
 800f4dc:	f1b8 0f00 	cmp.w	r8, #0
 800f4e0:	f000 8540 	beq.w	800ff64 <_vfprintf_r+0x12d4>
 800f4e4:	9808      	ldr	r0, [sp, #32]
 800f4e6:	2800      	cmp	r0, #0
 800f4e8:	4640      	mov	r0, r8
 800f4ea:	f2c0 850e 	blt.w	800ff0a <_vfprintf_r+0x127a>
 800f4ee:	4629      	mov	r1, r5
 800f4f0:	9a08      	ldr	r2, [sp, #32]
 800f4f2:	f002 faab 	bl	8011a4c <memchr>
 800f4f6:	2800      	cmp	r0, #0
 800f4f8:	f000 858b 	beq.w	8010012 <_vfprintf_r+0x1382>
 800f4fc:	9908      	ldr	r1, [sp, #32]
 800f4fe:	940e      	str	r4, [sp, #56]	; 0x38
 800f500:	ebc8 0000 	rsb	r0, r8, r0
 800f504:	4288      	cmp	r0, r1
 800f506:	bfb8      	it	lt
 800f508:	4601      	movlt	r1, r0
 800f50a:	ea21 74e1 	bic.w	r4, r1, r1, asr #31
 800f50e:	910b      	str	r1, [sp, #44]	; 0x2c
 800f510:	9508      	str	r5, [sp, #32]
 800f512:	9409      	str	r4, [sp, #36]	; 0x24
 800f514:	9513      	str	r5, [sp, #76]	; 0x4c
 800f516:	f89d a077 	ldrb.w	sl, [sp, #119]	; 0x77
 800f51a:	e53e      	b.n	800ef9a <_vfprintf_r+0x30a>
 800f51c:	9d05      	ldr	r5, [sp, #20]
 800f51e:	9306      	str	r3, [sp, #24]
 800f520:	f243 4414 	movw	r4, #13332	; 0x3414
 800f524:	f6c0 0401 	movt	r4, #2049	; 0x801
 800f528:	06a8      	lsls	r0, r5, #26
 800f52a:	f88d 2077 	strb.w	r2, [sp, #119]	; 0x77
 800f52e:	9415      	str	r4, [sp, #84]	; 0x54
 800f530:	f53f af6f 	bmi.w	800f412 <_vfprintf_r+0x782>
 800f534:	9c05      	ldr	r4, [sp, #20]
 800f536:	06e1      	lsls	r1, r4, #27
 800f538:	f100 825f 	bmi.w	800f9fa <_vfprintf_r+0xd6a>
 800f53c:	9c05      	ldr	r4, [sp, #20]
 800f53e:	0662      	lsls	r2, r4, #25
 800f540:	f140 825b 	bpl.w	800f9fa <_vfprintf_r+0xd6a>
 800f544:	980e      	ldr	r0, [sp, #56]	; 0x38
 800f546:	8804      	ldrh	r4, [r0, #0]
 800f548:	3004      	adds	r0, #4
 800f54a:	2500      	movs	r5, #0
 800f54c:	900e      	str	r0, [sp, #56]	; 0x38
 800f54e:	e769      	b.n	800f424 <_vfprintf_r+0x794>
 800f550:	f893 9000 	ldrb.w	r9, [r3]
 800f554:	222b      	movs	r2, #43	; 0x2b
 800f556:	e428      	b.n	800edaa <_vfprintf_r+0x11a>
 800f558:	f893 9000 	ldrb.w	r9, [r3]
 800f55c:	2a00      	cmp	r2, #0
 800f55e:	f47f ac24 	bne.w	800edaa <_vfprintf_r+0x11a>
 800f562:	2220      	movs	r2, #32
 800f564:	e421      	b.n	800edaa <_vfprintf_r+0x11a>
 800f566:	9d05      	ldr	r5, [sp, #20]
 800f568:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f56a:	9306      	str	r3, [sp, #24]
 800f56c:	f045 0502 	orr.w	r5, r5, #2
 800f570:	f243 4014 	movw	r0, #13332	; 0x3414
 800f574:	2330      	movs	r3, #48	; 0x30
 800f576:	f04f 0978 	mov.w	r9, #120	; 0x78
 800f57a:	9505      	str	r5, [sp, #20]
 800f57c:	f6c0 0001 	movt	r0, #2049	; 0x801
 800f580:	1d15      	adds	r5, r2, #4
 800f582:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
 800f586:	950e      	str	r5, [sp, #56]	; 0x38
 800f588:	6814      	ldr	r4, [r2, #0]
 800f58a:	f88d 9079 	strb.w	r9, [sp, #121]	; 0x79
 800f58e:	2500      	movs	r5, #0
 800f590:	9015      	str	r0, [sp, #84]	; 0x54
 800f592:	2302      	movs	r3, #2
 800f594:	e4c3      	b.n	800ef1e <_vfprintf_r+0x28e>
 800f596:	9d05      	ldr	r5, [sp, #20]
 800f598:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 800f59c:	9505      	str	r5, [sp, #20]
 800f59e:	f893 9000 	ldrb.w	r9, [r3]
 800f5a2:	e402      	b.n	800edaa <_vfprintf_r+0x11a>
 800f5a4:	f893 9000 	ldrb.w	r9, [r3]
 800f5a8:	f1b9 0f6c 	cmp.w	r9, #108	; 0x6c
 800f5ac:	bf0c      	ite	eq
 800f5ae:	9c05      	ldreq	r4, [sp, #20]
 800f5b0:	9d05      	ldrne	r5, [sp, #20]
 800f5b2:	4619      	mov	r1, r3
 800f5b4:	bf09      	itett	eq
 800f5b6:	f044 0420 	orreq.w	r4, r4, #32
 800f5ba:	f045 0510 	orrne.w	r5, r5, #16
 800f5be:	3301      	addeq	r3, #1
 800f5c0:	9405      	streq	r4, [sp, #20]
 800f5c2:	bf0c      	ite	eq
 800f5c4:	f891 9001 	ldrbeq.w	r9, [r1, #1]
 800f5c8:	9505      	strne	r5, [sp, #20]
 800f5ca:	f7ff bbee 	b.w	800edaa <_vfprintf_r+0x11a>
 800f5ce:	9d05      	ldr	r5, [sp, #20]
 800f5d0:	9306      	str	r3, [sp, #24]
 800f5d2:	06a9      	lsls	r1, r5, #26
 800f5d4:	f88d 2077 	strb.w	r2, [sp, #119]	; 0x77
 800f5d8:	f140 83c0 	bpl.w	800fd5c <_vfprintf_r+0x10cc>
 800f5dc:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800f5de:	6821      	ldr	r1, [r4, #0]
 800f5e0:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 800f5e2:	17e5      	asrs	r5, r4, #31
 800f5e4:	462b      	mov	r3, r5
 800f5e6:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800f5e8:	4622      	mov	r2, r4
 800f5ea:	3504      	adds	r5, #4
 800f5ec:	950e      	str	r5, [sp, #56]	; 0x38
 800f5ee:	e9c1 2300 	strd	r2, r3, [r1]
 800f5f2:	f7ff bba6 	b.w	800ed42 <_vfprintf_r+0xb2>
 800f5f6:	9d05      	ldr	r5, [sp, #20]
 800f5f8:	f045 0501 	orr.w	r5, r5, #1
 800f5fc:	9505      	str	r5, [sp, #20]
 800f5fe:	f893 9000 	ldrb.w	r9, [r3]
 800f602:	f7ff bbd2 	b.w	800edaa <_vfprintf_r+0x11a>
 800f606:	9306      	str	r3, [sp, #24]
 800f608:	f88d 2077 	strb.w	r2, [sp, #119]	; 0x77
 800f60c:	f1b9 0f00 	cmp.w	r9, #0
 800f610:	f000 8407 	beq.w	800fe22 <_vfprintf_r+0x1192>
 800f614:	2300      	movs	r3, #0
 800f616:	2501      	movs	r5, #1
 800f618:	469a      	mov	sl, r3
 800f61a:	9509      	str	r5, [sp, #36]	; 0x24
 800f61c:	f88d 90a0 	strb.w	r9, [sp, #160]	; 0xa0
 800f620:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 800f624:	9308      	str	r3, [sp, #32]
 800f626:	9313      	str	r3, [sp, #76]	; 0x4c
 800f628:	950b      	str	r5, [sp, #44]	; 0x2c
 800f62a:	f10d 08a0 	add.w	r8, sp, #160	; 0xa0
 800f62e:	e4ba      	b.n	800efa6 <_vfprintf_r+0x316>
 800f630:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800f632:	e508      	b.n	800f046 <_vfprintf_r+0x3b6>
 800f634:	980a      	ldr	r0, [sp, #40]	; 0x28
 800f636:	9907      	ldr	r1, [sp, #28]
 800f638:	aa25      	add	r2, sp, #148	; 0x94
 800f63a:	f7fe fcd5 	bl	800dfe8 <__sprint_r>
 800f63e:	2800      	cmp	r0, #0
 800f640:	f47f ac4e 	bne.w	800eee0 <_vfprintf_r+0x250>
 800f644:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800f646:	ae32      	add	r6, sp, #200	; 0xc8
 800f648:	e50f      	b.n	800f06a <_vfprintf_r+0x3da>
 800f64a:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800f64e:	f340 80c2 	ble.w	800f7d6 <_vfprintf_r+0xb46>
 800f652:	9816      	ldr	r0, [sp, #88]	; 0x58
 800f654:	9918      	ldr	r1, [sp, #96]	; 0x60
 800f656:	2200      	movs	r2, #0
 800f658:	2300      	movs	r3, #0
 800f65a:	f7fc fbb5 	bl	800bdc8 <__aeabi_dcmpeq>
 800f65e:	2800      	cmp	r0, #0
 800f660:	f000 8129 	beq.w	800f8b6 <_vfprintf_r+0xc26>
 800f664:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800f666:	9d12      	ldr	r5, [sp, #72]	; 0x48
 800f668:	3301      	adds	r3, #1
 800f66a:	3401      	adds	r4, #1
 800f66c:	2201      	movs	r2, #1
 800f66e:	2b07      	cmp	r3, #7
 800f670:	6035      	str	r5, [r6, #0]
 800f672:	6072      	str	r2, [r6, #4]
 800f674:	9427      	str	r4, [sp, #156]	; 0x9c
 800f676:	9326      	str	r3, [sp, #152]	; 0x98
 800f678:	bfd8      	it	le
 800f67a:	3608      	addle	r6, #8
 800f67c:	f300 8379 	bgt.w	800fd72 <_vfprintf_r+0x10e2>
 800f680:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800f682:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800f684:	42ab      	cmp	r3, r5
 800f686:	db03      	blt.n	800f690 <_vfprintf_r+0xa00>
 800f688:	9d05      	ldr	r5, [sp, #20]
 800f68a:	07eb      	lsls	r3, r5, #31
 800f68c:	f57f ad5f 	bpl.w	800f14e <_vfprintf_r+0x4be>
 800f690:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800f692:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800f694:	6035      	str	r5, [r6, #0]
 800f696:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 800f698:	3301      	adds	r3, #1
 800f69a:	442c      	add	r4, r5
 800f69c:	2b07      	cmp	r3, #7
 800f69e:	6075      	str	r5, [r6, #4]
 800f6a0:	9427      	str	r4, [sp, #156]	; 0x9c
 800f6a2:	9326      	str	r3, [sp, #152]	; 0x98
 800f6a4:	bfd8      	it	le
 800f6a6:	3608      	addle	r6, #8
 800f6a8:	f300 83fe 	bgt.w	800fea8 <_vfprintf_r+0x1218>
 800f6ac:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800f6ae:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 800f6b2:	f1b8 0f00 	cmp.w	r8, #0
 800f6b6:	f77f ad4a 	ble.w	800f14e <_vfprintf_r+0x4be>
 800f6ba:	f1b8 0f10 	cmp.w	r8, #16
 800f6be:	f243 4540 	movw	r5, #13376	; 0x3440
 800f6c2:	f340 853a 	ble.w	801013a <_vfprintf_r+0x14aa>
 800f6c6:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800f6c8:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800f6cc:	f8dd b01c 	ldr.w	fp, [sp, #28]
 800f6d0:	f6c0 0501 	movt	r5, #2049	; 0x801
 800f6d4:	f04f 0910 	mov.w	r9, #16
 800f6d8:	e005      	b.n	800f6e6 <_vfprintf_r+0xa56>
 800f6da:	f1a8 0810 	sub.w	r8, r8, #16
 800f6de:	f1b8 0f10 	cmp.w	r8, #16
 800f6e2:	f340 80c0 	ble.w	800f866 <_vfprintf_r+0xbd6>
 800f6e6:	3301      	adds	r3, #1
 800f6e8:	3410      	adds	r4, #16
 800f6ea:	2b07      	cmp	r3, #7
 800f6ec:	e886 0280 	stmia.w	r6, {r7, r9}
 800f6f0:	9427      	str	r4, [sp, #156]	; 0x9c
 800f6f2:	9326      	str	r3, [sp, #152]	; 0x98
 800f6f4:	bfd8      	it	le
 800f6f6:	3608      	addle	r6, #8
 800f6f8:	ddef      	ble.n	800f6da <_vfprintf_r+0xa4a>
 800f6fa:	4650      	mov	r0, sl
 800f6fc:	4659      	mov	r1, fp
 800f6fe:	aa25      	add	r2, sp, #148	; 0x94
 800f700:	f7fe fc72 	bl	800dfe8 <__sprint_r>
 800f704:	2800      	cmp	r0, #0
 800f706:	f040 8196 	bne.w	800fa36 <_vfprintf_r+0xda6>
 800f70a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800f70c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800f70e:	ae32      	add	r6, sp, #200	; 0xc8
 800f710:	e7e3      	b.n	800f6da <_vfprintf_r+0xa4a>
 800f712:	2b00      	cmp	r3, #0
 800f714:	f040 80bb 	bne.w	800f88e <_vfprintf_r+0xbfe>
 800f718:	9c05      	ldr	r4, [sp, #20]
 800f71a:	07e1      	lsls	r1, r4, #31
 800f71c:	bf5c      	itt	pl
 800f71e:	930b      	strpl	r3, [sp, #44]	; 0x2c
 800f720:	f10d 08c8 	addpl.w	r8, sp, #200	; 0xc8
 800f724:	f57f ac31 	bpl.w	800ef8a <_vfprintf_r+0x2fa>
 800f728:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800f72a:	2330      	movs	r3, #48	; 0x30
 800f72c:	f88d 30c7 	strb.w	r3, [sp, #199]	; 0xc7
 800f730:	950b      	str	r5, [sp, #44]	; 0x2c
 800f732:	f10d 08c7 	add.w	r8, sp, #199	; 0xc7
 800f736:	e428      	b.n	800ef8a <_vfprintf_r+0x2fa>
 800f738:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 800f73a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f73c:	ebc0 0a05 	rsb	sl, r0, r5
 800f740:	f1ba 0f00 	cmp.w	sl, #0
 800f744:	f77f aca6 	ble.w	800f094 <_vfprintf_r+0x404>
 800f748:	f1ba 0f10 	cmp.w	sl, #16
 800f74c:	f243 4540 	movw	r5, #13376	; 0x3440
 800f750:	bfdc      	itt	le
 800f752:	f6c0 0501 	movtle	r5, #2049	; 0x801
 800f756:	9b26      	ldrle	r3, [sp, #152]	; 0x98
 800f758:	dd27      	ble.n	800f7aa <_vfprintf_r+0xb1a>
 800f75a:	f6c0 0501 	movt	r5, #2049	; 0x801
 800f75e:	4622      	mov	r2, r4
 800f760:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800f762:	4654      	mov	r4, sl
 800f764:	f04f 0b10 	mov.w	fp, #16
 800f768:	46aa      	mov	sl, r5
 800f76a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800f76c:	e002      	b.n	800f774 <_vfprintf_r+0xae4>
 800f76e:	3c10      	subs	r4, #16
 800f770:	2c10      	cmp	r4, #16
 800f772:	dd17      	ble.n	800f7a4 <_vfprintf_r+0xb14>
 800f774:	3301      	adds	r3, #1
 800f776:	3210      	adds	r2, #16
 800f778:	2b07      	cmp	r3, #7
 800f77a:	e886 0880 	stmia.w	r6, {r7, fp}
 800f77e:	9227      	str	r2, [sp, #156]	; 0x9c
 800f780:	9326      	str	r3, [sp, #152]	; 0x98
 800f782:	bfd8      	it	le
 800f784:	3608      	addle	r6, #8
 800f786:	ddf2      	ble.n	800f76e <_vfprintf_r+0xade>
 800f788:	4628      	mov	r0, r5
 800f78a:	9907      	ldr	r1, [sp, #28]
 800f78c:	aa25      	add	r2, sp, #148	; 0x94
 800f78e:	f7fe fc2b 	bl	800dfe8 <__sprint_r>
 800f792:	2800      	cmp	r0, #0
 800f794:	f47f aba4 	bne.w	800eee0 <_vfprintf_r+0x250>
 800f798:	3c10      	subs	r4, #16
 800f79a:	2c10      	cmp	r4, #16
 800f79c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 800f79e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800f7a0:	ae32      	add	r6, sp, #200	; 0xc8
 800f7a2:	dce7      	bgt.n	800f774 <_vfprintf_r+0xae4>
 800f7a4:	4655      	mov	r5, sl
 800f7a6:	46a2      	mov	sl, r4
 800f7a8:	4614      	mov	r4, r2
 800f7aa:	3301      	adds	r3, #1
 800f7ac:	4454      	add	r4, sl
 800f7ae:	2b07      	cmp	r3, #7
 800f7b0:	e886 0420 	stmia.w	r6, {r5, sl}
 800f7b4:	9427      	str	r4, [sp, #156]	; 0x9c
 800f7b6:	9326      	str	r3, [sp, #152]	; 0x98
 800f7b8:	bfd8      	it	le
 800f7ba:	3608      	addle	r6, #8
 800f7bc:	f77f ac6a 	ble.w	800f094 <_vfprintf_r+0x404>
 800f7c0:	980a      	ldr	r0, [sp, #40]	; 0x28
 800f7c2:	9907      	ldr	r1, [sp, #28]
 800f7c4:	aa25      	add	r2, sp, #148	; 0x94
 800f7c6:	f7fe fc0f 	bl	800dfe8 <__sprint_r>
 800f7ca:	2800      	cmp	r0, #0
 800f7cc:	f47f ab88 	bne.w	800eee0 <_vfprintf_r+0x250>
 800f7d0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800f7d2:	ae32      	add	r6, sp, #200	; 0xc8
 800f7d4:	e45e      	b.n	800f094 <_vfprintf_r+0x404>
 800f7d6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800f7d8:	2d01      	cmp	r5, #1
 800f7da:	f340 81b1 	ble.w	800fb40 <_vfprintf_r+0xeb0>
 800f7de:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800f7e0:	f8c6 8000 	str.w	r8, [r6]
 800f7e4:	3301      	adds	r3, #1
 800f7e6:	1c62      	adds	r2, r4, #1
 800f7e8:	2101      	movs	r1, #1
 800f7ea:	2b07      	cmp	r3, #7
 800f7ec:	6071      	str	r1, [r6, #4]
 800f7ee:	9227      	str	r2, [sp, #156]	; 0x9c
 800f7f0:	9326      	str	r3, [sp, #152]	; 0x98
 800f7f2:	bfd8      	it	le
 800f7f4:	3608      	addle	r6, #8
 800f7f6:	f300 81ce 	bgt.w	800fb96 <_vfprintf_r+0xf06>
 800f7fa:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 800f7fc:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800f7fe:	4422      	add	r2, r4
 800f800:	6035      	str	r5, [r6, #0]
 800f802:	1c5c      	adds	r4, r3, #1
 800f804:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 800f806:	9227      	str	r2, [sp, #156]	; 0x9c
 800f808:	2c07      	cmp	r4, #7
 800f80a:	9426      	str	r4, [sp, #152]	; 0x98
 800f80c:	6075      	str	r5, [r6, #4]
 800f80e:	f300 81ce 	bgt.w	800fbae <_vfprintf_r+0xf1e>
 800f812:	3608      	adds	r6, #8
 800f814:	4691      	mov	r9, r2
 800f816:	9816      	ldr	r0, [sp, #88]	; 0x58
 800f818:	9918      	ldr	r1, [sp, #96]	; 0x60
 800f81a:	2200      	movs	r2, #0
 800f81c:	2300      	movs	r3, #0
 800f81e:	f7fc fad3 	bl	800bdc8 <__aeabi_dcmpeq>
 800f822:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800f824:	2800      	cmp	r0, #0
 800f826:	f040 80b6 	bne.w	800f996 <_vfprintf_r+0xd06>
 800f82a:	1e6b      	subs	r3, r5, #1
 800f82c:	3401      	adds	r4, #1
 800f82e:	f108 0101 	add.w	r1, r8, #1
 800f832:	eb03 0209 	add.w	r2, r3, r9
 800f836:	2c07      	cmp	r4, #7
 800f838:	6031      	str	r1, [r6, #0]
 800f83a:	9426      	str	r4, [sp, #152]	; 0x98
 800f83c:	9227      	str	r2, [sp, #156]	; 0x9c
 800f83e:	6073      	str	r3, [r6, #4]
 800f840:	f300 819c 	bgt.w	800fb7c <_vfprintf_r+0xeec>
 800f844:	3608      	adds	r6, #8
 800f846:	4691      	mov	r9, r2
 800f848:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800f84a:	1c63      	adds	r3, r4, #1
 800f84c:	9c19      	ldr	r4, [sp, #100]	; 0x64
 800f84e:	9326      	str	r3, [sp, #152]	; 0x98
 800f850:	444a      	add	r2, r9
 800f852:	a921      	add	r1, sp, #132	; 0x84
 800f854:	2b07      	cmp	r3, #7
 800f856:	9227      	str	r2, [sp, #156]	; 0x9c
 800f858:	e886 0012 	stmia.w	r6, {r1, r4}
 800f85c:	dc0c      	bgt.n	800f878 <_vfprintf_r+0xbe8>
 800f85e:	3608      	adds	r6, #8
 800f860:	4614      	mov	r4, r2
 800f862:	e474      	b.n	800f14e <_vfprintf_r+0x4be>
 800f864:	4614      	mov	r4, r2
 800f866:	3301      	adds	r3, #1
 800f868:	4444      	add	r4, r8
 800f86a:	2b07      	cmp	r3, #7
 800f86c:	9427      	str	r4, [sp, #156]	; 0x9c
 800f86e:	9326      	str	r3, [sp, #152]	; 0x98
 800f870:	e886 0120 	stmia.w	r6, {r5, r8}
 800f874:	f77f ac6a 	ble.w	800f14c <_vfprintf_r+0x4bc>
 800f878:	980a      	ldr	r0, [sp, #40]	; 0x28
 800f87a:	9907      	ldr	r1, [sp, #28]
 800f87c:	aa25      	add	r2, sp, #148	; 0x94
 800f87e:	f7fe fbb3 	bl	800dfe8 <__sprint_r>
 800f882:	2800      	cmp	r0, #0
 800f884:	f47f ab2c 	bne.w	800eee0 <_vfprintf_r+0x250>
 800f888:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800f88a:	ae32      	add	r6, sp, #200	; 0xc8
 800f88c:	e45f      	b.n	800f14e <_vfprintf_r+0x4be>
 800f88e:	920b      	str	r2, [sp, #44]	; 0x2c
 800f890:	f10d 08c8 	add.w	r8, sp, #200	; 0xc8
 800f894:	f7ff bb79 	b.w	800ef8a <_vfprintf_r+0x2fa>
 800f898:	980a      	ldr	r0, [sp, #40]	; 0x28
 800f89a:	9907      	ldr	r1, [sp, #28]
 800f89c:	aa25      	add	r2, sp, #148	; 0x94
 800f89e:	f7fe fba3 	bl	800dfe8 <__sprint_r>
 800f8a2:	2800      	cmp	r0, #0
 800f8a4:	f47f ab1c 	bne.w	800eee0 <_vfprintf_r+0x250>
 800f8a8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800f8aa:	ae32      	add	r6, sp, #200	; 0xc8
 800f8ac:	f7ff bbee 	b.w	800f08c <_vfprintf_r+0x3fc>
 800f8b0:	2302      	movs	r3, #2
 800f8b2:	f7ff bb34 	b.w	800ef1e <_vfprintf_r+0x28e>
 800f8b6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800f8b8:	2b00      	cmp	r3, #0
 800f8ba:	f340 8265 	ble.w	800fd88 <_vfprintf_r+0x10f8>
 800f8be:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800f8c0:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800f8c2:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 800f8c6:	4285      	cmp	r5, r0
 800f8c8:	bfa8      	it	ge
 800f8ca:	4605      	movge	r5, r0
 800f8cc:	2d00      	cmp	r5, #0
 800f8ce:	44c3      	add	fp, r8
 800f8d0:	dd0c      	ble.n	800f8ec <_vfprintf_r+0xc5c>
 800f8d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800f8d4:	f8c6 8000 	str.w	r8, [r6]
 800f8d8:	3301      	adds	r3, #1
 800f8da:	442c      	add	r4, r5
 800f8dc:	2b07      	cmp	r3, #7
 800f8de:	6075      	str	r5, [r6, #4]
 800f8e0:	9427      	str	r4, [sp, #156]	; 0x9c
 800f8e2:	9326      	str	r3, [sp, #152]	; 0x98
 800f8e4:	bfd8      	it	le
 800f8e6:	3608      	addle	r6, #8
 800f8e8:	f300 8323 	bgt.w	800ff32 <_vfprintf_r+0x12a2>
 800f8ec:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800f8ee:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 800f8f2:	ebc5 0901 	rsb	r9, r5, r1
 800f8f6:	f1b9 0f00 	cmp.w	r9, #0
 800f8fa:	f340 80b5 	ble.w	800fa68 <_vfprintf_r+0xdd8>
 800f8fe:	f1b9 0f10 	cmp.w	r9, #16
 800f902:	f243 4540 	movw	r5, #13376	; 0x3440
 800f906:	bfdc      	itt	le
 800f908:	f6c0 0501 	movtle	r5, #2049	; 0x801
 800f90c:	9b26      	ldrle	r3, [sp, #152]	; 0x98
 800f90e:	f340 8097 	ble.w	800fa40 <_vfprintf_r+0xdb0>
 800f912:	f6c0 0501 	movt	r5, #2049	; 0x801
 800f916:	4622      	mov	r2, r4
 800f918:	9508      	str	r5, [sp, #32]
 800f91a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800f91c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800f91e:	9d07      	ldr	r5, [sp, #28]
 800f920:	f04f 0a10 	mov.w	sl, #16
 800f924:	e005      	b.n	800f932 <_vfprintf_r+0xca2>
 800f926:	f1a9 0910 	sub.w	r9, r9, #16
 800f92a:	f1b9 0f10 	cmp.w	r9, #16
 800f92e:	f340 8085 	ble.w	800fa3c <_vfprintf_r+0xdac>
 800f932:	3301      	adds	r3, #1
 800f934:	3210      	adds	r2, #16
 800f936:	2b07      	cmp	r3, #7
 800f938:	e886 0480 	stmia.w	r6, {r7, sl}
 800f93c:	9227      	str	r2, [sp, #156]	; 0x9c
 800f93e:	9326      	str	r3, [sp, #152]	; 0x98
 800f940:	bfd8      	it	le
 800f942:	3608      	addle	r6, #8
 800f944:	ddef      	ble.n	800f926 <_vfprintf_r+0xc96>
 800f946:	4620      	mov	r0, r4
 800f948:	4629      	mov	r1, r5
 800f94a:	aa25      	add	r2, sp, #148	; 0x94
 800f94c:	f7fe fb4c 	bl	800dfe8 <__sprint_r>
 800f950:	2800      	cmp	r0, #0
 800f952:	f040 8273 	bne.w	800fe3c <_vfprintf_r+0x11ac>
 800f956:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 800f958:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800f95a:	ae32      	add	r6, sp, #200	; 0xc8
 800f95c:	e7e3      	b.n	800f926 <_vfprintf_r+0xc96>
 800f95e:	2d00      	cmp	r5, #0
 800f960:	bf08      	it	eq
 800f962:	2c0a      	cmpeq	r4, #10
 800f964:	f080 8130 	bcs.w	800fbc8 <_vfprintf_r+0xf38>
 800f968:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800f96a:	3430      	adds	r4, #48	; 0x30
 800f96c:	f88d 40c7 	strb.w	r4, [sp, #199]	; 0xc7
 800f970:	950b      	str	r5, [sp, #44]	; 0x2c
 800f972:	f10d 08c7 	add.w	r8, sp, #199	; 0xc7
 800f976:	f7ff bb08 	b.w	800ef8a <_vfprintf_r+0x2fa>
 800f97a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800f97c:	9907      	ldr	r1, [sp, #28]
 800f97e:	aa25      	add	r2, sp, #148	; 0x94
 800f980:	f7fe fb32 	bl	800dfe8 <__sprint_r>
 800f984:	2800      	cmp	r0, #0
 800f986:	f47f aaab 	bne.w	800eee0 <_vfprintf_r+0x250>
 800f98a:	f89d a077 	ldrb.w	sl, [sp, #119]	; 0x77
 800f98e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800f990:	ae32      	add	r6, sp, #200	; 0xc8
 800f992:	f7ff bb58 	b.w	800f046 <_vfprintf_r+0x3b6>
 800f996:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 800f99a:	f1b8 0f00 	cmp.w	r8, #0
 800f99e:	f77f af53 	ble.w	800f848 <_vfprintf_r+0xbb8>
 800f9a2:	f243 4540 	movw	r5, #13376	; 0x3440
 800f9a6:	f1b8 0f10 	cmp.w	r8, #16
 800f9aa:	f6c0 0501 	movt	r5, #2049	; 0x801
 800f9ae:	f340 80dc 	ble.w	800fb6a <_vfprintf_r+0xeda>
 800f9b2:	464b      	mov	r3, r9
 800f9b4:	f04f 0a10 	mov.w	sl, #16
 800f9b8:	46a9      	mov	r9, r5
 800f9ba:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 800f9be:	9d07      	ldr	r5, [sp, #28]
 800f9c0:	e005      	b.n	800f9ce <_vfprintf_r+0xd3e>
 800f9c2:	f1a8 0810 	sub.w	r8, r8, #16
 800f9c6:	f1b8 0f10 	cmp.w	r8, #16
 800f9ca:	f340 80cc 	ble.w	800fb66 <_vfprintf_r+0xed6>
 800f9ce:	3401      	adds	r4, #1
 800f9d0:	3310      	adds	r3, #16
 800f9d2:	2c07      	cmp	r4, #7
 800f9d4:	e886 0480 	stmia.w	r6, {r7, sl}
 800f9d8:	9327      	str	r3, [sp, #156]	; 0x9c
 800f9da:	9426      	str	r4, [sp, #152]	; 0x98
 800f9dc:	bfd8      	it	le
 800f9de:	3608      	addle	r6, #8
 800f9e0:	ddef      	ble.n	800f9c2 <_vfprintf_r+0xd32>
 800f9e2:	4658      	mov	r0, fp
 800f9e4:	4629      	mov	r1, r5
 800f9e6:	aa25      	add	r2, sp, #148	; 0x94
 800f9e8:	f7fe fafe 	bl	800dfe8 <__sprint_r>
 800f9ec:	2800      	cmp	r0, #0
 800f9ee:	f040 8225 	bne.w	800fe3c <_vfprintf_r+0x11ac>
 800f9f2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800f9f4:	9c26      	ldr	r4, [sp, #152]	; 0x98
 800f9f6:	ae32      	add	r6, sp, #200	; 0xc8
 800f9f8:	e7e3      	b.n	800f9c2 <_vfprintf_r+0xd32>
 800f9fa:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800f9fc:	682c      	ldr	r4, [r5, #0]
 800f9fe:	3504      	adds	r5, #4
 800fa00:	950e      	str	r5, [sp, #56]	; 0x38
 800fa02:	2500      	movs	r5, #0
 800fa04:	e50e      	b.n	800f424 <_vfprintf_r+0x794>
 800fa06:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800fa08:	682c      	ldr	r4, [r5, #0]
 800fa0a:	3504      	adds	r5, #4
 800fa0c:	950e      	str	r5, [sp, #56]	; 0x38
 800fa0e:	2500      	movs	r5, #0
 800fa10:	f7ff ba85 	b.w	800ef1e <_vfprintf_r+0x28e>
 800fa14:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800fa16:	682c      	ldr	r4, [r5, #0]
 800fa18:	3504      	adds	r5, #4
 800fa1a:	950e      	str	r5, [sp, #56]	; 0x38
 800fa1c:	2301      	movs	r3, #1
 800fa1e:	2500      	movs	r5, #0
 800fa20:	f7ff ba7d 	b.w	800ef1e <_vfprintf_r+0x28e>
 800fa24:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800fa26:	980e      	ldr	r0, [sp, #56]	; 0x38
 800fa28:	682c      	ldr	r4, [r5, #0]
 800fa2a:	3004      	adds	r0, #4
 800fa2c:	17e5      	asrs	r5, r4, #31
 800fa2e:	900e      	str	r0, [sp, #56]	; 0x38
 800fa30:	4622      	mov	r2, r4
 800fa32:	462b      	mov	r3, r5
 800fa34:	e447      	b.n	800f2c6 <_vfprintf_r+0x636>
 800fa36:	46d9      	mov	r9, fp
 800fa38:	f7ff ba54 	b.w	800eee4 <_vfprintf_r+0x254>
 800fa3c:	9d08      	ldr	r5, [sp, #32]
 800fa3e:	4614      	mov	r4, r2
 800fa40:	3301      	adds	r3, #1
 800fa42:	444c      	add	r4, r9
 800fa44:	2b07      	cmp	r3, #7
 800fa46:	e886 0220 	stmia.w	r6, {r5, r9}
 800fa4a:	9427      	str	r4, [sp, #156]	; 0x9c
 800fa4c:	9326      	str	r3, [sp, #152]	; 0x98
 800fa4e:	bfd8      	it	le
 800fa50:	3608      	addle	r6, #8
 800fa52:	dd09      	ble.n	800fa68 <_vfprintf_r+0xdd8>
 800fa54:	980a      	ldr	r0, [sp, #40]	; 0x28
 800fa56:	9907      	ldr	r1, [sp, #28]
 800fa58:	aa25      	add	r2, sp, #148	; 0x94
 800fa5a:	f7fe fac5 	bl	800dfe8 <__sprint_r>
 800fa5e:	2800      	cmp	r0, #0
 800fa60:	f47f aa3e 	bne.w	800eee0 <_vfprintf_r+0x250>
 800fa64:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800fa66:	ae32      	add	r6, sp, #200	; 0xc8
 800fa68:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 800fa6a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800fa6c:	44a8      	add	r8, r5
 800fa6e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800fa70:	42ab      	cmp	r3, r5
 800fa72:	db4c      	blt.n	800fb0e <_vfprintf_r+0xe7e>
 800fa74:	9d05      	ldr	r5, [sp, #20]
 800fa76:	07e8      	lsls	r0, r5, #31
 800fa78:	d449      	bmi.n	800fb0e <_vfprintf_r+0xe7e>
 800fa7a:	980c      	ldr	r0, [sp, #48]	; 0x30
 800fa7c:	ebc8 050b 	rsb	r5, r8, fp
 800fa80:	1ac3      	subs	r3, r0, r3
 800fa82:	42ab      	cmp	r3, r5
 800fa84:	bfb8      	it	lt
 800fa86:	461d      	movlt	r5, r3
 800fa88:	2d00      	cmp	r5, #0
 800fa8a:	dd0c      	ble.n	800faa6 <_vfprintf_r+0xe16>
 800fa8c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800fa8e:	f8c6 8000 	str.w	r8, [r6]
 800fa92:	3201      	adds	r2, #1
 800fa94:	442c      	add	r4, r5
 800fa96:	2a07      	cmp	r2, #7
 800fa98:	6075      	str	r5, [r6, #4]
 800fa9a:	9427      	str	r4, [sp, #156]	; 0x9c
 800fa9c:	9226      	str	r2, [sp, #152]	; 0x98
 800fa9e:	bfd8      	it	le
 800faa0:	3608      	addle	r6, #8
 800faa2:	f300 8251 	bgt.w	800ff48 <_vfprintf_r+0x12b8>
 800faa6:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 800faaa:	ebc5 0803 	rsb	r8, r5, r3
 800faae:	f1b8 0f00 	cmp.w	r8, #0
 800fab2:	f77f ab4c 	ble.w	800f14e <_vfprintf_r+0x4be>
 800fab6:	f1b8 0f10 	cmp.w	r8, #16
 800faba:	f243 4540 	movw	r5, #13376	; 0x3440
 800fabe:	f340 833c 	ble.w	801013a <_vfprintf_r+0x14aa>
 800fac2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800fac4:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800fac8:	f8dd b01c 	ldr.w	fp, [sp, #28]
 800facc:	f6c0 0501 	movt	r5, #2049	; 0x801
 800fad0:	f04f 0910 	mov.w	r9, #16
 800fad4:	4622      	mov	r2, r4
 800fad6:	e005      	b.n	800fae4 <_vfprintf_r+0xe54>
 800fad8:	f1a8 0810 	sub.w	r8, r8, #16
 800fadc:	f1b8 0f10 	cmp.w	r8, #16
 800fae0:	f77f aec0 	ble.w	800f864 <_vfprintf_r+0xbd4>
 800fae4:	3301      	adds	r3, #1
 800fae6:	3210      	adds	r2, #16
 800fae8:	2b07      	cmp	r3, #7
 800faea:	e886 0280 	stmia.w	r6, {r7, r9}
 800faee:	9227      	str	r2, [sp, #156]	; 0x9c
 800faf0:	9326      	str	r3, [sp, #152]	; 0x98
 800faf2:	bfd8      	it	le
 800faf4:	3608      	addle	r6, #8
 800faf6:	ddef      	ble.n	800fad8 <_vfprintf_r+0xe48>
 800faf8:	4650      	mov	r0, sl
 800fafa:	4659      	mov	r1, fp
 800fafc:	aa25      	add	r2, sp, #148	; 0x94
 800fafe:	f7fe fa73 	bl	800dfe8 <__sprint_r>
 800fb02:	2800      	cmp	r0, #0
 800fb04:	d197      	bne.n	800fa36 <_vfprintf_r+0xda6>
 800fb06:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 800fb08:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800fb0a:	ae32      	add	r6, sp, #200	; 0xc8
 800fb0c:	e7e4      	b.n	800fad8 <_vfprintf_r+0xe48>
 800fb0e:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800fb10:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800fb12:	6035      	str	r5, [r6, #0]
 800fb14:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 800fb16:	3201      	adds	r2, #1
 800fb18:	442c      	add	r4, r5
 800fb1a:	2a07      	cmp	r2, #7
 800fb1c:	6075      	str	r5, [r6, #4]
 800fb1e:	9427      	str	r4, [sp, #156]	; 0x9c
 800fb20:	9226      	str	r2, [sp, #152]	; 0x98
 800fb22:	bfd8      	it	le
 800fb24:	3608      	addle	r6, #8
 800fb26:	dda8      	ble.n	800fa7a <_vfprintf_r+0xdea>
 800fb28:	980a      	ldr	r0, [sp, #40]	; 0x28
 800fb2a:	9907      	ldr	r1, [sp, #28]
 800fb2c:	aa25      	add	r2, sp, #148	; 0x94
 800fb2e:	f7fe fa5b 	bl	800dfe8 <__sprint_r>
 800fb32:	2800      	cmp	r0, #0
 800fb34:	f47f a9d4 	bne.w	800eee0 <_vfprintf_r+0x250>
 800fb38:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800fb3a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800fb3c:	ae32      	add	r6, sp, #200	; 0xc8
 800fb3e:	e79c      	b.n	800fa7a <_vfprintf_r+0xdea>
 800fb40:	9d05      	ldr	r5, [sp, #20]
 800fb42:	07e9      	lsls	r1, r5, #31
 800fb44:	f53f ae4b 	bmi.w	800f7de <_vfprintf_r+0xb4e>
 800fb48:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800fb4a:	f8c6 8000 	str.w	r8, [r6]
 800fb4e:	1c63      	adds	r3, r4, #1
 800fb50:	1c54      	adds	r4, r2, #1
 800fb52:	2c07      	cmp	r4, #7
 800fb54:	f04f 0201 	mov.w	r2, #1
 800fb58:	9327      	str	r3, [sp, #156]	; 0x9c
 800fb5a:	9426      	str	r4, [sp, #152]	; 0x98
 800fb5c:	6072      	str	r2, [r6, #4]
 800fb5e:	dc0d      	bgt.n	800fb7c <_vfprintf_r+0xeec>
 800fb60:	3608      	adds	r6, #8
 800fb62:	4699      	mov	r9, r3
 800fb64:	e670      	b.n	800f848 <_vfprintf_r+0xbb8>
 800fb66:	464d      	mov	r5, r9
 800fb68:	4699      	mov	r9, r3
 800fb6a:	3401      	adds	r4, #1
 800fb6c:	eb08 0309 	add.w	r3, r8, r9
 800fb70:	2c07      	cmp	r4, #7
 800fb72:	9327      	str	r3, [sp, #156]	; 0x9c
 800fb74:	9426      	str	r4, [sp, #152]	; 0x98
 800fb76:	e886 0120 	stmia.w	r6, {r5, r8}
 800fb7a:	ddf1      	ble.n	800fb60 <_vfprintf_r+0xed0>
 800fb7c:	980a      	ldr	r0, [sp, #40]	; 0x28
 800fb7e:	9907      	ldr	r1, [sp, #28]
 800fb80:	aa25      	add	r2, sp, #148	; 0x94
 800fb82:	f7fe fa31 	bl	800dfe8 <__sprint_r>
 800fb86:	2800      	cmp	r0, #0
 800fb88:	f47f a9aa 	bne.w	800eee0 <_vfprintf_r+0x250>
 800fb8c:	f8dd 909c 	ldr.w	r9, [sp, #156]	; 0x9c
 800fb90:	9c26      	ldr	r4, [sp, #152]	; 0x98
 800fb92:	ae32      	add	r6, sp, #200	; 0xc8
 800fb94:	e658      	b.n	800f848 <_vfprintf_r+0xbb8>
 800fb96:	980a      	ldr	r0, [sp, #40]	; 0x28
 800fb98:	9907      	ldr	r1, [sp, #28]
 800fb9a:	aa25      	add	r2, sp, #148	; 0x94
 800fb9c:	f7fe fa24 	bl	800dfe8 <__sprint_r>
 800fba0:	2800      	cmp	r0, #0
 800fba2:	f47f a99d 	bne.w	800eee0 <_vfprintf_r+0x250>
 800fba6:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 800fba8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800fbaa:	ae32      	add	r6, sp, #200	; 0xc8
 800fbac:	e625      	b.n	800f7fa <_vfprintf_r+0xb6a>
 800fbae:	980a      	ldr	r0, [sp, #40]	; 0x28
 800fbb0:	9907      	ldr	r1, [sp, #28]
 800fbb2:	aa25      	add	r2, sp, #148	; 0x94
 800fbb4:	f7fe fa18 	bl	800dfe8 <__sprint_r>
 800fbb8:	2800      	cmp	r0, #0
 800fbba:	f47f a991 	bne.w	800eee0 <_vfprintf_r+0x250>
 800fbbe:	f8dd 909c 	ldr.w	r9, [sp, #156]	; 0x9c
 800fbc2:	9c26      	ldr	r4, [sp, #152]	; 0x98
 800fbc4:	ae32      	add	r6, sp, #200	; 0xc8
 800fbc6:	e626      	b.n	800f816 <_vfprintf_r+0xb86>
 800fbc8:	f10d 0bc7 	add.w	fp, sp, #199	; 0xc7
 800fbcc:	4620      	mov	r0, r4
 800fbce:	4629      	mov	r1, r5
 800fbd0:	220a      	movs	r2, #10
 800fbd2:	2300      	movs	r3, #0
 800fbd4:	f7fc fb1a 	bl	800c20c <__aeabi_uldivmod>
 800fbd8:	3230      	adds	r2, #48	; 0x30
 800fbda:	f88b 2000 	strb.w	r2, [fp]
 800fbde:	4620      	mov	r0, r4
 800fbe0:	4629      	mov	r1, r5
 800fbe2:	220a      	movs	r2, #10
 800fbe4:	2300      	movs	r3, #0
 800fbe6:	f7fc fb11 	bl	800c20c <__aeabi_uldivmod>
 800fbea:	4604      	mov	r4, r0
 800fbec:	460d      	mov	r5, r1
 800fbee:	ea54 0005 	orrs.w	r0, r4, r5
 800fbf2:	46d8      	mov	r8, fp
 800fbf4:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800fbf8:	d1e8      	bne.n	800fbcc <_vfprintf_r+0xf3c>
 800fbfa:	f7ff b9c2 	b.w	800ef82 <_vfprintf_r+0x2f2>
 800fbfe:	2b30      	cmp	r3, #48	; 0x30
 800fc00:	f43f a9bf 	beq.w	800ef82 <_vfprintf_r+0x2f2>
 800fc04:	9c04      	ldr	r4, [sp, #16]
 800fc06:	2330      	movs	r3, #48	; 0x30
 800fc08:	1aa4      	subs	r4, r4, r2
 800fc0a:	4690      	mov	r8, r2
 800fc0c:	940b      	str	r4, [sp, #44]	; 0x2c
 800fc0e:	f801 3c01 	strb.w	r3, [r1, #-1]
 800fc12:	f7ff b9ba 	b.w	800ef8a <_vfprintf_r+0x2fa>
 800fc16:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
 800fc1a:	4264      	negs	r4, r4
 800fc1c:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800fc20:	f88d a077 	strb.w	sl, [sp, #119]	; 0x77
 800fc24:	2301      	movs	r3, #1
 800fc26:	f7ff b97e 	b.w	800ef26 <_vfprintf_r+0x296>
 800fc2a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800fc2c:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800fc2e:	ec43 2b10 	vmov	d0, r2, r3
 800fc32:	f002 fc9f 	bl	8012574 <__fpclassifyd>
 800fc36:	2800      	cmp	r0, #0
 800fc38:	f000 8111 	beq.w	800fe5e <_vfprintf_r+0x11ce>
 800fc3c:	9c08      	ldr	r4, [sp, #32]
 800fc3e:	3401      	adds	r4, #1
 800fc40:	bf08      	it	eq
 800fc42:	2406      	moveq	r4, #6
 800fc44:	f029 0520 	bic.w	r5, r9, #32
 800fc48:	bf08      	it	eq
 800fc4a:	9408      	streq	r4, [sp, #32]
 800fc4c:	d006      	beq.n	800fc5c <_vfprintf_r+0xfcc>
 800fc4e:	2d47      	cmp	r5, #71	; 0x47
 800fc50:	d104      	bne.n	800fc5c <_vfprintf_r+0xfcc>
 800fc52:	9c08      	ldr	r4, [sp, #32]
 800fc54:	2c00      	cmp	r4, #0
 800fc56:	bf08      	it	eq
 800fc58:	2401      	moveq	r4, #1
 800fc5a:	9408      	str	r4, [sp, #32]
 800fc5c:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800fc5e:	9c05      	ldr	r4, [sp, #20]
 800fc60:	2b00      	cmp	r3, #0
 800fc62:	f444 7480 	orr.w	r4, r4, #256	; 0x100
 800fc66:	9410      	str	r4, [sp, #64]	; 0x40
 800fc68:	bfbd      	ittte	lt
 800fc6a:	461c      	movlt	r4, r3
 800fc6c:	f104 4a00 	addlt.w	sl, r4, #2147483648	; 0x80000000
 800fc70:	f04f 0b2d 	movlt.w	fp, #45	; 0x2d
 800fc74:	f8dd a060 	ldrge.w	sl, [sp, #96]	; 0x60
 800fc78:	bfa8      	it	ge
 800fc7a:	f04f 0b00 	movge.w	fp, #0
 800fc7e:	f1b5 0046 	subs.w	r0, r5, #70	; 0x46
 800fc82:	f1d0 0c00 	rsbs	ip, r0, #0
 800fc86:	eb5c 0c00 	adcs.w	ip, ip, r0
 800fc8a:	f1bc 0f00 	cmp.w	ip, #0
 800fc8e:	f040 818f 	bne.w	800ffb0 <_vfprintf_r+0x1320>
 800fc92:	2d45      	cmp	r5, #69	; 0x45
 800fc94:	f040 81ff 	bne.w	8010096 <_vfprintf_r+0x1406>
 800fc98:	9808      	ldr	r0, [sp, #32]
 800fc9a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800fc9c:	1c44      	adds	r4, r0, #1
 800fc9e:	4653      	mov	r3, sl
 800fca0:	a820      	add	r0, sp, #128	; 0x80
 800fca2:	a923      	add	r1, sp, #140	; 0x8c
 800fca4:	ec43 2b10 	vmov	d0, r2, r3
 800fca8:	e88d 0003 	stmia.w	sp, {r0, r1}
 800fcac:	4622      	mov	r2, r4
 800fcae:	980a      	ldr	r0, [sp, #40]	; 0x28
 800fcb0:	2102      	movs	r1, #2
 800fcb2:	ab1f      	add	r3, sp, #124	; 0x7c
 800fcb4:	f000 fbfc 	bl	80104b0 <_dtoa_r>
 800fcb8:	4680      	mov	r8, r0
 800fcba:	4404      	add	r4, r0
 800fcbc:	2300      	movs	r3, #0
 800fcbe:	9816      	ldr	r0, [sp, #88]	; 0x58
 800fcc0:	4651      	mov	r1, sl
 800fcc2:	2200      	movs	r2, #0
 800fcc4:	f7fc f880 	bl	800bdc8 <__aeabi_dcmpeq>
 800fcc8:	4623      	mov	r3, r4
 800fcca:	b948      	cbnz	r0, 800fce0 <_vfprintf_r+0x1050>
 800fccc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800fcce:	429c      	cmp	r4, r3
 800fcd0:	d906      	bls.n	800fce0 <_vfprintf_r+0x1050>
 800fcd2:	2130      	movs	r1, #48	; 0x30
 800fcd4:	1c5a      	adds	r2, r3, #1
 800fcd6:	9223      	str	r2, [sp, #140]	; 0x8c
 800fcd8:	7019      	strb	r1, [r3, #0]
 800fcda:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800fcdc:	429c      	cmp	r4, r3
 800fcde:	d8f9      	bhi.n	800fcd4 <_vfprintf_r+0x1044>
 800fce0:	ebc8 0303 	rsb	r3, r8, r3
 800fce4:	2d47      	cmp	r5, #71	; 0x47
 800fce6:	930c      	str	r3, [sp, #48]	; 0x30
 800fce8:	f000 818b 	beq.w	8010002 <_vfprintf_r+0x1372>
 800fcec:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800fcf0:	f340 826a 	ble.w	80101c8 <_vfprintf_r+0x1538>
 800fcf4:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800fcf8:	f000 81dd 	beq.w	80100b6 <_vfprintf_r+0x1426>
 800fcfc:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
 800fcfe:	9513      	str	r5, [sp, #76]	; 0x4c
 800fd00:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800fd02:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800fd04:	42ac      	cmp	r4, r5
 800fd06:	f2c0 81c8 	blt.w	801009a <_vfprintf_r+0x140a>
 800fd0a:	9c05      	ldr	r4, [sp, #20]
 800fd0c:	07e0      	lsls	r0, r4, #31
 800fd0e:	bf49      	itett	mi
 800fd10:	9b13      	ldrmi	r3, [sp, #76]	; 0x4c
 800fd12:	9d13      	ldrpl	r5, [sp, #76]	; 0x4c
 800fd14:	3301      	addmi	r3, #1
 800fd16:	930b      	strmi	r3, [sp, #44]	; 0x2c
 800fd18:	bf5a      	itte	pl
 800fd1a:	ea25 73e5 	bicpl.w	r3, r5, r5, asr #31
 800fd1e:	950b      	strpl	r5, [sp, #44]	; 0x2c
 800fd20:	ea23 73e3 	bicmi.w	r3, r3, r3, asr #31
 800fd24:	f04f 0967 	mov.w	r9, #103	; 0x67
 800fd28:	f1bb 0f00 	cmp.w	fp, #0
 800fd2c:	f040 8135 	bne.w	800ff9a <_vfprintf_r+0x130a>
 800fd30:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800fd32:	9309      	str	r3, [sp, #36]	; 0x24
 800fd34:	9405      	str	r4, [sp, #20]
 800fd36:	f8cd b020 	str.w	fp, [sp, #32]
 800fd3a:	f89d a077 	ldrb.w	sl, [sp, #119]	; 0x77
 800fd3e:	f7ff b92c 	b.w	800ef9a <_vfprintf_r+0x30a>
 800fd42:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800fd44:	1de3      	adds	r3, r4, #7
 800fd46:	f023 0307 	bic.w	r3, r3, #7
 800fd4a:	f103 0508 	add.w	r5, r3, #8
 800fd4e:	681c      	ldr	r4, [r3, #0]
 800fd50:	950e      	str	r5, [sp, #56]	; 0x38
 800fd52:	9416      	str	r4, [sp, #88]	; 0x58
 800fd54:	685b      	ldr	r3, [r3, #4]
 800fd56:	9318      	str	r3, [sp, #96]	; 0x60
 800fd58:	f7ff baef 	b.w	800f33a <_vfprintf_r+0x6aa>
 800fd5c:	9c05      	ldr	r4, [sp, #20]
 800fd5e:	06e2      	lsls	r2, r4, #27
 800fd60:	d56f      	bpl.n	800fe42 <_vfprintf_r+0x11b2>
 800fd62:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800fd64:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 800fd66:	682b      	ldr	r3, [r5, #0]
 800fd68:	3504      	adds	r5, #4
 800fd6a:	950e      	str	r5, [sp, #56]	; 0x38
 800fd6c:	601c      	str	r4, [r3, #0]
 800fd6e:	f7fe bfe8 	b.w	800ed42 <_vfprintf_r+0xb2>
 800fd72:	980a      	ldr	r0, [sp, #40]	; 0x28
 800fd74:	9907      	ldr	r1, [sp, #28]
 800fd76:	aa25      	add	r2, sp, #148	; 0x94
 800fd78:	f7fe f936 	bl	800dfe8 <__sprint_r>
 800fd7c:	2800      	cmp	r0, #0
 800fd7e:	f47f a8af 	bne.w	800eee0 <_vfprintf_r+0x250>
 800fd82:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800fd84:	ae32      	add	r6, sp, #200	; 0xc8
 800fd86:	e47b      	b.n	800f680 <_vfprintf_r+0x9f0>
 800fd88:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800fd8a:	9d12      	ldr	r5, [sp, #72]	; 0x48
 800fd8c:	3201      	adds	r2, #1
 800fd8e:	3401      	adds	r4, #1
 800fd90:	2101      	movs	r1, #1
 800fd92:	2a07      	cmp	r2, #7
 800fd94:	6035      	str	r5, [r6, #0]
 800fd96:	9427      	str	r4, [sp, #156]	; 0x9c
 800fd98:	9226      	str	r2, [sp, #152]	; 0x98
 800fd9a:	6071      	str	r1, [r6, #4]
 800fd9c:	dc78      	bgt.n	800fe90 <_vfprintf_r+0x1200>
 800fd9e:	3608      	adds	r6, #8
 800fda0:	4618      	mov	r0, r3
 800fda2:	b928      	cbnz	r0, 800fdb0 <_vfprintf_r+0x1120>
 800fda4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800fda6:	b91d      	cbnz	r5, 800fdb0 <_vfprintf_r+0x1120>
 800fda8:	9d05      	ldr	r5, [sp, #20]
 800fdaa:	07ed      	lsls	r5, r5, #31
 800fdac:	f57f a9cf 	bpl.w	800f14e <_vfprintf_r+0x4be>
 800fdb0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800fdb2:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800fdb4:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800fdb6:	4421      	add	r1, r4
 800fdb8:	3301      	adds	r3, #1
 800fdba:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 800fdbc:	6035      	str	r5, [r6, #0]
 800fdbe:	2b07      	cmp	r3, #7
 800fdc0:	9127      	str	r1, [sp, #156]	; 0x9c
 800fdc2:	6074      	str	r4, [r6, #4]
 800fdc4:	9326      	str	r3, [sp, #152]	; 0x98
 800fdc6:	bfd8      	it	le
 800fdc8:	f106 0208 	addle.w	r2, r6, #8
 800fdcc:	f300 8156 	bgt.w	801007c <_vfprintf_r+0x13ec>
 800fdd0:	4244      	negs	r4, r0
 800fdd2:	2c00      	cmp	r4, #0
 800fdd4:	f340 8089 	ble.w	800feea <_vfprintf_r+0x125a>
 800fdd8:	f243 4540 	movw	r5, #13376	; 0x3440
 800fddc:	2c10      	cmp	r4, #16
 800fdde:	f6c0 0501 	movt	r5, #2049	; 0x801
 800fde2:	dd6d      	ble.n	800fec0 <_vfprintf_r+0x1230>
 800fde4:	2610      	movs	r6, #16
 800fde6:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
 800fdea:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800fdee:	e002      	b.n	800fdf6 <_vfprintf_r+0x1166>
 800fdf0:	3c10      	subs	r4, #16
 800fdf2:	2c10      	cmp	r4, #16
 800fdf4:	dd64      	ble.n	800fec0 <_vfprintf_r+0x1230>
 800fdf6:	3301      	adds	r3, #1
 800fdf8:	3110      	adds	r1, #16
 800fdfa:	2b07      	cmp	r3, #7
 800fdfc:	6017      	str	r7, [r2, #0]
 800fdfe:	6056      	str	r6, [r2, #4]
 800fe00:	9127      	str	r1, [sp, #156]	; 0x9c
 800fe02:	9326      	str	r3, [sp, #152]	; 0x98
 800fe04:	bfd8      	it	le
 800fe06:	3208      	addle	r2, #8
 800fe08:	ddf2      	ble.n	800fdf0 <_vfprintf_r+0x1160>
 800fe0a:	4648      	mov	r0, r9
 800fe0c:	4651      	mov	r1, sl
 800fe0e:	aa25      	add	r2, sp, #148	; 0x94
 800fe10:	f7fe f8ea 	bl	800dfe8 <__sprint_r>
 800fe14:	2800      	cmp	r0, #0
 800fe16:	f040 815d 	bne.w	80100d4 <_vfprintf_r+0x1444>
 800fe1a:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800fe1c:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800fe1e:	aa32      	add	r2, sp, #200	; 0xc8
 800fe20:	e7e6      	b.n	800fdf0 <_vfprintf_r+0x1160>
 800fe22:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800fe24:	f8dd 901c 	ldr.w	r9, [sp, #28]
 800fe28:	2b00      	cmp	r3, #0
 800fe2a:	f43f a85b 	beq.w	800eee4 <_vfprintf_r+0x254>
 800fe2e:	980a      	ldr	r0, [sp, #40]	; 0x28
 800fe30:	4649      	mov	r1, r9
 800fe32:	aa25      	add	r2, sp, #148	; 0x94
 800fe34:	f7fe f8d8 	bl	800dfe8 <__sprint_r>
 800fe38:	f7ff b854 	b.w	800eee4 <_vfprintf_r+0x254>
 800fe3c:	46a9      	mov	r9, r5
 800fe3e:	f7ff b851 	b.w	800eee4 <_vfprintf_r+0x254>
 800fe42:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800fe44:	9d05      	ldr	r5, [sp, #20]
 800fe46:	6823      	ldr	r3, [r4, #0]
 800fe48:	f015 0f40 	tst.w	r5, #64	; 0x40
 800fe4c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800fe4e:	f104 0404 	add.w	r4, r4, #4
 800fe52:	940e      	str	r4, [sp, #56]	; 0x38
 800fe54:	bf14      	ite	ne
 800fe56:	801d      	strhne	r5, [r3, #0]
 800fe58:	601d      	streq	r5, [r3, #0]
 800fe5a:	f7fe bf72 	b.w	800ed42 <_vfprintf_r+0xb2>
 800fe5e:	9d05      	ldr	r5, [sp, #20]
 800fe60:	9008      	str	r0, [sp, #32]
 800fe62:	f243 485c 	movw	r8, #13404	; 0x345c
 800fe66:	f243 4358 	movw	r3, #13400	; 0x3458
 800fe6a:	2403      	movs	r4, #3
 800fe6c:	f6c0 0801 	movt	r8, #2049	; 0x801
 800fe70:	f6c0 0301 	movt	r3, #2049	; 0x801
 800fe74:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 800fe78:	9409      	str	r4, [sp, #36]	; 0x24
 800fe7a:	9505      	str	r5, [sp, #20]
 800fe7c:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800fe80:	bfd8      	it	le
 800fe82:	4698      	movle	r8, r3
 800fe84:	9013      	str	r0, [sp, #76]	; 0x4c
 800fe86:	940b      	str	r4, [sp, #44]	; 0x2c
 800fe88:	f89d a077 	ldrb.w	sl, [sp, #119]	; 0x77
 800fe8c:	f7ff b885 	b.w	800ef9a <_vfprintf_r+0x30a>
 800fe90:	980a      	ldr	r0, [sp, #40]	; 0x28
 800fe92:	9907      	ldr	r1, [sp, #28]
 800fe94:	aa25      	add	r2, sp, #148	; 0x94
 800fe96:	f7fe f8a7 	bl	800dfe8 <__sprint_r>
 800fe9a:	2800      	cmp	r0, #0
 800fe9c:	f47f a820 	bne.w	800eee0 <_vfprintf_r+0x250>
 800fea0:	981f      	ldr	r0, [sp, #124]	; 0x7c
 800fea2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800fea4:	ae32      	add	r6, sp, #200	; 0xc8
 800fea6:	e77c      	b.n	800fda2 <_vfprintf_r+0x1112>
 800fea8:	980a      	ldr	r0, [sp, #40]	; 0x28
 800feaa:	9907      	ldr	r1, [sp, #28]
 800feac:	aa25      	add	r2, sp, #148	; 0x94
 800feae:	f7fe f89b 	bl	800dfe8 <__sprint_r>
 800feb2:	2800      	cmp	r0, #0
 800feb4:	f47f a814 	bne.w	800eee0 <_vfprintf_r+0x250>
 800feb8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800feba:	ae32      	add	r6, sp, #200	; 0xc8
 800febc:	f7ff bbf6 	b.w	800f6ac <_vfprintf_r+0xa1c>
 800fec0:	3301      	adds	r3, #1
 800fec2:	4421      	add	r1, r4
 800fec4:	2b07      	cmp	r3, #7
 800fec6:	6015      	str	r5, [r2, #0]
 800fec8:	6054      	str	r4, [r2, #4]
 800feca:	9127      	str	r1, [sp, #156]	; 0x9c
 800fecc:	9326      	str	r3, [sp, #152]	; 0x98
 800fece:	bfd8      	it	le
 800fed0:	3208      	addle	r2, #8
 800fed2:	dd0a      	ble.n	800feea <_vfprintf_r+0x125a>
 800fed4:	980a      	ldr	r0, [sp, #40]	; 0x28
 800fed6:	9907      	ldr	r1, [sp, #28]
 800fed8:	aa25      	add	r2, sp, #148	; 0x94
 800feda:	f7fe f885 	bl	800dfe8 <__sprint_r>
 800fede:	2800      	cmp	r0, #0
 800fee0:	f47e affe 	bne.w	800eee0 <_vfprintf_r+0x250>
 800fee4:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800fee6:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800fee8:	aa32      	add	r2, sp, #200	; 0xc8
 800feea:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800feec:	f8c2 8000 	str.w	r8, [r2]
 800fef0:	3301      	adds	r3, #1
 800fef2:	4429      	add	r1, r5
 800fef4:	2b07      	cmp	r3, #7
 800fef6:	9127      	str	r1, [sp, #156]	; 0x9c
 800fef8:	9326      	str	r3, [sp, #152]	; 0x98
 800fefa:	6055      	str	r5, [r2, #4]
 800fefc:	f73f acbc 	bgt.w	800f878 <_vfprintf_r+0xbe8>
 800ff00:	f102 0608 	add.w	r6, r2, #8
 800ff04:	460c      	mov	r4, r1
 800ff06:	f7ff b922 	b.w	800f14e <_vfprintf_r+0x4be>
 800ff0a:	9508      	str	r5, [sp, #32]
 800ff0c:	f7fd fffe 	bl	800df0c <strlen>
 800ff10:	940e      	str	r4, [sp, #56]	; 0x38
 800ff12:	9c08      	ldr	r4, [sp, #32]
 800ff14:	900b      	str	r0, [sp, #44]	; 0x2c
 800ff16:	ea20 75e0 	bic.w	r5, r0, r0, asr #31
 800ff1a:	9509      	str	r5, [sp, #36]	; 0x24
 800ff1c:	9413      	str	r4, [sp, #76]	; 0x4c
 800ff1e:	f89d a077 	ldrb.w	sl, [sp, #119]	; 0x77
 800ff22:	f7ff b83a 	b.w	800ef9a <_vfprintf_r+0x30a>
 800ff26:	f6c0 0a01 	movt	sl, #2049	; 0x801
 800ff2a:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800ff2c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800ff2e:	f7ff b87c 	b.w	800f02a <_vfprintf_r+0x39a>
 800ff32:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ff34:	9907      	ldr	r1, [sp, #28]
 800ff36:	aa25      	add	r2, sp, #148	; 0x94
 800ff38:	f7fe f856 	bl	800dfe8 <__sprint_r>
 800ff3c:	2800      	cmp	r0, #0
 800ff3e:	f47e afcf 	bne.w	800eee0 <_vfprintf_r+0x250>
 800ff42:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800ff44:	ae32      	add	r6, sp, #200	; 0xc8
 800ff46:	e4d1      	b.n	800f8ec <_vfprintf_r+0xc5c>
 800ff48:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ff4a:	9907      	ldr	r1, [sp, #28]
 800ff4c:	aa25      	add	r2, sp, #148	; 0x94
 800ff4e:	f7fe f84b 	bl	800dfe8 <__sprint_r>
 800ff52:	2800      	cmp	r0, #0
 800ff54:	f47e afc4 	bne.w	800eee0 <_vfprintf_r+0x250>
 800ff58:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800ff5a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ff5c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 800ff5e:	1acb      	subs	r3, r1, r3
 800ff60:	ae32      	add	r6, sp, #200	; 0xc8
 800ff62:	e5a0      	b.n	800faa6 <_vfprintf_r+0xe16>
 800ff64:	9d08      	ldr	r5, [sp, #32]
 800ff66:	940e      	str	r4, [sp, #56]	; 0x38
 800ff68:	2d06      	cmp	r5, #6
 800ff6a:	bf28      	it	cs
 800ff6c:	2506      	movcs	r5, #6
 800ff6e:	46c2      	mov	sl, r8
 800ff70:	950b      	str	r5, [sp, #44]	; 0x2c
 800ff72:	f243 4828 	movw	r8, #13352	; 0x3428
 800ff76:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 800ff7a:	f8cd a020 	str.w	sl, [sp, #32]
 800ff7e:	4654      	mov	r4, sl
 800ff80:	f8cd a04c 	str.w	sl, [sp, #76]	; 0x4c
 800ff84:	9509      	str	r5, [sp, #36]	; 0x24
 800ff86:	f6c0 0801 	movt	r8, #2049	; 0x801
 800ff8a:	f7ff b806 	b.w	800ef9a <_vfprintf_r+0x30a>
 800ff8e:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
 800ff92:	f88d a077 	strb.w	sl, [sp, #119]	; 0x77
 800ff96:	f7ff b9e4 	b.w	800f362 <_vfprintf_r+0x6d2>
 800ff9a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800ff9c:	9309      	str	r3, [sp, #36]	; 0x24
 800ff9e:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
 800ffa2:	2400      	movs	r4, #0
 800ffa4:	9505      	str	r5, [sp, #20]
 800ffa6:	f88d a077 	strb.w	sl, [sp, #119]	; 0x77
 800ffaa:	9408      	str	r4, [sp, #32]
 800ffac:	f7fe bff8 	b.w	800efa0 <_vfprintf_r+0x310>
 800ffb0:	2103      	movs	r1, #3
 800ffb2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800ffb4:	f8cd c008 	str.w	ip, [sp, #8]
 800ffb8:	4653      	mov	r3, sl
 800ffba:	a823      	add	r0, sp, #140	; 0x8c
 800ffbc:	ac20      	add	r4, sp, #128	; 0x80
 800ffbe:	ec43 2b10 	vmov	d0, r2, r3
 800ffc2:	9001      	str	r0, [sp, #4]
 800ffc4:	9400      	str	r4, [sp, #0]
 800ffc6:	980a      	ldr	r0, [sp, #40]	; 0x28
 800ffc8:	9a08      	ldr	r2, [sp, #32]
 800ffca:	ab1f      	add	r3, sp, #124	; 0x7c
 800ffcc:	f000 fa70 	bl	80104b0 <_dtoa_r>
 800ffd0:	2d47      	cmp	r5, #71	; 0x47
 800ffd2:	4680      	mov	r8, r0
 800ffd4:	f8dd c008 	ldr.w	ip, [sp, #8]
 800ffd8:	d102      	bne.n	800ffe0 <_vfprintf_r+0x1350>
 800ffda:	9c05      	ldr	r4, [sp, #20]
 800ffdc:	07e1      	lsls	r1, r4, #31
 800ffde:	d50d      	bpl.n	800fffc <_vfprintf_r+0x136c>
 800ffe0:	9c08      	ldr	r4, [sp, #32]
 800ffe2:	4444      	add	r4, r8
 800ffe4:	f1bc 0f00 	cmp.w	ip, #0
 800ffe8:	f43f ae68 	beq.w	800fcbc <_vfprintf_r+0x102c>
 800ffec:	f898 3000 	ldrb.w	r3, [r8]
 800fff0:	2b30      	cmp	r3, #48	; 0x30
 800fff2:	f000 80af 	beq.w	8010154 <_vfprintf_r+0x14c4>
 800fff6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800fff8:	441c      	add	r4, r3
 800fffa:	e65f      	b.n	800fcbc <_vfprintf_r+0x102c>
 800fffc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800fffe:	1a1b      	subs	r3, r3, r0
 8010000:	930c      	str	r3, [sp, #48]	; 0x30
 8010002:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8010004:	1cda      	adds	r2, r3, #3
 8010006:	db11      	blt.n	801002c <_vfprintf_r+0x139c>
 8010008:	9c08      	ldr	r4, [sp, #32]
 801000a:	429c      	cmp	r4, r3
 801000c:	db0e      	blt.n	801002c <_vfprintf_r+0x139c>
 801000e:	9313      	str	r3, [sp, #76]	; 0x4c
 8010010:	e676      	b.n	800fd00 <_vfprintf_r+0x1070>
 8010012:	9d08      	ldr	r5, [sp, #32]
 8010014:	940e      	str	r4, [sp, #56]	; 0x38
 8010016:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 801001a:	9509      	str	r5, [sp, #36]	; 0x24
 801001c:	9d08      	ldr	r5, [sp, #32]
 801001e:	9013      	str	r0, [sp, #76]	; 0x4c
 8010020:	950b      	str	r5, [sp, #44]	; 0x2c
 8010022:	9008      	str	r0, [sp, #32]
 8010024:	f89d a077 	ldrb.w	sl, [sp, #119]	; 0x77
 8010028:	f7fe bfb7 	b.w	800ef9a <_vfprintf_r+0x30a>
 801002c:	f1a9 0902 	sub.w	r9, r9, #2
 8010030:	3b01      	subs	r3, #1
 8010032:	2b00      	cmp	r3, #0
 8010034:	931f      	str	r3, [sp, #124]	; 0x7c
 8010036:	bfba      	itte	lt
 8010038:	425b      	neglt	r3, r3
 801003a:	222d      	movlt	r2, #45	; 0x2d
 801003c:	222b      	movge	r2, #43	; 0x2b
 801003e:	2b09      	cmp	r3, #9
 8010040:	f88d 9084 	strb.w	r9, [sp, #132]	; 0x84
 8010044:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
 8010048:	dc47      	bgt.n	80100da <_vfprintf_r+0x144a>
 801004a:	3330      	adds	r3, #48	; 0x30
 801004c:	2230      	movs	r2, #48	; 0x30
 801004e:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
 8010052:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
 8010056:	ab22      	add	r3, sp, #136	; 0x88
 8010058:	aa21      	add	r2, sp, #132	; 0x84
 801005a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 801005c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801005e:	1a9a      	subs	r2, r3, r2
 8010060:	4414      	add	r4, r2
 8010062:	2d01      	cmp	r5, #1
 8010064:	9219      	str	r2, [sp, #100]	; 0x64
 8010066:	940b      	str	r4, [sp, #44]	; 0x2c
 8010068:	f340 80a4 	ble.w	80101b4 <_vfprintf_r+0x1524>
 801006c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801006e:	2400      	movs	r4, #0
 8010070:	3301      	adds	r3, #1
 8010072:	930b      	str	r3, [sp, #44]	; 0x2c
 8010074:	9413      	str	r4, [sp, #76]	; 0x4c
 8010076:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 801007a:	e655      	b.n	800fd28 <_vfprintf_r+0x1098>
 801007c:	980a      	ldr	r0, [sp, #40]	; 0x28
 801007e:	9907      	ldr	r1, [sp, #28]
 8010080:	aa25      	add	r2, sp, #148	; 0x94
 8010082:	f7fd ffb1 	bl	800dfe8 <__sprint_r>
 8010086:	2800      	cmp	r0, #0
 8010088:	f47e af2a 	bne.w	800eee0 <_vfprintf_r+0x250>
 801008c:	981f      	ldr	r0, [sp, #124]	; 0x7c
 801008e:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8010090:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8010092:	aa32      	add	r2, sp, #200	; 0xc8
 8010094:	e69c      	b.n	800fdd0 <_vfprintf_r+0x1140>
 8010096:	2102      	movs	r1, #2
 8010098:	e78b      	b.n	800ffb2 <_vfprintf_r+0x1322>
 801009a:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 801009c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801009e:	2c00      	cmp	r4, #0
 80100a0:	bfd4      	ite	le
 80100a2:	f1c4 0302 	rsble	r3, r4, #2
 80100a6:	2301      	movgt	r3, #1
 80100a8:	441d      	add	r5, r3
 80100aa:	950b      	str	r5, [sp, #44]	; 0x2c
 80100ac:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
 80100b0:	f04f 0967 	mov.w	r9, #103	; 0x67
 80100b4:	e638      	b.n	800fd28 <_vfprintf_r+0x1098>
 80100b6:	9c1f      	ldr	r4, [sp, #124]	; 0x7c
 80100b8:	2c00      	cmp	r4, #0
 80100ba:	9413      	str	r4, [sp, #76]	; 0x4c
 80100bc:	dd6b      	ble.n	8010196 <_vfprintf_r+0x1506>
 80100be:	9d08      	ldr	r5, [sp, #32]
 80100c0:	2d00      	cmp	r5, #0
 80100c2:	d13f      	bne.n	8010144 <_vfprintf_r+0x14b4>
 80100c4:	9c05      	ldr	r4, [sp, #20]
 80100c6:	07e5      	lsls	r5, r4, #31
 80100c8:	d43c      	bmi.n	8010144 <_vfprintf_r+0x14b4>
 80100ca:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 80100cc:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
 80100d0:	950b      	str	r5, [sp, #44]	; 0x2c
 80100d2:	e629      	b.n	800fd28 <_vfprintf_r+0x1098>
 80100d4:	46d1      	mov	r9, sl
 80100d6:	f7fe bf05 	b.w	800eee4 <_vfprintf_r+0x254>
 80100da:	f246 6067 	movw	r0, #26215	; 0x6667
 80100de:	f2c6 6066 	movt	r0, #26214	; 0x6666
 80100e2:	f10d 0192 	add.w	r1, sp, #146	; 0x92
 80100e6:	fb80 5403 	smull	r5, r4, r0, r3
 80100ea:	17da      	asrs	r2, r3, #31
 80100ec:	ebc2 02a4 	rsb	r2, r2, r4, asr #2
 80100f0:	eb02 0482 	add.w	r4, r2, r2, lsl #2
 80100f4:	460d      	mov	r5, r1
 80100f6:	eba3 0344 	sub.w	r3, r3, r4, lsl #1
 80100fa:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80100fe:	2a09      	cmp	r2, #9
 8010100:	7029      	strb	r1, [r5, #0]
 8010102:	4613      	mov	r3, r2
 8010104:	f105 31ff 	add.w	r1, r5, #4294967295	; 0xffffffff
 8010108:	dced      	bgt.n	80100e6 <_vfprintf_r+0x1456>
 801010a:	f102 0330 	add.w	r3, r2, #48	; 0x30
 801010e:	f10d 0093 	add.w	r0, sp, #147	; 0x93
 8010112:	b2da      	uxtb	r2, r3
 8010114:	4288      	cmp	r0, r1
 8010116:	f805 2c01 	strb.w	r2, [r5, #-1]
 801011a:	d957      	bls.n	80101cc <_vfprintf_r+0x153c>
 801011c:	f10d 0185 	add.w	r1, sp, #133	; 0x85
 8010120:	462b      	mov	r3, r5
 8010122:	e001      	b.n	8010128 <_vfprintf_r+0x1498>
 8010124:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010128:	4283      	cmp	r3, r0
 801012a:	f801 2f01 	strb.w	r2, [r1, #1]!
 801012e:	d1f9      	bne.n	8010124 <_vfprintf_r+0x1494>
 8010130:	a842      	add	r0, sp, #264	; 0x108
 8010132:	ebc5 0340 	rsb	r3, r5, r0, lsl #1
 8010136:	3bf6      	subs	r3, #246	; 0xf6
 8010138:	e78e      	b.n	8010058 <_vfprintf_r+0x13c8>
 801013a:	f6c0 0501 	movt	r5, #2049	; 0x801
 801013e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8010140:	f7ff bb91 	b.w	800f866 <_vfprintf_r+0xbd6>
 8010144:	9c08      	ldr	r4, [sp, #32]
 8010146:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 8010148:	1c63      	adds	r3, r4, #1
 801014a:	441d      	add	r5, r3
 801014c:	950b      	str	r5, [sp, #44]	; 0x2c
 801014e:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
 8010152:	e5e9      	b.n	800fd28 <_vfprintf_r+0x1098>
 8010154:	9816      	ldr	r0, [sp, #88]	; 0x58
 8010156:	4651      	mov	r1, sl
 8010158:	2200      	movs	r2, #0
 801015a:	2300      	movs	r3, #0
 801015c:	f7fb fe34 	bl	800bdc8 <__aeabi_dcmpeq>
 8010160:	2800      	cmp	r0, #0
 8010162:	f47f af48 	bne.w	800fff6 <_vfprintf_r+0x1366>
 8010166:	9808      	ldr	r0, [sp, #32]
 8010168:	f1c0 0301 	rsb	r3, r0, #1
 801016c:	931f      	str	r3, [sp, #124]	; 0x7c
 801016e:	441c      	add	r4, r3
 8010170:	e5a4      	b.n	800fcbc <_vfprintf_r+0x102c>
 8010172:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8010174:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 8010176:	682d      	ldr	r5, [r5, #0]
 8010178:	f893 9001 	ldrb.w	r9, [r3, #1]
 801017c:	9508      	str	r5, [sp, #32]
 801017e:	2d00      	cmp	r5, #0
 8010180:	f104 0104 	add.w	r1, r4, #4
 8010184:	bfb8      	it	lt
 8010186:	f04f 35ff 	movlt.w	r5, #4294967295	; 0xffffffff
 801018a:	910e      	str	r1, [sp, #56]	; 0x38
 801018c:	4603      	mov	r3, r0
 801018e:	bfb8      	it	lt
 8010190:	9508      	strlt	r5, [sp, #32]
 8010192:	f7fe be0a 	b.w	800edaa <_vfprintf_r+0x11a>
 8010196:	9c08      	ldr	r4, [sp, #32]
 8010198:	b934      	cbnz	r4, 80101a8 <_vfprintf_r+0x1518>
 801019a:	9d05      	ldr	r5, [sp, #20]
 801019c:	07ec      	lsls	r4, r5, #31
 801019e:	bf5c      	itt	pl
 80101a0:	2301      	movpl	r3, #1
 80101a2:	930b      	strpl	r3, [sp, #44]	; 0x2c
 80101a4:	f57f adc0 	bpl.w	800fd28 <_vfprintf_r+0x1098>
 80101a8:	9b08      	ldr	r3, [sp, #32]
 80101aa:	3302      	adds	r3, #2
 80101ac:	930b      	str	r3, [sp, #44]	; 0x2c
 80101ae:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80101b2:	e5b9      	b.n	800fd28 <_vfprintf_r+0x1098>
 80101b4:	9c05      	ldr	r4, [sp, #20]
 80101b6:	f014 0301 	ands.w	r3, r4, #1
 80101ba:	f47f af57 	bne.w	801006c <_vfprintf_r+0x13dc>
 80101be:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80101c0:	9313      	str	r3, [sp, #76]	; 0x4c
 80101c2:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
 80101c6:	e5af      	b.n	800fd28 <_vfprintf_r+0x1098>
 80101c8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80101ca:	e731      	b.n	8010030 <_vfprintf_r+0x13a0>
 80101cc:	f10d 0386 	add.w	r3, sp, #134	; 0x86
 80101d0:	e742      	b.n	8010058 <_vfprintf_r+0x13c8>
 80101d2:	bf00      	nop

080101d4 <vfprintf>:
 80101d4:	b430      	push	{r4, r5}
 80101d6:	f240 5478 	movw	r4, #1400	; 0x578
 80101da:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80101de:	460d      	mov	r5, r1
 80101e0:	4613      	mov	r3, r2
 80101e2:	4601      	mov	r1, r0
 80101e4:	462a      	mov	r2, r5
 80101e6:	6820      	ldr	r0, [r4, #0]
 80101e8:	bc30      	pop	{r4, r5}
 80101ea:	f7fe bd51 	b.w	800ec90 <_vfprintf_r>
 80101ee:	bf00      	nop

080101f0 <__sbprintf>:
 80101f0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80101f4:	460c      	mov	r4, r1
 80101f6:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 80101fa:	69e7      	ldr	r7, [r4, #28]
 80101fc:	f8b1 900c 	ldrh.w	r9, [r1, #12]
 8010200:	6e49      	ldr	r1, [r1, #100]	; 0x64
 8010202:	f8b4 800e 	ldrh.w	r8, [r4, #14]
 8010206:	9707      	str	r7, [sp, #28]
 8010208:	6a67      	ldr	r7, [r4, #36]	; 0x24
 801020a:	9119      	str	r1, [sp, #100]	; 0x64
 801020c:	ad1a      	add	r5, sp, #104	; 0x68
 801020e:	f44f 6680 	mov.w	r6, #1024	; 0x400
 8010212:	f04f 0e00 	mov.w	lr, #0
 8010216:	f029 0902 	bic.w	r9, r9, #2
 801021a:	4669      	mov	r1, sp
 801021c:	9500      	str	r5, [sp, #0]
 801021e:	9504      	str	r5, [sp, #16]
 8010220:	9602      	str	r6, [sp, #8]
 8010222:	9605      	str	r6, [sp, #20]
 8010224:	f8ad 900c 	strh.w	r9, [sp, #12]
 8010228:	f8ad 800e 	strh.w	r8, [sp, #14]
 801022c:	9709      	str	r7, [sp, #36]	; 0x24
 801022e:	f8cd e018 	str.w	lr, [sp, #24]
 8010232:	4606      	mov	r6, r0
 8010234:	f7fe fd2c 	bl	800ec90 <_vfprintf_r>
 8010238:	1e05      	subs	r5, r0, #0
 801023a:	db07      	blt.n	801024c <__sbprintf+0x5c>
 801023c:	4630      	mov	r0, r6
 801023e:	4669      	mov	r1, sp
 8010240:	f7fc fbc4 	bl	800c9cc <_fflush_r>
 8010244:	2800      	cmp	r0, #0
 8010246:	bf18      	it	ne
 8010248:	f04f 35ff 	movne.w	r5, #4294967295	; 0xffffffff
 801024c:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8010250:	065e      	lsls	r6, r3, #25
 8010252:	bf48      	it	mi
 8010254:	89a3      	ldrhmi	r3, [r4, #12]
 8010256:	4628      	mov	r0, r5
 8010258:	bf44      	itt	mi
 801025a:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 801025e:	81a3      	strhmi	r3, [r4, #12]
 8010260:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 8010264:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08010268 <_write_r>:
 8010268:	b570      	push	{r4, r5, r6, lr}
 801026a:	f641 14d0 	movw	r4, #6608	; 0x19d0
 801026e:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8010272:	4606      	mov	r6, r0
 8010274:	2500      	movs	r5, #0
 8010276:	4608      	mov	r0, r1
 8010278:	4611      	mov	r1, r2
 801027a:	461a      	mov	r2, r3
 801027c:	6025      	str	r5, [r4, #0]
 801027e:	f7f8 fa13 	bl	80086a8 <_write>
 8010282:	1c43      	adds	r3, r0, #1
 8010284:	d000      	beq.n	8010288 <_write_r+0x20>
 8010286:	bd70      	pop	{r4, r5, r6, pc}
 8010288:	6823      	ldr	r3, [r4, #0]
 801028a:	2b00      	cmp	r3, #0
 801028c:	d0fb      	beq.n	8010286 <_write_r+0x1e>
 801028e:	6033      	str	r3, [r6, #0]
 8010290:	bd70      	pop	{r4, r5, r6, pc}
 8010292:	bf00      	nop

08010294 <__swsetup_r>:
 8010294:	b538      	push	{r3, r4, r5, lr}
 8010296:	f240 5378 	movw	r3, #1400	; 0x578
 801029a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801029e:	4605      	mov	r5, r0
 80102a0:	6818      	ldr	r0, [r3, #0]
 80102a2:	460c      	mov	r4, r1
 80102a4:	b110      	cbz	r0, 80102ac <__swsetup_r+0x18>
 80102a6:	6b82      	ldr	r2, [r0, #56]	; 0x38
 80102a8:	2a00      	cmp	r2, #0
 80102aa:	d036      	beq.n	801031a <__swsetup_r+0x86>
 80102ac:	89a2      	ldrh	r2, [r4, #12]
 80102ae:	b293      	uxth	r3, r2
 80102b0:	0718      	lsls	r0, r3, #28
 80102b2:	d50c      	bpl.n	80102ce <__swsetup_r+0x3a>
 80102b4:	6921      	ldr	r1, [r4, #16]
 80102b6:	b1a9      	cbz	r1, 80102e4 <__swsetup_r+0x50>
 80102b8:	f013 0201 	ands.w	r2, r3, #1
 80102bc:	d01e      	beq.n	80102fc <__swsetup_r+0x68>
 80102be:	6963      	ldr	r3, [r4, #20]
 80102c0:	2200      	movs	r2, #0
 80102c2:	425b      	negs	r3, r3
 80102c4:	61a3      	str	r3, [r4, #24]
 80102c6:	60a2      	str	r2, [r4, #8]
 80102c8:	b1f1      	cbz	r1, 8010308 <__swsetup_r+0x74>
 80102ca:	2000      	movs	r0, #0
 80102cc:	bd38      	pop	{r3, r4, r5, pc}
 80102ce:	06d9      	lsls	r1, r3, #27
 80102d0:	d53b      	bpl.n	801034a <__swsetup_r+0xb6>
 80102d2:	075b      	lsls	r3, r3, #29
 80102d4:	d424      	bmi.n	8010320 <__swsetup_r+0x8c>
 80102d6:	6921      	ldr	r1, [r4, #16]
 80102d8:	f042 0308 	orr.w	r3, r2, #8
 80102dc:	81a3      	strh	r3, [r4, #12]
 80102de:	b29b      	uxth	r3, r3
 80102e0:	2900      	cmp	r1, #0
 80102e2:	d1e9      	bne.n	80102b8 <__swsetup_r+0x24>
 80102e4:	f403 7220 	and.w	r2, r3, #640	; 0x280
 80102e8:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 80102ec:	d0e4      	beq.n	80102b8 <__swsetup_r+0x24>
 80102ee:	4621      	mov	r1, r4
 80102f0:	4628      	mov	r0, r5
 80102f2:	f001 fb39 	bl	8011968 <__smakebuf_r>
 80102f6:	89a3      	ldrh	r3, [r4, #12]
 80102f8:	6921      	ldr	r1, [r4, #16]
 80102fa:	e7dd      	b.n	80102b8 <__swsetup_r+0x24>
 80102fc:	0798      	lsls	r0, r3, #30
 80102fe:	bf58      	it	pl
 8010300:	6962      	ldrpl	r2, [r4, #20]
 8010302:	60a2      	str	r2, [r4, #8]
 8010304:	2900      	cmp	r1, #0
 8010306:	d1e0      	bne.n	80102ca <__swsetup_r+0x36>
 8010308:	89a3      	ldrh	r3, [r4, #12]
 801030a:	061a      	lsls	r2, r3, #24
 801030c:	d5dd      	bpl.n	80102ca <__swsetup_r+0x36>
 801030e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010312:	81a3      	strh	r3, [r4, #12]
 8010314:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010318:	bd38      	pop	{r3, r4, r5, pc}
 801031a:	f7fc fbaf 	bl	800ca7c <__sinit>
 801031e:	e7c5      	b.n	80102ac <__swsetup_r+0x18>
 8010320:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8010322:	b149      	cbz	r1, 8010338 <__swsetup_r+0xa4>
 8010324:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8010328:	4299      	cmp	r1, r3
 801032a:	d003      	beq.n	8010334 <__swsetup_r+0xa0>
 801032c:	4628      	mov	r0, r5
 801032e:	f7fc fd25 	bl	800cd7c <_free_r>
 8010332:	89a2      	ldrh	r2, [r4, #12]
 8010334:	2300      	movs	r3, #0
 8010336:	6323      	str	r3, [r4, #48]	; 0x30
 8010338:	f022 0224 	bic.w	r2, r2, #36	; 0x24
 801033c:	6921      	ldr	r1, [r4, #16]
 801033e:	0412      	lsls	r2, r2, #16
 8010340:	2300      	movs	r3, #0
 8010342:	0c12      	lsrs	r2, r2, #16
 8010344:	e884 000a 	stmia.w	r4, {r1, r3}
 8010348:	e7c6      	b.n	80102d8 <__swsetup_r+0x44>
 801034a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 801034e:	2309      	movs	r3, #9
 8010350:	602b      	str	r3, [r5, #0]
 8010352:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010356:	81a2      	strh	r2, [r4, #12]
 8010358:	bd38      	pop	{r3, r4, r5, pc}
 801035a:	bf00      	nop

0801035c <_close_r>:
 801035c:	b538      	push	{r3, r4, r5, lr}
 801035e:	f641 14d0 	movw	r4, #6608	; 0x19d0
 8010362:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8010366:	2300      	movs	r3, #0
 8010368:	4605      	mov	r5, r0
 801036a:	4608      	mov	r0, r1
 801036c:	6023      	str	r3, [r4, #0]
 801036e:	f7f8 f905 	bl	800857c <_close>
 8010372:	1c43      	adds	r3, r0, #1
 8010374:	d000      	beq.n	8010378 <_close_r+0x1c>
 8010376:	bd38      	pop	{r3, r4, r5, pc}
 8010378:	6823      	ldr	r3, [r4, #0]
 801037a:	2b00      	cmp	r3, #0
 801037c:	d0fb      	beq.n	8010376 <_close_r+0x1a>
 801037e:	602b      	str	r3, [r5, #0]
 8010380:	bd38      	pop	{r3, r4, r5, pc}
 8010382:	bf00      	nop

08010384 <quorem>:
 8010384:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010388:	6903      	ldr	r3, [r0, #16]
 801038a:	690d      	ldr	r5, [r1, #16]
 801038c:	429d      	cmp	r5, r3
 801038e:	4683      	mov	fp, r0
 8010390:	b083      	sub	sp, #12
 8010392:	bfc8      	it	gt
 8010394:	2000      	movgt	r0, #0
 8010396:	f300 8088 	bgt.w	80104aa <quorem+0x126>
 801039a:	3d01      	subs	r5, #1
 801039c:	f101 0414 	add.w	r4, r1, #20
 80103a0:	f10b 0a14 	add.w	sl, fp, #20
 80103a4:	f854 2025 	ldr.w	r2, [r4, r5, lsl #2]
 80103a8:	f85a 3025 	ldr.w	r3, [sl, r5, lsl #2]
 80103ac:	3201      	adds	r2, #1
 80103ae:	fbb3 f8f2 	udiv	r8, r3, r2
 80103b2:	00aa      	lsls	r2, r5, #2
 80103b4:	4691      	mov	r9, r2
 80103b6:	9200      	str	r2, [sp, #0]
 80103b8:	4452      	add	r2, sl
 80103ba:	44a1      	add	r9, r4
 80103bc:	9201      	str	r2, [sp, #4]
 80103be:	f1b8 0f00 	cmp.w	r8, #0
 80103c2:	d03d      	beq.n	8010440 <quorem+0xbc>
 80103c4:	f04f 0e00 	mov.w	lr, #0
 80103c8:	4670      	mov	r0, lr
 80103ca:	4622      	mov	r2, r4
 80103cc:	4653      	mov	r3, sl
 80103ce:	468c      	mov	ip, r1
 80103d0:	f852 6b04 	ldr.w	r6, [r2], #4
 80103d4:	6819      	ldr	r1, [r3, #0]
 80103d6:	b2b7      	uxth	r7, r6
 80103d8:	0c36      	lsrs	r6, r6, #16
 80103da:	fb07 ee08 	mla	lr, r7, r8, lr
 80103de:	fb06 f608 	mul.w	r6, r6, r8
 80103e2:	eb06 461e 	add.w	r6, r6, lr, lsr #16
 80103e6:	fa1f f78e 	uxth.w	r7, lr
 80103ea:	1bc7      	subs	r7, r0, r7
 80103ec:	b2b0      	uxth	r0, r6
 80103ee:	fa17 f781 	uxtah	r7, r7, r1
 80103f2:	ebc0 4011 	rsb	r0, r0, r1, lsr #16
 80103f6:	eb00 4027 	add.w	r0, r0, r7, asr #16
 80103fa:	b2bf      	uxth	r7, r7
 80103fc:	ea47 4700 	orr.w	r7, r7, r0, lsl #16
 8010400:	4591      	cmp	r9, r2
 8010402:	f843 7b04 	str.w	r7, [r3], #4
 8010406:	ea4f 4020 	mov.w	r0, r0, asr #16
 801040a:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 801040e:	d2df      	bcs.n	80103d0 <quorem+0x4c>
 8010410:	9a00      	ldr	r2, [sp, #0]
 8010412:	f85a 3002 	ldr.w	r3, [sl, r2]
 8010416:	4661      	mov	r1, ip
 8010418:	b993      	cbnz	r3, 8010440 <quorem+0xbc>
 801041a:	9a01      	ldr	r2, [sp, #4]
 801041c:	1f13      	subs	r3, r2, #4
 801041e:	459a      	cmp	sl, r3
 8010420:	d20c      	bcs.n	801043c <quorem+0xb8>
 8010422:	f852 3c04 	ldr.w	r3, [r2, #-4]
 8010426:	b94b      	cbnz	r3, 801043c <quorem+0xb8>
 8010428:	f1a2 0308 	sub.w	r3, r2, #8
 801042c:	e002      	b.n	8010434 <quorem+0xb0>
 801042e:	681a      	ldr	r2, [r3, #0]
 8010430:	3b04      	subs	r3, #4
 8010432:	b91a      	cbnz	r2, 801043c <quorem+0xb8>
 8010434:	459a      	cmp	sl, r3
 8010436:	f105 35ff 	add.w	r5, r5, #4294967295	; 0xffffffff
 801043a:	d3f8      	bcc.n	801042e <quorem+0xaa>
 801043c:	f8cb 5010 	str.w	r5, [fp, #16]
 8010440:	4658      	mov	r0, fp
 8010442:	f001 fe25 	bl	8012090 <__mcmp>
 8010446:	2800      	cmp	r0, #0
 8010448:	db2e      	blt.n	80104a8 <quorem+0x124>
 801044a:	f108 0801 	add.w	r8, r8, #1
 801044e:	4653      	mov	r3, sl
 8010450:	2200      	movs	r2, #0
 8010452:	f854 6b04 	ldr.w	r6, [r4], #4
 8010456:	6818      	ldr	r0, [r3, #0]
 8010458:	b2b1      	uxth	r1, r6
 801045a:	1a52      	subs	r2, r2, r1
 801045c:	0c36      	lsrs	r6, r6, #16
 801045e:	fa12 f180 	uxtah	r1, r2, r0
 8010462:	ebc6 4210 	rsb	r2, r6, r0, lsr #16
 8010466:	eb02 4221 	add.w	r2, r2, r1, asr #16
 801046a:	b289      	uxth	r1, r1
 801046c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8010470:	45a1      	cmp	r9, r4
 8010472:	f843 1b04 	str.w	r1, [r3], #4
 8010476:	ea4f 4222 	mov.w	r2, r2, asr #16
 801047a:	d2ea      	bcs.n	8010452 <quorem+0xce>
 801047c:	f85a 2025 	ldr.w	r2, [sl, r5, lsl #2]
 8010480:	eb0a 0385 	add.w	r3, sl, r5, lsl #2
 8010484:	b982      	cbnz	r2, 80104a8 <quorem+0x124>
 8010486:	1f1a      	subs	r2, r3, #4
 8010488:	4592      	cmp	sl, r2
 801048a:	d20b      	bcs.n	80104a4 <quorem+0x120>
 801048c:	f853 2c04 	ldr.w	r2, [r3, #-4]
 8010490:	b942      	cbnz	r2, 80104a4 <quorem+0x120>
 8010492:	3b08      	subs	r3, #8
 8010494:	e002      	b.n	801049c <quorem+0x118>
 8010496:	681a      	ldr	r2, [r3, #0]
 8010498:	3b04      	subs	r3, #4
 801049a:	b91a      	cbnz	r2, 80104a4 <quorem+0x120>
 801049c:	459a      	cmp	sl, r3
 801049e:	f105 35ff 	add.w	r5, r5, #4294967295	; 0xffffffff
 80104a2:	d3f8      	bcc.n	8010496 <quorem+0x112>
 80104a4:	f8cb 5010 	str.w	r5, [fp, #16]
 80104a8:	4640      	mov	r0, r8
 80104aa:	b003      	add	sp, #12
 80104ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080104b0 <_dtoa_r>:
 80104b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80104b4:	b09b      	sub	sp, #108	; 0x6c
 80104b6:	4604      	mov	r4, r0
 80104b8:	9102      	str	r1, [sp, #8]
 80104ba:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80104bc:	9d24      	ldr	r5, [sp, #144]	; 0x90
 80104be:	9205      	str	r2, [sp, #20]
 80104c0:	9306      	str	r3, [sp, #24]
 80104c2:	ec5b ab10 	vmov	sl, fp, d0
 80104c6:	b141      	cbz	r1, 80104da <_dtoa_r+0x2a>
 80104c8:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80104ca:	2201      	movs	r2, #1
 80104cc:	409a      	lsls	r2, r3
 80104ce:	604b      	str	r3, [r1, #4]
 80104d0:	608a      	str	r2, [r1, #8]
 80104d2:	f001 fb8b 	bl	8011bec <_Bfree>
 80104d6:	2300      	movs	r3, #0
 80104d8:	6423      	str	r3, [r4, #64]	; 0x40
 80104da:	f1bb 0f00 	cmp.w	fp, #0
 80104de:	bfb5      	itete	lt
 80104e0:	2301      	movlt	r3, #1
 80104e2:	2300      	movge	r3, #0
 80104e4:	602b      	strlt	r3, [r5, #0]
 80104e6:	602b      	strge	r3, [r5, #0]
 80104e8:	f04f 0300 	mov.w	r3, #0
 80104ec:	bfb4      	ite	lt
 80104ee:	f02b 4900 	biclt.w	r9, fp, #2147483648	; 0x80000000
 80104f2:	46d9      	movge	r9, fp
 80104f4:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 80104f8:	f04f 0200 	mov.w	r2, #0
 80104fc:	ea09 0303 	and.w	r3, r9, r3
 8010500:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
 8010504:	bfb8      	it	lt
 8010506:	46cb      	movlt	fp, r9
 8010508:	4293      	cmp	r3, r2
 801050a:	d016      	beq.n	801053a <_dtoa_r+0x8a>
 801050c:	2200      	movs	r2, #0
 801050e:	2300      	movs	r3, #0
 8010510:	4650      	mov	r0, sl
 8010512:	4659      	mov	r1, fp
 8010514:	f7fb fc58 	bl	800bdc8 <__aeabi_dcmpeq>
 8010518:	4656      	mov	r6, sl
 801051a:	465f      	mov	r7, fp
 801051c:	4680      	mov	r8, r0
 801051e:	b328      	cbz	r0, 801056c <_dtoa_r+0xbc>
 8010520:	9e06      	ldr	r6, [sp, #24]
 8010522:	9d25      	ldr	r5, [sp, #148]	; 0x94
 8010524:	2301      	movs	r3, #1
 8010526:	6033      	str	r3, [r6, #0]
 8010528:	2d00      	cmp	r5, #0
 801052a:	f000 80db 	beq.w	80106e4 <_dtoa_r+0x234>
 801052e:	48a8      	ldr	r0, [pc, #672]	; (80107d0 <_dtoa_r+0x320>)
 8010530:	6028      	str	r0, [r5, #0]
 8010532:	3801      	subs	r0, #1
 8010534:	b01b      	add	sp, #108	; 0x6c
 8010536:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801053a:	9d06      	ldr	r5, [sp, #24]
 801053c:	f242 730f 	movw	r3, #9999	; 0x270f
 8010540:	f243 4080 	movw	r0, #13440	; 0x3480
 8010544:	602b      	str	r3, [r5, #0]
 8010546:	f6c0 0001 	movt	r0, #2049	; 0x801
 801054a:	f1ba 0f00 	cmp.w	sl, #0
 801054e:	f000 80a9 	beq.w	80106a4 <_dtoa_r+0x1f4>
 8010552:	9e25      	ldr	r6, [sp, #148]	; 0x94
 8010554:	2e00      	cmp	r6, #0
 8010556:	d0ed      	beq.n	8010534 <_dtoa_r+0x84>
 8010558:	78c3      	ldrb	r3, [r0, #3]
 801055a:	2b00      	cmp	r3, #0
 801055c:	f040 80b1 	bne.w	80106c2 <_dtoa_r+0x212>
 8010560:	1cc3      	adds	r3, r0, #3
 8010562:	9d25      	ldr	r5, [sp, #148]	; 0x94
 8010564:	602b      	str	r3, [r5, #0]
 8010566:	b01b      	add	sp, #108	; 0x6c
 8010568:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801056c:	4620      	mov	r0, r4
 801056e:	ec47 6b10 	vmov	d0, r6, r7
 8010572:	a919      	add	r1, sp, #100	; 0x64
 8010574:	aa18      	add	r2, sp, #96	; 0x60
 8010576:	f001 fe97 	bl	80122a8 <__d2b>
 801057a:	ea5f 5519 	movs.w	r5, r9, lsr #20
 801057e:	900b      	str	r0, [sp, #44]	; 0x2c
 8010580:	f040 80a2 	bne.w	80106c8 <_dtoa_r+0x218>
 8010584:	9f18      	ldr	r7, [sp, #96]	; 0x60
 8010586:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8010588:	f46f 6382 	mvn.w	r3, #1040	; 0x410
 801058c:	443d      	add	r5, r7
 801058e:	429d      	cmp	r5, r3
 8010590:	f2c0 825c 	blt.w	8010a4c <_dtoa_r+0x59c>
 8010594:	f64f 430e 	movw	r3, #64526	; 0xfc0e
 8010598:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 801059c:	1b5b      	subs	r3, r3, r5
 801059e:	f205 4212 	addw	r2, r5, #1042	; 0x412
 80105a2:	fa09 f303 	lsl.w	r3, r9, r3
 80105a6:	fa2a f202 	lsr.w	r2, sl, r2
 80105aa:	ea43 0002 	orr.w	r0, r3, r2
 80105ae:	f7fb f92d 	bl	800b80c <__aeabi_ui2d>
 80105b2:	2601      	movs	r6, #1
 80105b4:	3d01      	subs	r5, #1
 80105b6:	46b8      	mov	r8, r7
 80105b8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80105bc:	9615      	str	r6, [sp, #84]	; 0x54
 80105be:	2300      	movs	r3, #0
 80105c0:	2200      	movs	r2, #0
 80105c2:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
 80105c6:	f7fa ffe3 	bl	800b590 <__aeabi_dsub>
 80105ca:	a37b      	add	r3, pc, #492	; (adr r3, 80107b8 <_dtoa_r+0x308>)
 80105cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105d0:	f7fb f992 	bl	800b8f8 <__aeabi_dmul>
 80105d4:	a37a      	add	r3, pc, #488	; (adr r3, 80107c0 <_dtoa_r+0x310>)
 80105d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105da:	f7fa ffdb 	bl	800b594 <__adddf3>
 80105de:	4606      	mov	r6, r0
 80105e0:	4628      	mov	r0, r5
 80105e2:	460f      	mov	r7, r1
 80105e4:	f7fb f922 	bl	800b82c <__aeabi_i2d>
 80105e8:	a377      	add	r3, pc, #476	; (adr r3, 80107c8 <_dtoa_r+0x318>)
 80105ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80105ee:	f7fb f983 	bl	800b8f8 <__aeabi_dmul>
 80105f2:	4602      	mov	r2, r0
 80105f4:	460b      	mov	r3, r1
 80105f6:	4630      	mov	r0, r6
 80105f8:	4639      	mov	r1, r7
 80105fa:	f7fa ffcb 	bl	800b594 <__adddf3>
 80105fe:	4606      	mov	r6, r0
 8010600:	460f      	mov	r7, r1
 8010602:	f7fb fddb 	bl	800c1bc <__aeabi_d2iz>
 8010606:	4639      	mov	r1, r7
 8010608:	9004      	str	r0, [sp, #16]
 801060a:	2200      	movs	r2, #0
 801060c:	4630      	mov	r0, r6
 801060e:	2300      	movs	r3, #0
 8010610:	f7fb fbe4 	bl	800bddc <__aeabi_dcmplt>
 8010614:	2800      	cmp	r0, #0
 8010616:	f040 8202 	bne.w	8010a1e <_dtoa_r+0x56e>
 801061a:	9e04      	ldr	r6, [sp, #16]
 801061c:	2e16      	cmp	r6, #22
 801061e:	bf84      	itt	hi
 8010620:	2601      	movhi	r6, #1
 8010622:	9614      	strhi	r6, [sp, #80]	; 0x50
 8010624:	d812      	bhi.n	801064c <_dtoa_r+0x19c>
 8010626:	f243 4390 	movw	r3, #13456	; 0x3490
 801062a:	f6c0 0301 	movt	r3, #2049	; 0x801
 801062e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8010632:	e9d3 0100 	ldrd	r0, r1, [r3]
 8010636:	4652      	mov	r2, sl
 8010638:	465b      	mov	r3, fp
 801063a:	f7fb fbed 	bl	800be18 <__aeabi_dcmpgt>
 801063e:	2800      	cmp	r0, #0
 8010640:	f000 820c 	beq.w	8010a5c <_dtoa_r+0x5ac>
 8010644:	3e01      	subs	r6, #1
 8010646:	9604      	str	r6, [sp, #16]
 8010648:	2600      	movs	r6, #0
 801064a:	9614      	str	r6, [sp, #80]	; 0x50
 801064c:	ebc5 0508 	rsb	r5, r5, r8
 8010650:	3d01      	subs	r5, #1
 8010652:	bf48      	it	mi
 8010654:	2600      	movmi	r6, #0
 8010656:	9508      	str	r5, [sp, #32]
 8010658:	bf48      	it	mi
 801065a:	9608      	strmi	r6, [sp, #32]
 801065c:	9e04      	ldr	r6, [sp, #16]
 801065e:	bf4b      	itete	mi
 8010660:	426d      	negmi	r5, r5
 8010662:	2500      	movpl	r5, #0
 8010664:	950a      	strmi	r5, [sp, #40]	; 0x28
 8010666:	950a      	strpl	r5, [sp, #40]	; 0x28
 8010668:	2e00      	cmp	r6, #0
 801066a:	f2c0 81e6 	blt.w	8010a3a <_dtoa_r+0x58a>
 801066e:	9d08      	ldr	r5, [sp, #32]
 8010670:	960f      	str	r6, [sp, #60]	; 0x3c
 8010672:	4435      	add	r5, r6
 8010674:	2600      	movs	r6, #0
 8010676:	9508      	str	r5, [sp, #32]
 8010678:	960c      	str	r6, [sp, #48]	; 0x30
 801067a:	9d02      	ldr	r5, [sp, #8]
 801067c:	2d09      	cmp	r5, #9
 801067e:	d836      	bhi.n	80106ee <_dtoa_r+0x23e>
 8010680:	2d05      	cmp	r5, #5
 8010682:	bfc4      	itt	gt
 8010684:	3d04      	subgt	r5, #4
 8010686:	9502      	strgt	r5, [sp, #8]
 8010688:	9e02      	ldr	r6, [sp, #8]
 801068a:	f1a6 0302 	sub.w	r3, r6, #2
 801068e:	bfcc      	ite	gt
 8010690:	2500      	movgt	r5, #0
 8010692:	2501      	movle	r5, #1
 8010694:	2b03      	cmp	r3, #3
 8010696:	d82c      	bhi.n	80106f2 <_dtoa_r+0x242>
 8010698:	e8df f013 	tbh	[pc, r3, lsl #1]
 801069c:	02100342 	.word	0x02100342
 80106a0:	056c0350 	.word	0x056c0350
 80106a4:	f243 4274 	movw	r2, #13428	; 0x3474
 80106a8:	f243 4380 	movw	r3, #13440	; 0x3480
 80106ac:	f3c9 0013 	ubfx	r0, r9, #0, #20
 80106b0:	f6c0 0201 	movt	r2, #2049	; 0x801
 80106b4:	f6c0 0301 	movt	r3, #2049	; 0x801
 80106b8:	2800      	cmp	r0, #0
 80106ba:	bf0c      	ite	eq
 80106bc:	4610      	moveq	r0, r2
 80106be:	4618      	movne	r0, r3
 80106c0:	e747      	b.n	8010552 <_dtoa_r+0xa2>
 80106c2:	f100 0308 	add.w	r3, r0, #8
 80106c6:	e74c      	b.n	8010562 <_dtoa_r+0xb2>
 80106c8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80106cc:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80106d0:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
 80106d4:	4650      	mov	r0, sl
 80106d6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80106da:	f443 1140 	orr.w	r1, r3, #3145728	; 0x300000
 80106de:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80106e2:	e76c      	b.n	80105be <_dtoa_r+0x10e>
 80106e4:	f243 4060 	movw	r0, #13408	; 0x3460
 80106e8:	f6c0 0001 	movt	r0, #2049	; 0x801
 80106ec:	e722      	b.n	8010534 <_dtoa_r+0x84>
 80106ee:	2600      	movs	r6, #0
 80106f0:	9602      	str	r6, [sp, #8]
 80106f2:	2500      	movs	r5, #0
 80106f4:	6465      	str	r5, [r4, #68]	; 0x44
 80106f6:	4629      	mov	r1, r5
 80106f8:	4620      	mov	r0, r4
 80106fa:	f001 fa51 	bl	8011ba0 <_Balloc>
 80106fe:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 8010702:	9505      	str	r5, [sp, #20]
 8010704:	2501      	movs	r5, #1
 8010706:	9007      	str	r0, [sp, #28]
 8010708:	960e      	str	r6, [sp, #56]	; 0x38
 801070a:	6420      	str	r0, [r4, #64]	; 0x40
 801070c:	9609      	str	r6, [sp, #36]	; 0x24
 801070e:	950d      	str	r5, [sp, #52]	; 0x34
 8010710:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8010712:	2b00      	cmp	r3, #0
 8010714:	f2c0 80bb 	blt.w	801088e <_dtoa_r+0x3de>
 8010718:	9e04      	ldr	r6, [sp, #16]
 801071a:	2e0e      	cmp	r6, #14
 801071c:	f300 80b7 	bgt.w	801088e <_dtoa_r+0x3de>
 8010720:	f243 4390 	movw	r3, #13456	; 0x3490
 8010724:	f6c0 0301 	movt	r3, #2049	; 0x801
 8010728:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 801072c:	9d05      	ldr	r5, [sp, #20]
 801072e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8010730:	ed93 7b00 	vldr	d7, [r3]
 8010734:	0fea      	lsrs	r2, r5, #31
 8010736:	2e00      	cmp	r6, #0
 8010738:	bfcc      	ite	gt
 801073a:	2200      	movgt	r2, #0
 801073c:	f002 0201 	andle.w	r2, r2, #1
 8010740:	ed8d 7b02 	vstr	d7, [sp, #8]
 8010744:	2a00      	cmp	r2, #0
 8010746:	f040 844c 	bne.w	8010fe2 <_dtoa_r+0xb32>
 801074a:	ec53 2b17 	vmov	r2, r3, d7
 801074e:	4650      	mov	r0, sl
 8010750:	4659      	mov	r1, fp
 8010752:	f7fb f9fb 	bl	800bb4c <__aeabi_ddiv>
 8010756:	f7fb fd31 	bl	800c1bc <__aeabi_d2iz>
 801075a:	4680      	mov	r8, r0
 801075c:	f7fb f866 	bl	800b82c <__aeabi_i2d>
 8010760:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010764:	f7fb f8c8 	bl	800b8f8 <__aeabi_dmul>
 8010768:	460b      	mov	r3, r1
 801076a:	4602      	mov	r2, r0
 801076c:	4659      	mov	r1, fp
 801076e:	4650      	mov	r0, sl
 8010770:	f7fa ff0e 	bl	800b590 <__aeabi_dsub>
 8010774:	9d07      	ldr	r5, [sp, #28]
 8010776:	f108 0330 	add.w	r3, r8, #48	; 0x30
 801077a:	702b      	strb	r3, [r5, #0]
 801077c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801077e:	2b01      	cmp	r3, #1
 8010780:	4606      	mov	r6, r0
 8010782:	460f      	mov	r7, r1
 8010784:	f105 0501 	add.w	r5, r5, #1
 8010788:	d054      	beq.n	8010834 <_dtoa_r+0x384>
 801078a:	2300      	movs	r3, #0
 801078c:	2200      	movs	r2, #0
 801078e:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8010792:	f7fb f8b1 	bl	800b8f8 <__aeabi_dmul>
 8010796:	2200      	movs	r2, #0
 8010798:	2300      	movs	r3, #0
 801079a:	4606      	mov	r6, r0
 801079c:	460f      	mov	r7, r1
 801079e:	f7fb fb13 	bl	800bdc8 <__aeabi_dcmpeq>
 80107a2:	f8dd 901c 	ldr.w	r9, [sp, #28]
 80107a6:	2800      	cmp	r0, #0
 80107a8:	f040 84fe 	bne.w	80111a8 <_dtoa_r+0xcf8>
 80107ac:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80107ae:	44a9      	add	r9, r5
 80107b0:	9d07      	ldr	r5, [sp, #28]
 80107b2:	f105 0a02 	add.w	sl, r5, #2
 80107b6:	e018      	b.n	80107ea <_dtoa_r+0x33a>
 80107b8:	636f4361 	.word	0x636f4361
 80107bc:	3fd287a7 	.word	0x3fd287a7
 80107c0:	8b60c8b3 	.word	0x8b60c8b3
 80107c4:	3fc68a28 	.word	0x3fc68a28
 80107c8:	509f79fb 	.word	0x509f79fb
 80107cc:	3fd34413 	.word	0x3fd34413
 80107d0:	08013461 	.word	0x08013461
 80107d4:	f7fb f890 	bl	800b8f8 <__aeabi_dmul>
 80107d8:	2200      	movs	r2, #0
 80107da:	2300      	movs	r3, #0
 80107dc:	4606      	mov	r6, r0
 80107de:	460f      	mov	r7, r1
 80107e0:	f7fb faf2 	bl	800bdc8 <__aeabi_dcmpeq>
 80107e4:	2800      	cmp	r0, #0
 80107e6:	f040 84dd 	bne.w	80111a4 <_dtoa_r+0xcf4>
 80107ea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80107ee:	4630      	mov	r0, r6
 80107f0:	4639      	mov	r1, r7
 80107f2:	f7fb f9ab 	bl	800bb4c <__aeabi_ddiv>
 80107f6:	f7fb fce1 	bl	800c1bc <__aeabi_d2iz>
 80107fa:	4680      	mov	r8, r0
 80107fc:	f7fb f816 	bl	800b82c <__aeabi_i2d>
 8010800:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010804:	f7fb f878 	bl	800b8f8 <__aeabi_dmul>
 8010808:	4602      	mov	r2, r0
 801080a:	460b      	mov	r3, r1
 801080c:	4630      	mov	r0, r6
 801080e:	4639      	mov	r1, r7
 8010810:	f7fa febe 	bl	800b590 <__aeabi_dsub>
 8010814:	f108 0530 	add.w	r5, r8, #48	; 0x30
 8010818:	2300      	movs	r3, #0
 801081a:	45ca      	cmp	sl, r9
 801081c:	f80a 5c01 	strb.w	r5, [sl, #-1]
 8010820:	4606      	mov	r6, r0
 8010822:	4655      	mov	r5, sl
 8010824:	460f      	mov	r7, r1
 8010826:	f04f 0200 	mov.w	r2, #0
 801082a:	f2c4 0324 	movt	r3, #16420	; 0x4024
 801082e:	f10a 0a01 	add.w	sl, sl, #1
 8010832:	d1cf      	bne.n	80107d4 <_dtoa_r+0x324>
 8010834:	4632      	mov	r2, r6
 8010836:	463b      	mov	r3, r7
 8010838:	4630      	mov	r0, r6
 801083a:	4639      	mov	r1, r7
 801083c:	f7fa feaa 	bl	800b594 <__adddf3>
 8010840:	4606      	mov	r6, r0
 8010842:	460f      	mov	r7, r1
 8010844:	4632      	mov	r2, r6
 8010846:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801084a:	463b      	mov	r3, r7
 801084c:	f7fb fac6 	bl	800bddc <__aeabi_dcmplt>
 8010850:	2800      	cmp	r0, #0
 8010852:	f000 8560 	beq.w	8011316 <_dtoa_r+0xe66>
 8010856:	f8dd 901c 	ldr.w	r9, [sp, #28]
 801085a:	9e04      	ldr	r6, [sp, #16]
 801085c:	f815 8c01 	ldrb.w	r8, [r5, #-1]
 8010860:	9616      	str	r6, [sp, #88]	; 0x58
 8010862:	9507      	str	r5, [sp, #28]
 8010864:	462a      	mov	r2, r5
 8010866:	e005      	b.n	8010874 <_dtoa_r+0x3c4>
 8010868:	4599      	cmp	r9, r3
 801086a:	f000 84cf 	beq.w	801120c <_dtoa_r+0xd5c>
 801086e:	f813 8c01 	ldrb.w	r8, [r3, #-1]
 8010872:	461a      	mov	r2, r3
 8010874:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8010878:	f102 33ff 	add.w	r3, r2, #4294967295	; 0xffffffff
 801087c:	d0f4      	beq.n	8010868 <_dtoa_r+0x3b8>
 801087e:	9207      	str	r2, [sp, #28]
 8010880:	9e16      	ldr	r6, [sp, #88]	; 0x58
 8010882:	f108 0201 	add.w	r2, r8, #1
 8010886:	b2d2      	uxtb	r2, r2
 8010888:	9604      	str	r6, [sp, #16]
 801088a:	701a      	strb	r2, [r3, #0]
 801088c:	e0b1      	b.n	80109f2 <_dtoa_r+0x542>
 801088e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8010890:	2d00      	cmp	r5, #0
 8010892:	f040 80e5 	bne.w	8010a60 <_dtoa_r+0x5b0>
 8010896:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8010898:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 801089a:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
 801089e:	9908      	ldr	r1, [sp, #32]
 80108a0:	2900      	cmp	r1, #0
 80108a2:	bfc8      	it	gt
 80108a4:	2d00      	cmpgt	r5, #0
 80108a6:	dd09      	ble.n	80108bc <_dtoa_r+0x40c>
 80108a8:	460b      	mov	r3, r1
 80108aa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80108ac:	42ab      	cmp	r3, r5
 80108ae:	bfa8      	it	ge
 80108b0:	462b      	movge	r3, r5
 80108b2:	1ad2      	subs	r2, r2, r3
 80108b4:	1ac9      	subs	r1, r1, r3
 80108b6:	920a      	str	r2, [sp, #40]	; 0x28
 80108b8:	1aed      	subs	r5, r5, r3
 80108ba:	9108      	str	r1, [sp, #32]
 80108bc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80108be:	2b00      	cmp	r3, #0
 80108c0:	dd1a      	ble.n	80108f8 <_dtoa_r+0x448>
 80108c2:	990d      	ldr	r1, [sp, #52]	; 0x34
 80108c4:	2900      	cmp	r1, #0
 80108c6:	f000 8465 	beq.w	8011194 <_dtoa_r+0xce4>
 80108ca:	2e00      	cmp	r6, #0
 80108cc:	dd10      	ble.n	80108f0 <_dtoa_r+0x440>
 80108ce:	4641      	mov	r1, r8
 80108d0:	4632      	mov	r2, r6
 80108d2:	4620      	mov	r0, r4
 80108d4:	f001 fb2e 	bl	8011f34 <__pow5mult>
 80108d8:	4680      	mov	r8, r0
 80108da:	4641      	mov	r1, r8
 80108dc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80108de:	4620      	mov	r0, r4
 80108e0:	f001 fa7e 	bl	8011de0 <__multiply>
 80108e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80108e6:	4607      	mov	r7, r0
 80108e8:	4620      	mov	r0, r4
 80108ea:	f001 f97f 	bl	8011bec <_Bfree>
 80108ee:	970b      	str	r7, [sp, #44]	; 0x2c
 80108f0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80108f2:	1b9a      	subs	r2, r3, r6
 80108f4:	f040 8495 	bne.w	8011222 <_dtoa_r+0xd72>
 80108f8:	2101      	movs	r1, #1
 80108fa:	4620      	mov	r0, r4
 80108fc:	f001 fa66 	bl	8011dcc <__i2b>
 8010900:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8010902:	2900      	cmp	r1, #0
 8010904:	4606      	mov	r6, r0
 8010906:	dd05      	ble.n	8010914 <_dtoa_r+0x464>
 8010908:	4601      	mov	r1, r0
 801090a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801090c:	4620      	mov	r0, r4
 801090e:	f001 fb11 	bl	8011f34 <__pow5mult>
 8010912:	4606      	mov	r6, r0
 8010914:	9a02      	ldr	r2, [sp, #8]
 8010916:	2a01      	cmp	r2, #1
 8010918:	f340 8379 	ble.w	801100e <_dtoa_r+0xb5e>
 801091c:	2700      	movs	r7, #0
 801091e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8010920:	2001      	movs	r0, #1
 8010922:	2900      	cmp	r1, #0
 8010924:	f040 8333 	bne.w	8010f8e <_dtoa_r+0xade>
 8010928:	9b08      	ldr	r3, [sp, #32]
 801092a:	4403      	add	r3, r0
 801092c:	f013 031f 	ands.w	r3, r3, #31
 8010930:	f000 8286 	beq.w	8010e40 <_dtoa_r+0x990>
 8010934:	f1c3 0220 	rsb	r2, r3, #32
 8010938:	2a04      	cmp	r2, #4
 801093a:	f340 855b 	ble.w	80113f4 <_dtoa_r+0xf44>
 801093e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010940:	f8dd e020 	ldr.w	lr, [sp, #32]
 8010944:	f1c3 031c 	rsb	r3, r3, #28
 8010948:	441a      	add	r2, r3
 801094a:	449e      	add	lr, r3
 801094c:	920a      	str	r2, [sp, #40]	; 0x28
 801094e:	441d      	add	r5, r3
 8010950:	f8cd e020 	str.w	lr, [sp, #32]
 8010954:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010956:	2b00      	cmp	r3, #0
 8010958:	dd05      	ble.n	8010966 <_dtoa_r+0x4b6>
 801095a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801095c:	461a      	mov	r2, r3
 801095e:	4620      	mov	r0, r4
 8010960:	f001 fb38 	bl	8011fd4 <__lshift>
 8010964:	900b      	str	r0, [sp, #44]	; 0x2c
 8010966:	9908      	ldr	r1, [sp, #32]
 8010968:	2900      	cmp	r1, #0
 801096a:	dd05      	ble.n	8010978 <_dtoa_r+0x4c8>
 801096c:	4631      	mov	r1, r6
 801096e:	9a08      	ldr	r2, [sp, #32]
 8010970:	4620      	mov	r0, r4
 8010972:	f001 fb2f 	bl	8011fd4 <__lshift>
 8010976:	4606      	mov	r6, r0
 8010978:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801097a:	2a00      	cmp	r2, #0
 801097c:	f040 8310 	bne.w	8010fa0 <_dtoa_r+0xaf0>
 8010980:	9a02      	ldr	r2, [sp, #8]
 8010982:	9909      	ldr	r1, [sp, #36]	; 0x24
 8010984:	2a02      	cmp	r2, #2
 8010986:	bfd4      	ite	le
 8010988:	2300      	movle	r3, #0
 801098a:	2301      	movgt	r3, #1
 801098c:	2900      	cmp	r1, #0
 801098e:	bfc8      	it	gt
 8010990:	2300      	movgt	r3, #0
 8010992:	2b00      	cmp	r3, #0
 8010994:	f000 820a 	beq.w	8010dac <_dtoa_r+0x8fc>
 8010998:	9d09      	ldr	r5, [sp, #36]	; 0x24
 801099a:	2d00      	cmp	r5, #0
 801099c:	f040 81ff 	bne.w	8010d9e <_dtoa_r+0x8ee>
 80109a0:	4631      	mov	r1, r6
 80109a2:	462b      	mov	r3, r5
 80109a4:	2205      	movs	r2, #5
 80109a6:	4620      	mov	r0, r4
 80109a8:	f001 f92a 	bl	8011c00 <__multadd>
 80109ac:	4606      	mov	r6, r0
 80109ae:	4631      	mov	r1, r6
 80109b0:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80109b2:	f001 fb6d 	bl	8012090 <__mcmp>
 80109b6:	2800      	cmp	r0, #0
 80109b8:	f340 81f1 	ble.w	8010d9e <_dtoa_r+0x8ee>
 80109bc:	9d04      	ldr	r5, [sp, #16]
 80109be:	3501      	adds	r5, #1
 80109c0:	9504      	str	r5, [sp, #16]
 80109c2:	9d07      	ldr	r5, [sp, #28]
 80109c4:	46a9      	mov	r9, r5
 80109c6:	2331      	movs	r3, #49	; 0x31
 80109c8:	f109 0101 	add.w	r1, r9, #1
 80109cc:	702b      	strb	r3, [r5, #0]
 80109ce:	9107      	str	r1, [sp, #28]
 80109d0:	2500      	movs	r5, #0
 80109d2:	4631      	mov	r1, r6
 80109d4:	4620      	mov	r0, r4
 80109d6:	f001 f909 	bl	8011bec <_Bfree>
 80109da:	f1b8 0f00 	cmp.w	r8, #0
 80109de:	d008      	beq.n	80109f2 <_dtoa_r+0x542>
 80109e0:	4545      	cmp	r5, r8
 80109e2:	bf18      	it	ne
 80109e4:	2d00      	cmpne	r5, #0
 80109e6:	f040 8239 	bne.w	8010e5c <_dtoa_r+0x9ac>
 80109ea:	4641      	mov	r1, r8
 80109ec:	4620      	mov	r0, r4
 80109ee:	f001 f8fd 	bl	8011bec <_Bfree>
 80109f2:	4620      	mov	r0, r4
 80109f4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80109f6:	f001 f8f9 	bl	8011bec <_Bfree>
 80109fa:	9e04      	ldr	r6, [sp, #16]
 80109fc:	9d07      	ldr	r5, [sp, #28]
 80109fe:	2200      	movs	r2, #0
 8010a00:	1c73      	adds	r3, r6, #1
 8010a02:	702a      	strb	r2, [r5, #0]
 8010a04:	9e06      	ldr	r6, [sp, #24]
 8010a06:	9d25      	ldr	r5, [sp, #148]	; 0x94
 8010a08:	6033      	str	r3, [r6, #0]
 8010a0a:	4648      	mov	r0, r9
 8010a0c:	2d00      	cmp	r5, #0
 8010a0e:	f43f ad91 	beq.w	8010534 <_dtoa_r+0x84>
 8010a12:	9e07      	ldr	r6, [sp, #28]
 8010a14:	4648      	mov	r0, r9
 8010a16:	602e      	str	r6, [r5, #0]
 8010a18:	b01b      	add	sp, #108	; 0x6c
 8010a1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010a1e:	9804      	ldr	r0, [sp, #16]
 8010a20:	f7fa ff04 	bl	800b82c <__aeabi_i2d>
 8010a24:	4632      	mov	r2, r6
 8010a26:	463b      	mov	r3, r7
 8010a28:	f7fb f9ce 	bl	800bdc8 <__aeabi_dcmpeq>
 8010a2c:	2800      	cmp	r0, #0
 8010a2e:	f47f adf4 	bne.w	801061a <_dtoa_r+0x16a>
 8010a32:	9e04      	ldr	r6, [sp, #16]
 8010a34:	3e01      	subs	r6, #1
 8010a36:	9604      	str	r6, [sp, #16]
 8010a38:	e5ef      	b.n	801061a <_dtoa_r+0x16a>
 8010a3a:	9e04      	ldr	r6, [sp, #16]
 8010a3c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8010a3e:	1bad      	subs	r5, r5, r6
 8010a40:	950a      	str	r5, [sp, #40]	; 0x28
 8010a42:	4275      	negs	r5, r6
 8010a44:	2600      	movs	r6, #0
 8010a46:	950c      	str	r5, [sp, #48]	; 0x30
 8010a48:	960f      	str	r6, [sp, #60]	; 0x3c
 8010a4a:	e616      	b.n	801067a <_dtoa_r+0x1ca>
 8010a4c:	f64f 30ee 	movw	r0, #64494	; 0xfbee
 8010a50:	f6cf 70ff 	movt	r0, #65535	; 0xffff
 8010a54:	1b40      	subs	r0, r0, r5
 8010a56:	fa0a f000 	lsl.w	r0, sl, r0
 8010a5a:	e5a8      	b.n	80105ae <_dtoa_r+0xfe>
 8010a5c:	9014      	str	r0, [sp, #80]	; 0x50
 8010a5e:	e5f5      	b.n	801064c <_dtoa_r+0x19c>
 8010a60:	9e02      	ldr	r6, [sp, #8]
 8010a62:	2e01      	cmp	r6, #1
 8010a64:	f340 840f 	ble.w	8011286 <_dtoa_r+0xdd6>
 8010a68:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8010a6a:	1e6e      	subs	r6, r5, #1
 8010a6c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8010a6e:	42b5      	cmp	r5, r6
 8010a70:	bfbf      	itttt	lt
 8010a72:	9d0c      	ldrlt	r5, [sp, #48]	; 0x30
 8010a74:	960c      	strlt	r6, [sp, #48]	; 0x30
 8010a76:	ebc5 0306 	rsblt	r3, r5, r6
 8010a7a:	9d0f      	ldrlt	r5, [sp, #60]	; 0x3c
 8010a7c:	bfb6      	itet	lt
 8010a7e:	18ed      	addlt	r5, r5, r3
 8010a80:	ebc6 0605 	rsbge	r6, r6, r5
 8010a84:	950f      	strlt	r5, [sp, #60]	; 0x3c
 8010a86:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8010a88:	bfb8      	it	lt
 8010a8a:	2600      	movlt	r6, #0
 8010a8c:	2d00      	cmp	r5, #0
 8010a8e:	bfb3      	iteet	lt
 8010a90:	f8dd e028 	ldrlt.w	lr, [sp, #40]	; 0x28
 8010a94:	9d0a      	ldrge	r5, [sp, #40]	; 0x28
 8010a96:	9b09      	ldrge	r3, [sp, #36]	; 0x24
 8010a98:	ebc5 050e 	rsblt	r5, r5, lr
 8010a9c:	bfb8      	it	lt
 8010a9e:	2300      	movlt	r3, #0
 8010aa0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010aa2:	f8dd e020 	ldr.w	lr, [sp, #32]
 8010aa6:	441a      	add	r2, r3
 8010aa8:	449e      	add	lr, r3
 8010aaa:	4620      	mov	r0, r4
 8010aac:	2101      	movs	r1, #1
 8010aae:	920a      	str	r2, [sp, #40]	; 0x28
 8010ab0:	f8cd e020 	str.w	lr, [sp, #32]
 8010ab4:	f001 f98a 	bl	8011dcc <__i2b>
 8010ab8:	4680      	mov	r8, r0
 8010aba:	e6f0      	b.n	801089e <_dtoa_r+0x3ee>
 8010abc:	2600      	movs	r6, #0
 8010abe:	960d      	str	r6, [sp, #52]	; 0x34
 8010ac0:	9e05      	ldr	r6, [sp, #20]
 8010ac2:	f8dd e010 	ldr.w	lr, [sp, #16]
 8010ac6:	4476      	add	r6, lr
 8010ac8:	960e      	str	r6, [sp, #56]	; 0x38
 8010aca:	3601      	adds	r6, #1
 8010acc:	2e00      	cmp	r6, #0
 8010ace:	9609      	str	r6, [sp, #36]	; 0x24
 8010ad0:	f340 8353 	ble.w	801117a <_dtoa_r+0xcca>
 8010ad4:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8010ad6:	2e0e      	cmp	r6, #14
 8010ad8:	bf8c      	ite	hi
 8010ada:	2500      	movhi	r5, #0
 8010adc:	f005 0501 	andls.w	r5, r5, #1
 8010ae0:	2100      	movs	r1, #0
 8010ae2:	2e17      	cmp	r6, #23
 8010ae4:	6461      	str	r1, [r4, #68]	; 0x44
 8010ae6:	d90a      	bls.n	8010afe <_dtoa_r+0x64e>
 8010ae8:	2201      	movs	r2, #1
 8010aea:	2304      	movs	r3, #4
 8010aec:	005b      	lsls	r3, r3, #1
 8010aee:	f103 0014 	add.w	r0, r3, #20
 8010af2:	42b0      	cmp	r0, r6
 8010af4:	4611      	mov	r1, r2
 8010af6:	f102 0201 	add.w	r2, r2, #1
 8010afa:	d9f7      	bls.n	8010aec <_dtoa_r+0x63c>
 8010afc:	6461      	str	r1, [r4, #68]	; 0x44
 8010afe:	4620      	mov	r0, r4
 8010b00:	f001 f84e 	bl	8011ba0 <_Balloc>
 8010b04:	9007      	str	r0, [sp, #28]
 8010b06:	6420      	str	r0, [r4, #64]	; 0x40
 8010b08:	2d00      	cmp	r5, #0
 8010b0a:	f43f ae01 	beq.w	8010710 <_dtoa_r+0x260>
 8010b0e:	9d04      	ldr	r5, [sp, #16]
 8010b10:	2d00      	cmp	r5, #0
 8010b12:	e9cd ab12 	strd	sl, fp, [sp, #72]	; 0x48
 8010b16:	f340 81aa 	ble.w	8010e6e <_dtoa_r+0x9be>
 8010b1a:	f243 4390 	movw	r3, #13456	; 0x3490
 8010b1e:	f005 020f 	and.w	r2, r5, #15
 8010b22:	f6c0 0301 	movt	r3, #2049	; 0x801
 8010b26:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010b2a:	112d      	asrs	r5, r5, #4
 8010b2c:	e9d3 6700 	ldrd	r6, r7, [r3]
 8010b30:	06eb      	lsls	r3, r5, #27
 8010b32:	f140 818e 	bpl.w	8010e52 <_dtoa_r+0x9a2>
 8010b36:	f243 5358 	movw	r3, #13656	; 0x3558
 8010b3a:	f6c0 0301 	movt	r3, #2049	; 0x801
 8010b3e:	4650      	mov	r0, sl
 8010b40:	4659      	mov	r1, fp
 8010b42:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8010b46:	f7fb f801 	bl	800bb4c <__aeabi_ddiv>
 8010b4a:	f005 050f 	and.w	r5, r5, #15
 8010b4e:	4682      	mov	sl, r0
 8010b50:	468b      	mov	fp, r1
 8010b52:	f04f 0803 	mov.w	r8, #3
 8010b56:	b19d      	cbz	r5, 8010b80 <_dtoa_r+0x6d0>
 8010b58:	f243 5958 	movw	r9, #13656	; 0x3558
 8010b5c:	f6c0 0901 	movt	r9, #2049	; 0x801
 8010b60:	4630      	mov	r0, r6
 8010b62:	4639      	mov	r1, r7
 8010b64:	07ef      	lsls	r7, r5, #31
 8010b66:	d505      	bpl.n	8010b74 <_dtoa_r+0x6c4>
 8010b68:	e9d9 2300 	ldrd	r2, r3, [r9]
 8010b6c:	f7fa fec4 	bl	800b8f8 <__aeabi_dmul>
 8010b70:	f108 0801 	add.w	r8, r8, #1
 8010b74:	106d      	asrs	r5, r5, #1
 8010b76:	f109 0908 	add.w	r9, r9, #8
 8010b7a:	d1f3      	bne.n	8010b64 <_dtoa_r+0x6b4>
 8010b7c:	4606      	mov	r6, r0
 8010b7e:	460f      	mov	r7, r1
 8010b80:	4632      	mov	r2, r6
 8010b82:	463b      	mov	r3, r7
 8010b84:	4650      	mov	r0, sl
 8010b86:	4659      	mov	r1, fp
 8010b88:	f7fa ffe0 	bl	800bb4c <__aeabi_ddiv>
 8010b8c:	4606      	mov	r6, r0
 8010b8e:	460f      	mov	r7, r1
 8010b90:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8010b92:	b155      	cbz	r5, 8010baa <_dtoa_r+0x6fa>
 8010b94:	2300      	movs	r3, #0
 8010b96:	4630      	mov	r0, r6
 8010b98:	4639      	mov	r1, r7
 8010b9a:	2200      	movs	r2, #0
 8010b9c:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8010ba0:	f7fb f91c 	bl	800bddc <__aeabi_dcmplt>
 8010ba4:	2800      	cmp	r0, #0
 8010ba6:	f040 8306 	bne.w	80111b6 <_dtoa_r+0xd06>
 8010baa:	4640      	mov	r0, r8
 8010bac:	f7fa fe3e 	bl	800b82c <__aeabi_i2d>
 8010bb0:	4632      	mov	r2, r6
 8010bb2:	463b      	mov	r3, r7
 8010bb4:	f7fa fea0 	bl	800b8f8 <__aeabi_dmul>
 8010bb8:	2300      	movs	r3, #0
 8010bba:	2200      	movs	r2, #0
 8010bbc:	f2c4 031c 	movt	r3, #16412	; 0x401c
 8010bc0:	f7fa fce8 	bl	800b594 <__adddf3>
 8010bc4:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8010bc6:	4680      	mov	r8, r0
 8010bc8:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 8010bcc:	2d00      	cmp	r5, #0
 8010bce:	f000 80ca 	beq.w	8010d66 <_dtoa_r+0x8b6>
 8010bd2:	9d04      	ldr	r5, [sp, #16]
 8010bd4:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 8010bd8:	9516      	str	r5, [sp, #88]	; 0x58
 8010bda:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8010bdc:	f243 4390 	movw	r3, #13456	; 0x3490
 8010be0:	f6c0 0301 	movt	r3, #2049	; 0x801
 8010be4:	2d00      	cmp	r5, #0
 8010be6:	f000 816f 	beq.w	8010ec8 <_dtoa_r+0xa18>
 8010bea:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
 8010bee:	2100      	movs	r1, #0
 8010bf0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8010bf4:	2000      	movs	r0, #0
 8010bf6:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 8010bfa:	f8cd c004 	str.w	ip, [sp, #4]
 8010bfe:	f7fa ffa5 	bl	800bb4c <__aeabi_ddiv>
 8010c02:	4642      	mov	r2, r8
 8010c04:	464b      	mov	r3, r9
 8010c06:	f7fa fcc3 	bl	800b590 <__aeabi_dsub>
 8010c0a:	4682      	mov	sl, r0
 8010c0c:	468b      	mov	fp, r1
 8010c0e:	4630      	mov	r0, r6
 8010c10:	4639      	mov	r1, r7
 8010c12:	f7fb fad3 	bl	800c1bc <__aeabi_d2iz>
 8010c16:	4605      	mov	r5, r0
 8010c18:	f7fa fe08 	bl	800b82c <__aeabi_i2d>
 8010c1c:	4602      	mov	r2, r0
 8010c1e:	460b      	mov	r3, r1
 8010c20:	4630      	mov	r0, r6
 8010c22:	4639      	mov	r1, r7
 8010c24:	f7fa fcb4 	bl	800b590 <__aeabi_dsub>
 8010c28:	3530      	adds	r5, #48	; 0x30
 8010c2a:	fa5f f885 	uxtb.w	r8, r5
 8010c2e:	9d07      	ldr	r5, [sp, #28]
 8010c30:	4606      	mov	r6, r0
 8010c32:	460f      	mov	r7, r1
 8010c34:	f885 8000 	strb.w	r8, [r5]
 8010c38:	4650      	mov	r0, sl
 8010c3a:	3501      	adds	r5, #1
 8010c3c:	4659      	mov	r1, fp
 8010c3e:	4632      	mov	r2, r6
 8010c40:	463b      	mov	r3, r7
 8010c42:	9500      	str	r5, [sp, #0]
 8010c44:	f7fb f8e8 	bl	800be18 <__aeabi_dcmpgt>
 8010c48:	2800      	cmp	r0, #0
 8010c4a:	d162      	bne.n	8010d12 <_dtoa_r+0x862>
 8010c4c:	2100      	movs	r1, #0
 8010c4e:	4632      	mov	r2, r6
 8010c50:	463b      	mov	r3, r7
 8010c52:	2000      	movs	r0, #0
 8010c54:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8010c58:	f7fa fc9a 	bl	800b590 <__aeabi_dsub>
 8010c5c:	4602      	mov	r2, r0
 8010c5e:	460b      	mov	r3, r1
 8010c60:	4650      	mov	r0, sl
 8010c62:	4659      	mov	r1, fp
 8010c64:	f7fb f8d8 	bl	800be18 <__aeabi_dcmpgt>
 8010c68:	f8dd c004 	ldr.w	ip, [sp, #4]
 8010c6c:	2800      	cmp	r0, #0
 8010c6e:	f040 83b6 	bne.w	80113de <_dtoa_r+0xf2e>
 8010c72:	f1bc 0f01 	cmp.w	ip, #1
 8010c76:	f340 80f7 	ble.w	8010e68 <_dtoa_r+0x9b8>
 8010c7a:	f8dd 901c 	ldr.w	r9, [sp, #28]
 8010c7e:	9417      	str	r4, [sp, #92]	; 0x5c
 8010c80:	44e1      	add	r9, ip
 8010c82:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
 8010c86:	f8dd 9000 	ldr.w	r9, [sp]
 8010c8a:	e010      	b.n	8010cae <_dtoa_r+0x7fe>
 8010c8c:	2100      	movs	r1, #0
 8010c8e:	2000      	movs	r0, #0
 8010c90:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8010c94:	f7fa fc7c 	bl	800b590 <__aeabi_dsub>
 8010c98:	4652      	mov	r2, sl
 8010c9a:	465b      	mov	r3, fp
 8010c9c:	f7fb f89e 	bl	800bddc <__aeabi_dcmplt>
 8010ca0:	2800      	cmp	r0, #0
 8010ca2:	f040 831c 	bne.w	80112de <_dtoa_r+0xe2e>
 8010ca6:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8010ca8:	45a9      	cmp	r9, r5
 8010caa:	f000 80dc 	beq.w	8010e66 <_dtoa_r+0x9b6>
 8010cae:	2300      	movs	r3, #0
 8010cb0:	4650      	mov	r0, sl
 8010cb2:	4659      	mov	r1, fp
 8010cb4:	2200      	movs	r2, #0
 8010cb6:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8010cba:	f7fa fe1d 	bl	800b8f8 <__aeabi_dmul>
 8010cbe:	2300      	movs	r3, #0
 8010cc0:	2200      	movs	r2, #0
 8010cc2:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8010cc6:	4682      	mov	sl, r0
 8010cc8:	468b      	mov	fp, r1
 8010cca:	4630      	mov	r0, r6
 8010ccc:	4639      	mov	r1, r7
 8010cce:	f7fa fe13 	bl	800b8f8 <__aeabi_dmul>
 8010cd2:	460d      	mov	r5, r1
 8010cd4:	4604      	mov	r4, r0
 8010cd6:	f7fb fa71 	bl	800c1bc <__aeabi_d2iz>
 8010cda:	4680      	mov	r8, r0
 8010cdc:	f7fa fda6 	bl	800b82c <__aeabi_i2d>
 8010ce0:	4602      	mov	r2, r0
 8010ce2:	460b      	mov	r3, r1
 8010ce4:	4620      	mov	r0, r4
 8010ce6:	4629      	mov	r1, r5
 8010ce8:	f7fa fc52 	bl	800b590 <__aeabi_dsub>
 8010cec:	f108 0830 	add.w	r8, r8, #48	; 0x30
 8010cf0:	fa5f f888 	uxtb.w	r8, r8
 8010cf4:	4652      	mov	r2, sl
 8010cf6:	465b      	mov	r3, fp
 8010cf8:	f809 8b01 	strb.w	r8, [r9], #1
 8010cfc:	4606      	mov	r6, r0
 8010cfe:	460f      	mov	r7, r1
 8010d00:	f7fb f86c 	bl	800bddc <__aeabi_dcmplt>
 8010d04:	4632      	mov	r2, r6
 8010d06:	463b      	mov	r3, r7
 8010d08:	2800      	cmp	r0, #0
 8010d0a:	d0bf      	beq.n	8010c8c <_dtoa_r+0x7dc>
 8010d0c:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 8010d0e:	f8cd 9000 	str.w	r9, [sp]
 8010d12:	9d16      	ldr	r5, [sp, #88]	; 0x58
 8010d14:	9e00      	ldr	r6, [sp, #0]
 8010d16:	f8dd 901c 	ldr.w	r9, [sp, #28]
 8010d1a:	9504      	str	r5, [sp, #16]
 8010d1c:	9607      	str	r6, [sp, #28]
 8010d1e:	e668      	b.n	80109f2 <_dtoa_r+0x542>
 8010d20:	2600      	movs	r6, #0
 8010d22:	960d      	str	r6, [sp, #52]	; 0x34
 8010d24:	9e05      	ldr	r6, [sp, #20]
 8010d26:	2e00      	cmp	r6, #0
 8010d28:	f340 822f 	ble.w	801118a <_dtoa_r+0xcda>
 8010d2c:	2e0e      	cmp	r6, #14
 8010d2e:	bf8c      	ite	hi
 8010d30:	2500      	movhi	r5, #0
 8010d32:	f005 0501 	andls.w	r5, r5, #1
 8010d36:	960e      	str	r6, [sp, #56]	; 0x38
 8010d38:	9609      	str	r6, [sp, #36]	; 0x24
 8010d3a:	e6d1      	b.n	8010ae0 <_dtoa_r+0x630>
 8010d3c:	2601      	movs	r6, #1
 8010d3e:	960d      	str	r6, [sp, #52]	; 0x34
 8010d40:	e7f0      	b.n	8010d24 <_dtoa_r+0x874>
 8010d42:	4640      	mov	r0, r8
 8010d44:	f7fa fd72 	bl	800b82c <__aeabi_i2d>
 8010d48:	4602      	mov	r2, r0
 8010d4a:	460b      	mov	r3, r1
 8010d4c:	4630      	mov	r0, r6
 8010d4e:	4639      	mov	r1, r7
 8010d50:	f7fa fdd2 	bl	800b8f8 <__aeabi_dmul>
 8010d54:	2300      	movs	r3, #0
 8010d56:	2200      	movs	r2, #0
 8010d58:	f2c4 031c 	movt	r3, #16412	; 0x401c
 8010d5c:	f7fa fc1a 	bl	800b594 <__adddf3>
 8010d60:	4680      	mov	r8, r0
 8010d62:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 8010d66:	2300      	movs	r3, #0
 8010d68:	4630      	mov	r0, r6
 8010d6a:	2200      	movs	r2, #0
 8010d6c:	f2c4 0314 	movt	r3, #16404	; 0x4014
 8010d70:	4639      	mov	r1, r7
 8010d72:	f7fa fc0d 	bl	800b590 <__aeabi_dsub>
 8010d76:	4642      	mov	r2, r8
 8010d78:	464b      	mov	r3, r9
 8010d7a:	4682      	mov	sl, r0
 8010d7c:	468b      	mov	fp, r1
 8010d7e:	f7fb f84b 	bl	800be18 <__aeabi_dcmpgt>
 8010d82:	4606      	mov	r6, r0
 8010d84:	2800      	cmp	r0, #0
 8010d86:	f040 80ff 	bne.w	8010f88 <_dtoa_r+0xad8>
 8010d8a:	4642      	mov	r2, r8
 8010d8c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8010d90:	4650      	mov	r0, sl
 8010d92:	4659      	mov	r1, fp
 8010d94:	f7fb f822 	bl	800bddc <__aeabi_dcmplt>
 8010d98:	2800      	cmp	r0, #0
 8010d9a:	d065      	beq.n	8010e68 <_dtoa_r+0x9b8>
 8010d9c:	46b0      	mov	r8, r6
 8010d9e:	9d05      	ldr	r5, [sp, #20]
 8010da0:	f8dd 901c 	ldr.w	r9, [sp, #28]
 8010da4:	43ed      	mvns	r5, r5
 8010da6:	9504      	str	r5, [sp, #16]
 8010da8:	2500      	movs	r5, #0
 8010daa:	e612      	b.n	80109d2 <_dtoa_r+0x522>
 8010dac:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010dae:	2a00      	cmp	r2, #0
 8010db0:	f040 815f 	bne.w	8011072 <_dtoa_r+0xbc2>
 8010db4:	2500      	movs	r5, #0
 8010db6:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 8010dba:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 8010dbe:	f8dd b01c 	ldr.w	fp, [sp, #28]
 8010dc2:	e006      	b.n	8010dd2 <_dtoa_r+0x922>
 8010dc4:	4649      	mov	r1, r9
 8010dc6:	4620      	mov	r0, r4
 8010dc8:	220a      	movs	r2, #10
 8010dca:	2300      	movs	r3, #0
 8010dcc:	f000 ff18 	bl	8011c00 <__multadd>
 8010dd0:	4681      	mov	r9, r0
 8010dd2:	4648      	mov	r0, r9
 8010dd4:	4631      	mov	r1, r6
 8010dd6:	f7ff fad5 	bl	8010384 <quorem>
 8010dda:	3030      	adds	r0, #48	; 0x30
 8010ddc:	f80b 0005 	strb.w	r0, [fp, r5]
 8010de0:	3501      	adds	r5, #1
 8010de2:	4555      	cmp	r5, sl
 8010de4:	dbee      	blt.n	8010dc4 <_dtoa_r+0x914>
 8010de6:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8010de8:	f8dd b01c 	ldr.w	fp, [sp, #28]
 8010dec:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
 8010df0:	2d01      	cmp	r5, #1
 8010df2:	bfac      	ite	ge
 8010df4:	44ab      	addge	fp, r5
 8010df6:	f10b 0b01 	addlt.w	fp, fp, #1
 8010dfa:	4607      	mov	r7, r0
 8010dfc:	2500      	movs	r5, #0
 8010dfe:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8010e00:	2201      	movs	r2, #1
 8010e02:	4620      	mov	r0, r4
 8010e04:	f001 f8e6 	bl	8011fd4 <__lshift>
 8010e08:	4631      	mov	r1, r6
 8010e0a:	900b      	str	r0, [sp, #44]	; 0x2c
 8010e0c:	f001 f940 	bl	8012090 <__mcmp>
 8010e10:	2800      	cmp	r0, #0
 8010e12:	f340 826e 	ble.w	80112f2 <_dtoa_r+0xe42>
 8010e16:	f81b 2c01 	ldrb.w	r2, [fp, #-1]
 8010e1a:	9907      	ldr	r1, [sp, #28]
 8010e1c:	e005      	b.n	8010e2a <_dtoa_r+0x97a>
 8010e1e:	4299      	cmp	r1, r3
 8010e20:	f000 8223 	beq.w	801126a <_dtoa_r+0xdba>
 8010e24:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 8010e28:	469b      	mov	fp, r3
 8010e2a:	2a39      	cmp	r2, #57	; 0x39
 8010e2c:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 8010e30:	d0f5      	beq.n	8010e1e <_dtoa_r+0x96e>
 8010e32:	3201      	adds	r2, #1
 8010e34:	f8dd 901c 	ldr.w	r9, [sp, #28]
 8010e38:	701a      	strb	r2, [r3, #0]
 8010e3a:	f8cd b01c 	str.w	fp, [sp, #28]
 8010e3e:	e5c8      	b.n	80109d2 <_dtoa_r+0x522>
 8010e40:	231c      	movs	r3, #28
 8010e42:	990a      	ldr	r1, [sp, #40]	; 0x28
 8010e44:	9a08      	ldr	r2, [sp, #32]
 8010e46:	4419      	add	r1, r3
 8010e48:	441a      	add	r2, r3
 8010e4a:	910a      	str	r1, [sp, #40]	; 0x28
 8010e4c:	441d      	add	r5, r3
 8010e4e:	9208      	str	r2, [sp, #32]
 8010e50:	e580      	b.n	8010954 <_dtoa_r+0x4a4>
 8010e52:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
 8010e56:	f04f 0802 	mov.w	r8, #2
 8010e5a:	e67c      	b.n	8010b56 <_dtoa_r+0x6a6>
 8010e5c:	4629      	mov	r1, r5
 8010e5e:	4620      	mov	r0, r4
 8010e60:	f000 fec4 	bl	8011bec <_Bfree>
 8010e64:	e5c1      	b.n	80109ea <_dtoa_r+0x53a>
 8010e66:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 8010e68:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
 8010e6c:	e450      	b.n	8010710 <_dtoa_r+0x260>
 8010e6e:	9e04      	ldr	r6, [sp, #16]
 8010e70:	4275      	negs	r5, r6
 8010e72:	2d00      	cmp	r5, #0
 8010e74:	f000 819a 	beq.w	80111ac <_dtoa_r+0xcfc>
 8010e78:	f243 4390 	movw	r3, #13456	; 0x3490
 8010e7c:	f005 020f 	and.w	r2, r5, #15
 8010e80:	f6c0 0301 	movt	r3, #2049	; 0x801
 8010e84:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010e88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e8c:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8010e90:	f7fa fd32 	bl	800b8f8 <__aeabi_dmul>
 8010e94:	112d      	asrs	r5, r5, #4
 8010e96:	4606      	mov	r6, r0
 8010e98:	460f      	mov	r7, r1
 8010e9a:	f000 829c 	beq.w	80113d6 <_dtoa_r+0xf26>
 8010e9e:	f243 5958 	movw	r9, #13656	; 0x3558
 8010ea2:	f6c0 0901 	movt	r9, #2049	; 0x801
 8010ea6:	f04f 0802 	mov.w	r8, #2
 8010eaa:	07ee      	lsls	r6, r5, #31
 8010eac:	d505      	bpl.n	8010eba <_dtoa_r+0xa0a>
 8010eae:	e9d9 2300 	ldrd	r2, r3, [r9]
 8010eb2:	f7fa fd21 	bl	800b8f8 <__aeabi_dmul>
 8010eb6:	f108 0801 	add.w	r8, r8, #1
 8010eba:	106d      	asrs	r5, r5, #1
 8010ebc:	f109 0908 	add.w	r9, r9, #8
 8010ec0:	d1f3      	bne.n	8010eaa <_dtoa_r+0x9fa>
 8010ec2:	4606      	mov	r6, r0
 8010ec4:	460f      	mov	r7, r1
 8010ec6:	e663      	b.n	8010b90 <_dtoa_r+0x6e0>
 8010ec8:	f10c 3bff 	add.w	fp, ip, #4294967295	; 0xffffffff
 8010ecc:	eb03 01cb 	add.w	r1, r3, fp, lsl #3
 8010ed0:	4642      	mov	r2, r8
 8010ed2:	464b      	mov	r3, r9
 8010ed4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010ed8:	f8cd c004 	str.w	ip, [sp, #4]
 8010edc:	f7fa fd0c 	bl	800b8f8 <__aeabi_dmul>
 8010ee0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8010ee4:	4639      	mov	r1, r7
 8010ee6:	4630      	mov	r0, r6
 8010ee8:	f7fb f968 	bl	800c1bc <__aeabi_d2iz>
 8010eec:	4605      	mov	r5, r0
 8010eee:	f7fa fc9d 	bl	800b82c <__aeabi_i2d>
 8010ef2:	4602      	mov	r2, r0
 8010ef4:	460b      	mov	r3, r1
 8010ef6:	4630      	mov	r0, r6
 8010ef8:	4639      	mov	r1, r7
 8010efa:	f7fa fb49 	bl	800b590 <__aeabi_dsub>
 8010efe:	f8dd e01c 	ldr.w	lr, [sp, #28]
 8010f02:	3530      	adds	r5, #48	; 0x30
 8010f04:	f88e 5000 	strb.w	r5, [lr]
 8010f08:	f8dd c004 	ldr.w	ip, [sp, #4]
 8010f0c:	f1bc 0f01 	cmp.w	ip, #1
 8010f10:	4606      	mov	r6, r0
 8010f12:	460f      	mov	r7, r1
 8010f14:	f10e 0a01 	add.w	sl, lr, #1
 8010f18:	d01f      	beq.n	8010f5a <_dtoa_r+0xaaa>
 8010f1a:	9d07      	ldr	r5, [sp, #28]
 8010f1c:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 8010f20:	44e1      	add	r9, ip
 8010f22:	2300      	movs	r3, #0
 8010f24:	2200      	movs	r2, #0
 8010f26:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8010f2a:	f7fa fce5 	bl	800b8f8 <__aeabi_dmul>
 8010f2e:	460f      	mov	r7, r1
 8010f30:	4606      	mov	r6, r0
 8010f32:	f7fb f943 	bl	800c1bc <__aeabi_d2iz>
 8010f36:	4680      	mov	r8, r0
 8010f38:	f7fa fc78 	bl	800b82c <__aeabi_i2d>
 8010f3c:	f108 0830 	add.w	r8, r8, #48	; 0x30
 8010f40:	4602      	mov	r2, r0
 8010f42:	460b      	mov	r3, r1
 8010f44:	4630      	mov	r0, r6
 8010f46:	4639      	mov	r1, r7
 8010f48:	f7fa fb22 	bl	800b590 <__aeabi_dsub>
 8010f4c:	f805 8f01 	strb.w	r8, [r5, #1]!
 8010f50:	454d      	cmp	r5, r9
 8010f52:	d1e6      	bne.n	8010f22 <_dtoa_r+0xa72>
 8010f54:	4606      	mov	r6, r0
 8010f56:	460f      	mov	r7, r1
 8010f58:	44da      	add	sl, fp
 8010f5a:	2300      	movs	r3, #0
 8010f5c:	2200      	movs	r2, #0
 8010f5e:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8010f62:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8010f66:	f7fa fb15 	bl	800b594 <__adddf3>
 8010f6a:	4632      	mov	r2, r6
 8010f6c:	463b      	mov	r3, r7
 8010f6e:	f7fa ff35 	bl	800bddc <__aeabi_dcmplt>
 8010f72:	2800      	cmp	r0, #0
 8010f74:	f000 815c 	beq.w	8011230 <_dtoa_r+0xd80>
 8010f78:	f8dd 901c 	ldr.w	r9, [sp, #28]
 8010f7c:	f81a 8c01 	ldrb.w	r8, [sl, #-1]
 8010f80:	f8cd a01c 	str.w	sl, [sp, #28]
 8010f84:	4652      	mov	r2, sl
 8010f86:	e475      	b.n	8010874 <_dtoa_r+0x3c4>
 8010f88:	2600      	movs	r6, #0
 8010f8a:	46b0      	mov	r8, r6
 8010f8c:	e516      	b.n	80109bc <_dtoa_r+0x50c>
 8010f8e:	6933      	ldr	r3, [r6, #16]
 8010f90:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8010f94:	6918      	ldr	r0, [r3, #16]
 8010f96:	f000 fecd 	bl	8011d34 <__hi0bits>
 8010f9a:	f1c0 0020 	rsb	r0, r0, #32
 8010f9e:	e4c3      	b.n	8010928 <_dtoa_r+0x478>
 8010fa0:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8010fa2:	4631      	mov	r1, r6
 8010fa4:	f001 f874 	bl	8012090 <__mcmp>
 8010fa8:	2800      	cmp	r0, #0
 8010faa:	f6bf ace9 	bge.w	8010980 <_dtoa_r+0x4d0>
 8010fae:	f8dd e010 	ldr.w	lr, [sp, #16]
 8010fb2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8010fb4:	f10e 3eff 	add.w	lr, lr, #4294967295	; 0xffffffff
 8010fb8:	4620      	mov	r0, r4
 8010fba:	220a      	movs	r2, #10
 8010fbc:	2300      	movs	r3, #0
 8010fbe:	f8cd e010 	str.w	lr, [sp, #16]
 8010fc2:	f000 fe1d 	bl	8011c00 <__multadd>
 8010fc6:	990d      	ldr	r1, [sp, #52]	; 0x34
 8010fc8:	900b      	str	r0, [sp, #44]	; 0x2c
 8010fca:	2900      	cmp	r1, #0
 8010fcc:	d13b      	bne.n	8011046 <_dtoa_r+0xb96>
 8010fce:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8010fd0:	2d00      	cmp	r5, #0
 8010fd2:	dc03      	bgt.n	8010fdc <_dtoa_r+0xb2c>
 8010fd4:	9d02      	ldr	r5, [sp, #8]
 8010fd6:	2d02      	cmp	r5, #2
 8010fd8:	f300 8208 	bgt.w	80113ec <_dtoa_r+0xf3c>
 8010fdc:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8010fde:	9509      	str	r5, [sp, #36]	; 0x24
 8010fe0:	e6e8      	b.n	8010db4 <_dtoa_r+0x904>
 8010fe2:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8010fe4:	2d00      	cmp	r5, #0
 8010fe6:	f040 8194 	bne.w	8011312 <_dtoa_r+0xe62>
 8010fea:	2300      	movs	r3, #0
 8010fec:	2200      	movs	r2, #0
 8010fee:	f2c4 0314 	movt	r3, #16404	; 0x4014
 8010ff2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010ff6:	f7fa fc7f 	bl	800b8f8 <__aeabi_dmul>
 8010ffa:	4652      	mov	r2, sl
 8010ffc:	465b      	mov	r3, fp
 8010ffe:	f7fa ff01 	bl	800be04 <__aeabi_dcmpge>
 8011002:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8011004:	46b0      	mov	r8, r6
 8011006:	2800      	cmp	r0, #0
 8011008:	f47f aec9 	bne.w	8010d9e <_dtoa_r+0x8ee>
 801100c:	e4d6      	b.n	80109bc <_dtoa_r+0x50c>
 801100e:	f1ba 0f00 	cmp.w	sl, #0
 8011012:	f47f ac83 	bne.w	801091c <_dtoa_r+0x46c>
 8011016:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801101a:	4657      	mov	r7, sl
 801101c:	2b00      	cmp	r3, #0
 801101e:	f47f ac7e 	bne.w	801091e <_dtoa_r+0x46e>
 8011022:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 8011026:	0d3f      	lsrs	r7, r7, #20
 8011028:	053f      	lsls	r7, r7, #20
 801102a:	2f00      	cmp	r7, #0
 801102c:	f43f ac77 	beq.w	801091e <_dtoa_r+0x46e>
 8011030:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011032:	f8dd e020 	ldr.w	lr, [sp, #32]
 8011036:	3301      	adds	r3, #1
 8011038:	f10e 0e01 	add.w	lr, lr, #1
 801103c:	930a      	str	r3, [sp, #40]	; 0x28
 801103e:	f8cd e020 	str.w	lr, [sp, #32]
 8011042:	2701      	movs	r7, #1
 8011044:	e46b      	b.n	801091e <_dtoa_r+0x46e>
 8011046:	2300      	movs	r3, #0
 8011048:	4641      	mov	r1, r8
 801104a:	220a      	movs	r2, #10
 801104c:	4620      	mov	r0, r4
 801104e:	f000 fdd7 	bl	8011c00 <__multadd>
 8011052:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011054:	f8dd e008 	ldr.w	lr, [sp, #8]
 8011058:	2a00      	cmp	r2, #0
 801105a:	bfcc      	ite	gt
 801105c:	2300      	movgt	r3, #0
 801105e:	2301      	movle	r3, #1
 8011060:	f1be 0f02 	cmp.w	lr, #2
 8011064:	bfd8      	it	le
 8011066:	2300      	movle	r3, #0
 8011068:	4680      	mov	r8, r0
 801106a:	2b00      	cmp	r3, #0
 801106c:	f040 81be 	bne.w	80113ec <_dtoa_r+0xf3c>
 8011070:	9209      	str	r2, [sp, #36]	; 0x24
 8011072:	2d00      	cmp	r5, #0
 8011074:	dd05      	ble.n	8011082 <_dtoa_r+0xbd2>
 8011076:	4641      	mov	r1, r8
 8011078:	462a      	mov	r2, r5
 801107a:	4620      	mov	r0, r4
 801107c:	f000 ffaa 	bl	8011fd4 <__lshift>
 8011080:	4680      	mov	r8, r0
 8011082:	46c4      	mov	ip, r8
 8011084:	2f00      	cmp	r7, #0
 8011086:	f040 8157 	bne.w	8011338 <_dtoa_r+0xe88>
 801108a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 801108c:	f8dd e01c 	ldr.w	lr, [sp, #28]
 8011090:	9907      	ldr	r1, [sp, #28]
 8011092:	44ae      	add	lr, r5
 8011094:	f00a 0501 	and.w	r5, sl, #1
 8011098:	9509      	str	r5, [sp, #36]	; 0x24
 801109a:	4637      	mov	r7, r6
 801109c:	f8cd e028 	str.w	lr, [sp, #40]	; 0x28
 80110a0:	1c4d      	adds	r5, r1, #1
 80110a2:	46e1      	mov	r9, ip
 80110a4:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80110a6:	e00a      	b.n	80110be <_dtoa_r+0xc0e>
 80110a8:	f000 fdaa 	bl	8011c00 <__multadd>
 80110ac:	4649      	mov	r1, r9
 80110ae:	4680      	mov	r8, r0
 80110b0:	220a      	movs	r2, #10
 80110b2:	4620      	mov	r0, r4
 80110b4:	2300      	movs	r3, #0
 80110b6:	f000 fda3 	bl	8011c00 <__multadd>
 80110ba:	4681      	mov	r9, r0
 80110bc:	3501      	adds	r5, #1
 80110be:	4639      	mov	r1, r7
 80110c0:	4630      	mov	r0, r6
 80110c2:	f7ff f95f 	bl	8010384 <quorem>
 80110c6:	4641      	mov	r1, r8
 80110c8:	4682      	mov	sl, r0
 80110ca:	4630      	mov	r0, r6
 80110cc:	f000 ffe0 	bl	8012090 <__mcmp>
 80110d0:	464a      	mov	r2, r9
 80110d2:	4683      	mov	fp, r0
 80110d4:	4639      	mov	r1, r7
 80110d6:	4620      	mov	r0, r4
 80110d8:	f000 fffc 	bl	80120d4 <__mdiff>
 80110dc:	f10a 0230 	add.w	r2, sl, #48	; 0x30
 80110e0:	9205      	str	r2, [sp, #20]
 80110e2:	68c2      	ldr	r2, [r0, #12]
 80110e4:	f105 3eff 	add.w	lr, r5, #4294967295	; 0xffffffff
 80110e8:	4603      	mov	r3, r0
 80110ea:	f8cd e020 	str.w	lr, [sp, #32]
 80110ee:	2a00      	cmp	r2, #0
 80110f0:	d13e      	bne.n	8011170 <_dtoa_r+0xcc0>
 80110f2:	4619      	mov	r1, r3
 80110f4:	4630      	mov	r0, r6
 80110f6:	9301      	str	r3, [sp, #4]
 80110f8:	f000 ffca 	bl	8012090 <__mcmp>
 80110fc:	9b01      	ldr	r3, [sp, #4]
 80110fe:	4602      	mov	r2, r0
 8011100:	4619      	mov	r1, r3
 8011102:	4620      	mov	r0, r4
 8011104:	9201      	str	r2, [sp, #4]
 8011106:	f000 fd71 	bl	8011bec <_Bfree>
 801110a:	9a01      	ldr	r2, [sp, #4]
 801110c:	9902      	ldr	r1, [sp, #8]
 801110e:	4311      	orrs	r1, r2
 8011110:	d103      	bne.n	801111a <_dtoa_r+0xc6a>
 8011112:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011114:	2b00      	cmp	r3, #0
 8011116:	f000 814d 	beq.w	80113b4 <_dtoa_r+0xf04>
 801111a:	f1bb 0f00 	cmp.w	fp, #0
 801111e:	f2c0 80ba 	blt.w	8011296 <_dtoa_r+0xde6>
 8011122:	9b02      	ldr	r3, [sp, #8]
 8011124:	ea5b 0303 	orrs.w	r3, fp, r3
 8011128:	d103      	bne.n	8011132 <_dtoa_r+0xc82>
 801112a:	9909      	ldr	r1, [sp, #36]	; 0x24
 801112c:	2900      	cmp	r1, #0
 801112e:	f000 80b2 	beq.w	8011296 <_dtoa_r+0xde6>
 8011132:	2a00      	cmp	r2, #0
 8011134:	f300 811d 	bgt.w	8011372 <_dtoa_r+0xec2>
 8011138:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801113a:	9a05      	ldr	r2, [sp, #20]
 801113c:	429d      	cmp	r5, r3
 801113e:	f805 2c01 	strb.w	r2, [r5, #-1]
 8011142:	46ab      	mov	fp, r5
 8011144:	f000 8127 	beq.w	8011396 <_dtoa_r+0xee6>
 8011148:	4631      	mov	r1, r6
 801114a:	220a      	movs	r2, #10
 801114c:	2300      	movs	r3, #0
 801114e:	4620      	mov	r0, r4
 8011150:	f000 fd56 	bl	8011c00 <__multadd>
 8011154:	45c8      	cmp	r8, r9
 8011156:	4606      	mov	r6, r0
 8011158:	4641      	mov	r1, r8
 801115a:	4620      	mov	r0, r4
 801115c:	f04f 020a 	mov.w	r2, #10
 8011160:	f04f 0300 	mov.w	r3, #0
 8011164:	d1a0      	bne.n	80110a8 <_dtoa_r+0xbf8>
 8011166:	f000 fd4b 	bl	8011c00 <__multadd>
 801116a:	4680      	mov	r8, r0
 801116c:	4681      	mov	r9, r0
 801116e:	e7a5      	b.n	80110bc <_dtoa_r+0xc0c>
 8011170:	2201      	movs	r2, #1
 8011172:	e7c5      	b.n	8011100 <_dtoa_r+0xc50>
 8011174:	2601      	movs	r6, #1
 8011176:	960d      	str	r6, [sp, #52]	; 0x34
 8011178:	e4a2      	b.n	8010ac0 <_dtoa_r+0x610>
 801117a:	2e0e      	cmp	r6, #14
 801117c:	bf8c      	ite	hi
 801117e:	2300      	movhi	r3, #0
 8011180:	2301      	movls	r3, #1
 8011182:	2100      	movs	r1, #0
 8011184:	401d      	ands	r5, r3
 8011186:	6461      	str	r1, [r4, #68]	; 0x44
 8011188:	e4b9      	b.n	8010afe <_dtoa_r+0x64e>
 801118a:	2301      	movs	r3, #1
 801118c:	930e      	str	r3, [sp, #56]	; 0x38
 801118e:	9309      	str	r3, [sp, #36]	; 0x24
 8011190:	9305      	str	r3, [sp, #20]
 8011192:	e7f6      	b.n	8011182 <_dtoa_r+0xcd2>
 8011194:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8011196:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011198:	4620      	mov	r0, r4
 801119a:	f000 fecb 	bl	8011f34 <__pow5mult>
 801119e:	900b      	str	r0, [sp, #44]	; 0x2c
 80111a0:	f7ff bbaa 	b.w	80108f8 <_dtoa_r+0x448>
 80111a4:	f8dd 901c 	ldr.w	r9, [sp, #28]
 80111a8:	9507      	str	r5, [sp, #28]
 80111aa:	e422      	b.n	80109f2 <_dtoa_r+0x542>
 80111ac:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 80111b0:	f04f 0802 	mov.w	r8, #2
 80111b4:	e4ec      	b.n	8010b90 <_dtoa_r+0x6e0>
 80111b6:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80111b8:	2d00      	cmp	r5, #0
 80111ba:	f43f adc2 	beq.w	8010d42 <_dtoa_r+0x892>
 80111be:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 80111c0:	2d00      	cmp	r5, #0
 80111c2:	f77f ae51 	ble.w	8010e68 <_dtoa_r+0x9b8>
 80111c6:	2300      	movs	r3, #0
 80111c8:	2200      	movs	r2, #0
 80111ca:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80111ce:	4630      	mov	r0, r6
 80111d0:	4639      	mov	r1, r7
 80111d2:	f7fa fb91 	bl	800b8f8 <__aeabi_dmul>
 80111d6:	4606      	mov	r6, r0
 80111d8:	f108 0001 	add.w	r0, r8, #1
 80111dc:	460f      	mov	r7, r1
 80111de:	f7fa fb25 	bl	800b82c <__aeabi_i2d>
 80111e2:	4602      	mov	r2, r0
 80111e4:	460b      	mov	r3, r1
 80111e6:	4630      	mov	r0, r6
 80111e8:	4639      	mov	r1, r7
 80111ea:	f7fa fb85 	bl	800b8f8 <__aeabi_dmul>
 80111ee:	2300      	movs	r3, #0
 80111f0:	2200      	movs	r2, #0
 80111f2:	f2c4 031c 	movt	r3, #16412	; 0x401c
 80111f6:	f7fa f9cd 	bl	800b594 <__adddf3>
 80111fa:	9d04      	ldr	r5, [sp, #16]
 80111fc:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
 8011200:	3d01      	subs	r5, #1
 8011202:	4680      	mov	r8, r0
 8011204:	9516      	str	r5, [sp, #88]	; 0x58
 8011206:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 801120a:	e4e6      	b.n	8010bda <_dtoa_r+0x72a>
 801120c:	9d16      	ldr	r5, [sp, #88]	; 0x58
 801120e:	9207      	str	r2, [sp, #28]
 8011210:	2230      	movs	r2, #48	; 0x30
 8011212:	f889 2000 	strb.w	r2, [r9]
 8011216:	3501      	adds	r5, #1
 8011218:	2231      	movs	r2, #49	; 0x31
 801121a:	9504      	str	r5, [sp, #16]
 801121c:	701a      	strb	r2, [r3, #0]
 801121e:	f7ff bbe8 	b.w	80109f2 <_dtoa_r+0x542>
 8011222:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8011224:	4620      	mov	r0, r4
 8011226:	f000 fe85 	bl	8011f34 <__pow5mult>
 801122a:	900b      	str	r0, [sp, #44]	; 0x2c
 801122c:	f7ff bb64 	b.w	80108f8 <_dtoa_r+0x448>
 8011230:	2100      	movs	r1, #0
 8011232:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8011236:	2000      	movs	r0, #0
 8011238:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 801123c:	f7fa f9a8 	bl	800b590 <__aeabi_dsub>
 8011240:	4632      	mov	r2, r6
 8011242:	463b      	mov	r3, r7
 8011244:	f7fa fde8 	bl	800be18 <__aeabi_dcmpgt>
 8011248:	2800      	cmp	r0, #0
 801124a:	f43f ae0d 	beq.w	8010e68 <_dtoa_r+0x9b8>
 801124e:	4653      	mov	r3, sl
 8011250:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8011254:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 8011258:	2a30      	cmp	r2, #48	; 0x30
 801125a:	d0f8      	beq.n	801124e <_dtoa_r+0xd9e>
 801125c:	9d16      	ldr	r5, [sp, #88]	; 0x58
 801125e:	f8dd 901c 	ldr.w	r9, [sp, #28]
 8011262:	9504      	str	r5, [sp, #16]
 8011264:	9307      	str	r3, [sp, #28]
 8011266:	f7ff bbc4 	b.w	80109f2 <_dtoa_r+0x542>
 801126a:	f8dd e010 	ldr.w	lr, [sp, #16]
 801126e:	9907      	ldr	r1, [sp, #28]
 8011270:	f8cd b01c 	str.w	fp, [sp, #28]
 8011274:	2331      	movs	r3, #49	; 0x31
 8011276:	f10e 0e01 	add.w	lr, lr, #1
 801127a:	f8cd e010 	str.w	lr, [sp, #16]
 801127e:	700b      	strb	r3, [r1, #0]
 8011280:	4689      	mov	r9, r1
 8011282:	f7ff bba6 	b.w	80109d2 <_dtoa_r+0x522>
 8011286:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8011288:	2d00      	cmp	r5, #0
 801128a:	d06b      	beq.n	8011364 <_dtoa_r+0xeb4>
 801128c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8011290:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8011292:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8011294:	e404      	b.n	8010aa0 <_dtoa_r+0x5f0>
 8011296:	2a00      	cmp	r2, #0
 8011298:	960b      	str	r6, [sp, #44]	; 0x2c
 801129a:	46cc      	mov	ip, r9
 801129c:	463e      	mov	r6, r7
 801129e:	9f05      	ldr	r7, [sp, #20]
 80112a0:	dd13      	ble.n	80112ca <_dtoa_r+0xe1a>
 80112a2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80112a4:	f8cd 9004 	str.w	r9, [sp, #4]
 80112a8:	2201      	movs	r2, #1
 80112aa:	4620      	mov	r0, r4
 80112ac:	f000 fe92 	bl	8011fd4 <__lshift>
 80112b0:	4631      	mov	r1, r6
 80112b2:	900b      	str	r0, [sp, #44]	; 0x2c
 80112b4:	f000 feec 	bl	8012090 <__mcmp>
 80112b8:	2800      	cmp	r0, #0
 80112ba:	f8dd c004 	ldr.w	ip, [sp, #4]
 80112be:	f340 8084 	ble.w	80113ca <_dtoa_r+0xf1a>
 80112c2:	2f39      	cmp	r7, #57	; 0x39
 80112c4:	d06d      	beq.n	80113a2 <_dtoa_r+0xef2>
 80112c6:	f10a 0731 	add.w	r7, sl, #49	; 0x31
 80112ca:	9b08      	ldr	r3, [sp, #32]
 80112cc:	f8dd 901c 	ldr.w	r9, [sp, #28]
 80112d0:	701f      	strb	r7, [r3, #0]
 80112d2:	1c59      	adds	r1, r3, #1
 80112d4:	4645      	mov	r5, r8
 80112d6:	9107      	str	r1, [sp, #28]
 80112d8:	46e0      	mov	r8, ip
 80112da:	f7ff bb7a 	b.w	80109d2 <_dtoa_r+0x522>
 80112de:	f8cd 9000 	str.w	r9, [sp]
 80112e2:	9d00      	ldr	r5, [sp, #0]
 80112e4:	f8dd 901c 	ldr.w	r9, [sp, #28]
 80112e8:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 80112ea:	9507      	str	r5, [sp, #28]
 80112ec:	462a      	mov	r2, r5
 80112ee:	f7ff bac1 	b.w	8010874 <_dtoa_r+0x3c4>
 80112f2:	d102      	bne.n	80112fa <_dtoa_r+0xe4a>
 80112f4:	07fb      	lsls	r3, r7, #31
 80112f6:	f53f ad8e 	bmi.w	8010e16 <_dtoa_r+0x966>
 80112fa:	465b      	mov	r3, fp
 80112fc:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8011300:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 8011304:	2a30      	cmp	r2, #48	; 0x30
 8011306:	d0f8      	beq.n	80112fa <_dtoa_r+0xe4a>
 8011308:	f8dd 901c 	ldr.w	r9, [sp, #28]
 801130c:	9307      	str	r3, [sp, #28]
 801130e:	f7ff bb60 	b.w	80109d2 <_dtoa_r+0x522>
 8011312:	2600      	movs	r6, #0
 8011314:	e542      	b.n	8010d9c <_dtoa_r+0x8ec>
 8011316:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801131a:	4632      	mov	r2, r6
 801131c:	463b      	mov	r3, r7
 801131e:	f7fa fd53 	bl	800bdc8 <__aeabi_dcmpeq>
 8011322:	2800      	cmp	r0, #0
 8011324:	f43f af3e 	beq.w	80111a4 <_dtoa_r+0xcf4>
 8011328:	f018 0f01 	tst.w	r8, #1
 801132c:	f8dd 901c 	ldr.w	r9, [sp, #28]
 8011330:	f43f af3a 	beq.w	80111a8 <_dtoa_r+0xcf8>
 8011334:	f7ff ba91 	b.w	801085a <_dtoa_r+0x3aa>
 8011338:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801133c:	4620      	mov	r0, r4
 801133e:	f000 fc2f 	bl	8011ba0 <_Balloc>
 8011342:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8011346:	1c9a      	adds	r2, r3, #2
 8011348:	4605      	mov	r5, r0
 801134a:	0092      	lsls	r2, r2, #2
 801134c:	f108 010c 	add.w	r1, r8, #12
 8011350:	300c      	adds	r0, #12
 8011352:	f7fa fd8b 	bl	800be6c <memcpy>
 8011356:	4620      	mov	r0, r4
 8011358:	4629      	mov	r1, r5
 801135a:	2201      	movs	r2, #1
 801135c:	f000 fe3a 	bl	8011fd4 <__lshift>
 8011360:	4684      	mov	ip, r0
 8011362:	e692      	b.n	801108a <_dtoa_r+0xbda>
 8011364:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8011366:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8011368:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 801136a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801136e:	f7ff bb97 	b.w	8010aa0 <_dtoa_r+0x5f0>
 8011372:	960b      	str	r6, [sp, #44]	; 0x2c
 8011374:	463e      	mov	r6, r7
 8011376:	9f05      	ldr	r7, [sp, #20]
 8011378:	2f39      	cmp	r7, #57	; 0x39
 801137a:	46cc      	mov	ip, r9
 801137c:	d011      	beq.n	80113a2 <_dtoa_r+0xef2>
 801137e:	9908      	ldr	r1, [sp, #32]
 8011380:	9d08      	ldr	r5, [sp, #32]
 8011382:	f8dd 901c 	ldr.w	r9, [sp, #28]
 8011386:	3701      	adds	r7, #1
 8011388:	3101      	adds	r1, #1
 801138a:	702f      	strb	r7, [r5, #0]
 801138c:	9107      	str	r1, [sp, #28]
 801138e:	4645      	mov	r5, r8
 8011390:	46e0      	mov	r8, ip
 8011392:	f7ff bb1e 	b.w	80109d2 <_dtoa_r+0x522>
 8011396:	960b      	str	r6, [sp, #44]	; 0x2c
 8011398:	4645      	mov	r5, r8
 801139a:	463e      	mov	r6, r7
 801139c:	46c8      	mov	r8, r9
 801139e:	9f05      	ldr	r7, [sp, #20]
 80113a0:	e52d      	b.n	8010dfe <_dtoa_r+0x94e>
 80113a2:	9b08      	ldr	r3, [sp, #32]
 80113a4:	9907      	ldr	r1, [sp, #28]
 80113a6:	2239      	movs	r2, #57	; 0x39
 80113a8:	4645      	mov	r5, r8
 80113aa:	701a      	strb	r2, [r3, #0]
 80113ac:	46e0      	mov	r8, ip
 80113ae:	f103 0b01 	add.w	fp, r3, #1
 80113b2:	e53a      	b.n	8010e2a <_dtoa_r+0x97a>
 80113b4:	960b      	str	r6, [sp, #44]	; 0x2c
 80113b6:	463e      	mov	r6, r7
 80113b8:	9f05      	ldr	r7, [sp, #20]
 80113ba:	2f39      	cmp	r7, #57	; 0x39
 80113bc:	46cc      	mov	ip, r9
 80113be:	d0f0      	beq.n	80113a2 <_dtoa_r+0xef2>
 80113c0:	f1bb 0f00 	cmp.w	fp, #0
 80113c4:	f73f af7f 	bgt.w	80112c6 <_dtoa_r+0xe16>
 80113c8:	e77f      	b.n	80112ca <_dtoa_r+0xe1a>
 80113ca:	f47f af7e 	bne.w	80112ca <_dtoa_r+0xe1a>
 80113ce:	07fa      	lsls	r2, r7, #31
 80113d0:	f57f af7b 	bpl.w	80112ca <_dtoa_r+0xe1a>
 80113d4:	e775      	b.n	80112c2 <_dtoa_r+0xe12>
 80113d6:	f04f 0802 	mov.w	r8, #2
 80113da:	f7ff bbd9 	b.w	8010b90 <_dtoa_r+0x6e0>
 80113de:	9e00      	ldr	r6, [sp, #0]
 80113e0:	f8dd 901c 	ldr.w	r9, [sp, #28]
 80113e4:	9607      	str	r6, [sp, #28]
 80113e6:	4632      	mov	r2, r6
 80113e8:	f7ff ba44 	b.w	8010874 <_dtoa_r+0x3c4>
 80113ec:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 80113ee:	9509      	str	r5, [sp, #36]	; 0x24
 80113f0:	f7ff bad2 	b.w	8010998 <_dtoa_r+0x4e8>
 80113f4:	f43f aaae 	beq.w	8010954 <_dtoa_r+0x4a4>
 80113f8:	f1c3 033c 	rsb	r3, r3, #60	; 0x3c
 80113fc:	e521      	b.n	8010e42 <_dtoa_r+0x992>
 80113fe:	bf00      	nop

08011400 <_fclose_r>:
 8011400:	b570      	push	{r4, r5, r6, lr}
 8011402:	460c      	mov	r4, r1
 8011404:	4605      	mov	r5, r0
 8011406:	b131      	cbz	r1, 8011416 <_fclose_r+0x16>
 8011408:	b110      	cbz	r0, 8011410 <_fclose_r+0x10>
 801140a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 801140c:	2b00      	cmp	r3, #0
 801140e:	d030      	beq.n	8011472 <_fclose_r+0x72>
 8011410:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011414:	b90b      	cbnz	r3, 801141a <_fclose_r+0x1a>
 8011416:	2000      	movs	r0, #0
 8011418:	bd70      	pop	{r4, r5, r6, pc}
 801141a:	4628      	mov	r0, r5
 801141c:	4621      	mov	r1, r4
 801141e:	f7fb fad5 	bl	800c9cc <_fflush_r>
 8011422:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8011424:	4606      	mov	r6, r0
 8011426:	b13b      	cbz	r3, 8011438 <_fclose_r+0x38>
 8011428:	4628      	mov	r0, r5
 801142a:	69e1      	ldr	r1, [r4, #28]
 801142c:	4798      	blx	r3
 801142e:	ea36 0620 	bics.w	r6, r6, r0, asr #32
 8011432:	bf28      	it	cs
 8011434:	f04f 36ff 	movcs.w	r6, #4294967295	; 0xffffffff
 8011438:	89a3      	ldrh	r3, [r4, #12]
 801143a:	061b      	lsls	r3, r3, #24
 801143c:	d41c      	bmi.n	8011478 <_fclose_r+0x78>
 801143e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8011440:	b141      	cbz	r1, 8011454 <_fclose_r+0x54>
 8011442:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8011446:	4299      	cmp	r1, r3
 8011448:	d002      	beq.n	8011450 <_fclose_r+0x50>
 801144a:	4628      	mov	r0, r5
 801144c:	f7fb fc96 	bl	800cd7c <_free_r>
 8011450:	2300      	movs	r3, #0
 8011452:	6323      	str	r3, [r4, #48]	; 0x30
 8011454:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8011456:	b121      	cbz	r1, 8011462 <_fclose_r+0x62>
 8011458:	4628      	mov	r0, r5
 801145a:	f7fb fc8f 	bl	800cd7c <_free_r>
 801145e:	2300      	movs	r3, #0
 8011460:	6463      	str	r3, [r4, #68]	; 0x44
 8011462:	f7fb fbcd 	bl	800cc00 <__sfp_lock_acquire>
 8011466:	2300      	movs	r3, #0
 8011468:	81a3      	strh	r3, [r4, #12]
 801146a:	f7fb fbcb 	bl	800cc04 <__sfp_lock_release>
 801146e:	4630      	mov	r0, r6
 8011470:	bd70      	pop	{r4, r5, r6, pc}
 8011472:	f7fb fb03 	bl	800ca7c <__sinit>
 8011476:	e7cb      	b.n	8011410 <_fclose_r+0x10>
 8011478:	4628      	mov	r0, r5
 801147a:	6921      	ldr	r1, [r4, #16]
 801147c:	f7fb fc7e 	bl	800cd7c <_free_r>
 8011480:	e7dd      	b.n	801143e <_fclose_r+0x3e>
 8011482:	bf00      	nop

08011484 <fclose>:
 8011484:	f240 5378 	movw	r3, #1400	; 0x578
 8011488:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801148c:	4601      	mov	r1, r0
 801148e:	6818      	ldr	r0, [r3, #0]
 8011490:	f7ff bfb6 	b.w	8011400 <_fclose_r>

08011494 <_fputwc_r>:
 8011494:	8993      	ldrh	r3, [r2, #12]
 8011496:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801149a:	460f      	mov	r7, r1
 801149c:	0499      	lsls	r1, r3, #18
 801149e:	4614      	mov	r4, r2
 80114a0:	bf5f      	itttt	pl
 80114a2:	6e52      	ldrpl	r2, [r2, #100]	; 0x64
 80114a4:	f443 5300 	orrpl.w	r3, r3, #8192	; 0x2000
 80114a8:	f442 5200 	orrpl.w	r2, r2, #8192	; 0x2000
 80114ac:	81a3      	strhpl	r3, [r4, #12]
 80114ae:	bf58      	it	pl
 80114b0:	6662      	strpl	r2, [r4, #100]	; 0x64
 80114b2:	b082      	sub	sp, #8
 80114b4:	4680      	mov	r8, r0
 80114b6:	f000 fa1d 	bl	80118f4 <__locale_mb_cur_max>
 80114ba:	2801      	cmp	r0, #1
 80114bc:	d03d      	beq.n	801153a <_fputwc_r+0xa6>
 80114be:	463a      	mov	r2, r7
 80114c0:	4640      	mov	r0, r8
 80114c2:	a901      	add	r1, sp, #4
 80114c4:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 80114c8:	f001 f8da 	bl	8012680 <_wcrtomb_r>
 80114cc:	1c42      	adds	r2, r0, #1
 80114ce:	4606      	mov	r6, r0
 80114d0:	d02c      	beq.n	801152c <_fputwc_r+0x98>
 80114d2:	f89d 1004 	ldrb.w	r1, [sp, #4]
 80114d6:	2800      	cmp	r0, #0
 80114d8:	d037      	beq.n	801154a <_fputwc_r+0xb6>
 80114da:	2500      	movs	r5, #0
 80114dc:	e009      	b.n	80114f2 <_fputwc_r+0x5e>
 80114de:	6823      	ldr	r3, [r4, #0]
 80114e0:	7019      	strb	r1, [r3, #0]
 80114e2:	6823      	ldr	r3, [r4, #0]
 80114e4:	3301      	adds	r3, #1
 80114e6:	6023      	str	r3, [r4, #0]
 80114e8:	3501      	adds	r5, #1
 80114ea:	42b5      	cmp	r5, r6
 80114ec:	d22d      	bcs.n	801154a <_fputwc_r+0xb6>
 80114ee:	ab01      	add	r3, sp, #4
 80114f0:	5ce9      	ldrb	r1, [r5, r3]
 80114f2:	68a3      	ldr	r3, [r4, #8]
 80114f4:	3b01      	subs	r3, #1
 80114f6:	2b00      	cmp	r3, #0
 80114f8:	60a3      	str	r3, [r4, #8]
 80114fa:	daf0      	bge.n	80114de <_fputwc_r+0x4a>
 80114fc:	69a2      	ldr	r2, [r4, #24]
 80114fe:	4293      	cmp	r3, r2
 8011500:	db05      	blt.n	801150e <_fputwc_r+0x7a>
 8011502:	6823      	ldr	r3, [r4, #0]
 8011504:	7019      	strb	r1, [r3, #0]
 8011506:	6823      	ldr	r3, [r4, #0]
 8011508:	7819      	ldrb	r1, [r3, #0]
 801150a:	290a      	cmp	r1, #10
 801150c:	d1ea      	bne.n	80114e4 <_fputwc_r+0x50>
 801150e:	4640      	mov	r0, r8
 8011510:	4622      	mov	r2, r4
 8011512:	f001 f859 	bl	80125c8 <__swbuf_r>
 8011516:	f1b0 33ff 	subs.w	r3, r0, #4294967295	; 0xffffffff
 801151a:	4258      	negs	r0, r3
 801151c:	4158      	adcs	r0, r3
 801151e:	2800      	cmp	r0, #0
 8011520:	d0e2      	beq.n	80114e8 <_fputwc_r+0x54>
 8011522:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011526:	b002      	add	sp, #8
 8011528:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801152c:	89a3      	ldrh	r3, [r4, #12]
 801152e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011532:	81a3      	strh	r3, [r4, #12]
 8011534:	b002      	add	sp, #8
 8011536:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801153a:	1e7b      	subs	r3, r7, #1
 801153c:	2bfe      	cmp	r3, #254	; 0xfe
 801153e:	d8be      	bhi.n	80114be <_fputwc_r+0x2a>
 8011540:	b2f9      	uxtb	r1, r7
 8011542:	4606      	mov	r6, r0
 8011544:	f88d 1004 	strb.w	r1, [sp, #4]
 8011548:	e7c7      	b.n	80114da <_fputwc_r+0x46>
 801154a:	4638      	mov	r0, r7
 801154c:	b002      	add	sp, #8
 801154e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011552:	bf00      	nop

08011554 <fputwc>:
 8011554:	f240 5378 	movw	r3, #1400	; 0x578
 8011558:	f2c2 0300 	movt	r3, #8192	; 0x2000
 801155c:	b570      	push	{r4, r5, r6, lr}
 801155e:	681c      	ldr	r4, [r3, #0]
 8011560:	4606      	mov	r6, r0
 8011562:	460d      	mov	r5, r1
 8011564:	b124      	cbz	r4, 8011570 <fputwc+0x1c>
 8011566:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8011568:	b913      	cbnz	r3, 8011570 <fputwc+0x1c>
 801156a:	4620      	mov	r0, r4
 801156c:	f7fb fa86 	bl	800ca7c <__sinit>
 8011570:	4620      	mov	r0, r4
 8011572:	4631      	mov	r1, r6
 8011574:	462a      	mov	r2, r5
 8011576:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801157a:	f7ff bf8b 	b.w	8011494 <_fputwc_r>
 801157e:	bf00      	nop

08011580 <__sfvwrite_r>:
 8011580:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011584:	6893      	ldr	r3, [r2, #8]
 8011586:	b083      	sub	sp, #12
 8011588:	4616      	mov	r6, r2
 801158a:	4681      	mov	r9, r0
 801158c:	460c      	mov	r4, r1
 801158e:	b33b      	cbz	r3, 80115e0 <__sfvwrite_r+0x60>
 8011590:	898b      	ldrh	r3, [r1, #12]
 8011592:	0719      	lsls	r1, r3, #28
 8011594:	d528      	bpl.n	80115e8 <__sfvwrite_r+0x68>
 8011596:	6922      	ldr	r2, [r4, #16]
 8011598:	b332      	cbz	r2, 80115e8 <__sfvwrite_r+0x68>
 801159a:	f003 0202 	and.w	r2, r3, #2
 801159e:	b292      	uxth	r2, r2
 80115a0:	6835      	ldr	r5, [r6, #0]
 80115a2:	2a00      	cmp	r2, #0
 80115a4:	d02e      	beq.n	8011604 <__sfvwrite_r+0x84>
 80115a6:	f04f 0a00 	mov.w	sl, #0
 80115aa:	f44f 4b7c 	mov.w	fp, #64512	; 0xfc00
 80115ae:	46d0      	mov	r8, sl
 80115b0:	f6c7 7bff 	movt	fp, #32767	; 0x7fff
 80115b4:	45d8      	cmp	r8, fp
 80115b6:	bf34      	ite	cc
 80115b8:	4643      	movcc	r3, r8
 80115ba:	465b      	movcs	r3, fp
 80115bc:	4652      	mov	r2, sl
 80115be:	4648      	mov	r0, r9
 80115c0:	f1b8 0f00 	cmp.w	r8, #0
 80115c4:	d04f      	beq.n	8011666 <__sfvwrite_r+0xe6>
 80115c6:	69e1      	ldr	r1, [r4, #28]
 80115c8:	6a67      	ldr	r7, [r4, #36]	; 0x24
 80115ca:	47b8      	blx	r7
 80115cc:	2800      	cmp	r0, #0
 80115ce:	dd56      	ble.n	801167e <__sfvwrite_r+0xfe>
 80115d0:	68b3      	ldr	r3, [r6, #8]
 80115d2:	1a1b      	subs	r3, r3, r0
 80115d4:	4482      	add	sl, r0
 80115d6:	ebc0 0808 	rsb	r8, r0, r8
 80115da:	60b3      	str	r3, [r6, #8]
 80115dc:	2b00      	cmp	r3, #0
 80115de:	d1e9      	bne.n	80115b4 <__sfvwrite_r+0x34>
 80115e0:	2000      	movs	r0, #0
 80115e2:	b003      	add	sp, #12
 80115e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80115e8:	4648      	mov	r0, r9
 80115ea:	4621      	mov	r1, r4
 80115ec:	f7fe fe52 	bl	8010294 <__swsetup_r>
 80115f0:	2800      	cmp	r0, #0
 80115f2:	f040 8147 	bne.w	8011884 <__sfvwrite_r+0x304>
 80115f6:	89a3      	ldrh	r3, [r4, #12]
 80115f8:	6835      	ldr	r5, [r6, #0]
 80115fa:	f003 0202 	and.w	r2, r3, #2
 80115fe:	b292      	uxth	r2, r2
 8011600:	2a00      	cmp	r2, #0
 8011602:	d1d0      	bne.n	80115a6 <__sfvwrite_r+0x26>
 8011604:	f013 0a01 	ands.w	sl, r3, #1
 8011608:	d142      	bne.n	8011690 <__sfvwrite_r+0x110>
 801160a:	46d0      	mov	r8, sl
 801160c:	f1b8 0f00 	cmp.w	r8, #0
 8011610:	d023      	beq.n	801165a <__sfvwrite_r+0xda>
 8011612:	059a      	lsls	r2, r3, #22
 8011614:	68a7      	ldr	r7, [r4, #8]
 8011616:	d576      	bpl.n	8011706 <__sfvwrite_r+0x186>
 8011618:	45b8      	cmp	r8, r7
 801161a:	f0c0 80a4 	bcc.w	8011766 <__sfvwrite_r+0x1e6>
 801161e:	f413 6f90 	tst.w	r3, #1152	; 0x480
 8011622:	f040 80b2 	bne.w	801178a <__sfvwrite_r+0x20a>
 8011626:	6820      	ldr	r0, [r4, #0]
 8011628:	46bb      	mov	fp, r7
 801162a:	4651      	mov	r1, sl
 801162c:	465a      	mov	r2, fp
 801162e:	f000 fa55 	bl	8011adc <memmove>
 8011632:	68a2      	ldr	r2, [r4, #8]
 8011634:	6821      	ldr	r1, [r4, #0]
 8011636:	1bd2      	subs	r2, r2, r7
 8011638:	eb01 030b 	add.w	r3, r1, fp
 801163c:	60a2      	str	r2, [r4, #8]
 801163e:	6023      	str	r3, [r4, #0]
 8011640:	4642      	mov	r2, r8
 8011642:	68b3      	ldr	r3, [r6, #8]
 8011644:	1a9b      	subs	r3, r3, r2
 8011646:	4492      	add	sl, r2
 8011648:	ebc2 0808 	rsb	r8, r2, r8
 801164c:	60b3      	str	r3, [r6, #8]
 801164e:	2b00      	cmp	r3, #0
 8011650:	d0c6      	beq.n	80115e0 <__sfvwrite_r+0x60>
 8011652:	89a3      	ldrh	r3, [r4, #12]
 8011654:	f1b8 0f00 	cmp.w	r8, #0
 8011658:	d1db      	bne.n	8011612 <__sfvwrite_r+0x92>
 801165a:	f8d5 a000 	ldr.w	sl, [r5]
 801165e:	f8d5 8004 	ldr.w	r8, [r5, #4]
 8011662:	3508      	adds	r5, #8
 8011664:	e7d2      	b.n	801160c <__sfvwrite_r+0x8c>
 8011666:	f8d5 a000 	ldr.w	sl, [r5]
 801166a:	f8d5 8004 	ldr.w	r8, [r5, #4]
 801166e:	3508      	adds	r5, #8
 8011670:	e7a0      	b.n	80115b4 <__sfvwrite_r+0x34>
 8011672:	4648      	mov	r0, r9
 8011674:	4621      	mov	r1, r4
 8011676:	f7fb f9a9 	bl	800c9cc <_fflush_r>
 801167a:	2800      	cmp	r0, #0
 801167c:	d059      	beq.n	8011732 <__sfvwrite_r+0x1b2>
 801167e:	89a3      	ldrh	r3, [r4, #12]
 8011680:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011684:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011688:	81a3      	strh	r3, [r4, #12]
 801168a:	b003      	add	sp, #12
 801168c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011690:	4692      	mov	sl, r2
 8011692:	9201      	str	r2, [sp, #4]
 8011694:	4693      	mov	fp, r2
 8011696:	4690      	mov	r8, r2
 8011698:	f1b8 0f00 	cmp.w	r8, #0
 801169c:	d02b      	beq.n	80116f6 <__sfvwrite_r+0x176>
 801169e:	9f01      	ldr	r7, [sp, #4]
 80116a0:	2f00      	cmp	r7, #0
 80116a2:	d064      	beq.n	801176e <__sfvwrite_r+0x1ee>
 80116a4:	6820      	ldr	r0, [r4, #0]
 80116a6:	6921      	ldr	r1, [r4, #16]
 80116a8:	f8d4 c008 	ldr.w	ip, [r4, #8]
 80116ac:	6962      	ldr	r2, [r4, #20]
 80116ae:	45c2      	cmp	sl, r8
 80116b0:	bf34      	ite	cc
 80116b2:	4653      	movcc	r3, sl
 80116b4:	4643      	movcs	r3, r8
 80116b6:	4288      	cmp	r0, r1
 80116b8:	461f      	mov	r7, r3
 80116ba:	d903      	bls.n	80116c4 <__sfvwrite_r+0x144>
 80116bc:	4494      	add	ip, r2
 80116be:	4563      	cmp	r3, ip
 80116c0:	f300 80ae 	bgt.w	8011820 <__sfvwrite_r+0x2a0>
 80116c4:	4293      	cmp	r3, r2
 80116c6:	db36      	blt.n	8011736 <__sfvwrite_r+0x1b6>
 80116c8:	4613      	mov	r3, r2
 80116ca:	6a67      	ldr	r7, [r4, #36]	; 0x24
 80116cc:	69e1      	ldr	r1, [r4, #28]
 80116ce:	4648      	mov	r0, r9
 80116d0:	465a      	mov	r2, fp
 80116d2:	47b8      	blx	r7
 80116d4:	1e07      	subs	r7, r0, #0
 80116d6:	ddd2      	ble.n	801167e <__sfvwrite_r+0xfe>
 80116d8:	ebba 0a07 	subs.w	sl, sl, r7
 80116dc:	d03a      	beq.n	8011754 <__sfvwrite_r+0x1d4>
 80116de:	68b3      	ldr	r3, [r6, #8]
 80116e0:	1bdb      	subs	r3, r3, r7
 80116e2:	44bb      	add	fp, r7
 80116e4:	ebc7 0808 	rsb	r8, r7, r8
 80116e8:	60b3      	str	r3, [r6, #8]
 80116ea:	2b00      	cmp	r3, #0
 80116ec:	f43f af78 	beq.w	80115e0 <__sfvwrite_r+0x60>
 80116f0:	f1b8 0f00 	cmp.w	r8, #0
 80116f4:	d1d3      	bne.n	801169e <__sfvwrite_r+0x11e>
 80116f6:	2700      	movs	r7, #0
 80116f8:	f8d5 b000 	ldr.w	fp, [r5]
 80116fc:	f8d5 8004 	ldr.w	r8, [r5, #4]
 8011700:	9701      	str	r7, [sp, #4]
 8011702:	3508      	adds	r5, #8
 8011704:	e7c8      	b.n	8011698 <__sfvwrite_r+0x118>
 8011706:	6820      	ldr	r0, [r4, #0]
 8011708:	6923      	ldr	r3, [r4, #16]
 801170a:	4298      	cmp	r0, r3
 801170c:	d802      	bhi.n	8011714 <__sfvwrite_r+0x194>
 801170e:	6963      	ldr	r3, [r4, #20]
 8011710:	4598      	cmp	r8, r3
 8011712:	d272      	bcs.n	80117fa <__sfvwrite_r+0x27a>
 8011714:	45b8      	cmp	r8, r7
 8011716:	bf38      	it	cc
 8011718:	4647      	movcc	r7, r8
 801171a:	463a      	mov	r2, r7
 801171c:	4651      	mov	r1, sl
 801171e:	f000 f9dd 	bl	8011adc <memmove>
 8011722:	68a3      	ldr	r3, [r4, #8]
 8011724:	6822      	ldr	r2, [r4, #0]
 8011726:	1bdb      	subs	r3, r3, r7
 8011728:	443a      	add	r2, r7
 801172a:	60a3      	str	r3, [r4, #8]
 801172c:	6022      	str	r2, [r4, #0]
 801172e:	2b00      	cmp	r3, #0
 8011730:	d09f      	beq.n	8011672 <__sfvwrite_r+0xf2>
 8011732:	463a      	mov	r2, r7
 8011734:	e785      	b.n	8011642 <__sfvwrite_r+0xc2>
 8011736:	461a      	mov	r2, r3
 8011738:	4659      	mov	r1, fp
 801173a:	9300      	str	r3, [sp, #0]
 801173c:	f000 f9ce 	bl	8011adc <memmove>
 8011740:	9b00      	ldr	r3, [sp, #0]
 8011742:	68a1      	ldr	r1, [r4, #8]
 8011744:	6822      	ldr	r2, [r4, #0]
 8011746:	1ac9      	subs	r1, r1, r3
 8011748:	ebba 0a07 	subs.w	sl, sl, r7
 801174c:	4413      	add	r3, r2
 801174e:	60a1      	str	r1, [r4, #8]
 8011750:	6023      	str	r3, [r4, #0]
 8011752:	d1c4      	bne.n	80116de <__sfvwrite_r+0x15e>
 8011754:	4648      	mov	r0, r9
 8011756:	4621      	mov	r1, r4
 8011758:	f7fb f938 	bl	800c9cc <_fflush_r>
 801175c:	2800      	cmp	r0, #0
 801175e:	d18e      	bne.n	801167e <__sfvwrite_r+0xfe>
 8011760:	f8cd a004 	str.w	sl, [sp, #4]
 8011764:	e7bb      	b.n	80116de <__sfvwrite_r+0x15e>
 8011766:	6820      	ldr	r0, [r4, #0]
 8011768:	4647      	mov	r7, r8
 801176a:	46c3      	mov	fp, r8
 801176c:	e75d      	b.n	801162a <__sfvwrite_r+0xaa>
 801176e:	4658      	mov	r0, fp
 8011770:	210a      	movs	r1, #10
 8011772:	4642      	mov	r2, r8
 8011774:	f000 f96a 	bl	8011a4c <memchr>
 8011778:	2800      	cmp	r0, #0
 801177a:	d07e      	beq.n	801187a <__sfvwrite_r+0x2fa>
 801177c:	f100 0a01 	add.w	sl, r0, #1
 8011780:	2701      	movs	r7, #1
 8011782:	ebcb 0a0a 	rsb	sl, fp, sl
 8011786:	9701      	str	r7, [sp, #4]
 8011788:	e78c      	b.n	80116a4 <__sfvwrite_r+0x124>
 801178a:	6822      	ldr	r2, [r4, #0]
 801178c:	6921      	ldr	r1, [r4, #16]
 801178e:	6967      	ldr	r7, [r4, #20]
 8011790:	ebc1 0c02 	rsb	ip, r1, r2
 8011794:	eb07 0747 	add.w	r7, r7, r7, lsl #1
 8011798:	f10c 0201 	add.w	r2, ip, #1
 801179c:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
 80117a0:	4442      	add	r2, r8
 80117a2:	107f      	asrs	r7, r7, #1
 80117a4:	4297      	cmp	r7, r2
 80117a6:	bf34      	ite	cc
 80117a8:	4617      	movcc	r7, r2
 80117aa:	463a      	movcs	r2, r7
 80117ac:	055b      	lsls	r3, r3, #21
 80117ae:	d54d      	bpl.n	801184c <__sfvwrite_r+0x2cc>
 80117b0:	4611      	mov	r1, r2
 80117b2:	4648      	mov	r0, r9
 80117b4:	f8cd c000 	str.w	ip, [sp]
 80117b8:	f7fb fc7e 	bl	800d0b8 <_malloc_r>
 80117bc:	f8dd c000 	ldr.w	ip, [sp]
 80117c0:	4683      	mov	fp, r0
 80117c2:	2800      	cmp	r0, #0
 80117c4:	d061      	beq.n	801188a <__sfvwrite_r+0x30a>
 80117c6:	4662      	mov	r2, ip
 80117c8:	6921      	ldr	r1, [r4, #16]
 80117ca:	f8cd c000 	str.w	ip, [sp]
 80117ce:	f7fa fb4d 	bl	800be6c <memcpy>
 80117d2:	89a2      	ldrh	r2, [r4, #12]
 80117d4:	f8dd c000 	ldr.w	ip, [sp]
 80117d8:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 80117dc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80117e0:	81a2      	strh	r2, [r4, #12]
 80117e2:	eb0b 000c 	add.w	r0, fp, ip
 80117e6:	ebcc 0207 	rsb	r2, ip, r7
 80117ea:	f8c4 b010 	str.w	fp, [r4, #16]
 80117ee:	6167      	str	r7, [r4, #20]
 80117f0:	6020      	str	r0, [r4, #0]
 80117f2:	60a2      	str	r2, [r4, #8]
 80117f4:	4647      	mov	r7, r8
 80117f6:	46c3      	mov	fp, r8
 80117f8:	e717      	b.n	801162a <__sfvwrite_r+0xaa>
 80117fa:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 80117fe:	4590      	cmp	r8, r2
 8011800:	bf38      	it	cc
 8011802:	4642      	movcc	r2, r8
 8011804:	fb92 f2f3 	sdiv	r2, r2, r3
 8011808:	fb02 f303 	mul.w	r3, r2, r3
 801180c:	6a67      	ldr	r7, [r4, #36]	; 0x24
 801180e:	69e1      	ldr	r1, [r4, #28]
 8011810:	4648      	mov	r0, r9
 8011812:	4652      	mov	r2, sl
 8011814:	47b8      	blx	r7
 8011816:	2800      	cmp	r0, #0
 8011818:	f77f af31 	ble.w	801167e <__sfvwrite_r+0xfe>
 801181c:	4602      	mov	r2, r0
 801181e:	e710      	b.n	8011642 <__sfvwrite_r+0xc2>
 8011820:	4662      	mov	r2, ip
 8011822:	4659      	mov	r1, fp
 8011824:	f8cd c000 	str.w	ip, [sp]
 8011828:	f000 f958 	bl	8011adc <memmove>
 801182c:	f8dd c000 	ldr.w	ip, [sp]
 8011830:	6823      	ldr	r3, [r4, #0]
 8011832:	4463      	add	r3, ip
 8011834:	6023      	str	r3, [r4, #0]
 8011836:	4648      	mov	r0, r9
 8011838:	4621      	mov	r1, r4
 801183a:	f7fb f8c7 	bl	800c9cc <_fflush_r>
 801183e:	f8dd c000 	ldr.w	ip, [sp]
 8011842:	2800      	cmp	r0, #0
 8011844:	f47f af1b 	bne.w	801167e <__sfvwrite_r+0xfe>
 8011848:	4667      	mov	r7, ip
 801184a:	e745      	b.n	80116d8 <__sfvwrite_r+0x158>
 801184c:	4648      	mov	r0, r9
 801184e:	f8cd c000 	str.w	ip, [sp]
 8011852:	f7fb ffc9 	bl	800d7e8 <_realloc_r>
 8011856:	f8dd c000 	ldr.w	ip, [sp]
 801185a:	4683      	mov	fp, r0
 801185c:	2800      	cmp	r0, #0
 801185e:	d1c0      	bne.n	80117e2 <__sfvwrite_r+0x262>
 8011860:	4648      	mov	r0, r9
 8011862:	6921      	ldr	r1, [r4, #16]
 8011864:	f7fb fa8a 	bl	800cd7c <_free_r>
 8011868:	89a3      	ldrh	r3, [r4, #12]
 801186a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801186e:	041b      	lsls	r3, r3, #16
 8011870:	220c      	movs	r2, #12
 8011872:	0c1b      	lsrs	r3, r3, #16
 8011874:	f8c9 2000 	str.w	r2, [r9]
 8011878:	e702      	b.n	8011680 <__sfvwrite_r+0x100>
 801187a:	2701      	movs	r7, #1
 801187c:	f108 0a01 	add.w	sl, r8, #1
 8011880:	9701      	str	r7, [sp, #4]
 8011882:	e70f      	b.n	80116a4 <__sfvwrite_r+0x124>
 8011884:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011888:	e6ab      	b.n	80115e2 <__sfvwrite_r+0x62>
 801188a:	230c      	movs	r3, #12
 801188c:	f8c9 3000 	str.w	r3, [r9]
 8011890:	89a3      	ldrh	r3, [r4, #12]
 8011892:	e6f5      	b.n	8011680 <__sfvwrite_r+0x100>

08011894 <_setlocale_r>:
 8011894:	b510      	push	{r4, lr}
 8011896:	4614      	mov	r4, r2
 8011898:	b13a      	cbz	r2, 80118aa <_setlocale_r+0x16>
 801189a:	f243 4184 	movw	r1, #13444	; 0x3484
 801189e:	f6c0 0101 	movt	r1, #2049	; 0x801
 80118a2:	4610      	mov	r0, r2
 80118a4:	f7fa fb7c 	bl	800bfa0 <strcmp>
 80118a8:	b920      	cbnz	r0, 80118b4 <_setlocale_r+0x20>
 80118aa:	f243 30e4 	movw	r0, #13284	; 0x33e4
 80118ae:	f6c0 0001 	movt	r0, #2049	; 0x801
 80118b2:	bd10      	pop	{r4, pc}
 80118b4:	f243 31e4 	movw	r1, #13284	; 0x33e4
 80118b8:	f6c0 0101 	movt	r1, #2049	; 0x801
 80118bc:	4620      	mov	r0, r4
 80118be:	f7fa fb6f 	bl	800bfa0 <strcmp>
 80118c2:	2800      	cmp	r0, #0
 80118c4:	d0f1      	beq.n	80118aa <_setlocale_r+0x16>
 80118c6:	f243 21ac 	movw	r1, #12972	; 0x32ac
 80118ca:	4620      	mov	r0, r4
 80118cc:	f6c0 0101 	movt	r1, #2049	; 0x801
 80118d0:	f7fa fb66 	bl	800bfa0 <strcmp>
 80118d4:	f243 33e4 	movw	r3, #13284	; 0x33e4
 80118d8:	f6c0 0301 	movt	r3, #2049	; 0x801
 80118dc:	2800      	cmp	r0, #0
 80118de:	bf0c      	ite	eq
 80118e0:	4618      	moveq	r0, r3
 80118e2:	2000      	movne	r0, #0
 80118e4:	bd10      	pop	{r4, pc}
 80118e6:	bf00      	nop

080118e8 <__locale_charset>:
 80118e8:	f640 10e4 	movw	r0, #2532	; 0x9e4
 80118ec:	f2c2 0000 	movt	r0, #8192	; 0x2000
 80118f0:	4770      	bx	lr
 80118f2:	bf00      	nop

080118f4 <__locale_mb_cur_max>:
 80118f4:	f640 2304 	movw	r3, #2564	; 0xa04
 80118f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80118fc:	6818      	ldr	r0, [r3, #0]
 80118fe:	4770      	bx	lr

08011900 <__locale_msgcharset>:
 8011900:	f640 108c 	movw	r0, #2444	; 0x98c
 8011904:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8011908:	4770      	bx	lr
 801190a:	bf00      	nop

0801190c <__locale_cjk_lang>:
 801190c:	2000      	movs	r0, #0
 801190e:	4770      	bx	lr

08011910 <_localeconv_r>:
 8011910:	f640 10ac 	movw	r0, #2476	; 0x9ac
 8011914:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8011918:	4770      	bx	lr
 801191a:	bf00      	nop

0801191c <setlocale>:
 801191c:	f240 5378 	movw	r3, #1400	; 0x578
 8011920:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8011924:	460a      	mov	r2, r1
 8011926:	4601      	mov	r1, r0
 8011928:	6818      	ldr	r0, [r3, #0]
 801192a:	f7ff bfb3 	b.w	8011894 <_setlocale_r>
 801192e:	bf00      	nop

08011930 <localeconv>:
 8011930:	f640 10ac 	movw	r0, #2476	; 0x9ac
 8011934:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8011938:	4770      	bx	lr
 801193a:	bf00      	nop

0801193c <_lseek_r>:
 801193c:	b570      	push	{r4, r5, r6, lr}
 801193e:	f641 14d0 	movw	r4, #6608	; 0x19d0
 8011942:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8011946:	4606      	mov	r6, r0
 8011948:	2500      	movs	r5, #0
 801194a:	4608      	mov	r0, r1
 801194c:	4611      	mov	r1, r2
 801194e:	461a      	mov	r2, r3
 8011950:	6025      	str	r5, [r4, #0]
 8011952:	f7f6 fe27 	bl	80085a4 <_lseek>
 8011956:	1c43      	adds	r3, r0, #1
 8011958:	d000      	beq.n	801195c <_lseek_r+0x20>
 801195a:	bd70      	pop	{r4, r5, r6, pc}
 801195c:	6823      	ldr	r3, [r4, #0]
 801195e:	2b00      	cmp	r3, #0
 8011960:	d0fb      	beq.n	801195a <_lseek_r+0x1e>
 8011962:	6033      	str	r3, [r6, #0]
 8011964:	bd70      	pop	{r4, r5, r6, pc}
 8011966:	bf00      	nop

08011968 <__smakebuf_r>:
 8011968:	b5f0      	push	{r4, r5, r6, r7, lr}
 801196a:	898b      	ldrh	r3, [r1, #12]
 801196c:	b29a      	uxth	r2, r3
 801196e:	0796      	lsls	r6, r2, #30
 8011970:	b091      	sub	sp, #68	; 0x44
 8011972:	460c      	mov	r4, r1
 8011974:	4605      	mov	r5, r0
 8011976:	d43a      	bmi.n	80119ee <__smakebuf_r+0x86>
 8011978:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801197c:	2900      	cmp	r1, #0
 801197e:	db17      	blt.n	80119b0 <__smakebuf_r+0x48>
 8011980:	aa01      	add	r2, sp, #4
 8011982:	f000 ff2d 	bl	80127e0 <_fstat_r>
 8011986:	2800      	cmp	r0, #0
 8011988:	db10      	blt.n	80119ac <__smakebuf_r+0x44>
 801198a:	9b02      	ldr	r3, [sp, #8]
 801198c:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8011990:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
 8011994:	424f      	negs	r7, r1
 8011996:	414f      	adcs	r7, r1
 8011998:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 801199c:	d02f      	beq.n	80119fe <__smakebuf_r+0x96>
 801199e:	89a3      	ldrh	r3, [r4, #12]
 80119a0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80119a4:	81a3      	strh	r3, [r4, #12]
 80119a6:	f44f 6680 	mov.w	r6, #1024	; 0x400
 80119aa:	e00b      	b.n	80119c4 <__smakebuf_r+0x5c>
 80119ac:	89a3      	ldrh	r3, [r4, #12]
 80119ae:	b29a      	uxth	r2, r3
 80119b0:	f012 0f80 	tst.w	r2, #128	; 0x80
 80119b4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80119b8:	81a3      	strh	r3, [r4, #12]
 80119ba:	bf14      	ite	ne
 80119bc:	2640      	movne	r6, #64	; 0x40
 80119be:	f44f 6680 	moveq.w	r6, #1024	; 0x400
 80119c2:	2700      	movs	r7, #0
 80119c4:	4628      	mov	r0, r5
 80119c6:	4631      	mov	r1, r6
 80119c8:	f7fb fb76 	bl	800d0b8 <_malloc_r>
 80119cc:	2800      	cmp	r0, #0
 80119ce:	d030      	beq.n	8011a32 <__smakebuf_r+0xca>
 80119d0:	89a2      	ldrh	r2, [r4, #12]
 80119d2:	f64c 2329 	movw	r3, #51753	; 0xca29
 80119d6:	f6c0 0300 	movt	r3, #2048	; 0x800
 80119da:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80119de:	63eb      	str	r3, [r5, #60]	; 0x3c
 80119e0:	6020      	str	r0, [r4, #0]
 80119e2:	6120      	str	r0, [r4, #16]
 80119e4:	6166      	str	r6, [r4, #20]
 80119e6:	81a2      	strh	r2, [r4, #12]
 80119e8:	b9bf      	cbnz	r7, 8011a1a <__smakebuf_r+0xb2>
 80119ea:	b011      	add	sp, #68	; 0x44
 80119ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80119ee:	f101 0343 	add.w	r3, r1, #67	; 0x43
 80119f2:	2201      	movs	r2, #1
 80119f4:	600b      	str	r3, [r1, #0]
 80119f6:	610b      	str	r3, [r1, #16]
 80119f8:	614a      	str	r2, [r1, #20]
 80119fa:	b011      	add	sp, #68	; 0x44
 80119fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80119fe:	f64d 63e5 	movw	r3, #57061	; 0xdee5
 8011a02:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8011a04:	f6c0 0300 	movt	r3, #2048	; 0x800
 8011a08:	429a      	cmp	r2, r3
 8011a0a:	d1c8      	bne.n	801199e <__smakebuf_r+0x36>
 8011a0c:	89a3      	ldrh	r3, [r4, #12]
 8011a0e:	f44f 6680 	mov.w	r6, #1024	; 0x400
 8011a12:	4333      	orrs	r3, r6
 8011a14:	81a3      	strh	r3, [r4, #12]
 8011a16:	64e6      	str	r6, [r4, #76]	; 0x4c
 8011a18:	e7d4      	b.n	80119c4 <__smakebuf_r+0x5c>
 8011a1a:	4628      	mov	r0, r5
 8011a1c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011a20:	f000 fef2 	bl	8012808 <_isatty_r>
 8011a24:	2800      	cmp	r0, #0
 8011a26:	d0e0      	beq.n	80119ea <__smakebuf_r+0x82>
 8011a28:	89a3      	ldrh	r3, [r4, #12]
 8011a2a:	f043 0301 	orr.w	r3, r3, #1
 8011a2e:	81a3      	strh	r3, [r4, #12]
 8011a30:	e7db      	b.n	80119ea <__smakebuf_r+0x82>
 8011a32:	89a3      	ldrh	r3, [r4, #12]
 8011a34:	059a      	lsls	r2, r3, #22
 8011a36:	d4d8      	bmi.n	80119ea <__smakebuf_r+0x82>
 8011a38:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8011a3c:	f043 0302 	orr.w	r3, r3, #2
 8011a40:	2101      	movs	r1, #1
 8011a42:	81a3      	strh	r3, [r4, #12]
 8011a44:	6022      	str	r2, [r4, #0]
 8011a46:	6122      	str	r2, [r4, #16]
 8011a48:	6161      	str	r1, [r4, #20]
 8011a4a:	e7ce      	b.n	80119ea <__smakebuf_r+0x82>

08011a4c <memchr>:
 8011a4c:	0783      	lsls	r3, r0, #30
 8011a4e:	b470      	push	{r4, r5, r6}
 8011a50:	b2c9      	uxtb	r1, r1
 8011a52:	d03f      	beq.n	8011ad4 <memchr+0x88>
 8011a54:	1e54      	subs	r4, r2, #1
 8011a56:	b32a      	cbz	r2, 8011aa4 <memchr+0x58>
 8011a58:	7803      	ldrb	r3, [r0, #0]
 8011a5a:	428b      	cmp	r3, r1
 8011a5c:	d023      	beq.n	8011aa6 <memchr+0x5a>
 8011a5e:	1c43      	adds	r3, r0, #1
 8011a60:	e004      	b.n	8011a6c <memchr+0x20>
 8011a62:	b1fc      	cbz	r4, 8011aa4 <memchr+0x58>
 8011a64:	7804      	ldrb	r4, [r0, #0]
 8011a66:	428c      	cmp	r4, r1
 8011a68:	d01d      	beq.n	8011aa6 <memchr+0x5a>
 8011a6a:	4614      	mov	r4, r2
 8011a6c:	f013 0f03 	tst.w	r3, #3
 8011a70:	4618      	mov	r0, r3
 8011a72:	f104 32ff 	add.w	r2, r4, #4294967295	; 0xffffffff
 8011a76:	f103 0301 	add.w	r3, r3, #1
 8011a7a:	d1f2      	bne.n	8011a62 <memchr+0x16>
 8011a7c:	2c03      	cmp	r4, #3
 8011a7e:	d814      	bhi.n	8011aaa <memchr+0x5e>
 8011a80:	1e65      	subs	r5, r4, #1
 8011a82:	b34c      	cbz	r4, 8011ad8 <memchr+0x8c>
 8011a84:	7803      	ldrb	r3, [r0, #0]
 8011a86:	428b      	cmp	r3, r1
 8011a88:	d00d      	beq.n	8011aa6 <memchr+0x5a>
 8011a8a:	1c42      	adds	r2, r0, #1
 8011a8c:	2300      	movs	r3, #0
 8011a8e:	e002      	b.n	8011a96 <memchr+0x4a>
 8011a90:	7804      	ldrb	r4, [r0, #0]
 8011a92:	428c      	cmp	r4, r1
 8011a94:	d007      	beq.n	8011aa6 <memchr+0x5a>
 8011a96:	42ab      	cmp	r3, r5
 8011a98:	4610      	mov	r0, r2
 8011a9a:	f103 0301 	add.w	r3, r3, #1
 8011a9e:	f102 0201 	add.w	r2, r2, #1
 8011aa2:	d1f5      	bne.n	8011a90 <memchr+0x44>
 8011aa4:	2000      	movs	r0, #0
 8011aa6:	bc70      	pop	{r4, r5, r6}
 8011aa8:	4770      	bx	lr
 8011aaa:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
 8011aae:	4603      	mov	r3, r0
 8011ab0:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
 8011ab4:	4618      	mov	r0, r3
 8011ab6:	3304      	adds	r3, #4
 8011ab8:	6802      	ldr	r2, [r0, #0]
 8011aba:	4072      	eors	r2, r6
 8011abc:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
 8011ac0:	ea25 0202 	bic.w	r2, r5, r2
 8011ac4:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 8011ac8:	d1da      	bne.n	8011a80 <memchr+0x34>
 8011aca:	3c04      	subs	r4, #4
 8011acc:	2c03      	cmp	r4, #3
 8011ace:	4618      	mov	r0, r3
 8011ad0:	d8f0      	bhi.n	8011ab4 <memchr+0x68>
 8011ad2:	e7d5      	b.n	8011a80 <memchr+0x34>
 8011ad4:	4614      	mov	r4, r2
 8011ad6:	e7d1      	b.n	8011a7c <memchr+0x30>
 8011ad8:	4620      	mov	r0, r4
 8011ada:	e7e4      	b.n	8011aa6 <memchr+0x5a>

08011adc <memmove>:
 8011adc:	4288      	cmp	r0, r1
 8011ade:	b4f0      	push	{r4, r5, r6, r7}
 8011ae0:	d910      	bls.n	8011b04 <memmove+0x28>
 8011ae2:	188c      	adds	r4, r1, r2
 8011ae4:	42a0      	cmp	r0, r4
 8011ae6:	d20d      	bcs.n	8011b04 <memmove+0x28>
 8011ae8:	1885      	adds	r5, r0, r2
 8011aea:	1e53      	subs	r3, r2, #1
 8011aec:	b142      	cbz	r2, 8011b00 <memmove+0x24>
 8011aee:	4621      	mov	r1, r4
 8011af0:	462a      	mov	r2, r5
 8011af2:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
 8011af6:	3b01      	subs	r3, #1
 8011af8:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011afc:	1c5c      	adds	r4, r3, #1
 8011afe:	d1f8      	bne.n	8011af2 <memmove+0x16>
 8011b00:	bcf0      	pop	{r4, r5, r6, r7}
 8011b02:	4770      	bx	lr
 8011b04:	2a0f      	cmp	r2, #15
 8011b06:	d940      	bls.n	8011b8a <memmove+0xae>
 8011b08:	ea40 0301 	orr.w	r3, r0, r1
 8011b0c:	079b      	lsls	r3, r3, #30
 8011b0e:	d140      	bne.n	8011b92 <memmove+0xb6>
 8011b10:	f1a2 0710 	sub.w	r7, r2, #16
 8011b14:	093f      	lsrs	r7, r7, #4
 8011b16:	eb00 1607 	add.w	r6, r0, r7, lsl #4
 8011b1a:	3610      	adds	r6, #16
 8011b1c:	460c      	mov	r4, r1
 8011b1e:	4603      	mov	r3, r0
 8011b20:	6825      	ldr	r5, [r4, #0]
 8011b22:	601d      	str	r5, [r3, #0]
 8011b24:	6865      	ldr	r5, [r4, #4]
 8011b26:	605d      	str	r5, [r3, #4]
 8011b28:	68a5      	ldr	r5, [r4, #8]
 8011b2a:	609d      	str	r5, [r3, #8]
 8011b2c:	68e5      	ldr	r5, [r4, #12]
 8011b2e:	3310      	adds	r3, #16
 8011b30:	f843 5c04 	str.w	r5, [r3, #-4]
 8011b34:	42b3      	cmp	r3, r6
 8011b36:	f104 0410 	add.w	r4, r4, #16
 8011b3a:	d1f1      	bne.n	8011b20 <memmove+0x44>
 8011b3c:	1c7b      	adds	r3, r7, #1
 8011b3e:	f002 0c0f 	and.w	ip, r2, #15
 8011b42:	011b      	lsls	r3, r3, #4
 8011b44:	f1bc 0f03 	cmp.w	ip, #3
 8011b48:	4419      	add	r1, r3
 8011b4a:	4403      	add	r3, r0
 8011b4c:	d923      	bls.n	8011b96 <memmove+0xba>
 8011b4e:	460e      	mov	r6, r1
 8011b50:	461d      	mov	r5, r3
 8011b52:	4664      	mov	r4, ip
 8011b54:	f856 7b04 	ldr.w	r7, [r6], #4
 8011b58:	3c04      	subs	r4, #4
 8011b5a:	2c03      	cmp	r4, #3
 8011b5c:	f845 7b04 	str.w	r7, [r5], #4
 8011b60:	d8f8      	bhi.n	8011b54 <memmove+0x78>
 8011b62:	f1ac 0404 	sub.w	r4, ip, #4
 8011b66:	f024 0403 	bic.w	r4, r4, #3
 8011b6a:	3404      	adds	r4, #4
 8011b6c:	f002 0203 	and.w	r2, r2, #3
 8011b70:	4423      	add	r3, r4
 8011b72:	4421      	add	r1, r4
 8011b74:	2a00      	cmp	r2, #0
 8011b76:	d0c3      	beq.n	8011b00 <memmove+0x24>
 8011b78:	441a      	add	r2, r3
 8011b7a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011b7e:	f803 4b01 	strb.w	r4, [r3], #1
 8011b82:	4293      	cmp	r3, r2
 8011b84:	d1f9      	bne.n	8011b7a <memmove+0x9e>
 8011b86:	bcf0      	pop	{r4, r5, r6, r7}
 8011b88:	4770      	bx	lr
 8011b8a:	4603      	mov	r3, r0
 8011b8c:	2a00      	cmp	r2, #0
 8011b8e:	d1f3      	bne.n	8011b78 <memmove+0x9c>
 8011b90:	e7b6      	b.n	8011b00 <memmove+0x24>
 8011b92:	4603      	mov	r3, r0
 8011b94:	e7f0      	b.n	8011b78 <memmove+0x9c>
 8011b96:	4662      	mov	r2, ip
 8011b98:	2a00      	cmp	r2, #0
 8011b9a:	d1ed      	bne.n	8011b78 <memmove+0x9c>
 8011b9c:	e7b0      	b.n	8011b00 <memmove+0x24>
 8011b9e:	bf00      	nop

08011ba0 <_Balloc>:
 8011ba0:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 8011ba2:	b570      	push	{r4, r5, r6, lr}
 8011ba4:	4605      	mov	r5, r0
 8011ba6:	460c      	mov	r4, r1
 8011ba8:	b14a      	cbz	r2, 8011bbe <_Balloc+0x1e>
 8011baa:	f852 0024 	ldr.w	r0, [r2, r4, lsl #2]
 8011bae:	b180      	cbz	r0, 8011bd2 <_Balloc+0x32>
 8011bb0:	6801      	ldr	r1, [r0, #0]
 8011bb2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8011bb6:	2200      	movs	r2, #0
 8011bb8:	6102      	str	r2, [r0, #16]
 8011bba:	60c2      	str	r2, [r0, #12]
 8011bbc:	bd70      	pop	{r4, r5, r6, pc}
 8011bbe:	2221      	movs	r2, #33	; 0x21
 8011bc0:	2104      	movs	r1, #4
 8011bc2:	f000 fddd 	bl	8012780 <_calloc_r>
 8011bc6:	64e8      	str	r0, [r5, #76]	; 0x4c
 8011bc8:	4602      	mov	r2, r0
 8011bca:	2800      	cmp	r0, #0
 8011bcc:	d1ed      	bne.n	8011baa <_Balloc+0xa>
 8011bce:	2000      	movs	r0, #0
 8011bd0:	bd70      	pop	{r4, r5, r6, pc}
 8011bd2:	2101      	movs	r1, #1
 8011bd4:	fa01 f604 	lsl.w	r6, r1, r4
 8011bd8:	1d72      	adds	r2, r6, #5
 8011bda:	4628      	mov	r0, r5
 8011bdc:	0092      	lsls	r2, r2, #2
 8011bde:	f000 fdcf 	bl	8012780 <_calloc_r>
 8011be2:	2800      	cmp	r0, #0
 8011be4:	d0f3      	beq.n	8011bce <_Balloc+0x2e>
 8011be6:	6044      	str	r4, [r0, #4]
 8011be8:	6086      	str	r6, [r0, #8]
 8011bea:	e7e4      	b.n	8011bb6 <_Balloc+0x16>

08011bec <_Bfree>:
 8011bec:	b131      	cbz	r1, 8011bfc <_Bfree+0x10>
 8011bee:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8011bf0:	684a      	ldr	r2, [r1, #4]
 8011bf2:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8011bf6:	6008      	str	r0, [r1, #0]
 8011bf8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8011bfc:	4770      	bx	lr
 8011bfe:	bf00      	nop

08011c00 <__multadd>:
 8011c00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011c04:	f8d1 8010 	ldr.w	r8, [r1, #16]
 8011c08:	b082      	sub	sp, #8
 8011c0a:	4689      	mov	r9, r1
 8011c0c:	4682      	mov	sl, r0
 8011c0e:	f101 0514 	add.w	r5, r1, #20
 8011c12:	2400      	movs	r4, #0
 8011c14:	682f      	ldr	r7, [r5, #0]
 8011c16:	b2be      	uxth	r6, r7
 8011c18:	0c3f      	lsrs	r7, r7, #16
 8011c1a:	fb02 3606 	mla	r6, r2, r6, r3
 8011c1e:	fb02 f307 	mul.w	r3, r2, r7
 8011c22:	eb03 4316 	add.w	r3, r3, r6, lsr #16
 8011c26:	3401      	adds	r4, #1
 8011c28:	b2b6      	uxth	r6, r6
 8011c2a:	eb06 4603 	add.w	r6, r6, r3, lsl #16
 8011c2e:	45a0      	cmp	r8, r4
 8011c30:	f845 6b04 	str.w	r6, [r5], #4
 8011c34:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8011c38:	dcec      	bgt.n	8011c14 <__multadd+0x14>
 8011c3a:	b153      	cbz	r3, 8011c52 <__multadd+0x52>
 8011c3c:	f8d9 2008 	ldr.w	r2, [r9, #8]
 8011c40:	4590      	cmp	r8, r2
 8011c42:	da0a      	bge.n	8011c5a <__multadd+0x5a>
 8011c44:	eb09 0188 	add.w	r1, r9, r8, lsl #2
 8011c48:	f108 0201 	add.w	r2, r8, #1
 8011c4c:	614b      	str	r3, [r1, #20]
 8011c4e:	f8c9 2010 	str.w	r2, [r9, #16]
 8011c52:	4648      	mov	r0, r9
 8011c54:	b002      	add	sp, #8
 8011c56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011c5a:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8011c5e:	9301      	str	r3, [sp, #4]
 8011c60:	3101      	adds	r1, #1
 8011c62:	4650      	mov	r0, sl
 8011c64:	f7ff ff9c 	bl	8011ba0 <_Balloc>
 8011c68:	f8d9 2010 	ldr.w	r2, [r9, #16]
 8011c6c:	3202      	adds	r2, #2
 8011c6e:	f109 010c 	add.w	r1, r9, #12
 8011c72:	4604      	mov	r4, r0
 8011c74:	0092      	lsls	r2, r2, #2
 8011c76:	300c      	adds	r0, #12
 8011c78:	f7fa f8f8 	bl	800be6c <memcpy>
 8011c7c:	f8da 204c 	ldr.w	r2, [sl, #76]	; 0x4c
 8011c80:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8011c84:	9b01      	ldr	r3, [sp, #4]
 8011c86:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
 8011c8a:	f8c9 0000 	str.w	r0, [r9]
 8011c8e:	f842 9021 	str.w	r9, [r2, r1, lsl #2]
 8011c92:	46a1      	mov	r9, r4
 8011c94:	e7d6      	b.n	8011c44 <__multadd+0x44>
 8011c96:	bf00      	nop

08011c98 <__s2b>:
 8011c98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011c9c:	4699      	mov	r9, r3
 8011c9e:	f648 6339 	movw	r3, #36409	; 0x8e39
 8011ca2:	f109 0408 	add.w	r4, r9, #8
 8011ca6:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
 8011caa:	fb83 5304 	smull	r5, r3, r3, r4
 8011cae:	17e4      	asrs	r4, r4, #31
 8011cb0:	ebc4 0363 	rsb	r3, r4, r3, asr #1
 8011cb4:	2b01      	cmp	r3, #1
 8011cb6:	4607      	mov	r7, r0
 8011cb8:	460c      	mov	r4, r1
 8011cba:	4690      	mov	r8, r2
 8011cbc:	9e08      	ldr	r6, [sp, #32]
 8011cbe:	dd36      	ble.n	8011d2e <__s2b+0x96>
 8011cc0:	2501      	movs	r5, #1
 8011cc2:	2100      	movs	r1, #0
 8011cc4:	006d      	lsls	r5, r5, #1
 8011cc6:	42ab      	cmp	r3, r5
 8011cc8:	f101 0101 	add.w	r1, r1, #1
 8011ccc:	dcfa      	bgt.n	8011cc4 <__s2b+0x2c>
 8011cce:	4638      	mov	r0, r7
 8011cd0:	f7ff ff66 	bl	8011ba0 <_Balloc>
 8011cd4:	f1b8 0f09 	cmp.w	r8, #9
 8011cd8:	f04f 0301 	mov.w	r3, #1
 8011cdc:	6146      	str	r6, [r0, #20]
 8011cde:	6103      	str	r3, [r0, #16]
 8011ce0:	bfdc      	itt	le
 8011ce2:	340a      	addle	r4, #10
 8011ce4:	f04f 0809 	movle.w	r8, #9
 8011ce8:	dd10      	ble.n	8011d0c <__s2b+0x74>
 8011cea:	f104 0609 	add.w	r6, r4, #9
 8011cee:	4635      	mov	r5, r6
 8011cf0:	4444      	add	r4, r8
 8011cf2:	f815 3b01 	ldrb.w	r3, [r5], #1
 8011cf6:	4601      	mov	r1, r0
 8011cf8:	3b30      	subs	r3, #48	; 0x30
 8011cfa:	4638      	mov	r0, r7
 8011cfc:	220a      	movs	r2, #10
 8011cfe:	f7ff ff7f 	bl	8011c00 <__multadd>
 8011d02:	42a5      	cmp	r5, r4
 8011d04:	d1f5      	bne.n	8011cf2 <__s2b+0x5a>
 8011d06:	eb06 0408 	add.w	r4, r6, r8
 8011d0a:	3c08      	subs	r4, #8
 8011d0c:	45c1      	cmp	r9, r8
 8011d0e:	dd0c      	ble.n	8011d2a <__s2b+0x92>
 8011d10:	ebc8 0809 	rsb	r8, r8, r9
 8011d14:	44a0      	add	r8, r4
 8011d16:	f814 3b01 	ldrb.w	r3, [r4], #1
 8011d1a:	4601      	mov	r1, r0
 8011d1c:	3b30      	subs	r3, #48	; 0x30
 8011d1e:	4638      	mov	r0, r7
 8011d20:	220a      	movs	r2, #10
 8011d22:	f7ff ff6d 	bl	8011c00 <__multadd>
 8011d26:	4544      	cmp	r4, r8
 8011d28:	d1f5      	bne.n	8011d16 <__s2b+0x7e>
 8011d2a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011d2e:	2100      	movs	r1, #0
 8011d30:	e7cd      	b.n	8011cce <__s2b+0x36>
 8011d32:	bf00      	nop

08011d34 <__hi0bits>:
 8011d34:	0c03      	lsrs	r3, r0, #16
 8011d36:	bf06      	itte	eq
 8011d38:	0400      	lsleq	r0, r0, #16
 8011d3a:	2310      	moveq	r3, #16
 8011d3c:	2300      	movne	r3, #0
 8011d3e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8011d42:	bf04      	itt	eq
 8011d44:	0200      	lsleq	r0, r0, #8
 8011d46:	3308      	addeq	r3, #8
 8011d48:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8011d4c:	bf04      	itt	eq
 8011d4e:	0100      	lsleq	r0, r0, #4
 8011d50:	3304      	addeq	r3, #4
 8011d52:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8011d56:	bf04      	itt	eq
 8011d58:	0080      	lsleq	r0, r0, #2
 8011d5a:	3302      	addeq	r3, #2
 8011d5c:	2800      	cmp	r0, #0
 8011d5e:	db05      	blt.n	8011d6c <__hi0bits+0x38>
 8011d60:	0042      	lsls	r2, r0, #1
 8011d62:	d401      	bmi.n	8011d68 <__hi0bits+0x34>
 8011d64:	2020      	movs	r0, #32
 8011d66:	4770      	bx	lr
 8011d68:	1c58      	adds	r0, r3, #1
 8011d6a:	4770      	bx	lr
 8011d6c:	4618      	mov	r0, r3
 8011d6e:	4770      	bx	lr

08011d70 <__lo0bits>:
 8011d70:	6803      	ldr	r3, [r0, #0]
 8011d72:	f013 0207 	ands.w	r2, r3, #7
 8011d76:	d00b      	beq.n	8011d90 <__lo0bits+0x20>
 8011d78:	07d9      	lsls	r1, r3, #31
 8011d7a:	d424      	bmi.n	8011dc6 <__lo0bits+0x56>
 8011d7c:	079a      	lsls	r2, r3, #30
 8011d7e:	bf4b      	itete	mi
 8011d80:	085b      	lsrmi	r3, r3, #1
 8011d82:	089b      	lsrpl	r3, r3, #2
 8011d84:	6003      	strmi	r3, [r0, #0]
 8011d86:	6003      	strpl	r3, [r0, #0]
 8011d88:	bf4c      	ite	mi
 8011d8a:	2001      	movmi	r0, #1
 8011d8c:	2002      	movpl	r0, #2
 8011d8e:	4770      	bx	lr
 8011d90:	b299      	uxth	r1, r3
 8011d92:	b909      	cbnz	r1, 8011d98 <__lo0bits+0x28>
 8011d94:	0c1b      	lsrs	r3, r3, #16
 8011d96:	2210      	movs	r2, #16
 8011d98:	f013 0fff 	tst.w	r3, #255	; 0xff
 8011d9c:	bf04      	itt	eq
 8011d9e:	0a1b      	lsreq	r3, r3, #8
 8011da0:	3208      	addeq	r2, #8
 8011da2:	0719      	lsls	r1, r3, #28
 8011da4:	bf04      	itt	eq
 8011da6:	091b      	lsreq	r3, r3, #4
 8011da8:	3204      	addeq	r2, #4
 8011daa:	0799      	lsls	r1, r3, #30
 8011dac:	bf04      	itt	eq
 8011dae:	089b      	lsreq	r3, r3, #2
 8011db0:	3202      	addeq	r2, #2
 8011db2:	07d9      	lsls	r1, r3, #31
 8011db4:	d404      	bmi.n	8011dc0 <__lo0bits+0x50>
 8011db6:	085b      	lsrs	r3, r3, #1
 8011db8:	d101      	bne.n	8011dbe <__lo0bits+0x4e>
 8011dba:	2020      	movs	r0, #32
 8011dbc:	4770      	bx	lr
 8011dbe:	3201      	adds	r2, #1
 8011dc0:	6003      	str	r3, [r0, #0]
 8011dc2:	4610      	mov	r0, r2
 8011dc4:	4770      	bx	lr
 8011dc6:	2000      	movs	r0, #0
 8011dc8:	4770      	bx	lr
 8011dca:	bf00      	nop

08011dcc <__i2b>:
 8011dcc:	b510      	push	{r4, lr}
 8011dce:	460c      	mov	r4, r1
 8011dd0:	2101      	movs	r1, #1
 8011dd2:	f7ff fee5 	bl	8011ba0 <_Balloc>
 8011dd6:	2201      	movs	r2, #1
 8011dd8:	6144      	str	r4, [r0, #20]
 8011dda:	6102      	str	r2, [r0, #16]
 8011ddc:	bd10      	pop	{r4, pc}
 8011dde:	bf00      	nop

08011de0 <__multiply>:
 8011de0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011de4:	690c      	ldr	r4, [r1, #16]
 8011de6:	6917      	ldr	r7, [r2, #16]
 8011de8:	42bc      	cmp	r4, r7
 8011dea:	b085      	sub	sp, #20
 8011dec:	4688      	mov	r8, r1
 8011dee:	4691      	mov	r9, r2
 8011df0:	da04      	bge.n	8011dfc <__multiply+0x1c>
 8011df2:	4622      	mov	r2, r4
 8011df4:	46c8      	mov	r8, r9
 8011df6:	463c      	mov	r4, r7
 8011df8:	4689      	mov	r9, r1
 8011dfa:	4617      	mov	r7, r2
 8011dfc:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8011e00:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8011e04:	19e6      	adds	r6, r4, r7
 8011e06:	429e      	cmp	r6, r3
 8011e08:	bfc8      	it	gt
 8011e0a:	3101      	addgt	r1, #1
 8011e0c:	f7ff fec8 	bl	8011ba0 <_Balloc>
 8011e10:	f100 0514 	add.w	r5, r0, #20
 8011e14:	eb05 0c86 	add.w	ip, r5, r6, lsl #2
 8011e18:	4565      	cmp	r5, ip
 8011e1a:	9001      	str	r0, [sp, #4]
 8011e1c:	bf3c      	itt	cc
 8011e1e:	462b      	movcc	r3, r5
 8011e20:	2000      	movcc	r0, #0
 8011e22:	d203      	bcs.n	8011e2c <__multiply+0x4c>
 8011e24:	f843 0b04 	str.w	r0, [r3], #4
 8011e28:	459c      	cmp	ip, r3
 8011e2a:	d8fb      	bhi.n	8011e24 <__multiply+0x44>
 8011e2c:	f109 0914 	add.w	r9, r9, #20
 8011e30:	eb09 0387 	add.w	r3, r9, r7, lsl #2
 8011e34:	4599      	cmp	r9, r3
 8011e36:	f108 0814 	add.w	r8, r8, #20
 8011e3a:	bf38      	it	cc
 8011e3c:	f8cd c008 	strcc.w	ip, [sp, #8]
 8011e40:	f8cd 8000 	str.w	r8, [sp]
 8011e44:	eb08 0484 	add.w	r4, r8, r4, lsl #2
 8011e48:	bf3e      	ittt	cc
 8011e4a:	464f      	movcc	r7, r9
 8011e4c:	469c      	movcc	ip, r3
 8011e4e:	9603      	strcc	r6, [sp, #12]
 8011e50:	d25c      	bcs.n	8011f0c <__multiply+0x12c>
 8011e52:	f857 3b04 	ldr.w	r3, [r7], #4
 8011e56:	fa1f f883 	uxth.w	r8, r3
 8011e5a:	f1b8 0f00 	cmp.w	r8, #0
 8011e5e:	d024      	beq.n	8011eaa <__multiply+0xca>
 8011e60:	9a00      	ldr	r2, [sp, #0]
 8011e62:	462b      	mov	r3, r5
 8011e64:	f04f 0900 	mov.w	r9, #0
 8011e68:	e000      	b.n	8011e6c <__multiply+0x8c>
 8011e6a:	460b      	mov	r3, r1
 8011e6c:	f852 6b04 	ldr.w	r6, [r2], #4
 8011e70:	6819      	ldr	r1, [r3, #0]
 8011e72:	fa1f fb86 	uxth.w	fp, r6
 8011e76:	fa1f fa81 	uxth.w	sl, r1
 8011e7a:	0c30      	lsrs	r0, r6, #16
 8011e7c:	0c09      	lsrs	r1, r1, #16
 8011e7e:	fb08 a60b 	mla	r6, r8, fp, sl
 8011e82:	44b1      	add	r9, r6
 8011e84:	fb08 1000 	mla	r0, r8, r0, r1
 8011e88:	eb00 4019 	add.w	r0, r0, r9, lsr #16
 8011e8c:	4619      	mov	r1, r3
 8011e8e:	fa1f f989 	uxth.w	r9, r9
 8011e92:	ea49 4600 	orr.w	r6, r9, r0, lsl #16
 8011e96:	4294      	cmp	r4, r2
 8011e98:	ea4f 4910 	mov.w	r9, r0, lsr #16
 8011e9c:	f841 6b04 	str.w	r6, [r1], #4
 8011ea0:	d8e3      	bhi.n	8011e6a <__multiply+0x8a>
 8011ea2:	f8c3 9004 	str.w	r9, [r3, #4]
 8011ea6:	f857 3c04 	ldr.w	r3, [r7, #-4]
 8011eaa:	ea5f 4913 	movs.w	r9, r3, lsr #16
 8011eae:	d026      	beq.n	8011efe <__multiply+0x11e>
 8011eb0:	f8d5 a000 	ldr.w	sl, [r5]
 8011eb4:	9b00      	ldr	r3, [sp, #0]
 8011eb6:	f04f 0b00 	mov.w	fp, #0
 8011eba:	4629      	mov	r1, r5
 8011ebc:	465e      	mov	r6, fp
 8011ebe:	4650      	mov	r0, sl
 8011ec0:	e000      	b.n	8011ec4 <__multiply+0xe4>
 8011ec2:	4611      	mov	r1, r2
 8011ec4:	f8b3 b000 	ldrh.w	fp, [r3]
 8011ec8:	0c00      	lsrs	r0, r0, #16
 8011eca:	fb09 0b0b 	mla	fp, r9, fp, r0
 8011ece:	44b3      	add	fp, r6
 8011ed0:	fa1f f08a 	uxth.w	r0, sl
 8011ed4:	460a      	mov	r2, r1
 8011ed6:	ea40 400b 	orr.w	r0, r0, fp, lsl #16
 8011eda:	f842 0b04 	str.w	r0, [r2], #4
 8011ede:	f853 ab04 	ldr.w	sl, [r3], #4
 8011ee2:	6848      	ldr	r0, [r1, #4]
 8011ee4:	ea4f 4a1a 	mov.w	sl, sl, lsr #16
 8011ee8:	b286      	uxth	r6, r0
 8011eea:	fb09 6a0a 	mla	sl, r9, sl, r6
 8011eee:	eb0a 4a1b 	add.w	sl, sl, fp, lsr #16
 8011ef2:	429c      	cmp	r4, r3
 8011ef4:	ea4f 461a 	mov.w	r6, sl, lsr #16
 8011ef8:	d8e3      	bhi.n	8011ec2 <__multiply+0xe2>
 8011efa:	f8c1 a004 	str.w	sl, [r1, #4]
 8011efe:	45bc      	cmp	ip, r7
 8011f00:	f105 0504 	add.w	r5, r5, #4
 8011f04:	d8a5      	bhi.n	8011e52 <__multiply+0x72>
 8011f06:	f8dd c008 	ldr.w	ip, [sp, #8]
 8011f0a:	9e03      	ldr	r6, [sp, #12]
 8011f0c:	2e00      	cmp	r6, #0
 8011f0e:	dd0a      	ble.n	8011f26 <__multiply+0x146>
 8011f10:	f85c 3c04 	ldr.w	r3, [ip, #-4]
 8011f14:	f1ac 0c04 	sub.w	ip, ip, #4
 8011f18:	b11b      	cbz	r3, 8011f22 <__multiply+0x142>
 8011f1a:	e004      	b.n	8011f26 <__multiply+0x146>
 8011f1c:	f85c 3d04 	ldr.w	r3, [ip, #-4]!
 8011f20:	b90b      	cbnz	r3, 8011f26 <__multiply+0x146>
 8011f22:	3e01      	subs	r6, #1
 8011f24:	d1fa      	bne.n	8011f1c <__multiply+0x13c>
 8011f26:	9a01      	ldr	r2, [sp, #4]
 8011f28:	4610      	mov	r0, r2
 8011f2a:	6116      	str	r6, [r2, #16]
 8011f2c:	b005      	add	sp, #20
 8011f2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011f32:	bf00      	nop

08011f34 <__pow5mult>:
 8011f34:	f012 0303 	ands.w	r3, r2, #3
 8011f38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011f3c:	4614      	mov	r4, r2
 8011f3e:	4607      	mov	r7, r0
 8011f40:	460e      	mov	r6, r1
 8011f42:	d12c      	bne.n	8011f9e <__pow5mult+0x6a>
 8011f44:	10a4      	asrs	r4, r4, #2
 8011f46:	d01c      	beq.n	8011f82 <__pow5mult+0x4e>
 8011f48:	6cbd      	ldr	r5, [r7, #72]	; 0x48
 8011f4a:	2d00      	cmp	r5, #0
 8011f4c:	d033      	beq.n	8011fb6 <__pow5mult+0x82>
 8011f4e:	f04f 0800 	mov.w	r8, #0
 8011f52:	e004      	b.n	8011f5e <__pow5mult+0x2a>
 8011f54:	1064      	asrs	r4, r4, #1
 8011f56:	d014      	beq.n	8011f82 <__pow5mult+0x4e>
 8011f58:	6828      	ldr	r0, [r5, #0]
 8011f5a:	b1a8      	cbz	r0, 8011f88 <__pow5mult+0x54>
 8011f5c:	4605      	mov	r5, r0
 8011f5e:	07e0      	lsls	r0, r4, #31
 8011f60:	d5f8      	bpl.n	8011f54 <__pow5mult+0x20>
 8011f62:	4638      	mov	r0, r7
 8011f64:	4631      	mov	r1, r6
 8011f66:	462a      	mov	r2, r5
 8011f68:	f7ff ff3a 	bl	8011de0 <__multiply>
 8011f6c:	b1ae      	cbz	r6, 8011f9a <__pow5mult+0x66>
 8011f6e:	6872      	ldr	r2, [r6, #4]
 8011f70:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011f72:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011f76:	1064      	asrs	r4, r4, #1
 8011f78:	6031      	str	r1, [r6, #0]
 8011f7a:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
 8011f7e:	4606      	mov	r6, r0
 8011f80:	d1ea      	bne.n	8011f58 <__pow5mult+0x24>
 8011f82:	4630      	mov	r0, r6
 8011f84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011f88:	4638      	mov	r0, r7
 8011f8a:	4629      	mov	r1, r5
 8011f8c:	462a      	mov	r2, r5
 8011f8e:	f7ff ff27 	bl	8011de0 <__multiply>
 8011f92:	6028      	str	r0, [r5, #0]
 8011f94:	f8c0 8000 	str.w	r8, [r0]
 8011f98:	e7e0      	b.n	8011f5c <__pow5mult+0x28>
 8011f9a:	4606      	mov	r6, r0
 8011f9c:	e7da      	b.n	8011f54 <__pow5mult+0x20>
 8011f9e:	f243 5280 	movw	r2, #13696	; 0x3580
 8011fa2:	1e5d      	subs	r5, r3, #1
 8011fa4:	f6c0 0201 	movt	r2, #2049	; 0x801
 8011fa8:	2300      	movs	r3, #0
 8011faa:	f852 2025 	ldr.w	r2, [r2, r5, lsl #2]
 8011fae:	f7ff fe27 	bl	8011c00 <__multadd>
 8011fb2:	4606      	mov	r6, r0
 8011fb4:	e7c6      	b.n	8011f44 <__pow5mult+0x10>
 8011fb6:	2101      	movs	r1, #1
 8011fb8:	4638      	mov	r0, r7
 8011fba:	f7ff fdf1 	bl	8011ba0 <_Balloc>
 8011fbe:	f240 2171 	movw	r1, #625	; 0x271
 8011fc2:	2201      	movs	r2, #1
 8011fc4:	2300      	movs	r3, #0
 8011fc6:	6141      	str	r1, [r0, #20]
 8011fc8:	6102      	str	r2, [r0, #16]
 8011fca:	4605      	mov	r5, r0
 8011fcc:	64b8      	str	r0, [r7, #72]	; 0x48
 8011fce:	6003      	str	r3, [r0, #0]
 8011fd0:	e7bd      	b.n	8011f4e <__pow5mult+0x1a>
 8011fd2:	bf00      	nop

08011fd4 <__lshift>:
 8011fd4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011fd8:	4693      	mov	fp, r2
 8011fda:	690a      	ldr	r2, [r1, #16]
 8011fdc:	688b      	ldr	r3, [r1, #8]
 8011fde:	ea4f 1a6b 	mov.w	sl, fp, asr #5
 8011fe2:	eb0a 0902 	add.w	r9, sl, r2
 8011fe6:	f109 0601 	add.w	r6, r9, #1
 8011fea:	429e      	cmp	r6, r3
 8011fec:	460f      	mov	r7, r1
 8011fee:	4680      	mov	r8, r0
 8011ff0:	6849      	ldr	r1, [r1, #4]
 8011ff2:	dd04      	ble.n	8011ffe <__lshift+0x2a>
 8011ff4:	005b      	lsls	r3, r3, #1
 8011ff6:	429e      	cmp	r6, r3
 8011ff8:	f101 0101 	add.w	r1, r1, #1
 8011ffc:	dcfa      	bgt.n	8011ff4 <__lshift+0x20>
 8011ffe:	4640      	mov	r0, r8
 8012000:	f7ff fdce 	bl	8011ba0 <_Balloc>
 8012004:	f1ba 0f00 	cmp.w	sl, #0
 8012008:	f100 0414 	add.w	r4, r0, #20
 801200c:	dd09      	ble.n	8012022 <__lshift+0x4e>
 801200e:	2300      	movs	r3, #0
 8012010:	461a      	mov	r2, r3
 8012012:	4625      	mov	r5, r4
 8012014:	3301      	adds	r3, #1
 8012016:	4553      	cmp	r3, sl
 8012018:	f845 2b04 	str.w	r2, [r5], #4
 801201c:	d1fa      	bne.n	8012014 <__lshift+0x40>
 801201e:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8012022:	693a      	ldr	r2, [r7, #16]
 8012024:	f107 0314 	add.w	r3, r7, #20
 8012028:	f01b 0b1f 	ands.w	fp, fp, #31
 801202c:	eb03 0c82 	add.w	ip, r3, r2, lsl #2
 8012030:	d021      	beq.n	8012076 <__lshift+0xa2>
 8012032:	f1cb 0a20 	rsb	sl, fp, #32
 8012036:	2200      	movs	r2, #0
 8012038:	e000      	b.n	801203c <__lshift+0x68>
 801203a:	462c      	mov	r4, r5
 801203c:	6819      	ldr	r1, [r3, #0]
 801203e:	4625      	mov	r5, r4
 8012040:	fa01 f10b 	lsl.w	r1, r1, fp
 8012044:	430a      	orrs	r2, r1
 8012046:	f845 2b04 	str.w	r2, [r5], #4
 801204a:	f853 2b04 	ldr.w	r2, [r3], #4
 801204e:	4563      	cmp	r3, ip
 8012050:	fa22 f20a 	lsr.w	r2, r2, sl
 8012054:	d3f1      	bcc.n	801203a <__lshift+0x66>
 8012056:	6062      	str	r2, [r4, #4]
 8012058:	b10a      	cbz	r2, 801205e <__lshift+0x8a>
 801205a:	f109 0602 	add.w	r6, r9, #2
 801205e:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 8012062:	687a      	ldr	r2, [r7, #4]
 8012064:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8012068:	3e01      	subs	r6, #1
 801206a:	6106      	str	r6, [r0, #16]
 801206c:	6039      	str	r1, [r7, #0]
 801206e:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
 8012072:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012076:	f853 2b04 	ldr.w	r2, [r3], #4
 801207a:	459c      	cmp	ip, r3
 801207c:	f844 2b04 	str.w	r2, [r4], #4
 8012080:	d9ed      	bls.n	801205e <__lshift+0x8a>
 8012082:	f853 2b04 	ldr.w	r2, [r3], #4
 8012086:	459c      	cmp	ip, r3
 8012088:	f844 2b04 	str.w	r2, [r4], #4
 801208c:	d8f3      	bhi.n	8012076 <__lshift+0xa2>
 801208e:	e7e6      	b.n	801205e <__lshift+0x8a>

08012090 <__mcmp>:
 8012090:	6902      	ldr	r2, [r0, #16]
 8012092:	690b      	ldr	r3, [r1, #16]
 8012094:	1ad2      	subs	r2, r2, r3
 8012096:	b410      	push	{r4}
 8012098:	bf18      	it	ne
 801209a:	4610      	movne	r0, r2
 801209c:	d112      	bne.n	80120c4 <__mcmp+0x34>
 801209e:	009b      	lsls	r3, r3, #2
 80120a0:	3014      	adds	r0, #20
 80120a2:	3114      	adds	r1, #20
 80120a4:	4419      	add	r1, r3
 80120a6:	4403      	add	r3, r0
 80120a8:	e001      	b.n	80120ae <__mcmp+0x1e>
 80120aa:	4298      	cmp	r0, r3
 80120ac:	d20d      	bcs.n	80120ca <__mcmp+0x3a>
 80120ae:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80120b2:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80120b6:	42a2      	cmp	r2, r4
 80120b8:	d0f7      	beq.n	80120aa <__mcmp+0x1a>
 80120ba:	4294      	cmp	r4, r2
 80120bc:	bf94      	ite	ls
 80120be:	2001      	movls	r0, #1
 80120c0:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 80120c4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80120c8:	4770      	bx	lr
 80120ca:	2000      	movs	r0, #0
 80120cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80120d0:	4770      	bx	lr
 80120d2:	bf00      	nop

080120d4 <__mdiff>:
 80120d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80120d8:	460c      	mov	r4, r1
 80120da:	4606      	mov	r6, r0
 80120dc:	4611      	mov	r1, r2
 80120de:	4620      	mov	r0, r4
 80120e0:	4615      	mov	r5, r2
 80120e2:	f7ff ffd5 	bl	8012090 <__mcmp>
 80120e6:	1e07      	subs	r7, r0, #0
 80120e8:	d054      	beq.n	8012194 <__mdiff+0xc0>
 80120ea:	bfbc      	itt	lt
 80120ec:	4623      	movlt	r3, r4
 80120ee:	462c      	movlt	r4, r5
 80120f0:	4630      	mov	r0, r6
 80120f2:	bfb8      	it	lt
 80120f4:	461d      	movlt	r5, r3
 80120f6:	6861      	ldr	r1, [r4, #4]
 80120f8:	bfac      	ite	ge
 80120fa:	2700      	movge	r7, #0
 80120fc:	2701      	movlt	r7, #1
 80120fe:	f7ff fd4f 	bl	8011ba0 <_Balloc>
 8012102:	692a      	ldr	r2, [r5, #16]
 8012104:	f8d4 c010 	ldr.w	ip, [r4, #16]
 8012108:	60c7      	str	r7, [r0, #12]
 801210a:	3414      	adds	r4, #20
 801210c:	3514      	adds	r5, #20
 801210e:	eb05 0982 	add.w	r9, r5, r2, lsl #2
 8012112:	f100 0314 	add.w	r3, r0, #20
 8012116:	eb04 088c 	add.w	r8, r4, ip, lsl #2
 801211a:	2200      	movs	r2, #0
 801211c:	f854 6b04 	ldr.w	r6, [r4], #4
 8012120:	f855 7b04 	ldr.w	r7, [r5], #4
 8012124:	fa12 f286 	uxtah	r2, r2, r6
 8012128:	b2b9      	uxth	r1, r7
 801212a:	0c3f      	lsrs	r7, r7, #16
 801212c:	1a51      	subs	r1, r2, r1
 801212e:	ebc7 4216 	rsb	r2, r7, r6, lsr #16
 8012132:	eb02 4221 	add.w	r2, r2, r1, asr #16
 8012136:	b289      	uxth	r1, r1
 8012138:	ea41 4602 	orr.w	r6, r1, r2, lsl #16
 801213c:	45a9      	cmp	r9, r5
 801213e:	f843 6b04 	str.w	r6, [r3], #4
 8012142:	ea4f 4222 	mov.w	r2, r2, asr #16
 8012146:	4621      	mov	r1, r4
 8012148:	d8e8      	bhi.n	801211c <__mdiff+0x48>
 801214a:	45a0      	cmp	r8, r4
 801214c:	461f      	mov	r7, r3
 801214e:	d915      	bls.n	801217c <__mdiff+0xa8>
 8012150:	f851 5b04 	ldr.w	r5, [r1], #4
 8012154:	fa12 f285 	uxtah	r2, r2, r5
 8012158:	0c2d      	lsrs	r5, r5, #16
 801215a:	eb05 4522 	add.w	r5, r5, r2, asr #16
 801215e:	b292      	uxth	r2, r2
 8012160:	ea42 4605 	orr.w	r6, r2, r5, lsl #16
 8012164:	4588      	cmp	r8, r1
 8012166:	f843 6b04 	str.w	r6, [r3], #4
 801216a:	ea4f 4225 	mov.w	r2, r5, asr #16
 801216e:	d8ef      	bhi.n	8012150 <__mdiff+0x7c>
 8012170:	43e3      	mvns	r3, r4
 8012172:	4443      	add	r3, r8
 8012174:	f023 0303 	bic.w	r3, r3, #3
 8012178:	3304      	adds	r3, #4
 801217a:	443b      	add	r3, r7
 801217c:	3b04      	subs	r3, #4
 801217e:	b92e      	cbnz	r6, 801218c <__mdiff+0xb8>
 8012180:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8012184:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 8012188:	2a00      	cmp	r2, #0
 801218a:	d0f9      	beq.n	8012180 <__mdiff+0xac>
 801218c:	f8c0 c010 	str.w	ip, [r0, #16]
 8012190:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012194:	4630      	mov	r0, r6
 8012196:	4639      	mov	r1, r7
 8012198:	f7ff fd02 	bl	8011ba0 <_Balloc>
 801219c:	2301      	movs	r3, #1
 801219e:	6147      	str	r7, [r0, #20]
 80121a0:	6103      	str	r3, [r0, #16]
 80121a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80121a6:	bf00      	nop

080121a8 <__ulp>:
 80121a8:	ec53 2b10 	vmov	r2, r3, d0
 80121ac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80121b0:	0d1b      	lsrs	r3, r3, #20
 80121b2:	051b      	lsls	r3, r3, #20
 80121b4:	f1a3 7150 	sub.w	r1, r3, #54525952	; 0x3400000
 80121b8:	2900      	cmp	r1, #0
 80121ba:	dd04      	ble.n	80121c6 <__ulp+0x1e>
 80121bc:	460b      	mov	r3, r1
 80121be:	2200      	movs	r2, #0
 80121c0:	ec43 2b10 	vmov	d0, r2, r3
 80121c4:	4770      	bx	lr
 80121c6:	4249      	negs	r1, r1
 80121c8:	1509      	asrs	r1, r1, #20
 80121ca:	2913      	cmp	r1, #19
 80121cc:	dd0c      	ble.n	80121e8 <__ulp+0x40>
 80121ce:	2932      	cmp	r1, #50	; 0x32
 80121d0:	bfdd      	ittte	le
 80121d2:	f1c1 0133 	rsble	r1, r1, #51	; 0x33
 80121d6:	2001      	movle	r0, #1
 80121d8:	fa00 f101 	lslle.w	r1, r0, r1
 80121dc:	2101      	movgt	r1, #1
 80121de:	2300      	movs	r3, #0
 80121e0:	460a      	mov	r2, r1
 80121e2:	ec43 2b10 	vmov	d0, r2, r3
 80121e6:	4770      	bx	lr
 80121e8:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80121ec:	fa40 f301 	asr.w	r3, r0, r1
 80121f0:	2200      	movs	r2, #0
 80121f2:	ec43 2b10 	vmov	d0, r2, r3
 80121f6:	4770      	bx	lr

080121f8 <__b2d>:
 80121f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80121fa:	6904      	ldr	r4, [r0, #16]
 80121fc:	f100 0614 	add.w	r6, r0, #20
 8012200:	eb06 0484 	add.w	r4, r6, r4, lsl #2
 8012204:	460f      	mov	r7, r1
 8012206:	f854 5c04 	ldr.w	r5, [r4, #-4]
 801220a:	4628      	mov	r0, r5
 801220c:	f7ff fd92 	bl	8011d34 <__hi0bits>
 8012210:	f1c0 0320 	rsb	r3, r0, #32
 8012214:	280a      	cmp	r0, #10
 8012216:	603b      	str	r3, [r7, #0]
 8012218:	f1a4 0104 	sub.w	r1, r4, #4
 801221c:	dc17      	bgt.n	801224e <__b2d+0x56>
 801221e:	428e      	cmp	r6, r1
 8012220:	f1c0 070b 	rsb	r7, r0, #11
 8012224:	bf38      	it	cc
 8012226:	f854 1c08 	ldrcc.w	r1, [r4, #-8]
 801222a:	fa25 fc07 	lsr.w	ip, r5, r7
 801222e:	f100 0015 	add.w	r0, r0, #21
 8012232:	f04c 5c7f 	orr.w	ip, ip, #1069547520	; 0x3fc00000
 8012236:	bf34      	ite	cc
 8012238:	fa21 f707 	lsrcc.w	r7, r1, r7
 801223c:	2700      	movcs	r7, #0
 801223e:	4085      	lsls	r5, r0
 8012240:	f44c 1340 	orr.w	r3, ip, #3145728	; 0x300000
 8012244:	ea47 0205 	orr.w	r2, r7, r5
 8012248:	ec43 2b10 	vmov	d0, r2, r3
 801224c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801224e:	428e      	cmp	r6, r1
 8012250:	bf36      	itet	cc
 8012252:	f1a4 0108 	subcc.w	r1, r4, #8
 8012256:	2400      	movcs	r4, #0
 8012258:	f854 4c08 	ldrcc.w	r4, [r4, #-8]
 801225c:	f1b0 070b 	subs.w	r7, r0, #11
 8012260:	d019      	beq.n	8012296 <__b2d+0x9e>
 8012262:	42b1      	cmp	r1, r6
 8012264:	fa05 f507 	lsl.w	r5, r5, r7
 8012268:	bf88      	it	hi
 801226a:	f851 1c04 	ldrhi.w	r1, [r1, #-4]
 801226e:	f1c0 002b 	rsb	r0, r0, #43	; 0x2b
 8012272:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
 8012276:	fa24 fc00 	lsr.w	ip, r4, r0
 801227a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 801227e:	bf8c      	ite	hi
 8012280:	fa21 f000 	lsrhi.w	r0, r1, r0
 8012284:	2000      	movls	r0, #0
 8012286:	40bc      	lsls	r4, r7
 8012288:	ea45 030c 	orr.w	r3, r5, ip
 801228c:	ea40 0204 	orr.w	r2, r0, r4
 8012290:	ec43 2b10 	vmov	d0, r2, r3
 8012294:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012296:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
 801229a:	f445 1340 	orr.w	r3, r5, #3145728	; 0x300000
 801229e:	4622      	mov	r2, r4
 80122a0:	ec43 2b10 	vmov	d0, r2, r3
 80122a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80122a6:	bf00      	nop

080122a8 <__d2b>:
 80122a8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80122ac:	4689      	mov	r9, r1
 80122ae:	b083      	sub	sp, #12
 80122b0:	2101      	movs	r1, #1
 80122b2:	ec55 4b10 	vmov	r4, r5, d0
 80122b6:	4690      	mov	r8, r2
 80122b8:	f7ff fc72 	bl	8011ba0 <_Balloc>
 80122bc:	f3c5 570a 	ubfx	r7, r5, #20, #11
 80122c0:	4606      	mov	r6, r0
 80122c2:	f3c5 0313 	ubfx	r3, r5, #0, #20
 80122c6:	b10f      	cbz	r7, 80122cc <__d2b+0x24>
 80122c8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80122cc:	9301      	str	r3, [sp, #4]
 80122ce:	b314      	cbz	r4, 8012316 <__d2b+0x6e>
 80122d0:	a802      	add	r0, sp, #8
 80122d2:	f840 4d08 	str.w	r4, [r0, #-8]!
 80122d6:	4668      	mov	r0, sp
 80122d8:	f7ff fd4a 	bl	8011d70 <__lo0bits>
 80122dc:	2800      	cmp	r0, #0
 80122de:	d131      	bne.n	8012344 <__d2b+0x9c>
 80122e0:	e89d 000c 	ldmia.w	sp, {r2, r3}
 80122e4:	6172      	str	r2, [r6, #20]
 80122e6:	2b00      	cmp	r3, #0
 80122e8:	bf0c      	ite	eq
 80122ea:	2401      	moveq	r4, #1
 80122ec:	2402      	movne	r4, #2
 80122ee:	61b3      	str	r3, [r6, #24]
 80122f0:	6134      	str	r4, [r6, #16]
 80122f2:	b9d7      	cbnz	r7, 801232a <__d2b+0x82>
 80122f4:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80122f8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80122fc:	f8c9 0000 	str.w	r0, [r9]
 8012300:	6918      	ldr	r0, [r3, #16]
 8012302:	f7ff fd17 	bl	8011d34 <__hi0bits>
 8012306:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
 801230a:	f8c8 0000 	str.w	r0, [r8]
 801230e:	4630      	mov	r0, r6
 8012310:	b003      	add	sp, #12
 8012312:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012316:	a801      	add	r0, sp, #4
 8012318:	f7ff fd2a 	bl	8011d70 <__lo0bits>
 801231c:	9b01      	ldr	r3, [sp, #4]
 801231e:	2401      	movs	r4, #1
 8012320:	3020      	adds	r0, #32
 8012322:	6173      	str	r3, [r6, #20]
 8012324:	6134      	str	r4, [r6, #16]
 8012326:	2f00      	cmp	r7, #0
 8012328:	d0e4      	beq.n	80122f4 <__d2b+0x4c>
 801232a:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
 801232e:	4407      	add	r7, r0
 8012330:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8012334:	f8c9 7000 	str.w	r7, [r9]
 8012338:	f8c8 0000 	str.w	r0, [r8]
 801233c:	4630      	mov	r0, r6
 801233e:	b003      	add	sp, #12
 8012340:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012344:	e89d 000c 	ldmia.w	sp, {r2, r3}
 8012348:	f1c0 0120 	rsb	r1, r0, #32
 801234c:	fa03 f101 	lsl.w	r1, r3, r1
 8012350:	430a      	orrs	r2, r1
 8012352:	40c3      	lsrs	r3, r0
 8012354:	9301      	str	r3, [sp, #4]
 8012356:	6172      	str	r2, [r6, #20]
 8012358:	e7c5      	b.n	80122e6 <__d2b+0x3e>
 801235a:	bf00      	nop

0801235c <__ratio>:
 801235c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801235e:	b083      	sub	sp, #12
 8012360:	460e      	mov	r6, r1
 8012362:	4669      	mov	r1, sp
 8012364:	4607      	mov	r7, r0
 8012366:	f7ff ff47 	bl	80121f8 <__b2d>
 801236a:	4630      	mov	r0, r6
 801236c:	a901      	add	r1, sp, #4
 801236e:	ec55 4b10 	vmov	r4, r5, d0
 8012372:	f7ff ff41 	bl	80121f8 <__b2d>
 8012376:	e89d 0003 	ldmia.w	sp, {r0, r1}
 801237a:	693f      	ldr	r7, [r7, #16]
 801237c:	6936      	ldr	r6, [r6, #16]
 801237e:	1a41      	subs	r1, r0, r1
 8012380:	ebc6 0e07 	rsb	lr, r6, r7
 8012384:	eb01 1e4e 	add.w	lr, r1, lr, lsl #5
 8012388:	f1be 0f00 	cmp.w	lr, #0
 801238c:	ec53 2b10 	vmov	r2, r3, d0
 8012390:	4629      	mov	r1, r5
 8012392:	bfc8      	it	gt
 8012394:	eb05 510e 	addgt.w	r1, r5, lr, lsl #20
 8012398:	461f      	mov	r7, r3
 801239a:	bfc7      	ittee	gt
 801239c:	4624      	movgt	r4, r4
 801239e:	460d      	movgt	r5, r1
 80123a0:	eba3 570e 	suble.w	r7, r3, lr, lsl #20
 80123a4:	4612      	movle	r2, r2
 80123a6:	bfd8      	it	le
 80123a8:	463b      	movle	r3, r7
 80123aa:	4620      	mov	r0, r4
 80123ac:	4629      	mov	r1, r5
 80123ae:	f7f9 fbcd 	bl	800bb4c <__aeabi_ddiv>
 80123b2:	ec41 0b10 	vmov	d0, r0, r1
 80123b6:	b003      	add	sp, #12
 80123b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80123ba:	bf00      	nop

080123bc <_mprec_log10>:
 80123bc:	2817      	cmp	r0, #23
 80123be:	b510      	push	{r4, lr}
 80123c0:	4604      	mov	r4, r0
 80123c2:	dd0e      	ble.n	80123e2 <_mprec_log10+0x26>
 80123c4:	2100      	movs	r1, #0
 80123c6:	2000      	movs	r0, #0
 80123c8:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 80123cc:	2300      	movs	r3, #0
 80123ce:	2200      	movs	r2, #0
 80123d0:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80123d4:	f7f9 fa90 	bl	800b8f8 <__aeabi_dmul>
 80123d8:	3c01      	subs	r4, #1
 80123da:	d1f7      	bne.n	80123cc <_mprec_log10+0x10>
 80123dc:	ec41 0b10 	vmov	d0, r0, r1
 80123e0:	bd10      	pop	{r4, pc}
 80123e2:	f243 4390 	movw	r3, #13456	; 0x3490
 80123e6:	f6c0 0301 	movt	r3, #2049	; 0x801
 80123ea:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 80123ee:	ed93 0b00 	vldr	d0, [r3]
 80123f2:	bd10      	pop	{r4, pc}

080123f4 <__copybits>:
 80123f4:	b470      	push	{r4, r5, r6}
 80123f6:	6915      	ldr	r5, [r2, #16]
 80123f8:	f102 0314 	add.w	r3, r2, #20
 80123fc:	3901      	subs	r1, #1
 80123fe:	114e      	asrs	r6, r1, #5
 8012400:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 8012404:	3601      	adds	r6, #1
 8012406:	42ab      	cmp	r3, r5
 8012408:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 801240c:	d20c      	bcs.n	8012428 <__copybits+0x34>
 801240e:	4601      	mov	r1, r0
 8012410:	f853 4b04 	ldr.w	r4, [r3], #4
 8012414:	429d      	cmp	r5, r3
 8012416:	f841 4b04 	str.w	r4, [r1], #4
 801241a:	d8f9      	bhi.n	8012410 <__copybits+0x1c>
 801241c:	1aab      	subs	r3, r5, r2
 801241e:	3b15      	subs	r3, #21
 8012420:	f023 0303 	bic.w	r3, r3, #3
 8012424:	3304      	adds	r3, #4
 8012426:	4418      	add	r0, r3
 8012428:	4286      	cmp	r6, r0
 801242a:	d904      	bls.n	8012436 <__copybits+0x42>
 801242c:	2300      	movs	r3, #0
 801242e:	f840 3b04 	str.w	r3, [r0], #4
 8012432:	4286      	cmp	r6, r0
 8012434:	d8fb      	bhi.n	801242e <__copybits+0x3a>
 8012436:	bc70      	pop	{r4, r5, r6}
 8012438:	4770      	bx	lr
 801243a:	bf00      	nop

0801243c <__any_on>:
 801243c:	6903      	ldr	r3, [r0, #16]
 801243e:	114a      	asrs	r2, r1, #5
 8012440:	3014      	adds	r0, #20
 8012442:	4293      	cmp	r3, r2
 8012444:	b410      	push	{r4}
 8012446:	bfb8      	it	lt
 8012448:	eb00 0383 	addlt.w	r3, r0, r3, lsl #2
 801244c:	db13      	blt.n	8012476 <__any_on+0x3a>
 801244e:	dd10      	ble.n	8012472 <__any_on+0x36>
 8012450:	f011 011f 	ands.w	r1, r1, #31
 8012454:	d00d      	beq.n	8012472 <__any_on+0x36>
 8012456:	f850 4022 	ldr.w	r4, [r0, r2, lsl #2]
 801245a:	fa24 f301 	lsr.w	r3, r4, r1
 801245e:	fa03 f101 	lsl.w	r1, r3, r1
 8012462:	42a1      	cmp	r1, r4
 8012464:	eb00 0382 	add.w	r3, r0, r2, lsl #2
 8012468:	d005      	beq.n	8012476 <__any_on+0x3a>
 801246a:	2001      	movs	r0, #1
 801246c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012470:	4770      	bx	lr
 8012472:	eb00 0382 	add.w	r3, r0, r2, lsl #2
 8012476:	4298      	cmp	r0, r3
 8012478:	d20a      	bcs.n	8012490 <__any_on+0x54>
 801247a:	f853 2c04 	ldr.w	r2, [r3, #-4]
 801247e:	3b04      	subs	r3, #4
 8012480:	b122      	cbz	r2, 801248c <__any_on+0x50>
 8012482:	e7f2      	b.n	801246a <__any_on+0x2e>
 8012484:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8012488:	2a00      	cmp	r2, #0
 801248a:	d1ee      	bne.n	801246a <__any_on+0x2e>
 801248c:	4298      	cmp	r0, r3
 801248e:	d3f9      	bcc.n	8012484 <__any_on+0x48>
 8012490:	2000      	movs	r0, #0
 8012492:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012496:	4770      	bx	lr

08012498 <_read_r>:
 8012498:	b570      	push	{r4, r5, r6, lr}
 801249a:	f641 14d0 	movw	r4, #6608	; 0x19d0
 801249e:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80124a2:	4606      	mov	r6, r0
 80124a4:	2500      	movs	r5, #0
 80124a6:	4608      	mov	r0, r1
 80124a8:	4611      	mov	r1, r2
 80124aa:	461a      	mov	r2, r3
 80124ac:	6025      	str	r5, [r4, #0]
 80124ae:	f7f6 f8a9 	bl	8008604 <_read>
 80124b2:	1c43      	adds	r3, r0, #1
 80124b4:	d000      	beq.n	80124b8 <_read_r+0x20>
 80124b6:	bd70      	pop	{r4, r5, r6, pc}
 80124b8:	6823      	ldr	r3, [r4, #0]
 80124ba:	2b00      	cmp	r3, #0
 80124bc:	d0fb      	beq.n	80124b6 <_read_r+0x1e>
 80124be:	6033      	str	r3, [r6, #0]
 80124c0:	bd70      	pop	{r4, r5, r6, pc}
 80124c2:	bf00      	nop

080124c4 <cleanup_glue>:
 80124c4:	b538      	push	{r3, r4, r5, lr}
 80124c6:	460c      	mov	r4, r1
 80124c8:	6809      	ldr	r1, [r1, #0]
 80124ca:	4605      	mov	r5, r0
 80124cc:	b109      	cbz	r1, 80124d2 <cleanup_glue+0xe>
 80124ce:	f7ff fff9 	bl	80124c4 <cleanup_glue>
 80124d2:	4628      	mov	r0, r5
 80124d4:	4621      	mov	r1, r4
 80124d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80124da:	f7fa bc4f 	b.w	800cd7c <_free_r>
 80124de:	bf00      	nop

080124e0 <_reclaim_reent>:
 80124e0:	f240 5378 	movw	r3, #1400	; 0x578
 80124e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80124e8:	b570      	push	{r4, r5, r6, lr}
 80124ea:	681b      	ldr	r3, [r3, #0]
 80124ec:	4298      	cmp	r0, r3
 80124ee:	4605      	mov	r5, r0
 80124f0:	d032      	beq.n	8012558 <_reclaim_reent+0x78>
 80124f2:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 80124f4:	b1aa      	cbz	r2, 8012522 <_reclaim_reent+0x42>
 80124f6:	2300      	movs	r3, #0
 80124f8:	461e      	mov	r6, r3
 80124fa:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80124fe:	b909      	cbnz	r1, 8012504 <_reclaim_reent+0x24>
 8012500:	e007      	b.n	8012512 <_reclaim_reent+0x32>
 8012502:	4621      	mov	r1, r4
 8012504:	680c      	ldr	r4, [r1, #0]
 8012506:	4628      	mov	r0, r5
 8012508:	f7fa fc38 	bl	800cd7c <_free_r>
 801250c:	2c00      	cmp	r4, #0
 801250e:	d1f8      	bne.n	8012502 <_reclaim_reent+0x22>
 8012510:	6cea      	ldr	r2, [r5, #76]	; 0x4c
 8012512:	3601      	adds	r6, #1
 8012514:	2e20      	cmp	r6, #32
 8012516:	4633      	mov	r3, r6
 8012518:	d1ef      	bne.n	80124fa <_reclaim_reent+0x1a>
 801251a:	4611      	mov	r1, r2
 801251c:	4628      	mov	r0, r5
 801251e:	f7fa fc2d 	bl	800cd7c <_free_r>
 8012522:	6c29      	ldr	r1, [r5, #64]	; 0x40
 8012524:	b111      	cbz	r1, 801252c <_reclaim_reent+0x4c>
 8012526:	4628      	mov	r0, r5
 8012528:	f7fa fc28 	bl	800cd7c <_free_r>
 801252c:	f8d5 1148 	ldr.w	r1, [r5, #328]	; 0x148
 8012530:	b159      	cbz	r1, 801254a <_reclaim_reent+0x6a>
 8012532:	f505 76a6 	add.w	r6, r5, #332	; 0x14c
 8012536:	42b1      	cmp	r1, r6
 8012538:	d101      	bne.n	801253e <_reclaim_reent+0x5e>
 801253a:	e006      	b.n	801254a <_reclaim_reent+0x6a>
 801253c:	4621      	mov	r1, r4
 801253e:	680c      	ldr	r4, [r1, #0]
 8012540:	4628      	mov	r0, r5
 8012542:	f7fa fc1b 	bl	800cd7c <_free_r>
 8012546:	42a6      	cmp	r6, r4
 8012548:	d1f8      	bne.n	801253c <_reclaim_reent+0x5c>
 801254a:	6d69      	ldr	r1, [r5, #84]	; 0x54
 801254c:	b111      	cbz	r1, 8012554 <_reclaim_reent+0x74>
 801254e:	4628      	mov	r0, r5
 8012550:	f7fa fc14 	bl	800cd7c <_free_r>
 8012554:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8012556:	b903      	cbnz	r3, 801255a <_reclaim_reent+0x7a>
 8012558:	bd70      	pop	{r4, r5, r6, pc}
 801255a:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 801255c:	4628      	mov	r0, r5
 801255e:	4798      	blx	r3
 8012560:	f8d5 12e0 	ldr.w	r1, [r5, #736]	; 0x2e0
 8012564:	2900      	cmp	r1, #0
 8012566:	d0f7      	beq.n	8012558 <_reclaim_reent+0x78>
 8012568:	4628      	mov	r0, r5
 801256a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801256e:	f7ff bfa9 	b.w	80124c4 <cleanup_glue>
 8012572:	bf00      	nop

08012574 <__fpclassifyd>:
 8012574:	ec53 2b10 	vmov	r2, r3, d0
 8012578:	ea52 0103 	orrs.w	r1, r2, r3
 801257c:	d101      	bne.n	8012582 <__fpclassifyd+0xe>
 801257e:	2002      	movs	r0, #2
 8012580:	4770      	bx	lr
 8012582:	f1d2 0101 	rsbs	r1, r2, #1
 8012586:	bf38      	it	cc
 8012588:	2100      	movcc	r1, #0
 801258a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 801258e:	bf08      	it	eq
 8012590:	2a00      	cmpeq	r2, #0
 8012592:	d0f4      	beq.n	801257e <__fpclassifyd+0xa>
 8012594:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8012598:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801259c:	f5a2 1080 	sub.w	r0, r2, #1048576	; 0x100000
 80125a0:	f6c7 73df 	movt	r3, #32735	; 0x7fdf
 80125a4:	4298      	cmp	r0, r3
 80125a6:	d801      	bhi.n	80125ac <__fpclassifyd+0x38>
 80125a8:	2004      	movs	r0, #4
 80125aa:	4770      	bx	lr
 80125ac:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 80125b0:	d201      	bcs.n	80125b6 <__fpclassifyd+0x42>
 80125b2:	2003      	movs	r0, #3
 80125b4:	4770      	bx	lr
 80125b6:	2000      	movs	r0, #0
 80125b8:	f6c7 70f0 	movt	r0, #32752	; 0x7ff0
 80125bc:	4282      	cmp	r2, r0
 80125be:	bf14      	ite	ne
 80125c0:	2000      	movne	r0, #0
 80125c2:	f001 0001 	andeq.w	r0, r1, #1
 80125c6:	4770      	bx	lr

080125c8 <__swbuf_r>:
 80125c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80125ca:	460d      	mov	r5, r1
 80125cc:	4614      	mov	r4, r2
 80125ce:	4607      	mov	r7, r0
 80125d0:	b110      	cbz	r0, 80125d8 <__swbuf_r+0x10>
 80125d2:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80125d4:	2b00      	cmp	r3, #0
 80125d6:	d046      	beq.n	8012666 <__swbuf_r+0x9e>
 80125d8:	89a2      	ldrh	r2, [r4, #12]
 80125da:	69a0      	ldr	r0, [r4, #24]
 80125dc:	b293      	uxth	r3, r2
 80125de:	60a0      	str	r0, [r4, #8]
 80125e0:	0718      	lsls	r0, r3, #28
 80125e2:	d52d      	bpl.n	8012640 <__swbuf_r+0x78>
 80125e4:	6926      	ldr	r6, [r4, #16]
 80125e6:	2e00      	cmp	r6, #0
 80125e8:	d02a      	beq.n	8012640 <__swbuf_r+0x78>
 80125ea:	0499      	lsls	r1, r3, #18
 80125ec:	bf5f      	itttt	pl
 80125ee:	6e63      	ldrpl	r3, [r4, #100]	; 0x64
 80125f0:	f423 5300 	bicpl.w	r3, r3, #8192	; 0x2000
 80125f4:	f442 5200 	orrpl.w	r2, r2, #8192	; 0x2000
 80125f8:	6663      	strpl	r3, [r4, #100]	; 0x64
 80125fa:	6823      	ldr	r3, [r4, #0]
 80125fc:	bf58      	it	pl
 80125fe:	81a2      	strhpl	r2, [r4, #12]
 8012600:	6962      	ldr	r2, [r4, #20]
 8012602:	1b9e      	subs	r6, r3, r6
 8012604:	4296      	cmp	r6, r2
 8012606:	b2ed      	uxtb	r5, r5
 8012608:	bfb8      	it	lt
 801260a:	3601      	addlt	r6, #1
 801260c:	da22      	bge.n	8012654 <__swbuf_r+0x8c>
 801260e:	68a2      	ldr	r2, [r4, #8]
 8012610:	1c59      	adds	r1, r3, #1
 8012612:	3a01      	subs	r2, #1
 8012614:	60a2      	str	r2, [r4, #8]
 8012616:	6021      	str	r1, [r4, #0]
 8012618:	701d      	strb	r5, [r3, #0]
 801261a:	6963      	ldr	r3, [r4, #20]
 801261c:	42b3      	cmp	r3, r6
 801261e:	d006      	beq.n	801262e <__swbuf_r+0x66>
 8012620:	89a3      	ldrh	r3, [r4, #12]
 8012622:	07db      	lsls	r3, r3, #31
 8012624:	d501      	bpl.n	801262a <__swbuf_r+0x62>
 8012626:	2d0a      	cmp	r5, #10
 8012628:	d001      	beq.n	801262e <__swbuf_r+0x66>
 801262a:	4628      	mov	r0, r5
 801262c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801262e:	4638      	mov	r0, r7
 8012630:	4621      	mov	r1, r4
 8012632:	f7fa f9cb 	bl	800c9cc <_fflush_r>
 8012636:	2800      	cmp	r0, #0
 8012638:	d0f7      	beq.n	801262a <__swbuf_r+0x62>
 801263a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801263e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012640:	4638      	mov	r0, r7
 8012642:	4621      	mov	r1, r4
 8012644:	f7fd fe26 	bl	8010294 <__swsetup_r>
 8012648:	2800      	cmp	r0, #0
 801264a:	d1f6      	bne.n	801263a <__swbuf_r+0x72>
 801264c:	89a2      	ldrh	r2, [r4, #12]
 801264e:	6926      	ldr	r6, [r4, #16]
 8012650:	b293      	uxth	r3, r2
 8012652:	e7ca      	b.n	80125ea <__swbuf_r+0x22>
 8012654:	4638      	mov	r0, r7
 8012656:	4621      	mov	r1, r4
 8012658:	f7fa f9b8 	bl	800c9cc <_fflush_r>
 801265c:	2800      	cmp	r0, #0
 801265e:	d1ec      	bne.n	801263a <__swbuf_r+0x72>
 8012660:	6823      	ldr	r3, [r4, #0]
 8012662:	2601      	movs	r6, #1
 8012664:	e7d3      	b.n	801260e <__swbuf_r+0x46>
 8012666:	f7fa fa09 	bl	800ca7c <__sinit>
 801266a:	e7b5      	b.n	80125d8 <__swbuf_r+0x10>

0801266c <__swbuf>:
 801266c:	f240 5378 	movw	r3, #1400	; 0x578
 8012670:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8012674:	460a      	mov	r2, r1
 8012676:	4601      	mov	r1, r0
 8012678:	6818      	ldr	r0, [r3, #0]
 801267a:	f7ff bfa5 	b.w	80125c8 <__swbuf_r>
 801267e:	bf00      	nop

08012680 <_wcrtomb_r>:
 8012680:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012684:	460d      	mov	r5, r1
 8012686:	b086      	sub	sp, #24
 8012688:	4606      	mov	r6, r0
 801268a:	4690      	mov	r8, r2
 801268c:	461f      	mov	r7, r3
 801268e:	b1a9      	cbz	r1, 80126bc <_wcrtomb_r+0x3c>
 8012690:	f640 2408 	movw	r4, #2568	; 0xa08
 8012694:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8012698:	6824      	ldr	r4, [r4, #0]
 801269a:	f7ff f925 	bl	80118e8 <__locale_charset>
 801269e:	9700      	str	r7, [sp, #0]
 80126a0:	4603      	mov	r3, r0
 80126a2:	4629      	mov	r1, r5
 80126a4:	4642      	mov	r2, r8
 80126a6:	4630      	mov	r0, r6
 80126a8:	47a0      	blx	r4
 80126aa:	1c43      	adds	r3, r0, #1
 80126ac:	bf01      	itttt	eq
 80126ae:	2200      	moveq	r2, #0
 80126b0:	238a      	moveq	r3, #138	; 0x8a
 80126b2:	603a      	streq	r2, [r7, #0]
 80126b4:	6033      	streq	r3, [r6, #0]
 80126b6:	b006      	add	sp, #24
 80126b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80126bc:	f640 2308 	movw	r3, #2568	; 0xa08
 80126c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80126c4:	681c      	ldr	r4, [r3, #0]
 80126c6:	f7ff f90f 	bl	80118e8 <__locale_charset>
 80126ca:	9700      	str	r7, [sp, #0]
 80126cc:	4603      	mov	r3, r0
 80126ce:	462a      	mov	r2, r5
 80126d0:	4630      	mov	r0, r6
 80126d2:	a903      	add	r1, sp, #12
 80126d4:	47a0      	blx	r4
 80126d6:	e7e8      	b.n	80126aa <_wcrtomb_r+0x2a>

080126d8 <wcrtomb>:
 80126d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80126dc:	f240 5378 	movw	r3, #1400	; 0x578
 80126e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80126e4:	b086      	sub	sp, #24
 80126e6:	681d      	ldr	r5, [r3, #0]
 80126e8:	f640 2308 	movw	r3, #2568	; 0xa08
 80126ec:	4604      	mov	r4, r0
 80126ee:	460f      	mov	r7, r1
 80126f0:	4616      	mov	r6, r2
 80126f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80126f6:	b190      	cbz	r0, 801271e <wcrtomb+0x46>
 80126f8:	f8d3 8000 	ldr.w	r8, [r3]
 80126fc:	f7ff f8f4 	bl	80118e8 <__locale_charset>
 8012700:	9600      	str	r6, [sp, #0]
 8012702:	4603      	mov	r3, r0
 8012704:	4621      	mov	r1, r4
 8012706:	463a      	mov	r2, r7
 8012708:	4628      	mov	r0, r5
 801270a:	47c0      	blx	r8
 801270c:	1c42      	adds	r2, r0, #1
 801270e:	bf01      	itttt	eq
 8012710:	2200      	moveq	r2, #0
 8012712:	238a      	moveq	r3, #138	; 0x8a
 8012714:	6032      	streq	r2, [r6, #0]
 8012716:	602b      	streq	r3, [r5, #0]
 8012718:	b006      	add	sp, #24
 801271a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801271e:	681f      	ldr	r7, [r3, #0]
 8012720:	f7ff f8e2 	bl	80118e8 <__locale_charset>
 8012724:	9600      	str	r6, [sp, #0]
 8012726:	4603      	mov	r3, r0
 8012728:	4622      	mov	r2, r4
 801272a:	4628      	mov	r0, r5
 801272c:	a903      	add	r1, sp, #12
 801272e:	47b8      	blx	r7
 8012730:	e7ec      	b.n	801270c <wcrtomb+0x34>
 8012732:	bf00      	nop

08012734 <__ascii_wctomb>:
 8012734:	b149      	cbz	r1, 801274a <__ascii_wctomb+0x16>
 8012736:	2aff      	cmp	r2, #255	; 0xff
 8012738:	bf85      	ittet	hi
 801273a:	238a      	movhi	r3, #138	; 0x8a
 801273c:	6003      	strhi	r3, [r0, #0]
 801273e:	700a      	strbls	r2, [r1, #0]
 8012740:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8012744:	bf98      	it	ls
 8012746:	2001      	movls	r0, #1
 8012748:	4770      	bx	lr
 801274a:	4608      	mov	r0, r1
 801274c:	4770      	bx	lr
 801274e:	bf00      	nop

08012750 <_wctomb_r>:
 8012750:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012754:	f640 2408 	movw	r4, #2568	; 0xa08
 8012758:	f2c2 0400 	movt	r4, #8192	; 0x2000
 801275c:	b082      	sub	sp, #8
 801275e:	4698      	mov	r8, r3
 8012760:	4605      	mov	r5, r0
 8012762:	460f      	mov	r7, r1
 8012764:	4616      	mov	r6, r2
 8012766:	6824      	ldr	r4, [r4, #0]
 8012768:	f7ff f8be 	bl	80118e8 <__locale_charset>
 801276c:	f8cd 8000 	str.w	r8, [sp]
 8012770:	4603      	mov	r3, r0
 8012772:	4639      	mov	r1, r7
 8012774:	4632      	mov	r2, r6
 8012776:	4628      	mov	r0, r5
 8012778:	47a0      	blx	r4
 801277a:	b002      	add	sp, #8
 801277c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08012780 <_calloc_r>:
 8012780:	b510      	push	{r4, lr}
 8012782:	fb02 f101 	mul.w	r1, r2, r1
 8012786:	f7fa fc97 	bl	800d0b8 <_malloc_r>
 801278a:	4604      	mov	r4, r0
 801278c:	b170      	cbz	r0, 80127ac <_calloc_r+0x2c>
 801278e:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8012792:	f022 0203 	bic.w	r2, r2, #3
 8012796:	3a04      	subs	r2, #4
 8012798:	2a24      	cmp	r2, #36	; 0x24
 801279a:	d81c      	bhi.n	80127d6 <_calloc_r+0x56>
 801279c:	2a13      	cmp	r2, #19
 801279e:	bf98      	it	ls
 80127a0:	4603      	movls	r3, r0
 80127a2:	d805      	bhi.n	80127b0 <_calloc_r+0x30>
 80127a4:	2200      	movs	r2, #0
 80127a6:	601a      	str	r2, [r3, #0]
 80127a8:	605a      	str	r2, [r3, #4]
 80127aa:	609a      	str	r2, [r3, #8]
 80127ac:	4620      	mov	r0, r4
 80127ae:	bd10      	pop	{r4, pc}
 80127b0:	2300      	movs	r3, #0
 80127b2:	2a1b      	cmp	r2, #27
 80127b4:	6003      	str	r3, [r0, #0]
 80127b6:	6043      	str	r3, [r0, #4]
 80127b8:	bf98      	it	ls
 80127ba:	f100 0308 	addls.w	r3, r0, #8
 80127be:	d9f1      	bls.n	80127a4 <_calloc_r+0x24>
 80127c0:	2a24      	cmp	r2, #36	; 0x24
 80127c2:	6083      	str	r3, [r0, #8]
 80127c4:	60c3      	str	r3, [r0, #12]
 80127c6:	bf05      	ittet	eq
 80127c8:	6103      	streq	r3, [r0, #16]
 80127ca:	6143      	streq	r3, [r0, #20]
 80127cc:	f100 0310 	addne.w	r3, r0, #16
 80127d0:	f100 0318 	addeq.w	r3, r0, #24
 80127d4:	e7e6      	b.n	80127a4 <_calloc_r+0x24>
 80127d6:	2100      	movs	r1, #0
 80127d8:	f7fa ff20 	bl	800d61c <memset>
 80127dc:	4620      	mov	r0, r4
 80127de:	bd10      	pop	{r4, pc}

080127e0 <_fstat_r>:
 80127e0:	b538      	push	{r3, r4, r5, lr}
 80127e2:	f641 14d0 	movw	r4, #6608	; 0x19d0
 80127e6:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80127ea:	2300      	movs	r3, #0
 80127ec:	4605      	mov	r5, r0
 80127ee:	4608      	mov	r0, r1
 80127f0:	4611      	mov	r1, r2
 80127f2:	6023      	str	r3, [r4, #0]
 80127f4:	f7f5 fec8 	bl	8008588 <_fstat>
 80127f8:	1c43      	adds	r3, r0, #1
 80127fa:	d000      	beq.n	80127fe <_fstat_r+0x1e>
 80127fc:	bd38      	pop	{r3, r4, r5, pc}
 80127fe:	6823      	ldr	r3, [r4, #0]
 8012800:	2b00      	cmp	r3, #0
 8012802:	d0fb      	beq.n	80127fc <_fstat_r+0x1c>
 8012804:	602b      	str	r3, [r5, #0]
 8012806:	bd38      	pop	{r3, r4, r5, pc}

08012808 <_isatty_r>:
 8012808:	b538      	push	{r3, r4, r5, lr}
 801280a:	f641 14d0 	movw	r4, #6608	; 0x19d0
 801280e:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8012812:	2300      	movs	r3, #0
 8012814:	4605      	mov	r5, r0
 8012816:	4608      	mov	r0, r1
 8012818:	6023      	str	r3, [r4, #0]
 801281a:	f7f5 febd 	bl	8008598 <_isatty>
 801281e:	1c43      	adds	r3, r0, #1
 8012820:	d000      	beq.n	8012824 <_isatty_r+0x1c>
 8012822:	bd38      	pop	{r3, r4, r5, pc}
 8012824:	6823      	ldr	r3, [r4, #0]
 8012826:	2b00      	cmp	r3, #0
 8012828:	d0fb      	beq.n	8012822 <_isatty_r+0x1a>
 801282a:	602b      	str	r3, [r5, #0]
 801282c:	bd38      	pop	{r3, r4, r5, pc}
 801282e:	bf00      	nop
 8012830:	73257325 	.word	0x73257325
 8012834:	00000000 	.word	0x00000000
 8012838:	33323130 	.word	0x33323130
 801283c:	37363534 	.word	0x37363534
 8012840:	62613938 	.word	0x62613938
 8012844:	66656463 	.word	0x66656463
 8012848:	202d3c20 	.word	0x202d3c20
 801284c:	000a0d58 	.word	0x000a0d58
 8012850:	202d3c20 	.word	0x202d3c20
 8012854:	000a0d59 	.word	0x000a0d59
 8012858:	202d3c20 	.word	0x202d3c20
 801285c:	000a0d5a 	.word	0x000a0d5a
 8012860:	6e69616d 	.word	0x6e69616d
 8012864:	00000d0a 	.word	0x00000d0a
 8012868:	66666666 	.word	0x66666666
 801286c:	66666666 	.word	0x66666666
 8012870:	66666666 	.word	0x66666666
 8012874:	66666666 	.word	0x66666666
 8012878:	66666666 	.word	0x66666666
 801287c:	66666666 	.word	0x66666666
 8012880:	66666666 	.word	0x66666666
 8012884:	65666666 	.word	0x65666666
 8012888:	66666666 	.word	0x66666666
 801288c:	66666666 	.word	0x66666666
 8012890:	66666666 	.word	0x66666666
 8012894:	66666666 	.word	0x66666666
 8012898:	00000000 	.word	0x00000000
 801289c:	00006637 	.word	0x00006637
 80128a0:	66666666 	.word	0x66666666
 80128a4:	66666666 	.word	0x66666666
 80128a8:	66666666 	.word	0x66666666
 80128ac:	66666666 	.word	0x66666666
 80128b0:	66666666 	.word	0x66666666
 80128b4:	66666666 	.word	0x66666666
 80128b8:	65643939 	.word	0x65643939
 80128bc:	36333866 	.word	0x36333866
 80128c0:	62363431 	.word	0x62363431
 80128c4:	31623963 	.word	0x31623963
 80128c8:	32643462 	.word	0x32643462
 80128cc:	31333832 	.word	0x31333832
 80128d0:	00000000 	.word	0x00000000
 80128d4:	66666666 	.word	0x66666666
 80128d8:	66666666 	.word	0x66666666
 80128dc:	66666666 	.word	0x66666666
 80128e0:	66666666 	.word	0x66666666
 80128e4:	66666666 	.word	0x66666666
 80128e8:	66666666 	.word	0x66666666
 80128ec:	66666666 	.word	0x66666666
 80128f0:	65666666 	.word	0x65666666
 80128f4:	66666666 	.word	0x66666666
 80128f8:	66666666 	.word	0x66666666
 80128fc:	66666666 	.word	0x66666666
 8012900:	63666666 	.word	0x63666666
 8012904:	00000000 	.word	0x00000000
 8012908:	31323436 	.word	0x31323436
 801290c:	39313530 	.word	0x39313530
 8012910:	63393565 	.word	0x63393565
 8012914:	37653038 	.word	0x37653038
 8012918:	37616630 	.word	0x37616630
 801291c:	62613965 	.word	0x62613965
 8012920:	34323237 	.word	0x34323237
 8012924:	39343033 	.word	0x39343033
 8012928:	38626566 	.word	0x38626566
 801292c:	63656564 	.word	0x63656564
 8012930:	36343163 	.word	0x36343163
 8012934:	31623962 	.word	0x31623962
 8012938:	00000000 	.word	0x00000000
 801293c:	64383831 	.word	0x64383831
 8012940:	65303861 	.word	0x65303861
 8012944:	30333062 	.word	0x30333062
 8012948:	36663039 	.word	0x36663039
 801294c:	66626337 	.word	0x66626337
 8012950:	62653032 	.word	0x62653032
 8012954:	31613334 	.word	0x31613334
 8012958:	30303838 	.word	0x30303838
 801295c:	66663466 	.word	0x66663466
 8012960:	64666130 	.word	0x64666130
 8012964:	66663238 	.word	0x66663238
 8012968:	32313031 	.word	0x32313031
 801296c:	00000000 	.word	0x00000000
 8012970:	39313730 	.word	0x39313730
 8012974:	35396232 	.word	0x35396232
 8012978:	38636666 	.word	0x38636666
 801297c:	38376164 	.word	0x38376164
 8012980:	30313336 	.word	0x30313336
 8012984:	64653131 	.word	0x64653131
 8012988:	34326236 	.word	0x34326236
 801298c:	35646463 	.word	0x35646463
 8012990:	39663337 	.word	0x39663337
 8012994:	31613737 	.word	0x31613737
 8012998:	39376531 	.word	0x39376531
 801299c:	31313834 	.word	0x31313834
 80129a0:	00000000 	.word	0x00000000
 80129a4:	2d2d3c20 	.word	0x2d2d3c20
 80129a8:	61206b20 	.word	0x61206b20
 80129ac:	2061656c 	.word	0x2061656c
 80129b0:	20323931 	.word	0x20323931
 80129b4:	73746962 	.word	0x73746962
 80129b8:	00000a0d 	.word	0x00000a0d
 80129bc:	0a0d7025 	.word	0x0a0d7025
 80129c0:	00000000 	.word	0x00000000
 80129c4:	2c207025 	.word	0x2c207025
 80129c8:	20642520 	.word	0x20642520
 80129cc:	00000a0d 	.word	0x00000a0d
 80129d0:	73a9c352 	.word	0x73a9c352
 80129d4:	61746c75 	.word	0x61746c75
 80129d8:	69207374 	.word	0x69207374
 80129dc:	746e6564 	.word	0x746e6564
 80129e0:	65757169 	.word	0x65757169
 80129e4:	000a0d73 	.word	0x000a0d73
 80129e8:	65727245 	.word	0x65727245
 80129ec:	3a207275 	.word	0x3a207275
 80129f0:	a9c37220 	.word	0xa9c37220
 80129f4:	746c7573 	.word	0x746c7573
 80129f8:	20737461 	.word	0x20737461
 80129fc:	66666964 	.word	0x66666964
 8012a00:	6572a9c3 	.word	0x6572a9c3
 8012a04:	0d73746e 	.word	0x0d73746e
 8012a08:	00000000 	.word	0x00000000

08012a0c <mp_bits_per_limb>:
 8012a0c:	00000020 000a7325 696e696d 706d672d      ...%s..mini-gmp
 8012a1c:	0000632e 657a6973 30203e20 00000000     .c..size > 0....
 8012a2c:	5f706d67 61666564 5f746c75 6f6c6c61     gmp_default_allo
 8012a3c:	56203a63 75747269 6d206c61 726f6d65     c: Virtual memor
 8012a4c:	78652079 73756168 2e646574 00000000     y exhausted.....
 8012a5c:	5f706d67 61666564 5f746c75 6c616572     gmp_default_real
 8012a6c:	203a636f 74726956 206c6175 6f6d656d     oc: Virtual memo
 8012a7c:	65207972 75616878 64657473 0000002e     ry exhausted....
 8012a8c:	203e206e 00000030 3e206e61 6e62203d     n > 0...an >= bn
 8012a9c:	00000000 3d3e206e 00003120 3e206e75     ....n >= 1..un >
 8012aac:	6e76203d 00000000 3e206e76 0031203d     = vn....vn >= 1.
 8012abc:	20746e63 31203d3e 00000000 20746e63     cnt >= 1....cnt 
 8012acc:	4d47203c 494c5f50 425f424d 00535449     < GMP_LIMB_BITS.
 8012adc:	3d207875 2030203d 75207c7c 3d3d2078     ux == 0 || ux ==
 8012aec:	504d4720 4d494c5f 414d5f42 00000058      GMP_LIMB_MAX...
 8012afc:	3d3c2030 26206920 20692026 75203d3c     0 <= i && i <= u
 8012b0c:	0000006e 3e203175 4d47203d 494c5f50     n...u1 >= GMP_LI
 8012b1c:	485f424d 42484749 00005449 203e2064     MB_HIGHBIT..d > 
 8012b2c:	00000030 3e203164 00003020 3e206e64     0...d1 > 0..dn >
 8012b3c:	00003020 3e206e6e 0032203d 20307228      0..nn >= 2.(r0 
 8012b4c:	28203c3c 5f504d47 424d494c 5449425f     << (GMP_LIMB_BIT
 8012b5c:	202d2053 66696873 20292974 30203d3d     S - shift)) == 0
 8012b6c:	00000000 3e206e64 00003220 3e206e6e     ....dn > 2..nn >
 8012b7c:	6e64203d 00000000 20316428 4d472026     = dn....(d1 & GM
 8012b8c:	494c5f50 485f424d 42484749 20295449     P_LIMB_HIGHBIT) 
 8012b9c:	30203d21 00000000 2d766e69 2031643e     != 0....inv->d1 
 8012bac:	64203d3d 6e645b70 005d312d 2d766e69     == dp[dn-1].inv-
 8012bbc:	2030643e 64203d3d 6e645b70 005d322d     >d0 == dp[dn-2].
 8012bcc:	766e6928 31643e2d 47202620 4c5f504d     (inv->d1 & GMP_L
 8012bdc:	5f424d49 48474948 29544942 203d2120     IMB_HIGHBIT) != 
 8012bec:	00000030 79635f5f 203d3d20 00000030     0...__cy == 0...
 8012bfc:	203e2075 00000030 3c207228 4728203c     u > 0...(r << (G
 8012c0c:	4c5f504d 5f424d49 53544942 62202d20     MP_LIMB_BITS - b
 8012c1c:	2d766e69 6968733e 29297466 203d3d20     inv->shift)) == 
 8012c2c:	00000030 3e206e75 00003020 755b7075     0...un > 0..up[u
 8012c3c:	5d312d6e 30203e20 00000000 3d3d206a     n-1] > 0....j ==
 8012c4c:	006e7320 203c2078 00302e31 5f7a706d      sn.x < 1.0.mpz_
 8012c5c:	5f766964 203a7271 69766944 62206564     div_qr: Divide b
 8012c6c:	657a2079 002e6f72 3e206e72 00003020     y zero..rn > 0..
 8012c7c:	3d207963 0030203d 3c206c72 00006420     cy == 0.rl < d..
 8012c8c:	3d206e71 2030203d 71207c7c 6e715b70     qn == 0 || qp[qn
 8012c9c:	205d312d 0030203e 7c207528 20297620     -1] > 0.(u | v) 
 8012cac:	0030203e 5f3e2d72 735f706d 20657a69     > 0.r->_mp_size 
 8012cbc:	0030203e 5f7a706d 6d776f70 655a203a     > 0.mpz_powm: Ze
 8012ccc:	6d206f72 6c75646f 00002e6f 5f7a706d     ro modulo...mpz_
 8012cdc:	6d776f70 654e203a 69746167 65206576     powm: Negative e
 8012cec:	6e6f7078 20746e65 20646e61 2d6e6f6e     xponent and non-
 8012cfc:	65766e69 62697472 6220656c 2e657361     invertible base.
 8012d0c:	00000000 5f7a706d 746f6f72 3a6d6572     ....mpz_rootrem:
 8012d1c:	67654e20 76697461 72612065 656d7567      Negative argume
 8012d2c:	202c746e 68746977 65766520 6f72206e     nt, with even ro
 8012d3c:	002e746f 5f7a706d 746f6f72 3a6d6572     ot..mpz_rootrem:
 8012d4c:	72655a20 2068746f 746f6f72 0000002e      Zeroth root....
 8012d5c:	6e5b2070 205d312d 30203d21 00000000     p [n-1] != 0....
 8012d6c:	5f3e2d73 735f706d 20657a69 28203d3d     s->_mp_size == (
 8012d7c:	29312b6e 0000322f 203e206b 00000030     n+1)/2..k > 0...
 8012d8c:	5f3e2d6e 735f706d 20657a69 30203d21     n->_mp_size != 0
 8012d9c:	00000000 3d3e206a 00303320 626d696c     ....j >= 30.limb
 8012dac:	646e695f 3c207865 006e6420 3d206376     _index < dn.vc =
 8012dbc:	0030203d 3c206e76 00003020 65736162     = 0.vn < 0..base
 8012dcc:	203d3e20 00000032 65736162 203d3c20      >= 2...base <= 
 8012ddc:	00003633 33323130 37363534 62613938     36..0123456789ab
 8012dec:	66656463 6a696867 6e6d6c6b 7271706f     cdefghijklmnopqr
 8012dfc:	76757473 7a797877 00000000 33323130     stuvwxyz....0123
 8012e0c:	37363534 42413938 46454443 4a494847     456789ABCDEFGHIJ
 8012e1c:	4e4d4c4b 5251504f 56555453 5a595857     KLMNOPQRSTUVWXYZ
 8012e2c:	00000000 65736162 203d3d20 7c7c2030     ....base == 0 ||
 8012e3c:	61622820 3e206573 2032203d 62202626      (base >= 2 && b
 8012e4c:	20657361 33203d3c 00002936 3c206e72     ase <= 36)..rn <
 8012e5c:	6c61203d 00636f6c 5f7a706d 6f706d69     = alloc.mpz_impo
 8012e6c:	203a7472 6c69614e 6f6e2073 75732074     rt: Nails not su
 8012e7c:	726f7070 2e646574 00000000 6564726f     pported.....orde
 8012e8c:	3d3d2072 7c203120 726f207c 20726564     r == 1 || order 
 8012e9c:	2d203d3d 00000031 69646e65 3e206e61     == -1...endian >
 8012eac:	312d203d 20262620 69646e65 3c206e61     = -1 && endian <
 8012ebc:	0031203d 202b2069 74796228 3e207365     = 1.i + (bytes >
 8012ecc:	20293020 72203d3d 0000006e 657a6973      0) == rn...size
 8012edc:	30203e20 207c7c20 5f3e2d75 735f706d      > 0 || u->_mp_s
 8012eec:	20657a69 30203d3d 00000000 626d696c     ize == 0....limb
 8012efc:	203d2120 00000030 3d3d2069 006e7520      != 0...i == un.
 8012f0c:	3d3d206b 756f6320 0000746e              k == count..

08012f18 <__func__.6170>:
 8012f18:	5f706d67 61666564 5f746c75 6f6c6c61     gmp_default_allo
 8012f28:	00000063                                c...

08012f2c <__func__.6219>:
 8012f2c:	5f706d67 61657278 636f6c6c 6d696c5f     gmp_xrealloc_lim
 8012f3c:	00007362                                bs..

08012f40 <__func__.6273>:
 8012f40:	5f6e706d 5f646461 00000031              mpn_add_1...

08012f4c <__func__.6299>:
 8012f4c:	5f6e706d 00646461                       mpn_add.

08012f54 <__func__.6307>:
 8012f54:	5f6e706d 5f627573 00000031              mpn_sub_1...

08012f60 <__func__.6333>:
 8012f60:	5f6e706d 00627573                       mpn_sub.

08012f68 <__func__.6344>:
 8012f68:	5f6e706d 5f6c756d 00000031              mpn_mul_1...

08012f74 <__func__.6368>:
 8012f74:	5f6e706d 6d646461 315f6c75 00000000     mpn_addmul_1....

08012f84 <__func__.6392>:
 8012f84:	5f6e706d 6d627573 315f6c75 00000000     mpn_submul_1....

08012f94 <__func__.6412>:
 8012f94:	5f6e706d 006c756d                       mpn_mul.

08012f9c <__func__.6438>:
 8012f9c:	5f6e706d 6968736c 00007466              mpn_lshift..

08012fa8 <__func__.6453>:
 8012fa8:	5f6e706d 69687372 00007466              mpn_rshift..

08012fb4 <__func__.6465>:
 8012fb4:	5f6e706d 6d6d6f63 735f6e6f 006e6163     mpn_common_scan.

08012fc4 <__func__.6500>:
 8012fc4:	5f6e706d 65766e69 335f7472 00327962     mpn_invert_3by2.

08012fd4 <__func__.6523>:
 8012fd4:	5f6e706d 5f766964 315f7271 766e695f     mpn_div_qr_1_inv
 8012fe4:	00747265                                ert.

08012fe8 <__func__.6538>:
 8012fe8:	5f6e706d 5f766964 325f7271 766e695f     mpn_div_qr_2_inv
 8012ff8:	00747265                                ert.

08012ffc <__func__.6552>:
 8012ffc:	5f6e706d 5f766964 695f7271 7265766e     mpn_div_qr_inver
 801300c:	00000074                                t...

08013010 <__func__.6599>:
 8013010:	5f6e706d 5f766964 315f7271 00000000     mpn_div_qr_1....

08013020 <__func__.6628>:
 8013020:	5f6e706d 5f766964 325f7271 6572705f     mpn_div_qr_2_pre
 8013030:	00766e69                                inv.

08013034 <__func__.6677>:
 8013034:	5f6e706d 5f766964 705f7271 00003169     mpn_div_qr_pi1..

08013044 <__func__.6718>:
 8013044:	5f6e706d 5f766964 705f7271 6e696572     mpn_div_qr_prein
 8013054:	00000076                                v...

08013058 <__func__.6731>:
 8013058:	5f6e706d 5f766964 00007271              mpn_div_qr..

08013064 <__func__.6762>:
 8013064:	5f6e706d 626d696c 7a69735f 6e695f65     mpn_limb_size_in
 8013074:	7361625f 00325f65                       _base_2.

0801307c <__func__.6810>:
 801307c:	5f6e706d 626d696c 7465675f 7274735f     mpn_limb_get_str
 801308c:	00000000                                ....

08013090 <__func__.6843>:
 8013090:	5f6e706d 5f746567 00727473              mpn_get_str.

0801309c <__func__.6878>:
 801309c:	5f6e706d 5f746573 5f727473 6568746f     mpn_set_str_othe
 80130ac:	00000072                                r...

080130b0 <__func__.6961>:
 80130b0:	5f7a706d 626d696c 6f6d5f73 79666964     mpz_limbs_modify
 80130c0:	00000000                                ....

080130c4 <__func__.6990>:
 80130c4:	5f7a706d 5f746573 00000064              mpz_set_d...

080130d0 <__func__.7090>:
 80130d0:	5f7a706d 5f736261 5f627573 00006975     mpz_abs_sub_ui..

080130e0 <__func__.7127>:
 80130e0:	5f7a706d 5f736261 00627573              mpz_abs_sub.

080130ec <__func__.7301>:
 80130ec:	5f7a706d 5f766964 65325f72 00007078     mpz_div_r_2exp..

080130fc <__func__.7354>:
 80130fc:	5f7a706d 65766964 74636178 00000000     mpz_divexact....

0801310c <__func__.7378>:
 801310c:	5f7a706d 5f766964 755f7271 00000069     mpz_div_qr_ui...

0801311c <__func__.7451>:
 801311c:	5f7a706d 65766964 74636178 0069755f     mpz_divexact_ui.

0801312c <__func__.7461>:
 801312c:	5f6e706d 5f646367 00003131              mpn_gcd_11..

08013138 <__func__.7493>:
 8013138:	5f7a706d 656b616d 64646f5f 00000000     mpz_make_odd....

08013148 <__func__.7587>:
 8013148:	5f7a706d 6d776f70 00000000              mpz_powm....

08013154 <__func__.7644>:
 8013154:	5f6e706d 66726570 5f746365 61757173     mpn_perfect_squa
 8013164:	705f6572 00000000                       re_p....

0801316c <__func__.7655>:
 801316c:	5f6e706d 74727173 006d6572              mpn_sqrtrem.

08013178 <__func__.7679>:
 8013178:	5f706d67 6c6c696d 61727265 006e6962     gmp_millerrabin.

08013188 <__func__.7693>:
 8013188:	5f7a706d 626f7270 705f6261 656d6972     mpz_probab_prime
 8013198:	0000705f                                _p..

0801319c <__func__.7731>:
 801319c:	5f7a706d 5f736261 5f627573 00746962     mpz_abs_sub_bit.

080131ac <__func__.7774>:
 80131ac:	5f7a706d 00646e61                       mpz_and.

080131b4 <__func__.7803>:
 80131b4:	5f7a706d 00726f69                       mpz_ior.

080131bc <__func__.7831>:
 80131bc:	5f7a706d 00726f78                       mpz_xor.

080131c4 <__func__.7871>:
 80131c4:	5f7a706d 646d6168 00747369              mpz_hamdist.

080131d0 <__func__.7910>:
 80131d0:	5f7a706d 657a6973 61626e69 00006573     mpz_sizeinbase..

080131e0 <__func__.7945>:
 80131e0:	5f7a706d 5f746573 00727473              mpz_set_str.

080131ec <i.7970>:
 80131ec:	00000002                                ....

080131f0 <__func__.7988>:
 80131f0:	5f7a706d 6f706d69 00007472              mpz_import..

080131fc <__func__.8007>:
 80131fc:	5f7a706d 6f707865 00007472 334d5453     mpz_export..STM3
 801320c:	69562032 61757472 6f43206c 726f506d     2 Virtual ComPor
 801321c:	6e692074 20534820 65646f6d 00000000     t in HS mode....
 801322c:	334d5453 69562032 61757472 6f43206c     STM32 Virtual Co
 801323c:	726f506d 6e692074 20534620 65646f4d     mPort in FS Mode
 801324c:	00000000 694d5453 656f7263 7463656c     ....STMicroelect
 801325c:	696e6f72 00007363 30303030 30303030     ronics..00000000
 801326c:	42303530 00000000 30303030 30303030     050B....00000000
 801327c:	43303530 00000000 20504356 666e6f43     050C....VCP Conf
 801328c:	00006769 20504356 65746e49 63616672     ig..VCP Interfac
 801329c:	00000065 7566202c 6974636e 203a6e6f     e..., function: 
 80132ac:	00000000 65737361 6f697472 2522206e     ....assertion "%
 80132bc:	66202273 656c6961 66203a64 20656c69     s" failed: file 
 80132cc:	22732522 696c202c 2520656e 25732564     "%s", line %d%s%
 80132dc:	00000a73                                s...

080132e0 <_ctype_>:
 80132e0:	20202000 20202020 28282020 20282828     .         ((((( 
 80132f0:	20202020 20202020 20202020 20202020                     
 8013300:	10108820 10101010 10101010 10101010      ...............
 8013310:	04040410 04040404 10040404 10101010     ................
 8013320:	41411010 41414141 01010101 01010101     ..AAAAAA........
 8013330:	01010101 01010101 01010101 10101010     ................
 8013340:	42421010 42424242 02020202 02020202     ..BBBBBB........
 8013350:	02020202 02020202 02020202 10101010     ................
 8013360:	00000020 00000000 00000000 00000000      ...............
	...
 80133e4:	00000043                                C...

080133e8 <_global_impure_ptr>:
 80133e8:	20000150 0000000a                       P.. ....

080133f0 <blanks.6717>:
 80133f0:	20202020 20202020 20202020 20202020                     
 8013400:	33323130 37363534 42413938 46454443     0123456789ABCDEF
 8013410:	00000000 33323130 37363534 62613938     ....0123456789ab
 8013420:	66656463 00000000 6c756e28 0000296c     cdef....(null)..

08013430 <zeroes.6718>:
 8013430:	30303030 30303030 30303030 30303030     0000000000000000

08013440 <zeroes.6775>:
 8013440:	30303030 30303030 30303030 30303030     0000000000000000
 8013450:	00464e49 00666e69 004e414e 006e616e     INF.inf.NAN.nan.
 8013460:	00000030                                0...

08013464 <blanks.6774>:
 8013464:	20202020 20202020 20202020 20202020                     
 8013474:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
 8013484:	49534f50 00000058 0000002e              POSIX.......

08013490 <__mprec_tens>:
 8013490:	00000000 3ff00000 00000000 40240000     .......?......$@
 80134a0:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
 80134b0:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
 80134c0:	00000000 412e8480 00000000 416312d0     .......A......cA
 80134d0:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
 80134e0:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
 80134f0:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
 8013500:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
 8013510:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
 8013520:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
 8013530:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
 8013540:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
 8013550:	79d99db4 44ea7843                       ...yCx.D

08013558 <__mprec_bigtens>:
 8013558:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
 8013568:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
 8013578:	7f73bf3c 75154fdd                       <.s..O.u

08013580 <p05.5266>:
 8013580:	00000005 00000019 0000007d 00000000     ........}.......

08013590 <__mprec_tinytens>:
 8013590:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
 80135a0:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
 80135b0:	64ac6f43 0ac80628                       Co.d(...
