{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1747602390220 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1747602390220 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 19 04:06:30 2025 " "Processing started: Mon May 19 04:06:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1747602390220 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1747602390220 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sha256_optimizePowerArea -c sha256_optimizePowerArea " "Command: quartus_map --read_settings_files=on --write_settings_files=off sha256_optimizePowerArea -c sha256_optimizePowerArea" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1747602390220 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "12 12 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 12 of the 12 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1747602390477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/codevs/soc/sha256/rtl/sha256_optimizepowerareaverilog.v 1 1 " "Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/sha256_optimizepowerareaverilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 sha256_optimizePowerAreaVerilog " "Found entity 1: sha256_optimizePowerAreaVerilog" {  } { { "../SHA256/rtl/sha256_optimizePowerAreaVerilog.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/sha256_optimizePowerAreaVerilog.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747602390504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747602390504 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "IP_wrapper.v(101) " "Verilog HDL Module Instantiation warning at IP_wrapper.v(101): ignored dangling comma in List of Port Connections" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 101 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1747602390505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/codevs/soc/sha256/rtl/ip_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/ip_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 IP_wrapper " "Found entity 1: IP_wrapper" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747602390505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747602390505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/codevs/soc/sha256/rtl/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../SHA256/rtl/controller.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747602390506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747602390506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/codevs/soc/sha256/rtl/message_compression.v 1 1 " "Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/message_compression.v" { { "Info" "ISGN_ENTITY_NAME" "1 message_compression " "Found entity 1: message_compression" {  } { { "../SHA256/rtl/message_compression.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_compression.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747602390509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747602390509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sha256_optimizepowerarea.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sha256_optimizepowerarea.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sha256_optimizePowerArea " "Found entity 1: sha256_optimizePowerArea" {  } { { "sha256_optimizePowerArea.bdf" "" { Schematic "D:/CodeVS/SOC/SHA256_QuartusProject/sha256_optimizePowerArea.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747602390510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747602390510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/codevs/soc/sha256/rtl/compression_logic/sigma1_func_compression.v 1 1 " "Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/compression_logic/sigma1_func_compression.v" { { "Info" "ISGN_ENTITY_NAME" "1 sigma1_func_compression " "Found entity 1: sigma1_func_compression" {  } { { "../SHA256/rtl/compression_logic/sigma1_func_compression.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/compression_logic/sigma1_func_compression.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747602390511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747602390511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/codevs/soc/sha256/rtl/compression_logic/sigma0_func_compression.v 1 1 " "Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/compression_logic/sigma0_func_compression.v" { { "Info" "ISGN_ENTITY_NAME" "1 sigma0_func_compression " "Found entity 1: sigma0_func_compression" {  } { { "../SHA256/rtl/compression_logic/sigma0_func_compression.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/compression_logic/sigma0_func_compression.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747602390512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747602390512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/codevs/soc/sha256/rtl/compression_logic/maj_func.v 1 1 " "Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/compression_logic/maj_func.v" { { "Info" "ISGN_ENTITY_NAME" "1 maj_func " "Found entity 1: maj_func" {  } { { "../SHA256/rtl/compression_logic/maj_func.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/compression_logic/maj_func.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747602390513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747602390513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/codevs/soc/sha256/rtl/compression_logic/ch_func.v 1 1 " "Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/compression_logic/ch_func.v" { { "Info" "ISGN_ENTITY_NAME" "1 ch_func " "Found entity 1: ch_func" {  } { { "../SHA256/rtl/compression_logic/ch_func.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/compression_logic/ch_func.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747602390514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747602390514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/codevs/soc/sha256/rtl/common_components/adder_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/common_components/adder_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32bit " "Found entity 1: adder_32bit" {  } { { "../SHA256/rtl/common_components/adder_32bit.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/common_components/adder_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747602390516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747602390516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/codevs/soc/sha256/rtl/message_scheduler.v 1 1 " "Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/message_scheduler.v" { { "Info" "ISGN_ENTITY_NAME" "1 message_scheduler " "Found entity 1: message_scheduler" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747602390518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747602390518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/codevs/soc/sha256/rtl/schedule_logic/sigma1_func_schedule.v 1 1 " "Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/schedule_logic/sigma1_func_schedule.v" { { "Info" "ISGN_ENTITY_NAME" "1 sigma1_func_schedule " "Found entity 1: sigma1_func_schedule" {  } { { "../SHA256/rtl/schedule_logic/sigma1_func_schedule.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/schedule_logic/sigma1_func_schedule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747602390519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747602390519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/codevs/soc/sha256/rtl/schedule_logic/sigma0_func_schedule.v 1 1 " "Found 1 design units, including 1 entities, in source file /codevs/soc/sha256/rtl/schedule_logic/sigma0_func_schedule.v" { { "Info" "ISGN_ENTITY_NAME" "1 sigma0_func_schedule " "Found entity 1: sigma0_func_schedule" {  } { { "../SHA256/rtl/schedule_logic/sigma0_func_schedule.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/schedule_logic/sigma0_func_schedule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1747602390520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1747602390520 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IP_wrapper " "Elaborating entity \"IP_wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1747602390538 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "status_reg IP_wrapper.v(40) " "Verilog HDL Always Construct warning at IP_wrapper.v(40): inferring latch(es) for variable \"status_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1747602390539 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[1\] IP_wrapper.v(40) " "Inferred latch for \"status_reg\[1\]\" at IP_wrapper.v(40)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747602390541 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[2\] IP_wrapper.v(40) " "Inferred latch for \"status_reg\[2\]\" at IP_wrapper.v(40)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747602390541 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[3\] IP_wrapper.v(40) " "Inferred latch for \"status_reg\[3\]\" at IP_wrapper.v(40)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747602390541 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[4\] IP_wrapper.v(40) " "Inferred latch for \"status_reg\[4\]\" at IP_wrapper.v(40)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747602390541 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[5\] IP_wrapper.v(40) " "Inferred latch for \"status_reg\[5\]\" at IP_wrapper.v(40)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747602390541 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[6\] IP_wrapper.v(40) " "Inferred latch for \"status_reg\[6\]\" at IP_wrapper.v(40)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747602390541 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[7\] IP_wrapper.v(40) " "Inferred latch for \"status_reg\[7\]\" at IP_wrapper.v(40)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747602390541 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[8\] IP_wrapper.v(40) " "Inferred latch for \"status_reg\[8\]\" at IP_wrapper.v(40)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747602390541 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[9\] IP_wrapper.v(40) " "Inferred latch for \"status_reg\[9\]\" at IP_wrapper.v(40)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747602390541 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[10\] IP_wrapper.v(40) " "Inferred latch for \"status_reg\[10\]\" at IP_wrapper.v(40)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747602390541 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[11\] IP_wrapper.v(40) " "Inferred latch for \"status_reg\[11\]\" at IP_wrapper.v(40)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747602390541 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[12\] IP_wrapper.v(40) " "Inferred latch for \"status_reg\[12\]\" at IP_wrapper.v(40)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747602390541 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[13\] IP_wrapper.v(40) " "Inferred latch for \"status_reg\[13\]\" at IP_wrapper.v(40)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747602390541 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[14\] IP_wrapper.v(40) " "Inferred latch for \"status_reg\[14\]\" at IP_wrapper.v(40)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747602390541 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[15\] IP_wrapper.v(40) " "Inferred latch for \"status_reg\[15\]\" at IP_wrapper.v(40)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747602390541 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[16\] IP_wrapper.v(40) " "Inferred latch for \"status_reg\[16\]\" at IP_wrapper.v(40)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747602390541 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[17\] IP_wrapper.v(40) " "Inferred latch for \"status_reg\[17\]\" at IP_wrapper.v(40)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747602390541 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[18\] IP_wrapper.v(40) " "Inferred latch for \"status_reg\[18\]\" at IP_wrapper.v(40)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747602390542 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[19\] IP_wrapper.v(40) " "Inferred latch for \"status_reg\[19\]\" at IP_wrapper.v(40)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747602390542 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[20\] IP_wrapper.v(40) " "Inferred latch for \"status_reg\[20\]\" at IP_wrapper.v(40)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747602390542 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[21\] IP_wrapper.v(40) " "Inferred latch for \"status_reg\[21\]\" at IP_wrapper.v(40)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747602390542 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[22\] IP_wrapper.v(40) " "Inferred latch for \"status_reg\[22\]\" at IP_wrapper.v(40)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747602390542 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[23\] IP_wrapper.v(40) " "Inferred latch for \"status_reg\[23\]\" at IP_wrapper.v(40)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747602390542 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[24\] IP_wrapper.v(40) " "Inferred latch for \"status_reg\[24\]\" at IP_wrapper.v(40)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747602390542 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[25\] IP_wrapper.v(40) " "Inferred latch for \"status_reg\[25\]\" at IP_wrapper.v(40)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747602390542 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[26\] IP_wrapper.v(40) " "Inferred latch for \"status_reg\[26\]\" at IP_wrapper.v(40)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747602390542 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[27\] IP_wrapper.v(40) " "Inferred latch for \"status_reg\[27\]\" at IP_wrapper.v(40)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747602390542 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[28\] IP_wrapper.v(40) " "Inferred latch for \"status_reg\[28\]\" at IP_wrapper.v(40)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747602390542 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[29\] IP_wrapper.v(40) " "Inferred latch for \"status_reg\[29\]\" at IP_wrapper.v(40)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747602390542 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[30\] IP_wrapper.v(40) " "Inferred latch for \"status_reg\[30\]\" at IP_wrapper.v(40)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747602390542 "|IP_wrapper"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status_reg\[31\] IP_wrapper.v(40) " "Inferred latch for \"status_reg\[31\]\" at IP_wrapper.v(40)" {  } { { "../SHA256/rtl/IP_wrapper.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1747602390542 "|IP_wrapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sha256_optimizePowerArea sha256_optimizePowerArea:sha256_core " "Elaborating entity \"sha256_optimizePowerArea\" for hierarchy \"sha256_optimizePowerArea:sha256_core\"" {  } { { "../SHA256/rtl/IP_wrapper.v" "sha256_core" { Text "D:/CodeVS/SOC/SHA256/rtl/IP_wrapper.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747602390554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller sha256_optimizePowerArea:sha256_core\|controller:inst2 " "Elaborating entity \"controller\" for hierarchy \"sha256_optimizePowerArea:sha256_core\|controller:inst2\"" {  } { { "sha256_optimizePowerArea.bdf" "inst2" { Schematic "D:/CodeVS/SOC/SHA256_QuartusProject/sha256_optimizePowerArea.bdf" { { 240 368 696 448 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747602390557 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 controller.v(61) " "Verilog HDL assignment warning at controller.v(61): truncated value with size 32 to match size of target (6)" {  } { { "../SHA256/rtl/controller.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/controller.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1747602390558 "|sha256_optimizePowerArea|controller:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 controller.v(95) " "Verilog HDL assignment warning at controller.v(95): truncated value with size 32 to match size of target (4)" {  } { { "../SHA256/rtl/controller.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/controller.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1747602390558 "|sha256_optimizePowerArea|controller:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "message_compression sha256_optimizePowerArea:sha256_core\|message_compression:inst1 " "Elaborating entity \"message_compression\" for hierarchy \"sha256_optimizePowerArea:sha256_core\|message_compression:inst1\"" {  } { { "sha256_optimizePowerArea.bdf" "inst1" { Schematic "D:/CodeVS/SOC/SHA256_QuartusProject/sha256_optimizePowerArea.bdf" { { 480 904 1128 592 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747602390559 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 message_compression.v(218) " "Verilog HDL assignment warning at message_compression.v(218): truncated value with size 32 to match size of target (6)" {  } { { "../SHA256/rtl/message_compression.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_compression.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1747602390568 "|sha256_optimizePowerArea|message_compression:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 message_compression.v(227) " "Verilog HDL assignment warning at message_compression.v(227): truncated value with size 32 to match size of target (4)" {  } { { "../SHA256/rtl/message_compression.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_compression.v" 227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1747602390568 "|sha256_optimizePowerArea|message_compression:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ch_func sha256_optimizePowerArea:sha256_core\|message_compression:inst1\|ch_func:u_ch " "Elaborating entity \"ch_func\" for hierarchy \"sha256_optimizePowerArea:sha256_core\|message_compression:inst1\|ch_func:u_ch\"" {  } { { "../SHA256/rtl/message_compression.v" "u_ch" { Text "D:/CodeVS/SOC/SHA256/rtl/message_compression.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747602390569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maj_func sha256_optimizePowerArea:sha256_core\|message_compression:inst1\|maj_func:u_maj " "Elaborating entity \"maj_func\" for hierarchy \"sha256_optimizePowerArea:sha256_core\|message_compression:inst1\|maj_func:u_maj\"" {  } { { "../SHA256/rtl/message_compression.v" "u_maj" { Text "D:/CodeVS/SOC/SHA256/rtl/message_compression.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747602390572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sigma0_func_compression sha256_optimizePowerArea:sha256_core\|message_compression:inst1\|sigma0_func_compression:u_sigma0 " "Elaborating entity \"sigma0_func_compression\" for hierarchy \"sha256_optimizePowerArea:sha256_core\|message_compression:inst1\|sigma0_func_compression:u_sigma0\"" {  } { { "../SHA256/rtl/message_compression.v" "u_sigma0" { Text "D:/CodeVS/SOC/SHA256/rtl/message_compression.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747602390574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sigma1_func_compression sha256_optimizePowerArea:sha256_core\|message_compression:inst1\|sigma1_func_compression:u_sigma1 " "Elaborating entity \"sigma1_func_compression\" for hierarchy \"sha256_optimizePowerArea:sha256_core\|message_compression:inst1\|sigma1_func_compression:u_sigma1\"" {  } { { "../SHA256/rtl/message_compression.v" "u_sigma1" { Text "D:/CodeVS/SOC/SHA256/rtl/message_compression.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747602390576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_32bit sha256_optimizePowerArea:sha256_core\|message_compression:inst1\|adder_32bit:u_adder " "Elaborating entity \"adder_32bit\" for hierarchy \"sha256_optimizePowerArea:sha256_core\|message_compression:inst1\|adder_32bit:u_adder\"" {  } { { "../SHA256/rtl/message_compression.v" "u_adder" { Text "D:/CodeVS/SOC/SHA256/rtl/message_compression.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747602390577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "message_scheduler sha256_optimizePowerArea:sha256_core\|message_scheduler:inst " "Elaborating entity \"message_scheduler\" for hierarchy \"sha256_optimizePowerArea:sha256_core\|message_scheduler:inst\"" {  } { { "sha256_optimizePowerArea.bdf" "inst" { Schematic "D:/CodeVS/SOC/SHA256_QuartusProject/sha256_optimizePowerArea.bdf" { { 248 904 1168 424 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747602390579 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 message_scheduler.v(67) " "Verilog HDL assignment warning at message_scheduler.v(67): truncated value with size 6 to match size of target (4)" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1747602390586 "|sha256_optimizePowerArea|message_scheduler:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 message_scheduler.v(68) " "Verilog HDL assignment warning at message_scheduler.v(68): truncated value with size 6 to match size of target (4)" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1747602390586 "|sha256_optimizePowerArea|message_scheduler:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 4 message_scheduler.v(69) " "Verilog HDL assignment warning at message_scheduler.v(69): truncated value with size 6 to match size of target (4)" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1747602390587 "|sha256_optimizePowerArea|message_scheduler:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sigma0_func_schedule sha256_optimizePowerArea:sha256_core\|message_scheduler:inst\|sigma0_func_schedule:u_sigma0 " "Elaborating entity \"sigma0_func_schedule\" for hierarchy \"sha256_optimizePowerArea:sha256_core\|message_scheduler:inst\|sigma0_func_schedule:u_sigma0\"" {  } { { "../SHA256/rtl/message_scheduler.v" "u_sigma0" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747602390588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sigma1_func_schedule sha256_optimizePowerArea:sha256_core\|message_scheduler:inst\|sigma1_func_schedule:u_sigma1 " "Elaborating entity \"sigma1_func_schedule\" for hierarchy \"sha256_optimizePowerArea:sha256_core\|message_scheduler:inst\|sigma1_func_schedule:u_sigma1\"" {  } { { "../SHA256/rtl/message_scheduler.v" "u_sigma1" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1747602390590 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../SHA256/rtl/message_scheduler.v" "" { Text "D:/CodeVS/SOC/SHA256/rtl/message_scheduler.v" 38 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1747602392852 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1747602392852 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1747602400462 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1747602400752 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1747602400752 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3964 " "Implemented 3964 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "42 " "Implemented 42 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1747602400903 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1747602400903 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3890 " "Implemented 3890 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1747602400903 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1747602400903 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4631 " "Peak virtual memory: 4631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1747602400937 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 19 04:06:40 2025 " "Processing ended: Mon May 19 04:06:40 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1747602400937 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1747602400937 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1747602400937 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1747602400937 ""}
