$date
	Tue Jun 27 04:43:36 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module vending_machine_tb $end
$var wire 2 ! change [1:0] $end
$var wire 1 " out $end
$var reg 1 # clk $end
$var reg 2 $ in [1:0] $end
$var reg 1 % rst $end
$scope module uut $end
$var wire 1 & clk $end
$var wire 2 ' in [1:0] $end
$var wire 1 ( rst $end
$var reg 2 ) c_state [1:0] $end
$var reg 2 * change [1:0] $end
$var reg 2 + n_state [1:0] $end
$var reg 1 , out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x,
bx +
bx *
bx )
1(
bx '
0&
1%
bx $
0#
x"
bx !
$end
#5
b0 *
b0 !
b0 +
b0 )
1#
1&
#6
b1 $
b1 '
0%
0(
#10
0#
0&
#15
0,
0"
b1 +
1#
1&
#20
0#
0&
#25
b10 +
b1 )
1#
1&
#30
0#
0&
#35
1,
1"
b0 +
b10 )
1#
1&
#40
0#
0&
#45
0,
0"
b1 +
b0 )
1#
1&
#50
0#
0&
#55
b10 +
b1 )
1#
1&
#58
