<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.10"/>
<title>RISC-V VHDL: System-on-Chip: RISC-V System-on-Chip VHDL IP library</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RISC-V VHDL: System-on-Chip
   &#160;<span id="projectnumber">1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.10 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li class="current"><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="namespaces.html"><span>Packages</span></a></li>
      <li><a href="annotated.html"><span>Design&#160;Unit&#160;List</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">RISC-V System-on-Chip VHDL IP library </div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><dl class="section user"><dt>Overview</dt><dd>The IP Library is an integrated set of reusable IP cores, designed for system-on-chip (SOC) development. The IP cores are centered around a common on-chip AMBA AXI system bus, and use a coherent method for simulation and synthesis. This library is vendor independent, with support for different CAD tools and target technologies. Inherited from gaisler GRLIB library plug&amp;play method was further developed and used to configure and connect the IP cores without the need to modify any global resources.</dd></dl>
<dl class="section user"><dt>Library organization</dt><dd>This repository is organized around VHDL libraries, where each major IP is assigned a unique library name. Using separate libraries avoids name clashes between IP cores and hides unnecessary implementation details from the end user.</dd></dl>
<dl class="section user"><dt>Satellite Navigation support</dt><dd>Hardware part of the satellite navigation functionality is fully implemented inside of the <em>gnsslib</em> library. This library is the commercial product of GNSS Sensor limited and in this shared repository you can find only: modules declaration, configuration parameters and stub modules that provide enough functionality to use SOC as general purpose processor system based on RISC-V architecture. Netlists of the real GNSS IPs either as RF front-end for the FPGA development boards could be acquires via special request.</dd></dl>
<dl class="section user"><dt>Common Top-level structure</dt><dd><div class="image">
<img src="pics/soc_top.png"  alt="Top Level"/>
</div>
</dd></dl>
<dl class="section user"><dt>Features</dt><dd><ul>
<li>
Pre-generated single-core <em>"Rocket-chip"</em> core (RISC-V). This is 64-bits processor with I/D caches, MMU, branch predictor, 128-bits width data bus, FPU (if enabled) and etc. </li>
<li>
VHDL Bridge from TileLinks to AXI4 (NASTI) bus. </li>
<li>
Set of common peripheries: UART, GPIO (LEDs), Interrupt controller etc. </li>
<li>
Debugging via ethernet using EDCL capability of the MAC. This capability allows to redirect UDP requests directly on system bus and allows to use external debugger from the Reset Vector. </li>
<li>
Debug Support Unit (DSU) provides access to the internal registers of the CPUs using HostIO interface. </li>
<li>
Templates for the AXI slaves and master devices with DMA access </li>
<li>
Configuration parameters to enable/disable additional functionality, like: <em><b>GNSS Engine</b>, <b>Viterbi decoder</b>, etc.</em> </li>
</ul>
</dd></dl>
<dl class="section user"><dt>Top-level simulation</dt><dd>Use file <b>work/tb/rocket_soc.vhd</b> to run simulation scenario. You can get the following time diagram after simulation of 2 ms interval.</dd></dl>
<div class="image">
<img src="pics/soc_sim.png"  alt="Simulating top"/>
</div>
<dl class="section note"><dt>Note</dt><dd>Provided Firmware can detect RTL simulation target (see <em>fw/boot/src/main.c</em> line 35) and can speed-up simulation by removing some delay and changing some parameters (UART speed for example).</dd></dl>
<dl class="section user"><dt>Running on FPGA</dt><dd>Supported FPGA: <ul>
<li>
ML605 with Virtex6 FPGA using ISE 14.7 (default). </li>
<li>
KC705 with Kintex7 FPGA using Vivado 2015.4. </li>
</ul>
</dd></dl>
<dl class="section warning"><dt>Warning</dt><dd><em><b>Switch ON DIP[0] (i_int_clkrf) to enable test mode because you most probably doesn't have RF front-end. Otherwise there wouldn't be generated interrupts and, as result, no UART output.</b></em>.</dd></dl>
<p>Information about GNSS (<em>Satellite Navigation Engine</em>) you can find at <a class="el" href="">www.gnss-sensor.com.</a></p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.10
</small></address>
</body>
</html>
