$date
	Sun Apr  4 20:30:16 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module t_Full_adder $end
$var wire 1 ! sum $end
$var wire 1 " cout $end
$var reg 1 # cin $end
$var reg 1 $ in1 $end
$var reg 1 % in2 $end
$scope module adder $end
$var wire 1 # carryIn $end
$var wire 1 " carryOut $end
$var wire 1 $ input1 $end
$var wire 1 % input2 $end
$var wire 1 ! sum $end
$var wire 1 & w1 $end
$var wire 1 ' w2 $end
$var wire 1 ( w3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#20
1!
1&
1$
#40
1%
0$
#60
0!
1"
0&
1'
1$
#80
