#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Jun 25 01:40:34 2020
# Process ID: 2264
# Current directory: C:/Users/Ray/Desktop/Arquitectura/Unid_control/UC_F/UC_F.runs/synth_1
# Command line: vivado.exe -log UC_F.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source UC_F.tcl
# Log file: C:/Users/Ray/Desktop/Arquitectura/Unid_control/UC_F/UC_F.runs/synth_1/UC_F.vds
# Journal file: C:/Users/Ray/Desktop/Arquitectura/Unid_control/UC_F/UC_F.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source UC_F.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 424.418 ; gain = 126.367
Command: synth_design -top UC_F -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8884 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 687.980 ; gain = 238.480
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UC_F' [C:/Users/Ray/Desktop/Arquitectura/Unid_control/UC_F/UC_F.srcs/sources_1/new/UC_F.vhd:11]
INFO: [Synth 8-3491] module 'MfunCode' declared at 'C:/Users/Ray/Desktop/Arquitectura/Unid_control/UC_F/UC_F.srcs/sources_1/imports/new/MfunCode.vhd:5' bound to instance 'MfunCode_tb' of component 'MfunCode' [C:/Users/Ray/Desktop/Arquitectura/Unid_control/UC_F/UC_F.srcs/sources_1/new/UC_F.vhd:74]
INFO: [Synth 8-638] synthesizing module 'MfunCode' [C:/Users/Ray/Desktop/Arquitectura/Unid_control/UC_F/UC_F.srcs/sources_1/imports/new/MfunCode.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'MfunCode' (1#1) [C:/Users/Ray/Desktop/Arquitectura/Unid_control/UC_F/UC_F.srcs/sources_1/imports/new/MfunCode.vhd:10]
INFO: [Synth 8-3491] module 'Mux5' declared at 'C:/Users/Ray/Desktop/Arquitectura/Unid_control/UC_F/UC_F.srcs/sources_1/imports/new/Mux5.vhd:4' bound to instance 'Mux5_tb' of component 'Mux5' [C:/Users/Ray/Desktop/Arquitectura/Unid_control/UC_F/UC_F.srcs/sources_1/new/UC_F.vhd:78]
INFO: [Synth 8-638] synthesizing module 'Mux5' [C:/Users/Ray/Desktop/Arquitectura/Unid_control/UC_F/UC_F.srcs/sources_1/imports/new/Mux5.vhd:10]
WARNING: [Synth 8-614] signal 'opcd' is read in the process but is not in the sensitivity list [C:/Users/Ray/Desktop/Arquitectura/Unid_control/UC_F/UC_F.srcs/sources_1/imports/new/Mux5.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Mux5' (2#1) [C:/Users/Ray/Desktop/Arquitectura/Unid_control/UC_F/UC_F.srcs/sources_1/imports/new/Mux5.vhd:10]
INFO: [Synth 8-3491] module 'MopCode' declared at 'C:/Users/Ray/Desktop/Arquitectura/Unid_control/UC_F/UC_F.srcs/sources_1/imports/new/MopCode.vhd:5' bound to instance 'MopCode_tb' of component 'MopCode' [C:/Users/Ray/Desktop/Arquitectura/Unid_control/UC_F/UC_F.srcs/sources_1/new/UC_F.vhd:83]
INFO: [Synth 8-638] synthesizing module 'MopCode' [C:/Users/Ray/Desktop/Arquitectura/Unid_control/UC_F/UC_F.srcs/sources_1/imports/new/MopCode.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'MopCode' (3#1) [C:/Users/Ray/Desktop/Arquitectura/Unid_control/UC_F/UC_F.srcs/sources_1/imports/new/MopCode.vhd:10]
INFO: [Synth 8-3491] module 'Mux20' declared at 'C:/Users/Ray/Desktop/Arquitectura/Unid_control/UC_F/UC_F.srcs/sources_1/imports/new/Mux20.vhd:4' bound to instance 'Mux20_tb' of component 'Mux20' [C:/Users/Ray/Desktop/Arquitectura/Unid_control/UC_F/UC_F.srcs/sources_1/new/UC_F.vhd:87]
INFO: [Synth 8-638] synthesizing module 'Mux20' [C:/Users/Ray/Desktop/Arquitectura/Unid_control/UC_F/UC_F.srcs/sources_1/imports/new/Mux20.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Mux20' (4#1) [C:/Users/Ray/Desktop/Arquitectura/Unid_control/UC_F/UC_F.srcs/sources_1/imports/new/Mux20.vhd:10]
INFO: [Synth 8-3491] module 'Deco_Instru' declared at 'C:/Users/Ray/Desktop/Arquitectura/Unid_control/UC_F/UC_F.srcs/sources_1/imports/new/Deco_Instru.vhd:4' bound to instance 'Deco_Instru_tb' of component 'Deco_Instru' [C:/Users/Ray/Desktop/Arquitectura/Unid_control/UC_F/UC_F.srcs/sources_1/new/UC_F.vhd:93]
INFO: [Synth 8-638] synthesizing module 'Deco_Instru' [C:/Users/Ray/Desktop/Arquitectura/Unid_control/UC_F/UC_F.srcs/sources_1/imports/new/Deco_Instru.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'Deco_Instru' (5#1) [C:/Users/Ray/Desktop/Arquitectura/Unid_control/UC_F/UC_F.srcs/sources_1/imports/new/Deco_Instru.vhd:9]
INFO: [Synth 8-3491] module 'Bloq_Nivel' declared at 'C:/Users/Ray/Desktop/Arquitectura/Unid_control/UC_F/UC_F.srcs/sources_1/imports/new/Bloq_Nivel.vhd:4' bound to instance 'Bloq_Nivel_tb' of component 'Bloq_Nivel' [C:/Users/Ray/Desktop/Arquitectura/Unid_control/UC_F/UC_F.srcs/sources_1/new/UC_F.vhd:103]
INFO: [Synth 8-638] synthesizing module 'Bloq_Nivel' [C:/Users/Ray/Desktop/Arquitectura/Unid_control/UC_F/UC_F.srcs/sources_1/imports/new/Bloq_Nivel.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'Bloq_Nivel' (6#1) [C:/Users/Ray/Desktop/Arquitectura/Unid_control/UC_F/UC_F.srcs/sources_1/imports/new/Bloq_Nivel.vhd:9]
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/Ray/Desktop/Arquitectura/Unid_control/UC_F/UC_F.srcs/sources_1/imports/new/Registro.vhd:4' bound to instance 'Registro_tb' of component 'Registro' [C:/Users/Ray/Desktop/Arquitectura/Unid_control/UC_F/UC_F.srcs/sources_1/new/UC_F.vhd:108]
INFO: [Synth 8-638] synthesizing module 'Registro' [C:/Users/Ray/Desktop/Arquitectura/Unid_control/UC_F/UC_F.srcs/sources_1/imports/new/Registro.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Registro' (7#1) [C:/Users/Ray/Desktop/Arquitectura/Unid_control/UC_F/UC_F.srcs/sources_1/imports/new/Registro.vhd:10]
INFO: [Synth 8-3491] module 'Bloq_Cond' declared at 'C:/Users/Ray/Desktop/Arquitectura/Unid_control/UC_F/UC_F.srcs/sources_1/imports/new/Bloq_Cond.vhd:4' bound to instance 'Bloq_Cond_tb' of component 'Bloq_Cond' [C:/Users/Ray/Desktop/Arquitectura/Unid_control/UC_F/UC_F.srcs/sources_1/new/UC_F.vhd:115]
INFO: [Synth 8-638] synthesizing module 'Bloq_Cond' [C:/Users/Ray/Desktop/Arquitectura/Unid_control/UC_F/UC_F.srcs/sources_1/imports/new/Bloq_Cond.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'Bloq_Cond' (8#1) [C:/Users/Ray/Desktop/Arquitectura/Unid_control/UC_F/UC_F.srcs/sources_1/imports/new/Bloq_Cond.vhd:9]
INFO: [Synth 8-3491] module 'Uni_Con' declared at 'C:/Users/Ray/Desktop/Arquitectura/Unid_control/UC_F/UC_F.srcs/sources_1/imports/new/Uni_Con.vhd:4' bound to instance 'Uni_Con_tb' of component 'Uni_Con' [C:/Users/Ray/Desktop/Arquitectura/Unid_control/UC_F/UC_F.srcs/sources_1/new/UC_F.vhd:124]
INFO: [Synth 8-638] synthesizing module 'Uni_Con' [C:/Users/Ray/Desktop/Arquitectura/Unid_control/UC_F/UC_F.srcs/sources_1/imports/new/Uni_Con.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Uni_Con' (9#1) [C:/Users/Ray/Desktop/Arquitectura/Unid_control/UC_F/UC_F.srcs/sources_1/imports/new/Uni_Con.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'UC_F' (10#1) [C:/Users/Ray/Desktop/Arquitectura/Unid_control/UC_F/UC_F.srcs/sources_1/new/UC_F.vhd:11]
WARNING: [Synth 8-3331] design Bloq_Cond has unconnected port Q[3]
WARNING: [Synth 8-3331] design Bloq_Cond has unconnected port Q[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 760.641 ; gain = 311.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 760.641 ; gain = 311.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 760.641 ; gain = 311.141
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 760.641 ; gain = 311.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Mux5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module Mux20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module Deco_Instru 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module Bloq_Nivel 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module Registro 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 927.223 ; gain = 477.723
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 933.090 ; gain = 483.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 933.090 ; gain = 483.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:01:18 . Memory (MB): peak = 933.090 ; gain = 483.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:01:18 . Memory (MB): peak = 933.090 ; gain = 483.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:01:18 . Memory (MB): peak = 933.090 ; gain = 483.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:01:18 . Memory (MB): peak = 933.090 ; gain = 483.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:18 . Memory (MB): peak = 933.090 ; gain = 483.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:01:18 . Memory (MB): peak = 933.090 ; gain = 483.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     2|
|3     |LUT3 |     2|
|4     |LUT4 |     3|
|5     |LUT5 |    15|
|6     |LUT6 |    27|
|7     |FDCE |     3|
|8     |FDPE |     1|
|9     |IBUF |    13|
|10    |OBUF |    20|
+------+-----+------+

Report Instance Areas: 
+------+----------------+-----------+------+
|      |Instance        |Module     |Cells |
+------+----------------+-----------+------+
|1     |top             |           |    87|
|2     |  Bloq_Nivel_tb |Bloq_Nivel |    12|
|3     |  Registro_tb   |Registro   |    16|
+------+----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:18 . Memory (MB): peak = 933.090 ; gain = 483.590
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:00 ; elapsed = 00:01:18 . Memory (MB): peak = 933.090 ; gain = 483.590
Synthesis Optimization Complete : Time (s): cpu = 00:01:00 ; elapsed = 00:01:18 . Memory (MB): peak = 933.090 ; gain = 483.590
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 945.246 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1042.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:34 . Memory (MB): peak = 1042.395 ; gain = 617.715
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1042.395 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Ray/Desktop/Arquitectura/Unid_control/UC_F/UC_F.runs/synth_1/UC_F.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file UC_F_utilization_synth.rpt -pb UC_F_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun 25 01:42:31 2020...
