Analysis & Synthesis report for ofdm_transmitter
Tue Dec 08 20:07:25 2015
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for OSC:inst2|Signal_generator:sg|altsyncram:captured_Vals_rtl_0|altsyncram_u3d1:auto_generated
 18. Parameter Settings for User Entity Instance: OSC:inst2|VGA_Controller:vga
 19. Parameter Settings for User Entity Instance: OSC:inst2|Signal_generator:sg
 20. Parameter Settings for User Entity Instance: qpsk:inst
 21. Parameter Settings for Inferred Entity Instance: OSC:inst2|Signal_generator:sg|altsyncram:captured_Vals_rtl_0
 22. Parameter Settings for Inferred Entity Instance: OSC:inst2|Signal_generator:sg|lpm_divide:Div0
 23. altsyncram Parameter Settings by Entity Instance
 24. Port Connectivity Checks: "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst"
 25. Port Connectivity Checks: "OSC:inst2|VGA_Controller:vga"
 26. Post-Synthesis Netlist Statistics for Top Partition
 27. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
 28. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages
 31. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec 08 20:07:25 2015      ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                      ; ofdm_transmitter                           ;
; Top-level Entity Name              ; ofdm_transmitter                           ;
; Family                             ; Cyclone IV GX                              ;
; Total logic elements               ; 1,905                                      ;
;     Total combinational functions  ; 1,584                                      ;
;     Dedicated logic registers      ; 1,055                                      ;
; Total registers                    ; 1055                                       ;
; Total pins                         ; 33                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 1,112                                      ;
; Embedded Multiplier 9-bit elements ; 4                                          ;
; Total GXB Receiver Channel PCS     ; 0                                          ;
; Total GXB Receiver Channel PMA     ; 0                                          ;
; Total GXB Transmitter Channel PCS  ; 0                                          ;
; Total GXB Transmitter Channel PMA  ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CGX150DF31C7    ;                    ;
; Top-level entity name                                                      ; ofdm_transmitter   ; ofdm_transmitter   ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                           ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                    ; Library     ;
+----------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+
; ofdm_transmitter.bdf                                                       ; yes             ; User Block Diagram/Schematic File            ; C:/project/OFDM/OFDM/ofdm_transmitter.bdf                                                       ;             ;
; qpsk.v                                                                     ; yes             ; User Verilog HDL File                        ; C:/project/OFDM/OFDM/qpsk.v                                                                     ;             ;
; call.v                                                                     ; yes             ; User Verilog HDL File                        ; C:/project/OFDM/OFDM/call.v                                                                     ;             ;
; ifft_8p/synthesis/ifft_8p.v                                                ; yes             ; User Verilog HDL File                        ; C:/project/OFDM/OFDM/ifft_8p/synthesis/ifft_8p.v                                                ; ifft_8p     ;
; ifft_8p/synthesis/submodules/ifft_8p_fft_ii_0_opt_twr1.hex                 ; yes             ; User Hexadecimal (Intel-Format) File         ; C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/ifft_8p_fft_ii_0_opt_twr1.hex                 ; ifft_8p     ;
; ifft_8p/synthesis/submodules/auk_dspip_text_pkg.vhd                        ; yes             ; User VHDL File                               ; C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_text_pkg.vhd                        ; ifft_8p     ;
; ifft_8p/synthesis/submodules/auk_dspip_math_pkg.vhd                        ; yes             ; User VHDL File                               ; C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_math_pkg.vhd                        ; ifft_8p     ;
; ifft_8p/synthesis/submodules/auk_dspip_lib_pkg.vhd                         ; yes             ; User VHDL File                               ; C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_lib_pkg.vhd                         ; ifft_8p     ;
; ifft_8p/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd     ; yes             ; User VHDL File                               ; C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd     ; ifft_8p     ;
; ifft_8p/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd   ; yes             ; User VHDL File                               ; C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd   ; ifft_8p     ;
; ifft_8p/synthesis/submodules/auk_dspip_roundsat.vhd                        ; yes             ; User VHDL File                               ; C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_roundsat.vhd                        ; ifft_8p     ;
; ifft_8p/synthesis/submodules/altera_fft_dual_port_ram.vhd                  ; yes             ; Encrypted User VHDL File                     ; C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/altera_fft_dual_port_ram.vhd                  ; ifft_8p     ;
; ifft_8p/synthesis/submodules/altera_fft_dual_port_rom.vhd                  ; yes             ; Encrypted User VHDL File                     ; C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/altera_fft_dual_port_rom.vhd                  ; ifft_8p     ;
; ifft_8p/synthesis/submodules/altera_fft_mult_add.vhd                       ; yes             ; Encrypted User VHDL File                     ; C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/altera_fft_mult_add.vhd                       ; ifft_8p     ;
; ifft_8p/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd                  ; yes             ; Encrypted User VHDL File                     ; C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd                  ; ifft_8p     ;
; ifft_8p/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd        ; yes             ; Encrypted User VHDL File                     ; C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd        ; ifft_8p     ;
; ifft_8p/synthesis/submodules/auk_dspip_bit_reverse_core.vhd                ; yes             ; Encrypted User VHDL File                     ; C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_bit_reverse_core.vhd                ; ifft_8p     ;
; ifft_8p/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd ; yes             ; Encrypted User VHDL File                     ; C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd ; ifft_8p     ;
; ifft_8p/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd                   ; yes             ; Encrypted User VHDL File                     ; C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd                   ; ifft_8p     ;
; ifft_8p/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd                      ; yes             ; Encrypted User VHDL File                     ; C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd                      ; ifft_8p     ;
; ifft_8p/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd                     ; yes             ; Encrypted User VHDL File                     ; C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd                     ; ifft_8p     ;
; ifft_8p/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd               ; yes             ; Encrypted User VHDL File                     ; C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd               ; ifft_8p     ;
; ifft_8p/synthesis/submodules/auk_dspip_r22sdf_cma.vhd                      ; yes             ; Encrypted User VHDL File                     ; C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_cma.vhd                      ; ifft_8p     ;
; ifft_8p/synthesis/submodules/auk_dspip_r22sdf_core.vhd                     ; yes             ; Encrypted User VHDL File                     ; C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_core.vhd                     ; ifft_8p     ;
; ifft_8p/synthesis/submodules/auk_dspip_r22sdf_counter.vhd                  ; yes             ; Encrypted User VHDL File                     ; C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_counter.vhd                  ; ifft_8p     ;
; ifft_8p/synthesis/submodules/auk_dspip_r22sdf_delay.vhd                    ; yes             ; Encrypted User VHDL File                     ; C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_delay.vhd                    ; ifft_8p     ;
; ifft_8p/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd           ; yes             ; Encrypted User VHDL File                     ; C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd           ; ifft_8p     ;
; ifft_8p/synthesis/submodules/auk_dspip_r22sdf_stage.vhd                    ; yes             ; Encrypted User VHDL File                     ; C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_stage.vhd                    ; ifft_8p     ;
; ifft_8p/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd                 ; yes             ; Encrypted User VHDL File                     ; C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd                 ; ifft_8p     ;
; ifft_8p/synthesis/submodules/auk_dspip_r22sdf_top.vhd                      ; yes             ; Encrypted User VHDL File                     ; C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_top.vhd                      ; ifft_8p     ;
; ifft_8p/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd                    ; yes             ; Encrypted User VHDL File                     ; C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd                    ; ifft_8p     ;
; ifft_8p/synthesis/submodules/ifft_8p_fft_ii_0.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/project/OFDM/OFDM/ifft_8p/synthesis/submodules/ifft_8p_fft_ii_0.sv                           ; ifft_8p     ;
; OSC.v                                                                      ; yes             ; User Verilog HDL File                        ; C:/project/OFDM/OFDM/OSC.v                                                                      ;             ;
; VGA_Controller.v                                                           ; yes             ; User Verilog HDL File                        ; C:/project/OFDM/OFDM/VGA_Controller.v                                                           ;             ;
; Signal_generator.v                                                         ; yes             ; User Verilog HDL File                        ; C:/project/OFDM/OFDM/Signal_generator.v                                                         ;             ;
; lpm_add_sub.tdf                                                            ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf                                  ;             ;
; addcore.inc                                                                ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/addcore.inc                                      ;             ;
; look_add.inc                                                               ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/look_add.inc                                     ;             ;
; bypassff.inc                                                               ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/bypassff.inc                                     ;             ;
; altshift.inc                                                               ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altshift.inc                                     ;             ;
; alt_stratix_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                          ;             ;
; aglobal150.inc                                                             ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc                                   ;             ;
; db/add_sub_sgj.tdf                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/project/OFDM/OFDM/db/add_sub_sgj.tdf                                                         ;             ;
; db/add_sub_4ij.tdf                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/project/OFDM/OFDM/db/add_sub_4ij.tdf                                                         ;             ;
; altmult_add.tdf                                                            ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altmult_add.tdf                                  ;             ;
; stratix_mac_mult.inc                                                       ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_mac_mult.inc                             ;             ;
; stratix_mac_out.inc                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_mac_out.inc                              ;             ;
; db/mult_add_2n6g.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/project/OFDM/OFDM/db/mult_add_2n6g.tdf                                                       ;             ;
; db/ded_mult_hb91.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/project/OFDM/OFDM/db/ded_mult_hb91.tdf                                                       ;             ;
; db/dffpipe_b3c.tdf                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/project/OFDM/OFDM/db/dffpipe_b3c.tdf                                                         ;             ;
; db/mult_add_1m6g.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/project/OFDM/OFDM/db/mult_add_1m6g.tdf                                                       ;             ;
; altsyncram.tdf                                                             ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf                                   ;             ;
; stratix_ram_block.inc                                                      ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc                            ;             ;
; lpm_mux.inc                                                                ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc                                      ;             ;
; lpm_decode.inc                                                             ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc                                   ;             ;
; a_rdenreg.inc                                                              ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc                                    ;             ;
; altrom.inc                                                                 ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altrom.inc                                       ;             ;
; altram.inc                                                                 ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altram.inc                                       ;             ;
; altdpram.inc                                                               ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc                                     ;             ;
; db/altsyncram_obt3.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/project/OFDM/OFDM/db/altsyncram_obt3.tdf                                                     ;             ;
; db/altsyncram_k9p3.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/project/OFDM/OFDM/db/altsyncram_k9p3.tdf                                                     ;             ;
; pzdyqx.vhd                                                                 ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/pzdyqx.vhd                                       ;             ;
; sld_hub.vhd                                                                ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_hub.vhd                                      ; altera_sld  ;
; db/ip/sld548ac543/alt_sld_fab.v                                            ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/project/OFDM/OFDM/db/ip/sld548ac543/alt_sld_fab.v                                            ; alt_sld_fab ;
; db/ip/sld548ac543/submodules/alt_sld_fab_alt_sld_fab.v                     ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/project/OFDM/OFDM/db/ip/sld548ac543/submodules/alt_sld_fab_alt_sld_fab.v                     ; alt_sld_fab ;
; db/ip/sld548ac543/submodules/alt_sld_fab_alt_sld_fab_ident.sv              ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/project/OFDM/OFDM/db/ip/sld548ac543/submodules/alt_sld_fab_alt_sld_fab_ident.sv              ; alt_sld_fab ;
; db/ip/sld548ac543/submodules/alt_sld_fab_alt_sld_fab_presplit.sv           ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/project/OFDM/OFDM/db/ip/sld548ac543/submodules/alt_sld_fab_alt_sld_fab_presplit.sv           ; alt_sld_fab ;
; db/ip/sld548ac543/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd         ; yes             ; Encrypted Auto-Found VHDL File               ; C:/project/OFDM/OFDM/db/ip/sld548ac543/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd         ; alt_sld_fab ;
; db/ip/sld548ac543/submodules/alt_sld_fab_alt_sld_fab_splitter.sv           ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/project/OFDM/OFDM/db/ip/sld548ac543/submodules/alt_sld_fab_alt_sld_fab_splitter.sv           ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                           ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                 ;             ;
; sld_rom_sr.vhd                                                             ; yes             ; Encrypted Megafunction                       ; c:/altera/15.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                   ;             ;
; db/altsyncram_u3d1.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/project/OFDM/OFDM/db/altsyncram_u3d1.tdf                                                     ;             ;
; lpm_divide.tdf                                                             ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_divide.tdf                                   ;             ;
; abs_divider.inc                                                            ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/abs_divider.inc                                  ;             ;
; sign_div_unsign.inc                                                        ; yes             ; Megafunction                                 ; c:/altera/15.0/quartus/libraries/megafunctions/sign_div_unsign.inc                              ;             ;
; db/lpm_divide_umm.tdf                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/project/OFDM/OFDM/db/lpm_divide_umm.tdf                                                      ;             ;
; db/sign_div_unsign_slh.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/project/OFDM/OFDM/db/sign_div_unsign_slh.tdf                                                 ;             ;
; db/alt_u_div_6bf.tdf                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/project/OFDM/OFDM/db/alt_u_div_6bf.tdf                                                       ;             ;
; db/add_sub_1tc.tdf                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/project/OFDM/OFDM/db/add_sub_1tc.tdf                                                         ;             ;
; db/add_sub_2tc.tdf                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/project/OFDM/OFDM/db/add_sub_2tc.tdf                                                         ;             ;
+----------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary      ;
+--------------------------+-----------------------+
; Resource                 ; Usage                 ;
+--------------------------+-----------------------+
; I/O pins                 ; 33                    ;
; Total memory bits        ; 1112                  ;
;                          ;                       ;
; DSP block 9-bit elements ; 4                     ;
;                          ;                       ;
; Maximum fan-out node     ; qpsk:inst|vga_clk_reg ;
; Maximum fan-out          ; 818                   ;
; Total fan-out            ; 8756                  ;
; Average fan-out          ; 3.18                  ;
+--------------------------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                  ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Library Name ;
+-------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ofdm_transmitter                                                                                           ; 1584 (1)          ; 1055 (0)     ; 1112        ; 4            ; 4       ; 0         ; 0         ; 33   ; 0            ; |ofdm_transmitter                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;    |OSC:inst2|                                                                                              ; 640 (74)          ; 113 (35)     ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|OSC:inst2                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |Signal_generator:sg|                                                                                 ; 490 (130)         ; 54 (54)      ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|OSC:inst2|Signal_generator:sg                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;          |altsyncram:captured_Vals_rtl_0|                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|OSC:inst2|Signal_generator:sg|altsyncram:captured_Vals_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;             |altsyncram_u3d1:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|OSC:inst2|Signal_generator:sg|altsyncram:captured_Vals_rtl_0|altsyncram_u3d1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;          |lpm_divide:Div0|                                                                                  ; 360 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|OSC:inst2|Signal_generator:sg|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;             |lpm_divide_umm:auto_generated|                                                                 ; 360 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|OSC:inst2|Signal_generator:sg|lpm_divide:Div0|lpm_divide_umm:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;                |sign_div_unsign_slh:divider|                                                                ; 360 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|OSC:inst2|Signal_generator:sg|lpm_divide:Div0|lpm_divide_umm:auto_generated|sign_div_unsign_slh:divider                                                                                                                                                                                                                                                                                                                                                                     ; work         ;
;                   |alt_u_div_6bf:divider|                                                                   ; 360 (360)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|OSC:inst2|Signal_generator:sg|lpm_divide:Div0|lpm_divide_umm:auto_generated|sign_div_unsign_slh:divider|alt_u_div_6bf:divider                                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |VGA_Controller:vga|                                                                                  ; 76 (76)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|OSC:inst2|VGA_Controller:vga                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;    |call:inst4|                                                                                             ; 21 (21)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|call:inst4                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |ifft_8p:inst1|                                                                                          ; 671 (0)           ; 764 (0)      ; 88          ; 4            ; 4       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; ifft_8p      ;
;       |ifft_8p_fft_ii_0:fft_ii_0|                                                                           ; 671 (8)           ; 764 (0)      ; 88          ; 4            ; 4       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0                                                                                                                                                                                                                                                                                                                                                                                                                                     ; ifft_8p      ;
;          |auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|                                                   ; 663 (6)           ; 764 (2)      ; 88          ; 4            ; 4       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst                                                                                                                                                                                                                                                                                                                                                                                      ; ifft_8p      ;
;             |auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|                                          ; 27 (27)           ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst                                                                                                                                                                                                                                                                                                                                 ; ifft_8p      ;
;             |auk_dspip_avalon_streaming_block_source:source_control_inst|                                   ; 34 (34)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst                                                                                                                                                                                                                                                                                                                          ; ifft_8p      ;
;             |auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|                      ; 24 (8)            ; 13 (7)       ; 64          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst                                                                                                                                                                                                                                                                                                             ; ifft_8p      ;
;                |altera_fft_dual_port_ram:real_buf|                                                          ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf                                                                                                                                                                                                                                                                           ; ifft_8p      ;
;                   |altsyncram:\old_ram_gen:old_ram_component|                                               ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                                                                                                                 ; work         ;
;                      |altsyncram_k9p3:auto_generated|                                                       ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k9p3:auto_generated                                                                                                                                                                                                  ; work         ;
;                |auk_dspip_bit_reverse_addr_control:rd_addr_inst|                                            ; 8 (6)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:rd_addr_inst                                                                                                                                                                                                                                                             ; ifft_8p      ;
;                   |auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst|                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:rd_addr_inst|auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst                                                                                                                                                                                          ; ifft_8p      ;
;                |auk_dspip_bit_reverse_addr_control:wr_addr_inst|                                            ; 8 (6)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:wr_addr_inst                                                                                                                                                                                                                                                             ; ifft_8p      ;
;                   |auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst|                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:wr_addr_inst|auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst                                                                                                                                                                                          ; ifft_8p      ;
;             |auk_dspip_r22sdf_core:r22sdf_core_inst|                                                        ; 572 (22)          ; 694 (0)      ; 24          ; 4            ; 4       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst                                                                                                                                                                                                                                                                                                                                               ; ifft_8p      ;
;                |auk_dspip_r22sdf_enable_control:ena_ctrl|                                                   ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_enable_control:ena_ctrl                                                                                                                                                                                                                                                                                                      ; ifft_8p      ;
;                |auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|                      ; 238 (7)           ; 326 (4)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage                                                                                                                                                                                                                                                                         ; ifft_8p      ;
;                   |auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|                                     ; 89 (27)           ; 158 (111)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst                                                                                                                                                                                                                     ; ifft_8p      ;
;                      |auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst|                    ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst                                                                                                                                                   ; ifft_8p      ;
;                         |lpm_add_sub:\gen_pipeline:lpm_add_sub_component|                                   ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component                                                                                                   ; work         ;
;                            |add_sub_sgj:auto_generated|                                                     ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component|add_sub_sgj:auto_generated                                                                        ; work         ;
;                      |auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|                    ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst                                                                                                                                                   ; ifft_8p      ;
;                         |lpm_add_sub:\gen_pipeline:lpm_add_sub_component|                                   ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component                                                                                                   ; work         ;
;                            |add_sub_sgj:auto_generated|                                                     ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component|add_sub_sgj:auto_generated                                                                        ; work         ;
;                      |auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst|                        ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst                                                                                                                                                       ; ifft_8p      ;
;                         |lpm_add_sub:\gen_pipeline:lpm_add_sub_component|                                   ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component                                                                                                       ; work         ;
;                            |add_sub_sgj:auto_generated|                                                     ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component|add_sub_sgj:auto_generated                                                                            ; work         ;
;                      |auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst|                        ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst                                                                                                                                                       ; ifft_8p      ;
;                         |lpm_add_sub:\gen_pipeline:lpm_add_sub_component|                                   ; 8 (0)             ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component                                                                                                       ; work         ;
;                            |add_sub_sgj:auto_generated|                                                     ; 8 (8)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component|add_sub_sgj:auto_generated                                                                            ; work         ;
;                      |auk_dspip_r22sdf_bf_control:bf_control_inst|                                          ; 30 (26)           ; 15 (12)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                                                                                         ; ifft_8p      ;
;                         |auk_dspip_r22sdf_counter:bf_counter_inst|                                          ; 4 (4)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                ; ifft_8p      ;
;                   |auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|                                               ; 142 (53)          ; 164 (115)    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                                                                                                                                                               ; ifft_8p      ;
;                      |auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst|                    ; 20 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst                                                                                                                                                             ; ifft_8p      ;
;                         |lpm_add_sub:\gen_pipeline:lpm_add_sub_component|                                   ; 20 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component                                                                                                             ; work         ;
;                            |add_sub_4ij:auto_generated|                                                     ; 20 (20)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component|add_sub_4ij:auto_generated                                                                                  ; work         ;
;                      |auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|                    ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst                                                                                                                                                             ; ifft_8p      ;
;                         |lpm_add_sub:\gen_pipeline:lpm_add_sub_component|                                   ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component                                                                                                             ; work         ;
;                            |add_sub_4ij:auto_generated|                                                     ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component|add_sub_4ij:auto_generated                                                                                  ; work         ;
;                      |auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst|                        ; 20 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst                                                                                                                                                                 ; ifft_8p      ;
;                         |lpm_add_sub:\gen_pipeline:lpm_add_sub_component|                                   ; 20 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component                                                                                                                 ; work         ;
;                            |add_sub_4ij:auto_generated|                                                     ; 20 (20)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component|add_sub_4ij:auto_generated                                                                                      ; work         ;
;                      |auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst|                        ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst                                                                                                                                                                 ; ifft_8p      ;
;                         |lpm_add_sub:\gen_pipeline:lpm_add_sub_component|                                   ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component                                                                                                                 ; work         ;
;                            |add_sub_4ij:auto_generated|                                                     ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component|add_sub_4ij:auto_generated                                                                                      ; work         ;
;                      |auk_dspip_r22sdf_bf_control:bf_control_inst|                                          ; 29 (24)           ; 17 (14)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                                                                                                   ; ifft_8p      ;
;                         |auk_dspip_r22sdf_counter:bf_counter_inst|                                          ; 5 (5)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                          ; ifft_8p      ;
;                |auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|                      ; 270 (8)           ; 317 (4)      ; 0           ; 4            ; 4       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage                                                                                                                                                                                                                                                                         ; ifft_8p      ;
;                   |auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|                                     ; 81 (16)           ; 121 (77)     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst                                                                                                                                                                                                                     ; ifft_8p      ;
;                      |auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst|                    ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst                                                                                                                                                   ; ifft_8p      ;
;                         |lpm_add_sub:\gen_pipeline:lpm_add_sub_component|                                   ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component                                                                                                   ; work         ;
;                            |add_sub_4ij:auto_generated|                                                     ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component|add_sub_4ij:auto_generated                                                                        ; work         ;
;                      |auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|                    ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst                                                                                                                                                   ; ifft_8p      ;
;                         |lpm_add_sub:\gen_pipeline:lpm_add_sub_component|                                   ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component                                                                                                   ; work         ;
;                            |add_sub_4ij:auto_generated|                                                     ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component|add_sub_4ij:auto_generated                                                                        ; work         ;
;                      |auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst|                        ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst                                                                                                                                                       ; ifft_8p      ;
;                         |lpm_add_sub:\gen_pipeline:lpm_add_sub_component|                                   ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component                                                                                                       ; work         ;
;                            |add_sub_4ij:auto_generated|                                                     ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component|add_sub_4ij:auto_generated                                                                            ; work         ;
;                      |auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst|                        ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst                                                                                                                                                       ; ifft_8p      ;
;                         |lpm_add_sub:\gen_pipeline:lpm_add_sub_component|                                   ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component                                                                                                       ; work         ;
;                            |add_sub_4ij:auto_generated|                                                     ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component|add_sub_4ij:auto_generated                                                                            ; work         ;
;                      |auk_dspip_r22sdf_bf_control:bf_control_inst|                                          ; 25 (23)           ; 12 (11)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                                                                                                         ; ifft_8p      ;
;                         |auk_dspip_r22sdf_counter:bf_counter_inst|                                          ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                ; ifft_8p      ;
;                   |auk_dspip_r22sdf_cma:\gen_cma:cma_inst|                                                  ; 181 (93)          ; 192 (91)     ; 0           ; 4            ; 4       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst                                                                                                                                                                                                                                  ; ifft_8p      ;
;                      |altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|                ; 16 (0)            ; 16 (0)       ; 0           ; 2            ; 2       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag                                                                                                                                                            ; ifft_8p      ;
;                         |altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|               ; 16 (0)            ; 16 (0)       ; 0           ; 2            ; 2       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component                                                                                        ; ifft_8p      ;
;                            |altmult_add:ALTMULT_ADD_component|                                              ; 16 (0)            ; 16 (0)       ; 0           ; 2            ; 2       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component                                                      ; work         ;
;                               |mult_add_1m6g:auto_generated|                                                ; 16 (16)           ; 16 (16)      ; 0           ; 2            ; 2       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_1m6g:auto_generated                         ; work         ;
;                                  |ded_mult_hb91:ded_mult1|                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_1m6g:auto_generated|ded_mult_hb91:ded_mult1 ; work         ;
;                                  |ded_mult_hb91:ded_mult2|                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_1m6g:auto_generated|ded_mult_hb91:ded_mult2 ; work         ;
;                      |altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|                ; 16 (0)            ; 16 (0)       ; 0           ; 2            ; 2       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real                                                                                                                                                            ; ifft_8p      ;
;                         |altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|               ; 16 (0)            ; 16 (0)       ; 0           ; 2            ; 2       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component                                                                                        ; ifft_8p      ;
;                            |altmult_add:ALTMULT_ADD_component|                                              ; 16 (0)            ; 16 (0)       ; 0           ; 2            ; 2       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component                                                      ; work         ;
;                               |mult_add_2n6g:auto_generated|                                                ; 16 (16)           ; 16 (16)      ; 0           ; 2            ; 2       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_2n6g:auto_generated                         ; work         ;
;                                  |ded_mult_hb91:ded_mult1|                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_2n6g:auto_generated|ded_mult_hb91:ded_mult1 ; work         ;
;                                  |ded_mult_hb91:ded_mult2|                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_2n6g:auto_generated|ded_mult_hb91:ded_mult2 ; work         ;
;                      |auk_dspip_r22sdf_counter:bf_counter_inst|                                             ; 5 (5)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                                                                                                         ; ifft_8p      ;
;                      |auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_imag|                    ; 25 (25)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_imag                                                                                                                                                                ; ifft_8p      ;
;                      |auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real|                    ; 26 (26)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real                                                                                                                                                                ; ifft_8p      ;
;                |auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect| ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect                                                                                                                                                                                                                                                    ; ifft_8p      ;
;                |auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|      ; 41 (41)           ; 28 (28)      ; 24          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2                                                                                                                                                                                                                                                         ; ifft_8p      ;
;                   |altera_fft_dual_port_rom:\gen_optimized_memory_delayed:dual_port_rom_component|          ; 0 (0)             ; 0 (0)        ; 24          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_dual_port_rom:\gen_optimized_memory_delayed:dual_port_rom_component                                                                                                                                                                          ; ifft_8p      ;
;                      |altsyncram:\old_ram_gen:old_ram_component|                                            ; 0 (0)             ; 0 (0)        ; 24          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_dual_port_rom:\gen_optimized_memory_delayed:dual_port_rom_component|altsyncram:\old_ram_gen:old_ram_component                                                                                                                                ; work         ;
;                         |altsyncram_obt3:auto_generated|                                                    ; 0 (0)             ; 0 (0)        ; 24          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_dual_port_rom:\gen_optimized_memory_delayed:dual_port_rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_obt3:auto_generated                                                                                                 ; work         ;
;    |pzdyqx:nabboc|                                                                                          ; 122 (0)           ; 72 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                        ; 122 (12)          ; 72 (9)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|                                    ; 53 (23)           ; 28 (8)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1                                                                                                                                                                                                                                                                                                                                                                    ; work         ;
;             |LQYT7093:MBPH5020|                                                                             ; 30 (30)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                                                                                                                                  ; work         ;
;          |KIFI3548:TPOO7242|                                                                                ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                ; 22 (22)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;          |PUDL0439:ESUL0435|                                                                                ; 22 (22)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                                                                                                                                ; work         ;
;    |qpsk:inst|                                                                                              ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|qpsk:inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work         ;
;    |sld_hub:auto_hub|                                                                                       ; 116 (1)           ; 76 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; altera_sld   ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|         ; 115 (0)           ; 76 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                                                                                                                                                                                ; alt_sld_fab  ;
;          |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                              ; 115 (1)           ; 76 (5)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                                                                                                            ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                   ; 114 (0)           ; 71 (0)       ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                                                                                                ; alt_sld_fab  ;
;                |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                               ; 114 (77)          ; 71 (43)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                                                                                                   ; work         ;
;                   |sld_rom_sr:hub_info_reg|                                                                 ; 19 (19)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                           ; work         ;
;                   |sld_shadow_jsm:shadow_jsm|                                                               ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |ofdm_transmitter|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                         ; altera_sld   ;
+-------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------+
; OSC:inst2|Signal_generator:sg|altsyncram:captured_Vals_rtl_0|altsyncram_u3d1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024 ; None                          ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k9p3:auto_generated|ALTSYNCRAM                                                                                                  ; AUTO ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128  ; None                          ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_dual_port_rom:\gen_optimized_memory_delayed:dual_port_rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_obt3:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 3            ; 8            ; 3            ; 8            ; 24   ; ifft_8p_fft_ii_0_opt_twr1.hex ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+-------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 4           ;
; Simple Multipliers (18-bit)           ; 0           ;
; Simple Multipliers (36-bit)           ; 0           ;
; Multiply Accumulators (18-bit)        ; 0           ;
; Two-Multipliers Adders (9-bit)        ; 0           ;
; Two-Multipliers Adders (18-bit)       ; 0           ;
; Four-Multipliers Adders (9-bit)       ; 0           ;
; Four-Multipliers Adders (18-bit)      ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 4           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+---------------+---------+--------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name  ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                                                                                                                                        ; IP Include File ;
+--------+---------------+---------+--------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed      ; |ofdm_transmitter|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                                                                                         ;                 ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed      ; |ofdm_transmitter|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                     ;                 ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed      ; |ofdm_transmitter|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                                                                                                                                           ;                 ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed      ; |ofdm_transmitter|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                         ;                 ;
; Altera ; Signal Tap    ; N/A     ; N/A          ; Licensed      ; |ofdm_transmitter|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                                                                                                                                           ;                 ;
; N/A    ; altera_fft_ii ; 15.0    ; N/A          ; N/A           ; |ofdm_transmitter|ifft_8p:inst1                                                                                                                                                                                                                                                                                                                                                                        ; ifft_8p.qsys    ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst                                                                                                                                                                                                                                                                                               ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst                                                                                                                                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:rd_addr_inst                                                                                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:rd_addr_inst|auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst                                                                                                   ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf                                                                                                                                                                                    ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:wr_addr_inst                                                                                                                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:wr_addr_inst|auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst                                                                                                   ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst                                                                                                                                                                                                                                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect                                                                                                                                                             ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage                                                                                                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst                                                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst                                                            ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst                                                            ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                         ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real                                                                                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst                                                                                                                                        ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst                                                                      ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst                                                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst                                                                          ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                            ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                   ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2                                                                                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_dual_port_rom:\gen_optimized_memory_delayed:dual_port_rom_component                                                                                   ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage                                                                                                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real                                                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst                                                                                                                              ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst                                                            ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst                                                            ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst                                                                ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                         ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst                                                                                                                                           ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag                                                                     ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real                                                                     ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst                                                                                                  ;                 ;
; Altera ; FFT/IFFT      ; N/A     ; N/A          ; OpenCore Plus ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_enable_control:ena_ctrl                                                                                                                                                                                                               ;                 ;
+--------+---------------+---------+--------------+---------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|state ;
+-------------+-------------+-------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; Name        ; state.OUT_3 ; state.OUT_2 ; state.OUT_1 ; state.IDLE                                                                                                                         ;
+-------------+-------------+-------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+
; state.IDLE  ; 0           ; 0           ; 0           ; 0                                                                                                                                  ;
; state.OUT_1 ; 0           ; 0           ; 1           ; 1                                                                                                                                  ;
; state.OUT_2 ; 0           ; 1           ; 0           ; 1                                                                                                                                  ;
; state.OUT_3 ; 1           ; 0           ; 0           ; 1                                                                                                                                  ;
+-------------+-------------+-------------+-------------+------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                                                         ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OSC:inst2|Signal_generator:sg|mov[0,1]                                                                                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_shunt[7,15]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|blk_shunt[0..2]                                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|input_sel_shunt[1]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; OSC:inst2|Signal_generator:sg|cf_counter[0..3]                                                                                                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[0,1]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[0]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect|stg_control_next[0]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[2]                                                                                                    ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[1]                                                                                                          ;
; qpsk:inst|I_signal[0]                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged with qpsk:inst|Q_signal[0]                                                                                                                                                                                                                                                                                                                                                                                             ;
; qpsk:inst|parallel_out[1]                                                                                                                                                                                                                                                                                                                                                                                             ; Merged with qpsk:inst|I_signal[1]                                                                                                                                                                                                                                                                                                                                                                                             ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_enable_control:ena_ctrl|stall_d                                                                                                                                                                                                                                        ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|out_stall_d                                                                                                                                                                                                                                       ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[0][8]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[0][9]                                                                                                      ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[0][8]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[0][9]                                                                                                      ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[0][8]                                                                                                                    ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[0][9]                                                                                                                ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:del_in_real_pl_d[0][8]                                                                                                                    ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:del_in_real_pl_d[0][9]                                                                                                                ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[0][7]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[0][8]                                                                                                      ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[0][7]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[0][8]                                                                                                      ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|curr_input_sel_s[0]                                                                                                                                                                                                                                                       ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|curr_blk_s[3]                                                                                                                                                                                                                                                         ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|curr_pwr_2_s                                                                                                                                                                                                                                                              ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|curr_blk_s[3]                                                                                                                                                                                                                                                         ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|curr_blk_s[1,2]                                                                                                                                                                                                                                                           ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|curr_blk_s[0]                                                                                                                                                                                                                                                         ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|curr_input_sel_s[1]                                                                                                                                                                                                                                                       ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|curr_blk_s[0]                                                                                                                                                                                                                                                         ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|input_sel_shunt[0]                                                                                                                                                                                                                                                        ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|blk_shunt[3]                                                                                                                                                                                                                                                          ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|pwr_2_shunt                                                                                                                                                                                                                                                               ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|blk_shunt[3]                                                                                                                                                                                                                                                          ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[3]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[3]                                                                                            ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[3]                                                                                                ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[3]                                                                                            ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[2]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[2]                                                                                            ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[2]                                                                                                ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[2]                                                                                            ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[1]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[1]                                                                                            ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[1]                                                                                                ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[1]                                                                                            ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[0]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[0]                                                                                            ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[0]                                                                                                ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[0]                                                                                            ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|out_data[2,8,10]                                                                                                                                                                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|out_data[0]                                                                                                                                                                                                                                                           ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|out_data[9]                                                                                                                                                                                                                                                               ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|out_data[11]                                                                                                                                                                                                                                                          ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|out_data[3]                                                                                                                                                                                                                                                               ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|out_data[1]                                                                                                                                                                                                                                                           ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|out_data[4..6,13,14]                                                                                                                                                                                                                                                      ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|out_data[12]                                                                                                                                                                                                                                                          ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|out_data[7]                                                                                                                                                                                                                                                               ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|out_data[15]                                                                                                                                                                                                                                                          ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_shunt[2,8,10]                                                                                                                                                                                                                                                     ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_shunt[0]                                                                                                                                                                                                                                                      ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_shunt[9]                                                                                                                                                                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_shunt[11]                                                                                                                                                                                                                                                     ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_shunt[3]                                                                                                                                                                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_shunt[1]                                                                                                                                                                                                                                                      ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_shunt[4..6,13,14]                                                                                                                                                                                                                                                 ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_shunt[12]                                                                                                                                                                                                                                                     ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:del_in_real_pl_d[1][9]                                                                                                                    ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:del_in_real_pl_d[1][8]                                                                                                                ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[1][9]                                                                                                                    ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[1][8]                                                                                                                ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real|\conv_round_3:datareg[7]                                                                                 ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real|\conv_round_3:LSB                                                                                    ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_imag|\conv_round_3:datareg[7]                                                                                 ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_imag|\conv_round_3:LSB                                                                                    ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[3][2]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[3][0]                                                                                                      ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[3][0]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[3][0]                                                                                                      ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[3][2]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[3][0]                                                                                                      ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:in_imag_d[2]                                                                                                                    ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:in_imag_d[0]                                                                                                                ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:in_real_d[0,2]                                                                                                                  ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:in_imag_d[0]                                                                                                                ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[3][3]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[3][1]                                                                                                      ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:in_imag_d[3]                                                                                                                    ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:in_imag_d[1]                                                                                                                ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[3][5]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[3][4]                                                                                                      ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[3][6]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[3][4]                                                                                                      ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[3][4]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[3][4]                                                                                                      ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[3][5]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[3][4]                                                                                                      ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[3][6]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[3][4]                                                                                                      ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:in_imag_d[5,6]                                                                                                                  ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:in_imag_d[4]                                                                                                                ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:in_real_d[4..6]                                                                                                                 ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:in_imag_d[4]                                                                                                                ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[3][8]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[3][7]                                                                                                      ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[3][7]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[3][7]                                                                                                      ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[3][8]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[3][7]                                                                                                      ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:in_real_d[7]                                                                                                                    ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:in_imag_d[7]                                                                                                                ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[3][3]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[3][1]                                                                                                      ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:in_real_d[3]                                                                                                                    ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:in_real_d[1]                                                                                                                ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[2][2]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[2][0]                                                                                                      ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[2][0]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[2][0]                                                                                                      ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[2][2]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[2][0]                                                                                                      ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[1][2]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[1][0]                                                                                                      ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[1][0]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[1][0]                                                                                                      ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[1][2]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[1][0]                                                                                                      ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[2][3]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[2][1]                                                                                                      ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[1][3]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[1][1]                                                                                                      ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[2][5]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[2][4]                                                                                                      ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[2][6]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[2][4]                                                                                                      ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[2][4]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[2][4]                                                                                                      ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[2][5]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[2][4]                                                                                                      ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[2][6]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[2][4]                                                                                                      ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[1][5]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[1][4]                                                                                                      ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[1][6]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[1][4]                                                                                                      ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[1][4]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[1][4]                                                                                                      ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[1][5]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[1][4]                                                                                                      ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[1][6]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[1][4]                                                                                                      ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[2][8]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[2][7]                                                                                                      ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[2][7]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[2][7]                                                                                                      ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[2][8]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[2][7]                                                                                                      ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[1][8]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[1][7]                                                                                                      ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[1][7]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[1][7]                                                                                                      ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[1][8]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[1][7]                                                                                                      ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[2][3]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[2][1]                                                                                                      ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[1][3]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[1][1]                                                                                                      ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[0][2]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[0][0]                                                                                                      ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[0][0]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[0][0]                                                                                                      ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[0][2]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[0][0]                                                                                                      ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[0][3]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[0][1]                                                                                                      ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[0][5]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[0][4]                                                                                                      ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[0][6]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[0][4]                                                                                                      ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[0][4]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[0][4]                                                                                                      ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[0][5]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[0][4]                                                                                                      ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[0][6]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[0][4]                                                                                                      ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[0][8]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[0][8]                                                                                                      ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[0][3]                                                                                                          ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_real_pl_d[0][1]                                                                                                      ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[0][0]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|out_data[15]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|curr_blk_s[0]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:in_imag_d[7]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[0][8]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[1][7]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[2][7]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[3][7]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[1][0]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[2][0]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[3][0]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[4][0]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[5][0]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[6][0]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[7][0]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[8][0]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component|add_sub_sgj:auto_generated|pipeline_dffe[8] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component|add_sub_sgj:auto_generated|pipeline_dffe[8] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                                                        ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[0]                                                                                                ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[1]                                                                                            ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[1]                                                                                                ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[2]                                                                                            ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|fftpts_less_one[2]                                                                                                ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[1]                                                                                                          ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component|add_sub_sgj:auto_generated|pipeline_dffe[7]     ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_imag_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component|add_sub_sgj:auto_generated|pipeline_dffe[8] ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component|add_sub_sgj:auto_generated|pipeline_dffe[7]     ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:in_real_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component|add_sub_sgj:auto_generated|pipeline_dffe[8] ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:adder2_out_real_d[0][7]                                                                                                         ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:adder2_out_real_d[0][8]                                                                                                     ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:adder2_out_imag_d[0][7]                                                                                                         ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:adder2_out_imag_d[0][8]                                                                                                     ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:adder2_out_real_d[1][7]                                                                                                         ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:adder2_out_real_d[1][8]                                                                                                     ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:adder2_out_imag_d[1][7]                                                                                                         ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:adder2_out_imag_d[1][8]                                                                                                     ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:adder2_out_real_d[2][7]                                                                                                         ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:adder2_out_real_d[2][8]                                                                                                     ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:adder2_out_imag_d[2][7]                                                                                                         ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:adder2_out_imag_d[2][8]                                                                                                     ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:adder2_out_real_d[3][7]                                                                                                         ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:adder2_out_real_d[3][8]                                                                                                     ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:adder2_out_imag_d[3][7]                                                                                                         ; Merged with ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:adder2_out_imag_d[3][8]                                                                                                     ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[1,2]                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[0][1]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[0][2]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[1][1]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[1][2]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[2][1]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[2][2]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[3][1]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[3][2]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[4][1]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[4][2]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[5][1]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[5][2]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[6][1]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[6][2]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[7][1]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[7][2]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[8][1]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[8][2]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; OSC:inst2|Signal_generator:sg|i[6..31]                                                                                                                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; Total Number of Removed Registers = 204                                                                                                                                                                                                                                                                                                                                                                               ;                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                      ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OSC:inst2|Signal_generator:sg|i[31]                                                                                                                                                                                                                                                                                ; Lost Fanouts              ; OSC:inst2|Signal_generator:sg|i[30], OSC:inst2|Signal_generator:sg|i[29],                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; OSC:inst2|Signal_generator:sg|i[28], OSC:inst2|Signal_generator:sg|i[27],                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; OSC:inst2|Signal_generator:sg|i[26], OSC:inst2|Signal_generator:sg|i[25],                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; OSC:inst2|Signal_generator:sg|i[24], OSC:inst2|Signal_generator:sg|i[23],                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; OSC:inst2|Signal_generator:sg|i[22], OSC:inst2|Signal_generator:sg|i[21],                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; OSC:inst2|Signal_generator:sg|i[20], OSC:inst2|Signal_generator:sg|i[19],                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; OSC:inst2|Signal_generator:sg|i[18], OSC:inst2|Signal_generator:sg|i[17],                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; OSC:inst2|Signal_generator:sg|i[16], OSC:inst2|Signal_generator:sg|i[15],                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; OSC:inst2|Signal_generator:sg|i[14], OSC:inst2|Signal_generator:sg|i[13],                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; OSC:inst2|Signal_generator:sg|i[12], OSC:inst2|Signal_generator:sg|i[11],                                                                                                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; OSC:inst2|Signal_generator:sg|i[10], OSC:inst2|Signal_generator:sg|i[9],                                                                                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; OSC:inst2|Signal_generator:sg|i[8], OSC:inst2|Signal_generator:sg|i[7],                                                                                                                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; OSC:inst2|Signal_generator:sg|i[6]                                                                                                                                                                                                                                                                                                                                                                                     ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[0] ; Stuck at GND              ; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_control[0],                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect|stg_control_next[0],                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[0][0],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[1][0],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[2][0],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[3][0],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[4][0],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[5][0],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[6][0],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[7][0],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[8][0],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[8][1],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_control_d[8][2]                                                                                                                                                         ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|in_data_shunt[15]                                                                                                                                                      ; Stuck at GND              ; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|out_data[15],                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:in_imag_d[7],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[0][8],                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[1][7],                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:del_in_imag_pl_d[3][7],                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_imag_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component|add_sub_sgj:auto_generated|pipeline_dffe[8], ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|lpm_add_sub:\gen_pipeline:lpm_add_sub_component|add_sub_sgj:auto_generated|pipeline_dffe[8]  ;
; OSC:inst2|Signal_generator:sg|mov[1]                                                                                                                                                                                                                                                                               ; Stuck at GND              ; OSC:inst2|Signal_generator:sg|cf_counter[0],                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ; OSC:inst2|Signal_generator:sg|cf_counter[1],                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; OSC:inst2|Signal_generator:sg|cf_counter[2],                                                                                                                                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                    ;                           ; OSC:inst2|Signal_generator:sg|cf_counter[3]                                                                                                                                                                                                                                                                                                                                                                            ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|blk_shunt[0]                                                                                                                                                           ; Stuck at GND              ; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|curr_blk_s[0]                                                                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                    ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1055  ;
; Number of registers using Synchronous Clear  ; 79    ;
; Number of registers using Synchronous Load   ; 56    ;
; Number of registers using Asynchronous Clear ; 646   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 817   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                        ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_enable_control:ena_ctrl|sop                                                                               ; 7       ;
; ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|start                                                                                                        ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 5                                                                                                                                                                                                                   ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 119 bits  ; 238 LEs       ; 119 LEs              ; 119 LEs                ; Yes        ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|out_valid_d[3]                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_r22sdf_counter:bf_counter_inst|control_s[2]                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|out_imag[4]                                                               ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|out_real[2]                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|out_data[11]                                                                                                                                                                ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:wr_addr_inst|addr_s[1]                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|source_data[13]                                                                                                                                                      ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |ofdm_transmitter|OSC:inst2|Signal_generator:sg|j[10]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:rd_addr_inst|addr_s[1]                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|in_data_shunt[0][8]                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|realtwid[0]                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|\generate_delay_less_pipeline:in_real_d[1]                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|imagtwid[7]                                                                                         ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_imag|dataout[6] ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real|dataout[6] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[3]          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[3]                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|out_cnt[0]          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|\gen_optimized_memory_delayed:cnt_w_k[1]                                                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 0 LEs                ; 9 LEs                  ; Yes        ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|processing_cnt[2]                                                                                                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 0 LEs                ; 9 LEs                  ; Yes        ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|processing_cnt[0]                                                                                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ofdm_transmitter|ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|out_imag[7]                                                                                                                                                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |ofdm_transmitter|OSC:inst2|Signal_generator:sg|j                                                                                                                                                                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |ofdm_transmitter|OSC:inst2|r_data                                                                                                                                                                                                                                                                                                        ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |ofdm_transmitter|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ofdm_transmitter|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ofdm_transmitter|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                    ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |ofdm_transmitter|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |ofdm_transmitter|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                   ;
; 34:1               ; 4 bits    ; 88 LEs        ; 52 LEs               ; 36 LEs                 ; Yes        ; |ofdm_transmitter|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                            ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |ofdm_transmitter|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for OSC:inst2|Signal_generator:sg|altsyncram:captured_Vals_rtl_0|altsyncram_u3d1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OSC:inst2|VGA_Controller:vga ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; hori_line      ; 800   ; Signed Integer                                   ;
; hori_back      ; 48    ; Signed Integer                                   ;
; hori_front     ; 16    ; Signed Integer                                   ;
; vert_line      ; 525   ; Signed Integer                                   ;
; vert_back      ; 33    ; Signed Integer                                   ;
; vert_front     ; 10    ; Signed Integer                                   ;
; H_sync_cycle   ; 96    ; Signed Integer                                   ;
; V_sync_cycle   ; 2     ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: OSC:inst2|Signal_generator:sg ;
+----------------+---------+-------------------------------------------------+
; Parameter Name ; Value   ; Type                                            ;
+----------------+---------+-------------------------------------------------+
; nc             ; 1       ; Signed Integer                                  ;
; Ttotal         ; 2.5E-05 ; Signed Float                                    ;
; DivX           ; 10      ; Signed Integer                                  ;
; pixelsH        ; 640     ; Signed Integer                                  ;
; nf             ; 1       ; Signed Integer                                  ;
; Amp            ; 4       ; Signed Integer                                  ;
; Atotal         ; 8       ; Signed Integer                                  ;
; DivY           ; 8       ; Signed Integer                                  ;
; pixelsV        ; 480     ; Signed Integer                                  ;
; Apixels        ; 120     ; Signed Integer                                  ;
+----------------+---------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: qpsk:inst ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; serial_bits    ; 8     ; Signed Integer                ;
; parallel_bits  ; 2     ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OSC:inst2|Signal_generator:sg|altsyncram:captured_Vals_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                           ;
; WIDTH_A                            ; 16                   ; Untyped                                           ;
; WIDTHAD_A                          ; 6                    ; Untyped                                           ;
; NUMWORDS_A                         ; 64                   ; Untyped                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 16                   ; Untyped                                           ;
; WIDTHAD_B                          ; 6                    ; Untyped                                           ;
; NUMWORDS_B                         ; 64                   ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_u3d1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: OSC:inst2|Signal_generator:sg|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                 ;
+------------------------+----------------+------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                              ;
; LPM_WIDTHD             ; 8              ; Untyped                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                              ;
; CBXI_PARAMETER         ; lpm_divide_umm ; Untyped                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                       ;
+------------------------+----------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                         ;
+-------------------------------------------+--------------------------------------------------------------+
; Name                                      ; Value                                                        ;
+-------------------------------------------+--------------------------------------------------------------+
; Number of entity instances                ; 1                                                            ;
; Entity Instance                           ; OSC:inst2|Signal_generator:sg|altsyncram:captured_Vals_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                    ;
;     -- WIDTH_A                            ; 16                                                           ;
;     -- NUMWORDS_A                         ; 64                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                 ;
;     -- WIDTH_B                            ; 16                                                           ;
;     -- NUMWORDS_B                         ; 64                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
+-------------------------------------------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst" ;
+---------+-------+----------+---------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                               ;
+---------+-------+----------+---------------------------------------------------------------------------------------+
; clk_ena ; Input ; Info     ; Stuck at VCC                                                                          ;
+---------+-------+----------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "OSC:inst2|VGA_Controller:vga" ;
+-------+-------+----------+-------------------------------+
; Port  ; Type  ; Severity ; Details                       ;
+-------+-------+----------+-------------------------------+
; reset ; Input ; Info     ; Stuck at GND                  ;
+-------+-------+----------+-------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 34                          ;
; cycloneiii_ff         ; 907                         ;
;     CLR               ; 40                          ;
;     ENA               ; 155                         ;
;     ENA CLR           ; 521                         ;
;     ENA CLR SCLR      ; 2                           ;
;     ENA CLR SCLR SLD  ; 11                          ;
;     ENA CLR SLD       ; 33                          ;
;     ENA SCLR          ; 22                          ;
;     SCLR              ; 14                          ;
;     plain             ; 109                         ;
; cycloneiii_lcell_comb ; 1347                        ;
;     arith             ; 465                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 169                         ;
;         3 data inputs ; 294                         ;
;     normal            ; 882                         ;
;         0 data inputs ; 23                          ;
;         1 data inputs ; 25                          ;
;         2 data inputs ; 332                         ;
;         3 data inputs ; 167                         ;
;         4 data inputs ; 335                         ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 47.80                       ;
; Average LUT depth     ; 10.88                       ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; boundary_port         ; 15                                    ;
; cycloneiii_ff         ; 72                                    ;
;     CLR               ; 2                                     ;
;     ENA               ; 13                                    ;
;     ENA CLR           ; 10                                    ;
;     ENA CLR SLD       ; 3                                     ;
;     SCLR              ; 18                                    ;
;     plain             ; 26                                    ;
; cycloneiii_lcell_comb ; 122                                   ;
;     arith             ; 4                                     ;
;         2 data inputs ; 4                                     ;
;     normal            ; 118                                   ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 19                                    ;
;         3 data inputs ; 20                                    ;
;         4 data inputs ; 55                                    ;
;                       ;                                       ;
; Max LUT depth         ; 14.00                                 ;
; Average LUT depth     ; 3.01                                  ;
+-----------------------+---------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 90                                       ;
; cycloneiii_ff         ; 76                                       ;
;     CLR               ; 7                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 17                                       ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 15                                       ;
; cycloneiii_lcell_comb ; 116                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 108                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 7                                        ;
;         2 data inputs ; 24                                       ;
;         3 data inputs ; 23                                       ;
;         4 data inputs ; 53                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.89                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:03     ;
; sld_hub:auto_hub ; 00:00:00     ;
; pzdyqx:nabboc    ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Tue Dec 08 20:06:59 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ofdm_transmitter -c ofdm_transmitter
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file ofdm_transmitter.bdf
    Info (12023): Found entity 1: ofdm_transmitter
Info (12021): Found 1 design units, including 1 entities, in source file qpsk.v
    Info (12023): Found entity 1: qpsk
Warning (10238): Verilog Module Declaration warning at call.v(12): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "call"
Info (12021): Found 1 design units, including 1 entities, in source file call.v
    Info (12023): Found entity 1: call
Info (12021): Found 1 design units, including 1 entities, in source file ifft_8p/synthesis/ifft_8p.v
    Info (12023): Found entity 1: ifft_8p
Info (12021): Found 2 design units, including 0 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_text_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_text_pkg (ifft_8p)
    Info (12022): Found design unit 2: auk_dspip_text_pkg-body
Info (12021): Found 2 design units, including 0 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_math_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg (ifft_8p)
    Info (12022): Found design unit 2: auk_dspip_math_pkg-body
Info (12021): Found 1 design units, including 0 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg (ifft_8p)
Info (12021): Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_block_sink-rtl
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_block_sink
Info (12021): Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_block_source-rtl
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_block_source
Info (12021): Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_roundsat.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat-beh
    Info (12023): Found entity 1: auk_dspip_roundsat
Info (12021): Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_fpcompiler_alufp.vhd
    Info (12022): Found design unit 1: auk_dspip_fpcompiler_alufp-rtl
    Info (12023): Found entity 1: auk_dspip_fpcompiler_alufp
Info (12021): Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_fpcompiler_aslf.vhd
    Info (12022): Found design unit 1: auk_dspip_fpcompiler_aslf-rtl
    Info (12023): Found entity 1: auk_dspip_fpcompiler_aslf
Info (12021): Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_fpcompiler_asrf.vhd
    Info (12022): Found design unit 1: auk_dspip_fpcompiler_asrf-rtl
    Info (12023): Found entity 1: auk_dspip_fpcompiler_asrf
Info (12021): Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_fpcompiler_castftox.vhd
    Info (12022): Found design unit 1: auk_dspip_fpcompiler_castftox-rtl
    Info (12023): Found entity 1: auk_dspip_fpcompiler_castftox
Info (12021): Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_fpcompiler_castxtof.vhd
    Info (12022): Found design unit 1: auk_dspip_fpcompiler_castxtof-rtl
    Info (12023): Found entity 1: auk_dspip_fpcompiler_castxtof
Info (12021): Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_fpcompiler_clzf.vhd
    Info (12022): Found design unit 1: auk_dspip_fpcompiler_clzf-rtl
    Info (12023): Found entity 1: auk_dspip_fpcompiler_clzf
Info (12021): Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_fpcompiler_mulfp.vhd
    Info (12022): Found design unit 1: auk_dspip_fpcompiler_mulfp-rtl
    Info (12023): Found entity 1: auk_dspip_fpcompiler_mulfp
Info (12021): Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/apn_fft_mult_can.vhd
    Info (12022): Found design unit 1: apn_fft_mult_can-rtl
    Info (12023): Found entity 1: apn_fft_mult_can
Info (12021): Found 1 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/apn_fft_mult_cpx_1825.v
    Info (12023): Found entity 1: apn_fft_mult_cpx_1825
Info (12021): Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/apn_fft_mult_cpx.vhd
    Info (12022): Found design unit 1: apn_fft_mult_cpx-rtl
    Info (12023): Found entity 1: apn_fft_mult_cpx
Info (12021): Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/altera_fft_dual_port_ram.vhd
    Info (12022): Found design unit 1: altera_fft_dual_port_ram-rtl
    Info (12023): Found entity 1: altera_fft_dual_port_ram
Info (12021): Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/altera_fft_dual_port_rom.vhd
    Info (12022): Found design unit 1: altera_fft_dual_port_rom-rtl
    Info (12023): Found entity 1: altera_fft_dual_port_rom
Info (12021): Found 6 design units, including 3 entities, in source file ifft_8p/synthesis/submodules/altera_fft_mult_add.vhd
    Info (12022): Found design unit 1: altera_fft_mult_add-rtl
    Info (12022): Found design unit 2: altera_fft_mult_add_new-rtl
    Info (12022): Found design unit 3: altera_fft_mult_add_old-rtl
    Info (12023): Found entity 1: altera_fft_mult_add
    Info (12023): Found entity 2: altera_fft_mult_add_new
    Info (12023): Found entity 3: altera_fft_mult_add_old
Info (12021): Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/altera_fft_single_port_rom.vhd
    Info (12022): Found design unit 1: altera_fft_single_port_rom-rtl
    Info (12023): Found entity 1: altera_fft_single_port_rom
Info (12021): Found 2 design units, including 0 entities, in source file ifft_8p/synthesis/submodules/auk_fft_pkg.vhd
    Info (12022): Found design unit 1: auk_fft_pkg (ifft_8p)
    Info (12022): Found design unit 2: auk_fft_pkg-body
Info (12021): Found 1 design units, including 0 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_r22sdf_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_lib_pkg (ifft_8p)
Info (12021): Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_bit_reverse_addr_control.vhd
    Info (12022): Found design unit 1: auk_dspip_bit_reverse_addr_control-rtl
    Info (12023): Found entity 1: auk_dspip_bit_reverse_addr_control
Info (12021): Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_bit_reverse_core.vhd
    Info (12022): Found design unit 1: auk_dspip_bit_reverse_core-rtl
    Info (12023): Found entity 1: auk_dspip_bit_reverse_core
Info (12021): Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_bit_reverse_reverse_carry_adder.vhd
    Info (12022): Found design unit 1: auk_dspip_bit_reverse_reverse_carry_adder-rtl
    Info (12023): Found entity 1: auk_dspip_bit_reverse_reverse_carry_adder
Info (12021): Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_r22sdf_adder_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_adder_fp-rtl
    Info (12023): Found entity 1: auk_dspip_r22sdf_adder_fp
Info (12021): Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_r22sdf_addsub.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_addsub-rtl
    Info (12023): Found entity 1: auk_dspip_r22sdf_addsub
Info (12021): Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_r22sdf_bfi.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_bfi-rtl2
    Info (12023): Found entity 1: auk_dspip_r22sdf_bfi
Info (12021): Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_r22sdf_bfii.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_bfii-rtl
    Info (12023): Found entity 1: auk_dspip_r22sdf_bfii
Info (12021): Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_r22sdf_bf_control.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_bf_control-rtl
    Info (12023): Found entity 1: auk_dspip_r22sdf_bf_control
Info (12021): Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_r22sdf_cma.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma-rtl
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma
Info (12021): Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_r22sdf_cma_adder_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma_adder_fp-rtl
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma_adder_fp
Info (12021): Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_r22sdf_cma_bfi_fp.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_cma_bfi_fp-rtl
    Info (12023): Found entity 1: auk_dspip_r22sdf_cma_bfi_fp
Info (12021): Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_r22sdf_core.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_core-rtl
    Info (12023): Found entity 1: auk_dspip_r22sdf_core
Info (12021): Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_r22sdf_counter.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_counter-rtl
    Info (12023): Found entity 1: auk_dspip_r22sdf_counter
Info (12021): Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_r22sdf_delay.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_delay-rtl
    Info (12023): Found entity 1: auk_dspip_r22sdf_delay
Info (12021): Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_r22sdf_enable_control.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_enable_control-rtl
    Info (12023): Found entity 1: auk_dspip_r22sdf_enable_control
Info (12021): Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_r22sdf_stage.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_stage-rtl
    Info (12023): Found entity 1: auk_dspip_r22sdf_stage
Info (12021): Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_r22sdf_stg_out_pipe.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_stg_out_pipe-rtl
    Info (12023): Found entity 1: auk_dspip_r22sdf_stg_out_pipe
Info (12021): Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_r22sdf_stg_pipe.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_stg_pipe-rtl
    Info (12023): Found entity 1: auk_dspip_r22sdf_stg_pipe
Info (12021): Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_r22sdf_top.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_top-str
    Info (12023): Found entity 1: auk_dspip_r22sdf_top
Info (12021): Found 2 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/auk_dspip_r22sdf_twrom.vhd
    Info (12022): Found design unit 1: auk_dspip_r22sdf_twrom-rtl
    Info (12023): Found entity 1: auk_dspip_r22sdf_twrom
Info (12021): Found 1 design units, including 1 entities, in source file ifft_8p/synthesis/submodules/ifft_8p_fft_ii_0.sv
    Info (12023): Found entity 1: ifft_8p_fft_ii_0
Info (12021): Found 1 design units, including 1 entities, in source file osc.v
    Info (12023): Found entity 1: OSC
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: VGA_Controller
Info (12021): Found 1 design units, including 1 entities, in source file signal_generator.v
    Info (12023): Found entity 1: Signal_generator
Info (12127): Elaborating entity "ofdm_transmitter" for the top level hierarchy
Info (12128): Elaborating entity "OSC" for hierarchy "OSC:inst2"
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "OSC:inst2|VGA_Controller:vga"
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(74): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(75): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(95): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(98): truncated value with size 32 to match size of target (11)
Info (12128): Elaborating entity "Signal_generator" for hierarchy "OSC:inst2|Signal_generator:sg"
Warning (10036): Verilog HDL or VHDL warning at Signal_generator.v(33): object "sine" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Signal_generator.v(37): object "inc" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Signal_generator.v(39): object "bit_increment" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Signal_generator.v(40): object "bit_index" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Signal_generator.v(42): object "abs" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Signal_generator.v(64): object "k" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at Signal_generator.v(88): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at Signal_generator.v(161): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at Signal_generator.v(169): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at Signal_generator.v(183): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "ifft_8p" for hierarchy "ifft_8p:inst1"
Info (12128): Elaborating entity "ifft_8p_fft_ii_0" for hierarchy "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0"
Info (12128): Elaborating entity "auk_dspip_r22sdf_top" for hierarchy "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst"
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_block_sink" for hierarchy "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst"
Info (12128): Elaborating entity "auk_dspip_r22sdf_core" for hierarchy "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst"
Info (12128): Elaborating entity "auk_dspip_r22sdf_enable_control" for hierarchy "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_enable_control:ena_ctrl"
Info (12128): Elaborating entity "auk_dspip_r22sdf_stage" for hierarchy "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage"
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfi" for hierarchy "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst"
Info (12128): Elaborating entity "auk_dspip_r22sdf_addsub" for hierarchy "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_sgj.tdf
    Info (12023): Found entity 1: add_sub_sgj
Info (12128): Elaborating entity "add_sub_sgj" for hierarchy "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component|add_sub_sgj:auto_generated"
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst"
Info (12128): Elaborating entity "auk_dspip_r22sdf_counter" for hierarchy "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst|auk_dspip_r22sdf_counter:bf_counter_inst"
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real"
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfii" for hierarchy "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst"
Info (12128): Elaborating entity "auk_dspip_r22sdf_addsub" for hierarchy "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst"
Info (12128): Elaborating entity "LPM_ADD_SUB" for hierarchy "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_4ij.tdf
    Info (12023): Found entity 1: add_sub_4ij
Info (12128): Elaborating entity "add_sub_4ij" for hierarchy "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_addsub:\gen_fixedpt_adders:del_in_real_comp_inst|LPM_ADD_SUB:\gen_pipeline:lpm_add_sub_component|add_sub_4ij:auto_generated"
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_bfii:\gen_bfii:bfii_inst|auk_dspip_r22sdf_bf_control:bf_control_inst"
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real"
Info (12128): Elaborating entity "auk_dspip_r22sdf_stg_pipe" for hierarchy "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stg_pipe:\gen_natural_order_core:gen_stages:0:gen_stg_connect:stg_connect"
Info (12128): Elaborating entity "auk_dspip_r22sdf_stage" for hierarchy "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage"
Info (12128): Elaborating entity "auk_dspip_r22sdf_cma" for hierarchy "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst"
Info (12128): Elaborating entity "altera_fft_mult_add" for hierarchy "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real"
Info (12128): Elaborating entity "altera_fft_mult_add_old" for hierarchy "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component"
Info (12128): Elaborating entity "altmult_add" for hierarchy "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_2n6g.tdf
    Info (12023): Found entity 1: mult_add_2n6g
Info (12128): Elaborating entity "mult_add_2n6g" for hierarchy "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_2n6g:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_hb91.tdf
    Info (12023): Found entity 1: ded_mult_hb91
Info (12128): Elaborating entity "ded_mult_hb91" for hierarchy "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_2n6g:auto_generated|ded_mult_hb91:ded_mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_b3c.tdf
    Info (12023): Found entity 1: dffpipe_b3c
Info (12128): Elaborating entity "dffpipe_b3c" for hierarchy "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_2n6g:auto_generated|ded_mult_hb91:ded_mult1|dffpipe_b3c:pre_result"
Info (12128): Elaborating entity "altera_fft_mult_add" for hierarchy "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag"
Info (12128): Elaborating entity "altera_fft_mult_add_old" for hierarchy "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component"
Info (12128): Elaborating entity "altmult_add" for hierarchy "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_1m6g.tdf
    Info (12023): Found entity 1: mult_add_1m6g
Info (12128): Elaborating entity "mult_add_1m6g" for hierarchy "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_1m6g:auto_generated"
Info (12128): Elaborating entity "auk_dspip_roundsat" for hierarchy "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_inst|auk_dspip_roundsat:\NONA10_C_Mult_Archs:gen_small_mult:round_real"
Info (12128): Elaborating entity "auk_dspip_r22sdf_bfi" for hierarchy "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst"
Info (12128): Elaborating entity "auk_dspip_r22sdf_bf_control" for hierarchy "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_bfi:\gen_bfi:gen_bfi_only:bfi_inst|auk_dspip_r22sdf_bf_control:bf_control_inst"
Info (12128): Elaborating entity "auk_dspip_r22sdf_delay" for hierarchy "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real"
Info (12128): Elaborating entity "auk_dspip_r22sdf_twrom" for hierarchy "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2"
Info (12128): Elaborating entity "altera_fft_dual_port_rom" for hierarchy "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_dual_port_rom:\gen_optimized_memory_delayed:dual_port_rom_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_dual_port_rom:\gen_optimized_memory_delayed:dual_port_rom_component|altsyncram:\old_ram_gen:old_ram_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_obt3.tdf
    Info (12023): Found entity 1: altsyncram_obt3
Info (12128): Elaborating entity "altsyncram_obt3" for hierarchy "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_dual_port_rom:\gen_optimized_memory_delayed:dual_port_rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_obt3:auto_generated"
Warning (113007): Byte addressed memory initialization file "ifft_8p_fft_ii_0_opt_twr1.hex" was read in the word-addressed format
Info (12128): Elaborating entity "auk_dspip_bit_reverse_core" for hierarchy "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst"
Info (12128): Elaborating entity "auk_dspip_bit_reverse_addr_control" for hierarchy "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:rd_addr_inst"
Info (12128): Elaborating entity "auk_dspip_bit_reverse_reverse_carry_adder" for hierarchy "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|auk_dspip_bit_reverse_addr_control:rd_addr_inst|auk_dspip_bit_reverse_reverse_carry_adder:reverse_carry_adder_inst"
Info (12128): Elaborating entity "altera_fft_dual_port_ram" for hierarchy "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k9p3.tdf
    Info (12023): Found entity 1: altsyncram_k9p3
Info (12128): Elaborating entity "altsyncram_k9p3" for hierarchy "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k9p3:auto_generated"
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_block_source" for hierarchy "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst"
Info (12128): Elaborating entity "qpsk" for hierarchy "qpsk:inst"
Warning (10230): Verilog HDL assignment warning at qpsk.v(53): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "call" for hierarchy "call:inst4"
Warning (10230): Verilog HDL assignment warning at call.v(35): truncated value with size 32 to match size of target (16)
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2015.12.08.20:07:15 Progress: Loading sld548ac543/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld548ac543/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld548ac543/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld548ac543/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld548ac543/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld548ac543/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld548ac543/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k9p3:auto_generated|q_b[8]"
        Warning (14320): Synthesized away node "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k9p3:auto_generated|q_b[9]"
        Warning (14320): Synthesized away node "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k9p3:auto_generated|q_b[10]"
        Warning (14320): Synthesized away node "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k9p3:auto_generated|q_b[11]"
        Warning (14320): Synthesized away node "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k9p3:auto_generated|q_b[12]"
        Warning (14320): Synthesized away node "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k9p3:auto_generated|q_b[13]"
        Warning (14320): Synthesized away node "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k9p3:auto_generated|q_b[14]"
        Warning (14320): Synthesized away node "ifft_8p:inst1|ifft_8p_fft_ii_0:fft_ii_0|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_bit_reverse_core:\generate_bit_reverse_module:bit_reverse_inst|altera_fft_dual_port_ram:real_buf|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k9p3:auto_generated|q_b[15]"
Info (13014): Ignored 32 buffer(s)
    Info (13019): Ignored 32 SOFT buffer(s)
Warning (276027): Inferred dual-clock RAM node "OSC:inst2|Signal_generator:sg|captured_Vals_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "OSC:inst2|Signal_generator:sg|captured_Vals_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "OSC:inst2|Signal_generator:sg|Div0"
Info (12130): Elaborated megafunction instantiation "OSC:inst2|Signal_generator:sg|altsyncram:captured_Vals_rtl_0"
Info (12133): Instantiated megafunction "OSC:inst2|Signal_generator:sg|altsyncram:captured_Vals_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u3d1.tdf
    Info (12023): Found entity 1: altsyncram_u3d1
Info (12130): Elaborated megafunction instantiation "OSC:inst2|Signal_generator:sg|lpm_divide:Div0"
Info (12133): Instantiated megafunction "OSC:inst2|Signal_generator:sg|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_umm.tdf
    Info (12023): Found entity 1: lpm_divide_umm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf
    Info (12023): Found entity 1: sign_div_unsign_slh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6bf.tdf
    Info (12023): Found entity 1: alt_u_div_6bf
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_1tc.tdf
    Info (12023): Found entity 1: add_sub_1tc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_2tc.tdf
    Info (12023): Found entity 1: add_sub_2tc
Warning (12188): OpenCore Plus Hardware Evaluation feature is turned on for the following cores
    Warning (12190): "FFT/IFFT" will use the OpenCore Plus Hardware Evaluation feature
Warning (265072): Messages from megafunction that supports OpenCore Plus feature
    Warning (265073): Messages from megafunction that supports OpenCore Plus feature altera_fft_ii
        Warning (265074): The output signals source_real, source_imag  will go low when the evaluation time expires
Warning (265069): Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 50 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/project/OFDM/OFDM/output_files/ofdm_transmitter.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2005 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 1931 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21062): Implemented 4 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings
    Info: Peak virtual memory: 818 megabytes
    Info: Processing ended: Tue Dec 08 20:07:25 2015
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:52


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/project/OFDM/OFDM/output_files/ofdm_transmitter.map.smsg.


