// Seed: 1588293314
module module_0;
  wire id_1;
  wire id_2;
  id_6(
      .id_0(id_1), .id_1(id_3)
  );
  integer id_7;
  always @(1'b0);
  generate
    wire id_9;
  endgenerate
  assign id_3 = id_9;
  wire id_10;
  wire id_11;
endmodule
module module_1;
  module_0();
  always @(id_1 or 1);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_9;
  wire id_10;
  module_0();
  wire id_11;
  xor (id_1, id_10, id_2, id_3, id_4, id_5, id_9);
endmodule
