[2021-09-09 09:05:15,476]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-09-09 09:05:15,476]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:05:16,004]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; ".

Peak memory: 14598144 bytes

[2021-09-09 09:05:16,005]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:05:16,187]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34635776 bytes

[2021-09-09 09:05:16,189]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-09 09:05:16,189]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:05:16,227]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :142
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :142
score:100
	Report mapping result:
		klut_size()     :167
		klut.num_gates():142
		max delay       :5
		max area        :142
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :30
		LUT fanins:4	 numbers :90
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 8282112 bytes

[2021-09-09 09:05:16,228]mapper_test.py:220:[INFO]: area: 142 level: 5
[2021-09-09 10:52:30,743]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-09-09 10:52:30,743]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:52:31,250]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; ".

Peak memory: 14409728 bytes

[2021-09-09 10:52:31,251]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:52:31,377]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 35016704 bytes

[2021-09-09 10:52:31,379]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-09 10:52:31,379]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:52:33,237]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :142
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :148
score:100
	Report mapping result:
		klut_size()     :167
		klut.num_gates():142
		max delay       :5
		max area        :142
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :30
		LUT fanins:4	 numbers :90
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 16199680 bytes

[2021-09-09 10:52:33,238]mapper_test.py:220:[INFO]: area: 142 level: 5
[2021-09-09 12:21:25,875]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-09-09 12:21:25,875]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:21:26,362]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; ".

Peak memory: 14479360 bytes

[2021-09-09 12:21:26,363]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:21:26,533]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34627584 bytes

[2021-09-09 12:21:26,536]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-09 12:21:26,536]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:21:28,514]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :142
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :149
score:100
	Report mapping result:
		klut_size()     :167
		klut.num_gates():142
		max delay       :5
		max area        :142
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :22
		LUT fanins:3	 numbers :30
		LUT fanins:4	 numbers :90
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 16183296 bytes

[2021-09-09 12:21:28,515]mapper_test.py:220:[INFO]: area: 142 level: 5
[2021-09-09 14:45:11,116]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-09-09 14:45:11,117]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 14:45:11,617]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; ".

Peak memory: 14229504 bytes

[2021-09-09 14:45:11,617]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 14:45:11,784]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34377728 bytes

[2021-09-09 14:45:11,786]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-09 14:45:11,787]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 14:45:13,666]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :171
score:100
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 16039936 bytes

[2021-09-09 14:45:13,666]mapper_test.py:220:[INFO]: area: 162 level: 5
[2021-09-09 14:51:15,757]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-09-09 14:51:15,757]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 14:51:15,758]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 14:51:15,889]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34463744 bytes

[2021-09-09 14:51:15,891]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-09 14:51:15,891]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 14:51:17,913]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :171
score:100
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 16011264 bytes

[2021-09-09 14:51:17,914]mapper_test.py:220:[INFO]: area: 162 level: 5
[2021-09-09 15:20:15,041]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-09-09 15:20:15,042]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:20:15,042]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:20:15,219]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34983936 bytes

[2021-09-09 15:20:15,220]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-09 15:20:15,220]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:20:17,241]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :171
score:100
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 16015360 bytes

[2021-09-09 15:20:17,242]mapper_test.py:220:[INFO]: area: 162 level: 5
[2021-09-09 15:58:12,809]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-09-09 15:58:12,809]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:58:12,810]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:58:12,956]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34619392 bytes

[2021-09-09 15:58:12,958]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-09 15:58:12,959]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:58:15,043]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :171
score:100
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 15962112 bytes

[2021-09-09 15:58:15,043]mapper_test.py:220:[INFO]: area: 162 level: 5
[2021-09-09 16:32:49,658]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-09-09 16:32:49,659]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:32:49,659]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:32:49,833]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34549760 bytes

[2021-09-09 16:32:49,835]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-09 16:32:49,835]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:32:51,881]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :171
score:100
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 16117760 bytes

[2021-09-09 16:32:51,881]mapper_test.py:220:[INFO]: area: 162 level: 5
[2021-09-09 17:09:32,326]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-09-09 17:09:32,326]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:09:32,327]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:09:32,471]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34697216 bytes

[2021-09-09 17:09:32,473]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-09 17:09:32,474]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:09:34,561]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :171
score:100
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 16072704 bytes

[2021-09-09 17:09:34,562]mapper_test.py:220:[INFO]: area: 162 level: 5
[2021-09-13 23:17:55,431]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-09-13 23:17:55,432]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:17:55,432]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:17:55,564]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34369536 bytes

[2021-09-13 23:17:55,566]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-13 23:17:55,567]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:17:57,397]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :174
score:100
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 13828096 bytes

[2021-09-13 23:17:57,398]mapper_test.py:220:[INFO]: area: 162 level: 5
[2021-09-13 23:39:52,710]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-09-13 23:39:52,710]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:39:52,711]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:39:52,844]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34242560 bytes

[2021-09-13 23:39:52,848]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-13 23:39:52,848]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:39:52,887]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 7770112 bytes

[2021-09-13 23:39:52,887]mapper_test.py:220:[INFO]: area: 162 level: 5
[2021-09-14 08:46:12,206]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-09-14 08:46:12,207]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:46:12,207]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:46:12,337]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34488320 bytes

[2021-09-14 08:46:12,339]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-14 08:46:12,339]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:46:14,194]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :171
score:100
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 16097280 bytes

[2021-09-14 08:46:14,195]mapper_test.py:220:[INFO]: area: 162 level: 5
[2021-09-14 09:18:48,607]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-09-14 09:18:48,607]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:18:48,608]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:18:48,784]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34566144 bytes

[2021-09-14 09:18:48,786]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-14 09:18:48,786]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:18:48,843]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 8314880 bytes

[2021-09-14 09:18:48,844]mapper_test.py:220:[INFO]: area: 162 level: 5
[2021-09-15 15:21:06,988]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-09-15 15:21:06,988]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:21:06,989]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:21:07,103]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34471936 bytes

[2021-09-15 15:21:07,105]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-15 15:21:07,105]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:22:18,051]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-09-15 15:22:18,051]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:22:18,051]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:22:18,170]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34414592 bytes

[2021-09-15 15:22:18,172]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-15 15:22:18,173]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:22:19,825]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :171
score:100
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 15237120 bytes

[2021-09-15 15:22:19,826]mapper_test.py:220:[INFO]: area: 162 level: 5
[2021-09-15 15:52:28,569]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-09-15 15:52:28,570]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:52:28,570]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:52:28,750]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34557952 bytes

[2021-09-15 15:52:28,753]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-15 15:52:28,753]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:52:28,791]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 7720960 bytes

[2021-09-15 15:52:28,792]mapper_test.py:220:[INFO]: area: 162 level: 5
[2021-09-18 13:52:57,717]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-09-18 13:52:57,717]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 13:52:57,718]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 13:52:57,889]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34361344 bytes

[2021-09-18 13:52:57,891]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-18 13:52:57,891]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 13:52:59,529]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :171
score:100
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 12963840 bytes

[2021-09-18 13:52:59,529]mapper_test.py:220:[INFO]: area: 162 level: 5
[2021-09-18 16:17:55,991]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-09-18 16:17:55,991]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:17:55,991]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:17:56,104]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34516992 bytes

[2021-09-18 16:17:56,106]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-18 16:17:56,106]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:17:57,775]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :171
score:100
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 12382208 bytes

[2021-09-18 16:17:57,775]mapper_test.py:220:[INFO]: area: 162 level: 5
[2021-09-22 08:52:41,403]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-09-22 08:52:41,404]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:52:41,404]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:52:41,525]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34451456 bytes

[2021-09-22 08:52:41,527]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-22 08:52:41,528]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:52:42,363]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 12091392 bytes

[2021-09-22 08:52:42,364]mapper_test.py:220:[INFO]: area: 162 level: 5
[2021-09-22 11:16:47,880]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-09-22 11:16:47,880]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:16:47,880]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:16:48,040]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34557952 bytes

[2021-09-22 11:16:48,042]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-22 11:16:48,043]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:16:49,704]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :171
score:100
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 12521472 bytes

[2021-09-22 11:16:49,705]mapper_test.py:220:[INFO]: area: 162 level: 5
[2021-09-23 16:34:38,084]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-09-23 16:34:38,084]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:34:38,085]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:34:38,205]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34463744 bytes

[2021-09-23 16:34:38,207]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-23 16:34:38,207]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:34:39,883]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
balancing!
	current map manager:
		current min nodes:278
		current min depth:9
rewriting!
	current map manager:
		current min nodes:278
		current min depth:9
balancing!
	current map manager:
		current min nodes:278
		current min depth:9
rewriting!
	current map manager:
		current min nodes:278
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :171
score:100
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 12398592 bytes

[2021-09-23 16:34:39,883]mapper_test.py:220:[INFO]: area: 162 level: 5
[2021-09-23 16:58:45,384]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-09-23 16:58:45,385]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:58:45,385]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:58:45,572]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34439168 bytes

[2021-09-23 16:58:45,574]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-23 16:58:45,574]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:58:47,278]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
balancing!
	current map manager:
		current min nodes:278
		current min depth:9
rewriting!
	current map manager:
		current min nodes:278
		current min depth:9
balancing!
	current map manager:
		current min nodes:278
		current min depth:9
rewriting!
	current map manager:
		current min nodes:278
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :171
score:100
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 12488704 bytes

[2021-09-23 16:58:47,279]mapper_test.py:220:[INFO]: area: 162 level: 5
[2021-09-23 17:21:00,915]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-09-23 17:21:00,915]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:21:00,915]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:21:01,032]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34631680 bytes

[2021-09-23 17:21:01,034]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-23 17:21:01,034]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:21:01,230]mapper_test.py:51:[ERROR]: Failed to run cmd "ifpga -i /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig -v /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v -l /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v -o 1"
[2021-09-23 17:21:01,231]mapper_test.py:52:[CRITICAL]: corrupted size vs. prev_size
Aborted (core dumped)

[2021-09-23 17:21:01,231]mapper_test.py:215:[ERROR]: Failed to run ifpga
[2021-09-23 17:37:00,648]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-09-23 17:37:00,648]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:37:00,648]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:37:00,830]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34570240 bytes

[2021-09-23 17:37:00,832]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-23 17:37:00,832]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:37:01,045]mapper_test.py:51:[ERROR]: Failed to run cmd "ifpga -i /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig -v /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v -l /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v -o 1"
[2021-09-23 17:37:01,046]mapper_test.py:52:[CRITICAL]: corrupted size vs. prev_size
Aborted (core dumped)

[2021-09-23 17:37:01,046]mapper_test.py:215:[ERROR]: Failed to run ifpga
[2021-09-23 17:39:50,717]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-09-23 17:39:50,718]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:39:50,718]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:39:50,851]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34643968 bytes

[2021-09-23 17:39:50,854]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-23 17:39:50,854]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:39:52,625]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
balancing!
	current map manager:
		current min nodes:278
		current min depth:9
rewriting!
	current map manager:
		current min nodes:278
		current min depth:9
balancing!
	current map manager:
		current min nodes:278
		current min depth:9
rewriting!
	current map manager:
		current min nodes:278
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :171
score:100
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 12468224 bytes

[2021-09-23 17:39:52,626]mapper_test.py:220:[INFO]: area: 162 level: 5
[2021-09-23 17:59:22,772]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-09-23 17:59:22,773]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:59:22,773]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:59:22,944]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34410496 bytes

[2021-09-23 17:59:22,946]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-23 17:59:22,946]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:59:24,593]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
balancing!
	current map manager:
		current min nodes:278
		current min depth:9
rewriting!
	current map manager:
		current min nodes:278
		current min depth:9
balancing!
	current map manager:
		current min nodes:278
		current min depth:9
rewriting!
	current map manager:
		current min nodes:278
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :171
score:100
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 12464128 bytes

[2021-09-23 17:59:24,594]mapper_test.py:220:[INFO]: area: 162 level: 5
[2021-09-27 15:45:50,584]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-09-27 15:45:50,585]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 15:45:50,585]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 15:45:50,763]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34357248 bytes

[2021-09-27 15:45:50,765]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-27 15:45:50,765]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 15:45:52,458]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
balancing!
	current map manager:
		current min nodes:278
		current min depth:9
rewriting!
	current map manager:
		current min nodes:278
		current min depth:9
balancing!
	current map manager:
		current min nodes:278
		current min depth:9
rewriting!
	current map manager:
		current min nodes:278
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :171
score:100
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 12500992 bytes

[2021-09-27 15:45:52,459]mapper_test.py:220:[INFO]: area: 162 level: 5
[2021-09-27 16:26:26,358]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-09-27 16:26:26,358]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:26:26,358]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:26:26,526]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34668544 bytes

[2021-09-27 16:26:26,528]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-27 16:26:26,528]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:26:28,228]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
balancing!
	current map manager:
		current min nodes:278
		current min depth:9
rewriting!
	current map manager:
		current min nodes:278
		current min depth:9
balancing!
	current map manager:
		current min nodes:278
		current min depth:9
rewriting!
	current map manager:
		current min nodes:278
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :171
score:100
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 12570624 bytes

[2021-09-27 16:26:28,228]mapper_test.py:220:[INFO]: area: 162 level: 5
[2021-09-27 16:26:49,437]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-09-27 16:26:49,437]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:26:49,437]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:26:49,552]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34332672 bytes

[2021-09-27 16:26:49,554]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-27 16:26:49,554]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:26:51,214]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
balancing!
	current map manager:
		current min nodes:278
		current min depth:9
rewriting!
	current map manager:
		current min nodes:278
		current min depth:9
balancing!
	current map manager:
		current min nodes:278
		current min depth:9
rewriting!
	current map manager:
		current min nodes:278
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :171
score:100
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 12673024 bytes

[2021-09-27 16:26:51,215]mapper_test.py:220:[INFO]: area: 162 level: 5
[2021-09-27 17:33:41,860]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-09-27 17:33:41,864]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:33:41,864]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:33:42,044]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34639872 bytes

[2021-09-27 17:33:42,045]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-27 17:33:42,046]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:33:43,761]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
balancing!
	current map manager:
		current min nodes:278
		current min depth:9
rewriting!
	current map manager:
		current min nodes:278
		current min depth:9
balancing!
	current map manager:
		current min nodes:278
		current min depth:9
rewriting!
	current map manager:
		current min nodes:278
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :171
score:100
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 12640256 bytes

[2021-09-27 17:33:43,762]mapper_test.py:220:[INFO]: area: 162 level: 5
[2021-09-28 00:17:17,228]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-09-28 00:17:17,229]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 00:17:17,229]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 00:17:17,347]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34410496 bytes

[2021-09-28 00:17:17,349]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-28 00:17:17,350]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 00:17:18,987]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
balancing!
	current map manager:
		current min nodes:278
		current min depth:9
rewriting!
	current map manager:
		current min nodes:278
		current min depth:9
balancing!
	current map manager:
		current min nodes:278
		current min depth:9
rewriting!
	current map manager:
		current min nodes:278
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :171
score:100
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 12484608 bytes

[2021-09-28 00:17:18,988]mapper_test.py:220:[INFO]: area: 162 level: 5
[2021-09-28 00:22:06,033]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-09-28 00:22:06,033]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 00:22:06,034]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 00:22:06,148]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34529280 bytes

[2021-09-28 00:22:06,150]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-28 00:22:06,151]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 00:22:07,791]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
balancing!
	current map manager:
		current min nodes:278
		current min depth:9
rewriting!
	current map manager:
		current min nodes:278
		current min depth:9
balancing!
	current map manager:
		current min nodes:278
		current min depth:9
rewriting!
	current map manager:
		current min nodes:278
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :171
score:100
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 12541952 bytes

[2021-09-28 00:22:07,791]mapper_test.py:220:[INFO]: area: 162 level: 5
[2021-09-28 01:42:43,109]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-09-28 01:42:43,110]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 01:42:43,110]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 01:42:43,224]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34287616 bytes

[2021-09-28 01:42:43,226]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-28 01:42:43,227]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 01:42:44,929]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :171
score:100
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 12369920 bytes

[2021-09-28 01:42:44,930]mapper_test.py:220:[INFO]: area: 162 level: 5
[2021-09-28 01:59:52,231]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-09-28 01:59:52,231]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 01:59:52,231]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 01:59:52,347]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34435072 bytes

[2021-09-28 01:59:52,349]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-28 01:59:52,350]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 01:59:54,075]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :171
score:100
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 12304384 bytes

[2021-09-28 01:59:54,075]mapper_test.py:220:[INFO]: area: 162 level: 5
[2021-09-28 02:29:06,555]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-09-28 02:29:06,555]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:29:06,555]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:29:06,720]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34725888 bytes

[2021-09-28 02:29:06,722]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-28 02:29:06,722]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:29:08,385]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :171
score:100
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 12341248 bytes

[2021-09-28 02:29:08,385]mapper_test.py:220:[INFO]: area: 162 level: 5
[2021-09-28 10:39:48,805]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-09-28 10:39:48,805]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 10:39:48,805]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 10:39:48,976]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34713600 bytes

[2021-09-28 10:39:48,979]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-28 10:39:48,979]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 10:39:50,650]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :171
score:100
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 12460032 bytes

[2021-09-28 10:39:50,651]mapper_test.py:220:[INFO]: area: 162 level: 5
[2021-09-28 12:16:33,670]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-09-28 12:16:33,670]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 12:16:33,671]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 12:16:33,786]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34439168 bytes

[2021-09-28 12:16:33,788]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-28 12:16:33,789]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 12:16:35,503]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :171
score:100
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 12390400 bytes

[2021-09-28 12:16:35,504]mapper_test.py:220:[INFO]: area: 162 level: 5
[2021-09-28 12:21:00,232]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-09-28 12:21:00,233]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 12:21:00,233]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 12:21:00,403]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34308096 bytes

[2021-09-28 12:21:00,405]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-28 12:21:00,405]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 12:21:02,126]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :171
score:100
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 12419072 bytes

[2021-09-28 12:21:02,127]mapper_test.py:220:[INFO]: area: 162 level: 5
[2021-09-28 16:39:53,598]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-09-28 16:39:53,598]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:39:53,599]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:39:53,777]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34549760 bytes

[2021-09-28 16:39:53,779]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-28 16:39:53,779]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:39:55,421]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :171
score:100
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 12443648 bytes

[2021-09-28 16:39:55,422]mapper_test.py:220:[INFO]: area: 162 level: 5
[2021-09-28 17:18:47,948]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-09-28 17:18:47,948]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:18:47,949]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:18:48,103]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34234368 bytes

[2021-09-28 17:18:48,105]mapper_test.py:156:[INFO]: area: 116 level: 5
[2021-09-28 17:18:48,105]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:18:49,820]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :171
score:100
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 12292096 bytes

[2021-09-28 17:18:49,820]mapper_test.py:220:[INFO]: area: 162 level: 5
[2021-10-09 10:37:05,827]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-10-09 10:37:05,828]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:37:05,828]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:37:05,992]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34471936 bytes

[2021-10-09 10:37:05,994]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-10-09 10:37:05,995]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:37:06,081]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :171
score:100
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 7753728 bytes

[2021-10-09 10:37:06,082]mapper_test.py:224:[INFO]: area: 162 level: 5
[2021-10-09 11:19:47,008]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-10-09 11:19:47,008]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:19:47,008]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:19:47,127]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34177024 bytes

[2021-10-09 11:19:47,129]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-10-09 11:19:47,129]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:19:47,258]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :171
score:100
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 7831552 bytes

[2021-10-09 11:19:47,259]mapper_test.py:224:[INFO]: area: 162 level: 5
[2021-10-09 11:29:08,202]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-10-09 11:29:08,202]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:29:08,202]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:29:08,325]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34275328 bytes

[2021-10-09 11:29:08,327]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-10-09 11:29:08,327]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:29:10,101]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :171
score:100
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 12034048 bytes

[2021-10-09 11:29:10,101]mapper_test.py:224:[INFO]: area: 162 level: 5
[2021-10-09 16:28:18,955]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-10-09 16:28:18,955]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:28:18,956]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:28:19,075]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34287616 bytes

[2021-10-09 16:28:19,077]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-10-09 16:28:19,077]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:28:20,015]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
	current map manager:
		current min nodes:278
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 11472896 bytes

[2021-10-09 16:28:20,016]mapper_test.py:224:[INFO]: area: 162 level: 5
[2021-10-09 16:45:29,295]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-10-09 16:45:29,295]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:45:29,295]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:45:29,457]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34369536 bytes

[2021-10-09 16:45:29,460]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-10-09 16:45:29,460]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:45:30,433]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
	current map manager:
		current min nodes:278
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 11411456 bytes

[2021-10-09 16:45:30,433]mapper_test.py:224:[INFO]: area: 162 level: 5
[2021-10-12 10:49:36,020]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-10-12 10:49:36,020]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:49:36,021]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:49:36,184]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34168832 bytes

[2021-10-12 10:49:36,186]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-10-12 10:49:36,186]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:49:37,955]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :171
score:100
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 11816960 bytes

[2021-10-12 10:49:37,956]mapper_test.py:224:[INFO]: area: 162 level: 5
[2021-10-12 11:13:40,253]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-10-12 11:13:40,253]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:13:40,254]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:13:40,426]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34357248 bytes

[2021-10-12 11:13:40,428]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-10-12 11:13:40,428]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:13:40,560]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :171
score:100
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 7237632 bytes

[2021-10-12 11:13:40,561]mapper_test.py:224:[INFO]: area: 162 level: 5
[2021-10-12 13:25:01,904]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-10-12 13:25:01,904]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:25:01,904]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:25:02,090]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34463744 bytes

[2021-10-12 13:25:02,092]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-10-12 13:25:02,092]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:25:03,926]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :171
score:100
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 11718656 bytes

[2021-10-12 13:25:03,927]mapper_test.py:224:[INFO]: area: 162 level: 5
[2021-10-12 14:55:37,821]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-10-12 14:55:37,821]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 14:55:37,821]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 14:55:37,944]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34574336 bytes

[2021-10-12 14:55:37,946]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-10-12 14:55:37,946]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 14:55:39,691]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :171
score:100
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 11755520 bytes

[2021-10-12 14:55:39,691]mapper_test.py:224:[INFO]: area: 162 level: 5
[2021-10-12 18:40:10,284]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-10-12 18:40:10,285]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:40:10,285]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:40:10,459]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34394112 bytes

[2021-10-12 18:40:10,461]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-10-12 18:40:10,462]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:40:12,230]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :171
score:100
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 11431936 bytes

[2021-10-12 18:40:12,231]mapper_test.py:224:[INFO]: area: 162 level: 5
[2021-10-18 11:33:39,035]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-10-18 11:33:39,036]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:33:39,036]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:33:39,202]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34373632 bytes

[2021-10-18 11:33:39,205]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-10-18 11:33:39,205]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:33:40,921]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :171
score:100
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 11415552 bytes

[2021-10-18 11:33:40,921]mapper_test.py:224:[INFO]: area: 162 level: 5
[2021-10-18 12:02:30,205]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-10-18 12:02:30,205]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:02:30,205]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:02:30,327]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34304000 bytes

[2021-10-18 12:02:30,329]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-10-18 12:02:30,329]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:02:30,357]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 6512640 bytes

[2021-10-18 12:02:30,357]mapper_test.py:224:[INFO]: area: 162 level: 5
[2021-10-19 14:10:27,771]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-10-19 14:10:27,771]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:10:27,772]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:10:27,941]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34553856 bytes

[2021-10-19 14:10:27,944]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-10-19 14:10:27,944]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:10:27,979]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 6492160 bytes

[2021-10-19 14:10:27,980]mapper_test.py:224:[INFO]: area: 162 level: 5
[2021-10-22 13:28:29,233]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-10-22 13:28:29,233]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:28:29,234]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:28:29,361]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34541568 bytes

[2021-10-22 13:28:29,363]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-10-22 13:28:29,363]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:28:29,498]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 9404416 bytes

[2021-10-22 13:28:29,498]mapper_test.py:224:[INFO]: area: 162 level: 5
[2021-10-22 13:49:22,212]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-10-22 13:49:22,212]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:49:22,212]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:49:22,379]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34467840 bytes

[2021-10-22 13:49:22,380]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-10-22 13:49:22,380]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:49:22,467]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 9408512 bytes

[2021-10-22 13:49:22,467]mapper_test.py:224:[INFO]: area: 162 level: 5
[2021-10-22 14:00:49,016]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-10-22 14:00:49,016]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:00:49,016]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:00:49,184]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34459648 bytes

[2021-10-22 14:00:49,186]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-10-22 14:00:49,186]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:00:49,222]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 6561792 bytes

[2021-10-22 14:00:49,223]mapper_test.py:224:[INFO]: area: 162 level: 5
[2021-10-22 14:04:09,612]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-10-22 14:04:09,612]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:04:09,612]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:04:09,779]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34426880 bytes

[2021-10-22 14:04:09,781]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-10-22 14:04:09,782]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:04:09,809]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 6619136 bytes

[2021-10-22 14:04:09,809]mapper_test.py:224:[INFO]: area: 162 level: 5
[2021-10-23 13:23:19,409]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-10-23 13:23:19,409]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:23:19,409]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:23:19,575]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34521088 bytes

[2021-10-23 13:23:19,578]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-10-23 13:23:19,578]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:23:51,883]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-10-23 13:23:51,884]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:23:51,884]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:23:52,008]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34656256 bytes

[2021-10-23 13:23:52,010]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-10-23 13:23:52,010]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:23:53,735]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :167
score:100
	Report mapping result:
		klut_size()     :192
		klut.num_gates():167
		max delay       :5
		max area        :167
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :60
		LUT fanins:3	 numbers :57
		LUT fanins:4	 numbers :50
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 11374592 bytes

[2021-10-23 13:23:53,736]mapper_test.py:224:[INFO]: area: 167 level: 5
[2021-10-24 17:35:04,328]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-10-24 17:35:04,329]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:35:04,329]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:35:04,453]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34377728 bytes

[2021-10-24 17:35:04,455]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-10-24 17:35:04,455]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:35:06,233]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :167
score:100
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 11378688 bytes

[2021-10-24 17:35:06,234]mapper_test.py:224:[INFO]: area: 162 level: 5
[2021-10-24 17:55:30,252]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-10-24 17:55:30,252]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:55:30,252]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:55:30,424]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34586624 bytes

[2021-10-24 17:55:30,426]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-10-24 17:55:30,426]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:55:32,143]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
	current map manager:
		current min nodes:278
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :162
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:5
area :171
score:100
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 11599872 bytes

[2021-10-24 17:55:32,143]mapper_test.py:224:[INFO]: area: 162 level: 5
[2021-10-26 10:24:01,465]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-10-26 10:24:01,466]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:24:01,466]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:24:01,643]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34242560 bytes

[2021-10-26 10:24:01,645]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-10-26 10:24:01,646]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:24:01,688]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	current map manager:
		current min nodes:278
		current min depth:10
	Report mapping result:
		klut_size()     :168
		klut.num_gates():143
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :36
		LUT fanins:3	 numbers :46
		LUT fanins:4	 numbers :61
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 6475776 bytes

[2021-10-26 10:24:01,688]mapper_test.py:224:[INFO]: area: 143 level: 5
[2021-10-26 10:52:43,901]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-10-26 10:52:43,901]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:52:43,902]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:52:44,065]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34283520 bytes

[2021-10-26 10:52:44,067]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-10-26 10:52:44,067]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:52:45,862]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	Report mapping result:
		klut_size()     :168
		klut.num_gates():143
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :36
		LUT fanins:3	 numbers :46
		LUT fanins:4	 numbers :61
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 11292672 bytes

[2021-10-26 10:52:45,863]mapper_test.py:224:[INFO]: area: 143 level: 5
[2021-10-26 11:14:32,205]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-10-26 11:14:32,205]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:14:32,206]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:14:32,369]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34312192 bytes

[2021-10-26 11:14:32,371]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-10-26 11:14:32,371]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:14:34,114]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	Report mapping result:
		klut_size()     :168
		klut.num_gates():143
		max delay       :5
		max area        :167
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :32
		LUT fanins:3	 numbers :47
		LUT fanins:4	 numbers :64
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 11194368 bytes

[2021-10-26 11:14:34,114]mapper_test.py:224:[INFO]: area: 143 level: 5
[2021-10-26 12:12:36,973]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-10-26 12:12:36,973]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:12:36,974]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:12:37,137]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34603008 bytes

[2021-10-26 12:12:37,138]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-10-26 12:12:37,139]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:12:38,860]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 11210752 bytes

[2021-10-26 12:12:38,861]mapper_test.py:224:[INFO]: area: 162 level: 5
[2021-10-26 14:11:41,047]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-10-26 14:11:41,047]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:11:41,048]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:11:41,168]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34422784 bytes

[2021-10-26 14:11:41,170]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-10-26 14:11:41,170]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:11:41,199]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	Report mapping result:
		klut_size()     :168
		klut.num_gates():143
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :36
		LUT fanins:3	 numbers :46
		LUT fanins:4	 numbers :61
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 6504448 bytes

[2021-10-26 14:11:41,200]mapper_test.py:224:[INFO]: area: 143 level: 5
[2021-10-29 16:08:43,103]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-10-29 16:08:43,103]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:08:43,104]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:08:43,273]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34467840 bytes

[2021-10-29 16:08:43,276]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-10-29 16:08:43,276]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:08:43,322]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	Report mapping result:
		klut_size()     :208
		klut.num_gates():183
		max delay       :5
		max area        :183
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :57
		LUT fanins:4	 numbers :76
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
Peak memory: 6402048 bytes

[2021-10-29 16:08:43,322]mapper_test.py:224:[INFO]: area: 183 level: 5
[2021-11-03 09:48:57,247]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-11-03 09:48:57,248]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:48:57,248]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:48:57,379]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34390016 bytes

[2021-11-03 09:48:57,381]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-11-03 09:48:57,381]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:48:57,445]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	Report mapping result:
		klut_size()     :208
		klut.num_gates():183
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :57
		LUT fanins:4	 numbers :76
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig_output.v
	Peak memory: 6602752 bytes

[2021-11-03 09:48:57,446]mapper_test.py:226:[INFO]: area: 183 level: 5
[2021-11-03 09:49:40,729]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-11-03 09:49:40,729]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:49:40,730]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:49:40,899]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34488320 bytes

[2021-11-03 09:49:40,901]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-11-03 09:49:40,902]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:49:40,963]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	Report mapping result:
		klut_size()     :208
		klut.num_gates():183
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :57
		LUT fanins:4	 numbers :76
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig_output.v
	Peak memory: 6578176 bytes

[2021-11-03 09:49:40,964]mapper_test.py:226:[INFO]: area: 183 level: 5
[2021-11-03 10:01:39,715]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-11-03 10:01:39,716]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:01:39,716]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:01:39,887]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34512896 bytes

[2021-11-03 10:01:39,890]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-11-03 10:01:39,890]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:01:39,956]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	Report mapping result:
		klut_size()     :211
		klut.num_gates():186
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :58
		LUT fanins:4	 numbers :78
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig_output.v
	Peak memory: 6553600 bytes

[2021-11-03 10:01:39,957]mapper_test.py:226:[INFO]: area: 186 level: 5
[2021-11-03 13:41:40,431]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-11-03 13:41:40,431]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:41:40,432]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:41:40,603]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34557952 bytes

[2021-11-03 13:41:40,605]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-11-03 13:41:40,605]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:41:40,656]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	Report mapping result:
		klut_size()     :211
		klut.num_gates():186
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :58
		LUT fanins:4	 numbers :78
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig_output.v
	Peak memory: 6602752 bytes

[2021-11-03 13:41:40,657]mapper_test.py:226:[INFO]: area: 186 level: 5
[2021-11-03 13:47:55,598]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-11-03 13:47:55,598]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:47:55,599]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:47:55,777]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34672640 bytes

[2021-11-03 13:47:55,779]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-11-03 13:47:55,780]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:47:55,826]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	Report mapping result:
		klut_size()     :211
		klut.num_gates():186
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :50
		LUT fanins:3	 numbers :58
		LUT fanins:4	 numbers :78
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig_output.v
	Peak memory: 6516736 bytes

[2021-11-03 13:47:55,826]mapper_test.py:226:[INFO]: area: 186 level: 5
[2021-11-04 15:54:46,369]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-11-04 15:54:46,370]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:54:46,370]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:54:46,549]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34521088 bytes

[2021-11-04 15:54:46,551]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-11-04 15:54:46,552]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:54:46,618]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
	Report mapping result:
		klut_size()     :166
		klut.num_gates():141
		max delay       :5
		max area        :141
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :66
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig_output.v
	Peak memory: 6488064 bytes

[2021-11-04 15:54:46,618]mapper_test.py:226:[INFO]: area: 141 level: 5
[2021-11-04 17:06:43,372]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-11-04 17:06:43,376]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 17:06:43,376]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 17:06:43,550]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34185216 bytes

[2021-11-04 17:06:43,552]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-11-04 17:06:43,552]mapper_test.py:205:[INFO]: run iFPGA flow...
[2021-11-04 17:06:43,619]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
Mapping time: 0.007392 secs
Mapping time: 0.007363 secs
	Report mapping result:
		klut_size()     :166
		klut.num_gates():141
		max delay       :5
		max area        :141
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :66
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig_output.v
	Peak memory: 6901760 bytes

[2021-11-04 17:06:43,619]mapper_test.py:230:[INFO]: area: 141 level: 5
[2021-11-16 12:26:43,568]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-11-16 12:26:43,569]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:26:43,569]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:26:43,737]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34615296 bytes

[2021-11-16 12:26:43,739]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-11-16 12:26:43,739]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:26:43,769]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
Mapping time: 0.005113 secs
	Report mapping result:
		klut_size()     :166
		klut.num_gates():141
		max delay       :5
		max area        :141
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :66
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
	Peak memory: 6438912 bytes

[2021-11-16 12:26:43,770]mapper_test.py:228:[INFO]: area: 141 level: 5
[2021-11-16 14:15:38,414]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-11-16 14:15:38,414]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:15:38,415]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:15:38,587]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34459648 bytes

[2021-11-16 14:15:38,589]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-11-16 14:15:38,590]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:15:38,635]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
Mapping time: 0.007444 secs
	Report mapping result:
		klut_size()     :166
		klut.num_gates():141
		max delay       :5
		max area        :141
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :66
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
	Peak memory: 6205440 bytes

[2021-11-16 14:15:38,636]mapper_test.py:228:[INFO]: area: 141 level: 5
[2021-11-16 14:21:57,684]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-11-16 14:21:57,684]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:21:57,684]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:21:57,861]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34566144 bytes

[2021-11-16 14:21:57,863]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-11-16 14:21:57,864]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:21:57,910]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
Mapping time: 0.007469 secs
	Report mapping result:
		klut_size()     :166
		klut.num_gates():141
		max delay       :5
		max area        :141
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :66
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
	Peak memory: 6438912 bytes

[2021-11-16 14:21:57,911]mapper_test.py:228:[INFO]: area: 141 level: 5
[2021-11-16 14:28:11,633]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-11-16 14:28:11,633]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:28:11,633]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:28:11,758]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34291712 bytes

[2021-11-16 14:28:11,760]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-11-16 14:28:11,761]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:28:11,807]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
best size: 162
curr size: 162
best size: 147
curr size: 147
best size: 146
curr size: 146
best size: 141
curr size: 141
Mapping time: 0.007432 secs
	Report mapping result:
		klut_size()     :166
		klut.num_gates():141
		max delay       :5
		max area        :141
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :66
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
	Peak memory: 6422528 bytes

[2021-11-16 14:28:11,807]mapper_test.py:228:[INFO]: area: 141 level: 5
[2021-11-17 16:34:36,065]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-11-17 16:34:36,065]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:34:36,066]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:34:36,246]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34324480 bytes

[2021-11-17 16:34:36,248]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-11-17 16:34:36,248]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:34:36,284]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
Mapping time: 0.005078 secs
	Report mapping result:
		klut_size()     :166
		klut.num_gates():141
		max delay       :5
		max area        :141
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :66
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
	Peak memory: 6311936 bytes

[2021-11-17 16:34:36,284]mapper_test.py:228:[INFO]: area: 141 level: 5
[2021-11-18 10:17:00,894]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-11-18 10:17:00,895]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:17:00,895]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:17:01,062]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34279424 bytes

[2021-11-18 10:17:01,064]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-11-18 10:17:01,065]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:17:01,118]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
Mapping time: 0.015313 secs
	Report mapping result:
		klut_size()     :166
		klut.num_gates():141
		max delay       :5
		max area        :141
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :66
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
	Peak memory: 6459392 bytes

[2021-11-18 10:17:01,119]mapper_test.py:228:[INFO]: area: 141 level: 5
[2021-11-23 16:09:51,539]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-11-23 16:09:51,540]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:09:51,540]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:09:51,708]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34439168 bytes

[2021-11-23 16:09:51,710]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-11-23 16:09:51,710]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:09:51,762]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
Mapping time: 0.015432 secs
	Report mapping result:
		klut_size()     :165
		klut.num_gates():140
		max delay       :5
		max area        :140
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :47
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :66
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
	Peak memory: 6840320 bytes

[2021-11-23 16:09:51,763]mapper_test.py:228:[INFO]: area: 140 level: 5
[2021-11-23 16:40:49,085]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-11-23 16:40:49,085]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:40:49,086]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:40:49,262]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34484224 bytes

[2021-11-23 16:40:49,264]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-11-23 16:40:49,265]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:40:49,301]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
Mapping time: 0.010947 secs
	Report mapping result:
		klut_size()     :165
		klut.num_gates():140
		max delay       :5
		max area        :140
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :47
		LUT fanins:3	 numbers :27
		LUT fanins:4	 numbers :66
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
	Peak memory: 6557696 bytes

[2021-11-23 16:40:49,302]mapper_test.py:228:[INFO]: area: 140 level: 5
[2021-11-24 11:37:40,445]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-11-24 11:37:40,445]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:37:40,446]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:37:40,623]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34361344 bytes

[2021-11-24 11:37:40,625]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-11-24 11:37:40,625]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:37:40,652]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
Mapping time: 0.000342 secs
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
	Peak memory: 6381568 bytes

[2021-11-24 11:37:40,653]mapper_test.py:228:[INFO]: area: 162 level: 5
[2021-11-24 12:00:55,345]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-11-24 12:00:55,345]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:00:55,345]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:00:55,510]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34385920 bytes

[2021-11-24 12:00:55,512]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-11-24 12:00:55,512]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:00:55,551]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
Mapping time: 0.000513 secs
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
	Peak memory: 6516736 bytes

[2021-11-24 12:00:55,552]mapper_test.py:228:[INFO]: area: 162 level: 5
[2021-11-24 12:04:21,675]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-11-24 12:04:21,676]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:04:21,676]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:04:21,798]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34234368 bytes

[2021-11-24 12:04:21,800]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-11-24 12:04:21,800]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:04:21,830]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
Mapping time: 0.004844 secs
	Report mapping result:
		klut_size()     :166
		klut.num_gates():141
		max delay       :5
		max area        :141
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :66
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
	Peak memory: 6500352 bytes

[2021-11-24 12:04:21,831]mapper_test.py:228:[INFO]: area: 141 level: 5
[2021-11-24 12:10:14,120]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-11-24 12:10:14,120]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:10:14,120]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:10:14,289]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.01 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34316288 bytes

[2021-11-24 12:10:14,291]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-11-24 12:10:14,292]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:10:14,330]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00221 secs
	Report mapping result:
		klut_size()     :139
		klut.num_gates():114
		max delay       :6
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :15
		LUT fanins:3	 numbers :17
		LUT fanins:4	 numbers :82
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
	Peak memory: 6356992 bytes

[2021-11-24 12:10:14,331]mapper_test.py:228:[INFO]: area: 114 level: 6
[2021-11-24 12:56:20,252]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-11-24 12:56:20,252]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:56:20,253]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:56:20,372]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34193408 bytes

[2021-11-24 12:56:20,374]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-11-24 12:56:20,375]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:56:20,419]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
Mapping time: 0.007693 secs
	Report mapping result:
		klut_size()     :166
		klut.num_gates():141
		max delay       :5
		max area        :141
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :33
		LUT fanins:3	 numbers :42
		LUT fanins:4	 numbers :66
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
	Peak memory: 6524928 bytes

[2021-11-24 12:56:20,420]mapper_test.py:228:[INFO]: area: 141 level: 5
[2021-11-24 13:00:14,882]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-11-24 13:00:14,882]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:00:14,883]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:00:15,004]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34230272 bytes

[2021-11-24 13:00:15,006]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-11-24 13:00:15,006]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:00:16,729]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
Mapping time: 0.004742 secs
Mapping time: 0.00501 secs
	Report mapping result:
		klut_size()     :166
		klut.num_gates():141
		max delay       :5
		max area        :141
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :35
		LUT fanins:3	 numbers :35
		LUT fanins:4	 numbers :71
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
	Peak memory: 11235328 bytes

[2021-11-24 13:00:16,730]mapper_test.py:228:[INFO]: area: 141 level: 5
[2021-11-24 13:23:55,675]mapper_test.py:79:[INFO]: run case "s832_comb"
[2021-11-24 13:23:55,675]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:23:55,676]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:23:55,801]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =     254.  Ch =     0.  Total mem =    0.04 MB. Peak cut mem =    0.02 MB.
P:  Del =    5.00.  Ar =     162.0.  Edge =      475.  Cut =     1085.  T =     0.00 sec
P:  Del =    5.00.  Ar =     133.0.  Edge =      461.  Cut =     1076.  T =     0.00 sec
P:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
E:  Del =    5.00.  Ar =     118.0.  Edge =      416.  Cut =     1080.  T =     0.00 sec
F:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
E:  Del =    5.00.  Ar =     117.0.  Edge =      416.  Cut =      990.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      391.  Cut =      925.  T =     0.00 sec
A:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
E:  Del =    5.00.  Ar =     116.0.  Edge =      389.  Cut =      928.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      1.69 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       55     46.61 %
Or           =        0      0.00 %
Other        =       61     51.69 %
TOTAL        =      118    100.00 %
Level =    0.  COs =    2.     8.0 %
Level =    2.  COs =    8.    40.0 %
Level =    3.  COs =    8.    72.0 %
Level =    4.  COs =    2.    80.0 %
Level =    5.  COs =    5.   100.0 %
Peak memory: 34615296 bytes

[2021-11-24 13:23:55,803]mapper_test.py:160:[INFO]: area: 116 level: 5
[2021-11-24 13:23:55,804]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:23:57,526]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.opt.aig
Mapping time: 0.000312 secs
Mapping time: 0.000341 secs
	Report mapping result:
		klut_size()     :187
		klut.num_gates():162
		max delay       :5
		max area        :162
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :52
		LUT fanins:3	 numbers :69
		LUT fanins:4	 numbers :41
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s832_comb/s832_comb.ifpga.v
	Peak memory: 11104256 bytes

[2021-11-24 13:23:57,526]mapper_test.py:228:[INFO]: area: 162 level: 5
