$comment Generated by Amaranth $end
$date 2025-08-14 19:25:33.420348 $end
$timescale 1 fs $end
$scope module bench $end
$scope module top $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 # cov_top_comb_assign_0 $end
$var wire 1 $ sda $end
$var wire 1 % i2c_pins__sda__oe $end
$var wire 1 & sda_i $end
$var wire 1 ' cov_top_comb_assign_1 $end
$var wire 1 ( scl $end
$var wire 1 ) i2c_pins__scl__oe $end
$var wire 1 * scl_i $end
$var wire 1 + cov_top_comb_assign_2 $end
$var wire 1 , i2c_pins__sda__i $end
$var wire 1 - cov_top_comb_assign_3 $end
$var wire 1 . i2c_pins__scl__i $end
$scope module i2c $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 % i2c_pins__sda__oe $end
$var wire 1 ) i2c_pins__scl__oe $end
$var wire 1 , i2c_pins__sda__i $end
$var wire 1 . i2c_pins__scl__i $end
$var wire 1 / cov_i2c_comb_assign_4 $end
$var wire 5 0 bus__addr $end
$var wire 5 1 bus__addr$2 $end
$var wire 1 2 cov_i2c_comb_assign_5 $end
$var wire 8 3 bus__r_data $end
$var wire 8 4 bus__r_data$5 $end
$var wire 1 5 cov_i2c_comb_assign_6 $end
$var wire 1 6 bus__r_stb $end
$var wire 1 7 bus__r_stb$8 $end
$var wire 1 8 cov_i2c_comb_assign_7 $end
$var wire 8 9 bus__w_data $end
$var wire 8 : bus__w_data$11 $end
$var wire 1 ; cov_i2c_comb_assign_8 $end
$var wire 1 < bus__w_stb $end
$var wire 1 = bus__w_stb$14 $end
$var wire 1 > cov_i2c_comb_assign_9 $end
$var wire 12 ? period_cyc $end
$var wire 12 @ data $end
$var wire 1 A cov_i2c_comb_assign_10 $end
$var wire 1 B i2c_rst $end
$var wire 1 C w_data $end
$var wire 1 D w_stb $end
$var wire 1 E cov_i2c_comb_assign_11 $end
$var wire 1 F start $end
$var wire 1 G w_data$24 $end
$var wire 1 H w_stb$25 $end
$var wire 1 I cov_i2c_comb_assign_12 $end
$var wire 1 J stop $end
$var wire 1 K w_data$28 $end
$var wire 1 L w_stb$29 $end
$var wire 1 M cov_i2c_comb_assign_13 $end
$var wire 1 N read $end
$var wire 1 O w_data$32 $end
$var wire 1 P w_stb$33 $end
$var wire 1 Q w_data$34 $end
$var wire 1 R w_stb$35 $end
$var wire 1 S cov_i2c_comb_assign_14 $end
$var wire 1 T ack_i $end
$var wire 1 U cov_i2c_comb_assign_15 $end
$var wire 8 V data_i $end
$var wire 8 W w_data$40 $end
$var wire 1 X cov_i2c_comb_assign_16 $end
$var wire 1 Y write $end
$var wire 1 Z w_stb$43 $end
$var wire 1 [ cov_i2c_comb_assign_17 $end
$var wire 8 \ r_data $end
$var wire 8 ] data_o $end
$var wire 1 ^ cov_i2c_comb_assign_18 $end
$var wire 1 _ r_data$48 $end
$var wire 1 ` busy $end
$var wire 1 a cov_i2c_comb_assign_19 $end
$var wire 1 b r_data$51 $end
$var wire 1 c ack_o $end
$scope module bridge $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 5 0 bus__addr$2 $end
$var wire 8 4 bus__r_data $end
$var wire 1 6 bus__r_stb$8 $end
$var wire 8 9 bus__w_data$11 $end
$var wire 1 < bus__w_stb$14 $end
$var wire 12 @ data $end
$var wire 1 C w_data $end
$var wire 1 D w_stb $end
$var wire 1 G w_data$26 $end
$var wire 1 H w_stb$27 $end
$var wire 1 K w_data$28 $end
$var wire 1 L w_stb$29 $end
$var wire 1 O w_data$30 $end
$var wire 1 P w_stb$31 $end
$var wire 1 Q w_data$32 $end
$var wire 1 R w_stb$33 $end
$var wire 8 W w_data$36 $end
$var wire 1 Z w_stb$37 $end
$var wire 8 \ r_data $end
$var wire 1 _ r_data$43 $end
$var wire 1 b r_data$44 $end
$var wire 1 d cov_i2c_bridge_comb_assign_20 $end
$var wire 5 e bus__addr $end
$var wire 1 f cov_i2c_bridge_comb_assign_21 $end
$var wire 8 g bus__r_data$5 $end
$var wire 1 h cov_i2c_bridge_comb_assign_22 $end
$var wire 1 i bus__r_stb $end
$var wire 1 j cov_i2c_bridge_comb_assign_23 $end
$var wire 8 k bus__w_data $end
$var wire 1 l cov_i2c_bridge_comb_assign_24 $end
$var wire 1 m bus__w_stb $end
$var wire 12 n element__r_data $end
$var wire 1 o element__r_stb $end
$var wire 12 p element__w_data $end
$var wire 1 q element__w_stb $end
$var wire 5 r element__w_data$22 $end
$var wire 1 s element__w_stb$23 $end
$var wire 8 t element__w_data$34 $end
$var wire 1 u element__w_stb$35 $end
$var wire 8 v element__r_data$38 $end
$var wire 1 w element__r_stb$39 $end
$var wire 2 x element__r_data$41 $end
$var wire 1 y element__r_stb$42 $end
$scope module action $end
$var wire 1 C w_data $end
$var wire 1 D w_stb $end
$var wire 1 G w_data$24 $end
$var wire 1 H w_stb$25 $end
$var wire 1 K w_data$26 $end
$var wire 1 L w_stb$27 $end
$var wire 1 O w_data$28 $end
$var wire 1 P w_stb$29 $end
$var wire 1 Q w_data$30 $end
$var wire 1 R w_stb$31 $end
$var wire 5 r element__w_data $end
$var wire 1 s element__w_stb $end
$var wire 1 p! cov_i2c_bridge_action_comb_assign_94 $end
$var wire 1 q! port__w_data $end
$var wire 1 r! cov_i2c_bridge_action_comb_assign_95 $end
$var wire 1 s! port__w_stb $end
$var wire 1 t! cov_i2c_bridge_action_comb_assign_96 $end
$var wire 1 u! port__w_data$7 $end
$var wire 1 v! cov_i2c_bridge_action_comb_assign_97 $end
$var wire 1 w! port__w_stb$9 $end
$var wire 1 x! cov_i2c_bridge_action_comb_assign_98 $end
$var wire 1 y! port__w_data$11 $end
$var wire 1 z! cov_i2c_bridge_action_comb_assign_99 $end
$var wire 1 {! port__w_stb$13 $end
$var wire 1 |! cov_i2c_bridge_action_comb_assign_100 $end
$var wire 1 }! port__w_data$15 $end
$var wire 1 ~! cov_i2c_bridge_action_comb_assign_101 $end
$var wire 1 !" port__w_stb$17 $end
$var wire 1 "" cov_i2c_bridge_action_comb_assign_102 $end
$var wire 1 #" port__w_data$19 $end
$var wire 1 $" cov_i2c_bridge_action_comb_assign_103 $end
$var wire 1 %" port__w_stb$21 $end
$scope module read_ack $end
$var wire 1 O w_data $end
$var wire 1 P w_stb $end
$var wire 1 }! port__w_data $end
$var wire 1 !" port__w_stb $end
$var wire 1 ," cov_i2c_bridge_action_read_ack_comb_assign_110 $end
$var wire 1 -" cov_i2c_bridge_action_read_ack_comb_assign_111 $end
$upscope $end
$scope module read_nack $end
$var wire 1 Q w_data $end
$var wire 1 R w_stb $end
$var wire 1 #" port__w_data $end
$var wire 1 %" port__w_stb $end
$var wire 1 ." cov_i2c_bridge_action_read_nack_comb_assign_112 $end
$var wire 1 /" cov_i2c_bridge_action_read_nack_comb_assign_113 $end
$upscope $end
$scope module reset $end
$var wire 1 C w_data $end
$var wire 1 D w_stb $end
$var wire 1 q! port__w_data $end
$var wire 1 s! port__w_stb $end
$var wire 1 &" cov_i2c_bridge_action_reset_comb_assign_104 $end
$var wire 1 '" cov_i2c_bridge_action_reset_comb_assign_105 $end
$upscope $end
$scope module start $end
$var wire 1 G w_data $end
$var wire 1 H w_stb $end
$var wire 1 u! port__w_data $end
$var wire 1 w! port__w_stb $end
$var wire 1 (" cov_i2c_bridge_action_start_comb_assign_106 $end
$var wire 1 )" cov_i2c_bridge_action_start_comb_assign_107 $end
$upscope $end
$scope module stop $end
$var wire 1 K w_data $end
$var wire 1 L w_stb $end
$var wire 1 y! port__w_data $end
$var wire 1 {! port__w_stb $end
$var wire 1 *" cov_i2c_bridge_action_stop_comb_assign_108 $end
$var wire 1 +" cov_i2c_bridge_action_stop_comb_assign_109 $end
$upscope $end
$upscope $end
$scope module divider $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 12 @ data $end
$var wire 12 n element__r_data $end
$var wire 1 o element__r_stb $end
$var wire 12 p element__w_data $end
$var wire 1 q element__w_stb $end
$var wire 1 b! cov_i2c_bridge_divider_comb_assign_85 $end
$var wire 12 c! port__r_data $end
$var wire 1 d! cov_i2c_bridge_divider_comb_assign_86 $end
$var wire 1 e! port__r_stb $end
$var wire 1 f! cov_i2c_bridge_divider_comb_assign_87 $end
$var wire 12 g! port__w_data $end
$var wire 1 h! cov_i2c_bridge_divider_comb_assign_88 $end
$var wire 1 i! port__w_stb $end
$scope module val $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 12 @ data $end
$var wire 12 c! port__r_data $end
$var wire 12 g! port__w_data $end
$var wire 1 i! port__w_stb $end
$var wire 1 j! cov_i2c_bridge_divider_val_sync_switch_89 $end
$var wire 1 k! cov_i2c_bridge_divider_val_sync_switch_case_90 $end
$var wire 1 l! cov_i2c_bridge_divider_val_sync_assign_91 $end
$var wire 12 m! _storage $end
$var wire 1 n! cov_i2c_bridge_divider_val_comb_assign_92 $end
$var wire 1 o! cov_i2c_bridge_divider_val_comb_assign_93 $end
$upscope $end
$upscope $end
$scope module mux $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 5 e bus__addr $end
$var wire 8 g bus__r_data $end
$var wire 1 i bus__r_stb $end
$var wire 8 k bus__w_data $end
$var wire 1 m bus__w_stb $end
$var wire 12 n element__r_data $end
$var wire 1 o element__r_stb $end
$var wire 12 p element__w_data $end
$var wire 1 q element__w_stb$52 $end
$var wire 5 r element__w_data$75 $end
$var wire 1 s element__w_stb $end
$var wire 8 t element__w_data$77 $end
$var wire 1 u element__w_stb$37 $end
$var wire 8 v element__r_data$21 $end
$var wire 1 w element__r_stb$20 $end
$var wire 2 x element__r_data$23 $end
$var wire 1 y element__r_stb$22 $end
$var wire 1 z cov_i2c_bridge_mux_sync_assign_25 $end
$var wire 1 { r_shadow__0__r_en $end
$var wire 1 | cov_i2c_bridge_mux_sync_switch_26 $end
$var wire 1 } cov_i2c_bridge_mux_sync_switch_case_27 $end
$var wire 1 ~ cov_i2c_bridge_mux_sync_assign_30 $end
$var wire 1 !! cov_i2c_bridge_mux_sync_switch_case_28 $end
$var wire 1 "! cov_i2c_bridge_mux_sync_assign_31 $end
$var wire 1 #! cov_i2c_bridge_mux_sync_switch_case_29 $end
$var wire 1 $! cov_i2c_bridge_mux_sync_assign_32 $end
$var wire 1 %! cov_i2c_bridge_mux_sync_switch_33 $end
$var wire 1 &! r_shadow__0__w_en $end
$var wire 1 '! cov_i2c_bridge_mux_sync_switch_case_34 $end
$var wire 1 (! cov_i2c_bridge_mux_sync_assign_35 $end
$var wire 8 )! r_shadow__0__data $end
$var wire 1 *! cov_i2c_bridge_mux_sync_assign_36 $end
$var wire 1 +! r_shadow__1__r_en $end
$var wire 1 ,! cov_i2c_bridge_mux_sync_switch_37 $end
$var wire 1 -! cov_i2c_bridge_mux_sync_switch_case_38 $end
$var wire 1 .! cov_i2c_bridge_mux_sync_assign_39 $end
$var wire 1 /! cov_i2c_bridge_mux_sync_switch_40 $end
$var wire 1 0! r_shadow__1__w_en $end
$var wire 1 1! cov_i2c_bridge_mux_sync_switch_case_41 $end
$var wire 1 2! cov_i2c_bridge_mux_sync_assign_42 $end
$var wire 8 3! r_shadow__1__data $end
$var wire 1 4! cov_i2c_bridge_mux_sync_assign_43 $end
$var wire 1 5! cov_i2c_bridge_mux_sync_assign_44 $end
$var wire 1 6! cov_i2c_bridge_mux_sync_switch_45 $end
$var wire 1 7! cov_i2c_bridge_mux_sync_switch_case_46 $end
$var wire 1 8! cov_i2c_bridge_mux_sync_switch_case_47 $end
$var wire 1 9! cov_i2c_bridge_mux_sync_assign_49 $end
$var wire 1 :! cov_i2c_bridge_mux_sync_switch_case_48 $end
$var wire 1 ;! cov_i2c_bridge_mux_sync_assign_50 $end
$var wire 1 <! cov_i2c_bridge_mux_sync_switch_51 $end
$var wire 1 =! w_shadow__0__w_en $end
$var wire 1 >! cov_i2c_bridge_mux_sync_switch_case_52 $end
$var wire 1 ?! cov_i2c_bridge_mux_sync_assign_53 $end
$var wire 8 @! w_shadow__0__data $end
$var wire 1 A! cov_i2c_bridge_mux_sync_assign_54 $end
$var wire 1 B! cov_i2c_bridge_mux_sync_switch_55 $end
$var wire 1 C! cov_i2c_bridge_mux_sync_switch_case_56 $end
$var wire 1 D! cov_i2c_bridge_mux_sync_assign_57 $end
$var wire 1 E! cov_i2c_bridge_mux_sync_switch_58 $end
$var wire 1 F! w_shadow__1__w_en $end
$var wire 1 G! cov_i2c_bridge_mux_sync_switch_case_59 $end
$var wire 1 H! cov_i2c_bridge_mux_sync_assign_60 $end
$var wire 8 I! w_shadow__1__data $end
$var wire 1 J! cov_i2c_bridge_mux_comb_switch_61 $end
$var wire 1 K! cov_i2c_bridge_mux_comb_switch_case_62 $end
$var wire 1 L! cov_i2c_bridge_mux_comb_assign_65 $end
$var wire 1 M! cov_i2c_bridge_mux_comb_switch_case_63 $end
$var wire 1 N! cov_i2c_bridge_mux_comb_assign_66 $end
$var wire 1 O! cov_i2c_bridge_mux_comb_switch_case_64 $end
$var wire 1 P! cov_i2c_bridge_mux_comb_assign_67 $end
$var wire 1 Q! cov_i2c_bridge_mux_comb_assign_68 $end
$var wire 1 R! cov_i2c_bridge_mux_comb_assign_69 $end
$var wire 1 S! cov_i2c_bridge_mux_comb_assign_70 $end
$var wire 1 T! cov_i2c_bridge_mux_comb_assign_71 $end
$var wire 1 U! cov_i2c_bridge_mux_comb_assign_72 $end
$var wire 1 V! cov_i2c_bridge_mux_comb_assign_73 $end
$var wire 1 W! cov_i2c_bridge_mux_comb_switch_74 $end
$var wire 1 X! cov_i2c_bridge_mux_comb_switch_case_75 $end
$var wire 1 Y! cov_i2c_bridge_mux_comb_assign_78 $end
$var wire 1 Z! cov_i2c_bridge_mux_comb_switch_case_76 $end
$var wire 1 [! cov_i2c_bridge_mux_comb_assign_79 $end
$var wire 1 \! cov_i2c_bridge_mux_comb_switch_case_77 $end
$var wire 1 ]! cov_i2c_bridge_mux_comb_assign_80 $end
$var wire 1 ^! cov_i2c_bridge_mux_comb_assign_81 $end
$var wire 1 _! cov_i2c_bridge_mux_comb_switch_82 $end
$var wire 1 `! cov_i2c_bridge_mux_comb_switch_case_83 $end
$var wire 1 a! cov_i2c_bridge_mux_comb_assign_84 $end
$upscope $end
$scope module receive_data $end
$var wire 8 \ r_data $end
$var wire 8 v element__r_data $end
$var wire 1 w element__r_stb $end
$var wire 1 6" cov_i2c_bridge_receive_data_comb_assign_118 $end
$var wire 8 7" port__r_data $end
$var wire 1 8" cov_i2c_bridge_receive_data_comb_assign_119 $end
$var wire 1 9" port__r_stb $end
$scope module val $end
$var wire 8 \ r_data $end
$var wire 8 7" port__r_data $end
$var wire 1 9" port__r_stb $end
$var wire 1 :" cov_i2c_bridge_receive_data_val_comb_assign_120 $end
$var wire 1 ;" cov_i2c_bridge_receive_data_val_comb_assign_121 $end
$var wire 1 <" r_stb $end
$upscope $end
$upscope $end
$scope module send_data $end
$var wire 8 W w_data $end
$var wire 1 Z w_stb $end
$var wire 8 t element__w_data $end
$var wire 1 u element__w_stb $end
$var wire 1 0" cov_i2c_bridge_send_data_comb_assign_114 $end
$var wire 8 1" port__w_data $end
$var wire 1 2" cov_i2c_bridge_send_data_comb_assign_115 $end
$var wire 1 3" port__w_stb $end
$scope module val $end
$var wire 8 W w_data $end
$var wire 1 Z w_stb $end
$var wire 8 1" port__w_data $end
$var wire 1 3" port__w_stb $end
$var wire 1 4" cov_i2c_bridge_send_data_val_comb_assign_116 $end
$var wire 1 5" cov_i2c_bridge_send_data_val_comb_assign_117 $end
$upscope $end
$upscope $end
$scope module status $end
$var wire 1 _ r_data $end
$var wire 1 b r_data$11 $end
$var wire 2 x element__r_data $end
$var wire 1 y element__r_stb $end
$var wire 1 =" cov_i2c_bridge_status_comb_assign_122 $end
$var wire 1 >" port__r_data $end
$var wire 1 ?" cov_i2c_bridge_status_comb_assign_123 $end
$var wire 1 @" port__r_stb $end
$var wire 1 A" cov_i2c_bridge_status_comb_assign_124 $end
$var wire 1 B" port__r_data$7 $end
$var wire 1 C" cov_i2c_bridge_status_comb_assign_125 $end
$var wire 1 D" port__r_stb$9 $end
$scope module ack $end
$var wire 1 b r_data $end
$var wire 1 B" port__r_data $end
$var wire 1 D" port__r_stb $end
$var wire 1 H" cov_i2c_bridge_status_ack_comb_assign_128 $end
$var wire 1 I" cov_i2c_bridge_status_ack_comb_assign_129 $end
$var wire 1 J" r_stb $end
$upscope $end
$scope module busy $end
$var wire 1 _ r_data $end
$var wire 1 >" port__r_data $end
$var wire 1 @" port__r_stb $end
$var wire 1 E" cov_i2c_bridge_status_busy_comb_assign_126 $end
$var wire 1 F" cov_i2c_bridge_status_busy_comb_assign_127 $end
$var wire 1 G" r_stb $end
$upscope $end
$upscope $end
$upscope $end
$scope module i2c $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 % i2c_pins__sda__oe $end
$var wire 1 ) i2c_pins__scl__oe $end
$var wire 1 , i2c_pins__sda__i $end
$var wire 1 . i2c_pins__scl__i $end
$var wire 12 ? period_cyc $end
$var wire 1 B i2c_rst $end
$var wire 1 F start $end
$var wire 1 J stop $end
$var wire 1 N read $end
$var wire 1 T ack_i $end
$var wire 8 V data_i $end
$var wire 1 Y write $end
$var wire 8 ] data_o $end
$var wire 1 ` busy $end
$var wire 1 c ack_o $end
$var wire 1 K" cov_i2c_i2c_sync_switch_130 $end
$var wire 12 L" timer $end
$var wire 1 M" scl_o $end
$var wire 1 N" scl_i $end
$var wire 1 O" cov_i2c_i2c_sync_switch_case_131 $end
$var wire 1 P" cov_i2c_i2c_sync_assign_133 $end
$var wire 1 Q" cov_i2c_i2c_sync_switch_case_132 $end
$var wire 1 R" cov_i2c_i2c_sync_assign_134 $end
$var wire 1 S" cov_i2c_i2c_sync_switch_135 $end
$var string 1 T" fsm_state $end
$var wire 1 U" cov_i2c_i2c_sync_switch_case_136 $end
$var wire 1 V" cov_i2c_i2c_sync_assign_161 $end
$var wire 1 W" cov_i2c_i2c_sync_switch_162 $end
$var wire 1 X" cov_i2c_i2c_sync_switch_case_163 $end
$var wire 1 Y" cov_i2c_i2c_sync_switch_168 $end
$var wire 1 Z" sda_i $end
$var wire 1 [" cov_i2c_i2c_sync_switch_case_169 $end
$var wire 1 \" cov_i2c_i2c_sync_assign_172 $end
$var wire 1 ]" cov_i2c_i2c_sync_switch_case_170 $end
$var wire 1 ^" cov_i2c_i2c_sync_assign_173 $end
$var wire 1 _" cov_i2c_i2c_sync_switch_case_171 $end
$var wire 1 `" cov_i2c_i2c_sync_assign_174 $end
$var wire 1 a" cov_i2c_i2c_sync_switch_case_164 $end
$var wire 1 b" cov_i2c_i2c_sync_switch_175 $end
$var wire 1 c" sda_o $end
$var wire 1 d" cov_i2c_i2c_sync_switch_case_176 $end
$var wire 1 e" cov_i2c_i2c_sync_assign_179 $end
$var wire 1 f" cov_i2c_i2c_sync_switch_case_177 $end
$var wire 1 g" cov_i2c_i2c_sync_assign_180 $end
$var wire 1 h" cov_i2c_i2c_sync_switch_case_178 $end
$var wire 1 i" cov_i2c_i2c_sync_assign_181 $end
$var wire 1 j" cov_i2c_i2c_sync_switch_case_165 $end
$var wire 1 k" cov_i2c_i2c_sync_assign_182 $end
$var wire 8 l" w_shreg $end
$var wire 1 m" cov_i2c_i2c_sync_assign_183 $end
$var wire 1 n" cov_i2c_i2c_sync_switch_case_166 $end
$var wire 1 o" cov_i2c_i2c_sync_assign_184 $end
$var wire 1 p" r_ack $end
$var wire 1 q" cov_i2c_i2c_sync_assign_185 $end
$var wire 1 r" cov_i2c_i2c_sync_switch_case_167 $end
$var wire 1 s" cov_i2c_i2c_sync_assign_186 $end
$var wire 1 t" cov_i2c_i2c_sync_switch_case_137 $end
$var wire 1 u" cov_i2c_i2c_sync_switch_187 $end
$var wire 1 v" stb $end
$var wire 1 w" cov_i2c_i2c_sync_switch_case_188 $end
$var wire 1 x" cov_i2c_i2c_sync_assign_189 $end
$var wire 1 y" cov_i2c_i2c_sync_assign_190 $end
$var wire 1 z" cov_i2c_i2c_sync_switch_case_138 $end
$var wire 1 {" cov_i2c_i2c_sync_switch_191 $end
$var wire 1 |" cov_i2c_i2c_sync_switch_case_192 $end
$var wire 1 }" cov_i2c_i2c_sync_assign_193 $end
$var wire 1 ~" cov_i2c_i2c_sync_assign_194 $end
$var wire 1 !# cov_i2c_i2c_sync_switch_case_139 $end
$var wire 1 "# cov_i2c_i2c_sync_switch_195 $end
$var wire 1 ## cov_i2c_i2c_sync_switch_case_196 $end
$var wire 1 $# cov_i2c_i2c_sync_assign_198 $end
$var wire 1 %# cov_i2c_i2c_sync_switch_case_197 $end
$var wire 1 &# cov_i2c_i2c_sync_switch_199 $end
$var wire 1 '# cov_i2c_i2c_sync_switch_case_200 $end
$var wire 1 (# cov_i2c_i2c_sync_assign_201 $end
$var wire 1 )# cov_i2c_i2c_sync_switch_case_140 $end
$var wire 1 *# cov_i2c_i2c_sync_switch_202 $end
$var wire 1 +# cov_i2c_i2c_sync_switch_case_203 $end
$var wire 1 ,# cov_i2c_i2c_sync_assign_204 $end
$var wire 1 -# cov_i2c_i2c_sync_assign_205 $end
$var wire 1 .# cov_i2c_i2c_sync_switch_case_141 $end
$var wire 1 /# cov_i2c_i2c_sync_switch_206 $end
$var wire 1 0# cov_i2c_i2c_sync_switch_case_207 $end
$var wire 1 1# cov_i2c_i2c_sync_assign_208 $end
$var wire 1 2# cov_i2c_i2c_sync_assign_209 $end
$var wire 1 3# cov_i2c_i2c_sync_switch_case_142 $end
$var wire 1 4# cov_i2c_i2c_sync_switch_210 $end
$var wire 1 5# cov_i2c_i2c_sync_switch_case_211 $end
$var wire 1 6# cov_i2c_i2c_sync_assign_212 $end
$var wire 1 7# cov_i2c_i2c_sync_assign_213 $end
$var wire 1 8# cov_i2c_i2c_sync_switch_case_143 $end
$var wire 1 9# cov_i2c_i2c_sync_switch_214 $end
$var wire 1 :# cov_i2c_i2c_sync_switch_case_215 $end
$var wire 1 ;# cov_i2c_i2c_sync_assign_217 $end
$var wire 1 <# cov_i2c_i2c_sync_switch_case_216 $end
$var wire 1 =# cov_i2c_i2c_sync_switch_218 $end
$var wire 1 ># cov_i2c_i2c_sync_switch_case_219 $end
$var wire 1 ?# cov_i2c_i2c_sync_assign_220 $end
$var wire 1 @# cov_i2c_i2c_sync_switch_case_144 $end
$var wire 1 A# cov_i2c_i2c_sync_switch_221 $end
$var wire 1 B# cov_i2c_i2c_sync_switch_case_222 $end
$var wire 1 C# cov_i2c_i2c_sync_assign_223 $end
$var wire 1 D# cov_i2c_i2c_sync_assign_224 $end
$var wire 1 E# cov_i2c_i2c_sync_switch_case_145 $end
$var wire 1 F# cov_i2c_i2c_sync_switch_225 $end
$var wire 1 G# cov_i2c_i2c_sync_switch_case_226 $end
$var wire 1 H# cov_i2c_i2c_sync_assign_227 $end
$var wire 1 I# cov_i2c_i2c_sync_assign_228 $end
$var wire 1 J# cov_i2c_i2c_sync_switch_case_146 $end
$var wire 1 K# cov_i2c_i2c_sync_switch_229 $end
$var wire 1 L# cov_i2c_i2c_sync_switch_case_230 $end
$var wire 1 M# cov_i2c_i2c_sync_assign_231 $end
$var wire 1 N# cov_i2c_i2c_sync_assign_232 $end
$var wire 1 O# cov_i2c_i2c_sync_switch_case_147 $end
$var wire 1 P# cov_i2c_i2c_sync_switch_233 $end
$var wire 1 Q# cov_i2c_i2c_sync_switch_case_234 $end
$var wire 1 R# cov_i2c_i2c_sync_assign_236 $end
$var wire 1 S# cov_i2c_i2c_sync_switch_case_235 $end
$var wire 1 T# cov_i2c_i2c_sync_switch_237 $end
$var wire 1 U# cov_i2c_i2c_sync_switch_case_238 $end
$var wire 1 V# cov_i2c_i2c_sync_assign_239 $end
$var wire 1 W# cov_i2c_i2c_sync_assign_240 $end
$var wire 1 X# cov_i2c_i2c_sync_switch_case_148 $end
$var wire 1 Y# cov_i2c_i2c_sync_switch_241 $end
$var wire 1 Z# cov_i2c_i2c_sync_switch_case_242 $end
$var wire 1 [# cov_i2c_i2c_sync_assign_243 $end
$var wire 1 \# cov_i2c_i2c_sync_switch_244 $end
$var wire 3 ]# bitno $end
$var wire 1 ^# cov_i2c_i2c_sync_switch_case_245 $end
$var wire 1 _# cov_i2c_i2c_sync_assign_246 $end
$var wire 1 `# cov_i2c_i2c_sync_assign_247 $end
$var wire 1 a# cov_i2c_i2c_sync_switch_case_149 $end
$var wire 1 b# cov_i2c_i2c_sync_switch_248 $end
$var wire 1 c# cov_i2c_i2c_sync_switch_case_249 $end
$var wire 1 d# cov_i2c_i2c_sync_assign_250 $end
$var wire 1 e# cov_i2c_i2c_sync_assign_251 $end
$var wire 1 f# cov_i2c_i2c_sync_switch_case_150 $end
$var wire 1 g# cov_i2c_i2c_sync_switch_252 $end
$var wire 1 h# cov_i2c_i2c_sync_switch_case_253 $end
$var wire 1 i# cov_i2c_i2c_sync_assign_254 $end
$var wire 1 j# cov_i2c_i2c_sync_assign_255 $end
$var wire 1 k# cov_i2c_i2c_sync_switch_case_151 $end
$var wire 1 l# cov_i2c_i2c_sync_switch_256 $end
$var wire 1 m# cov_i2c_i2c_sync_switch_case_257 $end
$var wire 1 n# cov_i2c_i2c_sync_assign_259 $end
$var wire 1 o# cov_i2c_i2c_sync_switch_case_258 $end
$var wire 1 p# cov_i2c_i2c_sync_switch_260 $end
$var wire 1 q# cov_i2c_i2c_sync_switch_case_261 $end
$var wire 1 r# cov_i2c_i2c_sync_assign_262 $end
$var wire 1 s# cov_i2c_i2c_sync_assign_263 $end
$var wire 1 t# cov_i2c_i2c_sync_switch_case_152 $end
$var wire 1 u# cov_i2c_i2c_sync_switch_264 $end
$var wire 1 v# cov_i2c_i2c_sync_switch_case_265 $end
$var wire 1 w# cov_i2c_i2c_sync_assign_266 $end
$var wire 1 x# cov_i2c_i2c_sync_switch_case_153 $end
$var wire 1 y# cov_i2c_i2c_sync_switch_267 $end
$var wire 1 z# cov_i2c_i2c_sync_switch_case_268 $end
$var wire 1 {# cov_i2c_i2c_sync_assign_269 $end
$var wire 1 |# cov_i2c_i2c_sync_assign_270 $end
$var wire 1 }# cov_i2c_i2c_sync_switch_case_154 $end
$var wire 1 ~# cov_i2c_i2c_sync_switch_271 $end
$var wire 1 !$ cov_i2c_i2c_sync_switch_case_272 $end
$var wire 1 "$ cov_i2c_i2c_sync_assign_273 $end
$var wire 1 #$ cov_i2c_i2c_sync_assign_274 $end
$var wire 1 $$ cov_i2c_i2c_sync_switch_case_155 $end
$var wire 1 %$ cov_i2c_i2c_sync_switch_275 $end
$var wire 1 &$ cov_i2c_i2c_sync_switch_case_276 $end
$var wire 1 '$ cov_i2c_i2c_sync_assign_278 $end
$var wire 1 ($ cov_i2c_i2c_sync_switch_case_277 $end
$var wire 1 )$ cov_i2c_i2c_sync_switch_279 $end
$var wire 1 *$ cov_i2c_i2c_sync_switch_case_280 $end
$var wire 1 +$ cov_i2c_i2c_sync_assign_281 $end
$var wire 1 ,$ cov_i2c_i2c_sync_assign_282 $end
$var wire 8 -$ r_shreg $end
$var wire 1 .$ cov_i2c_i2c_sync_switch_case_156 $end
$var wire 1 /$ cov_i2c_i2c_sync_switch_283 $end
$var wire 1 0$ cov_i2c_i2c_sync_switch_case_284 $end
$var wire 1 1$ cov_i2c_i2c_sync_assign_285 $end
$var wire 1 2$ cov_i2c_i2c_sync_switch_286 $end
$var wire 1 3$ cov_i2c_i2c_sync_switch_case_287 $end
$var wire 1 4$ cov_i2c_i2c_sync_assign_288 $end
$var wire 1 5$ cov_i2c_i2c_sync_assign_289 $end
$var wire 1 6$ cov_i2c_i2c_sync_switch_case_157 $end
$var wire 1 7$ cov_i2c_i2c_sync_switch_290 $end
$var wire 1 8$ cov_i2c_i2c_sync_switch_case_291 $end
$var wire 1 9$ cov_i2c_i2c_sync_assign_292 $end
$var wire 1 :$ cov_i2c_i2c_sync_assign_293 $end
$var wire 1 ;$ cov_i2c_i2c_sync_switch_case_158 $end
$var wire 1 <$ cov_i2c_i2c_sync_switch_294 $end
$var wire 1 =$ cov_i2c_i2c_sync_switch_case_295 $end
$var wire 1 >$ cov_i2c_i2c_sync_assign_296 $end
$var wire 1 ?$ cov_i2c_i2c_sync_assign_297 $end
$var wire 1 @$ cov_i2c_i2c_sync_switch_case_159 $end
$var wire 1 A$ cov_i2c_i2c_sync_switch_298 $end
$var wire 1 B$ cov_i2c_i2c_sync_switch_case_299 $end
$var wire 1 C$ cov_i2c_i2c_sync_assign_301 $end
$var wire 1 D$ cov_i2c_i2c_sync_switch_case_300 $end
$var wire 1 E$ cov_i2c_i2c_sync_switch_302 $end
$var wire 1 F$ cov_i2c_i2c_sync_switch_case_303 $end
$var wire 1 G$ cov_i2c_i2c_sync_assign_304 $end
$var wire 1 H$ cov_i2c_i2c_sync_assign_305 $end
$var wire 1 I$ cov_i2c_i2c_sync_switch_case_160 $end
$var wire 1 J$ cov_i2c_i2c_sync_switch_306 $end
$var wire 1 K$ cov_i2c_i2c_sync_switch_case_307 $end
$var wire 1 L$ cov_i2c_i2c_sync_assign_308 $end
$var wire 1 M$ cov_i2c_i2c_sync_switch_309 $end
$var wire 1 N$ cov_i2c_i2c_sync_switch_case_310 $end
$var wire 1 O$ cov_i2c_i2c_sync_assign_311 $end
$var wire 1 P$ cov_i2c_i2c_sync_assign_312 $end
$var wire 1 Q$ cov_i2c_i2c_sync_assign_313 $end
$var wire 1 R$ cov_i2c_i2c_sync_assign_314 $end
$var wire 1 S$ cov_i2c_i2c_sync_assign_315 $end
$var wire 1 T$ cov_i2c_i2c_sync_assign_316 $end
$var wire 1 U$ cov_i2c_i2c_sync_assign_317 $end
$var wire 1 V$ cov_i2c_i2c_sync_assign_318 $end
$var wire 1 W$ cov_i2c_i2c_sync_assign_319 $end
$var wire 1 X$ cov_i2c_i2c_sync_assign_320 $end
$var wire 1 Y$ cov_i2c_i2c_sync_assign_321 $end
$var wire 1 Z$ cov_i2c_i2c_comb_assign_322 $end
$var wire 1 [$ cov_i2c_i2c_comb_assign_323 $end
$var wire 1 \$ cov_i2c_i2c_comb_assign_324 $end
$var wire 1 ]$ cov_i2c_i2c_comb_assign_325 $end
$var wire 1 ^$ cov_i2c_i2c_comb_assign_326 $end
$var wire 1 _$ cov_i2c_i2c_comb_assign_327 $end
$var wire 1 `$ cov_i2c_i2c_comb_assign_328 $end
$var wire 1 a$ cov_i2c_i2c_comb_assign_329 $end
$var wire 1 b$ cov_i2c_i2c_comb_assign_330 $end
$var wire 1 c$ cov_i2c_i2c_comb_assign_331 $end
$var wire 1 d$ cov_i2c_i2c_comb_assign_332 $end
$var wire 1 e$ cov_i2c_i2c_comb_assign_333 $end
$var wire 1 f$ cov_i2c_i2c_comb_assign_334 $end
$var wire 1 g$ cov_i2c_i2c_comb_assign_335 $end
$var wire 1 h$ cov_i2c_i2c_comb_assign_336 $end
$var wire 1 i$ cov_i2c_i2c_comb_assign_337 $end
$var wire 1 j$ cov_i2c_i2c_comb_assign_338 $end
$var wire 1 k$ cov_i2c_i2c_comb_assign_339 $end
$var wire 1 l$ cov_i2c_i2c_comb_assign_340 $end
$var wire 1 m$ cov_i2c_i2c_comb_assign_341 $end
$var wire 1 n$ cov_i2c_i2c_comb_assign_342 $end
$var wire 1 o$ cov_i2c_i2c_comb_assign_343 $end
$var wire 1 p$ cov_i2c_i2c_comb_assign_344 $end
$var wire 1 q$ cov_i2c_i2c_comb_assign_345 $end
$var wire 1 r$ cov_i2c_i2c_comb_assign_346 $end
$var wire 1 s$ cov_i2c_i2c_comb_assign_347 $end
$scope module bus $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 % i2c_pins__sda__oe $end
$var wire 1 ) i2c_pins__scl__oe $end
$var wire 1 , i2c_pins__sda__i $end
$var wire 1 . i2c_pins__scl__i $end
$var wire 1 B i2c_rst $end
$var wire 1 M" scl_o $end
$var wire 1 N" scl_i $end
$var wire 1 Z" sda_i $end
$var wire 1 c" sda_o $end
$var wire 1 t$ cov_i2c_i2c_bus_comb_assign_348 $end
$var wire 1 u$ i2c_pins__scl__o $end
$var wire 1 v$ cov_i2c_i2c_bus_comb_assign_349 $end
$var wire 1 w$ cov_i2c_i2c_bus_comb_assign_350 $end
$var wire 1 x$ i2c_pins__sda__o $end
$var wire 1 y$ cov_i2c_i2c_bus_comb_assign_351 $end
$var wire 1 z$ cov_i2c_i2c_bus_comb_assign_352 $end
$var wire 1 {$ bus_sample $end
$var wire 1 |$ scl_r $end
$var wire 1 }$ cov_i2c_i2c_bus_comb_assign_353 $end
$var wire 1 ~$ bus_setup $end
$var wire 1 !% cov_i2c_i2c_bus_comb_assign_354 $end
$var wire 1 "% bus_start $end
$var wire 1 #% sda_r $end
$var wire 1 $% cov_i2c_i2c_bus_comb_assign_355 $end
$var wire 1 %% bus_stop $end
$var wire 1 &% cov_i2c_i2c_bus_sync_assign_356 $end
$var wire 1 '% cov_i2c_i2c_bus_sync_assign_357 $end
$var wire 1 (% cov_i2c_i2c_bus_sync_switch_358 $end
$var wire 1 )% cov_i2c_i2c_bus_sync_switch_case_359 $end
$var wire 1 *% cov_i2c_i2c_bus_sync_assign_360 $end
$var wire 1 +% cov_i2c_i2c_bus_sync_assign_361 $end
$scope module U$0 $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 . i2c_pins__scl__i $end
$var wire 1 B i2c_rst $end
$var wire 1 N" scl_i $end
$var wire 1 ,% cov_i2c_i2c_bus_anon_sync_assign_362 $end
$var wire 1 -% stage0 $end
$var wire 1 .% cov_i2c_i2c_bus_anon_sync_assign_363 $end
$var wire 1 /% stage1 $end
$var wire 1 0% cov_i2c_i2c_bus_anon_sync_switch_364 $end
$var wire 1 1% cov_i2c_i2c_bus_anon_sync_switch_case_365 $end
$var wire 1 2% cov_i2c_i2c_bus_anon_comb_assign_366 $end
$upscope $end
$scope module U$1 $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 , i2c_pins__sda__i $end
$var wire 1 B i2c_rst $end
$var wire 1 Z" sda_i $end
$var wire 1 3% cov_i2c_i2c_bus_anon_sync_assign_367 $end
$var wire 1 4% stage0 $end
$var wire 1 5% cov_i2c_i2c_bus_anon_sync_assign_368 $end
$var wire 1 6% stage1 $end
$var wire 1 7% cov_i2c_i2c_bus_anon_sync_switch_369 $end
$var wire 1 8% cov_i2c_i2c_bus_anon_sync_switch_case_370 $end
$var wire 1 9% cov_i2c_i2c_bus_anon_comb_assign_371 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
1$
0%
1&
1'
1(
0)
1*
1+
1,
1-
1.
1/
b0 0
b0 1
12
b0 3
b0 4
15
06
07
18
b1 9
b1 :
1;
1<
1=
1>
b0 ?
b0 @
1A
0B
0C
0D
1E
0F
0G
0H
1I
0J
0K
0L
1M
0N
0O
0P
0Q
0R
1S
0T
1U
b0 V
b0 W
1X
0Y
0Z
1[
b0 \
b0 ]
1^
1_
1`
1a
0b
0c
1d
b0 e
1f
b0 g
1h
0i
1j
b1 k
1l
1m
b0 n
0o
b0 p
0q
b0 r
0s
b0 t
0u
b0 v
0w
b1 x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
b0 )!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
b0 3!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
1=!
0>!
0?!
b0 @!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
b0 I!
1J!
1K!
1L!
0M!
0N!
0O!
0P!
1Q!
1R!
1S!
1T!
1U!
1V!
1W!
1X!
1Y!
0Z!
0[!
0\!
0]!
1^!
1_!
0`!
0a!
1b!
b0 c!
1d!
0e!
1f!
b0 g!
1h!
0i!
0j!
0k!
0l!
b0 m!
1n!
1o!
1p!
0q!
1r!
0s!
1t!
0u!
1v!
0w!
1x!
0y!
1z!
0{!
1|!
0}!
1~!
0!"
1""
0#"
1$"
0%"
1&"
1'"
1("
1)"
1*"
1+"
1,"
1-"
1."
1/"
10"
b0 1"
12"
03"
14"
15"
16"
b0 7"
18"
09"
1:"
1;"
0<"
1="
1>"
1?"
0@"
1A"
0B"
1C"
0D"
1E"
1F"
0G"
1H"
1I"
0J"
0K"
b0 L"
1M"
1N"
0O"
0P"
0Q"
0R"
0S"
sIDLE/0 T"
0U"
0V"
0W"
0X"
0Y"
1Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
1c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
b0 l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
1v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
b0 ]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
b0 -$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
1Z$
1[$
1\$
1]$
1^$
1_$
1`$
1a$
1b$
1c$
1d$
1e$
1f$
1g$
1h$
1i$
1j$
1k$
1l$
1m$
1n$
1o$
1p$
1q$
1r$
1s$
1t$
0u$
1v$
1w$
0x$
1y$
1z$
0{$
1|$
1}$
0~$
1!%
0"%
1#%
1$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
1-%
0.%
1/%
00%
01%
12%
03%
14%
05%
16%
07%
08%
19%
$end
#5000000000
1!
1O"
1K"
1A!
15!
1&%
1z
1j!
1B!
16!
1*!
0`
17%
17!
1|
1S"
10%
1'%
1,!
1U"
1.%
1E!
1V"
1}
1~
1r"
1W"
1M$
1/!
13%
1s"
1<!
1(%
1P"
1>!
15%
1?!
14!
b1 @!
1%!
1,%
b1 r
b1 p
b1 t
0_
1q!
0>"
b1 1"
b1 g!
b0 x
b1 W
1C
b1 V
b1 1
b1 0
b1 e
0K!
1`!
0L!
1F!
1a!
0=!
0X!
0Y!
b0 :
b0 9
b0 k
#10000000000
0!
#15000000000
1!
1-!
1G!
1C!
1.!
1H!
1D!
1q
1i!
b10 1
b10 0
b10 e
0a!
0F!
0`!
#20000000000
0!
#25000000000
1!
b1 m!
0q
1k!
1l!
b1 @
b1 c!
0i!
b1 ?
b1 n
b11 1
b11 0
b11 e
#30000000000
0!
#35000000000
1!
b1 L"
0v"
0=
0<
0m
#40000000000
0!
#45000000000
1!
b100 1
b100 0
b100 e
1Z!
1[!
b10 :
b10 9
b10 k
1=
1<
1m
1=!
#50000000000
0!
#55000000000
1!
b10 @!
1s
18!
19!
1s!
b10 t
1%"
1w!
1!"
b10 r
1{!
b10 p
b10 1"
1P
0q!
1H
1u!
1R
1L
b10 g!
1D
1G
b10 W
0C
1B
1F
b10 V
0B
0=
0<
0m
0=!
#60000000000
0!
#65000000000
1!
0s
sSTART-SDA-L/1 T"
1Y"
1`
1["
1\"
1X"
0s!
0%"
0w!
0!"
0{!
1_
1>"
0P
0H
0R
0L
0D
0F
b1 x
b10000 1
b10000 0
b10000 e
1O!
0Z!
0[!
1P!
17
16
1i
1y
1@"
1D"
1&!
1G"
1J"
#70000000000
0!
#75000000000
1!
1#!
1R"
1'!
1(!
1)#
1$!
1{
b0 L"
1Q"
b1 )!
1*#
1v"
b1 g
b1 4
b1 3
07
06
0i
0y
0@"
0D"
0&!
0G"
0J"
#80000000000
0!
#85000000000
1!
sIDLE/0 T"
1+#
1,#
0{
0c"
b1 L"
1-#
1%
0v"
b0 g
b0 4
0$
b0 3
0,
#90000000000
0!
#95000000000
1!
04%
b0 L"
0`
1v"
0_
0>"
b0 x
17
16
1i
1y
1@"
1D"
1&!
1G"
1J"
#100000000000
0!
#105000000000
1!
b0 )!
1{
06%
b1 L"
0Z"
0v"
1"%
07
06
0i
0y
0@"
0D"
0&!
0G"
0J"
b100 1
b100 0
b100 e
0O!
1Z!
1[!
0P!
b100 :
b100 9
b100 k
1=
1<
1m
1=!
#110000000000
0!
#115000000000
1!
0#%
0{
1s
b100 @!
1s!
b100 t
1%"
1w!
0"%
1!"
b100 r
1{!
b100 p
b100 1"
1P
1H
0u!
1R
1L
b100 g!
1D
1y!
1F
1K
0G
b100 W
0F
1J
b100 V
0=
0<
0m
0=!
#120000000000
0!
#125000000000
1!
0s
sSTOP-SDA-H/4 T"
1d"
1`
1e"
1a"
1b"
0s!
0%"
0w!
0!"
0{!
1_
1>"
0P
0H
0R
0L
0D
0J
b1 x
#130000000000
0!
#135000000000
1!
1A#
b0 L"
1@#
1v"
#140000000000
0!
#145000000000
1!
sIDLE/0 T"
1B#
1c"
1C#
b1 L"
1D#
0%
0v"
1$
1,
#150000000000
0!
#155000000000
1!
14%
b0 L"
0`
1v"
0_
0>"
b0 x
b10000 1
b10000 0
b10000 e
1O!
0Z!
0[!
1P!
17
16
1i
1y
1@"
1D"
1&!
1G"
1J"
#160000000000
0!
#165000000000
1!
1{
16%
b1 L"
1Z"
0v"
1%%
07
06
0i
0y
0@"
0D"
0&!
0G"
0J"
#170000000000
