// Seed: 3482613090
module module_0;
  logic id_1;
  ;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri  id_0,
    output tri1 id_1,
    output tri1 id_2
);
  assign id_0 = -1'b0;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_3 (
    input uwire id_0,
    input wire id_1,
    output wand id_2,
    input tri1 id_3,
    output wor id_4,
    output wire id_5,
    input supply1 id_6,
    output wire id_7,
    output supply0 id_8,
    input supply0 id_9,
    output uwire id_10,
    input wand id_11
);
  assign id_4 = id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
