{"hierarchy":{"top_level":1,"1":{"insts":{"N3":2,"N2":2,"C0":4,"C1":4,"V1":7,"N0":2,"N4":2,"N1":2,"I0":3,"R1":5,"R0":5,"V0":7,"L1":6,"L0":6,"N5":2}}},"modelMap":{"nmos":[2],"inductor":[6],"resistor":[5],"vsource":[7],"isource":[3],"capacitor":[4]},"cellviews":[["VCO","VCO","schematic"],["NCSU_Analog_Parts","nmos4","spectre"],["analogLib","idc","spectre"],["analogLib","cap","spectre"],["analogLib","res","spectre"],["analogLib","ind","spectre"],["analogLib","vdc","spectre"]]}
