<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p149" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_149{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_149{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_149{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_149{left:82px;bottom:998px;letter-spacing:-0.16px;}
#t5_149{left:139px;bottom:998px;letter-spacing:-0.17px;}
#t6_149{left:190px;bottom:998px;letter-spacing:-0.16px;}
#t7_149{left:438px;bottom:998px;letter-spacing:-0.15px;}
#t8_149{left:531px;bottom:998px;letter-spacing:-0.12px;}
#t9_149{left:531px;bottom:976px;letter-spacing:-0.13px;}
#ta_149{left:82px;bottom:952px;letter-spacing:-0.17px;}
#tb_149{left:139px;bottom:952px;letter-spacing:-0.17px;}
#tc_149{left:190px;bottom:952px;letter-spacing:-0.15px;}
#td_149{left:438px;bottom:952px;letter-spacing:-0.14px;}
#te_149{left:531px;bottom:952px;letter-spacing:-0.11px;}
#tf_149{left:531px;bottom:930px;letter-spacing:-0.13px;}
#tg_149{left:82px;bottom:906px;letter-spacing:-0.15px;}
#th_149{left:139px;bottom:906px;letter-spacing:-0.17px;}
#ti_149{left:190px;bottom:906px;letter-spacing:-0.16px;}
#tj_149{left:438px;bottom:906px;letter-spacing:-0.15px;}
#tk_149{left:531px;bottom:906px;letter-spacing:-0.11px;}
#tl_149{left:531px;bottom:885px;letter-spacing:-0.13px;}
#tm_149{left:82px;bottom:860px;letter-spacing:-0.17px;}
#tn_149{left:139px;bottom:860px;letter-spacing:-0.17px;}
#to_149{left:190px;bottom:860px;letter-spacing:-0.15px;}
#tp_149{left:438px;bottom:860px;letter-spacing:-0.14px;}
#tq_149{left:531px;bottom:860px;letter-spacing:-0.11px;}
#tr_149{left:531px;bottom:839px;letter-spacing:-0.13px;}
#ts_149{left:82px;bottom:814px;letter-spacing:-0.17px;}
#tt_149{left:139px;bottom:814px;letter-spacing:-0.17px;}
#tu_149{left:190px;bottom:814px;letter-spacing:-0.15px;}
#tv_149{left:438px;bottom:814px;letter-spacing:-0.14px;}
#tw_149{left:531px;bottom:814px;letter-spacing:-0.11px;}
#tx_149{left:531px;bottom:793px;letter-spacing:-0.13px;}
#ty_149{left:82px;bottom:768px;letter-spacing:-0.17px;}
#tz_149{left:139px;bottom:768px;letter-spacing:-0.17px;}
#t10_149{left:190px;bottom:768px;letter-spacing:-0.13px;}
#t11_149{left:438px;bottom:768px;letter-spacing:-0.14px;}
#t12_149{left:531px;bottom:768px;letter-spacing:-0.11px;}
#t13_149{left:82px;bottom:744px;letter-spacing:-0.17px;}
#t14_149{left:139px;bottom:744px;letter-spacing:-0.16px;}
#t15_149{left:190px;bottom:744px;letter-spacing:-0.14px;}
#t16_149{left:438px;bottom:744px;letter-spacing:-0.13px;}
#t17_149{left:531px;bottom:744px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t18_149{left:82px;bottom:719px;letter-spacing:-0.17px;}
#t19_149{left:139px;bottom:719px;letter-spacing:-0.17px;}
#t1a_149{left:190px;bottom:719px;letter-spacing:-0.14px;}
#t1b_149{left:438px;bottom:719px;letter-spacing:-0.14px;}
#t1c_149{left:531px;bottom:719px;letter-spacing:-0.11px;}
#t1d_149{left:82px;bottom:695px;letter-spacing:-0.15px;}
#t1e_149{left:139px;bottom:695px;letter-spacing:-0.17px;}
#t1f_149{left:190px;bottom:695px;letter-spacing:-0.14px;}
#t1g_149{left:438px;bottom:695px;letter-spacing:-0.13px;}
#t1h_149{left:531px;bottom:695px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1i_149{left:82px;bottom:671px;letter-spacing:-0.15px;}
#t1j_149{left:139px;bottom:671px;letter-spacing:-0.15px;}
#t1k_149{left:190px;bottom:671px;letter-spacing:-0.13px;}
#t1l_149{left:438px;bottom:671px;letter-spacing:-0.14px;}
#t1m_149{left:531px;bottom:671px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1n_149{left:82px;bottom:646px;letter-spacing:-0.17px;}
#t1o_149{left:139px;bottom:646px;letter-spacing:-0.17px;}
#t1p_149{left:190px;bottom:646px;letter-spacing:-0.14px;}
#t1q_149{left:438px;bottom:646px;letter-spacing:-0.13px;}
#t1r_149{left:531px;bottom:646px;letter-spacing:-0.11px;}
#t1s_149{left:83px;bottom:622px;letter-spacing:-0.14px;}
#t1t_149{left:139px;bottom:622px;letter-spacing:-0.15px;}
#t1u_149{left:190px;bottom:622px;letter-spacing:-0.13px;}
#t1v_149{left:438px;bottom:622px;letter-spacing:-0.15px;}
#t1w_149{left:531px;bottom:622px;letter-spacing:-0.11px;}
#t1x_149{left:82px;bottom:597px;letter-spacing:-0.17px;}
#t1y_149{left:139px;bottom:597px;letter-spacing:-0.17px;}
#t1z_149{left:190px;bottom:597px;letter-spacing:-0.13px;}
#t20_149{left:438px;bottom:597px;letter-spacing:-0.14px;}
#t21_149{left:531px;bottom:597px;letter-spacing:-0.11px;}
#t22_149{left:82px;bottom:573px;letter-spacing:-0.17px;}
#t23_149{left:139px;bottom:573px;letter-spacing:-0.17px;}
#t24_149{left:190px;bottom:573px;letter-spacing:-0.13px;}
#t25_149{left:438px;bottom:573px;letter-spacing:-0.14px;}
#t26_149{left:531px;bottom:573px;letter-spacing:-0.11px;}
#t27_149{left:82px;bottom:548px;letter-spacing:-0.17px;}
#t28_149{left:139px;bottom:548px;letter-spacing:-0.17px;}
#t29_149{left:190px;bottom:548px;letter-spacing:-0.13px;}
#t2a_149{left:438px;bottom:548px;letter-spacing:-0.14px;}
#t2b_149{left:531px;bottom:548px;letter-spacing:-0.11px;}
#t2c_149{left:82px;bottom:524px;letter-spacing:-0.17px;}
#t2d_149{left:139px;bottom:524px;letter-spacing:-0.16px;}
#t2e_149{left:190px;bottom:524px;letter-spacing:-0.13px;}
#t2f_149{left:438px;bottom:524px;letter-spacing:-0.14px;}
#t2g_149{left:531px;bottom:524px;letter-spacing:-0.11px;}
#t2h_149{left:82px;bottom:499px;letter-spacing:-0.17px;}
#t2i_149{left:139px;bottom:499px;letter-spacing:-0.16px;}
#t2j_149{left:190px;bottom:499px;letter-spacing:-0.13px;}
#t2k_149{left:438px;bottom:499px;letter-spacing:-0.14px;}
#t2l_149{left:531px;bottom:499px;letter-spacing:-0.11px;}
#t2m_149{left:82px;bottom:475px;letter-spacing:-0.17px;}
#t2n_149{left:139px;bottom:475px;letter-spacing:-0.16px;}
#t2o_149{left:190px;bottom:475px;letter-spacing:-0.13px;}
#t2p_149{left:438px;bottom:475px;letter-spacing:-0.14px;}
#t2q_149{left:531px;bottom:475px;letter-spacing:-0.11px;}
#t2r_149{left:82px;bottom:451px;letter-spacing:-0.17px;}
#t2s_149{left:139px;bottom:451px;letter-spacing:-0.16px;}
#t2t_149{left:190px;bottom:451px;letter-spacing:-0.13px;}
#t2u_149{left:438px;bottom:451px;letter-spacing:-0.14px;}
#t2v_149{left:531px;bottom:451px;letter-spacing:-0.11px;}
#t2w_149{left:82px;bottom:426px;letter-spacing:-0.17px;}
#t2x_149{left:139px;bottom:426px;letter-spacing:-0.16px;}
#t2y_149{left:190px;bottom:426px;letter-spacing:-0.13px;}
#t2z_149{left:438px;bottom:426px;letter-spacing:-0.14px;}
#t30_149{left:531px;bottom:426px;letter-spacing:-0.11px;}
#t31_149{left:82px;bottom:402px;letter-spacing:-0.17px;}
#t32_149{left:139px;bottom:402px;letter-spacing:-0.16px;}
#t33_149{left:190px;bottom:402px;letter-spacing:-0.14px;}
#t34_149{left:438px;bottom:402px;letter-spacing:-0.14px;}
#t35_149{left:531px;bottom:402px;letter-spacing:-0.11px;}
#t36_149{left:82px;bottom:377px;letter-spacing:-0.17px;}
#t37_149{left:139px;bottom:377px;letter-spacing:-0.16px;}
#t38_149{left:190px;bottom:377px;letter-spacing:-0.14px;}
#t39_149{left:438px;bottom:377px;letter-spacing:-0.14px;}
#t3a_149{left:531px;bottom:377px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3b_149{left:82px;bottom:353px;letter-spacing:-0.15px;}
#t3c_149{left:139px;bottom:353px;letter-spacing:-0.17px;}
#t3d_149{left:190px;bottom:353px;letter-spacing:-0.14px;}
#t3e_149{left:438px;bottom:353px;letter-spacing:-0.14px;}
#t3f_149{left:531px;bottom:353px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3g_149{left:82px;bottom:328px;letter-spacing:-0.15px;}
#t3h_149{left:139px;bottom:328px;letter-spacing:-0.15px;}
#t3i_149{left:190px;bottom:328px;letter-spacing:-0.14px;}
#t3j_149{left:438px;bottom:328px;letter-spacing:-0.15px;}
#t3k_149{left:531px;bottom:328px;letter-spacing:-0.11px;}
#t3l_149{left:83px;bottom:304px;letter-spacing:-0.15px;}
#t3m_149{left:139px;bottom:304px;letter-spacing:-0.15px;}
#t3n_149{left:190px;bottom:304px;letter-spacing:-0.15px;}
#t3o_149{left:438px;bottom:304px;letter-spacing:-0.15px;}
#t3p_149{left:531px;bottom:304px;letter-spacing:-0.11px;}
#t3q_149{left:82px;bottom:279px;letter-spacing:-0.17px;}
#t3r_149{left:139px;bottom:279px;letter-spacing:-0.17px;}
#t3s_149{left:190px;bottom:279px;letter-spacing:-0.14px;}
#t3t_149{left:438px;bottom:279px;letter-spacing:-0.14px;}
#t3u_149{left:531px;bottom:279px;letter-spacing:-0.12px;}
#t3v_149{left:83px;bottom:255px;letter-spacing:-0.15px;}
#t3w_149{left:139px;bottom:255px;letter-spacing:-0.15px;}
#t3x_149{left:190px;bottom:255px;letter-spacing:-0.15px;}
#t3y_149{left:438px;bottom:255px;letter-spacing:-0.15px;}
#t3z_149{left:531px;bottom:255px;letter-spacing:-0.11px;}
#t40_149{left:83px;bottom:231px;letter-spacing:-0.15px;}
#t41_149{left:139px;bottom:231px;letter-spacing:-0.15px;}
#t42_149{left:190px;bottom:231px;letter-spacing:-0.15px;}
#t43_149{left:438px;bottom:231px;letter-spacing:-0.15px;}
#t44_149{left:531px;bottom:231px;letter-spacing:-0.11px;}
#t45_149{left:82px;bottom:206px;letter-spacing:-0.17px;}
#t46_149{left:139px;bottom:206px;letter-spacing:-0.17px;}
#t47_149{left:190px;bottom:206px;letter-spacing:-0.13px;}
#t48_149{left:438px;bottom:206px;letter-spacing:-0.13px;}
#t49_149{left:531px;bottom:206px;letter-spacing:-0.11px;}
#t4a_149{left:82px;bottom:182px;letter-spacing:-0.17px;}
#t4b_149{left:139px;bottom:182px;letter-spacing:-0.17px;}
#t4c_149{left:190px;bottom:182px;letter-spacing:-0.14px;}
#t4d_149{left:438px;bottom:182px;letter-spacing:-0.13px;}
#t4e_149{left:531px;bottom:182px;letter-spacing:-0.11px;}
#t4f_149{left:82px;bottom:157px;letter-spacing:-0.17px;}
#t4g_149{left:139px;bottom:157px;letter-spacing:-0.17px;}
#t4h_149{left:190px;bottom:157px;letter-spacing:-0.14px;}
#t4i_149{left:438px;bottom:157px;letter-spacing:-0.13px;}
#t4j_149{left:531px;bottom:157px;letter-spacing:-0.11px;}
#t4k_149{left:82px;bottom:133px;letter-spacing:-0.17px;}
#t4l_149{left:139px;bottom:133px;letter-spacing:-0.17px;}
#t4m_149{left:190px;bottom:133px;letter-spacing:-0.13px;}
#t4n_149{left:438px;bottom:133px;letter-spacing:-0.13px;}
#t4o_149{left:531px;bottom:133px;letter-spacing:-0.12px;word-spacing:-0.1px;}
#t4p_149{left:149px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t4q_149{left:239px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t4r_149{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t4s_149{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t4t_149{left:227px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t4u_149{left:460px;bottom:1046px;letter-spacing:-0.13px;}
#t4v_149{left:643px;bottom:1046px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t4w_149{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t4x_149{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_149{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_149{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_149{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_149{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_149{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts149" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg149Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg149" style="-webkit-user-select: none;"><object width="935" height="1210" data="149/149.svg" type="image/svg+xml" id="pdf149" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_149" class="t s1_149">Vol. 4 </span><span id="t2_149" class="t s1_149">2-133 </span>
<span id="t3_149" class="t s2_149">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_149" class="t s3_149">6DBH </span><span id="t5_149" class="t s3_149">1755 </span><span id="t6_149" class="t s3_149">MSR_LASTBRANCH_27_TO_IP </span><span id="t7_149" class="t s3_149">Core </span><span id="t8_149" class="t s3_149">Last Branch Record 27 To IP (R/W) </span>
<span id="t9_149" class="t s3_149">See description of MSR_LASTBRANCH_0_TO_IP. </span>
<span id="ta_149" class="t s3_149">6DCH </span><span id="tb_149" class="t s3_149">1756 </span><span id="tc_149" class="t s3_149">MSR_LASTBRANCH_28_TO_IP </span><span id="td_149" class="t s3_149">Core </span><span id="te_149" class="t s3_149">Last Branch Record 28 To IP (R/W) </span>
<span id="tf_149" class="t s3_149">See description of MSR_LASTBRANCH_0_TO_IP. </span>
<span id="tg_149" class="t s3_149">6DDH </span><span id="th_149" class="t s3_149">1757 </span><span id="ti_149" class="t s3_149">MSR_LASTBRANCH_29_TO_IP </span><span id="tj_149" class="t s3_149">Core </span><span id="tk_149" class="t s3_149">Last Branch Record 29 To IP (R/W) </span>
<span id="tl_149" class="t s3_149">See description of MSR_LASTBRANCH_0_TO_IP. </span>
<span id="tm_149" class="t s3_149">6DEH </span><span id="tn_149" class="t s3_149">1758 </span><span id="to_149" class="t s3_149">MSR_LASTBRANCH_30_TO_IP </span><span id="tp_149" class="t s3_149">Core </span><span id="tq_149" class="t s3_149">Last Branch Record 30 To IP (R/W) </span>
<span id="tr_149" class="t s3_149">See description of MSR_LASTBRANCH_0_TO_IP. </span>
<span id="ts_149" class="t s3_149">6DFH </span><span id="tt_149" class="t s3_149">1759 </span><span id="tu_149" class="t s3_149">MSR_LASTBRANCH_31_TO_IP </span><span id="tv_149" class="t s3_149">Core </span><span id="tw_149" class="t s3_149">Last Branch Record 31 To IP (R/W) </span>
<span id="tx_149" class="t s3_149">See description of MSR_LASTBRANCH_0_TO_IP. </span>
<span id="ty_149" class="t s3_149">802H </span><span id="tz_149" class="t s3_149">2050 </span><span id="t10_149" class="t s3_149">IA32_X2APIC_APICID </span><span id="t11_149" class="t s3_149">Core </span><span id="t12_149" class="t s3_149">x2APIC ID register (R/O) </span>
<span id="t13_149" class="t s3_149">803H </span><span id="t14_149" class="t s3_149">2051 </span><span id="t15_149" class="t s3_149">IA32_X2APIC_VERSION </span><span id="t16_149" class="t s3_149">Core </span><span id="t17_149" class="t s3_149">x2APIC Version register (R/O) </span>
<span id="t18_149" class="t s3_149">808H </span><span id="t19_149" class="t s3_149">2056 </span><span id="t1a_149" class="t s3_149">IA32_X2APIC_TPR </span><span id="t1b_149" class="t s3_149">Core </span><span id="t1c_149" class="t s3_149">x2APIC Task Priority register (R/W) </span>
<span id="t1d_149" class="t s3_149">80AH </span><span id="t1e_149" class="t s3_149">2058 </span><span id="t1f_149" class="t s3_149">IA32_X2APIC_PPR </span><span id="t1g_149" class="t s3_149">Core </span><span id="t1h_149" class="t s3_149">x2APIC Processor Priority register (R/O) </span>
<span id="t1i_149" class="t s3_149">80BH </span><span id="t1j_149" class="t s3_149">2059 </span><span id="t1k_149" class="t s3_149">IA32_X2APIC_EOI </span><span id="t1l_149" class="t s3_149">Core </span><span id="t1m_149" class="t s3_149">x2APIC EOI register (W/O) </span>
<span id="t1n_149" class="t s3_149">80DH </span><span id="t1o_149" class="t s3_149">2061 </span><span id="t1p_149" class="t s3_149">IA32_X2APIC_LDR </span><span id="t1q_149" class="t s3_149">Core </span><span id="t1r_149" class="t s3_149">x2APIC Logical Destination register (R/O) </span>
<span id="t1s_149" class="t s3_149">80FH </span><span id="t1t_149" class="t s3_149">2063 </span><span id="t1u_149" class="t s3_149">IA32_X2APIC_SIVR </span><span id="t1v_149" class="t s3_149">Core </span><span id="t1w_149" class="t s3_149">x2APIC Spurious Interrupt Vector register (R/W) </span>
<span id="t1x_149" class="t s3_149">810H </span><span id="t1y_149" class="t s3_149">2064 </span><span id="t1z_149" class="t s3_149">IA32_X2APIC_ISR0 </span><span id="t20_149" class="t s3_149">Core </span><span id="t21_149" class="t s3_149">x2APIC In-Service register bits [31:0] (R/O) </span>
<span id="t22_149" class="t s3_149">811H </span><span id="t23_149" class="t s3_149">2065 </span><span id="t24_149" class="t s3_149">IA32_X2APIC_ISR1 </span><span id="t25_149" class="t s3_149">Core </span><span id="t26_149" class="t s3_149">x2APIC In-Service register bits [63:32] (R/O) </span>
<span id="t27_149" class="t s3_149">812H </span><span id="t28_149" class="t s3_149">2066 </span><span id="t29_149" class="t s3_149">IA32_X2APIC_ISR2 </span><span id="t2a_149" class="t s3_149">Core </span><span id="t2b_149" class="t s3_149">x2APIC In-Service register bits [95:64] (R/O) </span>
<span id="t2c_149" class="t s3_149">813H </span><span id="t2d_149" class="t s3_149">2067 </span><span id="t2e_149" class="t s3_149">IA32_X2APIC_ISR3 </span><span id="t2f_149" class="t s3_149">Core </span><span id="t2g_149" class="t s3_149">x2APIC In-Service register bits [127:96] (R/O) </span>
<span id="t2h_149" class="t s3_149">814H </span><span id="t2i_149" class="t s3_149">2068 </span><span id="t2j_149" class="t s3_149">IA32_X2APIC_ISR4 </span><span id="t2k_149" class="t s3_149">Core </span><span id="t2l_149" class="t s3_149">x2APIC In-Service register bits [159:128] (R/O) </span>
<span id="t2m_149" class="t s3_149">815H </span><span id="t2n_149" class="t s3_149">2069 </span><span id="t2o_149" class="t s3_149">IA32_X2APIC_ISR5 </span><span id="t2p_149" class="t s3_149">Core </span><span id="t2q_149" class="t s3_149">x2APIC In-Service register bits [191:160] (R/O) </span>
<span id="t2r_149" class="t s3_149">816H </span><span id="t2s_149" class="t s3_149">2070 </span><span id="t2t_149" class="t s3_149">IA32_X2APIC_ISR6 </span><span id="t2u_149" class="t s3_149">Core </span><span id="t2v_149" class="t s3_149">x2APIC In-Service register bits [223:192] (R/O) </span>
<span id="t2w_149" class="t s3_149">817H </span><span id="t2x_149" class="t s3_149">2071 </span><span id="t2y_149" class="t s3_149">IA32_X2APIC_ISR7 </span><span id="t2z_149" class="t s3_149">Core </span><span id="t30_149" class="t s3_149">x2APIC In-Service register bits [255:224] (R/O) </span>
<span id="t31_149" class="t s3_149">818H </span><span id="t32_149" class="t s3_149">2072 </span><span id="t33_149" class="t s3_149">IA32_X2APIC_TMR0 </span><span id="t34_149" class="t s3_149">Core </span><span id="t35_149" class="t s3_149">x2APIC Trigger Mode register bits [31:0] (R/O) </span>
<span id="t36_149" class="t s3_149">819H </span><span id="t37_149" class="t s3_149">2073 </span><span id="t38_149" class="t s3_149">IA32_X2APIC_TMR1 </span><span id="t39_149" class="t s3_149">Core </span><span id="t3a_149" class="t s3_149">x2APIC Trigger Mode register bits [63:32] (R/O) </span>
<span id="t3b_149" class="t s3_149">81AH </span><span id="t3c_149" class="t s3_149">2074 </span><span id="t3d_149" class="t s3_149">IA32_X2APIC_TMR2 </span><span id="t3e_149" class="t s3_149">Core </span><span id="t3f_149" class="t s3_149">x2APIC Trigger Mode register bits [95:64] (R/O) </span>
<span id="t3g_149" class="t s3_149">81BH </span><span id="t3h_149" class="t s3_149">2075 </span><span id="t3i_149" class="t s3_149">IA32_X2APIC_TMR3 </span><span id="t3j_149" class="t s3_149">Core </span><span id="t3k_149" class="t s3_149">x2APIC Trigger Mode register bits [127:96] (R/O) </span>
<span id="t3l_149" class="t s3_149">81CH </span><span id="t3m_149" class="t s3_149">2076 </span><span id="t3n_149" class="t s3_149">IA32_X2APIC_TMR4 </span><span id="t3o_149" class="t s3_149">Core </span><span id="t3p_149" class="t s3_149">x2APIC Trigger Mode register bits [159:128] (R/O) </span>
<span id="t3q_149" class="t s3_149">81DH </span><span id="t3r_149" class="t s3_149">2077 </span><span id="t3s_149" class="t s3_149">IA32_X2APIC_TMR5 </span><span id="t3t_149" class="t s3_149">Core </span><span id="t3u_149" class="t s3_149">x2APIC Trigger Mode register bits [191:160] (R/O) </span>
<span id="t3v_149" class="t s3_149">81EH </span><span id="t3w_149" class="t s3_149">2078 </span><span id="t3x_149" class="t s3_149">IA32_X2APIC_TMR6 </span><span id="t3y_149" class="t s3_149">Core </span><span id="t3z_149" class="t s3_149">x2APIC Trigger Mode register bits [223:192] (R/O) </span>
<span id="t40_149" class="t s3_149">81FH </span><span id="t41_149" class="t s3_149">2079 </span><span id="t42_149" class="t s3_149">IA32_X2APIC_TMR7 </span><span id="t43_149" class="t s3_149">Core </span><span id="t44_149" class="t s3_149">x2APIC Trigger Mode register bits [255:224] (R/O) </span>
<span id="t45_149" class="t s3_149">820H </span><span id="t46_149" class="t s3_149">2080 </span><span id="t47_149" class="t s3_149">IA32_X2APIC_IRR0 </span><span id="t48_149" class="t s3_149">Core </span><span id="t49_149" class="t s3_149">x2APIC Interrupt Request register bits [31:0] (R/O) </span>
<span id="t4a_149" class="t s3_149">821H </span><span id="t4b_149" class="t s3_149">2081 </span><span id="t4c_149" class="t s3_149">IA32_X2APIC_IRR1 </span><span id="t4d_149" class="t s3_149">Core </span><span id="t4e_149" class="t s3_149">x2APIC Interrupt Request register bits [63:32] (R/O) </span>
<span id="t4f_149" class="t s3_149">822H </span><span id="t4g_149" class="t s3_149">2082 </span><span id="t4h_149" class="t s3_149">IA32_X2APIC_IRR2 </span><span id="t4i_149" class="t s3_149">Core </span><span id="t4j_149" class="t s3_149">x2APIC Interrupt Request register bits [95:64] (R/O) </span>
<span id="t4k_149" class="t s3_149">823H </span><span id="t4l_149" class="t s3_149">2083 </span><span id="t4m_149" class="t s3_149">IA32_X2APIC_IRR3 </span><span id="t4n_149" class="t s3_149">Core </span><span id="t4o_149" class="t s3_149">x2APIC Interrupt Request register bits [127:96] (R/O) </span>
<span id="t4p_149" class="t s4_149">Table 2-12. </span><span id="t4q_149" class="t s4_149">MSRs in Intel AtomÂ® Processors Based on Goldmont Microarchitecture (Contd.) </span>
<span id="t4r_149" class="t s5_149">Register </span>
<span id="t4s_149" class="t s5_149">Address </span><span id="t4t_149" class="t s5_149">Register Name / Bit Fields </span><span id="t4u_149" class="t s5_149">Scope </span><span id="t4v_149" class="t s5_149">Bit Description </span>
<span id="t4w_149" class="t s5_149">Hex </span><span id="t4x_149" class="t s5_149">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
