<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - Madgwick_update_fixpt.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../Madgwick_update_fixpt.vhd" target="rtwreport_document_frame" id="linkToText_plain">Madgwick_update_fixpt.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" name="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" name="3">    3   </a>
</span><span><a class="LN" name="4">    4   </a><span class="CT">-- File Name: C:\EELE466\GHC_DDC\lab3\hdl_coder_Madgwick_update\Madgwick_update\hdlsrc\Madgwick_update_fixpt.vhd</span>
</span><span><a class="LN" name="5">    5   </a><span class="CT">-- Created: 2018-02-06 13:43:32</span>
</span><span><a class="LN" name="6">    6   </a><span class="CT">-- </span>
</span><span><a class="LN" name="7">    7   </a><span class="CT">-- Generated by MATLAB 9.3, MATLAB Coder 3.4 and HDL Coder 3.11</span>
</span><span><a class="LN" name="8">    8   </a><span class="CT">-- </span>
</span><span><a class="LN" name="9">    9   </a><span class="CT">-- </span>
</span><span><a class="LN" name="10">   10   </a><span class="CT">-- </span>
</span><span><a class="LN" name="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="12">   12   </a><span class="CT">-- Rate and Clocking Details</span>
</span><span><a class="LN" name="13">   13   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="14">   14   </a><span class="CT">-- Design base rate: 0.25</span>
</span><span><a class="LN" name="15">   15   </a><span class="CT">-- </span>
</span><span><a class="LN" name="16">   16   </a><span class="CT">-- </span>
</span><span><a class="LN" name="17">   17   </a><span class="CT">-- Clock Enable  Sample Time</span>
</span><span><a class="LN" name="18">   18   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="19">   19   </a><span class="CT">-- ce_out        1</span>
</span><span><a class="LN" name="20">   20   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="21">   21   </a><span class="CT">-- </span>
</span><span><a class="LN" name="22">   22   </a><span class="CT">-- </span>
</span><span><a class="LN" name="23">   23   </a><span class="CT">-- Output Signal                 Clock Enable  Sample Time</span>
</span><span><a class="LN" name="24">   24   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="25">   25   </a><span class="CT">-- q0                            ce_out        1</span>
</span><span><a class="LN" name="26">   26   </a><span class="CT">-- q1                            ce_out        1</span>
</span><span><a class="LN" name="27">   27   </a><span class="CT">-- q2                            ce_out        1</span>
</span><span><a class="LN" name="28">   28   </a><span class="CT">-- q3                            ce_out        1</span>
</span><span><a class="LN" name="29">   29   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="30">   30   </a><span class="CT">-- </span>
</span><span><a class="LN" name="31">   31   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="32">   32   </a>
</span><span><a class="LN" name="33">   33   </a>
</span><span><a class="LN" name="34">   34   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="35">   35   </a><span class="CT">-- </span>
</span><span><a class="LN" name="36">   36   </a><span class="CT">-- Module: Madgwick_update_fixpt</span>
</span><span><a class="LN" name="37">   37   </a><span class="CT">-- Source Path: Madgwick_update_fixpt</span>
</span><span><a class="LN" name="38">   38   </a><span class="CT">-- Hierarchy Level: 0</span>
</span><span><a class="LN" name="39">   39   </a><span class="CT">-- </span>
</span><span><a class="LN" name="40">   40   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="41">   41   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" name="42">   42   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" name="43">   43   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" name="44">   44   </a><span class="KW">USE</span> work.Madgwick_update_fixpt_pac.<span class="KW">ALL</span>;
</span><span><a class="LN" name="45">   45   </a>
</span><span><a class="LN" name="46">   46   </a><span class="KW">ENTITY</span> Madgwick_update_fixpt <span class="KW">IS</span>
</span><span><a class="LN" name="47">   47   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="48">   48   </a>        reset_x                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="49">   49   </a>        clk_enable                        :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="50">   50   </a>        q0_1                              :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_E8</span>
</span><span><a class="LN" name="51">   51   </a>        q1_1                              :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_E8</span>
</span><span><a class="LN" name="52">   52   </a>        q2_1                              :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_E8</span>
</span><span><a class="LN" name="53">   53   </a>        q3_1                              :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_E8</span>
</span><span><a class="LN" name="54">   54   </a>        qdot1_1                           :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_E18</span>
</span><span><a class="LN" name="55">   55   </a>        qdot2_1                           :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_E18</span>
</span><span><a class="LN" name="56">   56   </a>        qdot3_1                           :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_E18</span>
</span><span><a class="LN" name="57">   57   </a>        qdot4_1                           :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_E18</span>
</span><span><a class="LN" name="58">   58   </a>        s0                                :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_E10</span>
</span><span><a class="LN" name="59">   59   </a>        s1                                :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_E10</span>
</span><span><a class="LN" name="60">   60   </a>        s2                                :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_E10</span>
</span><span><a class="LN" name="61">   61   </a>        s3                                :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_E10</span>
</span><span><a class="LN" name="62">   62   </a>        beta                              :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En6</span>
</span><span><a class="LN" name="63">   63   </a>        sampletime                        :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En23</span>
</span><span><a class="LN" name="64">   64   </a>        ce_out                            :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="65">   65   </a>        q0                                :   <span class="KW">OUT</span>   std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_E8</span>
</span><span><a class="LN" name="66">   66   </a>        q1                                :   <span class="KW">OUT</span>   std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_E8</span>
</span><span><a class="LN" name="67">   67   </a>        q2                                :   <span class="KW">OUT</span>   std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_E8</span>
</span><span><a class="LN" name="68">   68   </a>        q3                                :   <span class="KW">OUT</span>   std_logic_vector(13 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix14_E8</span>
</span><span><a class="LN" name="69">   69   </a>        );
</span><span><a class="LN" name="70">   70   </a><span class="KW">END</span> Madgwick_update_fixpt;
</span><span><a class="LN" name="71">   71   </a>
</span><span><a class="LN" name="72">   72   </a>
</span><span><a class="LN" name="73">   73   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> Madgwick_update_fixpt <span class="KW">IS</span>
</span><span><a class="LN" name="74">   74   </a>
</span><span><a class="LN" name="75">   75   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" name="76">   76   </a>  <span class="KW">COMPONENT</span> Madgwick_update_fixpt_enb_by
</span><span><a class="LN" name="77">   77   </a>    <span class="KW">PORT</span>( clk_1                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="78">   78   </a>          reset_x_1                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="79">   79   </a>          clk_enable_1                    :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="80">   80   </a>          clk_enable_2                    :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" name="81">   81   </a>          );
</span><span><a class="LN" name="82">   82   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" name="83">   83   </a>
</span><span><a class="LN" name="84">   84   </a>  <span class="KW">COMPONENT</span> Madgwick_update_fixpt_tc
</span><span><a class="LN" name="85">   85   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="86">   86   </a>          reset_x                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="87">   87   </a>          clk_enable                      :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="88">   88   </a>          enb                             :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="89">   89   </a>          enb_1_4_0                       :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="90">   90   </a>          enb_1_4_1                       :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" name="91">   91   </a>          );
</span><span><a class="LN" name="92">   92   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" name="93">   93   </a>
</span><span><a class="LN" name="94">   94   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" name="95">   95   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : Madgwick_update_fixpt_enb_by
</span><span><a class="LN" name="96">   96   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.Madgwick_update_fixpt_enb_by(rtl);
</span><span><a class="LN" name="97">   97   </a>
</span><span><a class="LN" name="98">   98   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : Madgwick_update_fixpt_tc
</span><span><a class="LN" name="99">   99   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.Madgwick_update_fixpt_tc(rtl);
</span><span><a class="LN" name="100">  100   </a>
</span><span><a class="LN" name="101">  101   </a>  <span class="CT">-- Functions</span>
</span><span><a class="LN" name="102">  102   </a>  <span class="CT">-- HDLCODER_TO_STDLOGIC </span>
</span><span><a class="LN" name="103">  103   </a>  <span class="KW">FUNCTION</span> hdlcoder_to_stdlogic(arg: boolean) <span class="KW">RETURN</span> std_logic <span class="KW">IS</span>
</span><span><a class="LN" name="104">  104   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="105">  105   </a>    <span class="KW">IF</span> arg <span class="KW">THEN</span>
</span><span><a class="LN" name="106">  106   </a>      <span class="KW">RETURN</span> '1';
</span><span><a class="LN" name="107">  107   </a>    <span class="KW">ELSE</span>
</span><span><a class="LN" name="108">  108   </a>      <span class="KW">RETURN</span> '0';
</span><span><a class="LN" name="109">  109   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="110">  110   </a>  <span class="KW">END</span> <span class="KW">FUNCTION</span>;
</span><span><a class="LN" name="111">  111   </a>
</span><span><a class="LN" name="112">  112   </a>
</span><span><a class="LN" name="113">  113   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" name="114">  114   </a>  <span class="KW">SIGNAL</span> enb_1_4_0                        : std_logic;
</span><span><a class="LN" name="115">  115   </a>  <span class="KW">SIGNAL</span> enb                              : std_logic;
</span><span><a class="LN" name="116">  116   </a>  <span class="KW">SIGNAL</span> enb_1_4_1                        : std_logic;
</span><span><a class="LN" name="117">  117   </a>  <span class="KW">SIGNAL</span> q0_1_signed                      : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_E8</span>
</span><span><a class="LN" name="118">  118   </a>  <span class="KW">SIGNAL</span> tmp                              : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29_En5</span>
</span><span><a class="LN" name="119">  119   </a>  <span class="KW">SIGNAL</span> clk_enable_1                     : std_logic;
</span><span><a class="LN" name="120">  120   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_cnt    : unsigned(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" name="121">  121   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_validOutpu : std_logic;
</span><span><a class="LN" name="122">  122   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegEn   : std_logic;
</span><span><a class="LN" name="123">  123   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegCtrolEn : std_logic;
</span><span><a class="LN" name="124">  124   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_outBypassEn  : std_logic;
</span><span><a class="LN" name="125">  125   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn   : std_logic;
</span><span><a class="LN" name="126">  126   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_1 : std_logic;
</span><span><a class="LN" name="127">  127   </a>  <span class="KW">SIGNAL</span> counterSig                       : unsigned(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" name="128">  128   </a>  <span class="KW">SIGNAL</span> qdot1_1_signed                   : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_E18</span>
</span><span><a class="LN" name="129">  129   </a>  <span class="KW">SIGNAL</span> tmp_1                            : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29_E4</span>
</span><span><a class="LN" name="130">  130   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_cnt_1  : unsigned(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" name="131">  131   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_validOutpu_1 : std_logic;
</span><span><a class="LN" name="132">  132   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegEn_1 : std_logic;
</span><span><a class="LN" name="133">  133   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegCtrolEn_1 : std_logic;
</span><span><a class="LN" name="134">  134   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_outBypassEn_1 : std_logic;
</span><span><a class="LN" name="135">  135   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_2 : std_logic;
</span><span><a class="LN" name="136">  136   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_3 : std_logic;
</span><span><a class="LN" name="137">  137   </a>  <span class="KW">SIGNAL</span> c0_serial_0                      : vector_of_std_logic_vector14(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix14 [4]</span>
</span><span><a class="LN" name="138">  138   </a>  <span class="KW">SIGNAL</span> c0_serial_0_1                    : vector_of_unsigned14(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix14_En6 [4]</span>
</span><span><a class="LN" name="139">  139   </a>  <span class="KW">SIGNAL</span> rcc_out                          : vector_of_unsigned14(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix14_En6 [4]</span>
</span><span><a class="LN" name="140">  140   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0        : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En6</span>
</span><span><a class="LN" name="141">  141   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1        : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En6</span>
</span><span><a class="LN" name="142">  142   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out2        : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En6</span>
</span><span><a class="LN" name="143">  143   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out3        : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En6</span>
</span><span><a class="LN" name="144">  144   </a>  <span class="KW">SIGNAL</span> beta_1                           : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En6</span>
</span><span><a class="LN" name="145">  145   </a>  <span class="KW">SIGNAL</span> c0_serial_1                      : vector_of_std_logic_vector14(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix14 [4]</span>
</span><span><a class="LN" name="146">  146   </a>  <span class="KW">SIGNAL</span> c0_serial_1_1                    : vector_of_signed14(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix14_E10 [4]</span>
</span><span><a class="LN" name="147">  147   </a>  <span class="KW">SIGNAL</span> rcc_out_1                        : vector_of_signed14(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix14_E10 [4]</span>
</span><span><a class="LN" name="148">  148   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_1      : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_E10</span>
</span><span><a class="LN" name="149">  149   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_1      : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_E10</span>
</span><span><a class="LN" name="150">  150   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out2_1      : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_E10</span>
</span><span><a class="LN" name="151">  151   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out3_1      : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_E10</span>
</span><span><a class="LN" name="152">  152   </a>  <span class="KW">SIGNAL</span> s0_1                             : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_E10</span>
</span><span><a class="LN" name="153">  153   </a>  <span class="KW">SIGNAL</span> multiplier_cast                  : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15_En6</span>
</span><span><a class="LN" name="154">  154   </a>  <span class="KW">SIGNAL</span> multiplier_mul_temp              : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29_E4</span>
</span><span><a class="LN" name="155">  155   </a>  <span class="KW">SIGNAL</span> tmp_2                            : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28_E4</span>
</span><span><a class="LN" name="156">  156   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapout       : vector_of_signed28(0 <span class="KW">TO</span> 2);  <span class="CT">-- sfix28_E4 [3]</span>
</span><span><a class="LN" name="157">  157   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_muxOut       : vector_of_signed28(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix28_E4 [4]</span>
</span><span><a class="LN" name="158">  158   </a>  <span class="KW">SIGNAL</span> c0_serialOut_0                   : vector_of_signed28(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix28_E4 [4]</span>
</span><span><a class="LN" name="159">  159   </a>  <span class="KW">SIGNAL</span> qdot2_1_signed                   : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_E18</span>
</span><span><a class="LN" name="160">  160   </a>  <span class="KW">SIGNAL</span> tmp_3                            : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29_E4</span>
</span><span><a class="LN" name="161">  161   </a>  <span class="KW">SIGNAL</span> qdot3_1_signed                   : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_E18</span>
</span><span><a class="LN" name="162">  162   </a>  <span class="KW">SIGNAL</span> tmp_4                            : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29_E4</span>
</span><span><a class="LN" name="163">  163   </a>  <span class="KW">SIGNAL</span> qdot4_1_signed                   : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_E18</span>
</span><span><a class="LN" name="164">  164   </a>  <span class="KW">SIGNAL</span> tmp_5                            : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29_E4</span>
</span><span><a class="LN" name="165">  165   </a>  <span class="KW">SIGNAL</span> tmp_6                            : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29_E4</span>
</span><span><a class="LN" name="166">  166   </a>  <span class="KW">SIGNAL</span> tmp_7                            : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28_E4</span>
</span><span><a class="LN" name="167">  167   </a>  <span class="KW">SIGNAL</span> tmp_8                            : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29_E4</span>
</span><span><a class="LN" name="168">  168   </a>  <span class="KW">SIGNAL</span> tmp_9                            : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29_E4</span>
</span><span><a class="LN" name="169">  169   </a>  <span class="KW">SIGNAL</span> tmp_10                           : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_E18</span>
</span><span><a class="LN" name="170">  170   </a>  <span class="KW">SIGNAL</span> tmp_11                           : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29_E4</span>
</span><span><a class="LN" name="171">  171   </a>  <span class="KW">SIGNAL</span> tmp_12                           : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28_E4</span>
</span><span><a class="LN" name="172">  172   </a>  <span class="KW">SIGNAL</span> tmp_13                           : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29_E4</span>
</span><span><a class="LN" name="173">  173   </a>  <span class="KW">SIGNAL</span> tmp_14                           : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29_E4</span>
</span><span><a class="LN" name="174">  174   </a>  <span class="KW">SIGNAL</span> tmp_15                           : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_E18</span>
</span><span><a class="LN" name="175">  175   </a>  <span class="KW">SIGNAL</span> tmp_16                           : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29_E4</span>
</span><span><a class="LN" name="176">  176   </a>  <span class="KW">SIGNAL</span> tmp_17                           : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28_E4</span>
</span><span><a class="LN" name="177">  177   </a>  <span class="KW">SIGNAL</span> tmp_18                           : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29_E4</span>
</span><span><a class="LN" name="178">  178   </a>  <span class="KW">SIGNAL</span> tmp_19                           : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29_E4</span>
</span><span><a class="LN" name="179">  179   </a>  <span class="KW">SIGNAL</span> tmp_20                           : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_E18</span>
</span><span><a class="LN" name="180">  180   </a>  <span class="KW">SIGNAL</span> tmp_21                           : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29_E4</span>
</span><span><a class="LN" name="181">  181   </a>  <span class="KW">SIGNAL</span> tmp_22                           : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28_E4</span>
</span><span><a class="LN" name="182">  182   </a>  <span class="KW">SIGNAL</span> tmp_23                           : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29_E4</span>
</span><span><a class="LN" name="183">  183   </a>  <span class="KW">SIGNAL</span> tmp_24                           : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29_E4</span>
</span><span><a class="LN" name="184">  184   </a>  <span class="KW">SIGNAL</span> tmp_25                           : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_E18</span>
</span><span><a class="LN" name="185">  185   </a>  <span class="KW">SIGNAL</span> c0_serial_0_2                    : vector_of_signed14(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix14_E18 [4]</span>
</span><span><a class="LN" name="186">  186   </a>  <span class="KW">SIGNAL</span> rcc_out_2                        : vector_of_signed14(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix14_E18 [4]</span>
</span><span><a class="LN" name="187">  187   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_2      : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_E18</span>
</span><span><a class="LN" name="188">  188   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_2      : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_E18</span>
</span><span><a class="LN" name="189">  189   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out2_2      : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_E18</span>
</span><span><a class="LN" name="190">  190   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out3_2      : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_E18</span>
</span><span><a class="LN" name="191">  191   </a>  <span class="KW">SIGNAL</span> qDot1                            : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_E18</span>
</span><span><a class="LN" name="192">  192   </a>  <span class="KW">SIGNAL</span> sampletime_unsigned              : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En23</span>
</span><span><a class="LN" name="193">  193   </a>  <span class="KW">SIGNAL</span> sampleTime_1                     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En23</span>
</span><span><a class="LN" name="194">  194   </a>  <span class="KW">SIGNAL</span> c0_serial_1_2                    : vector_of_unsigned14(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix14_En23 [4]</span>
</span><span><a class="LN" name="195">  195   </a>  <span class="KW">SIGNAL</span> rcc_out_3                        : vector_of_unsigned14(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix14_En23 [4]</span>
</span><span><a class="LN" name="196">  196   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_3      : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En23</span>
</span><span><a class="LN" name="197">  197   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_3      : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En23</span>
</span><span><a class="LN" name="198">  198   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out2_3      : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En23</span>
</span><span><a class="LN" name="199">  199   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out3_3      : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En23</span>
</span><span><a class="LN" name="200">  200   </a>  <span class="KW">SIGNAL</span> sampleTime_2                     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En23</span>
</span><span><a class="LN" name="201">  201   </a>  <span class="KW">SIGNAL</span> multiplier_cast_1                : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15_En23</span>
</span><span><a class="LN" name="202">  202   </a>  <span class="KW">SIGNAL</span> multiplier_mul_temp_1            : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29_En5</span>
</span><span><a class="LN" name="203">  203   </a>  <span class="KW">SIGNAL</span> tmp_26                           : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28_En5</span>
</span><span><a class="LN" name="204">  204   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapout_1     : vector_of_signed28(0 <span class="KW">TO</span> 2);  <span class="CT">-- sfix28_En5 [3]</span>
</span><span><a class="LN" name="205">  205   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_muxOut_1     : vector_of_signed28(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix28_En5 [4]</span>
</span><span><a class="LN" name="206">  206   </a>  <span class="KW">SIGNAL</span> c0_serialOut_0_1                 : vector_of_signed28(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix28_En5 [4]</span>
</span><span><a class="LN" name="207">  207   </a>  <span class="KW">SIGNAL</span> delayMatch_reg                   : vector_of_signed29(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix29 [2]</span>
</span><span><a class="LN" name="208">  208   </a>  <span class="KW">SIGNAL</span> tmp_27                           : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29_En5</span>
</span><span><a class="LN" name="209">  209   </a>  <span class="KW">SIGNAL</span> tmp_28                           : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28_En5</span>
</span><span><a class="LN" name="210">  210   </a>  <span class="KW">SIGNAL</span> tmp_29                           : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29_En5</span>
</span><span><a class="LN" name="211">  211   </a>  <span class="KW">SIGNAL</span> tmp_30                           : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29_En5</span>
</span><span><a class="LN" name="212">  212   </a>  <span class="KW">SIGNAL</span> tmp_31                           : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_E8</span>
</span><span><a class="LN" name="213">  213   </a>  <span class="KW">SIGNAL</span> q0_tmp                           : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_E8</span>
</span><span><a class="LN" name="214">  214   </a>  <span class="KW">SIGNAL</span> q1_1_signed                      : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_E8</span>
</span><span><a class="LN" name="215">  215   </a>  <span class="KW">SIGNAL</span> tmp_32                           : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29_En5</span>
</span><span><a class="LN" name="216">  216   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_1                 : vector_of_signed29(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix29 [2]</span>
</span><span><a class="LN" name="217">  217   </a>  <span class="KW">SIGNAL</span> tmp_33                           : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29_En5</span>
</span><span><a class="LN" name="218">  218   </a>  <span class="KW">SIGNAL</span> tmp_34                           : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28_En5</span>
</span><span><a class="LN" name="219">  219   </a>  <span class="KW">SIGNAL</span> tmp_35                           : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29_En5</span>
</span><span><a class="LN" name="220">  220   </a>  <span class="KW">SIGNAL</span> tmp_36                           : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29_En5</span>
</span><span><a class="LN" name="221">  221   </a>  <span class="KW">SIGNAL</span> tmp_37                           : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_E8</span>
</span><span><a class="LN" name="222">  222   </a>  <span class="KW">SIGNAL</span> q1_tmp                           : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_E8</span>
</span><span><a class="LN" name="223">  223   </a>  <span class="KW">SIGNAL</span> q2_1_signed                      : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_E8</span>
</span><span><a class="LN" name="224">  224   </a>  <span class="KW">SIGNAL</span> tmp_38                           : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29_En5</span>
</span><span><a class="LN" name="225">  225   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_2                 : vector_of_signed29(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix29 [2]</span>
</span><span><a class="LN" name="226">  226   </a>  <span class="KW">SIGNAL</span> tmp_39                           : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29_En5</span>
</span><span><a class="LN" name="227">  227   </a>  <span class="KW">SIGNAL</span> tmp_40                           : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28_En5</span>
</span><span><a class="LN" name="228">  228   </a>  <span class="KW">SIGNAL</span> tmp_41                           : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29_En5</span>
</span><span><a class="LN" name="229">  229   </a>  <span class="KW">SIGNAL</span> tmp_42                           : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29_En5</span>
</span><span><a class="LN" name="230">  230   </a>  <span class="KW">SIGNAL</span> tmp_43                           : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_E8</span>
</span><span><a class="LN" name="231">  231   </a>  <span class="KW">SIGNAL</span> q2_tmp                           : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_E8</span>
</span><span><a class="LN" name="232">  232   </a>  <span class="KW">SIGNAL</span> q3_1_signed                      : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_E8</span>
</span><span><a class="LN" name="233">  233   </a>  <span class="KW">SIGNAL</span> tmp_44                           : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29_En5</span>
</span><span><a class="LN" name="234">  234   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_3                 : vector_of_signed29(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix29 [2]</span>
</span><span><a class="LN" name="235">  235   </a>  <span class="KW">SIGNAL</span> tmp_45                           : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29_En5</span>
</span><span><a class="LN" name="236">  236   </a>  <span class="KW">SIGNAL</span> tmp_46                           : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28_En5</span>
</span><span><a class="LN" name="237">  237   </a>  <span class="KW">SIGNAL</span> tmp_47                           : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29_En5</span>
</span><span><a class="LN" name="238">  238   </a>  <span class="KW">SIGNAL</span> tmp_48                           : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29_En5</span>
</span><span><a class="LN" name="239">  239   </a>  <span class="KW">SIGNAL</span> tmp_49                           : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_E8</span>
</span><span><a class="LN" name="240">  240   </a>  <span class="KW">SIGNAL</span> q3_tmp                           : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_E8</span>
</span><span><a class="LN" name="241">  241   </a>
</span><span><a class="LN" name="242">  242   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" name="243">  243   </a>  UMadgwick_update_fixpt_enb_b : Madgwick_update_fixpt_enb_by
</span><span><a class="LN" name="244">  244   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk_1 =&gt; clk,
</span><span><a class="LN" name="245">  245   </a>              reset_x_1 =&gt; reset_x,
</span><span><a class="LN" name="246">  246   </a>              clk_enable_1 =&gt; clk_enable,
</span><span><a class="LN" name="247">  247   </a>              clk_enable_2 =&gt; clk_enable_1
</span><span><a class="LN" name="248">  248   </a>              );
</span><span><a class="LN" name="249">  249   </a>
</span><span><a class="LN" name="250">  250   </a>  UMadgwick_update_fixpt_tc_1 : Madgwick_update_fixpt_tc
</span><span><a class="LN" name="251">  251   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" name="252">  252   </a>              reset_x =&gt; reset_x,
</span><span><a class="LN" name="253">  253   </a>              clk_enable =&gt; clk_enable_1,
</span><span><a class="LN" name="254">  254   </a>              enb =&gt; enb,
</span><span><a class="LN" name="255">  255   </a>              enb_1_4_0 =&gt; enb_1_4_0,
</span><span><a class="LN" name="256">  256   </a>              enb_1_4_1 =&gt; enb_1_4_1
</span><span><a class="LN" name="257">  257   </a>              );
</span><span><a class="LN" name="258">  258   </a>
</span><span><a class="LN" name="259">  259   </a>  <span class="CT">-- HDL code generation from MATLAB function: Madgwick_update_fixpt</span>
</span><span><a class="LN" name="260">  260   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="261">  261   </a>  <span class="CT">-- %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%</span>
</span><span><a class="LN" name="262">  262   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="263">  263   </a>  <span class="CT">--                                                                          %</span>
</span><span><a class="LN" name="264">  264   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="265">  265   </a>  <span class="CT">--           Generated by MATLAB 9.3 and Fixed-Point Designer 6.0           %</span>
</span><span><a class="LN" name="266">  266   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="267">  267   </a>  <span class="CT">--                                                                          %</span>
</span><span><a class="LN" name="268">  268   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="269">  269   </a>  <span class="CT">-- %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%</span>
</span><span><a class="LN" name="270">  270   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="271">  271   </a>  <span class="CT">-- Apply feedback step</span>
</span><span><a class="LN" name="272">  272   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="273">  273   </a>  <span class="CT">-- <span><a href="1,9">'Madgwick_update_fixpt:9'</a></span> fm = get_fimath();</span>
</span><span><a class="LN" name="274">  274   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="275">  275   </a>  <span class="CT">-- <span><a href="1,10">'Madgwick_update_fixpt:10'</a></span> q0 = fi(q0_1, 1, 14, -8, fm);</span>
</span><span><a class="LN" name="276">  276   </a>  q0_1_signed &lt;= signed(q0_1);
</span><span><a class="LN" name="277">  277   </a>
</span><span><a class="LN" name="278">  278   </a>  <span class="CT">-- Integrate rate of change of quaternion to yield quaternion</span>
</span><span><a class="LN" name="279">  279   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="280">  280   </a>  <span class="CT">-- <span><a href="1,25">'Madgwick_update_fixpt:25'</a></span> q0 = fi(q0 + qDot1 * sampleTime, 1, 14, -8, fm);</span>
</span><span><a class="LN" name="281">  281   </a>  tmp &lt;= resize(q0_1_signed &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 
</span><span><a class="LN" name="282">  282   </a>    29);
</span><span><a class="LN" name="283">  283   </a>
</span><span><a class="LN" name="284">  284   </a>  alpha0_deserializer_contl_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="285">  285   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="286">  286   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="287">  287   </a>      alpha0_deserializer_contl_cnt &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" name="288">  288   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="289">  289   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="290">  290   </a>        <span class="KW">IF</span> alpha0_deserializer_contl_cnt = to_unsigned(16#3#, 3) <span class="KW">THEN</span> 
</span><span><a class="LN" name="291">  291   </a>          alpha0_deserializer_contl_cnt &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" name="292">  292   </a>        <span class="KW">ELSE</span> 
</span><span><a class="LN" name="293">  293   </a>          alpha0_deserializer_contl_cnt &lt;= alpha0_deserializer_contl_cnt + to_unsigned(16#1#, 3);
</span><span><a class="LN" name="294">  294   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="295">  295   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="296">  296   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="297">  297   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_contl_process;
</span><span><a class="LN" name="298">  298   </a>
</span><span><a class="LN" name="299">  299   </a>  alpha0_deserializer_tapDelayEn &lt;= hdlcoder_to_stdlogic(alpha0_deserializer_contl_cnt &lt; to_unsigned(16#3#, 
</span><span><a class="LN" name="300">  300   </a>    3));
</span><span><a class="LN" name="301">  301   </a>  
</span><span><a class="LN" name="302">  302   </a>  alpha0_deserializer_contl_validOutpu &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_cnt = to_unsigned(16#3#, 3) <span class="KW">ELSE</span>
</span><span><a class="LN" name="303">  303   </a>      '0';
</span><span><a class="LN" name="304">  304   </a>  
</span><span><a class="LN" name="305">  305   </a>  alpha0_deserializer_innerRegEn &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="306">  306   </a>      '0';
</span><span><a class="LN" name="307">  307   </a>  
</span><span><a class="LN" name="308">  308   </a>  alpha0_deserializer_innerRegCtrolEn &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="309">  309   </a>      '0';
</span><span><a class="LN" name="310">  310   </a>  alpha0_deserializer_outBypassEn &lt;= '1';
</span><span><a class="LN" name="311">  311   </a>
</span><span><a class="LN" name="312">  312   </a>  alpha0_deserializer_tapDelayEn_1 &lt;= enb <span class="KW">AND</span> alpha0_deserializer_tapDelayEn;
</span><span><a class="LN" name="313">  313   </a>
</span><span><a class="LN" name="314">  314   </a>  <span class="CT">-- Count limited, Unsigned Counter</span>
</span><span><a class="LN" name="315">  315   </a>  <span class="CT">--  initial value   = 0</span>
</span><span><a class="LN" name="316">  316   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" name="317">  317   </a>  <span class="CT">--  count to value  = 3</span>
</span><span><a class="LN" name="318">  318   </a>  ctr_0_3_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="319">  319   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="320">  320   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="321">  321   </a>      counterSig &lt;= to_unsigned(16#0#, 2);
</span><span><a class="LN" name="322">  322   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="323">  323   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="324">  324   </a>        counterSig &lt;= counterSig + to_unsigned(16#1#, 2);
</span><span><a class="LN" name="325">  325   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="326">  326   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="327">  327   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> ctr_0_3_process;
</span><span><a class="LN" name="328">  328   </a>
</span><span><a class="LN" name="329">  329   </a>
</span><span><a class="LN" name="330">  330   </a>  <span class="CT">-- <span><a href="1,14">'Madgwick_update_fixpt:14'</a></span> qDot1 = fi(qDot1_1, 1, 14, -18, fm);</span>
</span><span><a class="LN" name="331">  331   </a>  qdot1_1_signed &lt;= signed(qdot1_1);
</span><span><a class="LN" name="332">  332   </a>
</span><span><a class="LN" name="333">  333   </a>  <span class="CT">-- <span><a href="1,19">'Madgwick_update_fixpt:19'</a></span> qDot1 = fi(qDot1 - beta * s0, 1, 14, -18, fm);</span>
</span><span><a class="LN" name="334">  334   </a>  tmp_1 &lt;= resize(qdot1_1_signed &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; 
</span><span><a class="LN" name="335">  335   </a>    '0' &amp; '0', 29);
</span><span><a class="LN" name="336">  336   </a>
</span><span><a class="LN" name="337">  337   </a>  alpha0_deserializer_contl_1_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="338">  338   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="339">  339   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="340">  340   </a>      alpha0_deserializer_contl_cnt_1 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" name="341">  341   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="342">  342   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="343">  343   </a>        <span class="KW">IF</span> alpha0_deserializer_contl_cnt_1 = to_unsigned(16#3#, 3) <span class="KW">THEN</span> 
</span><span><a class="LN" name="344">  344   </a>          alpha0_deserializer_contl_cnt_1 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" name="345">  345   </a>        <span class="KW">ELSE</span> 
</span><span><a class="LN" name="346">  346   </a>          alpha0_deserializer_contl_cnt_1 &lt;= alpha0_deserializer_contl_cnt_1 + to_unsigned(16#1#, 3);
</span><span><a class="LN" name="347">  347   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="348">  348   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="349">  349   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="350">  350   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_contl_1_process;
</span><span><a class="LN" name="351">  351   </a>
</span><span><a class="LN" name="352">  352   </a>  alpha0_deserializer_tapDelayEn_2 &lt;= hdlcoder_to_stdlogic(alpha0_deserializer_contl_cnt_1 &lt; 
</span><span><a class="LN" name="353">  353   </a>    to_unsigned(16#3#, 3));
</span><span><a class="LN" name="354">  354   </a>  
</span><span><a class="LN" name="355">  355   </a>  alpha0_deserializer_contl_validOutpu_1 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_cnt_1 = to_unsigned(16#3#, 3) 
</span><span><a class="LN" name="356">  356   </a>    <span class="KW">ELSE</span>
</span><span><a class="LN" name="357">  357   </a>      '0';
</span><span><a class="LN" name="358">  358   </a>  
</span><span><a class="LN" name="359">  359   </a>  alpha0_deserializer_innerRegEn_1 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_1 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="360">  360   </a>      '0';
</span><span><a class="LN" name="361">  361   </a>  
</span><span><a class="LN" name="362">  362   </a>  alpha0_deserializer_innerRegCtrolEn_1 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_1 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="363">  363   </a>      '0';
</span><span><a class="LN" name="364">  364   </a>  alpha0_deserializer_outBypassEn_1 &lt;= '1';
</span><span><a class="LN" name="365">  365   </a>
</span><span><a class="LN" name="366">  366   </a>  alpha0_deserializer_tapDelayEn_3 &lt;= enb <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_2;
</span><span><a class="LN" name="367">  367   </a>
</span><span><a class="LN" name="368">  368   </a>  c0_serial_0(0) &lt;= beta;
</span><span><a class="LN" name="369">  369   </a>  c0_serial_0(1) &lt;= beta;
</span><span><a class="LN" name="370">  370   </a>  c0_serial_0(2) &lt;= beta;
</span><span><a class="LN" name="371">  371   </a>  c0_serial_0(3) &lt;= beta;
</span><span><a class="LN" name="372">  372   </a>
</span><span><a class="LN" name="373">  373   </a>  outputgen1: <span class="KW">FOR</span> kk <span class="KW">IN</span> 0 <span class="KW">TO</span> 3 <span class="KW">GENERATE</span>
</span><span><a class="LN" name="374">  374   </a>    c0_serial_0_1(kk) &lt;= unsigned(c0_serial_0(kk));
</span><span><a class="LN" name="375">  375   </a>  <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" name="376">  376   </a>
</span><span><a class="LN" name="377">  377   </a>  rcc_out &lt;= c0_serial_0_1;
</span><span><a class="LN" name="378">  378   </a>
</span><span><a class="LN" name="379">  379   </a>  ratechange_splitcomp_out0 &lt;= rcc_out(0);
</span><span><a class="LN" name="380">  380   </a>
</span><span><a class="LN" name="381">  381   </a>  ratechange_splitcomp_out1 &lt;= rcc_out(1);
</span><span><a class="LN" name="382">  382   </a>
</span><span><a class="LN" name="383">  383   </a>  ratechange_splitcomp_out2 &lt;= rcc_out(2);
</span><span><a class="LN" name="384">  384   </a>
</span><span><a class="LN" name="385">  385   </a>  ratechange_splitcomp_out3 &lt;= rcc_out(3);
</span><span><a class="LN" name="386">  386   </a>
</span><span><a class="LN" name="387">  387   </a>  
</span><span><a class="LN" name="388">  388   </a>  beta_1 &lt;= ratechange_splitcomp_out0 <span class="KW">WHEN</span> counterSig = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="389">  389   </a>      ratechange_splitcomp_out1 <span class="KW">WHEN</span> counterSig = to_unsigned(16#1#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="390">  390   </a>      ratechange_splitcomp_out2 <span class="KW">WHEN</span> counterSig = to_unsigned(16#2#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="391">  391   </a>      ratechange_splitcomp_out3;
</span><span><a class="LN" name="392">  392   </a>
</span><span><a class="LN" name="393">  393   </a>  c0_serial_1(0) &lt;= s0;
</span><span><a class="LN" name="394">  394   </a>  c0_serial_1(1) &lt;= s1;
</span><span><a class="LN" name="395">  395   </a>  c0_serial_1(2) &lt;= s2;
</span><span><a class="LN" name="396">  396   </a>  c0_serial_1(3) &lt;= s3;
</span><span><a class="LN" name="397">  397   </a>
</span><span><a class="LN" name="398">  398   </a>  outputgen: <span class="KW">FOR</span> kk <span class="KW">IN</span> 0 <span class="KW">TO</span> 3 <span class="KW">GENERATE</span>
</span><span><a class="LN" name="399">  399   </a>    c0_serial_1_1(kk) &lt;= signed(c0_serial_1(kk));
</span><span><a class="LN" name="400">  400   </a>  <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" name="401">  401   </a>
</span><span><a class="LN" name="402">  402   </a>  rcc_out_1 &lt;= c0_serial_1_1;
</span><span><a class="LN" name="403">  403   </a>
</span><span><a class="LN" name="404">  404   </a>  ratechange_splitcomp_out0_1 &lt;= rcc_out_1(0);
</span><span><a class="LN" name="405">  405   </a>
</span><span><a class="LN" name="406">  406   </a>  ratechange_splitcomp_out1_1 &lt;= rcc_out_1(1);
</span><span><a class="LN" name="407">  407   </a>
</span><span><a class="LN" name="408">  408   </a>  ratechange_splitcomp_out2_1 &lt;= rcc_out_1(2);
</span><span><a class="LN" name="409">  409   </a>
</span><span><a class="LN" name="410">  410   </a>  ratechange_splitcomp_out3_1 &lt;= rcc_out_1(3);
</span><span><a class="LN" name="411">  411   </a>
</span><span><a class="LN" name="412">  412   </a>  
</span><span><a class="LN" name="413">  413   </a>  s0_1 &lt;= ratechange_splitcomp_out0_1 <span class="KW">WHEN</span> counterSig = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="414">  414   </a>      ratechange_splitcomp_out1_1 <span class="KW">WHEN</span> counterSig = to_unsigned(16#1#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="415">  415   </a>      ratechange_splitcomp_out2_1 <span class="KW">WHEN</span> counterSig = to_unsigned(16#2#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="416">  416   </a>      ratechange_splitcomp_out3_1;
</span><span><a class="LN" name="417">  417   </a>
</span><span><a class="LN" name="418">  418   </a>  multiplier_cast &lt;= signed(resize(beta_1, 15));
</span><span><a class="LN" name="419">  419   </a>  multiplier_mul_temp &lt;= multiplier_cast * s0_1;
</span><span><a class="LN" name="420">  420   </a>  tmp_2 &lt;= multiplier_mul_temp(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="421">  421   </a>
</span><span><a class="LN" name="422">  422   </a>  alpha0_deserializer_tapDelayComp_pro : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="423">  423   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="424">  424   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="425">  425   </a>      alpha0_deserializer_tapout &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#0000000#, 28));
</span><span><a class="LN" name="426">  426   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="427">  427   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_3 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="428">  428   </a>        alpha0_deserializer_tapout(2) &lt;= tmp_2;
</span><span><a class="LN" name="429">  429   </a>        alpha0_deserializer_tapout(0 <span class="KW">TO</span> 1) &lt;= alpha0_deserializer_tapout(1 <span class="KW">TO</span> 2);
</span><span><a class="LN" name="430">  430   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="431">  431   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="432">  432   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_tapDelayComp_pro;
</span><span><a class="LN" name="433">  433   </a>
</span><span><a class="LN" name="434">  434   </a>
</span><span><a class="LN" name="435">  435   </a>  alpha0_deserializer_muxOut(0) &lt;= alpha0_deserializer_tapout(0);
</span><span><a class="LN" name="436">  436   </a>  alpha0_deserializer_muxOut(1) &lt;= alpha0_deserializer_tapout(1);
</span><span><a class="LN" name="437">  437   </a>  alpha0_deserializer_muxOut(2) &lt;= alpha0_deserializer_tapout(2);
</span><span><a class="LN" name="438">  438   </a>  alpha0_deserializer_muxOut(3) &lt;= tmp_2;
</span><span><a class="LN" name="439">  439   </a>
</span><span><a class="LN" name="440">  440   </a>  alpha0_deserializer_regComp_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="441">  441   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="442">  442   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="443">  443   </a>      c0_serialOut_0 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#0000000#, 28));
</span><span><a class="LN" name="444">  444   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="445">  445   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">AND</span> alpha0_deserializer_innerRegEn_1 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="446">  446   </a>        c0_serialOut_0 &lt;= alpha0_deserializer_muxOut;
</span><span><a class="LN" name="447">  447   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="448">  448   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="449">  449   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_regComp_process;
</span><span><a class="LN" name="450">  450   </a>
</span><span><a class="LN" name="451">  451   </a>
</span><span><a class="LN" name="452">  452   </a>  <span class="CT">-- <span><a href="1,15">'Madgwick_update_fixpt:15'</a></span> qDot2 = fi(qDot2_1, 1, 14, -18, fm);</span>
</span><span><a class="LN" name="453">  453   </a>  qdot2_1_signed &lt;= signed(qdot2_1);
</span><span><a class="LN" name="454">  454   </a>
</span><span><a class="LN" name="455">  455   </a>  <span class="CT">-- <span><a href="1,20">'Madgwick_update_fixpt:20'</a></span> qDot2 = fi(qDot2 - beta * s1, 1, 14, -18, fm);</span>
</span><span><a class="LN" name="456">  456   </a>  tmp_3 &lt;= resize(qdot2_1_signed &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; 
</span><span><a class="LN" name="457">  457   </a>    '0' &amp; '0', 29);
</span><span><a class="LN" name="458">  458   </a>
</span><span><a class="LN" name="459">  459   </a>  <span class="CT">-- <span><a href="1,16">'Madgwick_update_fixpt:16'</a></span> qDot3 = fi(qDot3_1, 1, 14, -18, fm);</span>
</span><span><a class="LN" name="460">  460   </a>  qdot3_1_signed &lt;= signed(qdot3_1);
</span><span><a class="LN" name="461">  461   </a>
</span><span><a class="LN" name="462">  462   </a>  <span class="CT">-- <span><a href="1,21">'Madgwick_update_fixpt:21'</a></span> qDot3 = fi(qDot3 - beta * s2, 1, 14, -18, fm);</span>
</span><span><a class="LN" name="463">  463   </a>  tmp_4 &lt;= resize(qdot3_1_signed &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; 
</span><span><a class="LN" name="464">  464   </a>    '0' &amp; '0', 29);
</span><span><a class="LN" name="465">  465   </a>
</span><span><a class="LN" name="466">  466   </a>  <span class="CT">-- <span><a href="1,17">'Madgwick_update_fixpt:17'</a></span> qDot4 = fi(qDot4_1, 1, 14, -18, fm);</span>
</span><span><a class="LN" name="467">  467   </a>  qdot4_1_signed &lt;= signed(qdot4_1);
</span><span><a class="LN" name="468">  468   </a>
</span><span><a class="LN" name="469">  469   </a>  <span class="CT">-- <span><a href="1,22">'Madgwick_update_fixpt:22'</a></span> qDot4 = fi(qDot4 - beta * s3, 1, 14, -18, fm);</span>
</span><span><a class="LN" name="470">  470   </a>  tmp_5 &lt;= resize(qdot4_1_signed &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; 
</span><span><a class="LN" name="471">  471   </a>    '0' &amp; '0', 29);
</span><span><a class="LN" name="472">  472   </a>
</span><span><a class="LN" name="473">  473   </a>  delayMatch_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="474">  474   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="475">  475   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="476">  476   </a>      tmp_6 &lt;= to_signed(16#00000000#, 29);
</span><span><a class="LN" name="477">  477   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="478">  478   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="479">  479   </a>        tmp_6 &lt;= tmp_1;
</span><span><a class="LN" name="480">  480   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="481">  481   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="482">  482   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_process;
</span><span><a class="LN" name="483">  483   </a>
</span><span><a class="LN" name="484">  484   </a>
</span><span><a class="LN" name="485">  485   </a>  tmp_7 &lt;= c0_serialOut_0(0);
</span><span><a class="LN" name="486">  486   </a>
</span><span><a class="LN" name="487">  487   </a>  tmp_8 &lt;= resize(tmp_7, 29);
</span><span><a class="LN" name="488">  488   </a>
</span><span><a class="LN" name="489">  489   </a>  tmp_9 &lt;= tmp_6 - tmp_8;
</span><span><a class="LN" name="490">  490   </a>
</span><span><a class="LN" name="491">  491   </a>  tmp_10 &lt;= tmp_9(27 <span class="KW">DOWNTO</span> 14);
</span><span><a class="LN" name="492">  492   </a>
</span><span><a class="LN" name="493">  493   </a>  delayMatch_1_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="494">  494   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="495">  495   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="496">  496   </a>      tmp_11 &lt;= to_signed(16#00000000#, 29);
</span><span><a class="LN" name="497">  497   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="498">  498   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="499">  499   </a>        tmp_11 &lt;= tmp_3;
</span><span><a class="LN" name="500">  500   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="501">  501   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="502">  502   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_1_process;
</span><span><a class="LN" name="503">  503   </a>
</span><span><a class="LN" name="504">  504   </a>
</span><span><a class="LN" name="505">  505   </a>  tmp_12 &lt;= c0_serialOut_0(1);
</span><span><a class="LN" name="506">  506   </a>
</span><span><a class="LN" name="507">  507   </a>  tmp_13 &lt;= resize(tmp_12, 29);
</span><span><a class="LN" name="508">  508   </a>
</span><span><a class="LN" name="509">  509   </a>  tmp_14 &lt;= tmp_11 - tmp_13;
</span><span><a class="LN" name="510">  510   </a>
</span><span><a class="LN" name="511">  511   </a>  tmp_15 &lt;= tmp_14(27 <span class="KW">DOWNTO</span> 14);
</span><span><a class="LN" name="512">  512   </a>
</span><span><a class="LN" name="513">  513   </a>  delayMatch_2_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="514">  514   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="515">  515   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="516">  516   </a>      tmp_16 &lt;= to_signed(16#00000000#, 29);
</span><span><a class="LN" name="517">  517   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="518">  518   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="519">  519   </a>        tmp_16 &lt;= tmp_4;
</span><span><a class="LN" name="520">  520   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="521">  521   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="522">  522   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_2_process;
</span><span><a class="LN" name="523">  523   </a>
</span><span><a class="LN" name="524">  524   </a>
</span><span><a class="LN" name="525">  525   </a>  tmp_17 &lt;= c0_serialOut_0(2);
</span><span><a class="LN" name="526">  526   </a>
</span><span><a class="LN" name="527">  527   </a>  tmp_18 &lt;= resize(tmp_17, 29);
</span><span><a class="LN" name="528">  528   </a>
</span><span><a class="LN" name="529">  529   </a>  tmp_19 &lt;= tmp_16 - tmp_18;
</span><span><a class="LN" name="530">  530   </a>
</span><span><a class="LN" name="531">  531   </a>  tmp_20 &lt;= tmp_19(27 <span class="KW">DOWNTO</span> 14);
</span><span><a class="LN" name="532">  532   </a>
</span><span><a class="LN" name="533">  533   </a>  delayMatch_3_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="534">  534   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="535">  535   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="536">  536   </a>      tmp_21 &lt;= to_signed(16#00000000#, 29);
</span><span><a class="LN" name="537">  537   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="538">  538   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="539">  539   </a>        tmp_21 &lt;= tmp_5;
</span><span><a class="LN" name="540">  540   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="541">  541   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="542">  542   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_3_process;
</span><span><a class="LN" name="543">  543   </a>
</span><span><a class="LN" name="544">  544   </a>
</span><span><a class="LN" name="545">  545   </a>  tmp_22 &lt;= c0_serialOut_0(3);
</span><span><a class="LN" name="546">  546   </a>
</span><span><a class="LN" name="547">  547   </a>  tmp_23 &lt;= resize(tmp_22, 29);
</span><span><a class="LN" name="548">  548   </a>
</span><span><a class="LN" name="549">  549   </a>  tmp_24 &lt;= tmp_21 - tmp_23;
</span><span><a class="LN" name="550">  550   </a>
</span><span><a class="LN" name="551">  551   </a>  tmp_25 &lt;= tmp_24(27 <span class="KW">DOWNTO</span> 14);
</span><span><a class="LN" name="552">  552   </a>
</span><span><a class="LN" name="553">  553   </a>  c0_serial_0_2(0) &lt;= tmp_10;
</span><span><a class="LN" name="554">  554   </a>  c0_serial_0_2(1) &lt;= tmp_15;
</span><span><a class="LN" name="555">  555   </a>  c0_serial_0_2(2) &lt;= tmp_20;
</span><span><a class="LN" name="556">  556   </a>  c0_serial_0_2(3) &lt;= tmp_25;
</span><span><a class="LN" name="557">  557   </a>
</span><span><a class="LN" name="558">  558   </a>  rcc_out_2 &lt;= c0_serial_0_2;
</span><span><a class="LN" name="559">  559   </a>
</span><span><a class="LN" name="560">  560   </a>  ratechange_splitcomp_out0_2 &lt;= rcc_out_2(0);
</span><span><a class="LN" name="561">  561   </a>
</span><span><a class="LN" name="562">  562   </a>  ratechange_splitcomp_out1_2 &lt;= rcc_out_2(1);
</span><span><a class="LN" name="563">  563   </a>
</span><span><a class="LN" name="564">  564   </a>  ratechange_splitcomp_out2_2 &lt;= rcc_out_2(2);
</span><span><a class="LN" name="565">  565   </a>
</span><span><a class="LN" name="566">  566   </a>  ratechange_splitcomp_out3_2 &lt;= rcc_out_2(3);
</span><span><a class="LN" name="567">  567   </a>
</span><span><a class="LN" name="568">  568   </a>  
</span><span><a class="LN" name="569">  569   </a>  qDot1 &lt;= ratechange_splitcomp_out0_2 <span class="KW">WHEN</span> counterSig = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="570">  570   </a>      ratechange_splitcomp_out1_2 <span class="KW">WHEN</span> counterSig = to_unsigned(16#1#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="571">  571   </a>      ratechange_splitcomp_out2_2 <span class="KW">WHEN</span> counterSig = to_unsigned(16#2#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="572">  572   </a>      ratechange_splitcomp_out3_2;
</span><span><a class="LN" name="573">  573   </a>
</span><span><a class="LN" name="574">  574   </a>  sampletime_unsigned &lt;= unsigned(sampletime);
</span><span><a class="LN" name="575">  575   </a>
</span><span><a class="LN" name="576">  576   </a>  delayMatch_4_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="577">  577   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="578">  578   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="579">  579   </a>      sampleTime_1 &lt;= to_unsigned(16#0000#, 14);
</span><span><a class="LN" name="580">  580   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="581">  581   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="582">  582   </a>        sampleTime_1 &lt;= sampletime_unsigned;
</span><span><a class="LN" name="583">  583   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="584">  584   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="585">  585   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_4_process;
</span><span><a class="LN" name="586">  586   </a>
</span><span><a class="LN" name="587">  587   </a>
</span><span><a class="LN" name="588">  588   </a>  c0_serial_1_2(0) &lt;= sampleTime_1;
</span><span><a class="LN" name="589">  589   </a>  c0_serial_1_2(1) &lt;= sampleTime_1;
</span><span><a class="LN" name="590">  590   </a>  c0_serial_1_2(2) &lt;= sampleTime_1;
</span><span><a class="LN" name="591">  591   </a>  c0_serial_1_2(3) &lt;= sampleTime_1;
</span><span><a class="LN" name="592">  592   </a>
</span><span><a class="LN" name="593">  593   </a>  rcc_out_3 &lt;= c0_serial_1_2;
</span><span><a class="LN" name="594">  594   </a>
</span><span><a class="LN" name="595">  595   </a>  ratechange_splitcomp_out0_3 &lt;= rcc_out_3(0);
</span><span><a class="LN" name="596">  596   </a>
</span><span><a class="LN" name="597">  597   </a>  ratechange_splitcomp_out1_3 &lt;= rcc_out_3(1);
</span><span><a class="LN" name="598">  598   </a>
</span><span><a class="LN" name="599">  599   </a>  ratechange_splitcomp_out2_3 &lt;= rcc_out_3(2);
</span><span><a class="LN" name="600">  600   </a>
</span><span><a class="LN" name="601">  601   </a>  ratechange_splitcomp_out3_3 &lt;= rcc_out_3(3);
</span><span><a class="LN" name="602">  602   </a>
</span><span><a class="LN" name="603">  603   </a>  
</span><span><a class="LN" name="604">  604   </a>  sampleTime_2 &lt;= ratechange_splitcomp_out0_3 <span class="KW">WHEN</span> counterSig = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="605">  605   </a>      ratechange_splitcomp_out1_3 <span class="KW">WHEN</span> counterSig = to_unsigned(16#1#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="606">  606   </a>      ratechange_splitcomp_out2_3 <span class="KW">WHEN</span> counterSig = to_unsigned(16#2#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="607">  607   </a>      ratechange_splitcomp_out3_3;
</span><span><a class="LN" name="608">  608   </a>
</span><span><a class="LN" name="609">  609   </a>  multiplier_cast_1 &lt;= signed(resize(sampleTime_2, 15));
</span><span><a class="LN" name="610">  610   </a>  multiplier_mul_temp_1 &lt;= qDot1 * multiplier_cast_1;
</span><span><a class="LN" name="611">  611   </a>  tmp_26 &lt;= multiplier_mul_temp_1(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="612">  612   </a>
</span><span><a class="LN" name="613">  613   </a>  alpha0_deserializer_tapDelayComp_1_p : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="614">  614   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="615">  615   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="616">  616   </a>      alpha0_deserializer_tapout_1 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#0000000#, 28));
</span><span><a class="LN" name="617">  617   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="618">  618   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_1 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="619">  619   </a>        alpha0_deserializer_tapout_1(2) &lt;= tmp_26;
</span><span><a class="LN" name="620">  620   </a>        alpha0_deserializer_tapout_1(0 <span class="KW">TO</span> 1) &lt;= alpha0_deserializer_tapout_1(1 <span class="KW">TO</span> 2);
</span><span><a class="LN" name="621">  621   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="622">  622   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="623">  623   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_tapDelayComp_1_p;
</span><span><a class="LN" name="624">  624   </a>
</span><span><a class="LN" name="625">  625   </a>
</span><span><a class="LN" name="626">  626   </a>  alpha0_deserializer_muxOut_1(0) &lt;= alpha0_deserializer_tapout_1(0);
</span><span><a class="LN" name="627">  627   </a>  alpha0_deserializer_muxOut_1(1) &lt;= alpha0_deserializer_tapout_1(1);
</span><span><a class="LN" name="628">  628   </a>  alpha0_deserializer_muxOut_1(2) &lt;= alpha0_deserializer_tapout_1(2);
</span><span><a class="LN" name="629">  629   </a>  alpha0_deserializer_muxOut_1(3) &lt;= tmp_26;
</span><span><a class="LN" name="630">  630   </a>
</span><span><a class="LN" name="631">  631   </a>  alpha0_deserializer_regComp_1_proces : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="632">  632   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="633">  633   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="634">  634   </a>      c0_serialOut_0_1 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#0000000#, 28));
</span><span><a class="LN" name="635">  635   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="636">  636   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">AND</span> alpha0_deserializer_innerRegEn = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="637">  637   </a>        c0_serialOut_0_1 &lt;= alpha0_deserializer_muxOut_1;
</span><span><a class="LN" name="638">  638   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="639">  639   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="640">  640   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_regComp_1_proces;
</span><span><a class="LN" name="641">  641   </a>
</span><span><a class="LN" name="642">  642   </a>
</span><span><a class="LN" name="643">  643   </a>  delayMatch_5_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="644">  644   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="645">  645   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="646">  646   </a>      delayMatch_reg &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000000#, 29));
</span><span><a class="LN" name="647">  647   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="648">  648   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="649">  649   </a>        delayMatch_reg(0) &lt;= tmp;
</span><span><a class="LN" name="650">  650   </a>        delayMatch_reg(1) &lt;= delayMatch_reg(0);
</span><span><a class="LN" name="651">  651   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="652">  652   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="653">  653   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_5_process;
</span><span><a class="LN" name="654">  654   </a>
</span><span><a class="LN" name="655">  655   </a>  tmp_27 &lt;= delayMatch_reg(1);
</span><span><a class="LN" name="656">  656   </a>
</span><span><a class="LN" name="657">  657   </a>  tmp_28 &lt;= c0_serialOut_0_1(0);
</span><span><a class="LN" name="658">  658   </a>
</span><span><a class="LN" name="659">  659   </a>  tmp_29 &lt;= resize(tmp_28, 29);
</span><span><a class="LN" name="660">  660   </a>
</span><span><a class="LN" name="661">  661   </a>  tmp_30 &lt;= tmp_27 + tmp_29;
</span><span><a class="LN" name="662">  662   </a>
</span><span><a class="LN" name="663">  663   </a>  tmp_31 &lt;= tmp_30(26 <span class="KW">DOWNTO</span> 13);
</span><span><a class="LN" name="664">  664   </a>
</span><span><a class="LN" name="665">  665   </a>  q0_reg_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="666">  666   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="667">  667   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="668">  668   </a>      q0_tmp &lt;= to_signed(16#0000#, 14);
</span><span><a class="LN" name="669">  669   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="670">  670   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="671">  671   </a>        q0_tmp &lt;= tmp_31;
</span><span><a class="LN" name="672">  672   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="673">  673   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="674">  674   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> q0_reg_process;
</span><span><a class="LN" name="675">  675   </a>
</span><span><a class="LN" name="676">  676   </a>
</span><span><a class="LN" name="677">  677   </a>  q0 &lt;= std_logic_vector(q0_tmp);
</span><span><a class="LN" name="678">  678   </a>
</span><span><a class="LN" name="679">  679   </a>  <span class="CT">-- <span><a href="1,11">'Madgwick_update_fixpt:11'</a></span> q1 = fi(q1_1, 1, 14, -8, fm);</span>
</span><span><a class="LN" name="680">  680   </a>  q1_1_signed &lt;= signed(q1_1);
</span><span><a class="LN" name="681">  681   </a>
</span><span><a class="LN" name="682">  682   </a>  <span class="CT">-- <span><a href="1,26">'Madgwick_update_fixpt:26'</a></span> q1 = fi(q1 + qDot2 * sampleTime, 1, 14, -8, fm);</span>
</span><span><a class="LN" name="683">  683   </a>  tmp_32 &lt;= resize(q1_1_signed &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 
</span><span><a class="LN" name="684">  684   </a>    29);
</span><span><a class="LN" name="685">  685   </a>
</span><span><a class="LN" name="686">  686   </a>  delayMatch_6_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="687">  687   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="688">  688   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="689">  689   </a>      delayMatch_reg_1 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000000#, 29));
</span><span><a class="LN" name="690">  690   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="691">  691   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="692">  692   </a>        delayMatch_reg_1(0) &lt;= tmp_32;
</span><span><a class="LN" name="693">  693   </a>        delayMatch_reg_1(1) &lt;= delayMatch_reg_1(0);
</span><span><a class="LN" name="694">  694   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="695">  695   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="696">  696   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_6_process;
</span><span><a class="LN" name="697">  697   </a>
</span><span><a class="LN" name="698">  698   </a>  tmp_33 &lt;= delayMatch_reg_1(1);
</span><span><a class="LN" name="699">  699   </a>
</span><span><a class="LN" name="700">  700   </a>  tmp_34 &lt;= c0_serialOut_0_1(1);
</span><span><a class="LN" name="701">  701   </a>
</span><span><a class="LN" name="702">  702   </a>  tmp_35 &lt;= resize(tmp_34, 29);
</span><span><a class="LN" name="703">  703   </a>
</span><span><a class="LN" name="704">  704   </a>  tmp_36 &lt;= tmp_33 + tmp_35;
</span><span><a class="LN" name="705">  705   </a>
</span><span><a class="LN" name="706">  706   </a>  tmp_37 &lt;= tmp_36(26 <span class="KW">DOWNTO</span> 13);
</span><span><a class="LN" name="707">  707   </a>
</span><span><a class="LN" name="708">  708   </a>  q1_reg_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="709">  709   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="710">  710   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="711">  711   </a>      q1_tmp &lt;= to_signed(16#0000#, 14);
</span><span><a class="LN" name="712">  712   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="713">  713   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="714">  714   </a>        q1_tmp &lt;= tmp_37;
</span><span><a class="LN" name="715">  715   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="716">  716   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="717">  717   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> q1_reg_process;
</span><span><a class="LN" name="718">  718   </a>
</span><span><a class="LN" name="719">  719   </a>
</span><span><a class="LN" name="720">  720   </a>  q1 &lt;= std_logic_vector(q1_tmp);
</span><span><a class="LN" name="721">  721   </a>
</span><span><a class="LN" name="722">  722   </a>  <span class="CT">-- <span><a href="1,12">'Madgwick_update_fixpt:12'</a></span> q2 = fi(q2_1, 1, 14, -8, fm);</span>
</span><span><a class="LN" name="723">  723   </a>  q2_1_signed &lt;= signed(q2_1);
</span><span><a class="LN" name="724">  724   </a>
</span><span><a class="LN" name="725">  725   </a>  <span class="CT">-- <span><a href="1,27">'Madgwick_update_fixpt:27'</a></span> q2 = fi(q2 + qDot3 * sampleTime, 1, 14, -8, fm);</span>
</span><span><a class="LN" name="726">  726   </a>  tmp_38 &lt;= resize(q2_1_signed &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 
</span><span><a class="LN" name="727">  727   </a>    29);
</span><span><a class="LN" name="728">  728   </a>
</span><span><a class="LN" name="729">  729   </a>  delayMatch_7_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="730">  730   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="731">  731   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="732">  732   </a>      delayMatch_reg_2 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000000#, 29));
</span><span><a class="LN" name="733">  733   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="734">  734   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="735">  735   </a>        delayMatch_reg_2(0) &lt;= tmp_38;
</span><span><a class="LN" name="736">  736   </a>        delayMatch_reg_2(1) &lt;= delayMatch_reg_2(0);
</span><span><a class="LN" name="737">  737   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="738">  738   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="739">  739   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_7_process;
</span><span><a class="LN" name="740">  740   </a>
</span><span><a class="LN" name="741">  741   </a>  tmp_39 &lt;= delayMatch_reg_2(1);
</span><span><a class="LN" name="742">  742   </a>
</span><span><a class="LN" name="743">  743   </a>  tmp_40 &lt;= c0_serialOut_0_1(2);
</span><span><a class="LN" name="744">  744   </a>
</span><span><a class="LN" name="745">  745   </a>  tmp_41 &lt;= resize(tmp_40, 29);
</span><span><a class="LN" name="746">  746   </a>
</span><span><a class="LN" name="747">  747   </a>  tmp_42 &lt;= tmp_39 + tmp_41;
</span><span><a class="LN" name="748">  748   </a>
</span><span><a class="LN" name="749">  749   </a>  tmp_43 &lt;= tmp_42(26 <span class="KW">DOWNTO</span> 13);
</span><span><a class="LN" name="750">  750   </a>
</span><span><a class="LN" name="751">  751   </a>  q2_reg_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="752">  752   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="753">  753   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="754">  754   </a>      q2_tmp &lt;= to_signed(16#0000#, 14);
</span><span><a class="LN" name="755">  755   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="756">  756   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="757">  757   </a>        q2_tmp &lt;= tmp_43;
</span><span><a class="LN" name="758">  758   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="759">  759   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="760">  760   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> q2_reg_process;
</span><span><a class="LN" name="761">  761   </a>
</span><span><a class="LN" name="762">  762   </a>
</span><span><a class="LN" name="763">  763   </a>  q2 &lt;= std_logic_vector(q2_tmp);
</span><span><a class="LN" name="764">  764   </a>
</span><span><a class="LN" name="765">  765   </a>  <span class="CT">-- <span><a href="1,13">'Madgwick_update_fixpt:13'</a></span> q3 = fi(q3_1, 1, 14, -8, fm);</span>
</span><span><a class="LN" name="766">  766   </a>  q3_1_signed &lt;= signed(q3_1);
</span><span><a class="LN" name="767">  767   </a>
</span><span><a class="LN" name="768">  768   </a>  <span class="CT">-- <span><a href="1,28">'Madgwick_update_fixpt:28'</a></span> q3 = fi(q3 + qDot4 * sampleTime, 1, 14, -8, fm);</span>
</span><span><a class="LN" name="769">  769   </a>  tmp_44 &lt;= resize(q3_1_signed &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 
</span><span><a class="LN" name="770">  770   </a>    29);
</span><span><a class="LN" name="771">  771   </a>
</span><span><a class="LN" name="772">  772   </a>  delayMatch_8_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="773">  773   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="774">  774   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="775">  775   </a>      delayMatch_reg_3 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000000#, 29));
</span><span><a class="LN" name="776">  776   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="777">  777   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="778">  778   </a>        delayMatch_reg_3(0) &lt;= tmp_44;
</span><span><a class="LN" name="779">  779   </a>        delayMatch_reg_3(1) &lt;= delayMatch_reg_3(0);
</span><span><a class="LN" name="780">  780   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="781">  781   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="782">  782   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_8_process;
</span><span><a class="LN" name="783">  783   </a>
</span><span><a class="LN" name="784">  784   </a>  tmp_45 &lt;= delayMatch_reg_3(1);
</span><span><a class="LN" name="785">  785   </a>
</span><span><a class="LN" name="786">  786   </a>  tmp_46 &lt;= c0_serialOut_0_1(3);
</span><span><a class="LN" name="787">  787   </a>
</span><span><a class="LN" name="788">  788   </a>  tmp_47 &lt;= resize(tmp_46, 29);
</span><span><a class="LN" name="789">  789   </a>
</span><span><a class="LN" name="790">  790   </a>  tmp_48 &lt;= tmp_45 + tmp_47;
</span><span><a class="LN" name="791">  791   </a>
</span><span><a class="LN" name="792">  792   </a>  tmp_49 &lt;= tmp_48(26 <span class="KW">DOWNTO</span> 13);
</span><span><a class="LN" name="793">  793   </a>
</span><span><a class="LN" name="794">  794   </a>  q3_reg_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="795">  795   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="796">  796   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="797">  797   </a>      q3_tmp &lt;= to_signed(16#0000#, 14);
</span><span><a class="LN" name="798">  798   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="799">  799   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="800">  800   </a>        q3_tmp &lt;= tmp_49;
</span><span><a class="LN" name="801">  801   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="802">  802   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="803">  803   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> q3_reg_process;
</span><span><a class="LN" name="804">  804   </a>
</span><span><a class="LN" name="805">  805   </a>
</span><span><a class="LN" name="806">  806   </a>  q3 &lt;= std_logic_vector(q3_tmp);
</span><span><a class="LN" name="807">  807   </a>
</span><span><a class="LN" name="808">  808   </a>  ce_out &lt;= enb_1_4_1;
</span><span><a class="LN" name="809">  809   </a>
</span><span><a class="LN" name="810">  810   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" name="811">  811   </a>
</span><span><a class="LN" name="812">  812   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>