Analysis & Synthesis report for MIcrocontroller
Thu Nov 25 11:16:30 2021
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |microcontroller|controller:U2|present_state
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for memory:U1|altsyncram:altsyncram_component|altsyncram_5kc1:auto_generated
 14. Parameter Settings for User Entity Instance: memory:U1|altsyncram:altsyncram_component
 15. Parameter Settings for User Entity Instance: MAR:U5
 16. Parameter Settings for Inferred Entity Instance: ALU:U3|lpm_add_sub:Add0
 17. altsyncram Parameter Settings by Entity Instance
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 25 11:16:30 2021      ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name                      ; MIcrocontroller                            ;
; Top-level Entity Name              ; microcontroller                            ;
; Family                             ; Cyclone II                                 ;
; Total logic elements               ; 416                                        ;
;     Total combinational functions  ; 397                                        ;
;     Dedicated logic registers      ; 90                                         ;
; Total registers                    ; 90                                         ;
; Total pins                         ; 45                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 3,328                                      ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; MIcrocontroller    ; MIcrocontroller    ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Type of Retiming Performed During Resynthesis                              ; Full               ;                    ;
; Resynthesis Optimization Effort                                            ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                                   ; Normal             ;                    ;
; Use Generated Physical Constraints File                                    ; On                 ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                            ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------+---------+
; SevenSegDec.vhd                  ; yes             ; User VHDL File               ; D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/SevenSegDec.vhd        ;         ;
; ROM.vhd                          ; yes             ; User VHDL File               ; D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/ROM.vhd                ;         ;
; Reg.vhd                          ; yes             ; User VHDL File               ; D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/Reg.vhd                ;         ;
; pc.vhd                           ; yes             ; User VHDL File               ; D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/pc.vhd                 ;         ;
; microcontroller.vhd              ; yes             ; User VHDL File               ; D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/microcontroller.vhd    ;         ;
; memory.vhd                       ; yes             ; User VHDL File               ; D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/memory.vhd             ;         ;
; MAR.vhd                          ; yes             ; User VHDL File               ; D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/MAR.vhd                ;         ;
; IR.vhd                           ; yes             ; User VHDL File               ; D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/IR.vhd                 ;         ;
; DEFS.vhd                         ; yes             ; User VHDL File               ; D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/DEFS.vhd               ;         ;
; Debounce.vhd                     ; yes             ; User VHDL File               ; D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/Debounce.vhd           ;         ;
; controller.vhd                   ; yes             ; User VHDL File               ; D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/controller.vhd         ;         ;
; ALU.vhd                          ; yes             ; User VHDL File               ; D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/ALU.vhd                ;         ;
; Three_state.vhd                  ; yes             ; User VHDL File               ; D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/Three_state.vhd        ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf                                           ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                    ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc                                              ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc                                           ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc                                           ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc                                            ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/altrom.inc                                               ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/altram.inc                                               ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/altdpram.inc                                             ;         ;
; db/altsyncram_5kc1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/db/altsyncram_5kc1.tdf ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf                                          ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/addcore.inc                                              ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/look_add.inc                                             ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/bypassff.inc                                             ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/altshift.inc                                             ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; c:/altera/13.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                  ;         ;
; db/add_sub_rpi.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/db/add_sub_rpi.tdf     ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 416   ;
;                                             ;       ;
; Total combinational functions               ; 397   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 242   ;
;     -- 3 input functions                    ; 78    ;
;     -- <=2 input functions                  ; 77    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 329   ;
;     -- arithmetic mode                      ; 68    ;
;                                             ;       ;
; Total registers                             ; 90    ;
;     -- Dedicated logic registers            ; 90    ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 45    ;
; Total memory bits                           ; 3328  ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 91    ;
; Total fan-out                               ; 1883  ;
; Average fan-out                             ; 3.46  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                              ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                       ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------+--------------+
; |microcontroller                          ; 397 (2)           ; 90 (0)       ; 3328        ; 0            ; 0       ; 0         ; 45   ; 0            ; |microcontroller                                                                          ;              ;
;    |ALU:U3|                               ; 150 (132)         ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microcontroller|ALU:U3                                                                   ;              ;
;       |lpm_add_sub:Add0|                  ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microcontroller|ALU:U3|lpm_add_sub:Add0                                                  ;              ;
;          |add_sub_rpi:auto_generated|     ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microcontroller|ALU:U3|lpm_add_sub:Add0|add_sub_rpi:auto_generated                       ;              ;
;    |Debounce:U8|                          ; 30 (30)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microcontroller|Debounce:U8                                                              ;              ;
;    |IR:U4|                                ; 0 (0)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microcontroller|IR:U4                                                                    ;              ;
;    |MAR:U5|                               ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microcontroller|MAR:U5                                                                   ;              ;
;    |ROM256X16:U6|                         ; 79 (79)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microcontroller|ROM256X16:U6                                                             ;              ;
;    |Reg:U11|                              ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microcontroller|Reg:U11                                                                  ;              ;
;    |Reg:U12|                              ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microcontroller|Reg:U12                                                                  ;              ;
;    |SevenSegDec:U10|                      ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microcontroller|SevenSegDec:U10                                                          ;              ;
;    |SevenSegDec:U9|                       ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microcontroller|SevenSegDec:U9                                                           ;              ;
;    |Three_state:U13|                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microcontroller|Three_state:U13                                                          ;              ;
;    |controller:U2|                        ; 38 (38)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microcontroller|controller:U2                                                            ;              ;
;    |memory:U1|                            ; 49 (49)           ; 0 (0)        ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |microcontroller|memory:U1                                                                ;              ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |microcontroller|memory:U1|altsyncram:altsyncram_component                                ;              ;
;          |altsyncram_5kc1:auto_generated| ; 0 (0)             ; 0 (0)        ; 3328        ; 0            ; 0       ; 0         ; 0    ; 0            ; |microcontroller|memory:U1|altsyncram:altsyncram_component|altsyncram_5kc1:auto_generated ;              ;
;    |pc:U7|                                ; 19 (19)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |microcontroller|pc:U7                                                                    ;              ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                   ;
+-------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+
; memory:U1|altsyncram:altsyncram_component|altsyncram_5kc1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 16           ; --           ; --           ; 4096 ; None ;
+-------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |microcontroller|controller:U2|present_state                                                                                                                                                                                           ;
+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name              ; present_state.I10 ; present_state.I9 ; present_state.I8 ; present_state.I7 ; present_state.I6 ; present_state.I5 ; present_state.I4 ; present_state.I3 ; present_state.I2 ; present_state.I1 ; present_state.R1 ; present_state.R0 ;
+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; present_state.R0  ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; present_state.R1  ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 1                ;
; present_state.I1  ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; present_state.I2  ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 1                ;
; present_state.I3  ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 1                ;
; present_state.I4  ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.I5  ; 0                 ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.I6  ; 0                 ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.I7  ; 0                 ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.I8  ; 0                 ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.I9  ; 0                 ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
; present_state.I10 ; 1                 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ;
+-------------------+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; controller:U2|present_state.I7        ; Lost fanout        ;
; Total Number of Removed Registers = 1 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 90    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 90    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 43    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |microcontroller|Debounce:U8|counter[19]     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |microcontroller|pc:U7|pc_val[5]             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |microcontroller|pc:U7|pc_val[2]             ;
; 22:1               ; 6 bits    ; 84 LEs        ; 42 LEs               ; 42 LEs                 ; Yes        ; |microcontroller|ALU:U3|acc[2]               ;
; 33:1               ; 2 bits    ; 44 LEs        ; 10 LEs               ; 34 LEs                 ; No         ; |microcontroller|controller:U2|next_state.I7 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for memory:U1|altsyncram:altsyncram_component|altsyncram_5kc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:U1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                    ;
; WIDTH_A                            ; 16                   ; Signed Integer             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 1                    ; Untyped                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; BYPASS               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_5kc1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Parameter Settings for User Entity Instance: MAR:U5 ;
+----------------+-------+----------------------------+
; Parameter Name ; Value ; Type                       ;
+----------------+-------+----------------------------+
; n              ; 8     ; Signed Integer             ;
+----------------+-------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALU:U3|lpm_add_sub:Add0 ;
+------------------------+-------------+-----------------------------------+
; Parameter Name         ; Value       ; Type                              ;
+------------------------+-------------+-----------------------------------+
; LPM_WIDTH              ; 9           ; Untyped                           ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                           ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                           ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                           ;
; LPM_PIPELINE           ; 0           ; Untyped                           ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                           ;
; REGISTERED_AT_END      ; 0           ; Untyped                           ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                           ;
; USE_CS_BUFFERS         ; 1           ; Untyped                           ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                           ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                           ;
; USE_WYS                ; OFF         ; Untyped                           ;
; STYLE                  ; FAST        ; Untyped                           ;
; CBXI_PARAMETER         ; add_sub_rpi ; Untyped                           ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                    ;
+------------------------+-------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                      ;
+-------------------------------------------+-------------------------------------------+
; Name                                      ; Value                                     ;
+-------------------------------------------+-------------------------------------------+
; Number of entity instances                ; 1                                         ;
; Entity Instance                           ; memory:U1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                               ;
;     -- WIDTH_A                            ; 16                                        ;
;     -- NUMWORDS_A                         ; 256                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                              ;
;     -- WIDTH_B                            ; 1                                         ;
;     -- NUMWORDS_B                         ; 1                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ;
+-------------------------------------------+-------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Thu Nov 25 11:16:24 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIcrocontroller -c MIcrocontroller
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file rom_root.vhd
    Info (12022): Found design unit 1: ROM_ROOT-ROM_arch
    Info (12023): Found entity 1: ROM_ROOT
Info (12021): Found 2 design units, including 1 entities, in source file rom_division.vhd
    Info (12022): Found design unit 1: ROM_1-ROM_arch
    Info (12023): Found entity 1: ROM_1
Info (12021): Found 2 design units, including 1 entities, in source file rombcd2bin.vhd
    Info (12022): Found design unit 1: ROMBCD2bin-ROM_arch
    Info (12023): Found entity 1: ROMBCD2bin
Info (12021): Found 2 design units, including 1 entities, in source file rom_bin_to_bcd_uc.vhd
    Info (12022): Found design unit 1: ROM_Bin_to_BCD_uC-ROM_arch
    Info (12023): Found entity 1: ROM_Bin_to_BCD_uC
Info (12021): Found 2 design units, including 1 entities, in source file sevensegdec.vhd
    Info (12022): Found design unit 1: SevenSegDec-SevenSegDec
    Info (12023): Found entity 1: SevenSegDec
Info (12021): Found 2 design units, including 1 entities, in source file rom.vhd
    Info (12022): Found design unit 1: ROM256x16-ROM_arch
    Info (12023): Found entity 1: ROM256X16
Info (12021): Found 2 design units, including 1 entities, in source file reg.vhd
    Info (12022): Found design unit 1: Reg-Reg
    Info (12023): Found entity 1: Reg
Info (12021): Found 2 design units, including 1 entities, in source file pc.vhd
    Info (12022): Found design unit 1: pc-pc_arch
    Info (12023): Found entity 1: pc
Info (12021): Found 2 design units, including 1 entities, in source file microcontroller.vhd
    Info (12022): Found design unit 1: microcontroller-microcontroller
    Info (12023): Found entity 1: microcontroller
Info (12021): Found 2 design units, including 1 entities, in source file memory.vhd
    Info (12022): Found design unit 1: memory-SYN
    Info (12023): Found entity 1: memory
Info (12021): Found 2 design units, including 1 entities, in source file mar.vhd
    Info (12022): Found design unit 1: MAR-MAR
    Info (12023): Found entity 1: MAR
Info (12021): Found 2 design units, including 1 entities, in source file ir.vhd
    Info (12022): Found design unit 1: IR-IR
    Info (12023): Found entity 1: IR
Info (12021): Found 1 design units, including 0 entities, in source file defs.vhd
    Info (12022): Found design unit 1: DEFS
Info (12021): Found 2 design units, including 1 entities, in source file debounce.vhd
    Info (12022): Found design unit 1: Debounce-Debounce
    Info (12023): Found entity 1: Debounce
Info (12021): Found 2 design units, including 1 entities, in source file controller.vhd
    Info (12022): Found design unit 1: controller-controller_arch
    Info (12023): Found entity 1: controller
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-ALU
    Info (12023): Found entity 1: ALU
Info (12021): Found 2 design units, including 1 entities, in source file three_state.vhd
    Info (12022): Found design unit 1: Three_state-Three_state
    Info (12023): Found entity 1: Three_state
Info (12127): Elaborating entity "MIcrocontroller" for the top level hierarchy
Info (12128): Elaborating entity "memory" for hierarchy "memory:U1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "memory:U1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "memory:U1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "memory:U1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5kc1.tdf
    Info (12023): Found entity 1: altsyncram_5kc1
Info (12128): Elaborating entity "altsyncram_5kc1" for hierarchy "memory:U1|altsyncram:altsyncram_component|altsyncram_5kc1:auto_generated"
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File D:/Users/Borko/Predmeti/Projektovanje VLSI/ModelSim_2021/Quartus_microcontroller/BYPASS.mif -- setting all initial values to 0
Info (12128): Elaborating entity "SevenSegDec" for hierarchy "SevenSegDec:U10"
Info (12128): Elaborating entity "Reg" for hierarchy "Reg:U11"
Info (12128): Elaborating entity "Three_state" for hierarchy "Three_state:U13"
Info (12128): Elaborating entity "controller" for hierarchy "controller:U2"
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:U3"
Info (12128): Elaborating entity "IR" for hierarchy "IR:U4"
Info (12128): Elaborating entity "MAR" for hierarchy "MAR:U5"
Info (12128): Elaborating entity "ROM256X16" for hierarchy "ROM256X16:U6"
Info (12128): Elaborating entity "pc" for hierarchy "pc:U7"
Info (12128): Elaborating entity "Debounce" for hierarchy "Debounce:U8"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "memory:U1|altsyncram:altsyncram_component|altsyncram_5kc1:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "memory:U1|altsyncram:altsyncram_component|altsyncram_5kc1:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "memory:U1|altsyncram:altsyncram_component|altsyncram_5kc1:auto_generated|q_a[10]"
Info (278001): Inferred 1 megafunctions from design logic
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "ALU:U3|Add0"
Info (12130): Elaborated megafunction instantiation "ALU:U3|lpm_add_sub:Add0"
Info (12133): Instantiated megafunction "ALU:U3|lpm_add_sub:Add0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "9"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_rpi.tdf
    Info (12023): Found entity 1: add_sub_rpi
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "memory:U1|data[3]" to the node "Reg:U12|Q[3]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "memory:U1|data[2]" to the node "Reg:U12|Q[2]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "memory:U1|data[1]" to the node "Reg:U12|Q[1]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "memory:U1|data[0]" to the node "Reg:U12|Q[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "ROM256X16:U6|data_rom[7]" to the node "Reg:U12|Q[7]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "memory:U1|data[6]" to the node "Reg:U12|Q[6]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "memory:U1|data[5]" to the node "Reg:U12|Q[5]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "memory:U1|data[4]" to the node "Reg:U12|Q[4]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "memory:U1|data[15]" to the node "IR:U4|IR_reg[7]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "memory:U1|data[14]" to the node "IR:U4|IR_reg[6]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "memory:U1|data[13]" to the node "IR:U4|IR_reg[5]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "memory:U1|data[12]" to the node "IR:U4|IR_reg[4]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "memory:U1|data[11]" to the node "IR:U4|IR_reg[3]" into an OR gate
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "Seg0[7]" is stuck at VCC
    Warning (13410): Pin "Seg1[7]" is stuck at VCC
    Warning (13410): Pin "Seg2[7]" is stuck at VCC
    Warning (13410): Pin "Seg3[7]" is stuck at VCC
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 487 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 429 logic cells
    Info (21064): Implemented 13 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 26 warnings
    Info: Peak virtual memory: 4641 megabytes
    Info: Processing ended: Thu Nov 25 11:16:30 2021
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


