#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_008b3a18 .scope module, "testBench" "testBench" 2 5;
 .timescale 0 0;
v008b0960_0 .net "bic", 0 0, v008b0a68_0;  1 drivers
v008b0598_0 .net "clk", 0 0, v008b27b0_0;  1 drivers
v008b09b8_0 .net "dataBus", 7 0, L_008b4f40;  1 drivers
v008b0540_0 .net "dataIn", 0 0, v008b2860_0;  1 drivers
o008b6044 .functor BUFZ 1, C4<z>; HiZ drive
v008b04e8_0 .net "rstBSC", 0 0, o008b6044;  0 drivers
v008b0bc8_0 .net "srcc", 0 0, v008b0908_0;  1 drivers
S_008b3ae8 .scope module, "aTester" "Tester" 2 15, 2 26 0, S_008b3a18;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "srcc"
    .port_info 1 /INPUT 1 "bic"
    .port_info 2 /OUTPUT 1 "rstBSC"
    .port_info 3 /OUTPUT 1 "clk"
    .port_info 4 /OUTPUT 1 "dataIn"
    .port_info 5 /INPUT 8 "dataBus"
P_008a4260 .param/l "stimDelay" 0 2 31, +C4<00000000000000000000000000010100>;
v012fa060_0 .net "bic", 0 0, v008b0a68_0;  alias, 1 drivers
v008b27b0_0 .var "clk", 0 0;
v008b2808_0 .net "dataBus", 7 0, L_008b4f40;  alias, 1 drivers
v008b2860_0 .var "dataIn", 0 0;
v008b28b8_0 .var/i "i", 31 0;
v008b2910_0 .var "rst", 0 0;
v012fd978_0 .net "rstBSC", 0 0, o008b6044;  alias, 0 drivers
v012fd9d0_0 .net "srcc", 0 0, v008b0908_0;  alias, 1 drivers
S_012fda28 .scope module, "bsc" "BitSampleCount" 2 11, 3 1 0, S_008b3a18;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "srcc"
    .port_info 1 /OUTPUT 1 "bic"
    .port_info 2 /INPUT 1 "rstBSC"
    .port_info 3 /INPUT 1 "clk"
v008b0a68_0 .var "bic", 0 0;
v008b0800_0 .net "clk", 0 0, v008b27b0_0;  alias, 1 drivers
v008b0ac0_0 .net "counterOut", 3 0, v012f38d0_0;  1 drivers
v008b0750_0 .net "rstBSC", 0 0, o008b6044;  alias, 0 drivers
v008b0908_0 .var "srcc", 0 0;
E_008a42d8 .event posedge, v008b27b0_0;
S_012f3800 .scope module, "counter" "Counter4" 3 7, 4 1 0, S_012fda28;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
v012fdaf8_0 .net "clk", 0 0, v008b27b0_0;  alias, 1 drivers
v012f38d0_0 .var "q", 3 0;
v008b0a10_0 .net "rst", 0 0, o008b6044;  alias, 0 drivers
E_008a40f8 .event posedge, v012fd978_0, v008b27b0_0;
S_012f5460 .scope module, "sr" "shiftBufferReceive" 2 12, 5 1 0, S_008b3a18;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "dataIn"
    .port_info 1 /INPUT 1 "SRclock"
    .port_info 2 /OUTPUT 8 "dataBus"
L_008b4f40 .functor BUFZ 8, v008b0858_0, C4<00000000>, C4<00000000>, C4<00000000>;
v008b0b18_0 .net "SRclock", 0 0, v008b0908_0;  alias, 1 drivers
v008b07a8_0 .net "dataBus", 7 0, L_008b4f40;  alias, 1 drivers
v008b06f8_0 .net "dataIn", 0 0, v008b2860_0;  alias, 1 drivers
v008b0858_0 .var "temp", 7 0;
E_008a4350 .event posedge, v012fd9d0_0;
    .scope S_012f3800;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v012f38d0_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_012f3800;
T_1 ;
    %wait E_008a40f8;
    %load/vec4 v008b0a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v012f38d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v012f38d0_0;
    %cmpi/ne 15, 0, 4;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v012f38d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v012f38d0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v012f38d0_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_012fda28;
T_2 ;
    %wait E_008a42d8;
    %load/vec4 v008b0ac0_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v008b0a68_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v008b0908_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v008b0ac0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v008b0a68_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v008b0908_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v008b0a68_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v008b0908_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_012f5460;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v008b0858_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_012f5460;
T_4 ;
    %wait E_008a4350;
    %load/vec4 v008b0858_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v008b0858_0, 0, 8;
    %load/vec4 v008b06f8_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v008b0858_0, 4, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_008b3ae8;
T_5 ;
    %vpi_call 2 36 "$display", "\011\011 clk rst \011 srcc \011 bic \011 Time " {0 0 0};
    %vpi_call 2 37 "$monitor", "\011\011 %b\011 %b \011 %b \011 %b", v008b27b0_0, v008b2910_0, v012fd9d0_0, v012fa060_0, $time {0 0 0};
    %end;
    .thread T_5;
    .scope S_008b3ae8;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008b27b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008b2910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008b2860_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v008b27b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v008b2910_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v008b27b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008b2910_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v008b28b8_0, 0, 32;
T_6.0 ;
    %load/vec4 v008b28b8_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_6.1, 5;
    %vpi_func 2 46 "$random" 32 {0 0 0};
    %pad/s 1;
    %store/vec4 v008b2860_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v008b27b0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v008b27b0_0, 0, 1;
    %load/vec4 v008b28b8_0;
    %addi 1, 0, 32;
    %store/vec4 v008b28b8_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %delay 40, 0;
    %vpi_call 2 52 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_008b3a18;
T_7 ;
    %vpi_call 2 20 "$dumpfile", "vvp/sr_sample.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000001, S_012fda28 {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000001, S_012f5460 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "SR_Sample_Test.v";
    "./../BitSampleCount.sv";
    "./../Counter4.sv";
    "./../shiftBufferReceive.sv";
