{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/felix/hdl-repo/openlane_tutorial/runs/RUN_2026-02-03_19-06-15/tmp/d44bdc0da62149f2a5ea6dfdcd3c639f.lib ",
   "modules": {
      "\\pm32": {
         "num_wires":         298,
         "num_wire_bits":     571,
         "num_pub_wires":     106,
         "num_pub_wire_bits": 271,
         "num_ports":         7,
         "num_port_bits":     132,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         496,
         "num_cells_by_type": {
            "$_ANDNOT_": 137,
            "$_AND_": 37,
            "$_DFFE_PP0P_": 96,
            "$_DFF_PP0_": 66,
            "$_MUX_": 31,
            "$_NAND_": 3,
            "$_NOR_": 1,
            "$_NOT_": 3,
            "$_ORNOT_": 4,
            "$_OR_": 9,
            "$_SDFF_PN0_": 8,
            "$_XNOR_": 63,
            "$_XOR_": 38
         }
      }
   },
      "design": {
         "num_wires":         298,
         "num_wire_bits":     571,
         "num_pub_wires":     106,
         "num_pub_wire_bits": 271,
         "num_ports":         7,
         "num_port_bits":     132,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         496,
         "num_cells_by_type": {
            "$_ANDNOT_": 137,
            "$_AND_": 37,
            "$_DFFE_PP0P_": 96,
            "$_DFF_PP0_": 66,
            "$_MUX_": 31,
            "$_NAND_": 3,
            "$_NOR_": 1,
            "$_NOT_": 3,
            "$_ORNOT_": 4,
            "$_OR_": 9,
            "$_SDFF_PN0_": 8,
            "$_XNOR_": 63,
            "$_XOR_": 38
         }
      }
}

