

================================================================
== Vitis HLS Report for 'dma_master_test_Pipeline_2'
================================================================
* Date:           Thu Apr 27 23:04:41 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        dma-master-test
* Solution:       dma-master-test (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      517|      517|  5.170 us|  5.170 us|  517|  517|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      515|      515|         3|          1|          1|   514|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     91|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|      81|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      81|    154|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |empty_fu_192_p2                   |         +|   0|  0|  13|          10|           1|
    |next_mul_fu_252_p2                |         +|   0|  0|  27|          20|          11|
    |next_urem_fu_216_p2               |         +|   0|  0|  13|          10|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |empty_28_fu_222_p2                |      icmp|   0|  0|  11|          10|           3|
    |exitcond296_fu_186_p2             |      icmp|   0|  0|  11|          10|          10|
    |idx_urem_fu_228_p3                |    select|   0|  0|  10|           1|          10|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  91|          64|          40|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2            |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index3_load  |   9|          2|   10|         20|
    |gmem_blk_n_R                       |   9|          2|    1|          2|
    |loop_index3_fu_84                  |   9|          2|   10|         20|
    |phi_mul_fu_80                      |   9|          2|   20|         40|
    |phi_urem_fu_76                     |   9|          2|   10|         20|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  63|         14|   53|        106|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |empty_30_reg_317                  |   3|   0|    3|          0|
    |exitcond296_reg_308               |   1|   0|    1|          0|
    |gmem_addr_read_reg_312            |  32|   0|   32|          0|
    |loop_index3_fu_84                 |  10|   0|   10|          0|
    |phi_mul_fu_80                     |  20|   0|   20|          0|
    |phi_urem_fu_76                    |  10|   0|   10|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  81|   0|   81|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+---------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  dma_master_test_Pipeline_2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  dma_master_test_Pipeline_2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  dma_master_test_Pipeline_2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  dma_master_test_Pipeline_2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  dma_master_test_Pipeline_2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  dma_master_test_Pipeline_2|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                        gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                        gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                        gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                        gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                        gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                        gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                        gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                        gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                        gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                        gmem|       pointer|
|sext_ln31            |   in|   62|     ap_none|                   sext_ln31|        scalar|
|buff_address0        |  out|    7|   ap_memory|                        buff|         array|
|buff_ce0             |  out|    1|   ap_memory|                        buff|         array|
|buff_we0             |  out|    1|   ap_memory|                        buff|         array|
|buff_d0              |  out|   32|   ap_memory|                        buff|         array|
|buff_1_address0      |  out|    7|   ap_memory|                      buff_1|         array|
|buff_1_ce0           |  out|    1|   ap_memory|                      buff_1|         array|
|buff_1_we0           |  out|    1|   ap_memory|                      buff_1|         array|
|buff_1_d0            |  out|   32|   ap_memory|                      buff_1|         array|
|buff_2_address0      |  out|    7|   ap_memory|                      buff_2|         array|
|buff_2_ce0           |  out|    1|   ap_memory|                      buff_2|         array|
|buff_2_we0           |  out|    1|   ap_memory|                      buff_2|         array|
|buff_2_d0            |  out|   32|   ap_memory|                      buff_2|         array|
|buff_3_address0      |  out|    7|   ap_memory|                      buff_3|         array|
|buff_3_ce0           |  out|    1|   ap_memory|                      buff_3|         array|
|buff_3_we0           |  out|    1|   ap_memory|                      buff_3|         array|
|buff_3_d0            |  out|   32|   ap_memory|                      buff_3|         array|
|buff_4_address0      |  out|    7|   ap_memory|                      buff_4|         array|
|buff_4_ce0           |  out|    1|   ap_memory|                      buff_4|         array|
|buff_4_we0           |  out|    1|   ap_memory|                      buff_4|         array|
|buff_4_d0            |  out|   32|   ap_memory|                      buff_4|         array|
+---------------------+-----+-----+------------+----------------------------+--------------+

