

Implementation tool: Xilinx Vivado v.2018.2
Project:             operator_long_div
Solution:            div5
Device target:       xc7k160tfbg484-1
Report date:         Fri Aug 31 16:56:46 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:           70
LUT:            190
FF:             187
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    2.500
CP achieved post-synthesis:    3.001
CP achieved post-implementation:    2.623
Timing not met
