
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../../../../ICS/traces//pr-14.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000003 cycles: 2727448 heartbeat IPC: 3.66643 cumulative IPC: 3.66643 (Simulation time: 0 hr 0 min 38 sec) 
Heartbeat CPU 0 instructions: 20000004 cycles: 6432784 heartbeat IPC: 2.69881 cumulative IPC: 3.10907 (Simulation time: 0 hr 1 min 36 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 10314557 heartbeat IPC: 2.57614 cumulative IPC: 2.90851 (Simulation time: 0 hr 2 min 36 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 14199380 heartbeat IPC: 2.57412 cumulative IPC: 2.81702 (Simulation time: 0 hr 3 min 42 sec) 

Warmup complete CPU 0 instructions: 40000004 cycles: 14199380 (Simulation time: 0 hr 3 min 42 sec) 

Heartbeat CPU 0 instructions: 50000000 cycles: 78385076 heartbeat IPC: 0.155798 cumulative IPC: 0.155798 (Simulation time: 0 hr 11 min 11 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 142472783 heartbeat IPC: 0.156036 cumulative IPC: 0.155917 (Simulation time: 0 hr 17 min 42 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 206720877 heartbeat IPC: 0.155647 cumulative IPC: 0.155827 (Simulation time: 0 hr 24 min 51 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 271042799 heartbeat IPC: 0.155468 cumulative IPC: 0.155737 (Simulation time: 0 hr 29 min 51 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 335316961 heartbeat IPC: 0.155583 cumulative IPC: 0.155706 (Simulation time: 0 hr 34 min 39 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 399613111 heartbeat IPC: 0.15553 cumulative IPC: 0.155677 (Simulation time: 0 hr 41 min 50 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 463807769 heartbeat IPC: 0.155776 cumulative IPC: 0.155691 (Simulation time: 0 hr 46 min 3 sec) 
Heartbeat CPU 0 instructions: 120000002 cycles: 528016255 heartbeat IPC: 0.155743 cumulative IPC: 0.155697 (Simulation time: 0 hr 49 min 50 sec) 
Heartbeat CPU 0 instructions: 130000000 cycles: 592070333 heartbeat IPC: 0.156118 cumulative IPC: 0.155744 (Simulation time: 0 hr 53 min 36 sec) 
Heartbeat CPU 0 instructions: 140000003 cycles: 656248665 heartbeat IPC: 0.155816 cumulative IPC: 0.155751 (Simulation time: 0 hr 58 min 33 sec) 
Finished CPU 0 instructions: 100000004 cycles: 642049314 cumulative IPC: 0.155751 (Simulation time: 0 hr 58 min 33 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.155751 instructions: 100000004 cycles: 642049314
cpu0_DTLB TOTAL     ACCESS:   39595937  HIT:   27408054  MISS:   12187883
cpu0_DTLB LOAD      ACCESS:   38403272  HIT:   26226092  MISS:   12177180
cpu0_DTLB RFO       ACCESS:    1192665  HIT:    1181962  MISS:      10703
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.31521 cycles
cpu0_DTLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 113014
cpu0_ITLB TOTAL     ACCESS:    2713187  HIT:    2713187  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2713187  HIT:    2713187  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:   12187883  HIT:   12168657  MISS:      19226
cpu0_STLB LOAD      ACCESS:   12177180  HIT:   12157954  MISS:      19226
cpu0_STLB RFO       ACCESS:      10703  HIT:      10703  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 200.812 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   36001447  HIT:   17797160  MISS:   18204287
cpu0_L1D LOAD      ACCESS:   34788211  HIT:   16601558  MISS:   18186653
cpu0_L1D RFO       ACCESS:    1194010  HIT:    1194010  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      19226  HIT:       1592  MISS:      17634
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 27.711 cycles
cpu0_L1D MSHR FULL EVENTS: 70 MSHR MERGE EVENTS: 3338387
cpu0_L2C TOTAL     ACCESS:   18249410  HIT:    8636221  MISS:    9613175
cpu0_L2C LOAD      ACCESS:   18186653  HIT:    8574319  MISS:    9612334
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      45123  HIT:      45109  MISS:         14
cpu0_L2C TRANSLATION ACCESS:      17634  HIT:      16793  MISS:        841
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 32.6455 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:   19226343  HIT:    8385491  MISS:    1227681
LLC LOAD      ACCESS:    9612313  HIT:    8384637  MISS:    1227676
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    9613189  HIT:         18  MISS:    9613171
LLC TRANSLATION ACCESS:        841  HIT:        836  MISS:          5
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 92.1854 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     864561  ROW_BUFFER_MISS:     363120
 DBUS AVG_CONGESTED_CYCLE:    3.22535
 WQ ROW_BUFFER_HIT:       5325  ROW_BUFFER_MISS:      28533  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.5594% MPKI: 8.47749 Average ROB Occupancy at Mispredict: 345.988
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 8.47749
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

