Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/VHDL Projects/Lab6/lab06_tb_isim_beh.exe -prj D:/VHDL Projects/Lab6/lab06_tb_beh.prj work.lab06_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/VHDL Projects/Lab6/twoBitUpCounter.vhd" into library work
Parsing VHDL file "D:/VHDL Projects/Lab6/seg7_hex.vhd" into library work
Parsing VHDL file "D:/VHDL Projects/Lab6/pulseGenerator.vhd" into library work
Parsing VHDL file "D:/VHDL Projects/Lab6/upCounter.vhd" into library work
Parsing VHDL file "D:/VHDL Projects/Lab6/seg7_driver.vhd" into library work
Parsing VHDL file "D:/VHDL Projects/Lab6/readCounter.vhd" into library work
Parsing VHDL file "D:/VHDL Projects/Lab6/debouncer.vhd" into library work
Parsing VHDL file "D:/VHDL Projects/Lab6/sram_d.vhd" into library work
Parsing VHDL file "D:/VHDL Projects/Lab6/lab6_top.vhd" into library work
Parsing VHDL file "D:/VHDL Projects/Lab6/lab06_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package textio
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package std_logic_textio
Compiling architecture behavioral of entity debouncer [debouncer_default]
Compiling architecture behavioral of entity seg7_hex [seg7_hex_default]
Compiling architecture behavioral of entity pulseGenerator [pulsegenerator_default]
Compiling architecture behavioral of entity twoBitUpCounter [twobitupcounter_default]
Compiling architecture behavioral of entity seg7_driver [seg7_driver_default]
Compiling architecture behavioral of entity upCounter [upcounter_default]
Compiling architecture behavioral of entity readCounter [readcounter_default]
Compiling architecture behavioral of entity lab6_top [lab6_top_default]
Compiling architecture behavior of entity sram_d [\sram_d(false,false,true,false,2...]
Compiling architecture behavioral of entity lab06_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 26 VHDL Units
Built simulation executable D:/VHDL Projects/Lab6/lab06_tb_isim_beh.exe
Fuse Memory Usage: 36596 KB
Fuse CPU Usage: 546 ms
