

================================================================
== Vitis HLS Report for 'example'
================================================================
* Date:           Sun Nov 10 10:59:01 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        Greyscale
* Solution:       Assignment2 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.483 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1005|     1005|  10.050 us|  10.050 us|  1006|  1006|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_1  |     1003|     1003|         5|          1|          1|  1000|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4"   --->   Operation 8 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inStream_V_data_V, i4 %inStream_V_keep_V, i4 %inStream_V_strb_V, i2 %inStream_V_user_V, i1 %inStream_V_last_V, i5 %inStream_V_id_V, i6 %inStream_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inStream_V_data_V"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %inStream_V_keep_V"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %inStream_V_strb_V"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %inStream_V_user_V"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %inStream_V_last_V"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %inStream_V_id_V"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %inStream_V_dest_V"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %outStream_V_data_V, i4 %outStream_V_keep_V, i4 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %outStream_V_data_V"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %outStream_V_keep_V"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %outStream_V_strb_V"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %outStream_V_user_V"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %outStream_V_last_V"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %outStream_V_id_V"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %outStream_V_dest_V"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.48ns)   --->   "%br_ln15 = br void" [example_hls.cpp:15]   --->   Operation 26 'br' 'br_ln15' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 4.48>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i = phi i10 0, void, i10 %i_1, void %.split"   --->   Operation 27 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.93ns)   --->   "%i_1 = add i10 %i, i10 1" [example_hls.cpp:15]   --->   Operation 28 'add' 'i_1' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.85ns)   --->   "%icmp_ln15 = icmp_eq  i10 %i, i10 1000" [example_hls.cpp:15]   --->   Operation 29 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000"   --->   Operation 30 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %.split, void" [example_hls.cpp:15]   --->   Operation 31 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty_12 = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %inStream_V_data_V, i4 %inStream_V_keep_V, i4 %inStream_V_strb_V, i2 %inStream_V_user_V, i1 %inStream_V_last_V, i5 %inStream_V_id_V, i6 %inStream_V_dest_V"   --->   Operation 32 'read' 'empty_12' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%lhs_V = extractvalue i54 %empty_12"   --->   Operation 33 'extractvalue' 'lhs_V' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%valOut_keep_V = extractvalue i54 %empty_12"   --->   Operation 34 'extractvalue' 'valOut_keep_V' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%valOut_strb_V = extractvalue i54 %empty_12"   --->   Operation 35 'extractvalue' 'valOut_strb_V' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%valOut_user_V = extractvalue i54 %empty_12"   --->   Operation 36 'extractvalue' 'valOut_user_V' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%valOut_id_V = extractvalue i54 %empty_12"   --->   Operation 37 'extractvalue' 'valOut_id_V' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%valOut_dest_V = extractvalue i54 %empty_12"   --->   Operation 38 'extractvalue' 'valOut_dest_V' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%b = trunc i32 %lhs_V" [example_hls.cpp:23]   --->   Operation 39 'trunc' 'b' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %lhs_V, i32 16, i32 23" [example_hls.cpp:26]   --->   Operation 40 'partselect' 'tmp' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i8 %tmp" [example_hls.cpp:26]   --->   Operation 41 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %lhs_V, i32 8, i32 15" [example_hls.cpp:26]   --->   Operation 42 'partselect' 'tmp_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i8 %tmp_1" [example_hls.cpp:26]   --->   Operation 43 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i8 %b" [example_hls.cpp:26]   --->   Operation 44 'zext' 'zext_ln26' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.90ns)   --->   "%add_ln26 = add i9 %zext_ln26, i9 %zext_ln26_3" [example_hls.cpp:26]   --->   Operation 45 'add' 'add_ln26' <Predicate = (!icmp_ln15)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i9 %add_ln26" [example_hls.cpp:26]   --->   Operation 46 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (2.48ns) (grouped into DSP with root node mul_ln26)   --->   "%add_ln26_1 = add i10 %zext_ln26_1, i10 %zext_ln26_2" [example_hls.cpp:26]   --->   Operation 47 'add' 'add_ln26_1' <Predicate = (!icmp_ln15)> <Delay = 2.48> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into DSP with root node mul_ln26)   --->   "%zext_ln26_4 = zext i10 %add_ln26_1" [example_hls.cpp:26]   --->   Operation 48 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_2 : Operation 49 [4/4] (1.08ns) (root node of the DSP)   --->   "%mul_ln26 = mul i21 %zext_ln26_4, i21 1366" [example_hls.cpp:26]   --->   Operation 49 'mul' 'mul_ln26' <Predicate = (!icmp_ln15)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.08>
ST_3 : Operation 50 [3/4] (1.08ns) (root node of the DSP)   --->   "%mul_ln26 = mul i21 %zext_ln26_4, i21 1366" [example_hls.cpp:26]   --->   Operation 50 'mul' 'mul_ln26' <Predicate = (!icmp_ln15)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.08>
ST_4 : Operation 51 [2/4] (1.08ns) (root node of the DSP)   --->   "%mul_ln26 = mul i21 %zext_ln26_4, i21 1366" [example_hls.cpp:26]   --->   Operation 51 'mul' 'mul_ln26' <Predicate = (!icmp_ln15)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 52 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln26 = mul i21 %zext_ln26_4, i21 1366" [example_hls.cpp:26]   --->   Operation 52 'mul' 'mul_ln26' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%gray = partselect i8 @_ssdm_op_PartSelect.i8.i21.i32.i32, i21 %mul_ln26, i32 12, i32 19" [example_hls.cpp:26]   --->   Operation 53 'partselect' 'gray' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%valOut_data_V = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 0, i8 %gray, i8 %gray, i8 %gray" [example_hls.cpp:29]   --->   Operation 54 'bitconcatenate' 'valOut_data_V' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_5 : Operation 55 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %outStream_V_data_V, i4 %outStream_V_keep_V, i4 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, i32 %valOut_data_V, i4 %valOut_keep_V, i4 %valOut_strb_V, i2 %valOut_user_V, i1 0, i5 %valOut_id_V, i6 %valOut_dest_V"   --->   Operation 55 'write' 'write_ln304' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1"   --->   Operation 56 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5"   --->   Operation 57 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_6 : Operation 58 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %outStream_V_data_V, i4 %outStream_V_keep_V, i4 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, i32 %valOut_data_V, i4 %valOut_keep_V, i4 %valOut_strb_V, i2 %valOut_user_V, i1 0, i5 %valOut_id_V, i6 %valOut_dest_V"   --->   Operation 58 'write' 'write_ln304' <Predicate = (!icmp_ln15)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 59 'br' 'br_ln0' <Predicate = (!icmp_ln15)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln41 = ret" [example_hls.cpp:41]   --->   Operation 60 'ret' 'ret_ln41' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ outStream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule    ) [ 00000000]
specinterface_ln0 (specinterface    ) [ 00000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
specinterface_ln0 (specinterface    ) [ 00000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
specinterface_ln0 (specinterface    ) [ 00000000]
br_ln15           (br               ) [ 01111110]
i                 (phi              ) [ 00100000]
i_1               (add              ) [ 01111110]
icmp_ln15         (icmp             ) [ 00111110]
empty             (speclooptripcount) [ 00000000]
br_ln15           (br               ) [ 00000000]
empty_12          (read             ) [ 00000000]
lhs_V             (extractvalue     ) [ 00000000]
valOut_keep_V     (extractvalue     ) [ 00111110]
valOut_strb_V     (extractvalue     ) [ 00111110]
valOut_user_V     (extractvalue     ) [ 00111110]
valOut_id_V       (extractvalue     ) [ 00111110]
valOut_dest_V     (extractvalue     ) [ 00111110]
b                 (trunc            ) [ 00000000]
tmp               (partselect       ) [ 00000000]
zext_ln26_2       (zext             ) [ 00000000]
tmp_1             (partselect       ) [ 00000000]
zext_ln26_3       (zext             ) [ 00000000]
zext_ln26         (zext             ) [ 00000000]
add_ln26          (add              ) [ 00000000]
zext_ln26_1       (zext             ) [ 00000000]
add_ln26_1        (add              ) [ 00000000]
zext_ln26_4       (zext             ) [ 00111100]
mul_ln26          (mul              ) [ 00000000]
gray              (partselect       ) [ 00000000]
valOut_data_V     (bitconcatenate   ) [ 00100010]
specpipeline_ln0  (specpipeline     ) [ 00000000]
specloopname_ln0  (specloopname     ) [ 00000000]
write_ln304       (write            ) [ 00000000]
br_ln0            (br               ) [ 01111110]
ret_ln41          (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inStream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inStream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inStream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inStream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="inStream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="inStream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="outStream_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="outStream_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="outStream_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="outStream_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="outStream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="outStream_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="outStream_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i21.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="empty_12_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="54" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="4" slack="0"/>
<pin id="100" dir="0" index="3" bw="4" slack="0"/>
<pin id="101" dir="0" index="4" bw="2" slack="0"/>
<pin id="102" dir="0" index="5" bw="1" slack="0"/>
<pin id="103" dir="0" index="6" bw="5" slack="0"/>
<pin id="104" dir="0" index="7" bw="6" slack="0"/>
<pin id="105" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_12/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="4" slack="0"/>
<pin id="118" dir="0" index="3" bw="4" slack="0"/>
<pin id="119" dir="0" index="4" bw="2" slack="0"/>
<pin id="120" dir="0" index="5" bw="1" slack="0"/>
<pin id="121" dir="0" index="6" bw="5" slack="0"/>
<pin id="122" dir="0" index="7" bw="6" slack="0"/>
<pin id="123" dir="0" index="8" bw="32" slack="0"/>
<pin id="124" dir="0" index="9" bw="4" slack="3"/>
<pin id="125" dir="0" index="10" bw="4" slack="3"/>
<pin id="126" dir="0" index="11" bw="2" slack="3"/>
<pin id="127" dir="0" index="12" bw="1" slack="0"/>
<pin id="128" dir="0" index="13" bw="5" slack="3"/>
<pin id="129" dir="0" index="14" bw="6" slack="3"/>
<pin id="130" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/5 "/>
</bind>
</comp>

<comp id="140" class="1005" name="i_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="10" slack="1"/>
<pin id="142" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="i_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="10" slack="0"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="i_1_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="10" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="icmp_ln15_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="10" slack="0"/>
<pin id="159" dir="0" index="1" bw="6" slack="0"/>
<pin id="160" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="lhs_V_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="54" slack="0"/>
<pin id="165" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="lhs_V/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="valOut_keep_V_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="54" slack="0"/>
<pin id="169" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="valOut_keep_V/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="valOut_strb_V_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="54" slack="0"/>
<pin id="173" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="valOut_strb_V/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="valOut_user_V_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="54" slack="0"/>
<pin id="177" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="valOut_user_V/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="valOut_id_V_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="54" slack="0"/>
<pin id="181" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="valOut_id_V/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="valOut_dest_V_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="54" slack="0"/>
<pin id="185" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="valOut_dest_V/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="b_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="b/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="0" index="2" bw="6" slack="0"/>
<pin id="195" dir="0" index="3" bw="6" slack="0"/>
<pin id="196" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="zext_ln26_2_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_2/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_1_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="0"/>
<pin id="208" dir="0" index="2" bw="5" slack="0"/>
<pin id="209" dir="0" index="3" bw="5" slack="0"/>
<pin id="210" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="zext_ln26_3_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="0"/>
<pin id="217" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_3/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="zext_ln26_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="add_ln26_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="0"/>
<pin id="225" dir="0" index="1" bw="8" slack="0"/>
<pin id="226" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="zext_ln26_1_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="9" slack="0"/>
<pin id="231" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="gray_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="0"/>
<pin id="235" dir="0" index="1" bw="21" slack="0"/>
<pin id="236" dir="0" index="2" bw="5" slack="0"/>
<pin id="237" dir="0" index="3" bw="6" slack="0"/>
<pin id="238" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="gray/5 "/>
</bind>
</comp>

<comp id="242" class="1004" name="valOut_data_V_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="8" slack="0"/>
<pin id="246" dir="0" index="3" bw="8" slack="0"/>
<pin id="247" dir="0" index="4" bw="8" slack="0"/>
<pin id="248" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="valOut_data_V/5 "/>
</bind>
</comp>

<comp id="255" class="1007" name="grp_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="9" slack="0"/>
<pin id="257" dir="0" index="1" bw="8" slack="0"/>
<pin id="258" dir="0" index="2" bw="21" slack="0"/>
<pin id="259" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="add_ln26_1/2 zext_ln26_4/2 mul_ln26/2 "/>
</bind>
</comp>

<comp id="264" class="1005" name="i_1_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="10" slack="0"/>
<pin id="266" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="269" class="1005" name="icmp_ln15_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="1"/>
<pin id="271" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln15 "/>
</bind>
</comp>

<comp id="273" class="1005" name="valOut_keep_V_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="4" slack="3"/>
<pin id="275" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="valOut_keep_V "/>
</bind>
</comp>

<comp id="278" class="1005" name="valOut_strb_V_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="3"/>
<pin id="280" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="valOut_strb_V "/>
</bind>
</comp>

<comp id="283" class="1005" name="valOut_user_V_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="2" slack="3"/>
<pin id="285" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="valOut_user_V "/>
</bind>
</comp>

<comp id="288" class="1005" name="valOut_id_V_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="5" slack="3"/>
<pin id="290" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="valOut_id_V "/>
</bind>
</comp>

<comp id="293" class="1005" name="valOut_dest_V_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="6" slack="3"/>
<pin id="295" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="valOut_dest_V "/>
</bind>
</comp>

<comp id="298" class="1005" name="valOut_data_V_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="1"/>
<pin id="300" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="valOut_data_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="106"><net_src comp="60" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="96" pin=3"/></net>

<net id="110"><net_src comp="6" pin="0"/><net_sink comp="96" pin=4"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="96" pin=5"/></net>

<net id="112"><net_src comp="10" pin="0"/><net_sink comp="96" pin=6"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="96" pin=7"/></net>

<net id="131"><net_src comp="84" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="132"><net_src comp="14" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="133"><net_src comp="16" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="134"><net_src comp="18" pin="0"/><net_sink comp="114" pin=3"/></net>

<net id="135"><net_src comp="20" pin="0"/><net_sink comp="114" pin=4"/></net>

<net id="136"><net_src comp="22" pin="0"/><net_sink comp="114" pin=5"/></net>

<net id="137"><net_src comp="24" pin="0"/><net_sink comp="114" pin=6"/></net>

<net id="138"><net_src comp="26" pin="0"/><net_sink comp="114" pin=7"/></net>

<net id="139"><net_src comp="86" pin="0"/><net_sink comp="114" pin=12"/></net>

<net id="143"><net_src comp="50" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="155"><net_src comp="144" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="52" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="144" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="54" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="166"><net_src comp="96" pin="8"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="96" pin="8"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="96" pin="8"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="96" pin="8"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="96" pin="8"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="96" pin="8"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="163" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="62" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="163" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="199"><net_src comp="64" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="200"><net_src comp="66" pin="0"/><net_sink comp="191" pin=3"/></net>

<net id="204"><net_src comp="191" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="62" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="163" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="213"><net_src comp="68" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="214"><net_src comp="70" pin="0"/><net_sink comp="205" pin=3"/></net>

<net id="218"><net_src comp="205" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="187" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="215" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="232"><net_src comp="223" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="74" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="76" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="241"><net_src comp="78" pin="0"/><net_sink comp="233" pin=3"/></net>

<net id="249"><net_src comp="80" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="250"><net_src comp="82" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="233" pin="4"/><net_sink comp="242" pin=2"/></net>

<net id="252"><net_src comp="233" pin="4"/><net_sink comp="242" pin=3"/></net>

<net id="253"><net_src comp="233" pin="4"/><net_sink comp="242" pin=4"/></net>

<net id="254"><net_src comp="242" pin="5"/><net_sink comp="114" pin=8"/></net>

<net id="260"><net_src comp="229" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="201" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="72" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="263"><net_src comp="255" pin="3"/><net_sink comp="233" pin=1"/></net>

<net id="267"><net_src comp="151" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="272"><net_src comp="157" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="167" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="114" pin=9"/></net>

<net id="281"><net_src comp="171" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="114" pin=10"/></net>

<net id="286"><net_src comp="175" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="114" pin=11"/></net>

<net id="291"><net_src comp="179" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="114" pin=13"/></net>

<net id="296"><net_src comp="183" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="114" pin=14"/></net>

<net id="301"><net_src comp="242" pin="5"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="114" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outStream_V_data_V | {6 }
	Port: outStream_V_keep_V | {6 }
	Port: outStream_V_strb_V | {6 }
	Port: outStream_V_user_V | {6 }
	Port: outStream_V_last_V | {6 }
	Port: outStream_V_id_V | {6 }
	Port: outStream_V_dest_V | {6 }
 - Input state : 
	Port: example : inStream_V_data_V | {2 }
	Port: example : inStream_V_keep_V | {2 }
	Port: example : inStream_V_strb_V | {2 }
	Port: example : inStream_V_user_V | {2 }
	Port: example : inStream_V_last_V | {2 }
	Port: example : inStream_V_id_V | {2 }
	Port: example : inStream_V_dest_V | {2 }
  - Chain level:
	State 1
	State 2
		i_1 : 1
		icmp_ln15 : 1
		br_ln15 : 2
		b : 1
		tmp : 1
		zext_ln26_2 : 2
		tmp_1 : 1
		zext_ln26_3 : 2
		zext_ln26 : 2
		add_ln26 : 3
		zext_ln26_1 : 4
		add_ln26_1 : 5
		zext_ln26_4 : 6
		mul_ln26 : 7
	State 3
	State 4
	State 5
		gray : 1
		valOut_data_V : 2
		write_ln304 : 3
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|    add   |      i_1_fu_151      |    0    |    0    |    17   |
|          |    add_ln26_fu_223   |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln15_fu_157   |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|  addmul  |      grp_fu_255      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   read   |  empty_12_read_fu_96 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   write  |   grp_write_fu_114   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     lhs_V_fu_163     |    0    |    0    |    0    |
|          | valOut_keep_V_fu_167 |    0    |    0    |    0    |
|extractvalue| valOut_strb_V_fu_171 |    0    |    0    |    0    |
|          | valOut_user_V_fu_175 |    0    |    0    |    0    |
|          |  valOut_id_V_fu_179  |    0    |    0    |    0    |
|          | valOut_dest_V_fu_183 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |       b_fu_187       |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |      tmp_fu_191      |    0    |    0    |    0    |
|partselect|     tmp_1_fu_205     |    0    |    0    |    0    |
|          |      gray_fu_233     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  zext_ln26_2_fu_201  |    0    |    0    |    0    |
|   zext   |  zext_ln26_3_fu_215  |    0    |    0    |    0    |
|          |   zext_ln26_fu_219   |    0    |    0    |    0    |
|          |  zext_ln26_1_fu_229  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate| valOut_data_V_fu_242 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    1    |    0    |    43   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|     i_1_reg_264     |   10   |
|      i_reg_140      |   10   |
|  icmp_ln15_reg_269  |    1   |
|valOut_data_V_reg_298|   32   |
|valOut_dest_V_reg_293|    6   |
| valOut_id_V_reg_288 |    5   |
|valOut_keep_V_reg_273|    4   |
|valOut_strb_V_reg_278|    4   |
|valOut_user_V_reg_283|    2   |
+---------------------+--------+
|        Total        |   74   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_114 |  p8  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   64   ||  0.489  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   43   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   74   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   74   |   52   |
+-----------+--------+--------+--------+--------+
