 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 100
Design : SYS_TOP
Version: K-2015.06
Date   : Mon Aug 26 19:51:10 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: Reg_file/REG_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[0][7]/CK (DFFRQX4M)                    0.00       0.00 r
  Reg_file/REG_reg[0][7]/Q (DFFRQX4M)                     0.67       0.67 r
  Reg_file/REG_0[7] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       0.67 r
  ALU/A[7] (ALU_OPERAND_WIDTH8_FUN_WIDTH4)                0.00       0.67 r
  ALU/U15/Y (BUFX32M)                                     0.29       0.95 r
  ALU/U142/Y (AOI221X2M)                                  0.26       1.21 f
  ALU/U140/Y (NAND3X2M)                                   0.31       1.52 r
  ALU/ALU_OUT_reg[6]/D (DFFRQX2M)                         0.00       1.52 r
  data arrival time                                                  1.52

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)                        0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                        1.63


  Startpoint: Reg_file/REG_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[1][7]/CK (DFFRHQX4M)                   0.00       0.00 r
  Reg_file/REG_reg[1][7]/Q (DFFRHQX4M)                    0.36       0.36 f
  Reg_file/U24/Y (CLKINVX32M)                             0.10       0.45 r
  Reg_file/U25/Y (INVX32M)                                0.09       0.54 f
  Reg_file/REG_1[7] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       0.54 f
  ALU/B[7] (ALU_OPERAND_WIDTH8_FUN_WIDTH4)                0.00       0.54 f
  ALU/add_30/B[7] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW01_add_0)
                                                          0.00       0.54 f
  ALU/add_30/U1_7/CO (ADDFX2M)                            0.44       0.98 f
  ALU/add_30/SUM[8] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW01_add_0)
                                                          0.00       0.98 f
  ALU/U125/Y (OAI2B11X1M)                                 0.64       1.62 f
  ALU/ALU_OUT_reg[8]/D (DFFRQX2M)                         0.00       1.62 f
  data arrival time                                                  1.62

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)                        0.00       0.10 r
  library hold time                                      -0.12      -0.02
  data required time                                                -0.02
  --------------------------------------------------------------------------
  data required time                                                -0.02
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: Reg_file/REG_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[0][0]/CK (DFFRHQX8M)                   0.00       0.00 r
  Reg_file/REG_reg[0][0]/Q (DFFRHQX8M)                    0.61       0.61 f
  Reg_file/REG_0[0] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       0.61 f
  ALU/A[0] (ALU_OPERAND_WIDTH8_FUN_WIDTH4)                0.00       0.61 f
  ALU/U146/Y (AOI221X2M)                                  0.81       1.42 r
  ALU/U13/Y (NAND3X4M)                                    0.26       1.68 f
  ALU/ALU_OUT_reg[0]/D (DFFRQX2M)                         0.00       1.68 f
  data arrival time                                                  1.68

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[0]/CK (DFFRQX2M)                        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                        1.64


  Startpoint: Reg_file/REG_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[0][7]/CK (DFFRQX4M)                    0.00       0.00 r
  Reg_file/REG_reg[0][7]/Q (DFFRQX4M)                     0.67       0.67 r
  Reg_file/REG_0[7] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       0.67 r
  ALU/A[7] (ALU_OPERAND_WIDTH8_FUN_WIDTH4)                0.00       0.67 r
  ALU/U15/Y (BUFX32M)                                     0.29       0.95 r
  ALU/U136/Y (AOI221X2M)                                  0.27       1.22 f
  ALU/U134/Y (NAND3X2M)                                   0.32       1.54 r
  ALU/ALU_OUT_reg[7]/D (DFFRQX2M)                         0.00       1.54 r
  data arrival time                                                  1.54

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)                        0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (MET)                                                        1.65


  Startpoint: Reg_file/REG_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[0][1]/CK (DFFRHQX8M)                   0.00       0.00 r
  Reg_file/REG_reg[0][1]/Q (DFFRHQX8M)                    0.90       0.90 r
  Reg_file/REG_0[1] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       0.90 r
  ALU/A[1] (ALU_OPERAND_WIDTH8_FUN_WIDTH4)                0.00       0.90 r
  ALU/U30/Y (AND2X2M)                                     0.38       1.28 r
  ALU/U21/Y (NOR3X2M)                                     0.21       1.49 f
  ALU/U20/Y (NAND3X2M)                                    0.28       1.77 r
  ALU/ALU_OUT_reg[1]/D (DFFRQX2M)                         0.00       1.77 r
  data arrival time                                                  1.77

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)                        0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.77
  --------------------------------------------------------------------------
  slack (MET)                                                        1.88


  Startpoint: Reg_file/REG_reg[1][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[1][5]/CK (DFFRHQX2M)                   0.00       0.00 r
  Reg_file/REG_reg[1][5]/Q (DFFRHQX2M)                    0.35       0.35 f
  Reg_file/U6/Y (CLKBUFX32M)                              0.27       0.62 f
  Reg_file/REG_1[5] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       0.62 f
  ALU/B[5] (ALU_OPERAND_WIDTH8_FUN_WIDTH4)                0.00       0.62 f
  ALU/div_48/b[5] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW_div_uns_0)
                                                          0.00       0.62 f
  ALU/div_48/U10/Y (INVX32M)                              0.15       0.77 r
  ALU/div_48/U21/Y (NAND3X4M)                             0.23       1.01 f
  ALU/div_48/U15/Y (INVX12M)                              0.30       1.30 r
  ALU/div_48/quotient[3] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW_div_uns_0)
                                                          0.00       1.30 r
  ALU/U109/Y (AOI222X2M)                                  0.30       1.61 f
  ALU/U106/Y (NAND3X2M)                                   0.31       1.92 r
  ALU/ALU_OUT_reg[3]/D (DFFRQX2M)                         0.00       1.92 r
  data arrival time                                                  1.92

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)                        0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.92
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: Reg_file/REG_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[1][2]/CK (DFFRHQX8M)                   0.00       0.00 r
  Reg_file/REG_reg[1][2]/Q (DFFRHQX8M)                    0.52       0.52 f
  Reg_file/REG_1[2] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       0.52 f
  ALU/B[2] (ALU_OPERAND_WIDTH8_FUN_WIDTH4)                0.00       0.52 f
  ALU/add_30/B[2] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW01_add_0)
                                                          0.00       0.52 f
  ALU/add_30/U1_2/S (ADDFX2M)                             0.64       1.15 r
  ALU/add_30/SUM[2] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW01_add_0)
                                                          0.00       1.15 r
  ALU/U98/Y (AOI22X1M)                                    0.42       1.58 f
  ALU/U97/Y (NAND3X2M)                                    0.35       1.93 r
  ALU/ALU_OUT_reg[2]/D (DFFRQX2M)                         0.00       1.93 r
  data arrival time                                                  1.93

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)                        0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (MET)                                                        2.05


  Startpoint: Reg_file/REG_reg[1][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[1][4]/CK (DFFRHQX8M)                   0.00       0.00 r
  Reg_file/REG_reg[1][4]/Q (DFFRHQX8M)                    0.33       0.33 f
  Reg_file/U3/Y (INVX6M)                                  0.15       0.48 r
  Reg_file/U4/Y (INVX16M)                                 0.16       0.64 f
  Reg_file/REG_1[4] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       0.64 f
  ALU/B[4] (ALU_OPERAND_WIDTH8_FUN_WIDTH4)                0.00       0.64 f
  ALU/add_30/B[4] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW01_add_0)
                                                          0.00       0.64 f
  ALU/add_30/U1_4/S (ADDFX2M)                             0.58       1.22 r
  ALU/add_30/SUM[4] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW01_add_0)
                                                          0.00       1.22 r
  ALU/U116/Y (AOI22X1M)                                   0.42       1.64 f
  ALU/U115/Y (NAND3X2M)                                   0.35       1.99 r
  ALU/ALU_OUT_reg[4]/D (DFFRQX2M)                         0.00       1.99 r
  data arrival time                                                  1.99

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)                        0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (MET)                                                        2.11


  Startpoint: Reg_file/REG_reg[1][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[1][5]/CK (DFFRHQX2M)                   0.00       0.00 r
  Reg_file/REG_reg[1][5]/Q (DFFRHQX2M)                    0.35       0.35 f
  Reg_file/U6/Y (CLKBUFX32M)                              0.27       0.62 f
  Reg_file/REG_1[5] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       0.62 f
  ALU/B[5] (ALU_OPERAND_WIDTH8_FUN_WIDTH4)                0.00       0.62 f
  ALU/add_30/B[5] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW01_add_0)
                                                          0.00       0.62 f
  ALU/add_30/U1_5/S (ADDFX2M)                             0.59       1.22 r
  ALU/add_30/SUM[5] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW01_add_0)
                                                          0.00       1.22 r
  ALU/U131/Y (AOI22X1M)                                   0.42       1.64 f
  ALU/U130/Y (NAND3X2M)                                   0.35       1.99 r
  ALU/ALU_OUT_reg[5]/D (DFFRQX2M)                         0.00       1.99 r
  data arrival time                                                  1.99

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)                        0.00       0.10 r
  library hold time                                      -0.21      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (MET)                                                        2.11


  Startpoint: Reg_file/REG_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[1][7]/CK (DFFRHQX4M)                   0.00       0.00 r
  Reg_file/REG_reg[1][7]/Q (DFFRHQX4M)                    0.44       0.44 r
  Reg_file/U24/Y (CLKINVX32M)                             0.13       0.57 f
  Reg_file/U25/Y (INVX32M)                                0.17       0.74 r
  Reg_file/REG_1[7] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       0.74 r
  ALU/B[7] (ALU_OPERAND_WIDTH8_FUN_WIDTH4)                0.00       0.74 r
  ALU/sub_36/B[7] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW01_sub_0)
                                                          0.00       0.74 r
  ALU/sub_36/U10/Y (INVX2M)                               0.16       0.90 f
  ALU/sub_36/U2_7/CO (ADDFX2M)                            0.47       1.37 f
  ALU/sub_36/U8/Y (INVX2M)                                0.25       1.62 r
  ALU/sub_36/DIFF[8] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW01_sub_0)
                                                          0.00       1.62 r
  ALU/U19/Y (AOI211X2M)                                   0.28       1.90 f
  ALU/U18/Y (BUFX4M)                                      0.53       2.43 f
  ALU/U81/Y (OAI2BB1XLM)                                  0.63       3.06 r
  ALU/ALU_OUT_reg[15]/D (DFFRQX2M)                        0.00       3.06 r
  data arrival time                                                  3.06

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                       0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                        3.21


  Startpoint: Reg_file/REG_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[1][7]/CK (DFFRHQX4M)                   0.00       0.00 r
  Reg_file/REG_reg[1][7]/Q (DFFRHQX4M)                    0.44       0.44 r
  Reg_file/U24/Y (CLKINVX32M)                             0.13       0.57 f
  Reg_file/U25/Y (INVX32M)                                0.17       0.74 r
  Reg_file/REG_1[7] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       0.74 r
  ALU/B[7] (ALU_OPERAND_WIDTH8_FUN_WIDTH4)                0.00       0.74 r
  ALU/sub_36/B[7] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW01_sub_0)
                                                          0.00       0.74 r
  ALU/sub_36/U10/Y (INVX2M)                               0.16       0.90 f
  ALU/sub_36/U2_7/CO (ADDFX2M)                            0.47       1.37 f
  ALU/sub_36/U8/Y (INVX2M)                                0.25       1.62 r
  ALU/sub_36/DIFF[8] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW01_sub_0)
                                                          0.00       1.62 r
  ALU/U19/Y (AOI211X2M)                                   0.28       1.90 f
  ALU/U18/Y (BUFX4M)                                      0.53       2.43 f
  ALU/U90/Y (OAI2BB1XLM)                                  0.63       3.06 r
  ALU/ALU_OUT_reg[12]/D (DFFRQX2M)                        0.00       3.06 r
  data arrival time                                                  3.06

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                       0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                        3.21


  Startpoint: Reg_file/REG_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[1][7]/CK (DFFRHQX4M)                   0.00       0.00 r
  Reg_file/REG_reg[1][7]/Q (DFFRHQX4M)                    0.44       0.44 r
  Reg_file/U24/Y (CLKINVX32M)                             0.13       0.57 f
  Reg_file/U25/Y (INVX32M)                                0.17       0.74 r
  Reg_file/REG_1[7] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       0.74 r
  ALU/B[7] (ALU_OPERAND_WIDTH8_FUN_WIDTH4)                0.00       0.74 r
  ALU/sub_36/B[7] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW01_sub_0)
                                                          0.00       0.74 r
  ALU/sub_36/U10/Y (INVX2M)                               0.16       0.90 f
  ALU/sub_36/U2_7/CO (ADDFX2M)                            0.47       1.37 f
  ALU/sub_36/U8/Y (INVX2M)                                0.25       1.62 r
  ALU/sub_36/DIFF[8] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW01_sub_0)
                                                          0.00       1.62 r
  ALU/U19/Y (AOI211X2M)                                   0.28       1.90 f
  ALU/U18/Y (BUFX4M)                                      0.53       2.43 f
  ALU/U92/Y (OAI2BB1XLM)                                  0.63       3.06 r
  ALU/ALU_OUT_reg[10]/D (DFFRQX2M)                        0.00       3.06 r
  data arrival time                                                  3.06

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                       0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                        3.21


  Startpoint: Reg_file/REG_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[1][7]/CK (DFFRHQX4M)                   0.00       0.00 r
  Reg_file/REG_reg[1][7]/Q (DFFRHQX4M)                    0.44       0.44 r
  Reg_file/U24/Y (CLKINVX32M)                             0.13       0.57 f
  Reg_file/U25/Y (INVX32M)                                0.17       0.74 r
  Reg_file/REG_1[7] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       0.74 r
  ALU/B[7] (ALU_OPERAND_WIDTH8_FUN_WIDTH4)                0.00       0.74 r
  ALU/sub_36/B[7] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW01_sub_0)
                                                          0.00       0.74 r
  ALU/sub_36/U10/Y (INVX2M)                               0.16       0.90 f
  ALU/sub_36/U2_7/CO (ADDFX2M)                            0.47       1.37 f
  ALU/sub_36/U8/Y (INVX2M)                                0.25       1.62 r
  ALU/sub_36/DIFF[8] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW01_sub_0)
                                                          0.00       1.62 r
  ALU/U19/Y (AOI211X2M)                                   0.28       1.90 f
  ALU/U18/Y (BUFX4M)                                      0.53       2.43 f
  ALU/U94/Y (OAI2BB1XLM)                                  0.63       3.06 r
  ALU/ALU_OUT_reg[9]/D (DFFRQX2M)                         0.00       3.06 r
  data arrival time                                                  3.06

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)                        0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                        3.21


  Startpoint: Reg_file/REG_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[1][7]/CK (DFFRHQX4M)                   0.00       0.00 r
  Reg_file/REG_reg[1][7]/Q (DFFRHQX4M)                    0.44       0.44 r
  Reg_file/U24/Y (CLKINVX32M)                             0.13       0.57 f
  Reg_file/U25/Y (INVX32M)                                0.17       0.74 r
  Reg_file/REG_1[7] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       0.74 r
  ALU/B[7] (ALU_OPERAND_WIDTH8_FUN_WIDTH4)                0.00       0.74 r
  ALU/sub_36/B[7] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW01_sub_0)
                                                          0.00       0.74 r
  ALU/sub_36/U10/Y (INVX2M)                               0.16       0.90 f
  ALU/sub_36/U2_7/CO (ADDFX2M)                            0.47       1.37 f
  ALU/sub_36/U8/Y (INVX2M)                                0.25       1.62 r
  ALU/sub_36/DIFF[8] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW01_sub_0)
                                                          0.00       1.62 r
  ALU/U19/Y (AOI211X2M)                                   0.28       1.90 f
  ALU/U18/Y (BUFX4M)                                      0.53       2.43 f
  ALU/U80/Y (OAI2BB1XLM)                                  0.63       3.06 r
  ALU/ALU_OUT_reg[14]/D (DFFRQX2M)                        0.00       3.06 r
  data arrival time                                                  3.06

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                       0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                        3.21


  Startpoint: Reg_file/REG_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[1][7]/CK (DFFRHQX4M)                   0.00       0.00 r
  Reg_file/REG_reg[1][7]/Q (DFFRHQX4M)                    0.44       0.44 r
  Reg_file/U24/Y (CLKINVX32M)                             0.13       0.57 f
  Reg_file/U25/Y (INVX32M)                                0.17       0.74 r
  Reg_file/REG_1[7] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       0.74 r
  ALU/B[7] (ALU_OPERAND_WIDTH8_FUN_WIDTH4)                0.00       0.74 r
  ALU/sub_36/B[7] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW01_sub_0)
                                                          0.00       0.74 r
  ALU/sub_36/U10/Y (INVX2M)                               0.16       0.90 f
  ALU/sub_36/U2_7/CO (ADDFX2M)                            0.47       1.37 f
  ALU/sub_36/U8/Y (INVX2M)                                0.25       1.62 r
  ALU/sub_36/DIFF[8] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW01_sub_0)
                                                          0.00       1.62 r
  ALU/U19/Y (AOI211X2M)                                   0.28       1.90 f
  ALU/U18/Y (BUFX4M)                                      0.53       2.43 f
  ALU/U91/Y (OAI2BB1XLM)                                  0.63       3.06 r
  ALU/ALU_OUT_reg[11]/D (DFFRQX2M)                        0.00       3.06 r
  data arrival time                                                  3.06

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                       0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                        3.21


  Startpoint: Reg_file/REG_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[1][7]/CK (DFFRHQX4M)                   0.00       0.00 r
  Reg_file/REG_reg[1][7]/Q (DFFRHQX4M)                    0.44       0.44 r
  Reg_file/U24/Y (CLKINVX32M)                             0.13       0.57 f
  Reg_file/U25/Y (INVX32M)                                0.17       0.74 r
  Reg_file/REG_1[7] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       0.74 r
  ALU/B[7] (ALU_OPERAND_WIDTH8_FUN_WIDTH4)                0.00       0.74 r
  ALU/sub_36/B[7] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW01_sub_0)
                                                          0.00       0.74 r
  ALU/sub_36/U10/Y (INVX2M)                               0.16       0.90 f
  ALU/sub_36/U2_7/CO (ADDFX2M)                            0.47       1.37 f
  ALU/sub_36/U8/Y (INVX2M)                                0.25       1.62 r
  ALU/sub_36/DIFF[8] (ALU_OPERAND_WIDTH8_FUN_WIDTH4_DW01_sub_0)
                                                          0.00       1.62 r
  ALU/U19/Y (AOI211X2M)                                   0.28       1.90 f
  ALU/U18/Y (BUFX4M)                                      0.53       2.43 f
  ALU/U88/Y (OAI2BB1XLM)                                  0.63       3.06 r
  ALU/ALU_OUT_reg[13]/D (DFFRQX2M)                        0.00       3.06 r
  data arrival time                                                  3.06

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                       0.00       0.10 r
  library hold time                                      -0.25      -0.15
  data required time                                                -0.15
  --------------------------------------------------------------------------
  data required time                                                -0.15
  data arrival time                                                 -3.06
  --------------------------------------------------------------------------
  slack (MET)                                                        3.21


  Startpoint: Reg_file/REG_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[1][7]/CK (DFFRHQX4M)                   0.00       0.00 r
  Reg_file/REG_reg[1][7]/Q (DFFRHQX4M)                    0.36       0.36 f
  Reg_file/U24/Y (CLKINVX32M)                             0.10       0.45 r
  Reg_file/U25/Y (INVX32M)                                0.09       0.54 f
  Reg_file/REG_1[7] (Reg_File_DATA_WIDTH8_DEPTH16_ADDRESS_WIDTH4)
                                                          0.00       0.54 f
  ALU/B[7] (ALU_OPERAND_WIDTH8_FUN_WIDTH4)                0.00       0.54 f
  ALU/U152/Y (INVX2M)                                     0.58       1.12 r
  ALU/U127/Y (OAI22X4M)                                   0.34       1.46 f
  ALU/U16/Y (OAI2B2X4M)                                   0.34       1.80 f
  ALU/U84/Y (OAI2BB1XLM)                                  0.54       2.34 r
  ALU/U83/Y (OAI2BB1X2M)                                  0.49       2.83 f
  ALU/U63/Y (NAND4BBX1M)                                  0.86       3.69 f
  ALU/OUT_VALID_reg/D (DFFRQX2M)                          0.00       3.69 f
  data arrival time                                                  3.69

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU/OUT_VALID_reg/CK (DFFRQX2M)                         0.00       0.10 r
  library hold time                                      -0.16      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -3.69
  --------------------------------------------------------------------------
  slack (MET)                                                        3.74


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: UART_RX/DUT2/sample_2_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  RX_IN (in)                                              0.20      54.46 f
  UART_RX/rx_in (UART_RX)                                 0.00      54.46 f
  UART_RX/DUT2/rx_in (data_sampling)                      0.00      54.46 f
  UART_RX/DUT2/U17/Y (INVX2M)                             0.61      55.07 r
  UART_RX/DUT2/U21/Y (OAI2BB2X1M)                         0.49      55.55 f
  UART_RX/DUT2/sample_2_reg/D (DFFRQX2M)                  0.00      55.55 f
  data arrival time                                                 55.55

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/DUT2/sample_2_reg/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                -55.55
  --------------------------------------------------------------------------
  slack (MET)                                                       55.55


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: UART_RX/DUT2/sample_1_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  RX_IN (in)                                              0.20      54.46 f
  UART_RX/rx_in (UART_RX)                                 0.00      54.46 f
  UART_RX/DUT2/rx_in (data_sampling)                      0.00      54.46 f
  UART_RX/DUT2/U17/Y (INVX2M)                             0.61      55.07 r
  UART_RX/DUT2/U19/Y (OAI2BB2X1M)                         0.49      55.55 f
  UART_RX/DUT2/sample_1_reg/D (DFFRQX2M)                  0.00      55.55 f
  data arrival time                                                 55.55

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/DUT2/sample_1_reg/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                -55.55
  --------------------------------------------------------------------------
  slack (MET)                                                       55.55


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: UART_RX/DUT0/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  RX_IN (in)                                              0.36      54.62 r
  UART_RX/rx_in (UART_RX)                                 0.00      54.62 r
  UART_RX/DUT0/rx_in (fsm)                                0.00      54.62 r
  UART_RX/DUT0/U31/Y (NOR4X2M)                            0.28      54.90 f
  UART_RX/DUT0/U30/Y (AOI31X2M)                           0.34      55.24 r
  UART_RX/DUT0/U29/Y (OAI21X1M)                           0.34      55.58 f
  UART_RX/DUT0/current_state_reg[0]/D (DFFRQX1M)          0.00      55.58 f
  data arrival time                                                 55.58

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/DUT0/current_state_reg[0]/CK (DFFRQX1M)         0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -55.58
  --------------------------------------------------------------------------
  slack (MET)                                                       55.55


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: UART_RX/DUT2/sample_3_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 f
  RX_IN (in)                                              0.20      54.46 f
  UART_RX/rx_in (UART_RX)                                 0.00      54.46 f
  UART_RX/DUT2/rx_in (data_sampling)                      0.00      54.46 f
  UART_RX/DUT2/U17/Y (INVX2M)                             0.61      55.07 r
  UART_RX/DUT2/U23/Y (OAI2BB2X1M)                         0.52      55.59 f
  UART_RX/DUT2/sample_3_reg/D (DFFRQX1M)                  0.00      55.59 f
  data arrival time                                                 55.59

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/DUT2/sample_3_reg/CK (DFFRQX1M)                 0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -55.59
  --------------------------------------------------------------------------
  slack (MET)                                                       55.56


  Startpoint: RST_SYNC_1/stages_reg[0]/CK
              (internal path startpoint clocked by REF_CLK)
  Endpoint: RST_SYNC_1/stages_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  RST_SYNC_1/stages_reg[0]/CK (DFFRQX1M)                  0.00       0.00 r
  RST_SYNC_1/stages_reg[0]/Q (DFFRQX1M)                   0.65       0.65 f
  RST_SYNC_1/stages_reg[1]/D (DFFRQX1M)                   0.00       0.65 f
  data arrival time                                                  0.65

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RST_SYNC_1/stages_reg[1]/CK (DFFRQX1M)                  0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: RST_SYNC_1/stages_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: RST_SYNC_1/SYNC_RST_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RST_SYNC_1/stages_reg[1]/CK (DFFRQX1M)                  0.00       0.00 r
  RST_SYNC_1/stages_reg[1]/Q (DFFRQX1M)                   0.65       0.65 f
  RST_SYNC_1/SYNC_RST_reg/D (DFFRQX1M)                    0.00       0.65 f
  data arrival time                                                  0.65

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RST_SYNC_1/SYNC_RST_reg/CK (DFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: FIFO/DUT1/REG_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/DUT1/SYNC_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  FIFO/DUT1/REG_reg[2]/CK (DFFRQX1M)       0.00       0.00 r
  FIFO/DUT1/REG_reg[2]/Q (DFFRQX1M)        0.65       0.65 f
  FIFO/DUT1/SYNC_reg[2]/D (DFFRQX1M)       0.00       0.65 f
  data arrival time                                   0.65

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  FIFO/DUT1/SYNC_reg[2]/CK (DFFRQX1M)      0.00       0.10 r
  library hold time                       -0.05       0.05
  data required time                                  0.05
  -----------------------------------------------------------
  data required time                                  0.05
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: FIFO/DUT1/REG_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/DUT1/SYNC_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  FIFO/DUT1/REG_reg[3]/CK (DFFRQX1M)       0.00       0.00 r
  FIFO/DUT1/REG_reg[3]/Q (DFFRQX1M)        0.65       0.65 f
  FIFO/DUT1/SYNC_reg[3]/D (DFFRQX1M)       0.00       0.65 f
  data arrival time                                   0.65

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  FIFO/DUT1/SYNC_reg[3]/CK (DFFRQX1M)      0.00       0.10 r
  library hold time                       -0.05       0.05
  data required time                                  0.05
  -----------------------------------------------------------
  data required time                                  0.05
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: FIFO/DUT1/REG_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/DUT1/SYNC_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  FIFO/DUT1/REG_reg[1]/CK (DFFRQX1M)       0.00       0.00 r
  FIFO/DUT1/REG_reg[1]/Q (DFFRQX1M)        0.65       0.65 f
  FIFO/DUT1/SYNC_reg[1]/D (DFFRQX1M)       0.00       0.65 f
  data arrival time                                   0.65

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  FIFO/DUT1/SYNC_reg[1]/CK (DFFRQX1M)      0.00       0.10 r
  library hold time                       -0.05       0.05
  data required time                                  0.05
  -----------------------------------------------------------
  data required time                                  0.05
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: FIFO/DUT1/REG_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/DUT1/SYNC_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  FIFO/DUT1/REG_reg[0]/CK (DFFRQX1M)       0.00       0.00 r
  FIFO/DUT1/REG_reg[0]/Q (DFFRQX1M)        0.65       0.65 f
  FIFO/DUT1/SYNC_reg[0]/D (DFFRQX1M)       0.00       0.65 f
  data arrival time                                   0.65

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  FIFO/DUT1/SYNC_reg[0]/CK (DFFRQX1M)      0.00       0.10 r
  library hold time                       -0.05       0.05
  data required time                                  0.05
  -----------------------------------------------------------
  data required time                                  0.05
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: DATA_SYNC/stages_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DATA_SYNC/stages_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC/stages_reg[0]/CK (DFFRQX1M)                   0.00       0.00 r
  DATA_SYNC/stages_reg[0]/Q (DFFRQX1M)                    0.65       0.65 f
  DATA_SYNC/stages_reg[1]/D (DFFRQX1M)                    0.00       0.65 f
  data arrival time                                                  0.65

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DATA_SYNC/stages_reg[1]/CK (DFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: DATA_SYNC/stages_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DATA_SYNC/SYNC_BUS_EN_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC/stages_reg[1]/CK (DFFRQX1M)                   0.00       0.00 r
  DATA_SYNC/stages_reg[1]/Q (DFFRQX1M)                    0.65       0.65 f
  DATA_SYNC/SYNC_BUS_EN_reg/D (DFFRQX1M)                  0.00       0.65 f
  data arrival time                                                  0.65

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DATA_SYNC/SYNC_BUS_EN_reg/CK (DFFRQX1M)                 0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: DATA_SYNC/SYNC_BUS_EN_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DATA_SYNC/PULSE_GEN_OUT_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC/SYNC_BUS_EN_reg/CK (DFFRQX1M)                 0.00       0.00 r
  DATA_SYNC/SYNC_BUS_EN_reg/Q (DFFRQX1M)                  0.81       0.81 f
  DATA_SYNC/PULSE_GEN_OUT_reg/D (DFFRQX1M)                0.00       0.81 f
  data arrival time                                                  0.81

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DATA_SYNC/PULSE_GEN_OUT_reg/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: FIFO/DUT2/WR_PTR_binary_reg[4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/DUT2/WR_PTR_binary_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT2/WR_PTR_binary_reg[4]/CK (DFFRX4M)             0.00       0.00 r
  FIFO/DUT2/WR_PTR_binary_reg[4]/QN (DFFRX4M)             0.47       0.47 r
  FIFO/DUT2/U16/Y (OAI2BB2X1M)                            0.36       0.83 f
  FIFO/DUT2/WR_PTR_binary_reg[4]/D (DFFRX4M)              0.00       0.83 f
  data arrival time                                                  0.83

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/DUT2/WR_PTR_binary_reg[4]/CK (DFFRX4M)             0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: DATA_SYNC/PULSE_GEN_OUT_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DATA_SYNC/EN_PULSE_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC/PULSE_GEN_OUT_reg/CK (DFFRQX1M)               0.00       0.00 r
  DATA_SYNC/PULSE_GEN_OUT_reg/Q (DFFRQX1M)                0.66       0.66 r
  DATA_SYNC/U12/Y (NOR2X2M)                               0.22       0.87 f
  DATA_SYNC/EN_PULSE_reg/D (DFFRQX1M)                     0.00       0.87 f
  data arrival time                                                  0.87

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DATA_SYNC/EN_PULSE_reg/CK (DFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: ALU/ALU_OUT_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: SYS_CTRL/ALU_OUT_REG_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)                        0.00       0.00 r
  ALU/ALU_OUT_reg[7]/Q (DFFRQX2M)                         0.56       0.56 f
  ALU/ALU_OUT[7] (ALU_OPERAND_WIDTH8_FUN_WIDTH4)          0.00       0.56 f
  SYS_CTRL/ALU_OUT[7] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       0.56 f
  SYS_CTRL/U143/Y (OAI2BB2X1M)                            0.45       1.02 f
  SYS_CTRL/ALU_OUT_REG_reg[7]/D (DFFRX1M)                 0.00       1.02 f
  data arrival time                                                  1.02

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_CTRL/ALU_OUT_REG_reg[7]/CK (DFFRX1M)                0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: ALU/ALU_OUT_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: SYS_CTRL/ALU_OUT_REG_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)                        0.00       0.00 r
  ALU/ALU_OUT_reg[6]/Q (DFFRQX2M)                         0.56       0.56 f
  ALU/ALU_OUT[6] (ALU_OPERAND_WIDTH8_FUN_WIDTH4)          0.00       0.56 f
  SYS_CTRL/ALU_OUT[6] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       0.56 f
  SYS_CTRL/U142/Y (OAI2BB2X1M)                            0.45       1.02 f
  SYS_CTRL/ALU_OUT_REG_reg[6]/D (DFFRX1M)                 0.00       1.02 f
  data arrival time                                                  1.02

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_CTRL/ALU_OUT_REG_reg[6]/CK (DFFRX1M)                0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: ALU/ALU_OUT_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: SYS_CTRL/ALU_OUT_REG_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)                        0.00       0.00 r
  ALU/ALU_OUT_reg[5]/Q (DFFRQX2M)                         0.56       0.56 f
  ALU/ALU_OUT[5] (ALU_OPERAND_WIDTH8_FUN_WIDTH4)          0.00       0.56 f
  SYS_CTRL/ALU_OUT[5] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       0.56 f
  SYS_CTRL/U141/Y (OAI2BB2X1M)                            0.45       1.02 f
  SYS_CTRL/ALU_OUT_REG_reg[5]/D (DFFRX1M)                 0.00       1.02 f
  data arrival time                                                  1.02

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_CTRL/ALU_OUT_REG_reg[5]/CK (DFFRX1M)                0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: ALU/ALU_OUT_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: SYS_CTRL/ALU_OUT_REG_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)                        0.00       0.00 r
  ALU/ALU_OUT_reg[4]/Q (DFFRQX2M)                         0.56       0.56 f
  ALU/ALU_OUT[4] (ALU_OPERAND_WIDTH8_FUN_WIDTH4)          0.00       0.56 f
  SYS_CTRL/ALU_OUT[4] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       0.56 f
  SYS_CTRL/U140/Y (OAI2BB2X1M)                            0.45       1.02 f
  SYS_CTRL/ALU_OUT_REG_reg[4]/D (DFFRX1M)                 0.00       1.02 f
  data arrival time                                                  1.02

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_CTRL/ALU_OUT_REG_reg[4]/CK (DFFRX1M)                0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: ALU/ALU_OUT_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: SYS_CTRL/ALU_OUT_REG_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)                        0.00       0.00 r
  ALU/ALU_OUT_reg[3]/Q (DFFRQX2M)                         0.56       0.56 f
  ALU/ALU_OUT[3] (ALU_OPERAND_WIDTH8_FUN_WIDTH4)          0.00       0.56 f
  SYS_CTRL/ALU_OUT[3] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       0.56 f
  SYS_CTRL/U139/Y (OAI2BB2X1M)                            0.45       1.02 f
  SYS_CTRL/ALU_OUT_REG_reg[3]/D (DFFRX1M)                 0.00       1.02 f
  data arrival time                                                  1.02

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_CTRL/ALU_OUT_REG_reg[3]/CK (DFFRX1M)                0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: ALU/ALU_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: SYS_CTRL/ALU_OUT_REG_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)                        0.00       0.00 r
  ALU/ALU_OUT_reg[2]/Q (DFFRQX2M)                         0.56       0.56 f
  ALU/ALU_OUT[2] (ALU_OPERAND_WIDTH8_FUN_WIDTH4)          0.00       0.56 f
  SYS_CTRL/ALU_OUT[2] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       0.56 f
  SYS_CTRL/U138/Y (OAI2BB2X1M)                            0.45       1.02 f
  SYS_CTRL/ALU_OUT_REG_reg[2]/D (DFFRX1M)                 0.00       1.02 f
  data arrival time                                                  1.02

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_CTRL/ALU_OUT_REG_reg[2]/CK (DFFRX1M)                0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: ALU/ALU_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: SYS_CTRL/ALU_OUT_REG_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)                        0.00       0.00 r
  ALU/ALU_OUT_reg[1]/Q (DFFRQX2M)                         0.56       0.56 f
  ALU/ALU_OUT[1] (ALU_OPERAND_WIDTH8_FUN_WIDTH4)          0.00       0.56 f
  SYS_CTRL/ALU_OUT[1] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       0.56 f
  SYS_CTRL/U137/Y (OAI2BB2X1M)                            0.45       1.02 f
  SYS_CTRL/ALU_OUT_REG_reg[1]/D (DFFRX1M)                 0.00       1.02 f
  data arrival time                                                  1.02

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_CTRL/ALU_OUT_REG_reg[1]/CK (DFFRX1M)                0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: ALU/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: SYS_CTRL/ALU_OUT_REG_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU/ALU_OUT_reg[0]/CK (DFFRQX2M)                        0.00       0.00 r
  ALU/ALU_OUT_reg[0]/Q (DFFRQX2M)                         0.56       0.56 f
  ALU/ALU_OUT[0] (ALU_OPERAND_WIDTH8_FUN_WIDTH4)          0.00       0.56 f
  SYS_CTRL/ALU_OUT[0] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       0.56 f
  SYS_CTRL/U136/Y (OAI2BB2X1M)                            0.45       1.02 f
  SYS_CTRL/ALU_OUT_REG_reg[0]/D (DFFRX1M)                 0.00       1.02 f
  data arrival time                                                  1.02

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_CTRL/ALU_OUT_REG_reg[0]/CK (DFFRX1M)                0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: ALU/ALU_OUT_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: SYS_CTRL/ALU_OUT_REG_reg[15]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                       0.00       0.00 r
  ALU/ALU_OUT_reg[15]/Q (DFFRQX2M)                        0.56       0.56 f
  ALU/ALU_OUT[15] (ALU_OPERAND_WIDTH8_FUN_WIDTH4)         0.00       0.56 f
  SYS_CTRL/ALU_OUT[15] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       0.56 f
  SYS_CTRL/U151/Y (OAI2BB2X1M)                            0.45       1.02 f
  SYS_CTRL/ALU_OUT_REG_reg[15]/D (DFFRX1M)                0.00       1.02 f
  data arrival time                                                  1.02

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_CTRL/ALU_OUT_REG_reg[15]/CK (DFFRX1M)               0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: ALU/ALU_OUT_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: SYS_CTRL/ALU_OUT_REG_reg[14]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                       0.00       0.00 r
  ALU/ALU_OUT_reg[14]/Q (DFFRQX2M)                        0.56       0.56 f
  ALU/ALU_OUT[14] (ALU_OPERAND_WIDTH8_FUN_WIDTH4)         0.00       0.56 f
  SYS_CTRL/ALU_OUT[14] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       0.56 f
  SYS_CTRL/U150/Y (OAI2BB2X1M)                            0.45       1.02 f
  SYS_CTRL/ALU_OUT_REG_reg[14]/D (DFFRX1M)                0.00       1.02 f
  data arrival time                                                  1.02

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_CTRL/ALU_OUT_REG_reg[14]/CK (DFFRX1M)               0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: ALU/ALU_OUT_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: SYS_CTRL/ALU_OUT_REG_reg[13]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                       0.00       0.00 r
  ALU/ALU_OUT_reg[13]/Q (DFFRQX2M)                        0.56       0.56 f
  ALU/ALU_OUT[13] (ALU_OPERAND_WIDTH8_FUN_WIDTH4)         0.00       0.56 f
  SYS_CTRL/ALU_OUT[13] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       0.56 f
  SYS_CTRL/U149/Y (OAI2BB2X1M)                            0.45       1.02 f
  SYS_CTRL/ALU_OUT_REG_reg[13]/D (DFFRX1M)                0.00       1.02 f
  data arrival time                                                  1.02

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_CTRL/ALU_OUT_REG_reg[13]/CK (DFFRX1M)               0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: ALU/ALU_OUT_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: SYS_CTRL/ALU_OUT_REG_reg[12]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                       0.00       0.00 r
  ALU/ALU_OUT_reg[12]/Q (DFFRQX2M)                        0.56       0.56 f
  ALU/ALU_OUT[12] (ALU_OPERAND_WIDTH8_FUN_WIDTH4)         0.00       0.56 f
  SYS_CTRL/ALU_OUT[12] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       0.56 f
  SYS_CTRL/U148/Y (OAI2BB2X1M)                            0.45       1.02 f
  SYS_CTRL/ALU_OUT_REG_reg[12]/D (DFFRX1M)                0.00       1.02 f
  data arrival time                                                  1.02

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_CTRL/ALU_OUT_REG_reg[12]/CK (DFFRX1M)               0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: ALU/ALU_OUT_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: SYS_CTRL/ALU_OUT_REG_reg[11]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                       0.00       0.00 r
  ALU/ALU_OUT_reg[11]/Q (DFFRQX2M)                        0.56       0.56 f
  ALU/ALU_OUT[11] (ALU_OPERAND_WIDTH8_FUN_WIDTH4)         0.00       0.56 f
  SYS_CTRL/ALU_OUT[11] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       0.56 f
  SYS_CTRL/U147/Y (OAI2BB2X1M)                            0.45       1.02 f
  SYS_CTRL/ALU_OUT_REG_reg[11]/D (DFFRX1M)                0.00       1.02 f
  data arrival time                                                  1.02

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_CTRL/ALU_OUT_REG_reg[11]/CK (DFFRX1M)               0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: ALU/ALU_OUT_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: SYS_CTRL/ALU_OUT_REG_reg[10]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                       0.00       0.00 r
  ALU/ALU_OUT_reg[10]/Q (DFFRQX2M)                        0.56       0.56 f
  ALU/ALU_OUT[10] (ALU_OPERAND_WIDTH8_FUN_WIDTH4)         0.00       0.56 f
  SYS_CTRL/ALU_OUT[10] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       0.56 f
  SYS_CTRL/U146/Y (OAI2BB2X1M)                            0.45       1.02 f
  SYS_CTRL/ALU_OUT_REG_reg[10]/D (DFFRX1M)                0.00       1.02 f
  data arrival time                                                  1.02

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_CTRL/ALU_OUT_REG_reg[10]/CK (DFFRX1M)               0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: ALU/ALU_OUT_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: SYS_CTRL/ALU_OUT_REG_reg[9]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)                        0.00       0.00 r
  ALU/ALU_OUT_reg[9]/Q (DFFRQX2M)                         0.56       0.56 f
  ALU/ALU_OUT[9] (ALU_OPERAND_WIDTH8_FUN_WIDTH4)          0.00       0.56 f
  SYS_CTRL/ALU_OUT[9] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       0.56 f
  SYS_CTRL/U145/Y (OAI2BB2X1M)                            0.45       1.02 f
  SYS_CTRL/ALU_OUT_REG_reg[9]/D (DFFRX1M)                 0.00       1.02 f
  data arrival time                                                  1.02

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_CTRL/ALU_OUT_REG_reg[9]/CK (DFFRX1M)                0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: ALU/ALU_OUT_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: SYS_CTRL/ALU_OUT_REG_reg[8]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)                        0.00       0.00 r
  ALU/ALU_OUT_reg[8]/Q (DFFRQX2M)                         0.56       0.56 f
  ALU/ALU_OUT[8] (ALU_OPERAND_WIDTH8_FUN_WIDTH4)          0.00       0.56 f
  SYS_CTRL/ALU_OUT[8] (SYS_CTRL_DATA_WIDTH8_ADDRESS_WIDTH4_FUN_WIDTH4_ALU_OUT_WIDTH16)
                                                          0.00       0.56 f
  SYS_CTRL/U144/Y (OAI2BB2X1M)                            0.45       1.02 f
  SYS_CTRL/ALU_OUT_REG_reg[8]/D (DFFRX1M)                 0.00       1.02 f
  data arrival time                                                  1.02

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_CTRL/ALU_OUT_REG_reg[8]/CK (DFFRX1M)                0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: Reg_file/REG_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[1][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[1][7]/CK (DFFRHQX4M)                   0.00       0.00 r
  Reg_file/REG_reg[1][7]/Q (DFFRHQX4M)                    0.36       0.36 f
  Reg_file/U24/Y (CLKINVX32M)                             0.10       0.45 r
  Reg_file/U25/Y (INVX32M)                                0.09       0.54 f
  Reg_file/U155/Y (OAI2BB2X1M)                            0.44       0.97 f
  Reg_file/REG_reg[1][7]/D (DFFRHQX4M)                    0.00       0.97 f
  data arrival time                                                  0.97

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[1][7]/CK (DFFRHQX4M)                   0.00       0.10 r
  library hold time                                      -0.15      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        1.03


  Startpoint: Reg_file/REG_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[1][1]/CK (DFFRHQX8M)                   0.00       0.00 r
  Reg_file/REG_reg[1][1]/Q (DFFRHQX8M)                    0.52       0.52 f
  Reg_file/U151/Y (OAI2BB2X1M)                            0.52       1.04 f
  Reg_file/REG_reg[1][1]/D (DFFRHQX8M)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[1][1]/CK (DFFRHQX8M)                   0.00       0.10 r
  library hold time                                      -0.15      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: Reg_file/REG_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[1][2]/CK (DFFRHQX8M)                   0.00       0.00 r
  Reg_file/REG_reg[1][2]/Q (DFFRHQX8M)                    0.52       0.52 f
  Reg_file/U152/Y (OAI2BB2X1M)                            0.52       1.04 f
  Reg_file/REG_reg[1][2]/D (DFFRHQX8M)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[1][2]/CK (DFFRHQX8M)                   0.00       0.10 r
  library hold time                                      -0.15      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: Reg_file/REG_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[1][3]/CK (DFFRHQX8M)                   0.00       0.00 r
  Reg_file/REG_reg[1][3]/Q (DFFRHQX8M)                    0.53       0.53 f
  Reg_file/U135/Y (OAI2BB2X1M)                            0.52       1.05 f
  Reg_file/REG_reg[1][3]/D (DFFRHQX8M)                    0.00       1.05 f
  data arrival time                                                  1.05

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[1][3]/CK (DFFRHQX8M)                   0.00       0.10 r
  library hold time                                      -0.15      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: Reg_file/REG_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[1][0]/CK (DFFRHQX4M)                   0.00       0.00 r
  Reg_file/REG_reg[1][0]/Q (DFFRHQX4M)                    0.37       0.37 r
  Reg_file/U9/Y (CLKBUFX24M)                              0.35       0.71 r
  Reg_file/U150/Y (OAI2BB2X1M)                            0.43       1.14 r
  Reg_file/REG_reg[1][0]/D (DFFRHQX4M)                    0.00       1.14 r
  data arrival time                                                  1.14

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[1][0]/CK (DFFRHQX4M)                   0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.12


  Startpoint: Reg_file/REG_reg[1][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[1][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[1][4]/CK (DFFRHQX8M)                   0.00       0.00 r
  Reg_file/REG_reg[1][4]/Q (DFFRHQX8M)                    0.37       0.37 r
  Reg_file/U3/Y (INVX6M)                                  0.11       0.47 f
  Reg_file/U4/Y (INVX16M)                                 0.25       0.72 r
  Reg_file/U153/Y (OAI2BB2X1M)                            0.43       1.16 r
  Reg_file/REG_reg[1][4]/D (DFFRHQX8M)                    0.00       1.16 r
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[1][4]/CK (DFFRHQX8M)                   0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: Reg_file/REG_reg[2][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[2][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[2][2]/CK (DFFRHQX8M)                   0.00       0.00 r
  Reg_file/REG_reg[2][2]/Q (DFFRHQX8M)                    0.56       0.56 f
  Reg_file/U157/Y (OAI2BB2X1M)                            0.53       1.09 f
  Reg_file/REG_reg[2][2]/D (DFFRHQX8M)                    0.00       1.09 f
  data arrival time                                                  1.09

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[2][2]/CK (DFFRHQX8M)                   0.00       0.10 r
  library hold time                                      -0.15      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: Reg_file/RD_DATA_VALID_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/RD_DATA_VALID_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/RD_DATA_VALID_reg/CK (DFFRQX2M)                0.00       0.00 r
  Reg_file/RD_DATA_VALID_reg/Q (DFFRQX2M)                 0.74       0.74 f
  Reg_file/U296/Y (OAI2BB1X2M)                            0.43       1.17 f
  Reg_file/RD_DATA_VALID_reg/D (DFFRQX2M)                 0.00       1.17 f
  data arrival time                                                  1.17

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/RD_DATA_VALID_reg/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.14


  Startpoint: Reg_file/REG_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[0][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[0][7]/CK (DFFRQX4M)                    0.00       0.00 r
  Reg_file/REG_reg[0][7]/Q (DFFRQX4M)                     0.68       0.68 f
  Reg_file/U11/Y (OAI2BB2X1M)                             0.49       1.17 f
  Reg_file/REG_reg[0][7]/D (DFFRQX4M)                     0.00       1.17 f
  data arrival time                                                  1.17

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[0][7]/CK (DFFRQX4M)                    0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (MET)                                                        1.15


  Startpoint: Reg_file/REG_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[1][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[1][6]/CK (DFFRHQX2M)                   0.00       0.00 r
  Reg_file/REG_reg[1][6]/Q (DFFRHQX2M)                    0.38       0.38 f
  Reg_file/U5/Y (BUFX32M)                                 0.23       0.61 f
  Reg_file/U238/Y (OAI2BB2X1M)                            0.43       1.04 f
  Reg_file/REG_reg[1][6]/D (DFFRHQX2M)                    0.00       1.04 f
  data arrival time                                                  1.04

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[1][6]/CK (DFFRHQX2M)                   0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                        1.16


  Startpoint: Reg_file/REG_reg[1][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[1][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[1][5]/CK (DFFRHQX2M)                   0.00       0.00 r
  Reg_file/REG_reg[1][5]/Q (DFFRHQX2M)                    0.45       0.45 r
  Reg_file/U6/Y (CLKBUFX32M)                              0.30       0.76 r
  Reg_file/U154/Y (OAI2BB2X1M)                            0.40       1.16 r
  Reg_file/REG_reg[1][5]/D (DFFRHQX2M)                    0.00       1.16 r
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[1][5]/CK (DFFRHQX2M)                   0.00       0.10 r
  library hold time                                      -0.11      -0.01
  data required time                                                -0.01
  --------------------------------------------------------------------------
  data required time                                                -0.01
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.17


  Startpoint: FIFO/DUT2/WR_ADDR_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/DUT2/WR_ADDR_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT2/WR_ADDR_reg[2]/CK (DFFRQX2M)                  0.00       0.00 r
  FIFO/DUT2/WR_ADDR_reg[2]/Q (DFFRQX2M)                   0.83       0.83 f
  FIFO/DUT2/U12/Y (XNOR2X2M)                              0.38       1.22 f
  FIFO/DUT2/WR_ADDR_reg[2]/D (DFFRQX2M)                   0.00       1.22 f
  data arrival time                                                  1.22

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/DUT2/WR_ADDR_reg[2]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                        1.19


  Startpoint: Reg_file/REG_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[0][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[0][0]/CK (DFFRHQX8M)                   0.00       0.00 r
  Reg_file/REG_reg[0][0]/Q (DFFRHQX8M)                    0.61       0.61 f
  Reg_file/U130/Y (OAI2BB2X1M)                            0.55       1.16 f
  Reg_file/REG_reg[0][0]/D (DFFRHQX8M)                    0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[0][0]/CK (DFFRHQX8M)                   0.00       0.10 r
  library hold time                                      -0.15      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: Reg_file/REG_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[0][1]/CK (DFFRHQX8M)                   0.00       0.00 r
  Reg_file/REG_reg[0][1]/Q (DFFRHQX8M)                    0.61       0.61 f
  Reg_file/U131/Y (OAI2BB2X1M)                            0.55       1.16 f
  Reg_file/REG_reg[0][1]/D (DFFRHQX8M)                    0.00       1.16 f
  data arrival time                                                  1.16

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[0][1]/CK (DFFRHQX8M)                   0.00       0.10 r
  library hold time                                      -0.15      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: Reg_file/REG_reg[2][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[2][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[2][4]/CK (DFFRHQX8M)                   0.00       0.00 r
  Reg_file/REG_reg[2][4]/Q (DFFRHQX8M)                    0.62       0.62 f
  Reg_file/U158/Y (OAI2BB2X1M)                            0.56       1.18 f
  Reg_file/REG_reg[2][4]/D (DFFRHQX8M)                    0.00       1.18 f
  data arrival time                                                  1.18

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[2][4]/CK (DFFRHQX8M)                   0.00       0.10 r
  library hold time                                      -0.15      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        1.23


  Startpoint: FIFO/DUT2/WR_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/DUT2/WR_PTR_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT2/WR_PTR_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  FIFO/DUT2/WR_PTR_reg[2]/Q (DFFRQX2M)                    0.74       0.74 f
  FIFO/DUT2/U25/Y (OAI2BB2X1M)                            0.52       1.26 f
  FIFO/DUT2/WR_PTR_reg[2]/D (DFFRQX2M)                    0.00       1.26 f
  data arrival time                                                  1.26

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/DUT2/WR_PTR_reg[2]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.25


  Startpoint: FIFO/DUT2/WR_PTR_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/DUT2/WR_PTR_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT2/WR_PTR_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  FIFO/DUT2/WR_PTR_reg[0]/Q (DFFRQX2M)                    0.74       0.74 f
  FIFO/DUT2/U29/Y (OAI2BB2X1M)                            0.52       1.26 f
  FIFO/DUT2/WR_PTR_reg[0]/D (DFFRQX2M)                    0.00       1.26 f
  data arrival time                                                  1.26

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/DUT2/WR_PTR_reg[0]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: FIFO/DUT2/WR_PTR_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/DUT2/WR_PTR_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT2/WR_PTR_reg[1]/CK (DFFRQX2M)                   0.00       0.00 r
  FIFO/DUT2/WR_PTR_reg[1]/Q (DFFRQX2M)                    0.74       0.74 f
  FIFO/DUT2/U27/Y (OAI2BB2X1M)                            0.52       1.26 f
  FIFO/DUT2/WR_PTR_reg[1]/D (DFFRQX2M)                    0.00       1.26 f
  data arrival time                                                  1.26

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/DUT2/WR_PTR_reg[1]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: FIFO/DUT2/WR_PTR_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/DUT2/WR_PTR_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT2/WR_PTR_reg[3]/CK (DFFRQX2M)                   0.00       0.00 r
  FIFO/DUT2/WR_PTR_reg[3]/Q (DFFRQX2M)                    0.74       0.74 f
  FIFO/DUT2/U24/Y (OAI2BB2X1M)                            0.52       1.26 f
  FIFO/DUT2/WR_PTR_reg[3]/D (DFFRQX2M)                    0.00       1.26 f
  data arrival time                                                  1.26

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/DUT2/WR_PTR_reg[3]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: FIFO/DUT2/WR_ADDR_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/DUT2/WR_ADDR_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT2/WR_ADDR_reg[3]/CK (DFFRQX1M)                  0.00       0.00 r
  FIFO/DUT2/WR_ADDR_reg[3]/Q (DFFRQX1M)                   0.83       0.83 f
  FIFO/DUT2/U10/Y (CLKXOR2X2M)                            0.47       1.30 f
  FIFO/DUT2/WR_ADDR_reg[3]/D (DFFRQX1M)                   0.00       1.30 f
  data arrival time                                                  1.30

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/DUT2/WR_ADDR_reg[3]/CK (DFFRQX1M)                  0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: Reg_file/REG_reg[0][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[0][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[0][3]/CK (DFFRQX2M)                    0.00       0.00 r
  Reg_file/REG_reg[0][3]/Q (DFFRQX2M)                     0.74       0.74 f
  Reg_file/U129/Y (OAI2BB2X1M)                            0.53       1.27 f
  Reg_file/REG_reg[0][3]/D (DFFRQX2M)                     0.00       1.27 f
  data arrival time                                                  1.27

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[0][3]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: Reg_file/REG_reg[0][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[0][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[0][2]/CK (DFFRQX2M)                    0.00       0.00 r
  Reg_file/REG_reg[0][2]/Q (DFFRQX2M)                     0.74       0.74 f
  Reg_file/U132/Y (OAI2BB2X1M)                            0.53       1.27 f
  Reg_file/REG_reg[0][2]/D (DFFRQX2M)                     0.00       1.27 f
  data arrival time                                                  1.27

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[0][2]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: Reg_file/REG_reg[0][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[0][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[0][4]/CK (DFFRQX2M)                    0.00       0.00 r
  Reg_file/REG_reg[0][4]/Q (DFFRQX2M)                     0.74       0.74 f
  Reg_file/U133/Y (OAI2BB2X1M)                            0.53       1.27 f
  Reg_file/REG_reg[0][4]/D (DFFRQX2M)                     0.00       1.27 f
  data arrival time                                                  1.27

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[0][4]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: FIFO/DUT2/WR_ADDR_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/DUT2/WR_ADDR_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT2/WR_ADDR_reg[0]/CK (DFFRQX4M)                  0.00       0.00 r
  FIFO/DUT2/WR_ADDR_reg[0]/Q (DFFRQX4M)                   0.83       0.83 f
  FIFO/DUT2/U15/Y (CLKXOR2X2M)                            0.46       1.29 f
  FIFO/DUT2/WR_ADDR_reg[0]/D (DFFRQX4M)                   0.00       1.29 f
  data arrival time                                                  1.29

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/DUT2/WR_ADDR_reg[0]/CK (DFFRQX4M)                  0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: FIFO/DUT2/WR_ADDR_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO/DUT2/WR_ADDR_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT2/WR_ADDR_reg[1]/CK (DFFRQX4M)                  0.00       0.00 r
  FIFO/DUT2/WR_ADDR_reg[1]/Q (DFFRQX4M)                   0.84       0.84 f
  FIFO/DUT2/U9/Y (CLKXOR2X2M)                             0.46       1.29 f
  FIFO/DUT2/WR_ADDR_reg[1]/D (DFFRQX4M)                   0.00       1.29 f
  data arrival time                                                  1.29

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/DUT2/WR_ADDR_reg[1]/CK (DFFRQX4M)                  0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: SYS_CTRL/ADDRESS_REG_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: SYS_CTRL/ADDRESS_REG_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/ADDRESS_REG_reg[2]/CK (DFFRX1M)                0.00       0.00 r
  SYS_CTRL/ADDRESS_REG_reg[2]/QN (DFFRX1M)                0.81       0.81 r
  SYS_CTRL/U125/Y (OAI22X1M)                              0.47       1.28 f
  SYS_CTRL/ADDRESS_REG_reg[2]/D (DFFRX1M)                 0.00       1.28 f
  data arrival time                                                  1.28

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_CTRL/ADDRESS_REG_reg[2]/CK (DFFRX1M)                0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: SYS_CTRL/ADDRESS_REG_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: SYS_CTRL/ADDRESS_REG_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/ADDRESS_REG_reg[3]/CK (DFFRX1M)                0.00       0.00 r
  SYS_CTRL/ADDRESS_REG_reg[3]/QN (DFFRX1M)                0.81       0.81 r
  SYS_CTRL/U126/Y (OAI22X1M)                              0.47       1.28 f
  SYS_CTRL/ADDRESS_REG_reg[3]/D (DFFRX1M)                 0.00       1.28 f
  data arrival time                                                  1.28

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_CTRL/ADDRESS_REG_reg[3]/CK (DFFRX1M)                0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: SYS_CTRL/ADDRESS_REG_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: SYS_CTRL/ADDRESS_REG_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/ADDRESS_REG_reg[0]/CK (DFFRX1M)                0.00       0.00 r
  SYS_CTRL/ADDRESS_REG_reg[0]/QN (DFFRX1M)                0.81       0.81 r
  SYS_CTRL/U127/Y (OAI22X1M)                              0.47       1.28 f
  SYS_CTRL/ADDRESS_REG_reg[0]/D (DFFRX1M)                 0.00       1.28 f
  data arrival time                                                  1.28

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_CTRL/ADDRESS_REG_reg[0]/CK (DFFRX1M)                0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: SYS_CTRL/ADDRESS_REG_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: SYS_CTRL/ADDRESS_REG_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  SYS_CTRL/ADDRESS_REG_reg[1]/CK (DFFRX1M)                0.00       0.00 r
  SYS_CTRL/ADDRESS_REG_reg[1]/QN (DFFRX1M)                0.81       0.81 r
  SYS_CTRL/U124/Y (OAI22X1M)                              0.47       1.28 f
  SYS_CTRL/ADDRESS_REG_reg[1]/D (DFFRX1M)                 0.00       1.28 f
  data arrival time                                                  1.28

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  SYS_CTRL/ADDRESS_REG_reg[1]/CK (DFFRX1M)                0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: Reg_file/REG_reg[2][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[2][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[2][5]/CK (DFFRHQX8M)                   0.00       0.00 r
  Reg_file/REG_reg[2][5]/Q (DFFRHQX8M)                    0.65       0.65 f
  Reg_file/U159/Y (OAI2BB2X1M)                            0.58       1.23 f
  Reg_file/REG_reg[2][5]/D (DFFRHQX8M)                    0.00       1.23 f
  data arrival time                                                  1.23

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[2][5]/CK (DFFRHQX8M)                   0.00       0.10 r
  library hold time                                      -0.15      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                        1.28


  Startpoint: DATA_SYNC/SYNC_BUS_reg[4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DATA_SYNC/SYNC_BUS_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC/SYNC_BUS_reg[4]/CK (DFFRQX4M)                 0.00       0.00 r
  DATA_SYNC/SYNC_BUS_reg[4]/Q (DFFRQX4M)                  0.74       0.74 f
  DATA_SYNC/U15/Y (AO22X1M)                               0.58       1.32 f
  DATA_SYNC/SYNC_BUS_reg[4]/D (DFFRQX4M)                  0.00       1.32 f
  data arrival time                                                  1.32

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DATA_SYNC/SYNC_BUS_reg[4]/CK (DFFRQX4M)                 0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: Reg_file/REG_reg[2][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[2][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[2][6]/CK (DFFRHQX8M)                   0.00       0.00 r
  Reg_file/REG_reg[2][6]/Q (DFFRHQX8M)                    0.68       0.68 f
  Reg_file/U239/Y (OAI2BB2X1M)                            0.59       1.26 f
  Reg_file/REG_reg[2][6]/D (DFFRHQX8M)                    0.00       1.26 f
  data arrival time                                                  1.26

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[2][6]/CK (DFFRHQX8M)                   0.00       0.10 r
  library hold time                                      -0.15      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.31


  Startpoint: DATA_SYNC/SYNC_BUS_reg[5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DATA_SYNC/SYNC_BUS_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC/SYNC_BUS_reg[5]/CK (DFFRQX2M)                 0.00       0.00 r
  DATA_SYNC/SYNC_BUS_reg[5]/Q (DFFRQX2M)                  0.74       0.74 f
  DATA_SYNC/U20/Y (AO22X1M)                               0.60       1.34 f
  DATA_SYNC/SYNC_BUS_reg[5]/D (DFFRQX2M)                  0.00       1.34 f
  data arrival time                                                  1.34

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DATA_SYNC/SYNC_BUS_reg[5]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (MET)                                                        1.32


  Startpoint: Reg_file/REG_reg[2][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[2][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[2][3]/CK (DFFRHQX8M)                   0.00       0.00 r
  Reg_file/REG_reg[2][3]/Q (DFFRHQX8M)                    0.69       0.69 f
  Reg_file/U136/Y (OAI2BB2X1M)                            0.59       1.28 f
  Reg_file/REG_reg[2][3]/D (DFFRHQX8M)                    0.00       1.28 f
  data arrival time                                                  1.28

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[2][3]/CK (DFFRHQX8M)                   0.00       0.10 r
  library hold time                                      -0.15      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.33


  Startpoint: Reg_file/REG_reg[14][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[14][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[14][7]/CK (DFFRQX1M)                   0.00       0.00 r
  Reg_file/REG_reg[14][7]/Q (DFFRQX1M)                    0.81       0.81 f
  Reg_file/U230/Y (OAI2BB2X1M)                            0.56       1.38 f
  Reg_file/REG_reg[14][7]/D (DFFRQX1M)                    0.00       1.38 f
  data arrival time                                                  1.38

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[14][7]/CK (DFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: Reg_file/REG_reg[14][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[14][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[14][6]/CK (DFFRQX1M)                   0.00       0.00 r
  Reg_file/REG_reg[14][6]/Q (DFFRQX1M)                    0.81       0.81 f
  Reg_file/U251/Y (OAI2BB2X1M)                            0.56       1.38 f
  Reg_file/REG_reg[14][6]/D (DFFRQX1M)                    0.00       1.38 f
  data arrival time                                                  1.38

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[14][6]/CK (DFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: Reg_file/REG_reg[14][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[14][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[14][5]/CK (DFFRQX1M)                   0.00       0.00 r
  Reg_file/REG_reg[14][5]/Q (DFFRQX1M)                    0.81       0.81 f
  Reg_file/U229/Y (OAI2BB2X1M)                            0.56       1.38 f
  Reg_file/REG_reg[14][5]/D (DFFRQX1M)                    0.00       1.38 f
  data arrival time                                                  1.38

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[14][5]/CK (DFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: Reg_file/REG_reg[14][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[14][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[14][4]/CK (DFFRQX1M)                   0.00       0.00 r
  Reg_file/REG_reg[14][4]/Q (DFFRQX1M)                    0.81       0.81 f
  Reg_file/U228/Y (OAI2BB2X1M)                            0.56       1.38 f
  Reg_file/REG_reg[14][4]/D (DFFRQX1M)                    0.00       1.38 f
  data arrival time                                                  1.38

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[14][4]/CK (DFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: Reg_file/REG_reg[14][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[14][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[14][3]/CK (DFFRQX1M)                   0.00       0.00 r
  Reg_file/REG_reg[14][3]/Q (DFFRQX1M)                    0.81       0.81 f
  Reg_file/U148/Y (OAI2BB2X1M)                            0.56       1.38 f
  Reg_file/REG_reg[14][3]/D (DFFRQX1M)                    0.00       1.38 f
  data arrival time                                                  1.38

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[14][3]/CK (DFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: Reg_file/REG_reg[14][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[14][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[14][2]/CK (DFFRQX1M)                   0.00       0.00 r
  Reg_file/REG_reg[14][2]/Q (DFFRQX1M)                    0.81       0.81 f
  Reg_file/U227/Y (OAI2BB2X1M)                            0.56       1.38 f
  Reg_file/REG_reg[14][2]/D (DFFRQX1M)                    0.00       1.38 f
  data arrival time                                                  1.38

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[14][2]/CK (DFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: Reg_file/REG_reg[14][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[14][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[14][1]/CK (DFFRQX1M)                   0.00       0.00 r
  Reg_file/REG_reg[14][1]/Q (DFFRQX1M)                    0.81       0.81 f
  Reg_file/U226/Y (OAI2BB2X1M)                            0.56       1.38 f
  Reg_file/REG_reg[14][1]/D (DFFRQX1M)                    0.00       1.38 f
  data arrival time                                                  1.38

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[14][1]/CK (DFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: Reg_file/REG_reg[10][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[10][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[10][7]/CK (DFFRQX1M)                   0.00       0.00 r
  Reg_file/REG_reg[10][7]/Q (DFFRQX1M)                    0.81       0.81 f
  Reg_file/U206/Y (OAI2BB2X1M)                            0.56       1.38 f
  Reg_file/REG_reg[10][7]/D (DFFRQX1M)                    0.00       1.38 f
  data arrival time                                                  1.38

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[10][7]/CK (DFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: Reg_file/REG_reg[10][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[10][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[10][6]/CK (DFFRQX1M)                   0.00       0.00 r
  Reg_file/REG_reg[10][6]/Q (DFFRQX1M)                    0.81       0.81 f
  Reg_file/U247/Y (OAI2BB2X1M)                            0.56       1.38 f
  Reg_file/REG_reg[10][6]/D (DFFRQX1M)                    0.00       1.38 f
  data arrival time                                                  1.38

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[10][6]/CK (DFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: Reg_file/REG_reg[10][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[10][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[10][5]/CK (DFFRQX1M)                   0.00       0.00 r
  Reg_file/REG_reg[10][5]/Q (DFFRQX1M)                    0.81       0.81 f
  Reg_file/U205/Y (OAI2BB2X1M)                            0.56       1.38 f
  Reg_file/REG_reg[10][5]/D (DFFRQX1M)                    0.00       1.38 f
  data arrival time                                                  1.38

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[10][5]/CK (DFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: Reg_file/REG_reg[10][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[10][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[10][4]/CK (DFFRQX1M)                   0.00       0.00 r
  Reg_file/REG_reg[10][4]/Q (DFFRQX1M)                    0.81       0.81 f
  Reg_file/U204/Y (OAI2BB2X1M)                            0.56       1.38 f
  Reg_file/REG_reg[10][4]/D (DFFRQX1M)                    0.00       1.38 f
  data arrival time                                                  1.38

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[10][4]/CK (DFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: Reg_file/REG_reg[10][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[10][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[10][3]/CK (DFFRQX1M)                   0.00       0.00 r
  Reg_file/REG_reg[10][3]/Q (DFFRQX1M)                    0.81       0.81 f
  Reg_file/U144/Y (OAI2BB2X1M)                            0.56       1.38 f
  Reg_file/REG_reg[10][3]/D (DFFRQX1M)                    0.00       1.38 f
  data arrival time                                                  1.38

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[10][3]/CK (DFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: Reg_file/REG_reg[10][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[10][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[10][2]/CK (DFFRQX1M)                   0.00       0.00 r
  Reg_file/REG_reg[10][2]/Q (DFFRQX1M)                    0.81       0.81 f
  Reg_file/U203/Y (OAI2BB2X1M)                            0.56       1.38 f
  Reg_file/REG_reg[10][2]/D (DFFRQX1M)                    0.00       1.38 f
  data arrival time                                                  1.38

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[10][2]/CK (DFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: Reg_file/REG_reg[10][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[10][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[10][1]/CK (DFFRQX1M)                   0.00       0.00 r
  Reg_file/REG_reg[10][1]/Q (DFFRQX1M)                    0.81       0.81 f
  Reg_file/U202/Y (OAI2BB2X1M)                            0.56       1.38 f
  Reg_file/REG_reg[10][1]/D (DFFRQX1M)                    0.00       1.38 f
  data arrival time                                                  1.38

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[10][1]/CK (DFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: Reg_file/REG_reg[6][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[6][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[6][7]/CK (DFFRQX1M)                    0.00       0.00 r
  Reg_file/REG_reg[6][7]/Q (DFFRQX1M)                     0.81       0.81 f
  Reg_file/U182/Y (OAI2BB2X1M)                            0.56       1.38 f
  Reg_file/REG_reg[6][7]/D (DFFRQX1M)                     0.00       1.38 f
  data arrival time                                                  1.38

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[6][7]/CK (DFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: Reg_file/REG_reg[6][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[6][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[6][6]/CK (DFFRQX1M)                    0.00       0.00 r
  Reg_file/REG_reg[6][6]/Q (DFFRQX1M)                     0.81       0.81 f
  Reg_file/U243/Y (OAI2BB2X1M)                            0.56       1.38 f
  Reg_file/REG_reg[6][6]/D (DFFRQX1M)                     0.00       1.38 f
  data arrival time                                                  1.38

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[6][6]/CK (DFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: Reg_file/REG_reg[6][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[6][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[6][5]/CK (DFFRQX1M)                    0.00       0.00 r
  Reg_file/REG_reg[6][5]/Q (DFFRQX1M)                     0.81       0.81 f
  Reg_file/U181/Y (OAI2BB2X1M)                            0.56       1.38 f
  Reg_file/REG_reg[6][5]/D (DFFRQX1M)                     0.00       1.38 f
  data arrival time                                                  1.38

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[6][5]/CK (DFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: Reg_file/REG_reg[6][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[6][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[6][4]/CK (DFFRQX1M)                    0.00       0.00 r
  Reg_file/REG_reg[6][4]/Q (DFFRQX1M)                     0.81       0.81 f
  Reg_file/U180/Y (OAI2BB2X1M)                            0.56       1.38 f
  Reg_file/REG_reg[6][4]/D (DFFRQX1M)                     0.00       1.38 f
  data arrival time                                                  1.38

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[6][4]/CK (DFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: Reg_file/REG_reg[6][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[6][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[6][3]/CK (DFFRQX1M)                    0.00       0.00 r
  Reg_file/REG_reg[6][3]/Q (DFFRQX1M)                     0.81       0.81 f
  Reg_file/U140/Y (OAI2BB2X1M)                            0.56       1.38 f
  Reg_file/REG_reg[6][3]/D (DFFRQX1M)                     0.00       1.38 f
  data arrival time                                                  1.38

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[6][3]/CK (DFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: Reg_file/REG_reg[6][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[6][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[6][2]/CK (DFFRQX1M)                    0.00       0.00 r
  Reg_file/REG_reg[6][2]/Q (DFFRQX1M)                     0.81       0.81 f
  Reg_file/U179/Y (OAI2BB2X1M)                            0.56       1.38 f
  Reg_file/REG_reg[6][2]/D (DFFRQX1M)                     0.00       1.38 f
  data arrival time                                                  1.38

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[6][2]/CK (DFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: Reg_file/REG_reg[6][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[6][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[6][1]/CK (DFFRQX1M)                    0.00       0.00 r
  Reg_file/REG_reg[6][1]/Q (DFFRQX1M)                     0.81       0.81 f
  Reg_file/U178/Y (OAI2BB2X1M)                            0.56       1.38 f
  Reg_file/REG_reg[6][1]/D (DFFRQX1M)                     0.00       1.38 f
  data arrival time                                                  1.38

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[6][1]/CK (DFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: Reg_file/REG_reg[14][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[14][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[14][0]/CK (DFFRQX1M)                   0.00       0.00 r
  Reg_file/REG_reg[14][0]/Q (DFFRQX1M)                    0.81       0.81 f
  Reg_file/U225/Y (OAI2BB2X1M)                            0.56       1.38 f
  Reg_file/REG_reg[14][0]/D (DFFRQX1M)                    0.00       1.38 f
  data arrival time                                                  1.38

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[14][0]/CK (DFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: Reg_file/REG_reg[10][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[10][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[10][0]/CK (DFFRQX1M)                   0.00       0.00 r
  Reg_file/REG_reg[10][0]/Q (DFFRQX1M)                    0.81       0.81 f
  Reg_file/U201/Y (OAI2BB2X1M)                            0.56       1.38 f
  Reg_file/REG_reg[10][0]/D (DFFRQX1M)                    0.00       1.38 f
  data arrival time                                                  1.38

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[10][0]/CK (DFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: Reg_file/REG_reg[6][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[6][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[6][0]/CK (DFFRQX1M)                    0.00       0.00 r
  Reg_file/REG_reg[6][0]/Q (DFFRQX1M)                     0.81       0.81 f
  Reg_file/U177/Y (OAI2BB2X1M)                            0.56       1.38 f
  Reg_file/REG_reg[6][0]/D (DFFRQX1M)                     0.00       1.38 f
  data arrival time                                                  1.38

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[6][0]/CK (DFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: Reg_file/REG_reg[9][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[9][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[9][6]/CK (DFFRQX1M)                    0.00       0.00 r
  Reg_file/REG_reg[9][6]/Q (DFFRQX1M)                     0.81       0.81 f
  Reg_file/U246/Y (OAI2BB2X1M)                            0.56       1.38 f
  Reg_file/REG_reg[9][6]/D (DFFRQX1M)                     0.00       1.38 f
  data arrival time                                                  1.38

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[9][6]/CK (DFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: Reg_file/REG_reg[9][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[9][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[9][5]/CK (DFFRQX1M)                    0.00       0.00 r
  Reg_file/REG_reg[9][5]/Q (DFFRQX1M)                     0.81       0.81 f
  Reg_file/U199/Y (OAI2BB2X1M)                            0.56       1.38 f
  Reg_file/REG_reg[9][5]/D (DFFRQX1M)                     0.00       1.38 f
  data arrival time                                                  1.38

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[9][5]/CK (DFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: Reg_file/REG_reg[9][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[9][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[9][4]/CK (DFFRQX1M)                    0.00       0.00 r
  Reg_file/REG_reg[9][4]/Q (DFFRQX1M)                     0.81       0.81 f
  Reg_file/U198/Y (OAI2BB2X1M)                            0.56       1.38 f
  Reg_file/REG_reg[9][4]/D (DFFRQX1M)                     0.00       1.38 f
  data arrival time                                                  1.38

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[9][4]/CK (DFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: Reg_file/REG_reg[9][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[9][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[9][3]/CK (DFFRQX1M)                    0.00       0.00 r
  Reg_file/REG_reg[9][3]/Q (DFFRQX1M)                     0.81       0.81 f
  Reg_file/U143/Y (OAI2BB2X1M)                            0.56       1.38 f
  Reg_file/REG_reg[9][3]/D (DFFRQX1M)                     0.00       1.38 f
  data arrival time                                                  1.38

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[9][3]/CK (DFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: Reg_file/REG_reg[9][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[9][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[9][2]/CK (DFFRQX1M)                    0.00       0.00 r
  Reg_file/REG_reg[9][2]/Q (DFFRQX1M)                     0.81       0.81 f
  Reg_file/U197/Y (OAI2BB2X1M)                            0.56       1.38 f
  Reg_file/REG_reg[9][2]/D (DFFRQX1M)                     0.00       1.38 f
  data arrival time                                                  1.38

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[9][2]/CK (DFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: Reg_file/REG_reg[9][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[9][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[9][1]/CK (DFFRQX1M)                    0.00       0.00 r
  Reg_file/REG_reg[9][1]/Q (DFFRQX1M)                     0.81       0.81 f
  Reg_file/U196/Y (OAI2BB2X1M)                            0.56       1.38 f
  Reg_file/REG_reg[9][1]/D (DFFRQX1M)                     0.00       1.38 f
  data arrival time                                                  1.38

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[9][1]/CK (DFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: Reg_file/REG_reg[5][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[5][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[5][7]/CK (DFFRQX1M)                    0.00       0.00 r
  Reg_file/REG_reg[5][7]/Q (DFFRQX1M)                     0.81       0.81 f
  Reg_file/U176/Y (OAI2BB2X1M)                            0.56       1.38 f
  Reg_file/REG_reg[5][7]/D (DFFRQX1M)                     0.00       1.38 f
  data arrival time                                                  1.38

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[5][7]/CK (DFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: Reg_file/REG_reg[5][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[5][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[5][6]/CK (DFFRQX1M)                    0.00       0.00 r
  Reg_file/REG_reg[5][6]/Q (DFFRQX1M)                     0.81       0.81 f
  Reg_file/U242/Y (OAI2BB2X1M)                            0.56       1.38 f
  Reg_file/REG_reg[5][6]/D (DFFRQX1M)                     0.00       1.38 f
  data arrival time                                                  1.38

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[5][6]/CK (DFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: Reg_file/REG_reg[5][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[5][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[5][5]/CK (DFFRQX1M)                    0.00       0.00 r
  Reg_file/REG_reg[5][5]/Q (DFFRQX1M)                     0.81       0.81 f
  Reg_file/U175/Y (OAI2BB2X1M)                            0.56       1.38 f
  Reg_file/REG_reg[5][5]/D (DFFRQX1M)                     0.00       1.38 f
  data arrival time                                                  1.38

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[5][5]/CK (DFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: Reg_file/REG_reg[5][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[5][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[5][4]/CK (DFFRQX1M)                    0.00       0.00 r
  Reg_file/REG_reg[5][4]/Q (DFFRQX1M)                     0.81       0.81 f
  Reg_file/U174/Y (OAI2BB2X1M)                            0.56       1.38 f
  Reg_file/REG_reg[5][4]/D (DFFRQX1M)                     0.00       1.38 f
  data arrival time                                                  1.38

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[5][4]/CK (DFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: Reg_file/REG_reg[5][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[5][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[5][3]/CK (DFFRQX1M)                    0.00       0.00 r
  Reg_file/REG_reg[5][3]/Q (DFFRQX1M)                     0.81       0.81 f
  Reg_file/U139/Y (OAI2BB2X1M)                            0.56       1.38 f
  Reg_file/REG_reg[5][3]/D (DFFRQX1M)                     0.00       1.38 f
  data arrival time                                                  1.38

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[5][3]/CK (DFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: Reg_file/REG_reg[5][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[5][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[5][2]/CK (DFFRQX1M)                    0.00       0.00 r
  Reg_file/REG_reg[5][2]/Q (DFFRQX1M)                     0.81       0.81 f
  Reg_file/U173/Y (OAI2BB2X1M)                            0.56       1.38 f
  Reg_file/REG_reg[5][2]/D (DFFRQX1M)                     0.00       1.38 f
  data arrival time                                                  1.38

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[5][2]/CK (DFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: Reg_file/REG_reg[5][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[5][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[5][1]/CK (DFFRQX1M)                    0.00       0.00 r
  Reg_file/REG_reg[5][1]/Q (DFFRQX1M)                     0.81       0.81 f
  Reg_file/U172/Y (OAI2BB2X1M)                            0.56       1.38 f
  Reg_file/REG_reg[5][1]/D (DFFRQX1M)                     0.00       1.38 f
  data arrival time                                                  1.38

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[5][1]/CK (DFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: Reg_file/REG_reg[9][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[9][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[9][0]/CK (DFFRQX1M)                    0.00       0.00 r
  Reg_file/REG_reg[9][0]/Q (DFFRQX1M)                     0.81       0.81 f
  Reg_file/U195/Y (OAI2BB2X1M)                            0.56       1.38 f
  Reg_file/REG_reg[9][0]/D (DFFRQX1M)                     0.00       1.38 f
  data arrival time                                                  1.38

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[9][0]/CK (DFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: Reg_file/REG_reg[5][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: Reg_file/REG_reg[5][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  Reg_file/REG_reg[5][0]/CK (DFFRQX1M)                    0.00       0.00 r
  Reg_file/REG_reg[5][0]/Q (DFFRQX1M)                     0.81       0.81 f
  Reg_file/U171/Y (OAI2BB2X1M)                            0.56       1.38 f
  Reg_file/REG_reg[5][0]/D (DFFRQX1M)                     0.00       1.38 f
  data arrival time                                                  1.38

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  Reg_file/REG_reg[5][0]/CK (DFFRQX1M)                    0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (MET)                                                        1.35


  Startpoint: UART_RX/DUT3/par_error_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: PARITY_ERROR
            (output port clocked by UART_CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT3/par_error_reg/CK (DFFRQX4M)                0.00       0.00 r
  UART_RX/DUT3/par_error_reg/Q (DFFRQX4M)                 0.83       0.83 f
  UART_RX/DUT3/par_error (parity_check)                   0.00       0.83 f
  UART_RX/par_error (UART_RX)                             0.00       0.83 f
  PARITY_ERROR (out)                                      0.00       0.83 f
  data arrival time                                                  0.83

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                 -54.26     -54.26
  data required time                                               -54.26
  --------------------------------------------------------------------------
  data required time                                               -54.26
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                       55.09


  Startpoint: UART_RX/DUT5/stp_error_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: STOP_ERROR (output port clocked by UART_CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT5/stp_error_reg/CK (DFFRQX1M)                0.00       0.00 r
  UART_RX/DUT5/stp_error_reg/Q (DFFRQX1M)                 0.65       0.65 f
  UART_RX/DUT5/U3/Y (INVXLM)                              0.57       1.23 r
  UART_RX/DUT5/U4/Y (INVX4M)                              0.55       1.77 f
  UART_RX/DUT5/stp_error (stop_check)                     0.00       1.77 f
  UART_RX/stp_error (UART_RX)                             0.00       1.77 f
  STOP_ERROR (out)                                        0.00       1.77 f
  data arrival time                                                  1.77

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                 -54.26     -54.26
  data required time                                               -54.26
  --------------------------------------------------------------------------
  data required time                                               -54.26
  data arrival time                                                 -1.77
  --------------------------------------------------------------------------
  slack (MET)                                                       56.03


  Startpoint: UART_TX/DUT1/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: BUSY (output port clocked by UART_CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/DUT1/current_state_reg[2]/CK (DFFRQX4M)         0.00       0.00 r
  UART_TX/DUT1/current_state_reg[2]/Q (DFFRQX4M)          0.82       0.82 r
  UART_TX/DUT1/U13/Y (OAI21X6M)                           0.40       1.21 f
  UART_TX/DUT1/U8/Y (NAND2BX4M)                           0.58       1.79 f
  UART_TX/DUT1/BUSY (FSM)                                 0.00       1.79 f
  UART_TX/BUSY (UART_TX)                                  0.00       1.79 f
  BUSY (out)                                              0.00       1.79 f
  data arrival time                                                  1.79

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                 -54.26     -54.26
  data required time                                               -54.26
  --------------------------------------------------------------------------
  data required time                                               -54.26
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (MET)                                                       56.05


  Startpoint: UART_TX/DUT0/SER_DATA_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX_OUT (output port clocked by UART_CLK)
  Path Group: REGOUT
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/DUT0/SER_DATA_reg/CK (DFFRQX1M)                 0.00       0.00 r
  UART_TX/DUT0/SER_DATA_reg/Q (DFFRQX1M)                  0.81       0.81 f
  UART_TX/DUT0/SER_DATA (serializer_WIDTH8)               0.00       0.81 f
  UART_TX/DUT3/SER_DATA (MUX)                             0.00       0.81 f
  UART_TX/DUT3/U6/Y (OAI2B11X2M)                          0.53       1.34 f
  UART_TX/DUT3/U3/Y (BUFX2M)                              0.57       1.91 f
  UART_TX/DUT3/TX_OUT (MUX)                               0.00       1.91 f
  UART_TX/TX_OUT (UART_TX)                                0.00       1.91 f
  TX_OUT (out)                                            0.00       1.91 f
  data arrival time                                                  1.91

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                 -54.26     -54.26
  data required time                                               -54.26
  --------------------------------------------------------------------------
  data required time                                               -54.26
  data arrival time                                                 -1.91
  --------------------------------------------------------------------------
  slack (MET)                                                       56.17


  Startpoint: UART_RX/DUT6/p_data_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT6/p_data_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT6/p_data_reg[0]/CK (DFFRX4M)                 0.00       0.00 r
  UART_RX/DUT6/p_data_reg[0]/QN (DFFRX4M)                 0.47       0.47 r
  UART_RX/DUT6/U46/Y (AOI31X2M)                           0.16       0.63 f
  UART_RX/DUT6/U44/Y (NAND2BX2M)                          0.32       0.95 f
  UART_RX/DUT6/p_data_reg[0]/D (DFFRX4M)                  0.00       0.95 f
  data arrival time                                                  0.95

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/DUT6/p_data_reg[0]/CK (DFFRX4M)                 0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.95
  --------------------------------------------------------------------------
  slack (MET)                                                        0.92


  Startpoint: UART_RX/DUT4/str_glitch_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT4/str_glitch_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT4/str_glitch_reg/CK (DFFRQX1M)               0.00       0.00 r
  UART_RX/DUT4/str_glitch_reg/Q (DFFRQX1M)                0.81       0.81 f
  UART_RX/DUT4/U2/Y (AO2B2X2M)                            0.43       1.24 f
  UART_RX/DUT4/str_glitch_reg/D (DFFRQX1M)                0.00       1.24 f
  data arrival time                                                  1.24

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/DUT4/str_glitch_reg/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.04       0.06
  data required time                                                 0.06
  --------------------------------------------------------------------------
  data required time                                                 0.06
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: UART_RX/DUT3/par_error_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT3/par_error_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT3/par_error_reg/CK (DFFRQX4M)                0.00       0.00 r
  UART_RX/DUT3/par_error_reg/Q (DFFRQX4M)                 0.83       0.83 f
  UART_RX/DUT3/U3/Y (AO2B2X2M)                            0.42       1.25 f
  UART_RX/DUT3/par_error_reg/D (DFFRQX4M)                 0.00       1.25 f
  data arrival time                                                  1.25

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/DUT3/par_error_reg/CK (DFFRQX4M)                0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        1.20


  Startpoint: UART_RX/DUT1/bit_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT1/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT1/bit_count_reg[0]/CK (DFFRQX2M)             0.00       0.00 r
  UART_RX/DUT1/bit_count_reg[0]/Q (DFFRQX2M)              0.89       0.89 r
  UART_RX/DUT1/U50/Y (OAI32X2M)                           0.35       1.24 f
  UART_RX/DUT1/bit_count_reg[0]/D (DFFRQX2M)              0.00       1.24 f
  data arrival time                                                  1.24

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/DUT1/bit_count_reg[0]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.24
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: UART_RX/DUT2/sample_2_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT2/sample_2_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT2/sample_2_reg/CK (DFFRQX2M)                 0.00       0.00 r
  UART_RX/DUT2/sample_2_reg/Q (DFFRQX2M)                  0.74       0.74 f
  UART_RX/DUT2/U21/Y (OAI2BB2X1M)                         0.52       1.26 f
  UART_RX/DUT2/sample_2_reg/D (DFFRQX2M)                  0.00       1.26 f
  data arrival time                                                  1.26

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/DUT2/sample_2_reg/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.26
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: UART_RX/DUT2/sample_1_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT2/sample_1_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT2/sample_1_reg/CK (DFFRQX2M)                 0.00       0.00 r
  UART_RX/DUT2/sample_1_reg/Q (DFFRQX2M)                  0.74       0.74 f
  UART_RX/DUT2/U19/Y (OAI2BB2X1M)                         0.53       1.27 f
  UART_RX/DUT2/sample_1_reg/D (DFFRQX2M)                  0.00       1.27 f
  data arrival time                                                  1.27

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/DUT2/sample_1_reg/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: UART_RX/DUT6/p_data_reg[5]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT6/p_data_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT6/p_data_reg[5]/CK (DFFRQX2M)                0.00       0.00 r
  UART_RX/DUT6/p_data_reg[5]/Q (DFFRQX2M)                 0.74       0.74 f
  UART_RX/DUT6/U32/Y (OAI2BB2X1M)                         0.53       1.27 f
  UART_RX/DUT6/p_data_reg[5]/D (DFFRQX2M)                 0.00       1.27 f
  data arrival time                                                  1.27

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/DUT6/p_data_reg[5]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: UART_RX/DUT6/p_data_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT6/p_data_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT6/p_data_reg[1]/CK (DFFRQX2M)                0.00       0.00 r
  UART_RX/DUT6/p_data_reg[1]/Q (DFFRQX2M)                 0.74       0.74 f
  UART_RX/DUT6/U26/Y (OAI2BB2X1M)                         0.53       1.27 f
  UART_RX/DUT6/p_data_reg[1]/D (DFFRQX2M)                 0.00       1.27 f
  data arrival time                                                  1.27

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/DUT6/p_data_reg[1]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: UART_RX/DUT6/p_data_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT6/p_data_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT6/p_data_reg[4]/CK (DFFRQX2M)                0.00       0.00 r
  UART_RX/DUT6/p_data_reg[4]/Q (DFFRQX2M)                 0.74       0.74 f
  UART_RX/DUT6/U30/Y (OAI2BB2X1M)                         0.53       1.27 f
  UART_RX/DUT6/p_data_reg[4]/D (DFFRQX2M)                 0.00       1.27 f
  data arrival time                                                  1.27

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/DUT6/p_data_reg[4]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: UART_RX/DUT6/p_data_reg[7]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT6/p_data_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT6/p_data_reg[7]/CK (DFFRQX2M)                0.00       0.00 r
  UART_RX/DUT6/p_data_reg[7]/Q (DFFRQX2M)                 0.74       0.74 f
  UART_RX/DUT6/U36/Y (OAI2BB2X1M)                         0.53       1.27 f
  UART_RX/DUT6/p_data_reg[7]/D (DFFRQX2M)                 0.00       1.27 f
  data arrival time                                                  1.27

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/DUT6/p_data_reg[7]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: UART_RX/DUT6/p_data_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT6/p_data_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT6/p_data_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  UART_RX/DUT6/p_data_reg[3]/Q (DFFRQX2M)                 0.74       0.74 f
  UART_RX/DUT6/U40/Y (OAI2BB2X1M)                         0.53       1.27 f
  UART_RX/DUT6/p_data_reg[3]/D (DFFRQX2M)                 0.00       1.27 f
  data arrival time                                                  1.27

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/DUT6/p_data_reg[3]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: UART_RX/DUT6/p_data_reg[6]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT6/p_data_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT6/p_data_reg[6]/CK (DFFRQX2M)                0.00       0.00 r
  UART_RX/DUT6/p_data_reg[6]/Q (DFFRQX2M)                 0.74       0.74 f
  UART_RX/DUT6/U34/Y (OAI2BB2X1M)                         0.53       1.27 f
  UART_RX/DUT6/p_data_reg[6]/D (DFFRQX2M)                 0.00       1.27 f
  data arrival time                                                  1.27

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/DUT6/p_data_reg[6]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: UART_RX/DUT6/p_data_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT6/p_data_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT6/p_data_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  UART_RX/DUT6/p_data_reg[2]/Q (DFFRQX2M)                 0.74       0.74 f
  UART_RX/DUT6/U28/Y (OAI2BB2X1M)                         0.53       1.27 f
  UART_RX/DUT6/p_data_reg[2]/D (DFFRQX2M)                 0.00       1.27 f
  data arrival time                                                  1.27

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/DUT6/p_data_reg[2]/CK (DFFRQX2M)                0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.27


  Startpoint: UART_RX/DUT4/str_glitch_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT0/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT4/str_glitch_reg/CK (DFFRQX1M)               0.00       0.00 r
  UART_RX/DUT4/str_glitch_reg/Q (DFFRQX1M)                0.88       0.88 r
  UART_RX/DUT4/str_glitch (start_check)                   0.00       0.88 r
  UART_RX/DUT0/str_glitch (fsm)                           0.00       0.88 r
  UART_RX/DUT0/U35/Y (OAI2B2X1M)                          0.44       1.32 f
  UART_RX/DUT0/current_state_reg[1]/D (DFFRQX2M)          0.00       1.32 f
  data arrival time                                                  1.32

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/DUT0/current_state_reg[1]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.31


  Startpoint: UART_RX/DUT2/sample_3_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT2/sample_3_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT2/sample_3_reg/CK (DFFRQX1M)                 0.00       0.00 r
  UART_RX/DUT2/sample_3_reg/Q (DFFRQX1M)                  0.82       0.82 f
  UART_RX/DUT2/U23/Y (OAI2BB2X1M)                         0.55       1.37 f
  UART_RX/DUT2/sample_3_reg/D (DFFRQX1M)                  0.00       1.37 f
  data arrival time                                                  1.37

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/DUT2/sample_3_reg/CK (DFFRQX1M)                 0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: UART_RX/DUT6/counter_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT6/counter_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT6/counter_reg[2]/CK (DFFRQX2M)               0.00       0.00 r
  UART_RX/DUT6/counter_reg[2]/Q (DFFRQX2M)                0.85       0.85 f
  UART_RX/DUT6/U37/Y (OAI2BB2X1M)                         0.58       1.43 f
  UART_RX/DUT6/counter_reg[2]/D (DFFRQX2M)                0.00       1.43 f
  data arrival time                                                  1.43

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/DUT6/counter_reg[2]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                        1.42


  Startpoint: UART_RX/DUT3/par_error_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT0/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT3/par_error_reg/CK (DFFRQX4M)                0.00       0.00 r
  UART_RX/DUT3/par_error_reg/Q (DFFRQX4M)                 0.96       0.96 r
  UART_RX/DUT3/par_error (parity_check)                   0.00       0.96 r
  UART_RX/DUT0/par_error (fsm)                            0.00       0.96 r
  UART_RX/DUT0/U4/Y (OAI222X1M)                           0.55       1.51 f
  UART_RX/DUT0/current_state_reg[2]/D (DFFRX4M)           0.00       1.51 f
  data arrival time                                                  1.51

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/DUT0/current_state_reg[2]/CK (DFFRX4M)          0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.51


  Startpoint: UART_RX/DUT1/bit_count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT1/bit_count_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT1/bit_count_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  UART_RX/DUT1/bit_count_reg[2]/Q (DFFRQX2M)              0.85       0.85 f
  UART_RX/DUT1/U24/Y (NAND4X1M)                           0.49       1.34 r
  UART_RX/DUT1/U46/Y (OAI21X2M)                           0.26       1.60 f
  UART_RX/DUT1/bit_count_reg[3]/D (DFFRQX2M)              0.00       1.60 f
  data arrival time                                                  1.60

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/DUT1/bit_count_reg[3]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                        1.57


  Startpoint: UART_RX/DUT1/bit_count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT1/bit_count_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT1/bit_count_reg[2]/CK (DFFRQX2M)             0.00       0.00 r
  UART_RX/DUT1/bit_count_reg[2]/Q (DFFRQX2M)              0.85       0.85 f
  UART_RX/DUT1/U49/Y (AOI32X1M)                           0.59       1.43 r
  UART_RX/DUT1/U48/Y (INVX2M)                             0.26       1.70 f
  UART_RX/DUT1/bit_count_reg[2]/D (DFFRQX2M)              0.00       1.70 f
  data arrival time                                                  1.70

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/DUT1/bit_count_reg[2]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.70
  --------------------------------------------------------------------------
  slack (MET)                                                        1.66


  Startpoint: UART_RX/DUT0/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT0/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT0/current_state_reg[2]/CK (DFFRX4M)          0.00       0.00 r
  UART_RX/DUT0/current_state_reg[2]/QN (DFFRX4M)          0.68       0.68 f
  UART_RX/DUT0/U37/Y (NAND2X2M)                           0.73       1.41 r
  UART_RX/DUT0/U29/Y (OAI21X1M)                           0.52       1.93 f
  UART_RX/DUT0/current_state_reg[0]/D (DFFRQX1M)          0.00       1.93 f
  data arrival time                                                  1.93

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/DUT0/current_state_reg[0]/CK (DFFRQX1M)         0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (MET)                                                        1.90


  Startpoint: UART_RX/DUT2/sample_1_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT5/stp_error_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT2/sample_1_reg/CK (DFFRQX2M)                 0.00       0.00 r
  UART_RX/DUT2/sample_1_reg/Q (DFFRQX2M)                  0.86       0.86 r
  UART_RX/DUT2/U3/Y (OAI2BB1X4M)                          0.68       1.54 r
  UART_RX/DUT2/sampled_bit (data_sampling)                0.00       1.54 r
  UART_RX/DUT5/sampled_bit (stop_check)                   0.00       1.54 r
  UART_RX/DUT5/U5/Y (OAI2BB2X1M)                          0.48       2.02 f
  UART_RX/DUT5/stp_error_reg/D (DFFRQX1M)                 0.00       2.02 f
  data arrival time                                                  2.02

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/DUT5/stp_error_reg/CK (DFFRQX1M)                0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -2.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.99


  Startpoint: UART_RX/DUT6/p_data_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT3/par_bit_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT6/p_data_reg[0]/CK (DFFRX4M)                 0.00       0.00 r
  UART_RX/DUT6/p_data_reg[0]/Q (DFFRX4M)                  0.76       0.76 r
  UART_RX/DUT6/p_data[0] (deserializer)                   0.00       0.76 r
  UART_RX/DUT3/p_data[0] (parity_check)                   0.00       0.76 r
  UART_RX/DUT3/U7/Y (XOR3XLM)                             0.69       1.45 r
  UART_RX/DUT3/U6/Y (XOR3XLM)                             0.57       2.03 f
  UART_RX/DUT3/par_bit_reg/D (DFFRQX1M)                   0.00       2.03 f
  data arrival time                                                  2.03

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/DUT3/par_bit_reg/CK (DFFRQX1M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (MET)                                                        2.01


  Startpoint: UART_RX/DUT6/counter_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT6/counter_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT6/counter_reg[3]/CK (DFFRQX1M)               0.00       0.00 r
  UART_RX/DUT6/counter_reg[3]/Q (DFFRQX1M)                0.65       0.65 f
  UART_RX/DUT6/U5/Y (INVXLM)                              0.57       1.23 r
  UART_RX/DUT6/U6/Y (INVX4M)                              0.49       1.72 f
  UART_RX/DUT6/U38/Y (OAI2B1X2M)                          0.42       2.14 f
  UART_RX/DUT6/counter_reg[3]/D (DFFRQX1M)                0.00       2.14 f
  data arrival time                                                  2.14

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/DUT6/counter_reg[3]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -2.14
  --------------------------------------------------------------------------
  slack (MET)                                                        2.10


  Startpoint: UART_RX/DUT6/counter_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT6/counter_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT6/counter_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  UART_RX/DUT6/counter_reg[1]/Q (DFFRQX2M)                1.06       1.06 r
  UART_RX/DUT6/U12/Y (NOR2X4M)                            0.53       1.59 f
  UART_RX/DUT6/U20/Y (OAI2BB2X1M)                         0.54       2.13 f
  UART_RX/DUT6/counter_reg[1]/D (DFFRQX2M)                0.00       2.13 f
  data arrival time                                                  2.13

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/DUT6/counter_reg[1]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -2.13
  --------------------------------------------------------------------------
  slack (MET)                                                        2.12


  Startpoint: UART_RX/DUT6/counter_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT6/counter_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT6/counter_reg[0]/CK (DFFRQX1M)               0.00       0.00 r
  UART_RX/DUT6/counter_reg[0]/Q (DFFRQX1M)                0.64       0.64 r
  UART_RX/DUT6/U3/Y (INVXLM)                              0.45       1.09 f
  UART_RX/DUT6/U4/Y (INVX4M)                              0.62       1.71 r
  UART_RX/DUT6/U43/Y (OAI22X1M)                           0.43       2.14 f
  UART_RX/DUT6/counter_reg[0]/D (DFFRQX1M)                0.00       2.14 f
  data arrival time                                                  2.14

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/DUT6/counter_reg[0]/CK (DFFRQX1M)               0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -2.14
  --------------------------------------------------------------------------
  slack (MET)                                                        2.12


  Startpoint: UART_RX/DUT1/bit_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT1/bit_count_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT1/bit_count_reg[0]/CK (DFFRQX2M)             0.00       0.00 r
  UART_RX/DUT1/bit_count_reg[0]/Q (DFFRQX2M)              0.76       0.76 f
  UART_RX/DUT1/U59/Y (INVX4M)                             0.62       1.38 r
  UART_RX/DUT1/U20/Y (NOR3X6M)                            0.29       1.67 f
  UART_RX/DUT1/U42/Y (OAI2BB2X1M)                         0.47       2.15 f
  UART_RX/DUT1/bit_count_reg[1]/D (DFFRQX1M)              0.00       2.15 f
  data arrival time                                                  2.15

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/DUT1/bit_count_reg[1]/CK (DFFRQX1M)             0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (MET)                                                        2.12


  Startpoint: UART_RX/DUT1/edge_count_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT1/edge_count_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT1/edge_count_reg[4]/CK (DFFRQX1M)            0.00       0.00 r
  UART_RX/DUT1/edge_count_reg[4]/Q (DFFRQX1M)             0.65       0.65 f
  UART_RX/DUT1/U7/Y (INVXLM)                              0.57       1.23 r
  UART_RX/DUT1/U8/Y (INVX4M)                              0.54       1.77 f
  UART_RX/DUT1/U55/Y (AO22X1M)                            0.56       2.33 f
  UART_RX/DUT1/edge_count_reg[4]/D (DFFRQX1M)             0.00       2.33 f
  data arrival time                                                  2.33

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/DUT1/edge_count_reg[4]/CK (DFFRQX1M)            0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                        2.29


  Startpoint: UART_RX/DUT1/edge_count_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT1/edge_count_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT1/edge_count_reg[3]/CK (DFFRQX1M)            0.00       0.00 r
  UART_RX/DUT1/edge_count_reg[3]/Q (DFFRQX1M)             0.65       0.65 f
  UART_RX/DUT1/U11/Y (INVXLM)                             0.57       1.23 r
  UART_RX/DUT1/U12/Y (INVX4M)                             0.55       1.77 f
  UART_RX/DUT1/U54/Y (AO22X1M)                            0.56       2.33 f
  UART_RX/DUT1/edge_count_reg[3]/D (DFFRQX1M)             0.00       2.33 f
  data arrival time                                                  2.33

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/DUT1/edge_count_reg[3]/CK (DFFRQX1M)            0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                        2.29


  Startpoint: UART_RX/DUT1/edge_count_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT1/edge_count_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT1/edge_count_reg[2]/CK (DFFRQX1M)            0.00       0.00 r
  UART_RX/DUT1/edge_count_reg[2]/Q (DFFRQX1M)             0.65       0.65 f
  UART_RX/DUT1/U9/Y (INVXLM)                              0.57       1.23 r
  UART_RX/DUT1/U10/Y (INVX4M)                             0.55       1.77 f
  UART_RX/DUT1/U53/Y (AO22X1M)                            0.56       2.33 f
  UART_RX/DUT1/edge_count_reg[2]/D (DFFRQX1M)             0.00       2.33 f
  data arrival time                                                  2.33

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/DUT1/edge_count_reg[2]/CK (DFFRQX1M)            0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (MET)                                                        2.29


  Startpoint: UART_RX/DUT1/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT1/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT1/edge_count_reg[0]/CK (DFFRQX1M)            0.00       0.00 r
  UART_RX/DUT1/edge_count_reg[0]/Q (DFFRQX1M)             0.65       0.65 f
  UART_RX/DUT1/U16/Y (INVXLM)                             0.61       1.27 r
  UART_RX/DUT1/U17/Y (INVX6M)                             0.58       1.84 f
  UART_RX/DUT1/U51/Y (AO22X1M)                            0.57       2.42 f
  UART_RX/DUT1/edge_count_reg[0]/D (DFFRQX1M)             0.00       2.42 f
  data arrival time                                                  2.42

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/DUT1/edge_count_reg[0]/CK (DFFRQX1M)            0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (MET)                                                        2.38


  Startpoint: UART_RX/DUT1/edge_count_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX/DUT1/edge_count_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX/DUT1/edge_count_reg[1]/CK (DFFRQX1M)            0.00       0.00 r
  UART_RX/DUT1/edge_count_reg[1]/Q (DFFRQX1M)             0.65       0.65 f
  UART_RX/DUT1/U13/Y (INVXLM)                             0.61       1.27 r
  UART_RX/DUT1/U15/Y (INVX6M)                             0.60       1.87 f
  UART_RX/DUT1/U52/Y (AO22X1M)                            0.58       2.45 f
  UART_RX/DUT1/edge_count_reg[1]/D (DFFRQX1M)             0.00       2.45 f
  data arrival time                                                  2.45

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_RX/DUT1/edge_count_reg[1]/CK (DFFRQX1M)            0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -2.45
  --------------------------------------------------------------------------
  slack (MET)                                                        2.41


  Startpoint: FIFO/DUT0/REG_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/DUT0/SYNC_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  FIFO/DUT0/REG_reg[1]/CK (DFFRQX1M)       0.00       0.00 r
  FIFO/DUT0/REG_reg[1]/Q (DFFRQX1M)        0.65       0.65 f
  FIFO/DUT0/SYNC_reg[1]/D (DFFRQX1M)       0.00       0.65 f
  data arrival time                                   0.65

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  FIFO/DUT0/SYNC_reg[1]/CK (DFFRQX1M)      0.00       0.10 r
  library hold time                       -0.05       0.05
  data required time                                  0.05
  -----------------------------------------------------------
  data required time                                  0.05
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: FIFO/DUT0/REG_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/DUT0/SYNC_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  FIFO/DUT0/REG_reg[0]/CK (DFFRQX1M)       0.00       0.00 r
  FIFO/DUT0/REG_reg[0]/Q (DFFRQX1M)        0.65       0.65 f
  FIFO/DUT0/SYNC_reg[0]/D (DFFRQX1M)       0.00       0.65 f
  data arrival time                                   0.65

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  FIFO/DUT0/SYNC_reg[0]/CK (DFFRQX1M)      0.00       0.10 r
  library hold time                       -0.05       0.05
  data required time                                  0.05
  -----------------------------------------------------------
  data required time                                  0.05
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: FIFO/DUT0/REG_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/DUT0/SYNC_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  FIFO/DUT0/REG_reg[3]/CK (DFFRQX1M)       0.00       0.00 r
  FIFO/DUT0/REG_reg[3]/Q (DFFRQX1M)        0.65       0.65 f
  FIFO/DUT0/SYNC_reg[3]/D (DFFRQX1M)       0.00       0.65 f
  data arrival time                                   0.65

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  FIFO/DUT0/SYNC_reg[3]/CK (DFFRQX1M)      0.00       0.10 r
  library hold time                       -0.05       0.05
  data required time                                  0.05
  -----------------------------------------------------------
  data required time                                  0.05
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: FIFO/DUT0/REG_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/DUT0/SYNC_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  FIFO/DUT0/REG_reg[2]/CK (DFFRQX1M)       0.00       0.00 r
  FIFO/DUT0/REG_reg[2]/Q (DFFRQX1M)        0.65       0.65 f
  FIFO/DUT0/SYNC_reg[2]/D (DFFRQX1M)       0.00       0.65 f
  data arrival time                                   0.65

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  FIFO/DUT0/SYNC_reg[2]/CK (DFFRQX1M)      0.00       0.10 r
  library hold time                       -0.05       0.05
  data required time                                  0.05
  -----------------------------------------------------------
  data required time                                  0.05
  data arrival time                                  -0.65
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: PULSE_GEN/FLOP_IN_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: PULSE_GEN/FLOP_OUT_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  PULSE_GEN/FLOP_IN_reg/CK (DFFRQX1M)      0.00       0.00 r
  PULSE_GEN/FLOP_IN_reg/Q (DFFRQX1M)       0.81       0.81 f
  PULSE_GEN/FLOP_OUT_reg/D (DFFRQX1M)      0.00       0.81 f
  data arrival time                                   0.81

  clock TX_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  PULSE_GEN/FLOP_OUT_reg/CK (DFFRQX1M)     0.00       0.10 r
  library hold time                       -0.09       0.01
  data required time                                  0.01
  -----------------------------------------------------------
  data required time                                  0.01
  data arrival time                                  -0.81
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: FIFO/DUT3/RD_PTR_binary_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/DUT3/RD_PTR_binary_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_PTR_binary_reg[4]/CK (DFFRX4M)             0.00       0.00 r
  FIFO/DUT3/RD_PTR_binary_reg[4]/QN (DFFRX4M)             0.47       0.47 r
  FIFO/DUT3/U14/Y (OAI2BB2X1M)                            0.36       0.83 f
  FIFO/DUT3/RD_PTR_binary_reg[4]/D (DFFRX4M)              0.00       0.83 f
  data arrival time                                                  0.83

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/DUT3/RD_PTR_binary_reg[4]/CK (DFFRX4M)             0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: FIFO/DUT3/RD_ADDR_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/DUT3/RD_ADDR_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_ADDR_reg[2]/CK (DFFRX4M)                   0.00       0.00 r
  FIFO/DUT3/RD_ADDR_reg[2]/QN (DFFRX4M)                   0.56       0.56 f
  FIFO/DUT3/U9/Y (CLKXOR2X2M)                             0.47       1.02 f
  FIFO/DUT3/RD_ADDR_reg[2]/D (DFFRX4M)                    0.00       1.02 f
  data arrival time                                                  1.02

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/DUT3/RD_ADDR_reg[2]/CK (DFFRX4M)                   0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.02
  --------------------------------------------------------------------------
  slack (MET)                                                        1.00


  Startpoint: FIFO/DUT3/RD_ADDR_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/DUT3/RD_ADDR_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_ADDR_reg[3]/CK (DFFRQX1M)                  0.00       0.00 r
  FIFO/DUT3/RD_ADDR_reg[3]/Q (DFFRQX1M)                   0.67       0.67 f
  FIFO/DUT3/U12/Y (CLKXOR2X2M)                            0.41       1.08 f
  FIFO/DUT3/RD_ADDR_reg[3]/D (DFFRQX1M)                   0.00       1.08 f
  data arrival time                                                  1.08

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/DUT3/RD_ADDR_reg[3]/CK (DFFRQX1M)                  0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: UART_TX/DUT1/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT1/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/DUT1/current_state_reg[2]/CK (DFFRQX4M)         0.00       0.00 r
  UART_TX/DUT1/current_state_reg[2]/Q (DFFRQX4M)          0.82       0.82 r
  UART_TX/DUT1/U14/Y (NOR3X2M)                            0.29       1.11 f
  UART_TX/DUT1/current_state_reg[0]/D (DFFRQX2M)          0.00       1.11 f
  data arrival time                                                  1.11

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/DUT1/current_state_reg[0]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: UART_TX/DUT0/counter_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT0/counter_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/DUT0/counter_reg[2]/CK (DFFRQX4M)               0.00       0.00 r
  UART_TX/DUT0/counter_reg[2]/Q (DFFRQX4M)                0.82       0.82 r
  UART_TX/DUT0/U14/Y (OAI32X2M)                           0.33       1.15 f
  UART_TX/DUT0/counter_reg[2]/D (DFFRQX4M)                0.00       1.15 f
  data arrival time                                                  1.15

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/DUT0/counter_reg[2]/CK (DFFRQX4M)               0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.10


  Startpoint: UART_TX/DUT1/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT1/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/DUT1/current_state_reg[2]/CK (DFFRQX4M)         0.00       0.00 r
  UART_TX/DUT1/current_state_reg[2]/Q (DFFRQX4M)          0.82       0.82 r
  UART_TX/DUT1/U16/Y (OAI32X2M)                           0.33       1.15 f
  UART_TX/DUT1/current_state_reg[1]/D (DFFRQX2M)          0.00       1.15 f
  data arrival time                                                  1.15

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/DUT1/current_state_reg[1]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -1.15
  --------------------------------------------------------------------------
  slack (MET)                                                        1.11


  Startpoint: FIFO/DUT3/RD_ADDR_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/DUT3/RD_ADDR_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_ADDR_reg[0]/CK (DFFRQX2M)                  0.00       0.00 r
  FIFO/DUT3/RD_ADDR_reg[0]/Q (DFFRQX2M)                   0.75       0.75 f
  FIFO/DUT3/U10/Y (CLKXOR2X2M)                            0.44       1.19 f
  FIFO/DUT3/RD_ADDR_reg[0]/D (DFFRQX2M)                   0.00       1.19 f
  data arrival time                                                  1.19

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/DUT3/RD_ADDR_reg[0]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.17


  Startpoint: FIFO/DUT3/RD_ADDR_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/DUT3/RD_ADDR_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_ADDR_reg[1]/CK (DFFRQX2M)                  0.00       0.00 r
  FIFO/DUT3/RD_ADDR_reg[1]/Q (DFFRQX2M)                   0.75       0.75 f
  FIFO/DUT3/U11/Y (CLKXOR2X2M)                            0.44       1.19 f
  FIFO/DUT3/RD_ADDR_reg[1]/D (DFFRQX2M)                   0.00       1.19 f
  data arrival time                                                  1.19

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/DUT3/RD_ADDR_reg[1]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                        1.18


  Startpoint: UART_TX/DUT0/counter_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT0/counter_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/DUT0/counter_reg[3]/CK (DFFSQX2M)               0.00       0.00 r
  UART_TX/DUT0/counter_reg[3]/Q (DFFSQX2M)                0.66       0.66 f
  UART_TX/DUT0/U16/Y (OAI2B2X1M)                          0.48       1.14 f
  UART_TX/DUT0/counter_reg[3]/D (DFFSQX2M)                0.00       1.14 f
  data arrival time                                                  1.14

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/DUT0/counter_reg[3]/CK (DFFSQX2M)               0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -1.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.21


  Startpoint: UART_TX/DUT2/PAR_BIT_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT2/PAR_BIT_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/DUT2/PAR_BIT_reg/CK (DFFRQX1M)                  0.00       0.00 r
  UART_TX/DUT2/PAR_BIT_reg/Q (DFFRQX1M)                   0.82       0.82 f
  UART_TX/DUT2/U8/Y (OAI2BB1X2M)                          0.46       1.27 f
  UART_TX/DUT2/PAR_BIT_reg/D (DFFRQX1M)                   0.00       1.27 f
  data arrival time                                                  1.27

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/DUT2/PAR_BIT_reg/CK (DFFRQX1M)                  0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.22


  Startpoint: FIFO/DUT3/RD_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/DUT3/RD_PTR_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_PTR_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  FIFO/DUT3/RD_PTR_reg[2]/Q (DFFRQX2M)                    0.74       0.74 f
  FIFO/DUT3/U22/Y (OAI2BB2X1M)                            0.53       1.27 f
  FIFO/DUT3/RD_PTR_reg[2]/D (DFFRQX2M)                    0.00       1.27 f
  data arrival time                                                  1.27

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/DUT3/RD_PTR_reg[2]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: FIFO/DUT3/RD_PTR_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/DUT3/RD_PTR_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_PTR_reg[3]/CK (DFFRQX2M)                   0.00       0.00 r
  FIFO/DUT3/RD_PTR_reg[3]/Q (DFFRQX2M)                    0.74       0.74 f
  FIFO/DUT3/U21/Y (OAI2BB2X1M)                            0.53       1.27 f
  FIFO/DUT3/RD_PTR_reg[3]/D (DFFRQX2M)                    0.00       1.27 f
  data arrival time                                                  1.27

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/DUT3/RD_PTR_reg[3]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: FIFO/DUT3/RD_PTR_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/DUT3/RD_PTR_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_PTR_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  FIFO/DUT3/RD_PTR_reg[0]/Q (DFFRQX2M)                    0.74       0.74 f
  FIFO/DUT3/U26/Y (OAI2BB2X1M)                            0.53       1.27 f
  FIFO/DUT3/RD_PTR_reg[0]/D (DFFRQX2M)                    0.00       1.27 f
  data arrival time                                                  1.27

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/DUT3/RD_PTR_reg[0]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: FIFO/DUT3/RD_PTR_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/DUT3/RD_PTR_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_PTR_reg[1]/CK (DFFRQX2M)                   0.00       0.00 r
  FIFO/DUT3/RD_PTR_reg[1]/Q (DFFRQX2M)                    0.74       0.74 f
  FIFO/DUT3/U24/Y (OAI2BB2X1M)                            0.53       1.27 f
  FIFO/DUT3/RD_PTR_reg[1]/D (DFFRQX2M)                    0.00       1.27 f
  data arrival time                                                  1.27

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/DUT3/RD_PTR_reg[1]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        1.26


  Startpoint: UART_TX/DUT0/SER_DATA_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT0/SER_DATA_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/DUT0/SER_DATA_reg/CK (DFFRQX1M)                 0.00       0.00 r
  UART_TX/DUT0/SER_DATA_reg/Q (DFFRQX1M)                  0.81       0.81 f
  UART_TX/DUT0/U24/Y (OAI2BB2X1M)                         0.56       1.37 f
  UART_TX/DUT0/SER_DATA_reg/D (DFFRQX1M)                  0.00       1.37 f
  data arrival time                                                  1.37

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/DUT0/SER_DATA_reg/CK (DFFRQX1M)                 0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                        1.34


  Startpoint: FIFO/DUT3/RD_PTR_binary_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/DUT3/RD_PTR_binary_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_PTR_binary_reg[2]/CK (DFFRQX2M)            0.00       0.00 r
  FIFO/DUT3/RD_PTR_binary_reg[2]/Q (DFFRQX2M)             0.83       0.83 f
  FIFO/DUT3/U17/Y (AO22X1M)                               0.60       1.43 f
  FIFO/DUT3/RD_PTR_binary_reg[2]/D (DFFRQX2M)             0.00       1.43 f
  data arrival time                                                  1.43

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/DUT3/RD_PTR_binary_reg[2]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: FIFO/DUT3/RD_PTR_binary_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/DUT3/RD_PTR_binary_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_PTR_binary_reg[0]/CK (DFFRQX2M)            0.00       0.00 r
  FIFO/DUT3/RD_PTR_binary_reg[0]/Q (DFFRQX2M)             0.83       0.83 f
  FIFO/DUT3/U19/Y (AO22X1M)                               0.60       1.43 f
  FIFO/DUT3/RD_PTR_binary_reg[0]/D (DFFRQX2M)             0.00       1.43 f
  data arrival time                                                  1.43

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/DUT3/RD_PTR_binary_reg[0]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: FIFO/DUT3/RD_PTR_binary_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/DUT3/RD_PTR_binary_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_PTR_binary_reg[1]/CK (DFFRQX2M)            0.00       0.00 r
  FIFO/DUT3/RD_PTR_binary_reg[1]/Q (DFFRQX2M)             0.83       0.83 f
  FIFO/DUT3/U18/Y (AO22X1M)                               0.60       1.43 f
  FIFO/DUT3/RD_PTR_binary_reg[1]/D (DFFRQX2M)             0.00       1.43 f
  data arrival time                                                  1.43

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/DUT3/RD_PTR_binary_reg[1]/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                        1.41


  Startpoint: UART_TX/DUT0/counter_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT0/counter_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/DUT0/counter_reg[0]/CK (DFFRX4M)                0.00       0.00 r
  UART_TX/DUT0/counter_reg[0]/Q (DFFRX4M)                 0.97       0.97 f
  UART_TX/DUT0/U18/Y (OAI2BB2X1M)                         0.56       1.52 f
  UART_TX/DUT0/counter_reg[0]/D (DFFRX4M)                 0.00       1.52 f
  data arrival time                                                  1.52

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/DUT0/counter_reg[0]/CK (DFFRX4M)                0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                        1.51


  Startpoint: FIFO/DUT3/RD_ADDR_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT2/REG_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_ADDR_reg[2]/CK (DFFRX4M)                   0.00       0.00 r
  FIFO/DUT3/RD_ADDR_reg[2]/Q (DFFRX4M)                    1.03       1.03 f
  FIFO/DUT3/RD_ADDR[2] (FIFO_RD_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       1.03 f
  FIFO/DUT4/RD_ADDR[2] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       1.03 f
  FIFO/DUT4/U93/Y (MX2X2M)                                0.50       1.53 f
  FIFO/DUT4/RD_DATA[5] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       1.53 f
  FIFO/RD_DATA[5] (FIFO_DATA_WIDTH8_ADDRESS_WIDTH4)       0.00       1.53 f
  UART_TX/P_DATA[5] (UART_TX)                             0.00       1.53 f
  UART_TX/DUT2/P_DATA[5] (parity_Calc_WIDTH8)             0.00       1.53 f
  UART_TX/DUT2/REG_reg[5]/D (EDFFHQX1M)                   0.00       1.53 f
  data arrival time                                                  1.53

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/DUT2/REG_reg[5]/CK (EDFFHQX1M)                  0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (MET)                                                        1.65


  Startpoint: FIFO/DUT3/RD_ADDR_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT2/REG_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_ADDR_reg[2]/CK (DFFRX4M)                   0.00       0.00 r
  FIFO/DUT3/RD_ADDR_reg[2]/Q (DFFRX4M)                    1.03       1.03 f
  FIFO/DUT3/RD_ADDR[2] (FIFO_RD_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       1.03 f
  FIFO/DUT4/RD_ADDR[2] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       1.03 f
  FIFO/DUT4/U84/Y (MX2X2M)                                0.50       1.53 f
  FIFO/DUT4/RD_DATA[1] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       1.53 f
  FIFO/RD_DATA[1] (FIFO_DATA_WIDTH8_ADDRESS_WIDTH4)       0.00       1.53 f
  UART_TX/P_DATA[1] (UART_TX)                             0.00       1.53 f
  UART_TX/DUT2/P_DATA[1] (parity_Calc_WIDTH8)             0.00       1.53 f
  UART_TX/DUT2/REG_reg[1]/D (EDFFHQX1M)                   0.00       1.53 f
  data arrival time                                                  1.53

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/DUT2/REG_reg[1]/CK (EDFFHQX1M)                  0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (MET)                                                        1.65


  Startpoint: FIFO/DUT3/RD_ADDR_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT2/REG_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_ADDR_reg[2]/CK (DFFRX4M)                   0.00       0.00 r
  FIFO/DUT3/RD_ADDR_reg[2]/Q (DFFRX4M)                    1.03       1.03 f
  FIFO/DUT3/RD_ADDR[2] (FIFO_RD_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       1.03 f
  FIFO/DUT4/RD_ADDR[2] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       1.03 f
  FIFO/DUT4/U87/Y (MX2X2M)                                0.50       1.53 f
  FIFO/DUT4/RD_DATA[2] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       1.53 f
  FIFO/RD_DATA[2] (FIFO_DATA_WIDTH8_ADDRESS_WIDTH4)       0.00       1.53 f
  UART_TX/P_DATA[2] (UART_TX)                             0.00       1.53 f
  UART_TX/DUT2/P_DATA[2] (parity_Calc_WIDTH8)             0.00       1.53 f
  UART_TX/DUT2/REG_reg[2]/D (EDFFHQX1M)                   0.00       1.53 f
  data arrival time                                                  1.53

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/DUT2/REG_reg[2]/CK (EDFFHQX1M)                  0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (MET)                                                        1.65


  Startpoint: FIFO/DUT3/RD_ADDR_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT2/REG_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_ADDR_reg[2]/CK (DFFRX4M)                   0.00       0.00 r
  FIFO/DUT3/RD_ADDR_reg[2]/Q (DFFRX4M)                    1.03       1.03 f
  FIFO/DUT3/RD_ADDR[2] (FIFO_RD_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       1.03 f
  FIFO/DUT4/RD_ADDR[2] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       1.03 f
  FIFO/DUT4/U99/Y (MX2X2M)                                0.50       1.53 f
  FIFO/DUT4/RD_DATA[7] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       1.53 f
  FIFO/RD_DATA[7] (FIFO_DATA_WIDTH8_ADDRESS_WIDTH4)       0.00       1.53 f
  UART_TX/P_DATA[7] (UART_TX)                             0.00       1.53 f
  UART_TX/DUT2/P_DATA[7] (parity_Calc_WIDTH8)             0.00       1.53 f
  UART_TX/DUT2/REG_reg[7]/D (EDFFHQX1M)                   0.00       1.53 f
  data arrival time                                                  1.53

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/DUT2/REG_reg[7]/CK (EDFFHQX1M)                  0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (MET)                                                        1.65


  Startpoint: FIFO/DUT3/RD_ADDR_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT2/REG_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_ADDR_reg[2]/CK (DFFRX4M)                   0.00       0.00 r
  FIFO/DUT3/RD_ADDR_reg[2]/Q (DFFRX4M)                    1.03       1.03 f
  FIFO/DUT3/RD_ADDR[2] (FIFO_RD_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       1.03 f
  FIFO/DUT4/RD_ADDR[2] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       1.03 f
  FIFO/DUT4/U90/Y (MX2X2M)                                0.50       1.53 f
  FIFO/DUT4/RD_DATA[3] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       1.53 f
  FIFO/RD_DATA[3] (FIFO_DATA_WIDTH8_ADDRESS_WIDTH4)       0.00       1.53 f
  UART_TX/P_DATA[3] (UART_TX)                             0.00       1.53 f
  UART_TX/DUT2/P_DATA[3] (parity_Calc_WIDTH8)             0.00       1.53 f
  UART_TX/DUT2/REG_reg[3]/D (EDFFHQX1M)                   0.00       1.53 f
  data arrival time                                                  1.53

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/DUT2/REG_reg[3]/CK (EDFFHQX1M)                  0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (MET)                                                        1.65


  Startpoint: FIFO/DUT3/RD_ADDR_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT2/REG_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_ADDR_reg[2]/CK (DFFRX4M)                   0.00       0.00 r
  FIFO/DUT3/RD_ADDR_reg[2]/Q (DFFRX4M)                    1.03       1.03 f
  FIFO/DUT3/RD_ADDR[2] (FIFO_RD_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       1.03 f
  FIFO/DUT4/RD_ADDR[2] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       1.03 f
  FIFO/DUT4/U96/Y (MX2X2M)                                0.50       1.53 f
  FIFO/DUT4/RD_DATA[6] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       1.53 f
  FIFO/RD_DATA[6] (FIFO_DATA_WIDTH8_ADDRESS_WIDTH4)       0.00       1.53 f
  UART_TX/P_DATA[6] (UART_TX)                             0.00       1.53 f
  UART_TX/DUT2/P_DATA[6] (parity_Calc_WIDTH8)             0.00       1.53 f
  UART_TX/DUT2/REG_reg[6]/D (EDFFHQX1M)                   0.00       1.53 f
  data arrival time                                                  1.53

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/DUT2/REG_reg[6]/CK (EDFFHQX1M)                  0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (MET)                                                        1.65


  Startpoint: FIFO/DUT3/RD_ADDR_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT0/REG_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_ADDR_reg[2]/CK (DFFRX4M)                   0.00       0.00 r
  FIFO/DUT3/RD_ADDR_reg[2]/Q (DFFRX4M)                    1.03       1.03 f
  FIFO/DUT3/RD_ADDR[2] (FIFO_RD_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       1.03 f
  FIFO/DUT4/RD_ADDR[2] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       1.03 f
  FIFO/DUT4/U105/Y (MX2X2M)                               0.50       1.53 f
  FIFO/DUT4/RD_DATA[4] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       1.53 f
  FIFO/RD_DATA[4] (FIFO_DATA_WIDTH8_ADDRESS_WIDTH4)       0.00       1.53 f
  UART_TX/P_DATA[4] (UART_TX)                             0.00       1.53 f
  UART_TX/DUT0/P_DATA[4] (serializer_WIDTH8)              0.00       1.53 f
  UART_TX/DUT0/REG_reg[4]/D (EDFFHQX1M)                   0.00       1.53 f
  data arrival time                                                  1.53

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/DUT0/REG_reg[4]/CK (EDFFHQX1M)                  0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (MET)                                                        1.65


  Startpoint: FIFO/DUT3/RD_ADDR_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT0/REG_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_ADDR_reg[2]/CK (DFFRX4M)                   0.00       0.00 r
  FIFO/DUT3/RD_ADDR_reg[2]/Q (DFFRX4M)                    1.03       1.03 f
  FIFO/DUT3/RD_ADDR[2] (FIFO_RD_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       1.03 f
  FIFO/DUT4/RD_ADDR[2] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       1.03 f
  FIFO/DUT4/U102/Y (MX2X2M)                               0.50       1.53 f
  FIFO/DUT4/RD_DATA[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       1.53 f
  FIFO/RD_DATA[0] (FIFO_DATA_WIDTH8_ADDRESS_WIDTH4)       0.00       1.53 f
  UART_TX/P_DATA[0] (UART_TX)                             0.00       1.53 f
  UART_TX/DUT0/P_DATA[0] (serializer_WIDTH8)              0.00       1.53 f
  UART_TX/DUT0/REG_reg[0]/D (EDFFHQX1M)                   0.00       1.53 f
  data arrival time                                                  1.53

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/DUT0/REG_reg[0]/CK (EDFFHQX1M)                  0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (MET)                                                        1.65


  Startpoint: FIFO/DUT3/RD_ADDR_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT2/REG_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_ADDR_reg[2]/CK (DFFRX4M)                   0.00       0.00 r
  FIFO/DUT3/RD_ADDR_reg[2]/Q (DFFRX4M)                    1.03       1.03 f
  FIFO/DUT3/RD_ADDR[2] (FIFO_RD_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       1.03 f
  FIFO/DUT4/RD_ADDR[2] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       1.03 f
  FIFO/DUT4/U105/Y (MX2X2M)                               0.50       1.53 f
  FIFO/DUT4/RD_DATA[4] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       1.53 f
  FIFO/RD_DATA[4] (FIFO_DATA_WIDTH8_ADDRESS_WIDTH4)       0.00       1.53 f
  UART_TX/P_DATA[4] (UART_TX)                             0.00       1.53 f
  UART_TX/DUT2/P_DATA[4] (parity_Calc_WIDTH8)             0.00       1.53 f
  UART_TX/DUT2/REG_reg[4]/D (EDFFHQX1M)                   0.00       1.53 f
  data arrival time                                                  1.53

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/DUT2/REG_reg[4]/CK (EDFFHQX1M)                  0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (MET)                                                        1.65


  Startpoint: FIFO/DUT3/RD_ADDR_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT2/REG_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_ADDR_reg[2]/CK (DFFRX4M)                   0.00       0.00 r
  FIFO/DUT3/RD_ADDR_reg[2]/Q (DFFRX4M)                    1.03       1.03 f
  FIFO/DUT3/RD_ADDR[2] (FIFO_RD_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       1.03 f
  FIFO/DUT4/RD_ADDR[2] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       1.03 f
  FIFO/DUT4/U102/Y (MX2X2M)                               0.50       1.53 f
  FIFO/DUT4/RD_DATA[0] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       1.53 f
  FIFO/RD_DATA[0] (FIFO_DATA_WIDTH8_ADDRESS_WIDTH4)       0.00       1.53 f
  UART_TX/P_DATA[0] (UART_TX)                             0.00       1.53 f
  UART_TX/DUT2/P_DATA[0] (parity_Calc_WIDTH8)             0.00       1.53 f
  UART_TX/DUT2/REG_reg[0]/D (EDFFHQX1M)                   0.00       1.53 f
  data arrival time                                                  1.53

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/DUT2/REG_reg[0]/CK (EDFFHQX1M)                  0.00       0.10 r
  library hold time                                      -0.22      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (MET)                                                        1.65


  Startpoint: UART_TX/DUT0/counter_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT0/counter_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/DUT0/counter_reg[0]/CK (DFFRX4M)                0.00       0.00 r
  UART_TX/DUT0/counter_reg[0]/QN (DFFRX4M)                0.63       0.63 f
  UART_TX/DUT0/U13/Y (NAND2X4M)                           0.60       1.23 r
  UART_TX/DUT0/U11/Y (OAI22X1M)                           0.44       1.67 f
  UART_TX/DUT0/counter_reg[1]/D (DFFRQX2M)                0.00       1.67 f
  data arrival time                                                  1.67

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/DUT0/counter_reg[1]/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (MET)                                                        1.67


  Startpoint: FIFO/DUT3/RD_ADDR_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT0/REG_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_ADDR_reg[2]/CK (DFFRX4M)                   0.00       0.00 r
  FIFO/DUT3/RD_ADDR_reg[2]/Q (DFFRX4M)                    1.03       1.03 f
  FIFO/DUT3/RD_ADDR[2] (FIFO_RD_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       1.03 f
  FIFO/DUT4/RD_ADDR[2] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       1.03 f
  FIFO/DUT4/U99/Y (MX2X2M)                                0.50       1.53 f
  FIFO/DUT4/RD_DATA[7] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       1.53 f
  FIFO/RD_DATA[7] (FIFO_DATA_WIDTH8_ADDRESS_WIDTH4)       0.00       1.53 f
  UART_TX/P_DATA[7] (UART_TX)                             0.00       1.53 f
  UART_TX/DUT0/P_DATA[7] (serializer_WIDTH8)              0.00       1.53 f
  UART_TX/DUT0/REG_reg[7]/D (EDFFX1M)                     0.00       1.53 f
  data arrival time                                                  1.53

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/DUT0/REG_reg[7]/CK (EDFFX1M)                    0.00       0.10 r
  library hold time                                      -0.30      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (MET)                                                        1.73


  Startpoint: FIFO/DUT3/RD_ADDR_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT0/REG_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_ADDR_reg[2]/CK (DFFRX4M)                   0.00       0.00 r
  FIFO/DUT3/RD_ADDR_reg[2]/Q (DFFRX4M)                    1.03       1.03 f
  FIFO/DUT3/RD_ADDR[2] (FIFO_RD_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       1.03 f
  FIFO/DUT4/RD_ADDR[2] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       1.03 f
  FIFO/DUT4/U96/Y (MX2X2M)                                0.50       1.53 f
  FIFO/DUT4/RD_DATA[6] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       1.53 f
  FIFO/RD_DATA[6] (FIFO_DATA_WIDTH8_ADDRESS_WIDTH4)       0.00       1.53 f
  UART_TX/P_DATA[6] (UART_TX)                             0.00       1.53 f
  UART_TX/DUT0/P_DATA[6] (serializer_WIDTH8)              0.00       1.53 f
  UART_TX/DUT0/REG_reg[6]/D (EDFFX1M)                     0.00       1.53 f
  data arrival time                                                  1.53

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/DUT0/REG_reg[6]/CK (EDFFX1M)                    0.00       0.10 r
  library hold time                                      -0.30      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (MET)                                                        1.73


  Startpoint: FIFO/DUT3/RD_ADDR_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT0/REG_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_ADDR_reg[2]/CK (DFFRX4M)                   0.00       0.00 r
  FIFO/DUT3/RD_ADDR_reg[2]/Q (DFFRX4M)                    1.03       1.03 f
  FIFO/DUT3/RD_ADDR[2] (FIFO_RD_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       1.03 f
  FIFO/DUT4/RD_ADDR[2] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       1.03 f
  FIFO/DUT4/U93/Y (MX2X2M)                                0.50       1.53 f
  FIFO/DUT4/RD_DATA[5] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       1.53 f
  FIFO/RD_DATA[5] (FIFO_DATA_WIDTH8_ADDRESS_WIDTH4)       0.00       1.53 f
  UART_TX/P_DATA[5] (UART_TX)                             0.00       1.53 f
  UART_TX/DUT0/P_DATA[5] (serializer_WIDTH8)              0.00       1.53 f
  UART_TX/DUT0/REG_reg[5]/D (EDFFX1M)                     0.00       1.53 f
  data arrival time                                                  1.53

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/DUT0/REG_reg[5]/CK (EDFFX1M)                    0.00       0.10 r
  library hold time                                      -0.30      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (MET)                                                        1.73


  Startpoint: FIFO/DUT3/RD_ADDR_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT0/REG_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_ADDR_reg[2]/CK (DFFRX4M)                   0.00       0.00 r
  FIFO/DUT3/RD_ADDR_reg[2]/Q (DFFRX4M)                    1.03       1.03 f
  FIFO/DUT3/RD_ADDR[2] (FIFO_RD_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       1.03 f
  FIFO/DUT4/RD_ADDR[2] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       1.03 f
  FIFO/DUT4/U90/Y (MX2X2M)                                0.50       1.53 f
  FIFO/DUT4/RD_DATA[3] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       1.53 f
  FIFO/RD_DATA[3] (FIFO_DATA_WIDTH8_ADDRESS_WIDTH4)       0.00       1.53 f
  UART_TX/P_DATA[3] (UART_TX)                             0.00       1.53 f
  UART_TX/DUT0/P_DATA[3] (serializer_WIDTH8)              0.00       1.53 f
  UART_TX/DUT0/REG_reg[3]/D (EDFFX1M)                     0.00       1.53 f
  data arrival time                                                  1.53

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/DUT0/REG_reg[3]/CK (EDFFX1M)                    0.00       0.10 r
  library hold time                                      -0.30      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (MET)                                                        1.73


  Startpoint: FIFO/DUT3/RD_ADDR_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT0/REG_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_ADDR_reg[2]/CK (DFFRX4M)                   0.00       0.00 r
  FIFO/DUT3/RD_ADDR_reg[2]/Q (DFFRX4M)                    1.03       1.03 f
  FIFO/DUT3/RD_ADDR[2] (FIFO_RD_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       1.03 f
  FIFO/DUT4/RD_ADDR[2] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       1.03 f
  FIFO/DUT4/U87/Y (MX2X2M)                                0.50       1.53 f
  FIFO/DUT4/RD_DATA[2] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       1.53 f
  FIFO/RD_DATA[2] (FIFO_DATA_WIDTH8_ADDRESS_WIDTH4)       0.00       1.53 f
  UART_TX/P_DATA[2] (UART_TX)                             0.00       1.53 f
  UART_TX/DUT0/P_DATA[2] (serializer_WIDTH8)              0.00       1.53 f
  UART_TX/DUT0/REG_reg[2]/D (EDFFX1M)                     0.00       1.53 f
  data arrival time                                                  1.53

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/DUT0/REG_reg[2]/CK (EDFFX1M)                    0.00       0.10 r
  library hold time                                      -0.30      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (MET)                                                        1.73


  Startpoint: FIFO/DUT3/RD_ADDR_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT0/REG_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_ADDR_reg[2]/CK (DFFRX4M)                   0.00       0.00 r
  FIFO/DUT3/RD_ADDR_reg[2]/Q (DFFRX4M)                    1.03       1.03 f
  FIFO/DUT3/RD_ADDR[2] (FIFO_RD_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       1.03 f
  FIFO/DUT4/RD_ADDR[2] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       1.03 f
  FIFO/DUT4/U84/Y (MX2X2M)                                0.50       1.53 f
  FIFO/DUT4/RD_DATA[1] (FIFO_MEM_CNTRL_DATA_WIDTH8_ADDRESS_WIDTH4)
                                                          0.00       1.53 f
  FIFO/RD_DATA[1] (FIFO_DATA_WIDTH8_ADDRESS_WIDTH4)       0.00       1.53 f
  UART_TX/P_DATA[1] (UART_TX)                             0.00       1.53 f
  UART_TX/DUT0/P_DATA[1] (serializer_WIDTH8)              0.00       1.53 f
  UART_TX/DUT0/REG_reg[1]/D (EDFFX1M)                     0.00       1.53 f
  data arrival time                                                  1.53

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/DUT0/REG_reg[1]/CK (EDFFX1M)                    0.00       0.10 r
  library hold time                                      -0.30      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (MET)                                                        1.73


  Startpoint: UART_TX/DUT1/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT1/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/DUT1/current_state_reg[2]/CK (DFFRQX4M)         0.00       0.00 r
  UART_TX/DUT1/current_state_reg[2]/Q (DFFRQX4M)          0.82       0.82 r
  UART_TX/DUT1/U10/Y (NAND2BX4M)                          0.67       1.49 r
  UART_TX/DUT1/U9/Y (NOR2X2M)                             0.29       1.78 f
  UART_TX/DUT1/current_state_reg[2]/D (DFFRQX4M)          0.00       1.78 f
  data arrival time                                                  1.78

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/DUT1/current_state_reg[2]/CK (DFFRQX4M)         0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                        1.75


  Startpoint: UART_TX/DUT1/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: PULSE_GEN/FLOP_IN_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/DUT1/current_state_reg[2]/CK (DFFRQX4M)         0.00       0.00 r
  UART_TX/DUT1/current_state_reg[2]/Q (DFFRQX4M)          0.82       0.82 r
  UART_TX/DUT1/U13/Y (OAI21X6M)                           0.40       1.21 f
  UART_TX/DUT1/U8/Y (NAND2BX4M)                           0.58       1.79 f
  UART_TX/DUT1/BUSY (FSM)                                 0.00       1.79 f
  UART_TX/BUSY (UART_TX)                                  0.00       1.79 f
  PULSE_GEN/LVL_SIG (PULSE_GEN)                           0.00       1.79 f
  PULSE_GEN/FLOP_IN_reg/D (DFFRQX1M)                      0.00       1.79 f
  data arrival time                                                  1.79

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  PULSE_GEN/FLOP_IN_reg/CK (DFFRQX1M)                     0.00       0.10 r
  library hold time                                      -0.10       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (MET)                                                        1.79


  Startpoint: FIFO/DUT3/RD_PTR_binary_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO/DUT3/RD_PTR_binary_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO/DUT3/RD_PTR_binary_reg[3]/CK (DFFRQX1M)            0.00       0.00 r
  FIFO/DUT3/RD_PTR_binary_reg[3]/Q (DFFRQX1M)             0.90       0.90 r
  FIFO/DUT3/U32/S (ADDHX1M)                               0.45       1.36 f
  FIFO/DUT3/U8/Y (OAI2BB2X1M)                             0.54       1.89 f
  FIFO/DUT3/RD_PTR_binary_reg[3]/D (DFFRQX1M)             0.00       1.89 f
  data arrival time                                                  1.89

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO/DUT3/RD_PTR_binary_reg[3]/CK (DFFRQX1M)            0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (MET)                                                        1.87


  Startpoint: UART_TX/DUT0/counter_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT0/REG_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/DUT0/counter_reg[3]/CK (DFFSQX2M)               0.00       0.00 r
  UART_TX/DUT0/counter_reg[3]/Q (DFFSQX2M)                0.75       0.75 r
  UART_TX/DUT0/U6/Y (NOR3X6M)                             0.28       1.03 f
  UART_TX/DUT0/U12/Y (NOR2BX8M)                           0.63       1.66 r
  UART_TX/DUT0/U4/Y (NOR3BX4M)                            0.31       1.97 f
  UART_TX/DUT0/REG_reg[7]/E (EDFFX1M)                     0.00       1.97 f
  data arrival time                                                  1.97

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/DUT0/REG_reg[7]/CK (EDFFX1M)                    0.00       0.10 r
  library hold time                                      -0.24      -0.14
  data required time                                                -0.14
  --------------------------------------------------------------------------
  data required time                                                -0.14
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (MET)                                                        2.11


  Startpoint: UART_TX/DUT0/counter_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT0/REG_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/DUT0/counter_reg[3]/CK (DFFSQX2M)               0.00       0.00 r
  UART_TX/DUT0/counter_reg[3]/Q (DFFSQX2M)                0.75       0.75 r
  UART_TX/DUT0/U6/Y (NOR3X6M)                             0.28       1.03 f
  UART_TX/DUT0/U12/Y (NOR2BX8M)                           0.63       1.66 r
  UART_TX/DUT0/U4/Y (NOR3BX4M)                            0.31       1.97 f
  UART_TX/DUT0/U3/Y (BUFX4M)                              0.47       2.44 f
  UART_TX/DUT0/REG_reg[6]/E (EDFFX1M)                     0.00       2.44 f
  data arrival time                                                  2.44

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/DUT0/REG_reg[6]/CK (EDFFX1M)                    0.00       0.10 r
  library hold time                                      -0.29      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -2.44
  --------------------------------------------------------------------------
  slack (MET)                                                        2.63


  Startpoint: UART_TX/DUT0/counter_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT0/REG_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/DUT0/counter_reg[3]/CK (DFFSQX2M)               0.00       0.00 r
  UART_TX/DUT0/counter_reg[3]/Q (DFFSQX2M)                0.75       0.75 r
  UART_TX/DUT0/U6/Y (NOR3X6M)                             0.28       1.03 f
  UART_TX/DUT0/U12/Y (NOR2BX8M)                           0.63       1.66 r
  UART_TX/DUT0/U4/Y (NOR3BX4M)                            0.31       1.97 f
  UART_TX/DUT0/U3/Y (BUFX4M)                              0.47       2.44 f
  UART_TX/DUT0/REG_reg[5]/E (EDFFX1M)                     0.00       2.44 f
  data arrival time                                                  2.44

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/DUT0/REG_reg[5]/CK (EDFFX1M)                    0.00       0.10 r
  library hold time                                      -0.29      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -2.44
  --------------------------------------------------------------------------
  slack (MET)                                                        2.63


  Startpoint: UART_TX/DUT0/counter_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT0/REG_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/DUT0/counter_reg[3]/CK (DFFSQX2M)               0.00       0.00 r
  UART_TX/DUT0/counter_reg[3]/Q (DFFSQX2M)                0.75       0.75 r
  UART_TX/DUT0/U6/Y (NOR3X6M)                             0.28       1.03 f
  UART_TX/DUT0/U12/Y (NOR2BX8M)                           0.63       1.66 r
  UART_TX/DUT0/U4/Y (NOR3BX4M)                            0.31       1.97 f
  UART_TX/DUT0/U3/Y (BUFX4M)                              0.47       2.44 f
  UART_TX/DUT0/REG_reg[3]/E (EDFFX1M)                     0.00       2.44 f
  data arrival time                                                  2.44

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/DUT0/REG_reg[3]/CK (EDFFX1M)                    0.00       0.10 r
  library hold time                                      -0.29      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -2.44
  --------------------------------------------------------------------------
  slack (MET)                                                        2.63


  Startpoint: UART_TX/DUT0/counter_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT0/REG_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/DUT0/counter_reg[3]/CK (DFFSQX2M)               0.00       0.00 r
  UART_TX/DUT0/counter_reg[3]/Q (DFFSQX2M)                0.75       0.75 r
  UART_TX/DUT0/U6/Y (NOR3X6M)                             0.28       1.03 f
  UART_TX/DUT0/U12/Y (NOR2BX8M)                           0.63       1.66 r
  UART_TX/DUT0/U4/Y (NOR3BX4M)                            0.31       1.97 f
  UART_TX/DUT0/U3/Y (BUFX4M)                              0.47       2.44 f
  UART_TX/DUT0/REG_reg[2]/E (EDFFX1M)                     0.00       2.44 f
  data arrival time                                                  2.44

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/DUT0/REG_reg[2]/CK (EDFFX1M)                    0.00       0.10 r
  library hold time                                      -0.29      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -2.44
  --------------------------------------------------------------------------
  slack (MET)                                                        2.63


  Startpoint: UART_TX/DUT0/counter_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT0/REG_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/DUT0/counter_reg[3]/CK (DFFSQX2M)               0.00       0.00 r
  UART_TX/DUT0/counter_reg[3]/Q (DFFSQX2M)                0.75       0.75 r
  UART_TX/DUT0/U6/Y (NOR3X6M)                             0.28       1.03 f
  UART_TX/DUT0/U12/Y (NOR2BX8M)                           0.63       1.66 r
  UART_TX/DUT0/U4/Y (NOR3BX4M)                            0.31       1.97 f
  UART_TX/DUT0/U3/Y (BUFX4M)                              0.47       2.44 f
  UART_TX/DUT0/REG_reg[1]/E (EDFFX1M)                     0.00       2.44 f
  data arrival time                                                  2.44

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/DUT0/REG_reg[1]/CK (EDFFX1M)                    0.00       0.10 r
  library hold time                                      -0.29      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -2.44
  --------------------------------------------------------------------------
  slack (MET)                                                        2.63


  Startpoint: UART_TX/DUT0/counter_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT0/REG_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/DUT0/counter_reg[3]/CK (DFFSQX2M)               0.00       0.00 r
  UART_TX/DUT0/counter_reg[3]/Q (DFFSQX2M)                0.75       0.75 r
  UART_TX/DUT0/U6/Y (NOR3X6M)                             0.28       1.03 f
  UART_TX/DUT0/U12/Y (NOR2BX8M)                           0.63       1.66 r
  UART_TX/DUT0/U4/Y (NOR3BX4M)                            0.31       1.97 f
  UART_TX/DUT0/U3/Y (BUFX4M)                              0.47       2.44 f
  UART_TX/DUT0/REG_reg[4]/E (EDFFHQX1M)                   0.00       2.44 f
  data arrival time                                                  2.44

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/DUT0/REG_reg[4]/CK (EDFFHQX1M)                  0.00       0.10 r
  library hold time                                      -0.39      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -2.44
  --------------------------------------------------------------------------
  slack (MET)                                                        2.73


  Startpoint: UART_TX/DUT0/counter_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT0/REG_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/DUT0/counter_reg[3]/CK (DFFSQX2M)               0.00       0.00 r
  UART_TX/DUT0/counter_reg[3]/Q (DFFSQX2M)                0.75       0.75 r
  UART_TX/DUT0/U6/Y (NOR3X6M)                             0.28       1.03 f
  UART_TX/DUT0/U12/Y (NOR2BX8M)                           0.63       1.66 r
  UART_TX/DUT0/U4/Y (NOR3BX4M)                            0.31       1.97 f
  UART_TX/DUT0/U3/Y (BUFX4M)                              0.47       2.44 f
  UART_TX/DUT0/REG_reg[0]/E (EDFFHQX1M)                   0.00       2.44 f
  data arrival time                                                  2.44

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/DUT0/REG_reg[0]/CK (EDFFHQX1M)                  0.00       0.10 r
  library hold time                                      -0.39      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -2.44
  --------------------------------------------------------------------------
  slack (MET)                                                        2.73


  Startpoint: UART_TX/DUT1/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT2/REG_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/DUT1/current_state_reg[2]/CK (DFFRQX4M)         0.00       0.00 r
  UART_TX/DUT1/current_state_reg[2]/Q (DFFRQX4M)          0.76       0.76 f
  UART_TX/DUT1/U13/Y (OAI21X6M)                           0.71       1.47 r
  UART_TX/DUT1/PAR_FLAG (FSM)                             0.00       1.47 r
  UART_TX/DUT2/PAR_FLAG (parity_Calc_WIDTH8)              0.00       1.47 r
  UART_TX/DUT2/U6/Y (INVX2M)                              0.41       1.88 f
  UART_TX/DUT2/U4/Y (AND3X4M)                             0.64       2.52 f
  UART_TX/DUT2/REG_reg[5]/E (EDFFHQX1M)                   0.00       2.52 f
  data arrival time                                                  2.52

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/DUT2/REG_reg[5]/CK (EDFFHQX1M)                  0.00       0.10 r
  library hold time                                      -0.40      -0.30
  data required time                                                -0.30
  --------------------------------------------------------------------------
  data required time                                                -0.30
  data arrival time                                                 -2.52
  --------------------------------------------------------------------------
  slack (MET)                                                        2.83


  Startpoint: UART_TX/DUT1/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT2/REG_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/DUT1/current_state_reg[2]/CK (DFFRQX4M)         0.00       0.00 r
  UART_TX/DUT1/current_state_reg[2]/Q (DFFRQX4M)          0.76       0.76 f
  UART_TX/DUT1/U13/Y (OAI21X6M)                           0.71       1.47 r
  UART_TX/DUT1/PAR_FLAG (FSM)                             0.00       1.47 r
  UART_TX/DUT2/PAR_FLAG (parity_Calc_WIDTH8)              0.00       1.47 r
  UART_TX/DUT2/U6/Y (INVX2M)                              0.41       1.88 f
  UART_TX/DUT2/U4/Y (AND3X4M)                             0.64       2.52 f
  UART_TX/DUT2/REG_reg[1]/E (EDFFHQX1M)                   0.00       2.52 f
  data arrival time                                                  2.52

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/DUT2/REG_reg[1]/CK (EDFFHQX1M)                  0.00       0.10 r
  library hold time                                      -0.40      -0.30
  data required time                                                -0.30
  --------------------------------------------------------------------------
  data required time                                                -0.30
  data arrival time                                                 -2.52
  --------------------------------------------------------------------------
  slack (MET)                                                        2.83


  Startpoint: UART_TX/DUT1/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT2/REG_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/DUT1/current_state_reg[2]/CK (DFFRQX4M)         0.00       0.00 r
  UART_TX/DUT1/current_state_reg[2]/Q (DFFRQX4M)          0.76       0.76 f
  UART_TX/DUT1/U13/Y (OAI21X6M)                           0.71       1.47 r
  UART_TX/DUT1/PAR_FLAG (FSM)                             0.00       1.47 r
  UART_TX/DUT2/PAR_FLAG (parity_Calc_WIDTH8)              0.00       1.47 r
  UART_TX/DUT2/U6/Y (INVX2M)                              0.41       1.88 f
  UART_TX/DUT2/U4/Y (AND3X4M)                             0.64       2.52 f
  UART_TX/DUT2/REG_reg[4]/E (EDFFHQX1M)                   0.00       2.52 f
  data arrival time                                                  2.52

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/DUT2/REG_reg[4]/CK (EDFFHQX1M)                  0.00       0.10 r
  library hold time                                      -0.40      -0.30
  data required time                                                -0.30
  --------------------------------------------------------------------------
  data required time                                                -0.30
  data arrival time                                                 -2.52
  --------------------------------------------------------------------------
  slack (MET)                                                        2.83


  Startpoint: UART_TX/DUT1/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT2/REG_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/DUT1/current_state_reg[2]/CK (DFFRQX4M)         0.00       0.00 r
  UART_TX/DUT1/current_state_reg[2]/Q (DFFRQX4M)          0.76       0.76 f
  UART_TX/DUT1/U13/Y (OAI21X6M)                           0.71       1.47 r
  UART_TX/DUT1/PAR_FLAG (FSM)                             0.00       1.47 r
  UART_TX/DUT2/PAR_FLAG (parity_Calc_WIDTH8)              0.00       1.47 r
  UART_TX/DUT2/U6/Y (INVX2M)                              0.41       1.88 f
  UART_TX/DUT2/U4/Y (AND3X4M)                             0.64       2.52 f
  UART_TX/DUT2/REG_reg[0]/E (EDFFHQX1M)                   0.00       2.52 f
  data arrival time                                                  2.52

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/DUT2/REG_reg[0]/CK (EDFFHQX1M)                  0.00       0.10 r
  library hold time                                      -0.40      -0.30
  data required time                                                -0.30
  --------------------------------------------------------------------------
  data required time                                                -0.30
  data arrival time                                                 -2.52
  --------------------------------------------------------------------------
  slack (MET)                                                        2.83


  Startpoint: UART_TX/DUT1/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT2/REG_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/DUT1/current_state_reg[2]/CK (DFFRQX4M)         0.00       0.00 r
  UART_TX/DUT1/current_state_reg[2]/Q (DFFRQX4M)          0.76       0.76 f
  UART_TX/DUT1/U13/Y (OAI21X6M)                           0.71       1.47 r
  UART_TX/DUT1/PAR_FLAG (FSM)                             0.00       1.47 r
  UART_TX/DUT2/PAR_FLAG (parity_Calc_WIDTH8)              0.00       1.47 r
  UART_TX/DUT2/U6/Y (INVX2M)                              0.41       1.88 f
  UART_TX/DUT2/U4/Y (AND3X4M)                             0.64       2.52 f
  UART_TX/DUT2/REG_reg[2]/E (EDFFHQX1M)                   0.00       2.52 f
  data arrival time                                                  2.52

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/DUT2/REG_reg[2]/CK (EDFFHQX1M)                  0.00       0.10 r
  library hold time                                      -0.40      -0.30
  data required time                                                -0.30
  --------------------------------------------------------------------------
  data required time                                                -0.30
  data arrival time                                                 -2.52
  --------------------------------------------------------------------------
  slack (MET)                                                        2.83


  Startpoint: UART_TX/DUT1/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT2/REG_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/DUT1/current_state_reg[2]/CK (DFFRQX4M)         0.00       0.00 r
  UART_TX/DUT1/current_state_reg[2]/Q (DFFRQX4M)          0.76       0.76 f
  UART_TX/DUT1/U13/Y (OAI21X6M)                           0.71       1.47 r
  UART_TX/DUT1/PAR_FLAG (FSM)                             0.00       1.47 r
  UART_TX/DUT2/PAR_FLAG (parity_Calc_WIDTH8)              0.00       1.47 r
  UART_TX/DUT2/U6/Y (INVX2M)                              0.41       1.88 f
  UART_TX/DUT2/U4/Y (AND3X4M)                             0.64       2.52 f
  UART_TX/DUT2/REG_reg[7]/E (EDFFHQX1M)                   0.00       2.52 f
  data arrival time                                                  2.52

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/DUT2/REG_reg[7]/CK (EDFFHQX1M)                  0.00       0.10 r
  library hold time                                      -0.40      -0.30
  data required time                                                -0.30
  --------------------------------------------------------------------------
  data required time                                                -0.30
  data arrival time                                                 -2.52
  --------------------------------------------------------------------------
  slack (MET)                                                        2.83


  Startpoint: UART_TX/DUT1/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT2/REG_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/DUT1/current_state_reg[2]/CK (DFFRQX4M)         0.00       0.00 r
  UART_TX/DUT1/current_state_reg[2]/Q (DFFRQX4M)          0.76       0.76 f
  UART_TX/DUT1/U13/Y (OAI21X6M)                           0.71       1.47 r
  UART_TX/DUT1/PAR_FLAG (FSM)                             0.00       1.47 r
  UART_TX/DUT2/PAR_FLAG (parity_Calc_WIDTH8)              0.00       1.47 r
  UART_TX/DUT2/U6/Y (INVX2M)                              0.41       1.88 f
  UART_TX/DUT2/U4/Y (AND3X4M)                             0.64       2.52 f
  UART_TX/DUT2/REG_reg[3]/E (EDFFHQX1M)                   0.00       2.52 f
  data arrival time                                                  2.52

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/DUT2/REG_reg[3]/CK (EDFFHQX1M)                  0.00       0.10 r
  library hold time                                      -0.40      -0.30
  data required time                                                -0.30
  --------------------------------------------------------------------------
  data required time                                                -0.30
  data arrival time                                                 -2.52
  --------------------------------------------------------------------------
  slack (MET)                                                        2.83


  Startpoint: UART_TX/DUT1/current_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART_TX/DUT2/REG_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_TX/DUT1/current_state_reg[2]/CK (DFFRQX4M)         0.00       0.00 r
  UART_TX/DUT1/current_state_reg[2]/Q (DFFRQX4M)          0.76       0.76 f
  UART_TX/DUT1/U13/Y (OAI21X6M)                           0.71       1.47 r
  UART_TX/DUT1/PAR_FLAG (FSM)                             0.00       1.47 r
  UART_TX/DUT2/PAR_FLAG (parity_Calc_WIDTH8)              0.00       1.47 r
  UART_TX/DUT2/U6/Y (INVX2M)                              0.41       1.88 f
  UART_TX/DUT2/U4/Y (AND3X4M)                             0.64       2.52 f
  UART_TX/DUT2/REG_reg[6]/E (EDFFHQX1M)                   0.00       2.52 f
  data arrival time                                                  2.52

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART_TX/DUT2/REG_reg[6]/CK (EDFFHQX1M)                  0.00       0.10 r
  library hold time                                      -0.40      -0.30
  data required time                                                -0.30
  --------------------------------------------------------------------------
  data required time                                                -0.30
  data arrival time                                                 -2.52
  --------------------------------------------------------------------------
  slack (MET)                                                        2.83


  Startpoint: RST_SYNC_2/stages_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RST_SYNC_2/SYNC_RST_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RST_SYNC_2/stages_reg[1]/CK (DFFRQX1M)                  0.00       0.00 r
  RST_SYNC_2/stages_reg[1]/Q (DFFRQX1M)                   0.65       0.65 f
  RST_SYNC_2/SYNC_RST_reg/D (DFFRQX1M)                    0.00       0.65 f
  data arrival time                                                  0.65

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RST_SYNC_2/SYNC_RST_reg/CK (DFFRQX1M)                   0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: RST_SYNC_2/stages_reg[0]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: RST_SYNC_2/stages_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  RST_SYNC_2/stages_reg[0]/CK (DFFRQX1M)                  0.00       0.00 r
  RST_SYNC_2/stages_reg[0]/Q (DFFRQX1M)                   0.65       0.65 f
  RST_SYNC_2/stages_reg[1]/D (DFFRQX1M)                   0.00       0.65 f
  data arrival time                                                  0.65

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RST_SYNC_2/stages_reg[1]/CK (DFFRQX1M)                  0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: CLK_DIV_1/flag_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_1/flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  CLK_DIV_1/flag_reg/CK (DFFRQX2M)         0.00       0.00 r
  CLK_DIV_1/flag_reg/Q (DFFRQX2M)          0.74       0.74 f
  CLK_DIV_1/U36/Y (CLKXOR2X2M)             0.44       1.18 f
  CLK_DIV_1/flag_reg/D (DFFRQX2M)          0.00       1.18 f
  data arrival time                                   1.18

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  CLK_DIV_1/flag_reg/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.18
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: CLK_DIV_2/flag_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_2/flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  CLK_DIV_2/flag_reg/CK (DFFRQX2M)         0.00       0.00 r
  CLK_DIV_2/flag_reg/Q (DFFRQX2M)          0.74       0.74 f
  CLK_DIV_2/U36/Y (CLKXOR2X2M)             0.44       1.18 f
  CLK_DIV_2/flag_reg/D (DFFRQX2M)          0.00       1.18 f
  data arrival time                                   1.18

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  CLK_DIV_2/flag_reg/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                       -0.08       0.02
  data required time                                  0.02
  -----------------------------------------------------------
  data required time                                  0.02
  data arrival time                                  -1.18
  -----------------------------------------------------------
  slack (MET)                                         1.16


  Startpoint: CLK_DIV_1/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_1/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  CLK_DIV_1/div_clk_reg/CK (DFFRQX1M)      0.00       0.00 r
  CLK_DIV_1/div_clk_reg/Q (DFFRQX1M)       0.82       0.82 f
  CLK_DIV_1/U24/Y (CLKXOR2X2M)             0.46       1.28 f
  CLK_DIV_1/div_clk_reg/D (DFFRQX1M)       0.00       1.28 f
  data arrival time                                   1.28

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  CLK_DIV_1/div_clk_reg/CK (DFFRQX1M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -1.28
  -----------------------------------------------------------
  slack (MET)                                         1.25


  Startpoint: CLK_DIV_2/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_2/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  CLK_DIV_2/div_clk_reg/CK (DFFRQX1M)      0.00       0.00 r
  CLK_DIV_2/div_clk_reg/Q (DFFRQX1M)       0.82       0.82 f
  CLK_DIV_2/U24/Y (CLKXOR2X2M)             0.46       1.28 f
  CLK_DIV_2/div_clk_reg/D (DFFRQX1M)       0.00       1.28 f
  data arrival time                                   1.28

  clock UART_CLK (rise edge)               0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  CLK_DIV_2/div_clk_reg/CK (DFFRQX1M)      0.00       0.10 r
  library hold time                       -0.06       0.04
  data required time                                  0.04
  -----------------------------------------------------------
  data required time                                  0.04
  data arrival time                                  -1.28
  -----------------------------------------------------------
  slack (MET)                                         1.25


  Startpoint: CLK_DIV_1/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_1/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_1/counter_reg[1]/CK (DFFRQX4M)                  0.00       0.00 r
  CLK_DIV_1/counter_reg[1]/Q (DFFRQX4M)                   0.78       0.78 f
  CLK_DIV_1/U34/Y (AO22X1M)                               0.54       1.32 f
  CLK_DIV_1/counter_reg[1]/D (DFFRQX4M)                   0.00       1.32 f
  data arrival time                                                  1.32

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_1/counter_reg[1]/CK (DFFRQX4M)                  0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: CLK_DIV_2/counter_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_2/counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_2/counter_reg[1]/CK (DFFRQX4M)                  0.00       0.00 r
  CLK_DIV_2/counter_reg[1]/Q (DFFRQX4M)                   0.78       0.78 f
  CLK_DIV_2/U34/Y (AO22X1M)                               0.54       1.32 f
  CLK_DIV_2/counter_reg[1]/D (DFFRQX4M)                   0.00       1.32 f
  data arrival time                                                  1.32

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_2/counter_reg[1]/CK (DFFRQX4M)                  0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (MET)                                                        1.29


  Startpoint: CLK_DIV_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_1/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_1/counter_reg[0]/CK (DFFRQX4M)                  0.00       0.00 r
  CLK_DIV_1/counter_reg[0]/Q (DFFRQX4M)                   0.79       0.79 f
  CLK_DIV_1/U35/Y (AO22X1M)                               0.54       1.33 f
  CLK_DIV_1/counter_reg[0]/D (DFFRQX4M)                   0.00       1.33 f
  data arrival time                                                  1.33

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_1/counter_reg[0]/CK (DFFRQX4M)                  0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.30


  Startpoint: CLK_DIV_2/counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_2/counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_2/counter_reg[0]/CK (DFFRQX4M)                  0.00       0.00 r
  CLK_DIV_2/counter_reg[0]/Q (DFFRQX4M)                   0.79       0.79 f
  CLK_DIV_2/U35/Y (AO22X1M)                               0.54       1.33 f
  CLK_DIV_2/counter_reg[0]/D (DFFRQX4M)                   0.00       1.33 f
  data arrival time                                                  1.33

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_2/counter_reg[0]/CK (DFFRQX4M)                  0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -1.33
  --------------------------------------------------------------------------
  slack (MET)                                                        1.30


  Startpoint: CLK_DIV_1/counter_reg[7]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_1/counter_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_1/counter_reg[7]/CK (DFFRQX2M)                  0.00       0.00 r
  CLK_DIV_1/counter_reg[7]/Q (DFFRQX2M)                   0.82       0.82 f
  CLK_DIV_1/U28/Y (AO22X1M)                               0.58       1.40 f
  CLK_DIV_1/counter_reg[7]/D (DFFRQX2M)                   0.00       1.40 f
  data arrival time                                                  1.40

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_1/counter_reg[7]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.37


  Startpoint: CLK_DIV_2/counter_reg[7]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_2/counter_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_2/counter_reg[7]/CK (DFFRQX2M)                  0.00       0.00 r
  CLK_DIV_2/counter_reg[7]/Q (DFFRQX2M)                   0.82       0.82 f
  CLK_DIV_2/U28/Y (AO22X1M)                               0.58       1.40 f
  CLK_DIV_2/counter_reg[7]/D (DFFRQX2M)                   0.00       1.40 f
  data arrival time                                                  1.40

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_2/counter_reg[7]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.37


  Startpoint: CLK_DIV_1/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_1/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_1/counter_reg[2]/CK (DFFRQX2M)                  0.00       0.00 r
  CLK_DIV_1/counter_reg[2]/Q (DFFRQX2M)                   0.82       0.82 f
  CLK_DIV_1/U33/Y (AO22X1M)                               0.58       1.40 f
  CLK_DIV_1/counter_reg[2]/D (DFFRQX2M)                   0.00       1.40 f
  data arrival time                                                  1.40

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_1/counter_reg[2]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.38


  Startpoint: CLK_DIV_2/counter_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_2/counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_2/counter_reg[2]/CK (DFFRQX2M)                  0.00       0.00 r
  CLK_DIV_2/counter_reg[2]/Q (DFFRQX2M)                   0.82       0.82 f
  CLK_DIV_2/U33/Y (AO22X1M)                               0.58       1.40 f
  CLK_DIV_2/counter_reg[2]/D (DFFRQX2M)                   0.00       1.40 f
  data arrival time                                                  1.40

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_2/counter_reg[2]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.38


  Startpoint: CLK_DIV_1/counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_1/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_1/counter_reg[3]/CK (DFFRQX2M)                  0.00       0.00 r
  CLK_DIV_1/counter_reg[3]/Q (DFFRQX2M)                   0.82       0.82 f
  CLK_DIV_1/U32/Y (AO22X1M)                               0.58       1.40 f
  CLK_DIV_1/counter_reg[3]/D (DFFRQX2M)                   0.00       1.40 f
  data arrival time                                                  1.40

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_1/counter_reg[3]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.38


  Startpoint: CLK_DIV_1/counter_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_1/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_1/counter_reg[4]/CK (DFFRQX2M)                  0.00       0.00 r
  CLK_DIV_1/counter_reg[4]/Q (DFFRQX2M)                   0.82       0.82 f
  CLK_DIV_1/U31/Y (AO22X1M)                               0.58       1.40 f
  CLK_DIV_1/counter_reg[4]/D (DFFRQX2M)                   0.00       1.40 f
  data arrival time                                                  1.40

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_1/counter_reg[4]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.38


  Startpoint: CLK_DIV_1/counter_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_1/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_1/counter_reg[5]/CK (DFFRQX2M)                  0.00       0.00 r
  CLK_DIV_1/counter_reg[5]/Q (DFFRQX2M)                   0.82       0.82 f
  CLK_DIV_1/U30/Y (AO22X1M)                               0.58       1.40 f
  CLK_DIV_1/counter_reg[5]/D (DFFRQX2M)                   0.00       1.40 f
  data arrival time                                                  1.40

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_1/counter_reg[5]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.38


  Startpoint: CLK_DIV_1/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_1/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_1/counter_reg[6]/CK (DFFRQX2M)                  0.00       0.00 r
  CLK_DIV_1/counter_reg[6]/Q (DFFRQX2M)                   0.82       0.82 f
  CLK_DIV_1/U29/Y (AO22X1M)                               0.58       1.40 f
  CLK_DIV_1/counter_reg[6]/D (DFFRQX2M)                   0.00       1.40 f
  data arrival time                                                  1.40

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_1/counter_reg[6]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.38


  Startpoint: CLK_DIV_2/counter_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_2/counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_2/counter_reg[3]/CK (DFFRQX2M)                  0.00       0.00 r
  CLK_DIV_2/counter_reg[3]/Q (DFFRQX2M)                   0.82       0.82 f
  CLK_DIV_2/U32/Y (AO22X1M)                               0.58       1.40 f
  CLK_DIV_2/counter_reg[3]/D (DFFRQX2M)                   0.00       1.40 f
  data arrival time                                                  1.40

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_2/counter_reg[3]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.38


  Startpoint: CLK_DIV_2/counter_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_2/counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_2/counter_reg[4]/CK (DFFRQX2M)                  0.00       0.00 r
  CLK_DIV_2/counter_reg[4]/Q (DFFRQX2M)                   0.82       0.82 f
  CLK_DIV_2/U31/Y (AO22X1M)                               0.58       1.40 f
  CLK_DIV_2/counter_reg[4]/D (DFFRQX2M)                   0.00       1.40 f
  data arrival time                                                  1.40

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_2/counter_reg[4]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.38


  Startpoint: CLK_DIV_2/counter_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_2/counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_2/counter_reg[5]/CK (DFFRQX2M)                  0.00       0.00 r
  CLK_DIV_2/counter_reg[5]/Q (DFFRQX2M)                   0.82       0.82 f
  CLK_DIV_2/U30/Y (AO22X1M)                               0.58       1.40 f
  CLK_DIV_2/counter_reg[5]/D (DFFRQX2M)                   0.00       1.40 f
  data arrival time                                                  1.40

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_2/counter_reg[5]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.38


  Startpoint: CLK_DIV_2/counter_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_2/counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_2/counter_reg[6]/CK (DFFRQX2M)                  0.00       0.00 r
  CLK_DIV_2/counter_reg[6]/Q (DFFRQX2M)                   0.82       0.82 f
  CLK_DIV_2/U29/Y (AO22X1M)                               0.58       1.40 f
  CLK_DIV_2/counter_reg[6]/D (DFFRQX2M)                   0.00       1.40 f
  data arrival time                                                  1.40

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_2/counter_reg[6]/CK (DFFRQX2M)                  0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (MET)                                                        1.38


1
