# FIFO using verilog
A project to implement synchronous FIFO and asynchronous FIFO using verilog.
