Classic Timing Analyzer report for SCOMP_SRAM
Sun Apr 05 15:09:28 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'altpll0:inst1|altpll:altpll_component|_clk0'
  7. Clock Hold: 'altpll0:inst1|altpll:altpll_component|_clk0'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------+-----------+----------------------------------+----------------------------------+----------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------+---------------------------------------------+--------------+
; Type                                                       ; Slack     ; Required Time                    ; Actual Time                      ; From                                                                                         ; To                        ; From Clock                                  ; To Clock                                    ; Failed Paths ;
+------------------------------------------------------------+-----------+----------------------------------+----------------------------------+----------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------+---------------------------------------------+--------------+
; Worst-case tco                                             ; N/A       ; None                             ; 11.928 ns                        ; SRAM:inst12|SRAM_ADDR[8]                                                                     ; SRAM_DQ[4]                ; clk_50                                      ; --                                          ; 0            ;
; Clock Setup: 'altpll0:inst1|altpll:altpll_component|_clk0' ; 29.539 ns ; 12.50 MHz ( period = 80.000 ns ) ; 47.80 MHz ( period = 20.922 ns ) ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg10 ; SCOMP:inst|AC[11]         ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'altpll0:inst1|altpll:altpll_component|_clk0'  ; -2.678 ns ; 12.50 MHz ( period = 80.000 ns ) ; N/A                              ; SCOMP:inst|AC[15]                                                                            ; SRAM:inst12|SRAM_ADDR[15] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 69           ;
; Total number of failed paths                               ;           ;                                  ;                                  ;                                                                                              ;                           ;                                             ;                                             ; 69           ;
+------------------------------------------------------------+-----------+----------------------------------+----------------------------------+----------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------+---------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                              ;
+---------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                             ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+---------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; altpll0:inst1|altpll:altpll_component|_clk0 ;                    ; PLL output ; 12.5 MHz         ; 0.000 ns      ; 0.000 ns     ; clk_50   ; 1                     ; 4                   ; -2.358 ns ;              ;
; clk_50                                      ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+---------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altpll0:inst1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------+---------------------------------------------+---------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                          ; To                ; From Clock                                  ; To Clock                                    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------+---------------------------------------------+---------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 29.539 ns                               ; 47.80 MHz ( period = 20.922 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg10  ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 10.222 ns               ;
; 29.539 ns                               ; 47.80 MHz ( period = 20.922 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg9   ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 10.222 ns               ;
; 29.539 ns                               ; 47.80 MHz ( period = 20.922 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg8   ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 10.222 ns               ;
; 29.539 ns                               ; 47.80 MHz ( period = 20.922 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg7   ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 10.222 ns               ;
; 29.539 ns                               ; 47.80 MHz ( period = 20.922 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg6   ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 10.222 ns               ;
; 29.539 ns                               ; 47.80 MHz ( period = 20.922 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg5   ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 10.222 ns               ;
; 29.539 ns                               ; 47.80 MHz ( period = 20.922 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg4   ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 10.222 ns               ;
; 29.539 ns                               ; 47.80 MHz ( period = 20.922 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg3   ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 10.222 ns               ;
; 29.539 ns                               ; 47.80 MHz ( period = 20.922 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg2   ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 10.222 ns               ;
; 29.539 ns                               ; 47.80 MHz ( period = 20.922 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg1   ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 10.222 ns               ;
; 29.539 ns                               ; 47.80 MHz ( period = 20.922 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg0   ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 10.222 ns               ;
; 29.539 ns                               ; 47.80 MHz ( period = 20.922 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_we_reg         ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.761 ns                 ; 10.222 ns               ;
; 29.644 ns                               ; 48.28 MHz ( period = 20.712 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg10  ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.774 ns                 ; 10.130 ns               ;
; 29.644 ns                               ; 48.28 MHz ( period = 20.712 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg9   ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.774 ns                 ; 10.130 ns               ;
; 29.644 ns                               ; 48.28 MHz ( period = 20.712 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg8   ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.774 ns                 ; 10.130 ns               ;
; 29.644 ns                               ; 48.28 MHz ( period = 20.712 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg7   ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.774 ns                 ; 10.130 ns               ;
; 29.644 ns                               ; 48.28 MHz ( period = 20.712 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg6   ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.774 ns                 ; 10.130 ns               ;
; 29.644 ns                               ; 48.28 MHz ( period = 20.712 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg5   ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.774 ns                 ; 10.130 ns               ;
; 29.644 ns                               ; 48.28 MHz ( period = 20.712 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg4   ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.774 ns                 ; 10.130 ns               ;
; 29.644 ns                               ; 48.28 MHz ( period = 20.712 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg3   ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.774 ns                 ; 10.130 ns               ;
; 29.644 ns                               ; 48.28 MHz ( period = 20.712 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg2   ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.774 ns                 ; 10.130 ns               ;
; 29.644 ns                               ; 48.28 MHz ( period = 20.712 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg1   ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.774 ns                 ; 10.130 ns               ;
; 29.644 ns                               ; 48.28 MHz ( period = 20.712 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg0   ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.774 ns                 ; 10.130 ns               ;
; 29.644 ns                               ; 48.28 MHz ( period = 20.712 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_we_reg         ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.774 ns                 ; 10.130 ns               ;
; 29.903 ns                               ; 49.52 MHz ( period = 20.194 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg10  ; SCOMP:inst|AC[6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.762 ns                 ; 9.859 ns                ;
; 29.903 ns                               ; 49.52 MHz ( period = 20.194 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg9   ; SCOMP:inst|AC[6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.762 ns                 ; 9.859 ns                ;
; 29.903 ns                               ; 49.52 MHz ( period = 20.194 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg8   ; SCOMP:inst|AC[6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.762 ns                 ; 9.859 ns                ;
; 29.903 ns                               ; 49.52 MHz ( period = 20.194 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg7   ; SCOMP:inst|AC[6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.762 ns                 ; 9.859 ns                ;
; 29.903 ns                               ; 49.52 MHz ( period = 20.194 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg6   ; SCOMP:inst|AC[6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.762 ns                 ; 9.859 ns                ;
; 29.903 ns                               ; 49.52 MHz ( period = 20.194 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg5   ; SCOMP:inst|AC[6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.762 ns                 ; 9.859 ns                ;
; 29.903 ns                               ; 49.52 MHz ( period = 20.194 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg4   ; SCOMP:inst|AC[6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.762 ns                 ; 9.859 ns                ;
; 29.903 ns                               ; 49.52 MHz ( period = 20.194 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg3   ; SCOMP:inst|AC[6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.762 ns                 ; 9.859 ns                ;
; 29.903 ns                               ; 49.52 MHz ( period = 20.194 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg2   ; SCOMP:inst|AC[6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.762 ns                 ; 9.859 ns                ;
; 29.903 ns                               ; 49.52 MHz ( period = 20.194 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg1   ; SCOMP:inst|AC[6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.762 ns                 ; 9.859 ns                ;
; 29.903 ns                               ; 49.52 MHz ( period = 20.194 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg0   ; SCOMP:inst|AC[6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.762 ns                 ; 9.859 ns                ;
; 29.903 ns                               ; 49.52 MHz ( period = 20.194 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_we_reg         ; SCOMP:inst|AC[6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.762 ns                 ; 9.859 ns                ;
; 29.916 ns                               ; 49.58 MHz ( period = 20.168 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg10  ; SCOMP:inst|AC[9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.780 ns                 ; 9.864 ns                ;
; 29.916 ns                               ; 49.58 MHz ( period = 20.168 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg9   ; SCOMP:inst|AC[9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.780 ns                 ; 9.864 ns                ;
; 29.916 ns                               ; 49.58 MHz ( period = 20.168 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg8   ; SCOMP:inst|AC[9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.780 ns                 ; 9.864 ns                ;
; 29.916 ns                               ; 49.58 MHz ( period = 20.168 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg7   ; SCOMP:inst|AC[9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.780 ns                 ; 9.864 ns                ;
; 29.916 ns                               ; 49.58 MHz ( period = 20.168 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg6   ; SCOMP:inst|AC[9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.780 ns                 ; 9.864 ns                ;
; 29.916 ns                               ; 49.58 MHz ( period = 20.168 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg5   ; SCOMP:inst|AC[9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.780 ns                 ; 9.864 ns                ;
; 29.916 ns                               ; 49.58 MHz ( period = 20.168 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg4   ; SCOMP:inst|AC[9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.780 ns                 ; 9.864 ns                ;
; 29.916 ns                               ; 49.58 MHz ( period = 20.168 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg3   ; SCOMP:inst|AC[9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.780 ns                 ; 9.864 ns                ;
; 29.916 ns                               ; 49.58 MHz ( period = 20.168 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg2   ; SCOMP:inst|AC[9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.780 ns                 ; 9.864 ns                ;
; 29.916 ns                               ; 49.58 MHz ( period = 20.168 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg1   ; SCOMP:inst|AC[9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.780 ns                 ; 9.864 ns                ;
; 29.916 ns                               ; 49.58 MHz ( period = 20.168 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg0   ; SCOMP:inst|AC[9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.780 ns                 ; 9.864 ns                ;
; 29.916 ns                               ; 49.58 MHz ( period = 20.168 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_we_reg         ; SCOMP:inst|AC[9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.780 ns                 ; 9.864 ns                ;
; 29.932 ns                               ; 49.66 MHz ( period = 20.136 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg10  ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.752 ns                 ; 9.820 ns                ;
; 29.932 ns                               ; 49.66 MHz ( period = 20.136 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg9   ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.752 ns                 ; 9.820 ns                ;
; 29.932 ns                               ; 49.66 MHz ( period = 20.136 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg8   ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.752 ns                 ; 9.820 ns                ;
; 29.932 ns                               ; 49.66 MHz ( period = 20.136 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg7   ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.752 ns                 ; 9.820 ns                ;
; 29.932 ns                               ; 49.66 MHz ( period = 20.136 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg6   ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.752 ns                 ; 9.820 ns                ;
; 29.932 ns                               ; 49.66 MHz ( period = 20.136 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg5   ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.752 ns                 ; 9.820 ns                ;
; 29.932 ns                               ; 49.66 MHz ( period = 20.136 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg4   ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.752 ns                 ; 9.820 ns                ;
; 29.932 ns                               ; 49.66 MHz ( period = 20.136 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg3   ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.752 ns                 ; 9.820 ns                ;
; 29.932 ns                               ; 49.66 MHz ( period = 20.136 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg2   ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.752 ns                 ; 9.820 ns                ;
; 29.932 ns                               ; 49.66 MHz ( period = 20.136 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg1   ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.752 ns                 ; 9.820 ns                ;
; 29.932 ns                               ; 49.66 MHz ( period = 20.136 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg0   ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.752 ns                 ; 9.820 ns                ;
; 29.932 ns                               ; 49.66 MHz ( period = 20.136 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_we_reg         ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.752 ns                 ; 9.820 ns                ;
; 30.037 ns                               ; 50.19 MHz ( period = 19.926 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg10  ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.765 ns                 ; 9.728 ns                ;
; 30.037 ns                               ; 50.19 MHz ( period = 19.926 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg9   ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.765 ns                 ; 9.728 ns                ;
; 30.037 ns                               ; 50.19 MHz ( period = 19.926 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg8   ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.765 ns                 ; 9.728 ns                ;
; 30.037 ns                               ; 50.19 MHz ( period = 19.926 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg7   ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.765 ns                 ; 9.728 ns                ;
; 30.037 ns                               ; 50.19 MHz ( period = 19.926 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg6   ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.765 ns                 ; 9.728 ns                ;
; 30.037 ns                               ; 50.19 MHz ( period = 19.926 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg5   ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.765 ns                 ; 9.728 ns                ;
; 30.037 ns                               ; 50.19 MHz ( period = 19.926 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg4   ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.765 ns                 ; 9.728 ns                ;
; 30.037 ns                               ; 50.19 MHz ( period = 19.926 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg3   ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.765 ns                 ; 9.728 ns                ;
; 30.037 ns                               ; 50.19 MHz ( period = 19.926 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg2   ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.765 ns                 ; 9.728 ns                ;
; 30.037 ns                               ; 50.19 MHz ( period = 19.926 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg1   ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.765 ns                 ; 9.728 ns                ;
; 30.037 ns                               ; 50.19 MHz ( period = 19.926 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg0   ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.765 ns                 ; 9.728 ns                ;
; 30.037 ns                               ; 50.19 MHz ( period = 19.926 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_we_reg         ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.765 ns                 ; 9.728 ns                ;
; 30.097 ns                               ; 50.49 MHz ( period = 19.806 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a11~porta_address_reg10 ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.782 ns                 ; 9.685 ns                ;
; 30.097 ns                               ; 50.49 MHz ( period = 19.806 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a11~porta_address_reg9  ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.782 ns                 ; 9.685 ns                ;
; 30.097 ns                               ; 50.49 MHz ( period = 19.806 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a11~porta_address_reg8  ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.782 ns                 ; 9.685 ns                ;
; 30.097 ns                               ; 50.49 MHz ( period = 19.806 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a11~porta_address_reg7  ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.782 ns                 ; 9.685 ns                ;
; 30.097 ns                               ; 50.49 MHz ( period = 19.806 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a11~porta_address_reg6  ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.782 ns                 ; 9.685 ns                ;
; 30.097 ns                               ; 50.49 MHz ( period = 19.806 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a11~porta_address_reg5  ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.782 ns                 ; 9.685 ns                ;
; 30.097 ns                               ; 50.49 MHz ( period = 19.806 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a11~porta_address_reg4  ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.782 ns                 ; 9.685 ns                ;
; 30.097 ns                               ; 50.49 MHz ( period = 19.806 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a11~porta_address_reg3  ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.782 ns                 ; 9.685 ns                ;
; 30.097 ns                               ; 50.49 MHz ( period = 19.806 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a11~porta_address_reg2  ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.782 ns                 ; 9.685 ns                ;
; 30.097 ns                               ; 50.49 MHz ( period = 19.806 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a11~porta_address_reg1  ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.782 ns                 ; 9.685 ns                ;
; 30.097 ns                               ; 50.49 MHz ( period = 19.806 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a11~porta_address_reg0  ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.782 ns                 ; 9.685 ns                ;
; 30.097 ns                               ; 50.49 MHz ( period = 19.806 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a11~porta_we_reg        ; SCOMP:inst|AC[12] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.782 ns                 ; 9.685 ns                ;
; 30.129 ns                               ; 50.65 MHz ( period = 19.742 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg10  ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.773 ns                 ; 9.644 ns                ;
; 30.129 ns                               ; 50.65 MHz ( period = 19.742 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg9   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.773 ns                 ; 9.644 ns                ;
; 30.129 ns                               ; 50.65 MHz ( period = 19.742 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg8   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.773 ns                 ; 9.644 ns                ;
; 30.129 ns                               ; 50.65 MHz ( period = 19.742 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg7   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.773 ns                 ; 9.644 ns                ;
; 30.129 ns                               ; 50.65 MHz ( period = 19.742 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg6   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.773 ns                 ; 9.644 ns                ;
; 30.129 ns                               ; 50.65 MHz ( period = 19.742 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg5   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.773 ns                 ; 9.644 ns                ;
; 30.129 ns                               ; 50.65 MHz ( period = 19.742 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg4   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.773 ns                 ; 9.644 ns                ;
; 30.129 ns                               ; 50.65 MHz ( period = 19.742 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg3   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.773 ns                 ; 9.644 ns                ;
; 30.129 ns                               ; 50.65 MHz ( period = 19.742 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg2   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.773 ns                 ; 9.644 ns                ;
; 30.129 ns                               ; 50.65 MHz ( period = 19.742 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg1   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.773 ns                 ; 9.644 ns                ;
; 30.129 ns                               ; 50.65 MHz ( period = 19.742 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg0   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.773 ns                 ; 9.644 ns                ;
; 30.129 ns                               ; 50.65 MHz ( period = 19.742 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_we_reg         ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.773 ns                 ; 9.644 ns                ;
; 30.189 ns                               ; 50.96 MHz ( period = 19.622 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg10  ; SCOMP:inst|AC[8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.779 ns                 ; 9.590 ns                ;
; 30.189 ns                               ; 50.96 MHz ( period = 19.622 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg9   ; SCOMP:inst|AC[8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.779 ns                 ; 9.590 ns                ;
; 30.189 ns                               ; 50.96 MHz ( period = 19.622 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg8   ; SCOMP:inst|AC[8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.779 ns                 ; 9.590 ns                ;
; 30.189 ns                               ; 50.96 MHz ( period = 19.622 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg7   ; SCOMP:inst|AC[8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.779 ns                 ; 9.590 ns                ;
; 30.189 ns                               ; 50.96 MHz ( period = 19.622 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg6   ; SCOMP:inst|AC[8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.779 ns                 ; 9.590 ns                ;
; 30.189 ns                               ; 50.96 MHz ( period = 19.622 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg5   ; SCOMP:inst|AC[8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.779 ns                 ; 9.590 ns                ;
; 30.189 ns                               ; 50.96 MHz ( period = 19.622 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg4   ; SCOMP:inst|AC[8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.779 ns                 ; 9.590 ns                ;
; 30.189 ns                               ; 50.96 MHz ( period = 19.622 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg3   ; SCOMP:inst|AC[8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.779 ns                 ; 9.590 ns                ;
; 30.189 ns                               ; 50.96 MHz ( period = 19.622 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg2   ; SCOMP:inst|AC[8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.779 ns                 ; 9.590 ns                ;
; 30.189 ns                               ; 50.96 MHz ( period = 19.622 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg1   ; SCOMP:inst|AC[8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.779 ns                 ; 9.590 ns                ;
; 30.189 ns                               ; 50.96 MHz ( period = 19.622 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg0   ; SCOMP:inst|AC[8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.779 ns                 ; 9.590 ns                ;
; 30.189 ns                               ; 50.96 MHz ( period = 19.622 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_we_reg         ; SCOMP:inst|AC[8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.779 ns                 ; 9.590 ns                ;
; 30.284 ns                               ; 51.46 MHz ( period = 19.432 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg10  ; SCOMP:inst|AC[15] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.773 ns                 ; 9.489 ns                ;
; 30.284 ns                               ; 51.46 MHz ( period = 19.432 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg9   ; SCOMP:inst|AC[15] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.773 ns                 ; 9.489 ns                ;
; 30.284 ns                               ; 51.46 MHz ( period = 19.432 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg8   ; SCOMP:inst|AC[15] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.773 ns                 ; 9.489 ns                ;
; 30.284 ns                               ; 51.46 MHz ( period = 19.432 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg7   ; SCOMP:inst|AC[15] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.773 ns                 ; 9.489 ns                ;
; 30.284 ns                               ; 51.46 MHz ( period = 19.432 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg6   ; SCOMP:inst|AC[15] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.773 ns                 ; 9.489 ns                ;
; 30.284 ns                               ; 51.46 MHz ( period = 19.432 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg5   ; SCOMP:inst|AC[15] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.773 ns                 ; 9.489 ns                ;
; 30.284 ns                               ; 51.46 MHz ( period = 19.432 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg4   ; SCOMP:inst|AC[15] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.773 ns                 ; 9.489 ns                ;
; 30.284 ns                               ; 51.46 MHz ( period = 19.432 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg3   ; SCOMP:inst|AC[15] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.773 ns                 ; 9.489 ns                ;
; 30.284 ns                               ; 51.46 MHz ( period = 19.432 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg2   ; SCOMP:inst|AC[15] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.773 ns                 ; 9.489 ns                ;
; 30.284 ns                               ; 51.46 MHz ( period = 19.432 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg1   ; SCOMP:inst|AC[15] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.773 ns                 ; 9.489 ns                ;
; 30.284 ns                               ; 51.46 MHz ( period = 19.432 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg0   ; SCOMP:inst|AC[15] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.773 ns                 ; 9.489 ns                ;
; 30.284 ns                               ; 51.46 MHz ( period = 19.432 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_we_reg         ; SCOMP:inst|AC[15] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.773 ns                 ; 9.489 ns                ;
; 30.297 ns                               ; 51.53 MHz ( period = 19.406 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg10  ; SCOMP:inst|AC[7]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.780 ns                 ; 9.483 ns                ;
; 30.297 ns                               ; 51.53 MHz ( period = 19.406 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg9   ; SCOMP:inst|AC[7]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.780 ns                 ; 9.483 ns                ;
; 30.297 ns                               ; 51.53 MHz ( period = 19.406 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg8   ; SCOMP:inst|AC[7]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.780 ns                 ; 9.483 ns                ;
; 30.297 ns                               ; 51.53 MHz ( period = 19.406 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg7   ; SCOMP:inst|AC[7]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.780 ns                 ; 9.483 ns                ;
; 30.297 ns                               ; 51.53 MHz ( period = 19.406 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg6   ; SCOMP:inst|AC[7]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.780 ns                 ; 9.483 ns                ;
; 30.297 ns                               ; 51.53 MHz ( period = 19.406 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg5   ; SCOMP:inst|AC[7]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.780 ns                 ; 9.483 ns                ;
; 30.297 ns                               ; 51.53 MHz ( period = 19.406 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg4   ; SCOMP:inst|AC[7]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.780 ns                 ; 9.483 ns                ;
; 30.297 ns                               ; 51.53 MHz ( period = 19.406 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg3   ; SCOMP:inst|AC[7]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.780 ns                 ; 9.483 ns                ;
; 30.297 ns                               ; 51.53 MHz ( period = 19.406 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg2   ; SCOMP:inst|AC[7]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.780 ns                 ; 9.483 ns                ;
; 30.297 ns                               ; 51.53 MHz ( period = 19.406 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg1   ; SCOMP:inst|AC[7]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.780 ns                 ; 9.483 ns                ;
; 30.297 ns                               ; 51.53 MHz ( period = 19.406 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg0   ; SCOMP:inst|AC[7]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.780 ns                 ; 9.483 ns                ;
; 30.297 ns                               ; 51.53 MHz ( period = 19.406 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_we_reg         ; SCOMP:inst|AC[7]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.780 ns                 ; 9.483 ns                ;
; 30.304 ns                               ; 51.57 MHz ( period = 19.392 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a11~porta_address_reg10 ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.769 ns                 ; 9.465 ns                ;
; 30.304 ns                               ; 51.57 MHz ( period = 19.392 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a11~porta_address_reg9  ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.769 ns                 ; 9.465 ns                ;
; 30.304 ns                               ; 51.57 MHz ( period = 19.392 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a11~porta_address_reg8  ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.769 ns                 ; 9.465 ns                ;
; 30.304 ns                               ; 51.57 MHz ( period = 19.392 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a11~porta_address_reg7  ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.769 ns                 ; 9.465 ns                ;
; 30.304 ns                               ; 51.57 MHz ( period = 19.392 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a11~porta_address_reg6  ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.769 ns                 ; 9.465 ns                ;
; 30.304 ns                               ; 51.57 MHz ( period = 19.392 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a11~porta_address_reg5  ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.769 ns                 ; 9.465 ns                ;
; 30.304 ns                               ; 51.57 MHz ( period = 19.392 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a11~porta_address_reg4  ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.769 ns                 ; 9.465 ns                ;
; 30.304 ns                               ; 51.57 MHz ( period = 19.392 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a11~porta_address_reg3  ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.769 ns                 ; 9.465 ns                ;
; 30.304 ns                               ; 51.57 MHz ( period = 19.392 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a11~porta_address_reg2  ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.769 ns                 ; 9.465 ns                ;
; 30.304 ns                               ; 51.57 MHz ( period = 19.392 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a11~porta_address_reg1  ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.769 ns                 ; 9.465 ns                ;
; 30.304 ns                               ; 51.57 MHz ( period = 19.392 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a11~porta_address_reg0  ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.769 ns                 ; 9.465 ns                ;
; 30.304 ns                               ; 51.57 MHz ( period = 19.392 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a11~porta_we_reg        ; SCOMP:inst|AC[11] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.769 ns                 ; 9.465 ns                ;
; 30.309 ns                               ; 51.59 MHz ( period = 19.382 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg10  ; SCOMP:inst|AC[9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.771 ns                 ; 9.462 ns                ;
; 30.309 ns                               ; 51.59 MHz ( period = 19.382 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg9   ; SCOMP:inst|AC[9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.771 ns                 ; 9.462 ns                ;
; 30.309 ns                               ; 51.59 MHz ( period = 19.382 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg8   ; SCOMP:inst|AC[9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.771 ns                 ; 9.462 ns                ;
; 30.309 ns                               ; 51.59 MHz ( period = 19.382 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg7   ; SCOMP:inst|AC[9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.771 ns                 ; 9.462 ns                ;
; 30.309 ns                               ; 51.59 MHz ( period = 19.382 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg6   ; SCOMP:inst|AC[9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.771 ns                 ; 9.462 ns                ;
; 30.309 ns                               ; 51.59 MHz ( period = 19.382 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg5   ; SCOMP:inst|AC[9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.771 ns                 ; 9.462 ns                ;
; 30.309 ns                               ; 51.59 MHz ( period = 19.382 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg4   ; SCOMP:inst|AC[9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.771 ns                 ; 9.462 ns                ;
; 30.309 ns                               ; 51.59 MHz ( period = 19.382 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg3   ; SCOMP:inst|AC[9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.771 ns                 ; 9.462 ns                ;
; 30.309 ns                               ; 51.59 MHz ( period = 19.382 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg2   ; SCOMP:inst|AC[9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.771 ns                 ; 9.462 ns                ;
; 30.309 ns                               ; 51.59 MHz ( period = 19.382 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg1   ; SCOMP:inst|AC[9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.771 ns                 ; 9.462 ns                ;
; 30.309 ns                               ; 51.59 MHz ( period = 19.382 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg0   ; SCOMP:inst|AC[9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.771 ns                 ; 9.462 ns                ;
; 30.309 ns                               ; 51.59 MHz ( period = 19.382 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_we_reg         ; SCOMP:inst|AC[9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.771 ns                 ; 9.462 ns                ;
; 30.331 ns                               ; 51.71 MHz ( period = 19.338 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg10  ; SCOMP:inst|AC[13] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.773 ns                 ; 9.442 ns                ;
; 30.331 ns                               ; 51.71 MHz ( period = 19.338 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg9   ; SCOMP:inst|AC[13] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.773 ns                 ; 9.442 ns                ;
; 30.331 ns                               ; 51.71 MHz ( period = 19.338 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg8   ; SCOMP:inst|AC[13] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.773 ns                 ; 9.442 ns                ;
; 30.331 ns                               ; 51.71 MHz ( period = 19.338 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg7   ; SCOMP:inst|AC[13] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.773 ns                 ; 9.442 ns                ;
; 30.331 ns                               ; 51.71 MHz ( period = 19.338 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg6   ; SCOMP:inst|AC[13] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.773 ns                 ; 9.442 ns                ;
; 30.331 ns                               ; 51.71 MHz ( period = 19.338 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg5   ; SCOMP:inst|AC[13] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.773 ns                 ; 9.442 ns                ;
; 30.331 ns                               ; 51.71 MHz ( period = 19.338 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg4   ; SCOMP:inst|AC[13] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.773 ns                 ; 9.442 ns                ;
; 30.331 ns                               ; 51.71 MHz ( period = 19.338 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg3   ; SCOMP:inst|AC[13] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.773 ns                 ; 9.442 ns                ;
; 30.331 ns                               ; 51.71 MHz ( period = 19.338 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg2   ; SCOMP:inst|AC[13] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.773 ns                 ; 9.442 ns                ;
; 30.331 ns                               ; 51.71 MHz ( period = 19.338 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg1   ; SCOMP:inst|AC[13] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.773 ns                 ; 9.442 ns                ;
; 30.331 ns                               ; 51.71 MHz ( period = 19.338 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg0   ; SCOMP:inst|AC[13] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.773 ns                 ; 9.442 ns                ;
; 30.331 ns                               ; 51.71 MHz ( period = 19.338 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_we_reg         ; SCOMP:inst|AC[13] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.773 ns                 ; 9.442 ns                ;
; 30.474 ns                               ; 52.49 MHz ( period = 19.052 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg10  ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.769 ns                 ; 9.295 ns                ;
; 30.474 ns                               ; 52.49 MHz ( period = 19.052 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg9   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.769 ns                 ; 9.295 ns                ;
; 30.474 ns                               ; 52.49 MHz ( period = 19.052 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg8   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.769 ns                 ; 9.295 ns                ;
; 30.474 ns                               ; 52.49 MHz ( period = 19.052 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg7   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.769 ns                 ; 9.295 ns                ;
; 30.474 ns                               ; 52.49 MHz ( period = 19.052 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg6   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.769 ns                 ; 9.295 ns                ;
; 30.474 ns                               ; 52.49 MHz ( period = 19.052 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg5   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.769 ns                 ; 9.295 ns                ;
; 30.474 ns                               ; 52.49 MHz ( period = 19.052 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg4   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.769 ns                 ; 9.295 ns                ;
; 30.474 ns                               ; 52.49 MHz ( period = 19.052 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg3   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.769 ns                 ; 9.295 ns                ;
; 30.474 ns                               ; 52.49 MHz ( period = 19.052 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg2   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.769 ns                 ; 9.295 ns                ;
; 30.474 ns                               ; 52.49 MHz ( period = 19.052 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg1   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.769 ns                 ; 9.295 ns                ;
; 30.474 ns                               ; 52.49 MHz ( period = 19.052 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg0   ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.769 ns                 ; 9.295 ns                ;
; 30.474 ns                               ; 52.49 MHz ( period = 19.052 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_we_reg         ; SCOMP:inst|AC[10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.769 ns                 ; 9.295 ns                ;
; 30.522 ns                               ; 52.75 MHz ( period = 18.956 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg10  ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.764 ns                 ; 9.242 ns                ;
; 30.522 ns                               ; 52.75 MHz ( period = 18.956 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg9   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.764 ns                 ; 9.242 ns                ;
; 30.522 ns                               ; 52.75 MHz ( period = 18.956 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg8   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.764 ns                 ; 9.242 ns                ;
; 30.522 ns                               ; 52.75 MHz ( period = 18.956 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg7   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.764 ns                 ; 9.242 ns                ;
; 30.522 ns                               ; 52.75 MHz ( period = 18.956 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg6   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.764 ns                 ; 9.242 ns                ;
; 30.522 ns                               ; 52.75 MHz ( period = 18.956 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg5   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.764 ns                 ; 9.242 ns                ;
; 30.522 ns                               ; 52.75 MHz ( period = 18.956 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg4   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.764 ns                 ; 9.242 ns                ;
; 30.522 ns                               ; 52.75 MHz ( period = 18.956 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg3   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.764 ns                 ; 9.242 ns                ;
; 30.522 ns                               ; 52.75 MHz ( period = 18.956 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg2   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.764 ns                 ; 9.242 ns                ;
; 30.522 ns                               ; 52.75 MHz ( period = 18.956 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg1   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.764 ns                 ; 9.242 ns                ;
; 30.522 ns                               ; 52.75 MHz ( period = 18.956 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_address_reg0   ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.764 ns                 ; 9.242 ns                ;
; 30.522 ns                               ; 52.75 MHz ( period = 18.956 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a8~porta_we_reg         ; SCOMP:inst|AC[14] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.764 ns                 ; 9.242 ns                ;
; 30.542 ns                               ; 52.87 MHz ( period = 18.916 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg10  ; SCOMP:inst|AC[0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.760 ns                 ; 9.218 ns                ;
; 30.542 ns                               ; 52.87 MHz ( period = 18.916 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg9   ; SCOMP:inst|AC[0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.760 ns                 ; 9.218 ns                ;
; 30.542 ns                               ; 52.87 MHz ( period = 18.916 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg8   ; SCOMP:inst|AC[0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.760 ns                 ; 9.218 ns                ;
; 30.542 ns                               ; 52.87 MHz ( period = 18.916 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg7   ; SCOMP:inst|AC[0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.760 ns                 ; 9.218 ns                ;
; 30.542 ns                               ; 52.87 MHz ( period = 18.916 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg6   ; SCOMP:inst|AC[0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.760 ns                 ; 9.218 ns                ;
; 30.542 ns                               ; 52.87 MHz ( period = 18.916 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg5   ; SCOMP:inst|AC[0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.760 ns                 ; 9.218 ns                ;
; 30.542 ns                               ; 52.87 MHz ( period = 18.916 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg4   ; SCOMP:inst|AC[0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.760 ns                 ; 9.218 ns                ;
; 30.542 ns                               ; 52.87 MHz ( period = 18.916 ns )                    ; SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a0~porta_address_reg3   ; SCOMP:inst|AC[0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 40.000 ns                   ; 39.760 ns                 ; 9.218 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                               ;                   ;                                             ;                                             ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------+-------------------+---------------------------------------------+---------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'altpll0:inst1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+----------------------------+---------------------------------------------+---------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                ; To                         ; From Clock                                  ; To Clock                                    ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------+---------------------------------------------+---------------------------------------------+----------------------------+----------------------------+--------------------------+
; -2.678 ns                               ; SCOMP:inst|AC[15]                                   ; SRAM:inst12|SRAM_ADDR[15]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.222 ns                   ; 0.544 ns                 ;
; -2.458 ns                               ; SCOMP:inst|AC[0]                                    ; SRAM:inst12|SRAM_ADDR[0]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.215 ns                   ; 0.757 ns                 ;
; -2.419 ns                               ; SCOMP:inst|IO_WRITE_INT                             ; SRAM:inst12|SRAM_ADDR[9]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.222 ns                   ; 0.803 ns                 ;
; -2.388 ns                               ; SCOMP:inst|AC[10]                                   ; SRAM:inst12|SRAM_ADDR[10]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.221 ns                   ; 0.833 ns                 ;
; -2.359 ns                               ; SCOMP:inst|AC[14]                                   ; SRAM:inst12|SRAM_ADDR[14]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.222 ns                   ; 0.863 ns                 ;
; -2.342 ns                               ; SCOMP:inst|AC[2]                                    ; SRAM:inst12|SRAM_ADDR[2]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.221 ns                   ; 0.879 ns                 ;
; -2.191 ns                               ; SCOMP:inst|AC[6]                                    ; SRAM:inst12|SRAM_ADDR[6]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.228 ns                   ; 1.037 ns                 ;
; -2.121 ns                               ; SCOMP:inst|AC[1]                                    ; SRAM:inst12|SRAM_ADDR[17]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.213 ns                   ; 1.092 ns                 ;
; -2.120 ns                               ; SCOMP:inst|AC[3]                                    ; SRAM:inst12|SRAM_ADDR[3]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.229 ns                   ; 1.109 ns                 ;
; -2.118 ns                               ; SCOMP:inst|AC[5]                                    ; SRAM:inst12|SRAM_ADDR[5]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.217 ns                   ; 1.099 ns                 ;
; -2.096 ns                               ; SCOMP:inst|IO_WRITE_INT                             ; SRAM:inst12|SRAM_ADDR[15]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.221 ns                   ; 1.125 ns                 ;
; -2.094 ns                               ; SCOMP:inst|IO_WRITE_INT                             ; SRAM:inst12|SRAM_ADDR[14]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.221 ns                   ; 1.127 ns                 ;
; -1.992 ns                               ; SCOMP:inst|AC[9]                                    ; SRAM:inst12|SRAM_ADDR[9]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.216 ns                   ; 1.224 ns                 ;
; -1.910 ns                               ; SCOMP:inst|AC[0]                                    ; SRAM:inst12|SRAM_ADDR[16]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.215 ns                   ; 1.305 ns                 ;
; -1.898 ns                               ; SCOMP:inst|AC[12]                                   ; SRAM:inst12|SRAM_ADDR[12]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.215 ns                   ; 1.317 ns                 ;
; -1.840 ns                               ; SCOMP:inst|AC[4]                                    ; SRAM:inst12|SRAM_ADDR[4]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.216 ns                   ; 1.376 ns                 ;
; -1.830 ns                               ; SCOMP:inst|AC[8]                                    ; SRAM:inst12|SRAM_ADDR[8]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.211 ns                   ; 1.381 ns                 ;
; -1.767 ns                               ; SCOMP:inst|IO_WRITE_INT                             ; SRAM:inst12|SRAM_ADDR[0]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.215 ns                   ; 1.448 ns                 ;
; -1.767 ns                               ; SCOMP:inst|IO_WRITE_INT                             ; SRAM:inst12|SRAM_ADDR[12]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.215 ns                   ; 1.448 ns                 ;
; -1.763 ns                               ; SCOMP:inst|IO_WRITE_INT                             ; SRAM:inst12|SRAM_ADDR[13]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.215 ns                   ; 1.452 ns                 ;
; -1.762 ns                               ; SCOMP:inst|IO_WRITE_INT                             ; SRAM:inst12|SRAM_ADDR[11]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.215 ns                   ; 1.453 ns                 ;
; -1.678 ns                               ; SCOMP:inst|AC[11]                                   ; SRAM:inst12|SRAM_ADDR[11]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.228 ns                   ; 1.550 ns                 ;
; -1.632 ns                               ; SCOMP:inst|IO_WRITE_INT                             ; SRAM:inst12|SRAM_ADDR[7]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.216 ns                   ; 1.584 ns                 ;
; -1.629 ns                               ; SCOMP:inst|IO_WRITE_INT                             ; SRAM:inst12|SRAM_ADDR[6]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.216 ns                   ; 1.587 ns                 ;
; -1.609 ns                               ; SCOMP:inst|IO_WRITE_INT                             ; SRAM:inst12|SRAM_ADDR[4]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.216 ns                   ; 1.607 ns                 ;
; -1.608 ns                               ; SCOMP:inst|IO_WRITE_INT                             ; SRAM:inst12|SRAM_ADDR[5]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.216 ns                   ; 1.608 ns                 ;
; -1.605 ns                               ; SCOMP:inst|IO_WRITE_INT                             ; SRAM:inst12|SRAM_ADDR[8]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.216 ns                   ; 1.611 ns                 ;
; -1.604 ns                               ; SCOMP:inst|IO_WRITE_INT                             ; SRAM:inst12|SRAM_ADDR[2]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.216 ns                   ; 1.612 ns                 ;
; -1.604 ns                               ; SCOMP:inst|IO_WRITE_INT                             ; SRAM:inst12|SRAM_ADDR[3]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.216 ns                   ; 1.612 ns                 ;
; -1.603 ns                               ; SCOMP:inst|IO_WRITE_INT                             ; SRAM:inst12|SRAM_ADDR[10]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.216 ns                   ; 1.613 ns                 ;
; -1.592 ns                               ; SCOMP:inst|AC[7]                                    ; SRAM:inst12|SRAM_ADDR[7]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.210 ns                   ; 1.618 ns                 ;
; -1.592 ns                               ; SCOMP:inst|IO_WRITE_INT                             ; SRAM:inst12|SRAM_ADDR[17]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.215 ns                   ; 1.623 ns                 ;
; -1.573 ns                               ; SCOMP:inst|AC[1]                                    ; SRAM:inst12|SRAM_ADDR[1]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.213 ns                   ; 1.640 ns                 ;
; -1.297 ns                               ; SCOMP:inst|AC[13]                                   ; SRAM:inst12|SRAM_ADDR[13]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.216 ns                   ; 1.919 ns                 ;
; -1.219 ns                               ; SCOMP:inst|IO_WRITE_INT                             ; SRAM:inst12|SRAM_ADDR[16]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.215 ns                   ; 1.996 ns                 ;
; -1.044 ns                               ; SCOMP:inst|IO_WRITE_INT                             ; SRAM:inst12|SRAM_ADDR[1]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.215 ns                   ; 2.171 ns                 ;
; -0.819 ns                               ; SCOMP:inst|IR[0]                                    ; SRAM:inst12|SRAM_ADDR[0]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.208 ns                   ; 2.389 ns                 ;
; -0.819 ns                               ; SCOMP:inst|IR[0]                                    ; SRAM:inst12|SRAM_ADDR[1]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.208 ns                   ; 2.389 ns                 ;
; -0.819 ns                               ; SCOMP:inst|IR[0]                                    ; SRAM:inst12|SRAM_ADDR[11]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.208 ns                   ; 2.389 ns                 ;
; -0.819 ns                               ; SCOMP:inst|IR[0]                                    ; SRAM:inst12|SRAM_ADDR[12]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.208 ns                   ; 2.389 ns                 ;
; -0.819 ns                               ; SCOMP:inst|IR[0]                                    ; SRAM:inst12|SRAM_ADDR[13]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.208 ns                   ; 2.389 ns                 ;
; -0.806 ns                               ; SCOMP:inst|IR[0]                                    ; SRAM:inst12|SRAM_ADDR[16]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.208 ns                   ; 2.402 ns                 ;
; -0.806 ns                               ; SCOMP:inst|IR[0]                                    ; SRAM:inst12|SRAM_ADDR[17]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.208 ns                   ; 2.402 ns                 ;
; -0.629 ns                               ; SCOMP:inst|IR[0]                                    ; SRAM:inst12|SRAM_ADDR[2]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.209 ns                   ; 2.580 ns                 ;
; -0.629 ns                               ; SCOMP:inst|IR[0]                                    ; SRAM:inst12|SRAM_ADDR[3]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.209 ns                   ; 2.580 ns                 ;
; -0.629 ns                               ; SCOMP:inst|IR[0]                                    ; SRAM:inst12|SRAM_ADDR[4]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.209 ns                   ; 2.580 ns                 ;
; -0.629 ns                               ; SCOMP:inst|IR[0]                                    ; SRAM:inst12|SRAM_ADDR[5]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.209 ns                   ; 2.580 ns                 ;
; -0.629 ns                               ; SCOMP:inst|IR[0]                                    ; SRAM:inst12|SRAM_ADDR[6]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.209 ns                   ; 2.580 ns                 ;
; -0.629 ns                               ; SCOMP:inst|IR[0]                                    ; SRAM:inst12|SRAM_ADDR[7]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.209 ns                   ; 2.580 ns                 ;
; -0.629 ns                               ; SCOMP:inst|IR[0]                                    ; SRAM:inst12|SRAM_ADDR[8]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.209 ns                   ; 2.580 ns                 ;
; -0.629 ns                               ; SCOMP:inst|IR[0]                                    ; SRAM:inst12|SRAM_ADDR[10]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.209 ns                   ; 2.580 ns                 ;
; -0.215 ns                               ; SCOMP:inst|IR[7]                                    ; SRAM:inst12|SRAM_ADDR[16]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.209 ns                   ; 2.994 ns                 ;
; -0.215 ns                               ; SCOMP:inst|IR[7]                                    ; SRAM:inst12|SRAM_ADDR[17]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.209 ns                   ; 2.994 ns                 ;
; -0.205 ns                               ; SCOMP:inst|IR[7]                                    ; SRAM:inst12|SRAM_ADDR[0]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.209 ns                   ; 3.004 ns                 ;
; -0.205 ns                               ; SCOMP:inst|IR[7]                                    ; SRAM:inst12|SRAM_ADDR[1]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.209 ns                   ; 3.004 ns                 ;
; -0.205 ns                               ; SCOMP:inst|IR[7]                                    ; SRAM:inst12|SRAM_ADDR[11]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.209 ns                   ; 3.004 ns                 ;
; -0.205 ns                               ; SCOMP:inst|IR[7]                                    ; SRAM:inst12|SRAM_ADDR[12]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.209 ns                   ; 3.004 ns                 ;
; -0.205 ns                               ; SCOMP:inst|IR[7]                                    ; SRAM:inst12|SRAM_ADDR[13]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.209 ns                   ; 3.004 ns                 ;
; -0.160 ns                               ; SCOMP:inst|IR[0]                                    ; SRAM:inst12|SRAM_ADDR[14]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.214 ns                   ; 3.054 ns                 ;
; -0.160 ns                               ; SCOMP:inst|IR[0]                                    ; SRAM:inst12|SRAM_ADDR[15]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.214 ns                   ; 3.054 ns                 ;
; -0.156 ns                               ; SCOMP:inst|IR[0]                                    ; SRAM:inst12|SRAM_ADDR[9]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.215 ns                   ; 3.059 ns                 ;
; -0.015 ns                               ; SCOMP:inst|IR[7]                                    ; SRAM:inst12|SRAM_ADDR[2]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.210 ns                   ; 3.195 ns                 ;
; -0.015 ns                               ; SCOMP:inst|IR[7]                                    ; SRAM:inst12|SRAM_ADDR[3]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.210 ns                   ; 3.195 ns                 ;
; -0.015 ns                               ; SCOMP:inst|IR[7]                                    ; SRAM:inst12|SRAM_ADDR[4]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.210 ns                   ; 3.195 ns                 ;
; -0.015 ns                               ; SCOMP:inst|IR[7]                                    ; SRAM:inst12|SRAM_ADDR[5]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.210 ns                   ; 3.195 ns                 ;
; -0.015 ns                               ; SCOMP:inst|IR[7]                                    ; SRAM:inst12|SRAM_ADDR[6]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.210 ns                   ; 3.195 ns                 ;
; -0.015 ns                               ; SCOMP:inst|IR[7]                                    ; SRAM:inst12|SRAM_ADDR[7]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.210 ns                   ; 3.195 ns                 ;
; -0.015 ns                               ; SCOMP:inst|IR[7]                                    ; SRAM:inst12|SRAM_ADDR[8]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.210 ns                   ; 3.195 ns                 ;
; -0.015 ns                               ; SCOMP:inst|IR[7]                                    ; SRAM:inst12|SRAM_ADDR[10]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.210 ns                   ; 3.195 ns                 ;
; 0.188 ns                                ; SCOMP:inst|IR[6]                                    ; SRAM:inst12|SRAM_ADDR[16]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.227 ns                   ; 3.415 ns                 ;
; 0.188 ns                                ; SCOMP:inst|IR[6]                                    ; SRAM:inst12|SRAM_ADDR[17]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.227 ns                   ; 3.415 ns                 ;
; 0.198 ns                                ; SCOMP:inst|IR[6]                                    ; SRAM:inst12|SRAM_ADDR[0]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.227 ns                   ; 3.425 ns                 ;
; 0.198 ns                                ; SCOMP:inst|IR[6]                                    ; SRAM:inst12|SRAM_ADDR[1]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.227 ns                   ; 3.425 ns                 ;
; 0.198 ns                                ; SCOMP:inst|IR[6]                                    ; SRAM:inst12|SRAM_ADDR[11]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.227 ns                   ; 3.425 ns                 ;
; 0.198 ns                                ; SCOMP:inst|IR[6]                                    ; SRAM:inst12|SRAM_ADDR[12]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.227 ns                   ; 3.425 ns                 ;
; 0.198 ns                                ; SCOMP:inst|IR[6]                                    ; SRAM:inst12|SRAM_ADDR[13]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.227 ns                   ; 3.425 ns                 ;
; 0.388 ns                                ; SCOMP:inst|IR[6]                                    ; SRAM:inst12|SRAM_ADDR[2]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.228 ns                   ; 3.616 ns                 ;
; 0.388 ns                                ; SCOMP:inst|IR[6]                                    ; SRAM:inst12|SRAM_ADDR[3]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.228 ns                   ; 3.616 ns                 ;
; 0.388 ns                                ; SCOMP:inst|IR[6]                                    ; SRAM:inst12|SRAM_ADDR[4]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.228 ns                   ; 3.616 ns                 ;
; 0.388 ns                                ; SCOMP:inst|IR[6]                                    ; SRAM:inst12|SRAM_ADDR[5]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.228 ns                   ; 3.616 ns                 ;
; 0.388 ns                                ; SCOMP:inst|IR[6]                                    ; SRAM:inst12|SRAM_ADDR[6]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.228 ns                   ; 3.616 ns                 ;
; 0.388 ns                                ; SCOMP:inst|IR[6]                                    ; SRAM:inst12|SRAM_ADDR[7]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.228 ns                   ; 3.616 ns                 ;
; 0.388 ns                                ; SCOMP:inst|IR[6]                                    ; SRAM:inst12|SRAM_ADDR[8]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.228 ns                   ; 3.616 ns                 ;
; 0.388 ns                                ; SCOMP:inst|IR[6]                                    ; SRAM:inst12|SRAM_ADDR[10]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.228 ns                   ; 3.616 ns                 ;
; 0.391 ns                                ; SCOMP:inst|IO_WRITE_INT                             ; SCOMP:inst|IO_WRITE_INT    ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SCOMP:inst|MW                                       ; SCOMP:inst|MW              ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.454 ns                                ; SCOMP:inst|IR[7]                                    ; SRAM:inst12|SRAM_ADDR[14]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.215 ns                   ; 3.669 ns                 ;
; 0.454 ns                                ; SCOMP:inst|IR[7]                                    ; SRAM:inst12|SRAM_ADDR[15]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.215 ns                   ; 3.669 ns                 ;
; 0.458 ns                                ; SCOMP:inst|IR[7]                                    ; SRAM:inst12|SRAM_ADDR[9]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.216 ns                   ; 3.674 ns                 ;
; 0.476 ns                                ; SCOMP:inst|IR[5]                                    ; SRAM:inst12|SRAM_ADDR[16]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.200 ns                   ; 3.676 ns                 ;
; 0.476 ns                                ; SCOMP:inst|IR[5]                                    ; SRAM:inst12|SRAM_ADDR[17]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.200 ns                   ; 3.676 ns                 ;
; 0.486 ns                                ; SCOMP:inst|IR[5]                                    ; SRAM:inst12|SRAM_ADDR[0]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.200 ns                   ; 3.686 ns                 ;
; 0.486 ns                                ; SCOMP:inst|IR[5]                                    ; SRAM:inst12|SRAM_ADDR[1]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.200 ns                   ; 3.686 ns                 ;
; 0.486 ns                                ; SCOMP:inst|IR[5]                                    ; SRAM:inst12|SRAM_ADDR[11]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.200 ns                   ; 3.686 ns                 ;
; 0.486 ns                                ; SCOMP:inst|IR[5]                                    ; SRAM:inst12|SRAM_ADDR[12]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.200 ns                   ; 3.686 ns                 ;
; 0.486 ns                                ; SCOMP:inst|IR[5]                                    ; SRAM:inst12|SRAM_ADDR[13]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.200 ns                   ; 3.686 ns                 ;
; 0.527 ns                                ; SCOMP:inst|PC_STACK[7][0]                           ; SCOMP:inst|PC_STACK[8][0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.530 ns                                ; SCOMP:inst|PC_STACK[2][4]                           ; SCOMP:inst|PC_STACK[3][4]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; SCOMP:inst|PC[10]                                   ; SCOMP:inst|PC_STACK[0][10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.532 ns                                ; SCOMP:inst|PC_STACK[9][6]                           ; SCOMP:inst|PC_STACK[8][6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.532 ns                                ; SCOMP:inst|PC_STACK[3][1]                           ; SCOMP:inst|PC_STACK[2][1]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.533 ns                                ; SCOMP:inst|PC_STACK[8][7]                           ; SCOMP:inst|PC_STACK[9][7]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.533 ns                                ; SCOMP:inst|PC_STACK[5][9]                           ; SCOMP:inst|PC_STACK[4][9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.533 ns                                ; SCOMP:inst|PC_STACK[3][3]                           ; SCOMP:inst|PC_STACK[4][3]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.534 ns                                ; SCOMP:inst|PC_STACK[8][6]                           ; SCOMP:inst|PC_STACK[9][6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.534 ns                                ; SCOMP:inst|PC_STACK[6][10]                          ; SCOMP:inst|PC_STACK[7][10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.534 ns                                ; SCOMP:inst|PC_STACK[6][4]                           ; SCOMP:inst|PC_STACK[5][4]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.534 ns                                ; SCOMP:inst|PC_STACK[4][2]                           ; SCOMP:inst|PC_STACK[5][2]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.534 ns                                ; SCOMP:inst|PC_STACK[2][10]                          ; SCOMP:inst|PC_STACK[3][10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.534 ns                                ; SCOMP:inst|PC_STACK[1][4]                           ; SCOMP:inst|PC_STACK[2][4]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.534 ns                                ; SCOMP:inst|PC_STACK[0][5]                           ; SCOMP:inst|PC_STACK[1][5]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.534 ns                                ; SCOMP:inst|PC_STACK[2][4]                           ; SCOMP:inst|PC_STACK[1][4]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.535 ns                                ; SCOMP:inst|PC_STACK[4][5]                           ; SCOMP:inst|PC_STACK[5][5]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.535 ns                                ; SCOMP:inst|PC_STACK[6][1]                           ; SCOMP:inst|PC_STACK[5][1]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.535 ns                                ; SCOMP:inst|PC_STACK[4][5]                           ; SCOMP:inst|PC_STACK[3][5]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.536 ns                                ; SCOMP:inst|PC[4]                                    ; SCOMP:inst|PC_STACK[0][4]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.537 ns                                ; SCOMP:inst|PC_STACK[8][3]                           ; SCOMP:inst|PC_STACK[9][3]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.537 ns                                ; SCOMP:inst|PC_STACK[7][7]                           ; SCOMP:inst|PC_STACK[8][7]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.537 ns                                ; SCOMP:inst|PC_STACK[8][2]                           ; SCOMP:inst|PC_STACK[7][2]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.537 ns                                ; SCOMP:inst|PC_STACK[3][7]                           ; SCOMP:inst|PC_STACK[4][7]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.537 ns                                ; SCOMP:inst|PC_STACK[3][7]                           ; SCOMP:inst|PC_STACK[2][7]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.537 ns                                ; SCOMP:inst|PC_STACK[2][10]                          ; SCOMP:inst|PC_STACK[1][10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.538 ns                                ; SCOMP:inst|PC_STACK[8][4]                           ; SCOMP:inst|PC_STACK[7][4]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.538 ns                                ; SCOMP:inst|PC_STACK[5][1]                           ; SCOMP:inst|PC_STACK[6][1]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.538 ns                                ; SCOMP:inst|PC_STACK[2][7]                           ; SCOMP:inst|PC_STACK[3][7]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.538 ns                                ; SCOMP:inst|PC_STACK[2][8]                           ; SCOMP:inst|PC_STACK[1][8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.539 ns                                ; SCOMP:inst|PC_STACK[6][9]                           ; SCOMP:inst|PC_STACK[7][9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.539 ns                                ; SCOMP:inst|PC_STACK[3][10]                          ; SCOMP:inst|PC_STACK[4][10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.539 ns                                ; SCOMP:inst|PC_STACK[3][10]                          ; SCOMP:inst|PC_STACK[2][10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.539 ns                                ; SCOMP:inst|PC_STACK[0][7]                           ; SCOMP:inst|PC_STACK[1][7]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.539 ns                                ; SCOMP:inst|PC_STACK[0][3]                           ; SCOMP:inst|PC[3]           ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.540 ns                                ; SCOMP:inst|PC_STACK[8][1]                           ; SCOMP:inst|PC_STACK[9][1]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.540 ns                                ; SCOMP:inst|PC_STACK[7][9]                           ; SCOMP:inst|PC_STACK[8][9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.540 ns                                ; SCOMP:inst|PC_STACK[1][7]                           ; SCOMP:inst|PC_STACK[0][7]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.541 ns                                ; SCOMP:inst|PC_STACK[4][10]                          ; SCOMP:inst|PC_STACK[5][10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.541 ns                                ; SCOMP:inst|PC_STACK[6][3]                           ; SCOMP:inst|PC_STACK[5][3]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.541 ns                                ; SCOMP:inst|PC_STACK[4][3]                           ; SCOMP:inst|PC_STACK[3][3]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.541 ns                                ; SCOMP:inst|PC_STACK[2][0]                           ; SCOMP:inst|PC_STACK[3][0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.541 ns                                ; SCOMP:inst|PC_STACK[0][0]                           ; SCOMP:inst|PC_STACK[1][0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.542 ns                                ; SCOMP:inst|PC_STACK[5][3]                           ; SCOMP:inst|PC_STACK[6][3]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.542 ns                                ; SCOMP:inst|PC[6]                                    ; SCOMP:inst|PC_STACK[0][6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.547 ns                                ; SCOMP:inst|STATE.EX_IN                              ; SCOMP:inst|STATE.EX_IN2    ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.563 ns                 ;
; 0.551 ns                                ; SCOMP:inst|PC[3]                                    ; SCOMP:inst|PC_STACK[0][3]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.567 ns                 ;
; 0.611 ns                                ; SCOMP:inst|IR[13]                                   ; SCOMP:inst|STATE.EX_OR     ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.627 ns                 ;
; 0.612 ns                                ; SCOMP:inst|IR[13]                                   ; SCOMP:inst|STATE.EX_ISTORE ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.628 ns                 ;
; 0.612 ns                                ; SCOMP:inst|IR[13]                                   ; SCOMP:inst|STATE.EX_SHIFT  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.628 ns                 ;
; 0.613 ns                                ; SCOMP:inst|IR[13]                                   ; SCOMP:inst|STATE.EX_LOADI  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.629 ns                 ;
; 0.613 ns                                ; SCOMP:inst|IR[13]                                   ; SCOMP:inst|STATE.EX_RETURN ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.629 ns                 ;
; 0.614 ns                                ; SCOMP:inst|IR[13]                                   ; SCOMP:inst|STATE.EX_CALL   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.630 ns                 ;
; 0.616 ns                                ; SCOMP:inst|IR[13]                                   ; SCOMP:inst|STATE.EX_AND    ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.632 ns                 ;
; 0.618 ns                                ; SCOMP:inst|IR[13]                                   ; SCOMP:inst|STATE.EX_JZERO  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.634 ns                 ;
; 0.618 ns                                ; SCOMP:inst|IR[13]                                   ; SCOMP:inst|STATE.EX_ILOAD  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.634 ns                 ;
; 0.620 ns                                ; SCOMP:inst|IR[13]                                   ; SCOMP:inst|STATE.EX_XOR    ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.636 ns                 ;
; 0.620 ns                                ; SCOMP:inst|IR[13]                                   ; SCOMP:inst|STATE.EX_RETI   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.636 ns                 ;
; 0.621 ns                                ; SCOMP:inst|IR[13]                                   ; SCOMP:inst|STATE.EX_ADDI   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.637 ns                 ;
; 0.655 ns                                ; SCOMP:inst|IR[1]                                    ; SRAM:inst12|SRAM_ADDR[16]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.213 ns                   ; 3.868 ns                 ;
; 0.655 ns                                ; SCOMP:inst|IR[1]                                    ; SRAM:inst12|SRAM_ADDR[17]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.213 ns                   ; 3.868 ns                 ;
; 0.657 ns                                ; SCOMP:inst|PC_STACK[4][6]                           ; SCOMP:inst|PC_STACK[5][6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.660 ns                                ; SCOMP:inst|PC_STACK[9][3]                           ; SCOMP:inst|PC_STACK[8][3]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; SCOMP:inst|PC_STACK[7][6]                           ; SCOMP:inst|PC_STACK[6][6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.662 ns                                ; SCOMP:inst|PC_STACK[4][4]                           ; SCOMP:inst|PC_STACK[5][4]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.678 ns                 ;
; 0.663 ns                                ; SCOMP:inst|STATE.EX_STORE                           ; SCOMP:inst|STATE.EX_STORE2 ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.665 ns                                ; SCOMP:inst|IR[1]                                    ; SRAM:inst12|SRAM_ADDR[0]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.213 ns                   ; 3.878 ns                 ;
; 0.665 ns                                ; SCOMP:inst|IR[1]                                    ; SRAM:inst12|SRAM_ADDR[1]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.213 ns                   ; 3.878 ns                 ;
; 0.665 ns                                ; SCOMP:inst|IR[1]                                    ; SRAM:inst12|SRAM_ADDR[11]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.213 ns                   ; 3.878 ns                 ;
; 0.665 ns                                ; SCOMP:inst|IR[1]                                    ; SRAM:inst12|SRAM_ADDR[12]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.213 ns                   ; 3.878 ns                 ;
; 0.665 ns                                ; SCOMP:inst|IR[1]                                    ; SRAM:inst12|SRAM_ADDR[13]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.213 ns                   ; 3.878 ns                 ;
; 0.666 ns                                ; SCOMP:inst|PC_STACK[5][10]                          ; SCOMP:inst|PC_STACK[4][10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.682 ns                 ;
; 0.667 ns                                ; SCOMP:inst|PC_STACK[5][8]                           ; SCOMP:inst|PC_STACK[4][8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; 0.667 ns                                ; SCOMP:inst|PC_STACK[0][10]                          ; SCOMP:inst|PC_STACK[1][10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; 0.667 ns                                ; SCOMP:inst|PC_STACK[0][9]                           ; SCOMP:inst|PC_STACK[1][9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; 0.668 ns                                ; SCOMP:inst|PC_STACK[3][0]                           ; SCOMP:inst|PC_STACK[4][0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.684 ns                 ;
; 0.668 ns                                ; SCOMP:inst|PC_STACK[2][9]                           ; SCOMP:inst|PC_STACK[3][9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.684 ns                 ;
; 0.670 ns                                ; SCOMP:inst|PC_STACK[7][10]                          ; SCOMP:inst|PC_STACK[8][10] ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.686 ns                 ;
; 0.670 ns                                ; SCOMP:inst|PC_STACK[7][2]                           ; SCOMP:inst|PC_STACK[8][2]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.686 ns                 ;
; 0.670 ns                                ; SCOMP:inst|PC_STACK[1][2]                           ; SCOMP:inst|PC_STACK[2][2]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.686 ns                 ;
; 0.670 ns                                ; SCOMP:inst|PC_STACK[3][0]                           ; SCOMP:inst|PC_STACK[2][0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.686 ns                 ;
; 0.671 ns                                ; SCOMP:inst|PC_STACK[5][2]                           ; SCOMP:inst|PC_STACK[4][2]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.687 ns                 ;
; 0.671 ns                                ; SCOMP:inst|PC_STACK[1][6]                           ; SCOMP:inst|PC_STACK[2][6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.687 ns                 ;
; 0.671 ns                                ; SCOMP:inst|PC_STACK[2][2]                           ; SCOMP:inst|PC_STACK[1][2]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.687 ns                 ;
; 0.672 ns                                ; SCOMP:inst|PC_STACK[0][6]                           ; SCOMP:inst|PC_STACK[1][6]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.688 ns                 ;
; 0.672 ns                                ; SCOMP:inst|PC_STACK[0][10]                          ; SCOMP:inst|PC[10]          ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.688 ns                 ;
; 0.673 ns                                ; SCOMP:inst|PC_STACK[4][8]                           ; SCOMP:inst|PC_STACK[3][8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.689 ns                 ;
; 0.674 ns                                ; SCOMP:inst|STATE.EX_OUT                             ; SCOMP:inst|STATE.EX_OUT2   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.690 ns                 ;
; 0.674 ns                                ; SCOMP:inst|PC_STACK[1][0]                           ; SCOMP:inst|PC_STACK[0][0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.690 ns                 ;
; 0.675 ns                                ; SCOMP:inst|PC_STACK[4][8]                           ; SCOMP:inst|PC_STACK[5][8]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.691 ns                 ;
; 0.675 ns                                ; SCOMP:inst|PC_STACK[1][9]                           ; SCOMP:inst|PC_STACK[0][9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.691 ns                 ;
; 0.676 ns                                ; SCOMP:inst|IR[5]                                    ; SRAM:inst12|SRAM_ADDR[2]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.201 ns                   ; 3.877 ns                 ;
; 0.676 ns                                ; SCOMP:inst|IR[5]                                    ; SRAM:inst12|SRAM_ADDR[3]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.201 ns                   ; 3.877 ns                 ;
; 0.676 ns                                ; SCOMP:inst|IR[5]                                    ; SRAM:inst12|SRAM_ADDR[4]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.201 ns                   ; 3.877 ns                 ;
; 0.676 ns                                ; SCOMP:inst|IR[5]                                    ; SRAM:inst12|SRAM_ADDR[5]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.201 ns                   ; 3.877 ns                 ;
; 0.676 ns                                ; SCOMP:inst|IR[5]                                    ; SRAM:inst12|SRAM_ADDR[6]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.201 ns                   ; 3.877 ns                 ;
; 0.676 ns                                ; SCOMP:inst|IR[5]                                    ; SRAM:inst12|SRAM_ADDR[7]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.201 ns                   ; 3.877 ns                 ;
; 0.676 ns                                ; SCOMP:inst|IR[5]                                    ; SRAM:inst12|SRAM_ADDR[8]   ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.201 ns                   ; 3.877 ns                 ;
; 0.676 ns                                ; SCOMP:inst|IR[5]                                    ; SRAM:inst12|SRAM_ADDR[10]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 3.201 ns                   ; 3.877 ns                 ;
; 0.676 ns                                ; SCOMP:inst|PC_STACK[7][5]                           ; SCOMP:inst|PC_STACK[8][5]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.692 ns                 ;
; 0.676 ns                                ; SCOMP:inst|PC_STACK[5][4]                           ; SCOMP:inst|PC_STACK[6][4]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.692 ns                 ;
; 0.677 ns                                ; SCOMP:inst|PC_STACK[5][5]                           ; SCOMP:inst|PC_STACK[6][5]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.693 ns                 ;
; 0.681 ns                                ; SCOMP:inst|PC_STACK[8][9]                           ; SCOMP:inst|PC_STACK[9][9]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.697 ns                 ;
; 0.683 ns                                ; SCOMP:inst|PC_STACK[8][0]                           ; SCOMP:inst|PC_STACK[9][0]  ; altpll0:inst1|altpll:altpll_component|_clk0 ; altpll0:inst1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.699 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                            ;                                             ;                                             ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------+----------------------------+---------------------------------------------+---------------------------------------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------+
; tco                                                                                        ;
+-------+--------------+------------+---------------------------+---------------+------------+
; Slack ; Required tco ; Actual tco ; From                      ; To            ; From Clock ;
+-------+--------------+------------+---------------------------+---------------+------------+
; N/A   ; None         ; 11.928 ns  ; SRAM:inst12|SRAM_ADDR[8]  ; SRAM_DQ[4]    ; clk_50     ;
; N/A   ; None         ; 11.910 ns  ; SRAM:inst12|SRAM_ADDR[15] ; SRAM_DQ[4]    ; clk_50     ;
; N/A   ; None         ; 11.850 ns  ; SRAM:inst12|SRAM_ADDR[14] ; SRAM_DQ[4]    ; clk_50     ;
; N/A   ; None         ; 11.624 ns  ; SRAM:inst12|SRAM_ADDR[7]  ; SRAM_DQ[4]    ; clk_50     ;
; N/A   ; None         ; 11.493 ns  ; SRAM:inst12|SRAM_ADDR[9]  ; SRAM_DQ[4]    ; clk_50     ;
; N/A   ; None         ; 11.437 ns  ; SRAM:inst12|SRAM_ADDR[6]  ; SRAM_DQ[4]    ; clk_50     ;
; N/A   ; None         ; 11.371 ns  ; SRAM:inst12|SRAM_ADDR[17] ; SRAM_DQ[4]    ; clk_50     ;
; N/A   ; None         ; 11.178 ns  ; SRAM:inst12|SRAM_ADDR[5]  ; SRAM_DQ[4]    ; clk_50     ;
; N/A   ; None         ; 11.136 ns  ; SRAM:inst12|SRAM_ADDR[10] ; SRAM_DQ[4]    ; clk_50     ;
; N/A   ; None         ; 11.091 ns  ; SRAM:inst12|SRAM_ADDR[11] ; SRAM_DQ[4]    ; clk_50     ;
; N/A   ; None         ; 11.034 ns  ; SRAM:inst12|SRAM_ADDR[12] ; SRAM_DQ[4]    ; clk_50     ;
; N/A   ; None         ; 10.951 ns  ; SRAM:inst12|SRAM_ADDR[13] ; SRAM_DQ[4]    ; clk_50     ;
; N/A   ; None         ; 10.810 ns  ; SRAM:inst12|SRAM_ADDR[16] ; SRAM_DQ[4]    ; clk_50     ;
; N/A   ; None         ; 10.769 ns  ; SRAM:inst12|SRAM_ADDR[8]  ; SRAM_DQ[3]    ; clk_50     ;
; N/A   ; None         ; 10.751 ns  ; SRAM:inst12|SRAM_ADDR[15] ; SRAM_DQ[3]    ; clk_50     ;
; N/A   ; None         ; 10.691 ns  ; SRAM:inst12|SRAM_ADDR[14] ; SRAM_DQ[3]    ; clk_50     ;
; N/A   ; None         ; 10.538 ns  ; SRAM:inst12|SRAM_ADDR[8]  ; SRAM_DQ[1]    ; clk_50     ;
; N/A   ; None         ; 10.520 ns  ; SRAM:inst12|SRAM_ADDR[15] ; SRAM_DQ[1]    ; clk_50     ;
; N/A   ; None         ; 10.502 ns  ; SRAM:inst12|SRAM_ADDR[8]  ; SRAM_DQ[2]    ; clk_50     ;
; N/A   ; None         ; 10.484 ns  ; SRAM:inst12|SRAM_ADDR[15] ; SRAM_DQ[2]    ; clk_50     ;
; N/A   ; None         ; 10.465 ns  ; SRAM:inst12|SRAM_ADDR[7]  ; SRAM_DQ[3]    ; clk_50     ;
; N/A   ; None         ; 10.460 ns  ; SRAM:inst12|SRAM_ADDR[14] ; SRAM_DQ[1]    ; clk_50     ;
; N/A   ; None         ; 10.434 ns  ; SRAM:inst12|SRAM_ADDR[8]  ; SRAM_DQ[0]    ; clk_50     ;
; N/A   ; None         ; 10.424 ns  ; SRAM:inst12|SRAM_ADDR[14] ; SRAM_DQ[2]    ; clk_50     ;
; N/A   ; None         ; 10.416 ns  ; SRAM:inst12|SRAM_ADDR[15] ; SRAM_DQ[0]    ; clk_50     ;
; N/A   ; None         ; 10.356 ns  ; SRAM:inst12|SRAM_ADDR[14] ; SRAM_DQ[0]    ; clk_50     ;
; N/A   ; None         ; 10.334 ns  ; SRAM:inst12|SRAM_ADDR[9]  ; SRAM_DQ[3]    ; clk_50     ;
; N/A   ; None         ; 10.278 ns  ; SRAM:inst12|SRAM_ADDR[6]  ; SRAM_DQ[3]    ; clk_50     ;
; N/A   ; None         ; 10.234 ns  ; SRAM:inst12|SRAM_ADDR[7]  ; SRAM_DQ[1]    ; clk_50     ;
; N/A   ; None         ; 10.212 ns  ; SRAM:inst12|SRAM_ADDR[17] ; SRAM_DQ[3]    ; clk_50     ;
; N/A   ; None         ; 10.198 ns  ; SRAM:inst12|SRAM_ADDR[7]  ; SRAM_DQ[2]    ; clk_50     ;
; N/A   ; None         ; 10.130 ns  ; SRAM:inst12|SRAM_ADDR[7]  ; SRAM_DQ[0]    ; clk_50     ;
; N/A   ; None         ; 10.103 ns  ; SRAM:inst12|SRAM_ADDR[9]  ; SRAM_DQ[1]    ; clk_50     ;
; N/A   ; None         ; 10.067 ns  ; SRAM:inst12|SRAM_ADDR[9]  ; SRAM_DQ[2]    ; clk_50     ;
; N/A   ; None         ; 10.047 ns  ; SRAM:inst12|SRAM_ADDR[6]  ; SRAM_DQ[1]    ; clk_50     ;
; N/A   ; None         ; 10.019 ns  ; SRAM:inst12|SRAM_ADDR[5]  ; SRAM_DQ[3]    ; clk_50     ;
; N/A   ; None         ; 10.011 ns  ; SRAM:inst12|SRAM_ADDR[6]  ; SRAM_DQ[2]    ; clk_50     ;
; N/A   ; None         ; 9.999 ns   ; SRAM:inst12|SRAM_ADDR[9]  ; SRAM_DQ[0]    ; clk_50     ;
; N/A   ; None         ; 9.981 ns   ; SRAM:inst12|SRAM_ADDR[17] ; SRAM_DQ[1]    ; clk_50     ;
; N/A   ; None         ; 9.977 ns   ; SRAM:inst12|SRAM_ADDR[10] ; SRAM_DQ[3]    ; clk_50     ;
; N/A   ; None         ; 9.945 ns   ; SRAM:inst12|SRAM_ADDR[17] ; SRAM_DQ[2]    ; clk_50     ;
; N/A   ; None         ; 9.943 ns   ; SRAM:inst12|SRAM_ADDR[6]  ; SRAM_DQ[0]    ; clk_50     ;
; N/A   ; None         ; 9.932 ns   ; SRAM:inst12|SRAM_ADDR[11] ; SRAM_DQ[3]    ; clk_50     ;
; N/A   ; None         ; 9.877 ns   ; SRAM:inst12|SRAM_ADDR[17] ; SRAM_DQ[0]    ; clk_50     ;
; N/A   ; None         ; 9.875 ns   ; SRAM:inst12|SRAM_ADDR[12] ; SRAM_DQ[3]    ; clk_50     ;
; N/A   ; None         ; 9.792 ns   ; SRAM:inst12|SRAM_ADDR[13] ; SRAM_DQ[3]    ; clk_50     ;
; N/A   ; None         ; 9.788 ns   ; SRAM:inst12|SRAM_ADDR[5]  ; SRAM_DQ[1]    ; clk_50     ;
; N/A   ; None         ; 9.752 ns   ; SRAM:inst12|SRAM_ADDR[5]  ; SRAM_DQ[2]    ; clk_50     ;
; N/A   ; None         ; 9.746 ns   ; SRAM:inst12|SRAM_ADDR[10] ; SRAM_DQ[1]    ; clk_50     ;
; N/A   ; None         ; 9.710 ns   ; SRAM:inst12|SRAM_ADDR[10] ; SRAM_DQ[2]    ; clk_50     ;
; N/A   ; None         ; 9.701 ns   ; SRAM:inst12|SRAM_ADDR[11] ; SRAM_DQ[1]    ; clk_50     ;
; N/A   ; None         ; 9.684 ns   ; SRAM:inst12|SRAM_ADDR[5]  ; SRAM_DQ[0]    ; clk_50     ;
; N/A   ; None         ; 9.665 ns   ; SRAM:inst12|SRAM_ADDR[11] ; SRAM_DQ[2]    ; clk_50     ;
; N/A   ; None         ; 9.651 ns   ; SRAM:inst12|SRAM_ADDR[16] ; SRAM_DQ[3]    ; clk_50     ;
; N/A   ; None         ; 9.644 ns   ; SRAM:inst12|SRAM_ADDR[12] ; SRAM_DQ[1]    ; clk_50     ;
; N/A   ; None         ; 9.642 ns   ; SRAM:inst12|SRAM_ADDR[10] ; SRAM_DQ[0]    ; clk_50     ;
; N/A   ; None         ; 9.608 ns   ; SRAM:inst12|SRAM_ADDR[12] ; SRAM_DQ[2]    ; clk_50     ;
; N/A   ; None         ; 9.597 ns   ; SRAM:inst12|SRAM_ADDR[11] ; SRAM_DQ[0]    ; clk_50     ;
; N/A   ; None         ; 9.561 ns   ; SRAM:inst12|SRAM_ADDR[13] ; SRAM_DQ[1]    ; clk_50     ;
; N/A   ; None         ; 9.540 ns   ; SRAM:inst12|SRAM_ADDR[12] ; SRAM_DQ[0]    ; clk_50     ;
; N/A   ; None         ; 9.525 ns   ; SRAM:inst12|SRAM_ADDR[13] ; SRAM_DQ[2]    ; clk_50     ;
; N/A   ; None         ; 9.457 ns   ; SRAM:inst12|SRAM_ADDR[13] ; SRAM_DQ[0]    ; clk_50     ;
; N/A   ; None         ; 9.420 ns   ; SRAM:inst12|SRAM_ADDR[16] ; SRAM_DQ[1]    ; clk_50     ;
; N/A   ; None         ; 9.394 ns   ; SRAM:inst12|SRAM_ADDR[4]  ; SRAM_DQ[4]    ; clk_50     ;
; N/A   ; None         ; 9.384 ns   ; SRAM:inst12|SRAM_ADDR[16] ; SRAM_DQ[2]    ; clk_50     ;
; N/A   ; None         ; 9.337 ns   ; SRAM:inst12|SRAM_ADDR[5]  ; sram_addr[5]  ; clk_50     ;
; N/A   ; None         ; 9.337 ns   ; SRAM:inst12|SRAM_ADDR[5]  ; SRAM_DQ[5]    ; clk_50     ;
; N/A   ; None         ; 9.316 ns   ; SRAM:inst12|SRAM_ADDR[16] ; SRAM_DQ[0]    ; clk_50     ;
; N/A   ; None         ; 9.246 ns   ; SRAM:inst12|SRAM_ADDR[8]  ; sram_addr[8]  ; clk_50     ;
; N/A   ; None         ; 9.236 ns   ; SRAM:inst12|SRAM_ADDR[8]  ; SRAM_DQ[8]    ; clk_50     ;
; N/A   ; None         ; 9.090 ns   ; SRAM:inst12|SRAM_ADDR[10] ; sram_addr[10] ; clk_50     ;
; N/A   ; None         ; 9.090 ns   ; SRAM:inst12|SRAM_ADDR[10] ; SRAM_DQ[10]   ; clk_50     ;
; N/A   ; None         ; 8.670 ns   ; SRAM:inst12|SRAM_ADDR[1]  ; sram_addr[1]  ; clk_50     ;
; N/A   ; None         ; 8.471 ns   ; SRAM:inst12|SRAM_ADDR[0]  ; SRAM_DQ[0]    ; clk_50     ;
; N/A   ; None         ; 8.297 ns   ; SRAM:inst12|SRAM_ADDR[7]  ; SRAM_DQ[7]    ; clk_50     ;
; N/A   ; None         ; 8.276 ns   ; SRAM:inst12|SRAM_ADDR[0]  ; sram_addr[0]  ; clk_50     ;
; N/A   ; None         ; 8.266 ns   ; SRAM:inst12|SRAM_ADDR[17] ; sram_addr[17] ; clk_50     ;
; N/A   ; None         ; 8.234 ns   ; SRAM:inst12|SRAM_ADDR[3]  ; SRAM_DQ[3]    ; clk_50     ;
; N/A   ; None         ; 8.191 ns   ; SRAM:inst12|SRAM_ADDR[6]  ; sram_addr[6]  ; clk_50     ;
; N/A   ; None         ; 8.191 ns   ; SRAM:inst12|SRAM_ADDR[6]  ; SRAM_DQ[6]    ; clk_50     ;
; N/A   ; None         ; 8.153 ns   ; SRAM:inst12|SRAM_ADDR[2]  ; sram_addr[2]  ; clk_50     ;
; N/A   ; None         ; 8.101 ns   ; SRAM:inst12|SRAM_ADDR[2]  ; SRAM_DQ[2]    ; clk_50     ;
; N/A   ; None         ; 8.083 ns   ; SRAM:inst12|SRAM_ADDR[12] ; SRAM_DQ[12]   ; clk_50     ;
; N/A   ; None         ; 8.073 ns   ; SRAM:inst12|SRAM_ADDR[12] ; sram_addr[12] ; clk_50     ;
; N/A   ; None         ; 8.073 ns   ; SRAM:inst12|SRAM_ADDR[13] ; SRAM_DQ[13]   ; clk_50     ;
; N/A   ; None         ; 8.071 ns   ; SRAM:inst12|SRAM_ADDR[9]  ; sram_addr[9]  ; clk_50     ;
; N/A   ; None         ; 8.063 ns   ; SRAM:inst12|SRAM_ADDR[13] ; sram_addr[13] ; clk_50     ;
; N/A   ; None         ; 8.063 ns   ; SRAM:inst12|SRAM_ADDR[1]  ; SRAM_DQ[1]    ; clk_50     ;
; N/A   ; None         ; 8.061 ns   ; SRAM:inst12|SRAM_ADDR[9]  ; SRAM_DQ[9]    ; clk_50     ;
; N/A   ; None         ; 8.060 ns   ; SRAM:inst12|SRAM_ADDR[3]  ; sram_addr[3]  ; clk_50     ;
; N/A   ; None         ; 8.048 ns   ; SRAM:inst12|SRAM_ADDR[7]  ; sram_addr[7]  ; clk_50     ;
; N/A   ; None         ; 7.980 ns   ; SRAM:inst12|SRAM_ADDR[14] ; SRAM_DQ[14]   ; clk_50     ;
; N/A   ; None         ; 7.938 ns   ; SRAM:inst12|SRAM_ADDR[15] ; sram_addr[15] ; clk_50     ;
; N/A   ; None         ; 7.910 ns   ; SRAM:inst12|SRAM_ADDR[14] ; sram_addr[14] ; clk_50     ;
; N/A   ; None         ; 7.906 ns   ; SRAM:inst12|SRAM_ADDR[4]  ; sram_addr[4]  ; clk_50     ;
; N/A   ; None         ; 7.888 ns   ; SRAM:inst12|SRAM_ADDR[15] ; SRAM_DQ[15]   ; clk_50     ;
; N/A   ; None         ; 7.826 ns   ; SRAM:inst12|SRAM_ADDR[16] ; sram_addr[16] ; clk_50     ;
; N/A   ; None         ; 7.621 ns   ; SRAM:inst12|SRAM_ADDR[11] ; SRAM_DQ[11]   ; clk_50     ;
; N/A   ; None         ; 7.611 ns   ; SRAM:inst12|SRAM_ADDR[11] ; sram_addr[11] ; clk_50     ;
; N/A   ; None         ; 4.908 ns   ; SCOMP:inst|IO_CYCLE       ; io_cycle      ; clk_50     ;
; N/A   ; None         ; 4.642 ns   ; SCOMP:inst|IO_WRITE_INT   ; io_write      ; clk_50     ;
+-------+--------------+------------+---------------------------+---------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Apr 05 15:09:28 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SCOMP_SRAM -c SCOMP_SRAM --timing_analysis_only
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "SCOMP:inst|IO_WRITE_INT" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 29.539 ns for clock "altpll0:inst1|altpll:altpll_component|_clk0" between source memory "SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg10" and destination register "SCOMP:inst|AC[11]"
    Info: Fmax is 47.8 MHz (period= 20.922 ns)
    Info: + Largest memory to register requirement is 39.761 ns
        Info: + Setup relationship between source and destination is 40.000 ns
            Info: + Latch edge is 77.642 ns
                Info: Clock period of Destination clock "altpll0:inst1|altpll:altpll_component|_clk0" is 80.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 37.642 ns
                Info: Clock period of Source clock "altpll0:inst1|altpll:altpll_component|_clk0" is 80.000 ns with inverted offset of 37.642 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.066 ns
            Info: + Shortest clock path from clock "altpll0:inst1|altpll:altpll_component|_clk0" to destination register is 2.635 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 311; COMB Node = 'altpll0:inst1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.007 ns) + CELL(0.537 ns) = 2.635 ns; Loc. = LCFF_X24_Y26_N1; Fanout = 11; REG Node = 'SCOMP:inst|AC[11]'
                Info: Total cell delay = 0.537 ns ( 20.38 % )
                Info: Total interconnect delay = 2.098 ns ( 79.62 % )
            Info: - Longest clock path from clock "altpll0:inst1|altpll:altpll_component|_clk0" to source memory is 2.701 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 311; COMB Node = 'altpll0:inst1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.949 ns) + CELL(0.661 ns) = 2.701 ns; Loc. = M4K_X13_Y25; Fanout = 2; MEM Node = 'SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg10'
                Info: Total cell delay = 0.661 ns ( 24.47 % )
                Info: Total interconnect delay = 2.040 ns ( 75.53 % )
        Info: - Micro clock to output delay of source is 0.209 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest memory to register delay is 10.222 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y25; Fanout = 2; MEM Node = 'SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|ram_block1a6~porta_address_reg10'
        Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X13_Y25; Fanout = 5; MEM Node = 'SCOMP:inst|altsyncram:MEMORY|altsyncram_mut3:auto_generated|q_a[6]'
        Info: 3: + IC(1.774 ns) + CELL(0.275 ns) = 5.042 ns; Loc. = LCCOMB_X25_Y26_N24; Fanout = 1; COMB Node = 'SCOMP:inst|Add1~45'
        Info: 4: + IC(0.721 ns) + CELL(0.436 ns) = 6.199 ns; Loc. = LCCOMB_X28_Y26_N0; Fanout = 1; COMB Node = 'SCOMP:inst|Add1~46'
        Info: 5: + IC(0.236 ns) + CELL(0.150 ns) = 6.585 ns; Loc. = LCCOMB_X28_Y26_N2; Fanout = 2; COMB Node = 'SCOMP:inst|Add1~47'
        Info: 6: + IC(0.246 ns) + CELL(0.485 ns) = 7.316 ns; Loc. = LCCOMB_X28_Y26_N30; Fanout = 2; COMB Node = 'SCOMP:inst|Add1~70'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 7.387 ns; Loc. = LCCOMB_X28_Y25_N0; Fanout = 2; COMB Node = 'SCOMP:inst|Add1~72'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 7.458 ns; Loc. = LCCOMB_X28_Y25_N2; Fanout = 2; COMB Node = 'SCOMP:inst|Add1~74'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 7.529 ns; Loc. = LCCOMB_X28_Y25_N4; Fanout = 2; COMB Node = 'SCOMP:inst|Add1~76'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 7.600 ns; Loc. = LCCOMB_X28_Y25_N6; Fanout = 2; COMB Node = 'SCOMP:inst|Add1~78'
        Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 8.010 ns; Loc. = LCCOMB_X28_Y25_N8; Fanout = 1; COMB Node = 'SCOMP:inst|Add1~79'
        Info: 12: + IC(1.003 ns) + CELL(0.420 ns) = 9.433 ns; Loc. = LCCOMB_X24_Y26_N10; Fanout = 1; COMB Node = 'SCOMP:inst|Selector16~8'
        Info: 13: + IC(0.267 ns) + CELL(0.438 ns) = 10.138 ns; Loc. = LCCOMB_X24_Y26_N0; Fanout = 1; COMB Node = 'SCOMP:inst|Selector16~9'
        Info: 14: + IC(0.000 ns) + CELL(0.084 ns) = 10.222 ns; Loc. = LCFF_X24_Y26_N1; Fanout = 11; REG Node = 'SCOMP:inst|AC[11]'
        Info: Total cell delay = 5.975 ns ( 58.45 % )
        Info: Total interconnect delay = 4.247 ns ( 41.55 % )
Info: No valid register-to-register data paths exist for clock "clk_50"
Info: Minimum slack time is -2.678 ns for clock "altpll0:inst1|altpll:altpll_component|_clk0" between source register "SCOMP:inst|AC[15]" and destination register "SRAM:inst12|SRAM_ADDR[15]"
    Info: + Shortest register to register delay is 0.544 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y25_N23; Fanout = 19; REG Node = 'SCOMP:inst|AC[15]'
        Info: 2: + IC(0.311 ns) + CELL(0.149 ns) = 0.460 ns; Loc. = LCCOMB_X28_Y25_N18; Fanout = 1; COMB Node = 'SCOMP:inst|lpm_bustri:IO_BUS|dout[15]~2'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.544 ns; Loc. = LCFF_X28_Y25_N19; Fanout = 3; REG Node = 'SRAM:inst12|SRAM_ADDR[15]'
        Info: Total cell delay = 0.233 ns ( 42.83 % )
        Info: Total interconnect delay = 0.311 ns ( 57.17 % )
    Info: - Smallest register to register requirement is 3.222 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.358 ns
                Info: Clock period of Destination clock "altpll0:inst1|altpll:altpll_component|_clk0" is 80.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.358 ns
                Info: Clock period of Source clock "altpll0:inst1|altpll:altpll_component|_clk0" is 80.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 3.206 ns
            Info: + Longest clock path from clock "altpll0:inst1|altpll:altpll_component|_clk0" to destination register is 5.853 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 311; COMB Node = 'altpll0:inst1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.020 ns) + CELL(0.787 ns) = 2.898 ns; Loc. = LCFF_X31_Y25_N3; Fanout = 22; REG Node = 'SCOMP:inst|IO_WRITE_INT'
                Info: 4: + IC(1.407 ns) + CELL(0.000 ns) = 4.305 ns; Loc. = CLKCTRL_G11; Fanout = 18; COMB Node = 'SCOMP:inst|IO_WRITE_INT~clkctrl'
                Info: 5: + IC(1.011 ns) + CELL(0.537 ns) = 5.853 ns; Loc. = LCFF_X28_Y25_N19; Fanout = 3; REG Node = 'SRAM:inst12|SRAM_ADDR[15]'
                Info: Total cell delay = 1.324 ns ( 22.62 % )
                Info: Total interconnect delay = 4.529 ns ( 77.38 % )
            Info: - Shortest clock path from clock "altpll0:inst1|altpll:altpll_component|_clk0" to source register is 2.647 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 311; COMB Node = 'altpll0:inst1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 2.647 ns; Loc. = LCFF_X28_Y25_N23; Fanout = 19; REG Node = 'SCOMP:inst|AC[15]'
                Info: Total cell delay = 0.537 ns ( 20.29 % )
                Info: Total interconnect delay = 2.110 ns ( 79.71 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Warning: Can't achieve minimum setup and hold requirement altpll0:inst1|altpll:altpll_component|_clk0 along 69 path(s). See Report window for details.
Info: tco from clock "clk_50" to destination pin "SRAM_DQ[4]" through register "SRAM:inst12|SRAM_ADDR[8]" is 11.928 ns
    Info: + Offset between input clock "clk_50" and output clock "altpll0:inst1|altpll:altpll_component|_clk0" is -2.358 ns
    Info: + Longest clock path from clock "altpll0:inst1|altpll:altpll_component|_clk0" to source register is 5.848 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst1|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 311; COMB Node = 'altpll0:inst1|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.020 ns) + CELL(0.787 ns) = 2.898 ns; Loc. = LCFF_X31_Y25_N3; Fanout = 22; REG Node = 'SCOMP:inst|IO_WRITE_INT'
        Info: 4: + IC(1.407 ns) + CELL(0.000 ns) = 4.305 ns; Loc. = CLKCTRL_G11; Fanout = 18; COMB Node = 'SCOMP:inst|IO_WRITE_INT~clkctrl'
        Info: 5: + IC(1.006 ns) + CELL(0.537 ns) = 5.848 ns; Loc. = LCFF_X24_Y25_N19; Fanout = 3; REG Node = 'SRAM:inst12|SRAM_ADDR[8]'
        Info: Total cell delay = 1.324 ns ( 22.64 % )
        Info: Total interconnect delay = 4.524 ns ( 77.36 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 8.188 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y25_N19; Fanout = 3; REG Node = 'SRAM:inst12|SRAM_ADDR[8]'
        Info: 2: + IC(1.130 ns) + CELL(0.275 ns) = 1.405 ns; Loc. = LCCOMB_X23_Y25_N10; Fanout = 1; COMB Node = 'CHIP_EMULATOR:inst4|Equal0~0'
        Info: 3: + IC(0.267 ns) + CELL(0.437 ns) = 2.109 ns; Loc. = LCCOMB_X23_Y25_N14; Fanout = 5; COMB Node = 'CHIP_EMULATOR:inst4|Equal0~3'
        Info: 4: + IC(0.443 ns) + CELL(0.438 ns) = 2.990 ns; Loc. = LCCOMB_X24_Y25_N8; Fanout = 1; COMB Node = 'CHIP_EMULATOR:inst4|DATA~0'
        Info: 5: + IC(2.566 ns) + CELL(2.632 ns) = 8.188 ns; Loc. = PIN_J4; Fanout = 0; PIN Node = 'SRAM_DQ[4]'
        Info: Total cell delay = 3.782 ns ( 46.19 % )
        Info: Total interconnect delay = 4.406 ns ( 53.81 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 198 megabytes
    Info: Processing ended: Sun Apr 05 15:09:28 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


