<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/arm/insts/sve_mem.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_9e929c73feaf15d3695ce4c76b483065.html">arm</a></li><li class="navelem"><a class="el" href="dir_412cb1e3c3e0b307fb4e20a3bc9a2471.html">insts</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">sve_mem.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="sve__mem_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2017 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * Authors: Giacomo Gabrielli</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#ifndef __ARCH_ARM_SVE_MEM_HH__</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define __ARCH_ARM_SVE_MEM_HH__</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2arm_2insts_2static__inst_8hh.html">arch/arm/insts/static_inst.hh</a>&quot;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arm_2tlb_8hh.html">arch/arm/tlb.hh</a>&quot;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceArmISA.html">ArmISA</a></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;{</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveMemVecFillSpill.html">   49</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1SveMemVecFillSpill.html">SveMemVecFillSpill</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;{</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveMemVecFillSpill.html#a116a63f610d9c548b710f36509e036d6">   52</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1SveMemVecFillSpill.html#a116a63f610d9c548b710f36509e036d6">dest</a>;</div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveMemVecFillSpill.html#aebb333c8ae49c3b4d4be833adea25941">   53</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1SveMemVecFillSpill.html#aebb333c8ae49c3b4d4be833adea25941">base</a>;</div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveMemVecFillSpill.html#a4560e341dc0162e0da0b6bcb1ed697da">   54</a></span>&#160;    uint64_t <a class="code" href="classArmISA_1_1SveMemVecFillSpill.html#a4560e341dc0162e0da0b6bcb1ed697da">imm</a>;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveMemVecFillSpill.html#a216418d99fdb3e04bb4684d742e58dd8">   57</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classArmISA_1_1SveMemVecFillSpill.html#a216418d99fdb3e04bb4684d742e58dd8">baseIsSP</a>;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveMemVecFillSpill.html#a0f5775ec77d29b4df299e26b80c3dbdc">   59</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="classArmISA_1_1SveMemVecFillSpill.html#a0f5775ec77d29b4df299e26b80c3dbdc">memAccessFlags</a>;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveMemVecFillSpill.html#a210dfc3516707567fb72b88a3a8a712e">   61</a></span>&#160;    <a class="code" href="classArmISA_1_1SveMemVecFillSpill.html#a210dfc3516707567fb72b88a3a8a712e">SveMemVecFillSpill</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst,</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;                       OpClass __opClass, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest,</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;                       <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _base, uint64_t _imm)</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        : <a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a>(mnem, _machInst, __opClass),</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;          dest(_dest), base(_base), imm(_imm),</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;          memAccessFlags(<a class="code" href="namespaceArmISA.html">ArmISA</a>::<a class="code" href="classArmISA_1_1TLB.html">TLB</a>::AllowUnaligned | <a class="code" href="namespaceArmISA.html">ArmISA</a>::<a class="code" href="classArmISA_1_1TLB.html">TLB</a>::MustBeOne)</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;    {</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        baseIsSP = <a class="code" href="namespaceArmISA.html#a83caf036b07c97d2eba6a475430ceeb7">isSP</a>(_base);</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    }</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    std::string <a class="code" href="classArmISA_1_1SveMemVecFillSpill.html#aa39119d52a39ac65f89c6e60a1b91c6e">generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const</span>;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;};</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveMemPredFillSpill.html">   74</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1SveMemPredFillSpill.html">SveMemPredFillSpill</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;{</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveMemPredFillSpill.html#ab4abcf2d11bdf30e630faf42bc394727">   77</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1SveMemPredFillSpill.html#ab4abcf2d11bdf30e630faf42bc394727">dest</a>;</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveMemPredFillSpill.html#a67928cbb586709577cf4d21502a7726c">   78</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1SveMemPredFillSpill.html#a67928cbb586709577cf4d21502a7726c">base</a>;</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveMemPredFillSpill.html#a6792de8149efd1ffc5734f007ac91747">   79</a></span>&#160;    uint64_t <a class="code" href="classArmISA_1_1SveMemPredFillSpill.html#a6792de8149efd1ffc5734f007ac91747">imm</a>;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveMemPredFillSpill.html#a678ea14d2944ea1054f986d39d3c4aba">   82</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classArmISA_1_1SveMemPredFillSpill.html#a678ea14d2944ea1054f986d39d3c4aba">baseIsSP</a>;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveMemPredFillSpill.html#ae9e264ae9f33ac8499b6bd3f142790cd">   84</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="classArmISA_1_1SveMemPredFillSpill.html#ae9e264ae9f33ac8499b6bd3f142790cd">memAccessFlags</a>;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveMemPredFillSpill.html#a4805c5ee4a063779642d6860627f7a56">   86</a></span>&#160;    <a class="code" href="classArmISA_1_1SveMemPredFillSpill.html#a4805c5ee4a063779642d6860627f7a56">SveMemPredFillSpill</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst,</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;                        OpClass __opClass, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest,</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;                        <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _base, uint64_t _imm)</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;        : <a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a>(mnem, _machInst, __opClass),</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;          dest(_dest), base(_base), imm(_imm),</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;          memAccessFlags(<a class="code" href="namespaceArmISA.html">ArmISA</a>::<a class="code" href="classArmISA_1_1TLB.html">TLB</a>::AllowUnaligned | <a class="code" href="namespaceArmISA.html">ArmISA</a>::<a class="code" href="classArmISA_1_1TLB.html">TLB</a>::MustBeOne)</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    {</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        baseIsSP = <a class="code" href="namespaceArmISA.html#a83caf036b07c97d2eba6a475430ceeb7">isSP</a>(_base);</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    }</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    std::string <a class="code" href="classArmISA_1_1SveMemVecFillSpill.html#aa39119d52a39ac65f89c6e60a1b91c6e">generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const</span>;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;};</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveContigMemSS.html">   99</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1SveContigMemSS.html">SveContigMemSS</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;{</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveContigMemSS.html#aa29dfe81cac5d0ac3ec13834bb4b42fa">  102</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1SveContigMemSS.html#aa29dfe81cac5d0ac3ec13834bb4b42fa">dest</a>;</div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveContigMemSS.html#a92997f5712c7f68b93d13209c47dc06c">  103</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1SveContigMemSS.html#a92997f5712c7f68b93d13209c47dc06c">gp</a>;</div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveContigMemSS.html#a2f2d6196f9e1d0e6362bc43d70c994d9">  104</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1SveContigMemSS.html#a2f2d6196f9e1d0e6362bc43d70c994d9">base</a>;</div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveContigMemSS.html#aed2e5dcffffe4147671abe6e7c216a75">  105</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1SveContigMemSS.html#aed2e5dcffffe4147671abe6e7c216a75">offset</a>;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveContigMemSS.html#a39ac2471fc403f277879c47c3a87400c">  108</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classArmISA_1_1SveContigMemSS.html#a39ac2471fc403f277879c47c3a87400c">baseIsSP</a>;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveContigMemSS.html#ae148a7e8e08f675df6dd4d1e98a8590a">  110</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="classArmISA_1_1SveContigMemSS.html#ae148a7e8e08f675df6dd4d1e98a8590a">memAccessFlags</a>;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveContigMemSS.html#a3f9e5c6fa1b142a407bfeb54099c3099">  112</a></span>&#160;    <a class="code" href="classArmISA_1_1SveContigMemSS.html#a3f9e5c6fa1b142a407bfeb54099c3099">SveContigMemSS</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass,</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;                   <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _gp, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _base,</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;                   <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _offset)</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        : <a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a>(mnem, _machInst, __opClass),</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;          dest(_dest), gp(_gp), base(_base), offset(_offset),</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;          memAccessFlags(<a class="code" href="namespaceArmISA.html">ArmISA</a>::<a class="code" href="classArmISA_1_1TLB.html">TLB</a>::AllowUnaligned | <a class="code" href="namespaceArmISA.html">ArmISA</a>::<a class="code" href="classArmISA_1_1TLB.html">TLB</a>::MustBeOne)</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    {</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        baseIsSP = <a class="code" href="namespaceArmISA.html#a83caf036b07c97d2eba6a475430ceeb7">isSP</a>(_base);</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    }</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    std::string <a class="code" href="classArmISA_1_1SveMemVecFillSpill.html#aa39119d52a39ac65f89c6e60a1b91c6e">generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const</span>;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;};</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveContigMemSI.html">  125</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1SveContigMemSI.html">SveContigMemSI</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;{</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveContigMemSI.html#a33f4e2a3fd608c4d93aa6b83c96056e5">  128</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1SveContigMemSI.html#a33f4e2a3fd608c4d93aa6b83c96056e5">dest</a>;</div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveContigMemSI.html#a39d057a7ebc021a0103ee3812eace4a6">  129</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1SveContigMemSI.html#a39d057a7ebc021a0103ee3812eace4a6">gp</a>;</div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveContigMemSI.html#a95ae367673e6b4fef2b6e77d2b19e4d8">  130</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1SveContigMemSI.html#a95ae367673e6b4fef2b6e77d2b19e4d8">base</a>;</div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveContigMemSI.html#a1f8d46611c6a19b6295bcd249c127176">  131</a></span>&#160;    uint64_t <a class="code" href="classArmISA_1_1SveContigMemSI.html#a1f8d46611c6a19b6295bcd249c127176">imm</a>;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveContigMemSI.html#acb6f534532a86712d01ff45ecd543de0">  134</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classArmISA_1_1SveContigMemSI.html#acb6f534532a86712d01ff45ecd543de0">baseIsSP</a>;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveContigMemSI.html#a57869ea7760c1f707c9d0d13d478c702">  136</a></span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="classArmISA_1_1SveContigMemSI.html#a57869ea7760c1f707c9d0d13d478c702">memAccessFlags</a>;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="classArmISA_1_1SveContigMemSI.html#abc66e4bc7a2a9b32355f26d66c5ee2be">  138</a></span>&#160;    <a class="code" href="classArmISA_1_1SveContigMemSI.html#abc66e4bc7a2a9b32355f26d66c5ee2be">SveContigMemSI</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass,</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;                   <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _dest, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _gp, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _base,</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;                   uint64_t _imm)</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;        : <a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a>(mnem, _machInst, __opClass),</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;          dest(_dest), gp(_gp), base(_base), imm(_imm),</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;          memAccessFlags(<a class="code" href="namespaceArmISA.html">ArmISA</a>::<a class="code" href="classArmISA_1_1TLB.html">TLB</a>::AllowUnaligned | <a class="code" href="namespaceArmISA.html">ArmISA</a>::<a class="code" href="classArmISA_1_1TLB.html">TLB</a>::MustBeOne)</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    {</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        baseIsSP = <a class="code" href="namespaceArmISA.html#a83caf036b07c97d2eba6a475430ceeb7">isSP</a>(_base);</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    }</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    std::string <a class="code" href="classArmISA_1_1SveMemVecFillSpill.html#aa39119d52a39ac65f89c6e60a1b91c6e">generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const</span>;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;};</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;}  <span class="comment">// namespace ArmISA</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#endif  // __ARCH_ARM_SVE_MEM_HH__</span></div><div class="ttc" id="classArmISA_1_1SveMemVecFillSpill_html_a4560e341dc0162e0da0b6bcb1ed697da"><div class="ttname"><a href="classArmISA_1_1SveMemVecFillSpill.html#a4560e341dc0162e0da0b6bcb1ed697da">ArmISA::SveMemVecFillSpill::imm</a></div><div class="ttdeci">uint64_t imm</div><div class="ttdef"><b>Definition:</b> <a href="sve__mem_8hh_source.html#l00054">sve_mem.hh:54</a></div></div>
<div class="ttc" id="classArmISA_1_1SveContigMemSI_html_a39d057a7ebc021a0103ee3812eace4a6"><div class="ttname"><a href="classArmISA_1_1SveContigMemSI.html#a39d057a7ebc021a0103ee3812eace4a6">ArmISA::SveContigMemSI::gp</a></div><div class="ttdeci">IntRegIndex gp</div><div class="ttdef"><b>Definition:</b> <a href="sve__mem_8hh_source.html#l00129">sve_mem.hh:129</a></div></div>
<div class="ttc" id="classArmISA_1_1SveMemVecFillSpill_html_aebb333c8ae49c3b4d4be833adea25941"><div class="ttname"><a href="classArmISA_1_1SveMemVecFillSpill.html#aebb333c8ae49c3b4d4be833adea25941">ArmISA::SveMemVecFillSpill::base</a></div><div class="ttdeci">IntRegIndex base</div><div class="ttdef"><b>Definition:</b> <a href="sve__mem_8hh_source.html#l00053">sve_mem.hh:53</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5f"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">ArmISA::IntRegIndex</a></div><div class="ttdeci">IntRegIndex</div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00053">intregs.hh:53</a></div></div>
<div class="ttc" id="classArmISA_1_1SveContigMemSI_html"><div class="ttname"><a href="classArmISA_1_1SveContigMemSI.html">ArmISA::SveContigMemSI</a></div><div class="ttdef"><b>Definition:</b> <a href="sve__mem_8hh_source.html#l00125">sve_mem.hh:125</a></div></div>
<div class="ttc" id="classArmISA_1_1SveContigMemSI_html_a1f8d46611c6a19b6295bcd249c127176"><div class="ttname"><a href="classArmISA_1_1SveContigMemSI.html#a1f8d46611c6a19b6295bcd249c127176">ArmISA::SveContigMemSI::imm</a></div><div class="ttdeci">uint64_t imm</div><div class="ttdef"><b>Definition:</b> <a href="sve__mem_8hh_source.html#l00131">sve_mem.hh:131</a></div></div>
<div class="ttc" id="classArmISA_1_1SveMemVecFillSpill_html_a216418d99fdb3e04bb4684d742e58dd8"><div class="ttname"><a href="classArmISA_1_1SveMemVecFillSpill.html#a216418d99fdb3e04bb4684d742e58dd8">ArmISA::SveMemVecFillSpill::baseIsSP</a></div><div class="ttdeci">bool baseIsSP</div><div class="ttdoc">True if the base register is SP (used for SP alignment checking). </div><div class="ttdef"><b>Definition:</b> <a href="sve__mem_8hh_source.html#l00057">sve_mem.hh:57</a></div></div>
<div class="ttc" id="classArmISA_1_1TLB_html"><div class="ttname"><a href="classArmISA_1_1TLB.html">ArmISA::TLB</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2tlb_8hh_source.html#l00102">tlb.hh:102</a></div></div>
<div class="ttc" id="arm_2tlb_8hh_html"><div class="ttname"><a href="arm_2tlb_8hh.html">tlb.hh</a></div></div>
<div class="ttc" id="classArmISA_1_1SveContigMemSS_html_a2f2d6196f9e1d0e6362bc43d70c994d9"><div class="ttname"><a href="classArmISA_1_1SveContigMemSS.html#a2f2d6196f9e1d0e6362bc43d70c994d9">ArmISA::SveContigMemSS::base</a></div><div class="ttdeci">IntRegIndex base</div><div class="ttdef"><b>Definition:</b> <a href="sve__mem_8hh_source.html#l00104">sve_mem.hh:104</a></div></div>
<div class="ttc" id="classSymbolTable_html"><div class="ttname"><a href="classSymbolTable.html">SymbolTable</a></div><div class="ttdef"><b>Definition:</b> <a href="symtab_8hh_source.html#l00042">symtab.hh:42</a></div></div>
<div class="ttc" id="namespaceArmISA_html"><div class="ttname"><a href="namespaceArmISA.html">ArmISA</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00042">ccregs.hh:42</a></div></div>
<div class="ttc" id="classArmISA_1_1SveMemVecFillSpill_html_a0f5775ec77d29b4df299e26b80c3dbdc"><div class="ttname"><a href="classArmISA_1_1SveMemVecFillSpill.html#a0f5775ec77d29b4df299e26b80c3dbdc">ArmISA::SveMemVecFillSpill::memAccessFlags</a></div><div class="ttdeci">unsigned memAccessFlags</div><div class="ttdef"><b>Definition:</b> <a href="sve__mem_8hh_source.html#l00059">sve_mem.hh:59</a></div></div>
<div class="ttc" id="classArmISA_1_1SveContigMemSI_html_abc66e4bc7a2a9b32355f26d66c5ee2be"><div class="ttname"><a href="classArmISA_1_1SveContigMemSI.html#abc66e4bc7a2a9b32355f26d66c5ee2be">ArmISA::SveContigMemSI::SveContigMemSI</a></div><div class="ttdeci">SveContigMemSI(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _dest, IntRegIndex _gp, IntRegIndex _base, uint64_t _imm)</div><div class="ttdef"><b>Definition:</b> <a href="sve__mem_8hh_source.html#l00138">sve_mem.hh:138</a></div></div>
<div class="ttc" id="classArmISA_1_1SveContigMemSS_html_aa29dfe81cac5d0ac3ec13834bb4b42fa"><div class="ttname"><a href="classArmISA_1_1SveContigMemSS.html#aa29dfe81cac5d0ac3ec13834bb4b42fa">ArmISA::SveContigMemSS::dest</a></div><div class="ttdeci">IntRegIndex dest</div><div class="ttdef"><b>Definition:</b> <a href="sve__mem_8hh_source.html#l00102">sve_mem.hh:102</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a4f7ed975e7137b5c369214789649451f"><div class="ttname"><a href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">MipsISA::pc</a></div><div class="ttdeci">Bitfield&lt; 4 &gt; pc</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00242">pra_constants.hh:242</a></div></div>
<div class="ttc" id="classArmISA_1_1SveContigMemSI_html_acb6f534532a86712d01ff45ecd543de0"><div class="ttname"><a href="classArmISA_1_1SveContigMemSI.html#acb6f534532a86712d01ff45ecd543de0">ArmISA::SveContigMemSI::baseIsSP</a></div><div class="ttdeci">bool baseIsSP</div><div class="ttdoc">True if the base register is SP (used for SP alignment checking). </div><div class="ttdef"><b>Definition:</b> <a href="sve__mem_8hh_source.html#l00134">sve_mem.hh:134</a></div></div>
<div class="ttc" id="classArmISA_1_1SveMemPredFillSpill_html_ae9e264ae9f33ac8499b6bd3f142790cd"><div class="ttname"><a href="classArmISA_1_1SveMemPredFillSpill.html#ae9e264ae9f33ac8499b6bd3f142790cd">ArmISA::SveMemPredFillSpill::memAccessFlags</a></div><div class="ttdeci">unsigned memAccessFlags</div><div class="ttdef"><b>Definition:</b> <a href="sve__mem_8hh_source.html#l00084">sve_mem.hh:84</a></div></div>
<div class="ttc" id="classArmISA_1_1SveMemPredFillSpill_html_ab4abcf2d11bdf30e630faf42bc394727"><div class="ttname"><a href="classArmISA_1_1SveMemPredFillSpill.html#ab4abcf2d11bdf30e630faf42bc394727">ArmISA::SveMemPredFillSpill::dest</a></div><div class="ttdeci">IntRegIndex dest</div><div class="ttdef"><b>Definition:</b> <a href="sve__mem_8hh_source.html#l00077">sve_mem.hh:77</a></div></div>
<div class="ttc" id="arch_2arm_2insts_2static__inst_8hh_html"><div class="ttname"><a href="arch_2arm_2insts_2static__inst_8hh.html">static_inst.hh</a></div></div>
<div class="ttc" id="classArmISA_1_1ArmStaticInst_html"><div class="ttname"><a href="classArmISA_1_1ArmStaticInst.html">ArmISA::ArmStaticInst</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2arm_2insts_2static__inst_8hh_source.html#l00059">static_inst.hh:59</a></div></div>
<div class="ttc" id="classArmISA_1_1SveMemPredFillSpill_html_a678ea14d2944ea1054f986d39d3c4aba"><div class="ttname"><a href="classArmISA_1_1SveMemPredFillSpill.html#a678ea14d2944ea1054f986d39d3c4aba">ArmISA::SveMemPredFillSpill::baseIsSP</a></div><div class="ttdeci">bool baseIsSP</div><div class="ttdoc">True if the base register is SP (used for SP alignment checking). </div><div class="ttdef"><b>Definition:</b> <a href="sve__mem_8hh_source.html#l00082">sve_mem.hh:82</a></div></div>
<div class="ttc" id="classArmISA_1_1SveMemVecFillSpill_html_a116a63f610d9c548b710f36509e036d6"><div class="ttname"><a href="classArmISA_1_1SveMemVecFillSpill.html#a116a63f610d9c548b710f36509e036d6">ArmISA::SveMemVecFillSpill::dest</a></div><div class="ttdeci">IntRegIndex dest</div><div class="ttdef"><b>Definition:</b> <a href="sve__mem_8hh_source.html#l00052">sve_mem.hh:52</a></div></div>
<div class="ttc" id="classArmISA_1_1SveContigMemSS_html_aed2e5dcffffe4147671abe6e7c216a75"><div class="ttname"><a href="classArmISA_1_1SveContigMemSS.html#aed2e5dcffffe4147671abe6e7c216a75">ArmISA::SveContigMemSS::offset</a></div><div class="ttdeci">IntRegIndex offset</div><div class="ttdef"><b>Definition:</b> <a href="sve__mem_8hh_source.html#l00105">sve_mem.hh:105</a></div></div>
<div class="ttc" id="classArmISA_1_1SveContigMemSI_html_a95ae367673e6b4fef2b6e77d2b19e4d8"><div class="ttname"><a href="classArmISA_1_1SveContigMemSI.html#a95ae367673e6b4fef2b6e77d2b19e4d8">ArmISA::SveContigMemSI::base</a></div><div class="ttdeci">IntRegIndex base</div><div class="ttdef"><b>Definition:</b> <a href="sve__mem_8hh_source.html#l00130">sve_mem.hh:130</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="classArmISA_1_1SveMemVecFillSpill_html_a210dfc3516707567fb72b88a3a8a712e"><div class="ttname"><a href="classArmISA_1_1SveMemVecFillSpill.html#a210dfc3516707567fb72b88a3a8a712e">ArmISA::SveMemVecFillSpill::SveMemVecFillSpill</a></div><div class="ttdeci">SveMemVecFillSpill(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _dest, IntRegIndex _base, uint64_t _imm)</div><div class="ttdef"><b>Definition:</b> <a href="sve__mem_8hh_source.html#l00061">sve_mem.hh:61</a></div></div>
<div class="ttc" id="classArmISA_1_1SveContigMemSS_html_a92997f5712c7f68b93d13209c47dc06c"><div class="ttname"><a href="classArmISA_1_1SveContigMemSS.html#a92997f5712c7f68b93d13209c47dc06c">ArmISA::SveContigMemSS::gp</a></div><div class="ttdeci">IntRegIndex gp</div><div class="ttdef"><b>Definition:</b> <a href="sve__mem_8hh_source.html#l00103">sve_mem.hh:103</a></div></div>
<div class="ttc" id="classArmISA_1_1SveMemPredFillSpill_html_a6792de8149efd1ffc5734f007ac91747"><div class="ttname"><a href="classArmISA_1_1SveMemPredFillSpill.html#a6792de8149efd1ffc5734f007ac91747">ArmISA::SveMemPredFillSpill::imm</a></div><div class="ttdeci">uint64_t imm</div><div class="ttdef"><b>Definition:</b> <a href="sve__mem_8hh_source.html#l00079">sve_mem.hh:79</a></div></div>
<div class="ttc" id="classArmISA_1_1SveContigMemSS_html"><div class="ttname"><a href="classArmISA_1_1SveContigMemSS.html">ArmISA::SveContigMemSS</a></div><div class="ttdef"><b>Definition:</b> <a href="sve__mem_8hh_source.html#l00099">sve_mem.hh:99</a></div></div>
<div class="ttc" id="classArmISA_1_1SveContigMemSI_html_a33f4e2a3fd608c4d93aa6b83c96056e5"><div class="ttname"><a href="classArmISA_1_1SveContigMemSI.html#a33f4e2a3fd608c4d93aa6b83c96056e5">ArmISA::SveContigMemSI::dest</a></div><div class="ttdeci">IntRegIndex dest</div><div class="ttdef"><b>Definition:</b> <a href="sve__mem_8hh_source.html#l00128">sve_mem.hh:128</a></div></div>
<div class="ttc" id="classArmISA_1_1SveContigMemSS_html_a3f9e5c6fa1b142a407bfeb54099c3099"><div class="ttname"><a href="classArmISA_1_1SveContigMemSS.html#a3f9e5c6fa1b142a407bfeb54099c3099">ArmISA::SveContigMemSS::SveContigMemSS</a></div><div class="ttdeci">SveContigMemSS(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _dest, IntRegIndex _gp, IntRegIndex _base, IntRegIndex _offset)</div><div class="ttdef"><b>Definition:</b> <a href="sve__mem_8hh_source.html#l00112">sve_mem.hh:112</a></div></div>
<div class="ttc" id="classArmISA_1_1SveContigMemSI_html_a57869ea7760c1f707c9d0d13d478c702"><div class="ttname"><a href="classArmISA_1_1SveContigMemSI.html#a57869ea7760c1f707c9d0d13d478c702">ArmISA::SveContigMemSI::memAccessFlags</a></div><div class="ttdeci">unsigned memAccessFlags</div><div class="ttdef"><b>Definition:</b> <a href="sve__mem_8hh_source.html#l00136">sve_mem.hh:136</a></div></div>
<div class="ttc" id="classArmISA_1_1SveMemVecFillSpill_html"><div class="ttname"><a href="classArmISA_1_1SveMemVecFillSpill.html">ArmISA::SveMemVecFillSpill</a></div><div class="ttdef"><b>Definition:</b> <a href="sve__mem_8hh_source.html#l00049">sve_mem.hh:49</a></div></div>
<div class="ttc" id="classArmISA_1_1SveMemPredFillSpill_html_a4805c5ee4a063779642d6860627f7a56"><div class="ttname"><a href="classArmISA_1_1SveMemPredFillSpill.html#a4805c5ee4a063779642d6860627f7a56">ArmISA::SveMemPredFillSpill::SveMemPredFillSpill</a></div><div class="ttdeci">SveMemPredFillSpill(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _dest, IntRegIndex _base, uint64_t _imm)</div><div class="ttdef"><b>Definition:</b> <a href="sve__mem_8hh_source.html#l00086">sve_mem.hh:86</a></div></div>
<div class="ttc" id="classStaticInst_html_a4ce6d46a678e2cb90b5baf6fd09028e3"><div class="ttname"><a href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">StaticInst::ExtMachInst</a></div><div class="ttdeci">TheISA::ExtMachInst ExtMachInst</div><div class="ttdoc">Binary extended machine instruction type. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00087">static_inst.hh:87</a></div></div>
<div class="ttc" id="classArmISA_1_1SveContigMemSS_html_a39ac2471fc403f277879c47c3a87400c"><div class="ttname"><a href="classArmISA_1_1SveContigMemSS.html#a39ac2471fc403f277879c47c3a87400c">ArmISA::SveContigMemSS::baseIsSP</a></div><div class="ttdeci">bool baseIsSP</div><div class="ttdoc">True if the base register is SP (used for SP alignment checking). </div><div class="ttdef"><b>Definition:</b> <a href="sve__mem_8hh_source.html#l00108">sve_mem.hh:108</a></div></div>
<div class="ttc" id="classArmISA_1_1SveMemVecFillSpill_html_aa39119d52a39ac65f89c6e60a1b91c6e"><div class="ttname"><a href="classArmISA_1_1SveMemVecFillSpill.html#aa39119d52a39ac65f89c6e60a1b91c6e">ArmISA::SveMemVecFillSpill::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="sve__mem_8cc_source.html#l00046">sve_mem.cc:46</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a83caf036b07c97d2eba6a475430ceeb7"><div class="ttname"><a href="namespaceArmISA.html#a83caf036b07c97d2eba6a475430ceeb7">ArmISA::isSP</a></div><div class="ttdeci">static bool isSP(IntRegIndex reg)</div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00517">intregs.hh:517</a></div></div>
<div class="ttc" id="classArmISA_1_1SveContigMemSS_html_ae148a7e8e08f675df6dd4d1e98a8590a"><div class="ttname"><a href="classArmISA_1_1SveContigMemSS.html#ae148a7e8e08f675df6dd4d1e98a8590a">ArmISA::SveContigMemSS::memAccessFlags</a></div><div class="ttdeci">unsigned memAccessFlags</div><div class="ttdef"><b>Definition:</b> <a href="sve__mem_8hh_source.html#l00110">sve_mem.hh:110</a></div></div>
<div class="ttc" id="classArmISA_1_1SveMemPredFillSpill_html"><div class="ttname"><a href="classArmISA_1_1SveMemPredFillSpill.html">ArmISA::SveMemPredFillSpill</a></div><div class="ttdef"><b>Definition:</b> <a href="sve__mem_8hh_source.html#l00074">sve_mem.hh:74</a></div></div>
<div class="ttc" id="classArmISA_1_1SveMemPredFillSpill_html_a67928cbb586709577cf4d21502a7726c"><div class="ttname"><a href="classArmISA_1_1SveMemPredFillSpill.html#a67928cbb586709577cf4d21502a7726c">ArmISA::SveMemPredFillSpill::base</a></div><div class="ttdeci">IntRegIndex base</div><div class="ttdef"><b>Definition:</b> <a href="sve__mem_8hh_source.html#l00078">sve_mem.hh:78</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:05 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
