$date
	Sun Nov 25 08:35:04 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module reg_rw_tb $end
$var wire 32 ! dataout [31:0] $end
$var reg 1 " clk $end
$var reg 32 # datain [31:0] $end
$var reg 1 $ rst_n $end
$var reg 1 % wenble $end
$scope module test $end
$var wire 1 " clk $end
$var wire 32 & datain [31:0] $end
$var wire 32 ' dataout [31:0] $end
$var wire 1 $ rst_n $end
$var wire 1 % wenble $end
$var reg 32 ( data [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 '
b0 &
0%
0$
b0 #
0"
b0 !
$end
#5
1"
#10
0"
#15
1$
1"
#20
0"
#25
b10101010101010101010101010101010 #
b10101010101010101010101010101010 &
1"
#30
0"
#35
b10101010101010101010101010101010 !
b10101010101010101010101010101010 '
b10101010101010101010101010101010 (
1%
1"
#40
0"
#45
0%
1"
#50
0"
#55
b1010101010101010101010101010101 #
b1010101010101010101010101010101 &
1"
#60
0"
#65
b1010101010101010101010101010101 !
b1010101010101010101010101010101 '
b1010101010101010101010101010101 (
1%
1"
#70
0"
#75
0%
1"
#80
0"
#85
b0 #
b0 &
1"
#90
0"
#95
b0 !
b0 '
b0 (
1%
1"
#100
0"
#105
0%
1"
#110
0"
#115
b11111111111111111111111111111111 #
b11111111111111111111111111111111 &
1"
#120
0"
#125
b11111111111111111111111111111111 !
b11111111111111111111111111111111 '
b11111111111111111111111111111111 (
1%
1"
#130
0"
#135
0%
1"
