# compile verilog/system verilog design source files
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" --include "../../../mac_ip_example.ip_user_files/ipstatic/clk_wiz_v5_3_1"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" --include "../../../mac_ip_example.ip_user_files/ipstatic/clk_wiz_v5_3_1"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" --include "../../../mac_ip_example.ip_user_files/ipstatic/clk_wiz_v5_3_1"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" --include "../../../mac_ip_example.ip_user_files/ipstatic/clk_wiz_v5_3_1"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" --include "../../../mac_ip_example.ip_user_files/ipstatic/clk_wiz_v5_3_1"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" --include "../../../mac_ip_example.ip_user_files/ipstatic/clk_wiz_v5_3_1"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" --include "../../../mac_ip_example.ip_user_files/ipstatic/clk_wiz_v5_3_1"
sv xil_defaultlib  "C:/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" --include "../../../mac_ip_example.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog fifo_generator_v13_1_1  "../../../mac_ip_example.ip_user_files/ipstatic/fifo_generator_v13_1_1/simulation/fifo_generator_vlog_beh.v" --include "../../../mac_ip_example.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog fifo_generator_v13_1_1  "../../../mac_ip_example.ip_user_files/ipstatic/fifo_generator_v13_1_1/hdl/fifo_generator_v13_1_rfs.v" --include "../../../mac_ip_example.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../mac_ip_example.srcs/sources_1/ip/fifo_data/sim/fifo_data.v" --include "../../../mac_ip_example.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog tri_mode_ethernet_mac_v9_0_5  "../../../mac_ip_example.ip_user_files/ipstatic/tri_mode_ethernet_mac_v9_0_5/hdl/tri_mode_ethernet_mac_v9_0_rfs.v" --include "../../../mac_ip_example.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../mac_ip_example.srcs/sources_1/ip/fifo_wbb/sim/fifo_wbb.v" --include "../../../mac_ip_example.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../mac_ip_example.srcs/sources_1/ip/dcm_last/dcm_last_clk_wiz.v" --include "../../../mac_ip_example.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../mac_ip_example.srcs/sources_1/ip/dcm_last/dcm_last.v" --include "../../../mac_ip_example.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog blk_mem_gen_v8_3_3  "../../../mac_ip_example.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v" --include "../../../mac_ip_example.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../mac_ip_example.srcs/sources_1/ip/mac_data_bram/sim/mac_data_bram.v" --include "../../../mac_ip_example.ip_user_files/ipstatic/clk_wiz_v5_3_1"
verilog xil_defaultlib  "../../../mac_ip_example.srcs/sources_1/ip/fifo1/sim/fifo1.v" --include "../../../mac_ip_example.ip_user_files/ipstatic/clk_wiz_v5_3_1"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
