Model {
  Name			  "xsimulink_rexduino_uno_onewire"
  Version		  3.00
  SimParamPage		  "Solver"
  SampleTimeColors	  off
  InvariantConstants	  off
  WideVectorLines	  off
  ShowLineWidths	  off
  ShowPortDataTypes	  off
  StartTime		  "0.0"
  StopTime		  "600"
  SolverMode		  "SingleTasking"
  Solver		  "FixedStepDiscrete"
  RelTol		  "1e-3"
  AbsTol		  "auto"
  Refine		  "1"
  MaxStep		  "auto"
  InitialStep		  "auto"
  FixedStep		  "0.1"
  MaxOrder		  5
  OutputOption		  "RefineOutputTimes"
  OutputTimes		  "[]"
  LoadExternalInput	  off
  ExternalInput		  "[t, u]"
  SaveTime		  on
  TimeSaveName		  "tout"
  SaveState		  off
  StateSaveName		  "xout"
  SaveOutput		  on
  OutputSaveName	  "yout"
  LoadInitialState	  off
  InitialState		  "xInitial"
  SaveFinalState	  off
  FinalStateName	  "xFinal"
  SaveFormat		  "Matrix"
  LimitMaxRows		  off
  MaxRows		  "1000"
  Decimation		  "1"
  AlgebraicLoopMsg	  "warning"
  MinStepSizeMsg	  "warning"
  UnconnectedInputMsg	  "warning"
  UnconnectedOutputMsg	  "warning"
  UnconnectedLineMsg	  "warning"
  InheritedTsInSrcMsg	  "warning"
  IntegerOverflowMsg	  "warning"
  UnnecessaryDatatypeConvMsg "none"
  Int32ToFloatConvMsg	  "warning"
  SignalLabelMismatchMsg  "none"
  ConsistencyChecking	  "off"
  ZeroCross		  on
  SimulationMode	  "normal"
  BlockDataTips		  on
  BlockParametersDataTip  on
  BlockAttributesDataTip  off
  BlockPortWidthsDataTip  off
  BlockDescriptionStringDataTip	off
  BlockMaskParametersDataTip off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  OptimizeBlockIOStorage  on
  BufferReuse		  on
  BooleanDataType	  off
  RTWSystemTargetFile	  "grt.tlc"
  RTWInlineParameters	  off
  RTWRetainRTWFile	  off
  RTWTemplateMakefile	  "grt_default_tmf"
  RTWMakeCommand	  "make_rtw"
  RTWGenerateCodeOnly	  off
  ExtModeMexFile	  "ext_comm"
  ExtModeBatchMode	  off
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "oneshot"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  off
  Created		  "Thu Jan 14 14:46:32 2010"
  Creator		  "Jarda"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "XPMUser"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Wed May 07 09:42:10 2014"
  ModelVersionFormat	  "1.%<AutoIncrement:146>"
  ConfigurationManager	  "none"
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "xsimulink_rexduino_uno_onewire"
    Location		    [59, 103, 876, 869]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    ZoomFactor		    "100"
    AutoZoom		    on
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      Display
      Name		      "Arduino clock"
      Ports		      [1, 0, 0, 0, 0]
      Position		      [460, 593, 600, 617]
      Format		      "long"
      Decimation	      "1"
      Floating		      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Arduino_UNO"
      Ports		      [21, 34, 0, 0, 0]
      Position		      [185, 162, 320, 538]
      ShowPortLabels	      on
      MaskType		      "REX sequence"
      MaskPromptString	      "Serial device, e.g. COM7, /dev/ttyACM0, /dev/tt"
"yUSB0 etc.|Pin 2 mode|Pin 3 mode|Pin 4 mode|Pin 5 mode|Pin 6 mode|Pin 9 mode|"
"Pin 10 mode|Pin 11 mode|Analog pin A0 mode|Analog pin A1 mode|Analog pin A2 m"
"ode|Analog pin A3 mode|Analog pin A4 mode|Analog pin A5 mode"
      MaskStyleString	      "edit,popup(1: Not connected|2: Digital output|3"
": Digital input|4: Digital input with internal pull-up|5: --- N/A for this pi"
"n ---|6: --- N/A for this pin ---|7: 1-Wire temperature|8: Counter|9: Encoder"
" A),popup(1: Not connected|2: Digital output|3: Digital input|4: Digital inpu"
"t with internal pull-up|5: PWM (analog output)|6: --- N/A for this pin ---|7:"
" 1-Wire temperature|8: Counter|9: Encoder A),popup(1: Not connected|2: Digita"
"l output|3: Digital input|4: Digital input with internal pull-up|5: --- N/A f"
"or this pin ---|6: --- N/A for this pin ---|7: 1-Wire temperature|8: --- N/A "
"for this pin ---|9: --- N/A for this pin ---|10: Counter DIR / Encoder B),pop"
"up(1: Not connected|2: Digital output|3: Digital input|4: Digital input with "
"internal pull-up|5: PWM (analog output)|6: --- N/A for this pin ---|7: 1-Wire"
" temperature|8: --- N/A for this pin ---|9: --- N/A for this pin ---|10: Coun"
"ter DIR / Encoder B),popup(1: Not connected|2: Digital output|3: Digital inpu"
"t|4: Digital input with internal pull-up|5: PWM (analog output)|6: --- N/A fo"
"r this pin ---|7: 1-Wire temperature),popup(1: Not connected|2: Digital outpu"
"t|3: Digital input|4: Digital input with internal pull-up|5: PWM (analog outp"
"ut)|6: --- N/A for this pin ---|7: 1-Wire temperature),popup(1: Not connected"
"|2: Digital output|3: Digital input|4: Digital input with internal pull-up|5:"
" PWM (analog output)|6: --- N/A for this pin ---|7: 1-Wire temperature),popup"
"(1: Not connected|2: Digital output|3: Digital input|4: Digital input with in"
"ternal pull-up|5: PWM (analog output)|6: --- N/A for this pin ---|7: 1-Wire t"
"emperature),popup(1: Not connected|2: Digital output|3: Digital input|4: Digi"
"tal input with internal pull-up|5: --- N/A for this pin ---|6: Analog input|7"
": 1-Wire temperature),popup(1: Not connected|2: Digital output|3: Digital inp"
"ut|4: Digital input with internal pull-up|5: --- N/A for this pin ---|6: Anal"
"og input|7: 1-Wire temperature),popup(1: Not connected|2: Digital output|3: D"
"igital input|4: Digital input with internal pull-up|5: --- N/A for this pin -"
"--|6: Analog input|7: 1-Wire temperature),popup(1: Not connected|2: Digital o"
"utput|3: Digital input|4: Digital input with internal pull-up|5: --- N/A for "
"this pin ---|6: Analog input|7: 1-Wire temperature),popup(1: Not connected|2:"
" Digital output|3: Digital input|4: Digital input with internal pull-up|5: --"
"- N/A for this pin ---|6: Analog input|7: 1-Wire temperature),popup(1: Not co"
"nnected|2: Digital output|3: Digital input|4: Digital input with internal pul"
"l-up|5: --- N/A for this pin ---|6: Analog input|7: 1-Wire temperature)"
      MaskTunableValueString  "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskCallbackString      "REXduino_mask_comPort = get_param(gcb,'comPort'"
");\nREXduino_mask_comPort = sscanf(fliplr(REXduino_mask_comPort),'%u',1);\nif"
" ( ~isempty(REXduino_mask_comPort) & (REXduino_mask_comPort<100) )\nset_param"
"([gcb '/CNI_comPort'],'icn',fliplr(num2str(REXduino_mask_comPort)))\nelse\nse"
"t_param([gcb '/CNI_comPort'],'icn','15')    \nend\nclear REXduino_mask_comPor"
"t||||||||||||||"
      MaskEnableString	      "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on,on,on,on,on,on,on,on,on,on"
      MaskVariables	      "comPort=@1;pinmode2=@2;pinmode3=@3;pinmode4=@4;"
"pinmode5=@5;pinmode6=@6;pinmode9=@7;pinmode10=@8;pinmode11=@9;pinmodeA0=@10;p"
"inmodeA1=@11;pinmodeA2=@12;pinmodeA3=@13;pinmodeA4=@14;pinmodeA5=@15"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "COM7|8: Counter|1: Not connected|10: Count"
"er DIR / Encoder B|2: Digital output|1: Not connected|5: PWM (analog output)|"
"1: Not connected|1: Not connected|1: Not connected|6: Analog input|1: Not con"
"nected|1: Not connected|1: Not connected|1: Not connected"
      System {
	Name			"Arduino_UNO"
	Location		[87, 50, 1224, 969]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	ZoomFactor		"100"
	AutoZoom		on
	Block {
	  BlockType		  Inport
	  Name			  "DO2"
	  Position		  [25, 73, 55, 87]
	  Port			  "1"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO3_PWM"
	  Position		  [25, 103, 55, 117]
	  Port			  "2"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO4"
	  Position		  [25, 133, 55, 147]
	  Port			  "3"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO5_PWM"
	  Position		  [25, 163, 55, 177]
	  Port			  "4"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO6_PWM"
	  Position		  [25, 193, 55, 207]
	  Port			  "5"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO9_PWM"
	  Position		  [25, 283, 55, 297]
	  Port			  "6"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO10_PWM"
	  Position		  [25, 313, 55, 327]
	  Port			  "7"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO11_PWM"
	  Position		  [25, 343, 55, 357]
	  Port			  "8"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO12"
	  Position		  [25, 373, 55, 387]
	  Port			  "9"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO13"
	  Position		  [25, 403, 55, 417]
	  Port			  "10"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO_A0"
	  Position		  [25, 433, 55, 447]
	  Port			  "11"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO_A1"
	  Position		  [25, 463, 55, 477]
	  Port			  "12"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO_A2"
	  Position		  [25, 518, 55, 532]
	  Port			  "13"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO_A3"
	  Position		  [25, 548, 55, 562]
	  Port			  "14"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO_A4"
	  Position		  [25, 578, 55, 592]
	  Port			  "15"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "DO_A5"
	  Position		  [25, 608, 55, 622]
	  Port			  "16"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "CNT2R"
	  Position		  [20, 1048, 50, 1062]
	  Port			  "17"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "CNT2E"
	  Position		  [20, 1078, 50, 1092]
	  Port			  "18"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "CNT3R"
	  Position		  [20, 1108, 50, 1122]
	  Port			  "19"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "CNT3E"
	  Position		  [20, 1138, 50, 1152]
	  Port			  "20"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "userSend"
	  Position		  [20, 1173, 50, 1187]
	  Port			  "21"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "AI_demux1"
	  Ports			  [1, 3, 0, 0, 0]
	  Position		  [905, 768, 1005, 802]
	  ShowPortLabels	  on
	  MaskType		  "REX sequence"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "AI_demux1"
	    Location		    [87, 105, 469, 319]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    AutoZoom		    on
	    Block {
	      BlockType		      Inport
	      Name		      "AI_data"
	      Position		      [10, 23, 40, 37]
	      Port		      "1"
	      PortWidth		      "-1"
	      SampleTime	      "-1"
	      DataType		      "auto"
	      SignalType	      "auto"
	      Interpolate	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_1"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [125, 98, 150, 122]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "6: Shift Right"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_10"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [125, 23, 150, 47]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_2"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [210, 103, 235, 127]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_3"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [190, 163, 215, 187]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "6: Shift Right"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_4"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [255, 168, 280, 192]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [65, 57, 95, 73]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "1023"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI_1"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [70, 108, 85, 122]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "10"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "AIdata1"
	      Position		      [325, 28, 355, 42]
	      Port		      "1"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "AIdata2"
	      Position		      [325, 108, 355, 122]
	      Port		      "2"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "AIdata3"
	      Position		      [325, 173, 355, 187]
	      Port		      "3"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Line {
	      SrcBlock		      "AI_data"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, 75]
		DstBlock		"BITOP_1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"BITOP_10"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "BITOP_1"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"BITOP_2"
		DstPort			1
	      }
	      Branch {
		Points			[0, 60]
		DstBlock		"BITOP_3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "BITOP_10"
	      SrcPort		      1
	      DstBlock		      "AIdata1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_2"
	      SrcPort		      1
	      DstBlock		      "AIdata2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_3"
	      SrcPort		      1
	      DstBlock		      "BITOP_4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_4"
	      SrcPort		      1
	      DstBlock		      "AIdata3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CNI"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"BITOP_10"
		DstPort			2
	      }
	      Branch {
		Points			[75, 0; 0, 55]
		Branch {
		  DstBlock		  "BITOP_2"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, 25; 50, 0; 0, 40]
		  DstBlock		  "BITOP_4"
		  DstPort		  2
		}
	      }
	    }
	    Line {
	      SrcBlock		      "CNI_1"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"BITOP_1"
		DstPort			2
	      }
	      Branch {
		Points			[0, 65]
		DstBlock		"BITOP_3"
		DstPort			2
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "AI_demux2"
	  Ports			  [1, 3, 0, 0, 0]
	  Position		  [905, 843, 1005, 877]
	  ShowPortLabels	  on
	  MaskType		  "REX sequence"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "AI_demux2"
	    Location		    [87, 105, 469, 319]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    AutoZoom		    on
	    Block {
	      BlockType		      Inport
	      Name		      "AI_data"
	      Position		      [10, 23, 40, 37]
	      Port		      "1"
	      PortWidth		      "-1"
	      SampleTime	      "-1"
	      DataType		      "auto"
	      SignalType	      "auto"
	      Interpolate	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_1"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [125, 98, 150, 122]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "6: Shift Right"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_10"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [125, 23, 150, 47]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_2"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [210, 103, 235, 127]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_3"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [190, 163, 215, 187]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "6: Shift Right"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_4"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [255, 168, 280, 192]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [65, 57, 95, 73]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "1023"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI_1"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [70, 108, 85, 122]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "10"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "AIdata1"
	      Position		      [325, 28, 355, 42]
	      Port		      "1"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "AIdata2"
	      Position		      [325, 108, 355, 122]
	      Port		      "2"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "AIdata3"
	      Position		      [325, 173, 355, 187]
	      Port		      "3"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Line {
	      SrcBlock		      "AI_data"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, 75]
		DstBlock		"BITOP_1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"BITOP_10"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "BITOP_1"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"BITOP_2"
		DstPort			1
	      }
	      Branch {
		Points			[0, 60]
		DstBlock		"BITOP_3"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "BITOP_10"
	      SrcPort		      1
	      DstBlock		      "AIdata1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_2"
	      SrcPort		      1
	      DstBlock		      "AIdata2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_3"
	      SrcPort		      1
	      DstBlock		      "BITOP_4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_4"
	      SrcPort		      1
	      DstBlock		      "AIdata3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CNI"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"BITOP_10"
		DstPort			2
	      }
	      Branch {
		Points			[75, 0; 0, 55]
		Branch {
		  DstBlock		  "BITOP_2"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, 25; 50, 0; 0, 40]
		  DstBlock		  "BITOP_4"
		  DstPort		  2
		}
	      }
	    }
	    Line {
	      SrcBlock		      "CNI_1"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"BITOP_1"
		DstPort			2
	      }
	      Branch {
		Points			[0, 65]
		DstBlock		"BITOP_3"
		DstPort			2
	      }
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [205, 803, 230, 827]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "3: Bit AND"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_1"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [205, 843, 230, 867]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "3: Bit AND"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_10"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [300, 238, 325, 262]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "2: Bit OR"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_11"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [350, 813, 375, 837]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "2: Bit OR"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_12"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [350, 888, 375, 912]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "2: Bit OR"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_13"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [350, 968, 375, 992]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "2: Bit OR"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_2"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [205, 883, 230, 907]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "3: Bit AND"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_3"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [205, 923, 230, 947]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "3: Bit AND"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_4"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [205, 963, 230, 987]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "3: Bit AND"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_5"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [205, 1003, 230, 1027]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "3: Bit AND"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_6"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [290, 808, 315, 832]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "5: Shift Left"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_7"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [290, 1008, 315, 1032]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "5: Shift Left"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_8"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [290, 928, 315, 952]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "5: Shift Left"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_9"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [290, 848, 315, 872]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  iop			  "5: Shift Left"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNB_LOG_INCOMING"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [205, 1263, 225, 1277]
	  SourceBlock		  "mathlib/CNB"
	  SourceType		  "CNB"
	  YCN			  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNB_LOG_OUTGOING"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [205, 1293, 225, 1307]
	  SourceBlock		  "mathlib/CNB"
	  SourceType		  "CNB"
	  YCN			  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNI"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [140, 812, 165, 828]
	  SourceBlock		  "mathlib/CNI"
	  SourceType		  "CNI"
	  icn			  "255"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNI0"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [430, 333, 450, 347]
	  SourceBlock		  "mathlib/CNI"
	  SourceType		  "CNI"
	  icn			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNI1"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [455, 343, 475, 357]
	  SourceBlock		  "mathlib/CNI"
	  SourceType		  "CNI"
	  icn			  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNI_1"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [255, 818, 270, 832]
	  SourceBlock		  "mathlib/CNI"
	  SourceType		  "CNI"
	  icn			  "8"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNI_2"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [255, 1018, 270, 1032]
	  SourceBlock		  "mathlib/CNI"
	  SourceType		  "CNI"
	  icn			  "8"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNI_3"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [255, 938, 270, 952]
	  SourceBlock		  "mathlib/CNI"
	  SourceType		  "CNI"
	  icn			  "24"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNI_4"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [255, 858, 270, 872]
	  SourceBlock		  "mathlib/CNI"
	  SourceType		  "CNI"
	  icn			  "24"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNI_comPort"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [495, 308, 520, 322]
	  SourceBlock		  "mathlib/CNI"
	  SourceType		  "CNI"
	  icn			  "15"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "CNT_mux"
	  Ports			  [4, 1, 0, 0, 0]
	  Position		  [120, 1068, 210, 1112]
	  ShowPortLabels	  on
	  MaskType		  "REX sequence"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "CNT_mux"
	    Location		    [193, 173, 465, 335]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    AutoZoom		    on
	    Block {
	      BlockType		      Inport
	      Name		      "CNT2R"
	      Position		      [20, 23, 50, 37]
	      Port		      "1"
	      PortWidth		      "-1"
	      SampleTime	      "-1"
	      DataType		      "auto"
	      SignalType	      "auto"
	      Interpolate	      on
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "CNT2E"
	      Position		      [20, 53, 50, 67]
	      Port		      "2"
	      PortWidth		      "-1"
	      SampleTime	      "-1"
	      DataType		      "auto"
	      SignalType	      "auto"
	      Interpolate	      on
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "CNT3R"
	      Position		      [20, 78, 50, 92]
	      Port		      "3"
	      PortWidth		      "-1"
	      SampleTime	      "-1"
	      DataType		      "auto"
	      SignalType	      "auto"
	      Interpolate	      on
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "CNT3E"
	      Position		      [20, 103, 50, 117]
	      Port		      "4"
	      PortWidth		      "-1"
	      SampleTime	      "-1"
	      DataType		      "auto"
	      SignalType	      "auto"
	      Interpolate	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "OCTBM"
	      Ports		      [8, 1, 0, 0, 0]
	      Position		      [135, 21, 170, 109]
	      SourceBlock	      "logiclib/BMOCT"
	      SourceType	      "BMOCT"
	      shift		      "0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "cntCmd"
	      Position		      [215, 58, 245, 72]
	      Port		      "1"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Line {
	      SrcBlock		      "CNT2E"
	      SrcPort		      1
	      Points		      [20, 0; 0, -20]
	      DstBlock		      "OCTBM"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CNT2R"
	      SrcPort		      1
	      DstBlock		      "OCTBM"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CNT3E"
	      SrcPort		      1
	      Points		      [45, 0; 0, -50]
	      DstBlock		      "OCTBM"
	      DstPort		      4
	    }
	    Line {
	      SrcBlock		      "CNT3R"
	      SrcPort		      1
	      Points		      [35, 0; 0, -35]
	      DstBlock		      "OCTBM"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "OCTBM"
	      SrcPort		      1
	      DstBlock		      "cntCmd"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "ERR_demux"
	  Ports			  [1, 4, 0, 0, 0]
	  Position		  [905, 932, 1005, 978]
	  ShowPortLabels	  on
	  MaskType		  "REX sequence"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "ERR_demux"
	    Location		    [89, 103, 567, 380]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    AutoZoom		    on
	    Block {
	      BlockType		      Inport
	      Name		      "data"
	      Position		      [10, 23, 40, 37]
	      Port		      "1"
	      PortWidth		      "-1"
	      SampleTime	      "-1"
	      DataType		      "auto"
	      SignalType	      "auto"
	      Interpolate	      on
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_1"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [125, 83, 150, 107]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "6: Shift Right"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_10"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [125, 23, 150, 47]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_2"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [210, 88, 235, 112]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_4"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [345, 198, 370, 222]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_5"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [210, 128, 235, 152]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "6: Shift Right"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_6"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [305, 133, 330, 157]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "3: Bit AND"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "BITOP_7"
	      Ports		      [2, 1, 0, 0, 0]
	      Position		      [270, 193, 295, 217]
	      SourceBlock	      "logiclib/BITOP"
	      SourceType	      "BITOP"
	      iop		      "6: Shift Right"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [65, 57, 95, 73]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "255"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI_1"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [70, 93, 85, 107]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "8"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI_2"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [260, 143, 275, 157]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "63"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI_3"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [220, 203, 235, 217]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "6"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CNI_4"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [270, 233, 300, 247]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "CNI"
	      icn		      "1023"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "err_code"
	      Position		      [410, 93, 440, 107]
	      Port		      "1"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "err_subcode"
	      Position		      [410, 28, 440, 42]
	      Port		      "2"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "status"
	      Position		      [410, 138, 440, 152]
	      Port		      "3"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "AIdata"
	      Position		      [410, 203, 440, 217]
	      Port		      "4"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Line {
	      SrcBlock		      "BITOP_1"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"BITOP_2"
		DstPort			1
	      }
	      Branch {
		Points			[0, 40]
		DstBlock		"BITOP_5"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "BITOP_10"
	      SrcPort		      1
	      DstBlock		      "err_subcode"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_2"
	      SrcPort		      1
	      DstBlock		      "err_code"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_4"
	      SrcPort		      1
	      DstBlock		      "AIdata"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_5"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"BITOP_6"
		DstPort			1
	      }
	      Branch {
		Points			[0, 60]
		DstBlock		"BITOP_7"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "BITOP_6"
	      SrcPort		      1
	      DstBlock		      "status"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "BITOP_7"
	      SrcPort		      1
	      DstBlock		      "BITOP_4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "CNI"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"BITOP_10"
		DstPort			2
	      }
	      Branch {
		Points			[75, 0; 0, 40]
		DstBlock		"BITOP_2"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "CNI_1"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"BITOP_1"
		DstPort			2
	      }
	      Branch {
		Points			[0, 45]
		DstBlock		"BITOP_5"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "CNI_2"
	      SrcPort		      1
	      DstBlock		      "BITOP_6"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CNI_3"
	      SrcPort		      1
	      DstBlock		      "BITOP_7"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "CNI_4"
	      SrcPort		      1
	      Points		      [20, 0; 0, -25]
	      DstBlock		      "BITOP_4"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "data"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		Points			[0, 60]
		DstBlock		"BITOP_1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"BITOP_10"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "HEXDBD"
	  Ports			  [1, 16, 0, 0, 0]
	  Position		  [920, 16, 965, 484]
	  SourceBlock		  "logiclib/BDHEXD"
	  SourceType		  "BDHEXD"
	  shift			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "HEXDBM"
	  Ports			  [16, 1, 0, 0, 0]
	  Position		  [170, 12, 220, 478]
	  SourceBlock		  "logiclib/BMHEXD"
	  SourceType		  "BMHEXD"
	  shift			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ISSW"
	  Ports			  [3, 1, 0, 0, 0]
	  Position		  [550, 333, 580, 367]
	  SourceBlock		  "logiclib/ISSW"
	  SourceType		  "ISSW"
	}
	Block {
	  BlockType		  Reference
	  Name			  "MP_FORCE_RECONNECT"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [210, 1203, 225, 1217]
	  SourceBlock		  "genlib/MP"
	  SourceType		  "MP"
	  pwidth		  "10"
	  BSTATE		  "off"
	  RPTF			  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "MP_LOG_MASTER_VERSION"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [210, 1323, 225, 1337]
	  SourceBlock		  "genlib/MP"
	  SourceType		  "MP"
	  pwidth		  "10"
	  BSTATE		  "off"
	  RPTF			  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "MP_LOG_PINMODES"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [210, 1233, 225, 1247]
	  SourceBlock		  "genlib/MP"
	  SourceType		  "MP"
	  pwidth		  "10"
	  BSTATE		  "off"
	  RPTF			  "off"
	}
	Block {
	  BlockType		  Reference
	  Name			  "OCTBD"
	  Ports			  [1, 8, 0, 0, 0]
	  Position		  [920, 508, 965, 742]
	  SourceBlock		  "logiclib/BDOCT"
	  SourceType		  "BDOCT"
	  shift			  "16"
	}
	Block {
	  BlockType		  Reference
	  Name			  "OCTBM"
	  Ports			  [8, 1, 0, 0, 0]
	  Position		  [170, 508, 220, 752]
	  SourceBlock		  "logiclib/BMOCT"
	  SourceType		  "BMOCT"
	  shift			  "16"
	}
	Block {
	  BlockType		  Reference
	  Name			  "OCTBM_DEBUG"
	  Ports			  [8, 1, 0, 0, 0]
	  Position		  [300, 1193, 350, 1437]
	  SourceBlock		  "logiclib/BMOCT"
	  SourceType		  "BMOCT"
	  shift			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "REXLANG_REXduino"
	  Ports			  [17, 17, 0, 0, 0]
	  Position		  [605, 230, 655, 410]
	  SourceBlock		  "speclib/REXLANG"
	  SourceType		  "REXLANG"
	  tab_matlab		  "MORE"
	  srcname		  "REXduino_master.stl"
	  srctype		  "1: STL"
	  stack			  "0"
	  debug			  "1: No check"
	  fname			  "comPort"
	  p0			  "0"
	  p1			  "pinmode2"
	  p2			  "pinmode3"
	  p3			  "pinmode4"
	  p4			  "pinmode5"
	  p5			  "pinmode6"
	  p6			  "pinmode9"
	  p7			  "pinmode10"
	  p8			  "pinmode11"
	  p9			  "pinmodeA0"
	  p10			  "pinmodeA1"
	  p11			  "pinmodeA2"
	  p12			  "pinmodeA3"
	  p13			  "pinmodeA4"
	  p14			  "pinmodeA5"
	  p15			  "1"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Simulation_Detector"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [480, 352, 495, 368]
	  ShowPortLabels	  on
	  MaskType		  "REX sequence"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "Simulation_Detector"
	    Location		    [50, 69, 1224, 553]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "automatic"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "100"
	    AutoZoom		    on
	    Block {
	      BlockType		      Reference
	      Name		      "CNI3"
	      Ports		      [0, 1, 0, 0, 0]
	      Position		      [20, 23, 40, 37]
	      SourceBlock	      "mathlib/CNI"
	      SourceType	      "Unknown"
	      icn		      "1"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Y"
	      Position		      [65, 23, 95, 37]
	      Port		      "1"
	      OutputWhenDisabled      "held"
	      InitialOutput	      "[]"
	    }
	    Line {
	      SrcBlock		      "CNI3"
	      SrcPort		      1
	      DstBlock		      "Y"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "comm_status"
	  Position		  [1055, 993, 1085, 1007]
	  Port			  "1"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "err_code"
	  Position		  [1055, 933, 1085, 947]
	  Port			  "2"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "err_subcode"
	  Position		  [1055, 963, 1085, 977]
	  Port			  "3"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI2"
	  Position		  [995, 78, 1025, 92]
	  Port			  "4"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI3"
	  Position		  [995, 108, 1025, 122]
	  Port			  "5"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI4"
	  Position		  [995, 138, 1025, 152]
	  Port			  "6"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI5"
	  Position		  [995, 168, 1025, 182]
	  Port			  "7"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI6"
	  Position		  [995, 198, 1025, 212]
	  Port			  "8"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI7"
	  Position		  [995, 228, 1025, 242]
	  Port			  "9"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI8"
	  Position		  [995, 258, 1025, 272]
	  Port			  "10"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI9"
	  Position		  [995, 288, 1025, 302]
	  Port			  "11"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI10"
	  Position		  [995, 318, 1025, 332]
	  Port			  "12"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI11"
	  Position		  [995, 348, 1025, 362]
	  Port			  "13"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI_A0"
	  Position		  [995, 438, 1025, 452]
	  Port			  "14"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI_A1"
	  Position		  [995, 468, 1025, 482]
	  Port			  "15"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI_A2"
	  Position		  [995, 513, 1025, 527]
	  Port			  "16"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI_A3"
	  Position		  [995, 543, 1025, 557]
	  Port			  "17"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI_A4"
	  Position		  [995, 573, 1025, 587]
	  Port			  "18"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DI_A5"
	  Position		  [995, 603, 1025, 617]
	  Port			  "19"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "AI0"
	  Position		  [1060, 768, 1090, 782]
	  Port			  "20"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "AI1"
	  Position		  [1060, 793, 1090, 807]
	  Port			  "21"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "AI2"
	  Position		  [1060, 818, 1090, 832]
	  Port			  "22"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "AI3"
	  Position		  [1060, 843, 1090, 857]
	  Port			  "23"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "AI4"
	  Position		  [1060, 868, 1090, 882]
	  Port			  "24"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "AI5"
	  Position		  [1060, 893, 1090, 907]
	  Port			  "25"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "CNT2"
	  Position		  [1055, 1048, 1085, 1062]
	  Port			  "26"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "CNT3"
	  Position		  [1055, 1078, 1085, 1092]
	  Port			  "27"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "OW_2_3_data"
	  Position		  [1055, 1133, 1085, 1147]
	  Port			  "28"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "OW_4_5_data"
	  Position		  [1055, 1158, 1085, 1172]
	  Port			  "29"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "OW_6_9_data"
	  Position		  [1055, 1188, 1085, 1202]
	  Port			  "30"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "OW_10_11_data"
	  Position		  [1055, 1218, 1085, 1232]
	  Port			  "31"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "OW_A0_A1_data"
	  Position		  [1055, 1248, 1085, 1262]
	  Port			  "32"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "OW_A2_A3_data"
	  Position		  [1055, 1278, 1085, 1292]
	  Port			  "33"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "userRecv"
	  Position		  [1055, 1308, 1085, 1322]
	  Port			  "34"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Line {
	  SrcBlock		  "AI_demux1"
	  SrcPort		  1
	  DstBlock		  "AI0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AI_demux1"
	  SrcPort		  2
	  Points		  [30, 0; 0, 15]
	  DstBlock		  "AI1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AI_demux1"
	  SrcPort		  3
	  Points		  [20, 0; 0, 30]
	  DstBlock		  "AI2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AI_demux2"
	  SrcPort		  1
	  DstBlock		  "AI3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AI_demux2"
	  SrcPort		  2
	  Points		  [30, 0; 0, 15]
	  DstBlock		  "AI4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AI_demux2"
	  SrcPort		  3
	  Points		  [20, 0; 0, 30]
	  DstBlock		  "AI5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BITOP"
	  SrcPort		  1
	  DstBlock		  "BITOP_6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BITOP_1"
	  SrcPort		  1
	  DstBlock		  "BITOP_9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BITOP_10"
	  SrcPort		  1
	  DstBlock		  "REXLANG_REXduino"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "BITOP_11"
	  SrcPort		  1
	  Points		  [5, 0; 0, -545]
	  DstBlock		  "REXLANG_REXduino"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "BITOP_12"
	  SrcPort		  1
	  Points		  [15, 0; 0, -610]
	  DstBlock		  "REXLANG_REXduino"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "BITOP_13"
	  SrcPort		  1
	  Points		  [25, 0; 0, -680]
	  DstBlock		  "REXLANG_REXduino"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "BITOP_2"
	  SrcPort		  1
	  DstBlock		  "BITOP_12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BITOP_3"
	  SrcPort		  1
	  DstBlock		  "BITOP_8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BITOP_4"
	  SrcPort		  1
	  DstBlock		  "BITOP_13"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BITOP_5"
	  SrcPort		  1
	  DstBlock		  "BITOP_7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BITOP_6"
	  SrcPort		  1
	  DstBlock		  "BITOP_11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BITOP_7"
	  SrcPort		  1
	  Points		  [0, -35]
	  DstBlock		  "BITOP_13"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "BITOP_8"
	  SrcPort		  1
	  Points		  [0, -35]
	  DstBlock		  "BITOP_12"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "BITOP_9"
	  SrcPort		  1
	  Points		  [10, 0; 0, -30]
	  DstBlock		  "BITOP_11"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "CNB_LOG_INCOMING"
	  SrcPort		  1
	  DstBlock		  "OCTBM_DEBUG"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "CNB_LOG_OUTGOING"
	  SrcPort		  1
	  DstBlock		  "OCTBM_DEBUG"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "CNI"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "BITOP"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 40]
	    Branch {
	      DstBlock		      "BITOP_1"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, 40]
	      Branch {
		DstBlock		"BITOP_2"
		DstPort			2
	      }
	      Branch {
		Points			[0, 40]
		Branch {
		  DstBlock		  "BITOP_3"
		  DstPort		  2
		}
		Branch {
		  Points		  [0, 40]
		  Branch {
		    DstBlock		    "BITOP_4"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, 40]
		    DstBlock		    "BITOP_5"
		    DstPort		    2
		  }
		}
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "CNI0"
	  SrcPort		  1
	  DstBlock		  "ISSW"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "CNI1"
	  SrcPort		  1
	  DstBlock		  "ISSW"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "CNI_1"
	  SrcPort		  1
	  DstBlock		  "BITOP_6"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "CNI_2"
	  SrcPort		  1
	  DstBlock		  "BITOP_7"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "CNI_3"
	  SrcPort		  1
	  DstBlock		  "BITOP_8"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "CNI_4"
	  SrcPort		  1
	  DstBlock		  "BITOP_9"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "CNI_comPort"
	  SrcPort		  1
	  Points		  [65, 0]
	  DstBlock		  "REXLANG_REXduino"
	  DstPort		  11
	}
	Line {
	  SrcBlock		  "CNT2E"
	  SrcPort		  1
	  DstBlock		  "CNT_mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "CNT2R"
	  SrcPort		  1
	  Points		  [40, 0; 0, 20]
	  DstBlock		  "CNT_mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "CNT3E"
	  SrcPort		  1
	  Points		  [50, 0]
	  DstBlock		  "CNT_mux"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "CNT3R"
	  SrcPort		  1
	  Points		  [40, 0; 0, -20]
	  DstBlock		  "CNT_mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "CNT_mux"
	  SrcPort		  1
	  Points		  [275, 0; 0, -700]
	  DstBlock		  "REXLANG_REXduino"
	  DstPort		  16
	}
	Line {
	  SrcBlock		  "DO10_PWM"
	  SrcPort		  1
	  Points		  [35, 0]
	  Branch {
	    Points		    [0, 650]
	    DstBlock		    "BITOP_4"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "HEXDBM"
	    DstPort		    11
	  }
	}
	Line {
	  SrcBlock		  "DO11_PWM"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    Points		    [0, 660]
	    DstBlock		    "BITOP_5"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "HEXDBM"
	    DstPort		    12
	  }
	}
	Line {
	  SrcBlock		  "DO12"
	  SrcPort		  1
	  DstBlock		  "HEXDBM"
	  DstPort		  13
	}
	Line {
	  SrcBlock		  "DO13"
	  SrcPort		  1
	  DstBlock		  "HEXDBM"
	  DstPort		  14
	}
	Line {
	  SrcBlock		  "DO2"
	  SrcPort		  1
	  DstBlock		  "HEXDBM"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "DO3_PWM"
	  SrcPort		  1
	  Points		  [75, 0]
	  Branch {
	    Points		    [0, 700]
	    DstBlock		    "BITOP"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "HEXDBM"
	    DstPort		    4
	  }
	}
	Line {
	  SrcBlock		  "DO4"
	  SrcPort		  1
	  DstBlock		  "HEXDBM"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "DO5_PWM"
	  SrcPort		  1
	  Points		  [65, 0]
	  Branch {
	    Points		    [0, 680]
	    DstBlock		    "BITOP_1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "HEXDBM"
	    DstPort		    6
	  }
	}
	Line {
	  SrcBlock		  "DO6_PWM"
	  SrcPort		  1
	  Points		  [55, 0]
	  Branch {
	    Points		    [0, 690]
	    DstBlock		    "BITOP_2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "HEXDBM"
	    DstPort		    7
	  }
	}
	Line {
	  SrcBlock		  "DO9_PWM"
	  SrcPort		  1
	  Points		  [45, 0]
	  Branch {
	    Points		    [0, 640]
	    DstBlock		    "BITOP_3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "HEXDBM"
	    DstPort		    10
	  }
	}
	Line {
	  SrcBlock		  "DO_A0"
	  SrcPort		  1
	  DstBlock		  "HEXDBM"
	  DstPort		  15
	}
	Line {
	  SrcBlock		  "DO_A1"
	  SrcPort		  1
	  DstBlock		  "HEXDBM"
	  DstPort		  16
	}
	Line {
	  SrcBlock		  "DO_A2"
	  SrcPort		  1
	  DstBlock		  "OCTBM"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "DO_A3"
	  SrcPort		  1
	  DstBlock		  "OCTBM"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "DO_A4"
	  SrcPort		  1
	  DstBlock		  "OCTBM"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "DO_A5"
	  SrcPort		  1
	  DstBlock		  "OCTBM"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "ERR_demux"
	  SrcPort		  1
	  DstBlock		  "err_code"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ERR_demux"
	  SrcPort		  2
	  Points		  [30, 0]
	  DstBlock		  "err_subcode"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ERR_demux"
	  SrcPort		  3
	  Points		  [20, 0; 0, 40]
	  DstBlock		  "comm_status"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "HEXDBD"
	  SrcPort		  3
	  DstBlock		  "DI2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "HEXDBD"
	  SrcPort		  4
	  DstBlock		  "DI3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "HEXDBD"
	  SrcPort		  5
	  DstBlock		  "DI4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "HEXDBD"
	  SrcPort		  6
	  DstBlock		  "DI5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "HEXDBD"
	  SrcPort		  7
	  DstBlock		  "DI6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "HEXDBD"
	  SrcPort		  8
	  DstBlock		  "DI7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "HEXDBD"
	  SrcPort		  9
	  DstBlock		  "DI8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "HEXDBD"
	  SrcPort		  10
	  DstBlock		  "DI9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "HEXDBD"
	  SrcPort		  11
	  DstBlock		  "DI10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "HEXDBD"
	  SrcPort		  12
	  DstBlock		  "DI11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "HEXDBD"
	  SrcPort		  15
	  DstBlock		  "DI_A0"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "HEXDBD"
	  SrcPort		  16
	  DstBlock		  "DI_A1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "HEXDBM"
	  SrcPort		  1
	  DstBlock		  "BITOP_10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "ISSW"
	  SrcPort		  1
	  DstBlock		  "REXLANG_REXduino"
	  DstPort		  12
	}
	Line {
	  SrcBlock		  "MP_FORCE_RECONNECT"
	  SrcPort		  1
	  DstBlock		  "OCTBM_DEBUG"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "MP_LOG_MASTER_VERSION"
	  SrcPort		  1
	  DstBlock		  "OCTBM_DEBUG"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "MP_LOG_PINMODES"
	  SrcPort		  1
	  DstBlock		  "OCTBM_DEBUG"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "OCTBD"
	  SrcPort		  1
	  DstBlock		  "DI_A2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "OCTBD"
	  SrcPort		  2
	  DstBlock		  "DI_A3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "OCTBD"
	  SrcPort		  3
	  DstBlock		  "DI_A4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "OCTBD"
	  SrcPort		  4
	  DstBlock		  "DI_A5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "OCTBM"
	  SrcPort		  1
	  Points		  [35, 0; 0, -375]
	  DstBlock		  "BITOP_10"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "OCTBM_DEBUG"
	  SrcPort		  1
	  Points		  [200, 0; 0, -935]
	  DstBlock		  "REXLANG_REXduino"
	  DstPort		  15
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  2
	  Points		  [235, 0]
	  Branch {
	    DstBlock		    "HEXDBD"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 375]
	    DstBlock		    "OCTBD"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  5
	  Points		  [225, 0; 0, 505]
	  DstBlock		  "AI_demux1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  6
	  Points		  [215, 0; 0, 570]
	  DstBlock		  "AI_demux2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  8
	  Points		  [160, 0; 0, 745]
	  DstBlock		  "CNT2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  9
	  Points		  [150, 0; 0, 765]
	  DstBlock		  "CNT3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  10
	  Points		  [205, 0; 0, 625]
	  DstBlock		  "ERR_demux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  11
	  Points		  [100, 0; 0, 800]
	  DstBlock		  "OW_2_3_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  12
	  Points		  [90, 0; 0, 815]
	  DstBlock		  "OW_4_5_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  13
	  Points		  [80, 0; 0, 835]
	  DstBlock		  "OW_6_9_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  14
	  Points		  [70, 0; 0, 855]
	  DstBlock		  "OW_10_11_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  15
	  Points		  [60, 0; 0, 875]
	  DstBlock		  "OW_A0_A1_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  16
	  Points		  [50, 0; 0, 895]
	  DstBlock		  "OW_A2_A3_data"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "REXLANG_REXduino"
	  SrcPort		  17
	  Points		  [40, 0; 0, 915]
	  DstBlock		  "userRecv"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Simulation_Detector"
	  SrcPort		  1
	  DstBlock		  "ISSW"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "userSend"
	  SrcPort		  1
	  Points		  [445, 0; 0, -780]
	  DstBlock		  "REXLANG_REXduino"
	  DstPort		  17
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "BIS_BLINK_DO13"
      Ports		      [0, 2, 0, 0, 0]
      Position		      [90, 353, 105, 377]
      NamePlacement	      "alternate"
      SourceBlock	      "genlib/BIS"
      SourceType	      "BIS"
      Y0		      off
      t1		      "0.9"
      t2		      "1.0"
      t3		      "0"
      t4		      "4"
      t5		      "5"
      t6		      "6"
      t7		      "7"
      t8		      "8"
      RPT		      on
      bEdit		      off
    }
    Block {
      BlockType		      Reference
      Name		      "CNB_CNT2_ENABLE"
      Ports		      [0, 1, 0, 0, 0]
      Position		      [55, 488, 80, 502]
      SourceBlock	      "mathlib/CNB"
      SourceType	      "CNB"
      YCN		      on
    }
    Block {
      BlockType		      Reference
      Name		      "CNB_CNT2_RESET"
      Ports		      [0, 1, 0, 0, 0]
      Position		      [55, 459, 80, 471]
      SourceBlock	      "mathlib/CNB"
      SourceType	      "CNB"
      YCN		      off
    }
    Block {
      BlockType		      Reference
      Name		      "CNB_DO5"
      Ports		      [0, 1, 0, 0, 0]
      Position		      [85, 261, 110, 279]
      SourceBlock	      "mathlib/CNB"
      SourceType	      "CNB"
      YCN		      off
    }
    Block {
      BlockType		      Reference
      Name		      "CNI_PWM"
      Ports		      [0, 1, 0, 0, 0]
      Position		      [85, 292, 110, 308]
      SourceBlock	      "mathlib/CNI"
      SourceType	      "CNI"
      icn		      "128"
    }
    Block {
      BlockType		      Clock
      Name		      "Clock"
      Position		      [300, 640, 320, 660]
      DisplayTime	      off
      Decimation	      "10"
    }
    Block {
      BlockType		      Scope
      Name		      "Clock difference"
      Ports		      [1, 0, 0, 0, 0]
      Position		      [505, 674, 535, 706]
      Floating		      off
      Location		      [963, 49, 1915, 573]
      Open		      off
      NumInputPorts	      "1"
      TickLabels	      "OneTimeTick"
      ZoomMode		      "yonly"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
      }
      Grid		      "on"
      TimeRange		      "30"
      YMin		      "-5250"
      YMax		      "-500"
      SaveToWorkspace	      off
      SaveName		      "ScopeData1"
      DataFormat	      "StructureWithTime"
      LimitMaxRows	      on
      MaxRows		      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      Display
      Name		      "Clock difference display"
      Ports		      [1, 0, 0, 0, 0]
      Position		      [460, 633, 600, 657]
      Format		      "long"
      Decimation	      "1"
      Floating		      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Display
      Name		      "Communication status"
      Ports		      [1, 0, 0, 0, 0]
      Position		      [435, 163, 520, 227]
      Format		      "short"
      Decimation	      "1"
      Floating		      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      From
      Name		      "From_1"
      Position		      [110, 748, 200, 762]
      ShowName		      off
      GotoTag		      "CNT2"
    }
    Block {
      BlockType		      From
      Name		      "From_2"
      Position		      [15, 718, 105, 732]
      ShowName		      off
      GotoTag		      "temperature1"
    }
    Block {
      BlockType		      From
      Name		      "From_3"
      Position		      [110, 728, 200, 742]
      ShowName		      off
      GotoTag		      "temperature2"
    }
    Block {
      BlockType		      From
      Name		      "From_7"
      Position		      [15, 738, 105, 752]
      ShowName		      off
      GotoTag		      "AI1"
    }
    Block {
      BlockType		      Reference
      Name		      "GAIN"
      Ports		      [1, 1, 0, 0, 0]
      Position		      [345, 643, 370, 657]
      SourceBlock	      "mathlib/GAIN"
      SourceType	      "GAIN"
      k			      "1000"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto_1"
      Position		      [395, 403, 485, 417]
      ShowName		      off
      GotoTag		      "AI1"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto_2"
      Position		      [730, 458, 820, 472]
      ShowName		      off
      GotoTag		      "temperature1"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto_3"
      Position		      [730, 478, 820, 492]
      ShowName		      off
      GotoTag		      "temperature2"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto_4"
      Position		      [395, 453, 485, 467]
      ShowName		      off
      GotoTag		      "CNT2"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Scope
      Name		      "Measured values"
      Ports		      [1, 0, 0, 0, 0]
      Position		      [315, 724, 345, 756]
      Floating		      off
      Location		      [644, 124, 968, 363]
      Open		      off
      NumInputPorts	      "1"
      TickLabels	      "OneTimeTick"
      ZoomMode		      "yonly"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
      }
      Grid		      "on"
      TimeRange		      "30"
      YMin		      "0"
      YMax		      "300"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      DataFormat	      "StructureWithTime"
      LimitMaxRows	      on
      MaxRows		      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      Display
      Name		      "Measured values display"
      Ports		      [1, 0, 0, 0, 0]
      Position		      [285, 775, 370, 865]
      Format		      "short"
      Decimation	      "1"
      Floating		      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Mux
      Name		      "Mux"
      Ports		      [3, 1, 0, 0, 0]
      Position		      [400, 176, 410, 214]
      ShowName		      off
      Inputs		      "3"
      DisplayOption	      "bar"
    }
    Block {
      BlockType		      Mux
      Name		      "Mux1"
      Ports		      [4, 1, 0, 0, 0]
      Position		      [245, 721, 255, 759]
      ShowName		      off
      Inputs		      "4"
      DisplayOption	      "bar"
    }
    Block {
      BlockType		      SubSystem
      Name		      "OW_branch10"
      Ports		      [2, 4, 0, 0, 0]
      Position		      [610, 467, 700, 513]
      ShowPortLabels	      on
      MaskType		      "REX sequence"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"OW_branch10"
	Location		[300, 89, 821, 382]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	ZoomFactor		"100"
	AutoZoom		on
	Block {
	  BlockType		  Inport
	  Name			  "Temp"
	  Position		  [15, 12, 45, 28]
	  Port			  "1"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "nSensor"
	  Position		  [15, 57, 45, 73]
	  Port			  "2"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "ITOI_1"
	  Ports			  [5, 5, 0, 0, 0]
	  Position		  [85, 57, 120, 113]
	  SourceBlock		  "logiclib/ITOI"
	  SourceType		  "ITOI"
	  SID			  "156"
	  LibraryVersion	  "1.92"
	  BINF			  "off"
	  fktab			  "[0 1 2 4 8 0 0 0 0 0 0 0 0 0 0 0]"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SHLD1"
	  Ports			  [3, 1, 0, 0, 0]
	  Position		  [225, 58, 265, 92]
	  SourceBlock		  "analoglib/SHLD"
	  SourceType		  "SHLD"
	  SID			  "157"
	  LibraryVersion	  "1.85"
	  y0			  "0"
	  mode			  "1: Triggered sampling"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SHLD2"
	  Ports			  [3, 1, 0, 0, 0]
	  Position		  [225, 113, 265, 147]
	  SourceBlock		  "analoglib/SHLD"
	  SourceType		  "SHLD"
	  SID			  "158"
	  LibraryVersion	  "1.85"
	  y0			  "0"
	  mode			  "1: Triggered sampling"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SHLD3"
	  Ports			  [3, 1, 0, 0, 0]
	  Position		  [225, 168, 265, 202]
	  SourceBlock		  "analoglib/SHLD"
	  SourceType		  "SHLD"
	  SID			  "159"
	  LibraryVersion	  "1.85"
	  y0			  "0"
	  mode			  "1: Triggered sampling"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SHLD4"
	  Ports			  [3, 1, 0, 0, 0]
	  Position		  [225, 223, 265, 257]
	  SourceBlock		  "analoglib/SHLD"
	  SourceType		  "SHLD"
	  SID			  "160"
	  LibraryVersion	  "1.85"
	  y0			  "0"
	  mode			  "1: Triggered sampling"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Sensor1"
	  Position		  [455, 68, 485, 82]
	  Port			  "1"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Sensor2"
	  Position		  [455, 124, 485, 136]
	  Port			  "2"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Sensor3"
	  Position		  [455, 178, 485, 192]
	  Port			  "3"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Sensor4"
	  Position		  [455, 233, 485, 247]
	  Port			  "4"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Line {
	  SrcBlock		  "ITOI_1"
	  SrcPort		  2
	  DstBlock		  "SHLD1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ITOI_1"
	  SrcPort		  3
	  Points		  [40, 0; 0, 45]
	  DstBlock		  "SHLD2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ITOI_1"
	  SrcPort		  4
	  Points		  [30, 0; 0, 90]
	  DstBlock		  "SHLD3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ITOI_1"
	  SrcPort		  5
	  Points		  [20, 0; 0, 135]
	  DstBlock		  "SHLD4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "SHLD1"
	  SrcPort		  1
	  DstBlock		  "Sensor1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SHLD2"
	  SrcPort		  1
	  DstBlock		  "Sensor2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SHLD3"
	  SrcPort		  1
	  DstBlock		  "Sensor3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SHLD4"
	  SrcPort		  1
	  DstBlock		  "Sensor4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Temp"
	  SrcPort		  1
	  Points		  [140, 0; 0, 45]
	  Branch {
	    Points		    [0, 55]
	    Branch {
	      Points		      [0, 55]
	      Branch {
		DstBlock		"SHLD3"
		DstPort			1
	      }
	      Branch {
		Points			[0, 55]
		DstBlock		"SHLD4"
		DstPort			1
	      }
	    }
	    Branch {
	      DstBlock		      "SHLD2"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "SHLD1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "nSensor"
	  SrcPort		  1
	  DstBlock		  "ITOI_1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "OW_branch11"
      Ports		      [2, 4, 0, 0, 0]
      Position		      [610, 532, 700, 578]
      ShowPortLabels	      on
      MaskType		      "REX sequence"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"OW_branch11"
	Location		[300, 89, 821, 382]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	ZoomFactor		"100"
	AutoZoom		on
	Block {
	  BlockType		  Inport
	  Name			  "Temp"
	  Position		  [15, 12, 45, 28]
	  Port			  "1"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Inport
	  Name			  "nSensor"
	  Position		  [15, 57, 45, 73]
	  Port			  "2"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "ITOI_1"
	  Ports			  [5, 5, 0, 0, 0]
	  Position		  [85, 57, 120, 113]
	  SourceBlock		  "logiclib/ITOI"
	  SourceType		  "ITOI"
	  SID			  "168"
	  LibraryVersion	  "1.92"
	  BINF			  "off"
	  fktab			  "[0 1 2 4 8 0 0 0 0 0 0 0 0 0 0 0]"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SHLD1"
	  Ports			  [3, 1, 0, 0, 0]
	  Position		  [225, 58, 265, 92]
	  SourceBlock		  "analoglib/SHLD"
	  SourceType		  "SHLD"
	  SID			  "169"
	  LibraryVersion	  "1.85"
	  y0			  "0"
	  mode			  "1: Triggered sampling"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SHLD2"
	  Ports			  [3, 1, 0, 0, 0]
	  Position		  [225, 113, 265, 147]
	  SourceBlock		  "analoglib/SHLD"
	  SourceType		  "SHLD"
	  SID			  "170"
	  LibraryVersion	  "1.85"
	  y0			  "0"
	  mode			  "1: Triggered sampling"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SHLD3"
	  Ports			  [3, 1, 0, 0, 0]
	  Position		  [225, 168, 265, 202]
	  SourceBlock		  "analoglib/SHLD"
	  SourceType		  "SHLD"
	  SID			  "171"
	  LibraryVersion	  "1.85"
	  y0			  "0"
	  mode			  "1: Triggered sampling"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SHLD4"
	  Ports			  [3, 1, 0, 0, 0]
	  Position		  [225, 223, 265, 257]
	  SourceBlock		  "analoglib/SHLD"
	  SourceType		  "SHLD"
	  SID			  "172"
	  LibraryVersion	  "1.85"
	  y0			  "0"
	  mode			  "1: Triggered sampling"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Sensor1"
	  Position		  [455, 68, 485, 82]
	  Port			  "1"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Sensor2"
	  Position		  [455, 124, 485, 136]
	  Port			  "2"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Sensor3"
	  Position		  [455, 178, 485, 192]
	  Port			  "3"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Sensor4"
	  Position		  [455, 233, 485, 247]
	  Port			  "4"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Line {
	  SrcBlock		  "ITOI_1"
	  SrcPort		  2
	  DstBlock		  "SHLD1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ITOI_1"
	  SrcPort		  3
	  Points		  [40, 0; 0, 45]
	  DstBlock		  "SHLD2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ITOI_1"
	  SrcPort		  4
	  Points		  [30, 0; 0, 90]
	  DstBlock		  "SHLD3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "ITOI_1"
	  SrcPort		  5
	  Points		  [20, 0; 0, 135]
	  DstBlock		  "SHLD4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "SHLD1"
	  SrcPort		  1
	  DstBlock		  "Sensor1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SHLD2"
	  SrcPort		  1
	  DstBlock		  "Sensor2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SHLD3"
	  SrcPort		  1
	  DstBlock		  "Sensor3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SHLD4"
	  SrcPort		  1
	  DstBlock		  "Sensor4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Temp"
	  SrcPort		  1
	  Points		  [140, 0; 0, 45]
	  Branch {
	    Points		    [0, 55]
	    Branch {
	      Points		      [0, 55]
	      Branch {
		DstBlock		"SHLD3"
		DstPort			1
	      }
	      Branch {
		Points			[0, 55]
		DstBlock		"SHLD4"
		DstPort			1
	      }
	    }
	    Branch {
	      DstBlock		      "SHLD2"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "SHLD1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "nSensor"
	  SrcPort		  1
	  DstBlock		  "ITOI_1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "OW_decompose"
      Ports		      [1, 4, 0, 0, 0]
      Position		      [415, 488, 555, 532]
      ShowPortLabels	      on
      MaskType		      "REX sequence"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      System {
	Name			"OW_decompose"
	Location		[285, 126, 1005, 522]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	AutoZoom		on
	Block {
	  BlockType		  Inport
	  Name			  "OW_data"
	  Position		  [10, 53, 40, 67]
	  Port			  "1"
	  PortWidth		  "-1"
	  SampleTime		  "-1"
	  DataType		  "auto"
	  SignalType		  "auto"
	  Interpolate		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_1"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [125, 163, 150, 187]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  SID			  "179"
	  LibraryVersion	  "1.92"
	  iop			  "5: Shift Left"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_10"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [125, 53, 150, 77]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  SID			  "180"
	  LibraryVersion	  "1.92"
	  iop			  "5: Shift Left"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_11"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [365, 63, 390, 87]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  SID			  "181"
	  LibraryVersion	  "1.92"
	  iop			  "3: Bit AND"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_12"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [365, 103, 390, 127]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  SID			  "182"
	  LibraryVersion	  "1.92"
	  iop			  "3: Bit AND"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_13"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [400, 213, 425, 237]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  SID			  "183"
	  LibraryVersion	  "1.92"
	  iop			  "3: Bit AND"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_14"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [310, 208, 335, 232]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  SID			  "184"
	  LibraryVersion	  "1.92"
	  iop			  "1: Bit NOT"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_2"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [210, 168, 235, 192]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  SID			  "185"
	  LibraryVersion	  "1.92"
	  iop			  "6: Shift Right"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_3"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [210, 58, 235, 82]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  SID			  "186"
	  LibraryVersion	  "1.92"
	  iop			  "6: Shift Right"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_4"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [275, 98, 300, 122]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  SID			  "187"
	  LibraryVersion	  "1.92"
	  iop			  "1: Bit NOT"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_5"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [130, 283, 155, 307]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  SID			  "188"
	  LibraryVersion	  "1.92"
	  iop			  "6: Shift Right"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_6"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [240, 288, 265, 312]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  SID			  "189"
	  LibraryVersion	  "1.92"
	  iop			  "3: Bit AND"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_7"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [240, 338, 265, 362]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  SID			  "190"
	  LibraryVersion	  "1.92"
	  iop			  "3: Bit AND"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_8"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [130, 333, 155, 357]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  SID			  "191"
	  LibraryVersion	  "1.92"
	  iop			  "6: Shift Right"
	}
	Block {
	  BlockType		  Reference
	  Name			  "BITOP_9"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [400, 173, 425, 197]
	  SourceBlock		  "logiclib/BITOP"
	  SourceType		  "BITOP"
	  SID			  "192"
	  LibraryVersion	  "1.92"
	  iop			  "3: Bit AND"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNI_1"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [80, 173, 95, 187]
	  SourceBlock		  "mathlib/CNI"
	  SourceType		  "CNI"
	  SID			  "193"
	  LibraryVersion	  "1.138"
	  icn			  "4"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNI_2"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [185, 298, 200, 312]
	  SourceBlock		  "mathlib/CNI"
	  SourceType		  "CNI"
	  SID			  "194"
	  LibraryVersion	  "1.138"
	  icn			  "15"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNI_3"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [295, 73, 330, 87]
	  SourceBlock		  "mathlib/CNI"
	  SourceType		  "CNI"
	  SID			  "195"
	  LibraryVersion	  "1.138"
	  icn			  "2047"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNI_5"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [80, 88, 95, 102]
	  SourceBlock		  "mathlib/CNI"
	  SourceType		  "CNI"
	  SID			  "196"
	  LibraryVersion	  "1.138"
	  icn			  "20"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNI_6"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [80, 293, 95, 307]
	  SourceBlock		  "mathlib/CNI"
	  SourceType		  "CNI"
	  SID			  "197"
	  LibraryVersion	  "1.138"
	  icn			  "12"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNI_7"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [80, 343, 95, 357]
	  SourceBlock		  "mathlib/CNI"
	  SourceType		  "CNI"
	  SID			  "198"
	  LibraryVersion	  "1.138"
	  icn			  "28"
	}
	Block {
	  BlockType		  Reference
	  Name			  "CNR"
	  Ports			  [0, 1, 0, 0, 0]
	  Position		  [395, 144, 440, 156]
	  SourceBlock		  "mathlib/CNR"
	  SourceType		  "CNR"
	  SID			  "199"
	  LibraryVersion	  "1.138"
	  ycn			  "0.0625"
	}
	Block {
	  BlockType		  Reference
	  Name			  "GAIN"
	  Ports			  [1, 1, 0, 0, 0]
	  Position		  [415, 108, 440, 122]
	  SourceBlock		  "mathlib/GAIN"
	  SourceType		  "GAIN"
	  SID			  "200"
	  LibraryVersion	  "1.138"
	  k			  "-0.0625"
	}
	Block {
	  BlockType		  Reference
	  Name			  "GAIN_1"
	  Ports			  [1, 1, 0, 0, 0]
	  Position		  [450, 218, 475, 232]
	  SourceBlock		  "mathlib/GAIN"
	  SourceType		  "GAIN"
	  SID			  "201"
	  LibraryVersion	  "1.138"
	  k			  "-0.0625"
	}
	Block {
	  BlockType		  Reference
	  Name			  "GAIN_2"
	  Ports			  [1, 1, 0, 0, 0]
	  Position		  [415, 68, 440, 82]
	  SourceBlock		  "mathlib/GAIN"
	  SourceType		  "GAIN"
	  SID			  "202"
	  LibraryVersion	  "1.138"
	  k			  "0.0625"
	}
	Block {
	  BlockType		  Reference
	  Name			  "GAIN_3"
	  Ports			  [1, 1, 0, 0, 0]
	  Position		  [450, 178, 475, 192]
	  SourceBlock		  "mathlib/GAIN"
	  SourceType		  "GAIN"
	  SID			  "203"
	  LibraryVersion	  "1.138"
	  k			  "0.0625"
	}
	Block {
	  BlockType		  Reference
	  Name			  "REL"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [270, 28, 295, 52]
	  SourceBlock		  "mathlib/REL"
	  SourceType		  "REL"
	  SID			  "204"
	  LibraryVersion	  "1.138"
	  irel			  "3: less than (<)"
	}
	Block {
	  BlockType		  Reference
	  Name			  "REL_1"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [245, 243, 270, 267]
	  SourceBlock		  "mathlib/REL"
	  SourceType		  "REL"
	  SID			  "205"
	  LibraryVersion	  "1.138"
	  irel			  "3: less than (<)"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SSW"
	  Ports			  [3, 1, 0, 0, 0]
	  Position		  [535, 68, 565, 102]
	  SourceBlock		  "analoglib/SSW"
	  SourceType		  "SSW"
	  SID			  "206"
	  LibraryVersion	  "1.85"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SSW_1"
	  Ports			  [3, 1, 0, 0, 0]
	  Position		  [570, 178, 600, 212]
	  SourceBlock		  "analoglib/SSW"
	  SourceType		  "SSW"
	  SID			  "207"
	  LibraryVersion	  "1.85"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SUB"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [465, 108, 490, 132]
	  SourceBlock		  "mathlib/SUB"
	  SourceType		  "SUB"
	  SID			  "208"
	  LibraryVersion	  "1.138"
	}
	Block {
	  BlockType		  Reference
	  Name			  "SUB_1"
	  Ports			  [2, 1, 0, 0, 0]
	  Position		  [510, 218, 535, 242]
	  SourceBlock		  "mathlib/SUB"
	  SourceType		  "SUB"
	  SID			  "209"
	  LibraryVersion	  "1.138"
	}
	Block {
	  BlockType		  Outport
	  Name			  "branchA_Temp"
	  Position		  [635, 78, 665, 92]
	  Port			  "1"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "branchA_nSensor"
	  Position		  [640, 293, 670, 307]
	  Port			  "2"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "branchB_Temp"
	  Position		  [635, 188, 665, 202]
	  Port			  "3"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Block {
	  BlockType		  Outport
	  Name			  "branchB_nSensor"
	  Position		  [640, 343, 670, 357]
	  Port			  "4"
	  OutputWhenDisabled	  "held"
	  InitialOutput		  "[]"
	}
	Line {
	  SrcBlock		  "BITOP_1"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "BITOP_2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 75]
	    DstBlock		    "REL_1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "BITOP_10"
	  SrcPort		  1
	  Points		  [30, 0]
	  Branch {
	    DstBlock		    "BITOP_3"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -30]
	    DstBlock		    "REL"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "BITOP_11"
	  SrcPort		  1
	  DstBlock		  "GAIN_2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BITOP_12"
	  SrcPort		  1
	  DstBlock		  "GAIN"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BITOP_13"
	  SrcPort		  1
	  DstBlock		  "GAIN_1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BITOP_14"
	  SrcPort		  1
	  DstBlock		  "BITOP_13"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BITOP_2"
	  SrcPort		  1
	  Points		  [45, 0]
	  Branch {
	    Points		    [0, 35]
	    DstBlock		    "BITOP_14"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "BITOP_9"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "BITOP_3"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "BITOP_11"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 35]
	    DstBlock		    "BITOP_4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "BITOP_4"
	  SrcPort		  1
	  DstBlock		  "BITOP_12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BITOP_5"
	  SrcPort		  1
	  DstBlock		  "BITOP_6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BITOP_6"
	  SrcPort		  1
	  DstBlock		  "branchA_nSensor"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BITOP_7"
	  SrcPort		  1
	  DstBlock		  "branchB_nSensor"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BITOP_8"
	  SrcPort		  1
	  DstBlock		  "BITOP_7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "BITOP_9"
	  SrcPort		  1
	  DstBlock		  "GAIN_3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "CNI_1"
	  SrcPort		  1
	  DstBlock		  "BITOP_1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "CNI_2"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "BITOP_6"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 50]
	    DstBlock		    "BITOP_7"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "CNI_3"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "BITOP_11"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 40]
	    Branch {
	      DstBlock		      "BITOP_12"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, 70; 35, 0]
	      Branch {
		Points			[0, 40]
		DstBlock		"BITOP_13"
		DstPort			2
	      }
	      Branch {
		DstBlock		"BITOP_9"
		DstPort			2
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "CNI_5"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    DstBlock		    "BITOP_10"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [75, 0]
	    Branch {
	      Points		      [0, 90]
	      DstBlock		      "BITOP_2"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, -20]
	      DstBlock		      "BITOP_3"
	      DstPort		      2
	    }
	  }
	}
	Line {
	  SrcBlock		  "CNI_6"
	  SrcPort		  1
	  DstBlock		  "BITOP_5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "CNI_7"
	  SrcPort		  1
	  DstBlock		  "BITOP_8"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "CNR"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "SUB"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [45, 0]
	    DstBlock		    "SUB_1"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "GAIN"
	  SrcPort		  1
	  DstBlock		  "SUB"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "GAIN_1"
	  SrcPort		  1
	  DstBlock		  "SUB_1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "GAIN_2"
	  SrcPort		  1
	  DstBlock		  "SSW"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "GAIN_3"
	  SrcPort		  1
	  DstBlock		  "SSW_1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "OW_data"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    DstBlock		    "BITOP_10"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 110]
	    Branch {
	      DstBlock		      "BITOP_1"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 120]
	      Branch {
		DstBlock		"BITOP_5"
		DstPort			1
	      }
	      Branch {
		Points			[0, 50]
		DstBlock		"BITOP_8"
		DstPort			1
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "REL"
	  SrcPort		  1
	  Points		  [220, 0]
	  DstBlock		  "SSW"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "REL_1"
	  SrcPort		  1
	  Points		  [280, 0]
	  DstBlock		  "SSW_1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "SSW"
	  SrcPort		  1
	  DstBlock		  "branchA_Temp"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SSW_1"
	  SrcPort		  1
	  DstBlock		  "branchB_Temp"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "SUB"
	  SrcPort		  1
	  Points		  [15, 0; 0, -35]
	  DstBlock		  "SSW"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "SUB_1"
	  SrcPort		  1
	  Points		  [5, 0; 0, -35]
	  DstBlock		  "SSW_1"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "SLEEP"
      Ports		      [0, 0, 0, 0, 0]
      Position		      [45, 203, 75, 217]
      SourceBlock	      "execlib/SLEEP"
      SourceType	      "SLEEP"
      ts		      "0.1"
    }
    Block {
      BlockType		      Reference
      Name		      "SUB"
      Ports		      [2, 1, 0, 0, 0]
      Position		      [400, 633, 425, 657]
      SourceBlock	      "mathlib/SUB"
      SourceType	      "SUB"
    }
    Line {
      SrcBlock		      "Arduino_UNO"
      SrcPort		      1
      DstBlock		      "Mux"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Arduino_UNO"
      SrcPort		      2
      DstBlock		      "Mux"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Arduino_UNO"
      SrcPort		      3
      DstBlock		      "Mux"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Arduino_UNO"
      SrcPort		      21
      Points		      [15, 0; 0, 25]
      DstBlock		      "Goto_1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Arduino_UNO"
      SrcPort		      26
      Points		      [15, 0; 0, 25]
      DstBlock		      "Goto_4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Arduino_UNO"
      SrcPort		      31
      Points		      [25, 0; 0, 25]
      DstBlock		      "OW_decompose"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Arduino_UNO"
      SrcPort		      34
      Points		      [55, 0; 0, 90]
      Branch {
	DstBlock		"Arduino clock"
	DstPort			1
      }
      Branch {
	Points			[0, 35]
	DstBlock		"SUB"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "BIS_BLINK_DO13"
      SrcPort		      1
      Points		      [30, 0; 0, -25]
      DstBlock		      "Arduino_UNO"
      DstPort		      10
    }
    Line {
      SrcBlock		      "CNB_CNT2_ENABLE"
      SrcPort		      1
      Points		      [85, 0]
      DstBlock		      "Arduino_UNO"
      DstPort		      18
    }
    Line {
      SrcBlock		      "CNB_CNT2_RESET"
      SrcPort		      1
      Points		      [40, 0; 0, -25]
      DstBlock		      "Arduino_UNO"
      DstPort		      17
    }
    Line {
      SrcBlock		      "CNB_DO5"
      SrcPort		      1
      Points		      [15, 0; 0, -25]
      DstBlock		      "Arduino_UNO"
      DstPort		      4
    }
    Line {
      SrcBlock		      "CNI_PWM"
      SrcPort		      1
      Points		      [25, 0; 0, -25]
      DstBlock		      "Arduino_UNO"
      DstPort		      6
    }
    Line {
      SrcBlock		      "Clock"
      SrcPort		      1
      DstBlock		      "GAIN"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From_1"
      SrcPort		      1
      DstBlock		      "Mux1"
      DstPort		      4
    }
    Line {
      SrcBlock		      "From_2"
      SrcPort		      1
      DstBlock		      "Mux1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From_3"
      SrcPort		      1
      DstBlock		      "Mux1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From_7"
      SrcPort		      1
      DstBlock		      "Mux1"
      DstPort		      3
    }
    Line {
      SrcBlock		      "GAIN"
      SrcPort		      1
      DstBlock		      "SUB"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Mux"
      SrcPort		      1
      DstBlock		      "Communication status"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Mux1"
      SrcPort		      1
      Points		      [5, 0]
      Branch {
	DstBlock		"Measured values"
	DstPort			1
      }
      Branch {
	Points			[0, 80]
	DstBlock		"Measured values display"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "OW_branch10"
      SrcPort		      1
      Points		      [10, 0]
      DstBlock		      "Goto_2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "OW_branch10"
      SrcPort		      2
      DstBlock		      "Goto_3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "OW_decompose"
      SrcPort		      1
      Points		      [25, 0; 0, -15]
      DstBlock		      "OW_branch10"
      DstPort		      1
    }
    Line {
      SrcBlock		      "OW_decompose"
      SrcPort		      2
      DstBlock		      "OW_branch10"
      DstPort		      2
    }
    Line {
      SrcBlock		      "OW_decompose"
      SrcPort		      3
      Points		      [35, 0]
      DstBlock		      "OW_branch11"
      DstPort		      1
    }
    Line {
      SrcBlock		      "OW_decompose"
      SrcPort		      4
      Points		      [25, 0; 0, 45]
      DstBlock		      "OW_branch11"
      DstPort		      2
    }
    Line {
      SrcBlock		      "SUB"
      SrcPort		      1
      Points		      [10, 0]
      Branch {
	Points			[0, 45]
	DstBlock		"Clock difference"
	DstPort			1
      }
      Branch {
	DstBlock		"Clock difference display"
	DstPort			1
      }
    }
    Annotation {
      Position		      [380, 81]
      Text		      "Make sure to install the RexLib function block "
"library prior to using this example.\n\nDownload it for free from http://www."
"rexcontrols.com/rexlib-for-matlab\n\nThe use of 1-Wire bus must be enabled in"
" the REXduino slave!!!\n(OneWire library for Arduino is required)"
      FontName		      "Arial"
      FontSize		      16
      FontWeight	      "bold"
    }
    Annotation {
      Position		      [550, 195]
      HorizontalAlignment     "left"
      Text		      "Communication status:\n0: Arduino not connected"
"\n1: Serial port open\n2: Synchronization of pin modes\n3: Arduino OK, data v"
"alid"
    }
  }
}
