// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _execute_HH_
#define _execute_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "execute_entry195.h"
#include "execute_Block_codeRe.h"
#include "blockControl.h"
#include "V_read.h"
#include "calc.h"
#include "acc.h"
#include "I_calc.h"
#include "fifo_w27_d3_A_x.h"
#include "fifo_w27_d2_A_x.h"
#include "fifo_w32_d2_A_x.h"
#include "fifo_w32_d128_A.h"
#include "fifo_w1_d128_A.h"
#include "start_for_execute_Block_codeRe_U0.h"
#include "start_for_acc_U0.h"
#include "start_for_calc_U0.h"
#include "start_for_I_calc_U0.h"

namespace ap_rtl {

struct execute : public sc_module {
    // Port declarations 24
    sc_in< sc_lv<64> > input_V_data_TDATA;
    sc_out< sc_lv<32> > output_r_TDATA;
    sc_out< sc_lv<1> > output_r_TLAST;
    sc_in< sc_lv<27> > simConfig_rowBegin_V_2;
    sc_in< sc_lv<27> > simConfig_rowEnd_V_r;
    sc_in< sc_lv<27> > simConfig_rowsToSimu;
    sc_in< sc_lv<27> > simConfig_BLOCK_NUMB;
    sc_in< sc_lv<32> > size;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > simConfig_rowBegin_V_2_ap_vld;
    sc_in< sc_logic > simConfig_rowEnd_V_r_ap_vld;
    sc_in< sc_logic > simConfig_rowsToSimu_ap_vld;
    sc_in< sc_logic > simConfig_BLOCK_NUMB_ap_vld;
    sc_in< sc_logic > size_ap_vld;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > input_V_data_TVALID;
    sc_out< sc_logic > input_V_data_TREADY;
    sc_out< sc_logic > output_r_TVALID;
    sc_in< sc_logic > output_r_TREADY;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > ap_idle;
    sc_in< sc_logic > ap_continue;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    execute(sc_module_name name);
    SC_HAS_PROCESS(execute);

    ~execute();

    sc_trace_file* mVcdFile;

    execute_entry195* execute_entry195_U0;
    execute_Block_codeRe* execute_Block_codeRe_U0;
    blockControl* blockControl_U0;
    V_read* V_read_U0;
    calc* calc_U0;
    acc* acc_U0;
    I_calc* I_calc_U0;
    fifo_w27_d3_A_x* simConfig_rowBegin_V_U;
    fifo_w27_d3_A_x* simConfig_rowEnd_V_c_U;
    fifo_w27_d2_A_x* simConfig_rowsToSimu_5_U;
    fifo_w27_d3_A_x* simConfig_rowsToSimu_4_U;
    fifo_w27_d2_A_x* simConfig_BLOCK_NUMB_5_U;
    fifo_w27_d3_A_x* simConfig_BLOCK_NUMB_4_U;
    fifo_w32_d2_A_x* size_c_U;
    fifo_w32_d2_A_x* size_c17_U;
    fifo_w32_d2_A_x* size_assign_channel_U;
    fifo_w32_d128_A* V_data_V_data_0_U;
    fifo_w32_d128_A* V_data_V_data_1_U;
    fifo_w32_d128_A* V_data_V_data_2_U;
    fifo_w32_d128_A* V_data_V_data_3_U;
    fifo_w32_d128_A* C_data_V_data_0_U;
    fifo_w32_d128_A* C_data_V_data_1_U;
    fifo_w32_d128_A* C_data_V_data_2_U;
    fifo_w32_d128_A* C_data_V_data_3_U;
    fifo_w27_d2_A_x* simConfig_rowsToSimu_3_U;
    fifo_w27_d2_A_x* simConfig_BLOCK_NUMB_3_U;
    fifo_w32_d128_A* fixedData_V_data_U;
    fifo_w1_d128_A* fixedData_V_tlast_V_U;
    fifo_w32_d128_A* processedData_V_data_U;
    fifo_w32_d128_A* processedData_V_data_1_U;
    fifo_w32_d128_A* processedData_V_data_2_U;
    fifo_w32_d128_A* processedData_V_data_3_U;
    fifo_w27_d2_A_x* simConfig_rowsToSimu_2_U;
    fifo_w27_d2_A_x* simConfig_BLOCK_NUMB_2_U;
    fifo_w32_d128_A* V_V_data_0_U;
    fifo_w32_d128_A* V_V_data_1_U;
    fifo_w32_d128_A* V_V_data_2_U;
    fifo_w32_d128_A* V_V_data_3_U;
    fifo_w32_d128_A* F_V_data_0_U;
    fifo_w32_d128_A* F_V_data_1_U;
    fifo_w32_d128_A* F_V_data_2_U;
    fifo_w32_d128_A* F_V_data_3_U;
    fifo_w27_d2_A_x* simConfig_rowsToSimu_1_U;
    fifo_w27_d2_A_x* simConfig_BLOCK_NUMB_1_U;
    fifo_w32_d128_A* F_acc_V_data_0_U;
    fifo_w32_d128_A* F_acc_V_data_1_U;
    fifo_w32_d128_A* F_acc_V_data_2_U;
    fifo_w32_d128_A* F_acc_V_data_3_U;
    fifo_w32_d128_A* V_acc_V_data_0_U;
    fifo_w32_d128_A* V_acc_V_data_1_U;
    fifo_w32_d128_A* V_acc_V_data_2_U;
    fifo_w32_d128_A* V_acc_V_data_3_U;
    start_for_execute_Block_codeRe_U0* start_for_execute_Block_codeRe_U0_U;
    start_for_acc_U0* start_for_acc_U0_U;
    start_for_calc_U0* start_for_calc_U0_U;
    start_for_I_calc_U0* start_for_I_calc_U0_U;
    sc_signal< sc_logic > execute_entry195_U0_ap_start;
    sc_signal< sc_logic > execute_entry195_U0_ap_done;
    sc_signal< sc_logic > execute_entry195_U0_ap_continue;
    sc_signal< sc_logic > execute_entry195_U0_ap_idle;
    sc_signal< sc_logic > execute_entry195_U0_ap_ready;
    sc_signal< sc_logic > execute_entry195_U0_start_out;
    sc_signal< sc_logic > execute_entry195_U0_start_write;
    sc_signal< sc_lv<27> > execute_entry195_U0_simConfig_rowBegin_V_out_din;
    sc_signal< sc_logic > execute_entry195_U0_simConfig_rowBegin_V_out_write;
    sc_signal< sc_lv<27> > execute_entry195_U0_simConfig_rowEnd_V_out_din;
    sc_signal< sc_logic > execute_entry195_U0_simConfig_rowEnd_V_out_write;
    sc_signal< sc_lv<27> > execute_entry195_U0_simConfig_rowsToSimulate_V_out_din;
    sc_signal< sc_logic > execute_entry195_U0_simConfig_rowsToSimulate_V_out_write;
    sc_signal< sc_lv<27> > execute_entry195_U0_simConfig_rowsToSimulate_V_out1_din;
    sc_signal< sc_logic > execute_entry195_U0_simConfig_rowsToSimulate_V_out1_write;
    sc_signal< sc_lv<27> > execute_entry195_U0_simConfig_BLOCK_NUMBERS_V_out_din;
    sc_signal< sc_logic > execute_entry195_U0_simConfig_BLOCK_NUMBERS_V_out_write;
    sc_signal< sc_lv<27> > execute_entry195_U0_simConfig_BLOCK_NUMBERS_V_out2_din;
    sc_signal< sc_logic > execute_entry195_U0_simConfig_BLOCK_NUMBERS_V_out2_write;
    sc_signal< sc_lv<32> > execute_entry195_U0_size_out_din;
    sc_signal< sc_logic > execute_entry195_U0_size_out_write;
    sc_signal< sc_lv<32> > execute_entry195_U0_size_out3_din;
    sc_signal< sc_logic > execute_entry195_U0_size_out3_write;
    sc_signal< sc_logic > execute_Block_codeRe_U0_ap_start;
    sc_signal< sc_logic > execute_Block_codeRe_U0_ap_done;
    sc_signal< sc_logic > execute_Block_codeRe_U0_ap_continue;
    sc_signal< sc_logic > execute_Block_codeRe_U0_ap_idle;
    sc_signal< sc_logic > execute_Block_codeRe_U0_ap_ready;
    sc_signal< sc_logic > execute_Block_codeRe_U0_size_read;
    sc_signal< sc_lv<32> > execute_Block_codeRe_U0_ap_return;
    sc_signal< sc_logic > ap_channel_done_size_assign_channel;
    sc_signal< sc_logic > size_assign_channel_full_n;
    sc_signal< sc_logic > blockControl_U0_ap_start;
    sc_signal< sc_logic > blockControl_U0_ap_done;
    sc_signal< sc_logic > blockControl_U0_ap_continue;
    sc_signal< sc_logic > blockControl_U0_ap_idle;
    sc_signal< sc_logic > blockControl_U0_ap_ready;
    sc_signal< sc_logic > blockControl_U0_start_out;
    sc_signal< sc_logic > blockControl_U0_start_write;
    sc_signal< sc_logic > blockControl_U0_input_V_data_TREADY;
    sc_signal< sc_logic > blockControl_U0_simConfig_rowsToSimulate_V_read;
    sc_signal< sc_logic > blockControl_U0_simConfig_BLOCK_NUMBERS_V_read;
    sc_signal< sc_logic > blockControl_U0_V_SIZE_read;
    sc_signal< sc_lv<32> > blockControl_U0_V_data_V_data_0_din;
    sc_signal< sc_logic > blockControl_U0_V_data_V_data_0_write;
    sc_signal< sc_lv<32> > blockControl_U0_V_data_V_data_1_din;
    sc_signal< sc_logic > blockControl_U0_V_data_V_data_1_write;
    sc_signal< sc_lv<32> > blockControl_U0_V_data_V_data_2_din;
    sc_signal< sc_logic > blockControl_U0_V_data_V_data_2_write;
    sc_signal< sc_lv<32> > blockControl_U0_V_data_V_data_3_din;
    sc_signal< sc_logic > blockControl_U0_V_data_V_data_3_write;
    sc_signal< sc_lv<32> > blockControl_U0_C_data_V_data_0_din;
    sc_signal< sc_logic > blockControl_U0_C_data_V_data_0_write;
    sc_signal< sc_lv<32> > blockControl_U0_C_data_V_data_1_din;
    sc_signal< sc_logic > blockControl_U0_C_data_V_data_1_write;
    sc_signal< sc_lv<32> > blockControl_U0_C_data_V_data_2_din;
    sc_signal< sc_logic > blockControl_U0_C_data_V_data_2_write;
    sc_signal< sc_lv<32> > blockControl_U0_C_data_V_data_3_din;
    sc_signal< sc_logic > blockControl_U0_C_data_V_data_3_write;
    sc_signal< sc_logic > V_read_U0_ap_start;
    sc_signal< sc_logic > V_read_U0_start_out;
    sc_signal< sc_logic > V_read_U0_start_write;
    sc_signal< sc_logic > V_read_U0_simConfig_rowBegin_V_read;
    sc_signal< sc_logic > V_read_U0_simConfig_rowEnd_V_read;
    sc_signal< sc_logic > V_read_U0_simConfig_rowsToSimulate_V_read;
    sc_signal< sc_logic > V_read_U0_simConfig_BLOCK_NUMBERS_V_read;
    sc_signal< sc_lv<27> > V_read_U0_simConfig_rowsToSimulate_V_out_din;
    sc_signal< sc_logic > V_read_U0_simConfig_rowsToSimulate_V_out_write;
    sc_signal< sc_lv<27> > V_read_U0_simConfig_BLOCK_NUMBERS_V_out_din;
    sc_signal< sc_logic > V_read_U0_simConfig_BLOCK_NUMBERS_V_out_write;
    sc_signal< sc_logic > V_read_U0_V_data_V_data_0_read;
    sc_signal< sc_logic > V_read_U0_V_data_V_data_1_read;
    sc_signal< sc_logic > V_read_U0_V_data_V_data_2_read;
    sc_signal< sc_logic > V_read_U0_V_data_V_data_3_read;
    sc_signal< sc_lv<32> > V_read_U0_fixedData_V_data_din;
    sc_signal< sc_logic > V_read_U0_fixedData_V_data_write;
    sc_signal< sc_lv<1> > V_read_U0_fixedData_V_tlast_V_din;
    sc_signal< sc_logic > V_read_U0_fixedData_V_tlast_V_write;
    sc_signal< sc_lv<32> > V_read_U0_processedData_V_data_din;
    sc_signal< sc_logic > V_read_U0_processedData_V_data_write;
    sc_signal< sc_lv<32> > V_read_U0_processedData_V_data_1_din;
    sc_signal< sc_logic > V_read_U0_processedData_V_data_1_write;
    sc_signal< sc_lv<32> > V_read_U0_processedData_V_data_2_din;
    sc_signal< sc_logic > V_read_U0_processedData_V_data_2_write;
    sc_signal< sc_lv<32> > V_read_U0_processedData_V_data_3_din;
    sc_signal< sc_logic > V_read_U0_processedData_V_data_3_write;
    sc_signal< sc_logic > V_read_U0_ap_done;
    sc_signal< sc_logic > V_read_U0_ap_ready;
    sc_signal< sc_logic > V_read_U0_ap_idle;
    sc_signal< sc_logic > V_read_U0_ap_continue;
    sc_signal< sc_logic > calc_U0_ap_start;
    sc_signal< sc_logic > calc_U0_ap_done;
    sc_signal< sc_logic > calc_U0_ap_continue;
    sc_signal< sc_logic > calc_U0_ap_idle;
    sc_signal< sc_logic > calc_U0_ap_ready;
    sc_signal< sc_logic > calc_U0_simConfig_rowsToSimulate_V_read;
    sc_signal< sc_logic > calc_U0_simConfig_BLOCK_NUMBERS_V_read;
    sc_signal< sc_lv<27> > calc_U0_simConfig_rowsToSimulate_V_out_din;
    sc_signal< sc_logic > calc_U0_simConfig_rowsToSimulate_V_out_write;
    sc_signal< sc_lv<27> > calc_U0_simConfig_BLOCK_NUMBERS_V_out_din;
    sc_signal< sc_logic > calc_U0_simConfig_BLOCK_NUMBERS_V_out_write;
    sc_signal< sc_logic > calc_U0_processedData_V_data_read;
    sc_signal< sc_logic > calc_U0_processedData_V_data_1_read;
    sc_signal< sc_logic > calc_U0_processedData_V_data_2_read;
    sc_signal< sc_logic > calc_U0_processedData_V_data_3_read;
    sc_signal< sc_logic > calc_U0_fixedData_V_data_read;
    sc_signal< sc_logic > calc_U0_fixedData_V_tlast_V_read;
    sc_signal< sc_lv<32> > calc_U0_V_V_data_0_din;
    sc_signal< sc_logic > calc_U0_V_V_data_0_write;
    sc_signal< sc_lv<32> > calc_U0_V_V_data_1_din;
    sc_signal< sc_logic > calc_U0_V_V_data_1_write;
    sc_signal< sc_lv<32> > calc_U0_V_V_data_2_din;
    sc_signal< sc_logic > calc_U0_V_V_data_2_write;
    sc_signal< sc_lv<32> > calc_U0_V_V_data_3_din;
    sc_signal< sc_logic > calc_U0_V_V_data_3_write;
    sc_signal< sc_lv<32> > calc_U0_F_V_data_0_din;
    sc_signal< sc_logic > calc_U0_F_V_data_0_write;
    sc_signal< sc_lv<32> > calc_U0_F_V_data_1_din;
    sc_signal< sc_logic > calc_U0_F_V_data_1_write;
    sc_signal< sc_lv<32> > calc_U0_F_V_data_2_din;
    sc_signal< sc_logic > calc_U0_F_V_data_2_write;
    sc_signal< sc_lv<32> > calc_U0_F_V_data_3_din;
    sc_signal< sc_logic > calc_U0_F_V_data_3_write;
    sc_signal< sc_logic > acc_U0_ap_start;
    sc_signal< sc_logic > acc_U0_ap_done;
    sc_signal< sc_logic > acc_U0_ap_continue;
    sc_signal< sc_logic > acc_U0_ap_idle;
    sc_signal< sc_logic > acc_U0_ap_ready;
    sc_signal< sc_logic > acc_U0_start_out;
    sc_signal< sc_logic > acc_U0_start_write;
    sc_signal< sc_logic > acc_U0_simConfig_rowsToSimulate_V_read;
    sc_signal< sc_logic > acc_U0_simConfig_BLOCK_NUMBERS_V_read;
    sc_signal< sc_lv<27> > acc_U0_simConfig_rowsToSimulate_V_out_din;
    sc_signal< sc_logic > acc_U0_simConfig_rowsToSimulate_V_out_write;
    sc_signal< sc_lv<27> > acc_U0_simConfig_BLOCK_NUMBERS_V_out_din;
    sc_signal< sc_logic > acc_U0_simConfig_BLOCK_NUMBERS_V_out_write;
    sc_signal< sc_logic > acc_U0_F_V_data_0_read;
    sc_signal< sc_logic > acc_U0_F_V_data_1_read;
    sc_signal< sc_logic > acc_U0_F_V_data_2_read;
    sc_signal< sc_logic > acc_U0_F_V_data_3_read;
    sc_signal< sc_logic > acc_U0_V_V_data_0_read;
    sc_signal< sc_logic > acc_U0_V_V_data_1_read;
    sc_signal< sc_logic > acc_U0_V_V_data_2_read;
    sc_signal< sc_logic > acc_U0_V_V_data_3_read;
    sc_signal< sc_logic > acc_U0_C_data_V_data_0_read;
    sc_signal< sc_logic > acc_U0_C_data_V_data_1_read;
    sc_signal< sc_logic > acc_U0_C_data_V_data_2_read;
    sc_signal< sc_logic > acc_U0_C_data_V_data_3_read;
    sc_signal< sc_lv<32> > acc_U0_F_acc_V_data_0_din;
    sc_signal< sc_logic > acc_U0_F_acc_V_data_0_write;
    sc_signal< sc_lv<32> > acc_U0_F_acc_V_data_1_din;
    sc_signal< sc_logic > acc_U0_F_acc_V_data_1_write;
    sc_signal< sc_lv<32> > acc_U0_F_acc_V_data_2_din;
    sc_signal< sc_logic > acc_U0_F_acc_V_data_2_write;
    sc_signal< sc_lv<32> > acc_U0_F_acc_V_data_3_din;
    sc_signal< sc_logic > acc_U0_F_acc_V_data_3_write;
    sc_signal< sc_lv<32> > acc_U0_V_acc_V_data_0_din;
    sc_signal< sc_logic > acc_U0_V_acc_V_data_0_write;
    sc_signal< sc_lv<32> > acc_U0_V_acc_V_data_1_din;
    sc_signal< sc_logic > acc_U0_V_acc_V_data_1_write;
    sc_signal< sc_lv<32> > acc_U0_V_acc_V_data_2_din;
    sc_signal< sc_logic > acc_U0_V_acc_V_data_2_write;
    sc_signal< sc_lv<32> > acc_U0_V_acc_V_data_3_din;
    sc_signal< sc_logic > acc_U0_V_acc_V_data_3_write;
    sc_signal< sc_logic > I_calc_U0_ap_start;
    sc_signal< sc_logic > I_calc_U0_ap_done;
    sc_signal< sc_logic > I_calc_U0_ap_continue;
    sc_signal< sc_logic > I_calc_U0_ap_idle;
    sc_signal< sc_logic > I_calc_U0_ap_ready;
    sc_signal< sc_lv<32> > I_calc_U0_output_r_TDATA;
    sc_signal< sc_logic > I_calc_U0_output_r_TVALID;
    sc_signal< sc_lv<1> > I_calc_U0_output_r_TLAST;
    sc_signal< sc_logic > I_calc_U0_simConfig_rowsToSimulate_V_read;
    sc_signal< sc_logic > I_calc_U0_simConfig_BLOCK_NUMBERS_V_read;
    sc_signal< sc_logic > I_calc_U0_F_acc_V_data_0_read;
    sc_signal< sc_logic > I_calc_U0_F_acc_V_data_1_read;
    sc_signal< sc_logic > I_calc_U0_F_acc_V_data_2_read;
    sc_signal< sc_logic > I_calc_U0_F_acc_V_data_3_read;
    sc_signal< sc_logic > I_calc_U0_V_acc_V_data_0_read;
    sc_signal< sc_logic > I_calc_U0_V_acc_V_data_1_read;
    sc_signal< sc_logic > I_calc_U0_V_acc_V_data_2_read;
    sc_signal< sc_logic > I_calc_U0_V_acc_V_data_3_read;
    sc_signal< sc_logic > ap_sync_continue;
    sc_signal< sc_logic > simConfig_rowBegin_V_full_n;
    sc_signal< sc_lv<27> > simConfig_rowBegin_V_dout;
    sc_signal< sc_logic > simConfig_rowBegin_V_empty_n;
    sc_signal< sc_logic > simConfig_rowEnd_V_c_full_n;
    sc_signal< sc_lv<27> > simConfig_rowEnd_V_c_dout;
    sc_signal< sc_logic > simConfig_rowEnd_V_c_empty_n;
    sc_signal< sc_logic > simConfig_rowsToSimu_5_full_n;
    sc_signal< sc_lv<27> > simConfig_rowsToSimu_5_dout;
    sc_signal< sc_logic > simConfig_rowsToSimu_5_empty_n;
    sc_signal< sc_logic > simConfig_rowsToSimu_4_full_n;
    sc_signal< sc_lv<27> > simConfig_rowsToSimu_4_dout;
    sc_signal< sc_logic > simConfig_rowsToSimu_4_empty_n;
    sc_signal< sc_logic > simConfig_BLOCK_NUMB_5_full_n;
    sc_signal< sc_lv<27> > simConfig_BLOCK_NUMB_5_dout;
    sc_signal< sc_logic > simConfig_BLOCK_NUMB_5_empty_n;
    sc_signal< sc_logic > simConfig_BLOCK_NUMB_4_full_n;
    sc_signal< sc_lv<27> > simConfig_BLOCK_NUMB_4_dout;
    sc_signal< sc_logic > simConfig_BLOCK_NUMB_4_empty_n;
    sc_signal< sc_logic > size_c_full_n;
    sc_signal< sc_lv<32> > size_c_dout;
    sc_signal< sc_logic > size_c_empty_n;
    sc_signal< sc_logic > size_c17_full_n;
    sc_signal< sc_lv<32> > size_c17_dout;
    sc_signal< sc_logic > size_c17_empty_n;
    sc_signal< sc_lv<32> > size_assign_channel_dout;
    sc_signal< sc_logic > size_assign_channel_empty_n;
    sc_signal< sc_logic > V_data_V_data_0_full_n;
    sc_signal< sc_lv<32> > V_data_V_data_0_dout;
    sc_signal< sc_logic > V_data_V_data_0_empty_n;
    sc_signal< sc_logic > V_data_V_data_1_full_n;
    sc_signal< sc_lv<32> > V_data_V_data_1_dout;
    sc_signal< sc_logic > V_data_V_data_1_empty_n;
    sc_signal< sc_logic > V_data_V_data_2_full_n;
    sc_signal< sc_lv<32> > V_data_V_data_2_dout;
    sc_signal< sc_logic > V_data_V_data_2_empty_n;
    sc_signal< sc_logic > V_data_V_data_3_full_n;
    sc_signal< sc_lv<32> > V_data_V_data_3_dout;
    sc_signal< sc_logic > V_data_V_data_3_empty_n;
    sc_signal< sc_logic > C_data_V_data_0_full_n;
    sc_signal< sc_lv<32> > C_data_V_data_0_dout;
    sc_signal< sc_logic > C_data_V_data_0_empty_n;
    sc_signal< sc_logic > C_data_V_data_1_full_n;
    sc_signal< sc_lv<32> > C_data_V_data_1_dout;
    sc_signal< sc_logic > C_data_V_data_1_empty_n;
    sc_signal< sc_logic > C_data_V_data_2_full_n;
    sc_signal< sc_lv<32> > C_data_V_data_2_dout;
    sc_signal< sc_logic > C_data_V_data_2_empty_n;
    sc_signal< sc_logic > C_data_V_data_3_full_n;
    sc_signal< sc_lv<32> > C_data_V_data_3_dout;
    sc_signal< sc_logic > C_data_V_data_3_empty_n;
    sc_signal< sc_logic > simConfig_rowsToSimu_3_full_n;
    sc_signal< sc_lv<27> > simConfig_rowsToSimu_3_dout;
    sc_signal< sc_logic > simConfig_rowsToSimu_3_empty_n;
    sc_signal< sc_logic > simConfig_BLOCK_NUMB_3_full_n;
    sc_signal< sc_lv<27> > simConfig_BLOCK_NUMB_3_dout;
    sc_signal< sc_logic > simConfig_BLOCK_NUMB_3_empty_n;
    sc_signal< sc_logic > fixedData_V_data_full_n;
    sc_signal< sc_lv<32> > fixedData_V_data_dout;
    sc_signal< sc_logic > fixedData_V_data_empty_n;
    sc_signal< sc_logic > fixedData_V_tlast_V_full_n;
    sc_signal< sc_lv<1> > fixedData_V_tlast_V_dout;
    sc_signal< sc_logic > fixedData_V_tlast_V_empty_n;
    sc_signal< sc_logic > processedData_V_data_full_n;
    sc_signal< sc_lv<32> > processedData_V_data_dout;
    sc_signal< sc_logic > processedData_V_data_empty_n;
    sc_signal< sc_logic > processedData_V_data_1_full_n;
    sc_signal< sc_lv<32> > processedData_V_data_1_dout;
    sc_signal< sc_logic > processedData_V_data_1_empty_n;
    sc_signal< sc_logic > processedData_V_data_2_full_n;
    sc_signal< sc_lv<32> > processedData_V_data_2_dout;
    sc_signal< sc_logic > processedData_V_data_2_empty_n;
    sc_signal< sc_logic > processedData_V_data_3_full_n;
    sc_signal< sc_lv<32> > processedData_V_data_3_dout;
    sc_signal< sc_logic > processedData_V_data_3_empty_n;
    sc_signal< sc_logic > simConfig_rowsToSimu_2_full_n;
    sc_signal< sc_lv<27> > simConfig_rowsToSimu_2_dout;
    sc_signal< sc_logic > simConfig_rowsToSimu_2_empty_n;
    sc_signal< sc_logic > simConfig_BLOCK_NUMB_2_full_n;
    sc_signal< sc_lv<27> > simConfig_BLOCK_NUMB_2_dout;
    sc_signal< sc_logic > simConfig_BLOCK_NUMB_2_empty_n;
    sc_signal< sc_logic > V_V_data_0_full_n;
    sc_signal< sc_lv<32> > V_V_data_0_dout;
    sc_signal< sc_logic > V_V_data_0_empty_n;
    sc_signal< sc_logic > V_V_data_1_full_n;
    sc_signal< sc_lv<32> > V_V_data_1_dout;
    sc_signal< sc_logic > V_V_data_1_empty_n;
    sc_signal< sc_logic > V_V_data_2_full_n;
    sc_signal< sc_lv<32> > V_V_data_2_dout;
    sc_signal< sc_logic > V_V_data_2_empty_n;
    sc_signal< sc_logic > V_V_data_3_full_n;
    sc_signal< sc_lv<32> > V_V_data_3_dout;
    sc_signal< sc_logic > V_V_data_3_empty_n;
    sc_signal< sc_logic > F_V_data_0_full_n;
    sc_signal< sc_lv<32> > F_V_data_0_dout;
    sc_signal< sc_logic > F_V_data_0_empty_n;
    sc_signal< sc_logic > F_V_data_1_full_n;
    sc_signal< sc_lv<32> > F_V_data_1_dout;
    sc_signal< sc_logic > F_V_data_1_empty_n;
    sc_signal< sc_logic > F_V_data_2_full_n;
    sc_signal< sc_lv<32> > F_V_data_2_dout;
    sc_signal< sc_logic > F_V_data_2_empty_n;
    sc_signal< sc_logic > F_V_data_3_full_n;
    sc_signal< sc_lv<32> > F_V_data_3_dout;
    sc_signal< sc_logic > F_V_data_3_empty_n;
    sc_signal< sc_logic > simConfig_rowsToSimu_1_full_n;
    sc_signal< sc_lv<27> > simConfig_rowsToSimu_1_dout;
    sc_signal< sc_logic > simConfig_rowsToSimu_1_empty_n;
    sc_signal< sc_logic > simConfig_BLOCK_NUMB_1_full_n;
    sc_signal< sc_lv<27> > simConfig_BLOCK_NUMB_1_dout;
    sc_signal< sc_logic > simConfig_BLOCK_NUMB_1_empty_n;
    sc_signal< sc_logic > F_acc_V_data_0_full_n;
    sc_signal< sc_lv<32> > F_acc_V_data_0_dout;
    sc_signal< sc_logic > F_acc_V_data_0_empty_n;
    sc_signal< sc_logic > F_acc_V_data_1_full_n;
    sc_signal< sc_lv<32> > F_acc_V_data_1_dout;
    sc_signal< sc_logic > F_acc_V_data_1_empty_n;
    sc_signal< sc_logic > F_acc_V_data_2_full_n;
    sc_signal< sc_lv<32> > F_acc_V_data_2_dout;
    sc_signal< sc_logic > F_acc_V_data_2_empty_n;
    sc_signal< sc_logic > F_acc_V_data_3_full_n;
    sc_signal< sc_lv<32> > F_acc_V_data_3_dout;
    sc_signal< sc_logic > F_acc_V_data_3_empty_n;
    sc_signal< sc_logic > V_acc_V_data_0_full_n;
    sc_signal< sc_lv<32> > V_acc_V_data_0_dout;
    sc_signal< sc_logic > V_acc_V_data_0_empty_n;
    sc_signal< sc_logic > V_acc_V_data_1_full_n;
    sc_signal< sc_lv<32> > V_acc_V_data_1_dout;
    sc_signal< sc_logic > V_acc_V_data_1_empty_n;
    sc_signal< sc_logic > V_acc_V_data_2_full_n;
    sc_signal< sc_lv<32> > V_acc_V_data_2_dout;
    sc_signal< sc_logic > V_acc_V_data_2_empty_n;
    sc_signal< sc_logic > V_acc_V_data_3_full_n;
    sc_signal< sc_lv<32> > V_acc_V_data_3_dout;
    sc_signal< sc_logic > V_acc_V_data_3_empty_n;
    sc_signal< sc_logic > ap_sync_done;
    sc_signal< sc_logic > ap_sync_ready;
    sc_signal< sc_logic > ap_sync_reg_execute_entry195_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_execute_entry195_U0_ap_ready;
    sc_signal< sc_lv<2> > execute_entry195_U0_ap_ready_count;
    sc_signal< sc_logic > ap_sync_reg_blockControl_U0_ap_ready;
    sc_signal< sc_logic > ap_sync_blockControl_U0_ap_ready;
    sc_signal< sc_lv<2> > blockControl_U0_ap_ready_count;
    sc_signal< sc_lv<1> > start_for_execute_Block_codeRe_U0_din;
    sc_signal< sc_logic > start_for_execute_Block_codeRe_U0_full_n;
    sc_signal< sc_lv<1> > start_for_execute_Block_codeRe_U0_dout;
    sc_signal< sc_logic > start_for_execute_Block_codeRe_U0_empty_n;
    sc_signal< sc_logic > execute_Block_codeRe_U0_start_full_n;
    sc_signal< sc_logic > execute_Block_codeRe_U0_start_write;
    sc_signal< sc_lv<1> > start_for_acc_U0_din;
    sc_signal< sc_logic > start_for_acc_U0_full_n;
    sc_signal< sc_lv<1> > start_for_acc_U0_dout;
    sc_signal< sc_logic > start_for_acc_U0_empty_n;
    sc_signal< sc_lv<1> > start_for_calc_U0_din;
    sc_signal< sc_logic > start_for_calc_U0_full_n;
    sc_signal< sc_lv<1> > start_for_calc_U0_dout;
    sc_signal< sc_logic > start_for_calc_U0_empty_n;
    sc_signal< sc_logic > calc_U0_start_full_n;
    sc_signal< sc_logic > calc_U0_start_write;
    sc_signal< sc_lv<1> > start_for_I_calc_U0_din;
    sc_signal< sc_logic > start_for_I_calc_U0_full_n;
    sc_signal< sc_lv<1> > start_for_I_calc_U0_dout;
    sc_signal< sc_logic > start_for_I_calc_U0_empty_n;
    sc_signal< sc_logic > I_calc_U0_start_full_n;
    sc_signal< sc_logic > I_calc_U0_start_write;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_I_calc_U0_ap_continue();
    void thread_I_calc_U0_ap_start();
    void thread_I_calc_U0_start_full_n();
    void thread_I_calc_U0_start_write();
    void thread_V_read_U0_ap_continue();
    void thread_V_read_U0_ap_start();
    void thread_acc_U0_ap_continue();
    void thread_acc_U0_ap_start();
    void thread_ap_channel_done_size_assign_channel();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sync_blockControl_U0_ap_ready();
    void thread_ap_sync_continue();
    void thread_ap_sync_done();
    void thread_ap_sync_execute_entry195_U0_ap_ready();
    void thread_ap_sync_ready();
    void thread_blockControl_U0_ap_continue();
    void thread_blockControl_U0_ap_start();
    void thread_calc_U0_ap_continue();
    void thread_calc_U0_ap_start();
    void thread_calc_U0_start_full_n();
    void thread_calc_U0_start_write();
    void thread_execute_Block_codeRe_U0_ap_continue();
    void thread_execute_Block_codeRe_U0_ap_start();
    void thread_execute_Block_codeRe_U0_start_full_n();
    void thread_execute_Block_codeRe_U0_start_write();
    void thread_execute_entry195_U0_ap_continue();
    void thread_execute_entry195_U0_ap_start();
    void thread_input_V_data_TREADY();
    void thread_output_r_TDATA();
    void thread_output_r_TLAST();
    void thread_output_r_TVALID();
    void thread_start_for_I_calc_U0_din();
    void thread_start_for_acc_U0_din();
    void thread_start_for_calc_U0_din();
    void thread_start_for_execute_Block_codeRe_U0_din();
};

}

using namespace ap_rtl;

#endif
