Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov  1 16:36:58 2024
| Host         : DESKTOP-V4SV6TR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BomberGameTopLevel_timing_summary_routed.rpt -pb BomberGameTopLevel_timing_summary_routed.pb -rpx BomberGameTopLevel_timing_summary_routed.rpx -warn_on_violation
| Design       : BomberGameTopLevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: DebounceC/clock_1khz/SLOW_CLOCK_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: SevenSegControl/onehz/SLOW_CLOCK_reg/Q (HIGH)

 There are 1590 register/latch pins with no clock driven by root clock pin: clock_6p25MHZ/SLOW_CLOCK_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: pixelColourControl/Player1MovementControl/clk40hz/SLOW_CLOCK_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: pixelColourControl/Player2MovementControl/clk40hz/SLOW_CLOCK_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: pixelColourControl/Player3MovementControl/clk40hz/SLOW_CLOCK_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: pixelColourControl/Player4MovementControl/clk40hz/SLOW_CLOCK_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: pixelColourControl/clk40hz2/SLOW_CLOCK_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: twohundredhz/SLOW_CLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4361 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.867        0.000                      0                 1451        0.103        0.000                      0                 1451        4.500        0.000                       0                   807  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.867        0.000                      0                 1451        0.103        0.000                      0                 1451        4.500        0.000                       0                   807  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.867ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.867ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 1.138ns (25.012%)  route 3.412ns (74.988%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.567     5.088    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X10Y40         FDRE                                         r  clock_6p25MHZ/COUNT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  clock_6p25MHZ/COUNT_reg[20]/Q
                         net (fo=2, routed)           0.817     6.423    clock_6p25MHZ/COUNT_reg[20]
    SLICE_X11Y41         LUT4 (Prop_lut4_I1_O)        0.124     6.547 f  clock_6p25MHZ/COUNT[0]_i_10__0/O
                         net (fo=1, routed)           0.151     6.699    clock_6p25MHZ/COUNT[0]_i_10__0_n_0
    SLICE_X11Y41         LUT5 (Prop_lut5_I4_O)        0.124     6.823 f  clock_6p25MHZ/COUNT[0]_i_9__6/O
                         net (fo=1, routed)           0.433     7.256    clock_6p25MHZ/COUNT[0]_i_9__6_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.380 f  clock_6p25MHZ/COUNT[0]_i_7__6/O
                         net (fo=1, routed)           0.568     7.947    clock_6p25MHZ/COUNT[0]_i_7__6_n_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I5_O)        0.124     8.071 r  clock_6p25MHZ/COUNT[0]_i_3__6/O
                         net (fo=2, routed)           0.577     8.649    clock_6p25MHZ/COUNT[0]_i_3__6_n_0
    SLICE_X11Y36         LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  clock_6p25MHZ/COUNT[0]_i_1__6/O
                         net (fo=32, routed)          0.865     9.638    clock_6p25MHZ/COUNT[0]_i_1__6_n_0
    SLICE_X10Y42         FDRE                                         r  clock_6p25MHZ/COUNT_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.450    14.791    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X10Y42         FDRE                                         r  clock_6p25MHZ/COUNT_reg[28]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X10Y42         FDRE (Setup_fdre_C_R)       -0.524    14.505    clock_6p25MHZ/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                          -9.638    
  -------------------------------------------------------------------
                         slack                                  4.867    

Slack (MET) :             4.867ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 1.138ns (25.012%)  route 3.412ns (74.988%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.567     5.088    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X10Y40         FDRE                                         r  clock_6p25MHZ/COUNT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  clock_6p25MHZ/COUNT_reg[20]/Q
                         net (fo=2, routed)           0.817     6.423    clock_6p25MHZ/COUNT_reg[20]
    SLICE_X11Y41         LUT4 (Prop_lut4_I1_O)        0.124     6.547 f  clock_6p25MHZ/COUNT[0]_i_10__0/O
                         net (fo=1, routed)           0.151     6.699    clock_6p25MHZ/COUNT[0]_i_10__0_n_0
    SLICE_X11Y41         LUT5 (Prop_lut5_I4_O)        0.124     6.823 f  clock_6p25MHZ/COUNT[0]_i_9__6/O
                         net (fo=1, routed)           0.433     7.256    clock_6p25MHZ/COUNT[0]_i_9__6_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.380 f  clock_6p25MHZ/COUNT[0]_i_7__6/O
                         net (fo=1, routed)           0.568     7.947    clock_6p25MHZ/COUNT[0]_i_7__6_n_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I5_O)        0.124     8.071 r  clock_6p25MHZ/COUNT[0]_i_3__6/O
                         net (fo=2, routed)           0.577     8.649    clock_6p25MHZ/COUNT[0]_i_3__6_n_0
    SLICE_X11Y36         LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  clock_6p25MHZ/COUNT[0]_i_1__6/O
                         net (fo=32, routed)          0.865     9.638    clock_6p25MHZ/COUNT[0]_i_1__6_n_0
    SLICE_X10Y42         FDRE                                         r  clock_6p25MHZ/COUNT_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.450    14.791    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X10Y42         FDRE                                         r  clock_6p25MHZ/COUNT_reg[29]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X10Y42         FDRE (Setup_fdre_C_R)       -0.524    14.505    clock_6p25MHZ/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                          -9.638    
  -------------------------------------------------------------------
                         slack                                  4.867    

Slack (MET) :             4.867ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 1.138ns (25.012%)  route 3.412ns (74.988%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.567     5.088    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X10Y40         FDRE                                         r  clock_6p25MHZ/COUNT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  clock_6p25MHZ/COUNT_reg[20]/Q
                         net (fo=2, routed)           0.817     6.423    clock_6p25MHZ/COUNT_reg[20]
    SLICE_X11Y41         LUT4 (Prop_lut4_I1_O)        0.124     6.547 f  clock_6p25MHZ/COUNT[0]_i_10__0/O
                         net (fo=1, routed)           0.151     6.699    clock_6p25MHZ/COUNT[0]_i_10__0_n_0
    SLICE_X11Y41         LUT5 (Prop_lut5_I4_O)        0.124     6.823 f  clock_6p25MHZ/COUNT[0]_i_9__6/O
                         net (fo=1, routed)           0.433     7.256    clock_6p25MHZ/COUNT[0]_i_9__6_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.380 f  clock_6p25MHZ/COUNT[0]_i_7__6/O
                         net (fo=1, routed)           0.568     7.947    clock_6p25MHZ/COUNT[0]_i_7__6_n_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I5_O)        0.124     8.071 r  clock_6p25MHZ/COUNT[0]_i_3__6/O
                         net (fo=2, routed)           0.577     8.649    clock_6p25MHZ/COUNT[0]_i_3__6_n_0
    SLICE_X11Y36         LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  clock_6p25MHZ/COUNT[0]_i_1__6/O
                         net (fo=32, routed)          0.865     9.638    clock_6p25MHZ/COUNT[0]_i_1__6_n_0
    SLICE_X10Y42         FDRE                                         r  clock_6p25MHZ/COUNT_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.450    14.791    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X10Y42         FDRE                                         r  clock_6p25MHZ/COUNT_reg[30]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X10Y42         FDRE (Setup_fdre_C_R)       -0.524    14.505    clock_6p25MHZ/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                          -9.638    
  -------------------------------------------------------------------
                         slack                                  4.867    

Slack (MET) :             4.867ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 1.138ns (25.012%)  route 3.412ns (74.988%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.567     5.088    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X10Y40         FDRE                                         r  clock_6p25MHZ/COUNT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  clock_6p25MHZ/COUNT_reg[20]/Q
                         net (fo=2, routed)           0.817     6.423    clock_6p25MHZ/COUNT_reg[20]
    SLICE_X11Y41         LUT4 (Prop_lut4_I1_O)        0.124     6.547 f  clock_6p25MHZ/COUNT[0]_i_10__0/O
                         net (fo=1, routed)           0.151     6.699    clock_6p25MHZ/COUNT[0]_i_10__0_n_0
    SLICE_X11Y41         LUT5 (Prop_lut5_I4_O)        0.124     6.823 f  clock_6p25MHZ/COUNT[0]_i_9__6/O
                         net (fo=1, routed)           0.433     7.256    clock_6p25MHZ/COUNT[0]_i_9__6_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.380 f  clock_6p25MHZ/COUNT[0]_i_7__6/O
                         net (fo=1, routed)           0.568     7.947    clock_6p25MHZ/COUNT[0]_i_7__6_n_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I5_O)        0.124     8.071 r  clock_6p25MHZ/COUNT[0]_i_3__6/O
                         net (fo=2, routed)           0.577     8.649    clock_6p25MHZ/COUNT[0]_i_3__6_n_0
    SLICE_X11Y36         LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  clock_6p25MHZ/COUNT[0]_i_1__6/O
                         net (fo=32, routed)          0.865     9.638    clock_6p25MHZ/COUNT[0]_i_1__6_n_0
    SLICE_X10Y42         FDRE                                         r  clock_6p25MHZ/COUNT_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.450    14.791    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X10Y42         FDRE                                         r  clock_6p25MHZ/COUNT_reg[31]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X10Y42         FDRE (Setup_fdre_C_R)       -0.524    14.505    clock_6p25MHZ/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                          -9.638    
  -------------------------------------------------------------------
                         slack                                  4.867    

Slack (MET) :             4.916ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.500ns  (logic 1.138ns (25.287%)  route 3.362ns (74.713%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.567     5.088    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X10Y40         FDRE                                         r  clock_6p25MHZ/COUNT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  clock_6p25MHZ/COUNT_reg[20]/Q
                         net (fo=2, routed)           0.817     6.423    clock_6p25MHZ/COUNT_reg[20]
    SLICE_X11Y41         LUT4 (Prop_lut4_I1_O)        0.124     6.547 f  clock_6p25MHZ/COUNT[0]_i_10__0/O
                         net (fo=1, routed)           0.151     6.699    clock_6p25MHZ/COUNT[0]_i_10__0_n_0
    SLICE_X11Y41         LUT5 (Prop_lut5_I4_O)        0.124     6.823 f  clock_6p25MHZ/COUNT[0]_i_9__6/O
                         net (fo=1, routed)           0.433     7.256    clock_6p25MHZ/COUNT[0]_i_9__6_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.380 f  clock_6p25MHZ/COUNT[0]_i_7__6/O
                         net (fo=1, routed)           0.568     7.947    clock_6p25MHZ/COUNT[0]_i_7__6_n_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I5_O)        0.124     8.071 r  clock_6p25MHZ/COUNT[0]_i_3__6/O
                         net (fo=2, routed)           0.577     8.649    clock_6p25MHZ/COUNT[0]_i_3__6_n_0
    SLICE_X11Y36         LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  clock_6p25MHZ/COUNT[0]_i_1__6/O
                         net (fo=32, routed)          0.816     9.589    clock_6p25MHZ/COUNT[0]_i_1__6_n_0
    SLICE_X10Y41         FDRE                                         r  clock_6p25MHZ/COUNT_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.450    14.791    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X10Y41         FDRE                                         r  clock_6p25MHZ/COUNT_reg[24]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X10Y41         FDRE (Setup_fdre_C_R)       -0.524    14.505    clock_6p25MHZ/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                          -9.589    
  -------------------------------------------------------------------
                         slack                                  4.916    

Slack (MET) :             4.916ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.500ns  (logic 1.138ns (25.287%)  route 3.362ns (74.713%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.567     5.088    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X10Y40         FDRE                                         r  clock_6p25MHZ/COUNT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  clock_6p25MHZ/COUNT_reg[20]/Q
                         net (fo=2, routed)           0.817     6.423    clock_6p25MHZ/COUNT_reg[20]
    SLICE_X11Y41         LUT4 (Prop_lut4_I1_O)        0.124     6.547 f  clock_6p25MHZ/COUNT[0]_i_10__0/O
                         net (fo=1, routed)           0.151     6.699    clock_6p25MHZ/COUNT[0]_i_10__0_n_0
    SLICE_X11Y41         LUT5 (Prop_lut5_I4_O)        0.124     6.823 f  clock_6p25MHZ/COUNT[0]_i_9__6/O
                         net (fo=1, routed)           0.433     7.256    clock_6p25MHZ/COUNT[0]_i_9__6_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.380 f  clock_6p25MHZ/COUNT[0]_i_7__6/O
                         net (fo=1, routed)           0.568     7.947    clock_6p25MHZ/COUNT[0]_i_7__6_n_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I5_O)        0.124     8.071 r  clock_6p25MHZ/COUNT[0]_i_3__6/O
                         net (fo=2, routed)           0.577     8.649    clock_6p25MHZ/COUNT[0]_i_3__6_n_0
    SLICE_X11Y36         LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  clock_6p25MHZ/COUNT[0]_i_1__6/O
                         net (fo=32, routed)          0.816     9.589    clock_6p25MHZ/COUNT[0]_i_1__6_n_0
    SLICE_X10Y41         FDRE                                         r  clock_6p25MHZ/COUNT_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.450    14.791    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X10Y41         FDRE                                         r  clock_6p25MHZ/COUNT_reg[25]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X10Y41         FDRE (Setup_fdre_C_R)       -0.524    14.505    clock_6p25MHZ/COUNT_reg[25]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                          -9.589    
  -------------------------------------------------------------------
                         slack                                  4.916    

Slack (MET) :             4.916ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.500ns  (logic 1.138ns (25.287%)  route 3.362ns (74.713%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.567     5.088    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X10Y40         FDRE                                         r  clock_6p25MHZ/COUNT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  clock_6p25MHZ/COUNT_reg[20]/Q
                         net (fo=2, routed)           0.817     6.423    clock_6p25MHZ/COUNT_reg[20]
    SLICE_X11Y41         LUT4 (Prop_lut4_I1_O)        0.124     6.547 f  clock_6p25MHZ/COUNT[0]_i_10__0/O
                         net (fo=1, routed)           0.151     6.699    clock_6p25MHZ/COUNT[0]_i_10__0_n_0
    SLICE_X11Y41         LUT5 (Prop_lut5_I4_O)        0.124     6.823 f  clock_6p25MHZ/COUNT[0]_i_9__6/O
                         net (fo=1, routed)           0.433     7.256    clock_6p25MHZ/COUNT[0]_i_9__6_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.380 f  clock_6p25MHZ/COUNT[0]_i_7__6/O
                         net (fo=1, routed)           0.568     7.947    clock_6p25MHZ/COUNT[0]_i_7__6_n_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I5_O)        0.124     8.071 r  clock_6p25MHZ/COUNT[0]_i_3__6/O
                         net (fo=2, routed)           0.577     8.649    clock_6p25MHZ/COUNT[0]_i_3__6_n_0
    SLICE_X11Y36         LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  clock_6p25MHZ/COUNT[0]_i_1__6/O
                         net (fo=32, routed)          0.816     9.589    clock_6p25MHZ/COUNT[0]_i_1__6_n_0
    SLICE_X10Y41         FDRE                                         r  clock_6p25MHZ/COUNT_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.450    14.791    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X10Y41         FDRE                                         r  clock_6p25MHZ/COUNT_reg[26]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X10Y41         FDRE (Setup_fdre_C_R)       -0.524    14.505    clock_6p25MHZ/COUNT_reg[26]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                          -9.589    
  -------------------------------------------------------------------
                         slack                                  4.916    

Slack (MET) :             4.916ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.500ns  (logic 1.138ns (25.287%)  route 3.362ns (74.713%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.567     5.088    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X10Y40         FDRE                                         r  clock_6p25MHZ/COUNT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  clock_6p25MHZ/COUNT_reg[20]/Q
                         net (fo=2, routed)           0.817     6.423    clock_6p25MHZ/COUNT_reg[20]
    SLICE_X11Y41         LUT4 (Prop_lut4_I1_O)        0.124     6.547 f  clock_6p25MHZ/COUNT[0]_i_10__0/O
                         net (fo=1, routed)           0.151     6.699    clock_6p25MHZ/COUNT[0]_i_10__0_n_0
    SLICE_X11Y41         LUT5 (Prop_lut5_I4_O)        0.124     6.823 f  clock_6p25MHZ/COUNT[0]_i_9__6/O
                         net (fo=1, routed)           0.433     7.256    clock_6p25MHZ/COUNT[0]_i_9__6_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.380 f  clock_6p25MHZ/COUNT[0]_i_7__6/O
                         net (fo=1, routed)           0.568     7.947    clock_6p25MHZ/COUNT[0]_i_7__6_n_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I5_O)        0.124     8.071 r  clock_6p25MHZ/COUNT[0]_i_3__6/O
                         net (fo=2, routed)           0.577     8.649    clock_6p25MHZ/COUNT[0]_i_3__6_n_0
    SLICE_X11Y36         LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  clock_6p25MHZ/COUNT[0]_i_1__6/O
                         net (fo=32, routed)          0.816     9.589    clock_6p25MHZ/COUNT[0]_i_1__6_n_0
    SLICE_X10Y41         FDRE                                         r  clock_6p25MHZ/COUNT_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.450    14.791    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X10Y41         FDRE                                         r  clock_6p25MHZ/COUNT_reg[27]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X10Y41         FDRE (Setup_fdre_C_R)       -0.524    14.505    clock_6p25MHZ/COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                          -9.589    
  -------------------------------------------------------------------
                         slack                                  4.916    

Slack (MET) :             5.033ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.408ns  (logic 1.138ns (25.818%)  route 3.270ns (74.182%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.567     5.088    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X10Y40         FDRE                                         r  clock_6p25MHZ/COUNT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  clock_6p25MHZ/COUNT_reg[20]/Q
                         net (fo=2, routed)           0.817     6.423    clock_6p25MHZ/COUNT_reg[20]
    SLICE_X11Y41         LUT4 (Prop_lut4_I1_O)        0.124     6.547 f  clock_6p25MHZ/COUNT[0]_i_10__0/O
                         net (fo=1, routed)           0.151     6.699    clock_6p25MHZ/COUNT[0]_i_10__0_n_0
    SLICE_X11Y41         LUT5 (Prop_lut5_I4_O)        0.124     6.823 f  clock_6p25MHZ/COUNT[0]_i_9__6/O
                         net (fo=1, routed)           0.433     7.256    clock_6p25MHZ/COUNT[0]_i_9__6_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.380 f  clock_6p25MHZ/COUNT[0]_i_7__6/O
                         net (fo=1, routed)           0.568     7.947    clock_6p25MHZ/COUNT[0]_i_7__6_n_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I5_O)        0.124     8.071 r  clock_6p25MHZ/COUNT[0]_i_3__6/O
                         net (fo=2, routed)           0.577     8.649    clock_6p25MHZ/COUNT[0]_i_3__6_n_0
    SLICE_X11Y36         LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  clock_6p25MHZ/COUNT[0]_i_1__6/O
                         net (fo=32, routed)          0.723     9.496    clock_6p25MHZ/COUNT[0]_i_1__6_n_0
    SLICE_X10Y40         FDRE                                         r  clock_6p25MHZ/COUNT_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.449    14.790    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X10Y40         FDRE                                         r  clock_6p25MHZ/COUNT_reg[20]/C
                         clock pessimism              0.298    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X10Y40         FDRE (Setup_fdre_C_R)       -0.524    14.529    clock_6p25MHZ/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                  5.033    

Slack (MET) :             5.033ns  (required time - arrival time)
  Source:                 clock_6p25MHZ/COUNT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_6p25MHZ/COUNT_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.408ns  (logic 1.138ns (25.818%)  route 3.270ns (74.182%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.567     5.088    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X10Y40         FDRE                                         r  clock_6p25MHZ/COUNT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.518     5.606 f  clock_6p25MHZ/COUNT_reg[20]/Q
                         net (fo=2, routed)           0.817     6.423    clock_6p25MHZ/COUNT_reg[20]
    SLICE_X11Y41         LUT4 (Prop_lut4_I1_O)        0.124     6.547 f  clock_6p25MHZ/COUNT[0]_i_10__0/O
                         net (fo=1, routed)           0.151     6.699    clock_6p25MHZ/COUNT[0]_i_10__0_n_0
    SLICE_X11Y41         LUT5 (Prop_lut5_I4_O)        0.124     6.823 f  clock_6p25MHZ/COUNT[0]_i_9__6/O
                         net (fo=1, routed)           0.433     7.256    clock_6p25MHZ/COUNT[0]_i_9__6_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.380 f  clock_6p25MHZ/COUNT[0]_i_7__6/O
                         net (fo=1, routed)           0.568     7.947    clock_6p25MHZ/COUNT[0]_i_7__6_n_0
    SLICE_X9Y38          LUT6 (Prop_lut6_I5_O)        0.124     8.071 r  clock_6p25MHZ/COUNT[0]_i_3__6/O
                         net (fo=2, routed)           0.577     8.649    clock_6p25MHZ/COUNT[0]_i_3__6_n_0
    SLICE_X11Y36         LUT6 (Prop_lut6_I0_O)        0.124     8.773 r  clock_6p25MHZ/COUNT[0]_i_1__6/O
                         net (fo=32, routed)          0.723     9.496    clock_6p25MHZ/COUNT[0]_i_1__6_n_0
    SLICE_X10Y40         FDRE                                         r  clock_6p25MHZ/COUNT_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         1.449    14.790    clock_6p25MHZ/clk_IBUF_BUFG
    SLICE_X10Y40         FDRE                                         r  clock_6p25MHZ/COUNT_reg[21]/C
                         clock pessimism              0.298    15.088    
                         clock uncertainty           -0.035    15.053    
    SLICE_X10Y40         FDRE (Setup_fdre_C_R)       -0.524    14.529    clock_6p25MHZ/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                  5.033    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.567     1.450    pixelColourControl/Player2MovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X15Y49         FDRE                                         r  pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.120     1.711    pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[27]
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.871 r  pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.872    pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[24]_i_1__0_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.926 r  pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.926    pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[28]_i_1__0_n_7
    SLICE_X15Y50         FDRE                                         r  pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.834     1.962    pixelColourControl/Player2MovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X15Y50         FDRE                                         r  pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[28]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.105     1.823    pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.567     1.450    pixelColourControl/Player2MovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X15Y49         FDRE                                         r  pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.120     1.711    pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[27]
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.871 r  pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.872    pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[24]_i_1__0_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.937 r  pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.937    pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[28]_i_1__0_n_5
    SLICE_X15Y50         FDRE                                         r  pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.834     1.962    pixelColourControl/Player2MovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X15Y50         FDRE                                         r  pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[30]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.105     1.823    pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.567     1.450    pixelColourControl/Player2MovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X15Y49         FDRE                                         r  pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.120     1.711    pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[27]
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.871 r  pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.872    pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[24]_i_1__0_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.962 r  pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.962    pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[28]_i_1__0_n_6
    SLICE_X15Y50         FDRE                                         r  pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.834     1.962    pixelColourControl/Player2MovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X15Y50         FDRE                                         r  pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[29]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.105     1.823    pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.567     1.450    pixelColourControl/Player2MovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X15Y49         FDRE                                         r  pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.120     1.711    pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[27]
    SLICE_X15Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.871 r  pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.872    pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[24]_i_1__0_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.962 r  pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.962    pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[28]_i_1__0_n_4
    SLICE_X15Y50         FDRE                                         r  pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.834     1.962    pixelColourControl/Player2MovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X15Y50         FDRE                                         r  pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[31]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.105     1.823    pixelColourControl/Player2MovementControl/clk40hz/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 pixelColourControl/Player3MovementControl/clk40hz/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/Player3MovementControl/clk40hz/COUNT_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.452%)  route 0.127ns (23.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.564     1.447    pixelColourControl/Player3MovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  pixelColourControl/Player3MovementControl/clk40hz/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  pixelColourControl/Player3MovementControl/clk40hz/COUNT_reg[10]/Q
                         net (fo=3, routed)           0.127     1.738    pixelColourControl/Player3MovementControl/clk40hz/COUNT_reg[10]
    SLICE_X30Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  pixelColourControl/Player3MovementControl/clk40hz/COUNT_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.894    pixelColourControl/Player3MovementControl/clk40hz/COUNT_reg[8]_i_1__1_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.934 r  pixelColourControl/Player3MovementControl/clk40hz/COUNT_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.934    pixelColourControl/Player3MovementControl/clk40hz/COUNT_reg[12]_i_1__1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.987 r  pixelColourControl/Player3MovementControl/clk40hz/COUNT_reg[16]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.987    pixelColourControl/Player3MovementControl/clk40hz/COUNT_reg[16]_i_1__1_n_7
    SLICE_X30Y50         FDRE                                         r  pixelColourControl/Player3MovementControl/clk40hz/COUNT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.830     1.958    pixelColourControl/Player3MovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  pixelColourControl/Player3MovementControl/clk40hz/COUNT_reg[16]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    pixelColourControl/Player3MovementControl/clk40hz/COUNT_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 pixelColourControl/master_tx_module1/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_tx_module1/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.588     1.471    pixelColourControl/master_tx_module1/clk_IBUF_BUFG
    SLICE_X61Y32         FDPE                                         r  pixelColourControl/master_tx_module1/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y32         FDPE (Prop_fdpe_C_Q)         0.141     1.612 r  pixelColourControl/master_tx_module1/FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.079     1.691    pixelColourControl/master_tx_module1/tx_data
    SLICE_X61Y32         FDCE                                         r  pixelColourControl/master_tx_module1/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.856     1.983    pixelColourControl/master_tx_module1/clk_IBUF_BUFG
    SLICE_X61Y32         FDCE                                         r  pixelColourControl/master_tx_module1/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X61Y32         FDCE (Hold_fdce_C_D)         0.075     1.546    pixelColourControl/master_tx_module1/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 pixelColourControl/master_tx_module4/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_tx_module4/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.561     1.444    pixelColourControl/master_tx_module4/clk_IBUF_BUFG
    SLICE_X41Y93         FDPE                                         r  pixelColourControl/master_tx_module4/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDPE (Prop_fdpe_C_Q)         0.141     1.585 r  pixelColourControl/master_tx_module4/FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.079     1.664    pixelColourControl/master_tx_module4/tx_data
    SLICE_X41Y93         FDCE                                         r  pixelColourControl/master_tx_module4/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.831     1.958    pixelColourControl/master_tx_module4/clk_IBUF_BUFG
    SLICE_X41Y93         FDCE                                         r  pixelColourControl/master_tx_module4/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X41Y93         FDCE (Hold_fdce_C_D)         0.075     1.519    pixelColourControl/master_tx_module4/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 pixelColourControl/master_tx_module3/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/master_tx_module3/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.560     1.443    pixelColourControl/master_tx_module3/clk_IBUF_BUFG
    SLICE_X47Y89         FDPE                                         r  pixelColourControl/master_tx_module3/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDPE (Prop_fdpe_C_Q)         0.141     1.584 r  pixelColourControl/master_tx_module3/FSM_onehot_state_reg[0]/Q
                         net (fo=5, routed)           0.079     1.663    pixelColourControl/master_tx_module3/tx_data
    SLICE_X47Y89         FDCE                                         r  pixelColourControl/master_tx_module3/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.830     1.957    pixelColourControl/master_tx_module3/clk_IBUF_BUFG
    SLICE_X47Y89         FDCE                                         r  pixelColourControl/master_tx_module3/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.514     1.443    
    SLICE_X47Y89         FDCE (Hold_fdce_C_D)         0.075     1.518    pixelColourControl/master_tx_module3/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 pixelColourControl/Player3MovementControl/clk40hz/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/Player3MovementControl/clk40hz/COUNT_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (77.005%)  route 0.127ns (22.995%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.564     1.447    pixelColourControl/Player3MovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X30Y48         FDRE                                         r  pixelColourControl/Player3MovementControl/clk40hz/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  pixelColourControl/Player3MovementControl/clk40hz/COUNT_reg[10]/Q
                         net (fo=3, routed)           0.127     1.738    pixelColourControl/Player3MovementControl/clk40hz/COUNT_reg[10]
    SLICE_X30Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  pixelColourControl/Player3MovementControl/clk40hz/COUNT_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.894    pixelColourControl/Player3MovementControl/clk40hz/COUNT_reg[8]_i_1__1_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.934 r  pixelColourControl/Player3MovementControl/clk40hz/COUNT_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.934    pixelColourControl/Player3MovementControl/clk40hz/COUNT_reg[12]_i_1__1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.000 r  pixelColourControl/Player3MovementControl/clk40hz/COUNT_reg[16]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.000    pixelColourControl/Player3MovementControl/clk40hz/COUNT_reg[16]_i_1__1_n_5
    SLICE_X30Y50         FDRE                                         r  pixelColourControl/Player3MovementControl/clk40hz/COUNT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.830     1.958    pixelColourControl/Player3MovementControl/clk40hz/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  pixelColourControl/Player3MovementControl/clk40hz/COUNT_reg[18]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    pixelColourControl/Player3MovementControl/clk40hz/COUNT_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 pixelColourControl/slave_tx_module3/start_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixelColourControl/slave_tx_module3/uart_tx_inst_slave/tx_busy_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.563     1.446    pixelColourControl/slave_tx_module3/clk_IBUF_BUFG
    SLICE_X43Y5          FDCE                                         r  pixelColourControl/slave_tx_module3/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  pixelColourControl/slave_tx_module3/start_reg/Q
                         net (fo=3, routed)           0.109     1.696    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/start_reg
    SLICE_X42Y5          LUT5 (Prop_lut5_I0_O)        0.045     1.741 r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/tx_busy_i_1__3/O
                         net (fo=1, routed)           0.000     1.741    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/tx_busy_i_1__3_n_0
    SLICE_X42Y5          FDCE                                         r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/tx_busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=806, routed)         0.833     1.960    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/clk_IBUF_BUFG
    SLICE_X42Y5          FDCE                                         r  pixelColourControl/slave_tx_module3/uart_tx_inst_slave/tx_busy_reg/C
                         clock pessimism             -0.501     1.459    
    SLICE_X42Y5          FDCE (Hold_fdce_C_D)         0.120     1.579    pixelColourControl/slave_tx_module3/uart_tx_inst_slave/tx_busy_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.162    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y11   DebounceC/clock_1khz/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y13   DebounceC/clock_1khz/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y13   DebounceC/clock_1khz/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y14   DebounceC/clock_1khz/COUNT_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y68   pixelColourControl/master_rx_module/shift_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y68   pixelColourControl/master_rx_module/shift_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y68   pixelColourControl/master_rx_module/shift_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y67   pixelColourControl/master_rx_module/shift_reg_reg[31]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y67   pixelColourControl/master_rx_module/shift_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y88   pixelColourControl/master_rx_module2/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X65Y88   pixelColourControl/master_rx_module2/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y89   pixelColourControl/master_rx_module2/bit_idx_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y89   pixelColourControl/master_rx_module2/bit_idx_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y88   pixelColourControl/master_rx_module2/bit_idx_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y88   pixelColourControl/master_rx_module2/bit_idx_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y88   pixelColourControl/master_rx_module2/bit_idx_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y10   DebounceC/counter/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y86   pixelColourControl/master_rx_module2/clk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y88   pixelColourControl/master_rx_module2/clk_cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y13   DebounceC/clock_1khz/COUNT_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y13   DebounceC/clock_1khz/COUNT_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y14   DebounceC/clock_1khz/COUNT_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y68   pixelColourControl/master_rx_module/shift_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y68   pixelColourControl/master_rx_module/shift_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y68   pixelColourControl/master_rx_module/shift_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y68   pixelColourControl/master_rx_module/shift_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y14   DebounceC/clock_1khz/COUNT_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y14   DebounceC/clock_1khz/COUNT_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y14   DebounceC/clock_1khz/COUNT_reg[15]/C



