;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-26
	MOV 717, <-20
	DJN -1, @-20
	MOV @121, 106
	SLT 210, 60
	SUB #513, 2
	SPL 0, <402
	SPL 0, <402
	SPL 0, <402
	DJN <-661, @-20
	ADD 210, 60
	SPL 0, <402
	CMP #513, 2
	CMP #513, 2
	DJN -1, @-20
	SUB @121, 953
	SUB @0, @2
	SUB @0, @2
	ADD 30, 9
	MOV @221, 106
	SUB @127, @-6
	MOV @221, 106
	DJN -1, @-20
	SPL 0, <402
	SPL 0, <402
	SPL 0, <402
	JMP 210, 70
	ADD 30, 9
	SUB @121, 103
	MOV 717, <-20
	SLT 0, 402
	SPL <127, 106
	MOV -1, <-26
	ADD 3, @-10
	SPL @0, #2
	MOV -1, <-26
	MOV 1, <21
	SPL 0, <402
	JMP @72, #200
	ADD @230, 38
	DAT #210, #60
	MOV -1, <-26
	MOV -1, <-26
	MOV -1, <-26
	DAT #210, #60
	SUB <127, 106
	SPL 0, <402
	SLT 210, 60
	MOV @121, 106
