abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/wal8.blif
Line 9: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 10: Skipping line ".default_output_required 0.00 0.00 ".
Line 11: Skipping line ".default_input_drive 0.10 0.10 ".
Line 12: Skipping line ".default_output_load 2.00 ".
Line 13: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mwal8                          :[0m i/o =   16/   16  lat =    0  nd =   490  edge =   1058  area =1081.00  delay =45.30  lev = 36
--------------- round 1 ---------------
seed = 3321282359
[174797] is replaced by [176053] with estimated error 0
error = 0
area = 1078
delay = 44.7
#gates = 491
output circuit result/wal8_1_0_1078_44.7.blif
time = 5975725 us
--------------- round 2 ---------------
seed = 1444174108
[175875] is replaced by [176013] with estimated error 0
error = 0
area = 1075
delay = 44.1
#gates = 490
output circuit result/wal8_2_0_1075_44.1.blif
time = 11772750 us
--------------- round 3 ---------------
seed = 3318454477
n108 is replaced by [174200] with inverter with estimated error 0
error = 0
area = 1073
delay = 44.1
#gates = 489
output circuit result/wal8_3_0_1073_44.1.blif
time = 17501517 us
--------------- round 4 ---------------
seed = 652524934
[174261] is replaced by [175768] with estimated error 0
error = 0
area = 1071
delay = 44.1
#gates = 488
output circuit result/wal8_4_0_1071_44.1.blif
time = 23258720 us
--------------- round 5 ---------------
seed = 436703371
[174713] is replaced by [174337] with estimated error 0
error = 0
area = 1069
delay = 43.1
#gates = 487
output circuit result/wal8_5_0_1069_43.1.blif
time = 29046380 us
--------------- round 6 ---------------
seed = 3238290994
[174151] is replaced by n312 with inverter with estimated error 0
error = 0
area = 1067
delay = 43.1
#gates = 487
output circuit result/wal8_6_0_1067_43.1.blif
time = 34724670 us
--------------- round 7 ---------------
seed = 211843103
[175759] is replaced by [176137] with estimated error 0
error = 0
area = 1065
delay = 43.1
#gates = 486
output circuit result/wal8_7_0_1065_43.1.blif
time = 40386529 us
--------------- round 8 ---------------
seed = 1111994887
[174867] is replaced by [175015] with estimated error 0
error = 0
area = 1063
delay = 43.1
#gates = 485
output circuit result/wal8_8_0_1063_43.1.blif
time = 46034369 us
--------------- round 9 ---------------
seed = 3696455406
[174864] is replaced by [175953] with estimated error 0
error = 0
area = 1061
delay = 43.1
#gates = 484
output circuit result/wal8_9_0_1061_43.1.blif
time = 51626677 us
--------------- round 10 ---------------
seed = 598230269
[175604] is replaced by [176023] with estimated error 0
error = 0
area = 1059
delay = 43.1
#gates = 483
output circuit result/wal8_10_0_1059_43.1.blif
time = 57252708 us
--------------- round 11 ---------------
seed = 3565868204
n109 is replaced by [174183] with inverter with estimated error 0
error = 0
area = 1057
delay = 43.1
#gates = 482
output circuit result/wal8_11_0_1057_43.1.blif
time = 62838061 us
--------------- round 12 ---------------
seed = 3031511270
[174846] is replaced by [175969] with estimated error 0
error = 0
area = 1055
delay = 43.1
#gates = 481
output circuit result/wal8_12_0_1055_43.1.blif
time = 68432545 us
--------------- round 13 ---------------
seed = 409956770
[174314] is replaced by n382 with inverter with estimated error 0
error = 0
area = 1053
delay = 43.1
#gates = 481
output circuit result/wal8_13_0_1053_43.1.blif
time = 74011467 us
--------------- round 14 ---------------
seed = 980862070
[174710] is replaced by [174339] with estimated error 0
error = 0
area = 1052
delay = 43.1
#gates = 480
output circuit result/wal8_14_0_1052_43.1.blif
time = 79617929 us
--------------- round 15 ---------------
seed = 435374660
[174657] is replaced by [174226] with estimated error 0
error = 0
area = 1051
delay = 43.1
#gates = 479
output circuit result/wal8_15_0_1051_43.1.blif
time = 85156891 us
--------------- round 16 ---------------
seed = 1606339380
[174849] is replaced by [174333] with estimated error 0.00013
error = 0.00013
area = 1049
delay = 43.1
#gates = 478
output circuit result/wal8_16_0.00013_1049_43.1.blif
time = 90700237 us
--------------- round 17 ---------------
seed = 184392340
[174799] is replaced by [174274] with estimated error 0.00111
error = 0.00111
area = 1047
delay = 43.1
#gates = 477
output circuit result/wal8_17_0.00111_1047_43.1.blif
time = 96244299 us
--------------- round 18 ---------------
seed = 1171877616
[174830] is replaced by [174310] with estimated error 0.00323
error = 0.00323
area = 1045
delay = 43.1
#gates = 476
output circuit result/wal8_18_0.00323_1045_43.1.blif
time = 101725964 us
--------------- round 19 ---------------
seed = 4111910841
[174777] is replaced by one with estimated error 0.00547
error = 0.00547
area = 1043
delay = 43.1
#gates = 475
output circuit result/wal8_19_0.00547_1043_43.1.blif
time = 107214060 us
--------------- round 20 ---------------
seed = 3242992112
[175076] is replaced by n413 with estimated error 0.00511
error = 0.00511
area = 1042
delay = 43.1
#gates = 474
output circuit result/wal8_20_0.00511_1042_43.1.blif
time = 112663230 us
--------------- round 21 ---------------
seed = 52525865
[174195] is replaced by one with estimated error 0.00901
error = 0.00901
area = 1039
delay = 41.7
#gates = 472
output circuit result/wal8_21_0.00901_1039_41.7.blif
time = 118144622 us
--------------- round 22 ---------------
seed = 2321588949
[174150] is replaced by one with estimated error 0.01293
error = 0.01293
area = 1036
delay = 41.7
#gates = 470
output circuit result/wal8_22_0.01293_1036_41.7.blif
time = 123525782 us
--------------- round 23 ---------------
seed = 2480842135
[174702] is replaced by [174333] with estimated error 0.01477
error = 0.01477
area = 1035
delay = 41.7
#gates = 469
output circuit result/wal8_23_0.01477_1035_41.7.blif
time = 129713427 us
--------------- round 24 ---------------
seed = 2023132529
[174134] is replaced by one with estimated error 0.0232
error = 0.0232
area = 1032
delay = 41.7
#gates = 467
output circuit result/wal8_24_0.0232_1032_41.7.blif
time = 135262301 us
--------------- round 25 ---------------
seed = 1862724332
[174901] is replaced by [175069] with estimated error 0.02652
error = 0.02652
area = 1031
delay = 41.7
#gates = 466
output circuit result/wal8_25_0.02652_1031_41.7.blif
time = 140536628 us
--------------- round 26 ---------------
seed = 2314945265
[176031] is replaced by [175339] with estimated error 0.03576
error = 0.03576
area = 1028
delay = 41.7
#gates = 465
output circuit result/wal8_26_0.03576_1028_41.7.blif
time = 145822869 us
--------------- round 27 ---------------
seed = 958887996
[174694] is replaced by [174835] with estimated error 0.0386
error = 0.0386
area = 1027
delay = 41.7
#gates = 464
output circuit result/wal8_27_0.0386_1027_41.7.blif
time = 151031656 us
--------------- round 28 ---------------
seed = 1727845393
[175100] is replaced by [175104] with estimated error 0.04662
error = 0.04662
area = 1025
delay = 41.7
#gates = 463
output circuit result/wal8_28_0.04662_1025_41.7.blif
time = 156207865 us
--------------- round 29 ---------------
seed = 2165346053
exceed error bound
